
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003517                       # Number of seconds simulated
sim_ticks                                  3516860823                       # Number of ticks simulated
final_tick                               529837494921                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 164982                       # Simulator instruction rate (inst/s)
host_op_rate                                   208505                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 287702                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888096                       # Number of bytes of host memory used
host_seconds                                 12223.98                       # Real time elapsed on the host
sim_insts                                  2016736685                       # Number of instructions simulated
sim_ops                                    2548760379                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        92160                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       154752                       # Number of bytes read from this memory
system.physmem.bytes_read::total               257152                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10240                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       161152                       # Number of bytes written to this memory
system.physmem.bytes_written::total            161152                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          720                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1209                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2009                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1259                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1259                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1455844                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     26205188                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1455844                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     44002879                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                73119755                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1455844                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1455844                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2911688                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          45822683                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               45822683                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          45822683                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1455844                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     26205188                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1455844                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     44002879                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              118942438                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8433720                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3134666                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2553282                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       213099                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1323294                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1226498                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          331907                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9407                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3291043                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17109171                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3134666                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1558405                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3796060                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1091634                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        439589                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1612979                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        87039                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8403320                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.518774                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.325630                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4607260     54.83%     54.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          391425      4.66%     59.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          394084      4.69%     64.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          488741      5.82%     69.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          152137      1.81%     71.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          193231      2.30%     74.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          158939      1.89%     75.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          148115      1.76%     77.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1869388     22.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8403320                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.371682                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.028662                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3450900                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       413039                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3628695                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        34395                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        876285                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       530701                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          332                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20403504                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1969                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        876285                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3607332                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          48462                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       183926                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3504431                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       182878                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19699785                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        113487                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        49293                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     27656941                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91786809                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91786809                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17191638                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10465269                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3681                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1973                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           503193                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1825874                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       942271                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9099                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       355134                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18519081                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3694                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14911258                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29645                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6160519                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18644057                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          209                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8403320                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.774448                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.905673                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2961089     35.24%     35.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1735917     20.66%     55.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1206065     14.35%     70.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       816951      9.72%     79.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       796738      9.48%     89.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       391441      4.66%     94.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       366874      4.37%     98.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        59003      0.70%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69242      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8403320                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          94553     75.67%     75.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15793     12.64%     88.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        14612     11.69%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12468635     83.62%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       186864      1.25%     84.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1706      0.01%     84.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1475900      9.90%     94.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       778153      5.22%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14911258                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.768052                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             124958                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008380                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38380436                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24683426                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14500014                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15036216                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        18508                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       703922                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          136                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       229771                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        876285                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          25610                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         4355                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18522778                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        41490                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1825874                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       942271                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1957                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3409                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          136                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       130039                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       119833                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       249872                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14657428                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1377413                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       253827                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2131842                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2093661                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            754429                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.737955                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14516584                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14500014                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9418649                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26583890                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.719290                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354299                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12326895                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6195901                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3485                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       214619                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7527035                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.637683                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.162056                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2944105     39.11%     39.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2063213     27.41%     66.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       838707     11.14%     77.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       455277      6.05%     83.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       402477      5.35%     89.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       164939      2.19%     91.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       186081      2.47%     93.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       108540      1.44%     95.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       363696      4.83%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7527035                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12326895                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1834443                       # Number of memory references committed
system.switch_cpus0.commit.loads              1121943                       # Number of loads committed
system.switch_cpus0.commit.membars               1732                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1788604                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11096918                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       254808                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       363696                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25685966                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37922774                       # The number of ROB writes
system.switch_cpus0.timesIdled                   1896                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  30400                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12326895                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.843372                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.843372                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.185717                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.185717                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65791545                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20158699                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18838686                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3480                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus1.numCycles                 8433720                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3079407                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2508788                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       206599                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1249013                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1191382                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          324865                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9130                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3072624                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17001626                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3079407                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1516247                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3743637                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1113486                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        601178                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           15                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1503677                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        87085                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8320549                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.529879                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.311032                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4576912     55.01%     55.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          327022      3.93%     58.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          266831      3.21%     62.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          641887      7.71%     69.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          173665      2.09%     71.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          231006      2.78%     74.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          158939      1.91%     76.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           93986      1.13%     77.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1850301     22.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8320549                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365130                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.015911                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3206620                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       587864                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3600098                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23157                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        902803                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       522550                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          327                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20381050                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1599                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        902803                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3441351                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         109486                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       140069                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3383570                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       343263                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19661619                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          209                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        137619                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       111800                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27479845                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91814152                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91814152                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16844086                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10635728                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4070                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2423                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           964540                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1855795                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       959638                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        18146                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       282563                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18563306                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4080                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14712467                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30367                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6407264                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19752287                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          729                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8320549                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.768209                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.898091                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2895392     34.80%     34.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1796929     21.60%     56.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1141490     13.72%     70.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       865412     10.40%     80.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       755431      9.08%     89.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       392703      4.72%     94.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       333993      4.01%     98.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        66467      0.80%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        72732      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8320549                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          87461     69.25%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             2      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         19738     15.63%     84.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        19091     15.12%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12225274     83.09%     83.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       205091      1.39%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1642      0.01%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1470357      9.99%     94.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       810103      5.51%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14712467                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.744481                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             126292                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008584                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     37902142                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24974831                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14334403                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14838759                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        55956                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       740160                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          368                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          184                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       244379                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        902803                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          60897                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8169                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18567387                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        41062                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1855795                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       959638                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2411                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6633                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          184                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       124281                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118639                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       242920                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14478248                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1376922                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       234219                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2165659                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2039173                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            788737                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.716710                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14344424                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14334403                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9327072                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26514557                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.699654                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351772                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9871213                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12132409                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6435186                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3351                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       209949                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7417746                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.635592                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.148667                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2864872     38.62%     38.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2062030     27.80%     66.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       833808     11.24%     77.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       477215      6.43%     84.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       381418      5.14%     89.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       158195      2.13%     91.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       187260      2.52%     93.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        92673      1.25%     95.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       360275      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7417746                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9871213                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12132409                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1830891                       # Number of memory references committed
system.switch_cpus1.commit.loads              1115632                       # Number of loads committed
system.switch_cpus1.commit.membars               1666                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1740256                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10935127                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       247354                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       360275                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25624910                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38038619                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3295                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 113171                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9871213                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12132409                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9871213                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.854375                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.854375                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.170446                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.170446                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65138706                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19790065                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18782443                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3346                       # number of misc regfile writes
system.l2.replacements                           2009                       # number of replacements
system.l2.tagsinuse                       8188.804878                       # Cycle average of tags in use
system.l2.total_refs                           643411                       # Total number of references to valid blocks.
system.l2.sampled_refs                          10201                       # Sample count of references to valid blocks.
system.l2.avg_refs                          63.073326                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           219.945273                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     37.478592                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    350.136813                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     35.328516                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    573.851791                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           2578.733640                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4393.330252                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.026849                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.004575                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.042741                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.004313                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.070050                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.314787                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.536295                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999610                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         3083                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4265                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    7350                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3325                       # number of Writeback hits
system.l2.Writeback_hits::total                  3325                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           39                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    87                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3122                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4313                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7437                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3122                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4313                       # number of overall hits
system.l2.overall_hits::total                    7437                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          720                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1207                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2007                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          720                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1209                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2009                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          720                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1209                       # number of overall misses
system.l2.overall_misses::total                  2009                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1882194                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     32972703                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1780923                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     54521917                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        91157737                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       128284                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        128284                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1882194                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     32972703                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1780923                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     54650201                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         91286021                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1882194                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     32972703                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1780923                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     54650201                       # number of overall miss cycles
system.l2.overall_miss_latency::total        91286021                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         3803                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5472                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                9357                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3325                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3325                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           39                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           50                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                89                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         3842                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5522                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9446                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         3842                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5522                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9446                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.189324                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.220577                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.214492                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.040000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.022472                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.187402                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.218942                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.212683                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.187402                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.218942                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.212683                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 47054.850000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 45795.420833                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 44523.075000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45171.430820                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45419.898854                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data        64142                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        64142                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 47054.850000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 45795.420833                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 44523.075000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45202.813069                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45438.537083                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 47054.850000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 45795.420833                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 44523.075000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45202.813069                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45438.537083                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1259                       # number of writebacks
system.l2.writebacks::total                      1259                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          720                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1207                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2007                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          720                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1209                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2009                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          720                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1209                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2009                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1653266                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     28813220                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1551916                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     47501606                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     79520008                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       115764                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       115764                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1653266                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     28813220                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1551916                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     47617370                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     79635772                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1653266                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     28813220                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1551916                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     47617370                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     79635772                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.189324                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.220577                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.214492                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.040000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.022472                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.187402                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.218942                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.212683                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.187402                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.218942                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.212683                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 41331.650000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 40018.361111                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 38797.900000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39355.100249                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 39621.329347                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        57882                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        57882                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 41331.650000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 40018.361111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 38797.900000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39385.748553                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39639.508213                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 41331.650000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 40018.361111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 38797.900000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39385.748553                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39639.508213                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               506.435274                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001621698                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   509                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1967822.589391                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    38.435274                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          468                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.061595                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.750000                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.811595                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1612929                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1612929                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1612929                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1612929                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1612929                       # number of overall hits
system.cpu0.icache.overall_hits::total        1612929                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           50                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           50                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           50                       # number of overall misses
system.cpu0.icache.overall_misses::total           50                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2701069                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2701069                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2701069                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2701069                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2701069                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2701069                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1612979                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1612979                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1612979                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1612979                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1612979                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1612979                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000031                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000031                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 54021.380000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 54021.380000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 54021.380000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 54021.380000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 54021.380000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 54021.380000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            9                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            9                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2224861                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2224861                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2224861                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2224861                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2224861                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2224861                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 54264.902439                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 54264.902439                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 54264.902439                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 54264.902439                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 54264.902439                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 54264.902439                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  3842                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               147901435                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4098                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              36091.126159                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   219.671610                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    36.328390                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.858092                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.141908                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1079427                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1079427                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       708751                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        708751                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1902                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1902                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1740                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1740                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1788178                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1788178                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1788178                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1788178                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         7440                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         7440                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          160                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          160                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         7600                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          7600                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         7600                       # number of overall misses
system.cpu0.dcache.overall_misses::total         7600                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    201527031                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    201527031                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5596554                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5596554                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    207123585                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    207123585                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    207123585                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    207123585                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1086867                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1086867                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       708911                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       708911                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1902                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1902                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1740                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1740                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1795778                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1795778                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1795778                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1795778                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006845                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006845                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000226                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000226                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.004232                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.004232                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.004232                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.004232                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 27086.966532                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27086.966532                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 34978.462500                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34978.462500                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 27253.103289                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27253.103289                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 27253.103289                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27253.103289                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          944                       # number of writebacks
system.cpu0.dcache.writebacks::total              944                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         3637                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         3637                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          121                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          121                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         3758                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         3758                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         3758                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         3758                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         3803                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3803                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           39                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           39                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         3842                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3842                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         3842                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3842                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     63505779                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     63505779                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       980140                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       980140                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     64485919                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     64485919                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     64485919                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     64485919                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003499                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003499                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002139                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002139                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002139                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002139                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16698.863792                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16698.863792                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 25131.794872                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25131.794872                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16784.466163                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16784.466163                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16784.466163                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16784.466163                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               510.524862                       # Cycle average of tags in use
system.cpu1.icache.total_refs               998377903                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1938597.869903                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    36.524862                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          474                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.058533                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.759615                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.818149                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1503630                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1503630                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1503630                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1503630                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1503630                       # number of overall hits
system.cpu1.icache.overall_hits::total        1503630                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           47                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           47                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           47                       # number of overall misses
system.cpu1.icache.overall_misses::total           47                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2162153                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2162153                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2162153                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2162153                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2162153                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2162153                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1503677                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1503677                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1503677                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1503677                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1503677                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1503677                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 46003.255319                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 46003.255319                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 46003.255319                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 46003.255319                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 46003.255319                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 46003.255319                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1898025                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1898025                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1898025                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1898025                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1898025                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1898025                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 46293.292683                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 46293.292683                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 46293.292683                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 46293.292683                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 46293.292683                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 46293.292683                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5522                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               157197054                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5778                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              27206.136033                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   223.106150                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    32.893850                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.871508                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.128492                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1045881                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1045881                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       711306                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        711306                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1844                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1844                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1673                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1673                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1757187                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1757187                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1757187                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1757187                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13891                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13891                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          436                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          436                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14327                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14327                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14327                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14327                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    471830593                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    471830593                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     20714898                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     20714898                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    492545491                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    492545491                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    492545491                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    492545491                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1059772                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1059772                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       711742                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       711742                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1844                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1844                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1673                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1673                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1771514                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1771514                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1771514                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1771514                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013108                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013108                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000613                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000613                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008087                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008087                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008087                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008087                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 33966.639767                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 33966.639767                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 47511.233945                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 47511.233945                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 34378.829553                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 34378.829553                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 34378.829553                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 34378.829553                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2381                       # number of writebacks
system.cpu1.dcache.writebacks::total             2381                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8419                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8419                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          386                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          386                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8805                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8805                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8805                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8805                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5472                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5472                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           50                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           50                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5522                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5522                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5522                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5522                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     93632898                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     93632898                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1140308                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1140308                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     94773206                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     94773206                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     94773206                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     94773206                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005163                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005163                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000070                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000070                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003117                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003117                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003117                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003117                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 17111.275219                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17111.275219                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 22806.160000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22806.160000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 17162.840637                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17162.840637                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 17162.840637                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17162.840637                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
