{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1630195532164 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630195532165 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 28 21:05:32 2021 " "Processing started: Sat Aug 28 21:05:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630195532165 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195532165 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Temperature_Monitor -c Temperature_Monitor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Temperature_Monitor -c Temperature_Monitor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195532165 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1630195532456 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1630195532457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.v 1 1 " "Found 1 design units, including 1 entities, in source file contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/contador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630195544014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refresh_clock_10khz.v 1 1 " "Found 1 design units, including 1 entities, in source file refresh_clock_10khz.v" { { "Info" "ISGN_ENTITY_NAME" "1 refresh_clock_10kHz " "Found entity 1: refresh_clock_10kHz" {  } { { "refresh_clock_10kHz.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/refresh_clock_10kHz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630195544016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refresh_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file refresh_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 refresh_counter " "Found entity 1: refresh_counter" {  } { { "refresh_counter.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/refresh_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630195544017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "anode_control.v 1 1 " "Found 1 design units, including 1 entities, in source file anode_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 anode_control " "Found entity 1: anode_control" {  } { { "anode_control.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/anode_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630195544018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_control.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_control " "Found entity 1: bcd_control" {  } { { "bcd_control.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/bcd_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630195544019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_7seg " "Found entity 1: bcd_7seg" {  } { { "bcd_7seg.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/bcd_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630195544020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segments_controller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file segments_controller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 segments_controller " "Found entity 1: segments_controller" {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630195544021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_1hz.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_1hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_1Hz " "Found entity 1: clock_1Hz" {  } { { "clock_1Hz.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/clock_1Hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630195544022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630195544023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_read.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_READ " "Found entity 1: I2C_READ" {  } { { "I2C_READ.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/I2C_READ.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630195544025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lm75.v 1 1 " "Found 1 design units, including 1 entities, in source file lm75.v" { { "Info" "ISGN_ENTITY_NAME" "1 lm75 " "Found entity 1: lm75" {  } { { "lm75.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lm75.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630195544026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_d.v 1 1 " "Found 1 design units, including 1 entities, in source file seg_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG_D " "Found entity 1: SEG_D" {  } { { "SEG_D.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/SEG_D.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630195544027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd-hardware " "Found design unit 1: lcd-hardware" {  } { { "lcd.vhd" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630195544532 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.vhd" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630195544532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630195544533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file buzzer_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 buzzer_controller " "Found entity 1: buzzer_controller" {  } { { "buzzer_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/buzzer_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630195544534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544534 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1630195544575 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "DB " "Converted elements in bus name \"DB\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "DB\[7..0\] DB7..0 " "Converted element name(s) from \"DB\[7..0\]\" to \"DB7..0\"" {  } { { "test.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/test.bdf" { { 544 752 776 587 "DB\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195544576 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "DB\[0\] DB0 " "Converted element name(s) from \"DB\[0\]\" to \"DB0\"" {  } { { "test.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/test.bdf" { { 560 848 896 577 "DB\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195544576 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "DB\[1\] DB1 " "Converted element name(s) from \"DB\[1\]\" to \"DB1\"" {  } { { "test.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/test.bdf" { { 576 848 896 593 "DB\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195544576 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "DB\[2\] DB2 " "Converted element name(s) from \"DB\[2\]\" to \"DB2\"" {  } { { "test.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/test.bdf" { { 592 848 896 609 "DB\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195544576 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "DB\[3\] DB3 " "Converted element name(s) from \"DB\[3\]\" to \"DB3\"" {  } { { "test.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/test.bdf" { { 608 848 896 625 "DB\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195544576 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "DB\[4\] DB4 " "Converted element name(s) from \"DB\[4\]\" to \"DB4\"" {  } { { "test.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/test.bdf" { { 624 848 896 641 "DB\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195544576 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "DB\[5\] DB5 " "Converted element name(s) from \"DB\[5\]\" to \"DB5\"" {  } { { "test.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/test.bdf" { { 640 848 896 657 "DB\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195544576 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "DB\[6\] DB6 " "Converted element name(s) from \"DB\[6\]\" to \"DB6\"" {  } { { "test.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/test.bdf" { { 656 848 896 673 "DB\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195544576 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "DB\[7\] DB7 " "Converted element name(s) from \"DB\[7\]\" to \"DB7\"" {  } { { "test.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/test.bdf" { { 672 848 896 689 "DB\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195544576 ""}  } { { "test.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/test.bdf" { { 544 752 776 587 "DB\[7..0\]" "" } { 560 848 896 577 "DB\[0\]" "" } { 576 848 896 593 "DB\[1\]" "" } { 592 848 896 609 "DB\[2\]" "" } { 608 848 896 625 "DB\[3\]" "" } { 624 848 896 641 "DB\[4\]" "" } { 640 848 896 657 "DB\[5\]" "" } { 656 848 896 673 "DB\[6\]" "" } { 672 848 896 689 "DB\[7\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1630195544576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segments_controller segments_controller:inst " "Elaborating entity \"segments_controller\" for hierarchy \"segments_controller:inst\"" {  } { { "test.bdf" "inst" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/test.bdf" { { 120 624 776 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630195544577 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "display1\[0\] display " "Bus \"display1\[0\]\" found using same base name as \"display\", which might lead to a name conflict." {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -192 168 221 -175 "display1\[0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1630195544578 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "display1\[1\] display " "Bus \"display1\[1\]\" found using same base name as \"display\", which might lead to a name conflict." {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -176 168 221 -159 "display1\[1\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1630195544578 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "display1\[2\] display " "Bus \"display1\[2\]\" found using same base name as \"display\", which might lead to a name conflict." {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -160 168 221 -143 "display1\[2\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1630195544578 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "display1\[3\] display " "Bus \"display1\[3\]\" found using same base name as \"display\", which might lead to a name conflict." {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -144 168 221 -127 "display1\[3\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1630195544578 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "display2\[0\] display " "Bus \"display2\[0\]\" found using same base name as \"display\", which might lead to a name conflict." {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -128 176 240 -111 "display2\[0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1630195544578 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "display2\[1\] display " "Bus \"display2\[1\]\" found using same base name as \"display\", which might lead to a name conflict." {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -112 176 240 -95 "display2\[1\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1630195544578 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "display2\[2\] display " "Bus \"display2\[2\]\" found using same base name as \"display\", which might lead to a name conflict." {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -96 176 240 -79 "display2\[2\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1630195544579 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "display2\[3\] display " "Bus \"display2\[3\]\" found using same base name as \"display\", which might lead to a name conflict." {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -80 176 240 -63 "display2\[3\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1630195544579 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "display3\[0\] display " "Bus \"display3\[0\]\" found using same base name as \"display\", which might lead to a name conflict." {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -64 176 272 -47 "display3\[0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1630195544579 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "display3\[1\] display " "Bus \"display3\[1\]\" found using same base name as \"display\", which might lead to a name conflict." {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -48 176 272 -31 "display3\[1\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1630195544579 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "display3\[2\] display " "Bus \"display3\[2\]\" found using same base name as \"display\", which might lead to a name conflict." {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -32 176 272 -15 "display3\[2\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1630195544579 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "display3\[3\] display " "Bus \"display3\[3\]\" found using same base name as \"display\", which might lead to a name conflict." {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -16 176 272 1 "display3\[3\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1630195544579 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "display1\[3..0\] display " "Bus \"display1\[3..0\]\" found using same base name as \"display\", which might lead to a name conflict." {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { 40 608 688 57 "display1\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1630195544579 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "display2\[3..0\] display " "Bus \"display2\[3..0\]\" found using same base name as \"display\", which might lead to a name conflict." {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { 56 608 688 73 "display2\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1630195544579 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "display3\[3..0\] display " "Bus \"display3\[3..0\]\" found using same base name as \"display\", which might lead to a name conflict." {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { 72 608 688 89 "display3\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1630195544579 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "display " "Converted elements in bus name \"display\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "display\[6..0\] display6..0 " "Converted element name(s) from \"display\[6..0\]\" to \"display6..0\"" {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -3 1176 1193 56 "display\[6..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195544579 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "display\[3\] display3 " "Converted element name(s) from \"display\[3\]\" to \"display3\"" {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -48 1408 1425 72 "display\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195544579 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "display\[2\] display2 " "Converted element name(s) from \"display\[2\]\" to \"display2\"" {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { 0 1440 1457 104 "display\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195544579 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "display\[1\] display1 " "Converted element name(s) from \"display\[1\]\" to \"display1\"" {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -32 1472 1489 112 "display\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195544579 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "display\[0\] display0 " "Converted element name(s) from \"display\[0\]\" to \"display0\"" {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { 24 1512 1529 120 "display\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195544579 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "display\[5\] display5 " "Converted element name(s) from \"display\[5\]\" to \"display5\"" {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -312 1480 1497 -211 "display\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195544579 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "display\[4\] display4 " "Converted element name(s) from \"display\[4\]\" to \"display4\"" {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -288 1440 1457 -219 "display\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195544579 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "display\[6\] display6 " "Converted element name(s) from \"display\[6\]\" to \"display6\"" {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -352 1536 1553 -283 "display\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195544579 ""}  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -3 1176 1193 56 "display\[6..0\]" "" } { -48 1408 1425 72 "display\[3\]" "" } { 0 1440 1457 104 "display\[2\]" "" } { -32 1472 1489 112 "display\[1\]" "" } { 24 1512 1529 120 "display\[0\]" "" } { -312 1480 1497 -211 "display\[5\]" "" } { -288 1440 1457 -219 "display\[4\]" "" } { -352 1536 1553 -283 "display\[6\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1630195544579 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "display1 " "Converted elements in bus name \"display1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "display1\[0\] display10 " "Converted element name(s) from \"display1\[0\]\" to \"display10\"" {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -192 168 221 -175 "display1\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195544579 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "display1\[1\] display11 " "Converted element name(s) from \"display1\[1\]\" to \"display11\"" {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -176 168 221 -159 "display1\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195544579 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "display1\[2\] display12 " "Converted element name(s) from \"display1\[2\]\" to \"display12\"" {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -160 168 221 -143 "display1\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195544579 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "display1\[3\] display13 " "Converted element name(s) from \"display1\[3\]\" to \"display13\"" {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -144 168 221 -127 "display1\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195544579 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "display1\[3..0\] display13..0 " "Converted element name(s) from \"display1\[3..0\]\" to \"display13..0\"" {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { 40 608 688 57 "display1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195544579 ""}  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -192 168 221 -175 "display1\[0\]" "" } { -176 168 221 -159 "display1\[1\]" "" } { -160 168 221 -143 "display1\[2\]" "" } { -144 168 221 -127 "display1\[3\]" "" } { 40 608 688 57 "display1\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1630195544579 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "display2 " "Converted elements in bus name \"display2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "display2\[0\] display20 " "Converted element name(s) from \"display2\[0\]\" to \"display20\"" {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -128 176 240 -111 "display2\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195544580 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "display2\[1\] display21 " "Converted element name(s) from \"display2\[1\]\" to \"display21\"" {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -112 176 240 -95 "display2\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195544580 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "display2\[2\] display22 " "Converted element name(s) from \"display2\[2\]\" to \"display22\"" {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -96 176 240 -79 "display2\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195544580 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "display2\[3\] display23 " "Converted element name(s) from \"display2\[3\]\" to \"display23\"" {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -80 176 240 -63 "display2\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195544580 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "display2\[3..0\] display23..0 " "Converted element name(s) from \"display2\[3..0\]\" to \"display23..0\"" {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { 56 608 688 73 "display2\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195544580 ""}  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -128 176 240 -111 "display2\[0\]" "" } { -112 176 240 -95 "display2\[1\]" "" } { -96 176 240 -79 "display2\[2\]" "" } { -80 176 240 -63 "display2\[3\]" "" } { 56 608 688 73 "display2\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1630195544580 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "display3 " "Converted elements in bus name \"display3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "display3\[0\] display30 " "Converted element name(s) from \"display3\[0\]\" to \"display30\"" {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -64 176 272 -47 "display3\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195544580 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "display3\[1\] display31 " "Converted element name(s) from \"display3\[1\]\" to \"display31\"" {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -48 176 272 -31 "display3\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195544580 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "display3\[2\] display32 " "Converted element name(s) from \"display3\[2\]\" to \"display32\"" {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -32 176 272 -15 "display3\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195544580 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "display3\[3\] display33 " "Converted element name(s) from \"display3\[3\]\" to \"display33\"" {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -16 176 272 1 "display3\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195544580 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "display3\[3..0\] display33..0 " "Converted element name(s) from \"display3\[3..0\]\" to \"display33..0\"" {  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { 72 608 688 89 "display3\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195544580 ""}  } { { "segments_controller.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { -64 176 272 -47 "display3\[0\]" "" } { -48 176 272 -31 "display3\[1\]" "" } { -32 176 272 -15 "display3\[2\]" "" } { -16 176 272 1 "display3\[3\]" "" } { 72 608 688 89 "display3\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1630195544580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "anode_control segments_controller:inst\|anode_control:inst2 " "Elaborating entity \"anode_control\" for hierarchy \"segments_controller:inst\|anode_control:inst2\"" {  } { { "segments_controller.bdf" "inst2" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { 304 744 920 384 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630195544581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "refresh_counter segments_controller:inst\|refresh_counter:inst1 " "Elaborating entity \"refresh_counter\" for hierarchy \"segments_controller:inst\|refresh_counter:inst1\"" {  } { { "segments_controller.bdf" "inst1" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { 240 384 536 320 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630195544582 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 refresh_counter.v(9) " "Verilog HDL assignment warning at refresh_counter.v(9): truncated value with size 32 to match size of target (2)" {  } { { "refresh_counter.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/refresh_counter.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630195544582 "|test|segments_controller:inst|refresh_counter:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "refresh_clock_10kHz segments_controller:inst\|refresh_clock_10kHz:inst " "Elaborating entity \"refresh_clock_10kHz\" for hierarchy \"segments_controller:inst\|refresh_clock_10kHz:inst\"" {  } { { "segments_controller.bdf" "inst" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { 352 200 336 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630195544583 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 refresh_clock_10kHz.v(14) " "Verilog HDL assignment warning at refresh_clock_10kHz.v(14): truncated value with size 32 to match size of target (12)" {  } { { "refresh_clock_10kHz.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/refresh_clock_10kHz.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630195544583 "|segments_controller|refresh_clock_10kHz:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_7seg segments_controller:inst\|bcd_7seg:inst5 " "Elaborating entity \"bcd_7seg\" for hierarchy \"segments_controller:inst\|bcd_7seg:inst5\"" {  } { { "segments_controller.bdf" "inst5" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { 24 1000 1176 104 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630195544584 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd_7seg.v(10) " "Verilog HDL Case Statement warning at bcd_7seg.v(10): incomplete case statement has no default case item" {  } { { "bcd_7seg.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/bcd_7seg.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1630195544585 "|segments_controller|bcd_7seg:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dot bcd_7seg.v(23) " "Verilog HDL Always Construct warning at bcd_7seg.v(23): variable \"dot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd_7seg.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/bcd_7seg.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1630195544585 "|segments_controller|bcd_7seg:inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "display bcd_7seg.v(8) " "Verilog HDL Always Construct warning at bcd_7seg.v(8): inferring latch(es) for variable \"display\", which holds its previous value in one or more paths through the always construct" {  } { { "bcd_7seg.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/bcd_7seg.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1630195544585 "|segments_controller|bcd_7seg:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[0\] bcd_7seg.v(8) " "Inferred latch for \"display\[0\]\" at bcd_7seg.v(8)" {  } { { "bcd_7seg.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/bcd_7seg.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544585 "|segments_controller|bcd_7seg:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[1\] bcd_7seg.v(8) " "Inferred latch for \"display\[1\]\" at bcd_7seg.v(8)" {  } { { "bcd_7seg.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/bcd_7seg.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544585 "|segments_controller|bcd_7seg:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[2\] bcd_7seg.v(8) " "Inferred latch for \"display\[2\]\" at bcd_7seg.v(8)" {  } { { "bcd_7seg.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/bcd_7seg.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544585 "|segments_controller|bcd_7seg:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[3\] bcd_7seg.v(8) " "Inferred latch for \"display\[3\]\" at bcd_7seg.v(8)" {  } { { "bcd_7seg.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/bcd_7seg.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544585 "|segments_controller|bcd_7seg:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[4\] bcd_7seg.v(8) " "Inferred latch for \"display\[4\]\" at bcd_7seg.v(8)" {  } { { "bcd_7seg.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/bcd_7seg.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544585 "|segments_controller|bcd_7seg:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[5\] bcd_7seg.v(8) " "Inferred latch for \"display\[5\]\" at bcd_7seg.v(8)" {  } { { "bcd_7seg.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/bcd_7seg.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544585 "|segments_controller|bcd_7seg:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[6\] bcd_7seg.v(8) " "Inferred latch for \"display\[6\]\" at bcd_7seg.v(8)" {  } { { "bcd_7seg.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/bcd_7seg.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544585 "|segments_controller|bcd_7seg:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_control segments_controller:inst\|bcd_control:inst3 " "Elaborating entity \"bcd_control\" for hierarchy \"segments_controller:inst\|bcd_control:inst3\"" {  } { { "segments_controller.bdf" "inst3" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/segments_controller.bdf" { { 24 688 880 168 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630195544585 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "display1 bcd_control.v(15) " "Verilog HDL Always Construct warning at bcd_control.v(15): variable \"display1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd_control.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/bcd_control.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1630195544586 "|segments_controller|bcd_control:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "display2 bcd_control.v(16) " "Verilog HDL Always Construct warning at bcd_control.v(16): variable \"display2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd_control.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/bcd_control.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1630195544586 "|segments_controller|bcd_control:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "display3 bcd_control.v(17) " "Verilog HDL Always Construct warning at bcd_control.v(17): variable \"display3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd_control.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/bcd_control.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1630195544586 "|segments_controller|bcd_control:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "display4 bcd_control.v(18) " "Verilog HDL Always Construct warning at bcd_control.v(18): variable \"display4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd_control.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/bcd_control.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1630195544586 "|segments_controller|bcd_control:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lm75 lm75:inst7 " "Elaborating entity \"lm75\" for hierarchy \"lm75:inst7\"" {  } { { "test.bdf" "inst7" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/test.bdf" { { 120 48 224 296 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630195544587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_READ lm75:inst7\|I2C_READ:I2C_READ " "Elaborating entity \"I2C_READ\" for hierarchy \"lm75:inst7\|I2C_READ:I2C_READ\"" {  } { { "lm75.v" "I2C_READ" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lm75.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630195544588 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 8 I2C_READ.v(94) " "Verilog HDL assignment warning at I2C_READ.v(94): truncated value with size 15 to match size of target (8)" {  } { { "I2C_READ.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/I2C_READ.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630195544589 "|lm75|I2C_READ:I2C_READ"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "I2C_READ.v(138) " "Verilog HDL Case Statement warning at I2C_READ.v(138): case item expression covers a value already covered by a previous case item" {  } { { "I2C_READ.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/I2C_READ.v" 138 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1630195544589 "|lm75|I2C_READ:I2C_READ"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG_D lm75:inst7\|SEG_D:SEG_D " "Elaborating entity \"SEG_D\" for hierarchy \"lm75:inst7\|SEG_D:SEG_D\"" {  } { { "lm75.v" "SEG_D" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lm75.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630195544590 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 SEG_D.v(31) " "Verilog HDL assignment warning at SEG_D.v(31): truncated value with size 32 to match size of target (17)" {  } { { "SEG_D.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/SEG_D.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630195544590 "|test|lm75:inst7|SEG_D:SEG_D"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data SEG_D.v(59) " "Verilog HDL Always Construct warning at SEG_D.v(59): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SEG_D.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/SEG_D.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1630195544591 "|test|lm75:inst7|SEG_D:SEG_D"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SEG_D.v(59) " "Verilog HDL assignment warning at SEG_D.v(59): truncated value with size 32 to match size of target (8)" {  } { { "SEG_D.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/SEG_D.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630195544591 "|test|lm75:inst7|SEG_D:SEG_D"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SEG_D.v(62) " "Verilog HDL assignment warning at SEG_D.v(62): truncated value with size 32 to match size of target (4)" {  } { { "SEG_D.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/SEG_D.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630195544591 "|test|lm75:inst7|SEG_D:SEG_D"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SEG_D.v(63) " "Verilog HDL assignment warning at SEG_D.v(63): truncated value with size 32 to match size of target (4)" {  } { { "SEG_D.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/SEG_D.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630195544591 "|test|lm75:inst7|SEG_D:SEG_D"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data SEG_D.v(65) " "Verilog HDL Always Construct warning at SEG_D.v(65): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SEG_D.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/SEG_D.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1630195544591 "|test|lm75:inst7|SEG_D:SEG_D"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data SEG_D.v(72) " "Verilog HDL Always Construct warning at SEG_D.v(72): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SEG_D.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/SEG_D.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1630195544591 "|test|lm75:inst7|SEG_D:SEG_D"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data SEG_D.v(74) " "Verilog HDL Always Construct warning at SEG_D.v(74): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SEG_D.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/SEG_D.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1630195544591 "|test|lm75:inst7|SEG_D:SEG_D"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data SEG_D.v(76) " "Verilog HDL Always Construct warning at SEG_D.v(76): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SEG_D.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/SEG_D.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1630195544591 "|test|lm75:inst7|SEG_D:SEG_D"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data SEG_D.v(84) " "Verilog HDL Always Construct warning at SEG_D.v(84): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SEG_D.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/SEG_D.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1630195544591 "|test|lm75:inst7|SEG_D:SEG_D"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data SEG_D.v(85) " "Verilog HDL Always Construct warning at SEG_D.v(85): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SEG_D.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/SEG_D.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1630195544591 "|test|lm75:inst7|SEG_D:SEG_D"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data SEG_D.v(86) " "Verilog HDL Always Construct warning at SEG_D.v(86): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SEG_D.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/SEG_D.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1630195544591 "|test|lm75:inst7|SEG_D:SEG_D"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lcd_sel SEG_D.v(55) " "Verilog HDL Always Construct warning at SEG_D.v(55): inferring latch(es) for variable \"lcd_sel\", which holds its previous value in one or more paths through the always construct" {  } { { "SEG_D.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/SEG_D.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1630195544591 "|test|lm75:inst7|SEG_D:SEG_D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_sel\[0\] SEG_D.v(74) " "Inferred latch for \"lcd_sel\[0\]\" at SEG_D.v(74)" {  } { { "SEG_D.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/SEG_D.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544591 "|test|lm75:inst7|SEG_D:SEG_D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_sel\[1\] SEG_D.v(74) " "Inferred latch for \"lcd_sel\[1\]\" at SEG_D.v(74)" {  } { { "SEG_D.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/SEG_D.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544591 "|test|lm75:inst7|SEG_D:SEG_D"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd lcd:inst8 " "Elaborating entity \"lcd\" for hierarchy \"lcd:inst8\"" {  } { { "test.bdf" "inst8" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/test.bdf" { { 464 576 744 640 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630195544592 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D1 lcd.vhd(286) " "VHDL Process Statement warning at lcd.vhd(286): signal \"D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd.vhd" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd.vhd" 286 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630195544593 "|test|lcd:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D2 lcd.vhd(291) " "VHDL Process Statement warning at lcd.vhd(291): signal \"D2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd.vhd" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd.vhd" 291 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630195544593 "|test|lcd:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D3 lcd.vhd(296) " "VHDL Process Statement warning at lcd.vhd(296): signal \"D3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd.vhd" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd.vhd" 296 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630195544593 "|test|lcd:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D4 lcd.vhd(301) " "VHDL Process Statement warning at lcd.vhd(301): signal \"D4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd.vhd" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd.vhd" 301 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630195544593 "|test|lcd:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D5 lcd.vhd(306) " "VHDL Process Statement warning at lcd.vhd(306): signal \"D5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd.vhd" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd.vhd" 306 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630195544593 "|test|lcd:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D6 lcd.vhd(311) " "VHDL Process Statement warning at lcd.vhd(311): signal \"D6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd.vhd" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd.vhd" 311 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630195544593 "|test|lcd:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controller lcd_controller:inst6 " "Elaborating entity \"lcd_controller\" for hierarchy \"lcd_controller:inst6\"" {  } { { "test.bdf" "inst6" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/test.bdf" { { 464 288 464 608 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630195544594 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lcd_controller.v(8) " "Verilog HDL Case Statement warning at lcd_controller.v(8): incomplete case statement has no default case item" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1630195544595 "|lcd_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "D1 lcd_controller.v(6) " "Verilog HDL Always Construct warning at lcd_controller.v(6): inferring latch(es) for variable \"D1\", which holds its previous value in one or more paths through the always construct" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1630195544595 "|lcd_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "D2 lcd_controller.v(6) " "Verilog HDL Always Construct warning at lcd_controller.v(6): inferring latch(es) for variable \"D2\", which holds its previous value in one or more paths through the always construct" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1630195544595 "|lcd_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "D3 lcd_controller.v(6) " "Verilog HDL Always Construct warning at lcd_controller.v(6): inferring latch(es) for variable \"D3\", which holds its previous value in one or more paths through the always construct" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1630195544595 "|lcd_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "D4 lcd_controller.v(6) " "Verilog HDL Always Construct warning at lcd_controller.v(6): inferring latch(es) for variable \"D4\", which holds its previous value in one or more paths through the always construct" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1630195544595 "|lcd_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "D5 lcd_controller.v(6) " "Verilog HDL Always Construct warning at lcd_controller.v(6): inferring latch(es) for variable \"D5\", which holds its previous value in one or more paths through the always construct" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1630195544595 "|lcd_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "D6 lcd_controller.v(6) " "Verilog HDL Always Construct warning at lcd_controller.v(6): inferring latch(es) for variable \"D6\", which holds its previous value in one or more paths through the always construct" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1630195544595 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D6\[0\] lcd_controller.v(6) " "Inferred latch for \"D6\[0\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544595 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D6\[1\] lcd_controller.v(6) " "Inferred latch for \"D6\[1\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544595 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D6\[2\] lcd_controller.v(6) " "Inferred latch for \"D6\[2\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544595 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D6\[3\] lcd_controller.v(6) " "Inferred latch for \"D6\[3\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544595 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D6\[4\] lcd_controller.v(6) " "Inferred latch for \"D6\[4\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544595 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D6\[5\] lcd_controller.v(6) " "Inferred latch for \"D6\[5\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544595 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D6\[6\] lcd_controller.v(6) " "Inferred latch for \"D6\[6\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544596 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D6\[7\] lcd_controller.v(6) " "Inferred latch for \"D6\[7\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544596 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D5\[0\] lcd_controller.v(6) " "Inferred latch for \"D5\[0\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544596 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D5\[1\] lcd_controller.v(6) " "Inferred latch for \"D5\[1\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544596 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D5\[2\] lcd_controller.v(6) " "Inferred latch for \"D5\[2\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544596 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D5\[3\] lcd_controller.v(6) " "Inferred latch for \"D5\[3\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544596 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D5\[4\] lcd_controller.v(6) " "Inferred latch for \"D5\[4\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544596 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D5\[5\] lcd_controller.v(6) " "Inferred latch for \"D5\[5\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544596 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D5\[6\] lcd_controller.v(6) " "Inferred latch for \"D5\[6\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544596 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D5\[7\] lcd_controller.v(6) " "Inferred latch for \"D5\[7\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544596 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D4\[0\] lcd_controller.v(6) " "Inferred latch for \"D4\[0\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544596 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D4\[1\] lcd_controller.v(6) " "Inferred latch for \"D4\[1\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544596 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D4\[2\] lcd_controller.v(6) " "Inferred latch for \"D4\[2\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544596 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D4\[3\] lcd_controller.v(6) " "Inferred latch for \"D4\[3\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544596 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D4\[4\] lcd_controller.v(6) " "Inferred latch for \"D4\[4\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544597 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D4\[5\] lcd_controller.v(6) " "Inferred latch for \"D4\[5\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544597 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D4\[6\] lcd_controller.v(6) " "Inferred latch for \"D4\[6\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544597 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D4\[7\] lcd_controller.v(6) " "Inferred latch for \"D4\[7\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544597 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[0\] lcd_controller.v(6) " "Inferred latch for \"D3\[0\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544597 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[1\] lcd_controller.v(6) " "Inferred latch for \"D3\[1\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544597 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[2\] lcd_controller.v(6) " "Inferred latch for \"D3\[2\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544597 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[3\] lcd_controller.v(6) " "Inferred latch for \"D3\[3\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544597 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[4\] lcd_controller.v(6) " "Inferred latch for \"D3\[4\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544597 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[5\] lcd_controller.v(6) " "Inferred latch for \"D3\[5\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544597 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[6\] lcd_controller.v(6) " "Inferred latch for \"D3\[6\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544597 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[7\] lcd_controller.v(6) " "Inferred latch for \"D3\[7\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544597 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[0\] lcd_controller.v(6) " "Inferred latch for \"D2\[0\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544597 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[1\] lcd_controller.v(6) " "Inferred latch for \"D2\[1\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544597 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[2\] lcd_controller.v(6) " "Inferred latch for \"D2\[2\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544597 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[3\] lcd_controller.v(6) " "Inferred latch for \"D2\[3\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544597 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[4\] lcd_controller.v(6) " "Inferred latch for \"D2\[4\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544597 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[5\] lcd_controller.v(6) " "Inferred latch for \"D2\[5\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544597 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[6\] lcd_controller.v(6) " "Inferred latch for \"D2\[6\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544597 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[7\] lcd_controller.v(6) " "Inferred latch for \"D2\[7\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544597 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[0\] lcd_controller.v(6) " "Inferred latch for \"D1\[0\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544597 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[1\] lcd_controller.v(6) " "Inferred latch for \"D1\[1\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544597 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[2\] lcd_controller.v(6) " "Inferred latch for \"D1\[2\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544597 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[3\] lcd_controller.v(6) " "Inferred latch for \"D1\[3\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544597 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[4\] lcd_controller.v(6) " "Inferred latch for \"D1\[4\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544597 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[5\] lcd_controller.v(6) " "Inferred latch for \"D1\[5\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544597 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[6\] lcd_controller.v(6) " "Inferred latch for \"D1\[6\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544597 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[7\] lcd_controller.v(6) " "Inferred latch for \"D1\[7\]\" at lcd_controller.v(6)" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195544598 "|lcd_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzzer_controller buzzer_controller:instX " "Elaborating entity \"buzzer_controller\" for hierarchy \"buzzer_controller:instX\"" {  } { { "test.bdf" "instX" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/test.bdf" { { 672 264 424 752 "instX" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630195544598 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag buzzer_controller.v(9) " "Verilog HDL or VHDL warning at buzzer_controller.v(9): object \"flag\" assigned a value but never read" {  } { { "buzzer_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/buzzer_controller.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630195544599 "|test|buzzer_controller:instX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 buzzer_controller.v(27) " "Verilog HDL assignment warning at buzzer_controller.v(27): truncated value with size 32 to match size of target (26)" {  } { { "buzzer_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/buzzer_controller.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630195544599 "|test|buzzer_controller:instX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 buzzer_controller.v(33) " "Verilog HDL assignment warning at buzzer_controller.v(33): truncated value with size 32 to match size of target (26)" {  } { { "buzzer_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/buzzer_controller.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630195544599 "|test|buzzer_controller:instX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 buzzer_controller.v(40) " "Verilog HDL assignment warning at buzzer_controller.v(40): truncated value with size 32 to match size of target (26)" {  } { { "buzzer_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/buzzer_controller.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630195544600 "|test|buzzer_controller:instX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 buzzer_controller.v(53) " "Verilog HDL assignment warning at buzzer_controller.v(53): truncated value with size 32 to match size of target (26)" {  } { { "buzzer_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/buzzer_controller.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630195544600 "|test|buzzer_controller:instX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 buzzer_controller.v(59) " "Verilog HDL assignment warning at buzzer_controller.v(59): truncated value with size 32 to match size of target (26)" {  } { { "buzzer_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/buzzer_controller.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630195544600 "|test|buzzer_controller:instX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 buzzer_controller.v(66) " "Verilog HDL assignment warning at buzzer_controller.v(66): truncated value with size 32 to match size of target (26)" {  } { { "buzzer_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/buzzer_controller.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630195544601 "|test|buzzer_controller:instX"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_controller:inst6\|D1\[0\] " "LATCH primitive \"lcd_controller:inst6\|D1\[0\]\" is permanently enabled" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195545048 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_controller:inst6\|D2\[0\] " "LATCH primitive \"lcd_controller:inst6\|D2\[0\]\" is permanently enabled" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195545048 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_controller:inst6\|D3\[0\] " "LATCH primitive \"lcd_controller:inst6\|D3\[0\]\" is permanently enabled" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195545048 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_controller:inst6\|D4\[0\] " "LATCH primitive \"lcd_controller:inst6\|D4\[0\]\" is permanently enabled" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195545048 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_controller:inst6\|D5\[0\] " "LATCH primitive \"lcd_controller:inst6\|D5\[0\]\" is permanently enabled" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195545048 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_controller:inst6\|D6\[0\] " "LATCH primitive \"lcd_controller:inst6\|D6\[0\]\" is permanently enabled" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195545048 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_controller:inst6\|D1\[1\] " "LATCH primitive \"lcd_controller:inst6\|D1\[1\]\" is permanently enabled" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195545048 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_controller:inst6\|D2\[1\] " "LATCH primitive \"lcd_controller:inst6\|D2\[1\]\" is permanently enabled" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195545048 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_controller:inst6\|D3\[1\] " "LATCH primitive \"lcd_controller:inst6\|D3\[1\]\" is permanently enabled" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195545048 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_controller:inst6\|D4\[1\] " "LATCH primitive \"lcd_controller:inst6\|D4\[1\]\" is permanently enabled" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195545048 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_controller:inst6\|D1\[2\] " "LATCH primitive \"lcd_controller:inst6\|D1\[2\]\" is permanently enabled" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195545048 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_controller:inst6\|D2\[2\] " "LATCH primitive \"lcd_controller:inst6\|D2\[2\]\" is permanently enabled" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195545048 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_controller:inst6\|D3\[2\] " "LATCH primitive \"lcd_controller:inst6\|D3\[2\]\" is permanently enabled" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195545048 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_controller:inst6\|D5\[2\] " "LATCH primitive \"lcd_controller:inst6\|D5\[2\]\" is permanently enabled" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195545048 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_controller:inst6\|D6\[2\] " "LATCH primitive \"lcd_controller:inst6\|D6\[2\]\" is permanently enabled" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195545049 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_controller:inst6\|D1\[3\] " "LATCH primitive \"lcd_controller:inst6\|D1\[3\]\" is permanently enabled" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195545049 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_controller:inst6\|D2\[3\] " "LATCH primitive \"lcd_controller:inst6\|D2\[3\]\" is permanently enabled" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195545049 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_controller:inst6\|D3\[3\] " "LATCH primitive \"lcd_controller:inst6\|D3\[3\]\" is permanently enabled" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195545049 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_controller:inst6\|D6\[3\] " "LATCH primitive \"lcd_controller:inst6\|D6\[3\]\" is permanently enabled" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195545049 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_controller:inst6\|D1\[4\] " "LATCH primitive \"lcd_controller:inst6\|D1\[4\]\" is permanently enabled" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195545049 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_controller:inst6\|D2\[4\] " "LATCH primitive \"lcd_controller:inst6\|D2\[4\]\" is permanently enabled" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195545049 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_controller:inst6\|D3\[4\] " "LATCH primitive \"lcd_controller:inst6\|D3\[4\]\" is permanently enabled" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195545049 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_controller:inst6\|D5\[4\] " "LATCH primitive \"lcd_controller:inst6\|D5\[4\]\" is permanently enabled" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195545049 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_controller:inst6\|D5\[5\] " "LATCH primitive \"lcd_controller:inst6\|D5\[5\]\" is permanently enabled" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195545049 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_controller:inst6\|D6\[5\] " "LATCH primitive \"lcd_controller:inst6\|D6\[5\]\" is permanently enabled" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195545049 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_controller:inst6\|D5\[6\] " "LATCH primitive \"lcd_controller:inst6\|D5\[6\]\" is permanently enabled" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195545049 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_controller:inst6\|D6\[6\] " "LATCH primitive \"lcd_controller:inst6\|D6\[6\]\" is permanently enabled" {  } { { "lcd_controller.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/lcd_controller.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195545049 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lm75:inst7\|SEG_D:SEG_D\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lm75:inst7\|SEG_D:SEG_D\|Div0\"" {  } { { "SEG_D.v" "Div0" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/SEG_D.v" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630195545147 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lm75:inst7\|SEG_D:SEG_D\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lm75:inst7\|SEG_D:SEG_D\|Mod1\"" {  } { { "SEG_D.v" "Mod1" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/SEG_D.v" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630195545147 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lm75:inst7\|SEG_D:SEG_D\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lm75:inst7\|SEG_D:SEG_D\|Mod0\"" {  } { { "SEG_D.v" "Mod0" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/SEG_D.v" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630195545147 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1630195545147 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lm75:inst7\|SEG_D:SEG_D\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"lm75:inst7\|SEG_D:SEG_D\|lpm_divide:Div0\"" {  } { { "SEG_D.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/SEG_D.v" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630195545181 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lm75:inst7\|SEG_D:SEG_D\|lpm_divide:Div0 " "Instantiated megafunction \"lm75:inst7\|SEG_D:SEG_D\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195545182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195545182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195545182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195545182 ""}  } { { "SEG_D.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/SEG_D.v" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1630195545182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hhm " "Found entity 1: lpm_divide_hhm" {  } { { "db/lpm_divide_hhm.tdf" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/db/lpm_divide_hhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630195545229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195545229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630195545237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195545237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_64f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_64f " "Found entity 1: alt_u_div_64f" {  } { { "db/alt_u_div_64f.tdf" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/db/alt_u_div_64f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630195545247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195545247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630195545293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195545293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630195545344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195545344 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lm75:inst7\|SEG_D:SEG_D\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lm75:inst7\|SEG_D:SEG_D\|lpm_divide:Mod1\"" {  } { { "SEG_D.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/SEG_D.v" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630195545352 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lm75:inst7\|SEG_D:SEG_D\|lpm_divide:Mod1 " "Instantiated megafunction \"lm75:inst7\|SEG_D:SEG_D\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195545352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195545352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195545352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630195545352 ""}  } { { "SEG_D.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/SEG_D.v" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1630195545352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k9m " "Found entity 1: lpm_divide_k9m" {  } { { "db/lpm_divide_k9m.tdf" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/db/lpm_divide_k9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630195545398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195545398 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "E_pin " "Inserted always-enabled tri-state buffer between \"E_pin\" and its non-tri-state driver." {  } { { "test.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/test.bdf" { { 520 744 920 536 "E_pin" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1630195545670 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1630195545670 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segments_controller:inst\|bcd_7seg:inst5\|display\[6\] " "Latch segments_controller:inst\|bcd_7seg:inst5\|display\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA segments_controller:inst\|refresh_counter:inst1\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal segments_controller:inst\|refresh_counter:inst1\|out\[1\]" {  } { { "refresh_counter.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/refresh_counter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630195545672 ""}  } { { "bcd_7seg.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/bcd_7seg.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630195545672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segments_controller:inst\|bcd_7seg:inst5\|display\[5\] " "Latch segments_controller:inst\|bcd_7seg:inst5\|display\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA segments_controller:inst\|refresh_counter:inst1\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal segments_controller:inst\|refresh_counter:inst1\|out\[1\]" {  } { { "refresh_counter.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/refresh_counter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630195545672 ""}  } { { "bcd_7seg.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/bcd_7seg.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630195545672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segments_controller:inst\|bcd_7seg:inst5\|display\[4\] " "Latch segments_controller:inst\|bcd_7seg:inst5\|display\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA segments_controller:inst\|refresh_counter:inst1\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal segments_controller:inst\|refresh_counter:inst1\|out\[1\]" {  } { { "refresh_counter.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/refresh_counter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630195545672 ""}  } { { "bcd_7seg.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/bcd_7seg.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630195545672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segments_controller:inst\|bcd_7seg:inst5\|display\[3\] " "Latch segments_controller:inst\|bcd_7seg:inst5\|display\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA segments_controller:inst\|refresh_counter:inst1\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal segments_controller:inst\|refresh_counter:inst1\|out\[1\]" {  } { { "refresh_counter.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/refresh_counter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630195545672 ""}  } { { "bcd_7seg.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/bcd_7seg.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630195545672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segments_controller:inst\|bcd_7seg:inst5\|display\[2\] " "Latch segments_controller:inst\|bcd_7seg:inst5\|display\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA segments_controller:inst\|refresh_counter:inst1\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal segments_controller:inst\|refresh_counter:inst1\|out\[1\]" {  } { { "refresh_counter.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/refresh_counter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630195545673 ""}  } { { "bcd_7seg.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/bcd_7seg.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630195545673 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segments_controller:inst\|bcd_7seg:inst5\|display\[1\] " "Latch segments_controller:inst\|bcd_7seg:inst5\|display\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA segments_controller:inst\|refresh_counter:inst1\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal segments_controller:inst\|refresh_counter:inst1\|out\[1\]" {  } { { "refresh_counter.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/refresh_counter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630195545673 ""}  } { { "bcd_7seg.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/bcd_7seg.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630195545673 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segments_controller:inst\|bcd_7seg:inst5\|display\[0\] " "Latch segments_controller:inst\|bcd_7seg:inst5\|display\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA segments_controller:inst\|refresh_counter:inst1\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal segments_controller:inst\|refresh_counter:inst1\|out\[1\]" {  } { { "refresh_counter.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/refresh_counter.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630195545673 ""}  } { { "bcd_7seg.v" "" { Text "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/bcd_7seg.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630195545673 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "E_pin~synth " "Node \"E_pin~synth\"" {  } { { "test.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/test.bdf" { { 520 744 920 536 "E_pin" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630195545851 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630195545851 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Rw GND " "Pin \"Rw\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "D:/GitHub/Temperature_Monitor/Temperature_Monitor_Verilog/test.bdf" { { 504 744 920 520 "Rw" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630195545851 "|test|Rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1630195545851 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1630195545950 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1630195546598 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1630195546752 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630195546752 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "511 " "Implemented 511 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1630195546817 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1630195546817 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1630195546817 ""} { "Info" "ICUT_CUT_TM_LCELLS" "484 " "Implemented 484 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1630195546817 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1630195546817 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 144 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 144 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "658 " "Peak virtual memory: 658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630195546844 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 28 21:05:46 2021 " "Processing ended: Sat Aug 28 21:05:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630195546844 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630195546844 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630195546844 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1630195546844 ""}
