[14:08:34.923] <TB2>     INFO: *** Welcome to pxar ***
[14:08:34.923] <TB2>     INFO: *** Today: 2016/09/27
[14:08:34.930] <TB2>     INFO: *** Version: 47bc-dirty
[14:08:34.930] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters_C15.dat
[14:08:34.931] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:08:34.931] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//defaultMaskFile.dat
[14:08:34.931] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//trimParameters_C15.dat
[14:08:35.007] <TB2>     INFO:         clk: 4
[14:08:35.007] <TB2>     INFO:         ctr: 4
[14:08:35.007] <TB2>     INFO:         sda: 19
[14:08:35.007] <TB2>     INFO:         tin: 9
[14:08:35.007] <TB2>     INFO:         level: 15
[14:08:35.007] <TB2>     INFO:         triggerdelay: 0
[14:08:35.007] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[14:08:35.007] <TB2>     INFO: Log level: DEBUG
[14:08:35.017] <TB2>     INFO: Found DTB DTB_WWXLHF
[14:08:35.035] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[14:08:35.038] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[14:08:35.041] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[14:08:36.601] <TB2>     INFO: DUT info: 
[14:08:36.601] <TB2>     INFO: The DUT currently contains the following objects:
[14:08:36.601] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:08:36.601] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[14:08:36.601] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[14:08:36.601] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:08:36.601] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:36.601] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:36.601] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:36.601] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:36.601] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:36.601] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:36.601] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:36.601] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:36.601] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:36.601] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:36.601] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:36.602] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:36.602] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:36.602] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:36.602] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:36.602] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:36.602] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:08:36.602] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:08:36.602] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:08:36.602] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:08:36.602] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:08:36.602] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:08:36.602] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:36.602] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:08:36.602] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:08:36.602] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:08:36.602] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:08:36.602] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:08:36.602] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:08:36.602] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:08:36.602] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:08:36.602] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:08:36.602] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:08:36.602] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:08:36.602] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:08:36.602] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:08:36.602] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:08:36.603] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:08:36.603] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:08:36.603] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:08:36.603] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:08:36.603] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:08:36.603] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:08:36.603] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:08:36.603] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:08:36.603] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:08:36.603] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:08:36.603] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:08:36.603] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:36.603] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:08:36.603] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:08:36.603] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:08:36.603] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:08:36.603] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:08:36.603] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:08:36.603] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:08:36.603] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:08:36.603] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:08:36.603] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:08:36.603] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:08:36.603] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:36.603] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:08:36.603] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:08:36.603] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:08:36.603] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:08:36.603] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:08:36.603] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:08:36.603] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:08:36.603] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:08:36.603] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:36.603] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:08:36.603] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:08:36.603] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:08:36.603] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:08:36.603] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:08:36.603] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:08:36.603] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:08:36.603] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:08:36.603] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:08:36.603] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:08:36.603] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:08:36.603] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:08:36.603] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:08:36.603] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:08:36.603] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:08:36.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:08:36.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:08:36.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:08:36.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:08:36.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:08:36.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:08:36.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:08:36.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:08:36.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:08:36.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:08:36.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:08:36.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:08:36.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:08:36.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:08:36.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:08:36.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:08:36.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:08:36.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:08:36.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:08:36.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:08:36.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:08:36.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:36.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:08:36.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:08:36.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:08:36.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:08:36.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:36.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:08:36.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:08:36.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:08:36.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:08:36.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:08:36.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:08:36.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:08:36.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:08:36.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:08:36.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:08:36.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:08:36.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:08:36.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:08:36.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:08:36.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:08:36.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:08:36.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:08:36.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:08:36.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:08:36.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:08:36.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:08:36.604] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:08:36.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:08:36.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:08:36.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:08:36.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:08:36.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:08:36.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:08:36.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:08:36.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:08:36.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:08:36.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:08:36.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:08:36.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:08:36.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:08:36.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:08:36.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:08:36.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:08:36.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:08:36.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:08:36.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:08:36.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:08:36.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:36.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:08:36.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:08:36.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:08:36.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:08:36.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:08:36.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:08:36.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:08:36.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:08:36.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:08:36.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:08:36.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:08:36.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:08:36.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:08:36.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:08:36.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:08:36.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:08:36.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:08:36.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:08:36.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:08:36.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:08:36.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:08:36.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:08:36.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:08:36.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:08:36.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:08:36.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:08:36.605] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:08:36.609] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32202752
[14:08:36.609] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1fdc6f0
[14:08:36.609] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1f50770
[14:08:36.609] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f0885d94010
[14:08:36.609] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f088bfff510
[14:08:36.609] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 32268288 fPxarMemory = 0x7f0885d94010
[14:08:36.610] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 356.9mA
[14:08:36.611] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 466.3mA
[14:08:36.611] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.2 C
[14:08:36.611] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:08:37.011] <TB2>     INFO: enter 'restricted' command line mode
[14:08:37.011] <TB2>     INFO: enter test to run
[14:08:37.011] <TB2>     INFO:   test: FPIXTest no parameter change
[14:08:37.011] <TB2>     INFO:   running: fpixtest
[14:08:37.012] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:08:37.014] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:08:37.014] <TB2>     INFO: ######################################################################
[14:08:37.014] <TB2>     INFO: PixTestFPIXTest::doTest()
[14:08:37.014] <TB2>     INFO: ######################################################################
[14:08:37.018] <TB2>     INFO: ######################################################################
[14:08:37.018] <TB2>     INFO: PixTestPretest::doTest()
[14:08:37.018] <TB2>     INFO: ######################################################################
[14:08:37.020] <TB2>     INFO:    ----------------------------------------------------------------------
[14:08:37.020] <TB2>     INFO:    PixTestPretest::programROC() 
[14:08:37.020] <TB2>     INFO:    ----------------------------------------------------------------------
[14:08:55.037] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:08:55.037] <TB2>     INFO: IA differences per ROC:  17.7 17.7 16.9 17.7 18.5 17.7 18.5 16.1 16.9 18.5 16.9 18.5 19.3 19.3 16.9 17.7
[14:08:55.107] <TB2>     INFO:    ----------------------------------------------------------------------
[14:08:55.107] <TB2>     INFO:    PixTestPretest::checkIdig() 
[14:08:55.107] <TB2>     INFO:    ----------------------------------------------------------------------
[14:08:56.361] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 2.4 mA
[14:08:56.863] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[14:08:57.364] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 1.6 mA
[14:08:57.866] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 1.6 mA
[14:08:58.368] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[14:08:58.869] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[14:08:59.371] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 1.6 mA
[14:08:59.872] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[14:09:00.374] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[14:09:00.876] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 1.6 mA
[14:09:01.377] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 1.6 mA
[14:09:01.879] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[14:09:02.381] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[14:09:02.882] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[14:09:03.384] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[14:09:03.886] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[14:09:04.139] <TB2>     INFO: Idig [mA/ROC]: 2.4 2.4 1.6 1.6 2.4 2.4 1.6 2.4 2.4 1.6 1.6 2.4 2.4 2.4 2.4 2.4 
[14:09:04.139] <TB2>     INFO: Test took 9035 ms.
[14:09:04.139] <TB2>     INFO: PixTestPretest::checkIdig() done.
[14:09:04.167] <TB2>     INFO:    ----------------------------------------------------------------------
[14:09:04.167] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:09:04.167] <TB2>     INFO:    ----------------------------------------------------------------------
[14:09:04.270] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 66.2812 mA
[14:09:04.371] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 22.1188 mA
[14:09:04.472] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  89 Ia 24.5188 mA
[14:09:04.573] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  87 Ia 24.5188 mA
[14:09:04.674] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  85 Ia 24.5188 mA
[14:09:04.774] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  83 Ia 23.7188 mA
[14:09:04.875] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  85 Ia 24.5188 mA
[14:09:04.976] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  83 Ia 23.7188 mA
[14:09:05.077] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  85 Ia 24.5188 mA
[14:09:05.178] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  83 Ia 23.7188 mA
[14:09:05.278] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  85 Ia 24.5188 mA
[14:09:05.379] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  83 Ia 23.7188 mA
[14:09:05.479] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  85 Ia 24.5188 mA
[14:09:05.581] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 22.1188 mA
[14:09:05.682] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  89 Ia 24.5188 mA
[14:09:05.782] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  87 Ia 24.5188 mA
[14:09:05.882] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  85 Ia 23.7188 mA
[14:09:05.983] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  87 Ia 24.5188 mA
[14:09:06.083] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  85 Ia 23.7188 mA
[14:09:06.184] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  87 Ia 24.5188 mA
[14:09:06.285] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  85 Ia 23.7188 mA
[14:09:06.386] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  87 Ia 24.5188 mA
[14:09:06.487] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  85 Ia 23.7188 mA
[14:09:06.588] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  87 Ia 24.5188 mA
[14:09:06.688] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  85 Ia 24.5188 mA
[14:09:06.790] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 22.1188 mA
[14:09:06.891] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  89 Ia 23.7188 mA
[14:09:06.991] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  91 Ia 24.5188 mA
[14:09:07.093] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  89 Ia 23.7188 mA
[14:09:07.194] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  91 Ia 24.5188 mA
[14:09:07.294] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  89 Ia 23.7188 mA
[14:09:07.395] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  91 Ia 24.5188 mA
[14:09:07.496] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  89 Ia 23.7188 mA
[14:09:07.597] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  91 Ia 24.5188 mA
[14:09:07.698] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  89 Ia 23.7188 mA
[14:09:07.798] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  91 Ia 24.5188 mA
[14:09:07.899] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  89 Ia 23.7188 mA
[14:09:07.000] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 22.1188 mA
[14:09:08.101] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  89 Ia 25.3187 mA
[14:09:08.202] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  82 Ia 23.7188 mA
[14:09:08.303] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  84 Ia 24.5188 mA
[14:09:08.404] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  82 Ia 23.7188 mA
[14:09:08.505] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  84 Ia 24.5188 mA
[14:09:08.606] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  82 Ia 23.7188 mA
[14:09:08.707] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  84 Ia 23.7188 mA
[14:09:08.807] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  86 Ia 24.5188 mA
[14:09:08.908] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  84 Ia 23.7188 mA
[14:09:09.009] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  86 Ia 24.5188 mA
[14:09:09.110] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  84 Ia 23.7188 mA
[14:09:09.212] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 22.9188 mA
[14:09:09.313] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  85 Ia 25.3187 mA
[14:09:09.413] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  78 Ia 22.9188 mA
[14:09:09.513] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  85 Ia 25.3187 mA
[14:09:09.614] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  78 Ia 22.9188 mA
[14:09:09.715] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  85 Ia 24.5188 mA
[14:09:09.816] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  83 Ia 24.5188 mA
[14:09:09.916] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  81 Ia 24.5188 mA
[14:09:10.017] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  79 Ia 23.7188 mA
[14:09:10.118] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  81 Ia 24.5188 mA
[14:09:10.218] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  79 Ia 22.9188 mA
[14:09:10.319] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  86 Ia 25.3187 mA
[14:09:10.421] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 22.1188 mA
[14:09:10.522] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  89 Ia 24.5188 mA
[14:09:10.623] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  87 Ia 24.5188 mA
[14:09:10.724] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  85 Ia 23.7188 mA
[14:09:10.825] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  87 Ia 24.5188 mA
[14:09:10.926] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  85 Ia 24.5188 mA
[14:09:11.026] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  83 Ia 23.7188 mA
[14:09:11.127] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  85 Ia 23.7188 mA
[14:09:11.228] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  87 Ia 24.5188 mA
[14:09:11.329] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  85 Ia 24.5188 mA
[14:09:11.430] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  83 Ia 23.7188 mA
[14:09:11.530] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  85 Ia 24.5188 mA
[14:09:11.632] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 22.9188 mA
[14:09:11.733] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  85 Ia 25.3187 mA
[14:09:11.834] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  78 Ia 22.9188 mA
[14:09:11.934] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  85 Ia 24.5188 mA
[14:09:12.035] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  83 Ia 24.5188 mA
[14:09:12.136] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  81 Ia 23.7188 mA
[14:09:12.236] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  83 Ia 24.5188 mA
[14:09:12.337] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  81 Ia 23.7188 mA
[14:09:12.437] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  83 Ia 24.5188 mA
[14:09:12.538] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  81 Ia 24.5188 mA
[14:09:12.638] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  79 Ia 22.9188 mA
[14:09:12.739] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  86 Ia 25.3187 mA
[14:09:12.841] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 20.5187 mA
[14:09:12.941] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  99 Ia 24.5188 mA
[14:09:13.042] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  97 Ia 24.5188 mA
[14:09:13.143] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  95 Ia 23.7188 mA
[14:09:13.244] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  97 Ia 24.5188 mA
[14:09:13.345] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  95 Ia 23.7188 mA
[14:09:13.445] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  97 Ia 24.5188 mA
[14:09:13.546] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  95 Ia 24.5188 mA
[14:09:13.647] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  93 Ia 23.7188 mA
[14:09:13.748] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  95 Ia 23.7188 mA
[14:09:13.848] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  97 Ia 24.5188 mA
[14:09:13.948] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  95 Ia 24.5188 mA
[14:09:14.050] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 22.1188 mA
[14:09:14.151] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  89 Ia 24.5188 mA
[14:09:14.251] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  87 Ia 24.5188 mA
[14:09:14.352] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  85 Ia 23.7188 mA
[14:09:14.453] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  87 Ia 24.5188 mA
[14:09:14.554] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  85 Ia 23.7188 mA
[14:09:14.655] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  87 Ia 24.5188 mA
[14:09:14.756] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  85 Ia 23.7188 mA
[14:09:14.856] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  87 Ia 24.5188 mA
[14:09:14.956] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  85 Ia 23.7188 mA
[14:09:15.057] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  87 Ia 24.5188 mA
[14:09:15.158] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  85 Ia 23.7188 mA
[14:09:15.259] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 22.9188 mA
[14:09:15.360] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  85 Ia 25.3187 mA
[14:09:15.460] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  78 Ia 22.9188 mA
[14:09:15.561] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  85 Ia 25.3187 mA
[14:09:15.662] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  78 Ia 22.9188 mA
[14:09:15.763] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  85 Ia 25.3187 mA
[14:09:15.864] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  78 Ia 22.9188 mA
[14:09:15.964] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  85 Ia 25.3187 mA
[14:09:16.065] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  78 Ia 22.9188 mA
[14:09:16.166] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  85 Ia 25.3187 mA
[14:09:16.267] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  78 Ia 22.9188 mA
[14:09:16.367] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  85 Ia 25.3187 mA
[14:09:16.469] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 22.1188 mA
[14:09:16.569] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  89 Ia 23.7188 mA
[14:09:16.670] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  91 Ia 24.5188 mA
[14:09:16.771] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  89 Ia 24.5188 mA
[14:09:16.871] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  87 Ia 23.7188 mA
[14:09:16.972] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  89 Ia 24.5188 mA
[14:09:17.072] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  87 Ia 24.5188 mA
[14:09:17.173] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  85 Ia 23.7188 mA
[14:09:17.274] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  87 Ia 24.5188 mA
[14:09:17.375] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  85 Ia 23.7188 mA
[14:09:17.475] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  87 Ia 23.7188 mA
[14:09:17.576] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  89 Ia 24.5188 mA
[14:09:17.681] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 22.9188 mA
[14:09:17.782] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  85 Ia 24.5188 mA
[14:09:17.882] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  83 Ia 23.7188 mA
[14:09:17.983] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  85 Ia 24.5188 mA
[14:09:18.083] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  83 Ia 23.7188 mA
[14:09:18.184] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  85 Ia 24.5188 mA
[14:09:18.285] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  83 Ia 23.7188 mA
[14:09:18.385] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  85 Ia 24.5188 mA
[14:09:18.486] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  83 Ia 24.5188 mA
[14:09:18.587] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  81 Ia 23.7188 mA
[14:09:18.687] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  83 Ia 23.7188 mA
[14:09:18.788] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  85 Ia 24.5188 mA
[14:09:18.889] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.7188 mA
[14:09:18.990] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  80 Ia 25.3187 mA
[14:09:19.090] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  73 Ia 22.9188 mA
[14:09:19.191] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  80 Ia 24.5188 mA
[14:09:19.291] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  78 Ia 24.5188 mA
[14:09:19.392] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  76 Ia 23.7188 mA
[14:09:19.492] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  78 Ia 24.5188 mA
[14:09:19.593] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  76 Ia 23.7188 mA
[14:09:19.693] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  78 Ia 23.7188 mA
[14:09:19.794] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  80 Ia 25.3187 mA
[14:09:19.894] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  73 Ia 22.9188 mA
[14:09:19.995] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  80 Ia 25.3187 mA
[14:09:20.096] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.7188 mA
[14:09:20.197] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  80 Ia 24.5188 mA
[14:09:20.298] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  78 Ia 23.7188 mA
[14:09:20.399] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  80 Ia 24.5188 mA
[14:09:20.499] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  78 Ia 23.7188 mA
[14:09:20.600] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  80 Ia 24.5188 mA
[14:09:20.701] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  78 Ia 23.7188 mA
[14:09:20.802] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  80 Ia 24.5188 mA
[14:09:20.902] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  78 Ia 23.7188 mA
[14:09:20.003] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  80 Ia 24.5188 mA
[14:09:21.103] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  78 Ia 23.7188 mA
[14:09:21.204] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  80 Ia 24.5188 mA
[14:09:21.305] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 21.3187 mA
[14:09:21.406] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  94 Ia 25.3187 mA
[14:09:21.507] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  87 Ia 23.7188 mA
[14:09:21.608] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  89 Ia 23.7188 mA
[14:09:21.709] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  91 Ia 24.5188 mA
[14:09:21.810] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  89 Ia 23.7188 mA
[14:09:21.911] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  91 Ia 24.5188 mA
[14:09:22.012] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  89 Ia 23.7188 mA
[14:09:22.113] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  91 Ia 23.7188 mA
[14:09:22.214] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  93 Ia 25.3187 mA
[14:09:22.314] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  86 Ia 23.7188 mA
[14:09:22.415] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  88 Ia 22.9188 mA
[14:09:22.516] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 22.1188 mA
[14:09:22.617] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  89 Ia 24.5188 mA
[14:09:22.718] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  87 Ia 25.3187 mA
[14:09:22.819] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  80 Ia 22.9188 mA
[14:09:22.920] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  87 Ia 25.3187 mA
[14:09:23.020] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  80 Ia 22.9188 mA
[14:09:23.121] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  87 Ia 25.3187 mA
[14:09:23.222] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  80 Ia 22.9188 mA
[14:09:23.322] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  87 Ia 25.3187 mA
[14:09:23.423] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  80 Ia 23.7188 mA
[14:09:23.524] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  82 Ia 23.7188 mA
[14:09:23.625] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  84 Ia 23.7188 mA
[14:09:23.653] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  85
[14:09:23.654] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  85
[14:09:23.654] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  89
[14:09:23.654] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  84
[14:09:23.654] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  86
[14:09:23.654] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  85
[14:09:23.654] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  86
[14:09:23.654] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  95
[14:09:23.654] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  85
[14:09:23.655] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  85
[14:09:23.655] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  89
[14:09:23.655] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  85
[14:09:23.655] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  80
[14:09:23.655] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  80
[14:09:23.655] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  88
[14:09:23.655] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  84
[14:09:25.481] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 392.3 mA = 24.5187 mA/ROC
[14:09:25.481] <TB2>     INFO: i(loss) [mA/ROC]:     20.1  20.1  20.1  20.1  21.7  20.1  20.9  20.1  20.1  21.7  20.1  20.1  20.9  20.9  19.3  20.1
[14:09:25.515] <TB2>     INFO:    ----------------------------------------------------------------------
[14:09:25.515] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[14:09:25.515] <TB2>     INFO:    ----------------------------------------------------------------------
[14:09:25.650] <TB2>     INFO: Expecting 231680 events.
[14:09:33.751] <TB2>     INFO: 231680 events read in total (7383ms).
[14:09:33.905] <TB2>     INFO: Test took 8388ms.
[14:09:34.107] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 95 and Delta(CalDel) = 66
[14:09:34.111] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 89 and Delta(CalDel) = 69
[14:09:34.115] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 83 and Delta(CalDel) = 66
[14:09:34.118] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 111 and Delta(CalDel) = 61
[14:09:34.122] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 79 and Delta(CalDel) = 69
[14:09:34.125] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 79 and Delta(CalDel) = 64
[14:09:34.129] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 111 and Delta(CalDel) = 61
[14:09:34.132] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 90 and Delta(CalDel) = 62
[14:09:34.136] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 89 and Delta(CalDel) = 60
[14:09:34.139] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 113 and Delta(CalDel) = 62
[14:09:34.143] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 91 and Delta(CalDel) = 59
[14:09:34.146] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 114 and Delta(CalDel) = 57
[14:09:34.150] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 114 and Delta(CalDel) = 62
[14:09:34.153] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 119 and Delta(CalDel) = 65
[14:09:34.156] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 89 and Delta(CalDel) = 63
[14:09:34.160] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 98 and Delta(CalDel) = 66
[14:09:34.203] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:09:34.238] <TB2>     INFO:    ----------------------------------------------------------------------
[14:09:34.238] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:09:34.238] <TB2>     INFO:    ----------------------------------------------------------------------
[14:09:34.373] <TB2>     INFO: Expecting 231680 events.
[14:09:42.632] <TB2>     INFO: 231680 events read in total (7544ms).
[14:09:42.639] <TB2>     INFO: Test took 8397ms.
[14:09:42.666] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 171 +/- 33.5
[14:09:42.971] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 184 +/- 35
[14:09:42.975] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 158 +/- 33
[14:09:42.978] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 30
[14:09:42.982] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 189 +/- 34.5
[14:09:42.985] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 32
[14:09:42.989] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 121 +/- 30
[14:09:42.993] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 30.5
[14:09:42.996] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 120 +/- 29.5
[14:09:42.999] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 31
[14:09:42.003] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 121 +/- 28.5
[14:09:43.006] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 29.5
[14:09:43.010] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 147 +/- 31
[14:09:43.014] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 160 +/- 33
[14:09:43.017] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 141 +/- 31.5
[14:09:43.021] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 32
[14:09:43.056] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:09:43.056] <TB2>     INFO: CalDel:      171   184   158   129   189   144   121   129   120   128   121   128   147   160   141   144
[14:09:43.056] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    52    51    51    52    51    51    51    51    51    51
[14:09:43.061] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters_C0.dat
[14:09:43.061] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters_C1.dat
[14:09:43.061] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters_C2.dat
[14:09:43.061] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters_C3.dat
[14:09:43.061] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters_C4.dat
[14:09:43.061] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters_C5.dat
[14:09:43.062] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters_C6.dat
[14:09:43.062] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters_C7.dat
[14:09:43.062] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters_C8.dat
[14:09:43.062] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters_C9.dat
[14:09:43.062] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters_C10.dat
[14:09:43.062] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters_C11.dat
[14:09:43.062] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters_C12.dat
[14:09:43.063] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters_C13.dat
[14:09:43.063] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters_C14.dat
[14:09:43.063] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters_C15.dat
[14:09:43.063] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:09:43.063] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:09:43.063] <TB2>     INFO: PixTestPretest::doTest() done, duration: 66 seconds
[14:09:43.063] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:09:43.152] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[14:09:43.152] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[14:09:43.152] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[14:09:43.152] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[14:09:43.155] <TB2>     INFO: ######################################################################
[14:09:43.155] <TB2>     INFO: PixTestTiming::doTest()
[14:09:43.155] <TB2>     INFO: ######################################################################
[14:09:43.155] <TB2>     INFO:    ----------------------------------------------------------------------
[14:09:43.155] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[14:09:43.155] <TB2>     INFO:    ----------------------------------------------------------------------
[14:09:43.155] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:09:45.051] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:09:47.325] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:09:49.598] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:09:51.871] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:09:54.144] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:09:56.417] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:09:58.690] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:10:00.963] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:10:02.482] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:10:04.756] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:10:07.029] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:10:09.302] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:10:11.575] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:10:13.848] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:10:16.120] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:10:18.394] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:10:30.763] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:10:32.283] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:10:33.803] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:10:35.323] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:10:36.843] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:10:38.363] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:10:39.883] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:10:41.402] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:10:53.857] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:11:06.267] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:11:18.617] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:11:30.984] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:11:42.521] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:11:54.867] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:12:06.407] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:12:18.767] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:12:31.144] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:12:43.502] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:12:55.908] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:13:08.301] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:13:20.662] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:13:33.032] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:13:45.397] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:13:57.804] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:14:00.078] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:14:02.351] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:14:04.624] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:14:06.897] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:14:09.171] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:14:11.444] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:14:13.717] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:14:15.991] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:14:18.263] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:14:20.536] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:14:22.810] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:14:25.082] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:14:27.355] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:14:29.630] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:14:31.902] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:14:34.175] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:14:36.448] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:14:38.721] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:14:40.994] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:14:42.702] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:14:44.976] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:14:47.249] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:14:49.522] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:14:51.418] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:14:53.691] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:14:55.964] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:14:58.237] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:15:00.510] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:15:02.784] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:15:05.057] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:15:07.330] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:15:09.603] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:15:11.876] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:15:14.150] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:15:16.423] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:15:18.696] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:15:20.970] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:15:23.243] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:15:25.517] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:15:27.790] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:15:29.499] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:15:31.019] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:15:32.539] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:15:34.059] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:15:35.579] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:15:37.099] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:15:38.618] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:15:40.139] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:15:41.660] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:15:45.439] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:15:49.216] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:15:52.994] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:15:56.771] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:16:00.548] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:16:04.325] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:16:08.103] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:16:09.624] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:16:11.145] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:16:12.667] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:16:14.188] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:16:15.709] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:16:17.230] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:16:18.752] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:16:20.272] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:16:22.546] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:16:24.819] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:16:27.092] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:16:29.365] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:16:31.638] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:16:33.911] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:16:36.184] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:16:38.457] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:16:40.730] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:16:42.003] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:16:45.276] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:16:47.548] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:16:49.822] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:16:52.096] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:16:54.368] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:16:56.641] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:16:58.915] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:17:01.188] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:17:03.461] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:17:05.734] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:17:08.008] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:17:10.281] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:17:12.554] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:17:15.588] <TB2>     INFO: TBM Phase Settings: 244
[14:17:15.588] <TB2>     INFO: 400MHz Phase: 5
[14:17:15.588] <TB2>     INFO: 160MHz Phase: 7
[14:17:15.588] <TB2>     INFO: Functional Phase Area: 3
[14:17:15.591] <TB2>     INFO: Test took 452436 ms.
[14:17:15.591] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:17:15.591] <TB2>     INFO:    ----------------------------------------------------------------------
[14:17:15.591] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[14:17:15.591] <TB2>     INFO:    ----------------------------------------------------------------------
[14:17:15.592] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:17:18.424] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:17:20.320] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:17:22.216] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:17:24.111] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:17:26.007] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:17:27.902] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:17:29.798] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:17:32.821] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:17:34.341] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:17:35.862] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:17:37.382] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:17:38.903] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:17:40.422] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:17:41.944] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:17:43.463] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:17:44.983] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:17:46.503] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:17:48.023] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:17:50.296] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:17:52.570] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:17:54.845] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:17:57.117] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:17:59.390] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:18:00.911] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:18:02.430] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:18:03.950] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:18:06.223] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:18:08.496] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:18:10.770] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:18:13.042] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:18:15.315] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:18:16.835] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:18:18.354] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:18:19.875] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:18:22.148] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:18:24.423] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:18:26.695] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:18:28.970] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:18:31.244] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:18:32.763] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:18:34.282] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:18:35.802] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:18:38.076] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:18:40.350] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:18:42.622] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:18:44.896] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:18:47.169] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:18:48.689] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:18:50.208] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:18:51.728] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:18:53.001] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:18:56.275] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:18:58.549] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:19:00.822] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:19:03.096] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:19:04.615] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:19:06.135] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:19:07.655] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:19:09.175] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:19:10.695] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:19:12.216] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:19:13.735] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:19:15.254] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:19:17.157] <TB2>     INFO: ROC Delay Settings: 228
[14:19:17.157] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[14:19:17.157] <TB2>     INFO: ROC Port 0 Delay: 4
[14:19:17.157] <TB2>     INFO: ROC Port 1 Delay: 4
[14:19:17.157] <TB2>     INFO: Functional ROC Area: 5
[14:19:17.160] <TB2>     INFO: Test took 121569 ms.
[14:19:17.160] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[14:19:17.160] <TB2>     INFO:    ----------------------------------------------------------------------
[14:19:17.160] <TB2>     INFO:    PixTestTiming::TimingTest()
[14:19:17.160] <TB2>     INFO:    ----------------------------------------------------------------------
[14:19:18.299] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 4c08 4c08 4c08 4c08 4c08 4c08 4c08 4c08 e062 c000 a101 80c0 4c08 4c08 4c08 4c09 4c09 4c09 4c09 4c09 e062 c000 
[14:19:18.299] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4c08 4c08 4c08 4c08 4c08 4c08 4c08 4c08 e022 c000 a102 8000 4c08 4c08 4c09 4c08 4c08 4c08 4c09 4c09 e022 c000 
[14:19:18.299] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4c08 4c08 4c08 4c09 4c09 4c09 4c08 4c08 e022 c000 a103 8040 4c08 4c09 4c08 4c08 4c08 4c09 4c08 4c09 e022 c000 
[14:19:18.299] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:19:32.269] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:32.269] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:19:46.262] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:46.262] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:20:00.434] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:00.434] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:20:14.397] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:14.397] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:20:28.326] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:28.326] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:20:42.432] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:42.432] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:20:56.348] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:56.348] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:21:10.271] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:10.271] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:21:24.376] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:24.376] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:21:38.301] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:38.683] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:38.697] <TB2>     INFO: Decoding statistics:
[14:21:38.697] <TB2>     INFO:   General information:
[14:21:38.697] <TB2>     INFO: 	 16bit words read:         240000000
[14:21:38.698] <TB2>     INFO: 	 valid events total:       20000000
[14:21:38.698] <TB2>     INFO: 	 empty events:             20000000
[14:21:38.698] <TB2>     INFO: 	 valid events with pixels: 0
[14:21:38.698] <TB2>     INFO: 	 valid pixel hits:         0
[14:21:38.698] <TB2>     INFO:   Event errors: 	           0
[14:21:38.698] <TB2>     INFO: 	 start marker:             0
[14:21:38.698] <TB2>     INFO: 	 stop marker:              0
[14:21:38.698] <TB2>     INFO: 	 overflow:                 0
[14:21:38.698] <TB2>     INFO: 	 invalid 5bit words:       0
[14:21:38.698] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[14:21:38.698] <TB2>     INFO:   TBM errors: 		           0
[14:21:38.698] <TB2>     INFO: 	 flawed TBM headers:       0
[14:21:38.698] <TB2>     INFO: 	 flawed TBM trailers:      0
[14:21:38.698] <TB2>     INFO: 	 event ID mismatches:      0
[14:21:38.698] <TB2>     INFO:   ROC errors: 		           0
[14:21:38.698] <TB2>     INFO: 	 missing ROC header(s):    0
[14:21:38.698] <TB2>     INFO: 	 misplaced readback start: 0
[14:21:38.698] <TB2>     INFO:   Pixel decoding errors:	   0
[14:21:38.698] <TB2>     INFO: 	 pixel data incomplete:    0
[14:21:38.698] <TB2>     INFO: 	 pixel address:            0
[14:21:38.698] <TB2>     INFO: 	 pulse height fill bit:    0
[14:21:38.698] <TB2>     INFO: 	 buffer corruption:        0
[14:21:38.698] <TB2>     INFO:    ----------------------------------------------------------------------
[14:21:38.698] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:21:38.698] <TB2>     INFO:    ----------------------------------------------------------------------
[14:21:38.698] <TB2>     INFO:    ----------------------------------------------------------------------
[14:21:38.698] <TB2>     INFO:    Read back bit status: 1
[14:21:38.698] <TB2>     INFO:    ----------------------------------------------------------------------
[14:21:38.698] <TB2>     INFO:    ----------------------------------------------------------------------
[14:21:38.698] <TB2>     INFO:    Timings are good!
[14:21:38.698] <TB2>     INFO:    ----------------------------------------------------------------------
[14:21:38.698] <TB2>     INFO: Test took 141538 ms.
[14:21:38.698] <TB2>     INFO: PixTestTiming::TimingTest() done.
[14:21:38.699] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:21:38.699] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:21:38.699] <TB2>     INFO: PixTestTiming::doTest took 715547 ms.
[14:21:38.699] <TB2>     INFO: PixTestTiming::doTest() done
[14:21:38.699] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:21:38.699] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[14:21:38.699] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[14:21:38.699] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[14:21:38.699] <TB2>     INFO: Write out ROCDelayScan3_V0
[14:21:38.700] <TB2>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[14:21:38.700] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:21:39.052] <TB2>     INFO: ######################################################################
[14:21:39.052] <TB2>     INFO: PixTestAlive::doTest()
[14:21:39.052] <TB2>     INFO: ######################################################################
[14:21:39.055] <TB2>     INFO:    ----------------------------------------------------------------------
[14:21:39.055] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:21:39.055] <TB2>     INFO:    ----------------------------------------------------------------------
[14:21:39.057] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:21:39.399] <TB2>     INFO: Expecting 41600 events.
[14:21:43.501] <TB2>     INFO: 41600 events read in total (3387ms).
[14:21:43.502] <TB2>     INFO: Test took 4445ms.
[14:21:43.511] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:43.511] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[14:21:43.512] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:21:43.885] <TB2>     INFO: PixTestAlive::aliveTest() done
[14:21:43.885] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    1    1    0    0    0    0    0    0    0
[14:21:43.885] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    1    1    0    0    0    0    0    0    0
[14:21:43.888] <TB2>     INFO:    ----------------------------------------------------------------------
[14:21:43.888] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:21:43.888] <TB2>     INFO:    ----------------------------------------------------------------------
[14:21:43.890] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:21:44.232] <TB2>     INFO: Expecting 41600 events.
[14:21:47.216] <TB2>     INFO: 41600 events read in total (2269ms).
[14:21:47.216] <TB2>     INFO: Test took 3326ms.
[14:21:47.216] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:47.216] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:21:47.216] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:21:47.217] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:21:47.619] <TB2>     INFO: PixTestAlive::maskTest() done
[14:21:47.619] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:21:47.623] <TB2>     INFO:    ----------------------------------------------------------------------
[14:21:47.623] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:21:47.623] <TB2>     INFO:    ----------------------------------------------------------------------
[14:21:47.624] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:21:48.064] <TB2>     INFO: Expecting 41600 events.
[14:21:52.107] <TB2>     INFO: 41600 events read in total (3327ms).
[14:21:52.108] <TB2>     INFO: Test took 4483ms.
[14:21:52.117] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:52.117] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[14:21:52.117] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:21:52.492] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[14:21:52.493] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:21:52.493] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:21:52.493] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[14:21:52.500] <TB2>     INFO: ######################################################################
[14:21:52.501] <TB2>     INFO: PixTestTrim::doTest()
[14:21:52.501] <TB2>     INFO: ######################################################################
[14:21:52.503] <TB2>     INFO:    ----------------------------------------------------------------------
[14:21:52.504] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:21:52.504] <TB2>     INFO:    ----------------------------------------------------------------------
[14:21:52.583] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:21:52.583] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:21:52.596] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:21:52.596] <TB2>     INFO:     run 1 of 1
[14:21:52.596] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:21:52.943] <TB2>     INFO: Expecting 5025280 events.
[14:22:38.065] <TB2>     INFO: 1410704 events read in total (44407ms).
[14:23:21.764] <TB2>     INFO: 2804712 events read in total (88106ms).
[14:24:05.297] <TB2>     INFO: 4203168 events read in total (131640ms).
[14:24:31.127] <TB2>     INFO: 5025280 events read in total (157469ms).
[14:24:31.166] <TB2>     INFO: Test took 158570ms.
[14:24:31.224] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:24:31.325] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:24:32.660] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:24:33.972] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:24:35.259] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:24:36.626] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:24:37.910] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:24:39.276] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:24:40.660] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:24:41.965] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:24:43.339] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:24:44.765] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:24:46.178] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:24:47.691] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:24:49.218] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:24:50.717] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:24:52.227] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:24:53.647] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 240492544
[14:24:53.650] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.0001 minThrLimit = 88.9286 minThrNLimit = 108.703 -> result = 89.0001 -> 89
[14:24:53.651] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.8306 minThrLimit = 86.8258 minThrNLimit = 106.777 -> result = 86.8306 -> 86
[14:24:53.651] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.3172 minThrLimit = 87.2263 minThrNLimit = 105.543 -> result = 87.3172 -> 87
[14:24:53.651] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.2187 minThrLimit = 96.1496 minThrNLimit = 120.526 -> result = 96.2187 -> 96
[14:24:53.652] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.947 minThrLimit = 81.9459 minThrNLimit = 101.805 -> result = 81.947 -> 81
[14:24:53.652] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.9668 minThrLimit = 99.9049 minThrNLimit = 120.167 -> result = 99.9668 -> 99
[14:24:53.653] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.287 minThrLimit = 105.208 minThrNLimit = 128.19 -> result = 105.287 -> 105
[14:24:53.653] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.7831 minThrLimit = 88.7752 minThrNLimit = 106.917 -> result = 88.7831 -> 88
[14:24:53.653] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.2535 minThrLimit = 97.2476 minThrNLimit = 120.857 -> result = 97.2535 -> 97
[14:24:53.654] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 106.877 minThrLimit = 106.848 minThrNLimit = 134.658 -> result = 106.877 -> 106
[14:24:53.654] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.9158 minThrLimit = 94.8998 minThrNLimit = 115.733 -> result = 94.9158 -> 94
[14:24:53.655] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.014 minThrLimit = 104.999 minThrNLimit = 133.324 -> result = 105.014 -> 105
[14:24:53.655] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.044 minThrLimit = 105.009 minThrNLimit = 133.339 -> result = 105.044 -> 105
[14:24:53.655] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.461 minThrLimit = 100.34 minThrNLimit = 126.851 -> result = 100.461 -> 100
[14:24:53.656] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.2009 minThrLimit = 89.1965 minThrNLimit = 110.197 -> result = 89.2009 -> 89
[14:24:53.656] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.046 minThrLimit = 102.039 minThrNLimit = 122.292 -> result = 102.046 -> 102
[14:24:53.656] <TB2>     INFO: ROC 0 VthrComp = 89
[14:24:53.656] <TB2>     INFO: ROC 1 VthrComp = 86
[14:24:53.656] <TB2>     INFO: ROC 2 VthrComp = 87
[14:24:53.657] <TB2>     INFO: ROC 3 VthrComp = 96
[14:24:53.657] <TB2>     INFO: ROC 4 VthrComp = 81
[14:24:53.657] <TB2>     INFO: ROC 5 VthrComp = 99
[14:24:53.658] <TB2>     INFO: ROC 6 VthrComp = 105
[14:24:53.658] <TB2>     INFO: ROC 7 VthrComp = 88
[14:24:53.659] <TB2>     INFO: ROC 8 VthrComp = 97
[14:24:53.659] <TB2>     INFO: ROC 9 VthrComp = 106
[14:24:53.659] <TB2>     INFO: ROC 10 VthrComp = 94
[14:24:53.659] <TB2>     INFO: ROC 11 VthrComp = 105
[14:24:53.659] <TB2>     INFO: ROC 12 VthrComp = 105
[14:24:53.659] <TB2>     INFO: ROC 13 VthrComp = 100
[14:24:53.659] <TB2>     INFO: ROC 14 VthrComp = 89
[14:24:53.660] <TB2>     INFO: ROC 15 VthrComp = 102
[14:24:53.660] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:24:53.660] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:24:53.672] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:24:53.672] <TB2>     INFO:     run 1 of 1
[14:24:53.672] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:24:54.015] <TB2>     INFO: Expecting 5025280 events.
[14:25:30.173] <TB2>     INFO: 890168 events read in total (35443ms).
[14:26:05.417] <TB2>     INFO: 1778080 events read in total (70687ms).
[14:26:40.530] <TB2>     INFO: 2665320 events read in total (105800ms).
[14:27:15.560] <TB2>     INFO: 3542480 events read in total (140830ms).
[14:27:50.094] <TB2>     INFO: 4415184 events read in total (175365ms).
[14:28:14.445] <TB2>     INFO: 5025280 events read in total (199715ms).
[14:28:14.516] <TB2>     INFO: Test took 200844ms.
[14:28:14.699] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:28:15.075] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:28:16.752] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:28:18.440] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:28:20.092] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:28:21.740] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:28:23.387] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:28:25.064] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:28:26.760] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:28:28.460] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:28:30.124] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:28:31.822] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:28:33.474] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:28:35.102] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:28:36.732] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:28:38.374] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:28:39.005] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:28:41.673] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 282136576
[14:28:41.676] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 59.9118 for pixel 51/4 mean/min/max = 46.5284/33.0777/59.9791
[14:28:41.676] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 63.4582 for pixel 24/9 mean/min/max = 47.7647/31.8892/63.6401
[14:28:41.676] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 58.5425 for pixel 29/2 mean/min/max = 45.2154/31.8717/58.5591
[14:28:41.677] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 58.5543 for pixel 0/9 mean/min/max = 45.2954/32.0058/58.585
[14:28:41.677] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 59.2086 for pixel 16/18 mean/min/max = 46.2793/33.2377/59.3209
[14:28:41.677] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 57.6379 for pixel 10/7 mean/min/max = 44.8222/31.9132/57.7312
[14:28:41.678] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 61.8769 for pixel 20/14 mean/min/max = 47.9616/34.0332/61.8899
[14:28:41.678] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 63.0846 for pixel 51/16 mean/min/max = 47.6696/31.9302/63.4091
[14:28:41.678] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 58.4706 for pixel 22/71 mean/min/max = 44.6296/30.632/58.6272
[14:28:41.679] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 61.6496 for pixel 18/76 mean/min/max = 48.0166/34.1033/61.93
[14:28:41.679] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 58.0124 for pixel 19/37 mean/min/max = 45.7613/33.4801/58.0425
[14:28:41.679] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 59.81 for pixel 3/19 mean/min/max = 46.5446/33.2031/59.8861
[14:28:41.680] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 56.3212 for pixel 7/27 mean/min/max = 45.1752/34.0002/56.3503
[14:28:41.680] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 60.7031 for pixel 12/8 mean/min/max = 46.4959/32.1997/60.7921
[14:28:41.680] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 57.5226 for pixel 22/6 mean/min/max = 45.4635/33.3634/57.5636
[14:28:41.681] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 57.4893 for pixel 0/12 mean/min/max = 44.4282/31.3234/57.533
[14:28:41.681] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:28:41.813] <TB2>     INFO: Expecting 411648 events.
[14:28:49.405] <TB2>     INFO: 411648 events read in total (6877ms).
[14:28:49.411] <TB2>     INFO: Expecting 411648 events.
[14:28:57.012] <TB2>     INFO: 411648 events read in total (6935ms).
[14:28:57.021] <TB2>     INFO: Expecting 411648 events.
[14:29:04.690] <TB2>     INFO: 411648 events read in total (7007ms).
[14:29:04.702] <TB2>     INFO: Expecting 411648 events.
[14:29:12.301] <TB2>     INFO: 411648 events read in total (6944ms).
[14:29:12.314] <TB2>     INFO: Expecting 411648 events.
[14:29:19.988] <TB2>     INFO: 411648 events read in total (7012ms).
[14:29:19.005] <TB2>     INFO: Expecting 411648 events.
[14:29:27.537] <TB2>     INFO: 411648 events read in total (6881ms).
[14:29:27.555] <TB2>     INFO: Expecting 411648 events.
[14:29:35.112] <TB2>     INFO: 411648 events read in total (6903ms).
[14:29:35.132] <TB2>     INFO: Expecting 411648 events.
[14:29:42.583] <TB2>     INFO: 411648 events read in total (6801ms).
[14:29:42.605] <TB2>     INFO: Expecting 411648 events.
[14:29:50.235] <TB2>     INFO: 411648 events read in total (6969ms).
[14:29:50.260] <TB2>     INFO: Expecting 411648 events.
[14:29:57.818] <TB2>     INFO: 411648 events read in total (6914ms).
[14:29:57.846] <TB2>     INFO: Expecting 411648 events.
[14:30:05.419] <TB2>     INFO: 411648 events read in total (6933ms).
[14:30:05.450] <TB2>     INFO: Expecting 411648 events.
[14:30:13.058] <TB2>     INFO: 411648 events read in total (6968ms).
[14:30:13.091] <TB2>     INFO: Expecting 411648 events.
[14:30:20.798] <TB2>     INFO: 411648 events read in total (7069ms).
[14:30:20.835] <TB2>     INFO: Expecting 411648 events.
[14:30:28.442] <TB2>     INFO: 411648 events read in total (6980ms).
[14:30:28.481] <TB2>     INFO: Expecting 411648 events.
[14:30:35.990] <TB2>     INFO: 411648 events read in total (6885ms).
[14:30:36.031] <TB2>     INFO: Expecting 411648 events.
[14:30:43.530] <TB2>     INFO: 411648 events read in total (6869ms).
[14:30:43.573] <TB2>     INFO: Test took 121892ms.
[14:30:44.077] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0317 < 35 for itrim = 106; old thr = 34.3604 ... break
[14:30:44.110] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2057 < 35 for itrim+1 = 118; old thr = 34.9103 ... break
[14:30:44.142] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.3615 < 35 for itrim+1 = 110; old thr = 34.088 ... break
[14:30:44.174] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1553 < 35 for itrim = 94; old thr = 34.797 ... break
[14:30:44.214] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.217 < 35 for itrim = 115; old thr = 34.2287 ... break
[14:30:44.248] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5771 < 35 for itrim = 105; old thr = 32.7095 ... break
[14:30:44.281] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7099 < 35 for itrim+1 = 118; old thr = 34.7089 ... break
[14:30:44.291] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9287 < 35 for itrim+1 = 86; old thr = 34.7169 ... break
[14:30:44.330] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.7119 < 35 for itrim = 112; old thr = 34.2073 ... break
[14:30:44.367] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4018 < 35 for itrim = 117; old thr = 34.2033 ... break
[14:30:44.405] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3597 < 35 for itrim = 114; old thr = 34.1314 ... break
[14:30:44.447] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8559 < 35 for itrim+1 = 113; old thr = 34.3977 ... break
[14:30:44.490] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0643 < 35 for itrim = 116; old thr = 34.3967 ... break
[14:30:44.536] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0181 < 35 for itrim = 126; old thr = 33.8095 ... break
[14:30:44.571] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4555 < 35 for itrim+1 = 99; old thr = 34.9444 ... break
[14:30:44.603] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0431 < 35 for itrim = 96; old thr = 34.0465 ... break
[14:30:44.681] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:30:44.691] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:30:44.691] <TB2>     INFO:     run 1 of 1
[14:30:44.691] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:30:45.033] <TB2>     INFO: Expecting 5025280 events.
[14:31:20.414] <TB2>     INFO: 871112 events read in total (34666ms).
[14:31:55.401] <TB2>     INFO: 1740384 events read in total (69653ms).
[14:32:30.469] <TB2>     INFO: 2609936 events read in total (104721ms).
[14:33:05.248] <TB2>     INFO: 3468936 events read in total (139500ms).
[14:33:39.089] <TB2>     INFO: 4323672 events read in total (173341ms).
[14:34:07.518] <TB2>     INFO: 5025280 events read in total (201770ms).
[14:34:07.589] <TB2>     INFO: Test took 202898ms.
[14:34:07.767] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:34:08.137] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:34:09.745] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:34:11.339] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:34:12.950] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:34:14.556] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:34:16.167] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:34:17.789] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:34:19.427] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:34:21.102] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:34:22.720] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:34:24.333] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:34:25.933] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:34:27.540] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:34:29.143] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:34:30.752] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:34:32.354] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:34:33.980] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 266805248
[14:34:33.982] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 7.841832 .. 74.365012
[14:34:34.056] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 7 .. 84 (-1/-1) hits flags = 528 (plus default)
[14:34:34.066] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:34:34.066] <TB2>     INFO:     run 1 of 1
[14:34:34.067] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:34:34.411] <TB2>     INFO: Expecting 2595840 events.
[14:35:11.979] <TB2>     INFO: 973296 events read in total (36853ms).
[14:35:47.888] <TB2>     INFO: 1943664 events read in total (72762ms).
[14:36:12.836] <TB2>     INFO: 2595840 events read in total (97710ms).
[14:36:12.879] <TB2>     INFO: Test took 98813ms.
[14:36:12.961] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:13.116] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:36:14.353] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:36:15.584] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:36:16.808] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:36:18.037] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:36:19.265] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:36:20.501] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:36:21.739] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:36:22.976] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:36:24.216] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:36:25.457] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:36:26.703] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:36:27.945] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:36:29.198] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:36:30.478] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:36:31.750] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:36:33.038] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 415920128
[14:36:33.119] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 15.466458 .. 64.004980
[14:36:33.193] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 5 .. 74 (-1/-1) hits flags = 528 (plus default)
[14:36:33.203] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:36:33.203] <TB2>     INFO:     run 1 of 1
[14:36:33.203] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:36:33.547] <TB2>     INFO: Expecting 2329600 events.
[14:37:12.051] <TB2>     INFO: 1018264 events read in total (37789ms).
[14:37:51.240] <TB2>     INFO: 2035792 events read in total (76978ms).
[14:38:02.026] <TB2>     INFO: 2329600 events read in total (87764ms).
[14:38:02.052] <TB2>     INFO: Test took 88850ms.
[14:38:02.115] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:38:02.243] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:38:03.400] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:38:04.553] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:38:05.700] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:38:06.851] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:38:07.997] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:38:09.146] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:38:10.311] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:38:11.475] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:38:12.640] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:38:13.808] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:38:14.977] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:38:16.143] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:38:17.307] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:38:18.473] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:38:19.639] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:38:20.802] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 277319680
[14:38:20.883] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.030637 .. 59.917999
[14:38:20.959] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 69 (-1/-1) hits flags = 528 (plus default)
[14:38:20.969] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:38:20.969] <TB2>     INFO:     run 1 of 1
[14:38:20.969] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:38:21.320] <TB2>     INFO: Expecting 1963520 events.
[14:38:58.555] <TB2>     INFO: 1004232 events read in total (36521ms).
[14:39:33.672] <TB2>     INFO: 1963520 events read in total (71639ms).
[14:39:33.702] <TB2>     INFO: Test took 72734ms.
[14:39:33.761] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:39:33.874] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:39:34.956] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:39:36.051] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:39:37.129] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:39:38.230] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:39:39.337] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:39:40.433] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:39:41.553] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:39:42.694] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:39:43.831] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:39:45.052] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:39:46.172] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:39:47.253] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:39:48.342] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:39:49.430] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:39:50.516] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:39:51.609] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 406212608
[14:39:51.691] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 21.897103 .. 59.917999
[14:39:51.769] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 11 .. 69 (-1/-1) hits flags = 528 (plus default)
[14:39:51.779] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:39:51.779] <TB2>     INFO:     run 1 of 1
[14:39:51.779] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:39:52.130] <TB2>     INFO: Expecting 1963520 events.
[14:40:29.729] <TB2>     INFO: 1005264 events read in total (36884ms).
[14:41:05.047] <TB2>     INFO: 1963520 events read in total (72202ms).
[14:41:05.080] <TB2>     INFO: Test took 73301ms.
[14:41:05.137] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:41:05.250] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:41:06.338] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:41:07.424] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:41:08.518] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:41:09.606] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:41:10.689] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:41:11.774] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:41:12.857] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:41:13.934] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:41:15.019] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:41:16.104] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:41:17.199] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:41:18.282] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:41:19.385] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:41:20.530] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:41:21.618] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:41:22.720] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 408317952
[14:41:22.804] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:41:22.804] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:41:22.814] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:41:22.814] <TB2>     INFO:     run 1 of 1
[14:41:22.814] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:41:23.159] <TB2>     INFO: Expecting 1364480 events.
[14:42:03.101] <TB2>     INFO: 1075832 events read in total (39228ms).
[14:42:14.047] <TB2>     INFO: 1364480 events read in total (50173ms).
[14:42:14.060] <TB2>     INFO: Test took 51246ms.
[14:42:14.094] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:42:14.166] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:42:15.137] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:42:16.108] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:42:17.077] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:42:18.049] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:42:19.020] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:42:19.988] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:42:20.960] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:42:21.921] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:42:22.891] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:42:23.866] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:42:24.834] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:42:25.798] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:42:26.767] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:42:27.734] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:42:28.703] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:42:29.675] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 408346624
[14:42:29.714] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C0.dat
[14:42:29.714] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C1.dat
[14:42:29.714] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C2.dat
[14:42:29.714] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C3.dat
[14:42:29.714] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C4.dat
[14:42:29.714] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C5.dat
[14:42:29.715] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C6.dat
[14:42:29.715] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C7.dat
[14:42:29.715] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C8.dat
[14:42:29.715] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C9.dat
[14:42:29.715] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C10.dat
[14:42:29.715] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C11.dat
[14:42:29.715] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C12.dat
[14:42:29.715] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C13.dat
[14:42:29.715] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C14.dat
[14:42:29.715] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C15.dat
[14:42:29.716] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//trimParameters35_C0.dat
[14:42:29.723] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//trimParameters35_C1.dat
[14:42:29.729] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//trimParameters35_C2.dat
[14:42:29.736] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//trimParameters35_C3.dat
[14:42:29.743] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//trimParameters35_C4.dat
[14:42:29.750] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//trimParameters35_C5.dat
[14:42:29.757] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//trimParameters35_C6.dat
[14:42:29.763] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//trimParameters35_C7.dat
[14:42:29.770] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//trimParameters35_C8.dat
[14:42:29.777] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//trimParameters35_C9.dat
[14:42:29.784] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//trimParameters35_C10.dat
[14:42:29.791] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//trimParameters35_C11.dat
[14:42:29.797] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//trimParameters35_C12.dat
[14:42:29.804] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//trimParameters35_C13.dat
[14:42:29.811] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//trimParameters35_C14.dat
[14:42:29.817] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//trimParameters35_C15.dat
[14:42:29.824] <TB2>     INFO: PixTestTrim::trimTest() done
[14:42:29.824] <TB2>     INFO: vtrim:     106 118 110  94 115 105 118  86 112 117 114 113 116 126  99  96 
[14:42:29.824] <TB2>     INFO: vthrcomp:   89  86  87  96  81  99 105  88  97 106  94 105 105 100  89 102 
[14:42:29.824] <TB2>     INFO: vcal mean:  34.97  34.98  34.97  34.94  34.98  34.96  34.93  35.11  34.91  34.96  34.96  34.98  35.00  34.99  34.97  34.96 
[14:42:29.824] <TB2>     INFO: vcal RMS:    0.81   0.89   0.89   0.83   0.81   0.83   0.89   1.50   1.05   0.85   0.84   0.82   0.81   0.84   0.82   0.89 
[14:42:29.824] <TB2>     INFO: bits mean:   8.81   9.46   9.83   9.05   9.19   9.76   8.91   6.96  10.21   8.79   9.63   9.04   9.71   9.27   9.44   9.84 
[14:42:29.824] <TB2>     INFO: bits RMS:    2.81   2.54   2.56   2.95   2.62   2.61   2.50   3.14   2.50   2.51   2.43   2.67   2.39   2.73   2.54   2.73 
[14:42:29.834] <TB2>     INFO:    ----------------------------------------------------------------------
[14:42:29.834] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:42:29.834] <TB2>     INFO:    ----------------------------------------------------------------------
[14:42:29.837] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:42:29.837] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:42:29.847] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:42:29.847] <TB2>     INFO:     run 1 of 1
[14:42:29.847] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:42:30.189] <TB2>     INFO: Expecting 4160000 events.
[14:43:16.218] <TB2>     INFO: 1160980 events read in total (45313ms).
[14:44:02.162] <TB2>     INFO: 2310420 events read in total (91258ms).
[14:44:48.382] <TB2>     INFO: 3447765 events read in total (137477ms).
[14:45:17.185] <TB2>     INFO: 4160000 events read in total (166280ms).
[14:45:17.243] <TB2>     INFO: Test took 167397ms.
[14:45:17.362] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:45:17.601] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:45:19.471] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:45:21.370] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:45:23.243] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:45:25.167] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:45:27.060] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:45:28.981] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:45:31.025] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:45:33.367] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:45:35.477] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:45:37.531] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:45:39.707] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:45:41.681] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:45:43.797] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:45:45.733] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:45:47.672] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:45:49.602] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 408354816
[14:45:49.603] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:45:49.678] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:45:49.679] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 208 (-1/-1) hits flags = 528 (plus default)
[14:45:49.692] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:45:49.693] <TB2>     INFO:     run 1 of 1
[14:45:49.693] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:45:50.057] <TB2>     INFO: Expecting 4347200 events.
[14:46:35.318] <TB2>     INFO: 1095410 events read in total (44546ms).
[14:47:19.570] <TB2>     INFO: 2183155 events read in total (88798ms).
[14:48:03.015] <TB2>     INFO: 3259030 events read in total (132243ms).
[14:48:45.988] <TB2>     INFO: 4338455 events read in total (175216ms).
[14:48:46.735] <TB2>     INFO: 4347200 events read in total (175963ms).
[14:48:46.793] <TB2>     INFO: Test took 177099ms.
[14:48:46.935] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:48:47.222] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:48:49.169] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:48:51.107] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:48:53.044] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:48:54.944] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:48:56.856] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:48:58.797] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:49:00.733] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:49:02.711] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:49:04.644] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:49:06.587] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:49:08.497] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:49:10.418] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:49:12.309] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:49:14.244] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:49:16.198] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:49:18.165] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 439693312
[14:49:18.167] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:49:18.242] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:49:18.242] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 212 (-1/-1) hits flags = 528 (plus default)
[14:49:18.253] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:49:18.253] <TB2>     INFO:     run 1 of 1
[14:49:18.253] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:49:18.596] <TB2>     INFO: Expecting 4430400 events.
[14:50:03.738] <TB2>     INFO: 1086850 events read in total (44427ms).
[14:50:49.417] <TB2>     INFO: 2166830 events read in total (90107ms).
[14:51:33.436] <TB2>     INFO: 3235090 events read in total (134125ms).
[14:52:17.551] <TB2>     INFO: 4302645 events read in total (178240ms).
[14:52:23.172] <TB2>     INFO: 4430400 events read in total (183861ms).
[14:52:23.231] <TB2>     INFO: Test took 184978ms.
[14:52:23.378] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:52:23.678] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:52:25.647] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:52:27.607] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:52:29.571] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:52:31.499] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:52:33.436] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:52:35.409] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:52:37.372] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:52:39.376] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:52:41.329] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:52:43.304] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:52:45.255] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:52:47.207] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:52:49.141] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:52:51.095] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:52:53.120] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:52:55.123] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 473997312
[14:52:55.123] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:52:55.197] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:52:55.197] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 212 (-1/-1) hits flags = 528 (plus default)
[14:52:55.207] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:52:55.207] <TB2>     INFO:     run 1 of 1
[14:52:55.207] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:52:55.560] <TB2>     INFO: Expecting 4430400 events.
[14:53:41.395] <TB2>     INFO: 1086945 events read in total (45121ms).
[14:54:25.583] <TB2>     INFO: 2166960 events read in total (89309ms).
[14:55:09.796] <TB2>     INFO: 3235470 events read in total (133522ms).
[14:55:53.837] <TB2>     INFO: 4303405 events read in total (177563ms).
[14:55:59.193] <TB2>     INFO: 4430400 events read in total (182919ms).
[14:55:59.255] <TB2>     INFO: Test took 184048ms.
[14:55:59.402] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:55:59.709] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:56:01.735] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:56:03.808] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:56:05.884] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:56:07.906] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:56:09.973] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:56:12.084] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:56:14.141] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:56:16.256] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:56:18.341] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:56:20.352] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:56:22.280] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:56:24.228] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:56:26.134] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:56:28.081] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:56:30.059] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:56:32.050] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 473997312
[14:56:32.051] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:56:32.124] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:56:32.124] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 211 (-1/-1) hits flags = 528 (plus default)
[14:56:32.135] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:56:32.135] <TB2>     INFO:     run 1 of 1
[14:56:32.135] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:56:32.477] <TB2>     INFO: Expecting 4409600 events.
[14:57:17.000] <TB2>     INFO: 1089615 events read in total (44808ms).
[14:58:02.714] <TB2>     INFO: 2172005 events read in total (89522ms).
[14:58:47.321] <TB2>     INFO: 3242730 events read in total (134129ms).
[14:59:31.724] <TB2>     INFO: 4312880 events read in total (178532ms).
[14:59:36.142] <TB2>     INFO: 4409600 events read in total (182951ms).
[14:59:36.200] <TB2>     INFO: Test took 184066ms.
[14:59:36.350] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:59:36.670] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:59:38.618] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:59:40.571] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:59:42.524] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:59:44.448] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:59:46.378] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:59:48.342] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:59:50.287] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:59:52.270] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:59:54.210] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:59:56.171] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:59:58.105] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:00:00.045] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:00:01.952] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:00:03.910] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:00:05.877] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:00:07.860] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 479404032
[15:00:07.861] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.31944, thr difference RMS: 1.45716
[15:00:07.861] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.37459, thr difference RMS: 1.49216
[15:00:07.861] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 7.96751, thr difference RMS: 1.47699
[15:00:07.861] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.79536, thr difference RMS: 1.6504
[15:00:07.862] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.10697, thr difference RMS: 1.25785
[15:00:07.862] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 10.0487, thr difference RMS: 1.29056
[15:00:07.862] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 10.0515, thr difference RMS: 1.36896
[15:00:07.862] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.42166, thr difference RMS: 1.83069
[15:00:07.862] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.39904, thr difference RMS: 1.75139
[15:00:07.863] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 10.9138, thr difference RMS: 1.27976
[15:00:07.863] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 7.77791, thr difference RMS: 1.51701
[15:00:07.863] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.64415, thr difference RMS: 1.3434
[15:00:07.863] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.81637, thr difference RMS: 1.73733
[15:00:07.863] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.88157, thr difference RMS: 1.43435
[15:00:07.864] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.00398, thr difference RMS: 1.453
[15:00:07.864] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 10.5446, thr difference RMS: 1.22191
[15:00:07.864] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.19938, thr difference RMS: 1.43851
[15:00:07.864] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.20071, thr difference RMS: 1.50762
[15:00:07.864] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 7.90653, thr difference RMS: 1.48465
[15:00:07.865] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.76386, thr difference RMS: 1.67031
[15:00:07.865] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 7.94461, thr difference RMS: 1.2536
[15:00:07.865] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 10.0653, thr difference RMS: 1.28998
[15:00:07.865] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.91693, thr difference RMS: 1.36354
[15:00:07.865] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.20271, thr difference RMS: 1.83191
[15:00:07.865] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.34962, thr difference RMS: 1.73605
[15:00:07.866] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 10.9606, thr difference RMS: 1.26958
[15:00:07.866] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 7.69436, thr difference RMS: 1.52853
[15:00:07.866] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.61264, thr difference RMS: 1.32041
[15:00:07.866] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.67294, thr difference RMS: 1.72003
[15:00:07.866] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.74302, thr difference RMS: 1.39818
[15:00:07.867] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.90393, thr difference RMS: 1.45236
[15:00:07.867] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 10.5927, thr difference RMS: 1.22364
[15:00:07.867] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.16673, thr difference RMS: 1.43699
[15:00:07.867] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.08049, thr difference RMS: 1.49861
[15:00:07.867] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 7.88424, thr difference RMS: 1.48359
[15:00:07.868] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.87618, thr difference RMS: 1.67533
[15:00:07.868] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 7.79948, thr difference RMS: 1.26705
[15:00:07.868] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 10.1284, thr difference RMS: 1.28769
[15:00:07.868] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.87127, thr difference RMS: 1.34663
[15:00:07.868] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.07954, thr difference RMS: 1.81647
[15:00:07.869] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.38515, thr difference RMS: 1.71622
[15:00:07.869] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 10.9233, thr difference RMS: 1.27519
[15:00:07.869] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 7.71828, thr difference RMS: 1.52171
[15:00:07.869] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.66694, thr difference RMS: 1.33783
[15:00:07.869] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.67624, thr difference RMS: 1.73774
[15:00:07.870] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.62672, thr difference RMS: 1.41729
[15:00:07.870] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.99959, thr difference RMS: 1.42695
[15:00:07.870] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 10.6509, thr difference RMS: 1.22099
[15:00:07.870] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 7.9584, thr difference RMS: 1.4245
[15:00:07.870] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.74221, thr difference RMS: 1.519
[15:00:07.870] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 7.96144, thr difference RMS: 1.49076
[15:00:07.871] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.89841, thr difference RMS: 1.6816
[15:00:07.871] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 7.66238, thr difference RMS: 1.24721
[15:00:07.871] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 10.1788, thr difference RMS: 1.29426
[15:00:07.871] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.81166, thr difference RMS: 1.35942
[15:00:07.871] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.07854, thr difference RMS: 1.83509
[15:00:07.872] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.41663, thr difference RMS: 1.73661
[15:00:07.872] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 10.9922, thr difference RMS: 1.26223
[15:00:07.872] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 7.69946, thr difference RMS: 1.51973
[15:00:07.872] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.72011, thr difference RMS: 1.31264
[15:00:07.872] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.6145, thr difference RMS: 1.72091
[15:00:07.873] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.53811, thr difference RMS: 1.4212
[15:00:07.873] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.95558, thr difference RMS: 1.42701
[15:00:07.873] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 10.7485, thr difference RMS: 1.18497
[15:00:07.974] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[15:00:07.977] <TB2>     INFO: PixTestTrim::doTest() done, duration: 2295 seconds
[15:00:07.977] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[15:00:08.686] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[15:00:08.686] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[15:00:08.689] <TB2>     INFO: ######################################################################
[15:00:08.689] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[15:00:08.689] <TB2>     INFO: ######################################################################
[15:00:08.689] <TB2>     INFO:    ----------------------------------------------------------------------
[15:00:08.689] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[15:00:08.689] <TB2>     INFO:    ----------------------------------------------------------------------
[15:00:08.689] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[15:00:08.699] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[15:00:08.699] <TB2>     INFO:     run 1 of 1
[15:00:08.699] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:00:09.044] <TB2>     INFO: Expecting 59072000 events.
[15:00:38.155] <TB2>     INFO: 1072800 events read in total (28396ms).
[15:01:06.618] <TB2>     INFO: 2141400 events read in total (56860ms).
[15:01:35.178] <TB2>     INFO: 3211400 events read in total (85419ms).
[15:02:03.738] <TB2>     INFO: 4282600 events read in total (113979ms).
[15:02:32.376] <TB2>     INFO: 5351200 events read in total (142617ms).
[15:03:00.937] <TB2>     INFO: 6421200 events read in total (171178ms).
[15:03:29.519] <TB2>     INFO: 7492800 events read in total (199760ms).
[15:03:58.136] <TB2>     INFO: 8561400 events read in total (228377ms).
[15:04:26.883] <TB2>     INFO: 9633600 events read in total (257124ms).
[15:04:55.416] <TB2>     INFO: 10703000 events read in total (285657ms).
[15:05:23.982] <TB2>     INFO: 11772000 events read in total (314223ms).
[15:05:52.579] <TB2>     INFO: 12844600 events read in total (342820ms).
[15:06:21.050] <TB2>     INFO: 13913800 events read in total (371291ms).
[15:06:49.767] <TB2>     INFO: 14984200 events read in total (400008ms).
[15:07:18.376] <TB2>     INFO: 16055000 events read in total (428617ms).
[15:07:46.917] <TB2>     INFO: 17123600 events read in total (457158ms).
[15:08:15.423] <TB2>     INFO: 18194800 events read in total (485664ms).
[15:08:43.844] <TB2>     INFO: 19264800 events read in total (514085ms).
[15:09:12.279] <TB2>     INFO: 20333600 events read in total (542520ms).
[15:09:40.841] <TB2>     INFO: 21405600 events read in total (571082ms).
[15:10:09.276] <TB2>     INFO: 22474400 events read in total (599517ms).
[15:10:37.726] <TB2>     INFO: 23543400 events read in total (627967ms).
[15:11:06.189] <TB2>     INFO: 24616200 events read in total (656430ms).
[15:11:34.651] <TB2>     INFO: 25684800 events read in total (684892ms).
[15:12:03.012] <TB2>     INFO: 26753600 events read in total (713253ms).
[15:12:31.432] <TB2>     INFO: 27826000 events read in total (741673ms).
[15:12:59.758] <TB2>     INFO: 28895200 events read in total (769999ms).
[15:13:28.148] <TB2>     INFO: 29966400 events read in total (798389ms).
[15:13:56.706] <TB2>     INFO: 31036600 events read in total (826947ms).
[15:14:25.040] <TB2>     INFO: 32105000 events read in total (855281ms).
[15:14:53.502] <TB2>     INFO: 33176800 events read in total (883743ms).
[15:15:22.061] <TB2>     INFO: 34246400 events read in total (912302ms).
[15:15:50.582] <TB2>     INFO: 35315200 events read in total (940823ms).
[15:16:19.139] <TB2>     INFO: 36387200 events read in total (969380ms).
[15:16:47.486] <TB2>     INFO: 37456200 events read in total (997727ms).
[15:17:16.007] <TB2>     INFO: 38524600 events read in total (1026248ms).
[15:17:44.322] <TB2>     INFO: 39597400 events read in total (1054563ms).
[15:18:12.821] <TB2>     INFO: 40666200 events read in total (1083062ms).
[15:18:41.372] <TB2>     INFO: 41735600 events read in total (1111613ms).
[15:19:10.078] <TB2>     INFO: 42807200 events read in total (1140319ms).
[15:19:38.531] <TB2>     INFO: 43875800 events read in total (1168772ms).
[15:20:06.604] <TB2>     INFO: 44946600 events read in total (1196845ms).
[15:20:34.891] <TB2>     INFO: 46017200 events read in total (1225132ms).
[15:21:03.091] <TB2>     INFO: 47085400 events read in total (1253332ms).
[15:21:31.462] <TB2>     INFO: 48155800 events read in total (1281703ms).
[15:21:59.708] <TB2>     INFO: 49226400 events read in total (1309949ms).
[15:22:27.884] <TB2>     INFO: 50294400 events read in total (1338125ms).
[15:22:55.504] <TB2>     INFO: 51364400 events read in total (1365745ms).
[15:23:23.474] <TB2>     INFO: 52435000 events read in total (1393715ms).
[15:23:50.304] <TB2>     INFO: 53503400 events read in total (1420545ms).
[15:24:18.469] <TB2>     INFO: 54572400 events read in total (1448710ms).
[15:24:46.735] <TB2>     INFO: 55643800 events read in total (1476976ms).
[15:25:14.919] <TB2>     INFO: 56712200 events read in total (1505160ms).
[15:25:43.229] <TB2>     INFO: 57780600 events read in total (1533470ms).
[15:26:11.425] <TB2>     INFO: 58852800 events read in total (1561666ms).
[15:26:17.501] <TB2>     INFO: 59072000 events read in total (1567742ms).
[15:26:17.522] <TB2>     INFO: Test took 1568823ms.
[15:26:17.581] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:26:17.710] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:26:17.710] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:26:18.965] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:26:18.965] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:26:20.158] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:26:20.158] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:26:21.388] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:26:21.388] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:26:22.618] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:26:22.618] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:26:23.832] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:26:23.833] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:26:25.012] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:26:25.012] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:26:26.186] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:26:26.186] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:26:27.408] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:26:27.408] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:26:28.618] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:26:28.618] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:26:29.832] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:26:29.832] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:26:31.025] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:26:31.025] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:26:32.196] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:26:32.196] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:26:33.375] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:26:33.375] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:26:34.536] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:26:34.536] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:26:35.706] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:26:35.706] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:26:36.899] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 500015104
[15:26:36.926] <TB2>     INFO: PixTestScurves::scurves() done 
[15:26:36.926] <TB2>     INFO: Vcal mean:  35.09  35.10  35.08  35.02  35.16  35.01  35.16  35.29  35.07  35.15  35.12  35.10  35.11  35.11  35.17  35.14 
[15:26:36.926] <TB2>     INFO: Vcal RMS:    0.68   0.90   0.76   0.69   0.68   0.70   0.76   1.40   0.94   0.72   0.71   0.69   0.69   0.71   0.69   0.74 
[15:26:36.926] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:26:36.999] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:26:36.999] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:26:36.999] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:26:36.999] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:26:36.999] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:26:36.999] <TB2>     INFO: ######################################################################
[15:26:36.999] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:26:36.999] <TB2>     INFO: ######################################################################
[15:26:36.002] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:26:37.344] <TB2>     INFO: Expecting 41600 events.
[15:26:41.401] <TB2>     INFO: 41600 events read in total (3342ms).
[15:26:41.402] <TB2>     INFO: Test took 4400ms.
[15:26:41.409] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:26:41.409] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[15:26:41.409] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:26:41.413] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 35, 71] has eff 0/10
[15:26:41.413] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 35, 71]
[15:26:41.414] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 79] has eff 0/10
[15:26:41.414] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 79]
[15:26:41.414] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 79] has eff 0/10
[15:26:41.414] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 79]
[15:26:41.418] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 3
[15:26:41.418] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:26:41.418] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:26:41.418] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:26:41.757] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:26:42.100] <TB2>     INFO: Expecting 41600 events.
[15:26:46.236] <TB2>     INFO: 41600 events read in total (3421ms).
[15:26:46.237] <TB2>     INFO: Test took 4480ms.
[15:26:46.245] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:26:46.245] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[15:26:46.245] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:26:46.250] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.871
[15:26:46.250] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[15:26:46.250] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.81
[15:26:46.250] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 169
[15:26:46.251] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.458
[15:26:46.251] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 181
[15:26:46.251] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.005
[15:26:46.251] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[15:26:46.251] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.457
[15:26:46.251] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 186
[15:26:46.251] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.081
[15:26:46.251] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 173
[15:26:46.251] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.135
[15:26:46.251] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 192
[15:26:46.251] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.355
[15:26:46.251] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 185
[15:26:46.252] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.134
[15:26:46.252] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 167
[15:26:46.252] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.918
[15:26:46.252] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 188
[15:26:46.252] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.085
[15:26:46.252] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 181
[15:26:46.252] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.168
[15:26:46.252] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 171
[15:26:46.252] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.164
[15:26:46.252] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 182
[15:26:46.252] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.835
[15:26:46.252] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 171
[15:26:46.253] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.836
[15:26:46.253] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 183
[15:26:46.253] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.228
[15:26:46.253] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 169
[15:26:46.253] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:26:46.253] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:26:46.253] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:26:46.336] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:26:46.679] <TB2>     INFO: Expecting 41600 events.
[15:26:50.861] <TB2>     INFO: 41600 events read in total (3467ms).
[15:26:50.862] <TB2>     INFO: Test took 4526ms.
[15:26:50.869] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:26:50.869] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[15:26:50.869] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:26:50.873] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:26:50.874] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 52minph_roc = 9
[15:26:50.874] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.6317
[15:26:50.874] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 82
[15:26:50.874] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.3096
[15:26:50.874] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 64
[15:26:50.875] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.1733
[15:26:50.875] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,62] phvalue 73
[15:26:50.875] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.9144
[15:26:50.875] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,48] phvalue 71
[15:26:50.875] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 90.627
[15:26:50.875] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 91
[15:26:50.875] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.2244
[15:26:50.875] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,31] phvalue 70
[15:26:50.875] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.898
[15:26:50.875] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 84
[15:26:50.875] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.9229
[15:26:50.875] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,66] phvalue 81
[15:26:50.875] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 51.383
[15:26:50.875] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,24] phvalue 52
[15:26:50.876] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.972
[15:26:50.876] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,13] phvalue 74
[15:26:50.876] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.8823
[15:26:50.876] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 79
[15:26:50.876] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.7694
[15:26:50.876] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 70
[15:26:50.876] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.0593
[15:26:50.876] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,26] phvalue 67
[15:26:50.876] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.651
[15:26:50.876] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,62] phvalue 66
[15:26:50.876] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.0887
[15:26:50.876] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,49] phvalue 85
[15:26:50.877] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 55.9156
[15:26:50.877] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 56
[15:26:50.878] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 0 0
[15:26:51.279] <TB2>     INFO: Expecting 2560 events.
[15:26:52.238] <TB2>     INFO: 2560 events read in total (244ms).
[15:26:52.238] <TB2>     INFO: Test took 1360ms.
[15:26:52.238] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:52.238] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 1 1
[15:26:52.746] <TB2>     INFO: Expecting 2560 events.
[15:26:53.703] <TB2>     INFO: 2560 events read in total (242ms).
[15:26:53.703] <TB2>     INFO: Test took 1464ms.
[15:26:53.703] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:53.703] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 62, 2 2
[15:26:54.210] <TB2>     INFO: Expecting 2560 events.
[15:26:55.167] <TB2>     INFO: 2560 events read in total (242ms).
[15:26:55.168] <TB2>     INFO: Test took 1465ms.
[15:26:55.168] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:55.168] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 48, 3 3
[15:26:55.675] <TB2>     INFO: Expecting 2560 events.
[15:26:56.635] <TB2>     INFO: 2560 events read in total (245ms).
[15:26:56.635] <TB2>     INFO: Test took 1467ms.
[15:26:56.636] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:56.636] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 4 4
[15:26:57.143] <TB2>     INFO: Expecting 2560 events.
[15:26:58.101] <TB2>     INFO: 2560 events read in total (243ms).
[15:26:58.101] <TB2>     INFO: Test took 1465ms.
[15:26:58.101] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:58.101] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 31, 5 5
[15:26:58.609] <TB2>     INFO: Expecting 2560 events.
[15:26:59.567] <TB2>     INFO: 2560 events read in total (243ms).
[15:26:59.568] <TB2>     INFO: Test took 1467ms.
[15:26:59.568] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:59.568] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 6 6
[15:27:00.076] <TB2>     INFO: Expecting 2560 events.
[15:27:01.035] <TB2>     INFO: 2560 events read in total (245ms).
[15:27:01.035] <TB2>     INFO: Test took 1467ms.
[15:27:01.035] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:27:01.035] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 66, 7 7
[15:27:01.543] <TB2>     INFO: Expecting 2560 events.
[15:27:02.501] <TB2>     INFO: 2560 events read in total (243ms).
[15:27:02.502] <TB2>     INFO: Test took 1467ms.
[15:27:02.502] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:27:02.502] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 24, 8 8
[15:27:03.009] <TB2>     INFO: Expecting 2560 events.
[15:27:03.968] <TB2>     INFO: 2560 events read in total (244ms).
[15:27:03.968] <TB2>     INFO: Test took 1466ms.
[15:27:03.969] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:27:03.969] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 13, 9 9
[15:27:04.476] <TB2>     INFO: Expecting 2560 events.
[15:27:05.434] <TB2>     INFO: 2560 events read in total (244ms).
[15:27:05.435] <TB2>     INFO: Test took 1466ms.
[15:27:05.435] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:27:05.435] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 10 10
[15:27:05.942] <TB2>     INFO: Expecting 2560 events.
[15:27:06.901] <TB2>     INFO: 2560 events read in total (244ms).
[15:27:06.901] <TB2>     INFO: Test took 1466ms.
[15:27:06.901] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:27:06.901] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 11 11
[15:27:07.409] <TB2>     INFO: Expecting 2560 events.
[15:27:08.367] <TB2>     INFO: 2560 events read in total (243ms).
[15:27:08.367] <TB2>     INFO: Test took 1465ms.
[15:27:08.368] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:27:08.368] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 26, 12 12
[15:27:08.875] <TB2>     INFO: Expecting 2560 events.
[15:27:09.833] <TB2>     INFO: 2560 events read in total (243ms).
[15:27:09.834] <TB2>     INFO: Test took 1466ms.
[15:27:09.834] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:27:09.834] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 62, 13 13
[15:27:10.342] <TB2>     INFO: Expecting 2560 events.
[15:27:11.301] <TB2>     INFO: 2560 events read in total (244ms).
[15:27:11.302] <TB2>     INFO: Test took 1468ms.
[15:27:11.302] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:27:11.302] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 49, 14 14
[15:27:11.809] <TB2>     INFO: Expecting 2560 events.
[15:27:12.769] <TB2>     INFO: 2560 events read in total (245ms).
[15:27:12.770] <TB2>     INFO: Test took 1468ms.
[15:27:12.770] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:27:12.770] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 15 15
[15:27:13.277] <TB2>     INFO: Expecting 2560 events.
[15:27:14.237] <TB2>     INFO: 2560 events read in total (245ms).
[15:27:14.237] <TB2>     INFO: Test took 1467ms.
[15:27:14.238] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:27:14.238] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC0
[15:27:14.238] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC1
[15:27:14.238] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[15:27:14.238] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[15:27:14.238] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[15:27:14.238] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC5
[15:27:14.238] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[15:27:14.238] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC7
[15:27:14.238] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[15:27:14.238] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC9
[15:27:14.238] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[15:27:14.238] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[15:27:14.238] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC12
[15:27:14.238] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[15:27:14.238] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[15:27:14.238] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[15:27:14.241] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:27:14.747] <TB2>     INFO: Expecting 655360 events.
[15:27:26.576] <TB2>     INFO: 655360 events read in total (11115ms).
[15:27:26.587] <TB2>     INFO: Expecting 655360 events.
[15:27:38.279] <TB2>     INFO: 655360 events read in total (11132ms).
[15:27:38.294] <TB2>     INFO: Expecting 655360 events.
[15:27:49.951] <TB2>     INFO: 655360 events read in total (11100ms).
[15:27:49.971] <TB2>     INFO: Expecting 655360 events.
[15:28:01.606] <TB2>     INFO: 655360 events read in total (11089ms).
[15:28:01.631] <TB2>     INFO: Expecting 655360 events.
[15:28:13.309] <TB2>     INFO: 655360 events read in total (11130ms).
[15:28:13.336] <TB2>     INFO: Expecting 655360 events.
[15:28:24.000] <TB2>     INFO: 655360 events read in total (11119ms).
[15:28:25.033] <TB2>     INFO: Expecting 655360 events.
[15:28:36.705] <TB2>     INFO: 655360 events read in total (11132ms).
[15:28:36.741] <TB2>     INFO: Expecting 655360 events.
[15:28:48.398] <TB2>     INFO: 655360 events read in total (11119ms).
[15:28:48.439] <TB2>     INFO: Expecting 655360 events.
[15:29:00.128] <TB2>     INFO: 655360 events read in total (11156ms).
[15:29:00.175] <TB2>     INFO: Expecting 655360 events.
[15:29:11.890] <TB2>     INFO: 655360 events read in total (11189ms).
[15:29:11.938] <TB2>     INFO: Expecting 655360 events.
[15:29:23.613] <TB2>     INFO: 655360 events read in total (11148ms).
[15:29:23.666] <TB2>     INFO: Expecting 655360 events.
[15:29:35.294] <TB2>     INFO: 655360 events read in total (11101ms).
[15:29:35.356] <TB2>     INFO: Expecting 655360 events.
[15:29:46.721] <TB2>     INFO: 655360 events read in total (10838ms).
[15:29:46.782] <TB2>     INFO: Expecting 655360 events.
[15:29:58.102] <TB2>     INFO: 655360 events read in total (10793ms).
[15:29:58.168] <TB2>     INFO: Expecting 655360 events.
[15:30:09.451] <TB2>     INFO: 655360 events read in total (10756ms).
[15:30:09.526] <TB2>     INFO: Expecting 655360 events.
[15:30:21.300] <TB2>     INFO: 655360 events read in total (11247ms).
[15:30:21.373] <TB2>     INFO: Test took 187132ms.
[15:30:21.466] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:30:21.773] <TB2>     INFO: Expecting 655360 events.
[15:30:33.648] <TB2>     INFO: 655360 events read in total (11160ms).
[15:30:33.659] <TB2>     INFO: Expecting 655360 events.
[15:30:45.167] <TB2>     INFO: 655360 events read in total (10947ms).
[15:30:45.182] <TB2>     INFO: Expecting 655360 events.
[15:30:56.681] <TB2>     INFO: 655360 events read in total (10941ms).
[15:30:56.701] <TB2>     INFO: Expecting 655360 events.
[15:31:08.379] <TB2>     INFO: 655360 events read in total (11122ms).
[15:31:08.403] <TB2>     INFO: Expecting 655360 events.
[15:31:20.068] <TB2>     INFO: 655360 events read in total (11117ms).
[15:31:20.096] <TB2>     INFO: Expecting 655360 events.
[15:31:31.733] <TB2>     INFO: 655360 events read in total (11094ms).
[15:31:31.766] <TB2>     INFO: Expecting 655360 events.
[15:31:43.285] <TB2>     INFO: 655360 events read in total (10979ms).
[15:31:43.323] <TB2>     INFO: Expecting 655360 events.
[15:31:54.842] <TB2>     INFO: 655360 events read in total (10981ms).
[15:31:54.882] <TB2>     INFO: Expecting 655360 events.
[15:32:06.493] <TB2>     INFO: 655360 events read in total (11074ms).
[15:32:06.540] <TB2>     INFO: Expecting 655360 events.
[15:32:17.861] <TB2>     INFO: 655360 events read in total (10794ms).
[15:32:17.909] <TB2>     INFO: Expecting 655360 events.
[15:32:29.240] <TB2>     INFO: 655360 events read in total (10802ms).
[15:32:29.294] <TB2>     INFO: Expecting 655360 events.
[15:32:40.958] <TB2>     INFO: 655360 events read in total (11138ms).
[15:32:41.015] <TB2>     INFO: Expecting 655360 events.
[15:32:52.656] <TB2>     INFO: 655360 events read in total (11114ms).
[15:32:52.717] <TB2>     INFO: Expecting 655360 events.
[15:33:04.237] <TB2>     INFO: 655360 events read in total (10993ms).
[15:33:04.304] <TB2>     INFO: Expecting 655360 events.
[15:33:15.586] <TB2>     INFO: 655360 events read in total (10755ms).
[15:33:15.658] <TB2>     INFO: Expecting 655360 events.
[15:33:26.952] <TB2>     INFO: 655360 events read in total (10767ms).
[15:33:27.027] <TB2>     INFO: Test took 185561ms.
[15:33:27.203] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:33:27.203] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:33:27.204] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:33:27.204] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:33:27.204] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:33:27.204] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:33:27.205] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:33:27.205] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:33:27.205] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:33:27.205] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:33:27.205] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:33:27.206] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:33:27.206] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:33:27.206] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:33:27.206] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:33:27.207] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:33:27.207] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:33:27.207] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:33:27.207] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:33:27.208] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:33:27.208] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:33:27.208] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:33:27.208] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:33:27.208] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:33:27.209] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:33:27.209] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:33:27.209] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:33:27.209] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:33:27.209] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:33:27.210] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:33:27.210] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:33:27.210] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:33:27.210] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:33:27.217] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:33:27.224] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:33:27.231] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:33:27.239] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:33:27.246] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:33:27.253] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:33:27.260] <TB2>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:33:27.267] <TB2>     INFO: safety margin for low PH: adding 6, margin is now 26
[15:33:27.274] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:33:27.281] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:33:27.288] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:33:27.295] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:33:27.301] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:33:27.308] <TB2>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:33:27.315] <TB2>     INFO: safety margin for low PH: adding 6, margin is now 26
[15:33:27.321] <TB2>     INFO: safety margin for low PH: adding 7, margin is now 27
[15:33:27.328] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:33:27.335] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:33:27.342] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:33:27.349] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:33:27.355] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:33:27.362] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:33:27.369] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:33:27.376] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:33:27.383] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:33:27.389] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:33:27.396] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:33:27.403] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:33:27.410] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:33:27.437] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C0.dat
[15:33:27.437] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C1.dat
[15:33:27.437] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C2.dat
[15:33:27.437] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C3.dat
[15:33:27.437] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C4.dat
[15:33:27.437] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C5.dat
[15:33:27.437] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C6.dat
[15:33:27.438] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C7.dat
[15:33:27.438] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C8.dat
[15:33:27.438] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C9.dat
[15:33:27.438] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C10.dat
[15:33:27.438] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C11.dat
[15:33:27.438] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C12.dat
[15:33:27.438] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C13.dat
[15:33:27.438] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C14.dat
[15:33:27.438] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C15.dat
[15:33:27.783] <TB2>     INFO: Expecting 41600 events.
[15:33:31.616] <TB2>     INFO: 41600 events read in total (3118ms).
[15:33:31.617] <TB2>     INFO: Test took 4176ms.
[15:33:32.240] <TB2>     INFO: Expecting 41600 events.
[15:33:36.082] <TB2>     INFO: 41600 events read in total (3127ms).
[15:33:36.087] <TB2>     INFO: Test took 4189ms.
[15:33:36.699] <TB2>     INFO: Expecting 41600 events.
[15:33:40.510] <TB2>     INFO: 41600 events read in total (3096ms).
[15:33:40.510] <TB2>     INFO: Test took 4156ms.
[15:33:40.815] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:40.946] <TB2>     INFO: Expecting 2560 events.
[15:33:41.906] <TB2>     INFO: 2560 events read in total (245ms).
[15:33:41.906] <TB2>     INFO: Test took 1091ms.
[15:33:41.909] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:42.415] <TB2>     INFO: Expecting 2560 events.
[15:33:43.374] <TB2>     INFO: 2560 events read in total (244ms).
[15:33:43.375] <TB2>     INFO: Test took 1467ms.
[15:33:43.377] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:43.883] <TB2>     INFO: Expecting 2560 events.
[15:33:44.840] <TB2>     INFO: 2560 events read in total (242ms).
[15:33:44.841] <TB2>     INFO: Test took 1464ms.
[15:33:44.843] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:45.349] <TB2>     INFO: Expecting 2560 events.
[15:33:46.309] <TB2>     INFO: 2560 events read in total (245ms).
[15:33:46.309] <TB2>     INFO: Test took 1466ms.
[15:33:46.312] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:46.818] <TB2>     INFO: Expecting 2560 events.
[15:33:47.778] <TB2>     INFO: 2560 events read in total (245ms).
[15:33:47.778] <TB2>     INFO: Test took 1467ms.
[15:33:47.781] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:48.287] <TB2>     INFO: Expecting 2560 events.
[15:33:49.245] <TB2>     INFO: 2560 events read in total (243ms).
[15:33:49.245] <TB2>     INFO: Test took 1464ms.
[15:33:49.247] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:49.753] <TB2>     INFO: Expecting 2560 events.
[15:33:50.714] <TB2>     INFO: 2560 events read in total (246ms).
[15:33:50.714] <TB2>     INFO: Test took 1467ms.
[15:33:50.716] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:51.223] <TB2>     INFO: Expecting 2560 events.
[15:33:52.183] <TB2>     INFO: 2560 events read in total (245ms).
[15:33:52.183] <TB2>     INFO: Test took 1467ms.
[15:33:52.185] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:52.691] <TB2>     INFO: Expecting 2560 events.
[15:33:53.650] <TB2>     INFO: 2560 events read in total (244ms).
[15:33:53.650] <TB2>     INFO: Test took 1465ms.
[15:33:53.652] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:54.159] <TB2>     INFO: Expecting 2560 events.
[15:33:55.117] <TB2>     INFO: 2560 events read in total (243ms).
[15:33:55.117] <TB2>     INFO: Test took 1465ms.
[15:33:55.119] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:55.626] <TB2>     INFO: Expecting 2560 events.
[15:33:56.586] <TB2>     INFO: 2560 events read in total (246ms).
[15:33:56.587] <TB2>     INFO: Test took 1468ms.
[15:33:56.588] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:57.095] <TB2>     INFO: Expecting 2560 events.
[15:33:58.054] <TB2>     INFO: 2560 events read in total (244ms).
[15:33:58.055] <TB2>     INFO: Test took 1467ms.
[15:33:58.057] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:58.563] <TB2>     INFO: Expecting 2560 events.
[15:33:59.522] <TB2>     INFO: 2560 events read in total (244ms).
[15:33:59.523] <TB2>     INFO: Test took 1466ms.
[15:33:59.524] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:34:00.031] <TB2>     INFO: Expecting 2560 events.
[15:34:00.987] <TB2>     INFO: 2560 events read in total (241ms).
[15:34:00.987] <TB2>     INFO: Test took 1463ms.
[15:34:00.990] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:34:01.495] <TB2>     INFO: Expecting 2560 events.
[15:34:02.452] <TB2>     INFO: 2560 events read in total (242ms).
[15:34:02.453] <TB2>     INFO: Test took 1463ms.
[15:34:02.455] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:34:02.961] <TB2>     INFO: Expecting 2560 events.
[15:34:03.918] <TB2>     INFO: 2560 events read in total (242ms).
[15:34:03.918] <TB2>     INFO: Test took 1463ms.
[15:34:03.919] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:34:04.426] <TB2>     INFO: Expecting 2560 events.
[15:34:05.383] <TB2>     INFO: 2560 events read in total (242ms).
[15:34:05.383] <TB2>     INFO: Test took 1464ms.
[15:34:05.386] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:34:05.892] <TB2>     INFO: Expecting 2560 events.
[15:34:06.849] <TB2>     INFO: 2560 events read in total (242ms).
[15:34:06.849] <TB2>     INFO: Test took 1463ms.
[15:34:06.851] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:34:07.357] <TB2>     INFO: Expecting 2560 events.
[15:34:08.314] <TB2>     INFO: 2560 events read in total (242ms).
[15:34:08.315] <TB2>     INFO: Test took 1465ms.
[15:34:08.317] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:34:08.823] <TB2>     INFO: Expecting 2560 events.
[15:34:09.779] <TB2>     INFO: 2560 events read in total (242ms).
[15:34:09.780] <TB2>     INFO: Test took 1463ms.
[15:34:09.782] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:34:10.288] <TB2>     INFO: Expecting 2560 events.
[15:34:11.245] <TB2>     INFO: 2560 events read in total (241ms).
[15:34:11.246] <TB2>     INFO: Test took 1464ms.
[15:34:11.248] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:34:11.754] <TB2>     INFO: Expecting 2560 events.
[15:34:12.711] <TB2>     INFO: 2560 events read in total (242ms).
[15:34:12.711] <TB2>     INFO: Test took 1463ms.
[15:34:12.713] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:34:13.219] <TB2>     INFO: Expecting 2560 events.
[15:34:14.176] <TB2>     INFO: 2560 events read in total (242ms).
[15:34:14.176] <TB2>     INFO: Test took 1463ms.
[15:34:14.178] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:34:14.684] <TB2>     INFO: Expecting 2560 events.
[15:34:15.641] <TB2>     INFO: 2560 events read in total (242ms).
[15:34:15.642] <TB2>     INFO: Test took 1464ms.
[15:34:15.644] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:34:16.150] <TB2>     INFO: Expecting 2560 events.
[15:34:17.106] <TB2>     INFO: 2560 events read in total (241ms).
[15:34:17.106] <TB2>     INFO: Test took 1462ms.
[15:34:17.108] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:34:17.615] <TB2>     INFO: Expecting 2560 events.
[15:34:18.572] <TB2>     INFO: 2560 events read in total (242ms).
[15:34:18.572] <TB2>     INFO: Test took 1464ms.
[15:34:18.574] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:34:19.081] <TB2>     INFO: Expecting 2560 events.
[15:34:20.037] <TB2>     INFO: 2560 events read in total (242ms).
[15:34:20.038] <TB2>     INFO: Test took 1464ms.
[15:34:20.040] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:34:20.546] <TB2>     INFO: Expecting 2560 events.
[15:34:21.503] <TB2>     INFO: 2560 events read in total (242ms).
[15:34:21.504] <TB2>     INFO: Test took 1464ms.
[15:34:21.505] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:34:22.012] <TB2>     INFO: Expecting 2560 events.
[15:34:22.968] <TB2>     INFO: 2560 events read in total (242ms).
[15:34:22.968] <TB2>     INFO: Test took 1463ms.
[15:34:22.971] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:34:23.477] <TB2>     INFO: Expecting 2560 events.
[15:34:24.433] <TB2>     INFO: 2560 events read in total (242ms).
[15:34:24.433] <TB2>     INFO: Test took 1462ms.
[15:34:24.435] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:34:24.941] <TB2>     INFO: Expecting 2560 events.
[15:34:25.898] <TB2>     INFO: 2560 events read in total (242ms).
[15:34:25.898] <TB2>     INFO: Test took 1463ms.
[15:34:25.900] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:34:26.406] <TB2>     INFO: Expecting 2560 events.
[15:34:27.363] <TB2>     INFO: 2560 events read in total (242ms).
[15:34:27.364] <TB2>     INFO: Test took 1465ms.
[15:34:28.371] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 471 seconds
[15:34:28.371] <TB2>     INFO: PH scale (per ROC):    70  71  79  82  72  69  73  76  79  78  73  70  83  76  76  75
[15:34:28.371] <TB2>     INFO: PH offset (per ROC):  172 188 176 176 163 183 171 171 191 175 173 180 176 182 170 191
[15:34:28.544] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:34:28.548] <TB2>     INFO: ######################################################################
[15:34:28.548] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:34:28.548] <TB2>     INFO: ######################################################################
[15:34:28.548] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:34:28.560] <TB2>     INFO: scanning low vcal = 10
[15:34:28.906] <TB2>     INFO: Expecting 41600 events.
[15:34:32.602] <TB2>     INFO: 41600 events read in total (2981ms).
[15:34:32.602] <TB2>     INFO: Test took 4042ms.
[15:34:32.604] <TB2>     INFO: scanning low vcal = 20
[15:34:33.112] <TB2>     INFO: Expecting 41600 events.
[15:34:36.812] <TB2>     INFO: 41600 events read in total (2985ms).
[15:34:36.813] <TB2>     INFO: Test took 4209ms.
[15:34:36.815] <TB2>     INFO: scanning low vcal = 30
[15:34:37.321] <TB2>     INFO: Expecting 41600 events.
[15:34:41.065] <TB2>     INFO: 41600 events read in total (3029ms).
[15:34:41.065] <TB2>     INFO: Test took 4249ms.
[15:34:41.067] <TB2>     INFO: scanning low vcal = 40
[15:34:41.568] <TB2>     INFO: Expecting 41600 events.
[15:34:45.830] <TB2>     INFO: 41600 events read in total (3547ms).
[15:34:45.831] <TB2>     INFO: Test took 4764ms.
[15:34:45.834] <TB2>     INFO: scanning low vcal = 50
[15:34:46.249] <TB2>     INFO: Expecting 41600 events.
[15:34:50.537] <TB2>     INFO: 41600 events read in total (3573ms).
[15:34:50.538] <TB2>     INFO: Test took 4704ms.
[15:34:50.541] <TB2>     INFO: scanning low vcal = 60
[15:34:50.957] <TB2>     INFO: Expecting 41600 events.
[15:34:55.240] <TB2>     INFO: 41600 events read in total (3568ms).
[15:34:55.240] <TB2>     INFO: Test took 4699ms.
[15:34:55.243] <TB2>     INFO: scanning low vcal = 70
[15:34:55.659] <TB2>     INFO: Expecting 41600 events.
[15:34:59.906] <TB2>     INFO: 41600 events read in total (3532ms).
[15:34:59.907] <TB2>     INFO: Test took 4664ms.
[15:34:59.909] <TB2>     INFO: scanning low vcal = 80
[15:35:00.329] <TB2>     INFO: Expecting 41600 events.
[15:35:04.587] <TB2>     INFO: 41600 events read in total (3543ms).
[15:35:04.588] <TB2>     INFO: Test took 4678ms.
[15:35:04.591] <TB2>     INFO: scanning low vcal = 90
[15:35:05.007] <TB2>     INFO: Expecting 41600 events.
[15:35:09.254] <TB2>     INFO: 41600 events read in total (3532ms).
[15:35:09.255] <TB2>     INFO: Test took 4664ms.
[15:35:09.260] <TB2>     INFO: scanning low vcal = 100
[15:35:09.676] <TB2>     INFO: Expecting 41600 events.
[15:35:14.077] <TB2>     INFO: 41600 events read in total (3686ms).
[15:35:14.078] <TB2>     INFO: Test took 4818ms.
[15:35:14.082] <TB2>     INFO: scanning low vcal = 110
[15:35:14.498] <TB2>     INFO: Expecting 41600 events.
[15:35:18.747] <TB2>     INFO: 41600 events read in total (3534ms).
[15:35:18.748] <TB2>     INFO: Test took 4666ms.
[15:35:18.751] <TB2>     INFO: scanning low vcal = 120
[15:35:19.169] <TB2>     INFO: Expecting 41600 events.
[15:35:23.430] <TB2>     INFO: 41600 events read in total (3546ms).
[15:35:23.431] <TB2>     INFO: Test took 4680ms.
[15:35:23.433] <TB2>     INFO: scanning low vcal = 130
[15:35:23.850] <TB2>     INFO: Expecting 41600 events.
[15:35:28.096] <TB2>     INFO: 41600 events read in total (3531ms).
[15:35:28.096] <TB2>     INFO: Test took 4663ms.
[15:35:28.099] <TB2>     INFO: scanning low vcal = 140
[15:35:28.517] <TB2>     INFO: Expecting 41600 events.
[15:35:32.762] <TB2>     INFO: 41600 events read in total (3530ms).
[15:35:32.763] <TB2>     INFO: Test took 4664ms.
[15:35:32.766] <TB2>     INFO: scanning low vcal = 150
[15:35:33.184] <TB2>     INFO: Expecting 41600 events.
[15:35:37.448] <TB2>     INFO: 41600 events read in total (3549ms).
[15:35:37.449] <TB2>     INFO: Test took 4683ms.
[15:35:37.452] <TB2>     INFO: scanning low vcal = 160
[15:35:37.870] <TB2>     INFO: Expecting 41600 events.
[15:35:42.084] <TB2>     INFO: 41600 events read in total (3499ms).
[15:35:42.085] <TB2>     INFO: Test took 4633ms.
[15:35:42.087] <TB2>     INFO: scanning low vcal = 170
[15:35:42.507] <TB2>     INFO: Expecting 41600 events.
[15:35:46.722] <TB2>     INFO: 41600 events read in total (3500ms).
[15:35:46.723] <TB2>     INFO: Test took 4636ms.
[15:35:46.727] <TB2>     INFO: scanning low vcal = 180
[15:35:47.146] <TB2>     INFO: Expecting 41600 events.
[15:35:51.360] <TB2>     INFO: 41600 events read in total (3499ms).
[15:35:51.361] <TB2>     INFO: Test took 4634ms.
[15:35:51.363] <TB2>     INFO: scanning low vcal = 190
[15:35:51.782] <TB2>     INFO: Expecting 41600 events.
[15:35:55.991] <TB2>     INFO: 41600 events read in total (3494ms).
[15:35:55.992] <TB2>     INFO: Test took 4628ms.
[15:35:55.995] <TB2>     INFO: scanning low vcal = 200
[15:35:56.413] <TB2>     INFO: Expecting 41600 events.
[15:36:00.628] <TB2>     INFO: 41600 events read in total (3500ms).
[15:36:00.629] <TB2>     INFO: Test took 4634ms.
[15:36:00.631] <TB2>     INFO: scanning low vcal = 210
[15:36:01.051] <TB2>     INFO: Expecting 41600 events.
[15:36:05.323] <TB2>     INFO: 41600 events read in total (3557ms).
[15:36:05.323] <TB2>     INFO: Test took 4692ms.
[15:36:05.326] <TB2>     INFO: scanning low vcal = 220
[15:36:05.743] <TB2>     INFO: Expecting 41600 events.
[15:36:10.018] <TB2>     INFO: 41600 events read in total (3560ms).
[15:36:10.018] <TB2>     INFO: Test took 4692ms.
[15:36:10.021] <TB2>     INFO: scanning low vcal = 230
[15:36:10.439] <TB2>     INFO: Expecting 41600 events.
[15:36:14.701] <TB2>     INFO: 41600 events read in total (3548ms).
[15:36:14.702] <TB2>     INFO: Test took 4681ms.
[15:36:14.705] <TB2>     INFO: scanning low vcal = 240
[15:36:15.124] <TB2>     INFO: Expecting 41600 events.
[15:36:19.394] <TB2>     INFO: 41600 events read in total (3555ms).
[15:36:19.395] <TB2>     INFO: Test took 4690ms.
[15:36:19.398] <TB2>     INFO: scanning low vcal = 250
[15:36:19.815] <TB2>     INFO: Expecting 41600 events.
[15:36:24.092] <TB2>     INFO: 41600 events read in total (3562ms).
[15:36:24.092] <TB2>     INFO: Test took 4694ms.
[15:36:24.096] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:36:24.512] <TB2>     INFO: Expecting 41600 events.
[15:36:28.789] <TB2>     INFO: 41600 events read in total (3562ms).
[15:36:28.790] <TB2>     INFO: Test took 4694ms.
[15:36:28.792] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:36:29.212] <TB2>     INFO: Expecting 41600 events.
[15:36:33.471] <TB2>     INFO: 41600 events read in total (3544ms).
[15:36:33.471] <TB2>     INFO: Test took 4678ms.
[15:36:33.474] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:36:33.891] <TB2>     INFO: Expecting 41600 events.
[15:36:38.127] <TB2>     INFO: 41600 events read in total (3521ms).
[15:36:38.128] <TB2>     INFO: Test took 4654ms.
[15:36:38.131] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:36:38.549] <TB2>     INFO: Expecting 41600 events.
[15:36:42.784] <TB2>     INFO: 41600 events read in total (3520ms).
[15:36:42.785] <TB2>     INFO: Test took 4654ms.
[15:36:42.788] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:36:43.206] <TB2>     INFO: Expecting 41600 events.
[15:36:47.426] <TB2>     INFO: 41600 events read in total (3505ms).
[15:36:47.427] <TB2>     INFO: Test took 4639ms.
[15:36:47.967] <TB2>     INFO: PixTestGainPedestal::measure() done 
[15:36:47.970] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:36:47.970] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:36:47.970] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:36:47.970] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:36:47.971] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:36:47.971] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:36:47.971] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:36:47.971] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:36:47.971] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:36:47.972] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:36:47.972] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:36:47.972] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:36:47.972] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:36:47.972] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:36:47.972] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:36:47.972] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:37:26.448] <TB2>     INFO: PixTestGainPedestal::fit() done
[15:37:26.449] <TB2>     INFO: non-linearity mean:  0.958 0.960 0.968 0.969 0.957 0.958 0.963 0.957 0.948 0.955 0.955 0.953 0.956 0.961 0.961 0.958
[15:37:26.449] <TB2>     INFO: non-linearity RMS:   0.005 0.006 0.003 0.003 0.006 0.006 0.005 0.007 0.007 0.006 0.006 0.007 0.006 0.005 0.005 0.006
[15:37:26.449] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:37:26.472] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:37:26.495] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:37:26.518] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:37:26.541] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:37:26.563] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:37:26.586] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:37:26.609] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:37:26.632] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:37:26.654] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:37:26.677] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:37:26.700] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:37:26.723] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:37:26.746] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:37:26.768] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:37:26.791] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:37:26.814] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[15:37:26.814] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:37:26.821] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:37:26.821] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:37:26.824] <TB2>     INFO: ######################################################################
[15:37:26.824] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:37:26.824] <TB2>     INFO: ######################################################################
[15:37:26.826] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:37:26.836] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:37:26.837] <TB2>     INFO:     run 1 of 1
[15:37:26.837] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:37:27.180] <TB2>     INFO: Expecting 3120000 events.
[15:38:14.969] <TB2>     INFO: 1262285 events read in total (47074ms).
[15:39:01.955] <TB2>     INFO: 2518885 events read in total (94060ms).
[15:39:24.563] <TB2>     INFO: 3120000 events read in total (116668ms).
[15:39:24.607] <TB2>     INFO: Test took 117770ms.
[15:39:24.684] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:39:24.811] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:39:26.172] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:39:27.546] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:39:28.902] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:39:30.332] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:39:31.688] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:39:33.117] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:39:34.576] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:39:35.935] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:39:37.378] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:39:38.873] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:39:40.246] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:39:41.733] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:39:43.251] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:39:44.738] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:39:46.086] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:39:47.543] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 500310016
[15:39:47.574] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:39:47.574] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.1407, RMS = 1.46725
[15:39:47.574] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[15:39:47.574] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:39:47.574] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.4384, RMS = 1.54517
[15:39:47.574] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:39:47.575] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:39:47.575] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.9645, RMS = 2.29989
[15:39:47.575] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:39:47.575] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:39:47.575] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.902, RMS = 2.43499
[15:39:47.575] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:39:47.576] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:39:47.576] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.8402, RMS = 2.32589
[15:39:47.576] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:39:47.576] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:39:47.576] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.6685, RMS = 2.50795
[15:39:47.576] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:39:47.577] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:39:47.577] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.0337, RMS = 1.32004
[15:39:47.577] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:39:47.577] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:39:47.577] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.6475, RMS = 1.26766
[15:39:47.577] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:39:47.578] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:39:47.578] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 65.2396, RMS = 2.03579
[15:39:47.579] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 76
[15:39:47.579] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:39:47.579] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 66.2125, RMS = 2.33221
[15:39:47.579] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 78
[15:39:47.580] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:39:47.580] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.6084, RMS = 1.58921
[15:39:47.580] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[15:39:47.580] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:39:47.580] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.1463, RMS = 1.57985
[15:39:47.580] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:39:47.581] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:39:47.581] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.2903, RMS = 1.50302
[15:39:47.581] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:39:47.581] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:39:47.581] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.0632, RMS = 1.31276
[15:39:47.581] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:39:47.582] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:39:47.582] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.2492, RMS = 1.81706
[15:39:47.582] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[15:39:47.582] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:39:47.582] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.8691, RMS = 2.20409
[15:39:47.582] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[15:39:47.583] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:39:47.583] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.5994, RMS = 1.25281
[15:39:47.583] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:39:47.583] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:39:47.583] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.1823, RMS = 1.25957
[15:39:47.583] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:39:47.584] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:39:47.584] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.2251, RMS = 2.28901
[15:39:47.584] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:39:47.584] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:39:47.584] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.9933, RMS = 1.9046
[15:39:47.584] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[15:39:47.585] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:39:47.585] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.876, RMS = 1.22056
[15:39:47.585] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:39:47.585] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:39:47.585] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.4483, RMS = 1.50148
[15:39:47.585] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:39:47.586] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:39:47.586] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.5378, RMS = 2.13094
[15:39:47.586] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[15:39:47.586] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:39:47.586] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.2819, RMS = 2.19949
[15:39:47.586] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[15:39:47.587] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:39:47.587] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.5025, RMS = 1.7473
[15:39:47.587] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[15:39:47.587] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:39:47.587] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.6851, RMS = 1.56635
[15:39:47.587] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:39:47.588] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:39:47.589] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.9396, RMS = 2.8352
[15:39:47.589] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[15:39:47.589] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:39:47.589] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.5801, RMS = 2.53532
[15:39:47.589] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[15:39:47.590] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:39:47.590] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.6213, RMS = 1.22327
[15:39:47.590] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[15:39:47.590] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:39:47.590] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.6496, RMS = 1.37408
[15:39:47.590] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[15:39:47.591] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:39:47.591] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.8597, RMS = 1.88386
[15:39:47.591] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[15:39:47.591] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:39:47.591] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.1502, RMS = 1.99976
[15:39:47.591] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[15:39:47.594] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 140 seconds
[15:39:47.594] <TB2>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0   22    5    0    0    0    0    1    0    0
[15:39:47.594] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:39:47.687] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:39:47.687] <TB2>     INFO: enter test to run
[15:39:47.687] <TB2>     INFO:   test:  no parameter change
[15:39:47.687] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 394.7mA
[15:39:47.688] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 465.5mA
[15:39:47.688] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.2 C
[15:39:47.688] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:39:48.185] <TB2>    QUIET: Connection to board 141 closed.
[15:39:48.187] <TB2>     INFO: pXar: this is the end, my friend
[15:39:48.187] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
