{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1742400392621 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1742400392624 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 19 12:06:32 2025 " "Processing started: Wed Mar 19 12:06:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1742400392624 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1742400392624 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off singleCycleProc -c singleCycleProc " "Command: quartus_map --read_settings_files=on --write_settings_files=off singleCycleProc -c singleCycleProc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1742400392624 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1742400394948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtractor8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor8bit-rtl " "Found design unit 1: subtractor8bit-rtl" {  } { { "subtractor8bit.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/subtractor8bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400395745 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtractor8bit " "Found entity 1: subtractor8bit" {  } { { "subtractor8bit.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/subtractor8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400395745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742400395745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile_8x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile_8x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile_8x8-struct " "Found design unit 1: RegisterFile_8x8-struct" {  } { { "RegisterFile_8x8.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/RegisterFile_8x8.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400395777 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile_8x8 " "Found entity 1: RegisterFile_8x8" {  } { { "RegisterFile_8x8.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/RegisterFile_8x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400395777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742400395777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register8bit-struct " "Found design unit 1: register8bit-struct" {  } { { "register8bit.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/register8bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400395792 ""} { "Info" "ISGN_ENTITY_NAME" "1 register8bit " "Found entity 1: register8bit" {  } { { "register8bit.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/register8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400395792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742400395792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitComparator-rtl " "Found design unit 1: oneBitComparator-rtl" {  } { { "onebitcomparator.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/onebitcomparator.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400395823 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitComparator " "Found entity 1: oneBitComparator" {  } { { "onebitcomparator.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/onebitcomparator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400395823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742400395823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instrmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instrmem-SYN " "Found design unit 1: instrmem-SYN" {  } { { "instrMem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/instrMem.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400395855 ""} { "Info" "ISGN_ENTITY_NAME" "1 instrMem " "Found entity 1: instrMem" {  } { { "instrMem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/instrMem.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400395855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742400395855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enardFF_2.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/enardFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400395886 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enardFF_2.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/enardFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400395886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742400395886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datamem-SYN " "Found design unit 1: datamem-SYN" {  } { { "dataMem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/dataMem.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400395902 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataMem " "Found entity 1: dataMem" {  } { { "dataMem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/dataMem.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400395902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742400395902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 8bitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder8bit-rtl " "Found design unit 1: adder8bit-rtl" {  } { { "8bitadder.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/8bitadder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400395933 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder8bit " "Found entity 1: adder8bit" {  } { { "8bitadder.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/8bitadder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400395933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742400395933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsh2bitreg_32.vhd 1 1 " "Found 1 design units, including 1 entities, in source file lsh2bitreg_32.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 lsh2bitReg_32 " "Found entity 1: lsh2bitReg_32" {  } { { "lsh2bitReg_32.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/lsh2bitReg_32.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400395948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742400395948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder32bit-rtl " "Found design unit 1: adder32bit-rtl" {  } { { "adder32bit.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/adder32bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400395980 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder32bit " "Found entity 1: adder32bit" {  } { { "adder32bit.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/adder32bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400395980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742400395980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitAdder-rtl " "Found design unit 1: oneBitAdder-rtl" {  } { { "onebitadder.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/onebitadder.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400395995 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitAdder " "Found entity 1: oneBitAdder" {  } { { "onebitadder.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/onebitadder.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400395995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742400395995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecycleproc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file singlecycleproc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 singleCycleProc-rtl " "Found design unit 1: singleCycleProc-rtl" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400396027 ""} { "Info" "ISGN_ENTITY_NAME" "1 singleCycleProc " "Found entity 1: singleCycleProc" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400396027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742400396027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend16to32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend16to32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signExtend16to32-rtl " "Found design unit 1: signExtend16to32-rtl" {  } { { "signExtend16to32.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/signExtend16to32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400396058 ""} { "Info" "ISGN_ENTITY_NAME" "1 signExtend16to32 " "Found entity 1: signExtend16to32" {  } { { "signExtend16to32.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/signExtend16to32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400396058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742400396058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-rtl " "Found design unit 1: mux2to1-rtl" {  } { { "mux2to1.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/mux2to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400396073 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/mux2to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400396073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742400396073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8_2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8_2to1-rtl " "Found design unit 1: mux8_2to1-rtl" {  } { { "mux8_2to1.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/mux8_2to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400396105 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8_2to1 " "Found entity 1: mux8_2to1" {  } { { "mux8_2to1.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/mux8_2to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400396105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742400396105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux32_2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32_2to1-rtl " "Found design unit 1: mux32_2to1-rtl" {  } { { "mux32_2to1.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/mux32_2to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400396136 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32_2to1 " "Found entity 1: mux32_2to1" {  } { { "mux32_2to1.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/mux32_2to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400396136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742400396136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-rtl " "Found design unit 1: ALU-rtl" {  } { { "ALU.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/ALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400396167 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400396167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742400396167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitComparator-rtl " "Found design unit 1: eightBitComparator-rtl" {  } { { "eightBitComparator.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/eightBitComparator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400396183 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitComparator " "Found entity 1: eightBitComparator" {  } { { "eightBitComparator.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/eightBitComparator.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400396183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742400396183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8to1-struct " "Found design unit 1: mux8to1-struct" {  } { { "mux8to1.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/mux8to1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400396214 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8to1 " "Found entity 1: mux8to1" {  } { { "mux8to1.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/mux8to1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400396214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742400396214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_8to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8_8to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8_8to1-struct " "Found design unit 1: mux8_8to1-struct" {  } { { "mux8_8to1.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/mux8_8to1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400396245 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8_8to1 " "Found entity 1: mux8_8to1" {  } { { "mux8_8to1.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/mux8_8to1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400396245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742400396245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnit-rtl " "Found design unit 1: controlUnit-rtl" {  } { { "controlUnit.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/controlUnit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400396277 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/controlUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400396277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742400396277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrolunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alucontrolunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUControlUnit-rtl " "Found design unit 1: ALUControlUnit-rtl" {  } { { "ALUControlUnit.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/ALUControlUnit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400396292 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUControlUnit " "Found entity 1: ALUControlUnit" {  } { { "ALUControlUnit.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/ALUControlUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400396292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742400396292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file romfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romfile-SYN " "Found design unit 1: romfile-SYN" {  } { { "ROMFile.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/ROMFile.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400396308 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMFile " "Found entity 1: ROMFile" {  } { { "ROMFile.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/ROMFile.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400396308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742400396308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ramfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramfile-SYN " "Found design unit 1: ramfile-SYN" {  } { { "RAMFile.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/RAMFile.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400396339 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMFile " "Found entity 1: RAMFile" {  } { { "RAMFile.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/RAMFile.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400396339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742400396339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder_3x8-struct " "Found design unit 1: Decoder_3x8-struct" {  } { { "Decoder_3x8.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/Decoder_3x8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400396370 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder_3x8 " "Found entity 1: Decoder_3x8" {  } { { "Decoder_3x8.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/Decoder_3x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400396370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742400396370 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "int_MemRead singleCycleProc.vhd(205) " "VHDL error at singleCycleProc.vhd(205): object \"int_MemRead\" is used but not declared" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 205 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1742400396370 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out o_MemRead singleCycleProc.vhd(205) " "VHDL error at singleCycleProc.vhd(205): cannot associate formal port \"o_MemRead\" of mode \"out\" with an expression" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 205 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Quartus II" 0 -1 1742400396370 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4688 " "Peak virtual memory: 4688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1742400396730 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 19 12:06:36 2025 " "Processing ended: Wed Mar 19 12:06:36 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1742400396730 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1742400396730 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1742400396730 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1742400396730 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1742400397558 ""}
