/*
 * Copyright 2013 Freescale Semiconductor, Inc.
 * Copyright 2011 Linaro Ltd.
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

/include/ "skeleton.dtsi"

/ {
        aliases {
                serial0 = &uart1;
                serial1 = &uart2;
                serial2 = &uart3;
                serial3 = &uart4;
                gpio0 = &gpioA;
                gpio1 = &gpioB;
                gpio2 = &gpioC;
                gpio3 = &gpioD;
                gpio4 = &gpioE;
        };

        cpus {
                #address-cells = <1>;
                #size-cells = <0>;

                cpu@0 {
                        compatible = "arm,cortex-a9";
                        reg = <0>;
                        next-level-cache = <&L2>;
                };
        };

        clocks {
                #address-cells = <1>;
                #size-cells = <0>;
                osc1 {
                        compatible = "fsl,d4400-osc1-dev-clk", "fixed-clock";
                        clock-frequency = <122880000>;
                };

                osc2 {
                        compatible = "fsl,d4400-osc2-sgmii-clk", "fixed-clock";
                        clock-frequency = <125000000>;
                };


        };

        intc: interrupt-controller@01015000 {
                compatible = "arm,cortex-a9-gic";
                #interrupt-cells = <3>;
                #address-cells = <1>;
                #size-cells = <1>;
                interrupt-controller;
                reg = <0x01015000 0x1000>, /* distributor address */
                      <0x01014100 0x100>;  /* CPU interface address */
        };

        L2: l2-cache@10900000 {
                compatible = "arm,pl310-cache";
                reg = <0x10900000 0x4000>;
                interrupts = <0 59 0x04>;
                cache-unified;
                cache-level = <2>;
        };

        soc@0 {
                #address-cells = <1>;
                #size-cells = <1>;
                compatible = "simple-bus";
                interrupt-parent = <&intc>;
                ranges = <0x0 0x0 0xFFFFFFFF>;

                aips-bus@1000000 { /* AIPS1 */
                        compatible = "fsl,aips-bus", "simple-bus";
                        #address-cells = <1>;
                        #size-cells = <1>;
                        reg = <0x1000000 0x200000>;
                        ranges = <0x0 0x1000000 0x200000>;

                        mmdc0: mmdc@80000 { /* MMDC0 */
                                reg = <0x00080000 0x4000>;
                                interrupts = <0 45 0x04>;
                        };

                        clks: ccm@094000 {
                                compatible = "fsl,d4400-ccm";
                                reg = <0x00094000 0x4000>;
                                #clock-cells = <1>;
                        };

                        weim@98000 {
                                reg = <0x00098000 0x4000>;
                        };

			wdog: wdog@a0000 {
				reg = <0x000a0000 0x4000>;
				interrupts = <0 47 0x04>;
			       /* FIXME-D4400: update this when clocks
				*   enum is defined in ccm.
				*/
				clocks = <&clks 0>;
			};

			i2c1: i2c@C4000 {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "fsl,d4400-i2c";
				reg = <0x000C4000 0x4000>;
				interrupts = <0 48 0x04>;
				clocks = <&clks 65>;
				status = "disabled";
			};

			i2c2: i2c@C8000 {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "fsl,d4400-i2c";
				reg = <0x000C8000 0x4000>;
				interrupts = <0 49 0x04>;
				clocks = <&clks 66>;
				status = "disabled";
			};

			i2c3: i2c@CC000 {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "fsl,d4400-i2c";
				reg = <0x000CC000 0x4000>;
				interrupts = <0 50 0x04>;
				clocks = <&clks 67>;
				status = "disabled";
			};

			i2c4: i2c@D0000 {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "fsl,d4400-i2c";
				reg = <0x000D0000 0x4000>;
				interrupts = <0 51 0x04>;
				clocks = <&clks 68>;
				status = "disabled";
			};

                        gpioA: gpio@d4000 {
                                compatible = "fsl,d4400-gpio";
                                reg = <0x000d4000 0x4000>;
                                interrupts = <0 159 0x04>;
                                gpio-controller;
                                #gpio-cells = <2>;
                                interrupt-controller;
                                #interrupt-cells = <2>;
                        };

                        gpioB: gpio@d8000 {
                                compatible = "fsl,d4400-gpio";
                                reg = <0x000d8000 0x4000>;
                                interrupts = <0 160 0x04>;
                                gpio-controller;
                                #gpio-cells = <2>;
                                interrupt-controller;
                                #interrupt-cells = <2>;
                        };

                        gpioC: gpio@dc000 {
                                compatible = "fsl,d4400-gpio";
                                reg = <0x000dc000 0x4000>;
                                interrupts = <0 161 0x04>;
                                gpio-controller;
                                #gpio-cells = <2>;
                                interrupt-controller;
                                #interrupt-cells = <2>;
                        };

                        gpioD: gpio@e0000 {
                                compatible = "fsl,d4400-gpio";
                                reg = <0x000e0000 0x4000>;
                                interrupts = <0 162 0x04>;
                                gpio-controller;
                                #gpio-cells = <2>;
                                interrupt-controller;
                                #interrupt-cells = <2>;
                        };

                        gpioE: gpio@e4000 {
                                compatible = "fsl,d4400-gpio";
                                reg = <0x000e4000 0x4000>;
                                interrupts = <0 163 0x04>;
                                gpio-controller;
                                #gpio-cells = <2>;
                                interrupt-controller;
                                #interrupt-cells = <2>;
                        };

                        epit@e8000 {
				compatible = "fsl,d4400-epit";
                                reg = <0x000e8000 0x4000>;
                                interrupts = <0 22 0x01>;
                        };

                        uart1: serial@ec000 {
                                 compatible = "fsl,d4400-uart";
                                 reg = <0x000ec000 0x4000>;
                                 interrupts = <0 0 0x04>;
                                 clocks = <&clks 57>, <&clks 18>;
                                 clock-names = "ipg", "per";
                                 status = "disabled";
                        };

                        uart2: serial@f0000 {
                                 compatible = "fsl,d4400-uart";
                                 reg = <0x000f0000 0x4000>;
                                 interrupts = <0 1 0x04>;
                                 clocks = <&clks 59>, <&clks 20>;
                                 clock-names = "ipg", "per";
                                 status = "disabled";
                        };

                        uart3: serial@f4000 {
                                 compatible = "fsl,d4400-uart";
                                 reg = <0x000f4000 0x4000>;
                                 interrupts = <0 2 0x04>;
                                 clocks = <&clks 61>, <&clks 22>;
                                 clock-names = "ipg", "per";
                                 status = "disabled";
                        };

                        uart4: serial@f8000 {
                                 compatible = "fsl,d4400-uart";
                                 reg = <0x000f8000 0x4000>;
                                 interrupts = <0 3 0x01>;
                                 clocks = <&clks 63>, <&clks 24>;
                                 clock-names = "ipg", "per";
                                 status = "disabled";
                        };
                };

                aips-bus@1200000 { /* AIPS2 */
                        compatible = "fsl,aips-bus", "simple-bus";
                        #address-cells = <1>;
                        #size-cells = <1>;
                        reg = <0x1200000 0x2e00000>;
                        ranges = <0x0 0x1200000 0x2e00000>;
			iim@f8000 {
				compatible = "fsl,d4400-iim";
				reg = <0x000f8000 0x4000>;
			};
			scm: gpcr@C0000 {
                                 compatible = "fsl,d4400-scm";
                                 reg = <0x000C0000 0x4000>;
			};

			i2c5: i2c@DC000 {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "fsl,d4400-i2c";
				reg = <0x000DC000 0x4000>;
				interrupts = <0 52 0x04>;
				clocks = <&clks 69>;
				status = "disabled";
			};

			i2c6: i2c@E0000 {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "fsl,d4400-i2c";
				reg = <0x000E0000 0x4000>;
				interrupts = <0 53 0x04>;
				clocks = <&clks 70>;
				status = "disabled";
			};

			i2c7: i2c@E4000 {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "fsl,d4400-i2c";
				reg = <0x000E4000 0x4000>;
				interrupts = <0 54 0x04>;
				clocks = <&clks 71>;
				status = "disabled";
			};

			i2c8: i2c@E8000 {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "fsl,d4400-i2c";
				reg = <0x000E8000 0x4000>;
				interrupts = <0 55 0x04>;
				clocks = <&clks 72>;
				status = "disabled";
			};

			i2c9: i2c@EC000 {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "fsl,d4400-i2c";
				reg = <0x000EC000 0x4000>;
				interrupts = <0 56 0x04>;
				clocks = <&clks 73>;
				status = "disabled";
			};

			i2c10: i2c@F0000 {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "fsl,d4400-i2c";
				reg = <0x000F0000 0x4000>;
				interrupts = <0 57 0x04>;
				clocks = <&clks 74>;
				status = "disabled";
			};

			i2c11: i2c@F4000 {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "fsl,d4400-i2c";
				reg = <0x000F4000 0x4000>;
				interrupts = <0 58 0x04>;
				clocks = <&clks 75>;
				status = "disabled";
			};

                };

                aips-bus@4000000 { /* AIPS3 */
                        compatible = "fsl,aips-bus", "simple-bus";
                        #address-cells = <1>;
                        #size-cells = <1>;
                        reg = <0x4000000 0x2000000>;
                        ranges = <0x0 0x4000000 0x2000000>;

                        iomuxc@8c000 {
                                compatible = "fsl,d4400-iomuxc";
                                reg = <0x0008c000 0x4000>, < 0x0009c000 0x4000>;
				reg-names = "iomuxc-ddr", "iomuxc-main";
			/* FIXME-D4400: update pad setting if SW  modifies PAD config */
                                uart4 {
                                        pinctrl_uart4_1: uart4grp-1 {
                                                fsl,pins = <
                                                        350 0x80000000    /* D4400_PAD_UART4_TXD_UART_4_TXD */
                                                        356 0x80000000    /* D4400_PAD_UART4_RXD_UART_4_RXD */
                                                >;
                                        };
                                };

				i2c1 {
					pinctrl_i2c1_1: i2c1grp-1 {
						fsl,pins = <
							362 0x80000000	/* D4400_PAD_I2C1_SDA_I2C_1_SDA */
							367 0x80000000	/* D4400_PAD_I2C1_SCL_I2C_1_SCL */
						>;
					};
				};

				i2c2 {
					pinctrl_i2c2_1: i2c2grp-1 {
						fsl,pins = <
							372 0x80000000	/* D4400_PAD_I2C2_SDA_I2C_2_SDA */
							377 0x80000000	/* D4400_PAD_I2C2_SCL_I2C_2_SCL */
						>;
					};
				};

				i2c3 {
					pinctrl_i2c3_1: i2c3grp-1 {
						fsl,pins = <
							382 0x80000000	/* D4400_PAD_I2C3_SDA_I2C_3_SDA */
							387 0x80000000	/* D4400_PAD_I2C3_SCL_I2C_3_SCL */
						>;
					};
				};

				i2c4 {
					pinctrl_i2c4_1: i2c4grp-1 {
						fsl,pins = <
							352 0x80000000	/* D4400_PAD_UART4_TXD_I2C_4_SDA */
							358 0x80000000	/* D4400_PAD_UART4_RXD_I2C_4_SCL */
						>;
					};
				};

				i2c5 {
					pinctrl_i2c5_1: i2c5grp-1 {
						fsl,pins = <
							392 0x80000000	/* D4400_PAD_I2C5_SDA_I2C_5_SDA */
							397 0x80000000	/* D4400_PAD_I2C5_SCL_I2C_5_SCL */
						>;
					};
				};

				i2c6 {
					pinctrl_i2c6_1: i2c6grp-1 {
						fsl,pins = <
							402 0x80000000	/* D4400_PAD_I2C6_SDA_I2C_6_SDA */
							407 0x80000000	/* D4400_PAD_I2C6_SCL_I2C_6_SCL */
						>;
					};
				};

				i2c7 {
					pinctrl_i2c7_1: i2c7grp-1 {
						fsl,pins = <
							412 0x80000000	/* D4400_PAD_I2C7_SDA_I2C_7_SDA */
							417 0x80000000	/* D4400_PAD_I2C7_SCL_I2C_7_SCL */
						>;
					};
				};

				i2c8 {
					pinctrl_i2c8_1: i2c8grp-1 {
						fsl,pins = <
							422 0x80000000	/* D4400_PAD_I2C8_SDA_I2C_8_SDA */
							430 0x80000000	/* D4400_PAD_I2C8_SCL_I2C_8_SCL */
						>;
					};
				};

				i2c9 {
					pinctrl_i2c9_1: i2c9grp-1 {
						fsl,pins = <
							438 0x80000000	/* D4400_PAD_I2C9_SDA_I2C_9_SDA */
							446 0x80000000	/* D4400_PAD_I2C9_SCL_I2C_9_SCL */
						>;
					};
				};

				i2c10 {
					pinctrl_i2c10_1: i2c10grp-1 {
						fsl,pins = <
							454 0x80000000	/* D4400_PAD_I2C10_SDA_I2C_10_SDA */
							462 0x80000000	/* D4400_PAD_I2C10_SCL_I2C_10_SCL */
						>;
					};
				};

				i2c11 {
					pinctrl_i2c11_1: i2c11grp-1 {
						fsl,pins = <
							470 0x80000000	/* D4400_PAD_I2C11_SDA_I2C_11_SDA */
							478 0x80000000	/* D4400_PAD_I2C11_SCL_I2C_11_SCL */
						>;
					};
				};

                        };

			enet0: ethernet@0x80000 {
				#address-cells = <1>;
				#size-cells = <1>;
				device_type = "network";
				model = "eTSEC";
				compatible = "fsl,etsec2";
				fsl,num_rx_queues = <0x01>;
				fsl,num_tx_queues = <0x01>;
				fsl,errata = <0x00000004>;
				local-mac-address = [ 00 00 ab cd 22 ef ];
				phy-handle = <&phy0>;
				tbi-handle = <&tbi0>;
				phy-connection-type = "sgmii";
				reg = <0x80000 0x1000>;
				ranges;
				status = "okay";

				queue-group@0 {
					#address-cells = <1>;
					#size-cells = <1>;
					reg-names = "queue-group0";
					reg = <0x80000 0x1000>;
					rx-bit-map = <0xFF>;
					tx-bit-map = <0xFF>;
					interrupts = <0 184 0x04>,
						     <0 183 0x04>,
						     <0 185 0x04>;
				};
			};

			enet1: ethernet@0xa1000 {
				#address-cells = <1>;
				#size-cells = <1>;
				device_type = "network";
				model = "eTSEC";
				compatible = "fsl,etsec2";
				fsl,num_rx_queues = <0x01>;
				fsl,num_tx_queues = <0x01>;
				fsl,errata = <0x00000004>;
				local-mac-address = [ 00 00 ab cd 23 ef ];
				phy-handle = <&phy2>;
				tbi-handle = <&tbi1>;
				phy-connection-type = "sgmii";
				reg = <0xa1000 0x1000>;
				ranges;
				status = "okay";

				queue-group@0 {
					#address-cells = <1>;
					#size-cells = <1>;
					reg-names = "queue-group0";
					reg = <0xa1000 0x1000>;
					rx-bit-map = <0xFF>;
					tx-bit-map = <0xFF>;
					interrupts = <0 190 0x04>,
						     <0 189 0x04>,
						     <0 191 0x04>;
				};
			};

			mdio@084000 {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "fsl,etsec2-mdio";
				reg = <0x84000 0x4000>;
				status = "okay";

				phy0: vitesse-phy@0 {
					reg = <0>;
					device_type = "ethernet-phy";
				};

				phy2: vitesse-phy@2 {
					reg = <2>;
					device_type = "ethernet-phy";
				};

				tbi0: tbi-phy@10 {
					device_type = "tbi-phy";
					reg = <0x10>;
				};

				tbi1: tbi-phy@11 {
					device_type = "tbi-phy";
					reg = <0x11>;
				};
			};
                };

                weim-bus@30000000 {
                        compatible = "simple-bus";
                        #address-cells = <1>;
                        #size-cells = <1>;
                        reg = <0x30000000 0x20000000>;
                        ranges = <0x0 0x30000000 0x20000000>;
                };
        };
};

