<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>STM32LIB: STM32LIB::reg::DMA::CCR2 Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32LIB
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b.html">STM32LIB</a></li><li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b_1_1reg.html">reg</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html">DMA</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r2.html">CCR2</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r2-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">STM32LIB::reg::DMA::CCR2 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> channel configuration register (DMA_CCR)  
 <a href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r2.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a9eaa6ea5be03bee2fb9b21bdbd04b914"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r2.html#a9eaa6ea5be03bee2fb9b21bdbd04b914">EN</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4002001C, 0, 1 &gt;</td></tr>
<tr class="memdesc:a9eaa6ea5be03bee2fb9b21bdbd04b914"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel enable.  <a href="#a9eaa6ea5be03bee2fb9b21bdbd04b914">More...</a><br /></td></tr>
<tr class="separator:a9eaa6ea5be03bee2fb9b21bdbd04b914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefa32b7631cac6da6fc606d642834594"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r2.html#aefa32b7631cac6da6fc606d642834594">TCIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4002001C, 1, 1 &gt;</td></tr>
<tr class="memdesc:aefa32b7631cac6da6fc606d642834594"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer complete interrupt enable.  <a href="#aefa32b7631cac6da6fc606d642834594">More...</a><br /></td></tr>
<tr class="separator:aefa32b7631cac6da6fc606d642834594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4d0077de6ee68279653d0ba3d5385d5"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r2.html#aa4d0077de6ee68279653d0ba3d5385d5">HTIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4002001C, 2, 1 &gt;</td></tr>
<tr class="memdesc:aa4d0077de6ee68279653d0ba3d5385d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Half Transfer interrupt enable.  <a href="#aa4d0077de6ee68279653d0ba3d5385d5">More...</a><br /></td></tr>
<tr class="separator:aa4d0077de6ee68279653d0ba3d5385d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1ca184cf8154260863d18f7c76570cb"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r2.html#af1ca184cf8154260863d18f7c76570cb">TEIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4002001C, 3, 1 &gt;</td></tr>
<tr class="memdesc:af1ca184cf8154260863d18f7c76570cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer error interrupt enable.  <a href="#af1ca184cf8154260863d18f7c76570cb">More...</a><br /></td></tr>
<tr class="separator:af1ca184cf8154260863d18f7c76570cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab04c4e7136c851d8001e1a4839117289"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r2.html#ab04c4e7136c851d8001e1a4839117289">DIR</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4002001C, 4, 1 &gt;</td></tr>
<tr class="memdesc:ab04c4e7136c851d8001e1a4839117289"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data transfer direction.  <a href="#ab04c4e7136c851d8001e1a4839117289">More...</a><br /></td></tr>
<tr class="separator:ab04c4e7136c851d8001e1a4839117289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadcc1830c1c53322acccf0b3ba359de3"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r2.html#aadcc1830c1c53322acccf0b3ba359de3">CIRC</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4002001C, 5, 1 &gt;</td></tr>
<tr class="memdesc:aadcc1830c1c53322acccf0b3ba359de3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Circular mode.  <a href="#aadcc1830c1c53322acccf0b3ba359de3">More...</a><br /></td></tr>
<tr class="separator:aadcc1830c1c53322acccf0b3ba359de3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bbd9066553411d5de54f5b48a12d8b6"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r2.html#a2bbd9066553411d5de54f5b48a12d8b6">PINC</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4002001C, 6, 1 &gt;</td></tr>
<tr class="memdesc:a2bbd9066553411d5de54f5b48a12d8b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral increment mode.  <a href="#a2bbd9066553411d5de54f5b48a12d8b6">More...</a><br /></td></tr>
<tr class="separator:a2bbd9066553411d5de54f5b48a12d8b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1f5542d938f0329358228e91717f607"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r2.html#ae1f5542d938f0329358228e91717f607">MINC</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4002001C, 7, 1 &gt;</td></tr>
<tr class="memdesc:ae1f5542d938f0329358228e91717f607"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory increment mode.  <a href="#ae1f5542d938f0329358228e91717f607">More...</a><br /></td></tr>
<tr class="separator:ae1f5542d938f0329358228e91717f607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80a89e345352d1c89f3f4b9be7352189"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r2.html#a80a89e345352d1c89f3f4b9be7352189">PSIZE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4002001C, 8, 2 &gt;</td></tr>
<tr class="memdesc:a80a89e345352d1c89f3f4b9be7352189"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral size.  <a href="#a80a89e345352d1c89f3f4b9be7352189">More...</a><br /></td></tr>
<tr class="separator:a80a89e345352d1c89f3f4b9be7352189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43dec48f7d4cff6b50aaa267a2fd4a28"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r2.html#a43dec48f7d4cff6b50aaa267a2fd4a28">MSIZE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4002001C, 10, 2 &gt;</td></tr>
<tr class="memdesc:a43dec48f7d4cff6b50aaa267a2fd4a28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory size.  <a href="#a43dec48f7d4cff6b50aaa267a2fd4a28">More...</a><br /></td></tr>
<tr class="separator:a43dec48f7d4cff6b50aaa267a2fd4a28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae079a1f2390838fe5a3aaae11d1f2cc9"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r2.html#ae079a1f2390838fe5a3aaae11d1f2cc9">PL</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4002001C, 12, 2 &gt;</td></tr>
<tr class="memdesc:ae079a1f2390838fe5a3aaae11d1f2cc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel Priority level.  <a href="#ae079a1f2390838fe5a3aaae11d1f2cc9">More...</a><br /></td></tr>
<tr class="separator:ae079a1f2390838fe5a3aaae11d1f2cc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a470c6dc8d579553523414830ec5b25b6"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r2.html#a470c6dc8d579553523414830ec5b25b6">MEM2MEM</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4002001C, 14, 1 &gt;</td></tr>
<tr class="memdesc:a470c6dc8d579553523414830ec5b25b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory to memory mode.  <a href="#a470c6dc8d579553523414830ec5b25b6">More...</a><br /></td></tr>
<tr class="separator:a470c6dc8d579553523414830ec5b25b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> channel configuration register (DMA_CCR) </p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a class="anchor" id="a9eaa6ea5be03bee2fb9b21bdbd04b914"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r2.html#a9eaa6ea5be03bee2fb9b21bdbd04b914">STM32LIB::reg::DMA::CCR2::EN</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4002001C, 0, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel enable. </p>

</div>
</div>
<a class="anchor" id="aefa32b7631cac6da6fc606d642834594"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r2.html#aefa32b7631cac6da6fc606d642834594">STM32LIB::reg::DMA::CCR2::TCIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4002001C, 1, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transfer complete interrupt enable. </p>

</div>
</div>
<a class="anchor" id="aa4d0077de6ee68279653d0ba3d5385d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r2.html#aa4d0077de6ee68279653d0ba3d5385d5">STM32LIB::reg::DMA::CCR2::HTIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4002001C, 2, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Half Transfer interrupt enable. </p>

</div>
</div>
<a class="anchor" id="af1ca184cf8154260863d18f7c76570cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r2.html#af1ca184cf8154260863d18f7c76570cb">STM32LIB::reg::DMA::CCR2::TEIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4002001C, 3, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transfer error interrupt enable. </p>

</div>
</div>
<a class="anchor" id="ab04c4e7136c851d8001e1a4839117289"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r2.html#ab04c4e7136c851d8001e1a4839117289">STM32LIB::reg::DMA::CCR2::DIR</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4002001C, 4, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data transfer direction. </p>

</div>
</div>
<a class="anchor" id="aadcc1830c1c53322acccf0b3ba359de3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r2.html#aadcc1830c1c53322acccf0b3ba359de3">STM32LIB::reg::DMA::CCR2::CIRC</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4002001C, 5, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Circular mode. </p>

</div>
</div>
<a class="anchor" id="a2bbd9066553411d5de54f5b48a12d8b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r2.html#a2bbd9066553411d5de54f5b48a12d8b6">STM32LIB::reg::DMA::CCR2::PINC</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4002001C, 6, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral increment mode. </p>

</div>
</div>
<a class="anchor" id="ae1f5542d938f0329358228e91717f607"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r2.html#ae1f5542d938f0329358228e91717f607">STM32LIB::reg::DMA::CCR2::MINC</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4002001C, 7, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Memory increment mode. </p>

</div>
</div>
<a class="anchor" id="a80a89e345352d1c89f3f4b9be7352189"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r2.html#a80a89e345352d1c89f3f4b9be7352189">STM32LIB::reg::DMA::CCR2::PSIZE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4002001C, 8, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral size. </p>

</div>
</div>
<a class="anchor" id="a43dec48f7d4cff6b50aaa267a2fd4a28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r2.html#a43dec48f7d4cff6b50aaa267a2fd4a28">STM32LIB::reg::DMA::CCR2::MSIZE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4002001C, 10, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Memory size. </p>

</div>
</div>
<a class="anchor" id="ae079a1f2390838fe5a3aaae11d1f2cc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r2.html#ae079a1f2390838fe5a3aaae11d1f2cc9">STM32LIB::reg::DMA::CCR2::PL</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4002001C, 12, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel Priority level. </p>

</div>
</div>
<a class="anchor" id="a470c6dc8d579553523414830ec5b25b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r2.html#a470c6dc8d579553523414830ec5b25b6">STM32LIB::reg::DMA::CCR2::MEM2MEM</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4002001C, 14, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Memory to memory mode. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>stm32Lib/HAL/RegisterAccess/MCU/hpp/<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 13 2015 17:24:14 for STM32LIB by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
