Protel Design System Design Rule Check
PCB File : C:\Users\patrick\OneDrive - Massachusetts Institute of Technology\altium\altium_designs\ProjectAttendance\MCU_PCB\MCU_PCB.PcbDoc
Date     : 8/17/2019
Time     : 9:31:11 AM

Processing Rule : Clearance Constraint (Gap=4mil) (All),(All)
   Violation between Clearance Constraint: (Collision < 4mil) Between Area Fill (1647.835mil,128.15mil) (1770mil,325mil) on Keep-Out Layer And Area Fill (1650mil,232.205mil) (1695mil,263.701mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Area Fill (1647.835mil,128.15mil) (1770mil,325mil) on Keep-Out Layer And Area Fill (1661.535mil,232.205mil) (1695mil,320mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Area Fill (1647.835mil,128.15mil) (1770mil,325mil) on Keep-Out Layer And Area Fill (1664.882mil,141.732mil) (1684.567mil,200.787mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Area Fill (1647.835mil,128.15mil) (1770mil,325mil) on Keep-Out Layer And Area Fill (1664.882mil,141.732mil) (1763.307mil,161.417mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Area Fill (1647.835mil,128.15mil) (1770mil,325mil) on Keep-Out Layer And Area Fill (1743.622mil,141.732mil) (1763.307mil,318.898mil) on Top Layer 
Rule Violations :5

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=6mil) (Max=40mil) (Preferred=18mil) (InNet('3.3V') or InNet('5V') or InNet('VBAT') or InNet('VBAT_1') or InNet('GND')   or InNet('VBAT_MUX'))
Rule Violations :0

Processing Rule : Width Constraint (Min=4mil) (Max=10mil) (Preferred=10mil) (All)
   Violation between Width Constraint: Track (1025.906mil,53.642mil)(1036.543mil,53.642mil) on Top Layer Actual Width = 12mil, Target Width = 8mil
   Violation between Width Constraint: Track (1036.543mil,36.815mil)(1036.543mil,53.642mil) on Top Layer Actual Width = 12mil, Target Width = 8mil
   Violation between Width Constraint: Track (1036.543mil,36.815mil)(1053.37mil,36.815mil) on Top Layer Actual Width = 12mil, Target Width = 8mil
   Violation between Width Constraint: Track (1053.37mil,25mil)(1053.465mil,25.095mil) on Top Layer Actual Width = 12mil, Target Width = 8mil
   Violation between Width Constraint: Track (1053.37mil,36.815mil)(1053.465mil,36.72mil) on Top Layer Actual Width = 12mil, Target Width = 8mil
   Violation between Width Constraint: Track (1053.465mil,25.095mil)(1053.465mil,26.083mil) on Top Layer Actual Width = 12mil, Target Width = 8mil
   Violation between Width Constraint: Track (1053.465mil,26.083mil)(1053.465mil,36.72mil) on Top Layer Actual Width = 12mil, Target Width = 8mil
   Violation between Width Constraint: Track (662.677mil,285mil)(690mil,285mil) on Top Layer Actual Width = 12mil, Target Width = 8mil
   Violation between Width Constraint: Track (690mil,285mil)(705mil,300mil) on Top Layer Actual Width = 12mil, Target Width = 8mil
   Violation between Width Constraint: Track (705mil,300mil)(717mil,300mil) on Top Layer Actual Width = 12mil, Target Width = 8mil
   Violation between Width Constraint: Track (800mil,307mil)(930mil,307mil) on Top Layer Actual Width = 10mil, Target Width = 8mil
   Violation between Width Constraint: Track (930mil,307mil)(937mil,300mil) on Top Layer Actual Width = 10mil, Target Width = 8mil
   Violation between Width Constraint: Track (983mil,25mil)(1053.37mil,25mil) on Top Layer Actual Width = 12mil, Target Width = 8mil
Rule Violations :13

Processing Rule : Width Constraint (Min=6mil) (Max=12mil) (Preferred=12mil) (InNet('RF_OUT') or InNet('NetC5_2') or InNet('NetC6_2') or InNet('NetANT1_1'))
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (5.347mil < 10mil) Between Pad C12-1(1170mil,52mil) on Bottom Layer And Pad R6-2(1135mil,52mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.347mil < 10mil) Between Pad C12-2(1170mil,98mil) on Bottom Layer And Pad R6-1(1135mil,98mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.681mil < 10mil) Between Pad C13-2(1305mil,132mil) on Bottom Layer And Pad FB1-2(1337.084mil,92.776mil) on Bottom Layer [Bottom Solder] Mask Sliver [2.681mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.347mil < 10mil) Between Pad C14-1(1283mil,260mil) on Bottom Layer And Pad C15-1(1283mil,225mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.347mil < 10mil) Between Pad C14-1(1283mil,260mil) on Bottom Layer And Pad C8-2(1283mil,295mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.347mil < 10mil) Between Pad C14-2(1237mil,260mil) on Bottom Layer And Pad C15-2(1237mil,225mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.347mil < 10mil) Between Pad C14-2(1237mil,260mil) on Bottom Layer And Pad C8-1(1237mil,295mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.102mil < 10mil) Between Pad C14-2(1237mil,260mil) on Bottom Layer And Pad L3-2(1190.433mil,270mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.102mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.102mil < 10mil) Between Pad C15-2(1237mil,225mil) on Bottom Layer And Pad L3-2(1190.433mil,270mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.102mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.63mil < 10mil) Between Pad C16-1(28mil,173mil) on Bottom Layer And Pad L4-1(38.567mil,227mil) on Bottom Layer [Bottom Solder] Mask Sliver [6.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.268mil < 10mil) Between Pad C16-2(28mil,127mil) on Bottom Layer And Via (39mil,156mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [4.268mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.787mil < 10mil) Between Pad C17-2(113mil,112.512mil) on Bottom Layer And Pad IC3-C2(103.748mil,151.126mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.787mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.362mil < 10mil) Between Pad C17-2(113mil,112.512mil) on Bottom Layer And Via (79mil,133mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [3.362mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.67mil < 10mil) Between Pad C18-1(1517mil,155mil) on Top Layer And Pad C19-2(1555mil,123mil) on Top Layer [Top Solder] Mask Sliver [8.67mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.347mil < 10mil) Between Pad C18-1(1517mil,155mil) on Top Layer And Pad R7-2(1520mil,123mil) on Top Layer [Top Solder] Mask Sliver [2.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.319mil < 10mil) Between Pad C18-1(1517mil,155mil) on Top Layer And Pad R8-2(1485mil,123mil) on Top Layer [Top Solder] Mask Sliver [3.319mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.347mil < 10mil) Between Pad C18-2(1563mil,155mil) on Top Layer And Pad C19-2(1555mil,123mil) on Top Layer [Top Solder] Mask Sliver [2.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.347mil < 10mil) Between Pad C19-1(1555mil,77mil) on Top Layer And Pad R7-1(1520mil,77mil) on Top Layer [Top Solder] Mask Sliver [5.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.347mil < 10mil) Between Pad C19-2(1555mil,123mil) on Top Layer And Pad R7-2(1520mil,123mil) on Top Layer [Top Solder] Mask Sliver [5.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.096mil < 10mil) Between Pad C2-1(922.251mil,127mil) on Bottom Layer And Pad C3-1(960mil,127mil) on Bottom Layer [Bottom Solder] Mask Sliver [8.096mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.654mil < 10mil) Between Pad C21-1(460mil,298mil) on Top Layer And Pad C22-1(493.307mil,298mil) on Top Layer [Top Solder] Mask Sliver [3.654mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.654mil < 10mil) Between Pad C21-2(460mil,252mil) on Top Layer And Pad C22-2(493.307mil,252mil) on Top Layer [Top Solder] Mask Sliver [3.654mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.096mil < 10mil) Between Pad C2-2(922.251mil,173mil) on Bottom Layer And Pad C3-2(960mil,173mil) on Bottom Layer [Bottom Solder] Mask Sliver [8.096mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.347mil < 10mil) Between Pad C22-1(493.307mil,298mil) on Top Layer And Pad R10-2(528.307mil,298mil) on Top Layer [Top Solder] Mask Sliver [5.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.347mil < 10mil) Between Pad C22-2(493.307mil,252mil) on Top Layer And Pad R10-1(528.307mil,252mil) on Top Layer [Top Solder] Mask Sliver [5.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.362mil < 10mil) Between Pad C4-1(1355.63mil,243mil) on Top Layer And Pad L1-1(1353.976mil,275mil) on Top Layer [Top Solder] Mask Sliver [1.362mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.177mil < 10mil) Between Pad C4-1(1355.63mil,243mil) on Top Layer And Pad L1-2(1397.284mil,275mil) on Top Layer [Top Solder] Mask Sliver [8.177mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.362mil < 10mil) Between Pad C5-2(1405.63mil,243mil) on Top Layer And Pad L1-2(1397.284mil,275mil) on Top Layer [Top Solder] Mask Sliver [1.362mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.299mil < 10mil) Between Pad C5-2(1405.63mil,243mil) on Top Layer And Pad LPF1-8(1436.26mil,275mil) on Top Layer [Top Solder] Mask Sliver [5.299mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.362mil < 10mil) Between Pad C6-2(1545mil,243mil) on Top Layer And Pad L2-1(1553.976mil,275mil) on Top Layer [Top Solder] Mask Sliver [1.362mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.299mil < 10mil) Between Pad C6-2(1545mil,243mil) on Top Layer And Pad LPF1-4(1515mil,275mil) on Top Layer [Top Solder] Mask Sliver [5.299mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.177mil < 10mil) Between Pad C7-2(1595.63mil,243mil) on Top Layer And Pad L2-1(1553.976mil,275mil) on Top Layer [Top Solder] Mask Sliver [8.177mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.362mil < 10mil) Between Pad C7-2(1595.63mil,243mil) on Top Layer And Pad L2-2(1597.284mil,275mil) on Top Layer [Top Solder] Mask Sliver [1.362mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.102mil < 10mil) Between Pad C8-1(1237mil,295mil) on Bottom Layer And Pad L3-2(1190.433mil,270mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.102mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.322mil < 10mil) Between Pad C9-1(983mil,25mil) on Top Layer And Pad IC2-48(1025.906mil,53.642mil) on Top Layer [Top Solder] Mask Sliver [8.322mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.482mil < 10mil) Between Pad DS1-1(1385mil,89.528mil) on Bottom Layer And Pad FB1-2(1337.084mil,92.776mil) on Bottom Layer [Bottom Solder] Mask Sliver [4.482mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.449mil < 10mil) Between Pad DS1-1(1385mil,89.528mil) on Bottom Layer And Pad IC4-6(1430.945mil,60.157mil) on Bottom Layer [Bottom Solder] Mask Sliver [6.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.449mil < 10mil) Between Pad DS1-1(1385mil,89.528mil) on Bottom Layer And Pad IC4-7(1430.945mil,79.843mil) on Bottom Layer [Bottom Solder] Mask Sliver [6.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.449mil < 10mil) Between Pad DS1-1(1385mil,89.528mil) on Bottom Layer And Pad IC4-8(1430.945mil,99.528mil) on Bottom Layer [Bottom Solder] Mask Sliver [6.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad DS1-1(1385mil,89.528mil) on Bottom Layer And Pad Y2-1(1391.063mil,133.425mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.566mil < 10mil) Between Pad DS1-1(1385mil,89.528mil) on Bottom Layer And Pad Y2-4(1430.433mil,133.425mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.566mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.482mil < 10mil) Between Pad DS1-2(1385mil,30.472mil) on Bottom Layer And Pad FB1-1(1337.084mil,29.783mil) on Bottom Layer [Bottom Solder] Mask Sliver [4.482mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.449mil < 10mil) Between Pad DS1-2(1385mil,30.472mil) on Bottom Layer And Pad IC4-5(1430.945mil,40.472mil) on Bottom Layer [Bottom Solder] Mask Sliver [6.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.449mil < 10mil) Between Pad DS1-2(1385mil,30.472mil) on Bottom Layer And Pad IC4-6(1430.945mil,60.157mil) on Bottom Layer [Bottom Solder] Mask Sliver [6.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad IC?-1(432.598mil,284.213mil) on Bottom Layer And Pad IC?-2(470mil,284.213mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad IC?-2(470mil,284.213mil) on Bottom Layer And Pad IC?-3(507.402mil,284.213mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad IC?-4(507.402mil,185.787mil) on Bottom Layer And Pad IC?-5(470mil,185.787mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.874mil < 10mil) Between Pad IC?-4(507.402mil,185.787mil) on Bottom Layer And Pad J?-7(575.394mil,170.079mil) on Bottom Layer [Bottom Solder] Mask Sliver [4.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad IC?-5(470mil,185.787mil) on Bottom Layer And Pad IC?-6(432.598mil,185.787mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.433mil < 10mil) Between Pad IC2-22(1297.559mil,230.807mil) on Top Layer And Via (1255mil,245mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.433mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.016mil < 10mil) Between Pad IC2-23(1297.559mil,250.492mil) on Top Layer And Via (1255mil,245mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.016mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.938mil < 10mil) Between Pad IC2-37(1025.906mil,270.177mil) on Top Layer And Pad R5-1(983mil,300mil) on Top Layer [Top Solder] Mask Sliver [8.938mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.082mil < 10mil) Between Pad IC3-A1(72.252mil,166.874mil) on Bottom Layer And Pad IC3-B2(88mil,151.126mil) on Bottom Layer [Bottom Solder] Mask Sliver [6.082mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.082mil < 10mil) Between Pad IC3-A2(72.252mil,151.126mil) on Bottom Layer And Pad IC3-B1(88mil,166.874mil) on Bottom Layer [Bottom Solder] Mask Sliver [6.082mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.341mil < 10mil) Between Pad IC3-A2(72.252mil,151.126mil) on Bottom Layer And Via (79mil,133mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [1.341mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.082mil < 10mil) Between Pad IC3-B1(88mil,166.874mil) on Bottom Layer And Pad IC3-C2(103.748mil,151.126mil) on Bottom Layer [Bottom Solder] Mask Sliver [6.082mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.082mil < 10mil) Between Pad IC3-B2(88mil,151.126mil) on Bottom Layer And Pad IC3-C1(103.748mil,166.874mil) on Bottom Layer [Bottom Solder] Mask Sliver [6.082mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.237mil < 10mil) Between Pad IC3-B2(88mil,151.126mil) on Bottom Layer And Via (79mil,133mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [2.237mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC4-1(1549.055mil,99.528mil) on Bottom Layer And Pad IC4-9(1490mil,70mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC4-2(1549.055mil,79.843mil) on Bottom Layer And Pad IC4-9(1490mil,70mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC4-3(1549.055mil,60.157mil) on Bottom Layer And Pad IC4-9(1490mil,70mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC4-4(1549.055mil,40.472mil) on Bottom Layer And Pad IC4-9(1490mil,70mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC4-5(1430.945mil,40.472mil) on Bottom Layer And Pad IC4-9(1490mil,70mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC4-6(1430.945mil,60.157mil) on Bottom Layer And Pad IC4-9(1490mil,70mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC4-7(1430.945mil,79.843mil) on Bottom Layer And Pad IC4-9(1490mil,70mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC4-8(1430.945mil,99.528mil) on Bottom Layer And Pad IC4-9(1490mil,70mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.734mil < 10mil) Between Pad IC4-8(1430.945mil,99.528mil) on Bottom Layer And Pad Y2-1(1391.063mil,133.425mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.734mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.228mil < 10mil) Between Pad IC4-8(1430.945mil,99.528mil) on Bottom Layer And Pad Y2-4(1430.433mil,133.425mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.228mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad J?-1(750.591mil,175mil) on Bottom Layer And Pad J?-2(725mil,175mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J?-2(725mil,175mil) on Bottom Layer And Pad J?-3(699.409mil,175mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J?-3(699.409mil,175mil) on Bottom Layer And Pad J?-4(673.819mil,175mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad J?-4(673.819mil,175mil) on Bottom Layer And Pad J?-5(648.228mil,175mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad J?-8(856.89mil,69.685mil) on Bottom Layer And Pad Y1-1(925.787mil,75mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.001mil < 10mil) Between Pad J4-2(44.659mil,131mil) on Top Layer And Via (79mil,133mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.001mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.702mil < 10mil) Between Pad J4-7(69.659mil,81mil) on Multi-Layer And Via (70mil,116.319mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.702mil] / [Bottom Solder] Mask Sliver [9.702mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.713mil < 10mil) Between Pad J4-8(29.659mil,281mil) on Multi-Layer And Pad L4-1(38.567mil,227mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.713mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.713mil < 10mil) Between Pad J4-9(109.659mil,281mil) on Multi-Layer And Pad L4-2(109.433mil,227mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.713mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad L1-1(1353.976mil,275mil) on Top Layer And Pad L1-2(1397.284mil,275mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.402mil < 10mil) Between Pad L1-2(1397.284mil,275mil) on Top Layer And Pad LPF1-8(1436.26mil,275mil) on Top Layer [Top Solder] Mask Sliver [4.402mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad L2-1(1553.976mil,275mil) on Top Layer And Pad L2-2(1597.284mil,275mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.402mil < 10mil) Between Pad L2-1(1553.976mil,275mil) on Top Layer And Pad LPF1-4(1515mil,275mil) on Top Layer [Top Solder] Mask Sliver [4.402mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.617mil < 10mil) Between Pad L4-2(109.433mil,227mil) on Bottom Layer And Via (137mil,182mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.617mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad LPF1-1(1450.039mil,301.969mil) on Top Layer And Pad LPF1-2(1475.63mil,301.969mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad LPF1-2(1475.63mil,301.969mil) on Top Layer And Pad LPF1-3(1501.221mil,301.969mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad LPF1-5(1501.221mil,248.031mil) on Top Layer And Pad LPF1-6(1475.63mil,248.031mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad LPF1-6(1475.63mil,248.031mil) on Top Layer And Pad LPF1-7(1450.039mil,248.031mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.709mil < 10mil) Between Pad P1-1(875mil,255mil) on Top Layer And Pad R1-2(815mil,258mil) on Top Layer [Top Solder] Mask Sliver [7.709mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.347mil < 10mil) Between Pad R11-1(763mil,260mil) on Top Layer And Pad R12-1(763mil,225mil) on Top Layer [Top Solder] Mask Sliver [5.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.347mil < 10mil) Between Pad R11-2(717mil,260mil) on Top Layer And Pad R12-2(717mil,225mil) on Top Layer [Top Solder] Mask Sliver [5.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.347mil < 10mil) Between Pad R12-1(763mil,225mil) on Top Layer And Pad R9-2(763mil,190mil) on Top Layer [Top Solder] Mask Sliver [5.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.347mil < 10mil) Between Pad R12-2(717mil,225mil) on Top Layer And Pad R9-1(717mil,190mil) on Top Layer [Top Solder] Mask Sliver [5.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.347mil < 10mil) Between Pad R7-1(1520mil,77mil) on Top Layer And Pad R8-1(1485mil,77mil) on Top Layer [Top Solder] Mask Sliver [5.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.347mil < 10mil) Between Pad R7-2(1520mil,123mil) on Top Layer And Pad R8-2(1485mil,123mil) on Top Layer [Top Solder] Mask Sliver [5.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad Y2-1(1391.063mil,133.425mil) on Bottom Layer And Pad Y2-4(1430.433mil,133.425mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad Y2-2(1391.063mil,186.575mil) on Bottom Layer And Pad Y2-3(1430.433mil,186.575mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.525mil < 10mil) Between Via (137mil,182mil) from Top Layer to Bottom Layer And Via (151mil,154mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.525mil] / [Bottom Solder] Mask Sliver [9.525mil]
Rule Violations :96

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Arc (1365.472mil,132.441mil) on Bottom Overlay And Pad Y2-1(1391.063mil,133.425mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Arc (1365.472mil,132.441mil) on Bottom Overlay And Pad Y2-1(1391.063mil,133.425mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.03mil < 10mil) Between Arc (1424.449mil,311.417mil) on Top Overlay And Pad LPF1-1(1450.039mil,301.969mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Arc (1564.803mil,125.118mil) on Bottom Overlay And Pad IC4-1(1549.055mil,99.528mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.705mil < 10mil) Between Arc (54.378mil,184.748mil) on Bottom Overlay And Pad C16-1(28mil,173mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.44mil < 10mil) Between Arc (54.378mil,184.748mil) on Bottom Overlay And Pad L4-1(38.567mil,227mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.44mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Arc (566.221mil,310.591mil) on Top Overlay And Pad IC5-1(580mil,285mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Arc (750.591mil,209.449mil) on Bottom Overlay And Pad J?-1(750.591mil,175mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Arc (750.591mil,209.449mil) on Bottom Overlay And Pad J?-1(750.591mil,175mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Arc (753.661mil,110mil) on Top Overlay And Pad D1-1(701.496mil,110mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad ANT1-1(1681.535mil,300mil) on Top Layer And Track (1652.992mil,267.52mil)(1652.992mil,332.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad ANT1-1(1681.535mil,300mil) on Top Layer And Track (1652.992mil,267.52mil)(1748.465mil,267.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad ANT1-1(1681.535mil,300mil) on Top Layer And Track (1652.992mil,332.48mil)(1748.465mil,332.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad ANT1-2(1748.465mil,300mil) on Top Layer And Track (1652.992mil,267.52mil)(1748.465mil,267.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad ANT1-2(1748.465mil,300mil) on Top Layer And Track (1652.992mil,332.48mil)(1748.465mil,332.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.167mil < 10mil) Between Pad C10-1(1265mil,37mil) on Bottom Layer And Track (1255mil,59.994mil)(1275mil,59.994mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.208mil < 10mil) Between Pad C10-2(1265mil,83mil) on Bottom Layer And Track (1255mil,59.994mil)(1275mil,59.994mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.208mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.167mil < 10mil) Between Pad C1-1(932mil,130mil) on Top Layer And Track (954.994mil,120mil)(954.994mil,140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad C11-1(1048mil,275mil) on Bottom Layer And Track (1025.006mil,265mil)(1025.006mil,285mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.18mil < 10mil) Between Pad C11-2(1002mil,275mil) on Bottom Layer And Track (1025.006mil,265mil)(1025.006mil,285mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.18mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.208mil < 10mil) Between Pad C1-2(978mil,130mil) on Top Layer And Track (954.994mil,120mil)(954.994mil,140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.208mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C12-1(1170mil,52mil) on Bottom Layer And Track (1158.622mil,39.567mil)(1158.622mil,110.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.167mil < 10mil) Between Pad C12-1(1170mil,52mil) on Bottom Layer And Track (1160mil,74.994mil)(1180mil,74.994mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C12-2(1170mil,98mil) on Bottom Layer And Track (1158.622mil,39.567mil)(1158.622mil,110.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.208mil < 10mil) Between Pad C12-2(1170mil,98mil) on Bottom Layer And Track (1160mil,74.994mil)(1180mil,74.994mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.208mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.36mil < 10mil) Between Pad C13-1(1305mil,178mil) on Bottom Layer And Text "C15" (1215mil,205mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.36mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C13-1(1305mil,178mil) on Bottom Layer And Text "FB1" (1382.084mil,147.28mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.551mil < 10mil) Between Pad C13-1(1305mil,178mil) on Bottom Layer And Track (1288.622mil,119.567mil)(1288.622mil,190.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad C13-1(1305mil,178mil) on Bottom Layer And Track (1295mil,155.006mil)(1315mil,155.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C13-2(1305mil,132mil) on Bottom Layer And Text "C10" (1331mil,124mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.453mil < 10mil) Between Pad C13-2(1305mil,132mil) on Bottom Layer And Text "FB1" (1382.084mil,147.28mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.453mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.551mil < 10mil) Between Pad C13-2(1305mil,132mil) on Bottom Layer And Track (1288.622mil,119.567mil)(1288.622mil,190.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.18mil < 10mil) Between Pad C13-2(1305mil,132mil) on Bottom Layer And Track (1295mil,155.006mil)(1315mil,155.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.18mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.218mil < 10mil) Between Pad C14-1(1283mil,260mil) on Bottom Layer And Text "C13" (1371mil,219mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.218mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C14-1(1283mil,260mil) on Bottom Layer And Text "R4" (1288mil,221mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad C14-1(1283mil,260mil) on Bottom Layer And Track (1260.006mil,250mil)(1260.006mil,270mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C14-2(1237mil,260mil) on Bottom Layer And Text "R4" (1288mil,221mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.18mil < 10mil) Between Pad C14-2(1237mil,260mil) on Bottom Layer And Track (1260.006mil,250mil)(1260.006mil,270mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.18mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C15-1(1283mil,225mil) on Bottom Layer And Text "C13" (1371mil,219mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.173mil < 10mil) Between Pad C15-1(1283mil,225mil) on Bottom Layer And Text "C15" (1215mil,205mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C15-1(1283mil,225mil) on Bottom Layer And Text "R4" (1288mil,221mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad C15-1(1283mil,225mil) on Bottom Layer And Track (1260.006mil,215mil)(1260.006mil,235mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.173mil < 10mil) Between Pad C15-2(1237mil,225mil) on Bottom Layer And Text "C15" (1215mil,205mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C15-2(1237mil,225mil) on Bottom Layer And Text "R4" (1288mil,221mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.18mil < 10mil) Between Pad C15-2(1237mil,225mil) on Bottom Layer And Track (1260.006mil,215mil)(1260.006mil,235mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.18mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad C16-1(28mil,173mil) on Bottom Layer And Track (18mil,150.006mil)(38mil,150.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.18mil < 10mil) Between Pad C16-2(28mil,127mil) on Bottom Layer And Track (18mil,150.006mil)(38mil,150.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.18mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mil < 10mil) Between Pad C17-2(113mil,112.512mil) on Bottom Layer And Track (121.622mil,133.252mil)(121.622mil,184.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.071mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.409mil < 10mil) Between Pad C17-2(113mil,112.512mil) on Bottom Layer And Track (140.079mil,81.575mil)(140.079mil,278.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.409mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mil < 10mil) Between Pad C17-2(113mil,112.512mil) on Bottom Layer And Track (54.378mil,133.252mil)(121.622mil,133.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.071mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C18-1(1517mil,155mil) on Top Layer And Text "R7" (1497mil,166mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C18-1(1517mil,155mil) on Top Layer And Text "R8" (1458mil,166mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.128mil < 10mil) Between Pad C18-1(1517mil,155mil) on Top Layer And Track (1496.378mil,64.567mil)(1496.378mil,135.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.128mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.74mil < 10mil) Between Pad C18-1(1517mil,155mil) on Top Layer And Track (1508.622mil,64.567mil)(1508.622mil,135.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.74mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.167mil < 10mil) Between Pad C18-1(1517mil,155mil) on Top Layer And Track (1539.994mil,145mil)(1539.994mil,165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C18-2(1563mil,155mil) on Top Layer And Text "C19" (1546mil,164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.208mil < 10mil) Between Pad C18-2(1563mil,155mil) on Top Layer And Track (1539.994mil,145mil)(1539.994mil,165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.208mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.228mil < 10mil) Between Pad C18-2(1563mil,155mil) on Top Layer And Track (1543.622mil,64.567mil)(1543.622mil,135.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.228mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C19-1(1555mil,77mil) on Top Layer And Track (1543.622mil,64.567mil)(1543.622mil,135.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.167mil < 10mil) Between Pad C19-1(1555mil,77mil) on Top Layer And Track (1545mil,99.994mil)(1565mil,99.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.93mil < 10mil) Between Pad C19-2(1555mil,123mil) on Top Layer And Track (1539.994mil,145mil)(1539.994mil,165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.93mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C19-2(1555mil,123mil) on Top Layer And Track (1543.622mil,64.567mil)(1543.622mil,135.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.208mil < 10mil) Between Pad C19-2(1555mil,123mil) on Top Layer And Track (1545mil,99.994mil)(1565mil,99.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.208mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.173mil < 10mil) Between Pad C20-1(717mil,300mil) on Top Layer And Text "R11" (706mil,315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C20-1(717mil,300mil) on Top Layer And Text "R12" (706mil,280mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.551mil < 10mil) Between Pad C20-1(717mil,300mil) on Top Layer And Track (704.567mil,283.622mil)(775.433mil,283.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.167mil < 10mil) Between Pad C20-1(717mil,300mil) on Top Layer And Track (739.994mil,290mil)(739.994mil,310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.173mil < 10mil) Between Pad C20-2(763mil,300mil) on Top Layer And Text "R11" (706mil,315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C20-2(763mil,300mil) on Top Layer And Text "R12" (706mil,280mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.551mil < 10mil) Between Pad C20-2(763mil,300mil) on Top Layer And Track (704.567mil,283.622mil)(775.433mil,283.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.208mil < 10mil) Between Pad C20-2(763mil,300mil) on Top Layer And Track (739.994mil,290mil)(739.994mil,310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.208mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C2-1(922.251mil,127mil) on Bottom Layer And Text "Y1" (948mil,140mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.167mil < 10mil) Between Pad C2-1(922.251mil,127mil) on Bottom Layer And Track (912.251mil,149.994mil)(932.251mil,149.994mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad C21-1(460mil,298mil) on Top Layer And Track (450mil,275.006mil)(470mil,275.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.18mil < 10mil) Between Pad C21-2(460mil,252mil) on Top Layer And Track (450mil,275.006mil)(470mil,275.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.18mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C2-2(922.251mil,173mil) on Bottom Layer And Text "Y1" (948mil,140mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.208mil < 10mil) Between Pad C2-2(922.251mil,173mil) on Bottom Layer And Track (912.251mil,149.994mil)(932.251mil,149.994mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.208mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad C22-1(493.307mil,298mil) on Top Layer And Track (483.307mil,275.006mil)(503.307mil,275.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C22-1(493.307mil,298mil) on Top Layer And Track (504.685mil,239.567mil)(504.685mil,310.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.18mil < 10mil) Between Pad C22-2(493.307mil,252mil) on Top Layer And Track (483.307mil,275.006mil)(503.307mil,275.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.18mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C22-2(493.307mil,252mil) on Top Layer And Track (504.685mil,239.567mil)(504.685mil,310.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.38mil < 10mil) Between Pad C3-1(960mil,127mil) on Bottom Layer And Text "Y1" (948mil,140mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.38mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.167mil < 10mil) Between Pad C3-1(960mil,127mil) on Bottom Layer And Track (950mil,149.994mil)(970mil,149.994mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.646mil < 10mil) Between Pad C3-1(960mil,127mil) on Bottom Layer And Track (955.315mil,104.528mil)(994.685mil,104.528mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C3-2(960mil,173mil) on Bottom Layer And Text "Y1" (948mil,140mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.208mil < 10mil) Between Pad C3-2(960mil,173mil) on Bottom Layer And Track (950mil,149.994mil)(970mil,149.994mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.208mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad C4-1(1355.63mil,243mil) on Top Layer And Track (1345.63mil,220.006mil)(1365.63mil,220.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.18mil < 10mil) Between Pad C4-2(1355.63mil,197mil) on Top Layer And Track (1345.63mil,220.006mil)(1365.63mil,220.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.18mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.167mil < 10mil) Between Pad C5-1(1405.63mil,197mil) on Top Layer And Track (1395.63mil,219.994mil)(1415.63mil,219.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.208mil < 10mil) Between Pad C5-2(1405.63mil,243mil) on Top Layer And Track (1395.63mil,219.994mil)(1415.63mil,219.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.208mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C6-1(1545mil,197mil) on Top Layer And Text "C18" (1508mil,196mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C6-1(1545mil,197mil) on Top Layer And Text "C19" (1546mil,164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C6-1(1545mil,197mil) on Top Layer And Text "R7" (1497mil,166mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.167mil < 10mil) Between Pad C6-1(1545mil,197mil) on Top Layer And Track (1535mil,219.994mil)(1555mil,219.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.183mil < 10mil) Between Pad C6-2(1545mil,243mil) on Top Layer And Text "C18" (1508mil,196mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.183mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.208mil < 10mil) Between Pad C6-2(1545mil,243mil) on Top Layer And Track (1535mil,219.994mil)(1555mil,219.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.208mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C7-1(1595.63mil,197mil) on Top Layer And Text "C18" (1508mil,196mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C7-1(1595.63mil,197mil) on Top Layer And Text "C19" (1546mil,164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C7-1(1595.63mil,197mil) on Top Layer And Text "C6" (1615mil,175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.167mil < 10mil) Between Pad C7-1(1595.63mil,197mil) on Top Layer And Track (1585.63mil,219.994mil)(1605.63mil,219.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.199mil < 10mil) Between Pad C7-2(1595.63mil,243mil) on Top Layer And Text "C18" (1508mil,196mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.199mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.189mil < 10mil) Between Pad C7-2(1595.63mil,243mil) on Top Layer And Text "C6" (1615mil,175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.208mil < 10mil) Between Pad C7-2(1595.63mil,243mil) on Top Layer And Track (1585.63mil,219.994mil)(1605.63mil,219.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.208mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C8-1(1237mil,295mil) on Bottom Layer And Text "C14" (1220mil,315mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.167mil < 10mil) Between Pad C8-1(1237mil,295mil) on Bottom Layer And Track (1259.994mil,285mil)(1259.994mil,305mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C8-2(1283mil,295mil) on Bottom Layer And Text "C14" (1220mil,315mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.208mil < 10mil) Between Pad C8-2(1283mil,295mil) on Bottom Layer And Track (1259.994mil,285mil)(1259.994mil,305mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.208mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad C9-1(983mil,25mil) on Top Layer And Track (960.006mil,15mil)(960.006mil,35mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.18mil < 10mil) Between Pad C9-2(937mil,25mil) on Top Layer And Track (960.006mil,15mil)(960.006mil,35mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.18mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad FB1-1(1337.084mil,29.783mil) on Bottom Layer And Track (1325.274mil,61.279mil)(1348.896mil,61.279mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad FB1-2(1337.084mil,92.776mil) on Bottom Layer And Track (1325.274mil,61.279mil)(1348.896mil,61.279mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad IC?-1(432.598mil,284.213mil) on Bottom Layer And Track (407.008mil,260.591mil)(407.008mil,307.835mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad IC?-1(432.598mil,284.213mil) on Bottom Layer And Track (412.441mil,246.811mil)(527.559mil,246.811mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC?-2(470mil,284.213mil) on Bottom Layer And Text "J?" (520.654mil,278.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad IC?-2(470mil,284.213mil) on Bottom Layer And Track (412.441mil,246.811mil)(527.559mil,246.811mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC?-3(507.402mil,284.213mil) on Bottom Layer And Text "J?" (520.654mil,278.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad IC?-3(507.402mil,284.213mil) on Bottom Layer And Track (412.441mil,246.811mil)(527.559mil,246.811mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad IC?-4(507.402mil,185.787mil) on Bottom Layer And Track (412.441mil,223.189mil)(527.559mil,223.189mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad IC?-5(470mil,185.787mil) on Bottom Layer And Track (412.441mil,223.189mil)(527.559mil,223.189mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad IC?-6(432.598mil,185.787mil) on Bottom Layer And Track (412.441mil,223.189mil)(527.559mil,223.189mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-20(1297.559mil,191.437mil) on Top Layer And Text "C4" (1265.63mil,200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-21(1297.559mil,211.122mil) on Top Layer And Text "C4" (1265.63mil,200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-22(1297.559mil,230.807mil) on Top Layer And Text "C4" (1265.63mil,200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.602mil < 10mil) Between Pad IC2-23(1297.559mil,250.492mil) on Top Layer And Text "L1" (1285.63mil,260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.602mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-24(1297.559mil,270.177mil) on Top Layer And Text "L1" (1285.63mil,260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.724mil < 10mil) Between Pad IC2-25(1270mil,297.736mil) on Top Layer And Text "L1" (1285.63mil,260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.743mil < 10mil) Between Pad IC2-37(1025.906mil,270.177mil) on Top Layer And Track (924.567mil,276.378mil)(995.433mil,276.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.743mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-49(1161.732mil,161.909mil) on Top Layer And Text "C4" (1265.63mil,200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.693mil < 10mil) Between Pad IC2-49(1161.732mil,161.909mil) on Top Layer And Text "L1" (1285.63mil,260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC3-A1(72.252mil,166.874mil) on Bottom Layer And Text "C17" (128mil,159mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.916mil < 10mil) Between Pad IC3-A1(72.252mil,166.874mil) on Bottom Layer And Track (54.378mil,133.252mil)(54.378mil,166.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.681mil < 10mil) Between Pad IC3-A1(72.252mil,166.874mil) on Bottom Layer And Track (54.378mil,166.874mil)(72.252mil,184.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.681mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.939mil < 10mil) Between Pad IC3-A1(72.252mil,166.874mil) on Bottom Layer And Track (72.252mil,184.748mil)(121.622mil,184.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.94mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.404mil < 10mil) Between Pad IC3-A2(72.252mil,151.126mil) on Bottom Layer And Text "C17" (128mil,159mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.404mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.916mil < 10mil) Between Pad IC3-A2(72.252mil,151.126mil) on Bottom Layer And Track (54.378mil,133.252mil)(121.622mil,133.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.916mil < 10mil) Between Pad IC3-A2(72.252mil,151.126mil) on Bottom Layer And Track (54.378mil,133.252mil)(54.378mil,166.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.682mil < 10mil) Between Pad IC3-B1(88mil,166.874mil) on Bottom Layer And Text "C17" (128mil,159mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.682mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.916mil < 10mil) Between Pad IC3-B1(88mil,166.874mil) on Bottom Layer And Track (72.252mil,184.748mil)(121.622mil,184.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.019mil < 10mil) Between Pad IC3-B2(88mil,151.126mil) on Bottom Layer And Text "C17" (128mil,159mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.019mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.916mil < 10mil) Between Pad IC3-B2(88mil,151.126mil) on Bottom Layer And Track (54.378mil,133.252mil)(121.622mil,133.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.65mil < 10mil) Between Pad IC3-C1(103.748mil,166.874mil) on Bottom Layer And Text "C17" (128mil,159mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.65mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.916mil < 10mil) Between Pad IC3-C1(103.748mil,166.874mil) on Bottom Layer And Track (121.622mil,133.252mil)(121.622mil,184.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.916mil < 10mil) Between Pad IC3-C1(103.748mil,166.874mil) on Bottom Layer And Track (72.252mil,184.748mil)(121.622mil,184.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.65mil < 10mil) Between Pad IC3-C2(103.748mil,151.126mil) on Bottom Layer And Text "C17" (128mil,159mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.65mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.916mil < 10mil) Between Pad IC3-C2(103.748mil,151.126mil) on Bottom Layer And Track (121.622mil,133.252mil)(121.622mil,184.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.916mil < 10mil) Between Pad IC3-C2(103.748mil,151.126mil) on Bottom Layer And Track (54.378mil,133.252mil)(121.622mil,133.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.632mil < 10mil) Between Pad IC4-1(1549.055mil,99.528mil) on Bottom Layer And Track (1565mil,115mil)(1765mil,115mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.632mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC4-1(1549.055mil,99.528mil) on Bottom Layer And Track (1565mil,15mil)(1565mil,115mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC4-2(1549.055mil,79.843mil) on Bottom Layer And Track (1565mil,15mil)(1565mil,115mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC4-3(1549.055mil,60.157mil) on Bottom Layer And Track (1565mil,15mil)(1565mil,115mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC4-4(1549.055mil,40.472mil) on Bottom Layer And Track (1565mil,15mil)(1565mil,115mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.291mil < 10mil) Between Pad IC5-1(580mil,285mil) on Top Layer And Track (551.929mil,239.567mil)(551.929mil,310.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.291mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.291mil < 10mil) Between Pad IC5-2(580mil,265.315mil) on Top Layer And Track (551.929mil,239.567mil)(551.929mil,310.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.291mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.291mil < 10mil) Between Pad IC5-3(580mil,245.63mil) on Top Layer And Track (551.929mil,239.567mil)(551.929mil,310.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.291mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad J?-11(541.929mil,69.685mil) on Bottom Layer And Track (551.772mil,-14.961mil)(551.772mil,24.409mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad J?-8(856.89mil,69.685mil) on Bottom Layer And Track (847.047mil,-14.961mil)(847.047mil,24.409mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Pad L1-1(1353.976mil,275mil) on Top Layer And Track (1375.63mil,269.094mil)(1375.63mil,280.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.137mil < 10mil) Between Pad L1-2(1397.284mil,275mil) on Top Layer And Track (1375.63mil,269.094mil)(1375.63mil,280.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.137mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Pad L2-1(1553.976mil,275mil) on Top Layer And Track (1575.63mil,269.094mil)(1575.63mil,280.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.137mil < 10mil) Between Pad L2-2(1597.284mil,275mil) on Top Layer And Track (1575.63mil,269.094mil)(1575.63mil,280.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.137mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad L3-1(1119.567mil,270mil) on Bottom Layer And Track (1155mil,249.331mil)(1155mil,290.669mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.929mil < 10mil) Between Pad L3-2(1190.433mil,270mil) on Bottom Layer And Text "C14" (1220mil,315mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.929mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad L3-2(1190.433mil,270mil) on Bottom Layer And Track (1155mil,249.331mil)(1155mil,290.669mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L4-1(38.567mil,227mil) on Bottom Layer And Text "C16" (37mil,214mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.466mil < 10mil) Between Pad L4-1(38.567mil,227mil) on Bottom Layer And Text "C17" (128mil,159mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.466mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L4-1(38.567mil,227mil) on Bottom Layer And Text "IC3" (105mil,243mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad L4-1(38.567mil,227mil) on Bottom Layer And Track (74mil,206.331mil)(74mil,247.669mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.466mil < 10mil) Between Pad L4-2(109.433mil,227mil) on Bottom Layer And Text "C17" (128mil,159mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.466mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L4-2(109.433mil,227mil) on Bottom Layer And Text "IC3" (105mil,243mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.772mil < 10mil) Between Pad L4-2(109.433mil,227mil) on Bottom Layer And Track (121.622mil,133.252mil)(121.622mil,184.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.071mil < 10mil) Between Pad L4-2(109.433mil,227mil) on Bottom Layer And Track (140.079mil,81.575mil)(140.079mil,278.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.071mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.772mil < 10mil) Between Pad L4-2(109.433mil,227mil) on Bottom Layer And Track (72.252mil,184.748mil)(121.622mil,184.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad L4-2(109.433mil,227mil) on Bottom Layer And Track (74mil,206.331mil)(74mil,247.669mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.22mil < 10mil) Between Pad LPF1-1(1450.039mil,301.969mil) on Top Layer And Text "LPF1" (1420.63mil,325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.566mil < 10mil) Between Pad LPF1-1(1450.039mil,301.969mil) on Top Layer And Track (1435.63mil,250mil)(1435.63mil,299.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.566mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LPF1-1(1450.039mil,301.969mil) on Top Layer And Track (1435.63mil,300mil)(1514.37mil,300mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.22mil < 10mil) Between Pad LPF1-2(1475.63mil,301.969mil) on Top Layer And Text "LPF1" (1420.63mil,325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LPF1-2(1475.63mil,301.969mil) on Top Layer And Track (1435.63mil,300mil)(1514.37mil,300mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.321mil < 10mil) Between Pad LPF1-3(1501.221mil,301.969mil) on Top Layer And Text "LPF1" (1420.63mil,325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.321mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LPF1-3(1501.221mil,301.969mil) on Top Layer And Track (1435.63mil,300mil)(1514.37mil,300mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.566mil < 10mil) Between Pad LPF1-3(1501.221mil,301.969mil) on Top Layer And Track (1515.63mil,250.787mil)(1515.63mil,300mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.566mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LPF1-4(1515mil,275mil) on Top Layer And Track (1515.63mil,250.787mil)(1515.63mil,300mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.95mil < 10mil) Between Pad LPF1-5(1501.221mil,248.031mil) on Top Layer And Text "C18" (1508mil,196mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.95mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LPF1-5(1501.221mil,248.031mil) on Top Layer And Text "C5" (1495.63mil,235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LPF1-5(1501.221mil,248.031mil) on Top Layer And Track (1435.63mil,250mil)(1514.37mil,250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.566mil < 10mil) Between Pad LPF1-5(1501.221mil,248.031mil) on Top Layer And Track (1515.63mil,250.787mil)(1515.63mil,300mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.566mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LPF1-6(1475.63mil,248.031mil) on Top Layer And Text "C5" (1495.63mil,235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LPF1-6(1475.63mil,248.031mil) on Top Layer And Track (1435.63mil,250mil)(1514.37mil,250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LPF1-7(1450.039mil,248.031mil) on Top Layer And Text "C5" (1495.63mil,235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.566mil < 10mil) Between Pad LPF1-7(1450.039mil,248.031mil) on Top Layer And Track (1435.63mil,250mil)(1435.63mil,299.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.566mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LPF1-7(1450.039mil,248.031mil) on Top Layer And Track (1435.63mil,250mil)(1514.37mil,250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LPF1-8(1436.26mil,275mil) on Top Layer And Track (1435.63mil,250mil)(1435.63mil,299.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.461mil < 10mil) Between Pad P1-1(875mil,255mil) on Top Layer And Track (838.622mil,199.567mil)(838.622mil,270.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.461mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.995mil < 10mil) Between Pad P2-1(245mil,255mil) on Top Layer And Text "R2" (271mil,250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.671mil < 10mil) Between Pad P2-1(245mil,255mil) on Top Layer And Track (269.567mil,218.622mil)(340.433mil,218.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.671mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R10-1(528.307mil,252mil) on Top Layer And Track (504.685mil,239.567mil)(504.685mil,310.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R10-1(528.307mil,252mil) on Top Layer And Track (551.929mil,239.567mil)(551.929mil,310.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R10-2(528.307mil,298mil) on Top Layer And Track (504.685mil,239.567mil)(504.685mil,310.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R10-2(528.307mil,298mil) on Top Layer And Track (551.929mil,239.567mil)(551.929mil,310.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R1-1(815mil,212mil) on Top Layer And Track (791.378mil,199.567mil)(791.378mil,270.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R1-1(815mil,212mil) on Top Layer And Track (838.622mil,199.567mil)(838.622mil,270.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.173mil < 10mil) Between Pad R11-1(763mil,260mil) on Top Layer And Text "R12" (706mil,280mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R11-1(763mil,260mil) on Top Layer And Text "R9" (706mil,245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R11-1(763mil,260mil) on Top Layer And Track (704.567mil,236.378mil)(775.433mil,236.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R11-1(763mil,260mil) on Top Layer And Track (704.567mil,248.622mil)(775.433mil,248.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R11-1(763mil,260mil) on Top Layer And Track (704.567mil,283.622mil)(775.433mil,283.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.173mil < 10mil) Between Pad R11-2(717mil,260mil) on Top Layer And Text "R12" (706mil,280mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R11-2(717mil,260mil) on Top Layer And Text "R9" (706mil,245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R11-2(717mil,260mil) on Top Layer And Track (704.567mil,236.378mil)(775.433mil,236.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R11-2(717mil,260mil) on Top Layer And Track (704.567mil,248.622mil)(775.433mil,248.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R11-2(717mil,260mil) on Top Layer And Track (704.567mil,283.622mil)(775.433mil,283.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R1-2(815mil,258mil) on Top Layer And Track (791.378mil,199.567mil)(791.378mil,270.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R1-2(815mil,258mil) on Top Layer And Track (838.622mil,199.567mil)(838.622mil,270.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.25mil < 10mil) Between Pad R12-1(763mil,225mil) on Top Layer And Text "R9" (706mil,245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.25mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R12-1(763mil,225mil) on Top Layer And Track (704.567mil,201.378mil)(775.433mil,201.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R12-1(763mil,225mil) on Top Layer And Track (704.567mil,213.622mil)(775.433mil,213.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R12-1(763mil,225mil) on Top Layer And Track (704.567mil,236.378mil)(775.433mil,236.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R12-1(763mil,225mil) on Top Layer And Track (704.567mil,248.622mil)(775.433mil,248.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.173mil < 10mil) Between Pad R12-2(717mil,225mil) on Top Layer And Text "R9" (706mil,245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R12-2(717mil,225mil) on Top Layer And Track (704.567mil,201.378mil)(775.433mil,201.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R12-2(717mil,225mil) on Top Layer And Track (704.567mil,213.622mil)(775.433mil,213.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R12-2(717mil,225mil) on Top Layer And Track (704.567mil,236.378mil)(775.433mil,236.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R12-2(717mil,225mil) on Top Layer And Track (704.567mil,248.622mil)(775.433mil,248.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R2-1(328mil,195mil) on Top Layer And Track (269.567mil,171.378mil)(340.433mil,171.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R2-1(328mil,195mil) on Top Layer And Track (269.567mil,218.622mil)(340.433mil,218.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R2-2(282mil,195mil) on Top Layer And Track (269.567mil,171.378mil)(340.433mil,171.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R2-2(282mil,195mil) on Top Layer And Track (269.567mil,218.622mil)(340.433mil,218.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R4-1(1265mil,132mil) on Bottom Layer And Text "C10" (1331mil,124mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R4-1(1265mil,132mil) on Bottom Layer And Track (1241.378mil,119.567mil)(1241.378mil,190.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R4-1(1265mil,132mil) on Bottom Layer And Track (1288.622mil,119.567mil)(1288.622mil,190.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R4-2(1265mil,178mil) on Bottom Layer And Text "C15" (1215mil,205mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R4-2(1265mil,178mil) on Bottom Layer And Track (1241.378mil,119.567mil)(1241.378mil,190.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R4-2(1265mil,178mil) on Bottom Layer And Track (1288.622mil,119.567mil)(1288.622mil,190.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R5-1(983mil,300mil) on Top Layer And Track (924.567mil,276.378mil)(995.433mil,276.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R5-1(983mil,300mil) on Top Layer And Track (924.567mil,323.622mil)(995.433mil,323.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R5-2(937mil,300mil) on Top Layer And Track (924.567mil,276.378mil)(995.433mil,276.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R5-2(937mil,300mil) on Top Layer And Track (924.567mil,323.622mil)(995.433mil,323.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R6-1(1135mil,98mil) on Bottom Layer And Track (1111.378mil,39.567mil)(1111.378mil,110.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R6-1(1135mil,98mil) on Bottom Layer And Track (1158.622mil,39.567mil)(1158.622mil,110.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R6-2(1135mil,52mil) on Bottom Layer And Track (1111.378mil,39.567mil)(1111.378mil,110.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R6-2(1135mil,52mil) on Bottom Layer And Track (1158.622mil,39.567mil)(1158.622mil,110.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R7-1(1520mil,77mil) on Top Layer And Track (1496.378mil,64.567mil)(1496.378mil,135.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R7-1(1520mil,77mil) on Top Layer And Track (1508.622mil,64.567mil)(1508.622mil,135.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R7-1(1520mil,77mil) on Top Layer And Track (1543.622mil,64.567mil)(1543.622mil,135.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R7-2(1520mil,123mil) on Top Layer And Track (1496.378mil,64.567mil)(1496.378mil,135.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R7-2(1520mil,123mil) on Top Layer And Track (1508.622mil,64.567mil)(1508.622mil,135.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.453mil < 10mil) Between Pad R7-2(1520mil,123mil) on Top Layer And Track (1539.994mil,145mil)(1539.994mil,165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.453mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R7-2(1520mil,123mil) on Top Layer And Track (1543.622mil,64.567mil)(1543.622mil,135.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R8-1(1485mil,77mil) on Top Layer And Track (1461.378mil,64.567mil)(1461.378mil,135.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R8-1(1485mil,77mil) on Top Layer And Track (1496.378mil,64.567mil)(1496.378mil,135.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R8-1(1485mil,77mil) on Top Layer And Track (1508.622mil,64.567mil)(1508.622mil,135.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R8-2(1485mil,123mil) on Top Layer And Track (1461.378mil,64.567mil)(1461.378mil,135.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R8-2(1485mil,123mil) on Top Layer And Track (1496.378mil,64.567mil)(1496.378mil,135.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R8-2(1485mil,123mil) on Top Layer And Track (1508.622mil,64.567mil)(1508.622mil,135.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R9-1(717mil,190mil) on Top Layer And Track (704.567mil,166.378mil)(775.433mil,166.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R9-1(717mil,190mil) on Top Layer And Track (704.567mil,201.378mil)(775.433mil,201.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R9-1(717mil,190mil) on Top Layer And Track (704.567mil,213.622mil)(775.433mil,213.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R9-2(763mil,190mil) on Top Layer And Track (704.567mil,166.378mil)(775.433mil,166.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R9-2(763mil,190mil) on Top Layer And Track (704.567mil,201.378mil)(775.433mil,201.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R9-2(763mil,190mil) on Top Layer And Track (704.567mil,213.622mil)(775.433mil,213.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad Y1-1(925.787mil,75mil) on Bottom Layer And Track (955.315mil,104.528mil)(994.685mil,104.528mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad Y1-1(925.787mil,75mil) on Bottom Layer And Track (955.315mil,45.472mil)(994.685mil,45.472mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.472mil < 10mil) Between Pad Y1-2(1024.213mil,75mil) on Bottom Layer And Track (955.315mil,104.528mil)(994.685mil,104.528mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad Y1-2(1024.213mil,75mil) on Bottom Layer And Track (955.315mil,45.472mil)(994.685mil,45.472mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Y2-1(1391.063mil,133.425mil) on Bottom Layer And Text "DS1" (1437mil,136mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Y2-1(1391.063mil,133.425mil) on Bottom Layer And Text "FB1" (1382.084mil,147.28mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.821mil < 10mil) Between Pad Y2-2(1391.063mil,186.575mil) on Bottom Layer And Text "DS1" (1437mil,136mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.821mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.536mil < 10mil) Between Pad Y2-2(1391.063mil,186.575mil) on Bottom Layer And Text "FB1" (1382.084mil,147.28mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.536mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.821mil < 10mil) Between Pad Y2-3(1430.433mil,186.575mil) on Bottom Layer And Text "DS1" (1437mil,136mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.821mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Y2-4(1430.433mil,133.425mil) on Bottom Layer And Text "DS1" (1437mil,136mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
Rule Violations :270

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (1365.472mil,132.441mil) on Bottom Overlay And Text "DS1" (1437mil,136mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (1365.472mil,132.441mil) on Bottom Overlay And Text "DS1" (1437mil,136mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.74mil < 10mil) Between Arc (1424.449mil,311.417mil) on Top Overlay And Text "LPF1" (1420.63mil,325mil) on Top Overlay Silk Text to Silk Clearance [0.74mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (54.378mil,184.748mil) on Bottom Overlay And Text "C17" (128mil,159mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C10" (1331mil,124mil) on Bottom Overlay And Text "FB1" (1382.084mil,147.28mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.646mil < 10mil) Between Text "C10" (1331mil,124mil) on Bottom Overlay And Track (1241.378mil,119.567mil)(1241.378mil,190.433mil) on Bottom Overlay Silk Text to Silk Clearance [6.646mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C10" (1331mil,124mil) on Bottom Overlay And Track (1288.622mil,119.567mil)(1288.622mil,190.433mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C10" (1331mil,124mil) on Bottom Overlay And Track (1295mil,155.006mil)(1315mil,155.006mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.019mil < 10mil) Between Text "C12" (1236mil,139mil) on Bottom Overlay And Text "C15" (1215mil,205mil) on Bottom Overlay Silk Text to Silk Clearance [0.019mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C12" (1236mil,139mil) on Bottom Overlay And Text "R6" (1158mil,141mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C12" (1236mil,139mil) on Bottom Overlay And Track (1241.378mil,119.567mil)(1241.378mil,190.433mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.024mil < 10mil) Between Text "C13" (1371mil,219mil) on Bottom Overlay And Text "R4" (1288mil,221mil) on Bottom Overlay Silk Text to Silk Clearance [2.024mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C14" (1220mil,315mil) on Bottom Overlay And Track (1259.994mil,285mil)(1259.994mil,305mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.826mil < 10mil) Between Text "C14" (1220mil,315mil) on Bottom Overlay And Track (1260.006mil,250mil)(1260.006mil,270mil) on Bottom Overlay Silk Text to Silk Clearance [7.826mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C15" (1215mil,205mil) on Bottom Overlay And Track (1241.378mil,119.567mil)(1241.378mil,190.433mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (3.189mil < 10mil) Between Text "C15" (1215mil,205mil) on Bottom Overlay And Track (1260.006mil,215mil)(1260.006mil,235mil) on Bottom Overlay Silk Text to Silk Clearance [3.189mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C15" (1215mil,205mil) on Bottom Overlay And Track (1288.622mil,119.567mil)(1288.622mil,190.433mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C16" (37mil,214mil) on Bottom Overlay And Text "IC3" (105mil,243mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C17" (128mil,159mil) on Bottom Overlay And Track (121.622mil,133.252mil)(121.622mil,184.748mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.142mil < 10mil) Between Text "C17" (128mil,159mil) on Bottom Overlay And Track (140.079mil,81.575mil)(140.079mil,278.425mil) on Bottom Overlay Silk Text to Silk Clearance [5.142mil]
   Violation between Silk To Silk Clearance Constraint: (4.21mil < 10mil) Between Text "C17" (128mil,159mil) on Bottom Overlay And Track (54.378mil,133.252mil)(54.378mil,166.874mil) on Bottom Overlay Silk Text to Silk Clearance [4.21mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C17" (128mil,159mil) on Bottom Overlay And Track (54.378mil,166.874mil)(72.252mil,184.748mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C17" (128mil,159mil) on Bottom Overlay And Track (72.252mil,184.748mil)(121.622mil,184.748mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C18" (1508mil,196mil) on Top Overlay And Text "C19" (1546mil,164mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.37mil < 10mil) Between Text "C18" (1508mil,196mil) on Top Overlay And Text "C5" (1495.63mil,235mil) on Top Overlay Silk Text to Silk Clearance [6.37mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C18" (1508mil,196mil) on Top Overlay And Text "C6" (1615mil,175mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C18" (1508mil,196mil) on Top Overlay And Text "R7" (1497mil,166mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.087mil < 10mil) Between Text "C18" (1508mil,196mil) on Top Overlay And Text "R8" (1458mil,166mil) on Top Overlay Silk Text to Silk Clearance [1.087mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C18" (1508mil,196mil) on Top Overlay And Track (1535mil,219.994mil)(1555mil,219.994mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C18" (1508mil,196mil) on Top Overlay And Track (1585.63mil,219.994mil)(1605.63mil,219.994mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C19" (1546mil,164mil) on Top Overlay And Text "C6" (1615mil,175mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C19" (1546mil,164mil) on Top Overlay And Text "R7" (1497mil,166mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C19" (1546mil,164mil) on Top Overlay And Track (1539.994mil,145mil)(1539.994mil,165mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C2" (931mil,214mil) on Bottom Overlay And Text "C3" (969mil,214mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.477mil < 10mil) Between Text "C20" (708mil,341mil) on Top Overlay And Text "R1" (792mil,301mil) on Top Overlay Silk Text to Silk Clearance [7.477mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C20" (708mil,341mil) on Top Overlay And Text "R11" (706mil,315mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C21" (451mil,339mil) on Top Overlay And Text "C22" (484mil,339mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C21" (451mil,339mil) on Top Overlay And Text "R10" (506mil,341mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C22" (484mil,339mil) on Top Overlay And Text "IC5" (562mil,346mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C22" (484mil,339mil) on Top Overlay And Text "R10" (506mil,341mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.041mil < 10mil) Between Text "C5" (1495.63mil,235mil) on Top Overlay And Text "R7" (1497mil,166mil) on Top Overlay Silk Text to Silk Clearance [5.041mil]
   Violation between Silk To Silk Clearance Constraint: (3.019mil < 10mil) Between Text "C5" (1495.63mil,235mil) on Top Overlay And Text "R8" (1458mil,166mil) on Top Overlay Silk Text to Silk Clearance [3.019mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C6" (1615mil,175mil) on Top Overlay And Track (1585.63mil,219.994mil)(1605.63mil,219.994mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.056mil < 10mil) Between Text "C7" (1665.63mil,220mil) on Top Overlay And Track (1652.992mil,267.52mil)(1652.992mil,332.48mil) on Top Overlay Silk Text to Silk Clearance [0.056mil]
   Violation between Silk To Silk Clearance Constraint: (0.056mil < 10mil) Between Text "C7" (1665.63mil,220mil) on Top Overlay And Track (1652.992mil,267.52mil)(1748.465mil,267.52mil) on Top Overlay Silk Text to Silk Clearance [0.056mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "DS1" (1437mil,136mil) on Bottom Overlay And Text "FB1" (1382.084mil,147.28mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "FB1" (1382.084mil,147.28mil) on Bottom Overlay And Track (1295mil,155.006mil)(1315mil,155.006mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "IC3" (105mil,243mil) on Bottom Overlay And Track (74mil,206.331mil)(74mil,247.669mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "IC5" (562mil,346mil) on Top Overlay And Text "R10" (506mil,341mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.024mil < 10mil) Between Text "R1" (792mil,301mil) on Top Overlay And Text "R12" (706mil,280mil) on Top Overlay Silk Text to Silk Clearance [5.024mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R11" (706mil,315mil) on Top Overlay And Text "R12" (706mil,280mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R11" (706mil,315mil) on Top Overlay And Track (739.994mil,290mil)(739.994mil,310mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R12" (706mil,280mil) on Top Overlay And Text "R9" (706mil,245mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R12" (706mil,280mil) on Top Overlay And Track (704.567mil,283.622mil)(775.433mil,283.622mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R12" (706mil,280mil) on Top Overlay And Track (739.994mil,290mil)(739.994mil,310mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.133mil < 10mil) Between Text "R12" (706mil,280mil) on Top Overlay And Track (791.378mil,199.567mil)(791.378mil,270.433mil) on Top Overlay Silk Text to Silk Clearance [6.133mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R4" (1288mil,221mil) on Bottom Overlay And Track (1260.006mil,215mil)(1260.006mil,235mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.948mil < 10mil) Between Text "R4" (1288mil,221mil) on Bottom Overlay And Track (1260.006mil,250mil)(1260.006mil,270mil) on Bottom Overlay Silk Text to Silk Clearance [0.948mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R7" (1497mil,166mil) on Top Overlay And Text "R8" (1458mil,166mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.042mil < 10mil) Between Text "R7" (1497mil,166mil) on Top Overlay And Track (1539.994mil,145mil)(1539.994mil,165mil) on Top Overlay Silk Text to Silk Clearance [5.042mil]
   Violation between Silk To Silk Clearance Constraint: (0.622mil < 10mil) Between Text "R9" (706mil,245mil) on Top Overlay And Track (704.567mil,236.378mil)(775.433mil,236.378mil) on Top Overlay Silk Text to Silk Clearance [0.622mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R9" (706mil,245mil) on Top Overlay And Track (704.567mil,248.622mil)(775.433mil,248.622mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.632mil < 10mil) Between Text "R9" (706mil,245mil) on Top Overlay And Track (704.567mil,283.622mil)(775.433mil,283.622mil) on Top Overlay Silk Text to Silk Clearance [0.632mil]
   Violation between Silk To Silk Clearance Constraint: (7.043mil < 10mil) Between Text "R9" (706mil,245mil) on Top Overlay And Track (739.994mil,290mil)(739.994mil,310mil) on Top Overlay Silk Text to Silk Clearance [7.043mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "Y1" (948mil,140mil) on Bottom Overlay And Track (912.251mil,149.994mil)(932.251mil,149.994mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (3.997mil < 10mil) Between Text "Y1" (948mil,140mil) on Bottom Overlay And Track (950mil,149.994mil)(970mil,149.994mil) on Bottom Overlay Silk Text to Silk Clearance [3.997mil]
Rule Violations :66

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 450
Waived Violations : 0
Time Elapsed        : 00:00:01