<!DOCTYPE html><html lang="en"><head><title>Static News</title><meta charSet="utf-8"/><meta name="description" content="Static delayed Hacker News."/><meta name="theme-color" media="(prefers-color-scheme: light)" content="white"/><meta name="theme-color" media="(prefers-color-scheme: dark)" content="#1d1f21"/><meta name="viewport" content="width=device-width,initial-scale=1.0"/><meta name="application-name" content="Static News"/><meta name="apple-mobile-web-app-title" content="Static News"/><meta name="apple-mobile-web-app-capable" content="yes"/><meta name="mobile-web-app-capable" content="yes"/><meta name="apple-mobile-web-app-status-bar-style" content="#1d1f21"/><link rel="preload" href="styles.css?v=1702803670708" as="style"/><link rel="stylesheet" href="styles.css?v=1702803670708"/></head><body><div id="container"><div id="inner"><header><a href="/">Static News</a><a href="/about">about</a></header><div id="content"><div><div id="title"><a href="https://spectrum.ieee.org/cfet-intel-samsung-tsmc">Intel, Samsung, and TSMC Demo 3D-Stacked Transistors</a> <span class="domain">(<a href="https://spectrum.ieee.org">spectrum.ieee.org</a>)</span></div><div class="subtext"><span>jnord</span> | <span>63 comments</span></div><br/><div><div id="38669879" class="c"><input type="checkbox" id="c-38669879" checked=""/><div class="controls bullet"><span class="by">tambourine_man</span><span>|</span><a href="#38669384">next</a><span>|</span><label class="collapse" for="c-38669879">[-]</label><label class="expand" for="c-38669879">[17 more]</label></div><br/><div class="children"><div class="content">It’s fun to be just a curious bystander for many years in this industry.<p>Every now and then Moore’s law hits a roadblock. Some experts see that as a clear sign that  it’s reaching its end. Others that it’s already dead, because actually, the price per transistor has increased. Others that it’s physics, we can approach Y but after X nm it can’t be done.<p>Then you read others that claim that Intel has just been lazy enjoying its almost monopoly for the past decade and was caught off guard by TSMC’s ultraviolet prowess. Or people who really know how the sausage is made, like Jim Keller, enthusiastically stating that we are nowhere near  any major fundamental limitation and can expect 1000X improvement in the years to come at least.<p>Anyway, it’s really fun to watch, like I said. Hard to think of a field with such rollercoaster-like forecasting while still delivering unparalleled growth in such a steady state for decades.</div><br/><div id="38669949" class="c"><input type="checkbox" id="c-38669949" checked=""/><div class="controls bullet"><span class="by">zozbot234</span><span>|</span><a href="#38669879">parent</a><span>|</span><a href="#38670909">next</a><span>|</span><label class="collapse" for="c-38669949">[-]</label><label class="expand" for="c-38669949">[12 more]</label></div><br/><div class="children"><div class="content">The limitations are very real. Dennard scaling has been dead since the mid-2000s (that is, power use per unit area has been increasing, even though energy use per logic operation <i>is</i> very much dropping at leading edge nodes) which means an increasing fraction of all silicon has to be &quot;dark&quot;, power-gated and only used for the rare accelerated workload.  Additionally, recent nodes have seen very little improvement in SRAM cell size which is used for register files and caches.  So perhaps we&#x27;ll be seeing relatively smaller caches per core in the future, and the addition of eDRAM (either on-die or on a separate chiplet) as a new, slower L4 level to partially cope with that.</div><br/><div id="38670947" class="c"><input type="checkbox" id="c-38670947" checked=""/><div class="controls bullet"><span class="by">projectileboy</span><span>|</span><a href="#38669879">root</a><span>|</span><a href="#38669949">parent</a><span>|</span><a href="#38670093">next</a><span>|</span><label class="collapse" for="c-38670947">[-]</label><label class="expand" for="c-38670947">[2 more]</label></div><br/><div class="children"><div class="content">I&#x27;m ignorant of this space, but it seems like the obvious solution for heat dissipation is to layer lattices and not solid layers, in order to increase the overall surface area of the chip. I assume the manufacturing is too difficult...?</div><br/><div id="38671123" class="c"><input type="checkbox" id="c-38671123" checked=""/><div class="controls bullet"><span class="by">fooker</span><span>|</span><a href="#38669879">root</a><span>|</span><a href="#38670947">parent</a><span>|</span><a href="#38670093">next</a><span>|</span><label class="collapse" for="c-38671123">[-]</label><label class="expand" for="c-38671123">[1 more]</label></div><br/><div class="children"><div class="content">That&#x27;s one of the promises of 3D stacked transistors, yes.</div><br/></div></div></div></div><div id="38670093" class="c"><input type="checkbox" id="c-38670093" checked=""/><div class="controls bullet"><span class="by">mikepurvis</span><span>|</span><a href="#38669879">root</a><span>|</span><a href="#38669949">parent</a><span>|</span><a href="#38670947">prev</a><span>|</span><a href="#38670909">next</a><span>|</span><label class="collapse" for="c-38670093">[-]</label><label class="expand" for="c-38670093">[9 more]</label></div><br/><div class="children"><div class="content">What if it went the other way and you got much larger die area dedicated to caches or even on-chip RAM, since that usage is relatively cheaper from a power&#x2F;heat point of view? Or is the process different enough between the two that it just doesn&#x27;t make sense to have them interwoven like that?</div><br/><div id="38670396" class="c"><input type="checkbox" id="c-38670396" checked=""/><div class="controls bullet"><span class="by">treesciencebot</span><span>|</span><a href="#38669879">root</a><span>|</span><a href="#38670093">parent</a><span>|</span><a href="#38670390">next</a><span>|</span><label class="collapse" for="c-38670396">[-]</label><label class="expand" for="c-38670396">[6 more]</label></div><br/><div class="children"><div class="content">The point of SRAM, especially at the L1&#x2F;L2 level is having an extremely high BW and extremely low latency (a few clock cycles). So it is not really an option to put them somewhere else (although L3 and as mentioned other lower level layers) can and are already being put into either separate chiplets in the same PCB w&#x2F;extremely fast ring OR directly on top of the die (3D stacking).</div><br/><div id="38670532" class="c"><input type="checkbox" id="c-38670532" checked=""/><div class="controls bullet"><span class="by">chongli</span><span>|</span><a href="#38669879">root</a><span>|</span><a href="#38670396">parent</a><span>|</span><a href="#38670593">next</a><span>|</span><label class="collapse" for="c-38670532">[-]</label><label class="expand" for="c-38670532">[1 more]</label></div><br/><div class="children"><div class="content">Yeah. The analogy for cache that I like to use is a table at the library. If you think about doing research (the old fashioned way) by looking through a library shelf by shelf and bringing books to your table to read through more closely. If you have a bigger table you can store more books which can speed your lookup times since you don’t need to get up and go back and forth to the shelves.<p>But at some point making your table larger just defeats the purpose of the library itself. Your table becomes the new library, and you have to walk around on it and look up things in these piles of books. So you make a smaller table in the middle of the big table.<p>Your fundamental limitation is how small you can make a memory cell, not how big you want to make a cache. That’s akin to making the books smaller print size so you can fit more on the same size table.</div><br/></div></div><div id="38670593" class="c"><input type="checkbox" id="c-38670593" checked=""/><div class="controls bullet"><span class="by">DeathArrow</span><span>|</span><a href="#38669879">root</a><span>|</span><a href="#38670396">parent</a><span>|</span><a href="#38670532">prev</a><span>|</span><a href="#38670390">next</a><span>|</span><label class="collapse" for="c-38670593">[-]</label><label class="expand" for="c-38670593">[4 more]</label></div><br/><div class="children"><div class="content">Is it possible to use big and fat CPU registers instead of cache? There might be no wasted clock cycles and no delay.</div><br/><div id="38670919" class="c"><input type="checkbox" id="c-38670919" checked=""/><div class="controls bullet"><span class="by">Nevermark</span><span>|</span><a href="#38669879">root</a><span>|</span><a href="#38670593">parent</a><span>|</span><a href="#38670898">next</a><span>|</span><label class="collapse" for="c-38670919">[-]</label><label class="expand" for="c-38670919">[1 more]</label></div><br/><div class="children"><div class="content">A compiler AND processor design amateur here. (Latter in school.)<p>Once you have enough registers, having more mean lowers active utilization for any given instruction (bad use of space, vs. fast pipelined access to cached stack) or higher levels of parallel instruction dispatch (much greater complexity, and even greater inefficiency for branching misses).<p>Then you have to update instruction sets, which could be impossible given how tightly they fit in current instruction sizes.<p>Ergo, increasing register banks is a major architecture &amp; platform change from hardware to software redesign, with heavy end user impact, and a fair chance of decreasing performance.<p>In contrast, anything that improves caching performance is a big non-disruptive win.</div><br/></div></div><div id="38670898" class="c"><input type="checkbox" id="c-38670898" checked=""/><div class="controls bullet"><span class="by">Dylan16807</span><span>|</span><a href="#38669879">root</a><span>|</span><a href="#38670593">parent</a><span>|</span><a href="#38670919">prev</a><span>|</span><a href="#38670390">next</a><span>|</span><label class="collapse" for="c-38670898">[-]</label><label class="expand" for="c-38670898">[2 more]</label></div><br/><div class="children"><div class="content">Registers are quite expensive in space and power, because multiple at once have to be accessible in many places.<p>If you add more registers, the cost per register increases rapidly, and you very quickly hit your limits.<p>If you make registers wider, that&#x27;s still very expensive, <i>and</i> you introduce extra steps to get to your data most of the time.<p>So no, you can&#x27;t do that in a reasonable way.</div><br/><div id="38670945" class="c"><input type="checkbox" id="c-38670945" checked=""/><div class="controls bullet"><span class="by">DeathArrow</span><span>|</span><a href="#38669879">root</a><span>|</span><a href="#38670898">parent</a><span>|</span><a href="#38670390">next</a><span>|</span><label class="collapse" for="c-38670945">[-]</label><label class="expand" for="c-38670945">[1 more]</label></div><br/><div class="children"><div class="content">Thank you!</div><br/></div></div></div></div></div></div></div></div><div id="38670390" class="c"><input type="checkbox" id="c-38670390" checked=""/><div class="controls bullet"><span class="by">adgjlsfhk1</span><span>|</span><a href="#38669879">root</a><span>|</span><a href="#38670093">parent</a><span>|</span><a href="#38670396">prev</a><span>|</span><a href="#38670909">next</a><span>|</span><label class="collapse" for="c-38670390">[-]</label><label class="expand" for="c-38670390">[2 more]</label></div><br/><div class="children"><div class="content">the caches are already ~75% of the space. you can&#x27;t significantly increase that. On die ram is also relatively unlikely due to process differences. my best guess is more 3d cache chips. if we can get the interconnects small enough and fast enough, I could see a future where the logic is stacked on top of a dozen (physical) layers of stacked cache</div><br/><div id="38670761" class="c"><input type="checkbox" id="c-38670761" checked=""/><div class="controls bullet"><span class="by">iopq</span><span>|</span><a href="#38669879">root</a><span>|</span><a href="#38670390">parent</a><span>|</span><a href="#38670909">next</a><span>|</span><label class="collapse" for="c-38670761">[-]</label><label class="expand" for="c-38670761">[1 more]</label></div><br/><div class="children"><div class="content">AMD stacked cache is a significant increase and gives a huge boost in certain gaming scenarios, to the point that it&#x27;s a 100% increase in certain games that rely on huge caches</div><br/></div></div></div></div></div></div></div></div><div id="38670909" class="c"><input type="checkbox" id="c-38670909" checked=""/><div class="controls bullet"><span class="by">ksec</span><span>|</span><a href="#38669879">parent</a><span>|</span><a href="#38669949">prev</a><span>|</span><a href="#38670494">next</a><span>|</span><label class="collapse" for="c-38670909">[-]</label><label class="expand" for="c-38670909">[3 more]</label></div><br/><div class="children"><div class="content">&gt;It’s fun to be just a curious bystander for many years in this industry.
Every now and then Moore’s law hits a roadblock. Some experts see that as a clear sign that it’s reaching its end......<p>That is just mainstream reporting.<p>If one actually went and read the paper referred or what the context was. It was always the same thing. It was all about the economics, all the way back from early 90s. We cant do x node because it would be too expensive to sustain it at a node every two years.<p>Smartphone era ( Referring to Post iPhone launch ) essentially meant we ship an additional ~2 <i>Billions</i> Pocket computer every year including Tablet. That is 5x the most optimistic projection to traditional PC model at 400M &#x2F; year. ( Which we never reached ). And that is ignoring the Server market, Network Market, GPU market, AI Market etc. In terms of transistor and revenue or profits the whole TAM ( Total Addressable Market ) went up at least 10x more than those projection. Which is essentially what scale us from 22nm to now 3nm, and all the way to 2nm and 1.4nm. And my projection of 1nm by 2030 as well. I even wrote on HN in ~2015 I have a hard time to see how we could sustain this post 3nm. At the time when trillion dollar company was thought to be impossible.<p>On the other side of things, the cost projection  to next node ( e.g 2nm ), and next next node (e.g 1.4nm ) was always higher than what its turns out. As with any large project management it is was better to ask and project more in case shit hits the fan. ( Intel 10nm ) But every time TSMC has executed so well.<p>So as you can see there is a projection mismatch at both ends. Which is why the clear sign of progress coming to end keeps being wrong.<p>&gt; and can expect 1000X improvement in the years to come at least.<p>I just want to state that this figure keeps being throw around. It was Jim Keller comparing at the time Intel 14nm ( Which is somewhere close to TSMC N10 ) to hypothetical physics limit. At 3nm we are at least 4x pass that. Depending on how you want to measure it we could reach less than 100x by 2030.<p>AI trend could carries us forward to may be 2035. But we dont have another product category like iPhone. Server at hyperscaler are already at a scale growth is slowing. We will again need to substantially lower the development cost of leading node ( My bet is on the AI &#x2F; Software side ) and some product that continues to grow the TAM. May be Autonomous Vehicles will finally be a thing by 2030s ? ( I doubt it but just throwing in some ides ).</div><br/><div id="38671310" class="c"><input type="checkbox" id="c-38671310" checked=""/><div class="controls bullet"><span class="by">pjmlp</span><span>|</span><a href="#38669879">root</a><span>|</span><a href="#38670909">parent</a><span>|</span><a href="#38671127">next</a><span>|</span><label class="collapse" for="c-38671310">[-]</label><label class="expand" for="c-38671310">[1 more]</label></div><br/><div class="children"><div class="content">However there is a big difference between those &quot;~2 Billions Pocket computer every year including Tablet&quot; and regular computers, so to speak.<p>They are mostly programmed in managed languages, where the respective runtimes and OS collaborate, in order to distribute the computing across all available cores in the best way possible, with little intervention required from the developers side.<p>Additionally, the OS frameworks and language runtimes collaborate in the best way to take advantage of each specific set of CPU capabilities in an almost transparent way.<p>Quite different from the regular POSIX and Win32 applications coded in C and C++, where everything needs to be explicitly taken care of, which is what kind of prevents most of the cool CPU approaches to take off, sitting there idle most of the time.</div><br/></div></div><div id="38671127" class="c"><input type="checkbox" id="c-38671127" checked=""/><div class="controls bullet"><span class="by">oldesthacker</span><span>|</span><a href="#38669879">root</a><span>|</span><a href="#38670909">parent</a><span>|</span><a href="#38671310">prev</a><span>|</span><a href="#38670494">next</a><span>|</span><label class="collapse" for="c-38671127">[-]</label><label class="expand" for="c-38671127">[1 more]</label></div><br/><div class="children"><div class="content">&gt; It was all about the economics, all the way back from early 90s. We cant do x node because it would be too expensive to sustain it at a node every two years.<p>Totally agree.<p>&gt; AI trend could carries us forward to may be 2035. But we dont have another product category like iPhone.<p>There will be fancier iPhones with on board offline Large Language Models and other Foundation Models to talk to, solving all kinds of tasks for you that would require a human assistant today.</div><br/></div></div></div></div></div></div><div id="38669384" class="c"><input type="checkbox" id="c-38669384" checked=""/><div class="controls bullet"><span class="by">ChuckMcM</span><span>|</span><a href="#38669879">prev</a><span>|</span><a href="#38669808">next</a><span>|</span><label class="collapse" for="c-38669384">[-]</label><label class="expand" for="c-38669384">[1 more]</label></div><br/><div class="children"><div class="content">Fun times.<p>I think one of the interesting takeaways here should be that they have a 48 - 50nm &quot;device pitch&quot; which is to say the transistors are small in the XY plane there are pitch widths much larger than &quot;5nm&quot; or &quot;3nm&quot; (people familiar with chip production realize this but too often people who don&#x27;t have a very deep understanding of chip production are mislead into thinking you can put down transistors 5nm apart from each other)<p>So from a density perspective, a perhaps 30 - 40% gain in overall number of transistors in the same space.<p>Looking at the Intel inverter design, it looks like if they were willing to double the depth they could come up with a really compact DRAM cell. A chiplet with 8 GB of ECC DDR memory on it would be a useful thing both for their processors and their high end FPGA architectures.</div><br/></div></div><div id="38669808" class="c"><input type="checkbox" id="c-38669808" checked=""/><div class="controls bullet"><span class="by">bogtog</span><span>|</span><a href="#38669384">prev</a><span>|</span><a href="#38670103">next</a><span>|</span><label class="collapse" for="c-38669808">[-]</label><label class="expand" for="c-38669808">[20 more]</label></div><br/><div class="children"><div class="content">General question about semiconductors: Why is there so much emphasis on the density of transistors rather than purely on the costs of production (compute&#x2F;$)? CPUs aren&#x27;t particularly large. My computer&#x27;s CPU may be just a few tablespoons in volume. Hence, is compute less useful if it&#x27;s spread out (e.g., due to communication speeds)?</div><br/><div id="38670001" class="c"><input type="checkbox" id="c-38670001" checked=""/><div class="controls bullet"><span class="by">sabbey</span><span>|</span><a href="#38669808">parent</a><span>|</span><a href="#38670738">next</a><span>|</span><label class="collapse" for="c-38670001">[-]</label><label class="expand" for="c-38670001">[6 more]</label></div><br/><div class="children"><div class="content">Light travels at one foot per nanosecond.  So a processor one foot wide you&#x27;d expect to run at 1 GHz max.</div><br/><div id="38670638" class="c"><input type="checkbox" id="c-38670638" checked=""/><div class="controls bullet"><span class="by">DeathArrow</span><span>|</span><a href="#38669808">root</a><span>|</span><a href="#38670001">parent</a><span>|</span><a href="#38670085">next</a><span>|</span><label class="collapse" for="c-38670638">[-]</label><label class="expand" for="c-38670638">[1 more]</label></div><br/><div class="children"><div class="content">Isn&#x27;t Apple M3 larger in size than other Arm CPUs? Still, they don&#x27;t run slower.</div><br/></div></div><div id="38670085" class="c"><input type="checkbox" id="c-38670085" checked=""/><div class="controls bullet"><span class="by">badrabbit</span><span>|</span><a href="#38669808">root</a><span>|</span><a href="#38670001">parent</a><span>|</span><a href="#38670638">prev</a><span>|</span><a href="#38670738">next</a><span>|</span><label class="collapse" for="c-38670085">[-]</label><label class="expand" for="c-38670085">[4 more]</label></div><br/><div class="children"><div class="content">Only if it is so badly designed that data needs to cross the entire dye&#x27;s cross section.</div><br/><div id="38670205" class="c"><input type="checkbox" id="c-38670205" checked=""/><div class="controls bullet"><span class="by">cma</span><span>|</span><a href="#38669808">root</a><span>|</span><a href="#38670085">parent</a><span>|</span><a href="#38670738">next</a><span>|</span><label class="collapse" for="c-38670205">[-]</label><label class="expand" for="c-38670205">[3 more]</label></div><br/><div class="children"><div class="content">Look at how much space cache uses on a die.</div><br/><div id="38670253" class="c"><input type="checkbox" id="c-38670253" checked=""/><div class="controls bullet"><span class="by">badrabbit</span><span>|</span><a href="#38669808">root</a><span>|</span><a href="#38670205">parent</a><span>|</span><a href="#38670738">next</a><span>|</span><label class="collapse" for="c-38670253">[-]</label><label class="expand" for="c-38670253">[2 more]</label></div><br/><div class="children"><div class="content">The core would use cache near it? Memory access delay such as caches is not considered part of cpu frequency either afaik.</div><br/><div id="38670404" class="c"><input type="checkbox" id="c-38670404" checked=""/><div class="controls bullet"><span class="by">tux3</span><span>|</span><a href="#38669808">root</a><span>|</span><a href="#38670253">parent</a><span>|</span><a href="#38670738">next</a><span>|</span><label class="collapse" for="c-38670404">[-]</label><label class="expand" for="c-38670404">[1 more]</label></div><br/><div class="children"><div class="content">Cache takes X number of cycles to return a result<p>You can make X lower by reducing the frequency (= having each cycle be longer)<p>But apart for that, the main reason big chips would clock slower is power, not timing. If you have a lot of transistors all switching on a high voltage so that the frequency is high, you get molten metal and the magic smoke leaves.<p>Big chips aren&#x27;t one big stage where light travels from one side to the other. But they are giant weaves of heating elements that can&#x27;t all run fast all of the time</div><br/></div></div></div></div></div></div></div></div></div></div><div id="38670738" class="c"><input type="checkbox" id="c-38670738" checked=""/><div class="controls bullet"><span class="by">brennanpeterson</span><span>|</span><a href="#38669808">parent</a><span>|</span><a href="#38670001">prev</a><span>|</span><a href="#38670776">next</a><span>|</span><label class="collapse" for="c-38670738">[-]</label><label class="expand" for="c-38670738">[1 more]</label></div><br/><div class="children"><div class="content">It is?<p>A factory makes transistors ,and if you increase a &#x27;node&#x27;, you make twice as much. If you do an amazing job, you might reduce cost 10%.<p>So by far the best way to maximize value in semiconductors is to enable shrink.<p>But you also just don&#x27;t hear it in the popular or even engineering press. Most manufacturers and designers look at a PPAC curve (power, performance, area, cost) and find optimal design points.<p>As for spreading it out: the unit of production isn&#x27;t a wafer, it is a lithographic field, which is roughly 25*35mm. You cant practically &#x27;speead out&#x27; much more (ok, you sort of can with field stitching, but that is really expensive).</div><br/></div></div><div id="38670776" class="c"><input type="checkbox" id="c-38670776" checked=""/><div class="controls bullet"><span class="by">iopq</span><span>|</span><a href="#38669808">parent</a><span>|</span><a href="#38670738">prev</a><span>|</span><a href="#38669827">next</a><span>|</span><label class="collapse" for="c-38670776">[-]</label><label class="expand" for="c-38670776">[2 more]</label></div><br/><div class="children"><div class="content">Because when you make it denser, you can cut the CPU into smaller parts, which decreases costs<p>when you make it less dense, it can clock up higher, but you will have fewer cores per mm^2<p>AMD went with both approaches, where their hybrid CPU will have densely packed low speed Zen 4C cores and some high speed Zen 4 cores to boost at the highest frequency</div><br/><div id="38671238" class="c"><input type="checkbox" id="c-38671238" checked=""/><div class="controls bullet"><span class="by">cubefox</span><span>|</span><a href="#38669808">root</a><span>|</span><a href="#38670776">parent</a><span>|</span><a href="#38669827">next</a><span>|</span><label class="collapse" for="c-38671238">[-]</label><label class="expand" for="c-38671238">[1 more]</label></div><br/><div class="children"><div class="content">Increasing density has caused chip cost per FLOP&#x2F;s to decrease exponentially over the last decades. But nowadays the price per transistor doesn&#x27;t go down as fast with increased density like it used to.<p>E.g. new Nvidia GPUs are getting smaller for the same price, which means they are getting more expensive for the same size. At some point, the price per transistor will actually increase. Then Moore&#x27;s Law (the exponential increase in transistor density) will probably stop, simply because it&#x27;s not economical to produce slower chips for the same price. (Maybe the increased power efficiency will still make density scaling worth it for a little while longer, but probably not a lot longer.)</div><br/></div></div></div></div><div id="38669827" class="c"><input type="checkbox" id="c-38669827" checked=""/><div class="controls bullet"><span class="by">xhrpost</span><span>|</span><a href="#38669808">parent</a><span>|</span><a href="#38670776">prev</a><span>|</span><a href="#38670166">next</a><span>|</span><label class="collapse" for="c-38669827">[-]</label><label class="expand" for="c-38669827">[1 more]</label></div><br/><div class="children"><div class="content">You could always purchase a multi CPU system (effectively what you&#x27;re suggesting) from several years ago for much cheaper than modern hardware. If you&#x27;re using it regularly though, the electrical cost will eventually eat away any money savings vs the same computational power in a modern single CPU.</div><br/></div></div><div id="38670166" class="c"><input type="checkbox" id="c-38670166" checked=""/><div class="controls bullet"><span class="by">Salgat</span><span>|</span><a href="#38669808">parent</a><span>|</span><a href="#38669827">prev</a><span>|</span><a href="#38670426">next</a><span>|</span><label class="collapse" for="c-38670166">[-]</label><label class="expand" for="c-38670166">[1 more]</label></div><br/><div class="children"><div class="content">Personal usage still relies on fast single threaded performance. As far as business usage, the cost is primarily energy which requires smaller node size for the same performance.</div><br/></div></div><div id="38670426" class="c"><input type="checkbox" id="c-38670426" checked=""/><div class="controls bullet"><span class="by">noam_k</span><span>|</span><a href="#38669808">parent</a><span>|</span><a href="#38670166">prev</a><span>|</span><a href="#38670616">next</a><span>|</span><label class="collapse" for="c-38670426">[-]</label><label class="expand" for="c-38670426">[1 more]</label></div><br/><div class="children"><div class="content">In addition to the answers already given, there are defects during the process that are more likely to render your chip useless the larger your chip is. This is true for smaller chips as well, and often the design handles a defunct component, but you prefer minimizing defects per chip.</div><br/></div></div><div id="38670616" class="c"><input type="checkbox" id="c-38670616" checked=""/><div class="controls bullet"><span class="by">DeathArrow</span><span>|</span><a href="#38669808">parent</a><span>|</span><a href="#38670426">prev</a><span>|</span><a href="#38670037">next</a><span>|</span><label class="collapse" for="c-38670616">[-]</label><label class="expand" for="c-38670616">[1 more]</label></div><br/><div class="children"><div class="content">What do you mean by spread? Multi socketed mainboards?<p>That would help only for parallelizable workloads. For many workloads is the single threaded performance that matters most.</div><br/></div></div><div id="38670037" class="c"><input type="checkbox" id="c-38670037" checked=""/><div class="controls bullet"><span class="by">uluyol</span><span>|</span><a href="#38669808">parent</a><span>|</span><a href="#38670616">prev</a><span>|</span><a href="#38669826">next</a><span>|</span><label class="collapse" for="c-38670037">[-]</label><label class="expand" for="c-38670037">[1 more]</label></div><br/><div class="children"><div class="content">Density is one of the main ways to get cost savings. But there are others too, and there&#x27;s also a lot of hype around them. Chiplets for example. Or CXL for memory.</div><br/></div></div><div id="38669826" class="c"><input type="checkbox" id="c-38669826" checked=""/><div class="controls bullet"><span class="by">wahnfrieden</span><span>|</span><a href="#38669808">parent</a><span>|</span><a href="#38670037">prev</a><span>|</span><a href="#38669831">next</a><span>|</span><label class="collapse" for="c-38669826">[-]</label><label class="expand" for="c-38669826">[1 more]</label></div><br/><div class="children"><div class="content">Yes, electricity doesn’t move instantly</div><br/></div></div><div id="38669831" class="c"><input type="checkbox" id="c-38669831" checked=""/><div class="controls bullet"><span class="by">foolfoolz</span><span>|</span><a href="#38669808">parent</a><span>|</span><a href="#38669826">prev</a><span>|</span><a href="#38669865">next</a><span>|</span><label class="collapse" for="c-38669831">[-]</label><label class="expand" for="c-38669831">[1 more]</label></div><br/><div class="children"><div class="content">reducing costs is nice for consumer… making cpu higher cost that goes brrrrt is better for business</div><br/></div></div><div id="38669865" class="c"><input type="checkbox" id="c-38669865" checked=""/><div class="controls bullet"><span class="by">twobitshifter</span><span>|</span><a href="#38669808">parent</a><span>|</span><a href="#38669831">prev</a><span>|</span><a href="#38669862">next</a><span>|</span><label class="collapse" for="c-38669865">[-]</label><label class="expand" for="c-38669865">[1 more]</label></div><br/><div class="children"><div class="content">I believe this was some of the advantage of the AMD Zen series of chips which moved to a larger die size from Athlon.</div><br/></div></div><div id="38669862" class="c"><input type="checkbox" id="c-38669862" checked=""/><div class="controls bullet"><span class="by">nsonha</span><span>|</span><a href="#38669808">parent</a><span>|</span><a href="#38669865">prev</a><span>|</span><a href="#38670103">next</a><span>|</span><label class="collapse" for="c-38669862">[-]</label><label class="expand" for="c-38669862">[2 more]</label></div><br/><div class="children"><div class="content">the physical limitation of more CPUs: heat, which in turn downgrades performance</div><br/><div id="38670130" class="c"><input type="checkbox" id="c-38670130" checked=""/><div class="controls bullet"><span class="by">mikepurvis</span><span>|</span><a href="#38669808">root</a><span>|</span><a href="#38669862">parent</a><span>|</span><a href="#38670103">next</a><span>|</span><label class="collapse" for="c-38670130">[-]</label><label class="expand" for="c-38670130">[1 more]</label></div><br/><div class="children"><div class="content">But I think the GP&#x27;s point is that heat is far easier managed when spread out over a larger area, so why all the emphasis on ultra tiny transistors vs just making a chip that&#x27;s two inches by two inches or something?<p>And I think the main answer to that comes when you look at some of the discourse around Apple&#x27;s M-series chips, that doing a larger-die design is just way riskier: there are huge implications on cost, yield, flexibility, etc, so it was really something that Apple was uniquely positioned to move aggressively on vs a player like Qualcomm who needs to be way more conservative in what they try to sell to their main customers (phone OEMs like Samsung).</div><br/></div></div></div></div></div></div><div id="38670103" class="c"><input type="checkbox" id="c-38670103" checked=""/><div class="controls bullet"><span class="by">sh1mmer</span><span>|</span><a href="#38669808">prev</a><span>|</span><a href="#38669554">next</a><span>|</span><label class="collapse" for="c-38670103">[-]</label><label class="expand" for="c-38670103">[3 more]</label></div><br/><div class="children"><div class="content">Maybe I’m missing something here, but wouldn’t heat become a bigger issue? Right now we have pretty intense cooling solutions to get heat off the surface of a comparatively thinner chip. If chips become more cubic how would we cool the inside?</div><br/><div id="38670407" class="c"><input type="checkbox" id="c-38670407" checked=""/><div class="controls bullet"><span class="by">TOMDM</span><span>|</span><a href="#38670103">parent</a><span>|</span><a href="#38669554">next</a><span>|</span><label class="collapse" for="c-38670407">[-]</label><label class="expand" for="c-38670407">[2 more]</label></div><br/><div class="children"><div class="content">If we keep going down this route I have to wonder if we&#x27;ll see something drastic in the cooling space.<p>CPU dies are optimised towards being cooled from one side. I wonder if we&#x27;ll eventually see sockets, motherboards and heat spreaders shift towards cooling both sides of the CPU.<p>Probably not, can&#x27;t imagine what a halfway feasible solution to integrating pin out and a heat spreader would be.</div><br/><div id="38670861" class="c"><input type="checkbox" id="c-38670861" checked=""/><div class="controls bullet"><span class="by">teaearlgraycold</span><span>|</span><a href="#38670103">root</a><span>|</span><a href="#38670407">parent</a><span>|</span><a href="#38669554">next</a><span>|</span><label class="collapse" for="c-38670861">[-]</label><label class="expand" for="c-38670861">[1 more]</label></div><br/><div class="children"><div class="content">A relatively easy win here is to have a “stock” set of fins built into the motherboard behind the CPU socket. The CPU could get attached to it with a pad or paste on the back.</div><br/></div></div></div></div></div></div><div id="38669554" class="c"><input type="checkbox" id="c-38669554" checked=""/><div class="controls bullet"><span class="by">andrewstuart</span><span>|</span><a href="#38670103">prev</a><span>|</span><a href="#38669662">next</a><span>|</span><label class="collapse" for="c-38669554">[-]</label><label class="expand" for="c-38669554">[3 more]</label></div><br/><div class="children"><div class="content">What real world outcomes might we expect from this technology?<p>Anyone know?</div><br/><div id="38669591" class="c"><input type="checkbox" id="c-38669591" checked=""/><div class="controls bullet"><span class="by">thunderbird120</span><span>|</span><a href="#38669554">parent</a><span>|</span><a href="#38669800">next</a><span>|</span><label class="collapse" for="c-38669591">[-]</label><label class="expand" for="c-38669591">[1 more]</label></div><br/><div class="children"><div class="content">Faster chips which use less power to do the same amount of computation, same as ever.<p>CFETs are very much real world technology which are on the roadmaps for all leading edge fabs. They&#x27;re the same as current gen FinFets and GAAFets a year or two from now in that they essentially just do the same thing as previous generations of chip tech except they do it better.</div><br/></div></div><div id="38669800" class="c"><input type="checkbox" id="c-38669800" checked=""/><div class="controls bullet"><span class="by">WaxProlix</span><span>|</span><a href="#38669554">parent</a><span>|</span><a href="#38669591">prev</a><span>|</span><a href="#38669662">next</a><span>|</span><label class="collapse" for="c-38669800">[-]</label><label class="expand" for="c-38669800">[1 more]</label></div><br/><div class="children"><div class="content">Novel cooling solutions, among others, one suspects.</div><br/></div></div></div></div><div id="38669662" class="c"><input type="checkbox" id="c-38669662" checked=""/><div class="controls bullet"><span class="by">dcreater</span><span>|</span><a href="#38669554">prev</a><span>|</span><a href="#38671306">next</a><span>|</span><label class="collapse" for="c-38669662">[-]</label><label class="expand" for="c-38669662">[1 more]</label></div><br/><div class="children"><div class="content">Since it&#x27;s still a GAA channel, are the channel lengths sthr same as the latest 3nm node?</div><br/></div></div><div id="38671306" class="c"><input type="checkbox" id="c-38671306" checked=""/><div class="controls bullet"><span class="by">anthk</span><span>|</span><a href="#38669662">prev</a><span>|</span><a href="#38669802">next</a><span>|</span><label class="collapse" for="c-38671306">[-]</label><label class="expand" for="c-38671306">[1 more]</label></div><br/><div class="children"><div class="content">Any EE member here? How&#x27;s photonics&#x27; computing going?</div><br/></div></div><div id="38669802" class="c"><input type="checkbox" id="c-38669802" checked=""/><div class="controls bullet"><span class="by">29athrowaway</span><span>|</span><a href="#38671306">prev</a><span>|</span><a href="#38670086">next</a><span>|</span><label class="collapse" for="c-38669802">[-]</label><label class="expand" for="c-38669802">[1 more]</label></div><br/><div class="children"><div class="content">What does heat do in these chips? How does it not melt?</div><br/></div></div><div id="38670086" class="c"><input type="checkbox" id="c-38670086" checked=""/><div class="controls bullet"><span class="by">0x1ceb00da</span><span>|</span><a href="#38669802">prev</a><span>|</span><a href="#38671083">next</a><span>|</span><label class="collapse" for="c-38670086">[-]</label><label class="expand" for="c-38670086">[10 more]</label></div><br/><div class="children"><div class="content">Is that going to increase the GHz as well or just the number of cores.</div><br/><div id="38670100" class="c"><input type="checkbox" id="c-38670100" checked=""/><div class="controls bullet"><span class="by">rishav_sharan</span><span>|</span><a href="#38670086">parent</a><span>|</span><a href="#38670101">next</a><span>|</span><label class="collapse" for="c-38670100">[-]</label><label class="expand" for="c-38670100">[7 more]</label></div><br/><div class="children"><div class="content">Doubt that. Frequency will be tied to heat dissipation. And in a 3d stack, the heat dissipation of the inner transistors is going to be very difficult</div><br/><div id="38670529" class="c"><input type="checkbox" id="c-38670529" checked=""/><div class="controls bullet"><span class="by">Dylan16807</span><span>|</span><a href="#38670086">root</a><span>|</span><a href="#38670100">parent</a><span>|</span><a href="#38670377">next</a><span>|</span><label class="collapse" for="c-38670529">[-]</label><label class="expand" for="c-38670529">[1 more]</label></div><br/><div class="children"><div class="content">These two layers are touching, nanometers apart. The heat dissipation will be the same for both layers.  It&#x27;s still a simple problem of density, not a more complicated problem similar to trying to cool multiple dies.<p>Edit: To throw math at it, silicon conducts at 2-4 Watts per centimeter-Kelvin.  If we need the heat to travel an extra 100nm, and we&#x27;re looking at a 1cm by 1cm area of chip, then it takes 20 to 40 kilowatts flowing through that slice before the top and bottom will differ by more than 0.1 degrees.</div><br/></div></div><div id="38670377" class="c"><input type="checkbox" id="c-38670377" checked=""/><div class="controls bullet"><span class="by">sundvor</span><span>|</span><a href="#38670086">root</a><span>|</span><a href="#38670100">parent</a><span>|</span><a href="#38670529">prev</a><span>|</span><a href="#38670383">next</a><span>|</span><label class="collapse" for="c-38670377">[-]</label><label class="expand" for="c-38670377">[3 more]</label></div><br/><div class="children"><div class="content">In gaming, especially simulators: The 5800x3d and then the 7800x3d has proved how exemplary performance benefits can be gained in certain use cases, in some cases outperforming Intel with less than half the power usage (if not a third).<p>Limiting overclocking is a price to pay for that, but you kind of get it back with the monthly power bills - and still going toe to toe with Intel in general.</div><br/><div id="38670667" class="c"><input type="checkbox" id="c-38670667" checked=""/><div class="controls bullet"><span class="by">DeathArrow</span><span>|</span><a href="#38670086">root</a><span>|</span><a href="#38670377">parent</a><span>|</span><a href="#38670383">next</a><span>|</span><label class="collapse" for="c-38670667">[-]</label><label class="expand" for="c-38670667">[2 more]</label></div><br/><div class="children"><div class="content">I doubt that for one user using one CPU the power bill is going to matter. People still use AC, washing machines and electrical heating consuming thousands of kw.</div><br/><div id="38671323" class="c"><input type="checkbox" id="c-38671323" checked=""/><div class="controls bullet"><span class="by">sundvor</span><span>|</span><a href="#38670086">root</a><span>|</span><a href="#38670667">parent</a><span>|</span><a href="#38670383">next</a><span>|</span><label class="collapse" for="c-38671323">[-]</label><label class="expand" for="c-38671323">[1 more]</label></div><br/><div class="children"><div class="content">It&#x27;s a 100-150w difference. It all adds up.<p>This also means you don&#x27;t need to run the fans in your system as high.</div><br/></div></div></div></div></div></div><div id="38670383" class="c"><input type="checkbox" id="c-38670383" checked=""/><div class="controls bullet"><span class="by">georgeburdell</span><span>|</span><a href="#38670086">root</a><span>|</span><a href="#38670100">parent</a><span>|</span><a href="#38670377">prev</a><span>|</span><a href="#38670101">next</a><span>|</span><label class="collapse" for="c-38670383">[-]</label><label class="expand" for="c-38670383">[2 more]</label></div><br/><div class="children"><div class="content">Look at the specs for the Core series since 2007.  The clocks have doubled.  It’s not a fast increase, to be sure, but it’s happening</div><br/></div></div></div></div><div id="38670101" class="c"><input type="checkbox" id="c-38670101" checked=""/><div class="controls bullet"><span class="by">rishav_sharan</span><span>|</span><a href="#38670086">parent</a><span>|</span><a href="#38670100">prev</a><span>|</span><a href="#38670657">next</a><span>|</span><label class="collapse" for="c-38670101">[-]</label><label class="expand" for="c-38670101">[1 more]</label></div><br/><div class="children"><div class="content">Doubt that. Frequency will be tied to heat dissipation. And in a 3d stack, the heat dissipation of the inner transistors is going to be very difficult</div><br/></div></div><div id="38670657" class="c"><input type="checkbox" id="c-38670657" checked=""/><div class="controls bullet"><span class="by">DeathArrow</span><span>|</span><a href="#38670086">parent</a><span>|</span><a href="#38670101">prev</a><span>|</span><a href="#38671083">next</a><span>|</span><label class="collapse" for="c-38670657">[-]</label><label class="expand" for="c-38670657">[1 more]</label></div><br/><div class="children"><div class="content">GHz might not increase but maybe they can do more IPC by having a wider architecture.</div><br/></div></div></div></div><div id="38671083" class="c"><input type="checkbox" id="c-38671083" checked=""/><div class="controls bullet"><span class="by">oldesthacker</span><span>|</span><a href="#38670086">prev</a><span>|</span><a href="#38671037">next</a><span>|</span><label class="collapse" for="c-38671083">[-]</label><label class="expand" for="c-38671083">[2 more]</label></div><br/><div class="children"><div class="content">Interesting bit about Samsung’s secret sauce:<p>Samsung went even smaller than Intel, showing results for 48-nm and 45-nm contacted poly pitch (CPP), compared to Intel’s 60 nm, though these were for individual devices, not complete inverters. Although there was some performance degradation in the smaller of Samsung’s two prototype CFETs, it wasn’t much, and the company’s researchers believe manufacturing process optimization will take care of it. Crucial to Samsung’s success was the ability to electrically isolate the sources and drains of the stacked pFET and nFET devices. Without adequate isolation, the device, which Samsung calls a 3D stacked FET (3DSFET), will leak current. A key step to achieving that isolation was swapping an etching step involving wet chemicals with a new kind of dry etch. That led to an 80 percent boost in the yield of good devices. Like Intel, Samsung contacted the bottom of the device from beneath the silicon to save space. However, the Korean chipmaker differed from the American one by using a single nanosheet in each of the paired devices, instead of Intel’s three. According to its researchers, increasing the number of nanosheets will enhance the CFET’s performance.</div><br/></div></div><div id="38671037" class="c"><input type="checkbox" id="c-38671037" checked=""/><div class="controls bullet"><span class="by">cubefox</span><span>|</span><a href="#38671083">prev</a><span>|</span><a href="#38671256">next</a><span>|</span><label class="collapse" for="c-38671037">[-]</label><label class="expand" for="c-38671037">[2 more]</label></div><br/><div class="children"><div class="content">&gt; Experts estimate CFETs to roll out commercially seven to ten years from now, but there is still a lot of work before they are ready.<p>So the technology is still very much science fiction at this point.</div><br/></div></div></div></div></div></div></div></body></html>