`timescale 1ns / 1ps

module datapath(
	
	input wire clk,rst,//æ—¶é’Ÿä¿¡å· é‡ç½®ä¿¡å·
	
	//å–æŒ‡ä»¤é˜¶æ®µä¿¡å?
	output wire[31:0] pcF, //å–æŒ‡ä»¤çº§åœ°å€å¯„å­˜å™?
	input wire[31:0] instrF,// å–æŒ‡ä»¤çº§çš„æŒ‡ä»?

	//æŒ‡ä»¤è¯‘ç é˜¶æ®µä¿¡å·
	input wire pcsrcD,branchD, //è¯‘ç é˜¶æ®µåœ°å€æ¥æº ä¸? æ¡ä»¶è·³è½¬æŒ‡ä»¤ï¼Œç›¸ç­‰åˆ™åˆ†æ”¯
	input wire jumpD,//æ— æ¡ä»¶è·³è½¬æŒ‡ä»¤åœ°å€
	output wire equalD,//ä¸¤ä¸ªå¯„å­˜å™¨æºæ“ä½œæ•°ç›¸ç­‰åˆ™æœ‰æ•ˆ
	output wire[5:0] opD,functD,// æŒ‡ä»¤çš„æ“ä½œç å­—æ®µ //æŒ‡ä»¤çš„åŠŸèƒ½ç å­—æ®µ

	//è¿ç®—çº§ä¿¡å?
	input wire memtoregE,//æŒ‡ä»¤æ‰§è¡Œçº§çš„å­˜å‚¨å™¨å†™å¯„å­˜å™¨æ§åˆ¶ä¿¡å?
	input wire alusrcE,regdstE,//æ‰§è¡ŒæŒ‡ä»¤çº§å¯„å­˜å™¨æ¥æº//æŒ‡ä»¤æ‰§è¡Œçº§ç›®æ ‡å¯„å­˜å™¨
	input wire regwriteE,//è®¡ç®—çº§æ§åˆ¶æ˜¯å¦å†™å…¥å¯„å­˜å™¨
	input wire[2:0] alucontrolE,//è®¡ç®—å•å…ƒè®¡ç®—ç±»å‹é€‰æ‹©
	output wire flushE,//æŒ‡ä»¤è¿ç®—çº§åˆ·æ–°ä¿¡å?

	//å†…å­˜è®¿é—®çº§ä¿¡å?
	input wire memtoregM,//å†…å­˜æ“ä½œçº§çš„å­˜å‚¨å™¨å†™å¯„å­˜å™¨æ§åˆ¶ä¿¡å?
	input wire regwriteM,//è®¿é—®å†…å­˜çº§æ§åˆ¶æ˜¯å¦å†™å…¥å¯„å­˜å™¨
	output wire[31:0] aluoutM,writedataM,//è¿ç®—çº§çš„è¿ç®—ç»“æœ//å¾…å†™å›å†…å­˜çš„å€?
	input wire[31:0] readdataM,//å†…å­˜çº§è¯»å‡ºçš„æ•°æ®

	//å†™å›çº§ä¿¡å?
	input wire memtoregW,//å†™å›çº§çš„å­˜å‚¨å™¨å†™å¯„å­˜å™¨æ§åˆ¶ä¿¡å?
	input wire regwriteW, //å†™å›çº§è¯»å‡ºçš„æ•°æ®

	output wire [4:0] rsE,rtE,rdE,
	output wire [4:0] rsD,rtD,rdD,
	
	output lwstallD,branchstallD,

	output stallF,stallD

);
	
	//å–æŒ‡ä»¤é˜¶æ®µä¿¡å?
	wire stallF;

	//åœ°å€æ§åˆ¶ä¿¡å·
	wire [31:0] pcnextFD,pcnextbrFD,pcplus4F,pcbranchD;

	//æŒ‡ä»¤è¯‘ç é˜¶æ®µä¿¡å·
	wire [31:0] pcplus4D,instrD;
	wire forwardaD,forwardbD;
	
	wire flushD,stallD; 
	wire [31:0] signimmD,signimmshD;
	wire [31:0] srcaD,srca2D,srcbD,srcb2D;

	//è¿ç®—çº§ä¿¡å?
	wire [1:0] forwardaE,forwardbE;
	
	wire [4:0] writeregE;
	wire [31:0] signimmE;
	wire [31:0] srcaE,srca2E,srcbE,srcb2E,srcb3E;
	wire [31:0] aluoutE;

	//å†…å­˜è®¿é—®çº§ä¿¡å?
	wire [4:0] writeregM;

	//å†™å›çº§ä¿¡å?
	wire [4:0] writeregW;
	wire [31:0] aluoutW,readdataW,resultW;
	
	wire flushM,preErrorM;

	wire preErrorE;
	wire pred_takeD,pred_takeE;

	wire hazard_flushE;
	wire actual_takeD;
	assign flushD=flushE;
	assign flushE=flushM | hazard_flushE;
	assign flushM=preErrorM;

	wire actual_takeE,actual_takeM;
	assign actual_takeD = equalD & branchD;
	//åŠ¨æ€åˆ†æ”¯é¢„æµ‹æ¨¡å?
	branch_predict branch_predict(
    .clk(clk), 
	.rst(rst),

    .instrD(instrD),

    .flushD(flushD),
	.flushE(flushE),
	.flushM(flushM),
    .stallD(stallD),
	.branchD(branchD),
    .pred_takeE(pred_takeE),      // é¢„æµ‹çš„æ˜¯å¦è·³ï¿????
    .actual_takeE(actual_takeE),    // å®é™…æ˜¯å¦è·³è½¬
    .actual_takeD(actual_takeD),


    .pcF(pcF),

    .pred_takeD(pred_takeD),    // Dé˜¶æ®µä½¿ç”¨
    .preErrorE(preErrorE)      // Eé˜¶æ®µåˆ¤æ–­é¢„æµ‹æ˜¯å¦æ­£ç¡®
);

	//å†’é™©æ¨¡å—
	hazard h(

		//å–æŒ‡ä»¤é˜¶æ®µä¿¡å?
		.stallF(stallF),

		//æŒ‡ä»¤è¯‘ç é˜¶æ®µä¿¡å·
		.rsD(rsD),
		.rtD(rtD),
		.branchD(branchD), 
		.forwardaD(forwardaD),
		.forwardbD(forwardbD),
		.stallD(stallD),

		//è¿ç®—çº§ä¿¡å?
		.rsE(rsE),
		.rtE(rtE),
		.writeregE(writeregE),
		.regwriteE(regwriteE),
		.memtoregE(memtoregE),
		.forwardaE(forwardaE),
		.forwardbE(forwardbE),
		.flushE(hazard_flushE),
		
		//å†…å­˜è®¿é—®çº§ä¿¡å?
		.writeregM(writeregM),
		.regwriteM(regwriteM),
		.memtoregM(memtoregM),

		//å†™å›çº§ä¿¡å?
		.writeregW(writeregW),
		.regwriteW(regwriteW),

		.lwstallD(lwstallD),
		.branchstallD(branchstallD)
		
	);

	//ä¸‹ä¸€ä¸ªæŒ‡ä»¤åœ°å€è®¡ç®—
	//mux2 #(32) pcbrmux(pcplus4F,pcbranchD,pcsrcD,pcnextbrFD);  //åœ°å€è®¡ç®—éƒ¨åˆ†
    mux2 #(32) pcbrmux(pcplus4F,pcbranchD,pred_takeD,pcnextbrFD);  //åœ°å€è®¡ç®—éƒ¨åˆ†
	mux2 #(32) pcmux(pcnextbrFD, {pcplus4D[31:28],instrD[25:0],2'b00}, jumpD, pcnextFD);  //åœ°å€è®¡ç®—éƒ¨åˆ†

	wire [31:0] pcD,pcE,pcM;

	//å¯„å­˜å™¨è®¿é—?
	regfile rf(clk,regwriteW,rsD,rtD,writeregW,resultW,srcaD,srcbD);


    // åˆ†æ”¯é¢„æµ‹ä¸æ­£ç¡®åˆ™å›é€€
	wire [31:0] pcnext;
	mux2 #(32) pcError(pcnextFD,pcM,preErrorM & branchM,pcnext);  //åœ°å€è®¡ç®—éƒ¨åˆ†

	//å–æŒ‡è§¦å‘å™?
	pc #(32) pcreg(clk,rst,1'b1,pcnext,pcF);  //åœ°å€è®¡ç®—éƒ¨åˆ†
	adder pcadd1(pcF,32'b100,pcplus4F);  //åœ°å€è®¡ç®—éƒ¨åˆ†
    
	//new
	flopenrc #(32) pcFD(clk,rst,~stallD,flushD,pcF,pcD);
	floprc #(32) pcDE(clk,rst,flushE,pcD,pcE);
	floprc #(32) pcEM(clk,rst,flushM,pcE,pcM);
	floprc #(32) pred_takeD_DE(clk,rst,flushE,pred_takeD,pred_takeE);
	//branchD, branchE,branchM
	wire branchE;
	floprc #(32) branchDE(clk,rst,flushE,branchD,branchE);
	floprc #(32) branchEM(clk,rst,flushM,branchE,branchM);
	//equalE
	wire equalE;
    //preErrorM
	floprc #(32) preErrorEM(clk,rst,flushM,preErrorE,preErrorM);
	floprc #(32) actual_takeDE(clk,rst,flushE,actual_takeD,actual_takeE);
	floprc #(32) actual_takeEM(clk,rst,flushM,actual_takeE,actual_takeM);



	//è¯‘æŒ‡è§¦å‘å™?
	flopenr #(32) r1D(clk,rst,~stallD,pcplus4F,pcplus4D);  //åœ°å€è®¡ç®—éƒ¨åˆ†
	flopenrc #(32) r2D(clk,rst,~stallD,flushD,instrF,instrD);

	signext se(instrD[15:0],signimmD); //32ä½ç¬¦å·æ‰©å±•ç«‹å³æ•°
	sl2 immsh(signimmD,signimmshD); //åœ°å€è®¡ç®—éƒ¨åˆ†

	adder pcadd2(pcplus4D,signimmshD,pcbranchD);  //åœ°å€è®¡ç®—éƒ¨åˆ†

	mux2 #(32) forwardamux(srcaD,aluoutM,forwardaD,srca2D);
	mux2 #(32) forwardbmux(srcbD,aluoutM,forwardbD,srcb2D);
	eqcmp comp(srca2D,srcb2D,equalD);

	assign opD = instrD[31:26];
	assign functD = instrD[5:0];
	assign rsD = instrD[25:21];
	assign rtD = instrD[20:16];
	assign rdD = instrD[15:11];

	//è¿ç®—çº§ä¿¡å·è§¦å‘å™¨
	floprc #(32) r1E(clk,rst,flushE,srcaD,srcaE);
	floprc #(32) r2E(clk,rst,flushE,srcbD,srcbE);
	floprc #(32) r3E(clk,rst,flushE,signimmD,signimmE);
	floprc #(5) r4E(clk,rst,flushE,rsD,rsE);
	floprc #(5) r5E(clk,rst,flushE,rtD,rtE);
	floprc #(5) r6E(clk,rst,flushE,rdD,rdE);

	mux3 #(32) forwardaemux(srcaE,resultW,aluoutM,forwardaE,srca2E);
	mux3 #(32) forwardbemux(srcbE,resultW,aluoutM,forwardbE,srcb2E);
	mux2 #(32) srcbmux(srcb2E,signimmE,alusrcE,srcb3E);
	alu alu(srca2E,srcb3E,alucontrolE,aluoutE);
	mux2 #(5) wrmux(rtE,rdE,regdstE,writeregE);

	//å†…å­˜è®¿é—®çº§ä¿¡å·è§¦å‘å™¨
	flopr #(32) r1M(clk,rst,srcb2E,writedataM);
	flopr #(32) r2M(clk,rst,aluoutE,aluoutM);
	flopr #(5) r3M(clk,rst,writeregE,writeregM);

	//å†™å›çº§ä¿¡å·è§¦å‘å™¨
	flopr #(32) r1W(clk,rst,aluoutM,aluoutW);
	flopr #(32) r2W(clk,rst,readdataM,readdataW);
	flopr #(5) r3W(clk,rst,writeregM,writeregW);
	mux2 #(32) resmux(aluoutW,readdataW,memtoregW,resultW);
endmodule
