tools/power/x86/intel-speed-select: Display TRL buckets for just base config level

jira LE-1907
Rebuild_History Non-Buildable kernel-4.18.0-193.el8
Rebuild_CHGLOG: - [tools] power/x86/intel-speed-select: Display TRL buckets for just base config level (Prarit Bhargava) [1766228]
Rebuild_FUZZ: 96.20%
commit-author Srinivas Pandruvada <srinivas.pandruvada@linux.intel.com>
commit 1434a3d357d656d4b11fcbdc9b6c35dc673292a0
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-4.18.0-193.el8/1434a3d3.failed

When only base config level is present, this tool is displaying TRL
(Turbo-ratio-limits) by reading legacy MSR. In this case, also present
core count for TRL by reading MSR 0x1AE.

	Signed-off-by: Srinivas Pandruvada <srinivas.pandruvada@linux.intel.com>
	Signed-off-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com>
(cherry picked from commit 1434a3d357d656d4b11fcbdc9b6c35dc673292a0)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	tools/power/x86/intel-speed-select/isst-core.c
* Unmerged path tools/power/x86/intel-speed-select/isst-core.c
* Unmerged path tools/power/x86/intel-speed-select/isst-core.c
