<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4935" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4935{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4935{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4935{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4935{left:70px;bottom:396px;letter-spacing:0.16px;}
#t5_4935{left:151px;bottom:396px;letter-spacing:0.2px;word-spacing:-0.04px;}
#t6_4935{left:70px;bottom:371px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t7_4935{left:70px;bottom:354px;letter-spacing:-0.16px;word-spacing:-1.1px;}
#t8_4935{left:309px;bottom:354px;letter-spacing:-0.09px;}
#t9_4935{left:324px;bottom:354px;letter-spacing:-0.18px;word-spacing:-1.09px;}
#ta_4935{left:70px;bottom:338px;letter-spacing:-0.16px;word-spacing:-1.11px;}
#tb_4935{left:70px;bottom:321px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#tc_4935{left:82px;bottom:998px;letter-spacing:-0.14px;}
#td_4935{left:139px;bottom:998px;letter-spacing:-0.16px;}
#te_4935{left:190px;bottom:998px;letter-spacing:-0.14px;}
#tf_4935{left:425px;bottom:998px;letter-spacing:-0.12px;}
#tg_4935{left:425px;bottom:976px;letter-spacing:-0.12px;}
#th_4935{left:425px;bottom:959px;letter-spacing:-0.11px;}
#ti_4935{left:425px;bottom:943px;letter-spacing:-0.11px;word-spacing:-0.32px;}
#tj_4935{left:425px;bottom:926px;letter-spacing:-0.11px;}
#tk_4935{left:83px;bottom:901px;letter-spacing:-0.15px;}
#tl_4935{left:139px;bottom:901px;letter-spacing:-0.15px;}
#tm_4935{left:190px;bottom:901px;letter-spacing:-0.16px;}
#tn_4935{left:425px;bottom:901px;letter-spacing:-0.11px;}
#to_4935{left:607px;bottom:901px;}
#tp_4935{left:610px;bottom:901px;letter-spacing:-0.13px;}
#tq_4935{left:82px;bottom:877px;letter-spacing:-0.16px;}
#tr_4935{left:139px;bottom:877px;letter-spacing:-0.15px;}
#ts_4935{left:190px;bottom:877px;letter-spacing:-0.16px;}
#tt_4935{left:425px;bottom:877px;letter-spacing:-0.12px;}
#tu_4935{left:83px;bottom:852px;letter-spacing:-0.16px;}
#tv_4935{left:139px;bottom:852px;letter-spacing:-0.16px;}
#tw_4935{left:190px;bottom:852px;letter-spacing:-0.16px;}
#tx_4935{left:425px;bottom:852px;letter-spacing:-0.12px;}
#ty_4935{left:425px;bottom:831px;letter-spacing:-0.12px;}
#tz_4935{left:425px;bottom:814px;letter-spacing:-0.12px;}
#t10_4935{left:425px;bottom:797px;letter-spacing:-0.11px;word-spacing:-0.32px;}
#t11_4935{left:425px;bottom:781px;letter-spacing:-0.11px;}
#t12_4935{left:82px;bottom:756px;letter-spacing:-0.16px;}
#t13_4935{left:139px;bottom:756px;letter-spacing:-0.16px;}
#t14_4935{left:190px;bottom:756px;letter-spacing:-0.15px;}
#t15_4935{left:425px;bottom:756px;letter-spacing:-0.11px;}
#t16_4935{left:607px;bottom:756px;}
#t17_4935{left:610px;bottom:756px;letter-spacing:-0.13px;}
#t18_4935{left:82px;bottom:732px;letter-spacing:-0.17px;}
#t19_4935{left:139px;bottom:732px;letter-spacing:-0.16px;}
#t1a_4935{left:190px;bottom:732px;letter-spacing:-0.15px;}
#t1b_4935{left:425px;bottom:732px;letter-spacing:-0.12px;}
#t1c_4935{left:82px;bottom:707px;letter-spacing:-0.17px;}
#t1d_4935{left:139px;bottom:707px;letter-spacing:-0.16px;}
#t1e_4935{left:190px;bottom:707px;letter-spacing:-0.15px;}
#t1f_4935{left:425px;bottom:707px;letter-spacing:-0.12px;}
#t1g_4935{left:425px;bottom:686px;letter-spacing:-0.12px;}
#t1h_4935{left:425px;bottom:669px;letter-spacing:-0.12px;}
#t1i_4935{left:425px;bottom:652px;letter-spacing:-0.11px;word-spacing:-0.32px;}
#t1j_4935{left:425px;bottom:635px;letter-spacing:-0.11px;}
#t1k_4935{left:82px;bottom:611px;letter-spacing:-0.17px;}
#t1l_4935{left:139px;bottom:611px;letter-spacing:-0.17px;}
#t1m_4935{left:190px;bottom:611px;letter-spacing:-0.15px;}
#t1n_4935{left:425px;bottom:611px;letter-spacing:-0.12px;}
#t1o_4935{left:425px;bottom:590px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1p_4935{left:425px;bottom:568px;letter-spacing:-0.12px;}
#t1q_4935{left:425px;bottom:551px;letter-spacing:-0.11px;}
#t1r_4935{left:425px;bottom:535px;letter-spacing:-0.12px;}
#t1s_4935{left:190px;bottom:510px;letter-spacing:-0.14px;}
#t1t_4935{left:425px;bottom:510px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t1u_4935{left:425px;bottom:489px;letter-spacing:-0.12px;}
#t1v_4935{left:190px;bottom:464px;letter-spacing:-0.13px;}
#t1w_4935{left:425px;bottom:464px;letter-spacing:-0.13px;}
#t1x_4935{left:298px;bottom:287px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1y_4935{left:384px;bottom:287px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1z_4935{left:101px;bottom:264px;letter-spacing:-0.12px;}
#t20_4935{left:102px;bottom:247px;letter-spacing:-0.15px;}
#t21_4935{left:218px;bottom:247px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t22_4935{left:586px;bottom:247px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t23_4935{left:88px;bottom:223px;letter-spacing:-0.17px;}
#t24_4935{left:144px;bottom:223px;letter-spacing:-0.16px;}
#t25_4935{left:90px;bottom:199px;letter-spacing:-0.14px;}
#t26_4935{left:151px;bottom:199px;}
#t27_4935{left:190px;bottom:199px;letter-spacing:-0.15px;}
#t28_4935{left:419px;bottom:199px;letter-spacing:-0.11px;}
#t29_4935{left:90px;bottom:174px;letter-spacing:-0.14px;}
#t2a_4935{left:151px;bottom:174px;}
#t2b_4935{left:190px;bottom:174px;letter-spacing:-0.15px;}
#t2c_4935{left:419px;bottom:174px;letter-spacing:-0.11px;}
#t2d_4935{left:86px;bottom:150px;letter-spacing:-0.17px;}
#t2e_4935{left:147px;bottom:150px;letter-spacing:-0.12px;}
#t2f_4935{left:190px;bottom:150px;letter-spacing:-0.14px;}
#t2g_4935{left:418px;bottom:150px;letter-spacing:-0.12px;}
#t2h_4935{left:284px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t2i_4935{left:370px;bottom:1086px;letter-spacing:0.13px;}
#t2j_4935{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t2k_4935{left:102px;bottom:1046px;letter-spacing:-0.13px;}
#t2l_4935{left:221px;bottom:1046px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t2m_4935{left:590px;bottom:1063px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t2n_4935{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t2o_4935{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_4935{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4935{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4935{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4935{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4935{font-size:14px;font-family:Arial_b5v;color:#000;}
.s6_4935{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_4935{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_4935{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4935" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4935Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4935" style="-webkit-user-select: none;"><object width="935" height="1210" data="4935/4935.svg" type="image/svg+xml" id="pdf4935" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4935" class="t s1_4935">Vol. 4 </span><span id="t2_4935" class="t s1_4935">2-413 </span>
<span id="t3_4935" class="t s2_4935">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4935" class="t s3_4935">2.22 </span><span id="t5_4935" class="t s3_4935">MSRS IN THE P6 FAMILY PROCESSORS </span>
<span id="t6_4935" class="t s4_4935">The following MSRs are defined for the P6 family processors. The MSRs in this table that are shaded are available </span>
<span id="t7_4935" class="t s4_4935">only in the Pentium II and Pentium </span><span id="t8_4935" class="t s5_4935">III </span><span id="t9_4935" class="t s4_4935">processors. Beginning with the Pentium 4 processor, some of the MSRs in this </span>
<span id="ta_4935" class="t s4_4935">list have been designated as “architectural” and have had their names changed. See Table 2-2 for a list of the archi- </span>
<span id="tb_4935" class="t s4_4935">tectural MSRs. </span>
<span id="tc_4935" class="t s6_4935">40AH </span><span id="td_4935" class="t s6_4935">1034 </span><span id="te_4935" class="t s6_4935">IA32_MC2_ADDR </span><span id="tf_4935" class="t s6_4935">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="tg_4935" class="t s6_4935">The IA32_MC2_ADDR register is either not implemented or contains no </span>
<span id="th_4935" class="t s6_4935">address if the ADDRV flag in the IA32_MC2_STATUS register is clear. </span>
<span id="ti_4935" class="t s6_4935">When not implemented in the processor, all reads and writes to this MSR </span>
<span id="tj_4935" class="t s6_4935">will cause a general-protection exception. </span>
<span id="tk_4935" class="t s6_4935">40CH </span><span id="tl_4935" class="t s6_4935">1036 </span><span id="tm_4935" class="t s6_4935">MSR_MC4_CTL </span><span id="tn_4935" class="t s6_4935">See Section 16.3.2.1, “IA32_MC</span><span id="to_4935" class="t s5_4935">i</span><span id="tp_4935" class="t s6_4935">_CTL MSRs.” </span>
<span id="tq_4935" class="t s6_4935">40DH </span><span id="tr_4935" class="t s6_4935">1037 </span><span id="ts_4935" class="t s6_4935">MSR_MC4_STATUS </span><span id="tt_4935" class="t s6_4935">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="tu_4935" class="t s6_4935">40EH </span><span id="tv_4935" class="t s6_4935">1038 </span><span id="tw_4935" class="t s6_4935">MSR_MC4_ADDR </span><span id="tx_4935" class="t s6_4935">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="ty_4935" class="t s6_4935">The MSR_MC4_ADDR register is either not implemented or contains no </span>
<span id="tz_4935" class="t s6_4935">address if the ADDRV flag in the MSR_MC4_STATUS register is clear. </span>
<span id="t10_4935" class="t s6_4935">When not implemented in the processor, all reads and writes to this MSR </span>
<span id="t11_4935" class="t s6_4935">will cause a general-protection exception. </span>
<span id="t12_4935" class="t s6_4935">410H </span><span id="t13_4935" class="t s6_4935">1040 </span><span id="t14_4935" class="t s6_4935">MSR_MC3_CTL </span><span id="t15_4935" class="t s6_4935">See Section 16.3.2.1, “IA32_MC</span><span id="t16_4935" class="t s5_4935">i</span><span id="t17_4935" class="t s6_4935">_CTL MSRs.” </span>
<span id="t18_4935" class="t s6_4935">411H </span><span id="t19_4935" class="t s6_4935">1041 </span><span id="t1a_4935" class="t s6_4935">MSR_MC3_STATUS </span><span id="t1b_4935" class="t s6_4935">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="t1c_4935" class="t s6_4935">412H </span><span id="t1d_4935" class="t s6_4935">1042 </span><span id="t1e_4935" class="t s6_4935">MSR_MC3_ADDR </span><span id="t1f_4935" class="t s6_4935">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t1g_4935" class="t s6_4935">The MSR_MC3_ADDR register is either not implemented or contains no </span>
<span id="t1h_4935" class="t s6_4935">address if the ADDRV flag in the MSR_MC3_STATUS register is clear. </span>
<span id="t1i_4935" class="t s6_4935">When not implemented in the processor, all reads and writes to this MSR </span>
<span id="t1j_4935" class="t s6_4935">will cause a general-protection exception. </span>
<span id="t1k_4935" class="t s6_4935">600H </span><span id="t1l_4935" class="t s6_4935">1536 </span><span id="t1m_4935" class="t s6_4935">IA32_DS_AREA </span><span id="t1n_4935" class="t s6_4935">DS Save Area (R/W) </span>
<span id="t1o_4935" class="t s6_4935">See Table 2-2. </span>
<span id="t1p_4935" class="t s6_4935">Points to the DS buffer management area, which is used to manage the </span>
<span id="t1q_4935" class="t s6_4935">BTS and PEBS buffers. See Section 20.6.3.4, “Debug Store (DS) </span>
<span id="t1r_4935" class="t s6_4935">Mechanism.” </span>
<span id="t1s_4935" class="t s6_4935">31:0 </span><span id="t1t_4935" class="t s6_4935">DS Buffer Management Area </span>
<span id="t1u_4935" class="t s6_4935">Linear address of the first byte of the DS buffer management area. </span>
<span id="t1v_4935" class="t s6_4935">63:32 </span><span id="t1w_4935" class="t s6_4935">Reserved </span>
<span id="t1x_4935" class="t s7_4935">Table 2-60. </span><span id="t1y_4935" class="t s7_4935">MSRs in the P6 Family Processors </span>
<span id="t1z_4935" class="t s8_4935">Register </span>
<span id="t20_4935" class="t s8_4935">Address </span><span id="t21_4935" class="t s8_4935">Register Name / Bit Fields </span><span id="t22_4935" class="t s8_4935">Bit Description </span>
<span id="t23_4935" class="t s8_4935">Hex </span><span id="t24_4935" class="t s8_4935">Dec </span>
<span id="t25_4935" class="t s6_4935">0H </span><span id="t26_4935" class="t s6_4935">0 </span><span id="t27_4935" class="t s6_4935">P5_MC_ADDR </span><span id="t28_4935" class="t s6_4935">See Section 2.23, “MSRs in Pentium Processors.” </span>
<span id="t29_4935" class="t s6_4935">1H </span><span id="t2a_4935" class="t s6_4935">1 </span><span id="t2b_4935" class="t s6_4935">P5_MC_TYPE </span><span id="t2c_4935" class="t s6_4935">See Section 2.23, “MSRs in Pentium Processors.” </span>
<span id="t2d_4935" class="t s6_4935">10H </span><span id="t2e_4935" class="t s6_4935">16 </span><span id="t2f_4935" class="t s6_4935">TSC </span><span id="t2g_4935" class="t s6_4935">See Section 18.17, “Time-Stamp Counter.” </span>
<span id="t2h_4935" class="t s7_4935">Table 2-59. </span><span id="t2i_4935" class="t s7_4935">MSRs in Pentium M Processors (Contd.) </span>
<span id="t2j_4935" class="t s8_4935">Register </span>
<span id="t2k_4935" class="t s8_4935">Address </span><span id="t2l_4935" class="t s8_4935">Register Name / Bit Fields </span>
<span id="t2m_4935" class="t s8_4935">Bit Description </span>
<span id="t2n_4935" class="t s8_4935">Hex </span><span id="t2o_4935" class="t s8_4935">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
