// Seed: 1397170718
module module_0 (
    input uwire id_0,
    output tri id_1,
    output supply1 id_2,
    output supply0 id_3,
    output wand id_4,
    input wire id_5,
    input tri0 id_6,
    output supply0 id_7
    , id_26,
    output tri0 id_8,
    input tri1 id_9,
    input wand id_10,
    output uwire id_11,
    input wand id_12,
    input uwire id_13,
    input tri id_14,
    output tri1 id_15,
    input wand id_16,
    output supply1 id_17,
    output uwire id_18,
    output wire id_19,
    output wor id_20,
    input uwire id_21,
    input supply1 id_22,
    output wand id_23,
    input wor id_24
);
  assign id_4 = 1'b0;
  supply0 id_27 = id_21;
endmodule
module module_1 (
    input wire id_0,
    output tri0 id_1,
    output supply1 id_2
);
  wire id_4;
  id_5(
      "", id_1 != id_2, 1, 1
  );
  assign id_2 = 1;
  wire id_6;
  module_0(
      id_0,
      id_2,
      id_2,
      id_1,
      id_2,
      id_0,
      id_0,
      id_2,
      id_2,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_2,
      id_2,
      id_1,
      id_2,
      id_0,
      id_0,
      id_1,
      id_0
  );
  wire id_7, id_8, id_9, id_10, id_11;
endmodule
