CAPI=1
[main]
description = "memory_module"

[verilog]
src_files =
  misc/memory_module/hdl_core/memory_module.sv
  

[provider]
name = github
user = germancq
repo = IPCores
version = master    