// Seed: 3536380310
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  assign module_2.id_13 = 0;
  assign module_1.id_0  = 0;
  output wire id_2;
  input wire id_1;
  wire id_7;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1
);
  supply0 id_3;
  ;
  assign id_3 = -1;
  assign id_1 = id_3;
  parameter id_4 = 1;
  wire [1 'b0 : 1] id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 #(
    parameter id_18 = 32'd72,
    parameter id_3  = 32'd75
) (
    output tri id_0,
    output tri id_1,
    output wor id_2,
    input tri _id_3,
    output supply1 id_4,
    input tri1 id_5,
    output wire id_6,
    output tri1 id_7,
    output wand id_8,
    input tri1 id_9,
    input wor id_10,
    output wire id_11,
    output tri1 id_12,
    input supply0 id_13,
    input wand id_14,
    input supply0 id_15,
    input wor id_16,
    input tri1 id_17,
    input uwire _id_18,
    input uwire id_19
);
  wire [id_18 : id_3  <  -1] id_21;
  module_0 modCall_1 (
      id_21,
      id_21,
      id_21,
      id_21,
      id_21,
      id_21
  );
endmodule
