#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x142009ac0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x142008cd0 .scope module, "addiu_tb" "addiu_tb" 3 1;
 .timescale 0 0;
v0x1420657b0_0 .net "active", 0 0, L_0x14206eb30;  1 drivers
v0x142065860_0 .var "clk", 0 0;
v0x142065970_0 .var "clk_enable", 0 0;
v0x142065a00_0 .net "data_address", 31 0, v0x142063590_0;  1 drivers
v0x142065a90_0 .net "data_read", 0 0, L_0x14206e290;  1 drivers
v0x142065b20_0 .var "data_readdata", 31 0;
v0x142065bb0_0 .net "data_write", 0 0, L_0x14206dc00;  1 drivers
v0x142065c40_0 .net "data_writedata", 31 0, v0x14205c230_0;  1 drivers
v0x142065d10_0 .net "instr_address", 31 0, L_0x14206ec60;  1 drivers
v0x142065e20_0 .var "instr_readdata", 31 0;
v0x142065eb0_0 .net "register_v0", 31 0, L_0x14206c4d0;  1 drivers
v0x142065f80_0 .var "reset", 0 0;
S_0x14200b9d0 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 36, 3 36 0, S_0x142008cd0;
 .timescale 0 0;
v0x14203bc60_0 .var "imm", 15 0;
v0x1420592a0_0 .var "imm_instr", 31 0;
v0x142059340_0 .var "opcode", 5 0;
v0x1420593f0_0 .var "rs", 4 0;
v0x1420594a0_0 .var "rt", 4 0;
E_0x142046690 .event posedge, v0x14205c5a0_0;
S_0x142059590 .scope module, "dut" "mips_cpu_harvard" 3 109, 4 1 0, S_0x142008cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x142067620 .functor OR 1, L_0x1420672d0, L_0x1420674e0, C4<0>, C4<0>;
L_0x142067710 .functor BUFZ 1, L_0x142066dc0, C4<0>, C4<0>, C4<0>;
L_0x142067aa0 .functor BUFZ 1, L_0x142066ee0, C4<0>, C4<0>, C4<0>;
L_0x142067bf0 .functor AND 1, L_0x142066dc0, L_0x142067d40, C4<1>, C4<1>;
L_0x142067ee0 .functor OR 1, L_0x142067bf0, L_0x142067c60, C4<0>, C4<0>;
L_0x142068020 .functor OR 1, L_0x142067ee0, L_0x1420679c0, C4<0>, C4<0>;
L_0x142068110 .functor OR 1, L_0x142068020, L_0x1420693b0, C4<0>, C4<0>;
L_0x142068200 .functor OR 1, L_0x142068110, L_0x142068e90, C4<0>, C4<0>;
L_0x142068d50 .functor AND 1, L_0x142068860, L_0x142068980, C4<1>, C4<1>;
L_0x142068e90 .functor OR 1, L_0x142068600, L_0x142068d50, C4<0>, C4<0>;
L_0x1420693b0 .functor AND 1, L_0x142068b30, L_0x142069020, C4<1>, C4<1>;
L_0x142069930 .functor OR 1, L_0x142069250, L_0x1420695e0, C4<0>, C4<0>;
L_0x142066b70 .functor OR 1, L_0x142069cc0, L_0x142069f70, C4<0>, C4<0>;
L_0x14206a350 .functor AND 1, L_0x1420678c0, L_0x142066b70, C4<1>, C4<1>;
L_0x14206a4e0 .functor OR 1, L_0x14206a130, L_0x14206a620, C4<0>, C4<0>;
L_0x14206a2e0 .functor OR 1, L_0x14206a4e0, L_0x14206a8d0, C4<0>, C4<0>;
L_0x14206aa30 .functor AND 1, L_0x142066dc0, L_0x14206a2e0, C4<1>, C4<1>;
L_0x14206a700 .functor AND 1, L_0x142066dc0, L_0x14206abf0, C4<1>, C4<1>;
L_0x142068c70 .functor AND 1, L_0x142066dc0, L_0x14206a770, C4<1>, C4<1>;
L_0x14206b640 .functor AND 1, v0x142063470_0, v0x1420654b0_0, C4<1>, C4<1>;
L_0x14206b6b0 .functor AND 1, L_0x14206b640, L_0x142068200, C4<1>, C4<1>;
L_0x14206b890 .functor OR 1, L_0x142068e90, L_0x1420693b0, C4<0>, C4<0>;
L_0x14206c540 .functor BUFZ 32, L_0x14206c170, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14206c6f0 .functor BUFZ 32, L_0x14206c420, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14206d550 .functor AND 1, v0x142065970_0, L_0x14206aa30, C4<1>, C4<1>;
L_0x14206d690 .functor AND 1, L_0x14206d550, v0x142063470_0, C4<1>, C4<1>;
L_0x14206bed0 .functor AND 1, L_0x14206d690, L_0x14206d7a0, C4<1>, C4<1>;
L_0x14206db90 .functor AND 1, v0x142063470_0, v0x1420654b0_0, C4<1>, C4<1>;
L_0x14206dc00 .functor AND 1, L_0x14206db90, L_0x142068390, C4<1>, C4<1>;
L_0x14206d8e0 .functor OR 1, L_0x14206dab0, L_0x14206dde0, C4<0>, C4<0>;
L_0x14206e120 .functor AND 1, L_0x14206d8e0, L_0x14206d9d0, C4<1>, C4<1>;
L_0x14206e290 .functor OR 1, L_0x1420679c0, L_0x14206e120, C4<0>, C4<0>;
L_0x14206eb30 .functor BUFZ 1, v0x142063470_0, C4<0>, C4<0>, C4<0>;
L_0x14206ec60 .functor BUFZ 32, v0x142063500_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14205e5e0_0 .net *"_ivl_102", 31 0, L_0x142068f80;  1 drivers
L_0x1180504d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14205e670_0 .net *"_ivl_105", 25 0, L_0x1180504d8;  1 drivers
L_0x118050520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14205e700_0 .net/2u *"_ivl_106", 31 0, L_0x118050520;  1 drivers
v0x14205e790_0 .net *"_ivl_108", 0 0, L_0x142068b30;  1 drivers
v0x14205e820_0 .net *"_ivl_111", 5 0, L_0x1420691b0;  1 drivers
L_0x118050568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x14205e8c0_0 .net/2u *"_ivl_112", 5 0, L_0x118050568;  1 drivers
v0x14205e970_0 .net *"_ivl_114", 0 0, L_0x142069020;  1 drivers
v0x14205ea10_0 .net *"_ivl_118", 31 0, L_0x142069540;  1 drivers
L_0x1180500a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x14205eac0_0 .net/2u *"_ivl_12", 5 0, L_0x1180500a0;  1 drivers
L_0x1180505b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14205ebd0_0 .net *"_ivl_121", 25 0, L_0x1180505b0;  1 drivers
L_0x1180505f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x14205ec80_0 .net/2u *"_ivl_122", 31 0, L_0x1180505f8;  1 drivers
v0x14205ed30_0 .net *"_ivl_124", 0 0, L_0x142069250;  1 drivers
v0x14205edd0_0 .net *"_ivl_126", 31 0, L_0x142069710;  1 drivers
L_0x118050640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14205ee80_0 .net *"_ivl_129", 25 0, L_0x118050640;  1 drivers
L_0x118050688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x14205ef30_0 .net/2u *"_ivl_130", 31 0, L_0x118050688;  1 drivers
v0x14205efe0_0 .net *"_ivl_132", 0 0, L_0x1420695e0;  1 drivers
v0x14205f080_0 .net *"_ivl_136", 31 0, L_0x142069a20;  1 drivers
L_0x1180506d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14205f210_0 .net *"_ivl_139", 25 0, L_0x1180506d0;  1 drivers
L_0x118050718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14205f2a0_0 .net/2u *"_ivl_140", 31 0, L_0x118050718;  1 drivers
v0x14205f350_0 .net *"_ivl_142", 0 0, L_0x1420678c0;  1 drivers
v0x14205f3f0_0 .net *"_ivl_145", 5 0, L_0x142069dd0;  1 drivers
L_0x118050760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x14205f4a0_0 .net/2u *"_ivl_146", 5 0, L_0x118050760;  1 drivers
v0x14205f550_0 .net *"_ivl_148", 0 0, L_0x142069cc0;  1 drivers
v0x14205f5f0_0 .net *"_ivl_151", 5 0, L_0x14206a090;  1 drivers
L_0x1180507a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x14205f6a0_0 .net/2u *"_ivl_152", 5 0, L_0x1180507a8;  1 drivers
v0x14205f750_0 .net *"_ivl_154", 0 0, L_0x142069f70;  1 drivers
v0x14205f7f0_0 .net *"_ivl_157", 0 0, L_0x142066b70;  1 drivers
L_0x1180500e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x14205f890_0 .net/2u *"_ivl_16", 5 0, L_0x1180500e8;  1 drivers
v0x14205f940_0 .net *"_ivl_161", 1 0, L_0x14206a400;  1 drivers
L_0x1180507f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x14205f9f0_0 .net/2u *"_ivl_162", 1 0, L_0x1180507f0;  1 drivers
v0x14205faa0_0 .net *"_ivl_164", 0 0, L_0x14206a130;  1 drivers
L_0x118050838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x14205fb40_0 .net/2u *"_ivl_166", 5 0, L_0x118050838;  1 drivers
v0x14205fbf0_0 .net *"_ivl_168", 0 0, L_0x14206a620;  1 drivers
v0x14205f120_0 .net *"_ivl_171", 0 0, L_0x14206a4e0;  1 drivers
L_0x118050880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x14205fe80_0 .net/2u *"_ivl_172", 5 0, L_0x118050880;  1 drivers
v0x14205ff10_0 .net *"_ivl_174", 0 0, L_0x14206a8d0;  1 drivers
v0x14205ffa0_0 .net *"_ivl_177", 0 0, L_0x14206a2e0;  1 drivers
L_0x1180508c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x142060030_0 .net/2u *"_ivl_180", 5 0, L_0x1180508c8;  1 drivers
v0x1420600d0_0 .net *"_ivl_182", 0 0, L_0x14206abf0;  1 drivers
L_0x118050910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x142060170_0 .net/2u *"_ivl_186", 5 0, L_0x118050910;  1 drivers
v0x142060220_0 .net *"_ivl_188", 0 0, L_0x14206a770;  1 drivers
L_0x118050958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x1420602c0_0 .net/2u *"_ivl_196", 4 0, L_0x118050958;  1 drivers
v0x142060370_0 .net *"_ivl_199", 4 0, L_0x14206ad30;  1 drivers
v0x142060420_0 .net *"_ivl_20", 31 0, L_0x142067130;  1 drivers
v0x1420604d0_0 .net *"_ivl_201", 4 0, L_0x14206b2f0;  1 drivers
v0x142060580_0 .net *"_ivl_202", 4 0, L_0x14206b390;  1 drivers
v0x142060630_0 .net *"_ivl_207", 0 0, L_0x14206b640;  1 drivers
v0x1420606d0_0 .net *"_ivl_211", 0 0, L_0x14206b890;  1 drivers
L_0x1180509a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x142060770_0 .net/2u *"_ivl_212", 31 0, L_0x1180509a0;  1 drivers
v0x142060820_0 .net *"_ivl_214", 31 0, L_0x14206b900;  1 drivers
v0x1420608d0_0 .net *"_ivl_216", 31 0, L_0x14206b430;  1 drivers
v0x142060980_0 .net *"_ivl_218", 31 0, L_0x14206bba0;  1 drivers
v0x142060a30_0 .net *"_ivl_220", 31 0, L_0x14206ba60;  1 drivers
v0x142060ae0_0 .net *"_ivl_229", 0 0, L_0x14206d550;  1 drivers
L_0x118050130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142060b80_0 .net *"_ivl_23", 25 0, L_0x118050130;  1 drivers
v0x142060c30_0 .net *"_ivl_231", 0 0, L_0x14206d690;  1 drivers
v0x142060cd0_0 .net *"_ivl_232", 31 0, L_0x14206d700;  1 drivers
L_0x118050ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142060d80_0 .net *"_ivl_235", 30 0, L_0x118050ac0;  1 drivers
L_0x118050b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x142060e30_0 .net/2u *"_ivl_236", 31 0, L_0x118050b08;  1 drivers
v0x142060ee0_0 .net *"_ivl_238", 0 0, L_0x14206d7a0;  1 drivers
L_0x118050178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x142060f80_0 .net/2u *"_ivl_24", 31 0, L_0x118050178;  1 drivers
v0x142061030_0 .net *"_ivl_243", 0 0, L_0x14206db90;  1 drivers
L_0x118050b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x1420610d0_0 .net/2u *"_ivl_246", 5 0, L_0x118050b50;  1 drivers
L_0x118050b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x142061180_0 .net/2u *"_ivl_250", 5 0, L_0x118050b98;  1 drivers
v0x142061230_0 .net *"_ivl_257", 0 0, L_0x14206d9d0;  1 drivers
v0x14205fc90_0 .net *"_ivl_259", 0 0, L_0x14206e120;  1 drivers
v0x14205fd30_0 .net *"_ivl_26", 0 0, L_0x1420672d0;  1 drivers
L_0x118050be0 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x14205fdd0_0 .net/2u *"_ivl_262", 5 0, L_0x118050be0;  1 drivers
L_0x118050c28 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x1420612c0_0 .net/2u *"_ivl_266", 5 0, L_0x118050c28;  1 drivers
v0x142061370_0 .net *"_ivl_271", 15 0, L_0x14206e7d0;  1 drivers
v0x142061420_0 .net *"_ivl_272", 17 0, L_0x14206e380;  1 drivers
L_0x118050cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1420614d0_0 .net *"_ivl_275", 1 0, L_0x118050cb8;  1 drivers
v0x142061580_0 .net *"_ivl_278", 15 0, L_0x14206ea90;  1 drivers
v0x142061630_0 .net *"_ivl_28", 31 0, L_0x1420673f0;  1 drivers
L_0x118050d00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1420616e0_0 .net *"_ivl_280", 1 0, L_0x118050d00;  1 drivers
v0x142061790_0 .net *"_ivl_283", 0 0, L_0x14206e9b0;  1 drivers
L_0x118050d48 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x142061840_0 .net/2u *"_ivl_284", 13 0, L_0x118050d48;  1 drivers
L_0x118050d90 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x1420618f0_0 .net/2u *"_ivl_286", 13 0, L_0x118050d90;  1 drivers
v0x1420619a0_0 .net *"_ivl_288", 13 0, L_0x14206ed50;  1 drivers
L_0x1180501c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142061a50_0 .net *"_ivl_31", 25 0, L_0x1180501c0;  1 drivers
L_0x118050208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x142061b00_0 .net/2u *"_ivl_32", 31 0, L_0x118050208;  1 drivers
v0x142061bb0_0 .net *"_ivl_34", 0 0, L_0x1420674e0;  1 drivers
v0x142061c50_0 .net *"_ivl_4", 31 0, L_0x142066c90;  1 drivers
v0x142061d00_0 .net *"_ivl_41", 2 0, L_0x1420677c0;  1 drivers
L_0x118050250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x142061db0_0 .net/2u *"_ivl_42", 2 0, L_0x118050250;  1 drivers
v0x142061e60_0 .net *"_ivl_49", 2 0, L_0x142067b50;  1 drivers
L_0x118050298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x142061f10_0 .net/2u *"_ivl_50", 2 0, L_0x118050298;  1 drivers
v0x142061fc0_0 .net *"_ivl_55", 0 0, L_0x142067d40;  1 drivers
v0x142062060_0 .net *"_ivl_57", 0 0, L_0x142067bf0;  1 drivers
v0x142062100_0 .net *"_ivl_59", 0 0, L_0x142067ee0;  1 drivers
v0x1420621a0_0 .net *"_ivl_61", 0 0, L_0x142068020;  1 drivers
v0x142062240_0 .net *"_ivl_63", 0 0, L_0x142068110;  1 drivers
v0x1420622e0_0 .net *"_ivl_67", 2 0, L_0x1420682d0;  1 drivers
L_0x1180502e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x142062390_0 .net/2u *"_ivl_68", 2 0, L_0x1180502e0;  1 drivers
L_0x118050010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142062440_0 .net *"_ivl_7", 25 0, L_0x118050010;  1 drivers
v0x1420624f0_0 .net *"_ivl_72", 31 0, L_0x142068560;  1 drivers
L_0x118050328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1420625a0_0 .net *"_ivl_75", 25 0, L_0x118050328;  1 drivers
L_0x118050370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x142062650_0 .net/2u *"_ivl_76", 31 0, L_0x118050370;  1 drivers
v0x142062700_0 .net *"_ivl_78", 0 0, L_0x142068600;  1 drivers
L_0x118050058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1420627a0_0 .net/2u *"_ivl_8", 31 0, L_0x118050058;  1 drivers
v0x142062850_0 .net *"_ivl_80", 31 0, L_0x1420687c0;  1 drivers
L_0x1180503b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142062900_0 .net *"_ivl_83", 25 0, L_0x1180503b8;  1 drivers
L_0x118050400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1420629b0_0 .net/2u *"_ivl_84", 31 0, L_0x118050400;  1 drivers
v0x142062a60_0 .net *"_ivl_86", 0 0, L_0x142068860;  1 drivers
v0x142062b00_0 .net *"_ivl_89", 0 0, L_0x142068720;  1 drivers
v0x142062bb0_0 .net *"_ivl_90", 31 0, L_0x142068a30;  1 drivers
L_0x118050448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142062c60_0 .net *"_ivl_93", 30 0, L_0x118050448;  1 drivers
L_0x118050490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x142062d10_0 .net/2u *"_ivl_94", 31 0, L_0x118050490;  1 drivers
v0x142062dc0_0 .net *"_ivl_96", 0 0, L_0x142068980;  1 drivers
v0x142062e60_0 .net *"_ivl_99", 0 0, L_0x142068d50;  1 drivers
v0x142062f00_0 .net "active", 0 0, L_0x14206eb30;  alias, 1 drivers
v0x142062fa0_0 .net "alu_op1", 31 0, L_0x14206c540;  1 drivers
v0x142063040_0 .net "alu_op2", 31 0, L_0x14206c6f0;  1 drivers
v0x1420630e0_0 .net "alui_instr", 0 0, L_0x142067c60;  1 drivers
v0x142063180_0 .net "b_flag", 0 0, v0x14205a210_0;  1 drivers
v0x142063230_0 .net "b_imm", 17 0, L_0x14206e890;  1 drivers
v0x1420632c0_0 .net "b_offset", 31 0, L_0x14206eed0;  1 drivers
v0x142063350_0 .net "clk", 0 0, v0x142065860_0;  1 drivers
v0x1420633e0_0 .net "clk_enable", 0 0, v0x142065970_0;  1 drivers
v0x142063470_0 .var "cpu_active", 0 0;
v0x142063500_0 .var "curr_addr", 31 0;
v0x142063590_0 .var "data_address", 31 0;
v0x142063630_0 .net "data_read", 0 0, L_0x14206e290;  alias, 1 drivers
v0x1420636d0_0 .net "data_readdata", 31 0, v0x142065b20_0;  1 drivers
v0x1420637b0_0 .net "data_write", 0 0, L_0x14206dc00;  alias, 1 drivers
v0x142063850_0 .net "data_writedata", 31 0, v0x14205c230_0;  alias, 1 drivers
v0x1420638f0_0 .var "delay_slot", 31 0;
v0x142063990_0 .net "effective_addr", 31 0, v0x14205a5d0_0;  1 drivers
v0x142063a30_0 .net "funct_code", 5 0, L_0x142066bf0;  1 drivers
v0x142063ae0_0 .net "hi_out", 31 0, v0x14205c630_0;  1 drivers
v0x142063ba0_0 .net "hl_reg_enable", 0 0, L_0x14206bed0;  1 drivers
v0x142063c70_0 .net "instr_address", 31 0, L_0x14206ec60;  alias, 1 drivers
v0x142063d10_0 .net "instr_opcode", 5 0, L_0x142066a90;  1 drivers
v0x142063db0_0 .net "instr_readdata", 31 0, v0x142065e20_0;  1 drivers
v0x142063e80_0 .net "j_imm", 0 0, L_0x142069930;  1 drivers
v0x142063f20_0 .net "j_reg", 0 0, L_0x14206a350;  1 drivers
v0x142063fc0_0 .net "link_const", 0 0, L_0x142068e90;  1 drivers
v0x142064060_0 .net "link_reg", 0 0, L_0x1420693b0;  1 drivers
v0x142064100_0 .net "lo_out", 31 0, v0x14205cd40_0;  1 drivers
v0x1420641a0_0 .net "load_data", 31 0, v0x14205b680_0;  1 drivers
v0x142064250_0 .net "load_instr", 0 0, L_0x1420679c0;  1 drivers
v0x1420642e0_0 .net "lw", 0 0, L_0x142066ee0;  1 drivers
v0x142064380_0 .net "lwl", 0 0, L_0x14206dd30;  1 drivers
v0x142064420_0 .net "lwr", 0 0, L_0x14206dec0;  1 drivers
v0x1420644c0_0 .net "mem_to_reg", 0 0, L_0x142067aa0;  1 drivers
v0x142064560_0 .net "mfhi", 0 0, L_0x14206a700;  1 drivers
v0x142064600_0 .net "mflo", 0 0, L_0x142068c70;  1 drivers
v0x1420646a0_0 .net "movefrom", 0 0, L_0x142067620;  1 drivers
v0x142064740_0 .net "muldiv", 0 0, L_0x14206aa30;  1 drivers
v0x1420647e0_0 .var "next_delay_slot", 31 0;
v0x142064890_0 .net "partial_store", 0 0, L_0x14206d8e0;  1 drivers
v0x142064930_0 .net "r_format", 0 0, L_0x142066dc0;  1 drivers
v0x1420649d0_0 .net "reg_a_read_data", 31 0, L_0x14206c170;  1 drivers
v0x142064a90_0 .net "reg_a_read_index", 4 0, L_0x14206b090;  1 drivers
v0x142064b40_0 .net "reg_b_read_data", 31 0, L_0x14206c420;  1 drivers
v0x142064c10_0 .net "reg_b_read_index", 4 0, L_0x14206ac90;  1 drivers
v0x142064cb0_0 .net "reg_dst", 0 0, L_0x142067710;  1 drivers
v0x142064d40_0 .net "reg_write", 0 0, L_0x142068200;  1 drivers
v0x142064de0_0 .net "reg_write_data", 31 0, L_0x14206be30;  1 drivers
v0x142064ea0_0 .net "reg_write_enable", 0 0, L_0x14206b6b0;  1 drivers
v0x142064f50_0 .net "reg_write_index", 4 0, L_0x14206b1f0;  1 drivers
v0x142065000_0 .net "register_v0", 31 0, L_0x14206c4d0;  alias, 1 drivers
v0x1420650b0_0 .net "reset", 0 0, v0x142065f80_0;  1 drivers
v0x142065140_0 .net "result", 31 0, v0x14205aa20_0;  1 drivers
v0x1420651f0_0 .net "result_hi", 31 0, v0x14205a3c0_0;  1 drivers
v0x1420652c0_0 .net "result_lo", 31 0, v0x14205a520_0;  1 drivers
v0x142065390_0 .net "sb", 0 0, L_0x14206dab0;  1 drivers
v0x142065420_0 .net "sh", 0 0, L_0x14206dde0;  1 drivers
v0x1420654b0_0 .var "state", 0 0;
v0x142065550_0 .net "store_instr", 0 0, L_0x142068390;  1 drivers
v0x1420655f0_0 .net "sw", 0 0, L_0x142067050;  1 drivers
E_0x1420598e0/0 .event edge, v0x14205a210_0, v0x1420638f0_0, v0x1420632c0_0, v0x142063e80_0;
E_0x1420598e0/1 .event edge, v0x14205a470_0, v0x142063f20_0, v0x14205da00_0, v0x142063500_0;
E_0x1420598e0 .event/or E_0x1420598e0/0, E_0x1420598e0/1;
E_0x142059950 .event edge, v0x142064380_0, v0x142064420_0, v0x14205bf30_0, v0x14205a5d0_0;
L_0x142066a90 .part v0x142065e20_0, 26, 6;
L_0x142066bf0 .part v0x142065e20_0, 0, 6;
L_0x142066c90 .concat [ 6 26 0 0], L_0x142066a90, L_0x118050010;
L_0x142066dc0 .cmp/eq 32, L_0x142066c90, L_0x118050058;
L_0x142066ee0 .cmp/eq 6, L_0x142066a90, L_0x1180500a0;
L_0x142067050 .cmp/eq 6, L_0x142066a90, L_0x1180500e8;
L_0x142067130 .concat [ 6 26 0 0], L_0x142066a90, L_0x118050130;
L_0x1420672d0 .cmp/eq 32, L_0x142067130, L_0x118050178;
L_0x1420673f0 .concat [ 6 26 0 0], L_0x142066a90, L_0x1180501c0;
L_0x1420674e0 .cmp/eq 32, L_0x1420673f0, L_0x118050208;
L_0x1420677c0 .part L_0x142066a90, 3, 3;
L_0x1420679c0 .cmp/eq 3, L_0x1420677c0, L_0x118050250;
L_0x142067b50 .part L_0x142066a90, 3, 3;
L_0x142067c60 .cmp/eq 3, L_0x142067b50, L_0x118050298;
L_0x142067d40 .reduce/nor L_0x14206aa30;
L_0x1420682d0 .part L_0x142066a90, 3, 3;
L_0x142068390 .cmp/eq 3, L_0x1420682d0, L_0x1180502e0;
L_0x142068560 .concat [ 6 26 0 0], L_0x142066a90, L_0x118050328;
L_0x142068600 .cmp/eq 32, L_0x142068560, L_0x118050370;
L_0x1420687c0 .concat [ 6 26 0 0], L_0x142066a90, L_0x1180503b8;
L_0x142068860 .cmp/eq 32, L_0x1420687c0, L_0x118050400;
L_0x142068720 .part v0x142065e20_0, 20, 1;
L_0x142068a30 .concat [ 1 31 0 0], L_0x142068720, L_0x118050448;
L_0x142068980 .cmp/eq 32, L_0x142068a30, L_0x118050490;
L_0x142068f80 .concat [ 6 26 0 0], L_0x142066a90, L_0x1180504d8;
L_0x142068b30 .cmp/eq 32, L_0x142068f80, L_0x118050520;
L_0x1420691b0 .part v0x142065e20_0, 0, 6;
L_0x142069020 .cmp/eq 6, L_0x1420691b0, L_0x118050568;
L_0x142069540 .concat [ 6 26 0 0], L_0x142066a90, L_0x1180505b0;
L_0x142069250 .cmp/eq 32, L_0x142069540, L_0x1180505f8;
L_0x142069710 .concat [ 6 26 0 0], L_0x142066a90, L_0x118050640;
L_0x1420695e0 .cmp/eq 32, L_0x142069710, L_0x118050688;
L_0x142069a20 .concat [ 6 26 0 0], L_0x142066a90, L_0x1180506d0;
L_0x1420678c0 .cmp/eq 32, L_0x142069a20, L_0x118050718;
L_0x142069dd0 .part v0x142065e20_0, 0, 6;
L_0x142069cc0 .cmp/eq 6, L_0x142069dd0, L_0x118050760;
L_0x14206a090 .part v0x142065e20_0, 0, 6;
L_0x142069f70 .cmp/eq 6, L_0x14206a090, L_0x1180507a8;
L_0x14206a400 .part L_0x142066bf0, 3, 2;
L_0x14206a130 .cmp/eq 2, L_0x14206a400, L_0x1180507f0;
L_0x14206a620 .cmp/eq 6, L_0x142066bf0, L_0x118050838;
L_0x14206a8d0 .cmp/eq 6, L_0x142066bf0, L_0x118050880;
L_0x14206abf0 .cmp/eq 6, L_0x142066bf0, L_0x1180508c8;
L_0x14206a770 .cmp/eq 6, L_0x142066bf0, L_0x118050910;
L_0x14206b090 .part v0x142065e20_0, 21, 5;
L_0x14206ac90 .part v0x142065e20_0, 16, 5;
L_0x14206ad30 .part v0x142065e20_0, 11, 5;
L_0x14206b2f0 .part v0x142065e20_0, 16, 5;
L_0x14206b390 .functor MUXZ 5, L_0x14206b2f0, L_0x14206ad30, L_0x142067710, C4<>;
L_0x14206b1f0 .functor MUXZ 5, L_0x14206b390, L_0x118050958, L_0x142068e90, C4<>;
L_0x14206b900 .arith/sum 32, v0x1420638f0_0, L_0x1180509a0;
L_0x14206b430 .functor MUXZ 32, v0x14205aa20_0, v0x14205b680_0, L_0x142067aa0, C4<>;
L_0x14206bba0 .functor MUXZ 32, L_0x14206b430, v0x14205cd40_0, L_0x142068c70, C4<>;
L_0x14206ba60 .functor MUXZ 32, L_0x14206bba0, v0x14205c630_0, L_0x14206a700, C4<>;
L_0x14206be30 .functor MUXZ 32, L_0x14206ba60, L_0x14206b900, L_0x14206b890, C4<>;
L_0x14206d700 .concat [ 1 31 0 0], v0x1420654b0_0, L_0x118050ac0;
L_0x14206d7a0 .cmp/eq 32, L_0x14206d700, L_0x118050b08;
L_0x14206dab0 .cmp/eq 6, L_0x142066a90, L_0x118050b50;
L_0x14206dde0 .cmp/eq 6, L_0x142066a90, L_0x118050b98;
L_0x14206d9d0 .reduce/nor v0x1420654b0_0;
L_0x14206dd30 .cmp/eq 6, L_0x142066a90, L_0x118050be0;
L_0x14206dec0 .cmp/eq 6, L_0x142066a90, L_0x118050c28;
L_0x14206e7d0 .part v0x142065e20_0, 0, 16;
L_0x14206e380 .concat [ 16 2 0 0], L_0x14206e7d0, L_0x118050cb8;
L_0x14206ea90 .part L_0x14206e380, 0, 16;
L_0x14206e890 .concat [ 2 16 0 0], L_0x118050d00, L_0x14206ea90;
L_0x14206e9b0 .part L_0x14206e890, 17, 1;
L_0x14206ed50 .functor MUXZ 14, L_0x118050d90, L_0x118050d48, L_0x14206e9b0, C4<>;
L_0x14206eed0 .concat [ 18 14 0 0], L_0x14206e890, L_0x14206ed50;
S_0x142059980 .scope module, "cpu_alu" "alu" 4 140, 5 1 0, S_0x142059590;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x142059ce0_0 .net *"_ivl_10", 15 0, L_0x14206cfd0;  1 drivers
L_0x118050a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142059da0_0 .net/2u *"_ivl_14", 15 0, L_0x118050a78;  1 drivers
v0x142059e50_0 .net *"_ivl_17", 15 0, L_0x14206d110;  1 drivers
v0x142059f10_0 .net *"_ivl_5", 0 0, L_0x14206c920;  1 drivers
v0x142059fc0_0 .net *"_ivl_6", 15 0, L_0x142069e70;  1 drivers
v0x14205a0b0_0 .net *"_ivl_9", 15 0, L_0x14206ccd0;  1 drivers
v0x14205a160_0 .net "addr_rt", 4 0, L_0x14206d2f0;  1 drivers
v0x14205a210_0 .var "b_flag", 0 0;
v0x14205a2b0_0 .net "funct", 5 0, L_0x14206c880;  1 drivers
v0x14205a3c0_0 .var "hi", 31 0;
v0x14205a470_0 .net "instructionword", 31 0, v0x142065e20_0;  alias, 1 drivers
v0x14205a520_0 .var "lo", 31 0;
v0x14205a5d0_0 .var "memaddroffset", 31 0;
v0x14205a680_0 .var "multresult", 63 0;
v0x14205a730_0 .net "op1", 31 0, L_0x14206c540;  alias, 1 drivers
v0x14205a7e0_0 .net "op2", 31 0, L_0x14206c6f0;  alias, 1 drivers
v0x14205a890_0 .net "opcode", 5 0, L_0x14206c7e0;  1 drivers
v0x14205aa20_0 .var "result", 31 0;
v0x14205aab0_0 .net "shamt", 4 0, L_0x14206d250;  1 drivers
v0x14205ab60_0 .net/s "sign_op1", 31 0, L_0x14206c540;  alias, 1 drivers
v0x14205ac20_0 .net/s "sign_op2", 31 0, L_0x14206c6f0;  alias, 1 drivers
v0x14205acb0_0 .net "simmediatedata", 31 0, L_0x14206d070;  1 drivers
v0x14205ad40_0 .net "simmediatedatas", 31 0, L_0x14206d070;  alias, 1 drivers
v0x14205add0_0 .net "uimmediatedata", 31 0, L_0x14206d1b0;  1 drivers
v0x14205ae60_0 .net "unsign_op1", 31 0, L_0x14206c540;  alias, 1 drivers
v0x14205af30_0 .net "unsign_op2", 31 0, L_0x14206c6f0;  alias, 1 drivers
v0x14205b010_0 .var "unsigned_result", 31 0;
E_0x142059c50/0 .event edge, v0x14205a890_0, v0x14205a2b0_0, v0x14205a7e0_0, v0x14205aab0_0;
E_0x142059c50/1 .event edge, v0x14205a730_0, v0x14205a680_0, v0x14205a160_0, v0x14205acb0_0;
E_0x142059c50/2 .event edge, v0x14205add0_0, v0x14205b010_0;
E_0x142059c50 .event/or E_0x142059c50/0, E_0x142059c50/1, E_0x142059c50/2;
L_0x14206c7e0 .part v0x142065e20_0, 26, 6;
L_0x14206c880 .part v0x142065e20_0, 0, 6;
L_0x14206c920 .part v0x142065e20_0, 15, 1;
LS_0x142069e70_0_0 .concat [ 1 1 1 1], L_0x14206c920, L_0x14206c920, L_0x14206c920, L_0x14206c920;
LS_0x142069e70_0_4 .concat [ 1 1 1 1], L_0x14206c920, L_0x14206c920, L_0x14206c920, L_0x14206c920;
LS_0x142069e70_0_8 .concat [ 1 1 1 1], L_0x14206c920, L_0x14206c920, L_0x14206c920, L_0x14206c920;
LS_0x142069e70_0_12 .concat [ 1 1 1 1], L_0x14206c920, L_0x14206c920, L_0x14206c920, L_0x14206c920;
L_0x142069e70 .concat [ 4 4 4 4], LS_0x142069e70_0_0, LS_0x142069e70_0_4, LS_0x142069e70_0_8, LS_0x142069e70_0_12;
L_0x14206ccd0 .part v0x142065e20_0, 0, 16;
L_0x14206cfd0 .concat [ 16 0 0 0], L_0x14206ccd0;
L_0x14206d070 .concat [ 16 16 0 0], L_0x14206cfd0, L_0x142069e70;
L_0x14206d110 .part v0x142065e20_0, 0, 16;
L_0x14206d1b0 .concat [ 16 16 0 0], L_0x14206d110, L_0x118050a78;
L_0x14206d250 .part v0x142065e20_0, 6, 5;
L_0x14206d2f0 .part v0x142065e20_0, 16, 5;
S_0x14205b160 .scope module, "cpu_load_block" "load_block" 4 153, 6 1 0, S_0x142059590;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /OUTPUT 32 "out_transformed";
v0x14205b3b0_0 .net "address", 31 0, v0x14205a5d0_0;  alias, 1 drivers
v0x14205b470_0 .net "datafromMem", 31 0, v0x142065b20_0;  alias, 1 drivers
v0x14205b510_0 .net "instr_word", 31 0, v0x142065e20_0;  alias, 1 drivers
v0x14205b5e0_0 .net "opcode", 5 0, L_0x14206d390;  1 drivers
v0x14205b680_0 .var "out_transformed", 31 0;
v0x14205b770_0 .net "whichbyte", 1 0, L_0x14206d430;  1 drivers
E_0x14205b380 .event edge, v0x14205b5e0_0, v0x14205b470_0, v0x14205b770_0, v0x14205a470_0;
L_0x14206d390 .part v0x142065e20_0, 26, 6;
L_0x14206d430 .part v0x14205a5d0_0, 0, 2;
S_0x14205b860 .scope module, "dut" "store_block" 4 216, 7 1 0, S_0x142059590;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x14205bb30_0 .net *"_ivl_1", 1 0, L_0x14206dfa0;  1 drivers
L_0x118050c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14205bbf0_0 .net *"_ivl_5", 0 0, L_0x118050c70;  1 drivers
v0x14205bca0_0 .net "bytenum", 2 0, L_0x14206e570;  1 drivers
v0x14205bd60_0 .net "dataword", 31 0, v0x142065b20_0;  alias, 1 drivers
v0x14205be20_0 .net "eff_addr", 31 0, v0x14205a5d0_0;  alias, 1 drivers
v0x14205bf30_0 .net "opcode", 5 0, L_0x142066a90;  alias, 1 drivers
v0x14205bfc0_0 .net "regbyte", 7 0, L_0x14206e650;  1 drivers
v0x14205c070_0 .net "reghalfword", 15 0, L_0x14206e710;  1 drivers
v0x14205c120_0 .net "regword", 31 0, L_0x14206c420;  alias, 1 drivers
v0x14205c230_0 .var "storedata", 31 0;
E_0x14205bad0/0 .event edge, v0x14205bf30_0, v0x14205c120_0, v0x14205bca0_0, v0x14205bfc0_0;
E_0x14205bad0/1 .event edge, v0x14205b470_0, v0x14205c070_0;
E_0x14205bad0 .event/or E_0x14205bad0/0, E_0x14205bad0/1;
L_0x14206dfa0 .part v0x14205a5d0_0, 0, 2;
L_0x14206e570 .concat [ 2 1 0 0], L_0x14206dfa0, L_0x118050c70;
L_0x14206e650 .part L_0x14206c420, 0, 8;
L_0x14206e710 .part L_0x14206c420, 0, 16;
S_0x14205c360 .scope module, "hi" "hl_reg" 4 176, 8 1 0, S_0x142059590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x14205c5a0_0 .net "clk", 0 0, v0x142065860_0;  alias, 1 drivers
v0x14205c630_0 .var "data", 31 0;
v0x14205c6c0_0 .net "data_in", 31 0, v0x14205a3c0_0;  alias, 1 drivers
v0x14205c790_0 .net "data_out", 31 0, v0x14205c630_0;  alias, 1 drivers
v0x14205c830_0 .net "enable", 0 0, L_0x14206bed0;  alias, 1 drivers
v0x14205c910_0 .net "reset", 0 0, v0x142065f80_0;  alias, 1 drivers
S_0x14205ca30 .scope module, "lo" "hl_reg" 4 168, 8 1 0, S_0x142059590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x14205ccb0_0 .net "clk", 0 0, v0x142065860_0;  alias, 1 drivers
v0x14205cd40_0 .var "data", 31 0;
v0x14205cdd0_0 .net "data_in", 31 0, v0x14205a520_0;  alias, 1 drivers
v0x14205cea0_0 .net "data_out", 31 0, v0x14205cd40_0;  alias, 1 drivers
v0x14205cf40_0 .net "enable", 0 0, L_0x14206bed0;  alias, 1 drivers
v0x14205d010_0 .net "reset", 0 0, v0x142065f80_0;  alias, 1 drivers
S_0x14205d120 .scope module, "register" "regfile" 4 111, 9 1 0, S_0x142059590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x14206c170 .functor BUFZ 32, L_0x14206bd00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14206c420 .functor BUFZ 32, L_0x14206c260, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14205dd80_2 .array/port v0x14205dd80, 2;
L_0x14206c4d0 .functor BUFZ 32, v0x14205dd80_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14205d450_0 .net *"_ivl_0", 31 0, L_0x14206bd00;  1 drivers
v0x14205d510_0 .net *"_ivl_10", 6 0, L_0x14206c300;  1 drivers
L_0x118050a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14205d5b0_0 .net *"_ivl_13", 1 0, L_0x118050a30;  1 drivers
v0x14205d650_0 .net *"_ivl_2", 6 0, L_0x14206c090;  1 drivers
L_0x1180509e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14205d700_0 .net *"_ivl_5", 1 0, L_0x1180509e8;  1 drivers
v0x14205d7f0_0 .net *"_ivl_8", 31 0, L_0x14206c260;  1 drivers
v0x14205d8a0_0 .net "r_clk", 0 0, v0x142065860_0;  alias, 1 drivers
v0x14205d970_0 .net "r_clk_enable", 0 0, v0x142065970_0;  alias, 1 drivers
v0x14205da00_0 .net "read_data1", 31 0, L_0x14206c170;  alias, 1 drivers
v0x14205db10_0 .net "read_data2", 31 0, L_0x14206c420;  alias, 1 drivers
v0x14205dbc0_0 .net "read_reg1", 4 0, L_0x14206b090;  alias, 1 drivers
v0x14205dc50_0 .net "read_reg2", 4 0, L_0x14206ac90;  alias, 1 drivers
v0x14205dce0_0 .net "register_v0", 31 0, L_0x14206c4d0;  alias, 1 drivers
v0x14205dd80 .array "registers", 0 31, 31 0;
v0x14205e120_0 .net "reset", 0 0, v0x142065f80_0;  alias, 1 drivers
v0x14205e1f0_0 .net "write_control", 0 0, L_0x14206b6b0;  alias, 1 drivers
v0x14205e290_0 .net "write_data", 31 0, L_0x14206be30;  alias, 1 drivers
v0x14205e420_0 .net "write_reg", 4 0, L_0x14206b1f0;  alias, 1 drivers
L_0x14206bd00 .array/port v0x14205dd80, L_0x14206c090;
L_0x14206c090 .concat [ 5 2 0 0], L_0x14206b090, L_0x1180509e8;
L_0x14206c260 .array/port v0x14205dd80, L_0x14206c300;
L_0x14206c300 .concat [ 5 2 0 0], L_0x14206ac90, L_0x118050a30;
S_0x14203df30 .scope module, "alu_tb" "alu_tb" 10 1;
 .timescale 0 0;
S_0x14203ccc0 .scope module, "convert_endian" "convert_endian" 11 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x11801b5e0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x142066090_0 .net "in", 31 0, o0x11801b5e0;  0 drivers
v0x142066120_0 .var "out", 31 0;
S_0x14202a2a0 .scope module, "data_ram" "data_ram" 12 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x11801b6a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1420661b0_0 .net "clk", 0 0, o0x11801b6a0;  0 drivers
o0x11801b6d0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x142066240_0 .net "data_address", 31 0, o0x11801b6d0;  0 drivers
o0x11801b700 .functor BUFZ 1, C4<z>; HiZ drive
v0x1420662f0_0 .net "data_read", 0 0, o0x11801b700;  0 drivers
v0x1420663a0_0 .var "data_readdata", 31 0;
o0x11801b760 .functor BUFZ 1, C4<z>; HiZ drive
v0x142066450_0 .net "data_write", 0 0, o0x11801b760;  0 drivers
o0x11801b790 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x142066530_0 .net "data_writedata", 31 0, o0x11801b790;  0 drivers
S_0x14203bf70 .scope module, "pc" "pc" 13 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x11801b8e0 .functor BUFZ 1, C4<z>; HiZ drive
v0x142066670_0 .net "clk", 0 0, o0x11801b8e0;  0 drivers
v0x142066720_0 .var "curr_addr", 31 0;
o0x11801b940 .functor BUFZ 1, C4<z>; HiZ drive
v0x1420667d0_0 .net "enable", 0 0, o0x11801b940;  0 drivers
o0x11801b970 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x142066880_0 .net "next_addr", 31 0, o0x11801b970;  0 drivers
o0x11801b9a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x142066930_0 .net "reset", 0 0, o0x11801b9a0;  0 drivers
E_0x14203c150 .event posedge, v0x142066670_0;
    .scope S_0x14205d120;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14205dd80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14205dd80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14205dd80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14205dd80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14205dd80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14205dd80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14205dd80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14205dd80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14205dd80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14205dd80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14205dd80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14205dd80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14205dd80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14205dd80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14205dd80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14205dd80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14205dd80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14205dd80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14205dd80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14205dd80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14205dd80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14205dd80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14205dd80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14205dd80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14205dd80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14205dd80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14205dd80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14205dd80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14205dd80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14205dd80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14205dd80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14205dd80, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x14205d120;
T_1 ;
    %wait E_0x142046690;
    %load/vec4 v0x14205e120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14205dd80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14205dd80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14205dd80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14205dd80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14205dd80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14205dd80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14205dd80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14205dd80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14205dd80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14205dd80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14205dd80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14205dd80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14205dd80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14205dd80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14205dd80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14205dd80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14205dd80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14205dd80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14205dd80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14205dd80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14205dd80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14205dd80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14205dd80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14205dd80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14205dd80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14205dd80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14205dd80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14205dd80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14205dd80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14205dd80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14205dd80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14205dd80, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x14205d970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x14205e1f0_0;
    %load/vec4 v0x14205e420_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x14205e290_0;
    %load/vec4 v0x14205e420_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14205dd80, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x142059980;
T_2 ;
    %wait E_0x142059c50;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14205a210_0, 0, 1;
    %load/vec4 v0x14205a890_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x14205a2b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x14205ac20_0;
    %ix/getv 4, v0x14205aab0_0;
    %shiftl 4;
    %store/vec4 v0x14205b010_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x14205ac20_0;
    %ix/getv 4, v0x14205aab0_0;
    %shiftr 4;
    %store/vec4 v0x14205b010_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x14205ac20_0;
    %ix/getv 4, v0x14205aab0_0;
    %shiftr/s 4;
    %store/vec4 v0x14205b010_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x14205ac20_0;
    %load/vec4 v0x14205ae60_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x14205b010_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x14205ac20_0;
    %load/vec4 v0x14205ae60_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x14205b010_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x14205ac20_0;
    %load/vec4 v0x14205ae60_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x14205b010_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x14205ab60_0;
    %pad/s 64;
    %load/vec4 v0x14205ac20_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x14205a680_0, 0, 64;
    %load/vec4 v0x14205a680_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x14205a3c0_0, 0, 32;
    %load/vec4 v0x14205a680_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x14205a520_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x14205ae60_0;
    %pad/u 64;
    %load/vec4 v0x14205af30_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x14205a680_0, 0, 64;
    %load/vec4 v0x14205a680_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x14205a3c0_0, 0, 32;
    %load/vec4 v0x14205a680_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x14205a520_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x14205ab60_0;
    %load/vec4 v0x14205ac20_0;
    %mod/s;
    %store/vec4 v0x14205a3c0_0, 0, 32;
    %load/vec4 v0x14205ab60_0;
    %load/vec4 v0x14205ac20_0;
    %div/s;
    %store/vec4 v0x14205a520_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x14205ae60_0;
    %load/vec4 v0x14205af30_0;
    %mod;
    %store/vec4 v0x14205a3c0_0, 0, 32;
    %load/vec4 v0x14205ae60_0;
    %load/vec4 v0x14205af30_0;
    %div;
    %store/vec4 v0x14205a520_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x14205a730_0;
    %store/vec4 v0x14205a3c0_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x14205a730_0;
    %store/vec4 v0x14205a520_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x14205ab60_0;
    %load/vec4 v0x14205ac20_0;
    %add;
    %store/vec4 v0x14205b010_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x14205ae60_0;
    %load/vec4 v0x14205af30_0;
    %add;
    %store/vec4 v0x14205b010_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x14205ae60_0;
    %load/vec4 v0x14205af30_0;
    %sub;
    %store/vec4 v0x14205b010_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x14205ae60_0;
    %load/vec4 v0x14205af30_0;
    %and;
    %store/vec4 v0x14205b010_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x14205ae60_0;
    %load/vec4 v0x14205af30_0;
    %or;
    %store/vec4 v0x14205b010_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x14205ae60_0;
    %load/vec4 v0x14205af30_0;
    %xor;
    %store/vec4 v0x14205b010_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x14205ae60_0;
    %load/vec4 v0x14205af30_0;
    %or;
    %inv;
    %store/vec4 v0x14205b010_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x14205ab60_0;
    %load/vec4 v0x14205ac20_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x14205b010_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x14205ae60_0;
    %load/vec4 v0x14205af30_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x14205b010_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x14205a160_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x14205ab60_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14205a210_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14205a210_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x14205ab60_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14205a210_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14205a210_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x14205ab60_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14205a210_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14205a210_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x14205ab60_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14205a210_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14205a210_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x14205ab60_0;
    %load/vec4 v0x14205ac20_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14205a210_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14205a210_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x14205ab60_0;
    %load/vec4 v0x14205a7e0_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14205a210_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14205a210_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x14205ab60_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14205a210_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14205a210_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x14205ab60_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14205a210_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14205a210_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x14205ab60_0;
    %load/vec4 v0x14205acb0_0;
    %add;
    %store/vec4 v0x14205b010_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x14205ae60_0;
    %load/vec4 v0x14205acb0_0;
    %add;
    %store/vec4 v0x14205b010_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x14205ab60_0;
    %load/vec4 v0x14205acb0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x14205b010_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x14205ae60_0;
    %load/vec4 v0x14205ad40_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x14205b010_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x14205ae60_0;
    %load/vec4 v0x14205add0_0;
    %and;
    %store/vec4 v0x14205b010_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x14205ae60_0;
    %load/vec4 v0x14205add0_0;
    %or;
    %store/vec4 v0x14205b010_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x14205ae60_0;
    %load/vec4 v0x14205add0_0;
    %xor;
    %store/vec4 v0x14205b010_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x14205add0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x14205b010_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x14205ab60_0;
    %load/vec4 v0x14205acb0_0;
    %add;
    %store/vec4 v0x14205a5d0_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x14205ab60_0;
    %load/vec4 v0x14205acb0_0;
    %add;
    %store/vec4 v0x14205a5d0_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x14205ab60_0;
    %load/vec4 v0x14205acb0_0;
    %add;
    %store/vec4 v0x14205a5d0_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x14205ab60_0;
    %load/vec4 v0x14205acb0_0;
    %add;
    %store/vec4 v0x14205a5d0_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x14205ab60_0;
    %load/vec4 v0x14205acb0_0;
    %add;
    %store/vec4 v0x14205a5d0_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x14205ab60_0;
    %load/vec4 v0x14205acb0_0;
    %add;
    %store/vec4 v0x14205a5d0_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x14205ab60_0;
    %load/vec4 v0x14205acb0_0;
    %add;
    %store/vec4 v0x14205a5d0_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x14205ab60_0;
    %load/vec4 v0x14205acb0_0;
    %add;
    %store/vec4 v0x14205a5d0_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x14205b010_0;
    %store/vec4 v0x14205aa20_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x14205b160;
T_3 ;
    %wait E_0x14205b380;
    %load/vec4 v0x14205b5e0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v0x14205b470_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x14205b470_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14205b470_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14205b470_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14205b680_0, 0, 32;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v0x14205b770_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %jmp T_3.11;
T_3.7 ;
    %load/vec4 v0x14205b470_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x14205b470_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14205b680_0, 0, 32;
    %jmp T_3.11;
T_3.8 ;
    %load/vec4 v0x14205b470_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x14205b470_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14205b680_0, 0, 32;
    %jmp T_3.11;
T_3.9 ;
    %load/vec4 v0x14205b470_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x14205b470_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14205b680_0, 0, 32;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x14205b470_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x14205b470_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14205b680_0, 0, 32;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x14205b770_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x14205b470_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14205b680_0, 0, 32;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x14205b470_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14205b680_0, 0, 32;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x14205b470_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14205b680_0, 0, 32;
    %jmp T_3.16;
T_3.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x14205b470_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14205b680_0, 0, 32;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0x14205b770_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %jmp T_3.19;
T_3.17 ;
    %load/vec4 v0x14205b470_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x14205b470_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14205b680_0, 0, 32;
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v0x14205b470_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x14205b470_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14205b680_0, 0, 32;
    %jmp T_3.19;
T_3.19 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0x14205b770_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %jmp T_3.22;
T_3.20 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x14205b470_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14205b680_0, 0, 32;
    %jmp T_3.22;
T_3.21 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x14205b470_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14205b680_0, 0, 32;
    %jmp T_3.22;
T_3.22 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v0x14205b510_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x14205b680_0, 0, 32;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x14205ca30;
T_4 ;
    %wait E_0x142046690;
    %load/vec4 v0x14205d010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14205cd40_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x14205cf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x14205cdd0_0;
    %assign/vec4 v0x14205cd40_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x14205c360;
T_5 ;
    %wait E_0x142046690;
    %load/vec4 v0x14205c910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14205c630_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x14205c830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x14205c6c0_0;
    %assign/vec4 v0x14205c630_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14205b860;
T_6 ;
    %wait E_0x14205bad0;
    %load/vec4 v0x14205bf30_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x14205c120_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14205c230_0, 4, 8;
    %load/vec4 v0x14205c120_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14205c230_0, 4, 8;
    %load/vec4 v0x14205c120_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14205c230_0, 4, 8;
    %load/vec4 v0x14205c120_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14205c230_0, 4, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x14205bf30_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x14205bca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x14205bfc0_0;
    %load/vec4 v0x14205bd60_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14205c230_0, 0, 32;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x14205bd60_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x14205bfc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14205bd60_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x14205c230_0, 0, 32;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x14205bd60_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x14205bfc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14205bd60_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14205c230_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x14205bd60_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x14205bfc0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14205c230_0, 0, 32;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x14205bf30_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v0x14205bca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %jmp T_6.13;
T_6.11 ;
    %load/vec4 v0x14205c070_0;
    %load/vec4 v0x14205bd60_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14205c230_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x14205bd60_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x14205c070_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14205c230_0, 0, 32;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
T_6.9 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x142059590;
T_7 ;
    %wait E_0x142059950;
    %load/vec4 v0x142064380_0;
    %flag_set/vec4 8;
    %load/vec4 v0x142064420_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.0, 9;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x142063d10_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x142063990_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x142063590_0, 0, 32;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x142059590;
T_8 ;
    %wait E_0x1420598e0;
    %load/vec4 v0x142063180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1420638f0_0;
    %load/vec4 v0x1420632c0_0;
    %add;
    %store/vec4 v0x1420647e0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x142063e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x1420638f0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x142063db0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x1420647e0_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x142063f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x1420649d0_0;
    %store/vec4 v0x1420647e0_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x142063500_0;
    %addi 4, 0, 32;
    %store/vec4 v0x1420647e0_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x142059590;
T_9 ;
    %wait E_0x142046690;
    %load/vec4 v0x1420633e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1420650b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x142063500_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x1420638f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x142063470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1420654b0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x142063470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x1420654b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1420654b0_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x1420654b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1420654b0_0, 0;
    %load/vec4 v0x1420638f0_0;
    %assign/vec4 v0x142063500_0, 0;
    %load/vec4 v0x1420647e0_0;
    %assign/vec4 v0x1420638f0_0, 0;
T_9.8 ;
T_9.7 ;
    %load/vec4 v0x1420638f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x142063470_0, 0;
T_9.10 ;
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x142008cd0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142065860_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x142065860_0;
    %inv;
    %store/vec4 v0x142065860_0, 0, 1;
    %delay 4, 0;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %end;
    .thread T_10;
    .scope S_0x142008cd0;
T_11 ;
    %fork t_1, S_0x14200b9d0;
    %jmp t_0;
    .scope S_0x14200b9d0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142065f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142065970_0, 0, 1;
    %wait E_0x142046690;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142065f80_0, 0, 1;
    %wait E_0x142046690;
    %delay 2, 0;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x142059340_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x1420593f0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1420594a0_0, 0, 5;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x14203bc60_0, 0, 16;
    %load/vec4 v0x142059340_0;
    %load/vec4 v0x1420593f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1420594a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14203bc60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1420592a0_0, 0, 32;
    %load/vec4 v0x1420592a0_0;
    %store/vec4 v0x142065e20_0, 0, 32;
    %wait E_0x142046690;
    %delay 2, 0;
    %load/vec4 v0x142065bb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 67 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_11.1 ;
    %load/vec4 v0x142065a90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 68 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_11.3 ;
    %load/vec4 v0x142065eb0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %jmp T_11.5;
T_11.4 ;
    %vpi_call/w 3 69 "$fatal", 32'sb00000000000000000000000000000001, "expected v0=2, got output=%d", v0x142065eb0_0 {0 0 0};
T_11.5 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x142059340_0, 0, 6;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1420593f0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x1420594a0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x14203bc60_0, 0, 16;
    %load/vec4 v0x142059340_0;
    %load/vec4 v0x1420593f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1420594a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14203bc60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1420592a0_0, 0, 32;
    %load/vec4 v0x1420592a0_0;
    %store/vec4 v0x142065e20_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x142065b20_0, 0, 32;
    %delay 2, 0;
    %wait E_0x142046690;
    %delay 2, 0;
    %load/vec4 v0x142065bb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %jmp T_11.7;
T_11.6 ;
    %vpi_call/w 3 85 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_11.7 ;
    %load/vec4 v0x142065a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %jmp T_11.9;
T_11.8 ;
    %vpi_call/w 3 86 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_11.9 ;
    %load/vec4 v0x142065a00_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_11.10, 4;
    %jmp T_11.11;
T_11.10 ;
    %vpi_call/w 3 87 "$fatal", 32'sb00000000000000000000000000000001, "expected data_addr=%h, got %h", 32'sb00000000000000000000000000000010, v0x142065a00_0 {0 0 0};
T_11.11 ;
    %load/vec4 v0x142065eb0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_11.12, 4;
    %jmp T_11.13;
T_11.12 ;
    %vpi_call/w 3 88 "$fatal", 32'sb00000000000000000000000000000001, "wrong value loaded" {0 0 0};
T_11.13 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x142059340_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x1420593f0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1420594a0_0, 0, 5;
    %pushi/vec4 65534, 0, 16;
    %store/vec4 v0x14203bc60_0, 0, 16;
    %vpi_call/w 3 97 "$display", "%b", v0x14203bc60_0 {0 0 0};
    %load/vec4 v0x142059340_0;
    %load/vec4 v0x1420593f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1420594a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14203bc60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1420592a0_0, 0, 32;
    %load/vec4 v0x1420592a0_0;
    %store/vec4 v0x142065e20_0, 0, 32;
    %wait E_0x142046690;
    %delay 2, 0;
    %load/vec4 v0x142065bb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.14, 8;
    %jmp T_11.15;
T_11.14 ;
    %vpi_call/w 3 103 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_11.15 ;
    %load/vec4 v0x142065a90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.16, 8;
    %jmp T_11.17;
T_11.16 ;
    %vpi_call/w 3 104 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_11.17 ;
    %load/vec4 v0x142065eb0_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_11.18, 4;
    %jmp T_11.19;
T_11.18 ;
    %vpi_call/w 3 105 "$fatal", 32'sb00000000000000000000000000000001, "expected v0=7, got output=%d", v0x142065eb0_0 {0 0 0};
T_11.19 ;
    %end;
    .scope S_0x142008cd0;
t_0 %join;
    %end;
    .thread T_11;
    .scope S_0x14203bf70;
T_12 ;
    %wait E_0x14203c150;
    %load/vec4 v0x142066930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x142066720_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x1420667d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x142066880_0;
    %assign/vec4 v0x142066720_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addiu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
