
rhd2164_acquisition.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ed28  080002d0  080002d0  000012d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002190  0800eff8  0800eff8  0000fff8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08011188  08011188  00012188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08011190  08011190  00012190  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08011194  08011194  00012194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000006c  24000000  08011198  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000009a0  24000070  08011204  00013070  2**3
                  ALLOC
  8 ._user_heap_stack 00000600  24000a10  08011204  00013a10  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0001306c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001bd0a  00000000  00000000  0001309a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003314  00000000  00000000  0002eda4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001528  00000000  00000000  000320b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001089  00000000  00000000  000335e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00033f10  00000000  00000000  00034669  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001c38d  00000000  00000000  00068579  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00151452  00000000  00000000  00084906  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001d5d58  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00006190  00000000  00000000  001d5d9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000078  00000000  00000000  001dbf2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24000070 	.word	0x24000070
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0800efe0 	.word	0x0800efe0

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000074 	.word	0x24000074
 800030c:	0800efe0 	.word	0x0800efe0

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000320:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000324:	f000 b96a 	b.w	80005fc <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9d08      	ldr	r5, [sp, #32]
 8000346:	460c      	mov	r4, r1
 8000348:	2b00      	cmp	r3, #0
 800034a:	d14e      	bne.n	80003ea <__udivmoddi4+0xaa>
 800034c:	4694      	mov	ip, r2
 800034e:	458c      	cmp	ip, r1
 8000350:	4686      	mov	lr, r0
 8000352:	fab2 f282 	clz	r2, r2
 8000356:	d962      	bls.n	800041e <__udivmoddi4+0xde>
 8000358:	b14a      	cbz	r2, 800036e <__udivmoddi4+0x2e>
 800035a:	f1c2 0320 	rsb	r3, r2, #32
 800035e:	4091      	lsls	r1, r2
 8000360:	fa20 f303 	lsr.w	r3, r0, r3
 8000364:	fa0c fc02 	lsl.w	ip, ip, r2
 8000368:	4319      	orrs	r1, r3
 800036a:	fa00 fe02 	lsl.w	lr, r0, r2
 800036e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000372:	fa1f f68c 	uxth.w	r6, ip
 8000376:	fbb1 f4f7 	udiv	r4, r1, r7
 800037a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800037e:	fb07 1114 	mls	r1, r7, r4, r1
 8000382:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000386:	fb04 f106 	mul.w	r1, r4, r6
 800038a:	4299      	cmp	r1, r3
 800038c:	d90a      	bls.n	80003a4 <__udivmoddi4+0x64>
 800038e:	eb1c 0303 	adds.w	r3, ip, r3
 8000392:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000396:	f080 8112 	bcs.w	80005be <__udivmoddi4+0x27e>
 800039a:	4299      	cmp	r1, r3
 800039c:	f240 810f 	bls.w	80005be <__udivmoddi4+0x27e>
 80003a0:	3c02      	subs	r4, #2
 80003a2:	4463      	add	r3, ip
 80003a4:	1a59      	subs	r1, r3, r1
 80003a6:	fa1f f38e 	uxth.w	r3, lr
 80003aa:	fbb1 f0f7 	udiv	r0, r1, r7
 80003ae:	fb07 1110 	mls	r1, r7, r0, r1
 80003b2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003b6:	fb00 f606 	mul.w	r6, r0, r6
 80003ba:	429e      	cmp	r6, r3
 80003bc:	d90a      	bls.n	80003d4 <__udivmoddi4+0x94>
 80003be:	eb1c 0303 	adds.w	r3, ip, r3
 80003c2:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 80003c6:	f080 80fc 	bcs.w	80005c2 <__udivmoddi4+0x282>
 80003ca:	429e      	cmp	r6, r3
 80003cc:	f240 80f9 	bls.w	80005c2 <__udivmoddi4+0x282>
 80003d0:	4463      	add	r3, ip
 80003d2:	3802      	subs	r0, #2
 80003d4:	1b9b      	subs	r3, r3, r6
 80003d6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003da:	2100      	movs	r1, #0
 80003dc:	b11d      	cbz	r5, 80003e6 <__udivmoddi4+0xa6>
 80003de:	40d3      	lsrs	r3, r2
 80003e0:	2200      	movs	r2, #0
 80003e2:	e9c5 3200 	strd	r3, r2, [r5]
 80003e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d905      	bls.n	80003fa <__udivmoddi4+0xba>
 80003ee:	b10d      	cbz	r5, 80003f4 <__udivmoddi4+0xb4>
 80003f0:	e9c5 0100 	strd	r0, r1, [r5]
 80003f4:	2100      	movs	r1, #0
 80003f6:	4608      	mov	r0, r1
 80003f8:	e7f5      	b.n	80003e6 <__udivmoddi4+0xa6>
 80003fa:	fab3 f183 	clz	r1, r3
 80003fe:	2900      	cmp	r1, #0
 8000400:	d146      	bne.n	8000490 <__udivmoddi4+0x150>
 8000402:	42a3      	cmp	r3, r4
 8000404:	d302      	bcc.n	800040c <__udivmoddi4+0xcc>
 8000406:	4290      	cmp	r0, r2
 8000408:	f0c0 80f0 	bcc.w	80005ec <__udivmoddi4+0x2ac>
 800040c:	1a86      	subs	r6, r0, r2
 800040e:	eb64 0303 	sbc.w	r3, r4, r3
 8000412:	2001      	movs	r0, #1
 8000414:	2d00      	cmp	r5, #0
 8000416:	d0e6      	beq.n	80003e6 <__udivmoddi4+0xa6>
 8000418:	e9c5 6300 	strd	r6, r3, [r5]
 800041c:	e7e3      	b.n	80003e6 <__udivmoddi4+0xa6>
 800041e:	2a00      	cmp	r2, #0
 8000420:	f040 8090 	bne.w	8000544 <__udivmoddi4+0x204>
 8000424:	eba1 040c 	sub.w	r4, r1, ip
 8000428:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800042c:	fa1f f78c 	uxth.w	r7, ip
 8000430:	2101      	movs	r1, #1
 8000432:	fbb4 f6f8 	udiv	r6, r4, r8
 8000436:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800043a:	fb08 4416 	mls	r4, r8, r6, r4
 800043e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000442:	fb07 f006 	mul.w	r0, r7, r6
 8000446:	4298      	cmp	r0, r3
 8000448:	d908      	bls.n	800045c <__udivmoddi4+0x11c>
 800044a:	eb1c 0303 	adds.w	r3, ip, r3
 800044e:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000452:	d202      	bcs.n	800045a <__udivmoddi4+0x11a>
 8000454:	4298      	cmp	r0, r3
 8000456:	f200 80cd 	bhi.w	80005f4 <__udivmoddi4+0x2b4>
 800045a:	4626      	mov	r6, r4
 800045c:	1a1c      	subs	r4, r3, r0
 800045e:	fa1f f38e 	uxth.w	r3, lr
 8000462:	fbb4 f0f8 	udiv	r0, r4, r8
 8000466:	fb08 4410 	mls	r4, r8, r0, r4
 800046a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800046e:	fb00 f707 	mul.w	r7, r0, r7
 8000472:	429f      	cmp	r7, r3
 8000474:	d908      	bls.n	8000488 <__udivmoddi4+0x148>
 8000476:	eb1c 0303 	adds.w	r3, ip, r3
 800047a:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 800047e:	d202      	bcs.n	8000486 <__udivmoddi4+0x146>
 8000480:	429f      	cmp	r7, r3
 8000482:	f200 80b0 	bhi.w	80005e6 <__udivmoddi4+0x2a6>
 8000486:	4620      	mov	r0, r4
 8000488:	1bdb      	subs	r3, r3, r7
 800048a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800048e:	e7a5      	b.n	80003dc <__udivmoddi4+0x9c>
 8000490:	f1c1 0620 	rsb	r6, r1, #32
 8000494:	408b      	lsls	r3, r1
 8000496:	fa22 f706 	lsr.w	r7, r2, r6
 800049a:	431f      	orrs	r7, r3
 800049c:	fa20 fc06 	lsr.w	ip, r0, r6
 80004a0:	fa04 f301 	lsl.w	r3, r4, r1
 80004a4:	ea43 030c 	orr.w	r3, r3, ip
 80004a8:	40f4      	lsrs	r4, r6
 80004aa:	fa00 f801 	lsl.w	r8, r0, r1
 80004ae:	0c38      	lsrs	r0, r7, #16
 80004b0:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80004b4:	fbb4 fef0 	udiv	lr, r4, r0
 80004b8:	fa1f fc87 	uxth.w	ip, r7
 80004bc:	fb00 441e 	mls	r4, r0, lr, r4
 80004c0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004c4:	fb0e f90c 	mul.w	r9, lr, ip
 80004c8:	45a1      	cmp	r9, r4
 80004ca:	fa02 f201 	lsl.w	r2, r2, r1
 80004ce:	d90a      	bls.n	80004e6 <__udivmoddi4+0x1a6>
 80004d0:	193c      	adds	r4, r7, r4
 80004d2:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 80004d6:	f080 8084 	bcs.w	80005e2 <__udivmoddi4+0x2a2>
 80004da:	45a1      	cmp	r9, r4
 80004dc:	f240 8081 	bls.w	80005e2 <__udivmoddi4+0x2a2>
 80004e0:	f1ae 0e02 	sub.w	lr, lr, #2
 80004e4:	443c      	add	r4, r7
 80004e6:	eba4 0409 	sub.w	r4, r4, r9
 80004ea:	fa1f f983 	uxth.w	r9, r3
 80004ee:	fbb4 f3f0 	udiv	r3, r4, r0
 80004f2:	fb00 4413 	mls	r4, r0, r3, r4
 80004f6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004fa:	fb03 fc0c 	mul.w	ip, r3, ip
 80004fe:	45a4      	cmp	ip, r4
 8000500:	d907      	bls.n	8000512 <__udivmoddi4+0x1d2>
 8000502:	193c      	adds	r4, r7, r4
 8000504:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000508:	d267      	bcs.n	80005da <__udivmoddi4+0x29a>
 800050a:	45a4      	cmp	ip, r4
 800050c:	d965      	bls.n	80005da <__udivmoddi4+0x29a>
 800050e:	3b02      	subs	r3, #2
 8000510:	443c      	add	r4, r7
 8000512:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000516:	fba0 9302 	umull	r9, r3, r0, r2
 800051a:	eba4 040c 	sub.w	r4, r4, ip
 800051e:	429c      	cmp	r4, r3
 8000520:	46ce      	mov	lr, r9
 8000522:	469c      	mov	ip, r3
 8000524:	d351      	bcc.n	80005ca <__udivmoddi4+0x28a>
 8000526:	d04e      	beq.n	80005c6 <__udivmoddi4+0x286>
 8000528:	b155      	cbz	r5, 8000540 <__udivmoddi4+0x200>
 800052a:	ebb8 030e 	subs.w	r3, r8, lr
 800052e:	eb64 040c 	sbc.w	r4, r4, ip
 8000532:	fa04 f606 	lsl.w	r6, r4, r6
 8000536:	40cb      	lsrs	r3, r1
 8000538:	431e      	orrs	r6, r3
 800053a:	40cc      	lsrs	r4, r1
 800053c:	e9c5 6400 	strd	r6, r4, [r5]
 8000540:	2100      	movs	r1, #0
 8000542:	e750      	b.n	80003e6 <__udivmoddi4+0xa6>
 8000544:	f1c2 0320 	rsb	r3, r2, #32
 8000548:	fa20 f103 	lsr.w	r1, r0, r3
 800054c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000550:	fa24 f303 	lsr.w	r3, r4, r3
 8000554:	4094      	lsls	r4, r2
 8000556:	430c      	orrs	r4, r1
 8000558:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800055c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000560:	fa1f f78c 	uxth.w	r7, ip
 8000564:	fbb3 f0f8 	udiv	r0, r3, r8
 8000568:	fb08 3110 	mls	r1, r8, r0, r3
 800056c:	0c23      	lsrs	r3, r4, #16
 800056e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000572:	fb00 f107 	mul.w	r1, r0, r7
 8000576:	4299      	cmp	r1, r3
 8000578:	d908      	bls.n	800058c <__udivmoddi4+0x24c>
 800057a:	eb1c 0303 	adds.w	r3, ip, r3
 800057e:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000582:	d22c      	bcs.n	80005de <__udivmoddi4+0x29e>
 8000584:	4299      	cmp	r1, r3
 8000586:	d92a      	bls.n	80005de <__udivmoddi4+0x29e>
 8000588:	3802      	subs	r0, #2
 800058a:	4463      	add	r3, ip
 800058c:	1a5b      	subs	r3, r3, r1
 800058e:	b2a4      	uxth	r4, r4
 8000590:	fbb3 f1f8 	udiv	r1, r3, r8
 8000594:	fb08 3311 	mls	r3, r8, r1, r3
 8000598:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800059c:	fb01 f307 	mul.w	r3, r1, r7
 80005a0:	42a3      	cmp	r3, r4
 80005a2:	d908      	bls.n	80005b6 <__udivmoddi4+0x276>
 80005a4:	eb1c 0404 	adds.w	r4, ip, r4
 80005a8:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 80005ac:	d213      	bcs.n	80005d6 <__udivmoddi4+0x296>
 80005ae:	42a3      	cmp	r3, r4
 80005b0:	d911      	bls.n	80005d6 <__udivmoddi4+0x296>
 80005b2:	3902      	subs	r1, #2
 80005b4:	4464      	add	r4, ip
 80005b6:	1ae4      	subs	r4, r4, r3
 80005b8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80005bc:	e739      	b.n	8000432 <__udivmoddi4+0xf2>
 80005be:	4604      	mov	r4, r0
 80005c0:	e6f0      	b.n	80003a4 <__udivmoddi4+0x64>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e706      	b.n	80003d4 <__udivmoddi4+0x94>
 80005c6:	45c8      	cmp	r8, r9
 80005c8:	d2ae      	bcs.n	8000528 <__udivmoddi4+0x1e8>
 80005ca:	ebb9 0e02 	subs.w	lr, r9, r2
 80005ce:	eb63 0c07 	sbc.w	ip, r3, r7
 80005d2:	3801      	subs	r0, #1
 80005d4:	e7a8      	b.n	8000528 <__udivmoddi4+0x1e8>
 80005d6:	4631      	mov	r1, r6
 80005d8:	e7ed      	b.n	80005b6 <__udivmoddi4+0x276>
 80005da:	4603      	mov	r3, r0
 80005dc:	e799      	b.n	8000512 <__udivmoddi4+0x1d2>
 80005de:	4630      	mov	r0, r6
 80005e0:	e7d4      	b.n	800058c <__udivmoddi4+0x24c>
 80005e2:	46d6      	mov	lr, sl
 80005e4:	e77f      	b.n	80004e6 <__udivmoddi4+0x1a6>
 80005e6:	4463      	add	r3, ip
 80005e8:	3802      	subs	r0, #2
 80005ea:	e74d      	b.n	8000488 <__udivmoddi4+0x148>
 80005ec:	4606      	mov	r6, r0
 80005ee:	4623      	mov	r3, r4
 80005f0:	4608      	mov	r0, r1
 80005f2:	e70f      	b.n	8000414 <__udivmoddi4+0xd4>
 80005f4:	3e02      	subs	r6, #2
 80005f6:	4463      	add	r3, ip
 80005f8:	e730      	b.n	800045c <__udivmoddi4+0x11c>
 80005fa:	bf00      	nop

080005fc <__aeabi_idiv0>:
 80005fc:	4770      	bx	lr
 80005fe:	bf00      	nop

08000600 <write_pin>:
void uart_interrupt_routine();
#endif

// Write specified pin on specified port either high (1) or low (0).
static inline void write_pin(GPIO_TypeDef * gpio_port, uint32_t gpio_pin, int level)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b084      	sub	sp, #16
 8000604:	af00      	add	r7, sp, #0
 8000606:	60f8      	str	r0, [r7, #12]
 8000608:	60b9      	str	r1, [r7, #8]
 800060a:	607a      	str	r2, [r7, #4]
#ifdef USE_HAL
	HAL_GPIO_WritePin(gpio_port, gpio_pin, level);
 800060c:	68bb      	ldr	r3, [r7, #8]
 800060e:	b29b      	uxth	r3, r3
 8000610:	687a      	ldr	r2, [r7, #4]
 8000612:	b2d2      	uxtb	r2, r2
 8000614:	4619      	mov	r1, r3
 8000616:	68f8      	ldr	r0, [r7, #12]
 8000618:	f006 fc7c 	bl	8006f14 <HAL_GPIO_WritePin>
#else
	level ? LL_GPIO_SetOutputPin(gpio_port, gpio_pin) : LL_GPIO_ResetOutputPin(gpio_port, gpio_pin);
#endif
}
 800061c:	bf00      	nop
 800061e:	3710      	adds	r7, #16
 8000620:	46bd      	mov	sp, r7
 8000622:	bd80      	pop	{r7, pc}

08000624 <wait_ms>:
 * helpful for repeated function calls within interrupt routine.
 */

// Wait for 'duration' ms. Recommended to never call from within an interrupt function.
static inline void wait_ms(int duration)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b082      	sub	sp, #8
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
#ifdef USE_HAL
	HAL_Delay(duration);
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	4618      	mov	r0, r3
 8000630:	f003 fb50 	bl	8003cd4 <HAL_Delay>
#else
	SysTick_Config(SystemCoreClock/1000); // Set up SysTick so that getSysTick() returns ms since program started.
	while (get_SysTick() < duration) {}
#endif
}
 8000634:	bf00      	nop
 8000636:	3708      	adds	r7, #8
 8000638:	46bd      	mov	sp, r7
 800063a:	bd80      	pop	{r7, pc}

0800063c <enable_interrupt_timer>:

// Enable/disable timer interrupts.
static inline void enable_interrupt_timer(int enable)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b082      	sub	sp, #8
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
#ifdef USE_HAL
	enable ? HAL_TIM_Base_Start_IT(&INTERRUPT_TIM) : HAL_TIM_Base_Stop_IT(&INTERRUPT_TIM);
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	2b00      	cmp	r3, #0
 8000648:	d003      	beq.n	8000652 <enable_interrupt_timer+0x16>
 800064a:	4805      	ldr	r0, [pc, #20]	@ (8000660 <enable_interrupt_timer+0x24>)
 800064c:	f00a f962 	bl	800a914 <HAL_TIM_Base_Start_IT>
	} else {
		LL_TIM_DisableCounter(INTERRUPT_TIM);
		LL_TIM_DisableIT_UPDATE(INTERRUPT_TIM);
	}
#endif
}
 8000650:	e002      	b.n	8000658 <enable_interrupt_timer+0x1c>
	enable ? HAL_TIM_Base_Start_IT(&INTERRUPT_TIM) : HAL_TIM_Base_Stop_IT(&INTERRUPT_TIM);
 8000652:	4803      	ldr	r0, [pc, #12]	@ (8000660 <enable_interrupt_timer+0x24>)
 8000654:	f00a f9e4 	bl	800aa20 <HAL_TIM_Base_Stop_IT>
}
 8000658:	bf00      	nop
 800065a:	3708      	adds	r7, #8
 800065c:	46bd      	mov	sp, r7
 800065e:	bd80      	pop	{r7, pc}
 8000660:	24000324 	.word	0x24000324

08000664 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b0ea      	sub	sp, #424	@ 0x1a8
 8000668:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800066a:	f003 faa1 	bl	8003bb0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800066e:	f000 f87d 	bl	800076c <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000672:	f000 f8e9 	bl	8000848 <PeriphCommonClock_Config>
  // reset, for example pushing the RESET button on a NUCLEO board, or when downloading/running using
  // STM32CubeProgrammer. For these cases, this delay can be removed.
  // When this bug does occur, we recommend including a delay of ~500 ms so that this brief running of the previously
  // loaded program doesn't have any interaction with any peripherals and this re-run program does nothing important.
  // In practice, 50 ms is likely enough of a pause from our testing, but 500 ms is even safer.
  wait_ms(500);
 8000676:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800067a:	f7ff ffd3 	bl	8000624 <wait_ms>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800067e:	f000 fcbf 	bl	8001000 <MX_GPIO_Init>
  MX_DMA_Init();
 8000682:	f000 fc8d 	bl	8000fa0 <MX_DMA_Init>
  MX_TIM1_Init();
 8000686:	f000 f9b7 	bl	80009f8 <MX_TIM1_Init>
  MX_TIM2_Init();
 800068a:	f000 fa87 	bl	8000b9c <MX_TIM2_Init>
  MX_TIM3_Init();
 800068e:	f000 fb0d 	bl	8000cac <MX_TIM3_Init>
  MX_SPI3_Init();
 8000692:	f000 f959 	bl	8000948 <MX_SPI3_Init>
  MX_SPI1_Init();
 8000696:	f000 f907 	bl	80008a8 <MX_SPI1_Init>
  MX_USART3_UART_Init();
 800069a:	f000 fc33 	bl	8000f04 <MX_USART3_UART_Init>
  MX_TIM8_Init();
 800069e:	f000 fb5d 	bl	8000d5c <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */

  TIM1->EGR |= TIM_EGR_UG;  // update event
 80006a2:	4b2c      	ldr	r3, [pc, #176]	@ (8000754 <main+0xf0>)
 80006a4:	695b      	ldr	r3, [r3, #20]
 80006a6:	4a2b      	ldr	r2, [pc, #172]	@ (8000754 <main+0xf0>)
 80006a8:	f043 0301 	orr.w	r3, r3, #1
 80006ac:	6153      	str	r3, [r2, #20]


  // Write register values to pause all used timers when execution pauses during debug
  SET_BIT(DBGMCU->APB1LFZ1, 0b10); // enable pausing TIM3 during debug
 80006ae:	4b2a      	ldr	r3, [pc, #168]	@ (8000758 <main+0xf4>)
 80006b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80006b2:	4a29      	ldr	r2, [pc, #164]	@ (8000758 <main+0xf4>)
 80006b4:	f043 0302 	orr.w	r3, r3, #2
 80006b8:	63d3      	str	r3, [r2, #60]	@ 0x3c
  SET_BIT(DBGMCU->APB1LFZ1, 0b1); // enable pausing TIM2 during debug
 80006ba:	4b27      	ldr	r3, [pc, #156]	@ (8000758 <main+0xf4>)
 80006bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80006be:	4a26      	ldr	r2, [pc, #152]	@ (8000758 <main+0xf4>)
 80006c0:	f043 0301 	orr.w	r3, r3, #1
 80006c4:	63d3      	str	r3, [r2, #60]	@ 0x3c
  SET_BIT(DBGMCU->APB2FZ1, 0b1); // enable pausing TIM1 during debug
 80006c6:	4b24      	ldr	r3, [pc, #144]	@ (8000758 <main+0xf4>)
 80006c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006ca:	4a23      	ldr	r2, [pc, #140]	@ (8000758 <main+0xf4>)
 80006cc:	f043 0301 	orr.w	r3, r3, #1
 80006d0:	64d3      	str	r3, [r2, #76]	@ 0x4c

  // Allocate sample_memory array which will be used to store acquired data.
  allocate_sample_memory();
 80006d2:	f000 fec5 	bl	8001460 <allocate_sample_memory>

  // Set up SPI DMA configuration for when SPI transfers begin.
  initialize_spi_with_dma();
 80006d6:	f000 fef1 	bl	80014bc <initialize_spi_with_dma>

  // Set up timers used to generate 32-bit SCLK used to read DDR MISO to trigger once TRANSMIT_SPI CS goes low.
  initialize_ddr_sclk_timers();
 80006da:	f000 fefd 	bl	80014d8 <initialize_ddr_sclk_timers>

  // Initialize Intan chip registers with suitable settings for this application.
  // This not only determines the initial registers, but actually writes them via SPI.
  RHDConfigParameters parameters;
  configure_registers(&parameters);
 80006de:	463b      	mov	r3, r7
 80006e0:	4618      	mov	r0, r3
 80006e2:	f003 f9eb 	bl	8003abc <configure_registers>

  // Populate first CONVERT_COMMANDS_PER_SEQUENCE that will repeatedly
  // convert for each sample interrupt.
  // Note that AUX_COMMANDS_PER_SEQUENCE remain unpopulated in command_sequence_MOSI after this.
  configure_convert_commands();
 80006e6:	f003 f9f4 	bl	8003ad2 <configure_convert_commands>

  // Populate the AUX_COMMANDS_PER_SEQUENCE command lists (default 3) with auxiliary commands.
  configure_aux_commands(&parameters);
 80006ea:	463b      	mov	r3, r7
 80006ec:	4618      	mov	r0, r3
 80006ee:	f003 f9f7 	bl	8003ae0 <configure_aux_commands>

  // Turn on LED to indicate acquisition is about to start.
  write_pin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, 1);
 80006f2:	2201      	movs	r2, #1
 80006f4:	2101      	movs	r1, #1
 80006f6:	4819      	ldr	r0, [pc, #100]	@ (800075c <main+0xf8>)
 80006f8:	f7ff ff82 	bl	8000600 <write_pin>

  // Start timer so that at every period defined by INTERRUPT_TIM, an interrupt occurs, starting an SPI command sequence.
  sample_counter = 0;
 80006fc:	4b18      	ldr	r3, [pc, #96]	@ (8000760 <main+0xfc>)
 80006fe:	2200      	movs	r2, #0
 8000700:	801a      	strh	r2, [r3, #0]
  enable_interrupt_timer(1);
 8000702:	2001      	movs	r0, #1
 8000704:	f7ff ff9a 	bl	800063c <enable_interrupt_timer>
  main_loop_active = 1;
 8000708:	4b16      	ldr	r3, [pc, #88]	@ (8000764 <main+0x100>)
 800070a:	2201      	movs	r2, #1
 800070c:	701a      	strb	r2, [r3, #0]

  // Keep looping, doing nothing (other than handling interrupts) until enough data has been gathered
  while (1) {

	  // Break infinite loop when loop_escape() condition have been met.
	  if (loop_escape()) break;
 800070e:	f003 f92f 	bl	8003970 <loop_escape>
 8000712:	4603      	mov	r3, r0
 8000714:	2b00      	cmp	r3, #0
 8000716:	d106      	bne.n	8000726 <main+0xc2>

	  // During infinite loop, write this pin High to indicate this main loop is currently processing.
	  write_pin(Main_Monitor_GPIO_Port, Main_Monitor_Pin, 1);
 8000718:	2201      	movs	r2, #1
 800071a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800071e:	4812      	ldr	r0, [pc, #72]	@ (8000768 <main+0x104>)
 8000720:	f7ff ff6e 	bl	8000600 <write_pin>
	  if (loop_escape()) break;
 8000724:	e7f3      	b.n	800070e <main+0xaa>
 8000726:	bf00      	nop
    /* USER CODE BEGIN 3 */

  }

  // Disable TIM to stop sample interrupts.
  enable_interrupt_timer(0);
 8000728:	2000      	movs	r0, #0
 800072a:	f7ff ff87 	bl	800063c <enable_interrupt_timer>
  main_loop_active = 0;
 800072e:	4b0d      	ldr	r3, [pc, #52]	@ (8000764 <main+0x100>)
 8000730:	2200      	movs	r2, #0
 8000732:	701a      	strb	r2, [r3, #0]

  // Disable 32-bit SCLK timers.
  end_ddr_sclk_timers();
 8000734:	f000 fee0 	bl	80014f8 <end_ddr_sclk_timers>

  // Disable SPI DMA.
  end_spi_with_dma();
 8000738:	f000 fec7 	bl	80014ca <end_spi_with_dma>

  // Transmit accumulated data.
  transmit_data_offline();
 800073c:	f003 f952 	bl	80039e4 <transmit_data_offline>

  // Free previously allocated sample memory.
  free_sample_memory();
 8000740:	f000 feb0 	bl	80014a4 <free_sample_memory>

  // Indicate acquisition and data transfer have completed.
  write_pin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, 0);
 8000744:	2200      	movs	r2, #0
 8000746:	2101      	movs	r1, #1
 8000748:	4804      	ldr	r0, [pc, #16]	@ (800075c <main+0xf8>)
 800074a:	f7ff ff59 	bl	8000600 <write_pin>

  // Infinite loop for remainder of program life.
  while (1);
 800074e:	bf00      	nop
 8000750:	e7fd      	b.n	800074e <main+0xea>
 8000752:	bf00      	nop
 8000754:	40010000 	.word	0x40010000
 8000758:	5c001000 	.word	0x5c001000
 800075c:	58020400 	.word	0x58020400
 8000760:	2400059c 	.word	0x2400059c
 8000764:	240008a6 	.word	0x240008a6
 8000768:	58020800 	.word	0x58020800

0800076c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b09c      	sub	sp, #112	@ 0x70
 8000770:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000772:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000776:	224c      	movs	r2, #76	@ 0x4c
 8000778:	2100      	movs	r1, #0
 800077a:	4618      	mov	r0, r3
 800077c:	f00d fee6 	bl	800e54c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000780:	1d3b      	adds	r3, r7, #4
 8000782:	2220      	movs	r2, #32
 8000784:	2100      	movs	r1, #0
 8000786:	4618      	mov	r0, r3
 8000788:	f00d fee0 	bl	800e54c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800078c:	2002      	movs	r0, #2
 800078e:	f006 fbff 	bl	8006f90 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000792:	2300      	movs	r3, #0
 8000794:	603b      	str	r3, [r7, #0]
 8000796:	4b2b      	ldr	r3, [pc, #172]	@ (8000844 <SystemClock_Config+0xd8>)
 8000798:	699b      	ldr	r3, [r3, #24]
 800079a:	4a2a      	ldr	r2, [pc, #168]	@ (8000844 <SystemClock_Config+0xd8>)
 800079c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80007a0:	6193      	str	r3, [r2, #24]
 80007a2:	4b28      	ldr	r3, [pc, #160]	@ (8000844 <SystemClock_Config+0xd8>)
 80007a4:	699b      	ldr	r3, [r3, #24]
 80007a6:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80007aa:	603b      	str	r3, [r7, #0]
 80007ac:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80007ae:	bf00      	nop
 80007b0:	4b24      	ldr	r3, [pc, #144]	@ (8000844 <SystemClock_Config+0xd8>)
 80007b2:	699b      	ldr	r3, [r3, #24]
 80007b4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80007b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80007bc:	d1f8      	bne.n	80007b0 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007be:	2301      	movs	r3, #1
 80007c0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80007c2:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80007c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007c8:	2302      	movs	r3, #2
 80007ca:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007cc:	2302      	movs	r3, #2
 80007ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 80007d0:	2302      	movs	r3, #2
 80007d2:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 132;
 80007d4:	2384      	movs	r3, #132	@ 0x84
 80007d6:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 80007d8:	2301      	movs	r3, #1
 80007da:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80007dc:	2304      	movs	r3, #4
 80007de:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80007e0:	2302      	movs	r3, #2
 80007e2:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 80007e4:	2308      	movs	r3, #8
 80007e6:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80007e8:	2300      	movs	r3, #0
 80007ea:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80007ec:	2300      	movs	r3, #0
 80007ee:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007f4:	4618      	mov	r0, r3
 80007f6:	f006 fc05 	bl	8007004 <HAL_RCC_OscConfig>
 80007fa:	4603      	mov	r3, r0
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d001      	beq.n	8000804 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000800:	f000 fd90 	bl	8001324 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000804:	233f      	movs	r3, #63	@ 0x3f
 8000806:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000808:	2303      	movs	r3, #3
 800080a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800080c:	2300      	movs	r3, #0
 800080e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000810:	2308      	movs	r3, #8
 8000812:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000814:	2340      	movs	r3, #64	@ 0x40
 8000816:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000818:	2340      	movs	r3, #64	@ 0x40
 800081a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800081c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000820:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000822:	2340      	movs	r3, #64	@ 0x40
 8000824:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000826:	1d3b      	adds	r3, r7, #4
 8000828:	2103      	movs	r1, #3
 800082a:	4618      	mov	r0, r3
 800082c:	f006 ffc4 	bl	80077b8 <HAL_RCC_ClockConfig>
 8000830:	4603      	mov	r3, r0
 8000832:	2b00      	cmp	r3, #0
 8000834:	d001      	beq.n	800083a <SystemClock_Config+0xce>
  {
    Error_Handler();
 8000836:	f000 fd75 	bl	8001324 <Error_Handler>
  }
}
 800083a:	bf00      	nop
 800083c:	3770      	adds	r7, #112	@ 0x70
 800083e:	46bd      	mov	sp, r7
 8000840:	bd80      	pop	{r7, pc}
 8000842:	bf00      	nop
 8000844:	58024800 	.word	0x58024800

08000848 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b0ae      	sub	sp, #184	@ 0xb8
 800084c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800084e:	463b      	mov	r3, r7
 8000850:	22b8      	movs	r2, #184	@ 0xb8
 8000852:	2100      	movs	r1, #0
 8000854:	4618      	mov	r0, r3
 8000856:	f00d fe79 	bl	800e54c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3|RCC_PERIPHCLK_SPI1;
 800085a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800085e:	f04f 0300 	mov.w	r3, #0
 8000862:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 1;
 8000866:	2301      	movs	r3, #1
 8000868:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 33;
 800086a:	2321      	movs	r3, #33	@ 0x21
 800086c:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 3;
 800086e:	2303      	movs	r3, #3
 8000870:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000872:	2302      	movs	r3, #2
 8000874:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000876:	2302      	movs	r3, #2
 8000878:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 800087a:	23c0      	movs	r3, #192	@ 0xc0
 800087c:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 800087e:	2300      	movs	r3, #0
 8000880:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000882:	2300      	movs	r3, #0
 8000884:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL2;
 8000886:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800088a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800088c:	463b      	mov	r3, r7
 800088e:	4618      	mov	r0, r3
 8000890:	f007 fb1e 	bl	8007ed0 <HAL_RCCEx_PeriphCLKConfig>
 8000894:	4603      	mov	r3, r0
 8000896:	2b00      	cmp	r3, #0
 8000898:	d001      	beq.n	800089e <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 800089a:	f000 fd43 	bl	8001324 <Error_Handler>
  }
}
 800089e:	bf00      	nop
 80008a0:	37b8      	adds	r7, #184	@ 0xb8
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bd80      	pop	{r7, pc}
	...

080008a8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80008ac:	4b24      	ldr	r3, [pc, #144]	@ (8000940 <MX_SPI1_Init+0x98>)
 80008ae:	4a25      	ldr	r2, [pc, #148]	@ (8000944 <MX_SPI1_Init+0x9c>)
 80008b0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 80008b2:	4b23      	ldr	r3, [pc, #140]	@ (8000940 <MX_SPI1_Init+0x98>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 80008b8:	4b21      	ldr	r3, [pc, #132]	@ (8000940 <MX_SPI1_Init+0x98>)
 80008ba:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80008be:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_32BIT;
 80008c0:	4b1f      	ldr	r3, [pc, #124]	@ (8000940 <MX_SPI1_Init+0x98>)
 80008c2:	221f      	movs	r2, #31
 80008c4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80008c6:	4b1e      	ldr	r3, [pc, #120]	@ (8000940 <MX_SPI1_Init+0x98>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80008cc:	4b1c      	ldr	r3, [pc, #112]	@ (8000940 <MX_SPI1_Init+0x98>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 80008d2:	4b1b      	ldr	r3, [pc, #108]	@ (8000940 <MX_SPI1_Init+0x98>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80008d8:	4b19      	ldr	r3, [pc, #100]	@ (8000940 <MX_SPI1_Init+0x98>)
 80008da:	2200      	movs	r2, #0
 80008dc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80008de:	4b18      	ldr	r3, [pc, #96]	@ (8000940 <MX_SPI1_Init+0x98>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80008e4:	4b16      	ldr	r3, [pc, #88]	@ (8000940 <MX_SPI1_Init+0x98>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 80008ea:	4b15      	ldr	r3, [pc, #84]	@ (8000940 <MX_SPI1_Init+0x98>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80008f0:	4b13      	ldr	r3, [pc, #76]	@ (8000940 <MX_SPI1_Init+0x98>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80008f6:	4b12      	ldr	r3, [pc, #72]	@ (8000940 <MX_SPI1_Init+0x98>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80008fc:	4b10      	ldr	r3, [pc, #64]	@ (8000940 <MX_SPI1_Init+0x98>)
 80008fe:	2200      	movs	r2, #0
 8000900:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000902:	4b0f      	ldr	r3, [pc, #60]	@ (8000940 <MX_SPI1_Init+0x98>)
 8000904:	2200      	movs	r2, #0
 8000906:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000908:	4b0d      	ldr	r3, [pc, #52]	@ (8000940 <MX_SPI1_Init+0x98>)
 800090a:	2200      	movs	r2, #0
 800090c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800090e:	4b0c      	ldr	r3, [pc, #48]	@ (8000940 <MX_SPI1_Init+0x98>)
 8000910:	2200      	movs	r2, #0
 8000912:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000914:	4b0a      	ldr	r3, [pc, #40]	@ (8000940 <MX_SPI1_Init+0x98>)
 8000916:	2200      	movs	r2, #0
 8000918:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800091a:	4b09      	ldr	r3, [pc, #36]	@ (8000940 <MX_SPI1_Init+0x98>)
 800091c:	2200      	movs	r2, #0
 800091e:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000920:	4b07      	ldr	r3, [pc, #28]	@ (8000940 <MX_SPI1_Init+0x98>)
 8000922:	2200      	movs	r2, #0
 8000924:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000926:	4b06      	ldr	r3, [pc, #24]	@ (8000940 <MX_SPI1_Init+0x98>)
 8000928:	2200      	movs	r2, #0
 800092a:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800092c:	4804      	ldr	r0, [pc, #16]	@ (8000940 <MX_SPI1_Init+0x98>)
 800092e:	f009 f891 	bl	8009a54 <HAL_SPI_Init>
 8000932:	4603      	mov	r3, r0
 8000934:	2b00      	cmp	r3, #0
 8000936:	d001      	beq.n	800093c <MX_SPI1_Init+0x94>
  {
    Error_Handler();
 8000938:	f000 fcf4 	bl	8001324 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800093c:	bf00      	nop
 800093e:	bd80      	pop	{r7, pc}
 8000940:	2400008c 	.word	0x2400008c
 8000944:	40013000 	.word	0x40013000

08000948 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800094c:	4b28      	ldr	r3, [pc, #160]	@ (80009f0 <MX_SPI3_Init+0xa8>)
 800094e:	4a29      	ldr	r2, [pc, #164]	@ (80009f4 <MX_SPI3_Init+0xac>)
 8000950:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000952:	4b27      	ldr	r3, [pc, #156]	@ (80009f0 <MX_SPI3_Init+0xa8>)
 8000954:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000958:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
 800095a:	4b25      	ldr	r3, [pc, #148]	@ (80009f0 <MX_SPI3_Init+0xa8>)
 800095c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000960:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 8000962:	4b23      	ldr	r3, [pc, #140]	@ (80009f0 <MX_SPI3_Init+0xa8>)
 8000964:	220f      	movs	r2, #15
 8000966:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000968:	4b21      	ldr	r3, [pc, #132]	@ (80009f0 <MX_SPI3_Init+0xa8>)
 800096a:	2200      	movs	r2, #0
 800096c:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800096e:	4b20      	ldr	r3, [pc, #128]	@ (80009f0 <MX_SPI3_Init+0xa8>)
 8000970:	2200      	movs	r2, #0
 8000972:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8000974:	4b1e      	ldr	r3, [pc, #120]	@ (80009f0 <MX_SPI3_Init+0xa8>)
 8000976:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800097a:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800097c:	4b1c      	ldr	r3, [pc, #112]	@ (80009f0 <MX_SPI3_Init+0xa8>)
 800097e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000982:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000984:	4b1a      	ldr	r3, [pc, #104]	@ (80009f0 <MX_SPI3_Init+0xa8>)
 8000986:	2200      	movs	r2, #0
 8000988:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800098a:	4b19      	ldr	r3, [pc, #100]	@ (80009f0 <MX_SPI3_Init+0xa8>)
 800098c:	2200      	movs	r2, #0
 800098e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000990:	4b17      	ldr	r3, [pc, #92]	@ (80009f0 <MX_SPI3_Init+0xa8>)
 8000992:	2200      	movs	r2, #0
 8000994:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 8000996:	4b16      	ldr	r3, [pc, #88]	@ (80009f0 <MX_SPI3_Init+0xa8>)
 8000998:	2200      	movs	r2, #0
 800099a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800099c:	4b14      	ldr	r3, [pc, #80]	@ (80009f0 <MX_SPI3_Init+0xa8>)
 800099e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80009a2:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80009a4:	4b12      	ldr	r3, [pc, #72]	@ (80009f0 <MX_SPI3_Init+0xa8>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80009aa:	4b11      	ldr	r3, [pc, #68]	@ (80009f0 <MX_SPI3_Init+0xa8>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80009b0:	4b0f      	ldr	r3, [pc, #60]	@ (80009f0 <MX_SPI3_Init+0xa8>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80009b6:	4b0e      	ldr	r3, [pc, #56]	@ (80009f0 <MX_SPI3_Init+0xa8>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80009bc:	4b0c      	ldr	r3, [pc, #48]	@ (80009f0 <MX_SPI3_Init+0xa8>)
 80009be:	2200      	movs	r2, #0
 80009c0:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_06CYCLE;
 80009c2:	4b0b      	ldr	r3, [pc, #44]	@ (80009f0 <MX_SPI3_Init+0xa8>)
 80009c4:	2260      	movs	r2, #96	@ 0x60
 80009c6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80009c8:	4b09      	ldr	r3, [pc, #36]	@ (80009f0 <MX_SPI3_Init+0xa8>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80009ce:	4b08      	ldr	r3, [pc, #32]	@ (80009f0 <MX_SPI3_Init+0xa8>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80009d4:	4b06      	ldr	r3, [pc, #24]	@ (80009f0 <MX_SPI3_Init+0xa8>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80009da:	4805      	ldr	r0, [pc, #20]	@ (80009f0 <MX_SPI3_Init+0xa8>)
 80009dc:	f009 f83a 	bl	8009a54 <HAL_SPI_Init>
 80009e0:	4603      	mov	r3, r0
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d001      	beq.n	80009ea <MX_SPI3_Init+0xa2>
  {
    Error_Handler();
 80009e6:	f000 fc9d 	bl	8001324 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80009ea:	bf00      	nop
 80009ec:	bd80      	pop	{r7, pc}
 80009ee:	bf00      	nop
 80009f0:	24000114 	.word	0x24000114
 80009f4:	40003c00 	.word	0x40003c00

080009f8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b0a0      	sub	sp, #128	@ 0x80
 80009fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80009fe:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000a02:	2200      	movs	r2, #0
 8000a04:	601a      	str	r2, [r3, #0]
 8000a06:	605a      	str	r2, [r3, #4]
 8000a08:	609a      	str	r2, [r3, #8]
 8000a0a:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000a0c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000a10:	2200      	movs	r2, #0
 8000a12:	601a      	str	r2, [r3, #0]
 8000a14:	605a      	str	r2, [r3, #4]
 8000a16:	609a      	str	r2, [r3, #8]
 8000a18:	60da      	str	r2, [r3, #12]
 8000a1a:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a1c:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8000a20:	2200      	movs	r2, #0
 8000a22:	601a      	str	r2, [r3, #0]
 8000a24:	605a      	str	r2, [r3, #4]
 8000a26:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000a28:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	601a      	str	r2, [r3, #0]
 8000a30:	605a      	str	r2, [r3, #4]
 8000a32:	609a      	str	r2, [r3, #8]
 8000a34:	60da      	str	r2, [r3, #12]
 8000a36:	611a      	str	r2, [r3, #16]
 8000a38:	615a      	str	r2, [r3, #20]
 8000a3a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000a3c:	463b      	mov	r3, r7
 8000a3e:	2234      	movs	r2, #52	@ 0x34
 8000a40:	2100      	movs	r1, #0
 8000a42:	4618      	mov	r0, r3
 8000a44:	f00d fd82 	bl	800e54c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000a48:	4b52      	ldr	r3, [pc, #328]	@ (8000b94 <MX_TIM1_Init+0x19c>)
 8000a4a:	4a53      	ldr	r2, [pc, #332]	@ (8000b98 <MX_TIM1_Init+0x1a0>)
 8000a4c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7;
 8000a4e:	4b51      	ldr	r3, [pc, #324]	@ (8000b94 <MX_TIM1_Init+0x19c>)
 8000a50:	2207      	movs	r2, #7
 8000a52:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a54:	4b4f      	ldr	r3, [pc, #316]	@ (8000b94 <MX_TIM1_Init+0x19c>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 5;
 8000a5a:	4b4e      	ldr	r3, [pc, #312]	@ (8000b94 <MX_TIM1_Init+0x19c>)
 8000a5c:	2205      	movs	r2, #5
 8000a5e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a60:	4b4c      	ldr	r3, [pc, #304]	@ (8000b94 <MX_TIM1_Init+0x19c>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 31;
 8000a66:	4b4b      	ldr	r3, [pc, #300]	@ (8000b94 <MX_TIM1_Init+0x19c>)
 8000a68:	221f      	movs	r2, #31
 8000a6a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a6c:	4b49      	ldr	r3, [pc, #292]	@ (8000b94 <MX_TIM1_Init+0x19c>)
 8000a6e:	2200      	movs	r2, #0
 8000a70:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000a72:	4848      	ldr	r0, [pc, #288]	@ (8000b94 <MX_TIM1_Init+0x19c>)
 8000a74:	f009 fef7 	bl	800a866 <HAL_TIM_Base_Init>
 8000a78:	4603      	mov	r3, r0
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d001      	beq.n	8000a82 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8000a7e:	f000 fc51 	bl	8001324 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a82:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a86:	673b      	str	r3, [r7, #112]	@ 0x70
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000a88:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000a8c:	4619      	mov	r1, r3
 8000a8e:	4841      	ldr	r0, [pc, #260]	@ (8000b94 <MX_TIM1_Init+0x19c>)
 8000a90:	f00a fd4e 	bl	800b530 <HAL_TIM_ConfigClockSource>
 8000a94:	4603      	mov	r3, r0
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d001      	beq.n	8000a9e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8000a9a:	f000 fc43 	bl	8001324 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000a9e:	483d      	ldr	r0, [pc, #244]	@ (8000b94 <MX_TIM1_Init+0x19c>)
 8000aa0:	f00a f9f6 	bl	800ae90 <HAL_TIM_PWM_Init>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d001      	beq.n	8000aae <MX_TIM1_Init+0xb6>
  {
    Error_Handler();
 8000aaa:	f000 fc3b 	bl	8001324 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim1, TIM_OPMODE_SINGLE) != HAL_OK)
 8000aae:	2108      	movs	r1, #8
 8000ab0:	4838      	ldr	r0, [pc, #224]	@ (8000b94 <MX_TIM1_Init+0x19c>)
 8000ab2:	f00a fa4e 	bl	800af52 <HAL_TIM_OnePulse_Init>
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d001      	beq.n	8000ac0 <MX_TIM1_Init+0xc8>
  {
    Error_Handler();
 8000abc:	f000 fc32 	bl	8001324 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 8000ac0:	2306      	movs	r3, #6
 8000ac2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 8000ac4:	2310      	movs	r3, #16
 8000ac6:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8000ac8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000acc:	4619      	mov	r1, r3
 8000ace:	4831      	ldr	r0, [pc, #196]	@ (8000b94 <MX_TIM1_Init+0x19c>)
 8000ad0:	f00a fe26 	bl	800b720 <HAL_TIM_SlaveConfigSynchro>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d001      	beq.n	8000ade <MX_TIM1_Init+0xe6>
  {
    Error_Handler();
 8000ada:	f000 fc23 	bl	8001324 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ade:	2300      	movs	r3, #0
 8000ae0:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000aea:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8000aee:	4619      	mov	r1, r3
 8000af0:	4828      	ldr	r0, [pc, #160]	@ (8000b94 <MX_TIM1_Init+0x19c>)
 8000af2:	f00b fbb5 	bl	800c260 <HAL_TIMEx_MasterConfigSynchronization>
 8000af6:	4603      	mov	r3, r0
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d001      	beq.n	8000b00 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 8000afc:	f000 fc12 	bl	8001324 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000b00:	2360      	movs	r3, #96	@ 0x60
 8000b02:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.Pulse = 3;
 8000b04:	2303      	movs	r3, #3
 8000b06:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8000b10:	2304      	movs	r3, #4
 8000b12:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_SET;
 8000b14:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000b18:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000b1e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000b22:	2200      	movs	r2, #0
 8000b24:	4619      	mov	r1, r3
 8000b26:	481b      	ldr	r0, [pc, #108]	@ (8000b94 <MX_TIM1_Init+0x19c>)
 8000b28:	f00a fbee 	bl	800b308 <HAL_TIM_PWM_ConfigChannel>
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d001      	beq.n	8000b36 <MX_TIM1_Init+0x13e>
  {
    Error_Handler();
 8000b32:	f000 fbf7 	bl	8001324 <Error_Handler>
  }
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim1, TIM_CHANNEL_1);
 8000b36:	4b17      	ldr	r3, [pc, #92]	@ (8000b94 <MX_TIM1_Init+0x19c>)
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	699a      	ldr	r2, [r3, #24]
 8000b3c:	4b15      	ldr	r3, [pc, #84]	@ (8000b94 <MX_TIM1_Init+0x19c>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	f022 0208 	bic.w	r2, r2, #8
 8000b44:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000b46:	2300      	movs	r3, #0
 8000b48:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000b52:	2300      	movs	r3, #0
 8000b54:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000b56:	2300      	movs	r3, #0
 8000b58:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_LOW;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000b62:	2300      	movs	r3, #0
 8000b64:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_LOW;
 8000b66:	2300      	movs	r3, #0
 8000b68:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000b6e:	2300      	movs	r3, #0
 8000b70:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000b72:	463b      	mov	r3, r7
 8000b74:	4619      	mov	r1, r3
 8000b76:	4807      	ldr	r0, [pc, #28]	@ (8000b94 <MX_TIM1_Init+0x19c>)
 8000b78:	f00b fc0e 	bl	800c398 <HAL_TIMEx_ConfigBreakDeadTime>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d001      	beq.n	8000b86 <MX_TIM1_Init+0x18e>
  {
    Error_Handler();
 8000b82:	f000 fbcf 	bl	8001324 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000b86:	4803      	ldr	r0, [pc, #12]	@ (8000b94 <MX_TIM1_Init+0x19c>)
 8000b88:	f002 fc50 	bl	800342c <HAL_TIM_MspPostInit>

}
 8000b8c:	bf00      	nop
 8000b8e:	3780      	adds	r7, #128	@ 0x80
 8000b90:	46bd      	mov	sp, r7
 8000b92:	bd80      	pop	{r7, pc}
 8000b94:	2400028c 	.word	0x2400028c
 8000b98:	40010000 	.word	0x40010000

08000b9c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b090      	sub	sp, #64	@ 0x40
 8000ba0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000ba2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	601a      	str	r2, [r3, #0]
 8000baa:	605a      	str	r2, [r3, #4]
 8000bac:	609a      	str	r2, [r3, #8]
 8000bae:	60da      	str	r2, [r3, #12]
 8000bb0:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000bb2:	f107 0320 	add.w	r3, r7, #32
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	601a      	str	r2, [r3, #0]
 8000bba:	605a      	str	r2, [r3, #4]
 8000bbc:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000bbe:	1d3b      	adds	r3, r7, #4
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	601a      	str	r2, [r3, #0]
 8000bc4:	605a      	str	r2, [r3, #4]
 8000bc6:	609a      	str	r2, [r3, #8]
 8000bc8:	60da      	str	r2, [r3, #12]
 8000bca:	611a      	str	r2, [r3, #16]
 8000bcc:	615a      	str	r2, [r3, #20]
 8000bce:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000bd0:	4b35      	ldr	r3, [pc, #212]	@ (8000ca8 <MX_TIM2_Init+0x10c>)
 8000bd2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000bd6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000bd8:	4b33      	ldr	r3, [pc, #204]	@ (8000ca8 <MX_TIM2_Init+0x10c>)
 8000bda:	2200      	movs	r2, #0
 8000bdc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bde:	4b32      	ldr	r3, [pc, #200]	@ (8000ca8 <MX_TIM2_Init+0x10c>)
 8000be0:	2200      	movs	r2, #0
 8000be2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 400;
 8000be4:	4b30      	ldr	r3, [pc, #192]	@ (8000ca8 <MX_TIM2_Init+0x10c>)
 8000be6:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8000bea:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000bec:	4b2e      	ldr	r3, [pc, #184]	@ (8000ca8 <MX_TIM2_Init+0x10c>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bf2:	4b2d      	ldr	r3, [pc, #180]	@ (8000ca8 <MX_TIM2_Init+0x10c>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000bf8:	482b      	ldr	r0, [pc, #172]	@ (8000ca8 <MX_TIM2_Init+0x10c>)
 8000bfa:	f009 fe34 	bl	800a866 <HAL_TIM_Base_Init>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d001      	beq.n	8000c08 <MX_TIM2_Init+0x6c>
  {
    Error_Handler();
 8000c04:	f000 fb8e 	bl	8001324 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000c08:	4827      	ldr	r0, [pc, #156]	@ (8000ca8 <MX_TIM2_Init+0x10c>)
 8000c0a:	f00a f941 	bl	800ae90 <HAL_TIM_PWM_Init>
 8000c0e:	4603      	mov	r3, r0
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d001      	beq.n	8000c18 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 8000c14:	f000 fb86 	bl	8001324 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim2, TIM_OPMODE_SINGLE) != HAL_OK)
 8000c18:	2108      	movs	r1, #8
 8000c1a:	4823      	ldr	r0, [pc, #140]	@ (8000ca8 <MX_TIM2_Init+0x10c>)
 8000c1c:	f00a f999 	bl	800af52 <HAL_TIM_OnePulse_Init>
 8000c20:	4603      	mov	r3, r0
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d001      	beq.n	8000c2a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000c26:	f000 fb7d 	bl	8001324 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 8000c2a:	2306      	movs	r3, #6
 8000c2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sSlaveConfig.InputTrigger = TIM_TS_ETRF;
 8000c2e:	2370      	movs	r3, #112	@ 0x70
 8000c30:	633b      	str	r3, [r7, #48]	@ 0x30
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_INVERTED;
 8000c32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000c36:	637b      	str	r3, [r7, #52]	@ 0x34
  sSlaveConfig.TriggerPrescaler = TIM_TRIGGERPRESCALER_DIV1;
 8000c38:	2300      	movs	r3, #0
 8000c3a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sSlaveConfig.TriggerFilter = 0;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8000c40:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000c44:	4619      	mov	r1, r3
 8000c46:	4818      	ldr	r0, [pc, #96]	@ (8000ca8 <MX_TIM2_Init+0x10c>)
 8000c48:	f00a fd6a 	bl	800b720 <HAL_TIM_SlaveConfigSynchro>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d001      	beq.n	8000c56 <MX_TIM2_Init+0xba>
  {
    Error_Handler();
 8000c52:	f000 fb67 	bl	8001324 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC3REF;
 8000c56:	2360      	movs	r3, #96	@ 0x60
 8000c58:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000c5e:	f107 0320 	add.w	r3, r7, #32
 8000c62:	4619      	mov	r1, r3
 8000c64:	4810      	ldr	r0, [pc, #64]	@ (8000ca8 <MX_TIM2_Init+0x10c>)
 8000c66:	f00b fafb 	bl	800c260 <HAL_TIMEx_MasterConfigSynchronization>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d001      	beq.n	8000c74 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8000c70:	f000 fb58 	bl	8001324 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8000c74:	2370      	movs	r3, #112	@ 0x70
 8000c76:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 50;
 8000c78:	2332      	movs	r3, #50	@ 0x32
 8000c7a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000c80:	2300      	movs	r3, #0
 8000c82:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000c84:	1d3b      	adds	r3, r7, #4
 8000c86:	2208      	movs	r2, #8
 8000c88:	4619      	mov	r1, r3
 8000c8a:	4807      	ldr	r0, [pc, #28]	@ (8000ca8 <MX_TIM2_Init+0x10c>)
 8000c8c:	f00a fb3c 	bl	800b308 <HAL_TIM_PWM_ConfigChannel>
 8000c90:	4603      	mov	r3, r0
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d001      	beq.n	8000c9a <MX_TIM2_Init+0xfe>
  {
    Error_Handler();
 8000c96:	f000 fb45 	bl	8001324 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000c9a:	4803      	ldr	r0, [pc, #12]	@ (8000ca8 <MX_TIM2_Init+0x10c>)
 8000c9c:	f002 fbc6 	bl	800342c <HAL_TIM_MspPostInit>

}
 8000ca0:	bf00      	nop
 8000ca2:	3740      	adds	r7, #64	@ 0x40
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	bd80      	pop	{r7, pc}
 8000ca8:	240002d8 	.word	0x240002d8

08000cac <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b08a      	sub	sp, #40	@ 0x28
 8000cb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cb2:	f107 031c 	add.w	r3, r7, #28
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	601a      	str	r2, [r3, #0]
 8000cba:	605a      	str	r2, [r3, #4]
 8000cbc:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000cbe:	463b      	mov	r3, r7
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	601a      	str	r2, [r3, #0]
 8000cc4:	605a      	str	r2, [r3, #4]
 8000cc6:	609a      	str	r2, [r3, #8]
 8000cc8:	60da      	str	r2, [r3, #12]
 8000cca:	611a      	str	r2, [r3, #16]
 8000ccc:	615a      	str	r2, [r3, #20]
 8000cce:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000cd0:	4b20      	ldr	r3, [pc, #128]	@ (8000d54 <MX_TIM3_Init+0xa8>)
 8000cd2:	4a21      	ldr	r2, [pc, #132]	@ (8000d58 <MX_TIM3_Init+0xac>)
 8000cd4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7;
 8000cd6:	4b1f      	ldr	r3, [pc, #124]	@ (8000d54 <MX_TIM3_Init+0xa8>)
 8000cd8:	2207      	movs	r2, #7
 8000cda:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cdc:	4b1d      	ldr	r3, [pc, #116]	@ (8000d54 <MX_TIM3_Init+0xa8>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 13750;
 8000ce2:	4b1c      	ldr	r3, [pc, #112]	@ (8000d54 <MX_TIM3_Init+0xa8>)
 8000ce4:	f243 52b6 	movw	r2, #13750	@ 0x35b6
 8000ce8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cea:	4b1a      	ldr	r3, [pc, #104]	@ (8000d54 <MX_TIM3_Init+0xa8>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000cf0:	4b18      	ldr	r3, [pc, #96]	@ (8000d54 <MX_TIM3_Init+0xa8>)
 8000cf2:	2280      	movs	r2, #128	@ 0x80
 8000cf4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 8000cf6:	4817      	ldr	r0, [pc, #92]	@ (8000d54 <MX_TIM3_Init+0xa8>)
 8000cf8:	f009 fec1 	bl	800aa7e <HAL_TIM_OC_Init>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d001      	beq.n	8000d06 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8000d02:	f000 fb0f 	bl	8001324 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d06:	2300      	movs	r3, #0
 8000d08:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000d0e:	f107 031c 	add.w	r3, r7, #28
 8000d12:	4619      	mov	r1, r3
 8000d14:	480f      	ldr	r0, [pc, #60]	@ (8000d54 <MX_TIM3_Init+0xa8>)
 8000d16:	f00b faa3 	bl	800c260 <HAL_TIMEx_MasterConfigSynchronization>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d001      	beq.n	8000d24 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8000d20:	f000 fb00 	bl	8001324 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000d24:	2300      	movs	r3, #0
 8000d26:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d30:	2300      	movs	r3, #0
 8000d32:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000d34:	463b      	mov	r3, r7
 8000d36:	2200      	movs	r2, #0
 8000d38:	4619      	mov	r1, r3
 8000d3a:	4806      	ldr	r0, [pc, #24]	@ (8000d54 <MX_TIM3_Init+0xa8>)
 8000d3c:	f00a fa6a 	bl	800b214 <HAL_TIM_OC_ConfigChannel>
 8000d40:	4603      	mov	r3, r0
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d001      	beq.n	8000d4a <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8000d46:	f000 faed 	bl	8001324 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000d4a:	bf00      	nop
 8000d4c:	3728      	adds	r7, #40	@ 0x28
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bd80      	pop	{r7, pc}
 8000d52:	bf00      	nop
 8000d54:	24000324 	.word	0x24000324
 8000d58:	40000400 	.word	0x40000400

08000d5c <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b0a0      	sub	sp, #128	@ 0x80
 8000d60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d62:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000d66:	2200      	movs	r2, #0
 8000d68:	601a      	str	r2, [r3, #0]
 8000d6a:	605a      	str	r2, [r3, #4]
 8000d6c:	609a      	str	r2, [r3, #8]
 8000d6e:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000d70:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000d74:	2200      	movs	r2, #0
 8000d76:	601a      	str	r2, [r3, #0]
 8000d78:	605a      	str	r2, [r3, #4]
 8000d7a:	609a      	str	r2, [r3, #8]
 8000d7c:	60da      	str	r2, [r3, #12]
 8000d7e:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d80:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8000d84:	2200      	movs	r2, #0
 8000d86:	601a      	str	r2, [r3, #0]
 8000d88:	605a      	str	r2, [r3, #4]
 8000d8a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000d8c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000d90:	2200      	movs	r2, #0
 8000d92:	601a      	str	r2, [r3, #0]
 8000d94:	605a      	str	r2, [r3, #4]
 8000d96:	609a      	str	r2, [r3, #8]
 8000d98:	60da      	str	r2, [r3, #12]
 8000d9a:	611a      	str	r2, [r3, #16]
 8000d9c:	615a      	str	r2, [r3, #20]
 8000d9e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000da0:	463b      	mov	r3, r7
 8000da2:	2234      	movs	r2, #52	@ 0x34
 8000da4:	2100      	movs	r1, #0
 8000da6:	4618      	mov	r0, r3
 8000da8:	f00d fbd0 	bl	800e54c <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8000dac:	4b53      	ldr	r3, [pc, #332]	@ (8000efc <MX_TIM8_Init+0x1a0>)
 8000dae:	4a54      	ldr	r2, [pc, #336]	@ (8000f00 <MX_TIM8_Init+0x1a4>)
 8000db0:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 7;
 8000db2:	4b52      	ldr	r3, [pc, #328]	@ (8000efc <MX_TIM8_Init+0x1a0>)
 8000db4:	2207      	movs	r2, #7
 8000db6:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000db8:	4b50      	ldr	r3, [pc, #320]	@ (8000efc <MX_TIM8_Init+0x1a0>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 5;
 8000dbe:	4b4f      	ldr	r3, [pc, #316]	@ (8000efc <MX_TIM8_Init+0x1a0>)
 8000dc0:	2205      	movs	r2, #5
 8000dc2:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000dc4:	4b4d      	ldr	r3, [pc, #308]	@ (8000efc <MX_TIM8_Init+0x1a0>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 31;
 8000dca:	4b4c      	ldr	r3, [pc, #304]	@ (8000efc <MX_TIM8_Init+0x1a0>)
 8000dcc:	221f      	movs	r2, #31
 8000dce:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000dd0:	4b4a      	ldr	r3, [pc, #296]	@ (8000efc <MX_TIM8_Init+0x1a0>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8000dd6:	4849      	ldr	r0, [pc, #292]	@ (8000efc <MX_TIM8_Init+0x1a0>)
 8000dd8:	f009 fd45 	bl	800a866 <HAL_TIM_Base_Init>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d001      	beq.n	8000de6 <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 8000de2:	f000 fa9f 	bl	8001324 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000de6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000dea:	673b      	str	r3, [r7, #112]	@ 0x70
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8000dec:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000df0:	4619      	mov	r1, r3
 8000df2:	4842      	ldr	r0, [pc, #264]	@ (8000efc <MX_TIM8_Init+0x1a0>)
 8000df4:	f00a fb9c 	bl	800b530 <HAL_TIM_ConfigClockSource>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d001      	beq.n	8000e02 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 8000dfe:	f000 fa91 	bl	8001324 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8000e02:	483e      	ldr	r0, [pc, #248]	@ (8000efc <MX_TIM8_Init+0x1a0>)
 8000e04:	f00a f844 	bl	800ae90 <HAL_TIM_PWM_Init>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d001      	beq.n	8000e12 <MX_TIM8_Init+0xb6>
  {
    Error_Handler();
 8000e0e:	f000 fa89 	bl	8001324 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim8, TIM_OPMODE_SINGLE) != HAL_OK)
 8000e12:	2108      	movs	r1, #8
 8000e14:	4839      	ldr	r0, [pc, #228]	@ (8000efc <MX_TIM8_Init+0x1a0>)
 8000e16:	f00a f89c 	bl	800af52 <HAL_TIM_OnePulse_Init>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d001      	beq.n	8000e24 <MX_TIM8_Init+0xc8>
  {
    Error_Handler();
 8000e20:	f000 fa80 	bl	8001324 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 8000e24:	2300      	movs	r3, #0
 8000e26:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 8000e28:	2310      	movs	r3, #16
 8000e2a:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_SlaveConfigSynchro(&htim8, &sSlaveConfig) != HAL_OK)
 8000e2c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000e30:	4619      	mov	r1, r3
 8000e32:	4832      	ldr	r0, [pc, #200]	@ (8000efc <MX_TIM8_Init+0x1a0>)
 8000e34:	f00a fc74 	bl	800b720 <HAL_TIM_SlaveConfigSynchro>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d001      	beq.n	8000e42 <MX_TIM8_Init+0xe6>
  {
    Error_Handler();
 8000e3e:	f000 fa71 	bl	8001324 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e42:	2300      	movs	r3, #0
 8000e44:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000e46:	2300      	movs	r3, #0
 8000e48:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8000e4e:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8000e52:	4619      	mov	r1, r3
 8000e54:	4829      	ldr	r0, [pc, #164]	@ (8000efc <MX_TIM8_Init+0x1a0>)
 8000e56:	f00b fa03 	bl	800c260 <HAL_TIMEx_MasterConfigSynchronization>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d001      	beq.n	8000e64 <MX_TIM8_Init+0x108>
  {
    Error_Handler();
 8000e60:	f000 fa60 	bl	8001324 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8000e64:	2370      	movs	r3, #112	@ 0x70
 8000e66:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.Pulse = 3;
 8000e68:	2303      	movs	r3, #3
 8000e6a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000e70:	2300      	movs	r3, #0
 8000e72:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8000e74:	2304      	movs	r3, #4
 8000e76:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_SET;
 8000e78:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000e7c:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000e82:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000e86:	2200      	movs	r2, #0
 8000e88:	4619      	mov	r1, r3
 8000e8a:	481c      	ldr	r0, [pc, #112]	@ (8000efc <MX_TIM8_Init+0x1a0>)
 8000e8c:	f00a fa3c 	bl	800b308 <HAL_TIM_PWM_ConfigChannel>
 8000e90:	4603      	mov	r3, r0
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d001      	beq.n	8000e9a <MX_TIM8_Init+0x13e>
  {
    Error_Handler();
 8000e96:	f000 fa45 	bl	8001324 <Error_Handler>
  }
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim8, TIM_CHANNEL_1);
 8000e9a:	4b18      	ldr	r3, [pc, #96]	@ (8000efc <MX_TIM8_Init+0x1a0>)
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	699a      	ldr	r2, [r3, #24]
 8000ea0:	4b16      	ldr	r3, [pc, #88]	@ (8000efc <MX_TIM8_Init+0x1a0>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	f022 0208 	bic.w	r2, r2, #8
 8000ea8:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000ebe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ec2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000ecc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000ed0:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8000eda:	463b      	mov	r3, r7
 8000edc:	4619      	mov	r1, r3
 8000ede:	4807      	ldr	r0, [pc, #28]	@ (8000efc <MX_TIM8_Init+0x1a0>)
 8000ee0:	f00b fa5a 	bl	800c398 <HAL_TIMEx_ConfigBreakDeadTime>
 8000ee4:	4603      	mov	r3, r0
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d001      	beq.n	8000eee <MX_TIM8_Init+0x192>
  {
    Error_Handler();
 8000eea:	f000 fa1b 	bl	8001324 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8000eee:	4803      	ldr	r0, [pc, #12]	@ (8000efc <MX_TIM8_Init+0x1a0>)
 8000ef0:	f002 fa9c 	bl	800342c <HAL_TIM_MspPostInit>

}
 8000ef4:	bf00      	nop
 8000ef6:	3780      	adds	r7, #128	@ 0x80
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bd80      	pop	{r7, pc}
 8000efc:	24000370 	.word	0x24000370
 8000f00:	40010400 	.word	0x40010400

08000f04 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000f08:	4b22      	ldr	r3, [pc, #136]	@ (8000f94 <MX_USART3_UART_Init+0x90>)
 8000f0a:	4a23      	ldr	r2, [pc, #140]	@ (8000f98 <MX_USART3_UART_Init+0x94>)
 8000f0c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 3000000;
 8000f0e:	4b21      	ldr	r3, [pc, #132]	@ (8000f94 <MX_USART3_UART_Init+0x90>)
 8000f10:	4a22      	ldr	r2, [pc, #136]	@ (8000f9c <MX_USART3_UART_Init+0x98>)
 8000f12:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000f14:	4b1f      	ldr	r3, [pc, #124]	@ (8000f94 <MX_USART3_UART_Init+0x90>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000f1a:	4b1e      	ldr	r3, [pc, #120]	@ (8000f94 <MX_USART3_UART_Init+0x90>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000f20:	4b1c      	ldr	r3, [pc, #112]	@ (8000f94 <MX_USART3_UART_Init+0x90>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX;
 8000f26:	4b1b      	ldr	r3, [pc, #108]	@ (8000f94 <MX_USART3_UART_Init+0x90>)
 8000f28:	2208      	movs	r2, #8
 8000f2a:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f2c:	4b19      	ldr	r3, [pc, #100]	@ (8000f94 <MX_USART3_UART_Init+0x90>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_8;
 8000f32:	4b18      	ldr	r3, [pc, #96]	@ (8000f94 <MX_USART3_UART_Init+0x90>)
 8000f34:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000f38:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000f3a:	4b16      	ldr	r3, [pc, #88]	@ (8000f94 <MX_USART3_UART_Init+0x90>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000f40:	4b14      	ldr	r3, [pc, #80]	@ (8000f94 <MX_USART3_UART_Init+0x90>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000f46:	4b13      	ldr	r3, [pc, #76]	@ (8000f94 <MX_USART3_UART_Init+0x90>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000f4c:	4811      	ldr	r0, [pc, #68]	@ (8000f94 <MX_USART3_UART_Init+0x90>)
 8000f4e:	f00b facd 	bl	800c4ec <HAL_UART_Init>
 8000f52:	4603      	mov	r3, r0
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d001      	beq.n	8000f5c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000f58:	f000 f9e4 	bl	8001324 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000f5c:	2100      	movs	r1, #0
 8000f5e:	480d      	ldr	r0, [pc, #52]	@ (8000f94 <MX_USART3_UART_Init+0x90>)
 8000f60:	f00d f96b 	bl	800e23a <HAL_UARTEx_SetTxFifoThreshold>
 8000f64:	4603      	mov	r3, r0
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d001      	beq.n	8000f6e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000f6a:	f000 f9db 	bl	8001324 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000f6e:	2100      	movs	r1, #0
 8000f70:	4808      	ldr	r0, [pc, #32]	@ (8000f94 <MX_USART3_UART_Init+0x90>)
 8000f72:	f00d f9a0 	bl	800e2b6 <HAL_UARTEx_SetRxFifoThreshold>
 8000f76:	4603      	mov	r3, r0
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d001      	beq.n	8000f80 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000f7c:	f000 f9d2 	bl	8001324 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000f80:	4804      	ldr	r0, [pc, #16]	@ (8000f94 <MX_USART3_UART_Init+0x90>)
 8000f82:	f00d f921 	bl	800e1c8 <HAL_UARTEx_DisableFifoMode>
 8000f86:	4603      	mov	r3, r0
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d001      	beq.n	8000f90 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000f8c:	f000 f9ca 	bl	8001324 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000f90:	bf00      	nop
 8000f92:	bd80      	pop	{r7, pc}
 8000f94:	240003bc 	.word	0x240003bc
 8000f98:	40004800 	.word	0x40004800
 8000f9c:	002dc6c0 	.word	0x002dc6c0

08000fa0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b082      	sub	sp, #8
 8000fa4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000fa6:	4b15      	ldr	r3, [pc, #84]	@ (8000ffc <MX_DMA_Init+0x5c>)
 8000fa8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000fac:	4a13      	ldr	r2, [pc, #76]	@ (8000ffc <MX_DMA_Init+0x5c>)
 8000fae:	f043 0301 	orr.w	r3, r3, #1
 8000fb2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000fb6:	4b11      	ldr	r3, [pc, #68]	@ (8000ffc <MX_DMA_Init+0x5c>)
 8000fb8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000fbc:	f003 0301 	and.w	r3, r3, #1
 8000fc0:	607b      	str	r3, [r7, #4]
 8000fc2:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	2100      	movs	r1, #0
 8000fc8:	200b      	movs	r0, #11
 8000fca:	f002 ff82 	bl	8003ed2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000fce:	200b      	movs	r0, #11
 8000fd0:	f002 ff99 	bl	8003f06 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	2100      	movs	r1, #0
 8000fd8:	200c      	movs	r0, #12
 8000fda:	f002 ff7a 	bl	8003ed2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000fde:	200c      	movs	r0, #12
 8000fe0:	f002 ff91 	bl	8003f06 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	2100      	movs	r1, #0
 8000fe8:	200d      	movs	r0, #13
 8000fea:	f002 ff72 	bl	8003ed2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000fee:	200d      	movs	r0, #13
 8000ff0:	f002 ff89 	bl	8003f06 <HAL_NVIC_EnableIRQ>

}
 8000ff4:	bf00      	nop
 8000ff6:	3708      	adds	r7, #8
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bd80      	pop	{r7, pc}
 8000ffc:	58024400 	.word	0x58024400

08001000 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b08c      	sub	sp, #48	@ 0x30
 8001004:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001006:	f107 031c 	add.w	r3, r7, #28
 800100a:	2200      	movs	r2, #0
 800100c:	601a      	str	r2, [r3, #0]
 800100e:	605a      	str	r2, [r3, #4]
 8001010:	609a      	str	r2, [r3, #8]
 8001012:	60da      	str	r2, [r3, #12]
 8001014:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001016:	4bbc      	ldr	r3, [pc, #752]	@ (8001308 <MX_GPIO_Init+0x308>)
 8001018:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800101c:	4aba      	ldr	r2, [pc, #744]	@ (8001308 <MX_GPIO_Init+0x308>)
 800101e:	f043 0310 	orr.w	r3, r3, #16
 8001022:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001026:	4bb8      	ldr	r3, [pc, #736]	@ (8001308 <MX_GPIO_Init+0x308>)
 8001028:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800102c:	f003 0310 	and.w	r3, r3, #16
 8001030:	61bb      	str	r3, [r7, #24]
 8001032:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001034:	4bb4      	ldr	r3, [pc, #720]	@ (8001308 <MX_GPIO_Init+0x308>)
 8001036:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800103a:	4ab3      	ldr	r2, [pc, #716]	@ (8001308 <MX_GPIO_Init+0x308>)
 800103c:	f043 0304 	orr.w	r3, r3, #4
 8001040:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001044:	4bb0      	ldr	r3, [pc, #704]	@ (8001308 <MX_GPIO_Init+0x308>)
 8001046:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800104a:	f003 0304 	and.w	r3, r3, #4
 800104e:	617b      	str	r3, [r7, #20]
 8001050:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001052:	4bad      	ldr	r3, [pc, #692]	@ (8001308 <MX_GPIO_Init+0x308>)
 8001054:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001058:	4aab      	ldr	r2, [pc, #684]	@ (8001308 <MX_GPIO_Init+0x308>)
 800105a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800105e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001062:	4ba9      	ldr	r3, [pc, #676]	@ (8001308 <MX_GPIO_Init+0x308>)
 8001064:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001068:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800106c:	613b      	str	r3, [r7, #16]
 800106e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001070:	4ba5      	ldr	r3, [pc, #660]	@ (8001308 <MX_GPIO_Init+0x308>)
 8001072:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001076:	4aa4      	ldr	r2, [pc, #656]	@ (8001308 <MX_GPIO_Init+0x308>)
 8001078:	f043 0301 	orr.w	r3, r3, #1
 800107c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001080:	4ba1      	ldr	r3, [pc, #644]	@ (8001308 <MX_GPIO_Init+0x308>)
 8001082:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001086:	f003 0301 	and.w	r3, r3, #1
 800108a:	60fb      	str	r3, [r7, #12]
 800108c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800108e:	4b9e      	ldr	r3, [pc, #632]	@ (8001308 <MX_GPIO_Init+0x308>)
 8001090:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001094:	4a9c      	ldr	r2, [pc, #624]	@ (8001308 <MX_GPIO_Init+0x308>)
 8001096:	f043 0302 	orr.w	r3, r3, #2
 800109a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800109e:	4b9a      	ldr	r3, [pc, #616]	@ (8001308 <MX_GPIO_Init+0x308>)
 80010a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010a4:	f003 0302 	and.w	r3, r3, #2
 80010a8:	60bb      	str	r3, [r7, #8]
 80010aa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80010ac:	4b96      	ldr	r3, [pc, #600]	@ (8001308 <MX_GPIO_Init+0x308>)
 80010ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010b2:	4a95      	ldr	r2, [pc, #596]	@ (8001308 <MX_GPIO_Init+0x308>)
 80010b4:	f043 0308 	orr.w	r3, r3, #8
 80010b8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80010bc:	4b92      	ldr	r3, [pc, #584]	@ (8001308 <MX_GPIO_Init+0x308>)
 80010be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010c2:	f003 0308 	and.w	r3, r3, #8
 80010c6:	607b      	str	r3, [r7, #4]
 80010c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80010ca:	4b8f      	ldr	r3, [pc, #572]	@ (8001308 <MX_GPIO_Init+0x308>)
 80010cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010d0:	4a8d      	ldr	r2, [pc, #564]	@ (8001308 <MX_GPIO_Init+0x308>)
 80010d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80010d6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80010da:	4b8b      	ldr	r3, [pc, #556]	@ (8001308 <MX_GPIO_Init+0x308>)
 80010dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80010e4:	603b      	str	r3, [r7, #0]
 80010e6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_GREEN_Pin|LED_RED_Pin, GPIO_PIN_RESET);
 80010e8:	2200      	movs	r2, #0
 80010ea:	f244 0101 	movw	r1, #16385	@ 0x4001
 80010ee:	4887      	ldr	r0, [pc, #540]	@ (800130c <MX_GPIO_Init+0x30c>)
 80010f0:	f005 ff10 	bl	8006f14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Interrupt_Monitor_GPIO_Port, Interrupt_Monitor_Pin, GPIO_PIN_SET);
 80010f4:	2201      	movs	r2, #1
 80010f6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80010fa:	4885      	ldr	r0, [pc, #532]	@ (8001310 <MX_GPIO_Init+0x310>)
 80010fc:	f005 ff0a 	bl	8006f14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_FS_PWR_EN_GPIO_Port, USB_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 8001100:	2200      	movs	r2, #0
 8001102:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001106:	4882      	ldr	r0, [pc, #520]	@ (8001310 <MX_GPIO_Init+0x310>)
 8001108:	f005 ff04 	bl	8006f14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ErrorCode_Bit_1_Pin|ErrorCode_Bit_0_Pin|ErrorCode_Bit_2_Pin, GPIO_PIN_RESET);
 800110c:	2200      	movs	r2, #0
 800110e:	f44f 71b0 	mov.w	r1, #352	@ 0x160
 8001112:	4880      	ldr	r0, [pc, #512]	@ (8001314 <MX_GPIO_Init+0x314>)
 8001114:	f005 fefe 	bl	8006f14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Main_Monitor_GPIO_Port, Main_Monitor_Pin, GPIO_PIN_RESET);
 8001118:	2200      	movs	r2, #0
 800111a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800111e:	487e      	ldr	r0, [pc, #504]	@ (8001318 <MX_GPIO_Init+0x318>)
 8001120:	f005 fef8 	bl	8006f14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, ErrorCode_Bit_3_Pin|LED_YELLOW_Pin, GPIO_PIN_RESET);
 8001124:	2200      	movs	r2, #0
 8001126:	2103      	movs	r1, #3
 8001128:	487c      	ldr	r0, [pc, #496]	@ (800131c <MX_GPIO_Init+0x31c>)
 800112a:	f005 fef3 	bl	8006f14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800112e:	2304      	movs	r3, #4
 8001130:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001132:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001136:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001138:	2300      	movs	r3, #0
 800113a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800113c:	f107 031c 	add.w	r3, r7, #28
 8001140:	4619      	mov	r1, r3
 8001142:	4876      	ldr	r0, [pc, #472]	@ (800131c <MX_GPIO_Init+0x31c>)
 8001144:	f005 fd3e 	bl	8006bc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001148:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800114c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800114e:	2300      	movs	r3, #0
 8001150:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001152:	2300      	movs	r3, #0
 8001154:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001156:	f107 031c 	add.w	r3, r7, #28
 800115a:	4619      	mov	r1, r3
 800115c:	486e      	ldr	r0, [pc, #440]	@ (8001318 <MX_GPIO_Init+0x318>)
 800115e:	f005 fd31 	bl	8006bc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001162:	2332      	movs	r3, #50	@ 0x32
 8001164:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001166:	2302      	movs	r3, #2
 8001168:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800116a:	2300      	movs	r3, #0
 800116c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800116e:	2300      	movs	r3, #0
 8001170:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001172:	230b      	movs	r3, #11
 8001174:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001176:	f107 031c 	add.w	r3, r7, #28
 800117a:	4619      	mov	r1, r3
 800117c:	4866      	ldr	r0, [pc, #408]	@ (8001318 <MX_GPIO_Init+0x318>)
 800117e:	f005 fd21 	bl	8006bc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001182:	2386      	movs	r3, #134	@ 0x86
 8001184:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001186:	2302      	movs	r3, #2
 8001188:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800118a:	2300      	movs	r3, #0
 800118c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800118e:	2300      	movs	r3, #0
 8001190:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001192:	230b      	movs	r3, #11
 8001194:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001196:	f107 031c 	add.w	r3, r7, #28
 800119a:	4619      	mov	r1, r3
 800119c:	4860      	ldr	r0, [pc, #384]	@ (8001320 <MX_GPIO_Init+0x320>)
 800119e:	f005 fd11 	bl	8006bc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_GREEN_Pin LED_RED_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin|LED_RED_Pin;
 80011a2:	f244 0301 	movw	r3, #16385	@ 0x4001
 80011a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011a8:	2301      	movs	r3, #1
 80011aa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ac:	2300      	movs	r3, #0
 80011ae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011b0:	2300      	movs	r3, #0
 80011b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011b4:	f107 031c 	add.w	r3, r7, #28
 80011b8:	4619      	mov	r1, r3
 80011ba:	4854      	ldr	r0, [pc, #336]	@ (800130c <MX_GPIO_Init+0x30c>)
 80011bc:	f005 fd02 	bl	8006bc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80011c0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80011c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011c6:	2302      	movs	r3, #2
 80011c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ca:	2300      	movs	r3, #0
 80011cc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ce:	2300      	movs	r3, #0
 80011d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80011d2:	230b      	movs	r3, #11
 80011d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80011d6:	f107 031c 	add.w	r3, r7, #28
 80011da:	4619      	mov	r1, r3
 80011dc:	484b      	ldr	r0, [pc, #300]	@ (800130c <MX_GPIO_Init+0x30c>)
 80011de:	f005 fcf1 	bl	8006bc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : Interrupt_Monitor_Pin */
  GPIO_InitStruct.Pin = Interrupt_Monitor_Pin;
 80011e2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80011e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011e8:	2301      	movs	r3, #1
 80011ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ec:	2300      	movs	r3, #0
 80011ee:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011f0:	2303      	movs	r3, #3
 80011f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(Interrupt_Monitor_GPIO_Port, &GPIO_InitStruct);
 80011f4:	f107 031c 	add.w	r3, r7, #28
 80011f8:	4619      	mov	r1, r3
 80011fa:	4845      	ldr	r0, [pc, #276]	@ (8001310 <MX_GPIO_Init+0x310>)
 80011fc:	f005 fce2 	bl	8006bc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_PWR_EN_Pin */
  GPIO_InitStruct.Pin = USB_FS_PWR_EN_Pin;
 8001200:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001204:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001206:	2301      	movs	r3, #1
 8001208:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800120a:	2300      	movs	r3, #0
 800120c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800120e:	2300      	movs	r3, #0
 8001210:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8001212:	f107 031c 	add.w	r3, r7, #28
 8001216:	4619      	mov	r1, r3
 8001218:	483d      	ldr	r0, [pc, #244]	@ (8001310 <MX_GPIO_Init+0x310>)
 800121a:	f005 fcd3 	bl	8006bc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ErrorCode_Bit_1_Pin ErrorCode_Bit_0_Pin ErrorCode_Bit_2_Pin */
  GPIO_InitStruct.Pin = ErrorCode_Bit_1_Pin|ErrorCode_Bit_0_Pin|ErrorCode_Bit_2_Pin;
 800121e:	f44f 73b0 	mov.w	r3, #352	@ 0x160
 8001222:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001224:	2301      	movs	r3, #1
 8001226:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001228:	2300      	movs	r3, #0
 800122a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800122c:	2303      	movs	r3, #3
 800122e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001230:	f107 031c 	add.w	r3, r7, #28
 8001234:	4619      	mov	r1, r3
 8001236:	4837      	ldr	r0, [pc, #220]	@ (8001314 <MX_GPIO_Init+0x314>)
 8001238:	f005 fcc4 	bl	8006bc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_OVCR_Pin */
  GPIO_InitStruct.Pin = USB_FS_OVCR_Pin;
 800123c:	2380      	movs	r3, #128	@ 0x80
 800123e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001240:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001244:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001246:	2300      	movs	r3, #0
 8001248:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 800124a:	f107 031c 	add.w	r3, r7, #28
 800124e:	4619      	mov	r1, r3
 8001250:	4830      	ldr	r0, [pc, #192]	@ (8001314 <MX_GPIO_Init+0x314>)
 8001252:	f005 fcb7 	bl	8006bc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : Main_Monitor_Pin */
  GPIO_InitStruct.Pin = Main_Monitor_Pin;
 8001256:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800125a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800125c:	2301      	movs	r3, #1
 800125e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001260:	2300      	movs	r3, #0
 8001262:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001264:	2303      	movs	r3, #3
 8001266:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(Main_Monitor_GPIO_Port, &GPIO_InitStruct);
 8001268:	f107 031c 	add.w	r3, r7, #28
 800126c:	4619      	mov	r1, r3
 800126e:	482a      	ldr	r0, [pc, #168]	@ (8001318 <MX_GPIO_Init+0x318>)
 8001270:	f005 fca8 	bl	8006bc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_ID_Pin */
  GPIO_InitStruct.Pin = USB_FS_ID_Pin;
 8001274:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001278:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800127a:	2302      	movs	r3, #2
 800127c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800127e:	2300      	movs	r3, #0
 8001280:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001282:	2300      	movs	r3, #0
 8001284:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_HS;
 8001286:	230a      	movs	r3, #10
 8001288:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_FS_ID_GPIO_Port, &GPIO_InitStruct);
 800128a:	f107 031c 	add.w	r3, r7, #28
 800128e:	4619      	mov	r1, r3
 8001290:	4823      	ldr	r0, [pc, #140]	@ (8001320 <MX_GPIO_Init+0x320>)
 8001292:	f005 fc97 	bl	8006bc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8001296:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800129a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800129c:	2302      	movs	r3, #2
 800129e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a0:	2300      	movs	r3, #0
 80012a2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012a4:	2300      	movs	r3, #0
 80012a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80012a8:	230b      	movs	r3, #11
 80012aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80012ac:	f107 031c 	add.w	r3, r7, #28
 80012b0:	4619      	mov	r1, r3
 80012b2:	4818      	ldr	r0, [pc, #96]	@ (8001314 <MX_GPIO_Init+0x314>)
 80012b4:	f005 fc86 	bl	8006bc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ErrorCode_Bit_3_Pin */
  GPIO_InitStruct.Pin = ErrorCode_Bit_3_Pin;
 80012b8:	2301      	movs	r3, #1
 80012ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012bc:	2301      	movs	r3, #1
 80012be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c0:	2300      	movs	r3, #0
 80012c2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012c4:	2303      	movs	r3, #3
 80012c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(ErrorCode_Bit_3_GPIO_Port, &GPIO_InitStruct);
 80012c8:	f107 031c 	add.w	r3, r7, #28
 80012cc:	4619      	mov	r1, r3
 80012ce:	4813      	ldr	r0, [pc, #76]	@ (800131c <MX_GPIO_Init+0x31c>)
 80012d0:	f005 fc78 	bl	8006bc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_YELLOW_Pin */
  GPIO_InitStruct.Pin = LED_YELLOW_Pin;
 80012d4:	2302      	movs	r3, #2
 80012d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012d8:	2301      	movs	r3, #1
 80012da:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012dc:	2300      	movs	r3, #0
 80012de:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012e0:	2300      	movs	r3, #0
 80012e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LED_YELLOW_GPIO_Port, &GPIO_InitStruct);
 80012e4:	f107 031c 	add.w	r3, r7, #28
 80012e8:	4619      	mov	r1, r3
 80012ea:	480c      	ldr	r0, [pc, #48]	@ (800131c <MX_GPIO_Init+0x31c>)
 80012ec:	f005 fc6a 	bl	8006bc4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 80012f0:	2200      	movs	r2, #0
 80012f2:	2100      	movs	r1, #0
 80012f4:	2008      	movs	r0, #8
 80012f6:	f002 fdec 	bl	8003ed2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80012fa:	2008      	movs	r0, #8
 80012fc:	f002 fe03 	bl	8003f06 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001300:	bf00      	nop
 8001302:	3730      	adds	r7, #48	@ 0x30
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}
 8001308:	58024400 	.word	0x58024400
 800130c:	58020400 	.word	0x58020400
 8001310:	58020c00 	.word	0x58020c00
 8001314:	58021800 	.word	0x58021800
 8001318:	58020800 	.word	0x58020800
 800131c:	58021000 	.word	0x58021000
 8001320:	58020000 	.word	0x58020000

08001324 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001324:	b480      	push	{r7}
 8001326:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001328:	b672      	cpsid	i
}
 800132a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800132c:	bf00      	nop
 800132e:	e7fd      	b.n	800132c <Error_Handler+0x8>

08001330 <write_pin>:
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b084      	sub	sp, #16
 8001334:	af00      	add	r7, sp, #0
 8001336:	60f8      	str	r0, [r7, #12]
 8001338:	60b9      	str	r1, [r7, #8]
 800133a:	607a      	str	r2, [r7, #4]
	HAL_GPIO_WritePin(gpio_port, gpio_pin, level);
 800133c:	68bb      	ldr	r3, [r7, #8]
 800133e:	b29b      	uxth	r3, r3
 8001340:	687a      	ldr	r2, [r7, #4]
 8001342:	b2d2      	uxtb	r2, r2
 8001344:	4619      	mov	r1, r3
 8001346:	68f8      	ldr	r0, [r7, #12]
 8001348:	f005 fde4 	bl	8006f14 <HAL_GPIO_WritePin>
}
 800134c:	bf00      	nop
 800134e:	3710      	adds	r7, #16
 8001350:	46bd      	mov	sp, r7
 8001352:	bd80      	pop	{r7, pc}

08001354 <sample_interrupt_routine>:
// Due to use of DMA in this example (which is very efficient for large data transfers), processing is not
// the likely bottleneck, but rather the rate of SPI communication itself. Shorter SPI command sequences
// (default is 32 CONVERT commands + 3 AUX commands) and/or faster Baud rate will allow SPI communication to
// finish faster.
void sample_interrupt_routine()
{
 8001354:	b580      	push	{r7, lr}
 8001356:	af00      	add	r7, sp, #0
	// Check if condition specified in loop_escape (e.g. target number of samples have been acquired) is true.
	// If so, keep from continuing interrupt execution and return to main loop so it can be escaped.
	if (loop_escape()) return;
 8001358:	f002 fb0a 	bl	8003970 <loop_escape>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d120      	bne.n	80013a4 <sample_interrupt_routine+0x50>

	// Indicate main loop is not currently processing by writing Main_Monitor_Pin Low.
	// Main loop will write Main_Monitor_Pin when processing returns to main, so the duty cycle of this pin
	// can be measured to estimate what percentage of clock cycles are available for main processing.
	write_pin(Main_Monitor_GPIO_Port, Main_Monitor_Pin, 0);
 8001362:	2200      	movs	r2, #0
 8001364:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001368:	480f      	ldr	r0, [pc, #60]	@ (80013a8 <sample_interrupt_routine+0x54>)
 800136a:	f7ff ffe1 	bl	8001330 <write_pin>

	// Write aux commands to command_sequence_MOSI, advancing one sample through aux_command_list.
	cycle_aux_commands();
 800136e:	f000 f821 	bl	80013b4 <cycle_aux_commands>

	// If previous DMA transfer has not completed, SPI communication from previous sample has not finished.
	// This is a critical error that will halt execution. To avoid this, all processing from previous interrupt
	// must conclude sooner (most likely, this would be waiting on SPI transfer completion, in which case
	// fewer channels can be included in the command sequence, or the SPI communication itself must be sped up).
	if (command_transfer_state == TRANSFER_WAIT) {
 8001372:	4b0e      	ldr	r3, [pc, #56]	@ (80013ac <sample_interrupt_routine+0x58>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	2b00      	cmp	r3, #0
 8001378:	d102      	bne.n	8001380 <sample_interrupt_routine+0x2c>
		handle_comm_error(ITClip);
 800137a:	2005      	movs	r0, #5
 800137c:	f000 f8cc 	bl	8001518 <handle_comm_error>

	// Indicate start of timer interrupt by writing Interrupt_Monitor_Pin High.
	// At the end of this function, Interrupt_Monitor_Pin will be written Low (though, keep in mind that
	// this only indicates that the DMA transfer has been initiated - DMA will continue running either until
	// its SPI command sequence concludes, or the next interrupt occurs, causing an ITClip error).
	write_pin(Interrupt_Monitor_GPIO_Port, Interrupt_Monitor_Pin, 1);
 8001380:	2201      	movs	r2, #1
 8001382:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001386:	480a      	ldr	r0, [pc, #40]	@ (80013b0 <sample_interrupt_routine+0x5c>)
 8001388:	f7ff ffd2 	bl	8001330 <write_pin>

	// Update variable indicate to wait until SPI DMA transfer completes.
	command_transfer_state = TRANSFER_WAIT;
 800138c:	4b07      	ldr	r3, [pc, #28]	@ (80013ac <sample_interrupt_routine+0x58>)
 800138e:	2200      	movs	r2, #0
 8001390:	601a      	str	r2, [r3, #0]

	transfer_sequence_spi_dma();
 8001392:	f000 f845 	bl	8001420 <transfer_sequence_spi_dma>

	// SPI DMA transfer has begun, so write Interrupt_Monitor_Pin Low and exit interrupt function,
	// returning to processing main loop.
	write_pin(Interrupt_Monitor_GPIO_Port, Interrupt_Monitor_Pin, 0);
 8001396:	2200      	movs	r2, #0
 8001398:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800139c:	4804      	ldr	r0, [pc, #16]	@ (80013b0 <sample_interrupt_routine+0x5c>)
 800139e:	f7ff ffc7 	bl	8001330 <write_pin>
 80013a2:	e000      	b.n	80013a6 <sample_interrupt_routine+0x52>
	if (loop_escape()) return;
 80013a4:	bf00      	nop
}
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	58020800 	.word	0x58020800
 80013ac:	24000004 	.word	0x24000004
 80013b0:	58020c00 	.word	0x58020c00

080013b4 <cycle_aux_commands>:


// Every sample period, cycle circularly through aux_command_list, adding this sample's AUX commands to the end of
// command_sequence_MOSI array which will be transmitted via SPI.
void cycle_aux_commands()
{
 80013b4:	b480      	push	{r7}
 80013b6:	b083      	sub	sp, #12
 80013b8:	af00      	add	r7, sp, #0
	for (int i = 0; i < AUX_COMMANDS_PER_SEQUENCE; i++) {
 80013ba:	2300      	movs	r3, #0
 80013bc:	607b      	str	r3, [r7, #4]
 80013be:	e012      	b.n	80013e6 <cycle_aux_commands+0x32>
		command_sequence_MOSI[CONVERT_COMMANDS_PER_SEQUENCE + i] = aux_command_list[i][aux_command_index];
 80013c0:	4b14      	ldr	r3, [pc, #80]	@ (8001414 <cycle_aux_commands+0x60>)
 80013c2:	781b      	ldrb	r3, [r3, #0]
 80013c4:	b2db      	uxtb	r3, r3
 80013c6:	4618      	mov	r0, r3
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	3320      	adds	r3, #32
 80013cc:	4912      	ldr	r1, [pc, #72]	@ (8001418 <cycle_aux_commands+0x64>)
 80013ce:	687a      	ldr	r2, [r7, #4]
 80013d0:	01d2      	lsls	r2, r2, #7
 80013d2:	4402      	add	r2, r0
 80013d4:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 80013d8:	b291      	uxth	r1, r2
 80013da:	4a10      	ldr	r2, [pc, #64]	@ (800141c <cycle_aux_commands+0x68>)
 80013dc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i = 0; i < AUX_COMMANDS_PER_SEQUENCE; i++) {
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	3301      	adds	r3, #1
 80013e4:	607b      	str	r3, [r7, #4]
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	2b02      	cmp	r3, #2
 80013ea:	dde9      	ble.n	80013c0 <cycle_aux_commands+0xc>
	}
	if (++aux_command_index >= AUX_COMMAND_LIST_LENGTH) {
 80013ec:	4b09      	ldr	r3, [pc, #36]	@ (8001414 <cycle_aux_commands+0x60>)
 80013ee:	781b      	ldrb	r3, [r3, #0]
 80013f0:	b2db      	uxtb	r3, r3
 80013f2:	3301      	adds	r3, #1
 80013f4:	b2da      	uxtb	r2, r3
 80013f6:	4b07      	ldr	r3, [pc, #28]	@ (8001414 <cycle_aux_commands+0x60>)
 80013f8:	4611      	mov	r1, r2
 80013fa:	7019      	strb	r1, [r3, #0]
 80013fc:	b253      	sxtb	r3, r2
 80013fe:	2b00      	cmp	r3, #0
 8001400:	da02      	bge.n	8001408 <cycle_aux_commands+0x54>
		aux_command_index = 0;
 8001402:	4b04      	ldr	r3, [pc, #16]	@ (8001414 <cycle_aux_commands+0x60>)
 8001404:	2200      	movs	r2, #0
 8001406:	701a      	strb	r2, [r3, #0]
	// Note that if any command(s) are to be used with a command list different from AUX_COMMAND_LIST_LENGTH,
	// the above code should be commented out, and the last AUX_COMMANDS_PER_SEQUENCE of command_sequence_MOSI
	// should be written here. For example, if impedance check DAC control is used, zcheck_DAC_command_list_length
	// should replace AUX_COMMAND_LIST_LENGTH and zcheck_DAC_command_slot_position should be used to correctly index
	// commands from the proper aux_command_list slot.
}
 8001408:	bf00      	nop
 800140a:	370c      	adds	r7, #12
 800140c:	46bd      	mov	sp, r7
 800140e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001412:	4770      	bx	lr
 8001414:	240008a4 	.word	0x240008a4
 8001418:	240005a4 	.word	0x240005a4
 800141c:	240004c8 	.word	0x240004c8

08001420 <transfer_sequence_spi_dma>:


// Begin receiving MISO data (RHD -> SPI -> DMA -> memory) and transmitting MOSI data (memory -> DMA -> SPI -> RHD).
void transfer_sequence_spi_dma()
{
 8001420:	b580      	push	{r7, lr}
 8001422:	af00      	add	r7, sp, #0
#ifdef USE_HAL
	// HAL handles all of SPI DMA transfer with this single function call.

	// Note: this HAL function call seems to not be consistent in how long it takes, causing some jitter between Interrupt_Monitor_Pin (GPIO) and SPI signals.
	// However, SPI/DMA signals seem to be consistent with each other, so this shouldn't affect functionality.
	if (HAL_SPI_Receive_DMA(&RECEIVE_SPI, (uint8_t*)command_sequence_MISO,
 8001424:	2223      	movs	r2, #35	@ 0x23
 8001426:	490a      	ldr	r1, [pc, #40]	@ (8001450 <transfer_sequence_spi_dma+0x30>)
 8001428:	480a      	ldr	r0, [pc, #40]	@ (8001454 <transfer_sequence_spi_dma+0x34>)
 800142a:	f008 fd79 	bl	8009f20 <HAL_SPI_Receive_DMA>
 800142e:	4603      	mov	r3, r0
 8001430:	2b00      	cmp	r3, #0
 8001432:	d001      	beq.n	8001438 <transfer_sequence_spi_dma+0x18>
			CONVERT_COMMANDS_PER_SEQUENCE + AUX_COMMANDS_PER_SEQUENCE) != HAL_OK)
	{
		Error_Handler();
 8001434:	f7ff ff76 	bl	8001324 <Error_Handler>
	}


	if (HAL_SPI_Transmit_DMA(&TRANSMIT_SPI, (uint8_t*)command_sequence_MOSI,
 8001438:	2223      	movs	r2, #35	@ 0x23
 800143a:	4907      	ldr	r1, [pc, #28]	@ (8001458 <transfer_sequence_spi_dma+0x38>)
 800143c:	4807      	ldr	r0, [pc, #28]	@ (800145c <transfer_sequence_spi_dma+0x3c>)
 800143e:	f008 fc2d 	bl	8009c9c <HAL_SPI_Transmit_DMA>
 8001442:	4603      	mov	r3, r0
 8001444:	2b00      	cmp	r3, #0
 8001446:	d001      	beq.n	800144c <transfer_sequence_spi_dma+0x2c>
			CONVERT_COMMANDS_PER_SEQUENCE + AUX_COMMANDS_PER_SEQUENCE) != HAL_OK)
	{
		Error_Handler();
 8001448:	f7ff ff6c 	bl	8001324 <Error_Handler>
	}
#else
	begin_spi_rx(LL_DMA_MEMORY_INCREMENT, (uint32_t) command_sequence_MISO, CONVERT_COMMANDS_PER_SEQUENCE + AUX_COMMANDS_PER_SEQUENCE);
	begin_spi_tx(LL_DMA_MEMORY_INCREMENT, (uint32_t) command_sequence_MOSI, CONVERT_COMMANDS_PER_SEQUENCE + AUX_COMMANDS_PER_SEQUENCE);
#endif
}
 800144c:	bf00      	nop
 800144e:	bd80      	pop	{r7, pc}
 8001450:	24000510 	.word	0x24000510
 8001454:	2400008c 	.word	0x2400008c
 8001458:	240004c8 	.word	0x240004c8
 800145c:	24000114 	.word	0x24000114

08001460 <allocate_sample_memory>:


// Calculate suitable size for sample_memory array and allocate memory.
// Note, free_sample_memory() should be called after this function and when memory allocation is no longer needed.
void allocate_sample_memory()
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b082      	sub	sp, #8
 8001464:	af00      	add	r7, sp, #0
	per_channel_sample_memory_capacity = calculate_sample_rate() * NUMBER_OF_SECONDS_TO_ACQUIRE;
 8001466:	f000 f983 	bl	8001770 <calculate_sample_rate>
 800146a:	eeb0 7b40 	vmov.f64	d7, d0
 800146e:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001472:	ee17 2a90 	vmov	r2, s15
 8001476:	4b09      	ldr	r3, [pc, #36]	@ (800149c <allocate_sample_memory+0x3c>)
 8001478:	601a      	str	r2, [r3, #0]
	uint32_t total_sample_memory_capacity = NUM_SAMPLED_CHANNELS * 2 * per_channel_sample_memory_capacity;
 800147a:	4b08      	ldr	r3, [pc, #32]	@ (800149c <allocate_sample_memory+0x3c>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	00db      	lsls	r3, r3, #3
 8001480:	607b      	str	r3, [r7, #4]
	sample_memory = (uint16_t *)malloc(total_sample_memory_capacity * sizeof(uint16_t));
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	005b      	lsls	r3, r3, #1
 8001486:	4618      	mov	r0, r3
 8001488:	f00c ffa2 	bl	800e3d0 <malloc>
 800148c:	4603      	mov	r3, r0
 800148e:	461a      	mov	r2, r3
 8001490:	4b03      	ldr	r3, [pc, #12]	@ (80014a0 <allocate_sample_memory+0x40>)
 8001492:	601a      	str	r2, [r3, #0]
}
 8001494:	bf00      	nop
 8001496:	3708      	adds	r7, #8
 8001498:	46bd      	mov	sp, r7
 800149a:	bd80      	pop	{r7, pc}
 800149c:	24000000 	.word	0x24000000
 80014a0:	240005a0 	.word	0x240005a0

080014a4 <free_sample_memory>:


// Free memory previously allocated for sample_memory array.
// Note, this should be called after allocate_sample_memory() and when memory allocation is no longer needed.
void free_sample_memory()
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	af00      	add	r7, sp, #0
	free(sample_memory);
 80014a8:	4b03      	ldr	r3, [pc, #12]	@ (80014b8 <free_sample_memory+0x14>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	4618      	mov	r0, r3
 80014ae:	f00c ff97 	bl	800e3e0 <free>
}
 80014b2:	bf00      	nop
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	240005a0 	.word	0x240005a0

080014bc <initialize_spi_with_dma>:
// so this function only has an LL implementation.
// Some of these settings (data length, memory location, and memory increment state)
// will be overwritten on a transfer-by-transfer basis, but the general configurations
// like transfer directions, peripheral addresses, and DMAMUX request ID can be permanently set here.
void initialize_spi_with_dma()
{
 80014bc:	b480      	push	{r7}
 80014be:	af00      	add	r7, sp, #0
#ifdef USE_HAL
	return;
 80014c0:	bf00      	nop
	LL_DMA_SetDataLength(DMA, DMA_RX_CHANNEL, CONVERT_COMMANDS_PER_SEQUENCE + AUX_COMMANDS_PER_SEQUENCE);

	// Assign RX DMA stream to correct DMAMUX request
	LL_DMA_SetPeriphRequest(DMA, DMA_RX_CHANNEL, LL_DMAMUX1_REQ_SPI1_RX);
#endif
}
 80014c2:	46bd      	mov	sp, r7
 80014c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c8:	4770      	bx	lr

080014ca <end_spi_with_dma>:

// Write SPI/DMA registers to cleanly disable once DMA transfer ends.
// HAL automatically does this for each Send/Receive with SPI/DMA,
// so this function only has an LL implementation.
void end_spi_with_dma()
{
 80014ca:	b480      	push	{r7}
 80014cc:	af00      	add	r7, sp, #0
#ifdef USE_HAL
#else
	end_spi_rx();
	end_spi_tx();
#endif
}
 80014ce:	bf00      	nop
 80014d0:	46bd      	mov	sp, r7
 80014d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d6:	4770      	bx	lr

080014d8 <initialize_ddr_sclk_timers>:


// Start timers used to generate Receive SCLK signal used to read DDR MISO, triggered with delay from Transmit CS.
void initialize_ddr_sclk_timers()
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	af00      	add	r7, sp, #0
#ifdef USE_HAL
  HAL_TIM_OC_Start(&RECEIVE_SCLK_TIM, TIM_CHANNEL_1);
 80014dc:	2100      	movs	r1, #0
 80014de:	4804      	ldr	r0, [pc, #16]	@ (80014f0 <initialize_ddr_sclk_timers+0x18>)
 80014e0:	f009 fb24 	bl	800ab2c <HAL_TIM_OC_Start>
  HAL_TIM_OC_Start(&CS_DELAY_TIM, TIM_CHANNEL_3);
 80014e4:	2108      	movs	r1, #8
 80014e6:	4803      	ldr	r0, [pc, #12]	@ (80014f4 <initialize_ddr_sclk_timers+0x1c>)
 80014e8:	f009 fb20 	bl	800ab2c <HAL_TIM_OC_Start>
  LL_TIM_EnableCounter(RECEIVE_SCLK_TIM);

  LL_TIM_CC_EnableChannel(CS_DELAY_TIM, LL_TIM_CHANNEL_CH3);
  LL_TIM_EnableCounter(CS_DELAY_TIM);
#endif
}
 80014ec:	bf00      	nop
 80014ee:	bd80      	pop	{r7, pc}
 80014f0:	2400028c 	.word	0x2400028c
 80014f4:	240002d8 	.word	0x240002d8

080014f8 <end_ddr_sclk_timers>:

// End timers used to generate Receive SCLK signal used to read DDR MISO, triggered with delay from Transmit CS.
void end_ddr_sclk_timers()
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	af00      	add	r7, sp, #0
#ifdef USE_HAL
  HAL_TIM_OC_Stop(&RECEIVE_SCLK_TIM, TIM_CHANNEL_1);
 80014fc:	2100      	movs	r1, #0
 80014fe:	4804      	ldr	r0, [pc, #16]	@ (8001510 <end_ddr_sclk_timers+0x18>)
 8001500:	f009 fc30 	bl	800ad64 <HAL_TIM_OC_Stop>
  HAL_TIM_OC_Stop(&CS_DELAY_TIM, TIM_CHANNEL_3);
 8001504:	2108      	movs	r1, #8
 8001506:	4803      	ldr	r0, [pc, #12]	@ (8001514 <end_ddr_sclk_timers+0x1c>)
 8001508:	f009 fc2c 	bl	800ad64 <HAL_TIM_OC_Stop>
  LL_TIM_CC_DisableChannel(RECEIVE_SCLK_TIM, LL_TIM_CHANNEL_CH1);

  LL_TIM_DisableCounter(CS_DELAY_TIM);
  LL_TIM_CC_DisableChannel(CS_DELAY_TIM, LL_TIM_CHANNEL_CH3);
#endif
}
 800150c:	bf00      	nop
 800150e:	bd80      	pop	{r7, pc}
 8001510:	2400028c 	.word	0x2400028c
 8001514:	240002d8 	.word	0x240002d8

08001518 <handle_comm_error>:
// Handle communication error.
// Write ERROR_DETECTED_PIN (by default, red LED) High.
// Write each bit of a 4-bit error code to a pin so that by measuring pins, user can determine the error code.
// Enter an infinite loop, halting execution and allowing user to measure error pins.
void handle_comm_error(CommErrorStatus error_code)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b084      	sub	sp, #16
 800151c:	af00      	add	r7, sp, #0
 800151e:	4603      	mov	r3, r0
 8001520:	71fb      	strb	r3, [r7, #7]
	// No error, just return.
	if (error_code == 0) return;
 8001522:	79fb      	ldrb	r3, [r7, #7]
 8001524:	2b00      	cmp	r3, #0
 8001526:	d03f      	beq.n	80015a8 <handle_comm_error+0x90>

	// Write ERROR_DETECTED_PIN (by default red LED) to communicate that an error occurred.
	write_pin(ERROR_DETECTED_PORT, ERROR_DETECTED_PIN, 1);
 8001528:	2201      	movs	r2, #1
 800152a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800152e:	4820      	ldr	r0, [pc, #128]	@ (80015b0 <handle_comm_error+0x98>)
 8001530:	f7ff fefe 	bl	8001330 <write_pin>

	// Write 4 bits of error code to 4 pins.
	uint8_t error_code_bit_0 = (error_code & 0b0001) >> 0;
 8001534:	79fb      	ldrb	r3, [r7, #7]
 8001536:	f003 0301 	and.w	r3, r3, #1
 800153a:	73fb      	strb	r3, [r7, #15]
	uint8_t error_code_bit_1 = (error_code & 0b0010) >> 1;
 800153c:	79fb      	ldrb	r3, [r7, #7]
 800153e:	105b      	asrs	r3, r3, #1
 8001540:	b2db      	uxtb	r3, r3
 8001542:	f003 0301 	and.w	r3, r3, #1
 8001546:	73bb      	strb	r3, [r7, #14]
	uint8_t error_code_bit_2 = (error_code & 0b0100) >> 2;
 8001548:	79fb      	ldrb	r3, [r7, #7]
 800154a:	109b      	asrs	r3, r3, #2
 800154c:	b2db      	uxtb	r3, r3
 800154e:	f003 0301 	and.w	r3, r3, #1
 8001552:	737b      	strb	r3, [r7, #13]
	uint8_t error_code_bit_3 = (error_code & 0b1000) >> 3;
 8001554:	79fb      	ldrb	r3, [r7, #7]
 8001556:	10db      	asrs	r3, r3, #3
 8001558:	b2db      	uxtb	r3, r3
 800155a:	f003 0301 	and.w	r3, r3, #1
 800155e:	733b      	strb	r3, [r7, #12]
	if (error_code_bit_0) write_pin(ErrorCode_Bit_0_GPIO_Port, ErrorCode_Bit_0_Pin, 1);
 8001560:	7bfb      	ldrb	r3, [r7, #15]
 8001562:	2b00      	cmp	r3, #0
 8001564:	d004      	beq.n	8001570 <handle_comm_error+0x58>
 8001566:	2201      	movs	r2, #1
 8001568:	2140      	movs	r1, #64	@ 0x40
 800156a:	4812      	ldr	r0, [pc, #72]	@ (80015b4 <handle_comm_error+0x9c>)
 800156c:	f7ff fee0 	bl	8001330 <write_pin>
	if (error_code_bit_1) write_pin(ErrorCode_Bit_1_GPIO_Port, ErrorCode_Bit_1_Pin, 1);
 8001570:	7bbb      	ldrb	r3, [r7, #14]
 8001572:	2b00      	cmp	r3, #0
 8001574:	d004      	beq.n	8001580 <handle_comm_error+0x68>
 8001576:	2201      	movs	r2, #1
 8001578:	2120      	movs	r1, #32
 800157a:	480e      	ldr	r0, [pc, #56]	@ (80015b4 <handle_comm_error+0x9c>)
 800157c:	f7ff fed8 	bl	8001330 <write_pin>
	if (error_code_bit_2) write_pin(ErrorCode_Bit_2_GPIO_Port, ErrorCode_Bit_2_Pin, 1);
 8001580:	7b7b      	ldrb	r3, [r7, #13]
 8001582:	2b00      	cmp	r3, #0
 8001584:	d005      	beq.n	8001592 <handle_comm_error+0x7a>
 8001586:	2201      	movs	r2, #1
 8001588:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800158c:	4809      	ldr	r0, [pc, #36]	@ (80015b4 <handle_comm_error+0x9c>)
 800158e:	f7ff fecf 	bl	8001330 <write_pin>
	if (error_code_bit_3) write_pin(ErrorCode_Bit_3_GPIO_Port, ErrorCode_Bit_3_Pin, 1);
 8001592:	7b3b      	ldrb	r3, [r7, #12]
 8001594:	2b00      	cmp	r3, #0
 8001596:	d005      	beq.n	80015a4 <handle_comm_error+0x8c>
 8001598:	2201      	movs	r2, #1
 800159a:	2101      	movs	r1, #1
 800159c:	4806      	ldr	r0, [pc, #24]	@ (80015b8 <handle_comm_error+0xa0>)
 800159e:	f7ff fec7 	bl	8001330 <write_pin>

	// Enter infinite loop.
	while(1);
 80015a2:	bf00      	nop
 80015a4:	bf00      	nop
 80015a6:	e7fd      	b.n	80015a4 <handle_comm_error+0x8c>
	if (error_code == 0) return;
 80015a8:	bf00      	nop
}
 80015aa:	3710      	adds	r7, #16
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bd80      	pop	{r7, pc}
 80015b0:	58020400 	.word	0x58020400
 80015b4:	58021800 	.word	0x58021800
 80015b8:	58021000 	.word	0x58021000

080015bc <spi_rx_cplt_callback>:


// Callback function that executes when Reception of SPI has completed.
void spi_rx_cplt_callback()
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	af00      	add	r7, sp, #0
	// If main loop is active, drive Main_Monitor_Pin low, write data to memory, transmit data in realtime, and update command_transfer_state
	if (main_loop_active) {
 80015c0:	4b0b      	ldr	r3, [pc, #44]	@ (80015f0 <spi_rx_cplt_callback+0x34>)
 80015c2:	781b      	ldrb	r3, [r3, #0]
 80015c4:	b2db      	uxtb	r3, r3
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d00d      	beq.n	80015e6 <spi_rx_cplt_callback+0x2a>
		// Indicate main loop is not currently processing by writing Main_Monitor_Pin Low.
		write_pin(Main_Monitor_GPIO_Port, Main_Monitor_Pin, 0);
 80015ca:	2200      	movs	r2, #0
 80015cc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80015d0:	4808      	ldr	r0, [pc, #32]	@ (80015f4 <spi_rx_cplt_callback+0x38>)
 80015d2:	f7ff fead 	bl	8001330 <write_pin>

		// User-specified function - here is where specified channel(s) can be written to memory.
		write_data_to_memory();
 80015d6:	f002 f9d3 	bl	8003980 <write_data_to_memory>

		// User-specified function - here is where user can transmit data in real time every sample period.
		transmit_data_realtime();
 80015da:	f002 f9d9 	bl	8003990 <transmit_data_realtime>

		// Update state variable to show that transfer has completed.
		command_transfer_state = TRANSFER_COMPLETE;
 80015de:	4b06      	ldr	r3, [pc, #24]	@ (80015f8 <spi_rx_cplt_callback+0x3c>)
 80015e0:	2201      	movs	r2, #1
 80015e2:	601a      	str	r2, [r3, #0]
#else
		end_spi_rx();
#endif
		reception_in_progress = 0;
	}
}
 80015e4:	e002      	b.n	80015ec <spi_rx_cplt_callback+0x30>
		reception_in_progress = 0;
 80015e6:	4b05      	ldr	r3, [pc, #20]	@ (80015fc <spi_rx_cplt_callback+0x40>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	701a      	strb	r2, [r3, #0]
}
 80015ec:	bf00      	nop
 80015ee:	bd80      	pop	{r7, pc}
 80015f0:	240008a6 	.word	0x240008a6
 80015f4:	58020800 	.word	0x58020800
 80015f8:	24000004 	.word	0x24000004
 80015fc:	240008a5 	.word	0x240008a5

08001600 <morton_deinterleave>:

// Use 'magic bits' de interleave method inspired by Jeroen Baert's blog post:
// "Morton encoding/decoding through bit interleaving: Implementations" to achieve
// high performance method of separate every other bit from a 32-bit input.
uint16_t morton_deinterleave(uint32_t x)
{
 8001600:	b480      	push	{r7}
 8001602:	b083      	sub	sp, #12
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
    x = x & 0x55555555; // Use mask to clear all even bits
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	f003 3355 	and.w	r3, r3, #1431655765	@ 0x55555555
 800160e:	607b      	str	r3, [r7, #4]
    x = (x | (x >> 1)) & 0x33333333; // Shift-right by 1, duplicate, and mask data so that valid data is grouped into 2s (00xx00xx00xx...)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	085a      	lsrs	r2, r3, #1
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	4313      	orrs	r3, r2
 8001618:	f003 3333 	and.w	r3, r3, #858993459	@ 0x33333333
 800161c:	607b      	str	r3, [r7, #4]
    x = (x | (x >> 2)) & 0x0F0F0F0F; // Shift-right by 2, duplicate, and mask data so that valid data is grouped into 4s (0000xxxx0000xxxx...)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	089a      	lsrs	r2, r3, #2
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	4313      	orrs	r3, r2
 8001626:	f003 330f 	and.w	r3, r3, #252645135	@ 0xf0f0f0f
 800162a:	607b      	str	r3, [r7, #4]
    x = (x | (x >> 4)) & 0x00FF00FF; // Shift-right by 4, duplicate, and mask data so that valid data is grouped into 8s (00000000xxxxxxxx00000000xxxxxxxx...)
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	091a      	lsrs	r2, r3, #4
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	4313      	orrs	r3, r2
 8001634:	f003 13ff 	and.w	r3, r3, #16711935	@ 0xff00ff
 8001638:	607b      	str	r3, [r7, #4]
    x = (x | (x >> 8)) & 0x0000FFFF; // Shift-right by 8, duplicate, and mask data so that 16 MSB data is 0s, 16 LSB data is valid data
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	0a1a      	lsrs	r2, r3, #8
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	4313      	orrs	r3, r2
 8001642:	b29b      	uxth	r3, r3
 8001644:	607b      	str	r3, [r7, #4]
    return (uint16_t) x; // Cast 32-bit 0000_0000_0000_0000_xxxx_xxxx_xxxx_xxxx data into 16-bit xxxx_xxxx_xxxx_xxxx data
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	b29b      	uxth	r3, r3
}
 800164a:	4618      	mov	r0, r3
 800164c:	370c      	adds	r7, #12
 800164e:	46bd      	mov	sp, r7
 8001650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001654:	4770      	bx	lr

08001656 <extract_ddr_words>:


// Separate a 32-bit merged word (interleaved stream A and stream B data) into 2 distinct 16-bit words.
void extract_ddr_words(uint32_t merged_word, volatile uint16_t *word_A, volatile uint16_t *word_B)
{
 8001656:	b580      	push	{r7, lr}
 8001658:	b084      	sub	sp, #16
 800165a:	af00      	add	r7, sp, #0
 800165c:	60f8      	str	r0, [r7, #12]
 800165e:	60b9      	str	r1, [r7, #8]
 8001660:	607a      	str	r2, [r7, #4]
//		*word_B |= bit_B << i;
//	}

	// A much faster, but less obvious method uses 'magic bit' masks to copy, shift, and mask bits in several steps
	// to achieve the same result in fewer operations.
	*word_A = morton_deinterleave(merged_word); // Data stream A is all add
 8001662:	68f8      	ldr	r0, [r7, #12]
 8001664:	f7ff ffcc 	bl	8001600 <morton_deinterleave>
 8001668:	4603      	mov	r3, r0
 800166a:	461a      	mov	r2, r3
 800166c:	68bb      	ldr	r3, [r7, #8]
 800166e:	801a      	strh	r2, [r3, #0]
	*word_B = morton_deinterleave(merged_word >> 1);
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	085b      	lsrs	r3, r3, #1
 8001674:	4618      	mov	r0, r3
 8001676:	f7ff ffc3 	bl	8001600 <morton_deinterleave>
 800167a:	4603      	mov	r3, r0
 800167c:	461a      	mov	r2, r3
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	801a      	strh	r2, [r3, #0]
}
 8001682:	bf00      	nop
 8001684:	3710      	adds	r7, #16
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}
	...

0800168c <spi_error_callback>:


// Callback function to show that an SPI error occurred.
void spi_error_callback()
{
 800168c:	b480      	push	{r7}
 800168e:	af00      	add	r7, sp, #0
	command_transfer_state = TRANSFER_ERROR;
 8001690:	4b03      	ldr	r3, [pc, #12]	@ (80016a0 <spi_error_callback+0x14>)
 8001692:	2202      	movs	r2, #2
 8001694:	601a      	str	r2, [r3, #0]
}
 8001696:	bf00      	nop
 8001698:	46bd      	mov	sp, r7
 800169a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169e:	4770      	bx	lr
 80016a0:	24000004 	.word	0x24000004

080016a4 <write_initial_reg_values>:
// Determine suitable values to be written to registers
// (based on default acquisition values from RHX software).
// These suitable default values are saved to RHDConfigParameters argument.
// Write these values to registers, and calibrate and run for 9 commands to fully initialize chip.
void write_initial_reg_values(RHDConfigParameters *p)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b090      	sub	sp, #64	@ 0x40
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
	// Determine suitable values to be written for each of the registers.
	p->sample_rate = calculate_sample_rate();
 80016ac:	f000 f860 	bl	8001770 <calculate_sample_rate>
 80016b0:	eeb0 7b40 	vmov.f64	d7, d0
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	ed83 7b00 	vstr	d7, [r3]
	set_default_rhd_settings(p);
 80016ba:	6878      	ldr	r0, [r7, #4]
 80016bc:	f001 f8e4 	bl	8002888 <set_default_rhd_settings>

	uint16_t registers[22];
	for (int i = 0; i < 22; i++) {
 80016c0:	2300      	movs	r3, #0
 80016c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80016c4:	e00e      	b.n	80016e4 <write_initial_reg_values+0x40>
		registers[i] = get_register_value(p, i);
 80016c6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80016c8:	6878      	ldr	r0, [r7, #4]
 80016ca:	f001 fa25 	bl	8002b18 <get_register_value>
 80016ce:	4603      	mov	r3, r0
 80016d0:	461a      	mov	r2, r3
 80016d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80016d4:	005b      	lsls	r3, r3, #1
 80016d6:	3340      	adds	r3, #64	@ 0x40
 80016d8:	443b      	add	r3, r7
 80016da:	f823 2c38 	strh.w	r2, [r3, #-56]
	for (int i = 0; i < 22; i++) {
 80016de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80016e0:	3301      	adds	r3, #1
 80016e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80016e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80016e6:	2b15      	cmp	r3, #21
 80016e8:	dded      	ble.n	80016c6 <write_initial_reg_values+0x22>
	}

	// Send a few dummy commands in case chip is still powering up.
	send_spi_command(read_command(63));
 80016ea:	203f      	movs	r0, #63	@ 0x3f
 80016ec:	f001 fc83 	bl	8002ff6 <read_command>
 80016f0:	4603      	mov	r3, r0
 80016f2:	4618      	mov	r0, r3
 80016f4:	f000 fa4d 	bl	8001b92 <send_spi_command>
	send_spi_command(read_command(63));
 80016f8:	203f      	movs	r0, #63	@ 0x3f
 80016fa:	f001 fc7c 	bl	8002ff6 <read_command>
 80016fe:	4603      	mov	r3, r0
 8001700:	4618      	mov	r0, r3
 8001702:	f000 fa46 	bl	8001b92 <send_spi_command>


	// Write suitable default values for RHD registers.
	for (int i = 0; i < 22; i++) {
 8001706:	2300      	movs	r3, #0
 8001708:	63bb      	str	r3, [r7, #56]	@ 0x38
 800170a:	e013      	b.n	8001734 <write_initial_reg_values+0x90>
		send_spi_command(write_command(i, registers[i]));
 800170c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800170e:	b2da      	uxtb	r2, r3
 8001710:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001712:	005b      	lsls	r3, r3, #1
 8001714:	3340      	adds	r3, #64	@ 0x40
 8001716:	443b      	add	r3, r7
 8001718:	f833 3c38 	ldrh.w	r3, [r3, #-56]
 800171c:	b2db      	uxtb	r3, r3
 800171e:	4619      	mov	r1, r3
 8001720:	4610      	mov	r0, r2
 8001722:	f001 fc4b 	bl	8002fbc <write_command>
 8001726:	4603      	mov	r3, r0
 8001728:	4618      	mov	r0, r3
 800172a:	f000 fa32 	bl	8001b92 <send_spi_command>
	for (int i = 0; i < 22; i++) {
 800172e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001730:	3301      	adds	r3, #1
 8001732:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001734:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001736:	2b15      	cmp	r3, #21
 8001738:	dde8      	ble.n	800170c <write_initial_reg_values+0x68>
	}

	// Calibrate and run for 9 commands.
	send_spi_command(calibrate_command());
 800173a:	f001 fc36 	bl	8002faa <calibrate_command>
 800173e:	4603      	mov	r3, r0
 8001740:	4618      	mov	r0, r3
 8001742:	f000 fa26 	bl	8001b92 <send_spi_command>
	for (int i = 0; i < 9; i++) {
 8001746:	2300      	movs	r3, #0
 8001748:	637b      	str	r3, [r7, #52]	@ 0x34
 800174a:	e009      	b.n	8001760 <write_initial_reg_values+0xbc>
		send_spi_command(read_command(40));
 800174c:	2028      	movs	r0, #40	@ 0x28
 800174e:	f001 fc52 	bl	8002ff6 <read_command>
 8001752:	4603      	mov	r3, r0
 8001754:	4618      	mov	r0, r3
 8001756:	f000 fa1c 	bl	8001b92 <send_spi_command>
	for (int i = 0; i < 9; i++) {
 800175a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800175c:	3301      	adds	r3, #1
 800175e:	637b      	str	r3, [r7, #52]	@ 0x34
 8001760:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001762:	2b08      	cmp	r3, #8
 8001764:	ddf2      	ble.n	800174c <write_initial_reg_values+0xa8>
	}
}
 8001766:	bf00      	nop
 8001768:	bf00      	nop
 800176a:	3740      	adds	r7, #64	@ 0x40
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}

08001770 <calculate_sample_rate>:
// Check timer clock input, clock division, prescaling, and counter period
// to determine the rate at which INTERRUPT_TIM interrupts occur (sample rate).
// Note that this reads clock and timer configuration register values during runtime,
// so this function should adapt to any changes made to the .ioc.
double calculate_sample_rate()
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b08a      	sub	sp, #40	@ 0x28
 8001774:	af00      	add	r7, sp, #0
	uint32_t apb1_timer_freq, ckd_value, psc_value, counter_period;

#ifdef USE_HAL
	apb1_timer_freq = HAL_RCC_GetPCLK1Freq() * 2; // Timer clock inputs on the H7 are multiplied x2 from peripheral clock frequency, which this function reports.
 8001776:	f006 fb7f 	bl	8007e78 <HAL_RCC_GetPCLK1Freq>
 800177a:	4603      	mov	r3, r0
 800177c:	005b      	lsls	r3, r3, #1
 800177e:	61fb      	str	r3, [r7, #28]
	ckd_value = INTERRUPT_TIM.Init.ClockDivision;
 8001780:	4b23      	ldr	r3, [pc, #140]	@ (8001810 <calculate_sample_rate+0xa0>)
 8001782:	691b      	ldr	r3, [r3, #16]
 8001784:	61bb      	str	r3, [r7, #24]
	psc_value = INTERRUPT_TIM.Init.Prescaler;
 8001786:	4b22      	ldr	r3, [pc, #136]	@ (8001810 <calculate_sample_rate+0xa0>)
 8001788:	685b      	ldr	r3, [r3, #4]
 800178a:	617b      	str	r3, [r7, #20]
	counter_period = INTERRUPT_TIM.Init.Period;
 800178c:	4b20      	ldr	r3, [pc, #128]	@ (8001810 <calculate_sample_rate+0xa0>)
 800178e:	68db      	ldr	r3, [r3, #12]
 8001790:	613b      	str	r3, [r7, #16]
	ckd_value = LL_TIM_GetClockDivision(INTERRUPT_TIM);
	psc_value = LL_TIM_GetPrescaler(INTERRUPT_TIM);
	counter_period = LL_TIM_GetAutoReload(INTERRUPT_TIM);
#endif

	double ckd_factor = 1.0;
 8001792:	f04f 0200 	mov.w	r2, #0
 8001796:	4b1f      	ldr	r3, [pc, #124]	@ (8001814 <calculate_sample_rate+0xa4>)
 8001798:	e9c7 2308 	strd	r2, r3, [r7, #32]
	if (ckd_value == 0b01) {
 800179c:	69bb      	ldr	r3, [r7, #24]
 800179e:	2b01      	cmp	r3, #1
 80017a0:	d106      	bne.n	80017b0 <calculate_sample_rate+0x40>
		ckd_factor = 2;
 80017a2:	f04f 0200 	mov.w	r2, #0
 80017a6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80017aa:	e9c7 2308 	strd	r2, r3, [r7, #32]
 80017ae:	e007      	b.n	80017c0 <calculate_sample_rate+0x50>
	} else if (ckd_value == 0b10) {
 80017b0:	69bb      	ldr	r3, [r7, #24]
 80017b2:	2b02      	cmp	r3, #2
 80017b4:	d104      	bne.n	80017c0 <calculate_sample_rate+0x50>
		ckd_factor = 4;
 80017b6:	f04f 0200 	mov.w	r2, #0
 80017ba:	4b17      	ldr	r3, [pc, #92]	@ (8001818 <calculate_sample_rate+0xa8>)
 80017bc:	e9c7 2308 	strd	r2, r3, [r7, #32]
	}

	double psc_factor = psc_value + 1;
 80017c0:	697b      	ldr	r3, [r7, #20]
 80017c2:	3301      	adds	r3, #1
 80017c4:	ee07 3a90 	vmov	s15, r3
 80017c8:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80017cc:	ed87 7b02 	vstr	d7, [r7, #8]

	double input_frequency = apb1_timer_freq / (ckd_factor * psc_factor);
 80017d0:	69fb      	ldr	r3, [r7, #28]
 80017d2:	ee07 3a90 	vmov	s15, r3
 80017d6:	eeb8 5b67 	vcvt.f64.u32	d5, s15
 80017da:	ed97 6b08 	vldr	d6, [r7, #32]
 80017de:	ed97 7b02 	vldr	d7, [r7, #8]
 80017e2:	ee26 6b07 	vmul.f64	d6, d6, d7
 80017e6:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80017ea:	ed87 7b00 	vstr	d7, [r7]
	return input_frequency / counter_period;
 80017ee:	693b      	ldr	r3, [r7, #16]
 80017f0:	ee07 3a90 	vmov	s15, r3
 80017f4:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80017f8:	ed97 6b00 	vldr	d6, [r7]
 80017fc:	ee86 5b07 	vdiv.f64	d5, d6, d7
 8001800:	eeb0 7b45 	vmov.f64	d7, d5
}
 8001804:	eeb0 0b47 	vmov.f64	d0, d7
 8001808:	3728      	adds	r7, #40	@ 0x28
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	24000324 	.word	0x24000324
 8001814:	3ff00000 	.word	0x3ff00000
 8001818:	40100000 	.word	0x40100000

0800181c <create_convert_sequence>:
// and load them into command_sequence_MOSI.
// If the channel_numbers_to_convert parameter is NULL,
// create CONVERT_COMMANDS_PER_SEQUENCE commands from channel 0 (default 0 - 31).
// Otherwise, populate the CONVERT commands in the order specified by channel_numbers_to_convert.
void create_convert_sequence(uint8_t* channel_numbers_to_convert)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b084      	sub	sp, #16
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
	// If no list of channel numbers is provided,
	// then assume CONVERT should occur for channels 0 - CONVERT_COMMANDS_PER_SEQUENCE.
	if (channel_numbers_to_convert == NULL) {
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	2b00      	cmp	r3, #0
 8001828:	d115      	bne.n	8001856 <create_convert_sequence+0x3a>
		for (int i = 0; i < CONVERT_COMMANDS_PER_SEQUENCE; i++) {
 800182a:	2300      	movs	r3, #0
 800182c:	60fb      	str	r3, [r7, #12]
 800182e:	e00e      	b.n	800184e <create_convert_sequence+0x32>
			command_sequence_MOSI[i] = convert_command(i, 0);
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	b2db      	uxtb	r3, r3
 8001834:	2100      	movs	r1, #0
 8001836:	4618      	mov	r0, r3
 8001838:	f001 fb9a 	bl	8002f70 <convert_command>
 800183c:	4603      	mov	r3, r0
 800183e:	4619      	mov	r1, r3
 8001840:	4a12      	ldr	r2, [pc, #72]	@ (800188c <create_convert_sequence+0x70>)
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (int i = 0; i < CONVERT_COMMANDS_PER_SEQUENCE; i++) {
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	3301      	adds	r3, #1
 800184c:	60fb      	str	r3, [r7, #12]
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	2b1f      	cmp	r3, #31
 8001852:	dded      	ble.n	8001830 <create_convert_sequence+0x14>
	else {
		for (int i = 0; i < CONVERT_COMMANDS_PER_SEQUENCE; i++) {
			command_sequence_MOSI[i] = convert_command(channel_numbers_to_convert[i], 0);
		}
	}
}
 8001854:	e016      	b.n	8001884 <create_convert_sequence+0x68>
		for (int i = 0; i < CONVERT_COMMANDS_PER_SEQUENCE; i++) {
 8001856:	2300      	movs	r3, #0
 8001858:	60bb      	str	r3, [r7, #8]
 800185a:	e010      	b.n	800187e <create_convert_sequence+0x62>
			command_sequence_MOSI[i] = convert_command(channel_numbers_to_convert[i], 0);
 800185c:	68bb      	ldr	r3, [r7, #8]
 800185e:	687a      	ldr	r2, [r7, #4]
 8001860:	4413      	add	r3, r2
 8001862:	781b      	ldrb	r3, [r3, #0]
 8001864:	2100      	movs	r1, #0
 8001866:	4618      	mov	r0, r3
 8001868:	f001 fb82 	bl	8002f70 <convert_command>
 800186c:	4603      	mov	r3, r0
 800186e:	4619      	mov	r1, r3
 8001870:	4a06      	ldr	r2, [pc, #24]	@ (800188c <create_convert_sequence+0x70>)
 8001872:	68bb      	ldr	r3, [r7, #8]
 8001874:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (int i = 0; i < CONVERT_COMMANDS_PER_SEQUENCE; i++) {
 8001878:	68bb      	ldr	r3, [r7, #8]
 800187a:	3301      	adds	r3, #1
 800187c:	60bb      	str	r3, [r7, #8]
 800187e:	68bb      	ldr	r3, [r7, #8]
 8001880:	2b1f      	cmp	r3, #31
 8001882:	ddeb      	ble.n	800185c <create_convert_sequence+0x40>
}
 8001884:	bf00      	nop
 8001886:	3710      	adds	r7, #16
 8001888:	46bd      	mov	sp, r7
 800188a:	bd80      	pop	{r7, pc}
 800188c:	240004c8 	.word	0x240004c8

08001890 <create_command_list_RHD_register_config>:

// Create a list of num_commands commands to program most RAM registers on an RHD2000 chip, read those values
// back to confirm programming, read ROM registers, and (if calibrate == true) run ADC calibration.
// Return the number of populated commands. num_commands must be 60 or greater.
int create_command_list_RHD_register_config(RHDConfigParameters *p, uint16_t *command_list, uint8_t calibrate, int num_commands)
{
 8001890:	b5b0      	push	{r4, r5, r7, lr}
 8001892:	b088      	sub	sp, #32
 8001894:	af00      	add	r7, sp, #0
 8001896:	60f8      	str	r0, [r7, #12]
 8001898:	60b9      	str	r1, [r7, #8]
 800189a:	603b      	str	r3, [r7, #0]
 800189c:	4613      	mov	r3, r2
 800189e:	71fb      	strb	r3, [r7, #7]
	int command_index = 0;
 80018a0:	2300      	movs	r3, #0
 80018a2:	61fb      	str	r3, [r7, #28]
	// Start with a few dummy commands in case chip is still powering up.
	command_list[command_index++] = read_command(63);
 80018a4:	69fb      	ldr	r3, [r7, #28]
 80018a6:	1c5a      	adds	r2, r3, #1
 80018a8:	61fa      	str	r2, [r7, #28]
 80018aa:	005b      	lsls	r3, r3, #1
 80018ac:	68ba      	ldr	r2, [r7, #8]
 80018ae:	18d4      	adds	r4, r2, r3
 80018b0:	203f      	movs	r0, #63	@ 0x3f
 80018b2:	f001 fba0 	bl	8002ff6 <read_command>
 80018b6:	4603      	mov	r3, r0
 80018b8:	8023      	strh	r3, [r4, #0]
	command_list[command_index++] = read_command(63);
 80018ba:	69fb      	ldr	r3, [r7, #28]
 80018bc:	1c5a      	adds	r2, r3, #1
 80018be:	61fa      	str	r2, [r7, #28]
 80018c0:	005b      	lsls	r3, r3, #1
 80018c2:	68ba      	ldr	r2, [r7, #8]
 80018c4:	18d4      	adds	r4, r2, r3
 80018c6:	203f      	movs	r0, #63	@ 0x3f
 80018c8:	f001 fb95 	bl	8002ff6 <read_command>
 80018cc:	4603      	mov	r3, r0
 80018ce:	8023      	strh	r3, [r4, #0]


	// Program RAM registers.
	for (int reg = 0; reg < 22; ++reg) {
 80018d0:	2300      	movs	r3, #0
 80018d2:	61bb      	str	r3, [r7, #24]
 80018d4:	e01d      	b.n	8001912 <create_command_list_RHD_register_config+0x82>
		// Don't program Register 3 (MUX Load, Temperature Sensor, and Auxiliary Digital Output)
		// or 6 (Impedance Check DAC) here;
		// control temperature sensor and DAC waveforms in other command streams.
		if (reg == 3 || reg == 6) continue;
 80018d6:	69bb      	ldr	r3, [r7, #24]
 80018d8:	2b03      	cmp	r3, #3
 80018da:	d016      	beq.n	800190a <create_command_list_RHD_register_config+0x7a>
 80018dc:	69bb      	ldr	r3, [r7, #24]
 80018de:	2b06      	cmp	r3, #6
 80018e0:	d013      	beq.n	800190a <create_command_list_RHD_register_config+0x7a>
		command_list[command_index++] = write_command(reg, get_register_value(p, reg));
 80018e2:	69bb      	ldr	r3, [r7, #24]
 80018e4:	b2dd      	uxtb	r5, r3
 80018e6:	69b9      	ldr	r1, [r7, #24]
 80018e8:	68f8      	ldr	r0, [r7, #12]
 80018ea:	f001 f915 	bl	8002b18 <get_register_value>
 80018ee:	4603      	mov	r3, r0
 80018f0:	b2d9      	uxtb	r1, r3
 80018f2:	69fb      	ldr	r3, [r7, #28]
 80018f4:	1c5a      	adds	r2, r3, #1
 80018f6:	61fa      	str	r2, [r7, #28]
 80018f8:	005b      	lsls	r3, r3, #1
 80018fa:	68ba      	ldr	r2, [r7, #8]
 80018fc:	18d4      	adds	r4, r2, r3
 80018fe:	4628      	mov	r0, r5
 8001900:	f001 fb5c 	bl	8002fbc <write_command>
 8001904:	4603      	mov	r3, r0
 8001906:	8023      	strh	r3, [r4, #0]
 8001908:	e000      	b.n	800190c <create_command_list_RHD_register_config+0x7c>
		if (reg == 3 || reg == 6) continue;
 800190a:	bf00      	nop
	for (int reg = 0; reg < 22; ++reg) {
 800190c:	69bb      	ldr	r3, [r7, #24]
 800190e:	3301      	adds	r3, #1
 8001910:	61bb      	str	r3, [r7, #24]
 8001912:	69bb      	ldr	r3, [r7, #24]
 8001914:	2b15      	cmp	r3, #21
 8001916:	ddde      	ble.n	80018d6 <create_command_list_RHD_register_config+0x46>
	}


	// Read ROM registers.
	command_list[command_index++] = read_command(63);
 8001918:	69fb      	ldr	r3, [r7, #28]
 800191a:	1c5a      	adds	r2, r3, #1
 800191c:	61fa      	str	r2, [r7, #28]
 800191e:	005b      	lsls	r3, r3, #1
 8001920:	68ba      	ldr	r2, [r7, #8]
 8001922:	18d4      	adds	r4, r2, r3
 8001924:	203f      	movs	r0, #63	@ 0x3f
 8001926:	f001 fb66 	bl	8002ff6 <read_command>
 800192a:	4603      	mov	r3, r0
 800192c:	8023      	strh	r3, [r4, #0]
	command_list[command_index++] = read_command(62);
 800192e:	69fb      	ldr	r3, [r7, #28]
 8001930:	1c5a      	adds	r2, r3, #1
 8001932:	61fa      	str	r2, [r7, #28]
 8001934:	005b      	lsls	r3, r3, #1
 8001936:	68ba      	ldr	r2, [r7, #8]
 8001938:	18d4      	adds	r4, r2, r3
 800193a:	203e      	movs	r0, #62	@ 0x3e
 800193c:	f001 fb5b 	bl	8002ff6 <read_command>
 8001940:	4603      	mov	r3, r0
 8001942:	8023      	strh	r3, [r4, #0]
	command_list[command_index++] = read_command(61);
 8001944:	69fb      	ldr	r3, [r7, #28]
 8001946:	1c5a      	adds	r2, r3, #1
 8001948:	61fa      	str	r2, [r7, #28]
 800194a:	005b      	lsls	r3, r3, #1
 800194c:	68ba      	ldr	r2, [r7, #8]
 800194e:	18d4      	adds	r4, r2, r3
 8001950:	203d      	movs	r0, #61	@ 0x3d
 8001952:	f001 fb50 	bl	8002ff6 <read_command>
 8001956:	4603      	mov	r3, r0
 8001958:	8023      	strh	r3, [r4, #0]
	command_list[command_index++] = read_command(60);
 800195a:	69fb      	ldr	r3, [r7, #28]
 800195c:	1c5a      	adds	r2, r3, #1
 800195e:	61fa      	str	r2, [r7, #28]
 8001960:	005b      	lsls	r3, r3, #1
 8001962:	68ba      	ldr	r2, [r7, #8]
 8001964:	18d4      	adds	r4, r2, r3
 8001966:	203c      	movs	r0, #60	@ 0x3c
 8001968:	f001 fb45 	bl	8002ff6 <read_command>
 800196c:	4603      	mov	r3, r0
 800196e:	8023      	strh	r3, [r4, #0]
	command_list[command_index++] = read_command(59);
 8001970:	69fb      	ldr	r3, [r7, #28]
 8001972:	1c5a      	adds	r2, r3, #1
 8001974:	61fa      	str	r2, [r7, #28]
 8001976:	005b      	lsls	r3, r3, #1
 8001978:	68ba      	ldr	r2, [r7, #8]
 800197a:	18d4      	adds	r4, r2, r3
 800197c:	203b      	movs	r0, #59	@ 0x3b
 800197e:	f001 fb3a 	bl	8002ff6 <read_command>
 8001982:	4603      	mov	r3, r0
 8001984:	8023      	strh	r3, [r4, #0]

	// Read chip name from ROM.
	command_list[command_index++] = read_command(48);
 8001986:	69fb      	ldr	r3, [r7, #28]
 8001988:	1c5a      	adds	r2, r3, #1
 800198a:	61fa      	str	r2, [r7, #28]
 800198c:	005b      	lsls	r3, r3, #1
 800198e:	68ba      	ldr	r2, [r7, #8]
 8001990:	18d4      	adds	r4, r2, r3
 8001992:	2030      	movs	r0, #48	@ 0x30
 8001994:	f001 fb2f 	bl	8002ff6 <read_command>
 8001998:	4603      	mov	r3, r0
 800199a:	8023      	strh	r3, [r4, #0]
	command_list[command_index++] = read_command(49);
 800199c:	69fb      	ldr	r3, [r7, #28]
 800199e:	1c5a      	adds	r2, r3, #1
 80019a0:	61fa      	str	r2, [r7, #28]
 80019a2:	005b      	lsls	r3, r3, #1
 80019a4:	68ba      	ldr	r2, [r7, #8]
 80019a6:	18d4      	adds	r4, r2, r3
 80019a8:	2031      	movs	r0, #49	@ 0x31
 80019aa:	f001 fb24 	bl	8002ff6 <read_command>
 80019ae:	4603      	mov	r3, r0
 80019b0:	8023      	strh	r3, [r4, #0]
	command_list[command_index++] = read_command(50);
 80019b2:	69fb      	ldr	r3, [r7, #28]
 80019b4:	1c5a      	adds	r2, r3, #1
 80019b6:	61fa      	str	r2, [r7, #28]
 80019b8:	005b      	lsls	r3, r3, #1
 80019ba:	68ba      	ldr	r2, [r7, #8]
 80019bc:	18d4      	adds	r4, r2, r3
 80019be:	2032      	movs	r0, #50	@ 0x32
 80019c0:	f001 fb19 	bl	8002ff6 <read_command>
 80019c4:	4603      	mov	r3, r0
 80019c6:	8023      	strh	r3, [r4, #0]
	command_list[command_index++] = read_command(51);
 80019c8:	69fb      	ldr	r3, [r7, #28]
 80019ca:	1c5a      	adds	r2, r3, #1
 80019cc:	61fa      	str	r2, [r7, #28]
 80019ce:	005b      	lsls	r3, r3, #1
 80019d0:	68ba      	ldr	r2, [r7, #8]
 80019d2:	18d4      	adds	r4, r2, r3
 80019d4:	2033      	movs	r0, #51	@ 0x33
 80019d6:	f001 fb0e 	bl	8002ff6 <read_command>
 80019da:	4603      	mov	r3, r0
 80019dc:	8023      	strh	r3, [r4, #0]
	command_list[command_index++] = read_command(52);
 80019de:	69fb      	ldr	r3, [r7, #28]
 80019e0:	1c5a      	adds	r2, r3, #1
 80019e2:	61fa      	str	r2, [r7, #28]
 80019e4:	005b      	lsls	r3, r3, #1
 80019e6:	68ba      	ldr	r2, [r7, #8]
 80019e8:	18d4      	adds	r4, r2, r3
 80019ea:	2034      	movs	r0, #52	@ 0x34
 80019ec:	f001 fb03 	bl	8002ff6 <read_command>
 80019f0:	4603      	mov	r3, r0
 80019f2:	8023      	strh	r3, [r4, #0]
	command_list[command_index++] = read_command(53);
 80019f4:	69fb      	ldr	r3, [r7, #28]
 80019f6:	1c5a      	adds	r2, r3, #1
 80019f8:	61fa      	str	r2, [r7, #28]
 80019fa:	005b      	lsls	r3, r3, #1
 80019fc:	68ba      	ldr	r2, [r7, #8]
 80019fe:	18d4      	adds	r4, r2, r3
 8001a00:	2035      	movs	r0, #53	@ 0x35
 8001a02:	f001 faf8 	bl	8002ff6 <read_command>
 8001a06:	4603      	mov	r3, r0
 8001a08:	8023      	strh	r3, [r4, #0]
	command_list[command_index++] = read_command(54);
 8001a0a:	69fb      	ldr	r3, [r7, #28]
 8001a0c:	1c5a      	adds	r2, r3, #1
 8001a0e:	61fa      	str	r2, [r7, #28]
 8001a10:	005b      	lsls	r3, r3, #1
 8001a12:	68ba      	ldr	r2, [r7, #8]
 8001a14:	18d4      	adds	r4, r2, r3
 8001a16:	2036      	movs	r0, #54	@ 0x36
 8001a18:	f001 faed 	bl	8002ff6 <read_command>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	8023      	strh	r3, [r4, #0]
	command_list[command_index++] = read_command(55);
 8001a20:	69fb      	ldr	r3, [r7, #28]
 8001a22:	1c5a      	adds	r2, r3, #1
 8001a24:	61fa      	str	r2, [r7, #28]
 8001a26:	005b      	lsls	r3, r3, #1
 8001a28:	68ba      	ldr	r2, [r7, #8]
 8001a2a:	18d4      	adds	r4, r2, r3
 8001a2c:	2037      	movs	r0, #55	@ 0x37
 8001a2e:	f001 fae2 	bl	8002ff6 <read_command>
 8001a32:	4603      	mov	r3, r0
 8001a34:	8023      	strh	r3, [r4, #0]

	// Read Intan name from ROM.
	command_list[command_index++] = read_command(40);
 8001a36:	69fb      	ldr	r3, [r7, #28]
 8001a38:	1c5a      	adds	r2, r3, #1
 8001a3a:	61fa      	str	r2, [r7, #28]
 8001a3c:	005b      	lsls	r3, r3, #1
 8001a3e:	68ba      	ldr	r2, [r7, #8]
 8001a40:	18d4      	adds	r4, r2, r3
 8001a42:	2028      	movs	r0, #40	@ 0x28
 8001a44:	f001 fad7 	bl	8002ff6 <read_command>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	8023      	strh	r3, [r4, #0]
	command_list[command_index++] = read_command(41);
 8001a4c:	69fb      	ldr	r3, [r7, #28]
 8001a4e:	1c5a      	adds	r2, r3, #1
 8001a50:	61fa      	str	r2, [r7, #28]
 8001a52:	005b      	lsls	r3, r3, #1
 8001a54:	68ba      	ldr	r2, [r7, #8]
 8001a56:	18d4      	adds	r4, r2, r3
 8001a58:	2029      	movs	r0, #41	@ 0x29
 8001a5a:	f001 facc 	bl	8002ff6 <read_command>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	8023      	strh	r3, [r4, #0]
	command_list[command_index++] = read_command(42);
 8001a62:	69fb      	ldr	r3, [r7, #28]
 8001a64:	1c5a      	adds	r2, r3, #1
 8001a66:	61fa      	str	r2, [r7, #28]
 8001a68:	005b      	lsls	r3, r3, #1
 8001a6a:	68ba      	ldr	r2, [r7, #8]
 8001a6c:	18d4      	adds	r4, r2, r3
 8001a6e:	202a      	movs	r0, #42	@ 0x2a
 8001a70:	f001 fac1 	bl	8002ff6 <read_command>
 8001a74:	4603      	mov	r3, r0
 8001a76:	8023      	strh	r3, [r4, #0]
	command_list[command_index++] = read_command(43);
 8001a78:	69fb      	ldr	r3, [r7, #28]
 8001a7a:	1c5a      	adds	r2, r3, #1
 8001a7c:	61fa      	str	r2, [r7, #28]
 8001a7e:	005b      	lsls	r3, r3, #1
 8001a80:	68ba      	ldr	r2, [r7, #8]
 8001a82:	18d4      	adds	r4, r2, r3
 8001a84:	202b      	movs	r0, #43	@ 0x2b
 8001a86:	f001 fab6 	bl	8002ff6 <read_command>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	8023      	strh	r3, [r4, #0]
	command_list[command_index++] = read_command(44);
 8001a8e:	69fb      	ldr	r3, [r7, #28]
 8001a90:	1c5a      	adds	r2, r3, #1
 8001a92:	61fa      	str	r2, [r7, #28]
 8001a94:	005b      	lsls	r3, r3, #1
 8001a96:	68ba      	ldr	r2, [r7, #8]
 8001a98:	18d4      	adds	r4, r2, r3
 8001a9a:	202c      	movs	r0, #44	@ 0x2c
 8001a9c:	f001 faab 	bl	8002ff6 <read_command>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	8023      	strh	r3, [r4, #0]

	// Read back RAM registers to confirm programming.
	for (int reg = 0; reg < 22; ++reg) {
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	617b      	str	r3, [r7, #20]
 8001aa8:	e00f      	b.n	8001aca <create_command_list_RHD_register_config+0x23a>
		command_list[command_index++] = read_command(reg);
 8001aaa:	697b      	ldr	r3, [r7, #20]
 8001aac:	b2d9      	uxtb	r1, r3
 8001aae:	69fb      	ldr	r3, [r7, #28]
 8001ab0:	1c5a      	adds	r2, r3, #1
 8001ab2:	61fa      	str	r2, [r7, #28]
 8001ab4:	005b      	lsls	r3, r3, #1
 8001ab6:	68ba      	ldr	r2, [r7, #8]
 8001ab8:	18d4      	adds	r4, r2, r3
 8001aba:	4608      	mov	r0, r1
 8001abc:	f001 fa9b 	bl	8002ff6 <read_command>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	8023      	strh	r3, [r4, #0]
	for (int reg = 0; reg < 22; ++reg) {
 8001ac4:	697b      	ldr	r3, [r7, #20]
 8001ac6:	3301      	adds	r3, #1
 8001ac8:	617b      	str	r3, [r7, #20]
 8001aca:	697b      	ldr	r3, [r7, #20]
 8001acc:	2b15      	cmp	r3, #21
 8001ace:	ddec      	ble.n	8001aaa <create_command_list_RHD_register_config+0x21a>
		// Note that registers 18-21 are only 'visible' on MISO B, so if register values are being used, be sure to use MISO B read values.
	}

	// Optionally, run ADC calibration (should only be run once after board is plugged in).
	if (calibrate) {
 8001ad0:	79fb      	ldrb	r3, [r7, #7]
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d00a      	beq.n	8001aec <create_command_list_RHD_register_config+0x25c>
		command_list[command_index++] = calibrate_command();
 8001ad6:	69fb      	ldr	r3, [r7, #28]
 8001ad8:	1c5a      	adds	r2, r3, #1
 8001ada:	61fa      	str	r2, [r7, #28]
 8001adc:	005b      	lsls	r3, r3, #1
 8001ade:	68ba      	ldr	r2, [r7, #8]
 8001ae0:	18d4      	adds	r4, r2, r3
 8001ae2:	f001 fa62 	bl	8002faa <calibrate_command>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	8023      	strh	r3, [r4, #0]
 8001aea:	e00a      	b.n	8001b02 <create_command_list_RHD_register_config+0x272>
	} else {
		command_list[command_index++] = read_command(63);
 8001aec:	69fb      	ldr	r3, [r7, #28]
 8001aee:	1c5a      	adds	r2, r3, #1
 8001af0:	61fa      	str	r2, [r7, #28]
 8001af2:	005b      	lsls	r3, r3, #1
 8001af4:	68ba      	ldr	r2, [r7, #8]
 8001af6:	18d4      	adds	r4, r2, r3
 8001af8:	203f      	movs	r0, #63	@ 0x3f
 8001afa:	f001 fa7c 	bl	8002ff6 <read_command>
 8001afe:	4603      	mov	r3, r0
 8001b00:	8023      	strh	r3, [r4, #0]
	}

	// End with a dummy command.
	command_list[command_index++] = read_command(63);
 8001b02:	69fb      	ldr	r3, [r7, #28]
 8001b04:	1c5a      	adds	r2, r3, #1
 8001b06:	61fa      	str	r2, [r7, #28]
 8001b08:	005b      	lsls	r3, r3, #1
 8001b0a:	68ba      	ldr	r2, [r7, #8]
 8001b0c:	18d4      	adds	r4, r2, r3
 8001b0e:	203f      	movs	r0, #63	@ 0x3f
 8001b10:	f001 fa71 	bl	8002ff6 <read_command>
 8001b14:	4603      	mov	r3, r0
 8001b16:	8023      	strh	r3, [r4, #0]

	for (int i = 0; i < (num_commands - 64); ++i) {
 8001b18:	2300      	movs	r3, #0
 8001b1a:	613b      	str	r3, [r7, #16]
 8001b1c:	e00d      	b.n	8001b3a <create_command_list_RHD_register_config+0x2aa>
		command_list[command_index++] = read_command(63);
 8001b1e:	69fb      	ldr	r3, [r7, #28]
 8001b20:	1c5a      	adds	r2, r3, #1
 8001b22:	61fa      	str	r2, [r7, #28]
 8001b24:	005b      	lsls	r3, r3, #1
 8001b26:	68ba      	ldr	r2, [r7, #8]
 8001b28:	18d4      	adds	r4, r2, r3
 8001b2a:	203f      	movs	r0, #63	@ 0x3f
 8001b2c:	f001 fa63 	bl	8002ff6 <read_command>
 8001b30:	4603      	mov	r3, r0
 8001b32:	8023      	strh	r3, [r4, #0]
	for (int i = 0; i < (num_commands - 64); ++i) {
 8001b34:	693b      	ldr	r3, [r7, #16]
 8001b36:	3301      	adds	r3, #1
 8001b38:	613b      	str	r3, [r7, #16]
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	3b40      	subs	r3, #64	@ 0x40
 8001b3e:	693a      	ldr	r2, [r7, #16]
 8001b40:	429a      	cmp	r2, r3
 8001b42:	dbec      	blt.n	8001b1e <create_command_list_RHD_register_config+0x28e>
	}
	return command_index;
 8001b44:	69fb      	ldr	r3, [r7, #28]
}
 8001b46:	4618      	mov	r0, r3
 8001b48:	3720      	adds	r7, #32
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bdb0      	pop	{r4, r5, r7, pc}

08001b4e <create_command_list_dummy>:


// Create a list of dummy commands with a specific command.
// Return the length of the command list (which should be n).
int create_command_list_dummy(RHDConfigParameters *p, uint16_t *command_list, int n, uint16_t cmd)
{
 8001b4e:	b480      	push	{r7}
 8001b50:	b087      	sub	sp, #28
 8001b52:	af00      	add	r7, sp, #0
 8001b54:	60f8      	str	r0, [r7, #12]
 8001b56:	60b9      	str	r1, [r7, #8]
 8001b58:	607a      	str	r2, [r7, #4]
 8001b5a:	807b      	strh	r3, [r7, #2]
	int command_index = 0;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	617b      	str	r3, [r7, #20]

	for (int i = 0; i < n; i++) {
 8001b60:	2300      	movs	r3, #0
 8001b62:	613b      	str	r3, [r7, #16]
 8001b64:	e00a      	b.n	8001b7c <create_command_list_dummy+0x2e>
		command_list[command_index++] = cmd;
 8001b66:	697b      	ldr	r3, [r7, #20]
 8001b68:	1c5a      	adds	r2, r3, #1
 8001b6a:	617a      	str	r2, [r7, #20]
 8001b6c:	005b      	lsls	r3, r3, #1
 8001b6e:	68ba      	ldr	r2, [r7, #8]
 8001b70:	4413      	add	r3, r2
 8001b72:	887a      	ldrh	r2, [r7, #2]
 8001b74:	801a      	strh	r2, [r3, #0]
	for (int i = 0; i < n; i++) {
 8001b76:	693b      	ldr	r3, [r7, #16]
 8001b78:	3301      	adds	r3, #1
 8001b7a:	613b      	str	r3, [r7, #16]
 8001b7c:	693a      	ldr	r2, [r7, #16]
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	429a      	cmp	r2, r3
 8001b82:	dbf0      	blt.n	8001b66 <create_command_list_dummy+0x18>
	}

	return command_index;
 8001b84:	697b      	ldr	r3, [r7, #20]
}
 8001b86:	4618      	mov	r0, r3
 8001b88:	371c      	adds	r7, #28
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b90:	4770      	bx	lr

08001b92 <send_spi_command>:
}


// Send provided 16-bit word 'tx_data' over SPI, ignoring resultant 16-bit received word.
void send_spi_command(uint16_t tx_data)
{
 8001b92:	b580      	push	{r7, lr}
 8001b94:	b084      	sub	sp, #16
 8001b96:	af00      	add	r7, sp, #0
 8001b98:	4603      	mov	r3, r0
 8001b9a:	80fb      	strh	r3, [r7, #6]
	uint16_t dummy_data_A = 0;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	81fb      	strh	r3, [r7, #14]
	uint16_t dummy_data_B = 0;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	81bb      	strh	r3, [r7, #12]
	send_receive_spi_command(tx_data, &dummy_data_A, &dummy_data_B);
 8001ba4:	f107 020c 	add.w	r2, r7, #12
 8001ba8:	f107 010e 	add.w	r1, r7, #14
 8001bac:	88fb      	ldrh	r3, [r7, #6]
 8001bae:	4618      	mov	r0, r3
 8001bb0:	f000 f804 	bl	8001bbc <send_receive_spi_command>
}
 8001bb4:	bf00      	nop
 8001bb6:	3710      	adds	r7, #16
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}

08001bbc <send_receive_spi_command>:

// Send provided 16-bit word 'tx_data' over SPI, and pass resultant 16-bit received work by reference.
// Note that the pipelined nature of the SPI communication has a 2-command delay,
// so the obtained results correspond to the command from 2 transactions earlier.
void send_receive_spi_command(uint16_t tx_data, uint16_t *rx_data_A, uint16_t *rx_data_B)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b086      	sub	sp, #24
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	60b9      	str	r1, [r7, #8]
 8001bc6:	607a      	str	r2, [r7, #4]
 8001bc8:	81fb      	strh	r3, [r7, #14]
	uint32_t rx_data = 0;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	613b      	str	r3, [r7, #16]
	reception_in_progress = 1;
 8001bce:	4b16      	ldr	r3, [pc, #88]	@ (8001c28 <send_receive_spi_command+0x6c>)
 8001bd0:	2201      	movs	r2, #1
 8001bd2:	701a      	strb	r2, [r3, #0]

#ifdef USE_HAL
	if (HAL_SPI_Receive_DMA(&RECEIVE_SPI, (uint8_t*) &rx_data, 1) != HAL_OK)
 8001bd4:	f107 0310 	add.w	r3, r7, #16
 8001bd8:	2201      	movs	r2, #1
 8001bda:	4619      	mov	r1, r3
 8001bdc:	4813      	ldr	r0, [pc, #76]	@ (8001c2c <send_receive_spi_command+0x70>)
 8001bde:	f008 f99f 	bl	8009f20 <HAL_SPI_Receive_DMA>
 8001be2:	4603      	mov	r3, r0
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d001      	beq.n	8001bec <send_receive_spi_command+0x30>
	{
		Error_Handler();
 8001be8:	f7ff fb9c 	bl	8001324 <Error_Handler>
	}

	if (HAL_SPI_Transmit_DMA(&TRANSMIT_SPI, (uint8_t*) &tx_data, 1) != HAL_OK)
 8001bec:	f107 030e 	add.w	r3, r7, #14
 8001bf0:	2201      	movs	r2, #1
 8001bf2:	4619      	mov	r1, r3
 8001bf4:	480e      	ldr	r0, [pc, #56]	@ (8001c30 <send_receive_spi_command+0x74>)
 8001bf6:	f008 f851 	bl	8009c9c <HAL_SPI_Transmit_DMA>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d001      	beq.n	8001c04 <send_receive_spi_command+0x48>
	{
		Error_Handler();
 8001c00:	f7ff fb90 	bl	8001324 <Error_Handler>
	}
#else
	begin_spi_rx(LL_DMA_MEMORY_NOINCREMENT, (uint32_t) &rx_data, 1);
	begin_spi_tx(LL_DMA_MEMORY_NOINCREMENT, (uint32_t) &tx_data, 1);
#endif
	while (reception_in_progress == 1) {}
 8001c04:	bf00      	nop
 8001c06:	4b08      	ldr	r3, [pc, #32]	@ (8001c28 <send_receive_spi_command+0x6c>)
 8001c08:	781b      	ldrb	r3, [r3, #0]
 8001c0a:	b2db      	uxtb	r3, r3
 8001c0c:	2b01      	cmp	r3, #1
 8001c0e:	d0fa      	beq.n	8001c06 <send_receive_spi_command+0x4a>
	extract_ddr_words(rx_data, rx_data_A, rx_data_B);
 8001c10:	693b      	ldr	r3, [r7, #16]
 8001c12:	687a      	ldr	r2, [r7, #4]
 8001c14:	68b9      	ldr	r1, [r7, #8]
 8001c16:	4618      	mov	r0, r3
 8001c18:	f7ff fd1d 	bl	8001656 <extract_ddr_words>
	int32_t stall = 0;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	617b      	str	r3, [r7, #20]
}
 8001c20:	bf00      	nop
 8001c22:	3718      	adds	r7, #24
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bd80      	pop	{r7, pc}
 8001c28:	240008a5 	.word	0x240008a5
 8001c2c:	2400008c 	.word	0x2400008c
 8001c30:	24000114 	.word	0x24000114

08001c34 <HAL_SPI_RxCpltCallback>:


#ifdef USE_HAL
// HAL calls this function when Rx has completed.
void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b082      	sub	sp, #8
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
	if (hspi == &RECEIVE_SPI) {
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	4a04      	ldr	r2, [pc, #16]	@ (8001c50 <HAL_SPI_RxCpltCallback+0x1c>)
 8001c40:	4293      	cmp	r3, r2
 8001c42:	d101      	bne.n	8001c48 <HAL_SPI_RxCpltCallback+0x14>
		spi_rx_cplt_callback();
 8001c44:	f7ff fcba 	bl	80015bc <spi_rx_cplt_callback>
	}
}
 8001c48:	bf00      	nop
 8001c4a:	3708      	adds	r7, #8
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bd80      	pop	{r7, pc}
 8001c50:	2400008c 	.word	0x2400008c

08001c54 <HAL_SPI_ErrorCallback>:


// HAL calls this function when an error in the SPI communication has been detected.
void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b082      	sub	sp, #8
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
	spi_error_callback();
 8001c5c:	f7ff fd16 	bl	800168c <spi_error_callback>
}
 8001c60:	bf00      	nop
 8001c62:	3708      	adds	r7, #8
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bd80      	pop	{r7, pc}

08001c68 <HAL_UART_TxCpltCallback>:


// HAL calls this function when UART Tx has completed.
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	b083      	sub	sp, #12
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
	uart_ready = 1;
 8001c70:	4b04      	ldr	r3, [pc, #16]	@ (8001c84 <HAL_UART_TxCpltCallback+0x1c>)
 8001c72:	2201      	movs	r2, #1
 8001c74:	701a      	strb	r2, [r3, #0]
}
 8001c76:	bf00      	nop
 8001c78:	370c      	adds	r7, #12
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c80:	4770      	bx	lr
 8001c82:	bf00      	nop
 8001c84:	24000008 	.word	0x24000008

08001c88 <set_DigOut_hiZ>:
}


// Set auxiliary digital output to high-impedance (HiZ) state.
void set_DigOut_hiZ(RHDConfigParameters *p)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	b083      	sub	sp, #12
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
	p->digOut = 0;
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	2200      	movs	r2, #0
 8001c94:	635a      	str	r2, [r3, #52]	@ 0x34
	p->digOut_hiZ = 1;
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	2201      	movs	r2, #1
 8001c9a:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8001c9c:	bf00      	nop
 8001c9e:	370c      	adds	r7, #12
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca6:	4770      	bx	lr

08001ca8 <set_DSP_cutoff_freq>:


// Set the DSP offset removal filter cutoff frequency as closely to the requested
// newDspCutoffFreq (in Hz) as possible; returns the actual cutoff frequency (in Hz).
double set_DSP_cutoff_freq(RHDConfigParameters *p, double new_DSP_cutoff_freq)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	ed2d 8b02 	vpush	{d8}
 8001cae:	b0b0      	sub	sp, #192	@ 0xc0
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	60f8      	str	r0, [r7, #12]
 8001cb4:	ed87 0b00 	vstr	d0, [r7]
	double f_cutoff[16] = {0};
 8001cb8:	f107 0310 	add.w	r3, r7, #16
 8001cbc:	2280      	movs	r2, #128	@ 0x80
 8001cbe:	2100      	movs	r1, #0
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	f00c fc43 	bl	800e54c <memset>
	// Note: f_cutoff[0] = 0.0 here, but this index should not be used.
	for (int n = 1; n < 16; ++n) {
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8001ccc:	e033      	b.n	8001d36 <set_DSP_cutoff_freq+0x8e>
		double x = pow(2.0, (double) n);
 8001cce:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001cd2:	ee07 3a90 	vmov	s15, r3
 8001cd6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001cda:	eeb0 1b47 	vmov.f64	d1, d7
 8001cde:	eeb0 0b00 	vmov.f64	d0, #0	@ 0x40000000  2.0
 8001ce2:	f00c fe1d 	bl	800e920 <pow>
 8001ce6:	ed87 0b24 	vstr	d0, [r7, #144]	@ 0x90
		f_cutoff[n] = p->sample_rate * log(x / (x - 1.0)) / (2.0 * M_PI);
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	ed93 8b00 	vldr	d8, [r3]
 8001cf0:	ed97 7b24 	vldr	d7, [r7, #144]	@ 0x90
 8001cf4:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8001cf8:	ee37 7b46 	vsub.f64	d7, d7, d6
 8001cfc:	ed97 6b24 	vldr	d6, [r7, #144]	@ 0x90
 8001d00:	ee86 5b07 	vdiv.f64	d5, d6, d7
 8001d04:	eeb0 0b45 	vmov.f64	d0, d5
 8001d08:	f00c fcae 	bl	800e668 <log>
 8001d0c:	eeb0 7b40 	vmov.f64	d7, d0
 8001d10:	ee28 6b07 	vmul.f64	d6, d8, d7
 8001d14:	ed9f 5b42 	vldr	d5, [pc, #264]	@ 8001e20 <set_DSP_cutoff_freq+0x178>
 8001d18:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001d1c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001d20:	00db      	lsls	r3, r3, #3
 8001d22:	33c0      	adds	r3, #192	@ 0xc0
 8001d24:	443b      	add	r3, r7
 8001d26:	3bb0      	subs	r3, #176	@ 0xb0
 8001d28:	ed83 7b00 	vstr	d7, [r3]
	for (int n = 1; n < 16; ++n) {
 8001d2c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001d30:	3301      	adds	r3, #1
 8001d32:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8001d36:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001d3a:	2b0f      	cmp	r3, #15
 8001d3c:	ddc7      	ble.n	8001cce <set_DSP_cutoff_freq+0x26>
	}
	double log_new_DSP_cutoff_freq = log10(new_DSP_cutoff_freq);
 8001d3e:	ed97 0b00 	vldr	d0, [r7]
 8001d42:	f00c fd85 	bl	800e850 <log10>
 8001d46:	ed87 0b28 	vstr	d0, [r7, #160]	@ 0xa0

	// Find the closest value to the requested cutoff frequency (on a logarithmic scale).
	if (new_DSP_cutoff_freq > f_cutoff[1]) {
 8001d4a:	ed97 7b06 	vldr	d7, [r7, #24]
 8001d4e:	ed97 6b00 	vldr	d6, [r7]
 8001d52:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8001d56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d5a:	dd03      	ble.n	8001d64 <set_DSP_cutoff_freq+0xbc>
		p->DSP_cutoff_freq = 1;
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	2201      	movs	r2, #1
 8001d60:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001d62:	e049      	b.n	8001df8 <set_DSP_cutoff_freq+0x150>
	} else if (new_DSP_cutoff_freq < f_cutoff[15]) {
 8001d64:	ed97 7b22 	vldr	d7, [r7, #136]	@ 0x88
 8001d68:	ed97 6b00 	vldr	d6, [r7]
 8001d6c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8001d70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d74:	d503      	bpl.n	8001d7e <set_DSP_cutoff_freq+0xd6>
		p->DSP_cutoff_freq = 15;
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	220f      	movs	r2, #15
 8001d7a:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001d7c:	e03c      	b.n	8001df8 <set_DSP_cutoff_freq+0x150>
	} else {
		double min_log_diff = 10000000.0;
 8001d7e:	a32a      	add	r3, pc, #168	@ (adr r3, 8001e28 <set_DSP_cutoff_freq+0x180>)
 8001d80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d84:	e9c7 232c 	strd	r2, r3, [r7, #176]	@ 0xb0
		for (int n = 1; n < 16; n++) {
 8001d88:	2301      	movs	r3, #1
 8001d8a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8001d8e:	e02f      	b.n	8001df0 <set_DSP_cutoff_freq+0x148>
			double log_f_cutoff = log10(f_cutoff[n]);
 8001d90:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001d94:	00db      	lsls	r3, r3, #3
 8001d96:	33c0      	adds	r3, #192	@ 0xc0
 8001d98:	443b      	add	r3, r7
 8001d9a:	3bb0      	subs	r3, #176	@ 0xb0
 8001d9c:	ed93 7b00 	vldr	d7, [r3]
 8001da0:	eeb0 0b47 	vmov.f64	d0, d7
 8001da4:	f00c fd54 	bl	800e850 <log10>
 8001da8:	ed87 0b26 	vstr	d0, [r7, #152]	@ 0x98
			if (fabs(log_new_DSP_cutoff_freq - log_f_cutoff) < min_log_diff) {
 8001dac:	ed97 6b28 	vldr	d6, [r7, #160]	@ 0xa0
 8001db0:	ed97 7b26 	vldr	d7, [r7, #152]	@ 0x98
 8001db4:	ee36 7b47 	vsub.f64	d7, d6, d7
 8001db8:	eeb0 7bc7 	vabs.f64	d7, d7
 8001dbc:	ed97 6b2c 	vldr	d6, [r7, #176]	@ 0xb0
 8001dc0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8001dc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dc8:	dd0d      	ble.n	8001de6 <set_DSP_cutoff_freq+0x13e>
				min_log_diff = fabs(log_new_DSP_cutoff_freq - log_f_cutoff);
 8001dca:	ed97 6b28 	vldr	d6, [r7, #160]	@ 0xa0
 8001dce:	ed97 7b26 	vldr	d7, [r7, #152]	@ 0x98
 8001dd2:	ee36 7b47 	vsub.f64	d7, d6, d7
 8001dd6:	eeb0 7bc7 	vabs.f64	d7, d7
 8001dda:	ed87 7b2c 	vstr	d7, [r7, #176]	@ 0xb0
				p->DSP_cutoff_freq = n;
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8001de4:	64da      	str	r2, [r3, #76]	@ 0x4c
		for (int n = 1; n < 16; n++) {
 8001de6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001dea:	3301      	adds	r3, #1
 8001dec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8001df0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001df4:	2b0f      	cmp	r3, #15
 8001df6:	ddcb      	ble.n	8001d90 <set_DSP_cutoff_freq+0xe8>
			}
		}
	}
	return f_cutoff[p->DSP_cutoff_freq];
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dfc:	00db      	lsls	r3, r3, #3
 8001dfe:	33c0      	adds	r3, #192	@ 0xc0
 8001e00:	443b      	add	r3, r7
 8001e02:	3bb0      	subs	r3, #176	@ 0xb0
 8001e04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e08:	ec43 2b17 	vmov	d7, r2, r3
}
 8001e0c:	eeb0 0b47 	vmov.f64	d0, d7
 8001e10:	37c0      	adds	r7, #192	@ 0xc0
 8001e12:	46bd      	mov	sp, r7
 8001e14:	ecbd 8b02 	vpop	{d8}
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	bf00      	nop
 8001e1c:	f3af 8000 	nop.w
 8001e20:	54442d18 	.word	0x54442d18
 8001e24:	401921fb 	.word	0x401921fb
 8001e28:	00000000 	.word	0x00000000
 8001e2c:	416312d0 	.word	0x416312d0

08001e30 <set_zcheck_scale>:


// Select the series capacitor used to convert the voltage waveform generated by the on-chip DAC into an AC
// current waveform that stimulates a selected electrode for impedance testing (ZcheckCs100fF, ZcheckCs1pF, or Zcheck10pF).
void set_zcheck_scale(RHDConfigParameters *p, ZcheckCs scale)
{
 8001e30:	b480      	push	{r7}
 8001e32:	b083      	sub	sp, #12
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
 8001e38:	460b      	mov	r3, r1
 8001e3a:	70fb      	strb	r3, [r7, #3]
	switch (scale) {
 8001e3c:	78fb      	ldrb	r3, [r7, #3]
 8001e3e:	2b02      	cmp	r3, #2
 8001e40:	d00e      	beq.n	8001e60 <set_zcheck_scale+0x30>
 8001e42:	2b02      	cmp	r3, #2
 8001e44:	dc10      	bgt.n	8001e68 <set_zcheck_scale+0x38>
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d002      	beq.n	8001e50 <set_zcheck_scale+0x20>
 8001e4a:	2b01      	cmp	r3, #1
 8001e4c:	d004      	beq.n	8001e58 <set_zcheck_scale+0x28>
		break;
	case ZcheckCs10pF:
		p->zcheck_scale = 0x03;
		break;
	}
}
 8001e4e:	e00b      	b.n	8001e68 <set_zcheck_scale+0x38>
		p->zcheck_scale = 0x00;		// Cs = 0.1 pF
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	2200      	movs	r2, #0
 8001e54:	659a      	str	r2, [r3, #88]	@ 0x58
		break;
 8001e56:	e007      	b.n	8001e68 <set_zcheck_scale+0x38>
		p->zcheck_scale = 0x01;		// Cs = 1.0 pF
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2201      	movs	r2, #1
 8001e5c:	659a      	str	r2, [r3, #88]	@ 0x58
		break;
 8001e5e:	e003      	b.n	8001e68 <set_zcheck_scale+0x38>
		p->zcheck_scale = 0x03;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	2203      	movs	r2, #3
 8001e64:	659a      	str	r2, [r3, #88]	@ 0x58
		break;
 8001e66:	bf00      	nop
}
 8001e68:	bf00      	nop
 8001e6a:	370c      	adds	r7, #12
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e72:	4770      	bx	lr

08001e74 <set_zcheck_polarity>:


// Select impedance testing of positive or negative amplifier inputs (RHD2216 only), based on
// the variable polarity (ZcheckPositiveInput or ZcheckNegativeInput).
void set_zcheck_polarity(RHDConfigParameters *p, ZcheckPolarity polarity)
{
 8001e74:	b480      	push	{r7}
 8001e76:	b083      	sub	sp, #12
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
 8001e7c:	460b      	mov	r3, r1
 8001e7e:	70fb      	strb	r3, [r7, #3]
	p->zcheck_sel_pol = polarity == ZcheckNegativeInput; // Negative: 1, Positive: 0
 8001e80:	78fb      	ldrb	r3, [r7, #3]
 8001e82:	2b01      	cmp	r3, #1
 8001e84:	bf0c      	ite	eq
 8001e86:	2301      	moveq	r3, #1
 8001e88:	2300      	movne	r3, #0
 8001e8a:	b2db      	uxtb	r3, r3
 8001e8c:	461a      	mov	r2, r3
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	661a      	str	r2, [r3, #96]	@ 0x60
}
 8001e92:	bf00      	nop
 8001e94:	370c      	adds	r7, #12
 8001e96:	46bd      	mov	sp, r7
 8001e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9c:	4770      	bx	lr

08001e9e <set_zcheck_channel>:


// Select the amplifier channel for impedance testing.
int set_zcheck_channel(RHDConfigParameters *p, int channel)
{
 8001e9e:	b580      	push	{r7, lr}
 8001ea0:	b082      	sub	sp, #8
 8001ea2:	af00      	add	r7, sp, #0
 8001ea4:	6078      	str	r0, [r7, #4]
 8001ea6:	6039      	str	r1, [r7, #0]
	if (channel < 0 || channel > max_num_channels_per_chip() - 1) {
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	db05      	blt.n	8001eba <set_zcheck_channel+0x1c>
 8001eae:	f000 fce3 	bl	8002878 <max_num_channels_per_chip>
 8001eb2:	4602      	mov	r2, r0
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	db02      	blt.n	8001ec0 <set_zcheck_channel+0x22>
		return -1;
 8001eba:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001ebe:	e004      	b.n	8001eca <set_zcheck_channel+0x2c>
	} else {
		p->zcheck_select = channel;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	683a      	ldr	r2, [r7, #0]
 8001ec4:	669a      	str	r2, [r3, #104]	@ 0x68
		return p->zcheck_select;
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
	}
}
 8001eca:	4618      	mov	r0, r3
 8001ecc:	3708      	adds	r7, #8
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}

08001ed2 <power_up_all_amps>:
}


// Power up all amplifiers on chip.
void power_up_all_amps(RHDConfigParameters *p)
{
 8001ed2:	b580      	push	{r7, lr}
 8001ed4:	b084      	sub	sp, #16
 8001ed6:	af00      	add	r7, sp, #0
 8001ed8:	6078      	str	r0, [r7, #4]
	for (int channel = 0; channel < max_num_channels_per_chip(); ++channel) {
 8001eda:	2300      	movs	r3, #0
 8001edc:	60fb      	str	r3, [r7, #12]
 8001ede:	e008      	b.n	8001ef2 <power_up_all_amps+0x20>
		p->amp_pwr[channel] = 1;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	68fa      	ldr	r2, [r7, #12]
 8001ee4:	3228      	adds	r2, #40	@ 0x28
 8001ee6:	2101      	movs	r1, #1
 8001ee8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (int channel = 0; channel < max_num_channels_per_chip(); ++channel) {
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	3301      	adds	r3, #1
 8001ef0:	60fb      	str	r3, [r7, #12]
 8001ef2:	f000 fcc1 	bl	8002878 <max_num_channels_per_chip>
 8001ef6:	4602      	mov	r2, r0
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	4293      	cmp	r3, r2
 8001efc:	dbf0      	blt.n	8001ee0 <power_up_all_amps+0xe>
	}
}
 8001efe:	bf00      	nop
 8001f00:	bf00      	nop
 8001f02:	3710      	adds	r7, #16
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}

08001f08 <set_upper_bandwidth>:


// Set the on-chip RH1 and RH2 DAC values appropriately to set a particular amplifier
// upper bandwidth (in Hz).  Return an estimate of the actual upper bandwidth achieved.
double set_upper_bandwidth(RHDConfigParameters *p, double upper_bandwidth)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b0a6      	sub	sp, #152	@ 0x98
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	60f8      	str	r0, [r7, #12]
 8001f10:	ed87 0b00 	vstr	d0, [r7]
	const double RH1Base = 2200.0;
 8001f14:	a3a1      	add	r3, pc, #644	@ (adr r3, 800219c <set_upper_bandwidth+0x294>)
 8001f16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f1a:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70
	const double RH1Dac1Unit = 600.0;
 8001f1e:	f04f 0200 	mov.w	r2, #0
 8001f22:	4b9b      	ldr	r3, [pc, #620]	@ (8002190 <set_upper_bandwidth+0x288>)
 8001f24:	e9c7 231a 	strd	r2, r3, [r7, #104]	@ 0x68
	const double RH1Dac2Unit = 29400.0;
 8001f28:	a393      	add	r3, pc, #588	@ (adr r3, 8002178 <set_upper_bandwidth+0x270>)
 8001f2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f2e:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
	const int RH1Dac1Steps = 63;
 8001f32:	233f      	movs	r3, #63	@ 0x3f
 8001f34:	65fb      	str	r3, [r7, #92]	@ 0x5c
	const int RH1Dac2Steps = 31;
 8001f36:	231f      	movs	r3, #31
 8001f38:	65bb      	str	r3, [r7, #88]	@ 0x58

	const double RH2Base = 8700.0;
 8001f3a:	a391      	add	r3, pc, #580	@ (adr r3, 8002180 <set_upper_bandwidth+0x278>)
 8001f3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f40:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
	const double RH2Dac1Unit = 763.0;
 8001f44:	f04f 0200 	mov.w	r2, #0
 8001f48:	4b92      	ldr	r3, [pc, #584]	@ (8002194 <set_upper_bandwidth+0x28c>)
 8001f4a:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
	const double RH2Dac2Unit = 38400.0;
 8001f4e:	f04f 0200 	mov.w	r2, #0
 8001f52:	4b91      	ldr	r3, [pc, #580]	@ (8002198 <set_upper_bandwidth+0x290>)
 8001f54:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
	const int RH2Dac1Steps = 63;
 8001f58:	233f      	movs	r3, #63	@ 0x3f
 8001f5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
	const int RH2Dac2Steps = 31;
 8001f5c:	231f      	movs	r3, #31
 8001f5e:	63bb      	str	r3, [r7, #56]	@ 0x38

	// No upper bandwidths higher than 30 kHz.
	if (upper_bandwidth > 30000.0) {
 8001f60:	ed97 7b00 	vldr	d7, [r7]
 8001f64:	ed9f 6b88 	vldr	d6, [pc, #544]	@ 8002188 <set_upper_bandwidth+0x280>
 8001f68:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001f6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f70:	dd04      	ble.n	8001f7c <set_upper_bandwidth+0x74>
		upper_bandwidth = 30000.0;
 8001f72:	a385      	add	r3, pc, #532	@ (adr r3, 8002188 <set_upper_bandwidth+0x280>)
 8001f74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f78:	e9c7 2300 	strd	r2, r3, [r7]
	}

	double rH1_target = rH1_from_upper_bandwidth(upper_bandwidth);
 8001f7c:	ed97 0b00 	vldr	d0, [r7]
 8001f80:	f000 f9ee 	bl	8002360 <rH1_from_upper_bandwidth>
 8001f84:	ed87 0b0c 	vstr	d0, [r7, #48]	@ 0x30

	p->rH1_DAC1 = 0;
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
	p->rH1_DAC2 = 0;
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	2200      	movs	r2, #0
 8001f94:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
	double rH1_actual = RH1Base;
 8001f98:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8001f9c:	e9c7 2324 	strd	r2, r3, [r7, #144]	@ 0x90

	for (int i = 0; i < RH1Dac2Steps; ++i) {
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8001fa6:	e028      	b.n	8001ffa <set_upper_bandwidth+0xf2>
		if (rH1_actual < rH1_target - (RH1Dac2Unit - RH1Dac1Unit / 2)) {
 8001fa8:	ed97 6b1a 	vldr	d6, [r7, #104]	@ 0x68
 8001fac:	eeb0 5b00 	vmov.f64	d5, #0	@ 0x40000000  2.0
 8001fb0:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001fb4:	ed97 6b18 	vldr	d6, [r7, #96]	@ 0x60
 8001fb8:	ee36 7b47 	vsub.f64	d7, d6, d7
 8001fbc:	ed97 6b0c 	vldr	d6, [r7, #48]	@ 0x30
 8001fc0:	ee36 7b47 	vsub.f64	d7, d6, d7
 8001fc4:	ed97 6b24 	vldr	d6, [r7, #144]	@ 0x90
 8001fc8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8001fcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fd0:	d50e      	bpl.n	8001ff0 <set_upper_bandwidth+0xe8>
			rH1_actual += RH1Dac2Unit;
 8001fd2:	ed97 6b24 	vldr	d6, [r7, #144]	@ 0x90
 8001fd6:	ed97 7b18 	vldr	d7, [r7, #96]	@ 0x60
 8001fda:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001fde:	ed87 7b24 	vstr	d7, [r7, #144]	@ 0x90
			++p->rH1_DAC2;
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001fe8:	1c5a      	adds	r2, r3, #1
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
	for (int i = 0; i < RH1Dac2Steps; ++i) {
 8001ff0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001ff4:	3301      	adds	r3, #1
 8001ff6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8001ffa:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8001ffe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002000:	429a      	cmp	r2, r3
 8002002:	dbd1      	blt.n	8001fa8 <set_upper_bandwidth+0xa0>
		}
	}

	for (int i = 0; i < RH1Dac1Steps; ++i) {
 8002004:	2300      	movs	r3, #0
 8002006:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800200a:	e024      	b.n	8002056 <set_upper_bandwidth+0x14e>
		if (rH1_actual < rH1_target - (RH1Dac1Unit / 2)) {
 800200c:	ed97 6b1a 	vldr	d6, [r7, #104]	@ 0x68
 8002010:	eeb0 5b00 	vmov.f64	d5, #0	@ 0x40000000  2.0
 8002014:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8002018:	ed97 6b0c 	vldr	d6, [r7, #48]	@ 0x30
 800201c:	ee36 7b47 	vsub.f64	d7, d6, d7
 8002020:	ed97 6b24 	vldr	d6, [r7, #144]	@ 0x90
 8002024:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002028:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800202c:	d50e      	bpl.n	800204c <set_upper_bandwidth+0x144>
			rH1_actual += RH1Dac1Unit;
 800202e:	ed97 6b24 	vldr	d6, [r7, #144]	@ 0x90
 8002032:	ed97 7b1a 	vldr	d7, [r7, #104]	@ 0x68
 8002036:	ee36 7b07 	vadd.f64	d7, d6, d7
 800203a:	ed87 7b24 	vstr	d7, [r7, #144]	@ 0x90
			++p->rH1_DAC1;
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002044:	1c5a      	adds	r2, r3, #1
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
	for (int i = 0; i < RH1Dac1Steps; ++i) {
 800204c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002050:	3301      	adds	r3, #1
 8002052:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002056:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800205a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800205c:	429a      	cmp	r2, r3
 800205e:	dbd5      	blt.n	800200c <set_upper_bandwidth+0x104>
		}
	}

	double rH2_target = rH2_from_upper_bandwidth(upper_bandwidth);
 8002060:	ed97 0b00 	vldr	d0, [r7]
 8002064:	f000 f9c0 	bl	80023e8 <rH2_from_upper_bandwidth>
 8002068:	ed87 0b0a 	vstr	d0, [r7, #40]	@ 0x28

	p->rH2_DAC1 = 0;
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	2200      	movs	r2, #0
 8002070:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
	p->rH2_DAC2 = 0;
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	2200      	movs	r2, #0
 8002078:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
	double rH2_actual = RH2Base;
 800207c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002080:	e9c7 2320 	strd	r2, r3, [r7, #128]	@ 0x80

	for (int i = 0; i < RH2Dac2Steps; ++i) {
 8002084:	2300      	movs	r3, #0
 8002086:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002088:	e026      	b.n	80020d8 <set_upper_bandwidth+0x1d0>
		if (rH2_actual < rH2_target - (RH2Dac2Unit - RH2Dac1Unit / 2)) {
 800208a:	ed97 6b12 	vldr	d6, [r7, #72]	@ 0x48
 800208e:	eeb0 5b00 	vmov.f64	d5, #0	@ 0x40000000  2.0
 8002092:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8002096:	ed97 6b10 	vldr	d6, [r7, #64]	@ 0x40
 800209a:	ee36 7b47 	vsub.f64	d7, d6, d7
 800209e:	ed97 6b0a 	vldr	d6, [r7, #40]	@ 0x28
 80020a2:	ee36 7b47 	vsub.f64	d7, d6, d7
 80020a6:	ed97 6b20 	vldr	d6, [r7, #128]	@ 0x80
 80020aa:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80020ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020b2:	d50e      	bpl.n	80020d2 <set_upper_bandwidth+0x1ca>
			rH2_actual += RH2Dac2Unit;
 80020b4:	ed97 6b20 	vldr	d6, [r7, #128]	@ 0x80
 80020b8:	ed97 7b10 	vldr	d7, [r7, #64]	@ 0x40
 80020bc:	ee36 7b07 	vadd.f64	d7, d6, d7
 80020c0:	ed87 7b20 	vstr	d7, [r7, #128]	@ 0x80
			++p->rH2_DAC2;
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020ca:	1c5a      	adds	r2, r3, #1
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
	for (int i = 0; i < RH2Dac2Steps; ++i) {
 80020d2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80020d4:	3301      	adds	r3, #1
 80020d6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80020d8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80020da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80020dc:	429a      	cmp	r2, r3
 80020de:	dbd4      	blt.n	800208a <set_upper_bandwidth+0x182>
		}
	}

	for (int i = 0; i < RH2Dac1Steps; ++i) {
 80020e0:	2300      	movs	r3, #0
 80020e2:	67bb      	str	r3, [r7, #120]	@ 0x78
 80020e4:	e022      	b.n	800212c <set_upper_bandwidth+0x224>
		if (rH2_actual < rH2_target - (RH2Dac1Unit / 2)) {
 80020e6:	ed97 6b12 	vldr	d6, [r7, #72]	@ 0x48
 80020ea:	eeb0 5b00 	vmov.f64	d5, #0	@ 0x40000000  2.0
 80020ee:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80020f2:	ed97 6b0a 	vldr	d6, [r7, #40]	@ 0x28
 80020f6:	ee36 7b47 	vsub.f64	d7, d6, d7
 80020fa:	ed97 6b20 	vldr	d6, [r7, #128]	@ 0x80
 80020fe:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002102:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002106:	d50e      	bpl.n	8002126 <set_upper_bandwidth+0x21e>
			rH2_actual += RH2Dac1Unit;
 8002108:	ed97 6b20 	vldr	d6, [r7, #128]	@ 0x80
 800210c:	ed97 7b12 	vldr	d7, [r7, #72]	@ 0x48
 8002110:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002114:	ed87 7b20 	vstr	d7, [r7, #128]	@ 0x80
			++p->rH2_DAC1;
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800211e:	1c5a      	adds	r2, r3, #1
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
	for (int i = 0; i < RH2Dac1Steps; ++i) {
 8002126:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002128:	3301      	adds	r3, #1
 800212a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800212c:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800212e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002130:	429a      	cmp	r2, r3
 8002132:	dbd8      	blt.n	80020e6 <set_upper_bandwidth+0x1de>
		}
	}

	double actual_upper_bandwidth1 = upper_bandwidth_from_rH1(rH1_actual);
 8002134:	ed97 0b24 	vldr	d0, [r7, #144]	@ 0x90
 8002138:	f000 fa2a 	bl	8002590 <upper_bandwidth_from_rH1>
 800213c:	ed87 0b08 	vstr	d0, [r7, #32]
	double actual_upper_bandwidth2 = upper_bandwidth_from_rH2(rH2_actual);
 8002140:	ed97 0b20 	vldr	d0, [r7, #128]	@ 0x80
 8002144:	f000 fa88 	bl	8002658 <upper_bandwidth_from_rH2>
 8002148:	ed87 0b06 	vstr	d0, [r7, #24]

	// Upper bandwidth estimates calculated from actual RH1 value and actual RH2 value
	// should be very close; we will take their geometric means to get a single number.
	double actual_upper_bandwidth = sqrt(actual_upper_bandwidth1 * actual_upper_bandwidth2);
 800214c:	ed97 6b08 	vldr	d6, [r7, #32]
 8002150:	ed97 7b06 	vldr	d7, [r7, #24]
 8002154:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002158:	eeb0 0b47 	vmov.f64	d0, d7
 800215c:	f00c fe30 	bl	800edc0 <sqrt>
 8002160:	ed87 0b04 	vstr	d0, [r7, #16]

	return actual_upper_bandwidth;
 8002164:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002168:	ec43 2b17 	vmov	d7, r2, r3
}
 800216c:	eeb0 0b47 	vmov.f64	d0, d7
 8002170:	3798      	adds	r7, #152	@ 0x98
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	00000000 	.word	0x00000000
 800217c:	40dcb600 	.word	0x40dcb600
 8002180:	00000000 	.word	0x00000000
 8002184:	40c0fe00 	.word	0x40c0fe00
 8002188:	00000000 	.word	0x00000000
 800218c:	40dd4c00 	.word	0x40dd4c00
 8002190:	4082c000 	.word	0x4082c000
 8002194:	4087d800 	.word	0x4087d800
 8002198:	40e2c000 	.word	0x40e2c000
 800219c:	00000000 	.word	0x00000000
 80021a0:	40a13000 	.word	0x40a13000
 80021a4:	00000000 	.word	0x00000000

080021a8 <set_lower_bandwidth>:


// Set the on-chip RL DAC values appropriately to set a particular amplifier lower bandwidth (in Hz).
// Return an estimate of the actual lower bandwidth achieved.
double set_lower_bandwidth(RHDConfigParameters *p, double lower_bandwidth)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b096      	sub	sp, #88	@ 0x58
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	60f8      	str	r0, [r7, #12]
 80021b0:	ed87 0b00 	vstr	d0, [r7]
    const double RLBase = 3500.0;
 80021b4:	a362      	add	r3, pc, #392	@ (adr r3, 8002340 <set_lower_bandwidth+0x198>)
 80021b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021ba:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    const double RLDac1Unit = 175.0;
 80021be:	a362      	add	r3, pc, #392	@ (adr r3, 8002348 <set_lower_bandwidth+0x1a0>)
 80021c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021c4:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    const double RLDac2Unit = 12700.0;
 80021c8:	a361      	add	r3, pc, #388	@ (adr r3, 8002350 <set_lower_bandwidth+0x1a8>)
 80021ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021ce:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    const double RLDac3Unit = 3000000.0;
 80021d2:	a361      	add	r3, pc, #388	@ (adr r3, 8002358 <set_lower_bandwidth+0x1b0>)
 80021d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021d8:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    const int RLDac1Steps = 127;
 80021dc:	237f      	movs	r3, #127	@ 0x7f
 80021de:	627b      	str	r3, [r7, #36]	@ 0x24
    const int RLDac2Steps = 63;
 80021e0:	233f      	movs	r3, #63	@ 0x3f
 80021e2:	623b      	str	r3, [r7, #32]

    // No lower bandwidths higher than 1.5 kHz.
    if (lower_bandwidth > 1500.0) {
 80021e4:	ed97 7b00 	vldr	d7, [r7]
 80021e8:	ed9f 6b51 	vldr	d6, [pc, #324]	@ 8002330 <set_lower_bandwidth+0x188>
 80021ec:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80021f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021f4:	dd04      	ble.n	8002200 <set_lower_bandwidth+0x58>
    	lower_bandwidth = 1500.0;
 80021f6:	a34e      	add	r3, pc, #312	@ (adr r3, 8002330 <set_lower_bandwidth+0x188>)
 80021f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021fc:	e9c7 2300 	strd	r2, r3, [r7]
    }

    double rL_target = rL_from_lower_bandwidth(lower_bandwidth);
 8002200:	ed97 0b00 	vldr	d0, [r7]
 8002204:	f000 f934 	bl	8002470 <rL_from_lower_bandwidth>
 8002208:	ed87 0b06 	vstr	d0, [r7, #24]

    p->rL_DAC1 = 0;
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	2200      	movs	r2, #0
 8002210:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    p->rL_DAC2 = 0;
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	2200      	movs	r2, #0
 8002218:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    p->rL_DAC3 = 0;
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	2200      	movs	r2, #0
 8002220:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    double rL_actual = RLBase;
 8002224:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002228:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50

    if (lower_bandwidth < 0.15) {
 800222c:	ed97 7b00 	vldr	d7, [r7]
 8002230:	ed9f 6b41 	vldr	d6, [pc, #260]	@ 8002338 <set_lower_bandwidth+0x190>
 8002234:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8002238:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800223c:	d50e      	bpl.n	800225c <set_lower_bandwidth+0xb4>
    	rL_actual += RLDac3Unit;
 800223e:	ed97 6b14 	vldr	d6, [r7, #80]	@ 0x50
 8002242:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 8002246:	ee36 7b07 	vadd.f64	d7, d6, d7
 800224a:	ed87 7b14 	vstr	d7, [r7, #80]	@ 0x50
    	++p->rL_DAC3;
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002254:	1c5a      	adds	r2, r3, #1
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }

    for (int i = 0; i < RLDac2Steps; ++i) {
 800225c:	2300      	movs	r3, #0
 800225e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002260:	e026      	b.n	80022b0 <set_lower_bandwidth+0x108>
    	if (rL_actual < rL_target - (RLDac2Unit - RLDac1Unit / 2)) {
 8002262:	ed97 6b0e 	vldr	d6, [r7, #56]	@ 0x38
 8002266:	eeb0 5b00 	vmov.f64	d5, #0	@ 0x40000000  2.0
 800226a:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800226e:	ed97 6b0c 	vldr	d6, [r7, #48]	@ 0x30
 8002272:	ee36 7b47 	vsub.f64	d7, d6, d7
 8002276:	ed97 6b06 	vldr	d6, [r7, #24]
 800227a:	ee36 7b47 	vsub.f64	d7, d6, d7
 800227e:	ed97 6b14 	vldr	d6, [r7, #80]	@ 0x50
 8002282:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002286:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800228a:	d50e      	bpl.n	80022aa <set_lower_bandwidth+0x102>
    		rL_actual += RLDac2Unit;
 800228c:	ed97 6b14 	vldr	d6, [r7, #80]	@ 0x50
 8002290:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 8002294:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002298:	ed87 7b14 	vstr	d7, [r7, #80]	@ 0x50
    		++p->rL_DAC2;
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80022a2:	1c5a      	adds	r2, r3, #1
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    for (int i = 0; i < RLDac2Steps; ++i) {
 80022aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80022ac:	3301      	adds	r3, #1
 80022ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80022b0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80022b2:	6a3b      	ldr	r3, [r7, #32]
 80022b4:	429a      	cmp	r2, r3
 80022b6:	dbd4      	blt.n	8002262 <set_lower_bandwidth+0xba>
    	}
    }

    for (int i = 0; i < RLDac1Steps; ++i) {
 80022b8:	2300      	movs	r3, #0
 80022ba:	64bb      	str	r3, [r7, #72]	@ 0x48
 80022bc:	e022      	b.n	8002304 <set_lower_bandwidth+0x15c>
    	if (rL_actual < rL_target - (RLDac1Unit / 2)) {
 80022be:	ed97 6b0e 	vldr	d6, [r7, #56]	@ 0x38
 80022c2:	eeb0 5b00 	vmov.f64	d5, #0	@ 0x40000000  2.0
 80022c6:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80022ca:	ed97 6b06 	vldr	d6, [r7, #24]
 80022ce:	ee36 7b47 	vsub.f64	d7, d6, d7
 80022d2:	ed97 6b14 	vldr	d6, [r7, #80]	@ 0x50
 80022d6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80022da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022de:	d50e      	bpl.n	80022fe <set_lower_bandwidth+0x156>
    		rL_actual += RLDac1Unit;
 80022e0:	ed97 6b14 	vldr	d6, [r7, #80]	@ 0x50
 80022e4:	ed97 7b0e 	vldr	d7, [r7, #56]	@ 0x38
 80022e8:	ee36 7b07 	vadd.f64	d7, d6, d7
 80022ec:	ed87 7b14 	vstr	d7, [r7, #80]	@ 0x50
    		++p->rL_DAC1;
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80022f6:	1c5a      	adds	r2, r3, #1
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    for (int i = 0; i < RLDac1Steps; ++i) {
 80022fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002300:	3301      	adds	r3, #1
 8002302:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002304:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002308:	429a      	cmp	r2, r3
 800230a:	dbd8      	blt.n	80022be <set_lower_bandwidth+0x116>
    	}
    }

    double actual_lower_bandwidth = lower_bandwidth_from_rL(rL_actual);
 800230c:	ed97 0b14 	vldr	d0, [r7, #80]	@ 0x50
 8002310:	f000 fa06 	bl	8002720 <lower_bandwidth_from_rL>
 8002314:	ed87 0b04 	vstr	d0, [r7, #16]

    return actual_lower_bandwidth;
 8002318:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800231c:	ec43 2b17 	vmov	d7, r2, r3
}
 8002320:	eeb0 0b47 	vmov.f64	d0, d7
 8002324:	3758      	adds	r7, #88	@ 0x58
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}
 800232a:	bf00      	nop
 800232c:	f3af 8000 	nop.w
 8002330:	00000000 	.word	0x00000000
 8002334:	40977000 	.word	0x40977000
 8002338:	33333333 	.word	0x33333333
 800233c:	3fc33333 	.word	0x3fc33333
 8002340:	00000000 	.word	0x00000000
 8002344:	40ab5800 	.word	0x40ab5800
 8002348:	00000000 	.word	0x00000000
 800234c:	4065e000 	.word	0x4065e000
 8002350:	00000000 	.word	0x00000000
 8002354:	40c8ce00 	.word	0x40c8ce00
 8002358:	00000000 	.word	0x00000000
 800235c:	4146e360 	.word	0x4146e360

08002360 <rH1_from_upper_bandwidth>:


// Return the value of the RH1 resistor (in ohms) corresponding to a particular upper bandwidth value (in Hz).
double rH1_from_upper_bandwidth(double upper_bandwidth)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b084      	sub	sp, #16
 8002364:	af00      	add	r7, sp, #0
 8002366:	ed87 0b00 	vstr	d0, [r7]
	double log10f = log10(upper_bandwidth);
 800236a:	ed97 0b00 	vldr	d0, [r7]
 800236e:	f00c fa6f 	bl	800e850 <log10>
 8002372:	ed87 0b02 	vstr	d0, [r7, #8]

    return 0.9730 * pow(10.0, (8.0968 - 1.1892 * log10f + 0.04767 * log10f * log10f));
 8002376:	ed97 7b02 	vldr	d7, [r7, #8]
 800237a:	ed9f 6b13 	vldr	d6, [pc, #76]	@ 80023c8 <rH1_from_upper_bandwidth+0x68>
 800237e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8002382:	ed9f 6b13 	vldr	d6, [pc, #76]	@ 80023d0 <rH1_from_upper_bandwidth+0x70>
 8002386:	ee36 6b47 	vsub.f64	d6, d6, d7
 800238a:	ed97 7b02 	vldr	d7, [r7, #8]
 800238e:	ed9f 5b12 	vldr	d5, [pc, #72]	@ 80023d8 <rH1_from_upper_bandwidth+0x78>
 8002392:	ee27 5b05 	vmul.f64	d5, d7, d5
 8002396:	ed97 7b02 	vldr	d7, [r7, #8]
 800239a:	ee25 7b07 	vmul.f64	d7, d5, d7
 800239e:	ee36 7b07 	vadd.f64	d7, d6, d7
 80023a2:	eeb0 1b47 	vmov.f64	d1, d7
 80023a6:	eeb2 0b04 	vmov.f64	d0, #36	@ 0x41200000  10.0
 80023aa:	f00c fab9 	bl	800e920 <pow>
 80023ae:	eeb0 7b40 	vmov.f64	d7, d0
 80023b2:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 80023e0 <rH1_from_upper_bandwidth+0x80>
 80023b6:	ee27 7b06 	vmul.f64	d7, d7, d6
}
 80023ba:	eeb0 0b47 	vmov.f64	d0, d7
 80023be:	3710      	adds	r7, #16
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bd80      	pop	{r7, pc}
 80023c4:	f3af 8000 	nop.w
 80023c8:	94467382 	.word	0x94467382
 80023cc:	3ff306f6 	.word	0x3ff306f6
 80023d0:	c504816f 	.word	0xc504816f
 80023d4:	4020318f 	.word	0x4020318f
 80023d8:	c60029f1 	.word	0xc60029f1
 80023dc:	3fa86833 	.word	0x3fa86833
 80023e0:	e5604189 	.word	0xe5604189
 80023e4:	3fef22d0 	.word	0x3fef22d0

080023e8 <rH2_from_upper_bandwidth>:


// Return the value of the RH2 resistor (in ohms) corresponding to a particular upper bandwidth value (in Hz).
double rH2_from_upper_bandwidth(double upper_bandwidth)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b084      	sub	sp, #16
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	ed87 0b00 	vstr	d0, [r7]
    double log10f = log10(upper_bandwidth);
 80023f2:	ed97 0b00 	vldr	d0, [r7]
 80023f6:	f00c fa2b 	bl	800e850 <log10>
 80023fa:	ed87 0b02 	vstr	d0, [r7, #8]

    return 1.0191 * pow(10.0, (8.1009 - 1.0821 * log10f + 0.03383 * log10f * log10f));
 80023fe:	ed97 7b02 	vldr	d7, [r7, #8]
 8002402:	ed9f 6b13 	vldr	d6, [pc, #76]	@ 8002450 <rH2_from_upper_bandwidth+0x68>
 8002406:	ee27 7b06 	vmul.f64	d7, d7, d6
 800240a:	ed9f 6b13 	vldr	d6, [pc, #76]	@ 8002458 <rH2_from_upper_bandwidth+0x70>
 800240e:	ee36 6b47 	vsub.f64	d6, d6, d7
 8002412:	ed97 7b02 	vldr	d7, [r7, #8]
 8002416:	ed9f 5b12 	vldr	d5, [pc, #72]	@ 8002460 <rH2_from_upper_bandwidth+0x78>
 800241a:	ee27 5b05 	vmul.f64	d5, d7, d5
 800241e:	ed97 7b02 	vldr	d7, [r7, #8]
 8002422:	ee25 7b07 	vmul.f64	d7, d5, d7
 8002426:	ee36 7b07 	vadd.f64	d7, d6, d7
 800242a:	eeb0 1b47 	vmov.f64	d1, d7
 800242e:	eeb2 0b04 	vmov.f64	d0, #36	@ 0x41200000  10.0
 8002432:	f00c fa75 	bl	800e920 <pow>
 8002436:	eeb0 7b40 	vmov.f64	d7, d0
 800243a:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 8002468 <rH2_from_upper_bandwidth+0x80>
 800243e:	ee27 7b06 	vmul.f64	d7, d7, d6
}
 8002442:	eeb0 0b47 	vmov.f64	d0, d7
 8002446:	3710      	adds	r7, #16
 8002448:	46bd      	mov	sp, r7
 800244a:	bd80      	pop	{r7, pc}
 800244c:	f3af 8000 	nop.w
 8002450:	16f0068e 	.word	0x16f0068e
 8002454:	3ff15048 	.word	0x3ff15048
 8002458:	2a305532 	.word	0x2a305532
 800245c:	402033a9 	.word	0x402033a9
 8002460:	6f3f52fc 	.word	0x6f3f52fc
 8002464:	3fa1522a 	.word	0x3fa1522a
 8002468:	cd35a858 	.word	0xcd35a858
 800246c:	3ff04e3b 	.word	0x3ff04e3b

08002470 <rL_from_lower_bandwidth>:


// Return the value of the RL resistor (in ohms) corresponding to a particular lower bandwidth value (in Hz).
double rL_from_lower_bandwidth(double lower_bandwidth)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b084      	sub	sp, #16
 8002474:	af00      	add	r7, sp, #0
 8002476:	ed87 0b00 	vstr	d0, [r7]
    double log10f = log10(lower_bandwidth);
 800247a:	ed97 0b00 	vldr	d0, [r7]
 800247e:	f00c f9e7 	bl	800e850 <log10>
 8002482:	ed87 0b02 	vstr	d0, [r7, #8]

    if (lower_bandwidth < 4.0) {
 8002486:	ed97 7b00 	vldr	d7, [r7]
 800248a:	eeb1 6b00 	vmov.f64	d6, #16	@ 0x40800000  4.0
 800248e:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8002492:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002496:	d532      	bpl.n	80024fe <rL_from_lower_bandwidth+0x8e>
        return 1.0061 * pow(10.0, (4.9391 - 1.2088 * log10f + 0.5698 * log10f * log10f +
 8002498:	ed97 7b02 	vldr	d7, [r7, #8]
 800249c:	ed9f 6b2c 	vldr	d6, [pc, #176]	@ 8002550 <rL_from_lower_bandwidth+0xe0>
 80024a0:	ee27 7b06 	vmul.f64	d7, d7, d6
 80024a4:	ed9f 6b2c 	vldr	d6, [pc, #176]	@ 8002558 <rL_from_lower_bandwidth+0xe8>
 80024a8:	ee36 6b47 	vsub.f64	d6, d6, d7
 80024ac:	ed97 7b02 	vldr	d7, [r7, #8]
 80024b0:	ed9f 5b2b 	vldr	d5, [pc, #172]	@ 8002560 <rL_from_lower_bandwidth+0xf0>
 80024b4:	ee27 5b05 	vmul.f64	d5, d7, d5
 80024b8:	ed97 7b02 	vldr	d7, [r7, #8]
 80024bc:	ee25 7b07 	vmul.f64	d7, d5, d7
 80024c0:	ee36 6b07 	vadd.f64	d6, d6, d7
            0.1442 * log10f * log10f * log10f));
 80024c4:	ed97 7b02 	vldr	d7, [r7, #8]
 80024c8:	ed9f 5b27 	vldr	d5, [pc, #156]	@ 8002568 <rL_from_lower_bandwidth+0xf8>
 80024cc:	ee27 5b05 	vmul.f64	d5, d7, d5
 80024d0:	ed97 7b02 	vldr	d7, [r7, #8]
 80024d4:	ee25 5b07 	vmul.f64	d5, d5, d7
 80024d8:	ed97 7b02 	vldr	d7, [r7, #8]
 80024dc:	ee25 7b07 	vmul.f64	d7, d5, d7
        return 1.0061 * pow(10.0, (4.9391 - 1.2088 * log10f + 0.5698 * log10f * log10f +
 80024e0:	ee36 7b07 	vadd.f64	d7, d6, d7
 80024e4:	eeb0 1b47 	vmov.f64	d1, d7
 80024e8:	eeb2 0b04 	vmov.f64	d0, #36	@ 0x41200000  10.0
 80024ec:	f00c fa18 	bl	800e920 <pow>
 80024f0:	eeb0 7b40 	vmov.f64	d7, d0
 80024f4:	ed9f 6b1e 	vldr	d6, [pc, #120]	@ 8002570 <rL_from_lower_bandwidth+0x100>
 80024f8:	ee27 7b06 	vmul.f64	d7, d7, d6
 80024fc:	e021      	b.n	8002542 <rL_from_lower_bandwidth+0xd2>
    } else {
        return 1.0061 * pow(10.0, (4.7351 - 0.5916 * log10f + 0.08482 * log10f * log10f));
 80024fe:	ed97 7b02 	vldr	d7, [r7, #8]
 8002502:	ed9f 6b1d 	vldr	d6, [pc, #116]	@ 8002578 <rL_from_lower_bandwidth+0x108>
 8002506:	ee27 7b06 	vmul.f64	d7, d7, d6
 800250a:	ed9f 6b1d 	vldr	d6, [pc, #116]	@ 8002580 <rL_from_lower_bandwidth+0x110>
 800250e:	ee36 6b47 	vsub.f64	d6, d6, d7
 8002512:	ed97 7b02 	vldr	d7, [r7, #8]
 8002516:	ed9f 5b1c 	vldr	d5, [pc, #112]	@ 8002588 <rL_from_lower_bandwidth+0x118>
 800251a:	ee27 5b05 	vmul.f64	d5, d7, d5
 800251e:	ed97 7b02 	vldr	d7, [r7, #8]
 8002522:	ee25 7b07 	vmul.f64	d7, d5, d7
 8002526:	ee36 7b07 	vadd.f64	d7, d6, d7
 800252a:	eeb0 1b47 	vmov.f64	d1, d7
 800252e:	eeb2 0b04 	vmov.f64	d0, #36	@ 0x41200000  10.0
 8002532:	f00c f9f5 	bl	800e920 <pow>
 8002536:	eeb0 7b40 	vmov.f64	d7, d0
 800253a:	ed9f 6b0d 	vldr	d6, [pc, #52]	@ 8002570 <rL_from_lower_bandwidth+0x100>
 800253e:	ee27 7b06 	vmul.f64	d7, d7, d6
    }
}
 8002542:	eeb0 0b47 	vmov.f64	d0, d7
 8002546:	3710      	adds	r7, #16
 8002548:	46bd      	mov	sp, r7
 800254a:	bd80      	pop	{r7, pc}
 800254c:	f3af 8000 	nop.w
 8002550:	ab367a10 	.word	0xab367a10
 8002554:	3ff3573e 	.word	0x3ff3573e
 8002558:	6e2eb1c4 	.word	0x6e2eb1c4
 800255c:	4013c1a3 	.word	0x4013c1a3
 8002560:	35a85879 	.word	0x35a85879
 8002564:	3fe23bcd 	.word	0x3fe23bcd
 8002568:	460aa64c 	.word	0x460aa64c
 800256c:	3fc27525 	.word	0x3fc27525
 8002570:	504816f0 	.word	0x504816f0
 8002574:	3ff018fc 	.word	0x3ff018fc
 8002578:	1f8a0903 	.word	0x1f8a0903
 800257c:	3fe2ee63 	.word	0x3fe2ee63
 8002580:	0ded288d 	.word	0x0ded288d
 8002584:	4012f0be 	.word	0x4012f0be
 8002588:	760bf5d8 	.word	0x760bf5d8
 800258c:	3fb5b6c3 	.word	0x3fb5b6c3

08002590 <upper_bandwidth_from_rH1>:


// Return the amplifier upper bandwidth (in Hz) corresponding to a particular value of the resistor RH1 (in Ohms).
double upper_bandwidth_from_rH1(double rH1)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	ed2d 8b02 	vpush	{d8}
 8002596:	b088      	sub	sp, #32
 8002598:	af00      	add	r7, sp, #0
 800259a:	ed87 0b00 	vstr	d0, [r7]
    double a, b, c;

    a = 0.04767;
 800259e:	a32a      	add	r3, pc, #168	@ (adr r3, 8002648 <upper_bandwidth_from_rH1+0xb8>)
 80025a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025a4:	e9c7 2306 	strd	r2, r3, [r7, #24]
    b = -1.1892;
 80025a8:	a329      	add	r3, pc, #164	@ (adr r3, 8002650 <upper_bandwidth_from_rH1+0xc0>)
 80025aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025ae:	e9c7 2304 	strd	r2, r3, [r7, #16]
    c = 8.0968 - log10(rH1 / 0.9730);
 80025b2:	ed97 7b00 	vldr	d7, [r7]
 80025b6:	ed9f 5b20 	vldr	d5, [pc, #128]	@ 8002638 <upper_bandwidth_from_rH1+0xa8>
 80025ba:	ee87 6b05 	vdiv.f64	d6, d7, d5
 80025be:	eeb0 0b46 	vmov.f64	d0, d6
 80025c2:	f00c f945 	bl	800e850 <log10>
 80025c6:	eeb0 7b40 	vmov.f64	d7, d0
 80025ca:	ed9f 6b1d 	vldr	d6, [pc, #116]	@ 8002640 <upper_bandwidth_from_rH1+0xb0>
 80025ce:	ee36 7b47 	vsub.f64	d7, d6, d7
 80025d2:	ed87 7b02 	vstr	d7, [r7, #8]

    return pow(10.0, ((-b - sqrt(b * b - 4 * a * c)) / (2 * a)));
 80025d6:	ed97 7b04 	vldr	d7, [r7, #16]
 80025da:	eeb1 8b47 	vneg.f64	d8, d7
 80025de:	ed97 7b04 	vldr	d7, [r7, #16]
 80025e2:	ee27 6b07 	vmul.f64	d6, d7, d7
 80025e6:	ed97 7b06 	vldr	d7, [r7, #24]
 80025ea:	eeb1 5b00 	vmov.f64	d5, #16	@ 0x40800000  4.0
 80025ee:	ee27 5b05 	vmul.f64	d5, d7, d5
 80025f2:	ed97 7b02 	vldr	d7, [r7, #8]
 80025f6:	ee25 7b07 	vmul.f64	d7, d5, d7
 80025fa:	ee36 7b47 	vsub.f64	d7, d6, d7
 80025fe:	eeb0 0b47 	vmov.f64	d0, d7
 8002602:	f00c fbdd 	bl	800edc0 <sqrt>
 8002606:	eeb0 7b40 	vmov.f64	d7, d0
 800260a:	ee38 6b47 	vsub.f64	d6, d8, d7
 800260e:	ed97 7b06 	vldr	d7, [r7, #24]
 8002612:	ee37 7b07 	vadd.f64	d7, d7, d7
 8002616:	ee86 5b07 	vdiv.f64	d5, d6, d7
 800261a:	eeb0 1b45 	vmov.f64	d1, d5
 800261e:	eeb2 0b04 	vmov.f64	d0, #36	@ 0x41200000  10.0
 8002622:	f00c f97d 	bl	800e920 <pow>
 8002626:	eeb0 7b40 	vmov.f64	d7, d0
}
 800262a:	eeb0 0b47 	vmov.f64	d0, d7
 800262e:	3720      	adds	r7, #32
 8002630:	46bd      	mov	sp, r7
 8002632:	ecbd 8b02 	vpop	{d8}
 8002636:	bd80      	pop	{r7, pc}
 8002638:	e5604189 	.word	0xe5604189
 800263c:	3fef22d0 	.word	0x3fef22d0
 8002640:	c504816f 	.word	0xc504816f
 8002644:	4020318f 	.word	0x4020318f
 8002648:	c60029f1 	.word	0xc60029f1
 800264c:	3fa86833 	.word	0x3fa86833
 8002650:	94467382 	.word	0x94467382
 8002654:	bff306f6 	.word	0xbff306f6

08002658 <upper_bandwidth_from_rH2>:


// Return the amplifier upper bandwidth (in Hz) corresponding to a particular value of the resistor RH2 (in Ohms).
double upper_bandwidth_from_rH2(double rH2)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	ed2d 8b02 	vpush	{d8}
 800265e:	b088      	sub	sp, #32
 8002660:	af00      	add	r7, sp, #0
 8002662:	ed87 0b00 	vstr	d0, [r7]
    double a, b, c;

    a = 0.03383;
 8002666:	a32a      	add	r3, pc, #168	@ (adr r3, 8002710 <upper_bandwidth_from_rH2+0xb8>)
 8002668:	e9d3 2300 	ldrd	r2, r3, [r3]
 800266c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    b = -1.0821;
 8002670:	a329      	add	r3, pc, #164	@ (adr r3, 8002718 <upper_bandwidth_from_rH2+0xc0>)
 8002672:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002676:	e9c7 2304 	strd	r2, r3, [r7, #16]
    c = 8.1009 - log10(rH2 / 1.0191);
 800267a:	ed97 7b00 	vldr	d7, [r7]
 800267e:	ed9f 5b20 	vldr	d5, [pc, #128]	@ 8002700 <upper_bandwidth_from_rH2+0xa8>
 8002682:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8002686:	eeb0 0b46 	vmov.f64	d0, d6
 800268a:	f00c f8e1 	bl	800e850 <log10>
 800268e:	eeb0 7b40 	vmov.f64	d7, d0
 8002692:	ed9f 6b1d 	vldr	d6, [pc, #116]	@ 8002708 <upper_bandwidth_from_rH2+0xb0>
 8002696:	ee36 7b47 	vsub.f64	d7, d6, d7
 800269a:	ed87 7b02 	vstr	d7, [r7, #8]

    return pow(10.0, ((-b - sqrt(b * b - 4 * a * c)) / (2 * a)));
 800269e:	ed97 7b04 	vldr	d7, [r7, #16]
 80026a2:	eeb1 8b47 	vneg.f64	d8, d7
 80026a6:	ed97 7b04 	vldr	d7, [r7, #16]
 80026aa:	ee27 6b07 	vmul.f64	d6, d7, d7
 80026ae:	ed97 7b06 	vldr	d7, [r7, #24]
 80026b2:	eeb1 5b00 	vmov.f64	d5, #16	@ 0x40800000  4.0
 80026b6:	ee27 5b05 	vmul.f64	d5, d7, d5
 80026ba:	ed97 7b02 	vldr	d7, [r7, #8]
 80026be:	ee25 7b07 	vmul.f64	d7, d5, d7
 80026c2:	ee36 7b47 	vsub.f64	d7, d6, d7
 80026c6:	eeb0 0b47 	vmov.f64	d0, d7
 80026ca:	f00c fb79 	bl	800edc0 <sqrt>
 80026ce:	eeb0 7b40 	vmov.f64	d7, d0
 80026d2:	ee38 6b47 	vsub.f64	d6, d8, d7
 80026d6:	ed97 7b06 	vldr	d7, [r7, #24]
 80026da:	ee37 7b07 	vadd.f64	d7, d7, d7
 80026de:	ee86 5b07 	vdiv.f64	d5, d6, d7
 80026e2:	eeb0 1b45 	vmov.f64	d1, d5
 80026e6:	eeb2 0b04 	vmov.f64	d0, #36	@ 0x41200000  10.0
 80026ea:	f00c f919 	bl	800e920 <pow>
 80026ee:	eeb0 7b40 	vmov.f64	d7, d0
}
 80026f2:	eeb0 0b47 	vmov.f64	d0, d7
 80026f6:	3720      	adds	r7, #32
 80026f8:	46bd      	mov	sp, r7
 80026fa:	ecbd 8b02 	vpop	{d8}
 80026fe:	bd80      	pop	{r7, pc}
 8002700:	cd35a858 	.word	0xcd35a858
 8002704:	3ff04e3b 	.word	0x3ff04e3b
 8002708:	2a305532 	.word	0x2a305532
 800270c:	402033a9 	.word	0x402033a9
 8002710:	6f3f52fc 	.word	0x6f3f52fc
 8002714:	3fa1522a 	.word	0x3fa1522a
 8002718:	16f0068e 	.word	0x16f0068e
 800271c:	bff15048 	.word	0xbff15048

08002720 <lower_bandwidth_from_rL>:


// Return the amplifier lower bandwidth (in Hz) corresponding to a particular value of the resistor RL (in Ohms).
double lower_bandwidth_from_rL(double rL)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	ed2d 8b02 	vpush	{d8}
 8002726:	b088      	sub	sp, #32
 8002728:	af00      	add	r7, sp, #0
 800272a:	ed87 0b00 	vstr	d0, [r7]
    double a, b, c;

    // Quadratic fit below is invalid for values of RL less than 5.1 kOhm.
    if (rL < 5100.0) {
 800272e:	ed97 7b00 	vldr	d7, [r7]
 8002732:	ed9f 6b3f 	vldr	d6, [pc, #252]	@ 8002830 <lower_bandwidth_from_rL+0x110>
 8002736:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800273a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800273e:	d504      	bpl.n	800274a <lower_bandwidth_from_rL+0x2a>
        rL = 5100.0;
 8002740:	a33b      	add	r3, pc, #236	@ (adr r3, 8002830 <lower_bandwidth_from_rL+0x110>)
 8002742:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002746:	e9c7 2300 	strd	r2, r3, [r7]
    }

    if (rL < 30000.0) {
 800274a:	ed97 7b00 	vldr	d7, [r7]
 800274e:	ed9f 6b3a 	vldr	d6, [pc, #232]	@ 8002838 <lower_bandwidth_from_rL+0x118>
 8002752:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8002756:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800275a:	d51c      	bpl.n	8002796 <lower_bandwidth_from_rL+0x76>
        a = 0.08482;
 800275c:	a33e      	add	r3, pc, #248	@ (adr r3, 8002858 <lower_bandwidth_from_rL+0x138>)
 800275e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002762:	e9c7 2306 	strd	r2, r3, [r7, #24]
        b = -0.5916;
 8002766:	a33e      	add	r3, pc, #248	@ (adr r3, 8002860 <lower_bandwidth_from_rL+0x140>)
 8002768:	e9d3 2300 	ldrd	r2, r3, [r3]
 800276c:	e9c7 2304 	strd	r2, r3, [r7, #16]
        c = 4.7351 - log10(rL / 1.0061);
 8002770:	ed97 7b00 	vldr	d7, [r7]
 8002774:	ed9f 5b32 	vldr	d5, [pc, #200]	@ 8002840 <lower_bandwidth_from_rL+0x120>
 8002778:	ee87 6b05 	vdiv.f64	d6, d7, d5
 800277c:	eeb0 0b46 	vmov.f64	d0, d6
 8002780:	f00c f866 	bl	800e850 <log10>
 8002784:	eeb0 7b40 	vmov.f64	d7, d0
 8002788:	ed9f 6b2f 	vldr	d6, [pc, #188]	@ 8002848 <lower_bandwidth_from_rL+0x128>
 800278c:	ee36 7b47 	vsub.f64	d7, d6, d7
 8002790:	ed87 7b02 	vstr	d7, [r7, #8]
 8002794:	e01b      	b.n	80027ce <lower_bandwidth_from_rL+0xae>
    } else {
        a = 0.3303;
 8002796:	a334      	add	r3, pc, #208	@ (adr r3, 8002868 <lower_bandwidth_from_rL+0x148>)
 8002798:	e9d3 2300 	ldrd	r2, r3, [r3]
 800279c:	e9c7 2306 	strd	r2, r3, [r7, #24]
        b = -1.2100;
 80027a0:	a333      	add	r3, pc, #204	@ (adr r3, 8002870 <lower_bandwidth_from_rL+0x150>)
 80027a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027a6:	e9c7 2304 	strd	r2, r3, [r7, #16]
        c = 4.9873 - log10(rL / 1.0061);
 80027aa:	ed97 7b00 	vldr	d7, [r7]
 80027ae:	ed9f 5b24 	vldr	d5, [pc, #144]	@ 8002840 <lower_bandwidth_from_rL+0x120>
 80027b2:	ee87 6b05 	vdiv.f64	d6, d7, d5
 80027b6:	eeb0 0b46 	vmov.f64	d0, d6
 80027ba:	f00c f849 	bl	800e850 <log10>
 80027be:	eeb0 7b40 	vmov.f64	d7, d0
 80027c2:	ed9f 6b23 	vldr	d6, [pc, #140]	@ 8002850 <lower_bandwidth_from_rL+0x130>
 80027c6:	ee36 7b47 	vsub.f64	d7, d6, d7
 80027ca:	ed87 7b02 	vstr	d7, [r7, #8]
    }

    return pow(10.0, ((-b - sqrt(b * b - 4 * a * c)) / (2 * a)));
 80027ce:	ed97 7b04 	vldr	d7, [r7, #16]
 80027d2:	eeb1 8b47 	vneg.f64	d8, d7
 80027d6:	ed97 7b04 	vldr	d7, [r7, #16]
 80027da:	ee27 6b07 	vmul.f64	d6, d7, d7
 80027de:	ed97 7b06 	vldr	d7, [r7, #24]
 80027e2:	eeb1 5b00 	vmov.f64	d5, #16	@ 0x40800000  4.0
 80027e6:	ee27 5b05 	vmul.f64	d5, d7, d5
 80027ea:	ed97 7b02 	vldr	d7, [r7, #8]
 80027ee:	ee25 7b07 	vmul.f64	d7, d5, d7
 80027f2:	ee36 7b47 	vsub.f64	d7, d6, d7
 80027f6:	eeb0 0b47 	vmov.f64	d0, d7
 80027fa:	f00c fae1 	bl	800edc0 <sqrt>
 80027fe:	eeb0 7b40 	vmov.f64	d7, d0
 8002802:	ee38 6b47 	vsub.f64	d6, d8, d7
 8002806:	ed97 7b06 	vldr	d7, [r7, #24]
 800280a:	ee37 7b07 	vadd.f64	d7, d7, d7
 800280e:	ee86 5b07 	vdiv.f64	d5, d6, d7
 8002812:	eeb0 1b45 	vmov.f64	d1, d5
 8002816:	eeb2 0b04 	vmov.f64	d0, #36	@ 0x41200000  10.0
 800281a:	f00c f881 	bl	800e920 <pow>
 800281e:	eeb0 7b40 	vmov.f64	d7, d0
}
 8002822:	eeb0 0b47 	vmov.f64	d0, d7
 8002826:	3720      	adds	r7, #32
 8002828:	46bd      	mov	sp, r7
 800282a:	ecbd 8b02 	vpop	{d8}
 800282e:	bd80      	pop	{r7, pc}
 8002830:	00000000 	.word	0x00000000
 8002834:	40b3ec00 	.word	0x40b3ec00
 8002838:	00000000 	.word	0x00000000
 800283c:	40dd4c00 	.word	0x40dd4c00
 8002840:	504816f0 	.word	0x504816f0
 8002844:	3ff018fc 	.word	0x3ff018fc
 8002848:	0ded288d 	.word	0x0ded288d
 800284c:	4012f0be 	.word	0x4012f0be
 8002850:	c56d5cfb 	.word	0xc56d5cfb
 8002854:	4013f2fe 	.word	0x4013f2fe
 8002858:	760bf5d8 	.word	0x760bf5d8
 800285c:	3fb5b6c3 	.word	0x3fb5b6c3
 8002860:	1f8a0903 	.word	0x1f8a0903
 8002864:	bfe2ee63 	.word	0xbfe2ee63
 8002868:	9c779a6b 	.word	0x9c779a6b
 800286c:	3fd523a2 	.word	0x3fd523a2
 8002870:	f5c28f5c 	.word	0xf5c28f5c
 8002874:	bff35c28 	.word	0xbff35c28

08002878 <max_num_channels_per_chip>:


// Maximum number of amplifier channels per chip.
int max_num_channels_per_chip()
{
 8002878:	b480      	push	{r7}
 800287a:	af00      	add	r7, sp, #0
	return 64;
 800287c:	2340      	movs	r3, #64	@ 0x40
}
 800287e:	4618      	mov	r0, r3
 8002880:	46bd      	mov	sp, r7
 8002882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002886:	4770      	bx	lr

08002888 <set_default_rhd_settings>:


// Set default values for parameters used to configure RAM registers on RHD2000 chip.
void set_default_rhd_settings(RHDConfigParameters *p)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b082      	sub	sp, #8
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
	// D[7:6]: ADC reference BW
	// D[5]: amp fast settle
	// D[4]: amp Vref enable
	// D[3:2]: ADC comparator bias
	// D[1:0]: ADC comparator select
	p->adc_reference_bw = 3;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2203      	movs	r2, #3
 8002894:	609a      	str	r2, [r3, #8]
	p->amp_fast_settle = 0;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	2200      	movs	r2, #0
 800289a:	f8c3 21a0 	str.w	r2, [r3, #416]	@ 0x1a0
	p->amp_vref_enable = 1;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2201      	movs	r2, #1
 80028a2:	60da      	str	r2, [r3, #12]
	p->adc_comparator_bias = 3;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2203      	movs	r2, #3
 80028a8:	611a      	str	r2, [r3, #16]
	p->adc_comparator_select = 2;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	2202      	movs	r2, #2
 80028ae:	615a      	str	r2, [r3, #20]

	// Register 1: Supply Sensor and ADC Buffer Bias Current
	// D[7]: X (No Function)
	// D[6]: VDD sense enable
	// D[5:0]: ADC buffer bias (set below in set_biases_based_on_sample_rate)
	p->vdd_sense_enable = 1;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2201      	movs	r2, #1
 80028b4:	619a      	str	r2, [r3, #24]

	// Register 2: MUX Bias Current
	// D[7:6]: X (No Function)
	// D[5:0]: MUX bias (set below in set_biases_based_on_sample_rate)
	set_biases_based_on_sample_rate(&p->adc_buffer_bias, &p->mux_bias, p->sample_rate);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	f103 021c 	add.w	r2, r3, #28
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	f103 0120 	add.w	r1, r3, #32
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	ed93 7b00 	vldr	d7, [r3]
 80028c8:	eeb0 0b47 	vmov.f64	d0, d7
 80028cc:	4610      	mov	r0, r2
 80028ce:	f000 f863 	bl	8002998 <set_biases_based_on_sample_rate>
	// D[4]: tempS2
	// D[3]: tempS1
	// D[2]: tempen
	// D[1]: digout HiZ
	// D[0]: digout
	p->mux_load = 0;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	2200      	movs	r2, #0
 80028d6:	625a      	str	r2, [r3, #36]	@ 0x24
	p->temp_S1 = 0;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2200      	movs	r2, #0
 80028dc:	629a      	str	r2, [r3, #40]	@ 0x28
	p->temp_S2 = 0;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2200      	movs	r2, #0
 80028e2:	62da      	str	r2, [r3, #44]	@ 0x2c
	p->temp_en = 0;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2200      	movs	r2, #0
 80028e8:	631a      	str	r2, [r3, #48]	@ 0x30
	set_DigOut_hiZ(p);
 80028ea:	6878      	ldr	r0, [r7, #4]
 80028ec:	f7ff f9cc 	bl	8001c88 <set_DigOut_hiZ>
	// D[7]: weak MISO
	// D[6]: twoscomp
	// D[5]: absmode
	// D[4]: DSPen
	// D[3:0]: DSP cutoff freq
	p->weak_miso = 1;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2201      	movs	r2, #1
 80028f4:	63da      	str	r2, [r3, #60]	@ 0x3c
	p->twos_comp = 0;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2200      	movs	r2, #0
 80028fa:	641a      	str	r2, [r3, #64]	@ 0x40
	p->abs_mode = 0;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2200      	movs	r2, #0
 8002900:	645a      	str	r2, [r3, #68]	@ 0x44
	p->DSP_en = 1;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2201      	movs	r2, #1
 8002906:	649a      	str	r2, [r3, #72]	@ 0x48
	set_DSP_cutoff_freq(p, 1.0);
 8002908:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 800290c:	6878      	ldr	r0, [r7, #4]
 800290e:	f7ff f9cb 	bl	8001ca8 <set_DSP_cutoff_freq>
	// D[5]: Zcheck load
	// D[4:3]: Zcheck scale
	// D[2]: Zcheck conn all
	// D[1]: Zcheck sel pol
	// D[0]: Zcheck en
	p->zcheck_DAC_power = 1;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	2201      	movs	r2, #1
 8002916:	651a      	str	r2, [r3, #80]	@ 0x50
	p->zcheck_load = 0;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2200      	movs	r2, #0
 800291c:	655a      	str	r2, [r3, #84]	@ 0x54
	set_zcheck_scale(p, ZcheckCs100fF);
 800291e:	2100      	movs	r1, #0
 8002920:	6878      	ldr	r0, [r7, #4]
 8002922:	f7ff fa85 	bl	8001e30 <set_zcheck_scale>
	p->zcheck_conn_all = 0;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	2200      	movs	r2, #0
 800292a:	65da      	str	r2, [r3, #92]	@ 0x5c
	set_zcheck_polarity(p, ZcheckPositiveInput);
 800292c:	2100      	movs	r1, #0
 800292e:	6878      	ldr	r0, [r7, #4]
 8002930:	f7ff faa0 	bl	8001e74 <set_zcheck_polarity>
	p->zcheck_en = 0;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2200      	movs	r2, #0
 8002938:	665a      	str	r2, [r3, #100]	@ 0x64
	// D[7:0]: Zcheck DAC

	// Register 7: Impedance Check Amplifier Select
	// D[7:6]: X (No Function)
	// D[5:0]: Zcheck select
	set_zcheck_channel(p, 0);
 800293a:	2100      	movs	r1, #0
 800293c:	6878      	ldr	r0, [r7, #4]
 800293e:	f7ff faae 	bl	8001e9e <set_zcheck_channel>

	// Registers 8-13: On-Chip Amplifier Bandwidth Select
	// R[8]D[7]: offchip RH1
	// R[8]D[6]: X (No Function)
	// R[8]D[5:0]: RH1 DAC1
	p->off_chip_RH1 = 0;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	2200      	movs	r2, #0
 8002946:	66da      	str	r2, [r3, #108]	@ 0x6c

	// R[9]D[7]: ADC aux1 en
	// R[9]D[6:5]: X (No Function)
	// R[9]D[4:0] RH1 DAC2
	p->adc_Aux1_en = 1;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2201      	movs	r2, #1
 800294c:	679a      	str	r2, [r3, #120]	@ 0x78

	// R[10]D[7]: offchip RH2
	// R[10]D[6]: X (No Function)
	// R[10]D[5:0]: RH2 DAC1
	p->off_chip_RH2 = 0;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	2200      	movs	r2, #0
 8002952:	671a      	str	r2, [r3, #112]	@ 0x70

	// R[11]D[7]: ADC2 aux2 en
	// R[11]D[6:5]: X (No Function)
	// R[11]D[4:0]: RH2 DAC2
	p->adc_Aux2_en = 1;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2201      	movs	r2, #1
 8002958:	67da      	str	r2, [r3, #124]	@ 0x7c

	// R[12]D[7]: offchip RL
	// R[12]D[6:0]: RL DAC1
	p->off_chip_RL = 0;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2200      	movs	r2, #0
 800295e:	675a      	str	r2, [r3, #116]	@ 0x74

	// R[13]D[7]: ADC3 aux3 en
	// R[13]D[6]: RL DAC3
	// R[13]D[5:0]: RL DAC2
	p->adc_Aux3_en = 1;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2201      	movs	r2, #1
 8002964:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

	set_upper_bandwidth(p, 7500.0);
 8002968:	ed9f 0b09 	vldr	d0, [pc, #36]	@ 8002990 <set_default_rhd_settings+0x108>
 800296c:	6878      	ldr	r0, [r7, #4]
 800296e:	f7ff facb 	bl	8001f08 <set_upper_bandwidth>
	set_lower_bandwidth(p, 1.0);
 8002972:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 8002976:	6878      	ldr	r0, [r7, #4]
 8002978:	f7ff fc16 	bl	80021a8 <set_lower_bandwidth>
	// R[17]D[7:0]: apwr[31:0]
	// R[18]D[7:0] = apwr[39:32]
	// R[19]D[7:0] = apwr[47:40]
	// R[20]D[7:0] = apwr[55:48]
	// R[21]D[7:0] = apwr[63:56]
	power_up_all_amps(p);
 800297c:	6878      	ldr	r0, [r7, #4]
 800297e:	f7ff faa8 	bl	8001ed2 <power_up_all_amps>
}
 8002982:	bf00      	nop
 8002984:	3708      	adds	r7, #8
 8002986:	46bd      	mov	sp, r7
 8002988:	bd80      	pop	{r7, pc}
 800298a:	bf00      	nop
 800298c:	f3af 8000 	nop.w
 8002990:	00000000 	.word	0x00000000
 8002994:	40bd4c00 	.word	0x40bd4c00

08002998 <set_biases_based_on_sample_rate>:


// Determine suitable ADC buffer bias and mux bias values based on provided sample rate.
void set_biases_based_on_sample_rate(int *adc_buffer_bias, int *mux_bias, const double sample_rate)
{
 8002998:	b480      	push	{r7}
 800299a:	b087      	sub	sp, #28
 800299c:	af00      	add	r7, sp, #0
 800299e:	60f8      	str	r0, [r7, #12]
 80029a0:	60b9      	str	r1, [r7, #8]
 80029a2:	ed87 0b00 	vstr	d0, [r7]
	double adc_sampling_rate = (CONVERT_COMMANDS_PER_SEQUENCE + AUX_COMMANDS_PER_SEQUENCE) * sample_rate;
 80029a6:	ed97 7b00 	vldr	d7, [r7]
 80029aa:	ed9f 6b49 	vldr	d6, [pc, #292]	@ 8002ad0 <set_biases_based_on_sample_rate+0x138>
 80029ae:	ee27 7b06 	vmul.f64	d7, d7, d6
 80029b2:	ed87 7b04 	vstr	d7, [r7, #16]

	if (adc_sampling_rate <= 120000.0) {
 80029b6:	ed97 7b04 	vldr	d7, [r7, #16]
 80029ba:	ed9f 6b47 	vldr	d6, [pc, #284]	@ 8002ad8 <set_biases_based_on_sample_rate+0x140>
 80029be:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80029c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029c6:	d806      	bhi.n	80029d6 <set_biases_based_on_sample_rate+0x3e>
		*adc_buffer_bias = 32;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	2220      	movs	r2, #32
 80029cc:	601a      	str	r2, [r3, #0]
		*mux_bias = 40;
 80029ce:	68bb      	ldr	r3, [r7, #8]
 80029d0:	2228      	movs	r2, #40	@ 0x28
 80029d2:	601a      	str	r2, [r3, #0]
		*mux_bias = 7;
	} else {
		*adc_buffer_bias = 2;
		*mux_bias = 4;
	}
}
 80029d4:	e075      	b.n	8002ac2 <set_biases_based_on_sample_rate+0x12a>
	} else if (adc_sampling_rate <= 140000.0) {
 80029d6:	ed97 7b04 	vldr	d7, [r7, #16]
 80029da:	ed9f 6b41 	vldr	d6, [pc, #260]	@ 8002ae0 <set_biases_based_on_sample_rate+0x148>
 80029de:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80029e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029e6:	d806      	bhi.n	80029f6 <set_biases_based_on_sample_rate+0x5e>
		*adc_buffer_bias = 16;
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	2210      	movs	r2, #16
 80029ec:	601a      	str	r2, [r3, #0]
		*mux_bias = 40;
 80029ee:	68bb      	ldr	r3, [r7, #8]
 80029f0:	2228      	movs	r2, #40	@ 0x28
 80029f2:	601a      	str	r2, [r3, #0]
}
 80029f4:	e065      	b.n	8002ac2 <set_biases_based_on_sample_rate+0x12a>
	} else if (adc_sampling_rate <= 175000.0) {
 80029f6:	ed97 7b04 	vldr	d7, [r7, #16]
 80029fa:	ed9f 6b3b 	vldr	d6, [pc, #236]	@ 8002ae8 <set_biases_based_on_sample_rate+0x150>
 80029fe:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8002a02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a06:	d806      	bhi.n	8002a16 <set_biases_based_on_sample_rate+0x7e>
		*adc_buffer_bias = 8;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	2208      	movs	r2, #8
 8002a0c:	601a      	str	r2, [r3, #0]
		*mux_bias = 40;
 8002a0e:	68bb      	ldr	r3, [r7, #8]
 8002a10:	2228      	movs	r2, #40	@ 0x28
 8002a12:	601a      	str	r2, [r3, #0]
}
 8002a14:	e055      	b.n	8002ac2 <set_biases_based_on_sample_rate+0x12a>
	} else if (adc_sampling_rate <= 220000.0) {
 8002a16:	ed97 7b04 	vldr	d7, [r7, #16]
 8002a1a:	ed9f 6b35 	vldr	d6, [pc, #212]	@ 8002af0 <set_biases_based_on_sample_rate+0x158>
 8002a1e:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8002a22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a26:	d806      	bhi.n	8002a36 <set_biases_based_on_sample_rate+0x9e>
		*adc_buffer_bias = 8;
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	2208      	movs	r2, #8
 8002a2c:	601a      	str	r2, [r3, #0]
		*mux_bias = 32;
 8002a2e:	68bb      	ldr	r3, [r7, #8]
 8002a30:	2220      	movs	r2, #32
 8002a32:	601a      	str	r2, [r3, #0]
}
 8002a34:	e045      	b.n	8002ac2 <set_biases_based_on_sample_rate+0x12a>
	} else if (adc_sampling_rate <= 280000.0) {
 8002a36:	ed97 7b04 	vldr	d7, [r7, #16]
 8002a3a:	ed9f 6b2f 	vldr	d6, [pc, #188]	@ 8002af8 <set_biases_based_on_sample_rate+0x160>
 8002a3e:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8002a42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a46:	d806      	bhi.n	8002a56 <set_biases_based_on_sample_rate+0xbe>
		*adc_buffer_bias = 8;
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	2208      	movs	r2, #8
 8002a4c:	601a      	str	r2, [r3, #0]
		*mux_bias = 26;
 8002a4e:	68bb      	ldr	r3, [r7, #8]
 8002a50:	221a      	movs	r2, #26
 8002a52:	601a      	str	r2, [r3, #0]
}
 8002a54:	e035      	b.n	8002ac2 <set_biases_based_on_sample_rate+0x12a>
	} else if (adc_sampling_rate <= 350000.0) {
 8002a56:	ed97 7b04 	vldr	d7, [r7, #16]
 8002a5a:	ed9f 6b29 	vldr	d6, [pc, #164]	@ 8002b00 <set_biases_based_on_sample_rate+0x168>
 8002a5e:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8002a62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a66:	d806      	bhi.n	8002a76 <set_biases_based_on_sample_rate+0xde>
		*adc_buffer_bias = 4;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	2204      	movs	r2, #4
 8002a6c:	601a      	str	r2, [r3, #0]
		*mux_bias = 18;
 8002a6e:	68bb      	ldr	r3, [r7, #8]
 8002a70:	2212      	movs	r2, #18
 8002a72:	601a      	str	r2, [r3, #0]
}
 8002a74:	e025      	b.n	8002ac2 <set_biases_based_on_sample_rate+0x12a>
	} else if (adc_sampling_rate <= 440000.0) {
 8002a76:	ed97 7b04 	vldr	d7, [r7, #16]
 8002a7a:	ed9f 6b23 	vldr	d6, [pc, #140]	@ 8002b08 <set_biases_based_on_sample_rate+0x170>
 8002a7e:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8002a82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a86:	d806      	bhi.n	8002a96 <set_biases_based_on_sample_rate+0xfe>
		*adc_buffer_bias = 3;
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	2203      	movs	r2, #3
 8002a8c:	601a      	str	r2, [r3, #0]
		*mux_bias = 16;
 8002a8e:	68bb      	ldr	r3, [r7, #8]
 8002a90:	2210      	movs	r2, #16
 8002a92:	601a      	str	r2, [r3, #0]
}
 8002a94:	e015      	b.n	8002ac2 <set_biases_based_on_sample_rate+0x12a>
	} else if (adc_sampling_rate <= 525000.0) {
 8002a96:	ed97 7b04 	vldr	d7, [r7, #16]
 8002a9a:	ed9f 6b1d 	vldr	d6, [pc, #116]	@ 8002b10 <set_biases_based_on_sample_rate+0x178>
 8002a9e:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8002aa2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002aa6:	d806      	bhi.n	8002ab6 <set_biases_based_on_sample_rate+0x11e>
		*adc_buffer_bias = 3;
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	2203      	movs	r2, #3
 8002aac:	601a      	str	r2, [r3, #0]
		*mux_bias = 7;
 8002aae:	68bb      	ldr	r3, [r7, #8]
 8002ab0:	2207      	movs	r2, #7
 8002ab2:	601a      	str	r2, [r3, #0]
}
 8002ab4:	e005      	b.n	8002ac2 <set_biases_based_on_sample_rate+0x12a>
		*adc_buffer_bias = 2;
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	2202      	movs	r2, #2
 8002aba:	601a      	str	r2, [r3, #0]
		*mux_bias = 4;
 8002abc:	68bb      	ldr	r3, [r7, #8]
 8002abe:	2204      	movs	r2, #4
 8002ac0:	601a      	str	r2, [r3, #0]
}
 8002ac2:	bf00      	nop
 8002ac4:	371c      	adds	r7, #28
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002acc:	4770      	bx	lr
 8002ace:	bf00      	nop
 8002ad0:	00000000 	.word	0x00000000
 8002ad4:	40418000 	.word	0x40418000
 8002ad8:	00000000 	.word	0x00000000
 8002adc:	40fd4c00 	.word	0x40fd4c00
 8002ae0:	00000000 	.word	0x00000000
 8002ae4:	41011700 	.word	0x41011700
 8002ae8:	00000000 	.word	0x00000000
 8002aec:	41055cc0 	.word	0x41055cc0
 8002af0:	00000000 	.word	0x00000000
 8002af4:	410adb00 	.word	0x410adb00
 8002af8:	00000000 	.word	0x00000000
 8002afc:	41111700 	.word	0x41111700
 8002b00:	00000000 	.word	0x00000000
 8002b04:	41155cc0 	.word	0x41155cc0
 8002b08:	00000000 	.word	0x00000000
 8002b0c:	411adb00 	.word	0x411adb00
 8002b10:	00000000 	.word	0x00000000
 8002b14:	41200590 	.word	0x41200590

08002b18 <get_register_value>:


// Return the value of a selected RAM register (0-21) on the RHD2164 chip,
// based on the current register variables in RHDConfigParameters.
uint16_t get_register_value(RHDConfigParameters *p, int reg)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	b085      	sub	sp, #20
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
 8002b20:	6039      	str	r1, [r7, #0]
	int regout;
	const int ZcheckDac = 128;  // midrange
 8002b22:	2380      	movs	r3, #128	@ 0x80
 8002b24:	60bb      	str	r3, [r7, #8]

	switch (reg) {
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	2b15      	cmp	r3, #21
 8002b2a:	f200 8217 	bhi.w	8002f5c <get_register_value+0x444>
 8002b2e:	a201      	add	r2, pc, #4	@ (adr r2, 8002b34 <get_register_value+0x1c>)
 8002b30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b34:	08002b8d 	.word	0x08002b8d
 8002b38:	08002bb7 	.word	0x08002bb7
 8002b3c:	08002bc7 	.word	0x08002bc7
 8002b40:	08002bcf 	.word	0x08002bcf
 8002b44:	08002bff 	.word	0x08002bff
 8002b48:	08002c27 	.word	0x08002c27
 8002b4c:	08002c57 	.word	0x08002c57
 8002b50:	08002c5d 	.word	0x08002c5d
 8002b54:	08002c65 	.word	0x08002c65
 8002b58:	08002c77 	.word	0x08002c77
 8002b5c:	08002c89 	.word	0x08002c89
 8002b60:	08002c9b 	.word	0x08002c9b
 8002b64:	08002cad 	.word	0x08002cad
 8002b68:	08002cbf 	.word	0x08002cbf
 8002b6c:	08002cdd 	.word	0x08002cdd
 8002b70:	08002d2d 	.word	0x08002d2d
 8002b74:	08002d7d 	.word	0x08002d7d
 8002b78:	08002dcd 	.word	0x08002dcd
 8002b7c:	08002e1d 	.word	0x08002e1d
 8002b80:	08002e6d 	.word	0x08002e6d
 8002b84:	08002ebd 	.word	0x08002ebd
 8002b88:	08002f0d 	.word	0x08002f0d
	case 0:
		regout = (p->adc_reference_bw << 6) + (p->amp_fast_settle << 5) + (p->amp_vref_enable << 4) +
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	689b      	ldr	r3, [r3, #8]
 8002b90:	019a      	lsls	r2, r3, #6
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	f8d3 31a0 	ldr.w	r3, [r3, #416]	@ 0x1a0
 8002b98:	015b      	lsls	r3, r3, #5
 8002b9a:	441a      	add	r2, r3
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	68db      	ldr	r3, [r3, #12]
 8002ba0:	011b      	lsls	r3, r3, #4
 8002ba2:	441a      	add	r2, r3
			(p->adc_comparator_bias << 2) + p->adc_comparator_select;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	691b      	ldr	r3, [r3, #16]
 8002ba8:	009b      	lsls	r3, r3, #2
		regout = (p->adc_reference_bw << 6) + (p->amp_fast_settle << 5) + (p->amp_vref_enable << 4) +
 8002baa:	441a      	add	r2, r3
			(p->adc_comparator_bias << 2) + p->adc_comparator_select;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	695b      	ldr	r3, [r3, #20]
		regout = (p->adc_reference_bw << 6) + (p->amp_fast_settle << 5) + (p->amp_vref_enable << 4) +
 8002bb0:	4413      	add	r3, r2
 8002bb2:	60fb      	str	r3, [r7, #12]
		break;
 8002bb4:	e1d4      	b.n	8002f60 <get_register_value+0x448>

	case 1:
		regout = (p->vdd_sense_enable << 6) + p->adc_buffer_bias;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	699b      	ldr	r3, [r3, #24]
 8002bba:	019a      	lsls	r2, r3, #6
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	69db      	ldr	r3, [r3, #28]
 8002bc0:	4413      	add	r3, r2
 8002bc2:	60fb      	str	r3, [r7, #12]
		break;
 8002bc4:	e1cc      	b.n	8002f60 <get_register_value+0x448>

	case 2:
		regout = p->mux_bias;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6a1b      	ldr	r3, [r3, #32]
 8002bca:	60fb      	str	r3, [r7, #12]
		break;
 8002bcc:	e1c8      	b.n	8002f60 <get_register_value+0x448>

	case 3:
		regout = (p->mux_load << 5) + (p->temp_S2 << 4) + (p->temp_S1 << 3) + (p->temp_en << 2) +
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bd2:	015a      	lsls	r2, r3, #5
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bd8:	011b      	lsls	r3, r3, #4
 8002bda:	441a      	add	r2, r3
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002be0:	00db      	lsls	r3, r3, #3
 8002be2:	441a      	add	r2, r3
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002be8:	009b      	lsls	r3, r3, #2
 8002bea:	441a      	add	r2, r3
			(p->digOut_hiZ << 1) + p->digOut;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bf0:	005b      	lsls	r3, r3, #1
		regout = (p->mux_load << 5) + (p->temp_S2 << 4) + (p->temp_S1 << 3) + (p->temp_en << 2) +
 8002bf2:	441a      	add	r2, r3
			(p->digOut_hiZ << 1) + p->digOut;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
		regout = (p->mux_load << 5) + (p->temp_S2 << 4) + (p->temp_S1 << 3) + (p->temp_en << 2) +
 8002bf8:	4413      	add	r3, r2
 8002bfa:	60fb      	str	r3, [r7, #12]
		break;
 8002bfc:	e1b0      	b.n	8002f60 <get_register_value+0x448>

	case 4:
		regout = (p->weak_miso << 7) + (p->twos_comp << 6) + (p->abs_mode << 5) + (p->DSP_en << 4) +
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c02:	01da      	lsls	r2, r3, #7
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c08:	019b      	lsls	r3, r3, #6
 8002c0a:	441a      	add	r2, r3
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c10:	015b      	lsls	r3, r3, #5
 8002c12:	441a      	add	r2, r3
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c18:	011b      	lsls	r3, r3, #4
 8002c1a:	441a      	add	r2, r3
			(p->DSP_cutoff_freq);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
		regout = (p->weak_miso << 7) + (p->twos_comp << 6) + (p->abs_mode << 5) + (p->DSP_en << 4) +
 8002c20:	4413      	add	r3, r2
 8002c22:	60fb      	str	r3, [r7, #12]
		break;
 8002c24:	e19c      	b.n	8002f60 <get_register_value+0x448>

	case 5:
		regout = (p->zcheck_DAC_power << 6) + (p->zcheck_load << 5) + (p->zcheck_scale << 3) +
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c2a:	019a      	lsls	r2, r3, #6
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c30:	015b      	lsls	r3, r3, #5
 8002c32:	441a      	add	r2, r3
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c38:	00db      	lsls	r3, r3, #3
 8002c3a:	441a      	add	r2, r3
			(p->zcheck_conn_all << 2) + (p->zcheck_sel_pol << 1) + p->zcheck_en;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c40:	009b      	lsls	r3, r3, #2
		regout = (p->zcheck_DAC_power << 6) + (p->zcheck_load << 5) + (p->zcheck_scale << 3) +
 8002c42:	441a      	add	r2, r3
			(p->zcheck_conn_all << 2) + (p->zcheck_sel_pol << 1) + p->zcheck_en;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c48:	005b      	lsls	r3, r3, #1
 8002c4a:	441a      	add	r2, r3
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
		regout = (p->zcheck_DAC_power << 6) + (p->zcheck_load << 5) + (p->zcheck_scale << 3) +
 8002c50:	4413      	add	r3, r2
 8002c52:	60fb      	str	r3, [r7, #12]
		break;
 8002c54:	e184      	b.n	8002f60 <get_register_value+0x448>

	case 6:
		regout = ZcheckDac;
 8002c56:	68bb      	ldr	r3, [r7, #8]
 8002c58:	60fb      	str	r3, [r7, #12]
		break;
 8002c5a:	e181      	b.n	8002f60 <get_register_value+0x448>

	case 7:
		regout = p->zcheck_select;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002c60:	60fb      	str	r3, [r7, #12]
		break;
 8002c62:	e17d      	b.n	8002f60 <get_register_value+0x448>

	case 8:
		regout = (p->off_chip_RH1 << 7) + p->rH1_DAC1;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002c68:	01da      	lsls	r2, r3, #7
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002c70:	4413      	add	r3, r2
 8002c72:	60fb      	str	r3, [r7, #12]
		break;
 8002c74:	e174      	b.n	8002f60 <get_register_value+0x448>

	case 9:
		regout = (p->adc_Aux1_en << 7) + p->rH1_DAC2;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002c7a:	01da      	lsls	r2, r3, #7
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c82:	4413      	add	r3, r2
 8002c84:	60fb      	str	r3, [r7, #12]
		break;
 8002c86:	e16b      	b.n	8002f60 <get_register_value+0x448>

	case 10:
		regout = (p->off_chip_RH2 << 7) + p->rH2_DAC1;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c8c:	01da      	lsls	r2, r3, #7
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002c94:	4413      	add	r3, r2
 8002c96:	60fb      	str	r3, [r7, #12]
		break;
 8002c98:	e162      	b.n	8002f60 <get_register_value+0x448>

	case 11:
		regout = (p->adc_Aux2_en << 7) + p->rH2_DAC2;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002c9e:	01da      	lsls	r2, r3, #7
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ca6:	4413      	add	r3, r2
 8002ca8:	60fb      	str	r3, [r7, #12]
		break;
 8002caa:	e159      	b.n	8002f60 <get_register_value+0x448>

	case 12:
		regout = (p->off_chip_RL << 7) + p->rL_DAC1;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002cb0:	01da      	lsls	r2, r3, #7
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002cb8:	4413      	add	r3, r2
 8002cba:	60fb      	str	r3, [r7, #12]
		break;
 8002cbc:	e150      	b.n	8002f60 <get_register_value+0x448>

	case 13:
		regout = (p->adc_Aux3_en << 7) + (p->rL_DAC3 << 6) + p->rL_DAC2;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002cc4:	01da      	lsls	r2, r3, #7
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002ccc:	019b      	lsls	r3, r3, #6
 8002cce:	441a      	add	r2, r3
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002cd6:	4413      	add	r3, r2
 8002cd8:	60fb      	str	r3, [r7, #12]
		break;
 8002cda:	e141      	b.n	8002f60 <get_register_value+0x448>

	case 14:
		regout = (p->amp_pwr[7] << 7) + (p->amp_pwr[6] << 6) + (p->amp_pwr[5] << 5) + (p->amp_pwr[4] << 4) +
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8002ce2:	01da      	lsls	r2, r3, #7
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8002cea:	019b      	lsls	r3, r3, #6
 8002cec:	441a      	add	r2, r3
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002cf4:	015b      	lsls	r3, r3, #5
 8002cf6:	441a      	add	r2, r3
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8002cfe:	011b      	lsls	r3, r3, #4
 8002d00:	441a      	add	r2, r3
			(p->amp_pwr[3] << 3) + (p->amp_pwr[2] << 2) + (p->amp_pwr[1] << 1) + p->amp_pwr[0];
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8002d08:	00db      	lsls	r3, r3, #3
		regout = (p->amp_pwr[7] << 7) + (p->amp_pwr[6] << 6) + (p->amp_pwr[5] << 5) + (p->amp_pwr[4] << 4) +
 8002d0a:	441a      	add	r2, r3
			(p->amp_pwr[3] << 3) + (p->amp_pwr[2] << 2) + (p->amp_pwr[1] << 1) + p->amp_pwr[0];
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002d12:	009b      	lsls	r3, r3, #2
 8002d14:	441a      	add	r2, r3
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002d1c:	005b      	lsls	r3, r3, #1
 8002d1e:	441a      	add	r2, r3
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
		regout = (p->amp_pwr[7] << 7) + (p->amp_pwr[6] << 6) + (p->amp_pwr[5] << 5) + (p->amp_pwr[4] << 4) +
 8002d26:	4413      	add	r3, r2
 8002d28:	60fb      	str	r3, [r7, #12]
		break;
 8002d2a:	e119      	b.n	8002f60 <get_register_value+0x448>

	case 15:
		regout = (p->amp_pwr[15] << 7) + (p->amp_pwr[14] << 6) + (p->amp_pwr[13] << 5) + (p->amp_pwr[12] << 4) +
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002d32:	01da      	lsls	r2, r3, #7
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002d3a:	019b      	lsls	r3, r3, #6
 8002d3c:	441a      	add	r2, r3
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002d44:	015b      	lsls	r3, r3, #5
 8002d46:	441a      	add	r2, r3
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8002d4e:	011b      	lsls	r3, r3, #4
 8002d50:	441a      	add	r2, r3
			(p->amp_pwr[11] << 3) + (p->amp_pwr[10] << 2) + (p->amp_pwr[9] << 1) + p->amp_pwr[8];
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8002d58:	00db      	lsls	r3, r3, #3
		regout = (p->amp_pwr[15] << 7) + (p->amp_pwr[14] << 6) + (p->amp_pwr[13] << 5) + (p->amp_pwr[12] << 4) +
 8002d5a:	441a      	add	r2, r3
			(p->amp_pwr[11] << 3) + (p->amp_pwr[10] << 2) + (p->amp_pwr[9] << 1) + p->amp_pwr[8];
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8002d62:	009b      	lsls	r3, r3, #2
 8002d64:	441a      	add	r2, r3
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8002d6c:	005b      	lsls	r3, r3, #1
 8002d6e:	441a      	add	r2, r3
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
		regout = (p->amp_pwr[15] << 7) + (p->amp_pwr[14] << 6) + (p->amp_pwr[13] << 5) + (p->amp_pwr[12] << 4) +
 8002d76:	4413      	add	r3, r2
 8002d78:	60fb      	str	r3, [r7, #12]
		break;
 8002d7a:	e0f1      	b.n	8002f60 <get_register_value+0x448>

	case 16:
		regout = (p->amp_pwr[23] << 7) + (p->amp_pwr[22] << 6) + (p->amp_pwr[21] << 5) + (p->amp_pwr[20] << 4) +
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 8002d82:	01da      	lsls	r2, r3, #7
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8002d8a:	019b      	lsls	r3, r3, #6
 8002d8c:	441a      	add	r2, r3
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002d94:	015b      	lsls	r3, r3, #5
 8002d96:	441a      	add	r2, r3
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002d9e:	011b      	lsls	r3, r3, #4
 8002da0:	441a      	add	r2, r3
			(p->amp_pwr[19] << 3) + (p->amp_pwr[18] << 2) + (p->amp_pwr[17] << 1) + p->amp_pwr[16];
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8002da8:	00db      	lsls	r3, r3, #3
		regout = (p->amp_pwr[23] << 7) + (p->amp_pwr[22] << 6) + (p->amp_pwr[21] << 5) + (p->amp_pwr[20] << 4) +
 8002daa:	441a      	add	r2, r3
			(p->amp_pwr[19] << 3) + (p->amp_pwr[18] << 2) + (p->amp_pwr[17] << 1) + p->amp_pwr[16];
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002db2:	009b      	lsls	r3, r3, #2
 8002db4:	441a      	add	r2, r3
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002dbc:	005b      	lsls	r3, r3, #1
 8002dbe:	441a      	add	r2, r3
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
		regout = (p->amp_pwr[23] << 7) + (p->amp_pwr[22] << 6) + (p->amp_pwr[21] << 5) + (p->amp_pwr[20] << 4) +
 8002dc6:	4413      	add	r3, r2
 8002dc8:	60fb      	str	r3, [r7, #12]
		break;
 8002dca:	e0c9      	b.n	8002f60 <get_register_value+0x448>

	case 17:
		regout = (p->amp_pwr[31] << 7) + (p->amp_pwr[30] << 6) + (p->amp_pwr[29] << 5) + (p->amp_pwr[28] << 4) +
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 8002dd2:	01da      	lsls	r2, r3, #7
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
 8002dda:	019b      	lsls	r3, r3, #6
 8002ddc:	441a      	add	r2, r3
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8002de4:	015b      	lsls	r3, r3, #5
 8002de6:	441a      	add	r2, r3
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8002dee:	011b      	lsls	r3, r3, #4
 8002df0:	441a      	add	r2, r3
			(p->amp_pwr[27] << 3) + (p->amp_pwr[26] << 2) + (p->amp_pwr[25] << 1) + p->amp_pwr[24];
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8002df8:	00db      	lsls	r3, r3, #3
		regout = (p->amp_pwr[31] << 7) + (p->amp_pwr[30] << 6) + (p->amp_pwr[29] << 5) + (p->amp_pwr[28] << 4) +
 8002dfa:	441a      	add	r2, r3
			(p->amp_pwr[27] << 3) + (p->amp_pwr[26] << 2) + (p->amp_pwr[25] << 1) + p->amp_pwr[24];
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002e02:	009b      	lsls	r3, r3, #2
 8002e04:	441a      	add	r2, r3
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8002e0c:	005b      	lsls	r3, r3, #1
 8002e0e:	441a      	add	r2, r3
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
		regout = (p->amp_pwr[31] << 7) + (p->amp_pwr[30] << 6) + (p->amp_pwr[29] << 5) + (p->amp_pwr[28] << 4) +
 8002e16:	4413      	add	r3, r2
 8002e18:	60fb      	str	r3, [r7, #12]
		break;
 8002e1a:	e0a1      	b.n	8002f60 <get_register_value+0x448>

	case 18:
		regout = (p->amp_pwr[39] << 7) + (p->amp_pwr[38] << 6) + (p->amp_pwr[37] << 5) + (p->amp_pwr[36] << 4) +
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	f8d3 313c 	ldr.w	r3, [r3, #316]	@ 0x13c
 8002e22:	01da      	lsls	r2, r3, #7
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
 8002e2a:	019b      	lsls	r3, r3, #6
 8002e2c:	441a      	add	r2, r3
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8002e34:	015b      	lsls	r3, r3, #5
 8002e36:	441a      	add	r2, r3
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	f8d3 3130 	ldr.w	r3, [r3, #304]	@ 0x130
 8002e3e:	011b      	lsls	r3, r3, #4
 8002e40:	441a      	add	r2, r3
			(p->amp_pwr[35] << 3) + (p->amp_pwr[34] << 2) + (p->amp_pwr[33] << 1) + p->amp_pwr[32];
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	f8d3 312c 	ldr.w	r3, [r3, #300]	@ 0x12c
 8002e48:	00db      	lsls	r3, r3, #3
		regout = (p->amp_pwr[39] << 7) + (p->amp_pwr[38] << 6) + (p->amp_pwr[37] << 5) + (p->amp_pwr[36] << 4) +
 8002e4a:	441a      	add	r2, r3
			(p->amp_pwr[35] << 3) + (p->amp_pwr[34] << 2) + (p->amp_pwr[33] << 1) + p->amp_pwr[32];
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	f8d3 3128 	ldr.w	r3, [r3, #296]	@ 0x128
 8002e52:	009b      	lsls	r3, r3, #2
 8002e54:	441a      	add	r2, r3
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8002e5c:	005b      	lsls	r3, r3, #1
 8002e5e:	441a      	add	r2, r3
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
		regout = (p->amp_pwr[39] << 7) + (p->amp_pwr[38] << 6) + (p->amp_pwr[37] << 5) + (p->amp_pwr[36] << 4) +
 8002e66:	4413      	add	r3, r2
 8002e68:	60fb      	str	r3, [r7, #12]
		break;
 8002e6a:	e079      	b.n	8002f60 <get_register_value+0x448>

	case 19:
		regout = (p->amp_pwr[47] << 7) + (p->amp_pwr[46] << 6) + (p->amp_pwr[45] << 5) + (p->amp_pwr[44] << 4) +
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
 8002e72:	01da      	lsls	r2, r3, #7
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	f8d3 3158 	ldr.w	r3, [r3, #344]	@ 0x158
 8002e7a:	019b      	lsls	r3, r3, #6
 8002e7c:	441a      	add	r2, r3
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8002e84:	015b      	lsls	r3, r3, #5
 8002e86:	441a      	add	r2, r3
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8002e8e:	011b      	lsls	r3, r3, #4
 8002e90:	441a      	add	r2, r3
			(p->amp_pwr[43] << 3) + (p->amp_pwr[42] << 2) + (p->amp_pwr[41] << 1) + p->amp_pwr[40];
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
 8002e98:	00db      	lsls	r3, r3, #3
		regout = (p->amp_pwr[47] << 7) + (p->amp_pwr[46] << 6) + (p->amp_pwr[45] << 5) + (p->amp_pwr[44] << 4) +
 8002e9a:	441a      	add	r2, r3
			(p->amp_pwr[43] << 3) + (p->amp_pwr[42] << 2) + (p->amp_pwr[41] << 1) + p->amp_pwr[40];
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8002ea2:	009b      	lsls	r3, r3, #2
 8002ea4:	441a      	add	r2, r3
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
 8002eac:	005b      	lsls	r3, r3, #1
 8002eae:	441a      	add	r2, r3
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
		regout = (p->amp_pwr[47] << 7) + (p->amp_pwr[46] << 6) + (p->amp_pwr[45] << 5) + (p->amp_pwr[44] << 4) +
 8002eb6:	4413      	add	r3, r2
 8002eb8:	60fb      	str	r3, [r7, #12]
		break;
 8002eba:	e051      	b.n	8002f60 <get_register_value+0x448>

	case 20:
		regout = (p->amp_pwr[55] << 7) + (p->amp_pwr[54] << 6) + (p->amp_pwr[53] << 5) + (p->amp_pwr[52] << 4) +
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	f8d3 317c 	ldr.w	r3, [r3, #380]	@ 0x17c
 8002ec2:	01da      	lsls	r2, r3, #7
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
 8002eca:	019b      	lsls	r3, r3, #6
 8002ecc:	441a      	add	r2, r3
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
 8002ed4:	015b      	lsls	r3, r3, #5
 8002ed6:	441a      	add	r2, r3
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
 8002ede:	011b      	lsls	r3, r3, #4
 8002ee0:	441a      	add	r2, r3
			(p->amp_pwr[51] << 3) + (p->amp_pwr[50] << 2) + (p->amp_pwr[49] << 1) + p->amp_pwr[48];
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	f8d3 316c 	ldr.w	r3, [r3, #364]	@ 0x16c
 8002ee8:	00db      	lsls	r3, r3, #3
		regout = (p->amp_pwr[55] << 7) + (p->amp_pwr[54] << 6) + (p->amp_pwr[53] << 5) + (p->amp_pwr[52] << 4) +
 8002eea:	441a      	add	r2, r3
			(p->amp_pwr[51] << 3) + (p->amp_pwr[50] << 2) + (p->amp_pwr[49] << 1) + p->amp_pwr[48];
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	f8d3 3168 	ldr.w	r3, [r3, #360]	@ 0x168
 8002ef2:	009b      	lsls	r3, r3, #2
 8002ef4:	441a      	add	r2, r3
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
 8002efc:	005b      	lsls	r3, r3, #1
 8002efe:	441a      	add	r2, r3
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
		regout = (p->amp_pwr[55] << 7) + (p->amp_pwr[54] << 6) + (p->amp_pwr[53] << 5) + (p->amp_pwr[52] << 4) +
 8002f06:	4413      	add	r3, r2
 8002f08:	60fb      	str	r3, [r7, #12]
		break;
 8002f0a:	e029      	b.n	8002f60 <get_register_value+0x448>

	case 21:
		regout = (p->amp_pwr[63] << 7) + (p->amp_pwr[62] << 6) + (p->amp_pwr[61] << 5) + (p->amp_pwr[60] << 4) +
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	f8d3 319c 	ldr.w	r3, [r3, #412]	@ 0x19c
 8002f12:	01da      	lsls	r2, r3, #7
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	f8d3 3198 	ldr.w	r3, [r3, #408]	@ 0x198
 8002f1a:	019b      	lsls	r3, r3, #6
 8002f1c:	441a      	add	r2, r3
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	f8d3 3194 	ldr.w	r3, [r3, #404]	@ 0x194
 8002f24:	015b      	lsls	r3, r3, #5
 8002f26:	441a      	add	r2, r3
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	f8d3 3190 	ldr.w	r3, [r3, #400]	@ 0x190
 8002f2e:	011b      	lsls	r3, r3, #4
 8002f30:	441a      	add	r2, r3
			(p->amp_pwr[59] << 3) + (p->amp_pwr[58] << 2) + (p->amp_pwr[57] << 1) + p->amp_pwr[56];
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	f8d3 318c 	ldr.w	r3, [r3, #396]	@ 0x18c
 8002f38:	00db      	lsls	r3, r3, #3
		regout = (p->amp_pwr[63] << 7) + (p->amp_pwr[62] << 6) + (p->amp_pwr[61] << 5) + (p->amp_pwr[60] << 4) +
 8002f3a:	441a      	add	r2, r3
			(p->amp_pwr[59] << 3) + (p->amp_pwr[58] << 2) + (p->amp_pwr[57] << 1) + p->amp_pwr[56];
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
 8002f42:	009b      	lsls	r3, r3, #2
 8002f44:	441a      	add	r2, r3
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
 8002f4c:	005b      	lsls	r3, r3, #1
 8002f4e:	441a      	add	r2, r3
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	f8d3 3180 	ldr.w	r3, [r3, #384]	@ 0x180
		regout = (p->amp_pwr[63] << 7) + (p->amp_pwr[62] << 6) + (p->amp_pwr[61] << 5) + (p->amp_pwr[60] << 4) +
 8002f56:	4413      	add	r3, r2
 8002f58:	60fb      	str	r3, [r7, #12]
		break;
 8002f5a:	e001      	b.n	8002f60 <get_register_value+0x448>

	default:
		regout = 0;
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	60fb      	str	r3, [r7, #12]
	}
	return regout;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	b29b      	uxth	r3, r3
}
 8002f64:	4618      	mov	r0, r3
 8002f66:	3714      	adds	r7, #20
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6e:	4770      	bx	lr

08002f70 <convert_command>:
// A special case with channel = 63 can be used to cycle through successive amplifier channels,
// so long as at least one defined-channel convert command is called first.
// Once sent, SPI returns (2 commands later) the 16-bit result of this conversion.
// Command: 00_C[5]-C[0]_0000000H for channel C and hBit H
// Result:  A[15]-A[0] for ADC conversion output A
uint16_t convert_command(uint8_t channel, uint8_t h_bit) {
 8002f70:	b480      	push	{r7}
 8002f72:	b085      	sub	sp, #20
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	4603      	mov	r3, r0
 8002f78:	460a      	mov	r2, r1
 8002f7a:	71fb      	strb	r3, [r7, #7]
 8002f7c:	4613      	mov	r3, r2
 8002f7e:	71bb      	strb	r3, [r7, #6]
	const uint16_t convert_mask = 0b0000000000000000;
 8002f80:	2300      	movs	r3, #0
 8002f82:	81fb      	strh	r3, [r7, #14]
	const uint16_t channel_mask = channel << 8;
 8002f84:	79fb      	ldrb	r3, [r7, #7]
 8002f86:	b29b      	uxth	r3, r3
 8002f88:	021b      	lsls	r3, r3, #8
 8002f8a:	81bb      	strh	r3, [r7, #12]
	const uint16_t h_bit_mask = (uint16_t) h_bit;
 8002f8c:	79bb      	ldrb	r3, [r7, #6]
 8002f8e:	817b      	strh	r3, [r7, #10]
	return convert_mask | channel_mask | h_bit_mask;
 8002f90:	89fa      	ldrh	r2, [r7, #14]
 8002f92:	89bb      	ldrh	r3, [r7, #12]
 8002f94:	4313      	orrs	r3, r2
 8002f96:	b29a      	uxth	r2, r3
 8002f98:	897b      	ldrh	r3, [r7, #10]
 8002f9a:	4313      	orrs	r3, r2
 8002f9c:	b29b      	uxth	r3, r3
}
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	3714      	adds	r7, #20
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa8:	4770      	bx	lr

08002faa <calibrate_command>:
// These dummy commands are not executed (unless another calibration command is sent, which resets the process).
// During the entire 9-command process, the results are all 0s except the for the MSB.
// The MSB will be 0 if 2's complement mode is enabled (see Register 4), otherwise it will be 1.
// Command: 01010101_00000000
// Result:  *0000000_00000000 where * depends on 2's complement mode
uint16_t calibrate_command() {
 8002faa:	b480      	push	{r7}
 8002fac:	af00      	add	r7, sp, #0
	return 0b0101010100000000;
 8002fae:	f44f 43aa 	mov.w	r3, #21760	@ 0x5500
}
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fba:	4770      	bx	lr

08002fbc <write_command>:
// echoed data that was written (to verify reception of correct data).
// Any attempt to write to a read-only register (or non-existent register) will produce this same result,
// but data will not be written to that register.
// Command: 10_R[5]-R[0]_D[7]-D[0]
// Result:  11111111_D[7]-D[0]
uint16_t write_command(uint8_t reg_addr, uint8_t data) {
 8002fbc:	b480      	push	{r7}
 8002fbe:	b085      	sub	sp, #20
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	460a      	mov	r2, r1
 8002fc6:	71fb      	strb	r3, [r7, #7]
 8002fc8:	4613      	mov	r3, r2
 8002fca:	71bb      	strb	r3, [r7, #6]
	const uint16_t read_mask = 0b1000000000000000;
 8002fcc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002fd0:	81fb      	strh	r3, [r7, #14]
	const uint16_t reg_mask = reg_addr << 8;
 8002fd2:	79fb      	ldrb	r3, [r7, #7]
 8002fd4:	b29b      	uxth	r3, r3
 8002fd6:	021b      	lsls	r3, r3, #8
 8002fd8:	81bb      	strh	r3, [r7, #12]
	return read_mask | reg_mask | (uint16_t) data;
 8002fda:	89fa      	ldrh	r2, [r7, #14]
 8002fdc:	89bb      	ldrh	r3, [r7, #12]
 8002fde:	4313      	orrs	r3, r2
 8002fe0:	b29a      	uxth	r2, r3
 8002fe2:	79bb      	ldrb	r3, [r7, #6]
 8002fe4:	b29b      	uxth	r3, r3
 8002fe6:	4313      	orrs	r3, r2
 8002fe8:	b29b      	uxth	r3, r3
}
 8002fea:	4618      	mov	r0, r3
 8002fec:	3714      	adds	r7, #20
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff4:	4770      	bx	lr

08002ff6 <read_command>:

// Read contents of register.
// Once sent, SPI returns (2 commands later) 8 MSBs of 0s, and 8 LSBs of the read data.
// Command: 11_R[5]-R[0]_00000000
// Result:  00000000_D[7]-D[0]
uint16_t read_command(uint8_t reg_addr) {
 8002ff6:	b480      	push	{r7}
 8002ff8:	b085      	sub	sp, #20
 8002ffa:	af00      	add	r7, sp, #0
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	71fb      	strb	r3, [r7, #7]
	const uint16_t read_mask = 0b1100000000000000;
 8003000:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8003004:	81fb      	strh	r3, [r7, #14]
	const uint16_t reg_mask = reg_addr << 8;
 8003006:	79fb      	ldrb	r3, [r7, #7]
 8003008:	b29b      	uxth	r3, r3
 800300a:	021b      	lsls	r3, r3, #8
 800300c:	81bb      	strh	r3, [r7, #12]
	return read_mask | reg_mask;
 800300e:	89fa      	ldrh	r2, [r7, #14]
 8003010:	89bb      	ldrh	r3, [r7, #12]
 8003012:	4313      	orrs	r3, r2
 8003014:	b29b      	uxth	r3, r3
}
 8003016:	4618      	mov	r0, r3
 8003018:	3714      	adds	r7, #20
 800301a:	46bd      	mov	sp, r7
 800301c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003020:	4770      	bx	lr
	...

08003024 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003024:	b480      	push	{r7}
 8003026:	b083      	sub	sp, #12
 8003028:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800302a:	4b0a      	ldr	r3, [pc, #40]	@ (8003054 <HAL_MspInit+0x30>)
 800302c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003030:	4a08      	ldr	r2, [pc, #32]	@ (8003054 <HAL_MspInit+0x30>)
 8003032:	f043 0302 	orr.w	r3, r3, #2
 8003036:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800303a:	4b06      	ldr	r3, [pc, #24]	@ (8003054 <HAL_MspInit+0x30>)
 800303c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003040:	f003 0302 	and.w	r3, r3, #2
 8003044:	607b      	str	r3, [r7, #4]
 8003046:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003048:	bf00      	nop
 800304a:	370c      	adds	r7, #12
 800304c:	46bd      	mov	sp, r7
 800304e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003052:	4770      	bx	lr
 8003054:	58024400 	.word	0x58024400

08003058 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b08e      	sub	sp, #56	@ 0x38
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003060:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003064:	2200      	movs	r2, #0
 8003066:	601a      	str	r2, [r3, #0]
 8003068:	605a      	str	r2, [r3, #4]
 800306a:	609a      	str	r2, [r3, #8]
 800306c:	60da      	str	r2, [r3, #12]
 800306e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4a94      	ldr	r2, [pc, #592]	@ (80032c8 <HAL_SPI_MspInit+0x270>)
 8003076:	4293      	cmp	r3, r2
 8003078:	f040 8087 	bne.w	800318a <HAL_SPI_MspInit+0x132>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800307c:	4b93      	ldr	r3, [pc, #588]	@ (80032cc <HAL_SPI_MspInit+0x274>)
 800307e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003082:	4a92      	ldr	r2, [pc, #584]	@ (80032cc <HAL_SPI_MspInit+0x274>)
 8003084:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003088:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800308c:	4b8f      	ldr	r3, [pc, #572]	@ (80032cc <HAL_SPI_MspInit+0x274>)
 800308e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003092:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003096:	623b      	str	r3, [r7, #32]
 8003098:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800309a:	4b8c      	ldr	r3, [pc, #560]	@ (80032cc <HAL_SPI_MspInit+0x274>)
 800309c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80030a0:	4a8a      	ldr	r2, [pc, #552]	@ (80032cc <HAL_SPI_MspInit+0x274>)
 80030a2:	f043 0301 	orr.w	r3, r3, #1
 80030a6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80030aa:	4b88      	ldr	r3, [pc, #544]	@ (80032cc <HAL_SPI_MspInit+0x274>)
 80030ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80030b0:	f003 0301 	and.w	r3, r3, #1
 80030b4:	61fb      	str	r3, [r7, #28]
 80030b6:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80030b8:	4b84      	ldr	r3, [pc, #528]	@ (80032cc <HAL_SPI_MspInit+0x274>)
 80030ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80030be:	4a83      	ldr	r2, [pc, #524]	@ (80032cc <HAL_SPI_MspInit+0x274>)
 80030c0:	f043 0308 	orr.w	r3, r3, #8
 80030c4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80030c8:	4b80      	ldr	r3, [pc, #512]	@ (80032cc <HAL_SPI_MspInit+0x274>)
 80030ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80030ce:	f003 0308 	and.w	r3, r3, #8
 80030d2:	61bb      	str	r3, [r7, #24]
 80030d4:	69bb      	ldr	r3, [r7, #24]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA15(JTDI)     ------> SPI1_NSS
    PD7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_15;
 80030d6:	f248 0320 	movw	r3, #32800	@ 0x8020
 80030da:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030dc:	2302      	movs	r3, #2
 80030de:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030e0:	2300      	movs	r3, #0
 80030e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030e4:	2303      	movs	r3, #3
 80030e6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80030e8:	2305      	movs	r3, #5
 80030ea:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030ec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80030f0:	4619      	mov	r1, r3
 80030f2:	4877      	ldr	r0, [pc, #476]	@ (80032d0 <HAL_SPI_MspInit+0x278>)
 80030f4:	f003 fd66 	bl	8006bc4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80030f8:	2380      	movs	r3, #128	@ 0x80
 80030fa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030fc:	2302      	movs	r3, #2
 80030fe:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003100:	2300      	movs	r3, #0
 8003102:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003104:	2303      	movs	r3, #3
 8003106:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003108:	2305      	movs	r3, #5
 800310a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800310c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003110:	4619      	mov	r1, r3
 8003112:	4870      	ldr	r0, [pc, #448]	@ (80032d4 <HAL_SPI_MspInit+0x27c>)
 8003114:	f003 fd56 	bl	8006bc4 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Stream0;
 8003118:	4b6f      	ldr	r3, [pc, #444]	@ (80032d8 <HAL_SPI_MspInit+0x280>)
 800311a:	4a70      	ldr	r2, [pc, #448]	@ (80032dc <HAL_SPI_MspInit+0x284>)
 800311c:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 800311e:	4b6e      	ldr	r3, [pc, #440]	@ (80032d8 <HAL_SPI_MspInit+0x280>)
 8003120:	2225      	movs	r2, #37	@ 0x25
 8003122:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003124:	4b6c      	ldr	r3, [pc, #432]	@ (80032d8 <HAL_SPI_MspInit+0x280>)
 8003126:	2200      	movs	r2, #0
 8003128:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800312a:	4b6b      	ldr	r3, [pc, #428]	@ (80032d8 <HAL_SPI_MspInit+0x280>)
 800312c:	2200      	movs	r2, #0
 800312e:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003130:	4b69      	ldr	r3, [pc, #420]	@ (80032d8 <HAL_SPI_MspInit+0x280>)
 8003132:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003136:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003138:	4b67      	ldr	r3, [pc, #412]	@ (80032d8 <HAL_SPI_MspInit+0x280>)
 800313a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800313e:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003140:	4b65      	ldr	r3, [pc, #404]	@ (80032d8 <HAL_SPI_MspInit+0x280>)
 8003142:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003146:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8003148:	4b63      	ldr	r3, [pc, #396]	@ (80032d8 <HAL_SPI_MspInit+0x280>)
 800314a:	2200      	movs	r2, #0
 800314c:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800314e:	4b62      	ldr	r3, [pc, #392]	@ (80032d8 <HAL_SPI_MspInit+0x280>)
 8003150:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8003154:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003156:	4b60      	ldr	r3, [pc, #384]	@ (80032d8 <HAL_SPI_MspInit+0x280>)
 8003158:	2200      	movs	r2, #0
 800315a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 800315c:	485e      	ldr	r0, [pc, #376]	@ (80032d8 <HAL_SPI_MspInit+0x280>)
 800315e:	f000 feed 	bl	8003f3c <HAL_DMA_Init>
 8003162:	4603      	mov	r3, r0
 8003164:	2b00      	cmp	r3, #0
 8003166:	d001      	beq.n	800316c <HAL_SPI_MspInit+0x114>
    {
      Error_Handler();
 8003168:	f7fe f8dc 	bl	8001324 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	4a5a      	ldr	r2, [pc, #360]	@ (80032d8 <HAL_SPI_MspInit+0x280>)
 8003170:	67da      	str	r2, [r3, #124]	@ 0x7c
 8003172:	4a59      	ldr	r2, [pc, #356]	@ (80032d8 <HAL_SPI_MspInit+0x280>)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8003178:	2200      	movs	r2, #0
 800317a:	2100      	movs	r1, #0
 800317c:	2023      	movs	r0, #35	@ 0x23
 800317e:	f000 fea8 	bl	8003ed2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8003182:	2023      	movs	r0, #35	@ 0x23
 8003184:	f000 febf 	bl	8003f06 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8003188:	e09a      	b.n	80032c0 <HAL_SPI_MspInit+0x268>
  else if(hspi->Instance==SPI3)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	4a54      	ldr	r2, [pc, #336]	@ (80032e0 <HAL_SPI_MspInit+0x288>)
 8003190:	4293      	cmp	r3, r2
 8003192:	f040 8095 	bne.w	80032c0 <HAL_SPI_MspInit+0x268>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8003196:	4b4d      	ldr	r3, [pc, #308]	@ (80032cc <HAL_SPI_MspInit+0x274>)
 8003198:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800319c:	4a4b      	ldr	r2, [pc, #300]	@ (80032cc <HAL_SPI_MspInit+0x274>)
 800319e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80031a2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80031a6:	4b49      	ldr	r3, [pc, #292]	@ (80032cc <HAL_SPI_MspInit+0x274>)
 80031a8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80031ac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80031b0:	617b      	str	r3, [r7, #20]
 80031b2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031b4:	4b45      	ldr	r3, [pc, #276]	@ (80032cc <HAL_SPI_MspInit+0x274>)
 80031b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80031ba:	4a44      	ldr	r2, [pc, #272]	@ (80032cc <HAL_SPI_MspInit+0x274>)
 80031bc:	f043 0301 	orr.w	r3, r3, #1
 80031c0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80031c4:	4b41      	ldr	r3, [pc, #260]	@ (80032cc <HAL_SPI_MspInit+0x274>)
 80031c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80031ca:	f003 0301 	and.w	r3, r3, #1
 80031ce:	613b      	str	r3, [r7, #16]
 80031d0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80031d2:	4b3e      	ldr	r3, [pc, #248]	@ (80032cc <HAL_SPI_MspInit+0x274>)
 80031d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80031d8:	4a3c      	ldr	r2, [pc, #240]	@ (80032cc <HAL_SPI_MspInit+0x274>)
 80031da:	f043 0302 	orr.w	r3, r3, #2
 80031de:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80031e2:	4b3a      	ldr	r3, [pc, #232]	@ (80032cc <HAL_SPI_MspInit+0x274>)
 80031e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80031e8:	f003 0302 	and.w	r3, r3, #2
 80031ec:	60fb      	str	r3, [r7, #12]
 80031ee:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80031f0:	2310      	movs	r3, #16
 80031f2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031f4:	2302      	movs	r3, #2
 80031f6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031f8:	2300      	movs	r3, #0
 80031fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031fc:	2303      	movs	r3, #3
 80031fe:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003200:	2306      	movs	r3, #6
 8003202:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003204:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003208:	4619      	mov	r1, r3
 800320a:	4831      	ldr	r0, [pc, #196]	@ (80032d0 <HAL_SPI_MspInit+0x278>)
 800320c:	f003 fcda 	bl	8006bc4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003210:	2304      	movs	r3, #4
 8003212:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003214:	2302      	movs	r3, #2
 8003216:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003218:	2300      	movs	r3, #0
 800321a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800321c:	2303      	movs	r3, #3
 800321e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8003220:	2307      	movs	r3, #7
 8003222:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003224:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003228:	4619      	mov	r1, r3
 800322a:	482e      	ldr	r0, [pc, #184]	@ (80032e4 <HAL_SPI_MspInit+0x28c>)
 800322c:	f003 fcca 	bl	8006bc4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003230:	2308      	movs	r3, #8
 8003232:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003234:	2302      	movs	r3, #2
 8003236:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003238:	2300      	movs	r3, #0
 800323a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800323c:	2303      	movs	r3, #3
 800323e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003240:	2306      	movs	r3, #6
 8003242:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003244:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003248:	4619      	mov	r1, r3
 800324a:	4826      	ldr	r0, [pc, #152]	@ (80032e4 <HAL_SPI_MspInit+0x28c>)
 800324c:	f003 fcba 	bl	8006bc4 <HAL_GPIO_Init>
    hdma_spi3_tx.Instance = DMA1_Stream1;
 8003250:	4b25      	ldr	r3, [pc, #148]	@ (80032e8 <HAL_SPI_MspInit+0x290>)
 8003252:	4a26      	ldr	r2, [pc, #152]	@ (80032ec <HAL_SPI_MspInit+0x294>)
 8003254:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Request = DMA_REQUEST_SPI3_TX;
 8003256:	4b24      	ldr	r3, [pc, #144]	@ (80032e8 <HAL_SPI_MspInit+0x290>)
 8003258:	223e      	movs	r2, #62	@ 0x3e
 800325a:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800325c:	4b22      	ldr	r3, [pc, #136]	@ (80032e8 <HAL_SPI_MspInit+0x290>)
 800325e:	2240      	movs	r2, #64	@ 0x40
 8003260:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003262:	4b21      	ldr	r3, [pc, #132]	@ (80032e8 <HAL_SPI_MspInit+0x290>)
 8003264:	2200      	movs	r2, #0
 8003266:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003268:	4b1f      	ldr	r3, [pc, #124]	@ (80032e8 <HAL_SPI_MspInit+0x290>)
 800326a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800326e:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003270:	4b1d      	ldr	r3, [pc, #116]	@ (80032e8 <HAL_SPI_MspInit+0x290>)
 8003272:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003276:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003278:	4b1b      	ldr	r3, [pc, #108]	@ (80032e8 <HAL_SPI_MspInit+0x290>)
 800327a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800327e:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 8003280:	4b19      	ldr	r3, [pc, #100]	@ (80032e8 <HAL_SPI_MspInit+0x290>)
 8003282:	2200      	movs	r2, #0
 8003284:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003286:	4b18      	ldr	r3, [pc, #96]	@ (80032e8 <HAL_SPI_MspInit+0x290>)
 8003288:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800328c:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800328e:	4b16      	ldr	r3, [pc, #88]	@ (80032e8 <HAL_SPI_MspInit+0x290>)
 8003290:	2200      	movs	r2, #0
 8003292:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8003294:	4814      	ldr	r0, [pc, #80]	@ (80032e8 <HAL_SPI_MspInit+0x290>)
 8003296:	f000 fe51 	bl	8003f3c <HAL_DMA_Init>
 800329a:	4603      	mov	r3, r0
 800329c:	2b00      	cmp	r3, #0
 800329e:	d001      	beq.n	80032a4 <HAL_SPI_MspInit+0x24c>
      Error_Handler();
 80032a0:	f7fe f840 	bl	8001324 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi3_tx);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	4a10      	ldr	r2, [pc, #64]	@ (80032e8 <HAL_SPI_MspInit+0x290>)
 80032a8:	679a      	str	r2, [r3, #120]	@ 0x78
 80032aa:	4a0f      	ldr	r2, [pc, #60]	@ (80032e8 <HAL_SPI_MspInit+0x290>)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 80032b0:	2200      	movs	r2, #0
 80032b2:	2100      	movs	r1, #0
 80032b4:	2033      	movs	r0, #51	@ 0x33
 80032b6:	f000 fe0c 	bl	8003ed2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 80032ba:	2033      	movs	r0, #51	@ 0x33
 80032bc:	f000 fe23 	bl	8003f06 <HAL_NVIC_EnableIRQ>
}
 80032c0:	bf00      	nop
 80032c2:	3738      	adds	r7, #56	@ 0x38
 80032c4:	46bd      	mov	sp, r7
 80032c6:	bd80      	pop	{r7, pc}
 80032c8:	40013000 	.word	0x40013000
 80032cc:	58024400 	.word	0x58024400
 80032d0:	58020000 	.word	0x58020000
 80032d4:	58020c00 	.word	0x58020c00
 80032d8:	2400019c 	.word	0x2400019c
 80032dc:	40020010 	.word	0x40020010
 80032e0:	40003c00 	.word	0x40003c00
 80032e4:	58020400 	.word	0x58020400
 80032e8:	24000214 	.word	0x24000214
 80032ec:	40020028 	.word	0x40020028

080032f0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b08c      	sub	sp, #48	@ 0x30
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032f8:	f107 031c 	add.w	r3, r7, #28
 80032fc:	2200      	movs	r2, #0
 80032fe:	601a      	str	r2, [r3, #0]
 8003300:	605a      	str	r2, [r3, #4]
 8003302:	609a      	str	r2, [r3, #8]
 8003304:	60da      	str	r2, [r3, #12]
 8003306:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	4a2f      	ldr	r2, [pc, #188]	@ (80033cc <HAL_TIM_Base_MspInit+0xdc>)
 800330e:	4293      	cmp	r3, r2
 8003310:	d10f      	bne.n	8003332 <HAL_TIM_Base_MspInit+0x42>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003312:	4b2f      	ldr	r3, [pc, #188]	@ (80033d0 <HAL_TIM_Base_MspInit+0xe0>)
 8003314:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003318:	4a2d      	ldr	r2, [pc, #180]	@ (80033d0 <HAL_TIM_Base_MspInit+0xe0>)
 800331a:	f043 0301 	orr.w	r3, r3, #1
 800331e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003322:	4b2b      	ldr	r3, [pc, #172]	@ (80033d0 <HAL_TIM_Base_MspInit+0xe0>)
 8003324:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003328:	f003 0301 	and.w	r3, r3, #1
 800332c:	61bb      	str	r3, [r7, #24]
 800332e:	69bb      	ldr	r3, [r7, #24]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8003330:	e047      	b.n	80033c2 <HAL_TIM_Base_MspInit+0xd2>
  else if(htim_base->Instance==TIM2)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800333a:	d12e      	bne.n	800339a <HAL_TIM_Base_MspInit+0xaa>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800333c:	4b24      	ldr	r3, [pc, #144]	@ (80033d0 <HAL_TIM_Base_MspInit+0xe0>)
 800333e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003342:	4a23      	ldr	r2, [pc, #140]	@ (80033d0 <HAL_TIM_Base_MspInit+0xe0>)
 8003344:	f043 0301 	orr.w	r3, r3, #1
 8003348:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800334c:	4b20      	ldr	r3, [pc, #128]	@ (80033d0 <HAL_TIM_Base_MspInit+0xe0>)
 800334e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003352:	f003 0301 	and.w	r3, r3, #1
 8003356:	617b      	str	r3, [r7, #20]
 8003358:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800335a:	4b1d      	ldr	r3, [pc, #116]	@ (80033d0 <HAL_TIM_Base_MspInit+0xe0>)
 800335c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003360:	4a1b      	ldr	r2, [pc, #108]	@ (80033d0 <HAL_TIM_Base_MspInit+0xe0>)
 8003362:	f043 0301 	orr.w	r3, r3, #1
 8003366:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800336a:	4b19      	ldr	r3, [pc, #100]	@ (80033d0 <HAL_TIM_Base_MspInit+0xe0>)
 800336c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003370:	f003 0301 	and.w	r3, r3, #1
 8003374:	613b      	str	r3, [r7, #16]
 8003376:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003378:	2301      	movs	r3, #1
 800337a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800337c:	2302      	movs	r3, #2
 800337e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003380:	2300      	movs	r3, #0
 8003382:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003384:	2303      	movs	r3, #3
 8003386:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003388:	2301      	movs	r3, #1
 800338a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800338c:	f107 031c 	add.w	r3, r7, #28
 8003390:	4619      	mov	r1, r3
 8003392:	4810      	ldr	r0, [pc, #64]	@ (80033d4 <HAL_TIM_Base_MspInit+0xe4>)
 8003394:	f003 fc16 	bl	8006bc4 <HAL_GPIO_Init>
}
 8003398:	e013      	b.n	80033c2 <HAL_TIM_Base_MspInit+0xd2>
  else if(htim_base->Instance==TIM8)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	4a0e      	ldr	r2, [pc, #56]	@ (80033d8 <HAL_TIM_Base_MspInit+0xe8>)
 80033a0:	4293      	cmp	r3, r2
 80033a2:	d10e      	bne.n	80033c2 <HAL_TIM_Base_MspInit+0xd2>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80033a4:	4b0a      	ldr	r3, [pc, #40]	@ (80033d0 <HAL_TIM_Base_MspInit+0xe0>)
 80033a6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80033aa:	4a09      	ldr	r2, [pc, #36]	@ (80033d0 <HAL_TIM_Base_MspInit+0xe0>)
 80033ac:	f043 0302 	orr.w	r3, r3, #2
 80033b0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80033b4:	4b06      	ldr	r3, [pc, #24]	@ (80033d0 <HAL_TIM_Base_MspInit+0xe0>)
 80033b6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80033ba:	f003 0302 	and.w	r3, r3, #2
 80033be:	60fb      	str	r3, [r7, #12]
 80033c0:	68fb      	ldr	r3, [r7, #12]
}
 80033c2:	bf00      	nop
 80033c4:	3730      	adds	r7, #48	@ 0x30
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bd80      	pop	{r7, pc}
 80033ca:	bf00      	nop
 80033cc:	40010000 	.word	0x40010000
 80033d0:	58024400 	.word	0x58024400
 80033d4:	58020000 	.word	0x58020000
 80033d8:	40010400 	.word	0x40010400

080033dc <HAL_TIM_OC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_oc: TIM_OC handle pointer
* @retval None
*/
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b084      	sub	sp, #16
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
  if(htim_oc->Instance==TIM3)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4a0e      	ldr	r2, [pc, #56]	@ (8003424 <HAL_TIM_OC_MspInit+0x48>)
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d116      	bne.n	800341c <HAL_TIM_OC_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80033ee:	4b0e      	ldr	r3, [pc, #56]	@ (8003428 <HAL_TIM_OC_MspInit+0x4c>)
 80033f0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80033f4:	4a0c      	ldr	r2, [pc, #48]	@ (8003428 <HAL_TIM_OC_MspInit+0x4c>)
 80033f6:	f043 0302 	orr.w	r3, r3, #2
 80033fa:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80033fe:	4b0a      	ldr	r3, [pc, #40]	@ (8003428 <HAL_TIM_OC_MspInit+0x4c>)
 8003400:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003404:	f003 0302 	and.w	r3, r3, #2
 8003408:	60fb      	str	r3, [r7, #12]
 800340a:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 800340c:	2200      	movs	r2, #0
 800340e:	2101      	movs	r1, #1
 8003410:	201d      	movs	r0, #29
 8003412:	f000 fd5e 	bl	8003ed2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003416:	201d      	movs	r0, #29
 8003418:	f000 fd75 	bl	8003f06 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 800341c:	bf00      	nop
 800341e:	3710      	adds	r7, #16
 8003420:	46bd      	mov	sp, r7
 8003422:	bd80      	pop	{r7, pc}
 8003424:	40000400 	.word	0x40000400
 8003428:	58024400 	.word	0x58024400

0800342c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b08a      	sub	sp, #40	@ 0x28
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003434:	f107 0314 	add.w	r3, r7, #20
 8003438:	2200      	movs	r2, #0
 800343a:	601a      	str	r2, [r3, #0]
 800343c:	605a      	str	r2, [r3, #4]
 800343e:	609a      	str	r2, [r3, #8]
 8003440:	60da      	str	r2, [r3, #12]
 8003442:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4a38      	ldr	r2, [pc, #224]	@ (800352c <HAL_TIM_MspPostInit+0x100>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d120      	bne.n	8003490 <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800344e:	4b38      	ldr	r3, [pc, #224]	@ (8003530 <HAL_TIM_MspPostInit+0x104>)
 8003450:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003454:	4a36      	ldr	r2, [pc, #216]	@ (8003530 <HAL_TIM_MspPostInit+0x104>)
 8003456:	f043 0310 	orr.w	r3, r3, #16
 800345a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800345e:	4b34      	ldr	r3, [pc, #208]	@ (8003530 <HAL_TIM_MspPostInit+0x104>)
 8003460:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003464:	f003 0310 	and.w	r3, r3, #16
 8003468:	613b      	str	r3, [r7, #16]
 800346a:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800346c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003470:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003472:	2302      	movs	r3, #2
 8003474:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003476:	2300      	movs	r3, #0
 8003478:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800347a:	2303      	movs	r3, #3
 800347c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800347e:	2301      	movs	r3, #1
 8003480:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003482:	f107 0314 	add.w	r3, r7, #20
 8003486:	4619      	mov	r1, r3
 8003488:	482a      	ldr	r0, [pc, #168]	@ (8003534 <HAL_TIM_MspPostInit+0x108>)
 800348a:	f003 fb9b 	bl	8006bc4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800348e:	e049      	b.n	8003524 <HAL_TIM_MspPostInit+0xf8>
  else if(htim->Instance==TIM2)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003498:	d120      	bne.n	80034dc <HAL_TIM_MspPostInit+0xb0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800349a:	4b25      	ldr	r3, [pc, #148]	@ (8003530 <HAL_TIM_MspPostInit+0x104>)
 800349c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80034a0:	4a23      	ldr	r2, [pc, #140]	@ (8003530 <HAL_TIM_MspPostInit+0x104>)
 80034a2:	f043 0302 	orr.w	r3, r3, #2
 80034a6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80034aa:	4b21      	ldr	r3, [pc, #132]	@ (8003530 <HAL_TIM_MspPostInit+0x104>)
 80034ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80034b0:	f003 0302 	and.w	r3, r3, #2
 80034b4:	60fb      	str	r3, [r7, #12]
 80034b6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80034b8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80034bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034be:	2302      	movs	r3, #2
 80034c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034c2:	2300      	movs	r3, #0
 80034c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80034c6:	2303      	movs	r3, #3
 80034c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80034ca:	2301      	movs	r3, #1
 80034cc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80034ce:	f107 0314 	add.w	r3, r7, #20
 80034d2:	4619      	mov	r1, r3
 80034d4:	4818      	ldr	r0, [pc, #96]	@ (8003538 <HAL_TIM_MspPostInit+0x10c>)
 80034d6:	f003 fb75 	bl	8006bc4 <HAL_GPIO_Init>
}
 80034da:	e023      	b.n	8003524 <HAL_TIM_MspPostInit+0xf8>
  else if(htim->Instance==TIM8)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	4a16      	ldr	r2, [pc, #88]	@ (800353c <HAL_TIM_MspPostInit+0x110>)
 80034e2:	4293      	cmp	r3, r2
 80034e4:	d11e      	bne.n	8003524 <HAL_TIM_MspPostInit+0xf8>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80034e6:	4b12      	ldr	r3, [pc, #72]	@ (8003530 <HAL_TIM_MspPostInit+0x104>)
 80034e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80034ec:	4a10      	ldr	r2, [pc, #64]	@ (8003530 <HAL_TIM_MspPostInit+0x104>)
 80034ee:	f043 0304 	orr.w	r3, r3, #4
 80034f2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80034f6:	4b0e      	ldr	r3, [pc, #56]	@ (8003530 <HAL_TIM_MspPostInit+0x104>)
 80034f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80034fc:	f003 0304 	and.w	r3, r3, #4
 8003500:	60bb      	str	r3, [r7, #8]
 8003502:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003504:	2340      	movs	r3, #64	@ 0x40
 8003506:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003508:	2302      	movs	r3, #2
 800350a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800350c:	2300      	movs	r3, #0
 800350e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003510:	2303      	movs	r3, #3
 8003512:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8003514:	2303      	movs	r3, #3
 8003516:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003518:	f107 0314 	add.w	r3, r7, #20
 800351c:	4619      	mov	r1, r3
 800351e:	4808      	ldr	r0, [pc, #32]	@ (8003540 <HAL_TIM_MspPostInit+0x114>)
 8003520:	f003 fb50 	bl	8006bc4 <HAL_GPIO_Init>
}
 8003524:	bf00      	nop
 8003526:	3728      	adds	r7, #40	@ 0x28
 8003528:	46bd      	mov	sp, r7
 800352a:	bd80      	pop	{r7, pc}
 800352c:	40010000 	.word	0x40010000
 8003530:	58024400 	.word	0x58024400
 8003534:	58021000 	.word	0x58021000
 8003538:	58020400 	.word	0x58020400
 800353c:	40010400 	.word	0x40010400
 8003540:	58020800 	.word	0x58020800

08003544 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b0ba      	sub	sp, #232	@ 0xe8
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800354c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003550:	2200      	movs	r2, #0
 8003552:	601a      	str	r2, [r3, #0]
 8003554:	605a      	str	r2, [r3, #4]
 8003556:	609a      	str	r2, [r3, #8]
 8003558:	60da      	str	r2, [r3, #12]
 800355a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800355c:	f107 0318 	add.w	r3, r7, #24
 8003560:	22b8      	movs	r2, #184	@ 0xb8
 8003562:	2100      	movs	r1, #0
 8003564:	4618      	mov	r0, r3
 8003566:	f00a fff1 	bl	800e54c <memset>
  if(huart->Instance==USART3)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	4a55      	ldr	r2, [pc, #340]	@ (80036c4 <HAL_UART_MspInit+0x180>)
 8003570:	4293      	cmp	r3, r2
 8003572:	f040 80a2 	bne.w	80036ba <HAL_UART_MspInit+0x176>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8003576:	f04f 0202 	mov.w	r2, #2
 800357a:	f04f 0300 	mov.w	r3, #0
 800357e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8003582:	2300      	movs	r3, #0
 8003584:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003588:	f107 0318 	add.w	r3, r7, #24
 800358c:	4618      	mov	r0, r3
 800358e:	f004 fc9f 	bl	8007ed0 <HAL_RCCEx_PeriphCLKConfig>
 8003592:	4603      	mov	r3, r0
 8003594:	2b00      	cmp	r3, #0
 8003596:	d001      	beq.n	800359c <HAL_UART_MspInit+0x58>
    {
      Error_Handler();
 8003598:	f7fd fec4 	bl	8001324 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800359c:	4b4a      	ldr	r3, [pc, #296]	@ (80036c8 <HAL_UART_MspInit+0x184>)
 800359e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80035a2:	4a49      	ldr	r2, [pc, #292]	@ (80036c8 <HAL_UART_MspInit+0x184>)
 80035a4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80035a8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80035ac:	4b46      	ldr	r3, [pc, #280]	@ (80036c8 <HAL_UART_MspInit+0x184>)
 80035ae:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80035b2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80035b6:	617b      	str	r3, [r7, #20]
 80035b8:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80035ba:	4b43      	ldr	r3, [pc, #268]	@ (80036c8 <HAL_UART_MspInit+0x184>)
 80035bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80035c0:	4a41      	ldr	r2, [pc, #260]	@ (80036c8 <HAL_UART_MspInit+0x184>)
 80035c2:	f043 0302 	orr.w	r3, r3, #2
 80035c6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80035ca:	4b3f      	ldr	r3, [pc, #252]	@ (80036c8 <HAL_UART_MspInit+0x184>)
 80035cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80035d0:	f003 0302 	and.w	r3, r3, #2
 80035d4:	613b      	str	r3, [r7, #16]
 80035d6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80035d8:	4b3b      	ldr	r3, [pc, #236]	@ (80036c8 <HAL_UART_MspInit+0x184>)
 80035da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80035de:	4a3a      	ldr	r2, [pc, #232]	@ (80036c8 <HAL_UART_MspInit+0x184>)
 80035e0:	f043 0304 	orr.w	r3, r3, #4
 80035e4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80035e8:	4b37      	ldr	r3, [pc, #220]	@ (80036c8 <HAL_UART_MspInit+0x184>)
 80035ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80035ee:	f003 0304 	and.w	r3, r3, #4
 80035f2:	60fb      	str	r3, [r7, #12]
 80035f4:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB11     ------> USART3_RX
    PC10     ------> USART3_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80035f6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80035fa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035fe:	2302      	movs	r3, #2
 8003600:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003604:	2300      	movs	r3, #0
 8003606:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800360a:	2303      	movs	r3, #3
 800360c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003610:	2307      	movs	r3, #7
 8003612:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003616:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800361a:	4619      	mov	r1, r3
 800361c:	482b      	ldr	r0, [pc, #172]	@ (80036cc <HAL_UART_MspInit+0x188>)
 800361e:	f003 fad1 	bl	8006bc4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = STLK_VCP_RX_Pin;
 8003622:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003626:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800362a:	2302      	movs	r3, #2
 800362c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003630:	2300      	movs	r3, #0
 8003632:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003636:	2303      	movs	r3, #3
 8003638:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800363c:	2307      	movs	r3, #7
 800363e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(STLK_VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8003642:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003646:	4619      	mov	r1, r3
 8003648:	4821      	ldr	r0, [pc, #132]	@ (80036d0 <HAL_UART_MspInit+0x18c>)
 800364a:	f003 fabb 	bl	8006bc4 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream2;
 800364e:	4b21      	ldr	r3, [pc, #132]	@ (80036d4 <HAL_UART_MspInit+0x190>)
 8003650:	4a21      	ldr	r2, [pc, #132]	@ (80036d8 <HAL_UART_MspInit+0x194>)
 8003652:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 8003654:	4b1f      	ldr	r3, [pc, #124]	@ (80036d4 <HAL_UART_MspInit+0x190>)
 8003656:	222e      	movs	r2, #46	@ 0x2e
 8003658:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800365a:	4b1e      	ldr	r3, [pc, #120]	@ (80036d4 <HAL_UART_MspInit+0x190>)
 800365c:	2240      	movs	r2, #64	@ 0x40
 800365e:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003660:	4b1c      	ldr	r3, [pc, #112]	@ (80036d4 <HAL_UART_MspInit+0x190>)
 8003662:	2200      	movs	r2, #0
 8003664:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003666:	4b1b      	ldr	r3, [pc, #108]	@ (80036d4 <HAL_UART_MspInit+0x190>)
 8003668:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800366c:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800366e:	4b19      	ldr	r3, [pc, #100]	@ (80036d4 <HAL_UART_MspInit+0x190>)
 8003670:	2200      	movs	r2, #0
 8003672:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003674:	4b17      	ldr	r3, [pc, #92]	@ (80036d4 <HAL_UART_MspInit+0x190>)
 8003676:	2200      	movs	r2, #0
 8003678:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 800367a:	4b16      	ldr	r3, [pc, #88]	@ (80036d4 <HAL_UART_MspInit+0x190>)
 800367c:	2200      	movs	r2, #0
 800367e:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003680:	4b14      	ldr	r3, [pc, #80]	@ (80036d4 <HAL_UART_MspInit+0x190>)
 8003682:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8003686:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003688:	4b12      	ldr	r3, [pc, #72]	@ (80036d4 <HAL_UART_MspInit+0x190>)
 800368a:	2200      	movs	r2, #0
 800368c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 800368e:	4811      	ldr	r0, [pc, #68]	@ (80036d4 <HAL_UART_MspInit+0x190>)
 8003690:	f000 fc54 	bl	8003f3c <HAL_DMA_Init>
 8003694:	4603      	mov	r3, r0
 8003696:	2b00      	cmp	r3, #0
 8003698:	d001      	beq.n	800369e <HAL_UART_MspInit+0x15a>
    {
      Error_Handler();
 800369a:	f7fd fe43 	bl	8001324 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	4a0c      	ldr	r2, [pc, #48]	@ (80036d4 <HAL_UART_MspInit+0x190>)
 80036a2:	67da      	str	r2, [r3, #124]	@ 0x7c
 80036a4:	4a0b      	ldr	r2, [pc, #44]	@ (80036d4 <HAL_UART_MspInit+0x190>)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80036aa:	2200      	movs	r2, #0
 80036ac:	2100      	movs	r1, #0
 80036ae:	2027      	movs	r0, #39	@ 0x27
 80036b0:	f000 fc0f 	bl	8003ed2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80036b4:	2027      	movs	r0, #39	@ 0x27
 80036b6:	f000 fc26 	bl	8003f06 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 80036ba:	bf00      	nop
 80036bc:	37e8      	adds	r7, #232	@ 0xe8
 80036be:	46bd      	mov	sp, r7
 80036c0:	bd80      	pop	{r7, pc}
 80036c2:	bf00      	nop
 80036c4:	40004800 	.word	0x40004800
 80036c8:	58024400 	.word	0x58024400
 80036cc:	58020400 	.word	0x58020400
 80036d0:	58020800 	.word	0x58020800
 80036d4:	24000450 	.word	0x24000450
 80036d8:	40020040 	.word	0x40020040

080036dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80036dc:	b480      	push	{r7}
 80036de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80036e0:	bf00      	nop
 80036e2:	e7fd      	b.n	80036e0 <NMI_Handler+0x4>

080036e4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80036e4:	b480      	push	{r7}
 80036e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80036e8:	bf00      	nop
 80036ea:	e7fd      	b.n	80036e8 <HardFault_Handler+0x4>

080036ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80036ec:	b480      	push	{r7}
 80036ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80036f0:	bf00      	nop
 80036f2:	e7fd      	b.n	80036f0 <MemManage_Handler+0x4>

080036f4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80036f4:	b480      	push	{r7}
 80036f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80036f8:	bf00      	nop
 80036fa:	e7fd      	b.n	80036f8 <BusFault_Handler+0x4>

080036fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80036fc:	b480      	push	{r7}
 80036fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003700:	bf00      	nop
 8003702:	e7fd      	b.n	8003700 <UsageFault_Handler+0x4>

08003704 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003704:	b480      	push	{r7}
 8003706:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003708:	bf00      	nop
 800370a:	46bd      	mov	sp, r7
 800370c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003710:	4770      	bx	lr

08003712 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003712:	b480      	push	{r7}
 8003714:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003716:	bf00      	nop
 8003718:	46bd      	mov	sp, r7
 800371a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371e:	4770      	bx	lr

08003720 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003720:	b480      	push	{r7}
 8003722:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003724:	bf00      	nop
 8003726:	46bd      	mov	sp, r7
 8003728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372c:	4770      	bx	lr
	...

08003730 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	SysTick_counter++;
 8003734:	4b06      	ldr	r3, [pc, #24]	@ (8003750 <SysTick_Handler+0x20>)
 8003736:	e9d3 2300 	ldrd	r2, r3, [r3]
 800373a:	1c50      	adds	r0, r2, #1
 800373c:	f143 0100 	adc.w	r1, r3, #0
 8003740:	4b03      	ldr	r3, [pc, #12]	@ (8003750 <SysTick_Handler+0x20>)
 8003742:	e9c3 0100 	strd	r0, r1, [r3]
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003746:	f000 faa5 	bl	8003c94 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800374a:	bf00      	nop
 800374c:	bd80      	pop	{r7, pc}
 800374e:	bf00      	nop
 8003750:	240008a8 	.word	0x240008a8

08003754 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */
  TIM2->CR1 |= TIM_CR1_CEN;
 8003758:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003762:	f043 0301 	orr.w	r3, r3, #1
 8003766:	6013      	str	r3, [r2, #0]

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8003768:	2004      	movs	r0, #4
 800376a:	f003 fbec 	bl	8006f46 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 800376e:	bf00      	nop
 8003770:	bd80      	pop	{r7, pc}
	...

08003774 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */
#ifndef USE_HAL
	dma_interrupt_routine_rx();
#endif
  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8003778:	4802      	ldr	r0, [pc, #8]	@ (8003784 <DMA1_Stream0_IRQHandler+0x10>)
 800377a:	f001 ff05 	bl	8005588 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800377e:	bf00      	nop
 8003780:	bd80      	pop	{r7, pc}
 8003782:	bf00      	nop
 8003784:	2400019c 	.word	0x2400019c

08003788 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */
#ifndef USE_HAL
	dma_interrupt_routine_tx();
#endif
  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 800378c:	4802      	ldr	r0, [pc, #8]	@ (8003798 <DMA1_Stream1_IRQHandler+0x10>)
 800378e:	f001 fefb 	bl	8005588 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8003792:	bf00      	nop
 8003794:	bd80      	pop	{r7, pc}
 8003796:	bf00      	nop
 8003798:	24000214 	.word	0x24000214

0800379c <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */
#ifndef USE_HAL
	dma_interrupt_routine_usart_tx();
#endif
  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 80037a0:	4802      	ldr	r0, [pc, #8]	@ (80037ac <DMA1_Stream2_IRQHandler+0x10>)
 80037a2:	f001 fef1 	bl	8005588 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 80037a6:	bf00      	nop
 80037a8:	bd80      	pop	{r7, pc}
 80037aa:	bf00      	nop
 80037ac:	24000450 	.word	0x24000450

080037b0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	af00      	add	r7, sp, #0
	if (!LL_TIM_IsActiveFlag_UPDATE(INTERRUPT_TIM)) return; // Ignore any non-UPDATE events that may have generated this interrupt
	LL_TIM_ClearFlag_UPDATE(INTERRUPT_TIM); // If this was an UPDATE event, clear the flag and proceed with interrupt routine
	sample_interrupt_routine();
#endif
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80037b4:	4802      	ldr	r0, [pc, #8]	@ (80037c0 <TIM3_IRQHandler+0x10>)
 80037b6:	f007 fc26 	bl	800b006 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80037ba:	bf00      	nop
 80037bc:	bd80      	pop	{r7, pc}
 80037be:	bf00      	nop
 80037c0:	24000324 	.word	0x24000324

080037c4 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */
#ifndef USE_HAL
	spi_interrupt_routine_rx();
#endif
  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80037c8:	4802      	ldr	r0, [pc, #8]	@ (80037d4 <SPI1_IRQHandler+0x10>)
 80037ca:	f006 fcf1 	bl	800a1b0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80037ce:	bf00      	nop
 80037d0:	bd80      	pop	{r7, pc}
 80037d2:	bf00      	nop
 80037d4:	2400008c 	.word	0x2400008c

080037d8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
#ifndef USE_HAL
	uart_interrupt_routine();
#endif
  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80037dc:	4802      	ldr	r0, [pc, #8]	@ (80037e8 <USART3_IRQHandler+0x10>)
 80037de:	f008 ff55 	bl	800c68c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80037e2:	bf00      	nop
 80037e4:	bd80      	pop	{r7, pc}
 80037e6:	bf00      	nop
 80037e8:	240003bc 	.word	0x240003bc

080037ec <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */
#ifndef USE_HAL
	spi_interrupt_routine_tx();
#endif
  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 80037f0:	4802      	ldr	r0, [pc, #8]	@ (80037fc <SPI3_IRQHandler+0x10>)
 80037f2:	f006 fcdd 	bl	800a1b0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 80037f6:	bf00      	nop
 80037f8:	bd80      	pop	{r7, pc}
 80037fa:	bf00      	nop
 80037fc:	24000114 	.word	0x24000114

08003800 <HAL_TIM_PeriodElapsedCallback>:

#ifdef USE_HAL

// This HAL function is called when the timer reaches its counter target - execute interrupt routine when this happens
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b082      	sub	sp, #8
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
	sample_interrupt_routine();
 8003808:	f7fd fda4 	bl	8001354 <sample_interrupt_routine>
}
 800380c:	bf00      	nop
 800380e:	3708      	adds	r7, #8
 8003810:	46bd      	mov	sp, r7
 8003812:	bd80      	pop	{r7, pc}

08003814 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b086      	sub	sp, #24
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800381c:	4a14      	ldr	r2, [pc, #80]	@ (8003870 <_sbrk+0x5c>)
 800381e:	4b15      	ldr	r3, [pc, #84]	@ (8003874 <_sbrk+0x60>)
 8003820:	1ad3      	subs	r3, r2, r3
 8003822:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003824:	697b      	ldr	r3, [r7, #20]
 8003826:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003828:	4b13      	ldr	r3, [pc, #76]	@ (8003878 <_sbrk+0x64>)
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	2b00      	cmp	r3, #0
 800382e:	d102      	bne.n	8003836 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003830:	4b11      	ldr	r3, [pc, #68]	@ (8003878 <_sbrk+0x64>)
 8003832:	4a12      	ldr	r2, [pc, #72]	@ (800387c <_sbrk+0x68>)
 8003834:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003836:	4b10      	ldr	r3, [pc, #64]	@ (8003878 <_sbrk+0x64>)
 8003838:	681a      	ldr	r2, [r3, #0]
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	4413      	add	r3, r2
 800383e:	693a      	ldr	r2, [r7, #16]
 8003840:	429a      	cmp	r2, r3
 8003842:	d207      	bcs.n	8003854 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003844:	f00a fe9a 	bl	800e57c <__errno>
 8003848:	4603      	mov	r3, r0
 800384a:	220c      	movs	r2, #12
 800384c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800384e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003852:	e009      	b.n	8003868 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003854:	4b08      	ldr	r3, [pc, #32]	@ (8003878 <_sbrk+0x64>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800385a:	4b07      	ldr	r3, [pc, #28]	@ (8003878 <_sbrk+0x64>)
 800385c:	681a      	ldr	r2, [r3, #0]
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	4413      	add	r3, r2
 8003862:	4a05      	ldr	r2, [pc, #20]	@ (8003878 <_sbrk+0x64>)
 8003864:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003866:	68fb      	ldr	r3, [r7, #12]
}
 8003868:	4618      	mov	r0, r3
 800386a:	3718      	adds	r7, #24
 800386c:	46bd      	mov	sp, r7
 800386e:	bd80      	pop	{r7, pc}
 8003870:	24050000 	.word	0x24050000
 8003874:	00000400 	.word	0x00000400
 8003878:	240008b0 	.word	0x240008b0
 800387c:	24000a10 	.word	0x24000a10

08003880 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003880:	b480      	push	{r7}
 8003882:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003884:	4b32      	ldr	r3, [pc, #200]	@ (8003950 <SystemInit+0xd0>)
 8003886:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800388a:	4a31      	ldr	r2, [pc, #196]	@ (8003950 <SystemInit+0xd0>)
 800388c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003890:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003894:	4b2f      	ldr	r3, [pc, #188]	@ (8003954 <SystemInit+0xd4>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f003 030f 	and.w	r3, r3, #15
 800389c:	2b06      	cmp	r3, #6
 800389e:	d807      	bhi.n	80038b0 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80038a0:	4b2c      	ldr	r3, [pc, #176]	@ (8003954 <SystemInit+0xd4>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f023 030f 	bic.w	r3, r3, #15
 80038a8:	4a2a      	ldr	r2, [pc, #168]	@ (8003954 <SystemInit+0xd4>)
 80038aa:	f043 0307 	orr.w	r3, r3, #7
 80038ae:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80038b0:	4b29      	ldr	r3, [pc, #164]	@ (8003958 <SystemInit+0xd8>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	4a28      	ldr	r2, [pc, #160]	@ (8003958 <SystemInit+0xd8>)
 80038b6:	f043 0301 	orr.w	r3, r3, #1
 80038ba:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80038bc:	4b26      	ldr	r3, [pc, #152]	@ (8003958 <SystemInit+0xd8>)
 80038be:	2200      	movs	r2, #0
 80038c0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80038c2:	4b25      	ldr	r3, [pc, #148]	@ (8003958 <SystemInit+0xd8>)
 80038c4:	681a      	ldr	r2, [r3, #0]
 80038c6:	4924      	ldr	r1, [pc, #144]	@ (8003958 <SystemInit+0xd8>)
 80038c8:	4b24      	ldr	r3, [pc, #144]	@ (800395c <SystemInit+0xdc>)
 80038ca:	4013      	ands	r3, r2
 80038cc:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80038ce:	4b21      	ldr	r3, [pc, #132]	@ (8003954 <SystemInit+0xd4>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f003 0308 	and.w	r3, r3, #8
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d007      	beq.n	80038ea <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80038da:	4b1e      	ldr	r3, [pc, #120]	@ (8003954 <SystemInit+0xd4>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f023 030f 	bic.w	r3, r3, #15
 80038e2:	4a1c      	ldr	r2, [pc, #112]	@ (8003954 <SystemInit+0xd4>)
 80038e4:	f043 0307 	orr.w	r3, r3, #7
 80038e8:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80038ea:	4b1b      	ldr	r3, [pc, #108]	@ (8003958 <SystemInit+0xd8>)
 80038ec:	2200      	movs	r2, #0
 80038ee:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80038f0:	4b19      	ldr	r3, [pc, #100]	@ (8003958 <SystemInit+0xd8>)
 80038f2:	2200      	movs	r2, #0
 80038f4:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80038f6:	4b18      	ldr	r3, [pc, #96]	@ (8003958 <SystemInit+0xd8>)
 80038f8:	2200      	movs	r2, #0
 80038fa:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80038fc:	4b16      	ldr	r3, [pc, #88]	@ (8003958 <SystemInit+0xd8>)
 80038fe:	4a18      	ldr	r2, [pc, #96]	@ (8003960 <SystemInit+0xe0>)
 8003900:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8003902:	4b15      	ldr	r3, [pc, #84]	@ (8003958 <SystemInit+0xd8>)
 8003904:	4a17      	ldr	r2, [pc, #92]	@ (8003964 <SystemInit+0xe4>)
 8003906:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8003908:	4b13      	ldr	r3, [pc, #76]	@ (8003958 <SystemInit+0xd8>)
 800390a:	4a17      	ldr	r2, [pc, #92]	@ (8003968 <SystemInit+0xe8>)
 800390c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800390e:	4b12      	ldr	r3, [pc, #72]	@ (8003958 <SystemInit+0xd8>)
 8003910:	2200      	movs	r2, #0
 8003912:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8003914:	4b10      	ldr	r3, [pc, #64]	@ (8003958 <SystemInit+0xd8>)
 8003916:	4a14      	ldr	r2, [pc, #80]	@ (8003968 <SystemInit+0xe8>)
 8003918:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800391a:	4b0f      	ldr	r3, [pc, #60]	@ (8003958 <SystemInit+0xd8>)
 800391c:	2200      	movs	r2, #0
 800391e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8003920:	4b0d      	ldr	r3, [pc, #52]	@ (8003958 <SystemInit+0xd8>)
 8003922:	4a11      	ldr	r2, [pc, #68]	@ (8003968 <SystemInit+0xe8>)
 8003924:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8003926:	4b0c      	ldr	r3, [pc, #48]	@ (8003958 <SystemInit+0xd8>)
 8003928:	2200      	movs	r2, #0
 800392a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800392c:	4b0a      	ldr	r3, [pc, #40]	@ (8003958 <SystemInit+0xd8>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4a09      	ldr	r2, [pc, #36]	@ (8003958 <SystemInit+0xd8>)
 8003932:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003936:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8003938:	4b07      	ldr	r3, [pc, #28]	@ (8003958 <SystemInit+0xd8>)
 800393a:	2200      	movs	r2, #0
 800393c:	661a      	str	r2, [r3, #96]	@ 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800393e:	4b0b      	ldr	r3, [pc, #44]	@ (800396c <SystemInit+0xec>)
 8003940:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8003944:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8003946:	bf00      	nop
 8003948:	46bd      	mov	sp, r7
 800394a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394e:	4770      	bx	lr
 8003950:	e000ed00 	.word	0xe000ed00
 8003954:	52002000 	.word	0x52002000
 8003958:	58024400 	.word	0x58024400
 800395c:	eaf6ed7f 	.word	0xeaf6ed7f
 8003960:	02020200 	.word	0x02020200
 8003964:	01ff0000 	.word	0x01ff0000
 8003968:	01010280 	.word	0x01010280
 800396c:	52004000 	.word	0x52004000

08003970 <loop_escape>:
uint16_t samples[2 * NUM_SAMPLED_CHANNELS];

// Specify condition that should result in the main while loop ending.
// By default, escape once 1 second of data has been gathered.
int loop_escape()
{
 8003970:	b480      	push	{r7}
 8003972:	af00      	add	r7, sp, #0
	// Escape once sample memory capacity (default 1 second of data) has been reached.
#ifdef OFFLINE_TRANSFER
	return sample_counter > per_channel_sample_memory_capacity;
#else
	return 0;
 8003974:	2300      	movs	r3, #0
#endif
}
 8003976:	4618      	mov	r0, r3
 8003978:	46bd      	mov	sp, r7
 800397a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397e:	4770      	bx	lr

08003980 <write_data_to_memory>:


// Write any desired data from this sequence to memory.
// By default, only the result corresponding to a CONVERT on FIRST_SAMPLED_CHANNEL is saved per sequence.
void write_data_to_memory()
{
 8003980:	b480      	push	{r7}
 8003982:	af00      	add	r7, sp, #0
//	uint16_t aux2_result_A, aux2_result_B;
//	extract_ddr_words(command_sequence_MISO[34], &aux0_result_A, &aux0_result_B); // Result of AUX SLOT 1 from this command sequence
//	extract_ddr_words(command_sequence_MISO[0],  &aux1_result_A, &aux1_result_B); // Result of AUX SLOT 2 from the previous command sequence
//	extract_ddr_words(command_sequence_MISO[1],  &aux2_result_A, &aux2_result_B); // Result of AUX SLOT 3 from the previous command sequence
#endif
}
 8003984:	bf00      	nop
 8003986:	46bd      	mov	sp, r7
 8003988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398c:	4770      	bx	lr
	...

08003990 <transmit_data_realtime>:


// Determine if data is ready to be transmitted, and if so, transmit (for example via USART).
void transmit_data_realtime()
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b082      	sub	sp, #8
 8003994:	af00      	add	r7, sp, #0
	// Data corruption is more likely to occur with larger NUM_CHANNELS_TO_TRANSMIT, slower USART Baud rate, and faster SPI Baud rate.
//	for (int i = 0; i < CONVERT_COMMANDS_PER_SEQUENCE + AUX_COMMANDS_PER_SEQUENCE; i++) {
//		command_sequence_MISO[i] = i;
//	}

	for (int i = 0; i < NUM_SAMPLED_CHANNELS; i++) {
 8003996:	2300      	movs	r3, #0
 8003998:	607b      	str	r3, [r7, #4]
 800399a:	e013      	b.n	80039c4 <transmit_data_realtime+0x34>
		extract_ddr_words(command_sequence_MISO[FIRST_SAMPLED_CHANNEL + i + 2],
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	3307      	adds	r3, #7
 80039a0:	4a0e      	ldr	r2, [pc, #56]	@ (80039dc <transmit_data_realtime+0x4c>)
 80039a2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
				&samples[i],
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	005b      	lsls	r3, r3, #1
 80039aa:	4a0d      	ldr	r2, [pc, #52]	@ (80039e0 <transmit_data_realtime+0x50>)
 80039ac:	1899      	adds	r1, r3, r2
				&samples[i + NUM_SAMPLED_CHANNELS]);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	3304      	adds	r3, #4
 80039b2:	005b      	lsls	r3, r3, #1
 80039b4:	4a0a      	ldr	r2, [pc, #40]	@ (80039e0 <transmit_data_realtime+0x50>)
 80039b6:	4413      	add	r3, r2
		extract_ddr_words(command_sequence_MISO[FIRST_SAMPLED_CHANNEL + i + 2],
 80039b8:	461a      	mov	r2, r3
 80039ba:	f7fd fe4c 	bl	8001656 <extract_ddr_words>
	for (int i = 0; i < NUM_SAMPLED_CHANNELS; i++) {
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	3301      	adds	r3, #1
 80039c2:	607b      	str	r3, [r7, #4]
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2b03      	cmp	r3, #3
 80039c8:	dde8      	ble.n	800399c <transmit_data_realtime+0xc>
	}
	transmit_dma_to_usart(samples, NUM_SAMPLED_CHANNELS * 2 * sizeof(uint16_t));
 80039ca:	2110      	movs	r1, #16
 80039cc:	4804      	ldr	r0, [pc, #16]	@ (80039e0 <transmit_data_realtime+0x50>)
 80039ce:	f000 f8ad 	bl	8003b2c <transmit_dma_to_usart>
#endif
}
 80039d2:	bf00      	nop
 80039d4:	3708      	adds	r7, #8
 80039d6:	46bd      	mov	sp, r7
 80039d8:	bd80      	pop	{r7, pc}
 80039da:	bf00      	nop
 80039dc:	24000510 	.word	0x24000510
 80039e0:	240008b4 	.word	0x240008b4

080039e4 <transmit_data_offline>:


// Transmit accumulated data after acquisition has finished (for example via USART).
void transmit_data_offline()
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b086      	sub	sp, #24
 80039e8:	af00      	add	r7, sp, #0
	// into very small chunks seems to be the most reliable at high Baud rates.

	// We do the same thing for LL, for consistency - optimized performance is not critical for offline transfers, so there is likely
	// no significant downside to chunking data into many smaller transfers.

	uint16_t samples_per_chunk = 1;
 80039ea:	2301      	movs	r3, #1
 80039ec:	827b      	strh	r3, [r7, #18]
	uint32_t total_samples_in_memory = NUM_SAMPLED_CHANNELS * 2 * calculate_sample_rate() * NUMBER_OF_SECONDS_TO_ACQUIRE;
 80039ee:	f7fd febf 	bl	8001770 <calculate_sample_rate>
 80039f2:	eeb0 7b40 	vmov.f64	d7, d0
 80039f6:	eeb2 6b00 	vmov.f64	d6, #32	@ 0x41000000  8.0
 80039fa:	ee27 7b06 	vmul.f64	d7, d7, d6
 80039fe:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8003a02:	ee17 3a90 	vmov	r3, s15
 8003a06:	60fb      	str	r3, [r7, #12]
	uint32_t num_chunks = floor(total_samples_in_memory / samples_per_chunk);
 8003a08:	8a7b      	ldrh	r3, [r7, #18]
 8003a0a:	68fa      	ldr	r2, [r7, #12]
 8003a0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a10:	ee07 3a90 	vmov	s15, r3
 8003a14:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8003a18:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8003a1c:	ee17 3a90 	vmov	r3, s15
 8003a20:	60bb      	str	r3, [r7, #8]
	uint16_t remaining_samples = total_samples_in_memory % samples_per_chunk;
 8003a22:	8a7a      	ldrh	r2, [r7, #18]
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	fbb3 f1f2 	udiv	r1, r3, r2
 8003a2a:	fb01 f202 	mul.w	r2, r1, r2
 8003a2e:	1a9b      	subs	r3, r3, r2
 8003a30:	80fb      	strh	r3, [r7, #6]

	// Transmit multiple complete chunks of data
	for (int i = 0; i < num_chunks; i++) {
 8003a32:	2300      	movs	r3, #0
 8003a34:	617b      	str	r3, [r7, #20]
 8003a36:	e01a      	b.n	8003a6e <transmit_data_offline+0x8a>
		uart_ready = 0;
 8003a38:	4b1e      	ldr	r3, [pc, #120]	@ (8003ab4 <transmit_data_offline+0xd0>)
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	701a      	strb	r2, [r3, #0]
		transmit_dma_to_usart(&sample_memory[samples_per_chunk * i], samples_per_chunk * sizeof(uint16_t));
 8003a3e:	4b1e      	ldr	r3, [pc, #120]	@ (8003ab8 <transmit_data_offline+0xd4>)
 8003a40:	681a      	ldr	r2, [r3, #0]
 8003a42:	8a7b      	ldrh	r3, [r7, #18]
 8003a44:	6979      	ldr	r1, [r7, #20]
 8003a46:	fb01 f303 	mul.w	r3, r1, r3
 8003a4a:	005b      	lsls	r3, r3, #1
 8003a4c:	441a      	add	r2, r3
 8003a4e:	8a7b      	ldrh	r3, [r7, #18]
 8003a50:	005b      	lsls	r3, r3, #1
 8003a52:	b29b      	uxth	r3, r3
 8003a54:	4619      	mov	r1, r3
 8003a56:	4610      	mov	r0, r2
 8003a58:	f000 f868 	bl	8003b2c <transmit_dma_to_usart>
		while (uart_ready != 1) {}
 8003a5c:	bf00      	nop
 8003a5e:	4b15      	ldr	r3, [pc, #84]	@ (8003ab4 <transmit_data_offline+0xd0>)
 8003a60:	781b      	ldrb	r3, [r3, #0]
 8003a62:	b2db      	uxtb	r3, r3
 8003a64:	2b01      	cmp	r3, #1
 8003a66:	d1fa      	bne.n	8003a5e <transmit_data_offline+0x7a>
	for (int i = 0; i < num_chunks; i++) {
 8003a68:	697b      	ldr	r3, [r7, #20]
 8003a6a:	3301      	adds	r3, #1
 8003a6c:	617b      	str	r3, [r7, #20]
 8003a6e:	697b      	ldr	r3, [r7, #20]
 8003a70:	68ba      	ldr	r2, [r7, #8]
 8003a72:	429a      	cmp	r2, r3
 8003a74:	d8e0      	bhi.n	8003a38 <transmit_data_offline+0x54>
	}

	// Transmit any remaining data too small to fit in a complete chunk
	if (remaining_samples > 0) {
 8003a76:	88fb      	ldrh	r3, [r7, #6]
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d017      	beq.n	8003aac <transmit_data_offline+0xc8>
		uart_ready = 0;
 8003a7c:	4b0d      	ldr	r3, [pc, #52]	@ (8003ab4 <transmit_data_offline+0xd0>)
 8003a7e:	2200      	movs	r2, #0
 8003a80:	701a      	strb	r2, [r3, #0]
		transmit_dma_to_usart(&sample_memory[samples_per_chunk * num_chunks], remaining_samples * sizeof(uint16_t));
 8003a82:	4b0d      	ldr	r3, [pc, #52]	@ (8003ab8 <transmit_data_offline+0xd4>)
 8003a84:	681a      	ldr	r2, [r3, #0]
 8003a86:	8a7b      	ldrh	r3, [r7, #18]
 8003a88:	68b9      	ldr	r1, [r7, #8]
 8003a8a:	fb01 f303 	mul.w	r3, r1, r3
 8003a8e:	005b      	lsls	r3, r3, #1
 8003a90:	441a      	add	r2, r3
 8003a92:	88fb      	ldrh	r3, [r7, #6]
 8003a94:	005b      	lsls	r3, r3, #1
 8003a96:	b29b      	uxth	r3, r3
 8003a98:	4619      	mov	r1, r3
 8003a9a:	4610      	mov	r0, r2
 8003a9c:	f000 f846 	bl	8003b2c <transmit_dma_to_usart>
		while (uart_ready != 1) {}
 8003aa0:	bf00      	nop
 8003aa2:	4b04      	ldr	r3, [pc, #16]	@ (8003ab4 <transmit_data_offline+0xd0>)
 8003aa4:	781b      	ldrb	r3, [r3, #0]
 8003aa6:	b2db      	uxtb	r3, r3
 8003aa8:	2b01      	cmp	r3, #1
 8003aaa:	d1fa      	bne.n	8003aa2 <transmit_data_offline+0xbe>
	}
}
 8003aac:	bf00      	nop
 8003aae:	3718      	adds	r7, #24
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bd80      	pop	{r7, pc}
 8003ab4:	24000008 	.word	0x24000008
 8003ab8:	240005a0 	.word	0x240005a0

08003abc <configure_registers>:

// Configure and transmit register values.
// Initial register values default to the same default settings in the RHX software.
// Any desired changes to these values added after the 'write_initial_reg_values()' function call.
void configure_registers(RHDConfigParameters *parameters)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b082      	sub	sp, #8
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
	write_initial_reg_values(parameters);
 8003ac4:	6878      	ldr	r0, [r7, #4]
 8003ac6:	f7fd fded 	bl	80016a4 <write_initial_reg_values>
//	// Reg 6: (Actual DAC value which changes over time - instead of setting once here, this should be written sample-by-sample in an aux command list).
//
//	// Reg 7: Set zcheck_select
//	set_zcheck_channel(parameters, FIRST_SAMPLED_CHANNEL);
//	write_command(7, get_register_value(parameters, 7));
}
 8003aca:	bf00      	nop
 8003acc:	3708      	adds	r7, #8
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	bd80      	pop	{r7, pc}

08003ad2 <configure_convert_commands>:


// Configure the CONVERT commands that are loaded at the beginning of command_sequence_MOSI.
// By default, channels from 0 to CONVERT_COMMANDS_PER_SEQUENCE - 1 (0 to 31) are loaded consecutively (0, 1, 2, 3, ... 31).
void configure_convert_commands()
{
 8003ad2:	b580      	push	{r7, lr}
 8003ad4:	af00      	add	r7, sp, #0
	// If default ordering of channel CONVERT commands (0, 1, 2, 3, ... 31) is desired, pass a NULL 2nd parameter to create_convert_sequence().
	create_convert_sequence(NULL);
 8003ad6:	2000      	movs	r0, #0
 8003ad8:	f7fd fea0 	bl	800181c <create_convert_sequence>
	//	uint8_t channel_numbers[CONVERT_COMMANDS_PER_SEQUENCE] = {0};
	//	for (int i = 0; i < CONVERT_COMMANDS_PER_SEQUENCE; i++) {
	//		channel_numbers[i] = (CONVERT_COMMANDS_PER_SEQUENCE - 1) - i;
	//	}
	//	create_convert_sequence(channel_numbers);
}
 8003adc:	bf00      	nop
 8003ade:	bd80      	pop	{r7, pc}

08003ae0 <configure_aux_commands>:


// Configure the AUX commands that are loaded at the end of command_sequence_MOSI.
// By defaults, command lists from 0 to AUX_COMMANDS_PER_SEQUENCE - 1 (0 to 2) are loaded consecutively (32, 33, 34).
void configure_aux_commands(RHDConfigParameters *parameters)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b082      	sub	sp, #8
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
	  // desired frequency, so if using this command list it's important to set zcheck_DAC_command_slot_position to 0, 1, or
	  // 2 (one of the 3 command slots) to indicate its position, and set zcheck_DAC_command_list_length so that during
	  // execution of this list, after the length has been reached it can begin at 0 again.

	// Slot 0: Write RHD register loading to aux_command_list[0], so that the register values saved in software (parameters) are continually re-written.
	create_command_list_RHD_register_config(parameters, (uint16_t*) aux_command_list[0], 0, AUX_COMMAND_LIST_LENGTH);
 8003ae8:	2380      	movs	r3, #128	@ 0x80
 8003aea:	2200      	movs	r2, #0
 8003aec:	490c      	ldr	r1, [pc, #48]	@ (8003b20 <configure_aux_commands+0x40>)
 8003aee:	6878      	ldr	r0, [r7, #4]
 8003af0:	f7fd fece 	bl	8001890 <create_command_list_RHD_register_config>

	// Slot 1: Write dummy reads to aux_command_list[1], so that register 40 is repeatedly read.
	create_command_list_dummy(parameters, (uint16_t*) aux_command_list[1], AUX_COMMAND_LIST_LENGTH, read_command(40));
 8003af4:	2028      	movs	r0, #40	@ 0x28
 8003af6:	f7ff fa7e 	bl	8002ff6 <read_command>
 8003afa:	4603      	mov	r3, r0
 8003afc:	2280      	movs	r2, #128	@ 0x80
 8003afe:	4909      	ldr	r1, [pc, #36]	@ (8003b24 <configure_aux_commands+0x44>)
 8003b00:	6878      	ldr	r0, [r7, #4]
 8003b02:	f7fe f824 	bl	8001b4e <create_command_list_dummy>

	// Slot 2: Write dummy reads to aux_command_list[2], so that register 41 is repeatedly read.
	create_command_list_dummy(parameters, (uint16_t*) aux_command_list[2], AUX_COMMAND_LIST_LENGTH, read_command(41));
 8003b06:	2029      	movs	r0, #41	@ 0x29
 8003b08:	f7ff fa75 	bl	8002ff6 <read_command>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	2280      	movs	r2, #128	@ 0x80
 8003b10:	4905      	ldr	r1, [pc, #20]	@ (8003b28 <configure_aux_commands+0x48>)
 8003b12:	6878      	ldr	r0, [r7, #4]
 8003b14:	f7fe f81b 	bl	8001b4e <create_command_list_dummy>
	// zcheck_DAC commands can have different lengths depending on desired frequency. To handle this, be sure to:
	// a) assign create_command_list_zcheck_DAC()'s return value to zcheck_DAC_command_list_length, and
	// b) assign which command slot the zcheck_DAC command list is in to zcheck_DAC_command_slot_position.
//	zcheck_DAC_command_list_length = create_command_list_zcheck_DAC(parameters, (uint16_t*) aux_command_list[2], 1000.0, 100);
//	zcheck_DAC_command_slot_position = 2;
}
 8003b18:	bf00      	nop
 8003b1a:	3708      	adds	r7, #8
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	bd80      	pop	{r7, pc}
 8003b20:	240005a4 	.word	0x240005a4
 8003b24:	240006a4 	.word	0x240006a4
 8003b28:	240007a4 	.word	0x240007a4

08003b2c <transmit_dma_to_usart>:

// Use DMA to transmit num_bytes of data from memory pointer tx_data directly to USART.
// Non-blocking, so it may be helpful to set the 'uart_ready' variable to 0 prior to this function call,
// monitor it, and hold off on further transmissions until the USART Tx complete callback sets it to 1.
void transmit_dma_to_usart(volatile uint16_t *tx_data, uint16_t num_bytes)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b082      	sub	sp, #8
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
 8003b34:	460b      	mov	r3, r1
 8003b36:	807b      	strh	r3, [r7, #2]
#ifdef USE_HAL
	if (HAL_UART_Transmit_DMA(&USART, (uint8_t*) tx_data, num_bytes) != HAL_OK)
 8003b38:	887b      	ldrh	r3, [r7, #2]
 8003b3a:	461a      	mov	r2, r3
 8003b3c:	6879      	ldr	r1, [r7, #4]
 8003b3e:	4806      	ldr	r0, [pc, #24]	@ (8003b58 <transmit_dma_to_usart+0x2c>)
 8003b40:	f008 fd24 	bl	800c58c <HAL_UART_Transmit_DMA>
 8003b44:	4603      	mov	r3, r0
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d001      	beq.n	8003b4e <transmit_dma_to_usart+0x22>
	{
		Error_Handler();
 8003b4a:	f7fd fbeb 	bl	8001324 <Error_Handler>
	LL_DMA_EnableStream(DMA, DMA_USART_CHANNEL);

	// Enable DMA transfer for transmit request by setting DMAT bit in UART CR3 register
	LL_USART_EnableDMAReq_TX(USART);
#endif
}
 8003b4e:	bf00      	nop
 8003b50:	3708      	adds	r7, #8
 8003b52:	46bd      	mov	sp, r7
 8003b54:	bd80      	pop	{r7, pc}
 8003b56:	bf00      	nop
 8003b58:	240003bc 	.word	0x240003bc

08003b5c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8003b5c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003b94 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003b60:	f7ff fe8e 	bl	8003880 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003b64:	480c      	ldr	r0, [pc, #48]	@ (8003b98 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003b66:	490d      	ldr	r1, [pc, #52]	@ (8003b9c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003b68:	4a0d      	ldr	r2, [pc, #52]	@ (8003ba0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003b6a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003b6c:	e002      	b.n	8003b74 <LoopCopyDataInit>

08003b6e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003b6e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003b70:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003b72:	3304      	adds	r3, #4

08003b74 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003b74:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003b76:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003b78:	d3f9      	bcc.n	8003b6e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003b7a:	4a0a      	ldr	r2, [pc, #40]	@ (8003ba4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003b7c:	4c0a      	ldr	r4, [pc, #40]	@ (8003ba8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003b7e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003b80:	e001      	b.n	8003b86 <LoopFillZerobss>

08003b82 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003b82:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003b84:	3204      	adds	r2, #4

08003b86 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003b86:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003b88:	d3fb      	bcc.n	8003b82 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003b8a:	f00a fcfd 	bl	800e588 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003b8e:	f7fc fd69 	bl	8000664 <main>
  bx  lr
 8003b92:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003b94:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8003b98:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8003b9c:	2400006c 	.word	0x2400006c
  ldr r2, =_sidata
 8003ba0:	08011198 	.word	0x08011198
  ldr r2, =_sbss
 8003ba4:	24000070 	.word	0x24000070
  ldr r4, =_ebss
 8003ba8:	24000a10 	.word	0x24000a10

08003bac <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003bac:	e7fe      	b.n	8003bac <ADC3_IRQHandler>
	...

08003bb0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b082      	sub	sp, #8
 8003bb4:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003bb6:	2003      	movs	r0, #3
 8003bb8:	f000 f980 	bl	8003ebc <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003bbc:	f003 ffb2 	bl	8007b24 <HAL_RCC_GetSysClockFreq>
 8003bc0:	4602      	mov	r2, r0
 8003bc2:	4b15      	ldr	r3, [pc, #84]	@ (8003c18 <HAL_Init+0x68>)
 8003bc4:	699b      	ldr	r3, [r3, #24]
 8003bc6:	0a1b      	lsrs	r3, r3, #8
 8003bc8:	f003 030f 	and.w	r3, r3, #15
 8003bcc:	4913      	ldr	r1, [pc, #76]	@ (8003c1c <HAL_Init+0x6c>)
 8003bce:	5ccb      	ldrb	r3, [r1, r3]
 8003bd0:	f003 031f 	and.w	r3, r3, #31
 8003bd4:	fa22 f303 	lsr.w	r3, r2, r3
 8003bd8:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003bda:	4b0f      	ldr	r3, [pc, #60]	@ (8003c18 <HAL_Init+0x68>)
 8003bdc:	699b      	ldr	r3, [r3, #24]
 8003bde:	f003 030f 	and.w	r3, r3, #15
 8003be2:	4a0e      	ldr	r2, [pc, #56]	@ (8003c1c <HAL_Init+0x6c>)
 8003be4:	5cd3      	ldrb	r3, [r2, r3]
 8003be6:	f003 031f 	and.w	r3, r3, #31
 8003bea:	687a      	ldr	r2, [r7, #4]
 8003bec:	fa22 f303 	lsr.w	r3, r2, r3
 8003bf0:	4a0b      	ldr	r2, [pc, #44]	@ (8003c20 <HAL_Init+0x70>)
 8003bf2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003bf4:	4a0b      	ldr	r2, [pc, #44]	@ (8003c24 <HAL_Init+0x74>)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003bfa:	2000      	movs	r0, #0
 8003bfc:	f000 f814 	bl	8003c28 <HAL_InitTick>
 8003c00:	4603      	mov	r3, r0
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d001      	beq.n	8003c0a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8003c06:	2301      	movs	r3, #1
 8003c08:	e002      	b.n	8003c10 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8003c0a:	f7ff fa0b 	bl	8003024 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003c0e:	2300      	movs	r3, #0
}
 8003c10:	4618      	mov	r0, r3
 8003c12:	3708      	adds	r7, #8
 8003c14:	46bd      	mov	sp, r7
 8003c16:	bd80      	pop	{r7, pc}
 8003c18:	58024400 	.word	0x58024400
 8003c1c:	0800eff8 	.word	0x0800eff8
 8003c20:	24000010 	.word	0x24000010
 8003c24:	2400000c 	.word	0x2400000c

08003c28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b082      	sub	sp, #8
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8003c30:	4b15      	ldr	r3, [pc, #84]	@ (8003c88 <HAL_InitTick+0x60>)
 8003c32:	781b      	ldrb	r3, [r3, #0]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d101      	bne.n	8003c3c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8003c38:	2301      	movs	r3, #1
 8003c3a:	e021      	b.n	8003c80 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8003c3c:	4b13      	ldr	r3, [pc, #76]	@ (8003c8c <HAL_InitTick+0x64>)
 8003c3e:	681a      	ldr	r2, [r3, #0]
 8003c40:	4b11      	ldr	r3, [pc, #68]	@ (8003c88 <HAL_InitTick+0x60>)
 8003c42:	781b      	ldrb	r3, [r3, #0]
 8003c44:	4619      	mov	r1, r3
 8003c46:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003c4a:	fbb3 f3f1 	udiv	r3, r3, r1
 8003c4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c52:	4618      	mov	r0, r3
 8003c54:	f000 f965 	bl	8003f22 <HAL_SYSTICK_Config>
 8003c58:	4603      	mov	r3, r0
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d001      	beq.n	8003c62 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8003c5e:	2301      	movs	r3, #1
 8003c60:	e00e      	b.n	8003c80 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2b0f      	cmp	r3, #15
 8003c66:	d80a      	bhi.n	8003c7e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003c68:	2200      	movs	r2, #0
 8003c6a:	6879      	ldr	r1, [r7, #4]
 8003c6c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003c70:	f000 f92f 	bl	8003ed2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003c74:	4a06      	ldr	r2, [pc, #24]	@ (8003c90 <HAL_InitTick+0x68>)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	e000      	b.n	8003c80 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8003c7e:	2301      	movs	r3, #1
}
 8003c80:	4618      	mov	r0, r3
 8003c82:	3708      	adds	r7, #8
 8003c84:	46bd      	mov	sp, r7
 8003c86:	bd80      	pop	{r7, pc}
 8003c88:	24000018 	.word	0x24000018
 8003c8c:	2400000c 	.word	0x2400000c
 8003c90:	24000014 	.word	0x24000014

08003c94 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003c94:	b480      	push	{r7}
 8003c96:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003c98:	4b06      	ldr	r3, [pc, #24]	@ (8003cb4 <HAL_IncTick+0x20>)
 8003c9a:	781b      	ldrb	r3, [r3, #0]
 8003c9c:	461a      	mov	r2, r3
 8003c9e:	4b06      	ldr	r3, [pc, #24]	@ (8003cb8 <HAL_IncTick+0x24>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	4413      	add	r3, r2
 8003ca4:	4a04      	ldr	r2, [pc, #16]	@ (8003cb8 <HAL_IncTick+0x24>)
 8003ca6:	6013      	str	r3, [r2, #0]
}
 8003ca8:	bf00      	nop
 8003caa:	46bd      	mov	sp, r7
 8003cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb0:	4770      	bx	lr
 8003cb2:	bf00      	nop
 8003cb4:	24000018 	.word	0x24000018
 8003cb8:	240008c4 	.word	0x240008c4

08003cbc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003cbc:	b480      	push	{r7}
 8003cbe:	af00      	add	r7, sp, #0
  return uwTick;
 8003cc0:	4b03      	ldr	r3, [pc, #12]	@ (8003cd0 <HAL_GetTick+0x14>)
 8003cc2:	681b      	ldr	r3, [r3, #0]
}
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ccc:	4770      	bx	lr
 8003cce:	bf00      	nop
 8003cd0:	240008c4 	.word	0x240008c4

08003cd4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b084      	sub	sp, #16
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003cdc:	f7ff ffee 	bl	8003cbc <HAL_GetTick>
 8003ce0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003cec:	d005      	beq.n	8003cfa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003cee:	4b0a      	ldr	r3, [pc, #40]	@ (8003d18 <HAL_Delay+0x44>)
 8003cf0:	781b      	ldrb	r3, [r3, #0]
 8003cf2:	461a      	mov	r2, r3
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	4413      	add	r3, r2
 8003cf8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003cfa:	bf00      	nop
 8003cfc:	f7ff ffde 	bl	8003cbc <HAL_GetTick>
 8003d00:	4602      	mov	r2, r0
 8003d02:	68bb      	ldr	r3, [r7, #8]
 8003d04:	1ad3      	subs	r3, r2, r3
 8003d06:	68fa      	ldr	r2, [r7, #12]
 8003d08:	429a      	cmp	r2, r3
 8003d0a:	d8f7      	bhi.n	8003cfc <HAL_Delay+0x28>
  {
  }
}
 8003d0c:	bf00      	nop
 8003d0e:	bf00      	nop
 8003d10:	3710      	adds	r7, #16
 8003d12:	46bd      	mov	sp, r7
 8003d14:	bd80      	pop	{r7, pc}
 8003d16:	bf00      	nop
 8003d18:	24000018 	.word	0x24000018

08003d1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d1c:	b480      	push	{r7}
 8003d1e:	b085      	sub	sp, #20
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	f003 0307 	and.w	r3, r3, #7
 8003d2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003d2c:	4b0b      	ldr	r3, [pc, #44]	@ (8003d5c <__NVIC_SetPriorityGrouping+0x40>)
 8003d2e:	68db      	ldr	r3, [r3, #12]
 8003d30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003d32:	68ba      	ldr	r2, [r7, #8]
 8003d34:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003d38:	4013      	ands	r3, r2
 8003d3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003d40:	68bb      	ldr	r3, [r7, #8]
 8003d42:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003d44:	4b06      	ldr	r3, [pc, #24]	@ (8003d60 <__NVIC_SetPriorityGrouping+0x44>)
 8003d46:	4313      	orrs	r3, r2
 8003d48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003d4a:	4a04      	ldr	r2, [pc, #16]	@ (8003d5c <__NVIC_SetPriorityGrouping+0x40>)
 8003d4c:	68bb      	ldr	r3, [r7, #8]
 8003d4e:	60d3      	str	r3, [r2, #12]
}
 8003d50:	bf00      	nop
 8003d52:	3714      	adds	r7, #20
 8003d54:	46bd      	mov	sp, r7
 8003d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5a:	4770      	bx	lr
 8003d5c:	e000ed00 	.word	0xe000ed00
 8003d60:	05fa0000 	.word	0x05fa0000

08003d64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003d64:	b480      	push	{r7}
 8003d66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003d68:	4b04      	ldr	r3, [pc, #16]	@ (8003d7c <__NVIC_GetPriorityGrouping+0x18>)
 8003d6a:	68db      	ldr	r3, [r3, #12]
 8003d6c:	0a1b      	lsrs	r3, r3, #8
 8003d6e:	f003 0307 	and.w	r3, r3, #7
}
 8003d72:	4618      	mov	r0, r3
 8003d74:	46bd      	mov	sp, r7
 8003d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7a:	4770      	bx	lr
 8003d7c:	e000ed00 	.word	0xe000ed00

08003d80 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d80:	b480      	push	{r7}
 8003d82:	b083      	sub	sp, #12
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	4603      	mov	r3, r0
 8003d88:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003d8a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	db0b      	blt.n	8003daa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d92:	88fb      	ldrh	r3, [r7, #6]
 8003d94:	f003 021f 	and.w	r2, r3, #31
 8003d98:	4907      	ldr	r1, [pc, #28]	@ (8003db8 <__NVIC_EnableIRQ+0x38>)
 8003d9a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003d9e:	095b      	lsrs	r3, r3, #5
 8003da0:	2001      	movs	r0, #1
 8003da2:	fa00 f202 	lsl.w	r2, r0, r2
 8003da6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003daa:	bf00      	nop
 8003dac:	370c      	adds	r7, #12
 8003dae:	46bd      	mov	sp, r7
 8003db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db4:	4770      	bx	lr
 8003db6:	bf00      	nop
 8003db8:	e000e100 	.word	0xe000e100

08003dbc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003dbc:	b480      	push	{r7}
 8003dbe:	b083      	sub	sp, #12
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	6039      	str	r1, [r7, #0]
 8003dc6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003dc8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	db0a      	blt.n	8003de6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	b2da      	uxtb	r2, r3
 8003dd4:	490c      	ldr	r1, [pc, #48]	@ (8003e08 <__NVIC_SetPriority+0x4c>)
 8003dd6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003dda:	0112      	lsls	r2, r2, #4
 8003ddc:	b2d2      	uxtb	r2, r2
 8003dde:	440b      	add	r3, r1
 8003de0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003de4:	e00a      	b.n	8003dfc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	b2da      	uxtb	r2, r3
 8003dea:	4908      	ldr	r1, [pc, #32]	@ (8003e0c <__NVIC_SetPriority+0x50>)
 8003dec:	88fb      	ldrh	r3, [r7, #6]
 8003dee:	f003 030f 	and.w	r3, r3, #15
 8003df2:	3b04      	subs	r3, #4
 8003df4:	0112      	lsls	r2, r2, #4
 8003df6:	b2d2      	uxtb	r2, r2
 8003df8:	440b      	add	r3, r1
 8003dfa:	761a      	strb	r2, [r3, #24]
}
 8003dfc:	bf00      	nop
 8003dfe:	370c      	adds	r7, #12
 8003e00:	46bd      	mov	sp, r7
 8003e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e06:	4770      	bx	lr
 8003e08:	e000e100 	.word	0xe000e100
 8003e0c:	e000ed00 	.word	0xe000ed00

08003e10 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e10:	b480      	push	{r7}
 8003e12:	b089      	sub	sp, #36	@ 0x24
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	60f8      	str	r0, [r7, #12]
 8003e18:	60b9      	str	r1, [r7, #8]
 8003e1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	f003 0307 	and.w	r3, r3, #7
 8003e22:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e24:	69fb      	ldr	r3, [r7, #28]
 8003e26:	f1c3 0307 	rsb	r3, r3, #7
 8003e2a:	2b04      	cmp	r3, #4
 8003e2c:	bf28      	it	cs
 8003e2e:	2304      	movcs	r3, #4
 8003e30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e32:	69fb      	ldr	r3, [r7, #28]
 8003e34:	3304      	adds	r3, #4
 8003e36:	2b06      	cmp	r3, #6
 8003e38:	d902      	bls.n	8003e40 <NVIC_EncodePriority+0x30>
 8003e3a:	69fb      	ldr	r3, [r7, #28]
 8003e3c:	3b03      	subs	r3, #3
 8003e3e:	e000      	b.n	8003e42 <NVIC_EncodePriority+0x32>
 8003e40:	2300      	movs	r3, #0
 8003e42:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e44:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003e48:	69bb      	ldr	r3, [r7, #24]
 8003e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e4e:	43da      	mvns	r2, r3
 8003e50:	68bb      	ldr	r3, [r7, #8]
 8003e52:	401a      	ands	r2, r3
 8003e54:	697b      	ldr	r3, [r7, #20]
 8003e56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003e58:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003e5c:	697b      	ldr	r3, [r7, #20]
 8003e5e:	fa01 f303 	lsl.w	r3, r1, r3
 8003e62:	43d9      	mvns	r1, r3
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e68:	4313      	orrs	r3, r2
         );
}
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	3724      	adds	r7, #36	@ 0x24
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e74:	4770      	bx	lr
	...

08003e78 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b082      	sub	sp, #8
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	3b01      	subs	r3, #1
 8003e84:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003e88:	d301      	bcc.n	8003e8e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	e00f      	b.n	8003eae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003e8e:	4a0a      	ldr	r2, [pc, #40]	@ (8003eb8 <SysTick_Config+0x40>)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	3b01      	subs	r3, #1
 8003e94:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003e96:	210f      	movs	r1, #15
 8003e98:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003e9c:	f7ff ff8e 	bl	8003dbc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003ea0:	4b05      	ldr	r3, [pc, #20]	@ (8003eb8 <SysTick_Config+0x40>)
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003ea6:	4b04      	ldr	r3, [pc, #16]	@ (8003eb8 <SysTick_Config+0x40>)
 8003ea8:	2207      	movs	r2, #7
 8003eaa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003eac:	2300      	movs	r3, #0
}
 8003eae:	4618      	mov	r0, r3
 8003eb0:	3708      	adds	r7, #8
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	bd80      	pop	{r7, pc}
 8003eb6:	bf00      	nop
 8003eb8:	e000e010 	.word	0xe000e010

08003ebc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b082      	sub	sp, #8
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003ec4:	6878      	ldr	r0, [r7, #4]
 8003ec6:	f7ff ff29 	bl	8003d1c <__NVIC_SetPriorityGrouping>
}
 8003eca:	bf00      	nop
 8003ecc:	3708      	adds	r7, #8
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bd80      	pop	{r7, pc}

08003ed2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ed2:	b580      	push	{r7, lr}
 8003ed4:	b086      	sub	sp, #24
 8003ed6:	af00      	add	r7, sp, #0
 8003ed8:	4603      	mov	r3, r0
 8003eda:	60b9      	str	r1, [r7, #8]
 8003edc:	607a      	str	r2, [r7, #4]
 8003ede:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003ee0:	f7ff ff40 	bl	8003d64 <__NVIC_GetPriorityGrouping>
 8003ee4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003ee6:	687a      	ldr	r2, [r7, #4]
 8003ee8:	68b9      	ldr	r1, [r7, #8]
 8003eea:	6978      	ldr	r0, [r7, #20]
 8003eec:	f7ff ff90 	bl	8003e10 <NVIC_EncodePriority>
 8003ef0:	4602      	mov	r2, r0
 8003ef2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003ef6:	4611      	mov	r1, r2
 8003ef8:	4618      	mov	r0, r3
 8003efa:	f7ff ff5f 	bl	8003dbc <__NVIC_SetPriority>
}
 8003efe:	bf00      	nop
 8003f00:	3718      	adds	r7, #24
 8003f02:	46bd      	mov	sp, r7
 8003f04:	bd80      	pop	{r7, pc}

08003f06 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f06:	b580      	push	{r7, lr}
 8003f08:	b082      	sub	sp, #8
 8003f0a:	af00      	add	r7, sp, #0
 8003f0c:	4603      	mov	r3, r0
 8003f0e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f10:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003f14:	4618      	mov	r0, r3
 8003f16:	f7ff ff33 	bl	8003d80 <__NVIC_EnableIRQ>
}
 8003f1a:	bf00      	nop
 8003f1c:	3708      	adds	r7, #8
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	bd80      	pop	{r7, pc}

08003f22 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003f22:	b580      	push	{r7, lr}
 8003f24:	b082      	sub	sp, #8
 8003f26:	af00      	add	r7, sp, #0
 8003f28:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003f2a:	6878      	ldr	r0, [r7, #4]
 8003f2c:	f7ff ffa4 	bl	8003e78 <SysTick_Config>
 8003f30:	4603      	mov	r3, r0
}
 8003f32:	4618      	mov	r0, r3
 8003f34:	3708      	adds	r7, #8
 8003f36:	46bd      	mov	sp, r7
 8003f38:	bd80      	pop	{r7, pc}
	...

08003f3c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	b086      	sub	sp, #24
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8003f44:	f7ff feba 	bl	8003cbc <HAL_GetTick>
 8003f48:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d101      	bne.n	8003f54 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8003f50:	2301      	movs	r3, #1
 8003f52:	e312      	b.n	800457a <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	4a66      	ldr	r2, [pc, #408]	@ (80040f4 <HAL_DMA_Init+0x1b8>)
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d04a      	beq.n	8003ff4 <HAL_DMA_Init+0xb8>
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	4a65      	ldr	r2, [pc, #404]	@ (80040f8 <HAL_DMA_Init+0x1bc>)
 8003f64:	4293      	cmp	r3, r2
 8003f66:	d045      	beq.n	8003ff4 <HAL_DMA_Init+0xb8>
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	4a63      	ldr	r2, [pc, #396]	@ (80040fc <HAL_DMA_Init+0x1c0>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d040      	beq.n	8003ff4 <HAL_DMA_Init+0xb8>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	4a62      	ldr	r2, [pc, #392]	@ (8004100 <HAL_DMA_Init+0x1c4>)
 8003f78:	4293      	cmp	r3, r2
 8003f7a:	d03b      	beq.n	8003ff4 <HAL_DMA_Init+0xb8>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	4a60      	ldr	r2, [pc, #384]	@ (8004104 <HAL_DMA_Init+0x1c8>)
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d036      	beq.n	8003ff4 <HAL_DMA_Init+0xb8>
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4a5f      	ldr	r2, [pc, #380]	@ (8004108 <HAL_DMA_Init+0x1cc>)
 8003f8c:	4293      	cmp	r3, r2
 8003f8e:	d031      	beq.n	8003ff4 <HAL_DMA_Init+0xb8>
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	4a5d      	ldr	r2, [pc, #372]	@ (800410c <HAL_DMA_Init+0x1d0>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d02c      	beq.n	8003ff4 <HAL_DMA_Init+0xb8>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	4a5c      	ldr	r2, [pc, #368]	@ (8004110 <HAL_DMA_Init+0x1d4>)
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d027      	beq.n	8003ff4 <HAL_DMA_Init+0xb8>
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	4a5a      	ldr	r2, [pc, #360]	@ (8004114 <HAL_DMA_Init+0x1d8>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d022      	beq.n	8003ff4 <HAL_DMA_Init+0xb8>
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	4a59      	ldr	r2, [pc, #356]	@ (8004118 <HAL_DMA_Init+0x1dc>)
 8003fb4:	4293      	cmp	r3, r2
 8003fb6:	d01d      	beq.n	8003ff4 <HAL_DMA_Init+0xb8>
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4a57      	ldr	r2, [pc, #348]	@ (800411c <HAL_DMA_Init+0x1e0>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d018      	beq.n	8003ff4 <HAL_DMA_Init+0xb8>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	4a56      	ldr	r2, [pc, #344]	@ (8004120 <HAL_DMA_Init+0x1e4>)
 8003fc8:	4293      	cmp	r3, r2
 8003fca:	d013      	beq.n	8003ff4 <HAL_DMA_Init+0xb8>
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4a54      	ldr	r2, [pc, #336]	@ (8004124 <HAL_DMA_Init+0x1e8>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d00e      	beq.n	8003ff4 <HAL_DMA_Init+0xb8>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	4a53      	ldr	r2, [pc, #332]	@ (8004128 <HAL_DMA_Init+0x1ec>)
 8003fdc:	4293      	cmp	r3, r2
 8003fde:	d009      	beq.n	8003ff4 <HAL_DMA_Init+0xb8>
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4a51      	ldr	r2, [pc, #324]	@ (800412c <HAL_DMA_Init+0x1f0>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d004      	beq.n	8003ff4 <HAL_DMA_Init+0xb8>
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	4a50      	ldr	r2, [pc, #320]	@ (8004130 <HAL_DMA_Init+0x1f4>)
 8003ff0:	4293      	cmp	r3, r2
 8003ff2:	d101      	bne.n	8003ff8 <HAL_DMA_Init+0xbc>
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	e000      	b.n	8003ffa <HAL_DMA_Init+0xbe>
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	f000 813c 	beq.w	8004278 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2202      	movs	r2, #2
 8004004:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2200      	movs	r2, #0
 800400c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	4a37      	ldr	r2, [pc, #220]	@ (80040f4 <HAL_DMA_Init+0x1b8>)
 8004016:	4293      	cmp	r3, r2
 8004018:	d04a      	beq.n	80040b0 <HAL_DMA_Init+0x174>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	4a36      	ldr	r2, [pc, #216]	@ (80040f8 <HAL_DMA_Init+0x1bc>)
 8004020:	4293      	cmp	r3, r2
 8004022:	d045      	beq.n	80040b0 <HAL_DMA_Init+0x174>
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4a34      	ldr	r2, [pc, #208]	@ (80040fc <HAL_DMA_Init+0x1c0>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d040      	beq.n	80040b0 <HAL_DMA_Init+0x174>
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	4a33      	ldr	r2, [pc, #204]	@ (8004100 <HAL_DMA_Init+0x1c4>)
 8004034:	4293      	cmp	r3, r2
 8004036:	d03b      	beq.n	80040b0 <HAL_DMA_Init+0x174>
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4a31      	ldr	r2, [pc, #196]	@ (8004104 <HAL_DMA_Init+0x1c8>)
 800403e:	4293      	cmp	r3, r2
 8004040:	d036      	beq.n	80040b0 <HAL_DMA_Init+0x174>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	4a30      	ldr	r2, [pc, #192]	@ (8004108 <HAL_DMA_Init+0x1cc>)
 8004048:	4293      	cmp	r3, r2
 800404a:	d031      	beq.n	80040b0 <HAL_DMA_Init+0x174>
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4a2e      	ldr	r2, [pc, #184]	@ (800410c <HAL_DMA_Init+0x1d0>)
 8004052:	4293      	cmp	r3, r2
 8004054:	d02c      	beq.n	80040b0 <HAL_DMA_Init+0x174>
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	4a2d      	ldr	r2, [pc, #180]	@ (8004110 <HAL_DMA_Init+0x1d4>)
 800405c:	4293      	cmp	r3, r2
 800405e:	d027      	beq.n	80040b0 <HAL_DMA_Init+0x174>
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	4a2b      	ldr	r2, [pc, #172]	@ (8004114 <HAL_DMA_Init+0x1d8>)
 8004066:	4293      	cmp	r3, r2
 8004068:	d022      	beq.n	80040b0 <HAL_DMA_Init+0x174>
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	4a2a      	ldr	r2, [pc, #168]	@ (8004118 <HAL_DMA_Init+0x1dc>)
 8004070:	4293      	cmp	r3, r2
 8004072:	d01d      	beq.n	80040b0 <HAL_DMA_Init+0x174>
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	4a28      	ldr	r2, [pc, #160]	@ (800411c <HAL_DMA_Init+0x1e0>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d018      	beq.n	80040b0 <HAL_DMA_Init+0x174>
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4a27      	ldr	r2, [pc, #156]	@ (8004120 <HAL_DMA_Init+0x1e4>)
 8004084:	4293      	cmp	r3, r2
 8004086:	d013      	beq.n	80040b0 <HAL_DMA_Init+0x174>
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4a25      	ldr	r2, [pc, #148]	@ (8004124 <HAL_DMA_Init+0x1e8>)
 800408e:	4293      	cmp	r3, r2
 8004090:	d00e      	beq.n	80040b0 <HAL_DMA_Init+0x174>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4a24      	ldr	r2, [pc, #144]	@ (8004128 <HAL_DMA_Init+0x1ec>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d009      	beq.n	80040b0 <HAL_DMA_Init+0x174>
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4a22      	ldr	r2, [pc, #136]	@ (800412c <HAL_DMA_Init+0x1f0>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d004      	beq.n	80040b0 <HAL_DMA_Init+0x174>
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4a21      	ldr	r2, [pc, #132]	@ (8004130 <HAL_DMA_Init+0x1f4>)
 80040ac:	4293      	cmp	r3, r2
 80040ae:	d108      	bne.n	80040c2 <HAL_DMA_Init+0x186>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	681a      	ldr	r2, [r3, #0]
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f022 0201 	bic.w	r2, r2, #1
 80040be:	601a      	str	r2, [r3, #0]
 80040c0:	e007      	b.n	80040d2 <HAL_DMA_Init+0x196>
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	681a      	ldr	r2, [r3, #0]
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f022 0201 	bic.w	r2, r2, #1
 80040d0:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80040d2:	e02f      	b.n	8004134 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80040d4:	f7ff fdf2 	bl	8003cbc <HAL_GetTick>
 80040d8:	4602      	mov	r2, r0
 80040da:	693b      	ldr	r3, [r7, #16]
 80040dc:	1ad3      	subs	r3, r2, r3
 80040de:	2b05      	cmp	r3, #5
 80040e0:	d928      	bls.n	8004134 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	2220      	movs	r2, #32
 80040e6:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2203      	movs	r2, #3
 80040ec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 80040f0:	2301      	movs	r3, #1
 80040f2:	e242      	b.n	800457a <HAL_DMA_Init+0x63e>
 80040f4:	40020010 	.word	0x40020010
 80040f8:	40020028 	.word	0x40020028
 80040fc:	40020040 	.word	0x40020040
 8004100:	40020058 	.word	0x40020058
 8004104:	40020070 	.word	0x40020070
 8004108:	40020088 	.word	0x40020088
 800410c:	400200a0 	.word	0x400200a0
 8004110:	400200b8 	.word	0x400200b8
 8004114:	40020410 	.word	0x40020410
 8004118:	40020428 	.word	0x40020428
 800411c:	40020440 	.word	0x40020440
 8004120:	40020458 	.word	0x40020458
 8004124:	40020470 	.word	0x40020470
 8004128:	40020488 	.word	0x40020488
 800412c:	400204a0 	.word	0x400204a0
 8004130:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f003 0301 	and.w	r3, r3, #1
 800413e:	2b00      	cmp	r3, #0
 8004140:	d1c8      	bne.n	80040d4 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800414a:	697a      	ldr	r2, [r7, #20]
 800414c:	4b83      	ldr	r3, [pc, #524]	@ (800435c <HAL_DMA_Init+0x420>)
 800414e:	4013      	ands	r3, r2
 8004150:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800415a:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	691b      	ldr	r3, [r3, #16]
 8004160:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004166:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	699b      	ldr	r3, [r3, #24]
 800416c:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004172:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6a1b      	ldr	r3, [r3, #32]
 8004178:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 800417a:	697a      	ldr	r2, [r7, #20]
 800417c:	4313      	orrs	r3, r2
 800417e:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004184:	2b04      	cmp	r3, #4
 8004186:	d107      	bne.n	8004198 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004190:	4313      	orrs	r3, r2
 8004192:	697a      	ldr	r2, [r7, #20]
 8004194:	4313      	orrs	r3, r2
 8004196:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	685b      	ldr	r3, [r3, #4]
 800419c:	2b28      	cmp	r3, #40	@ 0x28
 800419e:	d903      	bls.n	80041a8 <HAL_DMA_Init+0x26c>
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	685b      	ldr	r3, [r3, #4]
 80041a4:	2b2e      	cmp	r3, #46	@ 0x2e
 80041a6:	d91f      	bls.n	80041e8 <HAL_DMA_Init+0x2ac>
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	685b      	ldr	r3, [r3, #4]
 80041ac:	2b3e      	cmp	r3, #62	@ 0x3e
 80041ae:	d903      	bls.n	80041b8 <HAL_DMA_Init+0x27c>
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	685b      	ldr	r3, [r3, #4]
 80041b4:	2b42      	cmp	r3, #66	@ 0x42
 80041b6:	d917      	bls.n	80041e8 <HAL_DMA_Init+0x2ac>
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	685b      	ldr	r3, [r3, #4]
 80041bc:	2b46      	cmp	r3, #70	@ 0x46
 80041be:	d903      	bls.n	80041c8 <HAL_DMA_Init+0x28c>
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	685b      	ldr	r3, [r3, #4]
 80041c4:	2b48      	cmp	r3, #72	@ 0x48
 80041c6:	d90f      	bls.n	80041e8 <HAL_DMA_Init+0x2ac>
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	685b      	ldr	r3, [r3, #4]
 80041cc:	2b4e      	cmp	r3, #78	@ 0x4e
 80041ce:	d903      	bls.n	80041d8 <HAL_DMA_Init+0x29c>
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	685b      	ldr	r3, [r3, #4]
 80041d4:	2b52      	cmp	r3, #82	@ 0x52
 80041d6:	d907      	bls.n	80041e8 <HAL_DMA_Init+0x2ac>
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	685b      	ldr	r3, [r3, #4]
 80041dc:	2b73      	cmp	r3, #115	@ 0x73
 80041de:	d905      	bls.n	80041ec <HAL_DMA_Init+0x2b0>
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	685b      	ldr	r3, [r3, #4]
 80041e4:	2b77      	cmp	r3, #119	@ 0x77
 80041e6:	d801      	bhi.n	80041ec <HAL_DMA_Init+0x2b0>
 80041e8:	2301      	movs	r3, #1
 80041ea:	e000      	b.n	80041ee <HAL_DMA_Init+0x2b2>
 80041ec:	2300      	movs	r3, #0
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d003      	beq.n	80041fa <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 80041f2:	697b      	ldr	r3, [r7, #20]
 80041f4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80041f8:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	697a      	ldr	r2, [r7, #20]
 8004200:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	695b      	ldr	r3, [r3, #20]
 8004208:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800420a:	697b      	ldr	r3, [r7, #20]
 800420c:	f023 0307 	bic.w	r3, r3, #7
 8004210:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004216:	697a      	ldr	r2, [r7, #20]
 8004218:	4313      	orrs	r3, r2
 800421a:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004220:	2b04      	cmp	r3, #4
 8004222:	d117      	bne.n	8004254 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004228:	697a      	ldr	r2, [r7, #20]
 800422a:	4313      	orrs	r3, r2
 800422c:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004232:	2b00      	cmp	r3, #0
 8004234:	d00e      	beq.n	8004254 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004236:	6878      	ldr	r0, [r7, #4]
 8004238:	f002 fb3a 	bl	80068b0 <DMA_CheckFifoParam>
 800423c:	4603      	mov	r3, r0
 800423e:	2b00      	cmp	r3, #0
 8004240:	d008      	beq.n	8004254 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2240      	movs	r2, #64	@ 0x40
 8004246:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2201      	movs	r2, #1
 800424c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8004250:	2301      	movs	r3, #1
 8004252:	e192      	b.n	800457a <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	697a      	ldr	r2, [r7, #20]
 800425a:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800425c:	6878      	ldr	r0, [r7, #4]
 800425e:	f002 fa75 	bl	800674c <DMA_CalcBaseAndBitshift>
 8004262:	4603      	mov	r3, r0
 8004264:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800426a:	f003 031f 	and.w	r3, r3, #31
 800426e:	223f      	movs	r2, #63	@ 0x3f
 8004270:	409a      	lsls	r2, r3
 8004272:	68bb      	ldr	r3, [r7, #8]
 8004274:	609a      	str	r2, [r3, #8]
 8004276:	e0c8      	b.n	800440a <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	4a38      	ldr	r2, [pc, #224]	@ (8004360 <HAL_DMA_Init+0x424>)
 800427e:	4293      	cmp	r3, r2
 8004280:	d022      	beq.n	80042c8 <HAL_DMA_Init+0x38c>
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	4a37      	ldr	r2, [pc, #220]	@ (8004364 <HAL_DMA_Init+0x428>)
 8004288:	4293      	cmp	r3, r2
 800428a:	d01d      	beq.n	80042c8 <HAL_DMA_Init+0x38c>
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	4a35      	ldr	r2, [pc, #212]	@ (8004368 <HAL_DMA_Init+0x42c>)
 8004292:	4293      	cmp	r3, r2
 8004294:	d018      	beq.n	80042c8 <HAL_DMA_Init+0x38c>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	4a34      	ldr	r2, [pc, #208]	@ (800436c <HAL_DMA_Init+0x430>)
 800429c:	4293      	cmp	r3, r2
 800429e:	d013      	beq.n	80042c8 <HAL_DMA_Init+0x38c>
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4a32      	ldr	r2, [pc, #200]	@ (8004370 <HAL_DMA_Init+0x434>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d00e      	beq.n	80042c8 <HAL_DMA_Init+0x38c>
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	4a31      	ldr	r2, [pc, #196]	@ (8004374 <HAL_DMA_Init+0x438>)
 80042b0:	4293      	cmp	r3, r2
 80042b2:	d009      	beq.n	80042c8 <HAL_DMA_Init+0x38c>
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4a2f      	ldr	r2, [pc, #188]	@ (8004378 <HAL_DMA_Init+0x43c>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d004      	beq.n	80042c8 <HAL_DMA_Init+0x38c>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	4a2e      	ldr	r2, [pc, #184]	@ (800437c <HAL_DMA_Init+0x440>)
 80042c4:	4293      	cmp	r3, r2
 80042c6:	d101      	bne.n	80042cc <HAL_DMA_Init+0x390>
 80042c8:	2301      	movs	r3, #1
 80042ca:	e000      	b.n	80042ce <HAL_DMA_Init+0x392>
 80042cc:	2300      	movs	r3, #0
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	f000 8092 	beq.w	80043f8 <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	4a21      	ldr	r2, [pc, #132]	@ (8004360 <HAL_DMA_Init+0x424>)
 80042da:	4293      	cmp	r3, r2
 80042dc:	d021      	beq.n	8004322 <HAL_DMA_Init+0x3e6>
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	4a20      	ldr	r2, [pc, #128]	@ (8004364 <HAL_DMA_Init+0x428>)
 80042e4:	4293      	cmp	r3, r2
 80042e6:	d01c      	beq.n	8004322 <HAL_DMA_Init+0x3e6>
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	4a1e      	ldr	r2, [pc, #120]	@ (8004368 <HAL_DMA_Init+0x42c>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d017      	beq.n	8004322 <HAL_DMA_Init+0x3e6>
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	4a1d      	ldr	r2, [pc, #116]	@ (800436c <HAL_DMA_Init+0x430>)
 80042f8:	4293      	cmp	r3, r2
 80042fa:	d012      	beq.n	8004322 <HAL_DMA_Init+0x3e6>
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	4a1b      	ldr	r2, [pc, #108]	@ (8004370 <HAL_DMA_Init+0x434>)
 8004302:	4293      	cmp	r3, r2
 8004304:	d00d      	beq.n	8004322 <HAL_DMA_Init+0x3e6>
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	4a1a      	ldr	r2, [pc, #104]	@ (8004374 <HAL_DMA_Init+0x438>)
 800430c:	4293      	cmp	r3, r2
 800430e:	d008      	beq.n	8004322 <HAL_DMA_Init+0x3e6>
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	4a18      	ldr	r2, [pc, #96]	@ (8004378 <HAL_DMA_Init+0x43c>)
 8004316:	4293      	cmp	r3, r2
 8004318:	d003      	beq.n	8004322 <HAL_DMA_Init+0x3e6>
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	4a17      	ldr	r2, [pc, #92]	@ (800437c <HAL_DMA_Init+0x440>)
 8004320:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2202      	movs	r2, #2
 8004326:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	2200      	movs	r2, #0
 800432e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800433a:	697a      	ldr	r2, [r7, #20]
 800433c:	4b10      	ldr	r3, [pc, #64]	@ (8004380 <HAL_DMA_Init+0x444>)
 800433e:	4013      	ands	r3, r2
 8004340:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	689b      	ldr	r3, [r3, #8]
 8004346:	2b40      	cmp	r3, #64	@ 0x40
 8004348:	d01c      	beq.n	8004384 <HAL_DMA_Init+0x448>
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	689b      	ldr	r3, [r3, #8]
 800434e:	2b80      	cmp	r3, #128	@ 0x80
 8004350:	d102      	bne.n	8004358 <HAL_DMA_Init+0x41c>
 8004352:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004356:	e016      	b.n	8004386 <HAL_DMA_Init+0x44a>
 8004358:	2300      	movs	r3, #0
 800435a:	e014      	b.n	8004386 <HAL_DMA_Init+0x44a>
 800435c:	fe10803f 	.word	0xfe10803f
 8004360:	58025408 	.word	0x58025408
 8004364:	5802541c 	.word	0x5802541c
 8004368:	58025430 	.word	0x58025430
 800436c:	58025444 	.word	0x58025444
 8004370:	58025458 	.word	0x58025458
 8004374:	5802546c 	.word	0x5802546c
 8004378:	58025480 	.word	0x58025480
 800437c:	58025494 	.word	0x58025494
 8004380:	fffe000f 	.word	0xfffe000f
 8004384:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8004386:	687a      	ldr	r2, [r7, #4]
 8004388:	68d2      	ldr	r2, [r2, #12]
 800438a:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800438c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	691b      	ldr	r3, [r3, #16]
 8004392:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8004394:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	695b      	ldr	r3, [r3, #20]
 800439a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800439c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	699b      	ldr	r3, [r3, #24]
 80043a2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80043a4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	69db      	ldr	r3, [r3, #28]
 80043aa:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80043ac:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6a1b      	ldr	r3, [r3, #32]
 80043b2:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80043b4:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80043b6:	697a      	ldr	r2, [r7, #20]
 80043b8:	4313      	orrs	r3, r2
 80043ba:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	697a      	ldr	r2, [r7, #20]
 80043c2:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	461a      	mov	r2, r3
 80043ca:	4b6e      	ldr	r3, [pc, #440]	@ (8004584 <HAL_DMA_Init+0x648>)
 80043cc:	4413      	add	r3, r2
 80043ce:	4a6e      	ldr	r2, [pc, #440]	@ (8004588 <HAL_DMA_Init+0x64c>)
 80043d0:	fba2 2303 	umull	r2, r3, r2, r3
 80043d4:	091b      	lsrs	r3, r3, #4
 80043d6:	009a      	lsls	r2, r3, #2
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80043dc:	6878      	ldr	r0, [r7, #4]
 80043de:	f002 f9b5 	bl	800674c <DMA_CalcBaseAndBitshift>
 80043e2:	4603      	mov	r3, r0
 80043e4:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043ea:	f003 031f 	and.w	r3, r3, #31
 80043ee:	2201      	movs	r2, #1
 80043f0:	409a      	lsls	r2, r3
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	605a      	str	r2, [r3, #4]
 80043f6:	e008      	b.n	800440a <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2240      	movs	r2, #64	@ 0x40
 80043fc:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2203      	movs	r2, #3
 8004402:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8004406:	2301      	movs	r3, #1
 8004408:	e0b7      	b.n	800457a <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	4a5f      	ldr	r2, [pc, #380]	@ (800458c <HAL_DMA_Init+0x650>)
 8004410:	4293      	cmp	r3, r2
 8004412:	d072      	beq.n	80044fa <HAL_DMA_Init+0x5be>
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	4a5d      	ldr	r2, [pc, #372]	@ (8004590 <HAL_DMA_Init+0x654>)
 800441a:	4293      	cmp	r3, r2
 800441c:	d06d      	beq.n	80044fa <HAL_DMA_Init+0x5be>
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	4a5c      	ldr	r2, [pc, #368]	@ (8004594 <HAL_DMA_Init+0x658>)
 8004424:	4293      	cmp	r3, r2
 8004426:	d068      	beq.n	80044fa <HAL_DMA_Init+0x5be>
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4a5a      	ldr	r2, [pc, #360]	@ (8004598 <HAL_DMA_Init+0x65c>)
 800442e:	4293      	cmp	r3, r2
 8004430:	d063      	beq.n	80044fa <HAL_DMA_Init+0x5be>
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	4a59      	ldr	r2, [pc, #356]	@ (800459c <HAL_DMA_Init+0x660>)
 8004438:	4293      	cmp	r3, r2
 800443a:	d05e      	beq.n	80044fa <HAL_DMA_Init+0x5be>
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	4a57      	ldr	r2, [pc, #348]	@ (80045a0 <HAL_DMA_Init+0x664>)
 8004442:	4293      	cmp	r3, r2
 8004444:	d059      	beq.n	80044fa <HAL_DMA_Init+0x5be>
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	4a56      	ldr	r2, [pc, #344]	@ (80045a4 <HAL_DMA_Init+0x668>)
 800444c:	4293      	cmp	r3, r2
 800444e:	d054      	beq.n	80044fa <HAL_DMA_Init+0x5be>
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	4a54      	ldr	r2, [pc, #336]	@ (80045a8 <HAL_DMA_Init+0x66c>)
 8004456:	4293      	cmp	r3, r2
 8004458:	d04f      	beq.n	80044fa <HAL_DMA_Init+0x5be>
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	4a53      	ldr	r2, [pc, #332]	@ (80045ac <HAL_DMA_Init+0x670>)
 8004460:	4293      	cmp	r3, r2
 8004462:	d04a      	beq.n	80044fa <HAL_DMA_Init+0x5be>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	4a51      	ldr	r2, [pc, #324]	@ (80045b0 <HAL_DMA_Init+0x674>)
 800446a:	4293      	cmp	r3, r2
 800446c:	d045      	beq.n	80044fa <HAL_DMA_Init+0x5be>
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	4a50      	ldr	r2, [pc, #320]	@ (80045b4 <HAL_DMA_Init+0x678>)
 8004474:	4293      	cmp	r3, r2
 8004476:	d040      	beq.n	80044fa <HAL_DMA_Init+0x5be>
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	4a4e      	ldr	r2, [pc, #312]	@ (80045b8 <HAL_DMA_Init+0x67c>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d03b      	beq.n	80044fa <HAL_DMA_Init+0x5be>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	4a4d      	ldr	r2, [pc, #308]	@ (80045bc <HAL_DMA_Init+0x680>)
 8004488:	4293      	cmp	r3, r2
 800448a:	d036      	beq.n	80044fa <HAL_DMA_Init+0x5be>
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	4a4b      	ldr	r2, [pc, #300]	@ (80045c0 <HAL_DMA_Init+0x684>)
 8004492:	4293      	cmp	r3, r2
 8004494:	d031      	beq.n	80044fa <HAL_DMA_Init+0x5be>
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	4a4a      	ldr	r2, [pc, #296]	@ (80045c4 <HAL_DMA_Init+0x688>)
 800449c:	4293      	cmp	r3, r2
 800449e:	d02c      	beq.n	80044fa <HAL_DMA_Init+0x5be>
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	4a48      	ldr	r2, [pc, #288]	@ (80045c8 <HAL_DMA_Init+0x68c>)
 80044a6:	4293      	cmp	r3, r2
 80044a8:	d027      	beq.n	80044fa <HAL_DMA_Init+0x5be>
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	4a47      	ldr	r2, [pc, #284]	@ (80045cc <HAL_DMA_Init+0x690>)
 80044b0:	4293      	cmp	r3, r2
 80044b2:	d022      	beq.n	80044fa <HAL_DMA_Init+0x5be>
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	4a45      	ldr	r2, [pc, #276]	@ (80045d0 <HAL_DMA_Init+0x694>)
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d01d      	beq.n	80044fa <HAL_DMA_Init+0x5be>
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	4a44      	ldr	r2, [pc, #272]	@ (80045d4 <HAL_DMA_Init+0x698>)
 80044c4:	4293      	cmp	r3, r2
 80044c6:	d018      	beq.n	80044fa <HAL_DMA_Init+0x5be>
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	4a42      	ldr	r2, [pc, #264]	@ (80045d8 <HAL_DMA_Init+0x69c>)
 80044ce:	4293      	cmp	r3, r2
 80044d0:	d013      	beq.n	80044fa <HAL_DMA_Init+0x5be>
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	4a41      	ldr	r2, [pc, #260]	@ (80045dc <HAL_DMA_Init+0x6a0>)
 80044d8:	4293      	cmp	r3, r2
 80044da:	d00e      	beq.n	80044fa <HAL_DMA_Init+0x5be>
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	4a3f      	ldr	r2, [pc, #252]	@ (80045e0 <HAL_DMA_Init+0x6a4>)
 80044e2:	4293      	cmp	r3, r2
 80044e4:	d009      	beq.n	80044fa <HAL_DMA_Init+0x5be>
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	4a3e      	ldr	r2, [pc, #248]	@ (80045e4 <HAL_DMA_Init+0x6a8>)
 80044ec:	4293      	cmp	r3, r2
 80044ee:	d004      	beq.n	80044fa <HAL_DMA_Init+0x5be>
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	4a3c      	ldr	r2, [pc, #240]	@ (80045e8 <HAL_DMA_Init+0x6ac>)
 80044f6:	4293      	cmp	r3, r2
 80044f8:	d101      	bne.n	80044fe <HAL_DMA_Init+0x5c2>
 80044fa:	2301      	movs	r3, #1
 80044fc:	e000      	b.n	8004500 <HAL_DMA_Init+0x5c4>
 80044fe:	2300      	movs	r3, #0
 8004500:	2b00      	cmp	r3, #0
 8004502:	d032      	beq.n	800456a <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004504:	6878      	ldr	r0, [r7, #4]
 8004506:	f002 fa4f 	bl	80069a8 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	689b      	ldr	r3, [r3, #8]
 800450e:	2b80      	cmp	r3, #128	@ 0x80
 8004510:	d102      	bne.n	8004518 <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	2200      	movs	r2, #0
 8004516:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	685a      	ldr	r2, [r3, #4]
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004520:	b2d2      	uxtb	r2, r2
 8004522:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004528:	687a      	ldr	r2, [r7, #4]
 800452a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800452c:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	685b      	ldr	r3, [r3, #4]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d010      	beq.n	8004558 <HAL_DMA_Init+0x61c>
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	685b      	ldr	r3, [r3, #4]
 800453a:	2b08      	cmp	r3, #8
 800453c:	d80c      	bhi.n	8004558 <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800453e:	6878      	ldr	r0, [r7, #4]
 8004540:	f002 facc 	bl	8006adc <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004548:	2200      	movs	r2, #0
 800454a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004550:	687a      	ldr	r2, [r7, #4]
 8004552:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004554:	605a      	str	r2, [r3, #4]
 8004556:	e008      	b.n	800456a <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2200      	movs	r2, #0
 800455c:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2200      	movs	r2, #0
 8004562:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2200      	movs	r2, #0
 8004568:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2200      	movs	r2, #0
 800456e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2201      	movs	r2, #1
 8004574:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8004578:	2300      	movs	r3, #0
}
 800457a:	4618      	mov	r0, r3
 800457c:	3718      	adds	r7, #24
 800457e:	46bd      	mov	sp, r7
 8004580:	bd80      	pop	{r7, pc}
 8004582:	bf00      	nop
 8004584:	a7fdabf8 	.word	0xa7fdabf8
 8004588:	cccccccd 	.word	0xcccccccd
 800458c:	40020010 	.word	0x40020010
 8004590:	40020028 	.word	0x40020028
 8004594:	40020040 	.word	0x40020040
 8004598:	40020058 	.word	0x40020058
 800459c:	40020070 	.word	0x40020070
 80045a0:	40020088 	.word	0x40020088
 80045a4:	400200a0 	.word	0x400200a0
 80045a8:	400200b8 	.word	0x400200b8
 80045ac:	40020410 	.word	0x40020410
 80045b0:	40020428 	.word	0x40020428
 80045b4:	40020440 	.word	0x40020440
 80045b8:	40020458 	.word	0x40020458
 80045bc:	40020470 	.word	0x40020470
 80045c0:	40020488 	.word	0x40020488
 80045c4:	400204a0 	.word	0x400204a0
 80045c8:	400204b8 	.word	0x400204b8
 80045cc:	58025408 	.word	0x58025408
 80045d0:	5802541c 	.word	0x5802541c
 80045d4:	58025430 	.word	0x58025430
 80045d8:	58025444 	.word	0x58025444
 80045dc:	58025458 	.word	0x58025458
 80045e0:	5802546c 	.word	0x5802546c
 80045e4:	58025480 	.word	0x58025480
 80045e8:	58025494 	.word	0x58025494

080045ec <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b086      	sub	sp, #24
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	60f8      	str	r0, [r7, #12]
 80045f4:	60b9      	str	r1, [r7, #8]
 80045f6:	607a      	str	r2, [r7, #4]
 80045f8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80045fa:	2300      	movs	r3, #0
 80045fc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d101      	bne.n	8004608 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8004604:	2301      	movs	r3, #1
 8004606:	e226      	b.n	8004a56 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800460e:	2b01      	cmp	r3, #1
 8004610:	d101      	bne.n	8004616 <HAL_DMA_Start_IT+0x2a>
 8004612:	2302      	movs	r3, #2
 8004614:	e21f      	b.n	8004a56 <HAL_DMA_Start_IT+0x46a>
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	2201      	movs	r2, #1
 800461a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004624:	b2db      	uxtb	r3, r3
 8004626:	2b01      	cmp	r3, #1
 8004628:	f040 820a 	bne.w	8004a40 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	2202      	movs	r2, #2
 8004630:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	2200      	movs	r2, #0
 8004638:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	4a68      	ldr	r2, [pc, #416]	@ (80047e0 <HAL_DMA_Start_IT+0x1f4>)
 8004640:	4293      	cmp	r3, r2
 8004642:	d04a      	beq.n	80046da <HAL_DMA_Start_IT+0xee>
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	4a66      	ldr	r2, [pc, #408]	@ (80047e4 <HAL_DMA_Start_IT+0x1f8>)
 800464a:	4293      	cmp	r3, r2
 800464c:	d045      	beq.n	80046da <HAL_DMA_Start_IT+0xee>
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	4a65      	ldr	r2, [pc, #404]	@ (80047e8 <HAL_DMA_Start_IT+0x1fc>)
 8004654:	4293      	cmp	r3, r2
 8004656:	d040      	beq.n	80046da <HAL_DMA_Start_IT+0xee>
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	4a63      	ldr	r2, [pc, #396]	@ (80047ec <HAL_DMA_Start_IT+0x200>)
 800465e:	4293      	cmp	r3, r2
 8004660:	d03b      	beq.n	80046da <HAL_DMA_Start_IT+0xee>
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4a62      	ldr	r2, [pc, #392]	@ (80047f0 <HAL_DMA_Start_IT+0x204>)
 8004668:	4293      	cmp	r3, r2
 800466a:	d036      	beq.n	80046da <HAL_DMA_Start_IT+0xee>
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	4a60      	ldr	r2, [pc, #384]	@ (80047f4 <HAL_DMA_Start_IT+0x208>)
 8004672:	4293      	cmp	r3, r2
 8004674:	d031      	beq.n	80046da <HAL_DMA_Start_IT+0xee>
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	4a5f      	ldr	r2, [pc, #380]	@ (80047f8 <HAL_DMA_Start_IT+0x20c>)
 800467c:	4293      	cmp	r3, r2
 800467e:	d02c      	beq.n	80046da <HAL_DMA_Start_IT+0xee>
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	4a5d      	ldr	r2, [pc, #372]	@ (80047fc <HAL_DMA_Start_IT+0x210>)
 8004686:	4293      	cmp	r3, r2
 8004688:	d027      	beq.n	80046da <HAL_DMA_Start_IT+0xee>
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	4a5c      	ldr	r2, [pc, #368]	@ (8004800 <HAL_DMA_Start_IT+0x214>)
 8004690:	4293      	cmp	r3, r2
 8004692:	d022      	beq.n	80046da <HAL_DMA_Start_IT+0xee>
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	4a5a      	ldr	r2, [pc, #360]	@ (8004804 <HAL_DMA_Start_IT+0x218>)
 800469a:	4293      	cmp	r3, r2
 800469c:	d01d      	beq.n	80046da <HAL_DMA_Start_IT+0xee>
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	4a59      	ldr	r2, [pc, #356]	@ (8004808 <HAL_DMA_Start_IT+0x21c>)
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d018      	beq.n	80046da <HAL_DMA_Start_IT+0xee>
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	4a57      	ldr	r2, [pc, #348]	@ (800480c <HAL_DMA_Start_IT+0x220>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d013      	beq.n	80046da <HAL_DMA_Start_IT+0xee>
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	4a56      	ldr	r2, [pc, #344]	@ (8004810 <HAL_DMA_Start_IT+0x224>)
 80046b8:	4293      	cmp	r3, r2
 80046ba:	d00e      	beq.n	80046da <HAL_DMA_Start_IT+0xee>
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	4a54      	ldr	r2, [pc, #336]	@ (8004814 <HAL_DMA_Start_IT+0x228>)
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d009      	beq.n	80046da <HAL_DMA_Start_IT+0xee>
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	4a53      	ldr	r2, [pc, #332]	@ (8004818 <HAL_DMA_Start_IT+0x22c>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d004      	beq.n	80046da <HAL_DMA_Start_IT+0xee>
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	4a51      	ldr	r2, [pc, #324]	@ (800481c <HAL_DMA_Start_IT+0x230>)
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d108      	bne.n	80046ec <HAL_DMA_Start_IT+0x100>
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	681a      	ldr	r2, [r3, #0]
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f022 0201 	bic.w	r2, r2, #1
 80046e8:	601a      	str	r2, [r3, #0]
 80046ea:	e007      	b.n	80046fc <HAL_DMA_Start_IT+0x110>
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	681a      	ldr	r2, [r3, #0]
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f022 0201 	bic.w	r2, r2, #1
 80046fa:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	687a      	ldr	r2, [r7, #4]
 8004700:	68b9      	ldr	r1, [r7, #8]
 8004702:	68f8      	ldr	r0, [r7, #12]
 8004704:	f001 fe76 	bl	80063f4 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	4a34      	ldr	r2, [pc, #208]	@ (80047e0 <HAL_DMA_Start_IT+0x1f4>)
 800470e:	4293      	cmp	r3, r2
 8004710:	d04a      	beq.n	80047a8 <HAL_DMA_Start_IT+0x1bc>
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	4a33      	ldr	r2, [pc, #204]	@ (80047e4 <HAL_DMA_Start_IT+0x1f8>)
 8004718:	4293      	cmp	r3, r2
 800471a:	d045      	beq.n	80047a8 <HAL_DMA_Start_IT+0x1bc>
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	4a31      	ldr	r2, [pc, #196]	@ (80047e8 <HAL_DMA_Start_IT+0x1fc>)
 8004722:	4293      	cmp	r3, r2
 8004724:	d040      	beq.n	80047a8 <HAL_DMA_Start_IT+0x1bc>
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	4a30      	ldr	r2, [pc, #192]	@ (80047ec <HAL_DMA_Start_IT+0x200>)
 800472c:	4293      	cmp	r3, r2
 800472e:	d03b      	beq.n	80047a8 <HAL_DMA_Start_IT+0x1bc>
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	4a2e      	ldr	r2, [pc, #184]	@ (80047f0 <HAL_DMA_Start_IT+0x204>)
 8004736:	4293      	cmp	r3, r2
 8004738:	d036      	beq.n	80047a8 <HAL_DMA_Start_IT+0x1bc>
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	4a2d      	ldr	r2, [pc, #180]	@ (80047f4 <HAL_DMA_Start_IT+0x208>)
 8004740:	4293      	cmp	r3, r2
 8004742:	d031      	beq.n	80047a8 <HAL_DMA_Start_IT+0x1bc>
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	4a2b      	ldr	r2, [pc, #172]	@ (80047f8 <HAL_DMA_Start_IT+0x20c>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d02c      	beq.n	80047a8 <HAL_DMA_Start_IT+0x1bc>
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	4a2a      	ldr	r2, [pc, #168]	@ (80047fc <HAL_DMA_Start_IT+0x210>)
 8004754:	4293      	cmp	r3, r2
 8004756:	d027      	beq.n	80047a8 <HAL_DMA_Start_IT+0x1bc>
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	4a28      	ldr	r2, [pc, #160]	@ (8004800 <HAL_DMA_Start_IT+0x214>)
 800475e:	4293      	cmp	r3, r2
 8004760:	d022      	beq.n	80047a8 <HAL_DMA_Start_IT+0x1bc>
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	4a27      	ldr	r2, [pc, #156]	@ (8004804 <HAL_DMA_Start_IT+0x218>)
 8004768:	4293      	cmp	r3, r2
 800476a:	d01d      	beq.n	80047a8 <HAL_DMA_Start_IT+0x1bc>
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4a25      	ldr	r2, [pc, #148]	@ (8004808 <HAL_DMA_Start_IT+0x21c>)
 8004772:	4293      	cmp	r3, r2
 8004774:	d018      	beq.n	80047a8 <HAL_DMA_Start_IT+0x1bc>
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	4a24      	ldr	r2, [pc, #144]	@ (800480c <HAL_DMA_Start_IT+0x220>)
 800477c:	4293      	cmp	r3, r2
 800477e:	d013      	beq.n	80047a8 <HAL_DMA_Start_IT+0x1bc>
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4a22      	ldr	r2, [pc, #136]	@ (8004810 <HAL_DMA_Start_IT+0x224>)
 8004786:	4293      	cmp	r3, r2
 8004788:	d00e      	beq.n	80047a8 <HAL_DMA_Start_IT+0x1bc>
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	4a21      	ldr	r2, [pc, #132]	@ (8004814 <HAL_DMA_Start_IT+0x228>)
 8004790:	4293      	cmp	r3, r2
 8004792:	d009      	beq.n	80047a8 <HAL_DMA_Start_IT+0x1bc>
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	4a1f      	ldr	r2, [pc, #124]	@ (8004818 <HAL_DMA_Start_IT+0x22c>)
 800479a:	4293      	cmp	r3, r2
 800479c:	d004      	beq.n	80047a8 <HAL_DMA_Start_IT+0x1bc>
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	4a1e      	ldr	r2, [pc, #120]	@ (800481c <HAL_DMA_Start_IT+0x230>)
 80047a4:	4293      	cmp	r3, r2
 80047a6:	d101      	bne.n	80047ac <HAL_DMA_Start_IT+0x1c0>
 80047a8:	2301      	movs	r3, #1
 80047aa:	e000      	b.n	80047ae <HAL_DMA_Start_IT+0x1c2>
 80047ac:	2300      	movs	r3, #0
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d036      	beq.n	8004820 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f023 021e 	bic.w	r2, r3, #30
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f042 0216 	orr.w	r2, r2, #22
 80047c4:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d03e      	beq.n	800484c <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	681a      	ldr	r2, [r3, #0]
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f042 0208 	orr.w	r2, r2, #8
 80047dc:	601a      	str	r2, [r3, #0]
 80047de:	e035      	b.n	800484c <HAL_DMA_Start_IT+0x260>
 80047e0:	40020010 	.word	0x40020010
 80047e4:	40020028 	.word	0x40020028
 80047e8:	40020040 	.word	0x40020040
 80047ec:	40020058 	.word	0x40020058
 80047f0:	40020070 	.word	0x40020070
 80047f4:	40020088 	.word	0x40020088
 80047f8:	400200a0 	.word	0x400200a0
 80047fc:	400200b8 	.word	0x400200b8
 8004800:	40020410 	.word	0x40020410
 8004804:	40020428 	.word	0x40020428
 8004808:	40020440 	.word	0x40020440
 800480c:	40020458 	.word	0x40020458
 8004810:	40020470 	.word	0x40020470
 8004814:	40020488 	.word	0x40020488
 8004818:	400204a0 	.word	0x400204a0
 800481c:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f023 020e 	bic.w	r2, r3, #14
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f042 020a 	orr.w	r2, r2, #10
 8004832:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004838:	2b00      	cmp	r3, #0
 800483a:	d007      	beq.n	800484c <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	681a      	ldr	r2, [r3, #0]
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f042 0204 	orr.w	r2, r2, #4
 800484a:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	4a83      	ldr	r2, [pc, #524]	@ (8004a60 <HAL_DMA_Start_IT+0x474>)
 8004852:	4293      	cmp	r3, r2
 8004854:	d072      	beq.n	800493c <HAL_DMA_Start_IT+0x350>
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	4a82      	ldr	r2, [pc, #520]	@ (8004a64 <HAL_DMA_Start_IT+0x478>)
 800485c:	4293      	cmp	r3, r2
 800485e:	d06d      	beq.n	800493c <HAL_DMA_Start_IT+0x350>
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	4a80      	ldr	r2, [pc, #512]	@ (8004a68 <HAL_DMA_Start_IT+0x47c>)
 8004866:	4293      	cmp	r3, r2
 8004868:	d068      	beq.n	800493c <HAL_DMA_Start_IT+0x350>
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	4a7f      	ldr	r2, [pc, #508]	@ (8004a6c <HAL_DMA_Start_IT+0x480>)
 8004870:	4293      	cmp	r3, r2
 8004872:	d063      	beq.n	800493c <HAL_DMA_Start_IT+0x350>
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	4a7d      	ldr	r2, [pc, #500]	@ (8004a70 <HAL_DMA_Start_IT+0x484>)
 800487a:	4293      	cmp	r3, r2
 800487c:	d05e      	beq.n	800493c <HAL_DMA_Start_IT+0x350>
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	4a7c      	ldr	r2, [pc, #496]	@ (8004a74 <HAL_DMA_Start_IT+0x488>)
 8004884:	4293      	cmp	r3, r2
 8004886:	d059      	beq.n	800493c <HAL_DMA_Start_IT+0x350>
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	4a7a      	ldr	r2, [pc, #488]	@ (8004a78 <HAL_DMA_Start_IT+0x48c>)
 800488e:	4293      	cmp	r3, r2
 8004890:	d054      	beq.n	800493c <HAL_DMA_Start_IT+0x350>
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	4a79      	ldr	r2, [pc, #484]	@ (8004a7c <HAL_DMA_Start_IT+0x490>)
 8004898:	4293      	cmp	r3, r2
 800489a:	d04f      	beq.n	800493c <HAL_DMA_Start_IT+0x350>
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	4a77      	ldr	r2, [pc, #476]	@ (8004a80 <HAL_DMA_Start_IT+0x494>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d04a      	beq.n	800493c <HAL_DMA_Start_IT+0x350>
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	4a76      	ldr	r2, [pc, #472]	@ (8004a84 <HAL_DMA_Start_IT+0x498>)
 80048ac:	4293      	cmp	r3, r2
 80048ae:	d045      	beq.n	800493c <HAL_DMA_Start_IT+0x350>
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	4a74      	ldr	r2, [pc, #464]	@ (8004a88 <HAL_DMA_Start_IT+0x49c>)
 80048b6:	4293      	cmp	r3, r2
 80048b8:	d040      	beq.n	800493c <HAL_DMA_Start_IT+0x350>
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	4a73      	ldr	r2, [pc, #460]	@ (8004a8c <HAL_DMA_Start_IT+0x4a0>)
 80048c0:	4293      	cmp	r3, r2
 80048c2:	d03b      	beq.n	800493c <HAL_DMA_Start_IT+0x350>
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	4a71      	ldr	r2, [pc, #452]	@ (8004a90 <HAL_DMA_Start_IT+0x4a4>)
 80048ca:	4293      	cmp	r3, r2
 80048cc:	d036      	beq.n	800493c <HAL_DMA_Start_IT+0x350>
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	4a70      	ldr	r2, [pc, #448]	@ (8004a94 <HAL_DMA_Start_IT+0x4a8>)
 80048d4:	4293      	cmp	r3, r2
 80048d6:	d031      	beq.n	800493c <HAL_DMA_Start_IT+0x350>
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	4a6e      	ldr	r2, [pc, #440]	@ (8004a98 <HAL_DMA_Start_IT+0x4ac>)
 80048de:	4293      	cmp	r3, r2
 80048e0:	d02c      	beq.n	800493c <HAL_DMA_Start_IT+0x350>
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	4a6d      	ldr	r2, [pc, #436]	@ (8004a9c <HAL_DMA_Start_IT+0x4b0>)
 80048e8:	4293      	cmp	r3, r2
 80048ea:	d027      	beq.n	800493c <HAL_DMA_Start_IT+0x350>
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	4a6b      	ldr	r2, [pc, #428]	@ (8004aa0 <HAL_DMA_Start_IT+0x4b4>)
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d022      	beq.n	800493c <HAL_DMA_Start_IT+0x350>
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	4a6a      	ldr	r2, [pc, #424]	@ (8004aa4 <HAL_DMA_Start_IT+0x4b8>)
 80048fc:	4293      	cmp	r3, r2
 80048fe:	d01d      	beq.n	800493c <HAL_DMA_Start_IT+0x350>
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	4a68      	ldr	r2, [pc, #416]	@ (8004aa8 <HAL_DMA_Start_IT+0x4bc>)
 8004906:	4293      	cmp	r3, r2
 8004908:	d018      	beq.n	800493c <HAL_DMA_Start_IT+0x350>
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	4a67      	ldr	r2, [pc, #412]	@ (8004aac <HAL_DMA_Start_IT+0x4c0>)
 8004910:	4293      	cmp	r3, r2
 8004912:	d013      	beq.n	800493c <HAL_DMA_Start_IT+0x350>
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	4a65      	ldr	r2, [pc, #404]	@ (8004ab0 <HAL_DMA_Start_IT+0x4c4>)
 800491a:	4293      	cmp	r3, r2
 800491c:	d00e      	beq.n	800493c <HAL_DMA_Start_IT+0x350>
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	4a64      	ldr	r2, [pc, #400]	@ (8004ab4 <HAL_DMA_Start_IT+0x4c8>)
 8004924:	4293      	cmp	r3, r2
 8004926:	d009      	beq.n	800493c <HAL_DMA_Start_IT+0x350>
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	4a62      	ldr	r2, [pc, #392]	@ (8004ab8 <HAL_DMA_Start_IT+0x4cc>)
 800492e:	4293      	cmp	r3, r2
 8004930:	d004      	beq.n	800493c <HAL_DMA_Start_IT+0x350>
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	4a61      	ldr	r2, [pc, #388]	@ (8004abc <HAL_DMA_Start_IT+0x4d0>)
 8004938:	4293      	cmp	r3, r2
 800493a:	d101      	bne.n	8004940 <HAL_DMA_Start_IT+0x354>
 800493c:	2301      	movs	r3, #1
 800493e:	e000      	b.n	8004942 <HAL_DMA_Start_IT+0x356>
 8004940:	2300      	movs	r3, #0
 8004942:	2b00      	cmp	r3, #0
 8004944:	d01a      	beq.n	800497c <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004950:	2b00      	cmp	r3, #0
 8004952:	d007      	beq.n	8004964 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004958:	681a      	ldr	r2, [r3, #0]
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800495e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004962:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004968:	2b00      	cmp	r3, #0
 800496a:	d007      	beq.n	800497c <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004970:	681a      	ldr	r2, [r3, #0]
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004976:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800497a:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4a37      	ldr	r2, [pc, #220]	@ (8004a60 <HAL_DMA_Start_IT+0x474>)
 8004982:	4293      	cmp	r3, r2
 8004984:	d04a      	beq.n	8004a1c <HAL_DMA_Start_IT+0x430>
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	4a36      	ldr	r2, [pc, #216]	@ (8004a64 <HAL_DMA_Start_IT+0x478>)
 800498c:	4293      	cmp	r3, r2
 800498e:	d045      	beq.n	8004a1c <HAL_DMA_Start_IT+0x430>
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	4a34      	ldr	r2, [pc, #208]	@ (8004a68 <HAL_DMA_Start_IT+0x47c>)
 8004996:	4293      	cmp	r3, r2
 8004998:	d040      	beq.n	8004a1c <HAL_DMA_Start_IT+0x430>
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	4a33      	ldr	r2, [pc, #204]	@ (8004a6c <HAL_DMA_Start_IT+0x480>)
 80049a0:	4293      	cmp	r3, r2
 80049a2:	d03b      	beq.n	8004a1c <HAL_DMA_Start_IT+0x430>
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	4a31      	ldr	r2, [pc, #196]	@ (8004a70 <HAL_DMA_Start_IT+0x484>)
 80049aa:	4293      	cmp	r3, r2
 80049ac:	d036      	beq.n	8004a1c <HAL_DMA_Start_IT+0x430>
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	4a30      	ldr	r2, [pc, #192]	@ (8004a74 <HAL_DMA_Start_IT+0x488>)
 80049b4:	4293      	cmp	r3, r2
 80049b6:	d031      	beq.n	8004a1c <HAL_DMA_Start_IT+0x430>
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	4a2e      	ldr	r2, [pc, #184]	@ (8004a78 <HAL_DMA_Start_IT+0x48c>)
 80049be:	4293      	cmp	r3, r2
 80049c0:	d02c      	beq.n	8004a1c <HAL_DMA_Start_IT+0x430>
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	4a2d      	ldr	r2, [pc, #180]	@ (8004a7c <HAL_DMA_Start_IT+0x490>)
 80049c8:	4293      	cmp	r3, r2
 80049ca:	d027      	beq.n	8004a1c <HAL_DMA_Start_IT+0x430>
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	4a2b      	ldr	r2, [pc, #172]	@ (8004a80 <HAL_DMA_Start_IT+0x494>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d022      	beq.n	8004a1c <HAL_DMA_Start_IT+0x430>
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	4a2a      	ldr	r2, [pc, #168]	@ (8004a84 <HAL_DMA_Start_IT+0x498>)
 80049dc:	4293      	cmp	r3, r2
 80049de:	d01d      	beq.n	8004a1c <HAL_DMA_Start_IT+0x430>
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	4a28      	ldr	r2, [pc, #160]	@ (8004a88 <HAL_DMA_Start_IT+0x49c>)
 80049e6:	4293      	cmp	r3, r2
 80049e8:	d018      	beq.n	8004a1c <HAL_DMA_Start_IT+0x430>
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	4a27      	ldr	r2, [pc, #156]	@ (8004a8c <HAL_DMA_Start_IT+0x4a0>)
 80049f0:	4293      	cmp	r3, r2
 80049f2:	d013      	beq.n	8004a1c <HAL_DMA_Start_IT+0x430>
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	4a25      	ldr	r2, [pc, #148]	@ (8004a90 <HAL_DMA_Start_IT+0x4a4>)
 80049fa:	4293      	cmp	r3, r2
 80049fc:	d00e      	beq.n	8004a1c <HAL_DMA_Start_IT+0x430>
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	4a24      	ldr	r2, [pc, #144]	@ (8004a94 <HAL_DMA_Start_IT+0x4a8>)
 8004a04:	4293      	cmp	r3, r2
 8004a06:	d009      	beq.n	8004a1c <HAL_DMA_Start_IT+0x430>
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	4a22      	ldr	r2, [pc, #136]	@ (8004a98 <HAL_DMA_Start_IT+0x4ac>)
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	d004      	beq.n	8004a1c <HAL_DMA_Start_IT+0x430>
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	4a21      	ldr	r2, [pc, #132]	@ (8004a9c <HAL_DMA_Start_IT+0x4b0>)
 8004a18:	4293      	cmp	r3, r2
 8004a1a:	d108      	bne.n	8004a2e <HAL_DMA_Start_IT+0x442>
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	681a      	ldr	r2, [r3, #0]
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f042 0201 	orr.w	r2, r2, #1
 8004a2a:	601a      	str	r2, [r3, #0]
 8004a2c:	e012      	b.n	8004a54 <HAL_DMA_Start_IT+0x468>
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	681a      	ldr	r2, [r3, #0]
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f042 0201 	orr.w	r2, r2, #1
 8004a3c:	601a      	str	r2, [r3, #0]
 8004a3e:	e009      	b.n	8004a54 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004a46:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8004a50:	2301      	movs	r3, #1
 8004a52:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8004a54:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a56:	4618      	mov	r0, r3
 8004a58:	3718      	adds	r7, #24
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	bd80      	pop	{r7, pc}
 8004a5e:	bf00      	nop
 8004a60:	40020010 	.word	0x40020010
 8004a64:	40020028 	.word	0x40020028
 8004a68:	40020040 	.word	0x40020040
 8004a6c:	40020058 	.word	0x40020058
 8004a70:	40020070 	.word	0x40020070
 8004a74:	40020088 	.word	0x40020088
 8004a78:	400200a0 	.word	0x400200a0
 8004a7c:	400200b8 	.word	0x400200b8
 8004a80:	40020410 	.word	0x40020410
 8004a84:	40020428 	.word	0x40020428
 8004a88:	40020440 	.word	0x40020440
 8004a8c:	40020458 	.word	0x40020458
 8004a90:	40020470 	.word	0x40020470
 8004a94:	40020488 	.word	0x40020488
 8004a98:	400204a0 	.word	0x400204a0
 8004a9c:	400204b8 	.word	0x400204b8
 8004aa0:	58025408 	.word	0x58025408
 8004aa4:	5802541c 	.word	0x5802541c
 8004aa8:	58025430 	.word	0x58025430
 8004aac:	58025444 	.word	0x58025444
 8004ab0:	58025458 	.word	0x58025458
 8004ab4:	5802546c 	.word	0x5802546c
 8004ab8:	58025480 	.word	0x58025480
 8004abc:	58025494 	.word	0x58025494

08004ac0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	b086      	sub	sp, #24
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8004ac8:	f7ff f8f8 	bl	8003cbc <HAL_GetTick>
 8004acc:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d101      	bne.n	8004ad8 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8004ad4:	2301      	movs	r3, #1
 8004ad6:	e2dc      	b.n	8005092 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004ade:	b2db      	uxtb	r3, r3
 8004ae0:	2b02      	cmp	r3, #2
 8004ae2:	d008      	beq.n	8004af6 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2280      	movs	r2, #128	@ 0x80
 8004ae8:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	2200      	movs	r2, #0
 8004aee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8004af2:	2301      	movs	r3, #1
 8004af4:	e2cd      	b.n	8005092 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	4a76      	ldr	r2, [pc, #472]	@ (8004cd4 <HAL_DMA_Abort+0x214>)
 8004afc:	4293      	cmp	r3, r2
 8004afe:	d04a      	beq.n	8004b96 <HAL_DMA_Abort+0xd6>
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	4a74      	ldr	r2, [pc, #464]	@ (8004cd8 <HAL_DMA_Abort+0x218>)
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d045      	beq.n	8004b96 <HAL_DMA_Abort+0xd6>
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	4a73      	ldr	r2, [pc, #460]	@ (8004cdc <HAL_DMA_Abort+0x21c>)
 8004b10:	4293      	cmp	r3, r2
 8004b12:	d040      	beq.n	8004b96 <HAL_DMA_Abort+0xd6>
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	4a71      	ldr	r2, [pc, #452]	@ (8004ce0 <HAL_DMA_Abort+0x220>)
 8004b1a:	4293      	cmp	r3, r2
 8004b1c:	d03b      	beq.n	8004b96 <HAL_DMA_Abort+0xd6>
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	4a70      	ldr	r2, [pc, #448]	@ (8004ce4 <HAL_DMA_Abort+0x224>)
 8004b24:	4293      	cmp	r3, r2
 8004b26:	d036      	beq.n	8004b96 <HAL_DMA_Abort+0xd6>
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	4a6e      	ldr	r2, [pc, #440]	@ (8004ce8 <HAL_DMA_Abort+0x228>)
 8004b2e:	4293      	cmp	r3, r2
 8004b30:	d031      	beq.n	8004b96 <HAL_DMA_Abort+0xd6>
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	4a6d      	ldr	r2, [pc, #436]	@ (8004cec <HAL_DMA_Abort+0x22c>)
 8004b38:	4293      	cmp	r3, r2
 8004b3a:	d02c      	beq.n	8004b96 <HAL_DMA_Abort+0xd6>
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	4a6b      	ldr	r2, [pc, #428]	@ (8004cf0 <HAL_DMA_Abort+0x230>)
 8004b42:	4293      	cmp	r3, r2
 8004b44:	d027      	beq.n	8004b96 <HAL_DMA_Abort+0xd6>
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	4a6a      	ldr	r2, [pc, #424]	@ (8004cf4 <HAL_DMA_Abort+0x234>)
 8004b4c:	4293      	cmp	r3, r2
 8004b4e:	d022      	beq.n	8004b96 <HAL_DMA_Abort+0xd6>
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	4a68      	ldr	r2, [pc, #416]	@ (8004cf8 <HAL_DMA_Abort+0x238>)
 8004b56:	4293      	cmp	r3, r2
 8004b58:	d01d      	beq.n	8004b96 <HAL_DMA_Abort+0xd6>
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	4a67      	ldr	r2, [pc, #412]	@ (8004cfc <HAL_DMA_Abort+0x23c>)
 8004b60:	4293      	cmp	r3, r2
 8004b62:	d018      	beq.n	8004b96 <HAL_DMA_Abort+0xd6>
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	4a65      	ldr	r2, [pc, #404]	@ (8004d00 <HAL_DMA_Abort+0x240>)
 8004b6a:	4293      	cmp	r3, r2
 8004b6c:	d013      	beq.n	8004b96 <HAL_DMA_Abort+0xd6>
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	4a64      	ldr	r2, [pc, #400]	@ (8004d04 <HAL_DMA_Abort+0x244>)
 8004b74:	4293      	cmp	r3, r2
 8004b76:	d00e      	beq.n	8004b96 <HAL_DMA_Abort+0xd6>
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	4a62      	ldr	r2, [pc, #392]	@ (8004d08 <HAL_DMA_Abort+0x248>)
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	d009      	beq.n	8004b96 <HAL_DMA_Abort+0xd6>
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	4a61      	ldr	r2, [pc, #388]	@ (8004d0c <HAL_DMA_Abort+0x24c>)
 8004b88:	4293      	cmp	r3, r2
 8004b8a:	d004      	beq.n	8004b96 <HAL_DMA_Abort+0xd6>
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	4a5f      	ldr	r2, [pc, #380]	@ (8004d10 <HAL_DMA_Abort+0x250>)
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d101      	bne.n	8004b9a <HAL_DMA_Abort+0xda>
 8004b96:	2301      	movs	r3, #1
 8004b98:	e000      	b.n	8004b9c <HAL_DMA_Abort+0xdc>
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d013      	beq.n	8004bc8 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	681a      	ldr	r2, [r3, #0]
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f022 021e 	bic.w	r2, r2, #30
 8004bae:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	695a      	ldr	r2, [r3, #20]
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004bbe:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	617b      	str	r3, [r7, #20]
 8004bc6:	e00a      	b.n	8004bde <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	681a      	ldr	r2, [r3, #0]
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f022 020e 	bic.w	r2, r2, #14
 8004bd6:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	4a3c      	ldr	r2, [pc, #240]	@ (8004cd4 <HAL_DMA_Abort+0x214>)
 8004be4:	4293      	cmp	r3, r2
 8004be6:	d072      	beq.n	8004cce <HAL_DMA_Abort+0x20e>
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	4a3a      	ldr	r2, [pc, #232]	@ (8004cd8 <HAL_DMA_Abort+0x218>)
 8004bee:	4293      	cmp	r3, r2
 8004bf0:	d06d      	beq.n	8004cce <HAL_DMA_Abort+0x20e>
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	4a39      	ldr	r2, [pc, #228]	@ (8004cdc <HAL_DMA_Abort+0x21c>)
 8004bf8:	4293      	cmp	r3, r2
 8004bfa:	d068      	beq.n	8004cce <HAL_DMA_Abort+0x20e>
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	4a37      	ldr	r2, [pc, #220]	@ (8004ce0 <HAL_DMA_Abort+0x220>)
 8004c02:	4293      	cmp	r3, r2
 8004c04:	d063      	beq.n	8004cce <HAL_DMA_Abort+0x20e>
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	4a36      	ldr	r2, [pc, #216]	@ (8004ce4 <HAL_DMA_Abort+0x224>)
 8004c0c:	4293      	cmp	r3, r2
 8004c0e:	d05e      	beq.n	8004cce <HAL_DMA_Abort+0x20e>
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	4a34      	ldr	r2, [pc, #208]	@ (8004ce8 <HAL_DMA_Abort+0x228>)
 8004c16:	4293      	cmp	r3, r2
 8004c18:	d059      	beq.n	8004cce <HAL_DMA_Abort+0x20e>
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	4a33      	ldr	r2, [pc, #204]	@ (8004cec <HAL_DMA_Abort+0x22c>)
 8004c20:	4293      	cmp	r3, r2
 8004c22:	d054      	beq.n	8004cce <HAL_DMA_Abort+0x20e>
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	4a31      	ldr	r2, [pc, #196]	@ (8004cf0 <HAL_DMA_Abort+0x230>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d04f      	beq.n	8004cce <HAL_DMA_Abort+0x20e>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	4a30      	ldr	r2, [pc, #192]	@ (8004cf4 <HAL_DMA_Abort+0x234>)
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d04a      	beq.n	8004cce <HAL_DMA_Abort+0x20e>
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	4a2e      	ldr	r2, [pc, #184]	@ (8004cf8 <HAL_DMA_Abort+0x238>)
 8004c3e:	4293      	cmp	r3, r2
 8004c40:	d045      	beq.n	8004cce <HAL_DMA_Abort+0x20e>
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	4a2d      	ldr	r2, [pc, #180]	@ (8004cfc <HAL_DMA_Abort+0x23c>)
 8004c48:	4293      	cmp	r3, r2
 8004c4a:	d040      	beq.n	8004cce <HAL_DMA_Abort+0x20e>
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4a2b      	ldr	r2, [pc, #172]	@ (8004d00 <HAL_DMA_Abort+0x240>)
 8004c52:	4293      	cmp	r3, r2
 8004c54:	d03b      	beq.n	8004cce <HAL_DMA_Abort+0x20e>
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	4a2a      	ldr	r2, [pc, #168]	@ (8004d04 <HAL_DMA_Abort+0x244>)
 8004c5c:	4293      	cmp	r3, r2
 8004c5e:	d036      	beq.n	8004cce <HAL_DMA_Abort+0x20e>
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	4a28      	ldr	r2, [pc, #160]	@ (8004d08 <HAL_DMA_Abort+0x248>)
 8004c66:	4293      	cmp	r3, r2
 8004c68:	d031      	beq.n	8004cce <HAL_DMA_Abort+0x20e>
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	4a27      	ldr	r2, [pc, #156]	@ (8004d0c <HAL_DMA_Abort+0x24c>)
 8004c70:	4293      	cmp	r3, r2
 8004c72:	d02c      	beq.n	8004cce <HAL_DMA_Abort+0x20e>
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	4a25      	ldr	r2, [pc, #148]	@ (8004d10 <HAL_DMA_Abort+0x250>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d027      	beq.n	8004cce <HAL_DMA_Abort+0x20e>
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	4a24      	ldr	r2, [pc, #144]	@ (8004d14 <HAL_DMA_Abort+0x254>)
 8004c84:	4293      	cmp	r3, r2
 8004c86:	d022      	beq.n	8004cce <HAL_DMA_Abort+0x20e>
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	4a22      	ldr	r2, [pc, #136]	@ (8004d18 <HAL_DMA_Abort+0x258>)
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	d01d      	beq.n	8004cce <HAL_DMA_Abort+0x20e>
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	4a21      	ldr	r2, [pc, #132]	@ (8004d1c <HAL_DMA_Abort+0x25c>)
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	d018      	beq.n	8004cce <HAL_DMA_Abort+0x20e>
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	4a1f      	ldr	r2, [pc, #124]	@ (8004d20 <HAL_DMA_Abort+0x260>)
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	d013      	beq.n	8004cce <HAL_DMA_Abort+0x20e>
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	4a1e      	ldr	r2, [pc, #120]	@ (8004d24 <HAL_DMA_Abort+0x264>)
 8004cac:	4293      	cmp	r3, r2
 8004cae:	d00e      	beq.n	8004cce <HAL_DMA_Abort+0x20e>
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	4a1c      	ldr	r2, [pc, #112]	@ (8004d28 <HAL_DMA_Abort+0x268>)
 8004cb6:	4293      	cmp	r3, r2
 8004cb8:	d009      	beq.n	8004cce <HAL_DMA_Abort+0x20e>
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	4a1b      	ldr	r2, [pc, #108]	@ (8004d2c <HAL_DMA_Abort+0x26c>)
 8004cc0:	4293      	cmp	r3, r2
 8004cc2:	d004      	beq.n	8004cce <HAL_DMA_Abort+0x20e>
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	4a19      	ldr	r2, [pc, #100]	@ (8004d30 <HAL_DMA_Abort+0x270>)
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	d132      	bne.n	8004d34 <HAL_DMA_Abort+0x274>
 8004cce:	2301      	movs	r3, #1
 8004cd0:	e031      	b.n	8004d36 <HAL_DMA_Abort+0x276>
 8004cd2:	bf00      	nop
 8004cd4:	40020010 	.word	0x40020010
 8004cd8:	40020028 	.word	0x40020028
 8004cdc:	40020040 	.word	0x40020040
 8004ce0:	40020058 	.word	0x40020058
 8004ce4:	40020070 	.word	0x40020070
 8004ce8:	40020088 	.word	0x40020088
 8004cec:	400200a0 	.word	0x400200a0
 8004cf0:	400200b8 	.word	0x400200b8
 8004cf4:	40020410 	.word	0x40020410
 8004cf8:	40020428 	.word	0x40020428
 8004cfc:	40020440 	.word	0x40020440
 8004d00:	40020458 	.word	0x40020458
 8004d04:	40020470 	.word	0x40020470
 8004d08:	40020488 	.word	0x40020488
 8004d0c:	400204a0 	.word	0x400204a0
 8004d10:	400204b8 	.word	0x400204b8
 8004d14:	58025408 	.word	0x58025408
 8004d18:	5802541c 	.word	0x5802541c
 8004d1c:	58025430 	.word	0x58025430
 8004d20:	58025444 	.word	0x58025444
 8004d24:	58025458 	.word	0x58025458
 8004d28:	5802546c 	.word	0x5802546c
 8004d2c:	58025480 	.word	0x58025480
 8004d30:	58025494 	.word	0x58025494
 8004d34:	2300      	movs	r3, #0
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d007      	beq.n	8004d4a <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d3e:	681a      	ldr	r2, [r3, #0]
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d44:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004d48:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	4a6d      	ldr	r2, [pc, #436]	@ (8004f04 <HAL_DMA_Abort+0x444>)
 8004d50:	4293      	cmp	r3, r2
 8004d52:	d04a      	beq.n	8004dea <HAL_DMA_Abort+0x32a>
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	4a6b      	ldr	r2, [pc, #428]	@ (8004f08 <HAL_DMA_Abort+0x448>)
 8004d5a:	4293      	cmp	r3, r2
 8004d5c:	d045      	beq.n	8004dea <HAL_DMA_Abort+0x32a>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	4a6a      	ldr	r2, [pc, #424]	@ (8004f0c <HAL_DMA_Abort+0x44c>)
 8004d64:	4293      	cmp	r3, r2
 8004d66:	d040      	beq.n	8004dea <HAL_DMA_Abort+0x32a>
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	4a68      	ldr	r2, [pc, #416]	@ (8004f10 <HAL_DMA_Abort+0x450>)
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d03b      	beq.n	8004dea <HAL_DMA_Abort+0x32a>
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	4a67      	ldr	r2, [pc, #412]	@ (8004f14 <HAL_DMA_Abort+0x454>)
 8004d78:	4293      	cmp	r3, r2
 8004d7a:	d036      	beq.n	8004dea <HAL_DMA_Abort+0x32a>
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	4a65      	ldr	r2, [pc, #404]	@ (8004f18 <HAL_DMA_Abort+0x458>)
 8004d82:	4293      	cmp	r3, r2
 8004d84:	d031      	beq.n	8004dea <HAL_DMA_Abort+0x32a>
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	4a64      	ldr	r2, [pc, #400]	@ (8004f1c <HAL_DMA_Abort+0x45c>)
 8004d8c:	4293      	cmp	r3, r2
 8004d8e:	d02c      	beq.n	8004dea <HAL_DMA_Abort+0x32a>
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	4a62      	ldr	r2, [pc, #392]	@ (8004f20 <HAL_DMA_Abort+0x460>)
 8004d96:	4293      	cmp	r3, r2
 8004d98:	d027      	beq.n	8004dea <HAL_DMA_Abort+0x32a>
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	4a61      	ldr	r2, [pc, #388]	@ (8004f24 <HAL_DMA_Abort+0x464>)
 8004da0:	4293      	cmp	r3, r2
 8004da2:	d022      	beq.n	8004dea <HAL_DMA_Abort+0x32a>
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	4a5f      	ldr	r2, [pc, #380]	@ (8004f28 <HAL_DMA_Abort+0x468>)
 8004daa:	4293      	cmp	r3, r2
 8004dac:	d01d      	beq.n	8004dea <HAL_DMA_Abort+0x32a>
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	4a5e      	ldr	r2, [pc, #376]	@ (8004f2c <HAL_DMA_Abort+0x46c>)
 8004db4:	4293      	cmp	r3, r2
 8004db6:	d018      	beq.n	8004dea <HAL_DMA_Abort+0x32a>
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	4a5c      	ldr	r2, [pc, #368]	@ (8004f30 <HAL_DMA_Abort+0x470>)
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	d013      	beq.n	8004dea <HAL_DMA_Abort+0x32a>
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	4a5b      	ldr	r2, [pc, #364]	@ (8004f34 <HAL_DMA_Abort+0x474>)
 8004dc8:	4293      	cmp	r3, r2
 8004dca:	d00e      	beq.n	8004dea <HAL_DMA_Abort+0x32a>
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	4a59      	ldr	r2, [pc, #356]	@ (8004f38 <HAL_DMA_Abort+0x478>)
 8004dd2:	4293      	cmp	r3, r2
 8004dd4:	d009      	beq.n	8004dea <HAL_DMA_Abort+0x32a>
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	4a58      	ldr	r2, [pc, #352]	@ (8004f3c <HAL_DMA_Abort+0x47c>)
 8004ddc:	4293      	cmp	r3, r2
 8004dde:	d004      	beq.n	8004dea <HAL_DMA_Abort+0x32a>
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	4a56      	ldr	r2, [pc, #344]	@ (8004f40 <HAL_DMA_Abort+0x480>)
 8004de6:	4293      	cmp	r3, r2
 8004de8:	d108      	bne.n	8004dfc <HAL_DMA_Abort+0x33c>
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	681a      	ldr	r2, [r3, #0]
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f022 0201 	bic.w	r2, r2, #1
 8004df8:	601a      	str	r2, [r3, #0]
 8004dfa:	e007      	b.n	8004e0c <HAL_DMA_Abort+0x34c>
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	681a      	ldr	r2, [r3, #0]
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f022 0201 	bic.w	r2, r2, #1
 8004e0a:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8004e0c:	e013      	b.n	8004e36 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004e0e:	f7fe ff55 	bl	8003cbc <HAL_GetTick>
 8004e12:	4602      	mov	r2, r0
 8004e14:	693b      	ldr	r3, [r7, #16]
 8004e16:	1ad3      	subs	r3, r2, r3
 8004e18:	2b05      	cmp	r3, #5
 8004e1a:	d90c      	bls.n	8004e36 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2220      	movs	r2, #32
 8004e20:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	2203      	movs	r2, #3
 8004e26:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8004e32:	2301      	movs	r3, #1
 8004e34:	e12d      	b.n	8005092 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8004e36:	697b      	ldr	r3, [r7, #20]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f003 0301 	and.w	r3, r3, #1
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d1e5      	bne.n	8004e0e <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	4a2f      	ldr	r2, [pc, #188]	@ (8004f04 <HAL_DMA_Abort+0x444>)
 8004e48:	4293      	cmp	r3, r2
 8004e4a:	d04a      	beq.n	8004ee2 <HAL_DMA_Abort+0x422>
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	4a2d      	ldr	r2, [pc, #180]	@ (8004f08 <HAL_DMA_Abort+0x448>)
 8004e52:	4293      	cmp	r3, r2
 8004e54:	d045      	beq.n	8004ee2 <HAL_DMA_Abort+0x422>
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	4a2c      	ldr	r2, [pc, #176]	@ (8004f0c <HAL_DMA_Abort+0x44c>)
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	d040      	beq.n	8004ee2 <HAL_DMA_Abort+0x422>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	4a2a      	ldr	r2, [pc, #168]	@ (8004f10 <HAL_DMA_Abort+0x450>)
 8004e66:	4293      	cmp	r3, r2
 8004e68:	d03b      	beq.n	8004ee2 <HAL_DMA_Abort+0x422>
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	4a29      	ldr	r2, [pc, #164]	@ (8004f14 <HAL_DMA_Abort+0x454>)
 8004e70:	4293      	cmp	r3, r2
 8004e72:	d036      	beq.n	8004ee2 <HAL_DMA_Abort+0x422>
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	4a27      	ldr	r2, [pc, #156]	@ (8004f18 <HAL_DMA_Abort+0x458>)
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d031      	beq.n	8004ee2 <HAL_DMA_Abort+0x422>
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	4a26      	ldr	r2, [pc, #152]	@ (8004f1c <HAL_DMA_Abort+0x45c>)
 8004e84:	4293      	cmp	r3, r2
 8004e86:	d02c      	beq.n	8004ee2 <HAL_DMA_Abort+0x422>
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	4a24      	ldr	r2, [pc, #144]	@ (8004f20 <HAL_DMA_Abort+0x460>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d027      	beq.n	8004ee2 <HAL_DMA_Abort+0x422>
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	4a23      	ldr	r2, [pc, #140]	@ (8004f24 <HAL_DMA_Abort+0x464>)
 8004e98:	4293      	cmp	r3, r2
 8004e9a:	d022      	beq.n	8004ee2 <HAL_DMA_Abort+0x422>
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	4a21      	ldr	r2, [pc, #132]	@ (8004f28 <HAL_DMA_Abort+0x468>)
 8004ea2:	4293      	cmp	r3, r2
 8004ea4:	d01d      	beq.n	8004ee2 <HAL_DMA_Abort+0x422>
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	4a20      	ldr	r2, [pc, #128]	@ (8004f2c <HAL_DMA_Abort+0x46c>)
 8004eac:	4293      	cmp	r3, r2
 8004eae:	d018      	beq.n	8004ee2 <HAL_DMA_Abort+0x422>
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	4a1e      	ldr	r2, [pc, #120]	@ (8004f30 <HAL_DMA_Abort+0x470>)
 8004eb6:	4293      	cmp	r3, r2
 8004eb8:	d013      	beq.n	8004ee2 <HAL_DMA_Abort+0x422>
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	4a1d      	ldr	r2, [pc, #116]	@ (8004f34 <HAL_DMA_Abort+0x474>)
 8004ec0:	4293      	cmp	r3, r2
 8004ec2:	d00e      	beq.n	8004ee2 <HAL_DMA_Abort+0x422>
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	4a1b      	ldr	r2, [pc, #108]	@ (8004f38 <HAL_DMA_Abort+0x478>)
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	d009      	beq.n	8004ee2 <HAL_DMA_Abort+0x422>
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	4a1a      	ldr	r2, [pc, #104]	@ (8004f3c <HAL_DMA_Abort+0x47c>)
 8004ed4:	4293      	cmp	r3, r2
 8004ed6:	d004      	beq.n	8004ee2 <HAL_DMA_Abort+0x422>
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	4a18      	ldr	r2, [pc, #96]	@ (8004f40 <HAL_DMA_Abort+0x480>)
 8004ede:	4293      	cmp	r3, r2
 8004ee0:	d101      	bne.n	8004ee6 <HAL_DMA_Abort+0x426>
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	e000      	b.n	8004ee8 <HAL_DMA_Abort+0x428>
 8004ee6:	2300      	movs	r3, #0
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d02b      	beq.n	8004f44 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ef0:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ef6:	f003 031f 	and.w	r3, r3, #31
 8004efa:	223f      	movs	r2, #63	@ 0x3f
 8004efc:	409a      	lsls	r2, r3
 8004efe:	68bb      	ldr	r3, [r7, #8]
 8004f00:	609a      	str	r2, [r3, #8]
 8004f02:	e02a      	b.n	8004f5a <HAL_DMA_Abort+0x49a>
 8004f04:	40020010 	.word	0x40020010
 8004f08:	40020028 	.word	0x40020028
 8004f0c:	40020040 	.word	0x40020040
 8004f10:	40020058 	.word	0x40020058
 8004f14:	40020070 	.word	0x40020070
 8004f18:	40020088 	.word	0x40020088
 8004f1c:	400200a0 	.word	0x400200a0
 8004f20:	400200b8 	.word	0x400200b8
 8004f24:	40020410 	.word	0x40020410
 8004f28:	40020428 	.word	0x40020428
 8004f2c:	40020440 	.word	0x40020440
 8004f30:	40020458 	.word	0x40020458
 8004f34:	40020470 	.word	0x40020470
 8004f38:	40020488 	.word	0x40020488
 8004f3c:	400204a0 	.word	0x400204a0
 8004f40:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f48:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f4e:	f003 031f 	and.w	r3, r3, #31
 8004f52:	2201      	movs	r2, #1
 8004f54:	409a      	lsls	r2, r3
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	4a4f      	ldr	r2, [pc, #316]	@ (800509c <HAL_DMA_Abort+0x5dc>)
 8004f60:	4293      	cmp	r3, r2
 8004f62:	d072      	beq.n	800504a <HAL_DMA_Abort+0x58a>
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	4a4d      	ldr	r2, [pc, #308]	@ (80050a0 <HAL_DMA_Abort+0x5e0>)
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	d06d      	beq.n	800504a <HAL_DMA_Abort+0x58a>
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	4a4c      	ldr	r2, [pc, #304]	@ (80050a4 <HAL_DMA_Abort+0x5e4>)
 8004f74:	4293      	cmp	r3, r2
 8004f76:	d068      	beq.n	800504a <HAL_DMA_Abort+0x58a>
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	4a4a      	ldr	r2, [pc, #296]	@ (80050a8 <HAL_DMA_Abort+0x5e8>)
 8004f7e:	4293      	cmp	r3, r2
 8004f80:	d063      	beq.n	800504a <HAL_DMA_Abort+0x58a>
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	4a49      	ldr	r2, [pc, #292]	@ (80050ac <HAL_DMA_Abort+0x5ec>)
 8004f88:	4293      	cmp	r3, r2
 8004f8a:	d05e      	beq.n	800504a <HAL_DMA_Abort+0x58a>
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	4a47      	ldr	r2, [pc, #284]	@ (80050b0 <HAL_DMA_Abort+0x5f0>)
 8004f92:	4293      	cmp	r3, r2
 8004f94:	d059      	beq.n	800504a <HAL_DMA_Abort+0x58a>
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	4a46      	ldr	r2, [pc, #280]	@ (80050b4 <HAL_DMA_Abort+0x5f4>)
 8004f9c:	4293      	cmp	r3, r2
 8004f9e:	d054      	beq.n	800504a <HAL_DMA_Abort+0x58a>
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	4a44      	ldr	r2, [pc, #272]	@ (80050b8 <HAL_DMA_Abort+0x5f8>)
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	d04f      	beq.n	800504a <HAL_DMA_Abort+0x58a>
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	4a43      	ldr	r2, [pc, #268]	@ (80050bc <HAL_DMA_Abort+0x5fc>)
 8004fb0:	4293      	cmp	r3, r2
 8004fb2:	d04a      	beq.n	800504a <HAL_DMA_Abort+0x58a>
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	4a41      	ldr	r2, [pc, #260]	@ (80050c0 <HAL_DMA_Abort+0x600>)
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	d045      	beq.n	800504a <HAL_DMA_Abort+0x58a>
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	4a40      	ldr	r2, [pc, #256]	@ (80050c4 <HAL_DMA_Abort+0x604>)
 8004fc4:	4293      	cmp	r3, r2
 8004fc6:	d040      	beq.n	800504a <HAL_DMA_Abort+0x58a>
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	4a3e      	ldr	r2, [pc, #248]	@ (80050c8 <HAL_DMA_Abort+0x608>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d03b      	beq.n	800504a <HAL_DMA_Abort+0x58a>
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	4a3d      	ldr	r2, [pc, #244]	@ (80050cc <HAL_DMA_Abort+0x60c>)
 8004fd8:	4293      	cmp	r3, r2
 8004fda:	d036      	beq.n	800504a <HAL_DMA_Abort+0x58a>
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4a3b      	ldr	r2, [pc, #236]	@ (80050d0 <HAL_DMA_Abort+0x610>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d031      	beq.n	800504a <HAL_DMA_Abort+0x58a>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	4a3a      	ldr	r2, [pc, #232]	@ (80050d4 <HAL_DMA_Abort+0x614>)
 8004fec:	4293      	cmp	r3, r2
 8004fee:	d02c      	beq.n	800504a <HAL_DMA_Abort+0x58a>
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	4a38      	ldr	r2, [pc, #224]	@ (80050d8 <HAL_DMA_Abort+0x618>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d027      	beq.n	800504a <HAL_DMA_Abort+0x58a>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4a37      	ldr	r2, [pc, #220]	@ (80050dc <HAL_DMA_Abort+0x61c>)
 8005000:	4293      	cmp	r3, r2
 8005002:	d022      	beq.n	800504a <HAL_DMA_Abort+0x58a>
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	4a35      	ldr	r2, [pc, #212]	@ (80050e0 <HAL_DMA_Abort+0x620>)
 800500a:	4293      	cmp	r3, r2
 800500c:	d01d      	beq.n	800504a <HAL_DMA_Abort+0x58a>
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	4a34      	ldr	r2, [pc, #208]	@ (80050e4 <HAL_DMA_Abort+0x624>)
 8005014:	4293      	cmp	r3, r2
 8005016:	d018      	beq.n	800504a <HAL_DMA_Abort+0x58a>
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	4a32      	ldr	r2, [pc, #200]	@ (80050e8 <HAL_DMA_Abort+0x628>)
 800501e:	4293      	cmp	r3, r2
 8005020:	d013      	beq.n	800504a <HAL_DMA_Abort+0x58a>
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	4a31      	ldr	r2, [pc, #196]	@ (80050ec <HAL_DMA_Abort+0x62c>)
 8005028:	4293      	cmp	r3, r2
 800502a:	d00e      	beq.n	800504a <HAL_DMA_Abort+0x58a>
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	4a2f      	ldr	r2, [pc, #188]	@ (80050f0 <HAL_DMA_Abort+0x630>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d009      	beq.n	800504a <HAL_DMA_Abort+0x58a>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4a2e      	ldr	r2, [pc, #184]	@ (80050f4 <HAL_DMA_Abort+0x634>)
 800503c:	4293      	cmp	r3, r2
 800503e:	d004      	beq.n	800504a <HAL_DMA_Abort+0x58a>
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	4a2c      	ldr	r2, [pc, #176]	@ (80050f8 <HAL_DMA_Abort+0x638>)
 8005046:	4293      	cmp	r3, r2
 8005048:	d101      	bne.n	800504e <HAL_DMA_Abort+0x58e>
 800504a:	2301      	movs	r3, #1
 800504c:	e000      	b.n	8005050 <HAL_DMA_Abort+0x590>
 800504e:	2300      	movs	r3, #0
 8005050:	2b00      	cmp	r3, #0
 8005052:	d015      	beq.n	8005080 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005058:	687a      	ldr	r2, [r7, #4]
 800505a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800505c:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005062:	2b00      	cmp	r3, #0
 8005064:	d00c      	beq.n	8005080 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800506a:	681a      	ldr	r2, [r3, #0]
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005070:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005074:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800507a:	687a      	ldr	r2, [r7, #4]
 800507c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800507e:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2201      	movs	r2, #1
 8005084:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2200      	movs	r2, #0
 800508c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8005090:	2300      	movs	r3, #0
}
 8005092:	4618      	mov	r0, r3
 8005094:	3718      	adds	r7, #24
 8005096:	46bd      	mov	sp, r7
 8005098:	bd80      	pop	{r7, pc}
 800509a:	bf00      	nop
 800509c:	40020010 	.word	0x40020010
 80050a0:	40020028 	.word	0x40020028
 80050a4:	40020040 	.word	0x40020040
 80050a8:	40020058 	.word	0x40020058
 80050ac:	40020070 	.word	0x40020070
 80050b0:	40020088 	.word	0x40020088
 80050b4:	400200a0 	.word	0x400200a0
 80050b8:	400200b8 	.word	0x400200b8
 80050bc:	40020410 	.word	0x40020410
 80050c0:	40020428 	.word	0x40020428
 80050c4:	40020440 	.word	0x40020440
 80050c8:	40020458 	.word	0x40020458
 80050cc:	40020470 	.word	0x40020470
 80050d0:	40020488 	.word	0x40020488
 80050d4:	400204a0 	.word	0x400204a0
 80050d8:	400204b8 	.word	0x400204b8
 80050dc:	58025408 	.word	0x58025408
 80050e0:	5802541c 	.word	0x5802541c
 80050e4:	58025430 	.word	0x58025430
 80050e8:	58025444 	.word	0x58025444
 80050ec:	58025458 	.word	0x58025458
 80050f0:	5802546c 	.word	0x5802546c
 80050f4:	58025480 	.word	0x58025480
 80050f8:	58025494 	.word	0x58025494

080050fc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b084      	sub	sp, #16
 8005100:	af00      	add	r7, sp, #0
 8005102:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2b00      	cmp	r3, #0
 8005108:	d101      	bne.n	800510e <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800510a:	2301      	movs	r3, #1
 800510c:	e237      	b.n	800557e <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005114:	b2db      	uxtb	r3, r3
 8005116:	2b02      	cmp	r3, #2
 8005118:	d004      	beq.n	8005124 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2280      	movs	r2, #128	@ 0x80
 800511e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8005120:	2301      	movs	r3, #1
 8005122:	e22c      	b.n	800557e <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	4a5c      	ldr	r2, [pc, #368]	@ (800529c <HAL_DMA_Abort_IT+0x1a0>)
 800512a:	4293      	cmp	r3, r2
 800512c:	d04a      	beq.n	80051c4 <HAL_DMA_Abort_IT+0xc8>
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	4a5b      	ldr	r2, [pc, #364]	@ (80052a0 <HAL_DMA_Abort_IT+0x1a4>)
 8005134:	4293      	cmp	r3, r2
 8005136:	d045      	beq.n	80051c4 <HAL_DMA_Abort_IT+0xc8>
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	4a59      	ldr	r2, [pc, #356]	@ (80052a4 <HAL_DMA_Abort_IT+0x1a8>)
 800513e:	4293      	cmp	r3, r2
 8005140:	d040      	beq.n	80051c4 <HAL_DMA_Abort_IT+0xc8>
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	4a58      	ldr	r2, [pc, #352]	@ (80052a8 <HAL_DMA_Abort_IT+0x1ac>)
 8005148:	4293      	cmp	r3, r2
 800514a:	d03b      	beq.n	80051c4 <HAL_DMA_Abort_IT+0xc8>
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	4a56      	ldr	r2, [pc, #344]	@ (80052ac <HAL_DMA_Abort_IT+0x1b0>)
 8005152:	4293      	cmp	r3, r2
 8005154:	d036      	beq.n	80051c4 <HAL_DMA_Abort_IT+0xc8>
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	4a55      	ldr	r2, [pc, #340]	@ (80052b0 <HAL_DMA_Abort_IT+0x1b4>)
 800515c:	4293      	cmp	r3, r2
 800515e:	d031      	beq.n	80051c4 <HAL_DMA_Abort_IT+0xc8>
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	4a53      	ldr	r2, [pc, #332]	@ (80052b4 <HAL_DMA_Abort_IT+0x1b8>)
 8005166:	4293      	cmp	r3, r2
 8005168:	d02c      	beq.n	80051c4 <HAL_DMA_Abort_IT+0xc8>
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	4a52      	ldr	r2, [pc, #328]	@ (80052b8 <HAL_DMA_Abort_IT+0x1bc>)
 8005170:	4293      	cmp	r3, r2
 8005172:	d027      	beq.n	80051c4 <HAL_DMA_Abort_IT+0xc8>
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	4a50      	ldr	r2, [pc, #320]	@ (80052bc <HAL_DMA_Abort_IT+0x1c0>)
 800517a:	4293      	cmp	r3, r2
 800517c:	d022      	beq.n	80051c4 <HAL_DMA_Abort_IT+0xc8>
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	4a4f      	ldr	r2, [pc, #316]	@ (80052c0 <HAL_DMA_Abort_IT+0x1c4>)
 8005184:	4293      	cmp	r3, r2
 8005186:	d01d      	beq.n	80051c4 <HAL_DMA_Abort_IT+0xc8>
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	4a4d      	ldr	r2, [pc, #308]	@ (80052c4 <HAL_DMA_Abort_IT+0x1c8>)
 800518e:	4293      	cmp	r3, r2
 8005190:	d018      	beq.n	80051c4 <HAL_DMA_Abort_IT+0xc8>
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	4a4c      	ldr	r2, [pc, #304]	@ (80052c8 <HAL_DMA_Abort_IT+0x1cc>)
 8005198:	4293      	cmp	r3, r2
 800519a:	d013      	beq.n	80051c4 <HAL_DMA_Abort_IT+0xc8>
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	4a4a      	ldr	r2, [pc, #296]	@ (80052cc <HAL_DMA_Abort_IT+0x1d0>)
 80051a2:	4293      	cmp	r3, r2
 80051a4:	d00e      	beq.n	80051c4 <HAL_DMA_Abort_IT+0xc8>
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	4a49      	ldr	r2, [pc, #292]	@ (80052d0 <HAL_DMA_Abort_IT+0x1d4>)
 80051ac:	4293      	cmp	r3, r2
 80051ae:	d009      	beq.n	80051c4 <HAL_DMA_Abort_IT+0xc8>
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	4a47      	ldr	r2, [pc, #284]	@ (80052d4 <HAL_DMA_Abort_IT+0x1d8>)
 80051b6:	4293      	cmp	r3, r2
 80051b8:	d004      	beq.n	80051c4 <HAL_DMA_Abort_IT+0xc8>
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	4a46      	ldr	r2, [pc, #280]	@ (80052d8 <HAL_DMA_Abort_IT+0x1dc>)
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d101      	bne.n	80051c8 <HAL_DMA_Abort_IT+0xcc>
 80051c4:	2301      	movs	r3, #1
 80051c6:	e000      	b.n	80051ca <HAL_DMA_Abort_IT+0xce>
 80051c8:	2300      	movs	r3, #0
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	f000 8086 	beq.w	80052dc <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2204      	movs	r2, #4
 80051d4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	4a2f      	ldr	r2, [pc, #188]	@ (800529c <HAL_DMA_Abort_IT+0x1a0>)
 80051de:	4293      	cmp	r3, r2
 80051e0:	d04a      	beq.n	8005278 <HAL_DMA_Abort_IT+0x17c>
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	4a2e      	ldr	r2, [pc, #184]	@ (80052a0 <HAL_DMA_Abort_IT+0x1a4>)
 80051e8:	4293      	cmp	r3, r2
 80051ea:	d045      	beq.n	8005278 <HAL_DMA_Abort_IT+0x17c>
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	4a2c      	ldr	r2, [pc, #176]	@ (80052a4 <HAL_DMA_Abort_IT+0x1a8>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d040      	beq.n	8005278 <HAL_DMA_Abort_IT+0x17c>
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	4a2b      	ldr	r2, [pc, #172]	@ (80052a8 <HAL_DMA_Abort_IT+0x1ac>)
 80051fc:	4293      	cmp	r3, r2
 80051fe:	d03b      	beq.n	8005278 <HAL_DMA_Abort_IT+0x17c>
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	4a29      	ldr	r2, [pc, #164]	@ (80052ac <HAL_DMA_Abort_IT+0x1b0>)
 8005206:	4293      	cmp	r3, r2
 8005208:	d036      	beq.n	8005278 <HAL_DMA_Abort_IT+0x17c>
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	4a28      	ldr	r2, [pc, #160]	@ (80052b0 <HAL_DMA_Abort_IT+0x1b4>)
 8005210:	4293      	cmp	r3, r2
 8005212:	d031      	beq.n	8005278 <HAL_DMA_Abort_IT+0x17c>
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	4a26      	ldr	r2, [pc, #152]	@ (80052b4 <HAL_DMA_Abort_IT+0x1b8>)
 800521a:	4293      	cmp	r3, r2
 800521c:	d02c      	beq.n	8005278 <HAL_DMA_Abort_IT+0x17c>
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	4a25      	ldr	r2, [pc, #148]	@ (80052b8 <HAL_DMA_Abort_IT+0x1bc>)
 8005224:	4293      	cmp	r3, r2
 8005226:	d027      	beq.n	8005278 <HAL_DMA_Abort_IT+0x17c>
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	4a23      	ldr	r2, [pc, #140]	@ (80052bc <HAL_DMA_Abort_IT+0x1c0>)
 800522e:	4293      	cmp	r3, r2
 8005230:	d022      	beq.n	8005278 <HAL_DMA_Abort_IT+0x17c>
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	4a22      	ldr	r2, [pc, #136]	@ (80052c0 <HAL_DMA_Abort_IT+0x1c4>)
 8005238:	4293      	cmp	r3, r2
 800523a:	d01d      	beq.n	8005278 <HAL_DMA_Abort_IT+0x17c>
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4a20      	ldr	r2, [pc, #128]	@ (80052c4 <HAL_DMA_Abort_IT+0x1c8>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d018      	beq.n	8005278 <HAL_DMA_Abort_IT+0x17c>
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	4a1f      	ldr	r2, [pc, #124]	@ (80052c8 <HAL_DMA_Abort_IT+0x1cc>)
 800524c:	4293      	cmp	r3, r2
 800524e:	d013      	beq.n	8005278 <HAL_DMA_Abort_IT+0x17c>
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	4a1d      	ldr	r2, [pc, #116]	@ (80052cc <HAL_DMA_Abort_IT+0x1d0>)
 8005256:	4293      	cmp	r3, r2
 8005258:	d00e      	beq.n	8005278 <HAL_DMA_Abort_IT+0x17c>
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	4a1c      	ldr	r2, [pc, #112]	@ (80052d0 <HAL_DMA_Abort_IT+0x1d4>)
 8005260:	4293      	cmp	r3, r2
 8005262:	d009      	beq.n	8005278 <HAL_DMA_Abort_IT+0x17c>
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	4a1a      	ldr	r2, [pc, #104]	@ (80052d4 <HAL_DMA_Abort_IT+0x1d8>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d004      	beq.n	8005278 <HAL_DMA_Abort_IT+0x17c>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	4a19      	ldr	r2, [pc, #100]	@ (80052d8 <HAL_DMA_Abort_IT+0x1dc>)
 8005274:	4293      	cmp	r3, r2
 8005276:	d108      	bne.n	800528a <HAL_DMA_Abort_IT+0x18e>
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	681a      	ldr	r2, [r3, #0]
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f022 0201 	bic.w	r2, r2, #1
 8005286:	601a      	str	r2, [r3, #0]
 8005288:	e178      	b.n	800557c <HAL_DMA_Abort_IT+0x480>
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	681a      	ldr	r2, [r3, #0]
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f022 0201 	bic.w	r2, r2, #1
 8005298:	601a      	str	r2, [r3, #0]
 800529a:	e16f      	b.n	800557c <HAL_DMA_Abort_IT+0x480>
 800529c:	40020010 	.word	0x40020010
 80052a0:	40020028 	.word	0x40020028
 80052a4:	40020040 	.word	0x40020040
 80052a8:	40020058 	.word	0x40020058
 80052ac:	40020070 	.word	0x40020070
 80052b0:	40020088 	.word	0x40020088
 80052b4:	400200a0 	.word	0x400200a0
 80052b8:	400200b8 	.word	0x400200b8
 80052bc:	40020410 	.word	0x40020410
 80052c0:	40020428 	.word	0x40020428
 80052c4:	40020440 	.word	0x40020440
 80052c8:	40020458 	.word	0x40020458
 80052cc:	40020470 	.word	0x40020470
 80052d0:	40020488 	.word	0x40020488
 80052d4:	400204a0 	.word	0x400204a0
 80052d8:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	681a      	ldr	r2, [r3, #0]
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f022 020e 	bic.w	r2, r2, #14
 80052ea:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	4a6c      	ldr	r2, [pc, #432]	@ (80054a4 <HAL_DMA_Abort_IT+0x3a8>)
 80052f2:	4293      	cmp	r3, r2
 80052f4:	d04a      	beq.n	800538c <HAL_DMA_Abort_IT+0x290>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	4a6b      	ldr	r2, [pc, #428]	@ (80054a8 <HAL_DMA_Abort_IT+0x3ac>)
 80052fc:	4293      	cmp	r3, r2
 80052fe:	d045      	beq.n	800538c <HAL_DMA_Abort_IT+0x290>
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	4a69      	ldr	r2, [pc, #420]	@ (80054ac <HAL_DMA_Abort_IT+0x3b0>)
 8005306:	4293      	cmp	r3, r2
 8005308:	d040      	beq.n	800538c <HAL_DMA_Abort_IT+0x290>
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	4a68      	ldr	r2, [pc, #416]	@ (80054b0 <HAL_DMA_Abort_IT+0x3b4>)
 8005310:	4293      	cmp	r3, r2
 8005312:	d03b      	beq.n	800538c <HAL_DMA_Abort_IT+0x290>
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	4a66      	ldr	r2, [pc, #408]	@ (80054b4 <HAL_DMA_Abort_IT+0x3b8>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d036      	beq.n	800538c <HAL_DMA_Abort_IT+0x290>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	4a65      	ldr	r2, [pc, #404]	@ (80054b8 <HAL_DMA_Abort_IT+0x3bc>)
 8005324:	4293      	cmp	r3, r2
 8005326:	d031      	beq.n	800538c <HAL_DMA_Abort_IT+0x290>
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	4a63      	ldr	r2, [pc, #396]	@ (80054bc <HAL_DMA_Abort_IT+0x3c0>)
 800532e:	4293      	cmp	r3, r2
 8005330:	d02c      	beq.n	800538c <HAL_DMA_Abort_IT+0x290>
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	4a62      	ldr	r2, [pc, #392]	@ (80054c0 <HAL_DMA_Abort_IT+0x3c4>)
 8005338:	4293      	cmp	r3, r2
 800533a:	d027      	beq.n	800538c <HAL_DMA_Abort_IT+0x290>
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	4a60      	ldr	r2, [pc, #384]	@ (80054c4 <HAL_DMA_Abort_IT+0x3c8>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d022      	beq.n	800538c <HAL_DMA_Abort_IT+0x290>
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	4a5f      	ldr	r2, [pc, #380]	@ (80054c8 <HAL_DMA_Abort_IT+0x3cc>)
 800534c:	4293      	cmp	r3, r2
 800534e:	d01d      	beq.n	800538c <HAL_DMA_Abort_IT+0x290>
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	4a5d      	ldr	r2, [pc, #372]	@ (80054cc <HAL_DMA_Abort_IT+0x3d0>)
 8005356:	4293      	cmp	r3, r2
 8005358:	d018      	beq.n	800538c <HAL_DMA_Abort_IT+0x290>
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	4a5c      	ldr	r2, [pc, #368]	@ (80054d0 <HAL_DMA_Abort_IT+0x3d4>)
 8005360:	4293      	cmp	r3, r2
 8005362:	d013      	beq.n	800538c <HAL_DMA_Abort_IT+0x290>
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	4a5a      	ldr	r2, [pc, #360]	@ (80054d4 <HAL_DMA_Abort_IT+0x3d8>)
 800536a:	4293      	cmp	r3, r2
 800536c:	d00e      	beq.n	800538c <HAL_DMA_Abort_IT+0x290>
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	4a59      	ldr	r2, [pc, #356]	@ (80054d8 <HAL_DMA_Abort_IT+0x3dc>)
 8005374:	4293      	cmp	r3, r2
 8005376:	d009      	beq.n	800538c <HAL_DMA_Abort_IT+0x290>
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	4a57      	ldr	r2, [pc, #348]	@ (80054dc <HAL_DMA_Abort_IT+0x3e0>)
 800537e:	4293      	cmp	r3, r2
 8005380:	d004      	beq.n	800538c <HAL_DMA_Abort_IT+0x290>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	4a56      	ldr	r2, [pc, #344]	@ (80054e0 <HAL_DMA_Abort_IT+0x3e4>)
 8005388:	4293      	cmp	r3, r2
 800538a:	d108      	bne.n	800539e <HAL_DMA_Abort_IT+0x2a2>
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	681a      	ldr	r2, [r3, #0]
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f022 0201 	bic.w	r2, r2, #1
 800539a:	601a      	str	r2, [r3, #0]
 800539c:	e007      	b.n	80053ae <HAL_DMA_Abort_IT+0x2b2>
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	681a      	ldr	r2, [r3, #0]
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f022 0201 	bic.w	r2, r2, #1
 80053ac:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	4a3c      	ldr	r2, [pc, #240]	@ (80054a4 <HAL_DMA_Abort_IT+0x3a8>)
 80053b4:	4293      	cmp	r3, r2
 80053b6:	d072      	beq.n	800549e <HAL_DMA_Abort_IT+0x3a2>
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	4a3a      	ldr	r2, [pc, #232]	@ (80054a8 <HAL_DMA_Abort_IT+0x3ac>)
 80053be:	4293      	cmp	r3, r2
 80053c0:	d06d      	beq.n	800549e <HAL_DMA_Abort_IT+0x3a2>
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	4a39      	ldr	r2, [pc, #228]	@ (80054ac <HAL_DMA_Abort_IT+0x3b0>)
 80053c8:	4293      	cmp	r3, r2
 80053ca:	d068      	beq.n	800549e <HAL_DMA_Abort_IT+0x3a2>
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	4a37      	ldr	r2, [pc, #220]	@ (80054b0 <HAL_DMA_Abort_IT+0x3b4>)
 80053d2:	4293      	cmp	r3, r2
 80053d4:	d063      	beq.n	800549e <HAL_DMA_Abort_IT+0x3a2>
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	4a36      	ldr	r2, [pc, #216]	@ (80054b4 <HAL_DMA_Abort_IT+0x3b8>)
 80053dc:	4293      	cmp	r3, r2
 80053de:	d05e      	beq.n	800549e <HAL_DMA_Abort_IT+0x3a2>
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	4a34      	ldr	r2, [pc, #208]	@ (80054b8 <HAL_DMA_Abort_IT+0x3bc>)
 80053e6:	4293      	cmp	r3, r2
 80053e8:	d059      	beq.n	800549e <HAL_DMA_Abort_IT+0x3a2>
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	4a33      	ldr	r2, [pc, #204]	@ (80054bc <HAL_DMA_Abort_IT+0x3c0>)
 80053f0:	4293      	cmp	r3, r2
 80053f2:	d054      	beq.n	800549e <HAL_DMA_Abort_IT+0x3a2>
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	4a31      	ldr	r2, [pc, #196]	@ (80054c0 <HAL_DMA_Abort_IT+0x3c4>)
 80053fa:	4293      	cmp	r3, r2
 80053fc:	d04f      	beq.n	800549e <HAL_DMA_Abort_IT+0x3a2>
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	4a30      	ldr	r2, [pc, #192]	@ (80054c4 <HAL_DMA_Abort_IT+0x3c8>)
 8005404:	4293      	cmp	r3, r2
 8005406:	d04a      	beq.n	800549e <HAL_DMA_Abort_IT+0x3a2>
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	4a2e      	ldr	r2, [pc, #184]	@ (80054c8 <HAL_DMA_Abort_IT+0x3cc>)
 800540e:	4293      	cmp	r3, r2
 8005410:	d045      	beq.n	800549e <HAL_DMA_Abort_IT+0x3a2>
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	4a2d      	ldr	r2, [pc, #180]	@ (80054cc <HAL_DMA_Abort_IT+0x3d0>)
 8005418:	4293      	cmp	r3, r2
 800541a:	d040      	beq.n	800549e <HAL_DMA_Abort_IT+0x3a2>
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	4a2b      	ldr	r2, [pc, #172]	@ (80054d0 <HAL_DMA_Abort_IT+0x3d4>)
 8005422:	4293      	cmp	r3, r2
 8005424:	d03b      	beq.n	800549e <HAL_DMA_Abort_IT+0x3a2>
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	4a2a      	ldr	r2, [pc, #168]	@ (80054d4 <HAL_DMA_Abort_IT+0x3d8>)
 800542c:	4293      	cmp	r3, r2
 800542e:	d036      	beq.n	800549e <HAL_DMA_Abort_IT+0x3a2>
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	4a28      	ldr	r2, [pc, #160]	@ (80054d8 <HAL_DMA_Abort_IT+0x3dc>)
 8005436:	4293      	cmp	r3, r2
 8005438:	d031      	beq.n	800549e <HAL_DMA_Abort_IT+0x3a2>
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	4a27      	ldr	r2, [pc, #156]	@ (80054dc <HAL_DMA_Abort_IT+0x3e0>)
 8005440:	4293      	cmp	r3, r2
 8005442:	d02c      	beq.n	800549e <HAL_DMA_Abort_IT+0x3a2>
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	4a25      	ldr	r2, [pc, #148]	@ (80054e0 <HAL_DMA_Abort_IT+0x3e4>)
 800544a:	4293      	cmp	r3, r2
 800544c:	d027      	beq.n	800549e <HAL_DMA_Abort_IT+0x3a2>
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	4a24      	ldr	r2, [pc, #144]	@ (80054e4 <HAL_DMA_Abort_IT+0x3e8>)
 8005454:	4293      	cmp	r3, r2
 8005456:	d022      	beq.n	800549e <HAL_DMA_Abort_IT+0x3a2>
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	4a22      	ldr	r2, [pc, #136]	@ (80054e8 <HAL_DMA_Abort_IT+0x3ec>)
 800545e:	4293      	cmp	r3, r2
 8005460:	d01d      	beq.n	800549e <HAL_DMA_Abort_IT+0x3a2>
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	4a21      	ldr	r2, [pc, #132]	@ (80054ec <HAL_DMA_Abort_IT+0x3f0>)
 8005468:	4293      	cmp	r3, r2
 800546a:	d018      	beq.n	800549e <HAL_DMA_Abort_IT+0x3a2>
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	4a1f      	ldr	r2, [pc, #124]	@ (80054f0 <HAL_DMA_Abort_IT+0x3f4>)
 8005472:	4293      	cmp	r3, r2
 8005474:	d013      	beq.n	800549e <HAL_DMA_Abort_IT+0x3a2>
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	4a1e      	ldr	r2, [pc, #120]	@ (80054f4 <HAL_DMA_Abort_IT+0x3f8>)
 800547c:	4293      	cmp	r3, r2
 800547e:	d00e      	beq.n	800549e <HAL_DMA_Abort_IT+0x3a2>
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	4a1c      	ldr	r2, [pc, #112]	@ (80054f8 <HAL_DMA_Abort_IT+0x3fc>)
 8005486:	4293      	cmp	r3, r2
 8005488:	d009      	beq.n	800549e <HAL_DMA_Abort_IT+0x3a2>
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	4a1b      	ldr	r2, [pc, #108]	@ (80054fc <HAL_DMA_Abort_IT+0x400>)
 8005490:	4293      	cmp	r3, r2
 8005492:	d004      	beq.n	800549e <HAL_DMA_Abort_IT+0x3a2>
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	4a19      	ldr	r2, [pc, #100]	@ (8005500 <HAL_DMA_Abort_IT+0x404>)
 800549a:	4293      	cmp	r3, r2
 800549c:	d132      	bne.n	8005504 <HAL_DMA_Abort_IT+0x408>
 800549e:	2301      	movs	r3, #1
 80054a0:	e031      	b.n	8005506 <HAL_DMA_Abort_IT+0x40a>
 80054a2:	bf00      	nop
 80054a4:	40020010 	.word	0x40020010
 80054a8:	40020028 	.word	0x40020028
 80054ac:	40020040 	.word	0x40020040
 80054b0:	40020058 	.word	0x40020058
 80054b4:	40020070 	.word	0x40020070
 80054b8:	40020088 	.word	0x40020088
 80054bc:	400200a0 	.word	0x400200a0
 80054c0:	400200b8 	.word	0x400200b8
 80054c4:	40020410 	.word	0x40020410
 80054c8:	40020428 	.word	0x40020428
 80054cc:	40020440 	.word	0x40020440
 80054d0:	40020458 	.word	0x40020458
 80054d4:	40020470 	.word	0x40020470
 80054d8:	40020488 	.word	0x40020488
 80054dc:	400204a0 	.word	0x400204a0
 80054e0:	400204b8 	.word	0x400204b8
 80054e4:	58025408 	.word	0x58025408
 80054e8:	5802541c 	.word	0x5802541c
 80054ec:	58025430 	.word	0x58025430
 80054f0:	58025444 	.word	0x58025444
 80054f4:	58025458 	.word	0x58025458
 80054f8:	5802546c 	.word	0x5802546c
 80054fc:	58025480 	.word	0x58025480
 8005500:	58025494 	.word	0x58025494
 8005504:	2300      	movs	r3, #0
 8005506:	2b00      	cmp	r3, #0
 8005508:	d028      	beq.n	800555c <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800550e:	681a      	ldr	r2, [r3, #0]
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005514:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005518:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800551e:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005524:	f003 031f 	and.w	r3, r3, #31
 8005528:	2201      	movs	r2, #1
 800552a:	409a      	lsls	r2, r3
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005534:	687a      	ldr	r2, [r7, #4]
 8005536:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8005538:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800553e:	2b00      	cmp	r3, #0
 8005540:	d00c      	beq.n	800555c <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005546:	681a      	ldr	r2, [r3, #0]
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800554c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005550:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005556:	687a      	ldr	r2, [r7, #4]
 8005558:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800555a:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2201      	movs	r2, #1
 8005560:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2200      	movs	r2, #0
 8005568:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005570:	2b00      	cmp	r3, #0
 8005572:	d003      	beq.n	800557c <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005578:	6878      	ldr	r0, [r7, #4]
 800557a:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 800557c:	2300      	movs	r3, #0
}
 800557e:	4618      	mov	r0, r3
 8005580:	3710      	adds	r7, #16
 8005582:	46bd      	mov	sp, r7
 8005584:	bd80      	pop	{r7, pc}
 8005586:	bf00      	nop

08005588 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005588:	b580      	push	{r7, lr}
 800558a:	b08a      	sub	sp, #40	@ 0x28
 800558c:	af00      	add	r7, sp, #0
 800558e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8005590:	2300      	movs	r3, #0
 8005592:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005594:	4b67      	ldr	r3, [pc, #412]	@ (8005734 <HAL_DMA_IRQHandler+0x1ac>)
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	4a67      	ldr	r2, [pc, #412]	@ (8005738 <HAL_DMA_IRQHandler+0x1b0>)
 800559a:	fba2 2303 	umull	r2, r3, r2, r3
 800559e:	0a9b      	lsrs	r3, r3, #10
 80055a0:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055a6:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055ac:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80055ae:	6a3b      	ldr	r3, [r7, #32]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80055b4:	69fb      	ldr	r3, [r7, #28]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	4a5f      	ldr	r2, [pc, #380]	@ (800573c <HAL_DMA_IRQHandler+0x1b4>)
 80055c0:	4293      	cmp	r3, r2
 80055c2:	d04a      	beq.n	800565a <HAL_DMA_IRQHandler+0xd2>
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	4a5d      	ldr	r2, [pc, #372]	@ (8005740 <HAL_DMA_IRQHandler+0x1b8>)
 80055ca:	4293      	cmp	r3, r2
 80055cc:	d045      	beq.n	800565a <HAL_DMA_IRQHandler+0xd2>
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	4a5c      	ldr	r2, [pc, #368]	@ (8005744 <HAL_DMA_IRQHandler+0x1bc>)
 80055d4:	4293      	cmp	r3, r2
 80055d6:	d040      	beq.n	800565a <HAL_DMA_IRQHandler+0xd2>
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	4a5a      	ldr	r2, [pc, #360]	@ (8005748 <HAL_DMA_IRQHandler+0x1c0>)
 80055de:	4293      	cmp	r3, r2
 80055e0:	d03b      	beq.n	800565a <HAL_DMA_IRQHandler+0xd2>
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	4a59      	ldr	r2, [pc, #356]	@ (800574c <HAL_DMA_IRQHandler+0x1c4>)
 80055e8:	4293      	cmp	r3, r2
 80055ea:	d036      	beq.n	800565a <HAL_DMA_IRQHandler+0xd2>
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	4a57      	ldr	r2, [pc, #348]	@ (8005750 <HAL_DMA_IRQHandler+0x1c8>)
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d031      	beq.n	800565a <HAL_DMA_IRQHandler+0xd2>
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	4a56      	ldr	r2, [pc, #344]	@ (8005754 <HAL_DMA_IRQHandler+0x1cc>)
 80055fc:	4293      	cmp	r3, r2
 80055fe:	d02c      	beq.n	800565a <HAL_DMA_IRQHandler+0xd2>
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	4a54      	ldr	r2, [pc, #336]	@ (8005758 <HAL_DMA_IRQHandler+0x1d0>)
 8005606:	4293      	cmp	r3, r2
 8005608:	d027      	beq.n	800565a <HAL_DMA_IRQHandler+0xd2>
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	4a53      	ldr	r2, [pc, #332]	@ (800575c <HAL_DMA_IRQHandler+0x1d4>)
 8005610:	4293      	cmp	r3, r2
 8005612:	d022      	beq.n	800565a <HAL_DMA_IRQHandler+0xd2>
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	4a51      	ldr	r2, [pc, #324]	@ (8005760 <HAL_DMA_IRQHandler+0x1d8>)
 800561a:	4293      	cmp	r3, r2
 800561c:	d01d      	beq.n	800565a <HAL_DMA_IRQHandler+0xd2>
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	4a50      	ldr	r2, [pc, #320]	@ (8005764 <HAL_DMA_IRQHandler+0x1dc>)
 8005624:	4293      	cmp	r3, r2
 8005626:	d018      	beq.n	800565a <HAL_DMA_IRQHandler+0xd2>
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	4a4e      	ldr	r2, [pc, #312]	@ (8005768 <HAL_DMA_IRQHandler+0x1e0>)
 800562e:	4293      	cmp	r3, r2
 8005630:	d013      	beq.n	800565a <HAL_DMA_IRQHandler+0xd2>
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	4a4d      	ldr	r2, [pc, #308]	@ (800576c <HAL_DMA_IRQHandler+0x1e4>)
 8005638:	4293      	cmp	r3, r2
 800563a:	d00e      	beq.n	800565a <HAL_DMA_IRQHandler+0xd2>
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	4a4b      	ldr	r2, [pc, #300]	@ (8005770 <HAL_DMA_IRQHandler+0x1e8>)
 8005642:	4293      	cmp	r3, r2
 8005644:	d009      	beq.n	800565a <HAL_DMA_IRQHandler+0xd2>
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	4a4a      	ldr	r2, [pc, #296]	@ (8005774 <HAL_DMA_IRQHandler+0x1ec>)
 800564c:	4293      	cmp	r3, r2
 800564e:	d004      	beq.n	800565a <HAL_DMA_IRQHandler+0xd2>
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	4a48      	ldr	r2, [pc, #288]	@ (8005778 <HAL_DMA_IRQHandler+0x1f0>)
 8005656:	4293      	cmp	r3, r2
 8005658:	d101      	bne.n	800565e <HAL_DMA_IRQHandler+0xd6>
 800565a:	2301      	movs	r3, #1
 800565c:	e000      	b.n	8005660 <HAL_DMA_IRQHandler+0xd8>
 800565e:	2300      	movs	r3, #0
 8005660:	2b00      	cmp	r3, #0
 8005662:	f000 842b 	beq.w	8005ebc <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800566a:	f003 031f 	and.w	r3, r3, #31
 800566e:	2208      	movs	r2, #8
 8005670:	409a      	lsls	r2, r3
 8005672:	69bb      	ldr	r3, [r7, #24]
 8005674:	4013      	ands	r3, r2
 8005676:	2b00      	cmp	r3, #0
 8005678:	f000 80a2 	beq.w	80057c0 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	4a2e      	ldr	r2, [pc, #184]	@ (800573c <HAL_DMA_IRQHandler+0x1b4>)
 8005682:	4293      	cmp	r3, r2
 8005684:	d04a      	beq.n	800571c <HAL_DMA_IRQHandler+0x194>
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	4a2d      	ldr	r2, [pc, #180]	@ (8005740 <HAL_DMA_IRQHandler+0x1b8>)
 800568c:	4293      	cmp	r3, r2
 800568e:	d045      	beq.n	800571c <HAL_DMA_IRQHandler+0x194>
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	4a2b      	ldr	r2, [pc, #172]	@ (8005744 <HAL_DMA_IRQHandler+0x1bc>)
 8005696:	4293      	cmp	r3, r2
 8005698:	d040      	beq.n	800571c <HAL_DMA_IRQHandler+0x194>
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	4a2a      	ldr	r2, [pc, #168]	@ (8005748 <HAL_DMA_IRQHandler+0x1c0>)
 80056a0:	4293      	cmp	r3, r2
 80056a2:	d03b      	beq.n	800571c <HAL_DMA_IRQHandler+0x194>
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	4a28      	ldr	r2, [pc, #160]	@ (800574c <HAL_DMA_IRQHandler+0x1c4>)
 80056aa:	4293      	cmp	r3, r2
 80056ac:	d036      	beq.n	800571c <HAL_DMA_IRQHandler+0x194>
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	4a27      	ldr	r2, [pc, #156]	@ (8005750 <HAL_DMA_IRQHandler+0x1c8>)
 80056b4:	4293      	cmp	r3, r2
 80056b6:	d031      	beq.n	800571c <HAL_DMA_IRQHandler+0x194>
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	4a25      	ldr	r2, [pc, #148]	@ (8005754 <HAL_DMA_IRQHandler+0x1cc>)
 80056be:	4293      	cmp	r3, r2
 80056c0:	d02c      	beq.n	800571c <HAL_DMA_IRQHandler+0x194>
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	4a24      	ldr	r2, [pc, #144]	@ (8005758 <HAL_DMA_IRQHandler+0x1d0>)
 80056c8:	4293      	cmp	r3, r2
 80056ca:	d027      	beq.n	800571c <HAL_DMA_IRQHandler+0x194>
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	4a22      	ldr	r2, [pc, #136]	@ (800575c <HAL_DMA_IRQHandler+0x1d4>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d022      	beq.n	800571c <HAL_DMA_IRQHandler+0x194>
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	4a21      	ldr	r2, [pc, #132]	@ (8005760 <HAL_DMA_IRQHandler+0x1d8>)
 80056dc:	4293      	cmp	r3, r2
 80056de:	d01d      	beq.n	800571c <HAL_DMA_IRQHandler+0x194>
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	4a1f      	ldr	r2, [pc, #124]	@ (8005764 <HAL_DMA_IRQHandler+0x1dc>)
 80056e6:	4293      	cmp	r3, r2
 80056e8:	d018      	beq.n	800571c <HAL_DMA_IRQHandler+0x194>
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	4a1e      	ldr	r2, [pc, #120]	@ (8005768 <HAL_DMA_IRQHandler+0x1e0>)
 80056f0:	4293      	cmp	r3, r2
 80056f2:	d013      	beq.n	800571c <HAL_DMA_IRQHandler+0x194>
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	4a1c      	ldr	r2, [pc, #112]	@ (800576c <HAL_DMA_IRQHandler+0x1e4>)
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d00e      	beq.n	800571c <HAL_DMA_IRQHandler+0x194>
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	4a1b      	ldr	r2, [pc, #108]	@ (8005770 <HAL_DMA_IRQHandler+0x1e8>)
 8005704:	4293      	cmp	r3, r2
 8005706:	d009      	beq.n	800571c <HAL_DMA_IRQHandler+0x194>
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	4a19      	ldr	r2, [pc, #100]	@ (8005774 <HAL_DMA_IRQHandler+0x1ec>)
 800570e:	4293      	cmp	r3, r2
 8005710:	d004      	beq.n	800571c <HAL_DMA_IRQHandler+0x194>
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	4a18      	ldr	r2, [pc, #96]	@ (8005778 <HAL_DMA_IRQHandler+0x1f0>)
 8005718:	4293      	cmp	r3, r2
 800571a:	d12f      	bne.n	800577c <HAL_DMA_IRQHandler+0x1f4>
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	f003 0304 	and.w	r3, r3, #4
 8005726:	2b00      	cmp	r3, #0
 8005728:	bf14      	ite	ne
 800572a:	2301      	movne	r3, #1
 800572c:	2300      	moveq	r3, #0
 800572e:	b2db      	uxtb	r3, r3
 8005730:	e02e      	b.n	8005790 <HAL_DMA_IRQHandler+0x208>
 8005732:	bf00      	nop
 8005734:	2400000c 	.word	0x2400000c
 8005738:	1b4e81b5 	.word	0x1b4e81b5
 800573c:	40020010 	.word	0x40020010
 8005740:	40020028 	.word	0x40020028
 8005744:	40020040 	.word	0x40020040
 8005748:	40020058 	.word	0x40020058
 800574c:	40020070 	.word	0x40020070
 8005750:	40020088 	.word	0x40020088
 8005754:	400200a0 	.word	0x400200a0
 8005758:	400200b8 	.word	0x400200b8
 800575c:	40020410 	.word	0x40020410
 8005760:	40020428 	.word	0x40020428
 8005764:	40020440 	.word	0x40020440
 8005768:	40020458 	.word	0x40020458
 800576c:	40020470 	.word	0x40020470
 8005770:	40020488 	.word	0x40020488
 8005774:	400204a0 	.word	0x400204a0
 8005778:	400204b8 	.word	0x400204b8
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f003 0308 	and.w	r3, r3, #8
 8005786:	2b00      	cmp	r3, #0
 8005788:	bf14      	ite	ne
 800578a:	2301      	movne	r3, #1
 800578c:	2300      	moveq	r3, #0
 800578e:	b2db      	uxtb	r3, r3
 8005790:	2b00      	cmp	r3, #0
 8005792:	d015      	beq.n	80057c0 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	681a      	ldr	r2, [r3, #0]
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f022 0204 	bic.w	r2, r2, #4
 80057a2:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057a8:	f003 031f 	and.w	r3, r3, #31
 80057ac:	2208      	movs	r2, #8
 80057ae:	409a      	lsls	r2, r3
 80057b0:	6a3b      	ldr	r3, [r7, #32]
 80057b2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057b8:	f043 0201 	orr.w	r2, r3, #1
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057c4:	f003 031f 	and.w	r3, r3, #31
 80057c8:	69ba      	ldr	r2, [r7, #24]
 80057ca:	fa22 f303 	lsr.w	r3, r2, r3
 80057ce:	f003 0301 	and.w	r3, r3, #1
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d06e      	beq.n	80058b4 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	4a69      	ldr	r2, [pc, #420]	@ (8005980 <HAL_DMA_IRQHandler+0x3f8>)
 80057dc:	4293      	cmp	r3, r2
 80057de:	d04a      	beq.n	8005876 <HAL_DMA_IRQHandler+0x2ee>
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	4a67      	ldr	r2, [pc, #412]	@ (8005984 <HAL_DMA_IRQHandler+0x3fc>)
 80057e6:	4293      	cmp	r3, r2
 80057e8:	d045      	beq.n	8005876 <HAL_DMA_IRQHandler+0x2ee>
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	4a66      	ldr	r2, [pc, #408]	@ (8005988 <HAL_DMA_IRQHandler+0x400>)
 80057f0:	4293      	cmp	r3, r2
 80057f2:	d040      	beq.n	8005876 <HAL_DMA_IRQHandler+0x2ee>
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	4a64      	ldr	r2, [pc, #400]	@ (800598c <HAL_DMA_IRQHandler+0x404>)
 80057fa:	4293      	cmp	r3, r2
 80057fc:	d03b      	beq.n	8005876 <HAL_DMA_IRQHandler+0x2ee>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	4a63      	ldr	r2, [pc, #396]	@ (8005990 <HAL_DMA_IRQHandler+0x408>)
 8005804:	4293      	cmp	r3, r2
 8005806:	d036      	beq.n	8005876 <HAL_DMA_IRQHandler+0x2ee>
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	4a61      	ldr	r2, [pc, #388]	@ (8005994 <HAL_DMA_IRQHandler+0x40c>)
 800580e:	4293      	cmp	r3, r2
 8005810:	d031      	beq.n	8005876 <HAL_DMA_IRQHandler+0x2ee>
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	4a60      	ldr	r2, [pc, #384]	@ (8005998 <HAL_DMA_IRQHandler+0x410>)
 8005818:	4293      	cmp	r3, r2
 800581a:	d02c      	beq.n	8005876 <HAL_DMA_IRQHandler+0x2ee>
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	4a5e      	ldr	r2, [pc, #376]	@ (800599c <HAL_DMA_IRQHandler+0x414>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d027      	beq.n	8005876 <HAL_DMA_IRQHandler+0x2ee>
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	4a5d      	ldr	r2, [pc, #372]	@ (80059a0 <HAL_DMA_IRQHandler+0x418>)
 800582c:	4293      	cmp	r3, r2
 800582e:	d022      	beq.n	8005876 <HAL_DMA_IRQHandler+0x2ee>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	4a5b      	ldr	r2, [pc, #364]	@ (80059a4 <HAL_DMA_IRQHandler+0x41c>)
 8005836:	4293      	cmp	r3, r2
 8005838:	d01d      	beq.n	8005876 <HAL_DMA_IRQHandler+0x2ee>
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	4a5a      	ldr	r2, [pc, #360]	@ (80059a8 <HAL_DMA_IRQHandler+0x420>)
 8005840:	4293      	cmp	r3, r2
 8005842:	d018      	beq.n	8005876 <HAL_DMA_IRQHandler+0x2ee>
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	4a58      	ldr	r2, [pc, #352]	@ (80059ac <HAL_DMA_IRQHandler+0x424>)
 800584a:	4293      	cmp	r3, r2
 800584c:	d013      	beq.n	8005876 <HAL_DMA_IRQHandler+0x2ee>
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	4a57      	ldr	r2, [pc, #348]	@ (80059b0 <HAL_DMA_IRQHandler+0x428>)
 8005854:	4293      	cmp	r3, r2
 8005856:	d00e      	beq.n	8005876 <HAL_DMA_IRQHandler+0x2ee>
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	4a55      	ldr	r2, [pc, #340]	@ (80059b4 <HAL_DMA_IRQHandler+0x42c>)
 800585e:	4293      	cmp	r3, r2
 8005860:	d009      	beq.n	8005876 <HAL_DMA_IRQHandler+0x2ee>
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	4a54      	ldr	r2, [pc, #336]	@ (80059b8 <HAL_DMA_IRQHandler+0x430>)
 8005868:	4293      	cmp	r3, r2
 800586a:	d004      	beq.n	8005876 <HAL_DMA_IRQHandler+0x2ee>
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	4a52      	ldr	r2, [pc, #328]	@ (80059bc <HAL_DMA_IRQHandler+0x434>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d10a      	bne.n	800588c <HAL_DMA_IRQHandler+0x304>
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	695b      	ldr	r3, [r3, #20]
 800587c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005880:	2b00      	cmp	r3, #0
 8005882:	bf14      	ite	ne
 8005884:	2301      	movne	r3, #1
 8005886:	2300      	moveq	r3, #0
 8005888:	b2db      	uxtb	r3, r3
 800588a:	e003      	b.n	8005894 <HAL_DMA_IRQHandler+0x30c>
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	2300      	movs	r3, #0
 8005894:	2b00      	cmp	r3, #0
 8005896:	d00d      	beq.n	80058b4 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800589c:	f003 031f 	and.w	r3, r3, #31
 80058a0:	2201      	movs	r2, #1
 80058a2:	409a      	lsls	r2, r3
 80058a4:	6a3b      	ldr	r3, [r7, #32]
 80058a6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058ac:	f043 0202 	orr.w	r2, r3, #2
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058b8:	f003 031f 	and.w	r3, r3, #31
 80058bc:	2204      	movs	r2, #4
 80058be:	409a      	lsls	r2, r3
 80058c0:	69bb      	ldr	r3, [r7, #24]
 80058c2:	4013      	ands	r3, r2
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	f000 808f 	beq.w	80059e8 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	4a2c      	ldr	r2, [pc, #176]	@ (8005980 <HAL_DMA_IRQHandler+0x3f8>)
 80058d0:	4293      	cmp	r3, r2
 80058d2:	d04a      	beq.n	800596a <HAL_DMA_IRQHandler+0x3e2>
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	4a2a      	ldr	r2, [pc, #168]	@ (8005984 <HAL_DMA_IRQHandler+0x3fc>)
 80058da:	4293      	cmp	r3, r2
 80058dc:	d045      	beq.n	800596a <HAL_DMA_IRQHandler+0x3e2>
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	4a29      	ldr	r2, [pc, #164]	@ (8005988 <HAL_DMA_IRQHandler+0x400>)
 80058e4:	4293      	cmp	r3, r2
 80058e6:	d040      	beq.n	800596a <HAL_DMA_IRQHandler+0x3e2>
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	4a27      	ldr	r2, [pc, #156]	@ (800598c <HAL_DMA_IRQHandler+0x404>)
 80058ee:	4293      	cmp	r3, r2
 80058f0:	d03b      	beq.n	800596a <HAL_DMA_IRQHandler+0x3e2>
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	4a26      	ldr	r2, [pc, #152]	@ (8005990 <HAL_DMA_IRQHandler+0x408>)
 80058f8:	4293      	cmp	r3, r2
 80058fa:	d036      	beq.n	800596a <HAL_DMA_IRQHandler+0x3e2>
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	4a24      	ldr	r2, [pc, #144]	@ (8005994 <HAL_DMA_IRQHandler+0x40c>)
 8005902:	4293      	cmp	r3, r2
 8005904:	d031      	beq.n	800596a <HAL_DMA_IRQHandler+0x3e2>
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	4a23      	ldr	r2, [pc, #140]	@ (8005998 <HAL_DMA_IRQHandler+0x410>)
 800590c:	4293      	cmp	r3, r2
 800590e:	d02c      	beq.n	800596a <HAL_DMA_IRQHandler+0x3e2>
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	4a21      	ldr	r2, [pc, #132]	@ (800599c <HAL_DMA_IRQHandler+0x414>)
 8005916:	4293      	cmp	r3, r2
 8005918:	d027      	beq.n	800596a <HAL_DMA_IRQHandler+0x3e2>
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	4a20      	ldr	r2, [pc, #128]	@ (80059a0 <HAL_DMA_IRQHandler+0x418>)
 8005920:	4293      	cmp	r3, r2
 8005922:	d022      	beq.n	800596a <HAL_DMA_IRQHandler+0x3e2>
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	4a1e      	ldr	r2, [pc, #120]	@ (80059a4 <HAL_DMA_IRQHandler+0x41c>)
 800592a:	4293      	cmp	r3, r2
 800592c:	d01d      	beq.n	800596a <HAL_DMA_IRQHandler+0x3e2>
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	4a1d      	ldr	r2, [pc, #116]	@ (80059a8 <HAL_DMA_IRQHandler+0x420>)
 8005934:	4293      	cmp	r3, r2
 8005936:	d018      	beq.n	800596a <HAL_DMA_IRQHandler+0x3e2>
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	4a1b      	ldr	r2, [pc, #108]	@ (80059ac <HAL_DMA_IRQHandler+0x424>)
 800593e:	4293      	cmp	r3, r2
 8005940:	d013      	beq.n	800596a <HAL_DMA_IRQHandler+0x3e2>
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	4a1a      	ldr	r2, [pc, #104]	@ (80059b0 <HAL_DMA_IRQHandler+0x428>)
 8005948:	4293      	cmp	r3, r2
 800594a:	d00e      	beq.n	800596a <HAL_DMA_IRQHandler+0x3e2>
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	4a18      	ldr	r2, [pc, #96]	@ (80059b4 <HAL_DMA_IRQHandler+0x42c>)
 8005952:	4293      	cmp	r3, r2
 8005954:	d009      	beq.n	800596a <HAL_DMA_IRQHandler+0x3e2>
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	4a17      	ldr	r2, [pc, #92]	@ (80059b8 <HAL_DMA_IRQHandler+0x430>)
 800595c:	4293      	cmp	r3, r2
 800595e:	d004      	beq.n	800596a <HAL_DMA_IRQHandler+0x3e2>
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	4a15      	ldr	r2, [pc, #84]	@ (80059bc <HAL_DMA_IRQHandler+0x434>)
 8005966:	4293      	cmp	r3, r2
 8005968:	d12a      	bne.n	80059c0 <HAL_DMA_IRQHandler+0x438>
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f003 0302 	and.w	r3, r3, #2
 8005974:	2b00      	cmp	r3, #0
 8005976:	bf14      	ite	ne
 8005978:	2301      	movne	r3, #1
 800597a:	2300      	moveq	r3, #0
 800597c:	b2db      	uxtb	r3, r3
 800597e:	e023      	b.n	80059c8 <HAL_DMA_IRQHandler+0x440>
 8005980:	40020010 	.word	0x40020010
 8005984:	40020028 	.word	0x40020028
 8005988:	40020040 	.word	0x40020040
 800598c:	40020058 	.word	0x40020058
 8005990:	40020070 	.word	0x40020070
 8005994:	40020088 	.word	0x40020088
 8005998:	400200a0 	.word	0x400200a0
 800599c:	400200b8 	.word	0x400200b8
 80059a0:	40020410 	.word	0x40020410
 80059a4:	40020428 	.word	0x40020428
 80059a8:	40020440 	.word	0x40020440
 80059ac:	40020458 	.word	0x40020458
 80059b0:	40020470 	.word	0x40020470
 80059b4:	40020488 	.word	0x40020488
 80059b8:	400204a0 	.word	0x400204a0
 80059bc:	400204b8 	.word	0x400204b8
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	2300      	movs	r3, #0
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d00d      	beq.n	80059e8 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059d0:	f003 031f 	and.w	r3, r3, #31
 80059d4:	2204      	movs	r2, #4
 80059d6:	409a      	lsls	r2, r3
 80059d8:	6a3b      	ldr	r3, [r7, #32]
 80059da:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059e0:	f043 0204 	orr.w	r2, r3, #4
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059ec:	f003 031f 	and.w	r3, r3, #31
 80059f0:	2210      	movs	r2, #16
 80059f2:	409a      	lsls	r2, r3
 80059f4:	69bb      	ldr	r3, [r7, #24]
 80059f6:	4013      	ands	r3, r2
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	f000 80a6 	beq.w	8005b4a <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	4a85      	ldr	r2, [pc, #532]	@ (8005c18 <HAL_DMA_IRQHandler+0x690>)
 8005a04:	4293      	cmp	r3, r2
 8005a06:	d04a      	beq.n	8005a9e <HAL_DMA_IRQHandler+0x516>
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	4a83      	ldr	r2, [pc, #524]	@ (8005c1c <HAL_DMA_IRQHandler+0x694>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d045      	beq.n	8005a9e <HAL_DMA_IRQHandler+0x516>
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	4a82      	ldr	r2, [pc, #520]	@ (8005c20 <HAL_DMA_IRQHandler+0x698>)
 8005a18:	4293      	cmp	r3, r2
 8005a1a:	d040      	beq.n	8005a9e <HAL_DMA_IRQHandler+0x516>
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	4a80      	ldr	r2, [pc, #512]	@ (8005c24 <HAL_DMA_IRQHandler+0x69c>)
 8005a22:	4293      	cmp	r3, r2
 8005a24:	d03b      	beq.n	8005a9e <HAL_DMA_IRQHandler+0x516>
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	4a7f      	ldr	r2, [pc, #508]	@ (8005c28 <HAL_DMA_IRQHandler+0x6a0>)
 8005a2c:	4293      	cmp	r3, r2
 8005a2e:	d036      	beq.n	8005a9e <HAL_DMA_IRQHandler+0x516>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	4a7d      	ldr	r2, [pc, #500]	@ (8005c2c <HAL_DMA_IRQHandler+0x6a4>)
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d031      	beq.n	8005a9e <HAL_DMA_IRQHandler+0x516>
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	4a7c      	ldr	r2, [pc, #496]	@ (8005c30 <HAL_DMA_IRQHandler+0x6a8>)
 8005a40:	4293      	cmp	r3, r2
 8005a42:	d02c      	beq.n	8005a9e <HAL_DMA_IRQHandler+0x516>
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	4a7a      	ldr	r2, [pc, #488]	@ (8005c34 <HAL_DMA_IRQHandler+0x6ac>)
 8005a4a:	4293      	cmp	r3, r2
 8005a4c:	d027      	beq.n	8005a9e <HAL_DMA_IRQHandler+0x516>
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	4a79      	ldr	r2, [pc, #484]	@ (8005c38 <HAL_DMA_IRQHandler+0x6b0>)
 8005a54:	4293      	cmp	r3, r2
 8005a56:	d022      	beq.n	8005a9e <HAL_DMA_IRQHandler+0x516>
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	4a77      	ldr	r2, [pc, #476]	@ (8005c3c <HAL_DMA_IRQHandler+0x6b4>)
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d01d      	beq.n	8005a9e <HAL_DMA_IRQHandler+0x516>
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	4a76      	ldr	r2, [pc, #472]	@ (8005c40 <HAL_DMA_IRQHandler+0x6b8>)
 8005a68:	4293      	cmp	r3, r2
 8005a6a:	d018      	beq.n	8005a9e <HAL_DMA_IRQHandler+0x516>
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	4a74      	ldr	r2, [pc, #464]	@ (8005c44 <HAL_DMA_IRQHandler+0x6bc>)
 8005a72:	4293      	cmp	r3, r2
 8005a74:	d013      	beq.n	8005a9e <HAL_DMA_IRQHandler+0x516>
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	4a73      	ldr	r2, [pc, #460]	@ (8005c48 <HAL_DMA_IRQHandler+0x6c0>)
 8005a7c:	4293      	cmp	r3, r2
 8005a7e:	d00e      	beq.n	8005a9e <HAL_DMA_IRQHandler+0x516>
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	4a71      	ldr	r2, [pc, #452]	@ (8005c4c <HAL_DMA_IRQHandler+0x6c4>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d009      	beq.n	8005a9e <HAL_DMA_IRQHandler+0x516>
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	4a70      	ldr	r2, [pc, #448]	@ (8005c50 <HAL_DMA_IRQHandler+0x6c8>)
 8005a90:	4293      	cmp	r3, r2
 8005a92:	d004      	beq.n	8005a9e <HAL_DMA_IRQHandler+0x516>
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	4a6e      	ldr	r2, [pc, #440]	@ (8005c54 <HAL_DMA_IRQHandler+0x6cc>)
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	d10a      	bne.n	8005ab4 <HAL_DMA_IRQHandler+0x52c>
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f003 0308 	and.w	r3, r3, #8
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	bf14      	ite	ne
 8005aac:	2301      	movne	r3, #1
 8005aae:	2300      	moveq	r3, #0
 8005ab0:	b2db      	uxtb	r3, r3
 8005ab2:	e009      	b.n	8005ac8 <HAL_DMA_IRQHandler+0x540>
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f003 0304 	and.w	r3, r3, #4
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	bf14      	ite	ne
 8005ac2:	2301      	movne	r3, #1
 8005ac4:	2300      	moveq	r3, #0
 8005ac6:	b2db      	uxtb	r3, r3
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d03e      	beq.n	8005b4a <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ad0:	f003 031f 	and.w	r3, r3, #31
 8005ad4:	2210      	movs	r2, #16
 8005ad6:	409a      	lsls	r2, r3
 8005ad8:	6a3b      	ldr	r3, [r7, #32]
 8005ada:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d018      	beq.n	8005b1c <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d108      	bne.n	8005b0a <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d024      	beq.n	8005b4a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b04:	6878      	ldr	r0, [r7, #4]
 8005b06:	4798      	blx	r3
 8005b08:	e01f      	b.n	8005b4a <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d01b      	beq.n	8005b4a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b16:	6878      	ldr	r0, [r7, #4]
 8005b18:	4798      	blx	r3
 8005b1a:	e016      	b.n	8005b4a <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d107      	bne.n	8005b3a <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	681a      	ldr	r2, [r3, #0]
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f022 0208 	bic.w	r2, r2, #8
 8005b38:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d003      	beq.n	8005b4a <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b46:	6878      	ldr	r0, [r7, #4]
 8005b48:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b4e:	f003 031f 	and.w	r3, r3, #31
 8005b52:	2220      	movs	r2, #32
 8005b54:	409a      	lsls	r2, r3
 8005b56:	69bb      	ldr	r3, [r7, #24]
 8005b58:	4013      	ands	r3, r2
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	f000 8110 	beq.w	8005d80 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	4a2c      	ldr	r2, [pc, #176]	@ (8005c18 <HAL_DMA_IRQHandler+0x690>)
 8005b66:	4293      	cmp	r3, r2
 8005b68:	d04a      	beq.n	8005c00 <HAL_DMA_IRQHandler+0x678>
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	4a2b      	ldr	r2, [pc, #172]	@ (8005c1c <HAL_DMA_IRQHandler+0x694>)
 8005b70:	4293      	cmp	r3, r2
 8005b72:	d045      	beq.n	8005c00 <HAL_DMA_IRQHandler+0x678>
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	4a29      	ldr	r2, [pc, #164]	@ (8005c20 <HAL_DMA_IRQHandler+0x698>)
 8005b7a:	4293      	cmp	r3, r2
 8005b7c:	d040      	beq.n	8005c00 <HAL_DMA_IRQHandler+0x678>
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	4a28      	ldr	r2, [pc, #160]	@ (8005c24 <HAL_DMA_IRQHandler+0x69c>)
 8005b84:	4293      	cmp	r3, r2
 8005b86:	d03b      	beq.n	8005c00 <HAL_DMA_IRQHandler+0x678>
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	4a26      	ldr	r2, [pc, #152]	@ (8005c28 <HAL_DMA_IRQHandler+0x6a0>)
 8005b8e:	4293      	cmp	r3, r2
 8005b90:	d036      	beq.n	8005c00 <HAL_DMA_IRQHandler+0x678>
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	4a25      	ldr	r2, [pc, #148]	@ (8005c2c <HAL_DMA_IRQHandler+0x6a4>)
 8005b98:	4293      	cmp	r3, r2
 8005b9a:	d031      	beq.n	8005c00 <HAL_DMA_IRQHandler+0x678>
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	4a23      	ldr	r2, [pc, #140]	@ (8005c30 <HAL_DMA_IRQHandler+0x6a8>)
 8005ba2:	4293      	cmp	r3, r2
 8005ba4:	d02c      	beq.n	8005c00 <HAL_DMA_IRQHandler+0x678>
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	4a22      	ldr	r2, [pc, #136]	@ (8005c34 <HAL_DMA_IRQHandler+0x6ac>)
 8005bac:	4293      	cmp	r3, r2
 8005bae:	d027      	beq.n	8005c00 <HAL_DMA_IRQHandler+0x678>
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	4a20      	ldr	r2, [pc, #128]	@ (8005c38 <HAL_DMA_IRQHandler+0x6b0>)
 8005bb6:	4293      	cmp	r3, r2
 8005bb8:	d022      	beq.n	8005c00 <HAL_DMA_IRQHandler+0x678>
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	4a1f      	ldr	r2, [pc, #124]	@ (8005c3c <HAL_DMA_IRQHandler+0x6b4>)
 8005bc0:	4293      	cmp	r3, r2
 8005bc2:	d01d      	beq.n	8005c00 <HAL_DMA_IRQHandler+0x678>
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	4a1d      	ldr	r2, [pc, #116]	@ (8005c40 <HAL_DMA_IRQHandler+0x6b8>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d018      	beq.n	8005c00 <HAL_DMA_IRQHandler+0x678>
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	4a1c      	ldr	r2, [pc, #112]	@ (8005c44 <HAL_DMA_IRQHandler+0x6bc>)
 8005bd4:	4293      	cmp	r3, r2
 8005bd6:	d013      	beq.n	8005c00 <HAL_DMA_IRQHandler+0x678>
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	4a1a      	ldr	r2, [pc, #104]	@ (8005c48 <HAL_DMA_IRQHandler+0x6c0>)
 8005bde:	4293      	cmp	r3, r2
 8005be0:	d00e      	beq.n	8005c00 <HAL_DMA_IRQHandler+0x678>
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	4a19      	ldr	r2, [pc, #100]	@ (8005c4c <HAL_DMA_IRQHandler+0x6c4>)
 8005be8:	4293      	cmp	r3, r2
 8005bea:	d009      	beq.n	8005c00 <HAL_DMA_IRQHandler+0x678>
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	4a17      	ldr	r2, [pc, #92]	@ (8005c50 <HAL_DMA_IRQHandler+0x6c8>)
 8005bf2:	4293      	cmp	r3, r2
 8005bf4:	d004      	beq.n	8005c00 <HAL_DMA_IRQHandler+0x678>
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	4a16      	ldr	r2, [pc, #88]	@ (8005c54 <HAL_DMA_IRQHandler+0x6cc>)
 8005bfc:	4293      	cmp	r3, r2
 8005bfe:	d12b      	bne.n	8005c58 <HAL_DMA_IRQHandler+0x6d0>
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f003 0310 	and.w	r3, r3, #16
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	bf14      	ite	ne
 8005c0e:	2301      	movne	r3, #1
 8005c10:	2300      	moveq	r3, #0
 8005c12:	b2db      	uxtb	r3, r3
 8005c14:	e02a      	b.n	8005c6c <HAL_DMA_IRQHandler+0x6e4>
 8005c16:	bf00      	nop
 8005c18:	40020010 	.word	0x40020010
 8005c1c:	40020028 	.word	0x40020028
 8005c20:	40020040 	.word	0x40020040
 8005c24:	40020058 	.word	0x40020058
 8005c28:	40020070 	.word	0x40020070
 8005c2c:	40020088 	.word	0x40020088
 8005c30:	400200a0 	.word	0x400200a0
 8005c34:	400200b8 	.word	0x400200b8
 8005c38:	40020410 	.word	0x40020410
 8005c3c:	40020428 	.word	0x40020428
 8005c40:	40020440 	.word	0x40020440
 8005c44:	40020458 	.word	0x40020458
 8005c48:	40020470 	.word	0x40020470
 8005c4c:	40020488 	.word	0x40020488
 8005c50:	400204a0 	.word	0x400204a0
 8005c54:	400204b8 	.word	0x400204b8
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f003 0302 	and.w	r3, r3, #2
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	bf14      	ite	ne
 8005c66:	2301      	movne	r3, #1
 8005c68:	2300      	moveq	r3, #0
 8005c6a:	b2db      	uxtb	r3, r3
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	f000 8087 	beq.w	8005d80 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c76:	f003 031f 	and.w	r3, r3, #31
 8005c7a:	2220      	movs	r2, #32
 8005c7c:	409a      	lsls	r2, r3
 8005c7e:	6a3b      	ldr	r3, [r7, #32]
 8005c80:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005c88:	b2db      	uxtb	r3, r3
 8005c8a:	2b04      	cmp	r3, #4
 8005c8c:	d139      	bne.n	8005d02 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	681a      	ldr	r2, [r3, #0]
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	f022 0216 	bic.w	r2, r2, #22
 8005c9c:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	695a      	ldr	r2, [r3, #20]
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005cac:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d103      	bne.n	8005cbe <HAL_DMA_IRQHandler+0x736>
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d007      	beq.n	8005cce <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	681a      	ldr	r2, [r3, #0]
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f022 0208 	bic.w	r2, r2, #8
 8005ccc:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005cd2:	f003 031f 	and.w	r3, r3, #31
 8005cd6:	223f      	movs	r2, #63	@ 0x3f
 8005cd8:	409a      	lsls	r2, r3
 8005cda:	6a3b      	ldr	r3, [r7, #32]
 8005cdc:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2201      	movs	r2, #1
 8005ce2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	2200      	movs	r2, #0
 8005cea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	f000 834a 	beq.w	800638c <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005cfc:	6878      	ldr	r0, [r7, #4]
 8005cfe:	4798      	blx	r3
          }
          return;
 8005d00:	e344      	b.n	800638c <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d018      	beq.n	8005d42 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d108      	bne.n	8005d30 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d02c      	beq.n	8005d80 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d2a:	6878      	ldr	r0, [r7, #4]
 8005d2c:	4798      	blx	r3
 8005d2e:	e027      	b.n	8005d80 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d023      	beq.n	8005d80 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d3c:	6878      	ldr	r0, [r7, #4]
 8005d3e:	4798      	blx	r3
 8005d40:	e01e      	b.n	8005d80 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d10f      	bne.n	8005d70 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	681a      	ldr	r2, [r3, #0]
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	f022 0210 	bic.w	r2, r2, #16
 8005d5e:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2201      	movs	r2, #1
 8005d64:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d003      	beq.n	8005d80 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d7c:	6878      	ldr	r0, [r7, #4]
 8005d7e:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	f000 8306 	beq.w	8006396 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d8e:	f003 0301 	and.w	r3, r3, #1
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	f000 8088 	beq.w	8005ea8 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2204      	movs	r2, #4
 8005d9c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	4a7a      	ldr	r2, [pc, #488]	@ (8005f90 <HAL_DMA_IRQHandler+0xa08>)
 8005da6:	4293      	cmp	r3, r2
 8005da8:	d04a      	beq.n	8005e40 <HAL_DMA_IRQHandler+0x8b8>
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	4a79      	ldr	r2, [pc, #484]	@ (8005f94 <HAL_DMA_IRQHandler+0xa0c>)
 8005db0:	4293      	cmp	r3, r2
 8005db2:	d045      	beq.n	8005e40 <HAL_DMA_IRQHandler+0x8b8>
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	4a77      	ldr	r2, [pc, #476]	@ (8005f98 <HAL_DMA_IRQHandler+0xa10>)
 8005dba:	4293      	cmp	r3, r2
 8005dbc:	d040      	beq.n	8005e40 <HAL_DMA_IRQHandler+0x8b8>
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	4a76      	ldr	r2, [pc, #472]	@ (8005f9c <HAL_DMA_IRQHandler+0xa14>)
 8005dc4:	4293      	cmp	r3, r2
 8005dc6:	d03b      	beq.n	8005e40 <HAL_DMA_IRQHandler+0x8b8>
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	4a74      	ldr	r2, [pc, #464]	@ (8005fa0 <HAL_DMA_IRQHandler+0xa18>)
 8005dce:	4293      	cmp	r3, r2
 8005dd0:	d036      	beq.n	8005e40 <HAL_DMA_IRQHandler+0x8b8>
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	4a73      	ldr	r2, [pc, #460]	@ (8005fa4 <HAL_DMA_IRQHandler+0xa1c>)
 8005dd8:	4293      	cmp	r3, r2
 8005dda:	d031      	beq.n	8005e40 <HAL_DMA_IRQHandler+0x8b8>
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	4a71      	ldr	r2, [pc, #452]	@ (8005fa8 <HAL_DMA_IRQHandler+0xa20>)
 8005de2:	4293      	cmp	r3, r2
 8005de4:	d02c      	beq.n	8005e40 <HAL_DMA_IRQHandler+0x8b8>
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	4a70      	ldr	r2, [pc, #448]	@ (8005fac <HAL_DMA_IRQHandler+0xa24>)
 8005dec:	4293      	cmp	r3, r2
 8005dee:	d027      	beq.n	8005e40 <HAL_DMA_IRQHandler+0x8b8>
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	4a6e      	ldr	r2, [pc, #440]	@ (8005fb0 <HAL_DMA_IRQHandler+0xa28>)
 8005df6:	4293      	cmp	r3, r2
 8005df8:	d022      	beq.n	8005e40 <HAL_DMA_IRQHandler+0x8b8>
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	4a6d      	ldr	r2, [pc, #436]	@ (8005fb4 <HAL_DMA_IRQHandler+0xa2c>)
 8005e00:	4293      	cmp	r3, r2
 8005e02:	d01d      	beq.n	8005e40 <HAL_DMA_IRQHandler+0x8b8>
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	4a6b      	ldr	r2, [pc, #428]	@ (8005fb8 <HAL_DMA_IRQHandler+0xa30>)
 8005e0a:	4293      	cmp	r3, r2
 8005e0c:	d018      	beq.n	8005e40 <HAL_DMA_IRQHandler+0x8b8>
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	4a6a      	ldr	r2, [pc, #424]	@ (8005fbc <HAL_DMA_IRQHandler+0xa34>)
 8005e14:	4293      	cmp	r3, r2
 8005e16:	d013      	beq.n	8005e40 <HAL_DMA_IRQHandler+0x8b8>
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	4a68      	ldr	r2, [pc, #416]	@ (8005fc0 <HAL_DMA_IRQHandler+0xa38>)
 8005e1e:	4293      	cmp	r3, r2
 8005e20:	d00e      	beq.n	8005e40 <HAL_DMA_IRQHandler+0x8b8>
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	4a67      	ldr	r2, [pc, #412]	@ (8005fc4 <HAL_DMA_IRQHandler+0xa3c>)
 8005e28:	4293      	cmp	r3, r2
 8005e2a:	d009      	beq.n	8005e40 <HAL_DMA_IRQHandler+0x8b8>
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	4a65      	ldr	r2, [pc, #404]	@ (8005fc8 <HAL_DMA_IRQHandler+0xa40>)
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d004      	beq.n	8005e40 <HAL_DMA_IRQHandler+0x8b8>
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	4a64      	ldr	r2, [pc, #400]	@ (8005fcc <HAL_DMA_IRQHandler+0xa44>)
 8005e3c:	4293      	cmp	r3, r2
 8005e3e:	d108      	bne.n	8005e52 <HAL_DMA_IRQHandler+0x8ca>
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	681a      	ldr	r2, [r3, #0]
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f022 0201 	bic.w	r2, r2, #1
 8005e4e:	601a      	str	r2, [r3, #0]
 8005e50:	e007      	b.n	8005e62 <HAL_DMA_IRQHandler+0x8da>
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	681a      	ldr	r2, [r3, #0]
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f022 0201 	bic.w	r2, r2, #1
 8005e60:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	3301      	adds	r3, #1
 8005e66:	60fb      	str	r3, [r7, #12]
 8005e68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e6a:	429a      	cmp	r2, r3
 8005e6c:	d307      	bcc.n	8005e7e <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f003 0301 	and.w	r3, r3, #1
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d1f2      	bne.n	8005e62 <HAL_DMA_IRQHandler+0x8da>
 8005e7c:	e000      	b.n	8005e80 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8005e7e:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f003 0301 	and.w	r3, r3, #1
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d004      	beq.n	8005e98 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	2203      	movs	r2, #3
 8005e92:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8005e96:	e003      	b.n	8005ea0 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2201      	movs	r2, #1
 8005e9c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2200      	movs	r2, #0
 8005ea4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	f000 8272 	beq.w	8006396 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005eb6:	6878      	ldr	r0, [r7, #4]
 8005eb8:	4798      	blx	r3
 8005eba:	e26c      	b.n	8006396 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	4a43      	ldr	r2, [pc, #268]	@ (8005fd0 <HAL_DMA_IRQHandler+0xa48>)
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d022      	beq.n	8005f0c <HAL_DMA_IRQHandler+0x984>
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	4a42      	ldr	r2, [pc, #264]	@ (8005fd4 <HAL_DMA_IRQHandler+0xa4c>)
 8005ecc:	4293      	cmp	r3, r2
 8005ece:	d01d      	beq.n	8005f0c <HAL_DMA_IRQHandler+0x984>
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	4a40      	ldr	r2, [pc, #256]	@ (8005fd8 <HAL_DMA_IRQHandler+0xa50>)
 8005ed6:	4293      	cmp	r3, r2
 8005ed8:	d018      	beq.n	8005f0c <HAL_DMA_IRQHandler+0x984>
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	4a3f      	ldr	r2, [pc, #252]	@ (8005fdc <HAL_DMA_IRQHandler+0xa54>)
 8005ee0:	4293      	cmp	r3, r2
 8005ee2:	d013      	beq.n	8005f0c <HAL_DMA_IRQHandler+0x984>
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	4a3d      	ldr	r2, [pc, #244]	@ (8005fe0 <HAL_DMA_IRQHandler+0xa58>)
 8005eea:	4293      	cmp	r3, r2
 8005eec:	d00e      	beq.n	8005f0c <HAL_DMA_IRQHandler+0x984>
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	4a3c      	ldr	r2, [pc, #240]	@ (8005fe4 <HAL_DMA_IRQHandler+0xa5c>)
 8005ef4:	4293      	cmp	r3, r2
 8005ef6:	d009      	beq.n	8005f0c <HAL_DMA_IRQHandler+0x984>
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	4a3a      	ldr	r2, [pc, #232]	@ (8005fe8 <HAL_DMA_IRQHandler+0xa60>)
 8005efe:	4293      	cmp	r3, r2
 8005f00:	d004      	beq.n	8005f0c <HAL_DMA_IRQHandler+0x984>
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	4a39      	ldr	r2, [pc, #228]	@ (8005fec <HAL_DMA_IRQHandler+0xa64>)
 8005f08:	4293      	cmp	r3, r2
 8005f0a:	d101      	bne.n	8005f10 <HAL_DMA_IRQHandler+0x988>
 8005f0c:	2301      	movs	r3, #1
 8005f0e:	e000      	b.n	8005f12 <HAL_DMA_IRQHandler+0x98a>
 8005f10:	2300      	movs	r3, #0
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	f000 823f 	beq.w	8006396 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f24:	f003 031f 	and.w	r3, r3, #31
 8005f28:	2204      	movs	r2, #4
 8005f2a:	409a      	lsls	r2, r3
 8005f2c:	697b      	ldr	r3, [r7, #20]
 8005f2e:	4013      	ands	r3, r2
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	f000 80cd 	beq.w	80060d0 <HAL_DMA_IRQHandler+0xb48>
 8005f36:	693b      	ldr	r3, [r7, #16]
 8005f38:	f003 0304 	and.w	r3, r3, #4
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	f000 80c7 	beq.w	80060d0 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f46:	f003 031f 	and.w	r3, r3, #31
 8005f4a:	2204      	movs	r2, #4
 8005f4c:	409a      	lsls	r2, r3
 8005f4e:	69fb      	ldr	r3, [r7, #28]
 8005f50:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005f52:	693b      	ldr	r3, [r7, #16]
 8005f54:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d049      	beq.n	8005ff0 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8005f5c:	693b      	ldr	r3, [r7, #16]
 8005f5e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d109      	bne.n	8005f7a <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	f000 8210 	beq.w	8006390 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f74:	6878      	ldr	r0, [r7, #4]
 8005f76:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005f78:	e20a      	b.n	8006390 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	f000 8206 	beq.w	8006390 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f88:	6878      	ldr	r0, [r7, #4]
 8005f8a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005f8c:	e200      	b.n	8006390 <HAL_DMA_IRQHandler+0xe08>
 8005f8e:	bf00      	nop
 8005f90:	40020010 	.word	0x40020010
 8005f94:	40020028 	.word	0x40020028
 8005f98:	40020040 	.word	0x40020040
 8005f9c:	40020058 	.word	0x40020058
 8005fa0:	40020070 	.word	0x40020070
 8005fa4:	40020088 	.word	0x40020088
 8005fa8:	400200a0 	.word	0x400200a0
 8005fac:	400200b8 	.word	0x400200b8
 8005fb0:	40020410 	.word	0x40020410
 8005fb4:	40020428 	.word	0x40020428
 8005fb8:	40020440 	.word	0x40020440
 8005fbc:	40020458 	.word	0x40020458
 8005fc0:	40020470 	.word	0x40020470
 8005fc4:	40020488 	.word	0x40020488
 8005fc8:	400204a0 	.word	0x400204a0
 8005fcc:	400204b8 	.word	0x400204b8
 8005fd0:	58025408 	.word	0x58025408
 8005fd4:	5802541c 	.word	0x5802541c
 8005fd8:	58025430 	.word	0x58025430
 8005fdc:	58025444 	.word	0x58025444
 8005fe0:	58025458 	.word	0x58025458
 8005fe4:	5802546c 	.word	0x5802546c
 8005fe8:	58025480 	.word	0x58025480
 8005fec:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8005ff0:	693b      	ldr	r3, [r7, #16]
 8005ff2:	f003 0320 	and.w	r3, r3, #32
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d160      	bne.n	80060bc <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	4a7f      	ldr	r2, [pc, #508]	@ (80061fc <HAL_DMA_IRQHandler+0xc74>)
 8006000:	4293      	cmp	r3, r2
 8006002:	d04a      	beq.n	800609a <HAL_DMA_IRQHandler+0xb12>
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	4a7d      	ldr	r2, [pc, #500]	@ (8006200 <HAL_DMA_IRQHandler+0xc78>)
 800600a:	4293      	cmp	r3, r2
 800600c:	d045      	beq.n	800609a <HAL_DMA_IRQHandler+0xb12>
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	4a7c      	ldr	r2, [pc, #496]	@ (8006204 <HAL_DMA_IRQHandler+0xc7c>)
 8006014:	4293      	cmp	r3, r2
 8006016:	d040      	beq.n	800609a <HAL_DMA_IRQHandler+0xb12>
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	4a7a      	ldr	r2, [pc, #488]	@ (8006208 <HAL_DMA_IRQHandler+0xc80>)
 800601e:	4293      	cmp	r3, r2
 8006020:	d03b      	beq.n	800609a <HAL_DMA_IRQHandler+0xb12>
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	4a79      	ldr	r2, [pc, #484]	@ (800620c <HAL_DMA_IRQHandler+0xc84>)
 8006028:	4293      	cmp	r3, r2
 800602a:	d036      	beq.n	800609a <HAL_DMA_IRQHandler+0xb12>
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	4a77      	ldr	r2, [pc, #476]	@ (8006210 <HAL_DMA_IRQHandler+0xc88>)
 8006032:	4293      	cmp	r3, r2
 8006034:	d031      	beq.n	800609a <HAL_DMA_IRQHandler+0xb12>
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	4a76      	ldr	r2, [pc, #472]	@ (8006214 <HAL_DMA_IRQHandler+0xc8c>)
 800603c:	4293      	cmp	r3, r2
 800603e:	d02c      	beq.n	800609a <HAL_DMA_IRQHandler+0xb12>
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	4a74      	ldr	r2, [pc, #464]	@ (8006218 <HAL_DMA_IRQHandler+0xc90>)
 8006046:	4293      	cmp	r3, r2
 8006048:	d027      	beq.n	800609a <HAL_DMA_IRQHandler+0xb12>
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	4a73      	ldr	r2, [pc, #460]	@ (800621c <HAL_DMA_IRQHandler+0xc94>)
 8006050:	4293      	cmp	r3, r2
 8006052:	d022      	beq.n	800609a <HAL_DMA_IRQHandler+0xb12>
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	4a71      	ldr	r2, [pc, #452]	@ (8006220 <HAL_DMA_IRQHandler+0xc98>)
 800605a:	4293      	cmp	r3, r2
 800605c:	d01d      	beq.n	800609a <HAL_DMA_IRQHandler+0xb12>
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	4a70      	ldr	r2, [pc, #448]	@ (8006224 <HAL_DMA_IRQHandler+0xc9c>)
 8006064:	4293      	cmp	r3, r2
 8006066:	d018      	beq.n	800609a <HAL_DMA_IRQHandler+0xb12>
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	4a6e      	ldr	r2, [pc, #440]	@ (8006228 <HAL_DMA_IRQHandler+0xca0>)
 800606e:	4293      	cmp	r3, r2
 8006070:	d013      	beq.n	800609a <HAL_DMA_IRQHandler+0xb12>
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	4a6d      	ldr	r2, [pc, #436]	@ (800622c <HAL_DMA_IRQHandler+0xca4>)
 8006078:	4293      	cmp	r3, r2
 800607a:	d00e      	beq.n	800609a <HAL_DMA_IRQHandler+0xb12>
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	4a6b      	ldr	r2, [pc, #428]	@ (8006230 <HAL_DMA_IRQHandler+0xca8>)
 8006082:	4293      	cmp	r3, r2
 8006084:	d009      	beq.n	800609a <HAL_DMA_IRQHandler+0xb12>
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	4a6a      	ldr	r2, [pc, #424]	@ (8006234 <HAL_DMA_IRQHandler+0xcac>)
 800608c:	4293      	cmp	r3, r2
 800608e:	d004      	beq.n	800609a <HAL_DMA_IRQHandler+0xb12>
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	4a68      	ldr	r2, [pc, #416]	@ (8006238 <HAL_DMA_IRQHandler+0xcb0>)
 8006096:	4293      	cmp	r3, r2
 8006098:	d108      	bne.n	80060ac <HAL_DMA_IRQHandler+0xb24>
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	681a      	ldr	r2, [r3, #0]
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f022 0208 	bic.w	r2, r2, #8
 80060a8:	601a      	str	r2, [r3, #0]
 80060aa:	e007      	b.n	80060bc <HAL_DMA_IRQHandler+0xb34>
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	681a      	ldr	r2, [r3, #0]
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f022 0204 	bic.w	r2, r2, #4
 80060ba:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	f000 8165 	beq.w	8006390 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060ca:	6878      	ldr	r0, [r7, #4]
 80060cc:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80060ce:	e15f      	b.n	8006390 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80060d4:	f003 031f 	and.w	r3, r3, #31
 80060d8:	2202      	movs	r2, #2
 80060da:	409a      	lsls	r2, r3
 80060dc:	697b      	ldr	r3, [r7, #20]
 80060de:	4013      	ands	r3, r2
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	f000 80c5 	beq.w	8006270 <HAL_DMA_IRQHandler+0xce8>
 80060e6:	693b      	ldr	r3, [r7, #16]
 80060e8:	f003 0302 	and.w	r3, r3, #2
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	f000 80bf 	beq.w	8006270 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80060f6:	f003 031f 	and.w	r3, r3, #31
 80060fa:	2202      	movs	r2, #2
 80060fc:	409a      	lsls	r2, r3
 80060fe:	69fb      	ldr	r3, [r7, #28]
 8006100:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006102:	693b      	ldr	r3, [r7, #16]
 8006104:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006108:	2b00      	cmp	r3, #0
 800610a:	d018      	beq.n	800613e <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800610c:	693b      	ldr	r3, [r7, #16]
 800610e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006112:	2b00      	cmp	r3, #0
 8006114:	d109      	bne.n	800612a <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800611a:	2b00      	cmp	r3, #0
 800611c:	f000 813a 	beq.w	8006394 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006124:	6878      	ldr	r0, [r7, #4]
 8006126:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006128:	e134      	b.n	8006394 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800612e:	2b00      	cmp	r3, #0
 8006130:	f000 8130 	beq.w	8006394 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006138:	6878      	ldr	r0, [r7, #4]
 800613a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800613c:	e12a      	b.n	8006394 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800613e:	693b      	ldr	r3, [r7, #16]
 8006140:	f003 0320 	and.w	r3, r3, #32
 8006144:	2b00      	cmp	r3, #0
 8006146:	f040 8089 	bne.w	800625c <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	4a2b      	ldr	r2, [pc, #172]	@ (80061fc <HAL_DMA_IRQHandler+0xc74>)
 8006150:	4293      	cmp	r3, r2
 8006152:	d04a      	beq.n	80061ea <HAL_DMA_IRQHandler+0xc62>
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	4a29      	ldr	r2, [pc, #164]	@ (8006200 <HAL_DMA_IRQHandler+0xc78>)
 800615a:	4293      	cmp	r3, r2
 800615c:	d045      	beq.n	80061ea <HAL_DMA_IRQHandler+0xc62>
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	4a28      	ldr	r2, [pc, #160]	@ (8006204 <HAL_DMA_IRQHandler+0xc7c>)
 8006164:	4293      	cmp	r3, r2
 8006166:	d040      	beq.n	80061ea <HAL_DMA_IRQHandler+0xc62>
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	4a26      	ldr	r2, [pc, #152]	@ (8006208 <HAL_DMA_IRQHandler+0xc80>)
 800616e:	4293      	cmp	r3, r2
 8006170:	d03b      	beq.n	80061ea <HAL_DMA_IRQHandler+0xc62>
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	4a25      	ldr	r2, [pc, #148]	@ (800620c <HAL_DMA_IRQHandler+0xc84>)
 8006178:	4293      	cmp	r3, r2
 800617a:	d036      	beq.n	80061ea <HAL_DMA_IRQHandler+0xc62>
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	4a23      	ldr	r2, [pc, #140]	@ (8006210 <HAL_DMA_IRQHandler+0xc88>)
 8006182:	4293      	cmp	r3, r2
 8006184:	d031      	beq.n	80061ea <HAL_DMA_IRQHandler+0xc62>
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	4a22      	ldr	r2, [pc, #136]	@ (8006214 <HAL_DMA_IRQHandler+0xc8c>)
 800618c:	4293      	cmp	r3, r2
 800618e:	d02c      	beq.n	80061ea <HAL_DMA_IRQHandler+0xc62>
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	4a20      	ldr	r2, [pc, #128]	@ (8006218 <HAL_DMA_IRQHandler+0xc90>)
 8006196:	4293      	cmp	r3, r2
 8006198:	d027      	beq.n	80061ea <HAL_DMA_IRQHandler+0xc62>
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	4a1f      	ldr	r2, [pc, #124]	@ (800621c <HAL_DMA_IRQHandler+0xc94>)
 80061a0:	4293      	cmp	r3, r2
 80061a2:	d022      	beq.n	80061ea <HAL_DMA_IRQHandler+0xc62>
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	4a1d      	ldr	r2, [pc, #116]	@ (8006220 <HAL_DMA_IRQHandler+0xc98>)
 80061aa:	4293      	cmp	r3, r2
 80061ac:	d01d      	beq.n	80061ea <HAL_DMA_IRQHandler+0xc62>
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	4a1c      	ldr	r2, [pc, #112]	@ (8006224 <HAL_DMA_IRQHandler+0xc9c>)
 80061b4:	4293      	cmp	r3, r2
 80061b6:	d018      	beq.n	80061ea <HAL_DMA_IRQHandler+0xc62>
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	4a1a      	ldr	r2, [pc, #104]	@ (8006228 <HAL_DMA_IRQHandler+0xca0>)
 80061be:	4293      	cmp	r3, r2
 80061c0:	d013      	beq.n	80061ea <HAL_DMA_IRQHandler+0xc62>
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	4a19      	ldr	r2, [pc, #100]	@ (800622c <HAL_DMA_IRQHandler+0xca4>)
 80061c8:	4293      	cmp	r3, r2
 80061ca:	d00e      	beq.n	80061ea <HAL_DMA_IRQHandler+0xc62>
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	4a17      	ldr	r2, [pc, #92]	@ (8006230 <HAL_DMA_IRQHandler+0xca8>)
 80061d2:	4293      	cmp	r3, r2
 80061d4:	d009      	beq.n	80061ea <HAL_DMA_IRQHandler+0xc62>
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	4a16      	ldr	r2, [pc, #88]	@ (8006234 <HAL_DMA_IRQHandler+0xcac>)
 80061dc:	4293      	cmp	r3, r2
 80061de:	d004      	beq.n	80061ea <HAL_DMA_IRQHandler+0xc62>
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	4a14      	ldr	r2, [pc, #80]	@ (8006238 <HAL_DMA_IRQHandler+0xcb0>)
 80061e6:	4293      	cmp	r3, r2
 80061e8:	d128      	bne.n	800623c <HAL_DMA_IRQHandler+0xcb4>
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	681a      	ldr	r2, [r3, #0]
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f022 0214 	bic.w	r2, r2, #20
 80061f8:	601a      	str	r2, [r3, #0]
 80061fa:	e027      	b.n	800624c <HAL_DMA_IRQHandler+0xcc4>
 80061fc:	40020010 	.word	0x40020010
 8006200:	40020028 	.word	0x40020028
 8006204:	40020040 	.word	0x40020040
 8006208:	40020058 	.word	0x40020058
 800620c:	40020070 	.word	0x40020070
 8006210:	40020088 	.word	0x40020088
 8006214:	400200a0 	.word	0x400200a0
 8006218:	400200b8 	.word	0x400200b8
 800621c:	40020410 	.word	0x40020410
 8006220:	40020428 	.word	0x40020428
 8006224:	40020440 	.word	0x40020440
 8006228:	40020458 	.word	0x40020458
 800622c:	40020470 	.word	0x40020470
 8006230:	40020488 	.word	0x40020488
 8006234:	400204a0 	.word	0x400204a0
 8006238:	400204b8 	.word	0x400204b8
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	681a      	ldr	r2, [r3, #0]
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f022 020a 	bic.w	r2, r2, #10
 800624a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2201      	movs	r2, #1
 8006250:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2200      	movs	r2, #0
 8006258:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006260:	2b00      	cmp	r3, #0
 8006262:	f000 8097 	beq.w	8006394 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800626a:	6878      	ldr	r0, [r7, #4]
 800626c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800626e:	e091      	b.n	8006394 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006274:	f003 031f 	and.w	r3, r3, #31
 8006278:	2208      	movs	r2, #8
 800627a:	409a      	lsls	r2, r3
 800627c:	697b      	ldr	r3, [r7, #20]
 800627e:	4013      	ands	r3, r2
 8006280:	2b00      	cmp	r3, #0
 8006282:	f000 8088 	beq.w	8006396 <HAL_DMA_IRQHandler+0xe0e>
 8006286:	693b      	ldr	r3, [r7, #16]
 8006288:	f003 0308 	and.w	r3, r3, #8
 800628c:	2b00      	cmp	r3, #0
 800628e:	f000 8082 	beq.w	8006396 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	4a41      	ldr	r2, [pc, #260]	@ (800639c <HAL_DMA_IRQHandler+0xe14>)
 8006298:	4293      	cmp	r3, r2
 800629a:	d04a      	beq.n	8006332 <HAL_DMA_IRQHandler+0xdaa>
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	4a3f      	ldr	r2, [pc, #252]	@ (80063a0 <HAL_DMA_IRQHandler+0xe18>)
 80062a2:	4293      	cmp	r3, r2
 80062a4:	d045      	beq.n	8006332 <HAL_DMA_IRQHandler+0xdaa>
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	4a3e      	ldr	r2, [pc, #248]	@ (80063a4 <HAL_DMA_IRQHandler+0xe1c>)
 80062ac:	4293      	cmp	r3, r2
 80062ae:	d040      	beq.n	8006332 <HAL_DMA_IRQHandler+0xdaa>
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	4a3c      	ldr	r2, [pc, #240]	@ (80063a8 <HAL_DMA_IRQHandler+0xe20>)
 80062b6:	4293      	cmp	r3, r2
 80062b8:	d03b      	beq.n	8006332 <HAL_DMA_IRQHandler+0xdaa>
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	4a3b      	ldr	r2, [pc, #236]	@ (80063ac <HAL_DMA_IRQHandler+0xe24>)
 80062c0:	4293      	cmp	r3, r2
 80062c2:	d036      	beq.n	8006332 <HAL_DMA_IRQHandler+0xdaa>
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	4a39      	ldr	r2, [pc, #228]	@ (80063b0 <HAL_DMA_IRQHandler+0xe28>)
 80062ca:	4293      	cmp	r3, r2
 80062cc:	d031      	beq.n	8006332 <HAL_DMA_IRQHandler+0xdaa>
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	4a38      	ldr	r2, [pc, #224]	@ (80063b4 <HAL_DMA_IRQHandler+0xe2c>)
 80062d4:	4293      	cmp	r3, r2
 80062d6:	d02c      	beq.n	8006332 <HAL_DMA_IRQHandler+0xdaa>
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	4a36      	ldr	r2, [pc, #216]	@ (80063b8 <HAL_DMA_IRQHandler+0xe30>)
 80062de:	4293      	cmp	r3, r2
 80062e0:	d027      	beq.n	8006332 <HAL_DMA_IRQHandler+0xdaa>
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	4a35      	ldr	r2, [pc, #212]	@ (80063bc <HAL_DMA_IRQHandler+0xe34>)
 80062e8:	4293      	cmp	r3, r2
 80062ea:	d022      	beq.n	8006332 <HAL_DMA_IRQHandler+0xdaa>
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	4a33      	ldr	r2, [pc, #204]	@ (80063c0 <HAL_DMA_IRQHandler+0xe38>)
 80062f2:	4293      	cmp	r3, r2
 80062f4:	d01d      	beq.n	8006332 <HAL_DMA_IRQHandler+0xdaa>
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	4a32      	ldr	r2, [pc, #200]	@ (80063c4 <HAL_DMA_IRQHandler+0xe3c>)
 80062fc:	4293      	cmp	r3, r2
 80062fe:	d018      	beq.n	8006332 <HAL_DMA_IRQHandler+0xdaa>
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	4a30      	ldr	r2, [pc, #192]	@ (80063c8 <HAL_DMA_IRQHandler+0xe40>)
 8006306:	4293      	cmp	r3, r2
 8006308:	d013      	beq.n	8006332 <HAL_DMA_IRQHandler+0xdaa>
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	4a2f      	ldr	r2, [pc, #188]	@ (80063cc <HAL_DMA_IRQHandler+0xe44>)
 8006310:	4293      	cmp	r3, r2
 8006312:	d00e      	beq.n	8006332 <HAL_DMA_IRQHandler+0xdaa>
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	4a2d      	ldr	r2, [pc, #180]	@ (80063d0 <HAL_DMA_IRQHandler+0xe48>)
 800631a:	4293      	cmp	r3, r2
 800631c:	d009      	beq.n	8006332 <HAL_DMA_IRQHandler+0xdaa>
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	4a2c      	ldr	r2, [pc, #176]	@ (80063d4 <HAL_DMA_IRQHandler+0xe4c>)
 8006324:	4293      	cmp	r3, r2
 8006326:	d004      	beq.n	8006332 <HAL_DMA_IRQHandler+0xdaa>
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	4a2a      	ldr	r2, [pc, #168]	@ (80063d8 <HAL_DMA_IRQHandler+0xe50>)
 800632e:	4293      	cmp	r3, r2
 8006330:	d108      	bne.n	8006344 <HAL_DMA_IRQHandler+0xdbc>
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	681a      	ldr	r2, [r3, #0]
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	f022 021c 	bic.w	r2, r2, #28
 8006340:	601a      	str	r2, [r3, #0]
 8006342:	e007      	b.n	8006354 <HAL_DMA_IRQHandler+0xdcc>
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	681a      	ldr	r2, [r3, #0]
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f022 020e 	bic.w	r2, r2, #14
 8006352:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006358:	f003 031f 	and.w	r3, r3, #31
 800635c:	2201      	movs	r2, #1
 800635e:	409a      	lsls	r2, r3
 8006360:	69fb      	ldr	r3, [r7, #28]
 8006362:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	2201      	movs	r2, #1
 8006368:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	2201      	movs	r2, #1
 800636e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	2200      	movs	r2, #0
 8006376:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800637e:	2b00      	cmp	r3, #0
 8006380:	d009      	beq.n	8006396 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006386:	6878      	ldr	r0, [r7, #4]
 8006388:	4798      	blx	r3
 800638a:	e004      	b.n	8006396 <HAL_DMA_IRQHandler+0xe0e>
          return;
 800638c:	bf00      	nop
 800638e:	e002      	b.n	8006396 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006390:	bf00      	nop
 8006392:	e000      	b.n	8006396 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006394:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8006396:	3728      	adds	r7, #40	@ 0x28
 8006398:	46bd      	mov	sp, r7
 800639a:	bd80      	pop	{r7, pc}
 800639c:	40020010 	.word	0x40020010
 80063a0:	40020028 	.word	0x40020028
 80063a4:	40020040 	.word	0x40020040
 80063a8:	40020058 	.word	0x40020058
 80063ac:	40020070 	.word	0x40020070
 80063b0:	40020088 	.word	0x40020088
 80063b4:	400200a0 	.word	0x400200a0
 80063b8:	400200b8 	.word	0x400200b8
 80063bc:	40020410 	.word	0x40020410
 80063c0:	40020428 	.word	0x40020428
 80063c4:	40020440 	.word	0x40020440
 80063c8:	40020458 	.word	0x40020458
 80063cc:	40020470 	.word	0x40020470
 80063d0:	40020488 	.word	0x40020488
 80063d4:	400204a0 	.word	0x400204a0
 80063d8:	400204b8 	.word	0x400204b8

080063dc <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80063dc:	b480      	push	{r7}
 80063de:	b083      	sub	sp, #12
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 80063e8:	4618      	mov	r0, r3
 80063ea:	370c      	adds	r7, #12
 80063ec:	46bd      	mov	sp, r7
 80063ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f2:	4770      	bx	lr

080063f4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80063f4:	b480      	push	{r7}
 80063f6:	b087      	sub	sp, #28
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	60f8      	str	r0, [r7, #12]
 80063fc:	60b9      	str	r1, [r7, #8]
 80063fe:	607a      	str	r2, [r7, #4]
 8006400:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006406:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800640c:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	4a7f      	ldr	r2, [pc, #508]	@ (8006610 <DMA_SetConfig+0x21c>)
 8006414:	4293      	cmp	r3, r2
 8006416:	d072      	beq.n	80064fe <DMA_SetConfig+0x10a>
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	4a7d      	ldr	r2, [pc, #500]	@ (8006614 <DMA_SetConfig+0x220>)
 800641e:	4293      	cmp	r3, r2
 8006420:	d06d      	beq.n	80064fe <DMA_SetConfig+0x10a>
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	4a7c      	ldr	r2, [pc, #496]	@ (8006618 <DMA_SetConfig+0x224>)
 8006428:	4293      	cmp	r3, r2
 800642a:	d068      	beq.n	80064fe <DMA_SetConfig+0x10a>
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	4a7a      	ldr	r2, [pc, #488]	@ (800661c <DMA_SetConfig+0x228>)
 8006432:	4293      	cmp	r3, r2
 8006434:	d063      	beq.n	80064fe <DMA_SetConfig+0x10a>
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	4a79      	ldr	r2, [pc, #484]	@ (8006620 <DMA_SetConfig+0x22c>)
 800643c:	4293      	cmp	r3, r2
 800643e:	d05e      	beq.n	80064fe <DMA_SetConfig+0x10a>
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	4a77      	ldr	r2, [pc, #476]	@ (8006624 <DMA_SetConfig+0x230>)
 8006446:	4293      	cmp	r3, r2
 8006448:	d059      	beq.n	80064fe <DMA_SetConfig+0x10a>
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	4a76      	ldr	r2, [pc, #472]	@ (8006628 <DMA_SetConfig+0x234>)
 8006450:	4293      	cmp	r3, r2
 8006452:	d054      	beq.n	80064fe <DMA_SetConfig+0x10a>
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	4a74      	ldr	r2, [pc, #464]	@ (800662c <DMA_SetConfig+0x238>)
 800645a:	4293      	cmp	r3, r2
 800645c:	d04f      	beq.n	80064fe <DMA_SetConfig+0x10a>
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	4a73      	ldr	r2, [pc, #460]	@ (8006630 <DMA_SetConfig+0x23c>)
 8006464:	4293      	cmp	r3, r2
 8006466:	d04a      	beq.n	80064fe <DMA_SetConfig+0x10a>
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	4a71      	ldr	r2, [pc, #452]	@ (8006634 <DMA_SetConfig+0x240>)
 800646e:	4293      	cmp	r3, r2
 8006470:	d045      	beq.n	80064fe <DMA_SetConfig+0x10a>
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	4a70      	ldr	r2, [pc, #448]	@ (8006638 <DMA_SetConfig+0x244>)
 8006478:	4293      	cmp	r3, r2
 800647a:	d040      	beq.n	80064fe <DMA_SetConfig+0x10a>
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	4a6e      	ldr	r2, [pc, #440]	@ (800663c <DMA_SetConfig+0x248>)
 8006482:	4293      	cmp	r3, r2
 8006484:	d03b      	beq.n	80064fe <DMA_SetConfig+0x10a>
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	4a6d      	ldr	r2, [pc, #436]	@ (8006640 <DMA_SetConfig+0x24c>)
 800648c:	4293      	cmp	r3, r2
 800648e:	d036      	beq.n	80064fe <DMA_SetConfig+0x10a>
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	4a6b      	ldr	r2, [pc, #428]	@ (8006644 <DMA_SetConfig+0x250>)
 8006496:	4293      	cmp	r3, r2
 8006498:	d031      	beq.n	80064fe <DMA_SetConfig+0x10a>
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	4a6a      	ldr	r2, [pc, #424]	@ (8006648 <DMA_SetConfig+0x254>)
 80064a0:	4293      	cmp	r3, r2
 80064a2:	d02c      	beq.n	80064fe <DMA_SetConfig+0x10a>
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	4a68      	ldr	r2, [pc, #416]	@ (800664c <DMA_SetConfig+0x258>)
 80064aa:	4293      	cmp	r3, r2
 80064ac:	d027      	beq.n	80064fe <DMA_SetConfig+0x10a>
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	4a67      	ldr	r2, [pc, #412]	@ (8006650 <DMA_SetConfig+0x25c>)
 80064b4:	4293      	cmp	r3, r2
 80064b6:	d022      	beq.n	80064fe <DMA_SetConfig+0x10a>
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	4a65      	ldr	r2, [pc, #404]	@ (8006654 <DMA_SetConfig+0x260>)
 80064be:	4293      	cmp	r3, r2
 80064c0:	d01d      	beq.n	80064fe <DMA_SetConfig+0x10a>
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	4a64      	ldr	r2, [pc, #400]	@ (8006658 <DMA_SetConfig+0x264>)
 80064c8:	4293      	cmp	r3, r2
 80064ca:	d018      	beq.n	80064fe <DMA_SetConfig+0x10a>
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	4a62      	ldr	r2, [pc, #392]	@ (800665c <DMA_SetConfig+0x268>)
 80064d2:	4293      	cmp	r3, r2
 80064d4:	d013      	beq.n	80064fe <DMA_SetConfig+0x10a>
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	4a61      	ldr	r2, [pc, #388]	@ (8006660 <DMA_SetConfig+0x26c>)
 80064dc:	4293      	cmp	r3, r2
 80064de:	d00e      	beq.n	80064fe <DMA_SetConfig+0x10a>
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	4a5f      	ldr	r2, [pc, #380]	@ (8006664 <DMA_SetConfig+0x270>)
 80064e6:	4293      	cmp	r3, r2
 80064e8:	d009      	beq.n	80064fe <DMA_SetConfig+0x10a>
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	4a5e      	ldr	r2, [pc, #376]	@ (8006668 <DMA_SetConfig+0x274>)
 80064f0:	4293      	cmp	r3, r2
 80064f2:	d004      	beq.n	80064fe <DMA_SetConfig+0x10a>
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	4a5c      	ldr	r2, [pc, #368]	@ (800666c <DMA_SetConfig+0x278>)
 80064fa:	4293      	cmp	r3, r2
 80064fc:	d101      	bne.n	8006502 <DMA_SetConfig+0x10e>
 80064fe:	2301      	movs	r3, #1
 8006500:	e000      	b.n	8006504 <DMA_SetConfig+0x110>
 8006502:	2300      	movs	r3, #0
 8006504:	2b00      	cmp	r3, #0
 8006506:	d00d      	beq.n	8006524 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800650c:	68fa      	ldr	r2, [r7, #12]
 800650e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8006510:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006516:	2b00      	cmp	r3, #0
 8006518:	d004      	beq.n	8006524 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800651e:	68fa      	ldr	r2, [r7, #12]
 8006520:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006522:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	4a39      	ldr	r2, [pc, #228]	@ (8006610 <DMA_SetConfig+0x21c>)
 800652a:	4293      	cmp	r3, r2
 800652c:	d04a      	beq.n	80065c4 <DMA_SetConfig+0x1d0>
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	4a38      	ldr	r2, [pc, #224]	@ (8006614 <DMA_SetConfig+0x220>)
 8006534:	4293      	cmp	r3, r2
 8006536:	d045      	beq.n	80065c4 <DMA_SetConfig+0x1d0>
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	4a36      	ldr	r2, [pc, #216]	@ (8006618 <DMA_SetConfig+0x224>)
 800653e:	4293      	cmp	r3, r2
 8006540:	d040      	beq.n	80065c4 <DMA_SetConfig+0x1d0>
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	4a35      	ldr	r2, [pc, #212]	@ (800661c <DMA_SetConfig+0x228>)
 8006548:	4293      	cmp	r3, r2
 800654a:	d03b      	beq.n	80065c4 <DMA_SetConfig+0x1d0>
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	4a33      	ldr	r2, [pc, #204]	@ (8006620 <DMA_SetConfig+0x22c>)
 8006552:	4293      	cmp	r3, r2
 8006554:	d036      	beq.n	80065c4 <DMA_SetConfig+0x1d0>
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	4a32      	ldr	r2, [pc, #200]	@ (8006624 <DMA_SetConfig+0x230>)
 800655c:	4293      	cmp	r3, r2
 800655e:	d031      	beq.n	80065c4 <DMA_SetConfig+0x1d0>
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	4a30      	ldr	r2, [pc, #192]	@ (8006628 <DMA_SetConfig+0x234>)
 8006566:	4293      	cmp	r3, r2
 8006568:	d02c      	beq.n	80065c4 <DMA_SetConfig+0x1d0>
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	4a2f      	ldr	r2, [pc, #188]	@ (800662c <DMA_SetConfig+0x238>)
 8006570:	4293      	cmp	r3, r2
 8006572:	d027      	beq.n	80065c4 <DMA_SetConfig+0x1d0>
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	4a2d      	ldr	r2, [pc, #180]	@ (8006630 <DMA_SetConfig+0x23c>)
 800657a:	4293      	cmp	r3, r2
 800657c:	d022      	beq.n	80065c4 <DMA_SetConfig+0x1d0>
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	4a2c      	ldr	r2, [pc, #176]	@ (8006634 <DMA_SetConfig+0x240>)
 8006584:	4293      	cmp	r3, r2
 8006586:	d01d      	beq.n	80065c4 <DMA_SetConfig+0x1d0>
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	4a2a      	ldr	r2, [pc, #168]	@ (8006638 <DMA_SetConfig+0x244>)
 800658e:	4293      	cmp	r3, r2
 8006590:	d018      	beq.n	80065c4 <DMA_SetConfig+0x1d0>
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	4a29      	ldr	r2, [pc, #164]	@ (800663c <DMA_SetConfig+0x248>)
 8006598:	4293      	cmp	r3, r2
 800659a:	d013      	beq.n	80065c4 <DMA_SetConfig+0x1d0>
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	4a27      	ldr	r2, [pc, #156]	@ (8006640 <DMA_SetConfig+0x24c>)
 80065a2:	4293      	cmp	r3, r2
 80065a4:	d00e      	beq.n	80065c4 <DMA_SetConfig+0x1d0>
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	4a26      	ldr	r2, [pc, #152]	@ (8006644 <DMA_SetConfig+0x250>)
 80065ac:	4293      	cmp	r3, r2
 80065ae:	d009      	beq.n	80065c4 <DMA_SetConfig+0x1d0>
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	4a24      	ldr	r2, [pc, #144]	@ (8006648 <DMA_SetConfig+0x254>)
 80065b6:	4293      	cmp	r3, r2
 80065b8:	d004      	beq.n	80065c4 <DMA_SetConfig+0x1d0>
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	4a23      	ldr	r2, [pc, #140]	@ (800664c <DMA_SetConfig+0x258>)
 80065c0:	4293      	cmp	r3, r2
 80065c2:	d101      	bne.n	80065c8 <DMA_SetConfig+0x1d4>
 80065c4:	2301      	movs	r3, #1
 80065c6:	e000      	b.n	80065ca <DMA_SetConfig+0x1d6>
 80065c8:	2300      	movs	r3, #0
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d059      	beq.n	8006682 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065d2:	f003 031f 	and.w	r3, r3, #31
 80065d6:	223f      	movs	r2, #63	@ 0x3f
 80065d8:	409a      	lsls	r2, r3
 80065da:	697b      	ldr	r3, [r7, #20]
 80065dc:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	681a      	ldr	r2, [r3, #0]
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80065ec:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	683a      	ldr	r2, [r7, #0]
 80065f4:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	689b      	ldr	r3, [r3, #8]
 80065fa:	2b40      	cmp	r3, #64	@ 0x40
 80065fc:	d138      	bne.n	8006670 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	687a      	ldr	r2, [r7, #4]
 8006604:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	68ba      	ldr	r2, [r7, #8]
 800660c:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800660e:	e086      	b.n	800671e <DMA_SetConfig+0x32a>
 8006610:	40020010 	.word	0x40020010
 8006614:	40020028 	.word	0x40020028
 8006618:	40020040 	.word	0x40020040
 800661c:	40020058 	.word	0x40020058
 8006620:	40020070 	.word	0x40020070
 8006624:	40020088 	.word	0x40020088
 8006628:	400200a0 	.word	0x400200a0
 800662c:	400200b8 	.word	0x400200b8
 8006630:	40020410 	.word	0x40020410
 8006634:	40020428 	.word	0x40020428
 8006638:	40020440 	.word	0x40020440
 800663c:	40020458 	.word	0x40020458
 8006640:	40020470 	.word	0x40020470
 8006644:	40020488 	.word	0x40020488
 8006648:	400204a0 	.word	0x400204a0
 800664c:	400204b8 	.word	0x400204b8
 8006650:	58025408 	.word	0x58025408
 8006654:	5802541c 	.word	0x5802541c
 8006658:	58025430 	.word	0x58025430
 800665c:	58025444 	.word	0x58025444
 8006660:	58025458 	.word	0x58025458
 8006664:	5802546c 	.word	0x5802546c
 8006668:	58025480 	.word	0x58025480
 800666c:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	68ba      	ldr	r2, [r7, #8]
 8006676:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	687a      	ldr	r2, [r7, #4]
 800667e:	60da      	str	r2, [r3, #12]
}
 8006680:	e04d      	b.n	800671e <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	4a29      	ldr	r2, [pc, #164]	@ (800672c <DMA_SetConfig+0x338>)
 8006688:	4293      	cmp	r3, r2
 800668a:	d022      	beq.n	80066d2 <DMA_SetConfig+0x2de>
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	4a27      	ldr	r2, [pc, #156]	@ (8006730 <DMA_SetConfig+0x33c>)
 8006692:	4293      	cmp	r3, r2
 8006694:	d01d      	beq.n	80066d2 <DMA_SetConfig+0x2de>
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	4a26      	ldr	r2, [pc, #152]	@ (8006734 <DMA_SetConfig+0x340>)
 800669c:	4293      	cmp	r3, r2
 800669e:	d018      	beq.n	80066d2 <DMA_SetConfig+0x2de>
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	4a24      	ldr	r2, [pc, #144]	@ (8006738 <DMA_SetConfig+0x344>)
 80066a6:	4293      	cmp	r3, r2
 80066a8:	d013      	beq.n	80066d2 <DMA_SetConfig+0x2de>
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	4a23      	ldr	r2, [pc, #140]	@ (800673c <DMA_SetConfig+0x348>)
 80066b0:	4293      	cmp	r3, r2
 80066b2:	d00e      	beq.n	80066d2 <DMA_SetConfig+0x2de>
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	4a21      	ldr	r2, [pc, #132]	@ (8006740 <DMA_SetConfig+0x34c>)
 80066ba:	4293      	cmp	r3, r2
 80066bc:	d009      	beq.n	80066d2 <DMA_SetConfig+0x2de>
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	4a20      	ldr	r2, [pc, #128]	@ (8006744 <DMA_SetConfig+0x350>)
 80066c4:	4293      	cmp	r3, r2
 80066c6:	d004      	beq.n	80066d2 <DMA_SetConfig+0x2de>
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	4a1e      	ldr	r2, [pc, #120]	@ (8006748 <DMA_SetConfig+0x354>)
 80066ce:	4293      	cmp	r3, r2
 80066d0:	d101      	bne.n	80066d6 <DMA_SetConfig+0x2e2>
 80066d2:	2301      	movs	r3, #1
 80066d4:	e000      	b.n	80066d8 <DMA_SetConfig+0x2e4>
 80066d6:	2300      	movs	r3, #0
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d020      	beq.n	800671e <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80066e0:	f003 031f 	and.w	r3, r3, #31
 80066e4:	2201      	movs	r2, #1
 80066e6:	409a      	lsls	r2, r3
 80066e8:	693b      	ldr	r3, [r7, #16]
 80066ea:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	683a      	ldr	r2, [r7, #0]
 80066f2:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	689b      	ldr	r3, [r3, #8]
 80066f8:	2b40      	cmp	r3, #64	@ 0x40
 80066fa:	d108      	bne.n	800670e <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	687a      	ldr	r2, [r7, #4]
 8006702:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	68ba      	ldr	r2, [r7, #8]
 800670a:	60da      	str	r2, [r3, #12]
}
 800670c:	e007      	b.n	800671e <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	68ba      	ldr	r2, [r7, #8]
 8006714:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	687a      	ldr	r2, [r7, #4]
 800671c:	60da      	str	r2, [r3, #12]
}
 800671e:	bf00      	nop
 8006720:	371c      	adds	r7, #28
 8006722:	46bd      	mov	sp, r7
 8006724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006728:	4770      	bx	lr
 800672a:	bf00      	nop
 800672c:	58025408 	.word	0x58025408
 8006730:	5802541c 	.word	0x5802541c
 8006734:	58025430 	.word	0x58025430
 8006738:	58025444 	.word	0x58025444
 800673c:	58025458 	.word	0x58025458
 8006740:	5802546c 	.word	0x5802546c
 8006744:	58025480 	.word	0x58025480
 8006748:	58025494 	.word	0x58025494

0800674c <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800674c:	b480      	push	{r7}
 800674e:	b085      	sub	sp, #20
 8006750:	af00      	add	r7, sp, #0
 8006752:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	4a42      	ldr	r2, [pc, #264]	@ (8006864 <DMA_CalcBaseAndBitshift+0x118>)
 800675a:	4293      	cmp	r3, r2
 800675c:	d04a      	beq.n	80067f4 <DMA_CalcBaseAndBitshift+0xa8>
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	4a41      	ldr	r2, [pc, #260]	@ (8006868 <DMA_CalcBaseAndBitshift+0x11c>)
 8006764:	4293      	cmp	r3, r2
 8006766:	d045      	beq.n	80067f4 <DMA_CalcBaseAndBitshift+0xa8>
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	4a3f      	ldr	r2, [pc, #252]	@ (800686c <DMA_CalcBaseAndBitshift+0x120>)
 800676e:	4293      	cmp	r3, r2
 8006770:	d040      	beq.n	80067f4 <DMA_CalcBaseAndBitshift+0xa8>
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	4a3e      	ldr	r2, [pc, #248]	@ (8006870 <DMA_CalcBaseAndBitshift+0x124>)
 8006778:	4293      	cmp	r3, r2
 800677a:	d03b      	beq.n	80067f4 <DMA_CalcBaseAndBitshift+0xa8>
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	4a3c      	ldr	r2, [pc, #240]	@ (8006874 <DMA_CalcBaseAndBitshift+0x128>)
 8006782:	4293      	cmp	r3, r2
 8006784:	d036      	beq.n	80067f4 <DMA_CalcBaseAndBitshift+0xa8>
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	4a3b      	ldr	r2, [pc, #236]	@ (8006878 <DMA_CalcBaseAndBitshift+0x12c>)
 800678c:	4293      	cmp	r3, r2
 800678e:	d031      	beq.n	80067f4 <DMA_CalcBaseAndBitshift+0xa8>
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	4a39      	ldr	r2, [pc, #228]	@ (800687c <DMA_CalcBaseAndBitshift+0x130>)
 8006796:	4293      	cmp	r3, r2
 8006798:	d02c      	beq.n	80067f4 <DMA_CalcBaseAndBitshift+0xa8>
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	4a38      	ldr	r2, [pc, #224]	@ (8006880 <DMA_CalcBaseAndBitshift+0x134>)
 80067a0:	4293      	cmp	r3, r2
 80067a2:	d027      	beq.n	80067f4 <DMA_CalcBaseAndBitshift+0xa8>
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	4a36      	ldr	r2, [pc, #216]	@ (8006884 <DMA_CalcBaseAndBitshift+0x138>)
 80067aa:	4293      	cmp	r3, r2
 80067ac:	d022      	beq.n	80067f4 <DMA_CalcBaseAndBitshift+0xa8>
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	4a35      	ldr	r2, [pc, #212]	@ (8006888 <DMA_CalcBaseAndBitshift+0x13c>)
 80067b4:	4293      	cmp	r3, r2
 80067b6:	d01d      	beq.n	80067f4 <DMA_CalcBaseAndBitshift+0xa8>
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	4a33      	ldr	r2, [pc, #204]	@ (800688c <DMA_CalcBaseAndBitshift+0x140>)
 80067be:	4293      	cmp	r3, r2
 80067c0:	d018      	beq.n	80067f4 <DMA_CalcBaseAndBitshift+0xa8>
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	4a32      	ldr	r2, [pc, #200]	@ (8006890 <DMA_CalcBaseAndBitshift+0x144>)
 80067c8:	4293      	cmp	r3, r2
 80067ca:	d013      	beq.n	80067f4 <DMA_CalcBaseAndBitshift+0xa8>
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	4a30      	ldr	r2, [pc, #192]	@ (8006894 <DMA_CalcBaseAndBitshift+0x148>)
 80067d2:	4293      	cmp	r3, r2
 80067d4:	d00e      	beq.n	80067f4 <DMA_CalcBaseAndBitshift+0xa8>
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	4a2f      	ldr	r2, [pc, #188]	@ (8006898 <DMA_CalcBaseAndBitshift+0x14c>)
 80067dc:	4293      	cmp	r3, r2
 80067de:	d009      	beq.n	80067f4 <DMA_CalcBaseAndBitshift+0xa8>
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	4a2d      	ldr	r2, [pc, #180]	@ (800689c <DMA_CalcBaseAndBitshift+0x150>)
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d004      	beq.n	80067f4 <DMA_CalcBaseAndBitshift+0xa8>
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	4a2c      	ldr	r2, [pc, #176]	@ (80068a0 <DMA_CalcBaseAndBitshift+0x154>)
 80067f0:	4293      	cmp	r3, r2
 80067f2:	d101      	bne.n	80067f8 <DMA_CalcBaseAndBitshift+0xac>
 80067f4:	2301      	movs	r3, #1
 80067f6:	e000      	b.n	80067fa <DMA_CalcBaseAndBitshift+0xae>
 80067f8:	2300      	movs	r3, #0
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d024      	beq.n	8006848 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	b2db      	uxtb	r3, r3
 8006804:	3b10      	subs	r3, #16
 8006806:	4a27      	ldr	r2, [pc, #156]	@ (80068a4 <DMA_CalcBaseAndBitshift+0x158>)
 8006808:	fba2 2303 	umull	r2, r3, r2, r3
 800680c:	091b      	lsrs	r3, r3, #4
 800680e:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	f003 0307 	and.w	r3, r3, #7
 8006816:	4a24      	ldr	r2, [pc, #144]	@ (80068a8 <DMA_CalcBaseAndBitshift+0x15c>)
 8006818:	5cd3      	ldrb	r3, [r2, r3]
 800681a:	461a      	mov	r2, r3
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	2b03      	cmp	r3, #3
 8006824:	d908      	bls.n	8006838 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	461a      	mov	r2, r3
 800682c:	4b1f      	ldr	r3, [pc, #124]	@ (80068ac <DMA_CalcBaseAndBitshift+0x160>)
 800682e:	4013      	ands	r3, r2
 8006830:	1d1a      	adds	r2, r3, #4
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	659a      	str	r2, [r3, #88]	@ 0x58
 8006836:	e00d      	b.n	8006854 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	461a      	mov	r2, r3
 800683e:	4b1b      	ldr	r3, [pc, #108]	@ (80068ac <DMA_CalcBaseAndBitshift+0x160>)
 8006840:	4013      	ands	r3, r2
 8006842:	687a      	ldr	r2, [r7, #4]
 8006844:	6593      	str	r3, [r2, #88]	@ 0x58
 8006846:	e005      	b.n	8006854 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8006858:	4618      	mov	r0, r3
 800685a:	3714      	adds	r7, #20
 800685c:	46bd      	mov	sp, r7
 800685e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006862:	4770      	bx	lr
 8006864:	40020010 	.word	0x40020010
 8006868:	40020028 	.word	0x40020028
 800686c:	40020040 	.word	0x40020040
 8006870:	40020058 	.word	0x40020058
 8006874:	40020070 	.word	0x40020070
 8006878:	40020088 	.word	0x40020088
 800687c:	400200a0 	.word	0x400200a0
 8006880:	400200b8 	.word	0x400200b8
 8006884:	40020410 	.word	0x40020410
 8006888:	40020428 	.word	0x40020428
 800688c:	40020440 	.word	0x40020440
 8006890:	40020458 	.word	0x40020458
 8006894:	40020470 	.word	0x40020470
 8006898:	40020488 	.word	0x40020488
 800689c:	400204a0 	.word	0x400204a0
 80068a0:	400204b8 	.word	0x400204b8
 80068a4:	aaaaaaab 	.word	0xaaaaaaab
 80068a8:	0800f008 	.word	0x0800f008
 80068ac:	fffffc00 	.word	0xfffffc00

080068b0 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80068b0:	b480      	push	{r7}
 80068b2:	b085      	sub	sp, #20
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80068b8:	2300      	movs	r3, #0
 80068ba:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	699b      	ldr	r3, [r3, #24]
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d120      	bne.n	8006906 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068c8:	2b03      	cmp	r3, #3
 80068ca:	d858      	bhi.n	800697e <DMA_CheckFifoParam+0xce>
 80068cc:	a201      	add	r2, pc, #4	@ (adr r2, 80068d4 <DMA_CheckFifoParam+0x24>)
 80068ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068d2:	bf00      	nop
 80068d4:	080068e5 	.word	0x080068e5
 80068d8:	080068f7 	.word	0x080068f7
 80068dc:	080068e5 	.word	0x080068e5
 80068e0:	0800697f 	.word	0x0800697f
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068e8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d048      	beq.n	8006982 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 80068f0:	2301      	movs	r3, #1
 80068f2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80068f4:	e045      	b.n	8006982 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068fa:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80068fe:	d142      	bne.n	8006986 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8006900:	2301      	movs	r3, #1
 8006902:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006904:	e03f      	b.n	8006986 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	699b      	ldr	r3, [r3, #24]
 800690a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800690e:	d123      	bne.n	8006958 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006914:	2b03      	cmp	r3, #3
 8006916:	d838      	bhi.n	800698a <DMA_CheckFifoParam+0xda>
 8006918:	a201      	add	r2, pc, #4	@ (adr r2, 8006920 <DMA_CheckFifoParam+0x70>)
 800691a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800691e:	bf00      	nop
 8006920:	08006931 	.word	0x08006931
 8006924:	08006937 	.word	0x08006937
 8006928:	08006931 	.word	0x08006931
 800692c:	08006949 	.word	0x08006949
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8006930:	2301      	movs	r3, #1
 8006932:	73fb      	strb	r3, [r7, #15]
        break;
 8006934:	e030      	b.n	8006998 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800693a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800693e:	2b00      	cmp	r3, #0
 8006940:	d025      	beq.n	800698e <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8006942:	2301      	movs	r3, #1
 8006944:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006946:	e022      	b.n	800698e <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800694c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006950:	d11f      	bne.n	8006992 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8006952:	2301      	movs	r3, #1
 8006954:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006956:	e01c      	b.n	8006992 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800695c:	2b02      	cmp	r3, #2
 800695e:	d902      	bls.n	8006966 <DMA_CheckFifoParam+0xb6>
 8006960:	2b03      	cmp	r3, #3
 8006962:	d003      	beq.n	800696c <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8006964:	e018      	b.n	8006998 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8006966:	2301      	movs	r3, #1
 8006968:	73fb      	strb	r3, [r7, #15]
        break;
 800696a:	e015      	b.n	8006998 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006970:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006974:	2b00      	cmp	r3, #0
 8006976:	d00e      	beq.n	8006996 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8006978:	2301      	movs	r3, #1
 800697a:	73fb      	strb	r3, [r7, #15]
    break;
 800697c:	e00b      	b.n	8006996 <DMA_CheckFifoParam+0xe6>
        break;
 800697e:	bf00      	nop
 8006980:	e00a      	b.n	8006998 <DMA_CheckFifoParam+0xe8>
        break;
 8006982:	bf00      	nop
 8006984:	e008      	b.n	8006998 <DMA_CheckFifoParam+0xe8>
        break;
 8006986:	bf00      	nop
 8006988:	e006      	b.n	8006998 <DMA_CheckFifoParam+0xe8>
        break;
 800698a:	bf00      	nop
 800698c:	e004      	b.n	8006998 <DMA_CheckFifoParam+0xe8>
        break;
 800698e:	bf00      	nop
 8006990:	e002      	b.n	8006998 <DMA_CheckFifoParam+0xe8>
        break;
 8006992:	bf00      	nop
 8006994:	e000      	b.n	8006998 <DMA_CheckFifoParam+0xe8>
    break;
 8006996:	bf00      	nop
    }
  }

  return status;
 8006998:	7bfb      	ldrb	r3, [r7, #15]
}
 800699a:	4618      	mov	r0, r3
 800699c:	3714      	adds	r7, #20
 800699e:	46bd      	mov	sp, r7
 80069a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a4:	4770      	bx	lr
 80069a6:	bf00      	nop

080069a8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80069a8:	b480      	push	{r7}
 80069aa:	b085      	sub	sp, #20
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	4a38      	ldr	r2, [pc, #224]	@ (8006a9c <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80069bc:	4293      	cmp	r3, r2
 80069be:	d022      	beq.n	8006a06 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	4a36      	ldr	r2, [pc, #216]	@ (8006aa0 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 80069c6:	4293      	cmp	r3, r2
 80069c8:	d01d      	beq.n	8006a06 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	4a35      	ldr	r2, [pc, #212]	@ (8006aa4 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80069d0:	4293      	cmp	r3, r2
 80069d2:	d018      	beq.n	8006a06 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	4a33      	ldr	r2, [pc, #204]	@ (8006aa8 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 80069da:	4293      	cmp	r3, r2
 80069dc:	d013      	beq.n	8006a06 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	4a32      	ldr	r2, [pc, #200]	@ (8006aac <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 80069e4:	4293      	cmp	r3, r2
 80069e6:	d00e      	beq.n	8006a06 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	4a30      	ldr	r2, [pc, #192]	@ (8006ab0 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 80069ee:	4293      	cmp	r3, r2
 80069f0:	d009      	beq.n	8006a06 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	4a2f      	ldr	r2, [pc, #188]	@ (8006ab4 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 80069f8:	4293      	cmp	r3, r2
 80069fa:	d004      	beq.n	8006a06 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	4a2d      	ldr	r2, [pc, #180]	@ (8006ab8 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8006a02:	4293      	cmp	r3, r2
 8006a04:	d101      	bne.n	8006a0a <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8006a06:	2301      	movs	r3, #1
 8006a08:	e000      	b.n	8006a0c <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8006a0a:	2300      	movs	r3, #0
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d01a      	beq.n	8006a46 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	b2db      	uxtb	r3, r3
 8006a16:	3b08      	subs	r3, #8
 8006a18:	4a28      	ldr	r2, [pc, #160]	@ (8006abc <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8006a1a:	fba2 2303 	umull	r2, r3, r2, r3
 8006a1e:	091b      	lsrs	r3, r3, #4
 8006a20:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8006a22:	68fa      	ldr	r2, [r7, #12]
 8006a24:	4b26      	ldr	r3, [pc, #152]	@ (8006ac0 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8006a26:	4413      	add	r3, r2
 8006a28:	009b      	lsls	r3, r3, #2
 8006a2a:	461a      	mov	r2, r3
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	4a24      	ldr	r2, [pc, #144]	@ (8006ac4 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8006a34:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	f003 031f 	and.w	r3, r3, #31
 8006a3c:	2201      	movs	r2, #1
 8006a3e:	409a      	lsls	r2, r3
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8006a44:	e024      	b.n	8006a90 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	b2db      	uxtb	r3, r3
 8006a4c:	3b10      	subs	r3, #16
 8006a4e:	4a1e      	ldr	r2, [pc, #120]	@ (8006ac8 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8006a50:	fba2 2303 	umull	r2, r3, r2, r3
 8006a54:	091b      	lsrs	r3, r3, #4
 8006a56:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8006a58:	68bb      	ldr	r3, [r7, #8]
 8006a5a:	4a1c      	ldr	r2, [pc, #112]	@ (8006acc <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8006a5c:	4293      	cmp	r3, r2
 8006a5e:	d806      	bhi.n	8006a6e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8006a60:	68bb      	ldr	r3, [r7, #8]
 8006a62:	4a1b      	ldr	r2, [pc, #108]	@ (8006ad0 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8006a64:	4293      	cmp	r3, r2
 8006a66:	d902      	bls.n	8006a6e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	3308      	adds	r3, #8
 8006a6c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8006a6e:	68fa      	ldr	r2, [r7, #12]
 8006a70:	4b18      	ldr	r3, [pc, #96]	@ (8006ad4 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8006a72:	4413      	add	r3, r2
 8006a74:	009b      	lsls	r3, r3, #2
 8006a76:	461a      	mov	r2, r3
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	4a16      	ldr	r2, [pc, #88]	@ (8006ad8 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8006a80:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	f003 031f 	and.w	r3, r3, #31
 8006a88:	2201      	movs	r2, #1
 8006a8a:	409a      	lsls	r2, r3
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006a90:	bf00      	nop
 8006a92:	3714      	adds	r7, #20
 8006a94:	46bd      	mov	sp, r7
 8006a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9a:	4770      	bx	lr
 8006a9c:	58025408 	.word	0x58025408
 8006aa0:	5802541c 	.word	0x5802541c
 8006aa4:	58025430 	.word	0x58025430
 8006aa8:	58025444 	.word	0x58025444
 8006aac:	58025458 	.word	0x58025458
 8006ab0:	5802546c 	.word	0x5802546c
 8006ab4:	58025480 	.word	0x58025480
 8006ab8:	58025494 	.word	0x58025494
 8006abc:	cccccccd 	.word	0xcccccccd
 8006ac0:	16009600 	.word	0x16009600
 8006ac4:	58025880 	.word	0x58025880
 8006ac8:	aaaaaaab 	.word	0xaaaaaaab
 8006acc:	400204b8 	.word	0x400204b8
 8006ad0:	4002040f 	.word	0x4002040f
 8006ad4:	10008200 	.word	0x10008200
 8006ad8:	40020880 	.word	0x40020880

08006adc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006adc:	b480      	push	{r7}
 8006ade:	b085      	sub	sp, #20
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	685b      	ldr	r3, [r3, #4]
 8006ae8:	b2db      	uxtb	r3, r3
 8006aea:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d04a      	beq.n	8006b88 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	2b08      	cmp	r3, #8
 8006af6:	d847      	bhi.n	8006b88 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	4a25      	ldr	r2, [pc, #148]	@ (8006b94 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8006afe:	4293      	cmp	r3, r2
 8006b00:	d022      	beq.n	8006b48 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	4a24      	ldr	r2, [pc, #144]	@ (8006b98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8006b08:	4293      	cmp	r3, r2
 8006b0a:	d01d      	beq.n	8006b48 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	4a22      	ldr	r2, [pc, #136]	@ (8006b9c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8006b12:	4293      	cmp	r3, r2
 8006b14:	d018      	beq.n	8006b48 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	4a21      	ldr	r2, [pc, #132]	@ (8006ba0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8006b1c:	4293      	cmp	r3, r2
 8006b1e:	d013      	beq.n	8006b48 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	4a1f      	ldr	r2, [pc, #124]	@ (8006ba4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8006b26:	4293      	cmp	r3, r2
 8006b28:	d00e      	beq.n	8006b48 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	4a1e      	ldr	r2, [pc, #120]	@ (8006ba8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8006b30:	4293      	cmp	r3, r2
 8006b32:	d009      	beq.n	8006b48 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	4a1c      	ldr	r2, [pc, #112]	@ (8006bac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8006b3a:	4293      	cmp	r3, r2
 8006b3c:	d004      	beq.n	8006b48 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	4a1b      	ldr	r2, [pc, #108]	@ (8006bb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8006b44:	4293      	cmp	r3, r2
 8006b46:	d101      	bne.n	8006b4c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8006b48:	2301      	movs	r3, #1
 8006b4a:	e000      	b.n	8006b4e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8006b4c:	2300      	movs	r3, #0
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d00a      	beq.n	8006b68 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8006b52:	68fa      	ldr	r2, [r7, #12]
 8006b54:	4b17      	ldr	r3, [pc, #92]	@ (8006bb4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8006b56:	4413      	add	r3, r2
 8006b58:	009b      	lsls	r3, r3, #2
 8006b5a:	461a      	mov	r2, r3
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	4a15      	ldr	r2, [pc, #84]	@ (8006bb8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8006b64:	671a      	str	r2, [r3, #112]	@ 0x70
 8006b66:	e009      	b.n	8006b7c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006b68:	68fa      	ldr	r2, [r7, #12]
 8006b6a:	4b14      	ldr	r3, [pc, #80]	@ (8006bbc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8006b6c:	4413      	add	r3, r2
 8006b6e:	009b      	lsls	r3, r3, #2
 8006b70:	461a      	mov	r2, r3
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	4a11      	ldr	r2, [pc, #68]	@ (8006bc0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8006b7a:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	3b01      	subs	r3, #1
 8006b80:	2201      	movs	r2, #1
 8006b82:	409a      	lsls	r2, r3
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8006b88:	bf00      	nop
 8006b8a:	3714      	adds	r7, #20
 8006b8c:	46bd      	mov	sp, r7
 8006b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b92:	4770      	bx	lr
 8006b94:	58025408 	.word	0x58025408
 8006b98:	5802541c 	.word	0x5802541c
 8006b9c:	58025430 	.word	0x58025430
 8006ba0:	58025444 	.word	0x58025444
 8006ba4:	58025458 	.word	0x58025458
 8006ba8:	5802546c 	.word	0x5802546c
 8006bac:	58025480 	.word	0x58025480
 8006bb0:	58025494 	.word	0x58025494
 8006bb4:	1600963f 	.word	0x1600963f
 8006bb8:	58025940 	.word	0x58025940
 8006bbc:	1000823f 	.word	0x1000823f
 8006bc0:	40020940 	.word	0x40020940

08006bc4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006bc4:	b480      	push	{r7}
 8006bc6:	b089      	sub	sp, #36	@ 0x24
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	6078      	str	r0, [r7, #4]
 8006bcc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8006bce:	2300      	movs	r3, #0
 8006bd0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8006bd2:	4b86      	ldr	r3, [pc, #536]	@ (8006dec <HAL_GPIO_Init+0x228>)
 8006bd4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006bd6:	e18c      	b.n	8006ef2 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	681a      	ldr	r2, [r3, #0]
 8006bdc:	2101      	movs	r1, #1
 8006bde:	69fb      	ldr	r3, [r7, #28]
 8006be0:	fa01 f303 	lsl.w	r3, r1, r3
 8006be4:	4013      	ands	r3, r2
 8006be6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8006be8:	693b      	ldr	r3, [r7, #16]
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	f000 817e 	beq.w	8006eec <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006bf0:	683b      	ldr	r3, [r7, #0]
 8006bf2:	685b      	ldr	r3, [r3, #4]
 8006bf4:	f003 0303 	and.w	r3, r3, #3
 8006bf8:	2b01      	cmp	r3, #1
 8006bfa:	d005      	beq.n	8006c08 <HAL_GPIO_Init+0x44>
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	685b      	ldr	r3, [r3, #4]
 8006c00:	f003 0303 	and.w	r3, r3, #3
 8006c04:	2b02      	cmp	r3, #2
 8006c06:	d130      	bne.n	8006c6a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	689b      	ldr	r3, [r3, #8]
 8006c0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006c0e:	69fb      	ldr	r3, [r7, #28]
 8006c10:	005b      	lsls	r3, r3, #1
 8006c12:	2203      	movs	r2, #3
 8006c14:	fa02 f303 	lsl.w	r3, r2, r3
 8006c18:	43db      	mvns	r3, r3
 8006c1a:	69ba      	ldr	r2, [r7, #24]
 8006c1c:	4013      	ands	r3, r2
 8006c1e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006c20:	683b      	ldr	r3, [r7, #0]
 8006c22:	68da      	ldr	r2, [r3, #12]
 8006c24:	69fb      	ldr	r3, [r7, #28]
 8006c26:	005b      	lsls	r3, r3, #1
 8006c28:	fa02 f303 	lsl.w	r3, r2, r3
 8006c2c:	69ba      	ldr	r2, [r7, #24]
 8006c2e:	4313      	orrs	r3, r2
 8006c30:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	69ba      	ldr	r2, [r7, #24]
 8006c36:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	685b      	ldr	r3, [r3, #4]
 8006c3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006c3e:	2201      	movs	r2, #1
 8006c40:	69fb      	ldr	r3, [r7, #28]
 8006c42:	fa02 f303 	lsl.w	r3, r2, r3
 8006c46:	43db      	mvns	r3, r3
 8006c48:	69ba      	ldr	r2, [r7, #24]
 8006c4a:	4013      	ands	r3, r2
 8006c4c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006c4e:	683b      	ldr	r3, [r7, #0]
 8006c50:	685b      	ldr	r3, [r3, #4]
 8006c52:	091b      	lsrs	r3, r3, #4
 8006c54:	f003 0201 	and.w	r2, r3, #1
 8006c58:	69fb      	ldr	r3, [r7, #28]
 8006c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8006c5e:	69ba      	ldr	r2, [r7, #24]
 8006c60:	4313      	orrs	r3, r2
 8006c62:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	69ba      	ldr	r2, [r7, #24]
 8006c68:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006c6a:	683b      	ldr	r3, [r7, #0]
 8006c6c:	685b      	ldr	r3, [r3, #4]
 8006c6e:	f003 0303 	and.w	r3, r3, #3
 8006c72:	2b03      	cmp	r3, #3
 8006c74:	d017      	beq.n	8006ca6 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	68db      	ldr	r3, [r3, #12]
 8006c7a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006c7c:	69fb      	ldr	r3, [r7, #28]
 8006c7e:	005b      	lsls	r3, r3, #1
 8006c80:	2203      	movs	r2, #3
 8006c82:	fa02 f303 	lsl.w	r3, r2, r3
 8006c86:	43db      	mvns	r3, r3
 8006c88:	69ba      	ldr	r2, [r7, #24]
 8006c8a:	4013      	ands	r3, r2
 8006c8c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006c8e:	683b      	ldr	r3, [r7, #0]
 8006c90:	689a      	ldr	r2, [r3, #8]
 8006c92:	69fb      	ldr	r3, [r7, #28]
 8006c94:	005b      	lsls	r3, r3, #1
 8006c96:	fa02 f303 	lsl.w	r3, r2, r3
 8006c9a:	69ba      	ldr	r2, [r7, #24]
 8006c9c:	4313      	orrs	r3, r2
 8006c9e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	69ba      	ldr	r2, [r7, #24]
 8006ca4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006ca6:	683b      	ldr	r3, [r7, #0]
 8006ca8:	685b      	ldr	r3, [r3, #4]
 8006caa:	f003 0303 	and.w	r3, r3, #3
 8006cae:	2b02      	cmp	r3, #2
 8006cb0:	d123      	bne.n	8006cfa <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006cb2:	69fb      	ldr	r3, [r7, #28]
 8006cb4:	08da      	lsrs	r2, r3, #3
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	3208      	adds	r2, #8
 8006cba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006cbe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006cc0:	69fb      	ldr	r3, [r7, #28]
 8006cc2:	f003 0307 	and.w	r3, r3, #7
 8006cc6:	009b      	lsls	r3, r3, #2
 8006cc8:	220f      	movs	r2, #15
 8006cca:	fa02 f303 	lsl.w	r3, r2, r3
 8006cce:	43db      	mvns	r3, r3
 8006cd0:	69ba      	ldr	r2, [r7, #24]
 8006cd2:	4013      	ands	r3, r2
 8006cd4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006cd6:	683b      	ldr	r3, [r7, #0]
 8006cd8:	691a      	ldr	r2, [r3, #16]
 8006cda:	69fb      	ldr	r3, [r7, #28]
 8006cdc:	f003 0307 	and.w	r3, r3, #7
 8006ce0:	009b      	lsls	r3, r3, #2
 8006ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8006ce6:	69ba      	ldr	r2, [r7, #24]
 8006ce8:	4313      	orrs	r3, r2
 8006cea:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006cec:	69fb      	ldr	r3, [r7, #28]
 8006cee:	08da      	lsrs	r2, r3, #3
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	3208      	adds	r2, #8
 8006cf4:	69b9      	ldr	r1, [r7, #24]
 8006cf6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006d00:	69fb      	ldr	r3, [r7, #28]
 8006d02:	005b      	lsls	r3, r3, #1
 8006d04:	2203      	movs	r2, #3
 8006d06:	fa02 f303 	lsl.w	r3, r2, r3
 8006d0a:	43db      	mvns	r3, r3
 8006d0c:	69ba      	ldr	r2, [r7, #24]
 8006d0e:	4013      	ands	r3, r2
 8006d10:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006d12:	683b      	ldr	r3, [r7, #0]
 8006d14:	685b      	ldr	r3, [r3, #4]
 8006d16:	f003 0203 	and.w	r2, r3, #3
 8006d1a:	69fb      	ldr	r3, [r7, #28]
 8006d1c:	005b      	lsls	r3, r3, #1
 8006d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8006d22:	69ba      	ldr	r2, [r7, #24]
 8006d24:	4313      	orrs	r3, r2
 8006d26:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	69ba      	ldr	r2, [r7, #24]
 8006d2c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006d2e:	683b      	ldr	r3, [r7, #0]
 8006d30:	685b      	ldr	r3, [r3, #4]
 8006d32:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	f000 80d8 	beq.w	8006eec <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006d3c:	4b2c      	ldr	r3, [pc, #176]	@ (8006df0 <HAL_GPIO_Init+0x22c>)
 8006d3e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006d42:	4a2b      	ldr	r2, [pc, #172]	@ (8006df0 <HAL_GPIO_Init+0x22c>)
 8006d44:	f043 0302 	orr.w	r3, r3, #2
 8006d48:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8006d4c:	4b28      	ldr	r3, [pc, #160]	@ (8006df0 <HAL_GPIO_Init+0x22c>)
 8006d4e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006d52:	f003 0302 	and.w	r3, r3, #2
 8006d56:	60fb      	str	r3, [r7, #12]
 8006d58:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006d5a:	4a26      	ldr	r2, [pc, #152]	@ (8006df4 <HAL_GPIO_Init+0x230>)
 8006d5c:	69fb      	ldr	r3, [r7, #28]
 8006d5e:	089b      	lsrs	r3, r3, #2
 8006d60:	3302      	adds	r3, #2
 8006d62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d66:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006d68:	69fb      	ldr	r3, [r7, #28]
 8006d6a:	f003 0303 	and.w	r3, r3, #3
 8006d6e:	009b      	lsls	r3, r3, #2
 8006d70:	220f      	movs	r2, #15
 8006d72:	fa02 f303 	lsl.w	r3, r2, r3
 8006d76:	43db      	mvns	r3, r3
 8006d78:	69ba      	ldr	r2, [r7, #24]
 8006d7a:	4013      	ands	r3, r2
 8006d7c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	4a1d      	ldr	r2, [pc, #116]	@ (8006df8 <HAL_GPIO_Init+0x234>)
 8006d82:	4293      	cmp	r3, r2
 8006d84:	d04a      	beq.n	8006e1c <HAL_GPIO_Init+0x258>
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	4a1c      	ldr	r2, [pc, #112]	@ (8006dfc <HAL_GPIO_Init+0x238>)
 8006d8a:	4293      	cmp	r3, r2
 8006d8c:	d02b      	beq.n	8006de6 <HAL_GPIO_Init+0x222>
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	4a1b      	ldr	r2, [pc, #108]	@ (8006e00 <HAL_GPIO_Init+0x23c>)
 8006d92:	4293      	cmp	r3, r2
 8006d94:	d025      	beq.n	8006de2 <HAL_GPIO_Init+0x21e>
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	4a1a      	ldr	r2, [pc, #104]	@ (8006e04 <HAL_GPIO_Init+0x240>)
 8006d9a:	4293      	cmp	r3, r2
 8006d9c:	d01f      	beq.n	8006dde <HAL_GPIO_Init+0x21a>
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	4a19      	ldr	r2, [pc, #100]	@ (8006e08 <HAL_GPIO_Init+0x244>)
 8006da2:	4293      	cmp	r3, r2
 8006da4:	d019      	beq.n	8006dda <HAL_GPIO_Init+0x216>
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	4a18      	ldr	r2, [pc, #96]	@ (8006e0c <HAL_GPIO_Init+0x248>)
 8006daa:	4293      	cmp	r3, r2
 8006dac:	d013      	beq.n	8006dd6 <HAL_GPIO_Init+0x212>
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	4a17      	ldr	r2, [pc, #92]	@ (8006e10 <HAL_GPIO_Init+0x24c>)
 8006db2:	4293      	cmp	r3, r2
 8006db4:	d00d      	beq.n	8006dd2 <HAL_GPIO_Init+0x20e>
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	4a16      	ldr	r2, [pc, #88]	@ (8006e14 <HAL_GPIO_Init+0x250>)
 8006dba:	4293      	cmp	r3, r2
 8006dbc:	d007      	beq.n	8006dce <HAL_GPIO_Init+0x20a>
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	4a15      	ldr	r2, [pc, #84]	@ (8006e18 <HAL_GPIO_Init+0x254>)
 8006dc2:	4293      	cmp	r3, r2
 8006dc4:	d101      	bne.n	8006dca <HAL_GPIO_Init+0x206>
 8006dc6:	2309      	movs	r3, #9
 8006dc8:	e029      	b.n	8006e1e <HAL_GPIO_Init+0x25a>
 8006dca:	230a      	movs	r3, #10
 8006dcc:	e027      	b.n	8006e1e <HAL_GPIO_Init+0x25a>
 8006dce:	2307      	movs	r3, #7
 8006dd0:	e025      	b.n	8006e1e <HAL_GPIO_Init+0x25a>
 8006dd2:	2306      	movs	r3, #6
 8006dd4:	e023      	b.n	8006e1e <HAL_GPIO_Init+0x25a>
 8006dd6:	2305      	movs	r3, #5
 8006dd8:	e021      	b.n	8006e1e <HAL_GPIO_Init+0x25a>
 8006dda:	2304      	movs	r3, #4
 8006ddc:	e01f      	b.n	8006e1e <HAL_GPIO_Init+0x25a>
 8006dde:	2303      	movs	r3, #3
 8006de0:	e01d      	b.n	8006e1e <HAL_GPIO_Init+0x25a>
 8006de2:	2302      	movs	r3, #2
 8006de4:	e01b      	b.n	8006e1e <HAL_GPIO_Init+0x25a>
 8006de6:	2301      	movs	r3, #1
 8006de8:	e019      	b.n	8006e1e <HAL_GPIO_Init+0x25a>
 8006dea:	bf00      	nop
 8006dec:	58000080 	.word	0x58000080
 8006df0:	58024400 	.word	0x58024400
 8006df4:	58000400 	.word	0x58000400
 8006df8:	58020000 	.word	0x58020000
 8006dfc:	58020400 	.word	0x58020400
 8006e00:	58020800 	.word	0x58020800
 8006e04:	58020c00 	.word	0x58020c00
 8006e08:	58021000 	.word	0x58021000
 8006e0c:	58021400 	.word	0x58021400
 8006e10:	58021800 	.word	0x58021800
 8006e14:	58021c00 	.word	0x58021c00
 8006e18:	58022400 	.word	0x58022400
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	69fa      	ldr	r2, [r7, #28]
 8006e20:	f002 0203 	and.w	r2, r2, #3
 8006e24:	0092      	lsls	r2, r2, #2
 8006e26:	4093      	lsls	r3, r2
 8006e28:	69ba      	ldr	r2, [r7, #24]
 8006e2a:	4313      	orrs	r3, r2
 8006e2c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006e2e:	4938      	ldr	r1, [pc, #224]	@ (8006f10 <HAL_GPIO_Init+0x34c>)
 8006e30:	69fb      	ldr	r3, [r7, #28]
 8006e32:	089b      	lsrs	r3, r3, #2
 8006e34:	3302      	adds	r3, #2
 8006e36:	69ba      	ldr	r2, [r7, #24]
 8006e38:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006e3c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006e44:	693b      	ldr	r3, [r7, #16]
 8006e46:	43db      	mvns	r3, r3
 8006e48:	69ba      	ldr	r2, [r7, #24]
 8006e4a:	4013      	ands	r3, r2
 8006e4c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006e4e:	683b      	ldr	r3, [r7, #0]
 8006e50:	685b      	ldr	r3, [r3, #4]
 8006e52:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d003      	beq.n	8006e62 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8006e5a:	69ba      	ldr	r2, [r7, #24]
 8006e5c:	693b      	ldr	r3, [r7, #16]
 8006e5e:	4313      	orrs	r3, r2
 8006e60:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8006e62:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006e66:	69bb      	ldr	r3, [r7, #24]
 8006e68:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8006e6a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006e6e:	685b      	ldr	r3, [r3, #4]
 8006e70:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006e72:	693b      	ldr	r3, [r7, #16]
 8006e74:	43db      	mvns	r3, r3
 8006e76:	69ba      	ldr	r2, [r7, #24]
 8006e78:	4013      	ands	r3, r2
 8006e7a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006e7c:	683b      	ldr	r3, [r7, #0]
 8006e7e:	685b      	ldr	r3, [r3, #4]
 8006e80:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d003      	beq.n	8006e90 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8006e88:	69ba      	ldr	r2, [r7, #24]
 8006e8a:	693b      	ldr	r3, [r7, #16]
 8006e8c:	4313      	orrs	r3, r2
 8006e8e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8006e90:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006e94:	69bb      	ldr	r3, [r7, #24]
 8006e96:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8006e98:	697b      	ldr	r3, [r7, #20]
 8006e9a:	685b      	ldr	r3, [r3, #4]
 8006e9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006e9e:	693b      	ldr	r3, [r7, #16]
 8006ea0:	43db      	mvns	r3, r3
 8006ea2:	69ba      	ldr	r2, [r7, #24]
 8006ea4:	4013      	ands	r3, r2
 8006ea6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006ea8:	683b      	ldr	r3, [r7, #0]
 8006eaa:	685b      	ldr	r3, [r3, #4]
 8006eac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d003      	beq.n	8006ebc <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8006eb4:	69ba      	ldr	r2, [r7, #24]
 8006eb6:	693b      	ldr	r3, [r7, #16]
 8006eb8:	4313      	orrs	r3, r2
 8006eba:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8006ebc:	697b      	ldr	r3, [r7, #20]
 8006ebe:	69ba      	ldr	r2, [r7, #24]
 8006ec0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8006ec2:	697b      	ldr	r3, [r7, #20]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006ec8:	693b      	ldr	r3, [r7, #16]
 8006eca:	43db      	mvns	r3, r3
 8006ecc:	69ba      	ldr	r2, [r7, #24]
 8006ece:	4013      	ands	r3, r2
 8006ed0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006ed2:	683b      	ldr	r3, [r7, #0]
 8006ed4:	685b      	ldr	r3, [r3, #4]
 8006ed6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d003      	beq.n	8006ee6 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8006ede:	69ba      	ldr	r2, [r7, #24]
 8006ee0:	693b      	ldr	r3, [r7, #16]
 8006ee2:	4313      	orrs	r3, r2
 8006ee4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8006ee6:	697b      	ldr	r3, [r7, #20]
 8006ee8:	69ba      	ldr	r2, [r7, #24]
 8006eea:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8006eec:	69fb      	ldr	r3, [r7, #28]
 8006eee:	3301      	adds	r3, #1
 8006ef0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006ef2:	683b      	ldr	r3, [r7, #0]
 8006ef4:	681a      	ldr	r2, [r3, #0]
 8006ef6:	69fb      	ldr	r3, [r7, #28]
 8006ef8:	fa22 f303 	lsr.w	r3, r2, r3
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	f47f ae6b 	bne.w	8006bd8 <HAL_GPIO_Init+0x14>
  }
}
 8006f02:	bf00      	nop
 8006f04:	bf00      	nop
 8006f06:	3724      	adds	r7, #36	@ 0x24
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0e:	4770      	bx	lr
 8006f10:	58000400 	.word	0x58000400

08006f14 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006f14:	b480      	push	{r7}
 8006f16:	b083      	sub	sp, #12
 8006f18:	af00      	add	r7, sp, #0
 8006f1a:	6078      	str	r0, [r7, #4]
 8006f1c:	460b      	mov	r3, r1
 8006f1e:	807b      	strh	r3, [r7, #2]
 8006f20:	4613      	mov	r3, r2
 8006f22:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006f24:	787b      	ldrb	r3, [r7, #1]
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d003      	beq.n	8006f32 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006f2a:	887a      	ldrh	r2, [r7, #2]
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8006f30:	e003      	b.n	8006f3a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8006f32:	887b      	ldrh	r3, [r7, #2]
 8006f34:	041a      	lsls	r2, r3, #16
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	619a      	str	r2, [r3, #24]
}
 8006f3a:	bf00      	nop
 8006f3c:	370c      	adds	r7, #12
 8006f3e:	46bd      	mov	sp, r7
 8006f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f44:	4770      	bx	lr

08006f46 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006f46:	b580      	push	{r7, lr}
 8006f48:	b082      	sub	sp, #8
 8006f4a:	af00      	add	r7, sp, #0
 8006f4c:	4603      	mov	r3, r0
 8006f4e:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 8006f50:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006f54:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8006f58:	88fb      	ldrh	r3, [r7, #6]
 8006f5a:	4013      	ands	r3, r2
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d008      	beq.n	8006f72 <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006f60:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006f64:	88fb      	ldrh	r3, [r7, #6]
 8006f66:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006f6a:	88fb      	ldrh	r3, [r7, #6]
 8006f6c:	4618      	mov	r0, r3
 8006f6e:	f000 f804 	bl	8006f7a <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 8006f72:	bf00      	nop
 8006f74:	3708      	adds	r7, #8
 8006f76:	46bd      	mov	sp, r7
 8006f78:	bd80      	pop	{r7, pc}

08006f7a <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8006f7a:	b480      	push	{r7}
 8006f7c:	b083      	sub	sp, #12
 8006f7e:	af00      	add	r7, sp, #0
 8006f80:	4603      	mov	r3, r0
 8006f82:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8006f84:	bf00      	nop
 8006f86:	370c      	adds	r7, #12
 8006f88:	46bd      	mov	sp, r7
 8006f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f8e:	4770      	bx	lr

08006f90 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8006f90:	b580      	push	{r7, lr}
 8006f92:	b084      	sub	sp, #16
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8006f98:	4b19      	ldr	r3, [pc, #100]	@ (8007000 <HAL_PWREx_ConfigSupply+0x70>)
 8006f9a:	68db      	ldr	r3, [r3, #12]
 8006f9c:	f003 0304 	and.w	r3, r3, #4
 8006fa0:	2b04      	cmp	r3, #4
 8006fa2:	d00a      	beq.n	8006fba <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8006fa4:	4b16      	ldr	r3, [pc, #88]	@ (8007000 <HAL_PWREx_ConfigSupply+0x70>)
 8006fa6:	68db      	ldr	r3, [r3, #12]
 8006fa8:	f003 0307 	and.w	r3, r3, #7
 8006fac:	687a      	ldr	r2, [r7, #4]
 8006fae:	429a      	cmp	r2, r3
 8006fb0:	d001      	beq.n	8006fb6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8006fb2:	2301      	movs	r3, #1
 8006fb4:	e01f      	b.n	8006ff6 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8006fb6:	2300      	movs	r3, #0
 8006fb8:	e01d      	b.n	8006ff6 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8006fba:	4b11      	ldr	r3, [pc, #68]	@ (8007000 <HAL_PWREx_ConfigSupply+0x70>)
 8006fbc:	68db      	ldr	r3, [r3, #12]
 8006fbe:	f023 0207 	bic.w	r2, r3, #7
 8006fc2:	490f      	ldr	r1, [pc, #60]	@ (8007000 <HAL_PWREx_ConfigSupply+0x70>)
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	4313      	orrs	r3, r2
 8006fc8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8006fca:	f7fc fe77 	bl	8003cbc <HAL_GetTick>
 8006fce:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006fd0:	e009      	b.n	8006fe6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8006fd2:	f7fc fe73 	bl	8003cbc <HAL_GetTick>
 8006fd6:	4602      	mov	r2, r0
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	1ad3      	subs	r3, r2, r3
 8006fdc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006fe0:	d901      	bls.n	8006fe6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8006fe2:	2301      	movs	r3, #1
 8006fe4:	e007      	b.n	8006ff6 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006fe6:	4b06      	ldr	r3, [pc, #24]	@ (8007000 <HAL_PWREx_ConfigSupply+0x70>)
 8006fe8:	685b      	ldr	r3, [r3, #4]
 8006fea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006fee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006ff2:	d1ee      	bne.n	8006fd2 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8006ff4:	2300      	movs	r3, #0
}
 8006ff6:	4618      	mov	r0, r3
 8006ff8:	3710      	adds	r7, #16
 8006ffa:	46bd      	mov	sp, r7
 8006ffc:	bd80      	pop	{r7, pc}
 8006ffe:	bf00      	nop
 8007000:	58024800 	.word	0x58024800

08007004 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007004:	b580      	push	{r7, lr}
 8007006:	b08c      	sub	sp, #48	@ 0x30
 8007008:	af00      	add	r7, sp, #0
 800700a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	2b00      	cmp	r3, #0
 8007010:	d101      	bne.n	8007016 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007012:	2301      	movs	r3, #1
 8007014:	e3c8      	b.n	80077a8 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	f003 0301 	and.w	r3, r3, #1
 800701e:	2b00      	cmp	r3, #0
 8007020:	f000 8087 	beq.w	8007132 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007024:	4b88      	ldr	r3, [pc, #544]	@ (8007248 <HAL_RCC_OscConfig+0x244>)
 8007026:	691b      	ldr	r3, [r3, #16]
 8007028:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800702c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800702e:	4b86      	ldr	r3, [pc, #536]	@ (8007248 <HAL_RCC_OscConfig+0x244>)
 8007030:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007032:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8007034:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007036:	2b10      	cmp	r3, #16
 8007038:	d007      	beq.n	800704a <HAL_RCC_OscConfig+0x46>
 800703a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800703c:	2b18      	cmp	r3, #24
 800703e:	d110      	bne.n	8007062 <HAL_RCC_OscConfig+0x5e>
 8007040:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007042:	f003 0303 	and.w	r3, r3, #3
 8007046:	2b02      	cmp	r3, #2
 8007048:	d10b      	bne.n	8007062 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800704a:	4b7f      	ldr	r3, [pc, #508]	@ (8007248 <HAL_RCC_OscConfig+0x244>)
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007052:	2b00      	cmp	r3, #0
 8007054:	d06c      	beq.n	8007130 <HAL_RCC_OscConfig+0x12c>
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	685b      	ldr	r3, [r3, #4]
 800705a:	2b00      	cmp	r3, #0
 800705c:	d168      	bne.n	8007130 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800705e:	2301      	movs	r3, #1
 8007060:	e3a2      	b.n	80077a8 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	685b      	ldr	r3, [r3, #4]
 8007066:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800706a:	d106      	bne.n	800707a <HAL_RCC_OscConfig+0x76>
 800706c:	4b76      	ldr	r3, [pc, #472]	@ (8007248 <HAL_RCC_OscConfig+0x244>)
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	4a75      	ldr	r2, [pc, #468]	@ (8007248 <HAL_RCC_OscConfig+0x244>)
 8007072:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007076:	6013      	str	r3, [r2, #0]
 8007078:	e02e      	b.n	80070d8 <HAL_RCC_OscConfig+0xd4>
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	685b      	ldr	r3, [r3, #4]
 800707e:	2b00      	cmp	r3, #0
 8007080:	d10c      	bne.n	800709c <HAL_RCC_OscConfig+0x98>
 8007082:	4b71      	ldr	r3, [pc, #452]	@ (8007248 <HAL_RCC_OscConfig+0x244>)
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	4a70      	ldr	r2, [pc, #448]	@ (8007248 <HAL_RCC_OscConfig+0x244>)
 8007088:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800708c:	6013      	str	r3, [r2, #0]
 800708e:	4b6e      	ldr	r3, [pc, #440]	@ (8007248 <HAL_RCC_OscConfig+0x244>)
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	4a6d      	ldr	r2, [pc, #436]	@ (8007248 <HAL_RCC_OscConfig+0x244>)
 8007094:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007098:	6013      	str	r3, [r2, #0]
 800709a:	e01d      	b.n	80070d8 <HAL_RCC_OscConfig+0xd4>
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	685b      	ldr	r3, [r3, #4]
 80070a0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80070a4:	d10c      	bne.n	80070c0 <HAL_RCC_OscConfig+0xbc>
 80070a6:	4b68      	ldr	r3, [pc, #416]	@ (8007248 <HAL_RCC_OscConfig+0x244>)
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	4a67      	ldr	r2, [pc, #412]	@ (8007248 <HAL_RCC_OscConfig+0x244>)
 80070ac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80070b0:	6013      	str	r3, [r2, #0]
 80070b2:	4b65      	ldr	r3, [pc, #404]	@ (8007248 <HAL_RCC_OscConfig+0x244>)
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	4a64      	ldr	r2, [pc, #400]	@ (8007248 <HAL_RCC_OscConfig+0x244>)
 80070b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80070bc:	6013      	str	r3, [r2, #0]
 80070be:	e00b      	b.n	80070d8 <HAL_RCC_OscConfig+0xd4>
 80070c0:	4b61      	ldr	r3, [pc, #388]	@ (8007248 <HAL_RCC_OscConfig+0x244>)
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	4a60      	ldr	r2, [pc, #384]	@ (8007248 <HAL_RCC_OscConfig+0x244>)
 80070c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80070ca:	6013      	str	r3, [r2, #0]
 80070cc:	4b5e      	ldr	r3, [pc, #376]	@ (8007248 <HAL_RCC_OscConfig+0x244>)
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	4a5d      	ldr	r2, [pc, #372]	@ (8007248 <HAL_RCC_OscConfig+0x244>)
 80070d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80070d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	685b      	ldr	r3, [r3, #4]
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d013      	beq.n	8007108 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80070e0:	f7fc fdec 	bl	8003cbc <HAL_GetTick>
 80070e4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80070e6:	e008      	b.n	80070fa <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80070e8:	f7fc fde8 	bl	8003cbc <HAL_GetTick>
 80070ec:	4602      	mov	r2, r0
 80070ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070f0:	1ad3      	subs	r3, r2, r3
 80070f2:	2b64      	cmp	r3, #100	@ 0x64
 80070f4:	d901      	bls.n	80070fa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80070f6:	2303      	movs	r3, #3
 80070f8:	e356      	b.n	80077a8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80070fa:	4b53      	ldr	r3, [pc, #332]	@ (8007248 <HAL_RCC_OscConfig+0x244>)
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007102:	2b00      	cmp	r3, #0
 8007104:	d0f0      	beq.n	80070e8 <HAL_RCC_OscConfig+0xe4>
 8007106:	e014      	b.n	8007132 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007108:	f7fc fdd8 	bl	8003cbc <HAL_GetTick>
 800710c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800710e:	e008      	b.n	8007122 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007110:	f7fc fdd4 	bl	8003cbc <HAL_GetTick>
 8007114:	4602      	mov	r2, r0
 8007116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007118:	1ad3      	subs	r3, r2, r3
 800711a:	2b64      	cmp	r3, #100	@ 0x64
 800711c:	d901      	bls.n	8007122 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800711e:	2303      	movs	r3, #3
 8007120:	e342      	b.n	80077a8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007122:	4b49      	ldr	r3, [pc, #292]	@ (8007248 <HAL_RCC_OscConfig+0x244>)
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800712a:	2b00      	cmp	r3, #0
 800712c:	d1f0      	bne.n	8007110 <HAL_RCC_OscConfig+0x10c>
 800712e:	e000      	b.n	8007132 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007130:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	f003 0302 	and.w	r3, r3, #2
 800713a:	2b00      	cmp	r3, #0
 800713c:	f000 808c 	beq.w	8007258 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007140:	4b41      	ldr	r3, [pc, #260]	@ (8007248 <HAL_RCC_OscConfig+0x244>)
 8007142:	691b      	ldr	r3, [r3, #16]
 8007144:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007148:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800714a:	4b3f      	ldr	r3, [pc, #252]	@ (8007248 <HAL_RCC_OscConfig+0x244>)
 800714c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800714e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8007150:	6a3b      	ldr	r3, [r7, #32]
 8007152:	2b00      	cmp	r3, #0
 8007154:	d007      	beq.n	8007166 <HAL_RCC_OscConfig+0x162>
 8007156:	6a3b      	ldr	r3, [r7, #32]
 8007158:	2b18      	cmp	r3, #24
 800715a:	d137      	bne.n	80071cc <HAL_RCC_OscConfig+0x1c8>
 800715c:	69fb      	ldr	r3, [r7, #28]
 800715e:	f003 0303 	and.w	r3, r3, #3
 8007162:	2b00      	cmp	r3, #0
 8007164:	d132      	bne.n	80071cc <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007166:	4b38      	ldr	r3, [pc, #224]	@ (8007248 <HAL_RCC_OscConfig+0x244>)
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	f003 0304 	and.w	r3, r3, #4
 800716e:	2b00      	cmp	r3, #0
 8007170:	d005      	beq.n	800717e <HAL_RCC_OscConfig+0x17a>
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	68db      	ldr	r3, [r3, #12]
 8007176:	2b00      	cmp	r3, #0
 8007178:	d101      	bne.n	800717e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800717a:	2301      	movs	r3, #1
 800717c:	e314      	b.n	80077a8 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800717e:	4b32      	ldr	r3, [pc, #200]	@ (8007248 <HAL_RCC_OscConfig+0x244>)
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	f023 0219 	bic.w	r2, r3, #25
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	68db      	ldr	r3, [r3, #12]
 800718a:	492f      	ldr	r1, [pc, #188]	@ (8007248 <HAL_RCC_OscConfig+0x244>)
 800718c:	4313      	orrs	r3, r2
 800718e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007190:	f7fc fd94 	bl	8003cbc <HAL_GetTick>
 8007194:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007196:	e008      	b.n	80071aa <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007198:	f7fc fd90 	bl	8003cbc <HAL_GetTick>
 800719c:	4602      	mov	r2, r0
 800719e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071a0:	1ad3      	subs	r3, r2, r3
 80071a2:	2b02      	cmp	r3, #2
 80071a4:	d901      	bls.n	80071aa <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 80071a6:	2303      	movs	r3, #3
 80071a8:	e2fe      	b.n	80077a8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80071aa:	4b27      	ldr	r3, [pc, #156]	@ (8007248 <HAL_RCC_OscConfig+0x244>)
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	f003 0304 	and.w	r3, r3, #4
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d0f0      	beq.n	8007198 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80071b6:	4b24      	ldr	r3, [pc, #144]	@ (8007248 <HAL_RCC_OscConfig+0x244>)
 80071b8:	685b      	ldr	r3, [r3, #4]
 80071ba:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	691b      	ldr	r3, [r3, #16]
 80071c2:	061b      	lsls	r3, r3, #24
 80071c4:	4920      	ldr	r1, [pc, #128]	@ (8007248 <HAL_RCC_OscConfig+0x244>)
 80071c6:	4313      	orrs	r3, r2
 80071c8:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80071ca:	e045      	b.n	8007258 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	68db      	ldr	r3, [r3, #12]
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d026      	beq.n	8007222 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80071d4:	4b1c      	ldr	r3, [pc, #112]	@ (8007248 <HAL_RCC_OscConfig+0x244>)
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	f023 0219 	bic.w	r2, r3, #25
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	68db      	ldr	r3, [r3, #12]
 80071e0:	4919      	ldr	r1, [pc, #100]	@ (8007248 <HAL_RCC_OscConfig+0x244>)
 80071e2:	4313      	orrs	r3, r2
 80071e4:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80071e6:	f7fc fd69 	bl	8003cbc <HAL_GetTick>
 80071ea:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80071ec:	e008      	b.n	8007200 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80071ee:	f7fc fd65 	bl	8003cbc <HAL_GetTick>
 80071f2:	4602      	mov	r2, r0
 80071f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071f6:	1ad3      	subs	r3, r2, r3
 80071f8:	2b02      	cmp	r3, #2
 80071fa:	d901      	bls.n	8007200 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80071fc:	2303      	movs	r3, #3
 80071fe:	e2d3      	b.n	80077a8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007200:	4b11      	ldr	r3, [pc, #68]	@ (8007248 <HAL_RCC_OscConfig+0x244>)
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	f003 0304 	and.w	r3, r3, #4
 8007208:	2b00      	cmp	r3, #0
 800720a:	d0f0      	beq.n	80071ee <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800720c:	4b0e      	ldr	r3, [pc, #56]	@ (8007248 <HAL_RCC_OscConfig+0x244>)
 800720e:	685b      	ldr	r3, [r3, #4]
 8007210:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	691b      	ldr	r3, [r3, #16]
 8007218:	061b      	lsls	r3, r3, #24
 800721a:	490b      	ldr	r1, [pc, #44]	@ (8007248 <HAL_RCC_OscConfig+0x244>)
 800721c:	4313      	orrs	r3, r2
 800721e:	604b      	str	r3, [r1, #4]
 8007220:	e01a      	b.n	8007258 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007222:	4b09      	ldr	r3, [pc, #36]	@ (8007248 <HAL_RCC_OscConfig+0x244>)
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	4a08      	ldr	r2, [pc, #32]	@ (8007248 <HAL_RCC_OscConfig+0x244>)
 8007228:	f023 0301 	bic.w	r3, r3, #1
 800722c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800722e:	f7fc fd45 	bl	8003cbc <HAL_GetTick>
 8007232:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007234:	e00a      	b.n	800724c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007236:	f7fc fd41 	bl	8003cbc <HAL_GetTick>
 800723a:	4602      	mov	r2, r0
 800723c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800723e:	1ad3      	subs	r3, r2, r3
 8007240:	2b02      	cmp	r3, #2
 8007242:	d903      	bls.n	800724c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8007244:	2303      	movs	r3, #3
 8007246:	e2af      	b.n	80077a8 <HAL_RCC_OscConfig+0x7a4>
 8007248:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800724c:	4b96      	ldr	r3, [pc, #600]	@ (80074a8 <HAL_RCC_OscConfig+0x4a4>)
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	f003 0304 	and.w	r3, r3, #4
 8007254:	2b00      	cmp	r3, #0
 8007256:	d1ee      	bne.n	8007236 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	f003 0310 	and.w	r3, r3, #16
 8007260:	2b00      	cmp	r3, #0
 8007262:	d06a      	beq.n	800733a <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007264:	4b90      	ldr	r3, [pc, #576]	@ (80074a8 <HAL_RCC_OscConfig+0x4a4>)
 8007266:	691b      	ldr	r3, [r3, #16]
 8007268:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800726c:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800726e:	4b8e      	ldr	r3, [pc, #568]	@ (80074a8 <HAL_RCC_OscConfig+0x4a4>)
 8007270:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007272:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8007274:	69bb      	ldr	r3, [r7, #24]
 8007276:	2b08      	cmp	r3, #8
 8007278:	d007      	beq.n	800728a <HAL_RCC_OscConfig+0x286>
 800727a:	69bb      	ldr	r3, [r7, #24]
 800727c:	2b18      	cmp	r3, #24
 800727e:	d11b      	bne.n	80072b8 <HAL_RCC_OscConfig+0x2b4>
 8007280:	697b      	ldr	r3, [r7, #20]
 8007282:	f003 0303 	and.w	r3, r3, #3
 8007286:	2b01      	cmp	r3, #1
 8007288:	d116      	bne.n	80072b8 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800728a:	4b87      	ldr	r3, [pc, #540]	@ (80074a8 <HAL_RCC_OscConfig+0x4a4>)
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007292:	2b00      	cmp	r3, #0
 8007294:	d005      	beq.n	80072a2 <HAL_RCC_OscConfig+0x29e>
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	69db      	ldr	r3, [r3, #28]
 800729a:	2b80      	cmp	r3, #128	@ 0x80
 800729c:	d001      	beq.n	80072a2 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800729e:	2301      	movs	r3, #1
 80072a0:	e282      	b.n	80077a8 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80072a2:	4b81      	ldr	r3, [pc, #516]	@ (80074a8 <HAL_RCC_OscConfig+0x4a4>)
 80072a4:	68db      	ldr	r3, [r3, #12]
 80072a6:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	6a1b      	ldr	r3, [r3, #32]
 80072ae:	061b      	lsls	r3, r3, #24
 80072b0:	497d      	ldr	r1, [pc, #500]	@ (80074a8 <HAL_RCC_OscConfig+0x4a4>)
 80072b2:	4313      	orrs	r3, r2
 80072b4:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80072b6:	e040      	b.n	800733a <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	69db      	ldr	r3, [r3, #28]
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d023      	beq.n	8007308 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80072c0:	4b79      	ldr	r3, [pc, #484]	@ (80074a8 <HAL_RCC_OscConfig+0x4a4>)
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	4a78      	ldr	r2, [pc, #480]	@ (80074a8 <HAL_RCC_OscConfig+0x4a4>)
 80072c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80072ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072cc:	f7fc fcf6 	bl	8003cbc <HAL_GetTick>
 80072d0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80072d2:	e008      	b.n	80072e6 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80072d4:	f7fc fcf2 	bl	8003cbc <HAL_GetTick>
 80072d8:	4602      	mov	r2, r0
 80072da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072dc:	1ad3      	subs	r3, r2, r3
 80072de:	2b02      	cmp	r3, #2
 80072e0:	d901      	bls.n	80072e6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80072e2:	2303      	movs	r3, #3
 80072e4:	e260      	b.n	80077a8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80072e6:	4b70      	ldr	r3, [pc, #448]	@ (80074a8 <HAL_RCC_OscConfig+0x4a4>)
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d0f0      	beq.n	80072d4 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80072f2:	4b6d      	ldr	r3, [pc, #436]	@ (80074a8 <HAL_RCC_OscConfig+0x4a4>)
 80072f4:	68db      	ldr	r3, [r3, #12]
 80072f6:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	6a1b      	ldr	r3, [r3, #32]
 80072fe:	061b      	lsls	r3, r3, #24
 8007300:	4969      	ldr	r1, [pc, #420]	@ (80074a8 <HAL_RCC_OscConfig+0x4a4>)
 8007302:	4313      	orrs	r3, r2
 8007304:	60cb      	str	r3, [r1, #12]
 8007306:	e018      	b.n	800733a <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8007308:	4b67      	ldr	r3, [pc, #412]	@ (80074a8 <HAL_RCC_OscConfig+0x4a4>)
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	4a66      	ldr	r2, [pc, #408]	@ (80074a8 <HAL_RCC_OscConfig+0x4a4>)
 800730e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007312:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007314:	f7fc fcd2 	bl	8003cbc <HAL_GetTick>
 8007318:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800731a:	e008      	b.n	800732e <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800731c:	f7fc fcce 	bl	8003cbc <HAL_GetTick>
 8007320:	4602      	mov	r2, r0
 8007322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007324:	1ad3      	subs	r3, r2, r3
 8007326:	2b02      	cmp	r3, #2
 8007328:	d901      	bls.n	800732e <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 800732a:	2303      	movs	r3, #3
 800732c:	e23c      	b.n	80077a8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800732e:	4b5e      	ldr	r3, [pc, #376]	@ (80074a8 <HAL_RCC_OscConfig+0x4a4>)
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007336:	2b00      	cmp	r3, #0
 8007338:	d1f0      	bne.n	800731c <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	f003 0308 	and.w	r3, r3, #8
 8007342:	2b00      	cmp	r3, #0
 8007344:	d036      	beq.n	80073b4 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	695b      	ldr	r3, [r3, #20]
 800734a:	2b00      	cmp	r3, #0
 800734c:	d019      	beq.n	8007382 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800734e:	4b56      	ldr	r3, [pc, #344]	@ (80074a8 <HAL_RCC_OscConfig+0x4a4>)
 8007350:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007352:	4a55      	ldr	r2, [pc, #340]	@ (80074a8 <HAL_RCC_OscConfig+0x4a4>)
 8007354:	f043 0301 	orr.w	r3, r3, #1
 8007358:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800735a:	f7fc fcaf 	bl	8003cbc <HAL_GetTick>
 800735e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007360:	e008      	b.n	8007374 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007362:	f7fc fcab 	bl	8003cbc <HAL_GetTick>
 8007366:	4602      	mov	r2, r0
 8007368:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800736a:	1ad3      	subs	r3, r2, r3
 800736c:	2b02      	cmp	r3, #2
 800736e:	d901      	bls.n	8007374 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8007370:	2303      	movs	r3, #3
 8007372:	e219      	b.n	80077a8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007374:	4b4c      	ldr	r3, [pc, #304]	@ (80074a8 <HAL_RCC_OscConfig+0x4a4>)
 8007376:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007378:	f003 0302 	and.w	r3, r3, #2
 800737c:	2b00      	cmp	r3, #0
 800737e:	d0f0      	beq.n	8007362 <HAL_RCC_OscConfig+0x35e>
 8007380:	e018      	b.n	80073b4 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007382:	4b49      	ldr	r3, [pc, #292]	@ (80074a8 <HAL_RCC_OscConfig+0x4a4>)
 8007384:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007386:	4a48      	ldr	r2, [pc, #288]	@ (80074a8 <HAL_RCC_OscConfig+0x4a4>)
 8007388:	f023 0301 	bic.w	r3, r3, #1
 800738c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800738e:	f7fc fc95 	bl	8003cbc <HAL_GetTick>
 8007392:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007394:	e008      	b.n	80073a8 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007396:	f7fc fc91 	bl	8003cbc <HAL_GetTick>
 800739a:	4602      	mov	r2, r0
 800739c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800739e:	1ad3      	subs	r3, r2, r3
 80073a0:	2b02      	cmp	r3, #2
 80073a2:	d901      	bls.n	80073a8 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 80073a4:	2303      	movs	r3, #3
 80073a6:	e1ff      	b.n	80077a8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80073a8:	4b3f      	ldr	r3, [pc, #252]	@ (80074a8 <HAL_RCC_OscConfig+0x4a4>)
 80073aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80073ac:	f003 0302 	and.w	r3, r3, #2
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d1f0      	bne.n	8007396 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	f003 0320 	and.w	r3, r3, #32
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d036      	beq.n	800742e <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	699b      	ldr	r3, [r3, #24]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d019      	beq.n	80073fc <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80073c8:	4b37      	ldr	r3, [pc, #220]	@ (80074a8 <HAL_RCC_OscConfig+0x4a4>)
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	4a36      	ldr	r2, [pc, #216]	@ (80074a8 <HAL_RCC_OscConfig+0x4a4>)
 80073ce:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80073d2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80073d4:	f7fc fc72 	bl	8003cbc <HAL_GetTick>
 80073d8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80073da:	e008      	b.n	80073ee <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80073dc:	f7fc fc6e 	bl	8003cbc <HAL_GetTick>
 80073e0:	4602      	mov	r2, r0
 80073e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073e4:	1ad3      	subs	r3, r2, r3
 80073e6:	2b02      	cmp	r3, #2
 80073e8:	d901      	bls.n	80073ee <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 80073ea:	2303      	movs	r3, #3
 80073ec:	e1dc      	b.n	80077a8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80073ee:	4b2e      	ldr	r3, [pc, #184]	@ (80074a8 <HAL_RCC_OscConfig+0x4a4>)
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d0f0      	beq.n	80073dc <HAL_RCC_OscConfig+0x3d8>
 80073fa:	e018      	b.n	800742e <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80073fc:	4b2a      	ldr	r3, [pc, #168]	@ (80074a8 <HAL_RCC_OscConfig+0x4a4>)
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	4a29      	ldr	r2, [pc, #164]	@ (80074a8 <HAL_RCC_OscConfig+0x4a4>)
 8007402:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007406:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8007408:	f7fc fc58 	bl	8003cbc <HAL_GetTick>
 800740c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800740e:	e008      	b.n	8007422 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007410:	f7fc fc54 	bl	8003cbc <HAL_GetTick>
 8007414:	4602      	mov	r2, r0
 8007416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007418:	1ad3      	subs	r3, r2, r3
 800741a:	2b02      	cmp	r3, #2
 800741c:	d901      	bls.n	8007422 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 800741e:	2303      	movs	r3, #3
 8007420:	e1c2      	b.n	80077a8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007422:	4b21      	ldr	r3, [pc, #132]	@ (80074a8 <HAL_RCC_OscConfig+0x4a4>)
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800742a:	2b00      	cmp	r3, #0
 800742c:	d1f0      	bne.n	8007410 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	f003 0304 	and.w	r3, r3, #4
 8007436:	2b00      	cmp	r3, #0
 8007438:	f000 8086 	beq.w	8007548 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800743c:	4b1b      	ldr	r3, [pc, #108]	@ (80074ac <HAL_RCC_OscConfig+0x4a8>)
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	4a1a      	ldr	r2, [pc, #104]	@ (80074ac <HAL_RCC_OscConfig+0x4a8>)
 8007442:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007446:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007448:	f7fc fc38 	bl	8003cbc <HAL_GetTick>
 800744c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800744e:	e008      	b.n	8007462 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007450:	f7fc fc34 	bl	8003cbc <HAL_GetTick>
 8007454:	4602      	mov	r2, r0
 8007456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007458:	1ad3      	subs	r3, r2, r3
 800745a:	2b64      	cmp	r3, #100	@ 0x64
 800745c:	d901      	bls.n	8007462 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 800745e:	2303      	movs	r3, #3
 8007460:	e1a2      	b.n	80077a8 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007462:	4b12      	ldr	r3, [pc, #72]	@ (80074ac <HAL_RCC_OscConfig+0x4a8>)
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800746a:	2b00      	cmp	r3, #0
 800746c:	d0f0      	beq.n	8007450 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	689b      	ldr	r3, [r3, #8]
 8007472:	2b01      	cmp	r3, #1
 8007474:	d106      	bne.n	8007484 <HAL_RCC_OscConfig+0x480>
 8007476:	4b0c      	ldr	r3, [pc, #48]	@ (80074a8 <HAL_RCC_OscConfig+0x4a4>)
 8007478:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800747a:	4a0b      	ldr	r2, [pc, #44]	@ (80074a8 <HAL_RCC_OscConfig+0x4a4>)
 800747c:	f043 0301 	orr.w	r3, r3, #1
 8007480:	6713      	str	r3, [r2, #112]	@ 0x70
 8007482:	e032      	b.n	80074ea <HAL_RCC_OscConfig+0x4e6>
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	689b      	ldr	r3, [r3, #8]
 8007488:	2b00      	cmp	r3, #0
 800748a:	d111      	bne.n	80074b0 <HAL_RCC_OscConfig+0x4ac>
 800748c:	4b06      	ldr	r3, [pc, #24]	@ (80074a8 <HAL_RCC_OscConfig+0x4a4>)
 800748e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007490:	4a05      	ldr	r2, [pc, #20]	@ (80074a8 <HAL_RCC_OscConfig+0x4a4>)
 8007492:	f023 0301 	bic.w	r3, r3, #1
 8007496:	6713      	str	r3, [r2, #112]	@ 0x70
 8007498:	4b03      	ldr	r3, [pc, #12]	@ (80074a8 <HAL_RCC_OscConfig+0x4a4>)
 800749a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800749c:	4a02      	ldr	r2, [pc, #8]	@ (80074a8 <HAL_RCC_OscConfig+0x4a4>)
 800749e:	f023 0304 	bic.w	r3, r3, #4
 80074a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80074a4:	e021      	b.n	80074ea <HAL_RCC_OscConfig+0x4e6>
 80074a6:	bf00      	nop
 80074a8:	58024400 	.word	0x58024400
 80074ac:	58024800 	.word	0x58024800
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	689b      	ldr	r3, [r3, #8]
 80074b4:	2b05      	cmp	r3, #5
 80074b6:	d10c      	bne.n	80074d2 <HAL_RCC_OscConfig+0x4ce>
 80074b8:	4b83      	ldr	r3, [pc, #524]	@ (80076c8 <HAL_RCC_OscConfig+0x6c4>)
 80074ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80074bc:	4a82      	ldr	r2, [pc, #520]	@ (80076c8 <HAL_RCC_OscConfig+0x6c4>)
 80074be:	f043 0304 	orr.w	r3, r3, #4
 80074c2:	6713      	str	r3, [r2, #112]	@ 0x70
 80074c4:	4b80      	ldr	r3, [pc, #512]	@ (80076c8 <HAL_RCC_OscConfig+0x6c4>)
 80074c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80074c8:	4a7f      	ldr	r2, [pc, #508]	@ (80076c8 <HAL_RCC_OscConfig+0x6c4>)
 80074ca:	f043 0301 	orr.w	r3, r3, #1
 80074ce:	6713      	str	r3, [r2, #112]	@ 0x70
 80074d0:	e00b      	b.n	80074ea <HAL_RCC_OscConfig+0x4e6>
 80074d2:	4b7d      	ldr	r3, [pc, #500]	@ (80076c8 <HAL_RCC_OscConfig+0x6c4>)
 80074d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80074d6:	4a7c      	ldr	r2, [pc, #496]	@ (80076c8 <HAL_RCC_OscConfig+0x6c4>)
 80074d8:	f023 0301 	bic.w	r3, r3, #1
 80074dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80074de:	4b7a      	ldr	r3, [pc, #488]	@ (80076c8 <HAL_RCC_OscConfig+0x6c4>)
 80074e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80074e2:	4a79      	ldr	r2, [pc, #484]	@ (80076c8 <HAL_RCC_OscConfig+0x6c4>)
 80074e4:	f023 0304 	bic.w	r3, r3, #4
 80074e8:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	689b      	ldr	r3, [r3, #8]
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d015      	beq.n	800751e <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80074f2:	f7fc fbe3 	bl	8003cbc <HAL_GetTick>
 80074f6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80074f8:	e00a      	b.n	8007510 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80074fa:	f7fc fbdf 	bl	8003cbc <HAL_GetTick>
 80074fe:	4602      	mov	r2, r0
 8007500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007502:	1ad3      	subs	r3, r2, r3
 8007504:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007508:	4293      	cmp	r3, r2
 800750a:	d901      	bls.n	8007510 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 800750c:	2303      	movs	r3, #3
 800750e:	e14b      	b.n	80077a8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007510:	4b6d      	ldr	r3, [pc, #436]	@ (80076c8 <HAL_RCC_OscConfig+0x6c4>)
 8007512:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007514:	f003 0302 	and.w	r3, r3, #2
 8007518:	2b00      	cmp	r3, #0
 800751a:	d0ee      	beq.n	80074fa <HAL_RCC_OscConfig+0x4f6>
 800751c:	e014      	b.n	8007548 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800751e:	f7fc fbcd 	bl	8003cbc <HAL_GetTick>
 8007522:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007524:	e00a      	b.n	800753c <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007526:	f7fc fbc9 	bl	8003cbc <HAL_GetTick>
 800752a:	4602      	mov	r2, r0
 800752c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800752e:	1ad3      	subs	r3, r2, r3
 8007530:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007534:	4293      	cmp	r3, r2
 8007536:	d901      	bls.n	800753c <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8007538:	2303      	movs	r3, #3
 800753a:	e135      	b.n	80077a8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800753c:	4b62      	ldr	r3, [pc, #392]	@ (80076c8 <HAL_RCC_OscConfig+0x6c4>)
 800753e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007540:	f003 0302 	and.w	r3, r3, #2
 8007544:	2b00      	cmp	r3, #0
 8007546:	d1ee      	bne.n	8007526 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800754c:	2b00      	cmp	r3, #0
 800754e:	f000 812a 	beq.w	80077a6 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8007552:	4b5d      	ldr	r3, [pc, #372]	@ (80076c8 <HAL_RCC_OscConfig+0x6c4>)
 8007554:	691b      	ldr	r3, [r3, #16]
 8007556:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800755a:	2b18      	cmp	r3, #24
 800755c:	f000 80ba 	beq.w	80076d4 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007564:	2b02      	cmp	r3, #2
 8007566:	f040 8095 	bne.w	8007694 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800756a:	4b57      	ldr	r3, [pc, #348]	@ (80076c8 <HAL_RCC_OscConfig+0x6c4>)
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	4a56      	ldr	r2, [pc, #344]	@ (80076c8 <HAL_RCC_OscConfig+0x6c4>)
 8007570:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007574:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007576:	f7fc fba1 	bl	8003cbc <HAL_GetTick>
 800757a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800757c:	e008      	b.n	8007590 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800757e:	f7fc fb9d 	bl	8003cbc <HAL_GetTick>
 8007582:	4602      	mov	r2, r0
 8007584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007586:	1ad3      	subs	r3, r2, r3
 8007588:	2b02      	cmp	r3, #2
 800758a:	d901      	bls.n	8007590 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 800758c:	2303      	movs	r3, #3
 800758e:	e10b      	b.n	80077a8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007590:	4b4d      	ldr	r3, [pc, #308]	@ (80076c8 <HAL_RCC_OscConfig+0x6c4>)
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007598:	2b00      	cmp	r3, #0
 800759a:	d1f0      	bne.n	800757e <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800759c:	4b4a      	ldr	r3, [pc, #296]	@ (80076c8 <HAL_RCC_OscConfig+0x6c4>)
 800759e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80075a0:	4b4a      	ldr	r3, [pc, #296]	@ (80076cc <HAL_RCC_OscConfig+0x6c8>)
 80075a2:	4013      	ands	r3, r2
 80075a4:	687a      	ldr	r2, [r7, #4]
 80075a6:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80075a8:	687a      	ldr	r2, [r7, #4]
 80075aa:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80075ac:	0112      	lsls	r2, r2, #4
 80075ae:	430a      	orrs	r2, r1
 80075b0:	4945      	ldr	r1, [pc, #276]	@ (80076c8 <HAL_RCC_OscConfig+0x6c4>)
 80075b2:	4313      	orrs	r3, r2
 80075b4:	628b      	str	r3, [r1, #40]	@ 0x28
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075ba:	3b01      	subs	r3, #1
 80075bc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80075c4:	3b01      	subs	r3, #1
 80075c6:	025b      	lsls	r3, r3, #9
 80075c8:	b29b      	uxth	r3, r3
 80075ca:	431a      	orrs	r2, r3
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075d0:	3b01      	subs	r3, #1
 80075d2:	041b      	lsls	r3, r3, #16
 80075d4:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80075d8:	431a      	orrs	r2, r3
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075de:	3b01      	subs	r3, #1
 80075e0:	061b      	lsls	r3, r3, #24
 80075e2:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80075e6:	4938      	ldr	r1, [pc, #224]	@ (80076c8 <HAL_RCC_OscConfig+0x6c4>)
 80075e8:	4313      	orrs	r3, r2
 80075ea:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80075ec:	4b36      	ldr	r3, [pc, #216]	@ (80076c8 <HAL_RCC_OscConfig+0x6c4>)
 80075ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075f0:	4a35      	ldr	r2, [pc, #212]	@ (80076c8 <HAL_RCC_OscConfig+0x6c4>)
 80075f2:	f023 0301 	bic.w	r3, r3, #1
 80075f6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80075f8:	4b33      	ldr	r3, [pc, #204]	@ (80076c8 <HAL_RCC_OscConfig+0x6c4>)
 80075fa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80075fc:	4b34      	ldr	r3, [pc, #208]	@ (80076d0 <HAL_RCC_OscConfig+0x6cc>)
 80075fe:	4013      	ands	r3, r2
 8007600:	687a      	ldr	r2, [r7, #4]
 8007602:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8007604:	00d2      	lsls	r2, r2, #3
 8007606:	4930      	ldr	r1, [pc, #192]	@ (80076c8 <HAL_RCC_OscConfig+0x6c4>)
 8007608:	4313      	orrs	r3, r2
 800760a:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800760c:	4b2e      	ldr	r3, [pc, #184]	@ (80076c8 <HAL_RCC_OscConfig+0x6c4>)
 800760e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007610:	f023 020c 	bic.w	r2, r3, #12
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007618:	492b      	ldr	r1, [pc, #172]	@ (80076c8 <HAL_RCC_OscConfig+0x6c4>)
 800761a:	4313      	orrs	r3, r2
 800761c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800761e:	4b2a      	ldr	r3, [pc, #168]	@ (80076c8 <HAL_RCC_OscConfig+0x6c4>)
 8007620:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007622:	f023 0202 	bic.w	r2, r3, #2
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800762a:	4927      	ldr	r1, [pc, #156]	@ (80076c8 <HAL_RCC_OscConfig+0x6c4>)
 800762c:	4313      	orrs	r3, r2
 800762e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8007630:	4b25      	ldr	r3, [pc, #148]	@ (80076c8 <HAL_RCC_OscConfig+0x6c4>)
 8007632:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007634:	4a24      	ldr	r2, [pc, #144]	@ (80076c8 <HAL_RCC_OscConfig+0x6c4>)
 8007636:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800763a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800763c:	4b22      	ldr	r3, [pc, #136]	@ (80076c8 <HAL_RCC_OscConfig+0x6c4>)
 800763e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007640:	4a21      	ldr	r2, [pc, #132]	@ (80076c8 <HAL_RCC_OscConfig+0x6c4>)
 8007642:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007646:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8007648:	4b1f      	ldr	r3, [pc, #124]	@ (80076c8 <HAL_RCC_OscConfig+0x6c4>)
 800764a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800764c:	4a1e      	ldr	r2, [pc, #120]	@ (80076c8 <HAL_RCC_OscConfig+0x6c4>)
 800764e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007652:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8007654:	4b1c      	ldr	r3, [pc, #112]	@ (80076c8 <HAL_RCC_OscConfig+0x6c4>)
 8007656:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007658:	4a1b      	ldr	r2, [pc, #108]	@ (80076c8 <HAL_RCC_OscConfig+0x6c4>)
 800765a:	f043 0301 	orr.w	r3, r3, #1
 800765e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007660:	4b19      	ldr	r3, [pc, #100]	@ (80076c8 <HAL_RCC_OscConfig+0x6c4>)
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	4a18      	ldr	r2, [pc, #96]	@ (80076c8 <HAL_RCC_OscConfig+0x6c4>)
 8007666:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800766a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800766c:	f7fc fb26 	bl	8003cbc <HAL_GetTick>
 8007670:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007672:	e008      	b.n	8007686 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007674:	f7fc fb22 	bl	8003cbc <HAL_GetTick>
 8007678:	4602      	mov	r2, r0
 800767a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800767c:	1ad3      	subs	r3, r2, r3
 800767e:	2b02      	cmp	r3, #2
 8007680:	d901      	bls.n	8007686 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8007682:	2303      	movs	r3, #3
 8007684:	e090      	b.n	80077a8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007686:	4b10      	ldr	r3, [pc, #64]	@ (80076c8 <HAL_RCC_OscConfig+0x6c4>)
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800768e:	2b00      	cmp	r3, #0
 8007690:	d0f0      	beq.n	8007674 <HAL_RCC_OscConfig+0x670>
 8007692:	e088      	b.n	80077a6 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007694:	4b0c      	ldr	r3, [pc, #48]	@ (80076c8 <HAL_RCC_OscConfig+0x6c4>)
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	4a0b      	ldr	r2, [pc, #44]	@ (80076c8 <HAL_RCC_OscConfig+0x6c4>)
 800769a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800769e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80076a0:	f7fc fb0c 	bl	8003cbc <HAL_GetTick>
 80076a4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80076a6:	e008      	b.n	80076ba <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80076a8:	f7fc fb08 	bl	8003cbc <HAL_GetTick>
 80076ac:	4602      	mov	r2, r0
 80076ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076b0:	1ad3      	subs	r3, r2, r3
 80076b2:	2b02      	cmp	r3, #2
 80076b4:	d901      	bls.n	80076ba <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 80076b6:	2303      	movs	r3, #3
 80076b8:	e076      	b.n	80077a8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80076ba:	4b03      	ldr	r3, [pc, #12]	@ (80076c8 <HAL_RCC_OscConfig+0x6c4>)
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d1f0      	bne.n	80076a8 <HAL_RCC_OscConfig+0x6a4>
 80076c6:	e06e      	b.n	80077a6 <HAL_RCC_OscConfig+0x7a2>
 80076c8:	58024400 	.word	0x58024400
 80076cc:	fffffc0c 	.word	0xfffffc0c
 80076d0:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80076d4:	4b36      	ldr	r3, [pc, #216]	@ (80077b0 <HAL_RCC_OscConfig+0x7ac>)
 80076d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076d8:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80076da:	4b35      	ldr	r3, [pc, #212]	@ (80077b0 <HAL_RCC_OscConfig+0x7ac>)
 80076dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076de:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076e4:	2b01      	cmp	r3, #1
 80076e6:	d031      	beq.n	800774c <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80076e8:	693b      	ldr	r3, [r7, #16]
 80076ea:	f003 0203 	and.w	r2, r3, #3
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80076f2:	429a      	cmp	r2, r3
 80076f4:	d12a      	bne.n	800774c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80076f6:	693b      	ldr	r3, [r7, #16]
 80076f8:	091b      	lsrs	r3, r3, #4
 80076fa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007702:	429a      	cmp	r2, r3
 8007704:	d122      	bne.n	800774c <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007710:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8007712:	429a      	cmp	r2, r3
 8007714:	d11a      	bne.n	800774c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	0a5b      	lsrs	r3, r3, #9
 800771a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007722:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007724:	429a      	cmp	r2, r3
 8007726:	d111      	bne.n	800774c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	0c1b      	lsrs	r3, r3, #16
 800772c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007734:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007736:	429a      	cmp	r2, r3
 8007738:	d108      	bne.n	800774c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	0e1b      	lsrs	r3, r3, #24
 800773e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007746:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007748:	429a      	cmp	r2, r3
 800774a:	d001      	beq.n	8007750 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 800774c:	2301      	movs	r3, #1
 800774e:	e02b      	b.n	80077a8 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8007750:	4b17      	ldr	r3, [pc, #92]	@ (80077b0 <HAL_RCC_OscConfig+0x7ac>)
 8007752:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007754:	08db      	lsrs	r3, r3, #3
 8007756:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800775a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007760:	693a      	ldr	r2, [r7, #16]
 8007762:	429a      	cmp	r2, r3
 8007764:	d01f      	beq.n	80077a6 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8007766:	4b12      	ldr	r3, [pc, #72]	@ (80077b0 <HAL_RCC_OscConfig+0x7ac>)
 8007768:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800776a:	4a11      	ldr	r2, [pc, #68]	@ (80077b0 <HAL_RCC_OscConfig+0x7ac>)
 800776c:	f023 0301 	bic.w	r3, r3, #1
 8007770:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8007772:	f7fc faa3 	bl	8003cbc <HAL_GetTick>
 8007776:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8007778:	bf00      	nop
 800777a:	f7fc fa9f 	bl	8003cbc <HAL_GetTick>
 800777e:	4602      	mov	r2, r0
 8007780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007782:	4293      	cmp	r3, r2
 8007784:	d0f9      	beq.n	800777a <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8007786:	4b0a      	ldr	r3, [pc, #40]	@ (80077b0 <HAL_RCC_OscConfig+0x7ac>)
 8007788:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800778a:	4b0a      	ldr	r3, [pc, #40]	@ (80077b4 <HAL_RCC_OscConfig+0x7b0>)
 800778c:	4013      	ands	r3, r2
 800778e:	687a      	ldr	r2, [r7, #4]
 8007790:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8007792:	00d2      	lsls	r2, r2, #3
 8007794:	4906      	ldr	r1, [pc, #24]	@ (80077b0 <HAL_RCC_OscConfig+0x7ac>)
 8007796:	4313      	orrs	r3, r2
 8007798:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800779a:	4b05      	ldr	r3, [pc, #20]	@ (80077b0 <HAL_RCC_OscConfig+0x7ac>)
 800779c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800779e:	4a04      	ldr	r2, [pc, #16]	@ (80077b0 <HAL_RCC_OscConfig+0x7ac>)
 80077a0:	f043 0301 	orr.w	r3, r3, #1
 80077a4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80077a6:	2300      	movs	r3, #0
}
 80077a8:	4618      	mov	r0, r3
 80077aa:	3730      	adds	r7, #48	@ 0x30
 80077ac:	46bd      	mov	sp, r7
 80077ae:	bd80      	pop	{r7, pc}
 80077b0:	58024400 	.word	0x58024400
 80077b4:	ffff0007 	.word	0xffff0007

080077b8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80077b8:	b580      	push	{r7, lr}
 80077ba:	b086      	sub	sp, #24
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
 80077c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d101      	bne.n	80077cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80077c8:	2301      	movs	r3, #1
 80077ca:	e19c      	b.n	8007b06 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80077cc:	4b8a      	ldr	r3, [pc, #552]	@ (80079f8 <HAL_RCC_ClockConfig+0x240>)
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	f003 030f 	and.w	r3, r3, #15
 80077d4:	683a      	ldr	r2, [r7, #0]
 80077d6:	429a      	cmp	r2, r3
 80077d8:	d910      	bls.n	80077fc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80077da:	4b87      	ldr	r3, [pc, #540]	@ (80079f8 <HAL_RCC_ClockConfig+0x240>)
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	f023 020f 	bic.w	r2, r3, #15
 80077e2:	4985      	ldr	r1, [pc, #532]	@ (80079f8 <HAL_RCC_ClockConfig+0x240>)
 80077e4:	683b      	ldr	r3, [r7, #0]
 80077e6:	4313      	orrs	r3, r2
 80077e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80077ea:	4b83      	ldr	r3, [pc, #524]	@ (80079f8 <HAL_RCC_ClockConfig+0x240>)
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	f003 030f 	and.w	r3, r3, #15
 80077f2:	683a      	ldr	r2, [r7, #0]
 80077f4:	429a      	cmp	r2, r3
 80077f6:	d001      	beq.n	80077fc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80077f8:	2301      	movs	r3, #1
 80077fa:	e184      	b.n	8007b06 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	f003 0304 	and.w	r3, r3, #4
 8007804:	2b00      	cmp	r3, #0
 8007806:	d010      	beq.n	800782a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	691a      	ldr	r2, [r3, #16]
 800780c:	4b7b      	ldr	r3, [pc, #492]	@ (80079fc <HAL_RCC_ClockConfig+0x244>)
 800780e:	699b      	ldr	r3, [r3, #24]
 8007810:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007814:	429a      	cmp	r2, r3
 8007816:	d908      	bls.n	800782a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8007818:	4b78      	ldr	r3, [pc, #480]	@ (80079fc <HAL_RCC_ClockConfig+0x244>)
 800781a:	699b      	ldr	r3, [r3, #24]
 800781c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	691b      	ldr	r3, [r3, #16]
 8007824:	4975      	ldr	r1, [pc, #468]	@ (80079fc <HAL_RCC_ClockConfig+0x244>)
 8007826:	4313      	orrs	r3, r2
 8007828:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	f003 0308 	and.w	r3, r3, #8
 8007832:	2b00      	cmp	r3, #0
 8007834:	d010      	beq.n	8007858 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	695a      	ldr	r2, [r3, #20]
 800783a:	4b70      	ldr	r3, [pc, #448]	@ (80079fc <HAL_RCC_ClockConfig+0x244>)
 800783c:	69db      	ldr	r3, [r3, #28]
 800783e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007842:	429a      	cmp	r2, r3
 8007844:	d908      	bls.n	8007858 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8007846:	4b6d      	ldr	r3, [pc, #436]	@ (80079fc <HAL_RCC_ClockConfig+0x244>)
 8007848:	69db      	ldr	r3, [r3, #28]
 800784a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	695b      	ldr	r3, [r3, #20]
 8007852:	496a      	ldr	r1, [pc, #424]	@ (80079fc <HAL_RCC_ClockConfig+0x244>)
 8007854:	4313      	orrs	r3, r2
 8007856:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	f003 0310 	and.w	r3, r3, #16
 8007860:	2b00      	cmp	r3, #0
 8007862:	d010      	beq.n	8007886 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	699a      	ldr	r2, [r3, #24]
 8007868:	4b64      	ldr	r3, [pc, #400]	@ (80079fc <HAL_RCC_ClockConfig+0x244>)
 800786a:	69db      	ldr	r3, [r3, #28]
 800786c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007870:	429a      	cmp	r2, r3
 8007872:	d908      	bls.n	8007886 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8007874:	4b61      	ldr	r3, [pc, #388]	@ (80079fc <HAL_RCC_ClockConfig+0x244>)
 8007876:	69db      	ldr	r3, [r3, #28]
 8007878:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	699b      	ldr	r3, [r3, #24]
 8007880:	495e      	ldr	r1, [pc, #376]	@ (80079fc <HAL_RCC_ClockConfig+0x244>)
 8007882:	4313      	orrs	r3, r2
 8007884:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	f003 0320 	and.w	r3, r3, #32
 800788e:	2b00      	cmp	r3, #0
 8007890:	d010      	beq.n	80078b4 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	69da      	ldr	r2, [r3, #28]
 8007896:	4b59      	ldr	r3, [pc, #356]	@ (80079fc <HAL_RCC_ClockConfig+0x244>)
 8007898:	6a1b      	ldr	r3, [r3, #32]
 800789a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800789e:	429a      	cmp	r2, r3
 80078a0:	d908      	bls.n	80078b4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80078a2:	4b56      	ldr	r3, [pc, #344]	@ (80079fc <HAL_RCC_ClockConfig+0x244>)
 80078a4:	6a1b      	ldr	r3, [r3, #32]
 80078a6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	69db      	ldr	r3, [r3, #28]
 80078ae:	4953      	ldr	r1, [pc, #332]	@ (80079fc <HAL_RCC_ClockConfig+0x244>)
 80078b0:	4313      	orrs	r3, r2
 80078b2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	f003 0302 	and.w	r3, r3, #2
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d010      	beq.n	80078e2 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	68da      	ldr	r2, [r3, #12]
 80078c4:	4b4d      	ldr	r3, [pc, #308]	@ (80079fc <HAL_RCC_ClockConfig+0x244>)
 80078c6:	699b      	ldr	r3, [r3, #24]
 80078c8:	f003 030f 	and.w	r3, r3, #15
 80078cc:	429a      	cmp	r2, r3
 80078ce:	d908      	bls.n	80078e2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80078d0:	4b4a      	ldr	r3, [pc, #296]	@ (80079fc <HAL_RCC_ClockConfig+0x244>)
 80078d2:	699b      	ldr	r3, [r3, #24]
 80078d4:	f023 020f 	bic.w	r2, r3, #15
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	68db      	ldr	r3, [r3, #12]
 80078dc:	4947      	ldr	r1, [pc, #284]	@ (80079fc <HAL_RCC_ClockConfig+0x244>)
 80078de:	4313      	orrs	r3, r2
 80078e0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	f003 0301 	and.w	r3, r3, #1
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d055      	beq.n	800799a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80078ee:	4b43      	ldr	r3, [pc, #268]	@ (80079fc <HAL_RCC_ClockConfig+0x244>)
 80078f0:	699b      	ldr	r3, [r3, #24]
 80078f2:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	689b      	ldr	r3, [r3, #8]
 80078fa:	4940      	ldr	r1, [pc, #256]	@ (80079fc <HAL_RCC_ClockConfig+0x244>)
 80078fc:	4313      	orrs	r3, r2
 80078fe:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	685b      	ldr	r3, [r3, #4]
 8007904:	2b02      	cmp	r3, #2
 8007906:	d107      	bne.n	8007918 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007908:	4b3c      	ldr	r3, [pc, #240]	@ (80079fc <HAL_RCC_ClockConfig+0x244>)
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007910:	2b00      	cmp	r3, #0
 8007912:	d121      	bne.n	8007958 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8007914:	2301      	movs	r3, #1
 8007916:	e0f6      	b.n	8007b06 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	685b      	ldr	r3, [r3, #4]
 800791c:	2b03      	cmp	r3, #3
 800791e:	d107      	bne.n	8007930 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007920:	4b36      	ldr	r3, [pc, #216]	@ (80079fc <HAL_RCC_ClockConfig+0x244>)
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007928:	2b00      	cmp	r3, #0
 800792a:	d115      	bne.n	8007958 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800792c:	2301      	movs	r3, #1
 800792e:	e0ea      	b.n	8007b06 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	685b      	ldr	r3, [r3, #4]
 8007934:	2b01      	cmp	r3, #1
 8007936:	d107      	bne.n	8007948 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007938:	4b30      	ldr	r3, [pc, #192]	@ (80079fc <HAL_RCC_ClockConfig+0x244>)
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007940:	2b00      	cmp	r3, #0
 8007942:	d109      	bne.n	8007958 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8007944:	2301      	movs	r3, #1
 8007946:	e0de      	b.n	8007b06 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007948:	4b2c      	ldr	r3, [pc, #176]	@ (80079fc <HAL_RCC_ClockConfig+0x244>)
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	f003 0304 	and.w	r3, r3, #4
 8007950:	2b00      	cmp	r3, #0
 8007952:	d101      	bne.n	8007958 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8007954:	2301      	movs	r3, #1
 8007956:	e0d6      	b.n	8007b06 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007958:	4b28      	ldr	r3, [pc, #160]	@ (80079fc <HAL_RCC_ClockConfig+0x244>)
 800795a:	691b      	ldr	r3, [r3, #16]
 800795c:	f023 0207 	bic.w	r2, r3, #7
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	685b      	ldr	r3, [r3, #4]
 8007964:	4925      	ldr	r1, [pc, #148]	@ (80079fc <HAL_RCC_ClockConfig+0x244>)
 8007966:	4313      	orrs	r3, r2
 8007968:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800796a:	f7fc f9a7 	bl	8003cbc <HAL_GetTick>
 800796e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007970:	e00a      	b.n	8007988 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007972:	f7fc f9a3 	bl	8003cbc <HAL_GetTick>
 8007976:	4602      	mov	r2, r0
 8007978:	697b      	ldr	r3, [r7, #20]
 800797a:	1ad3      	subs	r3, r2, r3
 800797c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007980:	4293      	cmp	r3, r2
 8007982:	d901      	bls.n	8007988 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8007984:	2303      	movs	r3, #3
 8007986:	e0be      	b.n	8007b06 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007988:	4b1c      	ldr	r3, [pc, #112]	@ (80079fc <HAL_RCC_ClockConfig+0x244>)
 800798a:	691b      	ldr	r3, [r3, #16]
 800798c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	685b      	ldr	r3, [r3, #4]
 8007994:	00db      	lsls	r3, r3, #3
 8007996:	429a      	cmp	r2, r3
 8007998:	d1eb      	bne.n	8007972 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	f003 0302 	and.w	r3, r3, #2
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d010      	beq.n	80079c8 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	68da      	ldr	r2, [r3, #12]
 80079aa:	4b14      	ldr	r3, [pc, #80]	@ (80079fc <HAL_RCC_ClockConfig+0x244>)
 80079ac:	699b      	ldr	r3, [r3, #24]
 80079ae:	f003 030f 	and.w	r3, r3, #15
 80079b2:	429a      	cmp	r2, r3
 80079b4:	d208      	bcs.n	80079c8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80079b6:	4b11      	ldr	r3, [pc, #68]	@ (80079fc <HAL_RCC_ClockConfig+0x244>)
 80079b8:	699b      	ldr	r3, [r3, #24]
 80079ba:	f023 020f 	bic.w	r2, r3, #15
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	68db      	ldr	r3, [r3, #12]
 80079c2:	490e      	ldr	r1, [pc, #56]	@ (80079fc <HAL_RCC_ClockConfig+0x244>)
 80079c4:	4313      	orrs	r3, r2
 80079c6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80079c8:	4b0b      	ldr	r3, [pc, #44]	@ (80079f8 <HAL_RCC_ClockConfig+0x240>)
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	f003 030f 	and.w	r3, r3, #15
 80079d0:	683a      	ldr	r2, [r7, #0]
 80079d2:	429a      	cmp	r2, r3
 80079d4:	d214      	bcs.n	8007a00 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80079d6:	4b08      	ldr	r3, [pc, #32]	@ (80079f8 <HAL_RCC_ClockConfig+0x240>)
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	f023 020f 	bic.w	r2, r3, #15
 80079de:	4906      	ldr	r1, [pc, #24]	@ (80079f8 <HAL_RCC_ClockConfig+0x240>)
 80079e0:	683b      	ldr	r3, [r7, #0]
 80079e2:	4313      	orrs	r3, r2
 80079e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80079e6:	4b04      	ldr	r3, [pc, #16]	@ (80079f8 <HAL_RCC_ClockConfig+0x240>)
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	f003 030f 	and.w	r3, r3, #15
 80079ee:	683a      	ldr	r2, [r7, #0]
 80079f0:	429a      	cmp	r2, r3
 80079f2:	d005      	beq.n	8007a00 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80079f4:	2301      	movs	r3, #1
 80079f6:	e086      	b.n	8007b06 <HAL_RCC_ClockConfig+0x34e>
 80079f8:	52002000 	.word	0x52002000
 80079fc:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	f003 0304 	and.w	r3, r3, #4
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d010      	beq.n	8007a2e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	691a      	ldr	r2, [r3, #16]
 8007a10:	4b3f      	ldr	r3, [pc, #252]	@ (8007b10 <HAL_RCC_ClockConfig+0x358>)
 8007a12:	699b      	ldr	r3, [r3, #24]
 8007a14:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007a18:	429a      	cmp	r2, r3
 8007a1a:	d208      	bcs.n	8007a2e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8007a1c:	4b3c      	ldr	r3, [pc, #240]	@ (8007b10 <HAL_RCC_ClockConfig+0x358>)
 8007a1e:	699b      	ldr	r3, [r3, #24]
 8007a20:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	691b      	ldr	r3, [r3, #16]
 8007a28:	4939      	ldr	r1, [pc, #228]	@ (8007b10 <HAL_RCC_ClockConfig+0x358>)
 8007a2a:	4313      	orrs	r3, r2
 8007a2c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	f003 0308 	and.w	r3, r3, #8
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d010      	beq.n	8007a5c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	695a      	ldr	r2, [r3, #20]
 8007a3e:	4b34      	ldr	r3, [pc, #208]	@ (8007b10 <HAL_RCC_ClockConfig+0x358>)
 8007a40:	69db      	ldr	r3, [r3, #28]
 8007a42:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007a46:	429a      	cmp	r2, r3
 8007a48:	d208      	bcs.n	8007a5c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8007a4a:	4b31      	ldr	r3, [pc, #196]	@ (8007b10 <HAL_RCC_ClockConfig+0x358>)
 8007a4c:	69db      	ldr	r3, [r3, #28]
 8007a4e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	695b      	ldr	r3, [r3, #20]
 8007a56:	492e      	ldr	r1, [pc, #184]	@ (8007b10 <HAL_RCC_ClockConfig+0x358>)
 8007a58:	4313      	orrs	r3, r2
 8007a5a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	f003 0310 	and.w	r3, r3, #16
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d010      	beq.n	8007a8a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	699a      	ldr	r2, [r3, #24]
 8007a6c:	4b28      	ldr	r3, [pc, #160]	@ (8007b10 <HAL_RCC_ClockConfig+0x358>)
 8007a6e:	69db      	ldr	r3, [r3, #28]
 8007a70:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007a74:	429a      	cmp	r2, r3
 8007a76:	d208      	bcs.n	8007a8a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8007a78:	4b25      	ldr	r3, [pc, #148]	@ (8007b10 <HAL_RCC_ClockConfig+0x358>)
 8007a7a:	69db      	ldr	r3, [r3, #28]
 8007a7c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	699b      	ldr	r3, [r3, #24]
 8007a84:	4922      	ldr	r1, [pc, #136]	@ (8007b10 <HAL_RCC_ClockConfig+0x358>)
 8007a86:	4313      	orrs	r3, r2
 8007a88:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	f003 0320 	and.w	r3, r3, #32
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d010      	beq.n	8007ab8 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	69da      	ldr	r2, [r3, #28]
 8007a9a:	4b1d      	ldr	r3, [pc, #116]	@ (8007b10 <HAL_RCC_ClockConfig+0x358>)
 8007a9c:	6a1b      	ldr	r3, [r3, #32]
 8007a9e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007aa2:	429a      	cmp	r2, r3
 8007aa4:	d208      	bcs.n	8007ab8 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8007aa6:	4b1a      	ldr	r3, [pc, #104]	@ (8007b10 <HAL_RCC_ClockConfig+0x358>)
 8007aa8:	6a1b      	ldr	r3, [r3, #32]
 8007aaa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	69db      	ldr	r3, [r3, #28]
 8007ab2:	4917      	ldr	r1, [pc, #92]	@ (8007b10 <HAL_RCC_ClockConfig+0x358>)
 8007ab4:	4313      	orrs	r3, r2
 8007ab6:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8007ab8:	f000 f834 	bl	8007b24 <HAL_RCC_GetSysClockFreq>
 8007abc:	4602      	mov	r2, r0
 8007abe:	4b14      	ldr	r3, [pc, #80]	@ (8007b10 <HAL_RCC_ClockConfig+0x358>)
 8007ac0:	699b      	ldr	r3, [r3, #24]
 8007ac2:	0a1b      	lsrs	r3, r3, #8
 8007ac4:	f003 030f 	and.w	r3, r3, #15
 8007ac8:	4912      	ldr	r1, [pc, #72]	@ (8007b14 <HAL_RCC_ClockConfig+0x35c>)
 8007aca:	5ccb      	ldrb	r3, [r1, r3]
 8007acc:	f003 031f 	and.w	r3, r3, #31
 8007ad0:	fa22 f303 	lsr.w	r3, r2, r3
 8007ad4:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007ad6:	4b0e      	ldr	r3, [pc, #56]	@ (8007b10 <HAL_RCC_ClockConfig+0x358>)
 8007ad8:	699b      	ldr	r3, [r3, #24]
 8007ada:	f003 030f 	and.w	r3, r3, #15
 8007ade:	4a0d      	ldr	r2, [pc, #52]	@ (8007b14 <HAL_RCC_ClockConfig+0x35c>)
 8007ae0:	5cd3      	ldrb	r3, [r2, r3]
 8007ae2:	f003 031f 	and.w	r3, r3, #31
 8007ae6:	693a      	ldr	r2, [r7, #16]
 8007ae8:	fa22 f303 	lsr.w	r3, r2, r3
 8007aec:	4a0a      	ldr	r2, [pc, #40]	@ (8007b18 <HAL_RCC_ClockConfig+0x360>)
 8007aee:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8007af0:	4a0a      	ldr	r2, [pc, #40]	@ (8007b1c <HAL_RCC_ClockConfig+0x364>)
 8007af2:	693b      	ldr	r3, [r7, #16]
 8007af4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8007af6:	4b0a      	ldr	r3, [pc, #40]	@ (8007b20 <HAL_RCC_ClockConfig+0x368>)
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	4618      	mov	r0, r3
 8007afc:	f7fc f894 	bl	8003c28 <HAL_InitTick>
 8007b00:	4603      	mov	r3, r0
 8007b02:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8007b04:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b06:	4618      	mov	r0, r3
 8007b08:	3718      	adds	r7, #24
 8007b0a:	46bd      	mov	sp, r7
 8007b0c:	bd80      	pop	{r7, pc}
 8007b0e:	bf00      	nop
 8007b10:	58024400 	.word	0x58024400
 8007b14:	0800eff8 	.word	0x0800eff8
 8007b18:	24000010 	.word	0x24000010
 8007b1c:	2400000c 	.word	0x2400000c
 8007b20:	24000014 	.word	0x24000014

08007b24 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007b24:	b480      	push	{r7}
 8007b26:	b089      	sub	sp, #36	@ 0x24
 8007b28:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007b2a:	4bb3      	ldr	r3, [pc, #716]	@ (8007df8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007b2c:	691b      	ldr	r3, [r3, #16]
 8007b2e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007b32:	2b18      	cmp	r3, #24
 8007b34:	f200 8155 	bhi.w	8007de2 <HAL_RCC_GetSysClockFreq+0x2be>
 8007b38:	a201      	add	r2, pc, #4	@ (adr r2, 8007b40 <HAL_RCC_GetSysClockFreq+0x1c>)
 8007b3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b3e:	bf00      	nop
 8007b40:	08007ba5 	.word	0x08007ba5
 8007b44:	08007de3 	.word	0x08007de3
 8007b48:	08007de3 	.word	0x08007de3
 8007b4c:	08007de3 	.word	0x08007de3
 8007b50:	08007de3 	.word	0x08007de3
 8007b54:	08007de3 	.word	0x08007de3
 8007b58:	08007de3 	.word	0x08007de3
 8007b5c:	08007de3 	.word	0x08007de3
 8007b60:	08007bcb 	.word	0x08007bcb
 8007b64:	08007de3 	.word	0x08007de3
 8007b68:	08007de3 	.word	0x08007de3
 8007b6c:	08007de3 	.word	0x08007de3
 8007b70:	08007de3 	.word	0x08007de3
 8007b74:	08007de3 	.word	0x08007de3
 8007b78:	08007de3 	.word	0x08007de3
 8007b7c:	08007de3 	.word	0x08007de3
 8007b80:	08007bd1 	.word	0x08007bd1
 8007b84:	08007de3 	.word	0x08007de3
 8007b88:	08007de3 	.word	0x08007de3
 8007b8c:	08007de3 	.word	0x08007de3
 8007b90:	08007de3 	.word	0x08007de3
 8007b94:	08007de3 	.word	0x08007de3
 8007b98:	08007de3 	.word	0x08007de3
 8007b9c:	08007de3 	.word	0x08007de3
 8007ba0:	08007bd7 	.word	0x08007bd7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007ba4:	4b94      	ldr	r3, [pc, #592]	@ (8007df8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	f003 0320 	and.w	r3, r3, #32
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d009      	beq.n	8007bc4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007bb0:	4b91      	ldr	r3, [pc, #580]	@ (8007df8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	08db      	lsrs	r3, r3, #3
 8007bb6:	f003 0303 	and.w	r3, r3, #3
 8007bba:	4a90      	ldr	r2, [pc, #576]	@ (8007dfc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007bbc:	fa22 f303 	lsr.w	r3, r2, r3
 8007bc0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8007bc2:	e111      	b.n	8007de8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8007bc4:	4b8d      	ldr	r3, [pc, #564]	@ (8007dfc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007bc6:	61bb      	str	r3, [r7, #24]
      break;
 8007bc8:	e10e      	b.n	8007de8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8007bca:	4b8d      	ldr	r3, [pc, #564]	@ (8007e00 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8007bcc:	61bb      	str	r3, [r7, #24]
      break;
 8007bce:	e10b      	b.n	8007de8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8007bd0:	4b8c      	ldr	r3, [pc, #560]	@ (8007e04 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8007bd2:	61bb      	str	r3, [r7, #24]
      break;
 8007bd4:	e108      	b.n	8007de8 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007bd6:	4b88      	ldr	r3, [pc, #544]	@ (8007df8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007bd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007bda:	f003 0303 	and.w	r3, r3, #3
 8007bde:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8007be0:	4b85      	ldr	r3, [pc, #532]	@ (8007df8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007be2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007be4:	091b      	lsrs	r3, r3, #4
 8007be6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007bea:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8007bec:	4b82      	ldr	r3, [pc, #520]	@ (8007df8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007bee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bf0:	f003 0301 	and.w	r3, r3, #1
 8007bf4:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8007bf6:	4b80      	ldr	r3, [pc, #512]	@ (8007df8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007bf8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007bfa:	08db      	lsrs	r3, r3, #3
 8007bfc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007c00:	68fa      	ldr	r2, [r7, #12]
 8007c02:	fb02 f303 	mul.w	r3, r2, r3
 8007c06:	ee07 3a90 	vmov	s15, r3
 8007c0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c0e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8007c12:	693b      	ldr	r3, [r7, #16]
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	f000 80e1 	beq.w	8007ddc <HAL_RCC_GetSysClockFreq+0x2b8>
 8007c1a:	697b      	ldr	r3, [r7, #20]
 8007c1c:	2b02      	cmp	r3, #2
 8007c1e:	f000 8083 	beq.w	8007d28 <HAL_RCC_GetSysClockFreq+0x204>
 8007c22:	697b      	ldr	r3, [r7, #20]
 8007c24:	2b02      	cmp	r3, #2
 8007c26:	f200 80a1 	bhi.w	8007d6c <HAL_RCC_GetSysClockFreq+0x248>
 8007c2a:	697b      	ldr	r3, [r7, #20]
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d003      	beq.n	8007c38 <HAL_RCC_GetSysClockFreq+0x114>
 8007c30:	697b      	ldr	r3, [r7, #20]
 8007c32:	2b01      	cmp	r3, #1
 8007c34:	d056      	beq.n	8007ce4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8007c36:	e099      	b.n	8007d6c <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007c38:	4b6f      	ldr	r3, [pc, #444]	@ (8007df8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	f003 0320 	and.w	r3, r3, #32
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d02d      	beq.n	8007ca0 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007c44:	4b6c      	ldr	r3, [pc, #432]	@ (8007df8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	08db      	lsrs	r3, r3, #3
 8007c4a:	f003 0303 	and.w	r3, r3, #3
 8007c4e:	4a6b      	ldr	r2, [pc, #428]	@ (8007dfc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007c50:	fa22 f303 	lsr.w	r3, r2, r3
 8007c54:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	ee07 3a90 	vmov	s15, r3
 8007c5c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c60:	693b      	ldr	r3, [r7, #16]
 8007c62:	ee07 3a90 	vmov	s15, r3
 8007c66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c6a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c6e:	4b62      	ldr	r3, [pc, #392]	@ (8007df8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007c70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c76:	ee07 3a90 	vmov	s15, r3
 8007c7a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c7e:	ed97 6a02 	vldr	s12, [r7, #8]
 8007c82:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8007e08 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007c86:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c8a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c8e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007c92:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c9a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8007c9e:	e087      	b.n	8007db0 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007ca0:	693b      	ldr	r3, [r7, #16]
 8007ca2:	ee07 3a90 	vmov	s15, r3
 8007ca6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007caa:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8007e0c <HAL_RCC_GetSysClockFreq+0x2e8>
 8007cae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007cb2:	4b51      	ldr	r3, [pc, #324]	@ (8007df8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007cb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007cb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007cba:	ee07 3a90 	vmov	s15, r3
 8007cbe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007cc2:	ed97 6a02 	vldr	s12, [r7, #8]
 8007cc6:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8007e08 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007cca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007cce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007cd2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007cd6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007cda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007cde:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007ce2:	e065      	b.n	8007db0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007ce4:	693b      	ldr	r3, [r7, #16]
 8007ce6:	ee07 3a90 	vmov	s15, r3
 8007cea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007cee:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8007e10 <HAL_RCC_GetSysClockFreq+0x2ec>
 8007cf2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007cf6:	4b40      	ldr	r3, [pc, #256]	@ (8007df8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007cf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007cfa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007cfe:	ee07 3a90 	vmov	s15, r3
 8007d02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d06:	ed97 6a02 	vldr	s12, [r7, #8]
 8007d0a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8007e08 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007d0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007d12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007d16:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007d1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d22:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007d26:	e043      	b.n	8007db0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007d28:	693b      	ldr	r3, [r7, #16]
 8007d2a:	ee07 3a90 	vmov	s15, r3
 8007d2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d32:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8007e14 <HAL_RCC_GetSysClockFreq+0x2f0>
 8007d36:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007d3a:	4b2f      	ldr	r3, [pc, #188]	@ (8007df8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007d3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d42:	ee07 3a90 	vmov	s15, r3
 8007d46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d4a:	ed97 6a02 	vldr	s12, [r7, #8]
 8007d4e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8007e08 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007d52:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007d56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007d5a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007d5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d66:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007d6a:	e021      	b.n	8007db0 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007d6c:	693b      	ldr	r3, [r7, #16]
 8007d6e:	ee07 3a90 	vmov	s15, r3
 8007d72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d76:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8007e10 <HAL_RCC_GetSysClockFreq+0x2ec>
 8007d7a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007d7e:	4b1e      	ldr	r3, [pc, #120]	@ (8007df8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d86:	ee07 3a90 	vmov	s15, r3
 8007d8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d8e:	ed97 6a02 	vldr	s12, [r7, #8]
 8007d92:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8007e08 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007d96:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007d9a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007d9e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007da2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007da6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007daa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007dae:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8007db0:	4b11      	ldr	r3, [pc, #68]	@ (8007df8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007db2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007db4:	0a5b      	lsrs	r3, r3, #9
 8007db6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007dba:	3301      	adds	r3, #1
 8007dbc:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8007dbe:	683b      	ldr	r3, [r7, #0]
 8007dc0:	ee07 3a90 	vmov	s15, r3
 8007dc4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007dc8:	edd7 6a07 	vldr	s13, [r7, #28]
 8007dcc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007dd0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007dd4:	ee17 3a90 	vmov	r3, s15
 8007dd8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8007dda:	e005      	b.n	8007de8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8007ddc:	2300      	movs	r3, #0
 8007dde:	61bb      	str	r3, [r7, #24]
      break;
 8007de0:	e002      	b.n	8007de8 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8007de2:	4b07      	ldr	r3, [pc, #28]	@ (8007e00 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8007de4:	61bb      	str	r3, [r7, #24]
      break;
 8007de6:	bf00      	nop
  }

  return sysclockfreq;
 8007de8:	69bb      	ldr	r3, [r7, #24]
}
 8007dea:	4618      	mov	r0, r3
 8007dec:	3724      	adds	r7, #36	@ 0x24
 8007dee:	46bd      	mov	sp, r7
 8007df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007df4:	4770      	bx	lr
 8007df6:	bf00      	nop
 8007df8:	58024400 	.word	0x58024400
 8007dfc:	03d09000 	.word	0x03d09000
 8007e00:	003d0900 	.word	0x003d0900
 8007e04:	007f2815 	.word	0x007f2815
 8007e08:	46000000 	.word	0x46000000
 8007e0c:	4c742400 	.word	0x4c742400
 8007e10:	4a742400 	.word	0x4a742400
 8007e14:	4afe502a 	.word	0x4afe502a

08007e18 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007e18:	b580      	push	{r7, lr}
 8007e1a:	b082      	sub	sp, #8
 8007e1c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8007e1e:	f7ff fe81 	bl	8007b24 <HAL_RCC_GetSysClockFreq>
 8007e22:	4602      	mov	r2, r0
 8007e24:	4b10      	ldr	r3, [pc, #64]	@ (8007e68 <HAL_RCC_GetHCLKFreq+0x50>)
 8007e26:	699b      	ldr	r3, [r3, #24]
 8007e28:	0a1b      	lsrs	r3, r3, #8
 8007e2a:	f003 030f 	and.w	r3, r3, #15
 8007e2e:	490f      	ldr	r1, [pc, #60]	@ (8007e6c <HAL_RCC_GetHCLKFreq+0x54>)
 8007e30:	5ccb      	ldrb	r3, [r1, r3]
 8007e32:	f003 031f 	and.w	r3, r3, #31
 8007e36:	fa22 f303 	lsr.w	r3, r2, r3
 8007e3a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007e3c:	4b0a      	ldr	r3, [pc, #40]	@ (8007e68 <HAL_RCC_GetHCLKFreq+0x50>)
 8007e3e:	699b      	ldr	r3, [r3, #24]
 8007e40:	f003 030f 	and.w	r3, r3, #15
 8007e44:	4a09      	ldr	r2, [pc, #36]	@ (8007e6c <HAL_RCC_GetHCLKFreq+0x54>)
 8007e46:	5cd3      	ldrb	r3, [r2, r3]
 8007e48:	f003 031f 	and.w	r3, r3, #31
 8007e4c:	687a      	ldr	r2, [r7, #4]
 8007e4e:	fa22 f303 	lsr.w	r3, r2, r3
 8007e52:	4a07      	ldr	r2, [pc, #28]	@ (8007e70 <HAL_RCC_GetHCLKFreq+0x58>)
 8007e54:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8007e56:	4a07      	ldr	r2, [pc, #28]	@ (8007e74 <HAL_RCC_GetHCLKFreq+0x5c>)
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8007e5c:	4b04      	ldr	r3, [pc, #16]	@ (8007e70 <HAL_RCC_GetHCLKFreq+0x58>)
 8007e5e:	681b      	ldr	r3, [r3, #0]
}
 8007e60:	4618      	mov	r0, r3
 8007e62:	3708      	adds	r7, #8
 8007e64:	46bd      	mov	sp, r7
 8007e66:	bd80      	pop	{r7, pc}
 8007e68:	58024400 	.word	0x58024400
 8007e6c:	0800eff8 	.word	0x0800eff8
 8007e70:	24000010 	.word	0x24000010
 8007e74:	2400000c 	.word	0x2400000c

08007e78 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007e78:	b580      	push	{r7, lr}
 8007e7a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8007e7c:	f7ff ffcc 	bl	8007e18 <HAL_RCC_GetHCLKFreq>
 8007e80:	4602      	mov	r2, r0
 8007e82:	4b06      	ldr	r3, [pc, #24]	@ (8007e9c <HAL_RCC_GetPCLK1Freq+0x24>)
 8007e84:	69db      	ldr	r3, [r3, #28]
 8007e86:	091b      	lsrs	r3, r3, #4
 8007e88:	f003 0307 	and.w	r3, r3, #7
 8007e8c:	4904      	ldr	r1, [pc, #16]	@ (8007ea0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007e8e:	5ccb      	ldrb	r3, [r1, r3]
 8007e90:	f003 031f 	and.w	r3, r3, #31
 8007e94:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8007e98:	4618      	mov	r0, r3
 8007e9a:	bd80      	pop	{r7, pc}
 8007e9c:	58024400 	.word	0x58024400
 8007ea0:	0800eff8 	.word	0x0800eff8

08007ea4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007ea4:	b580      	push	{r7, lr}
 8007ea6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8007ea8:	f7ff ffb6 	bl	8007e18 <HAL_RCC_GetHCLKFreq>
 8007eac:	4602      	mov	r2, r0
 8007eae:	4b06      	ldr	r3, [pc, #24]	@ (8007ec8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007eb0:	69db      	ldr	r3, [r3, #28]
 8007eb2:	0a1b      	lsrs	r3, r3, #8
 8007eb4:	f003 0307 	and.w	r3, r3, #7
 8007eb8:	4904      	ldr	r1, [pc, #16]	@ (8007ecc <HAL_RCC_GetPCLK2Freq+0x28>)
 8007eba:	5ccb      	ldrb	r3, [r1, r3]
 8007ebc:	f003 031f 	and.w	r3, r3, #31
 8007ec0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8007ec4:	4618      	mov	r0, r3
 8007ec6:	bd80      	pop	{r7, pc}
 8007ec8:	58024400 	.word	0x58024400
 8007ecc:	0800eff8 	.word	0x0800eff8

08007ed0 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007ed0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007ed4:	b0c6      	sub	sp, #280	@ 0x118
 8007ed6:	af00      	add	r7, sp, #0
 8007ed8:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007edc:	2300      	movs	r3, #0
 8007ede:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007ee2:	2300      	movs	r3, #0
 8007ee4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007ee8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007eec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ef0:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8007ef4:	2500      	movs	r5, #0
 8007ef6:	ea54 0305 	orrs.w	r3, r4, r5
 8007efa:	d049      	beq.n	8007f90 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8007efc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f00:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007f02:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007f06:	d02f      	beq.n	8007f68 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8007f08:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007f0c:	d828      	bhi.n	8007f60 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8007f0e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007f12:	d01a      	beq.n	8007f4a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8007f14:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007f18:	d822      	bhi.n	8007f60 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d003      	beq.n	8007f26 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8007f1e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007f22:	d007      	beq.n	8007f34 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8007f24:	e01c      	b.n	8007f60 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007f26:	4bab      	ldr	r3, [pc, #684]	@ (80081d4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007f28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f2a:	4aaa      	ldr	r2, [pc, #680]	@ (80081d4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007f2c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007f30:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007f32:	e01a      	b.n	8007f6a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007f34:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f38:	3308      	adds	r3, #8
 8007f3a:	2102      	movs	r1, #2
 8007f3c:	4618      	mov	r0, r3
 8007f3e:	f001 fc25 	bl	800978c <RCCEx_PLL2_Config>
 8007f42:	4603      	mov	r3, r0
 8007f44:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007f48:	e00f      	b.n	8007f6a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007f4a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f4e:	3328      	adds	r3, #40	@ 0x28
 8007f50:	2102      	movs	r1, #2
 8007f52:	4618      	mov	r0, r3
 8007f54:	f001 fccc 	bl	80098f0 <RCCEx_PLL3_Config>
 8007f58:	4603      	mov	r3, r0
 8007f5a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007f5e:	e004      	b.n	8007f6a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007f60:	2301      	movs	r3, #1
 8007f62:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007f66:	e000      	b.n	8007f6a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8007f68:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007f6a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d10a      	bne.n	8007f88 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8007f72:	4b98      	ldr	r3, [pc, #608]	@ (80081d4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007f74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007f76:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8007f7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f7e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007f80:	4a94      	ldr	r2, [pc, #592]	@ (80081d4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007f82:	430b      	orrs	r3, r1
 8007f84:	6513      	str	r3, [r2, #80]	@ 0x50
 8007f86:	e003      	b.n	8007f90 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f88:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007f8c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007f90:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f98:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8007f9c:	f04f 0900 	mov.w	r9, #0
 8007fa0:	ea58 0309 	orrs.w	r3, r8, r9
 8007fa4:	d047      	beq.n	8008036 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8007fa6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007faa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007fac:	2b04      	cmp	r3, #4
 8007fae:	d82a      	bhi.n	8008006 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8007fb0:	a201      	add	r2, pc, #4	@ (adr r2, 8007fb8 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8007fb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fb6:	bf00      	nop
 8007fb8:	08007fcd 	.word	0x08007fcd
 8007fbc:	08007fdb 	.word	0x08007fdb
 8007fc0:	08007ff1 	.word	0x08007ff1
 8007fc4:	0800800f 	.word	0x0800800f
 8007fc8:	0800800f 	.word	0x0800800f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007fcc:	4b81      	ldr	r3, [pc, #516]	@ (80081d4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007fce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fd0:	4a80      	ldr	r2, [pc, #512]	@ (80081d4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007fd2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007fd6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007fd8:	e01a      	b.n	8008010 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007fda:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007fde:	3308      	adds	r3, #8
 8007fe0:	2100      	movs	r1, #0
 8007fe2:	4618      	mov	r0, r3
 8007fe4:	f001 fbd2 	bl	800978c <RCCEx_PLL2_Config>
 8007fe8:	4603      	mov	r3, r0
 8007fea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007fee:	e00f      	b.n	8008010 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007ff0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ff4:	3328      	adds	r3, #40	@ 0x28
 8007ff6:	2100      	movs	r1, #0
 8007ff8:	4618      	mov	r0, r3
 8007ffa:	f001 fc79 	bl	80098f0 <RCCEx_PLL3_Config>
 8007ffe:	4603      	mov	r3, r0
 8008000:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008004:	e004      	b.n	8008010 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008006:	2301      	movs	r3, #1
 8008008:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800800c:	e000      	b.n	8008010 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800800e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008010:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008014:	2b00      	cmp	r3, #0
 8008016:	d10a      	bne.n	800802e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008018:	4b6e      	ldr	r3, [pc, #440]	@ (80081d4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800801a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800801c:	f023 0107 	bic.w	r1, r3, #7
 8008020:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008024:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008026:	4a6b      	ldr	r2, [pc, #428]	@ (80081d4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8008028:	430b      	orrs	r3, r1
 800802a:	6513      	str	r3, [r2, #80]	@ 0x50
 800802c:	e003      	b.n	8008036 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800802e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008032:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8008036:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800803a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800803e:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 8008042:	f04f 0b00 	mov.w	fp, #0
 8008046:	ea5a 030b 	orrs.w	r3, sl, fp
 800804a:	d05b      	beq.n	8008104 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800804c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008050:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008054:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8008058:	d03b      	beq.n	80080d2 <HAL_RCCEx_PeriphCLKConfig+0x202>
 800805a:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800805e:	d834      	bhi.n	80080ca <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8008060:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008064:	d037      	beq.n	80080d6 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8008066:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800806a:	d82e      	bhi.n	80080ca <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800806c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8008070:	d033      	beq.n	80080da <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8008072:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8008076:	d828      	bhi.n	80080ca <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8008078:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800807c:	d01a      	beq.n	80080b4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800807e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008082:	d822      	bhi.n	80080ca <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8008084:	2b00      	cmp	r3, #0
 8008086:	d003      	beq.n	8008090 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8008088:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800808c:	d007      	beq.n	800809e <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800808e:	e01c      	b.n	80080ca <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008090:	4b50      	ldr	r3, [pc, #320]	@ (80081d4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8008092:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008094:	4a4f      	ldr	r2, [pc, #316]	@ (80081d4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8008096:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800809a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800809c:	e01e      	b.n	80080dc <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800809e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080a2:	3308      	adds	r3, #8
 80080a4:	2100      	movs	r1, #0
 80080a6:	4618      	mov	r0, r3
 80080a8:	f001 fb70 	bl	800978c <RCCEx_PLL2_Config>
 80080ac:	4603      	mov	r3, r0
 80080ae:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80080b2:	e013      	b.n	80080dc <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80080b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080b8:	3328      	adds	r3, #40	@ 0x28
 80080ba:	2100      	movs	r1, #0
 80080bc:	4618      	mov	r0, r3
 80080be:	f001 fc17 	bl	80098f0 <RCCEx_PLL3_Config>
 80080c2:	4603      	mov	r3, r0
 80080c4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80080c8:	e008      	b.n	80080dc <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80080ca:	2301      	movs	r3, #1
 80080cc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80080d0:	e004      	b.n	80080dc <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80080d2:	bf00      	nop
 80080d4:	e002      	b.n	80080dc <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80080d6:	bf00      	nop
 80080d8:	e000      	b.n	80080dc <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80080da:	bf00      	nop
    }

    if (ret == HAL_OK)
 80080dc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d10b      	bne.n	80080fc <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80080e4:	4b3b      	ldr	r3, [pc, #236]	@ (80081d4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80080e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80080e8:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80080ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080f0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80080f4:	4a37      	ldr	r2, [pc, #220]	@ (80081d4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80080f6:	430b      	orrs	r3, r1
 80080f8:	6593      	str	r3, [r2, #88]	@ 0x58
 80080fa:	e003      	b.n	8008104 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80080fc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008100:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8008104:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800810c:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8008110:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8008114:	2300      	movs	r3, #0
 8008116:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800811a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800811e:	460b      	mov	r3, r1
 8008120:	4313      	orrs	r3, r2
 8008122:	d05d      	beq.n	80081e0 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8008124:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008128:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800812c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8008130:	d03b      	beq.n	80081aa <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8008132:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8008136:	d834      	bhi.n	80081a2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8008138:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800813c:	d037      	beq.n	80081ae <HAL_RCCEx_PeriphCLKConfig+0x2de>
 800813e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008142:	d82e      	bhi.n	80081a2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8008144:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008148:	d033      	beq.n	80081b2 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 800814a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800814e:	d828      	bhi.n	80081a2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8008150:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008154:	d01a      	beq.n	800818c <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8008156:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800815a:	d822      	bhi.n	80081a2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800815c:	2b00      	cmp	r3, #0
 800815e:	d003      	beq.n	8008168 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8008160:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008164:	d007      	beq.n	8008176 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8008166:	e01c      	b.n	80081a2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008168:	4b1a      	ldr	r3, [pc, #104]	@ (80081d4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800816a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800816c:	4a19      	ldr	r2, [pc, #100]	@ (80081d4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800816e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008172:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008174:	e01e      	b.n	80081b4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008176:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800817a:	3308      	adds	r3, #8
 800817c:	2100      	movs	r1, #0
 800817e:	4618      	mov	r0, r3
 8008180:	f001 fb04 	bl	800978c <RCCEx_PLL2_Config>
 8008184:	4603      	mov	r3, r0
 8008186:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800818a:	e013      	b.n	80081b4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800818c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008190:	3328      	adds	r3, #40	@ 0x28
 8008192:	2100      	movs	r1, #0
 8008194:	4618      	mov	r0, r3
 8008196:	f001 fbab 	bl	80098f0 <RCCEx_PLL3_Config>
 800819a:	4603      	mov	r3, r0
 800819c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80081a0:	e008      	b.n	80081b4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80081a2:	2301      	movs	r3, #1
 80081a4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80081a8:	e004      	b.n	80081b4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 80081aa:	bf00      	nop
 80081ac:	e002      	b.n	80081b4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 80081ae:	bf00      	nop
 80081b0:	e000      	b.n	80081b4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 80081b2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80081b4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d10d      	bne.n	80081d8 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80081bc:	4b05      	ldr	r3, [pc, #20]	@ (80081d4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80081be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80081c0:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80081c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081c8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80081cc:	4a01      	ldr	r2, [pc, #4]	@ (80081d4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80081ce:	430b      	orrs	r3, r1
 80081d0:	6593      	str	r3, [r2, #88]	@ 0x58
 80081d2:	e005      	b.n	80081e0 <HAL_RCCEx_PeriphCLKConfig+0x310>
 80081d4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80081d8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80081dc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80081e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081e8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80081ec:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80081f0:	2300      	movs	r3, #0
 80081f2:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80081f6:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80081fa:	460b      	mov	r3, r1
 80081fc:	4313      	orrs	r3, r2
 80081fe:	d03a      	beq.n	8008276 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8008200:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008204:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008206:	2b30      	cmp	r3, #48	@ 0x30
 8008208:	d01f      	beq.n	800824a <HAL_RCCEx_PeriphCLKConfig+0x37a>
 800820a:	2b30      	cmp	r3, #48	@ 0x30
 800820c:	d819      	bhi.n	8008242 <HAL_RCCEx_PeriphCLKConfig+0x372>
 800820e:	2b20      	cmp	r3, #32
 8008210:	d00c      	beq.n	800822c <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8008212:	2b20      	cmp	r3, #32
 8008214:	d815      	bhi.n	8008242 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8008216:	2b00      	cmp	r3, #0
 8008218:	d019      	beq.n	800824e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800821a:	2b10      	cmp	r3, #16
 800821c:	d111      	bne.n	8008242 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800821e:	4baa      	ldr	r3, [pc, #680]	@ (80084c8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008220:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008222:	4aa9      	ldr	r2, [pc, #676]	@ (80084c8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008224:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008228:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800822a:	e011      	b.n	8008250 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800822c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008230:	3308      	adds	r3, #8
 8008232:	2102      	movs	r1, #2
 8008234:	4618      	mov	r0, r3
 8008236:	f001 faa9 	bl	800978c <RCCEx_PLL2_Config>
 800823a:	4603      	mov	r3, r0
 800823c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8008240:	e006      	b.n	8008250 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8008242:	2301      	movs	r3, #1
 8008244:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008248:	e002      	b.n	8008250 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800824a:	bf00      	nop
 800824c:	e000      	b.n	8008250 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800824e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008250:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008254:	2b00      	cmp	r3, #0
 8008256:	d10a      	bne.n	800826e <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8008258:	4b9b      	ldr	r3, [pc, #620]	@ (80084c8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800825a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800825c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8008260:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008264:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008266:	4a98      	ldr	r2, [pc, #608]	@ (80084c8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008268:	430b      	orrs	r3, r1
 800826a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800826c:	e003      	b.n	8008276 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800826e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008272:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8008276:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800827a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800827e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8008282:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008286:	2300      	movs	r3, #0
 8008288:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800828c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8008290:	460b      	mov	r3, r1
 8008292:	4313      	orrs	r3, r2
 8008294:	d051      	beq.n	800833a <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8008296:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800829a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800829c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80082a0:	d035      	beq.n	800830e <HAL_RCCEx_PeriphCLKConfig+0x43e>
 80082a2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80082a6:	d82e      	bhi.n	8008306 <HAL_RCCEx_PeriphCLKConfig+0x436>
 80082a8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80082ac:	d031      	beq.n	8008312 <HAL_RCCEx_PeriphCLKConfig+0x442>
 80082ae:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80082b2:	d828      	bhi.n	8008306 <HAL_RCCEx_PeriphCLKConfig+0x436>
 80082b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80082b8:	d01a      	beq.n	80082f0 <HAL_RCCEx_PeriphCLKConfig+0x420>
 80082ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80082be:	d822      	bhi.n	8008306 <HAL_RCCEx_PeriphCLKConfig+0x436>
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d003      	beq.n	80082cc <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 80082c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80082c8:	d007      	beq.n	80082da <HAL_RCCEx_PeriphCLKConfig+0x40a>
 80082ca:	e01c      	b.n	8008306 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80082cc:	4b7e      	ldr	r3, [pc, #504]	@ (80084c8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80082ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082d0:	4a7d      	ldr	r2, [pc, #500]	@ (80084c8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80082d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80082d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80082d8:	e01c      	b.n	8008314 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80082da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082de:	3308      	adds	r3, #8
 80082e0:	2100      	movs	r1, #0
 80082e2:	4618      	mov	r0, r3
 80082e4:	f001 fa52 	bl	800978c <RCCEx_PLL2_Config>
 80082e8:	4603      	mov	r3, r0
 80082ea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80082ee:	e011      	b.n	8008314 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80082f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082f4:	3328      	adds	r3, #40	@ 0x28
 80082f6:	2100      	movs	r1, #0
 80082f8:	4618      	mov	r0, r3
 80082fa:	f001 faf9 	bl	80098f0 <RCCEx_PLL3_Config>
 80082fe:	4603      	mov	r3, r0
 8008300:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8008304:	e006      	b.n	8008314 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008306:	2301      	movs	r3, #1
 8008308:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800830c:	e002      	b.n	8008314 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800830e:	bf00      	nop
 8008310:	e000      	b.n	8008314 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8008312:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008314:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008318:	2b00      	cmp	r3, #0
 800831a:	d10a      	bne.n	8008332 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800831c:	4b6a      	ldr	r3, [pc, #424]	@ (80084c8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800831e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008320:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8008324:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008328:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800832a:	4a67      	ldr	r2, [pc, #412]	@ (80084c8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800832c:	430b      	orrs	r3, r1
 800832e:	6513      	str	r3, [r2, #80]	@ 0x50
 8008330:	e003      	b.n	800833a <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008332:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008336:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800833a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800833e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008342:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8008346:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800834a:	2300      	movs	r3, #0
 800834c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008350:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8008354:	460b      	mov	r3, r1
 8008356:	4313      	orrs	r3, r2
 8008358:	d053      	beq.n	8008402 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800835a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800835e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008360:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008364:	d033      	beq.n	80083ce <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 8008366:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800836a:	d82c      	bhi.n	80083c6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800836c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008370:	d02f      	beq.n	80083d2 <HAL_RCCEx_PeriphCLKConfig+0x502>
 8008372:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008376:	d826      	bhi.n	80083c6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8008378:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800837c:	d02b      	beq.n	80083d6 <HAL_RCCEx_PeriphCLKConfig+0x506>
 800837e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008382:	d820      	bhi.n	80083c6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8008384:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008388:	d012      	beq.n	80083b0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800838a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800838e:	d81a      	bhi.n	80083c6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8008390:	2b00      	cmp	r3, #0
 8008392:	d022      	beq.n	80083da <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8008394:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008398:	d115      	bne.n	80083c6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800839a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800839e:	3308      	adds	r3, #8
 80083a0:	2101      	movs	r1, #1
 80083a2:	4618      	mov	r0, r3
 80083a4:	f001 f9f2 	bl	800978c <RCCEx_PLL2_Config>
 80083a8:	4603      	mov	r3, r0
 80083aa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80083ae:	e015      	b.n	80083dc <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80083b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80083b4:	3328      	adds	r3, #40	@ 0x28
 80083b6:	2101      	movs	r1, #1
 80083b8:	4618      	mov	r0, r3
 80083ba:	f001 fa99 	bl	80098f0 <RCCEx_PLL3_Config>
 80083be:	4603      	mov	r3, r0
 80083c0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80083c4:	e00a      	b.n	80083dc <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80083c6:	2301      	movs	r3, #1
 80083c8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80083cc:	e006      	b.n	80083dc <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80083ce:	bf00      	nop
 80083d0:	e004      	b.n	80083dc <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80083d2:	bf00      	nop
 80083d4:	e002      	b.n	80083dc <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80083d6:	bf00      	nop
 80083d8:	e000      	b.n	80083dc <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80083da:	bf00      	nop
    }

    if (ret == HAL_OK)
 80083dc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d10a      	bne.n	80083fa <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80083e4:	4b38      	ldr	r3, [pc, #224]	@ (80084c8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80083e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80083e8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80083ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80083f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80083f2:	4a35      	ldr	r2, [pc, #212]	@ (80084c8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80083f4:	430b      	orrs	r3, r1
 80083f6:	6513      	str	r3, [r2, #80]	@ 0x50
 80083f8:	e003      	b.n	8008402 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80083fa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80083fe:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8008402:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008406:	e9d3 2300 	ldrd	r2, r3, [r3]
 800840a:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800840e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008412:	2300      	movs	r3, #0
 8008414:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8008418:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800841c:	460b      	mov	r3, r1
 800841e:	4313      	orrs	r3, r2
 8008420:	d058      	beq.n	80084d4 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8008422:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008426:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800842a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800842e:	d033      	beq.n	8008498 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8008430:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008434:	d82c      	bhi.n	8008490 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8008436:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800843a:	d02f      	beq.n	800849c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 800843c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008440:	d826      	bhi.n	8008490 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8008442:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008446:	d02b      	beq.n	80084a0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8008448:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800844c:	d820      	bhi.n	8008490 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800844e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008452:	d012      	beq.n	800847a <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8008454:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008458:	d81a      	bhi.n	8008490 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800845a:	2b00      	cmp	r3, #0
 800845c:	d022      	beq.n	80084a4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800845e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008462:	d115      	bne.n	8008490 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008464:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008468:	3308      	adds	r3, #8
 800846a:	2101      	movs	r1, #1
 800846c:	4618      	mov	r0, r3
 800846e:	f001 f98d 	bl	800978c <RCCEx_PLL2_Config>
 8008472:	4603      	mov	r3, r0
 8008474:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8008478:	e015      	b.n	80084a6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800847a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800847e:	3328      	adds	r3, #40	@ 0x28
 8008480:	2101      	movs	r1, #1
 8008482:	4618      	mov	r0, r3
 8008484:	f001 fa34 	bl	80098f0 <RCCEx_PLL3_Config>
 8008488:	4603      	mov	r3, r0
 800848a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800848e:	e00a      	b.n	80084a6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8008490:	2301      	movs	r3, #1
 8008492:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008496:	e006      	b.n	80084a6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8008498:	bf00      	nop
 800849a:	e004      	b.n	80084a6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800849c:	bf00      	nop
 800849e:	e002      	b.n	80084a6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80084a0:	bf00      	nop
 80084a2:	e000      	b.n	80084a6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80084a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80084a6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d10e      	bne.n	80084cc <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80084ae:	4b06      	ldr	r3, [pc, #24]	@ (80084c8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80084b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80084b2:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80084b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80084ba:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80084be:	4a02      	ldr	r2, [pc, #8]	@ (80084c8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80084c0:	430b      	orrs	r3, r1
 80084c2:	6593      	str	r3, [r2, #88]	@ 0x58
 80084c4:	e006      	b.n	80084d4 <HAL_RCCEx_PeriphCLKConfig+0x604>
 80084c6:	bf00      	nop
 80084c8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80084cc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80084d0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80084d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80084d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084dc:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80084e0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80084e4:	2300      	movs	r3, #0
 80084e6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80084ea:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80084ee:	460b      	mov	r3, r1
 80084f0:	4313      	orrs	r3, r2
 80084f2:	d037      	beq.n	8008564 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80084f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80084f8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80084fa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80084fe:	d00e      	beq.n	800851e <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8008500:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008504:	d816      	bhi.n	8008534 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8008506:	2b00      	cmp	r3, #0
 8008508:	d018      	beq.n	800853c <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800850a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800850e:	d111      	bne.n	8008534 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008510:	4bc4      	ldr	r3, [pc, #784]	@ (8008824 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008512:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008514:	4ac3      	ldr	r2, [pc, #780]	@ (8008824 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008516:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800851a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800851c:	e00f      	b.n	800853e <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800851e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008522:	3308      	adds	r3, #8
 8008524:	2101      	movs	r1, #1
 8008526:	4618      	mov	r0, r3
 8008528:	f001 f930 	bl	800978c <RCCEx_PLL2_Config>
 800852c:	4603      	mov	r3, r0
 800852e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8008532:	e004      	b.n	800853e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008534:	2301      	movs	r3, #1
 8008536:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800853a:	e000      	b.n	800853e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 800853c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800853e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008542:	2b00      	cmp	r3, #0
 8008544:	d10a      	bne.n	800855c <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8008546:	4bb7      	ldr	r3, [pc, #732]	@ (8008824 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008548:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800854a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800854e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008552:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008554:	4ab3      	ldr	r2, [pc, #716]	@ (8008824 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008556:	430b      	orrs	r3, r1
 8008558:	6513      	str	r3, [r2, #80]	@ 0x50
 800855a:	e003      	b.n	8008564 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800855c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008560:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8008564:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008568:	e9d3 2300 	ldrd	r2, r3, [r3]
 800856c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8008570:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008574:	2300      	movs	r3, #0
 8008576:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800857a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800857e:	460b      	mov	r3, r1
 8008580:	4313      	orrs	r3, r2
 8008582:	d039      	beq.n	80085f8 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8008584:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008588:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800858a:	2b03      	cmp	r3, #3
 800858c:	d81c      	bhi.n	80085c8 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 800858e:	a201      	add	r2, pc, #4	@ (adr r2, 8008594 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8008590:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008594:	080085d1 	.word	0x080085d1
 8008598:	080085a5 	.word	0x080085a5
 800859c:	080085b3 	.word	0x080085b3
 80085a0:	080085d1 	.word	0x080085d1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80085a4:	4b9f      	ldr	r3, [pc, #636]	@ (8008824 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80085a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085a8:	4a9e      	ldr	r2, [pc, #632]	@ (8008824 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80085aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80085ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80085b0:	e00f      	b.n	80085d2 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80085b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80085b6:	3308      	adds	r3, #8
 80085b8:	2102      	movs	r1, #2
 80085ba:	4618      	mov	r0, r3
 80085bc:	f001 f8e6 	bl	800978c <RCCEx_PLL2_Config>
 80085c0:	4603      	mov	r3, r0
 80085c2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 80085c6:	e004      	b.n	80085d2 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80085c8:	2301      	movs	r3, #1
 80085ca:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80085ce:	e000      	b.n	80085d2 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 80085d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80085d2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d10a      	bne.n	80085f0 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80085da:	4b92      	ldr	r3, [pc, #584]	@ (8008824 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80085dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80085de:	f023 0103 	bic.w	r1, r3, #3
 80085e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80085e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80085e8:	4a8e      	ldr	r2, [pc, #568]	@ (8008824 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80085ea:	430b      	orrs	r3, r1
 80085ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80085ee:	e003      	b.n	80085f8 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80085f0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80085f4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80085f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80085fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008600:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8008604:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008608:	2300      	movs	r3, #0
 800860a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800860e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008612:	460b      	mov	r3, r1
 8008614:	4313      	orrs	r3, r2
 8008616:	f000 8099 	beq.w	800874c <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800861a:	4b83      	ldr	r3, [pc, #524]	@ (8008828 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	4a82      	ldr	r2, [pc, #520]	@ (8008828 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8008620:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008624:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008626:	f7fb fb49 	bl	8003cbc <HAL_GetTick>
 800862a:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800862e:	e00b      	b.n	8008648 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008630:	f7fb fb44 	bl	8003cbc <HAL_GetTick>
 8008634:	4602      	mov	r2, r0
 8008636:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800863a:	1ad3      	subs	r3, r2, r3
 800863c:	2b64      	cmp	r3, #100	@ 0x64
 800863e:	d903      	bls.n	8008648 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8008640:	2303      	movs	r3, #3
 8008642:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008646:	e005      	b.n	8008654 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008648:	4b77      	ldr	r3, [pc, #476]	@ (8008828 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008650:	2b00      	cmp	r3, #0
 8008652:	d0ed      	beq.n	8008630 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8008654:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008658:	2b00      	cmp	r3, #0
 800865a:	d173      	bne.n	8008744 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800865c:	4b71      	ldr	r3, [pc, #452]	@ (8008824 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800865e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008660:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008664:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8008668:	4053      	eors	r3, r2
 800866a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800866e:	2b00      	cmp	r3, #0
 8008670:	d015      	beq.n	800869e <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008672:	4b6c      	ldr	r3, [pc, #432]	@ (8008824 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008674:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008676:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800867a:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800867e:	4b69      	ldr	r3, [pc, #420]	@ (8008824 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008680:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008682:	4a68      	ldr	r2, [pc, #416]	@ (8008824 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008684:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008688:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800868a:	4b66      	ldr	r3, [pc, #408]	@ (8008824 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800868c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800868e:	4a65      	ldr	r2, [pc, #404]	@ (8008824 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008690:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008694:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8008696:	4a63      	ldr	r2, [pc, #396]	@ (8008824 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008698:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800869c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800869e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80086a2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80086a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80086aa:	d118      	bne.n	80086de <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80086ac:	f7fb fb06 	bl	8003cbc <HAL_GetTick>
 80086b0:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80086b4:	e00d      	b.n	80086d2 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80086b6:	f7fb fb01 	bl	8003cbc <HAL_GetTick>
 80086ba:	4602      	mov	r2, r0
 80086bc:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80086c0:	1ad2      	subs	r2, r2, r3
 80086c2:	f241 3388 	movw	r3, #5000	@ 0x1388
 80086c6:	429a      	cmp	r2, r3
 80086c8:	d903      	bls.n	80086d2 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 80086ca:	2303      	movs	r3, #3
 80086cc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 80086d0:	e005      	b.n	80086de <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80086d2:	4b54      	ldr	r3, [pc, #336]	@ (8008824 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80086d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80086d6:	f003 0302 	and.w	r3, r3, #2
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d0eb      	beq.n	80086b6 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 80086de:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d129      	bne.n	800873a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80086e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80086ea:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80086ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80086f2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80086f6:	d10e      	bne.n	8008716 <HAL_RCCEx_PeriphCLKConfig+0x846>
 80086f8:	4b4a      	ldr	r3, [pc, #296]	@ (8008824 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80086fa:	691b      	ldr	r3, [r3, #16]
 80086fc:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8008700:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008704:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8008708:	091a      	lsrs	r2, r3, #4
 800870a:	4b48      	ldr	r3, [pc, #288]	@ (800882c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800870c:	4013      	ands	r3, r2
 800870e:	4a45      	ldr	r2, [pc, #276]	@ (8008824 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008710:	430b      	orrs	r3, r1
 8008712:	6113      	str	r3, [r2, #16]
 8008714:	e005      	b.n	8008722 <HAL_RCCEx_PeriphCLKConfig+0x852>
 8008716:	4b43      	ldr	r3, [pc, #268]	@ (8008824 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008718:	691b      	ldr	r3, [r3, #16]
 800871a:	4a42      	ldr	r2, [pc, #264]	@ (8008824 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800871c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8008720:	6113      	str	r3, [r2, #16]
 8008722:	4b40      	ldr	r3, [pc, #256]	@ (8008824 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008724:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8008726:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800872a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800872e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008732:	4a3c      	ldr	r2, [pc, #240]	@ (8008824 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008734:	430b      	orrs	r3, r1
 8008736:	6713      	str	r3, [r2, #112]	@ 0x70
 8008738:	e008      	b.n	800874c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800873a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800873e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8008742:	e003      	b.n	800874c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008744:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008748:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800874c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008750:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008754:	f002 0301 	and.w	r3, r2, #1
 8008758:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800875c:	2300      	movs	r3, #0
 800875e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8008762:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8008766:	460b      	mov	r3, r1
 8008768:	4313      	orrs	r3, r2
 800876a:	f000 808f 	beq.w	800888c <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800876e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008772:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008774:	2b28      	cmp	r3, #40	@ 0x28
 8008776:	d871      	bhi.n	800885c <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8008778:	a201      	add	r2, pc, #4	@ (adr r2, 8008780 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 800877a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800877e:	bf00      	nop
 8008780:	08008865 	.word	0x08008865
 8008784:	0800885d 	.word	0x0800885d
 8008788:	0800885d 	.word	0x0800885d
 800878c:	0800885d 	.word	0x0800885d
 8008790:	0800885d 	.word	0x0800885d
 8008794:	0800885d 	.word	0x0800885d
 8008798:	0800885d 	.word	0x0800885d
 800879c:	0800885d 	.word	0x0800885d
 80087a0:	08008831 	.word	0x08008831
 80087a4:	0800885d 	.word	0x0800885d
 80087a8:	0800885d 	.word	0x0800885d
 80087ac:	0800885d 	.word	0x0800885d
 80087b0:	0800885d 	.word	0x0800885d
 80087b4:	0800885d 	.word	0x0800885d
 80087b8:	0800885d 	.word	0x0800885d
 80087bc:	0800885d 	.word	0x0800885d
 80087c0:	08008847 	.word	0x08008847
 80087c4:	0800885d 	.word	0x0800885d
 80087c8:	0800885d 	.word	0x0800885d
 80087cc:	0800885d 	.word	0x0800885d
 80087d0:	0800885d 	.word	0x0800885d
 80087d4:	0800885d 	.word	0x0800885d
 80087d8:	0800885d 	.word	0x0800885d
 80087dc:	0800885d 	.word	0x0800885d
 80087e0:	08008865 	.word	0x08008865
 80087e4:	0800885d 	.word	0x0800885d
 80087e8:	0800885d 	.word	0x0800885d
 80087ec:	0800885d 	.word	0x0800885d
 80087f0:	0800885d 	.word	0x0800885d
 80087f4:	0800885d 	.word	0x0800885d
 80087f8:	0800885d 	.word	0x0800885d
 80087fc:	0800885d 	.word	0x0800885d
 8008800:	08008865 	.word	0x08008865
 8008804:	0800885d 	.word	0x0800885d
 8008808:	0800885d 	.word	0x0800885d
 800880c:	0800885d 	.word	0x0800885d
 8008810:	0800885d 	.word	0x0800885d
 8008814:	0800885d 	.word	0x0800885d
 8008818:	0800885d 	.word	0x0800885d
 800881c:	0800885d 	.word	0x0800885d
 8008820:	08008865 	.word	0x08008865
 8008824:	58024400 	.word	0x58024400
 8008828:	58024800 	.word	0x58024800
 800882c:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008830:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008834:	3308      	adds	r3, #8
 8008836:	2101      	movs	r1, #1
 8008838:	4618      	mov	r0, r3
 800883a:	f000 ffa7 	bl	800978c <RCCEx_PLL2_Config>
 800883e:	4603      	mov	r3, r0
 8008840:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8008844:	e00f      	b.n	8008866 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008846:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800884a:	3328      	adds	r3, #40	@ 0x28
 800884c:	2101      	movs	r1, #1
 800884e:	4618      	mov	r0, r3
 8008850:	f001 f84e 	bl	80098f0 <RCCEx_PLL3_Config>
 8008854:	4603      	mov	r3, r0
 8008856:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800885a:	e004      	b.n	8008866 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800885c:	2301      	movs	r3, #1
 800885e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008862:	e000      	b.n	8008866 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8008864:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008866:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800886a:	2b00      	cmp	r3, #0
 800886c:	d10a      	bne.n	8008884 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800886e:	4bbf      	ldr	r3, [pc, #764]	@ (8008b6c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8008870:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008872:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8008876:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800887a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800887c:	4abb      	ldr	r2, [pc, #748]	@ (8008b6c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800887e:	430b      	orrs	r3, r1
 8008880:	6553      	str	r3, [r2, #84]	@ 0x54
 8008882:	e003      	b.n	800888c <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008884:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008888:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800888c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008890:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008894:	f002 0302 	and.w	r3, r2, #2
 8008898:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800889c:	2300      	movs	r3, #0
 800889e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80088a2:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80088a6:	460b      	mov	r3, r1
 80088a8:	4313      	orrs	r3, r2
 80088aa:	d041      	beq.n	8008930 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80088ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80088b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80088b2:	2b05      	cmp	r3, #5
 80088b4:	d824      	bhi.n	8008900 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 80088b6:	a201      	add	r2, pc, #4	@ (adr r2, 80088bc <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 80088b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088bc:	08008909 	.word	0x08008909
 80088c0:	080088d5 	.word	0x080088d5
 80088c4:	080088eb 	.word	0x080088eb
 80088c8:	08008909 	.word	0x08008909
 80088cc:	08008909 	.word	0x08008909
 80088d0:	08008909 	.word	0x08008909
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80088d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80088d8:	3308      	adds	r3, #8
 80088da:	2101      	movs	r1, #1
 80088dc:	4618      	mov	r0, r3
 80088de:	f000 ff55 	bl	800978c <RCCEx_PLL2_Config>
 80088e2:	4603      	mov	r3, r0
 80088e4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80088e8:	e00f      	b.n	800890a <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80088ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80088ee:	3328      	adds	r3, #40	@ 0x28
 80088f0:	2101      	movs	r1, #1
 80088f2:	4618      	mov	r0, r3
 80088f4:	f000 fffc 	bl	80098f0 <RCCEx_PLL3_Config>
 80088f8:	4603      	mov	r3, r0
 80088fa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80088fe:	e004      	b.n	800890a <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008900:	2301      	movs	r3, #1
 8008902:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008906:	e000      	b.n	800890a <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 8008908:	bf00      	nop
    }

    if (ret == HAL_OK)
 800890a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800890e:	2b00      	cmp	r3, #0
 8008910:	d10a      	bne.n	8008928 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8008912:	4b96      	ldr	r3, [pc, #600]	@ (8008b6c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8008914:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008916:	f023 0107 	bic.w	r1, r3, #7
 800891a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800891e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008920:	4a92      	ldr	r2, [pc, #584]	@ (8008b6c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8008922:	430b      	orrs	r3, r1
 8008924:	6553      	str	r3, [r2, #84]	@ 0x54
 8008926:	e003      	b.n	8008930 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008928:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800892c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008930:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008934:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008938:	f002 0304 	and.w	r3, r2, #4
 800893c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008940:	2300      	movs	r3, #0
 8008942:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008946:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800894a:	460b      	mov	r3, r1
 800894c:	4313      	orrs	r3, r2
 800894e:	d044      	beq.n	80089da <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8008950:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008954:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008958:	2b05      	cmp	r3, #5
 800895a:	d825      	bhi.n	80089a8 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 800895c:	a201      	add	r2, pc, #4	@ (adr r2, 8008964 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 800895e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008962:	bf00      	nop
 8008964:	080089b1 	.word	0x080089b1
 8008968:	0800897d 	.word	0x0800897d
 800896c:	08008993 	.word	0x08008993
 8008970:	080089b1 	.word	0x080089b1
 8008974:	080089b1 	.word	0x080089b1
 8008978:	080089b1 	.word	0x080089b1
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800897c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008980:	3308      	adds	r3, #8
 8008982:	2101      	movs	r1, #1
 8008984:	4618      	mov	r0, r3
 8008986:	f000 ff01 	bl	800978c <RCCEx_PLL2_Config>
 800898a:	4603      	mov	r3, r0
 800898c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8008990:	e00f      	b.n	80089b2 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008992:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008996:	3328      	adds	r3, #40	@ 0x28
 8008998:	2101      	movs	r1, #1
 800899a:	4618      	mov	r0, r3
 800899c:	f000 ffa8 	bl	80098f0 <RCCEx_PLL3_Config>
 80089a0:	4603      	mov	r3, r0
 80089a2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80089a6:	e004      	b.n	80089b2 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80089a8:	2301      	movs	r3, #1
 80089aa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80089ae:	e000      	b.n	80089b2 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 80089b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80089b2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d10b      	bne.n	80089d2 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80089ba:	4b6c      	ldr	r3, [pc, #432]	@ (8008b6c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80089bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80089be:	f023 0107 	bic.w	r1, r3, #7
 80089c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80089c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80089ca:	4a68      	ldr	r2, [pc, #416]	@ (8008b6c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80089cc:	430b      	orrs	r3, r1
 80089ce:	6593      	str	r3, [r2, #88]	@ 0x58
 80089d0:	e003      	b.n	80089da <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80089d2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80089d6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80089da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80089de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089e2:	f002 0320 	and.w	r3, r2, #32
 80089e6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80089ea:	2300      	movs	r3, #0
 80089ec:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80089f0:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80089f4:	460b      	mov	r3, r1
 80089f6:	4313      	orrs	r3, r2
 80089f8:	d055      	beq.n	8008aa6 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80089fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80089fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008a02:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008a06:	d033      	beq.n	8008a70 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8008a08:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008a0c:	d82c      	bhi.n	8008a68 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8008a0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a12:	d02f      	beq.n	8008a74 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8008a14:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a18:	d826      	bhi.n	8008a68 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8008a1a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008a1e:	d02b      	beq.n	8008a78 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8008a20:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008a24:	d820      	bhi.n	8008a68 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8008a26:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008a2a:	d012      	beq.n	8008a52 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8008a2c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008a30:	d81a      	bhi.n	8008a68 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d022      	beq.n	8008a7c <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8008a36:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008a3a:	d115      	bne.n	8008a68 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008a3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a40:	3308      	adds	r3, #8
 8008a42:	2100      	movs	r1, #0
 8008a44:	4618      	mov	r0, r3
 8008a46:	f000 fea1 	bl	800978c <RCCEx_PLL2_Config>
 8008a4a:	4603      	mov	r3, r0
 8008a4c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8008a50:	e015      	b.n	8008a7e <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008a52:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a56:	3328      	adds	r3, #40	@ 0x28
 8008a58:	2102      	movs	r1, #2
 8008a5a:	4618      	mov	r0, r3
 8008a5c:	f000 ff48 	bl	80098f0 <RCCEx_PLL3_Config>
 8008a60:	4603      	mov	r3, r0
 8008a62:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8008a66:	e00a      	b.n	8008a7e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008a68:	2301      	movs	r3, #1
 8008a6a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008a6e:	e006      	b.n	8008a7e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8008a70:	bf00      	nop
 8008a72:	e004      	b.n	8008a7e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8008a74:	bf00      	nop
 8008a76:	e002      	b.n	8008a7e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8008a78:	bf00      	nop
 8008a7a:	e000      	b.n	8008a7e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8008a7c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008a7e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d10b      	bne.n	8008a9e <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008a86:	4b39      	ldr	r3, [pc, #228]	@ (8008b6c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8008a88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008a8a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8008a8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a92:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008a96:	4a35      	ldr	r2, [pc, #212]	@ (8008b6c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8008a98:	430b      	orrs	r3, r1
 8008a9a:	6553      	str	r3, [r2, #84]	@ 0x54
 8008a9c:	e003      	b.n	8008aa6 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008a9e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008aa2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8008aa6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008aaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008aae:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8008ab2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008ab6:	2300      	movs	r3, #0
 8008ab8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008abc:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8008ac0:	460b      	mov	r3, r1
 8008ac2:	4313      	orrs	r3, r2
 8008ac4:	d058      	beq.n	8008b78 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8008ac6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008aca:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008ace:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8008ad2:	d033      	beq.n	8008b3c <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8008ad4:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8008ad8:	d82c      	bhi.n	8008b34 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8008ada:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008ade:	d02f      	beq.n	8008b40 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8008ae0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008ae4:	d826      	bhi.n	8008b34 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8008ae6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008aea:	d02b      	beq.n	8008b44 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8008aec:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008af0:	d820      	bhi.n	8008b34 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8008af2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008af6:	d012      	beq.n	8008b1e <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8008af8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008afc:	d81a      	bhi.n	8008b34 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d022      	beq.n	8008b48 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8008b02:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008b06:	d115      	bne.n	8008b34 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008b08:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b0c:	3308      	adds	r3, #8
 8008b0e:	2100      	movs	r1, #0
 8008b10:	4618      	mov	r0, r3
 8008b12:	f000 fe3b 	bl	800978c <RCCEx_PLL2_Config>
 8008b16:	4603      	mov	r3, r0
 8008b18:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8008b1c:	e015      	b.n	8008b4a <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008b1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b22:	3328      	adds	r3, #40	@ 0x28
 8008b24:	2102      	movs	r1, #2
 8008b26:	4618      	mov	r0, r3
 8008b28:	f000 fee2 	bl	80098f0 <RCCEx_PLL3_Config>
 8008b2c:	4603      	mov	r3, r0
 8008b2e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8008b32:	e00a      	b.n	8008b4a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008b34:	2301      	movs	r3, #1
 8008b36:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008b3a:	e006      	b.n	8008b4a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8008b3c:	bf00      	nop
 8008b3e:	e004      	b.n	8008b4a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8008b40:	bf00      	nop
 8008b42:	e002      	b.n	8008b4a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8008b44:	bf00      	nop
 8008b46:	e000      	b.n	8008b4a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8008b48:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008b4a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d10e      	bne.n	8008b70 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8008b52:	4b06      	ldr	r3, [pc, #24]	@ (8008b6c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8008b54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b56:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8008b5a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b5e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008b62:	4a02      	ldr	r2, [pc, #8]	@ (8008b6c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8008b64:	430b      	orrs	r3, r1
 8008b66:	6593      	str	r3, [r2, #88]	@ 0x58
 8008b68:	e006      	b.n	8008b78 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 8008b6a:	bf00      	nop
 8008b6c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008b70:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008b74:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8008b78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b80:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8008b84:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008b88:	2300      	movs	r3, #0
 8008b8a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008b8e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8008b92:	460b      	mov	r3, r1
 8008b94:	4313      	orrs	r3, r2
 8008b96:	d055      	beq.n	8008c44 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8008b98:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b9c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008ba0:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8008ba4:	d033      	beq.n	8008c0e <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 8008ba6:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8008baa:	d82c      	bhi.n	8008c06 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8008bac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008bb0:	d02f      	beq.n	8008c12 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 8008bb2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008bb6:	d826      	bhi.n	8008c06 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8008bb8:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8008bbc:	d02b      	beq.n	8008c16 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8008bbe:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8008bc2:	d820      	bhi.n	8008c06 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8008bc4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008bc8:	d012      	beq.n	8008bf0 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8008bca:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008bce:	d81a      	bhi.n	8008c06 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d022      	beq.n	8008c1a <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8008bd4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008bd8:	d115      	bne.n	8008c06 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008bda:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008bde:	3308      	adds	r3, #8
 8008be0:	2100      	movs	r1, #0
 8008be2:	4618      	mov	r0, r3
 8008be4:	f000 fdd2 	bl	800978c <RCCEx_PLL2_Config>
 8008be8:	4603      	mov	r3, r0
 8008bea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8008bee:	e015      	b.n	8008c1c <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008bf0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008bf4:	3328      	adds	r3, #40	@ 0x28
 8008bf6:	2102      	movs	r1, #2
 8008bf8:	4618      	mov	r0, r3
 8008bfa:	f000 fe79 	bl	80098f0 <RCCEx_PLL3_Config>
 8008bfe:	4603      	mov	r3, r0
 8008c00:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8008c04:	e00a      	b.n	8008c1c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008c06:	2301      	movs	r3, #1
 8008c08:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008c0c:	e006      	b.n	8008c1c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8008c0e:	bf00      	nop
 8008c10:	e004      	b.n	8008c1c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8008c12:	bf00      	nop
 8008c14:	e002      	b.n	8008c1c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8008c16:	bf00      	nop
 8008c18:	e000      	b.n	8008c1c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8008c1a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008c1c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d10b      	bne.n	8008c3c <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8008c24:	4ba0      	ldr	r3, [pc, #640]	@ (8008ea8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008c26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c28:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8008c2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c30:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008c34:	4a9c      	ldr	r2, [pc, #624]	@ (8008ea8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008c36:	430b      	orrs	r3, r1
 8008c38:	6593      	str	r3, [r2, #88]	@ 0x58
 8008c3a:	e003      	b.n	8008c44 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008c3c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008c40:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8008c44:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c4c:	f002 0308 	and.w	r3, r2, #8
 8008c50:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008c54:	2300      	movs	r3, #0
 8008c56:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8008c5a:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8008c5e:	460b      	mov	r3, r1
 8008c60:	4313      	orrs	r3, r2
 8008c62:	d01e      	beq.n	8008ca2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 8008c64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c68:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c6c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008c70:	d10c      	bne.n	8008c8c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008c72:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c76:	3328      	adds	r3, #40	@ 0x28
 8008c78:	2102      	movs	r1, #2
 8008c7a:	4618      	mov	r0, r3
 8008c7c:	f000 fe38 	bl	80098f0 <RCCEx_PLL3_Config>
 8008c80:	4603      	mov	r3, r0
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d002      	beq.n	8008c8c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 8008c86:	2301      	movs	r3, #1
 8008c88:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8008c8c:	4b86      	ldr	r3, [pc, #536]	@ (8008ea8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008c8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c90:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008c94:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c98:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c9c:	4a82      	ldr	r2, [pc, #520]	@ (8008ea8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008c9e:	430b      	orrs	r3, r1
 8008ca0:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008ca2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ca6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008caa:	f002 0310 	and.w	r3, r2, #16
 8008cae:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008cb2:	2300      	movs	r3, #0
 8008cb4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008cb8:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8008cbc:	460b      	mov	r3, r1
 8008cbe:	4313      	orrs	r3, r2
 8008cc0:	d01e      	beq.n	8008d00 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8008cc2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008cc6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008cca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008cce:	d10c      	bne.n	8008cea <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008cd0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008cd4:	3328      	adds	r3, #40	@ 0x28
 8008cd6:	2102      	movs	r1, #2
 8008cd8:	4618      	mov	r0, r3
 8008cda:	f000 fe09 	bl	80098f0 <RCCEx_PLL3_Config>
 8008cde:	4603      	mov	r3, r0
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d002      	beq.n	8008cea <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8008ce4:	2301      	movs	r3, #1
 8008ce6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008cea:	4b6f      	ldr	r3, [pc, #444]	@ (8008ea8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008cec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008cee:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008cf2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008cf6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008cfa:	4a6b      	ldr	r2, [pc, #428]	@ (8008ea8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008cfc:	430b      	orrs	r3, r1
 8008cfe:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008d00:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d08:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8008d0c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008d0e:	2300      	movs	r3, #0
 8008d10:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008d12:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8008d16:	460b      	mov	r3, r1
 8008d18:	4313      	orrs	r3, r2
 8008d1a:	d03e      	beq.n	8008d9a <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8008d1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d20:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008d24:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008d28:	d022      	beq.n	8008d70 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8008d2a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008d2e:	d81b      	bhi.n	8008d68 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d003      	beq.n	8008d3c <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8008d34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008d38:	d00b      	beq.n	8008d52 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 8008d3a:	e015      	b.n	8008d68 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008d3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d40:	3308      	adds	r3, #8
 8008d42:	2100      	movs	r1, #0
 8008d44:	4618      	mov	r0, r3
 8008d46:	f000 fd21 	bl	800978c <RCCEx_PLL2_Config>
 8008d4a:	4603      	mov	r3, r0
 8008d4c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8008d50:	e00f      	b.n	8008d72 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008d52:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d56:	3328      	adds	r3, #40	@ 0x28
 8008d58:	2102      	movs	r1, #2
 8008d5a:	4618      	mov	r0, r3
 8008d5c:	f000 fdc8 	bl	80098f0 <RCCEx_PLL3_Config>
 8008d60:	4603      	mov	r3, r0
 8008d62:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8008d66:	e004      	b.n	8008d72 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008d68:	2301      	movs	r3, #1
 8008d6a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008d6e:	e000      	b.n	8008d72 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 8008d70:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008d72:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d10b      	bne.n	8008d92 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008d7a:	4b4b      	ldr	r3, [pc, #300]	@ (8008ea8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008d7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008d7e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8008d82:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d86:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008d8a:	4a47      	ldr	r2, [pc, #284]	@ (8008ea8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008d8c:	430b      	orrs	r3, r1
 8008d8e:	6593      	str	r3, [r2, #88]	@ 0x58
 8008d90:	e003      	b.n	8008d9a <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008d92:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008d96:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008d9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008da2:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8008da6:	673b      	str	r3, [r7, #112]	@ 0x70
 8008da8:	2300      	movs	r3, #0
 8008daa:	677b      	str	r3, [r7, #116]	@ 0x74
 8008dac:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8008db0:	460b      	mov	r3, r1
 8008db2:	4313      	orrs	r3, r2
 8008db4:	d03b      	beq.n	8008e2e <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8008db6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008dba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008dbe:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008dc2:	d01f      	beq.n	8008e04 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8008dc4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008dc8:	d818      	bhi.n	8008dfc <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8008dca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008dce:	d003      	beq.n	8008dd8 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8008dd0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008dd4:	d007      	beq.n	8008de6 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 8008dd6:	e011      	b.n	8008dfc <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008dd8:	4b33      	ldr	r3, [pc, #204]	@ (8008ea8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008dda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ddc:	4a32      	ldr	r2, [pc, #200]	@ (8008ea8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008dde:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008de2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8008de4:	e00f      	b.n	8008e06 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008de6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008dea:	3328      	adds	r3, #40	@ 0x28
 8008dec:	2101      	movs	r1, #1
 8008dee:	4618      	mov	r0, r3
 8008df0:	f000 fd7e 	bl	80098f0 <RCCEx_PLL3_Config>
 8008df4:	4603      	mov	r3, r0
 8008df6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 8008dfa:	e004      	b.n	8008e06 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008dfc:	2301      	movs	r3, #1
 8008dfe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008e02:	e000      	b.n	8008e06 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 8008e04:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008e06:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d10b      	bne.n	8008e26 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008e0e:	4b26      	ldr	r3, [pc, #152]	@ (8008ea8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008e10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008e12:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8008e16:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008e1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008e1e:	4a22      	ldr	r2, [pc, #136]	@ (8008ea8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008e20:	430b      	orrs	r3, r1
 8008e22:	6553      	str	r3, [r2, #84]	@ 0x54
 8008e24:	e003      	b.n	8008e2e <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008e26:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008e2a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8008e2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008e32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e36:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8008e3a:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008e3c:	2300      	movs	r3, #0
 8008e3e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008e40:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8008e44:	460b      	mov	r3, r1
 8008e46:	4313      	orrs	r3, r2
 8008e48:	d034      	beq.n	8008eb4 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8008e4a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008e4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d003      	beq.n	8008e5c <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8008e54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008e58:	d007      	beq.n	8008e6a <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 8008e5a:	e011      	b.n	8008e80 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008e5c:	4b12      	ldr	r3, [pc, #72]	@ (8008ea8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008e5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e60:	4a11      	ldr	r2, [pc, #68]	@ (8008ea8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008e62:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008e66:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8008e68:	e00e      	b.n	8008e88 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008e6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008e6e:	3308      	adds	r3, #8
 8008e70:	2102      	movs	r1, #2
 8008e72:	4618      	mov	r0, r3
 8008e74:	f000 fc8a 	bl	800978c <RCCEx_PLL2_Config>
 8008e78:	4603      	mov	r3, r0
 8008e7a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8008e7e:	e003      	b.n	8008e88 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 8008e80:	2301      	movs	r3, #1
 8008e82:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008e86:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008e88:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d10d      	bne.n	8008eac <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8008e90:	4b05      	ldr	r3, [pc, #20]	@ (8008ea8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008e92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008e94:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008e98:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008e9c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008e9e:	4a02      	ldr	r2, [pc, #8]	@ (8008ea8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008ea0:	430b      	orrs	r3, r1
 8008ea2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008ea4:	e006      	b.n	8008eb4 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 8008ea6:	bf00      	nop
 8008ea8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008eac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008eb0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8008eb4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008eb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ebc:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8008ec0:	663b      	str	r3, [r7, #96]	@ 0x60
 8008ec2:	2300      	movs	r3, #0
 8008ec4:	667b      	str	r3, [r7, #100]	@ 0x64
 8008ec6:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8008eca:	460b      	mov	r3, r1
 8008ecc:	4313      	orrs	r3, r2
 8008ece:	d00c      	beq.n	8008eea <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008ed0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ed4:	3328      	adds	r3, #40	@ 0x28
 8008ed6:	2102      	movs	r1, #2
 8008ed8:	4618      	mov	r0, r3
 8008eda:	f000 fd09 	bl	80098f0 <RCCEx_PLL3_Config>
 8008ede:	4603      	mov	r3, r0
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d002      	beq.n	8008eea <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 8008ee4:	2301      	movs	r3, #1
 8008ee6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8008eea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008eee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ef2:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8008ef6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008ef8:	2300      	movs	r3, #0
 8008efa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008efc:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8008f00:	460b      	mov	r3, r1
 8008f02:	4313      	orrs	r3, r2
 8008f04:	d036      	beq.n	8008f74 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 8008f06:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008f0a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008f0c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008f10:	d018      	beq.n	8008f44 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 8008f12:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008f16:	d811      	bhi.n	8008f3c <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8008f18:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008f1c:	d014      	beq.n	8008f48 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 8008f1e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008f22:	d80b      	bhi.n	8008f3c <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d011      	beq.n	8008f4c <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8008f28:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008f2c:	d106      	bne.n	8008f3c <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008f2e:	4bb7      	ldr	r3, [pc, #732]	@ (800920c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008f30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f32:	4ab6      	ldr	r2, [pc, #728]	@ (800920c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008f34:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008f38:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8008f3a:	e008      	b.n	8008f4e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008f3c:	2301      	movs	r3, #1
 8008f3e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008f42:	e004      	b.n	8008f4e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8008f44:	bf00      	nop
 8008f46:	e002      	b.n	8008f4e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8008f48:	bf00      	nop
 8008f4a:	e000      	b.n	8008f4e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8008f4c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008f4e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d10a      	bne.n	8008f6c <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008f56:	4bad      	ldr	r3, [pc, #692]	@ (800920c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008f58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f5a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008f5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008f62:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008f64:	4aa9      	ldr	r2, [pc, #676]	@ (800920c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008f66:	430b      	orrs	r3, r1
 8008f68:	6553      	str	r3, [r2, #84]	@ 0x54
 8008f6a:	e003      	b.n	8008f74 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008f6c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008f70:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8008f74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008f78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f7c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8008f80:	653b      	str	r3, [r7, #80]	@ 0x50
 8008f82:	2300      	movs	r3, #0
 8008f84:	657b      	str	r3, [r7, #84]	@ 0x54
 8008f86:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8008f8a:	460b      	mov	r3, r1
 8008f8c:	4313      	orrs	r3, r2
 8008f8e:	d009      	beq.n	8008fa4 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8008f90:	4b9e      	ldr	r3, [pc, #632]	@ (800920c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008f92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008f94:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8008f98:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008f9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008f9e:	4a9b      	ldr	r2, [pc, #620]	@ (800920c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008fa0:	430b      	orrs	r3, r1
 8008fa2:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8008fa4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008fa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fac:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8008fb0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008fb2:	2300      	movs	r3, #0
 8008fb4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008fb6:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8008fba:	460b      	mov	r3, r1
 8008fbc:	4313      	orrs	r3, r2
 8008fbe:	d009      	beq.n	8008fd4 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8008fc0:	4b92      	ldr	r3, [pc, #584]	@ (800920c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008fc2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008fc4:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8008fc8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008fcc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008fce:	4a8f      	ldr	r2, [pc, #572]	@ (800920c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008fd0:	430b      	orrs	r3, r1
 8008fd2:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8008fd4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fdc:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8008fe0:	643b      	str	r3, [r7, #64]	@ 0x40
 8008fe2:	2300      	movs	r3, #0
 8008fe4:	647b      	str	r3, [r7, #68]	@ 0x44
 8008fe6:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8008fea:	460b      	mov	r3, r1
 8008fec:	4313      	orrs	r3, r2
 8008fee:	d00e      	beq.n	800900e <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008ff0:	4b86      	ldr	r3, [pc, #536]	@ (800920c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008ff2:	691b      	ldr	r3, [r3, #16]
 8008ff4:	4a85      	ldr	r2, [pc, #532]	@ (800920c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008ff6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008ffa:	6113      	str	r3, [r2, #16]
 8008ffc:	4b83      	ldr	r3, [pc, #524]	@ (800920c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008ffe:	6919      	ldr	r1, [r3, #16]
 8009000:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009004:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009008:	4a80      	ldr	r2, [pc, #512]	@ (800920c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800900a:	430b      	orrs	r3, r1
 800900c:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800900e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009012:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009016:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800901a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800901c:	2300      	movs	r3, #0
 800901e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009020:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8009024:	460b      	mov	r3, r1
 8009026:	4313      	orrs	r3, r2
 8009028:	d009      	beq.n	800903e <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800902a:	4b78      	ldr	r3, [pc, #480]	@ (800920c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800902c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800902e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8009032:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009036:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009038:	4a74      	ldr	r2, [pc, #464]	@ (800920c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800903a:	430b      	orrs	r3, r1
 800903c:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800903e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009042:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009046:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800904a:	633b      	str	r3, [r7, #48]	@ 0x30
 800904c:	2300      	movs	r3, #0
 800904e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009050:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8009054:	460b      	mov	r3, r1
 8009056:	4313      	orrs	r3, r2
 8009058:	d00a      	beq.n	8009070 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800905a:	4b6c      	ldr	r3, [pc, #432]	@ (800920c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800905c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800905e:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8009062:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009066:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800906a:	4a68      	ldr	r2, [pc, #416]	@ (800920c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800906c:	430b      	orrs	r3, r1
 800906e:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8009070:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009074:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009078:	2100      	movs	r1, #0
 800907a:	62b9      	str	r1, [r7, #40]	@ 0x28
 800907c:	f003 0301 	and.w	r3, r3, #1
 8009080:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009082:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8009086:	460b      	mov	r3, r1
 8009088:	4313      	orrs	r3, r2
 800908a:	d011      	beq.n	80090b0 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800908c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009090:	3308      	adds	r3, #8
 8009092:	2100      	movs	r1, #0
 8009094:	4618      	mov	r0, r3
 8009096:	f000 fb79 	bl	800978c <RCCEx_PLL2_Config>
 800909a:	4603      	mov	r3, r0
 800909c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80090a0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d003      	beq.n	80090b0 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80090a8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80090ac:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80090b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80090b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090b8:	2100      	movs	r1, #0
 80090ba:	6239      	str	r1, [r7, #32]
 80090bc:	f003 0302 	and.w	r3, r3, #2
 80090c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80090c2:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80090c6:	460b      	mov	r3, r1
 80090c8:	4313      	orrs	r3, r2
 80090ca:	d011      	beq.n	80090f0 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80090cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80090d0:	3308      	adds	r3, #8
 80090d2:	2101      	movs	r1, #1
 80090d4:	4618      	mov	r0, r3
 80090d6:	f000 fb59 	bl	800978c <RCCEx_PLL2_Config>
 80090da:	4603      	mov	r3, r0
 80090dc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80090e0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d003      	beq.n	80090f0 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80090e8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80090ec:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80090f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80090f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090f8:	2100      	movs	r1, #0
 80090fa:	61b9      	str	r1, [r7, #24]
 80090fc:	f003 0304 	and.w	r3, r3, #4
 8009100:	61fb      	str	r3, [r7, #28]
 8009102:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8009106:	460b      	mov	r3, r1
 8009108:	4313      	orrs	r3, r2
 800910a:	d011      	beq.n	8009130 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800910c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009110:	3308      	adds	r3, #8
 8009112:	2102      	movs	r1, #2
 8009114:	4618      	mov	r0, r3
 8009116:	f000 fb39 	bl	800978c <RCCEx_PLL2_Config>
 800911a:	4603      	mov	r3, r0
 800911c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8009120:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009124:	2b00      	cmp	r3, #0
 8009126:	d003      	beq.n	8009130 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009128:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800912c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8009130:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009134:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009138:	2100      	movs	r1, #0
 800913a:	6139      	str	r1, [r7, #16]
 800913c:	f003 0308 	and.w	r3, r3, #8
 8009140:	617b      	str	r3, [r7, #20]
 8009142:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8009146:	460b      	mov	r3, r1
 8009148:	4313      	orrs	r3, r2
 800914a:	d011      	beq.n	8009170 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800914c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009150:	3328      	adds	r3, #40	@ 0x28
 8009152:	2100      	movs	r1, #0
 8009154:	4618      	mov	r0, r3
 8009156:	f000 fbcb 	bl	80098f0 <RCCEx_PLL3_Config>
 800915a:	4603      	mov	r3, r0
 800915c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8009160:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009164:	2b00      	cmp	r3, #0
 8009166:	d003      	beq.n	8009170 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009168:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800916c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8009170:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009174:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009178:	2100      	movs	r1, #0
 800917a:	60b9      	str	r1, [r7, #8]
 800917c:	f003 0310 	and.w	r3, r3, #16
 8009180:	60fb      	str	r3, [r7, #12]
 8009182:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8009186:	460b      	mov	r3, r1
 8009188:	4313      	orrs	r3, r2
 800918a:	d011      	beq.n	80091b0 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800918c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009190:	3328      	adds	r3, #40	@ 0x28
 8009192:	2101      	movs	r1, #1
 8009194:	4618      	mov	r0, r3
 8009196:	f000 fbab 	bl	80098f0 <RCCEx_PLL3_Config>
 800919a:	4603      	mov	r3, r0
 800919c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80091a0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d003      	beq.n	80091b0 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80091a8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80091ac:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80091b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80091b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091b8:	2100      	movs	r1, #0
 80091ba:	6039      	str	r1, [r7, #0]
 80091bc:	f003 0320 	and.w	r3, r3, #32
 80091c0:	607b      	str	r3, [r7, #4]
 80091c2:	e9d7 1200 	ldrd	r1, r2, [r7]
 80091c6:	460b      	mov	r3, r1
 80091c8:	4313      	orrs	r3, r2
 80091ca:	d011      	beq.n	80091f0 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80091cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80091d0:	3328      	adds	r3, #40	@ 0x28
 80091d2:	2102      	movs	r1, #2
 80091d4:	4618      	mov	r0, r3
 80091d6:	f000 fb8b 	bl	80098f0 <RCCEx_PLL3_Config>
 80091da:	4603      	mov	r3, r0
 80091dc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80091e0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d003      	beq.n	80091f0 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80091e8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80091ec:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 80091f0:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d101      	bne.n	80091fc <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 80091f8:	2300      	movs	r3, #0
 80091fa:	e000      	b.n	80091fe <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 80091fc:	2301      	movs	r3, #1
}
 80091fe:	4618      	mov	r0, r3
 8009200:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8009204:	46bd      	mov	sp, r7
 8009206:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800920a:	bf00      	nop
 800920c:	58024400 	.word	0x58024400

08009210 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8009210:	b580      	push	{r7, lr}
 8009212:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8009214:	f7fe fe00 	bl	8007e18 <HAL_RCC_GetHCLKFreq>
 8009218:	4602      	mov	r2, r0
 800921a:	4b06      	ldr	r3, [pc, #24]	@ (8009234 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800921c:	6a1b      	ldr	r3, [r3, #32]
 800921e:	091b      	lsrs	r3, r3, #4
 8009220:	f003 0307 	and.w	r3, r3, #7
 8009224:	4904      	ldr	r1, [pc, #16]	@ (8009238 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8009226:	5ccb      	ldrb	r3, [r1, r3]
 8009228:	f003 031f 	and.w	r3, r3, #31
 800922c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8009230:	4618      	mov	r0, r3
 8009232:	bd80      	pop	{r7, pc}
 8009234:	58024400 	.word	0x58024400
 8009238:	0800eff8 	.word	0x0800eff8

0800923c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800923c:	b480      	push	{r7}
 800923e:	b089      	sub	sp, #36	@ 0x24
 8009240:	af00      	add	r7, sp, #0
 8009242:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009244:	4ba1      	ldr	r3, [pc, #644]	@ (80094cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009246:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009248:	f003 0303 	and.w	r3, r3, #3
 800924c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800924e:	4b9f      	ldr	r3, [pc, #636]	@ (80094cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009250:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009252:	0b1b      	lsrs	r3, r3, #12
 8009254:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009258:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800925a:	4b9c      	ldr	r3, [pc, #624]	@ (80094cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800925c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800925e:	091b      	lsrs	r3, r3, #4
 8009260:	f003 0301 	and.w	r3, r3, #1
 8009264:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8009266:	4b99      	ldr	r3, [pc, #612]	@ (80094cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009268:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800926a:	08db      	lsrs	r3, r3, #3
 800926c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009270:	693a      	ldr	r2, [r7, #16]
 8009272:	fb02 f303 	mul.w	r3, r2, r3
 8009276:	ee07 3a90 	vmov	s15, r3
 800927a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800927e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8009282:	697b      	ldr	r3, [r7, #20]
 8009284:	2b00      	cmp	r3, #0
 8009286:	f000 8111 	beq.w	80094ac <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800928a:	69bb      	ldr	r3, [r7, #24]
 800928c:	2b02      	cmp	r3, #2
 800928e:	f000 8083 	beq.w	8009398 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8009292:	69bb      	ldr	r3, [r7, #24]
 8009294:	2b02      	cmp	r3, #2
 8009296:	f200 80a1 	bhi.w	80093dc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800929a:	69bb      	ldr	r3, [r7, #24]
 800929c:	2b00      	cmp	r3, #0
 800929e:	d003      	beq.n	80092a8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80092a0:	69bb      	ldr	r3, [r7, #24]
 80092a2:	2b01      	cmp	r3, #1
 80092a4:	d056      	beq.n	8009354 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80092a6:	e099      	b.n	80093dc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80092a8:	4b88      	ldr	r3, [pc, #544]	@ (80094cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	f003 0320 	and.w	r3, r3, #32
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d02d      	beq.n	8009310 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80092b4:	4b85      	ldr	r3, [pc, #532]	@ (80094cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	08db      	lsrs	r3, r3, #3
 80092ba:	f003 0303 	and.w	r3, r3, #3
 80092be:	4a84      	ldr	r2, [pc, #528]	@ (80094d0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80092c0:	fa22 f303 	lsr.w	r3, r2, r3
 80092c4:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80092c6:	68bb      	ldr	r3, [r7, #8]
 80092c8:	ee07 3a90 	vmov	s15, r3
 80092cc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80092d0:	697b      	ldr	r3, [r7, #20]
 80092d2:	ee07 3a90 	vmov	s15, r3
 80092d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80092da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80092de:	4b7b      	ldr	r3, [pc, #492]	@ (80094cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80092e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80092e6:	ee07 3a90 	vmov	s15, r3
 80092ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80092ee:	ed97 6a03 	vldr	s12, [r7, #12]
 80092f2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80094d4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80092f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80092fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80092fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009302:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009306:	ee67 7a27 	vmul.f32	s15, s14, s15
 800930a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800930e:	e087      	b.n	8009420 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009310:	697b      	ldr	r3, [r7, #20]
 8009312:	ee07 3a90 	vmov	s15, r3
 8009316:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800931a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80094d8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800931e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009322:	4b6a      	ldr	r3, [pc, #424]	@ (80094cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009324:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009326:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800932a:	ee07 3a90 	vmov	s15, r3
 800932e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009332:	ed97 6a03 	vldr	s12, [r7, #12]
 8009336:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80094d4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800933a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800933e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009342:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009346:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800934a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800934e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009352:	e065      	b.n	8009420 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009354:	697b      	ldr	r3, [r7, #20]
 8009356:	ee07 3a90 	vmov	s15, r3
 800935a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800935e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80094dc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8009362:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009366:	4b59      	ldr	r3, [pc, #356]	@ (80094cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009368:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800936a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800936e:	ee07 3a90 	vmov	s15, r3
 8009372:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009376:	ed97 6a03 	vldr	s12, [r7, #12]
 800937a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80094d4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800937e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009382:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009386:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800938a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800938e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009392:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009396:	e043      	b.n	8009420 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009398:	697b      	ldr	r3, [r7, #20]
 800939a:	ee07 3a90 	vmov	s15, r3
 800939e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80093a2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80094e0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80093a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80093aa:	4b48      	ldr	r3, [pc, #288]	@ (80094cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80093ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80093b2:	ee07 3a90 	vmov	s15, r3
 80093b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80093ba:	ed97 6a03 	vldr	s12, [r7, #12]
 80093be:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80094d4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80093c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80093c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80093ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80093ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80093d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80093d6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80093da:	e021      	b.n	8009420 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80093dc:	697b      	ldr	r3, [r7, #20]
 80093de:	ee07 3a90 	vmov	s15, r3
 80093e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80093e6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80094dc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80093ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80093ee:	4b37      	ldr	r3, [pc, #220]	@ (80094cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80093f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80093f6:	ee07 3a90 	vmov	s15, r3
 80093fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80093fe:	ed97 6a03 	vldr	s12, [r7, #12]
 8009402:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80094d4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009406:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800940a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800940e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009412:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009416:	ee67 7a27 	vmul.f32	s15, s14, s15
 800941a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800941e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8009420:	4b2a      	ldr	r3, [pc, #168]	@ (80094cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009422:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009424:	0a5b      	lsrs	r3, r3, #9
 8009426:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800942a:	ee07 3a90 	vmov	s15, r3
 800942e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009432:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009436:	ee37 7a87 	vadd.f32	s14, s15, s14
 800943a:	edd7 6a07 	vldr	s13, [r7, #28]
 800943e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009442:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009446:	ee17 2a90 	vmov	r2, s15
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800944e:	4b1f      	ldr	r3, [pc, #124]	@ (80094cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009450:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009452:	0c1b      	lsrs	r3, r3, #16
 8009454:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009458:	ee07 3a90 	vmov	s15, r3
 800945c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009460:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009464:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009468:	edd7 6a07 	vldr	s13, [r7, #28]
 800946c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009470:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009474:	ee17 2a90 	vmov	r2, s15
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800947c:	4b13      	ldr	r3, [pc, #76]	@ (80094cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800947e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009480:	0e1b      	lsrs	r3, r3, #24
 8009482:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009486:	ee07 3a90 	vmov	s15, r3
 800948a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800948e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009492:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009496:	edd7 6a07 	vldr	s13, [r7, #28]
 800949a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800949e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80094a2:	ee17 2a90 	vmov	r2, s15
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80094aa:	e008      	b.n	80094be <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	2200      	movs	r2, #0
 80094b0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	2200      	movs	r2, #0
 80094b6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	2200      	movs	r2, #0
 80094bc:	609a      	str	r2, [r3, #8]
}
 80094be:	bf00      	nop
 80094c0:	3724      	adds	r7, #36	@ 0x24
 80094c2:	46bd      	mov	sp, r7
 80094c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094c8:	4770      	bx	lr
 80094ca:	bf00      	nop
 80094cc:	58024400 	.word	0x58024400
 80094d0:	03d09000 	.word	0x03d09000
 80094d4:	46000000 	.word	0x46000000
 80094d8:	4c742400 	.word	0x4c742400
 80094dc:	4a742400 	.word	0x4a742400
 80094e0:	4afe502a 	.word	0x4afe502a

080094e4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80094e4:	b480      	push	{r7}
 80094e6:	b089      	sub	sp, #36	@ 0x24
 80094e8:	af00      	add	r7, sp, #0
 80094ea:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80094ec:	4ba1      	ldr	r3, [pc, #644]	@ (8009774 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80094ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094f0:	f003 0303 	and.w	r3, r3, #3
 80094f4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80094f6:	4b9f      	ldr	r3, [pc, #636]	@ (8009774 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80094f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094fa:	0d1b      	lsrs	r3, r3, #20
 80094fc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009500:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8009502:	4b9c      	ldr	r3, [pc, #624]	@ (8009774 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009504:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009506:	0a1b      	lsrs	r3, r3, #8
 8009508:	f003 0301 	and.w	r3, r3, #1
 800950c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800950e:	4b99      	ldr	r3, [pc, #612]	@ (8009774 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009510:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009512:	08db      	lsrs	r3, r3, #3
 8009514:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009518:	693a      	ldr	r2, [r7, #16]
 800951a:	fb02 f303 	mul.w	r3, r2, r3
 800951e:	ee07 3a90 	vmov	s15, r3
 8009522:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009526:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800952a:	697b      	ldr	r3, [r7, #20]
 800952c:	2b00      	cmp	r3, #0
 800952e:	f000 8111 	beq.w	8009754 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8009532:	69bb      	ldr	r3, [r7, #24]
 8009534:	2b02      	cmp	r3, #2
 8009536:	f000 8083 	beq.w	8009640 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800953a:	69bb      	ldr	r3, [r7, #24]
 800953c:	2b02      	cmp	r3, #2
 800953e:	f200 80a1 	bhi.w	8009684 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8009542:	69bb      	ldr	r3, [r7, #24]
 8009544:	2b00      	cmp	r3, #0
 8009546:	d003      	beq.n	8009550 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8009548:	69bb      	ldr	r3, [r7, #24]
 800954a:	2b01      	cmp	r3, #1
 800954c:	d056      	beq.n	80095fc <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800954e:	e099      	b.n	8009684 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009550:	4b88      	ldr	r3, [pc, #544]	@ (8009774 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	f003 0320 	and.w	r3, r3, #32
 8009558:	2b00      	cmp	r3, #0
 800955a:	d02d      	beq.n	80095b8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800955c:	4b85      	ldr	r3, [pc, #532]	@ (8009774 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	08db      	lsrs	r3, r3, #3
 8009562:	f003 0303 	and.w	r3, r3, #3
 8009566:	4a84      	ldr	r2, [pc, #528]	@ (8009778 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8009568:	fa22 f303 	lsr.w	r3, r2, r3
 800956c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800956e:	68bb      	ldr	r3, [r7, #8]
 8009570:	ee07 3a90 	vmov	s15, r3
 8009574:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009578:	697b      	ldr	r3, [r7, #20]
 800957a:	ee07 3a90 	vmov	s15, r3
 800957e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009582:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009586:	4b7b      	ldr	r3, [pc, #492]	@ (8009774 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009588:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800958a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800958e:	ee07 3a90 	vmov	s15, r3
 8009592:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009596:	ed97 6a03 	vldr	s12, [r7, #12]
 800959a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800977c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800959e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80095a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80095a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80095aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80095ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80095b2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80095b6:	e087      	b.n	80096c8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80095b8:	697b      	ldr	r3, [r7, #20]
 80095ba:	ee07 3a90 	vmov	s15, r3
 80095be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80095c2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8009780 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80095c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80095ca:	4b6a      	ldr	r3, [pc, #424]	@ (8009774 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80095cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80095d2:	ee07 3a90 	vmov	s15, r3
 80095d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80095da:	ed97 6a03 	vldr	s12, [r7, #12]
 80095de:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800977c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80095e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80095e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80095ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80095ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80095f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80095f6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80095fa:	e065      	b.n	80096c8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80095fc:	697b      	ldr	r3, [r7, #20]
 80095fe:	ee07 3a90 	vmov	s15, r3
 8009602:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009606:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8009784 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800960a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800960e:	4b59      	ldr	r3, [pc, #356]	@ (8009774 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009610:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009612:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009616:	ee07 3a90 	vmov	s15, r3
 800961a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800961e:	ed97 6a03 	vldr	s12, [r7, #12]
 8009622:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800977c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009626:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800962a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800962e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009632:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009636:	ee67 7a27 	vmul.f32	s15, s14, s15
 800963a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800963e:	e043      	b.n	80096c8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009640:	697b      	ldr	r3, [r7, #20]
 8009642:	ee07 3a90 	vmov	s15, r3
 8009646:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800964a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8009788 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800964e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009652:	4b48      	ldr	r3, [pc, #288]	@ (8009774 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009654:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009656:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800965a:	ee07 3a90 	vmov	s15, r3
 800965e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009662:	ed97 6a03 	vldr	s12, [r7, #12]
 8009666:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800977c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800966a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800966e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009672:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009676:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800967a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800967e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009682:	e021      	b.n	80096c8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009684:	697b      	ldr	r3, [r7, #20]
 8009686:	ee07 3a90 	vmov	s15, r3
 800968a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800968e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8009784 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8009692:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009696:	4b37      	ldr	r3, [pc, #220]	@ (8009774 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800969a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800969e:	ee07 3a90 	vmov	s15, r3
 80096a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80096a6:	ed97 6a03 	vldr	s12, [r7, #12]
 80096aa:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800977c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80096ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80096b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80096b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80096ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80096be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80096c2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80096c6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80096c8:	4b2a      	ldr	r3, [pc, #168]	@ (8009774 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80096ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096cc:	0a5b      	lsrs	r3, r3, #9
 80096ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80096d2:	ee07 3a90 	vmov	s15, r3
 80096d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80096da:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80096de:	ee37 7a87 	vadd.f32	s14, s15, s14
 80096e2:	edd7 6a07 	vldr	s13, [r7, #28]
 80096e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80096ea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80096ee:	ee17 2a90 	vmov	r2, s15
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80096f6:	4b1f      	ldr	r3, [pc, #124]	@ (8009774 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80096f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096fa:	0c1b      	lsrs	r3, r3, #16
 80096fc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009700:	ee07 3a90 	vmov	s15, r3
 8009704:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009708:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800970c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009710:	edd7 6a07 	vldr	s13, [r7, #28]
 8009714:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009718:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800971c:	ee17 2a90 	vmov	r2, s15
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8009724:	4b13      	ldr	r3, [pc, #76]	@ (8009774 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009726:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009728:	0e1b      	lsrs	r3, r3, #24
 800972a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800972e:	ee07 3a90 	vmov	s15, r3
 8009732:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009736:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800973a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800973e:	edd7 6a07 	vldr	s13, [r7, #28]
 8009742:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009746:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800974a:	ee17 2a90 	vmov	r2, s15
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8009752:	e008      	b.n	8009766 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	2200      	movs	r2, #0
 8009758:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	2200      	movs	r2, #0
 800975e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	2200      	movs	r2, #0
 8009764:	609a      	str	r2, [r3, #8]
}
 8009766:	bf00      	nop
 8009768:	3724      	adds	r7, #36	@ 0x24
 800976a:	46bd      	mov	sp, r7
 800976c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009770:	4770      	bx	lr
 8009772:	bf00      	nop
 8009774:	58024400 	.word	0x58024400
 8009778:	03d09000 	.word	0x03d09000
 800977c:	46000000 	.word	0x46000000
 8009780:	4c742400 	.word	0x4c742400
 8009784:	4a742400 	.word	0x4a742400
 8009788:	4afe502a 	.word	0x4afe502a

0800978c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800978c:	b580      	push	{r7, lr}
 800978e:	b084      	sub	sp, #16
 8009790:	af00      	add	r7, sp, #0
 8009792:	6078      	str	r0, [r7, #4]
 8009794:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009796:	2300      	movs	r3, #0
 8009798:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800979a:	4b53      	ldr	r3, [pc, #332]	@ (80098e8 <RCCEx_PLL2_Config+0x15c>)
 800979c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800979e:	f003 0303 	and.w	r3, r3, #3
 80097a2:	2b03      	cmp	r3, #3
 80097a4:	d101      	bne.n	80097aa <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80097a6:	2301      	movs	r3, #1
 80097a8:	e099      	b.n	80098de <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80097aa:	4b4f      	ldr	r3, [pc, #316]	@ (80098e8 <RCCEx_PLL2_Config+0x15c>)
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	4a4e      	ldr	r2, [pc, #312]	@ (80098e8 <RCCEx_PLL2_Config+0x15c>)
 80097b0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80097b4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80097b6:	f7fa fa81 	bl	8003cbc <HAL_GetTick>
 80097ba:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80097bc:	e008      	b.n	80097d0 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80097be:	f7fa fa7d 	bl	8003cbc <HAL_GetTick>
 80097c2:	4602      	mov	r2, r0
 80097c4:	68bb      	ldr	r3, [r7, #8]
 80097c6:	1ad3      	subs	r3, r2, r3
 80097c8:	2b02      	cmp	r3, #2
 80097ca:	d901      	bls.n	80097d0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80097cc:	2303      	movs	r3, #3
 80097ce:	e086      	b.n	80098de <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80097d0:	4b45      	ldr	r3, [pc, #276]	@ (80098e8 <RCCEx_PLL2_Config+0x15c>)
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d1f0      	bne.n	80097be <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80097dc:	4b42      	ldr	r3, [pc, #264]	@ (80098e8 <RCCEx_PLL2_Config+0x15c>)
 80097de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097e0:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	031b      	lsls	r3, r3, #12
 80097ea:	493f      	ldr	r1, [pc, #252]	@ (80098e8 <RCCEx_PLL2_Config+0x15c>)
 80097ec:	4313      	orrs	r3, r2
 80097ee:	628b      	str	r3, [r1, #40]	@ 0x28
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	685b      	ldr	r3, [r3, #4]
 80097f4:	3b01      	subs	r3, #1
 80097f6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	689b      	ldr	r3, [r3, #8]
 80097fe:	3b01      	subs	r3, #1
 8009800:	025b      	lsls	r3, r3, #9
 8009802:	b29b      	uxth	r3, r3
 8009804:	431a      	orrs	r2, r3
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	68db      	ldr	r3, [r3, #12]
 800980a:	3b01      	subs	r3, #1
 800980c:	041b      	lsls	r3, r3, #16
 800980e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8009812:	431a      	orrs	r2, r3
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	691b      	ldr	r3, [r3, #16]
 8009818:	3b01      	subs	r3, #1
 800981a:	061b      	lsls	r3, r3, #24
 800981c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009820:	4931      	ldr	r1, [pc, #196]	@ (80098e8 <RCCEx_PLL2_Config+0x15c>)
 8009822:	4313      	orrs	r3, r2
 8009824:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8009826:	4b30      	ldr	r3, [pc, #192]	@ (80098e8 <RCCEx_PLL2_Config+0x15c>)
 8009828:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800982a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	695b      	ldr	r3, [r3, #20]
 8009832:	492d      	ldr	r1, [pc, #180]	@ (80098e8 <RCCEx_PLL2_Config+0x15c>)
 8009834:	4313      	orrs	r3, r2
 8009836:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8009838:	4b2b      	ldr	r3, [pc, #172]	@ (80098e8 <RCCEx_PLL2_Config+0x15c>)
 800983a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800983c:	f023 0220 	bic.w	r2, r3, #32
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	699b      	ldr	r3, [r3, #24]
 8009844:	4928      	ldr	r1, [pc, #160]	@ (80098e8 <RCCEx_PLL2_Config+0x15c>)
 8009846:	4313      	orrs	r3, r2
 8009848:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800984a:	4b27      	ldr	r3, [pc, #156]	@ (80098e8 <RCCEx_PLL2_Config+0x15c>)
 800984c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800984e:	4a26      	ldr	r2, [pc, #152]	@ (80098e8 <RCCEx_PLL2_Config+0x15c>)
 8009850:	f023 0310 	bic.w	r3, r3, #16
 8009854:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8009856:	4b24      	ldr	r3, [pc, #144]	@ (80098e8 <RCCEx_PLL2_Config+0x15c>)
 8009858:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800985a:	4b24      	ldr	r3, [pc, #144]	@ (80098ec <RCCEx_PLL2_Config+0x160>)
 800985c:	4013      	ands	r3, r2
 800985e:	687a      	ldr	r2, [r7, #4]
 8009860:	69d2      	ldr	r2, [r2, #28]
 8009862:	00d2      	lsls	r2, r2, #3
 8009864:	4920      	ldr	r1, [pc, #128]	@ (80098e8 <RCCEx_PLL2_Config+0x15c>)
 8009866:	4313      	orrs	r3, r2
 8009868:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800986a:	4b1f      	ldr	r3, [pc, #124]	@ (80098e8 <RCCEx_PLL2_Config+0x15c>)
 800986c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800986e:	4a1e      	ldr	r2, [pc, #120]	@ (80098e8 <RCCEx_PLL2_Config+0x15c>)
 8009870:	f043 0310 	orr.w	r3, r3, #16
 8009874:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8009876:	683b      	ldr	r3, [r7, #0]
 8009878:	2b00      	cmp	r3, #0
 800987a:	d106      	bne.n	800988a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800987c:	4b1a      	ldr	r3, [pc, #104]	@ (80098e8 <RCCEx_PLL2_Config+0x15c>)
 800987e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009880:	4a19      	ldr	r2, [pc, #100]	@ (80098e8 <RCCEx_PLL2_Config+0x15c>)
 8009882:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009886:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009888:	e00f      	b.n	80098aa <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800988a:	683b      	ldr	r3, [r7, #0]
 800988c:	2b01      	cmp	r3, #1
 800988e:	d106      	bne.n	800989e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8009890:	4b15      	ldr	r3, [pc, #84]	@ (80098e8 <RCCEx_PLL2_Config+0x15c>)
 8009892:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009894:	4a14      	ldr	r2, [pc, #80]	@ (80098e8 <RCCEx_PLL2_Config+0x15c>)
 8009896:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800989a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800989c:	e005      	b.n	80098aa <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800989e:	4b12      	ldr	r3, [pc, #72]	@ (80098e8 <RCCEx_PLL2_Config+0x15c>)
 80098a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098a2:	4a11      	ldr	r2, [pc, #68]	@ (80098e8 <RCCEx_PLL2_Config+0x15c>)
 80098a4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80098a8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80098aa:	4b0f      	ldr	r3, [pc, #60]	@ (80098e8 <RCCEx_PLL2_Config+0x15c>)
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	4a0e      	ldr	r2, [pc, #56]	@ (80098e8 <RCCEx_PLL2_Config+0x15c>)
 80098b0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80098b4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80098b6:	f7fa fa01 	bl	8003cbc <HAL_GetTick>
 80098ba:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80098bc:	e008      	b.n	80098d0 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80098be:	f7fa f9fd 	bl	8003cbc <HAL_GetTick>
 80098c2:	4602      	mov	r2, r0
 80098c4:	68bb      	ldr	r3, [r7, #8]
 80098c6:	1ad3      	subs	r3, r2, r3
 80098c8:	2b02      	cmp	r3, #2
 80098ca:	d901      	bls.n	80098d0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80098cc:	2303      	movs	r3, #3
 80098ce:	e006      	b.n	80098de <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80098d0:	4b05      	ldr	r3, [pc, #20]	@ (80098e8 <RCCEx_PLL2_Config+0x15c>)
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d0f0      	beq.n	80098be <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80098dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80098de:	4618      	mov	r0, r3
 80098e0:	3710      	adds	r7, #16
 80098e2:	46bd      	mov	sp, r7
 80098e4:	bd80      	pop	{r7, pc}
 80098e6:	bf00      	nop
 80098e8:	58024400 	.word	0x58024400
 80098ec:	ffff0007 	.word	0xffff0007

080098f0 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80098f0:	b580      	push	{r7, lr}
 80098f2:	b084      	sub	sp, #16
 80098f4:	af00      	add	r7, sp, #0
 80098f6:	6078      	str	r0, [r7, #4]
 80098f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80098fa:	2300      	movs	r3, #0
 80098fc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80098fe:	4b53      	ldr	r3, [pc, #332]	@ (8009a4c <RCCEx_PLL3_Config+0x15c>)
 8009900:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009902:	f003 0303 	and.w	r3, r3, #3
 8009906:	2b03      	cmp	r3, #3
 8009908:	d101      	bne.n	800990e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800990a:	2301      	movs	r3, #1
 800990c:	e099      	b.n	8009a42 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800990e:	4b4f      	ldr	r3, [pc, #316]	@ (8009a4c <RCCEx_PLL3_Config+0x15c>)
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	4a4e      	ldr	r2, [pc, #312]	@ (8009a4c <RCCEx_PLL3_Config+0x15c>)
 8009914:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009918:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800991a:	f7fa f9cf 	bl	8003cbc <HAL_GetTick>
 800991e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009920:	e008      	b.n	8009934 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009922:	f7fa f9cb 	bl	8003cbc <HAL_GetTick>
 8009926:	4602      	mov	r2, r0
 8009928:	68bb      	ldr	r3, [r7, #8]
 800992a:	1ad3      	subs	r3, r2, r3
 800992c:	2b02      	cmp	r3, #2
 800992e:	d901      	bls.n	8009934 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8009930:	2303      	movs	r3, #3
 8009932:	e086      	b.n	8009a42 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009934:	4b45      	ldr	r3, [pc, #276]	@ (8009a4c <RCCEx_PLL3_Config+0x15c>)
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800993c:	2b00      	cmp	r3, #0
 800993e:	d1f0      	bne.n	8009922 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8009940:	4b42      	ldr	r3, [pc, #264]	@ (8009a4c <RCCEx_PLL3_Config+0x15c>)
 8009942:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009944:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	051b      	lsls	r3, r3, #20
 800994e:	493f      	ldr	r1, [pc, #252]	@ (8009a4c <RCCEx_PLL3_Config+0x15c>)
 8009950:	4313      	orrs	r3, r2
 8009952:	628b      	str	r3, [r1, #40]	@ 0x28
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	685b      	ldr	r3, [r3, #4]
 8009958:	3b01      	subs	r3, #1
 800995a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	689b      	ldr	r3, [r3, #8]
 8009962:	3b01      	subs	r3, #1
 8009964:	025b      	lsls	r3, r3, #9
 8009966:	b29b      	uxth	r3, r3
 8009968:	431a      	orrs	r2, r3
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	68db      	ldr	r3, [r3, #12]
 800996e:	3b01      	subs	r3, #1
 8009970:	041b      	lsls	r3, r3, #16
 8009972:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8009976:	431a      	orrs	r2, r3
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	691b      	ldr	r3, [r3, #16]
 800997c:	3b01      	subs	r3, #1
 800997e:	061b      	lsls	r3, r3, #24
 8009980:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009984:	4931      	ldr	r1, [pc, #196]	@ (8009a4c <RCCEx_PLL3_Config+0x15c>)
 8009986:	4313      	orrs	r3, r2
 8009988:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800998a:	4b30      	ldr	r3, [pc, #192]	@ (8009a4c <RCCEx_PLL3_Config+0x15c>)
 800998c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800998e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	695b      	ldr	r3, [r3, #20]
 8009996:	492d      	ldr	r1, [pc, #180]	@ (8009a4c <RCCEx_PLL3_Config+0x15c>)
 8009998:	4313      	orrs	r3, r2
 800999a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800999c:	4b2b      	ldr	r3, [pc, #172]	@ (8009a4c <RCCEx_PLL3_Config+0x15c>)
 800999e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099a0:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	699b      	ldr	r3, [r3, #24]
 80099a8:	4928      	ldr	r1, [pc, #160]	@ (8009a4c <RCCEx_PLL3_Config+0x15c>)
 80099aa:	4313      	orrs	r3, r2
 80099ac:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80099ae:	4b27      	ldr	r3, [pc, #156]	@ (8009a4c <RCCEx_PLL3_Config+0x15c>)
 80099b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099b2:	4a26      	ldr	r2, [pc, #152]	@ (8009a4c <RCCEx_PLL3_Config+0x15c>)
 80099b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80099b8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80099ba:	4b24      	ldr	r3, [pc, #144]	@ (8009a4c <RCCEx_PLL3_Config+0x15c>)
 80099bc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80099be:	4b24      	ldr	r3, [pc, #144]	@ (8009a50 <RCCEx_PLL3_Config+0x160>)
 80099c0:	4013      	ands	r3, r2
 80099c2:	687a      	ldr	r2, [r7, #4]
 80099c4:	69d2      	ldr	r2, [r2, #28]
 80099c6:	00d2      	lsls	r2, r2, #3
 80099c8:	4920      	ldr	r1, [pc, #128]	@ (8009a4c <RCCEx_PLL3_Config+0x15c>)
 80099ca:	4313      	orrs	r3, r2
 80099cc:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80099ce:	4b1f      	ldr	r3, [pc, #124]	@ (8009a4c <RCCEx_PLL3_Config+0x15c>)
 80099d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099d2:	4a1e      	ldr	r2, [pc, #120]	@ (8009a4c <RCCEx_PLL3_Config+0x15c>)
 80099d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80099d8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80099da:	683b      	ldr	r3, [r7, #0]
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d106      	bne.n	80099ee <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80099e0:	4b1a      	ldr	r3, [pc, #104]	@ (8009a4c <RCCEx_PLL3_Config+0x15c>)
 80099e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099e4:	4a19      	ldr	r2, [pc, #100]	@ (8009a4c <RCCEx_PLL3_Config+0x15c>)
 80099e6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80099ea:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80099ec:	e00f      	b.n	8009a0e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80099ee:	683b      	ldr	r3, [r7, #0]
 80099f0:	2b01      	cmp	r3, #1
 80099f2:	d106      	bne.n	8009a02 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80099f4:	4b15      	ldr	r3, [pc, #84]	@ (8009a4c <RCCEx_PLL3_Config+0x15c>)
 80099f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099f8:	4a14      	ldr	r2, [pc, #80]	@ (8009a4c <RCCEx_PLL3_Config+0x15c>)
 80099fa:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80099fe:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009a00:	e005      	b.n	8009a0e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8009a02:	4b12      	ldr	r3, [pc, #72]	@ (8009a4c <RCCEx_PLL3_Config+0x15c>)
 8009a04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a06:	4a11      	ldr	r2, [pc, #68]	@ (8009a4c <RCCEx_PLL3_Config+0x15c>)
 8009a08:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009a0c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8009a0e:	4b0f      	ldr	r3, [pc, #60]	@ (8009a4c <RCCEx_PLL3_Config+0x15c>)
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	4a0e      	ldr	r2, [pc, #56]	@ (8009a4c <RCCEx_PLL3_Config+0x15c>)
 8009a14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009a18:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009a1a:	f7fa f94f 	bl	8003cbc <HAL_GetTick>
 8009a1e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009a20:	e008      	b.n	8009a34 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009a22:	f7fa f94b 	bl	8003cbc <HAL_GetTick>
 8009a26:	4602      	mov	r2, r0
 8009a28:	68bb      	ldr	r3, [r7, #8]
 8009a2a:	1ad3      	subs	r3, r2, r3
 8009a2c:	2b02      	cmp	r3, #2
 8009a2e:	d901      	bls.n	8009a34 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8009a30:	2303      	movs	r3, #3
 8009a32:	e006      	b.n	8009a42 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009a34:	4b05      	ldr	r3, [pc, #20]	@ (8009a4c <RCCEx_PLL3_Config+0x15c>)
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d0f0      	beq.n	8009a22 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8009a40:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a42:	4618      	mov	r0, r3
 8009a44:	3710      	adds	r7, #16
 8009a46:	46bd      	mov	sp, r7
 8009a48:	bd80      	pop	{r7, pc}
 8009a4a:	bf00      	nop
 8009a4c:	58024400 	.word	0x58024400
 8009a50:	ffff0007 	.word	0xffff0007

08009a54 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009a54:	b580      	push	{r7, lr}
 8009a56:	b084      	sub	sp, #16
 8009a58:	af00      	add	r7, sp, #0
 8009a5a:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d101      	bne.n	8009a66 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009a62:	2301      	movs	r3, #1
 8009a64:	e10f      	b.n	8009c86 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	2200      	movs	r2, #0
 8009a6a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	4a87      	ldr	r2, [pc, #540]	@ (8009c90 <HAL_SPI_Init+0x23c>)
 8009a72:	4293      	cmp	r3, r2
 8009a74:	d00f      	beq.n	8009a96 <HAL_SPI_Init+0x42>
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	4a86      	ldr	r2, [pc, #536]	@ (8009c94 <HAL_SPI_Init+0x240>)
 8009a7c:	4293      	cmp	r3, r2
 8009a7e:	d00a      	beq.n	8009a96 <HAL_SPI_Init+0x42>
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	4a84      	ldr	r2, [pc, #528]	@ (8009c98 <HAL_SPI_Init+0x244>)
 8009a86:	4293      	cmp	r3, r2
 8009a88:	d005      	beq.n	8009a96 <HAL_SPI_Init+0x42>
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	68db      	ldr	r3, [r3, #12]
 8009a8e:	2b0f      	cmp	r3, #15
 8009a90:	d901      	bls.n	8009a96 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8009a92:	2301      	movs	r3, #1
 8009a94:	e0f7      	b.n	8009c86 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8009a96:	6878      	ldr	r0, [r7, #4]
 8009a98:	f000 feca 	bl	800a830 <SPI_GetPacketSize>
 8009a9c:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	4a7b      	ldr	r2, [pc, #492]	@ (8009c90 <HAL_SPI_Init+0x23c>)
 8009aa4:	4293      	cmp	r3, r2
 8009aa6:	d00c      	beq.n	8009ac2 <HAL_SPI_Init+0x6e>
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	4a79      	ldr	r2, [pc, #484]	@ (8009c94 <HAL_SPI_Init+0x240>)
 8009aae:	4293      	cmp	r3, r2
 8009ab0:	d007      	beq.n	8009ac2 <HAL_SPI_Init+0x6e>
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	4a78      	ldr	r2, [pc, #480]	@ (8009c98 <HAL_SPI_Init+0x244>)
 8009ab8:	4293      	cmp	r3, r2
 8009aba:	d002      	beq.n	8009ac2 <HAL_SPI_Init+0x6e>
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	2b08      	cmp	r3, #8
 8009ac0:	d811      	bhi.n	8009ae6 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8009ac6:	4a72      	ldr	r2, [pc, #456]	@ (8009c90 <HAL_SPI_Init+0x23c>)
 8009ac8:	4293      	cmp	r3, r2
 8009aca:	d009      	beq.n	8009ae0 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	4a70      	ldr	r2, [pc, #448]	@ (8009c94 <HAL_SPI_Init+0x240>)
 8009ad2:	4293      	cmp	r3, r2
 8009ad4:	d004      	beq.n	8009ae0 <HAL_SPI_Init+0x8c>
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	4a6f      	ldr	r2, [pc, #444]	@ (8009c98 <HAL_SPI_Init+0x244>)
 8009adc:	4293      	cmp	r3, r2
 8009ade:	d104      	bne.n	8009aea <HAL_SPI_Init+0x96>
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	2b10      	cmp	r3, #16
 8009ae4:	d901      	bls.n	8009aea <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8009ae6:	2301      	movs	r3, #1
 8009ae8:	e0cd      	b.n	8009c86 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8009af0:	b2db      	uxtb	r3, r3
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d106      	bne.n	8009b04 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	2200      	movs	r2, #0
 8009afa:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009afe:	6878      	ldr	r0, [r7, #4]
 8009b00:	f7f9 faaa 	bl	8003058 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	2202      	movs	r2, #2
 8009b08:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	681a      	ldr	r2, [r3, #0]
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	f022 0201 	bic.w	r2, r2, #1
 8009b1a:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	689b      	ldr	r3, [r3, #8]
 8009b22:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8009b26:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	699b      	ldr	r3, [r3, #24]
 8009b2c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009b30:	d119      	bne.n	8009b66 <HAL_SPI_Init+0x112>
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	685b      	ldr	r3, [r3, #4]
 8009b36:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009b3a:	d103      	bne.n	8009b44 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d008      	beq.n	8009b56 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d10c      	bne.n	8009b66 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8009b50:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009b54:	d107      	bne.n	8009b66 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	681a      	ldr	r2, [r3, #0]
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8009b64:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	685b      	ldr	r3, [r3, #4]
 8009b6a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d00f      	beq.n	8009b92 <HAL_SPI_Init+0x13e>
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	68db      	ldr	r3, [r3, #12]
 8009b76:	2b06      	cmp	r3, #6
 8009b78:	d90b      	bls.n	8009b92 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	430a      	orrs	r2, r1
 8009b8e:	601a      	str	r2, [r3, #0]
 8009b90:	e007      	b.n	8009ba2 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	681a      	ldr	r2, [r3, #0]
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009ba0:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	69da      	ldr	r2, [r3, #28]
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009baa:	431a      	orrs	r2, r3
 8009bac:	68bb      	ldr	r3, [r7, #8]
 8009bae:	431a      	orrs	r2, r3
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009bb4:	ea42 0103 	orr.w	r1, r2, r3
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	68da      	ldr	r2, [r3, #12]
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	430a      	orrs	r2, r1
 8009bc2:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009bcc:	431a      	orrs	r2, r3
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009bd2:	431a      	orrs	r2, r3
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	699b      	ldr	r3, [r3, #24]
 8009bd8:	431a      	orrs	r2, r3
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	691b      	ldr	r3, [r3, #16]
 8009bde:	431a      	orrs	r2, r3
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	695b      	ldr	r3, [r3, #20]
 8009be4:	431a      	orrs	r2, r3
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	6a1b      	ldr	r3, [r3, #32]
 8009bea:	431a      	orrs	r2, r3
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	685b      	ldr	r3, [r3, #4]
 8009bf0:	431a      	orrs	r2, r3
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009bf6:	431a      	orrs	r2, r3
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	689b      	ldr	r3, [r3, #8]
 8009bfc:	431a      	orrs	r2, r3
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009c02:	ea42 0103 	orr.w	r1, r2, r3
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	430a      	orrs	r2, r1
 8009c10:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	685b      	ldr	r3, [r3, #4]
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d113      	bne.n	8009c42 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	689b      	ldr	r3, [r3, #8]
 8009c20:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009c2c:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	689b      	ldr	r3, [r3, #8]
 8009c34:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8009c40:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	f022 0201 	bic.w	r2, r2, #1
 8009c50:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	685b      	ldr	r3, [r3, #4]
 8009c56:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d00a      	beq.n	8009c74 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	68db      	ldr	r3, [r3, #12]
 8009c64:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	430a      	orrs	r2, r1
 8009c72:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	2200      	movs	r2, #0
 8009c78:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	2201      	movs	r2, #1
 8009c80:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8009c84:	2300      	movs	r3, #0
}
 8009c86:	4618      	mov	r0, r3
 8009c88:	3710      	adds	r7, #16
 8009c8a:	46bd      	mov	sp, r7
 8009c8c:	bd80      	pop	{r7, pc}
 8009c8e:	bf00      	nop
 8009c90:	40013000 	.word	0x40013000
 8009c94:	40003800 	.word	0x40003800
 8009c98:	40003c00 	.word	0x40003c00

08009c9c <HAL_SPI_Transmit_DMA>:
  * @param  pData: pointer to data buffer
  * @param  Size : amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8009c9c:	b580      	push	{r7, lr}
 8009c9e:	b084      	sub	sp, #16
 8009ca0:	af00      	add	r7, sp, #0
 8009ca2:	60f8      	str	r0, [r7, #12]
 8009ca4:	60b9      	str	r1, [r7, #8]
 8009ca6:	4613      	mov	r3, r2
 8009ca8:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8009cb0:	b2db      	uxtb	r3, r3
 8009cb2:	2b01      	cmp	r3, #1
 8009cb4:	d001      	beq.n	8009cba <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 8009cb6:	2302      	movs	r3, #2
 8009cb8:	e126      	b.n	8009f08 <HAL_SPI_Transmit_DMA+0x26c>
  }

  if ((pData == NULL) || (Size == 0UL))
 8009cba:	68bb      	ldr	r3, [r7, #8]
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d002      	beq.n	8009cc6 <HAL_SPI_Transmit_DMA+0x2a>
 8009cc0:	88fb      	ldrh	r3, [r7, #6]
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d101      	bne.n	8009cca <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 8009cc6:	2301      	movs	r3, #1
 8009cc8:	e11e      	b.n	8009f08 <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8009cd0:	2b01      	cmp	r3, #1
 8009cd2:	d101      	bne.n	8009cd8 <HAL_SPI_Transmit_DMA+0x3c>
 8009cd4:	2302      	movs	r3, #2
 8009cd6:	e117      	b.n	8009f08 <HAL_SPI_Transmit_DMA+0x26c>
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	2201      	movs	r2, #1
 8009cdc:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	2203      	movs	r2, #3
 8009ce4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	2200      	movs	r2, #0
 8009cec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	68ba      	ldr	r2, [r7, #8]
 8009cf4:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	88fa      	ldrh	r2, [r7, #6]
 8009cfa:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	88fa      	ldrh	r2, [r7, #6]
 8009d02:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	2200      	movs	r2, #0
 8009d0a:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxISR       = NULL;
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	2200      	movs	r2, #0
 8009d10:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	2200      	movs	r2, #0
 8009d16:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->RxXferSize  = (uint16_t)0UL;
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	2200      	movs	r2, #0
 8009d1c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t)0UL;
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	2200      	movs	r2, #0
 8009d24:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	689b      	ldr	r3, [r3, #8]
 8009d2c:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8009d30:	d108      	bne.n	8009d44 <HAL_SPI_Transmit_DMA+0xa8>
  {
    SPI_1LINE_TX(hspi);
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	681a      	ldr	r2, [r3, #0]
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009d40:	601a      	str	r2, [r3, #0]
 8009d42:	e009      	b.n	8009d58 <HAL_SPI_Transmit_DMA+0xbc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	68db      	ldr	r3, [r3, #12]
 8009d4a:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8009d56:	60da      	str	r2, [r3, #12]
  }

  /* Packing mode management is enabled by the DMA settings */
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	68db      	ldr	r3, [r3, #12]
 8009d5c:	2b0f      	cmp	r3, #15
 8009d5e:	d905      	bls.n	8009d6c <HAL_SPI_Transmit_DMA+0xd0>
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009d64:	699b      	ldr	r3, [r3, #24]
 8009d66:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009d6a:	d10f      	bne.n	8009d8c <HAL_SPI_Transmit_DMA+0xf0>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	68db      	ldr	r3, [r3, #12]
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 8009d70:	2b07      	cmp	r3, #7
 8009d72:	d911      	bls.n	8009d98 <HAL_SPI_Transmit_DMA+0xfc>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009d78:	699b      	ldr	r3, [r3, #24]
 8009d7a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009d7e:	d00b      	beq.n	8009d98 <HAL_SPI_Transmit_DMA+0xfc>
                                                     (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))))
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009d84:	699b      	ldr	r3, [r3, #24]
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 8009d86:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009d8a:	d005      	beq.n	8009d98 <HAL_SPI_Transmit_DMA+0xfc>
  {
    /* Restriction the DMA data received is not allowed in this mode */
    __HAL_UNLOCK(hspi);
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	2200      	movs	r2, #0
 8009d90:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    return HAL_ERROR;
 8009d94:	2301      	movs	r3, #1
 8009d96:	e0b7      	b.n	8009f08 <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Adjust XferCount according to DMA alignment / Data size */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	68db      	ldr	r3, [r3, #12]
 8009d9c:	2b07      	cmp	r3, #7
 8009d9e:	d820      	bhi.n	8009de2 <HAL_SPI_Transmit_DMA+0x146>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009da4:	699b      	ldr	r3, [r3, #24]
 8009da6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009daa:	d109      	bne.n	8009dc0 <HAL_SPI_Transmit_DMA+0x124>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8009db2:	b29b      	uxth	r3, r3
 8009db4:	3301      	adds	r3, #1
 8009db6:	105b      	asrs	r3, r3, #1
 8009db8:	b29a      	uxth	r2, r3
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    }
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009dc4:	699b      	ldr	r3, [r3, #24]
 8009dc6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009dca:	d11e      	bne.n	8009e0a <HAL_SPI_Transmit_DMA+0x16e>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 3UL) >> 2UL;
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8009dd2:	b29b      	uxth	r3, r3
 8009dd4:	3303      	adds	r3, #3
 8009dd6:	109b      	asrs	r3, r3, #2
 8009dd8:	b29a      	uxth	r2, r3
 8009dda:	68fb      	ldr	r3, [r7, #12]
 8009ddc:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8009de0:	e013      	b.n	8009e0a <HAL_SPI_Transmit_DMA+0x16e>
    }
  }
  else if (hspi->Init.DataSize <= SPI_DATASIZE_16BIT)
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	68db      	ldr	r3, [r3, #12]
 8009de6:	2b0f      	cmp	r3, #15
 8009de8:	d80f      	bhi.n	8009e0a <HAL_SPI_Transmit_DMA+0x16e>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009dee:	699b      	ldr	r3, [r3, #24]
 8009df0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009df4:	d109      	bne.n	8009e0a <HAL_SPI_Transmit_DMA+0x16e>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8009dfc:	b29b      	uxth	r3, r3
 8009dfe:	3301      	adds	r3, #1
 8009e00:	105b      	asrs	r3, r3, #1
 8009e02:	b29a      	uxth	r2, r3
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  {
    /* Adjustment done */
  }

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009e0e:	4a40      	ldr	r2, [pc, #256]	@ (8009f10 <HAL_SPI_Transmit_DMA+0x274>)
 8009e10:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009e16:	4a3f      	ldr	r2, [pc, #252]	@ (8009f14 <HAL_SPI_Transmit_DMA+0x278>)
 8009e18:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009e1e:	4a3e      	ldr	r2, [pc, #248]	@ (8009f18 <HAL_SPI_Transmit_DMA+0x27c>)
 8009e20:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009e26:	2200      	movs	r2, #0
 8009e28:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear TXDMAEN bit*/
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	689a      	ldr	r2, [r3, #8]
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009e38:	609a      	str	r2, [r3, #8]

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	6f98      	ldr	r0, [r3, #120]	@ 0x78
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009e42:	4619      	mov	r1, r3
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	3320      	adds	r3, #32
 8009e4a:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8009e52:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 8009e54:	f7fa fbca 	bl	80045ec <HAL_DMA_Start_IT>
 8009e58:	4603      	mov	r3, r0
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d011      	beq.n	8009e82 <HAL_SPI_Transmit_DMA+0x1e6>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009e64:	f043 0210 	orr.w	r2, r3, #16
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 8009e6e:	68fb      	ldr	r3, [r7, #12]
 8009e70:	2201      	movs	r2, #1
 8009e72:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

    /* Unlock the process */
    __HAL_UNLOCK(hspi);
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	2200      	movs	r2, #0
 8009e7a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    return HAL_ERROR;
 8009e7e:	2301      	movs	r3, #1
 8009e80:	e042      	b.n	8009f08 <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Set the number of data at current transfer */
  if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 8009e82:	68fb      	ldr	r3, [r7, #12]
 8009e84:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009e86:	69db      	ldr	r3, [r3, #28]
 8009e88:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009e8c:	d108      	bne.n	8009ea0 <HAL_SPI_Transmit_DMA+0x204>
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	6859      	ldr	r1, [r3, #4]
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	681a      	ldr	r2, [r3, #0]
 8009e98:	4b20      	ldr	r3, [pc, #128]	@ (8009f1c <HAL_SPI_Transmit_DMA+0x280>)
 8009e9a:	400b      	ands	r3, r1
 8009e9c:	6053      	str	r3, [r2, #4]
 8009e9e:	e009      	b.n	8009eb4 <HAL_SPI_Transmit_DMA+0x218>
  }
  else
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	685a      	ldr	r2, [r3, #4]
 8009ea6:	4b1d      	ldr	r3, [pc, #116]	@ (8009f1c <HAL_SPI_Transmit_DMA+0x280>)
 8009ea8:	4013      	ands	r3, r2
 8009eaa:	88f9      	ldrh	r1, [r7, #6]
 8009eac:	68fa      	ldr	r2, [r7, #12]
 8009eae:	6812      	ldr	r2, [r2, #0]
 8009eb0:	430b      	orrs	r3, r1
 8009eb2:	6053      	str	r3, [r2, #4]
  }

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	689a      	ldr	r2, [r3, #8]
 8009eba:	68fb      	ldr	r3, [r7, #12]
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009ec2:	609a      	str	r2, [r3, #8]

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_UDR | SPI_IT_FRE | SPI_IT_MODF));
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	691a      	ldr	r2, [r3, #16]
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	f442 7248 	orr.w	r2, r2, #800	@ 0x320
 8009ed2:	611a      	str	r2, [r3, #16]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	681a      	ldr	r2, [r3, #0]
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	f042 0201 	orr.w	r2, r2, #1
 8009ee2:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	685b      	ldr	r3, [r3, #4]
 8009ee8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009eec:	d107      	bne.n	8009efe <HAL_SPI_Transmit_DMA+0x262>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	681a      	ldr	r2, [r3, #0]
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009efc:	601a      	str	r2, [r3, #0]
  }

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	2200      	movs	r2, #0
 8009f02:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8009f06:	2300      	movs	r3, #0
}
 8009f08:	4618      	mov	r0, r3
 8009f0a:	3710      	adds	r7, #16
 8009f0c:	46bd      	mov	sp, r7
 8009f0e:	bd80      	pop	{r7, pc}
 8009f10:	0800a63d 	.word	0x0800a63d
 8009f14:	0800a5b1 	.word	0x0800a5b1
 8009f18:	0800a675 	.word	0x0800a675
 8009f1c:	ffff0000 	.word	0xffff0000

08009f20 <HAL_SPI_Receive_DMA>:
  * @param  Size : amount of data to be sent
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8009f20:	b580      	push	{r7, lr}
 8009f22:	b084      	sub	sp, #16
 8009f24:	af00      	add	r7, sp, #0
 8009f26:	60f8      	str	r0, [r7, #12]
 8009f28:	60b9      	str	r1, [r7, #8]
 8009f2a:	4613      	mov	r3, r2
 8009f2c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));


  if (hspi->State != HAL_SPI_STATE_READY)
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8009f34:	b2db      	uxtb	r3, r3
 8009f36:	2b01      	cmp	r3, #1
 8009f38:	d005      	beq.n	8009f46 <HAL_SPI_Receive_DMA+0x26>
  {
    __HAL_UNLOCK(hspi);
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	2200      	movs	r2, #0
 8009f3e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    return HAL_BUSY;
 8009f42:	2302      	movs	r3, #2
 8009f44:	e127      	b.n	800a196 <HAL_SPI_Receive_DMA+0x276>
  }

  if ((pData == NULL) || (Size == 0UL))
 8009f46:	68bb      	ldr	r3, [r7, #8]
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d002      	beq.n	8009f52 <HAL_SPI_Receive_DMA+0x32>
 8009f4c:	88fb      	ldrh	r3, [r7, #6]
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d105      	bne.n	8009f5e <HAL_SPI_Receive_DMA+0x3e>
  {
    __HAL_UNLOCK(hspi);
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	2200      	movs	r2, #0
 8009f56:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    return HAL_ERROR;
 8009f5a:	2301      	movs	r3, #1
 8009f5c:	e11b      	b.n	800a196 <HAL_SPI_Receive_DMA+0x276>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8009f64:	2b01      	cmp	r3, #1
 8009f66:	d101      	bne.n	8009f6c <HAL_SPI_Receive_DMA+0x4c>
 8009f68:	2302      	movs	r3, #2
 8009f6a:	e114      	b.n	800a196 <HAL_SPI_Receive_DMA+0x276>
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	2201      	movs	r2, #1
 8009f70:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	2204      	movs	r2, #4
 8009f78:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	2200      	movs	r2, #0
 8009f80:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	68ba      	ldr	r2, [r7, #8]
 8009f88:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	88fa      	ldrh	r2, [r7, #6]
 8009f8e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = Size;
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	88fa      	ldrh	r2, [r7, #6]
 8009f96:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	2200      	movs	r2, #0
 8009f9e:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	2200      	movs	r2, #0
 8009fa4:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->TxXferSize  = (uint16_t) 0UL;
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	2200      	movs	r2, #0
 8009faa:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 8009fae:	68fb      	ldr	r3, [r7, #12]
 8009fb0:	2200      	movs	r2, #0
 8009fb2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009fb6:	68fb      	ldr	r3, [r7, #12]
 8009fb8:	689b      	ldr	r3, [r3, #8]
 8009fba:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8009fbe:	d108      	bne.n	8009fd2 <HAL_SPI_Receive_DMA+0xb2>
  {
    SPI_1LINE_RX(hspi);
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	681a      	ldr	r2, [r3, #0]
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009fce:	601a      	str	r2, [r3, #0]
 8009fd0:	e009      	b.n	8009fe6 <HAL_SPI_Receive_DMA+0xc6>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	68db      	ldr	r3, [r3, #12]
 8009fd8:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8009fe4:	60da      	str	r2, [r3, #12]
  }

  /* Packing mode management is enabled by the DMA settings */
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	68db      	ldr	r3, [r3, #12]
 8009fea:	2b0f      	cmp	r3, #15
 8009fec:	d905      	bls.n	8009ffa <HAL_SPI_Receive_DMA+0xda>
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009ff2:	699b      	ldr	r3, [r3, #24]
 8009ff4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009ff8:	d10f      	bne.n	800a01a <HAL_SPI_Receive_DMA+0xfa>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	68db      	ldr	r3, [r3, #12]
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 8009ffe:	2b07      	cmp	r3, #7
 800a000:	d911      	bls.n	800a026 <HAL_SPI_Receive_DMA+0x106>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a006:	699b      	ldr	r3, [r3, #24]
 800a008:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a00c:	d00b      	beq.n	800a026 <HAL_SPI_Receive_DMA+0x106>
                                                     (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))))
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a012:	699b      	ldr	r3, [r3, #24]
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800a014:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a018:	d005      	beq.n	800a026 <HAL_SPI_Receive_DMA+0x106>
  {
    /* Restriction the DMA data received is not allowed in this mode */
    __HAL_UNLOCK(hspi);
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	2200      	movs	r2, #0
 800a01e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    return HAL_ERROR;
 800a022:	2301      	movs	r3, #1
 800a024:	e0b7      	b.n	800a196 <HAL_SPI_Receive_DMA+0x276>
  }

  /* Clear RXDMAEN bit */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_RXDMAEN);
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	689a      	ldr	r2, [r3, #8]
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800a034:	609a      	str	r2, [r3, #8]

  /* Adjust XferCount according to DMA alignment / Data size */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800a036:	68fb      	ldr	r3, [r7, #12]
 800a038:	68db      	ldr	r3, [r3, #12]
 800a03a:	2b07      	cmp	r3, #7
 800a03c:	d820      	bhi.n	800a080 <HAL_SPI_Receive_DMA+0x160>
  {
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a042:	699b      	ldr	r3, [r3, #24]
 800a044:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a048:	d109      	bne.n	800a05e <HAL_SPI_Receive_DMA+0x13e>
    {
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 1UL) >> 1UL;
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a050:	b29b      	uxth	r3, r3
 800a052:	3301      	adds	r3, #1
 800a054:	105b      	asrs	r3, r3, #1
 800a056:	b29a      	uxth	r2, r3
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    }
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800a05e:	68fb      	ldr	r3, [r7, #12]
 800a060:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a062:	699b      	ldr	r3, [r3, #24]
 800a064:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a068:	d11e      	bne.n	800a0a8 <HAL_SPI_Receive_DMA+0x188>
    {
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 3UL) >> 2UL;
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a070:	b29b      	uxth	r3, r3
 800a072:	3303      	adds	r3, #3
 800a074:	109b      	asrs	r3, r3, #2
 800a076:	b29a      	uxth	r2, r3
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800a07e:	e013      	b.n	800a0a8 <HAL_SPI_Receive_DMA+0x188>
    }
  }
  else if (hspi->Init.DataSize <= SPI_DATASIZE_16BIT)
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	68db      	ldr	r3, [r3, #12]
 800a084:	2b0f      	cmp	r3, #15
 800a086:	d80f      	bhi.n	800a0a8 <HAL_SPI_Receive_DMA+0x188>
  {
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a08c:	699b      	ldr	r3, [r3, #24]
 800a08e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a092:	d109      	bne.n	800a0a8 <HAL_SPI_Receive_DMA+0x188>
    {
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 1UL) >> 1UL;
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a09a:	b29b      	uxth	r3, r3
 800a09c:	3301      	adds	r3, #1
 800a09e:	105b      	asrs	r3, r3, #1
 800a0a0:	b29a      	uxth	r2, r3
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  {
    /* Adjustment done */
  }

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a0ac:	4a3c      	ldr	r2, [pc, #240]	@ (800a1a0 <HAL_SPI_Receive_DMA+0x280>)
 800a0ae:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a0b4:	4a3b      	ldr	r2, [pc, #236]	@ (800a1a4 <HAL_SPI_Receive_DMA+0x284>)
 800a0b6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a0bc:	4a3a      	ldr	r2, [pc, #232]	@ (800a1a8 <HAL_SPI_Receive_DMA+0x288>)
 800a0be:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a0c4:	2200      	movs	r2, #0
 800a0c6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->RXDR, (uint32_t)hspi->pRxBuffPtr,
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	3330      	adds	r3, #48	@ 0x30
 800a0d2:	4619      	mov	r1, r3
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a0d8:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a0e0:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->RXDR, (uint32_t)hspi->pRxBuffPtr,
 800a0e2:	f7fa fa83 	bl	80045ec <HAL_DMA_Start_IT>
 800a0e6:	4603      	mov	r3, r0
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d011      	beq.n	800a110 <HAL_SPI_Receive_DMA+0x1f0>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a0f2:	f043 0210 	orr.w	r2, r3, #16
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	2201      	movs	r2, #1
 800a100:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

    /* Unlock the process */
    __HAL_UNLOCK(hspi);
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	2200      	movs	r2, #0
 800a108:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    return HAL_ERROR;
 800a10c:	2301      	movs	r3, #1
 800a10e:	e042      	b.n	800a196 <HAL_SPI_Receive_DMA+0x276>
  }

  /* Set the number of data at current transfer */
  if (hspi->hdmarx->Init.Mode == DMA_CIRCULAR)
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a114:	69db      	ldr	r3, [r3, #28]
 800a116:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a11a:	d108      	bne.n	800a12e <HAL_SPI_Receive_DMA+0x20e>
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	6859      	ldr	r1, [r3, #4]
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	681a      	ldr	r2, [r3, #0]
 800a126:	4b21      	ldr	r3, [pc, #132]	@ (800a1ac <HAL_SPI_Receive_DMA+0x28c>)
 800a128:	400b      	ands	r3, r1
 800a12a:	6053      	str	r3, [r2, #4]
 800a12c:	e009      	b.n	800a142 <HAL_SPI_Receive_DMA+0x222>
  }
  else
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	685a      	ldr	r2, [r3, #4]
 800a134:	4b1d      	ldr	r3, [pc, #116]	@ (800a1ac <HAL_SPI_Receive_DMA+0x28c>)
 800a136:	4013      	ands	r3, r2
 800a138:	88f9      	ldrh	r1, [r7, #6]
 800a13a:	68fa      	ldr	r2, [r7, #12]
 800a13c:	6812      	ldr	r2, [r2, #0]
 800a13e:	430b      	orrs	r3, r1
 800a140:	6053      	str	r3, [r2, #4]
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_RXDMAEN);
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	689a      	ldr	r2, [r3, #8]
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a150:	609a      	str	r2, [r3, #8]

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF));
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	691a      	ldr	r2, [r3, #16]
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	f442 7250 	orr.w	r2, r2, #832	@ 0x340
 800a160:	611a      	str	r2, [r3, #16]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800a162:	68fb      	ldr	r3, [r7, #12]
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	681a      	ldr	r2, [r3, #0]
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	f042 0201 	orr.w	r2, r2, #1
 800a170:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	685b      	ldr	r3, [r3, #4]
 800a176:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a17a:	d107      	bne.n	800a18c <HAL_SPI_Receive_DMA+0x26c>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	681a      	ldr	r2, [r3, #0]
 800a182:	68fb      	ldr	r3, [r7, #12]
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a18a:	601a      	str	r2, [r3, #0]
  }

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800a18c:	68fb      	ldr	r3, [r7, #12]
 800a18e:	2200      	movs	r2, #0
 800a190:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800a194:	2300      	movs	r3, #0
}
 800a196:	4618      	mov	r0, r3
 800a198:	3710      	adds	r7, #16
 800a19a:	46bd      	mov	sp, r7
 800a19c:	bd80      	pop	{r7, pc}
 800a19e:	bf00      	nop
 800a1a0:	0800a659 	.word	0x0800a659
 800a1a4:	0800a5f7 	.word	0x0800a5f7
 800a1a8:	0800a675 	.word	0x0800a675
 800a1ac:	ffff0000 	.word	0xffff0000

0800a1b0 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800a1b0:	b580      	push	{r7, lr}
 800a1b2:	b08a      	sub	sp, #40	@ 0x28
 800a1b4:	af00      	add	r7, sp, #0
 800a1b6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	691b      	ldr	r3, [r3, #16]
 800a1be:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	695b      	ldr	r3, [r3, #20]
 800a1c6:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 800a1c8:	6a3a      	ldr	r2, [r7, #32]
 800a1ca:	69fb      	ldr	r3, [r7, #28]
 800a1cc:	4013      	ands	r3, r2
 800a1ce:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	681b      	ldr	r3, [r3, #0]
 800a1d4:	689b      	ldr	r3, [r3, #8]
 800a1d6:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 800a1d8:	2300      	movs	r3, #0
 800a1da:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800a1e2:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	3330      	adds	r3, #48	@ 0x30
 800a1ea:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 800a1ec:	69fb      	ldr	r3, [r7, #28]
 800a1ee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	d010      	beq.n	800a218 <HAL_SPI_IRQHandler+0x68>
 800a1f6:	6a3b      	ldr	r3, [r7, #32]
 800a1f8:	f003 0308 	and.w	r3, r3, #8
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d00b      	beq.n	800a218 <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	699a      	ldr	r2, [r3, #24]
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a20e:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 800a210:	6878      	ldr	r0, [r7, #4]
 800a212:	f000 f9c3 	bl	800a59c <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 800a216:	e192      	b.n	800a53e <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800a218:	69bb      	ldr	r3, [r7, #24]
 800a21a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a21e:	2b00      	cmp	r3, #0
 800a220:	d113      	bne.n	800a24a <HAL_SPI_IRQHandler+0x9a>
 800a222:	69bb      	ldr	r3, [r7, #24]
 800a224:	f003 0320 	and.w	r3, r3, #32
 800a228:	2b00      	cmp	r3, #0
 800a22a:	d10e      	bne.n	800a24a <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 800a22c:	69bb      	ldr	r3, [r7, #24]
 800a22e:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800a232:	2b00      	cmp	r3, #0
 800a234:	d009      	beq.n	800a24a <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a23a:	6878      	ldr	r0, [r7, #4]
 800a23c:	4798      	blx	r3
    hspi->RxISR(hspi);
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a242:	6878      	ldr	r0, [r7, #4]
 800a244:	4798      	blx	r3
    handled = 1UL;
 800a246:	2301      	movs	r3, #1
 800a248:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800a24a:	69bb      	ldr	r3, [r7, #24]
 800a24c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a250:	2b00      	cmp	r3, #0
 800a252:	d10f      	bne.n	800a274 <HAL_SPI_IRQHandler+0xc4>
 800a254:	69bb      	ldr	r3, [r7, #24]
 800a256:	f003 0301 	and.w	r3, r3, #1
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d00a      	beq.n	800a274 <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800a25e:	69bb      	ldr	r3, [r7, #24]
 800a260:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800a264:	2b00      	cmp	r3, #0
 800a266:	d105      	bne.n	800a274 <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a26c:	6878      	ldr	r0, [r7, #4]
 800a26e:	4798      	blx	r3
    handled = 1UL;
 800a270:	2301      	movs	r3, #1
 800a272:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800a274:	69bb      	ldr	r3, [r7, #24]
 800a276:	f003 0320 	and.w	r3, r3, #32
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d10f      	bne.n	800a29e <HAL_SPI_IRQHandler+0xee>
 800a27e:	69bb      	ldr	r3, [r7, #24]
 800a280:	f003 0302 	and.w	r3, r3, #2
 800a284:	2b00      	cmp	r3, #0
 800a286:	d00a      	beq.n	800a29e <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800a288:	69bb      	ldr	r3, [r7, #24]
 800a28a:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d105      	bne.n	800a29e <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a296:	6878      	ldr	r0, [r7, #4]
 800a298:	4798      	blx	r3
    handled = 1UL;
 800a29a:	2301      	movs	r3, #1
 800a29c:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 800a29e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	f040 8147 	bne.w	800a534 <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 800a2a6:	69bb      	ldr	r3, [r7, #24]
 800a2a8:	f003 0308 	and.w	r3, r3, #8
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	f000 808b 	beq.w	800a3c8 <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	699a      	ldr	r2, [r3, #24]
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	f042 0208 	orr.w	r2, r2, #8
 800a2c0:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	699a      	ldr	r2, [r3, #24]
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	f042 0210 	orr.w	r2, r2, #16
 800a2d0:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	699a      	ldr	r2, [r3, #24]
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a2e0:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	691a      	ldr	r2, [r3, #16]
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	f022 0208 	bic.w	r2, r2, #8
 800a2f0:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	689b      	ldr	r3, [r3, #8]
 800a2f8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d13d      	bne.n	800a37c <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 800a300:	e036      	b.n	800a370 <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	68db      	ldr	r3, [r3, #12]
 800a306:	2b0f      	cmp	r3, #15
 800a308:	d90b      	bls.n	800a322 <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	681a      	ldr	r2, [r3, #0]
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a312:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800a314:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a31a:	1d1a      	adds	r2, r3, #4
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	665a      	str	r2, [r3, #100]	@ 0x64
 800a320:	e01d      	b.n	800a35e <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	68db      	ldr	r3, [r3, #12]
 800a326:	2b07      	cmp	r3, #7
 800a328:	d90b      	bls.n	800a342 <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a32e:	68fa      	ldr	r2, [r7, #12]
 800a330:	8812      	ldrh	r2, [r2, #0]
 800a332:	b292      	uxth	r2, r2
 800a334:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a33a:	1c9a      	adds	r2, r3, #2
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	665a      	str	r2, [r3, #100]	@ 0x64
 800a340:	e00d      	b.n	800a35e <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a34e:	7812      	ldrb	r2, [r2, #0]
 800a350:	b2d2      	uxtb	r2, r2
 800a352:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a358:	1c5a      	adds	r2, r3, #1
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a364:	b29b      	uxth	r3, r3
 800a366:	3b01      	subs	r3, #1
 800a368:	b29a      	uxth	r2, r3
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a376:	b29b      	uxth	r3, r3
 800a378:	2b00      	cmp	r3, #0
 800a37a:	d1c2      	bne.n	800a302 <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 800a37c:	6878      	ldr	r0, [r7, #4]
 800a37e:	f000 f9b7 	bl	800a6f0 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	2201      	movs	r2, #1
 800a386:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a390:	2b00      	cmp	r3, #0
 800a392:	d003      	beq.n	800a39c <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800a394:	6878      	ldr	r0, [r7, #4]
 800a396:	f7f7 fc5d 	bl	8001c54 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800a39a:	e0d0      	b.n	800a53e <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 800a39c:	7cfb      	ldrb	r3, [r7, #19]
 800a39e:	2b05      	cmp	r3, #5
 800a3a0:	d103      	bne.n	800a3aa <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 800a3a2:	6878      	ldr	r0, [r7, #4]
 800a3a4:	f000 f8dc 	bl	800a560 <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 800a3a8:	e0c6      	b.n	800a538 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 800a3aa:	7cfb      	ldrb	r3, [r7, #19]
 800a3ac:	2b04      	cmp	r3, #4
 800a3ae:	d103      	bne.n	800a3b8 <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 800a3b0:	6878      	ldr	r0, [r7, #4]
 800a3b2:	f7f7 fc3f 	bl	8001c34 <HAL_SPI_RxCpltCallback>
    return;
 800a3b6:	e0bf      	b.n	800a538 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 800a3b8:	7cfb      	ldrb	r3, [r7, #19]
 800a3ba:	2b03      	cmp	r3, #3
 800a3bc:	f040 80bc 	bne.w	800a538 <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 800a3c0:	6878      	ldr	r0, [r7, #4]
 800a3c2:	f000 f8c3 	bl	800a54c <HAL_SPI_TxCpltCallback>
    return;
 800a3c6:	e0b7      	b.n	800a538 <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 800a3c8:	69bb      	ldr	r3, [r7, #24]
 800a3ca:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	f000 80b5 	beq.w	800a53e <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 800a3d4:	69bb      	ldr	r3, [r7, #24]
 800a3d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d00f      	beq.n	800a3fe <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a3e4:	f043 0204 	orr.w	r2, r3, #4
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	699a      	ldr	r2, [r3, #24]
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a3fc:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 800a3fe:	69bb      	ldr	r3, [r7, #24]
 800a400:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a404:	2b00      	cmp	r3, #0
 800a406:	d00f      	beq.n	800a428 <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a40e:	f043 0201 	orr.w	r2, r3, #1
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	699a      	ldr	r2, [r3, #24]
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a426:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 800a428:	69bb      	ldr	r3, [r7, #24]
 800a42a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d00f      	beq.n	800a452 <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a438:	f043 0208 	orr.w	r2, r3, #8
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	699a      	ldr	r2, [r3, #24]
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a450:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 800a452:	69bb      	ldr	r3, [r7, #24]
 800a454:	f003 0320 	and.w	r3, r3, #32
 800a458:	2b00      	cmp	r3, #0
 800a45a:	d00f      	beq.n	800a47c <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a462:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	699a      	ldr	r2, [r3, #24]
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	f042 0220 	orr.w	r2, r2, #32
 800a47a:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a482:	2b00      	cmp	r3, #0
 800a484:	d05a      	beq.n	800a53c <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	681a      	ldr	r2, [r3, #0]
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	f022 0201 	bic.w	r2, r2, #1
 800a494:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	6919      	ldr	r1, [r3, #16]
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	681a      	ldr	r2, [r3, #0]
 800a4a0:	4b28      	ldr	r3, [pc, #160]	@ (800a544 <HAL_SPI_IRQHandler+0x394>)
 800a4a2:	400b      	ands	r3, r1
 800a4a4:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800a4a6:	697b      	ldr	r3, [r7, #20]
 800a4a8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800a4ac:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800a4b0:	d138      	bne.n	800a524 <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	689a      	ldr	r2, [r3, #8]
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800a4c0:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d013      	beq.n	800a4f2 <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a4ce:	4a1e      	ldr	r2, [pc, #120]	@ (800a548 <HAL_SPI_IRQHandler+0x398>)
 800a4d0:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a4d6:	4618      	mov	r0, r3
 800a4d8:	f7fa fe10 	bl	80050fc <HAL_DMA_Abort_IT>
 800a4dc:	4603      	mov	r3, r0
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d007      	beq.n	800a4f2 <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a4e8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d020      	beq.n	800a53c <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a4fe:	4a12      	ldr	r2, [pc, #72]	@ (800a548 <HAL_SPI_IRQHandler+0x398>)
 800a500:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a506:	4618      	mov	r0, r3
 800a508:	f7fa fdf8 	bl	80050fc <HAL_DMA_Abort_IT>
 800a50c:	4603      	mov	r3, r0
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d014      	beq.n	800a53c <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a518:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800a522:	e00b      	b.n	800a53c <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	2201      	movs	r2, #1
 800a528:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 800a52c:	6878      	ldr	r0, [r7, #4]
 800a52e:	f7f7 fb91 	bl	8001c54 <HAL_SPI_ErrorCallback>
    return;
 800a532:	e003      	b.n	800a53c <HAL_SPI_IRQHandler+0x38c>
    return;
 800a534:	bf00      	nop
 800a536:	e002      	b.n	800a53e <HAL_SPI_IRQHandler+0x38e>
    return;
 800a538:	bf00      	nop
 800a53a:	e000      	b.n	800a53e <HAL_SPI_IRQHandler+0x38e>
    return;
 800a53c:	bf00      	nop
  }
}
 800a53e:	3728      	adds	r7, #40	@ 0x28
 800a540:	46bd      	mov	sp, r7
 800a542:	bd80      	pop	{r7, pc}
 800a544:	fffffc94 	.word	0xfffffc94
 800a548:	0800a6bb 	.word	0x0800a6bb

0800a54c <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800a54c:	b480      	push	{r7}
 800a54e:	b083      	sub	sp, #12
 800a550:	af00      	add	r7, sp, #0
 800a552:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800a554:	bf00      	nop
 800a556:	370c      	adds	r7, #12
 800a558:	46bd      	mov	sp, r7
 800a55a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a55e:	4770      	bx	lr

0800a560 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800a560:	b480      	push	{r7}
 800a562:	b083      	sub	sp, #12
 800a564:	af00      	add	r7, sp, #0
 800a566:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800a568:	bf00      	nop
 800a56a:	370c      	adds	r7, #12
 800a56c:	46bd      	mov	sp, r7
 800a56e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a572:	4770      	bx	lr

0800a574 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800a574:	b480      	push	{r7}
 800a576:	b083      	sub	sp, #12
 800a578:	af00      	add	r7, sp, #0
 800a57a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800a57c:	bf00      	nop
 800a57e:	370c      	adds	r7, #12
 800a580:	46bd      	mov	sp, r7
 800a582:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a586:	4770      	bx	lr

0800a588 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800a588:	b480      	push	{r7}
 800a58a:	b083      	sub	sp, #12
 800a58c:	af00      	add	r7, sp, #0
 800a58e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 800a590:	bf00      	nop
 800a592:	370c      	adds	r7, #12
 800a594:	46bd      	mov	sp, r7
 800a596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a59a:	4770      	bx	lr

0800a59c <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800a59c:	b480      	push	{r7}
 800a59e:	b083      	sub	sp, #12
 800a5a0:	af00      	add	r7, sp, #0
 800a5a2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 800a5a4:	bf00      	nop
 800a5a6:	370c      	adds	r7, #12
 800a5a8:	46bd      	mov	sp, r7
 800a5aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ae:	4770      	bx	lr

0800a5b0 <SPI_DMATransmitCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800a5b0:	b580      	push	{r7, lr}
 800a5b2:	b084      	sub	sp, #16
 800a5b4:	af00      	add	r7, sp, #0
 800a5b6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a5bc:	60fb      	str	r3, [r7, #12]

  if (hspi->State != HAL_SPI_STATE_ABORT)
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800a5c4:	b2db      	uxtb	r3, r3
 800a5c6:	2b07      	cmp	r3, #7
 800a5c8:	d011      	beq.n	800a5ee <SPI_DMATransmitCplt+0x3e>
  {
    if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a5ce:	69db      	ldr	r3, [r3, #28]
 800a5d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a5d4:	d103      	bne.n	800a5de <SPI_DMATransmitCplt+0x2e>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->TxCpltCallback(hspi);
#else
      HAL_SPI_TxCpltCallback(hspi);
 800a5d6:	68f8      	ldr	r0, [r7, #12]
 800a5d8:	f7ff ffb8 	bl	800a54c <HAL_SPI_TxCpltCallback>
    {
      /* Enable EOT interrupt */
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
    }
  }
}
 800a5dc:	e007      	b.n	800a5ee <SPI_DMATransmitCplt+0x3e>
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
 800a5de:	68fb      	ldr	r3, [r7, #12]
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	691a      	ldr	r2, [r3, #16]
 800a5e4:	68fb      	ldr	r3, [r7, #12]
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	f042 0208 	orr.w	r2, r2, #8
 800a5ec:	611a      	str	r2, [r3, #16]
}
 800a5ee:	bf00      	nop
 800a5f0:	3710      	adds	r7, #16
 800a5f2:	46bd      	mov	sp, r7
 800a5f4:	bd80      	pop	{r7, pc}

0800a5f6 <SPI_DMAReceiveCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a5f6:	b580      	push	{r7, lr}
 800a5f8:	b084      	sub	sp, #16
 800a5fa:	af00      	add	r7, sp, #0
 800a5fc:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a602:	60fb      	str	r3, [r7, #12]

  if (hspi->State != HAL_SPI_STATE_ABORT)
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800a60a:	b2db      	uxtb	r3, r3
 800a60c:	2b07      	cmp	r3, #7
 800a60e:	d011      	beq.n	800a634 <SPI_DMAReceiveCplt+0x3e>
  {
    if (hspi->hdmarx->Init.Mode == DMA_CIRCULAR)
 800a610:	68fb      	ldr	r3, [r7, #12]
 800a612:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a614:	69db      	ldr	r3, [r3, #28]
 800a616:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a61a:	d103      	bne.n	800a624 <SPI_DMAReceiveCplt+0x2e>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 800a61c:	68f8      	ldr	r0, [r7, #12]
 800a61e:	f7f7 fb09 	bl	8001c34 <HAL_SPI_RxCpltCallback>
    {
      /* Enable EOT interrupt */
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
    }
  }
}
 800a622:	e007      	b.n	800a634 <SPI_DMAReceiveCplt+0x3e>
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	691a      	ldr	r2, [r3, #16]
 800a62a:	68fb      	ldr	r3, [r7, #12]
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	f042 0208 	orr.w	r2, r2, #8
 800a632:	611a      	str	r2, [r3, #16]
}
 800a634:	bf00      	nop
 800a636:	3710      	adds	r7, #16
 800a638:	46bd      	mov	sp, r7
 800a63a:	bd80      	pop	{r7, pc}

0800a63c <SPI_DMAHalfTransmitCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma) /* Derogation MISRAC2012-Rule-8.13 */
{
 800a63c:	b580      	push	{r7, lr}
 800a63e:	b084      	sub	sp, #16
 800a640:	af00      	add	r7, sp, #0
 800a642:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a648:	60fb      	str	r3, [r7, #12]
                            ((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-8.13 */

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800a64a:	68f8      	ldr	r0, [r7, #12]
 800a64c:	f7ff ff92 	bl	800a574 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a650:	bf00      	nop
 800a652:	3710      	adds	r7, #16
 800a654:	46bd      	mov	sp, r7
 800a656:	bd80      	pop	{r7, pc}

0800a658 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma) /* Derogation MISRAC2012-Rule-8.13 */
{
 800a658:	b580      	push	{r7, lr}
 800a65a:	b084      	sub	sp, #16
 800a65c:	af00      	add	r7, sp, #0
 800a65e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a664:	60fb      	str	r3, [r7, #12]
                            ((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-8.13 */

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800a666:	68f8      	ldr	r0, [r7, #12]
 800a668:	f7ff ff8e 	bl	800a588 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a66c:	bf00      	nop
 800a66e:	3710      	adds	r7, #16
 800a670:	46bd      	mov	sp, r7
 800a672:	bd80      	pop	{r7, pc}

0800a674 <SPI_DMAError>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800a674:	b580      	push	{r7, lr}
 800a676:	b084      	sub	sp, #16
 800a678:	af00      	add	r7, sp, #0
 800a67a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a680:	60fb      	str	r3, [r7, #12]

  /* if DMA error is FIFO error ignore it */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800a682:	6878      	ldr	r0, [r7, #4]
 800a684:	f7fb feaa 	bl	80063dc <HAL_DMA_GetError>
 800a688:	4603      	mov	r3, r0
 800a68a:	2b02      	cmp	r3, #2
 800a68c:	d011      	beq.n	800a6b2 <SPI_DMAError+0x3e>
  {
    /* Call SPI standard close procedure */
    SPI_CloseTransfer(hspi);
 800a68e:	68f8      	ldr	r0, [r7, #12]
 800a690:	f000 f82e 	bl	800a6f0 <SPI_CloseTransfer>

    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a69a:	f043 0210 	orr.w	r2, r3, #16
 800a69e:	68fb      	ldr	r3, [r7, #12]
 800a6a0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 800a6a4:	68fb      	ldr	r3, [r7, #12]
 800a6a6:	2201      	movs	r2, #1
 800a6a8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 800a6ac:	68f8      	ldr	r0, [r7, #12]
 800a6ae:	f7f7 fad1 	bl	8001c54 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 800a6b2:	bf00      	nop
 800a6b4:	3710      	adds	r7, #16
 800a6b6:	46bd      	mov	sp, r7
 800a6b8:	bd80      	pop	{r7, pc}

0800a6ba <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a6ba:	b580      	push	{r7, lr}
 800a6bc:	b084      	sub	sp, #16
 800a6be:	af00      	add	r7, sp, #0
 800a6c0:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a6c6:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	2200      	movs	r2, #0
 800a6cc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 800a6d0:	68fb      	ldr	r3, [r7, #12]
 800a6d2:	2200      	movs	r2, #0
 800a6d4:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 800a6d8:	68fb      	ldr	r3, [r7, #12]
 800a6da:	2201      	movs	r2, #1
 800a6dc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800a6e0:	68f8      	ldr	r0, [r7, #12]
 800a6e2:	f7f7 fab7 	bl	8001c54 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a6e6:	bf00      	nop
 800a6e8:	3710      	adds	r7, #16
 800a6ea:	46bd      	mov	sp, r7
 800a6ec:	bd80      	pop	{r7, pc}
	...

0800a6f0 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800a6f0:	b480      	push	{r7}
 800a6f2:	b085      	sub	sp, #20
 800a6f4:	af00      	add	r7, sp, #0
 800a6f6:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	695b      	ldr	r3, [r3, #20]
 800a6fe:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	699a      	ldr	r2, [r3, #24]
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	f042 0208 	orr.w	r2, r2, #8
 800a70e:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	699a      	ldr	r2, [r3, #24]
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	f042 0210 	orr.w	r2, r2, #16
 800a71e:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	681a      	ldr	r2, [r3, #0]
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	f022 0201 	bic.w	r2, r2, #1
 800a72e:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	6919      	ldr	r1, [r3, #16]
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	681a      	ldr	r2, [r3, #0]
 800a73a:	4b3c      	ldr	r3, [pc, #240]	@ (800a82c <SPI_CloseTransfer+0x13c>)
 800a73c:	400b      	ands	r3, r1
 800a73e:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	689a      	ldr	r2, [r3, #8]
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800a74e:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800a756:	b2db      	uxtb	r3, r3
 800a758:	2b04      	cmp	r3, #4
 800a75a:	d014      	beq.n	800a786 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	f003 0320 	and.w	r3, r3, #32
 800a762:	2b00      	cmp	r3, #0
 800a764:	d00f      	beq.n	800a786 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a76c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	699a      	ldr	r2, [r3, #24]
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	f042 0220 	orr.w	r2, r2, #32
 800a784:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800a78c:	b2db      	uxtb	r3, r3
 800a78e:	2b03      	cmp	r3, #3
 800a790:	d014      	beq.n	800a7bc <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800a792:	68fb      	ldr	r3, [r7, #12]
 800a794:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d00f      	beq.n	800a7bc <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a7a2:	f043 0204 	orr.w	r2, r3, #4
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	699a      	ldr	r2, [r3, #24]
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a7ba:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d00f      	beq.n	800a7e6 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a7cc:	f043 0201 	orr.w	r2, r3, #1
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	699a      	ldr	r2, [r3, #24]
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a7e4:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d00f      	beq.n	800a810 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a7f6:	f043 0208 	orr.w	r2, r3, #8
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	699a      	ldr	r2, [r3, #24]
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a80e:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	2200      	movs	r2, #0
 800a814:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	2200      	movs	r2, #0
 800a81c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 800a820:	bf00      	nop
 800a822:	3714      	adds	r7, #20
 800a824:	46bd      	mov	sp, r7
 800a826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a82a:	4770      	bx	lr
 800a82c:	fffffc90 	.word	0xfffffc90

0800a830 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800a830:	b480      	push	{r7}
 800a832:	b085      	sub	sp, #20
 800a834:	af00      	add	r7, sp, #0
 800a836:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a83c:	095b      	lsrs	r3, r3, #5
 800a83e:	3301      	adds	r3, #1
 800a840:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	68db      	ldr	r3, [r3, #12]
 800a846:	3301      	adds	r3, #1
 800a848:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800a84a:	68bb      	ldr	r3, [r7, #8]
 800a84c:	3307      	adds	r3, #7
 800a84e:	08db      	lsrs	r3, r3, #3
 800a850:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800a852:	68bb      	ldr	r3, [r7, #8]
 800a854:	68fa      	ldr	r2, [r7, #12]
 800a856:	fb02 f303 	mul.w	r3, r2, r3
}
 800a85a:	4618      	mov	r0, r3
 800a85c:	3714      	adds	r7, #20
 800a85e:	46bd      	mov	sp, r7
 800a860:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a864:	4770      	bx	lr

0800a866 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a866:	b580      	push	{r7, lr}
 800a868:	b082      	sub	sp, #8
 800a86a:	af00      	add	r7, sp, #0
 800a86c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	2b00      	cmp	r3, #0
 800a872:	d101      	bne.n	800a878 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a874:	2301      	movs	r3, #1
 800a876:	e049      	b.n	800a90c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a87e:	b2db      	uxtb	r3, r3
 800a880:	2b00      	cmp	r3, #0
 800a882:	d106      	bne.n	800a892 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	2200      	movs	r2, #0
 800a888:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a88c:	6878      	ldr	r0, [r7, #4]
 800a88e:	f7f8 fd2f 	bl	80032f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	2202      	movs	r2, #2
 800a896:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	681a      	ldr	r2, [r3, #0]
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	3304      	adds	r3, #4
 800a8a2:	4619      	mov	r1, r3
 800a8a4:	4610      	mov	r0, r2
 800a8a6:	f000 ffa5 	bl	800b7f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	2201      	movs	r2, #1
 800a8ae:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	2201      	movs	r2, #1
 800a8b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	2201      	movs	r2, #1
 800a8be:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	2201      	movs	r2, #1
 800a8c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	2201      	movs	r2, #1
 800a8ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	2201      	movs	r2, #1
 800a8d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	2201      	movs	r2, #1
 800a8de:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	2201      	movs	r2, #1
 800a8e6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	2201      	movs	r2, #1
 800a8ee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	2201      	movs	r2, #1
 800a8f6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	2201      	movs	r2, #1
 800a8fe:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	2201      	movs	r2, #1
 800a906:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a90a:	2300      	movs	r3, #0
}
 800a90c:	4618      	mov	r0, r3
 800a90e:	3708      	adds	r7, #8
 800a910:	46bd      	mov	sp, r7
 800a912:	bd80      	pop	{r7, pc}

0800a914 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a914:	b480      	push	{r7}
 800a916:	b085      	sub	sp, #20
 800a918:	af00      	add	r7, sp, #0
 800a91a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a922:	b2db      	uxtb	r3, r3
 800a924:	2b01      	cmp	r3, #1
 800a926:	d001      	beq.n	800a92c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a928:	2301      	movs	r3, #1
 800a92a:	e05e      	b.n	800a9ea <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	2202      	movs	r2, #2
 800a930:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	68da      	ldr	r2, [r3, #12]
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	f042 0201 	orr.w	r2, r2, #1
 800a942:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	4a2b      	ldr	r2, [pc, #172]	@ (800a9f8 <HAL_TIM_Base_Start_IT+0xe4>)
 800a94a:	4293      	cmp	r3, r2
 800a94c:	d02c      	beq.n	800a9a8 <HAL_TIM_Base_Start_IT+0x94>
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a956:	d027      	beq.n	800a9a8 <HAL_TIM_Base_Start_IT+0x94>
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	4a27      	ldr	r2, [pc, #156]	@ (800a9fc <HAL_TIM_Base_Start_IT+0xe8>)
 800a95e:	4293      	cmp	r3, r2
 800a960:	d022      	beq.n	800a9a8 <HAL_TIM_Base_Start_IT+0x94>
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	681b      	ldr	r3, [r3, #0]
 800a966:	4a26      	ldr	r2, [pc, #152]	@ (800aa00 <HAL_TIM_Base_Start_IT+0xec>)
 800a968:	4293      	cmp	r3, r2
 800a96a:	d01d      	beq.n	800a9a8 <HAL_TIM_Base_Start_IT+0x94>
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	4a24      	ldr	r2, [pc, #144]	@ (800aa04 <HAL_TIM_Base_Start_IT+0xf0>)
 800a972:	4293      	cmp	r3, r2
 800a974:	d018      	beq.n	800a9a8 <HAL_TIM_Base_Start_IT+0x94>
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	4a23      	ldr	r2, [pc, #140]	@ (800aa08 <HAL_TIM_Base_Start_IT+0xf4>)
 800a97c:	4293      	cmp	r3, r2
 800a97e:	d013      	beq.n	800a9a8 <HAL_TIM_Base_Start_IT+0x94>
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	4a21      	ldr	r2, [pc, #132]	@ (800aa0c <HAL_TIM_Base_Start_IT+0xf8>)
 800a986:	4293      	cmp	r3, r2
 800a988:	d00e      	beq.n	800a9a8 <HAL_TIM_Base_Start_IT+0x94>
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	4a20      	ldr	r2, [pc, #128]	@ (800aa10 <HAL_TIM_Base_Start_IT+0xfc>)
 800a990:	4293      	cmp	r3, r2
 800a992:	d009      	beq.n	800a9a8 <HAL_TIM_Base_Start_IT+0x94>
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	681b      	ldr	r3, [r3, #0]
 800a998:	4a1e      	ldr	r2, [pc, #120]	@ (800aa14 <HAL_TIM_Base_Start_IT+0x100>)
 800a99a:	4293      	cmp	r3, r2
 800a99c:	d004      	beq.n	800a9a8 <HAL_TIM_Base_Start_IT+0x94>
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	4a1d      	ldr	r2, [pc, #116]	@ (800aa18 <HAL_TIM_Base_Start_IT+0x104>)
 800a9a4:	4293      	cmp	r3, r2
 800a9a6:	d115      	bne.n	800a9d4 <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	689a      	ldr	r2, [r3, #8]
 800a9ae:	4b1b      	ldr	r3, [pc, #108]	@ (800aa1c <HAL_TIM_Base_Start_IT+0x108>)
 800a9b0:	4013      	ands	r3, r2
 800a9b2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a9b4:	68fb      	ldr	r3, [r7, #12]
 800a9b6:	2b06      	cmp	r3, #6
 800a9b8:	d015      	beq.n	800a9e6 <HAL_TIM_Base_Start_IT+0xd2>
 800a9ba:	68fb      	ldr	r3, [r7, #12]
 800a9bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a9c0:	d011      	beq.n	800a9e6 <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	681a      	ldr	r2, [r3, #0]
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	f042 0201 	orr.w	r2, r2, #1
 800a9d0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a9d2:	e008      	b.n	800a9e6 <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	681a      	ldr	r2, [r3, #0]
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	f042 0201 	orr.w	r2, r2, #1
 800a9e2:	601a      	str	r2, [r3, #0]
 800a9e4:	e000      	b.n	800a9e8 <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a9e6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a9e8:	2300      	movs	r3, #0
}
 800a9ea:	4618      	mov	r0, r3
 800a9ec:	3714      	adds	r7, #20
 800a9ee:	46bd      	mov	sp, r7
 800a9f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9f4:	4770      	bx	lr
 800a9f6:	bf00      	nop
 800a9f8:	40010000 	.word	0x40010000
 800a9fc:	40000400 	.word	0x40000400
 800aa00:	40000800 	.word	0x40000800
 800aa04:	40000c00 	.word	0x40000c00
 800aa08:	40010400 	.word	0x40010400
 800aa0c:	40001800 	.word	0x40001800
 800aa10:	40014000 	.word	0x40014000
 800aa14:	4000e000 	.word	0x4000e000
 800aa18:	4000e400 	.word	0x4000e400
 800aa1c:	00010007 	.word	0x00010007

0800aa20 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800aa20:	b480      	push	{r7}
 800aa22:	b083      	sub	sp, #12
 800aa24:	af00      	add	r7, sp, #0
 800aa26:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	681b      	ldr	r3, [r3, #0]
 800aa2c:	68da      	ldr	r2, [r3, #12]
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	f022 0201 	bic.w	r2, r2, #1
 800aa36:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	6a1a      	ldr	r2, [r3, #32]
 800aa3e:	f241 1311 	movw	r3, #4369	@ 0x1111
 800aa42:	4013      	ands	r3, r2
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d10f      	bne.n	800aa68 <HAL_TIM_Base_Stop_IT+0x48>
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	681b      	ldr	r3, [r3, #0]
 800aa4c:	6a1a      	ldr	r2, [r3, #32]
 800aa4e:	f240 4344 	movw	r3, #1092	@ 0x444
 800aa52:	4013      	ands	r3, r2
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	d107      	bne.n	800aa68 <HAL_TIM_Base_Stop_IT+0x48>
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	681a      	ldr	r2, [r3, #0]
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	f022 0201 	bic.w	r2, r2, #1
 800aa66:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	2201      	movs	r2, #1
 800aa6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800aa70:	2300      	movs	r3, #0
}
 800aa72:	4618      	mov	r0, r3
 800aa74:	370c      	adds	r7, #12
 800aa76:	46bd      	mov	sp, r7
 800aa78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa7c:	4770      	bx	lr

0800aa7e <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800aa7e:	b580      	push	{r7, lr}
 800aa80:	b082      	sub	sp, #8
 800aa82:	af00      	add	r7, sp, #0
 800aa84:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d101      	bne.n	800aa90 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800aa8c:	2301      	movs	r3, #1
 800aa8e:	e049      	b.n	800ab24 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800aa96:	b2db      	uxtb	r3, r3
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	d106      	bne.n	800aaaa <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	2200      	movs	r2, #0
 800aaa0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800aaa4:	6878      	ldr	r0, [r7, #4]
 800aaa6:	f7f8 fc99 	bl	80033dc <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	2202      	movs	r2, #2
 800aaae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	681a      	ldr	r2, [r3, #0]
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	3304      	adds	r3, #4
 800aaba:	4619      	mov	r1, r3
 800aabc:	4610      	mov	r0, r2
 800aabe:	f000 fe99 	bl	800b7f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	2201      	movs	r2, #1
 800aac6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	2201      	movs	r2, #1
 800aace:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	2201      	movs	r2, #1
 800aad6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	2201      	movs	r2, #1
 800aade:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	2201      	movs	r2, #1
 800aae6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	2201      	movs	r2, #1
 800aaee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	2201      	movs	r2, #1
 800aaf6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	2201      	movs	r2, #1
 800aafe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	2201      	movs	r2, #1
 800ab06:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	2201      	movs	r2, #1
 800ab0e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	2201      	movs	r2, #1
 800ab16:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	2201      	movs	r2, #1
 800ab1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ab22:	2300      	movs	r3, #0
}
 800ab24:	4618      	mov	r0, r3
 800ab26:	3708      	adds	r7, #8
 800ab28:	46bd      	mov	sp, r7
 800ab2a:	bd80      	pop	{r7, pc}

0800ab2c <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ab2c:	b580      	push	{r7, lr}
 800ab2e:	b084      	sub	sp, #16
 800ab30:	af00      	add	r7, sp, #0
 800ab32:	6078      	str	r0, [r7, #4]
 800ab34:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800ab36:	683b      	ldr	r3, [r7, #0]
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	d109      	bne.n	800ab50 <HAL_TIM_OC_Start+0x24>
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800ab42:	b2db      	uxtb	r3, r3
 800ab44:	2b01      	cmp	r3, #1
 800ab46:	bf14      	ite	ne
 800ab48:	2301      	movne	r3, #1
 800ab4a:	2300      	moveq	r3, #0
 800ab4c:	b2db      	uxtb	r3, r3
 800ab4e:	e03c      	b.n	800abca <HAL_TIM_OC_Start+0x9e>
 800ab50:	683b      	ldr	r3, [r7, #0]
 800ab52:	2b04      	cmp	r3, #4
 800ab54:	d109      	bne.n	800ab6a <HAL_TIM_OC_Start+0x3e>
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800ab5c:	b2db      	uxtb	r3, r3
 800ab5e:	2b01      	cmp	r3, #1
 800ab60:	bf14      	ite	ne
 800ab62:	2301      	movne	r3, #1
 800ab64:	2300      	moveq	r3, #0
 800ab66:	b2db      	uxtb	r3, r3
 800ab68:	e02f      	b.n	800abca <HAL_TIM_OC_Start+0x9e>
 800ab6a:	683b      	ldr	r3, [r7, #0]
 800ab6c:	2b08      	cmp	r3, #8
 800ab6e:	d109      	bne.n	800ab84 <HAL_TIM_OC_Start+0x58>
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ab76:	b2db      	uxtb	r3, r3
 800ab78:	2b01      	cmp	r3, #1
 800ab7a:	bf14      	ite	ne
 800ab7c:	2301      	movne	r3, #1
 800ab7e:	2300      	moveq	r3, #0
 800ab80:	b2db      	uxtb	r3, r3
 800ab82:	e022      	b.n	800abca <HAL_TIM_OC_Start+0x9e>
 800ab84:	683b      	ldr	r3, [r7, #0]
 800ab86:	2b0c      	cmp	r3, #12
 800ab88:	d109      	bne.n	800ab9e <HAL_TIM_OC_Start+0x72>
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ab90:	b2db      	uxtb	r3, r3
 800ab92:	2b01      	cmp	r3, #1
 800ab94:	bf14      	ite	ne
 800ab96:	2301      	movne	r3, #1
 800ab98:	2300      	moveq	r3, #0
 800ab9a:	b2db      	uxtb	r3, r3
 800ab9c:	e015      	b.n	800abca <HAL_TIM_OC_Start+0x9e>
 800ab9e:	683b      	ldr	r3, [r7, #0]
 800aba0:	2b10      	cmp	r3, #16
 800aba2:	d109      	bne.n	800abb8 <HAL_TIM_OC_Start+0x8c>
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800abaa:	b2db      	uxtb	r3, r3
 800abac:	2b01      	cmp	r3, #1
 800abae:	bf14      	ite	ne
 800abb0:	2301      	movne	r3, #1
 800abb2:	2300      	moveq	r3, #0
 800abb4:	b2db      	uxtb	r3, r3
 800abb6:	e008      	b.n	800abca <HAL_TIM_OC_Start+0x9e>
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800abbe:	b2db      	uxtb	r3, r3
 800abc0:	2b01      	cmp	r3, #1
 800abc2:	bf14      	ite	ne
 800abc4:	2301      	movne	r3, #1
 800abc6:	2300      	moveq	r3, #0
 800abc8:	b2db      	uxtb	r3, r3
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d001      	beq.n	800abd2 <HAL_TIM_OC_Start+0xa6>
  {
    return HAL_ERROR;
 800abce:	2301      	movs	r3, #1
 800abd0:	e0ab      	b.n	800ad2a <HAL_TIM_OC_Start+0x1fe>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800abd2:	683b      	ldr	r3, [r7, #0]
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	d104      	bne.n	800abe2 <HAL_TIM_OC_Start+0xb6>
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	2202      	movs	r2, #2
 800abdc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800abe0:	e023      	b.n	800ac2a <HAL_TIM_OC_Start+0xfe>
 800abe2:	683b      	ldr	r3, [r7, #0]
 800abe4:	2b04      	cmp	r3, #4
 800abe6:	d104      	bne.n	800abf2 <HAL_TIM_OC_Start+0xc6>
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	2202      	movs	r2, #2
 800abec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800abf0:	e01b      	b.n	800ac2a <HAL_TIM_OC_Start+0xfe>
 800abf2:	683b      	ldr	r3, [r7, #0]
 800abf4:	2b08      	cmp	r3, #8
 800abf6:	d104      	bne.n	800ac02 <HAL_TIM_OC_Start+0xd6>
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	2202      	movs	r2, #2
 800abfc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ac00:	e013      	b.n	800ac2a <HAL_TIM_OC_Start+0xfe>
 800ac02:	683b      	ldr	r3, [r7, #0]
 800ac04:	2b0c      	cmp	r3, #12
 800ac06:	d104      	bne.n	800ac12 <HAL_TIM_OC_Start+0xe6>
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	2202      	movs	r2, #2
 800ac0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ac10:	e00b      	b.n	800ac2a <HAL_TIM_OC_Start+0xfe>
 800ac12:	683b      	ldr	r3, [r7, #0]
 800ac14:	2b10      	cmp	r3, #16
 800ac16:	d104      	bne.n	800ac22 <HAL_TIM_OC_Start+0xf6>
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	2202      	movs	r2, #2
 800ac1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ac20:	e003      	b.n	800ac2a <HAL_TIM_OC_Start+0xfe>
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	2202      	movs	r2, #2
 800ac26:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	681b      	ldr	r3, [r3, #0]
 800ac2e:	2201      	movs	r2, #1
 800ac30:	6839      	ldr	r1, [r7, #0]
 800ac32:	4618      	mov	r0, r3
 800ac34:	f001 faee 	bl	800c214 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	4a3d      	ldr	r2, [pc, #244]	@ (800ad34 <HAL_TIM_OC_Start+0x208>)
 800ac3e:	4293      	cmp	r3, r2
 800ac40:	d013      	beq.n	800ac6a <HAL_TIM_OC_Start+0x13e>
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	681b      	ldr	r3, [r3, #0]
 800ac46:	4a3c      	ldr	r2, [pc, #240]	@ (800ad38 <HAL_TIM_OC_Start+0x20c>)
 800ac48:	4293      	cmp	r3, r2
 800ac4a:	d00e      	beq.n	800ac6a <HAL_TIM_OC_Start+0x13e>
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	4a3a      	ldr	r2, [pc, #232]	@ (800ad3c <HAL_TIM_OC_Start+0x210>)
 800ac52:	4293      	cmp	r3, r2
 800ac54:	d009      	beq.n	800ac6a <HAL_TIM_OC_Start+0x13e>
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	681b      	ldr	r3, [r3, #0]
 800ac5a:	4a39      	ldr	r2, [pc, #228]	@ (800ad40 <HAL_TIM_OC_Start+0x214>)
 800ac5c:	4293      	cmp	r3, r2
 800ac5e:	d004      	beq.n	800ac6a <HAL_TIM_OC_Start+0x13e>
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	4a37      	ldr	r2, [pc, #220]	@ (800ad44 <HAL_TIM_OC_Start+0x218>)
 800ac66:	4293      	cmp	r3, r2
 800ac68:	d101      	bne.n	800ac6e <HAL_TIM_OC_Start+0x142>
 800ac6a:	2301      	movs	r3, #1
 800ac6c:	e000      	b.n	800ac70 <HAL_TIM_OC_Start+0x144>
 800ac6e:	2300      	movs	r3, #0
 800ac70:	2b00      	cmp	r3, #0
 800ac72:	d007      	beq.n	800ac84 <HAL_TIM_OC_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800ac82:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	4a2a      	ldr	r2, [pc, #168]	@ (800ad34 <HAL_TIM_OC_Start+0x208>)
 800ac8a:	4293      	cmp	r3, r2
 800ac8c:	d02c      	beq.n	800ace8 <HAL_TIM_OC_Start+0x1bc>
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ac96:	d027      	beq.n	800ace8 <HAL_TIM_OC_Start+0x1bc>
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	4a2a      	ldr	r2, [pc, #168]	@ (800ad48 <HAL_TIM_OC_Start+0x21c>)
 800ac9e:	4293      	cmp	r3, r2
 800aca0:	d022      	beq.n	800ace8 <HAL_TIM_OC_Start+0x1bc>
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	4a29      	ldr	r2, [pc, #164]	@ (800ad4c <HAL_TIM_OC_Start+0x220>)
 800aca8:	4293      	cmp	r3, r2
 800acaa:	d01d      	beq.n	800ace8 <HAL_TIM_OC_Start+0x1bc>
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	4a27      	ldr	r2, [pc, #156]	@ (800ad50 <HAL_TIM_OC_Start+0x224>)
 800acb2:	4293      	cmp	r3, r2
 800acb4:	d018      	beq.n	800ace8 <HAL_TIM_OC_Start+0x1bc>
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	4a1f      	ldr	r2, [pc, #124]	@ (800ad38 <HAL_TIM_OC_Start+0x20c>)
 800acbc:	4293      	cmp	r3, r2
 800acbe:	d013      	beq.n	800ace8 <HAL_TIM_OC_Start+0x1bc>
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	4a23      	ldr	r2, [pc, #140]	@ (800ad54 <HAL_TIM_OC_Start+0x228>)
 800acc6:	4293      	cmp	r3, r2
 800acc8:	d00e      	beq.n	800ace8 <HAL_TIM_OC_Start+0x1bc>
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	4a1b      	ldr	r2, [pc, #108]	@ (800ad3c <HAL_TIM_OC_Start+0x210>)
 800acd0:	4293      	cmp	r3, r2
 800acd2:	d009      	beq.n	800ace8 <HAL_TIM_OC_Start+0x1bc>
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	681b      	ldr	r3, [r3, #0]
 800acd8:	4a1f      	ldr	r2, [pc, #124]	@ (800ad58 <HAL_TIM_OC_Start+0x22c>)
 800acda:	4293      	cmp	r3, r2
 800acdc:	d004      	beq.n	800ace8 <HAL_TIM_OC_Start+0x1bc>
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	4a1e      	ldr	r2, [pc, #120]	@ (800ad5c <HAL_TIM_OC_Start+0x230>)
 800ace4:	4293      	cmp	r3, r2
 800ace6:	d115      	bne.n	800ad14 <HAL_TIM_OC_Start+0x1e8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	689a      	ldr	r2, [r3, #8]
 800acee:	4b1c      	ldr	r3, [pc, #112]	@ (800ad60 <HAL_TIM_OC_Start+0x234>)
 800acf0:	4013      	ands	r3, r2
 800acf2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800acf4:	68fb      	ldr	r3, [r7, #12]
 800acf6:	2b06      	cmp	r3, #6
 800acf8:	d015      	beq.n	800ad26 <HAL_TIM_OC_Start+0x1fa>
 800acfa:	68fb      	ldr	r3, [r7, #12]
 800acfc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ad00:	d011      	beq.n	800ad26 <HAL_TIM_OC_Start+0x1fa>
    {
      __HAL_TIM_ENABLE(htim);
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	681b      	ldr	r3, [r3, #0]
 800ad06:	681a      	ldr	r2, [r3, #0]
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	f042 0201 	orr.w	r2, r2, #1
 800ad10:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ad12:	e008      	b.n	800ad26 <HAL_TIM_OC_Start+0x1fa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	681b      	ldr	r3, [r3, #0]
 800ad18:	681a      	ldr	r2, [r3, #0]
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	f042 0201 	orr.w	r2, r2, #1
 800ad22:	601a      	str	r2, [r3, #0]
 800ad24:	e000      	b.n	800ad28 <HAL_TIM_OC_Start+0x1fc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ad26:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800ad28:	2300      	movs	r3, #0
}
 800ad2a:	4618      	mov	r0, r3
 800ad2c:	3710      	adds	r7, #16
 800ad2e:	46bd      	mov	sp, r7
 800ad30:	bd80      	pop	{r7, pc}
 800ad32:	bf00      	nop
 800ad34:	40010000 	.word	0x40010000
 800ad38:	40010400 	.word	0x40010400
 800ad3c:	40014000 	.word	0x40014000
 800ad40:	40014400 	.word	0x40014400
 800ad44:	40014800 	.word	0x40014800
 800ad48:	40000400 	.word	0x40000400
 800ad4c:	40000800 	.word	0x40000800
 800ad50:	40000c00 	.word	0x40000c00
 800ad54:	40001800 	.word	0x40001800
 800ad58:	4000e000 	.word	0x4000e000
 800ad5c:	4000e400 	.word	0x4000e400
 800ad60:	00010007 	.word	0x00010007

0800ad64 <HAL_TIM_OC_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ad64:	b580      	push	{r7, lr}
 800ad66:	b082      	sub	sp, #8
 800ad68:	af00      	add	r7, sp, #0
 800ad6a:	6078      	str	r0, [r7, #4]
 800ad6c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	2200      	movs	r2, #0
 800ad74:	6839      	ldr	r1, [r7, #0]
 800ad76:	4618      	mov	r0, r3
 800ad78:	f001 fa4c 	bl	800c214 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	681b      	ldr	r3, [r3, #0]
 800ad80:	4a3e      	ldr	r2, [pc, #248]	@ (800ae7c <HAL_TIM_OC_Stop+0x118>)
 800ad82:	4293      	cmp	r3, r2
 800ad84:	d013      	beq.n	800adae <HAL_TIM_OC_Stop+0x4a>
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	4a3d      	ldr	r2, [pc, #244]	@ (800ae80 <HAL_TIM_OC_Stop+0x11c>)
 800ad8c:	4293      	cmp	r3, r2
 800ad8e:	d00e      	beq.n	800adae <HAL_TIM_OC_Stop+0x4a>
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	681b      	ldr	r3, [r3, #0]
 800ad94:	4a3b      	ldr	r2, [pc, #236]	@ (800ae84 <HAL_TIM_OC_Stop+0x120>)
 800ad96:	4293      	cmp	r3, r2
 800ad98:	d009      	beq.n	800adae <HAL_TIM_OC_Stop+0x4a>
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	4a3a      	ldr	r2, [pc, #232]	@ (800ae88 <HAL_TIM_OC_Stop+0x124>)
 800ada0:	4293      	cmp	r3, r2
 800ada2:	d004      	beq.n	800adae <HAL_TIM_OC_Stop+0x4a>
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	681b      	ldr	r3, [r3, #0]
 800ada8:	4a38      	ldr	r2, [pc, #224]	@ (800ae8c <HAL_TIM_OC_Stop+0x128>)
 800adaa:	4293      	cmp	r3, r2
 800adac:	d101      	bne.n	800adb2 <HAL_TIM_OC_Stop+0x4e>
 800adae:	2301      	movs	r3, #1
 800adb0:	e000      	b.n	800adb4 <HAL_TIM_OC_Stop+0x50>
 800adb2:	2300      	movs	r3, #0
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d017      	beq.n	800ade8 <HAL_TIM_OC_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	681b      	ldr	r3, [r3, #0]
 800adbc:	6a1a      	ldr	r2, [r3, #32]
 800adbe:	f241 1311 	movw	r3, #4369	@ 0x1111
 800adc2:	4013      	ands	r3, r2
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d10f      	bne.n	800ade8 <HAL_TIM_OC_Stop+0x84>
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	6a1a      	ldr	r2, [r3, #32]
 800adce:	f240 4344 	movw	r3, #1092	@ 0x444
 800add2:	4013      	ands	r3, r2
 800add4:	2b00      	cmp	r3, #0
 800add6:	d107      	bne.n	800ade8 <HAL_TIM_OC_Stop+0x84>
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	681b      	ldr	r3, [r3, #0]
 800addc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	681b      	ldr	r3, [r3, #0]
 800ade2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800ade6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	681b      	ldr	r3, [r3, #0]
 800adec:	6a1a      	ldr	r2, [r3, #32]
 800adee:	f241 1311 	movw	r3, #4369	@ 0x1111
 800adf2:	4013      	ands	r3, r2
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	d10f      	bne.n	800ae18 <HAL_TIM_OC_Stop+0xb4>
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	681b      	ldr	r3, [r3, #0]
 800adfc:	6a1a      	ldr	r2, [r3, #32]
 800adfe:	f240 4344 	movw	r3, #1092	@ 0x444
 800ae02:	4013      	ands	r3, r2
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	d107      	bne.n	800ae18 <HAL_TIM_OC_Stop+0xb4>
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	681b      	ldr	r3, [r3, #0]
 800ae0c:	681a      	ldr	r2, [r3, #0]
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	f022 0201 	bic.w	r2, r2, #1
 800ae16:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800ae18:	683b      	ldr	r3, [r7, #0]
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	d104      	bne.n	800ae28 <HAL_TIM_OC_Stop+0xc4>
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	2201      	movs	r2, #1
 800ae22:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ae26:	e023      	b.n	800ae70 <HAL_TIM_OC_Stop+0x10c>
 800ae28:	683b      	ldr	r3, [r7, #0]
 800ae2a:	2b04      	cmp	r3, #4
 800ae2c:	d104      	bne.n	800ae38 <HAL_TIM_OC_Stop+0xd4>
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	2201      	movs	r2, #1
 800ae32:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ae36:	e01b      	b.n	800ae70 <HAL_TIM_OC_Stop+0x10c>
 800ae38:	683b      	ldr	r3, [r7, #0]
 800ae3a:	2b08      	cmp	r3, #8
 800ae3c:	d104      	bne.n	800ae48 <HAL_TIM_OC_Stop+0xe4>
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	2201      	movs	r2, #1
 800ae42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ae46:	e013      	b.n	800ae70 <HAL_TIM_OC_Stop+0x10c>
 800ae48:	683b      	ldr	r3, [r7, #0]
 800ae4a:	2b0c      	cmp	r3, #12
 800ae4c:	d104      	bne.n	800ae58 <HAL_TIM_OC_Stop+0xf4>
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	2201      	movs	r2, #1
 800ae52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ae56:	e00b      	b.n	800ae70 <HAL_TIM_OC_Stop+0x10c>
 800ae58:	683b      	ldr	r3, [r7, #0]
 800ae5a:	2b10      	cmp	r3, #16
 800ae5c:	d104      	bne.n	800ae68 <HAL_TIM_OC_Stop+0x104>
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	2201      	movs	r2, #1
 800ae62:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ae66:	e003      	b.n	800ae70 <HAL_TIM_OC_Stop+0x10c>
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	2201      	movs	r2, #1
 800ae6c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800ae70:	2300      	movs	r3, #0
}
 800ae72:	4618      	mov	r0, r3
 800ae74:	3708      	adds	r7, #8
 800ae76:	46bd      	mov	sp, r7
 800ae78:	bd80      	pop	{r7, pc}
 800ae7a:	bf00      	nop
 800ae7c:	40010000 	.word	0x40010000
 800ae80:	40010400 	.word	0x40010400
 800ae84:	40014000 	.word	0x40014000
 800ae88:	40014400 	.word	0x40014400
 800ae8c:	40014800 	.word	0x40014800

0800ae90 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800ae90:	b580      	push	{r7, lr}
 800ae92:	b082      	sub	sp, #8
 800ae94:	af00      	add	r7, sp, #0
 800ae96:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d101      	bne.n	800aea2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800ae9e:	2301      	movs	r3, #1
 800aea0:	e049      	b.n	800af36 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800aea8:	b2db      	uxtb	r3, r3
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d106      	bne.n	800aebc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	2200      	movs	r2, #0
 800aeb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800aeb6:	6878      	ldr	r0, [r7, #4]
 800aeb8:	f000 f841 	bl	800af3e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	2202      	movs	r2, #2
 800aec0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	681a      	ldr	r2, [r3, #0]
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	3304      	adds	r3, #4
 800aecc:	4619      	mov	r1, r3
 800aece:	4610      	mov	r0, r2
 800aed0:	f000 fc90 	bl	800b7f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	2201      	movs	r2, #1
 800aed8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	2201      	movs	r2, #1
 800aee0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	2201      	movs	r2, #1
 800aee8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	2201      	movs	r2, #1
 800aef0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	2201      	movs	r2, #1
 800aef8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	2201      	movs	r2, #1
 800af00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	2201      	movs	r2, #1
 800af08:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	2201      	movs	r2, #1
 800af10:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	2201      	movs	r2, #1
 800af18:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	2201      	movs	r2, #1
 800af20:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	2201      	movs	r2, #1
 800af28:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	2201      	movs	r2, #1
 800af30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800af34:	2300      	movs	r3, #0
}
 800af36:	4618      	mov	r0, r3
 800af38:	3708      	adds	r7, #8
 800af3a:	46bd      	mov	sp, r7
 800af3c:	bd80      	pop	{r7, pc}

0800af3e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800af3e:	b480      	push	{r7}
 800af40:	b083      	sub	sp, #12
 800af42:	af00      	add	r7, sp, #0
 800af44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800af46:	bf00      	nop
 800af48:	370c      	adds	r7, #12
 800af4a:	46bd      	mov	sp, r7
 800af4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af50:	4770      	bx	lr

0800af52 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 800af52:	b580      	push	{r7, lr}
 800af54:	b082      	sub	sp, #8
 800af56:	af00      	add	r7, sp, #0
 800af58:	6078      	str	r0, [r7, #4]
 800af5a:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	2b00      	cmp	r3, #0
 800af60:	d101      	bne.n	800af66 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 800af62:	2301      	movs	r3, #1
 800af64:	e041      	b.n	800afea <HAL_TIM_OnePulse_Init+0x98>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800af6c:	b2db      	uxtb	r3, r3
 800af6e:	2b00      	cmp	r3, #0
 800af70:	d106      	bne.n	800af80 <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	2200      	movs	r2, #0
 800af76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 800af7a:	6878      	ldr	r0, [r7, #4]
 800af7c:	f000 f839 	bl	800aff2 <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	2202      	movs	r2, #2
 800af84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	681a      	ldr	r2, [r3, #0]
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	3304      	adds	r3, #4
 800af90:	4619      	mov	r1, r3
 800af92:	4610      	mov	r0, r2
 800af94:	f000 fc2e 	bl	800b7f4 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	681b      	ldr	r3, [r3, #0]
 800af9c:	681a      	ldr	r2, [r3, #0]
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	f022 0208 	bic.w	r2, r2, #8
 800afa6:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	6819      	ldr	r1, [r3, #0]
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	683a      	ldr	r2, [r7, #0]
 800afb4:	430a      	orrs	r2, r1
 800afb6:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	2201      	movs	r2, #1
 800afbc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	2201      	movs	r2, #1
 800afc4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	2201      	movs	r2, #1
 800afcc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	2201      	movs	r2, #1
 800afd4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	2201      	movs	r2, #1
 800afdc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	2201      	movs	r2, #1
 800afe4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800afe8:	2300      	movs	r3, #0
}
 800afea:	4618      	mov	r0, r3
 800afec:	3708      	adds	r7, #8
 800afee:	46bd      	mov	sp, r7
 800aff0:	bd80      	pop	{r7, pc}

0800aff2 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 800aff2:	b480      	push	{r7}
 800aff4:	b083      	sub	sp, #12
 800aff6:	af00      	add	r7, sp, #0
 800aff8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 800affa:	bf00      	nop
 800affc:	370c      	adds	r7, #12
 800affe:	46bd      	mov	sp, r7
 800b000:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b004:	4770      	bx	lr

0800b006 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b006:	b580      	push	{r7, lr}
 800b008:	b084      	sub	sp, #16
 800b00a:	af00      	add	r7, sp, #0
 800b00c:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	68db      	ldr	r3, [r3, #12]
 800b014:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	691b      	ldr	r3, [r3, #16]
 800b01c:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800b01e:	68bb      	ldr	r3, [r7, #8]
 800b020:	f003 0302 	and.w	r3, r3, #2
 800b024:	2b00      	cmp	r3, #0
 800b026:	d020      	beq.n	800b06a <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800b028:	68fb      	ldr	r3, [r7, #12]
 800b02a:	f003 0302 	and.w	r3, r3, #2
 800b02e:	2b00      	cmp	r3, #0
 800b030:	d01b      	beq.n	800b06a <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	681b      	ldr	r3, [r3, #0]
 800b036:	f06f 0202 	mvn.w	r2, #2
 800b03a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	2201      	movs	r2, #1
 800b040:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	699b      	ldr	r3, [r3, #24]
 800b048:	f003 0303 	and.w	r3, r3, #3
 800b04c:	2b00      	cmp	r3, #0
 800b04e:	d003      	beq.n	800b058 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b050:	6878      	ldr	r0, [r7, #4]
 800b052:	f000 fbb1 	bl	800b7b8 <HAL_TIM_IC_CaptureCallback>
 800b056:	e005      	b.n	800b064 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b058:	6878      	ldr	r0, [r7, #4]
 800b05a:	f000 fba3 	bl	800b7a4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b05e:	6878      	ldr	r0, [r7, #4]
 800b060:	f000 fbb4 	bl	800b7cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	2200      	movs	r2, #0
 800b068:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800b06a:	68bb      	ldr	r3, [r7, #8]
 800b06c:	f003 0304 	and.w	r3, r3, #4
 800b070:	2b00      	cmp	r3, #0
 800b072:	d020      	beq.n	800b0b6 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800b074:	68fb      	ldr	r3, [r7, #12]
 800b076:	f003 0304 	and.w	r3, r3, #4
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d01b      	beq.n	800b0b6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	681b      	ldr	r3, [r3, #0]
 800b082:	f06f 0204 	mvn.w	r2, #4
 800b086:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	2202      	movs	r2, #2
 800b08c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	681b      	ldr	r3, [r3, #0]
 800b092:	699b      	ldr	r3, [r3, #24]
 800b094:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b098:	2b00      	cmp	r3, #0
 800b09a:	d003      	beq.n	800b0a4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b09c:	6878      	ldr	r0, [r7, #4]
 800b09e:	f000 fb8b 	bl	800b7b8 <HAL_TIM_IC_CaptureCallback>
 800b0a2:	e005      	b.n	800b0b0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b0a4:	6878      	ldr	r0, [r7, #4]
 800b0a6:	f000 fb7d 	bl	800b7a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b0aa:	6878      	ldr	r0, [r7, #4]
 800b0ac:	f000 fb8e 	bl	800b7cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	2200      	movs	r2, #0
 800b0b4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800b0b6:	68bb      	ldr	r3, [r7, #8]
 800b0b8:	f003 0308 	and.w	r3, r3, #8
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	d020      	beq.n	800b102 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800b0c0:	68fb      	ldr	r3, [r7, #12]
 800b0c2:	f003 0308 	and.w	r3, r3, #8
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d01b      	beq.n	800b102 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	f06f 0208 	mvn.w	r2, #8
 800b0d2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	2204      	movs	r2, #4
 800b0d8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	681b      	ldr	r3, [r3, #0]
 800b0de:	69db      	ldr	r3, [r3, #28]
 800b0e0:	f003 0303 	and.w	r3, r3, #3
 800b0e4:	2b00      	cmp	r3, #0
 800b0e6:	d003      	beq.n	800b0f0 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b0e8:	6878      	ldr	r0, [r7, #4]
 800b0ea:	f000 fb65 	bl	800b7b8 <HAL_TIM_IC_CaptureCallback>
 800b0ee:	e005      	b.n	800b0fc <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b0f0:	6878      	ldr	r0, [r7, #4]
 800b0f2:	f000 fb57 	bl	800b7a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b0f6:	6878      	ldr	r0, [r7, #4]
 800b0f8:	f000 fb68 	bl	800b7cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	2200      	movs	r2, #0
 800b100:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800b102:	68bb      	ldr	r3, [r7, #8]
 800b104:	f003 0310 	and.w	r3, r3, #16
 800b108:	2b00      	cmp	r3, #0
 800b10a:	d020      	beq.n	800b14e <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800b10c:	68fb      	ldr	r3, [r7, #12]
 800b10e:	f003 0310 	and.w	r3, r3, #16
 800b112:	2b00      	cmp	r3, #0
 800b114:	d01b      	beq.n	800b14e <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	681b      	ldr	r3, [r3, #0]
 800b11a:	f06f 0210 	mvn.w	r2, #16
 800b11e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	2208      	movs	r2, #8
 800b124:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	681b      	ldr	r3, [r3, #0]
 800b12a:	69db      	ldr	r3, [r3, #28]
 800b12c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b130:	2b00      	cmp	r3, #0
 800b132:	d003      	beq.n	800b13c <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b134:	6878      	ldr	r0, [r7, #4]
 800b136:	f000 fb3f 	bl	800b7b8 <HAL_TIM_IC_CaptureCallback>
 800b13a:	e005      	b.n	800b148 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b13c:	6878      	ldr	r0, [r7, #4]
 800b13e:	f000 fb31 	bl	800b7a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b142:	6878      	ldr	r0, [r7, #4]
 800b144:	f000 fb42 	bl	800b7cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	2200      	movs	r2, #0
 800b14c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800b14e:	68bb      	ldr	r3, [r7, #8]
 800b150:	f003 0301 	and.w	r3, r3, #1
 800b154:	2b00      	cmp	r3, #0
 800b156:	d00c      	beq.n	800b172 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800b158:	68fb      	ldr	r3, [r7, #12]
 800b15a:	f003 0301 	and.w	r3, r3, #1
 800b15e:	2b00      	cmp	r3, #0
 800b160:	d007      	beq.n	800b172 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	f06f 0201 	mvn.w	r2, #1
 800b16a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b16c:	6878      	ldr	r0, [r7, #4]
 800b16e:	f7f8 fb47 	bl	8003800 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b172:	68bb      	ldr	r3, [r7, #8]
 800b174:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b178:	2b00      	cmp	r3, #0
 800b17a:	d104      	bne.n	800b186 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800b17c:	68bb      	ldr	r3, [r7, #8]
 800b17e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b182:	2b00      	cmp	r3, #0
 800b184:	d00c      	beq.n	800b1a0 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b18c:	2b00      	cmp	r3, #0
 800b18e:	d007      	beq.n	800b1a0 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800b198:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b19a:	6878      	ldr	r0, [r7, #4]
 800b19c:	f001 f992 	bl	800c4c4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800b1a0:	68bb      	ldr	r3, [r7, #8]
 800b1a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d00c      	beq.n	800b1c4 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b1aa:	68fb      	ldr	r3, [r7, #12]
 800b1ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b1b0:	2b00      	cmp	r3, #0
 800b1b2:	d007      	beq.n	800b1c4 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	681b      	ldr	r3, [r3, #0]
 800b1b8:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800b1bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800b1be:	6878      	ldr	r0, [r7, #4]
 800b1c0:	f001 f98a 	bl	800c4d8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800b1c4:	68bb      	ldr	r3, [r7, #8]
 800b1c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	d00c      	beq.n	800b1e8 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800b1ce:	68fb      	ldr	r3, [r7, #12]
 800b1d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	d007      	beq.n	800b1e8 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	681b      	ldr	r3, [r3, #0]
 800b1dc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800b1e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b1e2:	6878      	ldr	r0, [r7, #4]
 800b1e4:	f000 fafc 	bl	800b7e0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800b1e8:	68bb      	ldr	r3, [r7, #8]
 800b1ea:	f003 0320 	and.w	r3, r3, #32
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	d00c      	beq.n	800b20c <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800b1f2:	68fb      	ldr	r3, [r7, #12]
 800b1f4:	f003 0320 	and.w	r3, r3, #32
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	d007      	beq.n	800b20c <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	f06f 0220 	mvn.w	r2, #32
 800b204:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b206:	6878      	ldr	r0, [r7, #4]
 800b208:	f001 f952 	bl	800c4b0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b20c:	bf00      	nop
 800b20e:	3710      	adds	r7, #16
 800b210:	46bd      	mov	sp, r7
 800b212:	bd80      	pop	{r7, pc}

0800b214 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800b214:	b580      	push	{r7, lr}
 800b216:	b086      	sub	sp, #24
 800b218:	af00      	add	r7, sp, #0
 800b21a:	60f8      	str	r0, [r7, #12]
 800b21c:	60b9      	str	r1, [r7, #8]
 800b21e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b220:	2300      	movs	r3, #0
 800b222:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800b224:	68fb      	ldr	r3, [r7, #12]
 800b226:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b22a:	2b01      	cmp	r3, #1
 800b22c:	d101      	bne.n	800b232 <HAL_TIM_OC_ConfigChannel+0x1e>
 800b22e:	2302      	movs	r3, #2
 800b230:	e066      	b.n	800b300 <HAL_TIM_OC_ConfigChannel+0xec>
 800b232:	68fb      	ldr	r3, [r7, #12]
 800b234:	2201      	movs	r2, #1
 800b236:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	2b14      	cmp	r3, #20
 800b23e:	d857      	bhi.n	800b2f0 <HAL_TIM_OC_ConfigChannel+0xdc>
 800b240:	a201      	add	r2, pc, #4	@ (adr r2, 800b248 <HAL_TIM_OC_ConfigChannel+0x34>)
 800b242:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b246:	bf00      	nop
 800b248:	0800b29d 	.word	0x0800b29d
 800b24c:	0800b2f1 	.word	0x0800b2f1
 800b250:	0800b2f1 	.word	0x0800b2f1
 800b254:	0800b2f1 	.word	0x0800b2f1
 800b258:	0800b2ab 	.word	0x0800b2ab
 800b25c:	0800b2f1 	.word	0x0800b2f1
 800b260:	0800b2f1 	.word	0x0800b2f1
 800b264:	0800b2f1 	.word	0x0800b2f1
 800b268:	0800b2b9 	.word	0x0800b2b9
 800b26c:	0800b2f1 	.word	0x0800b2f1
 800b270:	0800b2f1 	.word	0x0800b2f1
 800b274:	0800b2f1 	.word	0x0800b2f1
 800b278:	0800b2c7 	.word	0x0800b2c7
 800b27c:	0800b2f1 	.word	0x0800b2f1
 800b280:	0800b2f1 	.word	0x0800b2f1
 800b284:	0800b2f1 	.word	0x0800b2f1
 800b288:	0800b2d5 	.word	0x0800b2d5
 800b28c:	0800b2f1 	.word	0x0800b2f1
 800b290:	0800b2f1 	.word	0x0800b2f1
 800b294:	0800b2f1 	.word	0x0800b2f1
 800b298:	0800b2e3 	.word	0x0800b2e3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800b29c:	68fb      	ldr	r3, [r7, #12]
 800b29e:	681b      	ldr	r3, [r3, #0]
 800b2a0:	68b9      	ldr	r1, [r7, #8]
 800b2a2:	4618      	mov	r0, r3
 800b2a4:	f000 fb58 	bl	800b958 <TIM_OC1_SetConfig>
      break;
 800b2a8:	e025      	b.n	800b2f6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800b2aa:	68fb      	ldr	r3, [r7, #12]
 800b2ac:	681b      	ldr	r3, [r3, #0]
 800b2ae:	68b9      	ldr	r1, [r7, #8]
 800b2b0:	4618      	mov	r0, r3
 800b2b2:	f000 fbe1 	bl	800ba78 <TIM_OC2_SetConfig>
      break;
 800b2b6:	e01e      	b.n	800b2f6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800b2b8:	68fb      	ldr	r3, [r7, #12]
 800b2ba:	681b      	ldr	r3, [r3, #0]
 800b2bc:	68b9      	ldr	r1, [r7, #8]
 800b2be:	4618      	mov	r0, r3
 800b2c0:	f000 fc64 	bl	800bb8c <TIM_OC3_SetConfig>
      break;
 800b2c4:	e017      	b.n	800b2f6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800b2c6:	68fb      	ldr	r3, [r7, #12]
 800b2c8:	681b      	ldr	r3, [r3, #0]
 800b2ca:	68b9      	ldr	r1, [r7, #8]
 800b2cc:	4618      	mov	r0, r3
 800b2ce:	f000 fce5 	bl	800bc9c <TIM_OC4_SetConfig>
      break;
 800b2d2:	e010      	b.n	800b2f6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800b2d4:	68fb      	ldr	r3, [r7, #12]
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	68b9      	ldr	r1, [r7, #8]
 800b2da:	4618      	mov	r0, r3
 800b2dc:	f000 fd48 	bl	800bd70 <TIM_OC5_SetConfig>
      break;
 800b2e0:	e009      	b.n	800b2f6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800b2e2:	68fb      	ldr	r3, [r7, #12]
 800b2e4:	681b      	ldr	r3, [r3, #0]
 800b2e6:	68b9      	ldr	r1, [r7, #8]
 800b2e8:	4618      	mov	r0, r3
 800b2ea:	f000 fda5 	bl	800be38 <TIM_OC6_SetConfig>
      break;
 800b2ee:	e002      	b.n	800b2f6 <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 800b2f0:	2301      	movs	r3, #1
 800b2f2:	75fb      	strb	r3, [r7, #23]
      break;
 800b2f4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800b2f6:	68fb      	ldr	r3, [r7, #12]
 800b2f8:	2200      	movs	r2, #0
 800b2fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b2fe:	7dfb      	ldrb	r3, [r7, #23]
}
 800b300:	4618      	mov	r0, r3
 800b302:	3718      	adds	r7, #24
 800b304:	46bd      	mov	sp, r7
 800b306:	bd80      	pop	{r7, pc}

0800b308 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800b308:	b580      	push	{r7, lr}
 800b30a:	b086      	sub	sp, #24
 800b30c:	af00      	add	r7, sp, #0
 800b30e:	60f8      	str	r0, [r7, #12]
 800b310:	60b9      	str	r1, [r7, #8]
 800b312:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b314:	2300      	movs	r3, #0
 800b316:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800b318:	68fb      	ldr	r3, [r7, #12]
 800b31a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b31e:	2b01      	cmp	r3, #1
 800b320:	d101      	bne.n	800b326 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800b322:	2302      	movs	r3, #2
 800b324:	e0ff      	b.n	800b526 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800b326:	68fb      	ldr	r3, [r7, #12]
 800b328:	2201      	movs	r2, #1
 800b32a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	2b14      	cmp	r3, #20
 800b332:	f200 80f0 	bhi.w	800b516 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800b336:	a201      	add	r2, pc, #4	@ (adr r2, 800b33c <HAL_TIM_PWM_ConfigChannel+0x34>)
 800b338:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b33c:	0800b391 	.word	0x0800b391
 800b340:	0800b517 	.word	0x0800b517
 800b344:	0800b517 	.word	0x0800b517
 800b348:	0800b517 	.word	0x0800b517
 800b34c:	0800b3d1 	.word	0x0800b3d1
 800b350:	0800b517 	.word	0x0800b517
 800b354:	0800b517 	.word	0x0800b517
 800b358:	0800b517 	.word	0x0800b517
 800b35c:	0800b413 	.word	0x0800b413
 800b360:	0800b517 	.word	0x0800b517
 800b364:	0800b517 	.word	0x0800b517
 800b368:	0800b517 	.word	0x0800b517
 800b36c:	0800b453 	.word	0x0800b453
 800b370:	0800b517 	.word	0x0800b517
 800b374:	0800b517 	.word	0x0800b517
 800b378:	0800b517 	.word	0x0800b517
 800b37c:	0800b495 	.word	0x0800b495
 800b380:	0800b517 	.word	0x0800b517
 800b384:	0800b517 	.word	0x0800b517
 800b388:	0800b517 	.word	0x0800b517
 800b38c:	0800b4d5 	.word	0x0800b4d5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	68b9      	ldr	r1, [r7, #8]
 800b396:	4618      	mov	r0, r3
 800b398:	f000 fade 	bl	800b958 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800b39c:	68fb      	ldr	r3, [r7, #12]
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	699a      	ldr	r2, [r3, #24]
 800b3a2:	68fb      	ldr	r3, [r7, #12]
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	f042 0208 	orr.w	r2, r2, #8
 800b3aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800b3ac:	68fb      	ldr	r3, [r7, #12]
 800b3ae:	681b      	ldr	r3, [r3, #0]
 800b3b0:	699a      	ldr	r2, [r3, #24]
 800b3b2:	68fb      	ldr	r3, [r7, #12]
 800b3b4:	681b      	ldr	r3, [r3, #0]
 800b3b6:	f022 0204 	bic.w	r2, r2, #4
 800b3ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800b3bc:	68fb      	ldr	r3, [r7, #12]
 800b3be:	681b      	ldr	r3, [r3, #0]
 800b3c0:	6999      	ldr	r1, [r3, #24]
 800b3c2:	68bb      	ldr	r3, [r7, #8]
 800b3c4:	691a      	ldr	r2, [r3, #16]
 800b3c6:	68fb      	ldr	r3, [r7, #12]
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	430a      	orrs	r2, r1
 800b3cc:	619a      	str	r2, [r3, #24]
      break;
 800b3ce:	e0a5      	b.n	800b51c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800b3d0:	68fb      	ldr	r3, [r7, #12]
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	68b9      	ldr	r1, [r7, #8]
 800b3d6:	4618      	mov	r0, r3
 800b3d8:	f000 fb4e 	bl	800ba78 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800b3dc:	68fb      	ldr	r3, [r7, #12]
 800b3de:	681b      	ldr	r3, [r3, #0]
 800b3e0:	699a      	ldr	r2, [r3, #24]
 800b3e2:	68fb      	ldr	r3, [r7, #12]
 800b3e4:	681b      	ldr	r3, [r3, #0]
 800b3e6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b3ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800b3ec:	68fb      	ldr	r3, [r7, #12]
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	699a      	ldr	r2, [r3, #24]
 800b3f2:	68fb      	ldr	r3, [r7, #12]
 800b3f4:	681b      	ldr	r3, [r3, #0]
 800b3f6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b3fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800b3fc:	68fb      	ldr	r3, [r7, #12]
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	6999      	ldr	r1, [r3, #24]
 800b402:	68bb      	ldr	r3, [r7, #8]
 800b404:	691b      	ldr	r3, [r3, #16]
 800b406:	021a      	lsls	r2, r3, #8
 800b408:	68fb      	ldr	r3, [r7, #12]
 800b40a:	681b      	ldr	r3, [r3, #0]
 800b40c:	430a      	orrs	r2, r1
 800b40e:	619a      	str	r2, [r3, #24]
      break;
 800b410:	e084      	b.n	800b51c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800b412:	68fb      	ldr	r3, [r7, #12]
 800b414:	681b      	ldr	r3, [r3, #0]
 800b416:	68b9      	ldr	r1, [r7, #8]
 800b418:	4618      	mov	r0, r3
 800b41a:	f000 fbb7 	bl	800bb8c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800b41e:	68fb      	ldr	r3, [r7, #12]
 800b420:	681b      	ldr	r3, [r3, #0]
 800b422:	69da      	ldr	r2, [r3, #28]
 800b424:	68fb      	ldr	r3, [r7, #12]
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	f042 0208 	orr.w	r2, r2, #8
 800b42c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800b42e:	68fb      	ldr	r3, [r7, #12]
 800b430:	681b      	ldr	r3, [r3, #0]
 800b432:	69da      	ldr	r2, [r3, #28]
 800b434:	68fb      	ldr	r3, [r7, #12]
 800b436:	681b      	ldr	r3, [r3, #0]
 800b438:	f022 0204 	bic.w	r2, r2, #4
 800b43c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800b43e:	68fb      	ldr	r3, [r7, #12]
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	69d9      	ldr	r1, [r3, #28]
 800b444:	68bb      	ldr	r3, [r7, #8]
 800b446:	691a      	ldr	r2, [r3, #16]
 800b448:	68fb      	ldr	r3, [r7, #12]
 800b44a:	681b      	ldr	r3, [r3, #0]
 800b44c:	430a      	orrs	r2, r1
 800b44e:	61da      	str	r2, [r3, #28]
      break;
 800b450:	e064      	b.n	800b51c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800b452:	68fb      	ldr	r3, [r7, #12]
 800b454:	681b      	ldr	r3, [r3, #0]
 800b456:	68b9      	ldr	r1, [r7, #8]
 800b458:	4618      	mov	r0, r3
 800b45a:	f000 fc1f 	bl	800bc9c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800b45e:	68fb      	ldr	r3, [r7, #12]
 800b460:	681b      	ldr	r3, [r3, #0]
 800b462:	69da      	ldr	r2, [r3, #28]
 800b464:	68fb      	ldr	r3, [r7, #12]
 800b466:	681b      	ldr	r3, [r3, #0]
 800b468:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b46c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800b46e:	68fb      	ldr	r3, [r7, #12]
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	69da      	ldr	r2, [r3, #28]
 800b474:	68fb      	ldr	r3, [r7, #12]
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b47c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800b47e:	68fb      	ldr	r3, [r7, #12]
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	69d9      	ldr	r1, [r3, #28]
 800b484:	68bb      	ldr	r3, [r7, #8]
 800b486:	691b      	ldr	r3, [r3, #16]
 800b488:	021a      	lsls	r2, r3, #8
 800b48a:	68fb      	ldr	r3, [r7, #12]
 800b48c:	681b      	ldr	r3, [r3, #0]
 800b48e:	430a      	orrs	r2, r1
 800b490:	61da      	str	r2, [r3, #28]
      break;
 800b492:	e043      	b.n	800b51c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800b494:	68fb      	ldr	r3, [r7, #12]
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	68b9      	ldr	r1, [r7, #8]
 800b49a:	4618      	mov	r0, r3
 800b49c:	f000 fc68 	bl	800bd70 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800b4a0:	68fb      	ldr	r3, [r7, #12]
 800b4a2:	681b      	ldr	r3, [r3, #0]
 800b4a4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b4a6:	68fb      	ldr	r3, [r7, #12]
 800b4a8:	681b      	ldr	r3, [r3, #0]
 800b4aa:	f042 0208 	orr.w	r2, r2, #8
 800b4ae:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800b4b0:	68fb      	ldr	r3, [r7, #12]
 800b4b2:	681b      	ldr	r3, [r3, #0]
 800b4b4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b4b6:	68fb      	ldr	r3, [r7, #12]
 800b4b8:	681b      	ldr	r3, [r3, #0]
 800b4ba:	f022 0204 	bic.w	r2, r2, #4
 800b4be:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800b4c0:	68fb      	ldr	r3, [r7, #12]
 800b4c2:	681b      	ldr	r3, [r3, #0]
 800b4c4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800b4c6:	68bb      	ldr	r3, [r7, #8]
 800b4c8:	691a      	ldr	r2, [r3, #16]
 800b4ca:	68fb      	ldr	r3, [r7, #12]
 800b4cc:	681b      	ldr	r3, [r3, #0]
 800b4ce:	430a      	orrs	r2, r1
 800b4d0:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800b4d2:	e023      	b.n	800b51c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800b4d4:	68fb      	ldr	r3, [r7, #12]
 800b4d6:	681b      	ldr	r3, [r3, #0]
 800b4d8:	68b9      	ldr	r1, [r7, #8]
 800b4da:	4618      	mov	r0, r3
 800b4dc:	f000 fcac 	bl	800be38 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800b4e0:	68fb      	ldr	r3, [r7, #12]
 800b4e2:	681b      	ldr	r3, [r3, #0]
 800b4e4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b4e6:	68fb      	ldr	r3, [r7, #12]
 800b4e8:	681b      	ldr	r3, [r3, #0]
 800b4ea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b4ee:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800b4f0:	68fb      	ldr	r3, [r7, #12]
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b4f6:	68fb      	ldr	r3, [r7, #12]
 800b4f8:	681b      	ldr	r3, [r3, #0]
 800b4fa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b4fe:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800b500:	68fb      	ldr	r3, [r7, #12]
 800b502:	681b      	ldr	r3, [r3, #0]
 800b504:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800b506:	68bb      	ldr	r3, [r7, #8]
 800b508:	691b      	ldr	r3, [r3, #16]
 800b50a:	021a      	lsls	r2, r3, #8
 800b50c:	68fb      	ldr	r3, [r7, #12]
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	430a      	orrs	r2, r1
 800b512:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800b514:	e002      	b.n	800b51c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800b516:	2301      	movs	r3, #1
 800b518:	75fb      	strb	r3, [r7, #23]
      break;
 800b51a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800b51c:	68fb      	ldr	r3, [r7, #12]
 800b51e:	2200      	movs	r2, #0
 800b520:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b524:	7dfb      	ldrb	r3, [r7, #23]
}
 800b526:	4618      	mov	r0, r3
 800b528:	3718      	adds	r7, #24
 800b52a:	46bd      	mov	sp, r7
 800b52c:	bd80      	pop	{r7, pc}
 800b52e:	bf00      	nop

0800b530 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b530:	b580      	push	{r7, lr}
 800b532:	b084      	sub	sp, #16
 800b534:	af00      	add	r7, sp, #0
 800b536:	6078      	str	r0, [r7, #4]
 800b538:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b53a:	2300      	movs	r3, #0
 800b53c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b544:	2b01      	cmp	r3, #1
 800b546:	d101      	bne.n	800b54c <HAL_TIM_ConfigClockSource+0x1c>
 800b548:	2302      	movs	r3, #2
 800b54a:	e0dc      	b.n	800b706 <HAL_TIM_ConfigClockSource+0x1d6>
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	2201      	movs	r2, #1
 800b550:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	2202      	movs	r2, #2
 800b558:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	689b      	ldr	r3, [r3, #8]
 800b562:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b564:	68ba      	ldr	r2, [r7, #8]
 800b566:	4b6a      	ldr	r3, [pc, #424]	@ (800b710 <HAL_TIM_ConfigClockSource+0x1e0>)
 800b568:	4013      	ands	r3, r2
 800b56a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b56c:	68bb      	ldr	r3, [r7, #8]
 800b56e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b572:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	681b      	ldr	r3, [r3, #0]
 800b578:	68ba      	ldr	r2, [r7, #8]
 800b57a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b57c:	683b      	ldr	r3, [r7, #0]
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	4a64      	ldr	r2, [pc, #400]	@ (800b714 <HAL_TIM_ConfigClockSource+0x1e4>)
 800b582:	4293      	cmp	r3, r2
 800b584:	f000 80a9 	beq.w	800b6da <HAL_TIM_ConfigClockSource+0x1aa>
 800b588:	4a62      	ldr	r2, [pc, #392]	@ (800b714 <HAL_TIM_ConfigClockSource+0x1e4>)
 800b58a:	4293      	cmp	r3, r2
 800b58c:	f200 80ae 	bhi.w	800b6ec <HAL_TIM_ConfigClockSource+0x1bc>
 800b590:	4a61      	ldr	r2, [pc, #388]	@ (800b718 <HAL_TIM_ConfigClockSource+0x1e8>)
 800b592:	4293      	cmp	r3, r2
 800b594:	f000 80a1 	beq.w	800b6da <HAL_TIM_ConfigClockSource+0x1aa>
 800b598:	4a5f      	ldr	r2, [pc, #380]	@ (800b718 <HAL_TIM_ConfigClockSource+0x1e8>)
 800b59a:	4293      	cmp	r3, r2
 800b59c:	f200 80a6 	bhi.w	800b6ec <HAL_TIM_ConfigClockSource+0x1bc>
 800b5a0:	4a5e      	ldr	r2, [pc, #376]	@ (800b71c <HAL_TIM_ConfigClockSource+0x1ec>)
 800b5a2:	4293      	cmp	r3, r2
 800b5a4:	f000 8099 	beq.w	800b6da <HAL_TIM_ConfigClockSource+0x1aa>
 800b5a8:	4a5c      	ldr	r2, [pc, #368]	@ (800b71c <HAL_TIM_ConfigClockSource+0x1ec>)
 800b5aa:	4293      	cmp	r3, r2
 800b5ac:	f200 809e 	bhi.w	800b6ec <HAL_TIM_ConfigClockSource+0x1bc>
 800b5b0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800b5b4:	f000 8091 	beq.w	800b6da <HAL_TIM_ConfigClockSource+0x1aa>
 800b5b8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800b5bc:	f200 8096 	bhi.w	800b6ec <HAL_TIM_ConfigClockSource+0x1bc>
 800b5c0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b5c4:	f000 8089 	beq.w	800b6da <HAL_TIM_ConfigClockSource+0x1aa>
 800b5c8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b5cc:	f200 808e 	bhi.w	800b6ec <HAL_TIM_ConfigClockSource+0x1bc>
 800b5d0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b5d4:	d03e      	beq.n	800b654 <HAL_TIM_ConfigClockSource+0x124>
 800b5d6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b5da:	f200 8087 	bhi.w	800b6ec <HAL_TIM_ConfigClockSource+0x1bc>
 800b5de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b5e2:	f000 8086 	beq.w	800b6f2 <HAL_TIM_ConfigClockSource+0x1c2>
 800b5e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b5ea:	d87f      	bhi.n	800b6ec <HAL_TIM_ConfigClockSource+0x1bc>
 800b5ec:	2b70      	cmp	r3, #112	@ 0x70
 800b5ee:	d01a      	beq.n	800b626 <HAL_TIM_ConfigClockSource+0xf6>
 800b5f0:	2b70      	cmp	r3, #112	@ 0x70
 800b5f2:	d87b      	bhi.n	800b6ec <HAL_TIM_ConfigClockSource+0x1bc>
 800b5f4:	2b60      	cmp	r3, #96	@ 0x60
 800b5f6:	d050      	beq.n	800b69a <HAL_TIM_ConfigClockSource+0x16a>
 800b5f8:	2b60      	cmp	r3, #96	@ 0x60
 800b5fa:	d877      	bhi.n	800b6ec <HAL_TIM_ConfigClockSource+0x1bc>
 800b5fc:	2b50      	cmp	r3, #80	@ 0x50
 800b5fe:	d03c      	beq.n	800b67a <HAL_TIM_ConfigClockSource+0x14a>
 800b600:	2b50      	cmp	r3, #80	@ 0x50
 800b602:	d873      	bhi.n	800b6ec <HAL_TIM_ConfigClockSource+0x1bc>
 800b604:	2b40      	cmp	r3, #64	@ 0x40
 800b606:	d058      	beq.n	800b6ba <HAL_TIM_ConfigClockSource+0x18a>
 800b608:	2b40      	cmp	r3, #64	@ 0x40
 800b60a:	d86f      	bhi.n	800b6ec <HAL_TIM_ConfigClockSource+0x1bc>
 800b60c:	2b30      	cmp	r3, #48	@ 0x30
 800b60e:	d064      	beq.n	800b6da <HAL_TIM_ConfigClockSource+0x1aa>
 800b610:	2b30      	cmp	r3, #48	@ 0x30
 800b612:	d86b      	bhi.n	800b6ec <HAL_TIM_ConfigClockSource+0x1bc>
 800b614:	2b20      	cmp	r3, #32
 800b616:	d060      	beq.n	800b6da <HAL_TIM_ConfigClockSource+0x1aa>
 800b618:	2b20      	cmp	r3, #32
 800b61a:	d867      	bhi.n	800b6ec <HAL_TIM_ConfigClockSource+0x1bc>
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	d05c      	beq.n	800b6da <HAL_TIM_ConfigClockSource+0x1aa>
 800b620:	2b10      	cmp	r3, #16
 800b622:	d05a      	beq.n	800b6da <HAL_TIM_ConfigClockSource+0x1aa>
 800b624:	e062      	b.n	800b6ec <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b62a:	683b      	ldr	r3, [r7, #0]
 800b62c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b62e:	683b      	ldr	r3, [r7, #0]
 800b630:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b632:	683b      	ldr	r3, [r7, #0]
 800b634:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b636:	f000 fdcd 	bl	800c1d4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	681b      	ldr	r3, [r3, #0]
 800b63e:	689b      	ldr	r3, [r3, #8]
 800b640:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b642:	68bb      	ldr	r3, [r7, #8]
 800b644:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800b648:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	681b      	ldr	r3, [r3, #0]
 800b64e:	68ba      	ldr	r2, [r7, #8]
 800b650:	609a      	str	r2, [r3, #8]
      break;
 800b652:	e04f      	b.n	800b6f4 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b658:	683b      	ldr	r3, [r7, #0]
 800b65a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b65c:	683b      	ldr	r3, [r7, #0]
 800b65e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b660:	683b      	ldr	r3, [r7, #0]
 800b662:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b664:	f000 fdb6 	bl	800c1d4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	681b      	ldr	r3, [r3, #0]
 800b66c:	689a      	ldr	r2, [r3, #8]
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	681b      	ldr	r3, [r3, #0]
 800b672:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b676:	609a      	str	r2, [r3, #8]
      break;
 800b678:	e03c      	b.n	800b6f4 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b67e:	683b      	ldr	r3, [r7, #0]
 800b680:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b682:	683b      	ldr	r3, [r7, #0]
 800b684:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b686:	461a      	mov	r2, r3
 800b688:	f000 fd26 	bl	800c0d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	681b      	ldr	r3, [r3, #0]
 800b690:	2150      	movs	r1, #80	@ 0x50
 800b692:	4618      	mov	r0, r3
 800b694:	f000 fd80 	bl	800c198 <TIM_ITRx_SetConfig>
      break;
 800b698:	e02c      	b.n	800b6f4 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b69e:	683b      	ldr	r3, [r7, #0]
 800b6a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b6a2:	683b      	ldr	r3, [r7, #0]
 800b6a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800b6a6:	461a      	mov	r2, r3
 800b6a8:	f000 fd45 	bl	800c136 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	681b      	ldr	r3, [r3, #0]
 800b6b0:	2160      	movs	r1, #96	@ 0x60
 800b6b2:	4618      	mov	r0, r3
 800b6b4:	f000 fd70 	bl	800c198 <TIM_ITRx_SetConfig>
      break;
 800b6b8:	e01c      	b.n	800b6f4 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b6be:	683b      	ldr	r3, [r7, #0]
 800b6c0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b6c2:	683b      	ldr	r3, [r7, #0]
 800b6c4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b6c6:	461a      	mov	r2, r3
 800b6c8:	f000 fd06 	bl	800c0d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	681b      	ldr	r3, [r3, #0]
 800b6d0:	2140      	movs	r1, #64	@ 0x40
 800b6d2:	4618      	mov	r0, r3
 800b6d4:	f000 fd60 	bl	800c198 <TIM_ITRx_SetConfig>
      break;
 800b6d8:	e00c      	b.n	800b6f4 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	681a      	ldr	r2, [r3, #0]
 800b6de:	683b      	ldr	r3, [r7, #0]
 800b6e0:	681b      	ldr	r3, [r3, #0]
 800b6e2:	4619      	mov	r1, r3
 800b6e4:	4610      	mov	r0, r2
 800b6e6:	f000 fd57 	bl	800c198 <TIM_ITRx_SetConfig>
      break;
 800b6ea:	e003      	b.n	800b6f4 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800b6ec:	2301      	movs	r3, #1
 800b6ee:	73fb      	strb	r3, [r7, #15]
      break;
 800b6f0:	e000      	b.n	800b6f4 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800b6f2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	2201      	movs	r2, #1
 800b6f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	2200      	movs	r2, #0
 800b700:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b704:	7bfb      	ldrb	r3, [r7, #15]
}
 800b706:	4618      	mov	r0, r3
 800b708:	3710      	adds	r7, #16
 800b70a:	46bd      	mov	sp, r7
 800b70c:	bd80      	pop	{r7, pc}
 800b70e:	bf00      	nop
 800b710:	ffceff88 	.word	0xffceff88
 800b714:	00100040 	.word	0x00100040
 800b718:	00100030 	.word	0x00100030
 800b71c:	00100020 	.word	0x00100020

0800b720 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800b720:	b580      	push	{r7, lr}
 800b722:	b082      	sub	sp, #8
 800b724:	af00      	add	r7, sp, #0
 800b726:	6078      	str	r0, [r7, #4]
 800b728:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b730:	2b01      	cmp	r3, #1
 800b732:	d101      	bne.n	800b738 <HAL_TIM_SlaveConfigSynchro+0x18>
 800b734:	2302      	movs	r3, #2
 800b736:	e031      	b.n	800b79c <HAL_TIM_SlaveConfigSynchro+0x7c>
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	2201      	movs	r2, #1
 800b73c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	2202      	movs	r2, #2
 800b744:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800b748:	6839      	ldr	r1, [r7, #0]
 800b74a:	6878      	ldr	r0, [r7, #4]
 800b74c:	f000 fbda 	bl	800bf04 <TIM_SlaveTimer_SetConfig>
 800b750:	4603      	mov	r3, r0
 800b752:	2b00      	cmp	r3, #0
 800b754:	d009      	beq.n	800b76a <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	2201      	movs	r2, #1
 800b75a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	2200      	movs	r2, #0
 800b762:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 800b766:	2301      	movs	r3, #1
 800b768:	e018      	b.n	800b79c <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	681b      	ldr	r3, [r3, #0]
 800b76e:	68da      	ldr	r2, [r3, #12]
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	681b      	ldr	r3, [r3, #0]
 800b774:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b778:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	681b      	ldr	r3, [r3, #0]
 800b77e:	68da      	ldr	r2, [r3, #12]
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	681b      	ldr	r3, [r3, #0]
 800b784:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800b788:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	2201      	movs	r2, #1
 800b78e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	2200      	movs	r2, #0
 800b796:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b79a:	2300      	movs	r3, #0
}
 800b79c:	4618      	mov	r0, r3
 800b79e:	3708      	adds	r7, #8
 800b7a0:	46bd      	mov	sp, r7
 800b7a2:	bd80      	pop	{r7, pc}

0800b7a4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b7a4:	b480      	push	{r7}
 800b7a6:	b083      	sub	sp, #12
 800b7a8:	af00      	add	r7, sp, #0
 800b7aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b7ac:	bf00      	nop
 800b7ae:	370c      	adds	r7, #12
 800b7b0:	46bd      	mov	sp, r7
 800b7b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7b6:	4770      	bx	lr

0800b7b8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b7b8:	b480      	push	{r7}
 800b7ba:	b083      	sub	sp, #12
 800b7bc:	af00      	add	r7, sp, #0
 800b7be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b7c0:	bf00      	nop
 800b7c2:	370c      	adds	r7, #12
 800b7c4:	46bd      	mov	sp, r7
 800b7c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ca:	4770      	bx	lr

0800b7cc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b7cc:	b480      	push	{r7}
 800b7ce:	b083      	sub	sp, #12
 800b7d0:	af00      	add	r7, sp, #0
 800b7d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b7d4:	bf00      	nop
 800b7d6:	370c      	adds	r7, #12
 800b7d8:	46bd      	mov	sp, r7
 800b7da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7de:	4770      	bx	lr

0800b7e0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b7e0:	b480      	push	{r7}
 800b7e2:	b083      	sub	sp, #12
 800b7e4:	af00      	add	r7, sp, #0
 800b7e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b7e8:	bf00      	nop
 800b7ea:	370c      	adds	r7, #12
 800b7ec:	46bd      	mov	sp, r7
 800b7ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7f2:	4770      	bx	lr

0800b7f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b7f4:	b480      	push	{r7}
 800b7f6:	b085      	sub	sp, #20
 800b7f8:	af00      	add	r7, sp, #0
 800b7fa:	6078      	str	r0, [r7, #4]
 800b7fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	681b      	ldr	r3, [r3, #0]
 800b802:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	4a4a      	ldr	r2, [pc, #296]	@ (800b930 <TIM_Base_SetConfig+0x13c>)
 800b808:	4293      	cmp	r3, r2
 800b80a:	d013      	beq.n	800b834 <TIM_Base_SetConfig+0x40>
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b812:	d00f      	beq.n	800b834 <TIM_Base_SetConfig+0x40>
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	4a47      	ldr	r2, [pc, #284]	@ (800b934 <TIM_Base_SetConfig+0x140>)
 800b818:	4293      	cmp	r3, r2
 800b81a:	d00b      	beq.n	800b834 <TIM_Base_SetConfig+0x40>
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	4a46      	ldr	r2, [pc, #280]	@ (800b938 <TIM_Base_SetConfig+0x144>)
 800b820:	4293      	cmp	r3, r2
 800b822:	d007      	beq.n	800b834 <TIM_Base_SetConfig+0x40>
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	4a45      	ldr	r2, [pc, #276]	@ (800b93c <TIM_Base_SetConfig+0x148>)
 800b828:	4293      	cmp	r3, r2
 800b82a:	d003      	beq.n	800b834 <TIM_Base_SetConfig+0x40>
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	4a44      	ldr	r2, [pc, #272]	@ (800b940 <TIM_Base_SetConfig+0x14c>)
 800b830:	4293      	cmp	r3, r2
 800b832:	d108      	bne.n	800b846 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b834:	68fb      	ldr	r3, [r7, #12]
 800b836:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b83a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b83c:	683b      	ldr	r3, [r7, #0]
 800b83e:	685b      	ldr	r3, [r3, #4]
 800b840:	68fa      	ldr	r2, [r7, #12]
 800b842:	4313      	orrs	r3, r2
 800b844:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	4a39      	ldr	r2, [pc, #228]	@ (800b930 <TIM_Base_SetConfig+0x13c>)
 800b84a:	4293      	cmp	r3, r2
 800b84c:	d027      	beq.n	800b89e <TIM_Base_SetConfig+0xaa>
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b854:	d023      	beq.n	800b89e <TIM_Base_SetConfig+0xaa>
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	4a36      	ldr	r2, [pc, #216]	@ (800b934 <TIM_Base_SetConfig+0x140>)
 800b85a:	4293      	cmp	r3, r2
 800b85c:	d01f      	beq.n	800b89e <TIM_Base_SetConfig+0xaa>
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	4a35      	ldr	r2, [pc, #212]	@ (800b938 <TIM_Base_SetConfig+0x144>)
 800b862:	4293      	cmp	r3, r2
 800b864:	d01b      	beq.n	800b89e <TIM_Base_SetConfig+0xaa>
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	4a34      	ldr	r2, [pc, #208]	@ (800b93c <TIM_Base_SetConfig+0x148>)
 800b86a:	4293      	cmp	r3, r2
 800b86c:	d017      	beq.n	800b89e <TIM_Base_SetConfig+0xaa>
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	4a33      	ldr	r2, [pc, #204]	@ (800b940 <TIM_Base_SetConfig+0x14c>)
 800b872:	4293      	cmp	r3, r2
 800b874:	d013      	beq.n	800b89e <TIM_Base_SetConfig+0xaa>
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	4a32      	ldr	r2, [pc, #200]	@ (800b944 <TIM_Base_SetConfig+0x150>)
 800b87a:	4293      	cmp	r3, r2
 800b87c:	d00f      	beq.n	800b89e <TIM_Base_SetConfig+0xaa>
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	4a31      	ldr	r2, [pc, #196]	@ (800b948 <TIM_Base_SetConfig+0x154>)
 800b882:	4293      	cmp	r3, r2
 800b884:	d00b      	beq.n	800b89e <TIM_Base_SetConfig+0xaa>
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	4a30      	ldr	r2, [pc, #192]	@ (800b94c <TIM_Base_SetConfig+0x158>)
 800b88a:	4293      	cmp	r3, r2
 800b88c:	d007      	beq.n	800b89e <TIM_Base_SetConfig+0xaa>
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	4a2f      	ldr	r2, [pc, #188]	@ (800b950 <TIM_Base_SetConfig+0x15c>)
 800b892:	4293      	cmp	r3, r2
 800b894:	d003      	beq.n	800b89e <TIM_Base_SetConfig+0xaa>
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	4a2e      	ldr	r2, [pc, #184]	@ (800b954 <TIM_Base_SetConfig+0x160>)
 800b89a:	4293      	cmp	r3, r2
 800b89c:	d108      	bne.n	800b8b0 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b89e:	68fb      	ldr	r3, [r7, #12]
 800b8a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b8a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b8a6:	683b      	ldr	r3, [r7, #0]
 800b8a8:	68db      	ldr	r3, [r3, #12]
 800b8aa:	68fa      	ldr	r2, [r7, #12]
 800b8ac:	4313      	orrs	r3, r2
 800b8ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b8b0:	68fb      	ldr	r3, [r7, #12]
 800b8b2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800b8b6:	683b      	ldr	r3, [r7, #0]
 800b8b8:	695b      	ldr	r3, [r3, #20]
 800b8ba:	4313      	orrs	r3, r2
 800b8bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	68fa      	ldr	r2, [r7, #12]
 800b8c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b8c4:	683b      	ldr	r3, [r7, #0]
 800b8c6:	689a      	ldr	r2, [r3, #8]
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b8cc:	683b      	ldr	r3, [r7, #0]
 800b8ce:	681a      	ldr	r2, [r3, #0]
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	4a16      	ldr	r2, [pc, #88]	@ (800b930 <TIM_Base_SetConfig+0x13c>)
 800b8d8:	4293      	cmp	r3, r2
 800b8da:	d00f      	beq.n	800b8fc <TIM_Base_SetConfig+0x108>
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	4a18      	ldr	r2, [pc, #96]	@ (800b940 <TIM_Base_SetConfig+0x14c>)
 800b8e0:	4293      	cmp	r3, r2
 800b8e2:	d00b      	beq.n	800b8fc <TIM_Base_SetConfig+0x108>
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	4a17      	ldr	r2, [pc, #92]	@ (800b944 <TIM_Base_SetConfig+0x150>)
 800b8e8:	4293      	cmp	r3, r2
 800b8ea:	d007      	beq.n	800b8fc <TIM_Base_SetConfig+0x108>
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	4a16      	ldr	r2, [pc, #88]	@ (800b948 <TIM_Base_SetConfig+0x154>)
 800b8f0:	4293      	cmp	r3, r2
 800b8f2:	d003      	beq.n	800b8fc <TIM_Base_SetConfig+0x108>
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	4a15      	ldr	r2, [pc, #84]	@ (800b94c <TIM_Base_SetConfig+0x158>)
 800b8f8:	4293      	cmp	r3, r2
 800b8fa:	d103      	bne.n	800b904 <TIM_Base_SetConfig+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b8fc:	683b      	ldr	r3, [r7, #0]
 800b8fe:	691a      	ldr	r2, [r3, #16]
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	2201      	movs	r2, #1
 800b908:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	691b      	ldr	r3, [r3, #16]
 800b90e:	f003 0301 	and.w	r3, r3, #1
 800b912:	2b01      	cmp	r3, #1
 800b914:	d105      	bne.n	800b922 <TIM_Base_SetConfig+0x12e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	691b      	ldr	r3, [r3, #16]
 800b91a:	f023 0201 	bic.w	r2, r3, #1
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	611a      	str	r2, [r3, #16]
  }
}
 800b922:	bf00      	nop
 800b924:	3714      	adds	r7, #20
 800b926:	46bd      	mov	sp, r7
 800b928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b92c:	4770      	bx	lr
 800b92e:	bf00      	nop
 800b930:	40010000 	.word	0x40010000
 800b934:	40000400 	.word	0x40000400
 800b938:	40000800 	.word	0x40000800
 800b93c:	40000c00 	.word	0x40000c00
 800b940:	40010400 	.word	0x40010400
 800b944:	40014000 	.word	0x40014000
 800b948:	40014400 	.word	0x40014400
 800b94c:	40014800 	.word	0x40014800
 800b950:	4000e000 	.word	0x4000e000
 800b954:	4000e400 	.word	0x4000e400

0800b958 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b958:	b480      	push	{r7}
 800b95a:	b087      	sub	sp, #28
 800b95c:	af00      	add	r7, sp, #0
 800b95e:	6078      	str	r0, [r7, #4]
 800b960:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	6a1b      	ldr	r3, [r3, #32]
 800b966:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	6a1b      	ldr	r3, [r3, #32]
 800b96c:	f023 0201 	bic.w	r2, r3, #1
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	685b      	ldr	r3, [r3, #4]
 800b978:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	699b      	ldr	r3, [r3, #24]
 800b97e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800b980:	68fa      	ldr	r2, [r7, #12]
 800b982:	4b37      	ldr	r3, [pc, #220]	@ (800ba60 <TIM_OC1_SetConfig+0x108>)
 800b984:	4013      	ands	r3, r2
 800b986:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b988:	68fb      	ldr	r3, [r7, #12]
 800b98a:	f023 0303 	bic.w	r3, r3, #3
 800b98e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b990:	683b      	ldr	r3, [r7, #0]
 800b992:	681b      	ldr	r3, [r3, #0]
 800b994:	68fa      	ldr	r2, [r7, #12]
 800b996:	4313      	orrs	r3, r2
 800b998:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800b99a:	697b      	ldr	r3, [r7, #20]
 800b99c:	f023 0302 	bic.w	r3, r3, #2
 800b9a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800b9a2:	683b      	ldr	r3, [r7, #0]
 800b9a4:	689b      	ldr	r3, [r3, #8]
 800b9a6:	697a      	ldr	r2, [r7, #20]
 800b9a8:	4313      	orrs	r3, r2
 800b9aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	4a2d      	ldr	r2, [pc, #180]	@ (800ba64 <TIM_OC1_SetConfig+0x10c>)
 800b9b0:	4293      	cmp	r3, r2
 800b9b2:	d00f      	beq.n	800b9d4 <TIM_OC1_SetConfig+0x7c>
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	4a2c      	ldr	r2, [pc, #176]	@ (800ba68 <TIM_OC1_SetConfig+0x110>)
 800b9b8:	4293      	cmp	r3, r2
 800b9ba:	d00b      	beq.n	800b9d4 <TIM_OC1_SetConfig+0x7c>
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	4a2b      	ldr	r2, [pc, #172]	@ (800ba6c <TIM_OC1_SetConfig+0x114>)
 800b9c0:	4293      	cmp	r3, r2
 800b9c2:	d007      	beq.n	800b9d4 <TIM_OC1_SetConfig+0x7c>
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	4a2a      	ldr	r2, [pc, #168]	@ (800ba70 <TIM_OC1_SetConfig+0x118>)
 800b9c8:	4293      	cmp	r3, r2
 800b9ca:	d003      	beq.n	800b9d4 <TIM_OC1_SetConfig+0x7c>
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	4a29      	ldr	r2, [pc, #164]	@ (800ba74 <TIM_OC1_SetConfig+0x11c>)
 800b9d0:	4293      	cmp	r3, r2
 800b9d2:	d10c      	bne.n	800b9ee <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800b9d4:	697b      	ldr	r3, [r7, #20]
 800b9d6:	f023 0308 	bic.w	r3, r3, #8
 800b9da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800b9dc:	683b      	ldr	r3, [r7, #0]
 800b9de:	68db      	ldr	r3, [r3, #12]
 800b9e0:	697a      	ldr	r2, [r7, #20]
 800b9e2:	4313      	orrs	r3, r2
 800b9e4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800b9e6:	697b      	ldr	r3, [r7, #20]
 800b9e8:	f023 0304 	bic.w	r3, r3, #4
 800b9ec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	4a1c      	ldr	r2, [pc, #112]	@ (800ba64 <TIM_OC1_SetConfig+0x10c>)
 800b9f2:	4293      	cmp	r3, r2
 800b9f4:	d00f      	beq.n	800ba16 <TIM_OC1_SetConfig+0xbe>
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	4a1b      	ldr	r2, [pc, #108]	@ (800ba68 <TIM_OC1_SetConfig+0x110>)
 800b9fa:	4293      	cmp	r3, r2
 800b9fc:	d00b      	beq.n	800ba16 <TIM_OC1_SetConfig+0xbe>
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	4a1a      	ldr	r2, [pc, #104]	@ (800ba6c <TIM_OC1_SetConfig+0x114>)
 800ba02:	4293      	cmp	r3, r2
 800ba04:	d007      	beq.n	800ba16 <TIM_OC1_SetConfig+0xbe>
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	4a19      	ldr	r2, [pc, #100]	@ (800ba70 <TIM_OC1_SetConfig+0x118>)
 800ba0a:	4293      	cmp	r3, r2
 800ba0c:	d003      	beq.n	800ba16 <TIM_OC1_SetConfig+0xbe>
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	4a18      	ldr	r2, [pc, #96]	@ (800ba74 <TIM_OC1_SetConfig+0x11c>)
 800ba12:	4293      	cmp	r3, r2
 800ba14:	d111      	bne.n	800ba3a <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800ba16:	693b      	ldr	r3, [r7, #16]
 800ba18:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ba1c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800ba1e:	693b      	ldr	r3, [r7, #16]
 800ba20:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800ba24:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800ba26:	683b      	ldr	r3, [r7, #0]
 800ba28:	695b      	ldr	r3, [r3, #20]
 800ba2a:	693a      	ldr	r2, [r7, #16]
 800ba2c:	4313      	orrs	r3, r2
 800ba2e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800ba30:	683b      	ldr	r3, [r7, #0]
 800ba32:	699b      	ldr	r3, [r3, #24]
 800ba34:	693a      	ldr	r2, [r7, #16]
 800ba36:	4313      	orrs	r3, r2
 800ba38:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	693a      	ldr	r2, [r7, #16]
 800ba3e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	68fa      	ldr	r2, [r7, #12]
 800ba44:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800ba46:	683b      	ldr	r3, [r7, #0]
 800ba48:	685a      	ldr	r2, [r3, #4]
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	697a      	ldr	r2, [r7, #20]
 800ba52:	621a      	str	r2, [r3, #32]
}
 800ba54:	bf00      	nop
 800ba56:	371c      	adds	r7, #28
 800ba58:	46bd      	mov	sp, r7
 800ba5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba5e:	4770      	bx	lr
 800ba60:	fffeff8f 	.word	0xfffeff8f
 800ba64:	40010000 	.word	0x40010000
 800ba68:	40010400 	.word	0x40010400
 800ba6c:	40014000 	.word	0x40014000
 800ba70:	40014400 	.word	0x40014400
 800ba74:	40014800 	.word	0x40014800

0800ba78 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ba78:	b480      	push	{r7}
 800ba7a:	b087      	sub	sp, #28
 800ba7c:	af00      	add	r7, sp, #0
 800ba7e:	6078      	str	r0, [r7, #4]
 800ba80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	6a1b      	ldr	r3, [r3, #32]
 800ba86:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	6a1b      	ldr	r3, [r3, #32]
 800ba8c:	f023 0210 	bic.w	r2, r3, #16
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	685b      	ldr	r3, [r3, #4]
 800ba98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	699b      	ldr	r3, [r3, #24]
 800ba9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800baa0:	68fa      	ldr	r2, [r7, #12]
 800baa2:	4b34      	ldr	r3, [pc, #208]	@ (800bb74 <TIM_OC2_SetConfig+0xfc>)
 800baa4:	4013      	ands	r3, r2
 800baa6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800baa8:	68fb      	ldr	r3, [r7, #12]
 800baaa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800baae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800bab0:	683b      	ldr	r3, [r7, #0]
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	021b      	lsls	r3, r3, #8
 800bab6:	68fa      	ldr	r2, [r7, #12]
 800bab8:	4313      	orrs	r3, r2
 800baba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800babc:	697b      	ldr	r3, [r7, #20]
 800babe:	f023 0320 	bic.w	r3, r3, #32
 800bac2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800bac4:	683b      	ldr	r3, [r7, #0]
 800bac6:	689b      	ldr	r3, [r3, #8]
 800bac8:	011b      	lsls	r3, r3, #4
 800baca:	697a      	ldr	r2, [r7, #20]
 800bacc:	4313      	orrs	r3, r2
 800bace:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	4a29      	ldr	r2, [pc, #164]	@ (800bb78 <TIM_OC2_SetConfig+0x100>)
 800bad4:	4293      	cmp	r3, r2
 800bad6:	d003      	beq.n	800bae0 <TIM_OC2_SetConfig+0x68>
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	4a28      	ldr	r2, [pc, #160]	@ (800bb7c <TIM_OC2_SetConfig+0x104>)
 800badc:	4293      	cmp	r3, r2
 800bade:	d10d      	bne.n	800bafc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800bae0:	697b      	ldr	r3, [r7, #20]
 800bae2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bae6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800bae8:	683b      	ldr	r3, [r7, #0]
 800baea:	68db      	ldr	r3, [r3, #12]
 800baec:	011b      	lsls	r3, r3, #4
 800baee:	697a      	ldr	r2, [r7, #20]
 800baf0:	4313      	orrs	r3, r2
 800baf2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800baf4:	697b      	ldr	r3, [r7, #20]
 800baf6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bafa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	4a1e      	ldr	r2, [pc, #120]	@ (800bb78 <TIM_OC2_SetConfig+0x100>)
 800bb00:	4293      	cmp	r3, r2
 800bb02:	d00f      	beq.n	800bb24 <TIM_OC2_SetConfig+0xac>
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	4a1d      	ldr	r2, [pc, #116]	@ (800bb7c <TIM_OC2_SetConfig+0x104>)
 800bb08:	4293      	cmp	r3, r2
 800bb0a:	d00b      	beq.n	800bb24 <TIM_OC2_SetConfig+0xac>
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	4a1c      	ldr	r2, [pc, #112]	@ (800bb80 <TIM_OC2_SetConfig+0x108>)
 800bb10:	4293      	cmp	r3, r2
 800bb12:	d007      	beq.n	800bb24 <TIM_OC2_SetConfig+0xac>
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	4a1b      	ldr	r2, [pc, #108]	@ (800bb84 <TIM_OC2_SetConfig+0x10c>)
 800bb18:	4293      	cmp	r3, r2
 800bb1a:	d003      	beq.n	800bb24 <TIM_OC2_SetConfig+0xac>
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	4a1a      	ldr	r2, [pc, #104]	@ (800bb88 <TIM_OC2_SetConfig+0x110>)
 800bb20:	4293      	cmp	r3, r2
 800bb22:	d113      	bne.n	800bb4c <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800bb24:	693b      	ldr	r3, [r7, #16]
 800bb26:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800bb2a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800bb2c:	693b      	ldr	r3, [r7, #16]
 800bb2e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800bb32:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800bb34:	683b      	ldr	r3, [r7, #0]
 800bb36:	695b      	ldr	r3, [r3, #20]
 800bb38:	009b      	lsls	r3, r3, #2
 800bb3a:	693a      	ldr	r2, [r7, #16]
 800bb3c:	4313      	orrs	r3, r2
 800bb3e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800bb40:	683b      	ldr	r3, [r7, #0]
 800bb42:	699b      	ldr	r3, [r3, #24]
 800bb44:	009b      	lsls	r3, r3, #2
 800bb46:	693a      	ldr	r2, [r7, #16]
 800bb48:	4313      	orrs	r3, r2
 800bb4a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	693a      	ldr	r2, [r7, #16]
 800bb50:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	68fa      	ldr	r2, [r7, #12]
 800bb56:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800bb58:	683b      	ldr	r3, [r7, #0]
 800bb5a:	685a      	ldr	r2, [r3, #4]
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	697a      	ldr	r2, [r7, #20]
 800bb64:	621a      	str	r2, [r3, #32]
}
 800bb66:	bf00      	nop
 800bb68:	371c      	adds	r7, #28
 800bb6a:	46bd      	mov	sp, r7
 800bb6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb70:	4770      	bx	lr
 800bb72:	bf00      	nop
 800bb74:	feff8fff 	.word	0xfeff8fff
 800bb78:	40010000 	.word	0x40010000
 800bb7c:	40010400 	.word	0x40010400
 800bb80:	40014000 	.word	0x40014000
 800bb84:	40014400 	.word	0x40014400
 800bb88:	40014800 	.word	0x40014800

0800bb8c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bb8c:	b480      	push	{r7}
 800bb8e:	b087      	sub	sp, #28
 800bb90:	af00      	add	r7, sp, #0
 800bb92:	6078      	str	r0, [r7, #4]
 800bb94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	6a1b      	ldr	r3, [r3, #32]
 800bb9a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	6a1b      	ldr	r3, [r3, #32]
 800bba0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	685b      	ldr	r3, [r3, #4]
 800bbac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	69db      	ldr	r3, [r3, #28]
 800bbb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800bbb4:	68fa      	ldr	r2, [r7, #12]
 800bbb6:	4b33      	ldr	r3, [pc, #204]	@ (800bc84 <TIM_OC3_SetConfig+0xf8>)
 800bbb8:	4013      	ands	r3, r2
 800bbba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800bbbc:	68fb      	ldr	r3, [r7, #12]
 800bbbe:	f023 0303 	bic.w	r3, r3, #3
 800bbc2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bbc4:	683b      	ldr	r3, [r7, #0]
 800bbc6:	681b      	ldr	r3, [r3, #0]
 800bbc8:	68fa      	ldr	r2, [r7, #12]
 800bbca:	4313      	orrs	r3, r2
 800bbcc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800bbce:	697b      	ldr	r3, [r7, #20]
 800bbd0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800bbd4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800bbd6:	683b      	ldr	r3, [r7, #0]
 800bbd8:	689b      	ldr	r3, [r3, #8]
 800bbda:	021b      	lsls	r3, r3, #8
 800bbdc:	697a      	ldr	r2, [r7, #20]
 800bbde:	4313      	orrs	r3, r2
 800bbe0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	4a28      	ldr	r2, [pc, #160]	@ (800bc88 <TIM_OC3_SetConfig+0xfc>)
 800bbe6:	4293      	cmp	r3, r2
 800bbe8:	d003      	beq.n	800bbf2 <TIM_OC3_SetConfig+0x66>
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	4a27      	ldr	r2, [pc, #156]	@ (800bc8c <TIM_OC3_SetConfig+0x100>)
 800bbee:	4293      	cmp	r3, r2
 800bbf0:	d10d      	bne.n	800bc0e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800bbf2:	697b      	ldr	r3, [r7, #20]
 800bbf4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800bbf8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800bbfa:	683b      	ldr	r3, [r7, #0]
 800bbfc:	68db      	ldr	r3, [r3, #12]
 800bbfe:	021b      	lsls	r3, r3, #8
 800bc00:	697a      	ldr	r2, [r7, #20]
 800bc02:	4313      	orrs	r3, r2
 800bc04:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800bc06:	697b      	ldr	r3, [r7, #20]
 800bc08:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800bc0c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	4a1d      	ldr	r2, [pc, #116]	@ (800bc88 <TIM_OC3_SetConfig+0xfc>)
 800bc12:	4293      	cmp	r3, r2
 800bc14:	d00f      	beq.n	800bc36 <TIM_OC3_SetConfig+0xaa>
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	4a1c      	ldr	r2, [pc, #112]	@ (800bc8c <TIM_OC3_SetConfig+0x100>)
 800bc1a:	4293      	cmp	r3, r2
 800bc1c:	d00b      	beq.n	800bc36 <TIM_OC3_SetConfig+0xaa>
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	4a1b      	ldr	r2, [pc, #108]	@ (800bc90 <TIM_OC3_SetConfig+0x104>)
 800bc22:	4293      	cmp	r3, r2
 800bc24:	d007      	beq.n	800bc36 <TIM_OC3_SetConfig+0xaa>
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	4a1a      	ldr	r2, [pc, #104]	@ (800bc94 <TIM_OC3_SetConfig+0x108>)
 800bc2a:	4293      	cmp	r3, r2
 800bc2c:	d003      	beq.n	800bc36 <TIM_OC3_SetConfig+0xaa>
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	4a19      	ldr	r2, [pc, #100]	@ (800bc98 <TIM_OC3_SetConfig+0x10c>)
 800bc32:	4293      	cmp	r3, r2
 800bc34:	d113      	bne.n	800bc5e <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800bc36:	693b      	ldr	r3, [r7, #16]
 800bc38:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bc3c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800bc3e:	693b      	ldr	r3, [r7, #16]
 800bc40:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800bc44:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800bc46:	683b      	ldr	r3, [r7, #0]
 800bc48:	695b      	ldr	r3, [r3, #20]
 800bc4a:	011b      	lsls	r3, r3, #4
 800bc4c:	693a      	ldr	r2, [r7, #16]
 800bc4e:	4313      	orrs	r3, r2
 800bc50:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800bc52:	683b      	ldr	r3, [r7, #0]
 800bc54:	699b      	ldr	r3, [r3, #24]
 800bc56:	011b      	lsls	r3, r3, #4
 800bc58:	693a      	ldr	r2, [r7, #16]
 800bc5a:	4313      	orrs	r3, r2
 800bc5c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	693a      	ldr	r2, [r7, #16]
 800bc62:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	68fa      	ldr	r2, [r7, #12]
 800bc68:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800bc6a:	683b      	ldr	r3, [r7, #0]
 800bc6c:	685a      	ldr	r2, [r3, #4]
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	697a      	ldr	r2, [r7, #20]
 800bc76:	621a      	str	r2, [r3, #32]
}
 800bc78:	bf00      	nop
 800bc7a:	371c      	adds	r7, #28
 800bc7c:	46bd      	mov	sp, r7
 800bc7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc82:	4770      	bx	lr
 800bc84:	fffeff8f 	.word	0xfffeff8f
 800bc88:	40010000 	.word	0x40010000
 800bc8c:	40010400 	.word	0x40010400
 800bc90:	40014000 	.word	0x40014000
 800bc94:	40014400 	.word	0x40014400
 800bc98:	40014800 	.word	0x40014800

0800bc9c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bc9c:	b480      	push	{r7}
 800bc9e:	b087      	sub	sp, #28
 800bca0:	af00      	add	r7, sp, #0
 800bca2:	6078      	str	r0, [r7, #4]
 800bca4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	6a1b      	ldr	r3, [r3, #32]
 800bcaa:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	6a1b      	ldr	r3, [r3, #32]
 800bcb0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	685b      	ldr	r3, [r3, #4]
 800bcbc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	69db      	ldr	r3, [r3, #28]
 800bcc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800bcc4:	68fa      	ldr	r2, [r7, #12]
 800bcc6:	4b24      	ldr	r3, [pc, #144]	@ (800bd58 <TIM_OC4_SetConfig+0xbc>)
 800bcc8:	4013      	ands	r3, r2
 800bcca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800bccc:	68fb      	ldr	r3, [r7, #12]
 800bcce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bcd2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800bcd4:	683b      	ldr	r3, [r7, #0]
 800bcd6:	681b      	ldr	r3, [r3, #0]
 800bcd8:	021b      	lsls	r3, r3, #8
 800bcda:	68fa      	ldr	r2, [r7, #12]
 800bcdc:	4313      	orrs	r3, r2
 800bcde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800bce0:	693b      	ldr	r3, [r7, #16]
 800bce2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800bce6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800bce8:	683b      	ldr	r3, [r7, #0]
 800bcea:	689b      	ldr	r3, [r3, #8]
 800bcec:	031b      	lsls	r3, r3, #12
 800bcee:	693a      	ldr	r2, [r7, #16]
 800bcf0:	4313      	orrs	r3, r2
 800bcf2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	4a19      	ldr	r2, [pc, #100]	@ (800bd5c <TIM_OC4_SetConfig+0xc0>)
 800bcf8:	4293      	cmp	r3, r2
 800bcfa:	d00f      	beq.n	800bd1c <TIM_OC4_SetConfig+0x80>
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	4a18      	ldr	r2, [pc, #96]	@ (800bd60 <TIM_OC4_SetConfig+0xc4>)
 800bd00:	4293      	cmp	r3, r2
 800bd02:	d00b      	beq.n	800bd1c <TIM_OC4_SetConfig+0x80>
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	4a17      	ldr	r2, [pc, #92]	@ (800bd64 <TIM_OC4_SetConfig+0xc8>)
 800bd08:	4293      	cmp	r3, r2
 800bd0a:	d007      	beq.n	800bd1c <TIM_OC4_SetConfig+0x80>
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	4a16      	ldr	r2, [pc, #88]	@ (800bd68 <TIM_OC4_SetConfig+0xcc>)
 800bd10:	4293      	cmp	r3, r2
 800bd12:	d003      	beq.n	800bd1c <TIM_OC4_SetConfig+0x80>
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	4a15      	ldr	r2, [pc, #84]	@ (800bd6c <TIM_OC4_SetConfig+0xd0>)
 800bd18:	4293      	cmp	r3, r2
 800bd1a:	d109      	bne.n	800bd30 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800bd1c:	697b      	ldr	r3, [r7, #20]
 800bd1e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800bd22:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800bd24:	683b      	ldr	r3, [r7, #0]
 800bd26:	695b      	ldr	r3, [r3, #20]
 800bd28:	019b      	lsls	r3, r3, #6
 800bd2a:	697a      	ldr	r2, [r7, #20]
 800bd2c:	4313      	orrs	r3, r2
 800bd2e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	697a      	ldr	r2, [r7, #20]
 800bd34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	68fa      	ldr	r2, [r7, #12]
 800bd3a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800bd3c:	683b      	ldr	r3, [r7, #0]
 800bd3e:	685a      	ldr	r2, [r3, #4]
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	693a      	ldr	r2, [r7, #16]
 800bd48:	621a      	str	r2, [r3, #32]
}
 800bd4a:	bf00      	nop
 800bd4c:	371c      	adds	r7, #28
 800bd4e:	46bd      	mov	sp, r7
 800bd50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd54:	4770      	bx	lr
 800bd56:	bf00      	nop
 800bd58:	feff8fff 	.word	0xfeff8fff
 800bd5c:	40010000 	.word	0x40010000
 800bd60:	40010400 	.word	0x40010400
 800bd64:	40014000 	.word	0x40014000
 800bd68:	40014400 	.word	0x40014400
 800bd6c:	40014800 	.word	0x40014800

0800bd70 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800bd70:	b480      	push	{r7}
 800bd72:	b087      	sub	sp, #28
 800bd74:	af00      	add	r7, sp, #0
 800bd76:	6078      	str	r0, [r7, #4]
 800bd78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	6a1b      	ldr	r3, [r3, #32]
 800bd7e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	6a1b      	ldr	r3, [r3, #32]
 800bd84:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	685b      	ldr	r3, [r3, #4]
 800bd90:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bd96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800bd98:	68fa      	ldr	r2, [r7, #12]
 800bd9a:	4b21      	ldr	r3, [pc, #132]	@ (800be20 <TIM_OC5_SetConfig+0xb0>)
 800bd9c:	4013      	ands	r3, r2
 800bd9e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bda0:	683b      	ldr	r3, [r7, #0]
 800bda2:	681b      	ldr	r3, [r3, #0]
 800bda4:	68fa      	ldr	r2, [r7, #12]
 800bda6:	4313      	orrs	r3, r2
 800bda8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800bdaa:	693b      	ldr	r3, [r7, #16]
 800bdac:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800bdb0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800bdb2:	683b      	ldr	r3, [r7, #0]
 800bdb4:	689b      	ldr	r3, [r3, #8]
 800bdb6:	041b      	lsls	r3, r3, #16
 800bdb8:	693a      	ldr	r2, [r7, #16]
 800bdba:	4313      	orrs	r3, r2
 800bdbc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	4a18      	ldr	r2, [pc, #96]	@ (800be24 <TIM_OC5_SetConfig+0xb4>)
 800bdc2:	4293      	cmp	r3, r2
 800bdc4:	d00f      	beq.n	800bde6 <TIM_OC5_SetConfig+0x76>
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	4a17      	ldr	r2, [pc, #92]	@ (800be28 <TIM_OC5_SetConfig+0xb8>)
 800bdca:	4293      	cmp	r3, r2
 800bdcc:	d00b      	beq.n	800bde6 <TIM_OC5_SetConfig+0x76>
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	4a16      	ldr	r2, [pc, #88]	@ (800be2c <TIM_OC5_SetConfig+0xbc>)
 800bdd2:	4293      	cmp	r3, r2
 800bdd4:	d007      	beq.n	800bde6 <TIM_OC5_SetConfig+0x76>
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	4a15      	ldr	r2, [pc, #84]	@ (800be30 <TIM_OC5_SetConfig+0xc0>)
 800bdda:	4293      	cmp	r3, r2
 800bddc:	d003      	beq.n	800bde6 <TIM_OC5_SetConfig+0x76>
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	4a14      	ldr	r2, [pc, #80]	@ (800be34 <TIM_OC5_SetConfig+0xc4>)
 800bde2:	4293      	cmp	r3, r2
 800bde4:	d109      	bne.n	800bdfa <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800bde6:	697b      	ldr	r3, [r7, #20]
 800bde8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bdec:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800bdee:	683b      	ldr	r3, [r7, #0]
 800bdf0:	695b      	ldr	r3, [r3, #20]
 800bdf2:	021b      	lsls	r3, r3, #8
 800bdf4:	697a      	ldr	r2, [r7, #20]
 800bdf6:	4313      	orrs	r3, r2
 800bdf8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	697a      	ldr	r2, [r7, #20]
 800bdfe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	68fa      	ldr	r2, [r7, #12]
 800be04:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800be06:	683b      	ldr	r3, [r7, #0]
 800be08:	685a      	ldr	r2, [r3, #4]
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	693a      	ldr	r2, [r7, #16]
 800be12:	621a      	str	r2, [r3, #32]
}
 800be14:	bf00      	nop
 800be16:	371c      	adds	r7, #28
 800be18:	46bd      	mov	sp, r7
 800be1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be1e:	4770      	bx	lr
 800be20:	fffeff8f 	.word	0xfffeff8f
 800be24:	40010000 	.word	0x40010000
 800be28:	40010400 	.word	0x40010400
 800be2c:	40014000 	.word	0x40014000
 800be30:	40014400 	.word	0x40014400
 800be34:	40014800 	.word	0x40014800

0800be38 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800be38:	b480      	push	{r7}
 800be3a:	b087      	sub	sp, #28
 800be3c:	af00      	add	r7, sp, #0
 800be3e:	6078      	str	r0, [r7, #4]
 800be40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	6a1b      	ldr	r3, [r3, #32]
 800be46:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	6a1b      	ldr	r3, [r3, #32]
 800be4c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	685b      	ldr	r3, [r3, #4]
 800be58:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800be5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800be60:	68fa      	ldr	r2, [r7, #12]
 800be62:	4b22      	ldr	r3, [pc, #136]	@ (800beec <TIM_OC6_SetConfig+0xb4>)
 800be64:	4013      	ands	r3, r2
 800be66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800be68:	683b      	ldr	r3, [r7, #0]
 800be6a:	681b      	ldr	r3, [r3, #0]
 800be6c:	021b      	lsls	r3, r3, #8
 800be6e:	68fa      	ldr	r2, [r7, #12]
 800be70:	4313      	orrs	r3, r2
 800be72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800be74:	693b      	ldr	r3, [r7, #16]
 800be76:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800be7a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800be7c:	683b      	ldr	r3, [r7, #0]
 800be7e:	689b      	ldr	r3, [r3, #8]
 800be80:	051b      	lsls	r3, r3, #20
 800be82:	693a      	ldr	r2, [r7, #16]
 800be84:	4313      	orrs	r3, r2
 800be86:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	4a19      	ldr	r2, [pc, #100]	@ (800bef0 <TIM_OC6_SetConfig+0xb8>)
 800be8c:	4293      	cmp	r3, r2
 800be8e:	d00f      	beq.n	800beb0 <TIM_OC6_SetConfig+0x78>
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	4a18      	ldr	r2, [pc, #96]	@ (800bef4 <TIM_OC6_SetConfig+0xbc>)
 800be94:	4293      	cmp	r3, r2
 800be96:	d00b      	beq.n	800beb0 <TIM_OC6_SetConfig+0x78>
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	4a17      	ldr	r2, [pc, #92]	@ (800bef8 <TIM_OC6_SetConfig+0xc0>)
 800be9c:	4293      	cmp	r3, r2
 800be9e:	d007      	beq.n	800beb0 <TIM_OC6_SetConfig+0x78>
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	4a16      	ldr	r2, [pc, #88]	@ (800befc <TIM_OC6_SetConfig+0xc4>)
 800bea4:	4293      	cmp	r3, r2
 800bea6:	d003      	beq.n	800beb0 <TIM_OC6_SetConfig+0x78>
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	4a15      	ldr	r2, [pc, #84]	@ (800bf00 <TIM_OC6_SetConfig+0xc8>)
 800beac:	4293      	cmp	r3, r2
 800beae:	d109      	bne.n	800bec4 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800beb0:	697b      	ldr	r3, [r7, #20]
 800beb2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800beb6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800beb8:	683b      	ldr	r3, [r7, #0]
 800beba:	695b      	ldr	r3, [r3, #20]
 800bebc:	029b      	lsls	r3, r3, #10
 800bebe:	697a      	ldr	r2, [r7, #20]
 800bec0:	4313      	orrs	r3, r2
 800bec2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	697a      	ldr	r2, [r7, #20]
 800bec8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	68fa      	ldr	r2, [r7, #12]
 800bece:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800bed0:	683b      	ldr	r3, [r7, #0]
 800bed2:	685a      	ldr	r2, [r3, #4]
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	693a      	ldr	r2, [r7, #16]
 800bedc:	621a      	str	r2, [r3, #32]
}
 800bede:	bf00      	nop
 800bee0:	371c      	adds	r7, #28
 800bee2:	46bd      	mov	sp, r7
 800bee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bee8:	4770      	bx	lr
 800beea:	bf00      	nop
 800beec:	feff8fff 	.word	0xfeff8fff
 800bef0:	40010000 	.word	0x40010000
 800bef4:	40010400 	.word	0x40010400
 800bef8:	40014000 	.word	0x40014000
 800befc:	40014400 	.word	0x40014400
 800bf00:	40014800 	.word	0x40014800

0800bf04 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800bf04:	b580      	push	{r7, lr}
 800bf06:	b086      	sub	sp, #24
 800bf08:	af00      	add	r7, sp, #0
 800bf0a:	6078      	str	r0, [r7, #4]
 800bf0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800bf0e:	2300      	movs	r3, #0
 800bf10:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	681b      	ldr	r3, [r3, #0]
 800bf16:	689b      	ldr	r3, [r3, #8]
 800bf18:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800bf1a:	693a      	ldr	r2, [r7, #16]
 800bf1c:	4b65      	ldr	r3, [pc, #404]	@ (800c0b4 <TIM_SlaveTimer_SetConfig+0x1b0>)
 800bf1e:	4013      	ands	r3, r2
 800bf20:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800bf22:	683b      	ldr	r3, [r7, #0]
 800bf24:	685b      	ldr	r3, [r3, #4]
 800bf26:	693a      	ldr	r2, [r7, #16]
 800bf28:	4313      	orrs	r3, r2
 800bf2a:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800bf2c:	693a      	ldr	r2, [r7, #16]
 800bf2e:	4b62      	ldr	r3, [pc, #392]	@ (800c0b8 <TIM_SlaveTimer_SetConfig+0x1b4>)
 800bf30:	4013      	ands	r3, r2
 800bf32:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800bf34:	683b      	ldr	r3, [r7, #0]
 800bf36:	681b      	ldr	r3, [r3, #0]
 800bf38:	693a      	ldr	r2, [r7, #16]
 800bf3a:	4313      	orrs	r3, r2
 800bf3c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	681b      	ldr	r3, [r3, #0]
 800bf42:	693a      	ldr	r2, [r7, #16]
 800bf44:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800bf46:	683b      	ldr	r3, [r7, #0]
 800bf48:	685b      	ldr	r3, [r3, #4]
 800bf4a:	4a5c      	ldr	r2, [pc, #368]	@ (800c0bc <TIM_SlaveTimer_SetConfig+0x1b8>)
 800bf4c:	4293      	cmp	r3, r2
 800bf4e:	f000 80ab 	beq.w	800c0a8 <TIM_SlaveTimer_SetConfig+0x1a4>
 800bf52:	4a5a      	ldr	r2, [pc, #360]	@ (800c0bc <TIM_SlaveTimer_SetConfig+0x1b8>)
 800bf54:	4293      	cmp	r3, r2
 800bf56:	f200 80a4 	bhi.w	800c0a2 <TIM_SlaveTimer_SetConfig+0x19e>
 800bf5a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800bf5e:	f000 80a3 	beq.w	800c0a8 <TIM_SlaveTimer_SetConfig+0x1a4>
 800bf62:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800bf66:	f200 809c 	bhi.w	800c0a2 <TIM_SlaveTimer_SetConfig+0x19e>
 800bf6a:	4a55      	ldr	r2, [pc, #340]	@ (800c0c0 <TIM_SlaveTimer_SetConfig+0x1bc>)
 800bf6c:	4293      	cmp	r3, r2
 800bf6e:	f000 809b 	beq.w	800c0a8 <TIM_SlaveTimer_SetConfig+0x1a4>
 800bf72:	4a53      	ldr	r2, [pc, #332]	@ (800c0c0 <TIM_SlaveTimer_SetConfig+0x1bc>)
 800bf74:	4293      	cmp	r3, r2
 800bf76:	f200 8094 	bhi.w	800c0a2 <TIM_SlaveTimer_SetConfig+0x19e>
 800bf7a:	4a52      	ldr	r2, [pc, #328]	@ (800c0c4 <TIM_SlaveTimer_SetConfig+0x1c0>)
 800bf7c:	4293      	cmp	r3, r2
 800bf7e:	f000 8093 	beq.w	800c0a8 <TIM_SlaveTimer_SetConfig+0x1a4>
 800bf82:	4a50      	ldr	r2, [pc, #320]	@ (800c0c4 <TIM_SlaveTimer_SetConfig+0x1c0>)
 800bf84:	4293      	cmp	r3, r2
 800bf86:	f200 808c 	bhi.w	800c0a2 <TIM_SlaveTimer_SetConfig+0x19e>
 800bf8a:	4a4f      	ldr	r2, [pc, #316]	@ (800c0c8 <TIM_SlaveTimer_SetConfig+0x1c4>)
 800bf8c:	4293      	cmp	r3, r2
 800bf8e:	f000 808b 	beq.w	800c0a8 <TIM_SlaveTimer_SetConfig+0x1a4>
 800bf92:	4a4d      	ldr	r2, [pc, #308]	@ (800c0c8 <TIM_SlaveTimer_SetConfig+0x1c4>)
 800bf94:	4293      	cmp	r3, r2
 800bf96:	f200 8084 	bhi.w	800c0a2 <TIM_SlaveTimer_SetConfig+0x19e>
 800bf9a:	4a4c      	ldr	r2, [pc, #304]	@ (800c0cc <TIM_SlaveTimer_SetConfig+0x1c8>)
 800bf9c:	4293      	cmp	r3, r2
 800bf9e:	f000 8083 	beq.w	800c0a8 <TIM_SlaveTimer_SetConfig+0x1a4>
 800bfa2:	4a4a      	ldr	r2, [pc, #296]	@ (800c0cc <TIM_SlaveTimer_SetConfig+0x1c8>)
 800bfa4:	4293      	cmp	r3, r2
 800bfa6:	d87c      	bhi.n	800c0a2 <TIM_SlaveTimer_SetConfig+0x19e>
 800bfa8:	4a49      	ldr	r2, [pc, #292]	@ (800c0d0 <TIM_SlaveTimer_SetConfig+0x1cc>)
 800bfaa:	4293      	cmp	r3, r2
 800bfac:	d07c      	beq.n	800c0a8 <TIM_SlaveTimer_SetConfig+0x1a4>
 800bfae:	4a48      	ldr	r2, [pc, #288]	@ (800c0d0 <TIM_SlaveTimer_SetConfig+0x1cc>)
 800bfb0:	4293      	cmp	r3, r2
 800bfb2:	d876      	bhi.n	800c0a2 <TIM_SlaveTimer_SetConfig+0x19e>
 800bfb4:	4a47      	ldr	r2, [pc, #284]	@ (800c0d4 <TIM_SlaveTimer_SetConfig+0x1d0>)
 800bfb6:	4293      	cmp	r3, r2
 800bfb8:	d076      	beq.n	800c0a8 <TIM_SlaveTimer_SetConfig+0x1a4>
 800bfba:	4a46      	ldr	r2, [pc, #280]	@ (800c0d4 <TIM_SlaveTimer_SetConfig+0x1d0>)
 800bfbc:	4293      	cmp	r3, r2
 800bfbe:	d870      	bhi.n	800c0a2 <TIM_SlaveTimer_SetConfig+0x19e>
 800bfc0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800bfc4:	d070      	beq.n	800c0a8 <TIM_SlaveTimer_SetConfig+0x1a4>
 800bfc6:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800bfca:	d86a      	bhi.n	800c0a2 <TIM_SlaveTimer_SetConfig+0x19e>
 800bfcc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bfd0:	d06a      	beq.n	800c0a8 <TIM_SlaveTimer_SetConfig+0x1a4>
 800bfd2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bfd6:	d864      	bhi.n	800c0a2 <TIM_SlaveTimer_SetConfig+0x19e>
 800bfd8:	2b70      	cmp	r3, #112	@ 0x70
 800bfda:	d01a      	beq.n	800c012 <TIM_SlaveTimer_SetConfig+0x10e>
 800bfdc:	2b70      	cmp	r3, #112	@ 0x70
 800bfde:	d860      	bhi.n	800c0a2 <TIM_SlaveTimer_SetConfig+0x19e>
 800bfe0:	2b60      	cmp	r3, #96	@ 0x60
 800bfe2:	d054      	beq.n	800c08e <TIM_SlaveTimer_SetConfig+0x18a>
 800bfe4:	2b60      	cmp	r3, #96	@ 0x60
 800bfe6:	d85c      	bhi.n	800c0a2 <TIM_SlaveTimer_SetConfig+0x19e>
 800bfe8:	2b50      	cmp	r3, #80	@ 0x50
 800bfea:	d046      	beq.n	800c07a <TIM_SlaveTimer_SetConfig+0x176>
 800bfec:	2b50      	cmp	r3, #80	@ 0x50
 800bfee:	d858      	bhi.n	800c0a2 <TIM_SlaveTimer_SetConfig+0x19e>
 800bff0:	2b40      	cmp	r3, #64	@ 0x40
 800bff2:	d019      	beq.n	800c028 <TIM_SlaveTimer_SetConfig+0x124>
 800bff4:	2b40      	cmp	r3, #64	@ 0x40
 800bff6:	d854      	bhi.n	800c0a2 <TIM_SlaveTimer_SetConfig+0x19e>
 800bff8:	2b30      	cmp	r3, #48	@ 0x30
 800bffa:	d055      	beq.n	800c0a8 <TIM_SlaveTimer_SetConfig+0x1a4>
 800bffc:	2b30      	cmp	r3, #48	@ 0x30
 800bffe:	d850      	bhi.n	800c0a2 <TIM_SlaveTimer_SetConfig+0x19e>
 800c000:	2b20      	cmp	r3, #32
 800c002:	d051      	beq.n	800c0a8 <TIM_SlaveTimer_SetConfig+0x1a4>
 800c004:	2b20      	cmp	r3, #32
 800c006:	d84c      	bhi.n	800c0a2 <TIM_SlaveTimer_SetConfig+0x19e>
 800c008:	2b00      	cmp	r3, #0
 800c00a:	d04d      	beq.n	800c0a8 <TIM_SlaveTimer_SetConfig+0x1a4>
 800c00c:	2b10      	cmp	r3, #16
 800c00e:	d04b      	beq.n	800c0a8 <TIM_SlaveTimer_SetConfig+0x1a4>
 800c010:	e047      	b.n	800c0a2 <TIM_SlaveTimer_SetConfig+0x19e>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 800c016:	683b      	ldr	r3, [r7, #0]
 800c018:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 800c01a:	683b      	ldr	r3, [r7, #0]
 800c01c:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 800c01e:	683b      	ldr	r3, [r7, #0]
 800c020:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 800c022:	f000 f8d7 	bl	800c1d4 <TIM_ETR_SetConfig>
      break;
 800c026:	e040      	b.n	800c0aa <TIM_SlaveTimer_SetConfig+0x1a6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800c028:	683b      	ldr	r3, [r7, #0]
 800c02a:	681b      	ldr	r3, [r3, #0]
 800c02c:	2b05      	cmp	r3, #5
 800c02e:	d101      	bne.n	800c034 <TIM_SlaveTimer_SetConfig+0x130>
      {
        return HAL_ERROR;
 800c030:	2301      	movs	r3, #1
 800c032:	e03b      	b.n	800c0ac <TIM_SlaveTimer_SetConfig+0x1a8>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	681b      	ldr	r3, [r3, #0]
 800c038:	6a1b      	ldr	r3, [r3, #32]
 800c03a:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	681b      	ldr	r3, [r3, #0]
 800c040:	6a1a      	ldr	r2, [r3, #32]
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	681b      	ldr	r3, [r3, #0]
 800c046:	f022 0201 	bic.w	r2, r2, #1
 800c04a:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	681b      	ldr	r3, [r3, #0]
 800c050:	699b      	ldr	r3, [r3, #24]
 800c052:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c054:	68bb      	ldr	r3, [r7, #8]
 800c056:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c05a:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800c05c:	683b      	ldr	r3, [r7, #0]
 800c05e:	691b      	ldr	r3, [r3, #16]
 800c060:	011b      	lsls	r3, r3, #4
 800c062:	68ba      	ldr	r2, [r7, #8]
 800c064:	4313      	orrs	r3, r2
 800c066:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	681b      	ldr	r3, [r3, #0]
 800c06c:	68ba      	ldr	r2, [r7, #8]
 800c06e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	681b      	ldr	r3, [r3, #0]
 800c074:	68fa      	ldr	r2, [r7, #12]
 800c076:	621a      	str	r2, [r3, #32]
      break;
 800c078:	e017      	b.n	800c0aa <TIM_SlaveTimer_SetConfig+0x1a6>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 800c07e:	683b      	ldr	r3, [r7, #0]
 800c080:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 800c082:	683b      	ldr	r3, [r7, #0]
 800c084:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c086:	461a      	mov	r2, r3
 800c088:	f000 f826 	bl	800c0d8 <TIM_TI1_ConfigInputStage>
      break;
 800c08c:	e00d      	b.n	800c0aa <TIM_SlaveTimer_SetConfig+0x1a6>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 800c092:	683b      	ldr	r3, [r7, #0]
 800c094:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 800c096:	683b      	ldr	r3, [r7, #0]
 800c098:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800c09a:	461a      	mov	r2, r3
 800c09c:	f000 f84b 	bl	800c136 <TIM_TI2_ConfigInputStage>
      break;
 800c0a0:	e003      	b.n	800c0aa <TIM_SlaveTimer_SetConfig+0x1a6>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 800c0a2:	2301      	movs	r3, #1
 800c0a4:	75fb      	strb	r3, [r7, #23]
      break;
 800c0a6:	e000      	b.n	800c0aa <TIM_SlaveTimer_SetConfig+0x1a6>
      break;
 800c0a8:	bf00      	nop
  }

  return status;
 800c0aa:	7dfb      	ldrb	r3, [r7, #23]
}
 800c0ac:	4618      	mov	r0, r3
 800c0ae:	3718      	adds	r7, #24
 800c0b0:	46bd      	mov	sp, r7
 800c0b2:	bd80      	pop	{r7, pc}
 800c0b4:	ffcfff8f 	.word	0xffcfff8f
 800c0b8:	fffefff8 	.word	0xfffefff8
 800c0bc:	00200010 	.word	0x00200010
 800c0c0:	00100070 	.word	0x00100070
 800c0c4:	00100060 	.word	0x00100060
 800c0c8:	00100050 	.word	0x00100050
 800c0cc:	00100040 	.word	0x00100040
 800c0d0:	00100030 	.word	0x00100030
 800c0d4:	00100020 	.word	0x00100020

0800c0d8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c0d8:	b480      	push	{r7}
 800c0da:	b087      	sub	sp, #28
 800c0dc:	af00      	add	r7, sp, #0
 800c0de:	60f8      	str	r0, [r7, #12]
 800c0e0:	60b9      	str	r1, [r7, #8]
 800c0e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c0e4:	68fb      	ldr	r3, [r7, #12]
 800c0e6:	6a1b      	ldr	r3, [r3, #32]
 800c0e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c0ea:	68fb      	ldr	r3, [r7, #12]
 800c0ec:	6a1b      	ldr	r3, [r3, #32]
 800c0ee:	f023 0201 	bic.w	r2, r3, #1
 800c0f2:	68fb      	ldr	r3, [r7, #12]
 800c0f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	699b      	ldr	r3, [r3, #24]
 800c0fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c0fc:	693b      	ldr	r3, [r7, #16]
 800c0fe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c102:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	011b      	lsls	r3, r3, #4
 800c108:	693a      	ldr	r2, [r7, #16]
 800c10a:	4313      	orrs	r3, r2
 800c10c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c10e:	697b      	ldr	r3, [r7, #20]
 800c110:	f023 030a 	bic.w	r3, r3, #10
 800c114:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800c116:	697a      	ldr	r2, [r7, #20]
 800c118:	68bb      	ldr	r3, [r7, #8]
 800c11a:	4313      	orrs	r3, r2
 800c11c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c11e:	68fb      	ldr	r3, [r7, #12]
 800c120:	693a      	ldr	r2, [r7, #16]
 800c122:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c124:	68fb      	ldr	r3, [r7, #12]
 800c126:	697a      	ldr	r2, [r7, #20]
 800c128:	621a      	str	r2, [r3, #32]
}
 800c12a:	bf00      	nop
 800c12c:	371c      	adds	r7, #28
 800c12e:	46bd      	mov	sp, r7
 800c130:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c134:	4770      	bx	lr

0800c136 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c136:	b480      	push	{r7}
 800c138:	b087      	sub	sp, #28
 800c13a:	af00      	add	r7, sp, #0
 800c13c:	60f8      	str	r0, [r7, #12]
 800c13e:	60b9      	str	r1, [r7, #8]
 800c140:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	6a1b      	ldr	r3, [r3, #32]
 800c146:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c148:	68fb      	ldr	r3, [r7, #12]
 800c14a:	6a1b      	ldr	r3, [r3, #32]
 800c14c:	f023 0210 	bic.w	r2, r3, #16
 800c150:	68fb      	ldr	r3, [r7, #12]
 800c152:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c154:	68fb      	ldr	r3, [r7, #12]
 800c156:	699b      	ldr	r3, [r3, #24]
 800c158:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c15a:	693b      	ldr	r3, [r7, #16]
 800c15c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800c160:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	031b      	lsls	r3, r3, #12
 800c166:	693a      	ldr	r2, [r7, #16]
 800c168:	4313      	orrs	r3, r2
 800c16a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c16c:	697b      	ldr	r3, [r7, #20]
 800c16e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800c172:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800c174:	68bb      	ldr	r3, [r7, #8]
 800c176:	011b      	lsls	r3, r3, #4
 800c178:	697a      	ldr	r2, [r7, #20]
 800c17a:	4313      	orrs	r3, r2
 800c17c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c17e:	68fb      	ldr	r3, [r7, #12]
 800c180:	693a      	ldr	r2, [r7, #16]
 800c182:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c184:	68fb      	ldr	r3, [r7, #12]
 800c186:	697a      	ldr	r2, [r7, #20]
 800c188:	621a      	str	r2, [r3, #32]
}
 800c18a:	bf00      	nop
 800c18c:	371c      	adds	r7, #28
 800c18e:	46bd      	mov	sp, r7
 800c190:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c194:	4770      	bx	lr
	...

0800c198 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800c198:	b480      	push	{r7}
 800c19a:	b085      	sub	sp, #20
 800c19c:	af00      	add	r7, sp, #0
 800c19e:	6078      	str	r0, [r7, #4]
 800c1a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	689b      	ldr	r3, [r3, #8]
 800c1a6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800c1a8:	68fa      	ldr	r2, [r7, #12]
 800c1aa:	4b09      	ldr	r3, [pc, #36]	@ (800c1d0 <TIM_ITRx_SetConfig+0x38>)
 800c1ac:	4013      	ands	r3, r2
 800c1ae:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c1b0:	683a      	ldr	r2, [r7, #0]
 800c1b2:	68fb      	ldr	r3, [r7, #12]
 800c1b4:	4313      	orrs	r3, r2
 800c1b6:	f043 0307 	orr.w	r3, r3, #7
 800c1ba:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	68fa      	ldr	r2, [r7, #12]
 800c1c0:	609a      	str	r2, [r3, #8]
}
 800c1c2:	bf00      	nop
 800c1c4:	3714      	adds	r7, #20
 800c1c6:	46bd      	mov	sp, r7
 800c1c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1cc:	4770      	bx	lr
 800c1ce:	bf00      	nop
 800c1d0:	ffcfff8f 	.word	0xffcfff8f

0800c1d4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800c1d4:	b480      	push	{r7}
 800c1d6:	b087      	sub	sp, #28
 800c1d8:	af00      	add	r7, sp, #0
 800c1da:	60f8      	str	r0, [r7, #12]
 800c1dc:	60b9      	str	r1, [r7, #8]
 800c1de:	607a      	str	r2, [r7, #4]
 800c1e0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800c1e2:	68fb      	ldr	r3, [r7, #12]
 800c1e4:	689b      	ldr	r3, [r3, #8]
 800c1e6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c1e8:	697b      	ldr	r3, [r7, #20]
 800c1ea:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c1ee:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c1f0:	683b      	ldr	r3, [r7, #0]
 800c1f2:	021a      	lsls	r2, r3, #8
 800c1f4:	687b      	ldr	r3, [r7, #4]
 800c1f6:	431a      	orrs	r2, r3
 800c1f8:	68bb      	ldr	r3, [r7, #8]
 800c1fa:	4313      	orrs	r3, r2
 800c1fc:	697a      	ldr	r2, [r7, #20]
 800c1fe:	4313      	orrs	r3, r2
 800c200:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c202:	68fb      	ldr	r3, [r7, #12]
 800c204:	697a      	ldr	r2, [r7, #20]
 800c206:	609a      	str	r2, [r3, #8]
}
 800c208:	bf00      	nop
 800c20a:	371c      	adds	r7, #28
 800c20c:	46bd      	mov	sp, r7
 800c20e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c212:	4770      	bx	lr

0800c214 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800c214:	b480      	push	{r7}
 800c216:	b087      	sub	sp, #28
 800c218:	af00      	add	r7, sp, #0
 800c21a:	60f8      	str	r0, [r7, #12]
 800c21c:	60b9      	str	r1, [r7, #8]
 800c21e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800c220:	68bb      	ldr	r3, [r7, #8]
 800c222:	f003 031f 	and.w	r3, r3, #31
 800c226:	2201      	movs	r2, #1
 800c228:	fa02 f303 	lsl.w	r3, r2, r3
 800c22c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800c22e:	68fb      	ldr	r3, [r7, #12]
 800c230:	6a1a      	ldr	r2, [r3, #32]
 800c232:	697b      	ldr	r3, [r7, #20]
 800c234:	43db      	mvns	r3, r3
 800c236:	401a      	ands	r2, r3
 800c238:	68fb      	ldr	r3, [r7, #12]
 800c23a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800c23c:	68fb      	ldr	r3, [r7, #12]
 800c23e:	6a1a      	ldr	r2, [r3, #32]
 800c240:	68bb      	ldr	r3, [r7, #8]
 800c242:	f003 031f 	and.w	r3, r3, #31
 800c246:	6879      	ldr	r1, [r7, #4]
 800c248:	fa01 f303 	lsl.w	r3, r1, r3
 800c24c:	431a      	orrs	r2, r3
 800c24e:	68fb      	ldr	r3, [r7, #12]
 800c250:	621a      	str	r2, [r3, #32]
}
 800c252:	bf00      	nop
 800c254:	371c      	adds	r7, #28
 800c256:	46bd      	mov	sp, r7
 800c258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c25c:	4770      	bx	lr
	...

0800c260 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c260:	b480      	push	{r7}
 800c262:	b085      	sub	sp, #20
 800c264:	af00      	add	r7, sp, #0
 800c266:	6078      	str	r0, [r7, #4]
 800c268:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c270:	2b01      	cmp	r3, #1
 800c272:	d101      	bne.n	800c278 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c274:	2302      	movs	r3, #2
 800c276:	e077      	b.n	800c368 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	2201      	movs	r2, #1
 800c27c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	2202      	movs	r2, #2
 800c284:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	681b      	ldr	r3, [r3, #0]
 800c28c:	685b      	ldr	r3, [r3, #4]
 800c28e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	681b      	ldr	r3, [r3, #0]
 800c294:	689b      	ldr	r3, [r3, #8]
 800c296:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	681b      	ldr	r3, [r3, #0]
 800c29c:	4a35      	ldr	r2, [pc, #212]	@ (800c374 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800c29e:	4293      	cmp	r3, r2
 800c2a0:	d004      	beq.n	800c2ac <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	681b      	ldr	r3, [r3, #0]
 800c2a6:	4a34      	ldr	r2, [pc, #208]	@ (800c378 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800c2a8:	4293      	cmp	r3, r2
 800c2aa:	d108      	bne.n	800c2be <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800c2ac:	68fb      	ldr	r3, [r7, #12]
 800c2ae:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800c2b2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800c2b4:	683b      	ldr	r3, [r7, #0]
 800c2b6:	685b      	ldr	r3, [r3, #4]
 800c2b8:	68fa      	ldr	r2, [r7, #12]
 800c2ba:	4313      	orrs	r3, r2
 800c2bc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c2be:	68fb      	ldr	r3, [r7, #12]
 800c2c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c2c4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c2c6:	683b      	ldr	r3, [r7, #0]
 800c2c8:	681b      	ldr	r3, [r3, #0]
 800c2ca:	68fa      	ldr	r2, [r7, #12]
 800c2cc:	4313      	orrs	r3, r2
 800c2ce:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	681b      	ldr	r3, [r3, #0]
 800c2d4:	68fa      	ldr	r2, [r7, #12]
 800c2d6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	681b      	ldr	r3, [r3, #0]
 800c2dc:	4a25      	ldr	r2, [pc, #148]	@ (800c374 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800c2de:	4293      	cmp	r3, r2
 800c2e0:	d02c      	beq.n	800c33c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	681b      	ldr	r3, [r3, #0]
 800c2e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c2ea:	d027      	beq.n	800c33c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	4a22      	ldr	r2, [pc, #136]	@ (800c37c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800c2f2:	4293      	cmp	r3, r2
 800c2f4:	d022      	beq.n	800c33c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	681b      	ldr	r3, [r3, #0]
 800c2fa:	4a21      	ldr	r2, [pc, #132]	@ (800c380 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800c2fc:	4293      	cmp	r3, r2
 800c2fe:	d01d      	beq.n	800c33c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	681b      	ldr	r3, [r3, #0]
 800c304:	4a1f      	ldr	r2, [pc, #124]	@ (800c384 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800c306:	4293      	cmp	r3, r2
 800c308:	d018      	beq.n	800c33c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	681b      	ldr	r3, [r3, #0]
 800c30e:	4a1a      	ldr	r2, [pc, #104]	@ (800c378 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800c310:	4293      	cmp	r3, r2
 800c312:	d013      	beq.n	800c33c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	681b      	ldr	r3, [r3, #0]
 800c318:	4a1b      	ldr	r2, [pc, #108]	@ (800c388 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800c31a:	4293      	cmp	r3, r2
 800c31c:	d00e      	beq.n	800c33c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	681b      	ldr	r3, [r3, #0]
 800c322:	4a1a      	ldr	r2, [pc, #104]	@ (800c38c <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 800c324:	4293      	cmp	r3, r2
 800c326:	d009      	beq.n	800c33c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	681b      	ldr	r3, [r3, #0]
 800c32c:	4a18      	ldr	r2, [pc, #96]	@ (800c390 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 800c32e:	4293      	cmp	r3, r2
 800c330:	d004      	beq.n	800c33c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	681b      	ldr	r3, [r3, #0]
 800c336:	4a17      	ldr	r2, [pc, #92]	@ (800c394 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 800c338:	4293      	cmp	r3, r2
 800c33a:	d10c      	bne.n	800c356 <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c33c:	68bb      	ldr	r3, [r7, #8]
 800c33e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c342:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c344:	683b      	ldr	r3, [r7, #0]
 800c346:	689b      	ldr	r3, [r3, #8]
 800c348:	68ba      	ldr	r2, [r7, #8]
 800c34a:	4313      	orrs	r3, r2
 800c34c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	681b      	ldr	r3, [r3, #0]
 800c352:	68ba      	ldr	r2, [r7, #8]
 800c354:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	2201      	movs	r2, #1
 800c35a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	2200      	movs	r2, #0
 800c362:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c366:	2300      	movs	r3, #0
}
 800c368:	4618      	mov	r0, r3
 800c36a:	3714      	adds	r7, #20
 800c36c:	46bd      	mov	sp, r7
 800c36e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c372:	4770      	bx	lr
 800c374:	40010000 	.word	0x40010000
 800c378:	40010400 	.word	0x40010400
 800c37c:	40000400 	.word	0x40000400
 800c380:	40000800 	.word	0x40000800
 800c384:	40000c00 	.word	0x40000c00
 800c388:	40001800 	.word	0x40001800
 800c38c:	40014000 	.word	0x40014000
 800c390:	4000e000 	.word	0x4000e000
 800c394:	4000e400 	.word	0x4000e400

0800c398 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800c398:	b480      	push	{r7}
 800c39a:	b085      	sub	sp, #20
 800c39c:	af00      	add	r7, sp, #0
 800c39e:	6078      	str	r0, [r7, #4]
 800c3a0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800c3a2:	2300      	movs	r3, #0
 800c3a4:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c3ac:	2b01      	cmp	r3, #1
 800c3ae:	d101      	bne.n	800c3b4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800c3b0:	2302      	movs	r3, #2
 800c3b2:	e073      	b.n	800c49c <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	2201      	movs	r2, #1
 800c3b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800c3bc:	68fb      	ldr	r3, [r7, #12]
 800c3be:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800c3c2:	683b      	ldr	r3, [r7, #0]
 800c3c4:	68db      	ldr	r3, [r3, #12]
 800c3c6:	4313      	orrs	r3, r2
 800c3c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800c3ca:	68fb      	ldr	r3, [r7, #12]
 800c3cc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800c3d0:	683b      	ldr	r3, [r7, #0]
 800c3d2:	689b      	ldr	r3, [r3, #8]
 800c3d4:	4313      	orrs	r3, r2
 800c3d6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800c3d8:	68fb      	ldr	r3, [r7, #12]
 800c3da:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800c3de:	683b      	ldr	r3, [r7, #0]
 800c3e0:	685b      	ldr	r3, [r3, #4]
 800c3e2:	4313      	orrs	r3, r2
 800c3e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800c3e6:	68fb      	ldr	r3, [r7, #12]
 800c3e8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800c3ec:	683b      	ldr	r3, [r7, #0]
 800c3ee:	681b      	ldr	r3, [r3, #0]
 800c3f0:	4313      	orrs	r3, r2
 800c3f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800c3f4:	68fb      	ldr	r3, [r7, #12]
 800c3f6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c3fa:	683b      	ldr	r3, [r7, #0]
 800c3fc:	691b      	ldr	r3, [r3, #16]
 800c3fe:	4313      	orrs	r3, r2
 800c400:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800c402:	68fb      	ldr	r3, [r7, #12]
 800c404:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800c408:	683b      	ldr	r3, [r7, #0]
 800c40a:	695b      	ldr	r3, [r3, #20]
 800c40c:	4313      	orrs	r3, r2
 800c40e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800c410:	68fb      	ldr	r3, [r7, #12]
 800c412:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800c416:	683b      	ldr	r3, [r7, #0]
 800c418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c41a:	4313      	orrs	r3, r2
 800c41c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800c41e:	68fb      	ldr	r3, [r7, #12]
 800c420:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800c424:	683b      	ldr	r3, [r7, #0]
 800c426:	699b      	ldr	r3, [r3, #24]
 800c428:	041b      	lsls	r3, r3, #16
 800c42a:	4313      	orrs	r3, r2
 800c42c:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800c42e:	68fb      	ldr	r3, [r7, #12]
 800c430:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800c434:	683b      	ldr	r3, [r7, #0]
 800c436:	69db      	ldr	r3, [r3, #28]
 800c438:	4313      	orrs	r3, r2
 800c43a:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	681b      	ldr	r3, [r3, #0]
 800c440:	4a19      	ldr	r2, [pc, #100]	@ (800c4a8 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 800c442:	4293      	cmp	r3, r2
 800c444:	d004      	beq.n	800c450 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 800c446:	687b      	ldr	r3, [r7, #4]
 800c448:	681b      	ldr	r3, [r3, #0]
 800c44a:	4a18      	ldr	r2, [pc, #96]	@ (800c4ac <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 800c44c:	4293      	cmp	r3, r2
 800c44e:	d11c      	bne.n	800c48a <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800c450:	68fb      	ldr	r3, [r7, #12]
 800c452:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800c456:	683b      	ldr	r3, [r7, #0]
 800c458:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c45a:	051b      	lsls	r3, r3, #20
 800c45c:	4313      	orrs	r3, r2
 800c45e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800c460:	68fb      	ldr	r3, [r7, #12]
 800c462:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800c466:	683b      	ldr	r3, [r7, #0]
 800c468:	6a1b      	ldr	r3, [r3, #32]
 800c46a:	4313      	orrs	r3, r2
 800c46c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800c46e:	68fb      	ldr	r3, [r7, #12]
 800c470:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800c474:	683b      	ldr	r3, [r7, #0]
 800c476:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c478:	4313      	orrs	r3, r2
 800c47a:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800c47c:	68fb      	ldr	r3, [r7, #12]
 800c47e:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800c482:	683b      	ldr	r3, [r7, #0]
 800c484:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c486:	4313      	orrs	r3, r2
 800c488:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	681b      	ldr	r3, [r3, #0]
 800c48e:	68fa      	ldr	r2, [r7, #12]
 800c490:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	2200      	movs	r2, #0
 800c496:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c49a:	2300      	movs	r3, #0
}
 800c49c:	4618      	mov	r0, r3
 800c49e:	3714      	adds	r7, #20
 800c4a0:	46bd      	mov	sp, r7
 800c4a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4a6:	4770      	bx	lr
 800c4a8:	40010000 	.word	0x40010000
 800c4ac:	40010400 	.word	0x40010400

0800c4b0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c4b0:	b480      	push	{r7}
 800c4b2:	b083      	sub	sp, #12
 800c4b4:	af00      	add	r7, sp, #0
 800c4b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c4b8:	bf00      	nop
 800c4ba:	370c      	adds	r7, #12
 800c4bc:	46bd      	mov	sp, r7
 800c4be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4c2:	4770      	bx	lr

0800c4c4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c4c4:	b480      	push	{r7}
 800c4c6:	b083      	sub	sp, #12
 800c4c8:	af00      	add	r7, sp, #0
 800c4ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c4cc:	bf00      	nop
 800c4ce:	370c      	adds	r7, #12
 800c4d0:	46bd      	mov	sp, r7
 800c4d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4d6:	4770      	bx	lr

0800c4d8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800c4d8:	b480      	push	{r7}
 800c4da:	b083      	sub	sp, #12
 800c4dc:	af00      	add	r7, sp, #0
 800c4de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800c4e0:	bf00      	nop
 800c4e2:	370c      	adds	r7, #12
 800c4e4:	46bd      	mov	sp, r7
 800c4e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4ea:	4770      	bx	lr

0800c4ec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c4ec:	b580      	push	{r7, lr}
 800c4ee:	b082      	sub	sp, #8
 800c4f0:	af00      	add	r7, sp, #0
 800c4f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	2b00      	cmp	r3, #0
 800c4f8:	d101      	bne.n	800c4fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c4fa:	2301      	movs	r3, #1
 800c4fc:	e042      	b.n	800c584 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c504:	2b00      	cmp	r3, #0
 800c506:	d106      	bne.n	800c516 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	2200      	movs	r2, #0
 800c50c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c510:	6878      	ldr	r0, [r7, #4]
 800c512:	f7f7 f817 	bl	8003544 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	2224      	movs	r2, #36	@ 0x24
 800c51a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	681b      	ldr	r3, [r3, #0]
 800c522:	681a      	ldr	r2, [r3, #0]
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	681b      	ldr	r3, [r3, #0]
 800c528:	f022 0201 	bic.w	r2, r2, #1
 800c52c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c532:	2b00      	cmp	r3, #0
 800c534:	d002      	beq.n	800c53c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800c536:	6878      	ldr	r0, [r7, #4]
 800c538:	f001 faee 	bl	800db18 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c53c:	6878      	ldr	r0, [r7, #4]
 800c53e:	f000 fc7f 	bl	800ce40 <UART_SetConfig>
 800c542:	4603      	mov	r3, r0
 800c544:	2b01      	cmp	r3, #1
 800c546:	d101      	bne.n	800c54c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800c548:	2301      	movs	r3, #1
 800c54a:	e01b      	b.n	800c584 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	681b      	ldr	r3, [r3, #0]
 800c550:	685a      	ldr	r2, [r3, #4]
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	681b      	ldr	r3, [r3, #0]
 800c556:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800c55a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	681b      	ldr	r3, [r3, #0]
 800c560:	689a      	ldr	r2, [r3, #8]
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	681b      	ldr	r3, [r3, #0]
 800c566:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800c56a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	681b      	ldr	r3, [r3, #0]
 800c570:	681a      	ldr	r2, [r3, #0]
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	681b      	ldr	r3, [r3, #0]
 800c576:	f042 0201 	orr.w	r2, r2, #1
 800c57a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c57c:	6878      	ldr	r0, [r7, #4]
 800c57e:	f001 fb6d 	bl	800dc5c <UART_CheckIdleState>
 800c582:	4603      	mov	r3, r0
}
 800c584:	4618      	mov	r0, r3
 800c586:	3708      	adds	r7, #8
 800c588:	46bd      	mov	sp, r7
 800c58a:	bd80      	pop	{r7, pc}

0800c58c <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800c58c:	b580      	push	{r7, lr}
 800c58e:	b08a      	sub	sp, #40	@ 0x28
 800c590:	af00      	add	r7, sp, #0
 800c592:	60f8      	str	r0, [r7, #12]
 800c594:	60b9      	str	r1, [r7, #8]
 800c596:	4613      	mov	r3, r2
 800c598:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c59a:	68fb      	ldr	r3, [r7, #12]
 800c59c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c5a0:	2b20      	cmp	r3, #32
 800c5a2:	d167      	bne.n	800c674 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800c5a4:	68bb      	ldr	r3, [r7, #8]
 800c5a6:	2b00      	cmp	r3, #0
 800c5a8:	d002      	beq.n	800c5b0 <HAL_UART_Transmit_DMA+0x24>
 800c5aa:	88fb      	ldrh	r3, [r7, #6]
 800c5ac:	2b00      	cmp	r3, #0
 800c5ae:	d101      	bne.n	800c5b4 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800c5b0:	2301      	movs	r3, #1
 800c5b2:	e060      	b.n	800c676 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800c5b4:	68fb      	ldr	r3, [r7, #12]
 800c5b6:	68ba      	ldr	r2, [r7, #8]
 800c5b8:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800c5ba:	68fb      	ldr	r3, [r7, #12]
 800c5bc:	88fa      	ldrh	r2, [r7, #6]
 800c5be:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800c5c2:	68fb      	ldr	r3, [r7, #12]
 800c5c4:	88fa      	ldrh	r2, [r7, #6]
 800c5c6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c5ca:	68fb      	ldr	r3, [r7, #12]
 800c5cc:	2200      	movs	r2, #0
 800c5ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c5d2:	68fb      	ldr	r3, [r7, #12]
 800c5d4:	2221      	movs	r2, #33	@ 0x21
 800c5d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800c5da:	68fb      	ldr	r3, [r7, #12]
 800c5dc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c5de:	2b00      	cmp	r3, #0
 800c5e0:	d028      	beq.n	800c634 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800c5e2:	68fb      	ldr	r3, [r7, #12]
 800c5e4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c5e6:	4a26      	ldr	r2, [pc, #152]	@ (800c680 <HAL_UART_Transmit_DMA+0xf4>)
 800c5e8:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800c5ea:	68fb      	ldr	r3, [r7, #12]
 800c5ec:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c5ee:	4a25      	ldr	r2, [pc, #148]	@ (800c684 <HAL_UART_Transmit_DMA+0xf8>)
 800c5f0:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800c5f2:	68fb      	ldr	r3, [r7, #12]
 800c5f4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c5f6:	4a24      	ldr	r2, [pc, #144]	@ (800c688 <HAL_UART_Transmit_DMA+0xfc>)
 800c5f8:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800c5fa:	68fb      	ldr	r3, [r7, #12]
 800c5fc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c5fe:	2200      	movs	r2, #0
 800c600:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800c602:	68fb      	ldr	r3, [r7, #12]
 800c604:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800c606:	68fb      	ldr	r3, [r7, #12]
 800c608:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c60a:	4619      	mov	r1, r3
 800c60c:	68fb      	ldr	r3, [r7, #12]
 800c60e:	681b      	ldr	r3, [r3, #0]
 800c610:	3328      	adds	r3, #40	@ 0x28
 800c612:	461a      	mov	r2, r3
 800c614:	88fb      	ldrh	r3, [r7, #6]
 800c616:	f7f7 ffe9 	bl	80045ec <HAL_DMA_Start_IT>
 800c61a:	4603      	mov	r3, r0
 800c61c:	2b00      	cmp	r3, #0
 800c61e:	d009      	beq.n	800c634 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800c620:	68fb      	ldr	r3, [r7, #12]
 800c622:	2210      	movs	r2, #16
 800c624:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800c628:	68fb      	ldr	r3, [r7, #12]
 800c62a:	2220      	movs	r2, #32
 800c62c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800c630:	2301      	movs	r3, #1
 800c632:	e020      	b.n	800c676 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800c634:	68fb      	ldr	r3, [r7, #12]
 800c636:	681b      	ldr	r3, [r3, #0]
 800c638:	2240      	movs	r2, #64	@ 0x40
 800c63a:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800c63c:	68fb      	ldr	r3, [r7, #12]
 800c63e:	681b      	ldr	r3, [r3, #0]
 800c640:	3308      	adds	r3, #8
 800c642:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c644:	697b      	ldr	r3, [r7, #20]
 800c646:	e853 3f00 	ldrex	r3, [r3]
 800c64a:	613b      	str	r3, [r7, #16]
   return(result);
 800c64c:	693b      	ldr	r3, [r7, #16]
 800c64e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c652:	627b      	str	r3, [r7, #36]	@ 0x24
 800c654:	68fb      	ldr	r3, [r7, #12]
 800c656:	681b      	ldr	r3, [r3, #0]
 800c658:	3308      	adds	r3, #8
 800c65a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c65c:	623a      	str	r2, [r7, #32]
 800c65e:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c660:	69f9      	ldr	r1, [r7, #28]
 800c662:	6a3a      	ldr	r2, [r7, #32]
 800c664:	e841 2300 	strex	r3, r2, [r1]
 800c668:	61bb      	str	r3, [r7, #24]
   return(result);
 800c66a:	69bb      	ldr	r3, [r7, #24]
 800c66c:	2b00      	cmp	r3, #0
 800c66e:	d1e5      	bne.n	800c63c <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800c670:	2300      	movs	r3, #0
 800c672:	e000      	b.n	800c676 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800c674:	2302      	movs	r3, #2
  }
}
 800c676:	4618      	mov	r0, r3
 800c678:	3728      	adds	r7, #40	@ 0x28
 800c67a:	46bd      	mov	sp, r7
 800c67c:	bd80      	pop	{r7, pc}
 800c67e:	bf00      	nop
 800c680:	0800dfd9 	.word	0x0800dfd9
 800c684:	0800e06f 	.word	0x0800e06f
 800c688:	0800e08b 	.word	0x0800e08b

0800c68c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800c68c:	b580      	push	{r7, lr}
 800c68e:	b0ba      	sub	sp, #232	@ 0xe8
 800c690:	af00      	add	r7, sp, #0
 800c692:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	681b      	ldr	r3, [r3, #0]
 800c698:	69db      	ldr	r3, [r3, #28]
 800c69a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	681b      	ldr	r3, [r3, #0]
 800c6a2:	681b      	ldr	r3, [r3, #0]
 800c6a4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	681b      	ldr	r3, [r3, #0]
 800c6ac:	689b      	ldr	r3, [r3, #8]
 800c6ae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800c6b2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800c6b6:	f640 030f 	movw	r3, #2063	@ 0x80f
 800c6ba:	4013      	ands	r3, r2
 800c6bc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800c6c0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c6c4:	2b00      	cmp	r3, #0
 800c6c6:	d11b      	bne.n	800c700 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c6c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c6cc:	f003 0320 	and.w	r3, r3, #32
 800c6d0:	2b00      	cmp	r3, #0
 800c6d2:	d015      	beq.n	800c700 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c6d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c6d8:	f003 0320 	and.w	r3, r3, #32
 800c6dc:	2b00      	cmp	r3, #0
 800c6de:	d105      	bne.n	800c6ec <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c6e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c6e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c6e8:	2b00      	cmp	r3, #0
 800c6ea:	d009      	beq.n	800c700 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c6f0:	2b00      	cmp	r3, #0
 800c6f2:	f000 8377 	beq.w	800cde4 <HAL_UART_IRQHandler+0x758>
      {
        huart->RxISR(huart);
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c6fa:	6878      	ldr	r0, [r7, #4]
 800c6fc:	4798      	blx	r3
      }
      return;
 800c6fe:	e371      	b.n	800cde4 <HAL_UART_IRQHandler+0x758>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800c700:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c704:	2b00      	cmp	r3, #0
 800c706:	f000 8123 	beq.w	800c950 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800c70a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800c70e:	4b8d      	ldr	r3, [pc, #564]	@ (800c944 <HAL_UART_IRQHandler+0x2b8>)
 800c710:	4013      	ands	r3, r2
 800c712:	2b00      	cmp	r3, #0
 800c714:	d106      	bne.n	800c724 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800c716:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800c71a:	4b8b      	ldr	r3, [pc, #556]	@ (800c948 <HAL_UART_IRQHandler+0x2bc>)
 800c71c:	4013      	ands	r3, r2
 800c71e:	2b00      	cmp	r3, #0
 800c720:	f000 8116 	beq.w	800c950 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c724:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c728:	f003 0301 	and.w	r3, r3, #1
 800c72c:	2b00      	cmp	r3, #0
 800c72e:	d011      	beq.n	800c754 <HAL_UART_IRQHandler+0xc8>
 800c730:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c734:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c738:	2b00      	cmp	r3, #0
 800c73a:	d00b      	beq.n	800c754 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	681b      	ldr	r3, [r3, #0]
 800c740:	2201      	movs	r2, #1
 800c742:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c74a:	f043 0201 	orr.w	r2, r3, #1
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c754:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c758:	f003 0302 	and.w	r3, r3, #2
 800c75c:	2b00      	cmp	r3, #0
 800c75e:	d011      	beq.n	800c784 <HAL_UART_IRQHandler+0xf8>
 800c760:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c764:	f003 0301 	and.w	r3, r3, #1
 800c768:	2b00      	cmp	r3, #0
 800c76a:	d00b      	beq.n	800c784 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	681b      	ldr	r3, [r3, #0]
 800c770:	2202      	movs	r2, #2
 800c772:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c77a:	f043 0204 	orr.w	r2, r3, #4
 800c77e:	687b      	ldr	r3, [r7, #4]
 800c780:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c784:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c788:	f003 0304 	and.w	r3, r3, #4
 800c78c:	2b00      	cmp	r3, #0
 800c78e:	d011      	beq.n	800c7b4 <HAL_UART_IRQHandler+0x128>
 800c790:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c794:	f003 0301 	and.w	r3, r3, #1
 800c798:	2b00      	cmp	r3, #0
 800c79a:	d00b      	beq.n	800c7b4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	681b      	ldr	r3, [r3, #0]
 800c7a0:	2204      	movs	r2, #4
 800c7a2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c7aa:	f043 0202 	orr.w	r2, r3, #2
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800c7b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c7b8:	f003 0308 	and.w	r3, r3, #8
 800c7bc:	2b00      	cmp	r3, #0
 800c7be:	d017      	beq.n	800c7f0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c7c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c7c4:	f003 0320 	and.w	r3, r3, #32
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	d105      	bne.n	800c7d8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800c7cc:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800c7d0:	4b5c      	ldr	r3, [pc, #368]	@ (800c944 <HAL_UART_IRQHandler+0x2b8>)
 800c7d2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c7d4:	2b00      	cmp	r3, #0
 800c7d6:	d00b      	beq.n	800c7f0 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	681b      	ldr	r3, [r3, #0]
 800c7dc:	2208      	movs	r2, #8
 800c7de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c7e6:	f043 0208 	orr.w	r2, r3, #8
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800c7f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c7f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c7f8:	2b00      	cmp	r3, #0
 800c7fa:	d012      	beq.n	800c822 <HAL_UART_IRQHandler+0x196>
 800c7fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c800:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800c804:	2b00      	cmp	r3, #0
 800c806:	d00c      	beq.n	800c822 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c808:	687b      	ldr	r3, [r7, #4]
 800c80a:	681b      	ldr	r3, [r3, #0]
 800c80c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c810:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800c812:	687b      	ldr	r3, [r7, #4]
 800c814:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c818:	f043 0220 	orr.w	r2, r3, #32
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c828:	2b00      	cmp	r3, #0
 800c82a:	f000 82dd 	beq.w	800cde8 <HAL_UART_IRQHandler+0x75c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c82e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c832:	f003 0320 	and.w	r3, r3, #32
 800c836:	2b00      	cmp	r3, #0
 800c838:	d013      	beq.n	800c862 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c83a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c83e:	f003 0320 	and.w	r3, r3, #32
 800c842:	2b00      	cmp	r3, #0
 800c844:	d105      	bne.n	800c852 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c846:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c84a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c84e:	2b00      	cmp	r3, #0
 800c850:	d007      	beq.n	800c862 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c856:	2b00      	cmp	r3, #0
 800c858:	d003      	beq.n	800c862 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800c85a:	687b      	ldr	r3, [r7, #4]
 800c85c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c85e:	6878      	ldr	r0, [r7, #4]
 800c860:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c868:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	681b      	ldr	r3, [r3, #0]
 800c870:	689b      	ldr	r3, [r3, #8]
 800c872:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c876:	2b40      	cmp	r3, #64	@ 0x40
 800c878:	d005      	beq.n	800c886 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800c87a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800c87e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c882:	2b00      	cmp	r3, #0
 800c884:	d054      	beq.n	800c930 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800c886:	6878      	ldr	r0, [r7, #4]
 800c888:	f001 fb40 	bl	800df0c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	681b      	ldr	r3, [r3, #0]
 800c890:	689b      	ldr	r3, [r3, #8]
 800c892:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c896:	2b40      	cmp	r3, #64	@ 0x40
 800c898:	d146      	bne.n	800c928 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	681b      	ldr	r3, [r3, #0]
 800c89e:	3308      	adds	r3, #8
 800c8a0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c8a4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800c8a8:	e853 3f00 	ldrex	r3, [r3]
 800c8ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800c8b0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c8b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c8b8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	681b      	ldr	r3, [r3, #0]
 800c8c0:	3308      	adds	r3, #8
 800c8c2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800c8c6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800c8ca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c8ce:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800c8d2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800c8d6:	e841 2300 	strex	r3, r2, [r1]
 800c8da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800c8de:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c8e2:	2b00      	cmp	r3, #0
 800c8e4:	d1d9      	bne.n	800c89a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c8ec:	2b00      	cmp	r3, #0
 800c8ee:	d017      	beq.n	800c920 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c8f6:	4a15      	ldr	r2, [pc, #84]	@ (800c94c <HAL_UART_IRQHandler+0x2c0>)
 800c8f8:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c900:	4618      	mov	r0, r3
 800c902:	f7f8 fbfb 	bl	80050fc <HAL_DMA_Abort_IT>
 800c906:	4603      	mov	r3, r0
 800c908:	2b00      	cmp	r3, #0
 800c90a:	d019      	beq.n	800c940 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c912:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c914:	687a      	ldr	r2, [r7, #4]
 800c916:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800c91a:	4610      	mov	r0, r2
 800c91c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c91e:	e00f      	b.n	800c940 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800c920:	6878      	ldr	r0, [r7, #4]
 800c922:	f000 fa77 	bl	800ce14 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c926:	e00b      	b.n	800c940 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c928:	6878      	ldr	r0, [r7, #4]
 800c92a:	f000 fa73 	bl	800ce14 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c92e:	e007      	b.n	800c940 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800c930:	6878      	ldr	r0, [r7, #4]
 800c932:	f000 fa6f 	bl	800ce14 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	2200      	movs	r2, #0
 800c93a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800c93e:	e253      	b.n	800cde8 <HAL_UART_IRQHandler+0x75c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c940:	bf00      	nop
    return;
 800c942:	e251      	b.n	800cde8 <HAL_UART_IRQHandler+0x75c>
 800c944:	10000001 	.word	0x10000001
 800c948:	04000120 	.word	0x04000120
 800c94c:	0800e10b 	.word	0x0800e10b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c954:	2b01      	cmp	r3, #1
 800c956:	f040 81e7 	bne.w	800cd28 <HAL_UART_IRQHandler+0x69c>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800c95a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c95e:	f003 0310 	and.w	r3, r3, #16
 800c962:	2b00      	cmp	r3, #0
 800c964:	f000 81e0 	beq.w	800cd28 <HAL_UART_IRQHandler+0x69c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800c968:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c96c:	f003 0310 	and.w	r3, r3, #16
 800c970:	2b00      	cmp	r3, #0
 800c972:	f000 81d9 	beq.w	800cd28 <HAL_UART_IRQHandler+0x69c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	681b      	ldr	r3, [r3, #0]
 800c97a:	2210      	movs	r2, #16
 800c97c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c97e:	687b      	ldr	r3, [r7, #4]
 800c980:	681b      	ldr	r3, [r3, #0]
 800c982:	689b      	ldr	r3, [r3, #8]
 800c984:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c988:	2b40      	cmp	r3, #64	@ 0x40
 800c98a:	f040 8151 	bne.w	800cc30 <HAL_UART_IRQHandler+0x5a4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c994:	681b      	ldr	r3, [r3, #0]
 800c996:	4a96      	ldr	r2, [pc, #600]	@ (800cbf0 <HAL_UART_IRQHandler+0x564>)
 800c998:	4293      	cmp	r3, r2
 800c99a:	d068      	beq.n	800ca6e <HAL_UART_IRQHandler+0x3e2>
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c9a2:	681b      	ldr	r3, [r3, #0]
 800c9a4:	4a93      	ldr	r2, [pc, #588]	@ (800cbf4 <HAL_UART_IRQHandler+0x568>)
 800c9a6:	4293      	cmp	r3, r2
 800c9a8:	d061      	beq.n	800ca6e <HAL_UART_IRQHandler+0x3e2>
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c9b0:	681b      	ldr	r3, [r3, #0]
 800c9b2:	4a91      	ldr	r2, [pc, #580]	@ (800cbf8 <HAL_UART_IRQHandler+0x56c>)
 800c9b4:	4293      	cmp	r3, r2
 800c9b6:	d05a      	beq.n	800ca6e <HAL_UART_IRQHandler+0x3e2>
 800c9b8:	687b      	ldr	r3, [r7, #4]
 800c9ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c9be:	681b      	ldr	r3, [r3, #0]
 800c9c0:	4a8e      	ldr	r2, [pc, #568]	@ (800cbfc <HAL_UART_IRQHandler+0x570>)
 800c9c2:	4293      	cmp	r3, r2
 800c9c4:	d053      	beq.n	800ca6e <HAL_UART_IRQHandler+0x3e2>
 800c9c6:	687b      	ldr	r3, [r7, #4]
 800c9c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c9cc:	681b      	ldr	r3, [r3, #0]
 800c9ce:	4a8c      	ldr	r2, [pc, #560]	@ (800cc00 <HAL_UART_IRQHandler+0x574>)
 800c9d0:	4293      	cmp	r3, r2
 800c9d2:	d04c      	beq.n	800ca6e <HAL_UART_IRQHandler+0x3e2>
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c9da:	681b      	ldr	r3, [r3, #0]
 800c9dc:	4a89      	ldr	r2, [pc, #548]	@ (800cc04 <HAL_UART_IRQHandler+0x578>)
 800c9de:	4293      	cmp	r3, r2
 800c9e0:	d045      	beq.n	800ca6e <HAL_UART_IRQHandler+0x3e2>
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c9e8:	681b      	ldr	r3, [r3, #0]
 800c9ea:	4a87      	ldr	r2, [pc, #540]	@ (800cc08 <HAL_UART_IRQHandler+0x57c>)
 800c9ec:	4293      	cmp	r3, r2
 800c9ee:	d03e      	beq.n	800ca6e <HAL_UART_IRQHandler+0x3e2>
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c9f6:	681b      	ldr	r3, [r3, #0]
 800c9f8:	4a84      	ldr	r2, [pc, #528]	@ (800cc0c <HAL_UART_IRQHandler+0x580>)
 800c9fa:	4293      	cmp	r3, r2
 800c9fc:	d037      	beq.n	800ca6e <HAL_UART_IRQHandler+0x3e2>
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ca04:	681b      	ldr	r3, [r3, #0]
 800ca06:	4a82      	ldr	r2, [pc, #520]	@ (800cc10 <HAL_UART_IRQHandler+0x584>)
 800ca08:	4293      	cmp	r3, r2
 800ca0a:	d030      	beq.n	800ca6e <HAL_UART_IRQHandler+0x3e2>
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ca12:	681b      	ldr	r3, [r3, #0]
 800ca14:	4a7f      	ldr	r2, [pc, #508]	@ (800cc14 <HAL_UART_IRQHandler+0x588>)
 800ca16:	4293      	cmp	r3, r2
 800ca18:	d029      	beq.n	800ca6e <HAL_UART_IRQHandler+0x3e2>
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ca20:	681b      	ldr	r3, [r3, #0]
 800ca22:	4a7d      	ldr	r2, [pc, #500]	@ (800cc18 <HAL_UART_IRQHandler+0x58c>)
 800ca24:	4293      	cmp	r3, r2
 800ca26:	d022      	beq.n	800ca6e <HAL_UART_IRQHandler+0x3e2>
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ca2e:	681b      	ldr	r3, [r3, #0]
 800ca30:	4a7a      	ldr	r2, [pc, #488]	@ (800cc1c <HAL_UART_IRQHandler+0x590>)
 800ca32:	4293      	cmp	r3, r2
 800ca34:	d01b      	beq.n	800ca6e <HAL_UART_IRQHandler+0x3e2>
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ca3c:	681b      	ldr	r3, [r3, #0]
 800ca3e:	4a78      	ldr	r2, [pc, #480]	@ (800cc20 <HAL_UART_IRQHandler+0x594>)
 800ca40:	4293      	cmp	r3, r2
 800ca42:	d014      	beq.n	800ca6e <HAL_UART_IRQHandler+0x3e2>
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ca4a:	681b      	ldr	r3, [r3, #0]
 800ca4c:	4a75      	ldr	r2, [pc, #468]	@ (800cc24 <HAL_UART_IRQHandler+0x598>)
 800ca4e:	4293      	cmp	r3, r2
 800ca50:	d00d      	beq.n	800ca6e <HAL_UART_IRQHandler+0x3e2>
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ca58:	681b      	ldr	r3, [r3, #0]
 800ca5a:	4a73      	ldr	r2, [pc, #460]	@ (800cc28 <HAL_UART_IRQHandler+0x59c>)
 800ca5c:	4293      	cmp	r3, r2
 800ca5e:	d006      	beq.n	800ca6e <HAL_UART_IRQHandler+0x3e2>
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ca66:	681b      	ldr	r3, [r3, #0]
 800ca68:	4a70      	ldr	r2, [pc, #448]	@ (800cc2c <HAL_UART_IRQHandler+0x5a0>)
 800ca6a:	4293      	cmp	r3, r2
 800ca6c:	d106      	bne.n	800ca7c <HAL_UART_IRQHandler+0x3f0>
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ca74:	681b      	ldr	r3, [r3, #0]
 800ca76:	685b      	ldr	r3, [r3, #4]
 800ca78:	b29b      	uxth	r3, r3
 800ca7a:	e005      	b.n	800ca88 <HAL_UART_IRQHandler+0x3fc>
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ca82:	681b      	ldr	r3, [r3, #0]
 800ca84:	685b      	ldr	r3, [r3, #4]
 800ca86:	b29b      	uxth	r3, r3
 800ca88:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800ca8c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800ca90:	2b00      	cmp	r3, #0
 800ca92:	f000 81ab 	beq.w	800cdec <HAL_UART_IRQHandler+0x760>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ca9c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800caa0:	429a      	cmp	r2, r3
 800caa2:	f080 81a3 	bcs.w	800cdec <HAL_UART_IRQHandler+0x760>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800caa6:	687b      	ldr	r3, [r7, #4]
 800caa8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800caac:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cab6:	69db      	ldr	r3, [r3, #28]
 800cab8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cabc:	f000 8087 	beq.w	800cbce <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	681b      	ldr	r3, [r3, #0]
 800cac4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cac8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800cacc:	e853 3f00 	ldrex	r3, [r3]
 800cad0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800cad4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800cad8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cadc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	681b      	ldr	r3, [r3, #0]
 800cae4:	461a      	mov	r2, r3
 800cae6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800caea:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800caee:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800caf2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800caf6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800cafa:	e841 2300 	strex	r3, r2, [r1]
 800cafe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800cb02:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800cb06:	2b00      	cmp	r3, #0
 800cb08:	d1da      	bne.n	800cac0 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	681b      	ldr	r3, [r3, #0]
 800cb0e:	3308      	adds	r3, #8
 800cb10:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb12:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cb14:	e853 3f00 	ldrex	r3, [r3]
 800cb18:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800cb1a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cb1c:	f023 0301 	bic.w	r3, r3, #1
 800cb20:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800cb24:	687b      	ldr	r3, [r7, #4]
 800cb26:	681b      	ldr	r3, [r3, #0]
 800cb28:	3308      	adds	r3, #8
 800cb2a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800cb2e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800cb32:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb34:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800cb36:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800cb3a:	e841 2300 	strex	r3, r2, [r1]
 800cb3e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800cb40:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800cb42:	2b00      	cmp	r3, #0
 800cb44:	d1e1      	bne.n	800cb0a <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	681b      	ldr	r3, [r3, #0]
 800cb4a:	3308      	adds	r3, #8
 800cb4c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb4e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cb50:	e853 3f00 	ldrex	r3, [r3]
 800cb54:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800cb56:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cb58:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cb5c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	681b      	ldr	r3, [r3, #0]
 800cb64:	3308      	adds	r3, #8
 800cb66:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800cb6a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800cb6c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb6e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800cb70:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800cb72:	e841 2300 	strex	r3, r2, [r1]
 800cb76:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800cb78:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cb7a:	2b00      	cmp	r3, #0
 800cb7c:	d1e3      	bne.n	800cb46 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	2220      	movs	r2, #32
 800cb82:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	2200      	movs	r2, #0
 800cb8a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	681b      	ldr	r3, [r3, #0]
 800cb90:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb92:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cb94:	e853 3f00 	ldrex	r3, [r3]
 800cb98:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800cb9a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cb9c:	f023 0310 	bic.w	r3, r3, #16
 800cba0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	681b      	ldr	r3, [r3, #0]
 800cba8:	461a      	mov	r2, r3
 800cbaa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cbae:	65bb      	str	r3, [r7, #88]	@ 0x58
 800cbb0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cbb2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800cbb4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800cbb6:	e841 2300 	strex	r3, r2, [r1]
 800cbba:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800cbbc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cbbe:	2b00      	cmp	r3, #0
 800cbc0:	d1e4      	bne.n	800cb8c <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cbc8:	4618      	mov	r0, r3
 800cbca:	f7f7 ff79 	bl	8004ac0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	2202      	movs	r2, #2
 800cbd2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800cbda:	687b      	ldr	r3, [r7, #4]
 800cbdc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cbe0:	b29b      	uxth	r3, r3
 800cbe2:	1ad3      	subs	r3, r2, r3
 800cbe4:	b29b      	uxth	r3, r3
 800cbe6:	4619      	mov	r1, r3
 800cbe8:	6878      	ldr	r0, [r7, #4]
 800cbea:	f000 f91d 	bl	800ce28 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800cbee:	e0fd      	b.n	800cdec <HAL_UART_IRQHandler+0x760>
 800cbf0:	40020010 	.word	0x40020010
 800cbf4:	40020028 	.word	0x40020028
 800cbf8:	40020040 	.word	0x40020040
 800cbfc:	40020058 	.word	0x40020058
 800cc00:	40020070 	.word	0x40020070
 800cc04:	40020088 	.word	0x40020088
 800cc08:	400200a0 	.word	0x400200a0
 800cc0c:	400200b8 	.word	0x400200b8
 800cc10:	40020410 	.word	0x40020410
 800cc14:	40020428 	.word	0x40020428
 800cc18:	40020440 	.word	0x40020440
 800cc1c:	40020458 	.word	0x40020458
 800cc20:	40020470 	.word	0x40020470
 800cc24:	40020488 	.word	0x40020488
 800cc28:	400204a0 	.word	0x400204a0
 800cc2c:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cc3c:	b29b      	uxth	r3, r3
 800cc3e:	1ad3      	subs	r3, r2, r3
 800cc40:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cc4a:	b29b      	uxth	r3, r3
 800cc4c:	2b00      	cmp	r3, #0
 800cc4e:	f000 80cf 	beq.w	800cdf0 <HAL_UART_IRQHandler+0x764>
          && (nb_rx_data > 0U))
 800cc52:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800cc56:	2b00      	cmp	r3, #0
 800cc58:	f000 80ca 	beq.w	800cdf0 <HAL_UART_IRQHandler+0x764>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	681b      	ldr	r3, [r3, #0]
 800cc60:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc64:	e853 3f00 	ldrex	r3, [r3]
 800cc68:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800cc6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc6c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800cc70:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	681b      	ldr	r3, [r3, #0]
 800cc78:	461a      	mov	r2, r3
 800cc7a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800cc7e:	647b      	str	r3, [r7, #68]	@ 0x44
 800cc80:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc82:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800cc84:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800cc86:	e841 2300 	strex	r3, r2, [r1]
 800cc8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800cc8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cc8e:	2b00      	cmp	r3, #0
 800cc90:	d1e4      	bne.n	800cc5c <HAL_UART_IRQHandler+0x5d0>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	681b      	ldr	r3, [r3, #0]
 800cc96:	3308      	adds	r3, #8
 800cc98:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc9c:	e853 3f00 	ldrex	r3, [r3]
 800cca0:	623b      	str	r3, [r7, #32]
   return(result);
 800cca2:	6a3a      	ldr	r2, [r7, #32]
 800cca4:	4b55      	ldr	r3, [pc, #340]	@ (800cdfc <HAL_UART_IRQHandler+0x770>)
 800cca6:	4013      	ands	r3, r2
 800cca8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	681b      	ldr	r3, [r3, #0]
 800ccb0:	3308      	adds	r3, #8
 800ccb2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800ccb6:	633a      	str	r2, [r7, #48]	@ 0x30
 800ccb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ccba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ccbc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ccbe:	e841 2300 	strex	r3, r2, [r1]
 800ccc2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ccc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ccc6:	2b00      	cmp	r3, #0
 800ccc8:	d1e3      	bne.n	800cc92 <HAL_UART_IRQHandler+0x606>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	2220      	movs	r2, #32
 800ccce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	2200      	movs	r2, #0
 800ccd6:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	2200      	movs	r2, #0
 800ccdc:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ccde:	687b      	ldr	r3, [r7, #4]
 800cce0:	681b      	ldr	r3, [r3, #0]
 800cce2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cce4:	693b      	ldr	r3, [r7, #16]
 800cce6:	e853 3f00 	ldrex	r3, [r3]
 800ccea:	60fb      	str	r3, [r7, #12]
   return(result);
 800ccec:	68fb      	ldr	r3, [r7, #12]
 800ccee:	f023 0310 	bic.w	r3, r3, #16
 800ccf2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	681b      	ldr	r3, [r3, #0]
 800ccfa:	461a      	mov	r2, r3
 800ccfc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800cd00:	61fb      	str	r3, [r7, #28]
 800cd02:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd04:	69b9      	ldr	r1, [r7, #24]
 800cd06:	69fa      	ldr	r2, [r7, #28]
 800cd08:	e841 2300 	strex	r3, r2, [r1]
 800cd0c:	617b      	str	r3, [r7, #20]
   return(result);
 800cd0e:	697b      	ldr	r3, [r7, #20]
 800cd10:	2b00      	cmp	r3, #0
 800cd12:	d1e4      	bne.n	800ccde <HAL_UART_IRQHandler+0x652>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	2202      	movs	r2, #2
 800cd18:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800cd1a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800cd1e:	4619      	mov	r1, r3
 800cd20:	6878      	ldr	r0, [r7, #4]
 800cd22:	f000 f881 	bl	800ce28 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800cd26:	e063      	b.n	800cdf0 <HAL_UART_IRQHandler+0x764>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800cd28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cd2c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800cd30:	2b00      	cmp	r3, #0
 800cd32:	d00e      	beq.n	800cd52 <HAL_UART_IRQHandler+0x6c6>
 800cd34:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cd38:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800cd3c:	2b00      	cmp	r3, #0
 800cd3e:	d008      	beq.n	800cd52 <HAL_UART_IRQHandler+0x6c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	681b      	ldr	r3, [r3, #0]
 800cd44:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800cd48:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800cd4a:	6878      	ldr	r0, [r7, #4]
 800cd4c:	f001 fa1e 	bl	800e18c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800cd50:	e051      	b.n	800cdf6 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800cd52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cd56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cd5a:	2b00      	cmp	r3, #0
 800cd5c:	d014      	beq.n	800cd88 <HAL_UART_IRQHandler+0x6fc>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800cd5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cd62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cd66:	2b00      	cmp	r3, #0
 800cd68:	d105      	bne.n	800cd76 <HAL_UART_IRQHandler+0x6ea>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800cd6a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cd6e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cd72:	2b00      	cmp	r3, #0
 800cd74:	d008      	beq.n	800cd88 <HAL_UART_IRQHandler+0x6fc>
  {
    if (huart->TxISR != NULL)
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800cd7a:	2b00      	cmp	r3, #0
 800cd7c:	d03a      	beq.n	800cdf4 <HAL_UART_IRQHandler+0x768>
    {
      huart->TxISR(huart);
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800cd82:	6878      	ldr	r0, [r7, #4]
 800cd84:	4798      	blx	r3
    }
    return;
 800cd86:	e035      	b.n	800cdf4 <HAL_UART_IRQHandler+0x768>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800cd88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cd8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cd90:	2b00      	cmp	r3, #0
 800cd92:	d009      	beq.n	800cda8 <HAL_UART_IRQHandler+0x71c>
 800cd94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cd98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cd9c:	2b00      	cmp	r3, #0
 800cd9e:	d003      	beq.n	800cda8 <HAL_UART_IRQHandler+0x71c>
  {
    UART_EndTransmit_IT(huart);
 800cda0:	6878      	ldr	r0, [r7, #4]
 800cda2:	f001 f9c8 	bl	800e136 <UART_EndTransmit_IT>
    return;
 800cda6:	e026      	b.n	800cdf6 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800cda8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cdac:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cdb0:	2b00      	cmp	r3, #0
 800cdb2:	d009      	beq.n	800cdc8 <HAL_UART_IRQHandler+0x73c>
 800cdb4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cdb8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800cdbc:	2b00      	cmp	r3, #0
 800cdbe:	d003      	beq.n	800cdc8 <HAL_UART_IRQHandler+0x73c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800cdc0:	6878      	ldr	r0, [r7, #4]
 800cdc2:	f001 f9f7 	bl	800e1b4 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800cdc6:	e016      	b.n	800cdf6 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800cdc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cdcc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800cdd0:	2b00      	cmp	r3, #0
 800cdd2:	d010      	beq.n	800cdf6 <HAL_UART_IRQHandler+0x76a>
 800cdd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cdd8:	2b00      	cmp	r3, #0
 800cdda:	da0c      	bge.n	800cdf6 <HAL_UART_IRQHandler+0x76a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800cddc:	6878      	ldr	r0, [r7, #4]
 800cdde:	f001 f9df 	bl	800e1a0 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800cde2:	e008      	b.n	800cdf6 <HAL_UART_IRQHandler+0x76a>
      return;
 800cde4:	bf00      	nop
 800cde6:	e006      	b.n	800cdf6 <HAL_UART_IRQHandler+0x76a>
    return;
 800cde8:	bf00      	nop
 800cdea:	e004      	b.n	800cdf6 <HAL_UART_IRQHandler+0x76a>
      return;
 800cdec:	bf00      	nop
 800cdee:	e002      	b.n	800cdf6 <HAL_UART_IRQHandler+0x76a>
      return;
 800cdf0:	bf00      	nop
 800cdf2:	e000      	b.n	800cdf6 <HAL_UART_IRQHandler+0x76a>
    return;
 800cdf4:	bf00      	nop
  }
}
 800cdf6:	37e8      	adds	r7, #232	@ 0xe8
 800cdf8:	46bd      	mov	sp, r7
 800cdfa:	bd80      	pop	{r7, pc}
 800cdfc:	effffffe 	.word	0xeffffffe

0800ce00 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800ce00:	b480      	push	{r7}
 800ce02:	b083      	sub	sp, #12
 800ce04:	af00      	add	r7, sp, #0
 800ce06:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800ce08:	bf00      	nop
 800ce0a:	370c      	adds	r7, #12
 800ce0c:	46bd      	mov	sp, r7
 800ce0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce12:	4770      	bx	lr

0800ce14 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800ce14:	b480      	push	{r7}
 800ce16:	b083      	sub	sp, #12
 800ce18:	af00      	add	r7, sp, #0
 800ce1a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800ce1c:	bf00      	nop
 800ce1e:	370c      	adds	r7, #12
 800ce20:	46bd      	mov	sp, r7
 800ce22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce26:	4770      	bx	lr

0800ce28 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800ce28:	b480      	push	{r7}
 800ce2a:	b083      	sub	sp, #12
 800ce2c:	af00      	add	r7, sp, #0
 800ce2e:	6078      	str	r0, [r7, #4]
 800ce30:	460b      	mov	r3, r1
 800ce32:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800ce34:	bf00      	nop
 800ce36:	370c      	adds	r7, #12
 800ce38:	46bd      	mov	sp, r7
 800ce3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce3e:	4770      	bx	lr

0800ce40 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ce40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ce44:	b092      	sub	sp, #72	@ 0x48
 800ce46:	af00      	add	r7, sp, #0
 800ce48:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ce4a:	2300      	movs	r3, #0
 800ce4c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ce50:	697b      	ldr	r3, [r7, #20]
 800ce52:	689a      	ldr	r2, [r3, #8]
 800ce54:	697b      	ldr	r3, [r7, #20]
 800ce56:	691b      	ldr	r3, [r3, #16]
 800ce58:	431a      	orrs	r2, r3
 800ce5a:	697b      	ldr	r3, [r7, #20]
 800ce5c:	695b      	ldr	r3, [r3, #20]
 800ce5e:	431a      	orrs	r2, r3
 800ce60:	697b      	ldr	r3, [r7, #20]
 800ce62:	69db      	ldr	r3, [r3, #28]
 800ce64:	4313      	orrs	r3, r2
 800ce66:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ce68:	697b      	ldr	r3, [r7, #20]
 800ce6a:	681b      	ldr	r3, [r3, #0]
 800ce6c:	681a      	ldr	r2, [r3, #0]
 800ce6e:	4bbe      	ldr	r3, [pc, #760]	@ (800d168 <UART_SetConfig+0x328>)
 800ce70:	4013      	ands	r3, r2
 800ce72:	697a      	ldr	r2, [r7, #20]
 800ce74:	6812      	ldr	r2, [r2, #0]
 800ce76:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800ce78:	430b      	orrs	r3, r1
 800ce7a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ce7c:	697b      	ldr	r3, [r7, #20]
 800ce7e:	681b      	ldr	r3, [r3, #0]
 800ce80:	685b      	ldr	r3, [r3, #4]
 800ce82:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800ce86:	697b      	ldr	r3, [r7, #20]
 800ce88:	68da      	ldr	r2, [r3, #12]
 800ce8a:	697b      	ldr	r3, [r7, #20]
 800ce8c:	681b      	ldr	r3, [r3, #0]
 800ce8e:	430a      	orrs	r2, r1
 800ce90:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ce92:	697b      	ldr	r3, [r7, #20]
 800ce94:	699b      	ldr	r3, [r3, #24]
 800ce96:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800ce98:	697b      	ldr	r3, [r7, #20]
 800ce9a:	681b      	ldr	r3, [r3, #0]
 800ce9c:	4ab3      	ldr	r2, [pc, #716]	@ (800d16c <UART_SetConfig+0x32c>)
 800ce9e:	4293      	cmp	r3, r2
 800cea0:	d004      	beq.n	800ceac <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800cea2:	697b      	ldr	r3, [r7, #20]
 800cea4:	6a1b      	ldr	r3, [r3, #32]
 800cea6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800cea8:	4313      	orrs	r3, r2
 800ceaa:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ceac:	697b      	ldr	r3, [r7, #20]
 800ceae:	681b      	ldr	r3, [r3, #0]
 800ceb0:	689a      	ldr	r2, [r3, #8]
 800ceb2:	4baf      	ldr	r3, [pc, #700]	@ (800d170 <UART_SetConfig+0x330>)
 800ceb4:	4013      	ands	r3, r2
 800ceb6:	697a      	ldr	r2, [r7, #20]
 800ceb8:	6812      	ldr	r2, [r2, #0]
 800ceba:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800cebc:	430b      	orrs	r3, r1
 800cebe:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800cec0:	697b      	ldr	r3, [r7, #20]
 800cec2:	681b      	ldr	r3, [r3, #0]
 800cec4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cec6:	f023 010f 	bic.w	r1, r3, #15
 800ceca:	697b      	ldr	r3, [r7, #20]
 800cecc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800cece:	697b      	ldr	r3, [r7, #20]
 800ced0:	681b      	ldr	r3, [r3, #0]
 800ced2:	430a      	orrs	r2, r1
 800ced4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ced6:	697b      	ldr	r3, [r7, #20]
 800ced8:	681b      	ldr	r3, [r3, #0]
 800ceda:	4aa6      	ldr	r2, [pc, #664]	@ (800d174 <UART_SetConfig+0x334>)
 800cedc:	4293      	cmp	r3, r2
 800cede:	d177      	bne.n	800cfd0 <UART_SetConfig+0x190>
 800cee0:	4ba5      	ldr	r3, [pc, #660]	@ (800d178 <UART_SetConfig+0x338>)
 800cee2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cee4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800cee8:	2b28      	cmp	r3, #40	@ 0x28
 800ceea:	d86d      	bhi.n	800cfc8 <UART_SetConfig+0x188>
 800ceec:	a201      	add	r2, pc, #4	@ (adr r2, 800cef4 <UART_SetConfig+0xb4>)
 800ceee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cef2:	bf00      	nop
 800cef4:	0800cf99 	.word	0x0800cf99
 800cef8:	0800cfc9 	.word	0x0800cfc9
 800cefc:	0800cfc9 	.word	0x0800cfc9
 800cf00:	0800cfc9 	.word	0x0800cfc9
 800cf04:	0800cfc9 	.word	0x0800cfc9
 800cf08:	0800cfc9 	.word	0x0800cfc9
 800cf0c:	0800cfc9 	.word	0x0800cfc9
 800cf10:	0800cfc9 	.word	0x0800cfc9
 800cf14:	0800cfa1 	.word	0x0800cfa1
 800cf18:	0800cfc9 	.word	0x0800cfc9
 800cf1c:	0800cfc9 	.word	0x0800cfc9
 800cf20:	0800cfc9 	.word	0x0800cfc9
 800cf24:	0800cfc9 	.word	0x0800cfc9
 800cf28:	0800cfc9 	.word	0x0800cfc9
 800cf2c:	0800cfc9 	.word	0x0800cfc9
 800cf30:	0800cfc9 	.word	0x0800cfc9
 800cf34:	0800cfa9 	.word	0x0800cfa9
 800cf38:	0800cfc9 	.word	0x0800cfc9
 800cf3c:	0800cfc9 	.word	0x0800cfc9
 800cf40:	0800cfc9 	.word	0x0800cfc9
 800cf44:	0800cfc9 	.word	0x0800cfc9
 800cf48:	0800cfc9 	.word	0x0800cfc9
 800cf4c:	0800cfc9 	.word	0x0800cfc9
 800cf50:	0800cfc9 	.word	0x0800cfc9
 800cf54:	0800cfb1 	.word	0x0800cfb1
 800cf58:	0800cfc9 	.word	0x0800cfc9
 800cf5c:	0800cfc9 	.word	0x0800cfc9
 800cf60:	0800cfc9 	.word	0x0800cfc9
 800cf64:	0800cfc9 	.word	0x0800cfc9
 800cf68:	0800cfc9 	.word	0x0800cfc9
 800cf6c:	0800cfc9 	.word	0x0800cfc9
 800cf70:	0800cfc9 	.word	0x0800cfc9
 800cf74:	0800cfb9 	.word	0x0800cfb9
 800cf78:	0800cfc9 	.word	0x0800cfc9
 800cf7c:	0800cfc9 	.word	0x0800cfc9
 800cf80:	0800cfc9 	.word	0x0800cfc9
 800cf84:	0800cfc9 	.word	0x0800cfc9
 800cf88:	0800cfc9 	.word	0x0800cfc9
 800cf8c:	0800cfc9 	.word	0x0800cfc9
 800cf90:	0800cfc9 	.word	0x0800cfc9
 800cf94:	0800cfc1 	.word	0x0800cfc1
 800cf98:	2301      	movs	r3, #1
 800cf9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cf9e:	e326      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800cfa0:	2304      	movs	r3, #4
 800cfa2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cfa6:	e322      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800cfa8:	2308      	movs	r3, #8
 800cfaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cfae:	e31e      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800cfb0:	2310      	movs	r3, #16
 800cfb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cfb6:	e31a      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800cfb8:	2320      	movs	r3, #32
 800cfba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cfbe:	e316      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800cfc0:	2340      	movs	r3, #64	@ 0x40
 800cfc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cfc6:	e312      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800cfc8:	2380      	movs	r3, #128	@ 0x80
 800cfca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cfce:	e30e      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800cfd0:	697b      	ldr	r3, [r7, #20]
 800cfd2:	681b      	ldr	r3, [r3, #0]
 800cfd4:	4a69      	ldr	r2, [pc, #420]	@ (800d17c <UART_SetConfig+0x33c>)
 800cfd6:	4293      	cmp	r3, r2
 800cfd8:	d130      	bne.n	800d03c <UART_SetConfig+0x1fc>
 800cfda:	4b67      	ldr	r3, [pc, #412]	@ (800d178 <UART_SetConfig+0x338>)
 800cfdc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cfde:	f003 0307 	and.w	r3, r3, #7
 800cfe2:	2b05      	cmp	r3, #5
 800cfe4:	d826      	bhi.n	800d034 <UART_SetConfig+0x1f4>
 800cfe6:	a201      	add	r2, pc, #4	@ (adr r2, 800cfec <UART_SetConfig+0x1ac>)
 800cfe8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cfec:	0800d005 	.word	0x0800d005
 800cff0:	0800d00d 	.word	0x0800d00d
 800cff4:	0800d015 	.word	0x0800d015
 800cff8:	0800d01d 	.word	0x0800d01d
 800cffc:	0800d025 	.word	0x0800d025
 800d000:	0800d02d 	.word	0x0800d02d
 800d004:	2300      	movs	r3, #0
 800d006:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d00a:	e2f0      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d00c:	2304      	movs	r3, #4
 800d00e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d012:	e2ec      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d014:	2308      	movs	r3, #8
 800d016:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d01a:	e2e8      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d01c:	2310      	movs	r3, #16
 800d01e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d022:	e2e4      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d024:	2320      	movs	r3, #32
 800d026:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d02a:	e2e0      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d02c:	2340      	movs	r3, #64	@ 0x40
 800d02e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d032:	e2dc      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d034:	2380      	movs	r3, #128	@ 0x80
 800d036:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d03a:	e2d8      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d03c:	697b      	ldr	r3, [r7, #20]
 800d03e:	681b      	ldr	r3, [r3, #0]
 800d040:	4a4f      	ldr	r2, [pc, #316]	@ (800d180 <UART_SetConfig+0x340>)
 800d042:	4293      	cmp	r3, r2
 800d044:	d130      	bne.n	800d0a8 <UART_SetConfig+0x268>
 800d046:	4b4c      	ldr	r3, [pc, #304]	@ (800d178 <UART_SetConfig+0x338>)
 800d048:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d04a:	f003 0307 	and.w	r3, r3, #7
 800d04e:	2b05      	cmp	r3, #5
 800d050:	d826      	bhi.n	800d0a0 <UART_SetConfig+0x260>
 800d052:	a201      	add	r2, pc, #4	@ (adr r2, 800d058 <UART_SetConfig+0x218>)
 800d054:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d058:	0800d071 	.word	0x0800d071
 800d05c:	0800d079 	.word	0x0800d079
 800d060:	0800d081 	.word	0x0800d081
 800d064:	0800d089 	.word	0x0800d089
 800d068:	0800d091 	.word	0x0800d091
 800d06c:	0800d099 	.word	0x0800d099
 800d070:	2300      	movs	r3, #0
 800d072:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d076:	e2ba      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d078:	2304      	movs	r3, #4
 800d07a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d07e:	e2b6      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d080:	2308      	movs	r3, #8
 800d082:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d086:	e2b2      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d088:	2310      	movs	r3, #16
 800d08a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d08e:	e2ae      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d090:	2320      	movs	r3, #32
 800d092:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d096:	e2aa      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d098:	2340      	movs	r3, #64	@ 0x40
 800d09a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d09e:	e2a6      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d0a0:	2380      	movs	r3, #128	@ 0x80
 800d0a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d0a6:	e2a2      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d0a8:	697b      	ldr	r3, [r7, #20]
 800d0aa:	681b      	ldr	r3, [r3, #0]
 800d0ac:	4a35      	ldr	r2, [pc, #212]	@ (800d184 <UART_SetConfig+0x344>)
 800d0ae:	4293      	cmp	r3, r2
 800d0b0:	d130      	bne.n	800d114 <UART_SetConfig+0x2d4>
 800d0b2:	4b31      	ldr	r3, [pc, #196]	@ (800d178 <UART_SetConfig+0x338>)
 800d0b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d0b6:	f003 0307 	and.w	r3, r3, #7
 800d0ba:	2b05      	cmp	r3, #5
 800d0bc:	d826      	bhi.n	800d10c <UART_SetConfig+0x2cc>
 800d0be:	a201      	add	r2, pc, #4	@ (adr r2, 800d0c4 <UART_SetConfig+0x284>)
 800d0c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d0c4:	0800d0dd 	.word	0x0800d0dd
 800d0c8:	0800d0e5 	.word	0x0800d0e5
 800d0cc:	0800d0ed 	.word	0x0800d0ed
 800d0d0:	0800d0f5 	.word	0x0800d0f5
 800d0d4:	0800d0fd 	.word	0x0800d0fd
 800d0d8:	0800d105 	.word	0x0800d105
 800d0dc:	2300      	movs	r3, #0
 800d0de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d0e2:	e284      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d0e4:	2304      	movs	r3, #4
 800d0e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d0ea:	e280      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d0ec:	2308      	movs	r3, #8
 800d0ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d0f2:	e27c      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d0f4:	2310      	movs	r3, #16
 800d0f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d0fa:	e278      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d0fc:	2320      	movs	r3, #32
 800d0fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d102:	e274      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d104:	2340      	movs	r3, #64	@ 0x40
 800d106:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d10a:	e270      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d10c:	2380      	movs	r3, #128	@ 0x80
 800d10e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d112:	e26c      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d114:	697b      	ldr	r3, [r7, #20]
 800d116:	681b      	ldr	r3, [r3, #0]
 800d118:	4a1b      	ldr	r2, [pc, #108]	@ (800d188 <UART_SetConfig+0x348>)
 800d11a:	4293      	cmp	r3, r2
 800d11c:	d142      	bne.n	800d1a4 <UART_SetConfig+0x364>
 800d11e:	4b16      	ldr	r3, [pc, #88]	@ (800d178 <UART_SetConfig+0x338>)
 800d120:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d122:	f003 0307 	and.w	r3, r3, #7
 800d126:	2b05      	cmp	r3, #5
 800d128:	d838      	bhi.n	800d19c <UART_SetConfig+0x35c>
 800d12a:	a201      	add	r2, pc, #4	@ (adr r2, 800d130 <UART_SetConfig+0x2f0>)
 800d12c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d130:	0800d149 	.word	0x0800d149
 800d134:	0800d151 	.word	0x0800d151
 800d138:	0800d159 	.word	0x0800d159
 800d13c:	0800d161 	.word	0x0800d161
 800d140:	0800d18d 	.word	0x0800d18d
 800d144:	0800d195 	.word	0x0800d195
 800d148:	2300      	movs	r3, #0
 800d14a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d14e:	e24e      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d150:	2304      	movs	r3, #4
 800d152:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d156:	e24a      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d158:	2308      	movs	r3, #8
 800d15a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d15e:	e246      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d160:	2310      	movs	r3, #16
 800d162:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d166:	e242      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d168:	cfff69f3 	.word	0xcfff69f3
 800d16c:	58000c00 	.word	0x58000c00
 800d170:	11fff4ff 	.word	0x11fff4ff
 800d174:	40011000 	.word	0x40011000
 800d178:	58024400 	.word	0x58024400
 800d17c:	40004400 	.word	0x40004400
 800d180:	40004800 	.word	0x40004800
 800d184:	40004c00 	.word	0x40004c00
 800d188:	40005000 	.word	0x40005000
 800d18c:	2320      	movs	r3, #32
 800d18e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d192:	e22c      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d194:	2340      	movs	r3, #64	@ 0x40
 800d196:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d19a:	e228      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d19c:	2380      	movs	r3, #128	@ 0x80
 800d19e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d1a2:	e224      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d1a4:	697b      	ldr	r3, [r7, #20]
 800d1a6:	681b      	ldr	r3, [r3, #0]
 800d1a8:	4ab1      	ldr	r2, [pc, #708]	@ (800d470 <UART_SetConfig+0x630>)
 800d1aa:	4293      	cmp	r3, r2
 800d1ac:	d176      	bne.n	800d29c <UART_SetConfig+0x45c>
 800d1ae:	4bb1      	ldr	r3, [pc, #708]	@ (800d474 <UART_SetConfig+0x634>)
 800d1b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d1b2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d1b6:	2b28      	cmp	r3, #40	@ 0x28
 800d1b8:	d86c      	bhi.n	800d294 <UART_SetConfig+0x454>
 800d1ba:	a201      	add	r2, pc, #4	@ (adr r2, 800d1c0 <UART_SetConfig+0x380>)
 800d1bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d1c0:	0800d265 	.word	0x0800d265
 800d1c4:	0800d295 	.word	0x0800d295
 800d1c8:	0800d295 	.word	0x0800d295
 800d1cc:	0800d295 	.word	0x0800d295
 800d1d0:	0800d295 	.word	0x0800d295
 800d1d4:	0800d295 	.word	0x0800d295
 800d1d8:	0800d295 	.word	0x0800d295
 800d1dc:	0800d295 	.word	0x0800d295
 800d1e0:	0800d26d 	.word	0x0800d26d
 800d1e4:	0800d295 	.word	0x0800d295
 800d1e8:	0800d295 	.word	0x0800d295
 800d1ec:	0800d295 	.word	0x0800d295
 800d1f0:	0800d295 	.word	0x0800d295
 800d1f4:	0800d295 	.word	0x0800d295
 800d1f8:	0800d295 	.word	0x0800d295
 800d1fc:	0800d295 	.word	0x0800d295
 800d200:	0800d275 	.word	0x0800d275
 800d204:	0800d295 	.word	0x0800d295
 800d208:	0800d295 	.word	0x0800d295
 800d20c:	0800d295 	.word	0x0800d295
 800d210:	0800d295 	.word	0x0800d295
 800d214:	0800d295 	.word	0x0800d295
 800d218:	0800d295 	.word	0x0800d295
 800d21c:	0800d295 	.word	0x0800d295
 800d220:	0800d27d 	.word	0x0800d27d
 800d224:	0800d295 	.word	0x0800d295
 800d228:	0800d295 	.word	0x0800d295
 800d22c:	0800d295 	.word	0x0800d295
 800d230:	0800d295 	.word	0x0800d295
 800d234:	0800d295 	.word	0x0800d295
 800d238:	0800d295 	.word	0x0800d295
 800d23c:	0800d295 	.word	0x0800d295
 800d240:	0800d285 	.word	0x0800d285
 800d244:	0800d295 	.word	0x0800d295
 800d248:	0800d295 	.word	0x0800d295
 800d24c:	0800d295 	.word	0x0800d295
 800d250:	0800d295 	.word	0x0800d295
 800d254:	0800d295 	.word	0x0800d295
 800d258:	0800d295 	.word	0x0800d295
 800d25c:	0800d295 	.word	0x0800d295
 800d260:	0800d28d 	.word	0x0800d28d
 800d264:	2301      	movs	r3, #1
 800d266:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d26a:	e1c0      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d26c:	2304      	movs	r3, #4
 800d26e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d272:	e1bc      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d274:	2308      	movs	r3, #8
 800d276:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d27a:	e1b8      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d27c:	2310      	movs	r3, #16
 800d27e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d282:	e1b4      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d284:	2320      	movs	r3, #32
 800d286:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d28a:	e1b0      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d28c:	2340      	movs	r3, #64	@ 0x40
 800d28e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d292:	e1ac      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d294:	2380      	movs	r3, #128	@ 0x80
 800d296:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d29a:	e1a8      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d29c:	697b      	ldr	r3, [r7, #20]
 800d29e:	681b      	ldr	r3, [r3, #0]
 800d2a0:	4a75      	ldr	r2, [pc, #468]	@ (800d478 <UART_SetConfig+0x638>)
 800d2a2:	4293      	cmp	r3, r2
 800d2a4:	d130      	bne.n	800d308 <UART_SetConfig+0x4c8>
 800d2a6:	4b73      	ldr	r3, [pc, #460]	@ (800d474 <UART_SetConfig+0x634>)
 800d2a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d2aa:	f003 0307 	and.w	r3, r3, #7
 800d2ae:	2b05      	cmp	r3, #5
 800d2b0:	d826      	bhi.n	800d300 <UART_SetConfig+0x4c0>
 800d2b2:	a201      	add	r2, pc, #4	@ (adr r2, 800d2b8 <UART_SetConfig+0x478>)
 800d2b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d2b8:	0800d2d1 	.word	0x0800d2d1
 800d2bc:	0800d2d9 	.word	0x0800d2d9
 800d2c0:	0800d2e1 	.word	0x0800d2e1
 800d2c4:	0800d2e9 	.word	0x0800d2e9
 800d2c8:	0800d2f1 	.word	0x0800d2f1
 800d2cc:	0800d2f9 	.word	0x0800d2f9
 800d2d0:	2300      	movs	r3, #0
 800d2d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d2d6:	e18a      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d2d8:	2304      	movs	r3, #4
 800d2da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d2de:	e186      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d2e0:	2308      	movs	r3, #8
 800d2e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d2e6:	e182      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d2e8:	2310      	movs	r3, #16
 800d2ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d2ee:	e17e      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d2f0:	2320      	movs	r3, #32
 800d2f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d2f6:	e17a      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d2f8:	2340      	movs	r3, #64	@ 0x40
 800d2fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d2fe:	e176      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d300:	2380      	movs	r3, #128	@ 0x80
 800d302:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d306:	e172      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d308:	697b      	ldr	r3, [r7, #20]
 800d30a:	681b      	ldr	r3, [r3, #0]
 800d30c:	4a5b      	ldr	r2, [pc, #364]	@ (800d47c <UART_SetConfig+0x63c>)
 800d30e:	4293      	cmp	r3, r2
 800d310:	d130      	bne.n	800d374 <UART_SetConfig+0x534>
 800d312:	4b58      	ldr	r3, [pc, #352]	@ (800d474 <UART_SetConfig+0x634>)
 800d314:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d316:	f003 0307 	and.w	r3, r3, #7
 800d31a:	2b05      	cmp	r3, #5
 800d31c:	d826      	bhi.n	800d36c <UART_SetConfig+0x52c>
 800d31e:	a201      	add	r2, pc, #4	@ (adr r2, 800d324 <UART_SetConfig+0x4e4>)
 800d320:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d324:	0800d33d 	.word	0x0800d33d
 800d328:	0800d345 	.word	0x0800d345
 800d32c:	0800d34d 	.word	0x0800d34d
 800d330:	0800d355 	.word	0x0800d355
 800d334:	0800d35d 	.word	0x0800d35d
 800d338:	0800d365 	.word	0x0800d365
 800d33c:	2300      	movs	r3, #0
 800d33e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d342:	e154      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d344:	2304      	movs	r3, #4
 800d346:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d34a:	e150      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d34c:	2308      	movs	r3, #8
 800d34e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d352:	e14c      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d354:	2310      	movs	r3, #16
 800d356:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d35a:	e148      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d35c:	2320      	movs	r3, #32
 800d35e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d362:	e144      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d364:	2340      	movs	r3, #64	@ 0x40
 800d366:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d36a:	e140      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d36c:	2380      	movs	r3, #128	@ 0x80
 800d36e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d372:	e13c      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d374:	697b      	ldr	r3, [r7, #20]
 800d376:	681b      	ldr	r3, [r3, #0]
 800d378:	4a41      	ldr	r2, [pc, #260]	@ (800d480 <UART_SetConfig+0x640>)
 800d37a:	4293      	cmp	r3, r2
 800d37c:	f040 8082 	bne.w	800d484 <UART_SetConfig+0x644>
 800d380:	4b3c      	ldr	r3, [pc, #240]	@ (800d474 <UART_SetConfig+0x634>)
 800d382:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d384:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d388:	2b28      	cmp	r3, #40	@ 0x28
 800d38a:	d86d      	bhi.n	800d468 <UART_SetConfig+0x628>
 800d38c:	a201      	add	r2, pc, #4	@ (adr r2, 800d394 <UART_SetConfig+0x554>)
 800d38e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d392:	bf00      	nop
 800d394:	0800d439 	.word	0x0800d439
 800d398:	0800d469 	.word	0x0800d469
 800d39c:	0800d469 	.word	0x0800d469
 800d3a0:	0800d469 	.word	0x0800d469
 800d3a4:	0800d469 	.word	0x0800d469
 800d3a8:	0800d469 	.word	0x0800d469
 800d3ac:	0800d469 	.word	0x0800d469
 800d3b0:	0800d469 	.word	0x0800d469
 800d3b4:	0800d441 	.word	0x0800d441
 800d3b8:	0800d469 	.word	0x0800d469
 800d3bc:	0800d469 	.word	0x0800d469
 800d3c0:	0800d469 	.word	0x0800d469
 800d3c4:	0800d469 	.word	0x0800d469
 800d3c8:	0800d469 	.word	0x0800d469
 800d3cc:	0800d469 	.word	0x0800d469
 800d3d0:	0800d469 	.word	0x0800d469
 800d3d4:	0800d449 	.word	0x0800d449
 800d3d8:	0800d469 	.word	0x0800d469
 800d3dc:	0800d469 	.word	0x0800d469
 800d3e0:	0800d469 	.word	0x0800d469
 800d3e4:	0800d469 	.word	0x0800d469
 800d3e8:	0800d469 	.word	0x0800d469
 800d3ec:	0800d469 	.word	0x0800d469
 800d3f0:	0800d469 	.word	0x0800d469
 800d3f4:	0800d451 	.word	0x0800d451
 800d3f8:	0800d469 	.word	0x0800d469
 800d3fc:	0800d469 	.word	0x0800d469
 800d400:	0800d469 	.word	0x0800d469
 800d404:	0800d469 	.word	0x0800d469
 800d408:	0800d469 	.word	0x0800d469
 800d40c:	0800d469 	.word	0x0800d469
 800d410:	0800d469 	.word	0x0800d469
 800d414:	0800d459 	.word	0x0800d459
 800d418:	0800d469 	.word	0x0800d469
 800d41c:	0800d469 	.word	0x0800d469
 800d420:	0800d469 	.word	0x0800d469
 800d424:	0800d469 	.word	0x0800d469
 800d428:	0800d469 	.word	0x0800d469
 800d42c:	0800d469 	.word	0x0800d469
 800d430:	0800d469 	.word	0x0800d469
 800d434:	0800d461 	.word	0x0800d461
 800d438:	2301      	movs	r3, #1
 800d43a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d43e:	e0d6      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d440:	2304      	movs	r3, #4
 800d442:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d446:	e0d2      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d448:	2308      	movs	r3, #8
 800d44a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d44e:	e0ce      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d450:	2310      	movs	r3, #16
 800d452:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d456:	e0ca      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d458:	2320      	movs	r3, #32
 800d45a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d45e:	e0c6      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d460:	2340      	movs	r3, #64	@ 0x40
 800d462:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d466:	e0c2      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d468:	2380      	movs	r3, #128	@ 0x80
 800d46a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d46e:	e0be      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d470:	40011400 	.word	0x40011400
 800d474:	58024400 	.word	0x58024400
 800d478:	40007800 	.word	0x40007800
 800d47c:	40007c00 	.word	0x40007c00
 800d480:	40011800 	.word	0x40011800
 800d484:	697b      	ldr	r3, [r7, #20]
 800d486:	681b      	ldr	r3, [r3, #0]
 800d488:	4aad      	ldr	r2, [pc, #692]	@ (800d740 <UART_SetConfig+0x900>)
 800d48a:	4293      	cmp	r3, r2
 800d48c:	d176      	bne.n	800d57c <UART_SetConfig+0x73c>
 800d48e:	4bad      	ldr	r3, [pc, #692]	@ (800d744 <UART_SetConfig+0x904>)
 800d490:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d492:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d496:	2b28      	cmp	r3, #40	@ 0x28
 800d498:	d86c      	bhi.n	800d574 <UART_SetConfig+0x734>
 800d49a:	a201      	add	r2, pc, #4	@ (adr r2, 800d4a0 <UART_SetConfig+0x660>)
 800d49c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d4a0:	0800d545 	.word	0x0800d545
 800d4a4:	0800d575 	.word	0x0800d575
 800d4a8:	0800d575 	.word	0x0800d575
 800d4ac:	0800d575 	.word	0x0800d575
 800d4b0:	0800d575 	.word	0x0800d575
 800d4b4:	0800d575 	.word	0x0800d575
 800d4b8:	0800d575 	.word	0x0800d575
 800d4bc:	0800d575 	.word	0x0800d575
 800d4c0:	0800d54d 	.word	0x0800d54d
 800d4c4:	0800d575 	.word	0x0800d575
 800d4c8:	0800d575 	.word	0x0800d575
 800d4cc:	0800d575 	.word	0x0800d575
 800d4d0:	0800d575 	.word	0x0800d575
 800d4d4:	0800d575 	.word	0x0800d575
 800d4d8:	0800d575 	.word	0x0800d575
 800d4dc:	0800d575 	.word	0x0800d575
 800d4e0:	0800d555 	.word	0x0800d555
 800d4e4:	0800d575 	.word	0x0800d575
 800d4e8:	0800d575 	.word	0x0800d575
 800d4ec:	0800d575 	.word	0x0800d575
 800d4f0:	0800d575 	.word	0x0800d575
 800d4f4:	0800d575 	.word	0x0800d575
 800d4f8:	0800d575 	.word	0x0800d575
 800d4fc:	0800d575 	.word	0x0800d575
 800d500:	0800d55d 	.word	0x0800d55d
 800d504:	0800d575 	.word	0x0800d575
 800d508:	0800d575 	.word	0x0800d575
 800d50c:	0800d575 	.word	0x0800d575
 800d510:	0800d575 	.word	0x0800d575
 800d514:	0800d575 	.word	0x0800d575
 800d518:	0800d575 	.word	0x0800d575
 800d51c:	0800d575 	.word	0x0800d575
 800d520:	0800d565 	.word	0x0800d565
 800d524:	0800d575 	.word	0x0800d575
 800d528:	0800d575 	.word	0x0800d575
 800d52c:	0800d575 	.word	0x0800d575
 800d530:	0800d575 	.word	0x0800d575
 800d534:	0800d575 	.word	0x0800d575
 800d538:	0800d575 	.word	0x0800d575
 800d53c:	0800d575 	.word	0x0800d575
 800d540:	0800d56d 	.word	0x0800d56d
 800d544:	2301      	movs	r3, #1
 800d546:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d54a:	e050      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d54c:	2304      	movs	r3, #4
 800d54e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d552:	e04c      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d554:	2308      	movs	r3, #8
 800d556:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d55a:	e048      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d55c:	2310      	movs	r3, #16
 800d55e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d562:	e044      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d564:	2320      	movs	r3, #32
 800d566:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d56a:	e040      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d56c:	2340      	movs	r3, #64	@ 0x40
 800d56e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d572:	e03c      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d574:	2380      	movs	r3, #128	@ 0x80
 800d576:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d57a:	e038      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d57c:	697b      	ldr	r3, [r7, #20]
 800d57e:	681b      	ldr	r3, [r3, #0]
 800d580:	4a71      	ldr	r2, [pc, #452]	@ (800d748 <UART_SetConfig+0x908>)
 800d582:	4293      	cmp	r3, r2
 800d584:	d130      	bne.n	800d5e8 <UART_SetConfig+0x7a8>
 800d586:	4b6f      	ldr	r3, [pc, #444]	@ (800d744 <UART_SetConfig+0x904>)
 800d588:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d58a:	f003 0307 	and.w	r3, r3, #7
 800d58e:	2b05      	cmp	r3, #5
 800d590:	d826      	bhi.n	800d5e0 <UART_SetConfig+0x7a0>
 800d592:	a201      	add	r2, pc, #4	@ (adr r2, 800d598 <UART_SetConfig+0x758>)
 800d594:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d598:	0800d5b1 	.word	0x0800d5b1
 800d59c:	0800d5b9 	.word	0x0800d5b9
 800d5a0:	0800d5c1 	.word	0x0800d5c1
 800d5a4:	0800d5c9 	.word	0x0800d5c9
 800d5a8:	0800d5d1 	.word	0x0800d5d1
 800d5ac:	0800d5d9 	.word	0x0800d5d9
 800d5b0:	2302      	movs	r3, #2
 800d5b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d5b6:	e01a      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d5b8:	2304      	movs	r3, #4
 800d5ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d5be:	e016      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d5c0:	2308      	movs	r3, #8
 800d5c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d5c6:	e012      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d5c8:	2310      	movs	r3, #16
 800d5ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d5ce:	e00e      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d5d0:	2320      	movs	r3, #32
 800d5d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d5d6:	e00a      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d5d8:	2340      	movs	r3, #64	@ 0x40
 800d5da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d5de:	e006      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d5e0:	2380      	movs	r3, #128	@ 0x80
 800d5e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d5e6:	e002      	b.n	800d5ee <UART_SetConfig+0x7ae>
 800d5e8:	2380      	movs	r3, #128	@ 0x80
 800d5ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800d5ee:	697b      	ldr	r3, [r7, #20]
 800d5f0:	681b      	ldr	r3, [r3, #0]
 800d5f2:	4a55      	ldr	r2, [pc, #340]	@ (800d748 <UART_SetConfig+0x908>)
 800d5f4:	4293      	cmp	r3, r2
 800d5f6:	f040 80f8 	bne.w	800d7ea <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800d5fa:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800d5fe:	2b20      	cmp	r3, #32
 800d600:	dc46      	bgt.n	800d690 <UART_SetConfig+0x850>
 800d602:	2b02      	cmp	r3, #2
 800d604:	db75      	blt.n	800d6f2 <UART_SetConfig+0x8b2>
 800d606:	3b02      	subs	r3, #2
 800d608:	2b1e      	cmp	r3, #30
 800d60a:	d872      	bhi.n	800d6f2 <UART_SetConfig+0x8b2>
 800d60c:	a201      	add	r2, pc, #4	@ (adr r2, 800d614 <UART_SetConfig+0x7d4>)
 800d60e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d612:	bf00      	nop
 800d614:	0800d697 	.word	0x0800d697
 800d618:	0800d6f3 	.word	0x0800d6f3
 800d61c:	0800d69f 	.word	0x0800d69f
 800d620:	0800d6f3 	.word	0x0800d6f3
 800d624:	0800d6f3 	.word	0x0800d6f3
 800d628:	0800d6f3 	.word	0x0800d6f3
 800d62c:	0800d6af 	.word	0x0800d6af
 800d630:	0800d6f3 	.word	0x0800d6f3
 800d634:	0800d6f3 	.word	0x0800d6f3
 800d638:	0800d6f3 	.word	0x0800d6f3
 800d63c:	0800d6f3 	.word	0x0800d6f3
 800d640:	0800d6f3 	.word	0x0800d6f3
 800d644:	0800d6f3 	.word	0x0800d6f3
 800d648:	0800d6f3 	.word	0x0800d6f3
 800d64c:	0800d6bf 	.word	0x0800d6bf
 800d650:	0800d6f3 	.word	0x0800d6f3
 800d654:	0800d6f3 	.word	0x0800d6f3
 800d658:	0800d6f3 	.word	0x0800d6f3
 800d65c:	0800d6f3 	.word	0x0800d6f3
 800d660:	0800d6f3 	.word	0x0800d6f3
 800d664:	0800d6f3 	.word	0x0800d6f3
 800d668:	0800d6f3 	.word	0x0800d6f3
 800d66c:	0800d6f3 	.word	0x0800d6f3
 800d670:	0800d6f3 	.word	0x0800d6f3
 800d674:	0800d6f3 	.word	0x0800d6f3
 800d678:	0800d6f3 	.word	0x0800d6f3
 800d67c:	0800d6f3 	.word	0x0800d6f3
 800d680:	0800d6f3 	.word	0x0800d6f3
 800d684:	0800d6f3 	.word	0x0800d6f3
 800d688:	0800d6f3 	.word	0x0800d6f3
 800d68c:	0800d6e5 	.word	0x0800d6e5
 800d690:	2b40      	cmp	r3, #64	@ 0x40
 800d692:	d02a      	beq.n	800d6ea <UART_SetConfig+0x8aa>
 800d694:	e02d      	b.n	800d6f2 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800d696:	f7fb fdbb 	bl	8009210 <HAL_RCCEx_GetD3PCLK1Freq>
 800d69a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d69c:	e02f      	b.n	800d6fe <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d69e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d6a2:	4618      	mov	r0, r3
 800d6a4:	f7fb fdca 	bl	800923c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800d6a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d6aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d6ac:	e027      	b.n	800d6fe <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d6ae:	f107 0318 	add.w	r3, r7, #24
 800d6b2:	4618      	mov	r0, r3
 800d6b4:	f7fb ff16 	bl	80094e4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800d6b8:	69fb      	ldr	r3, [r7, #28]
 800d6ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d6bc:	e01f      	b.n	800d6fe <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d6be:	4b21      	ldr	r3, [pc, #132]	@ (800d744 <UART_SetConfig+0x904>)
 800d6c0:	681b      	ldr	r3, [r3, #0]
 800d6c2:	f003 0320 	and.w	r3, r3, #32
 800d6c6:	2b00      	cmp	r3, #0
 800d6c8:	d009      	beq.n	800d6de <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800d6ca:	4b1e      	ldr	r3, [pc, #120]	@ (800d744 <UART_SetConfig+0x904>)
 800d6cc:	681b      	ldr	r3, [r3, #0]
 800d6ce:	08db      	lsrs	r3, r3, #3
 800d6d0:	f003 0303 	and.w	r3, r3, #3
 800d6d4:	4a1d      	ldr	r2, [pc, #116]	@ (800d74c <UART_SetConfig+0x90c>)
 800d6d6:	fa22 f303 	lsr.w	r3, r2, r3
 800d6da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800d6dc:	e00f      	b.n	800d6fe <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800d6de:	4b1b      	ldr	r3, [pc, #108]	@ (800d74c <UART_SetConfig+0x90c>)
 800d6e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d6e2:	e00c      	b.n	800d6fe <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800d6e4:	4b1a      	ldr	r3, [pc, #104]	@ (800d750 <UART_SetConfig+0x910>)
 800d6e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d6e8:	e009      	b.n	800d6fe <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d6ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d6ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d6f0:	e005      	b.n	800d6fe <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800d6f2:	2300      	movs	r3, #0
 800d6f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800d6f6:	2301      	movs	r3, #1
 800d6f8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800d6fc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800d6fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d700:	2b00      	cmp	r3, #0
 800d702:	f000 81ee 	beq.w	800dae2 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800d706:	697b      	ldr	r3, [r7, #20]
 800d708:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d70a:	4a12      	ldr	r2, [pc, #72]	@ (800d754 <UART_SetConfig+0x914>)
 800d70c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d710:	461a      	mov	r2, r3
 800d712:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d714:	fbb3 f3f2 	udiv	r3, r3, r2
 800d718:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d71a:	697b      	ldr	r3, [r7, #20]
 800d71c:	685a      	ldr	r2, [r3, #4]
 800d71e:	4613      	mov	r3, r2
 800d720:	005b      	lsls	r3, r3, #1
 800d722:	4413      	add	r3, r2
 800d724:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d726:	429a      	cmp	r2, r3
 800d728:	d305      	bcc.n	800d736 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800d72a:	697b      	ldr	r3, [r7, #20]
 800d72c:	685b      	ldr	r3, [r3, #4]
 800d72e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d730:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d732:	429a      	cmp	r2, r3
 800d734:	d910      	bls.n	800d758 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 800d736:	2301      	movs	r3, #1
 800d738:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800d73c:	e1d1      	b.n	800dae2 <UART_SetConfig+0xca2>
 800d73e:	bf00      	nop
 800d740:	40011c00 	.word	0x40011c00
 800d744:	58024400 	.word	0x58024400
 800d748:	58000c00 	.word	0x58000c00
 800d74c:	03d09000 	.word	0x03d09000
 800d750:	003d0900 	.word	0x003d0900
 800d754:	0800f010 	.word	0x0800f010
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d758:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d75a:	2200      	movs	r2, #0
 800d75c:	60bb      	str	r3, [r7, #8]
 800d75e:	60fa      	str	r2, [r7, #12]
 800d760:	697b      	ldr	r3, [r7, #20]
 800d762:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d764:	4ac0      	ldr	r2, [pc, #768]	@ (800da68 <UART_SetConfig+0xc28>)
 800d766:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d76a:	b29b      	uxth	r3, r3
 800d76c:	2200      	movs	r2, #0
 800d76e:	603b      	str	r3, [r7, #0]
 800d770:	607a      	str	r2, [r7, #4]
 800d772:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d776:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800d77a:	f7f2 fdc9 	bl	8000310 <__aeabi_uldivmod>
 800d77e:	4602      	mov	r2, r0
 800d780:	460b      	mov	r3, r1
 800d782:	4610      	mov	r0, r2
 800d784:	4619      	mov	r1, r3
 800d786:	f04f 0200 	mov.w	r2, #0
 800d78a:	f04f 0300 	mov.w	r3, #0
 800d78e:	020b      	lsls	r3, r1, #8
 800d790:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800d794:	0202      	lsls	r2, r0, #8
 800d796:	6979      	ldr	r1, [r7, #20]
 800d798:	6849      	ldr	r1, [r1, #4]
 800d79a:	0849      	lsrs	r1, r1, #1
 800d79c:	2000      	movs	r0, #0
 800d79e:	460c      	mov	r4, r1
 800d7a0:	4605      	mov	r5, r0
 800d7a2:	eb12 0804 	adds.w	r8, r2, r4
 800d7a6:	eb43 0905 	adc.w	r9, r3, r5
 800d7aa:	697b      	ldr	r3, [r7, #20]
 800d7ac:	685b      	ldr	r3, [r3, #4]
 800d7ae:	2200      	movs	r2, #0
 800d7b0:	469a      	mov	sl, r3
 800d7b2:	4693      	mov	fp, r2
 800d7b4:	4652      	mov	r2, sl
 800d7b6:	465b      	mov	r3, fp
 800d7b8:	4640      	mov	r0, r8
 800d7ba:	4649      	mov	r1, r9
 800d7bc:	f7f2 fda8 	bl	8000310 <__aeabi_uldivmod>
 800d7c0:	4602      	mov	r2, r0
 800d7c2:	460b      	mov	r3, r1
 800d7c4:	4613      	mov	r3, r2
 800d7c6:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800d7c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7ca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d7ce:	d308      	bcc.n	800d7e2 <UART_SetConfig+0x9a2>
 800d7d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7d2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d7d6:	d204      	bcs.n	800d7e2 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 800d7d8:	697b      	ldr	r3, [r7, #20]
 800d7da:	681b      	ldr	r3, [r3, #0]
 800d7dc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d7de:	60da      	str	r2, [r3, #12]
 800d7e0:	e17f      	b.n	800dae2 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 800d7e2:	2301      	movs	r3, #1
 800d7e4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800d7e8:	e17b      	b.n	800dae2 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d7ea:	697b      	ldr	r3, [r7, #20]
 800d7ec:	69db      	ldr	r3, [r3, #28]
 800d7ee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d7f2:	f040 80bd 	bne.w	800d970 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 800d7f6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800d7fa:	2b20      	cmp	r3, #32
 800d7fc:	dc48      	bgt.n	800d890 <UART_SetConfig+0xa50>
 800d7fe:	2b00      	cmp	r3, #0
 800d800:	db7b      	blt.n	800d8fa <UART_SetConfig+0xaba>
 800d802:	2b20      	cmp	r3, #32
 800d804:	d879      	bhi.n	800d8fa <UART_SetConfig+0xaba>
 800d806:	a201      	add	r2, pc, #4	@ (adr r2, 800d80c <UART_SetConfig+0x9cc>)
 800d808:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d80c:	0800d897 	.word	0x0800d897
 800d810:	0800d89f 	.word	0x0800d89f
 800d814:	0800d8fb 	.word	0x0800d8fb
 800d818:	0800d8fb 	.word	0x0800d8fb
 800d81c:	0800d8a7 	.word	0x0800d8a7
 800d820:	0800d8fb 	.word	0x0800d8fb
 800d824:	0800d8fb 	.word	0x0800d8fb
 800d828:	0800d8fb 	.word	0x0800d8fb
 800d82c:	0800d8b7 	.word	0x0800d8b7
 800d830:	0800d8fb 	.word	0x0800d8fb
 800d834:	0800d8fb 	.word	0x0800d8fb
 800d838:	0800d8fb 	.word	0x0800d8fb
 800d83c:	0800d8fb 	.word	0x0800d8fb
 800d840:	0800d8fb 	.word	0x0800d8fb
 800d844:	0800d8fb 	.word	0x0800d8fb
 800d848:	0800d8fb 	.word	0x0800d8fb
 800d84c:	0800d8c7 	.word	0x0800d8c7
 800d850:	0800d8fb 	.word	0x0800d8fb
 800d854:	0800d8fb 	.word	0x0800d8fb
 800d858:	0800d8fb 	.word	0x0800d8fb
 800d85c:	0800d8fb 	.word	0x0800d8fb
 800d860:	0800d8fb 	.word	0x0800d8fb
 800d864:	0800d8fb 	.word	0x0800d8fb
 800d868:	0800d8fb 	.word	0x0800d8fb
 800d86c:	0800d8fb 	.word	0x0800d8fb
 800d870:	0800d8fb 	.word	0x0800d8fb
 800d874:	0800d8fb 	.word	0x0800d8fb
 800d878:	0800d8fb 	.word	0x0800d8fb
 800d87c:	0800d8fb 	.word	0x0800d8fb
 800d880:	0800d8fb 	.word	0x0800d8fb
 800d884:	0800d8fb 	.word	0x0800d8fb
 800d888:	0800d8fb 	.word	0x0800d8fb
 800d88c:	0800d8ed 	.word	0x0800d8ed
 800d890:	2b40      	cmp	r3, #64	@ 0x40
 800d892:	d02e      	beq.n	800d8f2 <UART_SetConfig+0xab2>
 800d894:	e031      	b.n	800d8fa <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d896:	f7fa faef 	bl	8007e78 <HAL_RCC_GetPCLK1Freq>
 800d89a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d89c:	e033      	b.n	800d906 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d89e:	f7fa fb01 	bl	8007ea4 <HAL_RCC_GetPCLK2Freq>
 800d8a2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d8a4:	e02f      	b.n	800d906 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d8a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d8aa:	4618      	mov	r0, r3
 800d8ac:	f7fb fcc6 	bl	800923c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800d8b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d8b4:	e027      	b.n	800d906 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d8b6:	f107 0318 	add.w	r3, r7, #24
 800d8ba:	4618      	mov	r0, r3
 800d8bc:	f7fb fe12 	bl	80094e4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800d8c0:	69fb      	ldr	r3, [r7, #28]
 800d8c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d8c4:	e01f      	b.n	800d906 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d8c6:	4b69      	ldr	r3, [pc, #420]	@ (800da6c <UART_SetConfig+0xc2c>)
 800d8c8:	681b      	ldr	r3, [r3, #0]
 800d8ca:	f003 0320 	and.w	r3, r3, #32
 800d8ce:	2b00      	cmp	r3, #0
 800d8d0:	d009      	beq.n	800d8e6 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800d8d2:	4b66      	ldr	r3, [pc, #408]	@ (800da6c <UART_SetConfig+0xc2c>)
 800d8d4:	681b      	ldr	r3, [r3, #0]
 800d8d6:	08db      	lsrs	r3, r3, #3
 800d8d8:	f003 0303 	and.w	r3, r3, #3
 800d8dc:	4a64      	ldr	r2, [pc, #400]	@ (800da70 <UART_SetConfig+0xc30>)
 800d8de:	fa22 f303 	lsr.w	r3, r2, r3
 800d8e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800d8e4:	e00f      	b.n	800d906 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 800d8e6:	4b62      	ldr	r3, [pc, #392]	@ (800da70 <UART_SetConfig+0xc30>)
 800d8e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d8ea:	e00c      	b.n	800d906 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800d8ec:	4b61      	ldr	r3, [pc, #388]	@ (800da74 <UART_SetConfig+0xc34>)
 800d8ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d8f0:	e009      	b.n	800d906 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d8f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d8f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d8f8:	e005      	b.n	800d906 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800d8fa:	2300      	movs	r3, #0
 800d8fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800d8fe:	2301      	movs	r3, #1
 800d900:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800d904:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800d906:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d908:	2b00      	cmp	r3, #0
 800d90a:	f000 80ea 	beq.w	800dae2 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d90e:	697b      	ldr	r3, [r7, #20]
 800d910:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d912:	4a55      	ldr	r2, [pc, #340]	@ (800da68 <UART_SetConfig+0xc28>)
 800d914:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d918:	461a      	mov	r2, r3
 800d91a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d91c:	fbb3 f3f2 	udiv	r3, r3, r2
 800d920:	005a      	lsls	r2, r3, #1
 800d922:	697b      	ldr	r3, [r7, #20]
 800d924:	685b      	ldr	r3, [r3, #4]
 800d926:	085b      	lsrs	r3, r3, #1
 800d928:	441a      	add	r2, r3
 800d92a:	697b      	ldr	r3, [r7, #20]
 800d92c:	685b      	ldr	r3, [r3, #4]
 800d92e:	fbb2 f3f3 	udiv	r3, r2, r3
 800d932:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d934:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d936:	2b0f      	cmp	r3, #15
 800d938:	d916      	bls.n	800d968 <UART_SetConfig+0xb28>
 800d93a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d93c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d940:	d212      	bcs.n	800d968 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d942:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d944:	b29b      	uxth	r3, r3
 800d946:	f023 030f 	bic.w	r3, r3, #15
 800d94a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d94c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d94e:	085b      	lsrs	r3, r3, #1
 800d950:	b29b      	uxth	r3, r3
 800d952:	f003 0307 	and.w	r3, r3, #7
 800d956:	b29a      	uxth	r2, r3
 800d958:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d95a:	4313      	orrs	r3, r2
 800d95c:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800d95e:	697b      	ldr	r3, [r7, #20]
 800d960:	681b      	ldr	r3, [r3, #0]
 800d962:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800d964:	60da      	str	r2, [r3, #12]
 800d966:	e0bc      	b.n	800dae2 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800d968:	2301      	movs	r3, #1
 800d96a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800d96e:	e0b8      	b.n	800dae2 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 800d970:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800d974:	2b20      	cmp	r3, #32
 800d976:	dc4b      	bgt.n	800da10 <UART_SetConfig+0xbd0>
 800d978:	2b00      	cmp	r3, #0
 800d97a:	f2c0 8087 	blt.w	800da8c <UART_SetConfig+0xc4c>
 800d97e:	2b20      	cmp	r3, #32
 800d980:	f200 8084 	bhi.w	800da8c <UART_SetConfig+0xc4c>
 800d984:	a201      	add	r2, pc, #4	@ (adr r2, 800d98c <UART_SetConfig+0xb4c>)
 800d986:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d98a:	bf00      	nop
 800d98c:	0800da17 	.word	0x0800da17
 800d990:	0800da1f 	.word	0x0800da1f
 800d994:	0800da8d 	.word	0x0800da8d
 800d998:	0800da8d 	.word	0x0800da8d
 800d99c:	0800da27 	.word	0x0800da27
 800d9a0:	0800da8d 	.word	0x0800da8d
 800d9a4:	0800da8d 	.word	0x0800da8d
 800d9a8:	0800da8d 	.word	0x0800da8d
 800d9ac:	0800da37 	.word	0x0800da37
 800d9b0:	0800da8d 	.word	0x0800da8d
 800d9b4:	0800da8d 	.word	0x0800da8d
 800d9b8:	0800da8d 	.word	0x0800da8d
 800d9bc:	0800da8d 	.word	0x0800da8d
 800d9c0:	0800da8d 	.word	0x0800da8d
 800d9c4:	0800da8d 	.word	0x0800da8d
 800d9c8:	0800da8d 	.word	0x0800da8d
 800d9cc:	0800da47 	.word	0x0800da47
 800d9d0:	0800da8d 	.word	0x0800da8d
 800d9d4:	0800da8d 	.word	0x0800da8d
 800d9d8:	0800da8d 	.word	0x0800da8d
 800d9dc:	0800da8d 	.word	0x0800da8d
 800d9e0:	0800da8d 	.word	0x0800da8d
 800d9e4:	0800da8d 	.word	0x0800da8d
 800d9e8:	0800da8d 	.word	0x0800da8d
 800d9ec:	0800da8d 	.word	0x0800da8d
 800d9f0:	0800da8d 	.word	0x0800da8d
 800d9f4:	0800da8d 	.word	0x0800da8d
 800d9f8:	0800da8d 	.word	0x0800da8d
 800d9fc:	0800da8d 	.word	0x0800da8d
 800da00:	0800da8d 	.word	0x0800da8d
 800da04:	0800da8d 	.word	0x0800da8d
 800da08:	0800da8d 	.word	0x0800da8d
 800da0c:	0800da7f 	.word	0x0800da7f
 800da10:	2b40      	cmp	r3, #64	@ 0x40
 800da12:	d037      	beq.n	800da84 <UART_SetConfig+0xc44>
 800da14:	e03a      	b.n	800da8c <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800da16:	f7fa fa2f 	bl	8007e78 <HAL_RCC_GetPCLK1Freq>
 800da1a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800da1c:	e03c      	b.n	800da98 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800da1e:	f7fa fa41 	bl	8007ea4 <HAL_RCC_GetPCLK2Freq>
 800da22:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800da24:	e038      	b.n	800da98 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800da26:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800da2a:	4618      	mov	r0, r3
 800da2c:	f7fb fc06 	bl	800923c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800da30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800da34:	e030      	b.n	800da98 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800da36:	f107 0318 	add.w	r3, r7, #24
 800da3a:	4618      	mov	r0, r3
 800da3c:	f7fb fd52 	bl	80094e4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800da40:	69fb      	ldr	r3, [r7, #28]
 800da42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800da44:	e028      	b.n	800da98 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800da46:	4b09      	ldr	r3, [pc, #36]	@ (800da6c <UART_SetConfig+0xc2c>)
 800da48:	681b      	ldr	r3, [r3, #0]
 800da4a:	f003 0320 	and.w	r3, r3, #32
 800da4e:	2b00      	cmp	r3, #0
 800da50:	d012      	beq.n	800da78 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800da52:	4b06      	ldr	r3, [pc, #24]	@ (800da6c <UART_SetConfig+0xc2c>)
 800da54:	681b      	ldr	r3, [r3, #0]
 800da56:	08db      	lsrs	r3, r3, #3
 800da58:	f003 0303 	and.w	r3, r3, #3
 800da5c:	4a04      	ldr	r2, [pc, #16]	@ (800da70 <UART_SetConfig+0xc30>)
 800da5e:	fa22 f303 	lsr.w	r3, r2, r3
 800da62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800da64:	e018      	b.n	800da98 <UART_SetConfig+0xc58>
 800da66:	bf00      	nop
 800da68:	0800f010 	.word	0x0800f010
 800da6c:	58024400 	.word	0x58024400
 800da70:	03d09000 	.word	0x03d09000
 800da74:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 800da78:	4b24      	ldr	r3, [pc, #144]	@ (800db0c <UART_SetConfig+0xccc>)
 800da7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800da7c:	e00c      	b.n	800da98 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800da7e:	4b24      	ldr	r3, [pc, #144]	@ (800db10 <UART_SetConfig+0xcd0>)
 800da80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800da82:	e009      	b.n	800da98 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800da84:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800da88:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800da8a:	e005      	b.n	800da98 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 800da8c:	2300      	movs	r3, #0
 800da8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800da90:	2301      	movs	r3, #1
 800da92:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800da96:	bf00      	nop
    }

    if (pclk != 0U)
 800da98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800da9a:	2b00      	cmp	r3, #0
 800da9c:	d021      	beq.n	800dae2 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800da9e:	697b      	ldr	r3, [r7, #20]
 800daa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800daa2:	4a1c      	ldr	r2, [pc, #112]	@ (800db14 <UART_SetConfig+0xcd4>)
 800daa4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800daa8:	461a      	mov	r2, r3
 800daaa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800daac:	fbb3 f2f2 	udiv	r2, r3, r2
 800dab0:	697b      	ldr	r3, [r7, #20]
 800dab2:	685b      	ldr	r3, [r3, #4]
 800dab4:	085b      	lsrs	r3, r3, #1
 800dab6:	441a      	add	r2, r3
 800dab8:	697b      	ldr	r3, [r7, #20]
 800daba:	685b      	ldr	r3, [r3, #4]
 800dabc:	fbb2 f3f3 	udiv	r3, r2, r3
 800dac0:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800dac2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dac4:	2b0f      	cmp	r3, #15
 800dac6:	d909      	bls.n	800dadc <UART_SetConfig+0xc9c>
 800dac8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800daca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800dace:	d205      	bcs.n	800dadc <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800dad0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dad2:	b29a      	uxth	r2, r3
 800dad4:	697b      	ldr	r3, [r7, #20]
 800dad6:	681b      	ldr	r3, [r3, #0]
 800dad8:	60da      	str	r2, [r3, #12]
 800dada:	e002      	b.n	800dae2 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800dadc:	2301      	movs	r3, #1
 800dade:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800dae2:	697b      	ldr	r3, [r7, #20]
 800dae4:	2201      	movs	r2, #1
 800dae6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800daea:	697b      	ldr	r3, [r7, #20]
 800daec:	2201      	movs	r2, #1
 800daee:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800daf2:	697b      	ldr	r3, [r7, #20]
 800daf4:	2200      	movs	r2, #0
 800daf6:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800daf8:	697b      	ldr	r3, [r7, #20]
 800dafa:	2200      	movs	r2, #0
 800dafc:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800dafe:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800db02:	4618      	mov	r0, r3
 800db04:	3748      	adds	r7, #72	@ 0x48
 800db06:	46bd      	mov	sp, r7
 800db08:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800db0c:	03d09000 	.word	0x03d09000
 800db10:	003d0900 	.word	0x003d0900
 800db14:	0800f010 	.word	0x0800f010

0800db18 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800db18:	b480      	push	{r7}
 800db1a:	b083      	sub	sp, #12
 800db1c:	af00      	add	r7, sp, #0
 800db1e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800db20:	687b      	ldr	r3, [r7, #4]
 800db22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800db24:	f003 0308 	and.w	r3, r3, #8
 800db28:	2b00      	cmp	r3, #0
 800db2a:	d00a      	beq.n	800db42 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800db2c:	687b      	ldr	r3, [r7, #4]
 800db2e:	681b      	ldr	r3, [r3, #0]
 800db30:	685b      	ldr	r3, [r3, #4]
 800db32:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800db36:	687b      	ldr	r3, [r7, #4]
 800db38:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800db3a:	687b      	ldr	r3, [r7, #4]
 800db3c:	681b      	ldr	r3, [r3, #0]
 800db3e:	430a      	orrs	r2, r1
 800db40:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800db42:	687b      	ldr	r3, [r7, #4]
 800db44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800db46:	f003 0301 	and.w	r3, r3, #1
 800db4a:	2b00      	cmp	r3, #0
 800db4c:	d00a      	beq.n	800db64 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800db4e:	687b      	ldr	r3, [r7, #4]
 800db50:	681b      	ldr	r3, [r3, #0]
 800db52:	685b      	ldr	r3, [r3, #4]
 800db54:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800db58:	687b      	ldr	r3, [r7, #4]
 800db5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800db5c:	687b      	ldr	r3, [r7, #4]
 800db5e:	681b      	ldr	r3, [r3, #0]
 800db60:	430a      	orrs	r2, r1
 800db62:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800db68:	f003 0302 	and.w	r3, r3, #2
 800db6c:	2b00      	cmp	r3, #0
 800db6e:	d00a      	beq.n	800db86 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800db70:	687b      	ldr	r3, [r7, #4]
 800db72:	681b      	ldr	r3, [r3, #0]
 800db74:	685b      	ldr	r3, [r3, #4]
 800db76:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800db7a:	687b      	ldr	r3, [r7, #4]
 800db7c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800db7e:	687b      	ldr	r3, [r7, #4]
 800db80:	681b      	ldr	r3, [r3, #0]
 800db82:	430a      	orrs	r2, r1
 800db84:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800db86:	687b      	ldr	r3, [r7, #4]
 800db88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800db8a:	f003 0304 	and.w	r3, r3, #4
 800db8e:	2b00      	cmp	r3, #0
 800db90:	d00a      	beq.n	800dba8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800db92:	687b      	ldr	r3, [r7, #4]
 800db94:	681b      	ldr	r3, [r3, #0]
 800db96:	685b      	ldr	r3, [r3, #4]
 800db98:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800db9c:	687b      	ldr	r3, [r7, #4]
 800db9e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800dba0:	687b      	ldr	r3, [r7, #4]
 800dba2:	681b      	ldr	r3, [r3, #0]
 800dba4:	430a      	orrs	r2, r1
 800dba6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dbac:	f003 0310 	and.w	r3, r3, #16
 800dbb0:	2b00      	cmp	r3, #0
 800dbb2:	d00a      	beq.n	800dbca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800dbb4:	687b      	ldr	r3, [r7, #4]
 800dbb6:	681b      	ldr	r3, [r3, #0]
 800dbb8:	689b      	ldr	r3, [r3, #8]
 800dbba:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800dbbe:	687b      	ldr	r3, [r7, #4]
 800dbc0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800dbc2:	687b      	ldr	r3, [r7, #4]
 800dbc4:	681b      	ldr	r3, [r3, #0]
 800dbc6:	430a      	orrs	r2, r1
 800dbc8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800dbca:	687b      	ldr	r3, [r7, #4]
 800dbcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dbce:	f003 0320 	and.w	r3, r3, #32
 800dbd2:	2b00      	cmp	r3, #0
 800dbd4:	d00a      	beq.n	800dbec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800dbd6:	687b      	ldr	r3, [r7, #4]
 800dbd8:	681b      	ldr	r3, [r3, #0]
 800dbda:	689b      	ldr	r3, [r3, #8]
 800dbdc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800dbe0:	687b      	ldr	r3, [r7, #4]
 800dbe2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800dbe4:	687b      	ldr	r3, [r7, #4]
 800dbe6:	681b      	ldr	r3, [r3, #0]
 800dbe8:	430a      	orrs	r2, r1
 800dbea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dbf0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dbf4:	2b00      	cmp	r3, #0
 800dbf6:	d01a      	beq.n	800dc2e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	681b      	ldr	r3, [r3, #0]
 800dbfc:	685b      	ldr	r3, [r3, #4]
 800dbfe:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800dc02:	687b      	ldr	r3, [r7, #4]
 800dc04:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800dc06:	687b      	ldr	r3, [r7, #4]
 800dc08:	681b      	ldr	r3, [r3, #0]
 800dc0a:	430a      	orrs	r2, r1
 800dc0c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800dc0e:	687b      	ldr	r3, [r7, #4]
 800dc10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dc12:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800dc16:	d10a      	bne.n	800dc2e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	681b      	ldr	r3, [r3, #0]
 800dc1c:	685b      	ldr	r3, [r3, #4]
 800dc1e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800dc22:	687b      	ldr	r3, [r7, #4]
 800dc24:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800dc26:	687b      	ldr	r3, [r7, #4]
 800dc28:	681b      	ldr	r3, [r3, #0]
 800dc2a:	430a      	orrs	r2, r1
 800dc2c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800dc2e:	687b      	ldr	r3, [r7, #4]
 800dc30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dc32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dc36:	2b00      	cmp	r3, #0
 800dc38:	d00a      	beq.n	800dc50 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800dc3a:	687b      	ldr	r3, [r7, #4]
 800dc3c:	681b      	ldr	r3, [r3, #0]
 800dc3e:	685b      	ldr	r3, [r3, #4]
 800dc40:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800dc44:	687b      	ldr	r3, [r7, #4]
 800dc46:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	681b      	ldr	r3, [r3, #0]
 800dc4c:	430a      	orrs	r2, r1
 800dc4e:	605a      	str	r2, [r3, #4]
  }
}
 800dc50:	bf00      	nop
 800dc52:	370c      	adds	r7, #12
 800dc54:	46bd      	mov	sp, r7
 800dc56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc5a:	4770      	bx	lr

0800dc5c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800dc5c:	b580      	push	{r7, lr}
 800dc5e:	b098      	sub	sp, #96	@ 0x60
 800dc60:	af02      	add	r7, sp, #8
 800dc62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800dc64:	687b      	ldr	r3, [r7, #4]
 800dc66:	2200      	movs	r2, #0
 800dc68:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800dc6c:	f7f6 f826 	bl	8003cbc <HAL_GetTick>
 800dc70:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800dc72:	687b      	ldr	r3, [r7, #4]
 800dc74:	681b      	ldr	r3, [r3, #0]
 800dc76:	681b      	ldr	r3, [r3, #0]
 800dc78:	f003 0308 	and.w	r3, r3, #8
 800dc7c:	2b08      	cmp	r3, #8
 800dc7e:	d12f      	bne.n	800dce0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800dc80:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800dc84:	9300      	str	r3, [sp, #0]
 800dc86:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800dc88:	2200      	movs	r2, #0
 800dc8a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800dc8e:	6878      	ldr	r0, [r7, #4]
 800dc90:	f000 f88e 	bl	800ddb0 <UART_WaitOnFlagUntilTimeout>
 800dc94:	4603      	mov	r3, r0
 800dc96:	2b00      	cmp	r3, #0
 800dc98:	d022      	beq.n	800dce0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800dc9a:	687b      	ldr	r3, [r7, #4]
 800dc9c:	681b      	ldr	r3, [r3, #0]
 800dc9e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dca0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dca2:	e853 3f00 	ldrex	r3, [r3]
 800dca6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800dca8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dcaa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800dcae:	653b      	str	r3, [r7, #80]	@ 0x50
 800dcb0:	687b      	ldr	r3, [r7, #4]
 800dcb2:	681b      	ldr	r3, [r3, #0]
 800dcb4:	461a      	mov	r2, r3
 800dcb6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dcb8:	647b      	str	r3, [r7, #68]	@ 0x44
 800dcba:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dcbc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800dcbe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800dcc0:	e841 2300 	strex	r3, r2, [r1]
 800dcc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800dcc6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dcc8:	2b00      	cmp	r3, #0
 800dcca:	d1e6      	bne.n	800dc9a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	2220      	movs	r2, #32
 800dcd0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800dcd4:	687b      	ldr	r3, [r7, #4]
 800dcd6:	2200      	movs	r2, #0
 800dcd8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800dcdc:	2303      	movs	r3, #3
 800dcde:	e063      	b.n	800dda8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800dce0:	687b      	ldr	r3, [r7, #4]
 800dce2:	681b      	ldr	r3, [r3, #0]
 800dce4:	681b      	ldr	r3, [r3, #0]
 800dce6:	f003 0304 	and.w	r3, r3, #4
 800dcea:	2b04      	cmp	r3, #4
 800dcec:	d149      	bne.n	800dd82 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800dcee:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800dcf2:	9300      	str	r3, [sp, #0]
 800dcf4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800dcf6:	2200      	movs	r2, #0
 800dcf8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800dcfc:	6878      	ldr	r0, [r7, #4]
 800dcfe:	f000 f857 	bl	800ddb0 <UART_WaitOnFlagUntilTimeout>
 800dd02:	4603      	mov	r3, r0
 800dd04:	2b00      	cmp	r3, #0
 800dd06:	d03c      	beq.n	800dd82 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800dd08:	687b      	ldr	r3, [r7, #4]
 800dd0a:	681b      	ldr	r3, [r3, #0]
 800dd0c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd10:	e853 3f00 	ldrex	r3, [r3]
 800dd14:	623b      	str	r3, [r7, #32]
   return(result);
 800dd16:	6a3b      	ldr	r3, [r7, #32]
 800dd18:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800dd1c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800dd1e:	687b      	ldr	r3, [r7, #4]
 800dd20:	681b      	ldr	r3, [r3, #0]
 800dd22:	461a      	mov	r2, r3
 800dd24:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dd26:	633b      	str	r3, [r7, #48]	@ 0x30
 800dd28:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd2a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800dd2c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dd2e:	e841 2300 	strex	r3, r2, [r1]
 800dd32:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800dd34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd36:	2b00      	cmp	r3, #0
 800dd38:	d1e6      	bne.n	800dd08 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dd3a:	687b      	ldr	r3, [r7, #4]
 800dd3c:	681b      	ldr	r3, [r3, #0]
 800dd3e:	3308      	adds	r3, #8
 800dd40:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd42:	693b      	ldr	r3, [r7, #16]
 800dd44:	e853 3f00 	ldrex	r3, [r3]
 800dd48:	60fb      	str	r3, [r7, #12]
   return(result);
 800dd4a:	68fb      	ldr	r3, [r7, #12]
 800dd4c:	f023 0301 	bic.w	r3, r3, #1
 800dd50:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dd52:	687b      	ldr	r3, [r7, #4]
 800dd54:	681b      	ldr	r3, [r3, #0]
 800dd56:	3308      	adds	r3, #8
 800dd58:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800dd5a:	61fa      	str	r2, [r7, #28]
 800dd5c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd5e:	69b9      	ldr	r1, [r7, #24]
 800dd60:	69fa      	ldr	r2, [r7, #28]
 800dd62:	e841 2300 	strex	r3, r2, [r1]
 800dd66:	617b      	str	r3, [r7, #20]
   return(result);
 800dd68:	697b      	ldr	r3, [r7, #20]
 800dd6a:	2b00      	cmp	r3, #0
 800dd6c:	d1e5      	bne.n	800dd3a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800dd6e:	687b      	ldr	r3, [r7, #4]
 800dd70:	2220      	movs	r2, #32
 800dd72:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800dd76:	687b      	ldr	r3, [r7, #4]
 800dd78:	2200      	movs	r2, #0
 800dd7a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800dd7e:	2303      	movs	r3, #3
 800dd80:	e012      	b.n	800dda8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	2220      	movs	r2, #32
 800dd86:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800dd8a:	687b      	ldr	r3, [r7, #4]
 800dd8c:	2220      	movs	r2, #32
 800dd8e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dd92:	687b      	ldr	r3, [r7, #4]
 800dd94:	2200      	movs	r2, #0
 800dd96:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800dd98:	687b      	ldr	r3, [r7, #4]
 800dd9a:	2200      	movs	r2, #0
 800dd9c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800dd9e:	687b      	ldr	r3, [r7, #4]
 800dda0:	2200      	movs	r2, #0
 800dda2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800dda6:	2300      	movs	r3, #0
}
 800dda8:	4618      	mov	r0, r3
 800ddaa:	3758      	adds	r7, #88	@ 0x58
 800ddac:	46bd      	mov	sp, r7
 800ddae:	bd80      	pop	{r7, pc}

0800ddb0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ddb0:	b580      	push	{r7, lr}
 800ddb2:	b084      	sub	sp, #16
 800ddb4:	af00      	add	r7, sp, #0
 800ddb6:	60f8      	str	r0, [r7, #12]
 800ddb8:	60b9      	str	r1, [r7, #8]
 800ddba:	603b      	str	r3, [r7, #0]
 800ddbc:	4613      	mov	r3, r2
 800ddbe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ddc0:	e04f      	b.n	800de62 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ddc2:	69bb      	ldr	r3, [r7, #24]
 800ddc4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ddc8:	d04b      	beq.n	800de62 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ddca:	f7f5 ff77 	bl	8003cbc <HAL_GetTick>
 800ddce:	4602      	mov	r2, r0
 800ddd0:	683b      	ldr	r3, [r7, #0]
 800ddd2:	1ad3      	subs	r3, r2, r3
 800ddd4:	69ba      	ldr	r2, [r7, #24]
 800ddd6:	429a      	cmp	r2, r3
 800ddd8:	d302      	bcc.n	800dde0 <UART_WaitOnFlagUntilTimeout+0x30>
 800ddda:	69bb      	ldr	r3, [r7, #24]
 800dddc:	2b00      	cmp	r3, #0
 800ddde:	d101      	bne.n	800dde4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800dde0:	2303      	movs	r3, #3
 800dde2:	e04e      	b.n	800de82 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800dde4:	68fb      	ldr	r3, [r7, #12]
 800dde6:	681b      	ldr	r3, [r3, #0]
 800dde8:	681b      	ldr	r3, [r3, #0]
 800ddea:	f003 0304 	and.w	r3, r3, #4
 800ddee:	2b00      	cmp	r3, #0
 800ddf0:	d037      	beq.n	800de62 <UART_WaitOnFlagUntilTimeout+0xb2>
 800ddf2:	68bb      	ldr	r3, [r7, #8]
 800ddf4:	2b80      	cmp	r3, #128	@ 0x80
 800ddf6:	d034      	beq.n	800de62 <UART_WaitOnFlagUntilTimeout+0xb2>
 800ddf8:	68bb      	ldr	r3, [r7, #8]
 800ddfa:	2b40      	cmp	r3, #64	@ 0x40
 800ddfc:	d031      	beq.n	800de62 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800ddfe:	68fb      	ldr	r3, [r7, #12]
 800de00:	681b      	ldr	r3, [r3, #0]
 800de02:	69db      	ldr	r3, [r3, #28]
 800de04:	f003 0308 	and.w	r3, r3, #8
 800de08:	2b08      	cmp	r3, #8
 800de0a:	d110      	bne.n	800de2e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800de0c:	68fb      	ldr	r3, [r7, #12]
 800de0e:	681b      	ldr	r3, [r3, #0]
 800de10:	2208      	movs	r2, #8
 800de12:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800de14:	68f8      	ldr	r0, [r7, #12]
 800de16:	f000 f879 	bl	800df0c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800de1a:	68fb      	ldr	r3, [r7, #12]
 800de1c:	2208      	movs	r2, #8
 800de1e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800de22:	68fb      	ldr	r3, [r7, #12]
 800de24:	2200      	movs	r2, #0
 800de26:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800de2a:	2301      	movs	r3, #1
 800de2c:	e029      	b.n	800de82 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800de2e:	68fb      	ldr	r3, [r7, #12]
 800de30:	681b      	ldr	r3, [r3, #0]
 800de32:	69db      	ldr	r3, [r3, #28]
 800de34:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800de38:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800de3c:	d111      	bne.n	800de62 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800de3e:	68fb      	ldr	r3, [r7, #12]
 800de40:	681b      	ldr	r3, [r3, #0]
 800de42:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800de46:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800de48:	68f8      	ldr	r0, [r7, #12]
 800de4a:	f000 f85f 	bl	800df0c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800de4e:	68fb      	ldr	r3, [r7, #12]
 800de50:	2220      	movs	r2, #32
 800de52:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800de56:	68fb      	ldr	r3, [r7, #12]
 800de58:	2200      	movs	r2, #0
 800de5a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800de5e:	2303      	movs	r3, #3
 800de60:	e00f      	b.n	800de82 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800de62:	68fb      	ldr	r3, [r7, #12]
 800de64:	681b      	ldr	r3, [r3, #0]
 800de66:	69da      	ldr	r2, [r3, #28]
 800de68:	68bb      	ldr	r3, [r7, #8]
 800de6a:	4013      	ands	r3, r2
 800de6c:	68ba      	ldr	r2, [r7, #8]
 800de6e:	429a      	cmp	r2, r3
 800de70:	bf0c      	ite	eq
 800de72:	2301      	moveq	r3, #1
 800de74:	2300      	movne	r3, #0
 800de76:	b2db      	uxtb	r3, r3
 800de78:	461a      	mov	r2, r3
 800de7a:	79fb      	ldrb	r3, [r7, #7]
 800de7c:	429a      	cmp	r2, r3
 800de7e:	d0a0      	beq.n	800ddc2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800de80:	2300      	movs	r3, #0
}
 800de82:	4618      	mov	r0, r3
 800de84:	3710      	adds	r7, #16
 800de86:	46bd      	mov	sp, r7
 800de88:	bd80      	pop	{r7, pc}

0800de8a <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800de8a:	b480      	push	{r7}
 800de8c:	b08f      	sub	sp, #60	@ 0x3c
 800de8e:	af00      	add	r7, sp, #0
 800de90:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800de92:	687b      	ldr	r3, [r7, #4]
 800de94:	681b      	ldr	r3, [r3, #0]
 800de96:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de98:	6a3b      	ldr	r3, [r7, #32]
 800de9a:	e853 3f00 	ldrex	r3, [r3]
 800de9e:	61fb      	str	r3, [r7, #28]
   return(result);
 800dea0:	69fb      	ldr	r3, [r7, #28]
 800dea2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800dea6:	637b      	str	r3, [r7, #52]	@ 0x34
 800dea8:	687b      	ldr	r3, [r7, #4]
 800deaa:	681b      	ldr	r3, [r3, #0]
 800deac:	461a      	mov	r2, r3
 800deae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800deb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800deb2:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800deb4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800deb6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800deb8:	e841 2300 	strex	r3, r2, [r1]
 800debc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800debe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dec0:	2b00      	cmp	r3, #0
 800dec2:	d1e6      	bne.n	800de92 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	681b      	ldr	r3, [r3, #0]
 800dec8:	3308      	adds	r3, #8
 800deca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800decc:	68fb      	ldr	r3, [r7, #12]
 800dece:	e853 3f00 	ldrex	r3, [r3]
 800ded2:	60bb      	str	r3, [r7, #8]
   return(result);
 800ded4:	68bb      	ldr	r3, [r7, #8]
 800ded6:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800deda:	633b      	str	r3, [r7, #48]	@ 0x30
 800dedc:	687b      	ldr	r3, [r7, #4]
 800dede:	681b      	ldr	r3, [r3, #0]
 800dee0:	3308      	adds	r3, #8
 800dee2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dee4:	61ba      	str	r2, [r7, #24]
 800dee6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dee8:	6979      	ldr	r1, [r7, #20]
 800deea:	69ba      	ldr	r2, [r7, #24]
 800deec:	e841 2300 	strex	r3, r2, [r1]
 800def0:	613b      	str	r3, [r7, #16]
   return(result);
 800def2:	693b      	ldr	r3, [r7, #16]
 800def4:	2b00      	cmp	r3, #0
 800def6:	d1e5      	bne.n	800dec4 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800def8:	687b      	ldr	r3, [r7, #4]
 800defa:	2220      	movs	r2, #32
 800defc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800df00:	bf00      	nop
 800df02:	373c      	adds	r7, #60	@ 0x3c
 800df04:	46bd      	mov	sp, r7
 800df06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df0a:	4770      	bx	lr

0800df0c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800df0c:	b480      	push	{r7}
 800df0e:	b095      	sub	sp, #84	@ 0x54
 800df10:	af00      	add	r7, sp, #0
 800df12:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800df14:	687b      	ldr	r3, [r7, #4]
 800df16:	681b      	ldr	r3, [r3, #0]
 800df18:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800df1c:	e853 3f00 	ldrex	r3, [r3]
 800df20:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800df22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df24:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800df28:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800df2a:	687b      	ldr	r3, [r7, #4]
 800df2c:	681b      	ldr	r3, [r3, #0]
 800df2e:	461a      	mov	r2, r3
 800df30:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800df32:	643b      	str	r3, [r7, #64]	@ 0x40
 800df34:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df36:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800df38:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800df3a:	e841 2300 	strex	r3, r2, [r1]
 800df3e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800df40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df42:	2b00      	cmp	r3, #0
 800df44:	d1e6      	bne.n	800df14 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	681b      	ldr	r3, [r3, #0]
 800df4a:	3308      	adds	r3, #8
 800df4c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df4e:	6a3b      	ldr	r3, [r7, #32]
 800df50:	e853 3f00 	ldrex	r3, [r3]
 800df54:	61fb      	str	r3, [r7, #28]
   return(result);
 800df56:	69fa      	ldr	r2, [r7, #28]
 800df58:	4b1e      	ldr	r3, [pc, #120]	@ (800dfd4 <UART_EndRxTransfer+0xc8>)
 800df5a:	4013      	ands	r3, r2
 800df5c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800df5e:	687b      	ldr	r3, [r7, #4]
 800df60:	681b      	ldr	r3, [r3, #0]
 800df62:	3308      	adds	r3, #8
 800df64:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800df66:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800df68:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df6a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800df6c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800df6e:	e841 2300 	strex	r3, r2, [r1]
 800df72:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800df74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df76:	2b00      	cmp	r3, #0
 800df78:	d1e5      	bne.n	800df46 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800df7a:	687b      	ldr	r3, [r7, #4]
 800df7c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800df7e:	2b01      	cmp	r3, #1
 800df80:	d118      	bne.n	800dfb4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800df82:	687b      	ldr	r3, [r7, #4]
 800df84:	681b      	ldr	r3, [r3, #0]
 800df86:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df88:	68fb      	ldr	r3, [r7, #12]
 800df8a:	e853 3f00 	ldrex	r3, [r3]
 800df8e:	60bb      	str	r3, [r7, #8]
   return(result);
 800df90:	68bb      	ldr	r3, [r7, #8]
 800df92:	f023 0310 	bic.w	r3, r3, #16
 800df96:	647b      	str	r3, [r7, #68]	@ 0x44
 800df98:	687b      	ldr	r3, [r7, #4]
 800df9a:	681b      	ldr	r3, [r3, #0]
 800df9c:	461a      	mov	r2, r3
 800df9e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dfa0:	61bb      	str	r3, [r7, #24]
 800dfa2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dfa4:	6979      	ldr	r1, [r7, #20]
 800dfa6:	69ba      	ldr	r2, [r7, #24]
 800dfa8:	e841 2300 	strex	r3, r2, [r1]
 800dfac:	613b      	str	r3, [r7, #16]
   return(result);
 800dfae:	693b      	ldr	r3, [r7, #16]
 800dfb0:	2b00      	cmp	r3, #0
 800dfb2:	d1e6      	bne.n	800df82 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800dfb4:	687b      	ldr	r3, [r7, #4]
 800dfb6:	2220      	movs	r2, #32
 800dfb8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dfbc:	687b      	ldr	r3, [r7, #4]
 800dfbe:	2200      	movs	r2, #0
 800dfc0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	2200      	movs	r2, #0
 800dfc6:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800dfc8:	bf00      	nop
 800dfca:	3754      	adds	r7, #84	@ 0x54
 800dfcc:	46bd      	mov	sp, r7
 800dfce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfd2:	4770      	bx	lr
 800dfd4:	effffffe 	.word	0xeffffffe

0800dfd8 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800dfd8:	b580      	push	{r7, lr}
 800dfda:	b090      	sub	sp, #64	@ 0x40
 800dfdc:	af00      	add	r7, sp, #0
 800dfde:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dfe4:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800dfe6:	687b      	ldr	r3, [r7, #4]
 800dfe8:	69db      	ldr	r3, [r3, #28]
 800dfea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800dfee:	d037      	beq.n	800e060 <UART_DMATransmitCplt+0x88>
  {
    huart->TxXferCount = 0U;
 800dff0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dff2:	2200      	movs	r2, #0
 800dff4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800dff8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dffa:	681b      	ldr	r3, [r3, #0]
 800dffc:	3308      	adds	r3, #8
 800dffe:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e000:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e002:	e853 3f00 	ldrex	r3, [r3]
 800e006:	623b      	str	r3, [r7, #32]
   return(result);
 800e008:	6a3b      	ldr	r3, [r7, #32]
 800e00a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e00e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e010:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e012:	681b      	ldr	r3, [r3, #0]
 800e014:	3308      	adds	r3, #8
 800e016:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e018:	633a      	str	r2, [r7, #48]	@ 0x30
 800e01a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e01c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e01e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e020:	e841 2300 	strex	r3, r2, [r1]
 800e024:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e026:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e028:	2b00      	cmp	r3, #0
 800e02a:	d1e5      	bne.n	800dff8 <UART_DMATransmitCplt+0x20>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e02c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e02e:	681b      	ldr	r3, [r3, #0]
 800e030:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e032:	693b      	ldr	r3, [r7, #16]
 800e034:	e853 3f00 	ldrex	r3, [r3]
 800e038:	60fb      	str	r3, [r7, #12]
   return(result);
 800e03a:	68fb      	ldr	r3, [r7, #12]
 800e03c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e040:	637b      	str	r3, [r7, #52]	@ 0x34
 800e042:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e044:	681b      	ldr	r3, [r3, #0]
 800e046:	461a      	mov	r2, r3
 800e048:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e04a:	61fb      	str	r3, [r7, #28]
 800e04c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e04e:	69b9      	ldr	r1, [r7, #24]
 800e050:	69fa      	ldr	r2, [r7, #28]
 800e052:	e841 2300 	strex	r3, r2, [r1]
 800e056:	617b      	str	r3, [r7, #20]
   return(result);
 800e058:	697b      	ldr	r3, [r7, #20]
 800e05a:	2b00      	cmp	r3, #0
 800e05c:	d1e6      	bne.n	800e02c <UART_DMATransmitCplt+0x54>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800e05e:	e002      	b.n	800e066 <UART_DMATransmitCplt+0x8e>
    HAL_UART_TxCpltCallback(huart);
 800e060:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800e062:	f7f3 fe01 	bl	8001c68 <HAL_UART_TxCpltCallback>
}
 800e066:	bf00      	nop
 800e068:	3740      	adds	r7, #64	@ 0x40
 800e06a:	46bd      	mov	sp, r7
 800e06c:	bd80      	pop	{r7, pc}

0800e06e <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800e06e:	b580      	push	{r7, lr}
 800e070:	b084      	sub	sp, #16
 800e072:	af00      	add	r7, sp, #0
 800e074:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e07a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800e07c:	68f8      	ldr	r0, [r7, #12]
 800e07e:	f7fe febf 	bl	800ce00 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e082:	bf00      	nop
 800e084:	3710      	adds	r7, #16
 800e086:	46bd      	mov	sp, r7
 800e088:	bd80      	pop	{r7, pc}

0800e08a <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800e08a:	b580      	push	{r7, lr}
 800e08c:	b086      	sub	sp, #24
 800e08e:	af00      	add	r7, sp, #0
 800e090:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e092:	687b      	ldr	r3, [r7, #4]
 800e094:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e096:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800e098:	697b      	ldr	r3, [r7, #20]
 800e09a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e09e:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800e0a0:	697b      	ldr	r3, [r7, #20]
 800e0a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e0a6:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800e0a8:	697b      	ldr	r3, [r7, #20]
 800e0aa:	681b      	ldr	r3, [r3, #0]
 800e0ac:	689b      	ldr	r3, [r3, #8]
 800e0ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e0b2:	2b80      	cmp	r3, #128	@ 0x80
 800e0b4:	d109      	bne.n	800e0ca <UART_DMAError+0x40>
 800e0b6:	693b      	ldr	r3, [r7, #16]
 800e0b8:	2b21      	cmp	r3, #33	@ 0x21
 800e0ba:	d106      	bne.n	800e0ca <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800e0bc:	697b      	ldr	r3, [r7, #20]
 800e0be:	2200      	movs	r2, #0
 800e0c0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800e0c4:	6978      	ldr	r0, [r7, #20]
 800e0c6:	f7ff fee0 	bl	800de8a <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800e0ca:	697b      	ldr	r3, [r7, #20]
 800e0cc:	681b      	ldr	r3, [r3, #0]
 800e0ce:	689b      	ldr	r3, [r3, #8]
 800e0d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e0d4:	2b40      	cmp	r3, #64	@ 0x40
 800e0d6:	d109      	bne.n	800e0ec <UART_DMAError+0x62>
 800e0d8:	68fb      	ldr	r3, [r7, #12]
 800e0da:	2b22      	cmp	r3, #34	@ 0x22
 800e0dc:	d106      	bne.n	800e0ec <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800e0de:	697b      	ldr	r3, [r7, #20]
 800e0e0:	2200      	movs	r2, #0
 800e0e2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800e0e6:	6978      	ldr	r0, [r7, #20]
 800e0e8:	f7ff ff10 	bl	800df0c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800e0ec:	697b      	ldr	r3, [r7, #20]
 800e0ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e0f2:	f043 0210 	orr.w	r2, r3, #16
 800e0f6:	697b      	ldr	r3, [r7, #20]
 800e0f8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e0fc:	6978      	ldr	r0, [r7, #20]
 800e0fe:	f7fe fe89 	bl	800ce14 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e102:	bf00      	nop
 800e104:	3718      	adds	r7, #24
 800e106:	46bd      	mov	sp, r7
 800e108:	bd80      	pop	{r7, pc}

0800e10a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800e10a:	b580      	push	{r7, lr}
 800e10c:	b084      	sub	sp, #16
 800e10e:	af00      	add	r7, sp, #0
 800e110:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e116:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800e118:	68fb      	ldr	r3, [r7, #12]
 800e11a:	2200      	movs	r2, #0
 800e11c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 800e120:	68fb      	ldr	r3, [r7, #12]
 800e122:	2200      	movs	r2, #0
 800e124:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e128:	68f8      	ldr	r0, [r7, #12]
 800e12a:	f7fe fe73 	bl	800ce14 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e12e:	bf00      	nop
 800e130:	3710      	adds	r7, #16
 800e132:	46bd      	mov	sp, r7
 800e134:	bd80      	pop	{r7, pc}

0800e136 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800e136:	b580      	push	{r7, lr}
 800e138:	b088      	sub	sp, #32
 800e13a:	af00      	add	r7, sp, #0
 800e13c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e13e:	687b      	ldr	r3, [r7, #4]
 800e140:	681b      	ldr	r3, [r3, #0]
 800e142:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e144:	68fb      	ldr	r3, [r7, #12]
 800e146:	e853 3f00 	ldrex	r3, [r3]
 800e14a:	60bb      	str	r3, [r7, #8]
   return(result);
 800e14c:	68bb      	ldr	r3, [r7, #8]
 800e14e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e152:	61fb      	str	r3, [r7, #28]
 800e154:	687b      	ldr	r3, [r7, #4]
 800e156:	681b      	ldr	r3, [r3, #0]
 800e158:	461a      	mov	r2, r3
 800e15a:	69fb      	ldr	r3, [r7, #28]
 800e15c:	61bb      	str	r3, [r7, #24]
 800e15e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e160:	6979      	ldr	r1, [r7, #20]
 800e162:	69ba      	ldr	r2, [r7, #24]
 800e164:	e841 2300 	strex	r3, r2, [r1]
 800e168:	613b      	str	r3, [r7, #16]
   return(result);
 800e16a:	693b      	ldr	r3, [r7, #16]
 800e16c:	2b00      	cmp	r3, #0
 800e16e:	d1e6      	bne.n	800e13e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e170:	687b      	ldr	r3, [r7, #4]
 800e172:	2220      	movs	r2, #32
 800e174:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800e178:	687b      	ldr	r3, [r7, #4]
 800e17a:	2200      	movs	r2, #0
 800e17c:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800e17e:	6878      	ldr	r0, [r7, #4]
 800e180:	f7f3 fd72 	bl	8001c68 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e184:	bf00      	nop
 800e186:	3720      	adds	r7, #32
 800e188:	46bd      	mov	sp, r7
 800e18a:	bd80      	pop	{r7, pc}

0800e18c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800e18c:	b480      	push	{r7}
 800e18e:	b083      	sub	sp, #12
 800e190:	af00      	add	r7, sp, #0
 800e192:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800e194:	bf00      	nop
 800e196:	370c      	adds	r7, #12
 800e198:	46bd      	mov	sp, r7
 800e19a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e19e:	4770      	bx	lr

0800e1a0 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800e1a0:	b480      	push	{r7}
 800e1a2:	b083      	sub	sp, #12
 800e1a4:	af00      	add	r7, sp, #0
 800e1a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800e1a8:	bf00      	nop
 800e1aa:	370c      	adds	r7, #12
 800e1ac:	46bd      	mov	sp, r7
 800e1ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1b2:	4770      	bx	lr

0800e1b4 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800e1b4:	b480      	push	{r7}
 800e1b6:	b083      	sub	sp, #12
 800e1b8:	af00      	add	r7, sp, #0
 800e1ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800e1bc:	bf00      	nop
 800e1be:	370c      	adds	r7, #12
 800e1c0:	46bd      	mov	sp, r7
 800e1c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1c6:	4770      	bx	lr

0800e1c8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800e1c8:	b480      	push	{r7}
 800e1ca:	b085      	sub	sp, #20
 800e1cc:	af00      	add	r7, sp, #0
 800e1ce:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e1d0:	687b      	ldr	r3, [r7, #4]
 800e1d2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e1d6:	2b01      	cmp	r3, #1
 800e1d8:	d101      	bne.n	800e1de <HAL_UARTEx_DisableFifoMode+0x16>
 800e1da:	2302      	movs	r3, #2
 800e1dc:	e027      	b.n	800e22e <HAL_UARTEx_DisableFifoMode+0x66>
 800e1de:	687b      	ldr	r3, [r7, #4]
 800e1e0:	2201      	movs	r2, #1
 800e1e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e1e6:	687b      	ldr	r3, [r7, #4]
 800e1e8:	2224      	movs	r2, #36	@ 0x24
 800e1ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e1ee:	687b      	ldr	r3, [r7, #4]
 800e1f0:	681b      	ldr	r3, [r3, #0]
 800e1f2:	681b      	ldr	r3, [r3, #0]
 800e1f4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e1f6:	687b      	ldr	r3, [r7, #4]
 800e1f8:	681b      	ldr	r3, [r3, #0]
 800e1fa:	681a      	ldr	r2, [r3, #0]
 800e1fc:	687b      	ldr	r3, [r7, #4]
 800e1fe:	681b      	ldr	r3, [r3, #0]
 800e200:	f022 0201 	bic.w	r2, r2, #1
 800e204:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800e206:	68fb      	ldr	r3, [r7, #12]
 800e208:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800e20c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800e20e:	687b      	ldr	r3, [r7, #4]
 800e210:	2200      	movs	r2, #0
 800e212:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e214:	687b      	ldr	r3, [r7, #4]
 800e216:	681b      	ldr	r3, [r3, #0]
 800e218:	68fa      	ldr	r2, [r7, #12]
 800e21a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e21c:	687b      	ldr	r3, [r7, #4]
 800e21e:	2220      	movs	r2, #32
 800e220:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e224:	687b      	ldr	r3, [r7, #4]
 800e226:	2200      	movs	r2, #0
 800e228:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e22c:	2300      	movs	r3, #0
}
 800e22e:	4618      	mov	r0, r3
 800e230:	3714      	adds	r7, #20
 800e232:	46bd      	mov	sp, r7
 800e234:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e238:	4770      	bx	lr

0800e23a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e23a:	b580      	push	{r7, lr}
 800e23c:	b084      	sub	sp, #16
 800e23e:	af00      	add	r7, sp, #0
 800e240:	6078      	str	r0, [r7, #4]
 800e242:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e244:	687b      	ldr	r3, [r7, #4]
 800e246:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e24a:	2b01      	cmp	r3, #1
 800e24c:	d101      	bne.n	800e252 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800e24e:	2302      	movs	r3, #2
 800e250:	e02d      	b.n	800e2ae <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800e252:	687b      	ldr	r3, [r7, #4]
 800e254:	2201      	movs	r2, #1
 800e256:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e25a:	687b      	ldr	r3, [r7, #4]
 800e25c:	2224      	movs	r2, #36	@ 0x24
 800e25e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e262:	687b      	ldr	r3, [r7, #4]
 800e264:	681b      	ldr	r3, [r3, #0]
 800e266:	681b      	ldr	r3, [r3, #0]
 800e268:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e26a:	687b      	ldr	r3, [r7, #4]
 800e26c:	681b      	ldr	r3, [r3, #0]
 800e26e:	681a      	ldr	r2, [r3, #0]
 800e270:	687b      	ldr	r3, [r7, #4]
 800e272:	681b      	ldr	r3, [r3, #0]
 800e274:	f022 0201 	bic.w	r2, r2, #1
 800e278:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800e27a:	687b      	ldr	r3, [r7, #4]
 800e27c:	681b      	ldr	r3, [r3, #0]
 800e27e:	689b      	ldr	r3, [r3, #8]
 800e280:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800e284:	687b      	ldr	r3, [r7, #4]
 800e286:	681b      	ldr	r3, [r3, #0]
 800e288:	683a      	ldr	r2, [r7, #0]
 800e28a:	430a      	orrs	r2, r1
 800e28c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e28e:	6878      	ldr	r0, [r7, #4]
 800e290:	f000 f850 	bl	800e334 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e294:	687b      	ldr	r3, [r7, #4]
 800e296:	681b      	ldr	r3, [r3, #0]
 800e298:	68fa      	ldr	r2, [r7, #12]
 800e29a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e29c:	687b      	ldr	r3, [r7, #4]
 800e29e:	2220      	movs	r2, #32
 800e2a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e2a4:	687b      	ldr	r3, [r7, #4]
 800e2a6:	2200      	movs	r2, #0
 800e2a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e2ac:	2300      	movs	r3, #0
}
 800e2ae:	4618      	mov	r0, r3
 800e2b0:	3710      	adds	r7, #16
 800e2b2:	46bd      	mov	sp, r7
 800e2b4:	bd80      	pop	{r7, pc}

0800e2b6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e2b6:	b580      	push	{r7, lr}
 800e2b8:	b084      	sub	sp, #16
 800e2ba:	af00      	add	r7, sp, #0
 800e2bc:	6078      	str	r0, [r7, #4]
 800e2be:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e2c0:	687b      	ldr	r3, [r7, #4]
 800e2c2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e2c6:	2b01      	cmp	r3, #1
 800e2c8:	d101      	bne.n	800e2ce <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800e2ca:	2302      	movs	r3, #2
 800e2cc:	e02d      	b.n	800e32a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800e2ce:	687b      	ldr	r3, [r7, #4]
 800e2d0:	2201      	movs	r2, #1
 800e2d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e2d6:	687b      	ldr	r3, [r7, #4]
 800e2d8:	2224      	movs	r2, #36	@ 0x24
 800e2da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e2de:	687b      	ldr	r3, [r7, #4]
 800e2e0:	681b      	ldr	r3, [r3, #0]
 800e2e2:	681b      	ldr	r3, [r3, #0]
 800e2e4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e2e6:	687b      	ldr	r3, [r7, #4]
 800e2e8:	681b      	ldr	r3, [r3, #0]
 800e2ea:	681a      	ldr	r2, [r3, #0]
 800e2ec:	687b      	ldr	r3, [r7, #4]
 800e2ee:	681b      	ldr	r3, [r3, #0]
 800e2f0:	f022 0201 	bic.w	r2, r2, #1
 800e2f4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800e2f6:	687b      	ldr	r3, [r7, #4]
 800e2f8:	681b      	ldr	r3, [r3, #0]
 800e2fa:	689b      	ldr	r3, [r3, #8]
 800e2fc:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800e300:	687b      	ldr	r3, [r7, #4]
 800e302:	681b      	ldr	r3, [r3, #0]
 800e304:	683a      	ldr	r2, [r7, #0]
 800e306:	430a      	orrs	r2, r1
 800e308:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e30a:	6878      	ldr	r0, [r7, #4]
 800e30c:	f000 f812 	bl	800e334 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e310:	687b      	ldr	r3, [r7, #4]
 800e312:	681b      	ldr	r3, [r3, #0]
 800e314:	68fa      	ldr	r2, [r7, #12]
 800e316:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e318:	687b      	ldr	r3, [r7, #4]
 800e31a:	2220      	movs	r2, #32
 800e31c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e320:	687b      	ldr	r3, [r7, #4]
 800e322:	2200      	movs	r2, #0
 800e324:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e328:	2300      	movs	r3, #0
}
 800e32a:	4618      	mov	r0, r3
 800e32c:	3710      	adds	r7, #16
 800e32e:	46bd      	mov	sp, r7
 800e330:	bd80      	pop	{r7, pc}
	...

0800e334 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800e334:	b480      	push	{r7}
 800e336:	b085      	sub	sp, #20
 800e338:	af00      	add	r7, sp, #0
 800e33a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800e33c:	687b      	ldr	r3, [r7, #4]
 800e33e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e340:	2b00      	cmp	r3, #0
 800e342:	d108      	bne.n	800e356 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800e344:	687b      	ldr	r3, [r7, #4]
 800e346:	2201      	movs	r2, #1
 800e348:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	2201      	movs	r2, #1
 800e350:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800e354:	e031      	b.n	800e3ba <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800e356:	2310      	movs	r3, #16
 800e358:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800e35a:	2310      	movs	r3, #16
 800e35c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800e35e:	687b      	ldr	r3, [r7, #4]
 800e360:	681b      	ldr	r3, [r3, #0]
 800e362:	689b      	ldr	r3, [r3, #8]
 800e364:	0e5b      	lsrs	r3, r3, #25
 800e366:	b2db      	uxtb	r3, r3
 800e368:	f003 0307 	and.w	r3, r3, #7
 800e36c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800e36e:	687b      	ldr	r3, [r7, #4]
 800e370:	681b      	ldr	r3, [r3, #0]
 800e372:	689b      	ldr	r3, [r3, #8]
 800e374:	0f5b      	lsrs	r3, r3, #29
 800e376:	b2db      	uxtb	r3, r3
 800e378:	f003 0307 	and.w	r3, r3, #7
 800e37c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e37e:	7bbb      	ldrb	r3, [r7, #14]
 800e380:	7b3a      	ldrb	r2, [r7, #12]
 800e382:	4911      	ldr	r1, [pc, #68]	@ (800e3c8 <UARTEx_SetNbDataToProcess+0x94>)
 800e384:	5c8a      	ldrb	r2, [r1, r2]
 800e386:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800e38a:	7b3a      	ldrb	r2, [r7, #12]
 800e38c:	490f      	ldr	r1, [pc, #60]	@ (800e3cc <UARTEx_SetNbDataToProcess+0x98>)
 800e38e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e390:	fb93 f3f2 	sdiv	r3, r3, r2
 800e394:	b29a      	uxth	r2, r3
 800e396:	687b      	ldr	r3, [r7, #4]
 800e398:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e39c:	7bfb      	ldrb	r3, [r7, #15]
 800e39e:	7b7a      	ldrb	r2, [r7, #13]
 800e3a0:	4909      	ldr	r1, [pc, #36]	@ (800e3c8 <UARTEx_SetNbDataToProcess+0x94>)
 800e3a2:	5c8a      	ldrb	r2, [r1, r2]
 800e3a4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800e3a8:	7b7a      	ldrb	r2, [r7, #13]
 800e3aa:	4908      	ldr	r1, [pc, #32]	@ (800e3cc <UARTEx_SetNbDataToProcess+0x98>)
 800e3ac:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e3ae:	fb93 f3f2 	sdiv	r3, r3, r2
 800e3b2:	b29a      	uxth	r2, r3
 800e3b4:	687b      	ldr	r3, [r7, #4]
 800e3b6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800e3ba:	bf00      	nop
 800e3bc:	3714      	adds	r7, #20
 800e3be:	46bd      	mov	sp, r7
 800e3c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3c4:	4770      	bx	lr
 800e3c6:	bf00      	nop
 800e3c8:	0800f028 	.word	0x0800f028
 800e3cc:	0800f030 	.word	0x0800f030

0800e3d0 <malloc>:
 800e3d0:	4b02      	ldr	r3, [pc, #8]	@ (800e3dc <malloc+0xc>)
 800e3d2:	4601      	mov	r1, r0
 800e3d4:	6818      	ldr	r0, [r3, #0]
 800e3d6:	f000 b82d 	b.w	800e434 <_malloc_r>
 800e3da:	bf00      	nop
 800e3dc:	2400001c 	.word	0x2400001c

0800e3e0 <free>:
 800e3e0:	4b02      	ldr	r3, [pc, #8]	@ (800e3ec <free+0xc>)
 800e3e2:	4601      	mov	r1, r0
 800e3e4:	6818      	ldr	r0, [r3, #0]
 800e3e6:	f000 b8f5 	b.w	800e5d4 <_free_r>
 800e3ea:	bf00      	nop
 800e3ec:	2400001c 	.word	0x2400001c

0800e3f0 <sbrk_aligned>:
 800e3f0:	b570      	push	{r4, r5, r6, lr}
 800e3f2:	4e0f      	ldr	r6, [pc, #60]	@ (800e430 <sbrk_aligned+0x40>)
 800e3f4:	460c      	mov	r4, r1
 800e3f6:	6831      	ldr	r1, [r6, #0]
 800e3f8:	4605      	mov	r5, r0
 800e3fa:	b911      	cbnz	r1, 800e402 <sbrk_aligned+0x12>
 800e3fc:	f000 f8ae 	bl	800e55c <_sbrk_r>
 800e400:	6030      	str	r0, [r6, #0]
 800e402:	4621      	mov	r1, r4
 800e404:	4628      	mov	r0, r5
 800e406:	f000 f8a9 	bl	800e55c <_sbrk_r>
 800e40a:	1c43      	adds	r3, r0, #1
 800e40c:	d103      	bne.n	800e416 <sbrk_aligned+0x26>
 800e40e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800e412:	4620      	mov	r0, r4
 800e414:	bd70      	pop	{r4, r5, r6, pc}
 800e416:	1cc4      	adds	r4, r0, #3
 800e418:	f024 0403 	bic.w	r4, r4, #3
 800e41c:	42a0      	cmp	r0, r4
 800e41e:	d0f8      	beq.n	800e412 <sbrk_aligned+0x22>
 800e420:	1a21      	subs	r1, r4, r0
 800e422:	4628      	mov	r0, r5
 800e424:	f000 f89a 	bl	800e55c <_sbrk_r>
 800e428:	3001      	adds	r0, #1
 800e42a:	d1f2      	bne.n	800e412 <sbrk_aligned+0x22>
 800e42c:	e7ef      	b.n	800e40e <sbrk_aligned+0x1e>
 800e42e:	bf00      	nop
 800e430:	240008c8 	.word	0x240008c8

0800e434 <_malloc_r>:
 800e434:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e438:	1ccd      	adds	r5, r1, #3
 800e43a:	f025 0503 	bic.w	r5, r5, #3
 800e43e:	3508      	adds	r5, #8
 800e440:	2d0c      	cmp	r5, #12
 800e442:	bf38      	it	cc
 800e444:	250c      	movcc	r5, #12
 800e446:	2d00      	cmp	r5, #0
 800e448:	4606      	mov	r6, r0
 800e44a:	db01      	blt.n	800e450 <_malloc_r+0x1c>
 800e44c:	42a9      	cmp	r1, r5
 800e44e:	d904      	bls.n	800e45a <_malloc_r+0x26>
 800e450:	230c      	movs	r3, #12
 800e452:	6033      	str	r3, [r6, #0]
 800e454:	2000      	movs	r0, #0
 800e456:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e45a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e530 <_malloc_r+0xfc>
 800e45e:	f000 f869 	bl	800e534 <__malloc_lock>
 800e462:	f8d8 3000 	ldr.w	r3, [r8]
 800e466:	461c      	mov	r4, r3
 800e468:	bb44      	cbnz	r4, 800e4bc <_malloc_r+0x88>
 800e46a:	4629      	mov	r1, r5
 800e46c:	4630      	mov	r0, r6
 800e46e:	f7ff ffbf 	bl	800e3f0 <sbrk_aligned>
 800e472:	1c43      	adds	r3, r0, #1
 800e474:	4604      	mov	r4, r0
 800e476:	d158      	bne.n	800e52a <_malloc_r+0xf6>
 800e478:	f8d8 4000 	ldr.w	r4, [r8]
 800e47c:	4627      	mov	r7, r4
 800e47e:	2f00      	cmp	r7, #0
 800e480:	d143      	bne.n	800e50a <_malloc_r+0xd6>
 800e482:	2c00      	cmp	r4, #0
 800e484:	d04b      	beq.n	800e51e <_malloc_r+0xea>
 800e486:	6823      	ldr	r3, [r4, #0]
 800e488:	4639      	mov	r1, r7
 800e48a:	4630      	mov	r0, r6
 800e48c:	eb04 0903 	add.w	r9, r4, r3
 800e490:	f000 f864 	bl	800e55c <_sbrk_r>
 800e494:	4581      	cmp	r9, r0
 800e496:	d142      	bne.n	800e51e <_malloc_r+0xea>
 800e498:	6821      	ldr	r1, [r4, #0]
 800e49a:	1a6d      	subs	r5, r5, r1
 800e49c:	4629      	mov	r1, r5
 800e49e:	4630      	mov	r0, r6
 800e4a0:	f7ff ffa6 	bl	800e3f0 <sbrk_aligned>
 800e4a4:	3001      	adds	r0, #1
 800e4a6:	d03a      	beq.n	800e51e <_malloc_r+0xea>
 800e4a8:	6823      	ldr	r3, [r4, #0]
 800e4aa:	442b      	add	r3, r5
 800e4ac:	6023      	str	r3, [r4, #0]
 800e4ae:	f8d8 3000 	ldr.w	r3, [r8]
 800e4b2:	685a      	ldr	r2, [r3, #4]
 800e4b4:	bb62      	cbnz	r2, 800e510 <_malloc_r+0xdc>
 800e4b6:	f8c8 7000 	str.w	r7, [r8]
 800e4ba:	e00f      	b.n	800e4dc <_malloc_r+0xa8>
 800e4bc:	6822      	ldr	r2, [r4, #0]
 800e4be:	1b52      	subs	r2, r2, r5
 800e4c0:	d420      	bmi.n	800e504 <_malloc_r+0xd0>
 800e4c2:	2a0b      	cmp	r2, #11
 800e4c4:	d917      	bls.n	800e4f6 <_malloc_r+0xc2>
 800e4c6:	1961      	adds	r1, r4, r5
 800e4c8:	42a3      	cmp	r3, r4
 800e4ca:	6025      	str	r5, [r4, #0]
 800e4cc:	bf18      	it	ne
 800e4ce:	6059      	strne	r1, [r3, #4]
 800e4d0:	6863      	ldr	r3, [r4, #4]
 800e4d2:	bf08      	it	eq
 800e4d4:	f8c8 1000 	streq.w	r1, [r8]
 800e4d8:	5162      	str	r2, [r4, r5]
 800e4da:	604b      	str	r3, [r1, #4]
 800e4dc:	4630      	mov	r0, r6
 800e4de:	f000 f82f 	bl	800e540 <__malloc_unlock>
 800e4e2:	f104 000b 	add.w	r0, r4, #11
 800e4e6:	1d23      	adds	r3, r4, #4
 800e4e8:	f020 0007 	bic.w	r0, r0, #7
 800e4ec:	1ac2      	subs	r2, r0, r3
 800e4ee:	bf1c      	itt	ne
 800e4f0:	1a1b      	subne	r3, r3, r0
 800e4f2:	50a3      	strne	r3, [r4, r2]
 800e4f4:	e7af      	b.n	800e456 <_malloc_r+0x22>
 800e4f6:	6862      	ldr	r2, [r4, #4]
 800e4f8:	42a3      	cmp	r3, r4
 800e4fa:	bf0c      	ite	eq
 800e4fc:	f8c8 2000 	streq.w	r2, [r8]
 800e500:	605a      	strne	r2, [r3, #4]
 800e502:	e7eb      	b.n	800e4dc <_malloc_r+0xa8>
 800e504:	4623      	mov	r3, r4
 800e506:	6864      	ldr	r4, [r4, #4]
 800e508:	e7ae      	b.n	800e468 <_malloc_r+0x34>
 800e50a:	463c      	mov	r4, r7
 800e50c:	687f      	ldr	r7, [r7, #4]
 800e50e:	e7b6      	b.n	800e47e <_malloc_r+0x4a>
 800e510:	461a      	mov	r2, r3
 800e512:	685b      	ldr	r3, [r3, #4]
 800e514:	42a3      	cmp	r3, r4
 800e516:	d1fb      	bne.n	800e510 <_malloc_r+0xdc>
 800e518:	2300      	movs	r3, #0
 800e51a:	6053      	str	r3, [r2, #4]
 800e51c:	e7de      	b.n	800e4dc <_malloc_r+0xa8>
 800e51e:	230c      	movs	r3, #12
 800e520:	6033      	str	r3, [r6, #0]
 800e522:	4630      	mov	r0, r6
 800e524:	f000 f80c 	bl	800e540 <__malloc_unlock>
 800e528:	e794      	b.n	800e454 <_malloc_r+0x20>
 800e52a:	6005      	str	r5, [r0, #0]
 800e52c:	e7d6      	b.n	800e4dc <_malloc_r+0xa8>
 800e52e:	bf00      	nop
 800e530:	240008cc 	.word	0x240008cc

0800e534 <__malloc_lock>:
 800e534:	4801      	ldr	r0, [pc, #4]	@ (800e53c <__malloc_lock+0x8>)
 800e536:	f000 b84b 	b.w	800e5d0 <__retarget_lock_acquire_recursive>
 800e53a:	bf00      	nop
 800e53c:	24000a08 	.word	0x24000a08

0800e540 <__malloc_unlock>:
 800e540:	4801      	ldr	r0, [pc, #4]	@ (800e548 <__malloc_unlock+0x8>)
 800e542:	f000 b846 	b.w	800e5d2 <__retarget_lock_release_recursive>
 800e546:	bf00      	nop
 800e548:	24000a08 	.word	0x24000a08

0800e54c <memset>:
 800e54c:	4402      	add	r2, r0
 800e54e:	4603      	mov	r3, r0
 800e550:	4293      	cmp	r3, r2
 800e552:	d100      	bne.n	800e556 <memset+0xa>
 800e554:	4770      	bx	lr
 800e556:	f803 1b01 	strb.w	r1, [r3], #1
 800e55a:	e7f9      	b.n	800e550 <memset+0x4>

0800e55c <_sbrk_r>:
 800e55c:	b538      	push	{r3, r4, r5, lr}
 800e55e:	4d06      	ldr	r5, [pc, #24]	@ (800e578 <_sbrk_r+0x1c>)
 800e560:	2300      	movs	r3, #0
 800e562:	4604      	mov	r4, r0
 800e564:	4608      	mov	r0, r1
 800e566:	602b      	str	r3, [r5, #0]
 800e568:	f7f5 f954 	bl	8003814 <_sbrk>
 800e56c:	1c43      	adds	r3, r0, #1
 800e56e:	d102      	bne.n	800e576 <_sbrk_r+0x1a>
 800e570:	682b      	ldr	r3, [r5, #0]
 800e572:	b103      	cbz	r3, 800e576 <_sbrk_r+0x1a>
 800e574:	6023      	str	r3, [r4, #0]
 800e576:	bd38      	pop	{r3, r4, r5, pc}
 800e578:	24000a0c 	.word	0x24000a0c

0800e57c <__errno>:
 800e57c:	4b01      	ldr	r3, [pc, #4]	@ (800e584 <__errno+0x8>)
 800e57e:	6818      	ldr	r0, [r3, #0]
 800e580:	4770      	bx	lr
 800e582:	bf00      	nop
 800e584:	2400001c 	.word	0x2400001c

0800e588 <__libc_init_array>:
 800e588:	b570      	push	{r4, r5, r6, lr}
 800e58a:	4d0d      	ldr	r5, [pc, #52]	@ (800e5c0 <__libc_init_array+0x38>)
 800e58c:	4c0d      	ldr	r4, [pc, #52]	@ (800e5c4 <__libc_init_array+0x3c>)
 800e58e:	1b64      	subs	r4, r4, r5
 800e590:	10a4      	asrs	r4, r4, #2
 800e592:	2600      	movs	r6, #0
 800e594:	42a6      	cmp	r6, r4
 800e596:	d109      	bne.n	800e5ac <__libc_init_array+0x24>
 800e598:	4d0b      	ldr	r5, [pc, #44]	@ (800e5c8 <__libc_init_array+0x40>)
 800e59a:	4c0c      	ldr	r4, [pc, #48]	@ (800e5cc <__libc_init_array+0x44>)
 800e59c:	f000 fd20 	bl	800efe0 <_init>
 800e5a0:	1b64      	subs	r4, r4, r5
 800e5a2:	10a4      	asrs	r4, r4, #2
 800e5a4:	2600      	movs	r6, #0
 800e5a6:	42a6      	cmp	r6, r4
 800e5a8:	d105      	bne.n	800e5b6 <__libc_init_array+0x2e>
 800e5aa:	bd70      	pop	{r4, r5, r6, pc}
 800e5ac:	f855 3b04 	ldr.w	r3, [r5], #4
 800e5b0:	4798      	blx	r3
 800e5b2:	3601      	adds	r6, #1
 800e5b4:	e7ee      	b.n	800e594 <__libc_init_array+0xc>
 800e5b6:	f855 3b04 	ldr.w	r3, [r5], #4
 800e5ba:	4798      	blx	r3
 800e5bc:	3601      	adds	r6, #1
 800e5be:	e7f2      	b.n	800e5a6 <__libc_init_array+0x1e>
 800e5c0:	08011190 	.word	0x08011190
 800e5c4:	08011190 	.word	0x08011190
 800e5c8:	08011190 	.word	0x08011190
 800e5cc:	08011194 	.word	0x08011194

0800e5d0 <__retarget_lock_acquire_recursive>:
 800e5d0:	4770      	bx	lr

0800e5d2 <__retarget_lock_release_recursive>:
 800e5d2:	4770      	bx	lr

0800e5d4 <_free_r>:
 800e5d4:	b538      	push	{r3, r4, r5, lr}
 800e5d6:	4605      	mov	r5, r0
 800e5d8:	2900      	cmp	r1, #0
 800e5da:	d041      	beq.n	800e660 <_free_r+0x8c>
 800e5dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e5e0:	1f0c      	subs	r4, r1, #4
 800e5e2:	2b00      	cmp	r3, #0
 800e5e4:	bfb8      	it	lt
 800e5e6:	18e4      	addlt	r4, r4, r3
 800e5e8:	f7ff ffa4 	bl	800e534 <__malloc_lock>
 800e5ec:	4a1d      	ldr	r2, [pc, #116]	@ (800e664 <_free_r+0x90>)
 800e5ee:	6813      	ldr	r3, [r2, #0]
 800e5f0:	b933      	cbnz	r3, 800e600 <_free_r+0x2c>
 800e5f2:	6063      	str	r3, [r4, #4]
 800e5f4:	6014      	str	r4, [r2, #0]
 800e5f6:	4628      	mov	r0, r5
 800e5f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e5fc:	f7ff bfa0 	b.w	800e540 <__malloc_unlock>
 800e600:	42a3      	cmp	r3, r4
 800e602:	d908      	bls.n	800e616 <_free_r+0x42>
 800e604:	6820      	ldr	r0, [r4, #0]
 800e606:	1821      	adds	r1, r4, r0
 800e608:	428b      	cmp	r3, r1
 800e60a:	bf01      	itttt	eq
 800e60c:	6819      	ldreq	r1, [r3, #0]
 800e60e:	685b      	ldreq	r3, [r3, #4]
 800e610:	1809      	addeq	r1, r1, r0
 800e612:	6021      	streq	r1, [r4, #0]
 800e614:	e7ed      	b.n	800e5f2 <_free_r+0x1e>
 800e616:	461a      	mov	r2, r3
 800e618:	685b      	ldr	r3, [r3, #4]
 800e61a:	b10b      	cbz	r3, 800e620 <_free_r+0x4c>
 800e61c:	42a3      	cmp	r3, r4
 800e61e:	d9fa      	bls.n	800e616 <_free_r+0x42>
 800e620:	6811      	ldr	r1, [r2, #0]
 800e622:	1850      	adds	r0, r2, r1
 800e624:	42a0      	cmp	r0, r4
 800e626:	d10b      	bne.n	800e640 <_free_r+0x6c>
 800e628:	6820      	ldr	r0, [r4, #0]
 800e62a:	4401      	add	r1, r0
 800e62c:	1850      	adds	r0, r2, r1
 800e62e:	4283      	cmp	r3, r0
 800e630:	6011      	str	r1, [r2, #0]
 800e632:	d1e0      	bne.n	800e5f6 <_free_r+0x22>
 800e634:	6818      	ldr	r0, [r3, #0]
 800e636:	685b      	ldr	r3, [r3, #4]
 800e638:	6053      	str	r3, [r2, #4]
 800e63a:	4408      	add	r0, r1
 800e63c:	6010      	str	r0, [r2, #0]
 800e63e:	e7da      	b.n	800e5f6 <_free_r+0x22>
 800e640:	d902      	bls.n	800e648 <_free_r+0x74>
 800e642:	230c      	movs	r3, #12
 800e644:	602b      	str	r3, [r5, #0]
 800e646:	e7d6      	b.n	800e5f6 <_free_r+0x22>
 800e648:	6820      	ldr	r0, [r4, #0]
 800e64a:	1821      	adds	r1, r4, r0
 800e64c:	428b      	cmp	r3, r1
 800e64e:	bf04      	itt	eq
 800e650:	6819      	ldreq	r1, [r3, #0]
 800e652:	685b      	ldreq	r3, [r3, #4]
 800e654:	6063      	str	r3, [r4, #4]
 800e656:	bf04      	itt	eq
 800e658:	1809      	addeq	r1, r1, r0
 800e65a:	6021      	streq	r1, [r4, #0]
 800e65c:	6054      	str	r4, [r2, #4]
 800e65e:	e7ca      	b.n	800e5f6 <_free_r+0x22>
 800e660:	bd38      	pop	{r3, r4, r5, pc}
 800e662:	bf00      	nop
 800e664:	240008cc 	.word	0x240008cc

0800e668 <log>:
 800e668:	b4f0      	push	{r4, r5, r6, r7}
 800e66a:	ee10 0a90 	vmov	r0, s1
 800e66e:	ee10 3a10 	vmov	r3, s0
 800e672:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800e676:	429c      	cmp	r4, r3
 800e678:	f100 4140 	add.w	r1, r0, #3221225472	@ 0xc0000000
 800e67c:	4c70      	ldr	r4, [pc, #448]	@ (800e840 <log+0x1d8>)
 800e67e:	f501 1190 	add.w	r1, r1, #1179648	@ 0x120000
 800e682:	418c      	sbcs	r4, r1
 800e684:	ed2d 8b02 	vpush	{d8}
 800e688:	ea4f 4210 	mov.w	r2, r0, lsr #16
 800e68c:	d35a      	bcc.n	800e744 <log+0xdc>
 800e68e:	4a6d      	ldr	r2, [pc, #436]	@ (800e844 <log+0x1dc>)
 800e690:	4290      	cmp	r0, r2
 800e692:	bf08      	it	eq
 800e694:	2b00      	cmpeq	r3, #0
 800e696:	f000 80c4 	beq.w	800e822 <log+0x1ba>
 800e69a:	eeb7 7b00 	vmov.f64	d7, #112	@ 0x3f800000  1.0
 800e69e:	ee30 0b47 	vsub.f64	d0, d0, d7
 800e6a2:	4b69      	ldr	r3, [pc, #420]	@ (800e848 <log+0x1e0>)
 800e6a4:	ee20 2b00 	vmul.f64	d2, d0, d0
 800e6a8:	ed93 6b12 	vldr	d6, [r3, #72]	@ 0x48
 800e6ac:	ee20 4b02 	vmul.f64	d4, d0, d2
 800e6b0:	ed93 7b10 	vldr	d7, [r3, #64]	@ 0x40
 800e6b4:	eea6 7b00 	vfma.f64	d7, d6, d0
 800e6b8:	ed93 6b14 	vldr	d6, [r3, #80]	@ 0x50
 800e6bc:	ed93 5b18 	vldr	d5, [r3, #96]	@ 0x60
 800e6c0:	eea6 7b02 	vfma.f64	d7, d6, d2
 800e6c4:	ed93 6b16 	vldr	d6, [r3, #88]	@ 0x58
 800e6c8:	eea5 6b00 	vfma.f64	d6, d5, d0
 800e6cc:	ed93 5b1a 	vldr	d5, [r3, #104]	@ 0x68
 800e6d0:	ed93 3b1e 	vldr	d3, [r3, #120]	@ 0x78
 800e6d4:	eea5 6b02 	vfma.f64	d6, d5, d2
 800e6d8:	ed93 5b1c 	vldr	d5, [r3, #112]	@ 0x70
 800e6dc:	eea3 5b00 	vfma.f64	d5, d3, d0
 800e6e0:	ed93 3b20 	vldr	d3, [r3, #128]	@ 0x80
 800e6e4:	eea3 5b02 	vfma.f64	d5, d3, d2
 800e6e8:	ed93 3b22 	vldr	d3, [r3, #136]	@ 0x88
 800e6ec:	eea3 5b04 	vfma.f64	d5, d3, d4
 800e6f0:	eea5 6b04 	vfma.f64	d6, d5, d4
 800e6f4:	ed93 5b0e 	vldr	d5, [r3, #56]	@ 0x38
 800e6f8:	eea6 7b04 	vfma.f64	d7, d6, d4
 800e6fc:	eeb0 2b47 	vmov.f64	d2, d7
 800e700:	ed9f 7b49 	vldr	d7, [pc, #292]	@ 800e828 <log+0x1c0>
 800e704:	eeb0 6b40 	vmov.f64	d6, d0
 800e708:	eeb0 3b40 	vmov.f64	d3, d0
 800e70c:	eea0 6b07 	vfma.f64	d6, d0, d7
 800e710:	eea0 6b47 	vfms.f64	d6, d0, d7
 800e714:	ee30 8b46 	vsub.f64	d8, d0, d6
 800e718:	ee26 1b06 	vmul.f64	d1, d6, d6
 800e71c:	eea1 3b05 	vfma.f64	d3, d1, d5
 800e720:	ee30 7b43 	vsub.f64	d7, d0, d3
 800e724:	ee30 0b06 	vadd.f64	d0, d0, d6
 800e728:	eea1 7b05 	vfma.f64	d7, d1, d5
 800e72c:	ee25 5b08 	vmul.f64	d5, d5, d8
 800e730:	eea5 7b00 	vfma.f64	d7, d5, d0
 800e734:	eea2 7b04 	vfma.f64	d7, d2, d4
 800e738:	ee33 0b07 	vadd.f64	d0, d3, d7
 800e73c:	ecbd 8b02 	vpop	{d8}
 800e740:	bcf0      	pop	{r4, r5, r6, r7}
 800e742:	4770      	bx	lr
 800e744:	f1a2 0410 	sub.w	r4, r2, #16
 800e748:	f647 71df 	movw	r1, #32735	@ 0x7fdf
 800e74c:	428c      	cmp	r4, r1
 800e74e:	d923      	bls.n	800e798 <log+0x130>
 800e750:	18d9      	adds	r1, r3, r3
 800e752:	eb40 0400 	adc.w	r4, r0, r0
 800e756:	4321      	orrs	r1, r4
 800e758:	d105      	bne.n	800e766 <log+0xfe>
 800e75a:	ecbd 8b02 	vpop	{d8}
 800e75e:	2001      	movs	r0, #1
 800e760:	bcf0      	pop	{r4, r5, r6, r7}
 800e762:	f000 bbf9 	b.w	800ef58 <__math_divzero>
 800e766:	4939      	ldr	r1, [pc, #228]	@ (800e84c <log+0x1e4>)
 800e768:	4288      	cmp	r0, r1
 800e76a:	bf08      	it	eq
 800e76c:	2b00      	cmpeq	r3, #0
 800e76e:	d0e5      	beq.n	800e73c <log+0xd4>
 800e770:	0413      	lsls	r3, r2, #16
 800e772:	d403      	bmi.n	800e77c <log+0x114>
 800e774:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800e778:	4393      	bics	r3, r2
 800e77a:	d104      	bne.n	800e786 <log+0x11e>
 800e77c:	ecbd 8b02 	vpop	{d8}
 800e780:	bcf0      	pop	{r4, r5, r6, r7}
 800e782:	f000 bc01 	b.w	800ef88 <__math_invalid>
 800e786:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 800e830 <log+0x1c8>
 800e78a:	ee20 7b07 	vmul.f64	d7, d0, d7
 800e78e:	ec53 2b17 	vmov	r2, r3, d7
 800e792:	f1a3 7050 	sub.w	r0, r3, #54525952	@ 0x3400000
 800e796:	4613      	mov	r3, r2
 800e798:	f100 4240 	add.w	r2, r0, #3221225472	@ 0xc0000000
 800e79c:	492a      	ldr	r1, [pc, #168]	@ (800e848 <log+0x1e0>)
 800e79e:	eebf 5b00 	vmov.f64	d5, #240	@ 0xbf800000 -1.0
 800e7a2:	f502 12d0 	add.w	r2, r2, #1703936	@ 0x1a0000
 800e7a6:	f3c2 3446 	ubfx	r4, r2, #13, #7
 800e7aa:	0d15      	lsrs	r5, r2, #20
 800e7ac:	eb01 1c04 	add.w	ip, r1, r4, lsl #4
 800e7b0:	052d      	lsls	r5, r5, #20
 800e7b2:	ed9c 7b24 	vldr	d7, [ip, #144]	@ 0x90
 800e7b6:	1e1e      	subs	r6, r3, #0
 800e7b8:	1b47      	subs	r7, r0, r5
 800e7ba:	ec47 6b16 	vmov	d6, r6, r7
 800e7be:	1512      	asrs	r2, r2, #20
 800e7c0:	eea7 5b06 	vfma.f64	d5, d7, d6
 800e7c4:	ee07 2a90 	vmov	s15, r2
 800e7c8:	ee25 2b05 	vmul.f64	d2, d5, d5
 800e7cc:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 800e7d0:	ed91 4b00 	vldr	d4, [r1]
 800e7d4:	ee25 1b02 	vmul.f64	d1, d5, d2
 800e7d8:	ed9c 7b26 	vldr	d7, [ip, #152]	@ 0x98
 800e7dc:	eea4 7b06 	vfma.f64	d7, d4, d6
 800e7e0:	ee35 4b07 	vadd.f64	d4, d5, d7
 800e7e4:	ee37 0b44 	vsub.f64	d0, d7, d4
 800e7e8:	ed91 7b02 	vldr	d7, [r1, #8]
 800e7ec:	ee30 0b05 	vadd.f64	d0, d0, d5
 800e7f0:	eea7 0b06 	vfma.f64	d0, d7, d6
 800e7f4:	ed91 7b04 	vldr	d7, [r1, #16]
 800e7f8:	ed91 6b08 	vldr	d6, [r1, #32]
 800e7fc:	eea7 0b02 	vfma.f64	d0, d7, d2
 800e800:	ed91 7b06 	vldr	d7, [r1, #24]
 800e804:	ed91 3b0c 	vldr	d3, [r1, #48]	@ 0x30
 800e808:	eea6 7b05 	vfma.f64	d7, d6, d5
 800e80c:	ed91 6b0a 	vldr	d6, [r1, #40]	@ 0x28
 800e810:	eea3 6b05 	vfma.f64	d6, d3, d5
 800e814:	eea6 7b02 	vfma.f64	d7, d6, d2
 800e818:	eea1 0b07 	vfma.f64	d0, d1, d7
 800e81c:	ee30 0b04 	vadd.f64	d0, d0, d4
 800e820:	e78c      	b.n	800e73c <log+0xd4>
 800e822:	ed9f 0b05 	vldr	d0, [pc, #20]	@ 800e838 <log+0x1d0>
 800e826:	e789      	b.n	800e73c <log+0xd4>
 800e828:	00000000 	.word	0x00000000
 800e82c:	41a00000 	.word	0x41a00000
 800e830:	00000000 	.word	0x00000000
 800e834:	43300000 	.word	0x43300000
	...
 800e840:	000308ff 	.word	0x000308ff
 800e844:	3ff00000 	.word	0x3ff00000
 800e848:	0800f038 	.word	0x0800f038
 800e84c:	7ff00000 	.word	0x7ff00000

0800e850 <log10>:
 800e850:	b508      	push	{r3, lr}
 800e852:	ed2d 8b02 	vpush	{d8}
 800e856:	eeb0 8b40 	vmov.f64	d8, d0
 800e85a:	f000 fadd 	bl	800ee18 <__ieee754_log10>
 800e85e:	eeb4 8b48 	vcmp.f64	d8, d8
 800e862:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e866:	d60f      	bvs.n	800e888 <log10+0x38>
 800e868:	eeb5 8bc0 	vcmpe.f64	d8, #0.0
 800e86c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e870:	d80a      	bhi.n	800e888 <log10+0x38>
 800e872:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800e876:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e87a:	d108      	bne.n	800e88e <log10+0x3e>
 800e87c:	f7ff fe7e 	bl	800e57c <__errno>
 800e880:	ed9f 0b09 	vldr	d0, [pc, #36]	@ 800e8a8 <log10+0x58>
 800e884:	2322      	movs	r3, #34	@ 0x22
 800e886:	6003      	str	r3, [r0, #0]
 800e888:	ecbd 8b02 	vpop	{d8}
 800e88c:	bd08      	pop	{r3, pc}
 800e88e:	f7ff fe75 	bl	800e57c <__errno>
 800e892:	ecbd 8b02 	vpop	{d8}
 800e896:	2321      	movs	r3, #33	@ 0x21
 800e898:	6003      	str	r3, [r0, #0]
 800e89a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800e89e:	4804      	ldr	r0, [pc, #16]	@ (800e8b0 <log10+0x60>)
 800e8a0:	f000 bab2 	b.w	800ee08 <nan>
 800e8a4:	f3af 8000 	nop.w
 800e8a8:	00000000 	.word	0x00000000
 800e8ac:	fff00000 	.word	0xfff00000
 800e8b0:	0800f8c8 	.word	0x0800f8c8

0800e8b4 <checkint>:
 800e8b4:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800e8b8:	f240 33fe 	movw	r3, #1022	@ 0x3fe
 800e8bc:	429a      	cmp	r2, r3
 800e8be:	b570      	push	{r4, r5, r6, lr}
 800e8c0:	dd2a      	ble.n	800e918 <checkint+0x64>
 800e8c2:	f240 4333 	movw	r3, #1075	@ 0x433
 800e8c6:	429a      	cmp	r2, r3
 800e8c8:	dc24      	bgt.n	800e914 <checkint+0x60>
 800e8ca:	1a9b      	subs	r3, r3, r2
 800e8cc:	f1a3 0620 	sub.w	r6, r3, #32
 800e8d0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e8d4:	fa02 f403 	lsl.w	r4, r2, r3
 800e8d8:	fa02 f606 	lsl.w	r6, r2, r6
 800e8dc:	f1c3 0520 	rsb	r5, r3, #32
 800e8e0:	fa22 f505 	lsr.w	r5, r2, r5
 800e8e4:	4334      	orrs	r4, r6
 800e8e6:	432c      	orrs	r4, r5
 800e8e8:	409a      	lsls	r2, r3
 800e8ea:	ea20 0202 	bic.w	r2, r0, r2
 800e8ee:	ea21 0404 	bic.w	r4, r1, r4
 800e8f2:	4322      	orrs	r2, r4
 800e8f4:	f1a3 0420 	sub.w	r4, r3, #32
 800e8f8:	f1c3 0220 	rsb	r2, r3, #32
 800e8fc:	d10c      	bne.n	800e918 <checkint+0x64>
 800e8fe:	40d8      	lsrs	r0, r3
 800e900:	fa01 f302 	lsl.w	r3, r1, r2
 800e904:	4318      	orrs	r0, r3
 800e906:	40e1      	lsrs	r1, r4
 800e908:	4308      	orrs	r0, r1
 800e90a:	f000 0001 	and.w	r0, r0, #1
 800e90e:	f1d0 0002 	rsbs	r0, r0, #2
 800e912:	bd70      	pop	{r4, r5, r6, pc}
 800e914:	2002      	movs	r0, #2
 800e916:	e7fc      	b.n	800e912 <checkint+0x5e>
 800e918:	2000      	movs	r0, #0
 800e91a:	e7fa      	b.n	800e912 <checkint+0x5e>
 800e91c:	0000      	movs	r0, r0
	...

0800e920 <pow>:
 800e920:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e924:	ee10 4a90 	vmov	r4, s1
 800e928:	ed2d 8b0a 	vpush	{d8-d12}
 800e92c:	ea4f 5814 	mov.w	r8, r4, lsr #20
 800e930:	ee11 aa90 	vmov	sl, s3
 800e934:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 800e938:	f240 73fd 	movw	r3, #2045	@ 0x7fd
 800e93c:	429a      	cmp	r2, r3
 800e93e:	ee10 5a10 	vmov	r5, s0
 800e942:	ee11 0a10 	vmov	r0, s2
 800e946:	b087      	sub	sp, #28
 800e948:	46c4      	mov	ip, r8
 800e94a:	ea4f 561a 	mov.w	r6, sl, lsr #20
 800e94e:	d806      	bhi.n	800e95e <pow+0x3e>
 800e950:	f3c6 030a 	ubfx	r3, r6, #0, #11
 800e954:	f2a3 33be 	subw	r3, r3, #958	@ 0x3be
 800e958:	2b7f      	cmp	r3, #127	@ 0x7f
 800e95a:	f240 8157 	bls.w	800ec0c <pow+0x2ec>
 800e95e:	1802      	adds	r2, r0, r0
 800e960:	eb4a 010a 	adc.w	r1, sl, sl
 800e964:	f06f 0b01 	mvn.w	fp, #1
 800e968:	1e57      	subs	r7, r2, #1
 800e96a:	f141 33ff 	adc.w	r3, r1, #4294967295	@ 0xffffffff
 800e96e:	f46f 1e00 	mvn.w	lr, #2097152	@ 0x200000
 800e972:	45bb      	cmp	fp, r7
 800e974:	eb7e 0303 	sbcs.w	r3, lr, r3
 800e978:	d242      	bcs.n	800ea00 <pow+0xe0>
 800e97a:	ea52 0301 	orrs.w	r3, r2, r1
 800e97e:	f04f 0300 	mov.w	r3, #0
 800e982:	d10c      	bne.n	800e99e <pow+0x7e>
 800e984:	196d      	adds	r5, r5, r5
 800e986:	f484 2400 	eor.w	r4, r4, #524288	@ 0x80000
 800e98a:	4164      	adcs	r4, r4
 800e98c:	42ab      	cmp	r3, r5
 800e98e:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800e992:	41a3      	sbcs	r3, r4
 800e994:	f0c0 808f 	bcc.w	800eab6 <pow+0x196>
 800e998:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 800e99c:	e02b      	b.n	800e9f6 <pow+0xd6>
 800e99e:	4ed4      	ldr	r6, [pc, #848]	@ (800ecf0 <pow+0x3d0>)
 800e9a0:	42b4      	cmp	r4, r6
 800e9a2:	bf08      	it	eq
 800e9a4:	429d      	cmpeq	r5, r3
 800e9a6:	d109      	bne.n	800e9bc <pow+0x9c>
 800e9a8:	1800      	adds	r0, r0, r0
 800e9aa:	f48a 2a00 	eor.w	sl, sl, #524288	@ 0x80000
 800e9ae:	eb4a 0a0a 	adc.w	sl, sl, sl
 800e9b2:	4283      	cmp	r3, r0
 800e9b4:	4bcf      	ldr	r3, [pc, #828]	@ (800ecf4 <pow+0x3d4>)
 800e9b6:	eb73 030a 	sbcs.w	r3, r3, sl
 800e9ba:	e7eb      	b.n	800e994 <pow+0x74>
 800e9bc:	196d      	adds	r5, r5, r5
 800e9be:	48ce      	ldr	r0, [pc, #824]	@ (800ecf8 <pow+0x3d8>)
 800e9c0:	4164      	adcs	r4, r4
 800e9c2:	42ab      	cmp	r3, r5
 800e9c4:	eb70 0604 	sbcs.w	r6, r0, r4
 800e9c8:	d375      	bcc.n	800eab6 <pow+0x196>
 800e9ca:	4281      	cmp	r1, r0
 800e9cc:	bf08      	it	eq
 800e9ce:	429a      	cmpeq	r2, r3
 800e9d0:	d171      	bne.n	800eab6 <pow+0x196>
 800e9d2:	4aca      	ldr	r2, [pc, #808]	@ (800ecfc <pow+0x3dc>)
 800e9d4:	4294      	cmp	r4, r2
 800e9d6:	bf08      	it	eq
 800e9d8:	429d      	cmpeq	r5, r3
 800e9da:	d0dd      	beq.n	800e998 <pow+0x78>
 800e9dc:	4294      	cmp	r4, r2
 800e9de:	ea6f 0a0a 	mvn.w	sl, sl
 800e9e2:	bf34      	ite	cc
 800e9e4:	2400      	movcc	r4, #0
 800e9e6:	2401      	movcs	r4, #1
 800e9e8:	ea4f 7ada 	mov.w	sl, sl, lsr #31
 800e9ec:	4554      	cmp	r4, sl
 800e9ee:	f040 81dc 	bne.w	800edaa <pow+0x48a>
 800e9f2:	ee21 0b01 	vmul.f64	d0, d1, d1
 800e9f6:	b007      	add	sp, #28
 800e9f8:	ecbd 8b0a 	vpop	{d8-d12}
 800e9fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea00:	196f      	adds	r7, r5, r5
 800ea02:	eb44 0904 	adc.w	r9, r4, r4
 800ea06:	1e7a      	subs	r2, r7, #1
 800ea08:	f169 0300 	sbc.w	r3, r9, #0
 800ea0c:	4593      	cmp	fp, r2
 800ea0e:	eb7e 0303 	sbcs.w	r3, lr, r3
 800ea12:	d225      	bcs.n	800ea60 <pow+0x140>
 800ea14:	ee20 0b00 	vmul.f64	d0, d0, d0
 800ea18:	2c00      	cmp	r4, #0
 800ea1a:	da13      	bge.n	800ea44 <pow+0x124>
 800ea1c:	4651      	mov	r1, sl
 800ea1e:	f7ff ff49 	bl	800e8b4 <checkint>
 800ea22:	2801      	cmp	r0, #1
 800ea24:	d10e      	bne.n	800ea44 <pow+0x124>
 800ea26:	eeb1 0b40 	vneg.f64	d0, d0
 800ea2a:	ea57 0909 	orrs.w	r9, r7, r9
 800ea2e:	d10b      	bne.n	800ea48 <pow+0x128>
 800ea30:	f1ba 0f00 	cmp.w	sl, #0
 800ea34:	dadf      	bge.n	800e9f6 <pow+0xd6>
 800ea36:	b007      	add	sp, #28
 800ea38:	ecbd 8b0a 	vpop	{d8-d12}
 800ea3c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea40:	f000 ba8a 	b.w	800ef58 <__math_divzero>
 800ea44:	2000      	movs	r0, #0
 800ea46:	e7f0      	b.n	800ea2a <pow+0x10a>
 800ea48:	f1ba 0f00 	cmp.w	sl, #0
 800ea4c:	dad3      	bge.n	800e9f6 <pow+0xd6>
 800ea4e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800ea52:	ee86 7b00 	vdiv.f64	d7, d6, d0
 800ea56:	ed8d 7b00 	vstr	d7, [sp]
 800ea5a:	ed9d 0b00 	vldr	d0, [sp]
 800ea5e:	e7ca      	b.n	800e9f6 <pow+0xd6>
 800ea60:	2c00      	cmp	r4, #0
 800ea62:	da2b      	bge.n	800eabc <pow+0x19c>
 800ea64:	4651      	mov	r1, sl
 800ea66:	f7ff ff25 	bl	800e8b4 <checkint>
 800ea6a:	b930      	cbnz	r0, 800ea7a <pow+0x15a>
 800ea6c:	b007      	add	sp, #28
 800ea6e:	ecbd 8b0a 	vpop	{d8-d12}
 800ea72:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea76:	f000 ba87 	b.w	800ef88 <__math_invalid>
 800ea7a:	1e41      	subs	r1, r0, #1
 800ea7c:	4248      	negs	r0, r1
 800ea7e:	4148      	adcs	r0, r1
 800ea80:	0480      	lsls	r0, r0, #18
 800ea82:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800ea86:	f3c8 0c0a 	ubfx	ip, r8, #0, #11
 800ea8a:	f3c6 020a 	ubfx	r2, r6, #0, #11
 800ea8e:	f2a2 33be 	subw	r3, r2, #958	@ 0x3be
 800ea92:	2b7f      	cmp	r3, #127	@ 0x7f
 800ea94:	d92d      	bls.n	800eaf2 <pow+0x1d2>
 800ea96:	4b96      	ldr	r3, [pc, #600]	@ (800ecf0 <pow+0x3d0>)
 800ea98:	2000      	movs	r0, #0
 800ea9a:	429c      	cmp	r4, r3
 800ea9c:	bf08      	it	eq
 800ea9e:	4285      	cmpeq	r5, r0
 800eaa0:	f43f af7a 	beq.w	800e998 <pow+0x78>
 800eaa4:	f240 31bd 	movw	r1, #957	@ 0x3bd
 800eaa8:	428a      	cmp	r2, r1
 800eaaa:	d80c      	bhi.n	800eac6 <pow+0x1a6>
 800eaac:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 800eab0:	42a8      	cmp	r0, r5
 800eab2:	41a3      	sbcs	r3, r4
 800eab4:	d204      	bcs.n	800eac0 <pow+0x1a0>
 800eab6:	ee31 0b00 	vadd.f64	d0, d1, d0
 800eaba:	e79c      	b.n	800e9f6 <pow+0xd6>
 800eabc:	2000      	movs	r0, #0
 800eabe:	e7e4      	b.n	800ea8a <pow+0x16a>
 800eac0:	ee30 0b41 	vsub.f64	d0, d0, d1
 800eac4:	e797      	b.n	800e9f6 <pow+0xd6>
 800eac6:	2d01      	cmp	r5, #1
 800eac8:	eb74 0303 	sbcs.w	r3, r4, r3
 800eacc:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800ead0:	bf34      	ite	cc
 800ead2:	2301      	movcc	r3, #1
 800ead4:	2300      	movcs	r3, #0
 800ead6:	4296      	cmp	r6, r2
 800ead8:	bf8c      	ite	hi
 800eada:	2600      	movhi	r6, #0
 800eadc:	2601      	movls	r6, #1
 800eade:	42b3      	cmp	r3, r6
 800eae0:	f000 809c 	beq.w	800ec1c <pow+0x2fc>
 800eae4:	b007      	add	sp, #28
 800eae6:	ecbd 8b0a 	vpop	{d8-d12}
 800eaea:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eaee:	f000 ba2b 	b.w	800ef48 <__math_oflow>
 800eaf2:	f1bc 0f00 	cmp.w	ip, #0
 800eaf6:	d10a      	bne.n	800eb0e <pow+0x1ee>
 800eaf8:	ed9f 7b79 	vldr	d7, [pc, #484]	@ 800ece0 <pow+0x3c0>
 800eafc:	ee20 7b07 	vmul.f64	d7, d0, d7
 800eb00:	ec53 2b17 	vmov	r2, r3, d7
 800eb04:	f023 4400 	bic.w	r4, r3, #2147483648	@ 0x80000000
 800eb08:	4615      	mov	r5, r2
 800eb0a:	f1a4 7450 	sub.w	r4, r4, #54525952	@ 0x3400000
 800eb0e:	4a7c      	ldr	r2, [pc, #496]	@ (800ed00 <pow+0x3e0>)
 800eb10:	eebf 6b00 	vmov.f64	d6, #240	@ 0xbf800000 -1.0
 800eb14:	4422      	add	r2, r4
 800eb16:	1513      	asrs	r3, r2, #20
 800eb18:	f3c2 3146 	ubfx	r1, r2, #13, #7
 800eb1c:	ee03 3a10 	vmov	s6, r3
 800eb20:	0d12      	lsrs	r2, r2, #20
 800eb22:	4b78      	ldr	r3, [pc, #480]	@ (800ed04 <pow+0x3e4>)
 800eb24:	0512      	lsls	r2, r2, #20
 800eb26:	eb03 1641 	add.w	r6, r3, r1, lsl #5
 800eb2a:	1aa7      	subs	r7, r4, r2
 800eb2c:	eb03 1241 	add.w	r2, r3, r1, lsl #5
 800eb30:	ed92 5b12 	vldr	d5, [r2, #72]	@ 0x48
 800eb34:	ed96 7b18 	vldr	d7, [r6, #96]	@ 0x60
 800eb38:	1e2e      	subs	r6, r5, #0
 800eb3a:	ec47 6b14 	vmov	d4, r6, r7
 800eb3e:	ed92 2b16 	vldr	d2, [r2, #88]	@ 0x58
 800eb42:	eea4 6b05 	vfma.f64	d6, d4, d5
 800eb46:	ed93 5b00 	vldr	d5, [r3]
 800eb4a:	eeb8 3bc3 	vcvt.f64.s32	d3, s6
 800eb4e:	eea3 2b05 	vfma.f64	d2, d3, d5
 800eb52:	ed93 5b02 	vldr	d5, [r3, #8]
 800eb56:	ee36 4b02 	vadd.f64	d4, d6, d2
 800eb5a:	ee32 2b44 	vsub.f64	d2, d2, d4
 800eb5e:	eea3 7b05 	vfma.f64	d7, d3, d5
 800eb62:	ed93 5b04 	vldr	d5, [r3, #16]
 800eb66:	ee32 2b06 	vadd.f64	d2, d2, d6
 800eb6a:	ee37 7b02 	vadd.f64	d7, d7, d2
 800eb6e:	ee26 5b05 	vmul.f64	d5, d6, d5
 800eb72:	ee26 0b05 	vmul.f64	d0, d6, d5
 800eb76:	ee34 8b00 	vadd.f64	d8, d4, d0
 800eb7a:	eeb0 9b40 	vmov.f64	d9, d0
 800eb7e:	ee34 4b48 	vsub.f64	d4, d4, d8
 800eb82:	ee96 9b05 	vfnms.f64	d9, d6, d5
 800eb86:	ee34 ab00 	vadd.f64	d10, d4, d0
 800eb8a:	ed93 5b06 	vldr	d5, [r3, #24]
 800eb8e:	ee26 bb00 	vmul.f64	d11, d6, d0
 800eb92:	ee37 7b09 	vadd.f64	d7, d7, d9
 800eb96:	ed93 4b08 	vldr	d4, [r3, #32]
 800eb9a:	ee37 7b0a 	vadd.f64	d7, d7, d10
 800eb9e:	ed93 3b0c 	vldr	d3, [r3, #48]	@ 0x30
 800eba2:	eea6 5b04 	vfma.f64	d5, d6, d4
 800eba6:	ed93 4b0a 	vldr	d4, [r3, #40]	@ 0x28
 800ebaa:	ed93 cb10 	vldr	d12, [r3, #64]	@ 0x40
 800ebae:	eea6 4b03 	vfma.f64	d4, d6, d3
 800ebb2:	ed93 3b0e 	vldr	d3, [r3, #56]	@ 0x38
 800ebb6:	eea6 3b0c 	vfma.f64	d3, d6, d12
 800ebba:	eea0 4b03 	vfma.f64	d4, d0, d3
 800ebbe:	eea0 5b04 	vfma.f64	d5, d0, d4
 800ebc2:	eeab 7b05 	vfma.f64	d7, d11, d5
 800ebc6:	ee38 4b07 	vadd.f64	d4, d8, d7
 800ebca:	ee21 6b04 	vmul.f64	d6, d1, d4
 800ebce:	ee16 3a90 	vmov	r3, s13
 800ebd2:	eeb0 5b46 	vmov.f64	d5, d6
 800ebd6:	f3c3 560a 	ubfx	r6, r3, #20, #11
 800ebda:	f46f 7272 	mvn.w	r2, #968	@ 0x3c8
 800ebde:	18b2      	adds	r2, r6, r2
 800ebe0:	2a3e      	cmp	r2, #62	@ 0x3e
 800ebe2:	ee91 5b04 	vfnms.f64	d5, d1, d4
 800ebe6:	ee38 8b44 	vsub.f64	d8, d8, d4
 800ebea:	ee38 8b07 	vadd.f64	d8, d8, d7
 800ebee:	eea1 5b08 	vfma.f64	d5, d1, d8
 800ebf2:	d91b      	bls.n	800ec2c <pow+0x30c>
 800ebf4:	2a00      	cmp	r2, #0
 800ebf6:	da0b      	bge.n	800ec10 <pow+0x2f0>
 800ebf8:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 800ebfc:	ee36 0b00 	vadd.f64	d0, d6, d0
 800ec00:	2800      	cmp	r0, #0
 800ec02:	f43f aef8 	beq.w	800e9f6 <pow+0xd6>
 800ec06:	eeb1 0b40 	vneg.f64	d0, d0
 800ec0a:	e6f4      	b.n	800e9f6 <pow+0xd6>
 800ec0c:	2000      	movs	r0, #0
 800ec0e:	e77e      	b.n	800eb0e <pow+0x1ee>
 800ec10:	f5b6 6f81 	cmp.w	r6, #1032	@ 0x408
 800ec14:	d909      	bls.n	800ec2a <pow+0x30a>
 800ec16:	2b00      	cmp	r3, #0
 800ec18:	f6bf af64 	bge.w	800eae4 <pow+0x1c4>
 800ec1c:	b007      	add	sp, #28
 800ec1e:	ecbd 8b0a 	vpop	{d8-d12}
 800ec22:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec26:	f000 b987 	b.w	800ef38 <__math_uflow>
 800ec2a:	2600      	movs	r6, #0
 800ec2c:	4936      	ldr	r1, [pc, #216]	@ (800ed08 <pow+0x3e8>)
 800ec2e:	ed91 4b02 	vldr	d4, [r1, #8]
 800ec32:	ed91 3b00 	vldr	d3, [r1]
 800ec36:	eeb0 7b44 	vmov.f64	d7, d4
 800ec3a:	eea6 7b03 	vfma.f64	d7, d6, d3
 800ec3e:	ee17 5a10 	vmov	r5, s14
 800ec42:	ee37 7b44 	vsub.f64	d7, d7, d4
 800ec46:	ed91 4b04 	vldr	d4, [r1, #16]
 800ec4a:	f005 037f 	and.w	r3, r5, #127	@ 0x7f
 800ec4e:	eea7 6b04 	vfma.f64	d6, d7, d4
 800ec52:	ed91 4b06 	vldr	d4, [r1, #24]
 800ec56:	18dc      	adds	r4, r3, r3
 800ec58:	f104 030f 	add.w	r3, r4, #15
 800ec5c:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
 800ec60:	eea7 6b04 	vfma.f64	d6, d7, d4
 800ec64:	ed91 3b0a 	vldr	d3, [r1, #40]	@ 0x28
 800ec68:	ee35 5b06 	vadd.f64	d5, d5, d6
 800ec6c:	ee25 6b05 	vmul.f64	d6, d5, d5
 800ec70:	ed94 7b1c 	vldr	d7, [r4, #112]	@ 0x70
 800ec74:	ed91 4b08 	vldr	d4, [r1, #32]
 800ec78:	ee35 7b07 	vadd.f64	d7, d5, d7
 800ec7c:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
 800ec80:	eea5 4b03 	vfma.f64	d4, d5, d3
 800ec84:	ed91 3b0e 	vldr	d3, [r1, #56]	@ 0x38
 800ec88:	eea6 7b04 	vfma.f64	d7, d6, d4
 800ec8c:	ee26 6b06 	vmul.f64	d6, d6, d6
 800ec90:	ed91 4b0c 	vldr	d4, [r1, #48]	@ 0x30
 800ec94:	f851 c033 	ldr.w	ip, [r1, r3, lsl #3]
 800ec98:	f8d2 e004 	ldr.w	lr, [r2, #4]
 800ec9c:	eea5 4b03 	vfma.f64	d4, d5, d3
 800eca0:	1940      	adds	r0, r0, r5
 800eca2:	2700      	movs	r7, #0
 800eca4:	eb17 020c 	adds.w	r2, r7, ip
 800eca8:	eb0e 3340 	add.w	r3, lr, r0, lsl #13
 800ecac:	eea6 7b04 	vfma.f64	d7, d6, d4
 800ecb0:	2e00      	cmp	r6, #0
 800ecb2:	d175      	bne.n	800eda0 <pow+0x480>
 800ecb4:	42bd      	cmp	r5, r7
 800ecb6:	db29      	blt.n	800ed0c <pow+0x3ec>
 800ecb8:	f103 4140 	add.w	r1, r3, #3221225472	@ 0xc0000000
 800ecbc:	f501 0170 	add.w	r1, r1, #15728640	@ 0xf00000
 800ecc0:	4610      	mov	r0, r2
 800ecc2:	ec41 0b10 	vmov	d0, r0, r1
 800ecc6:	eea7 0b00 	vfma.f64	d0, d7, d0
 800ecca:	ed9f 7b07 	vldr	d7, [pc, #28]	@ 800ece8 <pow+0x3c8>
 800ecce:	ee20 0b07 	vmul.f64	d0, d0, d7
 800ecd2:	b007      	add	sp, #28
 800ecd4:	ecbd 8b0a 	vpop	{d8-d12}
 800ecd8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ecdc:	f000 b96c 	b.w	800efb8 <__math_check_oflow>
 800ece0:	00000000 	.word	0x00000000
 800ece4:	43300000 	.word	0x43300000
 800ece8:	00000000 	.word	0x00000000
 800ecec:	7f000000 	.word	0x7f000000
 800ecf0:	3ff00000 	.word	0x3ff00000
 800ecf4:	fff00000 	.word	0xfff00000
 800ecf8:	ffe00000 	.word	0xffe00000
 800ecfc:	7fe00000 	.word	0x7fe00000
 800ed00:	c0196aab 	.word	0xc0196aab
 800ed04:	0800f8d0 	.word	0x0800f8d0
 800ed08:	08010918 	.word	0x08010918
 800ed0c:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 800ed10:	f501 1100 	add.w	r1, r1, #2097152	@ 0x200000
 800ed14:	4610      	mov	r0, r2
 800ed16:	ec41 0b15 	vmov	d5, r0, r1
 800ed1a:	eeb7 3b00 	vmov.f64	d3, #112	@ 0x3f800000  1.0
 800ed1e:	ee27 6b05 	vmul.f64	d6, d7, d5
 800ed22:	ee35 7b06 	vadd.f64	d7, d5, d6
 800ed26:	eeb0 4bc7 	vabs.f64	d4, d7
 800ed2a:	eeb4 4bc3 	vcmpe.f64	d4, d3
 800ed2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ed32:	ed9f 0b1f 	vldr	d0, [pc, #124]	@ 800edb0 <pow+0x490>
 800ed36:	d52a      	bpl.n	800ed8e <pow+0x46e>
 800ed38:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800ed3c:	ee35 5b47 	vsub.f64	d5, d5, d7
 800ed40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ed44:	ee35 5b06 	vadd.f64	d5, d5, d6
 800ed48:	eebf 4b00 	vmov.f64	d4, #240	@ 0xbf800000 -1.0
 800ed4c:	bf58      	it	pl
 800ed4e:	eeb0 4b43 	vmovpl.f64	d4, d3
 800ed52:	ee37 3b04 	vadd.f64	d3, d7, d4
 800ed56:	ee34 6b43 	vsub.f64	d6, d4, d3
 800ed5a:	ee36 6b07 	vadd.f64	d6, d6, d7
 800ed5e:	ee36 6b05 	vadd.f64	d6, d6, d5
 800ed62:	ee36 6b03 	vadd.f64	d6, d6, d3
 800ed66:	ee36 7b44 	vsub.f64	d7, d6, d4
 800ed6a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800ed6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ed72:	d104      	bne.n	800ed7e <pow+0x45e>
 800ed74:	4632      	mov	r2, r6
 800ed76:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 800ed7a:	ec43 2b17 	vmov	d7, r2, r3
 800ed7e:	ed8d 0b02 	vstr	d0, [sp, #8]
 800ed82:	ed9d 6b02 	vldr	d6, [sp, #8]
 800ed86:	ee26 6b00 	vmul.f64	d6, d6, d0
 800ed8a:	ed8d 6b04 	vstr	d6, [sp, #16]
 800ed8e:	ee27 0b00 	vmul.f64	d0, d7, d0
 800ed92:	b007      	add	sp, #28
 800ed94:	ecbd 8b0a 	vpop	{d8-d12}
 800ed98:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed9c:	f000 b903 	b.w	800efa6 <__math_check_uflow>
 800eda0:	ec43 2b10 	vmov	d0, r2, r3
 800eda4:	eea7 0b00 	vfma.f64	d0, d7, d0
 800eda8:	e625      	b.n	800e9f6 <pow+0xd6>
 800edaa:	ed9f 0b03 	vldr	d0, [pc, #12]	@ 800edb8 <pow+0x498>
 800edae:	e622      	b.n	800e9f6 <pow+0xd6>
 800edb0:	00000000 	.word	0x00000000
 800edb4:	00100000 	.word	0x00100000
	...

0800edc0 <sqrt>:
 800edc0:	b508      	push	{r3, lr}
 800edc2:	ed2d 8b04 	vpush	{d8-d9}
 800edc6:	eeb0 8b40 	vmov.f64	d8, d0
 800edca:	f000 f819 	bl	800ee00 <__ieee754_sqrt>
 800edce:	eeb4 8b48 	vcmp.f64	d8, d8
 800edd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800edd6:	d60c      	bvs.n	800edf2 <sqrt+0x32>
 800edd8:	ed9f 9b07 	vldr	d9, [pc, #28]	@ 800edf8 <sqrt+0x38>
 800eddc:	eeb4 8bc9 	vcmpe.f64	d8, d9
 800ede0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ede4:	d505      	bpl.n	800edf2 <sqrt+0x32>
 800ede6:	f7ff fbc9 	bl	800e57c <__errno>
 800edea:	ee89 0b09 	vdiv.f64	d0, d9, d9
 800edee:	2321      	movs	r3, #33	@ 0x21
 800edf0:	6003      	str	r3, [r0, #0]
 800edf2:	ecbd 8b04 	vpop	{d8-d9}
 800edf6:	bd08      	pop	{r3, pc}
	...

0800ee00 <__ieee754_sqrt>:
 800ee00:	eeb1 0bc0 	vsqrt.f64	d0, d0
 800ee04:	4770      	bx	lr
	...

0800ee08 <nan>:
 800ee08:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800ee10 <nan+0x8>
 800ee0c:	4770      	bx	lr
 800ee0e:	bf00      	nop
 800ee10:	00000000 	.word	0x00000000
 800ee14:	7ff80000 	.word	0x7ff80000

0800ee18 <__ieee754_log10>:
 800ee18:	b510      	push	{r4, lr}
 800ee1a:	ee10 3a90 	vmov	r3, s1
 800ee1e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ee22:	ed2d 8b02 	vpush	{d8}
 800ee26:	da21      	bge.n	800ee6c <__ieee754_log10+0x54>
 800ee28:	ee10 1a10 	vmov	r1, s0
 800ee2c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800ee30:	430a      	orrs	r2, r1
 800ee32:	d108      	bne.n	800ee46 <__ieee754_log10+0x2e>
 800ee34:	ed9f 6b22 	vldr	d6, [pc, #136]	@ 800eec0 <__ieee754_log10+0xa8>
 800ee38:	ed9f 7b23 	vldr	d7, [pc, #140]	@ 800eec8 <__ieee754_log10+0xb0>
 800ee3c:	ee86 0b07 	vdiv.f64	d0, d6, d7
 800ee40:	ecbd 8b02 	vpop	{d8}
 800ee44:	bd10      	pop	{r4, pc}
 800ee46:	2b00      	cmp	r3, #0
 800ee48:	da02      	bge.n	800ee50 <__ieee754_log10+0x38>
 800ee4a:	ee30 6b40 	vsub.f64	d6, d0, d0
 800ee4e:	e7f3      	b.n	800ee38 <__ieee754_log10+0x20>
 800ee50:	ed9f 7b1f 	vldr	d7, [pc, #124]	@ 800eed0 <__ieee754_log10+0xb8>
 800ee54:	ee20 0b07 	vmul.f64	d0, d0, d7
 800ee58:	ee10 3a90 	vmov	r3, s1
 800ee5c:	f06f 0235 	mvn.w	r2, #53	@ 0x35
 800ee60:	4923      	ldr	r1, [pc, #140]	@ (800eef0 <__ieee754_log10+0xd8>)
 800ee62:	428b      	cmp	r3, r1
 800ee64:	dd04      	ble.n	800ee70 <__ieee754_log10+0x58>
 800ee66:	ee30 0b00 	vadd.f64	d0, d0, d0
 800ee6a:	e7e9      	b.n	800ee40 <__ieee754_log10+0x28>
 800ee6c:	2200      	movs	r2, #0
 800ee6e:	e7f7      	b.n	800ee60 <__ieee754_log10+0x48>
 800ee70:	1518      	asrs	r0, r3, #20
 800ee72:	f2a0 30ff 	subw	r0, r0, #1023	@ 0x3ff
 800ee76:	4410      	add	r0, r2
 800ee78:	f3c3 0113 	ubfx	r1, r3, #0, #20
 800ee7c:	f240 34ff 	movw	r4, #1023	@ 0x3ff
 800ee80:	eb00 73d0 	add.w	r3, r0, r0, lsr #31
 800ee84:	ee08 3a10 	vmov	s16, r3
 800ee88:	eba4 70d0 	sub.w	r0, r4, r0, lsr #31
 800ee8c:	ec53 2b10 	vmov	r2, r3, d0
 800ee90:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 800ee94:	ec43 2b10 	vmov	d0, r2, r3
 800ee98:	f7ff fbe6 	bl	800e668 <log>
 800ee9c:	ed9f 7b0e 	vldr	d7, [pc, #56]	@ 800eed8 <__ieee754_log10+0xc0>
 800eea0:	ee20 0b07 	vmul.f64	d0, d0, d7
 800eea4:	ed9f 7b0e 	vldr	d7, [pc, #56]	@ 800eee0 <__ieee754_log10+0xc8>
 800eea8:	eeb8 8bc8 	vcvt.f64.s32	d8, s16
 800eeac:	eea8 0b07 	vfma.f64	d0, d8, d7
 800eeb0:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 800eee8 <__ieee754_log10+0xd0>
 800eeb4:	eea8 0b07 	vfma.f64	d0, d8, d7
 800eeb8:	e7c2      	b.n	800ee40 <__ieee754_log10+0x28>
 800eeba:	bf00      	nop
 800eebc:	f3af 8000 	nop.w
 800eec0:	00000000 	.word	0x00000000
 800eec4:	c3500000 	.word	0xc3500000
	...
 800eed4:	43500000 	.word	0x43500000
 800eed8:	1526e50e 	.word	0x1526e50e
 800eedc:	3fdbcb7b 	.word	0x3fdbcb7b
 800eee0:	11f12b36 	.word	0x11f12b36
 800eee4:	3d59fef3 	.word	0x3d59fef3
 800eee8:	509f6000 	.word	0x509f6000
 800eeec:	3fd34413 	.word	0x3fd34413
 800eef0:	7fefffff 	.word	0x7fefffff

0800eef4 <with_errno>:
 800eef4:	b510      	push	{r4, lr}
 800eef6:	ed2d 8b02 	vpush	{d8}
 800eefa:	eeb0 8b40 	vmov.f64	d8, d0
 800eefe:	4604      	mov	r4, r0
 800ef00:	f7ff fb3c 	bl	800e57c <__errno>
 800ef04:	eeb0 0b48 	vmov.f64	d0, d8
 800ef08:	ecbd 8b02 	vpop	{d8}
 800ef0c:	6004      	str	r4, [r0, #0]
 800ef0e:	bd10      	pop	{r4, pc}

0800ef10 <xflow>:
 800ef10:	b082      	sub	sp, #8
 800ef12:	b158      	cbz	r0, 800ef2c <xflow+0x1c>
 800ef14:	eeb1 7b40 	vneg.f64	d7, d0
 800ef18:	ed8d 7b00 	vstr	d7, [sp]
 800ef1c:	ed9d 7b00 	vldr	d7, [sp]
 800ef20:	2022      	movs	r0, #34	@ 0x22
 800ef22:	ee20 0b07 	vmul.f64	d0, d0, d7
 800ef26:	b002      	add	sp, #8
 800ef28:	f7ff bfe4 	b.w	800eef4 <with_errno>
 800ef2c:	eeb0 7b40 	vmov.f64	d7, d0
 800ef30:	e7f2      	b.n	800ef18 <xflow+0x8>
 800ef32:	0000      	movs	r0, r0
 800ef34:	0000      	movs	r0, r0
	...

0800ef38 <__math_uflow>:
 800ef38:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800ef40 <__math_uflow+0x8>
 800ef3c:	f7ff bfe8 	b.w	800ef10 <xflow>
 800ef40:	00000000 	.word	0x00000000
 800ef44:	10000000 	.word	0x10000000

0800ef48 <__math_oflow>:
 800ef48:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800ef50 <__math_oflow+0x8>
 800ef4c:	f7ff bfe0 	b.w	800ef10 <xflow>
 800ef50:	00000000 	.word	0x00000000
 800ef54:	70000000 	.word	0x70000000

0800ef58 <__math_divzero>:
 800ef58:	b082      	sub	sp, #8
 800ef5a:	2800      	cmp	r0, #0
 800ef5c:	eebf 6b00 	vmov.f64	d6, #240	@ 0xbf800000 -1.0
 800ef60:	eeb7 7b00 	vmov.f64	d7, #112	@ 0x3f800000  1.0
 800ef64:	fe07 7b06 	vseleq.f64	d7, d7, d6
 800ef68:	ed8d 7b00 	vstr	d7, [sp]
 800ef6c:	ed9d 0b00 	vldr	d0, [sp]
 800ef70:	ed9f 7b03 	vldr	d7, [pc, #12]	@ 800ef80 <__math_divzero+0x28>
 800ef74:	2022      	movs	r0, #34	@ 0x22
 800ef76:	ee80 0b07 	vdiv.f64	d0, d0, d7
 800ef7a:	b002      	add	sp, #8
 800ef7c:	f7ff bfba 	b.w	800eef4 <with_errno>
	...

0800ef88 <__math_invalid>:
 800ef88:	eeb0 7b40 	vmov.f64	d7, d0
 800ef8c:	eeb4 7b47 	vcmp.f64	d7, d7
 800ef90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ef94:	ee30 6b40 	vsub.f64	d6, d0, d0
 800ef98:	ee86 0b06 	vdiv.f64	d0, d6, d6
 800ef9c:	d602      	bvs.n	800efa4 <__math_invalid+0x1c>
 800ef9e:	2021      	movs	r0, #33	@ 0x21
 800efa0:	f7ff bfa8 	b.w	800eef4 <with_errno>
 800efa4:	4770      	bx	lr

0800efa6 <__math_check_uflow>:
 800efa6:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800efaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800efae:	d102      	bne.n	800efb6 <__math_check_uflow+0x10>
 800efb0:	2022      	movs	r0, #34	@ 0x22
 800efb2:	f7ff bf9f 	b.w	800eef4 <with_errno>
 800efb6:	4770      	bx	lr

0800efb8 <__math_check_oflow>:
 800efb8:	ed9f 6b07 	vldr	d6, [pc, #28]	@ 800efd8 <__math_check_oflow+0x20>
 800efbc:	eeb0 7bc0 	vabs.f64	d7, d0
 800efc0:	eeb4 7b46 	vcmp.f64	d7, d6
 800efc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800efc8:	dd02      	ble.n	800efd0 <__math_check_oflow+0x18>
 800efca:	2022      	movs	r0, #34	@ 0x22
 800efcc:	f7ff bf92 	b.w	800eef4 <with_errno>
 800efd0:	4770      	bx	lr
 800efd2:	bf00      	nop
 800efd4:	f3af 8000 	nop.w
 800efd8:	ffffffff 	.word	0xffffffff
 800efdc:	7fefffff 	.word	0x7fefffff

0800efe0 <_init>:
 800efe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800efe2:	bf00      	nop
 800efe4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800efe6:	bc08      	pop	{r3}
 800efe8:	469e      	mov	lr, r3
 800efea:	4770      	bx	lr

0800efec <_fini>:
 800efec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800efee:	bf00      	nop
 800eff0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800eff2:	bc08      	pop	{r3}
 800eff4:	469e      	mov	lr, r3
 800eff6:	4770      	bx	lr
