
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns max -126.87

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns max -0.96

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack max -0.96

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.91 source latency sa10_sr[1]$_DFF_P_/CLK ^
  -0.58 target latency sa00_sr[3]$_DFF_P_/CLK ^
  -0.02 CRPR
--------------
   0.31 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: key[37] (input port clocked by clk)
Endpoint: u0.w[2][5]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.60    0.60 v input external delay
     1    0.09    0.00    0.00    0.60 v key[37] (in)
                                         key[37] (net)
                  0.00    0.00    0.60 v input59/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     1    0.01    0.06    0.11    0.71 v input59/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net59 (net)
                  0.06    0.00    0.71 v _16519_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.19    0.90 v _16519_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _00380_ (net)
                  0.07    0.00    0.90 v u0.w[2][5]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.90   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.19    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.39    0.16    0.18    0.19 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.16    0.00    0.19 ^ clkbuf_2_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.55    0.21    0.25    0.44 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2_0_clk (net)
                  0.21    0.01    0.44 ^ clkbuf_5_18__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.44    0.18    0.23    0.68 ^ clkbuf_5_18__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_5_18__leaf_clk (net)
                  0.18    0.00    0.68 ^ clkbuf_leaf_363_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.02    0.04    0.13    0.81 ^ clkbuf_leaf_363_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_363_clk (net)
                  0.04    0.00    0.81 ^ u0.w[2][5]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.81   clock reconvergence pessimism
                          0.08    0.89   library hold time
                                  0.89   data required time
-----------------------------------------------------------------------------
                                  0.89   data required time
                                 -0.90   data arrival time
-----------------------------------------------------------------------------
                                  0.01   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: sa10_sr[1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa22_sr[5]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.19    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.39    0.16    0.18    0.19 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.16    0.00    0.19 ^ clkbuf_2_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.56    0.22    0.25    0.44 ^ clkbuf_2_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1_0_clk (net)
                  0.22    0.01    0.45 ^ clkbuf_5_12__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    25    0.73    0.28    0.30    0.74 ^ clkbuf_5_12__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_5_12__leaf_clk (net)
                  0.28    0.01    0.75 ^ clkbuf_leaf_58_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     3    0.03    0.05    0.15    0.91 ^ clkbuf_leaf_58_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_58_clk (net)
                  0.05    0.00    0.91 ^ sa10_sr[1]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
     4    0.10    0.19    0.48    1.39 ^ sa10_sr[1]$_DFF_P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                         sa10_sr[1] (net)
                  0.19    0.00    1.39 ^ place21427/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     1    0.03    0.08    0.17    1.56 ^ place21427/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net21427 (net)
                  0.08    0.00    1.56 ^ _19322_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     2    0.04    0.10    0.08    1.64 v _19322_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _10420_ (net)
                  0.10    0.00    1.64 v _25564_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     2    0.05    0.15    0.13    1.77 ^ _25564_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _01564_ (net)
                  0.15    0.00    1.77 ^ _25565_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.09    0.07    1.84 v _25565_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _01565_ (net)
                  0.09    0.00    1.84 v _25566_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.03    0.18    0.14    1.98 ^ _25566_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _01566_ (net)
                  0.18    0.00    1.98 ^ _25567_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.09    0.09    2.07 v _25567_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _01567_ (net)
                  0.09    0.00    2.07 v _25568_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.03    0.19    0.15    2.22 ^ _25568_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _01568_ (net)
                  0.19    0.00    2.22 ^ rebuffer82/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     1    0.03    0.09    0.17    2.39 ^ rebuffer82/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net469 (net)
                  0.09    0.00    2.39 ^ _25571_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     2    0.05    0.19    0.09    2.48 v _25571_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _01571_ (net)
                  0.19    0.00    2.48 v _25574_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.03    0.26    0.21    2.70 ^ _25574_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _01574_ (net)
                  0.26    0.00    2.70 ^ _25580_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     6    0.17    0.29    0.23    2.92 v _25580_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _15935_[0] (net)
                  0.29    0.00    2.93 v _32032_/A (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     3    0.05    0.10    0.27    3.20 v _32032_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _15936_[0] (net)
                  0.10    0.00    3.20 v _25803_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
     2    0.04    0.11    0.10    3.30 ^ _25803_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
                                         _01797_ (net)
                  0.11    0.00    3.30 ^ place17770/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     1    0.03    0.09    0.16    3.46 ^ place17770/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         net17770 (net)
                  0.09    0.00    3.46 ^ _25871_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     3    0.06    0.12    0.10    3.56 v _25871_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _01864_ (net)
                  0.12    0.00    3.56 v place17465/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     1    0.02    0.07    0.16    3.72 v place17465/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net17465 (net)
                  0.07    0.00    3.72 v _26138_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.12    0.10    3.82 ^ _26138_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _02127_ (net)
                  0.12    0.00    3.82 ^ _26139_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.17    0.08    3.90 v _26139_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _02128_ (net)
                  0.17    0.00    3.90 v _26140_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.22    0.16    4.06 ^ _26140_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _02129_ (net)
                  0.22    0.00    4.06 ^ _26141_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.03    0.14    0.11    4.17 v _26141_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _02130_ (net)
                  0.14    0.00    4.17 v _26156_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.16    0.14    4.31 ^ _26156_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _02145_ (net)
                  0.16    0.00    4.31 ^ _26157_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.11    0.08    4.39 v _26157_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _02146_ (net)
                  0.11    0.00    4.39 v _26187_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.10    0.08    4.47 ^ _26187_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _00101_ (net)
                  0.10    0.00    4.47 ^ sa22_sr[5]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  4.47   data arrival time

                          3.00    3.00   clock clk (rise edge)
                          0.00    3.00   clock source latency
     1    0.19    0.00    0.00    3.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    3.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.39    0.16    0.17    3.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.16    0.00    3.17 ^ clkbuf_2_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.56    0.22    0.23    3.40 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_3_0_clk (net)
                  0.22    0.00    3.40 ^ clkbuf_5_26__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    12    0.33    0.14    0.19    3.59 ^ clkbuf_5_26__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_5_26__leaf_clk (net)
                  0.14    0.00    3.60 ^ sa22_sr[5]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.02    3.62   clock reconvergence pessimism
                         -0.11    3.51   library setup time
                                  3.51   data required time
-----------------------------------------------------------------------------
                                  3.51   data required time
                                 -4.47   data arrival time
-----------------------------------------------------------------------------
                                 -0.96   slack (VIOLATED)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: sa10_sr[1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa22_sr[5]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.19    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.39    0.16    0.18    0.19 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.16    0.00    0.19 ^ clkbuf_2_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.56    0.22    0.25    0.44 ^ clkbuf_2_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1_0_clk (net)
                  0.22    0.01    0.45 ^ clkbuf_5_12__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    25    0.73    0.28    0.30    0.74 ^ clkbuf_5_12__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_5_12__leaf_clk (net)
                  0.28    0.01    0.75 ^ clkbuf_leaf_58_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     3    0.03    0.05    0.15    0.91 ^ clkbuf_leaf_58_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_58_clk (net)
                  0.05    0.00    0.91 ^ sa10_sr[1]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
     4    0.10    0.19    0.48    1.39 ^ sa10_sr[1]$_DFF_P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                         sa10_sr[1] (net)
                  0.19    0.00    1.39 ^ place21427/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     1    0.03    0.08    0.17    1.56 ^ place21427/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net21427 (net)
                  0.08    0.00    1.56 ^ _19322_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     2    0.04    0.10    0.08    1.64 v _19322_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _10420_ (net)
                  0.10    0.00    1.64 v _25564_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     2    0.05    0.15    0.13    1.77 ^ _25564_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _01564_ (net)
                  0.15    0.00    1.77 ^ _25565_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.09    0.07    1.84 v _25565_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _01565_ (net)
                  0.09    0.00    1.84 v _25566_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.03    0.18    0.14    1.98 ^ _25566_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _01566_ (net)
                  0.18    0.00    1.98 ^ _25567_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.09    0.09    2.07 v _25567_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _01567_ (net)
                  0.09    0.00    2.07 v _25568_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.03    0.19    0.15    2.22 ^ _25568_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _01568_ (net)
                  0.19    0.00    2.22 ^ rebuffer82/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     1    0.03    0.09    0.17    2.39 ^ rebuffer82/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net469 (net)
                  0.09    0.00    2.39 ^ _25571_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     2    0.05    0.19    0.09    2.48 v _25571_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _01571_ (net)
                  0.19    0.00    2.48 v _25574_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.03    0.26    0.21    2.70 ^ _25574_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _01574_ (net)
                  0.26    0.00    2.70 ^ _25580_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     6    0.17    0.29    0.23    2.92 v _25580_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _15935_[0] (net)
                  0.29    0.00    2.93 v _32032_/A (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     3    0.05    0.10    0.27    3.20 v _32032_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _15936_[0] (net)
                  0.10    0.00    3.20 v _25803_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
     2    0.04    0.11    0.10    3.30 ^ _25803_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
                                         _01797_ (net)
                  0.11    0.00    3.30 ^ place17770/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     1    0.03    0.09    0.16    3.46 ^ place17770/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         net17770 (net)
                  0.09    0.00    3.46 ^ _25871_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     3    0.06    0.12    0.10    3.56 v _25871_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _01864_ (net)
                  0.12    0.00    3.56 v place17465/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     1    0.02    0.07    0.16    3.72 v place17465/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net17465 (net)
                  0.07    0.00    3.72 v _26138_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.12    0.10    3.82 ^ _26138_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _02127_ (net)
                  0.12    0.00    3.82 ^ _26139_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.17    0.08    3.90 v _26139_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _02128_ (net)
                  0.17    0.00    3.90 v _26140_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.22    0.16    4.06 ^ _26140_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _02129_ (net)
                  0.22    0.00    4.06 ^ _26141_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.03    0.14    0.11    4.17 v _26141_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _02130_ (net)
                  0.14    0.00    4.17 v _26156_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.16    0.14    4.31 ^ _26156_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _02145_ (net)
                  0.16    0.00    4.31 ^ _26157_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.11    0.08    4.39 v _26157_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _02146_ (net)
                  0.11    0.00    4.39 v _26187_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.10    0.08    4.47 ^ _26187_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _00101_ (net)
                  0.10    0.00    4.47 ^ sa22_sr[5]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  4.47   data arrival time

                          3.00    3.00   clock clk (rise edge)
                          0.00    3.00   clock source latency
     1    0.19    0.00    0.00    3.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    3.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.39    0.16    0.17    3.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.16    0.00    3.17 ^ clkbuf_2_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.56    0.22    0.23    3.40 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_3_0_clk (net)
                  0.22    0.00    3.40 ^ clkbuf_5_26__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    12    0.33    0.14    0.19    3.59 ^ clkbuf_5_26__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_5_26__leaf_clk (net)
                  0.14    0.00    3.60 ^ sa22_sr[5]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.02    3.62   clock reconvergence pessimism
                         -0.11    3.51   library setup time
                                  3.51   data required time
-----------------------------------------------------------------------------
                                  3.51   data required time
                                 -4.47   data arrival time
-----------------------------------------------------------------------------
                                 -0.96   slack (VIOLATED)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
1.9280133247375488

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6886

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.2503634989261627

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.2696000039577484

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9286

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 160

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: sa10_sr[1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa22_sr[5]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.19    0.19 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.25    0.44 ^ clkbuf_2_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.30    0.74 ^ clkbuf_5_12__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.17    0.91 ^ clkbuf_leaf_58_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.91 ^ sa10_sr[1]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.48    1.39 ^ sa10_sr[1]$_DFF_P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.17    1.56 ^ place21427/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.08    1.64 v _19322_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
   0.13    1.77 ^ _25564_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
   0.07    1.84 v _25565_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.14    1.98 ^ _25566_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.09    2.07 v _25567_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.15    2.22 ^ _25568_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.17    2.39 ^ rebuffer82/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.09    2.48 v _25571_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
   0.21    2.70 ^ _25574_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.23    2.92 v _25580_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
   0.27    3.20 v _32032_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_4)
   0.10    3.30 ^ _25803_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
   0.16    3.46 ^ place17770/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.10    3.56 v _25871_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
   0.16    3.72 v place17465/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
   0.10    3.82 ^ _26138_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.08    3.90 v _26139_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.16    4.06 ^ _26140_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.11    4.17 v _26141_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.14    4.31 ^ _26156_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.08    4.39 v _26157_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.08    4.47 ^ _26187_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.00    4.47 ^ sa22_sr[5]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           4.47   data arrival time

   3.00    3.00   clock clk (rise edge)
   0.00    3.00   clock source latency
   0.00    3.00 ^ clk (in)
   0.17    3.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.23    3.40 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.19    3.59 ^ clkbuf_5_26__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    3.60 ^ sa22_sr[5]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.02    3.62   clock reconvergence pessimism
  -0.11    3.51   library setup time
           3.51   data required time
---------------------------------------------------------
           3.51   data required time
          -4.47   data arrival time
---------------------------------------------------------
          -0.96   slack (VIOLATED)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: u0.w[1][23]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: text_out[87]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.23    0.40 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.24    0.63 ^ clkbuf_5_7__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.63 ^ u0.w[1][23]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.44    1.08 v u0.w[1][23]$_DFF_P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.18    1.26 v _31602_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
   0.00    1.26 v text_out[87]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           1.26   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.19    0.19 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.25    0.44 ^ clkbuf_2_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.30    0.74 ^ clkbuf_5_12__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.17    0.91 ^ clkbuf_leaf_61_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.91 ^ text_out[87]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
  -0.02    0.89   clock reconvergence pessimism
   0.08    0.97   library hold time
           0.97   data required time
---------------------------------------------------------
           0.97   data required time
          -1.26   data arrival time
---------------------------------------------------------
           0.29   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.6394

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.8136

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
4.4689

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
-0.9614

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
-21.513124

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.29e-01   1.02e-01   3.32e-07   4.31e-01   3.1%
Combinational          6.50e+00   6.42e+00   4.20e-06   1.29e+01  92.0%
Clock                  4.96e-01   1.91e-01   3.10e-07   6.87e-01   4.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.33e+00   6.72e+00   4.85e-06   1.40e+01 100.0%
                          52.2%      47.8%       0.0%
