{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607069148980 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607069148993 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 02:05:48 2020 " "Processing started: Fri Dec 04 02:05:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607069148993 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607069148993 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off new -c new " "Command: quartus_map --read_settings_files=on --write_settings_files=off new -c new" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607069148994 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607069150494 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607069150494 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "new new.v(29) " "Verilog HDL Declaration warning at new.v(29): \"new\" is SystemVerilog-2005 keyword" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 29 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1607069164975 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "new.v(89) " "Verilog HDL Module Instantiation warning at new.v(89): ignored dangling comma in List of Port Connections" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 89 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1607069164977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new.v 8 8 " "Found 8 design units, including 8 entities, in source file new.v" { { "Info" "ISGN_ENTITY_NAME" "1 new " "Found entity 1: new" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607069164982 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_counter " "Found entity 2: clock_counter" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607069164982 ""} { "Info" "ISGN_ENTITY_NAME" "3 BCD " "Found entity 3: BCD" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 283 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607069164982 ""} { "Info" "ISGN_ENTITY_NAME" "4 clock_converter " "Found entity 4: clock_converter" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607069164982 ""} { "Info" "ISGN_ENTITY_NAME" "5 clock_converter_fast " "Found entity 5: clock_converter_fast" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 342 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607069164982 ""} { "Info" "ISGN_ENTITY_NAME" "6 SSD_converter " "Found entity 6: SSD_converter" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 370 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607069164982 ""} { "Info" "ISGN_ENTITY_NAME" "7 SSD_converter2 " "Found entity 7: SSD_converter2" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607069164982 ""} { "Info" "ISGN_ENTITY_NAME" "8 alarmControl " "Found entity 8: alarmControl" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 435 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607069164982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607069164982 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "new.v(66) " "Verilog HDL Instantiation warning at new.v(66): instance has no name" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 66 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607069164983 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "new.v(67) " "Verilog HDL Instantiation warning at new.v(67): instance has no name" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 67 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607069164983 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "new.v(89) " "Verilog HDL Instantiation warning at new.v(89): instance has no name" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 89 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607069164983 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "new.v(152) " "Verilog HDL Instantiation warning at new.v(152): instance has no name" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 152 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607069164984 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "new " "Elaborating entity \"new\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607069165174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_converter clock_converter:comb_8 " "Elaborating entity \"clock_converter\" for hierarchy \"clock_converter:comb_8\"" {  } { { "new.v" "comb_8" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607069165179 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 new.v(323) " "Verilog HDL assignment warning at new.v(323): truncated value with size 32 to match size of target (28)" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607069165181 "|new|clock_converter:comb_8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_converter_fast clock_converter_fast:comb_9 " "Elaborating entity \"clock_converter_fast\" for hierarchy \"clock_converter_fast:comb_9\"" {  } { { "new.v" "comb_9" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607069165184 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 new.v(352) " "Verilog HDL assignment warning at new.v(352): truncated value with size 32 to match size of target (28)" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607069165186 "|new|clock_converter_fast:comb_9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_counter clock_counter:comb_10 " "Elaborating entity \"clock_counter\" for hierarchy \"clock_counter:comb_10\"" {  } { { "new.v" "comb_10" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607069165188 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alarm_sec new.v(195) " "Verilog HDL or VHDL warning at new.v(195): object \"alarm_sec\" assigned a value but never read" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607069165190 "|new|clock_counter:comb_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 new.v(235) " "Verilog HDL assignment warning at new.v(235): truncated value with size 32 to match size of target (6)" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607069165190 "|new|clock_counter:comb_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 new.v(237) " "Verilog HDL assignment warning at new.v(237): truncated value with size 32 to match size of target (6)" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607069165190 "|new|clock_counter:comb_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 new.v(258) " "Verilog HDL assignment warning at new.v(258): truncated value with size 32 to match size of target (6)" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607069165190 "|new|clock_counter:comb_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 new.v(260) " "Verilog HDL assignment warning at new.v(260): truncated value with size 32 to match size of target (6)" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607069165190 "|new|clock_counter:comb_10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD clock_counter:comb_10\|BCD:seconds " "Elaborating entity \"BCD\" for hierarchy \"clock_counter:comb_10\|BCD:seconds\"" {  } { { "new.v" "seconds" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607069165192 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 new.v(297) " "Verilog HDL assignment warning at new.v(297): truncated value with size 32 to match size of target (4)" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607069165193 "|new|clock_counter:comb_10|BCD:seconds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 new.v(298) " "Verilog HDL assignment warning at new.v(298): truncated value with size 32 to match size of target (12)" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607069165193 "|new|clock_counter:comb_10|BCD:seconds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 new.v(299) " "Verilog HDL assignment warning at new.v(299): truncated value with size 32 to match size of target (4)" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607069165193 "|new|clock_counter:comb_10|BCD:seconds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 new.v(300) " "Verilog HDL assignment warning at new.v(300): truncated value with size 32 to match size of target (12)" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607069165194 "|new|clock_counter:comb_10|BCD:seconds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 new.v(301) " "Verilog HDL assignment warning at new.v(301): truncated value with size 32 to match size of target (4)" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607069165194 "|new|clock_counter:comb_10|BCD:seconds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 new.v(302) " "Verilog HDL assignment warning at new.v(302): truncated value with size 32 to match size of target (4)" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607069165194 "|new|clock_counter:comb_10|BCD:seconds"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSD_converter SSD_converter:second1_display " "Elaborating entity \"SSD_converter\" for hierarchy \"SSD_converter:second1_display\"" {  } { { "new.v" "second1_display" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607069165200 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "new.v(378) " "Verilog HDL Case Statement warning at new.v(378): incomplete case statement has no default case item" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 378 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1607069165202 "|new|SSD_converter:second1_display"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SSD new.v(374) " "Verilog HDL Always Construct warning at new.v(374): inferring latch(es) for variable \"SSD\", which holds its previous value in one or more paths through the always construct" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 374 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1607069165202 "|new|SSD_converter:second1_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[0\] new.v(374) " "Inferred latch for \"SSD\[0\]\" at new.v(374)" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607069165202 "|new|SSD_converter:second1_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[1\] new.v(374) " "Inferred latch for \"SSD\[1\]\" at new.v(374)" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607069165202 "|new|SSD_converter:second1_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[2\] new.v(374) " "Inferred latch for \"SSD\[2\]\" at new.v(374)" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607069165202 "|new|SSD_converter:second1_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[3\] new.v(374) " "Inferred latch for \"SSD\[3\]\" at new.v(374)" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607069165202 "|new|SSD_converter:second1_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[4\] new.v(374) " "Inferred latch for \"SSD\[4\]\" at new.v(374)" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607069165202 "|new|SSD_converter:second1_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[5\] new.v(374) " "Inferred latch for \"SSD\[5\]\" at new.v(374)" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607069165202 "|new|SSD_converter:second1_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[6\] new.v(374) " "Inferred latch for \"SSD\[6\]\" at new.v(374)" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607069165202 "|new|SSD_converter:second1_display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSD_converter2 SSD_converter2:minute1_display " "Elaborating entity \"SSD_converter2\" for hierarchy \"SSD_converter2:minute1_display\"" {  } { { "new.v" "minute1_display" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607069165205 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "new.v(414) " "Verilog HDL Case Statement warning at new.v(414): incomplete case statement has no default case item" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 414 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1607069165207 "|new|SSD_converter2:minute1_display"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SSD new.v(410) " "Verilog HDL Always Construct warning at new.v(410): inferring latch(es) for variable \"SSD\", which holds its previous value in one or more paths through the always construct" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 410 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1607069165207 "|new|SSD_converter2:minute1_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[0\] new.v(410) " "Inferred latch for \"SSD\[0\]\" at new.v(410)" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607069165207 "|new|SSD_converter2:minute1_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[1\] new.v(410) " "Inferred latch for \"SSD\[1\]\" at new.v(410)" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607069165207 "|new|SSD_converter2:minute1_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[2\] new.v(410) " "Inferred latch for \"SSD\[2\]\" at new.v(410)" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607069165207 "|new|SSD_converter2:minute1_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[3\] new.v(410) " "Inferred latch for \"SSD\[3\]\" at new.v(410)" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607069165207 "|new|SSD_converter2:minute1_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[4\] new.v(410) " "Inferred latch for \"SSD\[4\]\" at new.v(410)" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607069165207 "|new|SSD_converter2:minute1_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[5\] new.v(410) " "Inferred latch for \"SSD\[5\]\" at new.v(410)" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607069165207 "|new|SSD_converter2:minute1_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[6\] new.v(410) " "Inferred latch for \"SSD\[6\]\" at new.v(410)" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607069165207 "|new|SSD_converter2:minute1_display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarmControl alarmControl:comb_29 " "Elaborating entity \"alarmControl\" for hierarchy \"alarmControl:comb_29\"" {  } { { "new.v" "comb_29" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607069165212 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "new.v(441) " "Verilog HDL warning at new.v(441): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 441 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1607069165214 "|new|alarmControl:comb_29"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "new.v(442) " "Verilog HDL warning at new.v(442): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 442 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1607069165214 "|new|alarmControl:comb_29"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "new.v(443) " "Verilog HDL warning at new.v(443): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 443 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1607069165214 "|new|alarmControl:comb_29"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "new.v(444) " "Verilog HDL warning at new.v(444): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 444 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1607069165214 "|new|alarmControl:comb_29"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "20 " "Inferred 20 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_counter:comb_10\|BCD:hours\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_counter:comb_10\|BCD:hours\|Mod0\"" {  } { { "new.v" "Mod0" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 298 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607069165667 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_counter:comb_10\|BCD:hours\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_counter:comb_10\|BCD:hours\|Mod1\"" {  } { { "new.v" "Mod1" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 300 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607069165667 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_counter:comb_10\|BCD:hours\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_counter:comb_10\|BCD:hours\|Mod2\"" {  } { { "new.v" "Mod2" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 302 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607069165667 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_counter:comb_10\|BCD:alarm_hours\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_counter:comb_10\|BCD:alarm_hours\|Mod0\"" {  } { { "new.v" "Mod0" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 298 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607069165667 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_counter:comb_10\|BCD:alarm_hours\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_counter:comb_10\|BCD:alarm_hours\|Mod1\"" {  } { { "new.v" "Mod1" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 300 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607069165667 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_counter:comb_10\|BCD:alarm_hours\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_counter:comb_10\|BCD:alarm_hours\|Mod2\"" {  } { { "new.v" "Mod2" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 302 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607069165667 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_counter:comb_10\|BCD:hours\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_counter:comb_10\|BCD:hours\|Div2\"" {  } { { "new.v" "Div2" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 301 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607069165667 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_counter:comb_10\|BCD:alarm_hours\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_counter:comb_10\|BCD:alarm_hours\|Div2\"" {  } { { "new.v" "Div2" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 301 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607069165667 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_counter:comb_10\|BCD:minutes\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_counter:comb_10\|BCD:minutes\|Mod0\"" {  } { { "new.v" "Mod0" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 298 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607069165667 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_counter:comb_10\|BCD:minutes\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_counter:comb_10\|BCD:minutes\|Mod1\"" {  } { { "new.v" "Mod1" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 300 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607069165667 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_counter:comb_10\|BCD:minutes\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_counter:comb_10\|BCD:minutes\|Mod2\"" {  } { { "new.v" "Mod2" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 302 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607069165667 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_counter:comb_10\|BCD:alarm_minutes\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_counter:comb_10\|BCD:alarm_minutes\|Mod0\"" {  } { { "new.v" "Mod0" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 298 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607069165667 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_counter:comb_10\|BCD:alarm_minutes\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_counter:comb_10\|BCD:alarm_minutes\|Mod1\"" {  } { { "new.v" "Mod1" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 300 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607069165667 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_counter:comb_10\|BCD:alarm_minutes\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_counter:comb_10\|BCD:alarm_minutes\|Mod2\"" {  } { { "new.v" "Mod2" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 302 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607069165667 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_counter:comb_10\|BCD:minutes\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_counter:comb_10\|BCD:minutes\|Div2\"" {  } { { "new.v" "Div2" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 301 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607069165667 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_counter:comb_10\|BCD:alarm_minutes\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_counter:comb_10\|BCD:alarm_minutes\|Div2\"" {  } { { "new.v" "Div2" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 301 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607069165667 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_counter:comb_10\|BCD:seconds\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_counter:comb_10\|BCD:seconds\|Mod0\"" {  } { { "new.v" "Mod0" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 298 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607069165667 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_counter:comb_10\|BCD:seconds\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_counter:comb_10\|BCD:seconds\|Mod1\"" {  } { { "new.v" "Mod1" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 300 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607069165667 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_counter:comb_10\|BCD:seconds\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_counter:comb_10\|BCD:seconds\|Div2\"" {  } { { "new.v" "Div2" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 301 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607069165667 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_counter:comb_10\|BCD:seconds\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_counter:comb_10\|BCD:seconds\|Mod2\"" {  } { { "new.v" "Mod2" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 302 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607069165667 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1607069165667 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_counter:comb_10\|BCD:hours\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"clock_counter:comb_10\|BCD:hours\|lpm_divide:Mod0\"" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 298 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607069165784 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_counter:comb_10\|BCD:hours\|lpm_divide:Mod0 " "Instantiated megafunction \"clock_counter:comb_10\|BCD:hours\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607069165784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607069165784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607069165784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607069165784 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 298 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607069165784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_05m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_05m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_05m " "Found entity 1: lpm_divide_05m" {  } { { "db/lpm_divide_05m.tdf" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/db/lpm_divide_05m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607069165873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607069165873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3nh " "Found entity 1: sign_div_unsign_3nh" {  } { { "db/sign_div_unsign_3nh.tdf" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/db/sign_div_unsign_3nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607069165927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607069165927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c2f " "Found entity 1: alt_u_div_c2f" {  } { { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/db/alt_u_div_c2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607069165992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607069165992 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_counter:comb_10\|BCD:hours\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"clock_counter:comb_10\|BCD:hours\|lpm_divide:Mod1\"" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 300 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607069166019 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_counter:comb_10\|BCD:hours\|lpm_divide:Mod1 " "Instantiated megafunction \"clock_counter:comb_10\|BCD:hours\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607069166020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607069166020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607069166020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607069166020 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 300 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607069166020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k3m " "Found entity 1: lpm_divide_k3m" {  } { { "db/lpm_divide_k3m.tdf" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/db/lpm_divide_k3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607069166112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607069166112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607069166168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607069166168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/db/alt_u_div_kve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607069166231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607069166231 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_counter:comb_10\|BCD:hours\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"clock_counter:comb_10\|BCD:hours\|lpm_divide:Mod2\"" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 302 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607069166257 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_counter:comb_10\|BCD:hours\|lpm_divide:Mod2 " "Instantiated megafunction \"clock_counter:comb_10\|BCD:hours\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607069166257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607069166257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607069166257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607069166257 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 302 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607069166257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_72m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_72m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_72m " "Found entity 1: lpm_divide_72m" {  } { { "db/lpm_divide_72m.tdf" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/db/lpm_divide_72m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607069166348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607069166348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607069166404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607069166404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qse " "Found entity 1: alt_u_div_qse" {  } { { "db/alt_u_div_qse.tdf" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/db/alt_u_div_qse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607069166465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607069166465 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_counter:comb_10\|BCD:hours\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"clock_counter:comb_10\|BCD:hours\|lpm_divide:Div2\"" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 301 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607069166568 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_counter:comb_10\|BCD:hours\|lpm_divide:Div2 " "Instantiated megafunction \"clock_counter:comb_10\|BCD:hours\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607069166568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607069166568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607069166568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607069166568 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 301 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607069166568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4am " "Found entity 1: lpm_divide_4am" {  } { { "db/lpm_divide_4am.tdf" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/db/lpm_divide_4am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607069166686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607069166686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter:second1_display\|SSD\[0\] " "Latch SSD_converter:second1_display\|SSD\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_counter:comb_10\|BCD:seconds\|lpm_divide:Div2\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_6~synth " "Ports D and ENA on the latch are fed by the same signal clock_counter:comb_10\|BCD:seconds\|lpm_divide:Div2\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_6~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607069167370 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 374 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607069167370 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter:second1_display\|SSD\[1\] " "Latch SSD_converter:second1_display\|SSD\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_counter:comb_10\|BCD:seconds\|lpm_divide:Div2\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_5~synth " "Ports D and ENA on the latch are fed by the same signal clock_counter:comb_10\|BCD:seconds\|lpm_divide:Div2\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_5~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607069167370 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 374 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607069167370 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter:second1_display\|SSD\[2\] " "Latch SSD_converter:second1_display\|SSD\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_counter:comb_10\|BCD:seconds\|lpm_divide:Div2\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_5~synth " "Ports D and ENA on the latch are fed by the same signal clock_counter:comb_10\|BCD:seconds\|lpm_divide:Div2\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_5~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607069167371 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 374 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607069167371 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter:second1_display\|SSD\[3\] " "Latch SSD_converter:second1_display\|SSD\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_counter:comb_10\|BCD:seconds\|lpm_divide:Div2\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_5~synth " "Ports D and ENA on the latch are fed by the same signal clock_counter:comb_10\|BCD:seconds\|lpm_divide:Div2\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_5~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607069167371 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 374 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607069167371 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter:second1_display\|SSD\[4\] " "Latch SSD_converter:second1_display\|SSD\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_counter:comb_10\|BCD:seconds\|lpm_divide:Div2\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_5~synth " "Ports D and ENA on the latch are fed by the same signal clock_counter:comb_10\|BCD:seconds\|lpm_divide:Div2\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_5~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607069167371 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 374 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607069167371 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter:second1_display\|SSD\[5\] " "Latch SSD_converter:second1_display\|SSD\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_counter:comb_10\|BCD:seconds\|lpm_divide:Div2\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_6~synth " "Ports D and ENA on the latch are fed by the same signal clock_counter:comb_10\|BCD:seconds\|lpm_divide:Div2\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_6~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607069167371 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 374 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607069167371 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter:second1_display\|SSD\[6\] " "Latch SSD_converter:second1_display\|SSD\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_counter:comb_10\|BCD:seconds\|lpm_divide:Div2\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_6~synth " "Ports D and ENA on the latch are fed by the same signal clock_counter:comb_10\|BCD:seconds\|lpm_divide:Div2\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_6~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607069167371 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 374 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607069167371 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter:second0_display\|SSD\[0\] " "Latch SSD_converter:second0_display\|SSD\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_counter:comb_10\|BCD:seconds\|lpm_divide:Mod2\|lpm_divide_72m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|StageOut\[31\]~synth " "Ports D and ENA on the latch are fed by the same signal clock_counter:comb_10\|BCD:seconds\|lpm_divide:Mod2\|lpm_divide_72m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|StageOut\[31\]~synth" {  } { { "db/alt_u_div_qse.tdf" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/db/alt_u_div_qse.tdf" 77 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607069167371 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 374 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607069167371 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter:second0_display\|SSD\[1\] " "Latch SSD_converter:second0_display\|SSD\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_counter:comb_10\|BCD:seconds\|lpm_divide:Mod2\|lpm_divide_72m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|StageOut\[32\]~synth " "Ports D and ENA on the latch are fed by the same signal clock_counter:comb_10\|BCD:seconds\|lpm_divide:Mod2\|lpm_divide_72m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|StageOut\[32\]~synth" {  } { { "db/alt_u_div_qse.tdf" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/db/alt_u_div_qse.tdf" 77 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607069167371 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 374 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607069167371 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter:second0_display\|SSD\[2\] " "Latch SSD_converter:second0_display\|SSD\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_counter:comb_10\|BCD:seconds\|lpm_divide:Mod2\|lpm_divide_72m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|StageOut\[32\]~synth " "Ports D and ENA on the latch are fed by the same signal clock_counter:comb_10\|BCD:seconds\|lpm_divide:Mod2\|lpm_divide_72m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|StageOut\[32\]~synth" {  } { { "db/alt_u_div_qse.tdf" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/db/alt_u_div_qse.tdf" 77 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607069167371 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 374 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607069167371 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter:second0_display\|SSD\[3\] " "Latch SSD_converter:second0_display\|SSD\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_counter:comb_10\|BCD:seconds\|lpm_divide:Mod2\|lpm_divide_72m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|StageOut\[32\]~synth " "Ports D and ENA on the latch are fed by the same signal clock_counter:comb_10\|BCD:seconds\|lpm_divide:Mod2\|lpm_divide_72m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|StageOut\[32\]~synth" {  } { { "db/alt_u_div_qse.tdf" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/db/alt_u_div_qse.tdf" 77 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607069167372 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 374 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607069167372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter:second0_display\|SSD\[4\] " "Latch SSD_converter:second0_display\|SSD\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_counter:comb_10\|BCD:seconds\|lpm_divide:Mod2\|lpm_divide_72m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|StageOut\[32\]~synth " "Ports D and ENA on the latch are fed by the same signal clock_counter:comb_10\|BCD:seconds\|lpm_divide:Mod2\|lpm_divide_72m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|StageOut\[32\]~synth" {  } { { "db/alt_u_div_qse.tdf" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/db/alt_u_div_qse.tdf" 77 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607069167372 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 374 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607069167372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter:second0_display\|SSD\[5\] " "Latch SSD_converter:second0_display\|SSD\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_counter:comb_10\|BCD:seconds\|lpm_divide:Mod2\|lpm_divide_72m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|StageOut\[31\]~synth " "Ports D and ENA on the latch are fed by the same signal clock_counter:comb_10\|BCD:seconds\|lpm_divide:Mod2\|lpm_divide_72m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|StageOut\[31\]~synth" {  } { { "db/alt_u_div_qse.tdf" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/db/alt_u_div_qse.tdf" 77 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607069167372 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 374 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607069167372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter:second0_display\|SSD\[6\] " "Latch SSD_converter:second0_display\|SSD\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_counter:comb_10\|BCD:seconds\|lpm_divide:Mod2\|lpm_divide_72m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|StageOut\[31\]~synth " "Ports D and ENA on the latch are fed by the same signal clock_counter:comb_10\|BCD:seconds\|lpm_divide:Mod2\|lpm_divide_72m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|StageOut\[31\]~synth" {  } { { "db/alt_u_div_qse.tdf" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/db/alt_u_div_qse.tdf" 77 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607069167372 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 374 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607069167372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:minute1_display\|SSD\[0\] " "Latch SSD_converter2:minute1_display\|SSD\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607069167372 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 410 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607069167372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:minute1_display\|SSD\[1\] " "Latch SSD_converter2:minute1_display\|SSD\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607069167372 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 410 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607069167372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:minute1_display\|SSD\[2\] " "Latch SSD_converter2:minute1_display\|SSD\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607069167372 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 410 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607069167372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:minute1_display\|SSD\[3\] " "Latch SSD_converter2:minute1_display\|SSD\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607069167372 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 410 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607069167372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:minute1_display\|SSD\[4\] " "Latch SSD_converter2:minute1_display\|SSD\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607069167372 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 410 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607069167372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:minute1_display\|SSD\[5\] " "Latch SSD_converter2:minute1_display\|SSD\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607069167372 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 410 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607069167372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:minute1_display\|SSD\[6\] " "Latch SSD_converter2:minute1_display\|SSD\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607069167372 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 410 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607069167372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:minute0_display\|SSD\[0\] " "Latch SSD_converter2:minute0_display\|SSD\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607069167372 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 410 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607069167372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:minute0_display\|SSD\[1\] " "Latch SSD_converter2:minute0_display\|SSD\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607069167372 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 410 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607069167372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:minute0_display\|SSD\[2\] " "Latch SSD_converter2:minute0_display\|SSD\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607069167373 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 410 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607069167373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:minute0_display\|SSD\[3\] " "Latch SSD_converter2:minute0_display\|SSD\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607069167373 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 410 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607069167373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:minute0_display\|SSD\[4\] " "Latch SSD_converter2:minute0_display\|SSD\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607069167373 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 410 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607069167373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:minute0_display\|SSD\[5\] " "Latch SSD_converter2:minute0_display\|SSD\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607069167373 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 410 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607069167373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:minute0_display\|SSD\[6\] " "Latch SSD_converter2:minute0_display\|SSD\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607069167373 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 410 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607069167373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:hour1_display\|SSD\[0\] " "Latch SSD_converter2:hour1_display\|SSD\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607069167373 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 410 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607069167373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:hour1_display\|SSD\[1\] " "Latch SSD_converter2:hour1_display\|SSD\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607069167373 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 410 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607069167373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:hour1_display\|SSD\[2\] " "Latch SSD_converter2:hour1_display\|SSD\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607069167373 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 410 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607069167373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:hour1_display\|SSD\[3\] " "Latch SSD_converter2:hour1_display\|SSD\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607069167374 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 410 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607069167374 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:hour1_display\|SSD\[4\] " "Latch SSD_converter2:hour1_display\|SSD\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607069167374 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 410 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607069167374 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:hour1_display\|SSD\[5\] " "Latch SSD_converter2:hour1_display\|SSD\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607069167374 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 410 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607069167374 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:hour1_display\|SSD\[6\] " "Latch SSD_converter2:hour1_display\|SSD\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607069167374 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 410 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607069167374 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:hour0_display\|SSD\[0\] " "Latch SSD_converter2:hour0_display\|SSD\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607069167374 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 410 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607069167374 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:hour0_display\|SSD\[1\] " "Latch SSD_converter2:hour0_display\|SSD\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607069167374 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 410 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607069167374 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:hour0_display\|SSD\[2\] " "Latch SSD_converter2:hour0_display\|SSD\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607069167374 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 410 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607069167374 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:hour0_display\|SSD\[3\] " "Latch SSD_converter2:hour0_display\|SSD\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607069167375 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 410 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607069167375 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:hour0_display\|SSD\[4\] " "Latch SSD_converter2:hour0_display\|SSD\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607069167375 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 410 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607069167375 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:hour0_display\|SSD\[5\] " "Latch SSD_converter2:hour0_display\|SSD\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607069167375 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 410 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607069167375 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:hour0_display\|SSD\[6\] " "Latch SSD_converter2:hour0_display\|SSD\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607069167375 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 410 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607069167375 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1607069169428 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607069170420 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607069170420 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1467 " "Implemented 1467 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607069170587 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607069170587 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1408 " "Implemented 1408 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607069170587 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607069170587 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 112 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 112 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607069170618 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 02:06:10 2020 " "Processing ended: Fri Dec 04 02:06:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607069170618 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607069170618 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607069170618 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607069170618 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1607069172623 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607069172634 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 02:06:11 2020 " "Processing started: Fri Dec 04 02:06:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607069172634 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1607069172634 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off new -c new " "Command: quartus_fit --read_settings_files=off --write_settings_files=off new -c new" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1607069172634 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1607069173023 ""}
{ "Info" "0" "" "Project  = new" {  } {  } 0 0 "Project  = new" 0 0 "Fitter" 0 0 1607069173024 ""}
{ "Info" "0" "" "Revision = new" {  } {  } 0 0 "Revision = new" 0 0 "Fitter" 0 0 1607069173024 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1607069173259 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1607069173260 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "new 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"new\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1607069173283 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1607069173348 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1607069173348 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1607069173910 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1607069173949 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1607069174694 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1607069189512 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "internal_clock~inputCLKENA0 56 global CLKCTRL_G6 " "internal_clock~inputCLKENA0 with 56 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1607069189724 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1607069189724 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607069189724 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1607069189741 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1607069189742 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1607069189743 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1607069189744 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1607069189744 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1607069189745 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "42 " "The Timing Analyzer is analyzing 42 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1607069190633 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "new.sdc " "Synopsys Design Constraints File file not found: 'new.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1607069190635 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1607069190635 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|StageOut\[15\]~5  from: dataa  to: combout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|StageOut\[15\]~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|StageOut\[16\]~1  from: dataa  to: combout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|StageOut\[16\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|StageOut\[17\]~7  from: dataa  to: combout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|StageOut\[17\]~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~13  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~13  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~13  from: datab  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~13  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~13  from: datac  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~13  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~17  from: dataa  to: cout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~17  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~17  from: datab  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~17  from: datac  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~17  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~5  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~5  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~5  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~5  from: datab  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~5  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~5  from: datac  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~5  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~9  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~9  from: datac  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~9  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~13  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~17  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~21  from: dataa  to: cout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~21  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~21  from: datab  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~21  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~21  from: datac  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~21  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~21  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~21  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~6  from: datab  to: cout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~6  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~9  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~9  from: datab  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~9  from: datac  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~9  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~13  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~13  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~13  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~13  from: datac  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~13  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~17  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~17  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~17  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~17  from: datab  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~17  from: datac  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~17  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~1  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~21  from: dataa  to: cout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~21  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~21  from: datab  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~21  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~21  from: datac  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~21  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~21  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~21  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~6  from: dataa  to: cout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~6  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~9  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~9  from: datac  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~9  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~29  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~33  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~37  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~41  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~45  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~49  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~5  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[48\]~10  from: dataa  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[48\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[48\]~10  from: datae  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[48\]~10  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[49\]~15  from: dataa  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[49\]~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[50\]~21  from: dataa  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[50\]~21  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[50\]~21  from: datae  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[50\]~21  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[50\]~38  from: dataa  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[50\]~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[51\]~27  from: dataa  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[51\]~27  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[52\]~33  from: dataa  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[52\]~33  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[52\]~33  from: datae  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[52\]~33  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[52\]~40  from: dataa  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[52\]~40  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[56\]~5  from: dataa  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[56\]~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[57\]~11  from: datab  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[57\]~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[59\]~22  from: datab  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[59\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[67\]~17  from: dataa  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[67\]~17  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[75\]~13  from: dataa  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[75\]~13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[77\]~24  from: dataa  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[77\]~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~13  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~13  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~13  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~13  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~13  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~17  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~17  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~17  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~17  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~17  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~1  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~22  from: dataa  to: cout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~22  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~29  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~29  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~29  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~29  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~29  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~29  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~29  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~29  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~29  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~33  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~33  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~33  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~33  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~33  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~33  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~33  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~37  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~37  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~37  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~37  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~37  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~37  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~37  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~37  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~37  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~5  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~5  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~5  from: datac  to: cout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~5  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~5  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~9  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~9  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~9  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~9  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~17  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~17  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~17  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~17  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~1  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~21  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~21  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~21  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~21  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~21  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~25  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~25  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~25  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~25  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~29  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~29  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~29  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~29  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~29  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~33  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~33  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~33  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~33  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~33  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~5  from: dataa  to: cout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~5  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~5  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~9  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~9  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~14  from: datab  to: cout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~14  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~1  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~21  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~21  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~21  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~21  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~21  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~21  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~21  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~21  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~21  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~25  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~25  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~29  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~29  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~29  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~29  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~29  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~29  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~29  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~29  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~29  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~33  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~33  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~33  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~37  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~37  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~37  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~37  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~37  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~37  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~37  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~37  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~37  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~5  from: dataa  to: cout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~5  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~5  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~9  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~13  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~13  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~13  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~13  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~13  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~18  from: dataa  to: cout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~18  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~1  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~25  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~25  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~25  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~25  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~25  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~25  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~29  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~29  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~29  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~29  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~29  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~29  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~29  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~29  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~29  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~33  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~33  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~33  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~33  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~33  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~33  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~33  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~37  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~37  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~37  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~37  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~37  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~37  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~37  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~37  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~37  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~5  from: dataa  to: cout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~5  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~5  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[15\]~4  from: datab  to: combout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[15\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[16\]~8  from: datac  to: combout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[16\]~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[17\]~12  from: datab  to: combout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[17\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[20\]~2  from: datac  to: combout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[20\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[21\]~5  from: datab  to: combout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[21\]~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[31\]~1  from: datac  to: combout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[31\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[31\]~1  from: datae  to: combout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[31\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[32\]~3  from: dataa  to: combout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[32\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[32\]~3  from: datad  to: combout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[32\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[33\]~6  from: dataa  to: combout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[33\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[33\]~6  from: datad  to: combout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[33\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~17  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~17  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~17  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~17  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~21  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~21  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~21  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~21  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~21  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~21  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~21  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~21  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~21  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~5  from: dataa  to: cout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~5  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~5  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~5  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~5  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~5  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~9  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~9  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~9  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~9  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~14  from: datab  to: cout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~14  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~21  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~21  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~21  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~21  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~21  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~21  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~21  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~21  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~21  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~25  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~25  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~5  from: dataa  to: cout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~5  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~5  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~5  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~5  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~5  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~9  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~13  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~13  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~13  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~13  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~13  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~18  from: dataa  to: cout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~18  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~1  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~25  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~25  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~25  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~25  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~25  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~25  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~5  from: dataa  to: cout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~5  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~5  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~5  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~5  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~5  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~9  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~9  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~9  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~9  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~13  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~13  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~13  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~13  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~13  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~17  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~17  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~17  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~17  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~17  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~1  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~1  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~1  from: datab  to: cout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~1  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~1  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~1  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~1  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~1  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~26  from: dataa  to: cout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~26  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~5  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~9  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~9  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~9  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~9  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hour1_display\|Mux7~0  from: datac  to: combout " "Cell: hour1_display\|Mux7~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hour1_display\|value_in\[2\]~2  from: datac  to: combout " "Cell: hour1_display\|value_in\[2\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hour1_display\|value_in\[3\]~3  from: datac  to: combout " "Cell: hour1_display\|value_in\[3\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: minute1_display\|Mux7~0  from: datac  to: combout " "Cell: minute1_display\|Mux7~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: minute1_display\|value_in\[2\]~2  from: datac  to: combout " "Cell: minute1_display\|value_in\[2\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: minute1_display\|value_in\[3\]~3  from: datac  to: combout " "Cell: minute1_display\|value_in\[3\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069190666 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1607069190666 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1607069190679 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1607069190681 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1607069190681 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1607069190700 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1607069190701 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1607069190701 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:16 " "Fitter preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607069190810 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1607069198357 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1607069198857 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607069202648 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1607069207188 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1607069209945 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607069209945 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1607069211671 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X78_Y0 X89_Y10 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10" {  } { { "loc" "" { Generic "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10"} { { 12 { 0 ""} 78 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1607069225721 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1607069225721 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1607069283867 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1607069293914 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1607069293914 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:17 " "Fitter routing operations ending: elapsed time is 00:01:17" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607069293919 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.71 " "Total time spent on timing analysis during the Fitter is 4.71 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1607069298358 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1607069298408 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1607069299638 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1607069299639 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1607069300730 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607069307089 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/output_files/new.fit.smsg " "Generated suppressed messages file C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/output_files/new.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1607069307664 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6565 " "Peak virtual memory: 6565 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607069308573 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 02:08:28 2020 " "Processing ended: Fri Dec 04 02:08:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607069308573 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:17 " "Elapsed time: 00:02:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607069308573 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:06 " "Total CPU time (on all processors): 00:03:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607069308573 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1607069308573 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1607069310164 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607069310174 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 02:08:29 2020 " "Processing started: Fri Dec 04 02:08:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607069310174 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1607069310174 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off new -c new " "Command: quartus_asm --read_settings_files=off --write_settings_files=off new -c new" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1607069310174 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1607069311964 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1607069320237 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607069323664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 02:08:43 2020 " "Processing ended: Fri Dec 04 02:08:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607069323664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607069323664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607069323664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1607069323664 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1607069324334 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1607069325628 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607069325644 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 02:08:44 2020 " "Processing started: Fri Dec 04 02:08:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607069325644 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1607069325644 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta new -c new " "Command: quartus_sta new -c new" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1607069325644 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1607069326009 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1607069327856 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1607069327857 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607069327916 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607069327916 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "42 " "The Timing Analyzer is analyzing 42 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1607069328631 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "new.sdc " "Synopsys Design Constraints File file not found: 'new.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1607069328689 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1607069328689 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_converter_fast:comb_9\|clock_fast clock_converter_fast:comb_9\|clock_fast " "create_clock -period 1.000 -name clock_converter_fast:comb_9\|clock_fast clock_converter_fast:comb_9\|clock_fast" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1607069328698 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name internal_clock internal_clock " "create_clock -period 1.000 -name internal_clock internal_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1607069328698 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_converter:comb_8\|clock_1s clock_converter:comb_8\|clock_1s " "create_clock -period 1.000 -name clock_converter:comb_8\|clock_1s clock_converter:comb_8\|clock_1s" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1607069328698 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_counter:comb_10\|sec\[0\] clock_counter:comb_10\|sec\[0\] " "create_clock -period 1.000 -name clock_counter:comb_10\|sec\[0\] clock_counter:comb_10\|sec\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1607069328698 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name switch_screen_slideswitch switch_screen_slideswitch " "create_clock -period 1.000 -name switch_screen_slideswitch switch_screen_slideswitch" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1607069328698 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607069328698 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|StageOut\[15\]~5  from: datad  to: combout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|StageOut\[15\]~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|StageOut\[16\]~1  from: datab  to: combout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|StageOut\[16\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|StageOut\[17\]~7  from: datad  to: combout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|StageOut\[17\]~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~13  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~13  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~13  from: datab  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~13  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~13  from: datac  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~13  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~17  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~17  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~17  from: datab  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~17  from: datac  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~17  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~5  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~5  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~5  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~5  from: datab  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~5  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~5  from: datac  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~5  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~9  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~9  from: datac  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~9  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~13  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~17  from: datac  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~21  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~21  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~21  from: datab  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~21  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~21  from: datac  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~21  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~21  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~21  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~6  from: datac  to: cout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~6  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~9  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~9  from: datab  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~9  from: datac  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~9  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~13  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~13  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~13  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~13  from: datac  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~13  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~17  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~17  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~17  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~17  from: datab  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~17  from: datac  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~17  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~1  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~21  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~21  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~21  from: datab  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~21  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~21  from: datac  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~21  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~21  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~21  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~6  from: datab  to: cout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~6  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~9  from: datab  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~9  from: datac  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~9  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~29  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~33  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~37  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~41  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~45  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~49  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~5  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[48\]~10  from: dataa  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[48\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[48\]~10  from: datae  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[48\]~10  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[49\]~15  from: dataa  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[49\]~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[50\]~21  from: datae  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[50\]~21  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[50\]~21  from: dataf  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[50\]~21  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[50\]~38  from: dataa  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[50\]~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[51\]~27  from: dataa  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[51\]~27  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[52\]~33  from: dataa  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[52\]~33  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[52\]~33  from: dataf  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[52\]~33  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[52\]~40  from: datac  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[52\]~40  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[56\]~5  from: datad  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[56\]~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[57\]~11  from: dataf  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[57\]~11  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[59\]~22  from: datad  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[59\]~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[67\]~17  from: dataa  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[67\]~17  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[75\]~13  from: dataa  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[75\]~13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[77\]~24  from: dataa  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[77\]~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~13  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~13  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~13  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~13  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~13  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~17  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~17  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~17  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~17  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~1  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~22  from: datab  to: cout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~22  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~29  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~29  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~29  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~29  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~29  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~29  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~29  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~29  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~29  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~33  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~33  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~33  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~33  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~33  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~33  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~33  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~37  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~37  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~37  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~37  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~37  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~37  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~37  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~37  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~37  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~5  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~5  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~5  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~5  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~9  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~9  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~9  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~9  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~17  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~17  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~17  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~1  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~21  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~21  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~21  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~21  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~21  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~25  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~25  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~25  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~25  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~29  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~29  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~29  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~29  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~29  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~33  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~33  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~33  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~33  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~33  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~5  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~5  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~5  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~9  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~9  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~14  from: datab  to: cout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~14  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~1  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~21  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~21  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~21  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~21  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~21  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~21  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~21  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~21  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~21  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~25  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~25  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~29  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~29  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~29  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~29  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~29  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~29  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~29  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~29  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~29  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~33  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~33  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~33  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~37  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~37  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~37  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~37  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~37  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~37  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~37  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~37  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~37  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~5  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~5  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~5  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~5  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~9  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~13  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~13  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~13  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~13  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~13  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~18  from: dataa  to: cout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~18  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~1  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~25  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~25  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~25  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~25  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~25  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~25  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~29  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~29  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~29  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~29  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~29  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~29  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~29  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~29  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~29  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~33  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~33  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~33  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~33  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~33  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~33  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~33  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~37  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~37  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~37  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~37  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~37  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~37  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~37  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~37  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~37  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~5  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~5  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~5  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: dataf  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[15\]~4  from: datad  to: combout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[15\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[16\]~8  from: datad  to: combout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[16\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[17\]~12  from: dataf  to: combout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[17\]~12  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[20\]~2  from: dataf  to: combout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[20\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[21\]~5  from: dataf  to: combout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[21\]~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[31\]~1  from: datad  to: combout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[31\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[31\]~1  from: datae  to: combout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[31\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[32\]~3  from: dataa  to: combout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[32\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[32\]~3  from: datad  to: combout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[32\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[33\]~6  from: datab  to: combout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[33\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[33\]~6  from: datad  to: combout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[33\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~17  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~17  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~17  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~17  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~21  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~21  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~21  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~21  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~21  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~21  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~21  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~21  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~21  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~5  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~5  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~5  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~5  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~5  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~5  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~9  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~9  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~9  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~9  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~14  from: datab  to: cout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~14  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~21  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~21  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~21  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~21  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~21  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~21  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~21  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~21  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~21  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~25  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~25  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~5  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~5  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~5  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~5  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~5  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~5  from: dataf  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~5  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~9  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~13  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~13  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~13  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~13  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~13  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~18  from: dataa  to: cout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~18  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~1  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~25  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~25  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~25  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~25  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~25  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~25  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~5  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~5  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~5  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~5  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~5  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~5  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~9  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~9  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~9  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~9  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~13  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~13  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~13  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~13  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~13  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~17  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~17  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~17  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~17  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~1  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~1  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~1  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~1  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~1  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~1  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~1  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~1  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~26  from: datab  to: cout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~26  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~5  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~9  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~9  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~9  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~9  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hour1_display\|Mux7~0  from: dataa  to: combout " "Cell: hour1_display\|Mux7~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hour1_display\|value_in\[2\]~2  from: dataa  to: combout " "Cell: hour1_display\|value_in\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hour1_display\|value_in\[3\]~3  from: dataf  to: combout " "Cell: hour1_display\|value_in\[3\]~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: minute1_display\|Mux7~0  from: dataf  to: combout " "Cell: minute1_display\|Mux7~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: minute1_display\|value_in\[2\]~2  from: datad  to: combout " "Cell: minute1_display\|value_in\[2\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: minute1_display\|value_in\[3\]~3  from: dataf  to: combout " "Cell: minute1_display\|value_in\[3\]~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069328721 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1607069328721 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1607069328733 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607069328737 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1607069328738 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1607069328757 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1607069328883 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1607069328883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -36.368 " "Worst-case setup slack is -36.368" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069328885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069328885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -36.368            -349.242 clock_counter:comb_10\|sec\[0\]  " "  -36.368            -349.242 clock_counter:comb_10\|sec\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069328885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.096            -622.511 switch_screen_slideswitch  " "  -24.096            -622.511 switch_screen_slideswitch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069328885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.858            -193.745 internal_clock  " "   -4.858            -193.745 internal_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069328885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.093             -62.702 clock_converter:comb_8\|clock_1s  " "   -4.093             -62.702 clock_converter:comb_8\|clock_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069328885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.780             -40.984 clock_converter_fast:comb_9\|clock_fast  " "   -3.780             -40.984 clock_converter_fast:comb_9\|clock_fast " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069328885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607069328885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -15.235 " "Worst-case hold slack is -15.235" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069328902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069328902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.235            -182.763 clock_counter:comb_10\|sec\[0\]  " "  -15.235            -182.763 clock_counter:comb_10\|sec\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069328902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.283             -23.956 switch_screen_slideswitch  " "   -2.283             -23.956 switch_screen_slideswitch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069328902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.679              -2.134 internal_clock  " "   -1.679              -2.134 internal_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069328902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.124               0.000 clock_converter:comb_8\|clock_1s  " "    0.124               0.000 clock_converter:comb_8\|clock_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069328902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.859               0.000 clock_converter_fast:comb_9\|clock_fast  " "    0.859               0.000 clock_converter_fast:comb_9\|clock_fast " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069328902 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607069328902 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607069328905 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607069328909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -13.858 " "Worst-case minimum pulse width slack is -13.858" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069328912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069328912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.858          -12358.884 clock_counter:comb_10\|sec\[0\]  " "  -13.858          -12358.884 clock_counter:comb_10\|sec\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069328912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.114             -78.951 switch_screen_slideswitch  " "   -1.114             -78.951 switch_screen_slideswitch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069328912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -39.368 internal_clock  " "   -0.394             -39.368 internal_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069328912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -11.699 clock_converter:comb_8\|clock_1s  " "   -0.394             -11.699 clock_converter:comb_8\|clock_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069328912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -7.313 clock_converter_fast:comb_9\|clock_fast  " "   -0.394              -7.313 clock_converter_fast:comb_9\|clock_fast " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069328912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607069328912 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1607069328939 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1607069328984 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1607069330747 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|StageOut\[15\]~5  from: datad  to: combout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|StageOut\[15\]~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|StageOut\[16\]~1  from: datab  to: combout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|StageOut\[16\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|StageOut\[17\]~7  from: datad  to: combout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|StageOut\[17\]~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~13  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~13  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~13  from: datab  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~13  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~13  from: datac  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~13  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~17  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~17  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~17  from: datab  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~17  from: datac  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~17  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~5  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~5  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~5  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~5  from: datab  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~5  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~5  from: datac  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~5  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~9  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~9  from: datac  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~9  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~13  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~17  from: datac  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~21  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~21  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~21  from: datab  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~21  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~21  from: datac  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~21  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~21  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~21  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~6  from: datac  to: cout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~6  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~9  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~9  from: datab  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~9  from: datac  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~9  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~13  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~13  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~13  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~13  from: datac  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~13  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~17  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~17  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~17  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~17  from: datab  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~17  from: datac  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~17  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~1  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~21  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~21  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~21  from: datab  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~21  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~21  from: datac  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~21  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~21  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~21  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~6  from: datab  to: cout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~6  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~9  from: datab  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~9  from: datac  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~9  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~29  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~33  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~37  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~41  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~45  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~49  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~5  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[48\]~10  from: dataa  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[48\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[48\]~10  from: datae  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[48\]~10  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[49\]~15  from: dataa  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[49\]~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[50\]~21  from: datae  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[50\]~21  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[50\]~21  from: dataf  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[50\]~21  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[50\]~38  from: dataa  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[50\]~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[51\]~27  from: dataa  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[51\]~27  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[52\]~33  from: dataa  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[52\]~33  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[52\]~33  from: dataf  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[52\]~33  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[52\]~40  from: datac  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[52\]~40  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[56\]~5  from: datad  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[56\]~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[57\]~11  from: dataf  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[57\]~11  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[59\]~22  from: datad  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[59\]~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[67\]~17  from: dataa  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[67\]~17  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[75\]~13  from: dataa  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[75\]~13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[77\]~24  from: dataa  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[77\]~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~13  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~13  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~13  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~13  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~13  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~17  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~17  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~17  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~17  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~1  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~22  from: datab  to: cout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~22  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~29  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~29  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~29  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~29  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~29  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~29  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~29  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~29  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~29  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~33  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~33  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~33  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~33  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~33  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~33  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~33  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~37  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~37  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~37  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~37  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~37  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~37  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~37  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~37  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~37  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~5  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~5  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~5  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~5  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~9  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~9  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~9  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~9  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~17  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~17  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~17  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~1  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~21  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~21  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~21  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~21  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~21  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~25  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~25  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~25  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~25  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~29  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~29  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~29  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~29  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~29  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~33  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~33  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~33  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~33  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~33  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~5  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~5  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~5  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~9  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~9  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~14  from: datab  to: cout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~14  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~1  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~21  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~21  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~21  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~21  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~21  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~21  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~21  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~21  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~21  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~25  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~25  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~29  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~29  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~29  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~29  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~29  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~29  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~29  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~29  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~29  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~33  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~33  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~33  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~37  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~37  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~37  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~37  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~37  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~37  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~37  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~37  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~37  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~5  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~5  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~5  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~5  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~9  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~13  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~13  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~13  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~13  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~13  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~18  from: dataa  to: cout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~18  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~1  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~25  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~25  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~25  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~25  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~25  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~25  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~29  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~29  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~29  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~29  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~29  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~29  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~29  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~29  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~29  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~33  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~33  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~33  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~33  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~33  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~33  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~33  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~37  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~37  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~37  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~37  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~37  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~37  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~37  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~37  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~37  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~5  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~5  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~5  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: dataf  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[15\]~4  from: datad  to: combout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[15\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[16\]~8  from: datad  to: combout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[16\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[17\]~12  from: dataf  to: combout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[17\]~12  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[20\]~2  from: dataf  to: combout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[20\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[21\]~5  from: dataf  to: combout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[21\]~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[31\]~1  from: datad  to: combout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[31\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[31\]~1  from: datae  to: combout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[31\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[32\]~3  from: dataa  to: combout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[32\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[32\]~3  from: datad  to: combout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[32\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[33\]~6  from: datab  to: combout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[33\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[33\]~6  from: datad  to: combout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[33\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~17  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~17  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~17  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~17  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~21  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~21  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~21  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~21  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~21  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~21  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~21  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~21  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~21  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~5  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~5  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~5  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~5  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~5  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~5  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~9  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~9  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~9  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~9  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~14  from: datab  to: cout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~14  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~21  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~21  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~21  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~21  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~21  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~21  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~21  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~21  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~21  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~25  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~25  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~5  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~5  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~5  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~5  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~5  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~5  from: dataf  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~5  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~9  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~13  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~13  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~13  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~13  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~13  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~18  from: dataa  to: cout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~18  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~1  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~25  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~25  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~25  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~25  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~25  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~25  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~5  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~5  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~5  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~5  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~5  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~5  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~9  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~9  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~9  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~9  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~13  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~13  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~13  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~13  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~13  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~17  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~17  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~17  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~17  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~1  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~1  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~1  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~1  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~1  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~1  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~1  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~1  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~26  from: datab  to: cout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~26  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~5  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~9  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~9  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~9  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~9  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hour1_display\|Mux7~0  from: dataa  to: combout " "Cell: hour1_display\|Mux7~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hour1_display\|value_in\[2\]~2  from: dataa  to: combout " "Cell: hour1_display\|value_in\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hour1_display\|value_in\[3\]~3  from: dataf  to: combout " "Cell: hour1_display\|value_in\[3\]~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: minute1_display\|Mux7~0  from: dataf  to: combout " "Cell: minute1_display\|Mux7~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: minute1_display\|value_in\[2\]~2  from: datad  to: combout " "Cell: minute1_display\|value_in\[2\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: minute1_display\|value_in\[3\]~3  from: dataf  to: combout " "Cell: minute1_display\|value_in\[3\]~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069330903 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1607069330903 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607069330915 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1607069330944 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1607069330944 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -35.399 " "Worst-case setup slack is -35.399" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069330947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069330947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -35.399            -346.932 clock_counter:comb_10\|sec\[0\]  " "  -35.399            -346.932 clock_counter:comb_10\|sec\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069330947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.625            -641.776 switch_screen_slideswitch  " "  -24.625            -641.776 switch_screen_slideswitch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069330947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.978            -187.453 internal_clock  " "   -4.978            -187.453 internal_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069330947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.916             -60.372 clock_converter:comb_8\|clock_1s  " "   -3.916             -60.372 clock_converter:comb_8\|clock_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069330947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.658             -39.716 clock_converter_fast:comb_9\|clock_fast  " "   -3.658             -39.716 clock_converter_fast:comb_9\|clock_fast " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069330947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607069330947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -15.827 " "Worst-case hold slack is -15.827" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069330963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069330963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.827            -190.368 clock_counter:comb_10\|sec\[0\]  " "  -15.827            -190.368 clock_counter:comb_10\|sec\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069330963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.325             -25.537 switch_screen_slideswitch  " "   -2.325             -25.537 switch_screen_slideswitch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069330963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.637              -2.177 internal_clock  " "   -1.637              -2.177 internal_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069330963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 clock_converter:comb_8\|clock_1s  " "    0.158               0.000 clock_converter:comb_8\|clock_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069330963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.858               0.000 clock_converter_fast:comb_9\|clock_fast  " "    0.858               0.000 clock_converter_fast:comb_9\|clock_fast " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069330963 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607069330963 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607069330967 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607069330970 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -14.485 " "Worst-case minimum pulse width slack is -14.485" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069330973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069330973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.485          -12882.250 clock_counter:comb_10\|sec\[0\]  " "  -14.485          -12882.250 clock_counter:comb_10\|sec\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069330973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.144             -81.235 switch_screen_slideswitch  " "   -1.144             -81.235 switch_screen_slideswitch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069330973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.431             -43.351 internal_clock  " "   -0.431             -43.351 internal_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069330973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -11.316 clock_converter:comb_8\|clock_1s  " "   -0.394             -11.316 clock_converter:comb_8\|clock_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069330973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -7.140 clock_converter_fast:comb_9\|clock_fast  " "   -0.394              -7.140 clock_converter_fast:comb_9\|clock_fast " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069330973 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607069330973 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1607069330997 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1607069331183 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1607069332816 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|StageOut\[15\]~5  from: datad  to: combout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|StageOut\[15\]~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|StageOut\[16\]~1  from: datab  to: combout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|StageOut\[16\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|StageOut\[17\]~7  from: datad  to: combout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|StageOut\[17\]~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~13  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~13  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~13  from: datab  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~13  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~13  from: datac  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~13  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~17  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~17  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~17  from: datab  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~17  from: datac  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~17  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~5  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~5  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~5  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~5  from: datab  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~5  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~5  from: datac  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~5  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~9  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~9  from: datac  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~9  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~13  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~17  from: datac  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~21  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~21  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~21  from: datab  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~21  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~21  from: datac  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~21  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~21  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~21  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~6  from: datac  to: cout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~6  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~9  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~9  from: datab  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~9  from: datac  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~9  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~13  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~13  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~13  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~13  from: datac  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~13  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~17  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~17  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~17  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~17  from: datab  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~17  from: datac  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~17  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~1  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~21  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~21  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~21  from: datab  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~21  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~21  from: datac  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~21  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~21  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~21  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~6  from: datab  to: cout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~6  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~9  from: datab  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~9  from: datac  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~9  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~29  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~33  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~37  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~41  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~45  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~49  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~5  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[48\]~10  from: dataa  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[48\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[48\]~10  from: datae  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[48\]~10  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[49\]~15  from: dataa  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[49\]~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[50\]~21  from: datae  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[50\]~21  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[50\]~21  from: dataf  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[50\]~21  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[50\]~38  from: dataa  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[50\]~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[51\]~27  from: dataa  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[51\]~27  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[52\]~33  from: dataa  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[52\]~33  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[52\]~33  from: dataf  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[52\]~33  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[52\]~40  from: datac  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[52\]~40  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[56\]~5  from: datad  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[56\]~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[57\]~11  from: dataf  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[57\]~11  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[59\]~22  from: datad  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[59\]~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[67\]~17  from: dataa  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[67\]~17  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[75\]~13  from: dataa  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[75\]~13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[77\]~24  from: dataa  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[77\]~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~13  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~13  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~13  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~13  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~13  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~17  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~17  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~17  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~17  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~1  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~22  from: datab  to: cout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~22  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~29  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~29  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~29  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~29  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~29  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~29  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~29  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~29  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~29  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~33  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~33  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~33  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~33  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~33  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~33  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~33  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~37  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~37  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~37  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~37  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~37  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~37  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~37  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~37  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~37  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~5  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~5  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~5  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~5  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~9  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~9  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~9  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~9  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~17  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~17  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~17  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~1  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~21  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~21  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~21  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~21  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~21  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~25  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~25  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~25  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~25  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~29  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~29  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~29  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~29  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~29  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~33  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~33  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~33  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~33  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~33  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~5  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~5  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~5  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~9  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~9  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~14  from: datab  to: cout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~14  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~1  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~21  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~21  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~21  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~21  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~21  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~21  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~21  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~21  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~21  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~25  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~25  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~29  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~29  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~29  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~29  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~29  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~29  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~29  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~29  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~29  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~33  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~33  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~33  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~37  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~37  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~37  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~37  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~37  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~37  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~37  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~37  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~37  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~5  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~5  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~5  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~5  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~9  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~13  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~13  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~13  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~13  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~13  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~18  from: dataa  to: cout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~18  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~1  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~25  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~25  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~25  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~25  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~25  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~25  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~29  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~29  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~29  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~29  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~29  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~29  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~29  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~29  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~29  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~33  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~33  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~33  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~33  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~33  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~33  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~33  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~37  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~37  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~37  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~37  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~37  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~37  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~37  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~37  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~37  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~5  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~5  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~5  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: dataf  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[15\]~4  from: datad  to: combout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[15\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[16\]~8  from: datad  to: combout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[16\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[17\]~12  from: dataf  to: combout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[17\]~12  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[20\]~2  from: dataf  to: combout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[20\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[21\]~5  from: dataf  to: combout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[21\]~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[31\]~1  from: datad  to: combout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[31\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[31\]~1  from: datae  to: combout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[31\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[32\]~3  from: dataa  to: combout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[32\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[32\]~3  from: datad  to: combout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[32\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[33\]~6  from: datab  to: combout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[33\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[33\]~6  from: datad  to: combout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[33\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~17  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~17  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~17  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~17  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~21  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~21  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~21  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~21  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~21  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~21  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~21  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~21  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~21  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~5  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~5  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~5  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~5  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~5  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~5  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~9  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~9  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~9  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~9  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~14  from: datab  to: cout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~14  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~21  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~21  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~21  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~21  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~21  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~21  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~21  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~21  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~21  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~25  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~25  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~5  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~5  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~5  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~5  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~5  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~5  from: dataf  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~5  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~9  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~13  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~13  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~13  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~13  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~13  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~18  from: dataa  to: cout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~18  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~1  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~25  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~25  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~25  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~25  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~25  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~25  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~5  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~5  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~5  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~5  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~5  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~5  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~9  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~9  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~9  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~9  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~13  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~13  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~13  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~13  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~13  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~17  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~17  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~17  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~17  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~1  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~1  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~1  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~1  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~1  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~1  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~1  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~1  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~26  from: datab  to: cout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~26  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~5  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~9  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~9  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~9  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~9  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hour1_display\|Mux7~0  from: dataa  to: combout " "Cell: hour1_display\|Mux7~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hour1_display\|value_in\[2\]~2  from: dataa  to: combout " "Cell: hour1_display\|value_in\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hour1_display\|value_in\[3\]~3  from: dataf  to: combout " "Cell: hour1_display\|value_in\[3\]~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: minute1_display\|Mux7~0  from: dataf  to: combout " "Cell: minute1_display\|Mux7~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: minute1_display\|value_in\[2\]~2  from: datad  to: combout " "Cell: minute1_display\|value_in\[2\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: minute1_display\|value_in\[3\]~3  from: dataf  to: combout " "Cell: minute1_display\|value_in\[3\]~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069332976 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1607069332976 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607069332988 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1607069333002 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1607069333002 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -24.720 " "Worst-case setup slack is -24.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069333006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069333006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.720            -219.885 clock_counter:comb_10\|sec\[0\]  " "  -24.720            -219.885 clock_counter:comb_10\|sec\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069333006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.675            -322.503 switch_screen_slideswitch  " "  -12.675            -322.503 switch_screen_slideswitch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069333006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.864             -87.352 internal_clock  " "   -2.864             -87.352 internal_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069333006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.477             -26.762 clock_converter_fast:comb_9\|clock_fast  " "   -2.477             -26.762 clock_converter_fast:comb_9\|clock_fast " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069333006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.307             -35.279 clock_converter:comb_8\|clock_1s  " "   -2.307             -35.279 clock_converter:comb_8\|clock_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069333006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607069333006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -8.010 " "Worst-case hold slack is -8.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069333023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069333023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.010             -95.680 clock_counter:comb_10\|sec\[0\]  " "   -8.010             -95.680 clock_counter:comb_10\|sec\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069333023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.470             -15.289 switch_screen_slideswitch  " "   -1.470             -15.289 switch_screen_slideswitch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069333023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.889              -0.971 internal_clock  " "   -0.889              -0.971 internal_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069333023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.197              -0.197 clock_converter:comb_8\|clock_1s  " "   -0.197              -0.197 clock_converter:comb_8\|clock_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069333023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 clock_converter_fast:comb_9\|clock_fast  " "    0.419               0.000 clock_converter_fast:comb_9\|clock_fast " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069333023 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607069333023 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607069333026 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607069333029 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -7.107 " "Worst-case minimum pulse width slack is -7.107" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069333033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069333033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.107           -5832.964 clock_counter:comb_10\|sec\[0\]  " "   -7.107           -5832.964 clock_counter:comb_10\|sec\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069333033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.819             -55.505 switch_screen_slideswitch  " "   -0.819             -55.505 switch_screen_slideswitch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069333033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.452              -7.150 internal_clock  " "   -0.452              -7.150 internal_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069333033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.074              -0.704 clock_converter:comb_8\|clock_1s  " "   -0.074              -0.704 clock_converter:comb_8\|clock_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069333033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.038              -0.067 clock_converter_fast:comb_9\|clock_fast  " "   -0.038              -0.067 clock_converter_fast:comb_9\|clock_fast " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069333033 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607069333033 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1607069333057 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|StageOut\[15\]~5  from: datad  to: combout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|StageOut\[15\]~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|StageOut\[16\]~1  from: datab  to: combout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|StageOut\[16\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|StageOut\[17\]~7  from: datad  to: combout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|StageOut\[17\]~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~13  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~13  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~13  from: datab  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~13  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~13  from: datac  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~13  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~17  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~17  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~17  from: datab  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~17  from: datac  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~17  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~5  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~5  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~5  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~5  from: datab  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~5  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~5  from: datac  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~5  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~9  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~9  from: datac  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~9  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_4~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~13  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~17  from: datac  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~21  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~21  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~21  from: datab  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~21  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~21  from: datac  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~21  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~21  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~21  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~6  from: datac  to: cout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~6  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~9  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~9  from: datab  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~9  from: datac  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~9  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_5~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~13  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~13  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~13  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~13  from: datac  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~13  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~17  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~17  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~17  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~17  from: datab  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~17  from: datac  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~17  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~1  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~21  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~21  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~21  from: datab  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~21  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~21  from: datac  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~21  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~21  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~21  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~6  from: datab  to: cout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~6  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~9  from: datab  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~9  from: datac  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~9  from: datad  to: sumout " "Cell: comb_10\|seconds\|Div2\|auto_generated\|divider\|divider\|op_6~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~29  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~33  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~37  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~41  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~45  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~49  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~5  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod0\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[48\]~10  from: dataa  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[48\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[48\]~10  from: datae  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[48\]~10  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[49\]~15  from: dataa  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[49\]~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[50\]~21  from: datae  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[50\]~21  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[50\]~21  from: dataf  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[50\]~21  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[50\]~38  from: dataa  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[50\]~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[51\]~27  from: dataa  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[51\]~27  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[52\]~33  from: dataa  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[52\]~33  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[52\]~33  from: dataf  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[52\]~33  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[52\]~40  from: datac  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[52\]~40  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[56\]~5  from: datad  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[56\]~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[57\]~11  from: dataf  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[57\]~11  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[59\]~22  from: datad  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[59\]~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[67\]~17  from: dataa  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[67\]~17  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[75\]~13  from: dataa  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[75\]~13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[77\]~24  from: dataa  to: combout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|StageOut\[77\]~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~13  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~13  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~13  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~13  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~13  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~17  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~17  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~17  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~17  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~1  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~22  from: datab  to: cout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~22  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~29  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~29  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~29  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~29  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~29  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~29  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~29  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~29  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~29  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~33  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~33  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~33  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~33  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~33  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~33  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~33  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~37  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~37  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~37  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~37  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~37  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~37  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~37  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~37  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~37  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~5  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~5  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~5  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~5  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~9  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~9  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~9  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~9  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_10~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~17  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~17  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~17  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~1  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~21  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~21  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~21  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~21  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~21  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~25  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~25  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~25  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~25  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~29  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~29  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~29  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~29  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~29  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~33  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~33  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~33  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~33  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~33  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~5  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~5  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~5  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~9  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~9  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_7~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~14  from: datab  to: cout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~14  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~1  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~21  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~21  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~21  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~21  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~21  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~21  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~21  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~21  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~21  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~25  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~25  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~29  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~29  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~29  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~29  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~29  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~29  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~29  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~29  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~29  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~33  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~33  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~33  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~37  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~37  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~37  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~37  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~37  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~37  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~37  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~37  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~37  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~5  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~5  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~5  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~5  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~9  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_8~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~13  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~13  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~13  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~13  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~13  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~18  from: dataa  to: cout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~18  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~1  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~25  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~25  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~25  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~25  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~25  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~25  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~29  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~29  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~29  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~29  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~29  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~29  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~29  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~29  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~29  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~33  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~33  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~33  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~33  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~33  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~33  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~33  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~37  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~37  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~37  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~37  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~37  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~37  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~37  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~37  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~37  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~5  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~5  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~5  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: dataf  to: sumout " "Cell: comb_10\|seconds\|Mod1\|auto_generated\|divider\|divider\|op_9~9  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[15\]~4  from: datad  to: combout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[15\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[16\]~8  from: datad  to: combout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[16\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[17\]~12  from: dataf  to: combout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[17\]~12  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[20\]~2  from: dataf  to: combout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[20\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[21\]~5  from: dataf  to: combout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[21\]~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[31\]~1  from: datad  to: combout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[31\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[31\]~1  from: datae  to: combout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[31\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[32\]~3  from: dataa  to: combout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[32\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[32\]~3  from: datad  to: combout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[32\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[33\]~6  from: datab  to: combout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[33\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[33\]~6  from: datad  to: combout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|StageOut\[33\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~17  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~17  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~17  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~17  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~21  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~21  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~21  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~21  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~21  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~21  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~21  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~21  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~21  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~5  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~5  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~5  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~5  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~5  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~5  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~9  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~9  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~9  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~9  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_4~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~14  from: datab  to: cout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~14  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~21  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~21  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~21  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~21  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~21  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~21  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~21  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~21  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~21  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~25  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~25  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~5  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~5  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~5  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~5  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~5  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~5  from: dataf  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~5  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~9  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_5~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~13  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~13  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~13  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~13  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~13  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~18  from: dataa  to: cout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~18  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~1  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~25  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~25  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~25  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~25  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~25  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~25  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~5  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~5  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~5  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~5  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~5  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~5  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~9  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~9  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~9  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~9  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_6~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~13  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~13  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~13  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~13  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~13  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~17  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~17  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~17  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~17  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~1  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~1  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~1  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~1  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~1  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~1  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~1  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~1  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~26  from: datab  to: cout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~26  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~5  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~9  from: cin  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~9  from: dataa  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~9  from: datab  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~9  from: datac  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~9  from: datad  to: sumout " "Cell: comb_10\|seconds\|Mod2\|auto_generated\|divider\|divider\|op_7~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hour1_display\|Mux7~0  from: dataa  to: combout " "Cell: hour1_display\|Mux7~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hour1_display\|value_in\[2\]~2  from: dataa  to: combout " "Cell: hour1_display\|value_in\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hour1_display\|value_in\[3\]~3  from: dataf  to: combout " "Cell: hour1_display\|value_in\[3\]~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: minute1_display\|Mux7~0  from: dataf  to: combout " "Cell: minute1_display\|Mux7~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: minute1_display\|value_in\[2\]~2  from: datad  to: combout " "Cell: minute1_display\|value_in\[2\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: minute1_display\|value_in\[3\]~3  from: dataf  to: combout " "Cell: minute1_display\|value_in\[3\]~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607069333316 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1607069333316 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607069333328 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1607069333342 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1607069333342 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.654 " "Worst-case setup slack is -21.654" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069333346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069333346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.654            -196.847 clock_counter:comb_10\|sec\[0\]  " "  -21.654            -196.847 clock_counter:comb_10\|sec\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069333346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.726            -299.246 switch_screen_slideswitch  " "  -11.726            -299.246 switch_screen_slideswitch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069333346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.601             -74.059 internal_clock  " "   -2.601             -74.059 internal_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069333346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.338             -25.481 clock_converter_fast:comb_9\|clock_fast  " "   -2.338             -25.481 clock_converter_fast:comb_9\|clock_fast " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069333346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.196             -32.972 clock_converter:comb_8\|clock_1s  " "   -2.196             -32.972 clock_converter:comb_8\|clock_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069333346 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607069333346 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.508 " "Worst-case hold slack is -7.508" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069333363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069333363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.508             -90.179 clock_counter:comb_10\|sec\[0\]  " "   -7.508             -90.179 clock_counter:comb_10\|sec\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069333363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.419             -15.945 switch_screen_slideswitch  " "   -1.419             -15.945 switch_screen_slideswitch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069333363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.928              -1.165 internal_clock  " "   -0.928              -1.165 internal_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069333363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.162              -0.162 clock_converter:comb_8\|clock_1s  " "   -0.162              -0.162 clock_converter:comb_8\|clock_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069333363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 clock_converter_fast:comb_9\|clock_fast  " "    0.389               0.000 clock_converter_fast:comb_9\|clock_fast " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069333363 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607069333363 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607069333367 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607069333371 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -6.589 " "Worst-case minimum pulse width slack is -6.589" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069333375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069333375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.589           -5515.453 clock_counter:comb_10\|sec\[0\]  " "   -6.589           -5515.453 clock_counter:comb_10\|sec\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069333375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.735             -51.854 switch_screen_slideswitch  " "   -0.735             -51.854 switch_screen_slideswitch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069333375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.476              -7.251 internal_clock  " "   -0.476              -7.251 internal_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069333375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.015              -0.102 clock_converter:comb_8\|clock_1s  " "   -0.015              -0.102 clock_converter:comb_8\|clock_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069333375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.008               0.000 clock_converter_fast:comb_9\|clock_fast  " "    0.008               0.000 clock_converter_fast:comb_9\|clock_fast " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607069333375 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607069333375 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1607069335578 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1607069335586 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5132 " "Peak virtual memory: 5132 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607069335704 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 02:08:55 2020 " "Processing ended: Fri Dec 04 02:08:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607069335704 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607069335704 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607069335704 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1607069335704 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 125 s " "Quartus Prime Full Compilation was successful. 0 errors, 125 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1607069336553 ""}
