/*
 * Copyright (c) 2006-2021, RT-Thread Development Team
 *
 * SPDX-License-Identifier: Apache-2.0
 *
 * Change Logs:
 * Date           Author       Notes
 * 2019-03-18     ZYH          first version
 */
/*
ä¸»è¦åŒ…æ‹¬ 
1.å¤´æ–‡ä»¶é…ç½®
2.æ•°æ®ç»“æ„å®šä¹‰
3.SPIé…ç½®å‡½æ•°
4.SPIæ•°æ®ä¼ è¾“å‡½æ•°
5.SPIåˆå§‹åŒ–
*/
// #ifndef RT_USING_SPI
// #error "RT_USING_SPI not defined!"
// #endif

#define RT_USING_SPI 
#define BSP_USING_SPI1
#define BSP_SPI1_USING_SS0

#include <rtthread.h>  // RT-Threadæ“ä½œç³»ç»Ÿæ ¸å¿ƒå¤´æ–‡ä»¶
#include <rtdevice.h> // RT-Threadè®¾å¤‡é©±åŠ¨æ¡†æ¶å¤´æ–‡ä»¶
#include "../packages/K210-SDK-latest/lib/drivers/include/spi.h"   //K210  spiç›¸å…³ç¡¬ä»¶é…ç½®
#include <rtconfig.h>

#ifdef RT_USING_SPI
#include "drv_spi.h" //æœ¬é©±åŠ¨çš„å¤´æ–‡ä»¶
#include <drv_io_config.h>  // IOå¼•è„šé…ç½®
#include <drivers/dev_spi.h>  //SPIè®¾å¤‡å®šä¹‰
#include "dmalock.h"  //DMAé€šé“é”ç®¡ç†
#include <sysctl.h> //ç³»ç»Ÿæ§åˆ¶ç›¸å…³
#include <gpiohs.h>  //é«˜é€ŸGPIOæ“ä½œ
#include <string.h> 
#include "utils.h" //å®ç”¨å·¥å…·
#include  "../packages/K210-SDK-latest/lib/bsp/include/platform.h"
#include  "../packages/K210-SDK-latest/lib/drivers/include/sysctl.h"
#define DRV_SPI_DEVICE(spi_bus)    (struct drv_spi_bus *)(spi_bus)// ç±»å‹è½¬æ¢å®

#define MAX_CLOCK   (40000000UL)  // SPIæœ€å¤§æ—¶é’Ÿé¢‘ç‡40MHz

// SPIæ€»çº¿æ•°æ®ç»“æ„
struct drv_spi_bus
{
    struct rt_spi_bus parent;    // RT-Threadæ ‡å‡†çš„SPIæ€»çº¿ç»“æ„
    spi_device_num_t spi_instance;  // SPIå®ä¾‹ç¼–å·(0,1,2,3)
    dmac_channel_number_t dma_send_channel;// å‘é€DMAé€šé“
    dmac_channel_number_t dma_recv_channel; // æ¥æ”¶DMAé€šé“
    struct rt_completion dma_completion;  // DMAå®Œæˆä¿¡å·é‡
};
/*
// struct rt_spi_bus
// {
//     struct rt_device parent;
//     rt_uint8_t mode;
//     const struct rt_spi_ops *ops;

// #ifdef RT_USING_DM
//     rt_base_t cs_pins[RT_SPI_CS_CNT_MAX];
//     rt_uint8_t cs_active_vals[RT_SPI_CS_CNT_MAX];
//     rt_bool_t slave;
//     int num_chipselect;
// #endif  //RT_USING_DM 
    // struct rt_mutex lock;
    // struct rt_spi_device *owner;
// };

struct rt_spi_ops
{
    rt_err_t (*configure)(struct rt_spi_device *device, struct rt_spi_configuration *configuration);
    rt_ssize_t (*xfer)(struct rt_spi_device *device, struct rt_spi_message *message);
};

*/

// ç‰‡é€‰(CS)å¼•è„šæ•°æ®ç»“æ„
struct drv_cs
{
    int cs_index;  // ç‰‡é€‰ç´¢å¼•å·
    int cs_pin;    // ç‰‡é€‰å¼•è„šå·
};
// SPIç¡¬ä»¶å¯„å­˜å™¨æŒ‡é’ˆæ•°ç»„  spi_t  å„ç§å¯„å­˜å™¨
static volatile spi_t *const spi_instance[4] =
{
    (volatile spi_t *)SPI0_BASE_ADDR, //SPI0
    (volatile spi_t *)SPI1_BASE_ADDR, //SPI1
    (volatile spi_t *)SPI_SLAVE_BASE_ADDR,//ä»SPI
    (volatile spi_t *)SPI3_BASE_ADDR  //SPI3
};

//SPIé…ç½®å‡½æ•°
static rt_err_t drv_spi_configure(struct rt_spi_device *device,
                                  struct rt_spi_configuration *configuration)
{
    rt_err_t ret = RT_EOK;
    int freq = 0;
    // è·å–æ€»çº¿æ•°æ®å’Œç‰‡é€‰å¼•è„šä¿¡æ¯
    struct drv_spi_bus *bus = DRV_SPI_DEVICE(device->bus);
    struct drv_cs * cs = (struct drv_cs *)device->parent.user_data;
    // æ–­è¨€æ€»çº¿ä¸ä¸ºç©º
    RT_ASSERT(bus != RT_NULL);
    // é…ç½®ç‰‡é€‰å¼•è„šä¸ºè¾“å‡ºæ¨¡å¼ï¼Œå¹¶åˆå§‹åŒ–ä¸ºé«˜ç”µå¹³(ä¸é€‰ä¸­)
    gpiohs_set_drive_mode(cs->cs_pin, GPIO_DM_OUTPUT);
    gpiohs_set_pin(cs->cs_pin, GPIO_PV_HIGH);

#ifdef BSP_USING_SPI1_AS_QSPI
    /* Todo:QSPI*/
#else
 // åˆå§‹åŒ–SPIç¡¬ä»¶
    spi_init(bus->spi_instance, configuration->mode & RT_SPI_MODE_3, SPI_FF_STANDARD, configuration->data_width, 0);
/*
    spi_init(bus->spi_instance,             // SPIå®ä¾‹å·
            configuration->mode & RT_SPI_MODE_3, // SPIæ¨¡å¼(0-3)
            SPI_FF_STANDARD,                // æ ‡å‡†SPIæ ¼å¼
            configuration->data_width,      // æ•°æ®ä½å®½
            0);                             // ä¿ç•™å‚æ•°*/
#endif
// è®¾ç½®SPIæ—¶é’Ÿé¢‘ç‡(ä¸è¶…è¿‡æœ€å¤§é¢‘ç‡)
    freq = spi_set_clk_rate(bus->spi_instance, configuration->max_hz > MAX_CLOCK ? MAX_CLOCK : configuration->max_hz);
    rt_kprintf("set spi freq %d\n", freq); // æ‰“å°è®¾ç½®çš„é¢‘ç‡
    return ret;
}


//å½“ç„¶å¯ä»¥ï¼ä½ æä¾›çš„è¿™ä¸ªå‡½æ•°æ˜¯ K210 çš„ SPI æ§åˆ¶å™¨é…ç½®å‡½æ•°ä¹‹ä¸€ï¼Œå‡½æ•°åæ˜¯ï¼š
/*
ç”¨æ¥è®¾ç½®SPIçš„æ¨¡å¼  SPIn  æ”¶  å‘ è¿˜æ˜¯æ”¶å‘åŒæ—¶
å®ƒçš„ä½œç”¨æ˜¯ï¼šè®¾ç½®æŸä¸ª SPI æ§åˆ¶å™¨çš„ TMOD æ¨¡å¼ï¼ˆä¼ è¾“æ¨¡å¼ï¼‰ï¼Œä¾‹å¦‚ï¼š
åªå‘é€ï¼ˆtransmit-onlyï¼‰
åªæ¥æ”¶ï¼ˆreceive-onlyï¼‰
åŒæ—¶æ”¶å‘ï¼ˆtransmit & receiveï¼Œfull-duplexï¼‰
EEPROM æ¨¡å¼ï¼ˆå¾ˆå°‘ç”¨ï¼‰
*/
void __spi_set_tmod(uint8_t spi_num, uint32_t tmod)
{   
    //æ–­è¨€æ£€æŸ¥ï¼Œspi_num æ˜¯å¦æ˜¯åˆæ³•ç¼–å·ï¼ˆ0~3ï¼‰ã€‚
    RT_ASSERT(spi_num < SPI_DEVICE_MAX);
    volatile spi_t *spi_handle = spi[spi_num]; //è·å–å¯¹åº” SPI æ§åˆ¶å™¨çš„å¯„å­˜å™¨ç»“æ„ä½“æŒ‡é’ˆï¼ˆæ¯”å¦‚ spi[0] å°±æ˜¯ SPI0ï¼‰
    //æ‰¾åˆ°SPIå¯„å­˜å™¨åœ°å€ æ­¤å¤„æ˜¯SPI1
    //spi_tæ˜¯spiå¯„å­˜å™¨ï¼Œå…¶ä¸­contrl0æ˜¯ç”¨äºæ§åˆ¶æ¨¡å¼é€‰æ‹©çš„
    uint8_t tmod_offset = 0;
    switch(spi_num)
    {
        case 0:
        case 1:
        case 2:
            tmod_offset = 8; //SPI0/SPI1/SPI2 çš„ TMOD åœ¨ ctrlr0 çš„ç¬¬ 8:9 ä½
            break;
        case 3:
        default:
            tmod_offset = 10;//SPI3 çš„ TMOD åœ¨ ctrlr0 çš„ç¬¬ 10:11 ä½
            break;
    }
    //set_bit() æ˜¯ä¸€ä¸ªå®æˆ–å‡½æ•°ï¼Œç”¨æ¥æ¸…é™¤å¹¶è®¾ç½®æŸå‡ ä½
    set_bit(&spi_handle->ctrlr0, 3 << tmod_offset, tmod << tmod_offset);
    //spi_handle->ctrlr0 = (spi_handle->ctrlr0 & ~(3 << tmod_offset)) | (tmod << tmod_offset);
    //ä¸ä¸Šä¸€å¥ç­‰æ•ˆ
}
// ç®€å•çš„DMAå®Œæˆå›è°ƒå‡½æ•°
/*
ä½ è°ƒç”¨ spi_transfer_dma(buffer, 512)ï¼Œå‡†å¤‡æ”¶ 512 å­—èŠ‚æ•°æ®ï¼›
SPI æ§åˆ¶å™¨å¼€å§‹å·¥ä½œï¼ŒåŒæ—¶é…ç½® DMAï¼Œè®©å®ƒåœ¨ SPI æ•°æ®åˆ°æ¥æ—¶è‡ªåŠ¨å†™å…¥ bufferï¼›
CPU çº¿ç¨‹è¿›å…¥ rt_completion_wait()ï¼Œç­‰å¾… DMA å®Œæˆï¼›
å½“ 512 å­—èŠ‚å…¨éƒ¨ä¼ è¾“å®Œæ¯•ï¼ŒDMA è§¦å‘ä¸­æ–­ï¼›
ä¸­æ–­å¤„ç†å‡½æ•°ï¼ˆä¹Ÿå°±æ˜¯ä½ è¯´çš„ dma_irq_callbackï¼‰è¢«è§¦å‘ï¼›
åœ¨ä¸­æ–­ä¸­è°ƒç”¨ rt_completion_done()ï¼Œå”¤é†’åˆšæ‰ç­‰å¾…çš„çº¿ç¨‹ï¼›
çº¿ç¨‹ç»§ç»­æ‰§è¡Œï¼Œå¤„ç†æ”¶å¥½çš„æ•°æ®ã€‚
*/
int dma_irq_callback(void *ctx)
{
    struct rt_completion * cmp = ctx; // è·å–å®Œæˆä¿¡å·é‡
    if(cmp)
    {
        rt_completion_done(cmp); // é€šçŸ¥DMAä¼ è¾“å®Œæˆ
    }
}

/*ä½œç”¨ï¼šé©±åŠ¨å±‚çš„ SPI æ•°æ®ä¼ è¾“å‡½æ•°ã€‚æ”¯æŒ DMA æ¨¡å¼ã€‚æ ¹æ® message ä¸­çš„ä¿¡æ¯å‘é€/æ¥æ”¶æ•°æ®ï¼Œå¯èƒ½æ˜¯ï¼š
ä»…å‘é€ã€
ä»…æ¥æ”¶ã€
åŒæ—¶æ”¶å‘ï¼ˆfull-duplexï¼‰ã€‚
*/
static rt_uint32_t drv_spi_xfer(struct rt_spi_device *device, struct rt_spi_message *message)
{
    /*
    struct rt_spi_message
{
    const void *send_buf;
    void *recv_buf;
    rt_size_t length;
    struct rt_spi_message *next;

    unsigned cs_take    : 1;
    unsigned cs_release : 1;
};*/
    struct drv_spi_bus *bus = DRV_SPI_DEVICE(device->bus);  //è·å– SPI æ€»çº¿å¯¹è±¡ busï¼ˆåŒ…å« DMA é€šé“ç­‰ä¿¡æ¯ï¼‰ã€‚
    struct drv_cs * cs = (struct drv_cs *)device->parent.user_data; //è·å– csï¼ˆç‰‡é€‰å¯¹è±¡ï¼Œæ§åˆ¶ GPIO ç‰‡é€‰ï¼‰ã€‚
    struct rt_spi_configuration *cfg = &device->config;  //cfgï¼šSPI é…ç½®ï¼Œå¦‚æ•°æ®å®½åº¦ã€ææ€§ç­‰ã€‚
    uint32_t * tx_buff = RT_NULL;    //tx_buff / rx_buffï¼šä¸º DMA åˆ†é…çš„ä¸´æ—¶ç¼“å­˜ã€‚
    uint32_t * rx_buff = RT_NULL;
    int i;
    rt_ubase_t dummy = 0xFFFFFFFFU;  //dummyï¼šSPI å‘æ•°æ®æ—¶å ä½ã€‚ rt_uint64_t   
    if(cfg->data_width != 8)  //æœ¬é©±åŠ¨åªæ”¯æŒ 8-bit æ•°æ®å®½åº¦ï¼Œå¦‚æœä¸æ˜¯åˆ™é€€å‡ºã€‚
    {
        return 0;
    }

    RT_ASSERT(bus != RT_NULL); 

    if(message->cs_take)   //å¦‚æœéœ€è¦æ‹‰ä½ç‰‡é€‰ï¼Œå…ˆè®¾ç½® GPIO ä½ç”µå¹³ï¼Œé€‰ä¸­ SPI å¤–è®¾ï¼ˆå¦‚ SD å¡ï¼‰ã€‚
    //ä»€ä¹ˆæ—¶å€™éœ€è¦è®¾ç½®ç‰‡é€‰  æˆ‘SPI0çš„æ€»çº¿ä¸Šåªæœ‰ä¸€ä¸ªå¤–è®¾
    {
        gpiohs_set_pin(cs->cs_pin, GPIO_PV_LOW);
    }

    //å¼€å§‹DMAä¼ è¾“é€»è¾‘
    if(message->length)
    {
        bus->dma_send_channel = DMAC_CHANNEL_MAX; //åˆå§‹åŒ– å‘é€ DMA é€šé“ä¸ºæ— æ•ˆå€¼ï¼›
        bus->dma_recv_channel = DMAC_CHANNEL_MAX;//åˆå§‹åŒ– æ¥æ”¶ DMA é€šé“ä¸ºæ— æ•ˆå€¼ï¼›
        //åˆå§‹åŒ–å®Œæˆé‡å¯¹è±¡ dma_completionï¼Œç”¨äºç­‰å¾… DMA ç»“æŸã€‚
        rt_completion_init(&bus->dma_completion); //ç½®é›¶
        /*
            å ç”¨ DMA æ¥æ”¶é€šé“ï¼›
            é€‰æ‹© SPI æ¥æ”¶ä¸º DMA æºï¼›
            ä¸ºæ¥æ”¶æ•°æ®åˆ†é…ä¸´æ—¶ç¼“å†²åŒºï¼ˆ32bitå¯¹é½ï¼‰ï¼›
            åˆ†é…å¤±è´¥ç›´æ¥è·³è½¬é€€å‡ºã€‚
            const void *send_buf;
            void *recv_buf;
        */
        if(message->recv_buf) 
        {
            dmalock_sync_take(&bus->dma_recv_channel, RT_WAITING_FOREVER);//è‡ªåŠ¨åˆ†é…ä¸€ä¸ªé€šé“ åˆ©ç”¨  dmalock_sync_take
            /*è¿™æ®µå‡½æ•° sysctl_dma_select æ˜¯ç”¨äºåœ¨ K210 SoC ä¸­**å°† DMA é€šé“ä¸ç‰¹å®šå¤–è®¾è¯·æ±‚æºç»‘å®šï¼ˆæ˜ å°„ï¼‰**çš„å‡½æ•°ï¼Œç›®çš„æ˜¯æŒ‡å®šæŸä¸ª DMA é€šé“ç›‘å¬å“ªä¸ªå¤–è®¾ï¼ˆå¦‚ SSIã€UARTã€I2Cã€ADC ç­‰ï¼‰çš„ DMA è¯·æ±‚ã€‚*/
            sysctl_dma_select(bus->dma_recv_channel, SYSCTL_DMA_SELECT_SSI0_RX_REQ + bus->spi_instance * 2);//ç¬¬äºŒä¸ªå‚æ•°æ˜¯ä½ç§»ä»SPI0å¼€å§‹è®¡ç®—  å¾—åˆ°RX TX
            //RT-Thread ä¸­å®ç°çš„ä¸€ä¸ªæ ‡å‡†å†…å­˜åˆ†é…å‡½æ•° rt_callocï¼Œä»¥åŠä¸€æ¬¡è°ƒç”¨å®ƒçš„ä¾‹å­
            /*
            è¿™æ˜¯ RT-Thread ä¸­æ¨¡ä»¿æ ‡å‡† C åº“çš„ calloc() å‡½æ•°å†™çš„ï¼š
            count: è¦åˆ†é…å¤šå°‘ä¸ªå…ƒç´ ï¼›
            size: æ¯ä¸ªå…ƒç´ çš„å¤§å°ï¼›
            è¿”å›å€¼ï¼šè¿”å›ä¸€å—æ€»å¤§å°ä¸º count * size çš„å†…å­˜ï¼Œå¹¶ä¸”æ‰€æœ‰å­—èŠ‚åˆå§‹åŒ–ä¸º 0ï¼›
            rt_weak: è¡¨ç¤ºè¿™æ˜¯ä¸€ä¸ªå¼±å®šä¹‰å‡½æ•°ï¼Œå¦‚æœç”¨æˆ·å®šä¹‰äº†åŒåå¼ºç¬¦å·å‡½æ•°ï¼Œåˆ™å¯ä»¥è¦†ç›–å®ƒã€‚
            */
            rx_buff = rt_calloc(message->length * 4, 1);
            if(!rx_buff)
            {
                goto transfer_done;
            }
        }
        /*
            å ç”¨ DMA å‘é€é€šé“ï¼›
            é€‰æ‹© SPI å‘é€ä¸º DMA æºï¼›
            ä¸ºå‘é€æ•°æ®ç”³è¯·ç¼“å†²åŒºï¼›
            å°†åŸå§‹ uint8_t æ•°æ®å†™å…¥ 32-bit å¯¹é½ç¼“å†²åŒºã€‚
        */
        if(message->send_buf)
        {
            dmalock_sync_take(&bus->dma_send_channel, RT_WAITING_FOREVER);
            sysctl_dma_select(bus->dma_send_channel, SYSCTL_DMA_SELECT_SSI0_TX_REQ + bus->spi_instance * 2);
            tx_buff = rt_malloc(message->length * 4);
            if(!tx_buff)
            {
                goto transfer_done;
            }
            for(i = 0; i < message->length; i++)
            {
                tx_buff[i] = ((uint8_t *)message->send_buf)[i];
            }
        }

        if(message->send_buf && message->recv_buf)
        {
            /*
            è®¾ç½® SPI ä¸ºå‘é€ + æ¥æ”¶æ¨¡å¼ï¼ˆå…¨åŒå·¥ï¼‰ï¼›
            åŒæ—¶æ³¨å†Œ å‘é€å’Œæ¥æ”¶ DMA ä¸­æ–­å›è°ƒï¼›
            å¯ç”¨ SPI + DMAï¼›
            è®¾ç½® DMAï¼š
            æ¥æ”¶ï¼šSPI_DR âœ rx_buffï¼›
            å‘é€ï¼štx_buff âœ SPI_DRã€‚
                æ³¨å†Œ DMA æ¥æ”¶ä¸­æ–­å›è°ƒï¼›
                è®¾ç½® SPI ä¸º æ”¶å‘æ¨¡å¼ï¼›
                ä½¿èƒ½ DMA å‘é€ + æ¥æ”¶ï¼›
                å¯ç”¨ SPI æ¨¡å—ã€‚
            */
           //æ³¨å†Œä¸­æ–­å‡½æ•°
            dmac_irq_register(bus->dma_recv_channel, dma_irq_callback, &bus->dma_completion, 1);
            //è®¾ç½®spiå¯„å­˜å™¨  æ”¶å‘æ¨¡å¼
            __spi_set_tmod(bus->spi_instance, SPI_TMOD_TRANS_RECV);
            //å¯ DMA æ¥æ”¶ + DMA å‘é€ï¼ˆä½0 + ä½1ï¼‰ã€‚
            spi_instance[bus->spi_instance]->dmacr = 0x3;  // å¯„å­˜å™¨/ä½  dmacr = 3 å«ä¹‰  ä½¿èƒ½DMAå‘é€å’Œæ¥æ”¶
            //å¯ç”¨ SPI æ¨¡å—ã€‚
            spi_instance[bus->spi_instance]->ssienr = 0x01; //å¯„å­˜å™¨/ä½  ssienr = 1 å«ä¹‰ ä½¿èƒ½SPI  
            
            /*è®¾ç½® DMA æ¥æ”¶ï¼šSPI æ¥æ”¶å¯„å­˜å™¨ âœ rx_buffï¼›è®¾ç½® DMA å‘é€ï¼štx_buff âœ SPI å‘é€å¯„å­˜å™¨ã€‚*/  
            //    /* SPI Data Register 0-36    (0x60 -- 0xec)      volatile uint32_t dr[36]; */
            //é€šé“   æºåœ°å€  ç›®çš„åœ°å€
            /*
            void dmac_set_single_mode(
                dmac_channel_number_t channel,       // DMA é€šé“å·
                void *src,                           // æºåœ°å€
                void *dst,                           // ç›®çš„åœ°å€
                dmac_addr_increment_t src_inc,      // æºåœ°å€æ˜¯å¦è‡ªå¢
                dmac_addr_increment_t dst_inc,      // ç›®çš„åœ°å€æ˜¯å¦è‡ªå¢
                dmac_msize_t dmac_msize,            // æ€»çº¿çªå‘å¤§å°ï¼ˆä¸€æ¬¡æ¬å‡ ä¸ªï¼‰
                dmac_transfer_width_t trans_width,  // ä¼ è¾“å•ä½å®½åº¦ï¼ˆå­—èŠ‚/åŠå­—/å­—ï¼‰
                size_t block_size                   // æ€»ä¼ è¾“æ•°é‡ï¼ˆå•ä½ä¸ªæ•°ï¼Œä¸æ˜¯å­—èŠ‚ï¼‰
            );
            */
            dmac_set_single_mode(bus->dma_recv_channel, (void *)(&spi_instance[bus->spi_instance]->dr[0]), rx_buff, DMAC_ADDR_NOCHANGE, DMAC_ADDR_INCREMENT,
                           DMAC_MSIZE_1, DMAC_TRANS_WIDTH_32, message->length);
            dmac_set_single_mode(bus->dma_send_channel, tx_buff, (void *)(&spi_instance[bus->spi_instance]->dr[0]), DMAC_ADDR_INCREMENT, DMAC_ADDR_NOCHANGE,
                           DMAC_MSIZE_4, DMAC_TRANS_WIDTH_32, message->length);
        
                        }
        else if(message->send_buf)
        {
            /*
                è®¾ç½®ä¸º SPI å‘é€æ¨¡å¼ï¼›
                åªæ³¨å†Œå‘é€ DMAï¼›
                é…ç½® DMA å°† tx_buff å‘å¾€ SPIã€‚
            */
            dmac_irq_register(bus->dma_send_channel, dma_irq_callback, &bus->dma_completion, 1);
            __spi_set_tmod(bus->spi_instance, SPI_TMOD_TRANS);
            spi_instance[bus->spi_instance]->dmacr = 0x2;
            spi_instance[bus->spi_instance]->ssienr = 0x01;
            dmac_set_single_mode(bus->dma_send_channel, tx_buff, (void *)(&spi_instance[bus->spi_instance]->dr[0]), DMAC_ADDR_INCREMENT, DMAC_ADDR_NOCHANGE,
                           DMAC_MSIZE_4, DMAC_TRANS_WIDTH_32, message->length);
        }
        else if(message->recv_buf)
        {
            /*
                SPI è®¾ç½®ä¸ºæ¥æ”¶æ¨¡å¼ï¼›
                å‘ŠçŸ¥æ§åˆ¶å™¨å³å°†æ¥æ”¶å¤šå°‘å­—èŠ‚ï¼›
                dr[0] = 0xFFï¼šè§¦å‘ä¸€æ¬¡ dummy writeï¼ˆSPI ä¸ºä¸»å‘ï¼Œå¿…é¡»å†™ç‚¹ä»€ä¹ˆæ‰æ”¶ï¼‰ï¼›
                è®¾ç½® DMA ä» SPI âœ rx_buffã€‚
                è¿™æ®µä»£ç æ˜¯ SPI â€œä»…æ¥æ”¶æ¨¡å¼â€+ DMA ä¼ è¾“é…ç½®çš„å®Œæ•´æµç¨‹ï¼Œåœ¨ K210ï¼ˆæˆ–å…¶ä»– SPI ä¸»æœºæ¶æ„ä¸­ï¼‰éå¸¸å…¸å‹ â€”â€” ä½ å¸Œæœ›ä»…æ¥æ”¶æ•°æ®ï¼Œä½†å› ä¸º SPI æ˜¯å…¨åŒå·¥æ¥å£ï¼Œä¸»æœºå¿…é¡»â€œå‘ä¸œè¥¿â€æ‰èƒ½â€œæ”¶ä¸œè¥¿â€ï¼Œå› æ­¤å°±éœ€è¦ä¸€ä¸ªæŠ€å·§ï¼šDummy Writeï¼ˆä¼ªå†™ï¼‰ã€‚

            */
            dmac_irq_register(bus->dma_recv_channel, dma_irq_callback, &bus->dma_completion, 1);
            __spi_set_tmod(bus->spi_instance, SPI_TMOD_RECV);
            spi_instance[bus->spi_instance]->ctrlr1 = message->length - 1;
            /*
             è®¾ç½®è¦æ¥æ”¶çš„æ•°æ®é•¿åº¦ï¼ˆæ§åˆ¶å™¨æ¥æ”¶è®¡æ•°å™¨ï¼‰
            è¿™æ˜¯ SPI æ§åˆ¶å™¨çš„ CTRL1 å¯„å­˜å™¨ï¼›
            å†™å…¥ N-1ï¼Œè¡¨ç¤ºæ¥æ”¶ N ä¸ªæ•°æ®ï¼ˆå•ä½ä¸º wordï¼‰ï¼›
            æ§åˆ¶å™¨ä¼šè‡ªåŠ¨æ¥æ”¶å®Œè¿™ N ä¸ªååœæ­¢ï¼ˆä¸”è§¦å‘ DMA å®Œæˆä¸­æ–­ï¼‰ã€‚
            */
            spi_instance[bus->spi_instance]->dmacr = 0x1; //æ‰€ä»¥ 0x1 è¡¨ç¤ºåªå¼€å¯æ¥æ”¶ã€‚
            spi_instance[bus->spi_instance]->ssienr = 0x01; //ssienr = 1 å¯åŠ¨ SPIï¼ˆSSI Enableï¼‰ï¼› ä¸å†™ä¸ä¼šå¯åŠ¨
            spi_instance[bus->spi_instance]->dr[0] = 0xFF;
            /*
             Dummy Writeï¼šå¿…é¡»è§¦å‘ SCLK æ‰èƒ½æ¥æ”¶æ•°æ®
            å³ä½¿ä½ è®¾ç½®äº†â€œåªæ¥æ”¶â€ï¼ŒSPI æ˜¯ä¸»æœºï¼Œä¹Ÿå¾—å…ˆâ€œåŠ¨èµ·æ¥â€ï¼Œè€ŒåŠ¨èµ·æ¥çš„æ–¹å¼å°±æ˜¯å…ˆå†™ä¸€ä¸ªå­—ï¼›
            è¿™ä¼šäº§ç”Ÿæ—¶é’Ÿï¼ˆSCLKï¼‰ï¼›
            ä»æœºæ‰èƒ½åœ¨ SCLK ä¸Šé€å‡ºç¬¬ä¸€å­—èŠ‚ã€‚
            âš ï¸ æ³¨æ„ï¼š
            åç»­çš„æ•°æ®æ˜¯è‡ªåŠ¨ç”± DMA ä» rx_fifo è¯»å‡ºæ¥çš„ï¼›
            ä½†è¿™ä¸ª Dummy Write æ˜¯å¯åŠ¨çš„å…³é”®â€œç¬¬ä¸€è„šâ€ã€‚
            */
            dmac_set_single_mode(bus->dma_recv_channel, (void *)(&spi_instance[bus->spi_instance]->dr[0]), rx_buff, DMAC_ADDR_NOCHANGE, DMAC_ADDR_INCREMENT,
                           DMAC_MSIZE_1, DMAC_TRANS_WIDTH_32, message->length);
        /*
        
        [ SPI æ”¶æ¨¡å¼å¼€å¯ ]
        â”‚
        â”œâ”€â–º è®¾ç½®æ¥æ”¶é•¿åº¦ (ctrlr1 = N-1)
        â”œâ”€â–º å¯ç”¨ DMA æ¥æ”¶
        â”œâ”€â–º å¯åŠ¨ SPI æ¨¡å— (ssienr=1)
        â”œâ”€â–º Dummy write dr[0]=0xFF
        â””â”€â–º DMA ä» SPI_DR âœ rx_buff
                     â†‘
           SPI ç¡¬ä»¶æ¥æ”¶ä» MISO

           */
        
                        }
        else
        {
            goto transfer_done;
        }
        //å¯åŠ¨ä¼ è¾“
        //
        spi_instance[bus->spi_instance]->ser = 1U << cs->cs_index;//ä½¿èƒ½ç‰‡é€‰ã€‚

        rt_completion_wait(&bus->dma_completion, RT_WAITING_FOREVER);//é˜»å¡ç­‰å¾…ä¸­æ–­å›è°ƒå”¤é†’çº¿ç¨‹ï¼ˆDMA å®Œæˆï¼‰ï¼›
        //æ¸…ç†&åå¤„ç†   æ³¨é”€ä¸­æ–­ã€‚
        /*
        æ”¶å®Œæˆ–å‘å®Œåï¼Œæ³¨é”€ä¸­æ–­å›è°ƒï¼Œé¿å…æ®‹ç•™å›è°ƒå½±å“åç»­ï¼›
        dmac_irq_unregister(channel) ä¼šå°†é€šé“å¯¹åº”çš„ä¸­æ–­æ³¨å†Œé¡¹æ¸…é™¤ã€‚
        */
        if(message->recv_buf)
            dmac_irq_unregister(bus->dma_recv_channel);
        else
            dmac_irq_unregister(bus->dma_send_channel);

        // wait until all data has been transmitted  ç­‰å¾… SPI çŠ¶æ€å¯„å­˜å™¨ï¼šå‘å®Œã€æ”¶å®Œï¼›0x05 æ˜¯ busy + fifo not emptyã€‚
        /*
        è¿™æ˜¯ä¸€ä¸ªçŠ¶æ€è½®è¯¢ç­‰å¾… SPI ä¼ è¾“å®Œæˆçš„åˆ¤æ–­è¯­å¥ã€‚
        ğŸ“Œ è§£é‡Šï¼š
        sr æ˜¯ SPI çš„ Status Registerï¼›
        bit[0]: TFNFï¼ˆTransmit FIFO Not Fullï¼‰
        bit[2]: TFEï¼ˆTransmit FIFO Emptyï¼‰
        æ‰€ä»¥ 0x05 è¡¨ç¤º bit0 å’Œ bit2ï¼›
        == 0x04 è¡¨ç¤ºï¼š
        TFE = 1ï¼šå‘é€ FIFO ç©ºï¼›
        TFNF = 0ï¼šä¸èƒ½å†å†™å…¥äº†ï¼ˆFIFO æ»¡æˆ–ç¦ç”¨ï¼‰ï¼›
        âœ… ä½œç”¨ï¼š
        ç¡®ä¿ FIFO ä¸­æ•°æ®éƒ½å‘é€å®Œäº†ï¼›
        é€šå¸¸ç”¨äº SPI ä¸»æœºåœ¨å…³é—­ç‰‡é€‰ä¿¡å·å‰ æ¸…ç©ºå‘é€ç¼“å­˜ï¼Œé¿å…æˆªæ–­æ•°æ®ã€‚
*/
        while ((spi_instance[bus->spi_instance]->sr & 0x05) != 0x04)
            ;
            /*å–æ¶ˆç‰‡é€‰ï¼›ç¦ç”¨ SPI æ§åˆ¶å™¨ã€‚*/
        spi_instance[bus->spi_instance]->ser = 0x00;//å¤±èƒ½ç‰‡é€‰
        spi_instance[bus->spi_instance]->ssienr = 0x00;//ç¦æ­¢SPIæ§åˆ¶å™¨
        //æŠŠ rx_buff ä¸­æ•°æ®æ‹·è´å›ç”¨æˆ· bufferã€‚
        if(message->recv_buf)
        {
            for(i = 0; i < message->length; i++)
            {
                ((uint8_t *)message->recv_buf)[i] = (uint8_t)rx_buff[i];
            }
        }
    //æ¸…ç†èµ„æº
    /*
    é‡Šæ”¾é”ï¼›é‡Šæ”¾ malloc åˆ†é…çš„ä¸´æ—¶ bufferã€‚
    */
transfer_done:
        dmalock_release(bus->dma_send_channel); //é‡Šæ”¾é€šé“ä¿¡å·ä¸¤
        dmalock_release(bus->dma_recv_channel);
        if(tx_buff)
        {
            rt_free(tx_buff); //é‡Šæ”¾ä¸´æ—¶buffer
        }
        if(rx_buff)
        {
            rt_free(rx_buff);
        }
    }
        //å¦‚æœéœ€è¦è‡ªåŠ¨é‡Šæ”¾ç‰‡é€‰ï¼Œåˆ™æ‹‰é«˜ GPIOã€‚
    if(message->cs_release)
    {
        gpiohs_set_pin(cs->cs_pin, GPIO_PV_HIGH);
    }
        //è¿”å›ä¼ è¾“å­—èŠ‚æ•°ã€‚
    return message->length;
}

const static struct rt_spi_ops drv_spi_ops =
{
    drv_spi_configure,
    drv_spi_xfer
};

int rt_hw_spi_init(void)
{
    rt_err_t ret = RT_EOK;

#ifdef BSP_USING_SPI1
    {
        static struct drv_spi_bus spi_bus1;
        spi_bus1.spi_instance = SPI_DEVICE_1;
        ret = rt_spi_bus_register(&spi_bus1.parent, "spi1", &drv_spi_ops);

#ifdef BSP_SPI1_USING_SS0
        {
            static struct rt_spi_device spi_device10;
            static struct drv_cs cs10 =
            {
                .cs_index = SPI_CHIP_SELECT_0, //	SPI æ§åˆ¶å™¨å†…éƒ¨çš„ ç‰‡é€‰ç¼–å·ï¼ˆSPI0/1 æ”¯æŒ SS0 ~ SS3ï¼‰ï¼Œæ§åˆ¶ ser å¯„å­˜å™¨çš„ bit
                .cs_pin = SPI1_CS0_PIN  //SPI1_CS0_PIN æ˜¯ä¸€ä¸ªæšä¸¾å€¼ï¼ˆæ•´æ•°ç´¢å¼•ï¼‰ï¼›
                //	å®é™…è¿æ¥åˆ° CS çš„å¼•è„šï¼ˆGPIO å£ï¼‰â€” ç”¨äºæ‰‹åŠ¨æ‹‰ä½/æ‹‰é«˜é€‰ä¸­/é‡Šæ”¾å¤–è®¾
            };
            //åˆ›å»ºspi10 ç»‘å®šåˆ°spi1
            rt_spi_bus_attach_device(&spi_device10, "spi10", "spi1", (void *)&cs10);
        }
#endif

#ifdef BSP_SPI1_USING_SS1
        {
            static struct rt_spi_device spi_device11;
            static struct drv_cs cs11 =
            {
                .cs_index = SPI_CHIP_SELECT_1,
                .cs_pin = SPI1_CS1_PIN
            };
            rt_spi_bus_attach_device(&spi_device11, "spi11", "spi1", (void *)&cs11);
        }
#endif

#ifdef BSP_SPI1_USING_SS2
        {
            static struct rt_spi_device spi_device12;
            static struct drv_cs cs12 =
            {
                .cs_index = SPI_CHIP_SELECT_2,
                .cs_pin = SPI1_CS2_PIN
            };
            rt_spi_bus_attach_device(&spi_device12, "spi12", "spi1", (void *)&cs12);
        }
#endif

#ifdef BSP_SPI1_USING_SS3
        {
            static struct rt_spi_device spi_device13;
            static struct drv_cs cs13 =
            {
                .cs_index = SPI_CHIP_SELECT_2,
                .cs_pin = SPI1_CS2_PIN
            };
            rt_spi_bus_attach_device(&spi_device13, "spi13", "spi1", (void *)&cs13);
        }
#endif
    }
#endif
    return ret;
}
INIT_DEVICE_EXPORT(rt_hw_spi_init);
#endif
