
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                      Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= A_EX.Out=>ALU.A                                         Premise(F3)
	S6= B_EX.Out=>ALU.B                                         Premise(F4)
	S7= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F5)
	S8= ALU.Out=>ALUOut_MEM.In                                  Premise(F6)
	S9= ALUOut_DMMU2.Out=>ALUOut_WB.In                          Premise(F7)
	S10= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F8)
	S11= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F9)
	S12= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F10)
	S13= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F11)
	S14= FU.Bub_IF=>CU_IF.Bub                                   Premise(F12)
	S15= FU.Halt_IF=>CU_IF.Halt                                 Premise(F13)
	S16= ICache.Hit=>CU_IF.ICacheHit                            Premise(F14)
	S17= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F15)
	S18= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F16)
	S19= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F17)
	S20= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F18)
	S21= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F19)
	S22= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F20)
	S23= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F21)
	S24= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F22)
	S25= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F23)
	S26= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F24)
	S27= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F25)
	S28= ICache.Hit=>FU.ICacheHit                               Premise(F26)
	S29= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F27)
	S30= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F28)
	S31= IR_EX.Out=>FU.IR_EX                                    Premise(F29)
	S32= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F30)
	S33= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F31)
	S34= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                     Premise(F32)
	S35= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F33)
	S36= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                     Premise(F34)
	S37= ALU.Out=>FU.InEX                                       Premise(F35)
	S38= IR_EX.Out15_11=>FU.InEX_WReg                           Premise(F36)
	S39= IMMU.Addr=>IAddrReg.In                                 Premise(F37)
	S40= PC.Out=>ICache.IEA                                     Premise(F38)
	S41= ICache.IEA=addr                                        Path(S4,S40)
	S42= ICache.Hit=ICacheHit(addr)                             ICache-Search(S41)
	S43= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S42,S16)
	S44= FU.ICacheHit=ICacheHit(addr)                           Path(S42,S28)
	S45= PC.Out=>ICache.IEA                                     Premise(F39)
	S46= IMem.MEM8WordOut=>ICache.WData                         Premise(F40)
	S47= ICache.Out=>ICacheReg.In                               Premise(F41)
	S48= PC.Out=>IMMU.IEA                                       Premise(F42)
	S49= IMMU.IEA=addr                                          Path(S4,S48)
	S50= CP0.ASID=>IMMU.PID                                     Premise(F43)
	S51= IMMU.PID=pid                                           Path(S3,S50)
	S52= IMMU.Addr={pid,addr}                                   IMMU-Search(S51,S49)
	S53= IAddrReg.In={pid,addr}                                 Path(S52,S39)
	S54= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S51,S49)
	S55= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S54,S17)
	S56= IAddrReg.Out=>IMem.RAddr                               Premise(F44)
	S57= ICacheReg.Out=>IRMux.CacheData                         Premise(F45)
	S58= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F46)
	S59= IMem.Out=>IRMux.MemData                                Premise(F47)
	S60= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F48)
	S61= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F49)
	S62= ICache.Out=>IR_ID.In                                   Premise(F50)
	S63= IRMux.Out=>IR_ID.In                                    Premise(F51)
	S64= ICache.Out=>IR_IMMU.In                                 Premise(F52)
	S65= IR_EX.Out=>IR_MEM.In                                   Premise(F53)
	S66= IR_DMMU2.Out=>IR_WB.In                                 Premise(F54)
	S67= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F55)
	S68= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F56)
	S69= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F57)
	S70= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F58)
	S71= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F59)
	S72= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F60)
	S73= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F61)
	S74= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F62)
	S75= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F63)
	S76= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F64)
	S77= IR_EX.Out31_26=>CU_EX.Op                               Premise(F65)
	S78= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F66)
	S79= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F67)
	S80= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F68)
	S81= IR_ID.Out31_26=>CU_ID.Op                               Premise(F69)
	S82= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F70)
	S83= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F71)
	S84= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F72)
	S85= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F73)
	S86= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F74)
	S87= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F75)
	S88= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F76)
	S89= IR_WB.Out31_26=>CU_WB.Op                               Premise(F77)
	S90= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F78)
	S91= CtrlA_EX=0                                             Premise(F79)
	S92= CtrlB_EX=0                                             Premise(F80)
	S93= CtrlALUOut_MEM=0                                       Premise(F81)
	S94= CtrlALUOut_DMMU1=0                                     Premise(F82)
	S95= CtrlALUOut_DMMU2=0                                     Premise(F83)
	S96= CtrlALUOut_WB=0                                        Premise(F84)
	S97= CtrlA_MEM=0                                            Premise(F85)
	S98= CtrlA_WB=0                                             Premise(F86)
	S99= CtrlB_MEM=0                                            Premise(F87)
	S100= CtrlB_WB=0                                            Premise(F88)
	S101= CtrlICache=0                                          Premise(F89)
	S102= CtrlIMMU=0                                            Premise(F90)
	S103= CtrlIR_DMMU1=0                                        Premise(F91)
	S104= CtrlIR_DMMU2=0                                        Premise(F92)
	S105= CtrlIR_EX=0                                           Premise(F93)
	S106= CtrlIR_ID=0                                           Premise(F94)
	S107= CtrlIR_IMMU=1                                         Premise(F95)
	S108= CtrlIR_MEM=0                                          Premise(F96)
	S109= CtrlIR_WB=0                                           Premise(F97)
	S110= CtrlGPR=0                                             Premise(F98)
	S111= CtrlIAddrReg=1                                        Premise(F99)
	S112= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S53,S111)
	S113= CtrlPC=0                                              Premise(F100)
	S114= CtrlPCInc=0                                           Premise(F101)
	S115= PC[Out]=addr                                          PC-Hold(S1,S113,S114)
	S116= CtrlIMem=0                                            Premise(F102)
	S117= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S2,S116)
	S118= CtrlICacheReg=1                                       Premise(F103)
	S119= CtrlASIDIn=0                                          Premise(F104)
	S120= CtrlCP0=0                                             Premise(F105)
	S121= CP0[ASID]=pid                                         CP0-Hold(S0,S120)
	S122= CtrlEPCIn=0                                           Premise(F106)
	S123= CtrlExCodeIn=0                                        Premise(F107)
	S124= CtrlIRMux=0                                           Premise(F108)
	S125= GPR[rS]=a                                             Premise(F109)
	S126= GPR[rT]=b                                             Premise(F110)

IMMU	S127= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S112)
	S128= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S112)
	S129= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S112)
	S130= PC.Out=addr                                           PC-Out(S115)
	S131= CP0.ASID=pid                                          CP0-Read-ASID(S121)
	S132= A_EX.Out=>ALU.A                                       Premise(F111)
	S133= B_EX.Out=>ALU.B                                       Premise(F112)
	S134= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F113)
	S135= ALU.Out=>ALUOut_MEM.In                                Premise(F114)
	S136= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F115)
	S137= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F116)
	S138= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F117)
	S139= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F118)
	S140= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F119)
	S141= FU.Bub_IF=>CU_IF.Bub                                  Premise(F120)
	S142= FU.Halt_IF=>CU_IF.Halt                                Premise(F121)
	S143= ICache.Hit=>CU_IF.ICacheHit                           Premise(F122)
	S144= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F123)
	S145= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F124)
	S146= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F125)
	S147= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F126)
	S148= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F127)
	S149= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F128)
	S150= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F129)
	S151= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F130)
	S152= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F131)
	S153= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F132)
	S154= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F133)
	S155= ICache.Hit=>FU.ICacheHit                              Premise(F134)
	S156= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F135)
	S157= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F136)
	S158= IR_EX.Out=>FU.IR_EX                                   Premise(F137)
	S159= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F138)
	S160= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F139)
	S161= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F140)
	S162= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F141)
	S163= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F142)
	S164= ALU.Out=>FU.InEX                                      Premise(F143)
	S165= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F144)
	S166= IMMU.Addr=>IAddrReg.In                                Premise(F145)
	S167= PC.Out=>ICache.IEA                                    Premise(F146)
	S168= ICache.IEA=addr                                       Path(S130,S167)
	S169= ICache.Hit=ICacheHit(addr)                            ICache-Search(S168)
	S170= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S169,S143)
	S171= FU.ICacheHit=ICacheHit(addr)                          Path(S169,S155)
	S172= PC.Out=>ICache.IEA                                    Premise(F147)
	S173= IMem.MEM8WordOut=>ICache.WData                        Premise(F148)
	S174= ICache.Out=>ICacheReg.In                              Premise(F149)
	S175= PC.Out=>IMMU.IEA                                      Premise(F150)
	S176= IMMU.IEA=addr                                         Path(S130,S175)
	S177= CP0.ASID=>IMMU.PID                                    Premise(F151)
	S178= IMMU.PID=pid                                          Path(S131,S177)
	S179= IMMU.Addr={pid,addr}                                  IMMU-Search(S178,S176)
	S180= IAddrReg.In={pid,addr}                                Path(S179,S166)
	S181= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S178,S176)
	S182= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S181,S144)
	S183= IAddrReg.Out=>IMem.RAddr                              Premise(F152)
	S184= IMem.RAddr={pid,addr}                                 Path(S127,S183)
	S185= IMem.Out={0,rS,rT,rD,0,37}                            IMem-Read(S184,S117)
	S186= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S184,S117)
	S187= ICache.WData=IMemGet8Word({pid,addr})                 Path(S186,S173)
	S188= ICacheReg.Out=>IRMux.CacheData                        Premise(F153)
	S189= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F154)
	S190= IMem.Out=>IRMux.MemData                               Premise(F155)
	S191= IRMux.MemData={0,rS,rT,rD,0,37}                       Path(S185,S190)
	S192= IRMux.Out={0,rS,rT,rD,0,37}                           IRMux-Select2(S191)
	S193= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F156)
	S194= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F157)
	S195= ICache.Out=>IR_ID.In                                  Premise(F158)
	S196= IRMux.Out=>IR_ID.In                                   Premise(F159)
	S197= IR_ID.In={0,rS,rT,rD,0,37}                            Path(S192,S196)
	S198= ICache.Out=>IR_IMMU.In                                Premise(F160)
	S199= IR_EX.Out=>IR_MEM.In                                  Premise(F161)
	S200= IR_DMMU2.Out=>IR_WB.In                                Premise(F162)
	S201= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F163)
	S202= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F164)
	S203= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F165)
	S204= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F166)
	S205= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F167)
	S206= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F168)
	S207= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F169)
	S208= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F170)
	S209= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F171)
	S210= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F172)
	S211= IR_EX.Out31_26=>CU_EX.Op                              Premise(F173)
	S212= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F174)
	S213= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F175)
	S214= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F176)
	S215= IR_ID.Out31_26=>CU_ID.Op                              Premise(F177)
	S216= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F178)
	S217= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F179)
	S218= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F180)
	S219= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F181)
	S220= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F182)
	S221= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F183)
	S222= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F184)
	S223= IR_WB.Out31_26=>CU_WB.Op                              Premise(F185)
	S224= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F186)
	S225= CtrlA_EX=0                                            Premise(F187)
	S226= CtrlB_EX=0                                            Premise(F188)
	S227= CtrlALUOut_MEM=0                                      Premise(F189)
	S228= CtrlALUOut_DMMU1=0                                    Premise(F190)
	S229= CtrlALUOut_DMMU2=0                                    Premise(F191)
	S230= CtrlALUOut_WB=0                                       Premise(F192)
	S231= CtrlA_MEM=0                                           Premise(F193)
	S232= CtrlA_WB=0                                            Premise(F194)
	S233= CtrlB_MEM=0                                           Premise(F195)
	S234= CtrlB_WB=0                                            Premise(F196)
	S235= CtrlICache=1                                          Premise(F197)
	S236= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S168,S187,S235)
	S237= CtrlIMMU=0                                            Premise(F198)
	S238= CtrlIR_DMMU1=0                                        Premise(F199)
	S239= CtrlIR_DMMU2=0                                        Premise(F200)
	S240= CtrlIR_EX=0                                           Premise(F201)
	S241= CtrlIR_ID=1                                           Premise(F202)
	S242= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Write(S197,S241)
	S243= CtrlIR_IMMU=0                                         Premise(F203)
	S244= CtrlIR_MEM=0                                          Premise(F204)
	S245= CtrlIR_WB=0                                           Premise(F205)
	S246= CtrlGPR=0                                             Premise(F206)
	S247= GPR[rS]=a                                             GPR-Hold(S125,S246)
	S248= GPR[rT]=b                                             GPR-Hold(S126,S246)
	S249= CtrlIAddrReg=0                                        Premise(F207)
	S250= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S112,S249)
	S251= CtrlPC=0                                              Premise(F208)
	S252= CtrlPCInc=1                                           Premise(F209)
	S253= PC[Out]=addr+4                                        PC-Inc(S115,S251,S252)
	S254= PC[CIA]=addr                                          PC-Inc(S115,S251,S252)
	S255= CtrlIMem=0                                            Premise(F210)
	S256= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S117,S255)
	S257= CtrlICacheReg=0                                       Premise(F211)
	S258= CtrlASIDIn=0                                          Premise(F212)
	S259= CtrlCP0=0                                             Premise(F213)
	S260= CP0[ASID]=pid                                         CP0-Hold(S121,S259)
	S261= CtrlEPCIn=0                                           Premise(F214)
	S262= CtrlExCodeIn=0                                        Premise(F215)
	S263= CtrlIRMux=0                                           Premise(F216)

ID	S264= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S242)
	S265= IR_ID.Out31_26=0                                      IR-Out(S242)
	S266= IR_ID.Out25_21=rS                                     IR-Out(S242)
	S267= IR_ID.Out20_16=rT                                     IR-Out(S242)
	S268= IR_ID.Out15_11=rD                                     IR-Out(S242)
	S269= IR_ID.Out10_6=0                                       IR-Out(S242)
	S270= IR_ID.Out5_0=37                                       IR-Out(S242)
	S271= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S250)
	S272= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S250)
	S273= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S250)
	S274= PC.Out=addr+4                                         PC-Out(S253)
	S275= PC.CIA=addr                                           PC-Out(S254)
	S276= PC.CIA31_28=addr[31:28]                               PC-Out(S254)
	S277= CP0.ASID=pid                                          CP0-Read-ASID(S260)
	S278= A_EX.Out=>ALU.A                                       Premise(F217)
	S279= B_EX.Out=>ALU.B                                       Premise(F218)
	S280= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F219)
	S281= ALU.Out=>ALUOut_MEM.In                                Premise(F220)
	S282= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F221)
	S283= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F222)
	S284= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F223)
	S285= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F224)
	S286= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F225)
	S287= FU.Bub_IF=>CU_IF.Bub                                  Premise(F226)
	S288= FU.Halt_IF=>CU_IF.Halt                                Premise(F227)
	S289= ICache.Hit=>CU_IF.ICacheHit                           Premise(F228)
	S290= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F229)
	S291= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F230)
	S292= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F231)
	S293= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F232)
	S294= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F233)
	S295= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F234)
	S296= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F235)
	S297= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F236)
	S298= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F237)
	S299= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F238)
	S300= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F239)
	S301= ICache.Hit=>FU.ICacheHit                              Premise(F240)
	S302= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F241)
	S303= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F242)
	S304= IR_EX.Out=>FU.IR_EX                                   Premise(F243)
	S305= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F244)
	S306= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F245)
	S307= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F246)
	S308= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F247)
	S309= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F248)
	S310= ALU.Out=>FU.InEX                                      Premise(F249)
	S311= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F250)
	S312= IMMU.Addr=>IAddrReg.In                                Premise(F251)
	S313= PC.Out=>ICache.IEA                                    Premise(F252)
	S314= ICache.IEA=addr+4                                     Path(S274,S313)
	S315= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S314)
	S316= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S315,S289)
	S317= FU.ICacheHit=ICacheHit(addr+4)                        Path(S315,S301)
	S318= PC.Out=>ICache.IEA                                    Premise(F253)
	S319= IMem.MEM8WordOut=>ICache.WData                        Premise(F254)
	S320= ICache.Out=>ICacheReg.In                              Premise(F255)
	S321= PC.Out=>IMMU.IEA                                      Premise(F256)
	S322= IMMU.IEA=addr+4                                       Path(S274,S321)
	S323= CP0.ASID=>IMMU.PID                                    Premise(F257)
	S324= IMMU.PID=pid                                          Path(S277,S323)
	S325= IMMU.Addr={pid,addr+4}                                IMMU-Search(S324,S322)
	S326= IAddrReg.In={pid,addr+4}                              Path(S325,S312)
	S327= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S324,S322)
	S328= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S327,S290)
	S329= IAddrReg.Out=>IMem.RAddr                              Premise(F258)
	S330= IMem.RAddr={pid,addr}                                 Path(S271,S329)
	S331= IMem.Out={0,rS,rT,rD,0,37}                            IMem-Read(S330,S256)
	S332= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S330,S256)
	S333= ICache.WData=IMemGet8Word({pid,addr})                 Path(S332,S319)
	S334= ICacheReg.Out=>IRMux.CacheData                        Premise(F259)
	S335= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F260)
	S336= IMem.Out=>IRMux.MemData                               Premise(F261)
	S337= IRMux.MemData={0,rS,rT,rD,0,37}                       Path(S331,S336)
	S338= IRMux.Out={0,rS,rT,rD,0,37}                           IRMux-Select2(S337)
	S339= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F262)
	S340= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F263)
	S341= ICache.Out=>IR_ID.In                                  Premise(F264)
	S342= IRMux.Out=>IR_ID.In                                   Premise(F265)
	S343= IR_ID.In={0,rS,rT,rD,0,37}                            Path(S338,S342)
	S344= ICache.Out=>IR_IMMU.In                                Premise(F266)
	S345= IR_EX.Out=>IR_MEM.In                                  Premise(F267)
	S346= IR_DMMU2.Out=>IR_WB.In                                Premise(F268)
	S347= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F269)
	S348= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F270)
	S349= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F271)
	S350= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F272)
	S351= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F273)
	S352= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F274)
	S353= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F275)
	S354= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F276)
	S355= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F277)
	S356= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F278)
	S357= IR_EX.Out31_26=>CU_EX.Op                              Premise(F279)
	S358= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F280)
	S359= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F281)
	S360= CU_ID.IRFunc1=rT                                      Path(S267,S359)
	S361= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F282)
	S362= CU_ID.IRFunc2=rS                                      Path(S266,S361)
	S363= IR_ID.Out31_26=>CU_ID.Op                              Premise(F283)
	S364= CU_ID.Op=0                                            Path(S265,S363)
	S365= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F284)
	S366= CU_ID.IRFunc=37                                       Path(S270,S365)
	S367= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F285)
	S368= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F286)
	S369= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F287)
	S370= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F288)
	S371= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F289)
	S372= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F290)
	S373= IR_WB.Out31_26=>CU_WB.Op                              Premise(F291)
	S374= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F292)
	S375= CtrlA_EX=1                                            Premise(F293)
	S376= CtrlB_EX=1                                            Premise(F294)
	S377= CtrlALUOut_MEM=0                                      Premise(F295)
	S378= CtrlALUOut_DMMU1=0                                    Premise(F296)
	S379= CtrlALUOut_DMMU2=0                                    Premise(F297)
	S380= CtrlALUOut_WB=0                                       Premise(F298)
	S381= CtrlA_MEM=0                                           Premise(F299)
	S382= CtrlA_WB=0                                            Premise(F300)
	S383= CtrlB_MEM=0                                           Premise(F301)
	S384= CtrlB_WB=0                                            Premise(F302)
	S385= CtrlICache=0                                          Premise(F303)
	S386= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S236,S385)
	S387= CtrlIMMU=0                                            Premise(F304)
	S388= CtrlIR_DMMU1=0                                        Premise(F305)
	S389= CtrlIR_DMMU2=0                                        Premise(F306)
	S390= CtrlIR_EX=1                                           Premise(F307)
	S391= CtrlIR_ID=0                                           Premise(F308)
	S392= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S242,S391)
	S393= CtrlIR_IMMU=0                                         Premise(F309)
	S394= CtrlIR_MEM=0                                          Premise(F310)
	S395= CtrlIR_WB=0                                           Premise(F311)
	S396= CtrlGPR=0                                             Premise(F312)
	S397= GPR[rS]=a                                             GPR-Hold(S247,S396)
	S398= GPR[rT]=b                                             GPR-Hold(S248,S396)
	S399= CtrlIAddrReg=0                                        Premise(F313)
	S400= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S250,S399)
	S401= CtrlPC=0                                              Premise(F314)
	S402= CtrlPCInc=0                                           Premise(F315)
	S403= PC[CIA]=addr                                          PC-Hold(S254,S402)
	S404= PC[Out]=addr+4                                        PC-Hold(S253,S401,S402)
	S405= CtrlIMem=0                                            Premise(F316)
	S406= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S256,S405)
	S407= CtrlICacheReg=0                                       Premise(F317)
	S408= CtrlASIDIn=0                                          Premise(F318)
	S409= CtrlCP0=0                                             Premise(F319)
	S410= CP0[ASID]=pid                                         CP0-Hold(S260,S409)
	S411= CtrlEPCIn=0                                           Premise(F320)
	S412= CtrlExCodeIn=0                                        Premise(F321)
	S413= CtrlIRMux=0                                           Premise(F322)

EX	S414= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S392)
	S415= IR_ID.Out31_26=0                                      IR-Out(S392)
	S416= IR_ID.Out25_21=rS                                     IR-Out(S392)
	S417= IR_ID.Out20_16=rT                                     IR-Out(S392)
	S418= IR_ID.Out15_11=rD                                     IR-Out(S392)
	S419= IR_ID.Out10_6=0                                       IR-Out(S392)
	S420= IR_ID.Out5_0=37                                       IR-Out(S392)
	S421= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S400)
	S422= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S400)
	S423= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S400)
	S424= PC.CIA=addr                                           PC-Out(S403)
	S425= PC.CIA31_28=addr[31:28]                               PC-Out(S403)
	S426= PC.Out=addr+4                                         PC-Out(S404)
	S427= CP0.ASID=pid                                          CP0-Read-ASID(S410)
	S428= A_EX.Out=>ALU.A                                       Premise(F323)
	S429= B_EX.Out=>ALU.B                                       Premise(F324)
	S430= ALU.Func=6'b000001                                    Premise(F325)
	S431= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F326)
	S432= ALU.Out=>ALUOut_MEM.In                                Premise(F327)
	S433= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F328)
	S434= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F329)
	S435= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F330)
	S436= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F331)
	S437= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F332)
	S438= FU.Bub_IF=>CU_IF.Bub                                  Premise(F333)
	S439= FU.Halt_IF=>CU_IF.Halt                                Premise(F334)
	S440= ICache.Hit=>CU_IF.ICacheHit                           Premise(F335)
	S441= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F336)
	S442= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F337)
	S443= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F338)
	S444= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F339)
	S445= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F340)
	S446= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F341)
	S447= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F342)
	S448= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F343)
	S449= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F344)
	S450= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F345)
	S451= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F346)
	S452= ICache.Hit=>FU.ICacheHit                              Premise(F347)
	S453= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F348)
	S454= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F349)
	S455= IR_EX.Out=>FU.IR_EX                                   Premise(F350)
	S456= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F351)
	S457= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F352)
	S458= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F353)
	S459= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F354)
	S460= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F355)
	S461= ALU.Out=>FU.InEX                                      Premise(F356)
	S462= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F357)
	S463= IMMU.Addr=>IAddrReg.In                                Premise(F358)
	S464= PC.Out=>ICache.IEA                                    Premise(F359)
	S465= ICache.IEA=addr+4                                     Path(S426,S464)
	S466= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S465)
	S467= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S466,S440)
	S468= FU.ICacheHit=ICacheHit(addr+4)                        Path(S466,S452)
	S469= PC.Out=>ICache.IEA                                    Premise(F360)
	S470= IMem.MEM8WordOut=>ICache.WData                        Premise(F361)
	S471= ICache.Out=>ICacheReg.In                              Premise(F362)
	S472= PC.Out=>IMMU.IEA                                      Premise(F363)
	S473= IMMU.IEA=addr+4                                       Path(S426,S472)
	S474= CP0.ASID=>IMMU.PID                                    Premise(F364)
	S475= IMMU.PID=pid                                          Path(S427,S474)
	S476= IMMU.Addr={pid,addr+4}                                IMMU-Search(S475,S473)
	S477= IAddrReg.In={pid,addr+4}                              Path(S476,S463)
	S478= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S475,S473)
	S479= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S478,S441)
	S480= IAddrReg.Out=>IMem.RAddr                              Premise(F365)
	S481= IMem.RAddr={pid,addr}                                 Path(S421,S480)
	S482= IMem.Out={0,rS,rT,rD,0,37}                            IMem-Read(S481,S406)
	S483= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S481,S406)
	S484= ICache.WData=IMemGet8Word({pid,addr})                 Path(S483,S470)
	S485= ICacheReg.Out=>IRMux.CacheData                        Premise(F366)
	S486= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F367)
	S487= IMem.Out=>IRMux.MemData                               Premise(F368)
	S488= IRMux.MemData={0,rS,rT,rD,0,37}                       Path(S482,S487)
	S489= IRMux.Out={0,rS,rT,rD,0,37}                           IRMux-Select2(S488)
	S490= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F369)
	S491= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F370)
	S492= ICache.Out=>IR_ID.In                                  Premise(F371)
	S493= IRMux.Out=>IR_ID.In                                   Premise(F372)
	S494= IR_ID.In={0,rS,rT,rD,0,37}                            Path(S489,S493)
	S495= ICache.Out=>IR_IMMU.In                                Premise(F373)
	S496= IR_EX.Out=>IR_MEM.In                                  Premise(F374)
	S497= IR_DMMU2.Out=>IR_WB.In                                Premise(F375)
	S498= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F376)
	S499= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F377)
	S500= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F378)
	S501= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F379)
	S502= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F380)
	S503= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F381)
	S504= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F382)
	S505= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F383)
	S506= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F384)
	S507= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F385)
	S508= IR_EX.Out31_26=>CU_EX.Op                              Premise(F386)
	S509= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F387)
	S510= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F388)
	S511= CU_ID.IRFunc1=rT                                      Path(S417,S510)
	S512= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F389)
	S513= CU_ID.IRFunc2=rS                                      Path(S416,S512)
	S514= IR_ID.Out31_26=>CU_ID.Op                              Premise(F390)
	S515= CU_ID.Op=0                                            Path(S415,S514)
	S516= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F391)
	S517= CU_ID.IRFunc=37                                       Path(S420,S516)
	S518= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F392)
	S519= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F393)
	S520= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F394)
	S521= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F395)
	S522= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F396)
	S523= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F397)
	S524= IR_WB.Out31_26=>CU_WB.Op                              Premise(F398)
	S525= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F399)
	S526= CtrlA_EX=0                                            Premise(F400)
	S527= CtrlB_EX=0                                            Premise(F401)
	S528= CtrlALUOut_MEM=1                                      Premise(F402)
	S529= CtrlALUOut_DMMU1=0                                    Premise(F403)
	S530= CtrlALUOut_DMMU2=0                                    Premise(F404)
	S531= CtrlALUOut_WB=0                                       Premise(F405)
	S532= CtrlA_MEM=0                                           Premise(F406)
	S533= CtrlA_WB=0                                            Premise(F407)
	S534= CtrlB_MEM=0                                           Premise(F408)
	S535= CtrlB_WB=0                                            Premise(F409)
	S536= CtrlICache=0                                          Premise(F410)
	S537= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S386,S536)
	S538= CtrlIMMU=0                                            Premise(F411)
	S539= CtrlIR_DMMU1=0                                        Premise(F412)
	S540= CtrlIR_DMMU2=0                                        Premise(F413)
	S541= CtrlIR_EX=0                                           Premise(F414)
	S542= CtrlIR_ID=0                                           Premise(F415)
	S543= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S392,S542)
	S544= CtrlIR_IMMU=0                                         Premise(F416)
	S545= CtrlIR_MEM=1                                          Premise(F417)
	S546= CtrlIR_WB=0                                           Premise(F418)
	S547= CtrlGPR=0                                             Premise(F419)
	S548= GPR[rS]=a                                             GPR-Hold(S397,S547)
	S549= GPR[rT]=b                                             GPR-Hold(S398,S547)
	S550= CtrlIAddrReg=0                                        Premise(F420)
	S551= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S400,S550)
	S552= CtrlPC=0                                              Premise(F421)
	S553= CtrlPCInc=0                                           Premise(F422)
	S554= PC[CIA]=addr                                          PC-Hold(S403,S553)
	S555= PC[Out]=addr+4                                        PC-Hold(S404,S552,S553)
	S556= CtrlIMem=0                                            Premise(F423)
	S557= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S406,S556)
	S558= CtrlICacheReg=0                                       Premise(F424)
	S559= CtrlASIDIn=0                                          Premise(F425)
	S560= CtrlCP0=0                                             Premise(F426)
	S561= CP0[ASID]=pid                                         CP0-Hold(S410,S560)
	S562= CtrlEPCIn=0                                           Premise(F427)
	S563= CtrlExCodeIn=0                                        Premise(F428)
	S564= CtrlIRMux=0                                           Premise(F429)

MEM	S565= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S543)
	S566= IR_ID.Out31_26=0                                      IR-Out(S543)
	S567= IR_ID.Out25_21=rS                                     IR-Out(S543)
	S568= IR_ID.Out20_16=rT                                     IR-Out(S543)
	S569= IR_ID.Out15_11=rD                                     IR-Out(S543)
	S570= IR_ID.Out10_6=0                                       IR-Out(S543)
	S571= IR_ID.Out5_0=37                                       IR-Out(S543)
	S572= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S551)
	S573= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S551)
	S574= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S551)
	S575= PC.CIA=addr                                           PC-Out(S554)
	S576= PC.CIA31_28=addr[31:28]                               PC-Out(S554)
	S577= PC.Out=addr+4                                         PC-Out(S555)
	S578= CP0.ASID=pid                                          CP0-Read-ASID(S561)
	S579= A_EX.Out=>ALU.A                                       Premise(F430)
	S580= B_EX.Out=>ALU.B                                       Premise(F431)
	S581= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F432)
	S582= ALU.Out=>ALUOut_MEM.In                                Premise(F433)
	S583= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F434)
	S584= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F435)
	S585= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F436)
	S586= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F437)
	S587= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F438)
	S588= FU.Bub_IF=>CU_IF.Bub                                  Premise(F439)
	S589= FU.Halt_IF=>CU_IF.Halt                                Premise(F440)
	S590= ICache.Hit=>CU_IF.ICacheHit                           Premise(F441)
	S591= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F442)
	S592= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F443)
	S593= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F444)
	S594= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F445)
	S595= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F446)
	S596= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F447)
	S597= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F448)
	S598= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F449)
	S599= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F450)
	S600= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F451)
	S601= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F452)
	S602= ICache.Hit=>FU.ICacheHit                              Premise(F453)
	S603= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F454)
	S604= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F455)
	S605= IR_EX.Out=>FU.IR_EX                                   Premise(F456)
	S606= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F457)
	S607= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F458)
	S608= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F459)
	S609= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F460)
	S610= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F461)
	S611= ALU.Out=>FU.InEX                                      Premise(F462)
	S612= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F463)
	S613= IMMU.Addr=>IAddrReg.In                                Premise(F464)
	S614= PC.Out=>ICache.IEA                                    Premise(F465)
	S615= ICache.IEA=addr+4                                     Path(S577,S614)
	S616= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S615)
	S617= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S616,S590)
	S618= FU.ICacheHit=ICacheHit(addr+4)                        Path(S616,S602)
	S619= PC.Out=>ICache.IEA                                    Premise(F466)
	S620= IMem.MEM8WordOut=>ICache.WData                        Premise(F467)
	S621= ICache.Out=>ICacheReg.In                              Premise(F468)
	S622= PC.Out=>IMMU.IEA                                      Premise(F469)
	S623= IMMU.IEA=addr+4                                       Path(S577,S622)
	S624= CP0.ASID=>IMMU.PID                                    Premise(F470)
	S625= IMMU.PID=pid                                          Path(S578,S624)
	S626= IMMU.Addr={pid,addr+4}                                IMMU-Search(S625,S623)
	S627= IAddrReg.In={pid,addr+4}                              Path(S626,S613)
	S628= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S625,S623)
	S629= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S628,S591)
	S630= IAddrReg.Out=>IMem.RAddr                              Premise(F471)
	S631= IMem.RAddr={pid,addr}                                 Path(S572,S630)
	S632= IMem.Out={0,rS,rT,rD,0,37}                            IMem-Read(S631,S557)
	S633= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S631,S557)
	S634= ICache.WData=IMemGet8Word({pid,addr})                 Path(S633,S620)
	S635= ICacheReg.Out=>IRMux.CacheData                        Premise(F472)
	S636= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F473)
	S637= IMem.Out=>IRMux.MemData                               Premise(F474)
	S638= IRMux.MemData={0,rS,rT,rD,0,37}                       Path(S632,S637)
	S639= IRMux.Out={0,rS,rT,rD,0,37}                           IRMux-Select2(S638)
	S640= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F475)
	S641= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F476)
	S642= ICache.Out=>IR_ID.In                                  Premise(F477)
	S643= IRMux.Out=>IR_ID.In                                   Premise(F478)
	S644= IR_ID.In={0,rS,rT,rD,0,37}                            Path(S639,S643)
	S645= ICache.Out=>IR_IMMU.In                                Premise(F479)
	S646= IR_EX.Out=>IR_MEM.In                                  Premise(F480)
	S647= IR_DMMU2.Out=>IR_WB.In                                Premise(F481)
	S648= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F482)
	S649= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F483)
	S650= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F484)
	S651= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F485)
	S652= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F486)
	S653= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F487)
	S654= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F488)
	S655= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F489)
	S656= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F490)
	S657= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F491)
	S658= IR_EX.Out31_26=>CU_EX.Op                              Premise(F492)
	S659= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F493)
	S660= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F494)
	S661= CU_ID.IRFunc1=rT                                      Path(S568,S660)
	S662= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F495)
	S663= CU_ID.IRFunc2=rS                                      Path(S567,S662)
	S664= IR_ID.Out31_26=>CU_ID.Op                              Premise(F496)
	S665= CU_ID.Op=0                                            Path(S566,S664)
	S666= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F497)
	S667= CU_ID.IRFunc=37                                       Path(S571,S666)
	S668= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F498)
	S669= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F499)
	S670= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F500)
	S671= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F501)
	S672= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F502)
	S673= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F503)
	S674= IR_WB.Out31_26=>CU_WB.Op                              Premise(F504)
	S675= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F505)
	S676= CtrlA_EX=0                                            Premise(F506)
	S677= CtrlB_EX=0                                            Premise(F507)
	S678= CtrlALUOut_MEM=0                                      Premise(F508)
	S679= CtrlALUOut_DMMU1=1                                    Premise(F509)
	S680= CtrlALUOut_DMMU2=0                                    Premise(F510)
	S681= CtrlALUOut_WB=1                                       Premise(F511)
	S682= CtrlA_MEM=0                                           Premise(F512)
	S683= CtrlA_WB=1                                            Premise(F513)
	S684= CtrlB_MEM=0                                           Premise(F514)
	S685= CtrlB_WB=1                                            Premise(F515)
	S686= CtrlICache=0                                          Premise(F516)
	S687= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S537,S686)
	S688= CtrlIMMU=0                                            Premise(F517)
	S689= CtrlIR_DMMU1=1                                        Premise(F518)
	S690= CtrlIR_DMMU2=0                                        Premise(F519)
	S691= CtrlIR_EX=0                                           Premise(F520)
	S692= CtrlIR_ID=0                                           Premise(F521)
	S693= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S543,S692)
	S694= CtrlIR_IMMU=0                                         Premise(F522)
	S695= CtrlIR_MEM=0                                          Premise(F523)
	S696= CtrlIR_WB=1                                           Premise(F524)
	S697= CtrlGPR=0                                             Premise(F525)
	S698= GPR[rS]=a                                             GPR-Hold(S548,S697)
	S699= GPR[rT]=b                                             GPR-Hold(S549,S697)
	S700= CtrlIAddrReg=0                                        Premise(F526)
	S701= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S551,S700)
	S702= CtrlPC=0                                              Premise(F527)
	S703= CtrlPCInc=0                                           Premise(F528)
	S704= PC[CIA]=addr                                          PC-Hold(S554,S703)
	S705= PC[Out]=addr+4                                        PC-Hold(S555,S702,S703)
	S706= CtrlIMem=0                                            Premise(F529)
	S707= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S557,S706)
	S708= CtrlICacheReg=0                                       Premise(F530)
	S709= CtrlASIDIn=0                                          Premise(F531)
	S710= CtrlCP0=0                                             Premise(F532)
	S711= CP0[ASID]=pid                                         CP0-Hold(S561,S710)
	S712= CtrlEPCIn=0                                           Premise(F533)
	S713= CtrlExCodeIn=0                                        Premise(F534)
	S714= CtrlIRMux=0                                           Premise(F535)

WB	S715= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S693)
	S716= IR_ID.Out31_26=0                                      IR-Out(S693)
	S717= IR_ID.Out25_21=rS                                     IR-Out(S693)
	S718= IR_ID.Out20_16=rT                                     IR-Out(S693)
	S719= IR_ID.Out15_11=rD                                     IR-Out(S693)
	S720= IR_ID.Out10_6=0                                       IR-Out(S693)
	S721= IR_ID.Out5_0=37                                       IR-Out(S693)
	S722= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S701)
	S723= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S701)
	S724= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S701)
	S725= PC.CIA=addr                                           PC-Out(S704)
	S726= PC.CIA31_28=addr[31:28]                               PC-Out(S704)
	S727= PC.Out=addr+4                                         PC-Out(S705)
	S728= CP0.ASID=pid                                          CP0-Read-ASID(S711)
	S729= A_EX.Out=>ALU.A                                       Premise(F748)
	S730= B_EX.Out=>ALU.B                                       Premise(F749)
	S731= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F750)
	S732= ALU.Out=>ALUOut_MEM.In                                Premise(F751)
	S733= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F752)
	S734= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F753)
	S735= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F754)
	S736= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F755)
	S737= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F756)
	S738= FU.Bub_IF=>CU_IF.Bub                                  Premise(F757)
	S739= FU.Halt_IF=>CU_IF.Halt                                Premise(F758)
	S740= ICache.Hit=>CU_IF.ICacheHit                           Premise(F759)
	S741= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F760)
	S742= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F761)
	S743= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F762)
	S744= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F763)
	S745= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F764)
	S746= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F765)
	S747= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F766)
	S748= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F767)
	S749= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F768)
	S750= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F769)
	S751= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F770)
	S752= ICache.Hit=>FU.ICacheHit                              Premise(F771)
	S753= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F772)
	S754= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F773)
	S755= IR_EX.Out=>FU.IR_EX                                   Premise(F774)
	S756= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F775)
	S757= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F776)
	S758= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F777)
	S759= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F778)
	S760= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F779)
	S761= ALU.Out=>FU.InEX                                      Premise(F780)
	S762= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F781)
	S763= IMMU.Addr=>IAddrReg.In                                Premise(F782)
	S764= PC.Out=>ICache.IEA                                    Premise(F783)
	S765= ICache.IEA=addr+4                                     Path(S727,S764)
	S766= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S765)
	S767= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S766,S740)
	S768= FU.ICacheHit=ICacheHit(addr+4)                        Path(S766,S752)
	S769= PC.Out=>ICache.IEA                                    Premise(F784)
	S770= IMem.MEM8WordOut=>ICache.WData                        Premise(F785)
	S771= ICache.Out=>ICacheReg.In                              Premise(F786)
	S772= PC.Out=>IMMU.IEA                                      Premise(F787)
	S773= IMMU.IEA=addr+4                                       Path(S727,S772)
	S774= CP0.ASID=>IMMU.PID                                    Premise(F788)
	S775= IMMU.PID=pid                                          Path(S728,S774)
	S776= IMMU.Addr={pid,addr+4}                                IMMU-Search(S775,S773)
	S777= IAddrReg.In={pid,addr+4}                              Path(S776,S763)
	S778= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S775,S773)
	S779= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S778,S741)
	S780= IAddrReg.Out=>IMem.RAddr                              Premise(F789)
	S781= IMem.RAddr={pid,addr}                                 Path(S722,S780)
	S782= IMem.Out={0,rS,rT,rD,0,37}                            IMem-Read(S781,S707)
	S783= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S781,S707)
	S784= ICache.WData=IMemGet8Word({pid,addr})                 Path(S783,S770)
	S785= ICacheReg.Out=>IRMux.CacheData                        Premise(F790)
	S786= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F791)
	S787= IMem.Out=>IRMux.MemData                               Premise(F792)
	S788= IRMux.MemData={0,rS,rT,rD,0,37}                       Path(S782,S787)
	S789= IRMux.Out={0,rS,rT,rD,0,37}                           IRMux-Select2(S788)
	S790= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F793)
	S791= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F794)
	S792= ICache.Out=>IR_ID.In                                  Premise(F795)
	S793= IRMux.Out=>IR_ID.In                                   Premise(F796)
	S794= IR_ID.In={0,rS,rT,rD,0,37}                            Path(S789,S793)
	S795= ICache.Out=>IR_IMMU.In                                Premise(F797)
	S796= IR_EX.Out=>IR_MEM.In                                  Premise(F798)
	S797= IR_DMMU2.Out=>IR_WB.In                                Premise(F799)
	S798= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F800)
	S799= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F801)
	S800= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F802)
	S801= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F803)
	S802= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F804)
	S803= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F805)
	S804= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F806)
	S805= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F807)
	S806= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F808)
	S807= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F809)
	S808= IR_EX.Out31_26=>CU_EX.Op                              Premise(F810)
	S809= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F811)
	S810= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F812)
	S811= CU_ID.IRFunc1=rT                                      Path(S718,S810)
	S812= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F813)
	S813= CU_ID.IRFunc2=rS                                      Path(S717,S812)
	S814= IR_ID.Out31_26=>CU_ID.Op                              Premise(F814)
	S815= CU_ID.Op=0                                            Path(S716,S814)
	S816= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F815)
	S817= CU_ID.IRFunc=37                                       Path(S721,S816)
	S818= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F816)
	S819= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F817)
	S820= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F818)
	S821= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F819)
	S822= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F820)
	S823= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F821)
	S824= IR_WB.Out31_26=>CU_WB.Op                              Premise(F822)
	S825= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F823)
	S826= CtrlA_EX=0                                            Premise(F824)
	S827= CtrlB_EX=0                                            Premise(F825)
	S828= CtrlALUOut_MEM=0                                      Premise(F826)
	S829= CtrlALUOut_DMMU1=0                                    Premise(F827)
	S830= CtrlALUOut_DMMU2=0                                    Premise(F828)
	S831= CtrlALUOut_WB=0                                       Premise(F829)
	S832= CtrlA_MEM=0                                           Premise(F830)
	S833= CtrlA_WB=0                                            Premise(F831)
	S834= CtrlB_MEM=0                                           Premise(F832)
	S835= CtrlB_WB=0                                            Premise(F833)
	S836= CtrlICache=0                                          Premise(F834)
	S837= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S687,S836)
	S838= CtrlIMMU=0                                            Premise(F835)
	S839= CtrlIR_DMMU1=0                                        Premise(F836)
	S840= CtrlIR_DMMU2=0                                        Premise(F837)
	S841= CtrlIR_EX=0                                           Premise(F838)
	S842= CtrlIR_ID=0                                           Premise(F839)
	S843= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S693,S842)
	S844= CtrlIR_IMMU=0                                         Premise(F840)
	S845= CtrlIR_MEM=0                                          Premise(F841)
	S846= CtrlIR_WB=0                                           Premise(F842)
	S847= CtrlGPR=1                                             Premise(F843)
	S848= CtrlIAddrReg=0                                        Premise(F844)
	S849= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S701,S848)
	S850= CtrlPC=0                                              Premise(F845)
	S851= CtrlPCInc=0                                           Premise(F846)
	S852= PC[CIA]=addr                                          PC-Hold(S704,S851)
	S853= PC[Out]=addr+4                                        PC-Hold(S705,S850,S851)
	S854= CtrlIMem=0                                            Premise(F847)
	S855= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S707,S854)
	S856= CtrlICacheReg=0                                       Premise(F848)
	S857= CtrlASIDIn=0                                          Premise(F849)
	S858= CtrlCP0=0                                             Premise(F850)
	S859= CP0[ASID]=pid                                         CP0-Hold(S711,S858)
	S860= CtrlEPCIn=0                                           Premise(F851)
	S861= CtrlExCodeIn=0                                        Premise(F852)
	S862= CtrlIRMux=0                                           Premise(F853)

POST	S837= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S687,S836)
	S843= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S693,S842)
	S849= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S701,S848)
	S852= PC[CIA]=addr                                          PC-Hold(S704,S851)
	S853= PC[Out]=addr+4                                        PC-Hold(S705,S850,S851)
	S855= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S707,S854)
	S859= CP0[ASID]=pid                                         CP0-Hold(S711,S858)

