// Seed: 3110740411
module module_0 (
    input  wire  id_0,
    input  wor   id_1,
    input  uwire id_2,
    output tri1  id_3
);
  wire id_5;
  wire id_6;
  supply0 id_7;
  tri1 id_8 = 1;
  assign id_7 = (0);
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    input tri id_0,
    output tri id_1,
    output tri0 id_2,
    input wor id_3,
    output tri0 id_4,
    input supply1 id_5,
    input supply0 id_6,
    input wire id_7,
    input supply0 id_8,
    output uwire id_9,
    output tri1 id_10,
    output tri1 id_11,
    input supply1 id_12
    , id_17,
    input wor id_13,
    inout uwire id_14,
    input tri1 id_15
);
  wire id_18;
  module_0(
      id_15, id_15, id_6, id_2
  );
endmodule
