
---------- Begin Simulation Statistics ----------
final_tick                               2541857895500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 195016                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747844                       # Number of bytes of host memory used
host_op_rate                                   195015                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    21.53                       # Real time elapsed on the host
host_tick_rate                              550329399                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4198488                       # Number of instructions simulated
sim_ops                                       4198488                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011848                       # Number of seconds simulated
sim_ticks                                 11848050500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.052983                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  384520                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               853484                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2413                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             78222                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            806296                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52724                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          279277                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           226553                       # Number of indirect misses.
system.cpu.branchPred.lookups                  979558                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   64621                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26818                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4198488                       # Number of instructions committed
system.cpu.committedOps                       4198488                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.640704                       # CPI: cycles per instruction
system.cpu.discardedOps                        191639                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   608085                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1453291                       # DTB hits
system.cpu.dtb.data_misses                       7699                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405999                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       850146                       # DTB read hits
system.cpu.dtb.read_misses                       6828                       # DTB read misses
system.cpu.dtb.write_accesses                  202086                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      603145                       # DTB write hits
system.cpu.dtb.write_misses                       871                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18046                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3384172                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1032712                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           662288                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16737184                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177283                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  968222                       # ITB accesses
system.cpu.itb.fetch_acv                          844                       # ITB acv
system.cpu.itb.fetch_hits                      961432                       # ITB hits
system.cpu.itb.fetch_misses                      6790                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4218     69.36%     79.21% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.00% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.07% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.73%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6081                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14424                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2434     47.44%     47.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2680     52.23%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5131                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2421     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2421     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4859                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10940492500     92.31%     92.31% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9377000      0.08%     92.39% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17350500      0.15%     92.53% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               885176000      7.47%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11852396000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994659                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903358                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946989                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591156                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743053                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8000208000     67.50%     67.50% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3852188000     32.50%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23682428                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85455      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542879     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3675      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839951     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593030     14.12%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104843      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4198488                       # Class of committed instruction
system.cpu.quiesceCycles                        13673                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6945244                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          443                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155627                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312860                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22741460                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22741460                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22741460                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22741460                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116622.871795                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116622.871795                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116622.871795                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116622.871795                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12983482                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12983482                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12983482                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12983482                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66581.958974                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66581.958974                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66581.958974                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66581.958974                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22391963                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22391963                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116624.807292                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116624.807292                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12783985                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12783985                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66583.255208                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66583.255208                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.257753                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539444441000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.257753                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.203610                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.203610                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128137                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34847                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86572                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34187                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29015                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29015                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87162                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40869                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260831                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260831                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208629                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209047                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11114816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11114816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6691200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6691633                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17817713                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               68                       # Total snoops (count)
system.membus.snoopTraffic                       4352                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157461                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002826                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.053086                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157016     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     445      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157461                       # Request fanout histogram
system.membus.reqLayer0.occupancy              351000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820930525                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375881500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          462191500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5574208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4472256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10046464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5574208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5574208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87097                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69879                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156976                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34847                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34847                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470474700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         377467669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             847942368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470474700                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470474700                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188234174                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188234174                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188234174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470474700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        377467669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1036176542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119025.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77367.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69387.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000206554500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7329                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7329                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406954                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111785                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156976                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121199                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156976                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121199                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10222                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2174                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5738                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2012588250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  733770000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4764225750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13714.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32464.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103989                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80325                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.49                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156976                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121199                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81427                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.834907                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.446009                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.345429                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34402     42.25%     42.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24264     29.80%     72.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10010     12.29%     84.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4626      5.68%     90.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2354      2.89%     92.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1416      1.74%     94.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          955      1.17%     95.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          589      0.72%     96.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2811      3.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81427                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7329                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.022786                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.404131                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.791808                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1281     17.48%     17.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5574     76.05%     93.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           284      3.88%     97.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            85      1.16%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            43      0.59%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            22      0.30%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           16      0.22%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            4      0.05%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           10      0.14%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7329                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7329                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.237004                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.221989                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.729274                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6549     89.36%     89.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              104      1.42%     90.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              443      6.04%     96.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              185      2.52%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               48      0.65%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7329                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9392256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  654208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7616064                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10046464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7756736                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       792.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       642.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    847.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    654.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11848045500                       # Total gap between requests
system.mem_ctrls.avgGap                      42592.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4951488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4440768                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7616064                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417915841.935346245766                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 374810016.213215827942                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 642811574.781859636307                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87097                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69879                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121199                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2517239500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2246986250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 291172841500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28901.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32155.39                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2402436.01                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            314981100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167386065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           560682780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309081420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     934867440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5180161140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        187410720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7654570665                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.061617                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    437405000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    395460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11015185500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            266507640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            141629400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           487140780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          312103800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     934867440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5104897770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        250790400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7497937230                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.841431                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    598931250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    395460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10853659250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              995460                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11840850500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1647873                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1647873                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1647873                       # number of overall hits
system.cpu.icache.overall_hits::total         1647873                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87163                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87163                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87163                       # number of overall misses
system.cpu.icache.overall_misses::total         87163                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5369832500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5369832500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5369832500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5369832500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1735036                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1735036                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1735036                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1735036                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050237                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050237                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050237                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050237                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61606.788431                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61606.788431                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61606.788431                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61606.788431                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86572                       # number of writebacks
system.cpu.icache.writebacks::total             86572                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87163                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87163                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87163                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87163                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5282670500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5282670500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5282670500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5282670500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050237                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050237                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050237                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050237                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60606.799904                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60606.799904                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60606.799904                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60606.799904                       # average overall mshr miss latency
system.cpu.icache.replacements                  86572                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1647873                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1647873                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87163                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87163                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5369832500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5369832500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1735036                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1735036                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050237                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050237                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61606.788431                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61606.788431                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87163                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87163                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5282670500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5282670500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050237                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050237                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60606.799904                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60606.799904                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.812941                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1670335                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86650                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.276803                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.812941                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995728                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995728                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          387                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3557234                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3557234                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1314058                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1314058                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1314058                       # number of overall hits
system.cpu.dcache.overall_hits::total         1314058                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105683                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105683                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105683                       # number of overall misses
system.cpu.dcache.overall_misses::total        105683                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6772463000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6772463000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6772463000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6772463000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1419741                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1419741                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1419741                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1419741                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074438                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074438                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074438                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074438                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64082.804235                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64082.804235                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64082.804235                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64082.804235                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34671                       # number of writebacks
system.cpu.dcache.writebacks::total             34671                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36690                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36690                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36690                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36690                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68993                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68993                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68993                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68993                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4395115500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4395115500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4395115500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4395115500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048595                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048595                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048595                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048595                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63703.788790                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63703.788790                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63703.788790                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63703.788790                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68855                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       782762                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          782762                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49177                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49177                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3297786000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3297786000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       831939                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       831939                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059111                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059111                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67059.519694                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67059.519694                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9213                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9213                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39964                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39964                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2673109000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2673109000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048037                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048037                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66887.924132                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66887.924132                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531296                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531296                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56506                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56506                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3474677000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3474677000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587802                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587802                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096131                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096131                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61492.177822                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61492.177822                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27477                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27477                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29029                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29029                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1722006500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1722006500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049386                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049386                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59320.214268                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59320.214268                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10278                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10278                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          904                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          904                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63895000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63895000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080844                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080844                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70680.309735                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70680.309735                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          904                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          904                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62991000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62991000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080844                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080844                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69680.309735                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69680.309735                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.484745                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1375703                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68855                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.979711                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.484745                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978989                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978989                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          743                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2953957                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2953957                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2552395353500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 560584                       # Simulator instruction rate (inst/s)
host_mem_usage                                 750916                       # Number of bytes of host memory used
host_op_rate                                   560580                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.20                       # Real time elapsed on the host
host_tick_rate                              627334571                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7401180                       # Number of instructions simulated
sim_ops                                       7401180                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008283                       # Number of seconds simulated
sim_ticks                                  8282539000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             36.207381                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  198289                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               547648                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1585                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             46436                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            502964                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              37261                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          235278                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           198017                       # Number of indirect misses.
system.cpu.branchPred.lookups                  629881                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   50542                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        19182                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2461383                       # Number of instructions committed
system.cpu.committedOps                       2461383                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.684364                       # CPI: cycles per instruction
system.cpu.discardedOps                        116493                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   165642                       # DTB accesses
system.cpu.dtb.data_acv                            70                       # DTB access violations
system.cpu.dtb.data_hits                       826243                       # DTB hits
system.cpu.dtb.data_misses                       3103                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   108282                       # DTB read accesses
system.cpu.dtb.read_acv                            25                       # DTB read access violations
system.cpu.dtb.read_hits                       484577                       # DTB read hits
system.cpu.dtb.read_misses                       2636                       # DTB read misses
system.cpu.dtb.write_accesses                   57360                       # DTB write accesses
system.cpu.dtb.write_acv                           45                       # DTB write access violations
system.cpu.dtb.write_hits                      341666                       # DTB write hits
system.cpu.dtb.write_misses                       467                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4624                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1958650                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            573842                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           372352                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        12355605                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.149603                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  354683                       # ITB accesses
system.cpu.itb.fetch_acv                          244                       # ITB acv
system.cpu.itb.fetch_hits                      352019                       # ITB hits
system.cpu.itb.fetch_misses                      2664                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   305      4.80%      4.80% # number of callpals executed
system.cpu.kern.callpal::tbi                       15      0.24%      5.03% # number of callpals executed
system.cpu.kern.callpal::swpipl                  5090     80.04%     85.08% # number of callpals executed
system.cpu.kern.callpal::rdps                     156      2.45%     87.53% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.03%     87.56% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.03%     87.59% # number of callpals executed
system.cpu.kern.callpal::rti                      462      7.27%     94.86% # number of callpals executed
system.cpu.kern.callpal::callsys                   85      1.34%     96.19% # number of callpals executed
system.cpu.kern.callpal::imb                       16      0.25%     96.45% # number of callpals executed
system.cpu.kern.callpal::rdunique                 225      3.54%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6359                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       9941                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2311     41.27%     41.27% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      41      0.73%     42.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       8      0.14%     42.14% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3240     57.86%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5600                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2308     49.46%     49.46% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       41      0.88%     50.34% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        8      0.17%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2309     49.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4666                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5927721000     71.57%     71.57% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                67070000      0.81%     72.38% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 9625000      0.12%     72.49% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2278468000     27.51%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           8282884000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998702                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.712654                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.833214                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 418                      
system.cpu.kern.mode_good::user                   418                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               767                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 418                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.544980                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.705485                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6938641500     83.77%     83.77% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1344242500     16.23%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      305                       # number of times the context was actually changed
system.cpu.numCycles                         16452780                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               43222      1.76%      1.76% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1522711     61.86%     63.62% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3564      0.14%     63.76% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     63.76% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  2273      0.09%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    36      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    80      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  107      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   287      0.01%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::MemRead                 485629     19.73%     83.61% # Class of committed instruction
system.cpu.op_class_0::MemWrite                339246     13.78%     97.39% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              2823      0.11%     97.51% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             2560      0.10%     97.61% # Class of committed instruction
system.cpu.op_class_0::IprAccess                58845      2.39%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2461383                       # Class of committed instruction
system.cpu.quiesceCycles                       112298                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4097175                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1437696                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 173                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        178                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          226                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       128729                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        257343                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  10537458000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10537458000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        22518                       # number of demand (read+write) misses
system.iocache.demand_misses::total             22518                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        22518                       # number of overall misses
system.iocache.overall_misses::total            22518                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2662454217                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2662454217                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2662454217                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2662454217                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        22518                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           22518                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        22518                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          22518                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118236.709166                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118236.709166                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118236.709166                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118236.709166                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            58                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    2                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           29                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          22464                       # number of writebacks
system.iocache.writebacks::total                22464                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        22518                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        22518                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        22518                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        22518                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1535266897                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1535266897                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1535266897                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1535266897                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68179.540679                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68179.540679                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68179.540679                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68179.540679                       # average overall mshr miss latency
system.iocache.replacements                     22518                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           54                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               54                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      6228474                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      6228474                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115342.111111                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115342.111111                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      3528474                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3528474                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65342.111111                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65342.111111                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2656225743                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2656225743                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118243.667334                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118243.667334                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1531738423                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1531738423                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68186.361423                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68186.361423                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10537458000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  22534                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22534                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               202662                       # Number of tag accesses
system.iocache.tags.data_accesses              202662                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10537458000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1150                       # Transaction distribution
system.membus.trans_dist::ReadResp              91880                       # Transaction distribution
system.membus.trans_dist::WriteReq                796                       # Transaction distribution
system.membus.trans_dist::WriteResp               796                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41853                       # Transaction distribution
system.membus.trans_dist::WritebackClean        72295                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14461                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               12                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15425                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15425                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          72306                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18427                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22464                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       216900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       216900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3892                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       101400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       105296                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 367232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      9254016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      9254016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2945                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3403840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3406785                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14098497                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               60                       # Total snoops (count)
system.membus.snoopTraffic                       3840                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            130580                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001715                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.041382                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  130356     99.83%     99.83% # Request fanout histogram
system.membus.snoop_fanout::1                     224      0.17%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              130580                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3068500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           727030701                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.8                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             295974                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          185336250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10537458000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          384152250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.6                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  10537458000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  10537458000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  10537458000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  10537458000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  10537458000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  10537458000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  10537458000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  10537458000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  10537458000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  10537458000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  10537458000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  10537458000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  10537458000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  10537458000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  10537458000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  10537458000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  10537458000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  10537458000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  10537458000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  10537458000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  10537458000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  10537458000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  10537458000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  10537458000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  10537458000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  10537458000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  10537458000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10537458000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4627136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2162944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6790080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4627136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4627136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2678592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2678592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           72299                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           33796                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              106095                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41853                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41853                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         558661541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         261145043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             819806583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    558661541                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        558661541                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      323402280                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            323402280                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      323402280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        558661541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        261145043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1143208864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    112959.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     67231.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     33646.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000246350500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6943                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6943                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              287270                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             106641                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      106096                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     114056                       # Number of write requests accepted
system.mem_ctrls.readBursts                    106096                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   114056                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5219                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1097                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5155                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.17                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1520749250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  504380000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3412174250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15075.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.95                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33825.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       100                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    71797                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   78996                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                106096                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               114056                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   92225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8428                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    349                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        63042                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    217.084483                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.325485                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.239205                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        25902     41.09%     41.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        18875     29.94%     71.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7961     12.63%     83.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3529      5.60%     89.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1877      2.98%     92.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1085      1.72%     93.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          616      0.98%     94.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          434      0.69%     95.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2763      4.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        63042                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6943                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      14.528734                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      9.787320                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.132480                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            1459     21.01%     21.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            876     12.62%     33.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          4221     60.80%     94.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           205      2.95%     97.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            82      1.18%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            47      0.68%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            27      0.39%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             9      0.13%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             4      0.06%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             3      0.04%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             2      0.03%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             2      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6943                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6943                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.269048                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.249947                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.845738                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6039     86.98%     86.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              320      4.61%     91.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              377      5.43%     97.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              137      1.97%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               41      0.59%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                7      0.10%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.09%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.07%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6943                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6456064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  334016                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7229184                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6790144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7299584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       779.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       872.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    819.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    881.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8282542000                       # Total gap between requests
system.mem_ctrls.avgGap                      37621.92                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4302720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2153344                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7229184                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 519492875.312751293182                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 259985977.729775846004                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 872822210.677184820175                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        72300                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        33796                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       114056                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2266513750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1145660500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 208317305000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31348.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33899.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1826447.58                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            256840080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            136513740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           402117660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          312375240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     653976960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3529954140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        208678080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5500455900                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        664.102626                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    508822500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    276402750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7499110750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            193372620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            102779985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           318315480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          277380360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     653976960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3487114650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        244728960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5277669015                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        637.204246                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    602242500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    276406000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7405628500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10537458000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1204                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1204                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23260                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23260                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1204                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3892                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   48928                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1170                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          677                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2945                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1441073                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               173500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                31500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22572000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3096000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           117412217                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.4                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1168500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1585500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              109500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     10477458000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10537458000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       913962                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           913962                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       913962                       # number of overall hits
system.cpu.icache.overall_hits::total          913962                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        72305                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          72305                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        72305                       # number of overall misses
system.cpu.icache.overall_misses::total         72305                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4679289000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4679289000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4679289000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4679289000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       986267                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       986267                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       986267                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       986267                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.073312                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.073312                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.073312                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.073312                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64715.980914                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64715.980914                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64715.980914                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64715.980914                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        72295                       # number of writebacks
system.cpu.icache.writebacks::total             72295                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        72305                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        72305                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        72305                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        72305                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4606984000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4606984000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4606984000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4606984000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.073312                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.073312                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.073312                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.073312                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63715.980914                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63715.980914                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63715.980914                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63715.980914                       # average overall mshr miss latency
system.cpu.icache.replacements                  72295                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       913962                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          913962                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        72305                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         72305                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4679289000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4679289000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       986267                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       986267                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.073312                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.073312                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64715.980914                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64715.980914                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        72305                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        72305                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4606984000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4606984000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.073312                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.073312                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63715.980914                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63715.980914                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10537458000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.985263                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1017316                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             72816                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             13.971050                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.985263                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999971                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999971                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          399                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2044839                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2044839                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10537458000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       750083                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           750083                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       750083                       # number of overall hits
system.cpu.dcache.overall_hits::total          750083                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        51494                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          51494                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        51494                       # number of overall misses
system.cpu.dcache.overall_misses::total         51494                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3370170500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3370170500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3370170500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3370170500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       801577                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       801577                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       801577                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       801577                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.064241                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.064241                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.064241                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.064241                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65447.828873                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65447.828873                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65447.828873                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65447.828873                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19389                       # number of writebacks
system.cpu.dcache.writebacks::total             19389                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18257                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18257                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18257                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18257                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        33237                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        33237                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        33237                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33237                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1946                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1946                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2177447500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2177447500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2177447500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2177447500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    234126500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    234126500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.041465                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041465                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.041465                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041465                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65512.756867                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65512.756867                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65512.756867                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65512.756867                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 120311.664954                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 120311.664954                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  33796                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       449766                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          449766                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        21593                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21593                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1519418500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1519418500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       471359                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       471359                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.045810                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045810                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70366.252952                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70366.252952                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3792                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3792                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        17801                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        17801                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1150                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1150                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1253474000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1253474000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    234126500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    234126500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.037765                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.037765                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70415.931689                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70415.931689                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 203588.260870                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 203588.260870                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       300317                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         300317                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        29901                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        29901                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1850752000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1850752000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       330218                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       330218                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.090549                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.090549                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61895.990101                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61895.990101                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        14465                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        14465                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15436                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15436                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          796                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          796                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    923973500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    923973500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.046745                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046745                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59858.350609                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59858.350609                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         8544                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         8544                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          573                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          573                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     42189000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     42189000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         9117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         9117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.062850                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.062850                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 73628.272251                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 73628.272251                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          573                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          573                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     41616000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     41616000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.062850                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.062850                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 72628.272251                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72628.272251                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         8802                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         8802                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         8802                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         8802                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10537458000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              830471                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34820                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.850402                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          843                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          127                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1672788                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1672788                       # Number of data accesses

---------- End Simulation Statistics   ----------
