design_1_v_vid_in_axi4s_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/sim/design_1_v_vid_in_axi4s_0_0.v,incdir="$ref_dir/../../../../Spektrop2_CMV4000_V2.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl"incdir="../../../../Spektrop2_CMV4000_V2.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl"
design_1_v_vid_in_axi4s_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_v_vid_in_axi4s_0_1/sim/design_1_v_vid_in_axi4s_0_1.v,incdir="$ref_dir/../../../../Spektrop2_CMV4000_V2.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl"incdir="../../../../Spektrop2_CMV4000_V2.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl"
design_1_axis_combiner_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axis_combiner_0_0/sim/design_1_axis_combiner_0_0.v,incdir="$ref_dir/../../../../Spektrop2_CMV4000_V2.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl"incdir="../../../../Spektrop2_CMV4000_V2.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl"
design_1_axis_dwidth_converter_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axis_dwidth_converter_0_0/sim/design_1_axis_dwidth_converter_0_0.v,incdir="$ref_dir/../../../../Spektrop2_CMV4000_V2.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl"incdir="../../../../Spektrop2_CMV4000_V2.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl"
design_1_axis_dwidth_converter_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axis_dwidth_converter_0_1/sim/design_1_axis_dwidth_converter_0_1.v,incdir="$ref_dir/../../../../Spektrop2_CMV4000_V2.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl"incdir="../../../../Spektrop2_CMV4000_V2.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="$ref_dir/../../../../Spektrop2_CMV4000_V2.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl"incdir="../../../../Spektrop2_CMV4000_V2.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
