#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Mar  4 06:28:46 2020
# Process ID: 13224
# Current directory: /home/gsaied/Desktop/old_rtl/fire7_expand3
# Command line: vivado -mode tcl -source synth.tcl
# Log file: /home/gsaied/Desktop/old_rtl/fire7_expand3/vivado.log
# Journal file: /home/gsaied/Desktop/old_rtl/fire7_expand3/vivado.jou
#-----------------------------------------------------------
source synth.tcl
# read_verilog -sv [ glob *.sv ] 
# create_fileset -constrset constr
# add_files -fileset constr temp.xdc
# set_param synth.elaboration.rodinMoreOptions "rt::set_parameter var_size_limit 4194304"
# synth_design -top [lindex [find_top] 0] -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Command: synth_design -top fire7_expand3 -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13237 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1425.457 ; gain = 70.000 ; free physical = 2753 ; free virtual = 6477
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fire7_expand3' [/home/gsaied/Desktop/old_rtl/fire7_expand3/fire7_expand3.sv:2]
	Parameter WOUT bound to: 16 - type: integer 
	Parameter DSP_NO bound to: 192 - type: integer 
	Parameter W_IN bound to: 16 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter CHIN bound to: 64 - type: integer 
	Parameter KERNEL_DIM bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mac' [/home/gsaied/Desktop/old_rtl/fire7_expand3/mac.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mac' (1#1) [/home/gsaied/Desktop/old_rtl/fire7_expand3/mac.sv:1]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/fire7_expand3.sv:149]
INFO: [Synth 8-6157] synthesizing module 'biasing_fire7_expand3' [/home/gsaied/Desktop/old_rtl/fire7_expand3/biasing_fire7_expand3.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'biasing_fire7_expand3' (2#1) [/home/gsaied/Desktop/old_rtl/fire7_expand3/biasing_fire7_expand3.sv:2]
INFO: [Synth 8-6157] synthesizing module 'wrapper_rom_fire7_expand3' [/home/gsaied/Desktop/old_rtl/fire7_expand3/wrapper_rom_fire7_expand3.sv:2]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
	Parameter ADDR bound to: 10 - type: integer 
	Parameter NUM bound to: 192 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rom_fire7_expand3' [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
	Parameter ADDR bound to: 9 - type: integer 
	Parameter NUM bound to: 192 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:16]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:19]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:22]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:25]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:28]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:31]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:34]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:37]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:40]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:43]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:46]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:49]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:52]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:55]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:58]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:61]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:64]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:67]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:70]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:73]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:76]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:79]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:82]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:85]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:88]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:91]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:94]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:97]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:100]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:103]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:106]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:109]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:112]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:115]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:118]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:121]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:124]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:127]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:130]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:133]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:136]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:139]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:142]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:145]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:148]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:151]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:154]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:157]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:160]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:163]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:166]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:169]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:172]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:175]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:178]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:181]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:184]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:187]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:190]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:193]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:196]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:199]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:202]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:205]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:208]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:211]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:214]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:217]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:220]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:223]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:226]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:229]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:232]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:235]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:238]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:241]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:244]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:247]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:250]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:253]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:256]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:259]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:262]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:265]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:268]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:271]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:274]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:277]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:280]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:283]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:286]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:289]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:292]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:295]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:298]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:301]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:304]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:307]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:310]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_1.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:591]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_2.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:592]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_3.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:593]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_4.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:594]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_5.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:595]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_6.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:596]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_7.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:597]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_8.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:598]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_9.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:599]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_10.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:600]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_11.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:601]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_12.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:602]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_13.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:603]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_14.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:604]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_15.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:605]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_16.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:606]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_17.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:607]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_18.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:608]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_19.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:609]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_20.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:610]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_21.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:611]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_22.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:612]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_23.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:613]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_24.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:614]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_25.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:615]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_26.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:616]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_27.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:617]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_28.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:618]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_29.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:619]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_30.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:620]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_31.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:621]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_32.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:622]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_33.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:623]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_34.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:624]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_35.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:625]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_36.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:626]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_37.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:627]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_38.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:628]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_39.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:629]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_40.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:630]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_41.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:631]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_42.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:632]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_43.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:633]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_44.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:634]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_45.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:635]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_46.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:636]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_47.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:637]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_48.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:638]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_49.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:639]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_50.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:640]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_51.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:641]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_52.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:642]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_53.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:643]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_54.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:644]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_55.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:645]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_56.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:646]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_57.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:647]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_58.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:648]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_59.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:649]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_60.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:650]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_61.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:651]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_62.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:652]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_63.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:653]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_64.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:654]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_65.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:655]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_66.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:656]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_67.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:657]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_68.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:658]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_69.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:659]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_70.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:660]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_71.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:661]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_72.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:662]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_73.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:663]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_74.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:664]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_75.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:665]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_76.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:666]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_77.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:667]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_78.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:668]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_79.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:669]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_80.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:670]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_81.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:671]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_82.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:672]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_83.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:673]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_84.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:674]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_85.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:675]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_86.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:676]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_87.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:677]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_88.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:678]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_89.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:679]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_90.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:680]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_91.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:681]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_92.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:682]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_93.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:683]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_94.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:684]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_95.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:685]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_96.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:686]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_97.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:687]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_98.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:688]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_99.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:689]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand3_100.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:690]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'rom_fire7_expand3' (3#1) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom_fire7_expand3.sv:3]
INFO: [Synth 8-6157] synthesizing module 'rom2_fire7_expand3' [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom2_fire7_expand3.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
	Parameter ADDR bound to: 6 - type: integer 
	Parameter NUM bound to: 192 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rom2_fire7_expand3' (4#1) [/home/gsaied/Desktop/old_rtl/fire7_expand3/rom2_fire7_expand3.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_rom_fire7_expand3' (5#1) [/home/gsaied/Desktop/old_rtl/fire7_expand3/wrapper_rom_fire7_expand3.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'fire7_expand3' (6#1) [/home/gsaied/Desktop/old_rtl/fire7_expand3/fire7_expand3.sv:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1571.207 ; gain = 215.750 ; free physical = 2666 ; free virtual = 6397
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1571.207 ; gain = 215.750 ; free physical = 2686 ; free virtual = 6417
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1571.207 ; gain = 215.750 ; free physical = 2686 ; free virtual = 6417
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire7_expand3/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire7_expand3/temp.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2095.441 ; gain = 0.000 ; free physical = 2100 ; free virtual = 5869
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2096.441 ; gain = 0.000 ; free physical = 2096 ; free virtual = 5865
Constraint Validation Runtime : Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2096.441 ; gain = 1.000 ; free physical = 2095 ; free virtual = 5864
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 2096.441 ; gain = 740.984 ; free physical = 2204 ; free virtual = 5986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 2096.441 ; gain = 740.984 ; free physical = 2204 ; free virtual = 5987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 2096.441 ; gain = 740.984 ; free physical = 2200 ; free virtual = 5987
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fire7_expand3_end" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 2096.441 ; gain = 740.984 ; free physical = 2158 ; free virtual = 5952
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------+------------+----------+
|      |RTL Partition                  |Replication |Instances |
+------+-------------------------------+------------+----------+
|1     |rom_fire7_expand3__GB0         |           1|     29280|
|2     |rom_fire7_expand3__GB1         |           1|      7440|
|3     |rom_fire7_expand3__GB2         |           1|      9360|
|4     |wrapper_rom_fire7_expand3__GC0 |           1|      6144|
|5     |fire7_expand3__GCB0            |           1|     14686|
|6     |fire7_expand3__GCB1            |           1|      4054|
|7     |fire7_expand3__GCB2            |           1|      6223|
+------+-------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 192   
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 192   
	               16 Bit    Registers := 384   
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 192   
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fire7_expand3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 192   
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 384   
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module wrapper_rom_fire7_expand3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 192   
Module mac__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__37 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__38 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__39 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__40 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__41 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__42 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__43 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__44 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__45 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__46 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__47 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__48 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__49 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__50 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__51 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__52 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__53 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__54 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__55 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__56 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__57 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__58 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__59 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__60 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__61 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__62 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__63 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__64 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__65 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__66 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__67 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__68 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__69 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__70 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__71 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__72 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__73 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__74 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__75 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__76 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__77 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__78 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__79 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__80 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__81 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__82 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__83 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__84 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__85 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__86 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__87 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__88 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__89 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__90 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__91 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__92 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__93 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__94 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__95 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__96 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__97 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__98 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__99 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__100 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__101 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__102 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__103 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__104 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__105 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__106 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__107 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__108 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__109 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__110 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__111 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__112 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__113 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__114 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__115 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__116 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__117 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__118 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__119 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__120 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__121 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__122 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__123 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__124 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__125 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__126 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__127 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__128 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__129 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__130 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__131 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__132 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__133 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__134 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__135 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__136 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__137 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__138 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__139 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__140 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__141 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__142 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__143 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__144 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__145 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__146 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__147 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__148 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__149 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__150 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__151 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__152 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__153 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__154 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__155 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__156 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__157 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__158 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__159 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__160 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__161 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__162 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__163 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__164 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__165 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__166 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__167 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__168 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__169 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__170 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__171 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__172 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__173 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__174 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__175 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__176 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__177 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__178 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__179 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__180 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__181 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__182 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__183 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__184 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__185 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__186 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__187 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__188 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__189 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__190 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__191 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP genblk1[135].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[135].mac_i/mul_out_reg is absorbed into DSP genblk1[135].mac_i/mul_out_reg.
DSP Report: operator genblk1[135].mac_i/intermed is absorbed into DSP genblk1[135].mac_i/mul_out_reg.
DSP Report: operator genblk1[135].mac_i/intermed0 is absorbed into DSP genblk1[135].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[134].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[134].mac_i/mul_out_reg is absorbed into DSP genblk1[134].mac_i/mul_out_reg.
DSP Report: operator genblk1[134].mac_i/intermed is absorbed into DSP genblk1[134].mac_i/mul_out_reg.
DSP Report: operator genblk1[134].mac_i/intermed0 is absorbed into DSP genblk1[134].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[133].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[133].mac_i/mul_out_reg is absorbed into DSP genblk1[133].mac_i/mul_out_reg.
DSP Report: operator genblk1[133].mac_i/intermed is absorbed into DSP genblk1[133].mac_i/mul_out_reg.
DSP Report: operator genblk1[133].mac_i/intermed0 is absorbed into DSP genblk1[133].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[132].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[132].mac_i/mul_out_reg is absorbed into DSP genblk1[132].mac_i/mul_out_reg.
DSP Report: operator genblk1[132].mac_i/intermed is absorbed into DSP genblk1[132].mac_i/mul_out_reg.
DSP Report: operator genblk1[132].mac_i/intermed0 is absorbed into DSP genblk1[132].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[131].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[131].mac_i/mul_out_reg is absorbed into DSP genblk1[131].mac_i/mul_out_reg.
DSP Report: operator genblk1[131].mac_i/intermed is absorbed into DSP genblk1[131].mac_i/mul_out_reg.
DSP Report: operator genblk1[131].mac_i/intermed0 is absorbed into DSP genblk1[131].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[130].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[130].mac_i/mul_out_reg is absorbed into DSP genblk1[130].mac_i/mul_out_reg.
DSP Report: operator genblk1[130].mac_i/intermed is absorbed into DSP genblk1[130].mac_i/mul_out_reg.
DSP Report: operator genblk1[130].mac_i/intermed0 is absorbed into DSP genblk1[130].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[129].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[129] is absorbed into DSP genblk1[129].mac_i/mul_out_reg.
DSP Report: register genblk1[129].mac_i/mul_out_reg is absorbed into DSP genblk1[129].mac_i/mul_out_reg.
DSP Report: operator genblk1[129].mac_i/intermed is absorbed into DSP genblk1[129].mac_i/mul_out_reg.
DSP Report: operator genblk1[129].mac_i/intermed0 is absorbed into DSP genblk1[129].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[128].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[128] is absorbed into DSP genblk1[128].mac_i/mul_out_reg.
DSP Report: register genblk1[128].mac_i/mul_out_reg is absorbed into DSP genblk1[128].mac_i/mul_out_reg.
DSP Report: operator genblk1[128].mac_i/intermed is absorbed into DSP genblk1[128].mac_i/mul_out_reg.
DSP Report: operator genblk1[128].mac_i/intermed0 is absorbed into DSP genblk1[128].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[127].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[127] is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
DSP Report: register genblk1[127].mac_i/mul_out_reg is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
DSP Report: operator genblk1[127].mac_i/intermed is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
DSP Report: operator genblk1[127].mac_i/intermed0 is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[126].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[126] is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: register genblk1[126].mac_i/mul_out_reg is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: operator genblk1[126].mac_i/intermed is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: operator genblk1[126].mac_i/intermed0 is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[125].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[125] is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: register genblk1[125].mac_i/mul_out_reg is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: operator genblk1[125].mac_i/intermed is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: operator genblk1[125].mac_i/intermed0 is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[124].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[124] is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: register genblk1[124].mac_i/mul_out_reg is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: operator genblk1[124].mac_i/intermed is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: operator genblk1[124].mac_i/intermed0 is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[123].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[123] is absorbed into DSP genblk1[123].mac_i/mul_out_reg.
DSP Report: register genblk1[123].mac_i/mul_out_reg is absorbed into DSP genblk1[123].mac_i/mul_out_reg.
DSP Report: operator genblk1[123].mac_i/intermed is absorbed into DSP genblk1[123].mac_i/mul_out_reg.
DSP Report: operator genblk1[123].mac_i/intermed0 is absorbed into DSP genblk1[123].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[122].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[122] is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: register genblk1[122].mac_i/mul_out_reg is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: operator genblk1[122].mac_i/intermed is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: operator genblk1[122].mac_i/intermed0 is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[121].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[121] is absorbed into DSP genblk1[121].mac_i/mul_out_reg.
DSP Report: register genblk1[121].mac_i/mul_out_reg is absorbed into DSP genblk1[121].mac_i/mul_out_reg.
DSP Report: operator genblk1[121].mac_i/intermed is absorbed into DSP genblk1[121].mac_i/mul_out_reg.
DSP Report: operator genblk1[121].mac_i/intermed0 is absorbed into DSP genblk1[121].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[120].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[120] is absorbed into DSP genblk1[120].mac_i/mul_out_reg.
DSP Report: register genblk1[120].mac_i/mul_out_reg is absorbed into DSP genblk1[120].mac_i/mul_out_reg.
DSP Report: operator genblk1[120].mac_i/intermed is absorbed into DSP genblk1[120].mac_i/mul_out_reg.
DSP Report: operator genblk1[120].mac_i/intermed0 is absorbed into DSP genblk1[120].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[119].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[119] is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: register genblk1[119].mac_i/mul_out_reg is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: operator genblk1[119].mac_i/intermed is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: operator genblk1[119].mac_i/intermed0 is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[136].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[136].mac_i/mul_out_reg is absorbed into DSP genblk1[136].mac_i/mul_out_reg.
DSP Report: operator genblk1[136].mac_i/intermed is absorbed into DSP genblk1[136].mac_i/mul_out_reg.
DSP Report: operator genblk1[136].mac_i/intermed0 is absorbed into DSP genblk1[136].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[118].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[118] is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: register genblk1[118].mac_i/mul_out_reg is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: operator genblk1[118].mac_i/intermed is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: operator genblk1[118].mac_i/intermed0 is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[137].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[137].mac_i/mul_out_reg is absorbed into DSP genblk1[137].mac_i/mul_out_reg.
DSP Report: operator genblk1[137].mac_i/intermed is absorbed into DSP genblk1[137].mac_i/mul_out_reg.
DSP Report: operator genblk1[137].mac_i/intermed0 is absorbed into DSP genblk1[137].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[117].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[117] is absorbed into DSP genblk1[117].mac_i/mul_out_reg.
DSP Report: register genblk1[117].mac_i/mul_out_reg is absorbed into DSP genblk1[117].mac_i/mul_out_reg.
DSP Report: operator genblk1[117].mac_i/intermed is absorbed into DSP genblk1[117].mac_i/mul_out_reg.
DSP Report: operator genblk1[117].mac_i/intermed0 is absorbed into DSP genblk1[117].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[116].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[116] is absorbed into DSP genblk1[116].mac_i/mul_out_reg.
DSP Report: register genblk1[116].mac_i/mul_out_reg is absorbed into DSP genblk1[116].mac_i/mul_out_reg.
DSP Report: operator genblk1[116].mac_i/intermed is absorbed into DSP genblk1[116].mac_i/mul_out_reg.
DSP Report: operator genblk1[116].mac_i/intermed0 is absorbed into DSP genblk1[116].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[138].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[138].mac_i/mul_out_reg is absorbed into DSP genblk1[138].mac_i/mul_out_reg.
DSP Report: operator genblk1[138].mac_i/intermed is absorbed into DSP genblk1[138].mac_i/mul_out_reg.
DSP Report: operator genblk1[138].mac_i/intermed0 is absorbed into DSP genblk1[138].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[115].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[115] is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: register genblk1[115].mac_i/mul_out_reg is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: operator genblk1[115].mac_i/intermed is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: operator genblk1[115].mac_i/intermed0 is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[139].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[139].mac_i/mul_out_reg is absorbed into DSP genblk1[139].mac_i/mul_out_reg.
DSP Report: operator genblk1[139].mac_i/intermed is absorbed into DSP genblk1[139].mac_i/mul_out_reg.
DSP Report: operator genblk1[139].mac_i/intermed0 is absorbed into DSP genblk1[139].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[114].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[114].mac_i/mul_out_reg is absorbed into DSP genblk1[114].mac_i/mul_out_reg.
DSP Report: operator genblk1[114].mac_i/intermed is absorbed into DSP genblk1[114].mac_i/mul_out_reg.
DSP Report: operator genblk1[114].mac_i/intermed0 is absorbed into DSP genblk1[114].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[140].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[140].mac_i/mul_out_reg is absorbed into DSP genblk1[140].mac_i/mul_out_reg.
DSP Report: operator genblk1[140].mac_i/intermed is absorbed into DSP genblk1[140].mac_i/mul_out_reg.
DSP Report: operator genblk1[140].mac_i/intermed0 is absorbed into DSP genblk1[140].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[113].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[113].mac_i/mul_out_reg is absorbed into DSP genblk1[113].mac_i/mul_out_reg.
DSP Report: operator genblk1[113].mac_i/intermed is absorbed into DSP genblk1[113].mac_i/mul_out_reg.
DSP Report: operator genblk1[113].mac_i/intermed0 is absorbed into DSP genblk1[113].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[112].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[112].mac_i/mul_out_reg is absorbed into DSP genblk1[112].mac_i/mul_out_reg.
DSP Report: operator genblk1[112].mac_i/intermed is absorbed into DSP genblk1[112].mac_i/mul_out_reg.
DSP Report: operator genblk1[112].mac_i/intermed0 is absorbed into DSP genblk1[112].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[142].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[142].mac_i/mul_out_reg is absorbed into DSP genblk1[142].mac_i/mul_out_reg.
DSP Report: operator genblk1[142].mac_i/intermed is absorbed into DSP genblk1[142].mac_i/mul_out_reg.
DSP Report: operator genblk1[142].mac_i/intermed0 is absorbed into DSP genblk1[142].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[111].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[111].mac_i/mul_out_reg is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: operator genblk1[111].mac_i/intermed is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: operator genblk1[111].mac_i/intermed0 is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[143].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[143].mac_i/mul_out_reg is absorbed into DSP genblk1[143].mac_i/mul_out_reg.
DSP Report: operator genblk1[143].mac_i/intermed is absorbed into DSP genblk1[143].mac_i/mul_out_reg.
DSP Report: operator genblk1[143].mac_i/intermed0 is absorbed into DSP genblk1[143].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[110].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[110].mac_i/mul_out_reg is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: operator genblk1[110].mac_i/intermed is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: operator genblk1[110].mac_i/intermed0 is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[109].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[109].mac_i/mul_out_reg is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: operator genblk1[109].mac_i/intermed is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: operator genblk1[109].mac_i/intermed0 is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[108].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[108].mac_i/mul_out_reg is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: operator genblk1[108].mac_i/intermed is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: operator genblk1[108].mac_i/intermed0 is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[107].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[107].mac_i/mul_out_reg is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: operator genblk1[107].mac_i/intermed is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: operator genblk1[107].mac_i/intermed0 is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[106].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[106].mac_i/mul_out_reg is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: operator genblk1[106].mac_i/intermed is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: operator genblk1[106].mac_i/intermed0 is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[105].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[105].mac_i/mul_out_reg is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: operator genblk1[105].mac_i/intermed is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: operator genblk1[105].mac_i/intermed0 is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[104].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[104].mac_i/mul_out_reg is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: operator genblk1[104].mac_i/intermed is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: operator genblk1[104].mac_i/intermed0 is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[13].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[13].mac_i/mul_out_reg is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed0 is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[103].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[103].mac_i/mul_out_reg is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: operator genblk1[103].mac_i/intermed is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: operator genblk1[103].mac_i/intermed0 is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[16].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[16].mac_i/mul_out_reg is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/intermed is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/intermed0 is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[102].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[102].mac_i/mul_out_reg is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: operator genblk1[102].mac_i/intermed is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: operator genblk1[102].mac_i/intermed0 is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[18].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[18].mac_i/mul_out_reg is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/intermed is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/intermed0 is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[101].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[101].mac_i/mul_out_reg is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: operator genblk1[101].mac_i/intermed is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: operator genblk1[101].mac_i/intermed0 is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[20].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[20].mac_i/mul_out_reg is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/intermed is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/intermed0 is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[100].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[100].mac_i/mul_out_reg is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: operator genblk1[100].mac_i/intermed is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: operator genblk1[100].mac_i/intermed0 is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[99].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[99].mac_i/mul_out_reg is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: operator genblk1[99].mac_i/intermed is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: operator genblk1[99].mac_i/intermed0 is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[21].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[21].mac_i/mul_out_reg is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/intermed is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/intermed0 is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[22].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[22].mac_i/mul_out_reg is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/intermed is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/intermed0 is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[23].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[23].mac_i/mul_out_reg is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/intermed is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/intermed0 is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[98].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[98].mac_i/mul_out_reg is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: operator genblk1[98].mac_i/intermed is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: operator genblk1[98].mac_i/intermed0 is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[97].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[97].mac_i/mul_out_reg is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: operator genblk1[97].mac_i/intermed is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: operator genblk1[97].mac_i/intermed0 is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[28].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[28].mac_i/mul_out_reg is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/intermed is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/intermed0 is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[144].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[144].mac_i/mul_out_reg is absorbed into DSP genblk1[144].mac_i/mul_out_reg.
DSP Report: operator genblk1[144].mac_i/intermed is absorbed into DSP genblk1[144].mac_i/mul_out_reg.
DSP Report: operator genblk1[144].mac_i/intermed0 is absorbed into DSP genblk1[144].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[29].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[29].mac_i/mul_out_reg is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/intermed is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/intermed0 is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[96].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[96].mac_i/mul_out_reg is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: operator genblk1[96].mac_i/intermed is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: operator genblk1[96].mac_i/intermed0 is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[145].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[145].mac_i/mul_out_reg is absorbed into DSP genblk1[145].mac_i/mul_out_reg.
DSP Report: operator genblk1[145].mac_i/intermed is absorbed into DSP genblk1[145].mac_i/mul_out_reg.
DSP Report: operator genblk1[145].mac_i/intermed0 is absorbed into DSP genblk1[145].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[31].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[31].mac_i/mul_out_reg is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/intermed is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/intermed0 is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[95].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[95].mac_i/mul_out_reg is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: operator genblk1[95].mac_i/intermed is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: operator genblk1[95].mac_i/intermed0 is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[35].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[35].mac_i/mul_out_reg is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: operator genblk1[35].mac_i/intermed is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: operator genblk1[35].mac_i/intermed0 is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[94].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[94].mac_i/mul_out_reg is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: operator genblk1[94].mac_i/intermed is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: operator genblk1[94].mac_i/intermed0 is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[179].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[179].mac_i/mul_out_reg is absorbed into DSP genblk1[179].mac_i/mul_out_reg.
DSP Report: operator genblk1[179].mac_i/intermed is absorbed into DSP genblk1[179].mac_i/mul_out_reg.
DSP Report: operator genblk1[179].mac_i/intermed0 is absorbed into DSP genblk1[179].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[37].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[37].mac_i/mul_out_reg is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: operator genblk1[37].mac_i/intermed is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: operator genblk1[37].mac_i/intermed0 is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[38].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[38].mac_i/mul_out_reg is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: operator genblk1[38].mac_i/intermed is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: operator genblk1[38].mac_i/intermed0 is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[39].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[39].mac_i/mul_out_reg is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: operator genblk1[39].mac_i/intermed is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: operator genblk1[39].mac_i/intermed0 is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[178].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[178].mac_i/mul_out_reg is absorbed into DSP genblk1[178].mac_i/mul_out_reg.
DSP Report: operator genblk1[178].mac_i/intermed is absorbed into DSP genblk1[178].mac_i/mul_out_reg.
DSP Report: operator genblk1[178].mac_i/intermed0 is absorbed into DSP genblk1[178].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[41].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[41].mac_i/mul_out_reg is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: operator genblk1[41].mac_i/intermed is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: operator genblk1[41].mac_i/intermed0 is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[177].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[177].mac_i/mul_out_reg is absorbed into DSP genblk1[177].mac_i/mul_out_reg.
DSP Report: operator genblk1[177].mac_i/intermed is absorbed into DSP genblk1[177].mac_i/mul_out_reg.
DSP Report: operator genblk1[177].mac_i/intermed0 is absorbed into DSP genblk1[177].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[176].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[176].mac_i/mul_out_reg is absorbed into DSP genblk1[176].mac_i/mul_out_reg.
DSP Report: operator genblk1[176].mac_i/intermed is absorbed into DSP genblk1[176].mac_i/mul_out_reg.
DSP Report: operator genblk1[176].mac_i/intermed0 is absorbed into DSP genblk1[176].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[175].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[175].mac_i/mul_out_reg is absorbed into DSP genblk1[175].mac_i/mul_out_reg.
DSP Report: operator genblk1[175].mac_i/intermed is absorbed into DSP genblk1[175].mac_i/mul_out_reg.
DSP Report: operator genblk1[175].mac_i/intermed0 is absorbed into DSP genblk1[175].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[44].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[44].mac_i/mul_out_reg is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: operator genblk1[44].mac_i/intermed is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: operator genblk1[44].mac_i/intermed0 is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[174].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[174].mac_i/mul_out_reg is absorbed into DSP genblk1[174].mac_i/mul_out_reg.
DSP Report: operator genblk1[174].mac_i/intermed is absorbed into DSP genblk1[174].mac_i/mul_out_reg.
DSP Report: operator genblk1[174].mac_i/intermed0 is absorbed into DSP genblk1[174].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[146].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[146].mac_i/mul_out_reg is absorbed into DSP genblk1[146].mac_i/mul_out_reg.
DSP Report: operator genblk1[146].mac_i/intermed is absorbed into DSP genblk1[146].mac_i/mul_out_reg.
DSP Report: operator genblk1[146].mac_i/intermed0 is absorbed into DSP genblk1[146].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[93].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[93].mac_i/mul_out_reg is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: operator genblk1[93].mac_i/intermed is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: operator genblk1[93].mac_i/intermed0 is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[47].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[47].mac_i/mul_out_reg is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: operator genblk1[47].mac_i/intermed is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: operator genblk1[47].mac_i/intermed0 is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[48].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[48].mac_i/mul_out_reg is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: operator genblk1[48].mac_i/intermed is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: operator genblk1[48].mac_i/intermed0 is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[173].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[173].mac_i/mul_out_reg is absorbed into DSP genblk1[173].mac_i/mul_out_reg.
DSP Report: operator genblk1[173].mac_i/intermed is absorbed into DSP genblk1[173].mac_i/mul_out_reg.
DSP Report: operator genblk1[173].mac_i/intermed0 is absorbed into DSP genblk1[173].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[172].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[172].mac_i/mul_out_reg is absorbed into DSP genblk1[172].mac_i/mul_out_reg.
DSP Report: operator genblk1[172].mac_i/intermed is absorbed into DSP genblk1[172].mac_i/mul_out_reg.
DSP Report: operator genblk1[172].mac_i/intermed0 is absorbed into DSP genblk1[172].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[147].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[147].mac_i/mul_out_reg is absorbed into DSP genblk1[147].mac_i/mul_out_reg.
DSP Report: operator genblk1[147].mac_i/intermed is absorbed into DSP genblk1[147].mac_i/mul_out_reg.
DSP Report: operator genblk1[147].mac_i/intermed0 is absorbed into DSP genblk1[147].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[92].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[92].mac_i/mul_out_reg is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: operator genblk1[92].mac_i/intermed is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: operator genblk1[92].mac_i/intermed0 is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[171].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[171].mac_i/mul_out_reg is absorbed into DSP genblk1[171].mac_i/mul_out_reg.
DSP Report: operator genblk1[171].mac_i/intermed is absorbed into DSP genblk1[171].mac_i/mul_out_reg.
DSP Report: operator genblk1[171].mac_i/intermed0 is absorbed into DSP genblk1[171].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[170].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[170].mac_i/mul_out_reg is absorbed into DSP genblk1[170].mac_i/mul_out_reg.
DSP Report: operator genblk1[170].mac_i/intermed is absorbed into DSP genblk1[170].mac_i/mul_out_reg.
DSP Report: operator genblk1[170].mac_i/intermed0 is absorbed into DSP genblk1[170].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[52].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[52].mac_i/mul_out_reg is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: operator genblk1[52].mac_i/intermed is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: operator genblk1[52].mac_i/intermed0 is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[53].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[53].mac_i/mul_out_reg is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: operator genblk1[53].mac_i/intermed is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: operator genblk1[53].mac_i/intermed0 is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[169].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[169].mac_i/mul_out_reg is absorbed into DSP genblk1[169].mac_i/mul_out_reg.
DSP Report: operator genblk1[169].mac_i/intermed is absorbed into DSP genblk1[169].mac_i/mul_out_reg.
DSP Report: operator genblk1[169].mac_i/intermed0 is absorbed into DSP genblk1[169].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[168].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[168].mac_i/mul_out_reg is absorbed into DSP genblk1[168].mac_i/mul_out_reg.
DSP Report: operator genblk1[168].mac_i/intermed is absorbed into DSP genblk1[168].mac_i/mul_out_reg.
DSP Report: operator genblk1[168].mac_i/intermed0 is absorbed into DSP genblk1[168].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[167].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[167].mac_i/mul_out_reg is absorbed into DSP genblk1[167].mac_i/mul_out_reg.
DSP Report: operator genblk1[167].mac_i/intermed is absorbed into DSP genblk1[167].mac_i/mul_out_reg.
DSP Report: operator genblk1[167].mac_i/intermed0 is absorbed into DSP genblk1[167].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[166].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[166].mac_i/mul_out_reg is absorbed into DSP genblk1[166].mac_i/mul_out_reg.
DSP Report: operator genblk1[166].mac_i/intermed is absorbed into DSP genblk1[166].mac_i/mul_out_reg.
DSP Report: operator genblk1[166].mac_i/intermed0 is absorbed into DSP genblk1[166].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[165].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[165].mac_i/mul_out_reg is absorbed into DSP genblk1[165].mac_i/mul_out_reg.
DSP Report: operator genblk1[165].mac_i/intermed is absorbed into DSP genblk1[165].mac_i/mul_out_reg.
DSP Report: operator genblk1[165].mac_i/intermed0 is absorbed into DSP genblk1[165].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[164].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[164].mac_i/mul_out_reg is absorbed into DSP genblk1[164].mac_i/mul_out_reg.
DSP Report: operator genblk1[164].mac_i/intermed is absorbed into DSP genblk1[164].mac_i/mul_out_reg.
DSP Report: operator genblk1[164].mac_i/intermed0 is absorbed into DSP genblk1[164].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[163].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[163].mac_i/mul_out_reg is absorbed into DSP genblk1[163].mac_i/mul_out_reg.
DSP Report: operator genblk1[163].mac_i/intermed is absorbed into DSP genblk1[163].mac_i/mul_out_reg.
DSP Report: operator genblk1[163].mac_i/intermed0 is absorbed into DSP genblk1[163].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[162].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[162].mac_i/mul_out_reg is absorbed into DSP genblk1[162].mac_i/mul_out_reg.
DSP Report: operator genblk1[162].mac_i/intermed is absorbed into DSP genblk1[162].mac_i/mul_out_reg.
DSP Report: operator genblk1[162].mac_i/intermed0 is absorbed into DSP genblk1[162].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[59].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[59].mac_i/mul_out_reg is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: operator genblk1[59].mac_i/intermed is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: operator genblk1[59].mac_i/intermed0 is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[161].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[161].mac_i/mul_out_reg is absorbed into DSP genblk1[161].mac_i/mul_out_reg.
DSP Report: operator genblk1[161].mac_i/intermed is absorbed into DSP genblk1[161].mac_i/mul_out_reg.
DSP Report: operator genblk1[161].mac_i/intermed0 is absorbed into DSP genblk1[161].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[60].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[60].mac_i/mul_out_reg is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: operator genblk1[60].mac_i/intermed is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: operator genblk1[60].mac_i/intermed0 is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[61].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[61].mac_i/mul_out_reg is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: operator genblk1[61].mac_i/intermed is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: operator genblk1[61].mac_i/intermed0 is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[160].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[160].mac_i/mul_out_reg is absorbed into DSP genblk1[160].mac_i/mul_out_reg.
DSP Report: operator genblk1[160].mac_i/intermed is absorbed into DSP genblk1[160].mac_i/mul_out_reg.
DSP Report: operator genblk1[160].mac_i/intermed0 is absorbed into DSP genblk1[160].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[62].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[62].mac_i/mul_out_reg is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: operator genblk1[62].mac_i/intermed is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: operator genblk1[62].mac_i/intermed0 is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[159].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[159].mac_i/mul_out_reg is absorbed into DSP genblk1[159].mac_i/mul_out_reg.
DSP Report: operator genblk1[159].mac_i/intermed is absorbed into DSP genblk1[159].mac_i/mul_out_reg.
DSP Report: operator genblk1[159].mac_i/intermed0 is absorbed into DSP genblk1[159].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[91].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[91].mac_i/mul_out_reg is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: operator genblk1[91].mac_i/intermed is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: operator genblk1[91].mac_i/intermed0 is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[90].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[90].mac_i/mul_out_reg is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: operator genblk1[90].mac_i/intermed is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: operator genblk1[90].mac_i/intermed0 is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[158].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[158].mac_i/mul_out_reg is absorbed into DSP genblk1[158].mac_i/mul_out_reg.
DSP Report: operator genblk1[158].mac_i/intermed is absorbed into DSP genblk1[158].mac_i/mul_out_reg.
DSP Report: operator genblk1[158].mac_i/intermed0 is absorbed into DSP genblk1[158].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[157].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[157].mac_i/mul_out_reg is absorbed into DSP genblk1[157].mac_i/mul_out_reg.
DSP Report: operator genblk1[157].mac_i/intermed is absorbed into DSP genblk1[157].mac_i/mul_out_reg.
DSP Report: operator genblk1[157].mac_i/intermed0 is absorbed into DSP genblk1[157].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[66].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[66].mac_i/mul_out_reg is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: operator genblk1[66].mac_i/intermed is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: operator genblk1[66].mac_i/intermed0 is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[67].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[67].mac_i/mul_out_reg is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: operator genblk1[67].mac_i/intermed is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: operator genblk1[67].mac_i/intermed0 is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[156].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[156].mac_i/mul_out_reg is absorbed into DSP genblk1[156].mac_i/mul_out_reg.
DSP Report: operator genblk1[156].mac_i/intermed is absorbed into DSP genblk1[156].mac_i/mul_out_reg.
DSP Report: operator genblk1[156].mac_i/intermed0 is absorbed into DSP genblk1[156].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[68].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[68].mac_i/mul_out_reg is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: operator genblk1[68].mac_i/intermed is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: operator genblk1[68].mac_i/intermed0 is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[155].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[155].mac_i/mul_out_reg is absorbed into DSP genblk1[155].mac_i/mul_out_reg.
DSP Report: operator genblk1[155].mac_i/intermed is absorbed into DSP genblk1[155].mac_i/mul_out_reg.
DSP Report: operator genblk1[155].mac_i/intermed0 is absorbed into DSP genblk1[155].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[69].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[69].mac_i/mul_out_reg is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: operator genblk1[69].mac_i/intermed is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: operator genblk1[69].mac_i/intermed0 is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[70].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[70].mac_i/mul_out_reg is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: operator genblk1[70].mac_i/intermed is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: operator genblk1[70].mac_i/intermed0 is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[71].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[71].mac_i/mul_out_reg is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: operator genblk1[71].mac_i/intermed is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: operator genblk1[71].mac_i/intermed0 is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[72].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[72].mac_i/mul_out_reg is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: operator genblk1[72].mac_i/intermed is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: operator genblk1[72].mac_i/intermed0 is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[73].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[73].mac_i/mul_out_reg is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: operator genblk1[73].mac_i/intermed is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: operator genblk1[73].mac_i/intermed0 is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[74].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[74].mac_i/mul_out_reg is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: operator genblk1[74].mac_i/intermed is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: operator genblk1[74].mac_i/intermed0 is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[148].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[148].mac_i/mul_out_reg is absorbed into DSP genblk1[148].mac_i/mul_out_reg.
DSP Report: operator genblk1[148].mac_i/intermed is absorbed into DSP genblk1[148].mac_i/mul_out_reg.
DSP Report: operator genblk1[148].mac_i/intermed0 is absorbed into DSP genblk1[148].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[75].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[75].mac_i/mul_out_reg is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: operator genblk1[75].mac_i/intermed is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: operator genblk1[75].mac_i/intermed0 is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[76].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[76].mac_i/mul_out_reg is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: operator genblk1[76].mac_i/intermed is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: operator genblk1[76].mac_i/intermed0 is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[77].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[77].mac_i/mul_out_reg is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: operator genblk1[77].mac_i/intermed is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: operator genblk1[77].mac_i/intermed0 is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[78].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[78].mac_i/mul_out_reg is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: operator genblk1[78].mac_i/intermed is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: operator genblk1[78].mac_i/intermed0 is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[79].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[79].mac_i/mul_out_reg is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: operator genblk1[79].mac_i/intermed is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: operator genblk1[79].mac_i/intermed0 is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[89].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[89].mac_i/mul_out_reg is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: operator genblk1[89].mac_i/intermed is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: operator genblk1[89].mac_i/intermed0 is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[80].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[80].mac_i/mul_out_reg is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: operator genblk1[80].mac_i/intermed is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: operator genblk1[80].mac_i/intermed0 is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[81].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[81].mac_i/mul_out_reg is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: operator genblk1[81].mac_i/intermed is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: operator genblk1[81].mac_i/intermed0 is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[82].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[82].mac_i/mul_out_reg is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: operator genblk1[82].mac_i/intermed is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: operator genblk1[82].mac_i/intermed0 is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[153].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[153].mac_i/mul_out_reg is absorbed into DSP genblk1[153].mac_i/mul_out_reg.
DSP Report: operator genblk1[153].mac_i/intermed is absorbed into DSP genblk1[153].mac_i/mul_out_reg.
DSP Report: operator genblk1[153].mac_i/intermed0 is absorbed into DSP genblk1[153].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[83].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[83].mac_i/mul_out_reg is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: operator genblk1[83].mac_i/intermed is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: operator genblk1[83].mac_i/intermed0 is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[152].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[152].mac_i/mul_out_reg is absorbed into DSP genblk1[152].mac_i/mul_out_reg.
DSP Report: operator genblk1[152].mac_i/intermed is absorbed into DSP genblk1[152].mac_i/mul_out_reg.
DSP Report: operator genblk1[152].mac_i/intermed0 is absorbed into DSP genblk1[152].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[151].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[151].mac_i/mul_out_reg is absorbed into DSP genblk1[151].mac_i/mul_out_reg.
DSP Report: operator genblk1[151].mac_i/intermed is absorbed into DSP genblk1[151].mac_i/mul_out_reg.
DSP Report: operator genblk1[151].mac_i/intermed0 is absorbed into DSP genblk1[151].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[85].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[85].mac_i/mul_out_reg is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: operator genblk1[85].mac_i/intermed is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: operator genblk1[85].mac_i/intermed0 is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[86].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[86].mac_i/mul_out_reg is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: operator genblk1[86].mac_i/intermed is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: operator genblk1[86].mac_i/intermed0 is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[150].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[150].mac_i/mul_out_reg is absorbed into DSP genblk1[150].mac_i/mul_out_reg.
DSP Report: operator genblk1[150].mac_i/intermed is absorbed into DSP genblk1[150].mac_i/mul_out_reg.
DSP Report: operator genblk1[150].mac_i/intermed0 is absorbed into DSP genblk1[150].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[149].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[149].mac_i/mul_out_reg is absorbed into DSP genblk1[149].mac_i/mul_out_reg.
DSP Report: operator genblk1[149].mac_i/intermed is absorbed into DSP genblk1[149].mac_i/mul_out_reg.
DSP Report: operator genblk1[149].mac_i/intermed0 is absorbed into DSP genblk1[149].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[88].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[88].mac_i/mul_out_reg is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: operator genblk1[88].mac_i/intermed is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: operator genblk1[88].mac_i/intermed0 is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[65].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[65].mac_i/mul_out_reg is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: operator genblk1[65].mac_i/intermed is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: operator genblk1[65].mac_i/intermed0 is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[64].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[64].mac_i/mul_out_reg is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: operator genblk1[64].mac_i/intermed is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: operator genblk1[64].mac_i/intermed0 is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[63].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[63].mac_i/mul_out_reg is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: operator genblk1[63].mac_i/intermed is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: operator genblk1[63].mac_i/intermed0 is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[57].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[57].mac_i/mul_out_reg is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/intermed is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/intermed0 is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[54].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[54].mac_i/mul_out_reg is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: operator genblk1[54].mac_i/intermed is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: operator genblk1[54].mac_i/intermed0 is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[50].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[50].mac_i/mul_out_reg is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: operator genblk1[50].mac_i/intermed is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: operator genblk1[50].mac_i/intermed0 is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[46].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[46].mac_i/mul_out_reg is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: operator genblk1[46].mac_i/intermed is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: operator genblk1[46].mac_i/intermed0 is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[180].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[180] is absorbed into DSP genblk1[180].mac_i/mul_out_reg.
DSP Report: register genblk1[180].mac_i/mul_out_reg is absorbed into DSP genblk1[180].mac_i/mul_out_reg.
DSP Report: operator genblk1[180].mac_i/intermed is absorbed into DSP genblk1[180].mac_i/mul_out_reg.
DSP Report: operator genblk1[180].mac_i/intermed0 is absorbed into DSP genblk1[180].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[181].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[181] is absorbed into DSP genblk1[181].mac_i/mul_out_reg.
DSP Report: register genblk1[181].mac_i/mul_out_reg is absorbed into DSP genblk1[181].mac_i/mul_out_reg.
DSP Report: operator genblk1[181].mac_i/intermed is absorbed into DSP genblk1[181].mac_i/mul_out_reg.
DSP Report: operator genblk1[181].mac_i/intermed0 is absorbed into DSP genblk1[181].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[182].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[182] is absorbed into DSP genblk1[182].mac_i/mul_out_reg.
DSP Report: register genblk1[182].mac_i/mul_out_reg is absorbed into DSP genblk1[182].mac_i/mul_out_reg.
DSP Report: operator genblk1[182].mac_i/intermed is absorbed into DSP genblk1[182].mac_i/mul_out_reg.
DSP Report: operator genblk1[182].mac_i/intermed0 is absorbed into DSP genblk1[182].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[183].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[183] is absorbed into DSP genblk1[183].mac_i/mul_out_reg.
DSP Report: register genblk1[183].mac_i/mul_out_reg is absorbed into DSP genblk1[183].mac_i/mul_out_reg.
DSP Report: operator genblk1[183].mac_i/intermed is absorbed into DSP genblk1[183].mac_i/mul_out_reg.
DSP Report: operator genblk1[183].mac_i/intermed0 is absorbed into DSP genblk1[183].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[30].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[30].mac_i/mul_out_reg is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/intermed is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/intermed0 is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[184].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[184] is absorbed into DSP genblk1[184].mac_i/mul_out_reg.
DSP Report: register genblk1[184].mac_i/mul_out_reg is absorbed into DSP genblk1[184].mac_i/mul_out_reg.
DSP Report: operator genblk1[184].mac_i/intermed is absorbed into DSP genblk1[184].mac_i/mul_out_reg.
DSP Report: operator genblk1[184].mac_i/intermed0 is absorbed into DSP genblk1[184].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[185].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[185] is absorbed into DSP genblk1[185].mac_i/mul_out_reg.
DSP Report: register genblk1[185].mac_i/mul_out_reg is absorbed into DSP genblk1[185].mac_i/mul_out_reg.
DSP Report: operator genblk1[185].mac_i/intermed is absorbed into DSP genblk1[185].mac_i/mul_out_reg.
DSP Report: operator genblk1[185].mac_i/intermed0 is absorbed into DSP genblk1[185].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[186].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[186] is absorbed into DSP genblk1[186].mac_i/mul_out_reg.
DSP Report: register genblk1[186].mac_i/mul_out_reg is absorbed into DSP genblk1[186].mac_i/mul_out_reg.
DSP Report: operator genblk1[186].mac_i/intermed is absorbed into DSP genblk1[186].mac_i/mul_out_reg.
DSP Report: operator genblk1[186].mac_i/intermed0 is absorbed into DSP genblk1[186].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[26].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[26].mac_i/mul_out_reg is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/intermed is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/intermed0 is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[187].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[187] is absorbed into DSP genblk1[187].mac_i/mul_out_reg.
DSP Report: register genblk1[187].mac_i/mul_out_reg is absorbed into DSP genblk1[187].mac_i/mul_out_reg.
DSP Report: operator genblk1[187].mac_i/intermed is absorbed into DSP genblk1[187].mac_i/mul_out_reg.
DSP Report: operator genblk1[187].mac_i/intermed0 is absorbed into DSP genblk1[187].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[25].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[25].mac_i/mul_out_reg is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/intermed is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/intermed0 is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[188].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[188] is absorbed into DSP genblk1[188].mac_i/mul_out_reg.
DSP Report: register genblk1[188].mac_i/mul_out_reg is absorbed into DSP genblk1[188].mac_i/mul_out_reg.
DSP Report: operator genblk1[188].mac_i/intermed is absorbed into DSP genblk1[188].mac_i/mul_out_reg.
DSP Report: operator genblk1[188].mac_i/intermed0 is absorbed into DSP genblk1[188].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[189].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[189] is absorbed into DSP genblk1[189].mac_i/mul_out_reg.
DSP Report: register genblk1[189].mac_i/mul_out_reg is absorbed into DSP genblk1[189].mac_i/mul_out_reg.
DSP Report: operator genblk1[189].mac_i/intermed is absorbed into DSP genblk1[189].mac_i/mul_out_reg.
DSP Report: operator genblk1[189].mac_i/intermed0 is absorbed into DSP genblk1[189].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[19].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[19].mac_i/mul_out_reg is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/intermed is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/intermed0 is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[190].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[190] is absorbed into DSP genblk1[190].mac_i/mul_out_reg.
DSP Report: register genblk1[190].mac_i/mul_out_reg is absorbed into DSP genblk1[190].mac_i/mul_out_reg.
DSP Report: operator genblk1[190].mac_i/intermed is absorbed into DSP genblk1[190].mac_i/mul_out_reg.
DSP Report: operator genblk1[190].mac_i/intermed0 is absorbed into DSP genblk1[190].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[191].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[191] is absorbed into DSP genblk1[191].mac_i/mul_out_reg.
DSP Report: register genblk1[191].mac_i/mul_out_reg is absorbed into DSP genblk1[191].mac_i/mul_out_reg.
DSP Report: operator genblk1[191].mac_i/intermed is absorbed into DSP genblk1[191].mac_i/mul_out_reg.
DSP Report: operator genblk1[191].mac_i/intermed0 is absorbed into DSP genblk1[191].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[17].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[17].mac_i/mul_out_reg is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/intermed is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/intermed0 is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[15].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[15].mac_i/mul_out_reg is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed0 is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[14].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[14].mac_i/mul_out_reg is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed0 is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[12].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[12].mac_i/mul_out_reg is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed0 is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[11].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[11].mac_i/mul_out_reg is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed0 is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[10].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[10].mac_i/mul_out_reg is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed0 is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[9].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[9].mac_i/mul_out_reg is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed0 is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fire7_expand3_end" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP genblk1[141].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[141] is absorbed into DSP genblk1[141].mac_i/mul_out_reg.
DSP Report: register genblk1[141].mac_i/mul_out_reg is absorbed into DSP genblk1[141].mac_i/mul_out_reg.
DSP Report: operator genblk1[141].mac_i/intermed is absorbed into DSP genblk1[141].mac_i/mul_out_reg.
DSP Report: operator genblk1[141].mac_i/intermed0 is absorbed into DSP genblk1[141].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[87].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[87] is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: register genblk1[87].mac_i/mul_out_reg is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: operator genblk1[87].mac_i/intermed is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: operator genblk1[87].mac_i/intermed0 is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[84].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[84] is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: register genblk1[84].mac_i/mul_out_reg is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: operator genblk1[84].mac_i/intermed is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: operator genblk1[84].mac_i/intermed0 is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[154].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[154] is absorbed into DSP genblk1[154].mac_i/mul_out_reg.
DSP Report: register genblk1[154].mac_i/mul_out_reg is absorbed into DSP genblk1[154].mac_i/mul_out_reg.
DSP Report: operator genblk1[154].mac_i/intermed is absorbed into DSP genblk1[154].mac_i/mul_out_reg.
DSP Report: operator genblk1[154].mac_i/intermed0 is absorbed into DSP genblk1[154].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[58].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[58] is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: register genblk1[58].mac_i/mul_out_reg is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: operator genblk1[58].mac_i/intermed is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: operator genblk1[58].mac_i/intermed0 is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[56].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[56] is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: register genblk1[56].mac_i/mul_out_reg is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: operator genblk1[56].mac_i/intermed is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: operator genblk1[56].mac_i/intermed0 is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[55].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[55] is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: register genblk1[55].mac_i/mul_out_reg is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: operator genblk1[55].mac_i/intermed is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: operator genblk1[55].mac_i/intermed0 is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[51].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[51] is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: register genblk1[51].mac_i/mul_out_reg is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: operator genblk1[51].mac_i/intermed is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: operator genblk1[51].mac_i/intermed0 is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[49].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[49] is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: register genblk1[49].mac_i/mul_out_reg is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: operator genblk1[49].mac_i/intermed is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: operator genblk1[49].mac_i/intermed0 is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[45].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[45] is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: register genblk1[45].mac_i/mul_out_reg is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: operator genblk1[45].mac_i/intermed is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: operator genblk1[45].mac_i/intermed0 is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[43].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[43] is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: register genblk1[43].mac_i/mul_out_reg is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: operator genblk1[43].mac_i/intermed is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: operator genblk1[43].mac_i/intermed0 is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[42].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[42] is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: register genblk1[42].mac_i/mul_out_reg is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: operator genblk1[42].mac_i/intermed is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: operator genblk1[42].mac_i/intermed0 is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[40].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[40] is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: register genblk1[40].mac_i/mul_out_reg is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: operator genblk1[40].mac_i/intermed is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: operator genblk1[40].mac_i/intermed0 is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[36].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[36] is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: register genblk1[36].mac_i/mul_out_reg is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: operator genblk1[36].mac_i/intermed is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: operator genblk1[36].mac_i/intermed0 is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[34].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[34] is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: register genblk1[34].mac_i/mul_out_reg is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: operator genblk1[34].mac_i/intermed is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: operator genblk1[34].mac_i/intermed0 is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[33].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[33] is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: register genblk1[33].mac_i/mul_out_reg is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: operator genblk1[33].mac_i/intermed is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: operator genblk1[33].mac_i/intermed0 is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[32].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[32] is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: register genblk1[32].mac_i/mul_out_reg is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: operator genblk1[32].mac_i/intermed is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: operator genblk1[32].mac_i/intermed0 is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[27].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[27] is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: register genblk1[27].mac_i/mul_out_reg is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/intermed is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/intermed0 is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[24].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[24] is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: register genblk1[24].mac_i/mul_out_reg is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/intermed is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/intermed0 is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[8].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[8] is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: register genblk1[8].mac_i/mul_out_reg is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed0 is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[7].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[7] is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: register genblk1[7].mac_i/mul_out_reg is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed0 is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[6].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[6] is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: register genblk1[6].mac_i/mul_out_reg is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed0 is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[5].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[5] is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: register genblk1[5].mac_i/mul_out_reg is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed0 is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[4].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[4] is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: register genblk1[4].mac_i/mul_out_reg is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed0 is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[3].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[3] is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: register genblk1[3].mac_i/mul_out_reg is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed0 is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[2].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[2] is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: register genblk1[2].mac_i/mul_out_reg is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed0 is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[1].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[1] is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: register genblk1[1].mac_i/mul_out_reg is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed0 is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[0].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[0] is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: register genblk1[0].mac_i/mul_out_reg is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed0 is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[114][11]' (FDE) to 'i_2/kernel_regs_reg[114][12]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[114][12]' (FDE) to 'i_2/kernel_regs_reg[114][13]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[114][13]' (FDE) to 'i_2/kernel_regs_reg[114][14]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[113][12]' (FDE) to 'i_2/kernel_regs_reg[113][13]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[113][13]' (FDE) to 'i_2/kernel_regs_reg[113][14]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[112][12]' (FDE) to 'i_2/kernel_regs_reg[112][13]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[112][13]' (FDE) to 'i_2/kernel_regs_reg[112][14]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[111][11]' (FDE) to 'i_2/kernel_regs_reg[111][12]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[111][12]' (FDE) to 'i_2/kernel_regs_reg[111][13]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[111][13]' (FDE) to 'i_2/kernel_regs_reg[111][14]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[110][13]' (FDE) to 'i_2/kernel_regs_reg[110][14]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[109][12]' (FDE) to 'i_2/kernel_regs_reg[109][13]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[109][13]' (FDE) to 'i_2/kernel_regs_reg[109][14]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[108][13]' (FDE) to 'i_2/kernel_regs_reg[108][14]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[107][11]' (FDE) to 'i_2/kernel_regs_reg[107][12]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[107][12]' (FDE) to 'i_2/kernel_regs_reg[107][13]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[107][13]' (FDE) to 'i_2/kernel_regs_reg[107][14]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[106][11]' (FDE) to 'i_2/kernel_regs_reg[106][12]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[106][12]' (FDE) to 'i_2/kernel_regs_reg[106][13]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[106][13]' (FDE) to 'i_2/kernel_regs_reg[106][14]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[105][11]' (FDE) to 'i_2/kernel_regs_reg[105][12]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[105][12]' (FDE) to 'i_2/kernel_regs_reg[105][13]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[105][13]' (FDE) to 'i_2/kernel_regs_reg[105][14]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[104][12]' (FDE) to 'i_2/kernel_regs_reg[104][13]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[104][13]' (FDE) to 'i_2/kernel_regs_reg[104][14]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[103][11]' (FDE) to 'i_2/kernel_regs_reg[103][13]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[103][13]' (FDE) to 'i_2/kernel_regs_reg[103][14]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[102][12]' (FDE) to 'i_2/kernel_regs_reg[102][13]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[102][13]' (FDE) to 'i_2/kernel_regs_reg[102][14]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[101][12]' (FDE) to 'i_2/kernel_regs_reg[101][13]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[101][13]' (FDE) to 'i_2/kernel_regs_reg[101][14]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[100][11]' (FDE) to 'i_2/kernel_regs_reg[100][12]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[100][12]' (FDE) to 'i_2/kernel_regs_reg[100][13]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[100][13]' (FDE) to 'i_2/kernel_regs_reg[100][14]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[99][11]' (FDE) to 'i_2/kernel_regs_reg[99][12]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[99][12]' (FDE) to 'i_2/kernel_regs_reg[99][13]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[99][13]' (FDE) to 'i_2/kernel_regs_reg[99][14]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[98][11]' (FDE) to 'i_2/kernel_regs_reg[98][12]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[98][12]' (FDE) to 'i_2/kernel_regs_reg[98][13]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[98][13]' (FDE) to 'i_2/kernel_regs_reg[98][14]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[97][11]' (FDE) to 'i_2/kernel_regs_reg[97][12]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[97][12]' (FDE) to 'i_2/kernel_regs_reg[97][13]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[97][13]' (FDE) to 'i_2/kernel_regs_reg[97][14]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[96][12]' (FDE) to 'i_2/kernel_regs_reg[96][13]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[96][13]' (FDE) to 'i_2/kernel_regs_reg[96][14]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[95][12]' (FDE) to 'i_2/kernel_regs_reg[95][13]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[95][13]' (FDE) to 'i_2/kernel_regs_reg[95][14]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[94][13]' (FDE) to 'i_2/kernel_regs_reg[94][14]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[93][11]' (FDE) to 'i_2/kernel_regs_reg[93][12]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[93][12]' (FDE) to 'i_2/kernel_regs_reg[93][13]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[93][13]' (FDE) to 'i_2/kernel_regs_reg[93][14]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[92][11]' (FDE) to 'i_2/kernel_regs_reg[92][12]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[92][12]' (FDE) to 'i_2/kernel_regs_reg[92][13]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[92][13]' (FDE) to 'i_2/kernel_regs_reg[92][14]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[91][11]' (FDE) to 'i_2/kernel_regs_reg[91][12]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[91][12]' (FDE) to 'i_2/kernel_regs_reg[91][13]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[91][13]' (FDE) to 'i_2/kernel_regs_reg[91][14]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[90][11]' (FDE) to 'i_2/kernel_regs_reg[90][12]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[90][12]' (FDE) to 'i_2/kernel_regs_reg[90][13]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[90][13]' (FDE) to 'i_2/kernel_regs_reg[90][14]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[89][11]' (FDE) to 'i_2/kernel_regs_reg[89][12]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[89][12]' (FDE) to 'i_2/kernel_regs_reg[89][13]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[89][13]' (FDE) to 'i_2/kernel_regs_reg[89][14]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[88][11]' (FDE) to 'i_2/kernel_regs_reg[88][12]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[88][12]' (FDE) to 'i_2/kernel_regs_reg[88][13]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[88][13]' (FDE) to 'i_2/kernel_regs_reg[88][14]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[86][12]' (FDE) to 'i_2/kernel_regs_reg[86][13]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[86][13]' (FDE) to 'i_2/kernel_regs_reg[86][14]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[85][11]' (FDE) to 'i_2/kernel_regs_reg[85][12]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[85][12]' (FDE) to 'i_2/kernel_regs_reg[85][13]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[85][13]' (FDE) to 'i_2/kernel_regs_reg[85][14]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[83][13]' (FDE) to 'i_2/kernel_regs_reg[83][14]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[82][11]' (FDE) to 'i_2/kernel_regs_reg[82][12]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[82][12]' (FDE) to 'i_2/kernel_regs_reg[82][13]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[82][13]' (FDE) to 'i_2/kernel_regs_reg[82][14]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[81][13]' (FDE) to 'i_2/kernel_regs_reg[81][14]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[80][12]' (FDE) to 'i_2/kernel_regs_reg[80][13]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[80][13]' (FDE) to 'i_2/kernel_regs_reg[80][14]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[79][12]' (FDE) to 'i_2/kernel_regs_reg[79][13]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[79][13]' (FDE) to 'i_2/kernel_regs_reg[79][14]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[78][13]' (FDE) to 'i_2/kernel_regs_reg[78][14]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[77][11]' (FDE) to 'i_2/kernel_regs_reg[77][12]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[77][12]' (FDE) to 'i_2/kernel_regs_reg[77][13]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[77][13]' (FDE) to 'i_2/kernel_regs_reg[77][14]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[76][11]' (FDE) to 'i_2/kernel_regs_reg[76][12]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[76][12]' (FDE) to 'i_2/kernel_regs_reg[76][13]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[76][13]' (FDE) to 'i_2/kernel_regs_reg[76][14]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[75][11]' (FDE) to 'i_2/kernel_regs_reg[75][12]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[75][12]' (FDE) to 'i_2/kernel_regs_reg[75][13]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[75][13]' (FDE) to 'i_2/kernel_regs_reg[75][14]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[74][11]' (FDE) to 'i_2/kernel_regs_reg[74][12]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[74][12]' (FDE) to 'i_2/kernel_regs_reg[74][13]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[74][13]' (FDE) to 'i_2/kernel_regs_reg[74][14]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[73][12]' (FDE) to 'i_2/kernel_regs_reg[73][13]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[73][13]' (FDE) to 'i_2/kernel_regs_reg[73][14]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[72][11]' (FDE) to 'i_2/kernel_regs_reg[72][12]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[72][12]' (FDE) to 'i_2/kernel_regs_reg[72][13]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[72][13]' (FDE) to 'i_2/kernel_regs_reg[72][14]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[71][11]' (FDE) to 'i_2/kernel_regs_reg[71][12]'
INFO: [Synth 8-3886] merging instance 'i_2/kernel_regs_reg[71][12]' (FDE) to 'i_2/kernel_regs_reg[71][13]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:46:10 ; elapsed = 00:46:55 . Memory (MB): peak = 4053.566 ; gain = 2698.109 ; free physical = 1740 ; free virtual = 5496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------+------------+---------------+----------------+
|Module Name        | RTL Object | Depth x Width | Implemented As | 
+-------------------+------------+---------------+----------------+
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom_fire7_expand3  | p_0_out    | 512x16        | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|rom2_fire7_expand3 | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 512x16        | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
|fire7_expand3      | p_0_out    | 64x16         | LUT            | 
+-------------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire7_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire7_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire7_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire7_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire7_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire7_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire7_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire7_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire7_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac           | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire7_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------+------------+----------+
|      |RTL Partition                  |Replication |Instances |
+------+-------------------------------+------------+----------+
|1     |rom_fire7_expand3__GB0         |           1|    116241|
|2     |rom_fire7_expand3__GB1         |           1|     29113|
|3     |rom_fire7_expand3__GB2         |           1|     37546|
|4     |wrapper_rom_fire7_expand3__GC0 |           1|      9812|
|5     |fire7_expand3__GCB0            |           1|      4356|
|6     |fire7_expand3__GCB1            |           1|      1557|
|7     |fire7_expand3__GCB2            |           1|      3388|
+------+-------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:46:20 ; elapsed = 00:47:06 . Memory (MB): peak = 4053.566 ; gain = 2698.109 ; free physical = 1615 ; free virtual = 5394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:50:41 ; elapsed = 00:51:30 . Memory (MB): peak = 4069.574 ; gain = 2714.117 ; free physical = 1722 ; free virtual = 5522
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |fire7_expand3_GT2    |           1|     15636|
|2     |fire7_expand3_GT3    |           1|     12468|
|3     |fire7_expand3_GT4    |           1|     10525|
|4     |fire7_expand3_GT6    |           1|      7611|
|5     |fire7_expand3_GT2__1 |           1|     11437|
|6     |fire7_expand3_GT3__1 |           1|      9511|
|7     |fire7_expand3_GT1    |           1|     11460|
|8     |fire7_expand3_GT2__2 |           1|      8612|
|9     |fire7_expand3_GT4__2 |           1|      6773|
|10    |fire7_expand3_GT0    |           1|      8640|
|11    |fire7_expand3_GT1__2 |           1|      6681|
|12    |fire7_expand3_GT0__3 |           1|     10979|
|13    |fire7_expand3_GT3__3 |           1|      7757|
|14    |fire7_expand3_GT0__5 |           1|      9665|
|15    |fire7_expand3_GT2__5 |           1|      7957|
|16    |fire7_expand3_GT0__6 |           1|      9691|
|17    |fire7_expand3_GT1__6 |           1|     38936|
|18    |fire7_expand3_GT2__6 |           1|      7674|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:51:14 ; elapsed = 00:52:04 . Memory (MB): peak = 4069.574 ; gain = 2714.117 ; free physical = 1833 ; free virtual = 5636
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:51:18 ; elapsed = 00:52:08 . Memory (MB): peak = 4069.574 ; gain = 2714.117 ; free physical = 1823 ; free virtual = 5633
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:51:18 ; elapsed = 00:52:08 . Memory (MB): peak = 4069.574 ; gain = 2714.117 ; free physical = 1823 ; free virtual = 5633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:51:27 ; elapsed = 00:52:17 . Memory (MB): peak = 4069.574 ; gain = 2714.117 ; free physical = 1817 ; free virtual = 5629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:51:28 ; elapsed = 00:52:17 . Memory (MB): peak = 4069.574 ; gain = 2714.117 ; free physical = 1817 ; free virtual = 5629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:51:34 ; elapsed = 00:52:23 . Memory (MB): peak = 4069.574 ; gain = 2714.117 ; free physical = 1815 ; free virtual = 5628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:51:34 ; elapsed = 00:52:24 . Memory (MB): peak = 4069.574 ; gain = 2714.117 ; free physical = 1815 ; free virtual = 5628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |  1506|
|2     |DSP48E1   |    34|
|3     |DSP48E1_1 |   158|
|4     |LUT1      |  2302|
|5     |LUT2      |     7|
|6     |LUT3      |  2254|
|7     |LUT4      |   203|
|8     |LUT5      |   647|
|9     |LUT6      | 22726|
|10    |MUXF7     |  8382|
|11    |MUXF8     |   521|
|12    |FDRE      |  3482|
|13    |FDSE      |   109|
+------+----------+------+

Report Instance Areas: 
+------+-----------------------+--------------------------+------+
|      |Instance               |Module                    |Cells |
+------+-----------------------+--------------------------+------+
|1     |top                    |                          | 42331|
|2     |  \genblk1[0].mac_i    |mac                       |    23|
|3     |  \genblk1[100].mac_i  |mac_0                     |    25|
|4     |  \genblk1[101].mac_i  |mac_1                     |    38|
|5     |  \genblk1[102].mac_i  |mac_2                     |    51|
|6     |  \genblk1[103].mac_i  |mac_3                     |    23|
|7     |  \genblk1[104].mac_i  |mac_4                     |    26|
|8     |  \genblk1[105].mac_i  |mac_5                     |    24|
|9     |  \genblk1[106].mac_i  |mac_6                     |    21|
|10    |  \genblk1[107].mac_i  |mac_7                     |    49|
|11    |  \genblk1[108].mac_i  |mac_8                     |    13|
|12    |  \genblk1[109].mac_i  |mac_9                     |    24|
|13    |  \genblk1[10].mac_i   |mac_10                    |    51|
|14    |  \genblk1[110].mac_i  |mac_11                    |    12|
|15    |  \genblk1[111].mac_i  |mac_12                    |    23|
|16    |  \genblk1[112].mac_i  |mac_13                    |    12|
|17    |  \genblk1[113].mac_i  |mac_14                    |     2|
|18    |  \genblk1[114].mac_i  |mac_15                    |    24|
|19    |  \genblk1[115].mac_i  |mac_16                    |    23|
|20    |  \genblk1[116].mac_i  |mac_17                    |    23|
|21    |  \genblk1[117].mac_i  |mac_18                    |    23|
|22    |  \genblk1[118].mac_i  |mac_19                    |    50|
|23    |  \genblk1[119].mac_i  |mac_20                    |    52|
|24    |  \genblk1[11].mac_i   |mac_21                    |    39|
|25    |  \genblk1[120].mac_i  |mac_22                    |    26|
|26    |  \genblk1[121].mac_i  |mac_23                    |    23|
|27    |  \genblk1[122].mac_i  |mac_24                    |    23|
|28    |  \genblk1[123].mac_i  |mac_25                    |    51|
|29    |  \genblk1[124].mac_i  |mac_26                    |    24|
|30    |  \genblk1[125].mac_i  |mac_27                    |    47|
|31    |  \genblk1[126].mac_i  |mac_28                    |    49|
|32    |  \genblk1[127].mac_i  |mac_29                    |    25|
|33    |  \genblk1[128].mac_i  |mac_30                    |    25|
|34    |  \genblk1[129].mac_i  |mac_31                    |    23|
|35    |  \genblk1[12].mac_i   |mac_32                    |    51|
|36    |  \genblk1[130].mac_i  |mac_33                    |    23|
|37    |  \genblk1[131].mac_i  |mac_34                    |    24|
|38    |  \genblk1[132].mac_i  |mac_35                    |    23|
|39    |  \genblk1[133].mac_i  |mac_36                    |    24|
|40    |  \genblk1[134].mac_i  |mac_37                    |    49|
|41    |  \genblk1[135].mac_i  |mac_38                    |    23|
|42    |  \genblk1[136].mac_i  |mac_39                    |    51|
|43    |  \genblk1[137].mac_i  |mac_40                    |    13|
|44    |  \genblk1[138].mac_i  |mac_41                    |    22|
|45    |  \genblk1[139].mac_i  |mac_42                    |    26|
|46    |  \genblk1[13].mac_i   |mac_43                    |    37|
|47    |  \genblk1[140].mac_i  |mac_44                    |    23|
|48    |  \genblk1[141].mac_i  |mac_45                    |    48|
|49    |  \genblk1[142].mac_i  |mac_46                    |    25|
|50    |  \genblk1[143].mac_i  |mac_47                    |    23|
|51    |  \genblk1[144].mac_i  |mac_48                    |    50|
|52    |  \genblk1[145].mac_i  |mac_49                    |    23|
|53    |  \genblk1[146].mac_i  |mac_50                    |    50|
|54    |  \genblk1[147].mac_i  |mac_51                    |    14|
|55    |  \genblk1[148].mac_i  |mac_52                    |    21|
|56    |  \genblk1[149].mac_i  |mac_53                    |    24|
|57    |  \genblk1[14].mac_i   |mac_54                    |    49|
|58    |  \genblk1[150].mac_i  |mac_55                    |    38|
|59    |  \genblk1[151].mac_i  |mac_56                    |    22|
|60    |  \genblk1[152].mac_i  |mac_57                    |    22|
|61    |  \genblk1[153].mac_i  |mac_58                    |    23|
|62    |  \genblk1[154].mac_i  |mac_59                    |    49|
|63    |  \genblk1[155].mac_i  |mac_60                    |    48|
|64    |  \genblk1[156].mac_i  |mac_61                    |    51|
|65    |  \genblk1[157].mac_i  |mac_62                    |    49|
|66    |  \genblk1[158].mac_i  |mac_63                    |    49|
|67    |  \genblk1[159].mac_i  |mac_64                    |    23|
|68    |  \genblk1[15].mac_i   |mac_65                    |    48|
|69    |  \genblk1[160].mac_i  |mac_66                    |    12|
|70    |  \genblk1[161].mac_i  |mac_67                    |    24|
|71    |  \genblk1[162].mac_i  |mac_68                    |    24|
|72    |  \genblk1[163].mac_i  |mac_69                    |    12|
|73    |  \genblk1[164].mac_i  |mac_70                    |    23|
|74    |  \genblk1[165].mac_i  |mac_71                    |    25|
|75    |  \genblk1[166].mac_i  |mac_72                    |    23|
|76    |  \genblk1[167].mac_i  |mac_73                    |    50|
|77    |  \genblk1[168].mac_i  |mac_74                    |    50|
|78    |  \genblk1[169].mac_i  |mac_75                    |    23|
|79    |  \genblk1[16].mac_i   |mac_76                    |    37|
|80    |  \genblk1[170].mac_i  |mac_77                    |    49|
|81    |  \genblk1[171].mac_i  |mac_78                    |    49|
|82    |  \genblk1[172].mac_i  |mac_79                    |    24|
|83    |  \genblk1[173].mac_i  |mac_80                    |    11|
|84    |  \genblk1[174].mac_i  |mac_81                    |    11|
|85    |  \genblk1[175].mac_i  |mac_82                    |    50|
|86    |  \genblk1[176].mac_i  |mac_83                    |    50|
|87    |  \genblk1[177].mac_i  |mac_84                    |    22|
|88    |  \genblk1[178].mac_i  |mac_85                    |    52|
|89    |  \genblk1[179].mac_i  |mac_86                    |    12|
|90    |  \genblk1[17].mac_i   |mac_87                    |    23|
|91    |  \genblk1[180].mac_i  |mac_88                    |    24|
|92    |  \genblk1[181].mac_i  |mac_89                    |    23|
|93    |  \genblk1[182].mac_i  |mac_90                    |    23|
|94    |  \genblk1[183].mac_i  |mac_91                    |    49|
|95    |  \genblk1[184].mac_i  |mac_92                    |    23|
|96    |  \genblk1[185].mac_i  |mac_93                    |    22|
|97    |  \genblk1[186].mac_i  |mac_94                    |    22|
|98    |  \genblk1[187].mac_i  |mac_95                    |    23|
|99    |  \genblk1[188].mac_i  |mac_96                    |    50|
|100   |  \genblk1[189].mac_i  |mac_97                    |    24|
|101   |  \genblk1[18].mac_i   |mac_98                    |    49|
|102   |  \genblk1[190].mac_i  |mac_99                    |    23|
|103   |  \genblk1[191].mac_i  |mac_100                   |    50|
|104   |  \genblk1[19].mac_i   |mac_101                   |    48|
|105   |  \genblk1[1].mac_i    |mac_102                   |    13|
|106   |  \genblk1[20].mac_i   |mac_103                   |    12|
|107   |  \genblk1[21].mac_i   |mac_104                   |    14|
|108   |  \genblk1[22].mac_i   |mac_105                   |    11|
|109   |  \genblk1[23].mac_i   |mac_106                   |    50|
|110   |  \genblk1[24].mac_i   |mac_107                   |    48|
|111   |  \genblk1[25].mac_i   |mac_108                   |    23|
|112   |  \genblk1[26].mac_i   |mac_109                   |    23|
|113   |  \genblk1[27].mac_i   |mac_110                   |    21|
|114   |  \genblk1[28].mac_i   |mac_111                   |    13|
|115   |  \genblk1[29].mac_i   |mac_112                   |    49|
|116   |  \genblk1[2].mac_i    |mac_113                   |    24|
|117   |  \genblk1[30].mac_i   |mac_114                   |    49|
|118   |  \genblk1[31].mac_i   |mac_115                   |    25|
|119   |  \genblk1[32].mac_i   |mac_116                   |    25|
|120   |  \genblk1[33].mac_i   |mac_117                   |    23|
|121   |  \genblk1[34].mac_i   |mac_118                   |    23|
|122   |  \genblk1[35].mac_i   |mac_119                   |    14|
|123   |  \genblk1[36].mac_i   |mac_120                   |    24|
|124   |  \genblk1[37].mac_i   |mac_121                   |    25|
|125   |  \genblk1[38].mac_i   |mac_122                   |    24|
|126   |  \genblk1[39].mac_i   |mac_123                   |    39|
|127   |  \genblk1[3].mac_i    |mac_124                   |    20|
|128   |  \genblk1[40].mac_i   |mac_125                   |    48|
|129   |  \genblk1[41].mac_i   |mac_126                   |    52|
|130   |  \genblk1[42].mac_i   |mac_127                   |    23|
|131   |  \genblk1[43].mac_i   |mac_128                   |    48|
|132   |  \genblk1[44].mac_i   |mac_129                   |    12|
|133   |  \genblk1[45].mac_i   |mac_130                   |    26|
|134   |  \genblk1[46].mac_i   |mac_131                   |    11|
|135   |  \genblk1[47].mac_i   |mac_132                   |    25|
|136   |  \genblk1[48].mac_i   |mac_133                   |    15|
|137   |  \genblk1[49].mac_i   |mac_134                   |    49|
|138   |  \genblk1[4].mac_i    |mac_135                   |    24|
|139   |  \genblk1[50].mac_i   |mac_136                   |    51|
|140   |  \genblk1[51].mac_i   |mac_137                   |    48|
|141   |  \genblk1[52].mac_i   |mac_138                   |    22|
|142   |  \genblk1[53].mac_i   |mac_139                   |    37|
|143   |  \genblk1[54].mac_i   |mac_140                   |    22|
|144   |  \genblk1[55].mac_i   |mac_141                   |    21|
|145   |  \genblk1[56].mac_i   |mac_142                   |    50|
|146   |  \genblk1[57].mac_i   |mac_143                   |    37|
|147   |  \genblk1[58].mac_i   |mac_144                   |    24|
|148   |  \genblk1[59].mac_i   |mac_145                   |    24|
|149   |  \genblk1[5].mac_i    |mac_146                   |    23|
|150   |  \genblk1[60].mac_i   |mac_147                   |    23|
|151   |  \genblk1[61].mac_i   |mac_148                   |    49|
|152   |  \genblk1[62].mac_i   |mac_149                   |    11|
|153   |  \genblk1[63].mac_i   |mac_150                   |    37|
|154   |  \genblk1[64].mac_i   |mac_151                   |    23|
|155   |  \genblk1[65].mac_i   |mac_152                   |    49|
|156   |  \genblk1[66].mac_i   |mac_153                   |    24|
|157   |  \genblk1[67].mac_i   |mac_154                   |    38|
|158   |  \genblk1[68].mac_i   |mac_155                   |    49|
|159   |  \genblk1[69].mac_i   |mac_156                   |    21|
|160   |  \genblk1[6].mac_i    |mac_157                   |    50|
|161   |  \genblk1[70].mac_i   |mac_158                   |    25|
|162   |  \genblk1[71].mac_i   |mac_159                   |    24|
|163   |  \genblk1[72].mac_i   |mac_160                   |    25|
|164   |  \genblk1[73].mac_i   |mac_161                   |    24|
|165   |  \genblk1[74].mac_i   |mac_162                   |    49|
|166   |  \genblk1[75].mac_i   |mac_163                   |    48|
|167   |  \genblk1[76].mac_i   |mac_164                   |    50|
|168   |  \genblk1[77].mac_i   |mac_165                   |    21|
|169   |  \genblk1[78].mac_i   |mac_166                   |    14|
|170   |  \genblk1[79].mac_i   |mac_167                   |    37|
|171   |  \genblk1[7].mac_i    |mac_168                   |    22|
|172   |  \genblk1[80].mac_i   |mac_169                   |    24|
|173   |  \genblk1[81].mac_i   |mac_170                   |    53|
|174   |  \genblk1[82].mac_i   |mac_171                   |    23|
|175   |  \genblk1[83].mac_i   |mac_172                   |    37|
|176   |  \genblk1[84].mac_i   |mac_173                   |   209|
|177   |  \genblk1[85].mac_i   |mac_174                   |    23|
|178   |  \genblk1[86].mac_i   |mac_175                   |    36|
|179   |  \genblk1[87].mac_i   |mac_176                   |    23|
|180   |  \genblk1[88].mac_i   |mac_177                   |    51|
|181   |  \genblk1[89].mac_i   |mac_178                   |    21|
|182   |  \genblk1[8].mac_i    |mac_179                   |    24|
|183   |  \genblk1[90].mac_i   |mac_180                   |    49|
|184   |  \genblk1[91].mac_i   |mac_181                   |    24|
|185   |  \genblk1[92].mac_i   |mac_182                   |    24|
|186   |  \genblk1[93].mac_i   |mac_183                   |    23|
|187   |  \genblk1[94].mac_i   |mac_184                   |    12|
|188   |  \genblk1[95].mac_i   |mac_185                   |    51|
|189   |  \genblk1[96].mac_i   |mac_186                   |    49|
|190   |  \genblk1[97].mac_i   |mac_187                   |    22|
|191   |  \genblk1[98].mac_i   |mac_188                   |    24|
|192   |  \genblk1[99].mac_i   |mac_189                   |    51|
|193   |  \genblk1[9].mac_i    |mac_190                   |    23|
|194   |  u_2                  |wrapper_rom_fire7_expand3 | 31812|
|195   |    u1                 |rom_fire7_expand3         | 31812|
+------+-----------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:51:34 ; elapsed = 00:52:24 . Memory (MB): peak = 4069.574 ; gain = 2714.117 ; free physical = 1815 ; free virtual = 5628
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:51:17 ; elapsed = 00:52:06 . Memory (MB): peak = 4069.574 ; gain = 2188.883 ; free physical = 1877 ; free virtual = 5690
Synthesis Optimization Complete : Time (s): cpu = 00:51:34 ; elapsed = 00:52:24 . Memory (MB): peak = 4069.582 ; gain = 2714.117 ; free physical = 1880 ; free virtual = 5693
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10601 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire7_expand3/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire7_expand3/temp.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4069.582 ; gain = 0.000 ; free physical = 1828 ; free virtual = 5642
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
330 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:51:45 ; elapsed = 00:52:34 . Memory (MB): peak = 4069.582 ; gain = 2722.113 ; free physical = 1964 ; free virtual = 5774
# report_utilization -file utiliziation.rpt
# report_utilization -hierarchical -file hierarchical_utilization.rpt
# report_timing -file post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 4151.609 ; gain = 82.027 ; free physical = 1437 ; free virtual = 5256
# write_checkpoint -force temp_syn.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4151.609 ; gain = 0.000 ; free physical = 1437 ; free virtual = 5257
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 4183.625 ; gain = 0.000 ; free physical = 1400 ; free virtual = 5243
INFO: [Common 17-1381] The checkpoint '/home/gsaied/Desktop/old_rtl/fire7_expand3/temp_syn.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 4183.625 ; gain = 32.016 ; free physical = 1422 ; free virtual = 5243
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
# puts "Found setup timing violations => running physical optimization"
# report_timing -file slack.rpt
# }
# opt_design -directive ExploreSequentialArea
Command: opt_design -directive ExploreSequentialArea
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreSequentialArea
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4183.629 ; gain = 0.000 ; free physical = 1417 ; free virtual = 5245

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 15caa08cc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4183.629 ; gain = 0.000 ; free physical = 1416 ; free virtual = 5245

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15caa08cc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4183.629 ; gain = 0.000 ; free physical = 1445 ; free virtual = 5274
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 17c1d0ecf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4183.629 ; gain = 0.000 ; free physical = 1446 ; free virtual = 5275
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: b96a0e57

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4183.629 ; gain = 0.000 ; free physical = 1445 ; free virtual = 5274
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: b96a0e57

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4183.629 ; gain = 0.000 ; free physical = 1445 ; free virtual = 5274
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 15ac8d877

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4183.629 ; gain = 0.000 ; free physical = 1445 ; free virtual = 5274
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 6 Constant propagation | Checksum: 15ac8d877

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4183.629 ; gain = 0.000 ; free physical = 1444 ; free virtual = 5273
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 7 Sweep
Phase 7 Sweep | Checksum: 15ac8d877

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 4183.629 ; gain = 0.000 ; free physical = 1443 ; free virtual = 5272
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 8 Resynthesis
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Opt 31-74] Optimized 1 modules.
INFO: [Opt 31-75] Optimized module 'fire7_expand3'.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 8 Resynthesis | Checksum: a3d05657

Time (s): cpu = 00:14:47 ; elapsed = 00:13:32 . Memory (MB): peak = 4201.977 ; gain = 18.348 ; free physical = 1411 ; free virtual = 5299
INFO: [Opt 31-389] Phase Resynthesis created 1169 cells and removed 1406 cells
INFO: [Opt 31-1021] In phase Resynthesis, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Post Processing Netlist
Phase 9 Post Processing Netlist | Checksum: a3d05657

Time (s): cpu = 00:14:48 ; elapsed = 00:13:32 . Memory (MB): peak = 4201.977 ; gain = 18.348 ; free physical = 1411 ; free virtual = 5299
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              2  |
|  Sweep                        |               0  |               0  |                                              2  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              2  |
|  Sweep                        |               0  |               0  |                                              2  |
|  Resynthesis                  |            1169  |            1406  |                                              2  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.17 . Memory (MB): peak = 4201.977 ; gain = 0.000 ; free physical = 1411 ; free virtual = 5299
Ending Logic Optimization Task | Checksum: dac3aec4

Time (s): cpu = 00:14:49 ; elapsed = 00:13:34 . Memory (MB): peak = 4201.977 ; gain = 18.348 ; free physical = 1411 ; free virtual = 5300

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: dac3aec4

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4201.977 ; gain = 0.000 ; free physical = 1411 ; free virtual = 5299

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: dac3aec4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4201.977 ; gain = 0.000 ; free physical = 1411 ; free virtual = 5299

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4201.977 ; gain = 0.000 ; free physical = 1411 ; free virtual = 5299
Ending Netlist Obfuscation Task | Checksum: dac3aec4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4201.977 ; gain = 0.000 ; free physical = 1411 ; free virtual = 5299
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:14:53 ; elapsed = 00:13:38 . Memory (MB): peak = 4201.977 ; gain = 18.352 ; free physical = 1411 ; free virtual = 5299
# report_utilization -file post_utiliziation.rpt
# report_utilization -hierarchical -file post_hierarchical_utilization.rpt
# report_timing -file post_opt_timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 4201.977 ; gain = 0.000 ; free physical = 1362 ; free virtual = 5251
vi utiliziation.rpt
WARNING: [Common 17-259] Unknown Tcl command 'vi utiliziation.rpt' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
vi post_utiliziation.rpt 
WARNING: [Common 17-259] Unknown Tcl command 'vi post_utiliziation.rpt' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
report_utilization -hierarchical
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Mar  4 07:52:47 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization -hierarchical
| Design       : fire7_expand3
| Device       : 7vx690tffg1157-3
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------+---------------------------+------------+------------+---------+------+------+--------+--------+--------------+
|       Instance       |           Module          | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+----------------------+---------------------------+------------+------------+---------+------+------+--------+--------+--------------+
| fire7_expand3        |                     (top) |      27904 |      27904 |       0 |    0 | 3376 |      0 |      0 |          192 |
|   (fire7_expand3)    |                     (top) |        755 |        755 |       0 |    0 | 3376 |      0 |      0 |            0 |
|   genblk1[0].mac_i   |                       mac |         14 |         14 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[100].mac_i |                     mac_0 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[101].mac_i |                     mac_1 |         29 |         29 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[102].mac_i |                     mac_2 |         42 |         42 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[103].mac_i |                     mac_3 |         14 |         14 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[104].mac_i |                     mac_4 |         17 |         17 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[105].mac_i |                     mac_5 |         15 |         15 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[106].mac_i |                     mac_6 |         12 |         12 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[107].mac_i |                     mac_7 |         40 |         40 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[108].mac_i |                     mac_8 |          4 |          4 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[109].mac_i |                     mac_9 |         15 |         15 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[10].mac_i  |                    mac_10 |         42 |         42 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[110].mac_i |                    mac_11 |          3 |          3 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[111].mac_i |                    mac_12 |         14 |         14 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[112].mac_i |                    mac_13 |          3 |          3 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[113].mac_i |                    mac_14 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[114].mac_i |                    mac_15 |         15 |         15 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[115].mac_i |                    mac_16 |         14 |         14 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[116].mac_i |                    mac_17 |         14 |         14 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[117].mac_i |                    mac_18 |         14 |         14 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[118].mac_i |                    mac_19 |         41 |         41 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[119].mac_i |                    mac_20 |         43 |         43 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[11].mac_i  |                    mac_21 |         30 |         30 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[120].mac_i |                    mac_22 |         17 |         17 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[121].mac_i |                    mac_23 |         14 |         14 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[122].mac_i |                    mac_24 |         14 |         14 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[123].mac_i |                    mac_25 |         42 |         42 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[124].mac_i |                    mac_26 |         15 |         15 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[125].mac_i |                    mac_27 |         38 |         38 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[126].mac_i |                    mac_28 |         40 |         40 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[127].mac_i |                    mac_29 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[128].mac_i |                    mac_30 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[129].mac_i |                    mac_31 |         14 |         14 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[12].mac_i  |                    mac_32 |         42 |         42 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[130].mac_i |                    mac_33 |         14 |         14 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[131].mac_i |                    mac_34 |         15 |         15 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[132].mac_i |                    mac_35 |         14 |         14 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[133].mac_i |                    mac_36 |         15 |         15 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[134].mac_i |                    mac_37 |         40 |         40 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[135].mac_i |                    mac_38 |         14 |         14 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[136].mac_i |                    mac_39 |         42 |         42 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[137].mac_i |                    mac_40 |          4 |          4 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[138].mac_i |                    mac_41 |         13 |         13 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[139].mac_i |                    mac_42 |         17 |         17 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[13].mac_i  |                    mac_43 |         28 |         28 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[140].mac_i |                    mac_44 |         14 |         14 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[141].mac_i |                    mac_45 |         39 |         39 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[142].mac_i |                    mac_46 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[143].mac_i |                    mac_47 |         14 |         14 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[144].mac_i |                    mac_48 |         41 |         41 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[145].mac_i |                    mac_49 |         14 |         14 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[146].mac_i |                    mac_50 |         41 |         41 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[147].mac_i |                    mac_51 |          5 |          5 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[148].mac_i |                    mac_52 |         12 |         12 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[149].mac_i |                    mac_53 |         15 |         15 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[14].mac_i  |                    mac_54 |         40 |         40 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[150].mac_i |                    mac_55 |         29 |         29 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[151].mac_i |                    mac_56 |         13 |         13 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[152].mac_i |                    mac_57 |         13 |         13 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[153].mac_i |                    mac_58 |         14 |         14 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[154].mac_i |                    mac_59 |         40 |         40 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[155].mac_i |                    mac_60 |         39 |         39 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[156].mac_i |                    mac_61 |         42 |         42 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[157].mac_i |                    mac_62 |         40 |         40 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[158].mac_i |                    mac_63 |         40 |         40 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[159].mac_i |                    mac_64 |         14 |         14 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[15].mac_i  |                    mac_65 |         39 |         39 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[160].mac_i |                    mac_66 |          3 |          3 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[161].mac_i |                    mac_67 |         15 |         15 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[162].mac_i |                    mac_68 |         15 |         15 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[163].mac_i |                    mac_69 |          3 |          3 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[164].mac_i |                    mac_70 |         14 |         14 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[165].mac_i |                    mac_71 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[166].mac_i |                    mac_72 |         14 |         14 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[167].mac_i |                    mac_73 |         41 |         41 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[168].mac_i |                    mac_74 |         41 |         41 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[169].mac_i |                    mac_75 |         14 |         14 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[16].mac_i  |                    mac_76 |         28 |         28 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[170].mac_i |                    mac_77 |         40 |         40 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[171].mac_i |                    mac_78 |         40 |         40 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[172].mac_i |                    mac_79 |         15 |         15 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[173].mac_i |                    mac_80 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[174].mac_i |                    mac_81 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[175].mac_i |                    mac_82 |         41 |         41 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[176].mac_i |                    mac_83 |         41 |         41 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[177].mac_i |                    mac_84 |         13 |         13 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[178].mac_i |                    mac_85 |         43 |         43 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[179].mac_i |                    mac_86 |          3 |          3 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[17].mac_i  |                    mac_87 |         14 |         14 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[180].mac_i |                    mac_88 |         15 |         15 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[181].mac_i |                    mac_89 |         14 |         14 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[182].mac_i |                    mac_90 |         14 |         14 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[183].mac_i |                    mac_91 |         40 |         40 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[184].mac_i |                    mac_92 |         14 |         14 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[185].mac_i |                    mac_93 |         13 |         13 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[186].mac_i |                    mac_94 |         13 |         13 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[187].mac_i |                    mac_95 |         14 |         14 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[188].mac_i |                    mac_96 |         41 |         41 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[189].mac_i |                    mac_97 |         15 |         15 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[18].mac_i  |                    mac_98 |         40 |         40 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[190].mac_i |                    mac_99 |         14 |         14 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[191].mac_i |                   mac_100 |         41 |         41 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[19].mac_i  |                   mac_101 |         40 |         40 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[1].mac_i   |                   mac_102 |         12 |         12 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[20].mac_i  |                   mac_103 |          3 |          3 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[21].mac_i  |                   mac_104 |         13 |         13 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[22].mac_i  |                   mac_105 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[23].mac_i  |                   mac_106 |         41 |         41 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[24].mac_i  |                   mac_107 |         39 |         39 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[25].mac_i  |                   mac_108 |         14 |         14 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[26].mac_i  |                   mac_109 |         14 |         14 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[27].mac_i  |                   mac_110 |         13 |         13 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[28].mac_i  |                   mac_111 |          4 |          4 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[29].mac_i  |                   mac_112 |         40 |         40 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[2].mac_i   |                   mac_113 |         15 |         15 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[30].mac_i  |                   mac_114 |         40 |         40 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[31].mac_i  |                   mac_115 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[32].mac_i  |                   mac_116 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[33].mac_i  |                   mac_117 |         14 |         14 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[34].mac_i  |                   mac_118 |         14 |         14 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[35].mac_i  |                   mac_119 |          5 |          5 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[36].mac_i  |                   mac_120 |         15 |         15 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[37].mac_i  |                   mac_121 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[38].mac_i  |                   mac_122 |         15 |         15 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[39].mac_i  |                   mac_123 |         30 |         30 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[3].mac_i   |                   mac_124 |         12 |         12 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[40].mac_i  |                   mac_125 |         39 |         39 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[41].mac_i  |                   mac_126 |         43 |         43 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[42].mac_i  |                   mac_127 |         14 |         14 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[43].mac_i  |                   mac_128 |         39 |         39 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[44].mac_i  |                   mac_129 |          3 |          3 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[45].mac_i  |                   mac_130 |         17 |         17 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[46].mac_i  |                   mac_131 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[47].mac_i  |                   mac_132 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[48].mac_i  |                   mac_133 |          6 |          6 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[49].mac_i  |                   mac_134 |         40 |         40 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[4].mac_i   |                   mac_135 |         15 |         15 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[50].mac_i  |                   mac_136 |         42 |         42 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[51].mac_i  |                   mac_137 |         40 |         40 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[52].mac_i  |                   mac_138 |         13 |         13 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[53].mac_i  |                   mac_139 |         28 |         28 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[54].mac_i  |                   mac_140 |         13 |         13 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[55].mac_i  |                   mac_141 |         12 |         12 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[56].mac_i  |                   mac_142 |         41 |         41 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[57].mac_i  |                   mac_143 |         28 |         28 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[58].mac_i  |                   mac_144 |         15 |         15 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[59].mac_i  |                   mac_145 |         15 |         15 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[5].mac_i   |                   mac_146 |         14 |         14 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[60].mac_i  |                   mac_147 |         14 |         14 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[61].mac_i  |                   mac_148 |         40 |         40 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[62].mac_i  |                   mac_149 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[63].mac_i  |                   mac_150 |         28 |         28 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[64].mac_i  |                   mac_151 |         14 |         14 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[65].mac_i  |                   mac_152 |         40 |         40 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[66].mac_i  |                   mac_153 |         15 |         15 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[67].mac_i  |                   mac_154 |         29 |         29 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[68].mac_i  |                   mac_155 |         40 |         40 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[69].mac_i  |                   mac_156 |         12 |         12 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[6].mac_i   |                   mac_157 |         41 |         41 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[70].mac_i  |                   mac_158 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[71].mac_i  |                   mac_159 |         15 |         15 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[72].mac_i  |                   mac_160 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[73].mac_i  |                   mac_161 |         15 |         15 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[74].mac_i  |                   mac_162 |         40 |         40 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[75].mac_i  |                   mac_163 |         39 |         39 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[76].mac_i  |                   mac_164 |         41 |         41 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[77].mac_i  |                   mac_165 |         12 |         12 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[78].mac_i  |                   mac_166 |          5 |          5 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[79].mac_i  |                   mac_167 |         28 |         28 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[7].mac_i   |                   mac_168 |         13 |         13 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[80].mac_i  |                   mac_169 |         15 |         15 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[81].mac_i  |                   mac_170 |         44 |         44 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[82].mac_i  |                   mac_171 |         14 |         14 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[83].mac_i  |                   mac_172 |         28 |         28 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[84].mac_i  |                   mac_173 |        133 |        133 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[85].mac_i  |                   mac_174 |         14 |         14 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[86].mac_i  |                   mac_175 |         27 |         27 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[87].mac_i  |                   mac_176 |         14 |         14 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[88].mac_i  |                   mac_177 |         42 |         42 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[89].mac_i  |                   mac_178 |         13 |         13 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[8].mac_i   |                   mac_179 |         15 |         15 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[90].mac_i  |                   mac_180 |         40 |         40 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[91].mac_i  |                   mac_181 |         15 |         15 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[92].mac_i  |                   mac_182 |         15 |         15 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[93].mac_i  |                   mac_183 |         14 |         14 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[94].mac_i  |                   mac_184 |          4 |          4 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[95].mac_i  |                   mac_185 |         42 |         42 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[96].mac_i  |                   mac_186 |         40 |         40 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[97].mac_i  |                   mac_187 |         13 |         13 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[98].mac_i  |                   mac_188 |         15 |         15 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[99].mac_i  |                   mac_189 |         42 |         42 |       0 |    0 |    0 |      0 |      0 |            1 |
|   genblk1[9].mac_i   |                   mac_190 |         14 |         14 |       0 |    0 |    0 |      0 |      0 |            1 |
|   u_2                | wrapper_rom_fire7_expand3 |      22827 |      22827 |       0 |    0 |    0 |      0 |      0 |            0 |
|     u1               |         rom_fire7_expand3 |      22827 |      22827 |       0 |    0 |    0 |      0 |      0 |            0 |
+----------------------+---------------------------+------------+------------+---------+------+------+--------+--------+--------------+


vi synth.tcl 
WARNING: [Common 17-259] Unknown Tcl command 'vi synth.tcl' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
opt_design -merge_equivalent_drivers 
Command: opt_design -merge_equivalent_drivers
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4201.977 ; gain = 0.000 ; free physical = 1386 ; free virtual = 5175

Starting Logic Optimization Task

Phase 1 Merging equivalent drivers
Phase 1 Merging equivalent drivers | Checksum: dac3aec4

Time (s): cpu = 00:00:41 ; elapsed = 00:00:39 . Memory (MB): peak = 4201.977 ; gain = 0.000 ; free physical = 1453 ; free virtual = 5243
INFO: [Opt 31-389] Phase Merging equivalent drivers created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Merging equivalent drivers, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Post Processing Netlist
Phase 2 Post Processing Netlist | Checksum: dac3aec4

Time (s): cpu = 00:00:41 ; elapsed = 00:00:40 . Memory (MB): peak = 4201.977 ; gain = 0.000 ; free physical = 1461 ; free virtual = 5246
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


------------------------------------------------------------------------------------------------------------------------
|  Phase                       |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
------------------------------------------------------------------------------------------------------------------------
|  Merging equivalent drivers  |               0  |               0  |                                              1  |
|  Post Processing Netlist     |               0  |               0  |                                              0  |
------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: dac3aec4

Time (s): cpu = 00:00:42 ; elapsed = 00:00:40 . Memory (MB): peak = 4201.977 ; gain = 0.000 ; free physical = 1461 ; free virtual = 5246

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4201.977 ; gain = 0.000 ; free physical = 1461 ; free virtual = 5246
Ending Netlist Obfuscation Task | Checksum: dac3aec4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4201.977 ; gain = 0.000 ; free physical = 1433 ; free virtual = 5246
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:43 . Memory (MB): peak = 4201.977 ; gain = 0.000 ; free physical = 1433 ; free virtual = 5246
0
report_utilization 
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Mar  4 07:57:53 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization
| Design       : fire7_expand3
| Device       : 7vx690tffg1157-3
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+-------+-------+-----------+-------+
|        Site Type        |  Used | Fixed | Available | Util% |
+-------------------------+-------+-------+-----------+-------+
| Slice LUTs*             | 27904 |     0 |    433200 |  6.44 |
|   LUT as Logic          | 27904 |     0 |    433200 |  6.44 |
|   LUT as Memory         |     0 |     0 |    174200 |  0.00 |
| Slice Registers         |  3376 |     0 |    866400 |  0.39 |
|   Register as Flip Flop |  3376 |     0 |    866400 |  0.39 |
|   Register as Latch     |     0 |     0 |    866400 |  0.00 |
| F7 Muxes                |  8382 |     0 |    216600 |  3.87 |
| F8 Muxes                |   521 |     0 |    108300 |  0.48 |
+-------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 109   |          Yes |         Set |            - |
| 3267  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |      1470 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |      1470 |  0.00 |
|   RAMB18       |    0 |     0 |      2940 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |  192 |     0 |      3600 |  5.33 |
|   DSP48E1 only |  192 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       600 |  0.00 |
| Bonded IPADs                |    0 |     0 |        62 |  0.00 |
| Bonded OPADs                |    0 |     0 |        40 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        20 |  0.00 |
| PHASER_REF                  |    0 |     0 |        20 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        80 |  0.00 |
| IN_FIFO                     |    0 |     0 |        80 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |        20 |  0.00 |
| IBUFDS                      |    0 |     0 |       576 |  0.00 |
| GTHE2_CHANNEL               |    0 |     0 |        20 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        80 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        80 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |        10 |  0.00 |
| ILOGIC                      |    0 |     0 |       600 |  0.00 |
| OLOGIC                      |    0 |     0 |       600 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        80 |  0.00 |
| MMCME2_ADV |    0 |     0 |        20 |  0.00 |
| PLLE2_ADV  |    0 |     0 |        20 |  0.00 |
| BUFMRCE    |    0 |     0 |        40 |  0.00 |
| BUFHCE     |    0 |     0 |       240 |  0.00 |
| BUFR       |    0 |     0 |        80 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_3_0    |    0 |     0 |         3 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| LUT6     | 22727 |                 LUT |
| MUXF7    |  8382 |               MuxFx |
| FDRE     |  3267 |        Flop & Latch |
| LUT1     |  2302 |                 LUT |
| LUT3     |  2253 |                 LUT |
| CARRY4   |  1506 |          CarryLogic |
| LUT5     |   625 |                 LUT |
| MUXF8    |   521 |               MuxFx |
| LUT2     |   199 |                 LUT |
| DSP48E1  |   192 |    Block Arithmetic |
| FDSE     |   109 |        Flop & Latch |
| LUT4     |    11 |                 LUT |
+----------+-------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


opt_design -control_set_merge 
Command: opt_design -control_set_merge
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4201.977 ; gain = 0.000 ; free physical = 1378 ; free virtual = 5346

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Control set merging
Phase 1 Control set merging | Checksum: dac3aec4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4201.977 ; gain = 0.000 ; free physical = 1379 ; free virtual = 5348
INFO: [Opt 31-389] Phase Control set merging created 0 cells and removed 0 cells

Phase 2 Post Processing Netlist
Phase 2 Post Processing Netlist | Checksum: dac3aec4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 4201.977 ; gain = 0.000 ; free physical = 1380 ; free virtual = 5349
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Control set merging      |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: dac3aec4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4201.977 ; gain = 0.000 ; free physical = 1380 ; free virtual = 5349

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4201.977 ; gain = 0.000 ; free physical = 1380 ; free virtual = 5349
Ending Netlist Obfuscation Task | Checksum: dac3aec4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4201.977 ; gain = 0.000 ; free physical = 1380 ; free virtual = 5349
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 4201.977 ; gain = 0.000 ; free physical = 1380 ; free virtual = 5349
0
place_design 
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4201.977 ; gain = 0.000 ; free physical = 1380 ; free virtual = 5341
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9490e115

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4201.977 ; gain = 0.000 ; free physical = 1374 ; free virtual = 5341
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4201.977 ; gain = 0.000 ; free physical = 1366 ; free virtual = 5337

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b05fa435

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4201.977 ; gain = 0.000 ; free physical = 1310 ; free virtual = 5277

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e17124c5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 4201.977 ; gain = 0.000 ; free physical = 1232 ; free virtual = 5203

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e17124c5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 4201.977 ; gain = 0.000 ; free physical = 1224 ; free virtual = 5203
Phase 1 Placer Initialization | Checksum: e17124c5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 4201.977 ; gain = 0.000 ; free physical = 1224 ; free virtual = 5203

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1693eccc2

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 4201.977 ; gain = 0.000 ; free physical = 1210 ; free virtual = 5171

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-76] Pass 1. Identified 10 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[3]. Replicated 79 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[4]. Replicated 79 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[2]. Replicated 77 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[1]. Replicated 79 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[0]. Replicated 79 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[5]. Replicated 79 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[6]. Replicated 62 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[7]. Replicated 63 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[8]. Replicated 43 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0__0[9]. Replicated 14 times.
INFO: [Physopt 32-232] Optimized 10 nets. Created 654 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 10 nets or cells. Created 654 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.27 . Memory (MB): peak = 4201.977 ; gain = 0.000 ; free physical = 152 ; free virtual = 3786
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4201.977 ; gain = 0.000 ; free physical = 152 ; free virtual = 3786

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |          654  |              0  |                    10  |           0  |           1  |  00:06:16  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |          654  |              0  |                    10  |           0  |           2  |  00:06:16  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 174e6ba43

Time (s): cpu = 00:08:21 ; elapsed = 00:07:38 . Memory (MB): peak = 4201.977 ; gain = 0.000 ; free physical = 148 ; free virtual = 3782
Phase 2 Global Placement | Checksum: 2258a7095

Time (s): cpu = 00:20:38 ; elapsed = 00:12:10 . Memory (MB): peak = 4201.977 ; gain = 0.000 ; free physical = 571 ; free virtual = 3642

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2258a7095

Time (s): cpu = 00:20:39 ; elapsed = 00:12:11 . Memory (MB): peak = 4201.977 ; gain = 0.000 ; free physical = 578 ; free virtual = 3643

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1410c2a6b

Time (s): cpu = 00:21:09 ; elapsed = 00:12:26 . Memory (MB): peak = 4201.977 ; gain = 0.000 ; free physical = 585 ; free virtual = 3649

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14edca744

Time (s): cpu = 00:21:10 ; elapsed = 00:12:27 . Memory (MB): peak = 4201.977 ; gain = 0.000 ; free physical = 576 ; free virtual = 3644

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 130601eaf

Time (s): cpu = 00:21:10 ; elapsed = 00:12:27 . Memory (MB): peak = 4201.977 ; gain = 0.000 ; free physical = 576 ; free virtual = 3644

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 12da8c682

Time (s): cpu = 00:21:29 ; elapsed = 00:12:44 . Memory (MB): peak = 4214.258 ; gain = 12.281 ; free physical = 543 ; free virtual = 3622

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 162725bfd

Time (s): cpu = 00:21:31 ; elapsed = 00:12:46 . Memory (MB): peak = 4214.258 ; gain = 12.281 ; free physical = 550 ; free virtual = 3624

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 142f5d390

Time (s): cpu = 00:21:31 ; elapsed = 00:12:46 . Memory (MB): peak = 4214.258 ; gain = 12.281 ; free physical = 550 ; free virtual = 3623
Phase 3 Detail Placement | Checksum: 142f5d390

Time (s): cpu = 00:21:32 ; elapsed = 00:12:47 . Memory (MB): peak = 4214.258 ; gain = 12.281 ; free physical = 550 ; free virtual = 3623

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 169d9ef0b

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net fire7_expand3_net_57, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 0 success, 0 bufg driver replicated, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 169d9ef0b

Time (s): cpu = 00:21:56 ; elapsed = 00:13:00 . Memory (MB): peak = 4215.262 ; gain = 13.285 ; free physical = 521 ; free virtual = 3600
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.535. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1afb4b017

Time (s): cpu = 00:21:59 ; elapsed = 00:13:02 . Memory (MB): peak = 4215.262 ; gain = 13.285 ; free physical = 557 ; free virtual = 3631
Phase 4.1 Post Commit Optimization | Checksum: 1afb4b017

Time (s): cpu = 00:21:59 ; elapsed = 00:13:03 . Memory (MB): peak = 4215.262 ; gain = 13.285 ; free physical = 552 ; free virtual = 3625

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1afb4b017

Time (s): cpu = 00:22:00 ; elapsed = 00:13:04 . Memory (MB): peak = 4215.262 ; gain = 13.285 ; free physical = 564 ; free virtual = 3638

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1afb4b017

Time (s): cpu = 00:22:01 ; elapsed = 00:13:04 . Memory (MB): peak = 4215.262 ; gain = 13.285 ; free physical = 579 ; free virtual = 3652

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4215.262 ; gain = 0.000 ; free physical = 579 ; free virtual = 3652
Phase 4.4 Final Placement Cleanup | Checksum: 204218100

Time (s): cpu = 00:22:01 ; elapsed = 00:13:04 . Memory (MB): peak = 4215.262 ; gain = 13.285 ; free physical = 578 ; free virtual = 3652
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 204218100

Time (s): cpu = 00:22:01 ; elapsed = 00:13:05 . Memory (MB): peak = 4215.262 ; gain = 13.285 ; free physical = 579 ; free virtual = 3652
Ending Placer Task | Checksum: 12a5bb7f4

Time (s): cpu = 00:22:02 ; elapsed = 00:13:05 . Memory (MB): peak = 4215.262 ; gain = 13.285 ; free physical = 669 ; free virtual = 3743
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:22:08 ; elapsed = 00:13:08 . Memory (MB): peak = 4215.262 ; gain = 13.285 ; free physical = 669 ; free virtual = 3743
report_utilization 
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Mar  4 08:16:12 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization
| Design       : fire7_expand3
| Device       : 7vx690tffg1157-3
| Design State : Fully Placed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+-------+-------+-----------+-------+
|        Site Type        |  Used | Fixed | Available | Util% |
+-------------------------+-------+-------+-----------+-------+
| Slice LUTs              | 27899 |     0 |    433200 |  6.44 |
|   LUT as Logic          | 27899 |     0 |    433200 |  6.44 |
|   LUT as Memory         |     0 |     0 |    174200 |  0.00 |
| Slice Registers         |  4030 |     0 |    866400 |  0.47 |
|   Register as Flip Flop |  4030 |     0 |    866400 |  0.47 |
|   Register as Latch     |     0 |     0 |    866400 |  0.00 |
| F7 Muxes                |  8382 |     0 |    216600 |  3.87 |
| F8 Muxes                |   521 |     0 |    108300 |  0.48 |
+-------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 109   |          Yes |         Set |            - |
| 3921  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| Slice                                      |  9233 |     0 |    108300 |  8.53 |
|   SLICEL                                   |  5441 |     0 |           |       |
|   SLICEM                                   |  3792 |     0 |           |       |
| LUT as Logic                               | 27899 |     0 |    433200 |  6.44 |
|   using O5 output only                     |     0 |       |           |       |
|   using O6 output only                     | 27681 |       |           |       |
|   using O5 and O6                          |   218 |       |           |       |
| LUT as Memory                              |     0 |     0 |    174200 |  0.00 |
|   LUT as Distributed RAM                   |     0 |     0 |           |       |
|   LUT as Shift Register                    |     0 |     0 |           |       |
| Slice Registers                            |  4030 |     0 |    866400 |  0.47 |
|   Register driven from within the Slice    |  3316 |       |           |       |
|   Register driven from outside the Slice   |   714 |       |           |       |
|     LUT in front of the register is unused |   204 |       |           |       |
|     LUT in front of the register is used   |   510 |       |           |       |
| Unique Control Sets                        |   225 |       |    108300 |  0.21 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |      1470 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |      1470 |  0.00 |
|   RAMB18       |    0 |     0 |      2940 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |  192 |     0 |      3600 |  5.33 |
|   DSP48E1 only |  192 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       600 |  0.00 |
| Bonded IPADs                |    0 |     0 |        62 |  0.00 |
| Bonded OPADs                |    0 |     0 |        40 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        20 |  0.00 |
| PHASER_REF                  |    0 |     0 |        20 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        80 |  0.00 |
| IN_FIFO                     |    0 |     0 |        80 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |        20 |  0.00 |
| IBUFDS                      |    0 |     0 |       576 |  0.00 |
| GTHE2_CHANNEL               |    0 |     0 |        20 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        80 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        80 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |        10 |  0.00 |
| ILOGIC                      |    0 |     0 |       600 |  0.00 |
| OLOGIC                      |    0 |     0 |       600 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        80 |  0.00 |
| MMCME2_ADV |    0 |     0 |        20 |  0.00 |
| PLLE2_ADV  |    0 |     0 |        20 |  0.00 |
| BUFMRCE    |    0 |     0 |        40 |  0.00 |
| BUFHCE     |    0 |     0 |       240 |  0.00 |
| BUFR       |    0 |     0 |        80 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_3_0    |    0 |     0 |         3 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| LUT6     | 22727 |                 LUT |
| MUXF7    |  8382 |               MuxFx |
| FDRE     |  3921 |        Flop & Latch |
| LUT1     |  2302 |                 LUT |
| LUT3     |  2253 |                 LUT |
| CARRY4   |  1506 |          CarryLogic |
| LUT5     |   625 |                 LUT |
| MUXF8    |   521 |               MuxFx |
| LUT2     |   199 |                 LUT |
| DSP48E1  |   192 |    Block Arithmetic |
| FDSE     |   109 |        Flop & Latch |
| LUT4     |    11 |                 LUT |
+----------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


report_utilization 
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Mar  4 08:22:02 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization
| Design       : fire7_expand3
| Device       : 7vx690tffg1157-3
| Design State : Fully Placed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+-------+-------+-----------+-------+
|        Site Type        |  Used | Fixed | Available | Util% |
+-------------------------+-------+-------+-----------+-------+
| Slice LUTs              | 27899 |     0 |    433200 |  6.44 |
|   LUT as Logic          | 27899 |     0 |    433200 |  6.44 |
|   LUT as Memory         |     0 |     0 |    174200 |  0.00 |
| Slice Registers         |  4030 |     0 |    866400 |  0.47 |
|   Register as Flip Flop |  4030 |     0 |    866400 |  0.47 |
|   Register as Latch     |     0 |     0 |    866400 |  0.00 |
| F7 Muxes                |  8382 |     0 |    216600 |  3.87 |
| F8 Muxes                |   521 |     0 |    108300 |  0.48 |
+-------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 109   |          Yes |         Set |            - |
| 3921  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| Slice                                      |  9233 |     0 |    108300 |  8.53 |
|   SLICEL                                   |  5441 |     0 |           |       |
|   SLICEM                                   |  3792 |     0 |           |       |
| LUT as Logic                               | 27899 |     0 |    433200 |  6.44 |
|   using O5 output only                     |     0 |       |           |       |
|   using O6 output only                     | 27681 |       |           |       |
|   using O5 and O6                          |   218 |       |           |       |
| LUT as Memory                              |     0 |     0 |    174200 |  0.00 |
|   LUT as Distributed RAM                   |     0 |     0 |           |       |
|   LUT as Shift Register                    |     0 |     0 |           |       |
| Slice Registers                            |  4030 |     0 |    866400 |  0.47 |
|   Register driven from within the Slice    |  3316 |       |           |       |
|   Register driven from outside the Slice   |   714 |       |           |       |
|     LUT in front of the register is unused |   204 |       |           |       |
|     LUT in front of the register is used   |   510 |       |           |       |
| Unique Control Sets                        |   225 |       |    108300 |  0.21 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |      1470 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |      1470 |  0.00 |
|   RAMB18       |    0 |     0 |      2940 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |  192 |     0 |      3600 |  5.33 |
|   DSP48E1 only |  192 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       600 |  0.00 |
| Bonded IPADs                |    0 |     0 |        62 |  0.00 |
| Bonded OPADs                |    0 |     0 |        40 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        20 |  0.00 |
| PHASER_REF                  |    0 |     0 |        20 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        80 |  0.00 |
| IN_FIFO                     |    0 |     0 |        80 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |        20 |  0.00 |
| IBUFDS                      |    0 |     0 |       576 |  0.00 |
| GTHE2_CHANNEL               |    0 |     0 |        20 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        80 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        80 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |        10 |  0.00 |
| ILOGIC                      |    0 |     0 |       600 |  0.00 |
| OLOGIC                      |    0 |     0 |       600 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        80 |  0.00 |
| MMCME2_ADV |    0 |     0 |        20 |  0.00 |
| PLLE2_ADV  |    0 |     0 |        20 |  0.00 |
| BUFMRCE    |    0 |     0 |        40 |  0.00 |
| BUFHCE     |    0 |     0 |       240 |  0.00 |
| BUFR       |    0 |     0 |        80 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_3_0    |    0 |     0 |         3 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| LUT6     | 22727 |                 LUT |
| MUXF7    |  8382 |               MuxFx |
| FDRE     |  3921 |        Flop & Latch |
| LUT1     |  2302 |                 LUT |
| LUT3     |  2253 |                 LUT |
| CARRY4   |  1506 |          CarryLogic |
| LUT5     |   625 |                 LUT |
| MUXF8    |   521 |               MuxFx |
| LUT2     |   199 |                 LUT |
| DSP48E1  |   192 |    Block Arithmetic |
| FDSE     |   109 |        Flop & Latch |
| LUT4     |    11 |                 LUT |
+----------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


write_checkpoint post_place.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4215.262 ; gain = 0.000 ; free physical = 703 ; free virtual = 3517
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4215.262 ; gain = 0.000 ; free physical = 677 ; free virtual = 3510
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 4215.262 ; gain = 0.000 ; free physical = 547 ; free virtual = 3486
INFO: [Common 17-1381] The checkpoint '/home/gsaied/Desktop/old_rtl/fire7_expand3/post_place.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 4215.262 ; gain = 0.000 ; free physical = 578 ; free virtual = 3460
/home/gsaied/Desktop/old_rtl/fire7_expand3/post_place.dcp
open_checkpoint temp_syn.dcp 
Command: open_checkpoint temp_syn.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4215.262 ; gain = 0.000 ; free physical = 540 ; free virtual = 3416
INFO: [Netlist 29-17] Analyzing 10601 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4215.262 ; gain = 0.000 ; free physical = 299 ; free virtual = 3187
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 4215.262 ; gain = 0.000 ; free physical = 298 ; free virtual = 3187
checkpoint_temp_syn
report_uut
invalid command name "report_uut"
report_utilization 
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Mar  4 08:25:02 2020
| Host         : GCS running 64-bit unknown
| Command      : report_utilization
| Design       : fire7_expand3
| Device       : 7vx690tffg1157-3
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+-------+-------+-----------+-------+
|        Site Type        |  Used | Fixed | Available | Util% |
+-------------------------+-------+-------+-----------+-------+
| Slice LUTs*             | 27913 |     0 |    433200 |  6.44 |
|   LUT as Logic          | 27913 |     0 |    433200 |  6.44 |
|   LUT as Memory         |     0 |     0 |    174200 |  0.00 |
| Slice Registers         |  3591 |     0 |    866400 |  0.41 |
|   Register as Flip Flop |  3591 |     0 |    866400 |  0.41 |
|   Register as Latch     |     0 |     0 |    866400 |  0.00 |
| F7 Muxes                |  8382 |     0 |    216600 |  3.87 |
| F8 Muxes                |   521 |     0 |    108300 |  0.48 |
+-------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 109   |          Yes |         Set |            - |
| 3482  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |      1470 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |      1470 |  0.00 |
|   RAMB18       |    0 |     0 |      2940 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |  192 |     0 |      3600 |  5.33 |
|   DSP48E1 only |  192 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       600 |  0.00 |
| Bonded IPADs                |    0 |     0 |        62 |  0.00 |
| Bonded OPADs                |    0 |     0 |        40 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        20 |  0.00 |
| PHASER_REF                  |    0 |     0 |        20 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        80 |  0.00 |
| IN_FIFO                     |    0 |     0 |        80 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |        20 |  0.00 |
| IBUFDS                      |    0 |     0 |       576 |  0.00 |
| GTHE2_CHANNEL               |    0 |     0 |        20 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        80 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        80 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |        10 |  0.00 |
| ILOGIC                      |    0 |     0 |       600 |  0.00 |
| OLOGIC                      |    0 |     0 |       600 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        80 |  0.00 |
| MMCME2_ADV |    0 |     0 |        20 |  0.00 |
| PLLE2_ADV  |    0 |     0 |        20 |  0.00 |
| BUFMRCE    |    0 |     0 |        40 |  0.00 |
| BUFHCE     |    0 |     0 |       240 |  0.00 |
| BUFR       |    0 |     0 |        80 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_3_0    |    0 |     0 |         3 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| LUT6     | 22726 |                 LUT |
| MUXF7    |  8382 |               MuxFx |
| FDRE     |  3482 |        Flop & Latch |
| LUT1     |  2302 |                 LUT |
| LUT3     |  2254 |                 LUT |
| CARRY4   |  1506 |          CarryLogic |
| LUT5     |   647 |                 LUT |
| MUXF8    |   521 |               MuxFx |
| LUT4     |   203 |                 LUT |
| DSP48E1  |   192 |    Block Arithmetic |
| FDSE     |   109 |        Flop & Latch |
| LUT2     |     7 |                 LUT |
+----------+-------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


vi post_utiliziation.rpt 
WARNING: [Common 17-259] Unknown Tcl command 'vi post_utiliziation.rpt' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
couldn't fork child process: not enough memory
report_utilization 
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Mar  4 08:25:56 2020
| Host         : GCS running 64-bit unknown
| Command      : report_utilization
| Design       : fire7_expand3
| Device       : 7vx690tffg1157-3
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+-------+-------+-----------+-------+
|        Site Type        |  Used | Fixed | Available | Util% |
+-------------------------+-------+-------+-----------+-------+
| Slice LUTs*             | 27913 |     0 |    433200 |  6.44 |
|   LUT as Logic          | 27913 |     0 |    433200 |  6.44 |
|   LUT as Memory         |     0 |     0 |    174200 |  0.00 |
| Slice Registers         |  3591 |     0 |    866400 |  0.41 |
|   Register as Flip Flop |  3591 |     0 |    866400 |  0.41 |
|   Register as Latch     |     0 |     0 |    866400 |  0.00 |
| F7 Muxes                |  8382 |     0 |    216600 |  3.87 |
| F8 Muxes                |   521 |     0 |    108300 |  0.48 |
+-------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 109   |          Yes |         Set |            - |
| 3482  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |      1470 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |      1470 |  0.00 |
|   RAMB18       |    0 |     0 |      2940 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |  192 |     0 |      3600 |  5.33 |
|   DSP48E1 only |  192 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       600 |  0.00 |
| Bonded IPADs                |    0 |     0 |        62 |  0.00 |
| Bonded OPADs                |    0 |     0 |        40 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        20 |  0.00 |
| PHASER_REF                  |    0 |     0 |        20 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        80 |  0.00 |
| IN_FIFO                     |    0 |     0 |        80 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |        20 |  0.00 |
| IBUFDS                      |    0 |     0 |       576 |  0.00 |
| GTHE2_CHANNEL               |    0 |     0 |        20 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        80 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        80 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |        10 |  0.00 |
| ILOGIC                      |    0 |     0 |       600 |  0.00 |
| OLOGIC                      |    0 |     0 |       600 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        80 |  0.00 |
| MMCME2_ADV |    0 |     0 |        20 |  0.00 |
| PLLE2_ADV  |    0 |     0 |        20 |  0.00 |
| BUFMRCE    |    0 |     0 |        40 |  0.00 |
| BUFHCE     |    0 |     0 |       240 |  0.00 |
| BUFR       |    0 |     0 |        80 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_3_0    |    0 |     0 |         3 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| LUT6     | 22726 |                 LUT |
| MUXF7    |  8382 |               MuxFx |
| FDRE     |  3482 |        Flop & Latch |
| LUT1     |  2302 |                 LUT |
| LUT3     |  2254 |                 LUT |
| CARRY4   |  1506 |          CarryLogic |
| LUT5     |   647 |                 LUT |
| MUXF8    |   521 |               MuxFx |
| LUT4     |   203 |                 LUT |
| DSP48E1  |   192 |    Block Arithmetic |
| FDSE     |   109 |        Flop & Latch |
| LUT2     |     7 |                 LUT |
+----------+-------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


opt_design -directive ExploreArea
Command: opt_design -directive ExploreArea
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreArea
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4247.277 ; gain = 32.012 ; free physical = 326 ; free virtual = 3236

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 15caa08cc

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4247.277 ; gain = 0.000 ; free physical = 317 ; free virtual = 3235

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15caa08cc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4247.277 ; gain = 0.000 ; free physical = 398 ; free virtual = 3329
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 17c1d0ecf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4247.277 ; gain = 0.000 ; free physical = 399 ; free virtual = 3331
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: b96a0e57

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4247.277 ; gain = 0.000 ; free physical = 414 ; free virtual = 3342
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: b96a0e57

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4247.277 ; gain = 0.000 ; free physical = 411 ; free virtual = 3343
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 15ac8d877

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 4247.277 ; gain = 0.000 ; free physical = 490 ; free virtual = 3442
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 6 Constant propagation | Checksum: 15ac8d877

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 4247.277 ; gain = 0.000 ; free physical = 479 ; free virtual = 3443
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 7 Sweep
Phase 7 Sweep | Checksum: 15ac8d877

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 4247.277 ; gain = 0.000 ; free physical = 474 ; free virtual = 3438
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 8 Resynthesis
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
ERROR: [Common 17-179] Fork failed: Cannot allocate memory
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
