<head>
  <style>
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
should_fail: 0
tags: utd-sv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/utd-sv
top_module: 
files: <a href="../../../../third_party/tests/utd-sv/sctag_oqdp.v.html" target="file-frame">third_party/tests/utd-sv/sctag_oqdp.v</a>
time_elapsed: 0.155s
</pre>
<pre>

module sctag_oqdp (
	so,
	oq_array_data_in,
	sctag_cpx_data_ca,
	oqdp_tid_c8,
	arbdp_inst_l1way_c7,
	arbdp_inst_size_c7,
	arbdp_inst_tid_c7,
	arbdp_inst_nc_c7,
	arbdp_inst_cpuid_c7,
	oqctl_rqtyp_rtn_c7,
	dirdp_way_info_c7,
	strst_ack_c7,
	arbdp_oqdp_int_ret_c7,
	rst_tri_en,
	fwd_req_ret_c7,
	oqctl_int_ack_c7,
	arbdp_oqdp_l1_index_c7,
	oqctl_imiss_hit_c8,
	retdp_data_c8,
	retdp_err_c8,
	dirdp_inval_pckt_c7,
	retdp_diag_data_c7,
	tagdp_diag_data_c7,
	vuad_dp_diag_data_c7,
	oq_array_data_out,
	oqctl_pf_ack_c7,
	oqctl_rmo_st_c7,
	atm_inst_ack_c7,
	str_ld_hit_c7,
	oqctl_diag_acc_c8,
	oqctl_cerr_ack_c7,
	oqctl_uerr_ack_c7,
	mux1_sel_data_c7,
	sel_array_out_l,
	mux_csr_sel_c7,
	sel_inval_c7,
	out_mux1_sel_c7,
	out_mux2_sel_c7,
	arbdp_line_addr_c7,
	dc_inval_vld_c7,
	ic_inval_vld_c7,
	csr_rd_data_c8,
	oqctl_l2_miss_c7,
	rclk,
	si,
	se
);
	input [1:0] arbdp_inst_l1way_c7;
	input [2:1] arbdp_inst_size_c7;
	input [1:0] arbdp_inst_tid_c7;
	input arbdp_inst_nc_c7;
	input [2:0] arbdp_inst_cpuid_c7;
	input [3:0] oqctl_rqtyp_rtn_c7;
	input [2:0] dirdp_way_info_c7;
	input strst_ack_c7;
	input [17:0] arbdp_oqdp_int_ret_c7;
	input rst_tri_en;
	input fwd_req_ret_c7;
	input oqctl_int_ack_c7;
	input [11:6] arbdp_oqdp_l1_index_c7;
	input oqctl_imiss_hit_c8;
	input [127:0] retdp_data_c8;
	input [2:0] retdp_err_c8;
	input [111:0] dirdp_inval_pckt_c7;
	input [38:0] retdp_diag_data_c7;
	input [27:0] tagdp_diag_data_c7;
	input [33:0] vuad_dp_diag_data_c7;
	input [144:0] oq_array_data_out;
	input oqctl_pf_ack_c7;
	input oqctl_rmo_st_c7;
	input atm_inst_ack_c7;
	input str_ld_hit_c7;
	input oqctl_diag_acc_c8;
	input oqctl_cerr_ack_c7;
	input oqctl_uerr_ack_c7;
	input [3:0] mux1_sel_data_c7;
	input sel_array_out_l;
	input mux_csr_sel_c7;
	input sel_inval_c7;
	input [2:0] out_mux1_sel_c7;
	input [2:0] out_mux2_sel_c7;
	input [5:4] arbdp_line_addr_c7;
	input dc_inval_vld_c7;
	input ic_inval_vld_c7;
	input [63:0] csr_rd_data_c8;
	input oqctl_l2_miss_c7;
	input rclk;
	output so;
	input si;
	input se;
	output [144:0] oq_array_data_in;
	output [144:0] sctag_cpx_data_ca;
	output [4:0] oqdp_tid_c8;
	wire [133:0] ext_inval_data_c8;
	wire [133:0] ext_retdp_data_c8;
	wire [144:0] staged_data_out_c9;
	wire [144:0] staged_cpx_packet_c9;
	wire [1:0] inst_tid_c8;
	wire inst_nc_c8;
	wire [1:0] tid_c7;
	wire nc_bit_c7;
	wire [1:0] tid_c8;
	wire nc_bit_c8;
	wire [3:0] oqctl_rqtyp_rtn_c8;
	wire [2:0] inval_buf_c7;
	wire [2:0] inval_buf_c8;
	wire [144:0] eff_oqarray_dout;
	wire [144:0] eff_oqarray_dout_d1;
	wire [38:0] tmp_inval_data_c7;
	wire int_or_diag_sel_c7;
	wire [127:0] ext_inval_data_c7;
	wire [2:0] mod_sz_field_st_c7;
	wire [1:0] l1_way_c8;
	wire sel_c8;
	wire [2:0] inst_cpuid_c8;
	wire [2:0] cpuid_c7;
	wire [2:0] cpuid_c8;
	wire [5:0] inst_inval_index_c8;
	wire [5:0] inval_index_c7;
	wire [63:0] dir_or_csr_data;
	wire [2:0] async_error_c7;
	wire [2:0] mod_sz_field_ld_c7;
	wire [2:0] ret_buf_c8;
	wire [2:0] inval_way_c7;
	wire [2:0] ret_way_c7;
	wire [2:0] inval_way_c8;
	wire [2:0] ret_way_c8;
	wire [1:0] inst_l1way_c7;
	wire [144:0] tmp_cpx_data_ca;
	wire [2:0] error_field_c7;
	wire [2:0] error_field_c8;
	wire [2:0] rtn_err_field_c8;
	wire [144:0] oqdp_cpx_data_c8;
	wire [3:0] hi_inval_c7;
	wire [3:0] hi_inval_c8;
	wire [3:0] cpx_hi_inval_c7;
	wire rmo_st_c8;
	wire cpx_rmo_c7;
	wire csr_or_diag_sel_c7_111to64;
	wire csr_or_diag_sel_c7_127to112;
	wire [2:0] mux1_sel_c8;
	wire [2:0] out_mux1_sel_c8;
	wire [2:0] mux2_sel_c8;
	wire [2:0] out_mux2_sel_c8;
	assign sel_c8 = (oqctl_imiss_hit_c8 | oqctl_diag_acc_c8);
	dff_s #(2) ff_arbdp_tid_c8(
		.q(inst_tid_c8[1:0]),
		.din(arbdp_inst_tid_c7[1:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	mux2ds #(2) mux_tid_c7(
		.dout(tid_c7[1:0]),
		.in0(arbdp_inst_tid_c7[1:0]),
		.sel0(~sel_c8),
		.in1(inst_tid_c8[1:0]),
		.sel1(sel_c8)
	);
	dff_s #(2) ff_tid_c8(
		.q(tid_c8[1:0]),
		.din(tid_c7[1:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(1) ff_arbdp_nc_c8(
		.q(inst_nc_c8),
		.din(arbdp_inst_nc_c7),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	mux2ds #(1) mux_nc_c7(
		.dout(nc_bit_c7),
		.in0(arbdp_inst_nc_c7),
		.sel0(~sel_c8),
		.in1(inst_nc_c8),
		.sel1(sel_c8)
	);
	dff_s #(1) ff_nc_c8(
		.q(nc_bit_c8),
		.din(nc_bit_c7),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(4) ff_rqtyp_rtn_c8(
		.q(oqctl_rqtyp_rtn_c8[3:0]),
		.din(oqctl_rqtyp_rtn_c7[3:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(2) ff_l1_way_c8(
		.q(l1_way_c8[1:0]),
		.din(arbdp_inst_l1way_c7[1:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	mux2ds #(2) mux_l1_way_c7(
		.dout(inst_l1way_c7[1:0]),
		.in0(arbdp_inst_l1way_c7[1:0]),
		.sel0(~sel_c8),
		.in1(l1_way_c8[1:0]),
		.sel1(sel_c8)
	);
	assign mod_sz_field_st_c7[2] = inst_l1way_c7[0];
	assign mod_sz_field_st_c7[1] = atm_inst_ack_c7;
	assign mod_sz_field_st_c7[0] = 1&#39;b0;
	mux2ds #(3) mux_buf_c7(
		.dout(inval_buf_c7[2:0]),
		.in0(mod_sz_field_st_c7[2:0]),
		.sel0(~strst_ack_c7),
		.in1({inst_l1way_c7[1:0], 1&#39;b0}),
		.sel1(strst_ack_c7)
	);
	dff_s #(3) ff_inval_buf_c8(
		.q(inval_buf_c8[2:0]),
		.din(inval_buf_c7[2:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	assign mod_sz_field_ld_c7[2] = (arbdp_inst_size_c7[2] &amp; str_ld_hit_c7);
	assign mod_sz_field_ld_c7[1] = ((arbdp_inst_size_c7[1] &amp; str_ld_hit_c7) | atm_inst_ack_c7);
	assign mod_sz_field_ld_c7[0] = oqctl_pf_ack_c7;
	dff_s #(3) ff_ret_buf_c8(
		.q(ret_buf_c8[2:0]),
		.din(mod_sz_field_ld_c7[2:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(3) ff_inst_cpuid_c8(
		.q(inst_cpuid_c8[2:0]),
		.din(arbdp_inst_cpuid_c7[2:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	mux2ds #(3) mux_cpuid_c7(
		.dout(cpuid_c7[2:0]),
		.in0(arbdp_inst_cpuid_c7[2:0]),
		.sel0(~sel_c8),
		.in1(inst_cpuid_c8[2:0]),
		.sel1(sel_c8)
	);
	mux2ds #(3) int_diag_sel120to118(
		.dout(ext_inval_data_c7[120:118]),
		.in0(cpuid_c7[2:0]),
		.sel0(~csr_or_diag_sel_c7_127to112),
		.in1(ext_inval_data_c7[56:54]),
		.sel1(csr_or_diag_sel_c7_127to112)
	);
	dff_s #(3) ff_inval_data120to118_c8(
		.q(ext_inval_data_c8[120:118]),
		.din(ext_inval_data_c7[120:118]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	assign cpuid_c8[2:0] = ext_inval_data_c8[120:118];
	assign oqdp_tid_c8 = {cpuid_c8[2:0], tid_c8[1:0]};
	mux2ds #(3) mux_inval_way_c7(
		.dout(inval_way_c7[2:0]),
		.in0({2&#39;b0, inst_l1way_c7[1]}),
		.sel0(~fwd_req_ret_c7),
		.in1(cpuid_c7[2:0]),
		.sel1(fwd_req_ret_c7)
	);
	dff_s #(3) ff_inval_way_c8(
		.q(inval_way_c8[2:0]),
		.din(inval_way_c7[2:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	mux2ds #(3) mux_ret_way_c7(
		.dout(ret_way_c7[2:0]),
		.in0(dirdp_way_info_c7[2:0]),
		.sel0(~fwd_req_ret_c7),
		.in1(cpuid_c7[2:0]),
		.sel1(fwd_req_ret_c7)
	);
	dff_s #(3) ff_ret_way_c8(
		.q(ret_way_c8[2:0]),
		.din(ret_way_c7[2:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(6) ff_inst_inval_index_c8(
		.q(inst_inval_index_c8[5:0]),
		.din(arbdp_oqdp_l1_index_c7[11:6]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	mux2ds #(6) mux_inval_idx_c7(
		.dout(inval_index_c7[5:0]),
		.in0(arbdp_oqdp_l1_index_c7[11:6]),
		.sel0(~sel_c8),
		.in1(inst_inval_index_c8[5:0]),
		.sel1(sel_c8)
	);
	mux2ds #(6) int_diag_sel117to112(
		.dout(ext_inval_data_c7[117:112]),
		.in0(inval_index_c7[5:0]),
		.sel0(~csr_or_diag_sel_c7_127to112),
		.in1(ext_inval_data_c7[53:48]),
		.sel1(csr_or_diag_sel_c7_127to112)
	);
	dff_s #(6) ff_inval_data117to112_c8(
		.q(ext_inval_data_c8[117:112]),
		.din(ext_inval_data_c7[117:112]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	assign hi_inval_c7 = {ic_inval_vld_c7, dc_inval_vld_c7, arbdp_line_addr_c7};
	dff_s #(4) ff_hi_inval_c8(
		.q(hi_inval_c8[3:0]),
		.din(hi_inval_c7[3:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	mux2ds #(4) mux_cpx_hi_inval_c7(
		.dout(cpx_hi_inval_c7[3:0]),
		.in0(hi_inval_c7[3:0]),
		.sel0(~sel_c8),
		.in1(hi_inval_c8[3:0]),
		.sel1(sel_c8)
	);
	mux2ds #(4) int_diag_sel124to121(
		.dout(ext_inval_data_c7[124:121]),
		.in0(cpx_hi_inval_c7[3:0]),
		.sel0(~csr_or_diag_sel_c7_127to112),
		.in1(ext_inval_data_c7[60:57]),
		.sel1(csr_or_diag_sel_c7_127to112)
	);
	dff_s #(4) ff_inval_data124to121_c8(
		.q(ext_inval_data_c8[124:121]),
		.din(ext_inval_data_c7[124:121]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(1) ff_rmo_c8(
		.q(rmo_st_c8),
		.din(oqctl_rmo_st_c7),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	mux2ds #(1) mux_cpx_rmo_c7(
		.dout(cpx_rmo_c7),
		.in0(oqctl_rmo_st_c7),
		.sel0(~sel_c8),
		.in1(rmo_st_c8),
		.sel1(sel_c8)
	);
	mux2ds #(1) int_diag_sel125(
		.dout(ext_inval_data_c7[125]),
		.in0(cpx_rmo_c7),
		.sel0(~csr_or_diag_sel_c7_127to112),
		.in1(ext_inval_data_c7[61]),
		.sel1(csr_or_diag_sel_c7_127to112)
	);
	dff_s #(1) ff_inval_data125_c8(
		.q(ext_inval_data_c8[125]),
		.din(ext_inval_data_c7[125]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	assign async_error_c7 = {oqctl_l2_miss_c7, oqctl_uerr_ack_c7, oqctl_cerr_ack_c7};
	assign error_field_c7[2] = async_error_c7[2];
	assign error_field_c7[1] = (async_error_c7[1] | (retdp_err_c8[1] &amp; oqctl_imiss_hit_c8));
	assign error_field_c7[0] = async_error_c7[0];
	dff_s #(3) ff_error_field_c8(
		.q(error_field_c8[2:0]),
		.din(error_field_c7[2:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	assign rtn_err_field_c8 = (error_field_c8 | retdp_err_c8);
	assign int_or_diag_sel_c7 = (((mux1_sel_data_c7[0] | mux1_sel_data_c7[1]) | mux1_sel_data_c7[2]) | oqctl_int_ack_c7);
	mux4ds #(39) mux_tmp_inv_data_c7(
		.dout(tmp_inval_data_c7[38:0]),
		.in0(retdp_diag_data_c7[38:0]),
		.sel0(mux1_sel_data_c7[0]),
		.in1({11&#39;b0, tagdp_diag_data_c7[27:0]}),
		.sel1(mux1_sel_data_c7[1]),
		.in2({5&#39;b0, vuad_dp_diag_data_c7[33:0]}),
		.sel2(mux1_sel_data_c7[2]),
		.in3({21&#39;b0, arbdp_oqdp_int_ret_c7[17:0]}),
		.sel3(mux1_sel_data_c7[3])
	);
	mux2ds #(64) mux_csr_sel(
		.dout(dir_or_csr_data[63:0]),
		.in0(dirdp_inval_pckt_c7[63:0]),
		.sel0(~mux_csr_sel_c7),
		.in1(csr_rd_data_c8[63:0]),
		.sel1(mux_csr_sel_c7)
	);
	mux2ds #(64) int_diag_sel63to0(
		.dout(ext_inval_data_c7[63:0]),
		.in0(dir_or_csr_data[63:0]),
		.sel0(~int_or_diag_sel_c7),
		.in1({25&#39;b0, tmp_inval_data_c7[38:0]}),
		.sel1(int_or_diag_sel_c7)
	);
	dff_s #(64) ff_inval_data63to0_c8(
		.q(ext_inval_data_c8[63:0]),
		.din(ext_inval_data_c7[63:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	assign csr_or_diag_sel_c7_111to64 = (int_or_diag_sel_c7 | mux_csr_sel_c7);
	assign csr_or_diag_sel_c7_127to112 = (~int_or_diag_sel_c7 &amp; mux_csr_sel_c7);
	mux2ds #(48) int_diag_sel111to64(
		.dout(ext_inval_data_c7[111:64]),
		.in0(dirdp_inval_pckt_c7[111:64]),
		.sel0(~csr_or_diag_sel_c7_111to64),
		.in1(ext_inval_data_c7[47:0]),
		.sel1(csr_or_diag_sel_c7_111to64)
	);
	dff_s #(48) ff_inval_data111to64_c8(
		.q(ext_inval_data_c8[111:64]),
		.din(ext_inval_data_c7[111:64]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	assign ext_retdp_data_c8[133:131] = ret_way_c8;
	assign ext_retdp_data_c8[130:128] = ret_buf_c8;
	assign ext_retdp_data_c8[127:0] = retdp_data_c8;
	assign ext_inval_data_c8[133:131] = inval_way_c8;
	assign ext_inval_data_c8[130:128] = inval_buf_c8;
	mux2ds #(2) int_diag_sel127to126(
		.dout(ext_inval_data_c7[127:126]),
		.in0(2&#39;b0),
		.sel0(~csr_or_diag_sel_c7_127to112),
		.in1(ext_inval_data_c7[63:62]),
		.sel1(csr_or_diag_sel_c7_127to112)
	);
	dff_s #(2) ff_inval_data127to126_c8(
		.q(ext_inval_data_c8[127:126]),
		.din(ext_inval_data_c7[127:126]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(1) ff_sel_inval_c8(
		.q(sel_inval_c8),
		.din(sel_inval_c7),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	assign oq_array_data_in[144] = 1&#39;b1;
	assign oq_array_data_in[143:140] = oqctl_rqtyp_rtn_c8;
	assign oq_array_data_in[139:137] = rtn_err_field_c8;
	assign oq_array_data_in[136] = nc_bit_c8;
	assign oq_array_data_in[135:134] = tid_c8;
	mux2ds #(134) mux_oq_in_data_c8(
		.dout(oq_array_data_in[133:0]),
		.in0(ext_inval_data_c8[133:0]),
		.sel0(sel_inval_c8),
		.in1(ext_retdp_data_c8[133:0]),
		.sel1(~sel_inval_c8)
	);
	dff_s #(145) ff_data_rtn_d1(
		.q(staged_data_out_c9[144:0]),
		.din(oq_array_data_in[144:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	mux2ds #(145) mux_oqarray_dout(
		.dout(eff_oqarray_dout[144:0]),
		.in0(oq_array_data_out[144:0]),
		.sel0(~sel_array_out_l),
		.in1(staged_data_out_c9[144:0]),
		.sel1(sel_array_out_l)
	);
	dff_s #(145) ff_eff_oqarray_dout_d1(
		.q(eff_oqarray_dout_d1[144:0]),
		.din(eff_oqarray_dout[144:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(145) ff_staged_cpx_packet_c9(
		.q(staged_cpx_packet_c9[144:0]),
		.din(oqdp_cpx_data_c8[144:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(3) ff_out_mux1_sel_c8(
		.q(out_mux1_sel_c8[2:0]),
		.din(out_mux1_sel_c7[2:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	assign mux1_sel_c8[0] = (out_mux1_sel_c8[0] &amp; ~rst_tri_en);
	assign mux1_sel_c8[1] = (out_mux1_sel_c8[1] &amp; ~rst_tri_en);
	assign mux1_sel_c8[2] = (out_mux1_sel_c8[2] | rst_tri_en);
	mux3ds #(145) ff_tmp_cpx_data_ca(
		.dout(tmp_cpx_data_ca[144:0]),
		.in0(staged_data_out_c9[144:0]),
		.sel0(mux1_sel_c8[2]),
		.in1(eff_oqarray_dout_d1[144:0]),
		.sel1(mux1_sel_c8[1]),
		.in2(staged_cpx_packet_c9[144:0]),
		.sel2(mux1_sel_c8[0])
	);
	dff_s #(3) ff_out_mux2_sel_c8(
		.q(out_mux2_sel_c8[2:0]),
		.din(out_mux2_sel_c7[2:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	assign mux2_sel_c8[0] = (out_mux2_sel_c8[0] &amp; ~rst_tri_en);
	assign mux2_sel_c8[1] = (out_mux2_sel_c8[1] &amp; ~rst_tri_en);
	assign mux2_sel_c8[2] = (out_mux2_sel_c8[2] | rst_tri_en);
	mux3ds #(145) ff_cpx_data_ca(
		.dout(oqdp_cpx_data_c8[144:0]),
		.in0(tmp_cpx_data_ca[144:0]),
		.sel0(mux2_sel_c8[0]),
		.in1({oq_array_data_in[144:134], ext_inval_data_c8[133:0]}),
		.sel1(mux2_sel_c8[1]),
		.in2({oq_array_data_in[144:134], ext_retdp_data_c8[133:0]}),
		.sel2(mux2_sel_c8[2])
	);
	assign sctag_cpx_data_ca = oqdp_cpx_data_c8;
endmodule

</pre>
</body>