<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altera_merlin_axi_translator_1920/sim/sys_altera_merlin_axi_translator_1920_hvn5ezy.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_axi_translator_1920" />
 <file
   path="altera_merlin_slave_translator_191/sim/sys_altera_merlin_slave_translator_191_x56fcki.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_slave_translator_191" />
 <file
   path="altera_merlin_axi_master_ni_1931/sim/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_axi_master_ni_1931" />
 <file
   path="altera_merlin_axi_master_ni_1931/sim/sys_altera_merlin_axi_master_ni_1931_fofi6ka.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_axi_master_ni_1931" />
 <file
   path="altera_merlin_slave_agent_191/sim/sys_altera_merlin_slave_agent_191_ncfkfri.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_slave_agent_191" />
 <file
   path="altera_merlin_slave_agent_191/sim/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_slave_agent_191" />
 <file
   path="altera_avalon_sc_fifo_1930/sim/sys_altera_avalon_sc_fifo_1930_pqv24kq.v"
   type="VERILOG"
   library="altera_avalon_sc_fifo_1930" />
 <file
   path="altera_merlin_router_1920/sim/sys_altera_merlin_router_1920_x3w7b7a.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1920" />
 <file
   path="altera_merlin_router_1920/sim/sys_altera_merlin_router_1920_2436o5i.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1920" />
 <file
   path="altera_merlin_router_1920/sim/sys_altera_merlin_router_1920_tvl2ohi.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1920" />
 <file
   path="altera_merlin_router_1920/sim/sys_altera_merlin_router_1920_3qrggba.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1920" />
 <file
   path="altera_merlin_traffic_limiter_191/sim/sys_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_zonrf6q.v"
   type="VERILOG"
   library="altera_merlin_traffic_limiter_191"
   hasInlineConfiguration="true" />
 <file
   path="altera_merlin_traffic_limiter_191/sim/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_traffic_limiter_191" />
 <file
   path="altera_merlin_traffic_limiter_191/sim/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="altera_merlin_traffic_limiter_191" />
 <file
   path="altera_merlin_traffic_limiter_191/sim/sys_altera_merlin_traffic_limiter_191_kcba44q.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_traffic_limiter_191" />
 <file
   path="altera_avalon_st_pipeline_stage_1920/sim/sys_altera_avalon_st_pipeline_stage_1920_zterisq.sv"
   type="SYSTEM_VERILOG"
   library="altera_avalon_st_pipeline_stage_1920" />
 <file
   path="altera_avalon_st_pipeline_stage_1920/sim/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="altera_avalon_st_pipeline_stage_1920" />
 <file
   path="altera_merlin_burst_adapter_1921/sim/sys_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1921_ilhn4ca.v"
   type="VERILOG"
   library="altera_merlin_burst_adapter_1921"
   hasInlineConfiguration="true" />
 <file
   path="altera_merlin_burst_adapter_1921/sim/sys_altera_merlin_burst_adapter_1921_zxdp55y.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1921" />
 <file
   path="altera_merlin_burst_adapter_1921/sim/altera_merlin_burst_adapter_uncmpr.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1921" />
 <file
   path="altera_merlin_burst_adapter_1921/sim/altera_merlin_burst_adapter_13_1.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1921" />
 <file
   path="altera_merlin_burst_adapter_1921/sim/altera_merlin_burst_adapter_new.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1921" />
 <file
   path="altera_merlin_burst_adapter_1921/sim/altera_incr_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1921" />
 <file
   path="altera_merlin_burst_adapter_1921/sim/altera_wrap_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1921" />
 <file
   path="altera_merlin_burst_adapter_1921/sim/altera_default_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1921" />
 <file
   path="altera_merlin_burst_adapter_1921/sim/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1921" />
 <file
   path="altera_merlin_demultiplexer_1921/sim/sys_altera_merlin_demultiplexer_1921_zi4ncjq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_demultiplexer_1921" />
 <file
   path="altera_merlin_demultiplexer_1921/sim/sys_altera_merlin_demultiplexer_1921_uhj3cxy.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_demultiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1921/sim/sys_altera_merlin_multiplexer_1921_jngkzvq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1921/sim/sys_altera_merlin_multiplexer_1921_wu2ge4i.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1921" />
 <file
   path="altera_merlin_demultiplexer_1921/sim/sys_altera_merlin_demultiplexer_1921_t67wuei.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_demultiplexer_1921" />
 <file
   path="altera_merlin_demultiplexer_1921/sim/sys_altera_merlin_demultiplexer_1921_4uzatya.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_demultiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1921/sim/sys_altera_merlin_multiplexer_1921_ue6isla.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1921/sim/sys_altera_merlin_multiplexer_1921_kzbeajq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1921" />
 <file
   path="altera_mm_interconnect_1920/sim/sys_altera_mm_interconnect_1920_5k4ctly.v"
   type="VERILOG"
   library="altera_mm_interconnect_1920"
   hasInlineConfiguration="true" />
 <file
   path="altera_irq_mapper_1920/sim/sys_altera_irq_mapper_1920_jj7diii.sv"
   type="SYSTEM_VERILOG"
   library="altera_irq_mapper_1920" />
 <file
   path="altera_reset_controller_1921/sim/altera_reset_controller.v"
   type="VERILOG"
   library="altera_reset_controller_1921" />
 <file
   path="altera_reset_controller_1921/sim/altera_reset_synchronizer.v"
   type="VERILOG"
   library="altera_reset_controller_1921" />
 <file
   path="altera_reset_controller_1921/sim/altera_reset_controller.sdc"
   type="SDC_ENTITY"
   library="altera_reset_controller_1921" />
 <file
   path="sim/sys.v"
   type="VERILOG"
   library="sys"
   hasInlineConfiguration="true" />
 <topLevel name="sys.sys" />
 <deviceFamily name="arria10" />
 <device name="10AX115S3F45E2SGE3" />
 <modelMap
   controllerPath="sys.data_instruction_ram"
   modelPath="sys.data_instruction_ram" />
 <modelMap controllerPath="sys.ram_32bit" modelPath="sys.ram_32bit" />
</simPackage>
