// Seed: 3292345609
module module_0 #(
    parameter id_5 = 32'd35
) (
    output supply1 id_0,
    output tri1 id_1,
    input supply1 id_2,
    input supply1 id_3
);
  assign id_1 = 1;
  assign id_0 = 1'b0;
  wire _id_5 = ~(id_5 * -1);
  parameter id_6 = 1;
  wire id_7 = -1;
  assign id_5 = id_2;
  assign id_0 = id_5;
  logic ['b0 : id_5] id_8 = 1;
  assign id_1 = 1 ^ id_3;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    output wor id_2,
    input tri1 id_3,
    input wor id_4,
    input supply1 id_5,
    input wor id_6,
    input tri1 id_7,
    input tri1 id_8,
    output wor id_9,
    input tri1 id_10,
    output tri0 id_11,
    output wor id_12,
    input uwire id_13,
    input supply0 id_14,
    output uwire id_15,
    output wor id_16,
    input uwire id_17
);
  assign id_15 = {id_0, -1};
  module_0 modCall_1 (
      id_15,
      id_16,
      id_17,
      id_4
  );
endmodule
