[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  16146       tick       2050011        916514        866900       2050011 
      2  16146       tick       4286053       2087929       2067822       4286053 
      3  16146       tick       4199980       2045441       2026291       4199980 
      4  16146       tick       4294400       2091386       2070452       4294400 
      5  16146       tick       4241031       2065108       2045614       4241031 
      6  16146       tick       4246038       2067498       2051401       4246038 
      7  16146       tick       4246115       2068511       2045638       4246115 
      8  16146       tick       4253571       2070329       2050846       4253571 
      9  16146       tick       4252777       2070808       2039658       4252777 
     10  16146       tick       4260685       2073842       2027889       4260685 
     11  16146       tick       4256055       2073796       2031724       4256055 
     12  16146       tick       4247115       2068154       2051304       4247115 
     13  16146       tick       4253401       2070055       2048634       4253401 
     14  16146       tick       4251928       2069882       2052408       4251928 
     15  16146       tick       4249391       2069942       2054168       4249391 
     16  16146       tick       4245187       2068073       2052609       4245187 
     17  16146       tick       4248824       2068522       2049905       4248824 
     18  16146       tick       4184455       2038042       1950551       4184455 
     19  16146       tick       4252806       2071124       2045017       4252806 
     20  16146       tick       4249821       2070156       2047081       4249821 
     21  16146       tick       4246805       2068094       2051603       4246805 
     22  16146       exit       3378610       1645772       1630165       3378610 
