Timing Analyzer report for i2c_eeprom
Mon Aug 30 11:09:20 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'clk'
 23. Slow 1200mV 0C Model Hold: 'clk'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'clk'
 31. Fast 1200mV 0C Model Hold: 'clk'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; i2c_eeprom                                              ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE6F17C8                                             ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.09        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.9%      ;
;     Processor 3            ;   2.1%      ;
;     Processor 4            ;   2.1%      ;
+----------------------------+-------------+


+----------------------------------------------------+
; SDC File List                                      ;
+----------------+--------+--------------------------+
; SDC File Path  ; Status ; Read at                  ;
+----------------+--------+--------------------------+
; i2c_eeprom.sdc ; OK     ; Mon Aug 30 11:09:19 2021 ;
+----------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 138.35 MHz ; 138.35 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; 12.772 ; 0.000              ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.414 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; clk   ; 9.600 ; 0.000                             ;
+-------+-------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                          ; To Node                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.772 ; i2c_interface:u_i2c_interface|cnt_scl[7]                                                                                                                                           ; i2c_interface:u_i2c_interface|rd_dout[7]                                                                                             ; clk          ; clk         ; 20.000       ; -0.068     ; 7.161      ;
; 12.839 ; i2c_interface:u_i2c_interface|cnt_scl[7]                                                                                                                                           ; i2c_interface:u_i2c_interface|rd_dout[1]                                                                                             ; clk          ; clk         ; 20.000       ; -0.072     ; 7.090      ;
; 12.893 ; i2c_interface:u_i2c_interface|cnt_scl[1]                                                                                                                                           ; i2c_interface:u_i2c_interface|rd_dout[7]                                                                                             ; clk          ; clk         ; 20.000       ; -0.068     ; 7.040      ;
; 12.945 ; i2c_interface:u_i2c_interface|cnt_scl[2]                                                                                                                                           ; i2c_interface:u_i2c_interface|rd_dout[7]                                                                                             ; clk          ; clk         ; 20.000       ; -0.068     ; 6.988      ;
; 12.949 ; i2c_interface:u_i2c_interface|cnt_scl[5]                                                                                                                                           ; i2c_interface:u_i2c_interface|rd_dout[7]                                                                                             ; clk          ; clk         ; 20.000       ; -0.068     ; 6.984      ;
; 12.960 ; i2c_interface:u_i2c_interface|cnt_scl[1]                                                                                                                                           ; i2c_interface:u_i2c_interface|rd_dout[1]                                                                                             ; clk          ; clk         ; 20.000       ; -0.072     ; 6.969      ;
; 13.012 ; i2c_interface:u_i2c_interface|cnt_scl[2]                                                                                                                                           ; i2c_interface:u_i2c_interface|rd_dout[1]                                                                                             ; clk          ; clk         ; 20.000       ; -0.072     ; 6.917      ;
; 13.016 ; i2c_interface:u_i2c_interface|cnt_scl[5]                                                                                                                                           ; i2c_interface:u_i2c_interface|rd_dout[1]                                                                                             ; clk          ; clk         ; 20.000       ; -0.072     ; 6.913      ;
; 13.030 ; i2c_interface:u_i2c_interface|cnt_scl[3]                                                                                                                                           ; i2c_interface:u_i2c_interface|state_c.READ                                                                                           ; clk          ; clk         ; 20.000       ; -0.067     ; 6.904      ;
; 13.031 ; i2c_interface:u_i2c_interface|cnt_scl[2]                                                                                                                                           ; i2c_interface:u_i2c_interface|state_c.READ                                                                                           ; clk          ; clk         ; 20.000       ; -0.067     ; 6.903      ;
; 13.078 ; i2c_interface:u_i2c_interface|cnt_scl[7]                                                                                                                                           ; i2c_interface:u_i2c_interface|state_c.READ                                                                                           ; clk          ; clk         ; 20.000       ; -0.067     ; 6.856      ;
; 13.088 ; i2c_interface:u_i2c_interface|cnt_scl[7]                                                                                                                                           ; i2c_interface:u_i2c_interface|rd_dout[6]                                                                                             ; clk          ; clk         ; 20.000       ; -0.079     ; 6.834      ;
; 13.158 ; i2c_interface:u_i2c_interface|cnt_scl[7]                                                                                                                                           ; i2c_interface:u_i2c_interface|rd_dout[5]                                                                                             ; clk          ; clk         ; 20.000       ; -0.071     ; 6.772      ;
; 13.158 ; i2c_interface:u_i2c_interface|cnt_scl[6]                                                                                                                                           ; i2c_interface:u_i2c_interface|rd_dout[7]                                                                                             ; clk          ; clk         ; 20.000       ; -0.068     ; 6.775      ;
; 13.159 ; i2c_interface:u_i2c_interface|cnt_scl[7]                                                                                                                                           ; i2c_interface:u_i2c_interface|rd_dout[4]                                                                                             ; clk          ; clk         ; 20.000       ; -0.071     ; 6.771      ;
; 13.188 ; i2c_interface:u_i2c_interface|cnt_scl[7]                                                                                                                                           ; i2c_interface:u_i2c_interface|rd_dout[3]                                                                                             ; clk          ; clk         ; 20.000       ; -0.068     ; 6.745      ;
; 13.209 ; i2c_interface:u_i2c_interface|cnt_scl[1]                                                                                                                                           ; i2c_interface:u_i2c_interface|rd_dout[6]                                                                                             ; clk          ; clk         ; 20.000       ; -0.079     ; 6.713      ;
; 13.225 ; i2c_interface:u_i2c_interface|cnt_scl[6]                                                                                                                                           ; i2c_interface:u_i2c_interface|rd_dout[1]                                                                                             ; clk          ; clk         ; 20.000       ; -0.072     ; 6.704      ;
; 13.257 ; i2c_interface:u_i2c_interface|state_c.IDLE                                                                                                                                         ; i2c_interface:u_i2c_interface|state_c.READ                                                                                           ; clk          ; clk         ; 20.000       ; -0.082     ; 6.662      ;
; 13.261 ; i2c_interface:u_i2c_interface|cnt_scl[2]                                                                                                                                           ; i2c_interface:u_i2c_interface|rd_dout[6]                                                                                             ; clk          ; clk         ; 20.000       ; -0.079     ; 6.661      ;
; 13.265 ; i2c_interface:u_i2c_interface|cnt_scl[5]                                                                                                                                           ; i2c_interface:u_i2c_interface|rd_dout[6]                                                                                             ; clk          ; clk         ; 20.000       ; -0.079     ; 6.657      ;
; 13.279 ; i2c_interface:u_i2c_interface|cnt_scl[1]                                                                                                                                           ; i2c_interface:u_i2c_interface|rd_dout[5]                                                                                             ; clk          ; clk         ; 20.000       ; -0.071     ; 6.651      ;
; 13.280 ; i2c_interface:u_i2c_interface|cnt_scl[1]                                                                                                                                           ; i2c_interface:u_i2c_interface|rd_dout[4]                                                                                             ; clk          ; clk         ; 20.000       ; -0.071     ; 6.650      ;
; 13.309 ; i2c_interface:u_i2c_interface|cnt_scl[1]                                                                                                                                           ; i2c_interface:u_i2c_interface|rd_dout[3]                                                                                             ; clk          ; clk         ; 20.000       ; -0.068     ; 6.624      ;
; 13.331 ; i2c_interface:u_i2c_interface|cnt_scl[2]                                                                                                                                           ; i2c_interface:u_i2c_interface|rd_dout[5]                                                                                             ; clk          ; clk         ; 20.000       ; -0.071     ; 6.599      ;
; 13.332 ; i2c_interface:u_i2c_interface|cnt_scl[2]                                                                                                                                           ; i2c_interface:u_i2c_interface|rd_dout[4]                                                                                             ; clk          ; clk         ; 20.000       ; -0.071     ; 6.598      ;
; 13.335 ; i2c_interface:u_i2c_interface|cnt_scl[5]                                                                                                                                           ; i2c_interface:u_i2c_interface|rd_dout[5]                                                                                             ; clk          ; clk         ; 20.000       ; -0.071     ; 6.595      ;
; 13.336 ; i2c_interface:u_i2c_interface|cnt_scl[5]                                                                                                                                           ; i2c_interface:u_i2c_interface|rd_dout[4]                                                                                             ; clk          ; clk         ; 20.000       ; -0.071     ; 6.594      ;
; 13.346 ; cmd_analy:u_cmd_analy|din_r0[6]                                                                                                                                                    ; cmd_analy:u_cmd_analy|state_c.FRAME_END                                                                                              ; clk          ; clk         ; 20.000       ; -0.060     ; 6.595      ;
; 13.361 ; i2c_interface:u_i2c_interface|cnt_scl[2]                                                                                                                                           ; i2c_interface:u_i2c_interface|rd_dout[3]                                                                                             ; clk          ; clk         ; 20.000       ; -0.068     ; 6.572      ;
; 13.365 ; i2c_interface:u_i2c_interface|cnt_scl[5]                                                                                                                                           ; i2c_interface:u_i2c_interface|rd_dout[3]                                                                                             ; clk          ; clk         ; 20.000       ; -0.068     ; 6.568      ;
; 13.388 ; i2c_interface:u_i2c_interface|cnt_scl[6]                                                                                                                                           ; i2c_interface:u_i2c_interface|state_c.READ                                                                                           ; clk          ; clk         ; 20.000       ; -0.067     ; 6.546      ;
; 13.402 ; i2c_interface:u_i2c_interface|cnt_scl[4]                                                                                                                                           ; i2c_interface:u_i2c_interface|rd_dout[7]                                                                                             ; clk          ; clk         ; 20.000       ; -0.068     ; 6.531      ;
; 13.412 ; i2c_interface:u_i2c_interface|state_c.WRITE                                                                                                                                        ; i2c_interface:u_i2c_interface|state_c.READ                                                                                           ; clk          ; clk         ; 20.000       ; -0.082     ; 6.507      ;
; 13.413 ; i2c_interface:u_i2c_interface|state_c.READ                                                                                                                                         ; i2c_interface:u_i2c_interface|state_c.READ                                                                                           ; clk          ; clk         ; 20.000       ; -0.082     ; 6.506      ;
; 13.417 ; i2c_interface:u_i2c_interface|cnt_scl[7]                                                                                                                                           ; i2c_interface:u_i2c_interface|rd_dout[2]                                                                                             ; clk          ; clk         ; 20.000       ; -0.082     ; 6.502      ;
; 13.469 ; i2c_interface:u_i2c_interface|cnt_scl[4]                                                                                                                                           ; i2c_interface:u_i2c_interface|rd_dout[1]                                                                                             ; clk          ; clk         ; 20.000       ; -0.072     ; 6.460      ;
; 13.474 ; i2c_interface:u_i2c_interface|cnt_scl[6]                                                                                                                                           ; i2c_interface:u_i2c_interface|rd_dout[6]                                                                                             ; clk          ; clk         ; 20.000       ; -0.079     ; 6.448      ;
; 13.538 ; i2c_interface:u_i2c_interface|cnt_scl[1]                                                                                                                                           ; i2c_interface:u_i2c_interface|rd_dout[2]                                                                                             ; clk          ; clk         ; 20.000       ; -0.082     ; 6.381      ;
; 13.544 ; i2c_interface:u_i2c_interface|cnt_scl[6]                                                                                                                                           ; i2c_interface:u_i2c_interface|rd_dout[5]                                                                                             ; clk          ; clk         ; 20.000       ; -0.071     ; 6.386      ;
; 13.545 ; i2c_interface:u_i2c_interface|cnt_scl[6]                                                                                                                                           ; i2c_interface:u_i2c_interface|rd_dout[4]                                                                                             ; clk          ; clk         ; 20.000       ; -0.071     ; 6.385      ;
; 13.549 ; i2c_interface:u_i2c_interface|cnt_scl[3]                                                                                                                                           ; i2c_interface:u_i2c_interface|rd_dout[7]                                                                                             ; clk          ; clk         ; 20.000       ; -0.068     ; 6.384      ;
; 13.556 ; i2c_interface:u_i2c_interface|cnt_scl[3]                                                                                                                                           ; i2c_interface:u_i2c_interface|state_c.WRITE                                                                                          ; clk          ; clk         ; 20.000       ; -0.067     ; 6.378      ;
; 13.557 ; i2c_interface:u_i2c_interface|cnt_scl[2]                                                                                                                                           ; i2c_interface:u_i2c_interface|state_c.WRITE                                                                                          ; clk          ; clk         ; 20.000       ; -0.067     ; 6.377      ;
; 13.574 ; i2c_interface:u_i2c_interface|cnt_scl[6]                                                                                                                                           ; i2c_interface:u_i2c_interface|rd_dout[3]                                                                                             ; clk          ; clk         ; 20.000       ; -0.068     ; 6.359      ;
; 13.574 ; i2c_interface:u_i2c_interface|cnt_scl[1]                                                                                                                                           ; i2c_interface:u_i2c_interface|state_c.READ                                                                                           ; clk          ; clk         ; 20.000       ; -0.067     ; 6.360      ;
; 13.590 ; i2c_interface:u_i2c_interface|cnt_scl[2]                                                                                                                                           ; i2c_interface:u_i2c_interface|rd_dout[2]                                                                                             ; clk          ; clk         ; 20.000       ; -0.082     ; 6.329      ;
; 13.593 ; i2c_interface:u_i2c_interface|cnt_scl[3]                                                                                                                                           ; i2c_interface:u_i2c_interface|rd_dout[1]                                                                                             ; clk          ; clk         ; 20.000       ; -0.072     ; 6.336      ;
; 13.594 ; i2c_interface:u_i2c_interface|cnt_scl[5]                                                                                                                                           ; i2c_interface:u_i2c_interface|rd_dout[2]                                                                                             ; clk          ; clk         ; 20.000       ; -0.082     ; 6.325      ;
; 13.604 ; i2c_interface:u_i2c_interface|cnt_scl[7]                                                                                                                                           ; i2c_interface:u_i2c_interface|state_c.WRITE                                                                                          ; clk          ; clk         ; 20.000       ; -0.067     ; 6.330      ;
; 13.695 ; i2c_interface:u_i2c_interface|cnt_scl[5]                                                                                                                                           ; i2c_interface:u_i2c_interface|state_c.READ                                                                                           ; clk          ; clk         ; 20.000       ; -0.067     ; 6.239      ;
; 13.710 ; i2c_interface:u_i2c_interface|cnt_scl[4]                                                                                                                                           ; i2c_interface:u_i2c_interface|state_c.READ                                                                                           ; clk          ; clk         ; 20.000       ; -0.067     ; 6.224      ;
; 13.718 ; i2c_interface:u_i2c_interface|cnt_scl[4]                                                                                                                                           ; i2c_interface:u_i2c_interface|rd_dout[6]                                                                                             ; clk          ; clk         ; 20.000       ; -0.079     ; 6.204      ;
; 13.732 ; i2c_interface:u_i2c_interface|cnt_bit[0]                                                                                                                                           ; i2c_interface:u_i2c_interface|state_c.READ                                                                                           ; clk          ; clk         ; 20.000       ; -0.067     ; 6.202      ;
; 13.737 ; cmd_analy:u_cmd_analy|din_r0[5]                                                                                                                                                    ; cmd_analy:u_cmd_analy|state_c.FRAME_END                                                                                              ; clk          ; clk         ; 20.000       ; -0.060     ; 6.204      ;
; 13.751 ; i2c_interface:u_i2c_interface|cnt_scl[7]                                                                                                                                           ; i2c_interface:u_i2c_interface|rd_dout[0]                                                                                             ; clk          ; clk         ; 20.000       ; -0.082     ; 6.168      ;
; 13.783 ; i2c_interface:u_i2c_interface|state_c.IDLE                                                                                                                                         ; i2c_interface:u_i2c_interface|state_c.WRITE                                                                                          ; clk          ; clk         ; 20.000       ; -0.082     ; 6.136      ;
; 13.788 ; i2c_interface:u_i2c_interface|cnt_scl[4]                                                                                                                                           ; i2c_interface:u_i2c_interface|rd_dout[5]                                                                                             ; clk          ; clk         ; 20.000       ; -0.071     ; 6.142      ;
; 13.789 ; i2c_interface:u_i2c_interface|cnt_scl[4]                                                                                                                                           ; i2c_interface:u_i2c_interface|rd_dout[4]                                                                                             ; clk          ; clk         ; 20.000       ; -0.071     ; 6.141      ;
; 13.803 ; i2c_interface:u_i2c_interface|cnt_scl[6]                                                                                                                                           ; i2c_interface:u_i2c_interface|rd_dout[2]                                                                                             ; clk          ; clk         ; 20.000       ; -0.082     ; 6.116      ;
; 13.818 ; i2c_interface:u_i2c_interface|cnt_scl[4]                                                                                                                                           ; i2c_interface:u_i2c_interface|rd_dout[3]                                                                                             ; clk          ; clk         ; 20.000       ; -0.068     ; 6.115      ;
; 13.856 ; i2c_interface:u_i2c_interface|cnt_scl[0]                                                                                                                                           ; i2c_interface:u_i2c_interface|rd_dout[7]                                                                                             ; clk          ; clk         ; 20.000       ; -0.068     ; 6.077      ;
; 13.865 ; i2c_interface:u_i2c_interface|cnt_scl[3]                                                                                                                                           ; i2c_interface:u_i2c_interface|rd_dout[6]                                                                                             ; clk          ; clk         ; 20.000       ; -0.079     ; 6.057      ;
; 13.872 ; i2c_interface:u_i2c_interface|cnt_scl[1]                                                                                                                                           ; i2c_interface:u_i2c_interface|rd_dout[0]                                                                                             ; clk          ; clk         ; 20.000       ; -0.082     ; 6.047      ;
; 13.879 ; cmd_analy:u_cmd_analy|din_r0[4]                                                                                                                                                    ; cmd_analy:u_cmd_analy|state_c.FRAME_END                                                                                              ; clk          ; clk         ; 20.000       ; -0.060     ; 6.062      ;
; 13.895 ; cmd_analy:u_cmd_analy|din_r0[6]                                                                                                                                                    ; cmd_analy:u_cmd_analy|state_c.IDLE                                                                                                   ; clk          ; clk         ; 20.000       ; -0.060     ; 6.046      ;
; 13.904 ; eeprom_control:u_eeprom_control|cnt_byte[4]                                                                                                                                        ; eeprom_control:u_eeprom_control|cnt_byte[3]                                                                                          ; clk          ; clk         ; 20.000       ; -0.082     ; 6.015      ;
; 13.904 ; eeprom_control:u_eeprom_control|cnt_byte[4]                                                                                                                                        ; eeprom_control:u_eeprom_control|cnt_byte[6]                                                                                          ; clk          ; clk         ; 20.000       ; -0.082     ; 6.015      ;
; 13.904 ; eeprom_control:u_eeprom_control|cnt_byte[4]                                                                                                                                        ; eeprom_control:u_eeprom_control|cnt_byte[0]                                                                                          ; clk          ; clk         ; 20.000       ; -0.082     ; 6.015      ;
; 13.904 ; eeprom_control:u_eeprom_control|cnt_byte[4]                                                                                                                                        ; eeprom_control:u_eeprom_control|cnt_byte[2]                                                                                          ; clk          ; clk         ; 20.000       ; -0.082     ; 6.015      ;
; 13.904 ; eeprom_control:u_eeprom_control|cnt_byte[4]                                                                                                                                        ; eeprom_control:u_eeprom_control|cnt_byte[4]                                                                                          ; clk          ; clk         ; 20.000       ; -0.082     ; 6.015      ;
; 13.904 ; eeprom_control:u_eeprom_control|cnt_byte[4]                                                                                                                                        ; eeprom_control:u_eeprom_control|cnt_byte[5]                                                                                          ; clk          ; clk         ; 20.000       ; -0.082     ; 6.015      ;
; 13.904 ; eeprom_control:u_eeprom_control|cnt_byte[4]                                                                                                                                        ; eeprom_control:u_eeprom_control|cnt_byte[7]                                                                                          ; clk          ; clk         ; 20.000       ; -0.082     ; 6.015      ;
; 13.904 ; eeprom_control:u_eeprom_control|cnt_byte[4]                                                                                                                                        ; eeprom_control:u_eeprom_control|cnt_byte[1]                                                                                          ; clk          ; clk         ; 20.000       ; -0.082     ; 6.015      ;
; 13.914 ; i2c_interface:u_i2c_interface|cnt_scl[6]                                                                                                                                           ; i2c_interface:u_i2c_interface|state_c.WRITE                                                                                          ; clk          ; clk         ; 20.000       ; -0.067     ; 6.020      ;
; 13.921 ; i2c_interface:u_i2c_interface|cnt_scl[3]                                                                                                                                           ; i2c_interface:u_i2c_interface|rd_dout[5]                                                                                             ; clk          ; clk         ; 20.000       ; -0.071     ; 6.009      ;
; 13.923 ; i2c_interface:u_i2c_interface|cnt_scl[0]                                                                                                                                           ; i2c_interface:u_i2c_interface|rd_dout[1]                                                                                             ; clk          ; clk         ; 20.000       ; -0.072     ; 6.006      ;
; 13.923 ; i2c_interface:u_i2c_interface|cnt_scl[3]                                                                                                                                           ; i2c_interface:u_i2c_interface|rd_dout[4]                                                                                             ; clk          ; clk         ; 20.000       ; -0.071     ; 6.007      ;
; 13.924 ; i2c_interface:u_i2c_interface|cnt_scl[2]                                                                                                                                           ; i2c_interface:u_i2c_interface|rd_dout[0]                                                                                             ; clk          ; clk         ; 20.000       ; -0.082     ; 5.995      ;
; 13.928 ; i2c_interface:u_i2c_interface|cnt_scl[5]                                                                                                                                           ; i2c_interface:u_i2c_interface|rd_dout[0]                                                                                             ; clk          ; clk         ; 20.000       ; -0.082     ; 5.991      ;
; 13.935 ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|empty_dff                                               ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|empty_dff ; clk          ; clk         ; 20.000       ; -0.081     ; 5.985      ;
; 13.938 ; i2c_interface:u_i2c_interface|state_c.WRITE                                                                                                                                        ; i2c_interface:u_i2c_interface|state_c.WRITE                                                                                          ; clk          ; clk         ; 20.000       ; -0.082     ; 5.981      ;
; 13.939 ; i2c_interface:u_i2c_interface|state_c.READ                                                                                                                                         ; i2c_interface:u_i2c_interface|state_c.WRITE                                                                                          ; clk          ; clk         ; 20.000       ; -0.082     ; 5.980      ;
; 13.965 ; i2c_interface:u_i2c_interface|cnt_scl[7]                                                                                                                                           ; i2c_interface:u_i2c_interface|slave_ack                                                                                              ; clk          ; clk         ; 20.000       ; -0.067     ; 5.969      ;
; 13.965 ; i2c_interface:u_i2c_interface|cnt_scl[3]                                                                                                                                           ; i2c_interface:u_i2c_interface|rd_dout[3]                                                                                             ; clk          ; clk         ; 20.000       ; -0.068     ; 5.968      ;
; 13.972 ; eeprom_control:u_eeprom_control|cnt_byte[0]                                                                                                                                        ; eeprom_control:u_eeprom_control|cnt_byte[3]                                                                                          ; clk          ; clk         ; 20.000       ; -0.082     ; 5.947      ;
; 13.972 ; eeprom_control:u_eeprom_control|cnt_byte[0]                                                                                                                                        ; eeprom_control:u_eeprom_control|cnt_byte[6]                                                                                          ; clk          ; clk         ; 20.000       ; -0.082     ; 5.947      ;
; 13.972 ; eeprom_control:u_eeprom_control|cnt_byte[0]                                                                                                                                        ; eeprom_control:u_eeprom_control|cnt_byte[0]                                                                                          ; clk          ; clk         ; 20.000       ; -0.082     ; 5.947      ;
; 13.972 ; eeprom_control:u_eeprom_control|cnt_byte[0]                                                                                                                                        ; eeprom_control:u_eeprom_control|cnt_byte[2]                                                                                          ; clk          ; clk         ; 20.000       ; -0.082     ; 5.947      ;
; 13.972 ; eeprom_control:u_eeprom_control|cnt_byte[0]                                                                                                                                        ; eeprom_control:u_eeprom_control|cnt_byte[4]                                                                                          ; clk          ; clk         ; 20.000       ; -0.082     ; 5.947      ;
; 13.972 ; eeprom_control:u_eeprom_control|cnt_byte[0]                                                                                                                                        ; eeprom_control:u_eeprom_control|cnt_byte[5]                                                                                          ; clk          ; clk         ; 20.000       ; -0.082     ; 5.947      ;
; 13.972 ; eeprom_control:u_eeprom_control|cnt_byte[0]                                                                                                                                        ; eeprom_control:u_eeprom_control|cnt_byte[7]                                                                                          ; clk          ; clk         ; 20.000       ; -0.082     ; 5.947      ;
; 13.972 ; eeprom_control:u_eeprom_control|cnt_byte[0]                                                                                                                                        ; eeprom_control:u_eeprom_control|cnt_byte[1]                                                                                          ; clk          ; clk         ; 20.000       ; -0.082     ; 5.947      ;
; 14.047 ; i2c_interface:u_i2c_interface|cnt_scl[4]                                                                                                                                           ; i2c_interface:u_i2c_interface|rd_dout[2]                                                                                             ; clk          ; clk         ; 20.000       ; -0.082     ; 5.872      ;
; 14.086 ; i2c_interface:u_i2c_interface|cnt_scl[1]                                                                                                                                           ; i2c_interface:u_i2c_interface|slave_ack                                                                                              ; clk          ; clk         ; 20.000       ; -0.067     ; 5.848      ;
; 14.089 ; cmd_analy:u_cmd_analy|din_r0[7]                                                                                                                                                    ; cmd_analy:u_cmd_analy|state_c.FRAME_END                                                                                              ; clk          ; clk         ; 20.000       ; -0.060     ; 5.852      ;
; 14.093 ; i2c_interface:u_i2c_interface|cnt_scl[7]                                                                                                                                           ; i2c_interface:u_i2c_interface|sda_out                                                                                                ; clk          ; clk         ; 20.000       ; -0.080     ; 5.828      ;
; 14.100 ; i2c_interface:u_i2c_interface|cnt_scl[1]                                                                                                                                           ; i2c_interface:u_i2c_interface|state_c.WRITE                                                                                          ; clk          ; clk         ; 20.000       ; -0.067     ; 5.834      ;
; 14.133 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|altsyncram_9nb1:FIFOram|ram_block1a0~portb_address_reg0 ; eeprom_control:u_eeprom_control|data[0]                                                                                              ; clk          ; clk         ; 20.000       ; -0.396     ; 5.472      ;
; 14.137 ; i2c_interface:u_i2c_interface|cnt_scl[6]                                                                                                                                           ; i2c_interface:u_i2c_interface|rd_dout[0]                                                                                             ; clk          ; clk         ; 20.000       ; -0.082     ; 5.782      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                     ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.414 ; cmd_analy:u_cmd_analy|dout[2]                                                                                                                                 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|altsyncram_9nb1:FIFOram|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.490      ; 1.158      ;
; 0.414 ; cmd_analy:u_cmd_analy|dout[4]                                                                                                                                 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|altsyncram_9nb1:FIFOram|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.490      ; 1.158      ;
; 0.427 ; i2c_interface:u_i2c_interface|rd_dout[2]                                                                                                                      ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|altsyncram_9nb1:FIFOram|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.495      ; 1.176      ;
; 0.433 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|altsyncram_9nb1:FIFOram|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.495      ; 1.182      ;
; 0.452 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[0]                    ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[0]                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[3]                    ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[3]                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; i2c_interface:u_i2c_interface|rd_dout[0]                                                                                                                      ; i2c_interface:u_i2c_interface|rd_dout[0]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[1]                    ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[1]                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[4]                    ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[4]                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; i2c_interface:u_i2c_interface|rd_dout[1]                                                                                                                      ; i2c_interface:u_i2c_interface|rd_dout[1]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; i2c_interface:u_i2c_interface|rd_dout[2]                                                                                                                      ; i2c_interface:u_i2c_interface|rd_dout[2]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; i2c_interface:u_i2c_interface|rd_dout[3]                                                                                                                      ; i2c_interface:u_i2c_interface|rd_dout[3]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; i2c_interface:u_i2c_interface|rd_dout[7]                                                                                                                      ; i2c_interface:u_i2c_interface|rd_dout[7]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_tx:u_uart_tx|tx_flag                                                                                                                                     ; uart_tx:u_uart_tx|tx_flag                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_tx:u_uart_tx|cnt_bit[1]                                                                                                                                  ; uart_tx:u_uart_tx|cnt_bit[1]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_tx:u_uart_tx|cnt_bit[2]                                                                                                                                  ; uart_tx:u_uart_tx|cnt_bit[2]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eeprom_control:u_eeprom_control|state_c.WAIT_RDONE                                                                                                            ; eeprom_control:u_eeprom_control|state_c.WAIT_RDONE                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eeprom_control:u_eeprom_control|state_c.WAIT_WDONE                                                                                                            ; eeprom_control:u_eeprom_control|state_c.WAIT_WDONE                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; i2c_interface:u_i2c_interface|cnt_bit[2]                                                                                                                      ; i2c_interface:u_i2c_interface|cnt_bit[2]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; i2c_interface:u_i2c_interface|cnt_bit[1]                                                                                                                      ; i2c_interface:u_i2c_interface|cnt_bit[1]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; i2c_interface:u_i2c_interface|state_c.READ                                                                                                                    ; i2c_interface:u_i2c_interface|state_c.READ                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; i2c_interface:u_i2c_interface|state_c.WRITE                                                                                                                   ; i2c_interface:u_i2c_interface|state_c.WRITE                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; i2c_interface:u_i2c_interface|slave_ack                                                                                                                       ; i2c_interface:u_i2c_interface|slave_ack                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|full_dff                           ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|full_dff                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|usedw_is_0_dff                     ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|usedw_is_0_dff                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cmd_analy:u_cmd_analy|state_c.FRAME_HEAD                                                                                                                      ; cmd_analy:u_cmd_analy|state_c.FRAME_HEAD                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; uart_tx:u_uart_tx|dout                                                                                                                                        ; uart_tx:u_uart_tx|dout                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[1]                    ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[1]                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[2]                    ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[2]                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[4]                    ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[4]                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[5]                    ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[5]                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[2]                    ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[2]                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[3]                    ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[3]                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[5]                    ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[5]                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; i2c_interface:u_i2c_interface|rd_dout[4]                                                                                                                      ; i2c_interface:u_i2c_interface|rd_dout[4]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; i2c_interface:u_i2c_interface|rd_dout[5]                                                                                                                      ; i2c_interface:u_i2c_interface|rd_dout[5]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; i2c_interface:u_i2c_interface|rd_dout[6]                                                                                                                      ; i2c_interface:u_i2c_interface|rd_dout[6]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|full_dff                           ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|full_dff                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|usedw_is_0_dff                     ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|usedw_is_0_dff                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; i2c_interface:u_i2c_interface|state_c.STOP                                                                                                                    ; i2c_interface:u_i2c_interface|state_c.STOP                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eeprom_control:u_eeprom_control|state_c.IDLE                                                                                                                  ; eeprom_control:u_eeprom_control|state_c.IDLE                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cmd_analy:u_cmd_analy|state_c.WR_DATA                                                                                                                         ; cmd_analy:u_cmd_analy|state_c.WR_DATA                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cmd_analy:u_cmd_analy|state_c.WRDATA_INST                                                                                                                     ; cmd_analy:u_cmd_analy|state_c.WRDATA_INST                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cmd_analy:u_cmd_analy|state_c.IDLE                                                                                                                            ; cmd_analy:u_cmd_analy|state_c.IDLE                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cmd_analy:u_cmd_analy|state_c.WR_ADDR                                                                                                                         ; cmd_analy:u_cmd_analy|state_c.WR_ADDR                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cmd_analy:u_cmd_analy|state_c.RD_ADDR                                                                                                                         ; cmd_analy:u_cmd_analy|state_c.RD_ADDR                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:u_uart_rx|rx_data[1]                                                                                                                                  ; uart_rx:u_uart_rx|rx_data[1]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:u_uart_rx|rx_data[8]                                                                                                                                  ; uart_rx:u_uart_rx|rx_data[8]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:u_uart_rx|rx_flag                                                                                                                                     ; uart_rx:u_uart_rx|rx_flag                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[0]                    ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[0]                                         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_rx:u_uart_rx|rx_data[2]                                                                                                                                  ; uart_rx:u_uart_rx|rx_data[2]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_rx:u_uart_rx|rx_data[3]                                                                                                                                  ; uart_rx:u_uart_rx|rx_data[3]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_rx:u_uart_rx|rx_data[4]                                                                                                                                  ; uart_rx:u_uart_rx|rx_data[4]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_rx:u_uart_rx|rx_data[7]                                                                                                                                  ; uart_rx:u_uart_rx|rx_data[7]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_rx:u_uart_rx|rx_data[5]                                                                                                                                  ; uart_rx:u_uart_rx|rx_data[5]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_rx:u_uart_rx|rx_data[6]                                                                                                                                  ; uart_rx:u_uart_rx|rx_data[6]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_rx:u_uart_rx|cnt_bit[3]                                                                                                                                  ; uart_rx:u_uart_rx|cnt_bit[3]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_rx:u_uart_rx|cnt_bit[1]                                                                                                                                  ; uart_rx:u_uart_rx|cnt_bit[1]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_rx:u_uart_rx|cnt_bit[2]                                                                                                                                  ; uart_rx:u_uart_rx|cnt_bit[2]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.464 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|rd_ptr_lsb                         ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|rd_ptr_lsb                                              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; i2c_interface:u_i2c_interface|rd_dout[0]                                                                                                                      ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|altsyncram_9nb1:FIFOram|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.495      ; 1.213      ;
; 0.464 ; uart_tx:u_uart_tx|cnt_bit[0]                                                                                                                                  ; uart_tx:u_uart_tx|cnt_bit[0]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; eeprom_control:u_eeprom_control|tx_data_vld                                                                                                                   ; eeprom_control:u_eeprom_control|tx_data_vld                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; i2c_interface:u_i2c_interface|cnt_bit[0]                                                                                                                      ; i2c_interface:u_i2c_interface|cnt_bit[0]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.758      ;
; 0.466 ; i2c_interface:u_i2c_interface|rd_dout[6]                                                                                                                      ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|altsyncram_9nb1:FIFOram|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.492      ; 1.212      ;
; 0.466 ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|rd_ptr_lsb                         ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|rd_ptr_lsb                                              ; clk          ; clk         ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; uart_rx:u_uart_rx|cnt_bit[0]                                                                                                                                  ; uart_rx:u_uart_rx|cnt_bit[0]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.758      ;
; 0.469 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2] ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|altsyncram_9nb1:FIFOram|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.495      ; 1.218      ;
; 0.481 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5] ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|altsyncram_9nb1:FIFOram|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.495      ; 1.230      ;
; 0.485 ; uart_rx:u_uart_rx|din_r1                                                                                                                                      ; uart_rx:u_uart_rx|rx_flag                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.778      ;
; 0.486 ; i2c_interface:u_i2c_interface|rd_dout[1]                                                                                                                      ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|altsyncram_9nb1:FIFOram|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.485      ; 1.225      ;
; 0.501 ; cmd_analy:u_cmd_analy|addr[2]                                                                                                                                 ; eeprom_control:u_eeprom_control|data[2]                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.794      ;
; 0.506 ; i2c_interface:u_i2c_interface|rd_dout[7]                                                                                                                      ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|altsyncram_9nb1:FIFOram|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.481      ; 1.241      ;
; 0.509 ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|rd_ptr_lsb                         ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[0]                                         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.801      ;
; 0.516 ; eeprom_control:u_eeprom_control|wfifo_rdreq                                                                                                                   ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[3]                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.810      ;
; 0.516 ; i2c_interface:u_i2c_interface|state_c.RECV_ACK                                                                                                                ; i2c_interface:u_i2c_interface|slave_ack                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.082      ; 0.810      ;
; 0.517 ; eeprom_control:u_eeprom_control|wfifo_rdreq                                                                                                                   ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[0]                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.811      ;
; 0.518 ; i2c_interface:u_i2c_interface|state_c.RECV_ACK                                                                                                                ; i2c_interface:u_i2c_interface|sda_out_en                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.812      ;
; 0.520 ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|full_dff                           ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|empty_dff                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.813      ;
; 0.526 ; eeprom_control:u_eeprom_control|cnt_byte[3]                                                                                                                   ; eeprom_control:u_eeprom_control|cmd[3]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 0.820      ;
; 0.531 ; uart_rx:u_uart_rx|cnt_bit[2]                                                                                                                                  ; uart_rx:u_uart_rx|rx_data[6]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.823      ;
; 0.532 ; i2c_interface:u_i2c_interface|rd_dout[3]                                                                                                                      ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|altsyncram_9nb1:FIFOram|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.481      ; 1.267      ;
; 0.534 ; uart_rx:u_uart_rx|cnt_bit[2]                                                                                                                                  ; uart_rx:u_uart_rx|rx_data[2]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.826      ;
; 0.535 ; cmd_analy:u_cmd_analy|din_r0[4]                                                                                                                               ; cmd_analy:u_cmd_analy|din_r1[4]                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.080      ; 0.827      ;
; 0.557 ; eeprom_control:u_eeprom_control|state_c.WAIT_RDONE                                                                                                            ; eeprom_control:u_eeprom_control|state_c.RD_REQ                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.851      ;
; 0.565 ; i2c_interface:u_i2c_interface|cnt_bit[1]                                                                                                                      ; i2c_interface:u_i2c_interface|cnt_bit[2]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.859      ;
; 0.580 ; cmd_analy:u_cmd_analy|dout[7]                                                                                                                                 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|altsyncram_9nb1:FIFOram|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.490      ; 1.324      ;
; 0.582 ; cmd_analy:u_cmd_analy|dout[3]                                                                                                                                 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|altsyncram_9nb1:FIFOram|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.490      ; 1.326      ;
; 0.606 ; cmd_analy:u_cmd_analy|dout[1]                                                                                                                                 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|altsyncram_9nb1:FIFOram|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.490      ; 1.350      ;
; 0.613 ; cmd_analy:u_cmd_analy|dout[5]                                                                                                                                 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|altsyncram_9nb1:FIFOram|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.490      ; 1.357      ;
; 0.623 ; cmd_analy:u_cmd_analy|dout[0]                                                                                                                                 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|altsyncram_9nb1:FIFOram|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.490      ; 1.367      ;
; 0.699 ; cmd_analy:u_cmd_analy|addr[3]                                                                                                                                 ; eeprom_control:u_eeprom_control|data[3]                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.084      ; 0.995      ;
; 0.699 ; uart_rx:u_uart_rx|rx_data[5]                                                                                                                                  ; uart_rx:u_uart_rx|dout[4]                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.991      ;
; 0.699 ; uart_rx:u_uart_rx|rx_data[8]                                                                                                                                  ; uart_rx:u_uart_rx|dout[7]                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.992      ;
; 0.702 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4] ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|altsyncram_9nb1:FIFOram|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.495      ; 1.451      ;
; 0.724 ; cmd_analy:u_cmd_analy|din_r0[1]                                                                                                                               ; cmd_analy:u_cmd_analy|din_r1[1]                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.080      ; 1.016      ;
; 0.725 ; uart_rx:u_uart_rx|dout[3]                                                                                                                                     ; cmd_analy:u_cmd_analy|din_r0[3]                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.018      ;
; 0.726 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|altsyncram_9nb1:FIFOram|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.495      ; 1.475      ;
; 0.727 ; eeprom_control:u_eeprom_control|state_c.WAIT_WDONE                                                                                                            ; eeprom_control:u_eeprom_control|wfifo_rdreq                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 1.021      ;
; 0.727 ; cmd_analy:u_cmd_analy|din_r0[7]                                                                                                                               ; cmd_analy:u_cmd_analy|din_r1[7]                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.080      ; 1.019      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 146.16 MHz ; 146.16 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; 13.158 ; 0.000             ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.399 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; clk   ; 9.596 ; 0.000                            ;
+-------+-------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                            ; To Node                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.158 ; i2c_interface:u_i2c_interface|cnt_scl[7]                                                                                             ; i2c_interface:u_i2c_interface|rd_dout[7]                                                                                             ; clk          ; clk         ; 20.000       ; -0.060     ; 6.784      ;
; 13.230 ; i2c_interface:u_i2c_interface|cnt_scl[1]                                                                                             ; i2c_interface:u_i2c_interface|rd_dout[7]                                                                                             ; clk          ; clk         ; 20.000       ; -0.060     ; 6.712      ;
; 13.240 ; i2c_interface:u_i2c_interface|cnt_scl[7]                                                                                             ; i2c_interface:u_i2c_interface|rd_dout[1]                                                                                             ; clk          ; clk         ; 20.000       ; -0.063     ; 6.699      ;
; 13.303 ; i2c_interface:u_i2c_interface|cnt_scl[2]                                                                                             ; i2c_interface:u_i2c_interface|rd_dout[7]                                                                                             ; clk          ; clk         ; 20.000       ; -0.060     ; 6.639      ;
; 13.304 ; i2c_interface:u_i2c_interface|cnt_scl[5]                                                                                             ; i2c_interface:u_i2c_interface|rd_dout[7]                                                                                             ; clk          ; clk         ; 20.000       ; -0.060     ; 6.638      ;
; 13.307 ; i2c_interface:u_i2c_interface|cnt_scl[2]                                                                                             ; i2c_interface:u_i2c_interface|state_c.READ                                                                                           ; clk          ; clk         ; 20.000       ; -0.059     ; 6.636      ;
; 13.312 ; i2c_interface:u_i2c_interface|cnt_scl[1]                                                                                             ; i2c_interface:u_i2c_interface|rd_dout[1]                                                                                             ; clk          ; clk         ; 20.000       ; -0.063     ; 6.627      ;
; 13.366 ; i2c_interface:u_i2c_interface|cnt_scl[7]                                                                                             ; i2c_interface:u_i2c_interface|state_c.READ                                                                                           ; clk          ; clk         ; 20.000       ; -0.059     ; 6.577      ;
; 13.377 ; i2c_interface:u_i2c_interface|cnt_scl[3]                                                                                             ; i2c_interface:u_i2c_interface|state_c.READ                                                                                           ; clk          ; clk         ; 20.000       ; -0.059     ; 6.566      ;
; 13.385 ; i2c_interface:u_i2c_interface|cnt_scl[2]                                                                                             ; i2c_interface:u_i2c_interface|rd_dout[1]                                                                                             ; clk          ; clk         ; 20.000       ; -0.063     ; 6.554      ;
; 13.386 ; i2c_interface:u_i2c_interface|cnt_scl[5]                                                                                             ; i2c_interface:u_i2c_interface|rd_dout[1]                                                                                             ; clk          ; clk         ; 20.000       ; -0.063     ; 6.553      ;
; 13.459 ; i2c_interface:u_i2c_interface|cnt_scl[7]                                                                                             ; i2c_interface:u_i2c_interface|rd_dout[6]                                                                                             ; clk          ; clk         ; 20.000       ; -0.069     ; 6.474      ;
; 13.481 ; i2c_interface:u_i2c_interface|cnt_scl[6]                                                                                             ; i2c_interface:u_i2c_interface|rd_dout[7]                                                                                             ; clk          ; clk         ; 20.000       ; -0.060     ; 6.461      ;
; 13.523 ; i2c_interface:u_i2c_interface|state_c.IDLE                                                                                           ; i2c_interface:u_i2c_interface|state_c.READ                                                                                           ; clk          ; clk         ; 20.000       ; -0.073     ; 6.406      ;
; 13.531 ; i2c_interface:u_i2c_interface|cnt_scl[1]                                                                                             ; i2c_interface:u_i2c_interface|rd_dout[6]                                                                                             ; clk          ; clk         ; 20.000       ; -0.069     ; 6.402      ;
; 13.535 ; i2c_interface:u_i2c_interface|cnt_scl[7]                                                                                             ; i2c_interface:u_i2c_interface|rd_dout[5]                                                                                             ; clk          ; clk         ; 20.000       ; -0.062     ; 6.405      ;
; 13.536 ; i2c_interface:u_i2c_interface|cnt_scl[7]                                                                                             ; i2c_interface:u_i2c_interface|rd_dout[4]                                                                                             ; clk          ; clk         ; 20.000       ; -0.062     ; 6.404      ;
; 13.549 ; i2c_interface:u_i2c_interface|cnt_scl[7]                                                                                             ; i2c_interface:u_i2c_interface|rd_dout[3]                                                                                             ; clk          ; clk         ; 20.000       ; -0.060     ; 6.393      ;
; 13.563 ; i2c_interface:u_i2c_interface|cnt_scl[6]                                                                                             ; i2c_interface:u_i2c_interface|rd_dout[1]                                                                                             ; clk          ; clk         ; 20.000       ; -0.063     ; 6.376      ;
; 13.604 ; i2c_interface:u_i2c_interface|cnt_scl[2]                                                                                             ; i2c_interface:u_i2c_interface|rd_dout[6]                                                                                             ; clk          ; clk         ; 20.000       ; -0.069     ; 6.329      ;
; 13.605 ; i2c_interface:u_i2c_interface|cnt_scl[5]                                                                                             ; i2c_interface:u_i2c_interface|rd_dout[6]                                                                                             ; clk          ; clk         ; 20.000       ; -0.069     ; 6.328      ;
; 13.607 ; i2c_interface:u_i2c_interface|cnt_scl[1]                                                                                             ; i2c_interface:u_i2c_interface|rd_dout[5]                                                                                             ; clk          ; clk         ; 20.000       ; -0.062     ; 6.333      ;
; 13.608 ; i2c_interface:u_i2c_interface|cnt_scl[1]                                                                                             ; i2c_interface:u_i2c_interface|rd_dout[4]                                                                                             ; clk          ; clk         ; 20.000       ; -0.062     ; 6.332      ;
; 13.621 ; i2c_interface:u_i2c_interface|cnt_scl[1]                                                                                             ; i2c_interface:u_i2c_interface|rd_dout[3]                                                                                             ; clk          ; clk         ; 20.000       ; -0.060     ; 6.321      ;
; 13.660 ; i2c_interface:u_i2c_interface|state_c.WRITE                                                                                          ; i2c_interface:u_i2c_interface|state_c.READ                                                                                           ; clk          ; clk         ; 20.000       ; -0.073     ; 6.269      ;
; 13.663 ; i2c_interface:u_i2c_interface|state_c.READ                                                                                           ; i2c_interface:u_i2c_interface|state_c.READ                                                                                           ; clk          ; clk         ; 20.000       ; -0.073     ; 6.266      ;
; 13.680 ; i2c_interface:u_i2c_interface|cnt_scl[2]                                                                                             ; i2c_interface:u_i2c_interface|rd_dout[5]                                                                                             ; clk          ; clk         ; 20.000       ; -0.062     ; 6.260      ;
; 13.681 ; i2c_interface:u_i2c_interface|cnt_scl[5]                                                                                             ; i2c_interface:u_i2c_interface|rd_dout[5]                                                                                             ; clk          ; clk         ; 20.000       ; -0.062     ; 6.259      ;
; 13.681 ; i2c_interface:u_i2c_interface|cnt_scl[2]                                                                                             ; i2c_interface:u_i2c_interface|rd_dout[4]                                                                                             ; clk          ; clk         ; 20.000       ; -0.062     ; 6.259      ;
; 13.682 ; i2c_interface:u_i2c_interface|cnt_scl[5]                                                                                             ; i2c_interface:u_i2c_interface|rd_dout[4]                                                                                             ; clk          ; clk         ; 20.000       ; -0.062     ; 6.258      ;
; 13.694 ; i2c_interface:u_i2c_interface|cnt_scl[2]                                                                                             ; i2c_interface:u_i2c_interface|rd_dout[3]                                                                                             ; clk          ; clk         ; 20.000       ; -0.060     ; 6.248      ;
; 13.695 ; i2c_interface:u_i2c_interface|cnt_scl[5]                                                                                             ; i2c_interface:u_i2c_interface|rd_dout[3]                                                                                             ; clk          ; clk         ; 20.000       ; -0.060     ; 6.247      ;
; 13.712 ; i2c_interface:u_i2c_interface|cnt_scl[4]                                                                                             ; i2c_interface:u_i2c_interface|rd_dout[7]                                                                                             ; clk          ; clk         ; 20.000       ; -0.060     ; 6.230      ;
; 13.735 ; i2c_interface:u_i2c_interface|cnt_scl[6]                                                                                             ; i2c_interface:u_i2c_interface|state_c.READ                                                                                           ; clk          ; clk         ; 20.000       ; -0.059     ; 6.208      ;
; 13.782 ; i2c_interface:u_i2c_interface|cnt_scl[6]                                                                                             ; i2c_interface:u_i2c_interface|rd_dout[6]                                                                                             ; clk          ; clk         ; 20.000       ; -0.069     ; 6.151      ;
; 13.793 ; i2c_interface:u_i2c_interface|cnt_scl[7]                                                                                             ; i2c_interface:u_i2c_interface|rd_dout[2]                                                                                             ; clk          ; clk         ; 20.000       ; -0.073     ; 6.136      ;
; 13.794 ; i2c_interface:u_i2c_interface|cnt_scl[4]                                                                                             ; i2c_interface:u_i2c_interface|rd_dout[1]                                                                                             ; clk          ; clk         ; 20.000       ; -0.063     ; 6.145      ;
; 13.813 ; cmd_analy:u_cmd_analy|din_r0[6]                                                                                                      ; cmd_analy:u_cmd_analy|state_c.FRAME_END                                                                                              ; clk          ; clk         ; 20.000       ; -0.052     ; 6.137      ;
; 13.838 ; i2c_interface:u_i2c_interface|cnt_scl[2]                                                                                             ; i2c_interface:u_i2c_interface|state_c.WRITE                                                                                          ; clk          ; clk         ; 20.000       ; -0.059     ; 6.105      ;
; 13.858 ; i2c_interface:u_i2c_interface|cnt_scl[6]                                                                                             ; i2c_interface:u_i2c_interface|rd_dout[5]                                                                                             ; clk          ; clk         ; 20.000       ; -0.062     ; 6.082      ;
; 13.859 ; i2c_interface:u_i2c_interface|cnt_scl[6]                                                                                             ; i2c_interface:u_i2c_interface|rd_dout[4]                                                                                             ; clk          ; clk         ; 20.000       ; -0.062     ; 6.081      ;
; 13.865 ; i2c_interface:u_i2c_interface|cnt_scl[1]                                                                                             ; i2c_interface:u_i2c_interface|rd_dout[2]                                                                                             ; clk          ; clk         ; 20.000       ; -0.073     ; 6.064      ;
; 13.872 ; i2c_interface:u_i2c_interface|cnt_scl[6]                                                                                             ; i2c_interface:u_i2c_interface|rd_dout[3]                                                                                             ; clk          ; clk         ; 20.000       ; -0.060     ; 6.070      ;
; 13.897 ; i2c_interface:u_i2c_interface|cnt_scl[1]                                                                                             ; i2c_interface:u_i2c_interface|state_c.READ                                                                                           ; clk          ; clk         ; 20.000       ; -0.059     ; 6.046      ;
; 13.897 ; i2c_interface:u_i2c_interface|cnt_scl[7]                                                                                             ; i2c_interface:u_i2c_interface|state_c.WRITE                                                                                          ; clk          ; clk         ; 20.000       ; -0.059     ; 6.046      ;
; 13.908 ; i2c_interface:u_i2c_interface|cnt_scl[3]                                                                                             ; i2c_interface:u_i2c_interface|state_c.WRITE                                                                                          ; clk          ; clk         ; 20.000       ; -0.059     ; 6.035      ;
; 13.938 ; i2c_interface:u_i2c_interface|cnt_scl[2]                                                                                             ; i2c_interface:u_i2c_interface|rd_dout[2]                                                                                             ; clk          ; clk         ; 20.000       ; -0.073     ; 5.991      ;
; 13.939 ; i2c_interface:u_i2c_interface|cnt_scl[5]                                                                                             ; i2c_interface:u_i2c_interface|rd_dout[2]                                                                                             ; clk          ; clk         ; 20.000       ; -0.073     ; 5.990      ;
; 13.943 ; i2c_interface:u_i2c_interface|cnt_scl[3]                                                                                             ; i2c_interface:u_i2c_interface|rd_dout[7]                                                                                             ; clk          ; clk         ; 20.000       ; -0.060     ; 5.999      ;
; 13.968 ; i2c_interface:u_i2c_interface|cnt_scl[4]                                                                                             ; i2c_interface:u_i2c_interface|state_c.READ                                                                                           ; clk          ; clk         ; 20.000       ; -0.059     ; 5.975      ;
; 13.994 ; i2c_interface:u_i2c_interface|cnt_scl[5]                                                                                             ; i2c_interface:u_i2c_interface|state_c.READ                                                                                           ; clk          ; clk         ; 20.000       ; -0.059     ; 5.949      ;
; 13.995 ; i2c_interface:u_i2c_interface|cnt_bit[0]                                                                                             ; i2c_interface:u_i2c_interface|state_c.READ                                                                                           ; clk          ; clk         ; 20.000       ; -0.059     ; 5.948      ;
; 14.013 ; i2c_interface:u_i2c_interface|cnt_scl[4]                                                                                             ; i2c_interface:u_i2c_interface|rd_dout[6]                                                                                             ; clk          ; clk         ; 20.000       ; -0.069     ; 5.920      ;
; 14.025 ; i2c_interface:u_i2c_interface|cnt_scl[3]                                                                                             ; i2c_interface:u_i2c_interface|rd_dout[1]                                                                                             ; clk          ; clk         ; 20.000       ; -0.063     ; 5.914      ;
; 14.054 ; i2c_interface:u_i2c_interface|state_c.IDLE                                                                                           ; i2c_interface:u_i2c_interface|state_c.WRITE                                                                                          ; clk          ; clk         ; 20.000       ; -0.073     ; 5.875      ;
; 14.089 ; i2c_interface:u_i2c_interface|cnt_scl[4]                                                                                             ; i2c_interface:u_i2c_interface|rd_dout[5]                                                                                             ; clk          ; clk         ; 20.000       ; -0.062     ; 5.851      ;
; 14.090 ; i2c_interface:u_i2c_interface|cnt_scl[4]                                                                                             ; i2c_interface:u_i2c_interface|rd_dout[4]                                                                                             ; clk          ; clk         ; 20.000       ; -0.062     ; 5.850      ;
; 14.103 ; i2c_interface:u_i2c_interface|cnt_scl[4]                                                                                             ; i2c_interface:u_i2c_interface|rd_dout[3]                                                                                             ; clk          ; clk         ; 20.000       ; -0.060     ; 5.839      ;
; 14.112 ; i2c_interface:u_i2c_interface|cnt_scl[7]                                                                                             ; i2c_interface:u_i2c_interface|rd_dout[0]                                                                                             ; clk          ; clk         ; 20.000       ; -0.073     ; 5.817      ;
; 14.116 ; i2c_interface:u_i2c_interface|cnt_scl[6]                                                                                             ; i2c_interface:u_i2c_interface|rd_dout[2]                                                                                             ; clk          ; clk         ; 20.000       ; -0.073     ; 5.813      ;
; 14.155 ; cmd_analy:u_cmd_analy|din_r0[5]                                                                                                      ; cmd_analy:u_cmd_analy|state_c.FRAME_END                                                                                              ; clk          ; clk         ; 20.000       ; -0.052     ; 5.795      ;
; 14.156 ; i2c_interface:u_i2c_interface|cnt_scl[0]                                                                                             ; i2c_interface:u_i2c_interface|rd_dout[7]                                                                                             ; clk          ; clk         ; 20.000       ; -0.060     ; 5.786      ;
; 14.159 ; eeprom_control:u_eeprom_control|cnt_byte[4]                                                                                          ; eeprom_control:u_eeprom_control|cnt_byte[3]                                                                                          ; clk          ; clk         ; 20.000       ; -0.073     ; 5.770      ;
; 14.159 ; eeprom_control:u_eeprom_control|cnt_byte[4]                                                                                          ; eeprom_control:u_eeprom_control|cnt_byte[6]                                                                                          ; clk          ; clk         ; 20.000       ; -0.073     ; 5.770      ;
; 14.159 ; eeprom_control:u_eeprom_control|cnt_byte[4]                                                                                          ; eeprom_control:u_eeprom_control|cnt_byte[0]                                                                                          ; clk          ; clk         ; 20.000       ; -0.073     ; 5.770      ;
; 14.159 ; eeprom_control:u_eeprom_control|cnt_byte[4]                                                                                          ; eeprom_control:u_eeprom_control|cnt_byte[2]                                                                                          ; clk          ; clk         ; 20.000       ; -0.073     ; 5.770      ;
; 14.159 ; eeprom_control:u_eeprom_control|cnt_byte[4]                                                                                          ; eeprom_control:u_eeprom_control|cnt_byte[4]                                                                                          ; clk          ; clk         ; 20.000       ; -0.073     ; 5.770      ;
; 14.159 ; eeprom_control:u_eeprom_control|cnt_byte[4]                                                                                          ; eeprom_control:u_eeprom_control|cnt_byte[5]                                                                                          ; clk          ; clk         ; 20.000       ; -0.073     ; 5.770      ;
; 14.159 ; eeprom_control:u_eeprom_control|cnt_byte[4]                                                                                          ; eeprom_control:u_eeprom_control|cnt_byte[7]                                                                                          ; clk          ; clk         ; 20.000       ; -0.073     ; 5.770      ;
; 14.159 ; eeprom_control:u_eeprom_control|cnt_byte[4]                                                                                          ; eeprom_control:u_eeprom_control|cnt_byte[1]                                                                                          ; clk          ; clk         ; 20.000       ; -0.073     ; 5.770      ;
; 14.181 ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|empty_dff ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|empty_dff ; clk          ; clk         ; 20.000       ; -0.073     ; 5.748      ;
; 14.184 ; i2c_interface:u_i2c_interface|cnt_scl[1]                                                                                             ; i2c_interface:u_i2c_interface|rd_dout[0]                                                                                             ; clk          ; clk         ; 20.000       ; -0.073     ; 5.745      ;
; 14.191 ; i2c_interface:u_i2c_interface|state_c.WRITE                                                                                          ; i2c_interface:u_i2c_interface|state_c.WRITE                                                                                          ; clk          ; clk         ; 20.000       ; -0.073     ; 5.738      ;
; 14.194 ; i2c_interface:u_i2c_interface|state_c.READ                                                                                           ; i2c_interface:u_i2c_interface|state_c.WRITE                                                                                          ; clk          ; clk         ; 20.000       ; -0.073     ; 5.735      ;
; 14.220 ; eeprom_control:u_eeprom_control|cnt_byte[0]                                                                                          ; eeprom_control:u_eeprom_control|cnt_byte[3]                                                                                          ; clk          ; clk         ; 20.000       ; -0.073     ; 5.709      ;
; 14.220 ; eeprom_control:u_eeprom_control|cnt_byte[0]                                                                                          ; eeprom_control:u_eeprom_control|cnt_byte[6]                                                                                          ; clk          ; clk         ; 20.000       ; -0.073     ; 5.709      ;
; 14.220 ; eeprom_control:u_eeprom_control|cnt_byte[0]                                                                                          ; eeprom_control:u_eeprom_control|cnt_byte[0]                                                                                          ; clk          ; clk         ; 20.000       ; -0.073     ; 5.709      ;
; 14.220 ; eeprom_control:u_eeprom_control|cnt_byte[0]                                                                                          ; eeprom_control:u_eeprom_control|cnt_byte[2]                                                                                          ; clk          ; clk         ; 20.000       ; -0.073     ; 5.709      ;
; 14.220 ; eeprom_control:u_eeprom_control|cnt_byte[0]                                                                                          ; eeprom_control:u_eeprom_control|cnt_byte[4]                                                                                          ; clk          ; clk         ; 20.000       ; -0.073     ; 5.709      ;
; 14.220 ; eeprom_control:u_eeprom_control|cnt_byte[0]                                                                                          ; eeprom_control:u_eeprom_control|cnt_byte[5]                                                                                          ; clk          ; clk         ; 20.000       ; -0.073     ; 5.709      ;
; 14.220 ; eeprom_control:u_eeprom_control|cnt_byte[0]                                                                                          ; eeprom_control:u_eeprom_control|cnt_byte[7]                                                                                          ; clk          ; clk         ; 20.000       ; -0.073     ; 5.709      ;
; 14.220 ; eeprom_control:u_eeprom_control|cnt_byte[0]                                                                                          ; eeprom_control:u_eeprom_control|cnt_byte[1]                                                                                          ; clk          ; clk         ; 20.000       ; -0.073     ; 5.709      ;
; 14.238 ; i2c_interface:u_i2c_interface|cnt_scl[0]                                                                                             ; i2c_interface:u_i2c_interface|rd_dout[1]                                                                                             ; clk          ; clk         ; 20.000       ; -0.063     ; 5.701      ;
; 14.244 ; i2c_interface:u_i2c_interface|cnt_scl[3]                                                                                             ; i2c_interface:u_i2c_interface|rd_dout[6]                                                                                             ; clk          ; clk         ; 20.000       ; -0.069     ; 5.689      ;
; 14.257 ; i2c_interface:u_i2c_interface|cnt_scl[2]                                                                                             ; i2c_interface:u_i2c_interface|rd_dout[0]                                                                                             ; clk          ; clk         ; 20.000       ; -0.073     ; 5.672      ;
; 14.258 ; i2c_interface:u_i2c_interface|cnt_scl[5]                                                                                             ; i2c_interface:u_i2c_interface|rd_dout[0]                                                                                             ; clk          ; clk         ; 20.000       ; -0.073     ; 5.671      ;
; 14.266 ; i2c_interface:u_i2c_interface|cnt_scl[6]                                                                                             ; i2c_interface:u_i2c_interface|state_c.WRITE                                                                                          ; clk          ; clk         ; 20.000       ; -0.059     ; 5.677      ;
; 14.271 ; cmd_analy:u_cmd_analy|din_r0[4]                                                                                                      ; cmd_analy:u_cmd_analy|state_c.FRAME_END                                                                                              ; clk          ; clk         ; 20.000       ; -0.052     ; 5.679      ;
; 14.298 ; cmd_analy:u_cmd_analy|din_r0[6]                                                                                                      ; cmd_analy:u_cmd_analy|state_c.IDLE                                                                                                   ; clk          ; clk         ; 20.000       ; -0.052     ; 5.652      ;
; 14.302 ; i2c_interface:u_i2c_interface|cnt_scl[7]                                                                                             ; i2c_interface:u_i2c_interface|slave_ack                                                                                              ; clk          ; clk         ; 20.000       ; -0.059     ; 5.641      ;
; 14.320 ; i2c_interface:u_i2c_interface|cnt_scl[3]                                                                                             ; i2c_interface:u_i2c_interface|rd_dout[5]                                                                                             ; clk          ; clk         ; 20.000       ; -0.062     ; 5.620      ;
; 14.321 ; i2c_interface:u_i2c_interface|cnt_scl[3]                                                                                             ; i2c_interface:u_i2c_interface|rd_dout[4]                                                                                             ; clk          ; clk         ; 20.000       ; -0.062     ; 5.619      ;
; 14.334 ; i2c_interface:u_i2c_interface|cnt_scl[3]                                                                                             ; i2c_interface:u_i2c_interface|rd_dout[3]                                                                                             ; clk          ; clk         ; 20.000       ; -0.060     ; 5.608      ;
; 14.347 ; i2c_interface:u_i2c_interface|cnt_scl[4]                                                                                             ; i2c_interface:u_i2c_interface|rd_dout[2]                                                                                             ; clk          ; clk         ; 20.000       ; -0.073     ; 5.582      ;
; 14.374 ; i2c_interface:u_i2c_interface|cnt_scl[1]                                                                                             ; i2c_interface:u_i2c_interface|slave_ack                                                                                              ; clk          ; clk         ; 20.000       ; -0.059     ; 5.569      ;
; 14.428 ; i2c_interface:u_i2c_interface|cnt_scl[1]                                                                                             ; i2c_interface:u_i2c_interface|state_c.WRITE                                                                                          ; clk          ; clk         ; 20.000       ; -0.059     ; 5.515      ;
; 14.435 ; i2c_interface:u_i2c_interface|cnt_scl[6]                                                                                             ; i2c_interface:u_i2c_interface|rd_dout[0]                                                                                             ; clk          ; clk         ; 20.000       ; -0.073     ; 5.494      ;
; 14.437 ; i2c_interface:u_i2c_interface|cnt_scl[7]                                                                                             ; i2c_interface:u_i2c_interface|sda_out                                                                                                ; clk          ; clk         ; 20.000       ; -0.072     ; 5.493      ;
; 14.447 ; i2c_interface:u_i2c_interface|cnt_scl[2]                                                                                             ; i2c_interface:u_i2c_interface|slave_ack                                                                                              ; clk          ; clk         ; 20.000       ; -0.059     ; 5.496      ;
; 14.448 ; i2c_interface:u_i2c_interface|cnt_scl[5]                                                                                             ; i2c_interface:u_i2c_interface|slave_ack                                                                                              ; clk          ; clk         ; 20.000       ; -0.059     ; 5.495      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                     ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.399 ; cmd_analy:u_cmd_analy|dout[2]                                                                                                                                 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|altsyncram_9nb1:FIFOram|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.432      ; 1.061      ;
; 0.400 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[0]                    ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[0]                                         ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[3]                    ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[3]                                         ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[1]                    ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[1]                                         ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[4]                    ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[4]                                         ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; i2c_interface:u_i2c_interface|rd_dout[3]                                                                                                                      ; i2c_interface:u_i2c_interface|rd_dout[3]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; i2c_interface:u_i2c_interface|rd_dout[7]                                                                                                                      ; i2c_interface:u_i2c_interface|rd_dout[7]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart_tx:u_uart_tx|tx_flag                                                                                                                                     ; uart_tx:u_uart_tx|tx_flag                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart_tx:u_uart_tx|cnt_bit[2]                                                                                                                                  ; uart_tx:u_uart_tx|cnt_bit[2]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eeprom_control:u_eeprom_control|state_c.WAIT_RDONE                                                                                                            ; eeprom_control:u_eeprom_control|state_c.WAIT_RDONE                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eeprom_control:u_eeprom_control|state_c.WAIT_WDONE                                                                                                            ; eeprom_control:u_eeprom_control|state_c.WAIT_WDONE                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|full_dff                           ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|full_dff                                                ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|usedw_is_0_dff                     ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|usedw_is_0_dff                                          ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; cmd_analy:u_cmd_analy|dout[4]                                                                                                                                 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|altsyncram_9nb1:FIFOram|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.432      ; 1.063      ;
; 0.401 ; i2c_interface:u_i2c_interface|rd_dout[0]                                                                                                                      ; i2c_interface:u_i2c_interface|rd_dout[0]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[2]                    ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[2]                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[3]                    ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[3]                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[5]                    ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[5]                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; i2c_interface:u_i2c_interface|rd_dout[1]                                                                                                                      ; i2c_interface:u_i2c_interface|rd_dout[1]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; i2c_interface:u_i2c_interface|rd_dout[2]                                                                                                                      ; i2c_interface:u_i2c_interface|rd_dout[2]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; i2c_interface:u_i2c_interface|rd_dout[4]                                                                                                                      ; i2c_interface:u_i2c_interface|rd_dout[4]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; i2c_interface:u_i2c_interface|rd_dout[5]                                                                                                                      ; i2c_interface:u_i2c_interface|rd_dout[5]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; i2c_interface:u_i2c_interface|rd_dout[6]                                                                                                                      ; i2c_interface:u_i2c_interface|rd_dout[6]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx:u_uart_tx|cnt_bit[1]                                                                                                                                  ; uart_tx:u_uart_tx|cnt_bit[1]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|full_dff                           ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|full_dff                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|usedw_is_0_dff                     ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|usedw_is_0_dff                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; i2c_interface:u_i2c_interface|cnt_bit[2]                                                                                                                      ; i2c_interface:u_i2c_interface|cnt_bit[2]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; i2c_interface:u_i2c_interface|state_c.STOP                                                                                                                    ; i2c_interface:u_i2c_interface|state_c.STOP                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; i2c_interface:u_i2c_interface|cnt_bit[1]                                                                                                                      ; i2c_interface:u_i2c_interface|cnt_bit[1]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; i2c_interface:u_i2c_interface|state_c.READ                                                                                                                    ; i2c_interface:u_i2c_interface|state_c.READ                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; i2c_interface:u_i2c_interface|state_c.WRITE                                                                                                                   ; i2c_interface:u_i2c_interface|state_c.WRITE                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; i2c_interface:u_i2c_interface|slave_ack                                                                                                                       ; i2c_interface:u_i2c_interface|slave_ack                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eeprom_control:u_eeprom_control|state_c.IDLE                                                                                                                  ; eeprom_control:u_eeprom_control|state_c.IDLE                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cmd_analy:u_cmd_analy|state_c.WR_DATA                                                                                                                         ; cmd_analy:u_cmd_analy|state_c.WR_DATA                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cmd_analy:u_cmd_analy|state_c.WRDATA_INST                                                                                                                     ; cmd_analy:u_cmd_analy|state_c.WRDATA_INST                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cmd_analy:u_cmd_analy|state_c.FRAME_HEAD                                                                                                                      ; cmd_analy:u_cmd_analy|state_c.FRAME_HEAD                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cmd_analy:u_cmd_analy|state_c.IDLE                                                                                                                            ; cmd_analy:u_cmd_analy|state_c.IDLE                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cmd_analy:u_cmd_analy|state_c.WR_ADDR                                                                                                                         ; cmd_analy:u_cmd_analy|state_c.WR_ADDR                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cmd_analy:u_cmd_analy|state_c.RD_ADDR                                                                                                                         ; cmd_analy:u_cmd_analy|state_c.RD_ADDR                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx:u_uart_rx|rx_data[1]                                                                                                                                  ; uart_rx:u_uart_rx|rx_data[1]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx:u_uart_rx|rx_data[8]                                                                                                                                  ; uart_rx:u_uart_rx|rx_data[8]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx:u_uart_rx|rx_flag                                                                                                                                     ; uart_rx:u_uart_rx|rx_flag                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; uart_tx:u_uart_tx|dout                                                                                                                                        ; uart_tx:u_uart_tx|dout                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[1]                    ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[1]                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[2]                    ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[2]                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[4]                    ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[4]                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[5]                    ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[5]                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[0]                    ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[0]                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:u_uart_rx|rx_data[2]                                                                                                                                  ; uart_rx:u_uart_rx|rx_data[2]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:u_uart_rx|rx_data[3]                                                                                                                                  ; uart_rx:u_uart_rx|rx_data[3]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:u_uart_rx|rx_data[4]                                                                                                                                  ; uart_rx:u_uart_rx|rx_data[4]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:u_uart_rx|rx_data[7]                                                                                                                                  ; uart_rx:u_uart_rx|rx_data[7]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:u_uart_rx|rx_data[5]                                                                                                                                  ; uart_rx:u_uart_rx|rx_data[5]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:u_uart_rx|rx_data[6]                                                                                                                                  ; uart_rx:u_uart_rx|rx_data[6]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:u_uart_rx|cnt_bit[3]                                                                                                                                  ; uart_rx:u_uart_rx|cnt_bit[3]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:u_uart_rx|cnt_bit[1]                                                                                                                                  ; uart_rx:u_uart_rx|cnt_bit[1]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:u_uart_rx|cnt_bit[2]                                                                                                                                  ; uart_rx:u_uart_rx|cnt_bit[2]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.405 ; i2c_interface:u_i2c_interface|rd_dout[2]                                                                                                                      ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|altsyncram_9nb1:FIFOram|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.438      ; 1.073      ;
; 0.411 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|altsyncram_9nb1:FIFOram|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.437      ; 1.078      ;
; 0.415 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|rd_ptr_lsb                         ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|rd_ptr_lsb                                              ; clk          ; clk         ; 0.000        ; 0.074      ; 0.684      ;
; 0.415 ; eeprom_control:u_eeprom_control|tx_data_vld                                                                                                                   ; eeprom_control:u_eeprom_control|tx_data_vld                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.074      ; 0.684      ;
; 0.416 ; uart_tx:u_uart_tx|cnt_bit[0]                                                                                                                                  ; uart_tx:u_uart_tx|cnt_bit[0]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; i2c_interface:u_i2c_interface|cnt_bit[0]                                                                                                                      ; i2c_interface:u_i2c_interface|cnt_bit[0]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|rd_ptr_lsb                         ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|rd_ptr_lsb                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; uart_rx:u_uart_rx|cnt_bit[0]                                                                                                                                  ; uart_rx:u_uart_rx|cnt_bit[0]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.684      ;
; 0.438 ; i2c_interface:u_i2c_interface|rd_dout[0]                                                                                                                      ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|altsyncram_9nb1:FIFOram|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.438      ; 1.106      ;
; 0.440 ; i2c_interface:u_i2c_interface|rd_dout[6]                                                                                                                      ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|altsyncram_9nb1:FIFOram|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.434      ; 1.104      ;
; 0.442 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2] ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|altsyncram_9nb1:FIFOram|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.437      ; 1.109      ;
; 0.448 ; uart_rx:u_uart_rx|din_r1                                                                                                                                      ; uart_rx:u_uart_rx|rx_flag                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.716      ;
; 0.453 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5] ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|altsyncram_9nb1:FIFOram|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.437      ; 1.120      ;
; 0.458 ; i2c_interface:u_i2c_interface|rd_dout[1]                                                                                                                      ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|altsyncram_9nb1:FIFOram|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.428      ; 1.116      ;
; 0.469 ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|rd_ptr_lsb                         ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[0]                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.736      ;
; 0.470 ; cmd_analy:u_cmd_analy|addr[2]                                                                                                                                 ; eeprom_control:u_eeprom_control|data[2]                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.738      ;
; 0.475 ; eeprom_control:u_eeprom_control|wfifo_rdreq                                                                                                                   ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[3]                                         ; clk          ; clk         ; 0.000        ; 0.074      ; 0.744      ;
; 0.475 ; i2c_interface:u_i2c_interface|state_c.RECV_ACK                                                                                                                ; i2c_interface:u_i2c_interface|slave_ack                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.743      ;
; 0.476 ; eeprom_control:u_eeprom_control|wfifo_rdreq                                                                                                                   ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[0]                                         ; clk          ; clk         ; 0.000        ; 0.074      ; 0.745      ;
; 0.477 ; i2c_interface:u_i2c_interface|state_c.RECV_ACK                                                                                                                ; i2c_interface:u_i2c_interface|sda_out_en                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.745      ;
; 0.479 ; i2c_interface:u_i2c_interface|rd_dout[7]                                                                                                                      ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|altsyncram_9nb1:FIFOram|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.425      ; 1.134      ;
; 0.486 ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|full_dff                           ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|empty_dff                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.754      ;
; 0.488 ; eeprom_control:u_eeprom_control|cnt_byte[3]                                                                                                                   ; eeprom_control:u_eeprom_control|cmd[3]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.756      ;
; 0.489 ; uart_rx:u_uart_rx|cnt_bit[2]                                                                                                                                  ; uart_rx:u_uart_rx|rx_data[6]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.756      ;
; 0.492 ; uart_rx:u_uart_rx|cnt_bit[2]                                                                                                                                  ; uart_rx:u_uart_rx|rx_data[2]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.759      ;
; 0.500 ; cmd_analy:u_cmd_analy|din_r0[4]                                                                                                                               ; cmd_analy:u_cmd_analy|din_r1[4]                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.767      ;
; 0.502 ; i2c_interface:u_i2c_interface|rd_dout[3]                                                                                                                      ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|altsyncram_9nb1:FIFOram|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.425      ; 1.157      ;
; 0.519 ; eeprom_control:u_eeprom_control|state_c.WAIT_RDONE                                                                                                            ; eeprom_control:u_eeprom_control|state_c.RD_REQ                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.074      ; 0.788      ;
; 0.530 ; i2c_interface:u_i2c_interface|cnt_bit[1]                                                                                                                      ; i2c_interface:u_i2c_interface|cnt_bit[2]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.798      ;
; 0.577 ; cmd_analy:u_cmd_analy|dout[7]                                                                                                                                 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|altsyncram_9nb1:FIFOram|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.432      ; 1.239      ;
; 0.585 ; cmd_analy:u_cmd_analy|dout[3]                                                                                                                                 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|altsyncram_9nb1:FIFOram|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.432      ; 1.247      ;
; 0.597 ; cmd_analy:u_cmd_analy|dout[1]                                                                                                                                 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|altsyncram_9nb1:FIFOram|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.432      ; 1.259      ;
; 0.602 ; cmd_analy:u_cmd_analy|dout[5]                                                                                                                                 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|altsyncram_9nb1:FIFOram|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.432      ; 1.264      ;
; 0.618 ; cmd_analy:u_cmd_analy|dout[0]                                                                                                                                 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|altsyncram_9nb1:FIFOram|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.432      ; 1.280      ;
; 0.624 ; cmd_analy:u_cmd_analy|addr[3]                                                                                                                                 ; eeprom_control:u_eeprom_control|data[3]                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.075      ; 0.894      ;
; 0.645 ; uart_rx:u_uart_rx|rx_data[5]                                                                                                                                  ; uart_rx:u_uart_rx|dout[4]                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.912      ;
; 0.645 ; uart_rx:u_uart_rx|rx_data[8]                                                                                                                                  ; uart_rx:u_uart_rx|dout[7]                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.913      ;
; 0.646 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4] ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|altsyncram_9nb1:FIFOram|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.437      ; 1.313      ;
; 0.646 ; uart_rx:u_uart_rx|dout[3]                                                                                                                                     ; cmd_analy:u_cmd_analy|din_r0[3]                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.914      ;
; 0.649 ; eeprom_control:u_eeprom_control|state_c.WAIT_WDONE                                                                                                            ; eeprom_control:u_eeprom_control|wfifo_rdreq                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.074      ; 0.918      ;
; 0.649 ; eeprom_control:u_eeprom_control|state_c.WAIT_WDONE                                                                                                            ; eeprom_control:u_eeprom_control|state_c.WR_REQ                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.074      ; 0.918      ;
; 0.656 ; eeprom_control:u_eeprom_control|state_c.RD_REQ                                                                                                                ; eeprom_control:u_eeprom_control|req                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.924      ;
; 0.667 ; cmd_analy:u_cmd_analy|din_r0[1]                                                                                                                               ; cmd_analy:u_cmd_analy|din_r1[1]                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.934      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; 16.619 ; 0.000             ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.137 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; clk   ; 9.199 ; 0.000                            ;
+-------+-------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                        ;
+--------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.619 ; i2c_interface:u_i2c_interface|cnt_scl[5]    ; i2c_interface:u_i2c_interface|rd_dout[7]    ; clk          ; clk         ; 20.000       ; -0.029     ; 3.339      ;
; 16.622 ; i2c_interface:u_i2c_interface|cnt_scl[5]    ; i2c_interface:u_i2c_interface|rd_dout[1]    ; clk          ; clk         ; 20.000       ; -0.033     ; 3.332      ;
; 16.667 ; i2c_interface:u_i2c_interface|cnt_scl[1]    ; i2c_interface:u_i2c_interface|rd_dout[7]    ; clk          ; clk         ; 20.000       ; -0.029     ; 3.291      ;
; 16.670 ; i2c_interface:u_i2c_interface|cnt_scl[1]    ; i2c_interface:u_i2c_interface|rd_dout[1]    ; clk          ; clk         ; 20.000       ; -0.033     ; 3.284      ;
; 16.697 ; i2c_interface:u_i2c_interface|cnt_scl[7]    ; i2c_interface:u_i2c_interface|rd_dout[7]    ; clk          ; clk         ; 20.000       ; -0.029     ; 3.261      ;
; 16.700 ; i2c_interface:u_i2c_interface|cnt_scl[7]    ; i2c_interface:u_i2c_interface|rd_dout[1]    ; clk          ; clk         ; 20.000       ; -0.033     ; 3.254      ;
; 16.761 ; i2c_interface:u_i2c_interface|cnt_scl[2]    ; i2c_interface:u_i2c_interface|rd_dout[7]    ; clk          ; clk         ; 20.000       ; -0.029     ; 3.197      ;
; 16.764 ; i2c_interface:u_i2c_interface|cnt_scl[2]    ; i2c_interface:u_i2c_interface|rd_dout[1]    ; clk          ; clk         ; 20.000       ; -0.033     ; 3.190      ;
; 16.770 ; i2c_interface:u_i2c_interface|cnt_scl[5]    ; i2c_interface:u_i2c_interface|rd_dout[6]    ; clk          ; clk         ; 20.000       ; -0.035     ; 3.182      ;
; 16.778 ; i2c_interface:u_i2c_interface|cnt_scl[5]    ; i2c_interface:u_i2c_interface|rd_dout[5]    ; clk          ; clk         ; 20.000       ; -0.032     ; 3.177      ;
; 16.780 ; i2c_interface:u_i2c_interface|cnt_scl[5]    ; i2c_interface:u_i2c_interface|rd_dout[4]    ; clk          ; clk         ; 20.000       ; -0.032     ; 3.175      ;
; 16.793 ; i2c_interface:u_i2c_interface|cnt_scl[6]    ; i2c_interface:u_i2c_interface|rd_dout[7]    ; clk          ; clk         ; 20.000       ; -0.029     ; 3.165      ;
; 16.796 ; i2c_interface:u_i2c_interface|cnt_scl[6]    ; i2c_interface:u_i2c_interface|rd_dout[1]    ; clk          ; clk         ; 20.000       ; -0.033     ; 3.158      ;
; 16.817 ; i2c_interface:u_i2c_interface|cnt_scl[5]    ; i2c_interface:u_i2c_interface|rd_dout[3]    ; clk          ; clk         ; 20.000       ; -0.029     ; 3.141      ;
; 16.818 ; i2c_interface:u_i2c_interface|cnt_scl[1]    ; i2c_interface:u_i2c_interface|rd_dout[6]    ; clk          ; clk         ; 20.000       ; -0.035     ; 3.134      ;
; 16.826 ; i2c_interface:u_i2c_interface|cnt_scl[1]    ; i2c_interface:u_i2c_interface|rd_dout[5]    ; clk          ; clk         ; 20.000       ; -0.032     ; 3.129      ;
; 16.828 ; i2c_interface:u_i2c_interface|cnt_scl[1]    ; i2c_interface:u_i2c_interface|rd_dout[4]    ; clk          ; clk         ; 20.000       ; -0.032     ; 3.127      ;
; 16.848 ; i2c_interface:u_i2c_interface|cnt_scl[7]    ; i2c_interface:u_i2c_interface|rd_dout[6]    ; clk          ; clk         ; 20.000       ; -0.035     ; 3.104      ;
; 16.856 ; i2c_interface:u_i2c_interface|cnt_scl[7]    ; i2c_interface:u_i2c_interface|rd_dout[5]    ; clk          ; clk         ; 20.000       ; -0.032     ; 3.099      ;
; 16.858 ; i2c_interface:u_i2c_interface|cnt_scl[7]    ; i2c_interface:u_i2c_interface|rd_dout[4]    ; clk          ; clk         ; 20.000       ; -0.032     ; 3.097      ;
; 16.865 ; i2c_interface:u_i2c_interface|cnt_scl[1]    ; i2c_interface:u_i2c_interface|rd_dout[3]    ; clk          ; clk         ; 20.000       ; -0.029     ; 3.093      ;
; 16.884 ; i2c_interface:u_i2c_interface|cnt_scl[4]    ; i2c_interface:u_i2c_interface|rd_dout[7]    ; clk          ; clk         ; 20.000       ; -0.029     ; 3.074      ;
; 16.887 ; i2c_interface:u_i2c_interface|cnt_scl[4]    ; i2c_interface:u_i2c_interface|rd_dout[1]    ; clk          ; clk         ; 20.000       ; -0.033     ; 3.067      ;
; 16.895 ; i2c_interface:u_i2c_interface|cnt_scl[7]    ; i2c_interface:u_i2c_interface|rd_dout[3]    ; clk          ; clk         ; 20.000       ; -0.029     ; 3.063      ;
; 16.904 ; i2c_interface:u_i2c_interface|cnt_scl[5]    ; i2c_interface:u_i2c_interface|rd_dout[2]    ; clk          ; clk         ; 20.000       ; -0.038     ; 3.045      ;
; 16.912 ; i2c_interface:u_i2c_interface|cnt_scl[2]    ; i2c_interface:u_i2c_interface|rd_dout[6]    ; clk          ; clk         ; 20.000       ; -0.035     ; 3.040      ;
; 16.920 ; i2c_interface:u_i2c_interface|cnt_scl[2]    ; i2c_interface:u_i2c_interface|rd_dout[5]    ; clk          ; clk         ; 20.000       ; -0.032     ; 3.035      ;
; 16.922 ; i2c_interface:u_i2c_interface|cnt_scl[2]    ; i2c_interface:u_i2c_interface|rd_dout[4]    ; clk          ; clk         ; 20.000       ; -0.032     ; 3.033      ;
; 16.944 ; i2c_interface:u_i2c_interface|cnt_scl[6]    ; i2c_interface:u_i2c_interface|rd_dout[6]    ; clk          ; clk         ; 20.000       ; -0.035     ; 3.008      ;
; 16.951 ; i2c_interface:u_i2c_interface|cnt_scl[2]    ; i2c_interface:u_i2c_interface|state_c.READ  ; clk          ; clk         ; 20.000       ; -0.028     ; 3.008      ;
; 16.952 ; i2c_interface:u_i2c_interface|cnt_scl[6]    ; i2c_interface:u_i2c_interface|rd_dout[5]    ; clk          ; clk         ; 20.000       ; -0.032     ; 3.003      ;
; 16.952 ; i2c_interface:u_i2c_interface|cnt_scl[1]    ; i2c_interface:u_i2c_interface|rd_dout[2]    ; clk          ; clk         ; 20.000       ; -0.038     ; 2.997      ;
; 16.954 ; i2c_interface:u_i2c_interface|cnt_scl[6]    ; i2c_interface:u_i2c_interface|rd_dout[4]    ; clk          ; clk         ; 20.000       ; -0.032     ; 3.001      ;
; 16.959 ; i2c_interface:u_i2c_interface|cnt_scl[2]    ; i2c_interface:u_i2c_interface|rd_dout[3]    ; clk          ; clk         ; 20.000       ; -0.029     ; 2.999      ;
; 16.965 ; i2c_interface:u_i2c_interface|cnt_scl[7]    ; i2c_interface:u_i2c_interface|state_c.READ  ; clk          ; clk         ; 20.000       ; -0.028     ; 2.994      ;
; 16.982 ; i2c_interface:u_i2c_interface|cnt_scl[7]    ; i2c_interface:u_i2c_interface|rd_dout[2]    ; clk          ; clk         ; 20.000       ; -0.038     ; 2.967      ;
; 16.991 ; i2c_interface:u_i2c_interface|cnt_scl[6]    ; i2c_interface:u_i2c_interface|rd_dout[3]    ; clk          ; clk         ; 20.000       ; -0.029     ; 2.967      ;
; 17.019 ; i2c_interface:u_i2c_interface|cnt_scl[3]    ; i2c_interface:u_i2c_interface|rd_dout[7]    ; clk          ; clk         ; 20.000       ; -0.029     ; 2.939      ;
; 17.022 ; i2c_interface:u_i2c_interface|cnt_scl[3]    ; i2c_interface:u_i2c_interface|rd_dout[1]    ; clk          ; clk         ; 20.000       ; -0.033     ; 2.932      ;
; 17.032 ; i2c_interface:u_i2c_interface|cnt_scl[3]    ; i2c_interface:u_i2c_interface|state_c.READ  ; clk          ; clk         ; 20.000       ; -0.028     ; 2.927      ;
; 17.035 ; i2c_interface:u_i2c_interface|cnt_scl[4]    ; i2c_interface:u_i2c_interface|rd_dout[6]    ; clk          ; clk         ; 20.000       ; -0.035     ; 2.917      ;
; 17.043 ; i2c_interface:u_i2c_interface|cnt_scl[4]    ; i2c_interface:u_i2c_interface|rd_dout[5]    ; clk          ; clk         ; 20.000       ; -0.032     ; 2.912      ;
; 17.044 ; i2c_interface:u_i2c_interface|cnt_scl[5]    ; i2c_interface:u_i2c_interface|rd_dout[0]    ; clk          ; clk         ; 20.000       ; -0.038     ; 2.905      ;
; 17.045 ; i2c_interface:u_i2c_interface|cnt_scl[4]    ; i2c_interface:u_i2c_interface|rd_dout[4]    ; clk          ; clk         ; 20.000       ; -0.032     ; 2.910      ;
; 17.046 ; i2c_interface:u_i2c_interface|cnt_scl[2]    ; i2c_interface:u_i2c_interface|rd_dout[2]    ; clk          ; clk         ; 20.000       ; -0.038     ; 2.903      ;
; 17.060 ; i2c_interface:u_i2c_interface|state_c.IDLE  ; i2c_interface:u_i2c_interface|state_c.READ  ; clk          ; clk         ; 20.000       ; -0.037     ; 2.890      ;
; 17.063 ; i2c_interface:u_i2c_interface|cnt_scl[0]    ; i2c_interface:u_i2c_interface|rd_dout[7]    ; clk          ; clk         ; 20.000       ; -0.029     ; 2.895      ;
; 17.066 ; i2c_interface:u_i2c_interface|cnt_scl[0]    ; i2c_interface:u_i2c_interface|rd_dout[1]    ; clk          ; clk         ; 20.000       ; -0.033     ; 2.888      ;
; 17.078 ; i2c_interface:u_i2c_interface|cnt_scl[6]    ; i2c_interface:u_i2c_interface|rd_dout[2]    ; clk          ; clk         ; 20.000       ; -0.038     ; 2.871      ;
; 17.082 ; i2c_interface:u_i2c_interface|cnt_scl[4]    ; i2c_interface:u_i2c_interface|rd_dout[3]    ; clk          ; clk         ; 20.000       ; -0.029     ; 2.876      ;
; 17.092 ; i2c_interface:u_i2c_interface|cnt_scl[1]    ; i2c_interface:u_i2c_interface|rd_dout[0]    ; clk          ; clk         ; 20.000       ; -0.038     ; 2.857      ;
; 17.099 ; i2c_interface:u_i2c_interface|cnt_scl[2]    ; i2c_interface:u_i2c_interface|state_c.WRITE ; clk          ; clk         ; 20.000       ; -0.028     ; 2.860      ;
; 17.104 ; cmd_analy:u_cmd_analy|din_r0[6]             ; cmd_analy:u_cmd_analy|state_c.FRAME_END     ; clk          ; clk         ; 20.000       ; -0.026     ; 2.857      ;
; 17.113 ; i2c_interface:u_i2c_interface|cnt_scl[7]    ; i2c_interface:u_i2c_interface|state_c.WRITE ; clk          ; clk         ; 20.000       ; -0.028     ; 2.846      ;
; 17.122 ; i2c_interface:u_i2c_interface|cnt_scl[7]    ; i2c_interface:u_i2c_interface|rd_dout[0]    ; clk          ; clk         ; 20.000       ; -0.038     ; 2.827      ;
; 17.158 ; i2c_interface:u_i2c_interface|state_c.READ  ; i2c_interface:u_i2c_interface|state_c.READ  ; clk          ; clk         ; 20.000       ; -0.037     ; 2.792      ;
; 17.162 ; i2c_interface:u_i2c_interface|cnt_scl[5]    ; i2c_interface:u_i2c_interface|slave_ack     ; clk          ; clk         ; 20.000       ; -0.028     ; 2.797      ;
; 17.162 ; i2c_interface:u_i2c_interface|state_c.WRITE ; i2c_interface:u_i2c_interface|state_c.READ  ; clk          ; clk         ; 20.000       ; -0.037     ; 2.788      ;
; 17.169 ; i2c_interface:u_i2c_interface|cnt_scl[4]    ; i2c_interface:u_i2c_interface|rd_dout[2]    ; clk          ; clk         ; 20.000       ; -0.038     ; 2.780      ;
; 17.170 ; i2c_interface:u_i2c_interface|cnt_scl[3]    ; i2c_interface:u_i2c_interface|rd_dout[6]    ; clk          ; clk         ; 20.000       ; -0.035     ; 2.782      ;
; 17.175 ; i2c_interface:u_i2c_interface|cnt_scl[6]    ; i2c_interface:u_i2c_interface|state_c.READ  ; clk          ; clk         ; 20.000       ; -0.028     ; 2.784      ;
; 17.178 ; i2c_interface:u_i2c_interface|cnt_scl[3]    ; i2c_interface:u_i2c_interface|rd_dout[5]    ; clk          ; clk         ; 20.000       ; -0.032     ; 2.777      ;
; 17.180 ; i2c_interface:u_i2c_interface|cnt_scl[3]    ; i2c_interface:u_i2c_interface|rd_dout[4]    ; clk          ; clk         ; 20.000       ; -0.032     ; 2.775      ;
; 17.180 ; i2c_interface:u_i2c_interface|cnt_scl[3]    ; i2c_interface:u_i2c_interface|state_c.WRITE ; clk          ; clk         ; 20.000       ; -0.028     ; 2.779      ;
; 17.186 ; i2c_interface:u_i2c_interface|cnt_scl[2]    ; i2c_interface:u_i2c_interface|rd_dout[0]    ; clk          ; clk         ; 20.000       ; -0.038     ; 2.763      ;
; 17.208 ; i2c_interface:u_i2c_interface|state_c.IDLE  ; i2c_interface:u_i2c_interface|state_c.WRITE ; clk          ; clk         ; 20.000       ; -0.037     ; 2.742      ;
; 17.210 ; i2c_interface:u_i2c_interface|cnt_scl[1]    ; i2c_interface:u_i2c_interface|slave_ack     ; clk          ; clk         ; 20.000       ; -0.028     ; 2.749      ;
; 17.214 ; i2c_interface:u_i2c_interface|cnt_scl[0]    ; i2c_interface:u_i2c_interface|rd_dout[6]    ; clk          ; clk         ; 20.000       ; -0.035     ; 2.738      ;
; 17.217 ; i2c_interface:u_i2c_interface|cnt_scl[3]    ; i2c_interface:u_i2c_interface|rd_dout[3]    ; clk          ; clk         ; 20.000       ; -0.029     ; 2.741      ;
; 17.218 ; i2c_interface:u_i2c_interface|cnt_scl[6]    ; i2c_interface:u_i2c_interface|rd_dout[0]    ; clk          ; clk         ; 20.000       ; -0.038     ; 2.731      ;
; 17.222 ; i2c_interface:u_i2c_interface|cnt_scl[0]    ; i2c_interface:u_i2c_interface|rd_dout[5]    ; clk          ; clk         ; 20.000       ; -0.032     ; 2.733      ;
; 17.224 ; i2c_interface:u_i2c_interface|cnt_scl[0]    ; i2c_interface:u_i2c_interface|rd_dout[4]    ; clk          ; clk         ; 20.000       ; -0.032     ; 2.731      ;
; 17.232 ; i2c_interface:u_i2c_interface|cnt_scl[5]    ; i2c_interface:u_i2c_interface|sda_out       ; clk          ; clk         ; 20.000       ; -0.036     ; 2.719      ;
; 17.240 ; i2c_interface:u_i2c_interface|cnt_scl[7]    ; i2c_interface:u_i2c_interface|slave_ack     ; clk          ; clk         ; 20.000       ; -0.028     ; 2.719      ;
; 17.253 ; i2c_interface:u_i2c_interface|cnt_bit[0]    ; i2c_interface:u_i2c_interface|state_c.READ  ; clk          ; clk         ; 20.000       ; -0.027     ; 2.707      ;
; 17.254 ; i2c_interface:u_i2c_interface|cnt_scl[4]    ; i2c_interface:u_i2c_interface|state_c.READ  ; clk          ; clk         ; 20.000       ; -0.028     ; 2.705      ;
; 17.258 ; i2c_interface:u_i2c_interface|cnt_scl[1]    ; i2c_interface:u_i2c_interface|state_c.READ  ; clk          ; clk         ; 20.000       ; -0.028     ; 2.701      ;
; 17.261 ; i2c_interface:u_i2c_interface|cnt_scl[0]    ; i2c_interface:u_i2c_interface|rd_dout[3]    ; clk          ; clk         ; 20.000       ; -0.029     ; 2.697      ;
; 17.274 ; cmd_analy:u_cmd_analy|din_r0[5]             ; cmd_analy:u_cmd_analy|state_c.FRAME_END     ; clk          ; clk         ; 20.000       ; -0.026     ; 2.687      ;
; 17.280 ; i2c_interface:u_i2c_interface|cnt_scl[1]    ; i2c_interface:u_i2c_interface|sda_out       ; clk          ; clk         ; 20.000       ; -0.036     ; 2.671      ;
; 17.289 ; cmd_analy:u_cmd_analy|din_r0[6]             ; cmd_analy:u_cmd_analy|state_c.IDLE          ; clk          ; clk         ; 20.000       ; -0.026     ; 2.672      ;
; 17.302 ; i2c_interface:u_i2c_interface|cnt_scl[5]    ; i2c_interface:u_i2c_interface|state_c.READ  ; clk          ; clk         ; 20.000       ; -0.028     ; 2.657      ;
; 17.304 ; i2c_interface:u_i2c_interface|cnt_scl[3]    ; i2c_interface:u_i2c_interface|rd_dout[2]    ; clk          ; clk         ; 20.000       ; -0.038     ; 2.645      ;
; 17.304 ; i2c_interface:u_i2c_interface|cnt_scl[2]    ; i2c_interface:u_i2c_interface|slave_ack     ; clk          ; clk         ; 20.000       ; -0.028     ; 2.655      ;
; 17.306 ; i2c_interface:u_i2c_interface|state_c.READ  ; i2c_interface:u_i2c_interface|state_c.WRITE ; clk          ; clk         ; 20.000       ; -0.037     ; 2.644      ;
; 17.309 ; i2c_interface:u_i2c_interface|cnt_scl[4]    ; i2c_interface:u_i2c_interface|rd_dout[0]    ; clk          ; clk         ; 20.000       ; -0.038     ; 2.640      ;
; 17.310 ; i2c_interface:u_i2c_interface|cnt_scl[7]    ; i2c_interface:u_i2c_interface|sda_out       ; clk          ; clk         ; 20.000       ; -0.036     ; 2.641      ;
; 17.310 ; i2c_interface:u_i2c_interface|state_c.WRITE ; i2c_interface:u_i2c_interface|state_c.WRITE ; clk          ; clk         ; 20.000       ; -0.037     ; 2.640      ;
; 17.314 ; eeprom_control:u_eeprom_control|cnt_byte[4] ; eeprom_control:u_eeprom_control|cnt_byte[3] ; clk          ; clk         ; 20.000       ; -0.037     ; 2.636      ;
; 17.314 ; eeprom_control:u_eeprom_control|cnt_byte[4] ; eeprom_control:u_eeprom_control|cnt_byte[6] ; clk          ; clk         ; 20.000       ; -0.037     ; 2.636      ;
; 17.314 ; eeprom_control:u_eeprom_control|cnt_byte[4] ; eeprom_control:u_eeprom_control|cnt_byte[0] ; clk          ; clk         ; 20.000       ; -0.037     ; 2.636      ;
; 17.314 ; eeprom_control:u_eeprom_control|cnt_byte[4] ; eeprom_control:u_eeprom_control|cnt_byte[2] ; clk          ; clk         ; 20.000       ; -0.037     ; 2.636      ;
; 17.314 ; eeprom_control:u_eeprom_control|cnt_byte[4] ; eeprom_control:u_eeprom_control|cnt_byte[4] ; clk          ; clk         ; 20.000       ; -0.037     ; 2.636      ;
; 17.314 ; eeprom_control:u_eeprom_control|cnt_byte[4] ; eeprom_control:u_eeprom_control|cnt_byte[5] ; clk          ; clk         ; 20.000       ; -0.037     ; 2.636      ;
; 17.314 ; eeprom_control:u_eeprom_control|cnt_byte[4] ; eeprom_control:u_eeprom_control|cnt_byte[7] ; clk          ; clk         ; 20.000       ; -0.037     ; 2.636      ;
; 17.314 ; eeprom_control:u_eeprom_control|cnt_byte[4] ; eeprom_control:u_eeprom_control|cnt_byte[1] ; clk          ; clk         ; 20.000       ; -0.037     ; 2.636      ;
; 17.317 ; cmd_analy:u_cmd_analy|din_r0[4]             ; cmd_analy:u_cmd_analy|state_c.FRAME_END     ; clk          ; clk         ; 20.000       ; -0.026     ; 2.644      ;
; 17.323 ; i2c_interface:u_i2c_interface|cnt_scl[6]    ; i2c_interface:u_i2c_interface|state_c.WRITE ; clk          ; clk         ; 20.000       ; -0.028     ; 2.636      ;
; 17.336 ; i2c_interface:u_i2c_interface|cnt_scl[6]    ; i2c_interface:u_i2c_interface|slave_ack     ; clk          ; clk         ; 20.000       ; -0.028     ; 2.623      ;
; 17.348 ; i2c_interface:u_i2c_interface|cnt_scl[0]    ; i2c_interface:u_i2c_interface|rd_dout[2]    ; clk          ; clk         ; 20.000       ; -0.038     ; 2.601      ;
+--------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                     ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.137 ; cmd_analy:u_cmd_analy|dout[2]                                                                                                                                 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|altsyncram_9nb1:FIFOram|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.229      ; 0.470      ;
; 0.138 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|altsyncram_9nb1:FIFOram|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.234      ; 0.476      ;
; 0.145 ; cmd_analy:u_cmd_analy|dout[4]                                                                                                                                 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|altsyncram_9nb1:FIFOram|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.229      ; 0.478      ;
; 0.148 ; i2c_interface:u_i2c_interface|rd_dout[2]                                                                                                                      ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|altsyncram_9nb1:FIFOram|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.482      ;
; 0.151 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2] ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|altsyncram_9nb1:FIFOram|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.234      ; 0.489      ;
; 0.154 ; i2c_interface:u_i2c_interface|rd_dout[6]                                                                                                                      ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|altsyncram_9nb1:FIFOram|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.227      ; 0.485      ;
; 0.155 ; i2c_interface:u_i2c_interface|rd_dout[0]                                                                                                                      ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|altsyncram_9nb1:FIFOram|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.489      ;
; 0.156 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5] ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|altsyncram_9nb1:FIFOram|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.234      ; 0.494      ;
; 0.167 ; i2c_interface:u_i2c_interface|rd_dout[1]                                                                                                                      ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|altsyncram_9nb1:FIFOram|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.225      ; 0.496      ;
; 0.186 ; uart_tx:u_uart_tx|dout                                                                                                                                        ; uart_tx:u_uart_tx|dout                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[0]                    ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[0]                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[1]                    ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[1]                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[2]                    ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[2]                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[3]                    ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[3]                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[4]                    ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[4]                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[5]                    ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[5]                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_interface:u_i2c_interface|rd_dout[0]                                                                                                                      ; i2c_interface:u_i2c_interface|rd_dout[0]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[1]                    ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[1]                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[2]                    ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[2]                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[4]                    ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[4]                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[5]                    ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[5]                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_interface:u_i2c_interface|rd_dout[1]                                                                                                                      ; i2c_interface:u_i2c_interface|rd_dout[1]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_interface:u_i2c_interface|rd_dout[2]                                                                                                                      ; i2c_interface:u_i2c_interface|rd_dout[2]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_interface:u_i2c_interface|rd_dout[3]                                                                                                                      ; i2c_interface:u_i2c_interface|rd_dout[3]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_interface:u_i2c_interface|rd_dout[4]                                                                                                                      ; i2c_interface:u_i2c_interface|rd_dout[4]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_interface:u_i2c_interface|rd_dout[5]                                                                                                                      ; i2c_interface:u_i2c_interface|rd_dout[5]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_interface:u_i2c_interface|rd_dout[7]                                                                                                                      ; i2c_interface:u_i2c_interface|rd_dout[7]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_tx:u_uart_tx|tx_flag                                                                                                                                     ; uart_tx:u_uart_tx|tx_flag                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_tx:u_uart_tx|cnt_bit[2]                                                                                                                                  ; uart_tx:u_uart_tx|cnt_bit[2]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eeprom_control:u_eeprom_control|state_c.WAIT_RDONE                                                                                                            ; eeprom_control:u_eeprom_control|state_c.WAIT_RDONE                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eeprom_control:u_eeprom_control|state_c.WAIT_WDONE                                                                                                            ; eeprom_control:u_eeprom_control|state_c.WAIT_WDONE                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_interface:u_i2c_interface|cnt_bit[2]                                                                                                                      ; i2c_interface:u_i2c_interface|cnt_bit[2]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_interface:u_i2c_interface|cnt_bit[1]                                                                                                                      ; i2c_interface:u_i2c_interface|cnt_bit[1]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_interface:u_i2c_interface|state_c.READ                                                                                                                    ; i2c_interface:u_i2c_interface|state_c.READ                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_interface:u_i2c_interface|state_c.WRITE                                                                                                                   ; i2c_interface:u_i2c_interface|state_c.WRITE                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_interface:u_i2c_interface|slave_ack                                                                                                                       ; i2c_interface:u_i2c_interface|slave_ack                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eeprom_control:u_eeprom_control|state_c.IDLE                                                                                                                  ; eeprom_control:u_eeprom_control|state_c.IDLE                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|full_dff                           ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|full_dff                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|usedw_is_0_dff                     ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|usedw_is_0_dff                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cmd_analy:u_cmd_analy|state_c.WRDATA_INST                                                                                                                     ; cmd_analy:u_cmd_analy|state_c.WRDATA_INST                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cmd_analy:u_cmd_analy|state_c.FRAME_HEAD                                                                                                                      ; cmd_analy:u_cmd_analy|state_c.FRAME_HEAD                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cmd_analy:u_cmd_analy|state_c.WR_ADDR                                                                                                                         ; cmd_analy:u_cmd_analy|state_c.WR_ADDR                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cmd_analy:u_cmd_analy|state_c.RD_ADDR                                                                                                                         ; cmd_analy:u_cmd_analy|state_c.RD_ADDR                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; i2c_interface:u_i2c_interface|rd_dout[7]                                                                                                                      ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|altsyncram_9nb1:FIFOram|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.221      ; 0.512      ;
; 0.187 ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[0]                    ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[0]                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[3]                    ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[3]                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_interface:u_i2c_interface|rd_dout[6]                                                                                                                      ; i2c_interface:u_i2c_interface|rd_dout[6]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:u_uart_tx|cnt_bit[1]                                                                                                                                  ; uart_tx:u_uart_tx|cnt_bit[1]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|full_dff                           ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|full_dff                                                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|usedw_is_0_dff                     ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|usedw_is_0_dff                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_interface:u_i2c_interface|state_c.STOP                                                                                                                    ; i2c_interface:u_i2c_interface|state_c.STOP                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cmd_analy:u_cmd_analy|state_c.WR_DATA                                                                                                                         ; cmd_analy:u_cmd_analy|state_c.WR_DATA                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cmd_analy:u_cmd_analy|state_c.IDLE                                                                                                                            ; cmd_analy:u_cmd_analy|state_c.IDLE                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:u_uart_rx|rx_data[2]                                                                                                                                  ; uart_rx:u_uart_rx|rx_data[2]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:u_uart_rx|rx_data[1]                                                                                                                                  ; uart_rx:u_uart_rx|rx_data[1]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:u_uart_rx|rx_data[3]                                                                                                                                  ; uart_rx:u_uart_rx|rx_data[3]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:u_uart_rx|rx_data[4]                                                                                                                                  ; uart_rx:u_uart_rx|rx_data[4]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:u_uart_rx|rx_data[7]                                                                                                                                  ; uart_rx:u_uart_rx|rx_data[7]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:u_uart_rx|rx_data[5]                                                                                                                                  ; uart_rx:u_uart_rx|rx_data[5]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:u_uart_rx|rx_data[8]                                                                                                                                  ; uart_rx:u_uart_rx|rx_data[8]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:u_uart_rx|rx_data[6]                                                                                                                                  ; uart_rx:u_uart_rx|rx_data[6]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:u_uart_rx|cnt_bit[3]                                                                                                                                  ; uart_rx:u_uart_rx|cnt_bit[3]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:u_uart_rx|rx_flag                                                                                                                                     ; uart_rx:u_uart_rx|rx_flag                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:u_uart_rx|cnt_bit[1]                                                                                                                                  ; uart_rx:u_uart_rx|cnt_bit[1]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:u_uart_rx|cnt_bit[2]                                                                                                                                  ; uart_rx:u_uart_rx|cnt_bit[2]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.189 ; i2c_interface:u_i2c_interface|rd_dout[3]                                                                                                                      ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|altsyncram_9nb1:FIFOram|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.221      ; 0.514      ;
; 0.193 ; cmd_analy:u_cmd_analy|addr[2]                                                                                                                                 ; eeprom_control:u_eeprom_control|data[2]                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|rd_ptr_lsb                         ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|rd_ptr_lsb                                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; eeprom_control:u_eeprom_control|tx_data_vld                                                                                                                   ; eeprom_control:u_eeprom_control|tx_data_vld                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; i2c_interface:u_i2c_interface|cnt_bit[0]                                                                                                                      ; i2c_interface:u_i2c_interface|cnt_bit[0]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|rd_ptr_lsb                         ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|rd_ptr_lsb                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_tx:u_uart_tx|cnt_bit[0]                                                                                                                                  ; uart_tx:u_uart_tx|cnt_bit[0]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_rx:u_uart_rx|cnt_bit[0]                                                                                                                                  ; uart_rx:u_uart_rx|cnt_bit[0]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.198 ; uart_rx:u_uart_rx|din_r1                                                                                                                                      ; uart_rx:u_uart_rx|rx_flag                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.318      ;
; 0.204 ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|full_dff                           ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|empty_dff                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.324      ;
; 0.208 ; i2c_interface:u_i2c_interface|state_c.RECV_ACK                                                                                                                ; i2c_interface:u_i2c_interface|slave_ack                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.329      ;
; 0.209 ; eeprom_control:u_eeprom_control|wfifo_rdreq                                                                                                                   ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[3]                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.330      ;
; 0.209 ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|rd_ptr_lsb                         ; eeprom_control:u_eeprom_control|rdfifo:rdfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[0]                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.329      ;
; 0.210 ; cmd_analy:u_cmd_analy|din_r0[4]                                                                                                                               ; cmd_analy:u_cmd_analy|din_r1[4]                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.330      ;
; 0.210 ; eeprom_control:u_eeprom_control|wfifo_rdreq                                                                                                                   ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|low_addressa[0]                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.331      ;
; 0.214 ; i2c_interface:u_i2c_interface|state_c.RECV_ACK                                                                                                                ; i2c_interface:u_i2c_interface|sda_out_en                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.335      ;
; 0.216 ; uart_rx:u_uart_rx|cnt_bit[2]                                                                                                                                  ; uart_rx:u_uart_rx|rx_data[6]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.336      ;
; 0.218 ; uart_rx:u_uart_rx|cnt_bit[2]                                                                                                                                  ; uart_rx:u_uart_rx|rx_data[2]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.338      ;
; 0.219 ; eeprom_control:u_eeprom_control|state_c.WAIT_RDONE                                                                                                            ; eeprom_control:u_eeprom_control|state_c.RD_REQ                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.340      ;
; 0.220 ; eeprom_control:u_eeprom_control|cnt_byte[3]                                                                                                                   ; eeprom_control:u_eeprom_control|cmd[3]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.341      ;
; 0.235 ; i2c_interface:u_i2c_interface|cnt_bit[1]                                                                                                                      ; i2c_interface:u_i2c_interface|cnt_bit[2]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.356      ;
; 0.236 ; cmd_analy:u_cmd_analy|dout[7]                                                                                                                                 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|altsyncram_9nb1:FIFOram|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.229      ; 0.569      ;
; 0.240 ; cmd_analy:u_cmd_analy|dout[3]                                                                                                                                 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|altsyncram_9nb1:FIFOram|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.229      ; 0.573      ;
; 0.243 ; cmd_analy:u_cmd_analy|dout[1]                                                                                                                                 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|altsyncram_9nb1:FIFOram|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.229      ; 0.576      ;
; 0.247 ; cmd_analy:u_cmd_analy|dout[5]                                                                                                                                 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|altsyncram_9nb1:FIFOram|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.229      ; 0.580      ;
; 0.251 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4] ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|altsyncram_9nb1:FIFOram|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.234      ; 0.589      ;
; 0.253 ; cmd_analy:u_cmd_analy|dout[0]                                                                                                                                 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|altsyncram_9nb1:FIFOram|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.229      ; 0.586      ;
; 0.263 ; cmd_analy:u_cmd_analy|addr[3]                                                                                                                                 ; eeprom_control:u_eeprom_control|data[3]                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.038      ; 0.385      ;
; 0.267 ; uart_rx:u_uart_rx|rx_data[5]                                                                                                                                  ; uart_rx:u_uart_rx|dout[4]                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; uart_rx:u_uart_rx|rx_data[8]                                                                                                                                  ; uart_rx:u_uart_rx|dout[7]                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.387      ;
; 0.275 ; eeprom_control:u_eeprom_control|state_c.WAIT_WDONE                                                                                                            ; eeprom_control:u_eeprom_control|wfifo_rdreq                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.396      ;
; 0.275 ; eeprom_control:u_eeprom_control|state_c.WAIT_WDONE                                                                                                            ; eeprom_control:u_eeprom_control|state_c.WR_REQ                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.396      ;
; 0.277 ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; eeprom_control:u_eeprom_control|wrfifo:wrfifo_inst|scfifo:scfifo_component|scfifo_sv31:auto_generated|a_dpfifo_3641:dpfifo|altsyncram_9nb1:FIFOram|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.234      ; 0.615      ;
; 0.277 ; uart_rx:u_uart_rx|dout[3]                                                                                                                                     ; cmd_analy:u_cmd_analy|din_r0[3]                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.397      ;
; 0.278 ; cmd_analy:u_cmd_analy|din_r0[1]                                                                                                                               ; cmd_analy:u_cmd_analy|din_r1[1]                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.398      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; 12.772 ; 0.137 ; N/A      ; N/A     ; 9.199               ;
;  clk             ; 12.772 ; 0.137 ; N/A      ; N/A     ; 9.199               ;
; Design-wide TNS  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk             ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; uart_txd      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; i2c_scl       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; i2c_sda       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i2c_sda                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; rst_n                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; uart_rxd                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_txd      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; i2c_scl       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; i2c_sda       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_txd      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; i2c_scl       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; i2c_sda       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_txd      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; i2c_scl       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; i2c_sda       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 3002     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 3002     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 258   ; 258  ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 4     ; 4    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i2c_sda    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_rxd   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; i2c_scl     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i2c_sda     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_txd    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i2c_sda    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_rxd   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; i2c_scl     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i2c_sda     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_txd    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Mon Aug 30 11:09:19 2021
Info: Command: quartus_sta i2c_eeprom -c i2c_eeprom
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'i2c_eeprom.sdc'
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 12.772
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.772               0.000 clk 
Info (332146): Worst-case hold slack is 0.414
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.414               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.600
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.600               0.000 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332146): Worst-case setup slack is 13.158
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.158               0.000 clk 
Info (332146): Worst-case hold slack is 0.399
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.399               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.596
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.596               0.000 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332146): Worst-case setup slack is 16.619
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.619               0.000 clk 
Info (332146): Worst-case hold slack is 0.137
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.137               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.199
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.199               0.000 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4751 megabytes
    Info: Processing ended: Mon Aug 30 11:09:20 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


