# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../trabajo final v1.0.srcs/sources_1/new/funcion_lineal.vhd" \
"../../../../trabajo final v1.0.srcs/sim_1/new/funcion_lineal_tb.vhd" \

# Do not sort compile order
nosort
