<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='usb_fpga_1_15.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: usb_fpga_1_15
    <br/>
    Created: Jul 28, 2011
    <br/>
    Updated: Nov 28, 2012
    <br/>
    SVN Updated: Apr 11, 2014
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Prototype board
    
    <br/>
    Language:
    
     VHDL
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    <br/>
    WishBone Compliant: No
    <br/>
    License: GPL
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     The ZTEX USB-FPGA-Module 1.15 is a Spartan 6 FPGA LX45 to LX150 board with USB 2.0 interface, 128 MB DDR2-SDRAM and Flash memory.
    </p>
   </div>
   <div id="d_Features">
    <h2>
     
     
     Features
    </h2>
    <p id="p_Features">
     <ul>
      <li>
       High-Speed (480 MBit/s) USB interface via Mini-USB connector (B-type)
      </li>
      <li>
       Cypress CY7C68013A EZ-USB FX2 Microcontroller
      </li>
      <li>
       Four Xilinx Spartan 6 FPGA variants: LX45 (XC6SLX45), LX75 (XC6SLX75), LX100 (XC6SLX100) and LX150 (XC6SLX150) FPGA
      </li>
      <li>
       99 General Purpose I/O's (GPIO):
       <ul>
        <li>
         91 FPGA GPIO's
        </li>
        <li>
         8 EZ-USB FX2 GPIO's
        </li>
       </ul>
      </li>
      <li>
       15 special I/O's (SIO):
       <ul>
        <li>
         4 pins for FPGA configuration via JTAG
        </li>
        <li>
         2 pins for 1 serial ports
        </li>
        <li>
         2 pins I
         <sup>
          2
         </sup>
         C interface (2 pins)
        </li>
        <li>
         2 interrupt pins
        </li>
        <li>
         3 timers
        </li>
        <li>
         1 Wakeup pin
        </li>
        <li>
         1 Breakpoint pin
        </li>
       </ul>
      </li>
      <li>
       128 MByte DDR2 SDRAM:
       <ul>
        <li>
         Up to 400 MHz clock frequency
        </li>
        <li>
         16 Bit bus width
        </li>
        <li>
         Up to 1600 MByte/s data rate
        </li>
        <li>
         Easy to use hard memory controller included Spartan 6 FPGA with 6 ports. (see SDK for examples)
        </li>
       </ul>
      </li>
      <li>
       MicroSD socket for extensible Flash memory (standard and high capacity (SDHC) cards, SPI mode support required)
       <ul>
        <li>
         Bitstream loading from Flash to FPGA supported by the Firmware
        </li>
        <li>
         Accessible from EZ-USB FX2, from FPGA and from Host software using the SDK
        </li>
       </ul>
      </li>
      <li>
       Fast FPGA configuration using CPLD:
       <ul>
        <li>
         Up to 24 MByte/s via USB
        </li>
        <li>
         Up to 2.5 MByte/s from microSD Flash (depends on the speed of the card)
        </li>
       </ul>
      </li>
      <li>
       Memory mapped IO between EZ-USB FX2 and FPGA
      </li>
      <li>
       128 Kbit EEPROM memory (can be used to store the EZ-USB firmware)
      </li>
      <li>
       2 Kbit MAC-EEPROM: contains a unique non erasable MAC-address
      </li>
      <li>
       Heat sink for high performance / high speed applications
      </li>
      <li>
       No soldering required: Female pin headers on bottom side (two 2x32 und two 1x23)
      </li>
      <li>
       Temperature range: 0-70&#176;C (-25&#176;C - 85&#176;C on request)
      </li>
      <li>
       FPGA configuration / programming via USB using the  SDK. (No JTAG adapters or other additional utilities required.)
      </li>
      <li>
       FPGA configuration / programming from Flash memory
      </li>
     </ul>
    </p>
   </div>
   <div id="d_Images">
    <h2>
     
     
     Images
    </h2>
    <p id="p_Images">
    </p>
    <p>
     <table border="0" cellspacing="1" cellpadding="15">
      <tr>
       <td>
        
         <img src="//www.ztex.de/imgs/usb-fpga-1.15-top-800.jpg" width="800" height="504" alt="Spartan 6 LX45, LX75 and LX150 USB-FPGA Module 1.15"/>
        
        <p>
         USB-FPGA Module 1.15d with Spartan 6 LX150 (XC6SLX150). Also available with LX45 (1.15a, XC6SLX45), LX75 (1.15b, XC6SLX75) and LX100 (1.15d, XC6SLX100). Click on the image for a larger version.
        </p>
       </td>
      </tr>
      <tr>
       <td>
        <img src="//www.ztex.de/imgs/usb-fpga-1.15.png" alt="Block diagram of Spartan 6 LX45 to LX150 USB-FPGA-Module 1.15 from ZTEX" width="801" height="528"/>
        <p>
         Block diagram of Spartan 6 LX45 to LX150 USB-FPGA-Module 1.15 from ZTEX
        </p>
       </td>
      </tr>
     </table>
    </p>
   </div>
   <div id="d_References">
    <h2>
     
     
     References
    </h2>
    <p id="p_References">
     <ul>
      <li>
       
        Product Homepage
       
      </li>
      <li>
       
        ZTEX Wiki
       
      </li>
      <li>
       
        Schematics (PDF)
       
      </li>
     </ul>
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
