Release 13.4 - xst O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: REG.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "REG.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "REG"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : REG
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================

INFO:Xst - Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\FPGAJX\ZC_EXP\EXP4_REG\REG.v" into library work
Parsing module <REG>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <REG>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <REG>.
    Related source file is "d:/fpgajx/zc_exp/exp4_reg/reg.v".
    Found 1024-bit register for signal <n0043[1023:0]>.
    Found 32-bit 32-to-1 multiplexer for signal <R_Data_A> created at line 36.
    Found 32-bit 32-to-1 multiplexer for signal <R_Data_B> created at line 37.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  34 Multiplexer(s).
Unit <REG> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 1
 1024-bit register                                     : 1
# Multiplexers                                         : 34
 32-bit 2-to-1 multiplexer                             : 32
 32-bit 32-to-1 multiplexer                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 1024
 Flip-Flops                                            : 1024
# Multiplexers                                         : 34
 32-bit 2-to-1 multiplexer                             : 32
 32-bit 32-to-1 multiplexer                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <REG> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block REG, actual ratio is 27.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1024
 Flip-Flops                                            : 1024

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : REG.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1760
#      LUT3                        : 1024
#      LUT5                        : 32
#      LUT6                        : 640
#      MUXF7                       : 64
# FlipFlops/Latches                : 1024
#      FDCE                        : 1024
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 113
#      IBUF                        : 49
#      OBUF                        : 64

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1024  out of  18224     5%  
 Number of Slice LUTs:                 1696  out of   9112    18%  
    Number used as Logic:              1696  out of   9112    18%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1696
   Number with an unused Flip Flop:     672  out of   1696    39%  
   Number with an unused LUT:             0  out of   1696     0%  
   Number of fully used LUT-FF pairs:  1024  out of   1696    60%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                         114
 Number of bonded IOBs:                 114  out of    232    49%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 1024  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.405ns (Maximum Frequency: 711.617MHz)
   Minimum input arrival time before clock: 4.762ns
   Maximum output required time after clock: 5.868ns
   Maximum combinational path delay: 8.176ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 1.405ns (frequency: 711.617MHz)
  Total number of paths / destination ports: 1024 / 1024
-------------------------------------------------------------------------
Delay:               1.405ns (Levels of Logic = 1)
  Source:            REG_Files_31_0 (FF)
  Destination:       REG_Files_31_0 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: REG_Files_31_0 to REG_Files_31_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.651  REG_Files_31_0 (REG_Files_31_0)
     LUT3:I2->O            1   0.205   0.000  Mmux_REG_Files[31][31]_W_Data[31]_mux_3_OUT11 (REG_Files[31][31]_W_Data[31]_mux_3_OUT<0>)
     FDCE:D                    0.102          REG_Files_31_0
    ----------------------------------------
    Total                      1.405ns (0.754ns logic, 0.651ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 8192 / 3072
-------------------------------------------------------------------------
Offset:              4.762ns (Levels of Logic = 3)
  Source:            W_Addr<0> (PAD)
  Destination:       REG_Files_31_0 (FF)
  Destination Clock: Clk rising

  Data Path: W_Addr<0> to REG_Files_31_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   1.222   1.636  W_Addr_0_IBUF (W_Addr_0_IBUF)
     LUT5:I0->O           32   0.203   1.396  W_Addr[4]_Decoder_2_OUT<3><4>1 (W_Addr[4]_Decoder_2_OUT<3>)
     LUT3:I1->O            1   0.203   0.000  Mmux_REG_Files[3][31]_W_Data[31]_mux_31_OUT321 (REG_Files[3][31]_W_Data[31]_mux_31_OUT<9>)
     FDCE:D                    0.102          REG_Files_31_905
    ----------------------------------------
    Total                      4.762ns (1.730ns logic, 3.032ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 2048 / 64
-------------------------------------------------------------------------
Offset:              5.868ns (Levels of Logic = 4)
  Source:            REG_Files_31_191 (FF)
  Destination:       R_Data_A<31> (PAD)
  Source Clock:      Clk rising

  Data Path: REG_Files_31_191 to R_Data_A<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.898  REG_Files_31_191 (REG_Files_31_191)
     LUT6:I2->O            1   0.203   0.827  Mmux_R_Data_A_873 (Mmux_R_Data_A_873)
     LUT6:I2->O            1   0.203   0.000  Mmux_R_Data_A_324 (Mmux_R_Data_A_324)
     MUXF7:I1->O           1   0.140   0.579  Mmux_R_Data_A_2_f7_23 (R_Data_A_31_OBUF)
     OBUF:I->O                 2.571          R_Data_A_31_OBUF (R_Data_A<31>)
    ----------------------------------------
    Total                      5.868ns (3.564ns logic, 2.304ns route)
                                       (60.7% logic, 39.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1344 / 64
-------------------------------------------------------------------------
Delay:               8.176ns (Levels of Logic = 5)
  Source:            R_Addr_A<1> (PAD)
  Destination:       R_Data_A<31> (PAD)

  Data Path: R_Addr_A<1> to R_Data_A<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           256   1.222   2.431  R_Addr_A_1_IBUF (R_Addr_A_1_IBUF)
     LUT6:I0->O            1   0.203   0.827  Mmux_R_Data_A_81 (Mmux_R_Data_A_81)
     LUT6:I2->O            1   0.203   0.000  Mmux_R_Data_A_3 (Mmux_R_Data_A_3)
     MUXF7:I1->O           1   0.140   0.579  Mmux_R_Data_A_2_f7 (R_Data_A_0_OBUF)
     OBUF:I->O                 2.571          R_Data_A_0_OBUF (R_Data_A<0>)
    ----------------------------------------
    Total                      8.176ns (4.339ns logic, 3.837ns route)
                                       (53.1% logic, 46.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    1.405|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 17.69 secs
 
--> 

Total memory usage is 155712 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

