#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun May 19 11:23:38 2019
# Process ID: 44326
# Current directory: /curr/dzonilakoni/research_helpers
# Command line: vivado
# Log file: /curr/dzonilakoni/research_helpers/vivado.log
# Journal file: /curr/dzonilakoni/research_helpers/vivado.jou
#-----------------------------------------------------------
start_gui
create_project coupler_2 /curr/dzonilakoni/research_helpers/coupler_2 -part xcvu9p-fsgd2104-2L-e
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 6631.531 ; gain = 46.453 ; free physical = 60850 ; free virtual = 61249
set_property board_part xilinx.com:vcu1525:part0:1.2 [current_project]
add_files -norecurse {/curr/dzonilakoni/research_helpers/verilog/COUPLER_64.v /curr/dzonilakoni/research_helpers/verilog/FIFO.v}
add_files -fileset constrs_1 -norecurse /curr/dzonilakoni/constraints.xdc
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
launch_runs impl_1 -jobs 28
[Sun May 19 11:37:45 2019] Launched synth_1...
Run output will be captured here: /curr/dzonilakoni/research_helpers/coupler_2/coupler_2.runs/synth_1/runme.log
[Sun May 19 11:37:45 2019] Launched impl_1...
Run output will be captured here: /curr/dzonilakoni/research_helpers/coupler_2/coupler_2.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-2L-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 7891.922 ; gain = 1.000 ; free physical = 50685 ; free virtual = 51100
Restored from archive | CPU: 0.090000 secs | Memory: 0.440910 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 7891.922 ; gain = 1.000 ; free physical = 50685 ; free virtual = 51100
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7891.922 ; gain = 0.000 ; free physical = 50685 ; free virtual = 51100
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:01:11 ; elapsed = 00:01:44 . Memory (MB): peak = 8433.254 ; gain = 1687.051 ; free physical = 50232 ; free virtual = 50648
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 19 11:56:50 2019...
