vendor_name = ModelSim
source_file = 1, C:/Documents and Settings/Admin/My Documents/TRS80_MC10/TRS80_MC10.sdc
source_file = 1, C:/Documents and Settings/Admin/My Documents/TRS80_MC10/PLL0.qip
source_file = 1, C:/Documents and Settings/Admin/My Documents/TRS80_MC10/PLL0.v
source_file = 1, C:/Documents and Settings/Admin/My Documents/TRS80_MC10/testbench_VDG.sv
source_file = 1, C:/Documents and Settings/Admin/My Documents/TRS80_MC10/Testbench.sv
source_file = 1, C:/Documents and Settings/Admin/My Documents/TRS80_MC10/PS2_keyboard.sv
source_file = 1, C:/Documents and Settings/Admin/My Documents/TRS80_MC10/ps2_host_rx.v
source_file = 1, C:/Documents and Settings/Admin/My Documents/TRS80_MC10/ps2_host_clk_ctrl.v
source_file = 1, C:/Documents and Settings/Admin/My Documents/TRS80_MC10/ps2_host.v
source_file = 1, C:/Documents and Settings/Admin/My Documents/TRS80_MC10/MULTIPLEXED_HEX_DRIVER.sv
source_file = 1, C:/Documents and Settings/Admin/My Documents/TRS80_MC10/MC6803_gen2.sv
source_file = 1, C:/Documents and Settings/Admin/My Documents/TRS80_MC10/MC10.sv
source_file = 1, C:/Documents and Settings/Admin/My Documents/TRS80_MC10/keymapper.sv
source_file = 1, C:/Documents and Settings/Admin/My Documents/TRS80_MC10/KEY_MATRIX.sv
source_file = 1, C:/Documents and Settings/Admin/My Documents/TRS80_MC10/kb_indicators.sv
source_file = 1, C:/Documents and Settings/Admin/My Documents/TRS80_MC10/6801_core.sv
source_file = 1, C:/Documents and Settings/Admin/My Documents/TRS80_MC10/ROM.qip
source_file = 1, C:/Documents and Settings/Admin/My Documents/TRS80_MC10/ROM.v
source_file = 1, C:/Documents and Settings/Admin/My Documents/TRS80_MC10/test_ram.qip
source_file = 1, C:/Documents and Settings/Admin/My Documents/TRS80_MC10/test_ram.v
source_file = 1, C:/Documents and Settings/Admin/My Documents/TRS80_MC10/test_rom.qip
source_file = 1, C:/Documents and Settings/Admin/My Documents/TRS80_MC10/test_rom.v
source_file = 1, C:/Documents and Settings/Admin/My Documents/TRS80_MC10/MC6847_gen3.sv
source_file = 1, C:/Documents and Settings/Admin/My Documents/TRS80_MC10/CHR_ROM.qip
source_file = 1, C:/Documents and Settings/Admin/My Documents/TRS80_MC10/CHR_ROM.v
source_file = 1, C:/Documents and Settings/Admin/My Documents/TRS80_MC10/SDRAM_controller.v
source_file = 1, C:/Documents and Settings/Admin/My Documents/TRS80_MC10/6801_types.sv
source_file = 1, C:/Documents and Settings/Admin/My Documents/TRS80_MC10/6801_address_bus_multiplexer.sv
source_file = 1, C:/Documents and Settings/Admin/My Documents/TRS80_MC10/6801_data_bus_output.sv
source_file = 1, C:/Documents and Settings/Admin/My Documents/TRS80_MC10/6801_ALU.sv
source_file = 1, C:/Documents and Settings/Admin/My Documents/TRS80_MC10/6801_state_sequencer.sv
source_file = 1, C:/Documents and Settings/Admin/My Documents/TRS80_MC10/6801_program_counter.sv
source_file = 1, C:/Documents and Settings/Admin/My Documents/TRS80_MC10/6801_effective_address.sv
source_file = 1, C:/Documents and Settings/Admin/My Documents/TRS80_MC10/6801_accumulators.sv
source_file = 1, C:/Documents and Settings/Admin/My Documents/TRS80_MC10/6801_multiplexers.sv
source_file = 1, C:/Documents and Settings/Admin/My Documents/TRS80_MC10/6801_mem_ctrl.sv
source_file = 1, C:/Documents and Settings/Admin/My Documents/TRS80_MC10/db/TRS80_MC10.cbx.xml
source_file = 1, c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/altera/10.0/quartus/libraries/megafunctions/aglobal100.inc
source_file = 1, c:/altera/10.0/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/altera/10.0/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/altera/10.0/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/altera/10.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Documents and Settings/Admin/My Documents/TRS80_MC10/db/pll0_altpll.v
source_file = 1, c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/10.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/10.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/10.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/10.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/10.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/10.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/10.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/Documents and Settings/Admin/My Documents/TRS80_MC10/db/altsyncram_fq91.tdf
source_file = 1, C:/Documents and Settings/Admin/My Documents/TRS80_MC10/mc10.hex
source_file = 1, C:/Documents and Settings/Admin/My Documents/TRS80_MC10/db/altsyncram_gba1.tdf
source_file = 1, C:/Documents and Settings/Admin/My Documents/TRS80_MC10/mc10_chr16.hex
source_file = 1, C:/Documents and Settings/Admin/My Documents/TRS80_MC10/db/altsyncram_4tg1.tdf
design_name = MC10
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.pshb_state , CPU0|cpu01_inst|state_sequencer01|state.pshb_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|acca_inst|acca[0] , CPU0|cpu01_inst|acca_inst|acca[0], MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|ea[8] , CPU0|cpu01_inst|EA01|ea[8], MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|pc[6] , CPU0|cpu01_inst|PC01|pc[6], MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|ea[2] , CPU0|cpu01_inst|EA01|ea[2], MC10, 1
instance = comp, \CPU0|Add0~12 , CPU0|Add0~12, MC10, 1
instance = comp, \CPU0|Add0~18 , CPU0|Add0~18, MC10, 1
instance = comp, \CPU0|Add0~28 , CPU0|Add0~28, MC10, 1
instance = comp, \CPU0|Add0~30 , CPU0|Add0~30, MC10, 1
instance = comp, \CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a0 , CPU0|iMEM|REGS_rtl_0|auto_generated|ram_block1a0, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|pc[6]~28 , CPU0|cpu01_inst|PC01|pc[6]~28, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add5~0 , CPU0|cpu01_inst|ALU01|Add5~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add5~2 , CPU0|cpu01_inst|ALU01|Add5~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add5~4 , CPU0|cpu01_inst|ALU01|Add5~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add4~2 , CPU0|cpu01_inst|ALU01|Add4~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add4~4 , CPU0|cpu01_inst|ALU01|Add4~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add0~4 , CPU0|cpu01_inst|ALU01|Add0~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add0~6 , CPU0|cpu01_inst|ALU01|Add0~6, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add0~8 , CPU0|cpu01_inst|ALU01|Add0~8, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add2~4 , CPU0|cpu01_inst|ALU01|Add2~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add5~8 , CPU0|cpu01_inst|ALU01|Add5~8, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add4~8 , CPU0|cpu01_inst|ALU01|Add4~8, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add4~10 , CPU0|cpu01_inst|ALU01|Add4~10, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add0~10 , CPU0|cpu01_inst|ALU01|Add0~10, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add0~12 , CPU0|cpu01_inst|ALU01|Add0~12, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add2~10 , CPU0|cpu01_inst|ALU01|Add2~10, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add2~12 , CPU0|cpu01_inst|ALU01|Add2~12, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add0~14 , CPU0|cpu01_inst|ALU01|Add0~14, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add5~12 , CPU0|cpu01_inst|ALU01|Add5~12, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add4~14 , CPU0|cpu01_inst|ALU01|Add4~14, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add5~14 , CPU0|cpu01_inst|ALU01|Add5~14, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add5~18 , CPU0|cpu01_inst|ALU01|Add5~18, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add5~20 , CPU0|cpu01_inst|ALU01|Add5~20, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add5~24 , CPU0|cpu01_inst|ALU01|Add5~24, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add5~26 , CPU0|cpu01_inst|ALU01|Add5~26, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add4~16 , CPU0|cpu01_inst|ALU01|Add4~16, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add4~18 , CPU0|cpu01_inst|ALU01|Add4~18, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add4~20 , CPU0|cpu01_inst|ALU01|Add4~20, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add4~22 , CPU0|cpu01_inst|ALU01|Add4~22, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add4~24 , CPU0|cpu01_inst|ALU01|Add4~24, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add4~26 , CPU0|cpu01_inst|ALU01|Add4~26, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add4~28 , CPU0|cpu01_inst|ALU01|Add4~28, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add4~30 , CPU0|cpu01_inst|ALU01|Add4~30, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add0~18 , CPU0|cpu01_inst|ALU01|Add0~18, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add0~20 , CPU0|cpu01_inst|ALU01|Add0~20, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add0~22 , CPU0|cpu01_inst|ALU01|Add0~22, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add0~24 , CPU0|cpu01_inst|ALU01|Add0~24, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add0~26 , CPU0|cpu01_inst|ALU01|Add0~26, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add0~28 , CPU0|cpu01_inst|ALU01|Add0~28, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add0~30 , CPU0|cpu01_inst|ALU01|Add0~30, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add2~22 , CPU0|cpu01_inst|ALU01|Add2~22, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add2~24 , CPU0|cpu01_inst|ALU01|Add2~24, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add2~28 , CPU0|cpu01_inst|ALU01|Add2~28, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add2~30 , CPU0|cpu01_inst|ALU01|Add2~30, MC10, 1
instance = comp, \CPU0|cpu01_inst|acca_inst|acca[0]~0 , CPU0|cpu01_inst|acca_inst|acca[0]~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|ea[2]~20 , CPU0|cpu01_inst|EA01|ea[2]~20, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|ea[8]~32 , CPU0|cpu01_inst|EA01|ea[8]~32, MC10, 1
instance = comp, \multiHEX|frame_clk_inst|count[15] , multiHEX|frame_clk_inst|count[15], MC10, 1
instance = comp, \multiHEX|frame_clk_inst|count[14] , multiHEX|frame_clk_inst|count[14], MC10, 1
instance = comp, \multiHEX|frame_clk_inst|count[12] , multiHEX|frame_clk_inst|count[12], MC10, 1
instance = comp, \multiHEX|frame_clk_inst|count[8] , multiHEX|frame_clk_inst|count[8], MC10, 1
instance = comp, \multiHEX|frame_clk_inst|count[6] , multiHEX|frame_clk_inst|count[6], MC10, 1
instance = comp, \multiHEX|frame_clk_inst|count[4] , multiHEX|frame_clk_inst|count[4], MC10, 1
instance = comp, \multiHEX|frame_clk_inst|count[4]~23 , multiHEX|frame_clk_inst|count[4]~23, MC10, 1
instance = comp, \multiHEX|frame_clk_inst|count[6]~27 , multiHEX|frame_clk_inst|count[6]~27, MC10, 1
instance = comp, \multiHEX|frame_clk_inst|count[8]~31 , multiHEX|frame_clk_inst|count[8]~31, MC10, 1
instance = comp, \multiHEX|frame_clk_inst|count[12]~39 , multiHEX|frame_clk_inst|count[12]~39, MC10, 1
instance = comp, \multiHEX|frame_clk_inst|count[14]~43 , multiHEX|frame_clk_inst|count[14]~43, MC10, 1
instance = comp, \multiHEX|frame_clk_inst|count[15]~45 , multiHEX|frame_clk_inst|count[15]~45, MC10, 1
instance = comp, \VDG|active_rows , VDG|active_rows, MC10, 1
instance = comp, \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 , VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0, MC10, 1
instance = comp, \VDG|pixel_count[1] , VDG|pixel_count[1], MC10, 1
instance = comp, \VDG|pixel_count[1]~12 , VDG|pixel_count[1]~12, MC10, 1
instance = comp, \ROM_inst|altsyncram_component|auto_generated|ram_block1a0 , ROM_inst|altsyncram_component|auto_generated|ram_block1a0, MC10, 1
instance = comp, \ROM_inst|altsyncram_component|auto_generated|ram_block1a7 , ROM_inst|altsyncram_component|auto_generated|ram_block1a7, MC10, 1
instance = comp, \ROM_inst|altsyncram_component|auto_generated|ram_block1a6 , ROM_inst|altsyncram_component|auto_generated|ram_block1a6, MC10, 1
instance = comp, \ROM_inst|altsyncram_component|auto_generated|ram_block1a5 , ROM_inst|altsyncram_component|auto_generated|ram_block1a5, MC10, 1
instance = comp, \ROM_inst|altsyncram_component|auto_generated|ram_block1a4 , ROM_inst|altsyncram_component|auto_generated|ram_block1a4, MC10, 1
instance = comp, \ROM_inst|altsyncram_component|auto_generated|ram_block1a3 , ROM_inst|altsyncram_component|auto_generated|ram_block1a3, MC10, 1
instance = comp, \ROM_inst|altsyncram_component|auto_generated|ram_block1a2 , ROM_inst|altsyncram_component|auto_generated|ram_block1a2, MC10, 1
instance = comp, \ROM_inst|altsyncram_component|auto_generated|ram_block1a1 , ROM_inst|altsyncram_component|auto_generated|ram_block1a1, MC10, 1
instance = comp, \VDG|horiz_scaler[1] , VDG|horiz_scaler[1], MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr111~1 , CPU0|cpu01_inst|state_sequencer01|WideOr111~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr111~2 , CPU0|cpu01_inst|state_sequencer01|WideOr111~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr113~2 , CPU0|cpu01_inst|state_sequencer01|WideOr113~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr111~4 , CPU0|cpu01_inst|state_sequencer01|WideOr111~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|XREG_inst|xreg[8] , CPU0|cpu01_inst|XREG_inst|xreg[8], MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector7~11 , CPU0|cpu01_inst|dbo|Selector7~11, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector37~0 , CPU0|cpu01_inst|state_sequencer01|Selector37~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr115~0 , CPU0|cpu01_inst|state_sequencer01|WideOr115~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr114~0 , CPU0|cpu01_inst|state_sequencer01|WideOr114~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr114~2 , CPU0|cpu01_inst|state_sequencer01|WideOr114~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|SP_inst|sp[11] , CPU0|cpu01_inst|SP_inst|sp[11], MC10, 1
instance = comp, \CPU0|cpu01_inst|SP_inst|sp[10] , CPU0|cpu01_inst|SP_inst|sp[10], MC10, 1
instance = comp, \CPU0|cpu01_inst|abm|Selector5~8 , CPU0|cpu01_inst|abm|Selector5~8, MC10, 1
instance = comp, \CPU0|cpu01_inst|abm|Selector5~9 , CPU0|cpu01_inst|abm|Selector5~9, MC10, 1
instance = comp, \CPU0|cpu01_inst|abm|Selector7~8 , CPU0|cpu01_inst|abm|Selector7~8, MC10, 1
instance = comp, \CPU0|cpu01_inst|SP_inst|sp[4] , CPU0|cpu01_inst|SP_inst|sp[4], MC10, 1
instance = comp, \CPU0|cpu01_inst|abm|Selector9~8 , CPU0|cpu01_inst|abm|Selector9~8, MC10, 1
instance = comp, \CPU0|cpu01_inst|IV_inst|iv[0] , CPU0|cpu01_inst|IV_inst|iv[0], MC10, 1
instance = comp, \VDG|E4~0 , VDG|E4~0, MC10, 1
instance = comp, \VDG|next_R~0 , VDG|next_R~0, MC10, 1
instance = comp, \VDG|next_G~0 , VDG|next_G~0, MC10, 1
instance = comp, \VDG|Mux0~2 , VDG|Mux0~2, MC10, 1
instance = comp, \VDG|Mux0~3 , VDG|Mux0~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|CC01|cc[7] , CPU0|cpu01_inst|CC01|cc[7], MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector0~1 , CPU0|cpu01_inst|dbo|Selector0~1, MC10, 1
instance = comp, \ROM_E~0 , ROM_E~0, MC10, 1
instance = comp, \SDRAM_inst|A_address_hold[1] , SDRAM_inst|A_address_hold[1], MC10, 1
instance = comp, \SDRAM_inst|A_address_hold[3] , SDRAM_inst|A_address_hold[3], MC10, 1
instance = comp, \SDRAM_inst|A_address_hold[4] , SDRAM_inst|A_address_hold[4], MC10, 1
instance = comp, \SDRAM_inst|A_address_hold[7] , SDRAM_inst|A_address_hold[7], MC10, 1
instance = comp, \CPU0|counter[0] , CPU0|counter[0], MC10, 1
instance = comp, \CPU0|counter[6] , CPU0|counter[6], MC10, 1
instance = comp, \CPU0|Equal9~1 , CPU0|Equal9~1, MC10, 1
instance = comp, \CPU0|counter[15] , CPU0|counter[15], MC10, 1
instance = comp, \CPU0|Equal10~8 , CPU0|Equal10~8, MC10, 1
instance = comp, \CPU0|Equal10~9 , CPU0|Equal10~9, MC10, 1
instance = comp, \CPU0|Equal10~10 , CPU0|Equal10~10, MC10, 1
instance = comp, \CPU0|Equal10~11 , CPU0|Equal10~11, MC10, 1
instance = comp, \CPU0|Equal10~12 , CPU0|Equal10~12, MC10, 1
instance = comp, \CPU0|Equal10~13 , CPU0|Equal10~13, MC10, 1
instance = comp, \CPU0|Equal10~14 , CPU0|Equal10~14, MC10, 1
instance = comp, \CPU0|Equal10~15 , CPU0|Equal10~15, MC10, 1
instance = comp, \CPU0|Equal10~16 , CPU0|Equal10~16, MC10, 1
instance = comp, \CPU0|Equal10~17 , CPU0|Equal10~17, MC10, 1
instance = comp, \CPU0|Equal10~18 , CPU0|Equal10~18, MC10, 1
instance = comp, \CPU0|Equal10~19 , CPU0|Equal10~19, MC10, 1
instance = comp, \CPU0|Equal10~20 , CPU0|Equal10~20, MC10, 1
instance = comp, \CPU0|Equal10~21 , CPU0|Equal10~21, MC10, 1
instance = comp, \CPU0|Equal10~22 , CPU0|Equal10~22, MC10, 1
instance = comp, \CPU0|Equal10~23 , CPU0|Equal10~23, MC10, 1
instance = comp, \CPU0|OCRH[7] , CPU0|OCRH[7], MC10, 1
instance = comp, \CPU0|OCRH[6] , CPU0|OCRH[6], MC10, 1
instance = comp, \CPU0|Equal10~24 , CPU0|Equal10~24, MC10, 1
instance = comp, \CPU0|Equal10~25 , CPU0|Equal10~25, MC10, 1
instance = comp, \CPU0|Equal10~26 , CPU0|Equal10~26, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Decoder4~0 , CPU0|cpu01_inst|state_sequencer01|Decoder4~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector65~1 , CPU0|cpu01_inst|state_sequencer01|Selector65~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state~80 , CPU0|cpu01_inst|state_sequencer01|state~80, MC10, 1
instance = comp, \CPU0|irq_ocf~3 , CPU0|irq_ocf~3, MC10, 1
instance = comp, \CPU0|irq_ocf~8 , CPU0|irq_ocf~8, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state~94 , CPU0|cpu01_inst|state_sequencer01|state~94, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr45~0 , CPU0|cpu01_inst|state_sequencer01|WideOr45~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector34~0 , CPU0|cpu01_inst|state_sequencer01|Selector34~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr74~1 , CPU0|cpu01_inst|state_sequencer01|WideOr74~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr74~2 , CPU0|cpu01_inst|state_sequencer01|WideOr74~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector36~0 , CPU0|cpu01_inst|state_sequencer01|Selector36~0, MC10, 1
instance = comp, \CPU0|DDR2[0] , CPU0|DDR2[0], MC10, 1
instance = comp, \CPU0|DATA_IN_s[0] , CPU0|DATA_IN_s[0], MC10, 1
instance = comp, \CPU0|PORT_A_OUT[0] , CPU0|PORT_A_OUT[0], MC10, 1
instance = comp, \CPU0|PORT_A_IN_s[0] , CPU0|PORT_A_IN_s[0], MC10, 1
instance = comp, \CPU0|DDR1[0] , CPU0|DDR1[0], MC10, 1
instance = comp, \CPU0|data_in~1 , CPU0|data_in~1, MC10, 1
instance = comp, \CPU0|data_in~2 , CPU0|data_in~2, MC10, 1
instance = comp, \CPU0|data_in~3 , CPU0|data_in~3, MC10, 1
instance = comp, \CPU0|data_in~4 , CPU0|data_in~4, MC10, 1
instance = comp, \CPU0|data_in[0]~5 , CPU0|data_in[0]~5, MC10, 1
instance = comp, \CPU0|data_in[0]~6 , CPU0|data_in[0]~6, MC10, 1
instance = comp, \CPU0|data_in[0]~7 , CPU0|data_in[0]~7, MC10, 1
instance = comp, \CPU0|data_in[0]~8 , CPU0|data_in[0]~8, MC10, 1
instance = comp, \CPU0|always1~4 , CPU0|always1~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|Equal2~2 , CPU0|cpu01_inst|PC01|Equal2~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|Equal2~3 , CPU0|cpu01_inst|PC01|Equal2~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|Selector0~0 , CPU0|cpu01_inst|PC01|Selector0~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|tempof[15]~0 , CPU0|cpu01_inst|PC01|tempof[15]~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|Selector8~0 , CPU0|cpu01_inst|PC01|Selector8~0, MC10, 1
instance = comp, \CPU0|DDR1[7] , CPU0|DDR1[7], MC10, 1
instance = comp, \CPU0|PORT_A_OUT[7] , CPU0|PORT_A_OUT[7], MC10, 1
instance = comp, \CPU0|data_in~11 , CPU0|data_in~11, MC10, 1
instance = comp, \CPU0|DATA_IN_s[7] , CPU0|DATA_IN_s[7], MC10, 1
instance = comp, \CPU0|PORT_A_IN_s[7] , CPU0|PORT_A_IN_s[7], MC10, 1
instance = comp, \CPU0|data_in~12 , CPU0|data_in~12, MC10, 1
instance = comp, \CPU0|data_in~13 , CPU0|data_in~13, MC10, 1
instance = comp, \CPU0|data_in~14 , CPU0|data_in~14, MC10, 1
instance = comp, \CPU0|data_in~15 , CPU0|data_in~15, MC10, 1
instance = comp, \CPU0|data_in~16 , CPU0|data_in~16, MC10, 1
instance = comp, \CPU0|OCF , CPU0|OCF, MC10, 1
instance = comp, \CPU0|DATA_IN_s[6] , CPU0|DATA_IN_s[6], MC10, 1
instance = comp, \CPU0|PORT_A_IN_s[6] , CPU0|PORT_A_IN_s[6], MC10, 1
instance = comp, \CPU0|data_in~20 , CPU0|data_in~20, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|Selector10~0 , CPU0|cpu01_inst|PC01|Selector10~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|Selector10~1 , CPU0|cpu01_inst|PC01|Selector10~1, MC10, 1
instance = comp, \CPU0|TOF , CPU0|TOF, MC10, 1
instance = comp, \CPU0|data_in~26 , CPU0|data_in~26, MC10, 1
instance = comp, \CPU0|DDR1[5] , CPU0|DDR1[5], MC10, 1
instance = comp, \CPU0|PORT_A_OUT[5] , CPU0|PORT_A_OUT[5], MC10, 1
instance = comp, \CPU0|data_in~27 , CPU0|data_in~27, MC10, 1
instance = comp, \CPU0|DATA_IN_s[5] , CPU0|DATA_IN_s[5], MC10, 1
instance = comp, \CPU0|PORT_A_IN_s[5] , CPU0|PORT_A_IN_s[5], MC10, 1
instance = comp, \CPU0|data_in~28 , CPU0|data_in~28, MC10, 1
instance = comp, \CPU0|data_in~29 , CPU0|data_in~29, MC10, 1
instance = comp, \CPU0|data_in~30 , CPU0|data_in~30, MC10, 1
instance = comp, \CPU0|data_in~31 , CPU0|data_in~31, MC10, 1
instance = comp, \CPU0|data_in~32 , CPU0|data_in~32, MC10, 1
instance = comp, \CPU0|data_in~33 , CPU0|data_in~33, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|Selector11~0 , CPU0|cpu01_inst|PC01|Selector11~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|Selector11~1 , CPU0|cpu01_inst|PC01|Selector11~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|tempof[4]~3 , CPU0|cpu01_inst|PC01|tempof[4]~3, MC10, 1
instance = comp, \CPU0|DATA_IN_s[4] , CPU0|DATA_IN_s[4], MC10, 1
instance = comp, \CPU0|PORT_A_OUT[4] , CPU0|PORT_A_OUT[4], MC10, 1
instance = comp, \CPU0|PORT_A_IN_s[4] , CPU0|PORT_A_IN_s[4], MC10, 1
instance = comp, \CPU0|DDR1[4] , CPU0|DDR1[4], MC10, 1
instance = comp, \CPU0|data_in~35 , CPU0|data_in~35, MC10, 1
instance = comp, \CPU0|data_in~36 , CPU0|data_in~36, MC10, 1
instance = comp, \CPU0|DDR2[4] , CPU0|DDR2[4], MC10, 1
instance = comp, \CPU0|PORT_B_OUT[4] , CPU0|PORT_B_OUT[4], MC10, 1
instance = comp, \CPU0|PORT_B_IN_s[4] , CPU0|PORT_B_IN_s[4], MC10, 1
instance = comp, \CPU0|data_in~37 , CPU0|data_in~37, MC10, 1
instance = comp, \CPU0|data_in~38 , CPU0|data_in~38, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|tempof[3]~4 , CPU0|cpu01_inst|PC01|tempof[3]~4, MC10, 1
instance = comp, \CPU0|DDR2[3] , CPU0|DDR2[3], MC10, 1
instance = comp, \CPU0|PORT_B_OUT[3] , CPU0|PORT_B_OUT[3], MC10, 1
instance = comp, \CPU0|DATA_IN_s[3] , CPU0|DATA_IN_s[3], MC10, 1
instance = comp, \CPU0|PORT_A_OUT[3] , CPU0|PORT_A_OUT[3], MC10, 1
instance = comp, \CPU0|PORT_A_IN_s[3] , CPU0|PORT_A_IN_s[3], MC10, 1
instance = comp, \CPU0|DDR1[3] , CPU0|DDR1[3], MC10, 1
instance = comp, \CPU0|data_in~44 , CPU0|data_in~44, MC10, 1
instance = comp, \CPU0|data_in~45 , CPU0|data_in~45, MC10, 1
instance = comp, \CPU0|data_in~46 , CPU0|data_in~46, MC10, 1
instance = comp, \CPU0|data_in~47 , CPU0|data_in~47, MC10, 1
instance = comp, \CPU0|data_in~48 , CPU0|data_in~48, MC10, 1
instance = comp, \CPU0|data_in~49 , CPU0|data_in~49, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|tempof[2]~5 , CPU0|cpu01_inst|PC01|tempof[2]~5, MC10, 1
instance = comp, \CPU0|data_in~52 , CPU0|data_in~52, MC10, 1
instance = comp, \CPU0|DATA_IN_s[2] , CPU0|DATA_IN_s[2], MC10, 1
instance = comp, \CPU0|DDR1[2] , CPU0|DDR1[2], MC10, 1
instance = comp, \CPU0|PORT_A_OUT[2] , CPU0|PORT_A_OUT[2], MC10, 1
instance = comp, \CPU0|PORT_A_IN_s[2] , CPU0|PORT_A_IN_s[2], MC10, 1
instance = comp, \CPU0|data_in~53 , CPU0|data_in~53, MC10, 1
instance = comp, \CPU0|data_in~54 , CPU0|data_in~54, MC10, 1
instance = comp, \CPU0|PORT_B_OUT[2] , CPU0|PORT_B_OUT[2], MC10, 1
instance = comp, \CPU0|DDR2[2] , CPU0|DDR2[2], MC10, 1
instance = comp, \CPU0|data_in~55 , CPU0|data_in~55, MC10, 1
instance = comp, \CPU0|data_in~56 , CPU0|data_in~56, MC10, 1
instance = comp, \CPU0|data_in~57 , CPU0|data_in~57, MC10, 1
instance = comp, \CPU0|data_in~58 , CPU0|data_in~58, MC10, 1
instance = comp, \CPU0|data_in~59 , CPU0|data_in~59, MC10, 1
instance = comp, \CPU0|data_in~60 , CPU0|data_in~60, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|Selector14~0 , CPU0|cpu01_inst|PC01|Selector14~0, MC10, 1
instance = comp, \CPU0|DATA_IN_s[1] , CPU0|DATA_IN_s[1], MC10, 1
instance = comp, \CPU0|PORT_A_OUT[1] , CPU0|PORT_A_OUT[1], MC10, 1
instance = comp, \CPU0|PORT_A_IN_s[1] , CPU0|PORT_A_IN_s[1], MC10, 1
instance = comp, \CPU0|DDR1[1] , CPU0|DDR1[1], MC10, 1
instance = comp, \CPU0|data_in~61 , CPU0|data_in~61, MC10, 1
instance = comp, \CPU0|data_in~62 , CPU0|data_in~62, MC10, 1
instance = comp, \CPU0|DDR2[1] , CPU0|DDR2[1], MC10, 1
instance = comp, \CPU0|PORT_B_OUT[1] , CPU0|PORT_B_OUT[1], MC10, 1
instance = comp, \CPU0|PORT_B_IN_s[1] , CPU0|PORT_B_IN_s[1], MC10, 1
instance = comp, \CPU0|data_in~63 , CPU0|data_in~63, MC10, 1
instance = comp, \CPU0|data_in~64 , CPU0|data_in~64, MC10, 1
instance = comp, \CPU0|data_in~65 , CPU0|data_in~65, MC10, 1
instance = comp, \CPU0|data_in~66 , CPU0|data_in~66, MC10, 1
instance = comp, \CPU0|data_in~67 , CPU0|data_in~67, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|Selector15~0 , CPU0|cpu01_inst|PC01|Selector15~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|Selector15~1 , CPU0|cpu01_inst|PC01|Selector15~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector58~6 , CPU0|cpu01_inst|state_sequencer01|Selector58~6, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector57~1 , CPU0|cpu01_inst|state_sequencer01|Selector57~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector55~0 , CPU0|cpu01_inst|state_sequencer01|Selector55~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector55~2 , CPU0|cpu01_inst|state_sequencer01|Selector55~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr10~0 , CPU0|cpu01_inst|state_sequencer01|WideOr10~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr2~0 , CPU0|cpu01_inst|state_sequencer01|WideOr2~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector55~6 , CPU0|cpu01_inst|state_sequencer01|Selector55~6, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Mux21~2 , CPU0|cpu01_inst|state_sequencer01|Mux21~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector55~8 , CPU0|cpu01_inst|state_sequencer01|Selector55~8, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr117~0 , CPU0|cpu01_inst|state_sequencer01|WideOr117~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector56~4 , CPU0|cpu01_inst|state_sequencer01|Selector56~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr4~0 , CPU0|cpu01_inst|state_sequencer01|WideOr4~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr12~0 , CPU0|cpu01_inst|state_sequencer01|WideOr12~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector57~3 , CPU0|cpu01_inst|state_sequencer01|Selector57~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector57~4 , CPU0|cpu01_inst|state_sequencer01|Selector57~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr28~0 , CPU0|cpu01_inst|state_sequencer01|WideOr28~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Mux15~0 , CPU0|cpu01_inst|state_sequencer01|Mux15~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr111~6 , CPU0|cpu01_inst|state_sequencer01|WideOr111~6, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector49~1 , CPU0|cpu01_inst|state_sequencer01|Selector49~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector39~0 , CPU0|cpu01_inst|state_sequencer01|Selector39~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr22~0 , CPU0|cpu01_inst|state_sequencer01|WideOr22~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector56~6 , CPU0|cpu01_inst|state_sequencer01|Selector56~6, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr19~0 , CPU0|cpu01_inst|state_sequencer01|WideOr19~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector16~0 , CPU0|cpu01_inst|ALU01|Selector16~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr8~0 , CPU0|cpu01_inst|state_sequencer01|WideOr8~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector49~2 , CPU0|cpu01_inst|state_sequencer01|Selector49~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr31~0 , CPU0|cpu01_inst|state_sequencer01|WideOr31~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector49~6 , CPU0|cpu01_inst|state_sequencer01|Selector49~6, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr0~0 , CPU0|cpu01_inst|state_sequencer01|WideOr0~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector48~3 , CPU0|cpu01_inst|state_sequencer01|Selector48~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|XREG_inst|xreg[4] , CPU0|cpu01_inst|XREG_inst|xreg[4], MC10, 1
instance = comp, \CPU0|cpu01_inst|left_mux01|Selector11~0 , CPU0|cpu01_inst|left_mux01|Selector11~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|left_mux01|Selector11~1 , CPU0|cpu01_inst|left_mux01|Selector11~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|left_mux01|Selector13~0 , CPU0|cpu01_inst|left_mux01|Selector13~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|left_mux01|Selector13~1 , CPU0|cpu01_inst|left_mux01|Selector13~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|daa_reg~0 , CPU0|cpu01_inst|ALU01|daa_reg~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|cc_out~2 , CPU0|cpu01_inst|ALU01|cc_out~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|daa_reg~1 , CPU0|cpu01_inst|ALU01|daa_reg~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector16~1 , CPU0|cpu01_inst|ALU01|Selector16~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector52~3 , CPU0|cpu01_inst|state_sequencer01|Selector52~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector52~4 , CPU0|cpu01_inst|state_sequencer01|Selector52~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector56~13 , CPU0|cpu01_inst|state_sequencer01|Selector56~13, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector52~8 , CPU0|cpu01_inst|state_sequencer01|Selector52~8, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector16~2 , CPU0|cpu01_inst|ALU01|Selector16~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|left_mux01|Selector15~2 , CPU0|cpu01_inst|left_mux01|Selector15~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Equal37~2 , CPU0|cpu01_inst|ALU01|Equal37~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector16~3 , CPU0|cpu01_inst|ALU01|Selector16~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector16~4 , CPU0|cpu01_inst|ALU01|Selector16~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr20~0 , CPU0|cpu01_inst|state_sequencer01|WideOr20~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr37~0 , CPU0|cpu01_inst|state_sequencer01|WideOr37~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector54~16 , CPU0|cpu01_inst|state_sequencer01|Selector54~16, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr33~0 , CPU0|cpu01_inst|state_sequencer01|WideOr33~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector51~1 , CPU0|cpu01_inst|state_sequencer01|Selector51~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector51~3 , CPU0|cpu01_inst|state_sequencer01|Selector51~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector51~4 , CPU0|cpu01_inst|state_sequencer01|Selector51~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector12~4 , CPU0|cpu01_inst|ALU01|Selector12~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector55~13 , CPU0|cpu01_inst|state_sequencer01|Selector55~13, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector12~7 , CPU0|cpu01_inst|ALU01|Selector12~7, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector12~8 , CPU0|cpu01_inst|ALU01|Selector12~8, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector12~9 , CPU0|cpu01_inst|ALU01|Selector12~9, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector12~10 , CPU0|cpu01_inst|ALU01|Selector12~10, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector12~11 , CPU0|cpu01_inst|ALU01|Selector12~11, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector12~12 , CPU0|cpu01_inst|ALU01|Selector12~12, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector13~0 , CPU0|cpu01_inst|ALU01|Selector13~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector13~1 , CPU0|cpu01_inst|ALU01|Selector13~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|daa_reg[6]~3 , CPU0|cpu01_inst|ALU01|daa_reg[6]~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector10~0 , CPU0|cpu01_inst|ALU01|Selector10~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector10~1 , CPU0|cpu01_inst|ALU01|Selector10~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector10~2 , CPU0|cpu01_inst|ALU01|Selector10~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector10~3 , CPU0|cpu01_inst|ALU01|Selector10~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector10~4 , CPU0|cpu01_inst|ALU01|Selector10~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector10~5 , CPU0|cpu01_inst|ALU01|Selector10~5, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector9~0 , CPU0|cpu01_inst|ALU01|Selector9~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|CC01|cc[6] , CPU0|cpu01_inst|CC01|cc[6], MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector9~1 , CPU0|cpu01_inst|ALU01|Selector9~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|CC01|cc[2]~2 , CPU0|cpu01_inst|CC01|cc[2]~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector15~0 , CPU0|cpu01_inst|ALU01|Selector15~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector15~4 , CPU0|cpu01_inst|ALU01|Selector15~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector15~5 , CPU0|cpu01_inst|ALU01|Selector15~5, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector15~6 , CPU0|cpu01_inst|ALU01|Selector15~6, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector8~0 , CPU0|cpu01_inst|ALU01|Selector8~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector8~1 , CPU0|cpu01_inst|ALU01|Selector8~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector14~0 , CPU0|cpu01_inst|ALU01|Selector14~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector15~17 , CPU0|cpu01_inst|ALU01|Selector15~17, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector15~18 , CPU0|cpu01_inst|ALU01|Selector15~18, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector15~19 , CPU0|cpu01_inst|ALU01|Selector15~19, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector15~20 , CPU0|cpu01_inst|ALU01|Selector15~20, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector14~4 , CPU0|cpu01_inst|ALU01|Selector14~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|CC01|cc[1] , CPU0|cpu01_inst|CC01|cc[1], MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector15~21 , CPU0|cpu01_inst|ALU01|Selector15~21, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector14~5 , CPU0|cpu01_inst|ALU01|Selector14~5, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector15~22 , CPU0|cpu01_inst|ALU01|Selector15~22, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector15~23 , CPU0|cpu01_inst|ALU01|Selector15~23, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector15~24 , CPU0|cpu01_inst|ALU01|Selector15~24, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector15~25 , CPU0|cpu01_inst|ALU01|Selector15~25, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector8~2 , CPU0|cpu01_inst|ALU01|Selector8~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector14~6 , CPU0|cpu01_inst|ALU01|Selector14~6, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector8~3 , CPU0|cpu01_inst|ALU01|Selector8~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector14~7 , CPU0|cpu01_inst|ALU01|Selector14~7, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector14~8 , CPU0|cpu01_inst|ALU01|Selector14~8, MC10, 1
instance = comp, \CPU0|cpu01_inst|CC01|cc[2]~3 , CPU0|cpu01_inst|CC01|cc[2]~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector8~7 , CPU0|cpu01_inst|ALU01|Selector8~7, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector8~8 , CPU0|cpu01_inst|ALU01|Selector8~8, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector8~9 , CPU0|cpu01_inst|ALU01|Selector8~9, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector8~10 , CPU0|cpu01_inst|ALU01|Selector8~10, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector8~11 , CPU0|cpu01_inst|ALU01|Selector8~11, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector8~12 , CPU0|cpu01_inst|ALU01|Selector8~12, MC10, 1
instance = comp, \CPU0|cpu01_inst|left_mux01|Selector7~0 , CPU0|cpu01_inst|left_mux01|Selector7~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector11~0 , CPU0|cpu01_inst|ALU01|Selector11~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector11~1 , CPU0|cpu01_inst|ALU01|Selector11~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector11~2 , CPU0|cpu01_inst|ALU01|Selector11~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector11~3 , CPU0|cpu01_inst|ALU01|Selector11~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector11~4 , CPU0|cpu01_inst|ALU01|Selector11~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|CC01|cc[2]~4 , CPU0|cpu01_inst|CC01|cc[2]~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector16~5 , CPU0|cpu01_inst|ALU01|Selector16~5, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector16~6 , CPU0|cpu01_inst|ALU01|Selector16~6, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector15~26 , CPU0|cpu01_inst|ALU01|Selector15~26, MC10, 1
instance = comp, \CPU0|cpu01_inst|left_mux01|Selector1~0 , CPU0|cpu01_inst|left_mux01|Selector1~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|left_mux01|Selector1~1 , CPU0|cpu01_inst|left_mux01|Selector1~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|left_mux01|Selector2~2 , CPU0|cpu01_inst|left_mux01|Selector2~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|left_mux01|Selector2~3 , CPU0|cpu01_inst|left_mux01|Selector2~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|left_mux01|Selector6~0 , CPU0|cpu01_inst|left_mux01|Selector6~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|right_mux01|right[13]~2 , CPU0|cpu01_inst|right_mux01|right[13]~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector15~27 , CPU0|cpu01_inst|ALU01|Selector15~27, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector15~28 , CPU0|cpu01_inst|ALU01|Selector15~28, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector15~29 , CPU0|cpu01_inst|ALU01|Selector15~29, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector15~30 , CPU0|cpu01_inst|ALU01|Selector15~30, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector16~7 , CPU0|cpu01_inst|ALU01|Selector16~7, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector16~8 , CPU0|cpu01_inst|ALU01|Selector16~8, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector16~9 , CPU0|cpu01_inst|ALU01|Selector16~9, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector16~10 , CPU0|cpu01_inst|ALU01|Selector16~10, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector16~11 , CPU0|cpu01_inst|ALU01|Selector16~11, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector16~12 , CPU0|cpu01_inst|ALU01|Selector16~12, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Decoder4~10 , CPU0|cpu01_inst|state_sequencer01|Decoder4~10, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|ix_ctrl~0 , CPU0|cpu01_inst|state_sequencer01|ix_ctrl~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector40~0 , CPU0|cpu01_inst|state_sequencer01|Selector40~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector40~2 , CPU0|cpu01_inst|state_sequencer01|Selector40~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|data_fetch_01|Selector15~0 , CPU0|cpu01_inst|data_fetch_01|Selector15~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector29~0 , CPU0|cpu01_inst|state_sequencer01|Selector29~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr30~0 , CPU0|cpu01_inst|state_sequencer01|WideOr30~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|acca_ctrl~0 , CPU0|cpu01_inst|state_sequencer01|acca_ctrl~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector28~1 , CPU0|cpu01_inst|state_sequencer01|Selector28~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector28~4 , CPU0|cpu01_inst|state_sequencer01|Selector28~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr5~0 , CPU0|cpu01_inst|state_sequencer01|WideOr5~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|acca_inst|acca[0]~13 , CPU0|cpu01_inst|acca_inst|acca[0]~13, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector59~0 , CPU0|cpu01_inst|state_sequencer01|Selector59~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector59~1 , CPU0|cpu01_inst|state_sequencer01|Selector59~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector59~2 , CPU0|cpu01_inst|state_sequencer01|Selector59~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Mux22~0 , CPU0|cpu01_inst|state_sequencer01|Mux22~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Mux22~1 , CPU0|cpu01_inst|state_sequencer01|Mux22~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr42~0 , CPU0|cpu01_inst|state_sequencer01|WideOr42~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector59~3 , CPU0|cpu01_inst|state_sequencer01|Selector59~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Mux0~4 , CPU0|cpu01_inst|state_sequencer01|Mux0~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr35~0 , CPU0|cpu01_inst|state_sequencer01|WideOr35~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr117~1 , CPU0|cpu01_inst|state_sequencer01|WideOr117~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector60~1 , CPU0|cpu01_inst|state_sequencer01|Selector60~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector60~2 , CPU0|cpu01_inst|state_sequencer01|Selector60~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|Selector2~0 , CPU0|cpu01_inst|PC01|Selector2~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|Selector2~0 , CPU0|cpu01_inst|EA01|Selector2~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|Selector3~0 , CPU0|cpu01_inst|EA01|Selector3~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|Selector3~1 , CPU0|cpu01_inst|EA01|Selector3~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|Selector8~0 , CPU0|cpu01_inst|EA01|Selector8~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|Selector8~1 , CPU0|cpu01_inst|EA01|Selector8~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|Selector9~0 , CPU0|cpu01_inst|EA01|Selector9~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|Selector9~1 , CPU0|cpu01_inst|EA01|Selector9~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|Selector9~2 , CPU0|cpu01_inst|EA01|Selector9~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|tempind[6]~1 , CPU0|cpu01_inst|EA01|tempind[6]~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|Selector11~0 , CPU0|cpu01_inst|EA01|Selector11~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|Selector11~1 , CPU0|cpu01_inst|EA01|Selector11~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|Selector11~2 , CPU0|cpu01_inst|EA01|Selector11~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|Selector12~0 , CPU0|cpu01_inst|EA01|Selector12~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|Selector12~1 , CPU0|cpu01_inst|EA01|Selector12~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|tempind[4]~3 , CPU0|cpu01_inst|EA01|tempind[4]~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|tempind[3]~4 , CPU0|cpu01_inst|EA01|tempind[3]~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|Selector14~0 , CPU0|cpu01_inst|EA01|Selector14~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|tempind[2]~5 , CPU0|cpu01_inst|EA01|tempind[2]~5, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|tempind[1]~6 , CPU0|cpu01_inst|EA01|tempind[1]~6, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|Equal1~2 , CPU0|cpu01_inst|EA01|Equal1~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|Selector0~0 , CPU0|cpu01_inst|EA01|Selector0~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector69~1 , CPU0|cpu01_inst|state_sequencer01|Selector69~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector1~0 , CPU0|cpu01_inst|ALU01|Selector1~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector1~1 , CPU0|cpu01_inst|ALU01|Selector1~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector1~2 , CPU0|cpu01_inst|ALU01|Selector1~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector1~3 , CPU0|cpu01_inst|ALU01|Selector1~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector1~4 , CPU0|cpu01_inst|ALU01|Selector1~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr34~0 , CPU0|cpu01_inst|state_sequencer01|WideOr34~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector33~2 , CPU0|cpu01_inst|state_sequencer01|Selector33~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector3~0 , CPU0|cpu01_inst|ALU01|Selector3~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector3~1 , CPU0|cpu01_inst|ALU01|Selector3~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector3~2 , CPU0|cpu01_inst|ALU01|Selector3~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector2~0 , CPU0|cpu01_inst|ALU01|Selector2~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector2~1 , CPU0|cpu01_inst|ALU01|Selector2~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector2~2 , CPU0|cpu01_inst|ALU01|Selector2~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector2~3 , CPU0|cpu01_inst|ALU01|Selector2~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector2~4 , CPU0|cpu01_inst|ALU01|Selector2~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector4~0 , CPU0|cpu01_inst|ALU01|Selector4~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector4~1 , CPU0|cpu01_inst|ALU01|Selector4~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector4~2 , CPU0|cpu01_inst|ALU01|Selector4~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector4~3 , CPU0|cpu01_inst|ALU01|Selector4~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector4~4 , CPU0|cpu01_inst|ALU01|Selector4~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector5~0 , CPU0|cpu01_inst|ALU01|Selector5~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector5~1 , CPU0|cpu01_inst|ALU01|Selector5~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector5~2 , CPU0|cpu01_inst|ALU01|Selector5~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector5~3 , CPU0|cpu01_inst|ALU01|Selector5~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector5~4 , CPU0|cpu01_inst|ALU01|Selector5~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector5~5 , CPU0|cpu01_inst|ALU01|Selector5~5, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector6~14 , CPU0|cpu01_inst|ALU01|Selector6~14, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector44~1 , CPU0|cpu01_inst|state_sequencer01|Selector44~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector44~2 , CPU0|cpu01_inst|state_sequencer01|Selector44~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector44~3 , CPU0|cpu01_inst|state_sequencer01|Selector44~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector44~4 , CPU0|cpu01_inst|state_sequencer01|Selector44~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|IV_inst|Selector2~0 , CPU0|cpu01_inst|IV_inst|Selector2~0, MC10, 1
instance = comp, \multiHEX|frame_clk_inst|count[0] , multiHEX|frame_clk_inst|count[0], MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector5~1 , keyboard|keymapper_inst|Selector5~1, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~45 , keyboard|keymapper_inst|Selector0~45, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~46 , keyboard|keymapper_inst|Selector0~46, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~53 , keyboard|keymapper_inst|Selector0~53, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~54 , keyboard|keymapper_inst|Selector0~54, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~55 , keyboard|keymapper_inst|Selector0~55, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector5~4 , keyboard|keymapper_inst|Selector5~4, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector2~2 , keyboard|keymapper_inst|Selector2~2, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector2~3 , keyboard|keymapper_inst|Selector2~3, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~60 , keyboard|keymapper_inst|Selector0~60, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~61 , keyboard|keymapper_inst|Selector0~61, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~63 , keyboard|keymapper_inst|Selector0~63, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~64 , keyboard|keymapper_inst|Selector0~64, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~65 , keyboard|keymapper_inst|Selector0~65, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~66 , keyboard|keymapper_inst|Selector0~66, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector2~7 , keyboard|keymapper_inst|Selector2~7, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~67 , keyboard|keymapper_inst|Selector0~67, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~68 , keyboard|keymapper_inst|Selector0~68, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector2~8 , keyboard|keymapper_inst|Selector2~8, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~69 , keyboard|keymapper_inst|Selector0~69, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~70 , keyboard|keymapper_inst|Selector0~70, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~71 , keyboard|keymapper_inst|Selector0~71, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~75 , keyboard|keymapper_inst|Selector0~75, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~76 , keyboard|keymapper_inst|Selector0~76, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~81 , keyboard|keymapper_inst|Selector0~81, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~82 , keyboard|keymapper_inst|Selector0~82, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~83 , keyboard|keymapper_inst|Selector0~83, MC10, 1
instance = comp, \multiHEX|Mux2~0 , multiHEX|Mux2~0, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~86 , keyboard|keymapper_inst|Selector0~86, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector1~0 , keyboard|keymapper_inst|Selector1~0, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector1~3 , keyboard|keymapper_inst|Selector1~3, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector1~5 , keyboard|keymapper_inst|Selector1~5, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector1~6 , keyboard|keymapper_inst|Selector1~6, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector1~7 , keyboard|keymapper_inst|Selector1~7, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector1~8 , keyboard|keymapper_inst|Selector1~8, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector1~9 , keyboard|keymapper_inst|Selector1~9, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector1~10 , keyboard|keymapper_inst|Selector1~10, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector1~11 , keyboard|keymapper_inst|Selector1~11, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector1~12 , keyboard|keymapper_inst|Selector1~12, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector3~0 , keyboard|keymapper_inst|Selector3~0, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector3~1 , keyboard|keymapper_inst|Selector3~1, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector3~2 , keyboard|keymapper_inst|Selector3~2, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector3~3 , keyboard|keymapper_inst|Selector3~3, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector3~4 , keyboard|keymapper_inst|Selector3~4, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector3~5 , keyboard|keymapper_inst|Selector3~5, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector3~6 , keyboard|keymapper_inst|Selector3~6, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector3~7 , keyboard|keymapper_inst|Selector3~7, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector3~8 , keyboard|keymapper_inst|Selector3~8, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector3~9 , keyboard|keymapper_inst|Selector3~9, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~95 , keyboard|keymapper_inst|Selector0~95, MC10, 1
instance = comp, \keyboard|caps_lock , keyboard|caps_lock, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector7~0 , keyboard|keymapper_inst|Selector7~0, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector7~1 , keyboard|keymapper_inst|Selector7~1, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector7~2 , keyboard|keymapper_inst|Selector7~2, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector7~3 , keyboard|keymapper_inst|Selector7~3, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector7~4 , keyboard|keymapper_inst|Selector7~4, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector7~5 , keyboard|keymapper_inst|Selector7~5, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector7~6 , keyboard|keymapper_inst|Selector7~6, MC10, 1
instance = comp, \keyboard|keymapper_inst|caps , keyboard|keymapper_inst|caps, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector7~7 , keyboard|keymapper_inst|Selector7~7, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector7~8 , keyboard|keymapper_inst|Selector7~8, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector7~9 , keyboard|keymapper_inst|Selector7~9, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector7~10 , keyboard|keymapper_inst|Selector7~10, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector7~11 , keyboard|keymapper_inst|Selector7~11, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector7~12 , keyboard|keymapper_inst|Selector7~12, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector7~13 , keyboard|keymapper_inst|Selector7~13, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector7~14 , keyboard|keymapper_inst|Selector7~14, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector7~15 , keyboard|keymapper_inst|Selector7~15, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector7~16 , keyboard|keymapper_inst|Selector7~16, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector7~17 , keyboard|keymapper_inst|Selector7~17, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector7~18 , keyboard|keymapper_inst|Selector7~18, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector7~19 , keyboard|keymapper_inst|Selector7~19, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector7~20 , keyboard|keymapper_inst|Selector7~20, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector7~21 , keyboard|keymapper_inst|Selector7~21, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector7~22 , keyboard|keymapper_inst|Selector7~22, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector7~23 , keyboard|keymapper_inst|Selector7~23, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector7~24 , keyboard|keymapper_inst|Selector7~24, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector7~25 , keyboard|keymapper_inst|Selector7~25, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector7~26 , keyboard|keymapper_inst|Selector7~26, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector6~2 , keyboard|keymapper_inst|Selector6~2, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector6~4 , keyboard|keymapper_inst|Selector6~4, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector6~10 , keyboard|keymapper_inst|Selector6~10, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector6~11 , keyboard|keymapper_inst|Selector6~11, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector6~16 , keyboard|keymapper_inst|Selector6~16, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector6~18 , keyboard|keymapper_inst|Selector6~18, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector6~19 , keyboard|keymapper_inst|Selector6~19, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector6~20 , keyboard|keymapper_inst|Selector6~20, MC10, 1
instance = comp, \VDG|vert_scaler[0] , VDG|vert_scaler[0], MC10, 1
instance = comp, \VDG|cell_line[0]~2 , VDG|cell_line[0]~2, MC10, 1
instance = comp, \VDG|Equal16~0 , VDG|Equal16~0, MC10, 1
instance = comp, \VDG|Equal10~0 , VDG|Equal10~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|CC01|Selector0~0 , CPU0|cpu01_inst|CC01|Selector0~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|CC01|Selector0~1 , CPU0|cpu01_inst|CC01|Selector0~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector5~3 , CPU0|cpu01_inst|dbo|Selector5~3, MC10, 1
instance = comp, \CPU0|counter~0 , CPU0|counter~0, MC10, 1
instance = comp, \CPU0|counter~6 , CPU0|counter~6, MC10, 1
instance = comp, \CPU0|counter~15 , CPU0|counter~15, MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector4~0 , CPU0|cpu01_inst|dbo|Selector4~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector6~1 , CPU0|cpu01_inst|dbo|Selector6~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector2~3 , CPU0|cpu01_inst|dbo|Selector2~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector3~2 , CPU0|cpu01_inst|dbo|Selector3~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector1~2 , CPU0|cpu01_inst|dbo|Selector1~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|NMI_mux_inst|nmi_ack~0 , CPU0|cpu01_inst|NMI_mux_inst|nmi_ack~0, MC10, 1
instance = comp, \CPU0|REG_RW~0 , CPU0|REG_RW~0, MC10, 1
instance = comp, \MATRIX|Decoder0~0 , MATRIX|Decoder0~0, MC10, 1
instance = comp, \CPU0|DATA_IN_s[0]~0 , CPU0|DATA_IN_s[0]~0, MC10, 1
instance = comp, \KBD_E~0 , KBD_E~0, MC10, 1
instance = comp, \CPU0|DATA_IN_s[0]~1 , CPU0|DATA_IN_s[0]~1, MC10, 1
instance = comp, \MATRIX|Equal0~0 , MATRIX|Equal0~0, MC10, 1
instance = comp, \MATRIX|Equal0~1 , MATRIX|Equal0~1, MC10, 1
instance = comp, \MATRIX|Equal0~2 , MATRIX|Equal0~2, MC10, 1
instance = comp, \MATRIX|Equal0~3 , MATRIX|Equal0~3, MC10, 1
instance = comp, \CPU0|DATA_IN_s[0]~2 , CPU0|DATA_IN_s[0]~2, MC10, 1
instance = comp, \MATRIX|Equal0~4 , MATRIX|Equal0~4, MC10, 1
instance = comp, \MATRIX|Equal0~5 , MATRIX|Equal0~5, MC10, 1
instance = comp, \MATRIX|Equal0~6 , MATRIX|Equal0~6, MC10, 1
instance = comp, \MATRIX|Equal0~7 , MATRIX|Equal0~7, MC10, 1
instance = comp, \CPU0|DATA_IN_s[0]~3 , CPU0|DATA_IN_s[0]~3, MC10, 1
instance = comp, \CPU0|DATA_IN_s[0]~4 , CPU0|DATA_IN_s[0]~4, MC10, 1
instance = comp, \SDRAM_inst|A_data_out[0] , SDRAM_inst|A_data_out[0], MC10, 1
instance = comp, \DATA_IN[0]~0 , DATA_IN[0]~0, MC10, 1
instance = comp, \DATA_IN[0] , DATA_IN[0], MC10, 1
instance = comp, \SDRAM_inst|A_data_out[7] , SDRAM_inst|A_data_out[7], MC10, 1
instance = comp, \DATA_IN[7]~1 , DATA_IN[7]~1, MC10, 1
instance = comp, \DATA_IN[7]~2 , DATA_IN[7]~2, MC10, 1
instance = comp, \CPU0|OCF_reset , CPU0|OCF_reset, MC10, 1
instance = comp, \CPU0|always0~0 , CPU0|always0~0, MC10, 1
instance = comp, \CPU0|OCF~0 , CPU0|OCF~0, MC10, 1
instance = comp, \SDRAM_inst|A_data_out[6] , SDRAM_inst|A_data_out[6], MC10, 1
instance = comp, \DATA_IN[6]~3 , DATA_IN[6]~3, MC10, 1
instance = comp, \DATA_IN[6]~4 , DATA_IN[6]~4, MC10, 1
instance = comp, \CPU0|TOF_reset , CPU0|TOF_reset, MC10, 1
instance = comp, \CPU0|always0~1 , CPU0|always0~1, MC10, 1
instance = comp, \CPU0|TOF~0 , CPU0|TOF~0, MC10, 1
instance = comp, \MATRIX|Decoder0~1 , MATRIX|Decoder0~1, MC10, 1
instance = comp, \SDRAM_inst|A_data_out[5] , SDRAM_inst|A_data_out[5], MC10, 1
instance = comp, \DATA_IN[5]~5 , DATA_IN[5]~5, MC10, 1
instance = comp, \DATA_IN[5] , DATA_IN[5], MC10, 1
instance = comp, \MATRIX|Decoder0~2 , MATRIX|Decoder0~2, MC10, 1
instance = comp, \SDRAM_inst|A_data_out[4] , SDRAM_inst|A_data_out[4], MC10, 1
instance = comp, \DATA_IN[4]~6 , DATA_IN[4]~6, MC10, 1
instance = comp, \DATA_IN[4] , DATA_IN[4], MC10, 1
instance = comp, \MATRIX|Decoder0~3 , MATRIX|Decoder0~3, MC10, 1
instance = comp, \SDRAM_inst|A_data_out[3] , SDRAM_inst|A_data_out[3], MC10, 1
instance = comp, \DATA_IN[3]~7 , DATA_IN[3]~7, MC10, 1
instance = comp, \DATA_IN[3] , DATA_IN[3], MC10, 1
instance = comp, \MATRIX|Decoder0~4 , MATRIX|Decoder0~4, MC10, 1
instance = comp, \SDRAM_inst|A_data_out[2] , SDRAM_inst|A_data_out[2], MC10, 1
instance = comp, \DATA_IN[2]~8 , DATA_IN[2]~8, MC10, 1
instance = comp, \DATA_IN[2] , DATA_IN[2], MC10, 1
instance = comp, \MATRIX|Decoder0~5 , MATRIX|Decoder0~5, MC10, 1
instance = comp, \SDRAM_inst|A_data_out[1] , SDRAM_inst|A_data_out[1], MC10, 1
instance = comp, \DATA_IN[1]~9 , DATA_IN[1]~9, MC10, 1
instance = comp, \DATA_IN[1] , DATA_IN[1], MC10, 1
instance = comp, \spec_key~0 , spec_key~0, MC10, 1
instance = comp, \button_s[0] , button_s[0], MC10, 1
instance = comp, \spec_key~1 , spec_key~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|XREG_inst|Selector11~0 , CPU0|cpu01_inst|XREG_inst|Selector11~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Equal33~1 , CPU0|cpu01_inst|ALU01|Equal33~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Equal33~2 , CPU0|cpu01_inst|ALU01|Equal33~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector20~0 , CPU0|cpu01_inst|ALU01|Selector20~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|CC01|Selector2~3 , CPU0|cpu01_inst|CC01|Selector2~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector18~2 , CPU0|cpu01_inst|ALU01|Selector18~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector18~3 , CPU0|cpu01_inst|ALU01|Selector18~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector18~4 , CPU0|cpu01_inst|ALU01|Selector18~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector18~5 , CPU0|cpu01_inst|ALU01|Selector18~5, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector18~6 , CPU0|cpu01_inst|ALU01|Selector18~6, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|WideOr10~0 , CPU0|cpu01_inst|ALU01|WideOr10~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|WideOr10~1 , CPU0|cpu01_inst|ALU01|WideOr10~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|WideOr10~2 , CPU0|cpu01_inst|ALU01|WideOr10~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|WideOr10~3 , CPU0|cpu01_inst|ALU01|WideOr10~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector18~7 , CPU0|cpu01_inst|ALU01|Selector18~7, MC10, 1
instance = comp, \CPU0|cpu01_inst|CC01|cc[2]~7 , CPU0|cpu01_inst|CC01|cc[2]~7, MC10, 1
instance = comp, \CPU0|cpu01_inst|CC01|cc[2]~8 , CPU0|cpu01_inst|CC01|cc[2]~8, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Equal5~0 , CPU0|cpu01_inst|ALU01|Equal5~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|WideOr11~0 , CPU0|cpu01_inst|ALU01|WideOr11~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|CC01|cc[2]~9 , CPU0|cpu01_inst|CC01|cc[2]~9, MC10, 1
instance = comp, \CPU0|cpu01_inst|CC01|cc[2]~10 , CPU0|cpu01_inst|CC01|cc[2]~10, MC10, 1
instance = comp, \CPU0|cpu01_inst|CC01|cc[2]~11 , CPU0|cpu01_inst|CC01|cc[2]~11, MC10, 1
instance = comp, \CPU0|cpu01_inst|CC01|cc[2]~12 , CPU0|cpu01_inst|CC01|cc[2]~12, MC10, 1
instance = comp, \CPU0|cpu01_inst|CC01|cc[2]~13 , CPU0|cpu01_inst|CC01|cc[2]~13, MC10, 1
instance = comp, \CPU0|cpu01_inst|CC01|cc[2]~14 , CPU0|cpu01_inst|CC01|cc[2]~14, MC10, 1
instance = comp, \CPU0|cpu01_inst|CC01|Selector1~0 , CPU0|cpu01_inst|CC01|Selector1~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|CC01|Selector1~1 , CPU0|cpu01_inst|CC01|Selector1~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|cc_out~3 , CPU0|cpu01_inst|ALU01|cc_out~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|cc_out~4 , CPU0|cpu01_inst|ALU01|cc_out~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector15~31 , CPU0|cpu01_inst|ALU01|Selector15~31, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector15~32 , CPU0|cpu01_inst|ALU01|Selector15~32, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector15~33 , CPU0|cpu01_inst|ALU01|Selector15~33, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector15~34 , CPU0|cpu01_inst|ALU01|Selector15~34, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector15~35 , CPU0|cpu01_inst|ALU01|Selector15~35, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector15~36 , CPU0|cpu01_inst|ALU01|Selector15~36, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector21~0 , CPU0|cpu01_inst|ALU01|Selector21~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector15~37 , CPU0|cpu01_inst|ALU01|Selector15~37, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector21~1 , CPU0|cpu01_inst|ALU01|Selector21~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector8~24 , CPU0|cpu01_inst|ALU01|Selector8~24, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector15~38 , CPU0|cpu01_inst|ALU01|Selector15~38, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector15~39 , CPU0|cpu01_inst|ALU01|Selector15~39, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|cc_out~5 , CPU0|cpu01_inst|ALU01|cc_out~5, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector15~40 , CPU0|cpu01_inst|ALU01|Selector15~40, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector8~25 , CPU0|cpu01_inst|ALU01|Selector8~25, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector15~41 , CPU0|cpu01_inst|ALU01|Selector15~41, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector21~2 , CPU0|cpu01_inst|ALU01|Selector21~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector15~42 , CPU0|cpu01_inst|ALU01|Selector15~42, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector15~43 , CPU0|cpu01_inst|ALU01|Selector15~43, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector21~3 , CPU0|cpu01_inst|ALU01|Selector21~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector21~4 , CPU0|cpu01_inst|ALU01|Selector21~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector21~5 , CPU0|cpu01_inst|ALU01|Selector21~5, MC10, 1
instance = comp, \CPU0|cpu01_inst|CC01|cc[1]~16 , CPU0|cpu01_inst|CC01|cc[1]~16, MC10, 1
instance = comp, \keyboard|always1~0 , keyboard|always1~0, MC10, 1
instance = comp, \keyboard|Selector11~0 , keyboard|Selector11~0, MC10, 1
instance = comp, \keyboard|Equal5~0 , keyboard|Equal5~0, MC10, 1
instance = comp, \keyboard|caps_lock~0 , keyboard|caps_lock~0, MC10, 1
instance = comp, \keyboard|caps_lock~1 , keyboard|caps_lock~1, MC10, 1
instance = comp, \keyboard|scan_code[0]~1 , keyboard|scan_code[0]~1, MC10, 1
instance = comp, \VDG|vert_scaler~2 , VDG|vert_scaler~2, MC10, 1
instance = comp, \VDG|Equal7~2 , VDG|Equal7~2, MC10, 1
instance = comp, \VDG|Equal8~2 , VDG|Equal8~2, MC10, 1
instance = comp, \VDG|next_active_rows~0 , VDG|next_active_rows~0, MC10, 1
instance = comp, \SDRAM_inst|Selector18~0 , SDRAM_inst|Selector18~0, MC10, 1
instance = comp, \SDRAM_inst|prev_HSYNC , SDRAM_inst|prev_HSYNC, MC10, 1
instance = comp, \SDRAM_inst|A_data_out[0]~0 , SDRAM_inst|A_data_out[0]~0, MC10, 1
instance = comp, \CPU0|OCF_reset~2 , CPU0|OCF_reset~2, MC10, 1
instance = comp, \CPU0|TOF_reset~0 , CPU0|TOF_reset~0, MC10, 1
instance = comp, \VDG|horiz_scaler~2 , VDG|horiz_scaler~2, MC10, 1
instance = comp, \keyboard|ps2_host_inst|ps2_host_rx|frame[0] , keyboard|ps2_host_inst|ps2_host_rx|frame[0], MC10, 1
instance = comp, \keyboard|ps2_host_inst|ps2_host_rx|frame~12 , keyboard|ps2_host_inst|ps2_host_rx|frame~12, MC10, 1
instance = comp, \keyboard|ps2_host_inst|ps2_host_rx|frame~13 , keyboard|ps2_host_inst|ps2_host_rx|frame~13, MC10, 1
instance = comp, \CPU0|always1~6 , CPU0|always1~6, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector56~14 , CPU0|cpu01_inst|state_sequencer01|Selector56~14, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector54~17 , CPU0|cpu01_inst|state_sequencer01|Selector54~17, MC10, 1
instance = comp, \CPU0|cpu01_inst|XREG_inst|Selector7~2 , CPU0|cpu01_inst|XREG_inst|Selector7~2, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~106 , keyboard|keymapper_inst|Selector0~106, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector6~23 , keyboard|keymapper_inst|Selector6~23, MC10, 1
instance = comp, \CPU0|DDR2[0]~2 , CPU0|DDR2[0]~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector18~8 , CPU0|cpu01_inst|ALU01|Selector18~8, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|cc_out~6 , CPU0|cpu01_inst|ALU01|cc_out~6, MC10, 1
instance = comp, \CPU0|OCF_reset~3 , CPU0|OCF_reset~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector64~4 , CPU0|cpu01_inst|state_sequencer01|Selector64~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector64~10 , CPU0|cpu01_inst|state_sequencer01|Selector64~10, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~108 , keyboard|keymapper_inst|Selector0~108, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~34 , keyboard|keymapper_inst|Selector0~34, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~35 , keyboard|keymapper_inst|Selector0~35, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~110 , keyboard|keymapper_inst|Selector0~110, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector7~27 , keyboard|keymapper_inst|Selector7~27, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector7~28 , keyboard|keymapper_inst|Selector7~28, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector59~8 , CPU0|cpu01_inst|state_sequencer01|Selector59~8, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector59~9 , CPU0|cpu01_inst|state_sequencer01|Selector59~9, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector57~8 , CPU0|cpu01_inst|state_sequencer01|Selector57~8, MC10, 1
instance = comp, \multiHEX|frame_clk_inst|count[0]~51 , multiHEX|frame_clk_inst|count[0]~51, MC10, 1
instance = comp, \button[0]~input , button[0]~input, MC10, 1
instance = comp, \ps2_data~input , ps2_data~input, MC10, 1
instance = comp, \CPU0|PORT_B_IN_s[4]~feeder , CPU0|PORT_B_IN_s[4]~feeder, MC10, 1
instance = comp, \SDRAM_inst|prev_HSYNC~feeder , SDRAM_inst|prev_HSYNC~feeder, MC10, 1
instance = comp, \CPU0|PORT_A_IN_s[0]~feeder , CPU0|PORT_A_IN_s[0]~feeder, MC10, 1
instance = comp, \CPU0|PORT_A_IN_s[1]~feeder , CPU0|PORT_A_IN_s[1]~feeder, MC10, 1
instance = comp, \CPU0|DDR1[5]~feeder , CPU0|DDR1[5]~feeder, MC10, 1
instance = comp, \CPU0|DDR1[2]~feeder , CPU0|DDR1[2]~feeder, MC10, 1
instance = comp, \SDRAM_inst|A_data_out[6]~feeder , SDRAM_inst|A_data_out[6]~feeder, MC10, 1
instance = comp, \SDRAM_inst|A_data_out[7]~feeder , SDRAM_inst|A_data_out[7]~feeder, MC10, 1
instance = comp, \button_s[0]~feeder , button_s[0]~feeder, MC10, 1
instance = comp, \TAPE_OUT~output , TAPE_OUT~output, MC10, 1
instance = comp, \SEG_SEL[0]~output , SEG_SEL[0]~output, MC10, 1
instance = comp, \SEG_SEL[1]~output , SEG_SEL[1]~output, MC10, 1
instance = comp, \SEG_SEL[2]~output , SEG_SEL[2]~output, MC10, 1
instance = comp, \SEG_SEL[3]~output , SEG_SEL[3]~output, MC10, 1
instance = comp, \LED[0]~output , LED[0]~output, MC10, 1
instance = comp, \LED[1]~output , LED[1]~output, MC10, 1
instance = comp, \LED[2]~output , LED[2]~output, MC10, 1
instance = comp, \LED[3]~output , LED[3]~output, MC10, 1
instance = comp, \HEX_OUT[0]~output , HEX_OUT[0]~output, MC10, 1
instance = comp, \HEX_OUT[1]~output , HEX_OUT[1]~output, MC10, 1
instance = comp, \HEX_OUT[2]~output , HEX_OUT[2]~output, MC10, 1
instance = comp, \HEX_OUT[3]~output , HEX_OUT[3]~output, MC10, 1
instance = comp, \HEX_OUT[4]~output , HEX_OUT[4]~output, MC10, 1
instance = comp, \HEX_OUT[5]~output , HEX_OUT[5]~output, MC10, 1
instance = comp, \HEX_OUT[6]~output , HEX_OUT[6]~output, MC10, 1
instance = comp, \beep~output , beep~output, MC10, 1
instance = comp, \R~output , R~output, MC10, 1
instance = comp, \G~output , G~output, MC10, 1
instance = comp, \B~output , B~output, MC10, 1
instance = comp, \HSYNC~output , HSYNC~output, MC10, 1
instance = comp, \VSYNC~output , VSYNC~output, MC10, 1
instance = comp, \audio~output , audio~output, MC10, 1
instance = comp, \SDRAM_CLK~output , SDRAM_CLK~output, MC10, 1
instance = comp, \SDRAM_CKE~output , SDRAM_CKE~output, MC10, 1
instance = comp, \SDRAM_CSn~output , SDRAM_CSn~output, MC10, 1
instance = comp, \SDRAM_WREn~output , SDRAM_WREn~output, MC10, 1
instance = comp, \SDRAM_CASn~output , SDRAM_CASn~output, MC10, 1
instance = comp, \SDRAM_RASn~output , SDRAM_RASn~output, MC10, 1
instance = comp, \SDRAM_A[0]~output , SDRAM_A[0]~output, MC10, 1
instance = comp, \SDRAM_A[1]~output , SDRAM_A[1]~output, MC10, 1
instance = comp, \SDRAM_A[2]~output , SDRAM_A[2]~output, MC10, 1
instance = comp, \SDRAM_A[3]~output , SDRAM_A[3]~output, MC10, 1
instance = comp, \SDRAM_A[4]~output , SDRAM_A[4]~output, MC10, 1
instance = comp, \SDRAM_A[5]~output , SDRAM_A[5]~output, MC10, 1
instance = comp, \SDRAM_A[6]~output , SDRAM_A[6]~output, MC10, 1
instance = comp, \SDRAM_A[7]~output , SDRAM_A[7]~output, MC10, 1
instance = comp, \SDRAM_A[8]~output , SDRAM_A[8]~output, MC10, 1
instance = comp, \SDRAM_A[9]~output , SDRAM_A[9]~output, MC10, 1
instance = comp, \SDRAM_A[10]~output , SDRAM_A[10]~output, MC10, 1
instance = comp, \SDRAM_A[11]~output , SDRAM_A[11]~output, MC10, 1
instance = comp, \SDRAM_BA[0]~output , SDRAM_BA[0]~output, MC10, 1
instance = comp, \SDRAM_BA[1]~output , SDRAM_BA[1]~output, MC10, 1
instance = comp, \SDRAM_DQM[0]~output , SDRAM_DQM[0]~output, MC10, 1
instance = comp, \SDRAM_DQM[1]~output , SDRAM_DQM[1]~output, MC10, 1
instance = comp, \SDRAM_DQ[0]~output , SDRAM_DQ[0]~output, MC10, 1
instance = comp, \SDRAM_DQ[1]~output , SDRAM_DQ[1]~output, MC10, 1
instance = comp, \SDRAM_DQ[2]~output , SDRAM_DQ[2]~output, MC10, 1
instance = comp, \SDRAM_DQ[3]~output , SDRAM_DQ[3]~output, MC10, 1
instance = comp, \SDRAM_DQ[4]~output , SDRAM_DQ[4]~output, MC10, 1
instance = comp, \SDRAM_DQ[5]~output , SDRAM_DQ[5]~output, MC10, 1
instance = comp, \SDRAM_DQ[6]~output , SDRAM_DQ[6]~output, MC10, 1
instance = comp, \SDRAM_DQ[7]~output , SDRAM_DQ[7]~output, MC10, 1
instance = comp, \SDRAM_DQ[8]~output , SDRAM_DQ[8]~output, MC10, 1
instance = comp, \SDRAM_DQ[9]~output , SDRAM_DQ[9]~output, MC10, 1
instance = comp, \SDRAM_DQ[10]~output , SDRAM_DQ[10]~output, MC10, 1
instance = comp, \SDRAM_DQ[11]~output , SDRAM_DQ[11]~output, MC10, 1
instance = comp, \SDRAM_DQ[12]~output , SDRAM_DQ[12]~output, MC10, 1
instance = comp, \SDRAM_DQ[13]~output , SDRAM_DQ[13]~output, MC10, 1
instance = comp, \SDRAM_DQ[14]~output , SDRAM_DQ[14]~output, MC10, 1
instance = comp, \SDRAM_DQ[15]~output , SDRAM_DQ[15]~output, MC10, 1
instance = comp, \Clk~input , Clk~input, MC10, 1
instance = comp, \PLL_inst|altpll_component|auto_generated|pll1 , PLL_inst|altpll_component|auto_generated|pll1, MC10, 1
instance = comp, \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl , PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl, MC10, 1
instance = comp, \button[3]~input , button[3]~input, MC10, 1
instance = comp, \button_s[3] , button_s[3], MC10, 1
instance = comp, \RST~input , RST~input, MC10, 1
instance = comp, \reset~0 , reset~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state~77 , CPU0|cpu01_inst|state_sequencer01|state~77, MC10, 1
instance = comp, \button[2]~input , button[2]~input, MC10, 1
instance = comp, \button_s[2] , button_s[2], MC10, 1
instance = comp, \CPU0|hold_s~0 , CPU0|hold_s~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.reset_state~0 , CPU0|cpu01_inst|state_sequencer01|state.reset_state~0, MC10, 1
instance = comp, \CPU0|hold_s , CPU0|hold_s, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state~70 , CPU0|cpu01_inst|state_sequencer01|state~70, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.rti_ixl_state , CPU0|cpu01_inst|state_sequencer01|state.rti_ixl_state, MC10, 1
instance = comp, \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|tempind[5]~2 , CPU0|cpu01_inst|EA01|tempind[5]~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr51~0 , CPU0|cpu01_inst|state_sequencer01|WideOr51~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|next_state.read16_state~0 , CPU0|cpu01_inst|state_sequencer01|next_state.read16_state~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|next_state.read16_state~1 , CPU0|cpu01_inst|state_sequencer01|next_state.read16_state~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|Selector10~1 , CPU0|cpu01_inst|EA01|Selector10~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|Selector12~2 , CPU0|cpu01_inst|EA01|Selector12~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|Selector10~0 , CPU0|cpu01_inst|EA01|Selector10~0, MC10, 1
instance = comp, \CPU0|Equal0~2 , CPU0|Equal0~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector67~2 , CPU0|cpu01_inst|state_sequencer01|Selector67~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Equal5~0 , CPU0|cpu01_inst|state_sequencer01|Equal5~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|next_state.rti_state~0 , CPU0|cpu01_inst|state_sequencer01|next_state.rti_state~0, MC10, 1
instance = comp, \button[1]~input , button[1]~input, MC10, 1
instance = comp, \button_s[1]~feeder , button_s[1]~feeder, MC10, 1
instance = comp, \button_s[1] , button_s[1], MC10, 1
instance = comp, \CPU0|nmi_s~0 , CPU0|nmi_s~0, MC10, 1
instance = comp, \CPU0|nmi_s , CPU0|nmi_s, MC10, 1
instance = comp, \CPU0|cpu01_inst|nmi_req~0 , CPU0|cpu01_inst|nmi_req~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|nmi_req , CPU0|cpu01_inst|nmi_req, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|next_state.rti_state~1 , CPU0|cpu01_inst|state_sequencer01|next_state.rti_state~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.rti_state , CPU0|cpu01_inst|state_sequencer01|state.rti_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.reset_state~1 , CPU0|cpu01_inst|state_sequencer01|state.reset_state~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.reset_state , CPU0|cpu01_inst|state_sequencer01|state.reset_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|cc_ctrl~0 , CPU0|cpu01_inst|state_sequencer01|cc_ctrl~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector60~3 , CPU0|cpu01_inst|state_sequencer01|Selector60~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr47~0 , CPU0|cpu01_inst|state_sequencer01|WideOr47~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state~107 , CPU0|cpu01_inst|state_sequencer01|state~107, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.indexed_state , CPU0|cpu01_inst|state_sequencer01|state.indexed_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector47~3 , CPU0|cpu01_inst|state_sequencer01|Selector47~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr48~0 , CPU0|cpu01_inst|state_sequencer01|WideOr48~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector60~4 , CPU0|cpu01_inst|state_sequencer01|Selector60~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.read8_state , CPU0|cpu01_inst|state_sequencer01|state.read8_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector39~1 , CPU0|cpu01_inst|state_sequencer01|Selector39~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|next_state.execute_state~3 , CPU0|cpu01_inst|state_sequencer01|next_state.execute_state~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|next_state.execute_state~2 , CPU0|cpu01_inst|state_sequencer01|next_state.execute_state~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.execute_state , CPU0|cpu01_inst|state_sequencer01|state.execute_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector49~0 , CPU0|cpu01_inst|state_sequencer01|Selector49~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector39~2 , CPU0|cpu01_inst|state_sequencer01|Selector39~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state~99 , CPU0|cpu01_inst|state_sequencer01|state~99, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.mul1_state , CPU0|cpu01_inst|state_sequencer01|state.mul1_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state~100 , CPU0|cpu01_inst|state_sequencer01|state~100, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.mul2_state , CPU0|cpu01_inst|state_sequencer01|state.mul2_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state~101 , CPU0|cpu01_inst|state_sequencer01|state~101, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.mul3_state , CPU0|cpu01_inst|state_sequencer01|state.mul3_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state~102 , CPU0|cpu01_inst|state_sequencer01|state~102, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.mul4_state , CPU0|cpu01_inst|state_sequencer01|state.mul4_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state~103 , CPU0|cpu01_inst|state_sequencer01|state~103, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.mul5_state , CPU0|cpu01_inst|state_sequencer01|state.mul5_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state~104 , CPU0|cpu01_inst|state_sequencer01|state~104, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.mul6_state , CPU0|cpu01_inst|state_sequencer01|state.mul6_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state~105 , CPU0|cpu01_inst|state_sequencer01|state~105, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.mul7_state , CPU0|cpu01_inst|state_sequencer01|state.mul7_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr109~1 , CPU0|cpu01_inst|state_sequencer01|WideOr109~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.read16_state , CPU0|cpu01_inst|state_sequencer01|state.read16_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state~108 , CPU0|cpu01_inst|state_sequencer01|state~108, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.mulea_state , CPU0|cpu01_inst|state_sequencer01|state.mulea_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state~106 , CPU0|cpu01_inst|state_sequencer01|state~106, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.muld_state , CPU0|cpu01_inst|state_sequencer01|state.muld_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state~98 , CPU0|cpu01_inst|state_sequencer01|state~98, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.mul0_state , CPU0|cpu01_inst|state_sequencer01|state.mul0_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr109~0 , CPU0|cpu01_inst|state_sequencer01|WideOr109~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr80 , CPU0|cpu01_inst|state_sequencer01|WideOr80, MC10, 1
instance = comp, \CPU0|cpu01_inst|data_fetch_01|md[1]~10 , CPU0|cpu01_inst|data_fetch_01|md[1]~10, MC10, 1
instance = comp, \CPU0|cpu01_inst|data_fetch_01|Selector14~0 , CPU0|cpu01_inst|data_fetch_01|Selector14~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|data_fetch_01|Selector14~1 , CPU0|cpu01_inst|data_fetch_01|Selector14~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|data_fetch_01|Selector14~2 , CPU0|cpu01_inst|data_fetch_01|Selector14~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|data_fetch_01|md[8]~9 , CPU0|cpu01_inst|data_fetch_01|md[8]~9, MC10, 1
instance = comp, \CPU0|cpu01_inst|data_fetch_01|md[1] , CPU0|cpu01_inst|data_fetch_01|md[1], MC10, 1
instance = comp, \CPU0|cpu01_inst|data_fetch_01|Selector13~0 , CPU0|cpu01_inst|data_fetch_01|Selector13~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|data_fetch_01|Selector13~1 , CPU0|cpu01_inst|data_fetch_01|Selector13~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|data_fetch_01|md[2] , CPU0|cpu01_inst|data_fetch_01|md[2], MC10, 1
instance = comp, \CPU0|cpu01_inst|data_fetch_01|Selector12~0 , CPU0|cpu01_inst|data_fetch_01|Selector12~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|data_fetch_01|Selector12~1 , CPU0|cpu01_inst|data_fetch_01|Selector12~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|data_fetch_01|md[3] , CPU0|cpu01_inst|data_fetch_01|md[3], MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Mux23~0 , CPU0|cpu01_inst|state_sequencer01|Mux23~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Mux29~0 , CPU0|cpu01_inst|state_sequencer01|Mux29~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector40~1 , CPU0|cpu01_inst|state_sequencer01|Selector40~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideNor1~0 , CPU0|cpu01_inst|state_sequencer01|WideNor1~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector40~3 , CPU0|cpu01_inst|state_sequencer01|Selector40~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector55~1 , CPU0|cpu01_inst|state_sequencer01|Selector55~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector40~4 , CPU0|cpu01_inst|state_sequencer01|Selector40~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|data_fetch_01|md[11]~3 , CPU0|cpu01_inst|data_fetch_01|md[11]~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr3~0 , CPU0|cpu01_inst|state_sequencer01|WideOr3~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr11~0 , CPU0|cpu01_inst|state_sequencer01|WideOr11~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector56~7 , CPU0|cpu01_inst|state_sequencer01|Selector56~7, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr39~0 , CPU0|cpu01_inst|state_sequencer01|WideOr39~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector56~8 , CPU0|cpu01_inst|state_sequencer01|Selector56~8, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector56~9 , CPU0|cpu01_inst|state_sequencer01|Selector56~9, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state~72 , CPU0|cpu01_inst|state_sequencer01|state~72, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.rts_hi_state , CPU0|cpu01_inst|state_sequencer01|state.rts_hi_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state~87 , CPU0|cpu01_inst|state_sequencer01|state~87, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.rts_lo_state , CPU0|cpu01_inst|state_sequencer01|state.rts_lo_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state~71 , CPU0|cpu01_inst|state_sequencer01|state~71, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.rti_pch_state , CPU0|cpu01_inst|state_sequencer01|state.rti_pch_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state~86 , CPU0|cpu01_inst|state_sequencer01|state~86, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.rti_pcl_state , CPU0|cpu01_inst|state_sequencer01|state.rti_pcl_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state~88 , CPU0|cpu01_inst|state_sequencer01|state~88, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.vect_lo_state , CPU0|cpu01_inst|state_sequencer01|state.vect_lo_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr113~0 , CPU0|cpu01_inst|state_sequencer01|WideOr113~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector60~0 , CPU0|cpu01_inst|state_sequencer01|Selector60~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|next_state.immediate16_state~0 , CPU0|cpu01_inst|state_sequencer01|next_state.immediate16_state~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.immediate16_state , CPU0|cpu01_inst|state_sequencer01|state.immediate16_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr116~0 , CPU0|cpu01_inst|state_sequencer01|WideOr116~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Decoder4~5 , CPU0|cpu01_inst|state_sequencer01|Decoder4~5, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state~89 , CPU0|cpu01_inst|state_sequencer01|state~89, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.pula_state , CPU0|cpu01_inst|state_sequencer01|state.pula_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr116~1 , CPU0|cpu01_inst|state_sequencer01|WideOr116~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Decoder4~2 , CPU0|cpu01_inst|state_sequencer01|Decoder4~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector65~0 , CPU0|cpu01_inst|state_sequencer01|Selector65~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector65~2 , CPU0|cpu01_inst|state_sequencer01|Selector65~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.jsr_state , CPU0|cpu01_inst|state_sequencer01|state.jsr_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state~73 , CPU0|cpu01_inst|state_sequencer01|state~73, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.jsr1_state , CPU0|cpu01_inst|state_sequencer01|state.jsr1_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector64~9 , CPU0|cpu01_inst|state_sequencer01|Selector64~9, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.jmp_state , CPU0|cpu01_inst|state_sequencer01|state.jmp_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector56~3 , CPU0|cpu01_inst|state_sequencer01|Selector56~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector56~10 , CPU0|cpu01_inst|state_sequencer01|Selector56~10, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr114~4 , CPU0|cpu01_inst|state_sequencer01|WideOr114~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector56~11 , CPU0|cpu01_inst|state_sequencer01|Selector56~11, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector56~12 , CPU0|cpu01_inst|state_sequencer01|Selector56~12, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr32~0 , CPU0|cpu01_inst|state_sequencer01|WideOr32~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector56~5 , CPU0|cpu01_inst|state_sequencer01|Selector56~5, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr41~0 , CPU0|cpu01_inst|state_sequencer01|WideOr41~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector52~1 , CPU0|cpu01_inst|state_sequencer01|Selector52~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector52~2 , CPU0|cpu01_inst|state_sequencer01|Selector52~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr26~0 , CPU0|cpu01_inst|state_sequencer01|WideOr26~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector52~6 , CPU0|cpu01_inst|state_sequencer01|Selector52~6, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector52~0 , CPU0|cpu01_inst|state_sequencer01|Selector52~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector52~7 , CPU0|cpu01_inst|state_sequencer01|Selector52~7, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector52~5 , CPU0|cpu01_inst|state_sequencer01|Selector52~5, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector52~9 , CPU0|cpu01_inst|state_sequencer01|Selector52~9, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector6~0 , CPU0|cpu01_inst|ALU01|Selector6~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector55~4 , CPU0|cpu01_inst|state_sequencer01|Selector55~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector57~0 , CPU0|cpu01_inst|state_sequencer01|Selector57~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector28~0 , CPU0|cpu01_inst|state_sequencer01|Selector28~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector57~2 , CPU0|cpu01_inst|state_sequencer01|Selector57~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr40~0 , CPU0|cpu01_inst|state_sequencer01|WideOr40~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector57~9 , CPU0|cpu01_inst|state_sequencer01|Selector57~9, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector57~5 , CPU0|cpu01_inst|state_sequencer01|Selector57~5, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector57~6 , CPU0|cpu01_inst|state_sequencer01|Selector57~6, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector57~7 , CPU0|cpu01_inst|state_sequencer01|Selector57~7, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr36~0 , CPU0|cpu01_inst|state_sequencer01|WideOr36~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector53~6 , CPU0|cpu01_inst|state_sequencer01|Selector53~6, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector53~5 , CPU0|cpu01_inst|state_sequencer01|Selector53~5, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector53~7 , CPU0|cpu01_inst|state_sequencer01|Selector53~7, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector6~1 , CPU0|cpu01_inst|ALU01|Selector6~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector50~0 , CPU0|cpu01_inst|state_sequencer01|Selector50~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector51~0 , CPU0|cpu01_inst|state_sequencer01|Selector51~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector51~2 , CPU0|cpu01_inst|state_sequencer01|Selector51~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state~109 , CPU0|cpu01_inst|state_sequencer01|state~109, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.mul_state , CPU0|cpu01_inst|state_sequencer01|state.mul_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector51~5 , CPU0|cpu01_inst|state_sequencer01|Selector51~5, MC10, 1
instance = comp, \CPU0|cpu01_inst|right_mux01|right[11]~4 , CPU0|cpu01_inst|right_mux01|right[11]~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector48~4 , CPU0|cpu01_inst|state_sequencer01|Selector48~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector48~5 , CPU0|cpu01_inst|state_sequencer01|Selector48~5, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector53~4 , CPU0|cpu01_inst|state_sequencer01|Selector53~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr18~0 , CPU0|cpu01_inst|state_sequencer01|WideOr18~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector48~1 , CPU0|cpu01_inst|state_sequencer01|Selector48~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr109~2 , CPU0|cpu01_inst|state_sequencer01|WideOr109~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector47~2 , CPU0|cpu01_inst|state_sequencer01|Selector47~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr7~0 , CPU0|cpu01_inst|state_sequencer01|WideOr7~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector48~0 , CPU0|cpu01_inst|state_sequencer01|Selector48~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector48~2 , CPU0|cpu01_inst|state_sequencer01|Selector48~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector48~6 , CPU0|cpu01_inst|state_sequencer01|Selector48~6, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr90~0 , CPU0|cpu01_inst|state_sequencer01|WideOr90~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr61~0 , CPU0|cpu01_inst|state_sequencer01|WideOr61~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr90~1 , CPU0|cpu01_inst|state_sequencer01|WideOr90~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector47~8 , CPU0|cpu01_inst|state_sequencer01|Selector47~8, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector62~2 , CPU0|cpu01_inst|state_sequencer01|Selector62~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector47~4 , CPU0|cpu01_inst|state_sequencer01|Selector47~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector47~5 , CPU0|cpu01_inst|state_sequencer01|Selector47~5, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector47~10 , CPU0|cpu01_inst|state_sequencer01|Selector47~10, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector47~6 , CPU0|cpu01_inst|state_sequencer01|Selector47~6, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector47~9 , CPU0|cpu01_inst|state_sequencer01|Selector47~9, MC10, 1
instance = comp, \CPU0|cpu01_inst|left_mux01|Selector2~0 , CPU0|cpu01_inst|left_mux01|Selector2~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state~90 , CPU0|cpu01_inst|state_sequencer01|state~90, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.rti_acca_state , CPU0|cpu01_inst|state_sequencer01|state.rti_acca_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr57~0 , CPU0|cpu01_inst|state_sequencer01|WideOr57~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Decoder4~7 , CPU0|cpu01_inst|state_sequencer01|Decoder4~7, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector29~1 , CPU0|cpu01_inst|state_sequencer01|Selector29~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector29~2 , CPU0|cpu01_inst|state_sequencer01|Selector29~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector29~3 , CPU0|cpu01_inst|state_sequencer01|Selector29~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|acca_inst|acca[3]~3 , CPU0|cpu01_inst|acca_inst|acca[3]~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector50~2 , CPU0|cpu01_inst|state_sequencer01|Selector50~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector50~3 , CPU0|cpu01_inst|state_sequencer01|Selector50~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|right_ctrl~0 , CPU0|cpu01_inst|state_sequencer01|right_ctrl~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector50~1 , CPU0|cpu01_inst|state_sequencer01|Selector50~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector50~4 , CPU0|cpu01_inst|state_sequencer01|Selector50~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|right_mux01|Selector4~0 , CPU0|cpu01_inst|right_mux01|Selector4~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector6~2 , CPU0|cpu01_inst|ALU01|Selector6~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector6~3 , CPU0|cpu01_inst|ALU01|Selector6~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector0~10 , CPU0|cpu01_inst|ALU01|Selector0~10, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr21~0 , CPU0|cpu01_inst|state_sequencer01|WideOr21~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr27~0 , CPU0|cpu01_inst|state_sequencer01|WideOr27~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector55~10 , CPU0|cpu01_inst|state_sequencer01|Selector55~10, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector55~9 , CPU0|cpu01_inst|state_sequencer01|Selector55~9, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector55~11 , CPU0|cpu01_inst|state_sequencer01|Selector55~11, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Equal4~1 , CPU0|cpu01_inst|state_sequencer01|Equal4~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector55~5 , CPU0|cpu01_inst|state_sequencer01|Selector55~5, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr38~0 , CPU0|cpu01_inst|state_sequencer01|WideOr38~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector55~3 , CPU0|cpu01_inst|state_sequencer01|Selector55~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector55~7 , CPU0|cpu01_inst|state_sequencer01|Selector55~7, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector55~12 , CPU0|cpu01_inst|state_sequencer01|Selector55~12, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector12~5 , CPU0|cpu01_inst|ALU01|Selector12~5, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector12~16 , CPU0|cpu01_inst|ALU01|Selector12~16, MC10, 1
instance = comp, \CPU0|cpu01_inst|left_mux01|Selector15~1 , CPU0|cpu01_inst|left_mux01|Selector15~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|CC01|cc[0]~5 , CPU0|cpu01_inst|CC01|cc[0]~5, MC10, 1
instance = comp, \CPU0|cpu01_inst|CC01|cc[0]~17 , CPU0|cpu01_inst|CC01|cc[0]~17, MC10, 1
instance = comp, \CPU0|cpu01_inst|CC01|cc[0] , CPU0|cpu01_inst|CC01|cc[0], MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add2~1 , CPU0|cpu01_inst|ALU01|Add2~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add2~2 , CPU0|cpu01_inst|ALU01|Add2~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector15~11 , CPU0|cpu01_inst|ALU01|Selector15~11, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector15~12 , CPU0|cpu01_inst|ALU01|Selector15~12, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector15~13 , CPU0|cpu01_inst|ALU01|Selector15~13, MC10, 1
instance = comp, \CPU0|cpu01_inst|data_fetch_01|Selector15~1 , CPU0|cpu01_inst|data_fetch_01|Selector15~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|data_fetch_01|Selector15~2 , CPU0|cpu01_inst|data_fetch_01|Selector15~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|data_fetch_01|md[0] , CPU0|cpu01_inst|data_fetch_01|md[0], MC10, 1
instance = comp, \CPU0|cpu01_inst|right_mux01|Selector7~0 , CPU0|cpu01_inst|right_mux01|Selector7~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector15~9 , CPU0|cpu01_inst|ALU01|Selector15~9, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add0~1 , CPU0|cpu01_inst|ALU01|Add0~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add0~2 , CPU0|cpu01_inst|ALU01|Add0~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector15~10 , CPU0|cpu01_inst|ALU01|Selector15~10, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector15~14 , CPU0|cpu01_inst|ALU01|Selector15~14, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add4~0 , CPU0|cpu01_inst|ALU01|Add4~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector15~2 , CPU0|cpu01_inst|ALU01|Selector15~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector15~3 , CPU0|cpu01_inst|ALU01|Selector15~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector15~7 , CPU0|cpu01_inst|ALU01|Selector15~7, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector15~8 , CPU0|cpu01_inst|ALU01|Selector15~8, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector15~15 , CPU0|cpu01_inst|ALU01|Selector15~15, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector15~1 , CPU0|cpu01_inst|ALU01|Selector15~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector15~16 , CPU0|cpu01_inst|ALU01|Selector15~16, MC10, 1
instance = comp, \CPU0|cpu01_inst|accb_inst|Selector7~0 , CPU0|cpu01_inst|accb_inst|Selector7~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr13~0 , CPU0|cpu01_inst|state_sequencer01|WideOr13~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector30~3 , CPU0|cpu01_inst|state_sequencer01|Selector30~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Decoder4~8 , CPU0|cpu01_inst|state_sequencer01|Decoder4~8, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector30~0 , CPU0|cpu01_inst|state_sequencer01|Selector30~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector30~1 , CPU0|cpu01_inst|state_sequencer01|Selector30~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr61~1 , CPU0|cpu01_inst|state_sequencer01|WideOr61~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector30~2 , CPU0|cpu01_inst|state_sequencer01|Selector30~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector30~4 , CPU0|cpu01_inst|state_sequencer01|Selector30~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|accb_inst|accb[0]~1 , CPU0|cpu01_inst|accb_inst|accb[0]~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|accb_inst|accb[0] , CPU0|cpu01_inst|accb_inst|accb[0], MC10, 1
instance = comp, \CPU0|cpu01_inst|SP_inst|sp[0] , CPU0|cpu01_inst|SP_inst|sp[0], MC10, 1
instance = comp, \CPU0|cpu01_inst|left_mux01|Selector15~3 , CPU0|cpu01_inst|left_mux01|Selector15~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|left_mux01|Selector15~4 , CPU0|cpu01_inst|left_mux01|Selector15~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add2~6 , CPU0|cpu01_inst|ALU01|Add2~6, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector6~5 , CPU0|cpu01_inst|ALU01|Selector6~5, MC10, 1
instance = comp, \CPU0|cpu01_inst|left_mux01|Selector13~2 , CPU0|cpu01_inst|left_mux01|Selector13~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector13~2 , CPU0|cpu01_inst|ALU01|Selector13~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Equal33~0 , CPU0|cpu01_inst|ALU01|Equal33~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector6~4 , CPU0|cpu01_inst|ALU01|Selector6~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Equal34~0 , CPU0|cpu01_inst|ALU01|Equal34~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector12~6 , CPU0|cpu01_inst|ALU01|Selector12~6, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector13~3 , CPU0|cpu01_inst|ALU01|Selector13~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector13~4 , CPU0|cpu01_inst|ALU01|Selector13~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector12~2 , CPU0|cpu01_inst|ALU01|Selector12~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector13~5 , CPU0|cpu01_inst|ALU01|Selector13~5, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector13~6 , CPU0|cpu01_inst|ALU01|Selector13~6, MC10, 1
instance = comp, \CPU0|cpu01_inst|accb_inst|Selector5~0 , CPU0|cpu01_inst|accb_inst|Selector5~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|accb_inst|accb[2] , CPU0|cpu01_inst|accb_inst|accb[2], MC10, 1
instance = comp, \CPU0|cpu01_inst|right_mux01|Selector5~0 , CPU0|cpu01_inst|right_mux01|Selector5~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add2~8 , CPU0|cpu01_inst|ALU01|Add2~8, MC10, 1
instance = comp, \CPU0|cpu01_inst|accb_inst|Selector6~0 , CPU0|cpu01_inst|accb_inst|Selector6~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|accb_inst|accb[1] , CPU0|cpu01_inst|accb_inst|accb[1], MC10, 1
instance = comp, \CPU0|cpu01_inst|right_mux01|Selector6~0 , CPU0|cpu01_inst|right_mux01|Selector6~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add4~6 , CPU0|cpu01_inst|ALU01|Add4~6, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector12~13 , CPU0|cpu01_inst|ALU01|Selector12~13, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector12~14 , CPU0|cpu01_inst|ALU01|Selector12~14, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector12~15 , CPU0|cpu01_inst|ALU01|Selector12~15, MC10, 1
instance = comp, \CPU0|cpu01_inst|acca_inst|acca[2]~9 , CPU0|cpu01_inst|acca_inst|acca[2]~9, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr79~0 , CPU0|cpu01_inst|state_sequencer01|WideOr79~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector31~0 , CPU0|cpu01_inst|state_sequencer01|Selector31~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector31~1 , CPU0|cpu01_inst|state_sequencer01|Selector31~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector32~0 , CPU0|cpu01_inst|state_sequencer01|Selector32~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|XREG_inst|Equal3~3 , CPU0|cpu01_inst|XREG_inst|Equal3~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state~76 , CPU0|cpu01_inst|state_sequencer01|state~76, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.pulx_lo_state , CPU0|cpu01_inst|state_sequencer01|state.pulx_lo_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr64~0 , CPU0|cpu01_inst|state_sequencer01|WideOr64~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector47~7 , CPU0|cpu01_inst|state_sequencer01|Selector47~7, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector13~0 , CPU0|cpu01_inst|state_sequencer01|Selector13~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|XREG_inst|Equal1~0 , CPU0|cpu01_inst|XREG_inst|Equal1~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|XREG_inst|Equal1~1 , CPU0|cpu01_inst|XREG_inst|Equal1~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|XREG_inst|Selector13~0 , CPU0|cpu01_inst|XREG_inst|Selector13~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector31~2 , CPU0|cpu01_inst|state_sequencer01|Selector31~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|XREG_inst|xreg[0]~1 , CPU0|cpu01_inst|XREG_inst|xreg[0]~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|XREG_inst|xreg[2] , CPU0|cpu01_inst|XREG_inst|xreg[2], MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|Selector14~1 , CPU0|cpu01_inst|EA01|Selector14~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|Selector14~2 , CPU0|cpu01_inst|EA01|Selector14~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|ea[0]~16 , CPU0|cpu01_inst|EA01|ea[0]~16, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|ea[1]~18 , CPU0|cpu01_inst|EA01|ea[1]~18, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|ea[3]~22 , CPU0|cpu01_inst|EA01|ea[3]~22, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|ea[3] , CPU0|cpu01_inst|EA01|ea[3], MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector28~5 , CPU0|cpu01_inst|state_sequencer01|Selector28~5, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector28~3 , CPU0|cpu01_inst|state_sequencer01|Selector28~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector28~6 , CPU0|cpu01_inst|state_sequencer01|Selector28~6, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector28~7 , CPU0|cpu01_inst|state_sequencer01|Selector28~7, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Decoder3~2 , CPU0|cpu01_inst|state_sequencer01|Decoder3~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector28~2 , CPU0|cpu01_inst|state_sequencer01|Selector28~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector28~8 , CPU0|cpu01_inst|state_sequencer01|Selector28~8, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr25~0 , CPU0|cpu01_inst|state_sequencer01|WideOr25~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|acca_inst|acca[0]~10 , CPU0|cpu01_inst|acca_inst|acca[0]~10, MC10, 1
instance = comp, \CPU0|cpu01_inst|acca_inst|acca[0]~8 , CPU0|cpu01_inst|acca_inst|acca[0]~8, MC10, 1
instance = comp, \CPU0|cpu01_inst|acca_inst|acca[0]~11 , CPU0|cpu01_inst|acca_inst|acca[0]~11, MC10, 1
instance = comp, \CPU0|cpu01_inst|acca_inst|acca[0]~12 , CPU0|cpu01_inst|acca_inst|acca[0]~12, MC10, 1
instance = comp, \CPU0|cpu01_inst|acca_inst|acca[0]~14 , CPU0|cpu01_inst|acca_inst|acca[0]~14, MC10, 1
instance = comp, \CPU0|cpu01_inst|acca_inst|acca[3] , CPU0|cpu01_inst|acca_inst|acca[3], MC10, 1
instance = comp, \CPU0|cpu01_inst|left_mux01|Selector4~0 , CPU0|cpu01_inst|left_mux01|Selector4~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|left_mux01|Selector4~1 , CPU0|cpu01_inst|left_mux01|Selector4~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|left_mux01|Selector4~2 , CPU0|cpu01_inst|left_mux01|Selector4~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector4~5 , CPU0|cpu01_inst|ALU01|Selector4~5, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector4~6 , CPU0|cpu01_inst|ALU01|Selector4~6, MC10, 1
instance = comp, \CPU0|cpu01_inst|data_fetch_01|md[14]~8 , CPU0|cpu01_inst|data_fetch_01|md[14]~8, MC10, 1
instance = comp, \CPU0|cpu01_inst|data_fetch_01|md[11] , CPU0|cpu01_inst|data_fetch_01|md[11], MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state~91 , CPU0|cpu01_inst|state_sequencer01|state~91, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.rti_accb_state , CPU0|cpu01_inst|state_sequencer01|state.rti_accb_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr113 , CPU0|cpu01_inst|state_sequencer01|WideOr113, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Decoder3~1 , CPU0|cpu01_inst|state_sequencer01|Decoder3~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|next_state.bsr_state~0 , CPU0|cpu01_inst|state_sequencer01|next_state.bsr_state~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.bsr_state , CPU0|cpu01_inst|state_sequencer01|state.bsr_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state~74 , CPU0|cpu01_inst|state_sequencer01|state~74, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.bsr1_state , CPU0|cpu01_inst|state_sequencer01|state.bsr1_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr110~0 , CPU0|cpu01_inst|state_sequencer01|WideOr110~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector71~1 , CPU0|cpu01_inst|state_sequencer01|Selector71~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr111~0 , CPU0|cpu01_inst|state_sequencer01|WideOr111~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr112~0 , CPU0|cpu01_inst|state_sequencer01|WideOr112~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state~96 , CPU0|cpu01_inst|state_sequencer01|state~96, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.psha_state , CPU0|cpu01_inst|state_sequencer01|state.psha_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state~95 , CPU0|cpu01_inst|state_sequencer01|state~95, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.int_acca_state , CPU0|cpu01_inst|state_sequencer01|state.int_acca_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state~93 , CPU0|cpu01_inst|state_sequencer01|state~93, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.int_accb_state , CPU0|cpu01_inst|state_sequencer01|state.int_accb_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state~85 , CPU0|cpu01_inst|state_sequencer01|state~85, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.int_cc_state , CPU0|cpu01_inst|state_sequencer01|state.int_cc_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr112~1 , CPU0|cpu01_inst|state_sequencer01|WideOr112~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr112~2 , CPU0|cpu01_inst|state_sequencer01|WideOr112~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr112 , CPU0|cpu01_inst|state_sequencer01|WideOr112, MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector7~1 , CPU0|cpu01_inst|dbo|Selector7~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|Equal1~1 , CPU0|cpu01_inst|EA01|Equal1~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Equal37~5 , CPU0|cpu01_inst|ALU01|Equal37~5, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Equal16~0 , CPU0|cpu01_inst|ALU01|Equal16~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Equal34~1 , CPU0|cpu01_inst|ALU01|Equal34~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|WideNor0~2 , CPU0|cpu01_inst|ALU01|WideNor0~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|carry_in~0 , CPU0|cpu01_inst|ALU01|carry_in~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|SP_inst|sp[7] , CPU0|cpu01_inst|SP_inst|sp[7], MC10, 1
instance = comp, \CPU0|cpu01_inst|accb_inst|Selector0~0 , CPU0|cpu01_inst|accb_inst|Selector0~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|accb_inst|accb[7] , CPU0|cpu01_inst|accb_inst|accb[7], MC10, 1
instance = comp, \CPU0|cpu01_inst|XREG_inst|Selector8~0 , CPU0|cpu01_inst|XREG_inst|Selector8~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|XREG_inst|xreg[7] , CPU0|cpu01_inst|XREG_inst|xreg[7], MC10, 1
instance = comp, \CPU0|cpu01_inst|right_mux01|Selector2~0 , CPU0|cpu01_inst|right_mux01|Selector2~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|XREG_inst|Selector10~0 , CPU0|cpu01_inst|XREG_inst|Selector10~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|XREG_inst|xreg[5] , CPU0|cpu01_inst|XREG_inst|xreg[5], MC10, 1
instance = comp, \CPU0|cpu01_inst|acca_inst|acca[5]~5 , CPU0|cpu01_inst|acca_inst|acca[5]~5, MC10, 1
instance = comp, \CPU0|cpu01_inst|acca_inst|acca[5] , CPU0|cpu01_inst|acca_inst|acca[5], MC10, 1
instance = comp, \CPU0|cpu01_inst|left_mux01|Selector10~0 , CPU0|cpu01_inst|left_mux01|Selector10~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|SP_inst|sp[5] , CPU0|cpu01_inst|SP_inst|sp[5], MC10, 1
instance = comp, \CPU0|cpu01_inst|left_mux01|Selector10~1 , CPU0|cpu01_inst|left_mux01|Selector10~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|left_mux01|Selector10~2 , CPU0|cpu01_inst|left_mux01|Selector10~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector10~6 , CPU0|cpu01_inst|ALU01|Selector10~6, MC10, 1
instance = comp, \CPU0|cpu01_inst|data_fetch_01|Selector10~0 , CPU0|cpu01_inst|data_fetch_01|Selector10~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|data_fetch_01|Selector10~1 , CPU0|cpu01_inst|data_fetch_01|Selector10~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|data_fetch_01|md[5] , CPU0|cpu01_inst|data_fetch_01|md[5], MC10, 1
instance = comp, \CPU0|cpu01_inst|data_fetch_01|Selector9~0 , CPU0|cpu01_inst|data_fetch_01|Selector9~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|data_fetch_01|Selector9~1 , CPU0|cpu01_inst|data_fetch_01|Selector9~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|data_fetch_01|md[6] , CPU0|cpu01_inst|data_fetch_01|md[6], MC10, 1
instance = comp, \CPU0|cpu01_inst|left_mux01|Selector11~2 , CPU0|cpu01_inst|left_mux01|Selector11~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Equal37~3 , CPU0|cpu01_inst|ALU01|Equal37~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Equal37~4 , CPU0|cpu01_inst|ALU01|Equal37~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|CC01|Selector2~2 , CPU0|cpu01_inst|CC01|Selector2~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|SP_inst|sp[3] , CPU0|cpu01_inst|SP_inst|sp[3], MC10, 1
instance = comp, \CPU0|cpu01_inst|XREG_inst|Selector12~0 , CPU0|cpu01_inst|XREG_inst|Selector12~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|XREG_inst|xreg[3] , CPU0|cpu01_inst|XREG_inst|xreg[3], MC10, 1
instance = comp, \CPU0|cpu01_inst|left_mux01|Selector12~0 , CPU0|cpu01_inst|left_mux01|Selector12~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|left_mux01|Selector12~1 , CPU0|cpu01_inst|left_mux01|Selector12~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|left_mux01|Selector12~2 , CPU0|cpu01_inst|left_mux01|Selector12~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|CC01|Selector2~5 , CPU0|cpu01_inst|CC01|Selector2~5, MC10, 1
instance = comp, \CPU0|cpu01_inst|CC01|Selector2~4 , CPU0|cpu01_inst|CC01|Selector2~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|CC01|cc[5] , CPU0|cpu01_inst|CC01|cc[5], MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|daa_reg~2 , CPU0|cpu01_inst|ALU01|daa_reg~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add5~6 , CPU0|cpu01_inst|ALU01|Add5~6, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector11~5 , CPU0|cpu01_inst|ALU01|Selector11~5, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector11~6 , CPU0|cpu01_inst|ALU01|Selector11~6, MC10, 1
instance = comp, \CPU0|cpu01_inst|data_fetch_01|Selector11~0 , CPU0|cpu01_inst|data_fetch_01|Selector11~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|data_fetch_01|Selector11~1 , CPU0|cpu01_inst|data_fetch_01|Selector11~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|data_fetch_01|md[4] , CPU0|cpu01_inst|data_fetch_01|md[4], MC10, 1
instance = comp, \CPU0|cpu01_inst|data_fetch_01|md[12]~4 , CPU0|cpu01_inst|data_fetch_01|md[12]~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector12~3 , CPU0|cpu01_inst|ALU01|Selector12~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector6~12 , CPU0|cpu01_inst|ALU01|Selector6~12, MC10, 1
instance = comp, \CPU0|cpu01_inst|left_mux01|Selector2~1 , CPU0|cpu01_inst|left_mux01|Selector2~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|right_mux01|right[9]~6 , CPU0|cpu01_inst|right_mux01|right[9]~6, MC10, 1
instance = comp, \CPU0|cpu01_inst|left_mux01|Selector6~2 , CPU0|cpu01_inst|left_mux01|Selector6~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|WideNor0~3 , CPU0|cpu01_inst|ALU01|WideNor0~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector6~7 , CPU0|cpu01_inst|ALU01|Selector6~7, MC10, 1
instance = comp, \CPU0|cpu01_inst|right_mux01|Selector0~0 , CPU0|cpu01_inst|right_mux01|Selector0~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|accb_inst|Selector3~0 , CPU0|cpu01_inst|accb_inst|Selector3~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|accb_inst|accb[4] , CPU0|cpu01_inst|accb_inst|accb[4], MC10, 1
instance = comp, \CPU0|cpu01_inst|right_mux01|Selector3~0 , CPU0|cpu01_inst|right_mux01|Selector3~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add2~14 , CPU0|cpu01_inst|ALU01|Add2~14, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add2~16 , CPU0|cpu01_inst|ALU01|Add2~16, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add2~18 , CPU0|cpu01_inst|ALU01|Add2~18, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector7~3 , CPU0|cpu01_inst|ALU01|Selector7~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector6~8 , CPU0|cpu01_inst|ALU01|Selector6~8, MC10, 1
instance = comp, \CPU0|cpu01_inst|right_mux01|right[8]~7 , CPU0|cpu01_inst|right_mux01|right[8]~7, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector6~6 , CPU0|cpu01_inst|ALU01|Selector6~6, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector7~0 , CPU0|cpu01_inst|ALU01|Selector7~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector6~9 , CPU0|cpu01_inst|ALU01|Selector6~9, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector6~10 , CPU0|cpu01_inst|ALU01|Selector6~10, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector6~11 , CPU0|cpu01_inst|ALU01|Selector6~11, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector7~1 , CPU0|cpu01_inst|ALU01|Selector7~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector7~2 , CPU0|cpu01_inst|ALU01|Selector7~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector7~4 , CPU0|cpu01_inst|ALU01|Selector7~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector7~5 , CPU0|cpu01_inst|ALU01|Selector7~5, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector7~6 , CPU0|cpu01_inst|ALU01|Selector7~6, MC10, 1
instance = comp, \CPU0|cpu01_inst|SP_inst|sp[8] , CPU0|cpu01_inst|SP_inst|sp[8], MC10, 1
instance = comp, \CPU0|cpu01_inst|left_mux01|Selector7~1 , CPU0|cpu01_inst|left_mux01|Selector7~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|left_mux01|Selector7~2 , CPU0|cpu01_inst|left_mux01|Selector7~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add2~20 , CPU0|cpu01_inst|ALU01|Add2~20, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add4~12 , CPU0|cpu01_inst|ALU01|Add4~12, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector6~13 , CPU0|cpu01_inst|ALU01|Selector6~13, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector6~15 , CPU0|cpu01_inst|ALU01|Selector6~15, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector6~16 , CPU0|cpu01_inst|ALU01|Selector6~16, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add5~10 , CPU0|cpu01_inst|ALU01|Add5~10, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add5~16 , CPU0|cpu01_inst|ALU01|Add5~16, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector6~17 , CPU0|cpu01_inst|ALU01|Selector6~17, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector6~18 , CPU0|cpu01_inst|ALU01|Selector6~18, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector6~19 , CPU0|cpu01_inst|ALU01|Selector6~19, MC10, 1
instance = comp, \CPU0|cpu01_inst|SP_inst|sp[9] , CPU0|cpu01_inst|SP_inst|sp[9], MC10, 1
instance = comp, \CPU0|cpu01_inst|left_mux01|Selector6~1 , CPU0|cpu01_inst|left_mux01|Selector6~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add5~22 , CPU0|cpu01_inst|ALU01|Add5~22, MC10, 1
instance = comp, \CPU0|cpu01_inst|right_mux01|right[12]~3 , CPU0|cpu01_inst|right_mux01|right[12]~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|acca_inst|acca[2]~2 , CPU0|cpu01_inst|acca_inst|acca[2]~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|acca_inst|acca[2] , CPU0|cpu01_inst|acca_inst|acca[2], MC10, 1
instance = comp, \CPU0|cpu01_inst|left_mux01|Selector5~0 , CPU0|cpu01_inst|left_mux01|Selector5~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|left_mux01|Selector5~1 , CPU0|cpu01_inst|left_mux01|Selector5~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|left_mux01|Selector5~2 , CPU0|cpu01_inst|left_mux01|Selector5~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add2~26 , CPU0|cpu01_inst|ALU01|Add2~26, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector3~3 , CPU0|cpu01_inst|ALU01|Selector3~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector3~4 , CPU0|cpu01_inst|ALU01|Selector3~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|XREG_inst|Selector3~2 , CPU0|cpu01_inst|XREG_inst|Selector3~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|XREG_inst|Equal3~2 , CPU0|cpu01_inst|XREG_inst|Equal3~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|XREG_inst|xreg[8]~0 , CPU0|cpu01_inst|XREG_inst|xreg[8]~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|XREG_inst|xreg[12] , CPU0|cpu01_inst|XREG_inst|xreg[12], MC10, 1
instance = comp, \CPU0|cpu01_inst|left_mux01|Selector3~0 , CPU0|cpu01_inst|left_mux01|Selector3~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|left_mux01|Selector3~1 , CPU0|cpu01_inst|left_mux01|Selector3~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|left_mux01|Selector3~2 , CPU0|cpu01_inst|left_mux01|Selector3~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector3~5 , CPU0|cpu01_inst|ALU01|Selector3~5, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector3~6 , CPU0|cpu01_inst|ALU01|Selector3~6, MC10, 1
instance = comp, \CPU0|cpu01_inst|data_fetch_01|md[12] , CPU0|cpu01_inst|data_fetch_01|md[12], MC10, 1
instance = comp, \CPU0|cpu01_inst|data_fetch_01|md[13]~5 , CPU0|cpu01_inst|data_fetch_01|md[13]~5, MC10, 1
instance = comp, \CPU0|cpu01_inst|left_mux01|Selector2~4 , CPU0|cpu01_inst|left_mux01|Selector2~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector2~5 , CPU0|cpu01_inst|ALU01|Selector2~5, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector2~6 , CPU0|cpu01_inst|ALU01|Selector2~6, MC10, 1
instance = comp, \CPU0|cpu01_inst|data_fetch_01|md[13] , CPU0|cpu01_inst|data_fetch_01|md[13], MC10, 1
instance = comp, \CPU0|cpu01_inst|data_fetch_01|md[14]~6 , CPU0|cpu01_inst|data_fetch_01|md[14]~6, MC10, 1
instance = comp, \CPU0|cpu01_inst|right_mux01|right[14]~1 , CPU0|cpu01_inst|right_mux01|right[14]~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|left_mux01|Selector1~2 , CPU0|cpu01_inst|left_mux01|Selector1~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector1~5 , CPU0|cpu01_inst|ALU01|Selector1~5, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector1~6 , CPU0|cpu01_inst|ALU01|Selector1~6, MC10, 1
instance = comp, \CPU0|cpu01_inst|data_fetch_01|md[14] , CPU0|cpu01_inst|data_fetch_01|md[14], MC10, 1
instance = comp, \CPU0|cpu01_inst|data_fetch_01|md[15]~7 , CPU0|cpu01_inst|data_fetch_01|md[15]~7, MC10, 1
instance = comp, \CPU0|cpu01_inst|data_fetch_01|md[15] , CPU0|cpu01_inst|data_fetch_01|md[15], MC10, 1
instance = comp, \CPU0|cpu01_inst|right_mux01|right[15]~0 , CPU0|cpu01_inst|right_mux01|right[15]~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|left_mux01|Selector0~4 , CPU0|cpu01_inst|left_mux01|Selector0~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add2~32 , CPU0|cpu01_inst|ALU01|Add2~32, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector0~4 , CPU0|cpu01_inst|ALU01|Selector0~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|right_mux01|Selector1~0 , CPU0|cpu01_inst|right_mux01|Selector1~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add0~16 , CPU0|cpu01_inst|ALU01|Add0~16, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add0~32 , CPU0|cpu01_inst|ALU01|Add0~32, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector0~5 , CPU0|cpu01_inst|ALU01|Selector0~5, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector0~6 , CPU0|cpu01_inst|ALU01|Selector0~6, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector0~7 , CPU0|cpu01_inst|ALU01|Selector0~7, MC10, 1
instance = comp, \CPU0|cpu01_inst|XREG_inst|Selector0~2 , CPU0|cpu01_inst|XREG_inst|Selector0~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|XREG_inst|xreg[15] , CPU0|cpu01_inst|XREG_inst|xreg[15], MC10, 1
instance = comp, \CPU0|cpu01_inst|left_mux01|Selector0~2 , CPU0|cpu01_inst|left_mux01|Selector0~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|SP_inst|sp[15] , CPU0|cpu01_inst|SP_inst|sp[15], MC10, 1
instance = comp, \CPU0|cpu01_inst|left_mux01|Selector0~3 , CPU0|cpu01_inst|left_mux01|Selector0~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Add5~28 , CPU0|cpu01_inst|ALU01|Add5~28, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector0~8 , CPU0|cpu01_inst|ALU01|Selector0~8, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector0~3 , CPU0|cpu01_inst|ALU01|Selector0~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector0~2 , CPU0|cpu01_inst|ALU01|Selector0~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector0~9 , CPU0|cpu01_inst|ALU01|Selector0~9, MC10, 1
instance = comp, \CPU0|cpu01_inst|acca_inst|acca[7]~7 , CPU0|cpu01_inst|acca_inst|acca[7]~7, MC10, 1
instance = comp, \CPU0|cpu01_inst|acca_inst|acca[7] , CPU0|cpu01_inst|acca_inst|acca[7], MC10, 1
instance = comp, \CPU0|cpu01_inst|left_mux01|Selector8~0 , CPU0|cpu01_inst|left_mux01|Selector8~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|left_mux01|Selector8~1 , CPU0|cpu01_inst|left_mux01|Selector8~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|left_mux01|Selector8~2 , CPU0|cpu01_inst|left_mux01|Selector8~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector8~13 , CPU0|cpu01_inst|ALU01|Selector8~13, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector8~14 , CPU0|cpu01_inst|ALU01|Selector8~14, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector8~15 , CPU0|cpu01_inst|ALU01|Selector8~15, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector8~16 , CPU0|cpu01_inst|ALU01|Selector8~16, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector8~17 , CPU0|cpu01_inst|ALU01|Selector8~17, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector8~18 , CPU0|cpu01_inst|ALU01|Selector8~18, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector8~19 , CPU0|cpu01_inst|ALU01|Selector8~19, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector8~20 , CPU0|cpu01_inst|ALU01|Selector8~20, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector8~21 , CPU0|cpu01_inst|ALU01|Selector8~21, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector8~22 , CPU0|cpu01_inst|ALU01|Selector8~22, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector8~4 , CPU0|cpu01_inst|ALU01|Selector8~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector14~1 , CPU0|cpu01_inst|ALU01|Selector14~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector8~5 , CPU0|cpu01_inst|ALU01|Selector8~5, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector8~6 , CPU0|cpu01_inst|ALU01|Selector8~6, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector8~23 , CPU0|cpu01_inst|ALU01|Selector8~23, MC10, 1
instance = comp, \CPU0|cpu01_inst|data_fetch_01|Selector8~0 , CPU0|cpu01_inst|data_fetch_01|Selector8~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|data_fetch_01|Selector8~1 , CPU0|cpu01_inst|data_fetch_01|Selector8~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|data_fetch_01|md[7] , CPU0|cpu01_inst|data_fetch_01|md[7], MC10, 1
instance = comp, \CPU0|cpu01_inst|data_fetch_01|md[8]~0 , CPU0|cpu01_inst|data_fetch_01|md[8]~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|data_fetch_01|md[8] , CPU0|cpu01_inst|data_fetch_01|md[8], MC10, 1
instance = comp, \CPU0|cpu01_inst|data_fetch_01|md[9]~1 , CPU0|cpu01_inst|data_fetch_01|md[9]~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|data_fetch_01|md[9] , CPU0|cpu01_inst|data_fetch_01|md[9], MC10, 1
instance = comp, \CPU0|cpu01_inst|data_fetch_01|md[10]~2 , CPU0|cpu01_inst|data_fetch_01|md[10]~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|data_fetch_01|md[10] , CPU0|cpu01_inst|data_fetch_01|md[10], MC10, 1
instance = comp, \CPU0|cpu01_inst|right_mux01|right[10]~5 , CPU0|cpu01_inst|right_mux01|right[10]~5, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector5~6 , CPU0|cpu01_inst|ALU01|Selector5~6, MC10, 1
instance = comp, \CPU0|cpu01_inst|XREG_inst|Selector5~2 , CPU0|cpu01_inst|XREG_inst|Selector5~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|XREG_inst|xreg[10] , CPU0|cpu01_inst|XREG_inst|xreg[10], MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|Selector6~0 , CPU0|cpu01_inst|EA01|Selector6~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|Selector6~1 , CPU0|cpu01_inst|EA01|Selector6~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|XREG_inst|Selector6~2 , CPU0|cpu01_inst|XREG_inst|Selector6~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|XREG_inst|xreg[9] , CPU0|cpu01_inst|XREG_inst|xreg[9], MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|Selector7~0 , CPU0|cpu01_inst|EA01|Selector7~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|ea[5]~26 , CPU0|cpu01_inst|EA01|ea[5]~26, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|ea[6]~28 , CPU0|cpu01_inst|EA01|ea[6]~28, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|ea[7]~30 , CPU0|cpu01_inst|EA01|ea[7]~30, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|ea[9]~34 , CPU0|cpu01_inst|EA01|ea[9]~34, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|ea[9] , CPU0|cpu01_inst|EA01|ea[9], MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|Selector7~1 , CPU0|cpu01_inst|EA01|Selector7~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|ea[10]~36 , CPU0|cpu01_inst|EA01|ea[10]~36, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|ea[10] , CPU0|cpu01_inst|EA01|ea[10], MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr74~0 , CPU0|cpu01_inst|state_sequencer01|WideOr74~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector34~2 , CPU0|cpu01_inst|state_sequencer01|Selector34~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|next_state.decode_state~2 , CPU0|cpu01_inst|state_sequencer01|next_state.decode_state~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector36~1 , CPU0|cpu01_inst|state_sequencer01|Selector36~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|Equal2~4 , CPU0|cpu01_inst|PC01|Equal2~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|Selector6~0 , CPU0|cpu01_inst|PC01|Selector6~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|temppc~1 , CPU0|cpu01_inst|PC01|temppc~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|Selector6~1 , CPU0|cpu01_inst|PC01|Selector6~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|Selector8~1 , CPU0|cpu01_inst|PC01|Selector8~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|Equal2~0 , CPU0|cpu01_inst|PC01|Equal2~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector34~1 , CPU0|cpu01_inst|state_sequencer01|Selector34~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|Equal2~1 , CPU0|cpu01_inst|PC01|Equal2~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|Selector9~0 , CPU0|cpu01_inst|PC01|Selector9~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|Selector9~1 , CPU0|cpu01_inst|PC01|Selector9~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|tempof[6]~1 , CPU0|cpu01_inst|PC01|tempof[6]~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|tempof[5]~2 , CPU0|cpu01_inst|PC01|tempof[5]~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|Selector13~0 , CPU0|cpu01_inst|PC01|Selector13~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|tempof[1]~6 , CPU0|cpu01_inst|PC01|tempof[1]~6, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|pc[0]~16 , CPU0|cpu01_inst|PC01|pc[0]~16, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|pc[0] , CPU0|cpu01_inst|PC01|pc[0], MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|Selector16~0 , CPU0|cpu01_inst|PC01|Selector16~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|Selector16~1 , CPU0|cpu01_inst|PC01|Selector16~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|pc[1]~18 , CPU0|cpu01_inst|PC01|pc[1]~18, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|pc[2]~20 , CPU0|cpu01_inst|PC01|pc[2]~20, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|pc[2] , CPU0|cpu01_inst|PC01|pc[2], MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|Selector14~1 , CPU0|cpu01_inst|PC01|Selector14~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|pc[3]~22 , CPU0|cpu01_inst|PC01|pc[3]~22, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|pc[3] , CPU0|cpu01_inst|PC01|pc[3], MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|Selector13~1 , CPU0|cpu01_inst|PC01|Selector13~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|pc[4]~24 , CPU0|cpu01_inst|PC01|pc[4]~24, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|pc[5]~26 , CPU0|cpu01_inst|PC01|pc[5]~26, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|pc[7]~30 , CPU0|cpu01_inst|PC01|pc[7]~30, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|pc[8]~32 , CPU0|cpu01_inst|PC01|pc[8]~32, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|pc[9]~34 , CPU0|cpu01_inst|PC01|pc[9]~34, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|pc[9] , CPU0|cpu01_inst|PC01|pc[9], MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|Selector7~0 , CPU0|cpu01_inst|PC01|Selector7~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|Selector7~1 , CPU0|cpu01_inst|PC01|Selector7~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|pc[10]~36 , CPU0|cpu01_inst|PC01|pc[10]~36, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|pc[10] , CPU0|cpu01_inst|PC01|pc[10], MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector5~0 , CPU0|cpu01_inst|dbo|Selector5~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector7~4 , CPU0|cpu01_inst|dbo|Selector7~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector7~3 , CPU0|cpu01_inst|dbo|Selector7~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector5~1 , CPU0|cpu01_inst|dbo|Selector5~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector7~6 , CPU0|cpu01_inst|dbo|Selector7~6, MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector7~7 , CPU0|cpu01_inst|dbo|Selector7~7, MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector5~2 , CPU0|cpu01_inst|dbo|Selector5~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector5~4 , CPU0|cpu01_inst|dbo|Selector5~4, MC10, 1
instance = comp, \CPU0|ETOI~2 , CPU0|ETOI~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr114~1 , CPU0|cpu01_inst|state_sequencer01|WideOr114~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr84~0 , CPU0|cpu01_inst|state_sequencer01|WideOr84~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr84~1 , CPU0|cpu01_inst|state_sequencer01|WideOr84~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr114~3 , CPU0|cpu01_inst|state_sequencer01|WideOr114~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr114 , CPU0|cpu01_inst|state_sequencer01|WideOr114, MC10, 1
instance = comp, \CPU0|always1~3 , CPU0|always1~3, MC10, 1
instance = comp, \CPU0|ETOI~3 , CPU0|ETOI~3, MC10, 1
instance = comp, \CPU0|ETOI , CPU0|ETOI, MC10, 1
instance = comp, \CPU0|counter~8 , CPU0|counter~8, MC10, 1
instance = comp, \CPU0|counter[8] , CPU0|counter[8], MC10, 1
instance = comp, \CPU0|counter~9 , CPU0|counter~9, MC10, 1
instance = comp, \CPU0|counter[9] , CPU0|counter[9], MC10, 1
instance = comp, \CPU0|Add0~0 , CPU0|Add0~0, MC10, 1
instance = comp, \CPU0|Add0~2 , CPU0|Add0~2, MC10, 1
instance = comp, \CPU0|Add0~4 , CPU0|Add0~4, MC10, 1
instance = comp, \CPU0|counter~2 , CPU0|counter~2, MC10, 1
instance = comp, \CPU0|counter[2] , CPU0|counter[2], MC10, 1
instance = comp, \CPU0|Add0~6 , CPU0|Add0~6, MC10, 1
instance = comp, \CPU0|counter~3 , CPU0|counter~3, MC10, 1
instance = comp, \CPU0|counter[3] , CPU0|counter[3], MC10, 1
instance = comp, \CPU0|Add0~8 , CPU0|Add0~8, MC10, 1
instance = comp, \CPU0|Add0~10 , CPU0|Add0~10, MC10, 1
instance = comp, \CPU0|counter~5 , CPU0|counter~5, MC10, 1
instance = comp, \CPU0|counter[5] , CPU0|counter[5], MC10, 1
instance = comp, \CPU0|Add0~14 , CPU0|Add0~14, MC10, 1
instance = comp, \CPU0|counter~7 , CPU0|counter~7, MC10, 1
instance = comp, \CPU0|counter[7] , CPU0|counter[7], MC10, 1
instance = comp, \CPU0|Add0~16 , CPU0|Add0~16, MC10, 1
instance = comp, \CPU0|Add0~20 , CPU0|Add0~20, MC10, 1
instance = comp, \CPU0|counter~10 , CPU0|counter~10, MC10, 1
instance = comp, \CPU0|counter[10] , CPU0|counter[10], MC10, 1
instance = comp, \CPU0|Equal9~2 , CPU0|Equal9~2, MC10, 1
instance = comp, \CPU0|counter~1 , CPU0|counter~1, MC10, 1
instance = comp, \CPU0|counter[1] , CPU0|counter[1], MC10, 1
instance = comp, \CPU0|Equal9~0 , CPU0|Equal9~0, MC10, 1
instance = comp, \CPU0|counter~11 , CPU0|counter~11, MC10, 1
instance = comp, \CPU0|counter[11] , CPU0|counter[11], MC10, 1
instance = comp, \CPU0|Add0~22 , CPU0|Add0~22, MC10, 1
instance = comp, \CPU0|Add0~24 , CPU0|Add0~24, MC10, 1
instance = comp, \CPU0|Add0~26 , CPU0|Add0~26, MC10, 1
instance = comp, \CPU0|counter~13 , CPU0|counter~13, MC10, 1
instance = comp, \CPU0|counter[13] , CPU0|counter[13], MC10, 1
instance = comp, \CPU0|counter~14 , CPU0|counter~14, MC10, 1
instance = comp, \CPU0|counter[14] , CPU0|counter[14], MC10, 1
instance = comp, \CPU0|counter~12 , CPU0|counter~12, MC10, 1
instance = comp, \CPU0|counter[12] , CPU0|counter[12], MC10, 1
instance = comp, \CPU0|Equal9~3 , CPU0|Equal9~3, MC10, 1
instance = comp, \CPU0|Equal9~4 , CPU0|Equal9~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector44~0 , CPU0|cpu01_inst|state_sequencer01|Selector44~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|iv_ctrl~0 , CPU0|cpu01_inst|state_sequencer01|iv_ctrl~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector71~0 , CPU0|cpu01_inst|state_sequencer01|Selector71~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector71~2 , CPU0|cpu01_inst|state_sequencer01|Selector71~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.vect_hi_state , CPU0|cpu01_inst|state_sequencer01|state.vect_hi_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr110 , CPU0|cpu01_inst|state_sequencer01|WideOr110, MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector7~10 , CPU0|cpu01_inst|dbo|Selector7~10, MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector4~3 , CPU0|cpu01_inst|dbo|Selector4~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector4~2 , CPU0|cpu01_inst|dbo|Selector4~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|XREG_inst|Selector4~2 , CPU0|cpu01_inst|XREG_inst|Selector4~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|XREG_inst|xreg[11] , CPU0|cpu01_inst|XREG_inst|xreg[11], MC10, 1
instance = comp, \CPU0|cpu01_inst|CC01|cc[3]~6 , CPU0|cpu01_inst|CC01|cc[3]~6, MC10, 1
instance = comp, \CPU0|cpu01_inst|CC01|cc[3] , CPU0|cpu01_inst|CC01|cc[3], MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector4~1 , CPU0|cpu01_inst|dbo|Selector4~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector4~4 , CPU0|cpu01_inst|dbo|Selector4~4, MC10, 1
instance = comp, \CPU0|EOCI~0 , CPU0|EOCI~0, MC10, 1
instance = comp, \CPU0|EOCI , CPU0|EOCI, MC10, 1
instance = comp, \CPU0|irq_ocf~10 , CPU0|irq_ocf~10, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector69~0 , CPU0|cpu01_inst|state_sequencer01|Selector69~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|acca_inst|acca[1]~1 , CPU0|cpu01_inst|acca_inst|acca[1]~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|acca_inst|acca[1] , CPU0|cpu01_inst|acca_inst|acca[1], MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector6~3 , CPU0|cpu01_inst|dbo|Selector6~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector7~0 , CPU0|cpu01_inst|dbo|Selector7~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|pc[1] , CPU0|cpu01_inst|PC01|pc[1], MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector6~0 , CPU0|cpu01_inst|dbo|Selector6~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector6~2 , CPU0|cpu01_inst|dbo|Selector6~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector6~4 , CPU0|cpu01_inst|dbo|Selector6~4, MC10, 1
instance = comp, \CPU0|OCRH~2 , CPU0|OCRH~2, MC10, 1
instance = comp, \CPU0|Equal8~1 , CPU0|Equal8~1, MC10, 1
instance = comp, \CPU0|OCRL[6]~0 , CPU0|OCRL[6]~0, MC10, 1
instance = comp, \CPU0|OCRL[1] , CPU0|OCRL[1], MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector7~8 , CPU0|cpu01_inst|dbo|Selector7~8, MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector7~5 , CPU0|cpu01_inst|dbo|Selector7~5, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|pc[8] , CPU0|cpu01_inst|PC01|pc[8], MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector7~2 , CPU0|cpu01_inst|dbo|Selector7~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector7~12 , CPU0|cpu01_inst|dbo|Selector7~12, MC10, 1
instance = comp, \CPU0|OCRH~3 , CPU0|OCRH~3, MC10, 1
instance = comp, \CPU0|OCRL[0] , CPU0|OCRL[0], MC10, 1
instance = comp, \CPU0|irq_ocf~0 , CPU0|irq_ocf~0, MC10, 1
instance = comp, \CPU0|OCRL[2] , CPU0|OCRL[2], MC10, 1
instance = comp, \CPU0|irq_ocf~1 , CPU0|irq_ocf~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|accb_inst|Selector2~0 , CPU0|cpu01_inst|accb_inst|Selector2~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|accb_inst|accb[5] , CPU0|cpu01_inst|accb_inst|accb[5], MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector2~2 , CPU0|cpu01_inst|dbo|Selector2~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|pc[5] , CPU0|cpu01_inst|PC01|pc[5], MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|ea[4]~24 , CPU0|cpu01_inst|EA01|ea[4]~24, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|ea[4] , CPU0|cpu01_inst|EA01|ea[4], MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|Selector4~0 , CPU0|cpu01_inst|EA01|Selector4~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|Selector5~0 , CPU0|cpu01_inst|EA01|Selector5~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|ea[11]~38 , CPU0|cpu01_inst|EA01|ea[11]~38, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|ea[11] , CPU0|cpu01_inst|EA01|ea[11], MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|Selector5~1 , CPU0|cpu01_inst|EA01|Selector5~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|ea[12]~40 , CPU0|cpu01_inst|EA01|ea[12]~40, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|ea[12] , CPU0|cpu01_inst|EA01|ea[12], MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|Selector4~1 , CPU0|cpu01_inst|EA01|Selector4~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|ea[13]~42 , CPU0|cpu01_inst|EA01|ea[13]~42, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|ea[13] , CPU0|cpu01_inst|EA01|ea[13], MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|Selector3~0 , CPU0|cpu01_inst|PC01|Selector3~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|Selector3~1 , CPU0|cpu01_inst|PC01|Selector3~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|Selector4~0 , CPU0|cpu01_inst|PC01|Selector4~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|Selector4~1 , CPU0|cpu01_inst|PC01|Selector4~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|pc[11]~38 , CPU0|cpu01_inst|PC01|pc[11]~38, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|pc[11] , CPU0|cpu01_inst|PC01|pc[11], MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|Selector5~0 , CPU0|cpu01_inst|PC01|Selector5~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|Selector5~1 , CPU0|cpu01_inst|PC01|Selector5~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|pc[12]~40 , CPU0|cpu01_inst|PC01|pc[12]~40, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|pc[13]~42 , CPU0|cpu01_inst|PC01|pc[13]~42, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|pc[13] , CPU0|cpu01_inst|PC01|pc[13], MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector2~0 , CPU0|cpu01_inst|dbo|Selector2~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|XREG_inst|Selector2~2 , CPU0|cpu01_inst|XREG_inst|Selector2~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|XREG_inst|xreg[13] , CPU0|cpu01_inst|XREG_inst|xreg[13], MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector2~1 , CPU0|cpu01_inst|dbo|Selector2~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector2~4 , CPU0|cpu01_inst|dbo|Selector2~4, MC10, 1
instance = comp, \CPU0|OCRH~4 , CPU0|OCRH~4, MC10, 1
instance = comp, \CPU0|OCRL[5] , CPU0|OCRL[5], MC10, 1
instance = comp, \CPU0|irq_ocf~2 , CPU0|irq_ocf~2, MC10, 1
instance = comp, \CPU0|irq_ocf~4 , CPU0|irq_ocf~4, MC10, 1
instance = comp, \CPU0|Equal3~0 , CPU0|Equal3~0, MC10, 1
instance = comp, \CPU0|Equal7~0 , CPU0|Equal7~0, MC10, 1
instance = comp, \CPU0|OCRH[3]~8 , CPU0|OCRH[3]~8, MC10, 1
instance = comp, \CPU0|OCRH[5] , CPU0|OCRH[5], MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector3~1 , CPU0|cpu01_inst|dbo|Selector3~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector3~0 , CPU0|cpu01_inst|dbo|Selector3~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|acca_inst|acca[4]~4 , CPU0|cpu01_inst|acca_inst|acca[4]~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|acca_inst|acca[4] , CPU0|cpu01_inst|acca_inst|acca[4], MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector7~9 , CPU0|cpu01_inst|dbo|Selector7~9, MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector3~3 , CPU0|cpu01_inst|dbo|Selector3~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector3~4 , CPU0|cpu01_inst|dbo|Selector3~4, MC10, 1
instance = comp, \CPU0|OCRH~5 , CPU0|OCRH~5, MC10, 1
instance = comp, \CPU0|OCRH[4] , CPU0|OCRH[4], MC10, 1
instance = comp, \CPU0|irq_ocf~7 , CPU0|irq_ocf~7, MC10, 1
instance = comp, \CPU0|OCRH[2] , CPU0|OCRH[2], MC10, 1
instance = comp, \CPU0|irq_ocf~6 , CPU0|irq_ocf~6, MC10, 1
instance = comp, \CPU0|OCRH[0] , CPU0|OCRH[0], MC10, 1
instance = comp, \CPU0|OCRH[1] , CPU0|OCRH[1], MC10, 1
instance = comp, \CPU0|irq_ocf~5 , CPU0|irq_ocf~5, MC10, 1
instance = comp, \CPU0|irq_ocf~9 , CPU0|irq_ocf~9, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|next_state~0 , CPU0|cpu01_inst|state_sequencer01|next_state~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector69~2 , CPU0|cpu01_inst|state_sequencer01|Selector69~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state~110 , CPU0|cpu01_inst|state_sequencer01|state~110, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.int_mask_state , CPU0|cpu01_inst|state_sequencer01|state.int_mask_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector54~7 , CPU0|cpu01_inst|state_sequencer01|Selector54~7, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector54~19 , CPU0|cpu01_inst|state_sequencer01|Selector54~19, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector54~18 , CPU0|cpu01_inst|state_sequencer01|Selector54~18, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Equal32~1 , CPU0|cpu01_inst|ALU01|Equal32~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|CC01|Selector3~2 , CPU0|cpu01_inst|CC01|Selector3~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Equal32~0 , CPU0|cpu01_inst|ALU01|Equal32~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|CC01|Selector3~0 , CPU0|cpu01_inst|CC01|Selector3~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|CC01|Selector3~1 , CPU0|cpu01_inst|CC01|Selector3~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|CC01|Selector3~3 , CPU0|cpu01_inst|CC01|Selector3~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|CC01|Selector3~4 , CPU0|cpu01_inst|CC01|Selector3~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|CC01|cc[4] , CPU0|cpu01_inst|CC01|cc[4], MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector67~4 , CPU0|cpu01_inst|state_sequencer01|Selector67~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector67~3 , CPU0|cpu01_inst|state_sequencer01|Selector67~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.int_pcl_state , CPU0|cpu01_inst|state_sequencer01|state.int_pcl_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state~75 , CPU0|cpu01_inst|state_sequencer01|state~75, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.int_pch_state , CPU0|cpu01_inst|state_sequencer01|state.int_pch_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state~82 , CPU0|cpu01_inst|state_sequencer01|state~82, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.int_ixl_state , CPU0|cpu01_inst|state_sequencer01|state.int_ixl_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state~81 , CPU0|cpu01_inst|state_sequencer01|state~81, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.int_ixh_state , CPU0|cpu01_inst|state_sequencer01|state.int_ixh_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Decoder4~3 , CPU0|cpu01_inst|state_sequencer01|Decoder4~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state~83 , CPU0|cpu01_inst|state_sequencer01|state~83, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.pshx_lo_state , CPU0|cpu01_inst|state_sequencer01|state.pshx_lo_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state~84 , CPU0|cpu01_inst|state_sequencer01|state~84, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.pshx_hi_state , CPU0|cpu01_inst|state_sequencer01|state.pshx_hi_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr111~5 , CPU0|cpu01_inst|state_sequencer01|WideOr111~5, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector33~0 , CPU0|cpu01_inst|state_sequencer01|Selector33~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector33~1 , CPU0|cpu01_inst|state_sequencer01|Selector33~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|SP_inst|sp[15]~0 , CPU0|cpu01_inst|SP_inst|sp[15]~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|SP_inst|sp[6] , CPU0|cpu01_inst|SP_inst|sp[6], MC10, 1
instance = comp, \CPU0|cpu01_inst|XREG_inst|Selector9~0 , CPU0|cpu01_inst|XREG_inst|Selector9~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|XREG_inst|xreg[6] , CPU0|cpu01_inst|XREG_inst|xreg[6], MC10, 1
instance = comp, \CPU0|cpu01_inst|acca_inst|acca[6]~6 , CPU0|cpu01_inst|acca_inst|acca[6]~6, MC10, 1
instance = comp, \CPU0|cpu01_inst|acca_inst|acca[6] , CPU0|cpu01_inst|acca_inst|acca[6], MC10, 1
instance = comp, \CPU0|cpu01_inst|left_mux01|Selector9~0 , CPU0|cpu01_inst|left_mux01|Selector9~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|left_mux01|Selector9~1 , CPU0|cpu01_inst|left_mux01|Selector9~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|left_mux01|Selector9~2 , CPU0|cpu01_inst|left_mux01|Selector9~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector9~2 , CPU0|cpu01_inst|ALU01|Selector9~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector9~3 , CPU0|cpu01_inst|ALU01|Selector9~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector9~4 , CPU0|cpu01_inst|ALU01|Selector9~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector9~5 , CPU0|cpu01_inst|ALU01|Selector9~5, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector9~6 , CPU0|cpu01_inst|ALU01|Selector9~6, MC10, 1
instance = comp, \CPU0|cpu01_inst|accb_inst|Selector1~0 , CPU0|cpu01_inst|accb_inst|Selector1~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|accb_inst|accb[6] , CPU0|cpu01_inst|accb_inst|accb[6], MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|Selector10~2 , CPU0|cpu01_inst|EA01|Selector10~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|Selector10~3 , CPU0|cpu01_inst|EA01|Selector10~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|Selector10~4 , CPU0|cpu01_inst|EA01|Selector10~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|ea[6] , CPU0|cpu01_inst|EA01|ea[6], MC10, 1
instance = comp, \CPU0|cpu01_inst|abm|Selector9~9 , CPU0|cpu01_inst|abm|Selector9~9, MC10, 1
instance = comp, \CPU0|Equal0~0 , CPU0|Equal0~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|SP_inst|sp[12] , CPU0|cpu01_inst|SP_inst|sp[12], MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|pc[12] , CPU0|cpu01_inst|PC01|pc[12], MC10, 1
instance = comp, \CPU0|cpu01_inst|abm|Selector3~8 , CPU0|cpu01_inst|abm|Selector3~8, MC10, 1
instance = comp, \CPU0|cpu01_inst|abm|Selector3~9 , CPU0|cpu01_inst|abm|Selector3~9, MC10, 1
instance = comp, \CPU0|cpu01_inst|SP_inst|sp[13] , CPU0|cpu01_inst|SP_inst|sp[13], MC10, 1
instance = comp, \CPU0|cpu01_inst|abm|Selector2~8 , CPU0|cpu01_inst|abm|Selector2~8, MC10, 1
instance = comp, \CPU0|cpu01_inst|abm|Selector2~9 , CPU0|cpu01_inst|abm|Selector2~9, MC10, 1
instance = comp, \CPU0|cpu01_inst|SP_inst|sp[14] , CPU0|cpu01_inst|SP_inst|sp[14], MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|WideNor1~0 , CPU0|cpu01_inst|EA01|WideNor1~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|Selector2~1 , CPU0|cpu01_inst|EA01|Selector2~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|ea[14]~44 , CPU0|cpu01_inst|EA01|ea[14]~44, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|ea[14] , CPU0|cpu01_inst|EA01|ea[14], MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|Selector2~1 , CPU0|cpu01_inst|PC01|Selector2~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|pc[14]~44 , CPU0|cpu01_inst|PC01|pc[14]~44, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|pc[14] , CPU0|cpu01_inst|PC01|pc[14], MC10, 1
instance = comp, \CPU0|cpu01_inst|abm|Selector1~8 , CPU0|cpu01_inst|abm|Selector1~8, MC10, 1
instance = comp, \CPU0|cpu01_inst|abm|Selector1~9 , CPU0|cpu01_inst|abm|Selector1~9, MC10, 1
instance = comp, \RAM_W~0 , RAM_W~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|abm|Selector6~8 , CPU0|cpu01_inst|abm|Selector6~8, MC10, 1
instance = comp, \CPU0|cpu01_inst|abm|Selector6~9 , CPU0|cpu01_inst|abm|Selector6~9, MC10, 1
instance = comp, \CPU0|cpu01_inst|abm|Selector7~9 , CPU0|cpu01_inst|abm|Selector7~9, MC10, 1
instance = comp, \CPU0|cpu01_inst|abm|Selector4~8 , CPU0|cpu01_inst|abm|Selector4~8, MC10, 1
instance = comp, \CPU0|cpu01_inst|abm|Selector4~9 , CPU0|cpu01_inst|abm|Selector4~9, MC10, 1
instance = comp, \CPU0|always1~2 , CPU0|always1~2, MC10, 1
instance = comp, \CPU0|Equal0~1 , CPU0|Equal0~1, MC10, 1
instance = comp, \CPU0|Equal8~0 , CPU0|Equal8~0, MC10, 1
instance = comp, \CPU0|Equal4~0 , CPU0|Equal4~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector0~2 , CPU0|cpu01_inst|dbo|Selector0~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector0~3 , CPU0|cpu01_inst|dbo|Selector0~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|pc[7] , CPU0|cpu01_inst|PC01|pc[7], MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector0~0 , CPU0|cpu01_inst|dbo|Selector0~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector0~4 , CPU0|cpu01_inst|dbo|Selector0~4, MC10, 1
instance = comp, \CPU0|OCRH~6 , CPU0|OCRH~6, MC10, 1
instance = comp, \CPU0|OCRL[7] , CPU0|OCRL[7], MC10, 1
instance = comp, \CPU0|data_in~17 , CPU0|data_in~17, MC10, 1
instance = comp, \CPU0|cpu01_inst|opcode_fetch_01|op_code[7]~2 , CPU0|cpu01_inst|opcode_fetch_01|op_code[7]~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|opcode_fetch_01|Selector0~0 , CPU0|cpu01_inst|opcode_fetch_01|Selector0~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|opcode_fetch_01|op_code[7] , CPU0|cpu01_inst|opcode_fetch_01|op_code[7], MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Decoder3~0 , CPU0|cpu01_inst|state_sequencer01|Decoder3~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Decoder4~6 , CPU0|cpu01_inst|state_sequencer01|Decoder4~6, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state~92 , CPU0|cpu01_inst|state_sequencer01|state~92, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.pulb_state , CPU0|cpu01_inst|state_sequencer01|state.pulb_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|accb_inst|accb[2]~0 , CPU0|cpu01_inst|accb_inst|accb[2]~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|accb_inst|Selector4~0 , CPU0|cpu01_inst|accb_inst|Selector4~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|accb_inst|accb[3] , CPU0|cpu01_inst|accb_inst|accb[3], MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|Selector13~0 , CPU0|cpu01_inst|EA01|Selector13~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|Selector13~1 , CPU0|cpu01_inst|EA01|Selector13~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|Selector13~2 , CPU0|cpu01_inst|EA01|Selector13~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|ea[5] , CPU0|cpu01_inst|EA01|ea[5], MC10, 1
instance = comp, \CPU0|cpu01_inst|abm|Selector10~8 , CPU0|cpu01_inst|abm|Selector10~8, MC10, 1
instance = comp, \CPU0|cpu01_inst|abm|Selector10~9 , CPU0|cpu01_inst|abm|Selector10~9, MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector6~5 , CPU0|cpu01_inst|dbo|Selector6~5, MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector5~5 , CPU0|cpu01_inst|dbo|Selector5~5, MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector4~5 , CPU0|cpu01_inst|dbo|Selector4~5, MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector3~5 , CPU0|cpu01_inst|dbo|Selector3~5, MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector2~5 , CPU0|cpu01_inst|dbo|Selector2~5, MC10, 1
instance = comp, \CPU0|cpu01_inst|XREG_inst|Selector1~2 , CPU0|cpu01_inst|XREG_inst|Selector1~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|XREG_inst|xreg[14] , CPU0|cpu01_inst|XREG_inst|xreg[14], MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector1~1 , CPU0|cpu01_inst|dbo|Selector1~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector1~3 , CPU0|cpu01_inst|dbo|Selector1~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector1~0 , CPU0|cpu01_inst|dbo|Selector1~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector1~4 , CPU0|cpu01_inst|dbo|Selector1~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector1~5 , CPU0|cpu01_inst|dbo|Selector1~5, MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector0~5 , CPU0|cpu01_inst|dbo|Selector0~5, MC10, 1
instance = comp, \CPU0|cpu01_inst|opcode_fetch_01|op_code[5]~0 , CPU0|cpu01_inst|opcode_fetch_01|op_code[5]~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|opcode_fetch_01|Selector2~0 , CPU0|cpu01_inst|opcode_fetch_01|Selector2~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|opcode_fetch_01|op_code[5] , CPU0|cpu01_inst|opcode_fetch_01|op_code[5], MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector62~1 , CPU0|cpu01_inst|state_sequencer01|Selector62~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector62~0 , CPU0|cpu01_inst|state_sequencer01|Selector62~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Mux21~0 , CPU0|cpu01_inst|state_sequencer01|Mux21~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Mux21~1 , CPU0|cpu01_inst|state_sequencer01|Mux21~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector56~2 , CPU0|cpu01_inst|state_sequencer01|Selector56~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.write16_state , CPU0|cpu01_inst|state_sequencer01|state.write16_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr79~1 , CPU0|cpu01_inst|state_sequencer01|WideOr79~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector38~0 , CPU0|cpu01_inst|state_sequencer01|Selector38~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|Equal1~0 , CPU0|cpu01_inst|EA01|Equal1~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|tempind[7]~0 , CPU0|cpu01_inst|EA01|tempind[7]~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|ea[7] , CPU0|cpu01_inst|EA01|ea[7], MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector58~5 , CPU0|cpu01_inst|state_sequencer01|Selector58~5, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector58~7 , CPU0|cpu01_inst|state_sequencer01|Selector58~7, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector58~8 , CPU0|cpu01_inst|state_sequencer01|Selector58~8, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector58~9 , CPU0|cpu01_inst|state_sequencer01|Selector58~9, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr29~0 , CPU0|cpu01_inst|state_sequencer01|WideOr29~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr24~0 , CPU0|cpu01_inst|state_sequencer01|WideOr24~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector58~1 , CPU0|cpu01_inst|state_sequencer01|Selector58~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector58~0 , CPU0|cpu01_inst|state_sequencer01|Selector58~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector58~2 , CPU0|cpu01_inst|state_sequencer01|Selector58~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector58~3 , CPU0|cpu01_inst|state_sequencer01|Selector58~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector58~4 , CPU0|cpu01_inst|state_sequencer01|Selector58~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr109~3 , CPU0|cpu01_inst|state_sequencer01|WideOr109~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector58~10 , CPU0|cpu01_inst|state_sequencer01|Selector58~10, MC10, 1
instance = comp, \CPU0|cpu01_inst|CC01|cc[2]~15 , CPU0|cpu01_inst|CC01|cc[2]~15, MC10, 1
instance = comp, \CPU0|cpu01_inst|CC01|cc[2] , CPU0|cpu01_inst|CC01|cc[2], MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Mux0~0 , CPU0|cpu01_inst|state_sequencer01|Mux0~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Mux0~2 , CPU0|cpu01_inst|state_sequencer01|Mux0~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Mux0~1 , CPU0|cpu01_inst|state_sequencer01|Mux0~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Mux0~3 , CPU0|cpu01_inst|state_sequencer01|Mux0~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Mux0~5 , CPU0|cpu01_inst|state_sequencer01|Mux0~5, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Decoder3~3 , CPU0|cpu01_inst|state_sequencer01|Decoder3~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector66~0 , CPU0|cpu01_inst|state_sequencer01|Selector66~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.branch_state , CPU0|cpu01_inst|state_sequencer01|state.branch_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector35~0 , CPU0|cpu01_inst|state_sequencer01|Selector35~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|temppc~0 , CPU0|cpu01_inst|PC01|temppc~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|Selector12~0 , CPU0|cpu01_inst|PC01|Selector12~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|Selector12~1 , CPU0|cpu01_inst|PC01|Selector12~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|pc[4] , CPU0|cpu01_inst|PC01|pc[4], MC10, 1
instance = comp, \CPU0|cpu01_inst|abm|Selector11~8 , CPU0|cpu01_inst|abm|Selector11~8, MC10, 1
instance = comp, \CPU0|cpu01_inst|abm|Selector11~9 , CPU0|cpu01_inst|abm|Selector11~9, MC10, 1
instance = comp, \CPU0|cpu01_inst|opcode_fetch_01|op_code[2]~4 , CPU0|cpu01_inst|opcode_fetch_01|op_code[2]~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|opcode_fetch_01|Selector5~0 , CPU0|cpu01_inst|opcode_fetch_01|Selector5~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|opcode_fetch_01|op_code[2] , CPU0|cpu01_inst|opcode_fetch_01|op_code[2], MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr55~0 , CPU0|cpu01_inst|state_sequencer01|WideOr55~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector61~4 , CPU0|cpu01_inst|state_sequencer01|Selector61~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector61~2 , CPU0|cpu01_inst|state_sequencer01|Selector61~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector61~3 , CPU0|cpu01_inst|state_sequencer01|Selector61~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.write8_state , CPU0|cpu01_inst|state_sequencer01|state.write8_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr115 , CPU0|cpu01_inst|state_sequencer01|WideOr115, MC10, 1
instance = comp, \CPU0|cpu01_inst|IV_inst|Selector0~0 , CPU0|cpu01_inst|IV_inst|Selector0~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|IV_inst|iv[2] , CPU0|cpu01_inst|IV_inst|iv[2], MC10, 1
instance = comp, \CPU0|cpu01_inst|abm|Selector12~8 , CPU0|cpu01_inst|abm|Selector12~8, MC10, 1
instance = comp, \CPU0|cpu01_inst|abm|Selector12~9 , CPU0|cpu01_inst|abm|Selector12~9, MC10, 1
instance = comp, \CPU0|cpu01_inst|abm|Selector12 , CPU0|cpu01_inst|abm|Selector12, MC10, 1
instance = comp, \CPU0|OLVL , CPU0|OLVL, MC10, 1
instance = comp, \CPU0|data_in[0]~0 , CPU0|data_in[0]~0, MC10, 1
instance = comp, \CPU0|data_in[0]~9 , CPU0|data_in[0]~9, MC10, 1
instance = comp, \CPU0|cpu01_inst|opcode_fetch_01|Selector7~0 , CPU0|cpu01_inst|opcode_fetch_01|Selector7~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|opcode_fetch_01|op_code[0] , CPU0|cpu01_inst|opcode_fetch_01|op_code[0], MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Equal4~0 , CPU0|cpu01_inst|state_sequencer01|Equal4~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector68~0 , CPU0|cpu01_inst|state_sequencer01|Selector68~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector68~1 , CPU0|cpu01_inst|state_sequencer01|Selector68~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.int_wai_state , CPU0|cpu01_inst|state_sequencer01|state.int_wai_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|NMI_mux_inst|nmi_ack~1 , CPU0|cpu01_inst|NMI_mux_inst|nmi_ack~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|NMI_mux_inst|nmi_ack~2 , CPU0|cpu01_inst|NMI_mux_inst|nmi_ack~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|NMI_mux_inst|nmi_ack , CPU0|cpu01_inst|NMI_mux_inst|nmi_ack, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|always0~0 , CPU0|cpu01_inst|state_sequencer01|always0~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector43~0 , CPU0|cpu01_inst|state_sequencer01|Selector43~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|iv_ctrl~1 , CPU0|cpu01_inst|state_sequencer01|iv_ctrl~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector43~1 , CPU0|cpu01_inst|state_sequencer01|Selector43~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|IV_inst|Selector1~0 , CPU0|cpu01_inst|IV_inst|Selector1~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|IV_inst|iv[1] , CPU0|cpu01_inst|IV_inst|iv[1], MC10, 1
instance = comp, \CPU0|cpu01_inst|SP_inst|sp[2] , CPU0|cpu01_inst|SP_inst|sp[2], MC10, 1
instance = comp, \CPU0|cpu01_inst|abm|Selector13~0 , CPU0|cpu01_inst|abm|Selector13~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|abm|Selector13 , CPU0|cpu01_inst|abm|Selector13, MC10, 1
instance = comp, \CPU0|OCRH[3] , CPU0|OCRH[3], MC10, 1
instance = comp, \CPU0|data_in~50 , CPU0|data_in~50, MC10, 1
instance = comp, \CPU0|OCRL[3] , CPU0|OCRL[3], MC10, 1
instance = comp, \CPU0|data_in~43 , CPU0|data_in~43, MC10, 1
instance = comp, \CPU0|data_in~51 , CPU0|data_in~51, MC10, 1
instance = comp, \CPU0|cpu01_inst|opcode_fetch_01|op_code[3]~5 , CPU0|cpu01_inst|opcode_fetch_01|op_code[3]~5, MC10, 1
instance = comp, \CPU0|cpu01_inst|opcode_fetch_01|Selector4~0 , CPU0|cpu01_inst|opcode_fetch_01|Selector4~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|opcode_fetch_01|op_code[3] , CPU0|cpu01_inst|opcode_fetch_01|op_code[3], MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Decoder4~9 , CPU0|cpu01_inst|state_sequencer01|Decoder4~9, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Mux21~3 , CPU0|cpu01_inst|state_sequencer01|Mux21~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector49~4 , CPU0|cpu01_inst|state_sequencer01|Selector49~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector49~3 , CPU0|cpu01_inst|state_sequencer01|Selector49~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector49~5 , CPU0|cpu01_inst|state_sequencer01|Selector49~5, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector49~7 , CPU0|cpu01_inst|state_sequencer01|Selector49~7, MC10, 1
instance = comp, \CPU0|cpu01_inst|left_mux01|Selector15~0 , CPU0|cpu01_inst|left_mux01|Selector15~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|left_mux01|Selector14~0 , CPU0|cpu01_inst|left_mux01|Selector14~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|SP_inst|sp[1] , CPU0|cpu01_inst|SP_inst|sp[1], MC10, 1
instance = comp, \CPU0|cpu01_inst|left_mux01|Selector14~1 , CPU0|cpu01_inst|left_mux01|Selector14~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|left_mux01|Selector14~2 , CPU0|cpu01_inst|left_mux01|Selector14~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector14~2 , CPU0|cpu01_inst|ALU01|Selector14~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector14~3 , CPU0|cpu01_inst|ALU01|Selector14~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|ALU01|Selector14~9 , CPU0|cpu01_inst|ALU01|Selector14~9, MC10, 1
instance = comp, \CPU0|cpu01_inst|XREG_inst|Selector14~0 , CPU0|cpu01_inst|XREG_inst|Selector14~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|XREG_inst|xreg[1] , CPU0|cpu01_inst|XREG_inst|xreg[1], MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|Selector15~0 , CPU0|cpu01_inst|EA01|Selector15~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|Selector15~1 , CPU0|cpu01_inst|EA01|Selector15~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|Selector15~2 , CPU0|cpu01_inst|EA01|Selector15~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|ea[1] , CPU0|cpu01_inst|EA01|ea[1], MC10, 1
instance = comp, \CPU0|cpu01_inst|abm|Selector14~0 , CPU0|cpu01_inst|abm|Selector14~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|abm|Selector14 , CPU0|cpu01_inst|abm|Selector14, MC10, 1
instance = comp, \CPU0|Equal1~0 , CPU0|Equal1~0, MC10, 1
instance = comp, \CPU0|Equal5~0 , CPU0|Equal5~0, MC10, 1
instance = comp, \CPU0|Equal0~3 , CPU0|Equal0~3, MC10, 1
instance = comp, \CPU0|Equal2~1 , CPU0|Equal2~1, MC10, 1
instance = comp, \CPU0|PORT_A_OUT[0]~2 , CPU0|PORT_A_OUT[0]~2, MC10, 1
instance = comp, \CPU0|PORT_A_OUT[6] , CPU0|PORT_A_OUT[6], MC10, 1
instance = comp, \CPU0|DDR1[6]~feeder , CPU0|DDR1[6]~feeder, MC10, 1
instance = comp, \CPU0|DDR1[0]~2 , CPU0|DDR1[0]~2, MC10, 1
instance = comp, \CPU0|DDR1[6] , CPU0|DDR1[6], MC10, 1
instance = comp, \CPU0|data_in~19 , CPU0|data_in~19, MC10, 1
instance = comp, \CPU0|Equal3~1 , CPU0|Equal3~1, MC10, 1
instance = comp, \CPU0|Equal1~1 , CPU0|Equal1~1, MC10, 1
instance = comp, \CPU0|data_in~10 , CPU0|data_in~10, MC10, 1
instance = comp, \CPU0|data_in~21 , CPU0|data_in~21, MC10, 1
instance = comp, \CPU0|data_in~22 , CPU0|data_in~22, MC10, 1
instance = comp, \CPU0|Equal2~0 , CPU0|Equal2~0, MC10, 1
instance = comp, \CPU0|Equal6~0 , CPU0|Equal6~0, MC10, 1
instance = comp, \CPU0|data_in~23 , CPU0|data_in~23, MC10, 1
instance = comp, \CPU0|data_in~24 , CPU0|data_in~24, MC10, 1
instance = comp, \CPU0|OCRH~7 , CPU0|OCRH~7, MC10, 1
instance = comp, \CPU0|OCRL[6] , CPU0|OCRL[6], MC10, 1
instance = comp, \CPU0|data_in~18 , CPU0|data_in~18, MC10, 1
instance = comp, \CPU0|data_in~25 , CPU0|data_in~25, MC10, 1
instance = comp, \CPU0|cpu01_inst|opcode_fetch_01|op_code[6]~1 , CPU0|cpu01_inst|opcode_fetch_01|op_code[6]~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|opcode_fetch_01|Selector1~0 , CPU0|cpu01_inst|opcode_fetch_01|Selector1~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|opcode_fetch_01|op_code[6] , CPU0|cpu01_inst|opcode_fetch_01|op_code[6], MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr46~0 , CPU0|cpu01_inst|state_sequencer01|WideOr46~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state~97 , CPU0|cpu01_inst|state_sequencer01|state~97, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.extended_state , CPU0|cpu01_inst|state_sequencer01|state.extended_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr77 , CPU0|cpu01_inst|state_sequencer01|WideOr77, MC10, 1
instance = comp, \CPU0|cpu01_inst|XREG_inst|Selector15~0 , CPU0|cpu01_inst|XREG_inst|Selector15~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|XREG_inst|xreg[0] , CPU0|cpu01_inst|XREG_inst|xreg[0], MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|Selector16~0 , CPU0|cpu01_inst|EA01|Selector16~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|Selector16~1 , CPU0|cpu01_inst|EA01|Selector16~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|Selector16~2 , CPU0|cpu01_inst|EA01|Selector16~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|ea[0] , CPU0|cpu01_inst|EA01|ea[0], MC10, 1
instance = comp, \CPU0|cpu01_inst|abm|Selector15~9 , CPU0|cpu01_inst|abm|Selector15~9, MC10, 1
instance = comp, \CPU0|cpu01_inst|abm|Selector15~8 , CPU0|cpu01_inst|abm|Selector15~8, MC10, 1
instance = comp, \CPU0|cpu01_inst|abm|Selector15~10 , CPU0|cpu01_inst|abm|Selector15~10, MC10, 1
instance = comp, \CPU0|IEDG , CPU0|IEDG, MC10, 1
instance = comp, \CPU0|data_in~68 , CPU0|data_in~68, MC10, 1
instance = comp, \CPU0|data_in~69 , CPU0|data_in~69, MC10, 1
instance = comp, \CPU0|cpu01_inst|opcode_fetch_01|op_code[1]~3 , CPU0|cpu01_inst|opcode_fetch_01|op_code[1]~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|opcode_fetch_01|Selector6~0 , CPU0|cpu01_inst|opcode_fetch_01|Selector6~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|opcode_fetch_01|op_code[1] , CPU0|cpu01_inst|opcode_fetch_01|op_code[1], MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Decoder4~1 , CPU0|cpu01_inst|state_sequencer01|Decoder4~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state~79 , CPU0|cpu01_inst|state_sequencer01|state~79, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.pulx_hi_state , CPU0|cpu01_inst|state_sequencer01|state.pulx_hi_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state~78 , CPU0|cpu01_inst|state_sequencer01|state~78, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.rti_ixh_state , CPU0|cpu01_inst|state_sequencer01|state.rti_ixh_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr113~1 , CPU0|cpu01_inst|state_sequencer01|WideOr113~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr116~2 , CPU0|cpu01_inst|state_sequencer01|WideOr116~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr116~3 , CPU0|cpu01_inst|state_sequencer01|WideOr116~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr116 , CPU0|cpu01_inst|state_sequencer01|WideOr116, MC10, 1
instance = comp, \CPU0|cpu01_inst|abm|Equal4~0 , CPU0|cpu01_inst|abm|Equal4~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|abm|Selector8~8 , CPU0|cpu01_inst|abm|Selector8~8, MC10, 1
instance = comp, \CPU0|cpu01_inst|abm|Selector8~9 , CPU0|cpu01_inst|abm|Selector8~9, MC10, 1
instance = comp, \CPU0|always1~5 , CPU0|always1~5, MC10, 1
instance = comp, \CPU0|EICI , CPU0|EICI, MC10, 1
instance = comp, \CPU0|OCRL[4] , CPU0|OCRL[4], MC10, 1
instance = comp, \CPU0|data_in~34 , CPU0|data_in~34, MC10, 1
instance = comp, \CPU0|counter~4 , CPU0|counter~4, MC10, 1
instance = comp, \CPU0|counter[4] , CPU0|counter[4], MC10, 1
instance = comp, \CPU0|data_in~39 , CPU0|data_in~39, MC10, 1
instance = comp, \CPU0|data_in~40 , CPU0|data_in~40, MC10, 1
instance = comp, \CPU0|data_in~41 , CPU0|data_in~41, MC10, 1
instance = comp, \CPU0|data_in~42 , CPU0|data_in~42, MC10, 1
instance = comp, \CPU0|cpu01_inst|opcode_fetch_01|op_code[4]~6 , CPU0|cpu01_inst|opcode_fetch_01|op_code[4]~6, MC10, 1
instance = comp, \CPU0|cpu01_inst|opcode_fetch_01|Selector3~0 , CPU0|cpu01_inst|opcode_fetch_01|Selector3~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|opcode_fetch_01|op_code[4] , CPU0|cpu01_inst|opcode_fetch_01|op_code[4], MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector59~5 , CPU0|cpu01_inst|state_sequencer01|Selector59~5, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector59~4 , CPU0|cpu01_inst|state_sequencer01|Selector59~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector59~6 , CPU0|cpu01_inst|state_sequencer01|Selector59~6, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr114~5 , CPU0|cpu01_inst|state_sequencer01|WideOr114~5, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr117~2 , CPU0|cpu01_inst|state_sequencer01|WideOr117~2, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector59~7 , CPU0|cpu01_inst|state_sequencer01|Selector59~7, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.fetch_state , CPU0|cpu01_inst|state_sequencer01|state.fetch_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|next_state.decode_state~3 , CPU0|cpu01_inst|state_sequencer01|next_state.decode_state~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.decode_state , CPU0|cpu01_inst|state_sequencer01|state.decode_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Decoder4~4 , CPU0|cpu01_inst|state_sequencer01|Decoder4~4, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|Selector70~0 , CPU0|cpu01_inst|state_sequencer01|Selector70~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|state.rti_cc_state , CPU0|cpu01_inst|state_sequencer01|state.rti_cc_state, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr111~3 , CPU0|cpu01_inst|state_sequencer01|WideOr111~3, MC10, 1
instance = comp, \CPU0|cpu01_inst|state_sequencer01|WideOr111 , CPU0|cpu01_inst|state_sequencer01|WideOr111, MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector7~13 , CPU0|cpu01_inst|dbo|Selector7~13, MC10, 1
instance = comp, \CPU0|cpu01_inst|dbo|Selector7~14 , CPU0|cpu01_inst|dbo|Selector7~14, MC10, 1
instance = comp, \SDRAM_inst|A_address_hold[0]~0 , SDRAM_inst|A_address_hold[0]~0, MC10, 1
instance = comp, \SDRAM_inst|A_data_hold[0] , SDRAM_inst|A_data_hold[0], MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|Selector1~0 , CPU0|cpu01_inst|EA01|Selector1~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|Selector1~1 , CPU0|cpu01_inst|EA01|Selector1~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|ea[15]~46 , CPU0|cpu01_inst|EA01|ea[15]~46, MC10, 1
instance = comp, \CPU0|cpu01_inst|EA01|ea[15] , CPU0|cpu01_inst|EA01|ea[15], MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|Selector1~0 , CPU0|cpu01_inst|PC01|Selector1~0, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|Selector1~1 , CPU0|cpu01_inst|PC01|Selector1~1, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|pc[15]~46 , CPU0|cpu01_inst|PC01|pc[15]~46, MC10, 1
instance = comp, \CPU0|cpu01_inst|PC01|pc[15] , CPU0|cpu01_inst|PC01|pc[15], MC10, 1
instance = comp, \CPU0|cpu01_inst|abm|Selector0~8 , CPU0|cpu01_inst|abm|Selector0~8, MC10, 1
instance = comp, \CPU0|cpu01_inst|abm|Selector0~9 , CPU0|cpu01_inst|abm|Selector0~9, MC10, 1
instance = comp, \RAM_W~1 , RAM_W~1, MC10, 1
instance = comp, \SDRAM_inst|gate_out~0 , SDRAM_inst|gate_out~0, MC10, 1
instance = comp, \SDRAM_inst|gate_out , SDRAM_inst|gate_out, MC10, 1
instance = comp, \SDRAM_inst|A_data_hold[1] , SDRAM_inst|A_data_hold[1], MC10, 1
instance = comp, \SDRAM_inst|A_data_hold[2] , SDRAM_inst|A_data_hold[2], MC10, 1
instance = comp, \SDRAM_inst|A_data_hold[3] , SDRAM_inst|A_data_hold[3], MC10, 1
instance = comp, \SDRAM_inst|A_data_hold[4] , SDRAM_inst|A_data_hold[4], MC10, 1
instance = comp, \SDRAM_inst|A_data_hold[5] , SDRAM_inst|A_data_hold[5], MC10, 1
instance = comp, \SDRAM_inst|A_data_hold[6] , SDRAM_inst|A_data_hold[6], MC10, 1
instance = comp, \SDRAM_inst|A_data_hold[7] , SDRAM_inst|A_data_hold[7], MC10, 1
instance = comp, \CPU0|PORT_B_OUT[0]~feeder , CPU0|PORT_B_OUT[0]~feeder, MC10, 1
instance = comp, \CPU0|PORT_B_OUT[0]~2 , CPU0|PORT_B_OUT[0]~2, MC10, 1
instance = comp, \CPU0|PORT_B_OUT[0] , CPU0|PORT_B_OUT[0], MC10, 1
instance = comp, \multiHEX|frame_clk_inst|count[1]~17 , multiHEX|frame_clk_inst|count[1]~17, MC10, 1
instance = comp, \multiHEX|frame_clk_inst|count[1] , multiHEX|frame_clk_inst|count[1], MC10, 1
instance = comp, \multiHEX|frame_clk_inst|count[2]~19 , multiHEX|frame_clk_inst|count[2]~19, MC10, 1
instance = comp, \multiHEX|frame_clk_inst|count[2] , multiHEX|frame_clk_inst|count[2], MC10, 1
instance = comp, \multiHEX|frame_clk_inst|count[3]~21 , multiHEX|frame_clk_inst|count[3]~21, MC10, 1
instance = comp, \multiHEX|frame_clk_inst|count[3] , multiHEX|frame_clk_inst|count[3], MC10, 1
instance = comp, \multiHEX|frame_clk_inst|count[5]~25 , multiHEX|frame_clk_inst|count[5]~25, MC10, 1
instance = comp, \multiHEX|frame_clk_inst|count[5] , multiHEX|frame_clk_inst|count[5], MC10, 1
instance = comp, \multiHEX|frame_clk_inst|count[7]~29 , multiHEX|frame_clk_inst|count[7]~29, MC10, 1
instance = comp, \multiHEX|frame_clk_inst|count[7] , multiHEX|frame_clk_inst|count[7], MC10, 1
instance = comp, \multiHEX|frame_clk_inst|count[9]~33 , multiHEX|frame_clk_inst|count[9]~33, MC10, 1
instance = comp, \multiHEX|frame_clk_inst|count[9] , multiHEX|frame_clk_inst|count[9], MC10, 1
instance = comp, \multiHEX|frame_clk_inst|count[10]~35 , multiHEX|frame_clk_inst|count[10]~35, MC10, 1
instance = comp, \multiHEX|frame_clk_inst|count[10] , multiHEX|frame_clk_inst|count[10], MC10, 1
instance = comp, \multiHEX|frame_clk_inst|count[11]~37 , multiHEX|frame_clk_inst|count[11]~37, MC10, 1
instance = comp, \multiHEX|frame_clk_inst|count[11] , multiHEX|frame_clk_inst|count[11], MC10, 1
instance = comp, \multiHEX|frame_clk_inst|count[13]~41 , multiHEX|frame_clk_inst|count[13]~41, MC10, 1
instance = comp, \multiHEX|frame_clk_inst|count[13] , multiHEX|frame_clk_inst|count[13], MC10, 1
instance = comp, \multiHEX|frame_clk_inst|count[16]~47 , multiHEX|frame_clk_inst|count[16]~47, MC10, 1
instance = comp, \multiHEX|frame_clk_inst|count[16] , multiHEX|frame_clk_inst|count[16], MC10, 1
instance = comp, \multiHEX|frame_clk_inst|count[17]~49 , multiHEX|frame_clk_inst|count[17]~49, MC10, 1
instance = comp, \multiHEX|frame_clk_inst|count[17] , multiHEX|frame_clk_inst|count[17], MC10, 1
instance = comp, \multiHEX|Decoder0~0 , multiHEX|Decoder0~0, MC10, 1
instance = comp, \multiHEX|SEG_SEL[0] , multiHEX|SEG_SEL[0], MC10, 1
instance = comp, \multiHEX|Decoder0~1 , multiHEX|Decoder0~1, MC10, 1
instance = comp, \multiHEX|SEG_SEL[1] , multiHEX|SEG_SEL[1], MC10, 1
instance = comp, \multiHEX|Decoder0~2 , multiHEX|Decoder0~2, MC10, 1
instance = comp, \multiHEX|SEG_SEL[2] , multiHEX|SEG_SEL[2], MC10, 1
instance = comp, \multiHEX|Decoder0~3 , multiHEX|Decoder0~3, MC10, 1
instance = comp, \multiHEX|SEG_SEL[3] , multiHEX|SEG_SEL[3], MC10, 1
instance = comp, \TAPE_IN~input , TAPE_IN~input, MC10, 1
instance = comp, \TAPE_S~feeder , TAPE_S~feeder, MC10, 1
instance = comp, \keyboard|ps2_host_inst|ps2_host_rx|frame~0 , keyboard|ps2_host_inst|ps2_host_rx|frame~0, MC10, 1
instance = comp, \ps2_clk~input , ps2_clk~input, MC10, 1
instance = comp, \ps2_clk_s~feeder , ps2_clk_s~feeder, MC10, 1
instance = comp, \keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples~0 , keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples~0, MC10, 1
instance = comp, \keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples[0] , keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples[0], MC10, 1
instance = comp, \keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples~1 , keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples~1, MC10, 1
instance = comp, \keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples[1] , keyboard|ps2_host_inst|ps2_host_clk_ctrl|ps2_clk_samples[1], MC10, 1
instance = comp, \keyboard|ps2_host_inst|ps2_host_rx|frame[6]~1 , keyboard|ps2_host_inst|ps2_host_rx|frame[6]~1, MC10, 1
instance = comp, \keyboard|ps2_host_inst|ps2_host_rx|frame[9] , keyboard|ps2_host_inst|ps2_host_rx|frame[9], MC10, 1
instance = comp, \keyboard|ps2_host_inst|ps2_host_rx|frame~10 , keyboard|ps2_host_inst|ps2_host_rx|frame~10, MC10, 1
instance = comp, \keyboard|ps2_host_inst|ps2_host_rx|frame[10] , keyboard|ps2_host_inst|ps2_host_rx|frame[10], MC10, 1
instance = comp, \keyboard|ps2_host_inst|ps2_host_rx|frame~2 , keyboard|ps2_host_inst|ps2_host_rx|frame~2, MC10, 1
instance = comp, \keyboard|ps2_host_inst|ps2_host_rx|frame[11] , keyboard|ps2_host_inst|ps2_host_rx|frame[11], MC10, 1
instance = comp, \keyboard|ps2_host_inst|ps2_host_rx|ready~0 , keyboard|ps2_host_inst|ps2_host_rx|ready~0, MC10, 1
instance = comp, \keyboard|ps2_host_inst|ps2_host_rx|ready , keyboard|ps2_host_inst|ps2_host_rx|ready, MC10, 1
instance = comp, \keyboard|ps2_host_inst|ps2_host_rx|frame~11 , keyboard|ps2_host_inst|ps2_host_rx|frame~11, MC10, 1
instance = comp, \keyboard|ps2_host_inst|ps2_host_rx|frame[1] , keyboard|ps2_host_inst|ps2_host_rx|frame[1], MC10, 1
instance = comp, \keyboard|ps2_host_inst|ps2_host_rx|frame~3 , keyboard|ps2_host_inst|ps2_host_rx|frame~3, MC10, 1
instance = comp, \keyboard|ps2_host_inst|ps2_host_rx|frame[2] , keyboard|ps2_host_inst|ps2_host_rx|frame[2], MC10, 1
instance = comp, \keyboard|ps2_host_inst|ps2_host_rx|frame~4 , keyboard|ps2_host_inst|ps2_host_rx|frame~4, MC10, 1
instance = comp, \keyboard|ps2_host_inst|ps2_host_rx|frame[3] , keyboard|ps2_host_inst|ps2_host_rx|frame[3], MC10, 1
instance = comp, \keyboard|ps2_host_inst|ps2_host_rx|frame~7 , keyboard|ps2_host_inst|ps2_host_rx|frame~7, MC10, 1
instance = comp, \keyboard|ps2_host_inst|ps2_host_rx|frame[4] , keyboard|ps2_host_inst|ps2_host_rx|frame[4], MC10, 1
instance = comp, \keyboard|ps2_host_inst|ps2_host_rx|frame~9 , keyboard|ps2_host_inst|ps2_host_rx|frame~9, MC10, 1
instance = comp, \keyboard|ps2_host_inst|ps2_host_rx|frame[5] , keyboard|ps2_host_inst|ps2_host_rx|frame[5], MC10, 1
instance = comp, \keyboard|ps2_host_inst|ps2_host_rx|frame~8 , keyboard|ps2_host_inst|ps2_host_rx|frame~8, MC10, 1
instance = comp, \keyboard|ps2_host_inst|ps2_host_rx|frame[6] , keyboard|ps2_host_inst|ps2_host_rx|frame[6], MC10, 1
instance = comp, \keyboard|ps2_host_inst|ps2_host_rx|frame~5 , keyboard|ps2_host_inst|ps2_host_rx|frame~5, MC10, 1
instance = comp, \keyboard|ps2_host_inst|ps2_host_rx|frame[7] , keyboard|ps2_host_inst|ps2_host_rx|frame[7], MC10, 1
instance = comp, \keyboard|ps2_host_inst|ps2_host_rx|frame~6 , keyboard|ps2_host_inst|ps2_host_rx|frame~6, MC10, 1
instance = comp, \keyboard|ps2_host_inst|ps2_host_rx|frame[8] , keyboard|ps2_host_inst|ps2_host_rx|frame[8], MC10, 1
instance = comp, \keyboard|ps2_host_inst|ps2_host_rx|rx_data~5 , keyboard|ps2_host_inst|ps2_host_rx|rx_data~5, MC10, 1
instance = comp, \keyboard|ps2_host_inst|ps2_host_rx|rx_data[6]~1 , keyboard|ps2_host_inst|ps2_host_rx|rx_data[6]~1, MC10, 1
instance = comp, \keyboard|ps2_host_inst|ps2_host_rx|rx_data[1] , keyboard|ps2_host_inst|ps2_host_rx|rx_data[1], MC10, 1
instance = comp, \keyboard|ps2_host_inst|ps2_host_rx|rx_data~3 , keyboard|ps2_host_inst|ps2_host_rx|rx_data~3, MC10, 1
instance = comp, \keyboard|ps2_host_inst|ps2_host_rx|rx_data[6] , keyboard|ps2_host_inst|ps2_host_rx|rx_data[6], MC10, 1
instance = comp, \keyboard|ps2_host_inst|ps2_host_rx|rx_data~0 , keyboard|ps2_host_inst|ps2_host_rx|rx_data~0, MC10, 1
instance = comp, \keyboard|ps2_host_inst|ps2_host_rx|rx_data[0] , keyboard|ps2_host_inst|ps2_host_rx|rx_data[0], MC10, 1
instance = comp, \keyboard|Equal0~0 , keyboard|Equal0~0, MC10, 1
instance = comp, \keyboard|ps2_host_inst|ps2_host_rx|rx_data~7 , keyboard|ps2_host_inst|ps2_host_rx|rx_data~7, MC10, 1
instance = comp, \keyboard|ps2_host_inst|ps2_host_rx|rx_data[3] , keyboard|ps2_host_inst|ps2_host_rx|rx_data[3], MC10, 1
instance = comp, \keyboard|ps2_host_inst|ps2_host_rx|rx_data~2 , keyboard|ps2_host_inst|ps2_host_rx|rx_data~2, MC10, 1
instance = comp, \keyboard|ps2_host_inst|ps2_host_rx|rx_data[7] , keyboard|ps2_host_inst|ps2_host_rx|rx_data[7], MC10, 1
instance = comp, \keyboard|Equal0~1 , keyboard|Equal0~1, MC10, 1
instance = comp, \keyboard|ps2_host_inst|ps2_host_rx|rx_data~8 , keyboard|ps2_host_inst|ps2_host_rx|rx_data~8, MC10, 1
instance = comp, \keyboard|ps2_host_inst|ps2_host_rx|rx_data[4] , keyboard|ps2_host_inst|ps2_host_rx|rx_data[4], MC10, 1
instance = comp, \keyboard|Selector1~0 , keyboard|Selector1~0, MC10, 1
instance = comp, \keyboard|state.read_second , keyboard|state.read_second, MC10, 1
instance = comp, \keyboard|state~13 , keyboard|state~13, MC10, 1
instance = comp, \keyboard|state.process_second , keyboard|state.process_second, MC10, 1
instance = comp, \keyboard|Selector2~0 , keyboard|Selector2~0, MC10, 1
instance = comp, \keyboard|Selector2~1 , keyboard|Selector2~1, MC10, 1
instance = comp, \keyboard|state.read_third , keyboard|state.read_third, MC10, 1
instance = comp, \keyboard|state~12 , keyboard|state~12, MC10, 1
instance = comp, \keyboard|state.process_third , keyboard|state.process_third, MC10, 1
instance = comp, \keyboard|state~16 , keyboard|state~16, MC10, 1
instance = comp, \keyboard|state~15 , keyboard|state~15, MC10, 1
instance = comp, \keyboard|state~17 , keyboard|state~17, MC10, 1
instance = comp, \keyboard|state.read_first , keyboard|state.read_first, MC10, 1
instance = comp, \keyboard|state~14 , keyboard|state~14, MC10, 1
instance = comp, \keyboard|state.process_first , keyboard|state.process_first, MC10, 1
instance = comp, \keyboard|Selector6~0 , keyboard|Selector6~0, MC10, 1
instance = comp, \keyboard|special_make~0 , keyboard|special_make~0, MC10, 1
instance = comp, \keyboard|special_make , keyboard|special_make, MC10, 1
instance = comp, \keyboard|scan_code[0]~0 , keyboard|scan_code[0]~0, MC10, 1
instance = comp, \keyboard|scan_code[4] , keyboard|scan_code[4], MC10, 1
instance = comp, \keyboard|scan_code[3] , keyboard|scan_code[3], MC10, 1
instance = comp, \keyboard|ps2_host_inst|ps2_host_rx|rx_data~6 , keyboard|ps2_host_inst|ps2_host_rx|rx_data~6, MC10, 1
instance = comp, \keyboard|ps2_host_inst|ps2_host_rx|rx_data[5] , keyboard|ps2_host_inst|ps2_host_rx|rx_data[5], MC10, 1
instance = comp, \keyboard|Selector5~0 , keyboard|Selector5~0, MC10, 1
instance = comp, \keyboard|scan_code[5] , keyboard|scan_code[5], MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~84 , keyboard|keymapper_inst|Selector0~84, MC10, 1
instance = comp, \keyboard|Selector3~0 , keyboard|Selector3~0, MC10, 1
instance = comp, \keyboard|scan_code[7] , keyboard|scan_code[7], MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~85 , keyboard|keymapper_inst|Selector0~85, MC10, 1
instance = comp, \keyboard|Selector4~0 , keyboard|Selector4~0, MC10, 1
instance = comp, \keyboard|scan_code[6] , keyboard|scan_code[6], MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~56 , keyboard|keymapper_inst|Selector0~56, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~87 , keyboard|keymapper_inst|Selector0~87, MC10, 1
instance = comp, \keyboard|scan_code[0] , keyboard|scan_code[0], MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector1~1 , keyboard|keymapper_inst|Selector1~1, MC10, 1
instance = comp, \keyboard|ps2_host_inst|ps2_host_rx|rx_data~4 , keyboard|ps2_host_inst|ps2_host_rx|rx_data~4, MC10, 1
instance = comp, \keyboard|ps2_host_inst|ps2_host_rx|rx_data[2] , keyboard|ps2_host_inst|ps2_host_rx|rx_data[2], MC10, 1
instance = comp, \keyboard|scan_code[2] , keyboard|scan_code[2], MC10, 1
instance = comp, \keyboard|scan_code[1] , keyboard|scan_code[1], MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector1~2 , keyboard|keymapper_inst|Selector1~2, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector1~4 , keyboard|keymapper_inst|Selector1~4, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector1~13 , keyboard|keymapper_inst|Selector1~13, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~77 , keyboard|keymapper_inst|Selector0~77, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector4~2 , keyboard|keymapper_inst|Selector4~2, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~79 , keyboard|keymapper_inst|Selector0~79, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~78 , keyboard|keymapper_inst|Selector0~78, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~80 , keyboard|keymapper_inst|Selector0~80, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector4~3 , keyboard|keymapper_inst|Selector4~3, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~72 , keyboard|keymapper_inst|Selector0~72, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~73 , keyboard|keymapper_inst|Selector0~73, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~74 , keyboard|keymapper_inst|Selector0~74, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~57 , keyboard|keymapper_inst|Selector0~57, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~104 , keyboard|keymapper_inst|Selector0~104, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector4~0 , keyboard|keymapper_inst|Selector4~0, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~105 , keyboard|keymapper_inst|Selector0~105, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector4~1 , keyboard|keymapper_inst|Selector4~1, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector4~4 , keyboard|keymapper_inst|Selector4~4, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector4~5 , keyboard|keymapper_inst|Selector4~5, MC10, 1
instance = comp, \multiHEX|Mux2~1 , multiHEX|Mux2~1, MC10, 1
instance = comp, \multiHEX|current_SEG[1] , multiHEX|current_SEG[1], MC10, 1
instance = comp, \keyboard|Equal6~0 , keyboard|Equal6~0, MC10, 1
instance = comp, \keyboard|Equal5~1 , keyboard|Equal5~1, MC10, 1
instance = comp, \keyboard|Selector12~0 , keyboard|Selector12~0, MC10, 1
instance = comp, \keyboard|control_key , keyboard|control_key, MC10, 1
instance = comp, \keyboard|keymapper_inst|control_out~0 , keyboard|keymapper_inst|control_out~0, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector6~8 , keyboard|keymapper_inst|Selector6~8, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector6~5 , keyboard|keymapper_inst|Selector6~5, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector6~6 , keyboard|keymapper_inst|Selector6~6, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector6~7 , keyboard|keymapper_inst|Selector6~7, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector6~9 , keyboard|keymapper_inst|Selector6~9, MC10, 1
instance = comp, \keyboard|Equal6~1 , keyboard|Equal6~1, MC10, 1
instance = comp, \keyboard|Selector13~0 , keyboard|Selector13~0, MC10, 1
instance = comp, \keyboard|alt_key , keyboard|alt_key, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector6~3 , keyboard|keymapper_inst|Selector6~3, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector6~12 , keyboard|keymapper_inst|Selector6~12, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector6~13 , keyboard|keymapper_inst|Selector6~13, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector6~14 , keyboard|keymapper_inst|Selector6~14, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector6~15 , keyboard|keymapper_inst|Selector6~15, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector6~17 , keyboard|keymapper_inst|Selector6~17, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector6~21 , keyboard|keymapper_inst|Selector6~21, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector6~22 , keyboard|keymapper_inst|Selector6~22, MC10, 1
instance = comp, \multiHEX|Mux0~0 , multiHEX|Mux0~0, MC10, 1
instance = comp, \multiHEX|Mux0~1 , multiHEX|Mux0~1, MC10, 1
instance = comp, \multiHEX|current_SEG[3] , multiHEX|current_SEG[3], MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~41 , keyboard|keymapper_inst|Selector0~41, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~42 , keyboard|keymapper_inst|Selector0~42, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~111 , keyboard|keymapper_inst|Selector0~111, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector3~11 , keyboard|keymapper_inst|Selector3~11, MC10, 1
instance = comp, \keyboard|Selector11~1 , keyboard|Selector11~1, MC10, 1
instance = comp, \keyboard|shift_key~0 , keyboard|shift_key~0, MC10, 1
instance = comp, \keyboard|shift_key , keyboard|shift_key, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~88 , keyboard|keymapper_inst|Selector0~88, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector5~6 , keyboard|keymapper_inst|Selector5~6, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~52 , keyboard|keymapper_inst|Selector0~52, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~89 , keyboard|keymapper_inst|Selector0~89, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector3~10 , keyboard|keymapper_inst|Selector3~10, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector3~12 , keyboard|keymapper_inst|Selector3~12, MC10, 1
instance = comp, \multiHEX|Mux1~0 , multiHEX|Mux1~0, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~62 , keyboard|keymapper_inst|Selector0~62, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~90 , keyboard|keymapper_inst|Selector0~90, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~91 , keyboard|keymapper_inst|Selector0~91, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~92 , keyboard|keymapper_inst|Selector0~92, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~93 , keyboard|keymapper_inst|Selector0~93, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~112 , keyboard|keymapper_inst|Selector0~112, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~113 , keyboard|keymapper_inst|Selector0~113, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~22 , keyboard|keymapper_inst|Selector0~22, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~109 , keyboard|keymapper_inst|Selector0~109, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~94 , keyboard|keymapper_inst|Selector0~94, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~107 , keyboard|keymapper_inst|Selector0~107, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~96 , keyboard|keymapper_inst|Selector0~96, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~97 , keyboard|keymapper_inst|Selector0~97, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~98 , keyboard|keymapper_inst|Selector0~98, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~100 , keyboard|keymapper_inst|Selector0~100, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~49 , keyboard|keymapper_inst|Selector0~49, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~99 , keyboard|keymapper_inst|Selector0~99, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~101 , keyboard|keymapper_inst|Selector0~101, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~102 , keyboard|keymapper_inst|Selector0~102, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~103 , keyboard|keymapper_inst|Selector0~103, MC10, 1
instance = comp, \multiHEX|Mux1~1 , multiHEX|Mux1~1, MC10, 1
instance = comp, \multiHEX|current_SEG[2] , multiHEX|current_SEG[2], MC10, 1
instance = comp, \multiHEX|hex_inst_0|WideOr6~0 , multiHEX|hex_inst_0|WideOr6~0, MC10, 1
instance = comp, \multiHEX|HEX_OUT[0] , multiHEX|HEX_OUT[0], MC10, 1
instance = comp, \multiHEX|hex_inst_0|WideOr5~0 , multiHEX|hex_inst_0|WideOr5~0, MC10, 1
instance = comp, \multiHEX|HEX_OUT[1] , multiHEX|HEX_OUT[1], MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~51 , keyboard|keymapper_inst|Selector0~51, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector5~7 , keyboard|keymapper_inst|Selector5~7, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~58 , keyboard|keymapper_inst|Selector0~58, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector5~8 , keyboard|keymapper_inst|Selector5~8, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector5~0 , keyboard|keymapper_inst|Selector5~0, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector5~2 , keyboard|keymapper_inst|Selector5~2, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~47 , keyboard|keymapper_inst|Selector0~47, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~48 , keyboard|keymapper_inst|Selector0~48, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~50 , keyboard|keymapper_inst|Selector0~50, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector5~3 , keyboard|keymapper_inst|Selector5~3, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector5~5 , keyboard|keymapper_inst|Selector5~5, MC10, 1
instance = comp, \multiHEX|Mux3~0 , multiHEX|Mux3~0, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector2~1 , keyboard|keymapper_inst|Selector2~1, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector2~0 , keyboard|keymapper_inst|Selector2~0, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector2~4 , keyboard|keymapper_inst|Selector2~4, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector0~59 , keyboard|keymapper_inst|Selector0~59, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector2~5 , keyboard|keymapper_inst|Selector2~5, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector2~6 , keyboard|keymapper_inst|Selector2~6, MC10, 1
instance = comp, \keyboard|keymapper_inst|Selector2~9 , keyboard|keymapper_inst|Selector2~9, MC10, 1
instance = comp, \multiHEX|Mux3~1 , multiHEX|Mux3~1, MC10, 1
instance = comp, \multiHEX|current_SEG[0] , multiHEX|current_SEG[0], MC10, 1
instance = comp, \multiHEX|hex_inst_0|WideOr4~0 , multiHEX|hex_inst_0|WideOr4~0, MC10, 1
instance = comp, \multiHEX|HEX_OUT[2] , multiHEX|HEX_OUT[2], MC10, 1
instance = comp, \multiHEX|hex_inst_0|WideOr3~0 , multiHEX|hex_inst_0|WideOr3~0, MC10, 1
instance = comp, \multiHEX|HEX_OUT[3] , multiHEX|HEX_OUT[3], MC10, 1
instance = comp, \multiHEX|hex_inst_0|WideOr2~0 , multiHEX|hex_inst_0|WideOr2~0, MC10, 1
instance = comp, \multiHEX|HEX_OUT[4] , multiHEX|HEX_OUT[4], MC10, 1
instance = comp, \multiHEX|hex_inst_0|WideOr1~0 , multiHEX|hex_inst_0|WideOr1~0, MC10, 1
instance = comp, \multiHEX|HEX_OUT[5] , multiHEX|HEX_OUT[5], MC10, 1
instance = comp, \multiHEX|hex_inst_0|WideOr0~0 , multiHEX|hex_inst_0|WideOr0~0, MC10, 1
instance = comp, \multiHEX|HEX_OUT[6] , multiHEX|HEX_OUT[6], MC10, 1
instance = comp, \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl , PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl, MC10, 1
instance = comp, \SDRAM_DQ[2]~input , SDRAM_DQ[2]~input, MC10, 1
instance = comp, \SDRAM_inst|B_data_out[2]~feeder , SDRAM_inst|B_data_out[2]~feeder, MC10, 1
instance = comp, \SDRAM_inst|state.S_activate_A_NOP , SDRAM_inst|state.S_activate_A_NOP, MC10, 1
instance = comp, \SDRAM_inst|state~29 , SDRAM_inst|state~29, MC10, 1
instance = comp, \SDRAM_inst|B_data_out[2] , SDRAM_inst|B_data_out[2], MC10, 1
instance = comp, \VDG|DD_s[2]~feeder , VDG|DD_s[2]~feeder, MC10, 1
instance = comp, \VDG|horiz_scaler~0 , VDG|horiz_scaler~0, MC10, 1
instance = comp, \VDG|horiz_scaler[0] , VDG|horiz_scaler[0], MC10, 1
instance = comp, \VDG|horiz_scaler~1 , VDG|horiz_scaler~1, MC10, 1
instance = comp, \VDG|horiz_scaler[2] , VDG|horiz_scaler[2], MC10, 1
instance = comp, \VDG|col_count[0]~9 , VDG|col_count[0]~9, MC10, 1
instance = comp, \VDG|col_count[1]~11 , VDG|col_count[1]~11, MC10, 1
instance = comp, \reset~_wirecell , reset~_wirecell, MC10, 1
instance = comp, \VDG|pixel_count[0]~10 , VDG|pixel_count[0]~10, MC10, 1
instance = comp, \VDG|pixel_count[2]~20 , VDG|pixel_count[2]~20, MC10, 1
instance = comp, \VDG|pixel_count[0] , VDG|pixel_count[0], MC10, 1
instance = comp, \VDG|pixel_count[2]~14 , VDG|pixel_count[2]~14, MC10, 1
instance = comp, \VDG|pixel_count[2] , VDG|pixel_count[2], MC10, 1
instance = comp, \VDG|pixel_count[3]~16 , VDG|pixel_count[3]~16, MC10, 1
instance = comp, \VDG|pixel_count[3] , VDG|pixel_count[3], MC10, 1
instance = comp, \VDG|pixel_count[4]~18 , VDG|pixel_count[4]~18, MC10, 1
instance = comp, \VDG|pixel_count[4] , VDG|pixel_count[4], MC10, 1
instance = comp, \VDG|pixel_count[5]~21 , VDG|pixel_count[5]~21, MC10, 1
instance = comp, \VDG|pixel_count[5] , VDG|pixel_count[5], MC10, 1
instance = comp, \VDG|pixel_count[6]~23 , VDG|pixel_count[6]~23, MC10, 1
instance = comp, \VDG|pixel_count[7]~25 , VDG|pixel_count[7]~25, MC10, 1
instance = comp, \VDG|pixel_count[7] , VDG|pixel_count[7], MC10, 1
instance = comp, \VDG|pixel_count[8]~27 , VDG|pixel_count[8]~27, MC10, 1
instance = comp, \VDG|pixel_count[8] , VDG|pixel_count[8], MC10, 1
instance = comp, \VDG|pixel_count[6] , VDG|pixel_count[6], MC10, 1
instance = comp, \VDG|always1~4 , VDG|always1~4, MC10, 1
instance = comp, \VDG|Equal10~1 , VDG|Equal10~1, MC10, 1
instance = comp, \VDG|Equal10~2 , VDG|Equal10~2, MC10, 1
instance = comp, \VDG|next_active_area~0 , VDG|next_active_area~0, MC10, 1
instance = comp, \VDG|next_active_area~1 , VDG|next_active_area~1, MC10, 1
instance = comp, \VDG|active_area , VDG|active_area, MC10, 1
instance = comp, \VDG|col_count[1]~8 , VDG|col_count[1]~8, MC10, 1
instance = comp, \VDG|col_count[1]~15 , VDG|col_count[1]~15, MC10, 1
instance = comp, \VDG|col_count[1] , VDG|col_count[1], MC10, 1
instance = comp, \VDG|col_count[2]~13 , VDG|col_count[2]~13, MC10, 1
instance = comp, \VDG|col_count[2] , VDG|col_count[2], MC10, 1
instance = comp, \VDG|col_count[0] , VDG|col_count[0], MC10, 1
instance = comp, \VDG|DD_s[6]~0 , VDG|DD_s[6]~0, MC10, 1
instance = comp, \VDG|DD_s[6]~1 , VDG|DD_s[6]~1, MC10, 1
instance = comp, \VDG|DD_s[2] , VDG|DD_s[2], MC10, 1
instance = comp, \SDRAM_DQ[6]~input , SDRAM_DQ[6]~input, MC10, 1
instance = comp, \SDRAM_inst|B_data_out[6]~feeder , SDRAM_inst|B_data_out[6]~feeder, MC10, 1
instance = comp, \SDRAM_inst|B_data_out[6] , SDRAM_inst|B_data_out[6], MC10, 1
instance = comp, \VDG|INV_s , VDG|INV_s, MC10, 1
instance = comp, \VDG|Mux2~0 , VDG|Mux2~0, MC10, 1
instance = comp, \SDRAM_DQ[0]~input , SDRAM_DQ[0]~input, MC10, 1
instance = comp, \SDRAM_inst|B_data_out[0] , SDRAM_inst|B_data_out[0], MC10, 1
instance = comp, \VDG|DD_s[0] , VDG|DD_s[0], MC10, 1
instance = comp, \SDRAM_DQ[4]~input , SDRAM_DQ[4]~input, MC10, 1
instance = comp, \SDRAM_inst|B_data_out[4]~feeder , SDRAM_inst|B_data_out[4]~feeder, MC10, 1
instance = comp, \SDRAM_inst|B_data_out[4] , SDRAM_inst|B_data_out[4], MC10, 1
instance = comp, \VDG|DD_s[4] , VDG|DD_s[4], MC10, 1
instance = comp, \VDG|Mux2~1 , VDG|Mux2~1, MC10, 1
instance = comp, \VDG|horiz_advance~0 , VDG|horiz_advance~0, MC10, 1
instance = comp, \VDG|active_area_s , VDG|active_area_s, MC10, 1
instance = comp, \VDG_control[3]~feeder , VDG_control[3]~feeder, MC10, 1
instance = comp, \ROM_E~1 , ROM_E~1, MC10, 1
instance = comp, \VDG_E~0 , VDG_E~0, MC10, 1
instance = comp, \VDG_E~1 , VDG_E~1, MC10, 1
instance = comp, \VDG_control[3] , VDG_control[3], MC10, 1
instance = comp, \VDG|AG_s , VDG|AG_s, MC10, 1
instance = comp, \VDG|next_R~1 , VDG|next_R~1, MC10, 1
instance = comp, \VDG|R , VDG|R, MC10, 1
instance = comp, \SDRAM_DQ[1]~input , SDRAM_DQ[1]~input, MC10, 1
instance = comp, \SDRAM_inst|B_data_out[1]~feeder , SDRAM_inst|B_data_out[1]~feeder, MC10, 1
instance = comp, \SDRAM_inst|B_data_out[1] , SDRAM_inst|B_data_out[1], MC10, 1
instance = comp, \VDG|DD_s[1] , VDG|DD_s[1], MC10, 1
instance = comp, \SDRAM_DQ[5]~input , SDRAM_DQ[5]~input, MC10, 1
instance = comp, \SDRAM_inst|B_data_out[5]~feeder , SDRAM_inst|B_data_out[5]~feeder, MC10, 1
instance = comp, \SDRAM_inst|B_data_out[5] , SDRAM_inst|B_data_out[5], MC10, 1
instance = comp, \VDG|DD_s[5] , VDG|DD_s[5], MC10, 1
instance = comp, \SDRAM_DQ[7]~input , SDRAM_DQ[7]~input, MC10, 1
instance = comp, \SDRAM_inst|B_data_out[7]~feeder , SDRAM_inst|B_data_out[7]~feeder, MC10, 1
instance = comp, \SDRAM_inst|B_data_out[7] , SDRAM_inst|B_data_out[7], MC10, 1
instance = comp, \VDG|SA_s , VDG|SA_s, MC10, 1
instance = comp, \SDRAM_DQ[3]~input , SDRAM_DQ[3]~input, MC10, 1
instance = comp, \SDRAM_inst|B_data_out[3]~feeder , SDRAM_inst|B_data_out[3]~feeder, MC10, 1
instance = comp, \SDRAM_inst|B_data_out[3] , SDRAM_inst|B_data_out[3], MC10, 1
instance = comp, \VDG|DD_s[3] , VDG|DD_s[3], MC10, 1
instance = comp, \VDG|Mux1~0 , VDG|Mux1~0, MC10, 1
instance = comp, \VDG|Mux1~1 , VDG|Mux1~1, MC10, 1
instance = comp, \VDG|cell_line~6 , VDG|cell_line~6, MC10, 1
instance = comp, \VDG|col_count[3]~16 , VDG|col_count[3]~16, MC10, 1
instance = comp, \~GND , ~GND, MC10, 1
instance = comp, \VDG|col_count[3] , VDG|col_count[3], MC10, 1
instance = comp, \VDG|col_count[4]~18 , VDG|col_count[4]~18, MC10, 1
instance = comp, \VDG|col_count[4] , VDG|col_count[4], MC10, 1
instance = comp, \VDG|col_count[5]~20 , VDG|col_count[5]~20, MC10, 1
instance = comp, \VDG|col_count[5] , VDG|col_count[5], MC10, 1
instance = comp, \VDG|col_count[6]~22 , VDG|col_count[6]~22, MC10, 1
instance = comp, \VDG|col_count[6] , VDG|col_count[6], MC10, 1
instance = comp, \VDG|Equal12~0 , VDG|Equal12~0, MC10, 1
instance = comp, \VDG|Equal12~1 , VDG|Equal12~1, MC10, 1
instance = comp, \VDG|vert_scaler~5 , VDG|vert_scaler~5, MC10, 1
instance = comp, \VDG|vert_scaler[1]~3 , VDG|vert_scaler[1]~3, MC10, 1
instance = comp, \VDG|vert_scaler[1] , VDG|vert_scaler[1], MC10, 1
instance = comp, \VDG|vert_scaler~4 , VDG|vert_scaler~4, MC10, 1
instance = comp, \VDG|vert_scaler[2] , VDG|vert_scaler[2], MC10, 1
instance = comp, \VDG|cell_line[0]~1 , VDG|cell_line[0]~1, MC10, 1
instance = comp, \VDG|cell_line[0]~3 , VDG|cell_line[0]~3, MC10, 1
instance = comp, \VDG|cell_line[0] , VDG|cell_line[0], MC10, 1
instance = comp, \VDG|cell_line~4 , VDG|cell_line~4, MC10, 1
instance = comp, \VDG|cell_line[1] , VDG|cell_line[1], MC10, 1
instance = comp, \VDG|Add7~0 , VDG|Add7~0, MC10, 1
instance = comp, \VDG|cell_line~5 , VDG|cell_line~5, MC10, 1
instance = comp, \VDG|cell_line[2] , VDG|cell_line[2], MC10, 1
instance = comp, \VDG|cell_line~0 , VDG|cell_line~0, MC10, 1
instance = comp, \VDG|cell_line[3] , VDG|cell_line[3], MC10, 1
instance = comp, \VDG|Mux0~0 , VDG|Mux0~0, MC10, 1
instance = comp, \VDG|Mux0~1 , VDG|Mux0~1, MC10, 1
instance = comp, \VDG|next_G~1 , VDG|next_G~1, MC10, 1
instance = comp, \VDG|H4 , VDG|H4, MC10, 1
instance = comp, \VDG|E4~1 , VDG|E4~1, MC10, 1
instance = comp, \VDG|next_G~2 , VDG|next_G~2, MC10, 1
instance = comp, \VDG|next_G~3 , VDG|next_G~3, MC10, 1
instance = comp, \VDG|G , VDG|G, MC10, 1
instance = comp, \VDG|next_B~2 , VDG|next_B~2, MC10, 1
instance = comp, \VDG|next_B~1 , VDG|next_B~1, MC10, 1
instance = comp, \VDG|next_B~0 , VDG|next_B~0, MC10, 1
instance = comp, \VDG|next_B~3 , VDG|next_B~3, MC10, 1
instance = comp, \VDG|B , VDG|B, MC10, 1
instance = comp, \VDG|always1~0 , VDG|always1~0, MC10, 1
instance = comp, \VDG|pixel_count[9]~29 , VDG|pixel_count[9]~29, MC10, 1
instance = comp, \VDG|pixel_count[9] , VDG|pixel_count[9], MC10, 1
instance = comp, \VDG|always1~1 , VDG|always1~1, MC10, 1
instance = comp, \VDG|HSYNC , VDG|HSYNC, MC10, 1
instance = comp, \VDG|line_count[0]~10 , VDG|line_count[0]~10, MC10, 1
instance = comp, \VDG|line_count[1]~12 , VDG|line_count[1]~12, MC10, 1
instance = comp, \VDG|line_count[2]~14 , VDG|line_count[2]~14, MC10, 1
instance = comp, \VDG|line_count[2] , VDG|line_count[2], MC10, 1
instance = comp, \VDG|line_count[3]~16 , VDG|line_count[3]~16, MC10, 1
instance = comp, \VDG|line_count[4]~19 , VDG|line_count[4]~19, MC10, 1
instance = comp, \VDG|line_count[4] , VDG|line_count[4], MC10, 1
instance = comp, \VDG|Equal7~0 , VDG|Equal7~0, MC10, 1
instance = comp, \VDG|line_count[5]~21 , VDG|line_count[5]~21, MC10, 1
instance = comp, \VDG|line_count[6]~23 , VDG|line_count[6]~23, MC10, 1
instance = comp, \VDG|line_count[7]~25 , VDG|line_count[7]~25, MC10, 1
instance = comp, \VDG|line_count[7] , VDG|line_count[7], MC10, 1
instance = comp, \VDG|line_count[8]~27 , VDG|line_count[8]~27, MC10, 1
instance = comp, \VDG|line_count[8] , VDG|line_count[8], MC10, 1
instance = comp, \VDG|line_count[6] , VDG|line_count[6], MC10, 1
instance = comp, \VDG|Equal7~1 , VDG|Equal7~1, MC10, 1
instance = comp, \VDG|line_count[3] , VDG|line_count[3], MC10, 1
instance = comp, \VDG|line_count[9]~29 , VDG|line_count[9]~29, MC10, 1
instance = comp, \VDG|line_count[9] , VDG|line_count[9], MC10, 1
instance = comp, \VDG|Equal4~0 , VDG|Equal4~0, MC10, 1
instance = comp, \VDG|line_count[2]~18 , VDG|line_count[2]~18, MC10, 1
instance = comp, \VDG|line_count[0] , VDG|line_count[0], MC10, 1
instance = comp, \VDG|line_count[1] , VDG|line_count[1], MC10, 1
instance = comp, \VDG|always1~2 , VDG|always1~2, MC10, 1
instance = comp, \VDG|line_count[5] , VDG|line_count[5], MC10, 1
instance = comp, \VDG|Equal8~0 , VDG|Equal8~0, MC10, 1
instance = comp, \VDG|Equal8~1 , VDG|Equal8~1, MC10, 1
instance = comp, \VDG|always1~3 , VDG|always1~3, MC10, 1
instance = comp, \VDG|VSYNC , VDG|VSYNC, MC10, 1
instance = comp, \VDG_control[5]~feeder , VDG_control[5]~feeder, MC10, 1
instance = comp, \VDG_control[5] , VDG_control[5], MC10, 1
instance = comp, \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_e , PLL_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_e, MC10, 1
instance = comp, \SDRAM_inst|state.S_write_A , SDRAM_inst|state.S_write_A, MC10, 1
instance = comp, \SDRAM_inst|state~35 , SDRAM_inst|state~35, MC10, 1
instance = comp, \SDRAM_inst|state.S_write_NOP , SDRAM_inst|state.S_write_NOP, MC10, 1
instance = comp, \SDRAM_inst|Selector18~1 , SDRAM_inst|Selector18~1, MC10, 1
instance = comp, \SDRAM_inst|state~42 , SDRAM_inst|state~42, MC10, 1
instance = comp, \SDRAM_inst|state.S_refresh_NOP_11 , SDRAM_inst|state.S_refresh_NOP_11, MC10, 1
instance = comp, \SDRAM_inst|state~43 , SDRAM_inst|state~43, MC10, 1
instance = comp, \SDRAM_inst|state.S_refresh_NOP_12 , SDRAM_inst|state.S_refresh_NOP_12, MC10, 1
instance = comp, \SDRAM_inst|state~40 , SDRAM_inst|state~40, MC10, 1
instance = comp, \SDRAM_inst|state.S_refresh_NOP_13 , SDRAM_inst|state.S_refresh_NOP_13, MC10, 1
instance = comp, \SDRAM_inst|Selector18~2 , SDRAM_inst|Selector18~2, MC10, 1
instance = comp, \SDRAM_inst|refresh_flag_2 , SDRAM_inst|refresh_flag_2, MC10, 1
instance = comp, \SDRAM_inst|state~32 , SDRAM_inst|state~32, MC10, 1
instance = comp, \SDRAM_inst|state.S_refresh_2 , SDRAM_inst|state.S_refresh_2, MC10, 1
instance = comp, \SDRAM_inst|state~41 , SDRAM_inst|state~41, MC10, 1
instance = comp, \SDRAM_inst|state.S_refresh_NOP_21 , SDRAM_inst|state.S_refresh_NOP_21, MC10, 1
instance = comp, \SDRAM_inst|state~36 , SDRAM_inst|state~36, MC10, 1
instance = comp, \SDRAM_inst|state.S_refresh_NOP_22 , SDRAM_inst|state.S_refresh_NOP_22, MC10, 1
instance = comp, \SDRAM_inst|state~28 , SDRAM_inst|state~28, MC10, 1
instance = comp, \SDRAM_inst|state.S_refresh_NOP_23 , SDRAM_inst|state.S_refresh_NOP_23, MC10, 1
instance = comp, \SDRAM_inst|state.S_reset~0 , SDRAM_inst|state.S_reset~0, MC10, 1
instance = comp, \SDRAM_inst|state.S_reset , SDRAM_inst|state.S_reset, MC10, 1
instance = comp, \SDRAM_inst|state~30 , SDRAM_inst|state~30, MC10, 1
instance = comp, \SDRAM_inst|state.S_init , SDRAM_inst|state.S_init, MC10, 1
instance = comp, \SDRAM_inst|state~37 , SDRAM_inst|state~37, MC10, 1
instance = comp, \SDRAM_inst|state.S_init_NOP , SDRAM_inst|state.S_init_NOP, MC10, 1
instance = comp, \SDRAM_inst|state~31 , SDRAM_inst|state~31, MC10, 1
instance = comp, \SDRAM_inst|state.S_mode , SDRAM_inst|state.S_mode, MC10, 1
instance = comp, \SDRAM_inst|Selector0~0 , SDRAM_inst|Selector0~0, MC10, 1
instance = comp, \SDRAM_inst|Selector0~1 , SDRAM_inst|Selector0~1, MC10, 1
instance = comp, \SDRAM_inst|SDRAM_CMD[0] , SDRAM_inst|SDRAM_CMD[0], MC10, 1
instance = comp, \SDRAM_inst|refresh_flag~1 , SDRAM_inst|refresh_flag~1, MC10, 1
instance = comp, \SDRAM_inst|refresh_flag , SDRAM_inst|refresh_flag, MC10, 1
instance = comp, \SDRAM_inst|state~38 , SDRAM_inst|state~38, MC10, 1
instance = comp, \SDRAM_inst|state.S_mode_NOP , SDRAM_inst|state.S_mode_NOP, MC10, 1
instance = comp, \SDRAM_inst|Selector1~0 , SDRAM_inst|Selector1~0, MC10, 1
instance = comp, \SDRAM_inst|state.S_refresh_1 , SDRAM_inst|state.S_refresh_1, MC10, 1
instance = comp, \SDRAM_inst|WideOr1 , SDRAM_inst|WideOr1, MC10, 1
instance = comp, \SDRAM_inst|SDRAM_CMD[1] , SDRAM_inst|SDRAM_CMD[1], MC10, 1
instance = comp, \SDRAM_inst|state~34 , SDRAM_inst|state~34, MC10, 1
instance = comp, \SDRAM_inst|state.S_activate_B , SDRAM_inst|state.S_activate_B, MC10, 1
instance = comp, \SDRAM_inst|WideOr6~1 , SDRAM_inst|WideOr6~1, MC10, 1
instance = comp, \SDRAM_inst|WideOr0 , SDRAM_inst|WideOr0, MC10, 1
instance = comp, \SDRAM_inst|SDRAM_CMD[2] , SDRAM_inst|SDRAM_CMD[2], MC10, 1
instance = comp, \SDRAM_inst|B_address_hold[0]~0 , SDRAM_inst|B_address_hold[0]~0, MC10, 1
instance = comp, \SDRAM_inst|state.S_activate_B_NOP , SDRAM_inst|state.S_activate_B_NOP, MC10, 1
instance = comp, \SDRAM_inst|state~33 , SDRAM_inst|state~33, MC10, 1
instance = comp, \SDRAM_inst|state.S_read_B , SDRAM_inst|state.S_read_B, MC10, 1
instance = comp, \SDRAM_inst|state~39 , SDRAM_inst|state~39, MC10, 1
instance = comp, \SDRAM_inst|state.S_read_B_NOP , SDRAM_inst|state.S_read_B_NOP, MC10, 1
instance = comp, \SDRAM_inst|WideOr4~0 , SDRAM_inst|WideOr4~0, MC10, 1
instance = comp, \SDRAM_inst|state.S_activate_A , SDRAM_inst|state.S_activate_A, MC10, 1
instance = comp, \SDRAM_inst|SDRAM_A[3]~0 , SDRAM_inst|SDRAM_A[3]~0, MC10, 1
instance = comp, \SDRAM_inst|A_address_hold[0] , SDRAM_inst|A_address_hold[0], MC10, 1
instance = comp, \SDRAM_inst|Selector13~0 , SDRAM_inst|Selector13~0, MC10, 1
instance = comp, \VDG|DA[0]~feeder , VDG|DA[0]~feeder, MC10, 1
instance = comp, \VDG|DA[0] , VDG|DA[0], MC10, 1
instance = comp, \SDRAM_inst|B_address_hold[0] , SDRAM_inst|B_address_hold[0], MC10, 1
instance = comp, \VDG|row_count[0]~10 , VDG|row_count[0]~10, MC10, 1
instance = comp, \VDG|row_count[1]~12 , VDG|row_count[1]~12, MC10, 1
instance = comp, \VDG|row_count[1] , VDG|row_count[1], MC10, 1
instance = comp, \VDG|row_count[2]~14 , VDG|row_count[2]~14, MC10, 1
instance = comp, \VDG|row_count[2] , VDG|row_count[2], MC10, 1
instance = comp, \VDG|Equal15~1 , VDG|Equal15~1, MC10, 1
instance = comp, \VDG|row_count[4]~18 , VDG|row_count[4]~18, MC10, 1
instance = comp, \VDG|row_count[5]~20 , VDG|row_count[5]~20, MC10, 1
instance = comp, \VDG|row_count[5] , VDG|row_count[5], MC10, 1
instance = comp, \VDG|row_count[6]~22 , VDG|row_count[6]~22, MC10, 1
instance = comp, \VDG|row_count[6] , VDG|row_count[6], MC10, 1
instance = comp, \VDG|row_count[7]~24 , VDG|row_count[7]~24, MC10, 1
instance = comp, \VDG|row_count[7] , VDG|row_count[7], MC10, 1
instance = comp, \VDG|Equal15~0 , VDG|Equal15~0, MC10, 1
instance = comp, \VDG|row_count[7]~26 , VDG|row_count[7]~26, MC10, 1
instance = comp, \VDG|row_count[0] , VDG|row_count[0], MC10, 1
instance = comp, \VDG|row_count[3]~16 , VDG|row_count[3]~16, MC10, 1
instance = comp, \VDG|row_count[3] , VDG|row_count[3], MC10, 1
instance = comp, \VDG|row_count[4] , VDG|row_count[4], MC10, 1
instance = comp, \VDG|cell_count[0]~4 , VDG|cell_count[0]~4, MC10, 1
instance = comp, \VDG|cell_count[0] , VDG|cell_count[0], MC10, 1
instance = comp, \VDG|cell_count[1]~6 , VDG|cell_count[1]~6, MC10, 1
instance = comp, \VDG|cell_count[1] , VDG|cell_count[1], MC10, 1
instance = comp, \VDG|cell_count[2]~8 , VDG|cell_count[2]~8, MC10, 1
instance = comp, \VDG|cell_count[2] , VDG|cell_count[2], MC10, 1
instance = comp, \VDG|cell_count[3]~10 , VDG|cell_count[3]~10, MC10, 1
instance = comp, \VDG|cell_count[3] , VDG|cell_count[3], MC10, 1
instance = comp, \VDG|next_DA[8]~0 , VDG|next_DA[8]~0, MC10, 1
instance = comp, \VDG|DA[8] , VDG|DA[8], MC10, 1
instance = comp, \SDRAM_inst|Selector13~1 , SDRAM_inst|Selector13~1, MC10, 1
instance = comp, \SDRAM_inst|Selector13~2 , SDRAM_inst|Selector13~2, MC10, 1
instance = comp, \SDRAM_inst|SDRAM_A[1]~1 , SDRAM_inst|SDRAM_A[1]~1, MC10, 1
instance = comp, \SDRAM_inst|SDRAM_A[0] , SDRAM_inst|SDRAM_A[0], MC10, 1
instance = comp, \VDG|DA[1] , VDG|DA[1], MC10, 1
instance = comp, \SDRAM_inst|B_address_hold[1] , SDRAM_inst|B_address_hold[1], MC10, 1
instance = comp, \VDG|next_DA[9]~1 , VDG|next_DA[9]~1, MC10, 1
instance = comp, \VDG|DA[9] , VDG|DA[9], MC10, 1
instance = comp, \SDRAM_inst|Selector12~0 , SDRAM_inst|Selector12~0, MC10, 1
instance = comp, \SDRAM_inst|Selector12~1 , SDRAM_inst|Selector12~1, MC10, 1
instance = comp, \SDRAM_inst|Selector12~2 , SDRAM_inst|Selector12~2, MC10, 1
instance = comp, \SDRAM_inst|SDRAM_A[1] , SDRAM_inst|SDRAM_A[1], MC10, 1
instance = comp, \SDRAM_inst|WideOr6~0 , SDRAM_inst|WideOr6~0, MC10, 1
instance = comp, \SDRAM_inst|Selector8~2 , SDRAM_inst|Selector8~2, MC10, 1
instance = comp, \SDRAM_inst|A_address_hold[2] , SDRAM_inst|A_address_hold[2], MC10, 1
instance = comp, \SDRAM_inst|Selector11~0 , SDRAM_inst|Selector11~0, MC10, 1
instance = comp, \VDG|DA[2]~feeder , VDG|DA[2]~feeder, MC10, 1
instance = comp, \VDG|DA[2] , VDG|DA[2], MC10, 1
instance = comp, \SDRAM_inst|B_address_hold[2] , SDRAM_inst|B_address_hold[2], MC10, 1
instance = comp, \VDG|next_DA[10]~2 , VDG|next_DA[10]~2, MC10, 1
instance = comp, \VDG|DA[10] , VDG|DA[10], MC10, 1
instance = comp, \SDRAM_inst|Selector11~1 , SDRAM_inst|Selector11~1, MC10, 1
instance = comp, \SDRAM_inst|Selector11~2 , SDRAM_inst|Selector11~2, MC10, 1
instance = comp, \SDRAM_inst|SDRAM_A[2] , SDRAM_inst|SDRAM_A[2], MC10, 1
instance = comp, \VDG|DA[3]~feeder , VDG|DA[3]~feeder, MC10, 1
instance = comp, \VDG|DA[3] , VDG|DA[3], MC10, 1
instance = comp, \SDRAM_inst|B_address_hold[3] , SDRAM_inst|B_address_hold[3], MC10, 1
instance = comp, \VDG|next_DA[11]~3 , VDG|next_DA[11]~3, MC10, 1
instance = comp, \VDG|DA[11] , VDG|DA[11], MC10, 1
instance = comp, \SDRAM_inst|Selector10~0 , SDRAM_inst|Selector10~0, MC10, 1
instance = comp, \SDRAM_inst|Selector10~1 , SDRAM_inst|Selector10~1, MC10, 1
instance = comp, \SDRAM_inst|Selector10~2 , SDRAM_inst|Selector10~2, MC10, 1
instance = comp, \SDRAM_inst|SDRAM_A[3] , SDRAM_inst|SDRAM_A[3], MC10, 1
instance = comp, \VDG|col_count[7]~24 , VDG|col_count[7]~24, MC10, 1
instance = comp, \VDG|col_count[7] , VDG|col_count[7], MC10, 1
instance = comp, \VDG|DA[4]~feeder , VDG|DA[4]~feeder, MC10, 1
instance = comp, \VDG|DA[4] , VDG|DA[4], MC10, 1
instance = comp, \SDRAM_inst|B_address_hold[4]~feeder , SDRAM_inst|B_address_hold[4]~feeder, MC10, 1
instance = comp, \SDRAM_inst|B_address_hold[4] , SDRAM_inst|B_address_hold[4], MC10, 1
instance = comp, \SDRAM_inst|Selector9~0 , SDRAM_inst|Selector9~0, MC10, 1
instance = comp, \SDRAM_inst|Selector9~1 , SDRAM_inst|Selector9~1, MC10, 1
instance = comp, \SDRAM_inst|SDRAM_A[4] , SDRAM_inst|SDRAM_A[4], MC10, 1
instance = comp, \VDG|next_DA[5]~4 , VDG|next_DA[5]~4, MC10, 1
instance = comp, \VDG|DA[5] , VDG|DA[5], MC10, 1
instance = comp, \SDRAM_inst|B_address_hold[5]~feeder , SDRAM_inst|B_address_hold[5]~feeder, MC10, 1
instance = comp, \SDRAM_inst|B_address_hold[5] , SDRAM_inst|B_address_hold[5], MC10, 1
instance = comp, \SDRAM_inst|A_address_hold[5] , SDRAM_inst|A_address_hold[5], MC10, 1
instance = comp, \SDRAM_inst|Selector8~3 , SDRAM_inst|Selector8~3, MC10, 1
instance = comp, \SDRAM_inst|Selector8~4 , SDRAM_inst|Selector8~4, MC10, 1
instance = comp, \SDRAM_inst|SDRAM_A[5] , SDRAM_inst|SDRAM_A[5], MC10, 1
instance = comp, \VDG|next_DA[6]~5 , VDG|next_DA[6]~5, MC10, 1
instance = comp, \VDG|DA[6] , VDG|DA[6], MC10, 1
instance = comp, \SDRAM_inst|B_address_hold[6]~feeder , SDRAM_inst|B_address_hold[6]~feeder, MC10, 1
instance = comp, \SDRAM_inst|B_address_hold[6] , SDRAM_inst|B_address_hold[6], MC10, 1
instance = comp, \SDRAM_inst|A_address_hold[6] , SDRAM_inst|A_address_hold[6], MC10, 1
instance = comp, \SDRAM_inst|Selector7~0 , SDRAM_inst|Selector7~0, MC10, 1
instance = comp, \SDRAM_inst|Selector7~1 , SDRAM_inst|Selector7~1, MC10, 1
instance = comp, \SDRAM_inst|SDRAM_A[6] , SDRAM_inst|SDRAM_A[6], MC10, 1
instance = comp, \VDG|next_DA[7]~6 , VDG|next_DA[7]~6, MC10, 1
instance = comp, \VDG|DA[7] , VDG|DA[7], MC10, 1
instance = comp, \SDRAM_inst|B_address_hold[7] , SDRAM_inst|B_address_hold[7], MC10, 1
instance = comp, \SDRAM_inst|Selector6~1 , SDRAM_inst|Selector6~1, MC10, 1
instance = comp, \SDRAM_inst|Selector6~0 , SDRAM_inst|Selector6~0, MC10, 1
instance = comp, \SDRAM_inst|Selector6~2 , SDRAM_inst|Selector6~2, MC10, 1
instance = comp, \SDRAM_inst|SDRAM_A[7] , SDRAM_inst|SDRAM_A[7], MC10, 1
instance = comp, \SDRAM_inst|Selector3~0 , SDRAM_inst|Selector3~0, MC10, 1
instance = comp, \SDRAM_inst|Selector3~1 , SDRAM_inst|Selector3~1, MC10, 1
instance = comp, \SDRAM_inst|SDRAM_A[10] , SDRAM_inst|SDRAM_A[10], MC10, 1
instance = comp, \SDRAM_inst|WideOr3 , SDRAM_inst|WideOr3, MC10, 1
instance = comp, \SDRAM_inst|SDRAM_DQM[0] , SDRAM_inst|SDRAM_DQM[0], MC10, 1
instance = comp, \SDRAM_inst|SDRAM_DQM[1]~feeder , SDRAM_inst|SDRAM_DQM[1]~feeder, MC10, 1
instance = comp, \SDRAM_inst|SDRAM_DQM[1] , SDRAM_inst|SDRAM_DQM[1], MC10, 1
instance = comp, \SDRAM_DQ[8]~input , SDRAM_DQ[8]~input, MC10, 1
instance = comp, \SDRAM_DQ[9]~input , SDRAM_DQ[9]~input, MC10, 1
instance = comp, \SDRAM_DQ[10]~input , SDRAM_DQ[10]~input, MC10, 1
instance = comp, \SDRAM_DQ[11]~input , SDRAM_DQ[11]~input, MC10, 1
instance = comp, \SDRAM_DQ[12]~input , SDRAM_DQ[12]~input, MC10, 1
instance = comp, \SDRAM_DQ[13]~input , SDRAM_DQ[13]~input, MC10, 1
instance = comp, \SDRAM_DQ[14]~input , SDRAM_DQ[14]~input, MC10, 1
instance = comp, \SDRAM_DQ[15]~input , SDRAM_DQ[15]~input, MC10, 1
