
CV7_RTOS_Akcelerometr.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006a10  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000012c  08006ad0  08006ad0  00016ad0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006bfc  08006bfc  0002007c  2**0
                  CONTENTS
  4 .ARM          00000000  08006bfc  08006bfc  0002007c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006bfc  08006bfc  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006bfc  08006bfc  00016bfc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006c00  08006c00  00016c00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  08006c04  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000012bc  2000007c  08006c80  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001338  08006c80  00021338  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a4fc  00000000  00000000  000200e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000037c8  00000000  00000000  0003a5e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000018f8  00000000  00000000  0003ddb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001368  00000000  00000000  0003f6a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00013b68  00000000  00000000  00040a10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001b0ca  00000000  00000000  00054578  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00072c96  00000000  00000000  0006f642  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000626c  00000000  00000000  000e22d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  000e8544  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000007c 	.word	0x2000007c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08006ab8 	.word	0x08006ab8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000080 	.word	0x20000080
 8000104:	08006ab8 	.word	0x08006ab8

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000234:	b580      	push	{r7, lr}
 8000236:	b084      	sub	sp, #16
 8000238:	af00      	add	r7, sp, #0
 800023a:	60f8      	str	r0, [r7, #12]
 800023c:	60b9      	str	r1, [r7, #8]
 800023e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000240:	68fb      	ldr	r3, [r7, #12]
 8000242:	4a06      	ldr	r2, [pc, #24]	; (800025c <vApplicationGetIdleTaskMemory+0x28>)
 8000244:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000246:	68bb      	ldr	r3, [r7, #8]
 8000248:	4a05      	ldr	r2, [pc, #20]	; (8000260 <vApplicationGetIdleTaskMemory+0x2c>)
 800024a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800024c:	687b      	ldr	r3, [r7, #4]
 800024e:	2280      	movs	r2, #128	; 0x80
 8000250:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000252:	46c0      	nop			; (mov r8, r8)
 8000254:	46bd      	mov	sp, r7
 8000256:	b004      	add	sp, #16
 8000258:	bd80      	pop	{r7, pc}
 800025a:	46c0      	nop			; (mov r8, r8)
 800025c:	20000098 	.word	0x20000098
 8000260:	20000138 	.word	0x20000138

08000264 <lis2dw12_read_reg>:
  *
  */
int32_t __weak lis2dw12_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                 uint8_t *data,
                                 uint16_t len)
{
 8000264:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000266:	b087      	sub	sp, #28
 8000268:	af00      	add	r7, sp, #0
 800026a:	60f8      	str	r0, [r7, #12]
 800026c:	0008      	movs	r0, r1
 800026e:	607a      	str	r2, [r7, #4]
 8000270:	0019      	movs	r1, r3
 8000272:	260b      	movs	r6, #11
 8000274:	19bb      	adds	r3, r7, r6
 8000276:	1c02      	adds	r2, r0, #0
 8000278:	701a      	strb	r2, [r3, #0]
 800027a:	2508      	movs	r5, #8
 800027c:	197b      	adds	r3, r7, r5
 800027e:	1c0a      	adds	r2, r1, #0
 8000280:	801a      	strh	r2, [r3, #0]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8000282:	68fb      	ldr	r3, [r7, #12]
 8000284:	685c      	ldr	r4, [r3, #4]
 8000286:	68fb      	ldr	r3, [r7, #12]
 8000288:	68d8      	ldr	r0, [r3, #12]
 800028a:	197b      	adds	r3, r7, r5
 800028c:	881d      	ldrh	r5, [r3, #0]
 800028e:	687a      	ldr	r2, [r7, #4]
 8000290:	19bb      	adds	r3, r7, r6
 8000292:	7819      	ldrb	r1, [r3, #0]
 8000294:	002b      	movs	r3, r5
 8000296:	47a0      	blx	r4
 8000298:	0003      	movs	r3, r0
 800029a:	617b      	str	r3, [r7, #20]

  return ret;
 800029c:	697b      	ldr	r3, [r7, #20]
}
 800029e:	0018      	movs	r0, r3
 80002a0:	46bd      	mov	sp, r7
 80002a2:	b007      	add	sp, #28
 80002a4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080002a6 <lis2dw12_write_reg>:
  *
  */
int32_t __weak lis2dw12_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                  uint8_t *data,
                                  uint16_t len)
{
 80002a6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002a8:	b087      	sub	sp, #28
 80002aa:	af00      	add	r7, sp, #0
 80002ac:	60f8      	str	r0, [r7, #12]
 80002ae:	0008      	movs	r0, r1
 80002b0:	607a      	str	r2, [r7, #4]
 80002b2:	0019      	movs	r1, r3
 80002b4:	260b      	movs	r6, #11
 80002b6:	19bb      	adds	r3, r7, r6
 80002b8:	1c02      	adds	r2, r0, #0
 80002ba:	701a      	strb	r2, [r3, #0]
 80002bc:	2508      	movs	r5, #8
 80002be:	197b      	adds	r3, r7, r5
 80002c0:	1c0a      	adds	r2, r1, #0
 80002c2:	801a      	strh	r2, [r3, #0]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 80002c4:	68fb      	ldr	r3, [r7, #12]
 80002c6:	681c      	ldr	r4, [r3, #0]
 80002c8:	68fb      	ldr	r3, [r7, #12]
 80002ca:	68d8      	ldr	r0, [r3, #12]
 80002cc:	197b      	adds	r3, r7, r5
 80002ce:	881d      	ldrh	r5, [r3, #0]
 80002d0:	687a      	ldr	r2, [r7, #4]
 80002d2:	19bb      	adds	r3, r7, r6
 80002d4:	7819      	ldrb	r1, [r3, #0]
 80002d6:	002b      	movs	r3, r5
 80002d8:	47a0      	blx	r4
 80002da:	0003      	movs	r3, r0
 80002dc:	617b      	str	r3, [r7, #20]

  return ret;
 80002de:	697b      	ldr	r3, [r7, #20]
}
 80002e0:	0018      	movs	r0, r3
 80002e2:	46bd      	mov	sp, r7
 80002e4:	b007      	add	sp, #28
 80002e6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080002e8 <lis2dw12_power_mode_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_power_mode_set(stmdev_ctx_t *ctx,
                                lis2dw12_mode_t val)
{
 80002e8:	b590      	push	{r4, r7, lr}
 80002ea:	b087      	sub	sp, #28
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	6078      	str	r0, [r7, #4]
 80002f0:	000a      	movs	r2, r1
 80002f2:	1cfb      	adds	r3, r7, #3
 80002f4:	701a      	strb	r2, [r3, #0]
  lis2dw12_ctrl1_t ctrl1;
  lis2dw12_ctrl6_t ctrl6;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 80002f6:	2410      	movs	r4, #16
 80002f8:	193a      	adds	r2, r7, r4
 80002fa:	6878      	ldr	r0, [r7, #4]
 80002fc:	2301      	movs	r3, #1
 80002fe:	2120      	movs	r1, #32
 8000300:	f7ff ffb0 	bl	8000264 <lis2dw12_read_reg>
 8000304:	0003      	movs	r3, r0
 8000306:	617b      	str	r3, [r7, #20]

  if (ret == 0)
 8000308:	697b      	ldr	r3, [r7, #20]
 800030a:	2b00      	cmp	r3, #0
 800030c:	d129      	bne.n	8000362 <lis2dw12_power_mode_set+0x7a>
  {
    ctrl1.mode = ((uint8_t) val & 0x0CU) >> 2;
 800030e:	1cfb      	adds	r3, r7, #3
 8000310:	781b      	ldrb	r3, [r3, #0]
 8000312:	089b      	lsrs	r3, r3, #2
 8000314:	1c1a      	adds	r2, r3, #0
 8000316:	2303      	movs	r3, #3
 8000318:	4013      	ands	r3, r2
 800031a:	b2da      	uxtb	r2, r3
 800031c:	193b      	adds	r3, r7, r4
 800031e:	2103      	movs	r1, #3
 8000320:	400a      	ands	r2, r1
 8000322:	0090      	lsls	r0, r2, #2
 8000324:	781a      	ldrb	r2, [r3, #0]
 8000326:	210c      	movs	r1, #12
 8000328:	438a      	bics	r2, r1
 800032a:	1c11      	adds	r1, r2, #0
 800032c:	1c02      	adds	r2, r0, #0
 800032e:	430a      	orrs	r2, r1
 8000330:	701a      	strb	r2, [r3, #0]
    ctrl1.lp_mode = (uint8_t) val & 0x03U ;
 8000332:	1cfb      	adds	r3, r7, #3
 8000334:	781b      	ldrb	r3, [r3, #0]
 8000336:	2203      	movs	r2, #3
 8000338:	4013      	ands	r3, r2
 800033a:	b2da      	uxtb	r2, r3
 800033c:	193b      	adds	r3, r7, r4
 800033e:	2103      	movs	r1, #3
 8000340:	400a      	ands	r2, r1
 8000342:	0010      	movs	r0, r2
 8000344:	781a      	ldrb	r2, [r3, #0]
 8000346:	2103      	movs	r1, #3
 8000348:	438a      	bics	r2, r1
 800034a:	1c11      	adds	r1, r2, #0
 800034c:	1c02      	adds	r2, r0, #0
 800034e:	430a      	orrs	r2, r1
 8000350:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 8000352:	193a      	adds	r2, r7, r4
 8000354:	6878      	ldr	r0, [r7, #4]
 8000356:	2301      	movs	r3, #1
 8000358:	2120      	movs	r1, #32
 800035a:	f7ff ffa4 	bl	80002a6 <lis2dw12_write_reg>
 800035e:	0003      	movs	r3, r0
 8000360:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 8000362:	697b      	ldr	r3, [r7, #20]
 8000364:	2b00      	cmp	r3, #0
 8000366:	d108      	bne.n	800037a <lis2dw12_power_mode_set+0x92>
  {
    ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &ctrl6, 1);
 8000368:	230c      	movs	r3, #12
 800036a:	18fa      	adds	r2, r7, r3
 800036c:	6878      	ldr	r0, [r7, #4]
 800036e:	2301      	movs	r3, #1
 8000370:	2125      	movs	r1, #37	; 0x25
 8000372:	f7ff ff77 	bl	8000264 <lis2dw12_read_reg>
 8000376:	0003      	movs	r3, r0
 8000378:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 800037a:	697b      	ldr	r3, [r7, #20]
 800037c:	2b00      	cmp	r3, #0
 800037e:	d11a      	bne.n	80003b6 <lis2dw12_power_mode_set+0xce>
  {
    ctrl6.low_noise = ((uint8_t) val & 0x10U) >> 4;
 8000380:	1cfb      	adds	r3, r7, #3
 8000382:	781b      	ldrb	r3, [r3, #0]
 8000384:	091b      	lsrs	r3, r3, #4
 8000386:	1c1a      	adds	r2, r3, #0
 8000388:	2301      	movs	r3, #1
 800038a:	4013      	ands	r3, r2
 800038c:	b2da      	uxtb	r2, r3
 800038e:	240c      	movs	r4, #12
 8000390:	193b      	adds	r3, r7, r4
 8000392:	2101      	movs	r1, #1
 8000394:	400a      	ands	r2, r1
 8000396:	0090      	lsls	r0, r2, #2
 8000398:	781a      	ldrb	r2, [r3, #0]
 800039a:	2104      	movs	r1, #4
 800039c:	438a      	bics	r2, r1
 800039e:	1c11      	adds	r1, r2, #0
 80003a0:	1c02      	adds	r2, r0, #0
 80003a2:	430a      	orrs	r2, r1
 80003a4:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &ctrl6, 1);
 80003a6:	193a      	adds	r2, r7, r4
 80003a8:	6878      	ldr	r0, [r7, #4]
 80003aa:	2301      	movs	r3, #1
 80003ac:	2125      	movs	r1, #37	; 0x25
 80003ae:	f7ff ff7a 	bl	80002a6 <lis2dw12_write_reg>
 80003b2:	0003      	movs	r3, r0
 80003b4:	617b      	str	r3, [r7, #20]
  }

  return ret;
 80003b6:	697b      	ldr	r3, [r7, #20]
}
 80003b8:	0018      	movs	r0, r3
 80003ba:	46bd      	mov	sp, r7
 80003bc:	b007      	add	sp, #28
 80003be:	bd90      	pop	{r4, r7, pc}

080003c0 <lis2dw12_data_rate_set>:
  * @param  val      change the values of odr in reg CTRL1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_data_rate_set(stmdev_ctx_t *ctx, lis2dw12_odr_t val)
{
 80003c0:	b590      	push	{r4, r7, lr}
 80003c2:	b087      	sub	sp, #28
 80003c4:	af00      	add	r7, sp, #0
 80003c6:	6078      	str	r0, [r7, #4]
 80003c8:	000a      	movs	r2, r1
 80003ca:	1cfb      	adds	r3, r7, #3
 80003cc:	701a      	strb	r2, [r3, #0]
  lis2dw12_ctrl1_t ctrl1;
  lis2dw12_ctrl3_t ctrl3;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 80003ce:	2410      	movs	r4, #16
 80003d0:	193a      	adds	r2, r7, r4
 80003d2:	6878      	ldr	r0, [r7, #4]
 80003d4:	2301      	movs	r3, #1
 80003d6:	2120      	movs	r1, #32
 80003d8:	f7ff ff44 	bl	8000264 <lis2dw12_read_reg>
 80003dc:	0003      	movs	r3, r0
 80003de:	617b      	str	r3, [r7, #20]

  if (ret == 0)
 80003e0:	697b      	ldr	r3, [r7, #20]
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d115      	bne.n	8000412 <lis2dw12_data_rate_set+0x52>
  {
    ctrl1.odr = (uint8_t) val;
 80003e6:	1cfb      	adds	r3, r7, #3
 80003e8:	781b      	ldrb	r3, [r3, #0]
 80003ea:	220f      	movs	r2, #15
 80003ec:	4013      	ands	r3, r2
 80003ee:	b2da      	uxtb	r2, r3
 80003f0:	193b      	adds	r3, r7, r4
 80003f2:	0110      	lsls	r0, r2, #4
 80003f4:	781a      	ldrb	r2, [r3, #0]
 80003f6:	210f      	movs	r1, #15
 80003f8:	400a      	ands	r2, r1
 80003fa:	1c11      	adds	r1, r2, #0
 80003fc:	1c02      	adds	r2, r0, #0
 80003fe:	430a      	orrs	r2, r1
 8000400:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 8000402:	193a      	adds	r2, r7, r4
 8000404:	6878      	ldr	r0, [r7, #4]
 8000406:	2301      	movs	r3, #1
 8000408:	2120      	movs	r1, #32
 800040a:	f7ff ff4c 	bl	80002a6 <lis2dw12_write_reg>
 800040e:	0003      	movs	r3, r0
 8000410:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 8000412:	697b      	ldr	r3, [r7, #20]
 8000414:	2b00      	cmp	r3, #0
 8000416:	d108      	bne.n	800042a <lis2dw12_data_rate_set+0x6a>
  {
    ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL3, (uint8_t *) &ctrl3, 1);
 8000418:	230c      	movs	r3, #12
 800041a:	18fa      	adds	r2, r7, r3
 800041c:	6878      	ldr	r0, [r7, #4]
 800041e:	2301      	movs	r3, #1
 8000420:	2122      	movs	r1, #34	; 0x22
 8000422:	f7ff ff1f 	bl	8000264 <lis2dw12_read_reg>
 8000426:	0003      	movs	r3, r0
 8000428:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 800042a:	697b      	ldr	r3, [r7, #20]
 800042c:	2b00      	cmp	r3, #0
 800042e:	d11a      	bne.n	8000466 <lis2dw12_data_rate_set+0xa6>
  {
    ctrl3.slp_mode = ((uint8_t) val & 0x30U) >> 4;
 8000430:	1cfb      	adds	r3, r7, #3
 8000432:	781b      	ldrb	r3, [r3, #0]
 8000434:	091b      	lsrs	r3, r3, #4
 8000436:	1c1a      	adds	r2, r3, #0
 8000438:	2303      	movs	r3, #3
 800043a:	4013      	ands	r3, r2
 800043c:	b2da      	uxtb	r2, r3
 800043e:	240c      	movs	r4, #12
 8000440:	193b      	adds	r3, r7, r4
 8000442:	2103      	movs	r1, #3
 8000444:	400a      	ands	r2, r1
 8000446:	0010      	movs	r0, r2
 8000448:	781a      	ldrb	r2, [r3, #0]
 800044a:	2103      	movs	r1, #3
 800044c:	438a      	bics	r2, r1
 800044e:	1c11      	adds	r1, r2, #0
 8000450:	1c02      	adds	r2, r0, #0
 8000452:	430a      	orrs	r2, r1
 8000454:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL3, (uint8_t *) &ctrl3, 1);
 8000456:	193a      	adds	r2, r7, r4
 8000458:	6878      	ldr	r0, [r7, #4]
 800045a:	2301      	movs	r3, #1
 800045c:	2122      	movs	r1, #34	; 0x22
 800045e:	f7ff ff22 	bl	80002a6 <lis2dw12_write_reg>
 8000462:	0003      	movs	r3, r0
 8000464:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8000466:	697b      	ldr	r3, [r7, #20]
}
 8000468:	0018      	movs	r0, r3
 800046a:	46bd      	mov	sp, r7
 800046c:	b007      	add	sp, #28
 800046e:	bd90      	pop	{r4, r7, pc}

08000470 <lis2dw12_block_data_update_set>:
  * @param  val      change the values of bdu in reg CTRL2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8000470:	b590      	push	{r4, r7, lr}
 8000472:	b085      	sub	sp, #20
 8000474:	af00      	add	r7, sp, #0
 8000476:	6078      	str	r0, [r7, #4]
 8000478:	000a      	movs	r2, r1
 800047a:	1cfb      	adds	r3, r7, #3
 800047c:	701a      	strb	r2, [r3, #0]
  lis2dw12_ctrl2_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL2, (uint8_t *) &reg, 1);
 800047e:	2408      	movs	r4, #8
 8000480:	193a      	adds	r2, r7, r4
 8000482:	6878      	ldr	r0, [r7, #4]
 8000484:	2301      	movs	r3, #1
 8000486:	2121      	movs	r1, #33	; 0x21
 8000488:	f7ff feec 	bl	8000264 <lis2dw12_read_reg>
 800048c:	0003      	movs	r3, r0
 800048e:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 8000490:	68fb      	ldr	r3, [r7, #12]
 8000492:	2b00      	cmp	r3, #0
 8000494:	d117      	bne.n	80004c6 <lis2dw12_block_data_update_set+0x56>
  {
    reg.bdu = val;
 8000496:	1cfb      	adds	r3, r7, #3
 8000498:	781b      	ldrb	r3, [r3, #0]
 800049a:	2201      	movs	r2, #1
 800049c:	4013      	ands	r3, r2
 800049e:	b2da      	uxtb	r2, r3
 80004a0:	193b      	adds	r3, r7, r4
 80004a2:	2101      	movs	r1, #1
 80004a4:	400a      	ands	r2, r1
 80004a6:	00d0      	lsls	r0, r2, #3
 80004a8:	781a      	ldrb	r2, [r3, #0]
 80004aa:	2108      	movs	r1, #8
 80004ac:	438a      	bics	r2, r1
 80004ae:	1c11      	adds	r1, r2, #0
 80004b0:	1c02      	adds	r2, r0, #0
 80004b2:	430a      	orrs	r2, r1
 80004b4:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL2, (uint8_t *) &reg, 1);
 80004b6:	193a      	adds	r2, r7, r4
 80004b8:	6878      	ldr	r0, [r7, #4]
 80004ba:	2301      	movs	r3, #1
 80004bc:	2121      	movs	r1, #33	; 0x21
 80004be:	f7ff fef2 	bl	80002a6 <lis2dw12_write_reg>
 80004c2:	0003      	movs	r3, r0
 80004c4:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80004c6:	68fb      	ldr	r3, [r7, #12]
}
 80004c8:	0018      	movs	r0, r3
 80004ca:	46bd      	mov	sp, r7
 80004cc:	b005      	add	sp, #20
 80004ce:	bd90      	pop	{r4, r7, pc}

080004d0 <lis2dw12_full_scale_set>:
  * @param  val      change the values of fs in reg CTRL6
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_full_scale_set(stmdev_ctx_t *ctx, lis2dw12_fs_t val)
{
 80004d0:	b590      	push	{r4, r7, lr}
 80004d2:	b085      	sub	sp, #20
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	6078      	str	r0, [r7, #4]
 80004d8:	000a      	movs	r2, r1
 80004da:	1cfb      	adds	r3, r7, #3
 80004dc:	701a      	strb	r2, [r3, #0]
  lis2dw12_ctrl6_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &reg, 1);
 80004de:	2408      	movs	r4, #8
 80004e0:	193a      	adds	r2, r7, r4
 80004e2:	6878      	ldr	r0, [r7, #4]
 80004e4:	2301      	movs	r3, #1
 80004e6:	2125      	movs	r1, #37	; 0x25
 80004e8:	f7ff febc 	bl	8000264 <lis2dw12_read_reg>
 80004ec:	0003      	movs	r3, r0
 80004ee:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 80004f0:	68fb      	ldr	r3, [r7, #12]
 80004f2:	2b00      	cmp	r3, #0
 80004f4:	d117      	bne.n	8000526 <lis2dw12_full_scale_set+0x56>
  {
    reg.fs = (uint8_t) val;
 80004f6:	1cfb      	adds	r3, r7, #3
 80004f8:	781b      	ldrb	r3, [r3, #0]
 80004fa:	2203      	movs	r2, #3
 80004fc:	4013      	ands	r3, r2
 80004fe:	b2da      	uxtb	r2, r3
 8000500:	193b      	adds	r3, r7, r4
 8000502:	2103      	movs	r1, #3
 8000504:	400a      	ands	r2, r1
 8000506:	0110      	lsls	r0, r2, #4
 8000508:	781a      	ldrb	r2, [r3, #0]
 800050a:	2130      	movs	r1, #48	; 0x30
 800050c:	438a      	bics	r2, r1
 800050e:	1c11      	adds	r1, r2, #0
 8000510:	1c02      	adds	r2, r0, #0
 8000512:	430a      	orrs	r2, r1
 8000514:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &reg, 1);
 8000516:	193a      	adds	r2, r7, r4
 8000518:	6878      	ldr	r0, [r7, #4]
 800051a:	2301      	movs	r3, #1
 800051c:	2125      	movs	r1, #37	; 0x25
 800051e:	f7ff fec2 	bl	80002a6 <lis2dw12_write_reg>
 8000522:	0003      	movs	r3, r0
 8000524:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8000526:	68fb      	ldr	r3, [r7, #12]
}
 8000528:	0018      	movs	r0, r3
 800052a:	46bd      	mov	sp, r7
 800052c:	b005      	add	sp, #20
 800052e:	bd90      	pop	{r4, r7, pc}

08000530 <lis2dw12_acceleration_raw_get>:
  * @param  val      buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_acceleration_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8000530:	b590      	push	{r4, r7, lr}
 8000532:	b087      	sub	sp, #28
 8000534:	af00      	add	r7, sp, #0
 8000536:	6078      	str	r0, [r7, #4]
 8000538:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_OUT_X_L, buff, 6);
 800053a:	240c      	movs	r4, #12
 800053c:	193a      	adds	r2, r7, r4
 800053e:	6878      	ldr	r0, [r7, #4]
 8000540:	2306      	movs	r3, #6
 8000542:	2128      	movs	r1, #40	; 0x28
 8000544:	f7ff fe8e 	bl	8000264 <lis2dw12_read_reg>
 8000548:	0003      	movs	r3, r0
 800054a:	617b      	str	r3, [r7, #20]
  val[0] = (int16_t)buff[1];
 800054c:	0021      	movs	r1, r4
 800054e:	187b      	adds	r3, r7, r1
 8000550:	785b      	ldrb	r3, [r3, #1]
 8000552:	b21a      	sxth	r2, r3
 8000554:	683b      	ldr	r3, [r7, #0]
 8000556:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8000558:	683b      	ldr	r3, [r7, #0]
 800055a:	2200      	movs	r2, #0
 800055c:	5e9b      	ldrsh	r3, [r3, r2]
 800055e:	b29b      	uxth	r3, r3
 8000560:	021b      	lsls	r3, r3, #8
 8000562:	b29a      	uxth	r2, r3
 8000564:	187b      	adds	r3, r7, r1
 8000566:	781b      	ldrb	r3, [r3, #0]
 8000568:	b29b      	uxth	r3, r3
 800056a:	18d3      	adds	r3, r2, r3
 800056c:	b29b      	uxth	r3, r3
 800056e:	b21a      	sxth	r2, r3
 8000570:	683b      	ldr	r3, [r7, #0]
 8000572:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8000574:	187b      	adds	r3, r7, r1
 8000576:	78da      	ldrb	r2, [r3, #3]
 8000578:	683b      	ldr	r3, [r7, #0]
 800057a:	3302      	adds	r3, #2
 800057c:	b212      	sxth	r2, r2
 800057e:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8000580:	683b      	ldr	r3, [r7, #0]
 8000582:	3302      	adds	r3, #2
 8000584:	2200      	movs	r2, #0
 8000586:	5e9b      	ldrsh	r3, [r3, r2]
 8000588:	b29b      	uxth	r3, r3
 800058a:	021b      	lsls	r3, r3, #8
 800058c:	b29a      	uxth	r2, r3
 800058e:	187b      	adds	r3, r7, r1
 8000590:	789b      	ldrb	r3, [r3, #2]
 8000592:	b29b      	uxth	r3, r3
 8000594:	18d3      	adds	r3, r2, r3
 8000596:	b29a      	uxth	r2, r3
 8000598:	683b      	ldr	r3, [r7, #0]
 800059a:	3302      	adds	r3, #2
 800059c:	b212      	sxth	r2, r2
 800059e:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 80005a0:	187b      	adds	r3, r7, r1
 80005a2:	795a      	ldrb	r2, [r3, #5]
 80005a4:	683b      	ldr	r3, [r7, #0]
 80005a6:	3304      	adds	r3, #4
 80005a8:	b212      	sxth	r2, r2
 80005aa:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 80005ac:	683b      	ldr	r3, [r7, #0]
 80005ae:	3304      	adds	r3, #4
 80005b0:	2200      	movs	r2, #0
 80005b2:	5e9b      	ldrsh	r3, [r3, r2]
 80005b4:	b29b      	uxth	r3, r3
 80005b6:	021b      	lsls	r3, r3, #8
 80005b8:	b29a      	uxth	r2, r3
 80005ba:	187b      	adds	r3, r7, r1
 80005bc:	791b      	ldrb	r3, [r3, #4]
 80005be:	b29b      	uxth	r3, r3
 80005c0:	18d3      	adds	r3, r2, r3
 80005c2:	b29a      	uxth	r2, r3
 80005c4:	683b      	ldr	r3, [r7, #0]
 80005c6:	3304      	adds	r3, #4
 80005c8:	b212      	sxth	r2, r2
 80005ca:	801a      	strh	r2, [r3, #0]

  return ret;
 80005cc:	697b      	ldr	r3, [r7, #20]
}
 80005ce:	0018      	movs	r0, r3
 80005d0:	46bd      	mov	sp, r7
 80005d2:	b007      	add	sp, #28
 80005d4:	bd90      	pop	{r4, r7, pc}

080005d6 <lis2dw12_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 80005d6:	b580      	push	{r7, lr}
 80005d8:	b084      	sub	sp, #16
 80005da:	af00      	add	r7, sp, #0
 80005dc:	6078      	str	r0, [r7, #4]
 80005de:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_WHO_AM_I, buff, 1);
 80005e0:	683a      	ldr	r2, [r7, #0]
 80005e2:	6878      	ldr	r0, [r7, #4]
 80005e4:	2301      	movs	r3, #1
 80005e6:	210f      	movs	r1, #15
 80005e8:	f7ff fe3c 	bl	8000264 <lis2dw12_read_reg>
 80005ec:	0003      	movs	r3, r0
 80005ee:	60fb      	str	r3, [r7, #12]

  return ret;
 80005f0:	68fb      	ldr	r3, [r7, #12]
}
 80005f2:	0018      	movs	r0, r3
 80005f4:	46bd      	mov	sp, r7
 80005f6:	b004      	add	sp, #16
 80005f8:	bd80      	pop	{r7, pc}

080005fa <lis2dw12_fifo_mode_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_fifo_mode_set(stmdev_ctx_t *ctx,
                               lis2dw12_fmode_t val)
{
 80005fa:	b590      	push	{r4, r7, lr}
 80005fc:	b085      	sub	sp, #20
 80005fe:	af00      	add	r7, sp, #0
 8000600:	6078      	str	r0, [r7, #4]
 8000602:	000a      	movs	r2, r1
 8000604:	1cfb      	adds	r3, r7, #3
 8000606:	701a      	strb	r2, [r3, #0]
  lis2dw12_fifo_ctrl_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_FIFO_CTRL, (uint8_t *) &reg, 1);
 8000608:	2408      	movs	r4, #8
 800060a:	193a      	adds	r2, r7, r4
 800060c:	6878      	ldr	r0, [r7, #4]
 800060e:	2301      	movs	r3, #1
 8000610:	212e      	movs	r1, #46	; 0x2e
 8000612:	f7ff fe27 	bl	8000264 <lis2dw12_read_reg>
 8000616:	0003      	movs	r3, r0
 8000618:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 800061a:	68fb      	ldr	r3, [r7, #12]
 800061c:	2b00      	cmp	r3, #0
 800061e:	d115      	bne.n	800064c <lis2dw12_fifo_mode_set+0x52>
  {
    reg.fmode = (uint8_t) val;
 8000620:	1cfb      	adds	r3, r7, #3
 8000622:	781b      	ldrb	r3, [r3, #0]
 8000624:	2207      	movs	r2, #7
 8000626:	4013      	ands	r3, r2
 8000628:	b2da      	uxtb	r2, r3
 800062a:	193b      	adds	r3, r7, r4
 800062c:	0150      	lsls	r0, r2, #5
 800062e:	781a      	ldrb	r2, [r3, #0]
 8000630:	211f      	movs	r1, #31
 8000632:	400a      	ands	r2, r1
 8000634:	1c11      	adds	r1, r2, #0
 8000636:	1c02      	adds	r2, r0, #0
 8000638:	430a      	orrs	r2, r1
 800063a:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_FIFO_CTRL, (uint8_t *) &reg, 1);
 800063c:	193a      	adds	r2, r7, r4
 800063e:	6878      	ldr	r0, [r7, #4]
 8000640:	2301      	movs	r3, #1
 8000642:	212e      	movs	r1, #46	; 0x2e
 8000644:	f7ff fe2f 	bl	80002a6 <lis2dw12_write_reg>
 8000648:	0003      	movs	r3, r0
 800064a:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800064c:	68fb      	ldr	r3, [r7, #12]
}
 800064e:	0018      	movs	r0, r3
 8000650:	46bd      	mov	sp, r7
 8000652:	b005      	add	sp, #20
 8000654:	bd90      	pop	{r4, r7, pc}

08000656 <lis2dw12_fifo_data_level_get>:
  * @param  val      change the values of diff in reg FIFO_SAMPLES
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_fifo_data_level_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 8000656:	b590      	push	{r4, r7, lr}
 8000658:	b085      	sub	sp, #20
 800065a:	af00      	add	r7, sp, #0
 800065c:	6078      	str	r0, [r7, #4]
 800065e:	6039      	str	r1, [r7, #0]
  lis2dw12_fifo_samples_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_FIFO_SAMPLES, (uint8_t *) &reg, 1);
 8000660:	2408      	movs	r4, #8
 8000662:	193a      	adds	r2, r7, r4
 8000664:	6878      	ldr	r0, [r7, #4]
 8000666:	2301      	movs	r3, #1
 8000668:	212f      	movs	r1, #47	; 0x2f
 800066a:	f7ff fdfb 	bl	8000264 <lis2dw12_read_reg>
 800066e:	0003      	movs	r3, r0
 8000670:	60fb      	str	r3, [r7, #12]
  *val = reg.diff;
 8000672:	193b      	adds	r3, r7, r4
 8000674:	781b      	ldrb	r3, [r3, #0]
 8000676:	069b      	lsls	r3, r3, #26
 8000678:	0e9b      	lsrs	r3, r3, #26
 800067a:	b2db      	uxtb	r3, r3
 800067c:	001a      	movs	r2, r3
 800067e:	683b      	ldr	r3, [r7, #0]
 8000680:	701a      	strb	r2, [r3, #0]

  return ret;
 8000682:	68fb      	ldr	r3, [r7, #12]
}
 8000684:	0018      	movs	r0, r3
 8000686:	46bd      	mov	sp, r7
 8000688:	b005      	add	sp, #20
 800068a:	bd90      	pop	{r4, r7, pc}

0800068c <platform_write>:
/*
* Replace the functions "platform_write" and "platform_read" with your
* platform specific read and write function.
*/
static int32_t platform_write(void *handle, uint8_t reg, uint8_t *bufp, uint16_t len)
{
 800068c:	b5b0      	push	{r4, r5, r7, lr}
 800068e:	b088      	sub	sp, #32
 8000690:	af04      	add	r7, sp, #16
 8000692:	60f8      	str	r0, [r7, #12]
 8000694:	0008      	movs	r0, r1
 8000696:	607a      	str	r2, [r7, #4]
 8000698:	0019      	movs	r1, r3
 800069a:	240b      	movs	r4, #11
 800069c:	193b      	adds	r3, r7, r4
 800069e:	1c02      	adds	r2, r0, #0
 80006a0:	701a      	strb	r2, [r3, #0]
 80006a2:	2508      	movs	r5, #8
 80006a4:	197b      	adds	r3, r7, r5
 80006a6:	1c0a      	adds	r2, r1, #0
 80006a8:	801a      	strh	r2, [r3, #0]
	 HAL_I2C_Mem_Write(handle, LIS2DW12_I2C_ADD_H, reg, I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);
 80006aa:	193b      	adds	r3, r7, r4
 80006ac:	781b      	ldrb	r3, [r3, #0]
 80006ae:	b29a      	uxth	r2, r3
 80006b0:	68f8      	ldr	r0, [r7, #12]
 80006b2:	23fa      	movs	r3, #250	; 0xfa
 80006b4:	009b      	lsls	r3, r3, #2
 80006b6:	9302      	str	r3, [sp, #8]
 80006b8:	197b      	adds	r3, r7, r5
 80006ba:	881b      	ldrh	r3, [r3, #0]
 80006bc:	9301      	str	r3, [sp, #4]
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	9300      	str	r3, [sp, #0]
 80006c2:	2301      	movs	r3, #1
 80006c4:	2133      	movs	r1, #51	; 0x33
 80006c6:	f001 f8a7 	bl	8001818 <HAL_I2C_Mem_Write>
	 return 0;
 80006ca:	2300      	movs	r3, #0
}
 80006cc:	0018      	movs	r0, r3
 80006ce:	46bd      	mov	sp, r7
 80006d0:	b004      	add	sp, #16
 80006d2:	bdb0      	pop	{r4, r5, r7, pc}

080006d4 <platform_read>:
static int32_t platform_read(void *handle, uint8_t reg, uint8_t *bufp, uint16_t len)
{
 80006d4:	b5b0      	push	{r4, r5, r7, lr}
 80006d6:	b088      	sub	sp, #32
 80006d8:	af04      	add	r7, sp, #16
 80006da:	60f8      	str	r0, [r7, #12]
 80006dc:	0008      	movs	r0, r1
 80006de:	607a      	str	r2, [r7, #4]
 80006e0:	0019      	movs	r1, r3
 80006e2:	240b      	movs	r4, #11
 80006e4:	193b      	adds	r3, r7, r4
 80006e6:	1c02      	adds	r2, r0, #0
 80006e8:	701a      	strb	r2, [r3, #0]
 80006ea:	2508      	movs	r5, #8
 80006ec:	197b      	adds	r3, r7, r5
 80006ee:	1c0a      	adds	r2, r1, #0
 80006f0:	801a      	strh	r2, [r3, #0]
	 HAL_I2C_Mem_Read(handle, LIS2DW12_I2C_ADD_H, reg, I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);
 80006f2:	193b      	adds	r3, r7, r4
 80006f4:	781b      	ldrb	r3, [r3, #0]
 80006f6:	b29a      	uxth	r2, r3
 80006f8:	68f8      	ldr	r0, [r7, #12]
 80006fa:	23fa      	movs	r3, #250	; 0xfa
 80006fc:	009b      	lsls	r3, r3, #2
 80006fe:	9302      	str	r3, [sp, #8]
 8000700:	197b      	adds	r3, r7, r5
 8000702:	881b      	ldrh	r3, [r3, #0]
 8000704:	9301      	str	r3, [sp, #4]
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	9300      	str	r3, [sp, #0]
 800070a:	2301      	movs	r3, #1
 800070c:	2133      	movs	r1, #51	; 0x33
 800070e:	f001 f9b1 	bl	8001a74 <HAL_I2C_Mem_Read>
	 return 0;
 8000712:	2300      	movs	r3, #0
}
 8000714:	0018      	movs	r0, r3
 8000716:	46bd      	mov	sp, r7
 8000718:	b004      	add	sp, #16
 800071a:	bdb0      	pop	{r4, r5, r7, pc}

0800071c <_write>:
static uint8_t uart_rx_buf[RX_BUFFER_LEN];
static volatile uint16_t uart_rx_read_ptr = 0;


int _write(int file, char const *buf, int n)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b084      	sub	sp, #16
 8000720:	af00      	add	r7, sp, #0
 8000722:	60f8      	str	r0, [r7, #12]
 8000724:	60b9      	str	r1, [r7, #8]
 8000726:	607a      	str	r2, [r7, #4]
 /* stdout redirection to UART2 */
 HAL_UART_Transmit(&huart2, (uint8_t*)(buf), n, HAL_MAX_DELAY);
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	b29a      	uxth	r2, r3
 800072c:	2301      	movs	r3, #1
 800072e:	425b      	negs	r3, r3
 8000730:	68b9      	ldr	r1, [r7, #8]
 8000732:	4804      	ldr	r0, [pc, #16]	; (8000744 <_write+0x28>)
 8000734:	f002 fdd4 	bl	80032e0 <HAL_UART_Transmit>
 return n;
 8000738:	687b      	ldr	r3, [r7, #4]
}
 800073a:	0018      	movs	r0, r3
 800073c:	46bd      	mov	sp, r7
 800073e:	b004      	add	sp, #16
 8000740:	bd80      	pop	{r7, pc}
 8000742:	46c0      	nop			; (mov r8, r8)
 8000744:	20000384 	.word	0x20000384

08000748 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000748:	b5b0      	push	{r4, r5, r7, lr}
 800074a:	b09a      	sub	sp, #104	; 0x68
 800074c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800074e:	f000 fccf 	bl	80010f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000752:	f000 f87f 	bl	8000854 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000756:	f000 f94f 	bl	80009f8 <MX_GPIO_Init>
  MX_I2C1_Init();
 800075a:	f000 f8dd 	bl	8000918 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 800075e:	f000 f91b 	bl	8000998 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  lis2dw12_full_scale_set(&lis2dw12, LIS2DW12_2g);
 8000762:	4b31      	ldr	r3, [pc, #196]	; (8000828 <main+0xe0>)
 8000764:	2100      	movs	r1, #0
 8000766:	0018      	movs	r0, r3
 8000768:	f7ff feb2 	bl	80004d0 <lis2dw12_full_scale_set>
  lis2dw12_power_mode_set(&lis2dw12, LIS2DW12_CONT_LOW_PWR_LOW_NOISE_2);
 800076c:	4b2e      	ldr	r3, [pc, #184]	; (8000828 <main+0xe0>)
 800076e:	2111      	movs	r1, #17
 8000770:	0018      	movs	r0, r3
 8000772:	f7ff fdb9 	bl	80002e8 <lis2dw12_power_mode_set>
  lis2dw12_block_data_update_set(&lis2dw12, PROPERTY_ENABLE);
 8000776:	4b2c      	ldr	r3, [pc, #176]	; (8000828 <main+0xe0>)
 8000778:	2101      	movs	r1, #1
 800077a:	0018      	movs	r0, r3
 800077c:	f7ff fe78 	bl	8000470 <lis2dw12_block_data_update_set>
  lis2dw12_fifo_mode_set(&lis2dw12, LIS2DW12_STREAM_MODE); // enable continuous FIFO
 8000780:	4b29      	ldr	r3, [pc, #164]	; (8000828 <main+0xe0>)
 8000782:	2106      	movs	r1, #6
 8000784:	0018      	movs	r0, r3
 8000786:	f7ff ff38 	bl	80005fa <lis2dw12_fifo_mode_set>
  lis2dw12_data_rate_set(&lis2dw12, LIS2DW12_XL_ODR_25Hz); // enable part from power-down
 800078a:	4b27      	ldr	r3, [pc, #156]	; (8000828 <main+0xe0>)
 800078c:	2103      	movs	r1, #3
 800078e:	0018      	movs	r0, r3
 8000790:	f7ff fe16 	bl	80003c0 <lis2dw12_data_rate_set>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of xVisualQueue */
  osMessageQDef(xVisualQueue, 16, uint16_t);
 8000794:	2558      	movs	r5, #88	; 0x58
 8000796:	197b      	adds	r3, r7, r5
 8000798:	4a24      	ldr	r2, [pc, #144]	; (800082c <main+0xe4>)
 800079a:	ca13      	ldmia	r2!, {r0, r1, r4}
 800079c:	c313      	stmia	r3!, {r0, r1, r4}
 800079e:	6812      	ldr	r2, [r2, #0]
 80007a0:	601a      	str	r2, [r3, #0]
  xVisualQueueHandle = osMessageCreate(osMessageQ(xVisualQueue), NULL);
 80007a2:	197b      	adds	r3, r7, r5
 80007a4:	2100      	movs	r1, #0
 80007a6:	0018      	movs	r0, r3
 80007a8:	f003 fc63 	bl	8004072 <osMessageCreate>
 80007ac:	0002      	movs	r2, r0
 80007ae:	4b20      	ldr	r3, [pc, #128]	; (8000830 <main+0xe8>)
 80007b0:	601a      	str	r2, [r3, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80007b2:	253c      	movs	r5, #60	; 0x3c
 80007b4:	197b      	adds	r3, r7, r5
 80007b6:	4a1f      	ldr	r2, [pc, #124]	; (8000834 <main+0xec>)
 80007b8:	ca13      	ldmia	r2!, {r0, r1, r4}
 80007ba:	c313      	stmia	r3!, {r0, r1, r4}
 80007bc:	ca13      	ldmia	r2!, {r0, r1, r4}
 80007be:	c313      	stmia	r3!, {r0, r1, r4}
 80007c0:	6812      	ldr	r2, [r2, #0]
 80007c2:	601a      	str	r2, [r3, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80007c4:	197b      	adds	r3, r7, r5
 80007c6:	2100      	movs	r1, #0
 80007c8:	0018      	movs	r0, r3
 80007ca:	f003 fbf1 	bl	8003fb0 <osThreadCreate>
 80007ce:	0002      	movs	r2, r0
 80007d0:	4b19      	ldr	r3, [pc, #100]	; (8000838 <main+0xf0>)
 80007d2:	601a      	str	r2, [r3, #0]

  /* definition and creation of VisualTask */
  osThreadDef(VisualTask, StartVisualTask, osPriorityIdle, 0, 128);
 80007d4:	2520      	movs	r5, #32
 80007d6:	197b      	adds	r3, r7, r5
 80007d8:	4a18      	ldr	r2, [pc, #96]	; (800083c <main+0xf4>)
 80007da:	ca13      	ldmia	r2!, {r0, r1, r4}
 80007dc:	c313      	stmia	r3!, {r0, r1, r4}
 80007de:	ca13      	ldmia	r2!, {r0, r1, r4}
 80007e0:	c313      	stmia	r3!, {r0, r1, r4}
 80007e2:	6812      	ldr	r2, [r2, #0]
 80007e4:	601a      	str	r2, [r3, #0]
  VisualTaskHandle = osThreadCreate(osThread(VisualTask), NULL);
 80007e6:	197b      	adds	r3, r7, r5
 80007e8:	2100      	movs	r1, #0
 80007ea:	0018      	movs	r0, r3
 80007ec:	f003 fbe0 	bl	8003fb0 <osThreadCreate>
 80007f0:	0002      	movs	r2, r0
 80007f2:	4b13      	ldr	r3, [pc, #76]	; (8000840 <main+0xf8>)
 80007f4:	601a      	str	r2, [r3, #0]

  /* definition and creation of AcceleroTask */
  osThreadDef(AcceleroTask, StartAcceleroTask, osPriorityIdle, 0, 128);
 80007f6:	1d3b      	adds	r3, r7, #4
 80007f8:	4a12      	ldr	r2, [pc, #72]	; (8000844 <main+0xfc>)
 80007fa:	ca13      	ldmia	r2!, {r0, r1, r4}
 80007fc:	c313      	stmia	r3!, {r0, r1, r4}
 80007fe:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000800:	c313      	stmia	r3!, {r0, r1, r4}
 8000802:	6812      	ldr	r2, [r2, #0]
 8000804:	601a      	str	r2, [r3, #0]
  AcceleroTaskHandle = osThreadCreate(osThread(AcceleroTask), NULL);
 8000806:	1d3b      	adds	r3, r7, #4
 8000808:	2100      	movs	r1, #0
 800080a:	0018      	movs	r0, r3
 800080c:	f003 fbd0 	bl	8003fb0 <osThreadCreate>
 8000810:	0002      	movs	r2, r0
 8000812:	4b0d      	ldr	r3, [pc, #52]	; (8000848 <main+0x100>)
 8000814:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000816:	f003 fbc3 	bl	8003fa0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  HAL_UART_Receive_DMA(&huart2, uart_rx_buf, RX_BUFFER_LEN);
 800081a:	490c      	ldr	r1, [pc, #48]	; (800084c <main+0x104>)
 800081c:	4b0c      	ldr	r3, [pc, #48]	; (8000850 <main+0x108>)
 800081e:	2240      	movs	r2, #64	; 0x40
 8000820:	0018      	movs	r0, r3
 8000822:	f002 fe06 	bl	8003432 <HAL_UART_Receive_DMA>

  //printf("\nZkouska");

  while (1)
 8000826:	e7fe      	b.n	8000826 <main+0xde>
 8000828:	20000000 	.word	0x20000000
 800082c:	08006ad0 	.word	0x08006ad0
 8000830:	20000414 	.word	0x20000414
 8000834:	08006aec 	.word	0x08006aec
 8000838:	20000408 	.word	0x20000408
 800083c:	08006b14 	.word	0x08006b14
 8000840:	2000040c 	.word	0x2000040c
 8000844:	08006b40 	.word	0x08006b40
 8000848:	20000410 	.word	0x20000410
 800084c:	20000418 	.word	0x20000418
 8000850:	20000384 	.word	0x20000384

08000854 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000854:	b590      	push	{r4, r7, lr}
 8000856:	b095      	sub	sp, #84	; 0x54
 8000858:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800085a:	2420      	movs	r4, #32
 800085c:	193b      	adds	r3, r7, r4
 800085e:	0018      	movs	r0, r3
 8000860:	2330      	movs	r3, #48	; 0x30
 8000862:	001a      	movs	r2, r3
 8000864:	2100      	movs	r1, #0
 8000866:	f005 fa77 	bl	8005d58 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800086a:	2310      	movs	r3, #16
 800086c:	18fb      	adds	r3, r7, r3
 800086e:	0018      	movs	r0, r3
 8000870:	2310      	movs	r3, #16
 8000872:	001a      	movs	r2, r3
 8000874:	2100      	movs	r1, #0
 8000876:	f005 fa6f 	bl	8005d58 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800087a:	003b      	movs	r3, r7
 800087c:	0018      	movs	r0, r3
 800087e:	2310      	movs	r3, #16
 8000880:	001a      	movs	r2, r3
 8000882:	2100      	movs	r1, #0
 8000884:	f005 fa68 	bl	8005d58 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000888:	0021      	movs	r1, r4
 800088a:	187b      	adds	r3, r7, r1
 800088c:	2202      	movs	r2, #2
 800088e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000890:	187b      	adds	r3, r7, r1
 8000892:	2201      	movs	r2, #1
 8000894:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000896:	187b      	adds	r3, r7, r1
 8000898:	2210      	movs	r2, #16
 800089a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800089c:	187b      	adds	r3, r7, r1
 800089e:	2202      	movs	r2, #2
 80008a0:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80008a2:	187b      	adds	r3, r7, r1
 80008a4:	2200      	movs	r2, #0
 80008a6:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80008a8:	187b      	adds	r3, r7, r1
 80008aa:	22a0      	movs	r2, #160	; 0xa0
 80008ac:	0392      	lsls	r2, r2, #14
 80008ae:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80008b0:	187b      	adds	r3, r7, r1
 80008b2:	2200      	movs	r2, #0
 80008b4:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008b6:	187b      	adds	r3, r7, r1
 80008b8:	0018      	movs	r0, r3
 80008ba:	f001 fcf9 	bl	80022b0 <HAL_RCC_OscConfig>
 80008be:	1e03      	subs	r3, r0, #0
 80008c0:	d001      	beq.n	80008c6 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80008c2:	f000 fa03 	bl	8000ccc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008c6:	2110      	movs	r1, #16
 80008c8:	187b      	adds	r3, r7, r1
 80008ca:	2207      	movs	r2, #7
 80008cc:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008ce:	187b      	adds	r3, r7, r1
 80008d0:	2202      	movs	r2, #2
 80008d2:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008d4:	187b      	adds	r3, r7, r1
 80008d6:	2200      	movs	r2, #0
 80008d8:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008da:	187b      	adds	r3, r7, r1
 80008dc:	2200      	movs	r2, #0
 80008de:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80008e0:	187b      	adds	r3, r7, r1
 80008e2:	2101      	movs	r1, #1
 80008e4:	0018      	movs	r0, r3
 80008e6:	f001 fffd 	bl	80028e4 <HAL_RCC_ClockConfig>
 80008ea:	1e03      	subs	r3, r0, #0
 80008ec:	d001      	beq.n	80008f2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80008ee:	f000 f9ed 	bl	8000ccc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80008f2:	003b      	movs	r3, r7
 80008f4:	2220      	movs	r2, #32
 80008f6:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80008f8:	003b      	movs	r3, r7
 80008fa:	2200      	movs	r2, #0
 80008fc:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008fe:	003b      	movs	r3, r7
 8000900:	0018      	movs	r0, r3
 8000902:	f002 f96b 	bl	8002bdc <HAL_RCCEx_PeriphCLKConfig>
 8000906:	1e03      	subs	r3, r0, #0
 8000908:	d001      	beq.n	800090e <SystemClock_Config+0xba>
  {
    Error_Handler();
 800090a:	f000 f9df 	bl	8000ccc <Error_Handler>
  }
}
 800090e:	46c0      	nop			; (mov r8, r8)
 8000910:	46bd      	mov	sp, r7
 8000912:	b015      	add	sp, #84	; 0x54
 8000914:	bd90      	pop	{r4, r7, pc}
	...

08000918 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800091c:	4b1b      	ldr	r3, [pc, #108]	; (800098c <MX_I2C1_Init+0x74>)
 800091e:	4a1c      	ldr	r2, [pc, #112]	; (8000990 <MX_I2C1_Init+0x78>)
 8000920:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8000922:	4b1a      	ldr	r3, [pc, #104]	; (800098c <MX_I2C1_Init+0x74>)
 8000924:	4a1b      	ldr	r2, [pc, #108]	; (8000994 <MX_I2C1_Init+0x7c>)
 8000926:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000928:	4b18      	ldr	r3, [pc, #96]	; (800098c <MX_I2C1_Init+0x74>)
 800092a:	2200      	movs	r2, #0
 800092c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800092e:	4b17      	ldr	r3, [pc, #92]	; (800098c <MX_I2C1_Init+0x74>)
 8000930:	2201      	movs	r2, #1
 8000932:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000934:	4b15      	ldr	r3, [pc, #84]	; (800098c <MX_I2C1_Init+0x74>)
 8000936:	2200      	movs	r2, #0
 8000938:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800093a:	4b14      	ldr	r3, [pc, #80]	; (800098c <MX_I2C1_Init+0x74>)
 800093c:	2200      	movs	r2, #0
 800093e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000940:	4b12      	ldr	r3, [pc, #72]	; (800098c <MX_I2C1_Init+0x74>)
 8000942:	2200      	movs	r2, #0
 8000944:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000946:	4b11      	ldr	r3, [pc, #68]	; (800098c <MX_I2C1_Init+0x74>)
 8000948:	2200      	movs	r2, #0
 800094a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800094c:	4b0f      	ldr	r3, [pc, #60]	; (800098c <MX_I2C1_Init+0x74>)
 800094e:	2200      	movs	r2, #0
 8000950:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000952:	4b0e      	ldr	r3, [pc, #56]	; (800098c <MX_I2C1_Init+0x74>)
 8000954:	0018      	movs	r0, r3
 8000956:	f000 fec9 	bl	80016ec <HAL_I2C_Init>
 800095a:	1e03      	subs	r3, r0, #0
 800095c:	d001      	beq.n	8000962 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800095e:	f000 f9b5 	bl	8000ccc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000962:	4b0a      	ldr	r3, [pc, #40]	; (800098c <MX_I2C1_Init+0x74>)
 8000964:	2100      	movs	r1, #0
 8000966:	0018      	movs	r0, r3
 8000968:	f001 fc0a 	bl	8002180 <HAL_I2CEx_ConfigAnalogFilter>
 800096c:	1e03      	subs	r3, r0, #0
 800096e:	d001      	beq.n	8000974 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000970:	f000 f9ac 	bl	8000ccc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000974:	4b05      	ldr	r3, [pc, #20]	; (800098c <MX_I2C1_Init+0x74>)
 8000976:	2100      	movs	r1, #0
 8000978:	0018      	movs	r0, r3
 800097a:	f001 fc4d 	bl	8002218 <HAL_I2CEx_ConfigDigitalFilter>
 800097e:	1e03      	subs	r3, r0, #0
 8000980:	d001      	beq.n	8000986 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000982:	f000 f9a3 	bl	8000ccc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000986:	46c0      	nop			; (mov r8, r8)
 8000988:	46bd      	mov	sp, r7
 800098a:	bd80      	pop	{r7, pc}
 800098c:	20000338 	.word	0x20000338
 8000990:	40005400 	.word	0x40005400
 8000994:	2000090e 	.word	0x2000090e

08000998 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800099c:	4b14      	ldr	r3, [pc, #80]	; (80009f0 <MX_USART2_UART_Init+0x58>)
 800099e:	4a15      	ldr	r2, [pc, #84]	; (80009f4 <MX_USART2_UART_Init+0x5c>)
 80009a0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 80009a2:	4b13      	ldr	r3, [pc, #76]	; (80009f0 <MX_USART2_UART_Init+0x58>)
 80009a4:	2296      	movs	r2, #150	; 0x96
 80009a6:	0212      	lsls	r2, r2, #8
 80009a8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80009aa:	4b11      	ldr	r3, [pc, #68]	; (80009f0 <MX_USART2_UART_Init+0x58>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80009b0:	4b0f      	ldr	r3, [pc, #60]	; (80009f0 <MX_USART2_UART_Init+0x58>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80009b6:	4b0e      	ldr	r3, [pc, #56]	; (80009f0 <MX_USART2_UART_Init+0x58>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80009bc:	4b0c      	ldr	r3, [pc, #48]	; (80009f0 <MX_USART2_UART_Init+0x58>)
 80009be:	220c      	movs	r2, #12
 80009c0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009c2:	4b0b      	ldr	r3, [pc, #44]	; (80009f0 <MX_USART2_UART_Init+0x58>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80009c8:	4b09      	ldr	r3, [pc, #36]	; (80009f0 <MX_USART2_UART_Init+0x58>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009ce:	4b08      	ldr	r3, [pc, #32]	; (80009f0 <MX_USART2_UART_Init+0x58>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009d4:	4b06      	ldr	r3, [pc, #24]	; (80009f0 <MX_USART2_UART_Init+0x58>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80009da:	4b05      	ldr	r3, [pc, #20]	; (80009f0 <MX_USART2_UART_Init+0x58>)
 80009dc:	0018      	movs	r0, r3
 80009de:	f002 fc2b 	bl	8003238 <HAL_UART_Init>
 80009e2:	1e03      	subs	r3, r0, #0
 80009e4:	d001      	beq.n	80009ea <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80009e6:	f000 f971 	bl	8000ccc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80009ea:	46c0      	nop			; (mov r8, r8)
 80009ec:	46bd      	mov	sp, r7
 80009ee:	bd80      	pop	{r7, pc}
 80009f0:	20000384 	.word	0x20000384
 80009f4:	40004400 	.word	0x40004400

080009f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009f8:	b590      	push	{r4, r7, lr}
 80009fa:	b08b      	sub	sp, #44	; 0x2c
 80009fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009fe:	2414      	movs	r4, #20
 8000a00:	193b      	adds	r3, r7, r4
 8000a02:	0018      	movs	r0, r3
 8000a04:	2314      	movs	r3, #20
 8000a06:	001a      	movs	r2, r3
 8000a08:	2100      	movs	r1, #0
 8000a0a:	f005 f9a5 	bl	8005d58 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a0e:	4b40      	ldr	r3, [pc, #256]	; (8000b10 <MX_GPIO_Init+0x118>)
 8000a10:	695a      	ldr	r2, [r3, #20]
 8000a12:	4b3f      	ldr	r3, [pc, #252]	; (8000b10 <MX_GPIO_Init+0x118>)
 8000a14:	2180      	movs	r1, #128	; 0x80
 8000a16:	0309      	lsls	r1, r1, #12
 8000a18:	430a      	orrs	r2, r1
 8000a1a:	615a      	str	r2, [r3, #20]
 8000a1c:	4b3c      	ldr	r3, [pc, #240]	; (8000b10 <MX_GPIO_Init+0x118>)
 8000a1e:	695a      	ldr	r2, [r3, #20]
 8000a20:	2380      	movs	r3, #128	; 0x80
 8000a22:	031b      	lsls	r3, r3, #12
 8000a24:	4013      	ands	r3, r2
 8000a26:	613b      	str	r3, [r7, #16]
 8000a28:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a2a:	4b39      	ldr	r3, [pc, #228]	; (8000b10 <MX_GPIO_Init+0x118>)
 8000a2c:	695a      	ldr	r2, [r3, #20]
 8000a2e:	4b38      	ldr	r3, [pc, #224]	; (8000b10 <MX_GPIO_Init+0x118>)
 8000a30:	2180      	movs	r1, #128	; 0x80
 8000a32:	03c9      	lsls	r1, r1, #15
 8000a34:	430a      	orrs	r2, r1
 8000a36:	615a      	str	r2, [r3, #20]
 8000a38:	4b35      	ldr	r3, [pc, #212]	; (8000b10 <MX_GPIO_Init+0x118>)
 8000a3a:	695a      	ldr	r2, [r3, #20]
 8000a3c:	2380      	movs	r3, #128	; 0x80
 8000a3e:	03db      	lsls	r3, r3, #15
 8000a40:	4013      	ands	r3, r2
 8000a42:	60fb      	str	r3, [r7, #12]
 8000a44:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a46:	4b32      	ldr	r3, [pc, #200]	; (8000b10 <MX_GPIO_Init+0x118>)
 8000a48:	695a      	ldr	r2, [r3, #20]
 8000a4a:	4b31      	ldr	r3, [pc, #196]	; (8000b10 <MX_GPIO_Init+0x118>)
 8000a4c:	2180      	movs	r1, #128	; 0x80
 8000a4e:	0289      	lsls	r1, r1, #10
 8000a50:	430a      	orrs	r2, r1
 8000a52:	615a      	str	r2, [r3, #20]
 8000a54:	4b2e      	ldr	r3, [pc, #184]	; (8000b10 <MX_GPIO_Init+0x118>)
 8000a56:	695a      	ldr	r2, [r3, #20]
 8000a58:	2380      	movs	r3, #128	; 0x80
 8000a5a:	029b      	lsls	r3, r3, #10
 8000a5c:	4013      	ands	r3, r2
 8000a5e:	60bb      	str	r3, [r7, #8]
 8000a60:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a62:	4b2b      	ldr	r3, [pc, #172]	; (8000b10 <MX_GPIO_Init+0x118>)
 8000a64:	695a      	ldr	r2, [r3, #20]
 8000a66:	4b2a      	ldr	r3, [pc, #168]	; (8000b10 <MX_GPIO_Init+0x118>)
 8000a68:	2180      	movs	r1, #128	; 0x80
 8000a6a:	02c9      	lsls	r1, r1, #11
 8000a6c:	430a      	orrs	r2, r1
 8000a6e:	615a      	str	r2, [r3, #20]
 8000a70:	4b27      	ldr	r3, [pc, #156]	; (8000b10 <MX_GPIO_Init+0x118>)
 8000a72:	695a      	ldr	r2, [r3, #20]
 8000a74:	2380      	movs	r3, #128	; 0x80
 8000a76:	02db      	lsls	r3, r3, #11
 8000a78:	4013      	ands	r3, r2
 8000a7a:	607b      	str	r3, [r7, #4]
 8000a7c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED1_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000a7e:	2390      	movs	r3, #144	; 0x90
 8000a80:	05db      	lsls	r3, r3, #23
 8000a82:	2200      	movs	r2, #0
 8000a84:	2130      	movs	r1, #48	; 0x30
 8000a86:	0018      	movs	r0, r3
 8000a88:	f000 fe12 	bl	80016b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8000a8c:	4b21      	ldr	r3, [pc, #132]	; (8000b14 <MX_GPIO_Init+0x11c>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	2101      	movs	r1, #1
 8000a92:	0018      	movs	r0, r3
 8000a94:	f000 fe0c 	bl	80016b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000a98:	193b      	adds	r3, r7, r4
 8000a9a:	2280      	movs	r2, #128	; 0x80
 8000a9c:	0192      	lsls	r2, r2, #6
 8000a9e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000aa0:	193b      	adds	r3, r7, r4
 8000aa2:	2284      	movs	r2, #132	; 0x84
 8000aa4:	0392      	lsls	r2, r2, #14
 8000aa6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa8:	193b      	adds	r3, r7, r4
 8000aaa:	2200      	movs	r2, #0
 8000aac:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000aae:	193b      	adds	r3, r7, r4
 8000ab0:	4a19      	ldr	r2, [pc, #100]	; (8000b18 <MX_GPIO_Init+0x120>)
 8000ab2:	0019      	movs	r1, r3
 8000ab4:	0010      	movs	r0, r2
 8000ab6:	f000 fc8b 	bl	80013d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED1_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LD2_Pin;
 8000aba:	193b      	adds	r3, r7, r4
 8000abc:	2230      	movs	r2, #48	; 0x30
 8000abe:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ac0:	193b      	adds	r3, r7, r4
 8000ac2:	2201      	movs	r2, #1
 8000ac4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac6:	193b      	adds	r3, r7, r4
 8000ac8:	2200      	movs	r2, #0
 8000aca:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000acc:	193b      	adds	r3, r7, r4
 8000ace:	2200      	movs	r2, #0
 8000ad0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ad2:	193a      	adds	r2, r7, r4
 8000ad4:	2390      	movs	r3, #144	; 0x90
 8000ad6:	05db      	lsls	r3, r3, #23
 8000ad8:	0011      	movs	r1, r2
 8000ada:	0018      	movs	r0, r3
 8000adc:	f000 fc78 	bl	80013d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED2_Pin */
  GPIO_InitStruct.Pin = LED2_Pin;
 8000ae0:	0021      	movs	r1, r4
 8000ae2:	187b      	adds	r3, r7, r1
 8000ae4:	2201      	movs	r2, #1
 8000ae6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ae8:	187b      	adds	r3, r7, r1
 8000aea:	2201      	movs	r2, #1
 8000aec:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aee:	187b      	adds	r3, r7, r1
 8000af0:	2200      	movs	r2, #0
 8000af2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000af4:	187b      	adds	r3, r7, r1
 8000af6:	2200      	movs	r2, #0
 8000af8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 8000afa:	187b      	adds	r3, r7, r1
 8000afc:	4a05      	ldr	r2, [pc, #20]	; (8000b14 <MX_GPIO_Init+0x11c>)
 8000afe:	0019      	movs	r1, r3
 8000b00:	0010      	movs	r0, r2
 8000b02:	f000 fc65 	bl	80013d0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000b06:	46c0      	nop			; (mov r8, r8)
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	b00b      	add	sp, #44	; 0x2c
 8000b0c:	bd90      	pop	{r4, r7, pc}
 8000b0e:	46c0      	nop			; (mov r8, r8)
 8000b10:	40021000 	.word	0x40021000
 8000b14:	48000400 	.word	0x48000400
 8000b18:	48000800 	.word	0x48000800

08000b1c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b082      	sub	sp, #8
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000b24:	2001      	movs	r0, #1
 8000b26:	f003 fa90 	bl	800404a <osDelay>
 8000b2a:	e7fb      	b.n	8000b24 <StartDefaultTask+0x8>

08000b2c <StartVisualTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartVisualTask */
void StartVisualTask(void const * argument)
{
 8000b2c:	b590      	push	{r4, r7, lr}
 8000b2e:	b085      	sub	sp, #20
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for(;;)
  {
	  int16_t msg;

	  if (xQueueReceive(xVisualQueueHandle, &msg, portMAX_DELAY)) {
 8000b34:	4b27      	ldr	r3, [pc, #156]	; (8000bd4 <StartVisualTask+0xa8>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	2201      	movs	r2, #1
 8000b3a:	4252      	negs	r2, r2
 8000b3c:	240e      	movs	r4, #14
 8000b3e:	1939      	adds	r1, r7, r4
 8000b40:	0018      	movs	r0, r3
 8000b42:	f003 fd22 	bl	800458a <xQueueReceive>
 8000b46:	1e03      	subs	r3, r0, #0
 8000b48:	d0f4      	beq.n	8000b34 <StartVisualTask+0x8>
		  if (msg <= -1000) {
 8000b4a:	193b      	adds	r3, r7, r4
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	5e9b      	ldrsh	r3, [r3, r2]
 8000b50:	4a21      	ldr	r2, [pc, #132]	; (8000bd8 <StartVisualTask+0xac>)
 8000b52:	4293      	cmp	r3, r2
 8000b54:	da0c      	bge.n	8000b70 <StartVisualTask+0x44>
			  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 1);
 8000b56:	2390      	movs	r3, #144	; 0x90
 8000b58:	05db      	lsls	r3, r3, #23
 8000b5a:	2201      	movs	r2, #1
 8000b5c:	2110      	movs	r1, #16
 8000b5e:	0018      	movs	r0, r3
 8000b60:	f000 fda6 	bl	80016b0 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 0);
 8000b64:	4b1d      	ldr	r3, [pc, #116]	; (8000bdc <StartVisualTask+0xb0>)
 8000b66:	2200      	movs	r2, #0
 8000b68:	2101      	movs	r1, #1
 8000b6a:	0018      	movs	r0, r3
 8000b6c:	f000 fda0 	bl	80016b0 <HAL_GPIO_WritePin>
		  }
		  if (msg >= 1000) {
 8000b70:	230e      	movs	r3, #14
 8000b72:	18fb      	adds	r3, r7, r3
 8000b74:	2200      	movs	r2, #0
 8000b76:	5e9a      	ldrsh	r2, [r3, r2]
 8000b78:	23fa      	movs	r3, #250	; 0xfa
 8000b7a:	009b      	lsls	r3, r3, #2
 8000b7c:	429a      	cmp	r2, r3
 8000b7e:	db0c      	blt.n	8000b9a <StartVisualTask+0x6e>
			  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 0);
 8000b80:	2390      	movs	r3, #144	; 0x90
 8000b82:	05db      	lsls	r3, r3, #23
 8000b84:	2200      	movs	r2, #0
 8000b86:	2110      	movs	r1, #16
 8000b88:	0018      	movs	r0, r3
 8000b8a:	f000 fd91 	bl	80016b0 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 1);
 8000b8e:	4b13      	ldr	r3, [pc, #76]	; (8000bdc <StartVisualTask+0xb0>)
 8000b90:	2201      	movs	r2, #1
 8000b92:	2101      	movs	r1, #1
 8000b94:	0018      	movs	r0, r3
 8000b96:	f000 fd8b 	bl	80016b0 <HAL_GPIO_WritePin>
		  }
		  if (msg > -1000 && msg < 1000) {
 8000b9a:	210e      	movs	r1, #14
 8000b9c:	187b      	adds	r3, r7, r1
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	5e9b      	ldrsh	r3, [r3, r2]
 8000ba2:	4a0d      	ldr	r2, [pc, #52]	; (8000bd8 <StartVisualTask+0xac>)
 8000ba4:	4293      	cmp	r3, r2
 8000ba6:	dbc5      	blt.n	8000b34 <StartVisualTask+0x8>
 8000ba8:	187b      	adds	r3, r7, r1
 8000baa:	2200      	movs	r2, #0
 8000bac:	5e9a      	ldrsh	r2, [r3, r2]
 8000bae:	23fa      	movs	r3, #250	; 0xfa
 8000bb0:	009b      	lsls	r3, r3, #2
 8000bb2:	429a      	cmp	r2, r3
 8000bb4:	dabe      	bge.n	8000b34 <StartVisualTask+0x8>
			  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 0);
 8000bb6:	2390      	movs	r3, #144	; 0x90
 8000bb8:	05db      	lsls	r3, r3, #23
 8000bba:	2200      	movs	r2, #0
 8000bbc:	2110      	movs	r1, #16
 8000bbe:	0018      	movs	r0, r3
 8000bc0:	f000 fd76 	bl	80016b0 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 0);
 8000bc4:	4b05      	ldr	r3, [pc, #20]	; (8000bdc <StartVisualTask+0xb0>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	2101      	movs	r1, #1
 8000bca:	0018      	movs	r0, r3
 8000bcc:	f000 fd70 	bl	80016b0 <HAL_GPIO_WritePin>
  {
 8000bd0:	e7b0      	b.n	8000b34 <StartVisualTask+0x8>
 8000bd2:	46c0      	nop			; (mov r8, r8)
 8000bd4:	20000414 	.word	0x20000414
 8000bd8:	fffffc19 	.word	0xfffffc19
 8000bdc:	48000400 	.word	0x48000400

08000be0 <StartAcceleroTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartAcceleroTask */
void StartAcceleroTask(void const * argument)
{
 8000be0:	b590      	push	{r4, r7, lr}
 8000be2:	b087      	sub	sp, #28
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartAcceleroTask */
	// Check device ID
	uint8_t whoamI = 0;
 8000be8:	2116      	movs	r1, #22
 8000bea:	187b      	adds	r3, r7, r1
 8000bec:	2200      	movs	r2, #0
 8000bee:	701a      	strb	r2, [r3, #0]
	lis2dw12_device_id_get(&lis2dw12, &whoamI);
 8000bf0:	000c      	movs	r4, r1
 8000bf2:	187a      	adds	r2, r7, r1
 8000bf4:	4b26      	ldr	r3, [pc, #152]	; (8000c90 <StartAcceleroTask+0xb0>)
 8000bf6:	0011      	movs	r1, r2
 8000bf8:	0018      	movs	r0, r3
 8000bfa:	f7ff fcec 	bl	80005d6 <lis2dw12_device_id_get>
	printf("LIS2DW12_ID %s\n", (whoamI == LIS2DW12_ID) ? "OK" : "FAIL");
 8000bfe:	193b      	adds	r3, r7, r4
 8000c00:	781b      	ldrb	r3, [r3, #0]
 8000c02:	2b44      	cmp	r3, #68	; 0x44
 8000c04:	d101      	bne.n	8000c0a <StartAcceleroTask+0x2a>
 8000c06:	4b23      	ldr	r3, [pc, #140]	; (8000c94 <StartAcceleroTask+0xb4>)
 8000c08:	e000      	b.n	8000c0c <StartAcceleroTask+0x2c>
 8000c0a:	4b23      	ldr	r3, [pc, #140]	; (8000c98 <StartAcceleroTask+0xb8>)
 8000c0c:	4a23      	ldr	r2, [pc, #140]	; (8000c9c <StartAcceleroTask+0xbc>)
 8000c0e:	0019      	movs	r1, r3
 8000c10:	0010      	movs	r0, r2
 8000c12:	f005 f845 	bl	8005ca0 <iprintf>
	/* Infinite loop */
	for(;;)
	{
		uint8_t samples;
		int16_t raw_acceleration[3];
		lis2dw12_fifo_data_level_get(&lis2dw12, &samples);
 8000c16:	2315      	movs	r3, #21
 8000c18:	18fa      	adds	r2, r7, r3
 8000c1a:	4b1d      	ldr	r3, [pc, #116]	; (8000c90 <StartAcceleroTask+0xb0>)
 8000c1c:	0011      	movs	r1, r2
 8000c1e:	0018      	movs	r0, r3
 8000c20:	f7ff fd19 	bl	8000656 <lis2dw12_fifo_data_level_get>
		for (uint8_t i = 0; i < samples; i++) {
 8000c24:	2317      	movs	r3, #23
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	2200      	movs	r2, #0
 8000c2a:	701a      	strb	r2, [r3, #0]
 8000c2c:	e01b      	b.n	8000c66 <StartAcceleroTask+0x86>
			// Read acceleration data
			lis2dw12_acceleration_raw_get(&lis2dw12, raw_acceleration);
 8000c2e:	240c      	movs	r4, #12
 8000c30:	193a      	adds	r2, r7, r4
 8000c32:	4b17      	ldr	r3, [pc, #92]	; (8000c90 <StartAcceleroTask+0xb0>)
 8000c34:	0011      	movs	r1, r2
 8000c36:	0018      	movs	r0, r3
 8000c38:	f7ff fc7a 	bl	8000530 <lis2dw12_acceleration_raw_get>
			printf("X=%d Y=%d Z=%d\n", raw_acceleration[0], raw_acceleration[1], raw_acceleration[2]);
 8000c3c:	0020      	movs	r0, r4
 8000c3e:	183b      	adds	r3, r7, r0
 8000c40:	2200      	movs	r2, #0
 8000c42:	5e9b      	ldrsh	r3, [r3, r2]
 8000c44:	0019      	movs	r1, r3
 8000c46:	183b      	adds	r3, r7, r0
 8000c48:	2202      	movs	r2, #2
 8000c4a:	5e9b      	ldrsh	r3, [r3, r2]
 8000c4c:	001a      	movs	r2, r3
 8000c4e:	183b      	adds	r3, r7, r0
 8000c50:	2004      	movs	r0, #4
 8000c52:	5e1b      	ldrsh	r3, [r3, r0]
 8000c54:	4812      	ldr	r0, [pc, #72]	; (8000ca0 <StartAcceleroTask+0xc0>)
 8000c56:	f005 f823 	bl	8005ca0 <iprintf>
		for (uint8_t i = 0; i < samples; i++) {
 8000c5a:	2117      	movs	r1, #23
 8000c5c:	187b      	adds	r3, r7, r1
 8000c5e:	781a      	ldrb	r2, [r3, #0]
 8000c60:	187b      	adds	r3, r7, r1
 8000c62:	3201      	adds	r2, #1
 8000c64:	701a      	strb	r2, [r3, #0]
 8000c66:	2315      	movs	r3, #21
 8000c68:	18fb      	adds	r3, r7, r3
 8000c6a:	781b      	ldrb	r3, [r3, #0]
 8000c6c:	2217      	movs	r2, #23
 8000c6e:	18ba      	adds	r2, r7, r2
 8000c70:	7812      	ldrb	r2, [r2, #0]
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d3db      	bcc.n	8000c2e <StartAcceleroTask+0x4e>
		}
		osDelay(100);
 8000c76:	2064      	movs	r0, #100	; 0x64
 8000c78:	f003 f9e7 	bl	800404a <osDelay>
		xQueueSend(xVisualQueueHandle, &raw_acceleration[0], 0);
 8000c7c:	4b09      	ldr	r3, [pc, #36]	; (8000ca4 <StartAcceleroTask+0xc4>)
 8000c7e:	6818      	ldr	r0, [r3, #0]
 8000c80:	230c      	movs	r3, #12
 8000c82:	18f9      	adds	r1, r7, r3
 8000c84:	2300      	movs	r3, #0
 8000c86:	2200      	movs	r2, #0
 8000c88:	f003 fbbb 	bl	8004402 <xQueueGenericSend>
	{
 8000c8c:	e7c3      	b.n	8000c16 <StartAcceleroTask+0x36>
 8000c8e:	46c0      	nop			; (mov r8, r8)
 8000c90:	20000000 	.word	0x20000000
 8000c94:	08006b5c 	.word	0x08006b5c
 8000c98:	08006b60 	.word	0x08006b60
 8000c9c:	08006b68 	.word	0x08006b68
 8000ca0:	08006b78 	.word	0x08006b78
 8000ca4:	20000414 	.word	0x20000414

08000ca8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b082      	sub	sp, #8
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM14) {
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	4a04      	ldr	r2, [pc, #16]	; (8000cc8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000cb6:	4293      	cmp	r3, r2
 8000cb8:	d101      	bne.n	8000cbe <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000cba:	f000 fa2d 	bl	8001118 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000cbe:	46c0      	nop			; (mov r8, r8)
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	b002      	add	sp, #8
 8000cc4:	bd80      	pop	{r7, pc}
 8000cc6:	46c0      	nop			; (mov r8, r8)
 8000cc8:	40002000 	.word	0x40002000

08000ccc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cd0:	b672      	cpsid	i
}
 8000cd2:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000cd4:	e7fe      	b.n	8000cd4 <Error_Handler+0x8>
	...

08000cd8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b082      	sub	sp, #8
 8000cdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cde:	4b12      	ldr	r3, [pc, #72]	; (8000d28 <HAL_MspInit+0x50>)
 8000ce0:	699a      	ldr	r2, [r3, #24]
 8000ce2:	4b11      	ldr	r3, [pc, #68]	; (8000d28 <HAL_MspInit+0x50>)
 8000ce4:	2101      	movs	r1, #1
 8000ce6:	430a      	orrs	r2, r1
 8000ce8:	619a      	str	r2, [r3, #24]
 8000cea:	4b0f      	ldr	r3, [pc, #60]	; (8000d28 <HAL_MspInit+0x50>)
 8000cec:	699b      	ldr	r3, [r3, #24]
 8000cee:	2201      	movs	r2, #1
 8000cf0:	4013      	ands	r3, r2
 8000cf2:	607b      	str	r3, [r7, #4]
 8000cf4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cf6:	4b0c      	ldr	r3, [pc, #48]	; (8000d28 <HAL_MspInit+0x50>)
 8000cf8:	69da      	ldr	r2, [r3, #28]
 8000cfa:	4b0b      	ldr	r3, [pc, #44]	; (8000d28 <HAL_MspInit+0x50>)
 8000cfc:	2180      	movs	r1, #128	; 0x80
 8000cfe:	0549      	lsls	r1, r1, #21
 8000d00:	430a      	orrs	r2, r1
 8000d02:	61da      	str	r2, [r3, #28]
 8000d04:	4b08      	ldr	r3, [pc, #32]	; (8000d28 <HAL_MspInit+0x50>)
 8000d06:	69da      	ldr	r2, [r3, #28]
 8000d08:	2380      	movs	r3, #128	; 0x80
 8000d0a:	055b      	lsls	r3, r3, #21
 8000d0c:	4013      	ands	r3, r2
 8000d0e:	603b      	str	r3, [r7, #0]
 8000d10:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8000d12:	2302      	movs	r3, #2
 8000d14:	425b      	negs	r3, r3
 8000d16:	2200      	movs	r2, #0
 8000d18:	2103      	movs	r1, #3
 8000d1a:	0018      	movs	r0, r3
 8000d1c:	f000 faa0 	bl	8001260 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d20:	46c0      	nop			; (mov r8, r8)
 8000d22:	46bd      	mov	sp, r7
 8000d24:	b002      	add	sp, #8
 8000d26:	bd80      	pop	{r7, pc}
 8000d28:	40021000 	.word	0x40021000

08000d2c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000d2c:	b590      	push	{r4, r7, lr}
 8000d2e:	b08b      	sub	sp, #44	; 0x2c
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d34:	2414      	movs	r4, #20
 8000d36:	193b      	adds	r3, r7, r4
 8000d38:	0018      	movs	r0, r3
 8000d3a:	2314      	movs	r3, #20
 8000d3c:	001a      	movs	r2, r3
 8000d3e:	2100      	movs	r1, #0
 8000d40:	f005 f80a 	bl	8005d58 <memset>
  if(hi2c->Instance==I2C1)
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	4a1c      	ldr	r2, [pc, #112]	; (8000dbc <HAL_I2C_MspInit+0x90>)
 8000d4a:	4293      	cmp	r3, r2
 8000d4c:	d132      	bne.n	8000db4 <HAL_I2C_MspInit+0x88>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d4e:	4b1c      	ldr	r3, [pc, #112]	; (8000dc0 <HAL_I2C_MspInit+0x94>)
 8000d50:	695a      	ldr	r2, [r3, #20]
 8000d52:	4b1b      	ldr	r3, [pc, #108]	; (8000dc0 <HAL_I2C_MspInit+0x94>)
 8000d54:	2180      	movs	r1, #128	; 0x80
 8000d56:	02c9      	lsls	r1, r1, #11
 8000d58:	430a      	orrs	r2, r1
 8000d5a:	615a      	str	r2, [r3, #20]
 8000d5c:	4b18      	ldr	r3, [pc, #96]	; (8000dc0 <HAL_I2C_MspInit+0x94>)
 8000d5e:	695a      	ldr	r2, [r3, #20]
 8000d60:	2380      	movs	r3, #128	; 0x80
 8000d62:	02db      	lsls	r3, r3, #11
 8000d64:	4013      	ands	r3, r2
 8000d66:	613b      	str	r3, [r7, #16]
 8000d68:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = SCL_Pin|SDA_Pin;
 8000d6a:	193b      	adds	r3, r7, r4
 8000d6c:	22c0      	movs	r2, #192	; 0xc0
 8000d6e:	0092      	lsls	r2, r2, #2
 8000d70:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d72:	0021      	movs	r1, r4
 8000d74:	187b      	adds	r3, r7, r1
 8000d76:	2212      	movs	r2, #18
 8000d78:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d7a:	187b      	adds	r3, r7, r1
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d80:	187b      	adds	r3, r7, r1
 8000d82:	2203      	movs	r2, #3
 8000d84:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8000d86:	187b      	adds	r3, r7, r1
 8000d88:	2201      	movs	r2, #1
 8000d8a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d8c:	187b      	adds	r3, r7, r1
 8000d8e:	4a0d      	ldr	r2, [pc, #52]	; (8000dc4 <HAL_I2C_MspInit+0x98>)
 8000d90:	0019      	movs	r1, r3
 8000d92:	0010      	movs	r0, r2
 8000d94:	f000 fb1c 	bl	80013d0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000d98:	4b09      	ldr	r3, [pc, #36]	; (8000dc0 <HAL_I2C_MspInit+0x94>)
 8000d9a:	69da      	ldr	r2, [r3, #28]
 8000d9c:	4b08      	ldr	r3, [pc, #32]	; (8000dc0 <HAL_I2C_MspInit+0x94>)
 8000d9e:	2180      	movs	r1, #128	; 0x80
 8000da0:	0389      	lsls	r1, r1, #14
 8000da2:	430a      	orrs	r2, r1
 8000da4:	61da      	str	r2, [r3, #28]
 8000da6:	4b06      	ldr	r3, [pc, #24]	; (8000dc0 <HAL_I2C_MspInit+0x94>)
 8000da8:	69da      	ldr	r2, [r3, #28]
 8000daa:	2380      	movs	r3, #128	; 0x80
 8000dac:	039b      	lsls	r3, r3, #14
 8000dae:	4013      	ands	r3, r2
 8000db0:	60fb      	str	r3, [r7, #12]
 8000db2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000db4:	46c0      	nop			; (mov r8, r8)
 8000db6:	46bd      	mov	sp, r7
 8000db8:	b00b      	add	sp, #44	; 0x2c
 8000dba:	bd90      	pop	{r4, r7, pc}
 8000dbc:	40005400 	.word	0x40005400
 8000dc0:	40021000 	.word	0x40021000
 8000dc4:	48000400 	.word	0x48000400

08000dc8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000dc8:	b590      	push	{r4, r7, lr}
 8000dca:	b08b      	sub	sp, #44	; 0x2c
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dd0:	2414      	movs	r4, #20
 8000dd2:	193b      	adds	r3, r7, r4
 8000dd4:	0018      	movs	r0, r3
 8000dd6:	2314      	movs	r3, #20
 8000dd8:	001a      	movs	r2, r3
 8000dda:	2100      	movs	r1, #0
 8000ddc:	f004 ffbc 	bl	8005d58 <memset>
  if(huart->Instance==USART2)
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	4a1c      	ldr	r2, [pc, #112]	; (8000e58 <HAL_UART_MspInit+0x90>)
 8000de6:	4293      	cmp	r3, r2
 8000de8:	d132      	bne.n	8000e50 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000dea:	4b1c      	ldr	r3, [pc, #112]	; (8000e5c <HAL_UART_MspInit+0x94>)
 8000dec:	69da      	ldr	r2, [r3, #28]
 8000dee:	4b1b      	ldr	r3, [pc, #108]	; (8000e5c <HAL_UART_MspInit+0x94>)
 8000df0:	2180      	movs	r1, #128	; 0x80
 8000df2:	0289      	lsls	r1, r1, #10
 8000df4:	430a      	orrs	r2, r1
 8000df6:	61da      	str	r2, [r3, #28]
 8000df8:	4b18      	ldr	r3, [pc, #96]	; (8000e5c <HAL_UART_MspInit+0x94>)
 8000dfa:	69da      	ldr	r2, [r3, #28]
 8000dfc:	2380      	movs	r3, #128	; 0x80
 8000dfe:	029b      	lsls	r3, r3, #10
 8000e00:	4013      	ands	r3, r2
 8000e02:	613b      	str	r3, [r7, #16]
 8000e04:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e06:	4b15      	ldr	r3, [pc, #84]	; (8000e5c <HAL_UART_MspInit+0x94>)
 8000e08:	695a      	ldr	r2, [r3, #20]
 8000e0a:	4b14      	ldr	r3, [pc, #80]	; (8000e5c <HAL_UART_MspInit+0x94>)
 8000e0c:	2180      	movs	r1, #128	; 0x80
 8000e0e:	0289      	lsls	r1, r1, #10
 8000e10:	430a      	orrs	r2, r1
 8000e12:	615a      	str	r2, [r3, #20]
 8000e14:	4b11      	ldr	r3, [pc, #68]	; (8000e5c <HAL_UART_MspInit+0x94>)
 8000e16:	695a      	ldr	r2, [r3, #20]
 8000e18:	2380      	movs	r3, #128	; 0x80
 8000e1a:	029b      	lsls	r3, r3, #10
 8000e1c:	4013      	ands	r3, r2
 8000e1e:	60fb      	str	r3, [r7, #12]
 8000e20:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000e22:	0021      	movs	r1, r4
 8000e24:	187b      	adds	r3, r7, r1
 8000e26:	220c      	movs	r2, #12
 8000e28:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e2a:	187b      	adds	r3, r7, r1
 8000e2c:	2202      	movs	r2, #2
 8000e2e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e30:	187b      	adds	r3, r7, r1
 8000e32:	2200      	movs	r2, #0
 8000e34:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e36:	187b      	adds	r3, r7, r1
 8000e38:	2200      	movs	r2, #0
 8000e3a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000e3c:	187b      	adds	r3, r7, r1
 8000e3e:	2201      	movs	r2, #1
 8000e40:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e42:	187a      	adds	r2, r7, r1
 8000e44:	2390      	movs	r3, #144	; 0x90
 8000e46:	05db      	lsls	r3, r3, #23
 8000e48:	0011      	movs	r1, r2
 8000e4a:	0018      	movs	r0, r3
 8000e4c:	f000 fac0 	bl	80013d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000e50:	46c0      	nop			; (mov r8, r8)
 8000e52:	46bd      	mov	sp, r7
 8000e54:	b00b      	add	sp, #44	; 0x2c
 8000e56:	bd90      	pop	{r4, r7, pc}
 8000e58:	40004400 	.word	0x40004400
 8000e5c:	40021000 	.word	0x40021000

08000e60 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e60:	b5b0      	push	{r4, r5, r7, lr}
 8000e62:	b08c      	sub	sp, #48	; 0x30
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	627b      	str	r3, [r7, #36]	; 0x24

  uint32_t              uwPrescalerValue = 0U;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	623b      	str	r3, [r7, #32]
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM14 clock */
  __HAL_RCC_TIM14_CLK_ENABLE();
 8000e70:	4b38      	ldr	r3, [pc, #224]	; (8000f54 <HAL_InitTick+0xf4>)
 8000e72:	69da      	ldr	r2, [r3, #28]
 8000e74:	4b37      	ldr	r3, [pc, #220]	; (8000f54 <HAL_InitTick+0xf4>)
 8000e76:	2180      	movs	r1, #128	; 0x80
 8000e78:	0049      	lsls	r1, r1, #1
 8000e7a:	430a      	orrs	r2, r1
 8000e7c:	61da      	str	r2, [r3, #28]
 8000e7e:	4b35      	ldr	r3, [pc, #212]	; (8000f54 <HAL_InitTick+0xf4>)
 8000e80:	69da      	ldr	r2, [r3, #28]
 8000e82:	2380      	movs	r3, #128	; 0x80
 8000e84:	005b      	lsls	r3, r3, #1
 8000e86:	4013      	ands	r3, r2
 8000e88:	60bb      	str	r3, [r7, #8]
 8000e8a:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000e8c:	230c      	movs	r3, #12
 8000e8e:	18fa      	adds	r2, r7, r3
 8000e90:	2410      	movs	r4, #16
 8000e92:	193b      	adds	r3, r7, r4
 8000e94:	0011      	movs	r1, r2
 8000e96:	0018      	movs	r0, r3
 8000e98:	f001 fe76 	bl	8002b88 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000e9c:	193b      	adds	r3, r7, r4
 8000e9e:	68db      	ldr	r3, [r3, #12]
 8000ea0:	627b      	str	r3, [r7, #36]	; 0x24
  /* Compute TIM14 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000ea2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d104      	bne.n	8000eb2 <HAL_InitTick+0x52>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000ea8:	f001 fe58 	bl	8002b5c <HAL_RCC_GetPCLK1Freq>
 8000eac:	0003      	movs	r3, r0
 8000eae:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000eb0:	e004      	b.n	8000ebc <HAL_InitTick+0x5c>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000eb2:	f001 fe53 	bl	8002b5c <HAL_RCC_GetPCLK1Freq>
 8000eb6:	0003      	movs	r3, r0
 8000eb8:	005b      	lsls	r3, r3, #1
 8000eba:	62fb      	str	r3, [r7, #44]	; 0x2c
  }

  /* Compute the prescaler value to have TIM14 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000ebc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ebe:	4926      	ldr	r1, [pc, #152]	; (8000f58 <HAL_InitTick+0xf8>)
 8000ec0:	0018      	movs	r0, r3
 8000ec2:	f7ff f92b 	bl	800011c <__udivsi3>
 8000ec6:	0003      	movs	r3, r0
 8000ec8:	3b01      	subs	r3, #1
 8000eca:	623b      	str	r3, [r7, #32]

  /* Initialize TIM14 */
  htim14.Instance = TIM14;
 8000ecc:	4b23      	ldr	r3, [pc, #140]	; (8000f5c <HAL_InitTick+0xfc>)
 8000ece:	4a24      	ldr	r2, [pc, #144]	; (8000f60 <HAL_InitTick+0x100>)
 8000ed0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM14CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim14.Init.Period = (1000000U / 1000U) - 1U;
 8000ed2:	4b22      	ldr	r3, [pc, #136]	; (8000f5c <HAL_InitTick+0xfc>)
 8000ed4:	4a23      	ldr	r2, [pc, #140]	; (8000f64 <HAL_InitTick+0x104>)
 8000ed6:	60da      	str	r2, [r3, #12]
  htim14.Init.Prescaler = uwPrescalerValue;
 8000ed8:	4b20      	ldr	r3, [pc, #128]	; (8000f5c <HAL_InitTick+0xfc>)
 8000eda:	6a3a      	ldr	r2, [r7, #32]
 8000edc:	605a      	str	r2, [r3, #4]
  htim14.Init.ClockDivision = 0;
 8000ede:	4b1f      	ldr	r3, [pc, #124]	; (8000f5c <HAL_InitTick+0xfc>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	611a      	str	r2, [r3, #16]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ee4:	4b1d      	ldr	r3, [pc, #116]	; (8000f5c <HAL_InitTick+0xfc>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	609a      	str	r2, [r3, #8]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000eea:	4b1c      	ldr	r3, [pc, #112]	; (8000f5c <HAL_InitTick+0xfc>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim14);
 8000ef0:	252b      	movs	r5, #43	; 0x2b
 8000ef2:	197c      	adds	r4, r7, r5
 8000ef4:	4b19      	ldr	r3, [pc, #100]	; (8000f5c <HAL_InitTick+0xfc>)
 8000ef6:	0018      	movs	r0, r3
 8000ef8:	f001 ff3e 	bl	8002d78 <HAL_TIM_Base_Init>
 8000efc:	0003      	movs	r3, r0
 8000efe:	7023      	strb	r3, [r4, #0]
  if (status == HAL_OK)
 8000f00:	197b      	adds	r3, r7, r5
 8000f02:	781b      	ldrb	r3, [r3, #0]
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d11e      	bne.n	8000f46 <HAL_InitTick+0xe6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim14);
 8000f08:	197c      	adds	r4, r7, r5
 8000f0a:	4b14      	ldr	r3, [pc, #80]	; (8000f5c <HAL_InitTick+0xfc>)
 8000f0c:	0018      	movs	r0, r3
 8000f0e:	f001 ff8b 	bl	8002e28 <HAL_TIM_Base_Start_IT>
 8000f12:	0003      	movs	r3, r0
 8000f14:	7023      	strb	r3, [r4, #0]
    if (status == HAL_OK)
 8000f16:	197b      	adds	r3, r7, r5
 8000f18:	781b      	ldrb	r3, [r3, #0]
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d113      	bne.n	8000f46 <HAL_InitTick+0xe6>
    {
    /* Enable the TIM14 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8000f1e:	2013      	movs	r0, #19
 8000f20:	f000 f9b3 	bl	800128a <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	2b03      	cmp	r3, #3
 8000f28:	d809      	bhi.n	8000f3e <HAL_InitTick+0xde>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM14_IRQn, TickPriority, 0U);
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	0019      	movs	r1, r3
 8000f30:	2013      	movs	r0, #19
 8000f32:	f000 f995 	bl	8001260 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000f36:	4b0c      	ldr	r3, [pc, #48]	; (8000f68 <HAL_InitTick+0x108>)
 8000f38:	687a      	ldr	r2, [r7, #4]
 8000f3a:	601a      	str	r2, [r3, #0]
 8000f3c:	e003      	b.n	8000f46 <HAL_InitTick+0xe6>
      }
      else
      {
        status = HAL_ERROR;
 8000f3e:	232b      	movs	r3, #43	; 0x2b
 8000f40:	18fb      	adds	r3, r7, r3
 8000f42:	2201      	movs	r2, #1
 8000f44:	701a      	strb	r2, [r3, #0]
      }
    }
  }

 /* Return function status */
  return status;
 8000f46:	232b      	movs	r3, #43	; 0x2b
 8000f48:	18fb      	adds	r3, r7, r3
 8000f4a:	781b      	ldrb	r3, [r3, #0]
}
 8000f4c:	0018      	movs	r0, r3
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	b00c      	add	sp, #48	; 0x30
 8000f52:	bdb0      	pop	{r4, r5, r7, pc}
 8000f54:	40021000 	.word	0x40021000
 8000f58:	000f4240 	.word	0x000f4240
 8000f5c:	20000458 	.word	0x20000458
 8000f60:	40002000 	.word	0x40002000
 8000f64:	000003e7 	.word	0x000003e7
 8000f68:	20000014 	.word	0x20000014

08000f6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f70:	e7fe      	b.n	8000f70 <NMI_Handler+0x4>

08000f72 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f72:	b580      	push	{r7, lr}
 8000f74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f76:	e7fe      	b.n	8000f76 <HardFault_Handler+0x4>

08000f78 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8000f7c:	4b03      	ldr	r3, [pc, #12]	; (8000f8c <TIM14_IRQHandler+0x14>)
 8000f7e:	0018      	movs	r0, r3
 8000f80:	f001 ff9e 	bl	8002ec0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 8000f84:	46c0      	nop			; (mov r8, r8)
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	46c0      	nop			; (mov r8, r8)
 8000f8c:	20000458 	.word	0x20000458

08000f90 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b086      	sub	sp, #24
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	60f8      	str	r0, [r7, #12]
 8000f98:	60b9      	str	r1, [r7, #8]
 8000f9a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	617b      	str	r3, [r7, #20]
 8000fa0:	e00a      	b.n	8000fb8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000fa2:	e000      	b.n	8000fa6 <_read+0x16>
 8000fa4:	bf00      	nop
 8000fa6:	0001      	movs	r1, r0
 8000fa8:	68bb      	ldr	r3, [r7, #8]
 8000faa:	1c5a      	adds	r2, r3, #1
 8000fac:	60ba      	str	r2, [r7, #8]
 8000fae:	b2ca      	uxtb	r2, r1
 8000fb0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fb2:	697b      	ldr	r3, [r7, #20]
 8000fb4:	3301      	adds	r3, #1
 8000fb6:	617b      	str	r3, [r7, #20]
 8000fb8:	697a      	ldr	r2, [r7, #20]
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	429a      	cmp	r2, r3
 8000fbe:	dbf0      	blt.n	8000fa2 <_read+0x12>
  }

  return len;
 8000fc0:	687b      	ldr	r3, [r7, #4]
}
 8000fc2:	0018      	movs	r0, r3
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	b006      	add	sp, #24
 8000fc8:	bd80      	pop	{r7, pc}

08000fca <_close>:
  }
  return len;
}

int _close(int file)
{
 8000fca:	b580      	push	{r7, lr}
 8000fcc:	b082      	sub	sp, #8
 8000fce:	af00      	add	r7, sp, #0
 8000fd0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	425b      	negs	r3, r3
}
 8000fd6:	0018      	movs	r0, r3
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	b002      	add	sp, #8
 8000fdc:	bd80      	pop	{r7, pc}

08000fde <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000fde:	b580      	push	{r7, lr}
 8000fe0:	b082      	sub	sp, #8
 8000fe2:	af00      	add	r7, sp, #0
 8000fe4:	6078      	str	r0, [r7, #4]
 8000fe6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	2280      	movs	r2, #128	; 0x80
 8000fec:	0192      	lsls	r2, r2, #6
 8000fee:	605a      	str	r2, [r3, #4]
  return 0;
 8000ff0:	2300      	movs	r3, #0
}
 8000ff2:	0018      	movs	r0, r3
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	b002      	add	sp, #8
 8000ff8:	bd80      	pop	{r7, pc}

08000ffa <_isatty>:

int _isatty(int file)
{
 8000ffa:	b580      	push	{r7, lr}
 8000ffc:	b082      	sub	sp, #8
 8000ffe:	af00      	add	r7, sp, #0
 8001000:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001002:	2301      	movs	r3, #1
}
 8001004:	0018      	movs	r0, r3
 8001006:	46bd      	mov	sp, r7
 8001008:	b002      	add	sp, #8
 800100a:	bd80      	pop	{r7, pc}

0800100c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b084      	sub	sp, #16
 8001010:	af00      	add	r7, sp, #0
 8001012:	60f8      	str	r0, [r7, #12]
 8001014:	60b9      	str	r1, [r7, #8]
 8001016:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001018:	2300      	movs	r3, #0
}
 800101a:	0018      	movs	r0, r3
 800101c:	46bd      	mov	sp, r7
 800101e:	b004      	add	sp, #16
 8001020:	bd80      	pop	{r7, pc}
	...

08001024 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b086      	sub	sp, #24
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800102c:	4a14      	ldr	r2, [pc, #80]	; (8001080 <_sbrk+0x5c>)
 800102e:	4b15      	ldr	r3, [pc, #84]	; (8001084 <_sbrk+0x60>)
 8001030:	1ad3      	subs	r3, r2, r3
 8001032:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001034:	697b      	ldr	r3, [r7, #20]
 8001036:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001038:	4b13      	ldr	r3, [pc, #76]	; (8001088 <_sbrk+0x64>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	2b00      	cmp	r3, #0
 800103e:	d102      	bne.n	8001046 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001040:	4b11      	ldr	r3, [pc, #68]	; (8001088 <_sbrk+0x64>)
 8001042:	4a12      	ldr	r2, [pc, #72]	; (800108c <_sbrk+0x68>)
 8001044:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001046:	4b10      	ldr	r3, [pc, #64]	; (8001088 <_sbrk+0x64>)
 8001048:	681a      	ldr	r2, [r3, #0]
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	18d3      	adds	r3, r2, r3
 800104e:	693a      	ldr	r2, [r7, #16]
 8001050:	429a      	cmp	r2, r3
 8001052:	d207      	bcs.n	8001064 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001054:	f004 ff34 	bl	8005ec0 <__errno>
 8001058:	0003      	movs	r3, r0
 800105a:	220c      	movs	r2, #12
 800105c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800105e:	2301      	movs	r3, #1
 8001060:	425b      	negs	r3, r3
 8001062:	e009      	b.n	8001078 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001064:	4b08      	ldr	r3, [pc, #32]	; (8001088 <_sbrk+0x64>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800106a:	4b07      	ldr	r3, [pc, #28]	; (8001088 <_sbrk+0x64>)
 800106c:	681a      	ldr	r2, [r3, #0]
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	18d2      	adds	r2, r2, r3
 8001072:	4b05      	ldr	r3, [pc, #20]	; (8001088 <_sbrk+0x64>)
 8001074:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8001076:	68fb      	ldr	r3, [r7, #12]
}
 8001078:	0018      	movs	r0, r3
 800107a:	46bd      	mov	sp, r7
 800107c:	b006      	add	sp, #24
 800107e:	bd80      	pop	{r7, pc}
 8001080:	20002000 	.word	0x20002000
 8001084:	00000400 	.word	0x00000400
 8001088:	200004a0 	.word	0x200004a0
 800108c:	20001338 	.word	0x20001338

08001090 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8001094:	46c0      	nop			; (mov r8, r8)
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}
	...

0800109c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800109c:	480d      	ldr	r0, [pc, #52]	; (80010d4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800109e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80010a0:	480d      	ldr	r0, [pc, #52]	; (80010d8 <LoopForever+0x6>)
  ldr r1, =_edata
 80010a2:	490e      	ldr	r1, [pc, #56]	; (80010dc <LoopForever+0xa>)
  ldr r2, =_sidata
 80010a4:	4a0e      	ldr	r2, [pc, #56]	; (80010e0 <LoopForever+0xe>)
  movs r3, #0
 80010a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010a8:	e002      	b.n	80010b0 <LoopCopyDataInit>

080010aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010ae:	3304      	adds	r3, #4

080010b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010b4:	d3f9      	bcc.n	80010aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010b6:	4a0b      	ldr	r2, [pc, #44]	; (80010e4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80010b8:	4c0b      	ldr	r4, [pc, #44]	; (80010e8 <LoopForever+0x16>)
  movs r3, #0
 80010ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010bc:	e001      	b.n	80010c2 <LoopFillZerobss>

080010be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010c0:	3204      	adds	r2, #4

080010c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010c4:	d3fb      	bcc.n	80010be <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80010c6:	f7ff ffe3 	bl	8001090 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80010ca:	f004 feff 	bl	8005ecc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80010ce:	f7ff fb3b 	bl	8000748 <main>

080010d2 <LoopForever>:

LoopForever:
    b LoopForever
 80010d2:	e7fe      	b.n	80010d2 <LoopForever>
  ldr   r0, =_estack
 80010d4:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80010d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010dc:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 80010e0:	08006c04 	.word	0x08006c04
  ldr r2, =_sbss
 80010e4:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 80010e8:	20001338 	.word	0x20001338

080010ec <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80010ec:	e7fe      	b.n	80010ec <ADC1_IRQHandler>
	...

080010f0 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010f4:	4b07      	ldr	r3, [pc, #28]	; (8001114 <HAL_Init+0x24>)
 80010f6:	681a      	ldr	r2, [r3, #0]
 80010f8:	4b06      	ldr	r3, [pc, #24]	; (8001114 <HAL_Init+0x24>)
 80010fa:	2110      	movs	r1, #16
 80010fc:	430a      	orrs	r2, r1
 80010fe:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8001100:	2003      	movs	r0, #3
 8001102:	f7ff fead 	bl	8000e60 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001106:	f7ff fde7 	bl	8000cd8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800110a:	2300      	movs	r3, #0
}
 800110c:	0018      	movs	r0, r3
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}
 8001112:	46c0      	nop			; (mov r8, r8)
 8001114:	40022000 	.word	0x40022000

08001118 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800111c:	4b05      	ldr	r3, [pc, #20]	; (8001134 <HAL_IncTick+0x1c>)
 800111e:	781b      	ldrb	r3, [r3, #0]
 8001120:	001a      	movs	r2, r3
 8001122:	4b05      	ldr	r3, [pc, #20]	; (8001138 <HAL_IncTick+0x20>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	18d2      	adds	r2, r2, r3
 8001128:	4b03      	ldr	r3, [pc, #12]	; (8001138 <HAL_IncTick+0x20>)
 800112a:	601a      	str	r2, [r3, #0]
}
 800112c:	46c0      	nop			; (mov r8, r8)
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	46c0      	nop			; (mov r8, r8)
 8001134:	20000018 	.word	0x20000018
 8001138:	200004a4 	.word	0x200004a4

0800113c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	af00      	add	r7, sp, #0
  return uwTick;
 8001140:	4b02      	ldr	r3, [pc, #8]	; (800114c <HAL_GetTick+0x10>)
 8001142:	681b      	ldr	r3, [r3, #0]
}
 8001144:	0018      	movs	r0, r3
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}
 800114a:	46c0      	nop			; (mov r8, r8)
 800114c:	200004a4 	.word	0x200004a4

08001150 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0
 8001156:	0002      	movs	r2, r0
 8001158:	1dfb      	adds	r3, r7, #7
 800115a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800115c:	1dfb      	adds	r3, r7, #7
 800115e:	781b      	ldrb	r3, [r3, #0]
 8001160:	2b7f      	cmp	r3, #127	; 0x7f
 8001162:	d809      	bhi.n	8001178 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001164:	1dfb      	adds	r3, r7, #7
 8001166:	781b      	ldrb	r3, [r3, #0]
 8001168:	001a      	movs	r2, r3
 800116a:	231f      	movs	r3, #31
 800116c:	401a      	ands	r2, r3
 800116e:	4b04      	ldr	r3, [pc, #16]	; (8001180 <__NVIC_EnableIRQ+0x30>)
 8001170:	2101      	movs	r1, #1
 8001172:	4091      	lsls	r1, r2
 8001174:	000a      	movs	r2, r1
 8001176:	601a      	str	r2, [r3, #0]
  }
}
 8001178:	46c0      	nop			; (mov r8, r8)
 800117a:	46bd      	mov	sp, r7
 800117c:	b002      	add	sp, #8
 800117e:	bd80      	pop	{r7, pc}
 8001180:	e000e100 	.word	0xe000e100

08001184 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001184:	b590      	push	{r4, r7, lr}
 8001186:	b083      	sub	sp, #12
 8001188:	af00      	add	r7, sp, #0
 800118a:	0002      	movs	r2, r0
 800118c:	6039      	str	r1, [r7, #0]
 800118e:	1dfb      	adds	r3, r7, #7
 8001190:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001192:	1dfb      	adds	r3, r7, #7
 8001194:	781b      	ldrb	r3, [r3, #0]
 8001196:	2b7f      	cmp	r3, #127	; 0x7f
 8001198:	d828      	bhi.n	80011ec <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800119a:	4a2f      	ldr	r2, [pc, #188]	; (8001258 <__NVIC_SetPriority+0xd4>)
 800119c:	1dfb      	adds	r3, r7, #7
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	b25b      	sxtb	r3, r3
 80011a2:	089b      	lsrs	r3, r3, #2
 80011a4:	33c0      	adds	r3, #192	; 0xc0
 80011a6:	009b      	lsls	r3, r3, #2
 80011a8:	589b      	ldr	r3, [r3, r2]
 80011aa:	1dfa      	adds	r2, r7, #7
 80011ac:	7812      	ldrb	r2, [r2, #0]
 80011ae:	0011      	movs	r1, r2
 80011b0:	2203      	movs	r2, #3
 80011b2:	400a      	ands	r2, r1
 80011b4:	00d2      	lsls	r2, r2, #3
 80011b6:	21ff      	movs	r1, #255	; 0xff
 80011b8:	4091      	lsls	r1, r2
 80011ba:	000a      	movs	r2, r1
 80011bc:	43d2      	mvns	r2, r2
 80011be:	401a      	ands	r2, r3
 80011c0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	019b      	lsls	r3, r3, #6
 80011c6:	22ff      	movs	r2, #255	; 0xff
 80011c8:	401a      	ands	r2, r3
 80011ca:	1dfb      	adds	r3, r7, #7
 80011cc:	781b      	ldrb	r3, [r3, #0]
 80011ce:	0018      	movs	r0, r3
 80011d0:	2303      	movs	r3, #3
 80011d2:	4003      	ands	r3, r0
 80011d4:	00db      	lsls	r3, r3, #3
 80011d6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011d8:	481f      	ldr	r0, [pc, #124]	; (8001258 <__NVIC_SetPriority+0xd4>)
 80011da:	1dfb      	adds	r3, r7, #7
 80011dc:	781b      	ldrb	r3, [r3, #0]
 80011de:	b25b      	sxtb	r3, r3
 80011e0:	089b      	lsrs	r3, r3, #2
 80011e2:	430a      	orrs	r2, r1
 80011e4:	33c0      	adds	r3, #192	; 0xc0
 80011e6:	009b      	lsls	r3, r3, #2
 80011e8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80011ea:	e031      	b.n	8001250 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011ec:	4a1b      	ldr	r2, [pc, #108]	; (800125c <__NVIC_SetPriority+0xd8>)
 80011ee:	1dfb      	adds	r3, r7, #7
 80011f0:	781b      	ldrb	r3, [r3, #0]
 80011f2:	0019      	movs	r1, r3
 80011f4:	230f      	movs	r3, #15
 80011f6:	400b      	ands	r3, r1
 80011f8:	3b08      	subs	r3, #8
 80011fa:	089b      	lsrs	r3, r3, #2
 80011fc:	3306      	adds	r3, #6
 80011fe:	009b      	lsls	r3, r3, #2
 8001200:	18d3      	adds	r3, r2, r3
 8001202:	3304      	adds	r3, #4
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	1dfa      	adds	r2, r7, #7
 8001208:	7812      	ldrb	r2, [r2, #0]
 800120a:	0011      	movs	r1, r2
 800120c:	2203      	movs	r2, #3
 800120e:	400a      	ands	r2, r1
 8001210:	00d2      	lsls	r2, r2, #3
 8001212:	21ff      	movs	r1, #255	; 0xff
 8001214:	4091      	lsls	r1, r2
 8001216:	000a      	movs	r2, r1
 8001218:	43d2      	mvns	r2, r2
 800121a:	401a      	ands	r2, r3
 800121c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	019b      	lsls	r3, r3, #6
 8001222:	22ff      	movs	r2, #255	; 0xff
 8001224:	401a      	ands	r2, r3
 8001226:	1dfb      	adds	r3, r7, #7
 8001228:	781b      	ldrb	r3, [r3, #0]
 800122a:	0018      	movs	r0, r3
 800122c:	2303      	movs	r3, #3
 800122e:	4003      	ands	r3, r0
 8001230:	00db      	lsls	r3, r3, #3
 8001232:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001234:	4809      	ldr	r0, [pc, #36]	; (800125c <__NVIC_SetPriority+0xd8>)
 8001236:	1dfb      	adds	r3, r7, #7
 8001238:	781b      	ldrb	r3, [r3, #0]
 800123a:	001c      	movs	r4, r3
 800123c:	230f      	movs	r3, #15
 800123e:	4023      	ands	r3, r4
 8001240:	3b08      	subs	r3, #8
 8001242:	089b      	lsrs	r3, r3, #2
 8001244:	430a      	orrs	r2, r1
 8001246:	3306      	adds	r3, #6
 8001248:	009b      	lsls	r3, r3, #2
 800124a:	18c3      	adds	r3, r0, r3
 800124c:	3304      	adds	r3, #4
 800124e:	601a      	str	r2, [r3, #0]
}
 8001250:	46c0      	nop			; (mov r8, r8)
 8001252:	46bd      	mov	sp, r7
 8001254:	b003      	add	sp, #12
 8001256:	bd90      	pop	{r4, r7, pc}
 8001258:	e000e100 	.word	0xe000e100
 800125c:	e000ed00 	.word	0xe000ed00

08001260 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001260:	b580      	push	{r7, lr}
 8001262:	b084      	sub	sp, #16
 8001264:	af00      	add	r7, sp, #0
 8001266:	60b9      	str	r1, [r7, #8]
 8001268:	607a      	str	r2, [r7, #4]
 800126a:	210f      	movs	r1, #15
 800126c:	187b      	adds	r3, r7, r1
 800126e:	1c02      	adds	r2, r0, #0
 8001270:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001272:	68ba      	ldr	r2, [r7, #8]
 8001274:	187b      	adds	r3, r7, r1
 8001276:	781b      	ldrb	r3, [r3, #0]
 8001278:	b25b      	sxtb	r3, r3
 800127a:	0011      	movs	r1, r2
 800127c:	0018      	movs	r0, r3
 800127e:	f7ff ff81 	bl	8001184 <__NVIC_SetPriority>
}
 8001282:	46c0      	nop			; (mov r8, r8)
 8001284:	46bd      	mov	sp, r7
 8001286:	b004      	add	sp, #16
 8001288:	bd80      	pop	{r7, pc}

0800128a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800128a:	b580      	push	{r7, lr}
 800128c:	b082      	sub	sp, #8
 800128e:	af00      	add	r7, sp, #0
 8001290:	0002      	movs	r2, r0
 8001292:	1dfb      	adds	r3, r7, #7
 8001294:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001296:	1dfb      	adds	r3, r7, #7
 8001298:	781b      	ldrb	r3, [r3, #0]
 800129a:	b25b      	sxtb	r3, r3
 800129c:	0018      	movs	r0, r3
 800129e:	f7ff ff57 	bl	8001150 <__NVIC_EnableIRQ>
}
 80012a2:	46c0      	nop			; (mov r8, r8)
 80012a4:	46bd      	mov	sp, r7
 80012a6:	b002      	add	sp, #8
 80012a8:	bd80      	pop	{r7, pc}

080012aa <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80012aa:	b580      	push	{r7, lr}
 80012ac:	b086      	sub	sp, #24
 80012ae:	af00      	add	r7, sp, #0
 80012b0:	60f8      	str	r0, [r7, #12]
 80012b2:	60b9      	str	r1, [r7, #8]
 80012b4:	607a      	str	r2, [r7, #4]
 80012b6:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 80012b8:	2317      	movs	r3, #23
 80012ba:	18fb      	adds	r3, r7, r3
 80012bc:	2200      	movs	r2, #0
 80012be:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	2220      	movs	r2, #32
 80012c4:	5c9b      	ldrb	r3, [r3, r2]
 80012c6:	2b01      	cmp	r3, #1
 80012c8:	d101      	bne.n	80012ce <HAL_DMA_Start_IT+0x24>
 80012ca:	2302      	movs	r3, #2
 80012cc:	e04f      	b.n	800136e <HAL_DMA_Start_IT+0xc4>
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	2220      	movs	r2, #32
 80012d2:	2101      	movs	r1, #1
 80012d4:	5499      	strb	r1, [r3, r2]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	2221      	movs	r2, #33	; 0x21
 80012da:	5c9b      	ldrb	r3, [r3, r2]
 80012dc:	b2db      	uxtb	r3, r3
 80012de:	2b01      	cmp	r3, #1
 80012e0:	d13a      	bne.n	8001358 <HAL_DMA_Start_IT+0xae>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	2221      	movs	r2, #33	; 0x21
 80012e6:	2102      	movs	r1, #2
 80012e8:	5499      	strb	r1, [r3, r2]
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	2200      	movs	r2, #0
 80012ee:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	681a      	ldr	r2, [r3, #0]
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	2101      	movs	r1, #1
 80012fc:	438a      	bics	r2, r1
 80012fe:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001300:	683b      	ldr	r3, [r7, #0]
 8001302:	687a      	ldr	r2, [r7, #4]
 8001304:	68b9      	ldr	r1, [r7, #8]
 8001306:	68f8      	ldr	r0, [r7, #12]
 8001308:	f000 f835 	bl	8001376 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001310:	2b00      	cmp	r3, #0
 8001312:	d008      	beq.n	8001326 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	681a      	ldr	r2, [r3, #0]
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	210e      	movs	r1, #14
 8001320:	430a      	orrs	r2, r1
 8001322:	601a      	str	r2, [r3, #0]
 8001324:	e00f      	b.n	8001346 <HAL_DMA_Start_IT+0x9c>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	681a      	ldr	r2, [r3, #0]
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	210a      	movs	r1, #10
 8001332:	430a      	orrs	r2, r1
 8001334:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	681a      	ldr	r2, [r3, #0]
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	2104      	movs	r1, #4
 8001342:	438a      	bics	r2, r1
 8001344:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8001346:	68fb      	ldr	r3, [r7, #12]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	681a      	ldr	r2, [r3, #0]
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	2101      	movs	r1, #1
 8001352:	430a      	orrs	r2, r1
 8001354:	601a      	str	r2, [r3, #0]
 8001356:	e007      	b.n	8001368 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	2220      	movs	r2, #32
 800135c:	2100      	movs	r1, #0
 800135e:	5499      	strb	r1, [r3, r2]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8001360:	2317      	movs	r3, #23
 8001362:	18fb      	adds	r3, r7, r3
 8001364:	2202      	movs	r2, #2
 8001366:	701a      	strb	r2, [r3, #0]
  }     
  
  return status;    
 8001368:	2317      	movs	r3, #23
 800136a:	18fb      	adds	r3, r7, r3
 800136c:	781b      	ldrb	r3, [r3, #0]
} 
 800136e:	0018      	movs	r0, r3
 8001370:	46bd      	mov	sp, r7
 8001372:	b006      	add	sp, #24
 8001374:	bd80      	pop	{r7, pc}

08001376 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001376:	b580      	push	{r7, lr}
 8001378:	b084      	sub	sp, #16
 800137a:	af00      	add	r7, sp, #0
 800137c:	60f8      	str	r0, [r7, #12]
 800137e:	60b9      	str	r1, [r7, #8]
 8001380:	607a      	str	r2, [r7, #4]
 8001382:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800138c:	2101      	movs	r1, #1
 800138e:	4091      	lsls	r1, r2
 8001390:	000a      	movs	r2, r1
 8001392:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	683a      	ldr	r2, [r7, #0]
 800139a:	605a      	str	r2, [r3, #4]
  
  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	685b      	ldr	r3, [r3, #4]
 80013a0:	2b10      	cmp	r3, #16
 80013a2:	d108      	bne.n	80013b6 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	687a      	ldr	r2, [r7, #4]
 80013aa:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	68ba      	ldr	r2, [r7, #8]
 80013b2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80013b4:	e007      	b.n	80013c6 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	68ba      	ldr	r2, [r7, #8]
 80013bc:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	687a      	ldr	r2, [r7, #4]
 80013c4:	60da      	str	r2, [r3, #12]
}
 80013c6:	46c0      	nop			; (mov r8, r8)
 80013c8:	46bd      	mov	sp, r7
 80013ca:	b004      	add	sp, #16
 80013cc:	bd80      	pop	{r7, pc}
	...

080013d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b086      	sub	sp, #24
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
 80013d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80013da:	2300      	movs	r3, #0
 80013dc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013de:	e14f      	b.n	8001680 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80013e0:	683b      	ldr	r3, [r7, #0]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	2101      	movs	r1, #1
 80013e6:	697a      	ldr	r2, [r7, #20]
 80013e8:	4091      	lsls	r1, r2
 80013ea:	000a      	movs	r2, r1
 80013ec:	4013      	ands	r3, r2
 80013ee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d100      	bne.n	80013f8 <HAL_GPIO_Init+0x28>
 80013f6:	e140      	b.n	800167a <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	685b      	ldr	r3, [r3, #4]
 80013fc:	2203      	movs	r2, #3
 80013fe:	4013      	ands	r3, r2
 8001400:	2b01      	cmp	r3, #1
 8001402:	d005      	beq.n	8001410 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	685b      	ldr	r3, [r3, #4]
 8001408:	2203      	movs	r2, #3
 800140a:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800140c:	2b02      	cmp	r3, #2
 800140e:	d130      	bne.n	8001472 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	689b      	ldr	r3, [r3, #8]
 8001414:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001416:	697b      	ldr	r3, [r7, #20]
 8001418:	005b      	lsls	r3, r3, #1
 800141a:	2203      	movs	r2, #3
 800141c:	409a      	lsls	r2, r3
 800141e:	0013      	movs	r3, r2
 8001420:	43da      	mvns	r2, r3
 8001422:	693b      	ldr	r3, [r7, #16]
 8001424:	4013      	ands	r3, r2
 8001426:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	68da      	ldr	r2, [r3, #12]
 800142c:	697b      	ldr	r3, [r7, #20]
 800142e:	005b      	lsls	r3, r3, #1
 8001430:	409a      	lsls	r2, r3
 8001432:	0013      	movs	r3, r2
 8001434:	693a      	ldr	r2, [r7, #16]
 8001436:	4313      	orrs	r3, r2
 8001438:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	693a      	ldr	r2, [r7, #16]
 800143e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	685b      	ldr	r3, [r3, #4]
 8001444:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001446:	2201      	movs	r2, #1
 8001448:	697b      	ldr	r3, [r7, #20]
 800144a:	409a      	lsls	r2, r3
 800144c:	0013      	movs	r3, r2
 800144e:	43da      	mvns	r2, r3
 8001450:	693b      	ldr	r3, [r7, #16]
 8001452:	4013      	ands	r3, r2
 8001454:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	685b      	ldr	r3, [r3, #4]
 800145a:	091b      	lsrs	r3, r3, #4
 800145c:	2201      	movs	r2, #1
 800145e:	401a      	ands	r2, r3
 8001460:	697b      	ldr	r3, [r7, #20]
 8001462:	409a      	lsls	r2, r3
 8001464:	0013      	movs	r3, r2
 8001466:	693a      	ldr	r2, [r7, #16]
 8001468:	4313      	orrs	r3, r2
 800146a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	693a      	ldr	r2, [r7, #16]
 8001470:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001472:	683b      	ldr	r3, [r7, #0]
 8001474:	685b      	ldr	r3, [r3, #4]
 8001476:	2203      	movs	r2, #3
 8001478:	4013      	ands	r3, r2
 800147a:	2b03      	cmp	r3, #3
 800147c:	d017      	beq.n	80014ae <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	68db      	ldr	r3, [r3, #12]
 8001482:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001484:	697b      	ldr	r3, [r7, #20]
 8001486:	005b      	lsls	r3, r3, #1
 8001488:	2203      	movs	r2, #3
 800148a:	409a      	lsls	r2, r3
 800148c:	0013      	movs	r3, r2
 800148e:	43da      	mvns	r2, r3
 8001490:	693b      	ldr	r3, [r7, #16]
 8001492:	4013      	ands	r3, r2
 8001494:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001496:	683b      	ldr	r3, [r7, #0]
 8001498:	689a      	ldr	r2, [r3, #8]
 800149a:	697b      	ldr	r3, [r7, #20]
 800149c:	005b      	lsls	r3, r3, #1
 800149e:	409a      	lsls	r2, r3
 80014a0:	0013      	movs	r3, r2
 80014a2:	693a      	ldr	r2, [r7, #16]
 80014a4:	4313      	orrs	r3, r2
 80014a6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	693a      	ldr	r2, [r7, #16]
 80014ac:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	2203      	movs	r2, #3
 80014b4:	4013      	ands	r3, r2
 80014b6:	2b02      	cmp	r3, #2
 80014b8:	d123      	bne.n	8001502 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80014ba:	697b      	ldr	r3, [r7, #20]
 80014bc:	08da      	lsrs	r2, r3, #3
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	3208      	adds	r2, #8
 80014c2:	0092      	lsls	r2, r2, #2
 80014c4:	58d3      	ldr	r3, [r2, r3]
 80014c6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80014c8:	697b      	ldr	r3, [r7, #20]
 80014ca:	2207      	movs	r2, #7
 80014cc:	4013      	ands	r3, r2
 80014ce:	009b      	lsls	r3, r3, #2
 80014d0:	220f      	movs	r2, #15
 80014d2:	409a      	lsls	r2, r3
 80014d4:	0013      	movs	r3, r2
 80014d6:	43da      	mvns	r2, r3
 80014d8:	693b      	ldr	r3, [r7, #16]
 80014da:	4013      	ands	r3, r2
 80014dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80014de:	683b      	ldr	r3, [r7, #0]
 80014e0:	691a      	ldr	r2, [r3, #16]
 80014e2:	697b      	ldr	r3, [r7, #20]
 80014e4:	2107      	movs	r1, #7
 80014e6:	400b      	ands	r3, r1
 80014e8:	009b      	lsls	r3, r3, #2
 80014ea:	409a      	lsls	r2, r3
 80014ec:	0013      	movs	r3, r2
 80014ee:	693a      	ldr	r2, [r7, #16]
 80014f0:	4313      	orrs	r3, r2
 80014f2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80014f4:	697b      	ldr	r3, [r7, #20]
 80014f6:	08da      	lsrs	r2, r3, #3
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	3208      	adds	r2, #8
 80014fc:	0092      	lsls	r2, r2, #2
 80014fe:	6939      	ldr	r1, [r7, #16]
 8001500:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001508:	697b      	ldr	r3, [r7, #20]
 800150a:	005b      	lsls	r3, r3, #1
 800150c:	2203      	movs	r2, #3
 800150e:	409a      	lsls	r2, r3
 8001510:	0013      	movs	r3, r2
 8001512:	43da      	mvns	r2, r3
 8001514:	693b      	ldr	r3, [r7, #16]
 8001516:	4013      	ands	r3, r2
 8001518:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800151a:	683b      	ldr	r3, [r7, #0]
 800151c:	685b      	ldr	r3, [r3, #4]
 800151e:	2203      	movs	r2, #3
 8001520:	401a      	ands	r2, r3
 8001522:	697b      	ldr	r3, [r7, #20]
 8001524:	005b      	lsls	r3, r3, #1
 8001526:	409a      	lsls	r2, r3
 8001528:	0013      	movs	r3, r2
 800152a:	693a      	ldr	r2, [r7, #16]
 800152c:	4313      	orrs	r3, r2
 800152e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	693a      	ldr	r2, [r7, #16]
 8001534:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001536:	683b      	ldr	r3, [r7, #0]
 8001538:	685a      	ldr	r2, [r3, #4]
 800153a:	23c0      	movs	r3, #192	; 0xc0
 800153c:	029b      	lsls	r3, r3, #10
 800153e:	4013      	ands	r3, r2
 8001540:	d100      	bne.n	8001544 <HAL_GPIO_Init+0x174>
 8001542:	e09a      	b.n	800167a <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001544:	4b54      	ldr	r3, [pc, #336]	; (8001698 <HAL_GPIO_Init+0x2c8>)
 8001546:	699a      	ldr	r2, [r3, #24]
 8001548:	4b53      	ldr	r3, [pc, #332]	; (8001698 <HAL_GPIO_Init+0x2c8>)
 800154a:	2101      	movs	r1, #1
 800154c:	430a      	orrs	r2, r1
 800154e:	619a      	str	r2, [r3, #24]
 8001550:	4b51      	ldr	r3, [pc, #324]	; (8001698 <HAL_GPIO_Init+0x2c8>)
 8001552:	699b      	ldr	r3, [r3, #24]
 8001554:	2201      	movs	r2, #1
 8001556:	4013      	ands	r3, r2
 8001558:	60bb      	str	r3, [r7, #8]
 800155a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800155c:	4a4f      	ldr	r2, [pc, #316]	; (800169c <HAL_GPIO_Init+0x2cc>)
 800155e:	697b      	ldr	r3, [r7, #20]
 8001560:	089b      	lsrs	r3, r3, #2
 8001562:	3302      	adds	r3, #2
 8001564:	009b      	lsls	r3, r3, #2
 8001566:	589b      	ldr	r3, [r3, r2]
 8001568:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800156a:	697b      	ldr	r3, [r7, #20]
 800156c:	2203      	movs	r2, #3
 800156e:	4013      	ands	r3, r2
 8001570:	009b      	lsls	r3, r3, #2
 8001572:	220f      	movs	r2, #15
 8001574:	409a      	lsls	r2, r3
 8001576:	0013      	movs	r3, r2
 8001578:	43da      	mvns	r2, r3
 800157a:	693b      	ldr	r3, [r7, #16]
 800157c:	4013      	ands	r3, r2
 800157e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001580:	687a      	ldr	r2, [r7, #4]
 8001582:	2390      	movs	r3, #144	; 0x90
 8001584:	05db      	lsls	r3, r3, #23
 8001586:	429a      	cmp	r2, r3
 8001588:	d013      	beq.n	80015b2 <HAL_GPIO_Init+0x1e2>
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	4a44      	ldr	r2, [pc, #272]	; (80016a0 <HAL_GPIO_Init+0x2d0>)
 800158e:	4293      	cmp	r3, r2
 8001590:	d00d      	beq.n	80015ae <HAL_GPIO_Init+0x1de>
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	4a43      	ldr	r2, [pc, #268]	; (80016a4 <HAL_GPIO_Init+0x2d4>)
 8001596:	4293      	cmp	r3, r2
 8001598:	d007      	beq.n	80015aa <HAL_GPIO_Init+0x1da>
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	4a42      	ldr	r2, [pc, #264]	; (80016a8 <HAL_GPIO_Init+0x2d8>)
 800159e:	4293      	cmp	r3, r2
 80015a0:	d101      	bne.n	80015a6 <HAL_GPIO_Init+0x1d6>
 80015a2:	2303      	movs	r3, #3
 80015a4:	e006      	b.n	80015b4 <HAL_GPIO_Init+0x1e4>
 80015a6:	2305      	movs	r3, #5
 80015a8:	e004      	b.n	80015b4 <HAL_GPIO_Init+0x1e4>
 80015aa:	2302      	movs	r3, #2
 80015ac:	e002      	b.n	80015b4 <HAL_GPIO_Init+0x1e4>
 80015ae:	2301      	movs	r3, #1
 80015b0:	e000      	b.n	80015b4 <HAL_GPIO_Init+0x1e4>
 80015b2:	2300      	movs	r3, #0
 80015b4:	697a      	ldr	r2, [r7, #20]
 80015b6:	2103      	movs	r1, #3
 80015b8:	400a      	ands	r2, r1
 80015ba:	0092      	lsls	r2, r2, #2
 80015bc:	4093      	lsls	r3, r2
 80015be:	693a      	ldr	r2, [r7, #16]
 80015c0:	4313      	orrs	r3, r2
 80015c2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80015c4:	4935      	ldr	r1, [pc, #212]	; (800169c <HAL_GPIO_Init+0x2cc>)
 80015c6:	697b      	ldr	r3, [r7, #20]
 80015c8:	089b      	lsrs	r3, r3, #2
 80015ca:	3302      	adds	r3, #2
 80015cc:	009b      	lsls	r3, r3, #2
 80015ce:	693a      	ldr	r2, [r7, #16]
 80015d0:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80015d2:	4b36      	ldr	r3, [pc, #216]	; (80016ac <HAL_GPIO_Init+0x2dc>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	43da      	mvns	r2, r3
 80015dc:	693b      	ldr	r3, [r7, #16]
 80015de:	4013      	ands	r3, r2
 80015e0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	685a      	ldr	r2, [r3, #4]
 80015e6:	2380      	movs	r3, #128	; 0x80
 80015e8:	025b      	lsls	r3, r3, #9
 80015ea:	4013      	ands	r3, r2
 80015ec:	d003      	beq.n	80015f6 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 80015ee:	693a      	ldr	r2, [r7, #16]
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	4313      	orrs	r3, r2
 80015f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80015f6:	4b2d      	ldr	r3, [pc, #180]	; (80016ac <HAL_GPIO_Init+0x2dc>)
 80015f8:	693a      	ldr	r2, [r7, #16]
 80015fa:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80015fc:	4b2b      	ldr	r3, [pc, #172]	; (80016ac <HAL_GPIO_Init+0x2dc>)
 80015fe:	685b      	ldr	r3, [r3, #4]
 8001600:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	43da      	mvns	r2, r3
 8001606:	693b      	ldr	r3, [r7, #16]
 8001608:	4013      	ands	r3, r2
 800160a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800160c:	683b      	ldr	r3, [r7, #0]
 800160e:	685a      	ldr	r2, [r3, #4]
 8001610:	2380      	movs	r3, #128	; 0x80
 8001612:	029b      	lsls	r3, r3, #10
 8001614:	4013      	ands	r3, r2
 8001616:	d003      	beq.n	8001620 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8001618:	693a      	ldr	r2, [r7, #16]
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	4313      	orrs	r3, r2
 800161e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001620:	4b22      	ldr	r3, [pc, #136]	; (80016ac <HAL_GPIO_Init+0x2dc>)
 8001622:	693a      	ldr	r2, [r7, #16]
 8001624:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001626:	4b21      	ldr	r3, [pc, #132]	; (80016ac <HAL_GPIO_Init+0x2dc>)
 8001628:	689b      	ldr	r3, [r3, #8]
 800162a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	43da      	mvns	r2, r3
 8001630:	693b      	ldr	r3, [r7, #16]
 8001632:	4013      	ands	r3, r2
 8001634:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	685a      	ldr	r2, [r3, #4]
 800163a:	2380      	movs	r3, #128	; 0x80
 800163c:	035b      	lsls	r3, r3, #13
 800163e:	4013      	ands	r3, r2
 8001640:	d003      	beq.n	800164a <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8001642:	693a      	ldr	r2, [r7, #16]
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	4313      	orrs	r3, r2
 8001648:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800164a:	4b18      	ldr	r3, [pc, #96]	; (80016ac <HAL_GPIO_Init+0x2dc>)
 800164c:	693a      	ldr	r2, [r7, #16]
 800164e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001650:	4b16      	ldr	r3, [pc, #88]	; (80016ac <HAL_GPIO_Init+0x2dc>)
 8001652:	68db      	ldr	r3, [r3, #12]
 8001654:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	43da      	mvns	r2, r3
 800165a:	693b      	ldr	r3, [r7, #16]
 800165c:	4013      	ands	r3, r2
 800165e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	685a      	ldr	r2, [r3, #4]
 8001664:	2380      	movs	r3, #128	; 0x80
 8001666:	039b      	lsls	r3, r3, #14
 8001668:	4013      	ands	r3, r2
 800166a:	d003      	beq.n	8001674 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 800166c:	693a      	ldr	r2, [r7, #16]
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	4313      	orrs	r3, r2
 8001672:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001674:	4b0d      	ldr	r3, [pc, #52]	; (80016ac <HAL_GPIO_Init+0x2dc>)
 8001676:	693a      	ldr	r2, [r7, #16]
 8001678:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 800167a:	697b      	ldr	r3, [r7, #20]
 800167c:	3301      	adds	r3, #1
 800167e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	681a      	ldr	r2, [r3, #0]
 8001684:	697b      	ldr	r3, [r7, #20]
 8001686:	40da      	lsrs	r2, r3
 8001688:	1e13      	subs	r3, r2, #0
 800168a:	d000      	beq.n	800168e <HAL_GPIO_Init+0x2be>
 800168c:	e6a8      	b.n	80013e0 <HAL_GPIO_Init+0x10>
  } 
}
 800168e:	46c0      	nop			; (mov r8, r8)
 8001690:	46c0      	nop			; (mov r8, r8)
 8001692:	46bd      	mov	sp, r7
 8001694:	b006      	add	sp, #24
 8001696:	bd80      	pop	{r7, pc}
 8001698:	40021000 	.word	0x40021000
 800169c:	40010000 	.word	0x40010000
 80016a0:	48000400 	.word	0x48000400
 80016a4:	48000800 	.word	0x48000800
 80016a8:	48000c00 	.word	0x48000c00
 80016ac:	40010400 	.word	0x40010400

080016b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b082      	sub	sp, #8
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
 80016b8:	0008      	movs	r0, r1
 80016ba:	0011      	movs	r1, r2
 80016bc:	1cbb      	adds	r3, r7, #2
 80016be:	1c02      	adds	r2, r0, #0
 80016c0:	801a      	strh	r2, [r3, #0]
 80016c2:	1c7b      	adds	r3, r7, #1
 80016c4:	1c0a      	adds	r2, r1, #0
 80016c6:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80016c8:	1c7b      	adds	r3, r7, #1
 80016ca:	781b      	ldrb	r3, [r3, #0]
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d004      	beq.n	80016da <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80016d0:	1cbb      	adds	r3, r7, #2
 80016d2:	881a      	ldrh	r2, [r3, #0]
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80016d8:	e003      	b.n	80016e2 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80016da:	1cbb      	adds	r3, r7, #2
 80016dc:	881a      	ldrh	r2, [r3, #0]
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	629a      	str	r2, [r3, #40]	; 0x28
}
 80016e2:	46c0      	nop			; (mov r8, r8)
 80016e4:	46bd      	mov	sp, r7
 80016e6:	b002      	add	sp, #8
 80016e8:	bd80      	pop	{r7, pc}
	...

080016ec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b082      	sub	sp, #8
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d101      	bne.n	80016fe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80016fa:	2301      	movs	r3, #1
 80016fc:	e082      	b.n	8001804 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	2241      	movs	r2, #65	; 0x41
 8001702:	5c9b      	ldrb	r3, [r3, r2]
 8001704:	b2db      	uxtb	r3, r3
 8001706:	2b00      	cmp	r3, #0
 8001708:	d107      	bne.n	800171a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	2240      	movs	r2, #64	; 0x40
 800170e:	2100      	movs	r1, #0
 8001710:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	0018      	movs	r0, r3
 8001716:	f7ff fb09 	bl	8000d2c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	2241      	movs	r2, #65	; 0x41
 800171e:	2124      	movs	r1, #36	; 0x24
 8001720:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	681a      	ldr	r2, [r3, #0]
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	2101      	movs	r1, #1
 800172e:	438a      	bics	r2, r1
 8001730:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	685a      	ldr	r2, [r3, #4]
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	4934      	ldr	r1, [pc, #208]	; (800180c <HAL_I2C_Init+0x120>)
 800173c:	400a      	ands	r2, r1
 800173e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	689a      	ldr	r2, [r3, #8]
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	4931      	ldr	r1, [pc, #196]	; (8001810 <HAL_I2C_Init+0x124>)
 800174c:	400a      	ands	r2, r1
 800174e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	68db      	ldr	r3, [r3, #12]
 8001754:	2b01      	cmp	r3, #1
 8001756:	d108      	bne.n	800176a <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	689a      	ldr	r2, [r3, #8]
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	2180      	movs	r1, #128	; 0x80
 8001762:	0209      	lsls	r1, r1, #8
 8001764:	430a      	orrs	r2, r1
 8001766:	609a      	str	r2, [r3, #8]
 8001768:	e007      	b.n	800177a <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	689a      	ldr	r2, [r3, #8]
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	2184      	movs	r1, #132	; 0x84
 8001774:	0209      	lsls	r1, r1, #8
 8001776:	430a      	orrs	r2, r1
 8001778:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	68db      	ldr	r3, [r3, #12]
 800177e:	2b02      	cmp	r3, #2
 8001780:	d104      	bne.n	800178c <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	2280      	movs	r2, #128	; 0x80
 8001788:	0112      	lsls	r2, r2, #4
 800178a:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	685a      	ldr	r2, [r3, #4]
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	491f      	ldr	r1, [pc, #124]	; (8001814 <HAL_I2C_Init+0x128>)
 8001798:	430a      	orrs	r2, r1
 800179a:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	68da      	ldr	r2, [r3, #12]
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	491a      	ldr	r1, [pc, #104]	; (8001810 <HAL_I2C_Init+0x124>)
 80017a8:	400a      	ands	r2, r1
 80017aa:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	691a      	ldr	r2, [r3, #16]
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	695b      	ldr	r3, [r3, #20]
 80017b4:	431a      	orrs	r2, r3
 80017b6:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	699b      	ldr	r3, [r3, #24]
 80017bc:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	430a      	orrs	r2, r1
 80017c4:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	69d9      	ldr	r1, [r3, #28]
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	6a1a      	ldr	r2, [r3, #32]
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	430a      	orrs	r2, r1
 80017d4:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	681a      	ldr	r2, [r3, #0]
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	2101      	movs	r1, #1
 80017e2:	430a      	orrs	r2, r1
 80017e4:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	2200      	movs	r2, #0
 80017ea:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	2241      	movs	r2, #65	; 0x41
 80017f0:	2120      	movs	r1, #32
 80017f2:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	2200      	movs	r2, #0
 80017f8:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	2242      	movs	r2, #66	; 0x42
 80017fe:	2100      	movs	r1, #0
 8001800:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001802:	2300      	movs	r3, #0
}
 8001804:	0018      	movs	r0, r3
 8001806:	46bd      	mov	sp, r7
 8001808:	b002      	add	sp, #8
 800180a:	bd80      	pop	{r7, pc}
 800180c:	f0ffffff 	.word	0xf0ffffff
 8001810:	ffff7fff 	.word	0xffff7fff
 8001814:	02008000 	.word	0x02008000

08001818 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001818:	b590      	push	{r4, r7, lr}
 800181a:	b089      	sub	sp, #36	; 0x24
 800181c:	af02      	add	r7, sp, #8
 800181e:	60f8      	str	r0, [r7, #12]
 8001820:	000c      	movs	r4, r1
 8001822:	0010      	movs	r0, r2
 8001824:	0019      	movs	r1, r3
 8001826:	230a      	movs	r3, #10
 8001828:	18fb      	adds	r3, r7, r3
 800182a:	1c22      	adds	r2, r4, #0
 800182c:	801a      	strh	r2, [r3, #0]
 800182e:	2308      	movs	r3, #8
 8001830:	18fb      	adds	r3, r7, r3
 8001832:	1c02      	adds	r2, r0, #0
 8001834:	801a      	strh	r2, [r3, #0]
 8001836:	1dbb      	adds	r3, r7, #6
 8001838:	1c0a      	adds	r2, r1, #0
 800183a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	2241      	movs	r2, #65	; 0x41
 8001840:	5c9b      	ldrb	r3, [r3, r2]
 8001842:	b2db      	uxtb	r3, r3
 8001844:	2b20      	cmp	r3, #32
 8001846:	d000      	beq.n	800184a <HAL_I2C_Mem_Write+0x32>
 8001848:	e10c      	b.n	8001a64 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 800184a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800184c:	2b00      	cmp	r3, #0
 800184e:	d004      	beq.n	800185a <HAL_I2C_Mem_Write+0x42>
 8001850:	232c      	movs	r3, #44	; 0x2c
 8001852:	18fb      	adds	r3, r7, r3
 8001854:	881b      	ldrh	r3, [r3, #0]
 8001856:	2b00      	cmp	r3, #0
 8001858:	d105      	bne.n	8001866 <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	2280      	movs	r2, #128	; 0x80
 800185e:	0092      	lsls	r2, r2, #2
 8001860:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8001862:	2301      	movs	r3, #1
 8001864:	e0ff      	b.n	8001a66 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	2240      	movs	r2, #64	; 0x40
 800186a:	5c9b      	ldrb	r3, [r3, r2]
 800186c:	2b01      	cmp	r3, #1
 800186e:	d101      	bne.n	8001874 <HAL_I2C_Mem_Write+0x5c>
 8001870:	2302      	movs	r3, #2
 8001872:	e0f8      	b.n	8001a66 <HAL_I2C_Mem_Write+0x24e>
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	2240      	movs	r2, #64	; 0x40
 8001878:	2101      	movs	r1, #1
 800187a:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800187c:	f7ff fc5e 	bl	800113c <HAL_GetTick>
 8001880:	0003      	movs	r3, r0
 8001882:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001884:	2380      	movs	r3, #128	; 0x80
 8001886:	0219      	lsls	r1, r3, #8
 8001888:	68f8      	ldr	r0, [r7, #12]
 800188a:	697b      	ldr	r3, [r7, #20]
 800188c:	9300      	str	r3, [sp, #0]
 800188e:	2319      	movs	r3, #25
 8001890:	2201      	movs	r2, #1
 8001892:	f000 fb0b 	bl	8001eac <I2C_WaitOnFlagUntilTimeout>
 8001896:	1e03      	subs	r3, r0, #0
 8001898:	d001      	beq.n	800189e <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 800189a:	2301      	movs	r3, #1
 800189c:	e0e3      	b.n	8001a66 <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	2241      	movs	r2, #65	; 0x41
 80018a2:	2121      	movs	r1, #33	; 0x21
 80018a4:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	2242      	movs	r2, #66	; 0x42
 80018aa:	2140      	movs	r1, #64	; 0x40
 80018ac:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	2200      	movs	r2, #0
 80018b2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80018b8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	222c      	movs	r2, #44	; 0x2c
 80018be:	18ba      	adds	r2, r7, r2
 80018c0:	8812      	ldrh	r2, [r2, #0]
 80018c2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	2200      	movs	r2, #0
 80018c8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80018ca:	1dbb      	adds	r3, r7, #6
 80018cc:	881c      	ldrh	r4, [r3, #0]
 80018ce:	2308      	movs	r3, #8
 80018d0:	18fb      	adds	r3, r7, r3
 80018d2:	881a      	ldrh	r2, [r3, #0]
 80018d4:	230a      	movs	r3, #10
 80018d6:	18fb      	adds	r3, r7, r3
 80018d8:	8819      	ldrh	r1, [r3, #0]
 80018da:	68f8      	ldr	r0, [r7, #12]
 80018dc:	697b      	ldr	r3, [r7, #20]
 80018de:	9301      	str	r3, [sp, #4]
 80018e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80018e2:	9300      	str	r3, [sp, #0]
 80018e4:	0023      	movs	r3, r4
 80018e6:	f000 f9f9 	bl	8001cdc <I2C_RequestMemoryWrite>
 80018ea:	1e03      	subs	r3, r0, #0
 80018ec:	d005      	beq.n	80018fa <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	2240      	movs	r2, #64	; 0x40
 80018f2:	2100      	movs	r1, #0
 80018f4:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 80018f6:	2301      	movs	r3, #1
 80018f8:	e0b5      	b.n	8001a66 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80018fe:	b29b      	uxth	r3, r3
 8001900:	2bff      	cmp	r3, #255	; 0xff
 8001902:	d911      	bls.n	8001928 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	22ff      	movs	r2, #255	; 0xff
 8001908:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800190e:	b2da      	uxtb	r2, r3
 8001910:	2380      	movs	r3, #128	; 0x80
 8001912:	045c      	lsls	r4, r3, #17
 8001914:	230a      	movs	r3, #10
 8001916:	18fb      	adds	r3, r7, r3
 8001918:	8819      	ldrh	r1, [r3, #0]
 800191a:	68f8      	ldr	r0, [r7, #12]
 800191c:	2300      	movs	r3, #0
 800191e:	9300      	str	r3, [sp, #0]
 8001920:	0023      	movs	r3, r4
 8001922:	f000 fbf7 	bl	8002114 <I2C_TransferConfig>
 8001926:	e012      	b.n	800194e <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800192c:	b29a      	uxth	r2, r3
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001936:	b2da      	uxtb	r2, r3
 8001938:	2380      	movs	r3, #128	; 0x80
 800193a:	049c      	lsls	r4, r3, #18
 800193c:	230a      	movs	r3, #10
 800193e:	18fb      	adds	r3, r7, r3
 8001940:	8819      	ldrh	r1, [r3, #0]
 8001942:	68f8      	ldr	r0, [r7, #12]
 8001944:	2300      	movs	r3, #0
 8001946:	9300      	str	r3, [sp, #0]
 8001948:	0023      	movs	r3, r4
 800194a:	f000 fbe3 	bl	8002114 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800194e:	697a      	ldr	r2, [r7, #20]
 8001950:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	0018      	movs	r0, r3
 8001956:	f000 fae8 	bl	8001f2a <I2C_WaitOnTXISFlagUntilTimeout>
 800195a:	1e03      	subs	r3, r0, #0
 800195c:	d001      	beq.n	8001962 <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 800195e:	2301      	movs	r3, #1
 8001960:	e081      	b.n	8001a66 <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001966:	781a      	ldrb	r2, [r3, #0]
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001972:	1c5a      	adds	r2, r3, #1
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800197c:	b29b      	uxth	r3, r3
 800197e:	3b01      	subs	r3, #1
 8001980:	b29a      	uxth	r2, r3
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800198a:	3b01      	subs	r3, #1
 800198c:	b29a      	uxth	r2, r3
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001996:	b29b      	uxth	r3, r3
 8001998:	2b00      	cmp	r3, #0
 800199a:	d03a      	beq.n	8001a12 <HAL_I2C_Mem_Write+0x1fa>
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d136      	bne.n	8001a12 <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80019a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80019a6:	68f8      	ldr	r0, [r7, #12]
 80019a8:	697b      	ldr	r3, [r7, #20]
 80019aa:	9300      	str	r3, [sp, #0]
 80019ac:	0013      	movs	r3, r2
 80019ae:	2200      	movs	r2, #0
 80019b0:	2180      	movs	r1, #128	; 0x80
 80019b2:	f000 fa7b 	bl	8001eac <I2C_WaitOnFlagUntilTimeout>
 80019b6:	1e03      	subs	r3, r0, #0
 80019b8:	d001      	beq.n	80019be <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 80019ba:	2301      	movs	r3, #1
 80019bc:	e053      	b.n	8001a66 <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80019c2:	b29b      	uxth	r3, r3
 80019c4:	2bff      	cmp	r3, #255	; 0xff
 80019c6:	d911      	bls.n	80019ec <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	22ff      	movs	r2, #255	; 0xff
 80019cc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019d2:	b2da      	uxtb	r2, r3
 80019d4:	2380      	movs	r3, #128	; 0x80
 80019d6:	045c      	lsls	r4, r3, #17
 80019d8:	230a      	movs	r3, #10
 80019da:	18fb      	adds	r3, r7, r3
 80019dc:	8819      	ldrh	r1, [r3, #0]
 80019de:	68f8      	ldr	r0, [r7, #12]
 80019e0:	2300      	movs	r3, #0
 80019e2:	9300      	str	r3, [sp, #0]
 80019e4:	0023      	movs	r3, r4
 80019e6:	f000 fb95 	bl	8002114 <I2C_TransferConfig>
 80019ea:	e012      	b.n	8001a12 <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80019f0:	b29a      	uxth	r2, r3
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019fa:	b2da      	uxtb	r2, r3
 80019fc:	2380      	movs	r3, #128	; 0x80
 80019fe:	049c      	lsls	r4, r3, #18
 8001a00:	230a      	movs	r3, #10
 8001a02:	18fb      	adds	r3, r7, r3
 8001a04:	8819      	ldrh	r1, [r3, #0]
 8001a06:	68f8      	ldr	r0, [r7, #12]
 8001a08:	2300      	movs	r3, #0
 8001a0a:	9300      	str	r3, [sp, #0]
 8001a0c:	0023      	movs	r3, r4
 8001a0e:	f000 fb81 	bl	8002114 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a16:	b29b      	uxth	r3, r3
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d198      	bne.n	800194e <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001a1c:	697a      	ldr	r2, [r7, #20]
 8001a1e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	0018      	movs	r0, r3
 8001a24:	f000 fac0 	bl	8001fa8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001a28:	1e03      	subs	r3, r0, #0
 8001a2a:	d001      	beq.n	8001a30 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8001a2c:	2301      	movs	r3, #1
 8001a2e:	e01a      	b.n	8001a66 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	2220      	movs	r2, #32
 8001a36:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	685a      	ldr	r2, [r3, #4]
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	490b      	ldr	r1, [pc, #44]	; (8001a70 <HAL_I2C_Mem_Write+0x258>)
 8001a44:	400a      	ands	r2, r1
 8001a46:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	2241      	movs	r2, #65	; 0x41
 8001a4c:	2120      	movs	r1, #32
 8001a4e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	2242      	movs	r2, #66	; 0x42
 8001a54:	2100      	movs	r1, #0
 8001a56:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	2240      	movs	r2, #64	; 0x40
 8001a5c:	2100      	movs	r1, #0
 8001a5e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001a60:	2300      	movs	r3, #0
 8001a62:	e000      	b.n	8001a66 <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8001a64:	2302      	movs	r3, #2
  }
}
 8001a66:	0018      	movs	r0, r3
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	b007      	add	sp, #28
 8001a6c:	bd90      	pop	{r4, r7, pc}
 8001a6e:	46c0      	nop			; (mov r8, r8)
 8001a70:	fe00e800 	.word	0xfe00e800

08001a74 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001a74:	b590      	push	{r4, r7, lr}
 8001a76:	b089      	sub	sp, #36	; 0x24
 8001a78:	af02      	add	r7, sp, #8
 8001a7a:	60f8      	str	r0, [r7, #12]
 8001a7c:	000c      	movs	r4, r1
 8001a7e:	0010      	movs	r0, r2
 8001a80:	0019      	movs	r1, r3
 8001a82:	230a      	movs	r3, #10
 8001a84:	18fb      	adds	r3, r7, r3
 8001a86:	1c22      	adds	r2, r4, #0
 8001a88:	801a      	strh	r2, [r3, #0]
 8001a8a:	2308      	movs	r3, #8
 8001a8c:	18fb      	adds	r3, r7, r3
 8001a8e:	1c02      	adds	r2, r0, #0
 8001a90:	801a      	strh	r2, [r3, #0]
 8001a92:	1dbb      	adds	r3, r7, #6
 8001a94:	1c0a      	adds	r2, r1, #0
 8001a96:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	2241      	movs	r2, #65	; 0x41
 8001a9c:	5c9b      	ldrb	r3, [r3, r2]
 8001a9e:	b2db      	uxtb	r3, r3
 8001aa0:	2b20      	cmp	r3, #32
 8001aa2:	d000      	beq.n	8001aa6 <HAL_I2C_Mem_Read+0x32>
 8001aa4:	e110      	b.n	8001cc8 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 8001aa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d004      	beq.n	8001ab6 <HAL_I2C_Mem_Read+0x42>
 8001aac:	232c      	movs	r3, #44	; 0x2c
 8001aae:	18fb      	adds	r3, r7, r3
 8001ab0:	881b      	ldrh	r3, [r3, #0]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d105      	bne.n	8001ac2 <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	2280      	movs	r2, #128	; 0x80
 8001aba:	0092      	lsls	r2, r2, #2
 8001abc:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8001abe:	2301      	movs	r3, #1
 8001ac0:	e103      	b.n	8001cca <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	2240      	movs	r2, #64	; 0x40
 8001ac6:	5c9b      	ldrb	r3, [r3, r2]
 8001ac8:	2b01      	cmp	r3, #1
 8001aca:	d101      	bne.n	8001ad0 <HAL_I2C_Mem_Read+0x5c>
 8001acc:	2302      	movs	r3, #2
 8001ace:	e0fc      	b.n	8001cca <HAL_I2C_Mem_Read+0x256>
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	2240      	movs	r2, #64	; 0x40
 8001ad4:	2101      	movs	r1, #1
 8001ad6:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001ad8:	f7ff fb30 	bl	800113c <HAL_GetTick>
 8001adc:	0003      	movs	r3, r0
 8001ade:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001ae0:	2380      	movs	r3, #128	; 0x80
 8001ae2:	0219      	lsls	r1, r3, #8
 8001ae4:	68f8      	ldr	r0, [r7, #12]
 8001ae6:	697b      	ldr	r3, [r7, #20]
 8001ae8:	9300      	str	r3, [sp, #0]
 8001aea:	2319      	movs	r3, #25
 8001aec:	2201      	movs	r2, #1
 8001aee:	f000 f9dd 	bl	8001eac <I2C_WaitOnFlagUntilTimeout>
 8001af2:	1e03      	subs	r3, r0, #0
 8001af4:	d001      	beq.n	8001afa <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 8001af6:	2301      	movs	r3, #1
 8001af8:	e0e7      	b.n	8001cca <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	2241      	movs	r2, #65	; 0x41
 8001afe:	2122      	movs	r1, #34	; 0x22
 8001b00:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	2242      	movs	r2, #66	; 0x42
 8001b06:	2140      	movs	r1, #64	; 0x40
 8001b08:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001b14:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	222c      	movs	r2, #44	; 0x2c
 8001b1a:	18ba      	adds	r2, r7, r2
 8001b1c:	8812      	ldrh	r2, [r2, #0]
 8001b1e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	2200      	movs	r2, #0
 8001b24:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001b26:	1dbb      	adds	r3, r7, #6
 8001b28:	881c      	ldrh	r4, [r3, #0]
 8001b2a:	2308      	movs	r3, #8
 8001b2c:	18fb      	adds	r3, r7, r3
 8001b2e:	881a      	ldrh	r2, [r3, #0]
 8001b30:	230a      	movs	r3, #10
 8001b32:	18fb      	adds	r3, r7, r3
 8001b34:	8819      	ldrh	r1, [r3, #0]
 8001b36:	68f8      	ldr	r0, [r7, #12]
 8001b38:	697b      	ldr	r3, [r7, #20]
 8001b3a:	9301      	str	r3, [sp, #4]
 8001b3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b3e:	9300      	str	r3, [sp, #0]
 8001b40:	0023      	movs	r3, r4
 8001b42:	f000 f92f 	bl	8001da4 <I2C_RequestMemoryRead>
 8001b46:	1e03      	subs	r3, r0, #0
 8001b48:	d005      	beq.n	8001b56 <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	2240      	movs	r2, #64	; 0x40
 8001b4e:	2100      	movs	r1, #0
 8001b50:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8001b52:	2301      	movs	r3, #1
 8001b54:	e0b9      	b.n	8001cca <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b5a:	b29b      	uxth	r3, r3
 8001b5c:	2bff      	cmp	r3, #255	; 0xff
 8001b5e:	d911      	bls.n	8001b84 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	22ff      	movs	r2, #255	; 0xff
 8001b64:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b6a:	b2da      	uxtb	r2, r3
 8001b6c:	2380      	movs	r3, #128	; 0x80
 8001b6e:	045c      	lsls	r4, r3, #17
 8001b70:	230a      	movs	r3, #10
 8001b72:	18fb      	adds	r3, r7, r3
 8001b74:	8819      	ldrh	r1, [r3, #0]
 8001b76:	68f8      	ldr	r0, [r7, #12]
 8001b78:	4b56      	ldr	r3, [pc, #344]	; (8001cd4 <HAL_I2C_Mem_Read+0x260>)
 8001b7a:	9300      	str	r3, [sp, #0]
 8001b7c:	0023      	movs	r3, r4
 8001b7e:	f000 fac9 	bl	8002114 <I2C_TransferConfig>
 8001b82:	e012      	b.n	8001baa <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b88:	b29a      	uxth	r2, r3
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b92:	b2da      	uxtb	r2, r3
 8001b94:	2380      	movs	r3, #128	; 0x80
 8001b96:	049c      	lsls	r4, r3, #18
 8001b98:	230a      	movs	r3, #10
 8001b9a:	18fb      	adds	r3, r7, r3
 8001b9c:	8819      	ldrh	r1, [r3, #0]
 8001b9e:	68f8      	ldr	r0, [r7, #12]
 8001ba0:	4b4c      	ldr	r3, [pc, #304]	; (8001cd4 <HAL_I2C_Mem_Read+0x260>)
 8001ba2:	9300      	str	r3, [sp, #0]
 8001ba4:	0023      	movs	r3, r4
 8001ba6:	f000 fab5 	bl	8002114 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8001baa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001bac:	68f8      	ldr	r0, [r7, #12]
 8001bae:	697b      	ldr	r3, [r7, #20]
 8001bb0:	9300      	str	r3, [sp, #0]
 8001bb2:	0013      	movs	r3, r2
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	2104      	movs	r1, #4
 8001bb8:	f000 f978 	bl	8001eac <I2C_WaitOnFlagUntilTimeout>
 8001bbc:	1e03      	subs	r3, r0, #0
 8001bbe:	d001      	beq.n	8001bc4 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8001bc0:	2301      	movs	r3, #1
 8001bc2:	e082      	b.n	8001cca <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bce:	b2d2      	uxtb	r2, r2
 8001bd0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bd6:	1c5a      	adds	r2, r3, #1
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001be0:	3b01      	subs	r3, #1
 8001be2:	b29a      	uxth	r2, r3
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001bec:	b29b      	uxth	r3, r3
 8001bee:	3b01      	subs	r3, #1
 8001bf0:	b29a      	uxth	r2, r3
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001bfa:	b29b      	uxth	r3, r3
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d03a      	beq.n	8001c76 <HAL_I2C_Mem_Read+0x202>
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d136      	bne.n	8001c76 <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001c08:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001c0a:	68f8      	ldr	r0, [r7, #12]
 8001c0c:	697b      	ldr	r3, [r7, #20]
 8001c0e:	9300      	str	r3, [sp, #0]
 8001c10:	0013      	movs	r3, r2
 8001c12:	2200      	movs	r2, #0
 8001c14:	2180      	movs	r1, #128	; 0x80
 8001c16:	f000 f949 	bl	8001eac <I2C_WaitOnFlagUntilTimeout>
 8001c1a:	1e03      	subs	r3, r0, #0
 8001c1c:	d001      	beq.n	8001c22 <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	e053      	b.n	8001cca <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c26:	b29b      	uxth	r3, r3
 8001c28:	2bff      	cmp	r3, #255	; 0xff
 8001c2a:	d911      	bls.n	8001c50 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	22ff      	movs	r2, #255	; 0xff
 8001c30:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c36:	b2da      	uxtb	r2, r3
 8001c38:	2380      	movs	r3, #128	; 0x80
 8001c3a:	045c      	lsls	r4, r3, #17
 8001c3c:	230a      	movs	r3, #10
 8001c3e:	18fb      	adds	r3, r7, r3
 8001c40:	8819      	ldrh	r1, [r3, #0]
 8001c42:	68f8      	ldr	r0, [r7, #12]
 8001c44:	2300      	movs	r3, #0
 8001c46:	9300      	str	r3, [sp, #0]
 8001c48:	0023      	movs	r3, r4
 8001c4a:	f000 fa63 	bl	8002114 <I2C_TransferConfig>
 8001c4e:	e012      	b.n	8001c76 <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c54:	b29a      	uxth	r2, r3
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c5e:	b2da      	uxtb	r2, r3
 8001c60:	2380      	movs	r3, #128	; 0x80
 8001c62:	049c      	lsls	r4, r3, #18
 8001c64:	230a      	movs	r3, #10
 8001c66:	18fb      	adds	r3, r7, r3
 8001c68:	8819      	ldrh	r1, [r3, #0]
 8001c6a:	68f8      	ldr	r0, [r7, #12]
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	9300      	str	r3, [sp, #0]
 8001c70:	0023      	movs	r3, r4
 8001c72:	f000 fa4f 	bl	8002114 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c7a:	b29b      	uxth	r3, r3
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d194      	bne.n	8001baa <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001c80:	697a      	ldr	r2, [r7, #20]
 8001c82:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	0018      	movs	r0, r3
 8001c88:	f000 f98e 	bl	8001fa8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001c8c:	1e03      	subs	r3, r0, #0
 8001c8e:	d001      	beq.n	8001c94 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 8001c90:	2301      	movs	r3, #1
 8001c92:	e01a      	b.n	8001cca <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	2220      	movs	r2, #32
 8001c9a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	685a      	ldr	r2, [r3, #4]
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	490c      	ldr	r1, [pc, #48]	; (8001cd8 <HAL_I2C_Mem_Read+0x264>)
 8001ca8:	400a      	ands	r2, r1
 8001caa:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	2241      	movs	r2, #65	; 0x41
 8001cb0:	2120      	movs	r1, #32
 8001cb2:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	2242      	movs	r2, #66	; 0x42
 8001cb8:	2100      	movs	r1, #0
 8001cba:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	2240      	movs	r2, #64	; 0x40
 8001cc0:	2100      	movs	r1, #0
 8001cc2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	e000      	b.n	8001cca <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 8001cc8:	2302      	movs	r3, #2
  }
}
 8001cca:	0018      	movs	r0, r3
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	b007      	add	sp, #28
 8001cd0:	bd90      	pop	{r4, r7, pc}
 8001cd2:	46c0      	nop			; (mov r8, r8)
 8001cd4:	80002400 	.word	0x80002400
 8001cd8:	fe00e800 	.word	0xfe00e800

08001cdc <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8001cdc:	b5b0      	push	{r4, r5, r7, lr}
 8001cde:	b086      	sub	sp, #24
 8001ce0:	af02      	add	r7, sp, #8
 8001ce2:	60f8      	str	r0, [r7, #12]
 8001ce4:	000c      	movs	r4, r1
 8001ce6:	0010      	movs	r0, r2
 8001ce8:	0019      	movs	r1, r3
 8001cea:	250a      	movs	r5, #10
 8001cec:	197b      	adds	r3, r7, r5
 8001cee:	1c22      	adds	r2, r4, #0
 8001cf0:	801a      	strh	r2, [r3, #0]
 8001cf2:	2308      	movs	r3, #8
 8001cf4:	18fb      	adds	r3, r7, r3
 8001cf6:	1c02      	adds	r2, r0, #0
 8001cf8:	801a      	strh	r2, [r3, #0]
 8001cfa:	1dbb      	adds	r3, r7, #6
 8001cfc:	1c0a      	adds	r2, r1, #0
 8001cfe:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001d00:	1dbb      	adds	r3, r7, #6
 8001d02:	881b      	ldrh	r3, [r3, #0]
 8001d04:	b2da      	uxtb	r2, r3
 8001d06:	2380      	movs	r3, #128	; 0x80
 8001d08:	045c      	lsls	r4, r3, #17
 8001d0a:	197b      	adds	r3, r7, r5
 8001d0c:	8819      	ldrh	r1, [r3, #0]
 8001d0e:	68f8      	ldr	r0, [r7, #12]
 8001d10:	4b23      	ldr	r3, [pc, #140]	; (8001da0 <I2C_RequestMemoryWrite+0xc4>)
 8001d12:	9300      	str	r3, [sp, #0]
 8001d14:	0023      	movs	r3, r4
 8001d16:	f000 f9fd 	bl	8002114 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001d1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d1c:	6a39      	ldr	r1, [r7, #32]
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	0018      	movs	r0, r3
 8001d22:	f000 f902 	bl	8001f2a <I2C_WaitOnTXISFlagUntilTimeout>
 8001d26:	1e03      	subs	r3, r0, #0
 8001d28:	d001      	beq.n	8001d2e <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 8001d2a:	2301      	movs	r3, #1
 8001d2c:	e033      	b.n	8001d96 <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001d2e:	1dbb      	adds	r3, r7, #6
 8001d30:	881b      	ldrh	r3, [r3, #0]
 8001d32:	2b01      	cmp	r3, #1
 8001d34:	d107      	bne.n	8001d46 <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001d36:	2308      	movs	r3, #8
 8001d38:	18fb      	adds	r3, r7, r3
 8001d3a:	881b      	ldrh	r3, [r3, #0]
 8001d3c:	b2da      	uxtb	r2, r3
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	629a      	str	r2, [r3, #40]	; 0x28
 8001d44:	e019      	b.n	8001d7a <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001d46:	2308      	movs	r3, #8
 8001d48:	18fb      	adds	r3, r7, r3
 8001d4a:	881b      	ldrh	r3, [r3, #0]
 8001d4c:	0a1b      	lsrs	r3, r3, #8
 8001d4e:	b29b      	uxth	r3, r3
 8001d50:	b2da      	uxtb	r2, r3
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001d58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d5a:	6a39      	ldr	r1, [r7, #32]
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	0018      	movs	r0, r3
 8001d60:	f000 f8e3 	bl	8001f2a <I2C_WaitOnTXISFlagUntilTimeout>
 8001d64:	1e03      	subs	r3, r0, #0
 8001d66:	d001      	beq.n	8001d6c <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8001d68:	2301      	movs	r3, #1
 8001d6a:	e014      	b.n	8001d96 <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001d6c:	2308      	movs	r3, #8
 8001d6e:	18fb      	adds	r3, r7, r3
 8001d70:	881b      	ldrh	r3, [r3, #0]
 8001d72:	b2da      	uxtb	r2, r3
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8001d7a:	6a3a      	ldr	r2, [r7, #32]
 8001d7c:	68f8      	ldr	r0, [r7, #12]
 8001d7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d80:	9300      	str	r3, [sp, #0]
 8001d82:	0013      	movs	r3, r2
 8001d84:	2200      	movs	r2, #0
 8001d86:	2180      	movs	r1, #128	; 0x80
 8001d88:	f000 f890 	bl	8001eac <I2C_WaitOnFlagUntilTimeout>
 8001d8c:	1e03      	subs	r3, r0, #0
 8001d8e:	d001      	beq.n	8001d94 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8001d90:	2301      	movs	r3, #1
 8001d92:	e000      	b.n	8001d96 <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8001d94:	2300      	movs	r3, #0
}
 8001d96:	0018      	movs	r0, r3
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	b004      	add	sp, #16
 8001d9c:	bdb0      	pop	{r4, r5, r7, pc}
 8001d9e:	46c0      	nop			; (mov r8, r8)
 8001da0:	80002000 	.word	0x80002000

08001da4 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8001da4:	b5b0      	push	{r4, r5, r7, lr}
 8001da6:	b086      	sub	sp, #24
 8001da8:	af02      	add	r7, sp, #8
 8001daa:	60f8      	str	r0, [r7, #12]
 8001dac:	000c      	movs	r4, r1
 8001dae:	0010      	movs	r0, r2
 8001db0:	0019      	movs	r1, r3
 8001db2:	250a      	movs	r5, #10
 8001db4:	197b      	adds	r3, r7, r5
 8001db6:	1c22      	adds	r2, r4, #0
 8001db8:	801a      	strh	r2, [r3, #0]
 8001dba:	2308      	movs	r3, #8
 8001dbc:	18fb      	adds	r3, r7, r3
 8001dbe:	1c02      	adds	r2, r0, #0
 8001dc0:	801a      	strh	r2, [r3, #0]
 8001dc2:	1dbb      	adds	r3, r7, #6
 8001dc4:	1c0a      	adds	r2, r1, #0
 8001dc6:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001dc8:	1dbb      	adds	r3, r7, #6
 8001dca:	881b      	ldrh	r3, [r3, #0]
 8001dcc:	b2da      	uxtb	r2, r3
 8001dce:	197b      	adds	r3, r7, r5
 8001dd0:	8819      	ldrh	r1, [r3, #0]
 8001dd2:	68f8      	ldr	r0, [r7, #12]
 8001dd4:	4b23      	ldr	r3, [pc, #140]	; (8001e64 <I2C_RequestMemoryRead+0xc0>)
 8001dd6:	9300      	str	r3, [sp, #0]
 8001dd8:	2300      	movs	r3, #0
 8001dda:	f000 f99b 	bl	8002114 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001dde:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001de0:	6a39      	ldr	r1, [r7, #32]
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	0018      	movs	r0, r3
 8001de6:	f000 f8a0 	bl	8001f2a <I2C_WaitOnTXISFlagUntilTimeout>
 8001dea:	1e03      	subs	r3, r0, #0
 8001dec:	d001      	beq.n	8001df2 <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 8001dee:	2301      	movs	r3, #1
 8001df0:	e033      	b.n	8001e5a <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001df2:	1dbb      	adds	r3, r7, #6
 8001df4:	881b      	ldrh	r3, [r3, #0]
 8001df6:	2b01      	cmp	r3, #1
 8001df8:	d107      	bne.n	8001e0a <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001dfa:	2308      	movs	r3, #8
 8001dfc:	18fb      	adds	r3, r7, r3
 8001dfe:	881b      	ldrh	r3, [r3, #0]
 8001e00:	b2da      	uxtb	r2, r3
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	629a      	str	r2, [r3, #40]	; 0x28
 8001e08:	e019      	b.n	8001e3e <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001e0a:	2308      	movs	r3, #8
 8001e0c:	18fb      	adds	r3, r7, r3
 8001e0e:	881b      	ldrh	r3, [r3, #0]
 8001e10:	0a1b      	lsrs	r3, r3, #8
 8001e12:	b29b      	uxth	r3, r3
 8001e14:	b2da      	uxtb	r2, r3
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001e1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e1e:	6a39      	ldr	r1, [r7, #32]
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	0018      	movs	r0, r3
 8001e24:	f000 f881 	bl	8001f2a <I2C_WaitOnTXISFlagUntilTimeout>
 8001e28:	1e03      	subs	r3, r0, #0
 8001e2a:	d001      	beq.n	8001e30 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 8001e2c:	2301      	movs	r3, #1
 8001e2e:	e014      	b.n	8001e5a <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001e30:	2308      	movs	r3, #8
 8001e32:	18fb      	adds	r3, r7, r3
 8001e34:	881b      	ldrh	r3, [r3, #0]
 8001e36:	b2da      	uxtb	r2, r3
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8001e3e:	6a3a      	ldr	r2, [r7, #32]
 8001e40:	68f8      	ldr	r0, [r7, #12]
 8001e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e44:	9300      	str	r3, [sp, #0]
 8001e46:	0013      	movs	r3, r2
 8001e48:	2200      	movs	r2, #0
 8001e4a:	2140      	movs	r1, #64	; 0x40
 8001e4c:	f000 f82e 	bl	8001eac <I2C_WaitOnFlagUntilTimeout>
 8001e50:	1e03      	subs	r3, r0, #0
 8001e52:	d001      	beq.n	8001e58 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8001e54:	2301      	movs	r3, #1
 8001e56:	e000      	b.n	8001e5a <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 8001e58:	2300      	movs	r3, #0
}
 8001e5a:	0018      	movs	r0, r3
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	b004      	add	sp, #16
 8001e60:	bdb0      	pop	{r4, r5, r7, pc}
 8001e62:	46c0      	nop			; (mov r8, r8)
 8001e64:	80002000 	.word	0x80002000

08001e68 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b082      	sub	sp, #8
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	699b      	ldr	r3, [r3, #24]
 8001e76:	2202      	movs	r2, #2
 8001e78:	4013      	ands	r3, r2
 8001e7a:	2b02      	cmp	r3, #2
 8001e7c:	d103      	bne.n	8001e86 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	2200      	movs	r2, #0
 8001e84:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	699b      	ldr	r3, [r3, #24]
 8001e8c:	2201      	movs	r2, #1
 8001e8e:	4013      	ands	r3, r2
 8001e90:	2b01      	cmp	r3, #1
 8001e92:	d007      	beq.n	8001ea4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	699a      	ldr	r2, [r3, #24]
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	2101      	movs	r1, #1
 8001ea0:	430a      	orrs	r2, r1
 8001ea2:	619a      	str	r2, [r3, #24]
  }
}
 8001ea4:	46c0      	nop			; (mov r8, r8)
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	b002      	add	sp, #8
 8001eaa:	bd80      	pop	{r7, pc}

08001eac <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b084      	sub	sp, #16
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	60f8      	str	r0, [r7, #12]
 8001eb4:	60b9      	str	r1, [r7, #8]
 8001eb6:	603b      	str	r3, [r7, #0]
 8001eb8:	1dfb      	adds	r3, r7, #7
 8001eba:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001ebc:	e021      	b.n	8001f02 <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	3301      	adds	r3, #1
 8001ec2:	d01e      	beq.n	8001f02 <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001ec4:	f7ff f93a 	bl	800113c <HAL_GetTick>
 8001ec8:	0002      	movs	r2, r0
 8001eca:	69bb      	ldr	r3, [r7, #24]
 8001ecc:	1ad3      	subs	r3, r2, r3
 8001ece:	683a      	ldr	r2, [r7, #0]
 8001ed0:	429a      	cmp	r2, r3
 8001ed2:	d302      	bcc.n	8001eda <I2C_WaitOnFlagUntilTimeout+0x2e>
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d113      	bne.n	8001f02 <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ede:	2220      	movs	r2, #32
 8001ee0:	431a      	orrs	r2, r3
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	2241      	movs	r2, #65	; 0x41
 8001eea:	2120      	movs	r1, #32
 8001eec:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	2242      	movs	r2, #66	; 0x42
 8001ef2:	2100      	movs	r1, #0
 8001ef4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	2240      	movs	r2, #64	; 0x40
 8001efa:	2100      	movs	r1, #0
 8001efc:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8001efe:	2301      	movs	r3, #1
 8001f00:	e00f      	b.n	8001f22 <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	699b      	ldr	r3, [r3, #24]
 8001f08:	68ba      	ldr	r2, [r7, #8]
 8001f0a:	4013      	ands	r3, r2
 8001f0c:	68ba      	ldr	r2, [r7, #8]
 8001f0e:	1ad3      	subs	r3, r2, r3
 8001f10:	425a      	negs	r2, r3
 8001f12:	4153      	adcs	r3, r2
 8001f14:	b2db      	uxtb	r3, r3
 8001f16:	001a      	movs	r2, r3
 8001f18:	1dfb      	adds	r3, r7, #7
 8001f1a:	781b      	ldrb	r3, [r3, #0]
 8001f1c:	429a      	cmp	r2, r3
 8001f1e:	d0ce      	beq.n	8001ebe <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001f20:	2300      	movs	r3, #0
}
 8001f22:	0018      	movs	r0, r3
 8001f24:	46bd      	mov	sp, r7
 8001f26:	b004      	add	sp, #16
 8001f28:	bd80      	pop	{r7, pc}

08001f2a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001f2a:	b580      	push	{r7, lr}
 8001f2c:	b084      	sub	sp, #16
 8001f2e:	af00      	add	r7, sp, #0
 8001f30:	60f8      	str	r0, [r7, #12]
 8001f32:	60b9      	str	r1, [r7, #8]
 8001f34:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001f36:	e02b      	b.n	8001f90 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001f38:	687a      	ldr	r2, [r7, #4]
 8001f3a:	68b9      	ldr	r1, [r7, #8]
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	0018      	movs	r0, r3
 8001f40:	f000 f86e 	bl	8002020 <I2C_IsAcknowledgeFailed>
 8001f44:	1e03      	subs	r3, r0, #0
 8001f46:	d001      	beq.n	8001f4c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001f48:	2301      	movs	r3, #1
 8001f4a:	e029      	b.n	8001fa0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001f4c:	68bb      	ldr	r3, [r7, #8]
 8001f4e:	3301      	adds	r3, #1
 8001f50:	d01e      	beq.n	8001f90 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f52:	f7ff f8f3 	bl	800113c <HAL_GetTick>
 8001f56:	0002      	movs	r2, r0
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	1ad3      	subs	r3, r2, r3
 8001f5c:	68ba      	ldr	r2, [r7, #8]
 8001f5e:	429a      	cmp	r2, r3
 8001f60:	d302      	bcc.n	8001f68 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8001f62:	68bb      	ldr	r3, [r7, #8]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d113      	bne.n	8001f90 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f6c:	2220      	movs	r2, #32
 8001f6e:	431a      	orrs	r2, r3
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	2241      	movs	r2, #65	; 0x41
 8001f78:	2120      	movs	r1, #32
 8001f7a:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	2242      	movs	r2, #66	; 0x42
 8001f80:	2100      	movs	r1, #0
 8001f82:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	2240      	movs	r2, #64	; 0x40
 8001f88:	2100      	movs	r1, #0
 8001f8a:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001f8c:	2301      	movs	r3, #1
 8001f8e:	e007      	b.n	8001fa0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	699b      	ldr	r3, [r3, #24]
 8001f96:	2202      	movs	r2, #2
 8001f98:	4013      	ands	r3, r2
 8001f9a:	2b02      	cmp	r3, #2
 8001f9c:	d1cc      	bne.n	8001f38 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001f9e:	2300      	movs	r3, #0
}
 8001fa0:	0018      	movs	r0, r3
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	b004      	add	sp, #16
 8001fa6:	bd80      	pop	{r7, pc}

08001fa8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b084      	sub	sp, #16
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	60f8      	str	r0, [r7, #12]
 8001fb0:	60b9      	str	r1, [r7, #8]
 8001fb2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001fb4:	e028      	b.n	8002008 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001fb6:	687a      	ldr	r2, [r7, #4]
 8001fb8:	68b9      	ldr	r1, [r7, #8]
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	0018      	movs	r0, r3
 8001fbe:	f000 f82f 	bl	8002020 <I2C_IsAcknowledgeFailed>
 8001fc2:	1e03      	subs	r3, r0, #0
 8001fc4:	d001      	beq.n	8001fca <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	e026      	b.n	8002018 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001fca:	f7ff f8b7 	bl	800113c <HAL_GetTick>
 8001fce:	0002      	movs	r2, r0
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	1ad3      	subs	r3, r2, r3
 8001fd4:	68ba      	ldr	r2, [r7, #8]
 8001fd6:	429a      	cmp	r2, r3
 8001fd8:	d302      	bcc.n	8001fe0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001fda:	68bb      	ldr	r3, [r7, #8]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d113      	bne.n	8002008 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fe4:	2220      	movs	r2, #32
 8001fe6:	431a      	orrs	r2, r3
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	2241      	movs	r2, #65	; 0x41
 8001ff0:	2120      	movs	r1, #32
 8001ff2:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	2242      	movs	r2, #66	; 0x42
 8001ff8:	2100      	movs	r1, #0
 8001ffa:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	2240      	movs	r2, #64	; 0x40
 8002000:	2100      	movs	r1, #0
 8002002:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8002004:	2301      	movs	r3, #1
 8002006:	e007      	b.n	8002018 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	699b      	ldr	r3, [r3, #24]
 800200e:	2220      	movs	r2, #32
 8002010:	4013      	ands	r3, r2
 8002012:	2b20      	cmp	r3, #32
 8002014:	d1cf      	bne.n	8001fb6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002016:	2300      	movs	r3, #0
}
 8002018:	0018      	movs	r0, r3
 800201a:	46bd      	mov	sp, r7
 800201c:	b004      	add	sp, #16
 800201e:	bd80      	pop	{r7, pc}

08002020 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b084      	sub	sp, #16
 8002024:	af00      	add	r7, sp, #0
 8002026:	60f8      	str	r0, [r7, #12]
 8002028:	60b9      	str	r1, [r7, #8]
 800202a:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	699b      	ldr	r3, [r3, #24]
 8002032:	2210      	movs	r2, #16
 8002034:	4013      	ands	r3, r2
 8002036:	2b10      	cmp	r3, #16
 8002038:	d164      	bne.n	8002104 <I2C_IsAcknowledgeFailed+0xe4>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	685a      	ldr	r2, [r3, #4]
 8002040:	2380      	movs	r3, #128	; 0x80
 8002042:	049b      	lsls	r3, r3, #18
 8002044:	401a      	ands	r2, r3
 8002046:	2380      	movs	r3, #128	; 0x80
 8002048:	049b      	lsls	r3, r3, #18
 800204a:	429a      	cmp	r2, r3
 800204c:	d02b      	beq.n	80020a6 <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	685a      	ldr	r2, [r3, #4]
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	2180      	movs	r1, #128	; 0x80
 800205a:	01c9      	lsls	r1, r1, #7
 800205c:	430a      	orrs	r2, r1
 800205e:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002060:	e021      	b.n	80020a6 <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002062:	68bb      	ldr	r3, [r7, #8]
 8002064:	3301      	adds	r3, #1
 8002066:	d01e      	beq.n	80020a6 <I2C_IsAcknowledgeFailed+0x86>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002068:	f7ff f868 	bl	800113c <HAL_GetTick>
 800206c:	0002      	movs	r2, r0
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	1ad3      	subs	r3, r2, r3
 8002072:	68ba      	ldr	r2, [r7, #8]
 8002074:	429a      	cmp	r2, r3
 8002076:	d302      	bcc.n	800207e <I2C_IsAcknowledgeFailed+0x5e>
 8002078:	68bb      	ldr	r3, [r7, #8]
 800207a:	2b00      	cmp	r3, #0
 800207c:	d113      	bne.n	80020a6 <I2C_IsAcknowledgeFailed+0x86>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002082:	2220      	movs	r2, #32
 8002084:	431a      	orrs	r2, r3
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	2241      	movs	r2, #65	; 0x41
 800208e:	2120      	movs	r1, #32
 8002090:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	2242      	movs	r2, #66	; 0x42
 8002096:	2100      	movs	r1, #0
 8002098:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	2240      	movs	r2, #64	; 0x40
 800209e:	2100      	movs	r1, #0
 80020a0:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80020a2:	2301      	movs	r3, #1
 80020a4:	e02f      	b.n	8002106 <I2C_IsAcknowledgeFailed+0xe6>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	699b      	ldr	r3, [r3, #24]
 80020ac:	2220      	movs	r2, #32
 80020ae:	4013      	ands	r3, r2
 80020b0:	2b20      	cmp	r3, #32
 80020b2:	d1d6      	bne.n	8002062 <I2C_IsAcknowledgeFailed+0x42>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	2210      	movs	r2, #16
 80020ba:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	2220      	movs	r2, #32
 80020c2:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	0018      	movs	r0, r3
 80020c8:	f7ff fece 	bl	8001e68 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	685a      	ldr	r2, [r3, #4]
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	490e      	ldr	r1, [pc, #56]	; (8002110 <I2C_IsAcknowledgeFailed+0xf0>)
 80020d8:	400a      	ands	r2, r1
 80020da:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020e0:	2204      	movs	r2, #4
 80020e2:	431a      	orrs	r2, r3
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	2241      	movs	r2, #65	; 0x41
 80020ec:	2120      	movs	r1, #32
 80020ee:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	2242      	movs	r2, #66	; 0x42
 80020f4:	2100      	movs	r1, #0
 80020f6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	2240      	movs	r2, #64	; 0x40
 80020fc:	2100      	movs	r1, #0
 80020fe:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8002100:	2301      	movs	r3, #1
 8002102:	e000      	b.n	8002106 <I2C_IsAcknowledgeFailed+0xe6>
  }
  return HAL_OK;
 8002104:	2300      	movs	r3, #0
}
 8002106:	0018      	movs	r0, r3
 8002108:	46bd      	mov	sp, r7
 800210a:	b004      	add	sp, #16
 800210c:	bd80      	pop	{r7, pc}
 800210e:	46c0      	nop			; (mov r8, r8)
 8002110:	fe00e800 	.word	0xfe00e800

08002114 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002114:	b590      	push	{r4, r7, lr}
 8002116:	b085      	sub	sp, #20
 8002118:	af00      	add	r7, sp, #0
 800211a:	60f8      	str	r0, [r7, #12]
 800211c:	0008      	movs	r0, r1
 800211e:	0011      	movs	r1, r2
 8002120:	607b      	str	r3, [r7, #4]
 8002122:	240a      	movs	r4, #10
 8002124:	193b      	adds	r3, r7, r4
 8002126:	1c02      	adds	r2, r0, #0
 8002128:	801a      	strh	r2, [r3, #0]
 800212a:	2009      	movs	r0, #9
 800212c:	183b      	adds	r3, r7, r0
 800212e:	1c0a      	adds	r2, r1, #0
 8002130:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	6a3a      	ldr	r2, [r7, #32]
 800213a:	0d51      	lsrs	r1, r2, #21
 800213c:	2280      	movs	r2, #128	; 0x80
 800213e:	00d2      	lsls	r2, r2, #3
 8002140:	400a      	ands	r2, r1
 8002142:	490e      	ldr	r1, [pc, #56]	; (800217c <I2C_TransferConfig+0x68>)
 8002144:	430a      	orrs	r2, r1
 8002146:	43d2      	mvns	r2, r2
 8002148:	401a      	ands	r2, r3
 800214a:	0011      	movs	r1, r2
 800214c:	193b      	adds	r3, r7, r4
 800214e:	881b      	ldrh	r3, [r3, #0]
 8002150:	059b      	lsls	r3, r3, #22
 8002152:	0d9a      	lsrs	r2, r3, #22
 8002154:	183b      	adds	r3, r7, r0
 8002156:	781b      	ldrb	r3, [r3, #0]
 8002158:	0418      	lsls	r0, r3, #16
 800215a:	23ff      	movs	r3, #255	; 0xff
 800215c:	041b      	lsls	r3, r3, #16
 800215e:	4003      	ands	r3, r0
 8002160:	431a      	orrs	r2, r3
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	431a      	orrs	r2, r3
 8002166:	6a3b      	ldr	r3, [r7, #32]
 8002168:	431a      	orrs	r2, r3
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	430a      	orrs	r2, r1
 8002170:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 8002172:	46c0      	nop			; (mov r8, r8)
 8002174:	46bd      	mov	sp, r7
 8002176:	b005      	add	sp, #20
 8002178:	bd90      	pop	{r4, r7, pc}
 800217a:	46c0      	nop			; (mov r8, r8)
 800217c:	03ff63ff 	.word	0x03ff63ff

08002180 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b082      	sub	sp, #8
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
 8002188:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2241      	movs	r2, #65	; 0x41
 800218e:	5c9b      	ldrb	r3, [r3, r2]
 8002190:	b2db      	uxtb	r3, r3
 8002192:	2b20      	cmp	r3, #32
 8002194:	d138      	bne.n	8002208 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	2240      	movs	r2, #64	; 0x40
 800219a:	5c9b      	ldrb	r3, [r3, r2]
 800219c:	2b01      	cmp	r3, #1
 800219e:	d101      	bne.n	80021a4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80021a0:	2302      	movs	r3, #2
 80021a2:	e032      	b.n	800220a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2240      	movs	r2, #64	; 0x40
 80021a8:	2101      	movs	r1, #1
 80021aa:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2241      	movs	r2, #65	; 0x41
 80021b0:	2124      	movs	r1, #36	; 0x24
 80021b2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	681a      	ldr	r2, [r3, #0]
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	2101      	movs	r1, #1
 80021c0:	438a      	bics	r2, r1
 80021c2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	681a      	ldr	r2, [r3, #0]
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4911      	ldr	r1, [pc, #68]	; (8002214 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80021d0:	400a      	ands	r2, r1
 80021d2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	6819      	ldr	r1, [r3, #0]
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	683a      	ldr	r2, [r7, #0]
 80021e0:	430a      	orrs	r2, r1
 80021e2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	681a      	ldr	r2, [r3, #0]
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	2101      	movs	r1, #1
 80021f0:	430a      	orrs	r2, r1
 80021f2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2241      	movs	r2, #65	; 0x41
 80021f8:	2120      	movs	r1, #32
 80021fa:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	2240      	movs	r2, #64	; 0x40
 8002200:	2100      	movs	r1, #0
 8002202:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002204:	2300      	movs	r3, #0
 8002206:	e000      	b.n	800220a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002208:	2302      	movs	r3, #2
  }
}
 800220a:	0018      	movs	r0, r3
 800220c:	46bd      	mov	sp, r7
 800220e:	b002      	add	sp, #8
 8002210:	bd80      	pop	{r7, pc}
 8002212:	46c0      	nop			; (mov r8, r8)
 8002214:	ffffefff 	.word	0xffffefff

08002218 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b084      	sub	sp, #16
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
 8002220:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	2241      	movs	r2, #65	; 0x41
 8002226:	5c9b      	ldrb	r3, [r3, r2]
 8002228:	b2db      	uxtb	r3, r3
 800222a:	2b20      	cmp	r3, #32
 800222c:	d139      	bne.n	80022a2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	2240      	movs	r2, #64	; 0x40
 8002232:	5c9b      	ldrb	r3, [r3, r2]
 8002234:	2b01      	cmp	r3, #1
 8002236:	d101      	bne.n	800223c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002238:	2302      	movs	r3, #2
 800223a:	e033      	b.n	80022a4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2240      	movs	r2, #64	; 0x40
 8002240:	2101      	movs	r1, #1
 8002242:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2241      	movs	r2, #65	; 0x41
 8002248:	2124      	movs	r1, #36	; 0x24
 800224a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	681a      	ldr	r2, [r3, #0]
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	2101      	movs	r1, #1
 8002258:	438a      	bics	r2, r1
 800225a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	4a11      	ldr	r2, [pc, #68]	; (80022ac <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8002268:	4013      	ands	r3, r2
 800226a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	021b      	lsls	r3, r3, #8
 8002270:	68fa      	ldr	r2, [r7, #12]
 8002272:	4313      	orrs	r3, r2
 8002274:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	68fa      	ldr	r2, [r7, #12]
 800227c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	681a      	ldr	r2, [r3, #0]
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	2101      	movs	r1, #1
 800228a:	430a      	orrs	r2, r1
 800228c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	2241      	movs	r2, #65	; 0x41
 8002292:	2120      	movs	r1, #32
 8002294:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	2240      	movs	r2, #64	; 0x40
 800229a:	2100      	movs	r1, #0
 800229c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800229e:	2300      	movs	r3, #0
 80022a0:	e000      	b.n	80022a4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80022a2:	2302      	movs	r3, #2
  }
}
 80022a4:	0018      	movs	r0, r3
 80022a6:	46bd      	mov	sp, r7
 80022a8:	b004      	add	sp, #16
 80022aa:	bd80      	pop	{r7, pc}
 80022ac:	fffff0ff 	.word	0xfffff0ff

080022b0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b088      	sub	sp, #32
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d101      	bne.n	80022c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80022be:	2301      	movs	r3, #1
 80022c0:	e301      	b.n	80028c6 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	2201      	movs	r2, #1
 80022c8:	4013      	ands	r3, r2
 80022ca:	d100      	bne.n	80022ce <HAL_RCC_OscConfig+0x1e>
 80022cc:	e08d      	b.n	80023ea <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80022ce:	4bc3      	ldr	r3, [pc, #780]	; (80025dc <HAL_RCC_OscConfig+0x32c>)
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	220c      	movs	r2, #12
 80022d4:	4013      	ands	r3, r2
 80022d6:	2b04      	cmp	r3, #4
 80022d8:	d00e      	beq.n	80022f8 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80022da:	4bc0      	ldr	r3, [pc, #768]	; (80025dc <HAL_RCC_OscConfig+0x32c>)
 80022dc:	685b      	ldr	r3, [r3, #4]
 80022de:	220c      	movs	r2, #12
 80022e0:	4013      	ands	r3, r2
 80022e2:	2b08      	cmp	r3, #8
 80022e4:	d116      	bne.n	8002314 <HAL_RCC_OscConfig+0x64>
 80022e6:	4bbd      	ldr	r3, [pc, #756]	; (80025dc <HAL_RCC_OscConfig+0x32c>)
 80022e8:	685a      	ldr	r2, [r3, #4]
 80022ea:	2380      	movs	r3, #128	; 0x80
 80022ec:	025b      	lsls	r3, r3, #9
 80022ee:	401a      	ands	r2, r3
 80022f0:	2380      	movs	r3, #128	; 0x80
 80022f2:	025b      	lsls	r3, r3, #9
 80022f4:	429a      	cmp	r2, r3
 80022f6:	d10d      	bne.n	8002314 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022f8:	4bb8      	ldr	r3, [pc, #736]	; (80025dc <HAL_RCC_OscConfig+0x32c>)
 80022fa:	681a      	ldr	r2, [r3, #0]
 80022fc:	2380      	movs	r3, #128	; 0x80
 80022fe:	029b      	lsls	r3, r3, #10
 8002300:	4013      	ands	r3, r2
 8002302:	d100      	bne.n	8002306 <HAL_RCC_OscConfig+0x56>
 8002304:	e070      	b.n	80023e8 <HAL_RCC_OscConfig+0x138>
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	2b00      	cmp	r3, #0
 800230c:	d000      	beq.n	8002310 <HAL_RCC_OscConfig+0x60>
 800230e:	e06b      	b.n	80023e8 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8002310:	2301      	movs	r3, #1
 8002312:	e2d8      	b.n	80028c6 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	2b01      	cmp	r3, #1
 800231a:	d107      	bne.n	800232c <HAL_RCC_OscConfig+0x7c>
 800231c:	4baf      	ldr	r3, [pc, #700]	; (80025dc <HAL_RCC_OscConfig+0x32c>)
 800231e:	681a      	ldr	r2, [r3, #0]
 8002320:	4bae      	ldr	r3, [pc, #696]	; (80025dc <HAL_RCC_OscConfig+0x32c>)
 8002322:	2180      	movs	r1, #128	; 0x80
 8002324:	0249      	lsls	r1, r1, #9
 8002326:	430a      	orrs	r2, r1
 8002328:	601a      	str	r2, [r3, #0]
 800232a:	e02f      	b.n	800238c <HAL_RCC_OscConfig+0xdc>
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d10c      	bne.n	800234e <HAL_RCC_OscConfig+0x9e>
 8002334:	4ba9      	ldr	r3, [pc, #676]	; (80025dc <HAL_RCC_OscConfig+0x32c>)
 8002336:	681a      	ldr	r2, [r3, #0]
 8002338:	4ba8      	ldr	r3, [pc, #672]	; (80025dc <HAL_RCC_OscConfig+0x32c>)
 800233a:	49a9      	ldr	r1, [pc, #676]	; (80025e0 <HAL_RCC_OscConfig+0x330>)
 800233c:	400a      	ands	r2, r1
 800233e:	601a      	str	r2, [r3, #0]
 8002340:	4ba6      	ldr	r3, [pc, #664]	; (80025dc <HAL_RCC_OscConfig+0x32c>)
 8002342:	681a      	ldr	r2, [r3, #0]
 8002344:	4ba5      	ldr	r3, [pc, #660]	; (80025dc <HAL_RCC_OscConfig+0x32c>)
 8002346:	49a7      	ldr	r1, [pc, #668]	; (80025e4 <HAL_RCC_OscConfig+0x334>)
 8002348:	400a      	ands	r2, r1
 800234a:	601a      	str	r2, [r3, #0]
 800234c:	e01e      	b.n	800238c <HAL_RCC_OscConfig+0xdc>
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	685b      	ldr	r3, [r3, #4]
 8002352:	2b05      	cmp	r3, #5
 8002354:	d10e      	bne.n	8002374 <HAL_RCC_OscConfig+0xc4>
 8002356:	4ba1      	ldr	r3, [pc, #644]	; (80025dc <HAL_RCC_OscConfig+0x32c>)
 8002358:	681a      	ldr	r2, [r3, #0]
 800235a:	4ba0      	ldr	r3, [pc, #640]	; (80025dc <HAL_RCC_OscConfig+0x32c>)
 800235c:	2180      	movs	r1, #128	; 0x80
 800235e:	02c9      	lsls	r1, r1, #11
 8002360:	430a      	orrs	r2, r1
 8002362:	601a      	str	r2, [r3, #0]
 8002364:	4b9d      	ldr	r3, [pc, #628]	; (80025dc <HAL_RCC_OscConfig+0x32c>)
 8002366:	681a      	ldr	r2, [r3, #0]
 8002368:	4b9c      	ldr	r3, [pc, #624]	; (80025dc <HAL_RCC_OscConfig+0x32c>)
 800236a:	2180      	movs	r1, #128	; 0x80
 800236c:	0249      	lsls	r1, r1, #9
 800236e:	430a      	orrs	r2, r1
 8002370:	601a      	str	r2, [r3, #0]
 8002372:	e00b      	b.n	800238c <HAL_RCC_OscConfig+0xdc>
 8002374:	4b99      	ldr	r3, [pc, #612]	; (80025dc <HAL_RCC_OscConfig+0x32c>)
 8002376:	681a      	ldr	r2, [r3, #0]
 8002378:	4b98      	ldr	r3, [pc, #608]	; (80025dc <HAL_RCC_OscConfig+0x32c>)
 800237a:	4999      	ldr	r1, [pc, #612]	; (80025e0 <HAL_RCC_OscConfig+0x330>)
 800237c:	400a      	ands	r2, r1
 800237e:	601a      	str	r2, [r3, #0]
 8002380:	4b96      	ldr	r3, [pc, #600]	; (80025dc <HAL_RCC_OscConfig+0x32c>)
 8002382:	681a      	ldr	r2, [r3, #0]
 8002384:	4b95      	ldr	r3, [pc, #596]	; (80025dc <HAL_RCC_OscConfig+0x32c>)
 8002386:	4997      	ldr	r1, [pc, #604]	; (80025e4 <HAL_RCC_OscConfig+0x334>)
 8002388:	400a      	ands	r2, r1
 800238a:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	685b      	ldr	r3, [r3, #4]
 8002390:	2b00      	cmp	r3, #0
 8002392:	d014      	beq.n	80023be <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002394:	f7fe fed2 	bl	800113c <HAL_GetTick>
 8002398:	0003      	movs	r3, r0
 800239a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800239c:	e008      	b.n	80023b0 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800239e:	f7fe fecd 	bl	800113c <HAL_GetTick>
 80023a2:	0002      	movs	r2, r0
 80023a4:	69bb      	ldr	r3, [r7, #24]
 80023a6:	1ad3      	subs	r3, r2, r3
 80023a8:	2b64      	cmp	r3, #100	; 0x64
 80023aa:	d901      	bls.n	80023b0 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 80023ac:	2303      	movs	r3, #3
 80023ae:	e28a      	b.n	80028c6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023b0:	4b8a      	ldr	r3, [pc, #552]	; (80025dc <HAL_RCC_OscConfig+0x32c>)
 80023b2:	681a      	ldr	r2, [r3, #0]
 80023b4:	2380      	movs	r3, #128	; 0x80
 80023b6:	029b      	lsls	r3, r3, #10
 80023b8:	4013      	ands	r3, r2
 80023ba:	d0f0      	beq.n	800239e <HAL_RCC_OscConfig+0xee>
 80023bc:	e015      	b.n	80023ea <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023be:	f7fe febd 	bl	800113c <HAL_GetTick>
 80023c2:	0003      	movs	r3, r0
 80023c4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80023c6:	e008      	b.n	80023da <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80023c8:	f7fe feb8 	bl	800113c <HAL_GetTick>
 80023cc:	0002      	movs	r2, r0
 80023ce:	69bb      	ldr	r3, [r7, #24]
 80023d0:	1ad3      	subs	r3, r2, r3
 80023d2:	2b64      	cmp	r3, #100	; 0x64
 80023d4:	d901      	bls.n	80023da <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80023d6:	2303      	movs	r3, #3
 80023d8:	e275      	b.n	80028c6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80023da:	4b80      	ldr	r3, [pc, #512]	; (80025dc <HAL_RCC_OscConfig+0x32c>)
 80023dc:	681a      	ldr	r2, [r3, #0]
 80023de:	2380      	movs	r3, #128	; 0x80
 80023e0:	029b      	lsls	r3, r3, #10
 80023e2:	4013      	ands	r3, r2
 80023e4:	d1f0      	bne.n	80023c8 <HAL_RCC_OscConfig+0x118>
 80023e6:	e000      	b.n	80023ea <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023e8:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	2202      	movs	r2, #2
 80023f0:	4013      	ands	r3, r2
 80023f2:	d100      	bne.n	80023f6 <HAL_RCC_OscConfig+0x146>
 80023f4:	e069      	b.n	80024ca <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80023f6:	4b79      	ldr	r3, [pc, #484]	; (80025dc <HAL_RCC_OscConfig+0x32c>)
 80023f8:	685b      	ldr	r3, [r3, #4]
 80023fa:	220c      	movs	r2, #12
 80023fc:	4013      	ands	r3, r2
 80023fe:	d00b      	beq.n	8002418 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002400:	4b76      	ldr	r3, [pc, #472]	; (80025dc <HAL_RCC_OscConfig+0x32c>)
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	220c      	movs	r2, #12
 8002406:	4013      	ands	r3, r2
 8002408:	2b08      	cmp	r3, #8
 800240a:	d11c      	bne.n	8002446 <HAL_RCC_OscConfig+0x196>
 800240c:	4b73      	ldr	r3, [pc, #460]	; (80025dc <HAL_RCC_OscConfig+0x32c>)
 800240e:	685a      	ldr	r2, [r3, #4]
 8002410:	2380      	movs	r3, #128	; 0x80
 8002412:	025b      	lsls	r3, r3, #9
 8002414:	4013      	ands	r3, r2
 8002416:	d116      	bne.n	8002446 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002418:	4b70      	ldr	r3, [pc, #448]	; (80025dc <HAL_RCC_OscConfig+0x32c>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	2202      	movs	r2, #2
 800241e:	4013      	ands	r3, r2
 8002420:	d005      	beq.n	800242e <HAL_RCC_OscConfig+0x17e>
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	68db      	ldr	r3, [r3, #12]
 8002426:	2b01      	cmp	r3, #1
 8002428:	d001      	beq.n	800242e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800242a:	2301      	movs	r3, #1
 800242c:	e24b      	b.n	80028c6 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800242e:	4b6b      	ldr	r3, [pc, #428]	; (80025dc <HAL_RCC_OscConfig+0x32c>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	22f8      	movs	r2, #248	; 0xf8
 8002434:	4393      	bics	r3, r2
 8002436:	0019      	movs	r1, r3
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	691b      	ldr	r3, [r3, #16]
 800243c:	00da      	lsls	r2, r3, #3
 800243e:	4b67      	ldr	r3, [pc, #412]	; (80025dc <HAL_RCC_OscConfig+0x32c>)
 8002440:	430a      	orrs	r2, r1
 8002442:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002444:	e041      	b.n	80024ca <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	68db      	ldr	r3, [r3, #12]
 800244a:	2b00      	cmp	r3, #0
 800244c:	d024      	beq.n	8002498 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800244e:	4b63      	ldr	r3, [pc, #396]	; (80025dc <HAL_RCC_OscConfig+0x32c>)
 8002450:	681a      	ldr	r2, [r3, #0]
 8002452:	4b62      	ldr	r3, [pc, #392]	; (80025dc <HAL_RCC_OscConfig+0x32c>)
 8002454:	2101      	movs	r1, #1
 8002456:	430a      	orrs	r2, r1
 8002458:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800245a:	f7fe fe6f 	bl	800113c <HAL_GetTick>
 800245e:	0003      	movs	r3, r0
 8002460:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002462:	e008      	b.n	8002476 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002464:	f7fe fe6a 	bl	800113c <HAL_GetTick>
 8002468:	0002      	movs	r2, r0
 800246a:	69bb      	ldr	r3, [r7, #24]
 800246c:	1ad3      	subs	r3, r2, r3
 800246e:	2b02      	cmp	r3, #2
 8002470:	d901      	bls.n	8002476 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8002472:	2303      	movs	r3, #3
 8002474:	e227      	b.n	80028c6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002476:	4b59      	ldr	r3, [pc, #356]	; (80025dc <HAL_RCC_OscConfig+0x32c>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	2202      	movs	r2, #2
 800247c:	4013      	ands	r3, r2
 800247e:	d0f1      	beq.n	8002464 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002480:	4b56      	ldr	r3, [pc, #344]	; (80025dc <HAL_RCC_OscConfig+0x32c>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	22f8      	movs	r2, #248	; 0xf8
 8002486:	4393      	bics	r3, r2
 8002488:	0019      	movs	r1, r3
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	691b      	ldr	r3, [r3, #16]
 800248e:	00da      	lsls	r2, r3, #3
 8002490:	4b52      	ldr	r3, [pc, #328]	; (80025dc <HAL_RCC_OscConfig+0x32c>)
 8002492:	430a      	orrs	r2, r1
 8002494:	601a      	str	r2, [r3, #0]
 8002496:	e018      	b.n	80024ca <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002498:	4b50      	ldr	r3, [pc, #320]	; (80025dc <HAL_RCC_OscConfig+0x32c>)
 800249a:	681a      	ldr	r2, [r3, #0]
 800249c:	4b4f      	ldr	r3, [pc, #316]	; (80025dc <HAL_RCC_OscConfig+0x32c>)
 800249e:	2101      	movs	r1, #1
 80024a0:	438a      	bics	r2, r1
 80024a2:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024a4:	f7fe fe4a 	bl	800113c <HAL_GetTick>
 80024a8:	0003      	movs	r3, r0
 80024aa:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80024ac:	e008      	b.n	80024c0 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80024ae:	f7fe fe45 	bl	800113c <HAL_GetTick>
 80024b2:	0002      	movs	r2, r0
 80024b4:	69bb      	ldr	r3, [r7, #24]
 80024b6:	1ad3      	subs	r3, r2, r3
 80024b8:	2b02      	cmp	r3, #2
 80024ba:	d901      	bls.n	80024c0 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 80024bc:	2303      	movs	r3, #3
 80024be:	e202      	b.n	80028c6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80024c0:	4b46      	ldr	r3, [pc, #280]	; (80025dc <HAL_RCC_OscConfig+0x32c>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	2202      	movs	r2, #2
 80024c6:	4013      	ands	r3, r2
 80024c8:	d1f1      	bne.n	80024ae <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	2208      	movs	r2, #8
 80024d0:	4013      	ands	r3, r2
 80024d2:	d036      	beq.n	8002542 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	69db      	ldr	r3, [r3, #28]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d019      	beq.n	8002510 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80024dc:	4b3f      	ldr	r3, [pc, #252]	; (80025dc <HAL_RCC_OscConfig+0x32c>)
 80024de:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80024e0:	4b3e      	ldr	r3, [pc, #248]	; (80025dc <HAL_RCC_OscConfig+0x32c>)
 80024e2:	2101      	movs	r1, #1
 80024e4:	430a      	orrs	r2, r1
 80024e6:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024e8:	f7fe fe28 	bl	800113c <HAL_GetTick>
 80024ec:	0003      	movs	r3, r0
 80024ee:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024f0:	e008      	b.n	8002504 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80024f2:	f7fe fe23 	bl	800113c <HAL_GetTick>
 80024f6:	0002      	movs	r2, r0
 80024f8:	69bb      	ldr	r3, [r7, #24]
 80024fa:	1ad3      	subs	r3, r2, r3
 80024fc:	2b02      	cmp	r3, #2
 80024fe:	d901      	bls.n	8002504 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8002500:	2303      	movs	r3, #3
 8002502:	e1e0      	b.n	80028c6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002504:	4b35      	ldr	r3, [pc, #212]	; (80025dc <HAL_RCC_OscConfig+0x32c>)
 8002506:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002508:	2202      	movs	r2, #2
 800250a:	4013      	ands	r3, r2
 800250c:	d0f1      	beq.n	80024f2 <HAL_RCC_OscConfig+0x242>
 800250e:	e018      	b.n	8002542 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002510:	4b32      	ldr	r3, [pc, #200]	; (80025dc <HAL_RCC_OscConfig+0x32c>)
 8002512:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002514:	4b31      	ldr	r3, [pc, #196]	; (80025dc <HAL_RCC_OscConfig+0x32c>)
 8002516:	2101      	movs	r1, #1
 8002518:	438a      	bics	r2, r1
 800251a:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800251c:	f7fe fe0e 	bl	800113c <HAL_GetTick>
 8002520:	0003      	movs	r3, r0
 8002522:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002524:	e008      	b.n	8002538 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002526:	f7fe fe09 	bl	800113c <HAL_GetTick>
 800252a:	0002      	movs	r2, r0
 800252c:	69bb      	ldr	r3, [r7, #24]
 800252e:	1ad3      	subs	r3, r2, r3
 8002530:	2b02      	cmp	r3, #2
 8002532:	d901      	bls.n	8002538 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8002534:	2303      	movs	r3, #3
 8002536:	e1c6      	b.n	80028c6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002538:	4b28      	ldr	r3, [pc, #160]	; (80025dc <HAL_RCC_OscConfig+0x32c>)
 800253a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800253c:	2202      	movs	r2, #2
 800253e:	4013      	ands	r3, r2
 8002540:	d1f1      	bne.n	8002526 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	2204      	movs	r2, #4
 8002548:	4013      	ands	r3, r2
 800254a:	d100      	bne.n	800254e <HAL_RCC_OscConfig+0x29e>
 800254c:	e0b4      	b.n	80026b8 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 800254e:	201f      	movs	r0, #31
 8002550:	183b      	adds	r3, r7, r0
 8002552:	2200      	movs	r2, #0
 8002554:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002556:	4b21      	ldr	r3, [pc, #132]	; (80025dc <HAL_RCC_OscConfig+0x32c>)
 8002558:	69da      	ldr	r2, [r3, #28]
 800255a:	2380      	movs	r3, #128	; 0x80
 800255c:	055b      	lsls	r3, r3, #21
 800255e:	4013      	ands	r3, r2
 8002560:	d110      	bne.n	8002584 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002562:	4b1e      	ldr	r3, [pc, #120]	; (80025dc <HAL_RCC_OscConfig+0x32c>)
 8002564:	69da      	ldr	r2, [r3, #28]
 8002566:	4b1d      	ldr	r3, [pc, #116]	; (80025dc <HAL_RCC_OscConfig+0x32c>)
 8002568:	2180      	movs	r1, #128	; 0x80
 800256a:	0549      	lsls	r1, r1, #21
 800256c:	430a      	orrs	r2, r1
 800256e:	61da      	str	r2, [r3, #28]
 8002570:	4b1a      	ldr	r3, [pc, #104]	; (80025dc <HAL_RCC_OscConfig+0x32c>)
 8002572:	69da      	ldr	r2, [r3, #28]
 8002574:	2380      	movs	r3, #128	; 0x80
 8002576:	055b      	lsls	r3, r3, #21
 8002578:	4013      	ands	r3, r2
 800257a:	60fb      	str	r3, [r7, #12]
 800257c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800257e:	183b      	adds	r3, r7, r0
 8002580:	2201      	movs	r2, #1
 8002582:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002584:	4b18      	ldr	r3, [pc, #96]	; (80025e8 <HAL_RCC_OscConfig+0x338>)
 8002586:	681a      	ldr	r2, [r3, #0]
 8002588:	2380      	movs	r3, #128	; 0x80
 800258a:	005b      	lsls	r3, r3, #1
 800258c:	4013      	ands	r3, r2
 800258e:	d11a      	bne.n	80025c6 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002590:	4b15      	ldr	r3, [pc, #84]	; (80025e8 <HAL_RCC_OscConfig+0x338>)
 8002592:	681a      	ldr	r2, [r3, #0]
 8002594:	4b14      	ldr	r3, [pc, #80]	; (80025e8 <HAL_RCC_OscConfig+0x338>)
 8002596:	2180      	movs	r1, #128	; 0x80
 8002598:	0049      	lsls	r1, r1, #1
 800259a:	430a      	orrs	r2, r1
 800259c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800259e:	f7fe fdcd 	bl	800113c <HAL_GetTick>
 80025a2:	0003      	movs	r3, r0
 80025a4:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025a6:	e008      	b.n	80025ba <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025a8:	f7fe fdc8 	bl	800113c <HAL_GetTick>
 80025ac:	0002      	movs	r2, r0
 80025ae:	69bb      	ldr	r3, [r7, #24]
 80025b0:	1ad3      	subs	r3, r2, r3
 80025b2:	2b64      	cmp	r3, #100	; 0x64
 80025b4:	d901      	bls.n	80025ba <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 80025b6:	2303      	movs	r3, #3
 80025b8:	e185      	b.n	80028c6 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025ba:	4b0b      	ldr	r3, [pc, #44]	; (80025e8 <HAL_RCC_OscConfig+0x338>)
 80025bc:	681a      	ldr	r2, [r3, #0]
 80025be:	2380      	movs	r3, #128	; 0x80
 80025c0:	005b      	lsls	r3, r3, #1
 80025c2:	4013      	ands	r3, r2
 80025c4:	d0f0      	beq.n	80025a8 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	689b      	ldr	r3, [r3, #8]
 80025ca:	2b01      	cmp	r3, #1
 80025cc:	d10e      	bne.n	80025ec <HAL_RCC_OscConfig+0x33c>
 80025ce:	4b03      	ldr	r3, [pc, #12]	; (80025dc <HAL_RCC_OscConfig+0x32c>)
 80025d0:	6a1a      	ldr	r2, [r3, #32]
 80025d2:	4b02      	ldr	r3, [pc, #8]	; (80025dc <HAL_RCC_OscConfig+0x32c>)
 80025d4:	2101      	movs	r1, #1
 80025d6:	430a      	orrs	r2, r1
 80025d8:	621a      	str	r2, [r3, #32]
 80025da:	e035      	b.n	8002648 <HAL_RCC_OscConfig+0x398>
 80025dc:	40021000 	.word	0x40021000
 80025e0:	fffeffff 	.word	0xfffeffff
 80025e4:	fffbffff 	.word	0xfffbffff
 80025e8:	40007000 	.word	0x40007000
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	689b      	ldr	r3, [r3, #8]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d10c      	bne.n	800260e <HAL_RCC_OscConfig+0x35e>
 80025f4:	4bb6      	ldr	r3, [pc, #728]	; (80028d0 <HAL_RCC_OscConfig+0x620>)
 80025f6:	6a1a      	ldr	r2, [r3, #32]
 80025f8:	4bb5      	ldr	r3, [pc, #724]	; (80028d0 <HAL_RCC_OscConfig+0x620>)
 80025fa:	2101      	movs	r1, #1
 80025fc:	438a      	bics	r2, r1
 80025fe:	621a      	str	r2, [r3, #32]
 8002600:	4bb3      	ldr	r3, [pc, #716]	; (80028d0 <HAL_RCC_OscConfig+0x620>)
 8002602:	6a1a      	ldr	r2, [r3, #32]
 8002604:	4bb2      	ldr	r3, [pc, #712]	; (80028d0 <HAL_RCC_OscConfig+0x620>)
 8002606:	2104      	movs	r1, #4
 8002608:	438a      	bics	r2, r1
 800260a:	621a      	str	r2, [r3, #32]
 800260c:	e01c      	b.n	8002648 <HAL_RCC_OscConfig+0x398>
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	689b      	ldr	r3, [r3, #8]
 8002612:	2b05      	cmp	r3, #5
 8002614:	d10c      	bne.n	8002630 <HAL_RCC_OscConfig+0x380>
 8002616:	4bae      	ldr	r3, [pc, #696]	; (80028d0 <HAL_RCC_OscConfig+0x620>)
 8002618:	6a1a      	ldr	r2, [r3, #32]
 800261a:	4bad      	ldr	r3, [pc, #692]	; (80028d0 <HAL_RCC_OscConfig+0x620>)
 800261c:	2104      	movs	r1, #4
 800261e:	430a      	orrs	r2, r1
 8002620:	621a      	str	r2, [r3, #32]
 8002622:	4bab      	ldr	r3, [pc, #684]	; (80028d0 <HAL_RCC_OscConfig+0x620>)
 8002624:	6a1a      	ldr	r2, [r3, #32]
 8002626:	4baa      	ldr	r3, [pc, #680]	; (80028d0 <HAL_RCC_OscConfig+0x620>)
 8002628:	2101      	movs	r1, #1
 800262a:	430a      	orrs	r2, r1
 800262c:	621a      	str	r2, [r3, #32]
 800262e:	e00b      	b.n	8002648 <HAL_RCC_OscConfig+0x398>
 8002630:	4ba7      	ldr	r3, [pc, #668]	; (80028d0 <HAL_RCC_OscConfig+0x620>)
 8002632:	6a1a      	ldr	r2, [r3, #32]
 8002634:	4ba6      	ldr	r3, [pc, #664]	; (80028d0 <HAL_RCC_OscConfig+0x620>)
 8002636:	2101      	movs	r1, #1
 8002638:	438a      	bics	r2, r1
 800263a:	621a      	str	r2, [r3, #32]
 800263c:	4ba4      	ldr	r3, [pc, #656]	; (80028d0 <HAL_RCC_OscConfig+0x620>)
 800263e:	6a1a      	ldr	r2, [r3, #32]
 8002640:	4ba3      	ldr	r3, [pc, #652]	; (80028d0 <HAL_RCC_OscConfig+0x620>)
 8002642:	2104      	movs	r1, #4
 8002644:	438a      	bics	r2, r1
 8002646:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	689b      	ldr	r3, [r3, #8]
 800264c:	2b00      	cmp	r3, #0
 800264e:	d014      	beq.n	800267a <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002650:	f7fe fd74 	bl	800113c <HAL_GetTick>
 8002654:	0003      	movs	r3, r0
 8002656:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002658:	e009      	b.n	800266e <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800265a:	f7fe fd6f 	bl	800113c <HAL_GetTick>
 800265e:	0002      	movs	r2, r0
 8002660:	69bb      	ldr	r3, [r7, #24]
 8002662:	1ad3      	subs	r3, r2, r3
 8002664:	4a9b      	ldr	r2, [pc, #620]	; (80028d4 <HAL_RCC_OscConfig+0x624>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d901      	bls.n	800266e <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 800266a:	2303      	movs	r3, #3
 800266c:	e12b      	b.n	80028c6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800266e:	4b98      	ldr	r3, [pc, #608]	; (80028d0 <HAL_RCC_OscConfig+0x620>)
 8002670:	6a1b      	ldr	r3, [r3, #32]
 8002672:	2202      	movs	r2, #2
 8002674:	4013      	ands	r3, r2
 8002676:	d0f0      	beq.n	800265a <HAL_RCC_OscConfig+0x3aa>
 8002678:	e013      	b.n	80026a2 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800267a:	f7fe fd5f 	bl	800113c <HAL_GetTick>
 800267e:	0003      	movs	r3, r0
 8002680:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002682:	e009      	b.n	8002698 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002684:	f7fe fd5a 	bl	800113c <HAL_GetTick>
 8002688:	0002      	movs	r2, r0
 800268a:	69bb      	ldr	r3, [r7, #24]
 800268c:	1ad3      	subs	r3, r2, r3
 800268e:	4a91      	ldr	r2, [pc, #580]	; (80028d4 <HAL_RCC_OscConfig+0x624>)
 8002690:	4293      	cmp	r3, r2
 8002692:	d901      	bls.n	8002698 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8002694:	2303      	movs	r3, #3
 8002696:	e116      	b.n	80028c6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002698:	4b8d      	ldr	r3, [pc, #564]	; (80028d0 <HAL_RCC_OscConfig+0x620>)
 800269a:	6a1b      	ldr	r3, [r3, #32]
 800269c:	2202      	movs	r2, #2
 800269e:	4013      	ands	r3, r2
 80026a0:	d1f0      	bne.n	8002684 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80026a2:	231f      	movs	r3, #31
 80026a4:	18fb      	adds	r3, r7, r3
 80026a6:	781b      	ldrb	r3, [r3, #0]
 80026a8:	2b01      	cmp	r3, #1
 80026aa:	d105      	bne.n	80026b8 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80026ac:	4b88      	ldr	r3, [pc, #544]	; (80028d0 <HAL_RCC_OscConfig+0x620>)
 80026ae:	69da      	ldr	r2, [r3, #28]
 80026b0:	4b87      	ldr	r3, [pc, #540]	; (80028d0 <HAL_RCC_OscConfig+0x620>)
 80026b2:	4989      	ldr	r1, [pc, #548]	; (80028d8 <HAL_RCC_OscConfig+0x628>)
 80026b4:	400a      	ands	r2, r1
 80026b6:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	2210      	movs	r2, #16
 80026be:	4013      	ands	r3, r2
 80026c0:	d063      	beq.n	800278a <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	695b      	ldr	r3, [r3, #20]
 80026c6:	2b01      	cmp	r3, #1
 80026c8:	d12a      	bne.n	8002720 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80026ca:	4b81      	ldr	r3, [pc, #516]	; (80028d0 <HAL_RCC_OscConfig+0x620>)
 80026cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80026ce:	4b80      	ldr	r3, [pc, #512]	; (80028d0 <HAL_RCC_OscConfig+0x620>)
 80026d0:	2104      	movs	r1, #4
 80026d2:	430a      	orrs	r2, r1
 80026d4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80026d6:	4b7e      	ldr	r3, [pc, #504]	; (80028d0 <HAL_RCC_OscConfig+0x620>)
 80026d8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80026da:	4b7d      	ldr	r3, [pc, #500]	; (80028d0 <HAL_RCC_OscConfig+0x620>)
 80026dc:	2101      	movs	r1, #1
 80026de:	430a      	orrs	r2, r1
 80026e0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026e2:	f7fe fd2b 	bl	800113c <HAL_GetTick>
 80026e6:	0003      	movs	r3, r0
 80026e8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80026ea:	e008      	b.n	80026fe <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80026ec:	f7fe fd26 	bl	800113c <HAL_GetTick>
 80026f0:	0002      	movs	r2, r0
 80026f2:	69bb      	ldr	r3, [r7, #24]
 80026f4:	1ad3      	subs	r3, r2, r3
 80026f6:	2b02      	cmp	r3, #2
 80026f8:	d901      	bls.n	80026fe <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 80026fa:	2303      	movs	r3, #3
 80026fc:	e0e3      	b.n	80028c6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80026fe:	4b74      	ldr	r3, [pc, #464]	; (80028d0 <HAL_RCC_OscConfig+0x620>)
 8002700:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002702:	2202      	movs	r2, #2
 8002704:	4013      	ands	r3, r2
 8002706:	d0f1      	beq.n	80026ec <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002708:	4b71      	ldr	r3, [pc, #452]	; (80028d0 <HAL_RCC_OscConfig+0x620>)
 800270a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800270c:	22f8      	movs	r2, #248	; 0xf8
 800270e:	4393      	bics	r3, r2
 8002710:	0019      	movs	r1, r3
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	699b      	ldr	r3, [r3, #24]
 8002716:	00da      	lsls	r2, r3, #3
 8002718:	4b6d      	ldr	r3, [pc, #436]	; (80028d0 <HAL_RCC_OscConfig+0x620>)
 800271a:	430a      	orrs	r2, r1
 800271c:	635a      	str	r2, [r3, #52]	; 0x34
 800271e:	e034      	b.n	800278a <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	695b      	ldr	r3, [r3, #20]
 8002724:	3305      	adds	r3, #5
 8002726:	d111      	bne.n	800274c <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002728:	4b69      	ldr	r3, [pc, #420]	; (80028d0 <HAL_RCC_OscConfig+0x620>)
 800272a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800272c:	4b68      	ldr	r3, [pc, #416]	; (80028d0 <HAL_RCC_OscConfig+0x620>)
 800272e:	2104      	movs	r1, #4
 8002730:	438a      	bics	r2, r1
 8002732:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002734:	4b66      	ldr	r3, [pc, #408]	; (80028d0 <HAL_RCC_OscConfig+0x620>)
 8002736:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002738:	22f8      	movs	r2, #248	; 0xf8
 800273a:	4393      	bics	r3, r2
 800273c:	0019      	movs	r1, r3
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	699b      	ldr	r3, [r3, #24]
 8002742:	00da      	lsls	r2, r3, #3
 8002744:	4b62      	ldr	r3, [pc, #392]	; (80028d0 <HAL_RCC_OscConfig+0x620>)
 8002746:	430a      	orrs	r2, r1
 8002748:	635a      	str	r2, [r3, #52]	; 0x34
 800274a:	e01e      	b.n	800278a <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800274c:	4b60      	ldr	r3, [pc, #384]	; (80028d0 <HAL_RCC_OscConfig+0x620>)
 800274e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002750:	4b5f      	ldr	r3, [pc, #380]	; (80028d0 <HAL_RCC_OscConfig+0x620>)
 8002752:	2104      	movs	r1, #4
 8002754:	430a      	orrs	r2, r1
 8002756:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8002758:	4b5d      	ldr	r3, [pc, #372]	; (80028d0 <HAL_RCC_OscConfig+0x620>)
 800275a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800275c:	4b5c      	ldr	r3, [pc, #368]	; (80028d0 <HAL_RCC_OscConfig+0x620>)
 800275e:	2101      	movs	r1, #1
 8002760:	438a      	bics	r2, r1
 8002762:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002764:	f7fe fcea 	bl	800113c <HAL_GetTick>
 8002768:	0003      	movs	r3, r0
 800276a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800276c:	e008      	b.n	8002780 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800276e:	f7fe fce5 	bl	800113c <HAL_GetTick>
 8002772:	0002      	movs	r2, r0
 8002774:	69bb      	ldr	r3, [r7, #24]
 8002776:	1ad3      	subs	r3, r2, r3
 8002778:	2b02      	cmp	r3, #2
 800277a:	d901      	bls.n	8002780 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 800277c:	2303      	movs	r3, #3
 800277e:	e0a2      	b.n	80028c6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002780:	4b53      	ldr	r3, [pc, #332]	; (80028d0 <HAL_RCC_OscConfig+0x620>)
 8002782:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002784:	2202      	movs	r2, #2
 8002786:	4013      	ands	r3, r2
 8002788:	d1f1      	bne.n	800276e <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6a1b      	ldr	r3, [r3, #32]
 800278e:	2b00      	cmp	r3, #0
 8002790:	d100      	bne.n	8002794 <HAL_RCC_OscConfig+0x4e4>
 8002792:	e097      	b.n	80028c4 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002794:	4b4e      	ldr	r3, [pc, #312]	; (80028d0 <HAL_RCC_OscConfig+0x620>)
 8002796:	685b      	ldr	r3, [r3, #4]
 8002798:	220c      	movs	r2, #12
 800279a:	4013      	ands	r3, r2
 800279c:	2b08      	cmp	r3, #8
 800279e:	d100      	bne.n	80027a2 <HAL_RCC_OscConfig+0x4f2>
 80027a0:	e06b      	b.n	800287a <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6a1b      	ldr	r3, [r3, #32]
 80027a6:	2b02      	cmp	r3, #2
 80027a8:	d14c      	bne.n	8002844 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027aa:	4b49      	ldr	r3, [pc, #292]	; (80028d0 <HAL_RCC_OscConfig+0x620>)
 80027ac:	681a      	ldr	r2, [r3, #0]
 80027ae:	4b48      	ldr	r3, [pc, #288]	; (80028d0 <HAL_RCC_OscConfig+0x620>)
 80027b0:	494a      	ldr	r1, [pc, #296]	; (80028dc <HAL_RCC_OscConfig+0x62c>)
 80027b2:	400a      	ands	r2, r1
 80027b4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027b6:	f7fe fcc1 	bl	800113c <HAL_GetTick>
 80027ba:	0003      	movs	r3, r0
 80027bc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027be:	e008      	b.n	80027d2 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027c0:	f7fe fcbc 	bl	800113c <HAL_GetTick>
 80027c4:	0002      	movs	r2, r0
 80027c6:	69bb      	ldr	r3, [r7, #24]
 80027c8:	1ad3      	subs	r3, r2, r3
 80027ca:	2b02      	cmp	r3, #2
 80027cc:	d901      	bls.n	80027d2 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 80027ce:	2303      	movs	r3, #3
 80027d0:	e079      	b.n	80028c6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027d2:	4b3f      	ldr	r3, [pc, #252]	; (80028d0 <HAL_RCC_OscConfig+0x620>)
 80027d4:	681a      	ldr	r2, [r3, #0]
 80027d6:	2380      	movs	r3, #128	; 0x80
 80027d8:	049b      	lsls	r3, r3, #18
 80027da:	4013      	ands	r3, r2
 80027dc:	d1f0      	bne.n	80027c0 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80027de:	4b3c      	ldr	r3, [pc, #240]	; (80028d0 <HAL_RCC_OscConfig+0x620>)
 80027e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027e2:	220f      	movs	r2, #15
 80027e4:	4393      	bics	r3, r2
 80027e6:	0019      	movs	r1, r3
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027ec:	4b38      	ldr	r3, [pc, #224]	; (80028d0 <HAL_RCC_OscConfig+0x620>)
 80027ee:	430a      	orrs	r2, r1
 80027f0:	62da      	str	r2, [r3, #44]	; 0x2c
 80027f2:	4b37      	ldr	r3, [pc, #220]	; (80028d0 <HAL_RCC_OscConfig+0x620>)
 80027f4:	685b      	ldr	r3, [r3, #4]
 80027f6:	4a3a      	ldr	r2, [pc, #232]	; (80028e0 <HAL_RCC_OscConfig+0x630>)
 80027f8:	4013      	ands	r3, r2
 80027fa:	0019      	movs	r1, r3
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002804:	431a      	orrs	r2, r3
 8002806:	4b32      	ldr	r3, [pc, #200]	; (80028d0 <HAL_RCC_OscConfig+0x620>)
 8002808:	430a      	orrs	r2, r1
 800280a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800280c:	4b30      	ldr	r3, [pc, #192]	; (80028d0 <HAL_RCC_OscConfig+0x620>)
 800280e:	681a      	ldr	r2, [r3, #0]
 8002810:	4b2f      	ldr	r3, [pc, #188]	; (80028d0 <HAL_RCC_OscConfig+0x620>)
 8002812:	2180      	movs	r1, #128	; 0x80
 8002814:	0449      	lsls	r1, r1, #17
 8002816:	430a      	orrs	r2, r1
 8002818:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800281a:	f7fe fc8f 	bl	800113c <HAL_GetTick>
 800281e:	0003      	movs	r3, r0
 8002820:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002822:	e008      	b.n	8002836 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002824:	f7fe fc8a 	bl	800113c <HAL_GetTick>
 8002828:	0002      	movs	r2, r0
 800282a:	69bb      	ldr	r3, [r7, #24]
 800282c:	1ad3      	subs	r3, r2, r3
 800282e:	2b02      	cmp	r3, #2
 8002830:	d901      	bls.n	8002836 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8002832:	2303      	movs	r3, #3
 8002834:	e047      	b.n	80028c6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002836:	4b26      	ldr	r3, [pc, #152]	; (80028d0 <HAL_RCC_OscConfig+0x620>)
 8002838:	681a      	ldr	r2, [r3, #0]
 800283a:	2380      	movs	r3, #128	; 0x80
 800283c:	049b      	lsls	r3, r3, #18
 800283e:	4013      	ands	r3, r2
 8002840:	d0f0      	beq.n	8002824 <HAL_RCC_OscConfig+0x574>
 8002842:	e03f      	b.n	80028c4 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002844:	4b22      	ldr	r3, [pc, #136]	; (80028d0 <HAL_RCC_OscConfig+0x620>)
 8002846:	681a      	ldr	r2, [r3, #0]
 8002848:	4b21      	ldr	r3, [pc, #132]	; (80028d0 <HAL_RCC_OscConfig+0x620>)
 800284a:	4924      	ldr	r1, [pc, #144]	; (80028dc <HAL_RCC_OscConfig+0x62c>)
 800284c:	400a      	ands	r2, r1
 800284e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002850:	f7fe fc74 	bl	800113c <HAL_GetTick>
 8002854:	0003      	movs	r3, r0
 8002856:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002858:	e008      	b.n	800286c <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800285a:	f7fe fc6f 	bl	800113c <HAL_GetTick>
 800285e:	0002      	movs	r2, r0
 8002860:	69bb      	ldr	r3, [r7, #24]
 8002862:	1ad3      	subs	r3, r2, r3
 8002864:	2b02      	cmp	r3, #2
 8002866:	d901      	bls.n	800286c <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8002868:	2303      	movs	r3, #3
 800286a:	e02c      	b.n	80028c6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800286c:	4b18      	ldr	r3, [pc, #96]	; (80028d0 <HAL_RCC_OscConfig+0x620>)
 800286e:	681a      	ldr	r2, [r3, #0]
 8002870:	2380      	movs	r3, #128	; 0x80
 8002872:	049b      	lsls	r3, r3, #18
 8002874:	4013      	ands	r3, r2
 8002876:	d1f0      	bne.n	800285a <HAL_RCC_OscConfig+0x5aa>
 8002878:	e024      	b.n	80028c4 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6a1b      	ldr	r3, [r3, #32]
 800287e:	2b01      	cmp	r3, #1
 8002880:	d101      	bne.n	8002886 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8002882:	2301      	movs	r3, #1
 8002884:	e01f      	b.n	80028c6 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8002886:	4b12      	ldr	r3, [pc, #72]	; (80028d0 <HAL_RCC_OscConfig+0x620>)
 8002888:	685b      	ldr	r3, [r3, #4]
 800288a:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 800288c:	4b10      	ldr	r3, [pc, #64]	; (80028d0 <HAL_RCC_OscConfig+0x620>)
 800288e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002890:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002892:	697a      	ldr	r2, [r7, #20]
 8002894:	2380      	movs	r3, #128	; 0x80
 8002896:	025b      	lsls	r3, r3, #9
 8002898:	401a      	ands	r2, r3
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800289e:	429a      	cmp	r2, r3
 80028a0:	d10e      	bne.n	80028c0 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80028a2:	693b      	ldr	r3, [r7, #16]
 80028a4:	220f      	movs	r2, #15
 80028a6:	401a      	ands	r2, r3
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80028ac:	429a      	cmp	r2, r3
 80028ae:	d107      	bne.n	80028c0 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80028b0:	697a      	ldr	r2, [r7, #20]
 80028b2:	23f0      	movs	r3, #240	; 0xf0
 80028b4:	039b      	lsls	r3, r3, #14
 80028b6:	401a      	ands	r2, r3
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80028bc:	429a      	cmp	r2, r3
 80028be:	d001      	beq.n	80028c4 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 80028c0:	2301      	movs	r3, #1
 80028c2:	e000      	b.n	80028c6 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 80028c4:	2300      	movs	r3, #0
}
 80028c6:	0018      	movs	r0, r3
 80028c8:	46bd      	mov	sp, r7
 80028ca:	b008      	add	sp, #32
 80028cc:	bd80      	pop	{r7, pc}
 80028ce:	46c0      	nop			; (mov r8, r8)
 80028d0:	40021000 	.word	0x40021000
 80028d4:	00001388 	.word	0x00001388
 80028d8:	efffffff 	.word	0xefffffff
 80028dc:	feffffff 	.word	0xfeffffff
 80028e0:	ffc2ffff 	.word	0xffc2ffff

080028e4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b084      	sub	sp, #16
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
 80028ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d101      	bne.n	80028f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80028f4:	2301      	movs	r3, #1
 80028f6:	e0b3      	b.n	8002a60 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80028f8:	4b5b      	ldr	r3, [pc, #364]	; (8002a68 <HAL_RCC_ClockConfig+0x184>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	2201      	movs	r2, #1
 80028fe:	4013      	ands	r3, r2
 8002900:	683a      	ldr	r2, [r7, #0]
 8002902:	429a      	cmp	r2, r3
 8002904:	d911      	bls.n	800292a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002906:	4b58      	ldr	r3, [pc, #352]	; (8002a68 <HAL_RCC_ClockConfig+0x184>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	2201      	movs	r2, #1
 800290c:	4393      	bics	r3, r2
 800290e:	0019      	movs	r1, r3
 8002910:	4b55      	ldr	r3, [pc, #340]	; (8002a68 <HAL_RCC_ClockConfig+0x184>)
 8002912:	683a      	ldr	r2, [r7, #0]
 8002914:	430a      	orrs	r2, r1
 8002916:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002918:	4b53      	ldr	r3, [pc, #332]	; (8002a68 <HAL_RCC_ClockConfig+0x184>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	2201      	movs	r2, #1
 800291e:	4013      	ands	r3, r2
 8002920:	683a      	ldr	r2, [r7, #0]
 8002922:	429a      	cmp	r2, r3
 8002924:	d001      	beq.n	800292a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002926:	2301      	movs	r3, #1
 8002928:	e09a      	b.n	8002a60 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	2202      	movs	r2, #2
 8002930:	4013      	ands	r3, r2
 8002932:	d015      	beq.n	8002960 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	2204      	movs	r2, #4
 800293a:	4013      	ands	r3, r2
 800293c:	d006      	beq.n	800294c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800293e:	4b4b      	ldr	r3, [pc, #300]	; (8002a6c <HAL_RCC_ClockConfig+0x188>)
 8002940:	685a      	ldr	r2, [r3, #4]
 8002942:	4b4a      	ldr	r3, [pc, #296]	; (8002a6c <HAL_RCC_ClockConfig+0x188>)
 8002944:	21e0      	movs	r1, #224	; 0xe0
 8002946:	00c9      	lsls	r1, r1, #3
 8002948:	430a      	orrs	r2, r1
 800294a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800294c:	4b47      	ldr	r3, [pc, #284]	; (8002a6c <HAL_RCC_ClockConfig+0x188>)
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	22f0      	movs	r2, #240	; 0xf0
 8002952:	4393      	bics	r3, r2
 8002954:	0019      	movs	r1, r3
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	689a      	ldr	r2, [r3, #8]
 800295a:	4b44      	ldr	r3, [pc, #272]	; (8002a6c <HAL_RCC_ClockConfig+0x188>)
 800295c:	430a      	orrs	r2, r1
 800295e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	2201      	movs	r2, #1
 8002966:	4013      	ands	r3, r2
 8002968:	d040      	beq.n	80029ec <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	2b01      	cmp	r3, #1
 8002970:	d107      	bne.n	8002982 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002972:	4b3e      	ldr	r3, [pc, #248]	; (8002a6c <HAL_RCC_ClockConfig+0x188>)
 8002974:	681a      	ldr	r2, [r3, #0]
 8002976:	2380      	movs	r3, #128	; 0x80
 8002978:	029b      	lsls	r3, r3, #10
 800297a:	4013      	ands	r3, r2
 800297c:	d114      	bne.n	80029a8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800297e:	2301      	movs	r3, #1
 8002980:	e06e      	b.n	8002a60 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	2b02      	cmp	r3, #2
 8002988:	d107      	bne.n	800299a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800298a:	4b38      	ldr	r3, [pc, #224]	; (8002a6c <HAL_RCC_ClockConfig+0x188>)
 800298c:	681a      	ldr	r2, [r3, #0]
 800298e:	2380      	movs	r3, #128	; 0x80
 8002990:	049b      	lsls	r3, r3, #18
 8002992:	4013      	ands	r3, r2
 8002994:	d108      	bne.n	80029a8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002996:	2301      	movs	r3, #1
 8002998:	e062      	b.n	8002a60 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800299a:	4b34      	ldr	r3, [pc, #208]	; (8002a6c <HAL_RCC_ClockConfig+0x188>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	2202      	movs	r2, #2
 80029a0:	4013      	ands	r3, r2
 80029a2:	d101      	bne.n	80029a8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80029a4:	2301      	movs	r3, #1
 80029a6:	e05b      	b.n	8002a60 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80029a8:	4b30      	ldr	r3, [pc, #192]	; (8002a6c <HAL_RCC_ClockConfig+0x188>)
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	2203      	movs	r2, #3
 80029ae:	4393      	bics	r3, r2
 80029b0:	0019      	movs	r1, r3
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	685a      	ldr	r2, [r3, #4]
 80029b6:	4b2d      	ldr	r3, [pc, #180]	; (8002a6c <HAL_RCC_ClockConfig+0x188>)
 80029b8:	430a      	orrs	r2, r1
 80029ba:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80029bc:	f7fe fbbe 	bl	800113c <HAL_GetTick>
 80029c0:	0003      	movs	r3, r0
 80029c2:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029c4:	e009      	b.n	80029da <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029c6:	f7fe fbb9 	bl	800113c <HAL_GetTick>
 80029ca:	0002      	movs	r2, r0
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	1ad3      	subs	r3, r2, r3
 80029d0:	4a27      	ldr	r2, [pc, #156]	; (8002a70 <HAL_RCC_ClockConfig+0x18c>)
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d901      	bls.n	80029da <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 80029d6:	2303      	movs	r3, #3
 80029d8:	e042      	b.n	8002a60 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029da:	4b24      	ldr	r3, [pc, #144]	; (8002a6c <HAL_RCC_ClockConfig+0x188>)
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	220c      	movs	r2, #12
 80029e0:	401a      	ands	r2, r3
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	685b      	ldr	r3, [r3, #4]
 80029e6:	009b      	lsls	r3, r3, #2
 80029e8:	429a      	cmp	r2, r3
 80029ea:	d1ec      	bne.n	80029c6 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80029ec:	4b1e      	ldr	r3, [pc, #120]	; (8002a68 <HAL_RCC_ClockConfig+0x184>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	2201      	movs	r2, #1
 80029f2:	4013      	ands	r3, r2
 80029f4:	683a      	ldr	r2, [r7, #0]
 80029f6:	429a      	cmp	r2, r3
 80029f8:	d211      	bcs.n	8002a1e <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029fa:	4b1b      	ldr	r3, [pc, #108]	; (8002a68 <HAL_RCC_ClockConfig+0x184>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	2201      	movs	r2, #1
 8002a00:	4393      	bics	r3, r2
 8002a02:	0019      	movs	r1, r3
 8002a04:	4b18      	ldr	r3, [pc, #96]	; (8002a68 <HAL_RCC_ClockConfig+0x184>)
 8002a06:	683a      	ldr	r2, [r7, #0]
 8002a08:	430a      	orrs	r2, r1
 8002a0a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a0c:	4b16      	ldr	r3, [pc, #88]	; (8002a68 <HAL_RCC_ClockConfig+0x184>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	2201      	movs	r2, #1
 8002a12:	4013      	ands	r3, r2
 8002a14:	683a      	ldr	r2, [r7, #0]
 8002a16:	429a      	cmp	r2, r3
 8002a18:	d001      	beq.n	8002a1e <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	e020      	b.n	8002a60 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	2204      	movs	r2, #4
 8002a24:	4013      	ands	r3, r2
 8002a26:	d009      	beq.n	8002a3c <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002a28:	4b10      	ldr	r3, [pc, #64]	; (8002a6c <HAL_RCC_ClockConfig+0x188>)
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	4a11      	ldr	r2, [pc, #68]	; (8002a74 <HAL_RCC_ClockConfig+0x190>)
 8002a2e:	4013      	ands	r3, r2
 8002a30:	0019      	movs	r1, r3
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	68da      	ldr	r2, [r3, #12]
 8002a36:	4b0d      	ldr	r3, [pc, #52]	; (8002a6c <HAL_RCC_ClockConfig+0x188>)
 8002a38:	430a      	orrs	r2, r1
 8002a3a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002a3c:	f000 f820 	bl	8002a80 <HAL_RCC_GetSysClockFreq>
 8002a40:	0001      	movs	r1, r0
 8002a42:	4b0a      	ldr	r3, [pc, #40]	; (8002a6c <HAL_RCC_ClockConfig+0x188>)
 8002a44:	685b      	ldr	r3, [r3, #4]
 8002a46:	091b      	lsrs	r3, r3, #4
 8002a48:	220f      	movs	r2, #15
 8002a4a:	4013      	ands	r3, r2
 8002a4c:	4a0a      	ldr	r2, [pc, #40]	; (8002a78 <HAL_RCC_ClockConfig+0x194>)
 8002a4e:	5cd3      	ldrb	r3, [r2, r3]
 8002a50:	000a      	movs	r2, r1
 8002a52:	40da      	lsrs	r2, r3
 8002a54:	4b09      	ldr	r3, [pc, #36]	; (8002a7c <HAL_RCC_ClockConfig+0x198>)
 8002a56:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002a58:	2003      	movs	r0, #3
 8002a5a:	f7fe fa01 	bl	8000e60 <HAL_InitTick>
  
  return HAL_OK;
 8002a5e:	2300      	movs	r3, #0
}
 8002a60:	0018      	movs	r0, r3
 8002a62:	46bd      	mov	sp, r7
 8002a64:	b004      	add	sp, #16
 8002a66:	bd80      	pop	{r7, pc}
 8002a68:	40022000 	.word	0x40022000
 8002a6c:	40021000 	.word	0x40021000
 8002a70:	00001388 	.word	0x00001388
 8002a74:	fffff8ff 	.word	0xfffff8ff
 8002a78:	08006bb0 	.word	0x08006bb0
 8002a7c:	20000010 	.word	0x20000010

08002a80 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a80:	b590      	push	{r4, r7, lr}
 8002a82:	b08f      	sub	sp, #60	; 0x3c
 8002a84:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8002a86:	2314      	movs	r3, #20
 8002a88:	18fb      	adds	r3, r7, r3
 8002a8a:	4a2b      	ldr	r2, [pc, #172]	; (8002b38 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002a8c:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002a8e:	c313      	stmia	r3!, {r0, r1, r4}
 8002a90:	6812      	ldr	r2, [r2, #0]
 8002a92:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8002a94:	1d3b      	adds	r3, r7, #4
 8002a96:	4a29      	ldr	r2, [pc, #164]	; (8002b3c <HAL_RCC_GetSysClockFreq+0xbc>)
 8002a98:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002a9a:	c313      	stmia	r3!, {r0, r1, r4}
 8002a9c:	6812      	ldr	r2, [r2, #0]
 8002a9e:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	62bb      	str	r3, [r7, #40]	; 0x28
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	637b      	str	r3, [r7, #52]	; 0x34
 8002aac:	2300      	movs	r3, #0
 8002aae:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8002ab4:	4b22      	ldr	r3, [pc, #136]	; (8002b40 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002ab6:	685b      	ldr	r3, [r3, #4]
 8002ab8:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002aba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002abc:	220c      	movs	r2, #12
 8002abe:	4013      	ands	r3, r2
 8002ac0:	2b04      	cmp	r3, #4
 8002ac2:	d002      	beq.n	8002aca <HAL_RCC_GetSysClockFreq+0x4a>
 8002ac4:	2b08      	cmp	r3, #8
 8002ac6:	d003      	beq.n	8002ad0 <HAL_RCC_GetSysClockFreq+0x50>
 8002ac8:	e02d      	b.n	8002b26 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002aca:	4b1e      	ldr	r3, [pc, #120]	; (8002b44 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002acc:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002ace:	e02d      	b.n	8002b2c <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002ad0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ad2:	0c9b      	lsrs	r3, r3, #18
 8002ad4:	220f      	movs	r2, #15
 8002ad6:	4013      	ands	r3, r2
 8002ad8:	2214      	movs	r2, #20
 8002ada:	18ba      	adds	r2, r7, r2
 8002adc:	5cd3      	ldrb	r3, [r2, r3]
 8002ade:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002ae0:	4b17      	ldr	r3, [pc, #92]	; (8002b40 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002ae2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ae4:	220f      	movs	r2, #15
 8002ae6:	4013      	ands	r3, r2
 8002ae8:	1d3a      	adds	r2, r7, #4
 8002aea:	5cd3      	ldrb	r3, [r2, r3]
 8002aec:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002aee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002af0:	2380      	movs	r3, #128	; 0x80
 8002af2:	025b      	lsls	r3, r3, #9
 8002af4:	4013      	ands	r3, r2
 8002af6:	d009      	beq.n	8002b0c <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002af8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002afa:	4812      	ldr	r0, [pc, #72]	; (8002b44 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002afc:	f7fd fb0e 	bl	800011c <__udivsi3>
 8002b00:	0003      	movs	r3, r0
 8002b02:	001a      	movs	r2, r3
 8002b04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b06:	4353      	muls	r3, r2
 8002b08:	637b      	str	r3, [r7, #52]	; 0x34
 8002b0a:	e009      	b.n	8002b20 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002b0c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002b0e:	000a      	movs	r2, r1
 8002b10:	0152      	lsls	r2, r2, #5
 8002b12:	1a52      	subs	r2, r2, r1
 8002b14:	0193      	lsls	r3, r2, #6
 8002b16:	1a9b      	subs	r3, r3, r2
 8002b18:	00db      	lsls	r3, r3, #3
 8002b1a:	185b      	adds	r3, r3, r1
 8002b1c:	021b      	lsls	r3, r3, #8
 8002b1e:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8002b20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b22:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002b24:	e002      	b.n	8002b2c <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002b26:	4b07      	ldr	r3, [pc, #28]	; (8002b44 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002b28:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002b2a:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002b2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002b2e:	0018      	movs	r0, r3
 8002b30:	46bd      	mov	sp, r7
 8002b32:	b00f      	add	sp, #60	; 0x3c
 8002b34:	bd90      	pop	{r4, r7, pc}
 8002b36:	46c0      	nop			; (mov r8, r8)
 8002b38:	08006b88 	.word	0x08006b88
 8002b3c:	08006b98 	.word	0x08006b98
 8002b40:	40021000 	.word	0x40021000
 8002b44:	007a1200 	.word	0x007a1200

08002b48 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b4c:	4b02      	ldr	r3, [pc, #8]	; (8002b58 <HAL_RCC_GetHCLKFreq+0x10>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
}
 8002b50:	0018      	movs	r0, r3
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bd80      	pop	{r7, pc}
 8002b56:	46c0      	nop			; (mov r8, r8)
 8002b58:	20000010 	.word	0x20000010

08002b5c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002b60:	f7ff fff2 	bl	8002b48 <HAL_RCC_GetHCLKFreq>
 8002b64:	0001      	movs	r1, r0
 8002b66:	4b06      	ldr	r3, [pc, #24]	; (8002b80 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	0a1b      	lsrs	r3, r3, #8
 8002b6c:	2207      	movs	r2, #7
 8002b6e:	4013      	ands	r3, r2
 8002b70:	4a04      	ldr	r2, [pc, #16]	; (8002b84 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002b72:	5cd3      	ldrb	r3, [r2, r3]
 8002b74:	40d9      	lsrs	r1, r3
 8002b76:	000b      	movs	r3, r1
}    
 8002b78:	0018      	movs	r0, r3
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	bd80      	pop	{r7, pc}
 8002b7e:	46c0      	nop			; (mov r8, r8)
 8002b80:	40021000 	.word	0x40021000
 8002b84:	08006bc0 	.word	0x08006bc0

08002b88 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b082      	sub	sp, #8
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
 8002b90:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2207      	movs	r2, #7
 8002b96:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002b98:	4b0e      	ldr	r3, [pc, #56]	; (8002bd4 <HAL_RCC_GetClockConfig+0x4c>)
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	2203      	movs	r2, #3
 8002b9e:	401a      	ands	r2, r3
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8002ba4:	4b0b      	ldr	r3, [pc, #44]	; (8002bd4 <HAL_RCC_GetClockConfig+0x4c>)
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	22f0      	movs	r2, #240	; 0xf0
 8002baa:	401a      	ands	r2, r3
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);   
 8002bb0:	4b08      	ldr	r3, [pc, #32]	; (8002bd4 <HAL_RCC_GetClockConfig+0x4c>)
 8002bb2:	685a      	ldr	r2, [r3, #4]
 8002bb4:	23e0      	movs	r3, #224	; 0xe0
 8002bb6:	00db      	lsls	r3, r3, #3
 8002bb8:	401a      	ands	r2, r3
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	60da      	str	r2, [r3, #12]
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = __HAL_FLASH_GET_LATENCY(); 
 8002bbe:	4b06      	ldr	r3, [pc, #24]	; (8002bd8 <HAL_RCC_GetClockConfig+0x50>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	2201      	movs	r2, #1
 8002bc4:	401a      	ands	r2, r3
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	601a      	str	r2, [r3, #0]
}
 8002bca:	46c0      	nop			; (mov r8, r8)
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	b002      	add	sp, #8
 8002bd0:	bd80      	pop	{r7, pc}
 8002bd2:	46c0      	nop			; (mov r8, r8)
 8002bd4:	40021000 	.word	0x40021000
 8002bd8:	40022000 	.word	0x40022000

08002bdc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b086      	sub	sp, #24
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002be4:	2300      	movs	r3, #0
 8002be6:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8002be8:	2300      	movs	r3, #0
 8002bea:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681a      	ldr	r2, [r3, #0]
 8002bf0:	2380      	movs	r3, #128	; 0x80
 8002bf2:	025b      	lsls	r3, r3, #9
 8002bf4:	4013      	ands	r3, r2
 8002bf6:	d100      	bne.n	8002bfa <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002bf8:	e08e      	b.n	8002d18 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8002bfa:	2017      	movs	r0, #23
 8002bfc:	183b      	adds	r3, r7, r0
 8002bfe:	2200      	movs	r2, #0
 8002c00:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c02:	4b57      	ldr	r3, [pc, #348]	; (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002c04:	69da      	ldr	r2, [r3, #28]
 8002c06:	2380      	movs	r3, #128	; 0x80
 8002c08:	055b      	lsls	r3, r3, #21
 8002c0a:	4013      	ands	r3, r2
 8002c0c:	d110      	bne.n	8002c30 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002c0e:	4b54      	ldr	r3, [pc, #336]	; (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002c10:	69da      	ldr	r2, [r3, #28]
 8002c12:	4b53      	ldr	r3, [pc, #332]	; (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002c14:	2180      	movs	r1, #128	; 0x80
 8002c16:	0549      	lsls	r1, r1, #21
 8002c18:	430a      	orrs	r2, r1
 8002c1a:	61da      	str	r2, [r3, #28]
 8002c1c:	4b50      	ldr	r3, [pc, #320]	; (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002c1e:	69da      	ldr	r2, [r3, #28]
 8002c20:	2380      	movs	r3, #128	; 0x80
 8002c22:	055b      	lsls	r3, r3, #21
 8002c24:	4013      	ands	r3, r2
 8002c26:	60bb      	str	r3, [r7, #8]
 8002c28:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c2a:	183b      	adds	r3, r7, r0
 8002c2c:	2201      	movs	r2, #1
 8002c2e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c30:	4b4c      	ldr	r3, [pc, #304]	; (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002c32:	681a      	ldr	r2, [r3, #0]
 8002c34:	2380      	movs	r3, #128	; 0x80
 8002c36:	005b      	lsls	r3, r3, #1
 8002c38:	4013      	ands	r3, r2
 8002c3a:	d11a      	bne.n	8002c72 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c3c:	4b49      	ldr	r3, [pc, #292]	; (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002c3e:	681a      	ldr	r2, [r3, #0]
 8002c40:	4b48      	ldr	r3, [pc, #288]	; (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002c42:	2180      	movs	r1, #128	; 0x80
 8002c44:	0049      	lsls	r1, r1, #1
 8002c46:	430a      	orrs	r2, r1
 8002c48:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c4a:	f7fe fa77 	bl	800113c <HAL_GetTick>
 8002c4e:	0003      	movs	r3, r0
 8002c50:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c52:	e008      	b.n	8002c66 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c54:	f7fe fa72 	bl	800113c <HAL_GetTick>
 8002c58:	0002      	movs	r2, r0
 8002c5a:	693b      	ldr	r3, [r7, #16]
 8002c5c:	1ad3      	subs	r3, r2, r3
 8002c5e:	2b64      	cmp	r3, #100	; 0x64
 8002c60:	d901      	bls.n	8002c66 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8002c62:	2303      	movs	r3, #3
 8002c64:	e077      	b.n	8002d56 <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c66:	4b3f      	ldr	r3, [pc, #252]	; (8002d64 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002c68:	681a      	ldr	r2, [r3, #0]
 8002c6a:	2380      	movs	r3, #128	; 0x80
 8002c6c:	005b      	lsls	r3, r3, #1
 8002c6e:	4013      	ands	r3, r2
 8002c70:	d0f0      	beq.n	8002c54 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002c72:	4b3b      	ldr	r3, [pc, #236]	; (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002c74:	6a1a      	ldr	r2, [r3, #32]
 8002c76:	23c0      	movs	r3, #192	; 0xc0
 8002c78:	009b      	lsls	r3, r3, #2
 8002c7a:	4013      	ands	r3, r2
 8002c7c:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d034      	beq.n	8002cee <HAL_RCCEx_PeriphCLKConfig+0x112>
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	685a      	ldr	r2, [r3, #4]
 8002c88:	23c0      	movs	r3, #192	; 0xc0
 8002c8a:	009b      	lsls	r3, r3, #2
 8002c8c:	4013      	ands	r3, r2
 8002c8e:	68fa      	ldr	r2, [r7, #12]
 8002c90:	429a      	cmp	r2, r3
 8002c92:	d02c      	beq.n	8002cee <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002c94:	4b32      	ldr	r3, [pc, #200]	; (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002c96:	6a1b      	ldr	r3, [r3, #32]
 8002c98:	4a33      	ldr	r2, [pc, #204]	; (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8002c9a:	4013      	ands	r3, r2
 8002c9c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002c9e:	4b30      	ldr	r3, [pc, #192]	; (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002ca0:	6a1a      	ldr	r2, [r3, #32]
 8002ca2:	4b2f      	ldr	r3, [pc, #188]	; (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002ca4:	2180      	movs	r1, #128	; 0x80
 8002ca6:	0249      	lsls	r1, r1, #9
 8002ca8:	430a      	orrs	r2, r1
 8002caa:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002cac:	4b2c      	ldr	r3, [pc, #176]	; (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002cae:	6a1a      	ldr	r2, [r3, #32]
 8002cb0:	4b2b      	ldr	r3, [pc, #172]	; (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002cb2:	492e      	ldr	r1, [pc, #184]	; (8002d6c <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8002cb4:	400a      	ands	r2, r1
 8002cb6:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002cb8:	4b29      	ldr	r3, [pc, #164]	; (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002cba:	68fa      	ldr	r2, [r7, #12]
 8002cbc:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	2201      	movs	r2, #1
 8002cc2:	4013      	ands	r3, r2
 8002cc4:	d013      	beq.n	8002cee <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cc6:	f7fe fa39 	bl	800113c <HAL_GetTick>
 8002cca:	0003      	movs	r3, r0
 8002ccc:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cce:	e009      	b.n	8002ce4 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cd0:	f7fe fa34 	bl	800113c <HAL_GetTick>
 8002cd4:	0002      	movs	r2, r0
 8002cd6:	693b      	ldr	r3, [r7, #16]
 8002cd8:	1ad3      	subs	r3, r2, r3
 8002cda:	4a25      	ldr	r2, [pc, #148]	; (8002d70 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	d901      	bls.n	8002ce4 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002ce0:	2303      	movs	r3, #3
 8002ce2:	e038      	b.n	8002d56 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ce4:	4b1e      	ldr	r3, [pc, #120]	; (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002ce6:	6a1b      	ldr	r3, [r3, #32]
 8002ce8:	2202      	movs	r2, #2
 8002cea:	4013      	ands	r3, r2
 8002cec:	d0f0      	beq.n	8002cd0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002cee:	4b1c      	ldr	r3, [pc, #112]	; (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002cf0:	6a1b      	ldr	r3, [r3, #32]
 8002cf2:	4a1d      	ldr	r2, [pc, #116]	; (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8002cf4:	4013      	ands	r3, r2
 8002cf6:	0019      	movs	r1, r3
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	685a      	ldr	r2, [r3, #4]
 8002cfc:	4b18      	ldr	r3, [pc, #96]	; (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002cfe:	430a      	orrs	r2, r1
 8002d00:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002d02:	2317      	movs	r3, #23
 8002d04:	18fb      	adds	r3, r7, r3
 8002d06:	781b      	ldrb	r3, [r3, #0]
 8002d08:	2b01      	cmp	r3, #1
 8002d0a:	d105      	bne.n	8002d18 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d0c:	4b14      	ldr	r3, [pc, #80]	; (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002d0e:	69da      	ldr	r2, [r3, #28]
 8002d10:	4b13      	ldr	r3, [pc, #76]	; (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002d12:	4918      	ldr	r1, [pc, #96]	; (8002d74 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8002d14:	400a      	ands	r2, r1
 8002d16:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	2201      	movs	r2, #1
 8002d1e:	4013      	ands	r3, r2
 8002d20:	d009      	beq.n	8002d36 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002d22:	4b0f      	ldr	r3, [pc, #60]	; (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002d24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d26:	2203      	movs	r2, #3
 8002d28:	4393      	bics	r3, r2
 8002d2a:	0019      	movs	r1, r3
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	689a      	ldr	r2, [r3, #8]
 8002d30:	4b0b      	ldr	r3, [pc, #44]	; (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002d32:	430a      	orrs	r2, r1
 8002d34:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	2220      	movs	r2, #32
 8002d3c:	4013      	ands	r3, r2
 8002d3e:	d009      	beq.n	8002d54 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002d40:	4b07      	ldr	r3, [pc, #28]	; (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002d42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d44:	2210      	movs	r2, #16
 8002d46:	4393      	bics	r3, r2
 8002d48:	0019      	movs	r1, r3
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	68da      	ldr	r2, [r3, #12]
 8002d4e:	4b04      	ldr	r3, [pc, #16]	; (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002d50:	430a      	orrs	r2, r1
 8002d52:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002d54:	2300      	movs	r3, #0
}
 8002d56:	0018      	movs	r0, r3
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	b006      	add	sp, #24
 8002d5c:	bd80      	pop	{r7, pc}
 8002d5e:	46c0      	nop			; (mov r8, r8)
 8002d60:	40021000 	.word	0x40021000
 8002d64:	40007000 	.word	0x40007000
 8002d68:	fffffcff 	.word	0xfffffcff
 8002d6c:	fffeffff 	.word	0xfffeffff
 8002d70:	00001388 	.word	0x00001388
 8002d74:	efffffff 	.word	0xefffffff

08002d78 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b082      	sub	sp, #8
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d101      	bne.n	8002d8a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002d86:	2301      	movs	r3, #1
 8002d88:	e042      	b.n	8002e10 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	223d      	movs	r2, #61	; 0x3d
 8002d8e:	5c9b      	ldrb	r3, [r3, r2]
 8002d90:	b2db      	uxtb	r3, r3
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d107      	bne.n	8002da6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	223c      	movs	r2, #60	; 0x3c
 8002d9a:	2100      	movs	r1, #0
 8002d9c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	0018      	movs	r0, r3
 8002da2:	f000 f839 	bl	8002e18 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	223d      	movs	r2, #61	; 0x3d
 8002daa:	2102      	movs	r1, #2
 8002dac:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681a      	ldr	r2, [r3, #0]
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	3304      	adds	r3, #4
 8002db6:	0019      	movs	r1, r3
 8002db8:	0010      	movs	r0, r2
 8002dba:	f000 f9b7 	bl	800312c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	2246      	movs	r2, #70	; 0x46
 8002dc2:	2101      	movs	r1, #1
 8002dc4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	223e      	movs	r2, #62	; 0x3e
 8002dca:	2101      	movs	r1, #1
 8002dcc:	5499      	strb	r1, [r3, r2]
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	223f      	movs	r2, #63	; 0x3f
 8002dd2:	2101      	movs	r1, #1
 8002dd4:	5499      	strb	r1, [r3, r2]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2240      	movs	r2, #64	; 0x40
 8002dda:	2101      	movs	r1, #1
 8002ddc:	5499      	strb	r1, [r3, r2]
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2241      	movs	r2, #65	; 0x41
 8002de2:	2101      	movs	r1, #1
 8002de4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	2242      	movs	r2, #66	; 0x42
 8002dea:	2101      	movs	r1, #1
 8002dec:	5499      	strb	r1, [r3, r2]
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	2243      	movs	r2, #67	; 0x43
 8002df2:	2101      	movs	r1, #1
 8002df4:	5499      	strb	r1, [r3, r2]
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	2244      	movs	r2, #68	; 0x44
 8002dfa:	2101      	movs	r1, #1
 8002dfc:	5499      	strb	r1, [r3, r2]
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2245      	movs	r2, #69	; 0x45
 8002e02:	2101      	movs	r1, #1
 8002e04:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	223d      	movs	r2, #61	; 0x3d
 8002e0a:	2101      	movs	r1, #1
 8002e0c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002e0e:	2300      	movs	r3, #0
}
 8002e10:	0018      	movs	r0, r3
 8002e12:	46bd      	mov	sp, r7
 8002e14:	b002      	add	sp, #8
 8002e16:	bd80      	pop	{r7, pc}

08002e18 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b082      	sub	sp, #8
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002e20:	46c0      	nop			; (mov r8, r8)
 8002e22:	46bd      	mov	sp, r7
 8002e24:	b002      	add	sp, #8
 8002e26:	bd80      	pop	{r7, pc}

08002e28 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b084      	sub	sp, #16
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	223d      	movs	r2, #61	; 0x3d
 8002e34:	5c9b      	ldrb	r3, [r3, r2]
 8002e36:	b2db      	uxtb	r3, r3
 8002e38:	2b01      	cmp	r3, #1
 8002e3a:	d001      	beq.n	8002e40 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002e3c:	2301      	movs	r3, #1
 8002e3e:	e035      	b.n	8002eac <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	223d      	movs	r2, #61	; 0x3d
 8002e44:	2102      	movs	r1, #2
 8002e46:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	68da      	ldr	r2, [r3, #12]
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	2101      	movs	r1, #1
 8002e54:	430a      	orrs	r2, r1
 8002e56:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	4a15      	ldr	r2, [pc, #84]	; (8002eb4 <HAL_TIM_Base_Start_IT+0x8c>)
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d009      	beq.n	8002e76 <HAL_TIM_Base_Start_IT+0x4e>
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	4a14      	ldr	r2, [pc, #80]	; (8002eb8 <HAL_TIM_Base_Start_IT+0x90>)
 8002e68:	4293      	cmp	r3, r2
 8002e6a:	d004      	beq.n	8002e76 <HAL_TIM_Base_Start_IT+0x4e>
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	4a12      	ldr	r2, [pc, #72]	; (8002ebc <HAL_TIM_Base_Start_IT+0x94>)
 8002e72:	4293      	cmp	r3, r2
 8002e74:	d111      	bne.n	8002e9a <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	689b      	ldr	r3, [r3, #8]
 8002e7c:	2207      	movs	r2, #7
 8002e7e:	4013      	ands	r3, r2
 8002e80:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	2b06      	cmp	r3, #6
 8002e86:	d010      	beq.n	8002eaa <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	681a      	ldr	r2, [r3, #0]
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	2101      	movs	r1, #1
 8002e94:	430a      	orrs	r2, r1
 8002e96:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e98:	e007      	b.n	8002eaa <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	681a      	ldr	r2, [r3, #0]
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	2101      	movs	r1, #1
 8002ea6:	430a      	orrs	r2, r1
 8002ea8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002eaa:	2300      	movs	r3, #0
}
 8002eac:	0018      	movs	r0, r3
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	b004      	add	sp, #16
 8002eb2:	bd80      	pop	{r7, pc}
 8002eb4:	40012c00 	.word	0x40012c00
 8002eb8:	40000400 	.word	0x40000400
 8002ebc:	40014000 	.word	0x40014000

08002ec0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b082      	sub	sp, #8
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	691b      	ldr	r3, [r3, #16]
 8002ece:	2202      	movs	r2, #2
 8002ed0:	4013      	ands	r3, r2
 8002ed2:	2b02      	cmp	r3, #2
 8002ed4:	d124      	bne.n	8002f20 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	68db      	ldr	r3, [r3, #12]
 8002edc:	2202      	movs	r2, #2
 8002ede:	4013      	ands	r3, r2
 8002ee0:	2b02      	cmp	r3, #2
 8002ee2:	d11d      	bne.n	8002f20 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	2203      	movs	r2, #3
 8002eea:	4252      	negs	r2, r2
 8002eec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2201      	movs	r2, #1
 8002ef2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	699b      	ldr	r3, [r3, #24]
 8002efa:	2203      	movs	r2, #3
 8002efc:	4013      	ands	r3, r2
 8002efe:	d004      	beq.n	8002f0a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	0018      	movs	r0, r3
 8002f04:	f000 f8fa 	bl	80030fc <HAL_TIM_IC_CaptureCallback>
 8002f08:	e007      	b.n	8002f1a <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	0018      	movs	r0, r3
 8002f0e:	f000 f8ed 	bl	80030ec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	0018      	movs	r0, r3
 8002f16:	f000 f8f9 	bl	800310c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	691b      	ldr	r3, [r3, #16]
 8002f26:	2204      	movs	r2, #4
 8002f28:	4013      	ands	r3, r2
 8002f2a:	2b04      	cmp	r3, #4
 8002f2c:	d125      	bne.n	8002f7a <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	68db      	ldr	r3, [r3, #12]
 8002f34:	2204      	movs	r2, #4
 8002f36:	4013      	ands	r3, r2
 8002f38:	2b04      	cmp	r3, #4
 8002f3a:	d11e      	bne.n	8002f7a <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	2205      	movs	r2, #5
 8002f42:	4252      	negs	r2, r2
 8002f44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2202      	movs	r2, #2
 8002f4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	699a      	ldr	r2, [r3, #24]
 8002f52:	23c0      	movs	r3, #192	; 0xc0
 8002f54:	009b      	lsls	r3, r3, #2
 8002f56:	4013      	ands	r3, r2
 8002f58:	d004      	beq.n	8002f64 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	0018      	movs	r0, r3
 8002f5e:	f000 f8cd 	bl	80030fc <HAL_TIM_IC_CaptureCallback>
 8002f62:	e007      	b.n	8002f74 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	0018      	movs	r0, r3
 8002f68:	f000 f8c0 	bl	80030ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	0018      	movs	r0, r3
 8002f70:	f000 f8cc 	bl	800310c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2200      	movs	r2, #0
 8002f78:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	691b      	ldr	r3, [r3, #16]
 8002f80:	2208      	movs	r2, #8
 8002f82:	4013      	ands	r3, r2
 8002f84:	2b08      	cmp	r3, #8
 8002f86:	d124      	bne.n	8002fd2 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	68db      	ldr	r3, [r3, #12]
 8002f8e:	2208      	movs	r2, #8
 8002f90:	4013      	ands	r3, r2
 8002f92:	2b08      	cmp	r3, #8
 8002f94:	d11d      	bne.n	8002fd2 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	2209      	movs	r2, #9
 8002f9c:	4252      	negs	r2, r2
 8002f9e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2204      	movs	r2, #4
 8002fa4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	69db      	ldr	r3, [r3, #28]
 8002fac:	2203      	movs	r2, #3
 8002fae:	4013      	ands	r3, r2
 8002fb0:	d004      	beq.n	8002fbc <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	0018      	movs	r0, r3
 8002fb6:	f000 f8a1 	bl	80030fc <HAL_TIM_IC_CaptureCallback>
 8002fba:	e007      	b.n	8002fcc <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	0018      	movs	r0, r3
 8002fc0:	f000 f894 	bl	80030ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	0018      	movs	r0, r3
 8002fc8:	f000 f8a0 	bl	800310c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2200      	movs	r2, #0
 8002fd0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	691b      	ldr	r3, [r3, #16]
 8002fd8:	2210      	movs	r2, #16
 8002fda:	4013      	ands	r3, r2
 8002fdc:	2b10      	cmp	r3, #16
 8002fde:	d125      	bne.n	800302c <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	68db      	ldr	r3, [r3, #12]
 8002fe6:	2210      	movs	r2, #16
 8002fe8:	4013      	ands	r3, r2
 8002fea:	2b10      	cmp	r3, #16
 8002fec:	d11e      	bne.n	800302c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	2211      	movs	r2, #17
 8002ff4:	4252      	negs	r2, r2
 8002ff6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2208      	movs	r2, #8
 8002ffc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	69da      	ldr	r2, [r3, #28]
 8003004:	23c0      	movs	r3, #192	; 0xc0
 8003006:	009b      	lsls	r3, r3, #2
 8003008:	4013      	ands	r3, r2
 800300a:	d004      	beq.n	8003016 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	0018      	movs	r0, r3
 8003010:	f000 f874 	bl	80030fc <HAL_TIM_IC_CaptureCallback>
 8003014:	e007      	b.n	8003026 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	0018      	movs	r0, r3
 800301a:	f000 f867 	bl	80030ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	0018      	movs	r0, r3
 8003022:	f000 f873 	bl	800310c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2200      	movs	r2, #0
 800302a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	691b      	ldr	r3, [r3, #16]
 8003032:	2201      	movs	r2, #1
 8003034:	4013      	ands	r3, r2
 8003036:	2b01      	cmp	r3, #1
 8003038:	d10f      	bne.n	800305a <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	68db      	ldr	r3, [r3, #12]
 8003040:	2201      	movs	r2, #1
 8003042:	4013      	ands	r3, r2
 8003044:	2b01      	cmp	r3, #1
 8003046:	d108      	bne.n	800305a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	2202      	movs	r2, #2
 800304e:	4252      	negs	r2, r2
 8003050:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	0018      	movs	r0, r3
 8003056:	f7fd fe27 	bl	8000ca8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	691b      	ldr	r3, [r3, #16]
 8003060:	2280      	movs	r2, #128	; 0x80
 8003062:	4013      	ands	r3, r2
 8003064:	2b80      	cmp	r3, #128	; 0x80
 8003066:	d10f      	bne.n	8003088 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	68db      	ldr	r3, [r3, #12]
 800306e:	2280      	movs	r2, #128	; 0x80
 8003070:	4013      	ands	r3, r2
 8003072:	2b80      	cmp	r3, #128	; 0x80
 8003074:	d108      	bne.n	8003088 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	2281      	movs	r2, #129	; 0x81
 800307c:	4252      	negs	r2, r2
 800307e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	0018      	movs	r0, r3
 8003084:	f000 f8d0 	bl	8003228 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	691b      	ldr	r3, [r3, #16]
 800308e:	2240      	movs	r2, #64	; 0x40
 8003090:	4013      	ands	r3, r2
 8003092:	2b40      	cmp	r3, #64	; 0x40
 8003094:	d10f      	bne.n	80030b6 <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	68db      	ldr	r3, [r3, #12]
 800309c:	2240      	movs	r2, #64	; 0x40
 800309e:	4013      	ands	r3, r2
 80030a0:	2b40      	cmp	r3, #64	; 0x40
 80030a2:	d108      	bne.n	80030b6 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	2241      	movs	r2, #65	; 0x41
 80030aa:	4252      	negs	r2, r2
 80030ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	0018      	movs	r0, r3
 80030b2:	f000 f833 	bl	800311c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	691b      	ldr	r3, [r3, #16]
 80030bc:	2220      	movs	r2, #32
 80030be:	4013      	ands	r3, r2
 80030c0:	2b20      	cmp	r3, #32
 80030c2:	d10f      	bne.n	80030e4 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	68db      	ldr	r3, [r3, #12]
 80030ca:	2220      	movs	r2, #32
 80030cc:	4013      	ands	r3, r2
 80030ce:	2b20      	cmp	r3, #32
 80030d0:	d108      	bne.n	80030e4 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	2221      	movs	r2, #33	; 0x21
 80030d8:	4252      	negs	r2, r2
 80030da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	0018      	movs	r0, r3
 80030e0:	f000 f89a 	bl	8003218 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80030e4:	46c0      	nop			; (mov r8, r8)
 80030e6:	46bd      	mov	sp, r7
 80030e8:	b002      	add	sp, #8
 80030ea:	bd80      	pop	{r7, pc}

080030ec <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b082      	sub	sp, #8
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80030f4:	46c0      	nop			; (mov r8, r8)
 80030f6:	46bd      	mov	sp, r7
 80030f8:	b002      	add	sp, #8
 80030fa:	bd80      	pop	{r7, pc}

080030fc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b082      	sub	sp, #8
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003104:	46c0      	nop			; (mov r8, r8)
 8003106:	46bd      	mov	sp, r7
 8003108:	b002      	add	sp, #8
 800310a:	bd80      	pop	{r7, pc}

0800310c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b082      	sub	sp, #8
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003114:	46c0      	nop			; (mov r8, r8)
 8003116:	46bd      	mov	sp, r7
 8003118:	b002      	add	sp, #8
 800311a:	bd80      	pop	{r7, pc}

0800311c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b082      	sub	sp, #8
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003124:	46c0      	nop			; (mov r8, r8)
 8003126:	46bd      	mov	sp, r7
 8003128:	b002      	add	sp, #8
 800312a:	bd80      	pop	{r7, pc}

0800312c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b084      	sub	sp, #16
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
 8003134:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	4a2f      	ldr	r2, [pc, #188]	; (80031fc <TIM_Base_SetConfig+0xd0>)
 8003140:	4293      	cmp	r3, r2
 8003142:	d003      	beq.n	800314c <TIM_Base_SetConfig+0x20>
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	4a2e      	ldr	r2, [pc, #184]	; (8003200 <TIM_Base_SetConfig+0xd4>)
 8003148:	4293      	cmp	r3, r2
 800314a:	d108      	bne.n	800315e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	2270      	movs	r2, #112	; 0x70
 8003150:	4393      	bics	r3, r2
 8003152:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	68fa      	ldr	r2, [r7, #12]
 800315a:	4313      	orrs	r3, r2
 800315c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	4a26      	ldr	r2, [pc, #152]	; (80031fc <TIM_Base_SetConfig+0xd0>)
 8003162:	4293      	cmp	r3, r2
 8003164:	d013      	beq.n	800318e <TIM_Base_SetConfig+0x62>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	4a25      	ldr	r2, [pc, #148]	; (8003200 <TIM_Base_SetConfig+0xd4>)
 800316a:	4293      	cmp	r3, r2
 800316c:	d00f      	beq.n	800318e <TIM_Base_SetConfig+0x62>
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	4a24      	ldr	r2, [pc, #144]	; (8003204 <TIM_Base_SetConfig+0xd8>)
 8003172:	4293      	cmp	r3, r2
 8003174:	d00b      	beq.n	800318e <TIM_Base_SetConfig+0x62>
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	4a23      	ldr	r2, [pc, #140]	; (8003208 <TIM_Base_SetConfig+0xdc>)
 800317a:	4293      	cmp	r3, r2
 800317c:	d007      	beq.n	800318e <TIM_Base_SetConfig+0x62>
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	4a22      	ldr	r2, [pc, #136]	; (800320c <TIM_Base_SetConfig+0xe0>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d003      	beq.n	800318e <TIM_Base_SetConfig+0x62>
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	4a21      	ldr	r2, [pc, #132]	; (8003210 <TIM_Base_SetConfig+0xe4>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d108      	bne.n	80031a0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	4a20      	ldr	r2, [pc, #128]	; (8003214 <TIM_Base_SetConfig+0xe8>)
 8003192:	4013      	ands	r3, r2
 8003194:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	68db      	ldr	r3, [r3, #12]
 800319a:	68fa      	ldr	r2, [r7, #12]
 800319c:	4313      	orrs	r3, r2
 800319e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	2280      	movs	r2, #128	; 0x80
 80031a4:	4393      	bics	r3, r2
 80031a6:	001a      	movs	r2, r3
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	695b      	ldr	r3, [r3, #20]
 80031ac:	4313      	orrs	r3, r2
 80031ae:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	68fa      	ldr	r2, [r7, #12]
 80031b4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	689a      	ldr	r2, [r3, #8]
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	681a      	ldr	r2, [r3, #0]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	4a0c      	ldr	r2, [pc, #48]	; (80031fc <TIM_Base_SetConfig+0xd0>)
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d00b      	beq.n	80031e6 <TIM_Base_SetConfig+0xba>
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	4a0d      	ldr	r2, [pc, #52]	; (8003208 <TIM_Base_SetConfig+0xdc>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d007      	beq.n	80031e6 <TIM_Base_SetConfig+0xba>
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	4a0c      	ldr	r2, [pc, #48]	; (800320c <TIM_Base_SetConfig+0xe0>)
 80031da:	4293      	cmp	r3, r2
 80031dc:	d003      	beq.n	80031e6 <TIM_Base_SetConfig+0xba>
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	4a0b      	ldr	r2, [pc, #44]	; (8003210 <TIM_Base_SetConfig+0xe4>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d103      	bne.n	80031ee <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	691a      	ldr	r2, [r3, #16]
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2201      	movs	r2, #1
 80031f2:	615a      	str	r2, [r3, #20]
}
 80031f4:	46c0      	nop			; (mov r8, r8)
 80031f6:	46bd      	mov	sp, r7
 80031f8:	b004      	add	sp, #16
 80031fa:	bd80      	pop	{r7, pc}
 80031fc:	40012c00 	.word	0x40012c00
 8003200:	40000400 	.word	0x40000400
 8003204:	40002000 	.word	0x40002000
 8003208:	40014000 	.word	0x40014000
 800320c:	40014400 	.word	0x40014400
 8003210:	40014800 	.word	0x40014800
 8003214:	fffffcff 	.word	0xfffffcff

08003218 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b082      	sub	sp, #8
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003220:	46c0      	nop			; (mov r8, r8)
 8003222:	46bd      	mov	sp, r7
 8003224:	b002      	add	sp, #8
 8003226:	bd80      	pop	{r7, pc}

08003228 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b082      	sub	sp, #8
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003230:	46c0      	nop			; (mov r8, r8)
 8003232:	46bd      	mov	sp, r7
 8003234:	b002      	add	sp, #8
 8003236:	bd80      	pop	{r7, pc}

08003238 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b082      	sub	sp, #8
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2b00      	cmp	r3, #0
 8003244:	d101      	bne.n	800324a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003246:	2301      	movs	r3, #1
 8003248:	e044      	b.n	80032d4 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800324e:	2b00      	cmp	r3, #0
 8003250:	d107      	bne.n	8003262 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2274      	movs	r2, #116	; 0x74
 8003256:	2100      	movs	r1, #0
 8003258:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	0018      	movs	r0, r3
 800325e:	f7fd fdb3 	bl	8000dc8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2224      	movs	r2, #36	; 0x24
 8003266:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	681a      	ldr	r2, [r3, #0]
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	2101      	movs	r1, #1
 8003274:	438a      	bics	r2, r1
 8003276:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	0018      	movs	r0, r3
 800327c:	f000 f95e 	bl	800353c <UART_SetConfig>
 8003280:	0003      	movs	r3, r0
 8003282:	2b01      	cmp	r3, #1
 8003284:	d101      	bne.n	800328a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8003286:	2301      	movs	r3, #1
 8003288:	e024      	b.n	80032d4 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800328e:	2b00      	cmp	r3, #0
 8003290:	d003      	beq.n	800329a <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	0018      	movs	r0, r3
 8003296:	f000 fa91 	bl	80037bc <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	685a      	ldr	r2, [r3, #4]
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	490d      	ldr	r1, [pc, #52]	; (80032dc <HAL_UART_Init+0xa4>)
 80032a6:	400a      	ands	r2, r1
 80032a8:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	689a      	ldr	r2, [r3, #8]
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	2108      	movs	r1, #8
 80032b6:	438a      	bics	r2, r1
 80032b8:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	681a      	ldr	r2, [r3, #0]
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	2101      	movs	r1, #1
 80032c6:	430a      	orrs	r2, r1
 80032c8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	0018      	movs	r0, r3
 80032ce:	f000 fb29 	bl	8003924 <UART_CheckIdleState>
 80032d2:	0003      	movs	r3, r0
}
 80032d4:	0018      	movs	r0, r3
 80032d6:	46bd      	mov	sp, r7
 80032d8:	b002      	add	sp, #8
 80032da:	bd80      	pop	{r7, pc}
 80032dc:	fffff7ff 	.word	0xfffff7ff

080032e0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b08a      	sub	sp, #40	; 0x28
 80032e4:	af02      	add	r7, sp, #8
 80032e6:	60f8      	str	r0, [r7, #12]
 80032e8:	60b9      	str	r1, [r7, #8]
 80032ea:	603b      	str	r3, [r7, #0]
 80032ec:	1dbb      	adds	r3, r7, #6
 80032ee:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80032f4:	2b20      	cmp	r3, #32
 80032f6:	d000      	beq.n	80032fa <HAL_UART_Transmit+0x1a>
 80032f8:	e096      	b.n	8003428 <HAL_UART_Transmit+0x148>
  {
    if ((pData == NULL) || (Size == 0U))
 80032fa:	68bb      	ldr	r3, [r7, #8]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d003      	beq.n	8003308 <HAL_UART_Transmit+0x28>
 8003300:	1dbb      	adds	r3, r7, #6
 8003302:	881b      	ldrh	r3, [r3, #0]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d101      	bne.n	800330c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8003308:	2301      	movs	r3, #1
 800330a:	e08e      	b.n	800342a <HAL_UART_Transmit+0x14a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	689a      	ldr	r2, [r3, #8]
 8003310:	2380      	movs	r3, #128	; 0x80
 8003312:	015b      	lsls	r3, r3, #5
 8003314:	429a      	cmp	r2, r3
 8003316:	d109      	bne.n	800332c <HAL_UART_Transmit+0x4c>
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	691b      	ldr	r3, [r3, #16]
 800331c:	2b00      	cmp	r3, #0
 800331e:	d105      	bne.n	800332c <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003320:	68bb      	ldr	r3, [r7, #8]
 8003322:	2201      	movs	r2, #1
 8003324:	4013      	ands	r3, r2
 8003326:	d001      	beq.n	800332c <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8003328:	2301      	movs	r3, #1
 800332a:	e07e      	b.n	800342a <HAL_UART_Transmit+0x14a>
      }
    }

    __HAL_LOCK(huart);
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	2274      	movs	r2, #116	; 0x74
 8003330:	5c9b      	ldrb	r3, [r3, r2]
 8003332:	2b01      	cmp	r3, #1
 8003334:	d101      	bne.n	800333a <HAL_UART_Transmit+0x5a>
 8003336:	2302      	movs	r3, #2
 8003338:	e077      	b.n	800342a <HAL_UART_Transmit+0x14a>
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	2274      	movs	r2, #116	; 0x74
 800333e:	2101      	movs	r1, #1
 8003340:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	2280      	movs	r2, #128	; 0x80
 8003346:	2100      	movs	r1, #0
 8003348:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	2221      	movs	r2, #33	; 0x21
 800334e:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003350:	f7fd fef4 	bl	800113c <HAL_GetTick>
 8003354:	0003      	movs	r3, r0
 8003356:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	1dba      	adds	r2, r7, #6
 800335c:	2150      	movs	r1, #80	; 0x50
 800335e:	8812      	ldrh	r2, [r2, #0]
 8003360:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	1dba      	adds	r2, r7, #6
 8003366:	2152      	movs	r1, #82	; 0x52
 8003368:	8812      	ldrh	r2, [r2, #0]
 800336a:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	689a      	ldr	r2, [r3, #8]
 8003370:	2380      	movs	r3, #128	; 0x80
 8003372:	015b      	lsls	r3, r3, #5
 8003374:	429a      	cmp	r2, r3
 8003376:	d108      	bne.n	800338a <HAL_UART_Transmit+0xaa>
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	691b      	ldr	r3, [r3, #16]
 800337c:	2b00      	cmp	r3, #0
 800337e:	d104      	bne.n	800338a <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8003380:	2300      	movs	r3, #0
 8003382:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003384:	68bb      	ldr	r3, [r7, #8]
 8003386:	61bb      	str	r3, [r7, #24]
 8003388:	e003      	b.n	8003392 <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 800338a:	68bb      	ldr	r3, [r7, #8]
 800338c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800338e:	2300      	movs	r3, #0
 8003390:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	2274      	movs	r2, #116	; 0x74
 8003396:	2100      	movs	r1, #0
 8003398:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 800339a:	e02d      	b.n	80033f8 <HAL_UART_Transmit+0x118>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800339c:	697a      	ldr	r2, [r7, #20]
 800339e:	68f8      	ldr	r0, [r7, #12]
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	9300      	str	r3, [sp, #0]
 80033a4:	0013      	movs	r3, r2
 80033a6:	2200      	movs	r2, #0
 80033a8:	2180      	movs	r1, #128	; 0x80
 80033aa:	f000 fb03 	bl	80039b4 <UART_WaitOnFlagUntilTimeout>
 80033ae:	1e03      	subs	r3, r0, #0
 80033b0:	d001      	beq.n	80033b6 <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 80033b2:	2303      	movs	r3, #3
 80033b4:	e039      	b.n	800342a <HAL_UART_Transmit+0x14a>
      }
      if (pdata8bits == NULL)
 80033b6:	69fb      	ldr	r3, [r7, #28]
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d10b      	bne.n	80033d4 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80033bc:	69bb      	ldr	r3, [r7, #24]
 80033be:	881a      	ldrh	r2, [r3, #0]
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	05d2      	lsls	r2, r2, #23
 80033c6:	0dd2      	lsrs	r2, r2, #23
 80033c8:	b292      	uxth	r2, r2
 80033ca:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80033cc:	69bb      	ldr	r3, [r7, #24]
 80033ce:	3302      	adds	r3, #2
 80033d0:	61bb      	str	r3, [r7, #24]
 80033d2:	e008      	b.n	80033e6 <HAL_UART_Transmit+0x106>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80033d4:	69fb      	ldr	r3, [r7, #28]
 80033d6:	781a      	ldrb	r2, [r3, #0]
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	b292      	uxth	r2, r2
 80033de:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80033e0:	69fb      	ldr	r3, [r7, #28]
 80033e2:	3301      	adds	r3, #1
 80033e4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	2252      	movs	r2, #82	; 0x52
 80033ea:	5a9b      	ldrh	r3, [r3, r2]
 80033ec:	b29b      	uxth	r3, r3
 80033ee:	3b01      	subs	r3, #1
 80033f0:	b299      	uxth	r1, r3
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	2252      	movs	r2, #82	; 0x52
 80033f6:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	2252      	movs	r2, #82	; 0x52
 80033fc:	5a9b      	ldrh	r3, [r3, r2]
 80033fe:	b29b      	uxth	r3, r3
 8003400:	2b00      	cmp	r3, #0
 8003402:	d1cb      	bne.n	800339c <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003404:	697a      	ldr	r2, [r7, #20]
 8003406:	68f8      	ldr	r0, [r7, #12]
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	9300      	str	r3, [sp, #0]
 800340c:	0013      	movs	r3, r2
 800340e:	2200      	movs	r2, #0
 8003410:	2140      	movs	r1, #64	; 0x40
 8003412:	f000 facf 	bl	80039b4 <UART_WaitOnFlagUntilTimeout>
 8003416:	1e03      	subs	r3, r0, #0
 8003418:	d001      	beq.n	800341e <HAL_UART_Transmit+0x13e>
    {
      return HAL_TIMEOUT;
 800341a:	2303      	movs	r3, #3
 800341c:	e005      	b.n	800342a <HAL_UART_Transmit+0x14a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	2220      	movs	r2, #32
 8003422:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8003424:	2300      	movs	r3, #0
 8003426:	e000      	b.n	800342a <HAL_UART_Transmit+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8003428:	2302      	movs	r3, #2
  }
}
 800342a:	0018      	movs	r0, r3
 800342c:	46bd      	mov	sp, r7
 800342e:	b008      	add	sp, #32
 8003430:	bd80      	pop	{r7, pc}

08003432 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003432:	b580      	push	{r7, lr}
 8003434:	b088      	sub	sp, #32
 8003436:	af00      	add	r7, sp, #0
 8003438:	60f8      	str	r0, [r7, #12]
 800343a:	60b9      	str	r1, [r7, #8]
 800343c:	1dbb      	adds	r3, r7, #6
 800343e:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003444:	2b20      	cmp	r3, #32
 8003446:	d150      	bne.n	80034ea <HAL_UART_Receive_DMA+0xb8>
  {
    if ((pData == NULL) || (Size == 0U))
 8003448:	68bb      	ldr	r3, [r7, #8]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d003      	beq.n	8003456 <HAL_UART_Receive_DMA+0x24>
 800344e:	1dbb      	adds	r3, r7, #6
 8003450:	881b      	ldrh	r3, [r3, #0]
 8003452:	2b00      	cmp	r3, #0
 8003454:	d101      	bne.n	800345a <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8003456:	2301      	movs	r3, #1
 8003458:	e048      	b.n	80034ec <HAL_UART_Receive_DMA+0xba>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy from RDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	689a      	ldr	r2, [r3, #8]
 800345e:	2380      	movs	r3, #128	; 0x80
 8003460:	015b      	lsls	r3, r3, #5
 8003462:	429a      	cmp	r2, r3
 8003464:	d109      	bne.n	800347a <HAL_UART_Receive_DMA+0x48>
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	691b      	ldr	r3, [r3, #16]
 800346a:	2b00      	cmp	r3, #0
 800346c:	d105      	bne.n	800347a <HAL_UART_Receive_DMA+0x48>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800346e:	68bb      	ldr	r3, [r7, #8]
 8003470:	2201      	movs	r2, #1
 8003472:	4013      	ands	r3, r2
 8003474:	d001      	beq.n	800347a <HAL_UART_Receive_DMA+0x48>
      {
        return  HAL_ERROR;
 8003476:	2301      	movs	r3, #1
 8003478:	e038      	b.n	80034ec <HAL_UART_Receive_DMA+0xba>
      }
    }

    __HAL_LOCK(huart);
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	2274      	movs	r2, #116	; 0x74
 800347e:	5c9b      	ldrb	r3, [r3, r2]
 8003480:	2b01      	cmp	r3, #1
 8003482:	d101      	bne.n	8003488 <HAL_UART_Receive_DMA+0x56>
 8003484:	2302      	movs	r3, #2
 8003486:	e031      	b.n	80034ec <HAL_UART_Receive_DMA+0xba>
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	2274      	movs	r2, #116	; 0x74
 800348c:	2101      	movs	r1, #1
 800348e:	5499      	strb	r1, [r3, r2]

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	2200      	movs	r2, #0
 8003494:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	685a      	ldr	r2, [r3, #4]
 800349c:	2380      	movs	r3, #128	; 0x80
 800349e:	041b      	lsls	r3, r3, #16
 80034a0:	4013      	ands	r3, r2
 80034a2:	d019      	beq.n	80034d8 <HAL_UART_Receive_DMA+0xa6>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80034a4:	f3ef 8310 	mrs	r3, PRIMASK
 80034a8:	613b      	str	r3, [r7, #16]
  return(result);
 80034aa:	693b      	ldr	r3, [r7, #16]
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80034ac:	61fb      	str	r3, [r7, #28]
 80034ae:	2301      	movs	r3, #1
 80034b0:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034b2:	697b      	ldr	r3, [r7, #20]
 80034b4:	f383 8810 	msr	PRIMASK, r3
}
 80034b8:	46c0      	nop			; (mov r8, r8)
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	681a      	ldr	r2, [r3, #0]
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	2180      	movs	r1, #128	; 0x80
 80034c6:	04c9      	lsls	r1, r1, #19
 80034c8:	430a      	orrs	r2, r1
 80034ca:	601a      	str	r2, [r3, #0]
 80034cc:	69fb      	ldr	r3, [r7, #28]
 80034ce:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034d0:	69bb      	ldr	r3, [r7, #24]
 80034d2:	f383 8810 	msr	PRIMASK, r3
}
 80034d6:	46c0      	nop			; (mov r8, r8)
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80034d8:	1dbb      	adds	r3, r7, #6
 80034da:	881a      	ldrh	r2, [r3, #0]
 80034dc:	68b9      	ldr	r1, [r7, #8]
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	0018      	movs	r0, r3
 80034e2:	f000 fb2b 	bl	8003b3c <UART_Start_Receive_DMA>
 80034e6:	0003      	movs	r3, r0
 80034e8:	e000      	b.n	80034ec <HAL_UART_Receive_DMA+0xba>
  }
  else
  {
    return HAL_BUSY;
 80034ea:	2302      	movs	r3, #2
  }
}
 80034ec:	0018      	movs	r0, r3
 80034ee:	46bd      	mov	sp, r7
 80034f0:	b008      	add	sp, #32
 80034f2:	bd80      	pop	{r7, pc}

080034f4 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b082      	sub	sp, #8
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 80034fc:	46c0      	nop			; (mov r8, r8)
 80034fe:	46bd      	mov	sp, r7
 8003500:	b002      	add	sp, #8
 8003502:	bd80      	pop	{r7, pc}

08003504 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b082      	sub	sp, #8
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800350c:	46c0      	nop			; (mov r8, r8)
 800350e:	46bd      	mov	sp, r7
 8003510:	b002      	add	sp, #8
 8003512:	bd80      	pop	{r7, pc}

08003514 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b082      	sub	sp, #8
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800351c:	46c0      	nop			; (mov r8, r8)
 800351e:	46bd      	mov	sp, r7
 8003520:	b002      	add	sp, #8
 8003522:	bd80      	pop	{r7, pc}

08003524 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b082      	sub	sp, #8
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
 800352c:	000a      	movs	r2, r1
 800352e:	1cbb      	adds	r3, r7, #2
 8003530:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003532:	46c0      	nop			; (mov r8, r8)
 8003534:	46bd      	mov	sp, r7
 8003536:	b002      	add	sp, #8
 8003538:	bd80      	pop	{r7, pc}
	...

0800353c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b088      	sub	sp, #32
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003544:	231e      	movs	r3, #30
 8003546:	18fb      	adds	r3, r7, r3
 8003548:	2200      	movs	r2, #0
 800354a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	689a      	ldr	r2, [r3, #8]
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	691b      	ldr	r3, [r3, #16]
 8003554:	431a      	orrs	r2, r3
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	695b      	ldr	r3, [r3, #20]
 800355a:	431a      	orrs	r2, r3
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	69db      	ldr	r3, [r3, #28]
 8003560:	4313      	orrs	r3, r2
 8003562:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4a8d      	ldr	r2, [pc, #564]	; (80037a0 <UART_SetConfig+0x264>)
 800356c:	4013      	ands	r3, r2
 800356e:	0019      	movs	r1, r3
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	697a      	ldr	r2, [r7, #20]
 8003576:	430a      	orrs	r2, r1
 8003578:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	685b      	ldr	r3, [r3, #4]
 8003580:	4a88      	ldr	r2, [pc, #544]	; (80037a4 <UART_SetConfig+0x268>)
 8003582:	4013      	ands	r3, r2
 8003584:	0019      	movs	r1, r3
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	68da      	ldr	r2, [r3, #12]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	430a      	orrs	r2, r1
 8003590:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	699b      	ldr	r3, [r3, #24]
 8003596:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6a1b      	ldr	r3, [r3, #32]
 800359c:	697a      	ldr	r2, [r7, #20]
 800359e:	4313      	orrs	r3, r2
 80035a0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	689b      	ldr	r3, [r3, #8]
 80035a8:	4a7f      	ldr	r2, [pc, #508]	; (80037a8 <UART_SetConfig+0x26c>)
 80035aa:	4013      	ands	r3, r2
 80035ac:	0019      	movs	r1, r3
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	697a      	ldr	r2, [r7, #20]
 80035b4:	430a      	orrs	r2, r1
 80035b6:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4a7b      	ldr	r2, [pc, #492]	; (80037ac <UART_SetConfig+0x270>)
 80035be:	4293      	cmp	r3, r2
 80035c0:	d127      	bne.n	8003612 <UART_SetConfig+0xd6>
 80035c2:	4b7b      	ldr	r3, [pc, #492]	; (80037b0 <UART_SetConfig+0x274>)
 80035c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035c6:	2203      	movs	r2, #3
 80035c8:	4013      	ands	r3, r2
 80035ca:	2b03      	cmp	r3, #3
 80035cc:	d00d      	beq.n	80035ea <UART_SetConfig+0xae>
 80035ce:	d81b      	bhi.n	8003608 <UART_SetConfig+0xcc>
 80035d0:	2b02      	cmp	r3, #2
 80035d2:	d014      	beq.n	80035fe <UART_SetConfig+0xc2>
 80035d4:	d818      	bhi.n	8003608 <UART_SetConfig+0xcc>
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d002      	beq.n	80035e0 <UART_SetConfig+0xa4>
 80035da:	2b01      	cmp	r3, #1
 80035dc:	d00a      	beq.n	80035f4 <UART_SetConfig+0xb8>
 80035de:	e013      	b.n	8003608 <UART_SetConfig+0xcc>
 80035e0:	231f      	movs	r3, #31
 80035e2:	18fb      	adds	r3, r7, r3
 80035e4:	2200      	movs	r2, #0
 80035e6:	701a      	strb	r2, [r3, #0]
 80035e8:	e021      	b.n	800362e <UART_SetConfig+0xf2>
 80035ea:	231f      	movs	r3, #31
 80035ec:	18fb      	adds	r3, r7, r3
 80035ee:	2202      	movs	r2, #2
 80035f0:	701a      	strb	r2, [r3, #0]
 80035f2:	e01c      	b.n	800362e <UART_SetConfig+0xf2>
 80035f4:	231f      	movs	r3, #31
 80035f6:	18fb      	adds	r3, r7, r3
 80035f8:	2204      	movs	r2, #4
 80035fa:	701a      	strb	r2, [r3, #0]
 80035fc:	e017      	b.n	800362e <UART_SetConfig+0xf2>
 80035fe:	231f      	movs	r3, #31
 8003600:	18fb      	adds	r3, r7, r3
 8003602:	2208      	movs	r2, #8
 8003604:	701a      	strb	r2, [r3, #0]
 8003606:	e012      	b.n	800362e <UART_SetConfig+0xf2>
 8003608:	231f      	movs	r3, #31
 800360a:	18fb      	adds	r3, r7, r3
 800360c:	2210      	movs	r2, #16
 800360e:	701a      	strb	r2, [r3, #0]
 8003610:	e00d      	b.n	800362e <UART_SetConfig+0xf2>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4a67      	ldr	r2, [pc, #412]	; (80037b4 <UART_SetConfig+0x278>)
 8003618:	4293      	cmp	r3, r2
 800361a:	d104      	bne.n	8003626 <UART_SetConfig+0xea>
 800361c:	231f      	movs	r3, #31
 800361e:	18fb      	adds	r3, r7, r3
 8003620:	2200      	movs	r2, #0
 8003622:	701a      	strb	r2, [r3, #0]
 8003624:	e003      	b.n	800362e <UART_SetConfig+0xf2>
 8003626:	231f      	movs	r3, #31
 8003628:	18fb      	adds	r3, r7, r3
 800362a:	2210      	movs	r2, #16
 800362c:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	69da      	ldr	r2, [r3, #28]
 8003632:	2380      	movs	r3, #128	; 0x80
 8003634:	021b      	lsls	r3, r3, #8
 8003636:	429a      	cmp	r2, r3
 8003638:	d15d      	bne.n	80036f6 <UART_SetConfig+0x1ba>
  {
    switch (clocksource)
 800363a:	231f      	movs	r3, #31
 800363c:	18fb      	adds	r3, r7, r3
 800363e:	781b      	ldrb	r3, [r3, #0]
 8003640:	2b08      	cmp	r3, #8
 8003642:	d015      	beq.n	8003670 <UART_SetConfig+0x134>
 8003644:	dc18      	bgt.n	8003678 <UART_SetConfig+0x13c>
 8003646:	2b04      	cmp	r3, #4
 8003648:	d00d      	beq.n	8003666 <UART_SetConfig+0x12a>
 800364a:	dc15      	bgt.n	8003678 <UART_SetConfig+0x13c>
 800364c:	2b00      	cmp	r3, #0
 800364e:	d002      	beq.n	8003656 <UART_SetConfig+0x11a>
 8003650:	2b02      	cmp	r3, #2
 8003652:	d005      	beq.n	8003660 <UART_SetConfig+0x124>
 8003654:	e010      	b.n	8003678 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003656:	f7ff fa81 	bl	8002b5c <HAL_RCC_GetPCLK1Freq>
 800365a:	0003      	movs	r3, r0
 800365c:	61bb      	str	r3, [r7, #24]
        break;
 800365e:	e012      	b.n	8003686 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003660:	4b55      	ldr	r3, [pc, #340]	; (80037b8 <UART_SetConfig+0x27c>)
 8003662:	61bb      	str	r3, [r7, #24]
        break;
 8003664:	e00f      	b.n	8003686 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003666:	f7ff fa0b 	bl	8002a80 <HAL_RCC_GetSysClockFreq>
 800366a:	0003      	movs	r3, r0
 800366c:	61bb      	str	r3, [r7, #24]
        break;
 800366e:	e00a      	b.n	8003686 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003670:	2380      	movs	r3, #128	; 0x80
 8003672:	021b      	lsls	r3, r3, #8
 8003674:	61bb      	str	r3, [r7, #24]
        break;
 8003676:	e006      	b.n	8003686 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8003678:	2300      	movs	r3, #0
 800367a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800367c:	231e      	movs	r3, #30
 800367e:	18fb      	adds	r3, r7, r3
 8003680:	2201      	movs	r2, #1
 8003682:	701a      	strb	r2, [r3, #0]
        break;
 8003684:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003686:	69bb      	ldr	r3, [r7, #24]
 8003688:	2b00      	cmp	r3, #0
 800368a:	d100      	bne.n	800368e <UART_SetConfig+0x152>
 800368c:	e07b      	b.n	8003786 <UART_SetConfig+0x24a>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800368e:	69bb      	ldr	r3, [r7, #24]
 8003690:	005a      	lsls	r2, r3, #1
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	685b      	ldr	r3, [r3, #4]
 8003696:	085b      	lsrs	r3, r3, #1
 8003698:	18d2      	adds	r2, r2, r3
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	0019      	movs	r1, r3
 80036a0:	0010      	movs	r0, r2
 80036a2:	f7fc fd3b 	bl	800011c <__udivsi3>
 80036a6:	0003      	movs	r3, r0
 80036a8:	b29b      	uxth	r3, r3
 80036aa:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80036ac:	693b      	ldr	r3, [r7, #16]
 80036ae:	2b0f      	cmp	r3, #15
 80036b0:	d91c      	bls.n	80036ec <UART_SetConfig+0x1b0>
 80036b2:	693a      	ldr	r2, [r7, #16]
 80036b4:	2380      	movs	r3, #128	; 0x80
 80036b6:	025b      	lsls	r3, r3, #9
 80036b8:	429a      	cmp	r2, r3
 80036ba:	d217      	bcs.n	80036ec <UART_SetConfig+0x1b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80036bc:	693b      	ldr	r3, [r7, #16]
 80036be:	b29a      	uxth	r2, r3
 80036c0:	200e      	movs	r0, #14
 80036c2:	183b      	adds	r3, r7, r0
 80036c4:	210f      	movs	r1, #15
 80036c6:	438a      	bics	r2, r1
 80036c8:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80036ca:	693b      	ldr	r3, [r7, #16]
 80036cc:	085b      	lsrs	r3, r3, #1
 80036ce:	b29b      	uxth	r3, r3
 80036d0:	2207      	movs	r2, #7
 80036d2:	4013      	ands	r3, r2
 80036d4:	b299      	uxth	r1, r3
 80036d6:	183b      	adds	r3, r7, r0
 80036d8:	183a      	adds	r2, r7, r0
 80036da:	8812      	ldrh	r2, [r2, #0]
 80036dc:	430a      	orrs	r2, r1
 80036de:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	183a      	adds	r2, r7, r0
 80036e6:	8812      	ldrh	r2, [r2, #0]
 80036e8:	60da      	str	r2, [r3, #12]
 80036ea:	e04c      	b.n	8003786 <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 80036ec:	231e      	movs	r3, #30
 80036ee:	18fb      	adds	r3, r7, r3
 80036f0:	2201      	movs	r2, #1
 80036f2:	701a      	strb	r2, [r3, #0]
 80036f4:	e047      	b.n	8003786 <UART_SetConfig+0x24a>
      }
    }
  }
  else
  {
    switch (clocksource)
 80036f6:	231f      	movs	r3, #31
 80036f8:	18fb      	adds	r3, r7, r3
 80036fa:	781b      	ldrb	r3, [r3, #0]
 80036fc:	2b08      	cmp	r3, #8
 80036fe:	d015      	beq.n	800372c <UART_SetConfig+0x1f0>
 8003700:	dc18      	bgt.n	8003734 <UART_SetConfig+0x1f8>
 8003702:	2b04      	cmp	r3, #4
 8003704:	d00d      	beq.n	8003722 <UART_SetConfig+0x1e6>
 8003706:	dc15      	bgt.n	8003734 <UART_SetConfig+0x1f8>
 8003708:	2b00      	cmp	r3, #0
 800370a:	d002      	beq.n	8003712 <UART_SetConfig+0x1d6>
 800370c:	2b02      	cmp	r3, #2
 800370e:	d005      	beq.n	800371c <UART_SetConfig+0x1e0>
 8003710:	e010      	b.n	8003734 <UART_SetConfig+0x1f8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003712:	f7ff fa23 	bl	8002b5c <HAL_RCC_GetPCLK1Freq>
 8003716:	0003      	movs	r3, r0
 8003718:	61bb      	str	r3, [r7, #24]
        break;
 800371a:	e012      	b.n	8003742 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800371c:	4b26      	ldr	r3, [pc, #152]	; (80037b8 <UART_SetConfig+0x27c>)
 800371e:	61bb      	str	r3, [r7, #24]
        break;
 8003720:	e00f      	b.n	8003742 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003722:	f7ff f9ad 	bl	8002a80 <HAL_RCC_GetSysClockFreq>
 8003726:	0003      	movs	r3, r0
 8003728:	61bb      	str	r3, [r7, #24]
        break;
 800372a:	e00a      	b.n	8003742 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800372c:	2380      	movs	r3, #128	; 0x80
 800372e:	021b      	lsls	r3, r3, #8
 8003730:	61bb      	str	r3, [r7, #24]
        break;
 8003732:	e006      	b.n	8003742 <UART_SetConfig+0x206>
      default:
        pclk = 0U;
 8003734:	2300      	movs	r3, #0
 8003736:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003738:	231e      	movs	r3, #30
 800373a:	18fb      	adds	r3, r7, r3
 800373c:	2201      	movs	r2, #1
 800373e:	701a      	strb	r2, [r3, #0]
        break;
 8003740:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8003742:	69bb      	ldr	r3, [r7, #24]
 8003744:	2b00      	cmp	r3, #0
 8003746:	d01e      	beq.n	8003786 <UART_SetConfig+0x24a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	685b      	ldr	r3, [r3, #4]
 800374c:	085a      	lsrs	r2, r3, #1
 800374e:	69bb      	ldr	r3, [r7, #24]
 8003750:	18d2      	adds	r2, r2, r3
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	0019      	movs	r1, r3
 8003758:	0010      	movs	r0, r2
 800375a:	f7fc fcdf 	bl	800011c <__udivsi3>
 800375e:	0003      	movs	r3, r0
 8003760:	b29b      	uxth	r3, r3
 8003762:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003764:	693b      	ldr	r3, [r7, #16]
 8003766:	2b0f      	cmp	r3, #15
 8003768:	d909      	bls.n	800377e <UART_SetConfig+0x242>
 800376a:	693a      	ldr	r2, [r7, #16]
 800376c:	2380      	movs	r3, #128	; 0x80
 800376e:	025b      	lsls	r3, r3, #9
 8003770:	429a      	cmp	r2, r3
 8003772:	d204      	bcs.n	800377e <UART_SetConfig+0x242>
      {
        huart->Instance->BRR = usartdiv;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	693a      	ldr	r2, [r7, #16]
 800377a:	60da      	str	r2, [r3, #12]
 800377c:	e003      	b.n	8003786 <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 800377e:	231e      	movs	r3, #30
 8003780:	18fb      	adds	r3, r7, r3
 8003782:	2201      	movs	r2, #1
 8003784:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	2200      	movs	r2, #0
 800378a:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2200      	movs	r2, #0
 8003790:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8003792:	231e      	movs	r3, #30
 8003794:	18fb      	adds	r3, r7, r3
 8003796:	781b      	ldrb	r3, [r3, #0]
}
 8003798:	0018      	movs	r0, r3
 800379a:	46bd      	mov	sp, r7
 800379c:	b008      	add	sp, #32
 800379e:	bd80      	pop	{r7, pc}
 80037a0:	ffff69f3 	.word	0xffff69f3
 80037a4:	ffffcfff 	.word	0xffffcfff
 80037a8:	fffff4ff 	.word	0xfffff4ff
 80037ac:	40013800 	.word	0x40013800
 80037b0:	40021000 	.word	0x40021000
 80037b4:	40004400 	.word	0x40004400
 80037b8:	007a1200 	.word	0x007a1200

080037bc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b082      	sub	sp, #8
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037c8:	2201      	movs	r2, #1
 80037ca:	4013      	ands	r3, r2
 80037cc:	d00b      	beq.n	80037e6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	685b      	ldr	r3, [r3, #4]
 80037d4:	4a4a      	ldr	r2, [pc, #296]	; (8003900 <UART_AdvFeatureConfig+0x144>)
 80037d6:	4013      	ands	r3, r2
 80037d8:	0019      	movs	r1, r3
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	430a      	orrs	r2, r1
 80037e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ea:	2202      	movs	r2, #2
 80037ec:	4013      	ands	r3, r2
 80037ee:	d00b      	beq.n	8003808 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	685b      	ldr	r3, [r3, #4]
 80037f6:	4a43      	ldr	r2, [pc, #268]	; (8003904 <UART_AdvFeatureConfig+0x148>)
 80037f8:	4013      	ands	r3, r2
 80037fa:	0019      	movs	r1, r3
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	430a      	orrs	r2, r1
 8003806:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800380c:	2204      	movs	r2, #4
 800380e:	4013      	ands	r3, r2
 8003810:	d00b      	beq.n	800382a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	685b      	ldr	r3, [r3, #4]
 8003818:	4a3b      	ldr	r2, [pc, #236]	; (8003908 <UART_AdvFeatureConfig+0x14c>)
 800381a:	4013      	ands	r3, r2
 800381c:	0019      	movs	r1, r3
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	430a      	orrs	r2, r1
 8003828:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800382e:	2208      	movs	r2, #8
 8003830:	4013      	ands	r3, r2
 8003832:	d00b      	beq.n	800384c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	685b      	ldr	r3, [r3, #4]
 800383a:	4a34      	ldr	r2, [pc, #208]	; (800390c <UART_AdvFeatureConfig+0x150>)
 800383c:	4013      	ands	r3, r2
 800383e:	0019      	movs	r1, r3
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	430a      	orrs	r2, r1
 800384a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003850:	2210      	movs	r2, #16
 8003852:	4013      	ands	r3, r2
 8003854:	d00b      	beq.n	800386e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	689b      	ldr	r3, [r3, #8]
 800385c:	4a2c      	ldr	r2, [pc, #176]	; (8003910 <UART_AdvFeatureConfig+0x154>)
 800385e:	4013      	ands	r3, r2
 8003860:	0019      	movs	r1, r3
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	430a      	orrs	r2, r1
 800386c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003872:	2220      	movs	r2, #32
 8003874:	4013      	ands	r3, r2
 8003876:	d00b      	beq.n	8003890 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	689b      	ldr	r3, [r3, #8]
 800387e:	4a25      	ldr	r2, [pc, #148]	; (8003914 <UART_AdvFeatureConfig+0x158>)
 8003880:	4013      	ands	r3, r2
 8003882:	0019      	movs	r1, r3
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	430a      	orrs	r2, r1
 800388e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003894:	2240      	movs	r2, #64	; 0x40
 8003896:	4013      	ands	r3, r2
 8003898:	d01d      	beq.n	80038d6 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	4a1d      	ldr	r2, [pc, #116]	; (8003918 <UART_AdvFeatureConfig+0x15c>)
 80038a2:	4013      	ands	r3, r2
 80038a4:	0019      	movs	r1, r3
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	430a      	orrs	r2, r1
 80038b0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80038b6:	2380      	movs	r3, #128	; 0x80
 80038b8:	035b      	lsls	r3, r3, #13
 80038ba:	429a      	cmp	r2, r3
 80038bc:	d10b      	bne.n	80038d6 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	685b      	ldr	r3, [r3, #4]
 80038c4:	4a15      	ldr	r2, [pc, #84]	; (800391c <UART_AdvFeatureConfig+0x160>)
 80038c6:	4013      	ands	r3, r2
 80038c8:	0019      	movs	r1, r3
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	430a      	orrs	r2, r1
 80038d4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038da:	2280      	movs	r2, #128	; 0x80
 80038dc:	4013      	ands	r3, r2
 80038de:	d00b      	beq.n	80038f8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	685b      	ldr	r3, [r3, #4]
 80038e6:	4a0e      	ldr	r2, [pc, #56]	; (8003920 <UART_AdvFeatureConfig+0x164>)
 80038e8:	4013      	ands	r3, r2
 80038ea:	0019      	movs	r1, r3
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	430a      	orrs	r2, r1
 80038f6:	605a      	str	r2, [r3, #4]
  }
}
 80038f8:	46c0      	nop			; (mov r8, r8)
 80038fa:	46bd      	mov	sp, r7
 80038fc:	b002      	add	sp, #8
 80038fe:	bd80      	pop	{r7, pc}
 8003900:	fffdffff 	.word	0xfffdffff
 8003904:	fffeffff 	.word	0xfffeffff
 8003908:	fffbffff 	.word	0xfffbffff
 800390c:	ffff7fff 	.word	0xffff7fff
 8003910:	ffffefff 	.word	0xffffefff
 8003914:	ffffdfff 	.word	0xffffdfff
 8003918:	ffefffff 	.word	0xffefffff
 800391c:	ff9fffff 	.word	0xff9fffff
 8003920:	fff7ffff 	.word	0xfff7ffff

08003924 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b086      	sub	sp, #24
 8003928:	af02      	add	r7, sp, #8
 800392a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2280      	movs	r2, #128	; 0x80
 8003930:	2100      	movs	r1, #0
 8003932:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003934:	f7fd fc02 	bl	800113c <HAL_GetTick>
 8003938:	0003      	movs	r3, r0
 800393a:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	2208      	movs	r2, #8
 8003944:	4013      	ands	r3, r2
 8003946:	2b08      	cmp	r3, #8
 8003948:	d10c      	bne.n	8003964 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	2280      	movs	r2, #128	; 0x80
 800394e:	0391      	lsls	r1, r2, #14
 8003950:	6878      	ldr	r0, [r7, #4]
 8003952:	4a17      	ldr	r2, [pc, #92]	; (80039b0 <UART_CheckIdleState+0x8c>)
 8003954:	9200      	str	r2, [sp, #0]
 8003956:	2200      	movs	r2, #0
 8003958:	f000 f82c 	bl	80039b4 <UART_WaitOnFlagUntilTimeout>
 800395c:	1e03      	subs	r3, r0, #0
 800395e:	d001      	beq.n	8003964 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003960:	2303      	movs	r3, #3
 8003962:	e021      	b.n	80039a8 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	2204      	movs	r2, #4
 800396c:	4013      	ands	r3, r2
 800396e:	2b04      	cmp	r3, #4
 8003970:	d10c      	bne.n	800398c <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	2280      	movs	r2, #128	; 0x80
 8003976:	03d1      	lsls	r1, r2, #15
 8003978:	6878      	ldr	r0, [r7, #4]
 800397a:	4a0d      	ldr	r2, [pc, #52]	; (80039b0 <UART_CheckIdleState+0x8c>)
 800397c:	9200      	str	r2, [sp, #0]
 800397e:	2200      	movs	r2, #0
 8003980:	f000 f818 	bl	80039b4 <UART_WaitOnFlagUntilTimeout>
 8003984:	1e03      	subs	r3, r0, #0
 8003986:	d001      	beq.n	800398c <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003988:	2303      	movs	r3, #3
 800398a:	e00d      	b.n	80039a8 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2220      	movs	r2, #32
 8003990:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2220      	movs	r2, #32
 8003996:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2200      	movs	r2, #0
 800399c:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2274      	movs	r2, #116	; 0x74
 80039a2:	2100      	movs	r1, #0
 80039a4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80039a6:	2300      	movs	r3, #0
}
 80039a8:	0018      	movs	r0, r3
 80039aa:	46bd      	mov	sp, r7
 80039ac:	b004      	add	sp, #16
 80039ae:	bd80      	pop	{r7, pc}
 80039b0:	01ffffff 	.word	0x01ffffff

080039b4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b094      	sub	sp, #80	; 0x50
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	60f8      	str	r0, [r7, #12]
 80039bc:	60b9      	str	r1, [r7, #8]
 80039be:	603b      	str	r3, [r7, #0]
 80039c0:	1dfb      	adds	r3, r7, #7
 80039c2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039c4:	e0a3      	b.n	8003b0e <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039c6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80039c8:	3301      	adds	r3, #1
 80039ca:	d100      	bne.n	80039ce <UART_WaitOnFlagUntilTimeout+0x1a>
 80039cc:	e09f      	b.n	8003b0e <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039ce:	f7fd fbb5 	bl	800113c <HAL_GetTick>
 80039d2:	0002      	movs	r2, r0
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	1ad3      	subs	r3, r2, r3
 80039d8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80039da:	429a      	cmp	r2, r3
 80039dc:	d302      	bcc.n	80039e4 <UART_WaitOnFlagUntilTimeout+0x30>
 80039de:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d13d      	bne.n	8003a60 <UART_WaitOnFlagUntilTimeout+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80039e4:	f3ef 8310 	mrs	r3, PRIMASK
 80039e8:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80039ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80039ec:	647b      	str	r3, [r7, #68]	; 0x44
 80039ee:	2301      	movs	r3, #1
 80039f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039f4:	f383 8810 	msr	PRIMASK, r3
}
 80039f8:	46c0      	nop			; (mov r8, r8)
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	681a      	ldr	r2, [r3, #0]
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	494c      	ldr	r1, [pc, #304]	; (8003b38 <UART_WaitOnFlagUntilTimeout+0x184>)
 8003a06:	400a      	ands	r2, r1
 8003a08:	601a      	str	r2, [r3, #0]
 8003a0a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003a0c:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a10:	f383 8810 	msr	PRIMASK, r3
}
 8003a14:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a16:	f3ef 8310 	mrs	r3, PRIMASK
 8003a1a:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8003a1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a1e:	643b      	str	r3, [r7, #64]	; 0x40
 8003a20:	2301      	movs	r3, #1
 8003a22:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a26:	f383 8810 	msr	PRIMASK, r3
}
 8003a2a:	46c0      	nop			; (mov r8, r8)
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	689a      	ldr	r2, [r3, #8]
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	2101      	movs	r1, #1
 8003a38:	438a      	bics	r2, r1
 8003a3a:	609a      	str	r2, [r3, #8]
 8003a3c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003a3e:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a42:	f383 8810 	msr	PRIMASK, r3
}
 8003a46:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	2220      	movs	r2, #32
 8003a4c:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	2220      	movs	r2, #32
 8003a52:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	2274      	movs	r2, #116	; 0x74
 8003a58:	2100      	movs	r1, #0
 8003a5a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003a5c:	2303      	movs	r3, #3
 8003a5e:	e067      	b.n	8003b30 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	2204      	movs	r2, #4
 8003a68:	4013      	ands	r3, r2
 8003a6a:	d050      	beq.n	8003b0e <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	69da      	ldr	r2, [r3, #28]
 8003a72:	2380      	movs	r3, #128	; 0x80
 8003a74:	011b      	lsls	r3, r3, #4
 8003a76:	401a      	ands	r2, r3
 8003a78:	2380      	movs	r3, #128	; 0x80
 8003a7a:	011b      	lsls	r3, r3, #4
 8003a7c:	429a      	cmp	r2, r3
 8003a7e:	d146      	bne.n	8003b0e <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	2280      	movs	r2, #128	; 0x80
 8003a86:	0112      	lsls	r2, r2, #4
 8003a88:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a8a:	f3ef 8310 	mrs	r3, PRIMASK
 8003a8e:	613b      	str	r3, [r7, #16]
  return(result);
 8003a90:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003a92:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003a94:	2301      	movs	r3, #1
 8003a96:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a98:	697b      	ldr	r3, [r7, #20]
 8003a9a:	f383 8810 	msr	PRIMASK, r3
}
 8003a9e:	46c0      	nop			; (mov r8, r8)
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	681a      	ldr	r2, [r3, #0]
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	4923      	ldr	r1, [pc, #140]	; (8003b38 <UART_WaitOnFlagUntilTimeout+0x184>)
 8003aac:	400a      	ands	r2, r1
 8003aae:	601a      	str	r2, [r3, #0]
 8003ab0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003ab2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ab4:	69bb      	ldr	r3, [r7, #24]
 8003ab6:	f383 8810 	msr	PRIMASK, r3
}
 8003aba:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003abc:	f3ef 8310 	mrs	r3, PRIMASK
 8003ac0:	61fb      	str	r3, [r7, #28]
  return(result);
 8003ac2:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ac4:	64bb      	str	r3, [r7, #72]	; 0x48
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003aca:	6a3b      	ldr	r3, [r7, #32]
 8003acc:	f383 8810 	msr	PRIMASK, r3
}
 8003ad0:	46c0      	nop			; (mov r8, r8)
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	689a      	ldr	r2, [r3, #8]
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	2101      	movs	r1, #1
 8003ade:	438a      	bics	r2, r1
 8003ae0:	609a      	str	r2, [r3, #8]
 8003ae2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ae4:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ae6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ae8:	f383 8810 	msr	PRIMASK, r3
}
 8003aec:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	2220      	movs	r2, #32
 8003af2:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	2220      	movs	r2, #32
 8003af8:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	2280      	movs	r2, #128	; 0x80
 8003afe:	2120      	movs	r1, #32
 8003b00:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	2274      	movs	r2, #116	; 0x74
 8003b06:	2100      	movs	r1, #0
 8003b08:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003b0a:	2303      	movs	r3, #3
 8003b0c:	e010      	b.n	8003b30 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	69db      	ldr	r3, [r3, #28]
 8003b14:	68ba      	ldr	r2, [r7, #8]
 8003b16:	4013      	ands	r3, r2
 8003b18:	68ba      	ldr	r2, [r7, #8]
 8003b1a:	1ad3      	subs	r3, r2, r3
 8003b1c:	425a      	negs	r2, r3
 8003b1e:	4153      	adcs	r3, r2
 8003b20:	b2db      	uxtb	r3, r3
 8003b22:	001a      	movs	r2, r3
 8003b24:	1dfb      	adds	r3, r7, #7
 8003b26:	781b      	ldrb	r3, [r3, #0]
 8003b28:	429a      	cmp	r2, r3
 8003b2a:	d100      	bne.n	8003b2e <UART_WaitOnFlagUntilTimeout+0x17a>
 8003b2c:	e74b      	b.n	80039c6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003b2e:	2300      	movs	r3, #0
}
 8003b30:	0018      	movs	r0, r3
 8003b32:	46bd      	mov	sp, r7
 8003b34:	b014      	add	sp, #80	; 0x50
 8003b36:	bd80      	pop	{r7, pc}
 8003b38:	fffffe5f 	.word	0xfffffe5f

08003b3c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b090      	sub	sp, #64	; 0x40
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	60f8      	str	r0, [r7, #12]
 8003b44:	60b9      	str	r1, [r7, #8]
 8003b46:	1dbb      	adds	r3, r7, #6
 8003b48:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	68ba      	ldr	r2, [r7, #8]
 8003b4e:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	1dba      	adds	r2, r7, #6
 8003b54:	2158      	movs	r1, #88	; 0x58
 8003b56:	8812      	ldrh	r2, [r2, #0]
 8003b58:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	2280      	movs	r2, #128	; 0x80
 8003b5e:	2100      	movs	r1, #0
 8003b60:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	2222      	movs	r2, #34	; 0x22
 8003b66:	67da      	str	r2, [r3, #124]	; 0x7c

  if (huart->hdmarx != NULL)
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d02b      	beq.n	8003bc8 <UART_Start_Receive_DMA+0x8c>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b74:	4a3f      	ldr	r2, [pc, #252]	; (8003c74 <UART_Start_Receive_DMA+0x138>)
 8003b76:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b7c:	4a3e      	ldr	r2, [pc, #248]	; (8003c78 <UART_Start_Receive_DMA+0x13c>)
 8003b7e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b84:	4a3d      	ldr	r2, [pc, #244]	; (8003c7c <UART_Start_Receive_DMA+0x140>)
 8003b86:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	6f18      	ldr	r0, [r3, #112]	; 0x70
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	3324      	adds	r3, #36	; 0x24
 8003b9a:	0019      	movs	r1, r3
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ba0:	001a      	movs	r2, r3
 8003ba2:	1dbb      	adds	r3, r7, #6
 8003ba4:	881b      	ldrh	r3, [r3, #0]
 8003ba6:	f7fd fb80 	bl	80012aa <HAL_DMA_Start_IT>
 8003baa:	1e03      	subs	r3, r0, #0
 8003bac:	d00c      	beq.n	8003bc8 <UART_Start_Receive_DMA+0x8c>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	2280      	movs	r2, #128	; 0x80
 8003bb2:	2110      	movs	r1, #16
 8003bb4:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	2274      	movs	r2, #116	; 0x74
 8003bba:	2100      	movs	r1, #0
 8003bbc:	5499      	strb	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	2220      	movs	r2, #32
 8003bc2:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_ERROR;
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	e050      	b.n	8003c6a <UART_Start_Receive_DMA+0x12e>
    }
  }
  __HAL_UNLOCK(huart);
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	2274      	movs	r2, #116	; 0x74
 8003bcc:	2100      	movs	r1, #0
 8003bce:	5499      	strb	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003bd0:	f3ef 8310 	mrs	r3, PRIMASK
 8003bd4:	613b      	str	r3, [r7, #16]
  return(result);
 8003bd6:	693b      	ldr	r3, [r7, #16]

  /* Enable the UART Parity Error Interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003bd8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003bda:	2301      	movs	r3, #1
 8003bdc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bde:	697b      	ldr	r3, [r7, #20]
 8003be0:	f383 8810 	msr	PRIMASK, r3
}
 8003be4:	46c0      	nop			; (mov r8, r8)
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	681a      	ldr	r2, [r3, #0]
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	2180      	movs	r1, #128	; 0x80
 8003bf2:	0049      	lsls	r1, r1, #1
 8003bf4:	430a      	orrs	r2, r1
 8003bf6:	601a      	str	r2, [r3, #0]
 8003bf8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003bfa:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bfc:	69bb      	ldr	r3, [r7, #24]
 8003bfe:	f383 8810 	msr	PRIMASK, r3
}
 8003c02:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c04:	f3ef 8310 	mrs	r3, PRIMASK
 8003c08:	61fb      	str	r3, [r7, #28]
  return(result);
 8003c0a:	69fb      	ldr	r3, [r7, #28]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c0c:	63bb      	str	r3, [r7, #56]	; 0x38
 8003c0e:	2301      	movs	r3, #1
 8003c10:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c12:	6a3b      	ldr	r3, [r7, #32]
 8003c14:	f383 8810 	msr	PRIMASK, r3
}
 8003c18:	46c0      	nop			; (mov r8, r8)
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	689a      	ldr	r2, [r3, #8]
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	2101      	movs	r1, #1
 8003c26:	430a      	orrs	r2, r1
 8003c28:	609a      	str	r2, [r3, #8]
 8003c2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c2c:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c30:	f383 8810 	msr	PRIMASK, r3
}
 8003c34:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c36:	f3ef 8310 	mrs	r3, PRIMASK
 8003c3a:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8003c3c:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c3e:	637b      	str	r3, [r7, #52]	; 0x34
 8003c40:	2301      	movs	r3, #1
 8003c42:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c46:	f383 8810 	msr	PRIMASK, r3
}
 8003c4a:	46c0      	nop			; (mov r8, r8)
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	689a      	ldr	r2, [r3, #8]
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	2140      	movs	r1, #64	; 0x40
 8003c58:	430a      	orrs	r2, r1
 8003c5a:	609a      	str	r2, [r3, #8]
 8003c5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c5e:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c62:	f383 8810 	msr	PRIMASK, r3
}
 8003c66:	46c0      	nop			; (mov r8, r8)

  return HAL_OK;
 8003c68:	2300      	movs	r3, #0
}
 8003c6a:	0018      	movs	r0, r3
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	b010      	add	sp, #64	; 0x40
 8003c70:	bd80      	pop	{r7, pc}
 8003c72:	46c0      	nop			; (mov r8, r8)
 8003c74:	08003d8d 	.word	0x08003d8d
 8003c78:	08003eb1 	.word	0x08003eb1
 8003c7c:	08003eed 	.word	0x08003eed

08003c80 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b086      	sub	sp, #24
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c88:	f3ef 8310 	mrs	r3, PRIMASK
 8003c8c:	60bb      	str	r3, [r7, #8]
  return(result);
 8003c8e:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003c90:	617b      	str	r3, [r7, #20]
 8003c92:	2301      	movs	r3, #1
 8003c94:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	f383 8810 	msr	PRIMASK, r3
}
 8003c9c:	46c0      	nop			; (mov r8, r8)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	681a      	ldr	r2, [r3, #0]
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	21c0      	movs	r1, #192	; 0xc0
 8003caa:	438a      	bics	r2, r1
 8003cac:	601a      	str	r2, [r3, #0]
 8003cae:	697b      	ldr	r3, [r7, #20]
 8003cb0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003cb2:	693b      	ldr	r3, [r7, #16]
 8003cb4:	f383 8810 	msr	PRIMASK, r3
}
 8003cb8:	46c0      	nop			; (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2220      	movs	r2, #32
 8003cbe:	679a      	str	r2, [r3, #120]	; 0x78
}
 8003cc0:	46c0      	nop			; (mov r8, r8)
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	b006      	add	sp, #24
 8003cc6:	bd80      	pop	{r7, pc}

08003cc8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b08e      	sub	sp, #56	; 0x38
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003cd0:	f3ef 8310 	mrs	r3, PRIMASK
 8003cd4:	617b      	str	r3, [r7, #20]
  return(result);
 8003cd6:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003cd8:	637b      	str	r3, [r7, #52]	; 0x34
 8003cda:	2301      	movs	r3, #1
 8003cdc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003cde:	69bb      	ldr	r3, [r7, #24]
 8003ce0:	f383 8810 	msr	PRIMASK, r3
}
 8003ce4:	46c0      	nop			; (mov r8, r8)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	681a      	ldr	r2, [r3, #0]
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4925      	ldr	r1, [pc, #148]	; (8003d88 <UART_EndRxTransfer+0xc0>)
 8003cf2:	400a      	ands	r2, r1
 8003cf4:	601a      	str	r2, [r3, #0]
 8003cf6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003cf8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003cfa:	69fb      	ldr	r3, [r7, #28]
 8003cfc:	f383 8810 	msr	PRIMASK, r3
}
 8003d00:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d02:	f3ef 8310 	mrs	r3, PRIMASK
 8003d06:	623b      	str	r3, [r7, #32]
  return(result);
 8003d08:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d0a:	633b      	str	r3, [r7, #48]	; 0x30
 8003d0c:	2301      	movs	r3, #1
 8003d0e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d12:	f383 8810 	msr	PRIMASK, r3
}
 8003d16:	46c0      	nop			; (mov r8, r8)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	689a      	ldr	r2, [r3, #8]
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	2101      	movs	r1, #1
 8003d24:	438a      	bics	r2, r1
 8003d26:	609a      	str	r2, [r3, #8]
 8003d28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d2a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d2e:	f383 8810 	msr	PRIMASK, r3
}
 8003d32:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d38:	2b01      	cmp	r3, #1
 8003d3a:	d118      	bne.n	8003d6e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d3c:	f3ef 8310 	mrs	r3, PRIMASK
 8003d40:	60bb      	str	r3, [r7, #8]
  return(result);
 8003d42:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d44:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003d46:	2301      	movs	r3, #1
 8003d48:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	f383 8810 	msr	PRIMASK, r3
}
 8003d50:	46c0      	nop			; (mov r8, r8)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	681a      	ldr	r2, [r3, #0]
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	2110      	movs	r1, #16
 8003d5e:	438a      	bics	r2, r1
 8003d60:	601a      	str	r2, [r3, #0]
 8003d62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d64:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d66:	693b      	ldr	r3, [r7, #16]
 8003d68:	f383 8810 	msr	PRIMASK, r3
}
 8003d6c:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2220      	movs	r2, #32
 8003d72:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2200      	movs	r2, #0
 8003d78:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	665a      	str	r2, [r3, #100]	; 0x64
}
 8003d80:	46c0      	nop			; (mov r8, r8)
 8003d82:	46bd      	mov	sp, r7
 8003d84:	b00e      	add	sp, #56	; 0x38
 8003d86:	bd80      	pop	{r7, pc}
 8003d88:	fffffedf 	.word	0xfffffedf

08003d8c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b094      	sub	sp, #80	; 0x50
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d98:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	699b      	ldr	r3, [r3, #24]
 8003d9e:	2b20      	cmp	r3, #32
 8003da0:	d06e      	beq.n	8003e80 <UART_DMAReceiveCplt+0xf4>
  {
    huart->RxXferCount = 0U;
 8003da2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003da4:	225a      	movs	r2, #90	; 0x5a
 8003da6:	2100      	movs	r1, #0
 8003da8:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003daa:	f3ef 8310 	mrs	r3, PRIMASK
 8003dae:	61bb      	str	r3, [r7, #24]
  return(result);
 8003db0:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003db2:	64bb      	str	r3, [r7, #72]	; 0x48
 8003db4:	2301      	movs	r3, #1
 8003db6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003db8:	69fb      	ldr	r3, [r7, #28]
 8003dba:	f383 8810 	msr	PRIMASK, r3
}
 8003dbe:	46c0      	nop			; (mov r8, r8)
 8003dc0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	681a      	ldr	r2, [r3, #0]
 8003dc6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	4938      	ldr	r1, [pc, #224]	; (8003eac <UART_DMAReceiveCplt+0x120>)
 8003dcc:	400a      	ands	r2, r1
 8003dce:	601a      	str	r2, [r3, #0]
 8003dd0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003dd2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dd4:	6a3b      	ldr	r3, [r7, #32]
 8003dd6:	f383 8810 	msr	PRIMASK, r3
}
 8003dda:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ddc:	f3ef 8310 	mrs	r3, PRIMASK
 8003de0:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8003de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003de4:	647b      	str	r3, [r7, #68]	; 0x44
 8003de6:	2301      	movs	r3, #1
 8003de8:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dec:	f383 8810 	msr	PRIMASK, r3
}
 8003df0:	46c0      	nop			; (mov r8, r8)
 8003df2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	689a      	ldr	r2, [r3, #8]
 8003df8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	2101      	movs	r1, #1
 8003dfe:	438a      	bics	r2, r1
 8003e00:	609a      	str	r2, [r3, #8]
 8003e02:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003e04:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e08:	f383 8810 	msr	PRIMASK, r3
}
 8003e0c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e0e:	f3ef 8310 	mrs	r3, PRIMASK
 8003e12:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8003e14:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003e16:	643b      	str	r3, [r7, #64]	; 0x40
 8003e18:	2301      	movs	r3, #1
 8003e1a:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e1e:	f383 8810 	msr	PRIMASK, r3
}
 8003e22:	46c0      	nop			; (mov r8, r8)
 8003e24:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	689a      	ldr	r2, [r3, #8]
 8003e2a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	2140      	movs	r1, #64	; 0x40
 8003e30:	438a      	bics	r2, r1
 8003e32:	609a      	str	r2, [r3, #8]
 8003e34:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003e36:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e3a:	f383 8810 	msr	PRIMASK, r3
}
 8003e3e:	46c0      	nop			; (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003e40:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e42:	2220      	movs	r2, #32
 8003e44:	67da      	str	r2, [r3, #124]	; 0x7c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e46:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e4a:	2b01      	cmp	r3, #1
 8003e4c:	d118      	bne.n	8003e80 <UART_DMAReceiveCplt+0xf4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e4e:	f3ef 8310 	mrs	r3, PRIMASK
 8003e52:	60fb      	str	r3, [r7, #12]
  return(result);
 8003e54:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e56:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003e58:	2301      	movs	r3, #1
 8003e5a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e5c:	693b      	ldr	r3, [r7, #16]
 8003e5e:	f383 8810 	msr	PRIMASK, r3
}
 8003e62:	46c0      	nop			; (mov r8, r8)
 8003e64:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	681a      	ldr	r2, [r3, #0]
 8003e6a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	2110      	movs	r1, #16
 8003e70:	438a      	bics	r2, r1
 8003e72:	601a      	str	r2, [r3, #0]
 8003e74:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e76:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e78:	697b      	ldr	r3, [r7, #20]
 8003e7a:	f383 8810 	msr	PRIMASK, r3
}
 8003e7e:	46c0      	nop			; (mov r8, r8)
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e80:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e84:	2b01      	cmp	r3, #1
 8003e86:	d108      	bne.n	8003e9a <UART_DMAReceiveCplt+0x10e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003e88:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e8a:	2258      	movs	r2, #88	; 0x58
 8003e8c:	5a9a      	ldrh	r2, [r3, r2]
 8003e8e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e90:	0011      	movs	r1, r2
 8003e92:	0018      	movs	r0, r3
 8003e94:	f7ff fb46 	bl	8003524 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003e98:	e003      	b.n	8003ea2 <UART_DMAReceiveCplt+0x116>
    HAL_UART_RxCpltCallback(huart);
 8003e9a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e9c:	0018      	movs	r0, r3
 8003e9e:	f7ff fb29 	bl	80034f4 <HAL_UART_RxCpltCallback>
}
 8003ea2:	46c0      	nop			; (mov r8, r8)
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	b014      	add	sp, #80	; 0x50
 8003ea8:	bd80      	pop	{r7, pc}
 8003eaa:	46c0      	nop			; (mov r8, r8)
 8003eac:	fffffeff 	.word	0xfffffeff

08003eb0 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b084      	sub	sp, #16
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ebc:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ec2:	2b01      	cmp	r3, #1
 8003ec4:	d10a      	bne.n	8003edc <UART_DMARxHalfCplt+0x2c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	2258      	movs	r2, #88	; 0x58
 8003eca:	5a9b      	ldrh	r3, [r3, r2]
 8003ecc:	085b      	lsrs	r3, r3, #1
 8003ece:	b29a      	uxth	r2, r3
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	0011      	movs	r1, r2
 8003ed4:	0018      	movs	r0, r3
 8003ed6:	f7ff fb25 	bl	8003524 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003eda:	e003      	b.n	8003ee4 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	0018      	movs	r0, r3
 8003ee0:	f7ff fb10 	bl	8003504 <HAL_UART_RxHalfCpltCallback>
}
 8003ee4:	46c0      	nop			; (mov r8, r8)
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	b004      	add	sp, #16
 8003eea:	bd80      	pop	{r7, pc}

08003eec <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b086      	sub	sp, #24
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ef8:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8003efa:	697b      	ldr	r3, [r7, #20]
 8003efc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003efe:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8003f00:	697b      	ldr	r3, [r7, #20]
 8003f02:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003f04:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8003f06:	697b      	ldr	r3, [r7, #20]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	689b      	ldr	r3, [r3, #8]
 8003f0c:	2280      	movs	r2, #128	; 0x80
 8003f0e:	4013      	ands	r3, r2
 8003f10:	2b80      	cmp	r3, #128	; 0x80
 8003f12:	d10a      	bne.n	8003f2a <UART_DMAError+0x3e>
 8003f14:	693b      	ldr	r3, [r7, #16]
 8003f16:	2b21      	cmp	r3, #33	; 0x21
 8003f18:	d107      	bne.n	8003f2a <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8003f1a:	697b      	ldr	r3, [r7, #20]
 8003f1c:	2252      	movs	r2, #82	; 0x52
 8003f1e:	2100      	movs	r1, #0
 8003f20:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 8003f22:	697b      	ldr	r3, [r7, #20]
 8003f24:	0018      	movs	r0, r3
 8003f26:	f7ff feab 	bl	8003c80 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8003f2a:	697b      	ldr	r3, [r7, #20]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	689b      	ldr	r3, [r3, #8]
 8003f30:	2240      	movs	r2, #64	; 0x40
 8003f32:	4013      	ands	r3, r2
 8003f34:	2b40      	cmp	r3, #64	; 0x40
 8003f36:	d10a      	bne.n	8003f4e <UART_DMAError+0x62>
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	2b22      	cmp	r3, #34	; 0x22
 8003f3c:	d107      	bne.n	8003f4e <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8003f3e:	697b      	ldr	r3, [r7, #20]
 8003f40:	225a      	movs	r2, #90	; 0x5a
 8003f42:	2100      	movs	r1, #0
 8003f44:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 8003f46:	697b      	ldr	r3, [r7, #20]
 8003f48:	0018      	movs	r0, r3
 8003f4a:	f7ff febd 	bl	8003cc8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003f4e:	697b      	ldr	r3, [r7, #20]
 8003f50:	2280      	movs	r2, #128	; 0x80
 8003f52:	589b      	ldr	r3, [r3, r2]
 8003f54:	2210      	movs	r2, #16
 8003f56:	431a      	orrs	r2, r3
 8003f58:	697b      	ldr	r3, [r7, #20]
 8003f5a:	2180      	movs	r1, #128	; 0x80
 8003f5c:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003f5e:	697b      	ldr	r3, [r7, #20]
 8003f60:	0018      	movs	r0, r3
 8003f62:	f7ff fad7 	bl	8003514 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003f66:	46c0      	nop			; (mov r8, r8)
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	b006      	add	sp, #24
 8003f6c:	bd80      	pop	{r7, pc}

08003f6e <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003f6e:	b580      	push	{r7, lr}
 8003f70:	b084      	sub	sp, #16
 8003f72:	af00      	add	r7, sp, #0
 8003f74:	0002      	movs	r2, r0
 8003f76:	1dbb      	adds	r3, r7, #6
 8003f78:	801a      	strh	r2, [r3, #0]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8003f7e:	1dbb      	adds	r3, r7, #6
 8003f80:	2200      	movs	r2, #0
 8003f82:	5e9b      	ldrsh	r3, [r3, r2]
 8003f84:	2b84      	cmp	r3, #132	; 0x84
 8003f86:	d006      	beq.n	8003f96 <makeFreeRtosPriority+0x28>
    fpriority += (priority - osPriorityIdle);
 8003f88:	1dbb      	adds	r3, r7, #6
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	5e9a      	ldrsh	r2, [r3, r2]
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	18d3      	adds	r3, r2, r3
 8003f92:	3303      	adds	r3, #3
 8003f94:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8003f96:	68fb      	ldr	r3, [r7, #12]
}
 8003f98:	0018      	movs	r0, r3
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	b004      	add	sp, #16
 8003f9e:	bd80      	pop	{r7, pc}

08003fa0 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8003fa4:	f000 fe6c 	bl	8004c80 <vTaskStartScheduler>
  
  return osOK;
 8003fa8:	2300      	movs	r3, #0
}
 8003faa:	0018      	movs	r0, r3
 8003fac:	46bd      	mov	sp, r7
 8003fae:	bd80      	pop	{r7, pc}

08003fb0 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003fb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003fb2:	b089      	sub	sp, #36	; 0x24
 8003fb4:	af04      	add	r7, sp, #16
 8003fb6:	6078      	str	r0, [r7, #4]
 8003fb8:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	695b      	ldr	r3, [r3, #20]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d020      	beq.n	8004004 <osThreadCreate+0x54>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	699b      	ldr	r3, [r3, #24]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d01c      	beq.n	8004004 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	685c      	ldr	r4, [r3, #4]
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	691e      	ldr	r6, [r3, #16]
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2208      	movs	r2, #8
 8003fda:	5e9b      	ldrsh	r3, [r3, r2]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003fdc:	0018      	movs	r0, r3
 8003fde:	f7ff ffc6 	bl	8003f6e <makeFreeRtosPriority>
              thread_def->buffer, thread_def->controlblock);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	695a      	ldr	r2, [r3, #20]
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	699b      	ldr	r3, [r3, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003fea:	6839      	ldr	r1, [r7, #0]
 8003fec:	9302      	str	r3, [sp, #8]
 8003fee:	9201      	str	r2, [sp, #4]
 8003ff0:	9000      	str	r0, [sp, #0]
 8003ff2:	000b      	movs	r3, r1
 8003ff4:	0032      	movs	r2, r6
 8003ff6:	0029      	movs	r1, r5
 8003ff8:	0020      	movs	r0, r4
 8003ffa:	f000 fc98 	bl	800492e <xTaskCreateStatic>
 8003ffe:	0003      	movs	r3, r0
 8004000:	60fb      	str	r3, [r7, #12]
 8004002:	e01d      	b.n	8004040 <osThreadCreate+0x90>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	685c      	ldr	r4, [r3, #4]
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004010:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2208      	movs	r2, #8
 8004016:	5e9b      	ldrsh	r3, [r3, r2]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004018:	0018      	movs	r0, r3
 800401a:	f7ff ffa8 	bl	8003f6e <makeFreeRtosPriority>
 800401e:	0001      	movs	r1, r0
 8004020:	683a      	ldr	r2, [r7, #0]
 8004022:	230c      	movs	r3, #12
 8004024:	18fb      	adds	r3, r7, r3
 8004026:	9301      	str	r3, [sp, #4]
 8004028:	9100      	str	r1, [sp, #0]
 800402a:	0013      	movs	r3, r2
 800402c:	0032      	movs	r2, r6
 800402e:	0029      	movs	r1, r5
 8004030:	0020      	movs	r0, r4
 8004032:	f000 fcbf 	bl	80049b4 <xTaskCreate>
 8004036:	0003      	movs	r3, r0
 8004038:	2b01      	cmp	r3, #1
 800403a:	d001      	beq.n	8004040 <osThreadCreate+0x90>
              &handle) != pdPASS)  {
      return NULL;
 800403c:	2300      	movs	r3, #0
 800403e:	e000      	b.n	8004042 <osThreadCreate+0x92>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8004040:	68fb      	ldr	r3, [r7, #12]
}
 8004042:	0018      	movs	r0, r3
 8004044:	46bd      	mov	sp, r7
 8004046:	b005      	add	sp, #20
 8004048:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800404a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800404a:	b580      	push	{r7, lr}
 800404c:	b084      	sub	sp, #16
 800404e:	af00      	add	r7, sp, #0
 8004050:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	2b00      	cmp	r3, #0
 800405a:	d001      	beq.n	8004060 <osDelay+0x16>
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	e000      	b.n	8004062 <osDelay+0x18>
 8004060:	2301      	movs	r3, #1
 8004062:	0018      	movs	r0, r3
 8004064:	f000 fde6 	bl	8004c34 <vTaskDelay>
  
  return osOK;
 8004068:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800406a:	0018      	movs	r0, r3
 800406c:	46bd      	mov	sp, r7
 800406e:	b004      	add	sp, #16
 8004070:	bd80      	pop	{r7, pc}

08004072 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8004072:	b590      	push	{r4, r7, lr}
 8004074:	b085      	sub	sp, #20
 8004076:	af02      	add	r7, sp, #8
 8004078:	6078      	str	r0, [r7, #4]
 800407a:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	689b      	ldr	r3, [r3, #8]
 8004080:	2b00      	cmp	r3, #0
 8004082:	d011      	beq.n	80040a8 <osMessageCreate+0x36>
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	68db      	ldr	r3, [r3, #12]
 8004088:	2b00      	cmp	r3, #0
 800408a:	d00d      	beq.n	80040a8 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6818      	ldr	r0, [r3, #0]
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6859      	ldr	r1, [r3, #4]
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	689a      	ldr	r2, [r3, #8]
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	68db      	ldr	r3, [r3, #12]
 800409c:	2400      	movs	r4, #0
 800409e:	9400      	str	r4, [sp, #0]
 80040a0:	f000 f90c 	bl	80042bc <xQueueGenericCreateStatic>
 80040a4:	0003      	movs	r3, r0
 80040a6:	e008      	b.n	80040ba <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6818      	ldr	r0, [r3, #0]
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	685b      	ldr	r3, [r3, #4]
 80040b0:	2200      	movs	r2, #0
 80040b2:	0019      	movs	r1, r3
 80040b4:	f000 f94d 	bl	8004352 <xQueueGenericCreate>
 80040b8:	0003      	movs	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 80040ba:	0018      	movs	r0, r3
 80040bc:	46bd      	mov	sp, r7
 80040be:	b003      	add	sp, #12
 80040c0:	bd90      	pop	{r4, r7, pc}

080040c2 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80040c2:	b580      	push	{r7, lr}
 80040c4:	b082      	sub	sp, #8
 80040c6:	af00      	add	r7, sp, #0
 80040c8:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	3308      	adds	r3, #8
 80040ce:	001a      	movs	r2, r3
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2201      	movs	r2, #1
 80040d8:	4252      	negs	r2, r2
 80040da:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	3308      	adds	r3, #8
 80040e0:	001a      	movs	r2, r3
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	3308      	adds	r3, #8
 80040ea:	001a      	movs	r2, r3
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2200      	movs	r2, #0
 80040f4:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80040f6:	46c0      	nop			; (mov r8, r8)
 80040f8:	46bd      	mov	sp, r7
 80040fa:	b002      	add	sp, #8
 80040fc:	bd80      	pop	{r7, pc}

080040fe <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80040fe:	b580      	push	{r7, lr}
 8004100:	b082      	sub	sp, #8
 8004102:	af00      	add	r7, sp, #0
 8004104:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2200      	movs	r2, #0
 800410a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800410c:	46c0      	nop			; (mov r8, r8)
 800410e:	46bd      	mov	sp, r7
 8004110:	b002      	add	sp, #8
 8004112:	bd80      	pop	{r7, pc}

08004114 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004114:	b580      	push	{r7, lr}
 8004116:	b084      	sub	sp, #16
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]
 800411c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004124:	683b      	ldr	r3, [r7, #0]
 8004126:	68fa      	ldr	r2, [r7, #12]
 8004128:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	689a      	ldr	r2, [r3, #8]
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	689b      	ldr	r3, [r3, #8]
 8004136:	683a      	ldr	r2, [r7, #0]
 8004138:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	683a      	ldr	r2, [r7, #0]
 800413e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	687a      	ldr	r2, [r7, #4]
 8004144:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	1c5a      	adds	r2, r3, #1
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	601a      	str	r2, [r3, #0]
}
 8004150:	46c0      	nop			; (mov r8, r8)
 8004152:	46bd      	mov	sp, r7
 8004154:	b004      	add	sp, #16
 8004156:	bd80      	pop	{r7, pc}

08004158 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004158:	b580      	push	{r7, lr}
 800415a:	b084      	sub	sp, #16
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
 8004160:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004168:	68bb      	ldr	r3, [r7, #8]
 800416a:	3301      	adds	r3, #1
 800416c:	d103      	bne.n	8004176 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	691b      	ldr	r3, [r3, #16]
 8004172:	60fb      	str	r3, [r7, #12]
 8004174:	e00c      	b.n	8004190 <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	3308      	adds	r3, #8
 800417a:	60fb      	str	r3, [r7, #12]
 800417c:	e002      	b.n	8004184 <vListInsert+0x2c>
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	685b      	ldr	r3, [r3, #4]
 8004182:	60fb      	str	r3, [r7, #12]
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	685b      	ldr	r3, [r3, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	68ba      	ldr	r2, [r7, #8]
 800418c:	429a      	cmp	r2, r3
 800418e:	d2f6      	bcs.n	800417e <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	685a      	ldr	r2, [r3, #4]
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	685b      	ldr	r3, [r3, #4]
 800419c:	683a      	ldr	r2, [r7, #0]
 800419e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	68fa      	ldr	r2, [r7, #12]
 80041a4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	683a      	ldr	r2, [r7, #0]
 80041aa:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	687a      	ldr	r2, [r7, #4]
 80041b0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	1c5a      	adds	r2, r3, #1
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	601a      	str	r2, [r3, #0]
}
 80041bc:	46c0      	nop			; (mov r8, r8)
 80041be:	46bd      	mov	sp, r7
 80041c0:	b004      	add	sp, #16
 80041c2:	bd80      	pop	{r7, pc}

080041c4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	b084      	sub	sp, #16
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	691b      	ldr	r3, [r3, #16]
 80041d0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	687a      	ldr	r2, [r7, #4]
 80041d8:	6892      	ldr	r2, [r2, #8]
 80041da:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	689b      	ldr	r3, [r3, #8]
 80041e0:	687a      	ldr	r2, [r7, #4]
 80041e2:	6852      	ldr	r2, [r2, #4]
 80041e4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	685b      	ldr	r3, [r3, #4]
 80041ea:	687a      	ldr	r2, [r7, #4]
 80041ec:	429a      	cmp	r2, r3
 80041ee:	d103      	bne.n	80041f8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	689a      	ldr	r2, [r3, #8]
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2200      	movs	r2, #0
 80041fc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	1e5a      	subs	r2, r3, #1
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
}
 800420c:	0018      	movs	r0, r3
 800420e:	46bd      	mov	sp, r7
 8004210:	b004      	add	sp, #16
 8004212:	bd80      	pop	{r7, pc}

08004214 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b084      	sub	sp, #16
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
 800421c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	2b00      	cmp	r3, #0
 8004226:	d101      	bne.n	800422c <xQueueGenericReset+0x18>
 8004228:	b672      	cpsid	i
 800422a:	e7fe      	b.n	800422a <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 800422c:	f001 fa48 	bl	80056c0 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	681a      	ldr	r2, [r3, #0]
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800423c:	434b      	muls	r3, r1
 800423e:	18d2      	adds	r2, r2, r3
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	2200      	movs	r2, #0
 8004248:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	681a      	ldr	r2, [r3, #0]
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681a      	ldr	r2, [r3, #0]
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800425a:	1e59      	subs	r1, r3, #1
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004260:	434b      	muls	r3, r1
 8004262:	18d2      	adds	r2, r2, r3
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	2244      	movs	r2, #68	; 0x44
 800426c:	21ff      	movs	r1, #255	; 0xff
 800426e:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	2245      	movs	r2, #69	; 0x45
 8004274:	21ff      	movs	r1, #255	; 0xff
 8004276:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	2b00      	cmp	r3, #0
 800427c:	d10d      	bne.n	800429a <xQueueGenericReset+0x86>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	691b      	ldr	r3, [r3, #16]
 8004282:	2b00      	cmp	r3, #0
 8004284:	d013      	beq.n	80042ae <xQueueGenericReset+0x9a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	3310      	adds	r3, #16
 800428a:	0018      	movs	r0, r3
 800428c:	f000 ff14 	bl	80050b8 <xTaskRemoveFromEventList>
 8004290:	1e03      	subs	r3, r0, #0
 8004292:	d00c      	beq.n	80042ae <xQueueGenericReset+0x9a>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004294:	f001 fa04 	bl	80056a0 <vPortYield>
 8004298:	e009      	b.n	80042ae <xQueueGenericReset+0x9a>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	3310      	adds	r3, #16
 800429e:	0018      	movs	r0, r3
 80042a0:	f7ff ff0f 	bl	80040c2 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	3324      	adds	r3, #36	; 0x24
 80042a8:	0018      	movs	r0, r3
 80042aa:	f7ff ff0a 	bl	80040c2 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80042ae:	f001 fa19 	bl	80056e4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80042b2:	2301      	movs	r3, #1
}
 80042b4:	0018      	movs	r0, r3
 80042b6:	46bd      	mov	sp, r7
 80042b8:	b004      	add	sp, #16
 80042ba:	bd80      	pop	{r7, pc}

080042bc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80042bc:	b590      	push	{r4, r7, lr}
 80042be:	b089      	sub	sp, #36	; 0x24
 80042c0:	af02      	add	r7, sp, #8
 80042c2:	60f8      	str	r0, [r7, #12]
 80042c4:	60b9      	str	r1, [r7, #8]
 80042c6:	607a      	str	r2, [r7, #4]
 80042c8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d101      	bne.n	80042d4 <xQueueGenericCreateStatic+0x18>
 80042d0:	b672      	cpsid	i
 80042d2:	e7fe      	b.n	80042d2 <xQueueGenericCreateStatic+0x16>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d101      	bne.n	80042de <xQueueGenericCreateStatic+0x22>
 80042da:	b672      	cpsid	i
 80042dc:	e7fe      	b.n	80042dc <xQueueGenericCreateStatic+0x20>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d002      	beq.n	80042ea <xQueueGenericCreateStatic+0x2e>
 80042e4:	68bb      	ldr	r3, [r7, #8]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d001      	beq.n	80042ee <xQueueGenericCreateStatic+0x32>
 80042ea:	2301      	movs	r3, #1
 80042ec:	e000      	b.n	80042f0 <xQueueGenericCreateStatic+0x34>
 80042ee:	2300      	movs	r3, #0
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d101      	bne.n	80042f8 <xQueueGenericCreateStatic+0x3c>
 80042f4:	b672      	cpsid	i
 80042f6:	e7fe      	b.n	80042f6 <xQueueGenericCreateStatic+0x3a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d102      	bne.n	8004304 <xQueueGenericCreateStatic+0x48>
 80042fe:	68bb      	ldr	r3, [r7, #8]
 8004300:	2b00      	cmp	r3, #0
 8004302:	d101      	bne.n	8004308 <xQueueGenericCreateStatic+0x4c>
 8004304:	2301      	movs	r3, #1
 8004306:	e000      	b.n	800430a <xQueueGenericCreateStatic+0x4e>
 8004308:	2300      	movs	r3, #0
 800430a:	2b00      	cmp	r3, #0
 800430c:	d101      	bne.n	8004312 <xQueueGenericCreateStatic+0x56>
 800430e:	b672      	cpsid	i
 8004310:	e7fe      	b.n	8004310 <xQueueGenericCreateStatic+0x54>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004312:	2348      	movs	r3, #72	; 0x48
 8004314:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004316:	693b      	ldr	r3, [r7, #16]
 8004318:	2b48      	cmp	r3, #72	; 0x48
 800431a:	d001      	beq.n	8004320 <xQueueGenericCreateStatic+0x64>
 800431c:	b672      	cpsid	i
 800431e:	e7fe      	b.n	800431e <xQueueGenericCreateStatic+0x62>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 8004324:	697b      	ldr	r3, [r7, #20]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d00e      	beq.n	8004348 <xQueueGenericCreateStatic+0x8c>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800432a:	697b      	ldr	r3, [r7, #20]
 800432c:	2246      	movs	r2, #70	; 0x46
 800432e:	2101      	movs	r1, #1
 8004330:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004332:	2328      	movs	r3, #40	; 0x28
 8004334:	18fb      	adds	r3, r7, r3
 8004336:	781c      	ldrb	r4, [r3, #0]
 8004338:	687a      	ldr	r2, [r7, #4]
 800433a:	68b9      	ldr	r1, [r7, #8]
 800433c:	68f8      	ldr	r0, [r7, #12]
 800433e:	697b      	ldr	r3, [r7, #20]
 8004340:	9300      	str	r3, [sp, #0]
 8004342:	0023      	movs	r3, r4
 8004344:	f000 f83b 	bl	80043be <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8004348:	697b      	ldr	r3, [r7, #20]
	}
 800434a:	0018      	movs	r0, r3
 800434c:	46bd      	mov	sp, r7
 800434e:	b007      	add	sp, #28
 8004350:	bd90      	pop	{r4, r7, pc}

08004352 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004352:	b590      	push	{r4, r7, lr}
 8004354:	b08b      	sub	sp, #44	; 0x2c
 8004356:	af02      	add	r7, sp, #8
 8004358:	60f8      	str	r0, [r7, #12]
 800435a:	60b9      	str	r1, [r7, #8]
 800435c:	1dfb      	adds	r3, r7, #7
 800435e:	701a      	strb	r2, [r3, #0]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	2b00      	cmp	r3, #0
 8004364:	d101      	bne.n	800436a <xQueueGenericCreate+0x18>
 8004366:	b672      	cpsid	i
 8004368:	e7fe      	b.n	8004368 <xQueueGenericCreate+0x16>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800436a:	68bb      	ldr	r3, [r7, #8]
 800436c:	2b00      	cmp	r3, #0
 800436e:	d102      	bne.n	8004376 <xQueueGenericCreate+0x24>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8004370:	2300      	movs	r3, #0
 8004372:	61fb      	str	r3, [r7, #28]
 8004374:	e003      	b.n	800437e <xQueueGenericCreate+0x2c>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	68ba      	ldr	r2, [r7, #8]
 800437a:	4353      	muls	r3, r2
 800437c:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800437e:	69fb      	ldr	r3, [r7, #28]
 8004380:	3348      	adds	r3, #72	; 0x48
 8004382:	0018      	movs	r0, r3
 8004384:	f001 fa34 	bl	80057f0 <pvPortMalloc>
 8004388:	0003      	movs	r3, r0
 800438a:	61bb      	str	r3, [r7, #24]

		if( pxNewQueue != NULL )
 800438c:	69bb      	ldr	r3, [r7, #24]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d010      	beq.n	80043b4 <xQueueGenericCreate+0x62>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8004392:	69bb      	ldr	r3, [r7, #24]
 8004394:	3348      	adds	r3, #72	; 0x48
 8004396:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004398:	69bb      	ldr	r3, [r7, #24]
 800439a:	2246      	movs	r2, #70	; 0x46
 800439c:	2100      	movs	r1, #0
 800439e:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80043a0:	1dfb      	adds	r3, r7, #7
 80043a2:	781c      	ldrb	r4, [r3, #0]
 80043a4:	697a      	ldr	r2, [r7, #20]
 80043a6:	68b9      	ldr	r1, [r7, #8]
 80043a8:	68f8      	ldr	r0, [r7, #12]
 80043aa:	69bb      	ldr	r3, [r7, #24]
 80043ac:	9300      	str	r3, [sp, #0]
 80043ae:	0023      	movs	r3, r4
 80043b0:	f000 f805 	bl	80043be <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80043b4:	69bb      	ldr	r3, [r7, #24]
	}
 80043b6:	0018      	movs	r0, r3
 80043b8:	46bd      	mov	sp, r7
 80043ba:	b009      	add	sp, #36	; 0x24
 80043bc:	bd90      	pop	{r4, r7, pc}

080043be <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80043be:	b580      	push	{r7, lr}
 80043c0:	b084      	sub	sp, #16
 80043c2:	af00      	add	r7, sp, #0
 80043c4:	60f8      	str	r0, [r7, #12]
 80043c6:	60b9      	str	r1, [r7, #8]
 80043c8:	607a      	str	r2, [r7, #4]
 80043ca:	001a      	movs	r2, r3
 80043cc:	1cfb      	adds	r3, r7, #3
 80043ce:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80043d0:	68bb      	ldr	r3, [r7, #8]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d103      	bne.n	80043de <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80043d6:	69bb      	ldr	r3, [r7, #24]
 80043d8:	69ba      	ldr	r2, [r7, #24]
 80043da:	601a      	str	r2, [r3, #0]
 80043dc:	e002      	b.n	80043e4 <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80043de:	69bb      	ldr	r3, [r7, #24]
 80043e0:	687a      	ldr	r2, [r7, #4]
 80043e2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80043e4:	69bb      	ldr	r3, [r7, #24]
 80043e6:	68fa      	ldr	r2, [r7, #12]
 80043e8:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80043ea:	69bb      	ldr	r3, [r7, #24]
 80043ec:	68ba      	ldr	r2, [r7, #8]
 80043ee:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80043f0:	69bb      	ldr	r3, [r7, #24]
 80043f2:	2101      	movs	r1, #1
 80043f4:	0018      	movs	r0, r3
 80043f6:	f7ff ff0d 	bl	8004214 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80043fa:	46c0      	nop			; (mov r8, r8)
 80043fc:	46bd      	mov	sp, r7
 80043fe:	b004      	add	sp, #16
 8004400:	bd80      	pop	{r7, pc}

08004402 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004402:	b580      	push	{r7, lr}
 8004404:	b08a      	sub	sp, #40	; 0x28
 8004406:	af00      	add	r7, sp, #0
 8004408:	60f8      	str	r0, [r7, #12]
 800440a:	60b9      	str	r1, [r7, #8]
 800440c:	607a      	str	r2, [r7, #4]
 800440e:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004410:	2300      	movs	r3, #0
 8004412:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8004418:	6a3b      	ldr	r3, [r7, #32]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d101      	bne.n	8004422 <xQueueGenericSend+0x20>
 800441e:	b672      	cpsid	i
 8004420:	e7fe      	b.n	8004420 <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004422:	68bb      	ldr	r3, [r7, #8]
 8004424:	2b00      	cmp	r3, #0
 8004426:	d103      	bne.n	8004430 <xQueueGenericSend+0x2e>
 8004428:	6a3b      	ldr	r3, [r7, #32]
 800442a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800442c:	2b00      	cmp	r3, #0
 800442e:	d101      	bne.n	8004434 <xQueueGenericSend+0x32>
 8004430:	2301      	movs	r3, #1
 8004432:	e000      	b.n	8004436 <xQueueGenericSend+0x34>
 8004434:	2300      	movs	r3, #0
 8004436:	2b00      	cmp	r3, #0
 8004438:	d101      	bne.n	800443e <xQueueGenericSend+0x3c>
 800443a:	b672      	cpsid	i
 800443c:	e7fe      	b.n	800443c <xQueueGenericSend+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800443e:	683b      	ldr	r3, [r7, #0]
 8004440:	2b02      	cmp	r3, #2
 8004442:	d103      	bne.n	800444c <xQueueGenericSend+0x4a>
 8004444:	6a3b      	ldr	r3, [r7, #32]
 8004446:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004448:	2b01      	cmp	r3, #1
 800444a:	d101      	bne.n	8004450 <xQueueGenericSend+0x4e>
 800444c:	2301      	movs	r3, #1
 800444e:	e000      	b.n	8004452 <xQueueGenericSend+0x50>
 8004450:	2300      	movs	r3, #0
 8004452:	2b00      	cmp	r3, #0
 8004454:	d101      	bne.n	800445a <xQueueGenericSend+0x58>
 8004456:	b672      	cpsid	i
 8004458:	e7fe      	b.n	8004458 <xQueueGenericSend+0x56>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800445a:	f000 ffcb 	bl	80053f4 <xTaskGetSchedulerState>
 800445e:	1e03      	subs	r3, r0, #0
 8004460:	d102      	bne.n	8004468 <xQueueGenericSend+0x66>
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	2b00      	cmp	r3, #0
 8004466:	d101      	bne.n	800446c <xQueueGenericSend+0x6a>
 8004468:	2301      	movs	r3, #1
 800446a:	e000      	b.n	800446e <xQueueGenericSend+0x6c>
 800446c:	2300      	movs	r3, #0
 800446e:	2b00      	cmp	r3, #0
 8004470:	d101      	bne.n	8004476 <xQueueGenericSend+0x74>
 8004472:	b672      	cpsid	i
 8004474:	e7fe      	b.n	8004474 <xQueueGenericSend+0x72>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004476:	f001 f923 	bl	80056c0 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800447a:	6a3b      	ldr	r3, [r7, #32]
 800447c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800447e:	6a3b      	ldr	r3, [r7, #32]
 8004480:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004482:	429a      	cmp	r2, r3
 8004484:	d302      	bcc.n	800448c <xQueueGenericSend+0x8a>
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	2b02      	cmp	r3, #2
 800448a:	d11e      	bne.n	80044ca <xQueueGenericSend+0xc8>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800448c:	683a      	ldr	r2, [r7, #0]
 800448e:	68b9      	ldr	r1, [r7, #8]
 8004490:	6a3b      	ldr	r3, [r7, #32]
 8004492:	0018      	movs	r0, r3
 8004494:	f000 f92e 	bl	80046f4 <prvCopyDataToQueue>
 8004498:	0003      	movs	r3, r0
 800449a:	61fb      	str	r3, [r7, #28]
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800449c:	6a3b      	ldr	r3, [r7, #32]
 800449e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d009      	beq.n	80044b8 <xQueueGenericSend+0xb6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80044a4:	6a3b      	ldr	r3, [r7, #32]
 80044a6:	3324      	adds	r3, #36	; 0x24
 80044a8:	0018      	movs	r0, r3
 80044aa:	f000 fe05 	bl	80050b8 <xTaskRemoveFromEventList>
 80044ae:	1e03      	subs	r3, r0, #0
 80044b0:	d007      	beq.n	80044c2 <xQueueGenericSend+0xc0>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80044b2:	f001 f8f5 	bl	80056a0 <vPortYield>
 80044b6:	e004      	b.n	80044c2 <xQueueGenericSend+0xc0>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80044b8:	69fb      	ldr	r3, [r7, #28]
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d001      	beq.n	80044c2 <xQueueGenericSend+0xc0>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80044be:	f001 f8ef 	bl	80056a0 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80044c2:	f001 f90f 	bl	80056e4 <vPortExitCritical>
				return pdPASS;
 80044c6:	2301      	movs	r3, #1
 80044c8:	e05b      	b.n	8004582 <xQueueGenericSend+0x180>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d103      	bne.n	80044d8 <xQueueGenericSend+0xd6>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80044d0:	f001 f908 	bl	80056e4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80044d4:	2300      	movs	r3, #0
 80044d6:	e054      	b.n	8004582 <xQueueGenericSend+0x180>
				}
				else if( xEntryTimeSet == pdFALSE )
 80044d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d106      	bne.n	80044ec <xQueueGenericSend+0xea>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80044de:	2314      	movs	r3, #20
 80044e0:	18fb      	adds	r3, r7, r3
 80044e2:	0018      	movs	r0, r3
 80044e4:	f000 fe44 	bl	8005170 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80044e8:	2301      	movs	r3, #1
 80044ea:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80044ec:	f001 f8fa 	bl	80056e4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80044f0:	f000 fc1e 	bl	8004d30 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80044f4:	f001 f8e4 	bl	80056c0 <vPortEnterCritical>
 80044f8:	6a3b      	ldr	r3, [r7, #32]
 80044fa:	2244      	movs	r2, #68	; 0x44
 80044fc:	5c9b      	ldrb	r3, [r3, r2]
 80044fe:	b25b      	sxtb	r3, r3
 8004500:	3301      	adds	r3, #1
 8004502:	d103      	bne.n	800450c <xQueueGenericSend+0x10a>
 8004504:	6a3b      	ldr	r3, [r7, #32]
 8004506:	2244      	movs	r2, #68	; 0x44
 8004508:	2100      	movs	r1, #0
 800450a:	5499      	strb	r1, [r3, r2]
 800450c:	6a3b      	ldr	r3, [r7, #32]
 800450e:	2245      	movs	r2, #69	; 0x45
 8004510:	5c9b      	ldrb	r3, [r3, r2]
 8004512:	b25b      	sxtb	r3, r3
 8004514:	3301      	adds	r3, #1
 8004516:	d103      	bne.n	8004520 <xQueueGenericSend+0x11e>
 8004518:	6a3b      	ldr	r3, [r7, #32]
 800451a:	2245      	movs	r2, #69	; 0x45
 800451c:	2100      	movs	r1, #0
 800451e:	5499      	strb	r1, [r3, r2]
 8004520:	f001 f8e0 	bl	80056e4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004524:	1d3a      	adds	r2, r7, #4
 8004526:	2314      	movs	r3, #20
 8004528:	18fb      	adds	r3, r7, r3
 800452a:	0011      	movs	r1, r2
 800452c:	0018      	movs	r0, r3
 800452e:	f000 fe33 	bl	8005198 <xTaskCheckForTimeOut>
 8004532:	1e03      	subs	r3, r0, #0
 8004534:	d11e      	bne.n	8004574 <xQueueGenericSend+0x172>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004536:	6a3b      	ldr	r3, [r7, #32]
 8004538:	0018      	movs	r0, r3
 800453a:	f000 f9e0 	bl	80048fe <prvIsQueueFull>
 800453e:	1e03      	subs	r3, r0, #0
 8004540:	d011      	beq.n	8004566 <xQueueGenericSend+0x164>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004542:	6a3b      	ldr	r3, [r7, #32]
 8004544:	3310      	adds	r3, #16
 8004546:	687a      	ldr	r2, [r7, #4]
 8004548:	0011      	movs	r1, r2
 800454a:	0018      	movs	r0, r3
 800454c:	f000 fd96 	bl	800507c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004550:	6a3b      	ldr	r3, [r7, #32]
 8004552:	0018      	movs	r0, r3
 8004554:	f000 f95f 	bl	8004816 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004558:	f000 fbf6 	bl	8004d48 <xTaskResumeAll>
 800455c:	1e03      	subs	r3, r0, #0
 800455e:	d18a      	bne.n	8004476 <xQueueGenericSend+0x74>
				{
					portYIELD_WITHIN_API();
 8004560:	f001 f89e 	bl	80056a0 <vPortYield>
 8004564:	e787      	b.n	8004476 <xQueueGenericSend+0x74>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004566:	6a3b      	ldr	r3, [r7, #32]
 8004568:	0018      	movs	r0, r3
 800456a:	f000 f954 	bl	8004816 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800456e:	f000 fbeb 	bl	8004d48 <xTaskResumeAll>
 8004572:	e780      	b.n	8004476 <xQueueGenericSend+0x74>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004574:	6a3b      	ldr	r3, [r7, #32]
 8004576:	0018      	movs	r0, r3
 8004578:	f000 f94d 	bl	8004816 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800457c:	f000 fbe4 	bl	8004d48 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004580:	2300      	movs	r3, #0
		}
	}
}
 8004582:	0018      	movs	r0, r3
 8004584:	46bd      	mov	sp, r7
 8004586:	b00a      	add	sp, #40	; 0x28
 8004588:	bd80      	pop	{r7, pc}

0800458a <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800458a:	b580      	push	{r7, lr}
 800458c:	b08a      	sub	sp, #40	; 0x28
 800458e:	af00      	add	r7, sp, #0
 8004590:	60f8      	str	r0, [r7, #12]
 8004592:	60b9      	str	r1, [r7, #8]
 8004594:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004596:	2300      	movs	r3, #0
 8004598:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800459e:	6a3b      	ldr	r3, [r7, #32]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d101      	bne.n	80045a8 <xQueueReceive+0x1e>
 80045a4:	b672      	cpsid	i
 80045a6:	e7fe      	b.n	80045a6 <xQueueReceive+0x1c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80045a8:	68bb      	ldr	r3, [r7, #8]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d103      	bne.n	80045b6 <xQueueReceive+0x2c>
 80045ae:	6a3b      	ldr	r3, [r7, #32]
 80045b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d101      	bne.n	80045ba <xQueueReceive+0x30>
 80045b6:	2301      	movs	r3, #1
 80045b8:	e000      	b.n	80045bc <xQueueReceive+0x32>
 80045ba:	2300      	movs	r3, #0
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d101      	bne.n	80045c4 <xQueueReceive+0x3a>
 80045c0:	b672      	cpsid	i
 80045c2:	e7fe      	b.n	80045c2 <xQueueReceive+0x38>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80045c4:	f000 ff16 	bl	80053f4 <xTaskGetSchedulerState>
 80045c8:	1e03      	subs	r3, r0, #0
 80045ca:	d102      	bne.n	80045d2 <xQueueReceive+0x48>
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d101      	bne.n	80045d6 <xQueueReceive+0x4c>
 80045d2:	2301      	movs	r3, #1
 80045d4:	e000      	b.n	80045d8 <xQueueReceive+0x4e>
 80045d6:	2300      	movs	r3, #0
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d101      	bne.n	80045e0 <xQueueReceive+0x56>
 80045dc:	b672      	cpsid	i
 80045de:	e7fe      	b.n	80045de <xQueueReceive+0x54>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80045e0:	f001 f86e 	bl	80056c0 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80045e4:	6a3b      	ldr	r3, [r7, #32]
 80045e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045e8:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80045ea:	69fb      	ldr	r3, [r7, #28]
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d01a      	beq.n	8004626 <xQueueReceive+0x9c>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80045f0:	68ba      	ldr	r2, [r7, #8]
 80045f2:	6a3b      	ldr	r3, [r7, #32]
 80045f4:	0011      	movs	r1, r2
 80045f6:	0018      	movs	r0, r3
 80045f8:	f000 f8e7 	bl	80047ca <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80045fc:	69fb      	ldr	r3, [r7, #28]
 80045fe:	1e5a      	subs	r2, r3, #1
 8004600:	6a3b      	ldr	r3, [r7, #32]
 8004602:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004604:	6a3b      	ldr	r3, [r7, #32]
 8004606:	691b      	ldr	r3, [r3, #16]
 8004608:	2b00      	cmp	r3, #0
 800460a:	d008      	beq.n	800461e <xQueueReceive+0x94>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800460c:	6a3b      	ldr	r3, [r7, #32]
 800460e:	3310      	adds	r3, #16
 8004610:	0018      	movs	r0, r3
 8004612:	f000 fd51 	bl	80050b8 <xTaskRemoveFromEventList>
 8004616:	1e03      	subs	r3, r0, #0
 8004618:	d001      	beq.n	800461e <xQueueReceive+0x94>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800461a:	f001 f841 	bl	80056a0 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800461e:	f001 f861 	bl	80056e4 <vPortExitCritical>
				return pdPASS;
 8004622:	2301      	movs	r3, #1
 8004624:	e062      	b.n	80046ec <xQueueReceive+0x162>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d103      	bne.n	8004634 <xQueueReceive+0xaa>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800462c:	f001 f85a 	bl	80056e4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004630:	2300      	movs	r3, #0
 8004632:	e05b      	b.n	80046ec <xQueueReceive+0x162>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004636:	2b00      	cmp	r3, #0
 8004638:	d106      	bne.n	8004648 <xQueueReceive+0xbe>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800463a:	2314      	movs	r3, #20
 800463c:	18fb      	adds	r3, r7, r3
 800463e:	0018      	movs	r0, r3
 8004640:	f000 fd96 	bl	8005170 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004644:	2301      	movs	r3, #1
 8004646:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004648:	f001 f84c 	bl	80056e4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800464c:	f000 fb70 	bl	8004d30 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004650:	f001 f836 	bl	80056c0 <vPortEnterCritical>
 8004654:	6a3b      	ldr	r3, [r7, #32]
 8004656:	2244      	movs	r2, #68	; 0x44
 8004658:	5c9b      	ldrb	r3, [r3, r2]
 800465a:	b25b      	sxtb	r3, r3
 800465c:	3301      	adds	r3, #1
 800465e:	d103      	bne.n	8004668 <xQueueReceive+0xde>
 8004660:	6a3b      	ldr	r3, [r7, #32]
 8004662:	2244      	movs	r2, #68	; 0x44
 8004664:	2100      	movs	r1, #0
 8004666:	5499      	strb	r1, [r3, r2]
 8004668:	6a3b      	ldr	r3, [r7, #32]
 800466a:	2245      	movs	r2, #69	; 0x45
 800466c:	5c9b      	ldrb	r3, [r3, r2]
 800466e:	b25b      	sxtb	r3, r3
 8004670:	3301      	adds	r3, #1
 8004672:	d103      	bne.n	800467c <xQueueReceive+0xf2>
 8004674:	6a3b      	ldr	r3, [r7, #32]
 8004676:	2245      	movs	r2, #69	; 0x45
 8004678:	2100      	movs	r1, #0
 800467a:	5499      	strb	r1, [r3, r2]
 800467c:	f001 f832 	bl	80056e4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004680:	1d3a      	adds	r2, r7, #4
 8004682:	2314      	movs	r3, #20
 8004684:	18fb      	adds	r3, r7, r3
 8004686:	0011      	movs	r1, r2
 8004688:	0018      	movs	r0, r3
 800468a:	f000 fd85 	bl	8005198 <xTaskCheckForTimeOut>
 800468e:	1e03      	subs	r3, r0, #0
 8004690:	d11e      	bne.n	80046d0 <xQueueReceive+0x146>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004692:	6a3b      	ldr	r3, [r7, #32]
 8004694:	0018      	movs	r0, r3
 8004696:	f000 f91c 	bl	80048d2 <prvIsQueueEmpty>
 800469a:	1e03      	subs	r3, r0, #0
 800469c:	d011      	beq.n	80046c2 <xQueueReceive+0x138>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800469e:	6a3b      	ldr	r3, [r7, #32]
 80046a0:	3324      	adds	r3, #36	; 0x24
 80046a2:	687a      	ldr	r2, [r7, #4]
 80046a4:	0011      	movs	r1, r2
 80046a6:	0018      	movs	r0, r3
 80046a8:	f000 fce8 	bl	800507c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80046ac:	6a3b      	ldr	r3, [r7, #32]
 80046ae:	0018      	movs	r0, r3
 80046b0:	f000 f8b1 	bl	8004816 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80046b4:	f000 fb48 	bl	8004d48 <xTaskResumeAll>
 80046b8:	1e03      	subs	r3, r0, #0
 80046ba:	d191      	bne.n	80045e0 <xQueueReceive+0x56>
				{
					portYIELD_WITHIN_API();
 80046bc:	f000 fff0 	bl	80056a0 <vPortYield>
 80046c0:	e78e      	b.n	80045e0 <xQueueReceive+0x56>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80046c2:	6a3b      	ldr	r3, [r7, #32]
 80046c4:	0018      	movs	r0, r3
 80046c6:	f000 f8a6 	bl	8004816 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80046ca:	f000 fb3d 	bl	8004d48 <xTaskResumeAll>
 80046ce:	e787      	b.n	80045e0 <xQueueReceive+0x56>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80046d0:	6a3b      	ldr	r3, [r7, #32]
 80046d2:	0018      	movs	r0, r3
 80046d4:	f000 f89f 	bl	8004816 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80046d8:	f000 fb36 	bl	8004d48 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80046dc:	6a3b      	ldr	r3, [r7, #32]
 80046de:	0018      	movs	r0, r3
 80046e0:	f000 f8f7 	bl	80048d2 <prvIsQueueEmpty>
 80046e4:	1e03      	subs	r3, r0, #0
 80046e6:	d100      	bne.n	80046ea <xQueueReceive+0x160>
 80046e8:	e77a      	b.n	80045e0 <xQueueReceive+0x56>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80046ea:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 80046ec:	0018      	movs	r0, r3
 80046ee:	46bd      	mov	sp, r7
 80046f0:	b00a      	add	sp, #40	; 0x28
 80046f2:	bd80      	pop	{r7, pc}

080046f4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	b086      	sub	sp, #24
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	60f8      	str	r0, [r7, #12]
 80046fc:	60b9      	str	r1, [r7, #8]
 80046fe:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004700:	2300      	movs	r3, #0
 8004702:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004708:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800470e:	2b00      	cmp	r3, #0
 8004710:	d10e      	bne.n	8004730 <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d14e      	bne.n	80047b8 <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	685b      	ldr	r3, [r3, #4]
 800471e:	0018      	movs	r0, r3
 8004720:	f000 fe84 	bl	800542c <xTaskPriorityDisinherit>
 8004724:	0003      	movs	r3, r0
 8004726:	617b      	str	r3, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	2200      	movs	r2, #0
 800472c:	605a      	str	r2, [r3, #4]
 800472e:	e043      	b.n	80047b8 <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2b00      	cmp	r3, #0
 8004734:	d119      	bne.n	800476a <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	6898      	ldr	r0, [r3, #8]
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800473e:	68bb      	ldr	r3, [r7, #8]
 8004740:	0019      	movs	r1, r3
 8004742:	f001 fbe9 	bl	8005f18 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	689a      	ldr	r2, [r3, #8]
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800474e:	18d2      	adds	r2, r2, r3
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	689a      	ldr	r2, [r3, #8]
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	685b      	ldr	r3, [r3, #4]
 800475c:	429a      	cmp	r2, r3
 800475e:	d32b      	bcc.n	80047b8 <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	681a      	ldr	r2, [r3, #0]
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	609a      	str	r2, [r3, #8]
 8004768:	e026      	b.n	80047b8 <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	68d8      	ldr	r0, [r3, #12]
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004772:	68bb      	ldr	r3, [r7, #8]
 8004774:	0019      	movs	r1, r3
 8004776:	f001 fbcf 	bl	8005f18 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	68da      	ldr	r2, [r3, #12]
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004782:	425b      	negs	r3, r3
 8004784:	18d2      	adds	r2, r2, r3
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	68da      	ldr	r2, [r3, #12]
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	429a      	cmp	r2, r3
 8004794:	d207      	bcs.n	80047a6 <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	685a      	ldr	r2, [r3, #4]
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800479e:	425b      	negs	r3, r3
 80047a0:	18d2      	adds	r2, r2, r3
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2b02      	cmp	r3, #2
 80047aa:	d105      	bne.n	80047b8 <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80047ac:	693b      	ldr	r3, [r7, #16]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d002      	beq.n	80047b8 <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80047b2:	693b      	ldr	r3, [r7, #16]
 80047b4:	3b01      	subs	r3, #1
 80047b6:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80047b8:	693b      	ldr	r3, [r7, #16]
 80047ba:	1c5a      	adds	r2, r3, #1
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80047c0:	697b      	ldr	r3, [r7, #20]
}
 80047c2:	0018      	movs	r0, r3
 80047c4:	46bd      	mov	sp, r7
 80047c6:	b006      	add	sp, #24
 80047c8:	bd80      	pop	{r7, pc}

080047ca <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80047ca:	b580      	push	{r7, lr}
 80047cc:	b082      	sub	sp, #8
 80047ce:	af00      	add	r7, sp, #0
 80047d0:	6078      	str	r0, [r7, #4]
 80047d2:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d018      	beq.n	800480e <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	68da      	ldr	r2, [r3, #12]
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047e4:	18d2      	adds	r2, r2, r3
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	68da      	ldr	r2, [r3, #12]
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	685b      	ldr	r3, [r3, #4]
 80047f2:	429a      	cmp	r2, r3
 80047f4:	d303      	bcc.n	80047fe <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681a      	ldr	r2, [r3, #0]
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	68d9      	ldr	r1, [r3, #12]
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	0018      	movs	r0, r3
 800480a:	f001 fb85 	bl	8005f18 <memcpy>
	}
}
 800480e:	46c0      	nop			; (mov r8, r8)
 8004810:	46bd      	mov	sp, r7
 8004812:	b002      	add	sp, #8
 8004814:	bd80      	pop	{r7, pc}

08004816 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004816:	b580      	push	{r7, lr}
 8004818:	b084      	sub	sp, #16
 800481a:	af00      	add	r7, sp, #0
 800481c:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800481e:	f000 ff4f 	bl	80056c0 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004822:	230f      	movs	r3, #15
 8004824:	18fb      	adds	r3, r7, r3
 8004826:	687a      	ldr	r2, [r7, #4]
 8004828:	2145      	movs	r1, #69	; 0x45
 800482a:	5c52      	ldrb	r2, [r2, r1]
 800482c:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800482e:	e013      	b.n	8004858 <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004834:	2b00      	cmp	r3, #0
 8004836:	d016      	beq.n	8004866 <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	3324      	adds	r3, #36	; 0x24
 800483c:	0018      	movs	r0, r3
 800483e:	f000 fc3b 	bl	80050b8 <xTaskRemoveFromEventList>
 8004842:	1e03      	subs	r3, r0, #0
 8004844:	d001      	beq.n	800484a <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004846:	f000 fcf7 	bl	8005238 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800484a:	210f      	movs	r1, #15
 800484c:	187b      	adds	r3, r7, r1
 800484e:	781b      	ldrb	r3, [r3, #0]
 8004850:	3b01      	subs	r3, #1
 8004852:	b2da      	uxtb	r2, r3
 8004854:	187b      	adds	r3, r7, r1
 8004856:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004858:	230f      	movs	r3, #15
 800485a:	18fb      	adds	r3, r7, r3
 800485c:	781b      	ldrb	r3, [r3, #0]
 800485e:	b25b      	sxtb	r3, r3
 8004860:	2b00      	cmp	r3, #0
 8004862:	dce5      	bgt.n	8004830 <prvUnlockQueue+0x1a>
 8004864:	e000      	b.n	8004868 <prvUnlockQueue+0x52>
					break;
 8004866:	46c0      	nop			; (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2245      	movs	r2, #69	; 0x45
 800486c:	21ff      	movs	r1, #255	; 0xff
 800486e:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8004870:	f000 ff38 	bl	80056e4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004874:	f000 ff24 	bl	80056c0 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004878:	230e      	movs	r3, #14
 800487a:	18fb      	adds	r3, r7, r3
 800487c:	687a      	ldr	r2, [r7, #4]
 800487e:	2144      	movs	r1, #68	; 0x44
 8004880:	5c52      	ldrb	r2, [r2, r1]
 8004882:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004884:	e013      	b.n	80048ae <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	691b      	ldr	r3, [r3, #16]
 800488a:	2b00      	cmp	r3, #0
 800488c:	d016      	beq.n	80048bc <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	3310      	adds	r3, #16
 8004892:	0018      	movs	r0, r3
 8004894:	f000 fc10 	bl	80050b8 <xTaskRemoveFromEventList>
 8004898:	1e03      	subs	r3, r0, #0
 800489a:	d001      	beq.n	80048a0 <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 800489c:	f000 fccc 	bl	8005238 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80048a0:	210e      	movs	r1, #14
 80048a2:	187b      	adds	r3, r7, r1
 80048a4:	781b      	ldrb	r3, [r3, #0]
 80048a6:	3b01      	subs	r3, #1
 80048a8:	b2da      	uxtb	r2, r3
 80048aa:	187b      	adds	r3, r7, r1
 80048ac:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80048ae:	230e      	movs	r3, #14
 80048b0:	18fb      	adds	r3, r7, r3
 80048b2:	781b      	ldrb	r3, [r3, #0]
 80048b4:	b25b      	sxtb	r3, r3
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	dce5      	bgt.n	8004886 <prvUnlockQueue+0x70>
 80048ba:	e000      	b.n	80048be <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 80048bc:	46c0      	nop			; (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2244      	movs	r2, #68	; 0x44
 80048c2:	21ff      	movs	r1, #255	; 0xff
 80048c4:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 80048c6:	f000 ff0d 	bl	80056e4 <vPortExitCritical>
}
 80048ca:	46c0      	nop			; (mov r8, r8)
 80048cc:	46bd      	mov	sp, r7
 80048ce:	b004      	add	sp, #16
 80048d0:	bd80      	pop	{r7, pc}

080048d2 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80048d2:	b580      	push	{r7, lr}
 80048d4:	b084      	sub	sp, #16
 80048d6:	af00      	add	r7, sp, #0
 80048d8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80048da:	f000 fef1 	bl	80056c0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d102      	bne.n	80048ec <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80048e6:	2301      	movs	r3, #1
 80048e8:	60fb      	str	r3, [r7, #12]
 80048ea:	e001      	b.n	80048f0 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80048ec:	2300      	movs	r3, #0
 80048ee:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80048f0:	f000 fef8 	bl	80056e4 <vPortExitCritical>

	return xReturn;
 80048f4:	68fb      	ldr	r3, [r7, #12]
}
 80048f6:	0018      	movs	r0, r3
 80048f8:	46bd      	mov	sp, r7
 80048fa:	b004      	add	sp, #16
 80048fc:	bd80      	pop	{r7, pc}

080048fe <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80048fe:	b580      	push	{r7, lr}
 8004900:	b084      	sub	sp, #16
 8004902:	af00      	add	r7, sp, #0
 8004904:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004906:	f000 fedb 	bl	80056c0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004912:	429a      	cmp	r2, r3
 8004914:	d102      	bne.n	800491c <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004916:	2301      	movs	r3, #1
 8004918:	60fb      	str	r3, [r7, #12]
 800491a:	e001      	b.n	8004920 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800491c:	2300      	movs	r3, #0
 800491e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004920:	f000 fee0 	bl	80056e4 <vPortExitCritical>

	return xReturn;
 8004924:	68fb      	ldr	r3, [r7, #12]
}
 8004926:	0018      	movs	r0, r3
 8004928:	46bd      	mov	sp, r7
 800492a:	b004      	add	sp, #16
 800492c:	bd80      	pop	{r7, pc}

0800492e <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800492e:	b590      	push	{r4, r7, lr}
 8004930:	b08d      	sub	sp, #52	; 0x34
 8004932:	af04      	add	r7, sp, #16
 8004934:	60f8      	str	r0, [r7, #12]
 8004936:	60b9      	str	r1, [r7, #8]
 8004938:	607a      	str	r2, [r7, #4]
 800493a:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800493c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800493e:	2b00      	cmp	r3, #0
 8004940:	d101      	bne.n	8004946 <xTaskCreateStatic+0x18>
 8004942:	b672      	cpsid	i
 8004944:	e7fe      	b.n	8004944 <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 8004946:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004948:	2b00      	cmp	r3, #0
 800494a:	d101      	bne.n	8004950 <xTaskCreateStatic+0x22>
 800494c:	b672      	cpsid	i
 800494e:	e7fe      	b.n	800494e <xTaskCreateStatic+0x20>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004950:	23a0      	movs	r3, #160	; 0xa0
 8004952:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004954:	697b      	ldr	r3, [r7, #20]
 8004956:	2ba0      	cmp	r3, #160	; 0xa0
 8004958:	d001      	beq.n	800495e <xTaskCreateStatic+0x30>
 800495a:	b672      	cpsid	i
 800495c:	e7fe      	b.n	800495c <xTaskCreateStatic+0x2e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800495e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004960:	2b00      	cmp	r3, #0
 8004962:	d020      	beq.n	80049a6 <xTaskCreateStatic+0x78>
 8004964:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004966:	2b00      	cmp	r3, #0
 8004968:	d01d      	beq.n	80049a6 <xTaskCreateStatic+0x78>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800496a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800496c:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800496e:	69fb      	ldr	r3, [r7, #28]
 8004970:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004972:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004974:	69fb      	ldr	r3, [r7, #28]
 8004976:	229d      	movs	r2, #157	; 0x9d
 8004978:	2102      	movs	r1, #2
 800497a:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800497c:	683c      	ldr	r4, [r7, #0]
 800497e:	687a      	ldr	r2, [r7, #4]
 8004980:	68b9      	ldr	r1, [r7, #8]
 8004982:	68f8      	ldr	r0, [r7, #12]
 8004984:	2300      	movs	r3, #0
 8004986:	9303      	str	r3, [sp, #12]
 8004988:	69fb      	ldr	r3, [r7, #28]
 800498a:	9302      	str	r3, [sp, #8]
 800498c:	2318      	movs	r3, #24
 800498e:	18fb      	adds	r3, r7, r3
 8004990:	9301      	str	r3, [sp, #4]
 8004992:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004994:	9300      	str	r3, [sp, #0]
 8004996:	0023      	movs	r3, r4
 8004998:	f000 f858 	bl	8004a4c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800499c:	69fb      	ldr	r3, [r7, #28]
 800499e:	0018      	movs	r0, r3
 80049a0:	f000 f8e4 	bl	8004b6c <prvAddNewTaskToReadyList>
 80049a4:	e001      	b.n	80049aa <xTaskCreateStatic+0x7c>
		}
		else
		{
			xReturn = NULL;
 80049a6:	2300      	movs	r3, #0
 80049a8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80049aa:	69bb      	ldr	r3, [r7, #24]
	}
 80049ac:	0018      	movs	r0, r3
 80049ae:	46bd      	mov	sp, r7
 80049b0:	b009      	add	sp, #36	; 0x24
 80049b2:	bd90      	pop	{r4, r7, pc}

080049b4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80049b4:	b590      	push	{r4, r7, lr}
 80049b6:	b08d      	sub	sp, #52	; 0x34
 80049b8:	af04      	add	r7, sp, #16
 80049ba:	60f8      	str	r0, [r7, #12]
 80049bc:	60b9      	str	r1, [r7, #8]
 80049be:	603b      	str	r3, [r7, #0]
 80049c0:	1dbb      	adds	r3, r7, #6
 80049c2:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80049c4:	1dbb      	adds	r3, r7, #6
 80049c6:	881b      	ldrh	r3, [r3, #0]
 80049c8:	009b      	lsls	r3, r3, #2
 80049ca:	0018      	movs	r0, r3
 80049cc:	f000 ff10 	bl	80057f0 <pvPortMalloc>
 80049d0:	0003      	movs	r3, r0
 80049d2:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 80049d4:	697b      	ldr	r3, [r7, #20]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d010      	beq.n	80049fc <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80049da:	20a0      	movs	r0, #160	; 0xa0
 80049dc:	f000 ff08 	bl	80057f0 <pvPortMalloc>
 80049e0:	0003      	movs	r3, r0
 80049e2:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 80049e4:	69fb      	ldr	r3, [r7, #28]
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d003      	beq.n	80049f2 <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80049ea:	69fb      	ldr	r3, [r7, #28]
 80049ec:	697a      	ldr	r2, [r7, #20]
 80049ee:	631a      	str	r2, [r3, #48]	; 0x30
 80049f0:	e006      	b.n	8004a00 <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80049f2:	697b      	ldr	r3, [r7, #20]
 80049f4:	0018      	movs	r0, r3
 80049f6:	f000 ffa1 	bl	800593c <vPortFree>
 80049fa:	e001      	b.n	8004a00 <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80049fc:	2300      	movs	r3, #0
 80049fe:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004a00:	69fb      	ldr	r3, [r7, #28]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d01a      	beq.n	8004a3c <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004a06:	69fb      	ldr	r3, [r7, #28]
 8004a08:	229d      	movs	r2, #157	; 0x9d
 8004a0a:	2100      	movs	r1, #0
 8004a0c:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004a0e:	1dbb      	adds	r3, r7, #6
 8004a10:	881a      	ldrh	r2, [r3, #0]
 8004a12:	683c      	ldr	r4, [r7, #0]
 8004a14:	68b9      	ldr	r1, [r7, #8]
 8004a16:	68f8      	ldr	r0, [r7, #12]
 8004a18:	2300      	movs	r3, #0
 8004a1a:	9303      	str	r3, [sp, #12]
 8004a1c:	69fb      	ldr	r3, [r7, #28]
 8004a1e:	9302      	str	r3, [sp, #8]
 8004a20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a22:	9301      	str	r3, [sp, #4]
 8004a24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a26:	9300      	str	r3, [sp, #0]
 8004a28:	0023      	movs	r3, r4
 8004a2a:	f000 f80f 	bl	8004a4c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004a2e:	69fb      	ldr	r3, [r7, #28]
 8004a30:	0018      	movs	r0, r3
 8004a32:	f000 f89b 	bl	8004b6c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004a36:	2301      	movs	r3, #1
 8004a38:	61bb      	str	r3, [r7, #24]
 8004a3a:	e002      	b.n	8004a42 <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	425b      	negs	r3, r3
 8004a40:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004a42:	69bb      	ldr	r3, [r7, #24]
	}
 8004a44:	0018      	movs	r0, r3
 8004a46:	46bd      	mov	sp, r7
 8004a48:	b009      	add	sp, #36	; 0x24
 8004a4a:	bd90      	pop	{r4, r7, pc}

08004a4c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	b086      	sub	sp, #24
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	60f8      	str	r0, [r7, #12]
 8004a54:	60b9      	str	r1, [r7, #8]
 8004a56:	607a      	str	r2, [r7, #4]
 8004a58:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8004a5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a5c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	493e      	ldr	r1, [pc, #248]	; (8004b5c <prvInitialiseNewTask+0x110>)
 8004a62:	468c      	mov	ip, r1
 8004a64:	4463      	add	r3, ip
 8004a66:	009b      	lsls	r3, r3, #2
 8004a68:	18d3      	adds	r3, r2, r3
 8004a6a:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8004a6c:	693b      	ldr	r3, [r7, #16]
 8004a6e:	2207      	movs	r2, #7
 8004a70:	4393      	bics	r3, r2
 8004a72:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004a74:	693b      	ldr	r3, [r7, #16]
 8004a76:	2207      	movs	r2, #7
 8004a78:	4013      	ands	r3, r2
 8004a7a:	d001      	beq.n	8004a80 <prvInitialiseNewTask+0x34>
 8004a7c:	b672      	cpsid	i
 8004a7e:	e7fe      	b.n	8004a7e <prvInitialiseNewTask+0x32>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004a80:	2300      	movs	r3, #0
 8004a82:	617b      	str	r3, [r7, #20]
 8004a84:	e013      	b.n	8004aae <prvInitialiseNewTask+0x62>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004a86:	68ba      	ldr	r2, [r7, #8]
 8004a88:	697b      	ldr	r3, [r7, #20]
 8004a8a:	18d3      	adds	r3, r2, r3
 8004a8c:	7818      	ldrb	r0, [r3, #0]
 8004a8e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004a90:	2134      	movs	r1, #52	; 0x34
 8004a92:	697b      	ldr	r3, [r7, #20]
 8004a94:	18d3      	adds	r3, r2, r3
 8004a96:	185b      	adds	r3, r3, r1
 8004a98:	1c02      	adds	r2, r0, #0
 8004a9a:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8004a9c:	68ba      	ldr	r2, [r7, #8]
 8004a9e:	697b      	ldr	r3, [r7, #20]
 8004aa0:	18d3      	adds	r3, r2, r3
 8004aa2:	781b      	ldrb	r3, [r3, #0]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d006      	beq.n	8004ab6 <prvInitialiseNewTask+0x6a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004aa8:	697b      	ldr	r3, [r7, #20]
 8004aaa:	3301      	adds	r3, #1
 8004aac:	617b      	str	r3, [r7, #20]
 8004aae:	697b      	ldr	r3, [r7, #20]
 8004ab0:	2b0f      	cmp	r3, #15
 8004ab2:	d9e8      	bls.n	8004a86 <prvInitialiseNewTask+0x3a>
 8004ab4:	e000      	b.n	8004ab8 <prvInitialiseNewTask+0x6c>
		{
			break;
 8004ab6:	46c0      	nop			; (mov r8, r8)
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004ab8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004aba:	2243      	movs	r2, #67	; 0x43
 8004abc:	2100      	movs	r1, #0
 8004abe:	5499      	strb	r1, [r3, r2]

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004ac0:	6a3b      	ldr	r3, [r7, #32]
 8004ac2:	2b06      	cmp	r3, #6
 8004ac4:	d901      	bls.n	8004aca <prvInitialiseNewTask+0x7e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004ac6:	2306      	movs	r3, #6
 8004ac8:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004aca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004acc:	6a3a      	ldr	r2, [r7, #32]
 8004ace:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004ad0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ad2:	6a3a      	ldr	r2, [r7, #32]
 8004ad4:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8004ad6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ad8:	2200      	movs	r2, #0
 8004ada:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004adc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ade:	3304      	adds	r3, #4
 8004ae0:	0018      	movs	r0, r3
 8004ae2:	f7ff fb0c 	bl	80040fe <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004ae6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ae8:	3318      	adds	r3, #24
 8004aea:	0018      	movs	r0, r3
 8004aec:	f7ff fb07 	bl	80040fe <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004af0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004af2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004af4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004af6:	6a3b      	ldr	r3, [r7, #32]
 8004af8:	2207      	movs	r2, #7
 8004afa:	1ad2      	subs	r2, r2, r3
 8004afc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004afe:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004b00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b02:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004b04:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004b06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b08:	2298      	movs	r2, #152	; 0x98
 8004b0a:	2100      	movs	r1, #0
 8004b0c:	5099      	str	r1, [r3, r2]
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004b0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b10:	229c      	movs	r2, #156	; 0x9c
 8004b12:	2100      	movs	r1, #0
 8004b14:	5499      	strb	r1, [r3, r2]
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004b16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b18:	334c      	adds	r3, #76	; 0x4c
 8004b1a:	224c      	movs	r2, #76	; 0x4c
 8004b1c:	2100      	movs	r1, #0
 8004b1e:	0018      	movs	r0, r3
 8004b20:	f001 f91a 	bl	8005d58 <memset>
 8004b24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b26:	4a0e      	ldr	r2, [pc, #56]	; (8004b60 <prvInitialiseNewTask+0x114>)
 8004b28:	651a      	str	r2, [r3, #80]	; 0x50
 8004b2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b2c:	4a0d      	ldr	r2, [pc, #52]	; (8004b64 <prvInitialiseNewTask+0x118>)
 8004b2e:	655a      	str	r2, [r3, #84]	; 0x54
 8004b30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b32:	4a0d      	ldr	r2, [pc, #52]	; (8004b68 <prvInitialiseNewTask+0x11c>)
 8004b34:	659a      	str	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004b36:	683a      	ldr	r2, [r7, #0]
 8004b38:	68f9      	ldr	r1, [r7, #12]
 8004b3a:	693b      	ldr	r3, [r7, #16]
 8004b3c:	0018      	movs	r0, r3
 8004b3e:	f000 fd25 	bl	800558c <pxPortInitialiseStack>
 8004b42:	0002      	movs	r2, r0
 8004b44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b46:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8004b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d002      	beq.n	8004b54 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004b4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b50:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004b52:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004b54:	46c0      	nop			; (mov r8, r8)
 8004b56:	46bd      	mov	sp, r7
 8004b58:	b006      	add	sp, #24
 8004b5a:	bd80      	pop	{r7, pc}
 8004b5c:	3fffffff 	.word	0x3fffffff
 8004b60:	200011ec 	.word	0x200011ec
 8004b64:	20001254 	.word	0x20001254
 8004b68:	200012bc 	.word	0x200012bc

08004b6c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	b082      	sub	sp, #8
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004b74:	f000 fda4 	bl	80056c0 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004b78:	4b28      	ldr	r3, [pc, #160]	; (8004c1c <prvAddNewTaskToReadyList+0xb0>)
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	1c5a      	adds	r2, r3, #1
 8004b7e:	4b27      	ldr	r3, [pc, #156]	; (8004c1c <prvAddNewTaskToReadyList+0xb0>)
 8004b80:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8004b82:	4b27      	ldr	r3, [pc, #156]	; (8004c20 <prvAddNewTaskToReadyList+0xb4>)
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d109      	bne.n	8004b9e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004b8a:	4b25      	ldr	r3, [pc, #148]	; (8004c20 <prvAddNewTaskToReadyList+0xb4>)
 8004b8c:	687a      	ldr	r2, [r7, #4]
 8004b8e:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004b90:	4b22      	ldr	r3, [pc, #136]	; (8004c1c <prvAddNewTaskToReadyList+0xb0>)
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	2b01      	cmp	r3, #1
 8004b96:	d110      	bne.n	8004bba <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004b98:	f000 fb68 	bl	800526c <prvInitialiseTaskLists>
 8004b9c:	e00d      	b.n	8004bba <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004b9e:	4b21      	ldr	r3, [pc, #132]	; (8004c24 <prvAddNewTaskToReadyList+0xb8>)
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d109      	bne.n	8004bba <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004ba6:	4b1e      	ldr	r3, [pc, #120]	; (8004c20 <prvAddNewTaskToReadyList+0xb4>)
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bb0:	429a      	cmp	r2, r3
 8004bb2:	d802      	bhi.n	8004bba <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004bb4:	4b1a      	ldr	r3, [pc, #104]	; (8004c20 <prvAddNewTaskToReadyList+0xb4>)
 8004bb6:	687a      	ldr	r2, [r7, #4]
 8004bb8:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004bba:	4b1b      	ldr	r3, [pc, #108]	; (8004c28 <prvAddNewTaskToReadyList+0xbc>)
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	1c5a      	adds	r2, r3, #1
 8004bc0:	4b19      	ldr	r3, [pc, #100]	; (8004c28 <prvAddNewTaskToReadyList+0xbc>)
 8004bc2:	601a      	str	r2, [r3, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004bc8:	4b18      	ldr	r3, [pc, #96]	; (8004c2c <prvAddNewTaskToReadyList+0xc0>)
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	429a      	cmp	r2, r3
 8004bce:	d903      	bls.n	8004bd8 <prvAddNewTaskToReadyList+0x6c>
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004bd4:	4b15      	ldr	r3, [pc, #84]	; (8004c2c <prvAddNewTaskToReadyList+0xc0>)
 8004bd6:	601a      	str	r2, [r3, #0]
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004bdc:	0013      	movs	r3, r2
 8004bde:	009b      	lsls	r3, r3, #2
 8004be0:	189b      	adds	r3, r3, r2
 8004be2:	009b      	lsls	r3, r3, #2
 8004be4:	4a12      	ldr	r2, [pc, #72]	; (8004c30 <prvAddNewTaskToReadyList+0xc4>)
 8004be6:	189a      	adds	r2, r3, r2
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	3304      	adds	r3, #4
 8004bec:	0019      	movs	r1, r3
 8004bee:	0010      	movs	r0, r2
 8004bf0:	f7ff fa90 	bl	8004114 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004bf4:	f000 fd76 	bl	80056e4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004bf8:	4b0a      	ldr	r3, [pc, #40]	; (8004c24 <prvAddNewTaskToReadyList+0xb8>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d008      	beq.n	8004c12 <prvAddNewTaskToReadyList+0xa6>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004c00:	4b07      	ldr	r3, [pc, #28]	; (8004c20 <prvAddNewTaskToReadyList+0xb4>)
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c0a:	429a      	cmp	r2, r3
 8004c0c:	d201      	bcs.n	8004c12 <prvAddNewTaskToReadyList+0xa6>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004c0e:	f000 fd47 	bl	80056a0 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004c12:	46c0      	nop			; (mov r8, r8)
 8004c14:	46bd      	mov	sp, r7
 8004c16:	b002      	add	sp, #8
 8004c18:	bd80      	pop	{r7, pc}
 8004c1a:	46c0      	nop			; (mov r8, r8)
 8004c1c:	200005a8 	.word	0x200005a8
 8004c20:	200004a8 	.word	0x200004a8
 8004c24:	200005b4 	.word	0x200005b4
 8004c28:	200005c4 	.word	0x200005c4
 8004c2c:	200005b0 	.word	0x200005b0
 8004c30:	200004ac 	.word	0x200004ac

08004c34 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b084      	sub	sp, #16
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d010      	beq.n	8004c68 <vTaskDelay+0x34>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004c46:	4b0d      	ldr	r3, [pc, #52]	; (8004c7c <vTaskDelay+0x48>)
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d001      	beq.n	8004c52 <vTaskDelay+0x1e>
 8004c4e:	b672      	cpsid	i
 8004c50:	e7fe      	b.n	8004c50 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 8004c52:	f000 f86d 	bl	8004d30 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	2100      	movs	r1, #0
 8004c5a:	0018      	movs	r0, r3
 8004c5c:	f000 fc42 	bl	80054e4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004c60:	f000 f872 	bl	8004d48 <xTaskResumeAll>
 8004c64:	0003      	movs	r3, r0
 8004c66:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d101      	bne.n	8004c72 <vTaskDelay+0x3e>
		{
			portYIELD_WITHIN_API();
 8004c6e:	f000 fd17 	bl	80056a0 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004c72:	46c0      	nop			; (mov r8, r8)
 8004c74:	46bd      	mov	sp, r7
 8004c76:	b004      	add	sp, #16
 8004c78:	bd80      	pop	{r7, pc}
 8004c7a:	46c0      	nop			; (mov r8, r8)
 8004c7c:	200005d0 	.word	0x200005d0

08004c80 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004c80:	b590      	push	{r4, r7, lr}
 8004c82:	b089      	sub	sp, #36	; 0x24
 8004c84:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004c86:	2300      	movs	r3, #0
 8004c88:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004c8e:	003a      	movs	r2, r7
 8004c90:	1d39      	adds	r1, r7, #4
 8004c92:	2308      	movs	r3, #8
 8004c94:	18fb      	adds	r3, r7, r3
 8004c96:	0018      	movs	r0, r3
 8004c98:	f7fb facc 	bl	8000234 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004c9c:	683c      	ldr	r4, [r7, #0]
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	68ba      	ldr	r2, [r7, #8]
 8004ca2:	491b      	ldr	r1, [pc, #108]	; (8004d10 <vTaskStartScheduler+0x90>)
 8004ca4:	481b      	ldr	r0, [pc, #108]	; (8004d14 <vTaskStartScheduler+0x94>)
 8004ca6:	9202      	str	r2, [sp, #8]
 8004ca8:	9301      	str	r3, [sp, #4]
 8004caa:	2300      	movs	r3, #0
 8004cac:	9300      	str	r3, [sp, #0]
 8004cae:	2300      	movs	r3, #0
 8004cb0:	0022      	movs	r2, r4
 8004cb2:	f7ff fe3c 	bl	800492e <xTaskCreateStatic>
 8004cb6:	0002      	movs	r2, r0
 8004cb8:	4b17      	ldr	r3, [pc, #92]	; (8004d18 <vTaskStartScheduler+0x98>)
 8004cba:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004cbc:	4b16      	ldr	r3, [pc, #88]	; (8004d18 <vTaskStartScheduler+0x98>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d002      	beq.n	8004cca <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004cc4:	2301      	movs	r3, #1
 8004cc6:	60fb      	str	r3, [r7, #12]
 8004cc8:	e001      	b.n	8004cce <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004cca:	2300      	movs	r3, #0
 8004ccc:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	2b01      	cmp	r3, #1
 8004cd2:	d113      	bne.n	8004cfc <vTaskStartScheduler+0x7c>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 8004cd4:	b672      	cpsid	i

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004cd6:	4b11      	ldr	r3, [pc, #68]	; (8004d1c <vTaskStartScheduler+0x9c>)
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	334c      	adds	r3, #76	; 0x4c
 8004cdc:	001a      	movs	r2, r3
 8004cde:	4b10      	ldr	r3, [pc, #64]	; (8004d20 <vTaskStartScheduler+0xa0>)
 8004ce0:	601a      	str	r2, [r3, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004ce2:	4b10      	ldr	r3, [pc, #64]	; (8004d24 <vTaskStartScheduler+0xa4>)
 8004ce4:	2201      	movs	r2, #1
 8004ce6:	4252      	negs	r2, r2
 8004ce8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004cea:	4b0f      	ldr	r3, [pc, #60]	; (8004d28 <vTaskStartScheduler+0xa8>)
 8004cec:	2201      	movs	r2, #1
 8004cee:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8004cf0:	4b0e      	ldr	r3, [pc, #56]	; (8004d2c <vTaskStartScheduler+0xac>)
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004cf6:	f000 fcaf 	bl	8005658 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004cfa:	e004      	b.n	8004d06 <vTaskStartScheduler+0x86>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	3301      	adds	r3, #1
 8004d00:	d101      	bne.n	8004d06 <vTaskStartScheduler+0x86>
 8004d02:	b672      	cpsid	i
 8004d04:	e7fe      	b.n	8004d04 <vTaskStartScheduler+0x84>
}
 8004d06:	46c0      	nop			; (mov r8, r8)
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	b005      	add	sp, #20
 8004d0c:	bd90      	pop	{r4, r7, pc}
 8004d0e:	46c0      	nop			; (mov r8, r8)
 8004d10:	08006ba8 	.word	0x08006ba8
 8004d14:	0800524d 	.word	0x0800524d
 8004d18:	200005cc 	.word	0x200005cc
 8004d1c:	200004a8 	.word	0x200004a8
 8004d20:	20000078 	.word	0x20000078
 8004d24:	200005c8 	.word	0x200005c8
 8004d28:	200005b4 	.word	0x200005b4
 8004d2c:	200005ac 	.word	0x200005ac

08004d30 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8004d34:	4b03      	ldr	r3, [pc, #12]	; (8004d44 <vTaskSuspendAll+0x14>)
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	1c5a      	adds	r2, r3, #1
 8004d3a:	4b02      	ldr	r3, [pc, #8]	; (8004d44 <vTaskSuspendAll+0x14>)
 8004d3c:	601a      	str	r2, [r3, #0]
}
 8004d3e:	46c0      	nop			; (mov r8, r8)
 8004d40:	46bd      	mov	sp, r7
 8004d42:	bd80      	pop	{r7, pc}
 8004d44:	200005d0 	.word	0x200005d0

08004d48 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b084      	sub	sp, #16
 8004d4c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004d4e:	2300      	movs	r3, #0
 8004d50:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004d52:	2300      	movs	r3, #0
 8004d54:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004d56:	4b3a      	ldr	r3, [pc, #232]	; (8004e40 <xTaskResumeAll+0xf8>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d101      	bne.n	8004d62 <xTaskResumeAll+0x1a>
 8004d5e:	b672      	cpsid	i
 8004d60:	e7fe      	b.n	8004d60 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004d62:	f000 fcad 	bl	80056c0 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004d66:	4b36      	ldr	r3, [pc, #216]	; (8004e40 <xTaskResumeAll+0xf8>)
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	1e5a      	subs	r2, r3, #1
 8004d6c:	4b34      	ldr	r3, [pc, #208]	; (8004e40 <xTaskResumeAll+0xf8>)
 8004d6e:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004d70:	4b33      	ldr	r3, [pc, #204]	; (8004e40 <xTaskResumeAll+0xf8>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d15b      	bne.n	8004e30 <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004d78:	4b32      	ldr	r3, [pc, #200]	; (8004e44 <xTaskResumeAll+0xfc>)
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d057      	beq.n	8004e30 <xTaskResumeAll+0xe8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004d80:	e02f      	b.n	8004de2 <xTaskResumeAll+0x9a>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8004d82:	4b31      	ldr	r3, [pc, #196]	; (8004e48 <xTaskResumeAll+0x100>)
 8004d84:	68db      	ldr	r3, [r3, #12]
 8004d86:	68db      	ldr	r3, [r3, #12]
 8004d88:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	3318      	adds	r3, #24
 8004d8e:	0018      	movs	r0, r3
 8004d90:	f7ff fa18 	bl	80041c4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	3304      	adds	r3, #4
 8004d98:	0018      	movs	r0, r3
 8004d9a:	f7ff fa13 	bl	80041c4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004da2:	4b2a      	ldr	r3, [pc, #168]	; (8004e4c <xTaskResumeAll+0x104>)
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	429a      	cmp	r2, r3
 8004da8:	d903      	bls.n	8004db2 <xTaskResumeAll+0x6a>
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004dae:	4b27      	ldr	r3, [pc, #156]	; (8004e4c <xTaskResumeAll+0x104>)
 8004db0:	601a      	str	r2, [r3, #0]
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004db6:	0013      	movs	r3, r2
 8004db8:	009b      	lsls	r3, r3, #2
 8004dba:	189b      	adds	r3, r3, r2
 8004dbc:	009b      	lsls	r3, r3, #2
 8004dbe:	4a24      	ldr	r2, [pc, #144]	; (8004e50 <xTaskResumeAll+0x108>)
 8004dc0:	189a      	adds	r2, r3, r2
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	3304      	adds	r3, #4
 8004dc6:	0019      	movs	r1, r3
 8004dc8:	0010      	movs	r0, r2
 8004dca:	f7ff f9a3 	bl	8004114 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004dd2:	4b20      	ldr	r3, [pc, #128]	; (8004e54 <xTaskResumeAll+0x10c>)
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dd8:	429a      	cmp	r2, r3
 8004dda:	d302      	bcc.n	8004de2 <xTaskResumeAll+0x9a>
					{
						xYieldPending = pdTRUE;
 8004ddc:	4b1e      	ldr	r3, [pc, #120]	; (8004e58 <xTaskResumeAll+0x110>)
 8004dde:	2201      	movs	r2, #1
 8004de0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004de2:	4b19      	ldr	r3, [pc, #100]	; (8004e48 <xTaskResumeAll+0x100>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d1cb      	bne.n	8004d82 <xTaskResumeAll+0x3a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d001      	beq.n	8004df4 <xTaskResumeAll+0xac>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004df0:	f000 fadc 	bl	80053ac <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8004df4:	4b19      	ldr	r3, [pc, #100]	; (8004e5c <xTaskResumeAll+0x114>)
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d00f      	beq.n	8004e20 <xTaskResumeAll+0xd8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004e00:	f000 f82e 	bl	8004e60 <xTaskIncrementTick>
 8004e04:	1e03      	subs	r3, r0, #0
 8004e06:	d002      	beq.n	8004e0e <xTaskResumeAll+0xc6>
							{
								xYieldPending = pdTRUE;
 8004e08:	4b13      	ldr	r3, [pc, #76]	; (8004e58 <xTaskResumeAll+0x110>)
 8004e0a:	2201      	movs	r2, #1
 8004e0c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	3b01      	subs	r3, #1
 8004e12:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d1f2      	bne.n	8004e00 <xTaskResumeAll+0xb8>

						uxPendedTicks = 0;
 8004e1a:	4b10      	ldr	r3, [pc, #64]	; (8004e5c <xTaskResumeAll+0x114>)
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004e20:	4b0d      	ldr	r3, [pc, #52]	; (8004e58 <xTaskResumeAll+0x110>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d003      	beq.n	8004e30 <xTaskResumeAll+0xe8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004e28:	2301      	movs	r3, #1
 8004e2a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004e2c:	f000 fc38 	bl	80056a0 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004e30:	f000 fc58 	bl	80056e4 <vPortExitCritical>

	return xAlreadyYielded;
 8004e34:	68bb      	ldr	r3, [r7, #8]
}
 8004e36:	0018      	movs	r0, r3
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	b004      	add	sp, #16
 8004e3c:	bd80      	pop	{r7, pc}
 8004e3e:	46c0      	nop			; (mov r8, r8)
 8004e40:	200005d0 	.word	0x200005d0
 8004e44:	200005a8 	.word	0x200005a8
 8004e48:	20000568 	.word	0x20000568
 8004e4c:	200005b0 	.word	0x200005b0
 8004e50:	200004ac 	.word	0x200004ac
 8004e54:	200004a8 	.word	0x200004a8
 8004e58:	200005bc 	.word	0x200005bc
 8004e5c:	200005b8 	.word	0x200005b8

08004e60 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b086      	sub	sp, #24
 8004e64:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004e66:	2300      	movs	r3, #0
 8004e68:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004e6a:	4b4c      	ldr	r3, [pc, #304]	; (8004f9c <xTaskIncrementTick+0x13c>)
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d000      	beq.n	8004e74 <xTaskIncrementTick+0x14>
 8004e72:	e083      	b.n	8004f7c <xTaskIncrementTick+0x11c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004e74:	4b4a      	ldr	r3, [pc, #296]	; (8004fa0 <xTaskIncrementTick+0x140>)
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	3301      	adds	r3, #1
 8004e7a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004e7c:	4b48      	ldr	r3, [pc, #288]	; (8004fa0 <xTaskIncrementTick+0x140>)
 8004e7e:	693a      	ldr	r2, [r7, #16]
 8004e80:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004e82:	693b      	ldr	r3, [r7, #16]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d117      	bne.n	8004eb8 <xTaskIncrementTick+0x58>
		{
			taskSWITCH_DELAYED_LISTS();
 8004e88:	4b46      	ldr	r3, [pc, #280]	; (8004fa4 <xTaskIncrementTick+0x144>)
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d001      	beq.n	8004e96 <xTaskIncrementTick+0x36>
 8004e92:	b672      	cpsid	i
 8004e94:	e7fe      	b.n	8004e94 <xTaskIncrementTick+0x34>
 8004e96:	4b43      	ldr	r3, [pc, #268]	; (8004fa4 <xTaskIncrementTick+0x144>)
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	60fb      	str	r3, [r7, #12]
 8004e9c:	4b42      	ldr	r3, [pc, #264]	; (8004fa8 <xTaskIncrementTick+0x148>)
 8004e9e:	681a      	ldr	r2, [r3, #0]
 8004ea0:	4b40      	ldr	r3, [pc, #256]	; (8004fa4 <xTaskIncrementTick+0x144>)
 8004ea2:	601a      	str	r2, [r3, #0]
 8004ea4:	4b40      	ldr	r3, [pc, #256]	; (8004fa8 <xTaskIncrementTick+0x148>)
 8004ea6:	68fa      	ldr	r2, [r7, #12]
 8004ea8:	601a      	str	r2, [r3, #0]
 8004eaa:	4b40      	ldr	r3, [pc, #256]	; (8004fac <xTaskIncrementTick+0x14c>)
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	1c5a      	adds	r2, r3, #1
 8004eb0:	4b3e      	ldr	r3, [pc, #248]	; (8004fac <xTaskIncrementTick+0x14c>)
 8004eb2:	601a      	str	r2, [r3, #0]
 8004eb4:	f000 fa7a 	bl	80053ac <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004eb8:	4b3d      	ldr	r3, [pc, #244]	; (8004fb0 <xTaskIncrementTick+0x150>)
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	693a      	ldr	r2, [r7, #16]
 8004ebe:	429a      	cmp	r2, r3
 8004ec0:	d34e      	bcc.n	8004f60 <xTaskIncrementTick+0x100>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004ec2:	4b38      	ldr	r3, [pc, #224]	; (8004fa4 <xTaskIncrementTick+0x144>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d101      	bne.n	8004ed0 <xTaskIncrementTick+0x70>
 8004ecc:	2301      	movs	r3, #1
 8004ece:	e000      	b.n	8004ed2 <xTaskIncrementTick+0x72>
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d004      	beq.n	8004ee0 <xTaskIncrementTick+0x80>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004ed6:	4b36      	ldr	r3, [pc, #216]	; (8004fb0 <xTaskIncrementTick+0x150>)
 8004ed8:	2201      	movs	r2, #1
 8004eda:	4252      	negs	r2, r2
 8004edc:	601a      	str	r2, [r3, #0]
					break;
 8004ede:	e03f      	b.n	8004f60 <xTaskIncrementTick+0x100>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004ee0:	4b30      	ldr	r3, [pc, #192]	; (8004fa4 <xTaskIncrementTick+0x144>)
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	68db      	ldr	r3, [r3, #12]
 8004ee6:	68db      	ldr	r3, [r3, #12]
 8004ee8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004eea:	68bb      	ldr	r3, [r7, #8]
 8004eec:	685b      	ldr	r3, [r3, #4]
 8004eee:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004ef0:	693a      	ldr	r2, [r7, #16]
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	429a      	cmp	r2, r3
 8004ef6:	d203      	bcs.n	8004f00 <xTaskIncrementTick+0xa0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004ef8:	4b2d      	ldr	r3, [pc, #180]	; (8004fb0 <xTaskIncrementTick+0x150>)
 8004efa:	687a      	ldr	r2, [r7, #4]
 8004efc:	601a      	str	r2, [r3, #0]
						break;
 8004efe:	e02f      	b.n	8004f60 <xTaskIncrementTick+0x100>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004f00:	68bb      	ldr	r3, [r7, #8]
 8004f02:	3304      	adds	r3, #4
 8004f04:	0018      	movs	r0, r3
 8004f06:	f7ff f95d 	bl	80041c4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004f0a:	68bb      	ldr	r3, [r7, #8]
 8004f0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d004      	beq.n	8004f1c <xTaskIncrementTick+0xbc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004f12:	68bb      	ldr	r3, [r7, #8]
 8004f14:	3318      	adds	r3, #24
 8004f16:	0018      	movs	r0, r3
 8004f18:	f7ff f954 	bl	80041c4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004f1c:	68bb      	ldr	r3, [r7, #8]
 8004f1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f20:	4b24      	ldr	r3, [pc, #144]	; (8004fb4 <xTaskIncrementTick+0x154>)
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	429a      	cmp	r2, r3
 8004f26:	d903      	bls.n	8004f30 <xTaskIncrementTick+0xd0>
 8004f28:	68bb      	ldr	r3, [r7, #8]
 8004f2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f2c:	4b21      	ldr	r3, [pc, #132]	; (8004fb4 <xTaskIncrementTick+0x154>)
 8004f2e:	601a      	str	r2, [r3, #0]
 8004f30:	68bb      	ldr	r3, [r7, #8]
 8004f32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f34:	0013      	movs	r3, r2
 8004f36:	009b      	lsls	r3, r3, #2
 8004f38:	189b      	adds	r3, r3, r2
 8004f3a:	009b      	lsls	r3, r3, #2
 8004f3c:	4a1e      	ldr	r2, [pc, #120]	; (8004fb8 <xTaskIncrementTick+0x158>)
 8004f3e:	189a      	adds	r2, r3, r2
 8004f40:	68bb      	ldr	r3, [r7, #8]
 8004f42:	3304      	adds	r3, #4
 8004f44:	0019      	movs	r1, r3
 8004f46:	0010      	movs	r0, r2
 8004f48:	f7ff f8e4 	bl	8004114 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004f4c:	68bb      	ldr	r3, [r7, #8]
 8004f4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f50:	4b1a      	ldr	r3, [pc, #104]	; (8004fbc <xTaskIncrementTick+0x15c>)
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f56:	429a      	cmp	r2, r3
 8004f58:	d3b3      	bcc.n	8004ec2 <xTaskIncrementTick+0x62>
						{
							xSwitchRequired = pdTRUE;
 8004f5a:	2301      	movs	r3, #1
 8004f5c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004f5e:	e7b0      	b.n	8004ec2 <xTaskIncrementTick+0x62>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004f60:	4b16      	ldr	r3, [pc, #88]	; (8004fbc <xTaskIncrementTick+0x15c>)
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f66:	4914      	ldr	r1, [pc, #80]	; (8004fb8 <xTaskIncrementTick+0x158>)
 8004f68:	0013      	movs	r3, r2
 8004f6a:	009b      	lsls	r3, r3, #2
 8004f6c:	189b      	adds	r3, r3, r2
 8004f6e:	009b      	lsls	r3, r3, #2
 8004f70:	585b      	ldr	r3, [r3, r1]
 8004f72:	2b01      	cmp	r3, #1
 8004f74:	d907      	bls.n	8004f86 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8004f76:	2301      	movs	r3, #1
 8004f78:	617b      	str	r3, [r7, #20]
 8004f7a:	e004      	b.n	8004f86 <xTaskIncrementTick+0x126>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8004f7c:	4b10      	ldr	r3, [pc, #64]	; (8004fc0 <xTaskIncrementTick+0x160>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	1c5a      	adds	r2, r3, #1
 8004f82:	4b0f      	ldr	r3, [pc, #60]	; (8004fc0 <xTaskIncrementTick+0x160>)
 8004f84:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8004f86:	4b0f      	ldr	r3, [pc, #60]	; (8004fc4 <xTaskIncrementTick+0x164>)
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d001      	beq.n	8004f92 <xTaskIncrementTick+0x132>
		{
			xSwitchRequired = pdTRUE;
 8004f8e:	2301      	movs	r3, #1
 8004f90:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8004f92:	697b      	ldr	r3, [r7, #20]
}
 8004f94:	0018      	movs	r0, r3
 8004f96:	46bd      	mov	sp, r7
 8004f98:	b006      	add	sp, #24
 8004f9a:	bd80      	pop	{r7, pc}
 8004f9c:	200005d0 	.word	0x200005d0
 8004fa0:	200005ac 	.word	0x200005ac
 8004fa4:	20000560 	.word	0x20000560
 8004fa8:	20000564 	.word	0x20000564
 8004fac:	200005c0 	.word	0x200005c0
 8004fb0:	200005c8 	.word	0x200005c8
 8004fb4:	200005b0 	.word	0x200005b0
 8004fb8:	200004ac 	.word	0x200004ac
 8004fbc:	200004a8 	.word	0x200004a8
 8004fc0:	200005b8 	.word	0x200005b8
 8004fc4:	200005bc 	.word	0x200005bc

08004fc8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004fc8:	b580      	push	{r7, lr}
 8004fca:	b082      	sub	sp, #8
 8004fcc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004fce:	4b25      	ldr	r3, [pc, #148]	; (8005064 <vTaskSwitchContext+0x9c>)
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d003      	beq.n	8004fde <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004fd6:	4b24      	ldr	r3, [pc, #144]	; (8005068 <vTaskSwitchContext+0xa0>)
 8004fd8:	2201      	movs	r2, #1
 8004fda:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004fdc:	e03d      	b.n	800505a <vTaskSwitchContext+0x92>
		xYieldPending = pdFALSE;
 8004fde:	4b22      	ldr	r3, [pc, #136]	; (8005068 <vTaskSwitchContext+0xa0>)
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8004fe4:	4b21      	ldr	r3, [pc, #132]	; (800506c <vTaskSwitchContext+0xa4>)
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	607b      	str	r3, [r7, #4]
 8004fea:	e007      	b.n	8004ffc <vTaskSwitchContext+0x34>
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d101      	bne.n	8004ff6 <vTaskSwitchContext+0x2e>
 8004ff2:	b672      	cpsid	i
 8004ff4:	e7fe      	b.n	8004ff4 <vTaskSwitchContext+0x2c>
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	3b01      	subs	r3, #1
 8004ffa:	607b      	str	r3, [r7, #4]
 8004ffc:	491c      	ldr	r1, [pc, #112]	; (8005070 <vTaskSwitchContext+0xa8>)
 8004ffe:	687a      	ldr	r2, [r7, #4]
 8005000:	0013      	movs	r3, r2
 8005002:	009b      	lsls	r3, r3, #2
 8005004:	189b      	adds	r3, r3, r2
 8005006:	009b      	lsls	r3, r3, #2
 8005008:	585b      	ldr	r3, [r3, r1]
 800500a:	2b00      	cmp	r3, #0
 800500c:	d0ee      	beq.n	8004fec <vTaskSwitchContext+0x24>
 800500e:	687a      	ldr	r2, [r7, #4]
 8005010:	0013      	movs	r3, r2
 8005012:	009b      	lsls	r3, r3, #2
 8005014:	189b      	adds	r3, r3, r2
 8005016:	009b      	lsls	r3, r3, #2
 8005018:	4a15      	ldr	r2, [pc, #84]	; (8005070 <vTaskSwitchContext+0xa8>)
 800501a:	189b      	adds	r3, r3, r2
 800501c:	603b      	str	r3, [r7, #0]
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	685b      	ldr	r3, [r3, #4]
 8005022:	685a      	ldr	r2, [r3, #4]
 8005024:	683b      	ldr	r3, [r7, #0]
 8005026:	605a      	str	r2, [r3, #4]
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	685a      	ldr	r2, [r3, #4]
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	3308      	adds	r3, #8
 8005030:	429a      	cmp	r2, r3
 8005032:	d104      	bne.n	800503e <vTaskSwitchContext+0x76>
 8005034:	683b      	ldr	r3, [r7, #0]
 8005036:	685b      	ldr	r3, [r3, #4]
 8005038:	685a      	ldr	r2, [r3, #4]
 800503a:	683b      	ldr	r3, [r7, #0]
 800503c:	605a      	str	r2, [r3, #4]
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	685b      	ldr	r3, [r3, #4]
 8005042:	68da      	ldr	r2, [r3, #12]
 8005044:	4b0b      	ldr	r3, [pc, #44]	; (8005074 <vTaskSwitchContext+0xac>)
 8005046:	601a      	str	r2, [r3, #0]
 8005048:	4b08      	ldr	r3, [pc, #32]	; (800506c <vTaskSwitchContext+0xa4>)
 800504a:	687a      	ldr	r2, [r7, #4]
 800504c:	601a      	str	r2, [r3, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800504e:	4b09      	ldr	r3, [pc, #36]	; (8005074 <vTaskSwitchContext+0xac>)
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	334c      	adds	r3, #76	; 0x4c
 8005054:	001a      	movs	r2, r3
 8005056:	4b08      	ldr	r3, [pc, #32]	; (8005078 <vTaskSwitchContext+0xb0>)
 8005058:	601a      	str	r2, [r3, #0]
}
 800505a:	46c0      	nop			; (mov r8, r8)
 800505c:	46bd      	mov	sp, r7
 800505e:	b002      	add	sp, #8
 8005060:	bd80      	pop	{r7, pc}
 8005062:	46c0      	nop			; (mov r8, r8)
 8005064:	200005d0 	.word	0x200005d0
 8005068:	200005bc 	.word	0x200005bc
 800506c:	200005b0 	.word	0x200005b0
 8005070:	200004ac 	.word	0x200004ac
 8005074:	200004a8 	.word	0x200004a8
 8005078:	20000078 	.word	0x20000078

0800507c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800507c:	b580      	push	{r7, lr}
 800507e:	b082      	sub	sp, #8
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
 8005084:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	2b00      	cmp	r3, #0
 800508a:	d101      	bne.n	8005090 <vTaskPlaceOnEventList+0x14>
 800508c:	b672      	cpsid	i
 800508e:	e7fe      	b.n	800508e <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005090:	4b08      	ldr	r3, [pc, #32]	; (80050b4 <vTaskPlaceOnEventList+0x38>)
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	3318      	adds	r3, #24
 8005096:	001a      	movs	r2, r3
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	0011      	movs	r1, r2
 800509c:	0018      	movs	r0, r3
 800509e:	f7ff f85b 	bl	8004158 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	2101      	movs	r1, #1
 80050a6:	0018      	movs	r0, r3
 80050a8:	f000 fa1c 	bl	80054e4 <prvAddCurrentTaskToDelayedList>
}
 80050ac:	46c0      	nop			; (mov r8, r8)
 80050ae:	46bd      	mov	sp, r7
 80050b0:	b002      	add	sp, #8
 80050b2:	bd80      	pop	{r7, pc}
 80050b4:	200004a8 	.word	0x200004a8

080050b8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b084      	sub	sp, #16
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	68db      	ldr	r3, [r3, #12]
 80050c4:	68db      	ldr	r3, [r3, #12]
 80050c6:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 80050c8:	68bb      	ldr	r3, [r7, #8]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d101      	bne.n	80050d2 <xTaskRemoveFromEventList+0x1a>
 80050ce:	b672      	cpsid	i
 80050d0:	e7fe      	b.n	80050d0 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80050d2:	68bb      	ldr	r3, [r7, #8]
 80050d4:	3318      	adds	r3, #24
 80050d6:	0018      	movs	r0, r3
 80050d8:	f7ff f874 	bl	80041c4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80050dc:	4b1e      	ldr	r3, [pc, #120]	; (8005158 <xTaskRemoveFromEventList+0xa0>)
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d11d      	bne.n	8005120 <xTaskRemoveFromEventList+0x68>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80050e4:	68bb      	ldr	r3, [r7, #8]
 80050e6:	3304      	adds	r3, #4
 80050e8:	0018      	movs	r0, r3
 80050ea:	f7ff f86b 	bl	80041c4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80050ee:	68bb      	ldr	r3, [r7, #8]
 80050f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80050f2:	4b1a      	ldr	r3, [pc, #104]	; (800515c <xTaskRemoveFromEventList+0xa4>)
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	429a      	cmp	r2, r3
 80050f8:	d903      	bls.n	8005102 <xTaskRemoveFromEventList+0x4a>
 80050fa:	68bb      	ldr	r3, [r7, #8]
 80050fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80050fe:	4b17      	ldr	r3, [pc, #92]	; (800515c <xTaskRemoveFromEventList+0xa4>)
 8005100:	601a      	str	r2, [r3, #0]
 8005102:	68bb      	ldr	r3, [r7, #8]
 8005104:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005106:	0013      	movs	r3, r2
 8005108:	009b      	lsls	r3, r3, #2
 800510a:	189b      	adds	r3, r3, r2
 800510c:	009b      	lsls	r3, r3, #2
 800510e:	4a14      	ldr	r2, [pc, #80]	; (8005160 <xTaskRemoveFromEventList+0xa8>)
 8005110:	189a      	adds	r2, r3, r2
 8005112:	68bb      	ldr	r3, [r7, #8]
 8005114:	3304      	adds	r3, #4
 8005116:	0019      	movs	r1, r3
 8005118:	0010      	movs	r0, r2
 800511a:	f7fe fffb 	bl	8004114 <vListInsertEnd>
 800511e:	e007      	b.n	8005130 <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005120:	68bb      	ldr	r3, [r7, #8]
 8005122:	3318      	adds	r3, #24
 8005124:	001a      	movs	r2, r3
 8005126:	4b0f      	ldr	r3, [pc, #60]	; (8005164 <xTaskRemoveFromEventList+0xac>)
 8005128:	0011      	movs	r1, r2
 800512a:	0018      	movs	r0, r3
 800512c:	f7fe fff2 	bl	8004114 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005130:	68bb      	ldr	r3, [r7, #8]
 8005132:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005134:	4b0c      	ldr	r3, [pc, #48]	; (8005168 <xTaskRemoveFromEventList+0xb0>)
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800513a:	429a      	cmp	r2, r3
 800513c:	d905      	bls.n	800514a <xTaskRemoveFromEventList+0x92>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800513e:	2301      	movs	r3, #1
 8005140:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005142:	4b0a      	ldr	r3, [pc, #40]	; (800516c <xTaskRemoveFromEventList+0xb4>)
 8005144:	2201      	movs	r2, #1
 8005146:	601a      	str	r2, [r3, #0]
 8005148:	e001      	b.n	800514e <xTaskRemoveFromEventList+0x96>
	}
	else
	{
		xReturn = pdFALSE;
 800514a:	2300      	movs	r3, #0
 800514c:	60fb      	str	r3, [r7, #12]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800514e:	68fb      	ldr	r3, [r7, #12]
}
 8005150:	0018      	movs	r0, r3
 8005152:	46bd      	mov	sp, r7
 8005154:	b004      	add	sp, #16
 8005156:	bd80      	pop	{r7, pc}
 8005158:	200005d0 	.word	0x200005d0
 800515c:	200005b0 	.word	0x200005b0
 8005160:	200004ac 	.word	0x200004ac
 8005164:	20000568 	.word	0x20000568
 8005168:	200004a8 	.word	0x200004a8
 800516c:	200005bc 	.word	0x200005bc

08005170 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005170:	b580      	push	{r7, lr}
 8005172:	b082      	sub	sp, #8
 8005174:	af00      	add	r7, sp, #0
 8005176:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005178:	4b05      	ldr	r3, [pc, #20]	; (8005190 <vTaskInternalSetTimeOutState+0x20>)
 800517a:	681a      	ldr	r2, [r3, #0]
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005180:	4b04      	ldr	r3, [pc, #16]	; (8005194 <vTaskInternalSetTimeOutState+0x24>)
 8005182:	681a      	ldr	r2, [r3, #0]
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	605a      	str	r2, [r3, #4]
}
 8005188:	46c0      	nop			; (mov r8, r8)
 800518a:	46bd      	mov	sp, r7
 800518c:	b002      	add	sp, #8
 800518e:	bd80      	pop	{r7, pc}
 8005190:	200005c0 	.word	0x200005c0
 8005194:	200005ac 	.word	0x200005ac

08005198 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005198:	b580      	push	{r7, lr}
 800519a:	b086      	sub	sp, #24
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
 80051a0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d101      	bne.n	80051ac <xTaskCheckForTimeOut+0x14>
 80051a8:	b672      	cpsid	i
 80051aa:	e7fe      	b.n	80051aa <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d101      	bne.n	80051b6 <xTaskCheckForTimeOut+0x1e>
 80051b2:	b672      	cpsid	i
 80051b4:	e7fe      	b.n	80051b4 <xTaskCheckForTimeOut+0x1c>

	taskENTER_CRITICAL();
 80051b6:	f000 fa83 	bl	80056c0 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80051ba:	4b1d      	ldr	r3, [pc, #116]	; (8005230 <xTaskCheckForTimeOut+0x98>)
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	685b      	ldr	r3, [r3, #4]
 80051c4:	693a      	ldr	r2, [r7, #16]
 80051c6:	1ad3      	subs	r3, r2, r3
 80051c8:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	3301      	adds	r3, #1
 80051d0:	d102      	bne.n	80051d8 <xTaskCheckForTimeOut+0x40>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80051d2:	2300      	movs	r3, #0
 80051d4:	617b      	str	r3, [r7, #20]
 80051d6:	e024      	b.n	8005222 <xTaskCheckForTimeOut+0x8a>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681a      	ldr	r2, [r3, #0]
 80051dc:	4b15      	ldr	r3, [pc, #84]	; (8005234 <xTaskCheckForTimeOut+0x9c>)
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	429a      	cmp	r2, r3
 80051e2:	d007      	beq.n	80051f4 <xTaskCheckForTimeOut+0x5c>
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	685b      	ldr	r3, [r3, #4]
 80051e8:	693a      	ldr	r2, [r7, #16]
 80051ea:	429a      	cmp	r2, r3
 80051ec:	d302      	bcc.n	80051f4 <xTaskCheckForTimeOut+0x5c>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80051ee:	2301      	movs	r3, #1
 80051f0:	617b      	str	r3, [r7, #20]
 80051f2:	e016      	b.n	8005222 <xTaskCheckForTimeOut+0x8a>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	68fa      	ldr	r2, [r7, #12]
 80051fa:	429a      	cmp	r2, r3
 80051fc:	d20c      	bcs.n	8005218 <xTaskCheckForTimeOut+0x80>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	681a      	ldr	r2, [r3, #0]
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	1ad2      	subs	r2, r2, r3
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	0018      	movs	r0, r3
 800520e:	f7ff ffaf 	bl	8005170 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005212:	2300      	movs	r3, #0
 8005214:	617b      	str	r3, [r7, #20]
 8005216:	e004      	b.n	8005222 <xTaskCheckForTimeOut+0x8a>
		}
		else
		{
			*pxTicksToWait = 0;
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	2200      	movs	r2, #0
 800521c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800521e:	2301      	movs	r3, #1
 8005220:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 8005222:	f000 fa5f 	bl	80056e4 <vPortExitCritical>

	return xReturn;
 8005226:	697b      	ldr	r3, [r7, #20]
}
 8005228:	0018      	movs	r0, r3
 800522a:	46bd      	mov	sp, r7
 800522c:	b006      	add	sp, #24
 800522e:	bd80      	pop	{r7, pc}
 8005230:	200005ac 	.word	0x200005ac
 8005234:	200005c0 	.word	0x200005c0

08005238 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005238:	b580      	push	{r7, lr}
 800523a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800523c:	4b02      	ldr	r3, [pc, #8]	; (8005248 <vTaskMissedYield+0x10>)
 800523e:	2201      	movs	r2, #1
 8005240:	601a      	str	r2, [r3, #0]
}
 8005242:	46c0      	nop			; (mov r8, r8)
 8005244:	46bd      	mov	sp, r7
 8005246:	bd80      	pop	{r7, pc}
 8005248:	200005bc 	.word	0x200005bc

0800524c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800524c:	b580      	push	{r7, lr}
 800524e:	b082      	sub	sp, #8
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005254:	f000 f84e 	bl	80052f4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005258:	4b03      	ldr	r3, [pc, #12]	; (8005268 <prvIdleTask+0x1c>)
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	2b01      	cmp	r3, #1
 800525e:	d9f9      	bls.n	8005254 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005260:	f000 fa1e 	bl	80056a0 <vPortYield>
		prvCheckTasksWaitingTermination();
 8005264:	e7f6      	b.n	8005254 <prvIdleTask+0x8>
 8005266:	46c0      	nop			; (mov r8, r8)
 8005268:	200004ac 	.word	0x200004ac

0800526c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800526c:	b580      	push	{r7, lr}
 800526e:	b082      	sub	sp, #8
 8005270:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005272:	2300      	movs	r3, #0
 8005274:	607b      	str	r3, [r7, #4]
 8005276:	e00c      	b.n	8005292 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005278:	687a      	ldr	r2, [r7, #4]
 800527a:	0013      	movs	r3, r2
 800527c:	009b      	lsls	r3, r3, #2
 800527e:	189b      	adds	r3, r3, r2
 8005280:	009b      	lsls	r3, r3, #2
 8005282:	4a14      	ldr	r2, [pc, #80]	; (80052d4 <prvInitialiseTaskLists+0x68>)
 8005284:	189b      	adds	r3, r3, r2
 8005286:	0018      	movs	r0, r3
 8005288:	f7fe ff1b 	bl	80040c2 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	3301      	adds	r3, #1
 8005290:	607b      	str	r3, [r7, #4]
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2b06      	cmp	r3, #6
 8005296:	d9ef      	bls.n	8005278 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005298:	4b0f      	ldr	r3, [pc, #60]	; (80052d8 <prvInitialiseTaskLists+0x6c>)
 800529a:	0018      	movs	r0, r3
 800529c:	f7fe ff11 	bl	80040c2 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80052a0:	4b0e      	ldr	r3, [pc, #56]	; (80052dc <prvInitialiseTaskLists+0x70>)
 80052a2:	0018      	movs	r0, r3
 80052a4:	f7fe ff0d 	bl	80040c2 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80052a8:	4b0d      	ldr	r3, [pc, #52]	; (80052e0 <prvInitialiseTaskLists+0x74>)
 80052aa:	0018      	movs	r0, r3
 80052ac:	f7fe ff09 	bl	80040c2 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80052b0:	4b0c      	ldr	r3, [pc, #48]	; (80052e4 <prvInitialiseTaskLists+0x78>)
 80052b2:	0018      	movs	r0, r3
 80052b4:	f7fe ff05 	bl	80040c2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80052b8:	4b0b      	ldr	r3, [pc, #44]	; (80052e8 <prvInitialiseTaskLists+0x7c>)
 80052ba:	0018      	movs	r0, r3
 80052bc:	f7fe ff01 	bl	80040c2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80052c0:	4b0a      	ldr	r3, [pc, #40]	; (80052ec <prvInitialiseTaskLists+0x80>)
 80052c2:	4a05      	ldr	r2, [pc, #20]	; (80052d8 <prvInitialiseTaskLists+0x6c>)
 80052c4:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80052c6:	4b0a      	ldr	r3, [pc, #40]	; (80052f0 <prvInitialiseTaskLists+0x84>)
 80052c8:	4a04      	ldr	r2, [pc, #16]	; (80052dc <prvInitialiseTaskLists+0x70>)
 80052ca:	601a      	str	r2, [r3, #0]
}
 80052cc:	46c0      	nop			; (mov r8, r8)
 80052ce:	46bd      	mov	sp, r7
 80052d0:	b002      	add	sp, #8
 80052d2:	bd80      	pop	{r7, pc}
 80052d4:	200004ac 	.word	0x200004ac
 80052d8:	20000538 	.word	0x20000538
 80052dc:	2000054c 	.word	0x2000054c
 80052e0:	20000568 	.word	0x20000568
 80052e4:	2000057c 	.word	0x2000057c
 80052e8:	20000594 	.word	0x20000594
 80052ec:	20000560 	.word	0x20000560
 80052f0:	20000564 	.word	0x20000564

080052f4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b082      	sub	sp, #8
 80052f8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80052fa:	e01a      	b.n	8005332 <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 80052fc:	f000 f9e0 	bl	80056c0 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8005300:	4b10      	ldr	r3, [pc, #64]	; (8005344 <prvCheckTasksWaitingTermination+0x50>)
 8005302:	68db      	ldr	r3, [r3, #12]
 8005304:	68db      	ldr	r3, [r3, #12]
 8005306:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	3304      	adds	r3, #4
 800530c:	0018      	movs	r0, r3
 800530e:	f7fe ff59 	bl	80041c4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005312:	4b0d      	ldr	r3, [pc, #52]	; (8005348 <prvCheckTasksWaitingTermination+0x54>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	1e5a      	subs	r2, r3, #1
 8005318:	4b0b      	ldr	r3, [pc, #44]	; (8005348 <prvCheckTasksWaitingTermination+0x54>)
 800531a:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 800531c:	4b0b      	ldr	r3, [pc, #44]	; (800534c <prvCheckTasksWaitingTermination+0x58>)
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	1e5a      	subs	r2, r3, #1
 8005322:	4b0a      	ldr	r3, [pc, #40]	; (800534c <prvCheckTasksWaitingTermination+0x58>)
 8005324:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 8005326:	f000 f9dd 	bl	80056e4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	0018      	movs	r0, r3
 800532e:	f000 f80f 	bl	8005350 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005332:	4b06      	ldr	r3, [pc, #24]	; (800534c <prvCheckTasksWaitingTermination+0x58>)
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	2b00      	cmp	r3, #0
 8005338:	d1e0      	bne.n	80052fc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800533a:	46c0      	nop			; (mov r8, r8)
 800533c:	46c0      	nop			; (mov r8, r8)
 800533e:	46bd      	mov	sp, r7
 8005340:	b002      	add	sp, #8
 8005342:	bd80      	pop	{r7, pc}
 8005344:	2000057c 	.word	0x2000057c
 8005348:	200005a8 	.word	0x200005a8
 800534c:	20000590 	.word	0x20000590

08005350 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005350:	b580      	push	{r7, lr}
 8005352:	b082      	sub	sp, #8
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	334c      	adds	r3, #76	; 0x4c
 800535c:	0018      	movs	r0, r3
 800535e:	f000 fd15 	bl	8005d8c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	229d      	movs	r2, #157	; 0x9d
 8005366:	5c9b      	ldrb	r3, [r3, r2]
 8005368:	2b00      	cmp	r3, #0
 800536a:	d109      	bne.n	8005380 <prvDeleteTCB+0x30>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005370:	0018      	movs	r0, r3
 8005372:	f000 fae3 	bl	800593c <vPortFree>
				vPortFree( pxTCB );
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	0018      	movs	r0, r3
 800537a:	f000 fadf 	bl	800593c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800537e:	e010      	b.n	80053a2 <prvDeleteTCB+0x52>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	229d      	movs	r2, #157	; 0x9d
 8005384:	5c9b      	ldrb	r3, [r3, r2]
 8005386:	2b01      	cmp	r3, #1
 8005388:	d104      	bne.n	8005394 <prvDeleteTCB+0x44>
				vPortFree( pxTCB );
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	0018      	movs	r0, r3
 800538e:	f000 fad5 	bl	800593c <vPortFree>
	}
 8005392:	e006      	b.n	80053a2 <prvDeleteTCB+0x52>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	229d      	movs	r2, #157	; 0x9d
 8005398:	5c9b      	ldrb	r3, [r3, r2]
 800539a:	2b02      	cmp	r3, #2
 800539c:	d001      	beq.n	80053a2 <prvDeleteTCB+0x52>
 800539e:	b672      	cpsid	i
 80053a0:	e7fe      	b.n	80053a0 <prvDeleteTCB+0x50>
	}
 80053a2:	46c0      	nop			; (mov r8, r8)
 80053a4:	46bd      	mov	sp, r7
 80053a6:	b002      	add	sp, #8
 80053a8:	bd80      	pop	{r7, pc}
	...

080053ac <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80053ac:	b580      	push	{r7, lr}
 80053ae:	b082      	sub	sp, #8
 80053b0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80053b2:	4b0e      	ldr	r3, [pc, #56]	; (80053ec <prvResetNextTaskUnblockTime+0x40>)
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d101      	bne.n	80053c0 <prvResetNextTaskUnblockTime+0x14>
 80053bc:	2301      	movs	r3, #1
 80053be:	e000      	b.n	80053c2 <prvResetNextTaskUnblockTime+0x16>
 80053c0:	2300      	movs	r3, #0
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d004      	beq.n	80053d0 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80053c6:	4b0a      	ldr	r3, [pc, #40]	; (80053f0 <prvResetNextTaskUnblockTime+0x44>)
 80053c8:	2201      	movs	r2, #1
 80053ca:	4252      	negs	r2, r2
 80053cc:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80053ce:	e008      	b.n	80053e2 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80053d0:	4b06      	ldr	r3, [pc, #24]	; (80053ec <prvResetNextTaskUnblockTime+0x40>)
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	68db      	ldr	r3, [r3, #12]
 80053d6:	68db      	ldr	r3, [r3, #12]
 80053d8:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	685a      	ldr	r2, [r3, #4]
 80053de:	4b04      	ldr	r3, [pc, #16]	; (80053f0 <prvResetNextTaskUnblockTime+0x44>)
 80053e0:	601a      	str	r2, [r3, #0]
}
 80053e2:	46c0      	nop			; (mov r8, r8)
 80053e4:	46bd      	mov	sp, r7
 80053e6:	b002      	add	sp, #8
 80053e8:	bd80      	pop	{r7, pc}
 80053ea:	46c0      	nop			; (mov r8, r8)
 80053ec:	20000560 	.word	0x20000560
 80053f0:	200005c8 	.word	0x200005c8

080053f4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b082      	sub	sp, #8
 80053f8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80053fa:	4b0a      	ldr	r3, [pc, #40]	; (8005424 <xTaskGetSchedulerState+0x30>)
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d102      	bne.n	8005408 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005402:	2301      	movs	r3, #1
 8005404:	607b      	str	r3, [r7, #4]
 8005406:	e008      	b.n	800541a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005408:	4b07      	ldr	r3, [pc, #28]	; (8005428 <xTaskGetSchedulerState+0x34>)
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	2b00      	cmp	r3, #0
 800540e:	d102      	bne.n	8005416 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005410:	2302      	movs	r3, #2
 8005412:	607b      	str	r3, [r7, #4]
 8005414:	e001      	b.n	800541a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005416:	2300      	movs	r3, #0
 8005418:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800541a:	687b      	ldr	r3, [r7, #4]
	}
 800541c:	0018      	movs	r0, r3
 800541e:	46bd      	mov	sp, r7
 8005420:	b002      	add	sp, #8
 8005422:	bd80      	pop	{r7, pc}
 8005424:	200005b4 	.word	0x200005b4
 8005428:	200005d0 	.word	0x200005d0

0800542c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800542c:	b580      	push	{r7, lr}
 800542e:	b084      	sub	sp, #16
 8005430:	af00      	add	r7, sp, #0
 8005432:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8005438:	2300      	movs	r3, #0
 800543a:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2b00      	cmp	r3, #0
 8005440:	d044      	beq.n	80054cc <xTaskPriorityDisinherit+0xa0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005442:	4b25      	ldr	r3, [pc, #148]	; (80054d8 <xTaskPriorityDisinherit+0xac>)
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	68ba      	ldr	r2, [r7, #8]
 8005448:	429a      	cmp	r2, r3
 800544a:	d001      	beq.n	8005450 <xTaskPriorityDisinherit+0x24>
 800544c:	b672      	cpsid	i
 800544e:	e7fe      	b.n	800544e <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 8005450:	68bb      	ldr	r3, [r7, #8]
 8005452:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005454:	2b00      	cmp	r3, #0
 8005456:	d101      	bne.n	800545c <xTaskPriorityDisinherit+0x30>
 8005458:	b672      	cpsid	i
 800545a:	e7fe      	b.n	800545a <xTaskPriorityDisinherit+0x2e>
			( pxTCB->uxMutexesHeld )--;
 800545c:	68bb      	ldr	r3, [r7, #8]
 800545e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005460:	1e5a      	subs	r2, r3, #1
 8005462:	68bb      	ldr	r3, [r7, #8]
 8005464:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005466:	68bb      	ldr	r3, [r7, #8]
 8005468:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800546a:	68bb      	ldr	r3, [r7, #8]
 800546c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800546e:	429a      	cmp	r2, r3
 8005470:	d02c      	beq.n	80054cc <xTaskPriorityDisinherit+0xa0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005472:	68bb      	ldr	r3, [r7, #8]
 8005474:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005476:	2b00      	cmp	r3, #0
 8005478:	d128      	bne.n	80054cc <xTaskPriorityDisinherit+0xa0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800547a:	68bb      	ldr	r3, [r7, #8]
 800547c:	3304      	adds	r3, #4
 800547e:	0018      	movs	r0, r3
 8005480:	f7fe fea0 	bl	80041c4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005484:	68bb      	ldr	r3, [r7, #8]
 8005486:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005488:	68bb      	ldr	r3, [r7, #8]
 800548a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800548c:	68bb      	ldr	r3, [r7, #8]
 800548e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005490:	2207      	movs	r2, #7
 8005492:	1ad2      	subs	r2, r2, r3
 8005494:	68bb      	ldr	r3, [r7, #8]
 8005496:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005498:	68bb      	ldr	r3, [r7, #8]
 800549a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800549c:	4b0f      	ldr	r3, [pc, #60]	; (80054dc <xTaskPriorityDisinherit+0xb0>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	429a      	cmp	r2, r3
 80054a2:	d903      	bls.n	80054ac <xTaskPriorityDisinherit+0x80>
 80054a4:	68bb      	ldr	r3, [r7, #8]
 80054a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80054a8:	4b0c      	ldr	r3, [pc, #48]	; (80054dc <xTaskPriorityDisinherit+0xb0>)
 80054aa:	601a      	str	r2, [r3, #0]
 80054ac:	68bb      	ldr	r3, [r7, #8]
 80054ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80054b0:	0013      	movs	r3, r2
 80054b2:	009b      	lsls	r3, r3, #2
 80054b4:	189b      	adds	r3, r3, r2
 80054b6:	009b      	lsls	r3, r3, #2
 80054b8:	4a09      	ldr	r2, [pc, #36]	; (80054e0 <xTaskPriorityDisinherit+0xb4>)
 80054ba:	189a      	adds	r2, r3, r2
 80054bc:	68bb      	ldr	r3, [r7, #8]
 80054be:	3304      	adds	r3, #4
 80054c0:	0019      	movs	r1, r3
 80054c2:	0010      	movs	r0, r2
 80054c4:	f7fe fe26 	bl	8004114 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80054c8:	2301      	movs	r3, #1
 80054ca:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80054cc:	68fb      	ldr	r3, [r7, #12]
	}
 80054ce:	0018      	movs	r0, r3
 80054d0:	46bd      	mov	sp, r7
 80054d2:	b004      	add	sp, #16
 80054d4:	bd80      	pop	{r7, pc}
 80054d6:	46c0      	nop			; (mov r8, r8)
 80054d8:	200004a8 	.word	0x200004a8
 80054dc:	200005b0 	.word	0x200005b0
 80054e0:	200004ac 	.word	0x200004ac

080054e4 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80054e4:	b580      	push	{r7, lr}
 80054e6:	b084      	sub	sp, #16
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]
 80054ec:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80054ee:	4b21      	ldr	r3, [pc, #132]	; (8005574 <prvAddCurrentTaskToDelayedList+0x90>)
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80054f4:	4b20      	ldr	r3, [pc, #128]	; (8005578 <prvAddCurrentTaskToDelayedList+0x94>)
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	3304      	adds	r3, #4
 80054fa:	0018      	movs	r0, r3
 80054fc:	f7fe fe62 	bl	80041c4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	3301      	adds	r3, #1
 8005504:	d10b      	bne.n	800551e <prvAddCurrentTaskToDelayedList+0x3a>
 8005506:	683b      	ldr	r3, [r7, #0]
 8005508:	2b00      	cmp	r3, #0
 800550a:	d008      	beq.n	800551e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800550c:	4b1a      	ldr	r3, [pc, #104]	; (8005578 <prvAddCurrentTaskToDelayedList+0x94>)
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	1d1a      	adds	r2, r3, #4
 8005512:	4b1a      	ldr	r3, [pc, #104]	; (800557c <prvAddCurrentTaskToDelayedList+0x98>)
 8005514:	0011      	movs	r1, r2
 8005516:	0018      	movs	r0, r3
 8005518:	f7fe fdfc 	bl	8004114 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800551c:	e026      	b.n	800556c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800551e:	68fa      	ldr	r2, [r7, #12]
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	18d3      	adds	r3, r2, r3
 8005524:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005526:	4b14      	ldr	r3, [pc, #80]	; (8005578 <prvAddCurrentTaskToDelayedList+0x94>)
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	68ba      	ldr	r2, [r7, #8]
 800552c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800552e:	68ba      	ldr	r2, [r7, #8]
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	429a      	cmp	r2, r3
 8005534:	d209      	bcs.n	800554a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005536:	4b12      	ldr	r3, [pc, #72]	; (8005580 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005538:	681a      	ldr	r2, [r3, #0]
 800553a:	4b0f      	ldr	r3, [pc, #60]	; (8005578 <prvAddCurrentTaskToDelayedList+0x94>)
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	3304      	adds	r3, #4
 8005540:	0019      	movs	r1, r3
 8005542:	0010      	movs	r0, r2
 8005544:	f7fe fe08 	bl	8004158 <vListInsert>
}
 8005548:	e010      	b.n	800556c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800554a:	4b0e      	ldr	r3, [pc, #56]	; (8005584 <prvAddCurrentTaskToDelayedList+0xa0>)
 800554c:	681a      	ldr	r2, [r3, #0]
 800554e:	4b0a      	ldr	r3, [pc, #40]	; (8005578 <prvAddCurrentTaskToDelayedList+0x94>)
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	3304      	adds	r3, #4
 8005554:	0019      	movs	r1, r3
 8005556:	0010      	movs	r0, r2
 8005558:	f7fe fdfe 	bl	8004158 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800555c:	4b0a      	ldr	r3, [pc, #40]	; (8005588 <prvAddCurrentTaskToDelayedList+0xa4>)
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	68ba      	ldr	r2, [r7, #8]
 8005562:	429a      	cmp	r2, r3
 8005564:	d202      	bcs.n	800556c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005566:	4b08      	ldr	r3, [pc, #32]	; (8005588 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005568:	68ba      	ldr	r2, [r7, #8]
 800556a:	601a      	str	r2, [r3, #0]
}
 800556c:	46c0      	nop			; (mov r8, r8)
 800556e:	46bd      	mov	sp, r7
 8005570:	b004      	add	sp, #16
 8005572:	bd80      	pop	{r7, pc}
 8005574:	200005ac 	.word	0x200005ac
 8005578:	200004a8 	.word	0x200004a8
 800557c:	20000594 	.word	0x20000594
 8005580:	20000564 	.word	0x20000564
 8005584:	20000560 	.word	0x20000560
 8005588:	200005c8 	.word	0x200005c8

0800558c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800558c:	b580      	push	{r7, lr}
 800558e:	b084      	sub	sp, #16
 8005590:	af00      	add	r7, sp, #0
 8005592:	60f8      	str	r0, [r7, #12]
 8005594:	60b9      	str	r1, [r7, #8]
 8005596:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	3b04      	subs	r3, #4
 800559c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	2280      	movs	r2, #128	; 0x80
 80055a2:	0452      	lsls	r2, r2, #17
 80055a4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	3b04      	subs	r3, #4
 80055aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 80055ac:	68ba      	ldr	r2, [r7, #8]
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	3b04      	subs	r3, #4
 80055b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80055b8:	4a08      	ldr	r2, [pc, #32]	; (80055dc <pxPortInitialiseStack+0x50>)
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	3b14      	subs	r3, #20
 80055c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80055c4:	687a      	ldr	r2, [r7, #4]
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	3b20      	subs	r3, #32
 80055ce:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80055d0:	68fb      	ldr	r3, [r7, #12]
}
 80055d2:	0018      	movs	r0, r3
 80055d4:	46bd      	mov	sp, r7
 80055d6:	b004      	add	sp, #16
 80055d8:	bd80      	pop	{r7, pc}
 80055da:	46c0      	nop			; (mov r8, r8)
 80055dc:	080055e1 	.word	0x080055e1

080055e0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b082      	sub	sp, #8
 80055e4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80055e6:	2300      	movs	r3, #0
 80055e8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80055ea:	4b08      	ldr	r3, [pc, #32]	; (800560c <prvTaskExitError+0x2c>)
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	3301      	adds	r3, #1
 80055f0:	d001      	beq.n	80055f6 <prvTaskExitError+0x16>
 80055f2:	b672      	cpsid	i
 80055f4:	e7fe      	b.n	80055f4 <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 80055f6:	b672      	cpsid	i
	while( ulDummy == 0 )
 80055f8:	46c0      	nop			; (mov r8, r8)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d0fc      	beq.n	80055fa <prvTaskExitError+0x1a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005600:	46c0      	nop			; (mov r8, r8)
 8005602:	46c0      	nop			; (mov r8, r8)
 8005604:	46bd      	mov	sp, r7
 8005606:	b002      	add	sp, #8
 8005608:	bd80      	pop	{r7, pc}
 800560a:	46c0      	nop			; (mov r8, r8)
 800560c:	2000001c 	.word	0x2000001c

08005610 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 8005610:	b580      	push	{r7, lr}
 8005612:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 8005614:	46c0      	nop			; (mov r8, r8)
 8005616:	46bd      	mov	sp, r7
 8005618:	bd80      	pop	{r7, pc}
 800561a:	0000      	movs	r0, r0
 800561c:	0000      	movs	r0, r0
	...

08005620 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8005620:	4a0b      	ldr	r2, [pc, #44]	; (8005650 <pxCurrentTCBConst2>)
 8005622:	6813      	ldr	r3, [r2, #0]
 8005624:	6818      	ldr	r0, [r3, #0]
 8005626:	3020      	adds	r0, #32
 8005628:	f380 8809 	msr	PSP, r0
 800562c:	2002      	movs	r0, #2
 800562e:	f380 8814 	msr	CONTROL, r0
 8005632:	f3bf 8f6f 	isb	sy
 8005636:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8005638:	46ae      	mov	lr, r5
 800563a:	bc08      	pop	{r3}
 800563c:	bc04      	pop	{r2}
 800563e:	b662      	cpsie	i
 8005640:	4718      	bx	r3
 8005642:	46c0      	nop			; (mov r8, r8)
 8005644:	46c0      	nop			; (mov r8, r8)
 8005646:	46c0      	nop			; (mov r8, r8)
 8005648:	46c0      	nop			; (mov r8, r8)
 800564a:	46c0      	nop			; (mov r8, r8)
 800564c:	46c0      	nop			; (mov r8, r8)
 800564e:	46c0      	nop			; (mov r8, r8)

08005650 <pxCurrentTCBConst2>:
 8005650:	200004a8 	.word	0x200004a8
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 8005654:	46c0      	nop			; (mov r8, r8)
 8005656:	46c0      	nop			; (mov r8, r8)

08005658 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005658:	b580      	push	{r7, lr}
 800565a:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 800565c:	4b0e      	ldr	r3, [pc, #56]	; (8005698 <xPortStartScheduler+0x40>)
 800565e:	681a      	ldr	r2, [r3, #0]
 8005660:	4b0d      	ldr	r3, [pc, #52]	; (8005698 <xPortStartScheduler+0x40>)
 8005662:	21ff      	movs	r1, #255	; 0xff
 8005664:	0409      	lsls	r1, r1, #16
 8005666:	430a      	orrs	r2, r1
 8005668:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 800566a:	4b0b      	ldr	r3, [pc, #44]	; (8005698 <xPortStartScheduler+0x40>)
 800566c:	681a      	ldr	r2, [r3, #0]
 800566e:	4b0a      	ldr	r3, [pc, #40]	; (8005698 <xPortStartScheduler+0x40>)
 8005670:	21ff      	movs	r1, #255	; 0xff
 8005672:	0609      	lsls	r1, r1, #24
 8005674:	430a      	orrs	r2, r1
 8005676:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
 8005678:	f000 f898 	bl	80057ac <prvSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800567c:	4b07      	ldr	r3, [pc, #28]	; (800569c <xPortStartScheduler+0x44>)
 800567e:	2200      	movs	r2, #0
 8005680:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 8005682:	f7ff ffcd 	bl	8005620 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005686:	f7ff fc9f 	bl	8004fc8 <vTaskSwitchContext>
	prvTaskExitError();
 800568a:	f7ff ffa9 	bl	80055e0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800568e:	2300      	movs	r3, #0
}
 8005690:	0018      	movs	r0, r3
 8005692:	46bd      	mov	sp, r7
 8005694:	bd80      	pop	{r7, pc}
 8005696:	46c0      	nop			; (mov r8, r8)
 8005698:	e000ed20 	.word	0xe000ed20
 800569c:	2000001c 	.word	0x2000001c

080056a0 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 80056a0:	b580      	push	{r7, lr}
 80056a2:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 80056a4:	4b05      	ldr	r3, [pc, #20]	; (80056bc <vPortYield+0x1c>)
 80056a6:	2280      	movs	r2, #128	; 0x80
 80056a8:	0552      	lsls	r2, r2, #21
 80056aa:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 80056ac:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 80056b0:	f3bf 8f6f 	isb	sy
}
 80056b4:	46c0      	nop			; (mov r8, r8)
 80056b6:	46bd      	mov	sp, r7
 80056b8:	bd80      	pop	{r7, pc}
 80056ba:	46c0      	nop			; (mov r8, r8)
 80056bc:	e000ed04 	.word	0xe000ed04

080056c0 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80056c0:	b580      	push	{r7, lr}
 80056c2:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 80056c4:	b672      	cpsid	i
    uxCriticalNesting++;
 80056c6:	4b06      	ldr	r3, [pc, #24]	; (80056e0 <vPortEnterCritical+0x20>)
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	1c5a      	adds	r2, r3, #1
 80056cc:	4b04      	ldr	r3, [pc, #16]	; (80056e0 <vPortEnterCritical+0x20>)
 80056ce:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 80056d0:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 80056d4:	f3bf 8f6f 	isb	sy
}
 80056d8:	46c0      	nop			; (mov r8, r8)
 80056da:	46bd      	mov	sp, r7
 80056dc:	bd80      	pop	{r7, pc}
 80056de:	46c0      	nop			; (mov r8, r8)
 80056e0:	2000001c 	.word	0x2000001c

080056e4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80056e4:	b580      	push	{r7, lr}
 80056e6:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80056e8:	4b09      	ldr	r3, [pc, #36]	; (8005710 <vPortExitCritical+0x2c>)
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d101      	bne.n	80056f4 <vPortExitCritical+0x10>
 80056f0:	b672      	cpsid	i
 80056f2:	e7fe      	b.n	80056f2 <vPortExitCritical+0xe>
    uxCriticalNesting--;
 80056f4:	4b06      	ldr	r3, [pc, #24]	; (8005710 <vPortExitCritical+0x2c>)
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	1e5a      	subs	r2, r3, #1
 80056fa:	4b05      	ldr	r3, [pc, #20]	; (8005710 <vPortExitCritical+0x2c>)
 80056fc:	601a      	str	r2, [r3, #0]
    if( uxCriticalNesting == 0 )
 80056fe:	4b04      	ldr	r3, [pc, #16]	; (8005710 <vPortExitCritical+0x2c>)
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	2b00      	cmp	r3, #0
 8005704:	d100      	bne.n	8005708 <vPortExitCritical+0x24>
    {
        portENABLE_INTERRUPTS();
 8005706:	b662      	cpsie	i
    }
}
 8005708:	46c0      	nop			; (mov r8, r8)
 800570a:	46bd      	mov	sp, r7
 800570c:	bd80      	pop	{r7, pc}
 800570e:	46c0      	nop			; (mov r8, r8)
 8005710:	2000001c 	.word	0x2000001c

08005714 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 8005714:	f3ef 8010 	mrs	r0, PRIMASK
 8005718:	b672      	cpsid	i
 800571a:	4770      	bx	lr
	/* To avoid compiler warnings.  The return statement will nevere be reached,
	but some compilers warn if it is not included, while others won't compile if
	it is. */
	return 0;
#endif
}
 800571c:	46c0      	nop			; (mov r8, r8)
 800571e:	0018      	movs	r0, r3

08005720 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 8005720:	f380 8810 	msr	PRIMASK, r0
 8005724:	4770      	bx	lr
	/* Just to avoid compiler warning.  ulMask is used from the asm code but
	the compiler can't see that.  Some compilers generate warnings without the
	following line, while others generate warnings if the line is included. */
	( void ) ulMask;
#endif
}
 8005726:	46c0      	nop			; (mov r8, r8)
	...

08005730 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005730:	f3ef 8009 	mrs	r0, PSP
 8005734:	4b0e      	ldr	r3, [pc, #56]	; (8005770 <pxCurrentTCBConst>)
 8005736:	681a      	ldr	r2, [r3, #0]
 8005738:	3820      	subs	r0, #32
 800573a:	6010      	str	r0, [r2, #0]
 800573c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800573e:	4644      	mov	r4, r8
 8005740:	464d      	mov	r5, r9
 8005742:	4656      	mov	r6, sl
 8005744:	465f      	mov	r7, fp
 8005746:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8005748:	b508      	push	{r3, lr}
 800574a:	b672      	cpsid	i
 800574c:	f7ff fc3c 	bl	8004fc8 <vTaskSwitchContext>
 8005750:	b662      	cpsie	i
 8005752:	bc0c      	pop	{r2, r3}
 8005754:	6811      	ldr	r1, [r2, #0]
 8005756:	6808      	ldr	r0, [r1, #0]
 8005758:	3010      	adds	r0, #16
 800575a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800575c:	46a0      	mov	r8, r4
 800575e:	46a9      	mov	r9, r5
 8005760:	46b2      	mov	sl, r6
 8005762:	46bb      	mov	fp, r7
 8005764:	f380 8809 	msr	PSP, r0
 8005768:	3820      	subs	r0, #32
 800576a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800576c:	4718      	bx	r3
 800576e:	46c0      	nop			; (mov r8, r8)

08005770 <pxCurrentTCBConst>:
 8005770:	200004a8 	.word	0x200004a8
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 8005774:	46c0      	nop			; (mov r8, r8)
 8005776:	46c0      	nop			; (mov r8, r8)

08005778 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b082      	sub	sp, #8
 800577c:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 800577e:	f7ff ffc9 	bl	8005714 <ulSetInterruptMaskFromISR>
 8005782:	0003      	movs	r3, r0
 8005784:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005786:	f7ff fb6b 	bl	8004e60 <xTaskIncrementTick>
 800578a:	1e03      	subs	r3, r0, #0
 800578c:	d003      	beq.n	8005796 <SysTick_Handler+0x1e>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 800578e:	4b06      	ldr	r3, [pc, #24]	; (80057a8 <SysTick_Handler+0x30>)
 8005790:	2280      	movs	r2, #128	; 0x80
 8005792:	0552      	lsls	r2, r2, #21
 8005794:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	0018      	movs	r0, r3
 800579a:	f7ff ffc1 	bl	8005720 <vClearInterruptMaskFromISR>
}
 800579e:	46c0      	nop			; (mov r8, r8)
 80057a0:	46bd      	mov	sp, r7
 80057a2:	b002      	add	sp, #8
 80057a4:	bd80      	pop	{r7, pc}
 80057a6:	46c0      	nop			; (mov r8, r8)
 80057a8:	e000ed04 	.word	0xe000ed04

080057ac <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
 80057ac:	b580      	push	{r7, lr}
 80057ae:	af00      	add	r7, sp, #0
   ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 }
 #endif /* configUSE_TICKLESS_IDLE */

/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL = 0UL;
 80057b0:	4b0b      	ldr	r3, [pc, #44]	; (80057e0 <prvSetupTimerInterrupt+0x34>)
 80057b2:	2200      	movs	r2, #0
 80057b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE = 0UL;
 80057b6:	4b0b      	ldr	r3, [pc, #44]	; (80057e4 <prvSetupTimerInterrupt+0x38>)
 80057b8:	2200      	movs	r2, #0
 80057ba:	601a      	str	r2, [r3, #0]

 /* Configure SysTick to interrupt at the requested rate. */
 portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80057bc:	4b0a      	ldr	r3, [pc, #40]	; (80057e8 <prvSetupTimerInterrupt+0x3c>)
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	22fa      	movs	r2, #250	; 0xfa
 80057c2:	0091      	lsls	r1, r2, #2
 80057c4:	0018      	movs	r0, r3
 80057c6:	f7fa fca9 	bl	800011c <__udivsi3>
 80057ca:	0003      	movs	r3, r0
 80057cc:	001a      	movs	r2, r3
 80057ce:	4b07      	ldr	r3, [pc, #28]	; (80057ec <prvSetupTimerInterrupt+0x40>)
 80057d0:	3a01      	subs	r2, #1
 80057d2:	601a      	str	r2, [r3, #0]
 portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 80057d4:	4b02      	ldr	r3, [pc, #8]	; (80057e0 <prvSetupTimerInterrupt+0x34>)
 80057d6:	2207      	movs	r2, #7
 80057d8:	601a      	str	r2, [r3, #0]
}
 80057da:	46c0      	nop			; (mov r8, r8)
 80057dc:	46bd      	mov	sp, r7
 80057de:	bd80      	pop	{r7, pc}
 80057e0:	e000e010 	.word	0xe000e010
 80057e4:	e000e018 	.word	0xe000e018
 80057e8:	20000010 	.word	0x20000010
 80057ec:	e000e014 	.word	0xe000e014

080057f0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80057f0:	b580      	push	{r7, lr}
 80057f2:	b086      	sub	sp, #24
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80057f8:	2300      	movs	r3, #0
 80057fa:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 80057fc:	f7ff fa98 	bl	8004d30 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005800:	4b49      	ldr	r3, [pc, #292]	; (8005928 <pvPortMalloc+0x138>)
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	2b00      	cmp	r3, #0
 8005806:	d101      	bne.n	800580c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005808:	f000 f8e0 	bl	80059cc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800580c:	4b47      	ldr	r3, [pc, #284]	; (800592c <pvPortMalloc+0x13c>)
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	687a      	ldr	r2, [r7, #4]
 8005812:	4013      	ands	r3, r2
 8005814:	d000      	beq.n	8005818 <pvPortMalloc+0x28>
 8005816:	e079      	b.n	800590c <pvPortMalloc+0x11c>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2b00      	cmp	r3, #0
 800581c:	d012      	beq.n	8005844 <pvPortMalloc+0x54>
			{
				xWantedSize += xHeapStructSize;
 800581e:	2208      	movs	r2, #8
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	189b      	adds	r3, r3, r2
 8005824:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	2207      	movs	r2, #7
 800582a:	4013      	ands	r3, r2
 800582c:	d00a      	beq.n	8005844 <pvPortMalloc+0x54>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2207      	movs	r2, #7
 8005832:	4393      	bics	r3, r2
 8005834:	3308      	adds	r3, #8
 8005836:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2207      	movs	r2, #7
 800583c:	4013      	ands	r3, r2
 800583e:	d001      	beq.n	8005844 <pvPortMalloc+0x54>
 8005840:	b672      	cpsid	i
 8005842:	e7fe      	b.n	8005842 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2b00      	cmp	r3, #0
 8005848:	d060      	beq.n	800590c <pvPortMalloc+0x11c>
 800584a:	4b39      	ldr	r3, [pc, #228]	; (8005930 <pvPortMalloc+0x140>)
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	687a      	ldr	r2, [r7, #4]
 8005850:	429a      	cmp	r2, r3
 8005852:	d85b      	bhi.n	800590c <pvPortMalloc+0x11c>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005854:	4b37      	ldr	r3, [pc, #220]	; (8005934 <pvPortMalloc+0x144>)
 8005856:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 8005858:	4b36      	ldr	r3, [pc, #216]	; (8005934 <pvPortMalloc+0x144>)
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800585e:	e004      	b.n	800586a <pvPortMalloc+0x7a>
				{
					pxPreviousBlock = pxBlock;
 8005860:	697b      	ldr	r3, [r7, #20]
 8005862:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005864:	697b      	ldr	r3, [r7, #20]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800586a:	697b      	ldr	r3, [r7, #20]
 800586c:	685b      	ldr	r3, [r3, #4]
 800586e:	687a      	ldr	r2, [r7, #4]
 8005870:	429a      	cmp	r2, r3
 8005872:	d903      	bls.n	800587c <pvPortMalloc+0x8c>
 8005874:	697b      	ldr	r3, [r7, #20]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	2b00      	cmp	r3, #0
 800587a:	d1f1      	bne.n	8005860 <pvPortMalloc+0x70>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800587c:	4b2a      	ldr	r3, [pc, #168]	; (8005928 <pvPortMalloc+0x138>)
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	697a      	ldr	r2, [r7, #20]
 8005882:	429a      	cmp	r2, r3
 8005884:	d042      	beq.n	800590c <pvPortMalloc+0x11c>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005886:	693b      	ldr	r3, [r7, #16]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	2208      	movs	r2, #8
 800588c:	189b      	adds	r3, r3, r2
 800588e:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005890:	697b      	ldr	r3, [r7, #20]
 8005892:	681a      	ldr	r2, [r3, #0]
 8005894:	693b      	ldr	r3, [r7, #16]
 8005896:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005898:	697b      	ldr	r3, [r7, #20]
 800589a:	685a      	ldr	r2, [r3, #4]
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	1ad2      	subs	r2, r2, r3
 80058a0:	2308      	movs	r3, #8
 80058a2:	005b      	lsls	r3, r3, #1
 80058a4:	429a      	cmp	r2, r3
 80058a6:	d916      	bls.n	80058d6 <pvPortMalloc+0xe6>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80058a8:	697a      	ldr	r2, [r7, #20]
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	18d3      	adds	r3, r2, r3
 80058ae:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80058b0:	68bb      	ldr	r3, [r7, #8]
 80058b2:	2207      	movs	r2, #7
 80058b4:	4013      	ands	r3, r2
 80058b6:	d001      	beq.n	80058bc <pvPortMalloc+0xcc>
 80058b8:	b672      	cpsid	i
 80058ba:	e7fe      	b.n	80058ba <pvPortMalloc+0xca>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80058bc:	697b      	ldr	r3, [r7, #20]
 80058be:	685a      	ldr	r2, [r3, #4]
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	1ad2      	subs	r2, r2, r3
 80058c4:	68bb      	ldr	r3, [r7, #8]
 80058c6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80058c8:	697b      	ldr	r3, [r7, #20]
 80058ca:	687a      	ldr	r2, [r7, #4]
 80058cc:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80058ce:	68bb      	ldr	r3, [r7, #8]
 80058d0:	0018      	movs	r0, r3
 80058d2:	f000 f8db 	bl	8005a8c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80058d6:	4b16      	ldr	r3, [pc, #88]	; (8005930 <pvPortMalloc+0x140>)
 80058d8:	681a      	ldr	r2, [r3, #0]
 80058da:	697b      	ldr	r3, [r7, #20]
 80058dc:	685b      	ldr	r3, [r3, #4]
 80058de:	1ad2      	subs	r2, r2, r3
 80058e0:	4b13      	ldr	r3, [pc, #76]	; (8005930 <pvPortMalloc+0x140>)
 80058e2:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80058e4:	4b12      	ldr	r3, [pc, #72]	; (8005930 <pvPortMalloc+0x140>)
 80058e6:	681a      	ldr	r2, [r3, #0]
 80058e8:	4b13      	ldr	r3, [pc, #76]	; (8005938 <pvPortMalloc+0x148>)
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	429a      	cmp	r2, r3
 80058ee:	d203      	bcs.n	80058f8 <pvPortMalloc+0x108>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80058f0:	4b0f      	ldr	r3, [pc, #60]	; (8005930 <pvPortMalloc+0x140>)
 80058f2:	681a      	ldr	r2, [r3, #0]
 80058f4:	4b10      	ldr	r3, [pc, #64]	; (8005938 <pvPortMalloc+0x148>)
 80058f6:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80058f8:	697b      	ldr	r3, [r7, #20]
 80058fa:	685a      	ldr	r2, [r3, #4]
 80058fc:	4b0b      	ldr	r3, [pc, #44]	; (800592c <pvPortMalloc+0x13c>)
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	431a      	orrs	r2, r3
 8005902:	697b      	ldr	r3, [r7, #20]
 8005904:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005906:	697b      	ldr	r3, [r7, #20]
 8005908:	2200      	movs	r2, #0
 800590a:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800590c:	f7ff fa1c 	bl	8004d48 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	2207      	movs	r2, #7
 8005914:	4013      	ands	r3, r2
 8005916:	d001      	beq.n	800591c <pvPortMalloc+0x12c>
 8005918:	b672      	cpsid	i
 800591a:	e7fe      	b.n	800591a <pvPortMalloc+0x12a>
	return pvReturn;
 800591c:	68fb      	ldr	r3, [r7, #12]
}
 800591e:	0018      	movs	r0, r3
 8005920:	46bd      	mov	sp, r7
 8005922:	b006      	add	sp, #24
 8005924:	bd80      	pop	{r7, pc}
 8005926:	46c0      	nop			; (mov r8, r8)
 8005928:	200011dc 	.word	0x200011dc
 800592c:	200011e8 	.word	0x200011e8
 8005930:	200011e0 	.word	0x200011e0
 8005934:	200011d4 	.word	0x200011d4
 8005938:	200011e4 	.word	0x200011e4

0800593c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800593c:	b580      	push	{r7, lr}
 800593e:	b084      	sub	sp, #16
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2b00      	cmp	r3, #0
 800594c:	d035      	beq.n	80059ba <vPortFree+0x7e>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800594e:	2308      	movs	r3, #8
 8005950:	425b      	negs	r3, r3
 8005952:	68fa      	ldr	r2, [r7, #12]
 8005954:	18d3      	adds	r3, r2, r3
 8005956:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800595c:	68bb      	ldr	r3, [r7, #8]
 800595e:	685a      	ldr	r2, [r3, #4]
 8005960:	4b18      	ldr	r3, [pc, #96]	; (80059c4 <vPortFree+0x88>)
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	4013      	ands	r3, r2
 8005966:	d101      	bne.n	800596c <vPortFree+0x30>
 8005968:	b672      	cpsid	i
 800596a:	e7fe      	b.n	800596a <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800596c:	68bb      	ldr	r3, [r7, #8]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	2b00      	cmp	r3, #0
 8005972:	d001      	beq.n	8005978 <vPortFree+0x3c>
 8005974:	b672      	cpsid	i
 8005976:	e7fe      	b.n	8005976 <vPortFree+0x3a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005978:	68bb      	ldr	r3, [r7, #8]
 800597a:	685a      	ldr	r2, [r3, #4]
 800597c:	4b11      	ldr	r3, [pc, #68]	; (80059c4 <vPortFree+0x88>)
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	4013      	ands	r3, r2
 8005982:	d01a      	beq.n	80059ba <vPortFree+0x7e>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005984:	68bb      	ldr	r3, [r7, #8]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	2b00      	cmp	r3, #0
 800598a:	d116      	bne.n	80059ba <vPortFree+0x7e>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800598c:	68bb      	ldr	r3, [r7, #8]
 800598e:	685a      	ldr	r2, [r3, #4]
 8005990:	4b0c      	ldr	r3, [pc, #48]	; (80059c4 <vPortFree+0x88>)
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	43db      	mvns	r3, r3
 8005996:	401a      	ands	r2, r3
 8005998:	68bb      	ldr	r3, [r7, #8]
 800599a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800599c:	f7ff f9c8 	bl	8004d30 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80059a0:	68bb      	ldr	r3, [r7, #8]
 80059a2:	685a      	ldr	r2, [r3, #4]
 80059a4:	4b08      	ldr	r3, [pc, #32]	; (80059c8 <vPortFree+0x8c>)
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	18d2      	adds	r2, r2, r3
 80059aa:	4b07      	ldr	r3, [pc, #28]	; (80059c8 <vPortFree+0x8c>)
 80059ac:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80059ae:	68bb      	ldr	r3, [r7, #8]
 80059b0:	0018      	movs	r0, r3
 80059b2:	f000 f86b 	bl	8005a8c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80059b6:	f7ff f9c7 	bl	8004d48 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80059ba:	46c0      	nop			; (mov r8, r8)
 80059bc:	46bd      	mov	sp, r7
 80059be:	b004      	add	sp, #16
 80059c0:	bd80      	pop	{r7, pc}
 80059c2:	46c0      	nop			; (mov r8, r8)
 80059c4:	200011e8 	.word	0x200011e8
 80059c8:	200011e0 	.word	0x200011e0

080059cc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80059cc:	b580      	push	{r7, lr}
 80059ce:	b084      	sub	sp, #16
 80059d0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80059d2:	23c0      	movs	r3, #192	; 0xc0
 80059d4:	011b      	lsls	r3, r3, #4
 80059d6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80059d8:	4b26      	ldr	r3, [pc, #152]	; (8005a74 <prvHeapInit+0xa8>)
 80059da:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	2207      	movs	r2, #7
 80059e0:	4013      	ands	r3, r2
 80059e2:	d00c      	beq.n	80059fe <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	3307      	adds	r3, #7
 80059e8:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	2207      	movs	r2, #7
 80059ee:	4393      	bics	r3, r2
 80059f0:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80059f2:	68ba      	ldr	r2, [r7, #8]
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	1ad2      	subs	r2, r2, r3
 80059f8:	4b1e      	ldr	r3, [pc, #120]	; (8005a74 <prvHeapInit+0xa8>)
 80059fa:	18d3      	adds	r3, r2, r3
 80059fc:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005a02:	4b1d      	ldr	r3, [pc, #116]	; (8005a78 <prvHeapInit+0xac>)
 8005a04:	687a      	ldr	r2, [r7, #4]
 8005a06:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005a08:	4b1b      	ldr	r3, [pc, #108]	; (8005a78 <prvHeapInit+0xac>)
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	68ba      	ldr	r2, [r7, #8]
 8005a12:	18d3      	adds	r3, r2, r3
 8005a14:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005a16:	2208      	movs	r2, #8
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	1a9b      	subs	r3, r3, r2
 8005a1c:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	2207      	movs	r2, #7
 8005a22:	4393      	bics	r3, r2
 8005a24:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005a26:	68fa      	ldr	r2, [r7, #12]
 8005a28:	4b14      	ldr	r3, [pc, #80]	; (8005a7c <prvHeapInit+0xb0>)
 8005a2a:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 8005a2c:	4b13      	ldr	r3, [pc, #76]	; (8005a7c <prvHeapInit+0xb0>)
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	2200      	movs	r2, #0
 8005a32:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005a34:	4b11      	ldr	r3, [pc, #68]	; (8005a7c <prvHeapInit+0xb0>)
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	2200      	movs	r2, #0
 8005a3a:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	68fa      	ldr	r2, [r7, #12]
 8005a44:	1ad2      	subs	r2, r2, r3
 8005a46:	683b      	ldr	r3, [r7, #0]
 8005a48:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005a4a:	4b0c      	ldr	r3, [pc, #48]	; (8005a7c <prvHeapInit+0xb0>)
 8005a4c:	681a      	ldr	r2, [r3, #0]
 8005a4e:	683b      	ldr	r3, [r7, #0]
 8005a50:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005a52:	683b      	ldr	r3, [r7, #0]
 8005a54:	685a      	ldr	r2, [r3, #4]
 8005a56:	4b0a      	ldr	r3, [pc, #40]	; (8005a80 <prvHeapInit+0xb4>)
 8005a58:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	685a      	ldr	r2, [r3, #4]
 8005a5e:	4b09      	ldr	r3, [pc, #36]	; (8005a84 <prvHeapInit+0xb8>)
 8005a60:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005a62:	4b09      	ldr	r3, [pc, #36]	; (8005a88 <prvHeapInit+0xbc>)
 8005a64:	2280      	movs	r2, #128	; 0x80
 8005a66:	0612      	lsls	r2, r2, #24
 8005a68:	601a      	str	r2, [r3, #0]
}
 8005a6a:	46c0      	nop			; (mov r8, r8)
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	b004      	add	sp, #16
 8005a70:	bd80      	pop	{r7, pc}
 8005a72:	46c0      	nop			; (mov r8, r8)
 8005a74:	200005d4 	.word	0x200005d4
 8005a78:	200011d4 	.word	0x200011d4
 8005a7c:	200011dc 	.word	0x200011dc
 8005a80:	200011e4 	.word	0x200011e4
 8005a84:	200011e0 	.word	0x200011e0
 8005a88:	200011e8 	.word	0x200011e8

08005a8c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005a8c:	b580      	push	{r7, lr}
 8005a8e:	b084      	sub	sp, #16
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005a94:	4b27      	ldr	r3, [pc, #156]	; (8005b34 <prvInsertBlockIntoFreeList+0xa8>)
 8005a96:	60fb      	str	r3, [r7, #12]
 8005a98:	e002      	b.n	8005aa0 <prvInsertBlockIntoFreeList+0x14>
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	60fb      	str	r3, [r7, #12]
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	687a      	ldr	r2, [r7, #4]
 8005aa6:	429a      	cmp	r2, r3
 8005aa8:	d8f7      	bhi.n	8005a9a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	685b      	ldr	r3, [r3, #4]
 8005ab2:	68ba      	ldr	r2, [r7, #8]
 8005ab4:	18d3      	adds	r3, r2, r3
 8005ab6:	687a      	ldr	r2, [r7, #4]
 8005ab8:	429a      	cmp	r2, r3
 8005aba:	d108      	bne.n	8005ace <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	685a      	ldr	r2, [r3, #4]
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	685b      	ldr	r3, [r3, #4]
 8005ac4:	18d2      	adds	r2, r2, r3
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	685b      	ldr	r3, [r3, #4]
 8005ad6:	68ba      	ldr	r2, [r7, #8]
 8005ad8:	18d2      	adds	r2, r2, r3
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	429a      	cmp	r2, r3
 8005ae0:	d118      	bne.n	8005b14 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	681a      	ldr	r2, [r3, #0]
 8005ae6:	4b14      	ldr	r3, [pc, #80]	; (8005b38 <prvInsertBlockIntoFreeList+0xac>)
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	429a      	cmp	r2, r3
 8005aec:	d00d      	beq.n	8005b0a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	685a      	ldr	r2, [r3, #4]
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	685b      	ldr	r3, [r3, #4]
 8005af8:	18d2      	adds	r2, r2, r3
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	681a      	ldr	r2, [r3, #0]
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	601a      	str	r2, [r3, #0]
 8005b08:	e008      	b.n	8005b1c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005b0a:	4b0b      	ldr	r3, [pc, #44]	; (8005b38 <prvInsertBlockIntoFreeList+0xac>)
 8005b0c:	681a      	ldr	r2, [r3, #0]
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	601a      	str	r2, [r3, #0]
 8005b12:	e003      	b.n	8005b1c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	681a      	ldr	r2, [r3, #0]
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005b1c:	68fa      	ldr	r2, [r7, #12]
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	429a      	cmp	r2, r3
 8005b22:	d002      	beq.n	8005b2a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	687a      	ldr	r2, [r7, #4]
 8005b28:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005b2a:	46c0      	nop			; (mov r8, r8)
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	b004      	add	sp, #16
 8005b30:	bd80      	pop	{r7, pc}
 8005b32:	46c0      	nop			; (mov r8, r8)
 8005b34:	200011d4 	.word	0x200011d4
 8005b38:	200011dc 	.word	0x200011dc

08005b3c <std>:
 8005b3c:	2300      	movs	r3, #0
 8005b3e:	b510      	push	{r4, lr}
 8005b40:	0004      	movs	r4, r0
 8005b42:	6003      	str	r3, [r0, #0]
 8005b44:	6043      	str	r3, [r0, #4]
 8005b46:	6083      	str	r3, [r0, #8]
 8005b48:	8181      	strh	r1, [r0, #12]
 8005b4a:	6643      	str	r3, [r0, #100]	; 0x64
 8005b4c:	0019      	movs	r1, r3
 8005b4e:	81c2      	strh	r2, [r0, #14]
 8005b50:	6103      	str	r3, [r0, #16]
 8005b52:	6143      	str	r3, [r0, #20]
 8005b54:	6183      	str	r3, [r0, #24]
 8005b56:	2208      	movs	r2, #8
 8005b58:	305c      	adds	r0, #92	; 0x5c
 8005b5a:	f000 f8fd 	bl	8005d58 <memset>
 8005b5e:	4b05      	ldr	r3, [pc, #20]	; (8005b74 <std+0x38>)
 8005b60:	6224      	str	r4, [r4, #32]
 8005b62:	6263      	str	r3, [r4, #36]	; 0x24
 8005b64:	4b04      	ldr	r3, [pc, #16]	; (8005b78 <std+0x3c>)
 8005b66:	62a3      	str	r3, [r4, #40]	; 0x28
 8005b68:	4b04      	ldr	r3, [pc, #16]	; (8005b7c <std+0x40>)
 8005b6a:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005b6c:	4b04      	ldr	r3, [pc, #16]	; (8005b80 <std+0x44>)
 8005b6e:	6323      	str	r3, [r4, #48]	; 0x30
 8005b70:	bd10      	pop	{r4, pc}
 8005b72:	46c0      	nop			; (mov r8, r8)
 8005b74:	08005cc1 	.word	0x08005cc1
 8005b78:	08005ce9 	.word	0x08005ce9
 8005b7c:	08005d21 	.word	0x08005d21
 8005b80:	08005d4d 	.word	0x08005d4d

08005b84 <stdio_exit_handler>:
 8005b84:	b510      	push	{r4, lr}
 8005b86:	4a03      	ldr	r2, [pc, #12]	; (8005b94 <stdio_exit_handler+0x10>)
 8005b88:	4903      	ldr	r1, [pc, #12]	; (8005b98 <stdio_exit_handler+0x14>)
 8005b8a:	4804      	ldr	r0, [pc, #16]	; (8005b9c <stdio_exit_handler+0x18>)
 8005b8c:	f000 f86c 	bl	8005c68 <_fwalk_sglue>
 8005b90:	bd10      	pop	{r4, pc}
 8005b92:	46c0      	nop			; (mov r8, r8)
 8005b94:	20000020 	.word	0x20000020
 8005b98:	080067c5 	.word	0x080067c5
 8005b9c:	2000002c 	.word	0x2000002c

08005ba0 <cleanup_stdio>:
 8005ba0:	6841      	ldr	r1, [r0, #4]
 8005ba2:	4b0b      	ldr	r3, [pc, #44]	; (8005bd0 <cleanup_stdio+0x30>)
 8005ba4:	b510      	push	{r4, lr}
 8005ba6:	0004      	movs	r4, r0
 8005ba8:	4299      	cmp	r1, r3
 8005baa:	d001      	beq.n	8005bb0 <cleanup_stdio+0x10>
 8005bac:	f000 fe0a 	bl	80067c4 <_fflush_r>
 8005bb0:	68a1      	ldr	r1, [r4, #8]
 8005bb2:	4b08      	ldr	r3, [pc, #32]	; (8005bd4 <cleanup_stdio+0x34>)
 8005bb4:	4299      	cmp	r1, r3
 8005bb6:	d002      	beq.n	8005bbe <cleanup_stdio+0x1e>
 8005bb8:	0020      	movs	r0, r4
 8005bba:	f000 fe03 	bl	80067c4 <_fflush_r>
 8005bbe:	68e1      	ldr	r1, [r4, #12]
 8005bc0:	4b05      	ldr	r3, [pc, #20]	; (8005bd8 <cleanup_stdio+0x38>)
 8005bc2:	4299      	cmp	r1, r3
 8005bc4:	d002      	beq.n	8005bcc <cleanup_stdio+0x2c>
 8005bc6:	0020      	movs	r0, r4
 8005bc8:	f000 fdfc 	bl	80067c4 <_fflush_r>
 8005bcc:	bd10      	pop	{r4, pc}
 8005bce:	46c0      	nop			; (mov r8, r8)
 8005bd0:	200011ec 	.word	0x200011ec
 8005bd4:	20001254 	.word	0x20001254
 8005bd8:	200012bc 	.word	0x200012bc

08005bdc <global_stdio_init.part.0>:
 8005bdc:	b510      	push	{r4, lr}
 8005bde:	4b09      	ldr	r3, [pc, #36]	; (8005c04 <global_stdio_init.part.0+0x28>)
 8005be0:	4a09      	ldr	r2, [pc, #36]	; (8005c08 <global_stdio_init.part.0+0x2c>)
 8005be2:	2104      	movs	r1, #4
 8005be4:	601a      	str	r2, [r3, #0]
 8005be6:	4809      	ldr	r0, [pc, #36]	; (8005c0c <global_stdio_init.part.0+0x30>)
 8005be8:	2200      	movs	r2, #0
 8005bea:	f7ff ffa7 	bl	8005b3c <std>
 8005bee:	2201      	movs	r2, #1
 8005bf0:	2109      	movs	r1, #9
 8005bf2:	4807      	ldr	r0, [pc, #28]	; (8005c10 <global_stdio_init.part.0+0x34>)
 8005bf4:	f7ff ffa2 	bl	8005b3c <std>
 8005bf8:	2202      	movs	r2, #2
 8005bfa:	2112      	movs	r1, #18
 8005bfc:	4805      	ldr	r0, [pc, #20]	; (8005c14 <global_stdio_init.part.0+0x38>)
 8005bfe:	f7ff ff9d 	bl	8005b3c <std>
 8005c02:	bd10      	pop	{r4, pc}
 8005c04:	20001324 	.word	0x20001324
 8005c08:	08005b85 	.word	0x08005b85
 8005c0c:	200011ec 	.word	0x200011ec
 8005c10:	20001254 	.word	0x20001254
 8005c14:	200012bc 	.word	0x200012bc

08005c18 <__sfp_lock_acquire>:
 8005c18:	b510      	push	{r4, lr}
 8005c1a:	4802      	ldr	r0, [pc, #8]	; (8005c24 <__sfp_lock_acquire+0xc>)
 8005c1c:	f000 f97a 	bl	8005f14 <__retarget_lock_acquire_recursive>
 8005c20:	bd10      	pop	{r4, pc}
 8005c22:	46c0      	nop			; (mov r8, r8)
 8005c24:	2000132d 	.word	0x2000132d

08005c28 <__sfp_lock_release>:
 8005c28:	b510      	push	{r4, lr}
 8005c2a:	4802      	ldr	r0, [pc, #8]	; (8005c34 <__sfp_lock_release+0xc>)
 8005c2c:	f000 f973 	bl	8005f16 <__retarget_lock_release_recursive>
 8005c30:	bd10      	pop	{r4, pc}
 8005c32:	46c0      	nop			; (mov r8, r8)
 8005c34:	2000132d 	.word	0x2000132d

08005c38 <__sinit>:
 8005c38:	b510      	push	{r4, lr}
 8005c3a:	0004      	movs	r4, r0
 8005c3c:	f7ff ffec 	bl	8005c18 <__sfp_lock_acquire>
 8005c40:	6a23      	ldr	r3, [r4, #32]
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d002      	beq.n	8005c4c <__sinit+0x14>
 8005c46:	f7ff ffef 	bl	8005c28 <__sfp_lock_release>
 8005c4a:	bd10      	pop	{r4, pc}
 8005c4c:	4b04      	ldr	r3, [pc, #16]	; (8005c60 <__sinit+0x28>)
 8005c4e:	6223      	str	r3, [r4, #32]
 8005c50:	4b04      	ldr	r3, [pc, #16]	; (8005c64 <__sinit+0x2c>)
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d1f6      	bne.n	8005c46 <__sinit+0xe>
 8005c58:	f7ff ffc0 	bl	8005bdc <global_stdio_init.part.0>
 8005c5c:	e7f3      	b.n	8005c46 <__sinit+0xe>
 8005c5e:	46c0      	nop			; (mov r8, r8)
 8005c60:	08005ba1 	.word	0x08005ba1
 8005c64:	20001324 	.word	0x20001324

08005c68 <_fwalk_sglue>:
 8005c68:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005c6a:	0014      	movs	r4, r2
 8005c6c:	2600      	movs	r6, #0
 8005c6e:	9000      	str	r0, [sp, #0]
 8005c70:	9101      	str	r1, [sp, #4]
 8005c72:	68a5      	ldr	r5, [r4, #8]
 8005c74:	6867      	ldr	r7, [r4, #4]
 8005c76:	3f01      	subs	r7, #1
 8005c78:	d504      	bpl.n	8005c84 <_fwalk_sglue+0x1c>
 8005c7a:	6824      	ldr	r4, [r4, #0]
 8005c7c:	2c00      	cmp	r4, #0
 8005c7e:	d1f8      	bne.n	8005c72 <_fwalk_sglue+0xa>
 8005c80:	0030      	movs	r0, r6
 8005c82:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005c84:	89ab      	ldrh	r3, [r5, #12]
 8005c86:	2b01      	cmp	r3, #1
 8005c88:	d908      	bls.n	8005c9c <_fwalk_sglue+0x34>
 8005c8a:	220e      	movs	r2, #14
 8005c8c:	5eab      	ldrsh	r3, [r5, r2]
 8005c8e:	3301      	adds	r3, #1
 8005c90:	d004      	beq.n	8005c9c <_fwalk_sglue+0x34>
 8005c92:	0029      	movs	r1, r5
 8005c94:	9800      	ldr	r0, [sp, #0]
 8005c96:	9b01      	ldr	r3, [sp, #4]
 8005c98:	4798      	blx	r3
 8005c9a:	4306      	orrs	r6, r0
 8005c9c:	3568      	adds	r5, #104	; 0x68
 8005c9e:	e7ea      	b.n	8005c76 <_fwalk_sglue+0xe>

08005ca0 <iprintf>:
 8005ca0:	b40f      	push	{r0, r1, r2, r3}
 8005ca2:	b507      	push	{r0, r1, r2, lr}
 8005ca4:	4905      	ldr	r1, [pc, #20]	; (8005cbc <iprintf+0x1c>)
 8005ca6:	ab04      	add	r3, sp, #16
 8005ca8:	6808      	ldr	r0, [r1, #0]
 8005caa:	cb04      	ldmia	r3!, {r2}
 8005cac:	6881      	ldr	r1, [r0, #8]
 8005cae:	9301      	str	r3, [sp, #4]
 8005cb0:	f000 fa62 	bl	8006178 <_vfiprintf_r>
 8005cb4:	b003      	add	sp, #12
 8005cb6:	bc08      	pop	{r3}
 8005cb8:	b004      	add	sp, #16
 8005cba:	4718      	bx	r3
 8005cbc:	20000078 	.word	0x20000078

08005cc0 <__sread>:
 8005cc0:	b570      	push	{r4, r5, r6, lr}
 8005cc2:	000c      	movs	r4, r1
 8005cc4:	250e      	movs	r5, #14
 8005cc6:	5f49      	ldrsh	r1, [r1, r5]
 8005cc8:	f000 f8d2 	bl	8005e70 <_read_r>
 8005ccc:	2800      	cmp	r0, #0
 8005cce:	db03      	blt.n	8005cd8 <__sread+0x18>
 8005cd0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005cd2:	181b      	adds	r3, r3, r0
 8005cd4:	6563      	str	r3, [r4, #84]	; 0x54
 8005cd6:	bd70      	pop	{r4, r5, r6, pc}
 8005cd8:	89a3      	ldrh	r3, [r4, #12]
 8005cda:	4a02      	ldr	r2, [pc, #8]	; (8005ce4 <__sread+0x24>)
 8005cdc:	4013      	ands	r3, r2
 8005cde:	81a3      	strh	r3, [r4, #12]
 8005ce0:	e7f9      	b.n	8005cd6 <__sread+0x16>
 8005ce2:	46c0      	nop			; (mov r8, r8)
 8005ce4:	ffffefff 	.word	0xffffefff

08005ce8 <__swrite>:
 8005ce8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cea:	001f      	movs	r7, r3
 8005cec:	898b      	ldrh	r3, [r1, #12]
 8005cee:	0005      	movs	r5, r0
 8005cf0:	000c      	movs	r4, r1
 8005cf2:	0016      	movs	r6, r2
 8005cf4:	05db      	lsls	r3, r3, #23
 8005cf6:	d505      	bpl.n	8005d04 <__swrite+0x1c>
 8005cf8:	230e      	movs	r3, #14
 8005cfa:	5ec9      	ldrsh	r1, [r1, r3]
 8005cfc:	2200      	movs	r2, #0
 8005cfe:	2302      	movs	r3, #2
 8005d00:	f000 f8a2 	bl	8005e48 <_lseek_r>
 8005d04:	89a3      	ldrh	r3, [r4, #12]
 8005d06:	4a05      	ldr	r2, [pc, #20]	; (8005d1c <__swrite+0x34>)
 8005d08:	0028      	movs	r0, r5
 8005d0a:	4013      	ands	r3, r2
 8005d0c:	81a3      	strh	r3, [r4, #12]
 8005d0e:	0032      	movs	r2, r6
 8005d10:	230e      	movs	r3, #14
 8005d12:	5ee1      	ldrsh	r1, [r4, r3]
 8005d14:	003b      	movs	r3, r7
 8005d16:	f000 f8bf 	bl	8005e98 <_write_r>
 8005d1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005d1c:	ffffefff 	.word	0xffffefff

08005d20 <__sseek>:
 8005d20:	b570      	push	{r4, r5, r6, lr}
 8005d22:	000c      	movs	r4, r1
 8005d24:	250e      	movs	r5, #14
 8005d26:	5f49      	ldrsh	r1, [r1, r5]
 8005d28:	f000 f88e 	bl	8005e48 <_lseek_r>
 8005d2c:	89a3      	ldrh	r3, [r4, #12]
 8005d2e:	1c42      	adds	r2, r0, #1
 8005d30:	d103      	bne.n	8005d3a <__sseek+0x1a>
 8005d32:	4a05      	ldr	r2, [pc, #20]	; (8005d48 <__sseek+0x28>)
 8005d34:	4013      	ands	r3, r2
 8005d36:	81a3      	strh	r3, [r4, #12]
 8005d38:	bd70      	pop	{r4, r5, r6, pc}
 8005d3a:	2280      	movs	r2, #128	; 0x80
 8005d3c:	0152      	lsls	r2, r2, #5
 8005d3e:	4313      	orrs	r3, r2
 8005d40:	81a3      	strh	r3, [r4, #12]
 8005d42:	6560      	str	r0, [r4, #84]	; 0x54
 8005d44:	e7f8      	b.n	8005d38 <__sseek+0x18>
 8005d46:	46c0      	nop			; (mov r8, r8)
 8005d48:	ffffefff 	.word	0xffffefff

08005d4c <__sclose>:
 8005d4c:	b510      	push	{r4, lr}
 8005d4e:	230e      	movs	r3, #14
 8005d50:	5ec9      	ldrsh	r1, [r1, r3]
 8005d52:	f000 f809 	bl	8005d68 <_close_r>
 8005d56:	bd10      	pop	{r4, pc}

08005d58 <memset>:
 8005d58:	0003      	movs	r3, r0
 8005d5a:	1882      	adds	r2, r0, r2
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	d100      	bne.n	8005d62 <memset+0xa>
 8005d60:	4770      	bx	lr
 8005d62:	7019      	strb	r1, [r3, #0]
 8005d64:	3301      	adds	r3, #1
 8005d66:	e7f9      	b.n	8005d5c <memset+0x4>

08005d68 <_close_r>:
 8005d68:	2300      	movs	r3, #0
 8005d6a:	b570      	push	{r4, r5, r6, lr}
 8005d6c:	4d06      	ldr	r5, [pc, #24]	; (8005d88 <_close_r+0x20>)
 8005d6e:	0004      	movs	r4, r0
 8005d70:	0008      	movs	r0, r1
 8005d72:	602b      	str	r3, [r5, #0]
 8005d74:	f7fb f929 	bl	8000fca <_close>
 8005d78:	1c43      	adds	r3, r0, #1
 8005d7a:	d103      	bne.n	8005d84 <_close_r+0x1c>
 8005d7c:	682b      	ldr	r3, [r5, #0]
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d000      	beq.n	8005d84 <_close_r+0x1c>
 8005d82:	6023      	str	r3, [r4, #0]
 8005d84:	bd70      	pop	{r4, r5, r6, pc}
 8005d86:	46c0      	nop			; (mov r8, r8)
 8005d88:	20001328 	.word	0x20001328

08005d8c <_reclaim_reent>:
 8005d8c:	4b2d      	ldr	r3, [pc, #180]	; (8005e44 <_reclaim_reent+0xb8>)
 8005d8e:	b570      	push	{r4, r5, r6, lr}
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	0004      	movs	r4, r0
 8005d94:	4283      	cmp	r3, r0
 8005d96:	d042      	beq.n	8005e1e <_reclaim_reent+0x92>
 8005d98:	69c3      	ldr	r3, [r0, #28]
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d00a      	beq.n	8005db4 <_reclaim_reent+0x28>
 8005d9e:	2500      	movs	r5, #0
 8005da0:	68db      	ldr	r3, [r3, #12]
 8005da2:	42ab      	cmp	r3, r5
 8005da4:	d140      	bne.n	8005e28 <_reclaim_reent+0x9c>
 8005da6:	69e3      	ldr	r3, [r4, #28]
 8005da8:	6819      	ldr	r1, [r3, #0]
 8005daa:	2900      	cmp	r1, #0
 8005dac:	d002      	beq.n	8005db4 <_reclaim_reent+0x28>
 8005dae:	0020      	movs	r0, r4
 8005db0:	f000 f8bc 	bl	8005f2c <_free_r>
 8005db4:	6961      	ldr	r1, [r4, #20]
 8005db6:	2900      	cmp	r1, #0
 8005db8:	d002      	beq.n	8005dc0 <_reclaim_reent+0x34>
 8005dba:	0020      	movs	r0, r4
 8005dbc:	f000 f8b6 	bl	8005f2c <_free_r>
 8005dc0:	69e1      	ldr	r1, [r4, #28]
 8005dc2:	2900      	cmp	r1, #0
 8005dc4:	d002      	beq.n	8005dcc <_reclaim_reent+0x40>
 8005dc6:	0020      	movs	r0, r4
 8005dc8:	f000 f8b0 	bl	8005f2c <_free_r>
 8005dcc:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8005dce:	2900      	cmp	r1, #0
 8005dd0:	d002      	beq.n	8005dd8 <_reclaim_reent+0x4c>
 8005dd2:	0020      	movs	r0, r4
 8005dd4:	f000 f8aa 	bl	8005f2c <_free_r>
 8005dd8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005dda:	2900      	cmp	r1, #0
 8005ddc:	d002      	beq.n	8005de4 <_reclaim_reent+0x58>
 8005dde:	0020      	movs	r0, r4
 8005de0:	f000 f8a4 	bl	8005f2c <_free_r>
 8005de4:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8005de6:	2900      	cmp	r1, #0
 8005de8:	d002      	beq.n	8005df0 <_reclaim_reent+0x64>
 8005dea:	0020      	movs	r0, r4
 8005dec:	f000 f89e 	bl	8005f2c <_free_r>
 8005df0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8005df2:	2900      	cmp	r1, #0
 8005df4:	d002      	beq.n	8005dfc <_reclaim_reent+0x70>
 8005df6:	0020      	movs	r0, r4
 8005df8:	f000 f898 	bl	8005f2c <_free_r>
 8005dfc:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8005dfe:	2900      	cmp	r1, #0
 8005e00:	d002      	beq.n	8005e08 <_reclaim_reent+0x7c>
 8005e02:	0020      	movs	r0, r4
 8005e04:	f000 f892 	bl	8005f2c <_free_r>
 8005e08:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8005e0a:	2900      	cmp	r1, #0
 8005e0c:	d002      	beq.n	8005e14 <_reclaim_reent+0x88>
 8005e0e:	0020      	movs	r0, r4
 8005e10:	f000 f88c 	bl	8005f2c <_free_r>
 8005e14:	6a23      	ldr	r3, [r4, #32]
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d001      	beq.n	8005e1e <_reclaim_reent+0x92>
 8005e1a:	0020      	movs	r0, r4
 8005e1c:	4798      	blx	r3
 8005e1e:	bd70      	pop	{r4, r5, r6, pc}
 8005e20:	5949      	ldr	r1, [r1, r5]
 8005e22:	2900      	cmp	r1, #0
 8005e24:	d108      	bne.n	8005e38 <_reclaim_reent+0xac>
 8005e26:	3504      	adds	r5, #4
 8005e28:	69e3      	ldr	r3, [r4, #28]
 8005e2a:	68d9      	ldr	r1, [r3, #12]
 8005e2c:	2d80      	cmp	r5, #128	; 0x80
 8005e2e:	d1f7      	bne.n	8005e20 <_reclaim_reent+0x94>
 8005e30:	0020      	movs	r0, r4
 8005e32:	f000 f87b 	bl	8005f2c <_free_r>
 8005e36:	e7b6      	b.n	8005da6 <_reclaim_reent+0x1a>
 8005e38:	680e      	ldr	r6, [r1, #0]
 8005e3a:	0020      	movs	r0, r4
 8005e3c:	f000 f876 	bl	8005f2c <_free_r>
 8005e40:	0031      	movs	r1, r6
 8005e42:	e7ee      	b.n	8005e22 <_reclaim_reent+0x96>
 8005e44:	20000078 	.word	0x20000078

08005e48 <_lseek_r>:
 8005e48:	b570      	push	{r4, r5, r6, lr}
 8005e4a:	0004      	movs	r4, r0
 8005e4c:	0008      	movs	r0, r1
 8005e4e:	0011      	movs	r1, r2
 8005e50:	001a      	movs	r2, r3
 8005e52:	2300      	movs	r3, #0
 8005e54:	4d05      	ldr	r5, [pc, #20]	; (8005e6c <_lseek_r+0x24>)
 8005e56:	602b      	str	r3, [r5, #0]
 8005e58:	f7fb f8d8 	bl	800100c <_lseek>
 8005e5c:	1c43      	adds	r3, r0, #1
 8005e5e:	d103      	bne.n	8005e68 <_lseek_r+0x20>
 8005e60:	682b      	ldr	r3, [r5, #0]
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d000      	beq.n	8005e68 <_lseek_r+0x20>
 8005e66:	6023      	str	r3, [r4, #0]
 8005e68:	bd70      	pop	{r4, r5, r6, pc}
 8005e6a:	46c0      	nop			; (mov r8, r8)
 8005e6c:	20001328 	.word	0x20001328

08005e70 <_read_r>:
 8005e70:	b570      	push	{r4, r5, r6, lr}
 8005e72:	0004      	movs	r4, r0
 8005e74:	0008      	movs	r0, r1
 8005e76:	0011      	movs	r1, r2
 8005e78:	001a      	movs	r2, r3
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	4d05      	ldr	r5, [pc, #20]	; (8005e94 <_read_r+0x24>)
 8005e7e:	602b      	str	r3, [r5, #0]
 8005e80:	f7fb f886 	bl	8000f90 <_read>
 8005e84:	1c43      	adds	r3, r0, #1
 8005e86:	d103      	bne.n	8005e90 <_read_r+0x20>
 8005e88:	682b      	ldr	r3, [r5, #0]
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d000      	beq.n	8005e90 <_read_r+0x20>
 8005e8e:	6023      	str	r3, [r4, #0]
 8005e90:	bd70      	pop	{r4, r5, r6, pc}
 8005e92:	46c0      	nop			; (mov r8, r8)
 8005e94:	20001328 	.word	0x20001328

08005e98 <_write_r>:
 8005e98:	b570      	push	{r4, r5, r6, lr}
 8005e9a:	0004      	movs	r4, r0
 8005e9c:	0008      	movs	r0, r1
 8005e9e:	0011      	movs	r1, r2
 8005ea0:	001a      	movs	r2, r3
 8005ea2:	2300      	movs	r3, #0
 8005ea4:	4d05      	ldr	r5, [pc, #20]	; (8005ebc <_write_r+0x24>)
 8005ea6:	602b      	str	r3, [r5, #0]
 8005ea8:	f7fa fc38 	bl	800071c <_write>
 8005eac:	1c43      	adds	r3, r0, #1
 8005eae:	d103      	bne.n	8005eb8 <_write_r+0x20>
 8005eb0:	682b      	ldr	r3, [r5, #0]
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d000      	beq.n	8005eb8 <_write_r+0x20>
 8005eb6:	6023      	str	r3, [r4, #0]
 8005eb8:	bd70      	pop	{r4, r5, r6, pc}
 8005eba:	46c0      	nop			; (mov r8, r8)
 8005ebc:	20001328 	.word	0x20001328

08005ec0 <__errno>:
 8005ec0:	4b01      	ldr	r3, [pc, #4]	; (8005ec8 <__errno+0x8>)
 8005ec2:	6818      	ldr	r0, [r3, #0]
 8005ec4:	4770      	bx	lr
 8005ec6:	46c0      	nop			; (mov r8, r8)
 8005ec8:	20000078 	.word	0x20000078

08005ecc <__libc_init_array>:
 8005ecc:	b570      	push	{r4, r5, r6, lr}
 8005ece:	2600      	movs	r6, #0
 8005ed0:	4c0c      	ldr	r4, [pc, #48]	; (8005f04 <__libc_init_array+0x38>)
 8005ed2:	4d0d      	ldr	r5, [pc, #52]	; (8005f08 <__libc_init_array+0x3c>)
 8005ed4:	1b64      	subs	r4, r4, r5
 8005ed6:	10a4      	asrs	r4, r4, #2
 8005ed8:	42a6      	cmp	r6, r4
 8005eda:	d109      	bne.n	8005ef0 <__libc_init_array+0x24>
 8005edc:	2600      	movs	r6, #0
 8005ede:	f000 fdeb 	bl	8006ab8 <_init>
 8005ee2:	4c0a      	ldr	r4, [pc, #40]	; (8005f0c <__libc_init_array+0x40>)
 8005ee4:	4d0a      	ldr	r5, [pc, #40]	; (8005f10 <__libc_init_array+0x44>)
 8005ee6:	1b64      	subs	r4, r4, r5
 8005ee8:	10a4      	asrs	r4, r4, #2
 8005eea:	42a6      	cmp	r6, r4
 8005eec:	d105      	bne.n	8005efa <__libc_init_array+0x2e>
 8005eee:	bd70      	pop	{r4, r5, r6, pc}
 8005ef0:	00b3      	lsls	r3, r6, #2
 8005ef2:	58eb      	ldr	r3, [r5, r3]
 8005ef4:	4798      	blx	r3
 8005ef6:	3601      	adds	r6, #1
 8005ef8:	e7ee      	b.n	8005ed8 <__libc_init_array+0xc>
 8005efa:	00b3      	lsls	r3, r6, #2
 8005efc:	58eb      	ldr	r3, [r5, r3]
 8005efe:	4798      	blx	r3
 8005f00:	3601      	adds	r6, #1
 8005f02:	e7f2      	b.n	8005eea <__libc_init_array+0x1e>
 8005f04:	08006bfc 	.word	0x08006bfc
 8005f08:	08006bfc 	.word	0x08006bfc
 8005f0c:	08006c00 	.word	0x08006c00
 8005f10:	08006bfc 	.word	0x08006bfc

08005f14 <__retarget_lock_acquire_recursive>:
 8005f14:	4770      	bx	lr

08005f16 <__retarget_lock_release_recursive>:
 8005f16:	4770      	bx	lr

08005f18 <memcpy>:
 8005f18:	2300      	movs	r3, #0
 8005f1a:	b510      	push	{r4, lr}
 8005f1c:	429a      	cmp	r2, r3
 8005f1e:	d100      	bne.n	8005f22 <memcpy+0xa>
 8005f20:	bd10      	pop	{r4, pc}
 8005f22:	5ccc      	ldrb	r4, [r1, r3]
 8005f24:	54c4      	strb	r4, [r0, r3]
 8005f26:	3301      	adds	r3, #1
 8005f28:	e7f8      	b.n	8005f1c <memcpy+0x4>
	...

08005f2c <_free_r>:
 8005f2c:	b570      	push	{r4, r5, r6, lr}
 8005f2e:	0005      	movs	r5, r0
 8005f30:	2900      	cmp	r1, #0
 8005f32:	d010      	beq.n	8005f56 <_free_r+0x2a>
 8005f34:	1f0c      	subs	r4, r1, #4
 8005f36:	6823      	ldr	r3, [r4, #0]
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	da00      	bge.n	8005f3e <_free_r+0x12>
 8005f3c:	18e4      	adds	r4, r4, r3
 8005f3e:	0028      	movs	r0, r5
 8005f40:	f000 f8e2 	bl	8006108 <__malloc_lock>
 8005f44:	4a1d      	ldr	r2, [pc, #116]	; (8005fbc <_free_r+0x90>)
 8005f46:	6813      	ldr	r3, [r2, #0]
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d105      	bne.n	8005f58 <_free_r+0x2c>
 8005f4c:	6063      	str	r3, [r4, #4]
 8005f4e:	6014      	str	r4, [r2, #0]
 8005f50:	0028      	movs	r0, r5
 8005f52:	f000 f8e1 	bl	8006118 <__malloc_unlock>
 8005f56:	bd70      	pop	{r4, r5, r6, pc}
 8005f58:	42a3      	cmp	r3, r4
 8005f5a:	d908      	bls.n	8005f6e <_free_r+0x42>
 8005f5c:	6820      	ldr	r0, [r4, #0]
 8005f5e:	1821      	adds	r1, r4, r0
 8005f60:	428b      	cmp	r3, r1
 8005f62:	d1f3      	bne.n	8005f4c <_free_r+0x20>
 8005f64:	6819      	ldr	r1, [r3, #0]
 8005f66:	685b      	ldr	r3, [r3, #4]
 8005f68:	1809      	adds	r1, r1, r0
 8005f6a:	6021      	str	r1, [r4, #0]
 8005f6c:	e7ee      	b.n	8005f4c <_free_r+0x20>
 8005f6e:	001a      	movs	r2, r3
 8005f70:	685b      	ldr	r3, [r3, #4]
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d001      	beq.n	8005f7a <_free_r+0x4e>
 8005f76:	42a3      	cmp	r3, r4
 8005f78:	d9f9      	bls.n	8005f6e <_free_r+0x42>
 8005f7a:	6811      	ldr	r1, [r2, #0]
 8005f7c:	1850      	adds	r0, r2, r1
 8005f7e:	42a0      	cmp	r0, r4
 8005f80:	d10b      	bne.n	8005f9a <_free_r+0x6e>
 8005f82:	6820      	ldr	r0, [r4, #0]
 8005f84:	1809      	adds	r1, r1, r0
 8005f86:	1850      	adds	r0, r2, r1
 8005f88:	6011      	str	r1, [r2, #0]
 8005f8a:	4283      	cmp	r3, r0
 8005f8c:	d1e0      	bne.n	8005f50 <_free_r+0x24>
 8005f8e:	6818      	ldr	r0, [r3, #0]
 8005f90:	685b      	ldr	r3, [r3, #4]
 8005f92:	1841      	adds	r1, r0, r1
 8005f94:	6011      	str	r1, [r2, #0]
 8005f96:	6053      	str	r3, [r2, #4]
 8005f98:	e7da      	b.n	8005f50 <_free_r+0x24>
 8005f9a:	42a0      	cmp	r0, r4
 8005f9c:	d902      	bls.n	8005fa4 <_free_r+0x78>
 8005f9e:	230c      	movs	r3, #12
 8005fa0:	602b      	str	r3, [r5, #0]
 8005fa2:	e7d5      	b.n	8005f50 <_free_r+0x24>
 8005fa4:	6820      	ldr	r0, [r4, #0]
 8005fa6:	1821      	adds	r1, r4, r0
 8005fa8:	428b      	cmp	r3, r1
 8005faa:	d103      	bne.n	8005fb4 <_free_r+0x88>
 8005fac:	6819      	ldr	r1, [r3, #0]
 8005fae:	685b      	ldr	r3, [r3, #4]
 8005fb0:	1809      	adds	r1, r1, r0
 8005fb2:	6021      	str	r1, [r4, #0]
 8005fb4:	6063      	str	r3, [r4, #4]
 8005fb6:	6054      	str	r4, [r2, #4]
 8005fb8:	e7ca      	b.n	8005f50 <_free_r+0x24>
 8005fba:	46c0      	nop			; (mov r8, r8)
 8005fbc:	20001330 	.word	0x20001330

08005fc0 <sbrk_aligned>:
 8005fc0:	b570      	push	{r4, r5, r6, lr}
 8005fc2:	4e0f      	ldr	r6, [pc, #60]	; (8006000 <sbrk_aligned+0x40>)
 8005fc4:	000d      	movs	r5, r1
 8005fc6:	6831      	ldr	r1, [r6, #0]
 8005fc8:	0004      	movs	r4, r0
 8005fca:	2900      	cmp	r1, #0
 8005fcc:	d102      	bne.n	8005fd4 <sbrk_aligned+0x14>
 8005fce:	f000 fccb 	bl	8006968 <_sbrk_r>
 8005fd2:	6030      	str	r0, [r6, #0]
 8005fd4:	0029      	movs	r1, r5
 8005fd6:	0020      	movs	r0, r4
 8005fd8:	f000 fcc6 	bl	8006968 <_sbrk_r>
 8005fdc:	1c43      	adds	r3, r0, #1
 8005fde:	d00a      	beq.n	8005ff6 <sbrk_aligned+0x36>
 8005fe0:	2303      	movs	r3, #3
 8005fe2:	1cc5      	adds	r5, r0, #3
 8005fe4:	439d      	bics	r5, r3
 8005fe6:	42a8      	cmp	r0, r5
 8005fe8:	d007      	beq.n	8005ffa <sbrk_aligned+0x3a>
 8005fea:	1a29      	subs	r1, r5, r0
 8005fec:	0020      	movs	r0, r4
 8005fee:	f000 fcbb 	bl	8006968 <_sbrk_r>
 8005ff2:	3001      	adds	r0, #1
 8005ff4:	d101      	bne.n	8005ffa <sbrk_aligned+0x3a>
 8005ff6:	2501      	movs	r5, #1
 8005ff8:	426d      	negs	r5, r5
 8005ffa:	0028      	movs	r0, r5
 8005ffc:	bd70      	pop	{r4, r5, r6, pc}
 8005ffe:	46c0      	nop			; (mov r8, r8)
 8006000:	20001334 	.word	0x20001334

08006004 <_malloc_r>:
 8006004:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006006:	2203      	movs	r2, #3
 8006008:	1ccb      	adds	r3, r1, #3
 800600a:	4393      	bics	r3, r2
 800600c:	3308      	adds	r3, #8
 800600e:	0006      	movs	r6, r0
 8006010:	001f      	movs	r7, r3
 8006012:	2b0c      	cmp	r3, #12
 8006014:	d238      	bcs.n	8006088 <_malloc_r+0x84>
 8006016:	270c      	movs	r7, #12
 8006018:	42b9      	cmp	r1, r7
 800601a:	d837      	bhi.n	800608c <_malloc_r+0x88>
 800601c:	0030      	movs	r0, r6
 800601e:	f000 f873 	bl	8006108 <__malloc_lock>
 8006022:	4b38      	ldr	r3, [pc, #224]	; (8006104 <_malloc_r+0x100>)
 8006024:	9300      	str	r3, [sp, #0]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	001c      	movs	r4, r3
 800602a:	2c00      	cmp	r4, #0
 800602c:	d133      	bne.n	8006096 <_malloc_r+0x92>
 800602e:	0039      	movs	r1, r7
 8006030:	0030      	movs	r0, r6
 8006032:	f7ff ffc5 	bl	8005fc0 <sbrk_aligned>
 8006036:	0004      	movs	r4, r0
 8006038:	1c43      	adds	r3, r0, #1
 800603a:	d15e      	bne.n	80060fa <_malloc_r+0xf6>
 800603c:	9b00      	ldr	r3, [sp, #0]
 800603e:	681c      	ldr	r4, [r3, #0]
 8006040:	0025      	movs	r5, r4
 8006042:	2d00      	cmp	r5, #0
 8006044:	d14e      	bne.n	80060e4 <_malloc_r+0xe0>
 8006046:	2c00      	cmp	r4, #0
 8006048:	d051      	beq.n	80060ee <_malloc_r+0xea>
 800604a:	6823      	ldr	r3, [r4, #0]
 800604c:	0029      	movs	r1, r5
 800604e:	18e3      	adds	r3, r4, r3
 8006050:	0030      	movs	r0, r6
 8006052:	9301      	str	r3, [sp, #4]
 8006054:	f000 fc88 	bl	8006968 <_sbrk_r>
 8006058:	9b01      	ldr	r3, [sp, #4]
 800605a:	4283      	cmp	r3, r0
 800605c:	d147      	bne.n	80060ee <_malloc_r+0xea>
 800605e:	6823      	ldr	r3, [r4, #0]
 8006060:	0030      	movs	r0, r6
 8006062:	1aff      	subs	r7, r7, r3
 8006064:	0039      	movs	r1, r7
 8006066:	f7ff ffab 	bl	8005fc0 <sbrk_aligned>
 800606a:	3001      	adds	r0, #1
 800606c:	d03f      	beq.n	80060ee <_malloc_r+0xea>
 800606e:	6823      	ldr	r3, [r4, #0]
 8006070:	19db      	adds	r3, r3, r7
 8006072:	6023      	str	r3, [r4, #0]
 8006074:	9b00      	ldr	r3, [sp, #0]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	2b00      	cmp	r3, #0
 800607a:	d040      	beq.n	80060fe <_malloc_r+0xfa>
 800607c:	685a      	ldr	r2, [r3, #4]
 800607e:	42a2      	cmp	r2, r4
 8006080:	d133      	bne.n	80060ea <_malloc_r+0xe6>
 8006082:	2200      	movs	r2, #0
 8006084:	605a      	str	r2, [r3, #4]
 8006086:	e014      	b.n	80060b2 <_malloc_r+0xae>
 8006088:	2b00      	cmp	r3, #0
 800608a:	dac5      	bge.n	8006018 <_malloc_r+0x14>
 800608c:	230c      	movs	r3, #12
 800608e:	2500      	movs	r5, #0
 8006090:	6033      	str	r3, [r6, #0]
 8006092:	0028      	movs	r0, r5
 8006094:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006096:	6821      	ldr	r1, [r4, #0]
 8006098:	1bc9      	subs	r1, r1, r7
 800609a:	d420      	bmi.n	80060de <_malloc_r+0xda>
 800609c:	290b      	cmp	r1, #11
 800609e:	d918      	bls.n	80060d2 <_malloc_r+0xce>
 80060a0:	19e2      	adds	r2, r4, r7
 80060a2:	6027      	str	r7, [r4, #0]
 80060a4:	42a3      	cmp	r3, r4
 80060a6:	d112      	bne.n	80060ce <_malloc_r+0xca>
 80060a8:	9b00      	ldr	r3, [sp, #0]
 80060aa:	601a      	str	r2, [r3, #0]
 80060ac:	6863      	ldr	r3, [r4, #4]
 80060ae:	6011      	str	r1, [r2, #0]
 80060b0:	6053      	str	r3, [r2, #4]
 80060b2:	0030      	movs	r0, r6
 80060b4:	0025      	movs	r5, r4
 80060b6:	f000 f82f 	bl	8006118 <__malloc_unlock>
 80060ba:	2207      	movs	r2, #7
 80060bc:	350b      	adds	r5, #11
 80060be:	1d23      	adds	r3, r4, #4
 80060c0:	4395      	bics	r5, r2
 80060c2:	1aea      	subs	r2, r5, r3
 80060c4:	429d      	cmp	r5, r3
 80060c6:	d0e4      	beq.n	8006092 <_malloc_r+0x8e>
 80060c8:	1b5b      	subs	r3, r3, r5
 80060ca:	50a3      	str	r3, [r4, r2]
 80060cc:	e7e1      	b.n	8006092 <_malloc_r+0x8e>
 80060ce:	605a      	str	r2, [r3, #4]
 80060d0:	e7ec      	b.n	80060ac <_malloc_r+0xa8>
 80060d2:	6862      	ldr	r2, [r4, #4]
 80060d4:	42a3      	cmp	r3, r4
 80060d6:	d1d5      	bne.n	8006084 <_malloc_r+0x80>
 80060d8:	9b00      	ldr	r3, [sp, #0]
 80060da:	601a      	str	r2, [r3, #0]
 80060dc:	e7e9      	b.n	80060b2 <_malloc_r+0xae>
 80060de:	0023      	movs	r3, r4
 80060e0:	6864      	ldr	r4, [r4, #4]
 80060e2:	e7a2      	b.n	800602a <_malloc_r+0x26>
 80060e4:	002c      	movs	r4, r5
 80060e6:	686d      	ldr	r5, [r5, #4]
 80060e8:	e7ab      	b.n	8006042 <_malloc_r+0x3e>
 80060ea:	0013      	movs	r3, r2
 80060ec:	e7c4      	b.n	8006078 <_malloc_r+0x74>
 80060ee:	230c      	movs	r3, #12
 80060f0:	0030      	movs	r0, r6
 80060f2:	6033      	str	r3, [r6, #0]
 80060f4:	f000 f810 	bl	8006118 <__malloc_unlock>
 80060f8:	e7cb      	b.n	8006092 <_malloc_r+0x8e>
 80060fa:	6027      	str	r7, [r4, #0]
 80060fc:	e7d9      	b.n	80060b2 <_malloc_r+0xae>
 80060fe:	605b      	str	r3, [r3, #4]
 8006100:	deff      	udf	#255	; 0xff
 8006102:	46c0      	nop			; (mov r8, r8)
 8006104:	20001330 	.word	0x20001330

08006108 <__malloc_lock>:
 8006108:	b510      	push	{r4, lr}
 800610a:	4802      	ldr	r0, [pc, #8]	; (8006114 <__malloc_lock+0xc>)
 800610c:	f7ff ff02 	bl	8005f14 <__retarget_lock_acquire_recursive>
 8006110:	bd10      	pop	{r4, pc}
 8006112:	46c0      	nop			; (mov r8, r8)
 8006114:	2000132c 	.word	0x2000132c

08006118 <__malloc_unlock>:
 8006118:	b510      	push	{r4, lr}
 800611a:	4802      	ldr	r0, [pc, #8]	; (8006124 <__malloc_unlock+0xc>)
 800611c:	f7ff fefb 	bl	8005f16 <__retarget_lock_release_recursive>
 8006120:	bd10      	pop	{r4, pc}
 8006122:	46c0      	nop			; (mov r8, r8)
 8006124:	2000132c 	.word	0x2000132c

08006128 <__sfputc_r>:
 8006128:	6893      	ldr	r3, [r2, #8]
 800612a:	b510      	push	{r4, lr}
 800612c:	3b01      	subs	r3, #1
 800612e:	6093      	str	r3, [r2, #8]
 8006130:	2b00      	cmp	r3, #0
 8006132:	da04      	bge.n	800613e <__sfputc_r+0x16>
 8006134:	6994      	ldr	r4, [r2, #24]
 8006136:	42a3      	cmp	r3, r4
 8006138:	db07      	blt.n	800614a <__sfputc_r+0x22>
 800613a:	290a      	cmp	r1, #10
 800613c:	d005      	beq.n	800614a <__sfputc_r+0x22>
 800613e:	6813      	ldr	r3, [r2, #0]
 8006140:	1c58      	adds	r0, r3, #1
 8006142:	6010      	str	r0, [r2, #0]
 8006144:	7019      	strb	r1, [r3, #0]
 8006146:	0008      	movs	r0, r1
 8006148:	bd10      	pop	{r4, pc}
 800614a:	f000 fb66 	bl	800681a <__swbuf_r>
 800614e:	0001      	movs	r1, r0
 8006150:	e7f9      	b.n	8006146 <__sfputc_r+0x1e>

08006152 <__sfputs_r>:
 8006152:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006154:	0006      	movs	r6, r0
 8006156:	000f      	movs	r7, r1
 8006158:	0014      	movs	r4, r2
 800615a:	18d5      	adds	r5, r2, r3
 800615c:	42ac      	cmp	r4, r5
 800615e:	d101      	bne.n	8006164 <__sfputs_r+0x12>
 8006160:	2000      	movs	r0, #0
 8006162:	e007      	b.n	8006174 <__sfputs_r+0x22>
 8006164:	7821      	ldrb	r1, [r4, #0]
 8006166:	003a      	movs	r2, r7
 8006168:	0030      	movs	r0, r6
 800616a:	f7ff ffdd 	bl	8006128 <__sfputc_r>
 800616e:	3401      	adds	r4, #1
 8006170:	1c43      	adds	r3, r0, #1
 8006172:	d1f3      	bne.n	800615c <__sfputs_r+0xa>
 8006174:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006178 <_vfiprintf_r>:
 8006178:	b5f0      	push	{r4, r5, r6, r7, lr}
 800617a:	b0a1      	sub	sp, #132	; 0x84
 800617c:	000f      	movs	r7, r1
 800617e:	0015      	movs	r5, r2
 8006180:	001e      	movs	r6, r3
 8006182:	9003      	str	r0, [sp, #12]
 8006184:	2800      	cmp	r0, #0
 8006186:	d004      	beq.n	8006192 <_vfiprintf_r+0x1a>
 8006188:	6a03      	ldr	r3, [r0, #32]
 800618a:	2b00      	cmp	r3, #0
 800618c:	d101      	bne.n	8006192 <_vfiprintf_r+0x1a>
 800618e:	f7ff fd53 	bl	8005c38 <__sinit>
 8006192:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006194:	07db      	lsls	r3, r3, #31
 8006196:	d405      	bmi.n	80061a4 <_vfiprintf_r+0x2c>
 8006198:	89bb      	ldrh	r3, [r7, #12]
 800619a:	059b      	lsls	r3, r3, #22
 800619c:	d402      	bmi.n	80061a4 <_vfiprintf_r+0x2c>
 800619e:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80061a0:	f7ff feb8 	bl	8005f14 <__retarget_lock_acquire_recursive>
 80061a4:	89bb      	ldrh	r3, [r7, #12]
 80061a6:	071b      	lsls	r3, r3, #28
 80061a8:	d502      	bpl.n	80061b0 <_vfiprintf_r+0x38>
 80061aa:	693b      	ldr	r3, [r7, #16]
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d113      	bne.n	80061d8 <_vfiprintf_r+0x60>
 80061b0:	0039      	movs	r1, r7
 80061b2:	9803      	ldr	r0, [sp, #12]
 80061b4:	f000 fb74 	bl	80068a0 <__swsetup_r>
 80061b8:	2800      	cmp	r0, #0
 80061ba:	d00d      	beq.n	80061d8 <_vfiprintf_r+0x60>
 80061bc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80061be:	07db      	lsls	r3, r3, #31
 80061c0:	d503      	bpl.n	80061ca <_vfiprintf_r+0x52>
 80061c2:	2001      	movs	r0, #1
 80061c4:	4240      	negs	r0, r0
 80061c6:	b021      	add	sp, #132	; 0x84
 80061c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80061ca:	89bb      	ldrh	r3, [r7, #12]
 80061cc:	059b      	lsls	r3, r3, #22
 80061ce:	d4f8      	bmi.n	80061c2 <_vfiprintf_r+0x4a>
 80061d0:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80061d2:	f7ff fea0 	bl	8005f16 <__retarget_lock_release_recursive>
 80061d6:	e7f4      	b.n	80061c2 <_vfiprintf_r+0x4a>
 80061d8:	2300      	movs	r3, #0
 80061da:	ac08      	add	r4, sp, #32
 80061dc:	6163      	str	r3, [r4, #20]
 80061de:	3320      	adds	r3, #32
 80061e0:	7663      	strb	r3, [r4, #25]
 80061e2:	3310      	adds	r3, #16
 80061e4:	76a3      	strb	r3, [r4, #26]
 80061e6:	9607      	str	r6, [sp, #28]
 80061e8:	002e      	movs	r6, r5
 80061ea:	7833      	ldrb	r3, [r6, #0]
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d001      	beq.n	80061f4 <_vfiprintf_r+0x7c>
 80061f0:	2b25      	cmp	r3, #37	; 0x25
 80061f2:	d148      	bne.n	8006286 <_vfiprintf_r+0x10e>
 80061f4:	1b73      	subs	r3, r6, r5
 80061f6:	9305      	str	r3, [sp, #20]
 80061f8:	42ae      	cmp	r6, r5
 80061fa:	d00b      	beq.n	8006214 <_vfiprintf_r+0x9c>
 80061fc:	002a      	movs	r2, r5
 80061fe:	0039      	movs	r1, r7
 8006200:	9803      	ldr	r0, [sp, #12]
 8006202:	f7ff ffa6 	bl	8006152 <__sfputs_r>
 8006206:	3001      	adds	r0, #1
 8006208:	d100      	bne.n	800620c <_vfiprintf_r+0x94>
 800620a:	e0af      	b.n	800636c <_vfiprintf_r+0x1f4>
 800620c:	6963      	ldr	r3, [r4, #20]
 800620e:	9a05      	ldr	r2, [sp, #20]
 8006210:	189b      	adds	r3, r3, r2
 8006212:	6163      	str	r3, [r4, #20]
 8006214:	7833      	ldrb	r3, [r6, #0]
 8006216:	2b00      	cmp	r3, #0
 8006218:	d100      	bne.n	800621c <_vfiprintf_r+0xa4>
 800621a:	e0a7      	b.n	800636c <_vfiprintf_r+0x1f4>
 800621c:	2201      	movs	r2, #1
 800621e:	2300      	movs	r3, #0
 8006220:	4252      	negs	r2, r2
 8006222:	6062      	str	r2, [r4, #4]
 8006224:	a904      	add	r1, sp, #16
 8006226:	3254      	adds	r2, #84	; 0x54
 8006228:	1852      	adds	r2, r2, r1
 800622a:	1c75      	adds	r5, r6, #1
 800622c:	6023      	str	r3, [r4, #0]
 800622e:	60e3      	str	r3, [r4, #12]
 8006230:	60a3      	str	r3, [r4, #8]
 8006232:	7013      	strb	r3, [r2, #0]
 8006234:	65a3      	str	r3, [r4, #88]	; 0x58
 8006236:	4b59      	ldr	r3, [pc, #356]	; (800639c <_vfiprintf_r+0x224>)
 8006238:	2205      	movs	r2, #5
 800623a:	0018      	movs	r0, r3
 800623c:	7829      	ldrb	r1, [r5, #0]
 800623e:	9305      	str	r3, [sp, #20]
 8006240:	f000 fba4 	bl	800698c <memchr>
 8006244:	1c6e      	adds	r6, r5, #1
 8006246:	2800      	cmp	r0, #0
 8006248:	d11f      	bne.n	800628a <_vfiprintf_r+0x112>
 800624a:	6822      	ldr	r2, [r4, #0]
 800624c:	06d3      	lsls	r3, r2, #27
 800624e:	d504      	bpl.n	800625a <_vfiprintf_r+0xe2>
 8006250:	2353      	movs	r3, #83	; 0x53
 8006252:	a904      	add	r1, sp, #16
 8006254:	185b      	adds	r3, r3, r1
 8006256:	2120      	movs	r1, #32
 8006258:	7019      	strb	r1, [r3, #0]
 800625a:	0713      	lsls	r3, r2, #28
 800625c:	d504      	bpl.n	8006268 <_vfiprintf_r+0xf0>
 800625e:	2353      	movs	r3, #83	; 0x53
 8006260:	a904      	add	r1, sp, #16
 8006262:	185b      	adds	r3, r3, r1
 8006264:	212b      	movs	r1, #43	; 0x2b
 8006266:	7019      	strb	r1, [r3, #0]
 8006268:	782b      	ldrb	r3, [r5, #0]
 800626a:	2b2a      	cmp	r3, #42	; 0x2a
 800626c:	d016      	beq.n	800629c <_vfiprintf_r+0x124>
 800626e:	002e      	movs	r6, r5
 8006270:	2100      	movs	r1, #0
 8006272:	200a      	movs	r0, #10
 8006274:	68e3      	ldr	r3, [r4, #12]
 8006276:	7832      	ldrb	r2, [r6, #0]
 8006278:	1c75      	adds	r5, r6, #1
 800627a:	3a30      	subs	r2, #48	; 0x30
 800627c:	2a09      	cmp	r2, #9
 800627e:	d94e      	bls.n	800631e <_vfiprintf_r+0x1a6>
 8006280:	2900      	cmp	r1, #0
 8006282:	d111      	bne.n	80062a8 <_vfiprintf_r+0x130>
 8006284:	e017      	b.n	80062b6 <_vfiprintf_r+0x13e>
 8006286:	3601      	adds	r6, #1
 8006288:	e7af      	b.n	80061ea <_vfiprintf_r+0x72>
 800628a:	9b05      	ldr	r3, [sp, #20]
 800628c:	6822      	ldr	r2, [r4, #0]
 800628e:	1ac0      	subs	r0, r0, r3
 8006290:	2301      	movs	r3, #1
 8006292:	4083      	lsls	r3, r0
 8006294:	4313      	orrs	r3, r2
 8006296:	0035      	movs	r5, r6
 8006298:	6023      	str	r3, [r4, #0]
 800629a:	e7cc      	b.n	8006236 <_vfiprintf_r+0xbe>
 800629c:	9b07      	ldr	r3, [sp, #28]
 800629e:	1d19      	adds	r1, r3, #4
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	9107      	str	r1, [sp, #28]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	db01      	blt.n	80062ac <_vfiprintf_r+0x134>
 80062a8:	930b      	str	r3, [sp, #44]	; 0x2c
 80062aa:	e004      	b.n	80062b6 <_vfiprintf_r+0x13e>
 80062ac:	425b      	negs	r3, r3
 80062ae:	60e3      	str	r3, [r4, #12]
 80062b0:	2302      	movs	r3, #2
 80062b2:	4313      	orrs	r3, r2
 80062b4:	6023      	str	r3, [r4, #0]
 80062b6:	7833      	ldrb	r3, [r6, #0]
 80062b8:	2b2e      	cmp	r3, #46	; 0x2e
 80062ba:	d10a      	bne.n	80062d2 <_vfiprintf_r+0x15a>
 80062bc:	7873      	ldrb	r3, [r6, #1]
 80062be:	2b2a      	cmp	r3, #42	; 0x2a
 80062c0:	d135      	bne.n	800632e <_vfiprintf_r+0x1b6>
 80062c2:	9b07      	ldr	r3, [sp, #28]
 80062c4:	3602      	adds	r6, #2
 80062c6:	1d1a      	adds	r2, r3, #4
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	9207      	str	r2, [sp, #28]
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	db2b      	blt.n	8006328 <_vfiprintf_r+0x1b0>
 80062d0:	9309      	str	r3, [sp, #36]	; 0x24
 80062d2:	4d33      	ldr	r5, [pc, #204]	; (80063a0 <_vfiprintf_r+0x228>)
 80062d4:	2203      	movs	r2, #3
 80062d6:	0028      	movs	r0, r5
 80062d8:	7831      	ldrb	r1, [r6, #0]
 80062da:	f000 fb57 	bl	800698c <memchr>
 80062de:	2800      	cmp	r0, #0
 80062e0:	d006      	beq.n	80062f0 <_vfiprintf_r+0x178>
 80062e2:	2340      	movs	r3, #64	; 0x40
 80062e4:	1b40      	subs	r0, r0, r5
 80062e6:	4083      	lsls	r3, r0
 80062e8:	6822      	ldr	r2, [r4, #0]
 80062ea:	3601      	adds	r6, #1
 80062ec:	4313      	orrs	r3, r2
 80062ee:	6023      	str	r3, [r4, #0]
 80062f0:	7831      	ldrb	r1, [r6, #0]
 80062f2:	2206      	movs	r2, #6
 80062f4:	482b      	ldr	r0, [pc, #172]	; (80063a4 <_vfiprintf_r+0x22c>)
 80062f6:	1c75      	adds	r5, r6, #1
 80062f8:	7621      	strb	r1, [r4, #24]
 80062fa:	f000 fb47 	bl	800698c <memchr>
 80062fe:	2800      	cmp	r0, #0
 8006300:	d043      	beq.n	800638a <_vfiprintf_r+0x212>
 8006302:	4b29      	ldr	r3, [pc, #164]	; (80063a8 <_vfiprintf_r+0x230>)
 8006304:	2b00      	cmp	r3, #0
 8006306:	d125      	bne.n	8006354 <_vfiprintf_r+0x1dc>
 8006308:	2207      	movs	r2, #7
 800630a:	9b07      	ldr	r3, [sp, #28]
 800630c:	3307      	adds	r3, #7
 800630e:	4393      	bics	r3, r2
 8006310:	3308      	adds	r3, #8
 8006312:	9307      	str	r3, [sp, #28]
 8006314:	6963      	ldr	r3, [r4, #20]
 8006316:	9a04      	ldr	r2, [sp, #16]
 8006318:	189b      	adds	r3, r3, r2
 800631a:	6163      	str	r3, [r4, #20]
 800631c:	e764      	b.n	80061e8 <_vfiprintf_r+0x70>
 800631e:	4343      	muls	r3, r0
 8006320:	002e      	movs	r6, r5
 8006322:	2101      	movs	r1, #1
 8006324:	189b      	adds	r3, r3, r2
 8006326:	e7a6      	b.n	8006276 <_vfiprintf_r+0xfe>
 8006328:	2301      	movs	r3, #1
 800632a:	425b      	negs	r3, r3
 800632c:	e7d0      	b.n	80062d0 <_vfiprintf_r+0x158>
 800632e:	2300      	movs	r3, #0
 8006330:	200a      	movs	r0, #10
 8006332:	001a      	movs	r2, r3
 8006334:	3601      	adds	r6, #1
 8006336:	6063      	str	r3, [r4, #4]
 8006338:	7831      	ldrb	r1, [r6, #0]
 800633a:	1c75      	adds	r5, r6, #1
 800633c:	3930      	subs	r1, #48	; 0x30
 800633e:	2909      	cmp	r1, #9
 8006340:	d903      	bls.n	800634a <_vfiprintf_r+0x1d2>
 8006342:	2b00      	cmp	r3, #0
 8006344:	d0c5      	beq.n	80062d2 <_vfiprintf_r+0x15a>
 8006346:	9209      	str	r2, [sp, #36]	; 0x24
 8006348:	e7c3      	b.n	80062d2 <_vfiprintf_r+0x15a>
 800634a:	4342      	muls	r2, r0
 800634c:	002e      	movs	r6, r5
 800634e:	2301      	movs	r3, #1
 8006350:	1852      	adds	r2, r2, r1
 8006352:	e7f1      	b.n	8006338 <_vfiprintf_r+0x1c0>
 8006354:	aa07      	add	r2, sp, #28
 8006356:	9200      	str	r2, [sp, #0]
 8006358:	0021      	movs	r1, r4
 800635a:	003a      	movs	r2, r7
 800635c:	4b13      	ldr	r3, [pc, #76]	; (80063ac <_vfiprintf_r+0x234>)
 800635e:	9803      	ldr	r0, [sp, #12]
 8006360:	e000      	b.n	8006364 <_vfiprintf_r+0x1ec>
 8006362:	bf00      	nop
 8006364:	9004      	str	r0, [sp, #16]
 8006366:	9b04      	ldr	r3, [sp, #16]
 8006368:	3301      	adds	r3, #1
 800636a:	d1d3      	bne.n	8006314 <_vfiprintf_r+0x19c>
 800636c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800636e:	07db      	lsls	r3, r3, #31
 8006370:	d405      	bmi.n	800637e <_vfiprintf_r+0x206>
 8006372:	89bb      	ldrh	r3, [r7, #12]
 8006374:	059b      	lsls	r3, r3, #22
 8006376:	d402      	bmi.n	800637e <_vfiprintf_r+0x206>
 8006378:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800637a:	f7ff fdcc 	bl	8005f16 <__retarget_lock_release_recursive>
 800637e:	89bb      	ldrh	r3, [r7, #12]
 8006380:	065b      	lsls	r3, r3, #25
 8006382:	d500      	bpl.n	8006386 <_vfiprintf_r+0x20e>
 8006384:	e71d      	b.n	80061c2 <_vfiprintf_r+0x4a>
 8006386:	980d      	ldr	r0, [sp, #52]	; 0x34
 8006388:	e71d      	b.n	80061c6 <_vfiprintf_r+0x4e>
 800638a:	aa07      	add	r2, sp, #28
 800638c:	9200      	str	r2, [sp, #0]
 800638e:	0021      	movs	r1, r4
 8006390:	003a      	movs	r2, r7
 8006392:	4b06      	ldr	r3, [pc, #24]	; (80063ac <_vfiprintf_r+0x234>)
 8006394:	9803      	ldr	r0, [sp, #12]
 8006396:	f000 f87b 	bl	8006490 <_printf_i>
 800639a:	e7e3      	b.n	8006364 <_vfiprintf_r+0x1ec>
 800639c:	08006bc8 	.word	0x08006bc8
 80063a0:	08006bce 	.word	0x08006bce
 80063a4:	08006bd2 	.word	0x08006bd2
 80063a8:	00000000 	.word	0x00000000
 80063ac:	08006153 	.word	0x08006153

080063b0 <_printf_common>:
 80063b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80063b2:	0016      	movs	r6, r2
 80063b4:	9301      	str	r3, [sp, #4]
 80063b6:	688a      	ldr	r2, [r1, #8]
 80063b8:	690b      	ldr	r3, [r1, #16]
 80063ba:	000c      	movs	r4, r1
 80063bc:	9000      	str	r0, [sp, #0]
 80063be:	4293      	cmp	r3, r2
 80063c0:	da00      	bge.n	80063c4 <_printf_common+0x14>
 80063c2:	0013      	movs	r3, r2
 80063c4:	0022      	movs	r2, r4
 80063c6:	6033      	str	r3, [r6, #0]
 80063c8:	3243      	adds	r2, #67	; 0x43
 80063ca:	7812      	ldrb	r2, [r2, #0]
 80063cc:	2a00      	cmp	r2, #0
 80063ce:	d001      	beq.n	80063d4 <_printf_common+0x24>
 80063d0:	3301      	adds	r3, #1
 80063d2:	6033      	str	r3, [r6, #0]
 80063d4:	6823      	ldr	r3, [r4, #0]
 80063d6:	069b      	lsls	r3, r3, #26
 80063d8:	d502      	bpl.n	80063e0 <_printf_common+0x30>
 80063da:	6833      	ldr	r3, [r6, #0]
 80063dc:	3302      	adds	r3, #2
 80063de:	6033      	str	r3, [r6, #0]
 80063e0:	6822      	ldr	r2, [r4, #0]
 80063e2:	2306      	movs	r3, #6
 80063e4:	0015      	movs	r5, r2
 80063e6:	401d      	ands	r5, r3
 80063e8:	421a      	tst	r2, r3
 80063ea:	d027      	beq.n	800643c <_printf_common+0x8c>
 80063ec:	0023      	movs	r3, r4
 80063ee:	3343      	adds	r3, #67	; 0x43
 80063f0:	781b      	ldrb	r3, [r3, #0]
 80063f2:	1e5a      	subs	r2, r3, #1
 80063f4:	4193      	sbcs	r3, r2
 80063f6:	6822      	ldr	r2, [r4, #0]
 80063f8:	0692      	lsls	r2, r2, #26
 80063fa:	d430      	bmi.n	800645e <_printf_common+0xae>
 80063fc:	0022      	movs	r2, r4
 80063fe:	9901      	ldr	r1, [sp, #4]
 8006400:	9800      	ldr	r0, [sp, #0]
 8006402:	9d08      	ldr	r5, [sp, #32]
 8006404:	3243      	adds	r2, #67	; 0x43
 8006406:	47a8      	blx	r5
 8006408:	3001      	adds	r0, #1
 800640a:	d025      	beq.n	8006458 <_printf_common+0xa8>
 800640c:	2206      	movs	r2, #6
 800640e:	6823      	ldr	r3, [r4, #0]
 8006410:	2500      	movs	r5, #0
 8006412:	4013      	ands	r3, r2
 8006414:	2b04      	cmp	r3, #4
 8006416:	d105      	bne.n	8006424 <_printf_common+0x74>
 8006418:	6833      	ldr	r3, [r6, #0]
 800641a:	68e5      	ldr	r5, [r4, #12]
 800641c:	1aed      	subs	r5, r5, r3
 800641e:	43eb      	mvns	r3, r5
 8006420:	17db      	asrs	r3, r3, #31
 8006422:	401d      	ands	r5, r3
 8006424:	68a3      	ldr	r3, [r4, #8]
 8006426:	6922      	ldr	r2, [r4, #16]
 8006428:	4293      	cmp	r3, r2
 800642a:	dd01      	ble.n	8006430 <_printf_common+0x80>
 800642c:	1a9b      	subs	r3, r3, r2
 800642e:	18ed      	adds	r5, r5, r3
 8006430:	2600      	movs	r6, #0
 8006432:	42b5      	cmp	r5, r6
 8006434:	d120      	bne.n	8006478 <_printf_common+0xc8>
 8006436:	2000      	movs	r0, #0
 8006438:	e010      	b.n	800645c <_printf_common+0xac>
 800643a:	3501      	adds	r5, #1
 800643c:	68e3      	ldr	r3, [r4, #12]
 800643e:	6832      	ldr	r2, [r6, #0]
 8006440:	1a9b      	subs	r3, r3, r2
 8006442:	42ab      	cmp	r3, r5
 8006444:	ddd2      	ble.n	80063ec <_printf_common+0x3c>
 8006446:	0022      	movs	r2, r4
 8006448:	2301      	movs	r3, #1
 800644a:	9901      	ldr	r1, [sp, #4]
 800644c:	9800      	ldr	r0, [sp, #0]
 800644e:	9f08      	ldr	r7, [sp, #32]
 8006450:	3219      	adds	r2, #25
 8006452:	47b8      	blx	r7
 8006454:	3001      	adds	r0, #1
 8006456:	d1f0      	bne.n	800643a <_printf_common+0x8a>
 8006458:	2001      	movs	r0, #1
 800645a:	4240      	negs	r0, r0
 800645c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800645e:	2030      	movs	r0, #48	; 0x30
 8006460:	18e1      	adds	r1, r4, r3
 8006462:	3143      	adds	r1, #67	; 0x43
 8006464:	7008      	strb	r0, [r1, #0]
 8006466:	0021      	movs	r1, r4
 8006468:	1c5a      	adds	r2, r3, #1
 800646a:	3145      	adds	r1, #69	; 0x45
 800646c:	7809      	ldrb	r1, [r1, #0]
 800646e:	18a2      	adds	r2, r4, r2
 8006470:	3243      	adds	r2, #67	; 0x43
 8006472:	3302      	adds	r3, #2
 8006474:	7011      	strb	r1, [r2, #0]
 8006476:	e7c1      	b.n	80063fc <_printf_common+0x4c>
 8006478:	0022      	movs	r2, r4
 800647a:	2301      	movs	r3, #1
 800647c:	9901      	ldr	r1, [sp, #4]
 800647e:	9800      	ldr	r0, [sp, #0]
 8006480:	9f08      	ldr	r7, [sp, #32]
 8006482:	321a      	adds	r2, #26
 8006484:	47b8      	blx	r7
 8006486:	3001      	adds	r0, #1
 8006488:	d0e6      	beq.n	8006458 <_printf_common+0xa8>
 800648a:	3601      	adds	r6, #1
 800648c:	e7d1      	b.n	8006432 <_printf_common+0x82>
	...

08006490 <_printf_i>:
 8006490:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006492:	b08b      	sub	sp, #44	; 0x2c
 8006494:	9206      	str	r2, [sp, #24]
 8006496:	000a      	movs	r2, r1
 8006498:	3243      	adds	r2, #67	; 0x43
 800649a:	9307      	str	r3, [sp, #28]
 800649c:	9005      	str	r0, [sp, #20]
 800649e:	9204      	str	r2, [sp, #16]
 80064a0:	7e0a      	ldrb	r2, [r1, #24]
 80064a2:	000c      	movs	r4, r1
 80064a4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80064a6:	2a78      	cmp	r2, #120	; 0x78
 80064a8:	d809      	bhi.n	80064be <_printf_i+0x2e>
 80064aa:	2a62      	cmp	r2, #98	; 0x62
 80064ac:	d80b      	bhi.n	80064c6 <_printf_i+0x36>
 80064ae:	2a00      	cmp	r2, #0
 80064b0:	d100      	bne.n	80064b4 <_printf_i+0x24>
 80064b2:	e0be      	b.n	8006632 <_printf_i+0x1a2>
 80064b4:	497c      	ldr	r1, [pc, #496]	; (80066a8 <_printf_i+0x218>)
 80064b6:	9103      	str	r1, [sp, #12]
 80064b8:	2a58      	cmp	r2, #88	; 0x58
 80064ba:	d100      	bne.n	80064be <_printf_i+0x2e>
 80064bc:	e093      	b.n	80065e6 <_printf_i+0x156>
 80064be:	0026      	movs	r6, r4
 80064c0:	3642      	adds	r6, #66	; 0x42
 80064c2:	7032      	strb	r2, [r6, #0]
 80064c4:	e022      	b.n	800650c <_printf_i+0x7c>
 80064c6:	0010      	movs	r0, r2
 80064c8:	3863      	subs	r0, #99	; 0x63
 80064ca:	2815      	cmp	r0, #21
 80064cc:	d8f7      	bhi.n	80064be <_printf_i+0x2e>
 80064ce:	f7f9 fe1b 	bl	8000108 <__gnu_thumb1_case_shi>
 80064d2:	0016      	.short	0x0016
 80064d4:	fff6001f 	.word	0xfff6001f
 80064d8:	fff6fff6 	.word	0xfff6fff6
 80064dc:	001ffff6 	.word	0x001ffff6
 80064e0:	fff6fff6 	.word	0xfff6fff6
 80064e4:	fff6fff6 	.word	0xfff6fff6
 80064e8:	003600a3 	.word	0x003600a3
 80064ec:	fff60083 	.word	0xfff60083
 80064f0:	00b4fff6 	.word	0x00b4fff6
 80064f4:	0036fff6 	.word	0x0036fff6
 80064f8:	fff6fff6 	.word	0xfff6fff6
 80064fc:	0087      	.short	0x0087
 80064fe:	0026      	movs	r6, r4
 8006500:	681a      	ldr	r2, [r3, #0]
 8006502:	3642      	adds	r6, #66	; 0x42
 8006504:	1d11      	adds	r1, r2, #4
 8006506:	6019      	str	r1, [r3, #0]
 8006508:	6813      	ldr	r3, [r2, #0]
 800650a:	7033      	strb	r3, [r6, #0]
 800650c:	2301      	movs	r3, #1
 800650e:	e0a2      	b.n	8006656 <_printf_i+0x1c6>
 8006510:	6818      	ldr	r0, [r3, #0]
 8006512:	6809      	ldr	r1, [r1, #0]
 8006514:	1d02      	adds	r2, r0, #4
 8006516:	060d      	lsls	r5, r1, #24
 8006518:	d50b      	bpl.n	8006532 <_printf_i+0xa2>
 800651a:	6805      	ldr	r5, [r0, #0]
 800651c:	601a      	str	r2, [r3, #0]
 800651e:	2d00      	cmp	r5, #0
 8006520:	da03      	bge.n	800652a <_printf_i+0x9a>
 8006522:	232d      	movs	r3, #45	; 0x2d
 8006524:	9a04      	ldr	r2, [sp, #16]
 8006526:	426d      	negs	r5, r5
 8006528:	7013      	strb	r3, [r2, #0]
 800652a:	4b5f      	ldr	r3, [pc, #380]	; (80066a8 <_printf_i+0x218>)
 800652c:	270a      	movs	r7, #10
 800652e:	9303      	str	r3, [sp, #12]
 8006530:	e01b      	b.n	800656a <_printf_i+0xda>
 8006532:	6805      	ldr	r5, [r0, #0]
 8006534:	601a      	str	r2, [r3, #0]
 8006536:	0649      	lsls	r1, r1, #25
 8006538:	d5f1      	bpl.n	800651e <_printf_i+0x8e>
 800653a:	b22d      	sxth	r5, r5
 800653c:	e7ef      	b.n	800651e <_printf_i+0x8e>
 800653e:	680d      	ldr	r5, [r1, #0]
 8006540:	6819      	ldr	r1, [r3, #0]
 8006542:	1d08      	adds	r0, r1, #4
 8006544:	6018      	str	r0, [r3, #0]
 8006546:	062e      	lsls	r6, r5, #24
 8006548:	d501      	bpl.n	800654e <_printf_i+0xbe>
 800654a:	680d      	ldr	r5, [r1, #0]
 800654c:	e003      	b.n	8006556 <_printf_i+0xc6>
 800654e:	066d      	lsls	r5, r5, #25
 8006550:	d5fb      	bpl.n	800654a <_printf_i+0xba>
 8006552:	680d      	ldr	r5, [r1, #0]
 8006554:	b2ad      	uxth	r5, r5
 8006556:	4b54      	ldr	r3, [pc, #336]	; (80066a8 <_printf_i+0x218>)
 8006558:	2708      	movs	r7, #8
 800655a:	9303      	str	r3, [sp, #12]
 800655c:	2a6f      	cmp	r2, #111	; 0x6f
 800655e:	d000      	beq.n	8006562 <_printf_i+0xd2>
 8006560:	3702      	adds	r7, #2
 8006562:	0023      	movs	r3, r4
 8006564:	2200      	movs	r2, #0
 8006566:	3343      	adds	r3, #67	; 0x43
 8006568:	701a      	strb	r2, [r3, #0]
 800656a:	6863      	ldr	r3, [r4, #4]
 800656c:	60a3      	str	r3, [r4, #8]
 800656e:	2b00      	cmp	r3, #0
 8006570:	db03      	blt.n	800657a <_printf_i+0xea>
 8006572:	2104      	movs	r1, #4
 8006574:	6822      	ldr	r2, [r4, #0]
 8006576:	438a      	bics	r2, r1
 8006578:	6022      	str	r2, [r4, #0]
 800657a:	2d00      	cmp	r5, #0
 800657c:	d102      	bne.n	8006584 <_printf_i+0xf4>
 800657e:	9e04      	ldr	r6, [sp, #16]
 8006580:	2b00      	cmp	r3, #0
 8006582:	d00c      	beq.n	800659e <_printf_i+0x10e>
 8006584:	9e04      	ldr	r6, [sp, #16]
 8006586:	0028      	movs	r0, r5
 8006588:	0039      	movs	r1, r7
 800658a:	f7f9 fe4d 	bl	8000228 <__aeabi_uidivmod>
 800658e:	9b03      	ldr	r3, [sp, #12]
 8006590:	3e01      	subs	r6, #1
 8006592:	5c5b      	ldrb	r3, [r3, r1]
 8006594:	7033      	strb	r3, [r6, #0]
 8006596:	002b      	movs	r3, r5
 8006598:	0005      	movs	r5, r0
 800659a:	429f      	cmp	r7, r3
 800659c:	d9f3      	bls.n	8006586 <_printf_i+0xf6>
 800659e:	2f08      	cmp	r7, #8
 80065a0:	d109      	bne.n	80065b6 <_printf_i+0x126>
 80065a2:	6823      	ldr	r3, [r4, #0]
 80065a4:	07db      	lsls	r3, r3, #31
 80065a6:	d506      	bpl.n	80065b6 <_printf_i+0x126>
 80065a8:	6862      	ldr	r2, [r4, #4]
 80065aa:	6923      	ldr	r3, [r4, #16]
 80065ac:	429a      	cmp	r2, r3
 80065ae:	dc02      	bgt.n	80065b6 <_printf_i+0x126>
 80065b0:	2330      	movs	r3, #48	; 0x30
 80065b2:	3e01      	subs	r6, #1
 80065b4:	7033      	strb	r3, [r6, #0]
 80065b6:	9b04      	ldr	r3, [sp, #16]
 80065b8:	1b9b      	subs	r3, r3, r6
 80065ba:	6123      	str	r3, [r4, #16]
 80065bc:	9b07      	ldr	r3, [sp, #28]
 80065be:	0021      	movs	r1, r4
 80065c0:	9300      	str	r3, [sp, #0]
 80065c2:	9805      	ldr	r0, [sp, #20]
 80065c4:	9b06      	ldr	r3, [sp, #24]
 80065c6:	aa09      	add	r2, sp, #36	; 0x24
 80065c8:	f7ff fef2 	bl	80063b0 <_printf_common>
 80065cc:	3001      	adds	r0, #1
 80065ce:	d147      	bne.n	8006660 <_printf_i+0x1d0>
 80065d0:	2001      	movs	r0, #1
 80065d2:	4240      	negs	r0, r0
 80065d4:	b00b      	add	sp, #44	; 0x2c
 80065d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80065d8:	2220      	movs	r2, #32
 80065da:	6809      	ldr	r1, [r1, #0]
 80065dc:	430a      	orrs	r2, r1
 80065de:	6022      	str	r2, [r4, #0]
 80065e0:	2278      	movs	r2, #120	; 0x78
 80065e2:	4932      	ldr	r1, [pc, #200]	; (80066ac <_printf_i+0x21c>)
 80065e4:	9103      	str	r1, [sp, #12]
 80065e6:	0021      	movs	r1, r4
 80065e8:	3145      	adds	r1, #69	; 0x45
 80065ea:	700a      	strb	r2, [r1, #0]
 80065ec:	6819      	ldr	r1, [r3, #0]
 80065ee:	6822      	ldr	r2, [r4, #0]
 80065f0:	c920      	ldmia	r1!, {r5}
 80065f2:	0610      	lsls	r0, r2, #24
 80065f4:	d402      	bmi.n	80065fc <_printf_i+0x16c>
 80065f6:	0650      	lsls	r0, r2, #25
 80065f8:	d500      	bpl.n	80065fc <_printf_i+0x16c>
 80065fa:	b2ad      	uxth	r5, r5
 80065fc:	6019      	str	r1, [r3, #0]
 80065fe:	07d3      	lsls	r3, r2, #31
 8006600:	d502      	bpl.n	8006608 <_printf_i+0x178>
 8006602:	2320      	movs	r3, #32
 8006604:	4313      	orrs	r3, r2
 8006606:	6023      	str	r3, [r4, #0]
 8006608:	2710      	movs	r7, #16
 800660a:	2d00      	cmp	r5, #0
 800660c:	d1a9      	bne.n	8006562 <_printf_i+0xd2>
 800660e:	2220      	movs	r2, #32
 8006610:	6823      	ldr	r3, [r4, #0]
 8006612:	4393      	bics	r3, r2
 8006614:	6023      	str	r3, [r4, #0]
 8006616:	e7a4      	b.n	8006562 <_printf_i+0xd2>
 8006618:	681a      	ldr	r2, [r3, #0]
 800661a:	680d      	ldr	r5, [r1, #0]
 800661c:	1d10      	adds	r0, r2, #4
 800661e:	6949      	ldr	r1, [r1, #20]
 8006620:	6018      	str	r0, [r3, #0]
 8006622:	6813      	ldr	r3, [r2, #0]
 8006624:	062e      	lsls	r6, r5, #24
 8006626:	d501      	bpl.n	800662c <_printf_i+0x19c>
 8006628:	6019      	str	r1, [r3, #0]
 800662a:	e002      	b.n	8006632 <_printf_i+0x1a2>
 800662c:	066d      	lsls	r5, r5, #25
 800662e:	d5fb      	bpl.n	8006628 <_printf_i+0x198>
 8006630:	8019      	strh	r1, [r3, #0]
 8006632:	2300      	movs	r3, #0
 8006634:	9e04      	ldr	r6, [sp, #16]
 8006636:	6123      	str	r3, [r4, #16]
 8006638:	e7c0      	b.n	80065bc <_printf_i+0x12c>
 800663a:	681a      	ldr	r2, [r3, #0]
 800663c:	1d11      	adds	r1, r2, #4
 800663e:	6019      	str	r1, [r3, #0]
 8006640:	6816      	ldr	r6, [r2, #0]
 8006642:	2100      	movs	r1, #0
 8006644:	0030      	movs	r0, r6
 8006646:	6862      	ldr	r2, [r4, #4]
 8006648:	f000 f9a0 	bl	800698c <memchr>
 800664c:	2800      	cmp	r0, #0
 800664e:	d001      	beq.n	8006654 <_printf_i+0x1c4>
 8006650:	1b80      	subs	r0, r0, r6
 8006652:	6060      	str	r0, [r4, #4]
 8006654:	6863      	ldr	r3, [r4, #4]
 8006656:	6123      	str	r3, [r4, #16]
 8006658:	2300      	movs	r3, #0
 800665a:	9a04      	ldr	r2, [sp, #16]
 800665c:	7013      	strb	r3, [r2, #0]
 800665e:	e7ad      	b.n	80065bc <_printf_i+0x12c>
 8006660:	0032      	movs	r2, r6
 8006662:	6923      	ldr	r3, [r4, #16]
 8006664:	9906      	ldr	r1, [sp, #24]
 8006666:	9805      	ldr	r0, [sp, #20]
 8006668:	9d07      	ldr	r5, [sp, #28]
 800666a:	47a8      	blx	r5
 800666c:	3001      	adds	r0, #1
 800666e:	d0af      	beq.n	80065d0 <_printf_i+0x140>
 8006670:	6823      	ldr	r3, [r4, #0]
 8006672:	079b      	lsls	r3, r3, #30
 8006674:	d415      	bmi.n	80066a2 <_printf_i+0x212>
 8006676:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006678:	68e0      	ldr	r0, [r4, #12]
 800667a:	4298      	cmp	r0, r3
 800667c:	daaa      	bge.n	80065d4 <_printf_i+0x144>
 800667e:	0018      	movs	r0, r3
 8006680:	e7a8      	b.n	80065d4 <_printf_i+0x144>
 8006682:	0022      	movs	r2, r4
 8006684:	2301      	movs	r3, #1
 8006686:	9906      	ldr	r1, [sp, #24]
 8006688:	9805      	ldr	r0, [sp, #20]
 800668a:	9e07      	ldr	r6, [sp, #28]
 800668c:	3219      	adds	r2, #25
 800668e:	47b0      	blx	r6
 8006690:	3001      	adds	r0, #1
 8006692:	d09d      	beq.n	80065d0 <_printf_i+0x140>
 8006694:	3501      	adds	r5, #1
 8006696:	68e3      	ldr	r3, [r4, #12]
 8006698:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800669a:	1a9b      	subs	r3, r3, r2
 800669c:	42ab      	cmp	r3, r5
 800669e:	dcf0      	bgt.n	8006682 <_printf_i+0x1f2>
 80066a0:	e7e9      	b.n	8006676 <_printf_i+0x1e6>
 80066a2:	2500      	movs	r5, #0
 80066a4:	e7f7      	b.n	8006696 <_printf_i+0x206>
 80066a6:	46c0      	nop			; (mov r8, r8)
 80066a8:	08006bd9 	.word	0x08006bd9
 80066ac:	08006bea 	.word	0x08006bea

080066b0 <__sflush_r>:
 80066b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80066b2:	898b      	ldrh	r3, [r1, #12]
 80066b4:	0005      	movs	r5, r0
 80066b6:	000c      	movs	r4, r1
 80066b8:	071a      	lsls	r2, r3, #28
 80066ba:	d45c      	bmi.n	8006776 <__sflush_r+0xc6>
 80066bc:	684a      	ldr	r2, [r1, #4]
 80066be:	2a00      	cmp	r2, #0
 80066c0:	dc04      	bgt.n	80066cc <__sflush_r+0x1c>
 80066c2:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 80066c4:	2a00      	cmp	r2, #0
 80066c6:	dc01      	bgt.n	80066cc <__sflush_r+0x1c>
 80066c8:	2000      	movs	r0, #0
 80066ca:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80066cc:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80066ce:	2f00      	cmp	r7, #0
 80066d0:	d0fa      	beq.n	80066c8 <__sflush_r+0x18>
 80066d2:	2200      	movs	r2, #0
 80066d4:	2080      	movs	r0, #128	; 0x80
 80066d6:	682e      	ldr	r6, [r5, #0]
 80066d8:	602a      	str	r2, [r5, #0]
 80066da:	001a      	movs	r2, r3
 80066dc:	0140      	lsls	r0, r0, #5
 80066de:	6a21      	ldr	r1, [r4, #32]
 80066e0:	4002      	ands	r2, r0
 80066e2:	4203      	tst	r3, r0
 80066e4:	d034      	beq.n	8006750 <__sflush_r+0xa0>
 80066e6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80066e8:	89a3      	ldrh	r3, [r4, #12]
 80066ea:	075b      	lsls	r3, r3, #29
 80066ec:	d506      	bpl.n	80066fc <__sflush_r+0x4c>
 80066ee:	6863      	ldr	r3, [r4, #4]
 80066f0:	1ac0      	subs	r0, r0, r3
 80066f2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d001      	beq.n	80066fc <__sflush_r+0x4c>
 80066f8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80066fa:	1ac0      	subs	r0, r0, r3
 80066fc:	0002      	movs	r2, r0
 80066fe:	2300      	movs	r3, #0
 8006700:	0028      	movs	r0, r5
 8006702:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8006704:	6a21      	ldr	r1, [r4, #32]
 8006706:	47b8      	blx	r7
 8006708:	89a2      	ldrh	r2, [r4, #12]
 800670a:	1c43      	adds	r3, r0, #1
 800670c:	d106      	bne.n	800671c <__sflush_r+0x6c>
 800670e:	6829      	ldr	r1, [r5, #0]
 8006710:	291d      	cmp	r1, #29
 8006712:	d82c      	bhi.n	800676e <__sflush_r+0xbe>
 8006714:	4b2a      	ldr	r3, [pc, #168]	; (80067c0 <__sflush_r+0x110>)
 8006716:	410b      	asrs	r3, r1
 8006718:	07db      	lsls	r3, r3, #31
 800671a:	d428      	bmi.n	800676e <__sflush_r+0xbe>
 800671c:	2300      	movs	r3, #0
 800671e:	6063      	str	r3, [r4, #4]
 8006720:	6923      	ldr	r3, [r4, #16]
 8006722:	6023      	str	r3, [r4, #0]
 8006724:	04d2      	lsls	r2, r2, #19
 8006726:	d505      	bpl.n	8006734 <__sflush_r+0x84>
 8006728:	1c43      	adds	r3, r0, #1
 800672a:	d102      	bne.n	8006732 <__sflush_r+0x82>
 800672c:	682b      	ldr	r3, [r5, #0]
 800672e:	2b00      	cmp	r3, #0
 8006730:	d100      	bne.n	8006734 <__sflush_r+0x84>
 8006732:	6560      	str	r0, [r4, #84]	; 0x54
 8006734:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006736:	602e      	str	r6, [r5, #0]
 8006738:	2900      	cmp	r1, #0
 800673a:	d0c5      	beq.n	80066c8 <__sflush_r+0x18>
 800673c:	0023      	movs	r3, r4
 800673e:	3344      	adds	r3, #68	; 0x44
 8006740:	4299      	cmp	r1, r3
 8006742:	d002      	beq.n	800674a <__sflush_r+0x9a>
 8006744:	0028      	movs	r0, r5
 8006746:	f7ff fbf1 	bl	8005f2c <_free_r>
 800674a:	2000      	movs	r0, #0
 800674c:	6360      	str	r0, [r4, #52]	; 0x34
 800674e:	e7bc      	b.n	80066ca <__sflush_r+0x1a>
 8006750:	2301      	movs	r3, #1
 8006752:	0028      	movs	r0, r5
 8006754:	47b8      	blx	r7
 8006756:	1c43      	adds	r3, r0, #1
 8006758:	d1c6      	bne.n	80066e8 <__sflush_r+0x38>
 800675a:	682b      	ldr	r3, [r5, #0]
 800675c:	2b00      	cmp	r3, #0
 800675e:	d0c3      	beq.n	80066e8 <__sflush_r+0x38>
 8006760:	2b1d      	cmp	r3, #29
 8006762:	d001      	beq.n	8006768 <__sflush_r+0xb8>
 8006764:	2b16      	cmp	r3, #22
 8006766:	d101      	bne.n	800676c <__sflush_r+0xbc>
 8006768:	602e      	str	r6, [r5, #0]
 800676a:	e7ad      	b.n	80066c8 <__sflush_r+0x18>
 800676c:	89a2      	ldrh	r2, [r4, #12]
 800676e:	2340      	movs	r3, #64	; 0x40
 8006770:	4313      	orrs	r3, r2
 8006772:	81a3      	strh	r3, [r4, #12]
 8006774:	e7a9      	b.n	80066ca <__sflush_r+0x1a>
 8006776:	690e      	ldr	r6, [r1, #16]
 8006778:	2e00      	cmp	r6, #0
 800677a:	d0a5      	beq.n	80066c8 <__sflush_r+0x18>
 800677c:	680f      	ldr	r7, [r1, #0]
 800677e:	600e      	str	r6, [r1, #0]
 8006780:	1bba      	subs	r2, r7, r6
 8006782:	9201      	str	r2, [sp, #4]
 8006784:	2200      	movs	r2, #0
 8006786:	079b      	lsls	r3, r3, #30
 8006788:	d100      	bne.n	800678c <__sflush_r+0xdc>
 800678a:	694a      	ldr	r2, [r1, #20]
 800678c:	60a2      	str	r2, [r4, #8]
 800678e:	9b01      	ldr	r3, [sp, #4]
 8006790:	2b00      	cmp	r3, #0
 8006792:	dd99      	ble.n	80066c8 <__sflush_r+0x18>
 8006794:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8006796:	0032      	movs	r2, r6
 8006798:	001f      	movs	r7, r3
 800679a:	0028      	movs	r0, r5
 800679c:	9b01      	ldr	r3, [sp, #4]
 800679e:	6a21      	ldr	r1, [r4, #32]
 80067a0:	47b8      	blx	r7
 80067a2:	2800      	cmp	r0, #0
 80067a4:	dc06      	bgt.n	80067b4 <__sflush_r+0x104>
 80067a6:	2340      	movs	r3, #64	; 0x40
 80067a8:	2001      	movs	r0, #1
 80067aa:	89a2      	ldrh	r2, [r4, #12]
 80067ac:	4240      	negs	r0, r0
 80067ae:	4313      	orrs	r3, r2
 80067b0:	81a3      	strh	r3, [r4, #12]
 80067b2:	e78a      	b.n	80066ca <__sflush_r+0x1a>
 80067b4:	9b01      	ldr	r3, [sp, #4]
 80067b6:	1836      	adds	r6, r6, r0
 80067b8:	1a1b      	subs	r3, r3, r0
 80067ba:	9301      	str	r3, [sp, #4]
 80067bc:	e7e7      	b.n	800678e <__sflush_r+0xde>
 80067be:	46c0      	nop			; (mov r8, r8)
 80067c0:	dfbffffe 	.word	0xdfbffffe

080067c4 <_fflush_r>:
 80067c4:	690b      	ldr	r3, [r1, #16]
 80067c6:	b570      	push	{r4, r5, r6, lr}
 80067c8:	0005      	movs	r5, r0
 80067ca:	000c      	movs	r4, r1
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d102      	bne.n	80067d6 <_fflush_r+0x12>
 80067d0:	2500      	movs	r5, #0
 80067d2:	0028      	movs	r0, r5
 80067d4:	bd70      	pop	{r4, r5, r6, pc}
 80067d6:	2800      	cmp	r0, #0
 80067d8:	d004      	beq.n	80067e4 <_fflush_r+0x20>
 80067da:	6a03      	ldr	r3, [r0, #32]
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d101      	bne.n	80067e4 <_fflush_r+0x20>
 80067e0:	f7ff fa2a 	bl	8005c38 <__sinit>
 80067e4:	220c      	movs	r2, #12
 80067e6:	5ea3      	ldrsh	r3, [r4, r2]
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d0f1      	beq.n	80067d0 <_fflush_r+0xc>
 80067ec:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80067ee:	07d2      	lsls	r2, r2, #31
 80067f0:	d404      	bmi.n	80067fc <_fflush_r+0x38>
 80067f2:	059b      	lsls	r3, r3, #22
 80067f4:	d402      	bmi.n	80067fc <_fflush_r+0x38>
 80067f6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80067f8:	f7ff fb8c 	bl	8005f14 <__retarget_lock_acquire_recursive>
 80067fc:	0028      	movs	r0, r5
 80067fe:	0021      	movs	r1, r4
 8006800:	f7ff ff56 	bl	80066b0 <__sflush_r>
 8006804:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006806:	0005      	movs	r5, r0
 8006808:	07db      	lsls	r3, r3, #31
 800680a:	d4e2      	bmi.n	80067d2 <_fflush_r+0xe>
 800680c:	89a3      	ldrh	r3, [r4, #12]
 800680e:	059b      	lsls	r3, r3, #22
 8006810:	d4df      	bmi.n	80067d2 <_fflush_r+0xe>
 8006812:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006814:	f7ff fb7f 	bl	8005f16 <__retarget_lock_release_recursive>
 8006818:	e7db      	b.n	80067d2 <_fflush_r+0xe>

0800681a <__swbuf_r>:
 800681a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800681c:	0006      	movs	r6, r0
 800681e:	000d      	movs	r5, r1
 8006820:	0014      	movs	r4, r2
 8006822:	2800      	cmp	r0, #0
 8006824:	d004      	beq.n	8006830 <__swbuf_r+0x16>
 8006826:	6a03      	ldr	r3, [r0, #32]
 8006828:	2b00      	cmp	r3, #0
 800682a:	d101      	bne.n	8006830 <__swbuf_r+0x16>
 800682c:	f7ff fa04 	bl	8005c38 <__sinit>
 8006830:	69a3      	ldr	r3, [r4, #24]
 8006832:	60a3      	str	r3, [r4, #8]
 8006834:	89a3      	ldrh	r3, [r4, #12]
 8006836:	071b      	lsls	r3, r3, #28
 8006838:	d528      	bpl.n	800688c <__swbuf_r+0x72>
 800683a:	6923      	ldr	r3, [r4, #16]
 800683c:	2b00      	cmp	r3, #0
 800683e:	d025      	beq.n	800688c <__swbuf_r+0x72>
 8006840:	6923      	ldr	r3, [r4, #16]
 8006842:	6820      	ldr	r0, [r4, #0]
 8006844:	b2ef      	uxtb	r7, r5
 8006846:	1ac0      	subs	r0, r0, r3
 8006848:	6963      	ldr	r3, [r4, #20]
 800684a:	b2ed      	uxtb	r5, r5
 800684c:	4283      	cmp	r3, r0
 800684e:	dc05      	bgt.n	800685c <__swbuf_r+0x42>
 8006850:	0021      	movs	r1, r4
 8006852:	0030      	movs	r0, r6
 8006854:	f7ff ffb6 	bl	80067c4 <_fflush_r>
 8006858:	2800      	cmp	r0, #0
 800685a:	d11d      	bne.n	8006898 <__swbuf_r+0x7e>
 800685c:	68a3      	ldr	r3, [r4, #8]
 800685e:	3001      	adds	r0, #1
 8006860:	3b01      	subs	r3, #1
 8006862:	60a3      	str	r3, [r4, #8]
 8006864:	6823      	ldr	r3, [r4, #0]
 8006866:	1c5a      	adds	r2, r3, #1
 8006868:	6022      	str	r2, [r4, #0]
 800686a:	701f      	strb	r7, [r3, #0]
 800686c:	6963      	ldr	r3, [r4, #20]
 800686e:	4283      	cmp	r3, r0
 8006870:	d004      	beq.n	800687c <__swbuf_r+0x62>
 8006872:	89a3      	ldrh	r3, [r4, #12]
 8006874:	07db      	lsls	r3, r3, #31
 8006876:	d507      	bpl.n	8006888 <__swbuf_r+0x6e>
 8006878:	2d0a      	cmp	r5, #10
 800687a:	d105      	bne.n	8006888 <__swbuf_r+0x6e>
 800687c:	0021      	movs	r1, r4
 800687e:	0030      	movs	r0, r6
 8006880:	f7ff ffa0 	bl	80067c4 <_fflush_r>
 8006884:	2800      	cmp	r0, #0
 8006886:	d107      	bne.n	8006898 <__swbuf_r+0x7e>
 8006888:	0028      	movs	r0, r5
 800688a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800688c:	0021      	movs	r1, r4
 800688e:	0030      	movs	r0, r6
 8006890:	f000 f806 	bl	80068a0 <__swsetup_r>
 8006894:	2800      	cmp	r0, #0
 8006896:	d0d3      	beq.n	8006840 <__swbuf_r+0x26>
 8006898:	2501      	movs	r5, #1
 800689a:	426d      	negs	r5, r5
 800689c:	e7f4      	b.n	8006888 <__swbuf_r+0x6e>
	...

080068a0 <__swsetup_r>:
 80068a0:	4b30      	ldr	r3, [pc, #192]	; (8006964 <__swsetup_r+0xc4>)
 80068a2:	b570      	push	{r4, r5, r6, lr}
 80068a4:	0005      	movs	r5, r0
 80068a6:	6818      	ldr	r0, [r3, #0]
 80068a8:	000c      	movs	r4, r1
 80068aa:	2800      	cmp	r0, #0
 80068ac:	d004      	beq.n	80068b8 <__swsetup_r+0x18>
 80068ae:	6a03      	ldr	r3, [r0, #32]
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d101      	bne.n	80068b8 <__swsetup_r+0x18>
 80068b4:	f7ff f9c0 	bl	8005c38 <__sinit>
 80068b8:	230c      	movs	r3, #12
 80068ba:	5ee2      	ldrsh	r2, [r4, r3]
 80068bc:	b293      	uxth	r3, r2
 80068be:	0711      	lsls	r1, r2, #28
 80068c0:	d423      	bmi.n	800690a <__swsetup_r+0x6a>
 80068c2:	06d9      	lsls	r1, r3, #27
 80068c4:	d407      	bmi.n	80068d6 <__swsetup_r+0x36>
 80068c6:	2309      	movs	r3, #9
 80068c8:	2001      	movs	r0, #1
 80068ca:	602b      	str	r3, [r5, #0]
 80068cc:	3337      	adds	r3, #55	; 0x37
 80068ce:	4313      	orrs	r3, r2
 80068d0:	81a3      	strh	r3, [r4, #12]
 80068d2:	4240      	negs	r0, r0
 80068d4:	bd70      	pop	{r4, r5, r6, pc}
 80068d6:	075b      	lsls	r3, r3, #29
 80068d8:	d513      	bpl.n	8006902 <__swsetup_r+0x62>
 80068da:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80068dc:	2900      	cmp	r1, #0
 80068de:	d008      	beq.n	80068f2 <__swsetup_r+0x52>
 80068e0:	0023      	movs	r3, r4
 80068e2:	3344      	adds	r3, #68	; 0x44
 80068e4:	4299      	cmp	r1, r3
 80068e6:	d002      	beq.n	80068ee <__swsetup_r+0x4e>
 80068e8:	0028      	movs	r0, r5
 80068ea:	f7ff fb1f 	bl	8005f2c <_free_r>
 80068ee:	2300      	movs	r3, #0
 80068f0:	6363      	str	r3, [r4, #52]	; 0x34
 80068f2:	2224      	movs	r2, #36	; 0x24
 80068f4:	89a3      	ldrh	r3, [r4, #12]
 80068f6:	4393      	bics	r3, r2
 80068f8:	81a3      	strh	r3, [r4, #12]
 80068fa:	2300      	movs	r3, #0
 80068fc:	6063      	str	r3, [r4, #4]
 80068fe:	6923      	ldr	r3, [r4, #16]
 8006900:	6023      	str	r3, [r4, #0]
 8006902:	2308      	movs	r3, #8
 8006904:	89a2      	ldrh	r2, [r4, #12]
 8006906:	4313      	orrs	r3, r2
 8006908:	81a3      	strh	r3, [r4, #12]
 800690a:	6923      	ldr	r3, [r4, #16]
 800690c:	2b00      	cmp	r3, #0
 800690e:	d10b      	bne.n	8006928 <__swsetup_r+0x88>
 8006910:	21a0      	movs	r1, #160	; 0xa0
 8006912:	2280      	movs	r2, #128	; 0x80
 8006914:	89a3      	ldrh	r3, [r4, #12]
 8006916:	0089      	lsls	r1, r1, #2
 8006918:	0092      	lsls	r2, r2, #2
 800691a:	400b      	ands	r3, r1
 800691c:	4293      	cmp	r3, r2
 800691e:	d003      	beq.n	8006928 <__swsetup_r+0x88>
 8006920:	0021      	movs	r1, r4
 8006922:	0028      	movs	r0, r5
 8006924:	f000 f866 	bl	80069f4 <__smakebuf_r>
 8006928:	220c      	movs	r2, #12
 800692a:	5ea3      	ldrsh	r3, [r4, r2]
 800692c:	2001      	movs	r0, #1
 800692e:	001a      	movs	r2, r3
 8006930:	b299      	uxth	r1, r3
 8006932:	4002      	ands	r2, r0
 8006934:	4203      	tst	r3, r0
 8006936:	d00f      	beq.n	8006958 <__swsetup_r+0xb8>
 8006938:	2200      	movs	r2, #0
 800693a:	60a2      	str	r2, [r4, #8]
 800693c:	6962      	ldr	r2, [r4, #20]
 800693e:	4252      	negs	r2, r2
 8006940:	61a2      	str	r2, [r4, #24]
 8006942:	2000      	movs	r0, #0
 8006944:	6922      	ldr	r2, [r4, #16]
 8006946:	4282      	cmp	r2, r0
 8006948:	d1c4      	bne.n	80068d4 <__swsetup_r+0x34>
 800694a:	0609      	lsls	r1, r1, #24
 800694c:	d5c2      	bpl.n	80068d4 <__swsetup_r+0x34>
 800694e:	2240      	movs	r2, #64	; 0x40
 8006950:	4313      	orrs	r3, r2
 8006952:	81a3      	strh	r3, [r4, #12]
 8006954:	3801      	subs	r0, #1
 8006956:	e7bd      	b.n	80068d4 <__swsetup_r+0x34>
 8006958:	0788      	lsls	r0, r1, #30
 800695a:	d400      	bmi.n	800695e <__swsetup_r+0xbe>
 800695c:	6962      	ldr	r2, [r4, #20]
 800695e:	60a2      	str	r2, [r4, #8]
 8006960:	e7ef      	b.n	8006942 <__swsetup_r+0xa2>
 8006962:	46c0      	nop			; (mov r8, r8)
 8006964:	20000078 	.word	0x20000078

08006968 <_sbrk_r>:
 8006968:	2300      	movs	r3, #0
 800696a:	b570      	push	{r4, r5, r6, lr}
 800696c:	4d06      	ldr	r5, [pc, #24]	; (8006988 <_sbrk_r+0x20>)
 800696e:	0004      	movs	r4, r0
 8006970:	0008      	movs	r0, r1
 8006972:	602b      	str	r3, [r5, #0]
 8006974:	f7fa fb56 	bl	8001024 <_sbrk>
 8006978:	1c43      	adds	r3, r0, #1
 800697a:	d103      	bne.n	8006984 <_sbrk_r+0x1c>
 800697c:	682b      	ldr	r3, [r5, #0]
 800697e:	2b00      	cmp	r3, #0
 8006980:	d000      	beq.n	8006984 <_sbrk_r+0x1c>
 8006982:	6023      	str	r3, [r4, #0]
 8006984:	bd70      	pop	{r4, r5, r6, pc}
 8006986:	46c0      	nop			; (mov r8, r8)
 8006988:	20001328 	.word	0x20001328

0800698c <memchr>:
 800698c:	b2c9      	uxtb	r1, r1
 800698e:	1882      	adds	r2, r0, r2
 8006990:	4290      	cmp	r0, r2
 8006992:	d101      	bne.n	8006998 <memchr+0xc>
 8006994:	2000      	movs	r0, #0
 8006996:	4770      	bx	lr
 8006998:	7803      	ldrb	r3, [r0, #0]
 800699a:	428b      	cmp	r3, r1
 800699c:	d0fb      	beq.n	8006996 <memchr+0xa>
 800699e:	3001      	adds	r0, #1
 80069a0:	e7f6      	b.n	8006990 <memchr+0x4>
	...

080069a4 <__swhatbuf_r>:
 80069a4:	b570      	push	{r4, r5, r6, lr}
 80069a6:	000e      	movs	r6, r1
 80069a8:	001d      	movs	r5, r3
 80069aa:	230e      	movs	r3, #14
 80069ac:	5ec9      	ldrsh	r1, [r1, r3]
 80069ae:	0014      	movs	r4, r2
 80069b0:	b096      	sub	sp, #88	; 0x58
 80069b2:	2900      	cmp	r1, #0
 80069b4:	da0c      	bge.n	80069d0 <__swhatbuf_r+0x2c>
 80069b6:	89b2      	ldrh	r2, [r6, #12]
 80069b8:	2380      	movs	r3, #128	; 0x80
 80069ba:	0011      	movs	r1, r2
 80069bc:	4019      	ands	r1, r3
 80069be:	421a      	tst	r2, r3
 80069c0:	d013      	beq.n	80069ea <__swhatbuf_r+0x46>
 80069c2:	2100      	movs	r1, #0
 80069c4:	3b40      	subs	r3, #64	; 0x40
 80069c6:	2000      	movs	r0, #0
 80069c8:	6029      	str	r1, [r5, #0]
 80069ca:	6023      	str	r3, [r4, #0]
 80069cc:	b016      	add	sp, #88	; 0x58
 80069ce:	bd70      	pop	{r4, r5, r6, pc}
 80069d0:	466a      	mov	r2, sp
 80069d2:	f000 f84d 	bl	8006a70 <_fstat_r>
 80069d6:	2800      	cmp	r0, #0
 80069d8:	dbed      	blt.n	80069b6 <__swhatbuf_r+0x12>
 80069da:	23f0      	movs	r3, #240	; 0xf0
 80069dc:	9901      	ldr	r1, [sp, #4]
 80069de:	021b      	lsls	r3, r3, #8
 80069e0:	4019      	ands	r1, r3
 80069e2:	4b03      	ldr	r3, [pc, #12]	; (80069f0 <__swhatbuf_r+0x4c>)
 80069e4:	18c9      	adds	r1, r1, r3
 80069e6:	424b      	negs	r3, r1
 80069e8:	4159      	adcs	r1, r3
 80069ea:	2380      	movs	r3, #128	; 0x80
 80069ec:	00db      	lsls	r3, r3, #3
 80069ee:	e7ea      	b.n	80069c6 <__swhatbuf_r+0x22>
 80069f0:	ffffe000 	.word	0xffffe000

080069f4 <__smakebuf_r>:
 80069f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80069f6:	2602      	movs	r6, #2
 80069f8:	898b      	ldrh	r3, [r1, #12]
 80069fa:	0005      	movs	r5, r0
 80069fc:	000c      	movs	r4, r1
 80069fe:	4233      	tst	r3, r6
 8006a00:	d006      	beq.n	8006a10 <__smakebuf_r+0x1c>
 8006a02:	0023      	movs	r3, r4
 8006a04:	3347      	adds	r3, #71	; 0x47
 8006a06:	6023      	str	r3, [r4, #0]
 8006a08:	6123      	str	r3, [r4, #16]
 8006a0a:	2301      	movs	r3, #1
 8006a0c:	6163      	str	r3, [r4, #20]
 8006a0e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8006a10:	466a      	mov	r2, sp
 8006a12:	ab01      	add	r3, sp, #4
 8006a14:	f7ff ffc6 	bl	80069a4 <__swhatbuf_r>
 8006a18:	9900      	ldr	r1, [sp, #0]
 8006a1a:	0007      	movs	r7, r0
 8006a1c:	0028      	movs	r0, r5
 8006a1e:	f7ff faf1 	bl	8006004 <_malloc_r>
 8006a22:	2800      	cmp	r0, #0
 8006a24:	d108      	bne.n	8006a38 <__smakebuf_r+0x44>
 8006a26:	220c      	movs	r2, #12
 8006a28:	5ea3      	ldrsh	r3, [r4, r2]
 8006a2a:	059a      	lsls	r2, r3, #22
 8006a2c:	d4ef      	bmi.n	8006a0e <__smakebuf_r+0x1a>
 8006a2e:	2203      	movs	r2, #3
 8006a30:	4393      	bics	r3, r2
 8006a32:	431e      	orrs	r6, r3
 8006a34:	81a6      	strh	r6, [r4, #12]
 8006a36:	e7e4      	b.n	8006a02 <__smakebuf_r+0xe>
 8006a38:	2380      	movs	r3, #128	; 0x80
 8006a3a:	89a2      	ldrh	r2, [r4, #12]
 8006a3c:	6020      	str	r0, [r4, #0]
 8006a3e:	4313      	orrs	r3, r2
 8006a40:	81a3      	strh	r3, [r4, #12]
 8006a42:	9b00      	ldr	r3, [sp, #0]
 8006a44:	6120      	str	r0, [r4, #16]
 8006a46:	6163      	str	r3, [r4, #20]
 8006a48:	9b01      	ldr	r3, [sp, #4]
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d00c      	beq.n	8006a68 <__smakebuf_r+0x74>
 8006a4e:	0028      	movs	r0, r5
 8006a50:	230e      	movs	r3, #14
 8006a52:	5ee1      	ldrsh	r1, [r4, r3]
 8006a54:	f000 f81e 	bl	8006a94 <_isatty_r>
 8006a58:	2800      	cmp	r0, #0
 8006a5a:	d005      	beq.n	8006a68 <__smakebuf_r+0x74>
 8006a5c:	2303      	movs	r3, #3
 8006a5e:	89a2      	ldrh	r2, [r4, #12]
 8006a60:	439a      	bics	r2, r3
 8006a62:	3b02      	subs	r3, #2
 8006a64:	4313      	orrs	r3, r2
 8006a66:	81a3      	strh	r3, [r4, #12]
 8006a68:	89a3      	ldrh	r3, [r4, #12]
 8006a6a:	433b      	orrs	r3, r7
 8006a6c:	81a3      	strh	r3, [r4, #12]
 8006a6e:	e7ce      	b.n	8006a0e <__smakebuf_r+0x1a>

08006a70 <_fstat_r>:
 8006a70:	2300      	movs	r3, #0
 8006a72:	b570      	push	{r4, r5, r6, lr}
 8006a74:	4d06      	ldr	r5, [pc, #24]	; (8006a90 <_fstat_r+0x20>)
 8006a76:	0004      	movs	r4, r0
 8006a78:	0008      	movs	r0, r1
 8006a7a:	0011      	movs	r1, r2
 8006a7c:	602b      	str	r3, [r5, #0]
 8006a7e:	f7fa faae 	bl	8000fde <_fstat>
 8006a82:	1c43      	adds	r3, r0, #1
 8006a84:	d103      	bne.n	8006a8e <_fstat_r+0x1e>
 8006a86:	682b      	ldr	r3, [r5, #0]
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d000      	beq.n	8006a8e <_fstat_r+0x1e>
 8006a8c:	6023      	str	r3, [r4, #0]
 8006a8e:	bd70      	pop	{r4, r5, r6, pc}
 8006a90:	20001328 	.word	0x20001328

08006a94 <_isatty_r>:
 8006a94:	2300      	movs	r3, #0
 8006a96:	b570      	push	{r4, r5, r6, lr}
 8006a98:	4d06      	ldr	r5, [pc, #24]	; (8006ab4 <_isatty_r+0x20>)
 8006a9a:	0004      	movs	r4, r0
 8006a9c:	0008      	movs	r0, r1
 8006a9e:	602b      	str	r3, [r5, #0]
 8006aa0:	f7fa faab 	bl	8000ffa <_isatty>
 8006aa4:	1c43      	adds	r3, r0, #1
 8006aa6:	d103      	bne.n	8006ab0 <_isatty_r+0x1c>
 8006aa8:	682b      	ldr	r3, [r5, #0]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d000      	beq.n	8006ab0 <_isatty_r+0x1c>
 8006aae:	6023      	str	r3, [r4, #0]
 8006ab0:	bd70      	pop	{r4, r5, r6, pc}
 8006ab2:	46c0      	nop			; (mov r8, r8)
 8006ab4:	20001328 	.word	0x20001328

08006ab8 <_init>:
 8006ab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006aba:	46c0      	nop			; (mov r8, r8)
 8006abc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006abe:	bc08      	pop	{r3}
 8006ac0:	469e      	mov	lr, r3
 8006ac2:	4770      	bx	lr

08006ac4 <_fini>:
 8006ac4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ac6:	46c0      	nop			; (mov r8, r8)
 8006ac8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006aca:	bc08      	pop	{r3}
 8006acc:	469e      	mov	lr, r3
 8006ace:	4770      	bx	lr
