Verilator Tree Dump (format 0x3900) from <e24113> to <e24461>
     NETLIST 0x558910cd1f80 <e1> {a0}
    1: MODULE 0x558910ce5840 <e10606> {c5}  mips_cpu  L2
    1:2: VAR 0x558910ce6bd0 <e20035> {c6} @dt=0x558910ce6310@(G/w1)  clk INPUT PORT
    1:2: VAR 0x558910cf7ee0 <e21556> {c8} @dt=0x558910ce6310@(G/w1)  reset INPUT PORT
    1:2: VAR 0x558910cf92b0 <e21557> {c9} @dt=0x558910ce6310@(G/w1)  active OUTPUT PORT
    1:2: VAR 0x558910d08490 <e20044> {c10} @dt=0x558910d08010@(G/w32)  register_v0 OUTPUT PORT
    1:2: VAR 0x558910d088b0 <e21558> {c13} @dt=0x558910ce6310@(G/w1)  clk_enable INPUT PORT
    1:2: VAR 0x558910d09730 <e21559> {c16} @dt=0x558910d08010@(G/w32)  instr_address OUTPUT PORT
    1:2: VAR 0x558910d0a5b0 <e21560> {c17} @dt=0x558910d08010@(G/w32)  instr_readdata INPUT PORT
    1:2: VAR 0x558910d0b430 <e21561> {c20} @dt=0x558910d08010@(G/w32)  data_address OUTPUT PORT
    1:2: VAR 0x558910d0b850 <e21562> {c21} @dt=0x558910ce6310@(G/w1)  data_write OUTPUT PORT
    1:2: VAR 0x558910d0bc70 <e21563> {c22} @dt=0x558910ce6310@(G/w1)  data_read OUTPUT PORT
    1:2: VAR 0x558910d0ce90 <e21564> {c23} @dt=0x558910d08010@(G/w32)  data_writedata OUTPUT PORT
    1:2: VAR 0x558910d0e0d0 <e21565> {c24} @dt=0x558910d08010@(G/w32)  data_readdata INPUT PORT
    1:2: VAR 0x558910d0e570 <e21566> {c27} @dt=0x558910ce6310@(G/w1)  internal_clk VAR
    1:2: VAR 0x558910d0e970 <e21567> {c29} @dt=0x558910ce6310@(G/w1)  HI_LO_output VAR
    1:2: VAR 0x558910d0fad0 <e21568> {c33} @dt=0x558910d08010@(G/w32)  program_counter_prime VAR
    1:2: VAR 0x558910d10c50 <e21569> {c34} @dt=0x558910d08010@(G/w32)  program_counter_fetch VAR
    1:2: VAR 0x558910d11db0 <e21570> {c35} @dt=0x558910d08010@(G/w32)  program_counter_plus_four_fetch VAR
    1:2: VAR 0x558910d12ef0 <e21571> {c36} @dt=0x558910d08010@(G/w32)  instruction_fetch VAR
    1:2: VAR 0x558910d14050 <e21572> {c37} @dt=0x558910d08010@(G/w32)  program_counter_mux_1_out VAR
    1:2: VAR 0x558910d14470 <e21573> {c38} @dt=0x558910ce6310@(G/w1)  halt VAR
    1:2: VAR 0x558910d148b0 <e21574> {c41} @dt=0x558910ce6310@(G/w1)  program_counter_source_decode VAR
    1:2: VAR 0x558910d14cf0 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  register_write_decode VAR
    1:2: VAR 0x558910d15110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  memory_to_register_decode VAR
    1:2: VAR 0x558910d15550 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  memory_write_decode VAR
    1:2: VAR 0x558910d159b0 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  ALU_src_B_decode VAR
    1:2: VAR 0x558910d15dd0 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  register_destination_decode VAR
    1:2: VAR 0x558910d161d0 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  branch_decode VAR
    1:2: VAR 0x558910d165d0 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_decode VAR
    1:2: VAR 0x558910d169d0 <e21582> {c49} @dt=0x558910ce6310@(G/w1)  equal_decode VAR
    1:2: VAR 0x558910d17af0 <e20177> {c50} @dt=0x558910d17630@(G/w6)  ALU_function_decode VAR
    1:2: VAR 0x558910d17f50 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_decode VAR
    1:2: VAR 0x558910d18350 <e21584> {c52} @dt=0x558910ce6310@(G/w1)  flush_decode_execute_register VAR
    1:2: VAR 0x558910d19490 <e21585> {c57} @dt=0x558910d08010@(G/w32)  program_counter_branch_decode VAR
    1:2: VAR 0x558910d1a5d0 <e21586> {c58} @dt=0x558910d08010@(G/w32)  instruction_decode VAR
    1:2: VAR 0x558910d1b730 <e21587> {c59} @dt=0x558910d08010@(G/w32)  program_counter_plus_four_decode VAR
    1:2: VAR 0x558910d1c850 <e21588> {c61} @dt=0x558910d17630@(G/w6)  op VAR
    1:2: ASSIGNW 0x558910d1d630 <e21602> {c62} @dt=0x558910d17630@(G/w6)
    1:2:1: SEL 0x558910f76460 <e21600> {c62} @dt=0x558910d17630@(G/w6) decl[31:0]]
    1:2:1:1: VARREF 0x558910f20490 <e21589> {c62} @dt=0x558910d08010@(G/w32)  instruction_decode [RV] <- VAR 0x558910d1a5d0 <e21586> {c58} @dt=0x558910d08010@(G/w32)  instruction_decode VAR
    1:2:1:2: CONST 0x558910f766f0 <e20263> {c62} @dt=0x558910f53920@(G/sw5)  5'h1a
    1:2:1:3: CONST 0x558910f7a130 <e21599> {c62} @dt=0x558910d08010@(G/w32)  32'h6
    1:2:2: VARREF 0x558910f205b0 <e21601> {c62} @dt=0x558910d17630@(G/w6)  op [LV] => VAR 0x558910d1c850 <e21588> {c61} @dt=0x558910d17630@(G/w6)  op VAR
    1:2: VAR 0x558910d1e670 <e20270> {c63} @dt=0x558910d1e190@(G/w5)  read_address_1 VAR
    1:2: VAR 0x558910d1ed70 <e21603> {c63} @dt=0x558910d1e190@(G/w5)  Rs_decode VAR
    1:2: ASSIGNW 0x558910d1fb50 <e20285> {c64} @dt=0x558910d1e190@(G/w5)
    1:2:1: SEL 0x558910f76c70 <e21615> {c64} @dt=0x558910d1e190@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x558910f206d0 <e21604> {c64} @dt=0x558910d08010@(G/w32)  instruction_decode [RV] <- VAR 0x558910d1a5d0 <e21586> {c58} @dt=0x558910d08010@(G/w32)  instruction_decode VAR
    1:2:1:2: CONST 0x558910f76f00 <e20326> {c64} @dt=0x558910f53920@(G/sw5)  5'h15
    1:2:1:3: CONST 0x558910f7a380 <e21614> {c64} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:2: VARREF 0x558910f207f0 <e20284> {c64} @dt=0x558910d1e190@(G/w5)  read_address_1 [LV] => VAR 0x558910d1e670 <e20270> {c63} @dt=0x558910d1e190@(G/w5)  read_address_1 VAR
    1:2: ASSIGNW 0x558910d20850 <e21629> {c65} @dt=0x558910d1e190@(G/w5)
    1:2:1: SEL 0x558910f77480 <e21627> {c65} @dt=0x558910d1e190@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x558910f20910 <e21616> {c65} @dt=0x558910d08010@(G/w32)  instruction_decode [RV] <- VAR 0x558910d1a5d0 <e21586> {c58} @dt=0x558910d08010@(G/w32)  instruction_decode VAR
    1:2:1:2: CONST 0x558910f77710 <e20373> {c65} @dt=0x558910f53920@(G/sw5)  5'h15
    1:2:1:3: CONST 0x558910f7a5d0 <e21626> {c65} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:2: VARREF 0x558910f20a30 <e21628> {c65} @dt=0x558910d1e190@(G/w5)  Rs_decode [LV] => VAR 0x558910d1ed70 <e21603> {c63} @dt=0x558910d1e190@(G/w5)  Rs_decode VAR
    1:2: VAR 0x558910d21890 <e21630> {c66} @dt=0x558910d1e190@(G/w5)  read_address_2 VAR
    1:2: VAR 0x558910d21f90 <e21631> {c66} @dt=0x558910d1e190@(G/w5)  Rt_decode VAR
    1:2: ASSIGNW 0x558910d229d0 <e21645> {c67} @dt=0x558910d1e190@(G/w5)
    1:2:1: SEL 0x558910f77c90 <e21643> {c67} @dt=0x558910d1e190@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x558910f0e320 <e21632> {c67} @dt=0x558910d08010@(G/w32)  instruction_decode [RV] <- VAR 0x558910d1a5d0 <e21586> {c58} @dt=0x558910d08010@(G/w32)  instruction_decode VAR
    1:2:1:2: CONST 0x558910f77f20 <e20436> {c67} @dt=0x558910f53920@(G/sw5)  5'h10
    1:2:1:3: CONST 0x558910f7a820 <e21642> {c67} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:2: VARREF 0x558910f0e460 <e21644> {c67} @dt=0x558910d1e190@(G/w5)  read_address_2 [LV] => VAR 0x558910d21890 <e21630> {c66} @dt=0x558910d1e190@(G/w5)  read_address_2 VAR
    1:2: ASSIGNW 0x558910d235b0 <e21659> {c68} @dt=0x558910d1e190@(G/w5)
    1:2:1: SEL 0x558910f784a0 <e21657> {c68} @dt=0x558910d1e190@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x558910f0e580 <e21646> {c68} @dt=0x558910d08010@(G/w32)  instruction_decode [RV] <- VAR 0x558910d1a5d0 <e21586> {c58} @dt=0x558910d08010@(G/w32)  instruction_decode VAR
    1:2:1:2: CONST 0x558910f78730 <e20483> {c68} @dt=0x558910f53920@(G/sw5)  5'h10
    1:2:1:3: CONST 0x558910f7aa70 <e21656> {c68} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:2: VARREF 0x558910f0e6c0 <e21658> {c68} @dt=0x558910d1e190@(G/w5)  Rt_decode [LV] => VAR 0x558910d21f90 <e21631> {c66} @dt=0x558910d1e190@(G/w5)  Rt_decode VAR
    1:2: VAR 0x558910d245f0 <e21660> {c69} @dt=0x558910d1e190@(G/w5)  Rd_decode VAR
    1:2: ASSIGNW 0x558910d253d0 <e21674> {c70} @dt=0x558910d1e190@(G/w5)
    1:2:1: SEL 0x558910f78cb0 <e21672> {c70} @dt=0x558910d1e190@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x558910f0e7e0 <e21661> {c70} @dt=0x558910d08010@(G/w32)  instruction_decode [RV] <- VAR 0x558910d1a5d0 <e21586> {c58} @dt=0x558910d08010@(G/w32)  instruction_decode VAR
    1:2:1:2: CONST 0x558910f78f40 <e20538> {c70} @dt=0x558910f53920@(G/sw5)  5'hb
    1:2:1:3: CONST 0x558910f7acc0 <e21671> {c70} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:2: VARREF 0x558910f0e920 <e21673> {c70} @dt=0x558910d1e190@(G/w5)  Rd_decode [LV] => VAR 0x558910d245f0 <e21660> {c69} @dt=0x558910d1e190@(G/w5)  Rd_decode VAR
    1:2: VAR 0x558910d26410 <e20545> {c71} @dt=0x558910d25f30@(G/w16)  immediate VAR
    1:2: ASSIGNW 0x558910d271f0 <e20552> {c72} @dt=0x558910d25f30@(G/w16)
    1:2:1: SEL 0x558910f794c0 <e21686> {c72} @dt=0x558910d25f30@(G/w16) decl[31:0]]
    1:2:1:1: VARREF 0x558910f0ea40 <e21675> {c72} @dt=0x558910d08010@(G/w32)  instruction_decode [RV] <- VAR 0x558910d1a5d0 <e21586> {c58} @dt=0x558910d08010@(G/w32)  instruction_decode VAR
    1:2:1:2: CONST 0x558910f79750 <e20593> {c72} @dt=0x558910f53920@(G/sw5)  5'h0
    1:2:1:3: CONST 0x558910f7af10 <e21685> {c72} @dt=0x558910d08010@(G/w32)  32'h10
    1:2:2: VARREF 0x558910f0eb80 <e20551> {c72} @dt=0x558910d25f30@(G/w16)  immediate [LV] => VAR 0x558910d26410 <e20545> {c71} @dt=0x558910d25f30@(G/w16)  immediate VAR
    1:2: VAR 0x558910d28250 <e21687> {c74} @dt=0x558910d08010@(G/w32)  shifter_output_decode VAR
    1:2: VAR 0x558910d293b0 <e21688> {c75} @dt=0x558910d08010@(G/w32)  register_file_output_A_decode VAR
    1:2: VAR 0x558910d2a4d0 <e21689> {c76} @dt=0x558910d08010@(G/w32)  register_file_output_B_decode VAR
    1:2: VAR 0x558910d2b650 <e21690> {c77} @dt=0x558910d08010@(G/w32)  register_file_output_A_resolved_decode VAR
    1:2: VAR 0x558910d2c830 <e21691> {c78} @dt=0x558910d08010@(G/w32)  register_file_output_B_resolved_decode VAR
    1:2: VAR 0x558910d2d980 <e21692> {c79} @dt=0x558910d08010@(G/w32)  sign_imm_decode VAR
    1:2: VAR 0x558910d2ded0 <e21693> {c83} @dt=0x558910ce6310@(G/w1)  register_destination_execute VAR
    1:2: VAR 0x558910d2e390 <e21694> {c84} @dt=0x558910ce6310@(G/w1)  memory_to_register_execute VAR
    1:2: VAR 0x558910d2e800 <e21695> {c85} @dt=0x558910ce6310@(G/w1)  memory_write_execute VAR
    1:2: VAR 0x558910d2f970 <e21696> {c86} @dt=0x558910d1e190@(G/w5)  write_register_execute VAR
    1:2: VAR 0x558910d2fe40 <e21697> {c87} @dt=0x558910ce6310@(G/w1)  ALU_src_B_execute VAR
    1:2: VAR 0x558910d30fb0 <e21698> {c88} @dt=0x558910d17630@(G/w6)  ALU_function_execute VAR
    1:2: VAR 0x558910d314d0 <e21699> {c89} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_execute VAR
    1:2: VAR 0x558910d31940 <e21700> {c90} @dt=0x558910ce6310@(G/w1)  register_write_execute VAR
    1:2: VAR 0x558910d31e20 <e21701> {c91} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_execute VAR
    1:2: VAR 0x558910d33050 <e21702> {c94} @dt=0x558910d08010@(G/w32)  register_file_output_A_execute VAR
    1:2: VAR 0x558910d34230 <e21703> {c95} @dt=0x558910d08010@(G/w32)  register_file_output_B_execute VAR
    1:2: VAR 0x558910d353a0 <e21704> {c96} @dt=0x558910d08010@(G/w32)  source_A_ALU_execute VAR
    1:2: VAR 0x558910d36550 <e21705> {c97} @dt=0x558910d08010@(G/w32)  source_B_ALU_execute VAR
    1:2: VAR 0x558910d37700 <e21706> {c98} @dt=0x558910d08010@(G/w32)  write_data_execute VAR
    1:2: VAR 0x558910d388b0 <e21707> {c99} @dt=0x558910d08010@(G/w32)  ALU_output_execute VAR
    1:2: VAR 0x558910d39a60 <e21708> {c100} @dt=0x558910d08010@(G/w32)  ALU_HI_output_execute VAR
    1:2: VAR 0x558910d3ac10 <e21709> {c101} @dt=0x558910d08010@(G/w32)  ALU_LO_output_execute VAR
    1:2: VAR 0x558910d3bd70 <e21710> {c102} @dt=0x558910d1e190@(G/w5)  Rs_execute VAR
    1:2: VAR 0x558910d3cec0 <e21711> {c103} @dt=0x558910d1e190@(G/w5)  Rt_execute VAR
    1:2: VAR 0x558910d3e010 <e21712> {c104} @dt=0x558910d1e190@(G/w5)  Rd_execute VAR
    1:2: VAR 0x558910d3f1b0 <e21713> {c105} @dt=0x558910d08010@(G/w32)  sign_imm_execute VAR
    1:2: VAR 0x558910d3f6c0 <e21714> {c108} @dt=0x558910ce6310@(G/w1)  register_write_memory VAR
    1:2: VAR 0x558910d40830 <e21715> {c109} @dt=0x558910d1e190@(G/w5)  write_register_memory VAR
    1:2: VAR 0x558910d40d50 <e21716> {c110} @dt=0x558910ce6310@(G/w1)  memory_to_register_memory VAR
    1:2: VAR 0x558910d411c0 <e21717> {c111} @dt=0x558910ce6310@(G/w1)  memory_write_memory VAR
    1:2: VAR 0x558910d416a0 <e21718> {c112} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_memory VAR
    1:2: VAR 0x558910d41b30 <e21719> {c113} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_memory VAR
    1:2: VAR 0x558910d42cf0 <e21720> {c116} @dt=0x558910d08010@(G/w32)  ALU_output_memory VAR
    1:2: VAR 0x558910d43ea0 <e21721> {c117} @dt=0x558910d08010@(G/w32)  ALU_HI_output_memory VAR
    1:2: VAR 0x558910d45050 <e21722> {c118} @dt=0x558910d08010@(G/w32)  ALU_LO_output_memory VAR
    1:2: VAR 0x558910d46200 <e21723> {c119} @dt=0x558910d08010@(G/w32)  read_data_memory VAR
    1:2: VAR 0x558910d473b0 <e21724> {c120} @dt=0x558910d08010@(G/w32)  write_data_memory VAR
    1:2: VAR 0x558910d47910 <e21725> {c123} @dt=0x558910ce6310@(G/w1)  register_write_writeback VAR
    1:2: VAR 0x558910d47dd0 <e21726> {c124} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_writeback VAR
    1:2: VAR 0x558910d48290 <e21727> {c125} @dt=0x558910ce6310@(G/w1)  memory_to_register_writeback VAR
    1:2: VAR 0x558910d48750 <e21728> {c126} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_writeback VAR
    1:2: VAR 0x558910d49980 <e21729> {c129} @dt=0x558910d1e190@(G/w5)  write_register_writeback VAR
    1:2: VAR 0x558910d4aaf0 <e21730> {c130} @dt=0x558910d08010@(G/w32)  result_writeback VAR
    1:2: VAR 0x558910d4bca0 <e21731> {c131} @dt=0x558910d08010@(G/w32)  ALU_HI_output_writeback VAR
    1:2: VAR 0x558910d4ce50 <e21732> {c132} @dt=0x558910d08010@(G/w32)  ALU_LO_output_writeback VAR
    1:2: VAR 0x558910d4e000 <e21733> {c133} @dt=0x558910d08010@(G/w32)  ALU_output_writeback VAR
    1:2: VAR 0x558910d4f1b0 <e21734> {c134} @dt=0x558910d08010@(G/w32)  read_data_writeback VAR
    1:2: VAR 0x558910d4f650 <e21735> {c137} @dt=0x558910ce6310@(G/w1)  stall_fetch VAR
    1:2: VAR 0x558910d4fa80 <e21736> {c138} @dt=0x558910ce6310@(G/w1)  stall_decode VAR
    1:2: VAR 0x558910d4ff20 <e21737> {c139} @dt=0x558910ce6310@(G/w1)  forward_A_decode VAR
    1:2: VAR 0x558910d503b0 <e21738> {c140} @dt=0x558910ce6310@(G/w1)  forward_B_decode VAR
    1:2: VAR 0x558910d50840 <e21739> {c141} @dt=0x558910ce6310@(G/w1)  flush_execute_register VAR
    1:2: VAR 0x558910d519b0 <e20919> {c142} @dt=0x558910d514f0@(G/w2)  forward_A_execute VAR
    1:2: VAR 0x558910d52b60 <e21740> {c143} @dt=0x558910d514f0@(G/w2)  forward_B_execute VAR
    1:2: VAR 0x558910d53080 <e21741> {c144} @dt=0x558910ce6310@(G/w1)  flush_fetch_decode_register VAR
    1:2: ASSIGNW 0x558910d535b0 <e21744> {c147} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x558910f0eca0 <e21742> {c147} @dt=0x558910d08010@(G/w32)  data_readdata [RV] <- VAR 0x558910d0e0d0 <e21565> {c24} @dt=0x558910d08010@(G/w32)  data_readdata INPUT PORT
    1:2:2: VARREF 0x558910f0edc0 <e21743> {c147} @dt=0x558910d08010@(G/w32)  read_data_memory [LV] => VAR 0x558910d46200 <e21723> {c119} @dt=0x558910d08010@(G/w32)  read_data_memory VAR
    1:2: ASSIGNW 0x558910d53a40 <e21747> {c148} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x558910f0ef00 <e21745> {c148} @dt=0x558910d08010@(G/w32)  ALU_output_memory [RV] <- VAR 0x558910d42cf0 <e21720> {c116} @dt=0x558910d08010@(G/w32)  ALU_output_memory VAR
    1:2:2: VARREF 0x558910f0f040 <e21746> {c148} @dt=0x558910d08010@(G/w32)  data_address [LV] => VAR 0x558910d0b430 <e21561> {c20} @dt=0x558910d08010@(G/w32)  data_address OUTPUT PORT
    1:2: ASSIGNW 0x558910d53ea0 <e21750> {c149} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x558910f0f160 <e21748> {c149} @dt=0x558910d08010@(G/w32)  write_data_memory [RV] <- VAR 0x558910d473b0 <e21724> {c120} @dt=0x558910d08010@(G/w32)  write_data_memory VAR
    1:2:2: VARREF 0x558910f22b60 <e21749> {c149} @dt=0x558910d08010@(G/w32)  data_writedata [LV] => VAR 0x558910d0ce90 <e21564> {c23} @dt=0x558910d08010@(G/w32)  data_writedata OUTPUT PORT
    1:2: ASSIGNW 0x558910d54300 <e21753> {c150} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x558910f22c80 <e21751> {c150} @dt=0x558910ce6310@(G/w1)  memory_write_memory [RV] <- VAR 0x558910d411c0 <e21717> {c111} @dt=0x558910ce6310@(G/w1)  memory_write_memory VAR
    1:2:2: VARREF 0x558910f22da0 <e21752> {c150} @dt=0x558910ce6310@(G/w1)  data_write [LV] => VAR 0x558910d0b850 <e21562> {c21} @dt=0x558910ce6310@(G/w1)  data_write OUTPUT PORT
    1:2: ASSIGNW 0x558910d547b0 <e21756> {c151} @dt=0x558910ce6310@(G/w1)
    1:2:1: VARREF 0x558910f22ec0 <e21754> {c151} @dt=0x558910ce6310@(G/w1)  memory_to_register_memory [RV] <- VAR 0x558910d40d50 <e21716> {c110} @dt=0x558910ce6310@(G/w1)  memory_to_register_memory VAR
    1:2:2: VARREF 0x558910f22fe0 <e21755> {c151} @dt=0x558910ce6310@(G/w1)  data_read [LV] => VAR 0x558910d0bc70 <e21563> {c22} @dt=0x558910ce6310@(G/w1)  data_read OUTPUT PORT
    1:2: ASSIGNW 0x558910d54c20 <e21759> {c154} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x558910f23100 <e21757> {c154} @dt=0x558910d08010@(G/w32)  program_counter_fetch [RV] <- VAR 0x558910d10c50 <e21569> {c34} @dt=0x558910d08010@(G/w32)  program_counter_fetch VAR
    1:2:2: VARREF 0x558910f23220 <e21758> {c154} @dt=0x558910d08010@(G/w32)  instr_address [LV] => VAR 0x558910d09730 <e21559> {c16} @dt=0x558910d08010@(G/w32)  instr_address OUTPUT PORT
    1:2: ASSIGNW 0x558910d55050 <e21762> {c155} @dt=0x558910d08010@(G/w32)
    1:2:1: VARREF 0x558910f23340 <e21760> {c155} @dt=0x558910d08010@(G/w32)  instr_readdata [RV] <- VAR 0x558910d0a5b0 <e21560> {c17} @dt=0x558910d08010@(G/w32)  instr_readdata INPUT PORT
    1:2:2: VARREF 0x558910f23460 <e21761> {c155} @dt=0x558910d08010@(G/w32)  instruction_fetch [LV] => VAR 0x558910d12ef0 <e21571> {c36} @dt=0x558910d08010@(G/w32)  instruction_fetch VAR
    1:2: CELL 0x558910cf89a0 <e1982> {c157}  register_file -> MODULE 0x558910e712a0 <e10634> {n2}  Register_File  L3
    1:2:1: PIN 0x558910cdeec0 <e1922> {c158}  clk -> VAR 0x558910e71790 <e23332> {n3} @dt=0x558910ce6310@(G/w1)  clk INPUT PORT
    1:2:1:1: VARREF 0x558910f23580 <e21763> {c158} @dt=0x558910ce6310@(G/w1)  internal_clk [RV] <- VAR 0x558910d0e570 <e21566> {c27} @dt=0x558910ce6310@(G/w1)  internal_clk VAR
    1:2:1: PIN 0x558910d55a20 <e1932> {c158}  pipelined -> VAR 0x558910e71cb0 <e23333> {n4} @dt=0x558910ce6310@(G/w1)  pipelined INPUT PORT
    1:2:1:1: CONST 0x558910f79b60 <e21764> {c158} @dt=0x558910ce6310@(G/w1)  1'h1
    1:2:1: PIN 0x558910d55de0 <e1936> {c159}  HI_LO_output -> VAR 0x558910e721d0 <e23334> {n5} @dt=0x558910ce6310@(G/w1)  HI_LO_output INPUT PORT
    1:2:1:1: VARREF 0x558910f236a0 <e21765> {c159} @dt=0x558910ce6310@(G/w1)  HI_LO_output [RV] <- VAR 0x558910d0e970 <e21567> {c29} @dt=0x558910ce6310@(G/w1)  HI_LO_output VAR
    1:2:1: PIN 0x558910d56260 <e1940> {c160}  write_enable -> VAR 0x558910e726f0 <e23335> {n6} @dt=0x558910ce6310@(G/w1)  write_enable INPUT PORT
    1:2:1:1: VARREF 0x558910f237c0 <e21766> {c160} @dt=0x558910ce6310@(G/w1)  register_write_writeback [RV] <- VAR 0x558910d47910 <e21725> {c123} @dt=0x558910ce6310@(G/w1)  register_write_writeback VAR
    1:2:1: PIN 0x558910d566b0 <e1944> {c161}  hi_lo_register_write_enable -> VAR 0x558910e72ab0 <e23336> {n6} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_enable INPUT PORT
    1:2:1:1: VARREF 0x558910f238e0 <e21767> {c161} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_writeback [RV] <- VAR 0x558910d47dd0 <e21726> {c124} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_writeback VAR
    1:2:1: PIN 0x558910d56a40 <e1948> {c162}  read_address_1 -> VAR 0x558910e73c70 <e23337> {n7} @dt=0x558910d1e190@(G/w5)  read_address_1 INPUT PORT
    1:2:1:1: VARREF 0x558910f23a00 <e20974> {c162} @dt=0x558910d1e190@(G/w5)  read_address_1 [RV] <- VAR 0x558910d1e670 <e20270> {c63} @dt=0x558910d1e190@(G/w5)  read_address_1 VAR
    1:2:1: PIN 0x558910d56e00 <e1952> {c163}  read_address_2 -> VAR 0x558910e74450 <e23338> {n7} @dt=0x558910d1e190@(G/w5)  read_address_2 INPUT PORT
    1:2:1:1: VARREF 0x558910f23b20 <e21768> {c163} @dt=0x558910d1e190@(G/w5)  read_address_2 [RV] <- VAR 0x558910d21890 <e21630> {c66} @dt=0x558910d1e190@(G/w5)  read_address_2 VAR
    1:2:1: PIN 0x558910d57280 <e1956> {c164}  write_address -> VAR 0x558910e74c30 <e23339> {n7} @dt=0x558910d1e190@(G/w5)  write_address INPUT PORT
    1:2:1:1: VARREF 0x558910f23c40 <e21769> {c164} @dt=0x558910d1e190@(G/w5)  write_register_writeback [RV] <- VAR 0x558910d49980 <e21729> {c129} @dt=0x558910d1e190@(G/w5)  write_register_writeback VAR
    1:2:1: PIN 0x558910d57650 <e1960> {c165}  write_data -> VAR 0x558910e75e70 <e23340> {n8} @dt=0x558910d08010@(G/w32)  write_data INPUT PORT
    1:2:1:1: VARREF 0x558910f23d60 <e21770> {c165} @dt=0x558910d08010@(G/w32)  result_writeback [RV] <- VAR 0x558910d4aaf0 <e21730> {c130} @dt=0x558910d08010@(G/w32)  result_writeback VAR
    1:2:1: PIN 0x558910d57a50 <e1964> {c166}  HI_write_data -> VAR 0x558910e76650 <e23341> {n8} @dt=0x558910d08010@(G/w32)  HI_write_data INPUT PORT
    1:2:1:1: VARREF 0x558910f23e80 <e21771> {c166} @dt=0x558910d08010@(G/w32)  ALU_HI_output_writeback [RV] <- VAR 0x558910d4bca0 <e21731> {c131} @dt=0x558910d08010@(G/w32)  ALU_HI_output_writeback VAR
    1:2:1: PIN 0x558910d57e50 <e1968> {c167}  LO_write_data -> VAR 0x558910e76e30 <e23342> {n8} @dt=0x558910d08010@(G/w32)  LO_write_data INPUT PORT
    1:2:1:1: VARREF 0x558910f23fa0 <e21772> {c167} @dt=0x558910d08010@(G/w32)  ALU_LO_output_writeback [RV] <- VAR 0x558910d4ce50 <e21732> {c132} @dt=0x558910d08010@(G/w32)  ALU_LO_output_writeback VAR
    1:2:1: PIN 0x558910d582a0 <e1972> {c168}  read_data_1 -> VAR 0x558910e780a0 <e23343> {n9} @dt=0x558910d08010@(G/w32)  read_data_1 OUTPUT PORT
    1:2:1:1: VARREF 0x558910f240c0 <e21773> {c168} @dt=0x558910d08010@(G/w32)  register_file_output_A_decode [LV] => VAR 0x558910d293b0 <e21688> {c75} @dt=0x558910d08010@(G/w32)  register_file_output_A_decode VAR
    1:2:1: PIN 0x558910d586c0 <e1976> {c169}  read_data_2 -> VAR 0x558910e788b0 <e23344> {n9} @dt=0x558910d08010@(G/w32)  read_data_2 OUTPUT PORT
    1:2:1:1: VARREF 0x558910f241e0 <e21774> {c169} @dt=0x558910d08010@(G/w32)  register_file_output_B_decode [LV] => VAR 0x558910d2a4d0 <e21689> {c76} @dt=0x558910d08010@(G/w32)  register_file_output_B_decode VAR
    1:2:1: PIN 0x558910d58a20 <e1980> {c170}  read_register_2 -> VAR 0x558910e79b20 <e23345> {n10} @dt=0x558910d08010@(G/w32)  read_register_2 OUTPUT PORT
    1:2:1:1: VARREF 0x558910f24300 <e20982> {c170} @dt=0x558910d08010@(G/w32)  register_v0 [LV] => VAR 0x558910d08490 <e20044> {c10} @dt=0x558910d08010@(G/w32)  register_v0 OUTPUT PORT
    1:2: CELL 0x558910cf1940 <e2007> {c174}  pc -> MODULE 0x558910e67650 <e10633> {m1}  Program_Counter  L3
    1:2:1: PIN 0x558910d58fc0 <e1984> {c175}  clk -> VAR 0x558910e67ac0 <e23298> {m2} @dt=0x558910ce6310@(G/w1)  clk INPUT PORT
    1:2:1:1: VARREF 0x558910f24420 <e21775> {c175} @dt=0x558910ce6310@(G/w1)  internal_clk [RV] <- VAR 0x558910d0e570 <e21566> {c27} @dt=0x558910ce6310@(G/w1)  internal_clk VAR
    1:2:1: PIN 0x558910d593f0 <e1989> {c176}  address_input -> VAR 0x558910e68c00 <e23299> {m3} @dt=0x558910d08010@(G/w32)  address_input INPUT PORT
    1:2:1:1: VARREF 0x558910f24540 <e21776> {c176} @dt=0x558910d08010@(G/w32)  program_counter_prime [RV] <- VAR 0x558910d0fad0 <e21568> {c33} @dt=0x558910d08010@(G/w32)  program_counter_prime VAR
    1:2:1: PIN 0x558910d59780 <e1993> {c177}  reset -> VAR 0x558910e69640 <e23301> {m5} @dt=0x558910ce6310@(G/w1)  reset INPUT PORT
    1:2:1:1: VARREF 0x558910f24660 <e21777> {c177} @dt=0x558910ce6310@(G/w1)  reset [RV] <- VAR 0x558910cf7ee0 <e21556> {c8} @dt=0x558910ce6310@(G/w1)  reset INPUT PORT
    1:2:1: PIN 0x558910d59b40 <e1997> {c178}  enable -> VAR 0x558910e69120 <e23300> {m4} @dt=0x558910ce6310@(G/w1)  enable INPUT PORT
    1:2:1:1: VARREF 0x558910f24780 <e21778> {c178} @dt=0x558910ce6310@(G/w1)  stall_fetch [RV] <- VAR 0x558910d4f650 <e21735> {c137} @dt=0x558910ce6310@(G/w1)  stall_fetch VAR
    1:2:1: PIN 0x558910d59f70 <e2001> {c179}  address_output -> VAR 0x558910e6ade0 <e23303> {m7} @dt=0x558910d08010@(G/w32)  address_output OUTPUT PORT
    1:2:1:1: VARREF 0x558910f248a0 <e21779> {c179} @dt=0x558910d08010@(G/w32)  program_counter_fetch [LV] => VAR 0x558910d10c50 <e21569> {c34} @dt=0x558910d08010@(G/w32)  program_counter_fetch VAR
    1:2:1: PIN 0x558910d5a300 <e2005> {c180}  halt -> VAR 0x558910e69b60 <e23302> {m6} @dt=0x558910ce6310@(G/w1)  halt OUTPUT PORT
    1:2:1:1: VARREF 0x558910f249c0 <e21780> {c180} @dt=0x558910ce6310@(G/w1)  halt [LV] => VAR 0x558910d14470 <e21573> {c38} @dt=0x558910ce6310@(G/w1)  halt VAR
    1:2: CELL 0x558910d5c600 <e2063> {c183}  plus_four_adder -> MODULE 0x558910d92680 <e10624> {d1}  Adder  L3
    1:2:1: PIN 0x558910d5a8d0 <e2009> {c184}  a -> VAR 0x558910d938f0 <e21975> {d3} @dt=0x558910d08010@(G/w32)  a INPUT PORT
    1:2:1:1: VARREF 0x558910f24ae0 <e21781> {c184} @dt=0x558910d08010@(G/w32)  program_counter_fetch [RV] <- VAR 0x558910d10c50 <e21569> {c34} @dt=0x558910d08010@(G/w32)  program_counter_fetch VAR
    1:2:1: PIN 0x558910d5c000 <e2057> {c185}  b -> VAR 0x558910d940d0 <e21976> {d3} @dt=0x558910d08010@(G/w32)  b INPUT PORT
    1:2:1:1: CONST 0x558910f88d10 <e24457#> {c185} @dt=0x558910d08010@(G/w32)  32'h4
    1:2:1: PIN 0x558910d5c4c0 <e2061> {c186}  z -> VAR 0x558910d95310 <e21977> {d4} @dt=0x558910d08010@(G/w32)  z OUTPUT PORT
    1:2:1:1: VARREF 0x558910f24c00 <e21795> {c186} @dt=0x558910d08010@(G/w32)  program_counter_plus_four_fetch [LV] => VAR 0x558910d11db0 <e21570> {c35} @dt=0x558910d08010@(G/w32)  program_counter_plus_four_fetch VAR
    1:2: CELL 0x558910d5e350 <e2090> {c189}  program_counter_multiplexer -> MODULE 0x558910efd950 <e14935> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x558910d5d2d0 <e2072> {c190}  control -> VAR 0x558910efdc80 <e23254> {k6} @dt=0x558910ce6310@(G/w1)  control INPUT PORT
    1:2:1:1: VARREF 0x558910f24d20 <e21796> {c190} @dt=0x558910ce6310@(G/w1)  program_counter_source_decode [RV] <- VAR 0x558910d148b0 <e21574> {c41} @dt=0x558910ce6310@(G/w1)  program_counter_source_decode VAR
    1:2:1: PIN 0x558910d5d710 <e2077> {c191}  input_0 -> VAR 0x558910f21de0 <e23255> {k7} @dt=0x558910d08010@(G/w32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x558910f24e40 <e21797> {c191} @dt=0x558910d08010@(G/w32)  program_counter_plus_four_fetch [RV] <- VAR 0x558910d11db0 <e21570> {c35} @dt=0x558910d08010@(G/w32)  program_counter_plus_four_fetch VAR
    1:2:1: PIN 0x558910d5db60 <e2081> {c192}  input_1 -> VAR 0x558910f22580 <e23256> {k8} @dt=0x558910d08010@(G/w32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x558910f24f60 <e21798> {c192} @dt=0x558910d08010@(G/w32)  program_counter_branch_decode [RV] <- VAR 0x558910d19490 <e21585> {c57} @dt=0x558910d08010@(G/w32)  program_counter_branch_decode VAR
    1:2:1: PIN 0x558910d5df80 <e2085> {c193}  resolved -> VAR 0x558910f31c20 <e23257> {k10} @dt=0x558910d08010@(G/w32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x558910f25080 <e21799> {c193} @dt=0x558910d08010@(G/w32)  program_counter_mux_1_out [LV] => VAR 0x558910d14050 <e21572> {c37} @dt=0x558910d08010@(G/w32)  program_counter_mux_1_out VAR
    1:2: CELL 0x558910d60050 <e2118> {c196}  program_counter_multiplexer_two -> MODULE 0x558910efd950 <e14935> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x558910d5f070 <e2100> {c197}  control -> VAR 0x558910efdc80 <e23254> {k6} @dt=0x558910ce6310@(G/w1)  control INPUT PORT
    1:2:1:1: VARREF 0x558910f251a0 <e21800> {c197} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_writeback [RV] <- VAR 0x558910d48750 <e21728> {c126} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_writeback VAR
    1:2:1: PIN 0x558910d5f4b0 <e2105> {c198}  input_0 -> VAR 0x558910f21de0 <e23255> {k7} @dt=0x558910d08010@(G/w32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x558910f252c0 <e21801> {c198} @dt=0x558910d08010@(G/w32)  program_counter_mux_1_out [RV] <- VAR 0x558910d14050 <e21572> {c37} @dt=0x558910d08010@(G/w32)  program_counter_mux_1_out VAR
    1:2:1: PIN 0x558910d5f880 <e2109> {c199}  input_1 -> VAR 0x558910f22580 <e23256> {k8} @dt=0x558910d08010@(G/w32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x558910f253e0 <e21802> {c199} @dt=0x558910d08010@(G/w32)  result_writeback [RV] <- VAR 0x558910d4aaf0 <e21730> {c130} @dt=0x558910d08010@(G/w32)  result_writeback VAR
    1:2:1: PIN 0x558910d5fc80 <e2113> {c200}  resolved -> VAR 0x558910f31c20 <e23257> {k10} @dt=0x558910d08010@(G/w32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x558910f25500 <e21803> {c200} @dt=0x558910d08010@(G/w32)  program_counter_prime [LV] => VAR 0x558910d0fad0 <e21568> {c33} @dt=0x558910d08010@(G/w32)  program_counter_prime VAR
    1:2: CELL 0x558910d624d0 <e2151> {c203}  fetch_decode_register -> MODULE 0x558910ed6840 <e10639> {s1}  Fetch_Decode_Register  L3
    1:2:1: PIN 0x558910d60690 <e2120> {c204}  clk -> VAR 0x558910ed6cb0 <e23817> {s3} @dt=0x558910ce6310@(G/w1)  clk INPUT PORT
    1:2:1:1: VARREF 0x558910f25620 <e21804> {c204} @dt=0x558910ce6310@(G/w1)  internal_clk [RV] <- VAR 0x558910d0e570 <e21566> {c27} @dt=0x558910ce6310@(G/w1)  internal_clk VAR
    1:2:1: PIN 0x558910d60a50 <e2125> {c205}  reset -> VAR 0x558910ed7b90 <e23820> {s6} @dt=0x558910ce6310@(G/w1)  reset INPUT PORT
    1:2:1:1: VARREF 0x558910f25740 <e21805> {c205} @dt=0x558910ce6310@(G/w1)  reset [RV] <- VAR 0x558910cf7ee0 <e21556> {c8} @dt=0x558910ce6310@(G/w1)  reset INPUT PORT
    1:2:1: PIN 0x558910d60e10 <e2129> {c206}  enable -> VAR 0x558910ed7150 <e23818> {s4} @dt=0x558910ce6310@(G/w1)  enable INPUT PORT
    1:2:1:1: VARREF 0x558910f25860 <e21806> {c206} @dt=0x558910ce6310@(G/w1)  stall_decode [RV] <- VAR 0x558910d4fa80 <e21736> {c138} @dt=0x558910ce6310@(G/w1)  stall_decode VAR
    1:2:1: PIN 0x558910d61290 <e2133> {c207}  clear -> VAR 0x558910ed7670 <e23819> {s5} @dt=0x558910ce6310@(G/w1)  clear INPUT PORT
    1:2:1:1: VARREF 0x558910f25980 <e21807> {c207} @dt=0x558910ce6310@(G/w1)  flush_fetch_decode_register [RV] <- VAR 0x558910d53080 <e21741> {c144} @dt=0x558910ce6310@(G/w1)  flush_fetch_decode_register VAR
    1:2:1: PIN 0x558910d61660 <e2137> {c208}  instruction_fetch -> VAR 0x558910ed8dd0 <e23821> {s8} @dt=0x558910d08010@(G/w32)  instruction_fetch INPUT PORT
    1:2:1:1: VARREF 0x558910f25aa0 <e21808> {c208} @dt=0x558910d08010@(G/w32)  instruction_fetch [RV] <- VAR 0x558910d12ef0 <e21571> {c36} @dt=0x558910d08010@(G/w32)  instruction_fetch VAR
    1:2:1: PIN 0x558910d61ad0 <e2141> {c209}  program_counter_plus_four_fetch -> VAR 0x558910eda060 <e23822> {s9} @dt=0x558910d08010@(G/w32)  program_counter_plus_four_fetch INPUT PORT
    1:2:1:1: VARREF 0x558910f25bc0 <e21809> {c209} @dt=0x558910d08010@(G/w32)  program_counter_plus_four_fetch [RV] <- VAR 0x558910d11db0 <e21570> {c35} @dt=0x558910d08010@(G/w32)  program_counter_plus_four_fetch VAR
    1:2:1: PIN 0x558910d61f20 <e2145> {c210}  instruction_decode -> VAR 0x558910edb390 <e23823> {s11} @dt=0x558910d08010@(G/w32)  instruction_decode OUTPUT PORT
    1:2:1:1: VARREF 0x558910f25ce0 <e21810> {c210} @dt=0x558910d08010@(G/w32)  instruction_decode [LV] => VAR 0x558910d1a5d0 <e21586> {c58} @dt=0x558910d08010@(G/w32)  instruction_decode VAR
    1:2:1: PIN 0x558910d62390 <e2149> {c211}  program_counter_plus_four_decode -> VAR 0x558910edc6c0 <e23824> {s12} @dt=0x558910d08010@(G/w32)  program_counter_plus_four_decode OUTPUT PORT
    1:2:1:1: VARREF 0x558910f25e00 <e21811> {c211} @dt=0x558910d08010@(G/w32)  program_counter_plus_four_decode [LV] => VAR 0x558910d1b730 <e21587> {c59} @dt=0x558910d08010@(G/w32)  program_counter_plus_four_decode VAR
    1:2: CELL 0x558910d65170 <e2192> {c214}  control_unit -> MODULE 0x558910ddd250 <e10627> {g1}  Control_Unit  L3
    1:2:1: PIN 0x558910d62b00 <e2153> {c215}  instruction -> VAR 0x558910de17d0 <e22510> {g3} @dt=0x558910d08010@(G/w32)  instruction INPUT PORT
    1:2:1:1: VARREF 0x558910f25f20 <e21812> {c215} @dt=0x558910d08010@(G/w32)  instruction_decode [RV] <- VAR 0x558910d1a5d0 <e21586> {c58} @dt=0x558910d08010@(G/w32)  instruction_decode VAR
    1:2:1: PIN 0x558910d62f00 <e2158> {c216}  register_write -> VAR 0x558910de1b10 <e22511> {g5} @dt=0x558910ce6310@(G/w1)  register_write OUTPUT PORT
    1:2:1:1: VARREF 0x558910f26040 <e21813> {c216} @dt=0x558910ce6310@(G/w1)  register_write_decode [LV] => VAR 0x558910d14cf0 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  register_write_decode VAR
    1:2:1: PIN 0x558910d63390 <e2162> {c217}  memory_to_register -> VAR 0x558910de1f70 <e22512> {g6} @dt=0x558910ce6310@(G/w1)  memory_to_register OUTPUT PORT
    1:2:1:1: VARREF 0x558910f26160 <e21814> {c217} @dt=0x558910ce6310@(G/w1)  memory_to_register_decode [LV] => VAR 0x558910d15110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  memory_to_register_decode VAR
    1:2:1: PIN 0x558910d63760 <e2166> {c218}  memory_write -> VAR 0x558910de2490 <e22513> {g7} @dt=0x558910ce6310@(G/w1)  memory_write OUTPUT PORT
    1:2:1:1: VARREF 0x558910f26280 <e21815> {c218} @dt=0x558910ce6310@(G/w1)  memory_write_decode [LV] => VAR 0x558910d15550 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  memory_write_decode VAR
    1:2:1: PIN 0x558910d63b60 <e2170> {c219}  ALU_src_B -> VAR 0x558910de29b0 <e22514> {g8} @dt=0x558910ce6310@(G/w1)  ALU_src_B OUTPUT PORT
    1:2:1:1: VARREF 0x558910f263a0 <e21816> {c219} @dt=0x558910ce6310@(G/w1)  ALU_src_B_decode [LV] => VAR 0x558910d159b0 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  ALU_src_B_decode VAR
    1:2:1: PIN 0x558910d63ff0 <e2174> {c220}  register_destination -> VAR 0x558910de2ed0 <e22515> {g9} @dt=0x558910ce6310@(G/w1)  register_destination OUTPUT PORT
    1:2:1:1: VARREF 0x558910f264c0 <e21817> {c220} @dt=0x558910ce6310@(G/w1)  register_destination_decode [LV] => VAR 0x558910d15dd0 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  register_destination_decode VAR
    1:2:1: PIN 0x558910d64350 <e2178> {c221}  branch -> VAR 0x558910de33f0 <e22516> {g10} @dt=0x558910ce6310@(G/w1)  branch OUTPUT PORT
    1:2:1:1: VARREF 0x558910f265e0 <e21818> {c221} @dt=0x558910ce6310@(G/w1)  branch_decode [LV] => VAR 0x558910d161d0 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  branch_decode VAR
    1:2:1: PIN 0x558910d64810 <e2182> {c222}  hi_lo_register_write -> VAR 0x558910de3910 <e22517> {g11} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write OUTPUT PORT
    1:2:1:1: VARREF 0x558910f26700 <e21819> {c222} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_decode [LV] => VAR 0x558910d165d0 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_decode VAR
    1:2:1: PIN 0x558910d64be0 <e2186> {c223}  ALU_function -> VAR 0x558910de49d0 <e22518> {g12} @dt=0x558910d17630@(G/w6)  ALU_function OUTPUT PORT
    1:2:1:1: VARREF 0x558910f26820 <e21027> {c223} @dt=0x558910d17630@(G/w6)  ALU_function_decode [LV] => VAR 0x558910d17af0 <e20177> {c50} @dt=0x558910d17630@(G/w6)  ALU_function_decode VAR
    1:2:1: PIN 0x558910d65030 <e2190> {c224}  program_counter_multiplexer_jump -> VAR 0x558910de4f30 <e22519> {g13} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:1:1: VARREF 0x558910f26940 <e21820> {c224} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_decode [LV] => VAR 0x558910d17f50 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_decode VAR
    1:2: CELL 0x558910d66e30 <e2220> {c227}  register_file_output_A_mux -> MODULE 0x558910efd950 <e14935> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x558910d65e20 <e2202> {c229}  control -> VAR 0x558910efdc80 <e23254> {k6} @dt=0x558910ce6310@(G/w1)  control INPUT PORT
    1:2:1:1: VARREF 0x558910f26a60 <e21821> {c229} @dt=0x558910ce6310@(G/w1)  forward_A_decode [RV] <- VAR 0x558910d4ff20 <e21737> {c139} @dt=0x558910ce6310@(G/w1)  forward_A_decode VAR
    1:2:1: PIN 0x558910d66270 <e2207> {c230}  input_0 -> VAR 0x558910f21de0 <e23255> {k7} @dt=0x558910d08010@(G/w32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x558910f26b80 <e21822> {c230} @dt=0x558910d08010@(G/w32)  register_file_output_A_decode [RV] <- VAR 0x558910d293b0 <e21688> {c75} @dt=0x558910d08010@(G/w32)  register_file_output_A_decode VAR
    1:2:1: PIN 0x558910d66640 <e2211> {c231}  input_1 -> VAR 0x558910f22580 <e23256> {k8} @dt=0x558910d08010@(G/w32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x558910f26ca0 <e21823> {c231} @dt=0x558910d08010@(G/w32)  ALU_output_memory [RV] <- VAR 0x558910d42cf0 <e21720> {c116} @dt=0x558910d08010@(G/w32)  ALU_output_memory VAR
    1:2:1: PIN 0x558910d66a60 <e2215> {c232}  resolved -> VAR 0x558910f31c20 <e23257> {k10} @dt=0x558910d08010@(G/w32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x558910f26dc0 <e21824> {c232} @dt=0x558910d08010@(G/w32)  register_file_output_A_resolved_decode [LV] => VAR 0x558910d2b650 <e21690> {c77} @dt=0x558910d08010@(G/w32)  register_file_output_A_resolved_decode VAR
    1:2: CELL 0x558910d68b40 <e2248> {c235}  register_file_output_B_mux -> MODULE 0x558910efd950 <e14935> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x558910d67b30 <e2230> {c237}  control -> VAR 0x558910efdc80 <e23254> {k6} @dt=0x558910ce6310@(G/w1)  control INPUT PORT
    1:2:1:1: VARREF 0x558910f26ee0 <e21825> {c237} @dt=0x558910ce6310@(G/w1)  forward_B_decode [RV] <- VAR 0x558910d503b0 <e21738> {c140} @dt=0x558910ce6310@(G/w1)  forward_B_decode VAR
    1:2:1: PIN 0x558910d67f80 <e2235> {c238}  input_0 -> VAR 0x558910f21de0 <e23255> {k7} @dt=0x558910d08010@(G/w32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x558910f27000 <e21826> {c238} @dt=0x558910d08010@(G/w32)  register_file_output_B_decode [RV] <- VAR 0x558910d2a4d0 <e21689> {c76} @dt=0x558910d08010@(G/w32)  register_file_output_B_decode VAR
    1:2:1: PIN 0x558910d68350 <e2239> {c239}  input_1 -> VAR 0x558910f22580 <e23256> {k8} @dt=0x558910d08010@(G/w32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x558910f27120 <e21827> {c239} @dt=0x558910d08010@(G/w32)  ALU_output_memory [RV] <- VAR 0x558910d42cf0 <e21720> {c116} @dt=0x558910d08010@(G/w32)  ALU_output_memory VAR
    1:2:1: PIN 0x558910d68770 <e2243> {c240}  resolved -> VAR 0x558910f31c20 <e23257> {k10} @dt=0x558910d08010@(G/w32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x558910f27240 <e21828> {c240} @dt=0x558910d08010@(G/w32)  register_file_output_B_resolved_decode [LV] => VAR 0x558910d2c830 <e21691> {c78} @dt=0x558910d08010@(G/w32)  register_file_output_B_resolved_decode VAR
    1:2: CELL 0x558910d6a230 <e2269> {c243}  reg_output_comparator -> MODULE 0x558910e1aee0 <e10628> {h1}  Comparator  L3
    1:2:1: PIN 0x558910d69130 <e2250> {c244}  op -> VAR 0x558910e1c030 <e22893> {h3} @dt=0x558910d17630@(G/w6)  op INPUT PORT
    1:2:1:1: VARREF 0x558910f27360 <e21829> {c244} @dt=0x558910d17630@(G/w6)  op [RV] <- VAR 0x558910d1c850 <e21588> {c61} @dt=0x558910d17630@(G/w6)  op VAR
    1:2:1: PIN 0x558910d694f0 <e2255> {c245}  rt -> VAR 0x558910e1d230 <e22894> {h4} @dt=0x558910d1e190@(G/w5)  rt INPUT PORT
    1:2:1:1: VARREF 0x558910f27480 <e21830> {c245} @dt=0x558910d1e190@(G/w5)  Rt_decode [RV] <- VAR 0x558910d21f90 <e21631> {c66} @dt=0x558910d1e190@(G/w5)  Rt_decode VAR
    1:2:1: PIN 0x558910d69940 <e2259> {c246}  a -> VAR 0x558910e1e470 <e22895> {h5} @dt=0x558910d08010@(G/w32)  a INPUT PORT
    1:2:1:1: VARREF 0x558910f275a0 <e21831> {c246} @dt=0x558910d08010@(G/w32)  register_file_output_A_resolved_decode [RV] <- VAR 0x558910d2b650 <e21690> {c77} @dt=0x558910d08010@(G/w32)  register_file_output_A_resolved_decode VAR
    1:2:1: PIN 0x558910d69d60 <e2263> {c247}  b -> VAR 0x558910e1f6b0 <e22896> {h6} @dt=0x558910d08010@(G/w32)  b INPUT PORT
    1:2:1:1: VARREF 0x558910f276c0 <e21832> {c247} @dt=0x558910d08010@(G/w32)  register_file_output_B_resolved_decode [RV] <- VAR 0x558910d2c830 <e21691> {c78} @dt=0x558910d08010@(G/w32)  register_file_output_B_resolved_decode VAR
    1:2:1: PIN 0x558910d6a0f0 <e2267> {c248}  c -> VAR 0x558910e1fbf0 <e22897> {h7} @dt=0x558910ce6310@(G/w1)  c OUTPUT PORT
    1:2:1:1: VARREF 0x558910f277e0 <e21833> {c248} @dt=0x558910ce6310@(G/w1)  equal_decode [LV] => VAR 0x558910d169d0 <e21582> {c49} @dt=0x558910ce6310@(G/w1)  equal_decode VAR
    1:2: CELL 0x558910cffd20 <e2282> {c251}  program_counter_source_and_gate_decode -> MODULE 0x558910dd3a00 <e10626> {f1}  And_Gate  L3
    1:2:1: PIN 0x558910cfdc00 <e2271> {c252}  input_A -> VAR 0x558910dd3f10 <e22502> {f3} @dt=0x558910ce6310@(G/w1)  input_A INPUT PORT
    1:2:1:1: VARREF 0x558910f27900 <e21834> {c252} @dt=0x558910ce6310@(G/w1)  branch_decode [RV] <- VAR 0x558910d161d0 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  branch_decode VAR
    1:2:1: PIN 0x558910cfe4e0 <e2276> {c253}  input_B -> VAR 0x558910dd4430 <e22503> {f4} @dt=0x558910ce6310@(G/w1)  input_B INPUT PORT
    1:2:1:1: VARREF 0x558910f27a20 <e21835> {c253} @dt=0x558910ce6310@(G/w1)  equal_decode [RV] <- VAR 0x558910d169d0 <e21582> {c49} @dt=0x558910ce6310@(G/w1)  equal_decode VAR
    1:2:1: PIN 0x558910cfed20 <e2280> {c254}  output_C -> VAR 0x558910dd4990 <e22504> {f6} @dt=0x558910ce6310@(G/w1)  output_C OUTPUT PORT
    1:2:1:1: VARREF 0x558910f27b40 <e21836> {c254} @dt=0x558910ce6310@(G/w1)  program_counter_source_decode [LV] => VAR 0x558910d148b0 <e21574> {c41} @dt=0x558910ce6310@(G/w1)  program_counter_source_decode VAR
    1:2: CELL 0x558910d01cf0 <e2291> {c257}  sign_extender_decode -> MODULE 0x558910e86920 <e10635> {o1}  Sign_Extension  L3
    1:2:1: PIN 0x558910d007e0 <e2284> {c258}  short_input -> VAR 0x558910e87a10 <e23460> {o3} @dt=0x558910d25f30@(G/w16)  short_input INPUT PORT
    1:2:1:1: VARREF 0x558910f27c60 <e21045> {c258} @dt=0x558910d25f30@(G/w16)  immediate [RV] <- VAR 0x558910d26410 <e20545> {c71} @dt=0x558910d25f30@(G/w16)  immediate VAR
    1:2:1: PIN 0x558910d013b0 <e2289> {c259}  extended_output -> VAR 0x558910e88c50 <e23461> {o4} @dt=0x558910d08010@(G/w32)  extended_output OUTPUT PORT
    1:2:1:1: VARREF 0x558910f27d80 <e21837> {c259} @dt=0x558910d08010@(G/w32)  sign_imm_decode [LV] => VAR 0x558910d2d980 <e21692> {c79} @dt=0x558910d08010@(G/w32)  sign_imm_decode VAR
    1:2: CELL 0x558910d6a620 <e2300> {c262}  shifter_decode -> MODULE 0x558910e4df90 <e10630> {j1}  Left_Shift  L3
    1:2:1: PIN 0x558910d02870 <e2293> {c263}  shift_input -> VAR 0x558910e4f9f0 <e23215> {j6} @dt=0x558910d08010@(G/w32)  shift_input INPUT PORT
    1:2:1:1: VARREF 0x558910f27ea0 <e21838> {c263} @dt=0x558910d08010@(G/w32)  sign_imm_decode [RV] <- VAR 0x558910d2d980 <e21692> {c79} @dt=0x558910d08010@(G/w32)  sign_imm_decode VAR
    1:2:1: PIN 0x558910d6a520 <e2298> {c264}  shift_output -> VAR 0x558910e50c30 <e23216> {j7} @dt=0x558910d08010@(G/w32)  shift_output OUTPUT PORT
    1:2:1:1: VARREF 0x558910f27fc0 <e21839> {c264} @dt=0x558910d08010@(G/w32)  shifter_output_decode [LV] => VAR 0x558910d28250 <e21687> {c74} @dt=0x558910d08010@(G/w32)  shifter_output_decode VAR
    1:2: CELL 0x558910d6b0c0 <e2313> {c267}  adder_decode -> MODULE 0x558910d92680 <e10624> {d1}  Adder  L3
    1:2:1: PIN 0x558910d6a8c0 <e2302> {c268}  a -> VAR 0x558910d938f0 <e21975> {d3} @dt=0x558910d08010@(G/w32)  a INPUT PORT
    1:2:1:1: VARREF 0x558910f280e0 <e21840> {c268} @dt=0x558910d08010@(G/w32)  shifter_output_decode [RV] <- VAR 0x558910d28250 <e21687> {c74} @dt=0x558910d08010@(G/w32)  shifter_output_decode VAR
    1:2:1: PIN 0x558910d6ac20 <e2307> {c269}  b -> VAR 0x558910d940d0 <e21976> {d3} @dt=0x558910d08010@(G/w32)  b INPUT PORT
    1:2:1:1: VARREF 0x558910f28200 <e21841> {c269} @dt=0x558910d08010@(G/w32)  program_counter_plus_four_decode [RV] <- VAR 0x558910d1b730 <e21587> {c59} @dt=0x558910d08010@(G/w32)  program_counter_plus_four_decode VAR
    1:2:1: PIN 0x558910d6af80 <e2311> {c270}  z -> VAR 0x558910d95310 <e21977> {d4} @dt=0x558910d08010@(G/w32)  z OUTPUT PORT
    1:2:1:1: VARREF 0x558910f28320 <e21842> {c270} @dt=0x558910d08010@(G/w32)  program_counter_branch_decode [LV] => VAR 0x558910d19490 <e21585> {c57} @dt=0x558910d08010@(G/w32)  program_counter_branch_decode VAR
    1:2: CELL 0x558910d72d40 <e2438> {c273}  decode_execute_register -> MODULE 0x558910e93850 <e10637> {q1}  Decode_Execute_Register  L3
    1:2:1: PIN 0x558910d6b560 <e2315> {c274}  clk -> VAR 0x558910e93cc0 <e23499> {q3} @dt=0x558910ce6310@(G/w1)  clk INPUT PORT
    1:2:1:1: VARREF 0x558910f28440 <e21843> {c274} @dt=0x558910ce6310@(G/w1)  internal_clk [RV] <- VAR 0x558910d0e570 <e21566> {c27} @dt=0x558910ce6310@(G/w1)  internal_clk VAR
    1:2:1: PIN 0x558910d6b8e0 <e2320> {c275}  clear -> VAR 0x558910e940e0 <e23500> {q4} @dt=0x558910ce6310@(G/w1)  clear INPUT PORT
    1:2:1:1: VARREF 0x558910f28560 <e21844> {c275} @dt=0x558910ce6310@(G/w1)  flush_execute_register [RV] <- VAR 0x558910d50840 <e21739> {c141} @dt=0x558910ce6310@(G/w1)  flush_execute_register VAR
    1:2:1: PIN 0x558910d6bc60 <e2324> {c276}  reset -> VAR 0x558910e94500 <e23501> {q5} @dt=0x558910ce6310@(G/w1)  reset INPUT PORT
    1:2:1:1: VARREF 0x558910f28680 <e21845> {c276} @dt=0x558910ce6310@(G/w1)  reset [RV] <- VAR 0x558910cf7ee0 <e21556> {c8} @dt=0x558910ce6310@(G/w1)  reset INPUT PORT
    1:2:1: PIN 0x558910d6c020 <e2328> {c277}  register_write_decode -> VAR 0x558910e94920 <e23502> {q7} @dt=0x558910ce6310@(G/w1)  register_write_decode INPUT PORT
    1:2:1:1: VARREF 0x558910f287a0 <e21846> {c277} @dt=0x558910ce6310@(G/w1)  register_write_decode [RV] <- VAR 0x558910d14cf0 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  register_write_decode VAR
    1:2:1: PIN 0x558910d6c3a0 <e2332> {c278}  memory_to_register_decode -> VAR 0x558910e94d80 <e23503> {q8} @dt=0x558910ce6310@(G/w1)  memory_to_register_decode INPUT PORT
    1:2:1:1: VARREF 0x558910f288c0 <e21847> {c278} @dt=0x558910ce6310@(G/w1)  memory_to_register_decode [RV] <- VAR 0x558910d15110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  memory_to_register_decode VAR
    1:2:1: PIN 0x558910d6c760 <e2336> {c279}  memory_write_decode -> VAR 0x558910e955e0 <e23504> {q9} @dt=0x558910ce6310@(G/w1)  memory_write_decode INPUT PORT
    1:2:1:1: VARREF 0x558910f289e0 <e21848> {c279} @dt=0x558910ce6310@(G/w1)  memory_write_decode [RV] <- VAR 0x558910d15550 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  memory_write_decode VAR
    1:2:1: PIN 0x558910d6cb40 <e2340> {c280}  ALU_src_B_decode -> VAR 0x558910e95a60 <e23505> {q10} @dt=0x558910ce6310@(G/w1)  ALU_src_B_decode INPUT PORT
    1:2:1:1: VARREF 0x558910f28b00 <e21849> {c280} @dt=0x558910ce6310@(G/w1)  ALU_src_B_decode [RV] <- VAR 0x558910d159b0 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  ALU_src_B_decode VAR
    1:2:1: PIN 0x558910d6cec0 <e2344> {c281}  register_destination_decode -> VAR 0x558910e95fc0 <e23506> {q11} @dt=0x558910ce6310@(G/w1)  register_destination_decode INPUT PORT
    1:2:1:1: VARREF 0x558910f28c20 <e21850> {c281} @dt=0x558910ce6310@(G/w1)  register_destination_decode [RV] <- VAR 0x558910d15dd0 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  register_destination_decode VAR
    1:2:1: PIN 0x558910d6d220 <e2348> {c282}  hi_lo_register_write_decode -> VAR 0x558910e964e0 <e23507> {q12} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_decode INPUT PORT
    1:2:1:1: VARREF 0x558910f28d40 <e21851> {c282} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_decode [RV] <- VAR 0x558910d165d0 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_decode VAR
    1:2:1: PIN 0x558910d6d5e0 <e2352> {c283}  ALU_function_decode -> VAR 0x558910e97760 <e23508> {q13} @dt=0x558910d17630@(G/w6)  ALU_function_decode INPUT PORT
    1:2:1:1: VARREF 0x558910f28e60 <e21061> {c283} @dt=0x558910d17630@(G/w6)  ALU_function_decode [RV] <- VAR 0x558910d17af0 <e20177> {c50} @dt=0x558910d17630@(G/w6)  ALU_function_decode VAR
    1:2:1: PIN 0x558910d6d960 <e2356> {c284}  Rs_decode -> VAR 0x558910e989c0 <e23509> {q14} @dt=0x558910d1e190@(G/w5)  Rs_decode INPUT PORT
    1:2:1:1: VARREF 0x558910f28f80 <e21852> {c284} @dt=0x558910d1e190@(G/w5)  Rs_decode [RV] <- VAR 0x558910d1ed70 <e21603> {c63} @dt=0x558910d1e190@(G/w5)  Rs_decode VAR
    1:2:1: PIN 0x558910d6dcc0 <e2360> {c285}  Rt_decode -> VAR 0x558910e99c00 <e23510> {q15} @dt=0x558910d1e190@(G/w5)  Rt_decode INPUT PORT
    1:2:1:1: VARREF 0x558910f290a0 <e21853> {c285} @dt=0x558910d1e190@(G/w5)  Rt_decode [RV] <- VAR 0x558910d21f90 <e21631> {c66} @dt=0x558910d1e190@(G/w5)  Rt_decode VAR
    1:2:1: PIN 0x558910d6e020 <e2364> {c286}  Rd_decode -> VAR 0x558910e9ae40 <e23511> {q16} @dt=0x558910d1e190@(G/w5)  Rd_decode INPUT PORT
    1:2:1:1: VARREF 0x558910f291c0 <e21854> {c286} @dt=0x558910d1e190@(G/w5)  Rd_decode [RV] <- VAR 0x558910d245f0 <e21660> {c69} @dt=0x558910d1e190@(G/w5)  Rd_decode VAR
    1:2:1: PIN 0x558910d6e380 <e2368> {c287}  sign_imm_decode -> VAR 0x558910e9c080 <e23512> {q17} @dt=0x558910d08010@(G/w32)  sign_imm_decode INPUT PORT
    1:2:1:1: VARREF 0x558910f292e0 <e21855> {c287} @dt=0x558910d08010@(G/w32)  sign_imm_decode [RV] <- VAR 0x558910d2d980 <e21692> {c79} @dt=0x558910d08010@(G/w32)  sign_imm_decode VAR
    1:2:1: PIN 0x558910d6e6e0 <e2372> {c288}  program_counter_multiplexer_jump_decode -> VAR 0x558910e9c5a0 <e23513> {q18} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_decode INPUT PORT
    1:2:1:1: VARREF 0x558910f29400 <e21856> {c288} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_decode [RV] <- VAR 0x558910d17f50 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_decode VAR
    1:2:1: PIN 0x558910d6eb70 <e2376> {c290}  register_write_execute -> VAR 0x558910e9cb60 <e23514> {q20} @dt=0x558910ce6310@(G/w1)  register_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x558910f29520 <e21857> {c290} @dt=0x558910ce6310@(G/w1)  register_write_execute [LV] => VAR 0x558910d31940 <e21700> {c90} @dt=0x558910ce6310@(G/w1)  register_write_execute VAR
    1:2:1: PIN 0x558910d6f010 <e2380> {c291}  memory_to_register_execute -> VAR 0x558910e9d180 <e23515> {q21} @dt=0x558910ce6310@(G/w1)  memory_to_register_execute OUTPUT PORT
    1:2:1:1: VARREF 0x558910f29640 <e21858> {c291} @dt=0x558910ce6310@(G/w1)  memory_to_register_execute [LV] => VAR 0x558910d2e390 <e21694> {c84} @dt=0x558910ce6310@(G/w1)  memory_to_register_execute VAR
    1:2:1: PIN 0x558910d6f430 <e2384> {c292}  memory_write_execute -> VAR 0x558910e9d740 <e23516> {q22} @dt=0x558910ce6310@(G/w1)  memory_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x558910f29760 <e21859> {c292} @dt=0x558910ce6310@(G/w1)  memory_write_execute [LV] => VAR 0x558910d2e800 <e21695> {c85} @dt=0x558910ce6310@(G/w1)  memory_write_execute VAR
    1:2:1: PIN 0x558910d6f870 <e2388> {c293}  ALU_src_B_execute -> VAR 0x558910e9dd10 <e23517> {q23} @dt=0x558910ce6310@(G/w1)  ALU_src_B_execute OUTPUT PORT
    1:2:1:1: VARREF 0x558910f29880 <e21860> {c293} @dt=0x558910ce6310@(G/w1)  ALU_src_B_execute [LV] => VAR 0x558910d2fe40 <e21697> {c87} @dt=0x558910ce6310@(G/w1)  ALU_src_B_execute VAR
    1:2:1: PIN 0x558910d6fd10 <e2392> {c294}  register_destination_execute -> VAR 0x558910e9e330 <e23518> {q24} @dt=0x558910ce6310@(G/w1)  register_destination_execute OUTPUT PORT
    1:2:1:1: VARREF 0x558910f299a0 <e21861> {c294} @dt=0x558910ce6310@(G/w1)  register_destination_execute [LV] => VAR 0x558910d2ded0 <e21693> {c83} @dt=0x558910ce6310@(G/w1)  register_destination_execute VAR
    1:2:1: PIN 0x558910d70190 <e2396> {c295}  hi_lo_register_write_execute -> VAR 0x558910e9e940 <e23519> {q25} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x558910f29ac0 <e21862> {c295} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_execute [LV] => VAR 0x558910d314d0 <e21699> {c89} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_execute VAR
    1:2:1: PIN 0x558910d705b0 <e2400> {c296}  ALU_function_execute -> VAR 0x558910e9fc20 <e23520> {q26} @dt=0x558910d17630@(G/w6)  ALU_function_execute OUTPUT PORT
    1:2:1:1: VARREF 0x558910f29be0 <e21863> {c296} @dt=0x558910d17630@(G/w6)  ALU_function_execute [LV] => VAR 0x558910d30fb0 <e21698> {c88} @dt=0x558910d17630@(G/w6)  ALU_function_execute VAR
    1:2:1: PIN 0x558910d70960 <e2404> {c297}  Rs_execute -> VAR 0x558910ea0e80 <e23521> {q27} @dt=0x558910d1e190@(G/w5)  Rs_execute OUTPUT PORT
    1:2:1:1: VARREF 0x558910f29d00 <e21864> {c297} @dt=0x558910d1e190@(G/w5)  Rs_execute [LV] => VAR 0x558910d3bd70 <e21710> {c102} @dt=0x558910d1e190@(G/w5)  Rs_execute VAR
    1:2:1: PIN 0x558910d70d20 <e2408> {c298}  Rt_execute -> VAR 0x558910ea20f0 <e23522> {q28} @dt=0x558910d1e190@(G/w5)  Rt_execute OUTPUT PORT
    1:2:1:1: VARREF 0x558910f29e20 <e21865> {c298} @dt=0x558910d1e190@(G/w5)  Rt_execute [LV] => VAR 0x558910d3cec0 <e21711> {c103} @dt=0x558910d1e190@(G/w5)  Rt_execute VAR
    1:2:1: PIN 0x558910d710e0 <e2412> {c299}  Rd_execute -> VAR 0x558910ea3360 <e23523> {q29} @dt=0x558910d1e190@(G/w5)  Rd_execute OUTPUT PORT
    1:2:1:1: VARREF 0x558910f29f40 <e21866> {c299} @dt=0x558910d1e190@(G/w5)  Rd_execute [LV] => VAR 0x558910d3e010 <e21712> {c104} @dt=0x558910d1e190@(G/w5)  Rd_execute VAR
    1:2:1: PIN 0x558910d71530 <e2416> {c300}  sign_imm_execute -> VAR 0x558910ea4660 <e23524> {q30} @dt=0x558910d08010@(G/w32)  sign_imm_execute OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2a060 <e21867> {c300} @dt=0x558910d08010@(G/w32)  sign_imm_execute [LV] => VAR 0x558910d3f1b0 <e21713> {c105} @dt=0x558910d08010@(G/w32)  sign_imm_execute VAR
    1:2:1: PIN 0x558910d719e0 <e2420> {c301}  program_counter_multiplexer_jump_execute -> VAR 0x558910ea4c80 <e23525> {q31} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_execute OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2a180 <e21868> {c301} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_execute [LV] => VAR 0x558910d31e20 <e21701> {c91} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_execute VAR
    1:2:1: PIN 0x558910d71ee0 <e2424> {c303}  read_data_one_decode -> VAR 0x558910ea5fe0 <e23526> {q34} @dt=0x558910d08010@(G/w32)  read_data_one_decode INPUT PORT
    1:2:1:1: VARREF 0x558910f2a2a0 <e21869> {c303} @dt=0x558910d08010@(G/w32)  register_file_output_A_decode [RV] <- VAR 0x558910d293b0 <e21688> {c75} @dt=0x558910d08010@(G/w32)  register_file_output_A_decode VAR
    1:2:1: PIN 0x558910d72340 <e2428> {c304}  read_data_two_decode -> VAR 0x558910ea72d0 <e23527> {q35} @dt=0x558910d08010@(G/w32)  read_data_two_decode INPUT PORT
    1:2:1:1: VARREF 0x558910f2a3c0 <e21870> {c304} @dt=0x558910d08010@(G/w32)  register_file_output_B_decode [RV] <- VAR 0x558910d2a4d0 <e21689> {c76} @dt=0x558910d08010@(G/w32)  register_file_output_B_decode VAR
    1:2:1: PIN 0x558910d727a0 <e2432> {c305}  read_data_one_execute -> VAR 0x558910ea8600 <e23528> {q37} @dt=0x558910d08010@(G/w32)  read_data_one_execute OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2a4e0 <e21871> {c305} @dt=0x558910d08010@(G/w32)  register_file_output_A_execute [LV] => VAR 0x558910d33050 <e21702> {c94} @dt=0x558910d08010@(G/w32)  register_file_output_A_execute VAR
    1:2:1: PIN 0x558910d72c00 <e2436> {c306}  read_data_two_execute -> VAR 0x558910ea9930 <e23529> {q38} @dt=0x558910d08010@(G/w32)  read_data_two_execute OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2a600 <e21872> {c306} @dt=0x558910d08010@(G/w32)  register_file_output_B_execute [LV] => VAR 0x558910d34230 <e21703> {c95} @dt=0x558910d08010@(G/w32)  register_file_output_B_execute VAR
    1:2: CELL 0x558910d74960 <e2466> {c309}  write_register_execute_mux -> MODULE 0x558910f32b70 <e14956> {k1}  MUX_2INPUT__B5  L3
    1:2:1: PIN 0x558910d73a40 <e2448> {c310}  control -> VAR 0x558910f33090 <e23233> {k6} @dt=0x558910ce6310@(G/w1)  control INPUT PORT
    1:2:1:1: VARREF 0x558910f2a720 <e21873> {c310} @dt=0x558910ce6310@(G/w1)  register_destination_execute [RV] <- VAR 0x558910d2ded0 <e21693> {c83} @dt=0x558910ce6310@(G/w1)  register_destination_execute VAR
    1:2:1: PIN 0x558910d73da0 <e2453> {c311}  input_0 -> VAR 0x558910f332f0 <e23234> {k7} @dt=0x558910d1e190@(G/w5)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x558910f2a840 <e21874> {c311} @dt=0x558910d1e190@(G/w5)  Rt_execute [RV] <- VAR 0x558910d3cec0 <e21711> {c103} @dt=0x558910d1e190@(G/w5)  Rt_execute VAR
    1:2:1: PIN 0x558910d74160 <e2457> {c312}  input_1 -> VAR 0x558910f33b50 <e23235> {k8} @dt=0x558910d1e190@(G/w5)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x558910f2a960 <e21875> {c312} @dt=0x558910d1e190@(G/w5)  Rd_execute [RV] <- VAR 0x558910d3e010 <e21712> {c104} @dt=0x558910d1e190@(G/w5)  Rd_execute VAR
    1:2:1: PIN 0x558910d74590 <e2461> {c313}  resolved -> VAR 0x558910f343b0 <e23236> {k10} @dt=0x558910d1e190@(G/w5)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2aa80 <e21876> {c313} @dt=0x558910d1e190@(G/w5)  write_register_execute [LV] => VAR 0x558910d2f970 <e21696> {c86} @dt=0x558910d1e190@(G/w5)  write_register_execute VAR
    1:2: CELL 0x558910d76e90 <e2502> {c316}  register_file_output_A_execute_mux -> MODULE 0x558910f353c0 <e14965> {l1}  MUX_4INPUT__B20  L3
    1:2:1: PIN 0x558910d75660 <e2476> {c317}  control -> VAR 0x558910f35900 <e23275> {l6} @dt=0x558910d514f0@(G/w2)  control INPUT PORT
    1:2:1:1: VARREF 0x558910f2aba0 <e21087> {c317} @dt=0x558910d514f0@(G/w2)  forward_A_execute [RV] <- VAR 0x558910d519b0 <e20919> {c142} @dt=0x558910d514f0@(G/w2)  forward_A_execute VAR
    1:2:1: PIN 0x558910d75ab0 <e2481> {c318}  input_0 -> VAR 0x558910f35f80 <e23276> {l7} @dt=0x558910d08010@(G/w32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x558910f2acc0 <e21877> {c318} @dt=0x558910d08010@(G/w32)  register_file_output_A_execute [RV] <- VAR 0x558910d33050 <e21702> {c94} @dt=0x558910d08010@(G/w32)  register_file_output_A_execute VAR
    1:2:1: PIN 0x558910d75e80 <e2485> {c319}  input_1 -> VAR 0x558910f3bf70 <e23277> {l8} @dt=0x558910d08010@(G/w32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x558910f2ade0 <e21878> {c319} @dt=0x558910d08010@(G/w32)  result_writeback [RV] <- VAR 0x558910d4aaf0 <e21730> {c130} @dt=0x558910d08010@(G/w32)  result_writeback VAR
    1:2:1: PIN 0x558910d76280 <e2489> {c320}  input_2 -> VAR 0x558910f3c4f0 <e23278> {l9} @dt=0x558910d08010@(G/w32)  input_2 INPUT PORT
    1:2:1:1: VARREF 0x558910f2af00 <e21879> {c320} @dt=0x558910d08010@(G/w32)  ALU_output_memory [RV] <- VAR 0x558910d42cf0 <e21720> {c116} @dt=0x558910d08010@(G/w32)  ALU_output_memory VAR
    1:2:1: PIN 0x558910d76680 <e2493> {c321}  input_3 -> VAR 0x558910f3ca70 <e23279> {l10} @dt=0x558910d08010@(G/w32)  input_3 INPUT PORT
    1:2:1:1: VARREF 0x558910f2b020 <e21880> {c321} @dt=0x558910d08010@(G/w32)  ALU_LO_output_writeback [RV] <- VAR 0x558910d4ce50 <e21732> {c132} @dt=0x558910d08010@(G/w32)  ALU_LO_output_writeback VAR
    1:2:1: PIN 0x558910d76ac0 <e2497> {c323}  resolved -> VAR 0x558910f3cff0 <e23280> {l12} @dt=0x558910d08010@(G/w32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2b140 <e21881> {c323} @dt=0x558910d08010@(G/w32)  source_A_ALU_execute [LV] => VAR 0x558910d353a0 <e21704> {c96} @dt=0x558910d08010@(G/w32)  source_A_ALU_execute VAR
    1:2: CELL 0x558910d793c0 <e2538> {c326}  register_file_output_B_execute_mux -> MODULE 0x558910f353c0 <e14965> {l1}  MUX_4INPUT__B20  L3
    1:2:1: PIN 0x558910d77b90 <e2512> {c327}  control -> VAR 0x558910f35900 <e23275> {l6} @dt=0x558910d514f0@(G/w2)  control INPUT PORT
    1:2:1:1: VARREF 0x558910f2b260 <e21882> {c327} @dt=0x558910d514f0@(G/w2)  forward_B_execute [RV] <- VAR 0x558910d52b60 <e21740> {c143} @dt=0x558910d514f0@(G/w2)  forward_B_execute VAR
    1:2:1: PIN 0x558910d77fe0 <e2517> {c328}  input_0 -> VAR 0x558910f35f80 <e23276> {l7} @dt=0x558910d08010@(G/w32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x558910f2b380 <e21883> {c328} @dt=0x558910d08010@(G/w32)  register_file_output_B_execute [RV] <- VAR 0x558910d34230 <e21703> {c95} @dt=0x558910d08010@(G/w32)  register_file_output_B_execute VAR
    1:2:1: PIN 0x558910d783b0 <e2521> {c329}  input_1 -> VAR 0x558910f3bf70 <e23277> {l8} @dt=0x558910d08010@(G/w32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x558910f2b4a0 <e21884> {c329} @dt=0x558910d08010@(G/w32)  result_writeback [RV] <- VAR 0x558910d4aaf0 <e21730> {c130} @dt=0x558910d08010@(G/w32)  result_writeback VAR
    1:2:1: PIN 0x558910d787b0 <e2525> {c330}  input_2 -> VAR 0x558910f3c4f0 <e23278> {l9} @dt=0x558910d08010@(G/w32)  input_2 INPUT PORT
    1:2:1:1: VARREF 0x558910f2b5c0 <e21885> {c330} @dt=0x558910d08010@(G/w32)  ALU_output_memory [RV] <- VAR 0x558910d42cf0 <e21720> {c116} @dt=0x558910d08010@(G/w32)  ALU_output_memory VAR
    1:2:1: PIN 0x558910d78bb0 <e2529> {c331}  input_3 -> VAR 0x558910f3ca70 <e23279> {l10} @dt=0x558910d08010@(G/w32)  input_3 INPUT PORT
    1:2:1:1: VARREF 0x558910f2b6e0 <e21886> {c331} @dt=0x558910d08010@(G/w32)  ALU_HI_output_writeback [RV] <- VAR 0x558910d4bca0 <e21731> {c131} @dt=0x558910d08010@(G/w32)  ALU_HI_output_writeback VAR
    1:2:1: PIN 0x558910d78ff0 <e2533> {c333}  resolved -> VAR 0x558910f3cff0 <e23280> {l12} @dt=0x558910d08010@(G/w32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2b800 <e21887> {c333} @dt=0x558910d08010@(G/w32)  write_data_execute [LV] => VAR 0x558910d37700 <e21706> {c98} @dt=0x558910d08010@(G/w32)  write_data_execute VAR
    1:2: CELL 0x558910d7b0c0 <e2566> {c336}  source_B_ALU_mux -> MODULE 0x558910efd950 <e14935> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x558910d7a0b0 <e2548> {c337}  control -> VAR 0x558910efdc80 <e23254> {k6} @dt=0x558910ce6310@(G/w1)  control INPUT PORT
    1:2:1:1: VARREF 0x558910f2b920 <e21888> {c337} @dt=0x558910ce6310@(G/w1)  ALU_src_B_execute [RV] <- VAR 0x558910d2fe40 <e21697> {c87} @dt=0x558910ce6310@(G/w1)  ALU_src_B_execute VAR
    1:2:1: PIN 0x558910d7a4b0 <e2553> {c338}  input_0 -> VAR 0x558910f21de0 <e23255> {k7} @dt=0x558910d08010@(G/w32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x558910f2ba40 <e21889> {c338} @dt=0x558910d08010@(G/w32)  write_data_execute [RV] <- VAR 0x558910d37700 <e21706> {c98} @dt=0x558910d08010@(G/w32)  write_data_execute VAR
    1:2:1: PIN 0x558910d7a8b0 <e2557> {c339}  input_1 -> VAR 0x558910f22580 <e23256> {k8} @dt=0x558910d08010@(G/w32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x558910f2bb60 <e21890> {c339} @dt=0x558910d08010@(G/w32)  sign_imm_execute [RV] <- VAR 0x558910d3f1b0 <e21713> {c105} @dt=0x558910d08010@(G/w32)  sign_imm_execute VAR
    1:2:1: PIN 0x558910d7acf0 <e2561> {c341}  resolved -> VAR 0x558910f31c20 <e23257> {k10} @dt=0x558910d08010@(G/w32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2bc80 <e21891> {c341} @dt=0x558910d08010@(G/w32)  source_B_ALU_execute [LV] => VAR 0x558910d36550 <e21705> {c97} @dt=0x558910d08010@(G/w32)  source_B_ALU_execute VAR
    1:2: CELL 0x558910d7cc40 <e2591> {c344}  alu -> MODULE 0x558910d9bde0 <e10625> {e2}  ALU  L3
    1:2:1: PIN 0x558910d7b6c0 <e2568> {c345}  ALU_operation -> VAR 0x558910d9cd90 <e21983> {e4} @dt=0x558910d17630@(G/w6)  ALU_operation INPUT PORT
    1:2:1:1: VARREF 0x558910f2bda0 <e21892> {c345} @dt=0x558910d17630@(G/w6)  ALU_function_execute [RV] <- VAR 0x558910d30fb0 <e21698> {c88} @dt=0x558910d17630@(G/w6)  ALU_function_execute VAR
    1:2:1: PIN 0x558910d7bac0 <e2573> {c346}  input_1 -> VAR 0x558910d9ded0 <e21984> {e5} @dt=0x558910d08010@(G/w32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x558910f2bec0 <e21893> {c346} @dt=0x558910d08010@(G/w32)  source_A_ALU_execute [RV] <- VAR 0x558910d353a0 <e21704> {c96} @dt=0x558910d08010@(G/w32)  source_A_ALU_execute VAR
    1:2:1: PIN 0x558910d7bec0 <e2577> {c347}  input_2 -> VAR 0x558910d9f110 <e21985> {e6} @dt=0x558910d08010@(G/w32)  input_2 INPUT PORT
    1:2:1:1: VARREF 0x558910f2bfe0 <e21894> {c347} @dt=0x558910d08010@(G/w32)  source_B_ALU_execute [RV] <- VAR 0x558910d36550 <e21705> {c97} @dt=0x558910d08010@(G/w32)  source_B_ALU_execute VAR
    1:2:1: PIN 0x558910d7c300 <e2581> {c349}  ALU_output -> VAR 0x558910da0390 <e21986> {e8} @dt=0x558910d08010@(G/w32)  ALU_output OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2c100 <e21895> {c349} @dt=0x558910d08010@(G/w32)  ALU_output_execute [LV] => VAR 0x558910d388b0 <e21707> {c99} @dt=0x558910d08010@(G/w32)  ALU_output_execute VAR
    1:2:1: PIN 0x558910d7c700 <e2585> {c350}  ALU_HI_output -> VAR 0x558910da15d0 <e21987> {e9} @dt=0x558910d08010@(G/w32)  ALU_HI_output OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2c220 <e21896> {c350} @dt=0x558910d08010@(G/w32)  ALU_HI_output_execute [LV] => VAR 0x558910d39a60 <e21708> {c100} @dt=0x558910d08010@(G/w32)  ALU_HI_output_execute VAR
    1:2:1: PIN 0x558910d7cb00 <e2589> {c351}  ALU_LO_output -> VAR 0x558910da2850 <e21988> {e10} @dt=0x558910d08010@(G/w32)  ALU_LO_output OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2c340 <e21897> {c351} @dt=0x558910d08010@(G/w32)  ALU_LO_output_execute [LV] => VAR 0x558910d3ac10 <e21709> {c101} @dt=0x558910d08010@(G/w32)  ALU_LO_output_execute VAR
    1:2: CELL 0x558910d82e60 <e2680> {c354}  execute_memory_register -> MODULE 0x558910ebbfb0 <e10638> {r1}  Execute_Memory_Register  L3
    1:2:1: PIN 0x558910d7d1d0 <e2593> {c355}  clk -> VAR 0x558910ebc420 <e23696> {r3} @dt=0x558910ce6310@(G/w1)  clk INPUT PORT
    1:2:1:1: VARREF 0x558910f2c460 <e21898> {c355} @dt=0x558910ce6310@(G/w1)  internal_clk [RV] <- VAR 0x558910d0e570 <e21566> {c27} @dt=0x558910ce6310@(G/w1)  internal_clk VAR
    1:2:1: PIN 0x558910d7d590 <e2598> {c356}  reset -> VAR 0x558910ebc840 <e23697> {r4} @dt=0x558910ce6310@(G/w1)  reset INPUT PORT
    1:2:1:1: VARREF 0x558910f2c580 <e21899> {c356} @dt=0x558910ce6310@(G/w1)  reset [RV] <- VAR 0x558910cf7ee0 <e21556> {c8} @dt=0x558910ce6310@(G/w1)  reset INPUT PORT
    1:2:1: PIN 0x558910d7d9c0 <e2602> {c357}  register_write_execute -> VAR 0x558910ebcc80 <e23698> {r7} @dt=0x558910ce6310@(G/w1)  register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x558910f2c6a0 <e21900> {c357} @dt=0x558910ce6310@(G/w1)  register_write_execute [RV] <- VAR 0x558910d31940 <e21700> {c90} @dt=0x558910ce6310@(G/w1)  register_write_execute VAR
    1:2:1: PIN 0x558910d7de60 <e2606> {c358}  memory_to_register_execute -> VAR 0x558910ebd0e0 <e23699> {r8} @dt=0x558910ce6310@(G/w1)  memory_to_register_execute INPUT PORT
    1:2:1:1: VARREF 0x558910f2c7c0 <e21901> {c358} @dt=0x558910ce6310@(G/w1)  memory_to_register_execute [RV] <- VAR 0x558910d2e390 <e21694> {c84} @dt=0x558910ce6310@(G/w1)  memory_to_register_execute VAR
    1:2:1: PIN 0x558910d7e280 <e2610> {c359}  memory_write_execute -> VAR 0x558910ebd540 <e23700> {r9} @dt=0x558910ce6310@(G/w1)  memory_write_execute INPUT PORT
    1:2:1:1: VARREF 0x558910f2c8e0 <e21902> {c359} @dt=0x558910ce6310@(G/w1)  memory_write_execute [RV] <- VAR 0x558910d2e800 <e21695> {c85} @dt=0x558910ce6310@(G/w1)  memory_write_execute VAR
    1:2:1: PIN 0x558910d7e720 <e2614> {c360}  hi_lo_register_write_execute -> VAR 0x558910ebd9e0 <e23701> {r10} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x558910f2ca00 <e21903> {c360} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_execute [RV] <- VAR 0x558910d314d0 <e21699> {c89} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_execute VAR
    1:2:1: PIN 0x558910d7ebb0 <e2618> {c361}  program_counter_multiplexer_jump_execute -> VAR 0x558910ebdfc0 <e23702> {r11} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2:1:1: VARREF 0x558910f2cb20 <e21904> {c361} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_execute [RV] <- VAR 0x558910d31e20 <e21701> {c91} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_execute VAR
    1:2:1: PIN 0x558910d7f040 <e2622> {c363}  register_write_memory -> VAR 0x558910ebe600 <e23703> {r13} @dt=0x558910ce6310@(G/w1)  register_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2cc40 <e21905> {c363} @dt=0x558910ce6310@(G/w1)  register_write_memory [LV] => VAR 0x558910d3f6c0 <e21714> {c108} @dt=0x558910ce6310@(G/w1)  register_write_memory VAR
    1:2:1: PIN 0x558910d7f4e0 <e2626> {c364}  memory_to_register_memory -> VAR 0x558910ebec20 <e23704> {r14} @dt=0x558910ce6310@(G/w1)  memory_to_register_memory OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2cd60 <e21906> {c364} @dt=0x558910ce6310@(G/w1)  memory_to_register_memory [LV] => VAR 0x558910d40d50 <e21716> {c110} @dt=0x558910ce6310@(G/w1)  memory_to_register_memory VAR
    1:2:1: PIN 0x558910d7f900 <e2630> {c365}  memory_write_memory -> VAR 0x558910ebf1e0 <e23705> {r15} @dt=0x558910ce6310@(G/w1)  memory_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2ce80 <e21907> {c365} @dt=0x558910ce6310@(G/w1)  memory_write_memory [LV] => VAR 0x558910d411c0 <e21717> {c111} @dt=0x558910ce6310@(G/w1)  memory_write_memory VAR
    1:2:1: PIN 0x558910d7fda0 <e2634> {c366}  hi_lo_register_write_memory -> VAR 0x558910ebf800 <e23706> {r16} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2cfa0 <e21908> {c366} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_memory [LV] => VAR 0x558910d416a0 <e21718> {c112} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_memory VAR
    1:2:1: PIN 0x558910d801f0 <e2638> {c367}  program_counter_multiplexer_jump_memory -> VAR 0x558910ebfde0 <e23707> {r17} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_memory OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2d0c0 <e21909> {c367} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_memory [LV] => VAR 0x558910d41b30 <e21719> {c113} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_memory VAR
    1:2:1: PIN 0x558910d80680 <e2642> {c370}  ALU_output_execute -> VAR 0x558910ec1130 <e23708> {r20} @dt=0x558910d08010@(G/w32)  ALU_output_execute INPUT PORT
    1:2:1:1: VARREF 0x558910f2d1e0 <e21910> {c370} @dt=0x558910d08010@(G/w32)  ALU_output_execute [RV] <- VAR 0x558910d388b0 <e21707> {c99} @dt=0x558910d08010@(G/w32)  ALU_output_execute VAR
    1:2:1: PIN 0x558910d80ac0 <e2646> {c371}  ALU_HI_output_execute -> VAR 0x558910ec2420 <e23709> {r21} @dt=0x558910d08010@(G/w32)  ALU_HI_output_execute INPUT PORT
    1:2:1:1: VARREF 0x558910f2d300 <e21911> {c371} @dt=0x558910d08010@(G/w32)  ALU_HI_output_execute [RV] <- VAR 0x558910d39a60 <e21708> {c100} @dt=0x558910d08010@(G/w32)  ALU_HI_output_execute VAR
    1:2:1: PIN 0x558910d80f00 <e2650> {c372}  ALU_LO_output_execute -> VAR 0x558910ec3710 <e23710> {r22} @dt=0x558910d08010@(G/w32)  ALU_LO_output_execute INPUT PORT
    1:2:1:1: VARREF 0x558910f2d420 <e21912> {c372} @dt=0x558910d08010@(G/w32)  ALU_LO_output_execute [RV] <- VAR 0x558910d3ac10 <e21709> {c101} @dt=0x558910d08010@(G/w32)  ALU_LO_output_execute VAR
    1:2:1: PIN 0x558910d81340 <e2654> {c373}  write_data_execute -> VAR 0x558910ec4a00 <e23711> {r23} @dt=0x558910d08010@(G/w32)  write_data_execute INPUT PORT
    1:2:1:1: VARREF 0x558910f2d540 <e21913> {c373} @dt=0x558910d08010@(G/w32)  write_data_execute [RV] <- VAR 0x558910d37700 <e21706> {c98} @dt=0x558910d08010@(G/w32)  write_data_execute VAR
    1:2:1: PIN 0x558910d81780 <e2658> {c374}  write_register_execute -> VAR 0x558910ec5cf0 <e23712> {r24} @dt=0x558910d1e190@(G/w5)  write_register_execute INPUT PORT
    1:2:1:1: VARREF 0x558910f2d660 <e21914> {c374} @dt=0x558910d1e190@(G/w5)  write_register_execute [RV] <- VAR 0x558910d2f970 <e21696> {c86} @dt=0x558910d1e190@(G/w5)  write_register_execute VAR
    1:2:1: PIN 0x558910d81c00 <e2662> {c376}  ALU_output_memory -> VAR 0x558910ec7020 <e23713> {r26} @dt=0x558910d08010@(G/w32)  ALU_output_memory OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2d780 <e21915> {c376} @dt=0x558910d08010@(G/w32)  ALU_output_memory [LV] => VAR 0x558910d42cf0 <e21720> {c116} @dt=0x558910d08010@(G/w32)  ALU_output_memory VAR
    1:2:1: PIN 0x558910d82040 <e2666> {c377}  ALU_HI_output_memory -> VAR 0x558910ec8310 <e23714> {r27} @dt=0x558910d08010@(G/w32)  ALU_HI_output_memory OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2d8a0 <e21916> {c377} @dt=0x558910d08010@(G/w32)  ALU_HI_output_memory [LV] => VAR 0x558910d43ea0 <e21721> {c117} @dt=0x558910d08010@(G/w32)  ALU_HI_output_memory VAR
    1:2:1: PIN 0x558910d82480 <e2670> {c378}  ALU_LO_output_memory -> VAR 0x558910ec9600 <e23715> {r28} @dt=0x558910d08010@(G/w32)  ALU_LO_output_memory OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2d9c0 <e21917> {c378} @dt=0x558910d08010@(G/w32)  ALU_LO_output_memory [LV] => VAR 0x558910d45050 <e21722> {c118} @dt=0x558910d08010@(G/w32)  ALU_LO_output_memory VAR
    1:2:1: PIN 0x558910d828c0 <e2674> {c379}  write_data_memory -> VAR 0x558910eca8f0 <e23716> {r29} @dt=0x558910d08010@(G/w32)  write_data_memory OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2dae0 <e21918> {c379} @dt=0x558910d08010@(G/w32)  write_data_memory [LV] => VAR 0x558910d473b0 <e21724> {c120} @dt=0x558910d08010@(G/w32)  write_data_memory VAR
    1:2:1: PIN 0x558910d82d00 <e2678> {c380}  write_register_memory -> VAR 0x558910ecbc20 <e23717> {r30} @dt=0x558910d1e190@(G/w5)  write_register_memory OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2dc00 <e21919> {c380} @dt=0x558910d1e190@(G/w5)  write_register_memory [LV] => VAR 0x558910d40830 <e21715> {c109} @dt=0x558910d1e190@(G/w5)  write_register_memory VAR
    1:2: CELL 0x558910d88180 <e2761> {c384}  memory_writeback_register -> MODULE 0x558910ee6660 <e10640> {t1}  Memory_Writeback_Register  L3
    1:2:1: PIN 0x558910d83480 <e2682> {c385}  clk -> VAR 0x558910ee6ad0 <e23889> {t3} @dt=0x558910ce6310@(G/w1)  clk INPUT PORT
    1:2:1:1: VARREF 0x558910f2dd20 <e21920> {c385} @dt=0x558910ce6310@(G/w1)  internal_clk [RV] <- VAR 0x558910d0e570 <e21566> {c27} @dt=0x558910ce6310@(G/w1)  internal_clk VAR
    1:2:1: PIN 0x558910d83810 <e2687> {c386}  reset -> VAR 0x558910ee6ef0 <e23890> {t4} @dt=0x558910ce6310@(G/w1)  reset INPUT PORT
    1:2:1:1: VARREF 0x558910f2de40 <e21921> {c386} @dt=0x558910ce6310@(G/w1)  reset [RV] <- VAR 0x558910cf7ee0 <e21556> {c8} @dt=0x558910ce6310@(G/w1)  reset INPUT PORT
    1:2:1: PIN 0x558910d83c60 <e2691> {c387}  register_write_memory -> VAR 0x558910ee7340 <e23891> {t6} @dt=0x558910ce6310@(G/w1)  register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x558910f2df60 <e21922> {c387} @dt=0x558910ce6310@(G/w1)  register_write_memory [RV] <- VAR 0x558910d3f6c0 <e21714> {c108} @dt=0x558910ce6310@(G/w1)  register_write_memory VAR
    1:2:1: PIN 0x558910d84100 <e2695> {c388}  memory_to_register_memory -> VAR 0x558910ee7820 <e23892> {t7} @dt=0x558910ce6310@(G/w1)  memory_to_register_memory INPUT PORT
    1:2:1:1: VARREF 0x558910f2e080 <e21923> {c388} @dt=0x558910ce6310@(G/w1)  memory_to_register_memory [RV] <- VAR 0x558910d40d50 <e21716> {c110} @dt=0x558910ce6310@(G/w1)  memory_to_register_memory VAR
    1:2:1: PIN 0x558910d84580 <e2699> {c389}  hi_lo_register_write_memory -> VAR 0x558910ee7d30 <e23893> {t8} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x558910f2e1a0 <e21924> {c389} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_memory [RV] <- VAR 0x558910d416a0 <e21718> {c112} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_memory VAR
    1:2:1: PIN 0x558910d849d0 <e2703> {c390}  program_counter_multiplexer_jump_memory -> VAR 0x558910ee8210 <e23894> {t9} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_memory INPUT PORT
    1:2:1:1: VARREF 0x558910f2e2c0 <e21925> {c390} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_memory [RV] <- VAR 0x558910d41b30 <e21719> {c113} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_memory VAR
    1:2:1: PIN 0x558910d84e80 <e2707> {c391}  register_write_writeback -> VAR 0x558910ee8850 <e23895> {t11} @dt=0x558910ce6310@(G/w1)  register_write_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2e3e0 <e21926> {c391} @dt=0x558910ce6310@(G/w1)  register_write_writeback [LV] => VAR 0x558910d47910 <e21725> {c123} @dt=0x558910ce6310@(G/w1)  register_write_writeback VAR
    1:2:1: PIN 0x558910d850a0 <e2711> {c392}  memory_to_register_writeback -> VAR 0x558910ee8e60 <e23896> {t12} @dt=0x558910ce6310@(G/w1)  memory_to_register_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2e500 <e21927> {c392} @dt=0x558910ce6310@(G/w1)  memory_to_register_writeback [LV] => VAR 0x558910d48290 <e21727> {c125} @dt=0x558910ce6310@(G/w1)  memory_to_register_writeback VAR
    1:2:1: PIN 0x558910d85280 <e2715> {c393}  hi_lo_register_write_writeback -> VAR 0x558910ee9470 <e23897> {t13} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2e620 <e21928> {c393} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_writeback [LV] => VAR 0x558910d47dd0 <e21726> {c124} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_writeback VAR
    1:2:1: PIN 0x558910d85690 <e2719> {c394}  program_counter_multiplexer_jump_writeback -> VAR 0x558910ee9a80 <e23898> {t14} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2e740 <e21929> {c394} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_writeback [LV] => VAR 0x558910d48750 <e21728> {c126} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_writeback VAR
    1:2:1: PIN 0x558910d85ac0 <e2723> {c397}  ALU_output_memory -> VAR 0x558910eeadc0 <e23899> {t17} @dt=0x558910d08010@(G/w32)  ALU_output_memory INPUT PORT
    1:2:1:1: VARREF 0x558910f2e860 <e21930> {c397} @dt=0x558910d08010@(G/w32)  ALU_output_memory [RV] <- VAR 0x558910d42cf0 <e21720> {c116} @dt=0x558910d08010@(G/w32)  ALU_output_memory VAR
    1:2:1: PIN 0x558910d85e80 <e2727> {c398}  write_register_memory -> VAR 0x558910eec0b0 <e23900> {t18} @dt=0x558910d1e190@(G/w5)  write_register_memory INPUT PORT
    1:2:1:1: VARREF 0x558910f2e980 <e21931> {c398} @dt=0x558910d1e190@(G/w5)  write_register_memory [RV] <- VAR 0x558910d40830 <e21715> {c109} @dt=0x558910d1e190@(G/w5)  write_register_memory VAR
    1:2:1: PIN 0x558910d86240 <e2731> {c399}  ALU_HI_output_memory -> VAR 0x558910eed3a0 <e23901> {t19} @dt=0x558910d08010@(G/w32)  ALU_HI_output_memory INPUT PORT
    1:2:1:1: VARREF 0x558910f2eaa0 <e21932> {c399} @dt=0x558910d08010@(G/w32)  ALU_HI_output_memory [RV] <- VAR 0x558910d43ea0 <e21721> {c117} @dt=0x558910d08010@(G/w32)  ALU_HI_output_memory VAR
    1:2:1: PIN 0x558910d86620 <e2735> {c400}  ALU_LO_output_memory -> VAR 0x558910eee540 <e23902> {t20} @dt=0x558910d08010@(G/w32)  ALU_LO_output_memory INPUT PORT
    1:2:1:1: VARREF 0x558910f2ebc0 <e21933> {c400} @dt=0x558910d08010@(G/w32)  ALU_LO_output_memory [RV] <- VAR 0x558910d45050 <e21722> {c118} @dt=0x558910d08010@(G/w32)  ALU_LO_output_memory VAR
    1:2:1: PIN 0x558910d86a60 <e2739> {c401}  read_data_memory -> VAR 0x558910eef6a0 <e23903> {t21} @dt=0x558910d08010@(G/w32)  read_data_memory INPUT PORT
    1:2:1:1: VARREF 0x558910f2ece0 <e21934> {c401} @dt=0x558910d08010@(G/w32)  read_data_memory [RV] <- VAR 0x558910d46200 <e21723> {c119} @dt=0x558910d08010@(G/w32)  read_data_memory VAR
    1:2:1: PIN 0x558910d86ea0 <e2743> {c402}  ALU_output_writeback -> VAR 0x558910ef09d0 <e23904> {t23} @dt=0x558910d08010@(G/w32)  ALU_output_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2ee00 <e21935> {c402} @dt=0x558910d08010@(G/w32)  ALU_output_writeback [LV] => VAR 0x558910d4e000 <e21733> {c133} @dt=0x558910d08010@(G/w32)  ALU_output_writeback VAR
    1:2:1: PIN 0x558910d87340 <e2747> {c403}  write_register_writeback -> VAR 0x558910ef1cf0 <e23905> {t24} @dt=0x558910d1e190@(G/w5)  write_register_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2ef20 <e21936> {c403} @dt=0x558910d1e190@(G/w5)  write_register_writeback [LV] => VAR 0x558910d49980 <e21729> {c129} @dt=0x558910d1e190@(G/w5)  write_register_writeback VAR
    1:2:1: PIN 0x558910d87760 <e2751> {c404}  ALU_HI_output_writeback -> VAR 0x558910ef2ff0 <e23906> {t25} @dt=0x558910d08010@(G/w32)  ALU_HI_output_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2f040 <e21937> {c404} @dt=0x558910d08010@(G/w32)  ALU_HI_output_writeback [LV] => VAR 0x558910d4bca0 <e21731> {c131} @dt=0x558910d08010@(G/w32)  ALU_HI_output_writeback VAR
    1:2:1: PIN 0x558910d87ba0 <e2755> {c405}  ALU_LO_output_writeback -> VAR 0x558910ef42e0 <e23907> {t26} @dt=0x558910d08010@(G/w32)  ALU_LO_output_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2f160 <e21938> {c405} @dt=0x558910d08010@(G/w32)  ALU_LO_output_writeback [LV] => VAR 0x558910d4ce50 <e21732> {c132} @dt=0x558910d08010@(G/w32)  ALU_LO_output_writeback VAR
    1:2:1: PIN 0x558910d87fe0 <e2759> {c406}  read_data_writeback -> VAR 0x558910ef55d0 <e23908> {t27} @dt=0x558910d08010@(G/w32)  read_data_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2f280 <e21939> {c406} @dt=0x558910d08010@(G/w32)  read_data_writeback [LV] => VAR 0x558910d4f1b0 <e21734> {c134} @dt=0x558910d08010@(G/w32)  read_data_writeback VAR
    1:2: CELL 0x558910d89e50 <e2789> {c410}  writeback_mux -> MODULE 0x558910efd950 <e14935> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x558910d88eb0 <e2771> {c411}  control -> VAR 0x558910efdc80 <e23254> {k6} @dt=0x558910ce6310@(G/w1)  control INPUT PORT
    1:2:1:1: VARREF 0x558910f2f3a0 <e21940> {c411} @dt=0x558910ce6310@(G/w1)  memory_to_register_writeback [RV] <- VAR 0x558910d48290 <e21727> {c125} @dt=0x558910ce6310@(G/w1)  memory_to_register_writeback VAR
    1:2:1: PIN 0x558910d89280 <e2776> {c412}  input_0 -> VAR 0x558910f21de0 <e23255> {k7} @dt=0x558910d08010@(G/w32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x558910f2f4c0 <e21941> {c412} @dt=0x558910d08010@(G/w32)  ALU_output_writeback [RV] <- VAR 0x558910d4e000 <e21733> {c133} @dt=0x558910d08010@(G/w32)  ALU_output_writeback VAR
    1:2:1: PIN 0x558910d89680 <e2780> {c413}  input_1 -> VAR 0x558910f22580 <e23256> {k8} @dt=0x558910d08010@(G/w32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x558910f2f5e0 <e21942> {c413} @dt=0x558910d08010@(G/w32)  read_data_writeback [RV] <- VAR 0x558910d4f1b0 <e21734> {c134} @dt=0x558910d08010@(G/w32)  read_data_writeback VAR
    1:2:1: PIN 0x558910d89a80 <e2784> {c414}  resolved -> VAR 0x558910f31c20 <e23257> {k10} @dt=0x558910d08010@(G/w32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x558910f2f700 <e21943> {c414} @dt=0x558910d08010@(G/w32)  result_writeback [LV] => VAR 0x558910d4aaf0 <e21730> {c130} @dt=0x558910d08010@(G/w32)  result_writeback VAR
    1:2: CELL 0x558910d8f8a0 <e2874> {c416}  hazard_unit -> MODULE 0x558910e2fb20 <e10629> {i1}  Hazard_Unit  L3
    1:2:1: PIN 0x558910d8a360 <e2791> {c417}  branch_decode -> VAR 0x558910e2ff90 <e22992> {i2} @dt=0x558910ce6310@(G/w1)  branch_decode INPUT PORT
    1:2:1:1: VARREF 0x558910f2f820 <e21944> {c417} @dt=0x558910ce6310@(G/w1)  branch_decode [RV] <- VAR 0x558910d161d0 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  branch_decode VAR
    1:2:1: PIN 0x558910d8a720 <e2796> {c418}  Rs_decode -> VAR 0x558910e30e90 <e22993> {i3} @dt=0x558910d1e190@(G/w5)  Rs_decode INPUT PORT
    1:2:1:1: VARREF 0x558910f2f940 <e21945> {c418} @dt=0x558910d1e190@(G/w5)  Rs_decode [RV] <- VAR 0x558910d1ed70 <e21603> {c63} @dt=0x558910d1e190@(G/w5)  Rs_decode VAR
    1:2:1: PIN 0x558910d8aae0 <e2800> {c419}  Rt_decode -> VAR 0x558910e32090 <e22994> {i4} @dt=0x558910d1e190@(G/w5)  Rt_decode INPUT PORT
    1:2:1:1: VARREF 0x558910f2fa60 <e21946> {c419} @dt=0x558910d1e190@(G/w5)  Rt_decode [RV] <- VAR 0x558910d21f90 <e21631> {c66} @dt=0x558910d1e190@(G/w5)  Rt_decode VAR
    1:2:1: PIN 0x558910d8aea0 <e2804> {c420}  Rs_execute -> VAR 0x558910e332d0 <e22995> {i5} @dt=0x558910d1e190@(G/w5)  Rs_execute INPUT PORT
    1:2:1:1: VARREF 0x558910f2fb80 <e21947> {c420} @dt=0x558910d1e190@(G/w5)  Rs_execute [RV] <- VAR 0x558910d3bd70 <e21710> {c102} @dt=0x558910d1e190@(G/w5)  Rs_execute VAR
    1:2:1: PIN 0x558910d8b260 <e2808> {c421}  Rt_execute -> VAR 0x558910e34510 <e22996> {i6} @dt=0x558910d1e190@(G/w5)  Rt_execute INPUT PORT
    1:2:1:1: VARREF 0x558910f2fca0 <e21948> {c421} @dt=0x558910d1e190@(G/w5)  Rt_execute [RV] <- VAR 0x558910d3cec0 <e21711> {c103} @dt=0x558910d1e190@(G/w5)  Rt_execute VAR
    1:2:1: PIN 0x558910d8b6b0 <e2812> {c422}  write_register_execute -> VAR 0x558910e357b0 <e22997> {i7} @dt=0x558910d1e190@(G/w5)  write_register_execute INPUT PORT
    1:2:1:1: VARREF 0x558910f2fdc0 <e21949> {c422} @dt=0x558910d1e190@(G/w5)  write_register_execute [RV] <- VAR 0x558910d2f970 <e21696> {c86} @dt=0x558910d1e190@(G/w5)  write_register_execute VAR
    1:2:1: PIN 0x558910d8bb50 <e2816> {c423}  memory_to_register_execute -> VAR 0x558910e35d10 <e22998> {i8} @dt=0x558910ce6310@(G/w1)  memory_to_register_execute INPUT PORT
    1:2:1:1: VARREF 0x558910f2fee0 <e21950> {c423} @dt=0x558910ce6310@(G/w1)  memory_to_register_execute [RV] <- VAR 0x558910d2e390 <e21694> {c84} @dt=0x558910ce6310@(G/w1)  memory_to_register_execute VAR
    1:2:1: PIN 0x558910d8bf70 <e2820> {c424}  register_write_execute -> VAR 0x558910e36270 <e22999> {i9} @dt=0x558910ce6310@(G/w1)  register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x558910f30000 <e21951> {c424} @dt=0x558910ce6310@(G/w1)  register_write_execute [RV] <- VAR 0x558910d31940 <e21700> {c90} @dt=0x558910ce6310@(G/w1)  register_write_execute VAR
    1:2:1: PIN 0x558910d8c3b0 <e2824> {c425}  write_register_memory -> VAR 0x558910e37530 <e23000> {i10} @dt=0x558910d1e190@(G/w5)  write_register_memory INPUT PORT
    1:2:1:1: VARREF 0x558910f30120 <e21952> {c425} @dt=0x558910d1e190@(G/w5)  write_register_memory [RV] <- VAR 0x558910d40830 <e21715> {c109} @dt=0x558910d1e190@(G/w5)  write_register_memory VAR
    1:2:1: PIN 0x558910d8c850 <e2828> {c426}  memory_to_register_memory -> VAR 0x558910e37a90 <e23001> {i11} @dt=0x558910ce6310@(G/w1)  memory_to_register_memory INPUT PORT
    1:2:1:1: VARREF 0x558910f30240 <e21953> {c426} @dt=0x558910ce6310@(G/w1)  memory_to_register_memory [RV] <- VAR 0x558910d40d50 <e21716> {c110} @dt=0x558910ce6310@(G/w1)  memory_to_register_memory VAR
    1:2:1: PIN 0x558910d8cc70 <e2832> {c427}  register_write_memory -> VAR 0x558910e37ff0 <e23002> {i12} @dt=0x558910ce6310@(G/w1)  register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x558910f30360 <e21954> {c427} @dt=0x558910ce6310@(G/w1)  register_write_memory [RV] <- VAR 0x558910d3f6c0 <e21714> {c108} @dt=0x558910ce6310@(G/w1)  register_write_memory VAR
    1:2:1: PIN 0x558910d8d110 <e2836> {c428}  write_register_writeback -> VAR 0x558910e39250 <e23003> {i13} @dt=0x558910d1e190@(G/w5)  write_register_writeback INPUT PORT
    1:2:1:1: VARREF 0x558910f30480 <e21955> {c428} @dt=0x558910d1e190@(G/w5)  write_register_writeback [RV] <- VAR 0x558910d49980 <e21729> {c129} @dt=0x558910d1e190@(G/w5)  write_register_writeback VAR
    1:2:1: PIN 0x558910d8d590 <e2840> {c429}  register_write_writeback -> VAR 0x558910e39850 <e23004> {i14} @dt=0x558910ce6310@(G/w1)  register_write_writeback INPUT PORT
    1:2:1:1: VARREF 0x558910f305a0 <e21956> {c429} @dt=0x558910ce6310@(G/w1)  register_write_writeback [RV] <- VAR 0x558910d47910 <e21725> {c123} @dt=0x558910ce6310@(G/w1)  register_write_writeback VAR
    1:2:1: PIN 0x558910d8da20 <e2844> {c430}  program_counter_multiplexer_jump_writeback -> VAR 0x558910e39e60 <e23005> {i15} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_writeback INPUT PORT
    1:2:1:1: VARREF 0x558910f306c0 <e21957> {c430} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_writeback [RV] <- VAR 0x558910d48750 <e21728> {c126} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_writeback VAR
    1:2:1: PIN 0x558910d8dde0 <e2848> {c431}  stall_fetch -> VAR 0x558910e3a430 <e23006> {i17} @dt=0x558910ce6310@(G/w1)  stall_fetch OUTPUT PORT
    1:2:1:1: VARREF 0x558910f307e0 <e21958> {c431} @dt=0x558910ce6310@(G/w1)  stall_fetch [LV] => VAR 0x558910d4f650 <e21735> {c137} @dt=0x558910ce6310@(G/w1)  stall_fetch VAR
    1:2:1: PIN 0x558910d8e1a0 <e2852> {c432}  stall_decode -> VAR 0x558910e3a980 <e23007> {i18} @dt=0x558910ce6310@(G/w1)  stall_decode OUTPUT PORT
    1:2:1:1: VARREF 0x558910f30900 <e21959> {c432} @dt=0x558910ce6310@(G/w1)  stall_decode [LV] => VAR 0x558910d4fa80 <e21736> {c138} @dt=0x558910ce6310@(G/w1)  stall_decode VAR
    1:2:1: PIN 0x558910d8e600 <e2856> {c433}  forward_register_file_output_1_decode -> VAR 0x558910e3af60 <e23008> {i19} @dt=0x558910ce6310@(G/w1)  forward_register_file_output_1_decode OUTPUT PORT
    1:2:1:1: VARREF 0x558910f30a20 <e21960> {c433} @dt=0x558910ce6310@(G/w1)  forward_A_decode [LV] => VAR 0x558910d4ff20 <e21737> {c139} @dt=0x558910ce6310@(G/w1)  forward_A_decode VAR
    1:2:1: PIN 0x558910d8ea60 <e2860> {c434}  forward_register_file_output_2_decode -> VAR 0x558910e3b570 <e23009> {i20} @dt=0x558910ce6310@(G/w1)  forward_register_file_output_2_decode OUTPUT PORT
    1:2:1:1: VARREF 0x558910f30b40 <e21961> {c434} @dt=0x558910ce6310@(G/w1)  forward_B_decode [LV] => VAR 0x558910d503b0 <e21738> {c140} @dt=0x558910ce6310@(G/w1)  forward_B_decode VAR
    1:2:1: PIN 0x558910d8eeb0 <e2864> {c435}  flush_execute_register -> VAR 0x558910e3bb60 <e23010> {i21} @dt=0x558910ce6310@(G/w1)  flush_execute_register OUTPUT PORT
    1:2:1:1: VARREF 0x558910f30c60 <e21962> {c435} @dt=0x558910ce6310@(G/w1)  flush_execute_register [LV] => VAR 0x558910d50840 <e21739> {c141} @dt=0x558910ce6310@(G/w1)  flush_execute_register VAR
    1:2:1: PIN 0x558910d8f300 <e2868> {c436}  forward_register_file_output_1_execute -> VAR 0x558910e3ce50 <e23011> {i22} @dt=0x558910d514f0@(G/w2)  forward_register_file_output_1_execute OUTPUT PORT
    1:2:1:1: VARREF 0x558910f30d80 <e21174> {c436} @dt=0x558910d514f0@(G/w2)  forward_A_execute [LV] => VAR 0x558910d519b0 <e20919> {c142} @dt=0x558910d514f0@(G/w2)  forward_A_execute VAR
    1:2:1: PIN 0x558910d8f760 <e2872> {c437}  forward_register_file_output_2_execute -> VAR 0x558910e3e180 <e23012> {i23} @dt=0x558910d514f0@(G/w2)  forward_register_file_output_2_execute OUTPUT PORT
    1:2:1:1: VARREF 0x558910f30ea0 <e21963> {c437} @dt=0x558910d514f0@(G/w2)  forward_B_execute [LV] => VAR 0x558910d52b60 <e21740> {c143} @dt=0x558910d514f0@(G/w2)  forward_B_execute VAR
    1:2: CELL 0x558910d90820 <e2887> {c440}  or_gate -> MODULE 0x558910e8b910 <e10636> {p1}  Or_Gate  L3
    1:2:1: PIN 0x558910d8fe80 <e2876> {c441}  input_A -> VAR 0x558910e8be20 <e23491> {p3} @dt=0x558910ce6310@(G/w1)  input_A INPUT PORT
    1:2:1:1: VARREF 0x558910f30fc0 <e21964> {c441} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_writeback [RV] <- VAR 0x558910d48750 <e21728> {c126} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_writeback VAR
    1:2:1: PIN 0x558910d902c0 <e2881> {c442}  input_B -> VAR 0x558910e8c340 <e23492> {p4} @dt=0x558910ce6310@(G/w1)  input_B INPUT PORT
    1:2:1:1: VARREF 0x558910f310e0 <e21965> {c442} @dt=0x558910ce6310@(G/w1)  program_counter_source_decode [RV] <- VAR 0x558910d148b0 <e21574> {c41} @dt=0x558910ce6310@(G/w1)  program_counter_source_decode VAR
    1:2:1: PIN 0x558910d906e0 <e2885> {c443}  output_C -> VAR 0x558910e8c8a0 <e23493> {p6} @dt=0x558910ce6310@(G/w1)  output_C OUTPUT PORT
    1:2:1:1: VARREF 0x558910f31200 <e21966> {c443} @dt=0x558910ce6310@(G/w1)  flush_fetch_decode_register [LV] => VAR 0x558910d53080 <e21741> {c144} @dt=0x558910ce6310@(G/w1)  flush_fetch_decode_register VAR
    1:2: ASSIGNW 0x558910d90fd0 <e21970> {c445} @dt=0x558910ce6310@(G/w1)
    1:2:1: LOGAND 0x558910d90e30 <e21968> {c445} @dt=0x558910ce6310@(G/w1)
    1:2:1:1: VARREF 0x558910f31320 <e21181> {c445} @dt=0x558910ce6310@(G/w1)  clk [RV] <- VAR 0x558910ce6bd0 <e20035> {c6} @dt=0x558910ce6310@(G/w1)  clk INPUT PORT
    1:2:1:2: VARREF 0x558910f31440 <e21967> {c445} @dt=0x558910ce6310@(G/w1)  clk_enable [RV] <- VAR 0x558910d088b0 <e21558> {c13} @dt=0x558910ce6310@(G/w1)  clk_enable INPUT PORT
    1:2:2: VARREF 0x558910f31560 <e21969> {c445} @dt=0x558910ce6310@(G/w1)  internal_clk [LV] => VAR 0x558910d0e570 <e21566> {c27} @dt=0x558910ce6310@(G/w1)  internal_clk VAR
    1:2: ASSIGNW 0x558910d914f0 <e21974> {c446} @dt=0x558910ce6310@(G/w1)
    1:2:1: LOGNOT 0x558910d91430 <e21972> {c446} @dt=0x558910ce6310@(G/w1)
    1:2:1:1: VARREF 0x558910f31680 <e21971> {c446} @dt=0x558910ce6310@(G/w1)  halt [RV] <- VAR 0x558910d14470 <e21573> {c38} @dt=0x558910ce6310@(G/w1)  halt VAR
    1:2:2: VARREF 0x558910f317a0 <e21973> {c446} @dt=0x558910ce6310@(G/w1)  active [LV] => VAR 0x558910cf92b0 <e21557> {c9} @dt=0x558910ce6310@(G/w1)  active OUTPUT PORT
    1: MODULE 0x558910d92680 <e10624> {d1}  Adder  L3
    1:2: VAR 0x558910d938f0 <e21975> {d3} @dt=0x558910d08010@(G/w32)  a INPUT PORT
    1:2: VAR 0x558910d940d0 <e21976> {d3} @dt=0x558910d08010@(G/w32)  b INPUT PORT
    1:2: VAR 0x558910d95310 <e21977> {d4} @dt=0x558910d08010@(G/w32)  z OUTPUT PORT
    1:2: ASSIGNW 0x558910d95a70 <e21982> {d7} @dt=0x558910d08010@(G/w32)
    1:2:1: ADD 0x558910d959b0 <e21980> {d7} @dt=0x558910d08010@(G/w32)
    1:2:1:1: VARREF 0x558910f20130 <e21978> {d7} @dt=0x558910d08010@(G/w32)  a [RV] <- VAR 0x558910d938f0 <e21975> {d3} @dt=0x558910d08010@(G/w32)  a INPUT PORT
    1:2:1:2: VARREF 0x558910f20250 <e21979> {d7} @dt=0x558910d08010@(G/w32)  b [RV] <- VAR 0x558910d940d0 <e21976> {d3} @dt=0x558910d08010@(G/w32)  b INPUT PORT
    1:2:2: VARREF 0x558910f20370 <e21981> {d7} @dt=0x558910d08010@(G/w32)  z [LV] => VAR 0x558910d95310 <e21977> {d4} @dt=0x558910d08010@(G/w32)  z OUTPUT PORT
    1: MODULE 0x558910d9bde0 <e10625> {e2}  ALU  L3
    1:2: VAR 0x558910d9cd90 <e21983> {e4} @dt=0x558910d17630@(G/w6)  ALU_operation INPUT PORT
    1:2: VAR 0x558910d9ded0 <e21984> {e5} @dt=0x558910d08010@(G/w32)  input_1 INPUT PORT
    1:2: VAR 0x558910d9f110 <e21985> {e6} @dt=0x558910d08010@(G/w32)  input_2 INPUT PORT
    1:2: VAR 0x558910da0390 <e21986> {e8} @dt=0x558910d08010@(G/w32)  ALU_output OUTPUT PORT
    1:2: VAR 0x558910da15d0 <e21987> {e9} @dt=0x558910d08010@(G/w32)  ALU_HI_output OUTPUT PORT
    1:2: VAR 0x558910da2850 <e21988> {e10} @dt=0x558910d08010@(G/w32)  ALU_LO_output OUTPUT PORT
    1:2: VAR 0x558910da39f0 <e21989> {e14} @dt=0x558910d1e190@(G/w5)  shift_amount VAR
    1:2: VAR 0x558910da4b30 <e18984> {e15} @dt=0x558910da4670@(G/w64)  sign_extened_input_1 VAR
    1:2: VAR 0x558910da5cb0 <e21990> {e16} @dt=0x558910da4670@(G/w64)  sign_extened_input_2 VAR
    1:2: VAR 0x558910da6b10 <e21991> {e17} @dt=0x558910da4670@(G/w64)  extended_input_1 VAR
    1:2: VAR 0x558910da7bb0 <e21992> {e18} @dt=0x558910da4670@(G/w64)  extended_input_2 VAR
    1:2: VAR 0x558910da8d30 <e21993> {e19} @dt=0x558910da4670@(G/w64)  ALU_HI_LO_output VAR
    1:2: ASSIGNW 0x558910da9af0 <e22007> {e21} @dt=0x558910d1e190@(G/w5)
    1:2:1: SEL 0x558910f6d120 <e22005> {e21} @dt=0x558910d1e190@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x558910f18e70 <e21994> {e21} @dt=0x558910d08010@(G/w32)  input_1 [RV] <- VAR 0x558910d9ded0 <e21984> {e5} @dt=0x558910d08010@(G/w32)  input_1 INPUT PORT
    1:2:1:2: CONST 0x558910f6d3b0 <e19064> {e21} @dt=0x558910f53920@(G/sw5)  5'h6
    1:2:1:3: CONST 0x558910f7b3b0 <e22004> {e21} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:2: VARREF 0x558910f18f90 <e22006> {e21} @dt=0x558910d1e190@(G/w5)  shift_amount [LV] => VAR 0x558910da39f0 <e21989> {e14} @dt=0x558910d1e190@(G/w5)  shift_amount VAR
    1:2: ASSIGNW 0x558910daba20 <e19070> {e22} @dt=0x558910da4670@(G/w64)
    1:2:1: REPLICATE 0x558910dab5f0 <e22045> {e22} @dt=0x558910da4670@(G/w64)
    1:2:1:1: CONCAT 0x558910dab4f0 <e22043> {e22} @dt=0x558910da4670@(G/w64)
    1:2:1:1:1: REPLICATE 0x558910daa8b0 <e22030> {e22} @dt=0x558910d08010@(G/w32)
    1:2:1:1:1:1: SEL 0x558910f6d930 <e22019> {e22} @dt=0x558910ce6310@(G/w1) decl[31:0]]
    1:2:1:1:1:1:1: VARREF 0x558910f190b0 <e22008> {e22} @dt=0x558910d08010@(G/w32)  input_1 [RV] <- VAR 0x558910d9ded0 <e21984> {e5} @dt=0x558910d08010@(G/w32)  input_1 INPUT PORT
    1:2:1:1:1:1:2: CONST 0x558910f6dbc0 <e19108> {e22} @dt=0x558910f53920@(G/sw5)  5'h1f
    1:2:1:1:1:1:3: CONST 0x558910f7b600 <e22018> {e22} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:1:1:1:2: CONST 0x558910f7b850 <e22029> {e22} @dt=0x558910f7b2d0@(G/sw32)  32'sh20
    1:2:1:1:2: SEL 0x558910f6e140 <e22042> {e22} @dt=0x558910d08010@(G/w32) decl[31:0]]
    1:2:1:1:2:1: VARREF 0x558910f191d0 <e22031> {e22} @dt=0x558910d08010@(G/w32)  input_1 [RV] <- VAR 0x558910d9ded0 <e21984> {e5} @dt=0x558910d08010@(G/w32)  input_1 INPUT PORT
    1:2:1:1:2:2: CONST 0x558910f6e3d0 <e19153> {e22} @dt=0x558910f53920@(G/sw5)  5'h0
    1:2:1:1:2:3: CONST 0x558910f7baa0 <e22041> {e22} @dt=0x558910d08010@(G/w32)  32'h20
    1:2:1:2: CONST 0x558910dab6b0 <e22044> {e22} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:2: VARREF 0x558910f192f0 <e19069> {e22} @dt=0x558910da4670@(G/w64)  sign_extened_input_1 [LV] => VAR 0x558910da4b30 <e18984> {e15} @dt=0x558910da4670@(G/w64)  sign_extened_input_1 VAR
    1:2: ASSIGNW 0x558910dad9e0 <e22085> {e23} @dt=0x558910da4670@(G/w64)
    1:2:1: REPLICATE 0x558910dad5b0 <e22083> {e23} @dt=0x558910da4670@(G/w64)
    1:2:1:1: CONCAT 0x558910dad4b0 <e22081> {e23} @dt=0x558910da4670@(G/w64)
    1:2:1:1:1: REPLICATE 0x558910dac840 <e22068> {e23} @dt=0x558910d08010@(G/w32)
    1:2:1:1:1:1: SEL 0x558910f6ea30 <e22057> {e23} @dt=0x558910ce6310@(G/w1) decl[31:0]]
    1:2:1:1:1:1:1: VARREF 0x558910f19410 <e22046> {e23} @dt=0x558910d08010@(G/w32)  input_2 [RV] <- VAR 0x558910d9f110 <e21985> {e6} @dt=0x558910d08010@(G/w32)  input_2 INPUT PORT
    1:2:1:1:1:1:2: CONST 0x558910f6ecc0 <e19203> {e23} @dt=0x558910f53920@(G/sw5)  5'h1f
    1:2:1:1:1:1:3: CONST 0x558910f7bcf0 <e22056> {e23} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:1:1:1:2: CONST 0x558910f7bf40 <e22067> {e23} @dt=0x558910f7b2d0@(G/sw32)  32'sh20
    1:2:1:1:2: SEL 0x558910f6f240 <e22080> {e23} @dt=0x558910d08010@(G/w32) decl[31:0]]
    1:2:1:1:2:1: VARREF 0x558910f19530 <e22069> {e23} @dt=0x558910d08010@(G/w32)  input_2 [RV] <- VAR 0x558910d9f110 <e21985> {e6} @dt=0x558910d08010@(G/w32)  input_2 INPUT PORT
    1:2:1:1:2:2: CONST 0x558910f6f4d0 <e19249> {e23} @dt=0x558910f53920@(G/sw5)  5'h0
    1:2:1:1:2:3: CONST 0x558910f7c190 <e22079> {e23} @dt=0x558910d08010@(G/w32)  32'h20
    1:2:1:2: CONST 0x558910dad670 <e22082> {e23} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:2: VARREF 0x558910f19650 <e22084> {e23} @dt=0x558910da4670@(G/w64)  sign_extened_input_2 [LV] => VAR 0x558910da5cb0 <e21990> {e16} @dt=0x558910da4670@(G/w64)  sign_extened_input_2 VAR
    1:2: ASSIGNW 0x558910daee10 <e22103> {e24} @dt=0x558910da4670@(G/w64)
    1:2:1: REPLICATE 0x558910dae9e0 <e22101> {e24} @dt=0x558910da4670@(G/w64)
    1:2:1:1: CONCAT 0x558910dae8e0 <e22099> {e24} @dt=0x558910da4670@(G/w64)
    1:2:1:1:1: CONST 0x558910f86120 <e24229#> {e24} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:1:1:2: VARREF 0x558910f19770 <e22098> {e24} @dt=0x558910d08010@(G/w32)  input_1 [RV] <- VAR 0x558910d9ded0 <e21984> {e5} @dt=0x558910d08010@(G/w32)  input_1 INPUT PORT
    1:2:1:2: CONST 0x558910daeaa0 <e22100> {e24} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:2: VARREF 0x558910f19890 <e22102> {e24} @dt=0x558910da4670@(G/w64)  extended_input_1 [LV] => VAR 0x558910da6b10 <e21991> {e17} @dt=0x558910da4670@(G/w64)  extended_input_1 VAR
    1:2: ASSIGNW 0x558910db0240 <e22121> {e25} @dt=0x558910da4670@(G/w64)
    1:2:1: REPLICATE 0x558910dafe10 <e22119> {e25} @dt=0x558910da4670@(G/w64)
    1:2:1:1: CONCAT 0x558910dafd10 <e22117> {e25} @dt=0x558910da4670@(G/w64)
    1:2:1:1:1: CONST 0x558910f86370 <e24241#> {e25} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:1:1:2: VARREF 0x558910f199b0 <e22116> {e25} @dt=0x558910d08010@(G/w32)  input_2 [RV] <- VAR 0x558910d9f110 <e21985> {e6} @dt=0x558910d08010@(G/w32)  input_2 INPUT PORT
    1:2:1:2: CONST 0x558910dafed0 <e22118> {e25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:2: VARREF 0x558910f19ad0 <e22120> {e25} @dt=0x558910da4670@(G/w64)  extended_input_2 [LV] => VAR 0x558910da7bb0 <e21992> {e18} @dt=0x558910da4670@(G/w64)  extended_input_2 VAR
    1:2: ALWAYS 0x558910dd2990 <e4487> {e29} [always_comb]
    1:2:2: BEGIN 0x558910db0450 <e3536> {e29} [UNNAMED]
    1:2:2:1: ASSIGN 0x558910db1150 <e22135> {e30} @dt=0x558910d08010@(G/w32)
    1:2:2:1:1: CONST 0x558910f865c0 <e24253#> {e30} @dt=0x558910d08010@(G/w32)  32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    1:2:2:1:2: VARREF 0x558910f19bf0 <e22134> {e30} @dt=0x558910d08010@(G/w32)  ALU_output [LV] => VAR 0x558910da0390 <e21986> {e8} @dt=0x558910d08010@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1: ASSIGN 0x558910db1e70 <e22149> {e31} @dt=0x558910da4670@(G/w64)
    1:2:2:1:1: CONST 0x558910f86810 <e24265#> {e31} @dt=0x558910da4670@(G/w64)  64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    1:2:2:1:2: VARREF 0x558910f19d10 <e22148> {e31} @dt=0x558910da4670@(G/w64)  ALU_HI_LO_output [LV] => VAR 0x558910da8d30 <e21993> {e19} @dt=0x558910da4670@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:1: CASE 0x558910db2110 <e4441> {e32}
    1:2:2:1:1: VARREF 0x558910f19e30 <e22150> {e32} @dt=0x558910d17630@(G/w6)  ALU_operation [RV] <- VAR 0x558910d9cd90 <e21983> {e4} @dt=0x558910d17630@(G/w6)  ALU_operation INPUT PORT
    1:2:2:1:2: CASEITEM 0x558910db2c10 <e3601> {e33}
    1:2:2:1:2:1: CONST 0x558910db2310 <e22151> {e33} @dt=0x558910d17630@(G/w6)  6'h0
    1:2:2:1:2:2: ASSIGN 0x558910db2b50 <e22156> {e33} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:2:1: SHIFTL 0x558910db2a90 <e22154> {e33} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:2:1:1: VARREF 0x558910f19f50 <e22152> {e33} @dt=0x558910d08010@(G/w32)  input_2 [RV] <- VAR 0x558910d9f110 <e21985> {e6} @dt=0x558910d08010@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x558910f1a070 <e22153> {e33} @dt=0x558910d1e190@(G/w5)  shift_amount [RV] <- VAR 0x558910da39f0 <e21989> {e14} @dt=0x558910d1e190@(G/w5)  shift_amount VAR
    1:2:2:1:2:2:2: VARREF 0x558910f1a190 <e22155> {e33} @dt=0x558910d08010@(G/w32)  ALU_output [LV] => VAR 0x558910da0390 <e21986> {e8} @dt=0x558910d08010@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910db3700 <e3618> {e34}
    1:2:2:1:2:1: CONST 0x558910db2e00 <e22157> {e34} @dt=0x558910d17630@(G/w6)  6'h1
    1:2:2:1:2:2: ASSIGN 0x558910db3640 <e22162> {e34} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:2:1: SHIFTR 0x558910db3580 <e22160> {e34} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:2:1:1: VARREF 0x558910f1a2b0 <e22158> {e34} @dt=0x558910d08010@(G/w32)  input_2 [RV] <- VAR 0x558910d9f110 <e21985> {e6} @dt=0x558910d08010@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x558910f1a3d0 <e22159> {e34} @dt=0x558910d1e190@(G/w5)  shift_amount [RV] <- VAR 0x558910da39f0 <e21989> {e14} @dt=0x558910d1e190@(G/w5)  shift_amount VAR
    1:2:2:1:2:2:2: VARREF 0x558910f1a4f0 <e22161> {e34} @dt=0x558910d08010@(G/w32)  ALU_output [LV] => VAR 0x558910da0390 <e21986> {e8} @dt=0x558910d08010@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910db41f0 <e3635> {e35}
    1:2:2:1:2:1: CONST 0x558910db38f0 <e22163> {e35} @dt=0x558910d17630@(G/w6)  6'h3
    1:2:2:1:2:2: ASSIGN 0x558910db4130 <e22168> {e35} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:2:1: SHIFTR 0x558910f70280 <e22166> {e35} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:2:1:1: VARREF 0x558910f1a610 <e22164> {e35} @dt=0x558910d08010@(G/w32)  input_2 [RV] <- VAR 0x558910d9f110 <e21985> {e6} @dt=0x558910d08010@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x558910f1a730 <e22165> {e35} @dt=0x558910d1e190@(G/w5)  shift_amount [RV] <- VAR 0x558910da39f0 <e21989> {e14} @dt=0x558910d1e190@(G/w5)  shift_amount VAR
    1:2:2:1:2:2:2: VARREF 0x558910f1a850 <e22167> {e35} @dt=0x558910d08010@(G/w32)  ALU_output [LV] => VAR 0x558910da0390 <e21986> {e8} @dt=0x558910d08010@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910db55e0 <e3668> {e36}
    1:2:2:1:2:1: CONST 0x558910db43e0 <e22169> {e36} @dt=0x558910d17630@(G/w6)  6'h4
    1:2:2:1:2:2: ASSIGN 0x558910db5520 <e22185> {e36} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:2:1: SHIFTL 0x558910db5460 <e22183> {e36} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:2:1:1: VARREF 0x558910f1a970 <e22170> {e36} @dt=0x558910d08010@(G/w32)  input_2 [RV] <- VAR 0x558910d9f110 <e21985> {e6} @dt=0x558910d08010@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: SEL 0x558910f70590 <e22182> {e36} @dt=0x558910d1e190@(G/w5) decl[31:0]]
    1:2:2:1:2:2:1:2:1: VARREF 0x558910f1aa90 <e22171> {e36} @dt=0x558910d08010@(G/w32)  input_1 [RV] <- VAR 0x558910d9ded0 <e21984> {e5} @dt=0x558910d08010@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2:2: CONST 0x558910f70820 <e19391> {e36} @dt=0x558910f53920@(G/sw5)  5'h0
    1:2:2:1:2:2:1:2:3: CONST 0x558910f7cd20 <e22181> {e36} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:2:1:2:2:2: VARREF 0x558910f1abb0 <e22184> {e36} @dt=0x558910d08010@(G/w32)  ALU_output [LV] => VAR 0x558910da0390 <e21986> {e8} @dt=0x558910d08010@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910db69d0 <e3701> {e37}
    1:2:2:1:2:1: CONST 0x558910db57d0 <e22186> {e37} @dt=0x558910d17630@(G/w6)  6'h6
    1:2:2:1:2:2: ASSIGN 0x558910db6910 <e22202> {e37} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:2:1: SHIFTR 0x558910db6850 <e22200> {e37} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:2:1:1: VARREF 0x558910f1acd0 <e22187> {e37} @dt=0x558910d08010@(G/w32)  input_2 [RV] <- VAR 0x558910d9f110 <e21985> {e6} @dt=0x558910d08010@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: SEL 0x558910f70da0 <e22199> {e37} @dt=0x558910d1e190@(G/w5) decl[31:0]]
    1:2:2:1:2:2:1:2:1: VARREF 0x558910f1adf0 <e22188> {e37} @dt=0x558910d08010@(G/w32)  input_1 [RV] <- VAR 0x558910d9ded0 <e21984> {e5} @dt=0x558910d08010@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2:2: CONST 0x558910f71030 <e19442> {e37} @dt=0x558910f53920@(G/sw5)  5'h0
    1:2:2:1:2:2:1:2:3: CONST 0x558910f7cf70 <e22198> {e37} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:2:1:2:2:2: VARREF 0x558910f1af10 <e22201> {e37} @dt=0x558910d08010@(G/w32)  ALU_output [LV] => VAR 0x558910da0390 <e21986> {e8} @dt=0x558910d08010@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910db7dc0 <e3734> {e38}
    1:2:2:1:2:1: CONST 0x558910db6bc0 <e22203> {e38} @dt=0x558910d17630@(G/w6)  6'h7
    1:2:2:1:2:2: ASSIGN 0x558910db7d00 <e22219> {e38} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:2:1: SHIFTR 0x558910f71b70 <e22217> {e38} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:2:1:1: VARREF 0x558910f1b030 <e22204> {e38} @dt=0x558910d08010@(G/w32)  input_2 [RV] <- VAR 0x558910d9f110 <e21985> {e6} @dt=0x558910d08010@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: SEL 0x558910f715b0 <e22216> {e38} @dt=0x558910d1e190@(G/w5) decl[31:0]]
    1:2:2:1:2:2:1:2:1: VARREF 0x558910f1b150 <e22205> {e38} @dt=0x558910d08010@(G/w32)  input_1 [RV] <- VAR 0x558910d9ded0 <e21984> {e5} @dt=0x558910d08010@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2:2: CONST 0x558910f71840 <e19493> {e38} @dt=0x558910f53920@(G/sw5)  5'h0
    1:2:2:1:2:2:1:2:3: CONST 0x558910f7d1c0 <e22215> {e38} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:2:1:2:2:2: VARREF 0x558910f1b270 <e22218> {e38} @dt=0x558910d08010@(G/w32)  ALU_output [LV] => VAR 0x558910da0390 <e21986> {e8} @dt=0x558910d08010@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910db8660 <e3747> {e39}
    1:2:2:1:2:1: CONST 0x558910db7fb0 <e22220> {e39} @dt=0x558910d17630@(G/w6)  6'h8
    1:2:2:1:2:2: ASSIGN 0x558910db85a0 <e22223> {e39} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x558910f1b390 <e22221> {e39} @dt=0x558910d08010@(G/w32)  input_2 [RV] <- VAR 0x558910d9f110 <e21985> {e6} @dt=0x558910d08010@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558910f1b4b0 <e22222> {e39} @dt=0x558910d08010@(G/w32)  ALU_output [LV] => VAR 0x558910da0390 <e21986> {e8} @dt=0x558910d08010@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910db8f00 <e3760> {e40}
    1:2:2:1:2:1: CONST 0x558910db8850 <e22224> {e40} @dt=0x558910d17630@(G/w6)  6'h9
    1:2:2:1:2:2: ASSIGN 0x558910db8e40 <e22227> {e40} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x558910f1b5d0 <e22225> {e40} @dt=0x558910d08010@(G/w32)  input_2 [RV] <- VAR 0x558910d9f110 <e21985> {e6} @dt=0x558910d08010@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558910f1b6f0 <e22226> {e40} @dt=0x558910d08010@(G/w32)  ALU_output [LV] => VAR 0x558910da0390 <e21986> {e8} @dt=0x558910d08010@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910db97a0 <e3773> {e41}
    1:2:2:1:2:1: CONST 0x558910db90f0 <e22228> {e41} @dt=0x558910d17630@(G/w6)  6'h10
    1:2:2:1:2:2: ASSIGN 0x558910db96e0 <e22231> {e41} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x558910f1b810 <e22229> {e41} @dt=0x558910d08010@(G/w32)  input_2 [RV] <- VAR 0x558910d9f110 <e21985> {e6} @dt=0x558910d08010@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558910f1b930 <e22230> {e41} @dt=0x558910d08010@(G/w32)  ALU_output [LV] => VAR 0x558910da0390 <e21986> {e8} @dt=0x558910d08010@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910dba040 <e3786> {e42}
    1:2:2:1:2:1: CONST 0x558910db9990 <e22232> {e42} @dt=0x558910d17630@(G/w6)  6'h11
    1:2:2:1:2:2: ASSIGN 0x558910db9f80 <e22235> {e42} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x558910f1ba50 <e22233> {e42} @dt=0x558910d08010@(G/w32)  input_2 [RV] <- VAR 0x558910d9f110 <e21985> {e6} @dt=0x558910d08010@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558910f1bb70 <e22234> {e42} @dt=0x558910d08010@(G/w32)  ALU_output [LV] => VAR 0x558910da0390 <e21986> {e8} @dt=0x558910d08010@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910dba8e0 <e3799> {e43}
    1:2:2:1:2:1: CONST 0x558910dba230 <e22236> {e43} @dt=0x558910d17630@(G/w6)  6'h12
    1:2:2:1:2:2: ASSIGN 0x558910dba820 <e22239> {e43} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x558910f1bc90 <e22237> {e43} @dt=0x558910d08010@(G/w32)  input_2 [RV] <- VAR 0x558910d9f110 <e21985> {e6} @dt=0x558910d08010@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558910f1bdb0 <e22238> {e43} @dt=0x558910d08010@(G/w32)  ALU_output [LV] => VAR 0x558910da0390 <e21986> {e8} @dt=0x558910d08010@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910dbb180 <e3812> {e44}
    1:2:2:1:2:1: CONST 0x558910dbaad0 <e22240> {e44} @dt=0x558910d17630@(G/w6)  6'h13
    1:2:2:1:2:2: ASSIGN 0x558910dbb0c0 <e22243> {e44} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x558910f1bed0 <e22241> {e44} @dt=0x558910d08010@(G/w32)  input_2 [RV] <- VAR 0x558910d9f110 <e21985> {e6} @dt=0x558910d08010@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558910f1bff0 <e22242> {e44} @dt=0x558910d08010@(G/w32)  ALU_output [LV] => VAR 0x558910da0390 <e21986> {e8} @dt=0x558910d08010@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910dbc080 <e3833> {e45}
    1:2:2:1:2:1: CONST 0x558910dbb370 <e22244> {e45} @dt=0x558910d17630@(G/w6)  6'h18
    1:2:2:1:2:2: ASSIGN 0x558910dbbfc0 <e22246> {e45} @dt=0x558910da4670@(G/w64)
    1:2:2:1:2:2:1: MULS 0x558910f71fb0 <e19556> {e45} @dt=0x558910f71c30@(G/sw64)
    1:2:2:1:2:2:1:1: VARREF 0x558910f1c110 <e21189> {e45} @dt=0x558910f71c30@(G/sw64)  sign_extened_input_1 [RV] <- VAR 0x558910da4b30 <e18984> {e15} @dt=0x558910da4670@(G/w64)  sign_extened_input_1 VAR
    1:2:2:1:2:2:1:2: VARREF 0x558910f1c230 <e21193> {e45} @dt=0x558910f71c30@(G/sw64)  sign_extened_input_2 [RV] <- VAR 0x558910da5cb0 <e21990> {e16} @dt=0x558910da4670@(G/w64)  sign_extened_input_2 VAR
    1:2:2:1:2:2:2: VARREF 0x558910f1c350 <e22245> {e45} @dt=0x558910da4670@(G/w64)  ALU_HI_LO_output [LV] => VAR 0x558910da8d30 <e21993> {e19} @dt=0x558910da4670@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x558910dbcc30 <e3850> {e46}
    1:2:2:1:2:1: CONST 0x558910dbc250 <e22247> {e46} @dt=0x558910d17630@(G/w6)  6'h19
    1:2:2:1:2:2: ASSIGN 0x558910dbcb70 <e22252> {e46} @dt=0x558910da4670@(G/w64)
    1:2:2:1:2:2:1: MUL 0x558910dbcab0 <e22250> {e46} @dt=0x558910da4670@(G/w64)
    1:2:2:1:2:2:1:1: VARREF 0x558910f1c470 <e22248> {e46} @dt=0x558910da4670@(G/w64)  extended_input_1 [RV] <- VAR 0x558910da6b10 <e21991> {e17} @dt=0x558910da4670@(G/w64)  extended_input_1 VAR
    1:2:2:1:2:2:1:2: VARREF 0x558910f1c590 <e22249> {e46} @dt=0x558910da4670@(G/w64)  extended_input_2 [RV] <- VAR 0x558910da7bb0 <e21992> {e18} @dt=0x558910da4670@(G/w64)  extended_input_2 VAR
    1:2:2:1:2:2:2: VARREF 0x558910f1c6b0 <e22251> {e46} @dt=0x558910da4670@(G/w64)  ALU_HI_LO_output [LV] => VAR 0x558910da8d30 <e21993> {e19} @dt=0x558910da4670@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x558910dc0940 <e3964> {e47}
    1:2:2:1:2:1: CONST 0x558910dbce00 <e22253> {e47} @dt=0x558910d17630@(G/w6)  6'h1a
    1:2:2:1:2:2: BEGIN 0x558910dbd1e0 <e3857> {e47} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x558910dbeb40 <e22273> {e48} @dt=0x558910da4670@(G/w64)
    1:2:2:1:2:2:1:1: REPLICATE 0x558910dbe710 <e22271> {e48} @dt=0x558910da4670@(G/w64)
    1:2:2:1:2:2:1:1:1: CONCAT 0x558910dbe610 <e22269> {e48} @dt=0x558910da4670@(G/w64)
    1:2:2:1:2:2:1:1:1:1: DIVS 0x558910f723f0 <e22256> {e48} @dt=0x558910f7b2d0@(G/sw32)
    1:2:2:1:2:2:1:1:1:1:1: VARREF 0x558910f1c7d0 <e22254> {e48} @dt=0x558910f7b2d0@(G/sw32)  input_1 [RV] <- VAR 0x558910d9ded0 <e21984> {e5} @dt=0x558910d08010@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:1:1:2: VARREF 0x558910f1c8f0 <e22255> {e48} @dt=0x558910f7b2d0@(G/sw32)  input_2 [RV] <- VAR 0x558910d9f110 <e21985> {e6} @dt=0x558910d08010@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:1:1:2: CONST 0x558910f86a60 <e24277#> {e48} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:2:1:2:2:1:1:2: CONST 0x558910dbe7d0 <e22270> {e48} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:2:1:2:2:1:2: VARREF 0x558910f1ca10 <e22272> {e48} @dt=0x558910da4670@(G/w64)  ALU_HI_LO_output [LV] => VAR 0x558910da8d30 <e21993> {e19} @dt=0x558910da4670@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:1:2:2:1: ASSIGN 0x558910dc0710 <e22295> {e49} @dt=0x558910da4670@(G/w64)
    1:2:2:1:2:2:1:1: ADD 0x558910dc0650 <e22293> {e49} @dt=0x558910da4670@(G/w64)
    1:2:2:1:2:2:1:1:1: VARREF 0x558910f1cb30 <e22274> {e49} @dt=0x558910da4670@(G/w64)  ALU_HI_LO_output [RV] <- VAR 0x558910da8d30 <e21993> {e19} @dt=0x558910da4670@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:1:2:2:1:1:2: REPLICATE 0x558910dc0220 <e22292> {e49} @dt=0x558910da4670@(G/w64)
    1:2:2:1:2:2:1:1:2:1: CONCAT 0x558910dc0120 <e22290> {e49} @dt=0x558910da4670@(G/w64)
    1:2:2:1:2:2:1:1:2:1:1: CONST 0x558910f86cb0 <e24289#> {e49} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:2:1:2:2:1:1:2:1:2: MODDIVS 0x558910f72ad0 <e22289> {e49} @dt=0x558910f7b2d0@(G/sw32)
    1:2:2:1:2:2:1:1:2:1:2:1: VARREF 0x558910f1cc50 <e22287> {e49} @dt=0x558910f7b2d0@(G/sw32)  input_1 [RV] <- VAR 0x558910d9ded0 <e21984> {e5} @dt=0x558910d08010@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2:1:2:2: VARREF 0x558910f1cd70 <e22288> {e49} @dt=0x558910f7b2d0@(G/sw32)  input_2 [RV] <- VAR 0x558910d9f110 <e21985> {e6} @dt=0x558910d08010@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:1:2:2: CONST 0x558910dc02e0 <e22291> {e49} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:2:1:2:2:1:2: VARREF 0x558910f1ce90 <e22294> {e49} @dt=0x558910da4670@(G/w64)  ALU_HI_LO_output [LV] => VAR 0x558910da8d30 <e21993> {e19} @dt=0x558910da4670@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x558910dc3f70 <e4070> {e51}
    1:2:2:1:2:1: CONST 0x558910dc0a00 <e22296> {e51} @dt=0x558910d17630@(G/w6)  6'h1b
    1:2:2:1:2:2: BEGIN 0x558910dc0e10 <e3971> {e51} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x558910dc2470 <e22316> {e52} @dt=0x558910da4670@(G/w64)
    1:2:2:1:2:2:1:1: REPLICATE 0x558910dc2040 <e22314> {e52} @dt=0x558910da4670@(G/w64)
    1:2:2:1:2:2:1:1:1: CONCAT 0x558910dc1f40 <e22312> {e52} @dt=0x558910da4670@(G/w64)
    1:2:2:1:2:2:1:1:1:1: DIV 0x558910dc1440 <e22299> {e52} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:2:1:1:1:1:1: VARREF 0x558910f1cfb0 <e22297> {e52} @dt=0x558910d08010@(G/w32)  input_1 [RV] <- VAR 0x558910d9ded0 <e21984> {e5} @dt=0x558910d08010@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:1:1:2: VARREF 0x558910f1d0d0 <e22298> {e52} @dt=0x558910d08010@(G/w32)  input_2 [RV] <- VAR 0x558910d9f110 <e21985> {e6} @dt=0x558910d08010@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:1:1:2: CONST 0x558910f86f00 <e24301#> {e52} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:2:1:2:2:1:1:2: CONST 0x558910dc2100 <e22313> {e52} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:2:1:2:2:1:2: VARREF 0x558910f1d1f0 <e22315> {e52} @dt=0x558910da4670@(G/w64)  ALU_HI_LO_output [LV] => VAR 0x558910da8d30 <e21993> {e19} @dt=0x558910da4670@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:1:2:2:1: ASSIGN 0x558910dc3d40 <e22338> {e53} @dt=0x558910da4670@(G/w64)
    1:2:2:1:2:2:1:1: ADD 0x558910dc3c80 <e22336> {e53} @dt=0x558910da4670@(G/w64)
    1:2:2:1:2:2:1:1:1: VARREF 0x558910f1d310 <e22317> {e53} @dt=0x558910da4670@(G/w64)  ALU_HI_LO_output [RV] <- VAR 0x558910da8d30 <e21993> {e19} @dt=0x558910da4670@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:1:2:2:1:1:2: REPLICATE 0x558910dc3850 <e22335> {e53} @dt=0x558910da4670@(G/w64)
    1:2:2:1:2:2:1:1:2:1: CONCAT 0x558910dc3750 <e22333> {e53} @dt=0x558910da4670@(G/w64)
    1:2:2:1:2:2:1:1:2:1:1: CONST 0x558910f87150 <e24313#> {e53} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:2:1:2:2:1:1:2:1:2: MODDIV 0x558910dc3690 <e22332> {e53} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:2:1:1:2:1:2:1: VARREF 0x558910f1d430 <e22330> {e53} @dt=0x558910d08010@(G/w32)  input_1 [RV] <- VAR 0x558910d9ded0 <e21984> {e5} @dt=0x558910d08010@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2:1:2:2: VARREF 0x558910f1d550 <e22331> {e53} @dt=0x558910d08010@(G/w32)  input_2 [RV] <- VAR 0x558910d9f110 <e21985> {e6} @dt=0x558910d08010@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:1:2:2: CONST 0x558910dc3910 <e22334> {e53} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:2:1:2:2:1:2: VARREF 0x558910f1d670 <e22337> {e53} @dt=0x558910da4670@(G/w64)  ALU_HI_LO_output [LV] => VAR 0x558910da8d30 <e21993> {e19} @dt=0x558910da4670@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x558910dc4c30 <e4091> {e55}
    1:2:2:1:2:1: CONST 0x558910dc4030 <e22339> {e55} @dt=0x558910d17630@(G/w6)  6'h20
    1:2:2:1:2:2: ASSIGN 0x558910dc4b70 <e22344> {e55} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:2:1: ADD 0x558910dc4ab0 <e22342> {e55} @dt=0x558910f7b2d0@(G/sw32)
    1:2:2:1:2:2:1:1: VARREF 0x558910f1d790 <e22340> {e55} @dt=0x558910f7b2d0@(G/sw32)  input_1 [RV] <- VAR 0x558910d9ded0 <e21984> {e5} @dt=0x558910d08010@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x558910f1d8b0 <e22341> {e55} @dt=0x558910f7b2d0@(G/sw32)  input_2 [RV] <- VAR 0x558910d9f110 <e21985> {e6} @dt=0x558910d08010@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558910f1d9d0 <e22343> {e55} @dt=0x558910d08010@(G/w32)  ALU_output [LV] => VAR 0x558910da0390 <e21986> {e8} @dt=0x558910d08010@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910dc5720 <e4108> {e56}
    1:2:2:1:2:1: CONST 0x558910dc4e20 <e22345> {e56} @dt=0x558910d17630@(G/w6)  6'h21
    1:2:2:1:2:2: ASSIGN 0x558910dc5660 <e22350> {e56} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:2:1: ADD 0x558910dc55a0 <e22348> {e56} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:2:1:1: VARREF 0x558910f1daf0 <e22346> {e56} @dt=0x558910d08010@(G/w32)  input_1 [RV] <- VAR 0x558910d9ded0 <e21984> {e5} @dt=0x558910d08010@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x558910f1dc10 <e22347> {e56} @dt=0x558910d08010@(G/w32)  input_2 [RV] <- VAR 0x558910d9f110 <e21985> {e6} @dt=0x558910d08010@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558910f1dd30 <e22349> {e56} @dt=0x558910d08010@(G/w32)  ALU_output [LV] => VAR 0x558910da0390 <e21986> {e8} @dt=0x558910d08010@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910dc6510 <e4129> {e57}
    1:2:2:1:2:1: CONST 0x558910dc5910 <e22351> {e57} @dt=0x558910d17630@(G/w6)  6'h22
    1:2:2:1:2:2: ASSIGN 0x558910dc6450 <e22356> {e57} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:2:1: SUB 0x558910dc6390 <e22354> {e57} @dt=0x558910f7b2d0@(G/sw32)
    1:2:2:1:2:2:1:1: VARREF 0x558910f1de50 <e22352> {e57} @dt=0x558910f7b2d0@(G/sw32)  input_1 [RV] <- VAR 0x558910d9ded0 <e21984> {e5} @dt=0x558910d08010@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x558910f1df70 <e22353> {e57} @dt=0x558910f7b2d0@(G/sw32)  input_2 [RV] <- VAR 0x558910d9f110 <e21985> {e6} @dt=0x558910d08010@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558910f1e090 <e22355> {e57} @dt=0x558910d08010@(G/w32)  ALU_output [LV] => VAR 0x558910da0390 <e21986> {e8} @dt=0x558910d08010@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910dc7000 <e4146> {e58}
    1:2:2:1:2:1: CONST 0x558910dc6700 <e22357> {e58} @dt=0x558910d17630@(G/w6)  6'h23
    1:2:2:1:2:2: ASSIGN 0x558910dc6f40 <e22362> {e58} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:2:1: SUB 0x558910dc6e80 <e22360> {e58} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:2:1:1: VARREF 0x558910f1e1b0 <e22358> {e58} @dt=0x558910d08010@(G/w32)  input_1 [RV] <- VAR 0x558910d9ded0 <e21984> {e5} @dt=0x558910d08010@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x558910f1e2d0 <e22359> {e58} @dt=0x558910d08010@(G/w32)  input_2 [RV] <- VAR 0x558910d9f110 <e21985> {e6} @dt=0x558910d08010@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558910f1e3f0 <e22361> {e58} @dt=0x558910d08010@(G/w32)  ALU_output [LV] => VAR 0x558910da0390 <e21986> {e8} @dt=0x558910d08010@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910dc7af0 <e4163> {e59}
    1:2:2:1:2:1: CONST 0x558910dc71f0 <e22363> {e59} @dt=0x558910d17630@(G/w6)  6'h24
    1:2:2:1:2:2: ASSIGN 0x558910dc7a30 <e22368> {e59} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:2:1: AND 0x558910dc7970 <e22366> {e59} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:2:1:1: VARREF 0x558910f1e510 <e22364> {e59} @dt=0x558910d08010@(G/w32)  input_1 [RV] <- VAR 0x558910d9ded0 <e21984> {e5} @dt=0x558910d08010@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x558910f1e630 <e22365> {e59} @dt=0x558910d08010@(G/w32)  input_2 [RV] <- VAR 0x558910d9f110 <e21985> {e6} @dt=0x558910d08010@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558910f1e750 <e22367> {e59} @dt=0x558910d08010@(G/w32)  ALU_output [LV] => VAR 0x558910da0390 <e21986> {e8} @dt=0x558910d08010@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910dc85e0 <e4180> {e60}
    1:2:2:1:2:1: CONST 0x558910dc7ce0 <e22369> {e60} @dt=0x558910d17630@(G/w6)  6'h25
    1:2:2:1:2:2: ASSIGN 0x558910dc8520 <e22374> {e60} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:2:1: OR 0x558910dc8460 <e22372> {e60} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:2:1:1: VARREF 0x558910f1e870 <e22370> {e60} @dt=0x558910d08010@(G/w32)  input_1 [RV] <- VAR 0x558910d9ded0 <e21984> {e5} @dt=0x558910d08010@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x558910f1e990 <e22371> {e60} @dt=0x558910d08010@(G/w32)  input_2 [RV] <- VAR 0x558910d9f110 <e21985> {e6} @dt=0x558910d08010@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558910f1eab0 <e22373> {e60} @dt=0x558910d08010@(G/w32)  ALU_output [LV] => VAR 0x558910da0390 <e21986> {e8} @dt=0x558910d08010@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910dc90d0 <e4197> {e61}
    1:2:2:1:2:1: CONST 0x558910dc87d0 <e22375> {e61} @dt=0x558910d17630@(G/w6)  6'h26
    1:2:2:1:2:2: ASSIGN 0x558910dc9010 <e22380> {e61} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:2:1: XNOR 0x558910dc8f50 <e22378> {e61} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:2:1:1: VARREF 0x558910f1ebd0 <e22376> {e61} @dt=0x558910d08010@(G/w32)  input_1 [RV] <- VAR 0x558910d9ded0 <e21984> {e5} @dt=0x558910d08010@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x558910f1ecf0 <e22377> {e61} @dt=0x558910d08010@(G/w32)  input_2 [RV] <- VAR 0x558910d9f110 <e21985> {e6} @dt=0x558910d08010@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558910f1ee10 <e22379> {e61} @dt=0x558910d08010@(G/w32)  ALU_output [LV] => VAR 0x558910da0390 <e21986> {e8} @dt=0x558910d08010@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910dc9d40 <e4216> {e62}
    1:2:2:1:2:1: CONST 0x558910dc92c0 <e22381> {e62} @dt=0x558910d17630@(G/w6)  6'h27
    1:2:2:1:2:2: ASSIGN 0x558910dc9c80 <e22387> {e62} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:2:1: NOT 0x558910dc9bc0 <e22385> {e62} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:2:1:1: OR 0x558910dc9ac0 <e22384> {e62} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:2:1:1:1: VARREF 0x558910f1ef30 <e22382> {e62} @dt=0x558910d08010@(G/w32)  input_1 [RV] <- VAR 0x558910d9ded0 <e21984> {e5} @dt=0x558910d08010@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x558910f1f050 <e22383> {e62} @dt=0x558910d08010@(G/w32)  input_2 [RV] <- VAR 0x558910d9f110 <e21985> {e6} @dt=0x558910d08010@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558910f1f170 <e22386> {e62} @dt=0x558910d08010@(G/w32)  ALU_output [LV] => VAR 0x558910da0390 <e21986> {e8} @dt=0x558910d08010@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910dccbd0 <e4310> {e63}
    1:2:2:1:2:1: CONST 0x558910dc9f30 <e22388> {e63} @dt=0x558910d17630@(G/w6)  6'h2a
    1:2:2:1:2:2: ASSIGN 0x558910dccb10 <e22421> {e63} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:2:1: COND 0x558910dcca50 <e22419> {e63} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:2:1:1: LTS 0x558910f74410 <e22391> {e63} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1:1: VARREF 0x558910f1f290 <e22389> {e63} @dt=0x558910f7b2d0@(G/sw32)  input_1 [RV] <- VAR 0x558910d9ded0 <e21984> {e5} @dt=0x558910d08010@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x558910f1f3b0 <e22390> {e63} @dt=0x558910f7b2d0@(G/sw32)  input_2 [RV] <- VAR 0x558910d9f110 <e21985> {e6} @dt=0x558910d08010@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: CONST 0x558910f87840 <e24349#> {e63} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:2:1:2:2:1:3: CONST 0x558910f87a90 <e24361#> {e63} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:2:1:2:2:2: VARREF 0x558910f1f4d0 <e22420> {e63} @dt=0x558910d08010@(G/w32)  ALU_output [LV] => VAR 0x558910da0390 <e21986> {e8} @dt=0x558910d08010@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910dcf710 <e4401> {e64}
    1:2:2:1:2:1: CONST 0x558910dccdc0 <e22422> {e64} @dt=0x558910d17630@(G/w6)  6'h2b
    1:2:2:1:2:2: ASSIGN 0x558910dcf650 <e22455> {e64} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:2:1: COND 0x558910dcf590 <e22453> {e64} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:2:1:1: LT 0x558910dcd580 <e22425> {e64} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1:1: VARREF 0x558910f1f5f0 <e22423> {e64} @dt=0x558910d08010@(G/w32)  input_1 [RV] <- VAR 0x558910d9ded0 <e21984> {e5} @dt=0x558910d08010@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x558910f1f710 <e22424> {e64} @dt=0x558910d08010@(G/w32)  input_2 [RV] <- VAR 0x558910d9f110 <e21985> {e6} @dt=0x558910d08010@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: CONST 0x558910f88180 <e24397#> {e64} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:2:1:2:2:1:3: CONST 0x558910f883d0 <e24409#> {e64} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:2:1:2:2:2: VARREF 0x558910f1f830 <e22454> {e64} @dt=0x558910d08010@(G/w32)  ALU_output [LV] => VAR 0x558910da0390 <e21986> {e8} @dt=0x558910d08010@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910dcffb0 <e4414> {e65}
    1:2:2:1:2:1: CONST 0x558910dcf900 <e22456> {e65} @dt=0x558910d17630@(G/w6)  6'h3f
    1:2:2:1:2:2: ASSIGN 0x558910dcfef0 <e22459> {e65} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x558910f1f950 <e22457> {e65} @dt=0x558910d08010@(G/w32)  input_2 [RV] <- VAR 0x558910d9f110 <e21985> {e6} @dt=0x558910d08010@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558910f1fa70 <e22458> {e65} @dt=0x558910d08010@(G/w32)  ALU_output [LV] => VAR 0x558910da0390 <e21986> {e8} @dt=0x558910d08010@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910dd0da0 <e4440> {e66}
    1:2:2:1:2:2: ASSIGN 0x558910dd0ce0 <e22473> {e66} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:2:1: CONST 0x558910f88620 <e24421#> {e66} @dt=0x558910d08010@(G/w32)  32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    1:2:2:1:2:2:2: VARREF 0x558910f1fb90 <e22472> {e66} @dt=0x558910d08010@(G/w32)  ALU_output [LV] => VAR 0x558910da0390 <e21986> {e8} @dt=0x558910d08010@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:1: ASSIGN 0x558910dd1b30 <e22487> {e68} @dt=0x558910d08010@(G/w32)
    1:2:2:1:1: SEL 0x558910f75360 <e22485> {e68} @dt=0x558910d08010@(G/w32) decl[63:0]]
    1:2:2:1:1:1: VARREF 0x558910f1fcb0 <e22474> {e68} @dt=0x558910da4670@(G/w64)  ALU_HI_LO_output [RV] <- VAR 0x558910da8d30 <e21993> {e19} @dt=0x558910da4670@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:1:1:2: CONST 0x558910f755f0 <e19947> {e68} @dt=0x558910f75510@(G/sw6)  6'h20
    1:2:2:1:1:3: CONST 0x558910f7e8e0 <e22484> {e68} @dt=0x558910d08010@(G/w32)  32'h20
    1:2:2:1:2: VARREF 0x558910f1fdd0 <e22486> {e68} @dt=0x558910d08010@(G/w32)  ALU_HI_output [LV] => VAR 0x558910da15d0 <e21987> {e9} @dt=0x558910d08010@(G/w32)  ALU_HI_output OUTPUT PORT
    1:2:2:1: ASSIGN 0x558910dd2850 <e22501> {e69} @dt=0x558910d08010@(G/w32)
    1:2:2:1:1: SEL 0x558910f75b70 <e22499> {e69} @dt=0x558910d08010@(G/w32) decl[63:0]]
    1:2:2:1:1:1: VARREF 0x558910f1fef0 <e22488> {e69} @dt=0x558910da4670@(G/w64)  ALU_HI_LO_output [RV] <- VAR 0x558910da8d30 <e21993> {e19} @dt=0x558910da4670@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:1:1:2: CONST 0x558910f75e00 <e19994> {e69} @dt=0x558910f75510@(G/sw6)  6'h0
    1:2:2:1:1:3: CONST 0x558910f7eb30 <e22498> {e69} @dt=0x558910d08010@(G/w32)  32'h20
    1:2:2:1:2: VARREF 0x558910f20010 <e22500> {e69} @dt=0x558910d08010@(G/w32)  ALU_LO_output [LV] => VAR 0x558910da2850 <e21988> {e10} @dt=0x558910d08010@(G/w32)  ALU_LO_output OUTPUT PORT
    1: MODULE 0x558910dd3a00 <e10626> {f1}  And_Gate  L3
    1:2: VAR 0x558910dd3f10 <e22502> {f3} @dt=0x558910ce6310@(G/w1)  input_A INPUT PORT
    1:2: VAR 0x558910dd4430 <e22503> {f4} @dt=0x558910ce6310@(G/w1)  input_B INPUT PORT
    1:2: VAR 0x558910dd4990 <e22504> {f6} @dt=0x558910ce6310@(G/w1)  output_C OUTPUT PORT
    1:2: ASSIGNW 0x558910dd5070 <e22509> {f8} @dt=0x558910ce6310@(G/w1)
    1:2:1: LOGAND 0x558910dd4fb0 <e22507> {f8} @dt=0x558910ce6310@(G/w1)
    1:2:1:1: VARREF 0x558910f18b10 <e22505> {f8} @dt=0x558910ce6310@(G/w1)  input_A [RV] <- VAR 0x558910dd3f10 <e22502> {f3} @dt=0x558910ce6310@(G/w1)  input_A INPUT PORT
    1:2:1:2: VARREF 0x558910f18c30 <e22506> {f8} @dt=0x558910ce6310@(G/w1)  input_B [RV] <- VAR 0x558910dd4430 <e22503> {f4} @dt=0x558910ce6310@(G/w1)  input_B INPUT PORT
    1:2:2: VARREF 0x558910f18d50 <e22508> {f8} @dt=0x558910ce6310@(G/w1)  output_C [LV] => VAR 0x558910dd4990 <e22504> {f6} @dt=0x558910ce6310@(G/w1)  output_C OUTPUT PORT
    1: MODULE 0x558910ddd250 <e10627> {g1}  Control_Unit  L3
    1:2: VAR 0x558910de17d0 <e22510> {g3} @dt=0x558910d08010@(G/w32)  instruction INPUT PORT
    1:2: VAR 0x558910de1b10 <e22511> {g5} @dt=0x558910ce6310@(G/w1)  register_write OUTPUT PORT
    1:2: VAR 0x558910de1f70 <e22512> {g6} @dt=0x558910ce6310@(G/w1)  memory_to_register OUTPUT PORT
    1:2: VAR 0x558910de2490 <e22513> {g7} @dt=0x558910ce6310@(G/w1)  memory_write OUTPUT PORT
    1:2: VAR 0x558910de29b0 <e22514> {g8} @dt=0x558910ce6310@(G/w1)  ALU_src_B OUTPUT PORT
    1:2: VAR 0x558910de2ed0 <e22515> {g9} @dt=0x558910ce6310@(G/w1)  register_destination OUTPUT PORT
    1:2: VAR 0x558910de33f0 <e22516> {g10} @dt=0x558910ce6310@(G/w1)  branch OUTPUT PORT
    1:2: VAR 0x558910de3910 <e22517> {g11} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write OUTPUT PORT
    1:2: VAR 0x558910de49d0 <e22518> {g12} @dt=0x558910d17630@(G/w6)  ALU_function OUTPUT PORT
    1:2: VAR 0x558910de4f30 <e22519> {g13} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2: VAR 0x558910de60d0 <e22520> {g17} @dt=0x558910d17630@(G/w6)  op VAR
    1:2: VAR 0x558910de71f0 <e22521> {g18} @dt=0x558910d1e190@(G/w5)  rt VAR
    1:2: VAR 0x558910de8290 <e22522> {g19} @dt=0x558910d17630@(G/w6)  funct VAR
    1:2: ALWAYS 0x558910e18cc0 <e6040> {g21} [always_comb]
    1:2:2: BEGIN 0x558910de8410 <e4734> {g21} [UNNAMED]
    1:2:2:1: ASSIGN 0x558910de8e60 <e22536> {g22} @dt=0x558910d17630@(G/w6)
    1:2:2:1:1: SEL 0x558910f5ba30 <e22534> {g22} @dt=0x558910d17630@(G/w6) decl[31:0]]
    1:2:2:1:1:1: VARREF 0x558910f10bf0 <e22523> {g22} @dt=0x558910d08010@(G/w32)  instruction [RV] <- VAR 0x558910de17d0 <e22510> {g3} @dt=0x558910d08010@(G/w32)  instruction INPUT PORT
    1:2:2:1:1:2: CONST 0x558910f5bcc0 <e17566> {g22} @dt=0x558910f53920@(G/sw5)  5'h1a
    1:2:2:1:1:3: CONST 0x558910f7ed80 <e22533> {g22} @dt=0x558910d08010@(G/w32)  32'h6
    1:2:2:1:2: VARREF 0x558910f10d10 <e22535> {g22} @dt=0x558910d17630@(G/w6)  op [LV] => VAR 0x558910de60d0 <e22520> {g17} @dt=0x558910d17630@(G/w6)  op VAR
    1:2:2:1: ASSIGN 0x558910de99e0 <e22550> {g23} @dt=0x558910d1e190@(G/w5)
    1:2:2:1:1: SEL 0x558910f5c240 <e22548> {g23} @dt=0x558910d1e190@(G/w5) decl[31:0]]
    1:2:2:1:1:1: VARREF 0x558910f10e30 <e22537> {g23} @dt=0x558910d08010@(G/w32)  instruction [RV] <- VAR 0x558910de17d0 <e22510> {g3} @dt=0x558910d08010@(G/w32)  instruction INPUT PORT
    1:2:2:1:1:2: CONST 0x558910f5c4d0 <e17613> {g23} @dt=0x558910f53920@(G/sw5)  5'h10
    1:2:2:1:1:3: CONST 0x558910f7efd0 <e22547> {g23} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:2:1:2: VARREF 0x558910f10f50 <e22549> {g23} @dt=0x558910d1e190@(G/w5)  rt [LV] => VAR 0x558910de71f0 <e22521> {g18} @dt=0x558910d1e190@(G/w5)  rt VAR
    1:2:2:1: ASSIGN 0x558910dea560 <e22564> {g24} @dt=0x558910d17630@(G/w6)
    1:2:2:1:1: SEL 0x558910f5ca50 <e22562> {g24} @dt=0x558910d17630@(G/w6) decl[31:0]]
    1:2:2:1:1:1: VARREF 0x558910f11070 <e22551> {g24} @dt=0x558910d08010@(G/w32)  instruction [RV] <- VAR 0x558910de17d0 <e22510> {g3} @dt=0x558910d08010@(G/w32)  instruction INPUT PORT
    1:2:2:1:1:2: CONST 0x558910f5cce0 <e17660> {g24} @dt=0x558910f53920@(G/sw5)  5'h0
    1:2:2:1:1:3: CONST 0x558910f7f220 <e22561> {g24} @dt=0x558910d08010@(G/w32)  32'h6
    1:2:2:1:2: VARREF 0x558910f11190 <e22563> {g24} @dt=0x558910d17630@(G/w6)  funct [LV] => VAR 0x558910de8290 <e22522> {g19} @dt=0x558910d17630@(G/w6)  funct VAR
    1:2:2:1: CASE 0x558910ddfbf0 <e6038> {g25}
    1:2:2:1:1: VARREF 0x558910f112b0 <e22565> {g25} @dt=0x558910d17630@(G/w6)  op [RV] <- VAR 0x558910de60d0 <e22520> {g17} @dt=0x558910d17630@(G/w6)  op VAR
    1:2:2:1:2: CASEITEM 0x558910df01e0 <e4973> {g26}
    1:2:2:1:2:1: CONST 0x558910dea8f0 <e22566> {g26} @dt=0x558910d17630@(G/w6)  6'h0
    1:2:2:1:2:2: BEGIN 0x558910deac00 <e4809> {g26} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x558910deb280 <e22569> {g27} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f5d0f0 <e22567> {g27} @dt=0x558910ce6310@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x558910f113d0 <e22568> {g27} @dt=0x558910ce6310@(G/w1)  register_write [LV] => VAR 0x558910de1b10 <e22511> {g5} @dt=0x558910ce6310@(G/w1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910deb820 <e22572> {g28} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f5d420 <e22570> {g28} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f114f0 <e22571> {g28} @dt=0x558910ce6310@(G/w1)  memory_to_register [LV] => VAR 0x558910de1f70 <e22512> {g6} @dt=0x558910ce6310@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910debdc0 <e22575> {g29} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f5d750 <e22573> {g29} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f11610 <e22574> {g29} @dt=0x558910ce6310@(G/w1)  memory_write [LV] => VAR 0x558910de2490 <e22513> {g7} @dt=0x558910ce6310@(G/w1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910dec360 <e22578> {g30} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f5da80 <e22576> {g30} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f11730 <e22577> {g30} @dt=0x558910ce6310@(G/w1)  ALU_src_B [LV] => VAR 0x558910de29b0 <e22514> {g8} @dt=0x558910ce6310@(G/w1)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910dec900 <e22581> {g31} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f5ddb0 <e22579> {g31} @dt=0x558910ce6310@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x558910f11850 <e22580> {g31} @dt=0x558910ce6310@(G/w1)  register_destination [LV] => VAR 0x558910de2ed0 <e22515> {g9} @dt=0x558910ce6310@(G/w1)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910decea0 <e22584> {g32} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f5e0e0 <e22582> {g32} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f11970 <e22583> {g32} @dt=0x558910ce6310@(G/w1)  branch [LV] => VAR 0x558910de33f0 <e22516> {g10} @dt=0x558910ce6310@(G/w1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910deec40 <e22601> {g33} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: LOGOR 0x558910deeb40 <e22599> {g33} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1:1: LOGOR 0x558910dee460 <e22595> {g33} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1:1:1: LOGOR 0x558910dedd80 <e22591> {g33} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1:1:1:1: EQ 0x558910ded6a0 <e22587> {g33} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1:1:1:1:1: VARREF 0x558910f11a90 <e22585> {g33} @dt=0x558910d17630@(G/w6)  funct [RV] <- VAR 0x558910de8290 <e22522> {g19} @dt=0x558910d17630@(G/w6)  funct VAR
    1:2:2:1:2:2:1:1:1:1:1:2: CONST 0x558910ded3d0 <e22586> {g33} @dt=0x558910d17630@(G/w6)  6'h18
    1:2:2:1:2:2:1:1:1:1:2: EQ 0x558910dedcc0 <e22590> {g33} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1:1:1:2:1: VARREF 0x558910f11bb0 <e22588> {g33} @dt=0x558910d17630@(G/w6)  funct [RV] <- VAR 0x558910de8290 <e22522> {g19} @dt=0x558910d17630@(G/w6)  funct VAR
    1:2:2:1:2:2:1:1:1:1:2:2: CONST 0x558910ded9f0 <e22589> {g33} @dt=0x558910d17630@(G/w6)  6'h19
    1:2:2:1:2:2:1:1:1:2: EQ 0x558910dee3a0 <e22594> {g33} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1:1:2:1: VARREF 0x558910f11cd0 <e22592> {g33} @dt=0x558910d17630@(G/w6)  funct [RV] <- VAR 0x558910de8290 <e22522> {g19} @dt=0x558910d17630@(G/w6)  funct VAR
    1:2:2:1:2:2:1:1:1:2:2: CONST 0x558910dee0d0 <e22593> {g33} @dt=0x558910d17630@(G/w6)  6'h1a
    1:2:2:1:2:2:1:1:2: EQ 0x558910deea80 <e22598> {g33} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1:2:1: VARREF 0x558910f11df0 <e22596> {g33} @dt=0x558910d17630@(G/w6)  funct [RV] <- VAR 0x558910de8290 <e22522> {g19} @dt=0x558910d17630@(G/w6)  funct VAR
    1:2:2:1:2:2:1:1:2:2: CONST 0x558910dee7b0 <e22597> {g33} @dt=0x558910d17630@(G/w6)  6'h1b
    1:2:2:1:2:2:1:2: VARREF 0x558910f11f10 <e22600> {g33} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write [LV] => VAR 0x558910de3910 <e22517> {g11} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910deefc0 <e22604> {g34} @dt=0x558910d17630@(G/w6)
    1:2:2:1:2:2:1:1: VARREF 0x558910f12030 <e22602> {g34} @dt=0x558910d17630@(G/w6)  funct [RV] <- VAR 0x558910de8290 <e22522> {g19} @dt=0x558910d17630@(G/w6)  funct VAR
    1:2:2:1:2:2:1:2: VARREF 0x558910f12150 <e22603> {g34} @dt=0x558910d17630@(G/w6)  ALU_function [LV] => VAR 0x558910de49d0 <e22518> {g12} @dt=0x558910d17630@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910deffb0 <e22613> {g35} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: LOGOR 0x558910defeb0 <e22611> {g35} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1:1: EQ 0x558910def7d0 <e22607> {g35} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1:1:1: VARREF 0x558910f12270 <e22605> {g35} @dt=0x558910d17630@(G/w6)  funct [RV] <- VAR 0x558910de8290 <e22522> {g19} @dt=0x558910d17630@(G/w6)  funct VAR
    1:2:2:1:2:2:1:1:1:2: CONST 0x558910def500 <e22606> {g35} @dt=0x558910d17630@(G/w6)  6'h8
    1:2:2:1:2:2:1:1:2: EQ 0x558910defdf0 <e22610> {g35} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1:2:1: VARREF 0x558910f12390 <e22608> {g35} @dt=0x558910d17630@(G/w6)  funct [RV] <- VAR 0x558910de8290 <e22522> {g19} @dt=0x558910d17630@(G/w6)  funct VAR
    1:2:2:1:2:2:1:1:2:2: CONST 0x558910defb20 <e22609> {g35} @dt=0x558910d17630@(G/w6)  6'h9
    1:2:2:1:2:2:1:2: VARREF 0x558910f124b0 <e22612> {g35} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x558910de4f30 <e22519> {g13} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910df43a0 <e5080> {g38}
    1:2:2:1:2:1: CONST 0x558910df02a0 <e22614> {g38} @dt=0x558910d17630@(G/w6)  6'h1
    1:2:2:1:2:2: BEGIN 0x558910df05f0 <e4980> {g38} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x558910df0cd0 <e22617> {g39} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f5e950 <e22615> {g39} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f125d0 <e22616> {g39} @dt=0x558910ce6310@(G/w1)  register_write [LV] => VAR 0x558910de1b10 <e22511> {g5} @dt=0x558910ce6310@(G/w1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910df1360 <e22620> {g40} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f5ec80 <e22618> {g40} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f126f0 <e22619> {g40} @dt=0x558910ce6310@(G/w1)  memory_to_register [LV] => VAR 0x558910de1f70 <e22512> {g6} @dt=0x558910ce6310@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910df19b0 <e22623> {g41} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f5efb0 <e22621> {g41} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f12810 <e22622> {g41} @dt=0x558910ce6310@(G/w1)  memory_write [LV] => VAR 0x558910de2490 <e22513> {g7} @dt=0x558910ce6310@(G/w1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910df2000 <e22626> {g42} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f5f2e0 <e22624> {g42} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f12930 <e22625> {g42} @dt=0x558910ce6310@(G/w1)  ALU_src_B [LV] => VAR 0x558910de29b0 <e22514> {g8} @dt=0x558910ce6310@(G/w1)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910df2690 <e22629> {g43} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f5f610 <e22627> {g43} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f12a50 <e22628> {g43} @dt=0x558910ce6310@(G/w1)  register_destination [LV] => VAR 0x558910de2ed0 <e22515> {g9} @dt=0x558910ce6310@(G/w1)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910df2ce0 <e22632> {g44} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f5f940 <e22630> {g44} @dt=0x558910ce6310@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x558910f12b70 <e22631> {g44} @dt=0x558910ce6310@(G/w1)  branch [LV] => VAR 0x558910de33f0 <e22516> {g10} @dt=0x558910ce6310@(G/w1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910df3370 <e22635> {g45} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f5fc70 <e22633> {g45} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f12c90 <e22634> {g45} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write [LV] => VAR 0x558910de3910 <e22517> {g11} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910df39c0 <e22638> {g46} @dt=0x558910d17630@(G/w6)
    1:2:2:1:2:2:1:1: CONST 0x558910df36f0 <e22636> {g46} @dt=0x558910d17630@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x558910f12db0 <e22637> {g46} @dt=0x558910d17630@(G/w6)  ALU_function [LV] => VAR 0x558910de49d0 <e22518> {g12} @dt=0x558910d17630@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910df40c0 <e22641> {g47} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f5ffa0 <e22639> {g47} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f12ed0 <e22640> {g47} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x558910de4f30 <e22519> {g13} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910df85c0 <e5187> {g55}
    1:2:2:1:2:1: CONST 0x558910df4460 <e22642> {g55} @dt=0x558910d17630@(G/w6)  6'h4
    1:2:2:1:2:2: BEGIN 0x558910df47b0 <e5087> {g55} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x558910df4e60 <e22645> {g56} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f602d0 <e22643> {g56} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f12ff0 <e22644> {g56} @dt=0x558910ce6310@(G/w1)  register_write [LV] => VAR 0x558910de1b10 <e22511> {g5} @dt=0x558910ce6310@(G/w1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910df54f0 <e22648> {g57} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f60600 <e22646> {g57} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f13110 <e22647> {g57} @dt=0x558910ce6310@(G/w1)  memory_to_register [LV] => VAR 0x558910de1f70 <e22512> {g6} @dt=0x558910ce6310@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910df5b40 <e22651> {g58} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f60930 <e22649> {g58} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f13230 <e22650> {g58} @dt=0x558910ce6310@(G/w1)  memory_write [LV] => VAR 0x558910de2490 <e22513> {g7} @dt=0x558910ce6310@(G/w1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910df6190 <e22654> {g59} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f60c60 <e22652> {g59} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f13350 <e22653> {g59} @dt=0x558910ce6310@(G/w1)  ALU_src_B [LV] => VAR 0x558910de29b0 <e22514> {g8} @dt=0x558910ce6310@(G/w1)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910df6820 <e22657> {g60} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f60f90 <e22655> {g60} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f13470 <e22656> {g60} @dt=0x558910ce6310@(G/w1)  register_destination [LV] => VAR 0x558910de2ed0 <e22515> {g9} @dt=0x558910ce6310@(G/w1)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910df6fb0 <e22660> {g61} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f612c0 <e22658> {g61} @dt=0x558910ce6310@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x558910f13590 <e22659> {g61} @dt=0x558910ce6310@(G/w1)  branch [LV] => VAR 0x558910de33f0 <e22516> {g10} @dt=0x558910ce6310@(G/w1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910df7640 <e22663> {g62} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f615f0 <e22661> {g62} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f136b0 <e22662> {g62} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write [LV] => VAR 0x558910de3910 <e22517> {g11} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910df7c90 <e22666> {g63} @dt=0x558910d17630@(G/w6)
    1:2:2:1:2:2:1:1: CONST 0x558910df79c0 <e22664> {g63} @dt=0x558910d17630@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x558910f137d0 <e22665> {g63} @dt=0x558910d17630@(G/w6)  ALU_function [LV] => VAR 0x558910de49d0 <e22518> {g12} @dt=0x558910d17630@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910df8390 <e22669> {g64} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f61920 <e22667> {g64} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f138f0 <e22668> {g64} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x558910de4f30 <e22519> {g13} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910dfc630 <e5294> {g67}
    1:2:2:1:2:1: CONST 0x558910df8680 <e22670> {g67} @dt=0x558910d17630@(G/w6)  6'h5
    1:2:2:1:2:2: BEGIN 0x558910df89d0 <e5194> {g67} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x558910df9010 <e22673> {g68} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f61c50 <e22671> {g68} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f13a10 <e22672> {g68} @dt=0x558910ce6310@(G/w1)  register_write [LV] => VAR 0x558910de1b10 <e22511> {g5} @dt=0x558910ce6310@(G/w1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910df96a0 <e22676> {g69} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f61f80 <e22674> {g69} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f13b30 <e22675> {g69} @dt=0x558910ce6310@(G/w1)  memory_to_register [LV] => VAR 0x558910de1f70 <e22512> {g6} @dt=0x558910ce6310@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910df9cf0 <e22679> {g70} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f622b0 <e22677> {g70} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f13c50 <e22678> {g70} @dt=0x558910ce6310@(G/w1)  memory_write [LV] => VAR 0x558910de2490 <e22513> {g7} @dt=0x558910ce6310@(G/w1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910dfa340 <e22682> {g71} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f625e0 <e22680> {g71} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f13d70 <e22681> {g71} @dt=0x558910ce6310@(G/w1)  ALU_src_B [LV] => VAR 0x558910de29b0 <e22514> {g8} @dt=0x558910ce6310@(G/w1)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910dfa9d0 <e22685> {g72} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f62910 <e22683> {g72} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f13e90 <e22684> {g72} @dt=0x558910ce6310@(G/w1)  register_destination [LV] => VAR 0x558910de2ed0 <e22515> {g9} @dt=0x558910ce6310@(G/w1)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910dfb020 <e22688> {g73} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f62c40 <e22686> {g73} @dt=0x558910ce6310@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x558910f13fb0 <e22687> {g73} @dt=0x558910ce6310@(G/w1)  branch [LV] => VAR 0x558910de33f0 <e22516> {g10} @dt=0x558910ce6310@(G/w1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910dfb6b0 <e22691> {g74} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f62f70 <e22689> {g74} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f140d0 <e22690> {g74} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write [LV] => VAR 0x558910de3910 <e22517> {g11} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910dfbd00 <e22694> {g75} @dt=0x558910d17630@(G/w6)
    1:2:2:1:2:2:1:1: CONST 0x558910dfba30 <e22692> {g75} @dt=0x558910d17630@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x558910f141f0 <e22693> {g75} @dt=0x558910d17630@(G/w6)  ALU_function [LV] => VAR 0x558910de49d0 <e22518> {g12} @dt=0x558910d17630@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910dfc400 <e22697> {g76} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f632a0 <e22695> {g76} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f14310 <e22696> {g76} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x558910de4f30 <e22519> {g13} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910e00740 <e5401> {g80}
    1:2:2:1:2:1: CONST 0x558910dfc6f0 <e22698> {g80} @dt=0x558910d17630@(G/w6)  6'h6
    1:2:2:1:2:2: BEGIN 0x558910dfca40 <e5301> {g80} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x558910dfd120 <e22701> {g81} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f635d0 <e22699> {g81} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f14430 <e22700> {g81} @dt=0x558910ce6310@(G/w1)  register_write [LV] => VAR 0x558910de1b10 <e22511> {g5} @dt=0x558910ce6310@(G/w1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910dfd7b0 <e22704> {g82} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f63900 <e22702> {g82} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f14550 <e22703> {g82} @dt=0x558910ce6310@(G/w1)  memory_to_register [LV] => VAR 0x558910de1f70 <e22512> {g6} @dt=0x558910ce6310@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910dfde00 <e22707> {g83} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f63c30 <e22705> {g83} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f14670 <e22706> {g83} @dt=0x558910ce6310@(G/w1)  memory_write [LV] => VAR 0x558910de2490 <e22513> {g7} @dt=0x558910ce6310@(G/w1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910dfe450 <e22710> {g84} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f63f60 <e22708> {g84} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f14790 <e22709> {g84} @dt=0x558910ce6310@(G/w1)  ALU_src_B [LV] => VAR 0x558910de29b0 <e22514> {g8} @dt=0x558910ce6310@(G/w1)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910dfeae0 <e22713> {g85} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f64290 <e22711> {g85} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f148b0 <e22712> {g85} @dt=0x558910ce6310@(G/w1)  register_destination [LV] => VAR 0x558910de2ed0 <e22515> {g9} @dt=0x558910ce6310@(G/w1)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910dff130 <e22716> {g86} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f645c0 <e22714> {g86} @dt=0x558910ce6310@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x558910f149d0 <e22715> {g86} @dt=0x558910ce6310@(G/w1)  branch [LV] => VAR 0x558910de33f0 <e22516> {g10} @dt=0x558910ce6310@(G/w1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910dff7c0 <e22719> {g87} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f648f0 <e22717> {g87} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f14af0 <e22718> {g87} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write [LV] => VAR 0x558910de3910 <e22517> {g11} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910dffe10 <e22722> {g88} @dt=0x558910d17630@(G/w6)
    1:2:2:1:2:2:1:1: CONST 0x558910dffb40 <e22720> {g88} @dt=0x558910d17630@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x558910f14c10 <e22721> {g88} @dt=0x558910d17630@(G/w6)  ALU_function [LV] => VAR 0x558910de49d0 <e22518> {g12} @dt=0x558910d17630@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e00510 <e22725> {g89} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f64c20 <e22723> {g89} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f14d30 <e22724> {g89} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x558910de4f30 <e22519> {g13} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910e048c0 <e5508> {g91}
    1:2:2:1:2:1: CONST 0x558910e00800 <e22726> {g91} @dt=0x558910d17630@(G/w6)  6'h7
    1:2:2:1:2:2: BEGIN 0x558910e00b50 <e5408> {g91} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x558910e01230 <e22729> {g92} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f64f50 <e22727> {g92} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f14e50 <e22728> {g92} @dt=0x558910ce6310@(G/w1)  register_write [LV] => VAR 0x558910de1b10 <e22511> {g5} @dt=0x558910ce6310@(G/w1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e018c0 <e22732> {g93} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f65280 <e22730> {g93} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f14f70 <e22731> {g93} @dt=0x558910ce6310@(G/w1)  memory_to_register [LV] => VAR 0x558910de1f70 <e22512> {g6} @dt=0x558910ce6310@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e01f10 <e22735> {g94} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f655b0 <e22733> {g94} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f15090 <e22734> {g94} @dt=0x558910ce6310@(G/w1)  memory_write [LV] => VAR 0x558910de2490 <e22513> {g7} @dt=0x558910ce6310@(G/w1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e02560 <e22738> {g95} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f658e0 <e22736> {g95} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f151b0 <e22737> {g95} @dt=0x558910ce6310@(G/w1)  ALU_src_B [LV] => VAR 0x558910de29b0 <e22514> {g8} @dt=0x558910ce6310@(G/w1)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e02bf0 <e22741> {g96} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f65c10 <e22739> {g96} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f152d0 <e22740> {g96} @dt=0x558910ce6310@(G/w1)  register_destination [LV] => VAR 0x558910de2ed0 <e22515> {g9} @dt=0x558910ce6310@(G/w1)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e03240 <e22744> {g97} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f65f40 <e22742> {g97} @dt=0x558910ce6310@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x558910f153f0 <e22743> {g97} @dt=0x558910ce6310@(G/w1)  branch [LV] => VAR 0x558910de33f0 <e22516> {g10} @dt=0x558910ce6310@(G/w1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e038d0 <e22747> {g98} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f66270 <e22745> {g98} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f15510 <e22746> {g98} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write [LV] => VAR 0x558910de3910 <e22517> {g11} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e03f20 <e22750> {g99} @dt=0x558910d17630@(G/w6)
    1:2:2:1:2:2:1:1: CONST 0x558910e03c50 <e22748> {g99} @dt=0x558910d17630@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x558910f15630 <e22749> {g99} @dt=0x558910d17630@(G/w6)  ALU_function [LV] => VAR 0x558910de49d0 <e22518> {g12} @dt=0x558910d17630@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e04620 <e22753> {g100} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f665a0 <e22751> {g100} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f15750 <e22752> {g100} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x558910de4f30 <e22519> {g13} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910e08aa0 <e5615> {g105}
    1:2:2:1:2:1: CONST 0x558910e04980 <e22754> {g105} @dt=0x558910d17630@(G/w6)  6'h9
    1:2:2:1:2:2: BEGIN 0x558910e04cd0 <e5515> {g105} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x558910e05380 <e22757> {g106} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f668d0 <e22755> {g106} @dt=0x558910ce6310@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x558910f15870 <e22756> {g106} @dt=0x558910ce6310@(G/w1)  register_write [LV] => VAR 0x558910de1b10 <e22511> {g5} @dt=0x558910ce6310@(G/w1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e05ab0 <e22760> {g107} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f66c00 <e22758> {g107} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f15990 <e22759> {g107} @dt=0x558910ce6310@(G/w1)  memory_to_register [LV] => VAR 0x558910de1f70 <e22512> {g6} @dt=0x558910ce6310@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e06100 <e22763> {g108} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f66f30 <e22761> {g108} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f15ab0 <e22762> {g108} @dt=0x558910ce6310@(G/w1)  memory_write [LV] => VAR 0x558910de2490 <e22513> {g7} @dt=0x558910ce6310@(G/w1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e06750 <e22766> {g109} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f67260 <e22764> {g109} @dt=0x558910ce6310@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x558910f15bd0 <e22765> {g109} @dt=0x558910ce6310@(G/w1)  ALU_src_B [LV] => VAR 0x558910de29b0 <e22514> {g8} @dt=0x558910ce6310@(G/w1)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e06de0 <e22769> {g110} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f67590 <e22767> {g110} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f15cf0 <e22768> {g110} @dt=0x558910ce6310@(G/w1)  register_destination [LV] => VAR 0x558910de2ed0 <e22515> {g9} @dt=0x558910ce6310@(G/w1)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e07430 <e22772> {g111} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f678c0 <e22770> {g111} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f15e10 <e22771> {g111} @dt=0x558910ce6310@(G/w1)  branch [LV] => VAR 0x558910de33f0 <e22516> {g10} @dt=0x558910ce6310@(G/w1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e07ac0 <e22775> {g112} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f67bf0 <e22773> {g112} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f15f30 <e22774> {g112} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write [LV] => VAR 0x558910de3910 <e22517> {g11} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e08110 <e22778> {g113} @dt=0x558910d17630@(G/w6)
    1:2:2:1:2:2:1:1: CONST 0x558910e07e40 <e22776> {g113} @dt=0x558910d17630@(G/w6)  6'h21
    1:2:2:1:2:2:1:2: VARREF 0x558910f16050 <e22777> {g113} @dt=0x558910d17630@(G/w6)  ALU_function [LV] => VAR 0x558910de49d0 <e22518> {g12} @dt=0x558910d17630@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e087c0 <e22781> {g114} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f67f20 <e22779> {g114} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f16170 <e22780> {g114} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x558910de4f30 <e22519> {g13} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910e0cc30 <e5722> {g123}
    1:2:2:1:2:1: CONST 0x558910e08b60 <e22782> {g123} @dt=0x558910d17630@(G/w6)  6'hf
    1:2:2:1:2:2: BEGIN 0x558910e08eb0 <e5622> {g123} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x558910e09560 <e22785> {g124} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f68250 <e22783> {g124} @dt=0x558910ce6310@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x558910f16290 <e22784> {g124} @dt=0x558910ce6310@(G/w1)  register_write [LV] => VAR 0x558910de1b10 <e22511> {g5} @dt=0x558910ce6310@(G/w1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e09bf0 <e22788> {g125} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f68580 <e22786> {g125} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f163b0 <e22787> {g125} @dt=0x558910ce6310@(G/w1)  memory_to_register [LV] => VAR 0x558910de1f70 <e22512> {g6} @dt=0x558910ce6310@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e0a240 <e22791> {g126} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f688b0 <e22789> {g126} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f164d0 <e22790> {g126} @dt=0x558910ce6310@(G/w1)  memory_write [LV] => VAR 0x558910de2490 <e22513> {g7} @dt=0x558910ce6310@(G/w1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e0a890 <e22794> {g127} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f68be0 <e22792> {g127} @dt=0x558910ce6310@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x558910f165f0 <e22793> {g127} @dt=0x558910ce6310@(G/w1)  ALU_src_B [LV] => VAR 0x558910de29b0 <e22514> {g8} @dt=0x558910ce6310@(G/w1)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e0af20 <e22797> {g128} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f68f10 <e22795> {g128} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f16710 <e22796> {g128} @dt=0x558910ce6310@(G/w1)  register_destination [LV] => VAR 0x558910de2ed0 <e22515> {g9} @dt=0x558910ce6310@(G/w1)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e0b570 <e22800> {g129} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f69240 <e22798> {g129} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f16830 <e22799> {g129} @dt=0x558910ce6310@(G/w1)  branch [LV] => VAR 0x558910de33f0 <e22516> {g10} @dt=0x558910ce6310@(G/w1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e0bc00 <e22803> {g130} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f69570 <e22801> {g130} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f16950 <e22802> {g130} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write [LV] => VAR 0x558910de3910 <e22517> {g11} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e0c250 <e22806> {g131} @dt=0x558910d17630@(G/w6)
    1:2:2:1:2:2:1:1: CONST 0x558910e0bf80 <e22804> {g131} @dt=0x558910d17630@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x558910f16a70 <e22805> {g131} @dt=0x558910d17630@(G/w6)  ALU_function [LV] => VAR 0x558910de49d0 <e22518> {g12} @dt=0x558910d17630@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e0c950 <e22809> {g132} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f698a0 <e22807> {g132} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f16b90 <e22808> {g132} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x558910de4f30 <e22519> {g13} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910e10dc0 <e5829> {g139}
    1:2:2:1:2:1: CONST 0x558910e0ccf0 <e22810> {g139} @dt=0x558910d17630@(G/w6)  6'h23
    1:2:2:1:2:2: BEGIN 0x558910e0d040 <e5729> {g139} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x558910e0d6f0 <e22813> {g140} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f69bd0 <e22811> {g140} @dt=0x558910ce6310@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x558910f16cb0 <e22812> {g140} @dt=0x558910ce6310@(G/w1)  register_write [LV] => VAR 0x558910de1b10 <e22511> {g5} @dt=0x558910ce6310@(G/w1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e0dd80 <e22816> {g141} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f69f00 <e22814> {g141} @dt=0x558910ce6310@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x558910f16dd0 <e22815> {g141} @dt=0x558910ce6310@(G/w1)  memory_to_register [LV] => VAR 0x558910de1f70 <e22512> {g6} @dt=0x558910ce6310@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e0e3d0 <e22819> {g142} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f6a230 <e22817> {g142} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f16ef0 <e22818> {g142} @dt=0x558910ce6310@(G/w1)  memory_write [LV] => VAR 0x558910de2490 <e22513> {g7} @dt=0x558910ce6310@(G/w1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e0ea20 <e22822> {g143} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f6a560 <e22820> {g143} @dt=0x558910ce6310@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x558910f17010 <e22821> {g143} @dt=0x558910ce6310@(G/w1)  ALU_src_B [LV] => VAR 0x558910de29b0 <e22514> {g8} @dt=0x558910ce6310@(G/w1)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e0f0b0 <e22825> {g144} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f6a890 <e22823> {g144} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f17130 <e22824> {g144} @dt=0x558910ce6310@(G/w1)  register_destination [LV] => VAR 0x558910de2ed0 <e22515> {g9} @dt=0x558910ce6310@(G/w1)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e0f700 <e22828> {g145} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f6abc0 <e22826> {g145} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f17250 <e22827> {g145} @dt=0x558910ce6310@(G/w1)  branch [LV] => VAR 0x558910de33f0 <e22516> {g10} @dt=0x558910ce6310@(G/w1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e0fd90 <e22831> {g146} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f6aef0 <e22829> {g146} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f17370 <e22830> {g146} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write [LV] => VAR 0x558910de3910 <e22517> {g11} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e103e0 <e22834> {g147} @dt=0x558910d17630@(G/w6)
    1:2:2:1:2:2:1:1: CONST 0x558910e10110 <e22832> {g147} @dt=0x558910d17630@(G/w6)  6'h21
    1:2:2:1:2:2:1:2: VARREF 0x558910f17490 <e22833> {g147} @dt=0x558910d17630@(G/w6)  ALU_function [LV] => VAR 0x558910de49d0 <e22518> {g12} @dt=0x558910d17630@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e10ae0 <e22837> {g148} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f6b220 <e22835> {g148} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f175b0 <e22836> {g148} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x558910de4f30 <e22519> {g13} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910e14e20 <e5936> {g156}
    1:2:2:1:2:1: CONST 0x558910e10e80 <e22838> {g156} @dt=0x558910d17630@(G/w6)  6'h2b
    1:2:2:1:2:2: BEGIN 0x558910e111d0 <e5836> {g156} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x558910e11880 <e22841> {g157} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f6b550 <e22839> {g157} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f176d0 <e22840> {g157} @dt=0x558910ce6310@(G/w1)  register_write [LV] => VAR 0x558910de1b10 <e22511> {g5} @dt=0x558910ce6310@(G/w1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e11f10 <e22844> {g158} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f6b880 <e22842> {g158} @dt=0x558910ce6310@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x558910f177f0 <e22843> {g158} @dt=0x558910ce6310@(G/w1)  memory_to_register [LV] => VAR 0x558910de1f70 <e22512> {g6} @dt=0x558910ce6310@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e12560 <e22847> {g159} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f6bbb0 <e22845> {g159} @dt=0x558910ce6310@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x558910f17910 <e22846> {g159} @dt=0x558910ce6310@(G/w1)  memory_write [LV] => VAR 0x558910de2490 <e22513> {g7} @dt=0x558910ce6310@(G/w1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e12bb0 <e22850> {g160} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f6bee0 <e22848> {g160} @dt=0x558910ce6310@(G/w1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x558910f17a30 <e22849> {g160} @dt=0x558910ce6310@(G/w1)  ALU_src_B [LV] => VAR 0x558910de29b0 <e22514> {g8} @dt=0x558910ce6310@(G/w1)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e13240 <e22853> {g161} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f6c210 <e22851> {g161} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f17b50 <e22852> {g161} @dt=0x558910ce6310@(G/w1)  register_destination [LV] => VAR 0x558910de2ed0 <e22515> {g9} @dt=0x558910ce6310@(G/w1)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e13890 <e22856> {g162} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f6c540 <e22854> {g162} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f17c70 <e22855> {g162} @dt=0x558910ce6310@(G/w1)  branch [LV] => VAR 0x558910de33f0 <e22516> {g10} @dt=0x558910ce6310@(G/w1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e13f20 <e22859> {g163} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f6c870 <e22857> {g163} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f17d90 <e22858> {g163} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write [LV] => VAR 0x558910de3910 <e22517> {g11} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e14570 <e22862> {g164} @dt=0x558910d17630@(G/w6)
    1:2:2:1:2:2:1:1: CONST 0x558910e142a0 <e22860> {g164} @dt=0x558910d17630@(G/w6)  6'h21
    1:2:2:1:2:2:1:2: VARREF 0x558910f17eb0 <e22861> {g164} @dt=0x558910d17630@(G/w6)  ALU_function [LV] => VAR 0x558910de49d0 <e22518> {g12} @dt=0x558910d17630@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e14c70 <e22865> {g165} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f6cba0 <e22863> {g165} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f17fd0 <e22864> {g165} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x558910de4f30 <e22519> {g13} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910e18b80 <e6037> {g170}
    1:2:2:1:2:2: BEGIN 0x558910e14fa0 <e5937> {g170} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x558910e15650 <e22868> {g171} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910e15380 <e22866> {g171} @dt=0x558910ce6310@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x558910f180f0 <e22867> {g171} @dt=0x558910ce6310@(G/w1)  register_write [LV] => VAR 0x558910de1b10 <e22511> {g5} @dt=0x558910ce6310@(G/w1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e15ce0 <e22871> {g172} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910e15a10 <e22869> {g172} @dt=0x558910ce6310@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x558910f18210 <e22870> {g172} @dt=0x558910ce6310@(G/w1)  memory_to_register [LV] => VAR 0x558910de1f70 <e22512> {g6} @dt=0x558910ce6310@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e16330 <e22874> {g173} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910e16060 <e22872> {g173} @dt=0x558910ce6310@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x558910f18330 <e22873> {g173} @dt=0x558910ce6310@(G/w1)  memory_write [LV] => VAR 0x558910de2490 <e22513> {g7} @dt=0x558910ce6310@(G/w1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e16980 <e22877> {g174} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910e166b0 <e22875> {g174} @dt=0x558910ce6310@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x558910f18450 <e22876> {g174} @dt=0x558910ce6310@(G/w1)  ALU_src_B [LV] => VAR 0x558910de29b0 <e22514> {g8} @dt=0x558910ce6310@(G/w1)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e17010 <e22880> {g175} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910e16d40 <e22878> {g175} @dt=0x558910ce6310@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x558910f18570 <e22879> {g175} @dt=0x558910ce6310@(G/w1)  register_destination [LV] => VAR 0x558910de2ed0 <e22515> {g9} @dt=0x558910ce6310@(G/w1)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e17660 <e22883> {g176} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910e17390 <e22881> {g176} @dt=0x558910ce6310@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x558910f18690 <e22882> {g176} @dt=0x558910ce6310@(G/w1)  branch [LV] => VAR 0x558910de33f0 <e22516> {g10} @dt=0x558910ce6310@(G/w1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e17cf0 <e22886> {g177} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910e17a20 <e22884> {g177} @dt=0x558910ce6310@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x558910f187b0 <e22885> {g177} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write [LV] => VAR 0x558910de3910 <e22517> {g11} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e18340 <e22889> {g178} @dt=0x558910d17630@(G/w6)
    1:2:2:1:2:2:1:1: CONST 0x558910e18070 <e22887> {g178} @dt=0x558910d17630@(G/w6)  6'bxxxxxx
    1:2:2:1:2:2:1:2: VARREF 0x558910f188d0 <e22888> {g178} @dt=0x558910d17630@(G/w6)  ALU_function [LV] => VAR 0x558910de49d0 <e22518> {g12} @dt=0x558910d17630@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x558910e18a40 <e22892> {g179} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910e18770 <e22890> {g179} @dt=0x558910ce6310@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x558910f189f0 <e22891> {g179} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump [LV] => VAR 0x558910de4f30 <e22519> {g13} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump OUTPUT PORT
    1: MODULE 0x558910e1aee0 <e10628> {h1}  Comparator  L3
    1:2: VAR 0x558910e1c030 <e22893> {h3} @dt=0x558910d17630@(G/w6)  op INPUT PORT
    1:2: VAR 0x558910e1d230 <e22894> {h4} @dt=0x558910d1e190@(G/w5)  rt INPUT PORT
    1:2: VAR 0x558910e1e470 <e22895> {h5} @dt=0x558910d08010@(G/w32)  a INPUT PORT
    1:2: VAR 0x558910e1f6b0 <e22896> {h6} @dt=0x558910d08010@(G/w32)  b INPUT PORT
    1:2: VAR 0x558910e1fbf0 <e22897> {h7} @dt=0x558910ce6310@(G/w1)  c OUTPUT PORT
    1:2: ALWAYS 0x558910e28e40 <e6399> {h9} [always_comb]
    1:2:2: BEGIN 0x558910e1fe70 <e6169> {h9} [UNNAMED]
    1:2:2:1: CASE 0x558910e201f0 <e6171> {h10}
    1:2:2:1:1: VARREF 0x558910f051f0 <e22898> {h10} @dt=0x558910d17630@(G/w6)  op [RV] <- VAR 0x558910e1c030 <e22893> {h3} @dt=0x558910d17630@(G/w6)  op INPUT PORT
    1:2:2:1:2: CASEITEM 0x558910e242f0 <e6277> {h11}
    1:2:2:1:2:1: CONST 0x558910e203d0 <e22899> {h11} @dt=0x558910d17630@(G/w6)  6'h1
    1:2:2:1:2:2: BEGIN 0x558910e20740 <e6179> {h11} [UNNAMED]
    1:2:2:1:2:2:1: IF 0x558910e24110 <e6275> {h12}
    1:2:2:1:2:2:1:1: LOGOR 0x558910e215f0 <e22906> {h12} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1:1: EQ 0x558910e20f10 <e22902> {h12} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1:1:1: VARREF 0x558910f0f330 <e22900> {h12} @dt=0x558910d1e190@(G/w5)  rt [RV] <- VAR 0x558910e1d230 <e22894> {h4} @dt=0x558910d1e190@(G/w5)  rt INPUT PORT
    1:2:2:1:2:2:1:1:1:2: CONST 0x558910e20bd0 <e22901> {h12} @dt=0x558910d1e190@(G/w5)  5'h1
    1:2:2:1:2:2:1:1:2: EQ 0x558910e21530 <e22905> {h12} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1:2:1: VARREF 0x558910f0f450 <e22903> {h12} @dt=0x558910d1e190@(G/w5)  rt [RV] <- VAR 0x558910e1d230 <e22894> {h4} @dt=0x558910d1e190@(G/w5)  rt INPUT PORT
    1:2:2:1:2:2:1:1:2:2: CONST 0x558910e21240 <e22904> {h12} @dt=0x558910d1e190@(G/w5)  5'h11
    1:2:2:1:2:2:1:2: BEGIN 0x558910e21730 <e6205> {h12} [UNNAMED]
    1:2:2:1:2:2:1:2:1: ASSIGN 0x558910e223a0 <e22920> {h13} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:2:1:1: GTES 0x558910f59770 <e22918> {h13} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:2:1:1:1: VARREF 0x558910f0f570 <e22907> {h13} @dt=0x558910f7b2d0@(G/sw32)  a [RV] <- VAR 0x558910e1e470 <e22895> {h5} @dt=0x558910d08010@(G/w32)  a INPUT PORT
    1:2:2:1:2:2:1:2:1:1:2: CONST 0x558910f7f470 <e22917> {h13} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:2:1:2:2:1:2:1:2: VARREF 0x558910f0f690 <e22919> {h13} @dt=0x558910ce6310@(G/w1)  c [LV] => VAR 0x558910e1fbf0 <e22897> {h7} @dt=0x558910ce6310@(G/w1)  c OUTPUT PORT
    1:2:2:1:2:2:1:3: IF 0x558910e24040 <e6273> {h15}
    1:2:2:1:2:2:1:3:1: LOGOR 0x558910e231a0 <e22927> {h15} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:3:1:1: EQ 0x558910e22ac0 <e22923> {h15} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:3:1:1:1: VARREF 0x558910f0f7b0 <e22921> {h15} @dt=0x558910d1e190@(G/w5)  rt [RV] <- VAR 0x558910e1d230 <e22894> {h4} @dt=0x558910d1e190@(G/w5)  rt INPUT PORT
    1:2:2:1:2:2:1:3:1:1:2: CONST 0x558910e227d0 <e22922> {h15} @dt=0x558910d1e190@(G/w5)  5'h0
    1:2:2:1:2:2:1:3:1:2: EQ 0x558910e230e0 <e22926> {h15} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:3:1:2:1: VARREF 0x558910f0f8d0 <e22924> {h15} @dt=0x558910d1e190@(G/w5)  rt [RV] <- VAR 0x558910e1d230 <e22894> {h4} @dt=0x558910d1e190@(G/w5)  rt INPUT PORT
    1:2:2:1:2:2:1:3:1:2:2: CONST 0x558910e22df0 <e22925> {h15} @dt=0x558910d1e190@(G/w5)  5'h10
    1:2:2:1:2:2:1:3:2: BEGIN 0x558910e232e0 <e6252> {h15} [UNNAMED]
    1:2:2:1:2:2:1:3:2:1: ASSIGN 0x558910e23f00 <e22941> {h16} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:3:2:1:1: LTS 0x558910f59d70 <e22939> {h16} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:3:2:1:1:1: VARREF 0x558910f0f9f0 <e22928> {h16} @dt=0x558910f7b2d0@(G/sw32)  a [RV] <- VAR 0x558910e1e470 <e22895> {h5} @dt=0x558910d08010@(G/w32)  a INPUT PORT
    1:2:2:1:2:2:1:3:2:1:1:2: CONST 0x558910f7f6c0 <e22938> {h16} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:2:1:2:2:1:3:2:1:2: VARREF 0x558910f0fb10 <e22940> {h16} @dt=0x558910ce6310@(G/w1)  c [LV] => VAR 0x558910e1fbf0 <e22897> {h7} @dt=0x558910ce6310@(G/w1)  c OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910e25090 <e6296> {h19}
    1:2:2:1:2:1: CONST 0x558910e243b0 <e22942> {h19} @dt=0x558910d17630@(G/w6)  6'h4
    1:2:2:1:2:2: BEGIN 0x558910e24720 <e6284> {h19} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x558910e24e80 <e22947> {h20} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: EQ 0x558910e24d80 <e22945> {h20} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1:1: VARREF 0x558910f0fc30 <e22943> {h20} @dt=0x558910d08010@(G/w32)  a [RV] <- VAR 0x558910e1e470 <e22895> {h5} @dt=0x558910d08010@(G/w32)  a INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x558910f0fd50 <e22944> {h20} @dt=0x558910d08010@(G/w32)  b [RV] <- VAR 0x558910e1f6b0 <e22896> {h6} @dt=0x558910d08010@(G/w32)  b INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x558910f0fe70 <e22946> {h20} @dt=0x558910ce6310@(G/w1)  c [LV] => VAR 0x558910e1fbf0 <e22897> {h7} @dt=0x558910ce6310@(G/w1)  c OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910e25e60 <e6315> {h22}
    1:2:2:1:2:1: CONST 0x558910e25150 <e22948> {h22} @dt=0x558910d17630@(G/w6)  6'h5
    1:2:2:1:2:2: BEGIN 0x558910e254f0 <e6303> {h22} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x558910e25c50 <e22953> {h23} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: NEQ 0x558910e25b50 <e22951> {h23} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1:1: VARREF 0x558910f0ff90 <e22949> {h23} @dt=0x558910d08010@(G/w32)  a [RV] <- VAR 0x558910e1e470 <e22895> {h5} @dt=0x558910d08010@(G/w32)  a INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x558910f100b0 <e22950> {h23} @dt=0x558910d08010@(G/w32)  b [RV] <- VAR 0x558910e1f6b0 <e22896> {h6} @dt=0x558910d08010@(G/w32)  b INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x558910f101d0 <e22952> {h23} @dt=0x558910ce6310@(G/w1)  c [LV] => VAR 0x558910e1fbf0 <e22897> {h7} @dt=0x558910ce6310@(G/w1)  c OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910e27120 <e6344> {h25}
    1:2:2:1:2:1: CONST 0x558910e25f20 <e22954> {h25} @dt=0x558910d17630@(G/w6)  6'h6
    1:2:2:1:2:2: BEGIN 0x558910e262c0 <e6322> {h25} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x558910e26f10 <e22968> {h26} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: LTES 0x558910f5a8b0 <e22966> {h26} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1:1: VARREF 0x558910f102f0 <e22955> {h26} @dt=0x558910f7b2d0@(G/sw32)  a [RV] <- VAR 0x558910e1e470 <e22895> {h5} @dt=0x558910d08010@(G/w32)  a INPUT PORT
    1:2:2:1:2:2:1:1:2: CONST 0x558910f7f910 <e22965> {h26} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:2:1:2:2:1:2: VARREF 0x558910f10410 <e22967> {h26} @dt=0x558910ce6310@(G/w1)  c [LV] => VAR 0x558910e1fbf0 <e22897> {h7} @dt=0x558910ce6310@(G/w1)  c OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910e28310 <e6373> {h28}
    1:2:2:1:2:1: CONST 0x558910e271e0 <e22969> {h28} @dt=0x558910d17630@(G/w6)  6'h7
    1:2:2:1:2:2: BEGIN 0x558910e27580 <e6351> {h28} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x558910e281d0 <e22983> {h29} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: GTS 0x558910f5aeb0 <e22981> {h29} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1:1: VARREF 0x558910f10530 <e22970> {h29} @dt=0x558910f7b2d0@(G/sw32)  a [RV] <- VAR 0x558910e1e470 <e22895> {h5} @dt=0x558910d08010@(G/w32)  a INPUT PORT
    1:2:2:1:2:2:1:1:2: CONST 0x558910f7fb60 <e22980> {h29} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:2:1:2:2:1:2: VARREF 0x558910f10650 <e22982> {h29} @dt=0x558910ce6310@(G/w1)  c [LV] => VAR 0x558910e1fbf0 <e22897> {h7} @dt=0x558910ce6310@(G/w1)  c OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910e28d00 <e6386> {h31}
    1:2:2:1:2:2: BEGIN 0x558910e284c0 <e6374> {h31} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x558910e28bc0 <e22986> {h32} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:2:1:1: CONST 0x558910f5b3d0 <e22984> {h32} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x558910f10770 <e22985> {h32} @dt=0x558910ce6310@(G/w1)  c [LV] => VAR 0x558910e1fbf0 <e22897> {h7} @dt=0x558910ce6310@(G/w1)  c OUTPUT PORT
    1:2: ASSIGNW 0x558910e294f0 <e22991> {h36} @dt=0x558910ce6310@(G/w1)
    1:2:1: EQ 0x558910e293f0 <e22989> {h36} @dt=0x558910ce6310@(G/w1)
    1:2:1:1: VARREF 0x558910f10890 <e22987> {h36} @dt=0x558910d08010@(G/w32)  a [RV] <- VAR 0x558910e1e470 <e22895> {h5} @dt=0x558910d08010@(G/w32)  a INPUT PORT
    1:2:1:2: VARREF 0x558910f109b0 <e22988> {h36} @dt=0x558910d08010@(G/w32)  b [RV] <- VAR 0x558910e1f6b0 <e22896> {h6} @dt=0x558910d08010@(G/w32)  b INPUT PORT
    1:2:2: VARREF 0x558910f10ad0 <e22990> {h36} @dt=0x558910ce6310@(G/w1)  c [LV] => VAR 0x558910e1fbf0 <e22897> {h7} @dt=0x558910ce6310@(G/w1)  c OUTPUT PORT
    1: MODULE 0x558910e2fb20 <e10629> {i1}  Hazard_Unit  L3
    1:2: VAR 0x558910e2ff90 <e22992> {i2} @dt=0x558910ce6310@(G/w1)  branch_decode INPUT PORT
    1:2: VAR 0x558910e30e90 <e22993> {i3} @dt=0x558910d1e190@(G/w5)  Rs_decode INPUT PORT
    1:2: VAR 0x558910e32090 <e22994> {i4} @dt=0x558910d1e190@(G/w5)  Rt_decode INPUT PORT
    1:2: VAR 0x558910e332d0 <e22995> {i5} @dt=0x558910d1e190@(G/w5)  Rs_execute INPUT PORT
    1:2: VAR 0x558910e34510 <e22996> {i6} @dt=0x558910d1e190@(G/w5)  Rt_execute INPUT PORT
    1:2: VAR 0x558910e357b0 <e22997> {i7} @dt=0x558910d1e190@(G/w5)  write_register_execute INPUT PORT
    1:2: VAR 0x558910e35d10 <e22998> {i8} @dt=0x558910ce6310@(G/w1)  memory_to_register_execute INPUT PORT
    1:2: VAR 0x558910e36270 <e22999> {i9} @dt=0x558910ce6310@(G/w1)  register_write_execute INPUT PORT
    1:2: VAR 0x558910e37530 <e23000> {i10} @dt=0x558910d1e190@(G/w5)  write_register_memory INPUT PORT
    1:2: VAR 0x558910e37a90 <e23001> {i11} @dt=0x558910ce6310@(G/w1)  memory_to_register_memory INPUT PORT
    1:2: VAR 0x558910e37ff0 <e23002> {i12} @dt=0x558910ce6310@(G/w1)  register_write_memory INPUT PORT
    1:2: VAR 0x558910e39250 <e23003> {i13} @dt=0x558910d1e190@(G/w5)  write_register_writeback INPUT PORT
    1:2: VAR 0x558910e39850 <e23004> {i14} @dt=0x558910ce6310@(G/w1)  register_write_writeback INPUT PORT
    1:2: VAR 0x558910e39e60 <e23005> {i15} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_writeback INPUT PORT
    1:2: VAR 0x558910e3a430 <e23006> {i17} @dt=0x558910ce6310@(G/w1)  stall_fetch OUTPUT PORT
    1:2: VAR 0x558910e3a980 <e23007> {i18} @dt=0x558910ce6310@(G/w1)  stall_decode OUTPUT PORT
    1:2: VAR 0x558910e3af60 <e23008> {i19} @dt=0x558910ce6310@(G/w1)  forward_register_file_output_1_decode OUTPUT PORT
    1:2: VAR 0x558910e3b570 <e23009> {i20} @dt=0x558910ce6310@(G/w1)  forward_register_file_output_2_decode OUTPUT PORT
    1:2: VAR 0x558910e3bb60 <e23010> {i21} @dt=0x558910ce6310@(G/w1)  flush_execute_register OUTPUT PORT
    1:2: VAR 0x558910e3ce50 <e23011> {i22} @dt=0x558910d514f0@(G/w2)  forward_register_file_output_1_execute OUTPUT PORT
    1:2: VAR 0x558910e3e180 <e23012> {i23} @dt=0x558910d514f0@(G/w2)  forward_register_file_output_2_execute OUTPUT PORT
    1:2: VAR 0x558910e3e680 <e23013> {i26} @dt=0x558910ce6310@(G/w1)  lwstall VAR
    1:2: VAR 0x558910e3eab0 <e23014> {i27} @dt=0x558910ce6310@(G/w1)  branchstall VAR
    1:2: ALWAYS 0x558910e4cf20 <e7139> {i29} [always_comb]
    1:2:2: BEGIN 0x558910e3ed60 <e6772> {i29} [UNNAMED]
    1:2:2:1: IF 0x558910e42980 <e6859> {i31}
    1:2:2:1:1: LOGAND 0x558910e3fd30 <e23033> {i31} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:1: LOGAND 0x558910e3faa0 <e23031> {i31} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:1:1: NEQ 0x558910e3f4d0 <e23027> {i31} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:1:1:1: EXTEND 0x558910f584d0 <e23016> {i31} @dt=0x558910d08010@(G/w32)
    1:2:2:1:1:1:1:1:1: VARREF 0x558910f0a540 <e23015> {i31} @dt=0x558910d1e190@(G/w5)  Rs_execute [RV] <- VAR 0x558910e332d0 <e22995> {i5} @dt=0x558910d1e190@(G/w5)  Rs_execute INPUT PORT
    1:2:2:1:1:1:1:2: CONST 0x558910f7fdb0 <e23026> {i31} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:2:1:1:1:2: EQ 0x558910e3f9a0 <e23030> {i31} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:1:2:1: VARREF 0x558910f0a660 <e23028> {i31} @dt=0x558910d1e190@(G/w5)  Rs_execute [RV] <- VAR 0x558910e332d0 <e22995> {i5} @dt=0x558910d1e190@(G/w5)  Rs_execute INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x558910f0a780 <e23029> {i31} @dt=0x558910d1e190@(G/w5)  write_register_memory [RV] <- VAR 0x558910e37530 <e23000> {i10} @dt=0x558910d1e190@(G/w5)  write_register_memory INPUT PORT
    1:2:2:1:1:2: VARREF 0x558910f0a8a0 <e23032> {i31} @dt=0x558910ce6310@(G/w1)  register_write_memory [RV] <- VAR 0x558910e37ff0 <e23002> {i12} @dt=0x558910ce6310@(G/w1)  register_write_memory INPUT PORT
    1:2:2:1:2: BEGIN 0x558910e3ff00 <e6799> {i31} [UNNAMED]
    1:2:2:1:2:1: ASSIGN 0x558910e405b0 <e23036> {i32} @dt=0x558910d514f0@(G/w2)
    1:2:2:1:2:1:1: CONST 0x558910e402c0 <e23034> {i32} @dt=0x558910d514f0@(G/w2)  2'h2
    1:2:2:1:2:1:2: VARREF 0x558910f0a9c0 <e23035> {i32} @dt=0x558910d514f0@(G/w2)  forward_register_file_output_1_execute [LV] => VAR 0x558910e3ce50 <e23011> {i22} @dt=0x558910d514f0@(G/w2)  forward_register_file_output_1_execute OUTPUT PORT
    1:2:2:1:3: IF 0x558910e428b0 <e6857> {i33}
    1:2:2:1:3:1: LOGAND 0x558910e415e0 <e23055> {i33} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:3:1:1: LOGAND 0x558910e41330 <e23053> {i33} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:3:1:1:1: NEQ 0x558910e40d10 <e23049> {i33} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:3:1:1:1:1: EXTEND 0x558910f58250 <e23038> {i33} @dt=0x558910d08010@(G/w32)
    1:2:2:1:3:1:1:1:1:1: VARREF 0x558910f0aae0 <e23037> {i33} @dt=0x558910d1e190@(G/w5)  Rs_execute [RV] <- VAR 0x558910e332d0 <e22995> {i5} @dt=0x558910d1e190@(G/w5)  Rs_execute INPUT PORT
    1:2:2:1:3:1:1:1:2: CONST 0x558910f80000 <e23048> {i33} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:2:1:3:1:1:2: EQ 0x558910e41230 <e23052> {i33} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:3:1:1:2:1: VARREF 0x558910f0ac00 <e23050> {i33} @dt=0x558910d1e190@(G/w5)  Rs_execute [RV] <- VAR 0x558910e332d0 <e22995> {i5} @dt=0x558910d1e190@(G/w5)  Rs_execute INPUT PORT
    1:2:2:1:3:1:1:2:2: VARREF 0x558910f0ad20 <e23051> {i33} @dt=0x558910d1e190@(G/w5)  write_register_writeback [RV] <- VAR 0x558910e39250 <e23003> {i13} @dt=0x558910d1e190@(G/w5)  write_register_writeback INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910f0ae40 <e23054> {i33} @dt=0x558910ce6310@(G/w1)  register_write_writeback [RV] <- VAR 0x558910e39850 <e23004> {i14} @dt=0x558910ce6310@(G/w1)  register_write_writeback INPUT PORT
    1:2:2:1:3:2: BEGIN 0x558910e41780 <e6835> {i33} [UNNAMED]
    1:2:2:1:3:2:1: ASSIGN 0x558910e41e30 <e23058> {i34} @dt=0x558910d514f0@(G/w2)
    1:2:2:1:3:2:1:1: CONST 0x558910e41b40 <e23056> {i34} @dt=0x558910d514f0@(G/w2)  2'h1
    1:2:2:1:3:2:1:2: VARREF 0x558910f0af60 <e23057> {i34} @dt=0x558910d514f0@(G/w2)  forward_register_file_output_1_execute [LV] => VAR 0x558910e3ce50 <e23011> {i22} @dt=0x558910d514f0@(G/w2)  forward_register_file_output_1_execute OUTPUT PORT
    1:2:2:1:3:3: BEGIN 0x558910e42080 <e6846> {i35} [UNNAMED]
    1:2:2:1:3:3:1: ASSIGN 0x558910e42730 <e23061> {i36} @dt=0x558910d514f0@(G/w2)
    1:2:2:1:3:3:1:1: CONST 0x558910e42440 <e23059> {i36} @dt=0x558910d514f0@(G/w2)  2'h0
    1:2:2:1:3:3:1:2: VARREF 0x558910f0b080 <e23060> {i36} @dt=0x558910d514f0@(G/w2)  forward_register_file_output_1_execute [LV] => VAR 0x558910e3ce50 <e23011> {i22} @dt=0x558910d514f0@(G/w2)  forward_register_file_output_1_execute OUTPUT PORT
    1:2:2:1: IF 0x558910e46580 <e6950> {i39}
    1:2:2:1:1: LOGAND 0x558910e43890 <e23080> {i39} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:1: LOGAND 0x558910e43600 <e23078> {i39} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:1:1: NEQ 0x558910e43030 <e23074> {i39} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:1:1:1: EXTEND 0x558910f589d0 <e23063> {i39} @dt=0x558910d08010@(G/w32)
    1:2:2:1:1:1:1:1:1: VARREF 0x558910f0b1a0 <e23062> {i39} @dt=0x558910d1e190@(G/w5)  Rt_execute [RV] <- VAR 0x558910e34510 <e22996> {i6} @dt=0x558910d1e190@(G/w5)  Rt_execute INPUT PORT
    1:2:2:1:1:1:1:2: CONST 0x558910f80250 <e23073> {i39} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:2:1:1:1:2: EQ 0x558910e43500 <e23077> {i39} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:1:2:1: VARREF 0x558910f0b2c0 <e23075> {i39} @dt=0x558910d1e190@(G/w5)  Rt_execute [RV] <- VAR 0x558910e34510 <e22996> {i6} @dt=0x558910d1e190@(G/w5)  Rt_execute INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x558910f0b3e0 <e23076> {i39} @dt=0x558910d1e190@(G/w5)  write_register_memory [RV] <- VAR 0x558910e37530 <e23000> {i10} @dt=0x558910d1e190@(G/w5)  write_register_memory INPUT PORT
    1:2:2:1:1:2: VARREF 0x558910f0b500 <e23079> {i39} @dt=0x558910ce6310@(G/w1)  register_write_memory [RV] <- VAR 0x558910e37ff0 <e23002> {i12} @dt=0x558910ce6310@(G/w1)  register_write_memory INPUT PORT
    1:2:2:1:2: BEGIN 0x558910e43a60 <e6887> {i39} [UNNAMED]
    1:2:2:1:2:1: ASSIGN 0x558910e44110 <e23083> {i40} @dt=0x558910d514f0@(G/w2)
    1:2:2:1:2:1:1: CONST 0x558910e43e20 <e23081> {i40} @dt=0x558910d514f0@(G/w2)  2'h2
    1:2:2:1:2:1:2: VARREF 0x558910f0b620 <e23082> {i40} @dt=0x558910d514f0@(G/w2)  forward_register_file_output_2_execute [LV] => VAR 0x558910e3e180 <e23012> {i23} @dt=0x558910d514f0@(G/w2)  forward_register_file_output_2_execute OUTPUT PORT
    1:2:2:1:3: IF 0x558910e464b0 <e6946> {i41}
    1:2:2:1:3:1: LOGAND 0x558910e45140 <e23102> {i41} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:3:1:1: LOGAND 0x558910e44e90 <e23100> {i41} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:3:1:1:1: NEQ 0x558910e44870 <e23096> {i41} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:3:1:1:1:1: EXTEND 0x558910f58750 <e23085> {i41} @dt=0x558910d08010@(G/w32)
    1:2:2:1:3:1:1:1:1:1: VARREF 0x558910f0b740 <e23084> {i41} @dt=0x558910d1e190@(G/w5)  Rt_execute [RV] <- VAR 0x558910e34510 <e22996> {i6} @dt=0x558910d1e190@(G/w5)  Rt_execute INPUT PORT
    1:2:2:1:3:1:1:1:2: CONST 0x558910f804a0 <e23095> {i41} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:2:1:3:1:1:2: EQ 0x558910e44d90 <e23099> {i41} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:3:1:1:2:1: VARREF 0x558910f0b860 <e23097> {i41} @dt=0x558910d1e190@(G/w5)  Rt_execute [RV] <- VAR 0x558910e34510 <e22996> {i6} @dt=0x558910d1e190@(G/w5)  Rt_execute INPUT PORT
    1:2:2:1:3:1:1:2:2: VARREF 0x558910f0b980 <e23098> {i41} @dt=0x558910d1e190@(G/w5)  write_register_writeback [RV] <- VAR 0x558910e39250 <e23003> {i13} @dt=0x558910d1e190@(G/w5)  write_register_writeback INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910f0baa0 <e23101> {i41} @dt=0x558910ce6310@(G/w1)  register_write_writeback [RV] <- VAR 0x558910e39850 <e23004> {i14} @dt=0x558910ce6310@(G/w1)  register_write_writeback INPUT PORT
    1:2:2:1:3:2: BEGIN 0x558910e45330 <e6924> {i41} [UNNAMED]
    1:2:2:1:3:2:1: ASSIGN 0x558910e459e0 <e23105> {i42} @dt=0x558910d514f0@(G/w2)
    1:2:2:1:3:2:1:1: CONST 0x558910e456f0 <e23103> {i42} @dt=0x558910d514f0@(G/w2)  2'h1
    1:2:2:1:3:2:1:2: VARREF 0x558910f0bbc0 <e23104> {i42} @dt=0x558910d514f0@(G/w2)  forward_register_file_output_2_execute [LV] => VAR 0x558910e3e180 <e23012> {i23} @dt=0x558910d514f0@(G/w2)  forward_register_file_output_2_execute OUTPUT PORT
    1:2:2:1:3:3: BEGIN 0x558910e45c80 <e6935> {i43} [UNNAMED]
    1:2:2:1:3:3:1: ASSIGN 0x558910e46330 <e23108> {i44} @dt=0x558910d514f0@(G/w2)
    1:2:2:1:3:3:1:1: CONST 0x558910e46040 <e23106> {i44} @dt=0x558910d514f0@(G/w2)  2'h0
    1:2:2:1:3:3:1:2: VARREF 0x558910f0bce0 <e23107> {i44} @dt=0x558910d514f0@(G/w2)  forward_register_file_output_2_execute [LV] => VAR 0x558910e3e180 <e23012> {i23} @dt=0x558910d514f0@(G/w2)  forward_register_file_output_2_execute OUTPUT PORT
    1:2:2:1: ASSIGN 0x558910e47480 <e23119> {i49} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1: LOGAND 0x558910e473c0 <e23117> {i49} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:1: LOGOR 0x558910e47070 <e23115> {i49} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:1:1: EQ 0x558910e46b10 <e23111> {i49} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:1:1:1: VARREF 0x558910f0be00 <e23109> {i49} @dt=0x558910d1e190@(G/w5)  Rs_decode [RV] <- VAR 0x558910e30e90 <e22993> {i3} @dt=0x558910d1e190@(G/w5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:1:2: VARREF 0x558910f0bf20 <e23110> {i49} @dt=0x558910d1e190@(G/w5)  Rt_execute [RV] <- VAR 0x558910e34510 <e22996> {i6} @dt=0x558910d1e190@(G/w5)  Rt_execute INPUT PORT
    1:2:2:1:1:1:2: EQ 0x558910e46f70 <e23114> {i49} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:1:2:1: VARREF 0x558910f0c040 <e23112> {i49} @dt=0x558910d1e190@(G/w5)  Rt_decode [RV] <- VAR 0x558910e32090 <e22994> {i4} @dt=0x558910d1e190@(G/w5)  Rt_decode INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x558910f0c160 <e23113> {i49} @dt=0x558910d1e190@(G/w5)  Rt_execute [RV] <- VAR 0x558910e34510 <e22996> {i6} @dt=0x558910d1e190@(G/w5)  Rt_execute INPUT PORT
    1:2:2:1:1:2: VARREF 0x558910f0c280 <e23116> {i49} @dt=0x558910ce6310@(G/w1)  memory_to_register_execute [RV] <- VAR 0x558910e35d10 <e22998> {i8} @dt=0x558910ce6310@(G/w1)  memory_to_register_execute INPUT PORT
    1:2:2:1:2: VARREF 0x558910f0c3a0 <e23118> {i49} @dt=0x558910ce6310@(G/w1)  lwstall [LV] => VAR 0x558910e3e680 <e23013> {i26} @dt=0x558910ce6310@(G/w1)  lwstall VAR
    1:2:2:1: ASSIGN 0x558910e48690 <e23140> {i54} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1: LOGAND 0x558910e485d0 <e23138> {i54} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:1: LOGAND 0x558910e48340 <e23136> {i54} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:1:1: NEQ 0x558910e47d70 <e23132> {i54} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:1:1:1: EXTEND 0x558910f58e10 <e23121> {i54} @dt=0x558910d08010@(G/w32)
    1:2:2:1:1:1:1:1:1: VARREF 0x558910f0c4c0 <e23120> {i54} @dt=0x558910d1e190@(G/w5)  Rs_decode [RV] <- VAR 0x558910e30e90 <e22993> {i3} @dt=0x558910d1e190@(G/w5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:1:2: CONST 0x558910f806f0 <e23131> {i54} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:2:1:1:1:2: EQ 0x558910e48240 <e23135> {i54} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:1:2:1: VARREF 0x558910f0c5e0 <e23133> {i54} @dt=0x558910d1e190@(G/w5)  Rs_decode [RV] <- VAR 0x558910e30e90 <e22993> {i3} @dt=0x558910d1e190@(G/w5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x558910f0c700 <e23134> {i54} @dt=0x558910d1e190@(G/w5)  write_register_memory [RV] <- VAR 0x558910e37530 <e23000> {i10} @dt=0x558910d1e190@(G/w5)  write_register_memory INPUT PORT
    1:2:2:1:1:2: VARREF 0x558910f0c820 <e23137> {i54} @dt=0x558910ce6310@(G/w1)  register_write_memory [RV] <- VAR 0x558910e37ff0 <e23002> {i12} @dt=0x558910ce6310@(G/w1)  register_write_memory INPUT PORT
    1:2:2:1:2: VARREF 0x558910f0c940 <e23139> {i54} @dt=0x558910ce6310@(G/w1)  forward_register_file_output_1_decode [LV] => VAR 0x558910e3af60 <e23008> {i19} @dt=0x558910ce6310@(G/w1)  forward_register_file_output_1_decode OUTPUT PORT
    1:2:2:1: ASSIGN 0x558910e49800 <e23161> {i55} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1: LOGAND 0x558910e49740 <e23159> {i55} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:1: LOGAND 0x558910e494b0 <e23157> {i55} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:1:1: NEQ 0x558910e48ee0 <e23153> {i55} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:1:1:1: EXTEND 0x558910f59090 <e23142> {i55} @dt=0x558910d08010@(G/w32)
    1:2:2:1:1:1:1:1:1: VARREF 0x558910f0ca60 <e23141> {i55} @dt=0x558910d1e190@(G/w5)  Rt_decode [RV] <- VAR 0x558910e32090 <e22994> {i4} @dt=0x558910d1e190@(G/w5)  Rt_decode INPUT PORT
    1:2:2:1:1:1:1:2: CONST 0x558910f80940 <e23152> {i55} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:2:1:1:1:2: EQ 0x558910e493b0 <e23156> {i55} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:1:2:1: VARREF 0x558910f0cb80 <e23154> {i55} @dt=0x558910d1e190@(G/w5)  Rt_decode [RV] <- VAR 0x558910e32090 <e22994> {i4} @dt=0x558910d1e190@(G/w5)  Rt_decode INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x558910f0cca0 <e23155> {i55} @dt=0x558910d1e190@(G/w5)  write_register_memory [RV] <- VAR 0x558910e37530 <e23000> {i10} @dt=0x558910d1e190@(G/w5)  write_register_memory INPUT PORT
    1:2:2:1:1:2: VARREF 0x558910f0cdc0 <e23158> {i55} @dt=0x558910ce6310@(G/w1)  register_write_memory [RV] <- VAR 0x558910e37ff0 <e23002> {i12} @dt=0x558910ce6310@(G/w1)  register_write_memory INPUT PORT
    1:2:2:1:2: VARREF 0x558910f0cee0 <e23160> {i55} @dt=0x558910ce6310@(G/w1)  forward_register_file_output_2_decode [LV] => VAR 0x558910e3b570 <e23009> {i20} @dt=0x558910ce6310@(G/w1)  forward_register_file_output_2_decode OUTPUT PORT
    1:2:2:1: ASSIGN 0x558910e4b790 <e23186> {i57} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1: LOGOR 0x558910e4b6d0 <e23184> {i57} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:1: LOGAND 0x558910e4a800 <e23172> {i57} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:1:1: LOGAND 0x558910e49df0 <e23164> {i57} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:1:1:1: VARREF 0x558910f0d000 <e23162> {i57} @dt=0x558910ce6310@(G/w1)  branch_decode [RV] <- VAR 0x558910e2ff90 <e22992> {i2} @dt=0x558910ce6310@(G/w1)  branch_decode INPUT PORT
    1:2:2:1:1:1:1:2: VARREF 0x558910f0d120 <e23163> {i57} @dt=0x558910ce6310@(G/w1)  register_write_execute [RV] <- VAR 0x558910e36270 <e22999> {i9} @dt=0x558910ce6310@(G/w1)  register_write_execute INPUT PORT
    1:2:2:1:1:1:2: LOGOR 0x558910e4a700 <e23171> {i57} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:1:2:1: EQ 0x558910e4a220 <e23167> {i57} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:1:2:1:1: VARREF 0x558910f0d240 <e23165> {i57} @dt=0x558910d1e190@(G/w5)  write_register_execute [RV] <- VAR 0x558910e357b0 <e22997> {i7} @dt=0x558910d1e190@(G/w5)  write_register_execute INPUT PORT
    1:2:2:1:1:1:2:1:2: VARREF 0x558910f0d360 <e23166> {i57} @dt=0x558910d1e190@(G/w5)  Rs_decode [RV] <- VAR 0x558910e30e90 <e22993> {i3} @dt=0x558910d1e190@(G/w5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:2:2: EQ 0x558910e4a640 <e23170> {i57} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:1:2:2:1: VARREF 0x558910f0d480 <e23168> {i57} @dt=0x558910d1e190@(G/w5)  write_register_execute [RV] <- VAR 0x558910e357b0 <e22997> {i7} @dt=0x558910d1e190@(G/w5)  write_register_execute INPUT PORT
    1:2:2:1:1:1:2:2:2: VARREF 0x558910f0d5a0 <e23169> {i57} @dt=0x558910d1e190@(G/w5)  Rt_decode [RV] <- VAR 0x558910e32090 <e22994> {i4} @dt=0x558910d1e190@(G/w5)  Rt_decode INPUT PORT
    1:2:2:1:1:2: LOGAND 0x558910e4b610 <e23183> {i57} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:2:1: LOGAND 0x558910e4aca0 <e23175> {i57} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:2:1:1: VARREF 0x558910f0d6c0 <e23173> {i57} @dt=0x558910ce6310@(G/w1)  branch_decode [RV] <- VAR 0x558910e2ff90 <e22992> {i2} @dt=0x558910ce6310@(G/w1)  branch_decode INPUT PORT
    1:2:2:1:1:2:1:2: VARREF 0x558910f0d7e0 <e23174> {i57} @dt=0x558910ce6310@(G/w1)  memory_to_register_memory [RV] <- VAR 0x558910e37a90 <e23001> {i11} @dt=0x558910ce6310@(G/w1)  memory_to_register_memory INPUT PORT
    1:2:2:1:1:2:2: LOGOR 0x558910e4b510 <e23182> {i57} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:2:2:1: EQ 0x558910e4b0a0 <e23178> {i57} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:2:2:1:1: VARREF 0x558910f0d900 <e23176> {i57} @dt=0x558910d1e190@(G/w5)  write_register_memory [RV] <- VAR 0x558910e37530 <e23000> {i10} @dt=0x558910d1e190@(G/w5)  write_register_memory INPUT PORT
    1:2:2:1:1:2:2:1:2: VARREF 0x558910f0da20 <e23177> {i57} @dt=0x558910d1e190@(G/w5)  Rs_decode [RV] <- VAR 0x558910e30e90 <e22993> {i3} @dt=0x558910d1e190@(G/w5)  Rs_decode INPUT PORT
    1:2:2:1:1:2:2:2: EQ 0x558910e4b450 <e23181> {i57} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:2:2:2:1: VARREF 0x558910f0db40 <e23179> {i57} @dt=0x558910d1e190@(G/w5)  write_register_memory [RV] <- VAR 0x558910e37530 <e23000> {i10} @dt=0x558910d1e190@(G/w5)  write_register_memory INPUT PORT
    1:2:2:1:1:2:2:2:2: VARREF 0x558910f0dc60 <e23180> {i57} @dt=0x558910d1e190@(G/w5)  Rt_decode [RV] <- VAR 0x558910e32090 <e22994> {i4} @dt=0x558910d1e190@(G/w5)  Rt_decode INPUT PORT
    1:2:2:1:2: VARREF 0x558910f0dd80 <e23185> {i57} @dt=0x558910ce6310@(G/w1)  branchstall [LV] => VAR 0x558910e3eab0 <e23014> {i27} @dt=0x558910ce6310@(G/w1)  branchstall VAR
    1:2:2:1: ASSIGN 0x558910e4be00 <e23191> {i60} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1: LOGOR 0x558910e4bd40 <e23189> {i60} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:1: VARREF 0x558910f0dea0 <e23187> {i60} @dt=0x558910ce6310@(G/w1)  branchstall [RV] <- VAR 0x558910e3eab0 <e23014> {i27} @dt=0x558910ce6310@(G/w1)  branchstall VAR
    1:2:2:1:1:2: VARREF 0x558910f0dfc0 <e23188> {i60} @dt=0x558910ce6310@(G/w1)  lwstall [RV] <- VAR 0x558910e3e680 <e23013> {i26} @dt=0x558910ce6310@(G/w1)  lwstall VAR
    1:2:2:1:2: VARREF 0x558910f0e0e0 <e23190> {i60} @dt=0x558910ce6310@(G/w1)  stall_fetch [LV] => VAR 0x558910e3a430 <e23006> {i17} @dt=0x558910ce6310@(G/w1)  stall_fetch OUTPUT PORT
    1:2:2:1: ASSIGN 0x558910e4c430 <e23196> {i61} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1: LOGOR 0x558910e4c370 <e23194> {i61} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:1: VARREF 0x558910f0e200 <e23192> {i61} @dt=0x558910ce6310@(G/w1)  branchstall [RV] <- VAR 0x558910e3eab0 <e23014> {i27} @dt=0x558910ce6310@(G/w1)  branchstall VAR
    1:2:2:1:1:2: VARREF 0x558910f04b10 <e23193> {i61} @dt=0x558910ce6310@(G/w1)  lwstall [RV] <- VAR 0x558910e3e680 <e23013> {i26} @dt=0x558910ce6310@(G/w1)  lwstall VAR
    1:2:2:1:2: VARREF 0x558910f04c30 <e23195> {i61} @dt=0x558910ce6310@(G/w1)  stall_decode [LV] => VAR 0x558910e3a980 <e23007> {i18} @dt=0x558910ce6310@(G/w1)  stall_decode OUTPUT PORT
    1:2:2:1: ASSIGN 0x558910e4cdb0 <e23203> {i62} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1: LOGOR 0x558910e4ccf0 <e23201> {i62} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:1: LOGOR 0x558910e4c9e0 <e23199> {i62} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:1:1: VARREF 0x558910f04d50 <e23197> {i62} @dt=0x558910ce6310@(G/w1)  branchstall [RV] <- VAR 0x558910e3eab0 <e23014> {i27} @dt=0x558910ce6310@(G/w1)  branchstall VAR
    1:2:2:1:1:1:2: VARREF 0x558910f04e70 <e23198> {i62} @dt=0x558910ce6310@(G/w1)  lwstall [RV] <- VAR 0x558910e3e680 <e23013> {i26} @dt=0x558910ce6310@(G/w1)  lwstall VAR
    1:2:2:1:1:2: VARREF 0x558910f04f90 <e23200> {i62} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_writeback [RV] <- VAR 0x558910e39e60 <e23005> {i15} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_writeback INPUT PORT
    1:2:2:1:2: VARREF 0x558910f050b0 <e23202> {i62} @dt=0x558910ce6310@(G/w1)  flush_execute_register [LV] => VAR 0x558910e3bb60 <e23010> {i21} @dt=0x558910ce6310@(G/w1)  flush_execute_register OUTPUT PORT
    1: MODULE 0x558910e4df90 <e10630> {j1}  Left_Shift  L3
    1:2: VAR 0x558910e4e790 <e23214> {j3} @dt=0x558910f7b2d0@(G/sw32)  shift_distance GPARAM
    1:2:3: CONST 0x558910f80b90 <e23213> {j3} @dt=0x558910f7b2d0@(G/sw32)  32'sh2
    1:2: VAR 0x558910e4f9f0 <e23215> {j6} @dt=0x558910d08010@(G/w32)  shift_input INPUT PORT
    1:2: VAR 0x558910e50c30 <e23216> {j7} @dt=0x558910d08010@(G/w32)  shift_output OUTPUT PORT
    1:2: ASSIGNW 0x558910e51330 <e23221> {j10} @dt=0x558910d08010@(G/w32)
    1:2:1: SHIFTL 0x558910e51270 <e23219> {j10} @dt=0x558910d08010@(G/w32)
    1:2:1:1: VARREF 0x558910f0a1e0 <e23217> {j10} @dt=0x558910d08010@(G/w32)  shift_input [RV] <- VAR 0x558910e4f9f0 <e23215> {j6} @dt=0x558910d08010@(G/w32)  shift_input INPUT PORT
    1:2:1:2: VARREF 0x558910f0a300 <e23218> {j10} @dt=0x558910f7b2d0@(G/sw32)  shift_distance [RV] <- VAR 0x558910e4e790 <e23214> {j3} @dt=0x558910f7b2d0@(G/sw32)  shift_distance GPARAM
    1:2:2: VARREF 0x558910f0a420 <e23220> {j10} @dt=0x558910d08010@(G/w32)  shift_output [LV] => VAR 0x558910e50c30 <e23216> {j7} @dt=0x558910d08010@(G/w32)  shift_output OUTPUT PORT
    1: MODULE 0x558910f32b70 <e14956> {k1}  MUX_2INPUT__B5  L3
    1:2: VAR 0x558910f32ca0 <e23232> {k3} @dt=0x558910f7b2d0@(G/sw32)  BUS_WIDTH GPARAM
    1:2:3: CONST 0x558910f80de0 <e23231> {c309} @dt=0x558910f7b2d0@(G/sw32)  32'sh5
    1:2: VAR 0x558910f33090 <e23233> {k6} @dt=0x558910ce6310@(G/w1)  control INPUT PORT
    1:2: VAR 0x558910f332f0 <e23234> {k7} @dt=0x558910d1e190@(G/w5)  input_0 INPUT PORT
    1:2: VAR 0x558910f33b50 <e23235> {k8} @dt=0x558910d1e190@(G/w5)  input_1 INPUT PORT
    1:2: VAR 0x558910f343b0 <e23236> {k10} @dt=0x558910d1e190@(G/w5)  resolved OUTPUT PORT
    1:2: ASSIGNW 0x558910f34c10 <e23242> {k13} @dt=0x558910d1e190@(G/w5)
    1:2:1: COND 0x558910f34cd0 <e23240> {k13} @dt=0x558910d1e190@(G/w5)
    1:2:1:1: VARREF 0x558910f34d90 <e23237> {k13} @dt=0x558910ce6310@(G/w1)  control [RV] <- VAR 0x558910f33090 <e23233> {k6} @dt=0x558910ce6310@(G/w1)  control INPUT PORT
    1:2:1:2: VARREF 0x558910f34eb0 <e23238> {k13} @dt=0x558910d1e190@(G/w5)  input_1 [RV] <- VAR 0x558910f33b50 <e23235> {k8} @dt=0x558910d1e190@(G/w5)  input_1 INPUT PORT
    1:2:1:3: VARREF 0x558910f34fd0 <e23239> {k13} @dt=0x558910d1e190@(G/w5)  input_0 [RV] <- VAR 0x558910f332f0 <e23234> {k7} @dt=0x558910d1e190@(G/w5)  input_0 INPUT PORT
    1:2:2: VARREF 0x558910f350f0 <e23241> {k13} @dt=0x558910d1e190@(G/w5)  resolved [LV] => VAR 0x558910f343b0 <e23236> {k10} @dt=0x558910d1e190@(G/w5)  resolved OUTPUT PORT
    1: MODULE 0x558910efd950 <e14935> {k1}  MUX_2INPUT__B20  L3
    1:2: VAR 0x558910efcde0 <e23253> {k3} @dt=0x558910f7b2d0@(G/sw32)  BUS_WIDTH GPARAM
    1:2:3: CONST 0x558910f81030 <e23252> {c189} @dt=0x558910f7b2d0@(G/sw32)  32'sh20
    1:2: VAR 0x558910efdc80 <e23254> {k6} @dt=0x558910ce6310@(G/w1)  control INPUT PORT
    1:2: VAR 0x558910f21de0 <e23255> {k7} @dt=0x558910d08010@(G/w32)  input_0 INPUT PORT
    1:2: VAR 0x558910f22580 <e23256> {k8} @dt=0x558910d08010@(G/w32)  input_1 INPUT PORT
    1:2: VAR 0x558910f31c20 <e23257> {k10} @dt=0x558910d08010@(G/w32)  resolved OUTPUT PORT
    1:2: ASSIGNW 0x558910f323a0 <e23263> {k13} @dt=0x558910d08010@(G/w32)
    1:2:1: COND 0x558910f32460 <e23261> {k13} @dt=0x558910d08010@(G/w32)
    1:2:1:1: VARREF 0x558910f32520 <e23258> {k13} @dt=0x558910ce6310@(G/w1)  control [RV] <- VAR 0x558910efdc80 <e23254> {k6} @dt=0x558910ce6310@(G/w1)  control INPUT PORT
    1:2:1:2: VARREF 0x558910f32640 <e23259> {k13} @dt=0x558910d08010@(G/w32)  input_1 [RV] <- VAR 0x558910f22580 <e23256> {k8} @dt=0x558910d08010@(G/w32)  input_1 INPUT PORT
    1:2:1:3: VARREF 0x558910f32760 <e23260> {k13} @dt=0x558910d08010@(G/w32)  input_0 [RV] <- VAR 0x558910f21de0 <e23255> {k7} @dt=0x558910d08010@(G/w32)  input_0 INPUT PORT
    1:2:2: VARREF 0x558910f32880 <e23262> {k13} @dt=0x558910d08010@(G/w32)  resolved [LV] => VAR 0x558910f31c20 <e23257> {k10} @dt=0x558910d08010@(G/w32)  resolved OUTPUT PORT
    1: MODULE 0x558910f353c0 <e14965> {l1}  MUX_4INPUT__B20  L3
    1:2: VAR 0x558910f354f0 <e23274> {l3} @dt=0x558910f7b2d0@(G/sw32)  BUS_WIDTH GPARAM
    1:2:3: CONST 0x558910f81280 <e23273> {c316} @dt=0x558910f7b2d0@(G/sw32)  32'sh20
    1:2: VAR 0x558910f35900 <e23275> {l6} @dt=0x558910d514f0@(G/w2)  control INPUT PORT
    1:2: VAR 0x558910f35f80 <e23276> {l7} @dt=0x558910d08010@(G/w32)  input_0 INPUT PORT
    1:2: VAR 0x558910f3bf70 <e23277> {l8} @dt=0x558910d08010@(G/w32)  input_1 INPUT PORT
    1:2: VAR 0x558910f3c4f0 <e23278> {l9} @dt=0x558910d08010@(G/w32)  input_2 INPUT PORT
    1:2: VAR 0x558910f3ca70 <e23279> {l10} @dt=0x558910d08010@(G/w32)  input_3 INPUT PORT
    1:2: VAR 0x558910f3cff0 <e23280> {l12} @dt=0x558910d08010@(G/w32)  resolved OUTPUT PORT
    1:2: ALWAYS 0x558910f3d7d0 <e7624> {l15} [always_comb]
    1:2:2: BEGIN 0x558910f3d890 <e7567> {l15} [UNNAMED]
    1:2:2:1: CASE 0x558910e4d350 <e7569> {l16}
    1:2:2:1:1: VARREF 0x558910f3d980 <e23281> {l16} @dt=0x558910d514f0@(G/w2)  control [RV] <- VAR 0x558910f35900 <e23275> {l6} @dt=0x558910d514f0@(G/w2)  control INPUT PORT
    1:2:2:1:2: CASEITEM 0x558910f3daa0 <e7582> {l17}
    1:2:2:1:2:1: CONST 0x558910f3db60 <e23282> {l17} @dt=0x558910d514f0@(G/w2)  2'h0
    1:2:2:1:2:2: ASSIGN 0x558910f3dcd0 <e23285> {l17} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x558910f3dd90 <e23283> {l17} @dt=0x558910d08010@(G/w32)  input_0 [RV] <- VAR 0x558910f35f80 <e23276> {l7} @dt=0x558910d08010@(G/w32)  input_0 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558910f3deb0 <e23284> {l17} @dt=0x558910d08010@(G/w32)  resolved [LV] => VAR 0x558910f3cff0 <e23280> {l12} @dt=0x558910d08010@(G/w32)  resolved OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910f3dfd0 <e7595> {l18}
    1:2:2:1:2:1: CONST 0x558910f3e090 <e23286> {l18} @dt=0x558910d514f0@(G/w2)  2'h1
    1:2:2:1:2:2: ASSIGN 0x558910f3e200 <e23289> {l18} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x558910f3e2c0 <e23287> {l18} @dt=0x558910d08010@(G/w32)  input_1 [RV] <- VAR 0x558910f3bf70 <e23277> {l8} @dt=0x558910d08010@(G/w32)  input_1 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558910f3e3e0 <e23288> {l18} @dt=0x558910d08010@(G/w32)  resolved [LV] => VAR 0x558910f3cff0 <e23280> {l12} @dt=0x558910d08010@(G/w32)  resolved OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910f3e500 <e7608> {l19}
    1:2:2:1:2:1: CONST 0x558910f3e5c0 <e23290> {l19} @dt=0x558910d514f0@(G/w2)  2'h2
    1:2:2:1:2:2: ASSIGN 0x558910f3e730 <e23293> {l19} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x558910f3e7f0 <e23291> {l19} @dt=0x558910d08010@(G/w32)  input_2 [RV] <- VAR 0x558910f3c4f0 <e23278> {l9} @dt=0x558910d08010@(G/w32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558910f3e910 <e23292> {l19} @dt=0x558910d08010@(G/w32)  resolved [LV] => VAR 0x558910f3cff0 <e23280> {l12} @dt=0x558910d08010@(G/w32)  resolved OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x558910f3ea30 <e7621> {l20}
    1:2:2:1:2:1: CONST 0x558910f3eaf0 <e23294> {l20} @dt=0x558910d514f0@(G/w2)  2'h3
    1:2:2:1:2:2: ASSIGN 0x558910f3ec60 <e23297> {l20} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x558910f3ed20 <e23295> {l20} @dt=0x558910d08010@(G/w32)  input_3 [RV] <- VAR 0x558910f3ca70 <e23279> {l10} @dt=0x558910d08010@(G/w32)  input_3 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x558910f3ee40 <e23296> {l20} @dt=0x558910d08010@(G/w32)  resolved [LV] => VAR 0x558910f3cff0 <e23280> {l12} @dt=0x558910d08010@(G/w32)  resolved OUTPUT PORT
    1: MODULE 0x558910e67650 <e10633> {m1}  Program_Counter  L3
    1:2: VAR 0x558910e67ac0 <e23298> {m2} @dt=0x558910ce6310@(G/w1)  clk INPUT PORT
    1:2: VAR 0x558910e68c00 <e23299> {m3} @dt=0x558910d08010@(G/w32)  address_input INPUT PORT
    1:2: VAR 0x558910e69120 <e23300> {m4} @dt=0x558910ce6310@(G/w1)  enable INPUT PORT
    1:2: VAR 0x558910e69640 <e23301> {m5} @dt=0x558910ce6310@(G/w1)  reset INPUT PORT
    1:2: VAR 0x558910e69b60 <e23302> {m6} @dt=0x558910ce6310@(G/w1)  halt OUTPUT PORT
    1:2: VAR 0x558910e6ade0 <e23303> {m7} @dt=0x558910d08010@(G/w32)  address_output OUTPUT PORT
    1:2: ALWAYS 0x558910e6bb40 <e7781> {m10} [always_comb]
    1:2:2: BEGIN 0x558910e6b060 <e7718> {m10} [UNNAMED]
    1:2:2:1: ASSIGN 0x558910e6ba00 <e23317> {m11} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1: EQ 0x558910e6b900 <e23315> {m11} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:1: VARREF 0x558910f07f00 <e23304> {m11} @dt=0x558910d08010@(G/w32)  address_output [RV] <- VAR 0x558910e6ade0 <e23303> {m7} @dt=0x558910d08010@(G/w32)  address_output OUTPUT PORT
    1:2:2:1:1:2: CONST 0x558910f814d0 <e23314> {m11} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:2:1:2: VARREF 0x558910f08020 <e23316> {m11} @dt=0x558910ce6310@(G/w1)  halt [LV] => VAR 0x558910e69b60 <e23302> {m6} @dt=0x558910ce6310@(G/w1)  halt OUTPUT PORT
    1:2: ALWAYS 0x558910e6dd40 <e7780> {m13} [always_ff]
    1:2:1: SENTREE 0x558910e6c140 <e7742> {m13}
    1:2:1:1: SENITEM 0x558910e6be20 <e7736> {m13} [POS]
    1:2:1:1:1: VARREF 0x558910f08140 <e23318> {m13} @dt=0x558910ce6310@(G/w1)  clk [RV] <- VAR 0x558910e67ac0 <e23298> {m2} @dt=0x558910ce6310@(G/w1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x558910e6c080 <e7741> {m13} [POS]
    1:2:1:1:1: VARREF 0x558910f08260 <e23319> {m13} @dt=0x558910ce6310@(G/w1)  reset [RV] <- VAR 0x558910e69640 <e23301> {m5} @dt=0x558910ce6310@(G/w1)  reset INPUT PORT
    1:2:2: BEGIN 0x558910e6c280 <e7743> {m13} [UNNAMED]
    1:2:2:1: IF 0x558910e4d540 <e7756> {m14}
    1:2:2:1:1: VARREF 0x558910f08380 <e23320> {m14} @dt=0x558910ce6310@(G/w1)  reset [RV] <- VAR 0x558910e69640 <e23301> {m5} @dt=0x558910ce6310@(G/w1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x558910e6c6b0 <e7745> {m14} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x558910e6cde0 <e23323> {m15} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:1:1: CONST 0x558910e6cb10 <e23321> {m15} @dt=0x558910d08010@(G/w32)  32'hbfc00000
    1:2:2:1:2:1:2: VARREF 0x558910f084a0 <e23322> {m15} @dt=0x558910d08010@(G/w32)  address_output [LV] => VAR 0x558910e6ade0 <e23303> {m7} @dt=0x558910d08010@(G/w32)  address_output OUTPUT PORT
    1:2:2:1: IF 0x558910e6dbc0 <e7778> {m17}
    1:2:2:1:1: LOGAND 0x558910e6d480 <e23328> {m17} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:1: LOGNOT 0x558910e6d130 <e23325> {m17} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:1:1: VARREF 0x558910f085c0 <e23324> {m17} @dt=0x558910ce6310@(G/w1)  enable [RV] <- VAR 0x558910e69120 <e23300> {m4} @dt=0x558910ce6310@(G/w1)  enable INPUT PORT
    1:2:2:1:1:2: LOGNOT 0x558910e6d3c0 <e23327> {m17} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:2:1: VARREF 0x558910f086e0 <e23326> {m17} @dt=0x558910ce6310@(G/w1)  reset [RV] <- VAR 0x558910e69640 <e23301> {m5} @dt=0x558910ce6310@(G/w1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x558910e6d5c0 <e7770> {m17} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x558910e6da80 <e23331> {m18} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:1:1: VARREF 0x558910f08800 <e23329> {m18} @dt=0x558910d08010@(G/w32)  address_input [RV] <- VAR 0x558910e68c00 <e23299> {m3} @dt=0x558910d08010@(G/w32)  address_input INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x558910f08920 <e23330> {m18} @dt=0x558910d08010@(G/w32)  address_output [LV] => VAR 0x558910e6ade0 <e23303> {m7} @dt=0x558910d08010@(G/w32)  address_output OUTPUT PORT
    1: MODULE 0x558910e712a0 <e10634> {n2}  Register_File  L3
    1:2: VAR 0x558910e71790 <e23332> {n3} @dt=0x558910ce6310@(G/w1)  clk INPUT PORT
    1:2: VAR 0x558910e71cb0 <e23333> {n4} @dt=0x558910ce6310@(G/w1)  pipelined INPUT PORT
    1:2: VAR 0x558910e721d0 <e23334> {n5} @dt=0x558910ce6310@(G/w1)  HI_LO_output INPUT PORT
    1:2: VAR 0x558910e726f0 <e23335> {n6} @dt=0x558910ce6310@(G/w1)  write_enable INPUT PORT
    1:2: VAR 0x558910e72ab0 <e23336> {n6} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_enable INPUT PORT
    1:2: VAR 0x558910e73c70 <e23337> {n7} @dt=0x558910d1e190@(G/w5)  read_address_1 INPUT PORT
    1:2: VAR 0x558910e74450 <e23338> {n7} @dt=0x558910d1e190@(G/w5)  read_address_2 INPUT PORT
    1:2: VAR 0x558910e74c30 <e23339> {n7} @dt=0x558910d1e190@(G/w5)  write_address INPUT PORT
    1:2: VAR 0x558910e75e70 <e23340> {n8} @dt=0x558910d08010@(G/w32)  write_data INPUT PORT
    1:2: VAR 0x558910e76650 <e23341> {n8} @dt=0x558910d08010@(G/w32)  HI_write_data INPUT PORT
    1:2: VAR 0x558910e76e30 <e23342> {n8} @dt=0x558910d08010@(G/w32)  LO_write_data INPUT PORT
    1:2: VAR 0x558910e780a0 <e23343> {n9} @dt=0x558910d08010@(G/w32)  read_data_1 OUTPUT PORT
    1:2: VAR 0x558910e788b0 <e23344> {n9} @dt=0x558910d08010@(G/w32)  read_data_2 OUTPUT PORT
    1:2: VAR 0x558910e79b20 <e23345> {n10} @dt=0x558910d08010@(G/w32)  read_register_2 OUTPUT PORT
    1:2: VAR 0x558910e7b690 <e16162> {n13} @dt=0x558910e7b5b0@(w32)u[31:0]  registers VAR
    1:2: VAR 0x558910e7c7e0 <e23366> {n14} @dt=0x558910d08010@(G/w32)  HI_reg VAR
    1:2: VAR 0x558910e7cf10 <e23367> {n14} @dt=0x558910d08010@(G/w32)  LO_reg VAR
    1:2: VAR 0x558910e7e080 <e23368> {n15} @dt=0x558910d08010@(G/w32)  read_data_1_pre_mux VAR
    1:2: VAR 0x558910e7f230 <e23369> {n16} @dt=0x558910d08010@(G/w32)  read_data_2_pre_mux VAR
    1:2: ASSIGNW 0x558910e805b0 <e23397> {n20} @dt=0x558910d08010@(G/w32)
    1:2:1: COND 0x558910e804f0 <e23395> {n20} @dt=0x558910d08010@(G/w32)
    1:2:1:1: NEQ 0x558910e7fbd0 <e23382> {n20} @dt=0x558910ce6310@(G/w1)
    1:2:1:1:1: EXTEND 0x558910f52d80 <e23371> {n20} @dt=0x558910d08010@(G/w32)
    1:2:1:1:1:1: VARREF 0x558910f05c20 <e23370> {n20} @dt=0x558910d1e190@(G/w5)  read_address_1 [RV] <- VAR 0x558910e73c70 <e23337> {n7} @dt=0x558910d1e190@(G/w5)  read_address_1 INPUT PORT
    1:2:1:1:2: CONST 0x558910f81bc0 <e23381> {n20} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:1:2: ARRAYSEL 0x558910f52e40 <e23384> {n20} @dt=0x558910d08010@(G/w32)
    1:2:1:2:1: VARREF 0x558910f05d40 <e16221> {n20} @dt=0x558910e7b5b0@(w32)u[31:0]  registers [RV] <- VAR 0x558910e7b690 <e16162> {n13} @dt=0x558910e7b5b0@(w32)u[31:0]  registers VAR
    1:2:1:2:2: VARREF 0x558910f05e60 <e23383> {n20} @dt=0x558910d1e190@(G/w5)  read_address_1 [RV] <- VAR 0x558910e73c70 <e23337> {n7} @dt=0x558910d1e190@(G/w5)  read_address_1 INPUT PORT
    1:2:1:3: CONST 0x558910f81e10 <e23394> {n20} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:2: VARREF 0x558910f05f80 <e23396> {n20} @dt=0x558910d08010@(G/w32)  read_data_1_pre_mux [LV] => VAR 0x558910e7e080 <e23368> {n15} @dt=0x558910d08010@(G/w32)  read_data_1_pre_mux VAR
    1:2: ASSIGNW 0x558910e81830 <e23425> {n21} @dt=0x558910d08010@(G/w32)
    1:2:1: COND 0x558910e81770 <e23423> {n21} @dt=0x558910d08010@(G/w32)
    1:2:1:1: NEQ 0x558910e80e50 <e23410> {n21} @dt=0x558910ce6310@(G/w1)
    1:2:1:1:1: EXTEND 0x558910f53280 <e23399> {n21} @dt=0x558910d08010@(G/w32)
    1:2:1:1:1:1: VARREF 0x558910f060a0 <e23398> {n21} @dt=0x558910d1e190@(G/w5)  read_address_2 [RV] <- VAR 0x558910e74450 <e23338> {n7} @dt=0x558910d1e190@(G/w5)  read_address_2 INPUT PORT
    1:2:1:1:2: CONST 0x558910f82060 <e23409> {n21} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:1:2: ARRAYSEL 0x558910f53340 <e23412> {n21} @dt=0x558910d08010@(G/w32)
    1:2:1:2:1: VARREF 0x558910f061c0 <e16262> {n21} @dt=0x558910e7b5b0@(w32)u[31:0]  registers [RV] <- VAR 0x558910e7b690 <e16162> {n13} @dt=0x558910e7b5b0@(w32)u[31:0]  registers VAR
    1:2:1:2:2: VARREF 0x558910f062e0 <e23411> {n21} @dt=0x558910d1e190@(G/w5)  read_address_2 [RV] <- VAR 0x558910e74450 <e23338> {n7} @dt=0x558910d1e190@(G/w5)  read_address_2 INPUT PORT
    1:2:1:3: CONST 0x558910f822b0 <e23422> {n21} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:2: VARREF 0x558910f06400 <e23424> {n21} @dt=0x558910d08010@(G/w32)  read_data_2_pre_mux [LV] => VAR 0x558910e7f230 <e23369> {n16} @dt=0x558910d08010@(G/w32)  read_data_2_pre_mux VAR
    1:2: ASSIGNW 0x558910e82090 <e23431> {n22} @dt=0x558910d08010@(G/w32)
    1:2:1: COND 0x558910e81fd0 <e23429> {n22} @dt=0x558910d08010@(G/w32)
    1:2:1:1: VARREF 0x558910f06520 <e23426> {n22} @dt=0x558910ce6310@(G/w1)  HI_LO_output [RV] <- VAR 0x558910e721d0 <e23334> {n5} @dt=0x558910ce6310@(G/w1)  HI_LO_output INPUT PORT
    1:2:1:2: VARREF 0x558910f06640 <e23427> {n22} @dt=0x558910d08010@(G/w32)  LO_reg [RV] <- VAR 0x558910e7cf10 <e23367> {n14} @dt=0x558910d08010@(G/w32)  LO_reg VAR
    1:2:1:3: VARREF 0x558910f06760 <e23428> {n22} @dt=0x558910d08010@(G/w32)  read_data_1_pre_mux [RV] <- VAR 0x558910e7e080 <e23368> {n15} @dt=0x558910d08010@(G/w32)  read_data_1_pre_mux VAR
    1:2:2: VARREF 0x558910f06880 <e23430> {n22} @dt=0x558910d08010@(G/w32)  read_data_1 [LV] => VAR 0x558910e780a0 <e23343> {n9} @dt=0x558910d08010@(G/w32)  read_data_1 OUTPUT PORT
    1:2: ASSIGNW 0x558910e828d0 <e23437> {n23} @dt=0x558910d08010@(G/w32)
    1:2:1: COND 0x558910e82810 <e23435> {n23} @dt=0x558910d08010@(G/w32)
    1:2:1:1: VARREF 0x558910f069a0 <e23432> {n23} @dt=0x558910ce6310@(G/w1)  HI_LO_output [RV] <- VAR 0x558910e721d0 <e23334> {n5} @dt=0x558910ce6310@(G/w1)  HI_LO_output INPUT PORT
    1:2:1:2: VARREF 0x558910f06ac0 <e23433> {n23} @dt=0x558910d08010@(G/w32)  HI_reg [RV] <- VAR 0x558910e7c7e0 <e23366> {n14} @dt=0x558910d08010@(G/w32)  HI_reg VAR
    1:2:1:3: VARREF 0x558910f06be0 <e23434> {n23} @dt=0x558910d08010@(G/w32)  read_data_2_pre_mux [RV] <- VAR 0x558910e7f230 <e23369> {n16} @dt=0x558910d08010@(G/w32)  read_data_2_pre_mux VAR
    1:2:2: VARREF 0x558910f06d00 <e23436> {n23} @dt=0x558910d08010@(G/w32)  read_data_2 [LV] => VAR 0x558910e788b0 <e23344> {n9} @dt=0x558910d08010@(G/w32)  read_data_2 OUTPUT PORT
    1:2: ASSIGNW 0x558910e831d0 <e23440> {n24} @dt=0x558910d08010@(G/w32)
    1:2:1: ARRAYSEL 0x558910f53860 <e23438> {n24} @dt=0x558910d08010@(G/w32)
    1:2:1:1: VARREF 0x558910f06e20 <e16314> {n24} @dt=0x558910e7b5b0@(w32)u[31:0]  registers [RV] <- VAR 0x558910e7b690 <e16162> {n13} @dt=0x558910e7b5b0@(w32)u[31:0]  registers VAR
    1:2:1:2: CONST 0x558910f53a00 <e16334> {n24} @dt=0x558910f53920@(G/sw5)  5'h2
    1:2:2: VARREF 0x558910f06f40 <e23439> {n24} @dt=0x558910d08010@(G/w32)  read_register_2 [LV] => VAR 0x558910e79b20 <e23345> {n10} @dt=0x558910d08010@(G/w32)  read_register_2 OUTPUT PORT
    1:2: VAR 0x558910e835a0 <e23441> {n29} @dt=0x558910ce6310@(G/w1)  modified_write_clk VAR
    1:2: ASSIGNW 0x558910e83d30 <e23446> {n30} @dt=0x558910ce6310@(G/w1)
    1:2:1: XOR 0x558910e83c70 <e23444> {n30} @dt=0x558910ce6310@(G/w1)
    1:2:1:1: VARREF 0x558910f07060 <e23442> {n30} @dt=0x558910ce6310@(G/w1)  clk [RV] <- VAR 0x558910e71790 <e23332> {n3} @dt=0x558910ce6310@(G/w1)  clk INPUT PORT
    1:2:1:2: VARREF 0x558910f07180 <e23443> {n30} @dt=0x558910ce6310@(G/w1)  pipelined [RV] <- VAR 0x558910e71cb0 <e23333> {n4} @dt=0x558910ce6310@(G/w1)  pipelined INPUT PORT
    1:2:2: VARREF 0x558910f072a0 <e23445> {n30} @dt=0x558910ce6310@(G/w1)  modified_write_clk [LV] => VAR 0x558910e835a0 <e23441> {n29} @dt=0x558910ce6310@(G/w1)  modified_write_clk VAR
    1:2: ALWAYS 0x558910e85af0 <e8235> {n31} [always_ff]
    1:2:1: SENTREE 0x558910e84180 <e8204> {n31}
    1:2:1:1: SENITEM 0x558910e840c0 <e8202> {n31} [POS]
    1:2:1:1:1: VARREF 0x558910f073c0 <e23447> {n31} @dt=0x558910ce6310@(G/w1)  modified_write_clk [RV] <- VAR 0x558910e835a0 <e23441> {n29} @dt=0x558910ce6310@(G/w1)  modified_write_clk VAR
    1:2:2: BEGIN 0x558910e842c0 <e8205> {n31} [UNNAMED]
    1:2:2:1: IF 0x558910e84cd0 <e8216> {n32}
    1:2:2:1:1: VARREF 0x558910f074e0 <e23448> {n32} @dt=0x558910ce6310@(G/w1)  write_enable [RV] <- VAR 0x558910e726f0 <e23335> {n6} @dt=0x558910ce6310@(G/w1)  write_enable INPUT PORT
    1:2:2:1:2: ASSIGNDLY 0x558910e84bd0 <e23452> {n32} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:1: VARREF 0x558910f07600 <e23449> {n32} @dt=0x558910d08010@(G/w32)  write_data [RV] <- VAR 0x558910e75e70 <e23340> {n8} @dt=0x558910d08010@(G/w32)  write_data INPUT PORT
    1:2:2:1:2:2: ARRAYSEL 0x558910f53e10 <e23451> {n32} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:2:1: VARREF 0x558910f07720 <e16359> {n32} @dt=0x558910e7b5b0@(w32)u[31:0]  registers [LV] => VAR 0x558910e7b690 <e16162> {n13} @dt=0x558910e7b5b0@(w32)u[31:0]  registers VAR
    1:2:2:1:2:2:2: VARREF 0x558910f07840 <e23450> {n32} @dt=0x558910d1e190@(G/w5)  write_address [RV] <- VAR 0x558910e74c30 <e23339> {n7} @dt=0x558910d1e190@(G/w5)  write_address INPUT PORT
    1:2:2:1: IF 0x558910e859e0 <e8233> {n33}
    1:2:2:1:1: VARREF 0x558910f07960 <e23453> {n33} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_enable [RV] <- VAR 0x558910e72ab0 <e23336> {n6} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_enable INPUT PORT
    1:2:2:1:2: BEGIN 0x558910e85080 <e8219> {n33} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x558910e854c0 <e23456> {n34} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:1:1: VARREF 0x558910f07a80 <e23454> {n34} @dt=0x558910d08010@(G/w32)  HI_write_data [RV] <- VAR 0x558910e76650 <e23341> {n8} @dt=0x558910d08010@(G/w32)  HI_write_data INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x558910f07ba0 <e23455> {n34} @dt=0x558910d08010@(G/w32)  HI_reg [LV] => VAR 0x558910e7c7e0 <e23366> {n14} @dt=0x558910d08010@(G/w32)  HI_reg VAR
    1:2:2:1:2:1: ASSIGNDLY 0x558910e858a0 <e23459> {n35} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:1:1: VARREF 0x558910f07cc0 <e23457> {n35} @dt=0x558910d08010@(G/w32)  LO_write_data [RV] <- VAR 0x558910e76e30 <e23342> {n8} @dt=0x558910d08010@(G/w32)  LO_write_data INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x558910f07de0 <e23458> {n35} @dt=0x558910d08010@(G/w32)  LO_reg [LV] => VAR 0x558910e7cf10 <e23367> {n14} @dt=0x558910d08010@(G/w32)  LO_reg VAR
    1: MODULE 0x558910e86920 <e10635> {o1}  Sign_Extension  L3
    1:2: VAR 0x558910e87a10 <e23460> {o3} @dt=0x558910d25f30@(G/w16)  short_input INPUT PORT
    1:2: VAR 0x558910e88c50 <e23461> {o4} @dt=0x558910d08010@(G/w32)  extended_output OUTPUT PORT
    1:2: ASSIGNW 0x558910e8a340 <e23490> {o6} @dt=0x558910d08010@(G/w32)
    1:2:1: REPLICATE 0x558910e89f10 <e23488> {o6} @dt=0x558910d08010@(G/w32)
    1:2:1:1: CONCAT 0x558910e89e10 <e23486> {o6} @dt=0x558910d08010@(G/w32)
    1:2:1:1:1: REPLICATE 0x558910e89ad0 <e23484> {o6} @dt=0x558910d25f30@(G/w16)
    1:2:1:1:1:1: SEL 0x558910f52520 <e23473> {o6} @dt=0x558910ce6310@(G/w1) decl[15:0]]
    1:2:1:1:1:1:1: VARREF 0x558910f058c0 <e23462> {o6} @dt=0x558910d25f30@(G/w16)  short_input [RV] <- VAR 0x558910e87a10 <e23460> {o3} @dt=0x558910d25f30@(G/w16)  short_input INPUT PORT
    1:2:1:1:1:1:2: CONST 0x558910f527b0 <e16057> {o6} @dt=0x558910f526d0@(G/sw4)  4'hf
    1:2:1:1:1:1:3: CONST 0x558910f82500 <e23472> {o6} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:1:1:1:2: CONST 0x558910f82750 <e23483> {o6} @dt=0x558910f7b2d0@(G/sw32)  32'sh10
    1:2:1:1:2: VARREF 0x558910f059e0 <e23485> {o6} @dt=0x558910d25f30@(G/w16)  short_input [RV] <- VAR 0x558910e87a10 <e23460> {o3} @dt=0x558910d25f30@(G/w16)  short_input INPUT PORT
    1:2:1:2: CONST 0x558910e89fd0 <e23487> {o6} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:2: VARREF 0x558910f05b00 <e23489> {o6} @dt=0x558910d08010@(G/w32)  extended_output [LV] => VAR 0x558910e88c50 <e23461> {o4} @dt=0x558910d08010@(G/w32)  extended_output OUTPUT PORT
    1: MODULE 0x558910e8b910 <e10636> {p1}  Or_Gate  L3
    1:2: VAR 0x558910e8be20 <e23491> {p3} @dt=0x558910ce6310@(G/w1)  input_A INPUT PORT
    1:2: VAR 0x558910e8c340 <e23492> {p4} @dt=0x558910ce6310@(G/w1)  input_B INPUT PORT
    1:2: VAR 0x558910e8c8a0 <e23493> {p6} @dt=0x558910ce6310@(G/w1)  output_C OUTPUT PORT
    1:2: ASSIGNW 0x558910e8cf80 <e23498> {p8} @dt=0x558910ce6310@(G/w1)
    1:2:1: LOGOR 0x558910e8cec0 <e23496> {p8} @dt=0x558910ce6310@(G/w1)
    1:2:1:1: VARREF 0x558910f05560 <e23494> {p8} @dt=0x558910ce6310@(G/w1)  input_A [RV] <- VAR 0x558910e8be20 <e23491> {p3} @dt=0x558910ce6310@(G/w1)  input_A INPUT PORT
    1:2:1:2: VARREF 0x558910f05680 <e23495> {p8} @dt=0x558910ce6310@(G/w1)  input_B [RV] <- VAR 0x558910e8c340 <e23492> {p4} @dt=0x558910ce6310@(G/w1)  input_B INPUT PORT
    1:2:2: VARREF 0x558910f057a0 <e23497> {p8} @dt=0x558910ce6310@(G/w1)  output_C [LV] => VAR 0x558910e8c8a0 <e23493> {p6} @dt=0x558910ce6310@(G/w1)  output_C OUTPUT PORT
    1: MODULE 0x558910e93850 <e10637> {q1}  Decode_Execute_Register  L3
    1:2: VAR 0x558910e93cc0 <e23499> {q3} @dt=0x558910ce6310@(G/w1)  clk INPUT PORT
    1:2: VAR 0x558910e940e0 <e23500> {q4} @dt=0x558910ce6310@(G/w1)  clear INPUT PORT
    1:2: VAR 0x558910e94500 <e23501> {q5} @dt=0x558910ce6310@(G/w1)  reset INPUT PORT
    1:2: VAR 0x558910e94920 <e23502> {q7} @dt=0x558910ce6310@(G/w1)  register_write_decode INPUT PORT
    1:2: VAR 0x558910e94d80 <e23503> {q8} @dt=0x558910ce6310@(G/w1)  memory_to_register_decode INPUT PORT
    1:2: VAR 0x558910e955e0 <e23504> {q9} @dt=0x558910ce6310@(G/w1)  memory_write_decode INPUT PORT
    1:2: VAR 0x558910e95a60 <e23505> {q10} @dt=0x558910ce6310@(G/w1)  ALU_src_B_decode INPUT PORT
    1:2: VAR 0x558910e95fc0 <e23506> {q11} @dt=0x558910ce6310@(G/w1)  register_destination_decode INPUT PORT
    1:2: VAR 0x558910e964e0 <e23507> {q12} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_decode INPUT PORT
    1:2: VAR 0x558910e97760 <e23508> {q13} @dt=0x558910d17630@(G/w6)  ALU_function_decode INPUT PORT
    1:2: VAR 0x558910e989c0 <e23509> {q14} @dt=0x558910d1e190@(G/w5)  Rs_decode INPUT PORT
    1:2: VAR 0x558910e99c00 <e23510> {q15} @dt=0x558910d1e190@(G/w5)  Rt_decode INPUT PORT
    1:2: VAR 0x558910e9ae40 <e23511> {q16} @dt=0x558910d1e190@(G/w5)  Rd_decode INPUT PORT
    1:2: VAR 0x558910e9c080 <e23512> {q17} @dt=0x558910d08010@(G/w32)  sign_imm_decode INPUT PORT
    1:2: VAR 0x558910e9c5a0 <e23513> {q18} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_decode INPUT PORT
    1:2: VAR 0x558910e9cb60 <e23514> {q20} @dt=0x558910ce6310@(G/w1)  register_write_execute OUTPUT PORT
    1:2: VAR 0x558910e9d180 <e23515> {q21} @dt=0x558910ce6310@(G/w1)  memory_to_register_execute OUTPUT PORT
    1:2: VAR 0x558910e9d740 <e23516> {q22} @dt=0x558910ce6310@(G/w1)  memory_write_execute OUTPUT PORT
    1:2: VAR 0x558910e9dd10 <e23517> {q23} @dt=0x558910ce6310@(G/w1)  ALU_src_B_execute OUTPUT PORT
    1:2: VAR 0x558910e9e330 <e23518> {q24} @dt=0x558910ce6310@(G/w1)  register_destination_execute OUTPUT PORT
    1:2: VAR 0x558910e9e940 <e23519> {q25} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_execute OUTPUT PORT
    1:2: VAR 0x558910e9fc20 <e23520> {q26} @dt=0x558910d17630@(G/w6)  ALU_function_execute OUTPUT PORT
    1:2: VAR 0x558910ea0e80 <e23521> {q27} @dt=0x558910d1e190@(G/w5)  Rs_execute OUTPUT PORT
    1:2: VAR 0x558910ea20f0 <e23522> {q28} @dt=0x558910d1e190@(G/w5)  Rt_execute OUTPUT PORT
    1:2: VAR 0x558910ea3360 <e23523> {q29} @dt=0x558910d1e190@(G/w5)  Rd_execute OUTPUT PORT
    1:2: VAR 0x558910ea4660 <e23524> {q30} @dt=0x558910d08010@(G/w32)  sign_imm_execute OUTPUT PORT
    1:2: VAR 0x558910ea4c80 <e23525> {q31} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_execute OUTPUT PORT
    1:2: VAR 0x558910ea5fe0 <e23526> {q34} @dt=0x558910d08010@(G/w32)  read_data_one_decode INPUT PORT
    1:2: VAR 0x558910ea72d0 <e23527> {q35} @dt=0x558910d08010@(G/w32)  read_data_two_decode INPUT PORT
    1:2: VAR 0x558910ea8600 <e23528> {q37} @dt=0x558910d08010@(G/w32)  read_data_one_execute OUTPUT PORT
    1:2: VAR 0x558910ea9930 <e23529> {q38} @dt=0x558910d08010@(G/w32)  read_data_two_execute OUTPUT PORT
    1:2: ALWAYS 0x558910eb7170 <e9282> {q42} [always_ff]
    1:2:1: SENTREE 0x558910eaa120 <e8935> {q42}
    1:2:1:1: SENITEM 0x558910ea9dd0 <e8929> {q42} [POS]
    1:2:1:1:1: VARREF 0x558910f01990 <e23530> {q42} @dt=0x558910ce6310@(G/w1)  clk [RV] <- VAR 0x558910e93cc0 <e23499> {q3} @dt=0x558910ce6310@(G/w1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x558910eaa060 <e8934> {q42} [POS]
    1:2:1:1:1: VARREF 0x558910f01ab0 <e23531> {q42} @dt=0x558910ce6310@(G/w1)  reset [RV] <- VAR 0x558910e94500 <e23501> {q5} @dt=0x558910ce6310@(G/w1)  reset INPUT PORT
    1:2:2: BEGIN 0x558910eaa260 <e8936> {q42} [UNNAMED]
    1:2:2:1: IF 0x558910eb7020 <e9279> {q43}
    1:2:2:1:1: LOGOR 0x558910eaa750 <e23534> {q43} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:1:1: VARREF 0x558910f01bd0 <e23532> {q43} @dt=0x558910ce6310@(G/w1)  clear [RV] <- VAR 0x558910e940e0 <e23500> {q4} @dt=0x558910ce6310@(G/w1)  clear INPUT PORT
    1:2:2:1:1:2: VARREF 0x558910f01cf0 <e23533> {q43} @dt=0x558910ce6310@(G/w1)  reset [RV] <- VAR 0x558910e94500 <e23501> {q5} @dt=0x558910ce6310@(G/w1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x558910eaa930 <e8943> {q43} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x558910eaafc0 <e23537> {q44} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:1:1: CONST 0x558910f50740 <e23535> {q44} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x558910f01e10 <e23536> {q44} @dt=0x558910ce6310@(G/w1)  register_write_execute [LV] => VAR 0x558910e9cb60 <e23514> {q20} @dt=0x558910ce6310@(G/w1)  register_write_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910eab6a0 <e23540> {q45} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:1:1: CONST 0x558910f50a70 <e23538> {q45} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x558910f01f30 <e23539> {q45} @dt=0x558910ce6310@(G/w1)  memory_to_register_execute [LV] => VAR 0x558910e9d180 <e23515> {q21} @dt=0x558910ce6310@(G/w1)  memory_to_register_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910eabd00 <e23543> {q46} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:1:1: CONST 0x558910f50da0 <e23541> {q46} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x558910f02050 <e23542> {q46} @dt=0x558910ce6310@(G/w1)  memory_write_execute [LV] => VAR 0x558910e9d740 <e23516> {q22} @dt=0x558910ce6310@(G/w1)  memory_write_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910eac2f0 <e23546> {q47} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:1:1: CONST 0x558910f510d0 <e23544> {q47} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x558910f02170 <e23545> {q47} @dt=0x558910ce6310@(G/w1)  ALU_src_B_execute [LV] => VAR 0x558910e9dd10 <e23517> {q23} @dt=0x558910ce6310@(G/w1)  ALU_src_B_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910eac870 <e23549> {q48} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:1:1: CONST 0x558910f51400 <e23547> {q48} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x558910f02290 <e23548> {q48} @dt=0x558910ce6310@(G/w1)  register_destination_execute [LV] => VAR 0x558910e9e330 <e23518> {q24} @dt=0x558910ce6310@(G/w1)  register_destination_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910eacf20 <e23552> {q49} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:1:1: CONST 0x558910f51730 <e23550> {q49} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x558910f023b0 <e23551> {q49} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_execute [LV] => VAR 0x558910e9e940 <e23519> {q25} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910eadbe0 <e23566> {q50} @dt=0x558910d17630@(G/w6)
    1:2:2:1:2:1:1: CONST 0x558910f850f0 <e24145#> {q50} @dt=0x558910d17630@(G/w6)  6'h0
    1:2:2:1:2:1:2: VARREF 0x558910f024d0 <e23565> {q50} @dt=0x558910d17630@(G/w6)  ALU_function_execute [LV] => VAR 0x558910e9fc20 <e23520> {q26} @dt=0x558910d17630@(G/w6)  ALU_function_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910eae860 <e23580> {q51} @dt=0x558910d1e190@(G/w5)
    1:2:2:1:2:1:1: CONST 0x558910f85340 <e24157#> {q51} @dt=0x558910d1e190@(G/w5)  5'h0
    1:2:2:1:2:1:2: VARREF 0x558910f025f0 <e23579> {q51} @dt=0x558910d1e190@(G/w5)  Rt_execute [LV] => VAR 0x558910ea20f0 <e23522> {q28} @dt=0x558910d1e190@(G/w5)  Rt_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910eaf510 <e23594> {q52} @dt=0x558910d1e190@(G/w5)
    1:2:2:1:2:1:1: CONST 0x558910f85590 <e24169#> {q52} @dt=0x558910d1e190@(G/w5)  5'h0
    1:2:2:1:2:1:2: VARREF 0x558910f02710 <e23593> {q52} @dt=0x558910d1e190@(G/w5)  Rd_execute [LV] => VAR 0x558910ea3360 <e23523> {q29} @dt=0x558910d1e190@(G/w5)  Rd_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910eb01c0 <e23608> {q53} @dt=0x558910d1e190@(G/w5)
    1:2:2:1:2:1:1: CONST 0x558910f857e0 <e24181#> {q53} @dt=0x558910d1e190@(G/w5)  5'h0
    1:2:2:1:2:1:2: VARREF 0x558910f02830 <e23607> {q53} @dt=0x558910d1e190@(G/w5)  Rs_execute [LV] => VAR 0x558910ea0e80 <e23521> {q27} @dt=0x558910d1e190@(G/w5)  Rs_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910eb0ee0 <e23622> {q54} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:1:1: CONST 0x558910f85a30 <e24193#> {q54} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:2:1:2:1:2: VARREF 0x558910f02950 <e23621> {q54} @dt=0x558910d08010@(G/w32)  sign_imm_execute [LV] => VAR 0x558910ea4660 <e23524> {q30} @dt=0x558910d08010@(G/w32)  sign_imm_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910eb1580 <e23625> {q55} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:1:1: CONST 0x558910f51ec0 <e23623> {q55} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x558910f02a70 <e23624> {q55} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_execute [LV] => VAR 0x558910ea4c80 <e23525> {q31} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910eb22e0 <e23639> {q57} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:1:1: CONST 0x558910f85c80 <e24205#> {q57} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:2:1:2:1:2: VARREF 0x558910f02b90 <e23638> {q57} @dt=0x558910d08010@(G/w32)  read_data_one_execute [LV] => VAR 0x558910ea8600 <e23528> {q37} @dt=0x558910d08010@(G/w32)  read_data_one_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910eb2fd0 <e23653> {q58} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:1:1: CONST 0x558910f85ed0 <e24217#> {q58} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:2:1:2:1:2: VARREF 0x558910f02cb0 <e23652> {q58} @dt=0x558910d08010@(G/w32)  read_data_two_execute [LV] => VAR 0x558910ea9930 <e23529> {q38} @dt=0x558910d08010@(G/w32)  read_data_two_execute OUTPUT PORT
    1:2:2:1:3: BEGIN 0x558910eb3220 <e9195> {q59} [UNNAMED]
    1:2:2:1:3:1: ASSIGNDLY 0x558910eb36a0 <e23656> {q60} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x558910f02dd0 <e23654> {q60} @dt=0x558910ce6310@(G/w1)  register_write_decode [RV] <- VAR 0x558910e94920 <e23502> {q7} @dt=0x558910ce6310@(G/w1)  register_write_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910f02ef0 <e23655> {q60} @dt=0x558910ce6310@(G/w1)  register_write_execute [LV] => VAR 0x558910e9cb60 <e23514> {q20} @dt=0x558910ce6310@(G/w1)  register_write_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910eb3b70 <e23659> {q61} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x558910f03010 <e23657> {q61} @dt=0x558910ce6310@(G/w1)  memory_to_register_decode [RV] <- VAR 0x558910e94d80 <e23503> {q8} @dt=0x558910ce6310@(G/w1)  memory_to_register_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910f03130 <e23658> {q61} @dt=0x558910ce6310@(G/w1)  memory_to_register_execute [LV] => VAR 0x558910e9d180 <e23515> {q21} @dt=0x558910ce6310@(G/w1)  memory_to_register_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910eb3fa0 <e23662> {q62} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x558910f03250 <e23660> {q62} @dt=0x558910ce6310@(G/w1)  memory_write_decode [RV] <- VAR 0x558910e955e0 <e23504> {q9} @dt=0x558910ce6310@(G/w1)  memory_write_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910f03370 <e23661> {q62} @dt=0x558910ce6310@(G/w1)  memory_write_execute [LV] => VAR 0x558910e9d740 <e23516> {q22} @dt=0x558910ce6310@(G/w1)  memory_write_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910eb4400 <e23665> {q63} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x558910f03490 <e23663> {q63} @dt=0x558910ce6310@(G/w1)  ALU_src_B_decode [RV] <- VAR 0x558910e95a60 <e23505> {q10} @dt=0x558910ce6310@(G/w1)  ALU_src_B_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910f035b0 <e23664> {q63} @dt=0x558910ce6310@(G/w1)  ALU_src_B_execute [LV] => VAR 0x558910e9dd10 <e23517> {q23} @dt=0x558910ce6310@(G/w1)  ALU_src_B_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910eb48d0 <e23668> {q64} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x558910f036d0 <e23666> {q64} @dt=0x558910ce6310@(G/w1)  register_destination_decode [RV] <- VAR 0x558910e95fc0 <e23506> {q11} @dt=0x558910ce6310@(G/w1)  register_destination_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910f037f0 <e23667> {q64} @dt=0x558910ce6310@(G/w1)  register_destination_execute [LV] => VAR 0x558910e9e330 <e23518> {q24} @dt=0x558910ce6310@(G/w1)  register_destination_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910eb4d70 <e23671> {q65} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x558910f03910 <e23669> {q65} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_decode [RV] <- VAR 0x558910e964e0 <e23507> {q12} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910f03a30 <e23670> {q65} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_execute [LV] => VAR 0x558910e9e940 <e23519> {q25} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910eb51a0 <e23674> {q66} @dt=0x558910d17630@(G/w6)
    1:2:2:1:3:1:1: VARREF 0x558910f03b50 <e23672> {q66} @dt=0x558910d17630@(G/w6)  ALU_function_decode [RV] <- VAR 0x558910e97760 <e23508> {q13} @dt=0x558910d17630@(G/w6)  ALU_function_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910f03c70 <e23673> {q66} @dt=0x558910d17630@(G/w6)  ALU_function_execute [LV] => VAR 0x558910e9fc20 <e23520> {q26} @dt=0x558910d17630@(G/w6)  ALU_function_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910eb5550 <e23677> {q67} @dt=0x558910d1e190@(G/w5)
    1:2:2:1:3:1:1: VARREF 0x558910f03d90 <e23675> {q67} @dt=0x558910d1e190@(G/w5)  Rs_decode [RV] <- VAR 0x558910e989c0 <e23509> {q14} @dt=0x558910d1e190@(G/w5)  Rs_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910f03eb0 <e23676> {q67} @dt=0x558910d1e190@(G/w5)  Rs_execute [LV] => VAR 0x558910ea0e80 <e23521> {q27} @dt=0x558910d1e190@(G/w5)  Rs_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910eb5930 <e23680> {q68} @dt=0x558910d1e190@(G/w5)
    1:2:2:1:3:1:1: VARREF 0x558910f03fd0 <e23678> {q68} @dt=0x558910d1e190@(G/w5)  Rt_decode [RV] <- VAR 0x558910e99c00 <e23510> {q15} @dt=0x558910d1e190@(G/w5)  Rt_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910f040f0 <e23679> {q68} @dt=0x558910d1e190@(G/w5)  Rt_execute [LV] => VAR 0x558910ea20f0 <e23522> {q28} @dt=0x558910d1e190@(G/w5)  Rt_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910eb5d10 <e23683> {q69} @dt=0x558910d1e190@(G/w5)
    1:2:2:1:3:1:1: VARREF 0x558910f04210 <e23681> {q69} @dt=0x558910d1e190@(G/w5)  Rd_decode [RV] <- VAR 0x558910e9ae40 <e23511> {q16} @dt=0x558910d1e190@(G/w5)  Rd_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910f04330 <e23682> {q69} @dt=0x558910d1e190@(G/w5)  Rd_execute [LV] => VAR 0x558910ea3360 <e23523> {q29} @dt=0x558910d1e190@(G/w5)  Rd_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910eb6130 <e23686> {q70} @dt=0x558910d08010@(G/w32)
    1:2:2:1:3:1:1: VARREF 0x558910f04450 <e23684> {q70} @dt=0x558910d08010@(G/w32)  sign_imm_decode [RV] <- VAR 0x558910e9c080 <e23512> {q17} @dt=0x558910d08010@(G/w32)  sign_imm_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910f04570 <e23685> {q70} @dt=0x558910d08010@(G/w32)  sign_imm_execute [LV] => VAR 0x558910ea4660 <e23524> {q30} @dt=0x558910d08010@(G/w32)  sign_imm_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910eb6620 <e23689> {q71} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x558910f04690 <e23687> {q71} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_decode [RV] <- VAR 0x558910e9c5a0 <e23513> {q18} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910f047b0 <e23688> {q71} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_execute [LV] => VAR 0x558910ea4c80 <e23525> {q31} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910eb6a80 <e23692> {q73} @dt=0x558910d08010@(G/w32)
    1:2:2:1:3:1:1: VARREF 0x558910f048d0 <e23690> {q73} @dt=0x558910d08010@(G/w32)  read_data_one_decode [RV] <- VAR 0x558910ea5fe0 <e23526> {q34} @dt=0x558910d08010@(G/w32)  read_data_one_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910f049f0 <e23691> {q73} @dt=0x558910d08010@(G/w32)  read_data_one_execute [LV] => VAR 0x558910ea8600 <e23528> {q37} @dt=0x558910d08010@(G/w32)  read_data_one_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910eb6ee0 <e23695> {q74} @dt=0x558910d08010@(G/w32)
    1:2:2:1:3:1:1: VARREF 0x558910f05320 <e23693> {q74} @dt=0x558910d08010@(G/w32)  read_data_two_decode [RV] <- VAR 0x558910ea72d0 <e23527> {q35} @dt=0x558910d08010@(G/w32)  read_data_two_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910f05440 <e23694> {q74} @dt=0x558910d08010@(G/w32)  read_data_two_execute [LV] => VAR 0x558910ea9930 <e23529> {q38} @dt=0x558910d08010@(G/w32)  read_data_two_execute OUTPUT PORT
    1: MODULE 0x558910ebbfb0 <e10638> {r1}  Execute_Memory_Register  L3
    1:2: VAR 0x558910ebc420 <e23696> {r3} @dt=0x558910ce6310@(G/w1)  clk INPUT PORT
    1:2: VAR 0x558910ebc840 <e23697> {r4} @dt=0x558910ce6310@(G/w1)  reset INPUT PORT
    1:2: VAR 0x558910ebcc80 <e23698> {r7} @dt=0x558910ce6310@(G/w1)  register_write_execute INPUT PORT
    1:2: VAR 0x558910ebd0e0 <e23699> {r8} @dt=0x558910ce6310@(G/w1)  memory_to_register_execute INPUT PORT
    1:2: VAR 0x558910ebd540 <e23700> {r9} @dt=0x558910ce6310@(G/w1)  memory_write_execute INPUT PORT
    1:2: VAR 0x558910ebd9e0 <e23701> {r10} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_execute INPUT PORT
    1:2: VAR 0x558910ebdfc0 <e23702> {r11} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2: VAR 0x558910ebe600 <e23703> {r13} @dt=0x558910ce6310@(G/w1)  register_write_memory OUTPUT PORT
    1:2: VAR 0x558910ebec20 <e23704> {r14} @dt=0x558910ce6310@(G/w1)  memory_to_register_memory OUTPUT PORT
    1:2: VAR 0x558910ebf1e0 <e23705> {r15} @dt=0x558910ce6310@(G/w1)  memory_write_memory OUTPUT PORT
    1:2: VAR 0x558910ebf800 <e23706> {r16} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_memory OUTPUT PORT
    1:2: VAR 0x558910ebfde0 <e23707> {r17} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_memory OUTPUT PORT
    1:2: VAR 0x558910ec1130 <e23708> {r20} @dt=0x558910d08010@(G/w32)  ALU_output_execute INPUT PORT
    1:2: VAR 0x558910ec2420 <e23709> {r21} @dt=0x558910d08010@(G/w32)  ALU_HI_output_execute INPUT PORT
    1:2: VAR 0x558910ec3710 <e23710> {r22} @dt=0x558910d08010@(G/w32)  ALU_LO_output_execute INPUT PORT
    1:2: VAR 0x558910ec4a00 <e23711> {r23} @dt=0x558910d08010@(G/w32)  write_data_execute INPUT PORT
    1:2: VAR 0x558910ec5cf0 <e23712> {r24} @dt=0x558910d1e190@(G/w5)  write_register_execute INPUT PORT
    1:2: VAR 0x558910ec7020 <e23713> {r26} @dt=0x558910d08010@(G/w32)  ALU_output_memory OUTPUT PORT
    1:2: VAR 0x558910ec8310 <e23714> {r27} @dt=0x558910d08010@(G/w32)  ALU_HI_output_memory OUTPUT PORT
    1:2: VAR 0x558910ec9600 <e23715> {r28} @dt=0x558910d08010@(G/w32)  ALU_LO_output_memory OUTPUT PORT
    1:2: VAR 0x558910eca8f0 <e23716> {r29} @dt=0x558910d08010@(G/w32)  write_data_memory OUTPUT PORT
    1:2: VAR 0x558910ecbc20 <e23717> {r30} @dt=0x558910d1e190@(G/w5)  write_register_memory OUTPUT PORT
    1:2: ALWAYS 0x558910ed3bf0 <e9855> {r34} [always_ff]
    1:2:1: SENTREE 0x558910ecc410 <e9679> {r34}
    1:2:1:1: SENITEM 0x558910ecc0c0 <e9673> {r34} [POS]
    1:2:1:1:1: VARREF 0x558910eff470 <e23718> {r34} @dt=0x558910ce6310@(G/w1)  clk [RV] <- VAR 0x558910ebc420 <e23696> {r3} @dt=0x558910ce6310@(G/w1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x558910ecc350 <e9678> {r34} [POS]
    1:2:1:1:1: VARREF 0x558910eff590 <e23719> {r34} @dt=0x558910ce6310@(G/w1)  reset [RV] <- VAR 0x558910ebc840 <e23697> {r4} @dt=0x558910ce6310@(G/w1)  reset INPUT PORT
    1:2:2: BEGIN 0x558910ecc550 <e9680> {r34} [UNNAMED]
    1:2:2:1: IF 0x558910ed3aa0 <e9852> {r35}
    1:2:2:1:1: VARREF 0x558910eff6b0 <e23720> {r35} @dt=0x558910ce6310@(G/w1)  reset [RV] <- VAR 0x558910ebc840 <e23697> {r4} @dt=0x558910ce6310@(G/w1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x558910ecc9d0 <e9682> {r35} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x558910ecd020 <e23723> {r36} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:1:1: CONST 0x558910f49a00 <e23721> {r36} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x558910eff7d0 <e23722> {r36} @dt=0x558910ce6310@(G/w1)  register_write_memory [LV] => VAR 0x558910ebe600 <e23703> {r13} @dt=0x558910ce6310@(G/w1)  register_write_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910ecd540 <e23726> {r37} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:1:1: CONST 0x558910f49d90 <e23724> {r37} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x558910eff8f0 <e23725> {r37} @dt=0x558910ce6310@(G/w1)  memory_to_register_memory [LV] => VAR 0x558910ebec20 <e23704> {r14} @dt=0x558910ce6310@(G/w1)  memory_to_register_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910ecdba0 <e23729> {r38} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:1:1: CONST 0x558910f4a120 <e23727> {r38} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x558910effa10 <e23728> {r38} @dt=0x558910ce6310@(G/w1)  memory_write_memory [LV] => VAR 0x558910ebf1e0 <e23705> {r15} @dt=0x558910ce6310@(G/w1)  memory_write_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910ece280 <e23732> {r39} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:1:1: CONST 0x558910f4fa30 <e23730> {r39} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x558910effb30 <e23731> {r39} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_memory [LV] => VAR 0x558910ebf800 <e23706> {r16} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910ece900 <e23735> {r40} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:1:1: CONST 0x558910f4fd60 <e23733> {r40} @dt=0x558910ce6310@(G/w1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x558910effc50 <e23734> {r40} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_memory [LV] => VAR 0x558910ebfde0 <e23707> {r17} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910ecef90 <e23747> {r41} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:1:1: CONST 0x558910f839d0 <e23745> {r41} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:2:1:2:1:2: VARREF 0x558910effd70 <e23746> {r41} @dt=0x558910d08010@(G/w32)  ALU_output_memory [LV] => VAR 0x558910ec7020 <e23713> {r26} @dt=0x558910d08010@(G/w32)  ALU_output_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910ecf620 <e23759> {r42} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:1:1: CONST 0x558910f83c20 <e23757> {r42} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:2:1:2:1:2: VARREF 0x558910effe90 <e23758> {r42} @dt=0x558910d08010@(G/w32)  ALU_HI_output_memory [LV] => VAR 0x558910ec8310 <e23714> {r27} @dt=0x558910d08010@(G/w32)  ALU_HI_output_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910ecfcb0 <e23771> {r43} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:1:1: CONST 0x558910f83e70 <e23769> {r43} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:2:1:2:1:2: VARREF 0x558910efffb0 <e23770> {r43} @dt=0x558910d08010@(G/w32)  ALU_LO_output_memory [LV] => VAR 0x558910ec9600 <e23715> {r28} @dt=0x558910d08010@(G/w32)  ALU_LO_output_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910ed0340 <e23783> {r44} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:1:1: CONST 0x558910f840c0 <e23781> {r44} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:2:1:2:1:2: VARREF 0x558910f000d0 <e23782> {r44} @dt=0x558910d08010@(G/w32)  write_data_memory [LV] => VAR 0x558910eca8f0 <e23716> {r29} @dt=0x558910d08010@(G/w32)  write_data_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910ed09d0 <e23786> {r45} @dt=0x558910d1e190@(G/w5)
    1:2:2:1:2:1:1: CONST 0x558910f50410 <e23784> {r45} @dt=0x558910d1e190@(G/w5)  5'h0
    1:2:2:1:2:1:2: VARREF 0x558910f001f0 <e23785> {r45} @dt=0x558910d1e190@(G/w5)  write_register_memory [LV] => VAR 0x558910ecbc20 <e23717> {r30} @dt=0x558910d1e190@(G/w5)  write_register_memory OUTPUT PORT
    1:2:2:1:3: BEGIN 0x558910ed0c20 <e9792> {r47} [UNNAMED]
    1:2:2:1:3:1: ASSIGNDLY 0x558910ed10a0 <e23789> {r48} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x558910f00310 <e23787> {r48} @dt=0x558910ce6310@(G/w1)  register_write_execute [RV] <- VAR 0x558910ebcc80 <e23698> {r7} @dt=0x558910ce6310@(G/w1)  register_write_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910f00430 <e23788> {r48} @dt=0x558910ce6310@(G/w1)  register_write_memory [LV] => VAR 0x558910ebe600 <e23703> {r13} @dt=0x558910ce6310@(G/w1)  register_write_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910ed1570 <e23792> {r49} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x558910f00550 <e23790> {r49} @dt=0x558910ce6310@(G/w1)  memory_to_register_execute [RV] <- VAR 0x558910ebd0e0 <e23699> {r8} @dt=0x558910ce6310@(G/w1)  memory_to_register_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910f00670 <e23791> {r49} @dt=0x558910ce6310@(G/w1)  memory_to_register_memory [LV] => VAR 0x558910ebec20 <e23704> {r14} @dt=0x558910ce6310@(G/w1)  memory_to_register_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910ed19a0 <e23795> {r50} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x558910f00790 <e23793> {r50} @dt=0x558910ce6310@(G/w1)  memory_write_execute [RV] <- VAR 0x558910ebd540 <e23700> {r9} @dt=0x558910ce6310@(G/w1)  memory_write_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910f008b0 <e23794> {r50} @dt=0x558910ce6310@(G/w1)  memory_write_memory [LV] => VAR 0x558910ebf1e0 <e23705> {r15} @dt=0x558910ce6310@(G/w1)  memory_write_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910ed1e70 <e23798> {r51} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x558910f009d0 <e23796> {r51} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_execute [RV] <- VAR 0x558910ebd9e0 <e23701> {r10} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910f00af0 <e23797> {r51} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_memory [LV] => VAR 0x558910ebf800 <e23706> {r16} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910ed2310 <e23801> {r52} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x558910f00c10 <e23799> {r52} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_execute [RV] <- VAR 0x558910ebdfc0 <e23702> {r11} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910f00d30 <e23800> {r52} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_memory [LV] => VAR 0x558910ebfde0 <e23707> {r17} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910ed27a0 <e23804> {r54} @dt=0x558910d08010@(G/w32)
    1:2:2:1:3:1:1: VARREF 0x558910f00e50 <e23802> {r54} @dt=0x558910d08010@(G/w32)  ALU_output_execute [RV] <- VAR 0x558910ec1130 <e23708> {r20} @dt=0x558910d08010@(G/w32)  ALU_output_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910f00f70 <e23803> {r54} @dt=0x558910d08010@(G/w32)  ALU_output_memory [LV] => VAR 0x558910ec7020 <e23713> {r26} @dt=0x558910d08010@(G/w32)  ALU_output_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910ed2c00 <e23807> {r55} @dt=0x558910d08010@(G/w32)
    1:2:2:1:3:1:1: VARREF 0x558910f01090 <e23805> {r55} @dt=0x558910d08010@(G/w32)  ALU_HI_output_execute [RV] <- VAR 0x558910ec2420 <e23709> {r21} @dt=0x558910d08010@(G/w32)  ALU_HI_output_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910f011b0 <e23806> {r55} @dt=0x558910d08010@(G/w32)  ALU_HI_output_memory [LV] => VAR 0x558910ec8310 <e23714> {r27} @dt=0x558910d08010@(G/w32)  ALU_HI_output_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910ed3060 <e23810> {r56} @dt=0x558910d08010@(G/w32)
    1:2:2:1:3:1:1: VARREF 0x558910f012d0 <e23808> {r56} @dt=0x558910d08010@(G/w32)  ALU_LO_output_execute [RV] <- VAR 0x558910ec3710 <e23710> {r22} @dt=0x558910d08010@(G/w32)  ALU_LO_output_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910f013f0 <e23809> {r56} @dt=0x558910d08010@(G/w32)  ALU_LO_output_memory [LV] => VAR 0x558910ec9600 <e23715> {r28} @dt=0x558910d08010@(G/w32)  ALU_LO_output_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910ed34c0 <e23813> {r57} @dt=0x558910d08010@(G/w32)
    1:2:2:1:3:1:1: VARREF 0x558910f01510 <e23811> {r57} @dt=0x558910d08010@(G/w32)  write_data_execute [RV] <- VAR 0x558910ec4a00 <e23711> {r23} @dt=0x558910d08010@(G/w32)  write_data_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910f01630 <e23812> {r57} @dt=0x558910d08010@(G/w32)  write_data_memory [LV] => VAR 0x558910eca8f0 <e23716> {r29} @dt=0x558910d08010@(G/w32)  write_data_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910ed3920 <e23816> {r58} @dt=0x558910d1e190@(G/w5)
    1:2:2:1:3:1:1: VARREF 0x558910f01750 <e23814> {r58} @dt=0x558910d1e190@(G/w5)  write_register_execute [RV] <- VAR 0x558910ec5cf0 <e23712> {r24} @dt=0x558910d1e190@(G/w5)  write_register_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910f01870 <e23815> {r58} @dt=0x558910d1e190@(G/w5)  write_register_memory [LV] => VAR 0x558910ecbc20 <e23717> {r30} @dt=0x558910d1e190@(G/w5)  write_register_memory OUTPUT PORT
    1: MODULE 0x558910ed6840 <e10639> {s1}  Fetch_Decode_Register  L3
    1:2: VAR 0x558910ed6cb0 <e23817> {s3} @dt=0x558910ce6310@(G/w1)  clk INPUT PORT
    1:2: VAR 0x558910ed7150 <e23818> {s4} @dt=0x558910ce6310@(G/w1)  enable INPUT PORT
    1:2: VAR 0x558910ed7670 <e23819> {s5} @dt=0x558910ce6310@(G/w1)  clear INPUT PORT
    1:2: VAR 0x558910ed7b90 <e23820> {s6} @dt=0x558910ce6310@(G/w1)  reset INPUT PORT
    1:2: VAR 0x558910ed8dd0 <e23821> {s8} @dt=0x558910d08010@(G/w32)  instruction_fetch INPUT PORT
    1:2: VAR 0x558910eda060 <e23822> {s9} @dt=0x558910d08010@(G/w32)  program_counter_plus_four_fetch INPUT PORT
    1:2: VAR 0x558910edb390 <e23823> {s11} @dt=0x558910d08010@(G/w32)  instruction_decode OUTPUT PORT
    1:2: VAR 0x558910edc6c0 <e23824> {s12} @dt=0x558910d08010@(G/w32)  program_counter_plus_four_decode OUTPUT PORT
    1:2: ALWAYS 0x558910ee18e0 <e10112> {s16} [always_ff]
    1:2:1: SENTREE 0x558910edced0 <e10012> {s16}
    1:2:1:1: SENITEM 0x558910edcb80 <e10006> {s16} [POS]
    1:2:1:1:1: VARREF 0x558910d07910 <e23825> {s16} @dt=0x558910ce6310@(G/w1)  clk [RV] <- VAR 0x558910ed6cb0 <e23817> {s3} @dt=0x558910ce6310@(G/w1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x558910edce10 <e10011> {s16} [POS]
    1:2:1:1:1: VARREF 0x558910d07a30 <e23826> {s16} @dt=0x558910ce6310@(G/w1)  reset [RV] <- VAR 0x558910ed7b90 <e23820> {s6} @dt=0x558910ce6310@(G/w1)  reset INPUT PORT
    1:2:2: BEGIN 0x558910edd010 <e10013> {s16} [UNNAMED]
    1:2:2:1: IF 0x558910ee17d0 <e10109> {s17}
    1:2:2:1:1: VARREF 0x558910efe810 <e23827> {s17} @dt=0x558910ce6310@(G/w1)  reset [RV] <- VAR 0x558910ed7b90 <e23820> {s6} @dt=0x558910ce6310@(G/w1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x558910edd4b0 <e10015> {s17} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x558910eddf50 <e23839> {s18} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:1:1: CONST 0x558910f84310 <e23837> {s18} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:2:1:2:1:2: VARREF 0x558910efe930 <e23838> {s18} @dt=0x558910d08010@(G/w32)  instruction_decode [LV] => VAR 0x558910edb390 <e23823> {s11} @dt=0x558910d08010@(G/w32)  instruction_decode OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910edec60 <e23853> {s19} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:1:1: CONST 0x558910f84c50 <e24121#> {s19} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:2:1:2:1:2: VARREF 0x558910efea50 <e23852> {s19} @dt=0x558910d08010@(G/w32)  program_counter_plus_four_decode [LV] => VAR 0x558910edc6c0 <e23824> {s12} @dt=0x558910d08010@(G/w32)  program_counter_plus_four_decode OUTPUT PORT
    1:2:2:1:3: IF 0x558910ee1700 <e10107> {s21}
    1:2:2:1:3:1: LOGNOT 0x558910edefc0 <e23855> {s21} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x558910efeb70 <e23854> {s21} @dt=0x558910ce6310@(G/w1)  enable [RV] <- VAR 0x558910ed7150 <e23818> {s4} @dt=0x558910ce6310@(G/w1)  enable INPUT PORT
    1:2:2:1:3:2: BEGIN 0x558910edf100 <e10055> {s21} [UNNAMED]
    1:2:2:1:3:2:1: IF 0x558910ee15f0 <e10105> {s22}
    1:2:2:1:3:2:1:1: VARREF 0x558910efec90 <e23856> {s22} @dt=0x558910ce6310@(G/w1)  clear [RV] <- VAR 0x558910ed7670 <e23819> {s5} @dt=0x558910ce6310@(G/w1)  clear INPUT PORT
    1:2:2:1:3:2:1:2: BEGIN 0x558910edf5a0 <e10057> {s22} [UNNAMED]
    1:2:2:1:3:2:1:2:1: ASSIGNDLY 0x558910edfc30 <e23868> {s23} @dt=0x558910d08010@(G/w32)
    1:2:2:1:3:2:1:2:1:1: CONST 0x558910f847b0 <e23866> {s23} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:2:1:3:2:1:2:1:2: VARREF 0x558910efedb0 <e23867> {s23} @dt=0x558910d08010@(G/w32)  instruction_decode [LV] => VAR 0x558910edb390 <e23823> {s11} @dt=0x558910d08010@(G/w32)  instruction_decode OUTPUT PORT
    1:2:2:1:3:2:1:2:1: ASSIGNDLY 0x558910ee0940 <e23882> {s24} @dt=0x558910d08010@(G/w32)
    1:2:2:1:3:2:1:2:1:1: CONST 0x558910f84ea0 <e24133#> {s24} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:2:1:3:2:1:2:1:2: VARREF 0x558910efeed0 <e23881> {s24} @dt=0x558910d08010@(G/w32)  program_counter_plus_four_decode [LV] => VAR 0x558910edc6c0 <e23824> {s12} @dt=0x558910d08010@(G/w32)  program_counter_plus_four_decode OUTPUT PORT
    1:2:2:1:3:2:1:3: BEGIN 0x558910ee0b90 <e10093> {s25} [UNNAMED]
    1:2:2:1:3:2:1:3:1: ASSIGNDLY 0x558910ee1010 <e23885> {s26} @dt=0x558910d08010@(G/w32)
    1:2:2:1:3:2:1:3:1:1: VARREF 0x558910efeff0 <e23883> {s26} @dt=0x558910d08010@(G/w32)  instruction_fetch [RV] <- VAR 0x558910ed8dd0 <e23821> {s8} @dt=0x558910d08010@(G/w32)  instruction_fetch INPUT PORT
    1:2:2:1:3:2:1:3:1:2: VARREF 0x558910eff110 <e23884> {s26} @dt=0x558910d08010@(G/w32)  instruction_decode [LV] => VAR 0x558910edb390 <e23823> {s11} @dt=0x558910d08010@(G/w32)  instruction_decode OUTPUT PORT
    1:2:2:1:3:2:1:3:1: ASSIGNDLY 0x558910ee14b0 <e23888> {s27} @dt=0x558910d08010@(G/w32)
    1:2:2:1:3:2:1:3:1:1: VARREF 0x558910eff230 <e23886> {s27} @dt=0x558910d08010@(G/w32)  program_counter_plus_four_fetch [RV] <- VAR 0x558910eda060 <e23822> {s9} @dt=0x558910d08010@(G/w32)  program_counter_plus_four_fetch INPUT PORT
    1:2:2:1:3:2:1:3:1:2: VARREF 0x558910eff350 <e23887> {s27} @dt=0x558910d08010@(G/w32)  program_counter_plus_four_decode [LV] => VAR 0x558910edc6c0 <e23824> {s12} @dt=0x558910d08010@(G/w32)  program_counter_plus_four_decode OUTPUT PORT
    1: MODULE 0x558910ee6660 <e10640> {t1}  Memory_Writeback_Register  L3
    1:2: VAR 0x558910ee6ad0 <e23889> {t3} @dt=0x558910ce6310@(G/w1)  clk INPUT PORT
    1:2: VAR 0x558910ee6ef0 <e23890> {t4} @dt=0x558910ce6310@(G/w1)  reset INPUT PORT
    1:2: VAR 0x558910ee7340 <e23891> {t6} @dt=0x558910ce6310@(G/w1)  register_write_memory INPUT PORT
    1:2: VAR 0x558910ee7820 <e23892> {t7} @dt=0x558910ce6310@(G/w1)  memory_to_register_memory INPUT PORT
    1:2: VAR 0x558910ee7d30 <e23893> {t8} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_memory INPUT PORT
    1:2: VAR 0x558910ee8210 <e23894> {t9} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_memory INPUT PORT
    1:2: VAR 0x558910ee8850 <e23895> {t11} @dt=0x558910ce6310@(G/w1)  register_write_writeback OUTPUT PORT
    1:2: VAR 0x558910ee8e60 <e23896> {t12} @dt=0x558910ce6310@(G/w1)  memory_to_register_writeback OUTPUT PORT
    1:2: VAR 0x558910ee9470 <e23897> {t13} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_writeback OUTPUT PORT
    1:2: VAR 0x558910ee9a80 <e23898> {t14} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_writeback OUTPUT PORT
    1:2: VAR 0x558910eeadc0 <e23899> {t17} @dt=0x558910d08010@(G/w32)  ALU_output_memory INPUT PORT
    1:2: VAR 0x558910eec0b0 <e23900> {t18} @dt=0x558910d1e190@(G/w5)  write_register_memory INPUT PORT
    1:2: VAR 0x558910eed3a0 <e23901> {t19} @dt=0x558910d08010@(G/w32)  ALU_HI_output_memory INPUT PORT
    1:2: VAR 0x558910eee540 <e23902> {t20} @dt=0x558910d08010@(G/w32)  ALU_LO_output_memory INPUT PORT
    1:2: VAR 0x558910eef6a0 <e23903> {t21} @dt=0x558910d08010@(G/w32)  read_data_memory INPUT PORT
    1:2: VAR 0x558910ef09d0 <e23904> {t23} @dt=0x558910d08010@(G/w32)  ALU_output_writeback OUTPUT PORT
    1:2: VAR 0x558910ef1cf0 <e23905> {t24} @dt=0x558910d1e190@(G/w5)  write_register_writeback OUTPUT PORT
    1:2: VAR 0x558910ef2ff0 <e23906> {t25} @dt=0x558910d08010@(G/w32)  ALU_HI_output_writeback OUTPUT PORT
    1:2: VAR 0x558910ef42e0 <e23907> {t26} @dt=0x558910d08010@(G/w32)  ALU_LO_output_writeback OUTPUT PORT
    1:2: VAR 0x558910ef55d0 <e23908> {t27} @dt=0x558910d08010@(G/w32)  read_data_writeback OUTPUT PORT
    1:2: ALWAYS 0x558910efba40 <e10605> {t30} [always_ff]
    1:2:1: SENTREE 0x558910ef5dc0 <e10491> {t30}
    1:2:1:1: SENITEM 0x558910ef5a70 <e10485> {t30} [POS]
    1:2:1:1:1: VARREF 0x558910ce9f60 <e23909> {t30} @dt=0x558910ce6310@(G/w1)  clk [RV] <- VAR 0x558910ee6ad0 <e23889> {t3} @dt=0x558910ce6310@(G/w1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x558910ef5d00 <e10490> {t30} [POS]
    1:2:1:1:1: VARREF 0x558910cea080 <e23910> {t30} @dt=0x558910ce6310@(G/w1)  reset [RV] <- VAR 0x558910ee6ef0 <e23890> {t4} @dt=0x558910ce6310@(G/w1)  reset INPUT PORT
    1:2:2: BEGIN 0x558910ef5f00 <e10492> {t30} [UNNAMED]
    1:2:2:1: IF 0x558910efb8f0 <e10602> {t31}
    1:2:2:1:1: VARREF 0x558910cea1a0 <e23911> {t31} @dt=0x558910ce6310@(G/w1)  reset [RV] <- VAR 0x558910ee6ef0 <e23890> {t4} @dt=0x558910ce6310@(G/w1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x558910ef63d0 <e10494> {t31} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x558910ef6820 <e23914> {t32} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:1:1: VARREF 0x558910cea2c0 <e23912> {t32} @dt=0x558910ce6310@(G/w1)  register_write_memory [RV] <- VAR 0x558910ee7340 <e23891> {t6} @dt=0x558910ce6310@(G/w1)  register_write_memory INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x558910cea3e0 <e23913> {t32} @dt=0x558910ce6310@(G/w1)  register_write_writeback [LV] => VAR 0x558910ee8850 <e23895> {t11} @dt=0x558910ce6310@(G/w1)  register_write_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910ef6cf0 <e23917> {t33} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:1:1: VARREF 0x558910cea550 <e23915> {t33} @dt=0x558910ce6310@(G/w1)  memory_to_register_memory [RV] <- VAR 0x558910ee7820 <e23892> {t7} @dt=0x558910ce6310@(G/w1)  memory_to_register_memory INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x558910cea670 <e23916> {t33} @dt=0x558910ce6310@(G/w1)  memory_to_register_writeback [LV] => VAR 0x558910ee8e60 <e23896> {t12} @dt=0x558910ce6310@(G/w1)  memory_to_register_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910ef7190 <e23920> {t34} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:1:1: VARREF 0x558910cea790 <e23918> {t34} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_memory [RV] <- VAR 0x558910ee7d30 <e23893> {t8} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_memory INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x558910cea8b0 <e23919> {t34} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_writeback [LV] => VAR 0x558910ee9470 <e23897> {t13} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910ef7620 <e23923> {t35} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:2:1:1: VARREF 0x558910cea9d0 <e23921> {t35} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_memory [RV] <- VAR 0x558910ee8210 <e23894> {t9} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_memory INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x558910ceaaf0 <e23922> {t35} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_writeback [LV] => VAR 0x558910ee9a80 <e23898> {t14} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910ef7ac0 <e23926> {t37} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:1:1: VARREF 0x558910ceac10 <e23924> {t37} @dt=0x558910d08010@(G/w32)  ALU_output_memory [RV] <- VAR 0x558910eeadc0 <e23899> {t17} @dt=0x558910d08010@(G/w32)  ALU_output_memory INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x558910cead30 <e23925> {t37} @dt=0x558910d08010@(G/w32)  ALU_output_writeback [LV] => VAR 0x558910ef09d0 <e23904> {t23} @dt=0x558910d08010@(G/w32)  ALU_output_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910ef7f40 <e23929> {t38} @dt=0x558910d1e190@(G/w5)
    1:2:2:1:2:1:1: VARREF 0x558910d05bd0 <e23927> {t38} @dt=0x558910d1e190@(G/w5)  write_register_memory [RV] <- VAR 0x558910eec0b0 <e23900> {t18} @dt=0x558910d1e190@(G/w5)  write_register_memory INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x558910d05cf0 <e23928> {t38} @dt=0x558910d1e190@(G/w5)  write_register_writeback [LV] => VAR 0x558910ef1cf0 <e23905> {t24} @dt=0x558910d1e190@(G/w5)  write_register_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910ef83a0 <e23932> {t39} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:1:1: VARREF 0x558910d05e10 <e23930> {t39} @dt=0x558910d08010@(G/w32)  ALU_HI_output_memory [RV] <- VAR 0x558910eed3a0 <e23901> {t19} @dt=0x558910d08010@(G/w32)  ALU_HI_output_memory INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x558910d05f30 <e23931> {t39} @dt=0x558910d08010@(G/w32)  ALU_HI_output_writeback [LV] => VAR 0x558910ef2ff0 <e23906> {t25} @dt=0x558910d08010@(G/w32)  ALU_HI_output_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910ef8800 <e23935> {t40} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:1:1: VARREF 0x558910d06050 <e23933> {t40} @dt=0x558910d08010@(G/w32)  ALU_LO_output_memory [RV] <- VAR 0x558910eee540 <e23902> {t20} @dt=0x558910d08010@(G/w32)  ALU_LO_output_memory INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x558910d06170 <e23934> {t40} @dt=0x558910d08010@(G/w32)  ALU_LO_output_writeback [LV] => VAR 0x558910ef42e0 <e23907> {t26} @dt=0x558910d08010@(G/w32)  ALU_LO_output_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x558910ef8c60 <e23938> {t41} @dt=0x558910d08010@(G/w32)
    1:2:2:1:2:1:1: VARREF 0x558910d06290 <e23936> {t41} @dt=0x558910d08010@(G/w32)  read_data_memory [RV] <- VAR 0x558910eef6a0 <e23903> {t21} @dt=0x558910d08010@(G/w32)  read_data_memory INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x558910d063b0 <e23937> {t41} @dt=0x558910d08010@(G/w32)  read_data_writeback [LV] => VAR 0x558910ef55d0 <e23908> {t27} @dt=0x558910d08010@(G/w32)  read_data_writeback OUTPUT PORT
    1:2:2:1:3: BEGIN 0x558910ef8ee0 <e10548> {t43} [UNNAMED]
    1:2:2:1:3:1: ASSIGNDLY 0x558910ef9330 <e23941> {t44} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x558910d064d0 <e23939> {t44} @dt=0x558910ce6310@(G/w1)  register_write_memory [RV] <- VAR 0x558910ee7340 <e23891> {t6} @dt=0x558910ce6310@(G/w1)  register_write_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910d065f0 <e23940> {t44} @dt=0x558910ce6310@(G/w1)  register_write_writeback [LV] => VAR 0x558910ee8850 <e23895> {t11} @dt=0x558910ce6310@(G/w1)  register_write_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910ef9800 <e23944> {t45} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x558910d06710 <e23942> {t45} @dt=0x558910ce6310@(G/w1)  memory_to_register_memory [RV] <- VAR 0x558910ee7820 <e23892> {t7} @dt=0x558910ce6310@(G/w1)  memory_to_register_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910d06830 <e23943> {t45} @dt=0x558910ce6310@(G/w1)  memory_to_register_writeback [LV] => VAR 0x558910ee8e60 <e23896> {t12} @dt=0x558910ce6310@(G/w1)  memory_to_register_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910ef9ca0 <e23947> {t46} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x558910d06950 <e23945> {t46} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_memory [RV] <- VAR 0x558910ee7d30 <e23893> {t8} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910d06a70 <e23946> {t46} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_writeback [LV] => VAR 0x558910ee9470 <e23897> {t13} @dt=0x558910ce6310@(G/w1)  hi_lo_register_write_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910efa130 <e23950> {t47} @dt=0x558910ce6310@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x558910d06b90 <e23948> {t47} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_memory [RV] <- VAR 0x558910ee8210 <e23894> {t9} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910d06cb0 <e23949> {t47} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_writeback [LV] => VAR 0x558910ee9a80 <e23898> {t14} @dt=0x558910ce6310@(G/w1)  program_counter_multiplexer_jump_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910efa5d0 <e23953> {t49} @dt=0x558910d08010@(G/w32)
    1:2:2:1:3:1:1: VARREF 0x558910d06dd0 <e23951> {t49} @dt=0x558910d08010@(G/w32)  ALU_output_memory [RV] <- VAR 0x558910eeadc0 <e23899> {t17} @dt=0x558910d08010@(G/w32)  ALU_output_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910d06ef0 <e23952> {t49} @dt=0x558910d08010@(G/w32)  ALU_output_writeback [LV] => VAR 0x558910ef09d0 <e23904> {t23} @dt=0x558910d08010@(G/w32)  ALU_output_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910efaa50 <e23956> {t50} @dt=0x558910d1e190@(G/w5)
    1:2:2:1:3:1:1: VARREF 0x558910d07010 <e23954> {t50} @dt=0x558910d1e190@(G/w5)  write_register_memory [RV] <- VAR 0x558910eec0b0 <e23900> {t18} @dt=0x558910d1e190@(G/w5)  write_register_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910d07130 <e23955> {t50} @dt=0x558910d1e190@(G/w5)  write_register_writeback [LV] => VAR 0x558910ef1cf0 <e23905> {t24} @dt=0x558910d1e190@(G/w5)  write_register_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910efaeb0 <e23959> {t51} @dt=0x558910d08010@(G/w32)
    1:2:2:1:3:1:1: VARREF 0x558910d07250 <e23957> {t51} @dt=0x558910d08010@(G/w32)  ALU_HI_output_memory [RV] <- VAR 0x558910eed3a0 <e23901> {t19} @dt=0x558910d08010@(G/w32)  ALU_HI_output_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910d07370 <e23958> {t51} @dt=0x558910d08010@(G/w32)  ALU_HI_output_writeback [LV] => VAR 0x558910ef2ff0 <e23906> {t25} @dt=0x558910d08010@(G/w32)  ALU_HI_output_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910efb310 <e23962> {t52} @dt=0x558910d08010@(G/w32)
    1:2:2:1:3:1:1: VARREF 0x558910d07490 <e23960> {t52} @dt=0x558910d08010@(G/w32)  ALU_LO_output_memory [RV] <- VAR 0x558910eee540 <e23902> {t20} @dt=0x558910d08010@(G/w32)  ALU_LO_output_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910d075b0 <e23961> {t52} @dt=0x558910d08010@(G/w32)  ALU_LO_output_writeback [LV] => VAR 0x558910ef42e0 <e23907> {t26} @dt=0x558910d08010@(G/w32)  ALU_LO_output_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x558910efb770 <e23965> {t53} @dt=0x558910d08010@(G/w32)
    1:2:2:1:3:1:1: VARREF 0x558910d076d0 <e23963> {t53} @dt=0x558910d08010@(G/w32)  read_data_memory [RV] <- VAR 0x558910eef6a0 <e23903> {t21} @dt=0x558910d08010@(G/w32)  read_data_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x558910d077f0 <e23964> {t53} @dt=0x558910d08010@(G/w32)  read_data_writeback [LV] => VAR 0x558910ef55d0 <e23908> {t27} @dt=0x558910d08010@(G/w32)  read_data_writeback OUTPUT PORT
    3: TYPETABLE 0x558910cd25f0 <e2> {a0}
		detailed  ->  BASICDTYPE 0x558910ce6310 <e20034> {c6} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x558910d514f0 <e20918> {c142} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0x558910d5b830 <e2032> {c185} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0x558910f526d0 <e16048> {o6} @dt=this@(G/sw4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0x558910d1e190 <e20269> {c63} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x558910f53920 <e16325> {n24} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x558910d17630 <e20176> {c50} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x558910f75510 <e19938> {e68} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x558910d25f30 <e20544> {c71} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
		detailed  ->  BASICDTYPE 0x558910d5b450 <e2027> {c185} @dt=this@(G/w28)  logic [GENERIC] kwd=logic range=[27:0]
		detailed  ->  BASICDTYPE 0x558910dcb470 <e4251> {e63} @dt=this@(G/w31)  logic [GENERIC] kwd=logic range=[30:0]
		detailed  ->  BASICDTYPE 0x558910d08010 <e20043> {c10} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x558910f7b2d0 <e21786> {c185} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x558910da4670 <e18983> {e15} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
		detailed  ->  BASICDTYPE 0x558910f71c30 <e19532> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x558910cfb160 <e34> {c10} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d07d90 <e39> {c10} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d16f70 <e438> {c50} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d24d90 <e772> {c70} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d5b210 <e2020> {c185} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d5b450 <e2027> {c185} @dt=this@(G/w28)  logic [GENERIC] kwd=logic range=[27:0]
    3:1: BASICDTYPE 0x558910d5b830 <e2032> {c185} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x558910d5ba80 <e2039> {c185} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d5cc30 <e2067> {c189} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d90ef0 <e2896> {c445} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910daa970 <e3347> {e22} @dt=this@(w0)  logic kwd=logic
    3:1: BASICDTYPE 0x558910db1730 <e3565> {e31} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910db1d50 <e3578> {e31} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x558910db24c0 <e3590> {e33} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x558910dcb470 <e4251> {e63} @dt=this@(G/w31)  logic [GENERIC] kwd=logic range=[30:0]
    3:1: BASICDTYPE 0x558910e20d80 <e6184> {h12} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910e40470 <e6804> {i32} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x558910e4e520 <e7148> {j3} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910efdba0 <e14987> {k3} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x558910e4e6b0 <e14995> {j3} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x558910f32e20 <e15003> {k3} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x558910f35670 <e15011> {l3} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x558910ee69f0 <e15124> {t3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ee6e10 <e15127> {t4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ee7260 <e15130> {t6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ee7740 <e15133> {t7} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ee7c50 <e15136> {t8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ee8130 <e15139> {t9} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ee8770 <e15142> {t11} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ee8d80 <e15145> {t12} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ee9390 <e15148> {t13} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ee99a0 <e15151> {t14} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910eea8c0 <e15154> {t17} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910eebbb0 <e15162> {t18} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910eecea0 <e15170> {t19} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910eee0c0 <e15178> {t20} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910eef1a0 <e15186> {t21} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ef04d0 <e15194> {t23} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ef17f0 <e15202> {t24} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910ef2af0 <e15210> {t25} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ef3de0 <e15218> {t26} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ef50d0 <e15226> {t27} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ed6bd0 <e15295> {s3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ed7070 <e15298> {s4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ed7590 <e15301> {s5} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ed7ab0 <e15304> {s6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ed88d0 <e15307> {s8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ed9b60 <e15315> {s9} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910edae90 <e15323> {s11} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910edc1c0 <e15331> {s12} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910f49560 <e15344> {s18} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ebc340 <e15373> {r3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ebc760 <e15376> {r4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ebcba0 <e15379> {r7} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ebd000 <e15382> {r8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ebd460 <e15385> {r9} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ebd900 <e15388> {r10} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ebdee0 <e15391> {r11} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ebe520 <e15394> {r13} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ebeb40 <e15397> {r14} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ebf100 <e15400> {r15} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ebf720 <e15403> {r16} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ebfd00 <e15406> {r17} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ec0c30 <e15409> {r20} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ec1f20 <e15417> {r21} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ec3210 <e15425> {r22} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ec4500 <e15433> {r23} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ec57f0 <e15441> {r24} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910ec6b20 <e15449> {r26} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ec7e10 <e15457> {r27} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ec9100 <e15465> {r28} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910eca3f0 <e15473> {r29} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ecb720 <e15481> {r30} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910e93be0 <e15636> {q3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e94000 <e15639> {q4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e94420 <e15642> {q5} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e94840 <e15645> {q7} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e94ca0 <e15648> {q8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e95140 <e15651> {q9} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e95980 <e15654> {q10} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e95ee0 <e15657> {q11} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e96400 <e15660> {q12} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e97260 <e15663> {q13} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x558910e984c0 <e15671> {q14} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910e99700 <e15679> {q15} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910e9a940 <e15687> {q16} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910e9bb80 <e15695> {q17} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910e9c4c0 <e15703> {q18} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e9ca80 <e15706> {q20} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e9d0a0 <e15709> {q21} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e9d660 <e15712> {q22} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e9dc30 <e15715> {q23} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e9e250 <e15718> {q24} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e9e860 <e15721> {q25} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e9f720 <e15724> {q26} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x558910ea0980 <e15732> {q27} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910ea1bf0 <e15740> {q28} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910ea2e60 <e15748> {q29} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910ea4160 <e15756> {q30} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ea4ba0 <e15764> {q31} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ea5ae0 <e15767> {q34} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ea6dd0 <e15775> {q35} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ea8100 <e15783> {q37} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ea9430 <e15791> {q38} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910e8bd40 <e15992> {p3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e8c260 <e15995> {p4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e8c7c0 <e15998> {p6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e875d0 <e16005> {o3} @dt=this@(w16)  logic kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x558910e88750 <e16013> {o4} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910f52440 <e16029> {o6} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910f526d0 <e16048> {o6} @dt=this@(G/sw4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x558910f52a00 <e16060> {o6} @dt=this@(w16)  logic kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x558910e716b0 <e16074> {n3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e71bd0 <e16077> {n4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e720f0 <e16080> {n5} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e72610 <e16083> {n6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e729d0 <e16086> {n6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e73770 <e16089> {n7} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910e73f50 <e16097> {n7} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910e74730 <e16105> {n7} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910e75970 <e16113> {n8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910e76150 <e16121> {n8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910e76930 <e16129> {n8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910e77ba0 <e16137> {n9} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910e783b0 <e16145> {n9} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910e79620 <e16153> {n10} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: UNPACKARRAYDTYPE 0x558910e7b5b0 <e16170> {n13} @dt=this@(w32)u[31:0] refdt=0x558910d08010(G/w32) [31:0]
    3:1:2: RANGE 0x558910e7afb0 <e7996> {n13}
    3:1:2:2: CONST 0x558910f81720 <e23355> {n13} @dt=0x558910f7b2d0@(G/sw32)  32'sh1f
    3:1:2:3: CONST 0x558910f81970 <e23365> {n13} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    3:1: BASICDTYPE 0x558910e7b0b0 <e16164> {n13} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910e7c2e0 <e16172> {n14} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910e7ca10 <e16180> {n14} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910e7dbc0 <e16188> {n15} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910e7ed70 <e16196> {n16} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910f52ca0 <e16208> {n20} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910f52f00 <e16232> {n20} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910f53920 <e16325> {n24} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910e834c0 <e16340> {n29} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e679e0 <e16387> {m2} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e68700 <e16390> {m3} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910e69040 <e16398> {m4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e69560 <e16401> {m5} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e69a80 <e16404> {m6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e6a8e0 <e16407> {m7} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910f35a80 <e16432> {l6} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x558910f36100 <e16440> {l7} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910dc1960 <e16477> {l8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910daf5d0 <e16514> {l9} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910da9230 <e16551> {l10} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910f3d170 <e16588> {l12} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910f21d00 <e16642> {k6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910f21f60 <e16645> {k7} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910f22700 <e16682> {k8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910f22a80 <e16719> {k10} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910f33210 <e16767> {k6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910f33470 <e16770> {k7} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910f33cd0 <e16807> {k8} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910f34530 <e16844> {k10} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910e4f510 <e16892> {j6} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910e50750 <e16900> {j7} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910e2feb0 <e16919> {i2} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e309b0 <e16922> {i3} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910e31bb0 <e16930> {i4} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910e32df0 <e16938> {i5} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910e34030 <e16946> {i6} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910e352b0 <e16954> {i7} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910e35c30 <e16962> {i8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e36190 <e16965> {i9} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e37030 <e16968> {i10} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910e379b0 <e16976> {i11} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e37f10 <e16979> {i12} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e38d70 <e16982> {i13} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910e39770 <e16990> {i14} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e39d80 <e16993> {i15} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e3a350 <e16996> {i17} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e3a8a0 <e16999> {i18} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e3ae80 <e17002> {i19} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e3b490 <e17005> {i20} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e3ba80 <e17008> {i21} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e3c970 <e17011> {i22} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x558910e3dca0 <e17019> {i23} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x558910e3e5a0 <e17027> {i26} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e3e9d0 <e17030> {i27} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910e1bbb0 <e17215> {h3} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x558910e1cd50 <e17223> {h4} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910e1df90 <e17231> {h5} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910e1f1d0 <e17239> {h6} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910e1fb10 <e17247> {h7} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910ddfed0 <e17462> {g3} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910de1a30 <e17470> {g5} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910de1e90 <e17473> {g6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910de23b0 <e17476> {g7} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910de28d0 <e17479> {g8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910de2df0 <e17482> {g9} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910de3310 <e17485> {g10} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910de3830 <e17488> {g11} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910de4550 <e17491> {g12} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x558910de4e50 <e17499> {g13} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910de5bd0 <e17502> {g17} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x558910de6cf0 <e17510> {g18} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910de7e10 <e17518> {g19} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x558910f5b950 <e17535> {g22} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910dd3e30 <e18914> {f3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910dd4350 <e18917> {f4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910dd48b0 <e18920> {f6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d9c890 <e18927> {e4} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x558910d9d9d0 <e18935> {e5} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d9ec10 <e18943> {e6} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d9fe90 <e18951> {e8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910da10d0 <e18959> {e9} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910da2370 <e18967> {e10} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910da34f0 <e18975> {e14} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910da4670 <e18983> {e15} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x558910da57f0 <e18991> {e16} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x558910da6690 <e18999> {e17} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x558910da76f0 <e19007> {e18} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x558910da8870 <e19015> {e19} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x558910f6e060 <e19122> {e22} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910f71c30 <e19532> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x558910f75510 <e19938> {e68} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x558910d93410 <e20000> {d3} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d93bf0 <e20008> {d3} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d94e30 <e20016> {d4} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910ce6310 <e20034> {c6} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x558910cf75d0 <e20037> {c8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910cf8bc0 <e20040> {c9} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d08010 <e20043> {c10} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d087d0 <e20051> {c13} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d092b0 <e20054> {c16} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d0a130 <e20062> {c17} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d0afb0 <e20070> {c20} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d0b770 <e20078> {c21} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d0bb90 <e20081> {c22} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d0c9b0 <e20084> {c23} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d0dbf0 <e20092> {c24} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d0e490 <e20100> {c27} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d0e890 <e20103> {c29} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d0f610 <e20106> {c33} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d10790 <e20114> {c34} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d118d0 <e20122> {c35} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d12a30 <e20130> {c36} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d13b70 <e20138> {c37} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d14390 <e20146> {c38} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d147d0 <e20149> {c41} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d14c10 <e20152> {c42} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d15030 <e20155> {c43} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d15470 <e20158> {c44} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d158d0 <e20161> {c45} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d15cf0 <e20164> {c46} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d160f0 <e20167> {c47} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d164f0 <e20170> {c48} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d168f0 <e20173> {c49} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d17630 <e20176> {c50} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x558910d17e70 <e20184> {c51} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d18270 <e20187> {c52} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d18fb0 <e20190> {c57} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d1a110 <e20198> {c58} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d1b250 <e20206> {c59} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d1c370 <e20214> {c61} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x558910d1e190 <e20269> {c63} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910d1e890 <e20277> {c63} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910d213b0 <e20379> {c66} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910d21ab0 <e20387> {c66} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910d24110 <e20489> {c69} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910d25f30 <e20544> {c71} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x558910d27d90 <e20599> {c74} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d28ed0 <e20607> {c75} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d29ff0 <e20615> {c76} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d2b170 <e20623> {c77} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d2c350 <e20631> {c78} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d2d4a0 <e20639> {c79} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d2ddf0 <e20647> {c83} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d2e2b0 <e20650> {c84} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d2e720 <e20653> {c85} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d2f4b0 <e20656> {c86} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910d2fd60 <e20664> {c87} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d30af0 <e20667> {c88} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x558910d313f0 <e20675> {c89} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d31860 <e20678> {c90} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d31d40 <e20681> {c91} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d32b70 <e20684> {c94} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d33d50 <e20692> {c95} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d34ee0 <e20700> {c96} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d36090 <e20708> {c97} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d37240 <e20716> {c98} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d383f0 <e20724> {c99} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d395a0 <e20732> {c100} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d3a750 <e20740> {c101} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d3b890 <e20748> {c102} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910d3c9e0 <e20756> {c103} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910d3db30 <e20764> {c104} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910d3ecf0 <e20772> {c105} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d3f5e0 <e20780> {c108} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d40370 <e20783> {c109} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910d40c70 <e20791> {c110} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d410e0 <e20794> {c111} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d415c0 <e20797> {c112} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d41a50 <e20800> {c113} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d42830 <e20803> {c116} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d439e0 <e20811> {c117} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d44b90 <e20819> {c118} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d45d40 <e20827> {c119} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d46ef0 <e20835> {c120} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d47830 <e20843> {c123} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d47cf0 <e20846> {c124} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d481b0 <e20849> {c125} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d48670 <e20852> {c126} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d494a0 <e20855> {c129} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910d4a630 <e20863> {c130} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d4b7e0 <e20871> {c131} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d4c990 <e20879> {c132} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d4db40 <e20887> {c133} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d4ecf0 <e20895> {c134} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d4f570 <e20903> {c137} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d4f9a0 <e20906> {c138} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d4fe40 <e20909> {c139} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d502d0 <e20912> {c140} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d50760 <e20915> {c141} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910d514f0 <e20918> {c142} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x558910d526a0 <e20926> {c143} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x558910d52fa0 <e20934> {c144} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x558910f7b2d0 <e21786> {c185} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
