// Seed: 3327506384
module module_0 (
    input  wire  id_0,
    output uwire id_1,
    input  uwire id_2,
    input  tri0  id_3,
    output tri1  id_4,
    input  uwire id_5,
    input  tri0  id_6
);
  parameter id_8 = 1;
  assign module_1.id_5 = 0;
  wire id_9;
endmodule
module module_1 #(
    parameter id_0 = 32'd26
) (
    input wor _id_0,
    input supply0 id_1,
    input tri1 id_2,
    input uwire id_3,
    input wor id_4,
    output tri0 id_5,
    input wor id_6
);
  module_0 modCall_1 (
      id_3,
      id_5,
      id_3,
      id_2,
      id_5,
      id_4,
      id_4
  );
  wire id_8;
  wire [-1 : id_0] id_9;
  parameter id_10 = 1 == 1;
endmodule
