===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 26.0720 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.7864 ( 11.7%)    4.7864 ( 18.4%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    3.9714 (  9.7%)    3.9714 ( 15.2%)    Parse modules
    0.6670 (  1.6%)    0.6670 (  2.6%)    Verify circuit
   20.3083 ( 49.8%)   12.5042 ( 48.0%)  'firrtl.circuit' Pipeline
    0.6281 (  1.5%)    0.6281 (  2.4%)    LowerFIRRTLAnnotations
    3.3799 (  8.3%)    1.6906 (  6.5%)    'firrtl.module' Pipeline
    1.6126 (  4.0%)    0.8090 (  3.1%)      DropName
    1.7624 (  4.3%)    0.8825 (  3.4%)      CSE
    0.0013 (  0.0%)    0.0009 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.1415 (  0.3%)    0.0709 (  0.3%)    'firrtl.module' Pipeline
    0.1382 (  0.3%)    0.0693 (  0.3%)      LowerCHIRRTLPass
    0.1680 (  0.4%)    0.1680 (  0.6%)    InferWidths
    0.4169 (  1.0%)    0.4169 (  1.6%)    MemToRegOfVec
    0.7208 (  1.8%)    0.7208 (  2.8%)    InferResets
    0.0792 (  0.2%)    0.0792 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.1423 (  0.3%)    0.1423 (  0.5%)    WireDFT
    0.5317 (  1.3%)    0.5317 (  2.0%)    LowerFIRRTLTypes
    0.7097 (  1.7%)    0.3549 (  1.4%)    'firrtl.module' Pipeline
    0.6861 (  1.7%)    0.3435 (  1.3%)      ExpandWhens
    0.0191 (  0.0%)    0.0103 (  0.0%)      SFCCompat
    1.3218 (  3.2%)    1.3218 (  5.1%)    CheckCombCycles
    0.0735 (  0.2%)    0.0735 (  0.3%)      (A) circt::firrtl::InstanceGraph
    2.4917 (  6.1%)    1.2462 (  4.8%)    'firrtl.module' Pipeline
    2.1706 (  5.3%)    1.0923 (  4.2%)      Canonicalizer
    0.3159 (  0.8%)    0.1643 (  0.6%)      InferReadWrite
    0.2093 (  0.5%)    0.2093 (  0.8%)    PrefixModules
    0.0665 (  0.2%)    0.0665 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0004 (  0.0%)    0.0004 (  0.0%)      (A) circt::firrtl::NLATable
    0.4815 (  1.2%)    0.4815 (  1.8%)    Inliner
    1.9543 (  4.8%)    1.9543 (  7.5%)    IMConstProp
    0.0654 (  0.2%)    0.0654 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0659 (  0.2%)    0.0659 (  0.3%)    AddSeqMemPorts
    0.0655 (  0.2%)    0.0655 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.2864 (  0.7%)    0.2864 (  1.1%)    CreateSiFiveMetadata
    0.0514 (  0.1%)    0.0514 (  0.2%)    ExtractInstances
    0.0004 (  0.0%)    0.0004 (  0.0%)      (A) circt::firrtl::NLATable
    0.0004 (  0.0%)    0.0004 (  0.0%)    BlackBoxReader
    1.0812 (  2.6%)    0.5413 (  2.1%)    'firrtl.module' Pipeline
    0.3599 (  0.9%)    0.1831 (  0.7%)      DropName
    0.7164 (  1.8%)    0.3628 (  1.4%)      Canonicalizer
    0.8775 (  2.2%)    0.8775 (  3.4%)    IMDeadCodeElim
    0.0650 (  0.2%)    0.0650 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    1.4478 (  3.5%)    1.4478 (  5.6%)  LowerFIRRTLToHW
    0.0690 (  0.2%)    0.0690 (  0.3%)    (A) circt::firrtl::InstanceGraph
    0.0004 (  0.0%)    0.0004 (  0.0%)    (A) circt::firrtl::NLATable
    1.0761 (  2.6%)    1.0761 (  4.1%)  LowerSeqToSV
    0.2786 (  0.7%)    0.2786 (  1.1%)  HWMemSimImpl
    6.3518 ( 15.6%)    3.2267 ( 12.4%)  'hw.module' Pipeline
    1.0839 (  2.7%)    0.5588 (  2.1%)    CSE
    0.0013 (  0.0%)    0.0006 (  0.0%)      (A) DominanceInfo
    4.2427 ( 10.4%)    2.1335 (  8.2%)    Canonicalizer
    0.8186 (  2.0%)    0.4295 (  1.6%)    CSE
    0.0011 (  0.0%)    0.0006 (  0.0%)      (A) DominanceInfo
    0.1966 (  0.5%)    0.0998 (  0.4%)    HWCleanup
    0.5752 (  1.4%)    0.2877 (  1.1%)  'hw.module' Pipeline
    0.0559 (  0.1%)    0.0292 (  0.1%)    HWLegalizeModules
    0.5131 (  1.3%)    0.2573 (  1.0%)    PrettifyVerilog
    0.3422 (  0.8%)    0.3422 (  1.3%)  StripDebugInfoWithPred
    1.9148 (  4.7%)    1.9148 (  7.3%)  ExportVerilog
    0.0064 (  0.0%)    0.0064 (  0.0%)  Rest
   40.8032 (100.0%)   26.0720 (100.0%)  Total

{
  totalTime: 26.123,
  maxMemory: 857309184
}
