 -a -ls -r  -mg mega_x86 8 mega.elb mega.dbg mega.itf mega.cli mega.rep mega.ext -lc "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg" -w v_uhdsdi_vidgen_v1_0_1 -b v_uhdsdi_vidgen_v1_0_1  -i "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\.cxl.ip/incl" -O2 -o "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_uhdsdi_vidgen_v1_0_1" -p "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_uhdsdi_vidgen_v1_0_1" -tmp "C:\Users\lucas\AppData\Local\Temp\28752_1816513281" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_uhdsdi_vidgen_v1_0\hdl\v_uhdsdi_vidgen_v1_0_multigenHD.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_uhdsdi_vidgen_v1_0\hdl\v_uhdsdi_vidgen_v1_0_multigenHD_horz.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_uhdsdi_vidgen_v1_0\hdl\v_uhdsdi_vidgen_v1_0_multigenHD_output.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_uhdsdi_vidgen_v1_0\hdl\v_uhdsdi_vidgen_v1_0_multigenHD_vert.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_uhdsdi_vidgen_v1_0\hdl\v_uhdsdi_vidgen_v1_0_vidgen_ntsc.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_uhdsdi_vidgen_v1_0\hdl\v_uhdsdi_vidgen_v1_0_vidgen_pal.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_uhdsdi_vidgen_v1_0\hdl\v_uhdsdi_vidgen_v1_0.v"   -u "C:\Aldec\Active-HDL-Student-Edition\bin/systf" 