0.7
2020.1
May 27 2020
20:09:33
D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.sim/sim_1/synth/func/xsim/tb_func_synth.v,1658805471,verilog,,D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sources_1/new/defines.v,,BaudTickGen;BaudTickGen__parameterized0;Dcache;IF_ID;InstBuffer;MIPS;Regfile;TAGV_ram;TAGV_ram_blk_mem_gen_generic_cstr;TAGV_ram_blk_mem_gen_prim_width;TAGV_ram_blk_mem_gen_prim_wrapper;TAGV_ram_blk_mem_gen_top;TAGV_ram_blk_mem_gen_v8_4_4;TAGV_ram_blk_mem_gen_v8_4_4_synth;alu;alu_fu_ex_mem;alu_fu_mem_wb;async_receiver;async_transmitter;ctrl;dbg_hub_CV;doublebank_ram;doublebank_ram_blk_mem_gen_generic_cstr;doublebank_ram_blk_mem_gen_prim_width;doublebank_ram_blk_mem_gen_prim_wrapper;doublebank_ram_blk_mem_gen_top;doublebank_ram_blk_mem_gen_v8_4_4;doublebank_ram_blk_mem_gen_v8_4_4_synth;dsram_ctrl;fetch;glbl;icache;id_alu_exe;ila_0;ila_0_blk_mem_gen_v8_4_4;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_generic_cstr;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized0;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized1;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized0;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized1;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_top;ila_0_blk_mem_gen_v8_4_4_synth;ila_0_ila_v6_2_11_ila;ila_0_ila_v6_2_11_ila_cap_addrgen;ila_0_ila_v6_2_11_ila_cap_ctrl_legacy;ila_0_ila_v6_2_11_ila_cap_sample_counter;ila_0_ila_v6_2_11_ila_cap_window_counter;ila_0_ila_v6_2_11_ila_core;ila_0_ila_v6_2_11_ila_register;ila_0_ila_v6_2_11_ila_reset_ctrl;ila_0_ila_v6_2_11_ila_trace_memory;ila_0_ila_v6_2_11_ila_trig_match;ila_0_ila_v6_2_11_ila_trigger;ila_0_ltlib_v1_0_0_all_typeA;ila_0_ltlib_v1_0_0_all_typeA_57;ila_0_ltlib_v1_0_0_all_typeA__parameterized0;ila_0_ltlib_v1_0_0_all_typeA__parameterized0_11;ila_0_ltlib_v1_0_0_all_typeA__parameterized0_31;ila_0_ltlib_v1_0_0_all_typeA__parameterized0_34;ila_0_ltlib_v1_0_0_all_typeA__parameterized0_37;ila_0_ltlib_v1_0_0_all_typeA__parameterized0_52;ila_0_ltlib_v1_0_0_all_typeA__parameterized1;ila_0_ltlib_v1_0_0_all_typeA__parameterized1_26;ila_0_ltlib_v1_0_0_all_typeA__parameterized2;ila_0_ltlib_v1_0_0_all_typeA__parameterized2_17;ila_0_ltlib_v1_0_0_all_typeA__parameterized2_40;ila_0_ltlib_v1_0_0_all_typeA__parameterized2_46;ila_0_ltlib_v1_0_0_all_typeA__parameterized3;ila_0_ltlib_v1_0_0_all_typeA__parameterized3_85;ila_0_ltlib_v1_0_0_all_typeA__parameterized3_93;ila_0_ltlib_v1_0_0_all_typeA_slice;ila_0_ltlib_v1_0_0_all_typeA_slice_13;ila_0_ltlib_v1_0_0_all_typeA_slice_14;ila_0_ltlib_v1_0_0_all_typeA_slice_18;ila_0_ltlib_v1_0_0_all_typeA_slice_19;ila_0_ltlib_v1_0_0_all_typeA_slice_20;ila_0_ltlib_v1_0_0_all_typeA_slice_22;ila_0_ltlib_v1_0_0_all_typeA_slice_23;ila_0_ltlib_v1_0_0_all_typeA_slice_27;ila_0_ltlib_v1_0_0_all_typeA_slice_28;ila_0_ltlib_v1_0_0_all_typeA_slice_41;ila_0_ltlib_v1_0_0_all_typeA_slice_42;ila_0_ltlib_v1_0_0_all_typeA_slice_43;ila_0_ltlib_v1_0_0_all_typeA_slice_47;ila_0_ltlib_v1_0_0_all_typeA_slice_48;ila_0_ltlib_v1_0_0_all_typeA_slice_49;ila_0_ltlib_v1_0_0_all_typeA_slice_54;ila_0_ltlib_v1_0_0_all_typeA_slice_58;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_12;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_15;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_21;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_24;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_29;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_32;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_35;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_38;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_44;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_50;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_53;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_55;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_59;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_86;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_94;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized2;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized2_87;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized2_95;ila_0_ltlib_v1_0_0_allx_typeA;ila_0_ltlib_v1_0_0_allx_typeA_56;ila_0_ltlib_v1_0_0_allx_typeA__parameterized0;ila_0_ltlib_v1_0_0_allx_typeA__parameterized0_10;ila_0_ltlib_v1_0_0_allx_typeA__parameterized0_30;ila_0_ltlib_v1_0_0_allx_typeA__parameterized0_33;ila_0_ltlib_v1_0_0_allx_typeA__parameterized0_36;ila_0_ltlib_v1_0_0_allx_typeA__parameterized0_51;ila_0_ltlib_v1_0_0_allx_typeA__parameterized1;ila_0_ltlib_v1_0_0_allx_typeA__parameterized1_25;ila_0_ltlib_v1_0_0_allx_typeA__parameterized2;ila_0_ltlib_v1_0_0_allx_typeA__parameterized2_16;ila_0_ltlib_v1_0_0_allx_typeA__parameterized2_39;ila_0_ltlib_v1_0_0_allx_typeA__parameterized2_45;ila_0_ltlib_v1_0_0_allx_typeA_nodelay;ila_0_ltlib_v1_0_0_allx_typeA_nodelay_84;ila_0_ltlib_v1_0_0_allx_typeA_nodelay_92;ila_0_ltlib_v1_0_0_async_edge_xfer;ila_0_ltlib_v1_0_0_async_edge_xfer_60;ila_0_ltlib_v1_0_0_async_edge_xfer_61;ila_0_ltlib_v1_0_0_async_edge_xfer_62;ila_0_ltlib_v1_0_0_cfglut4;ila_0_ltlib_v1_0_0_cfglut4_88;ila_0_ltlib_v1_0_0_cfglut5;ila_0_ltlib_v1_0_0_cfglut5_82;ila_0_ltlib_v1_0_0_cfglut5_89;ila_0_ltlib_v1_0_0_cfglut6;ila_0_ltlib_v1_0_0_cfglut6_90;ila_0_ltlib_v1_0_0_cfglut6__parameterized0;ila_0_ltlib_v1_0_0_cfglut7;ila_0_ltlib_v1_0_0_cfglut7_81;ila_0_ltlib_v1_0_0_generic_memrd;ila_0_ltlib_v1_0_0_match;ila_0_ltlib_v1_0_0_match_0;ila_0_ltlib_v1_0_0_match__parameterized0;ila_0_ltlib_v1_0_0_match__parameterized0_2;ila_0_ltlib_v1_0_0_match__parameterized0_3;ila_0_ltlib_v1_0_0_match__parameterized0_4;ila_0_ltlib_v1_0_0_match__parameterized0_8;ila_0_ltlib_v1_0_0_match__parameterized0_9;ila_0_ltlib_v1_0_0_match__parameterized1;ila_0_ltlib_v1_0_0_match__parameterized1_5;ila_0_ltlib_v1_0_0_match__parameterized2;ila_0_ltlib_v1_0_0_match__parameterized2_1;ila_0_ltlib_v1_0_0_match__parameterized2_6;ila_0_ltlib_v1_0_0_match__parameterized2_7;ila_0_ltlib_v1_0_0_match_nodelay;ila_0_ltlib_v1_0_0_match_nodelay_83;ila_0_ltlib_v1_0_0_match_nodelay_91;ila_0_ltlib_v1_0_0_rising_edge_detection;ila_0_ltlib_v1_0_0_rising_edge_detection_63;ila_0_xsdbs_v1_0_2_reg__parameterized27;ila_0_xsdbs_v1_0_2_reg__parameterized28;ila_0_xsdbs_v1_0_2_reg__parameterized29;ila_0_xsdbs_v1_0_2_reg__parameterized30;ila_0_xsdbs_v1_0_2_reg__parameterized42;ila_0_xsdbs_v1_0_2_reg__parameterized43;ila_0_xsdbs_v1_0_2_reg__parameterized44;ila_0_xsdbs_v1_0_2_reg__parameterized45;ila_0_xsdbs_v1_0_2_reg__parameterized46;ila_0_xsdbs_v1_0_2_reg__parameterized47;ila_0_xsdbs_v1_0_2_reg__parameterized48;ila_0_xsdbs_v1_0_2_reg__parameterized49;ila_0_xsdbs_v1_0_2_reg__parameterized50;ila_0_xsdbs_v1_0_2_reg__parameterized51;ila_0_xsdbs_v1_0_2_reg__parameterized52;ila_0_xsdbs_v1_0_2_reg__parameterized53;ila_0_xsdbs_v1_0_2_reg__parameterized55;ila_0_xsdbs_v1_0_2_reg__parameterized57;ila_0_xsdbs_v1_0_2_reg__parameterized60;ila_0_xsdbs_v1_0_2_reg_ctl;ila_0_xsdbs_v1_0_2_reg_ctl_67;ila_0_xsdbs_v1_0_2_reg_ctl_68;ila_0_xsdbs_v1_0_2_reg_ctl_69;ila_0_xsdbs_v1_0_2_reg_ctl_70;ila_0_xsdbs_v1_0_2_reg_ctl_73;ila_0_xsdbs_v1_0_2_reg_ctl_75;ila_0_xsdbs_v1_0_2_reg_ctl_76;ila_0_xsdbs_v1_0_2_reg_ctl_77;ila_0_xsdbs_v1_0_2_reg_ctl_78;ila_0_xsdbs_v1_0_2_reg_ctl_79;ila_0_xsdbs_v1_0_2_reg_ctl__parameterized0;ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1;ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1_71;ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1_74;ila_0_xsdbs_v1_0_2_reg_p2s;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized0;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized1;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized10;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized11;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized12;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized13;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized2;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized3;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized4;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized5;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized6;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized7;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized8;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized9;ila_0_xsdbs_v1_0_2_reg_stat;ila_0_xsdbs_v1_0_2_reg_stat_64;ila_0_xsdbs_v1_0_2_reg_stat_65;ila_0_xsdbs_v1_0_2_reg_stat_66;ila_0_xsdbs_v1_0_2_reg_stat_72;ila_0_xsdbs_v1_0_2_reg_stat_80;ila_0_xsdbs_v1_0_2_reg_stream;ila_0_xsdbs_v1_0_2_reg_stream__parameterized0;ila_0_xsdbs_v1_0_2_xsdbs;isram_ctrl;mem_ctrl;mem_fu_ex;mul_fu_reg;mult_gen_0;mult_gen_0_luts;mult_gen_0_mult_gen_v12_0_16;mult_gen_0_mult_gen_v12_0_16_viv;pll_example;pll_example_pll_example_clk_wiz;pre_fetch;thinpad_top;vga,,,../../../../../thinpad_top.srcs/sim_1/new/include;../../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../../thinpad_top.srcs/sources_1/new,,,,,
D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/28F640P30.v,1590804866,verilog,,D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/clock.v,D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/include/def.h;D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/include/CUIcommandData.h;D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/include/data.h;D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/include/UserData.h;D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/include/BankLib.h;D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/include/TimingData.h,BlankCheckModule;BlockLockModule;BuffEnhancedFactProgramModule;BurstModule;CFIqueryModule;CUIdecoder1;CUIdecoder2;CUIdecoder_Busy1;ConfigRegModule;DataErrorModule;DebugModule;EraseModule;KernelModule;MemoryModule;OutputBufferModule;ProgramBufferModule;ProgramModule;ProtectRegModule;ReadModule;SignatureModule;StatusRegModule;TimingLibModule;x28fxxxp30,,,../../../../../thinpad_top.srcs/sim_1/new/include;../../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../../thinpad_top.srcs/sources_1/new,,,,,
D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/clock.v,1590804866,verilog,,D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/sram_model.v,,clock,,,../../../../../thinpad_top.srcs/sim_1/new/include;../../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../../thinpad_top.srcs/sources_1/new,,,,,
D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/include/BankLib.h,1590804866,verilog,,,D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/include/def.h;D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/include/data.h;D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/include/UserData.h,BankLib,,,,,,,,
D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/include/CUIcommandData.h,1590804866,verilog,,,,,,,,,,,,
D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/include/TimingData.h,1590804866,verilog,,,D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/include/data.h;D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/include/UserData.h,TimingDataModule,,,,,,,,
D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/include/UserData.h,1590804866,verilog,,,,,,,,,,,,
D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/include/data.h,1590804866,verilog,,,D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/include/UserData.h,,,,,,,,,
D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/include/def.h,1590804866,verilog,,,,,,,,,,,,
D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/sram_model.v,1590804866,verilog,,,,sram_model,,,../../../../../thinpad_top.srcs/sim_1/new/include;../../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../../thinpad_top.srcs/sources_1/new,,,,,
D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/tb.sv,1658544755,systemVerilog,,,,tb,,,../../../../../thinpad_top.srcs/sim_1/new/include;../../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../../thinpad_top.srcs/sources_1/new,,,,,
,,,,D:/nscscc2021_single/nscscc2021/fpga_template_gbk_v1.00/thinpad_top.srcs/sim_1/new/28F640P30.v,,,,,,,,,,
