
debug.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d1ec  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003b0  0800d48c  0800d48c  0000e48c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800d83c  0800d83c  0000e83c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800d844  0800d844  0000e844  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800d848  0800d848  0000e848  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000008c  24000000  0800d84c  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00004f70  2400008c  0800d8d8  0000f08c  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24004ffc  0800d8d8  0000fffc  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000f08c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00027715  00000000  00000000  0000f0ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000047e1  00000000  00000000  000367cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001ec8  00000000  00000000  0003afb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000017e4  00000000  00000000  0003ce78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003d3f3  00000000  00000000  0003e65c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00024703  00000000  00000000  0007ba4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001812bd  00000000  00000000  000a0152  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  0022140f  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00008d8c  00000000  00000000  00221454  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000048  00000000  00000000  0022a1e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	2400008c 	.word	0x2400008c
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800d474 	.word	0x0800d474

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000090 	.word	0x24000090
 80002dc:	0800d474 	.word	0x0800d474

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <ms5611_cs_low>:
#define MS5611_SPI_TIMEOUT_MS      50U
/* Must match OSR in MS5611_CMD_CONVERT_D1/D2 (OSR=256). */
#define MS5611_CONVERSION_DELAY_MS 1U

/* SPI helpers */
static inline void ms5611_cs_low(void) {
 80006bc:	b580      	push	{r7, lr}
 80006be:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(CS_BARO_GPIO_Port, CS_BARO_Pin, GPIO_PIN_RESET);
 80006c0:	2200      	movs	r2, #0
 80006c2:	2102      	movs	r1, #2
 80006c4:	4802      	ldr	r0, [pc, #8]	@ (80006d0 <ms5611_cs_low+0x14>)
 80006c6:	f003 f90f 	bl	80038e8 <HAL_GPIO_WritePin>
}
 80006ca:	bf00      	nop
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	bf00      	nop
 80006d0:	58020400 	.word	0x58020400

080006d4 <ms5611_cs_high>:

static inline void ms5611_cs_high(void) {
 80006d4:	b580      	push	{r7, lr}
 80006d6:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(CS_BARO_GPIO_Port, CS_BARO_Pin, GPIO_PIN_SET);
 80006d8:	2201      	movs	r2, #1
 80006da:	2102      	movs	r1, #2
 80006dc:	4802      	ldr	r0, [pc, #8]	@ (80006e8 <ms5611_cs_high+0x14>)
 80006de:	f003 f903 	bl	80038e8 <HAL_GPIO_WritePin>
}
 80006e2:	bf00      	nop
 80006e4:	bd80      	pop	{r7, pc}
 80006e6:	bf00      	nop
 80006e8:	58020400 	.word	0x58020400

080006ec <ms5611_lock>:

static uint8_t ms5611_lock(void) {
 80006ec:	b580      	push	{r7, lr}
 80006ee:	af00      	add	r7, sp, #0
  if (spi1MutexHandle == NULL) {
 80006f0:	4b0a      	ldr	r3, [pc, #40]	@ (800071c <ms5611_lock+0x30>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d101      	bne.n	80006fc <ms5611_lock+0x10>
    return 1U;
 80006f8:	2301      	movs	r3, #1
 80006fa:	e00c      	b.n	8000716 <ms5611_lock+0x2a>
  }
  return (osMutexAcquire(spi1MutexHandle, osWaitForever) == osOK) ? 0U : 1U;
 80006fc:	4b07      	ldr	r3, [pc, #28]	@ (800071c <ms5611_lock+0x30>)
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000704:	4618      	mov	r0, r3
 8000706:	f008 fb50 	bl	8008daa <osMutexAcquire>
 800070a:	4603      	mov	r3, r0
 800070c:	2b00      	cmp	r3, #0
 800070e:	bf14      	ite	ne
 8000710:	2301      	movne	r3, #1
 8000712:	2300      	moveq	r3, #0
 8000714:	b2db      	uxtb	r3, r3
}
 8000716:	4618      	mov	r0, r3
 8000718:	bd80      	pop	{r7, pc}
 800071a:	bf00      	nop
 800071c:	240000bc 	.word	0x240000bc

08000720 <ms5611_unlock>:

static void ms5611_unlock(void) {
 8000720:	b580      	push	{r7, lr}
 8000722:	af00      	add	r7, sp, #0
  (void)osMutexRelease(spi1MutexHandle);
 8000724:	4b03      	ldr	r3, [pc, #12]	@ (8000734 <ms5611_unlock+0x14>)
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	4618      	mov	r0, r3
 800072a:	f008 fb89 	bl	8008e40 <osMutexRelease>
}
 800072e:	bf00      	nop
 8000730:	bd80      	pop	{r7, pc}
 8000732:	bf00      	nop
 8000734:	240000bc 	.word	0x240000bc

08000738 <ms5611_spi_cmd>:

static uint8_t ms5611_spi_cmd(uint8_t cmd) {
 8000738:	b580      	push	{r7, lr}
 800073a:	b084      	sub	sp, #16
 800073c:	af00      	add	r7, sp, #0
 800073e:	4603      	mov	r3, r0
 8000740:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status;

  if (ms5611_spi == NULL) {
 8000742:	4b13      	ldr	r3, [pc, #76]	@ (8000790 <ms5611_spi_cmd+0x58>)
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	2b00      	cmp	r3, #0
 8000748:	d101      	bne.n	800074e <ms5611_spi_cmd+0x16>
    return 1U;
 800074a:	2301      	movs	r3, #1
 800074c:	e01b      	b.n	8000786 <ms5611_spi_cmd+0x4e>
  }
  if (ms5611_lock() != 0U) {
 800074e:	f7ff ffcd 	bl	80006ec <ms5611_lock>
 8000752:	4603      	mov	r3, r0
 8000754:	2b00      	cmp	r3, #0
 8000756:	d001      	beq.n	800075c <ms5611_spi_cmd+0x24>
    return 1U;
 8000758:	2301      	movs	r3, #1
 800075a:	e014      	b.n	8000786 <ms5611_spi_cmd+0x4e>
  }

  ms5611_cs_low();
 800075c:	f7ff ffae 	bl	80006bc <ms5611_cs_low>
  status = HAL_SPI_Transmit(ms5611_spi, &cmd, 1, MS5611_SPI_TIMEOUT_MS);
 8000760:	4b0b      	ldr	r3, [pc, #44]	@ (8000790 <ms5611_spi_cmd+0x58>)
 8000762:	6818      	ldr	r0, [r3, #0]
 8000764:	1df9      	adds	r1, r7, #7
 8000766:	2332      	movs	r3, #50	@ 0x32
 8000768:	2201      	movs	r2, #1
 800076a:	f006 f8a3 	bl	80068b4 <HAL_SPI_Transmit>
 800076e:	4603      	mov	r3, r0
 8000770:	73fb      	strb	r3, [r7, #15]
  ms5611_cs_high();
 8000772:	f7ff ffaf 	bl	80006d4 <ms5611_cs_high>

  ms5611_unlock();
 8000776:	f7ff ffd3 	bl	8000720 <ms5611_unlock>
  return (status == HAL_OK) ? 0U : 1U;
 800077a:	7bfb      	ldrb	r3, [r7, #15]
 800077c:	2b00      	cmp	r3, #0
 800077e:	bf14      	ite	ne
 8000780:	2301      	movne	r3, #1
 8000782:	2300      	moveq	r3, #0
 8000784:	b2db      	uxtb	r3, r3
}
 8000786:	4618      	mov	r0, r3
 8000788:	3710      	adds	r7, #16
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}
 800078e:	bf00      	nop
 8000790:	240000b8 	.word	0x240000b8

08000794 <ms5611_read_adc24>:

/* ADC read */
static uint8_t ms5611_read_adc24(uint32_t *out)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	b088      	sub	sp, #32
 8000798:	af02      	add	r7, sp, #8
 800079a:	6078      	str	r0, [r7, #4]
  uint8_t tx[4] = { MS5611_CMD_READ_ADC, 0x00, 0x00, 0x00 };
 800079c:	2300      	movs	r3, #0
 800079e:	613b      	str	r3, [r7, #16]
  uint8_t rx[4] = {0};
 80007a0:	2300      	movs	r3, #0
 80007a2:	60fb      	str	r3, [r7, #12]

  if (ms5611_spi == NULL || out == NULL) {
 80007a4:	4b1a      	ldr	r3, [pc, #104]	@ (8000810 <ms5611_read_adc24+0x7c>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d002      	beq.n	80007b2 <ms5611_read_adc24+0x1e>
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d101      	bne.n	80007b6 <ms5611_read_adc24+0x22>
    return 1U;
 80007b2:	2301      	movs	r3, #1
 80007b4:	e028      	b.n	8000808 <ms5611_read_adc24+0x74>
  }
  if (ms5611_lock() != 0U) {
 80007b6:	f7ff ff99 	bl	80006ec <ms5611_lock>
 80007ba:	4603      	mov	r3, r0
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d001      	beq.n	80007c4 <ms5611_read_adc24+0x30>
    return 1U;
 80007c0:	2301      	movs	r3, #1
 80007c2:	e021      	b.n	8000808 <ms5611_read_adc24+0x74>
  }

  ms5611_cs_low();
 80007c4:	f7ff ff7a 	bl	80006bc <ms5611_cs_low>
  HAL_StatusTypeDef st = HAL_SPI_TransmitReceive(ms5611_spi, tx, rx, sizeof(tx), MS5611_SPI_TIMEOUT_MS);
 80007c8:	4b11      	ldr	r3, [pc, #68]	@ (8000810 <ms5611_read_adc24+0x7c>)
 80007ca:	6818      	ldr	r0, [r3, #0]
 80007cc:	f107 020c 	add.w	r2, r7, #12
 80007d0:	f107 0110 	add.w	r1, r7, #16
 80007d4:	2332      	movs	r3, #50	@ 0x32
 80007d6:	9300      	str	r3, [sp, #0]
 80007d8:	2304      	movs	r3, #4
 80007da:	f006 fa59 	bl	8006c90 <HAL_SPI_TransmitReceive>
 80007de:	4603      	mov	r3, r0
 80007e0:	75fb      	strb	r3, [r7, #23]
  ms5611_cs_high();
 80007e2:	f7ff ff77 	bl	80006d4 <ms5611_cs_high>

  ms5611_unlock();
 80007e6:	f7ff ff9b 	bl	8000720 <ms5611_unlock>

  if (st != HAL_OK) return 2U;
 80007ea:	7dfb      	ldrb	r3, [r7, #23]
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d001      	beq.n	80007f4 <ms5611_read_adc24+0x60>
 80007f0:	2302      	movs	r3, #2
 80007f2:	e009      	b.n	8000808 <ms5611_read_adc24+0x74>

  *out = ((uint32_t)rx[1] << 16) | ((uint32_t)rx[2] << 8) | (uint32_t)rx[3];
 80007f4:	7b7b      	ldrb	r3, [r7, #13]
 80007f6:	041a      	lsls	r2, r3, #16
 80007f8:	7bbb      	ldrb	r3, [r7, #14]
 80007fa:	021b      	lsls	r3, r3, #8
 80007fc:	4313      	orrs	r3, r2
 80007fe:	7bfa      	ldrb	r2, [r7, #15]
 8000800:	431a      	orrs	r2, r3
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	601a      	str	r2, [r3, #0]
  return 0U;
 8000806:	2300      	movs	r3, #0
}
 8000808:	4618      	mov	r0, r3
 800080a:	3718      	adds	r7, #24
 800080c:	46bd      	mov	sp, r7
 800080e:	bd80      	pop	{r7, pc}
 8000810:	240000b8 	.word	0x240000b8

08000814 <ms5611_read_prom16>:

/* PROM read */
static uint8_t ms5611_read_prom16(uint8_t prom_cmd, uint16_t *out)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b086      	sub	sp, #24
 8000818:	af02      	add	r7, sp, #8
 800081a:	4603      	mov	r3, r0
 800081c:	6039      	str	r1, [r7, #0]
 800081e:	71fb      	strb	r3, [r7, #7]
  uint8_t tx[3] = { prom_cmd, 0x00, 0x00 };
 8000820:	79fb      	ldrb	r3, [r7, #7]
 8000822:	733b      	strb	r3, [r7, #12]
 8000824:	2300      	movs	r3, #0
 8000826:	737b      	strb	r3, [r7, #13]
 8000828:	2300      	movs	r3, #0
 800082a:	73bb      	strb	r3, [r7, #14]
  uint8_t rx[3] = { 0 };
 800082c:	f107 0308 	add.w	r3, r7, #8
 8000830:	2100      	movs	r1, #0
 8000832:	460a      	mov	r2, r1
 8000834:	801a      	strh	r2, [r3, #0]
 8000836:	460a      	mov	r2, r1
 8000838:	709a      	strb	r2, [r3, #2]

  if (ms5611_spi == NULL || out == NULL) {
 800083a:	4b1c      	ldr	r3, [pc, #112]	@ (80008ac <ms5611_read_prom16+0x98>)
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	2b00      	cmp	r3, #0
 8000840:	d002      	beq.n	8000848 <ms5611_read_prom16+0x34>
 8000842:	683b      	ldr	r3, [r7, #0]
 8000844:	2b00      	cmp	r3, #0
 8000846:	d101      	bne.n	800084c <ms5611_read_prom16+0x38>
    return 1U;
 8000848:	2301      	movs	r3, #1
 800084a:	e02a      	b.n	80008a2 <ms5611_read_prom16+0x8e>
  }
  if (ms5611_lock() != 0U) {
 800084c:	f7ff ff4e 	bl	80006ec <ms5611_lock>
 8000850:	4603      	mov	r3, r0
 8000852:	2b00      	cmp	r3, #0
 8000854:	d001      	beq.n	800085a <ms5611_read_prom16+0x46>
    return 1U;
 8000856:	2301      	movs	r3, #1
 8000858:	e023      	b.n	80008a2 <ms5611_read_prom16+0x8e>
  }

  ms5611_cs_low();
 800085a:	f7ff ff2f 	bl	80006bc <ms5611_cs_low>
  HAL_StatusTypeDef st =
      HAL_SPI_TransmitReceive(ms5611_spi, tx, rx, sizeof(tx), MS5611_SPI_TIMEOUT_MS);
 800085e:	4b13      	ldr	r3, [pc, #76]	@ (80008ac <ms5611_read_prom16+0x98>)
 8000860:	6818      	ldr	r0, [r3, #0]
 8000862:	f107 0208 	add.w	r2, r7, #8
 8000866:	f107 010c 	add.w	r1, r7, #12
 800086a:	2332      	movs	r3, #50	@ 0x32
 800086c:	9300      	str	r3, [sp, #0]
 800086e:	2303      	movs	r3, #3
 8000870:	f006 fa0e 	bl	8006c90 <HAL_SPI_TransmitReceive>
 8000874:	4603      	mov	r3, r0
 8000876:	73fb      	strb	r3, [r7, #15]
  ms5611_cs_high();
 8000878:	f7ff ff2c 	bl	80006d4 <ms5611_cs_high>

  ms5611_unlock();
 800087c:	f7ff ff50 	bl	8000720 <ms5611_unlock>

  if (st != HAL_OK) return 2U;
 8000880:	7bfb      	ldrb	r3, [r7, #15]
 8000882:	2b00      	cmp	r3, #0
 8000884:	d001      	beq.n	800088a <ms5611_read_prom16+0x76>
 8000886:	2302      	movs	r3, #2
 8000888:	e00b      	b.n	80008a2 <ms5611_read_prom16+0x8e>

  // rx[0] is garbage during command phase; data is in rx[1], rx[2]
  *out = (uint16_t)((rx[1] << 8) | rx[2]);
 800088a:	7a7b      	ldrb	r3, [r7, #9]
 800088c:	b21b      	sxth	r3, r3
 800088e:	021b      	lsls	r3, r3, #8
 8000890:	b21a      	sxth	r2, r3
 8000892:	7abb      	ldrb	r3, [r7, #10]
 8000894:	b21b      	sxth	r3, r3
 8000896:	4313      	orrs	r3, r2
 8000898:	b21b      	sxth	r3, r3
 800089a:	b29a      	uxth	r2, r3
 800089c:	683b      	ldr	r3, [r7, #0]
 800089e:	801a      	strh	r2, [r3, #0]
  return 0U;
 80008a0:	2300      	movs	r3, #0
}
 80008a2:	4618      	mov	r0, r3
 80008a4:	3710      	adds	r7, #16
 80008a6:	46bd      	mov	sp, r7
 80008a8:	bd80      	pop	{r7, pc}
 80008aa:	bf00      	nop
 80008ac:	240000b8 	.word	0x240000b8

080008b0 <MS5611_init>:
/**
  @brief Init MS5611 driver and cache PROM coefficients.
  @param spi Selected SPI
  @return 0 on success, non-zero on error
*/
uint8_t MS5611_init(SPI_HandleTypeDef *spi) {
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b082      	sub	sp, #8
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	6078      	str	r0, [r7, #4]
  if (spi == NULL) {
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d101      	bne.n	80008c2 <MS5611_init+0x12>
    return 1U;
 80008be:	2301      	movs	r3, #1
 80008c0:	e012      	b.n	80008e8 <MS5611_init+0x38>
  }

  ms5611_spi = spi;
 80008c2:	4a0b      	ldr	r2, [pc, #44]	@ (80008f0 <MS5611_init+0x40>)
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	6013      	str	r3, [r2, #0]
  ms5611_cs_high();
 80008c8:	f7ff ff04 	bl	80006d4 <ms5611_cs_high>

  if (ms5611_spi_cmd(MS5611_CMD_RESET) != 0U) {
 80008cc:	201e      	movs	r0, #30
 80008ce:	f7ff ff33 	bl	8000738 <ms5611_spi_cmd>
 80008d2:	4603      	mov	r3, r0
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d001      	beq.n	80008dc <MS5611_init+0x2c>
    return 2U;
 80008d8:	2302      	movs	r3, #2
 80008da:	e005      	b.n	80008e8 <MS5611_init+0x38>
  }

  osDelay(3);
 80008dc:	2003      	movs	r0, #3
 80008de:	f008 f9c3 	bl	8008c68 <osDelay>

  return MS5611_read_PROM();
 80008e2:	f000 f807 	bl	80008f4 <MS5611_read_PROM>
 80008e6:	4603      	mov	r3, r0
}
 80008e8:	4618      	mov	r0, r3
 80008ea:	3708      	adds	r7, #8
 80008ec:	46bd      	mov	sp, r7
 80008ee:	bd80      	pop	{r7, pc}
 80008f0:	240000b8 	.word	0x240000b8

080008f4 <MS5611_read_PROM>:
/**
  @brief Read PROM coefficients into driver cache.
  @return 0 on success, non-zero on error
*/
static uint8_t MS5611_read_PROM(void)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b084      	sub	sp, #16
 80008f8:	af00      	add	r7, sp, #0
  uint16_t *prom_ptr = (uint16_t *)&ms5611_prom_data;
 80008fa:	4b19      	ldr	r3, [pc, #100]	@ (8000960 <MS5611_read_PROM+0x6c>)
 80008fc:	60bb      	str	r3, [r7, #8]

  if (ms5611_spi == NULL) {
 80008fe:	4b19      	ldr	r3, [pc, #100]	@ (8000964 <MS5611_read_PROM+0x70>)
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	2b00      	cmp	r3, #0
 8000904:	d101      	bne.n	800090a <MS5611_read_PROM+0x16>
    return 1U;
 8000906:	2301      	movs	r3, #1
 8000908:	e026      	b.n	8000958 <MS5611_read_PROM+0x64>
  }

  for (int i = 0; i < 8; i++) {
 800090a:	2300      	movs	r3, #0
 800090c:	60fb      	str	r3, [r7, #12]
 800090e:	e01f      	b.n	8000950 <MS5611_read_PROM+0x5c>
    uint16_t val = 0;
 8000910:	2300      	movs	r3, #0
 8000912:	80fb      	strh	r3, [r7, #6]

    if (ms5611_read_prom16(MS5611_CMD_READ_PROM(i), &val) != 0U) {
 8000914:	68fb      	ldr	r3, [r7, #12]
 8000916:	b25b      	sxtb	r3, r3
 8000918:	005b      	lsls	r3, r3, #1
 800091a:	b25b      	sxtb	r3, r3
 800091c:	f063 035f 	orn	r3, r3, #95	@ 0x5f
 8000920:	b25b      	sxtb	r3, r3
 8000922:	b2db      	uxtb	r3, r3
 8000924:	1dba      	adds	r2, r7, #6
 8000926:	4611      	mov	r1, r2
 8000928:	4618      	mov	r0, r3
 800092a:	f7ff ff73 	bl	8000814 <ms5611_read_prom16>
 800092e:	4603      	mov	r3, r0
 8000930:	2b00      	cmp	r3, #0
 8000932:	d001      	beq.n	8000938 <MS5611_read_PROM+0x44>
      return 2U;
 8000934:	2302      	movs	r3, #2
 8000936:	e00f      	b.n	8000958 <MS5611_read_PROM+0x64>
    }

    *(prom_ptr + i) = val;
 8000938:	68fb      	ldr	r3, [r7, #12]
 800093a:	005b      	lsls	r3, r3, #1
 800093c:	68ba      	ldr	r2, [r7, #8]
 800093e:	4413      	add	r3, r2
 8000940:	88fa      	ldrh	r2, [r7, #6]
 8000942:	801a      	strh	r2, [r3, #0]
    osDelay(10);
 8000944:	200a      	movs	r0, #10
 8000946:	f008 f98f 	bl	8008c68 <osDelay>
  for (int i = 0; i < 8; i++) {
 800094a:	68fb      	ldr	r3, [r7, #12]
 800094c:	3301      	adds	r3, #1
 800094e:	60fb      	str	r3, [r7, #12]
 8000950:	68fb      	ldr	r3, [r7, #12]
 8000952:	2b07      	cmp	r3, #7
 8000954:	dddc      	ble.n	8000910 <MS5611_read_PROM+0x1c>
  }

  return 0U;
 8000956:	2300      	movs	r3, #0
}
 8000958:	4618      	mov	r0, r3
 800095a:	3710      	adds	r7, #16
 800095c:	46bd      	mov	sp, r7
 800095e:	bd80      	pop	{r7, pc}
 8000960:	240000a8 	.word	0x240000a8
 8000964:	240000b8 	.word	0x240000b8

08000968 <MS5611_get_data>:
/**
  @brief Read pressure and temperature into MS5611_data.
  @param data Output structure for barometer data
  @return 0 on success, non-zero on error
*/
uint8_t MS5611_get_data(M5611_data *data) {
 8000968:	b580      	push	{r7, lr}
 800096a:	b084      	sub	sp, #16
 800096c:	af00      	add	r7, sp, #0
 800096e:	6078      	str	r0, [r7, #4]
  uint32_t D1;
  uint32_t D2;

  if (data == NULL || ms5611_spi == NULL || spi1MutexHandle == NULL) {
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	2b00      	cmp	r3, #0
 8000974:	d007      	beq.n	8000986 <MS5611_get_data+0x1e>
 8000976:	4b11      	ldr	r3, [pc, #68]	@ (80009bc <MS5611_get_data+0x54>)
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	2b00      	cmp	r3, #0
 800097c:	d003      	beq.n	8000986 <MS5611_get_data+0x1e>
 800097e:	4b10      	ldr	r3, [pc, #64]	@ (80009c0 <MS5611_get_data+0x58>)
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	2b00      	cmp	r3, #0
 8000984:	d101      	bne.n	800098a <MS5611_get_data+0x22>
    return 1U;
 8000986:	2301      	movs	r3, #1
 8000988:	e013      	b.n	80009b2 <MS5611_get_data+0x4a>
  }

  if (ms5611_read_raw(&D1, &D2) != 0U) {
 800098a:	f107 0208 	add.w	r2, r7, #8
 800098e:	f107 030c 	add.w	r3, r7, #12
 8000992:	4611      	mov	r1, r2
 8000994:	4618      	mov	r0, r3
 8000996:	f000 f815 	bl	80009c4 <ms5611_read_raw>
 800099a:	4603      	mov	r3, r0
 800099c:	2b00      	cmp	r3, #0
 800099e:	d001      	beq.n	80009a4 <MS5611_get_data+0x3c>
    return 2U;
 80009a0:	2302      	movs	r3, #2
 80009a2:	e006      	b.n	80009b2 <MS5611_get_data+0x4a>
  }

  (void)calculate_pressure(D1, D2, data);
 80009a4:	68fb      	ldr	r3, [r7, #12]
 80009a6:	68b9      	ldr	r1, [r7, #8]
 80009a8:	687a      	ldr	r2, [r7, #4]
 80009aa:	4618      	mov	r0, r3
 80009ac:	f000 f842 	bl	8000a34 <calculate_pressure>

  return 0U;
 80009b0:	2300      	movs	r3, #0
}
 80009b2:	4618      	mov	r0, r3
 80009b4:	3710      	adds	r7, #16
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}
 80009ba:	bf00      	nop
 80009bc:	240000b8 	.word	0x240000b8
 80009c0:	240000bc 	.word	0x240000bc

080009c4 <ms5611_read_raw>:

  *out = ms5611_prom_data;
}
#endif

static uint8_t ms5611_read_raw(uint32_t *D1, uint32_t *D2) {
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b082      	sub	sp, #8
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
 80009cc:	6039      	str	r1, [r7, #0]
  if (D1 == NULL || D2 == NULL) {
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d002      	beq.n	80009da <ms5611_read_raw+0x16>
 80009d4:	683b      	ldr	r3, [r7, #0]
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d101      	bne.n	80009de <ms5611_read_raw+0x1a>
    return 1U;
 80009da:	2301      	movs	r3, #1
 80009dc:	e026      	b.n	8000a2c <ms5611_read_raw+0x68>
  }

  if (ms5611_spi_cmd(MS5611_CMD_CONVERT_D1) != 0U) {
 80009de:	2040      	movs	r0, #64	@ 0x40
 80009e0:	f7ff feaa 	bl	8000738 <ms5611_spi_cmd>
 80009e4:	4603      	mov	r3, r0
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d001      	beq.n	80009ee <ms5611_read_raw+0x2a>
    return 2U;
 80009ea:	2302      	movs	r3, #2
 80009ec:	e01e      	b.n	8000a2c <ms5611_read_raw+0x68>
  }
  osDelay(MS5611_CONVERSION_DELAY_MS);
 80009ee:	2001      	movs	r0, #1
 80009f0:	f008 f93a 	bl	8008c68 <osDelay>
  if (ms5611_read_adc24(D1) != 0U) {
 80009f4:	6878      	ldr	r0, [r7, #4]
 80009f6:	f7ff fecd 	bl	8000794 <ms5611_read_adc24>
 80009fa:	4603      	mov	r3, r0
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d001      	beq.n	8000a04 <ms5611_read_raw+0x40>
    return 3U;
 8000a00:	2303      	movs	r3, #3
 8000a02:	e013      	b.n	8000a2c <ms5611_read_raw+0x68>
  }

  if (ms5611_spi_cmd(MS5611_CMD_CONVERT_D2) != 0U) {
 8000a04:	2050      	movs	r0, #80	@ 0x50
 8000a06:	f7ff fe97 	bl	8000738 <ms5611_spi_cmd>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d001      	beq.n	8000a14 <ms5611_read_raw+0x50>
    return 4U;
 8000a10:	2304      	movs	r3, #4
 8000a12:	e00b      	b.n	8000a2c <ms5611_read_raw+0x68>
  }
  osDelay(MS5611_CONVERSION_DELAY_MS);
 8000a14:	2001      	movs	r0, #1
 8000a16:	f008 f927 	bl	8008c68 <osDelay>
  if (ms5611_read_adc24(D2) != 0U) {
 8000a1a:	6838      	ldr	r0, [r7, #0]
 8000a1c:	f7ff feba 	bl	8000794 <ms5611_read_adc24>
 8000a20:	4603      	mov	r3, r0
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d001      	beq.n	8000a2a <ms5611_read_raw+0x66>
    return 5U;
 8000a26:	2305      	movs	r3, #5
 8000a28:	e000      	b.n	8000a2c <ms5611_read_raw+0x68>
  }

  return 0U;
 8000a2a:	2300      	movs	r3, #0
}
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	3708      	adds	r7, #8
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd80      	pop	{r7, pc}

08000a34 <calculate_pressure>:

/* Compensation math */
static int32_t calculate_pressure(uint32_t D1, uint32_t D2, M5611_data* data) {
 8000a34:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8000a38:	b0d5      	sub	sp, #340	@ 0x154
 8000a3a:	af00      	add	r7, sp, #0
 8000a3c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
 8000a40:	f8c7 1110 	str.w	r1, [r7, #272]	@ 0x110
 8000a44:	f8c7 210c 	str.w	r2, [r7, #268]	@ 0x10c
  int32_t dT = ((int32_t)D2) - ((int32_t)ms5611_prom_data.T_REF << 8);
 8000a48:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8000a4c:	4bdb      	ldr	r3, [pc, #876]	@ (8000dbc <calculate_pressure+0x388>)
 8000a4e:	895b      	ldrh	r3, [r3, #10]
 8000a50:	021b      	lsls	r3, r3, #8
 8000a52:	1ad3      	subs	r3, r2, r3
 8000a54:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  int32_t TEMP = 2000 + (int32_t)(((int64_t)dT * ms5611_prom_data.TEMPSENS) / (1LL << 23));
 8000a58:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8000a5c:	17da      	asrs	r2, r3, #31
 8000a5e:	469a      	mov	sl, r3
 8000a60:	4693      	mov	fp, r2
 8000a62:	4bd6      	ldr	r3, [pc, #856]	@ (8000dbc <calculate_pressure+0x388>)
 8000a64:	899b      	ldrh	r3, [r3, #12]
 8000a66:	b29b      	uxth	r3, r3
 8000a68:	2200      	movs	r2, #0
 8000a6a:	461c      	mov	r4, r3
 8000a6c:	4615      	mov	r5, r2
 8000a6e:	fb04 f20b 	mul.w	r2, r4, fp
 8000a72:	fb0a f305 	mul.w	r3, sl, r5
 8000a76:	4413      	add	r3, r2
 8000a78:	fbaa 8904 	umull	r8, r9, sl, r4
 8000a7c:	444b      	add	r3, r9
 8000a7e:	4699      	mov	r9, r3
 8000a80:	4642      	mov	r2, r8
 8000a82:	464b      	mov	r3, r9
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	da07      	bge.n	8000a98 <calculate_pressure+0x64>
 8000a88:	49cd      	ldr	r1, [pc, #820]	@ (8000dc0 <calculate_pressure+0x38c>)
 8000a8a:	1851      	adds	r1, r2, r1
 8000a8c:	6339      	str	r1, [r7, #48]	@ 0x30
 8000a8e:	f143 0300 	adc.w	r3, r3, #0
 8000a92:	637b      	str	r3, [r7, #52]	@ 0x34
 8000a94:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8000a98:	f04f 0000 	mov.w	r0, #0
 8000a9c:	f04f 0100 	mov.w	r1, #0
 8000aa0:	0dd0      	lsrs	r0, r2, #23
 8000aa2:	ea40 2043 	orr.w	r0, r0, r3, lsl #9
 8000aa6:	15d9      	asrs	r1, r3, #23
 8000aa8:	4602      	mov	r2, r0
 8000aaa:	460b      	mov	r3, r1
 8000aac:	4613      	mov	r3, r2
 8000aae:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8000ab2:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134

  int64_t OFF = ((int64_t)ms5611_prom_data.OFF << 16) + ((int64_t)ms5611_prom_data.TCO * dT >> 7);
 8000ab6:	4bc1      	ldr	r3, [pc, #772]	@ (8000dbc <calculate_pressure+0x388>)
 8000ab8:	889b      	ldrh	r3, [r3, #4]
 8000aba:	b29b      	uxth	r3, r3
 8000abc:	2200      	movs	r2, #0
 8000abe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8000ac2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8000ac6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8000aca:	460b      	mov	r3, r1
 8000acc:	0c1b      	lsrs	r3, r3, #16
 8000ace:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8000ad2:	460b      	mov	r3, r1
 8000ad4:	041b      	lsls	r3, r3, #16
 8000ad6:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8000ada:	4bb8      	ldr	r3, [pc, #736]	@ (8000dbc <calculate_pressure+0x388>)
 8000adc:	891b      	ldrh	r3, [r3, #8]
 8000ade:	b29b      	uxth	r3, r3
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8000ae6:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 8000aea:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8000aee:	17da      	asrs	r2, r3, #31
 8000af0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8000af4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8000af8:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	@ 0xc8
 8000afc:	462b      	mov	r3, r5
 8000afe:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	@ 0xc0
 8000b02:	4642      	mov	r2, r8
 8000b04:	fb02 f203 	mul.w	r2, r2, r3
 8000b08:	464b      	mov	r3, r9
 8000b0a:	4621      	mov	r1, r4
 8000b0c:	fb01 f303 	mul.w	r3, r1, r3
 8000b10:	4413      	add	r3, r2
 8000b12:	4622      	mov	r2, r4
 8000b14:	4641      	mov	r1, r8
 8000b16:	fba2 1201 	umull	r1, r2, r2, r1
 8000b1a:	f8c7 2104 	str.w	r2, [r7, #260]	@ 0x104
 8000b1e:	460a      	mov	r2, r1
 8000b20:	f8c7 2100 	str.w	r2, [r7, #256]	@ 0x100
 8000b24:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 8000b28:	4413      	add	r3, r2
 8000b2a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8000b2e:	f04f 0200 	mov.w	r2, #0
 8000b32:	f04f 0300 	mov.w	r3, #0
 8000b36:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 8000b3a:	4621      	mov	r1, r4
 8000b3c:	09ca      	lsrs	r2, r1, #7
 8000b3e:	4629      	mov	r1, r5
 8000b40:	ea42 6241 	orr.w	r2, r2, r1, lsl #25
 8000b44:	4629      	mov	r1, r5
 8000b46:	11cb      	asrs	r3, r1, #7
 8000b48:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 8000b4c:	4621      	mov	r1, r4
 8000b4e:	1889      	adds	r1, r1, r2
 8000b50:	62b9      	str	r1, [r7, #40]	@ 0x28
 8000b52:	4629      	mov	r1, r5
 8000b54:	eb43 0101 	adc.w	r1, r3, r1
 8000b58:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8000b5a:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 8000b5e:	e9c7 344a 	strd	r3, r4, [r7, #296]	@ 0x128
  int64_t SENS = ((int64_t)ms5611_prom_data.SENS << 15) + ((int64_t)ms5611_prom_data.TCS * dT >> 8);
 8000b62:	4b96      	ldr	r3, [pc, #600]	@ (8000dbc <calculate_pressure+0x388>)
 8000b64:	885b      	ldrh	r3, [r3, #2]
 8000b66:	b29b      	uxth	r3, r3
 8000b68:	2200      	movs	r2, #0
 8000b6a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8000b6e:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8000b72:	f04f 0000 	mov.w	r0, #0
 8000b76:	f04f 0100 	mov.w	r1, #0
 8000b7a:	e9d7 452e 	ldrd	r4, r5, [r7, #184]	@ 0xb8
 8000b7e:	462b      	mov	r3, r5
 8000b80:	03d9      	lsls	r1, r3, #15
 8000b82:	4623      	mov	r3, r4
 8000b84:	ea41 4153 	orr.w	r1, r1, r3, lsr #17
 8000b88:	4623      	mov	r3, r4
 8000b8a:	03d8      	lsls	r0, r3, #15
 8000b8c:	4b8b      	ldr	r3, [pc, #556]	@ (8000dbc <calculate_pressure+0x388>)
 8000b8e:	88db      	ldrh	r3, [r3, #6]
 8000b90:	b29b      	uxth	r3, r3
 8000b92:	2200      	movs	r2, #0
 8000b94:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8000b98:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8000b9c:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8000ba0:	17da      	asrs	r2, r3, #31
 8000ba2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8000ba6:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8000baa:	e9d7 892c 	ldrd	r8, r9, [r7, #176]	@ 0xb0
 8000bae:	464b      	mov	r3, r9
 8000bb0:	e9d7 ab2a 	ldrd	sl, fp, [r7, #168]	@ 0xa8
 8000bb4:	4652      	mov	r2, sl
 8000bb6:	fb02 f203 	mul.w	r2, r2, r3
 8000bba:	465b      	mov	r3, fp
 8000bbc:	4644      	mov	r4, r8
 8000bbe:	fb04 f303 	mul.w	r3, r4, r3
 8000bc2:	4413      	add	r3, r2
 8000bc4:	4642      	mov	r2, r8
 8000bc6:	4654      	mov	r4, sl
 8000bc8:	fba2 4204 	umull	r4, r2, r2, r4
 8000bcc:	f8c7 20fc 	str.w	r2, [r7, #252]	@ 0xfc
 8000bd0:	4622      	mov	r2, r4
 8000bd2:	f8c7 20f8 	str.w	r2, [r7, #248]	@ 0xf8
 8000bd6:	f8d7 20fc 	ldr.w	r2, [r7, #252]	@ 0xfc
 8000bda:	4413      	add	r3, r2
 8000bdc:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8000be0:	f04f 0200 	mov.w	r2, #0
 8000be4:	f04f 0300 	mov.w	r3, #0
 8000be8:	e9d7 893e 	ldrd	r8, r9, [r7, #248]	@ 0xf8
 8000bec:	4644      	mov	r4, r8
 8000bee:	0a22      	lsrs	r2, r4, #8
 8000bf0:	464c      	mov	r4, r9
 8000bf2:	ea42 6204 	orr.w	r2, r2, r4, lsl #24
 8000bf6:	464c      	mov	r4, r9
 8000bf8:	1223      	asrs	r3, r4, #8
 8000bfa:	1884      	adds	r4, r0, r2
 8000bfc:	623c      	str	r4, [r7, #32]
 8000bfe:	eb41 0303 	adc.w	r3, r1, r3
 8000c02:	627b      	str	r3, [r7, #36]	@ 0x24
 8000c04:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8000c08:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120

  // Second order temperature compensation
  int64_t OFF2, SENS2;
  int32_t T2;
  if (TEMP < 2000) {
 8000c0c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8000c10:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000c14:	f280 811a 	bge.w	8000e4c <calculate_pressure+0x418>
    T2 = (int64_t)(dT * dT) >> 31;
 8000c18:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8000c1c:	fb03 f303 	mul.w	r3, r3, r3
 8000c20:	17db      	asrs	r3, r3, #31
 8000c22:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
    OFF2 = (int64_t)(5 * (((int64_t)TEMP - 2000) * ((int64_t)TEMP - 2000)) >> 1);
 8000c26:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8000c2a:	17da      	asrs	r2, r3, #31
 8000c2c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8000c30:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8000c34:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8000c38:	460b      	mov	r3, r1
 8000c3a:	f5b3 63fa 	subs.w	r3, r3, #2000	@ 0x7d0
 8000c3e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8000c42:	4613      	mov	r3, r2
 8000c44:	f143 33ff 	adc.w	r3, r3, #4294967295	@ 0xffffffff
 8000c48:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8000c4c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8000c50:	17da      	asrs	r2, r3, #31
 8000c52:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8000c56:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8000c5a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8000c5e:	460b      	mov	r3, r1
 8000c60:	f5b3 63fa 	subs.w	r3, r3, #2000	@ 0x7d0
 8000c64:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8000c68:	4613      	mov	r3, r2
 8000c6a:	f143 33ff 	adc.w	r3, r3, #4294967295	@ 0xffffffff
 8000c6e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8000c72:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 8000c76:	462b      	mov	r3, r5
 8000c78:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8000c7c:	4642      	mov	r2, r8
 8000c7e:	fb02 f203 	mul.w	r2, r2, r3
 8000c82:	464b      	mov	r3, r9
 8000c84:	4621      	mov	r1, r4
 8000c86:	fb01 f303 	mul.w	r3, r1, r3
 8000c8a:	4413      	add	r3, r2
 8000c8c:	4622      	mov	r2, r4
 8000c8e:	4641      	mov	r1, r8
 8000c90:	fba2 1201 	umull	r1, r2, r2, r1
 8000c94:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8000c98:	460a      	mov	r2, r1
 8000c9a:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 8000c9e:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 8000ca2:	4413      	add	r3, r2
 8000ca4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8000ca8:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 8000cac:	4622      	mov	r2, r4
 8000cae:	462b      	mov	r3, r5
 8000cb0:	f04f 0000 	mov.w	r0, #0
 8000cb4:	f04f 0100 	mov.w	r1, #0
 8000cb8:	0099      	lsls	r1, r3, #2
 8000cba:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8000cbe:	0090      	lsls	r0, r2, #2
 8000cc0:	4602      	mov	r2, r0
 8000cc2:	460b      	mov	r3, r1
 8000cc4:	4621      	mov	r1, r4
 8000cc6:	1851      	adds	r1, r2, r1
 8000cc8:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 8000ccc:	4629      	mov	r1, r5
 8000cce:	eb43 0101 	adc.w	r1, r3, r1
 8000cd2:	f8c7 1084 	str.w	r1, [r7, #132]	@ 0x84
 8000cd6:	f04f 0200 	mov.w	r2, #0
 8000cda:	f04f 0300 	mov.w	r3, #0
 8000cde:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 8000ce2:	4621      	mov	r1, r4
 8000ce4:	084a      	lsrs	r2, r1, #1
 8000ce6:	4629      	mov	r1, r5
 8000ce8:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 8000cec:	4629      	mov	r1, r5
 8000cee:	104b      	asrs	r3, r1, #1
 8000cf0:	e9c7 2352 	strd	r2, r3, [r7, #328]	@ 0x148
    SENS2 = (int64_t)(5 * (int64_t)(((int64_t)TEMP - 2000) * ((int64_t)TEMP - 2000)) >> 2);
 8000cf4:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8000cf8:	17da      	asrs	r2, r3, #31
 8000cfa:	67bb      	str	r3, [r7, #120]	@ 0x78
 8000cfc:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8000cfe:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8000d02:	460b      	mov	r3, r1
 8000d04:	f5b3 63fa 	subs.w	r3, r3, #2000	@ 0x7d0
 8000d08:	673b      	str	r3, [r7, #112]	@ 0x70
 8000d0a:	4613      	mov	r3, r2
 8000d0c:	f143 33ff 	adc.w	r3, r3, #4294967295	@ 0xffffffff
 8000d10:	677b      	str	r3, [r7, #116]	@ 0x74
 8000d12:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8000d16:	17da      	asrs	r2, r3, #31
 8000d18:	66bb      	str	r3, [r7, #104]	@ 0x68
 8000d1a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8000d1c:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8000d20:	460b      	mov	r3, r1
 8000d22:	f5b3 63fa 	subs.w	r3, r3, #2000	@ 0x7d0
 8000d26:	663b      	str	r3, [r7, #96]	@ 0x60
 8000d28:	4613      	mov	r3, r2
 8000d2a:	f143 33ff 	adc.w	r3, r3, #4294967295	@ 0xffffffff
 8000d2e:	667b      	str	r3, [r7, #100]	@ 0x64
 8000d30:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 8000d34:	462b      	mov	r3, r5
 8000d36:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8000d3a:	4642      	mov	r2, r8
 8000d3c:	fb02 f203 	mul.w	r2, r2, r3
 8000d40:	464b      	mov	r3, r9
 8000d42:	4621      	mov	r1, r4
 8000d44:	fb01 f303 	mul.w	r3, r1, r3
 8000d48:	4413      	add	r3, r2
 8000d4a:	4622      	mov	r2, r4
 8000d4c:	4641      	mov	r1, r8
 8000d4e:	fba2 1201 	umull	r1, r2, r2, r1
 8000d52:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8000d56:	460a      	mov	r2, r1
 8000d58:	f8c7 20e8 	str.w	r2, [r7, #232]	@ 0xe8
 8000d5c:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 8000d60:	4413      	add	r3, r2
 8000d62:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8000d66:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8000d6a:	4622      	mov	r2, r4
 8000d6c:	462b      	mov	r3, r5
 8000d6e:	f04f 0000 	mov.w	r0, #0
 8000d72:	f04f 0100 	mov.w	r1, #0
 8000d76:	0099      	lsls	r1, r3, #2
 8000d78:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8000d7c:	0090      	lsls	r0, r2, #2
 8000d7e:	4602      	mov	r2, r0
 8000d80:	460b      	mov	r3, r1
 8000d82:	4621      	mov	r1, r4
 8000d84:	1851      	adds	r1, r2, r1
 8000d86:	65b9      	str	r1, [r7, #88]	@ 0x58
 8000d88:	4629      	mov	r1, r5
 8000d8a:	eb43 0101 	adc.w	r1, r3, r1
 8000d8e:	65f9      	str	r1, [r7, #92]	@ 0x5c
 8000d90:	f04f 0200 	mov.w	r2, #0
 8000d94:	f04f 0300 	mov.w	r3, #0
 8000d98:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 8000d9c:	4621      	mov	r1, r4
 8000d9e:	088a      	lsrs	r2, r1, #2
 8000da0:	4629      	mov	r1, r5
 8000da2:	ea42 7281 	orr.w	r2, r2, r1, lsl #30
 8000da6:	4629      	mov	r1, r5
 8000da8:	108b      	asrs	r3, r1, #2
 8000daa:	e9c7 2350 	strd	r2, r3, [r7, #320]	@ 0x140
    if (TEMP < -1500) {
 8000dae:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 8000db2:	4b04      	ldr	r3, [pc, #16]	@ (8000dc4 <calculate_pressure+0x390>)
 8000db4:	429a      	cmp	r2, r3
 8000db6:	da58      	bge.n	8000e6a <calculate_pressure+0x436>
 8000db8:	e006      	b.n	8000dc8 <calculate_pressure+0x394>
 8000dba:	bf00      	nop
 8000dbc:	240000a8 	.word	0x240000a8
 8000dc0:	007fffff 	.word	0x007fffff
 8000dc4:	fffffa24 	.word	0xfffffa24
      OFF2 = OFF2 + (int64_t)(7 * ((TEMP + 1500) * (TEMP + 1500)));
 8000dc8:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8000dcc:	f203 52dc 	addw	r2, r3, #1500	@ 0x5dc
 8000dd0:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8000dd4:	f203 53dc 	addw	r3, r3, #1500	@ 0x5dc
 8000dd8:	fb03 f202 	mul.w	r2, r3, r2
 8000ddc:	4613      	mov	r3, r2
 8000dde:	00db      	lsls	r3, r3, #3
 8000de0:	1a9b      	subs	r3, r3, r2
 8000de2:	17da      	asrs	r2, r3, #31
 8000de4:	653b      	str	r3, [r7, #80]	@ 0x50
 8000de6:	657a      	str	r2, [r7, #84]	@ 0x54
 8000de8:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	@ 0x148
 8000dec:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 8000df0:	4621      	mov	r1, r4
 8000df2:	1851      	adds	r1, r2, r1
 8000df4:	61b9      	str	r1, [r7, #24]
 8000df6:	4629      	mov	r1, r5
 8000df8:	eb43 0101 	adc.w	r1, r3, r1
 8000dfc:	61f9      	str	r1, [r7, #28]
 8000dfe:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8000e02:	e9c7 3452 	strd	r3, r4, [r7, #328]	@ 0x148
      SENS2 = SENS2 + (int64_t)(11 * ((TEMP + 1500) * (TEMP + 1500)) >> 1);
 8000e06:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8000e0a:	f203 52dc 	addw	r2, r3, #1500	@ 0x5dc
 8000e0e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8000e12:	f203 53dc 	addw	r3, r3, #1500	@ 0x5dc
 8000e16:	fb03 f202 	mul.w	r2, r3, r2
 8000e1a:	4613      	mov	r3, r2
 8000e1c:	009b      	lsls	r3, r3, #2
 8000e1e:	4413      	add	r3, r2
 8000e20:	005b      	lsls	r3, r3, #1
 8000e22:	4413      	add	r3, r2
 8000e24:	105b      	asrs	r3, r3, #1
 8000e26:	17da      	asrs	r2, r3, #31
 8000e28:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000e2a:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8000e2c:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	@ 0x140
 8000e30:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8000e34:	4621      	mov	r1, r4
 8000e36:	1851      	adds	r1, r2, r1
 8000e38:	6139      	str	r1, [r7, #16]
 8000e3a:	4629      	mov	r1, r5
 8000e3c:	eb43 0101 	adc.w	r1, r3, r1
 8000e40:	6179      	str	r1, [r7, #20]
 8000e42:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8000e46:	e9c7 3450 	strd	r3, r4, [r7, #320]	@ 0x140
 8000e4a:	e00e      	b.n	8000e6a <calculate_pressure+0x436>
    }
  } else {
    T2 = 0;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
    OFF2 = 0;
 8000e52:	f04f 0200 	mov.w	r2, #0
 8000e56:	f04f 0300 	mov.w	r3, #0
 8000e5a:	e9c7 2352 	strd	r2, r3, [r7, #328]	@ 0x148
    SENS2 = 0;
 8000e5e:	f04f 0200 	mov.w	r2, #0
 8000e62:	f04f 0300 	mov.w	r3, #0
 8000e66:	e9c7 2350 	strd	r2, r3, [r7, #320]	@ 0x140
  }

  TEMP = TEMP - T2;
 8000e6a:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 8000e6e:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8000e72:	1ad3      	subs	r3, r2, r3
 8000e74:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  OFF = OFF - OFF2;
 8000e78:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	@ 0x128
 8000e7c:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	@ 0x148
 8000e80:	1a84      	subs	r4, r0, r2
 8000e82:	60bc      	str	r4, [r7, #8]
 8000e84:	eb61 0303 	sbc.w	r3, r1, r3
 8000e88:	60fb      	str	r3, [r7, #12]
 8000e8a:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8000e8e:	e9c7 344a 	strd	r3, r4, [r7, #296]	@ 0x128
  SENS = SENS - SENS2;
 8000e92:	e9d7 0148 	ldrd	r0, r1, [r7, #288]	@ 0x120
 8000e96:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	@ 0x140
 8000e9a:	1a84      	subs	r4, r0, r2
 8000e9c:	603c      	str	r4, [r7, #0]
 8000e9e:	eb61 0303 	sbc.w	r3, r1, r3
 8000ea2:	607b      	str	r3, [r7, #4]
 8000ea4:	e9d7 3400 	ldrd	r3, r4, [r7]
 8000ea8:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120

  int32_t PRESSURE = (int32_t)((((int64_t)D1 * SENS >> 21) - OFF) >> 15);
 8000eac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	643b      	str	r3, [r7, #64]	@ 0x40
 8000eb4:	647a      	str	r2, [r7, #68]	@ 0x44
 8000eb6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000eba:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	@ 0x40
 8000ebe:	462a      	mov	r2, r5
 8000ec0:	fb02 f203 	mul.w	r2, r2, r3
 8000ec4:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8000ec8:	4621      	mov	r1, r4
 8000eca:	fb01 f303 	mul.w	r3, r1, r3
 8000ece:	4413      	add	r3, r2
 8000ed0:	f8d7 2120 	ldr.w	r2, [r7, #288]	@ 0x120
 8000ed4:	4621      	mov	r1, r4
 8000ed6:	fba2 1201 	umull	r1, r2, r2, r1
 8000eda:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 8000ede:	460a      	mov	r2, r1
 8000ee0:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 8000ee4:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8000ee8:	4413      	add	r3, r2
 8000eea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8000eee:	f04f 0200 	mov.w	r2, #0
 8000ef2:	f04f 0300 	mov.w	r3, #0
 8000ef6:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 8000efa:	4621      	mov	r1, r4
 8000efc:	0d4a      	lsrs	r2, r1, #21
 8000efe:	4629      	mov	r1, r5
 8000f00:	ea42 22c1 	orr.w	r2, r2, r1, lsl #11
 8000f04:	4629      	mov	r1, r5
 8000f06:	154b      	asrs	r3, r1, #21
 8000f08:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	@ 0x128
 8000f0c:	1a14      	subs	r4, r2, r0
 8000f0e:	63bc      	str	r4, [r7, #56]	@ 0x38
 8000f10:	eb63 0301 	sbc.w	r3, r3, r1
 8000f14:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000f16:	f04f 0200 	mov.w	r2, #0
 8000f1a:	f04f 0300 	mov.w	r3, #0
 8000f1e:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	@ 0x38
 8000f22:	4621      	mov	r1, r4
 8000f24:	0bca      	lsrs	r2, r1, #15
 8000f26:	4629      	mov	r1, r5
 8000f28:	ea42 4241 	orr.w	r2, r2, r1, lsl #17
 8000f2c:	4629      	mov	r1, r5
 8000f2e:	13cb      	asrs	r3, r1, #15
 8000f30:	4613      	mov	r3, r2
 8000f32:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c

  data->temp = TEMP;
 8000f36:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000f3a:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 8000f3e:	601a      	str	r2, [r3, #0]
  data->pressure = PRESSURE;
 8000f40:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000f44:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8000f48:	605a      	str	r2, [r3, #4]
  return 0;
 8000f4a:	2300      	movs	r3, #0
}
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	f507 77aa 	add.w	r7, r7, #340	@ 0x154
 8000f52:	46bd      	mov	sp, r7
 8000f54:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop

08000f5c <MX_FREERTOS_Init>:
/* USER CODE END FunctionPrototypes */

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
void MX_FREERTOS_Init(void)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b084      	sub	sp, #16
 8000f60:	af00      	add	r7, sp, #0
  const osMutexAttr_t spi1Mutex_attributes = {
 8000f62:	463b      	mov	r3, r7
 8000f64:	2200      	movs	r2, #0
 8000f66:	601a      	str	r2, [r3, #0]
 8000f68:	605a      	str	r2, [r3, #4]
 8000f6a:	609a      	str	r2, [r3, #8]
 8000f6c:	60da      	str	r2, [r3, #12]
 8000f6e:	4b06      	ldr	r3, [pc, #24]	@ (8000f88 <MX_FREERTOS_Init+0x2c>)
 8000f70:	603b      	str	r3, [r7, #0]
    .name = "spi1Mutex"
  };

  spi1MutexHandle = osMutexNew(&spi1Mutex_attributes);
 8000f72:	463b      	mov	r3, r7
 8000f74:	4618      	mov	r0, r3
 8000f76:	f007 fe92 	bl	8008c9e <osMutexNew>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	4a03      	ldr	r2, [pc, #12]	@ (8000f8c <MX_FREERTOS_Init+0x30>)
 8000f7e:	6013      	str	r3, [r2, #0]
}
 8000f80:	bf00      	nop
 8000f82:	3710      	adds	r7, #16
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	0800d48c 	.word	0x0800d48c
 8000f8c:	240000bc 	.word	0x240000bc

08000f90 <CAN1_AppInit>:
#define TEST_STD_ID   (0x123)

extern osThreadId_t CanRxTaskHandle;

static void CAN1_AppInit(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b08a      	sub	sp, #40	@ 0x28
 8000f94:	af02      	add	r7, sp, #8
    FDCAN_FilterTypeDef sFilter = {0};
 8000f96:	463b      	mov	r3, r7
 8000f98:	2220      	movs	r2, #32
 8000f9a:	2100      	movs	r1, #0
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f00b fa5b 	bl	800c458 <memset>

    // Accept StdID 0x123 into FIFO0
    sFilter.IdType       = FDCAN_STANDARD_ID;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	603b      	str	r3, [r7, #0]
    sFilter.FilterIndex  = 0;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	607b      	str	r3, [r7, #4]
    sFilter.FilterType   = FDCAN_FILTER_MASK;
 8000faa:	2302      	movs	r3, #2
 8000fac:	60bb      	str	r3, [r7, #8]
    sFilter.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8000fae:	2301      	movs	r3, #1
 8000fb0:	60fb      	str	r3, [r7, #12]
    sFilter.FilterID1    = TEST_STD_ID;  // ID
 8000fb2:	f240 1323 	movw	r3, #291	@ 0x123
 8000fb6:	613b      	str	r3, [r7, #16]
    sFilter.FilterID2    = 0x7FF;        // mask: match all bits
 8000fb8:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000fbc:	617b      	str	r3, [r7, #20]

    if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilter) != HAL_OK) {
 8000fbe:	463b      	mov	r3, r7
 8000fc0:	4619      	mov	r1, r3
 8000fc2:	481e      	ldr	r0, [pc, #120]	@ (800103c <CAN1_AppInit+0xac>)
 8000fc4:	f001 fd9c 	bl	8002b00 <HAL_FDCAN_ConfigFilter>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d004      	beq.n	8000fd8 <CAN1_AppInit+0x48>
        printf("[CAN] ConfigFilter failed\r\n");
 8000fce:	481c      	ldr	r0, [pc, #112]	@ (8001040 <CAN1_AppInit+0xb0>)
 8000fd0:	f00b fa3a 	bl	800c448 <puts>
        Error_Handler();
 8000fd4:	f000 fcda 	bl	800198c <Error_Handler>
    }

    // Reject everything else (optional but keeps noise down)
    if (HAL_FDCAN_ConfigGlobalFilter(&hfdcan1,
 8000fd8:	2301      	movs	r3, #1
 8000fda:	9300      	str	r3, [sp, #0]
 8000fdc:	2301      	movs	r3, #1
 8000fde:	2202      	movs	r2, #2
 8000fe0:	2102      	movs	r1, #2
 8000fe2:	4816      	ldr	r0, [pc, #88]	@ (800103c <CAN1_AppInit+0xac>)
 8000fe4:	f001 fe02 	bl	8002bec <HAL_FDCAN_ConfigGlobalFilter>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d004      	beq.n	8000ff8 <CAN1_AppInit+0x68>
                                    FDCAN_REJECT, FDCAN_REJECT,
                                    FDCAN_REJECT_REMOTE, FDCAN_REJECT_REMOTE) != HAL_OK) {
        printf("[CAN] GlobalFilter failed\r\n");
 8000fee:	4815      	ldr	r0, [pc, #84]	@ (8001044 <CAN1_AppInit+0xb4>)
 8000ff0:	f00b fa2a 	bl	800c448 <puts>
        Error_Handler();
 8000ff4:	f000 fcca 	bl	800198c <Error_Handler>
    }

    if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK) {
 8000ff8:	4810      	ldr	r0, [pc, #64]	@ (800103c <CAN1_AppInit+0xac>)
 8000ffa:	f001 fe24 	bl	8002c46 <HAL_FDCAN_Start>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b00      	cmp	r3, #0
 8001002:	d004      	beq.n	800100e <CAN1_AppInit+0x7e>
        printf("[CAN] Start failed\r\n");
 8001004:	4810      	ldr	r0, [pc, #64]	@ (8001048 <CAN1_AppInit+0xb8>)
 8001006:	f00b fa1f 	bl	800c448 <puts>
        Error_Handler();
 800100a:	f000 fcbf 	bl	800198c <Error_Handler>
    }

    // Enable interrupt callback on RX FIFO0 new message
    if (HAL_FDCAN_ActivateNotification(&hfdcan1,
 800100e:	2200      	movs	r2, #0
 8001010:	2101      	movs	r1, #1
 8001012:	480a      	ldr	r0, [pc, #40]	@ (800103c <CAN1_AppInit+0xac>)
 8001014:	f002 f83a 	bl	800308c <HAL_FDCAN_ActivateNotification>
 8001018:	4603      	mov	r3, r0
 800101a:	2b00      	cmp	r3, #0
 800101c:	d004      	beq.n	8001028 <CAN1_AppInit+0x98>
                                       FDCAN_IT_RX_FIFO0_NEW_MESSAGE,
                                       0) != HAL_OK) {
        printf("[CAN] ActivateNotification failed\r\n");
 800101e:	480b      	ldr	r0, [pc, #44]	@ (800104c <CAN1_AppInit+0xbc>)
 8001020:	f00b fa12 	bl	800c448 <puts>
        Error_Handler();
 8001024:	f000 fcb2 	bl	800198c <Error_Handler>
    }

    printf("[CAN] FDCAN1 started. RX=PA11 TX=PA12, Filter=0x%03X\r\n", TEST_STD_ID);
 8001028:	f240 1123 	movw	r1, #291	@ 0x123
 800102c:	4808      	ldr	r0, [pc, #32]	@ (8001050 <CAN1_AppInit+0xc0>)
 800102e:	f00b f9a3 	bl	800c378 <iprintf>
}
 8001032:	bf00      	nop
 8001034:	3720      	adds	r7, #32
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	240000d4 	.word	0x240000d4
 8001040:	0800d498 	.word	0x0800d498
 8001044:	0800d4b4 	.word	0x0800d4b4
 8001048:	0800d4d0 	.word	0x0800d4d0
 800104c:	0800d4e4 	.word	0x0800d4e4
 8001050:	0800d508 	.word	0x0800d508

08001054 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001058:	f001 f9c8 	bl	80023ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800105c:	f000 f884 	bl	8001168 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001060:	f000 f9ba 	bl	80013d8 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001064:	f000 f962 	bl	800132c <MX_SPI1_Init>
  MX_FDCAN1_Init();
 8001068:	f000 f8fc 	bl	8001264 <MX_FDCAN1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800106c:	f007 fd20 	bl	8008ab0 <osKernelInitialize>

  /* USER CODE BEGIN RTOS_MUTEX */
  /* add mutexes, ... */
  MX_FREERTOS_Init();
 8001070:	f7ff ff74 	bl	8000f5c <MX_FREERTOS_Init>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  canTxQueue = osMessageQueueNew(4, sizeof(CanAppMsg_t), NULL);
 8001074:	2200      	movs	r2, #0
 8001076:	21c9      	movs	r1, #201	@ 0xc9
 8001078:	2004      	movs	r0, #4
 800107a:	f007 ff1e 	bl	8008eba <osMessageQueueNew>
 800107e:	4603      	mov	r3, r0
 8001080:	4a2a      	ldr	r2, [pc, #168]	@ (800112c <main+0xd8>)
 8001082:	6013      	str	r3, [r2, #0]
  if (canTxQueue == NULL) {
 8001084:	4b29      	ldr	r3, [pc, #164]	@ (800112c <main+0xd8>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	2b00      	cmp	r3, #0
 800108a:	d104      	bne.n	8001096 <main+0x42>
    printf("[CAN] Failed to create canTxQueue\r\n");
 800108c:	4828      	ldr	r0, [pc, #160]	@ (8001130 <main+0xdc>)
 800108e:	f00b f9db 	bl	800c448 <puts>
    Error_Handler();
 8001092:	f000 fc7b 	bl	800198c <Error_Handler>
  }
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Task1 */
  Task1Handle = osThreadNew(StartTask1, NULL, &Task1_attributes);
 8001096:	4a27      	ldr	r2, [pc, #156]	@ (8001134 <main+0xe0>)
 8001098:	2100      	movs	r1, #0
 800109a:	4827      	ldr	r0, [pc, #156]	@ (8001138 <main+0xe4>)
 800109c:	f007 fd52 	bl	8008b44 <osThreadNew>
 80010a0:	4603      	mov	r3, r0
 80010a2:	4a26      	ldr	r2, [pc, #152]	@ (800113c <main+0xe8>)
 80010a4:	6013      	str	r3, [r2, #0]

  /* creation of Task2 */
  Task2Handle = osThreadNew(StartTask2, NULL, &Task2_attributes);
 80010a6:	4a26      	ldr	r2, [pc, #152]	@ (8001140 <main+0xec>)
 80010a8:	2100      	movs	r1, #0
 80010aa:	4826      	ldr	r0, [pc, #152]	@ (8001144 <main+0xf0>)
 80010ac:	f007 fd4a 	bl	8008b44 <osThreadNew>
 80010b0:	4603      	mov	r3, r0
 80010b2:	4a25      	ldr	r2, [pc, #148]	@ (8001148 <main+0xf4>)
 80010b4:	6013      	str	r3, [r2, #0]

  /* creation of CanRxTask */
  CanRxTaskHandle = osThreadNew(StartCanRxTask, NULL, &CanRxTask_attributes);
 80010b6:	4a25      	ldr	r2, [pc, #148]	@ (800114c <main+0xf8>)
 80010b8:	2100      	movs	r1, #0
 80010ba:	4825      	ldr	r0, [pc, #148]	@ (8001150 <main+0xfc>)
 80010bc:	f007 fd42 	bl	8008b44 <osThreadNew>
 80010c0:	4603      	mov	r3, r0
 80010c2:	4a24      	ldr	r2, [pc, #144]	@ (8001154 <main+0x100>)
 80010c4:	6013      	str	r3, [r2, #0]

  /* creation of CanTxTask */
  CanTxTaskHandle = osThreadNew(StartCanTxTask, NULL, &CanTxTask_attributes);
 80010c6:	4a24      	ldr	r2, [pc, #144]	@ (8001158 <main+0x104>)
 80010c8:	2100      	movs	r1, #0
 80010ca:	4824      	ldr	r0, [pc, #144]	@ (800115c <main+0x108>)
 80010cc:	f007 fd3a 	bl	8008b44 <osThreadNew>
 80010d0:	4603      	mov	r3, r0
 80010d2:	4a23      	ldr	r2, [pc, #140]	@ (8001160 <main+0x10c>)
 80010d4:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 80010d6:	2000      	movs	r0, #0
 80010d8:	f000 ff96 	bl	8002008 <BSP_LED_Init>
  BSP_LED_Init(LED_BLUE);
 80010dc:	2001      	movs	r0, #1
 80010de:	f000 ff93 	bl	8002008 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 80010e2:	2002      	movs	r0, #2
 80010e4:	f000 ff90 	bl	8002008 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 80010e8:	2101      	movs	r1, #1
 80010ea:	2000      	movs	r0, #0
 80010ec:	f001 f82c 	bl	8002148 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 80010f0:	4b1c      	ldr	r3, [pc, #112]	@ (8001164 <main+0x110>)
 80010f2:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80010f6:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 80010f8:	4b1a      	ldr	r3, [pc, #104]	@ (8001164 <main+0x110>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 80010fe:	4b19      	ldr	r3, [pc, #100]	@ (8001164 <main+0x110>)
 8001100:	2200      	movs	r2, #0
 8001102:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8001104:	4b17      	ldr	r3, [pc, #92]	@ (8001164 <main+0x110>)
 8001106:	2200      	movs	r2, #0
 8001108:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 800110a:	4b16      	ldr	r3, [pc, #88]	@ (8001164 <main+0x110>)
 800110c:	2200      	movs	r2, #0
 800110e:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8001110:	4914      	ldr	r1, [pc, #80]	@ (8001164 <main+0x110>)
 8001112:	2000      	movs	r0, #0
 8001114:	f001 f8a8 	bl	8002268 <BSP_COM_Init>
 8001118:	4603      	mov	r3, r0
 800111a:	2b00      	cmp	r3, #0
 800111c:	d001      	beq.n	8001122 <main+0xce>
  {
    Error_Handler();
 800111e:	f000 fc35 	bl	800198c <Error_Handler>
  }

  /* Start scheduler */
  osKernelStart();
 8001122:	f007 fce9 	bl	8008af8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001126:	bf00      	nop
 8001128:	e7fd      	b.n	8001126 <main+0xd2>
 800112a:	bf00      	nop
 800112c:	240000c0 	.word	0x240000c0
 8001130:	0800d568 	.word	0x0800d568
 8001134:	0800d734 	.word	0x0800d734
 8001138:	0800149d 	.word	0x0800149d
 800113c:	240001fc 	.word	0x240001fc
 8001140:	0800d758 	.word	0x0800d758
 8001144:	08001509 	.word	0x08001509
 8001148:	24000200 	.word	0x24000200
 800114c:	0800d77c 	.word	0x0800d77c
 8001150:	0800156d 	.word	0x0800156d
 8001154:	24000204 	.word	0x24000204
 8001158:	0800d7a0 	.word	0x0800d7a0
 800115c:	08001749 	.word	0x08001749
 8001160:	24000208 	.word	0x24000208
 8001164:	240000c4 	.word	0x240000c4

08001168 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b09c      	sub	sp, #112	@ 0x70
 800116c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800116e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001172:	224c      	movs	r2, #76	@ 0x4c
 8001174:	2100      	movs	r1, #0
 8001176:	4618      	mov	r0, r3
 8001178:	f00b f96e 	bl	800c458 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800117c:	1d3b      	adds	r3, r7, #4
 800117e:	2220      	movs	r2, #32
 8001180:	2100      	movs	r1, #0
 8001182:	4618      	mov	r0, r3
 8001184:	f00b f968 	bl	800c458 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001188:	2002      	movs	r0, #2
 800118a:	f002 fbe1 	bl	8003950 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800118e:	2300      	movs	r3, #0
 8001190:	603b      	str	r3, [r7, #0]
 8001192:	4b32      	ldr	r3, [pc, #200]	@ (800125c <SystemClock_Config+0xf4>)
 8001194:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001196:	4a31      	ldr	r2, [pc, #196]	@ (800125c <SystemClock_Config+0xf4>)
 8001198:	f023 0301 	bic.w	r3, r3, #1
 800119c:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800119e:	4b2f      	ldr	r3, [pc, #188]	@ (800125c <SystemClock_Config+0xf4>)
 80011a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011a2:	f003 0301 	and.w	r3, r3, #1
 80011a6:	603b      	str	r3, [r7, #0]
 80011a8:	4b2d      	ldr	r3, [pc, #180]	@ (8001260 <SystemClock_Config+0xf8>)
 80011aa:	699b      	ldr	r3, [r3, #24]
 80011ac:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80011b0:	4a2b      	ldr	r2, [pc, #172]	@ (8001260 <SystemClock_Config+0xf8>)
 80011b2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011b6:	6193      	str	r3, [r2, #24]
 80011b8:	4b29      	ldr	r3, [pc, #164]	@ (8001260 <SystemClock_Config+0xf8>)
 80011ba:	699b      	ldr	r3, [r3, #24]
 80011bc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80011c0:	603b      	str	r3, [r7, #0]
 80011c2:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80011c4:	bf00      	nop
 80011c6:	4b26      	ldr	r3, [pc, #152]	@ (8001260 <SystemClock_Config+0xf8>)
 80011c8:	699b      	ldr	r3, [r3, #24]
 80011ca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80011ce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80011d2:	d1f8      	bne.n	80011c6 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011d4:	2302      	movs	r3, #2
 80011d6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80011d8:	2301      	movs	r3, #1
 80011da:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011dc:	2340      	movs	r3, #64	@ 0x40
 80011de:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011e0:	2302      	movs	r3, #2
 80011e2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80011e4:	2300      	movs	r3, #0
 80011e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80011e8:	2304      	movs	r3, #4
 80011ea:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 9;
 80011ec:	2309      	movs	r3, #9
 80011ee:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80011f0:	2302      	movs	r3, #2
 80011f2:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80011f4:	2303      	movs	r3, #3
 80011f6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80011f8:	2302      	movs	r3, #2
 80011fa:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80011fc:	230c      	movs	r3, #12
 80011fe:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 8001200:	2302      	movs	r3, #2
 8001202:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 3072;
 8001204:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001208:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800120a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800120e:	4618      	mov	r0, r3
 8001210:	f002 fbd8 	bl	80039c4 <HAL_RCC_OscConfig>
 8001214:	4603      	mov	r3, r0
 8001216:	2b00      	cmp	r3, #0
 8001218:	d001      	beq.n	800121e <SystemClock_Config+0xb6>
  {
    Error_Handler();
 800121a:	f000 fbb7 	bl	800198c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800121e:	233f      	movs	r3, #63	@ 0x3f
 8001220:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001222:	2300      	movs	r3, #0
 8001224:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001226:	2300      	movs	r3, #0
 8001228:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 800122a:	2300      	movs	r3, #0
 800122c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 800122e:	2300      	movs	r3, #0
 8001230:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8001232:	2300      	movs	r3, #0
 8001234:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8001236:	2300      	movs	r3, #0
 8001238:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 800123a:	2300      	movs	r3, #0
 800123c:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800123e:	1d3b      	adds	r3, r7, #4
 8001240:	2101      	movs	r1, #1
 8001242:	4618      	mov	r0, r3
 8001244:	f003 f818 	bl	8004278 <HAL_RCC_ClockConfig>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d001      	beq.n	8001252 <SystemClock_Config+0xea>
  {
    Error_Handler();
 800124e:	f000 fb9d 	bl	800198c <Error_Handler>
  }
}
 8001252:	bf00      	nop
 8001254:	3770      	adds	r7, #112	@ 0x70
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	58000400 	.word	0x58000400
 8001260:	58024800 	.word	0x58024800

08001264 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8001268:	4b2e      	ldr	r3, [pc, #184]	@ (8001324 <MX_FDCAN1_Init+0xc0>)
 800126a:	4a2f      	ldr	r2, [pc, #188]	@ (8001328 <MX_FDCAN1_Init+0xc4>)
 800126c:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 800126e:	4b2d      	ldr	r3, [pc, #180]	@ (8001324 <MX_FDCAN1_Init+0xc0>)
 8001270:	2200      	movs	r2, #0
 8001272:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_INTERNAL_LOOPBACK;
 8001274:	4b2b      	ldr	r3, [pc, #172]	@ (8001324 <MX_FDCAN1_Init+0xc0>)
 8001276:	2203      	movs	r2, #3
 8001278:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 800127a:	4b2a      	ldr	r3, [pc, #168]	@ (8001324 <MX_FDCAN1_Init+0xc0>)
 800127c:	2200      	movs	r2, #0
 800127e:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8001280:	4b28      	ldr	r3, [pc, #160]	@ (8001324 <MX_FDCAN1_Init+0xc0>)
 8001282:	2200      	movs	r2, #0
 8001284:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8001286:	4b27      	ldr	r3, [pc, #156]	@ (8001324 <MX_FDCAN1_Init+0xc0>)
 8001288:	2200      	movs	r2, #0
 800128a:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 800128c:	4b25      	ldr	r3, [pc, #148]	@ (8001324 <MX_FDCAN1_Init+0xc0>)
 800128e:	2210      	movs	r2, #16
 8001290:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8001292:	4b24      	ldr	r3, [pc, #144]	@ (8001324 <MX_FDCAN1_Init+0xc0>)
 8001294:	2201      	movs	r2, #1
 8001296:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 13;
 8001298:	4b22      	ldr	r3, [pc, #136]	@ (8001324 <MX_FDCAN1_Init+0xc0>)
 800129a:	220d      	movs	r2, #13
 800129c:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 800129e:	4b21      	ldr	r3, [pc, #132]	@ (8001324 <MX_FDCAN1_Init+0xc0>)
 80012a0:	2202      	movs	r2, #2
 80012a2:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 80012a4:	4b1f      	ldr	r3, [pc, #124]	@ (8001324 <MX_FDCAN1_Init+0xc0>)
 80012a6:	2201      	movs	r2, #1
 80012a8:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 80012aa:	4b1e      	ldr	r3, [pc, #120]	@ (8001324 <MX_FDCAN1_Init+0xc0>)
 80012ac:	2201      	movs	r2, #1
 80012ae:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 80012b0:	4b1c      	ldr	r3, [pc, #112]	@ (8001324 <MX_FDCAN1_Init+0xc0>)
 80012b2:	2201      	movs	r2, #1
 80012b4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 80012b6:	4b1b      	ldr	r3, [pc, #108]	@ (8001324 <MX_FDCAN1_Init+0xc0>)
 80012b8:	2201      	movs	r2, #1
 80012ba:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 80012bc:	4b19      	ldr	r3, [pc, #100]	@ (8001324 <MX_FDCAN1_Init+0xc0>)
 80012be:	2200      	movs	r2, #0
 80012c0:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 1;
 80012c2:	4b18      	ldr	r3, [pc, #96]	@ (8001324 <MX_FDCAN1_Init+0xc0>)
 80012c4:	2201      	movs	r2, #1
 80012c6:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 80012c8:	4b16      	ldr	r3, [pc, #88]	@ (8001324 <MX_FDCAN1_Init+0xc0>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 8;
 80012ce:	4b15      	ldr	r3, [pc, #84]	@ (8001324 <MX_FDCAN1_Init+0xc0>)
 80012d0:	2208      	movs	r2, #8
 80012d2:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 80012d4:	4b13      	ldr	r3, [pc, #76]	@ (8001324 <MX_FDCAN1_Init+0xc0>)
 80012d6:	2204      	movs	r2, #4
 80012d8:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 80012da:	4b12      	ldr	r3, [pc, #72]	@ (8001324 <MX_FDCAN1_Init+0xc0>)
 80012dc:	2200      	movs	r2, #0
 80012de:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 80012e0:	4b10      	ldr	r3, [pc, #64]	@ (8001324 <MX_FDCAN1_Init+0xc0>)
 80012e2:	2204      	movs	r2, #4
 80012e4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 80012e6:	4b0f      	ldr	r3, [pc, #60]	@ (8001324 <MX_FDCAN1_Init+0xc0>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 80012ec:	4b0d      	ldr	r3, [pc, #52]	@ (8001324 <MX_FDCAN1_Init+0xc0>)
 80012ee:	2204      	movs	r2, #4
 80012f0:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 80012f2:	4b0c      	ldr	r3, [pc, #48]	@ (8001324 <MX_FDCAN1_Init+0xc0>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 80012f8:	4b0a      	ldr	r3, [pc, #40]	@ (8001324 <MX_FDCAN1_Init+0xc0>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 8;
 80012fe:	4b09      	ldr	r3, [pc, #36]	@ (8001324 <MX_FDCAN1_Init+0xc0>)
 8001300:	2208      	movs	r2, #8
 8001302:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001304:	4b07      	ldr	r3, [pc, #28]	@ (8001324 <MX_FDCAN1_Init+0xc0>)
 8001306:	2200      	movs	r2, #0
 8001308:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 800130a:	4b06      	ldr	r3, [pc, #24]	@ (8001324 <MX_FDCAN1_Init+0xc0>)
 800130c:	2204      	movs	r2, #4
 800130e:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8001310:	4804      	ldr	r0, [pc, #16]	@ (8001324 <MX_FDCAN1_Init+0xc0>)
 8001312:	f001 fa17 	bl	8002744 <HAL_FDCAN_Init>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d001      	beq.n	8001320 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 800131c:	f000 fb36 	bl	800198c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8001320:	bf00      	nop
 8001322:	bd80      	pop	{r7, pc}
 8001324:	240000d4 	.word	0x240000d4
 8001328:	4000a000 	.word	0x4000a000

0800132c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001330:	4b27      	ldr	r3, [pc, #156]	@ (80013d0 <MX_SPI1_Init+0xa4>)
 8001332:	4a28      	ldr	r2, [pc, #160]	@ (80013d4 <MX_SPI1_Init+0xa8>)
 8001334:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001336:	4b26      	ldr	r3, [pc, #152]	@ (80013d0 <MX_SPI1_Init+0xa4>)
 8001338:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800133c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800133e:	4b24      	ldr	r3, [pc, #144]	@ (80013d0 <MX_SPI1_Init+0xa4>)
 8001340:	2200      	movs	r2, #0
 8001342:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001344:	4b22      	ldr	r3, [pc, #136]	@ (80013d0 <MX_SPI1_Init+0xa4>)
 8001346:	2207      	movs	r2, #7
 8001348:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800134a:	4b21      	ldr	r3, [pc, #132]	@ (80013d0 <MX_SPI1_Init+0xa4>)
 800134c:	2200      	movs	r2, #0
 800134e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001350:	4b1f      	ldr	r3, [pc, #124]	@ (80013d0 <MX_SPI1_Init+0xa4>)
 8001352:	2200      	movs	r2, #0
 8001354:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001356:	4b1e      	ldr	r3, [pc, #120]	@ (80013d0 <MX_SPI1_Init+0xa4>)
 8001358:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800135c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800135e:	4b1c      	ldr	r3, [pc, #112]	@ (80013d0 <MX_SPI1_Init+0xa4>)
 8001360:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001364:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001366:	4b1a      	ldr	r3, [pc, #104]	@ (80013d0 <MX_SPI1_Init+0xa4>)
 8001368:	2200      	movs	r2, #0
 800136a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800136c:	4b18      	ldr	r3, [pc, #96]	@ (80013d0 <MX_SPI1_Init+0xa4>)
 800136e:	2200      	movs	r2, #0
 8001370:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001372:	4b17      	ldr	r3, [pc, #92]	@ (80013d0 <MX_SPI1_Init+0xa4>)
 8001374:	2200      	movs	r2, #0
 8001376:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8001378:	4b15      	ldr	r3, [pc, #84]	@ (80013d0 <MX_SPI1_Init+0xa4>)
 800137a:	2200      	movs	r2, #0
 800137c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800137e:	4b14      	ldr	r3, [pc, #80]	@ (80013d0 <MX_SPI1_Init+0xa4>)
 8001380:	2200      	movs	r2, #0
 8001382:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001384:	4b12      	ldr	r3, [pc, #72]	@ (80013d0 <MX_SPI1_Init+0xa4>)
 8001386:	2200      	movs	r2, #0
 8001388:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800138a:	4b11      	ldr	r3, [pc, #68]	@ (80013d0 <MX_SPI1_Init+0xa4>)
 800138c:	2200      	movs	r2, #0
 800138e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001390:	4b0f      	ldr	r3, [pc, #60]	@ (80013d0 <MX_SPI1_Init+0xa4>)
 8001392:	2200      	movs	r2, #0
 8001394:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001396:	4b0e      	ldr	r3, [pc, #56]	@ (80013d0 <MX_SPI1_Init+0xa4>)
 8001398:	2200      	movs	r2, #0
 800139a:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800139c:	4b0c      	ldr	r3, [pc, #48]	@ (80013d0 <MX_SPI1_Init+0xa4>)
 800139e:	2200      	movs	r2, #0
 80013a0:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80013a2:	4b0b      	ldr	r3, [pc, #44]	@ (80013d0 <MX_SPI1_Init+0xa4>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80013a8:	4b09      	ldr	r3, [pc, #36]	@ (80013d0 <MX_SPI1_Init+0xa4>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80013ae:	4b08      	ldr	r3, [pc, #32]	@ (80013d0 <MX_SPI1_Init+0xa4>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80013b4:	4b06      	ldr	r3, [pc, #24]	@ (80013d0 <MX_SPI1_Init+0xa4>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80013ba:	4805      	ldr	r0, [pc, #20]	@ (80013d0 <MX_SPI1_Init+0xa4>)
 80013bc:	f005 f956 	bl	800666c <HAL_SPI_Init>
 80013c0:	4603      	mov	r3, r0
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d001      	beq.n	80013ca <MX_SPI1_Init+0x9e>
  {
    Error_Handler();
 80013c6:	f000 fae1 	bl	800198c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80013ca:	bf00      	nop
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	24000174 	.word	0x24000174
 80013d4:	40013000 	.word	0x40013000

080013d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b08a      	sub	sp, #40	@ 0x28
 80013dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013de:	f107 0314 	add.w	r3, r7, #20
 80013e2:	2200      	movs	r2, #0
 80013e4:	601a      	str	r2, [r3, #0]
 80013e6:	605a      	str	r2, [r3, #4]
 80013e8:	609a      	str	r2, [r3, #8]
 80013ea:	60da      	str	r2, [r3, #12]
 80013ec:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013ee:	4b29      	ldr	r3, [pc, #164]	@ (8001494 <MX_GPIO_Init+0xbc>)
 80013f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013f4:	4a27      	ldr	r2, [pc, #156]	@ (8001494 <MX_GPIO_Init+0xbc>)
 80013f6:	f043 0304 	orr.w	r3, r3, #4
 80013fa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013fe:	4b25      	ldr	r3, [pc, #148]	@ (8001494 <MX_GPIO_Init+0xbc>)
 8001400:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001404:	f003 0304 	and.w	r3, r3, #4
 8001408:	613b      	str	r3, [r7, #16]
 800140a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800140c:	4b21      	ldr	r3, [pc, #132]	@ (8001494 <MX_GPIO_Init+0xbc>)
 800140e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001412:	4a20      	ldr	r2, [pc, #128]	@ (8001494 <MX_GPIO_Init+0xbc>)
 8001414:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001418:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800141c:	4b1d      	ldr	r3, [pc, #116]	@ (8001494 <MX_GPIO_Init+0xbc>)
 800141e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001422:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001426:	60fb      	str	r3, [r7, #12]
 8001428:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800142a:	4b1a      	ldr	r3, [pc, #104]	@ (8001494 <MX_GPIO_Init+0xbc>)
 800142c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001430:	4a18      	ldr	r2, [pc, #96]	@ (8001494 <MX_GPIO_Init+0xbc>)
 8001432:	f043 0301 	orr.w	r3, r3, #1
 8001436:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800143a:	4b16      	ldr	r3, [pc, #88]	@ (8001494 <MX_GPIO_Init+0xbc>)
 800143c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001440:	f003 0301 	and.w	r3, r3, #1
 8001444:	60bb      	str	r3, [r7, #8]
 8001446:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001448:	4b12      	ldr	r3, [pc, #72]	@ (8001494 <MX_GPIO_Init+0xbc>)
 800144a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800144e:	4a11      	ldr	r2, [pc, #68]	@ (8001494 <MX_GPIO_Init+0xbc>)
 8001450:	f043 0302 	orr.w	r3, r3, #2
 8001454:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001458:	4b0e      	ldr	r3, [pc, #56]	@ (8001494 <MX_GPIO_Init+0xbc>)
 800145a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800145e:	f003 0302 	and.w	r3, r3, #2
 8001462:	607b      	str	r3, [r7, #4]
 8001464:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_BARO_GPIO_Port, CS_BARO_Pin, GPIO_PIN_SET);
 8001466:	2201      	movs	r2, #1
 8001468:	2102      	movs	r1, #2
 800146a:	480b      	ldr	r0, [pc, #44]	@ (8001498 <MX_GPIO_Init+0xc0>)
 800146c:	f002 fa3c 	bl	80038e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : CS_BARO_Pin */
  GPIO_InitStruct.Pin = CS_BARO_Pin;
 8001470:	2302      	movs	r3, #2
 8001472:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001474:	2301      	movs	r3, #1
 8001476:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001478:	2301      	movs	r3, #1
 800147a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800147c:	2302      	movs	r3, #2
 800147e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CS_BARO_GPIO_Port, &GPIO_InitStruct);
 8001480:	f107 0314 	add.w	r3, r7, #20
 8001484:	4619      	mov	r1, r3
 8001486:	4804      	ldr	r0, [pc, #16]	@ (8001498 <MX_GPIO_Init+0xc0>)
 8001488:	f002 f87e 	bl	8003588 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800148c:	bf00      	nop
 800148e:	3728      	adds	r7, #40	@ 0x28
 8001490:	46bd      	mov	sp, r7
 8001492:	bd80      	pop	{r7, pc}
 8001494:	58024400 	.word	0x58024400
 8001498:	58020400 	.word	0x58020400

0800149c <StartTask1>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTask1 */
void StartTask1(void *argument)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b084      	sub	sp, #16
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  M5611_data baro_data;

  (void)MS5611_init(&hspi1);
 80014a4:	4815      	ldr	r0, [pc, #84]	@ (80014fc <StartTask1+0x60>)
 80014a6:	f7ff fa03 	bl	80008b0 <MS5611_init>

  /* Infinite loop */
  for(;;)
  {
    if (MS5611_get_data(&baro_data) == 0U) {
 80014aa:	f107 0308 	add.w	r3, r7, #8
 80014ae:	4618      	mov	r0, r3
 80014b0:	f7ff fa5a 	bl	8000968 <MS5611_get_data>
 80014b4:	4603      	mov	r3, r0
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d11a      	bne.n	80014f0 <StartTask1+0x54>
      /* TODO: store/publish baro_data */
      printf("Task-1 Temp: %ld.%02ld C, Pressure: %ld Pa\r\n",
       baro_data.temp/100, labs(baro_data.temp%100), baro_data.pressure);
 80014ba:	68bb      	ldr	r3, [r7, #8]
      printf("Task-1 Temp: %ld.%02ld C, Pressure: %ld Pa\r\n",
 80014bc:	4a10      	ldr	r2, [pc, #64]	@ (8001500 <StartTask1+0x64>)
 80014be:	fb82 1203 	smull	r1, r2, r2, r3
 80014c2:	1152      	asrs	r2, r2, #5
 80014c4:	17db      	asrs	r3, r3, #31
 80014c6:	1ad0      	subs	r0, r2, r3
       baro_data.temp/100, labs(baro_data.temp%100), baro_data.pressure);
 80014c8:	68ba      	ldr	r2, [r7, #8]
 80014ca:	4b0d      	ldr	r3, [pc, #52]	@ (8001500 <StartTask1+0x64>)
 80014cc:	fb83 1302 	smull	r1, r3, r3, r2
 80014d0:	1159      	asrs	r1, r3, #5
 80014d2:	17d3      	asrs	r3, r2, #31
 80014d4:	1acb      	subs	r3, r1, r3
 80014d6:	2164      	movs	r1, #100	@ 0x64
 80014d8:	fb01 f303 	mul.w	r3, r1, r3
 80014dc:	1ad3      	subs	r3, r2, r3
      printf("Task-1 Temp: %ld.%02ld C, Pressure: %ld Pa\r\n",
 80014de:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80014e2:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	4601      	mov	r1, r0
 80014ea:	4806      	ldr	r0, [pc, #24]	@ (8001504 <StartTask1+0x68>)
 80014ec:	f00a ff44 	bl	800c378 <iprintf>
    }
    osDelay(10000);
 80014f0:	f242 7010 	movw	r0, #10000	@ 0x2710
 80014f4:	f007 fbb8 	bl	8008c68 <osDelay>
    if (MS5611_get_data(&baro_data) == 0U) {
 80014f8:	e7d7      	b.n	80014aa <StartTask1+0xe>
 80014fa:	bf00      	nop
 80014fc:	24000174 	.word	0x24000174
 8001500:	51eb851f 	.word	0x51eb851f
 8001504:	0800d58c 	.word	0x0800d58c

08001508 <StartTask2>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask2 */
void StartTask2(void *argument)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b082      	sub	sp, #8
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
  for (;;)
  {
	  static CanAppMsg_t m;
	  memset(&m, 0, sizeof(m));
 8001510:	22c9      	movs	r2, #201	@ 0xc9
 8001512:	2100      	movs	r1, #0
 8001514:	4810      	ldr	r0, [pc, #64]	@ (8001558 <StartTask2+0x50>)
 8001516:	f00a ff9f 	bl	800c458 <memset>
	  snprintf(m.msg, sizeof(m.msg), "LURA is the best rocketry team");
 800151a:	4a10      	ldr	r2, [pc, #64]	@ (800155c <StartTask2+0x54>)
 800151c:	21c8      	movs	r1, #200	@ 0xc8
 800151e:	4810      	ldr	r0, [pc, #64]	@ (8001560 <StartTask2+0x58>)
 8001520:	f00a fe32 	bl	800c188 <sniprintf>
	  m.len = (uint8_t)strlen(m.msg);
 8001524:	480e      	ldr	r0, [pc, #56]	@ (8001560 <StartTask2+0x58>)
 8001526:	f7fe fedb 	bl	80002e0 <strlen>
 800152a:	4603      	mov	r3, r0
 800152c:	b2da      	uxtb	r2, r3
 800152e:	4b0a      	ldr	r3, [pc, #40]	@ (8001558 <StartTask2+0x50>)
 8001530:	701a      	strb	r2, [r3, #0]
	  osMessageQueuePut(canTxQueue, &m, 0, 0);
 8001532:	4b0c      	ldr	r3, [pc, #48]	@ (8001564 <StartTask2+0x5c>)
 8001534:	6818      	ldr	r0, [r3, #0]
 8001536:	2300      	movs	r3, #0
 8001538:	2200      	movs	r2, #0
 800153a:	4907      	ldr	r1, [pc, #28]	@ (8001558 <StartTask2+0x50>)
 800153c:	f007 fd30 	bl	8008fa0 <osMessageQueuePut>
	  printf("[APP] queued msg len=%u\r\n", m.len);
 8001540:	4b05      	ldr	r3, [pc, #20]	@ (8001558 <StartTask2+0x50>)
 8001542:	781b      	ldrb	r3, [r3, #0]
 8001544:	4619      	mov	r1, r3
 8001546:	4808      	ldr	r0, [pc, #32]	@ (8001568 <StartTask2+0x60>)
 8001548:	f00a ff16 	bl	800c378 <iprintf>
	  osDelay(2000);
 800154c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001550:	f007 fb8a 	bl	8008c68 <osDelay>
  {
 8001554:	bf00      	nop
 8001556:	e7db      	b.n	8001510 <StartTask2+0x8>
 8001558:	2400020c 	.word	0x2400020c
 800155c:	0800d5bc 	.word	0x0800d5bc
 8001560:	2400020d 	.word	0x2400020d
 8001564:	240000c0 	.word	0x240000c0
 8001568:	0800d5dc 	.word	0x0800d5dc

0800156c <StartCanRxTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartCanRxTask */
void StartCanRxTask(void *argument)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b090      	sub	sp, #64	@ 0x40
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
  static char    buf[CAN_MAX_MSG];
  static uint8_t expected_len = 0;
  static uint8_t written = 0;
  static uint8_t active = 0;

  CAN1_AppInit();
 8001574:	f7ff fd0c 	bl	8000f90 <CAN1_AppInit>
  printf("[CAN RX] Ready (reassembly enabled)\r\n");
 8001578:	4852      	ldr	r0, [pc, #328]	@ (80016c4 <StartCanRxTask+0x158>)
 800157a:	f00a ff65 	bl	800c448 <puts>

  for (;;)
  {
    while (HAL_FDCAN_GetRxFifoFillLevel(&hfdcan1, FDCAN_RX_FIFO0) > 0)
 800157e:	e094      	b.n	80016aa <StartCanRxTask+0x13e>
    {
      if (HAL_FDCAN_GetRxMessage(&hfdcan1, FDCAN_RX_FIFO0, &rxHeader, rxData) != HAL_OK)
 8001580:	f107 030c 	add.w	r3, r7, #12
 8001584:	f107 0214 	add.w	r2, r7, #20
 8001588:	2140      	movs	r1, #64	@ 0x40
 800158a:	484f      	ldr	r0, [pc, #316]	@ (80016c8 <StartCanRxTask+0x15c>)
 800158c:	f001 fbe2 	bl	8002d54 <HAL_FDCAN_GetRxMessage>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	f040 8086 	bne.w	80016a4 <StartCanRxTask+0x138>
        continue;

      if (rxHeader.IdType != FDCAN_STANDARD_ID || rxHeader.Identifier != CAN_APP_ID)
 8001598:	69bb      	ldr	r3, [r7, #24]
 800159a:	2b00      	cmp	r3, #0
 800159c:	f040 8084 	bne.w	80016a8 <StartCanRxTask+0x13c>
 80015a0:	697b      	ldr	r3, [r7, #20]
 80015a2:	f240 1223 	movw	r2, #291	@ 0x123
 80015a6:	4293      	cmp	r3, r2
 80015a8:	d17e      	bne.n	80016a8 <StartCanRxTask+0x13c>
        continue;

      uint8_t type = rxData[0];
 80015aa:	7b3b      	ldrb	r3, [r7, #12]
 80015ac:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

      if (type == CAN_SOF)
 80015b0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80015b4:	2b01      	cmp	r3, #1
 80015b6:	d139      	bne.n	800162c <StartCanRxTask+0xc0>
      {
        expected_len = rxData[1];
 80015b8:	7b7a      	ldrb	r2, [r7, #13]
 80015ba:	4b44      	ldr	r3, [pc, #272]	@ (80016cc <StartCanRxTask+0x160>)
 80015bc:	701a      	strb	r2, [r3, #0]
        if (expected_len > CAN_MAX_MSG) expected_len = CAN_MAX_MSG;
 80015be:	4b43      	ldr	r3, [pc, #268]	@ (80016cc <StartCanRxTask+0x160>)
 80015c0:	781b      	ldrb	r3, [r3, #0]
 80015c2:	2bc8      	cmp	r3, #200	@ 0xc8
 80015c4:	d902      	bls.n	80015cc <StartCanRxTask+0x60>
 80015c6:	4b41      	ldr	r3, [pc, #260]	@ (80016cc <StartCanRxTask+0x160>)
 80015c8:	22c8      	movs	r2, #200	@ 0xc8
 80015ca:	701a      	strb	r2, [r3, #0]

        memset(buf, 0, sizeof(buf));
 80015cc:	22c8      	movs	r2, #200	@ 0xc8
 80015ce:	2100      	movs	r1, #0
 80015d0:	483f      	ldr	r0, [pc, #252]	@ (80016d0 <StartCanRxTask+0x164>)
 80015d2:	f00a ff41 	bl	800c458 <memset>
        written = 0;
 80015d6:	4b3f      	ldr	r3, [pc, #252]	@ (80016d4 <StartCanRxTask+0x168>)
 80015d8:	2200      	movs	r2, #0
 80015da:	701a      	strb	r2, [r3, #0]
        active = 1;
 80015dc:	4b3e      	ldr	r3, [pc, #248]	@ (80016d8 <StartCanRxTask+0x16c>)
 80015de:	2201      	movs	r2, #1
 80015e0:	701a      	strb	r2, [r3, #0]

        // copy up to 6 bytes from rxData[2..7]
        uint8_t chunk = (expected_len >= 6) ? 6 : expected_len;
 80015e2:	4b3a      	ldr	r3, [pc, #232]	@ (80016cc <StartCanRxTask+0x160>)
 80015e4:	781b      	ldrb	r3, [r3, #0]
 80015e6:	2b06      	cmp	r3, #6
 80015e8:	bf28      	it	cs
 80015ea:	2306      	movcs	r3, #6
 80015ec:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
        memcpy(&buf[0], &rxData[2], chunk);
 80015f0:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 80015f4:	f107 030c 	add.w	r3, r7, #12
 80015f8:	3302      	adds	r3, #2
 80015fa:	4619      	mov	r1, r3
 80015fc:	4834      	ldr	r0, [pc, #208]	@ (80016d0 <StartCanRxTask+0x164>)
 80015fe:	f00a ff60 	bl	800c4c2 <memcpy>
        written = chunk;
 8001602:	4a34      	ldr	r2, [pc, #208]	@ (80016d4 <StartCanRxTask+0x168>)
 8001604:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8001608:	7013      	strb	r3, [r2, #0]

        if (written >= expected_len)
 800160a:	4b32      	ldr	r3, [pc, #200]	@ (80016d4 <StartCanRxTask+0x168>)
 800160c:	781a      	ldrb	r2, [r3, #0]
 800160e:	4b2f      	ldr	r3, [pc, #188]	@ (80016cc <StartCanRxTask+0x160>)
 8001610:	781b      	ldrb	r3, [r3, #0]
 8001612:	429a      	cmp	r2, r3
 8001614:	d349      	bcc.n	80016aa <StartCanRxTask+0x13e>
        {
          printf("[CAN RX] Msg: \"%.*s\"\r\n", expected_len, buf);
 8001616:	4b2d      	ldr	r3, [pc, #180]	@ (80016cc <StartCanRxTask+0x160>)
 8001618:	781b      	ldrb	r3, [r3, #0]
 800161a:	4a2d      	ldr	r2, [pc, #180]	@ (80016d0 <StartCanRxTask+0x164>)
 800161c:	4619      	mov	r1, r3
 800161e:	482f      	ldr	r0, [pc, #188]	@ (80016dc <StartCanRxTask+0x170>)
 8001620:	f00a feaa 	bl	800c378 <iprintf>
          active = 0;
 8001624:	4b2c      	ldr	r3, [pc, #176]	@ (80016d8 <StartCanRxTask+0x16c>)
 8001626:	2200      	movs	r2, #0
 8001628:	701a      	strb	r2, [r3, #0]
 800162a:	e03e      	b.n	80016aa <StartCanRxTask+0x13e>
        }
      }
      else if (type == CAN_COF && active)
 800162c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001630:	2b02      	cmp	r3, #2
 8001632:	d13a      	bne.n	80016aa <StartCanRxTask+0x13e>
 8001634:	4b28      	ldr	r3, [pc, #160]	@ (80016d8 <StartCanRxTask+0x16c>)
 8001636:	781b      	ldrb	r3, [r3, #0]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d036      	beq.n	80016aa <StartCanRxTask+0x13e>
      {
        // rxData[1] is seq (optional to validate)
        uint8_t remaining = (uint8_t)(expected_len - written);
 800163c:	4b23      	ldr	r3, [pc, #140]	@ (80016cc <StartCanRxTask+0x160>)
 800163e:	781a      	ldrb	r2, [r3, #0]
 8001640:	4b24      	ldr	r3, [pc, #144]	@ (80016d4 <StartCanRxTask+0x168>)
 8001642:	781b      	ldrb	r3, [r3, #0]
 8001644:	1ad3      	subs	r3, r2, r3
 8001646:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
        uint8_t chunk = (remaining >= 6) ? 6 : remaining;
 800164a:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800164e:	2b06      	cmp	r3, #6
 8001650:	bf28      	it	cs
 8001652:	2306      	movcs	r3, #6
 8001654:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d

        memcpy(&buf[written], &rxData[2], chunk);
 8001658:	4b1e      	ldr	r3, [pc, #120]	@ (80016d4 <StartCanRxTask+0x168>)
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	461a      	mov	r2, r3
 800165e:	4b1c      	ldr	r3, [pc, #112]	@ (80016d0 <StartCanRxTask+0x164>)
 8001660:	18d0      	adds	r0, r2, r3
 8001662:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8001666:	f107 030c 	add.w	r3, r7, #12
 800166a:	3302      	adds	r3, #2
 800166c:	4619      	mov	r1, r3
 800166e:	f00a ff28 	bl	800c4c2 <memcpy>
        written += chunk;
 8001672:	4b18      	ldr	r3, [pc, #96]	@ (80016d4 <StartCanRxTask+0x168>)
 8001674:	781a      	ldrb	r2, [r3, #0]
 8001676:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800167a:	4413      	add	r3, r2
 800167c:	b2da      	uxtb	r2, r3
 800167e:	4b15      	ldr	r3, [pc, #84]	@ (80016d4 <StartCanRxTask+0x168>)
 8001680:	701a      	strb	r2, [r3, #0]

        if (written >= expected_len)
 8001682:	4b14      	ldr	r3, [pc, #80]	@ (80016d4 <StartCanRxTask+0x168>)
 8001684:	781a      	ldrb	r2, [r3, #0]
 8001686:	4b11      	ldr	r3, [pc, #68]	@ (80016cc <StartCanRxTask+0x160>)
 8001688:	781b      	ldrb	r3, [r3, #0]
 800168a:	429a      	cmp	r2, r3
 800168c:	d30d      	bcc.n	80016aa <StartCanRxTask+0x13e>
        {
          printf("[CAN RX] Msg: \"%.*s\"\r\n", expected_len, buf);
 800168e:	4b0f      	ldr	r3, [pc, #60]	@ (80016cc <StartCanRxTask+0x160>)
 8001690:	781b      	ldrb	r3, [r3, #0]
 8001692:	4a0f      	ldr	r2, [pc, #60]	@ (80016d0 <StartCanRxTask+0x164>)
 8001694:	4619      	mov	r1, r3
 8001696:	4811      	ldr	r0, [pc, #68]	@ (80016dc <StartCanRxTask+0x170>)
 8001698:	f00a fe6e 	bl	800c378 <iprintf>
          active = 0;
 800169c:	4b0e      	ldr	r3, [pc, #56]	@ (80016d8 <StartCanRxTask+0x16c>)
 800169e:	2200      	movs	r2, #0
 80016a0:	701a      	strb	r2, [r3, #0]
 80016a2:	e002      	b.n	80016aa <StartCanRxTask+0x13e>
        continue;
 80016a4:	bf00      	nop
 80016a6:	e000      	b.n	80016aa <StartCanRxTask+0x13e>
        continue;
 80016a8:	bf00      	nop
    while (HAL_FDCAN_GetRxFifoFillLevel(&hfdcan1, FDCAN_RX_FIFO0) > 0)
 80016aa:	2140      	movs	r1, #64	@ 0x40
 80016ac:	4806      	ldr	r0, [pc, #24]	@ (80016c8 <StartCanRxTask+0x15c>)
 80016ae:	f001 fcbd 	bl	800302c <HAL_FDCAN_GetRxFifoFillLevel>
 80016b2:	4603      	mov	r3, r0
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	f47f af63 	bne.w	8001580 <StartCanRxTask+0x14>
        }
      }
    }

    osDelay(5);
 80016ba:	2005      	movs	r0, #5
 80016bc:	f007 fad4 	bl	8008c68 <osDelay>
    while (HAL_FDCAN_GetRxFifoFillLevel(&hfdcan1, FDCAN_RX_FIFO0) > 0)
 80016c0:	e7f3      	b.n	80016aa <StartCanRxTask+0x13e>
 80016c2:	bf00      	nop
 80016c4:	0800d5f8 	.word	0x0800d5f8
 80016c8:	240000d4 	.word	0x240000d4
 80016cc:	240002d5 	.word	0x240002d5
 80016d0:	240002d8 	.word	0x240002d8
 80016d4:	240003a0 	.word	0x240003a0
 80016d8:	240003a1 	.word	0x240003a1
 80016dc:	0800d620 	.word	0x0800d620

080016e0 <dlc_from_len>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartCanTxTask */
static inline uint32_t dlc_from_len(uint8_t n)
{
 80016e0:	b480      	push	{r7}
 80016e2:	b083      	sub	sp, #12
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	4603      	mov	r3, r0
 80016e8:	71fb      	strb	r3, [r7, #7]
  switch (n) {
 80016ea:	79fb      	ldrb	r3, [r7, #7]
 80016ec:	2b07      	cmp	r3, #7
 80016ee:	d823      	bhi.n	8001738 <dlc_from_len+0x58>
 80016f0:	a201      	add	r2, pc, #4	@ (adr r2, 80016f8 <dlc_from_len+0x18>)
 80016f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016f6:	bf00      	nop
 80016f8:	08001719 	.word	0x08001719
 80016fc:	0800171d 	.word	0x0800171d
 8001700:	08001721 	.word	0x08001721
 8001704:	08001725 	.word	0x08001725
 8001708:	08001729 	.word	0x08001729
 800170c:	0800172d 	.word	0x0800172d
 8001710:	08001731 	.word	0x08001731
 8001714:	08001735 	.word	0x08001735
    case 0: return FDCAN_DLC_BYTES_0;
 8001718:	2300      	movs	r3, #0
 800171a:	e00e      	b.n	800173a <dlc_from_len+0x5a>
    case 1: return FDCAN_DLC_BYTES_1;
 800171c:	2301      	movs	r3, #1
 800171e:	e00c      	b.n	800173a <dlc_from_len+0x5a>
    case 2: return FDCAN_DLC_BYTES_2;
 8001720:	2302      	movs	r3, #2
 8001722:	e00a      	b.n	800173a <dlc_from_len+0x5a>
    case 3: return FDCAN_DLC_BYTES_3;
 8001724:	2303      	movs	r3, #3
 8001726:	e008      	b.n	800173a <dlc_from_len+0x5a>
    case 4: return FDCAN_DLC_BYTES_4;
 8001728:	2304      	movs	r3, #4
 800172a:	e006      	b.n	800173a <dlc_from_len+0x5a>
    case 5: return FDCAN_DLC_BYTES_5;
 800172c:	2305      	movs	r3, #5
 800172e:	e004      	b.n	800173a <dlc_from_len+0x5a>
    case 6: return FDCAN_DLC_BYTES_6;
 8001730:	2306      	movs	r3, #6
 8001732:	e002      	b.n	800173a <dlc_from_len+0x5a>
    case 7: return FDCAN_DLC_BYTES_7;
 8001734:	2307      	movs	r3, #7
 8001736:	e000      	b.n	800173a <dlc_from_len+0x5a>
    default:return FDCAN_DLC_BYTES_8;
 8001738:	2308      	movs	r3, #8
  }
}
 800173a:	4618      	mov	r0, r3
 800173c:	370c      	adds	r7, #12
 800173e:	46bd      	mov	sp, r7
 8001740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001744:	4770      	bx	lr
 8001746:	bf00      	nop

08001748 <StartCanTxTask>:

void StartCanTxTask(void *argument)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b090      	sub	sp, #64	@ 0x40
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]

  FDCAN_TxHeaderTypeDef txHeader = {0};
 8001750:	f107 0314 	add.w	r3, r7, #20
 8001754:	2224      	movs	r2, #36	@ 0x24
 8001756:	2100      	movs	r1, #0
 8001758:	4618      	mov	r0, r3
 800175a:	f00a fe7d 	bl	800c458 <memset>
  uint8_t data[8];

  txHeader.IdType              = FDCAN_STANDARD_ID;
 800175e:	2300      	movs	r3, #0
 8001760:	61bb      	str	r3, [r7, #24]
  txHeader.Identifier          = CAN_APP_ID;
 8001762:	f240 1323 	movw	r3, #291	@ 0x123
 8001766:	617b      	str	r3, [r7, #20]
  txHeader.TxFrameType         = FDCAN_DATA_FRAME;
 8001768:	2300      	movs	r3, #0
 800176a:	61fb      	str	r3, [r7, #28]
  txHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 800176c:	2300      	movs	r3, #0
 800176e:	627b      	str	r3, [r7, #36]	@ 0x24
  txHeader.BitRateSwitch       = FDCAN_BRS_OFF;
 8001770:	2300      	movs	r3, #0
 8001772:	62bb      	str	r3, [r7, #40]	@ 0x28
  txHeader.FDFormat            = FDCAN_CLASSIC_CAN;
 8001774:	2300      	movs	r3, #0
 8001776:	62fb      	str	r3, [r7, #44]	@ 0x2c
  txHeader.TxEventFifoControl  = FDCAN_NO_TX_EVENTS;
 8001778:	2300      	movs	r3, #0
 800177a:	633b      	str	r3, [r7, #48]	@ 0x30
  txHeader.MessageMarker       = 0;
 800177c:	2300      	movs	r3, #0
 800177e:	637b      	str	r3, [r7, #52]	@ 0x34

  osDelay(250); // let RX init CAN
 8001780:	20fa      	movs	r0, #250	@ 0xfa
 8001782:	f007 fa71 	bl	8008c68 <osDelay>
  BSP_LED_Toggle(LED_GREEN);
 8001786:	2000      	movs	r0, #0
 8001788:	f000 fcb4 	bl	80020f4 <BSP_LED_Toggle>
  osDelay(50);
 800178c:	2032      	movs	r0, #50	@ 0x32
 800178e:	f007 fa6b 	bl	8008c68 <osDelay>
  BSP_LED_Toggle(LED_GREEN);
 8001792:	2000      	movs	r0, #0
 8001794:	f000 fcae 	bl	80020f4 <BSP_LED_Toggle>

  printf("[CAN TX] Ready. Waiting for queued messages...\r\n");
 8001798:	486b      	ldr	r0, [pc, #428]	@ (8001948 <StartCanTxTask+0x200>)
 800179a:	f00a fe55 	bl	800c448 <puts>

  for (;;)
  {
	static CanAppMsg_t msg;   // not on stack
	memset(&msg, 0, sizeof(msg));
 800179e:	22c9      	movs	r2, #201	@ 0xc9
 80017a0:	2100      	movs	r1, #0
 80017a2:	486a      	ldr	r0, [pc, #424]	@ (800194c <StartCanTxTask+0x204>)
 80017a4:	f00a fe58 	bl	800c458 <memset>
    if (osMessageQueueGet(canTxQueue, &msg, NULL, osWaitForever) != osOK)
 80017a8:	4b69      	ldr	r3, [pc, #420]	@ (8001950 <StartCanTxTask+0x208>)
 80017aa:	6818      	ldr	r0, [r3, #0]
 80017ac:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80017b0:	2200      	movs	r2, #0
 80017b2:	4966      	ldr	r1, [pc, #408]	@ (800194c <StartCanTxTask+0x204>)
 80017b4:	f007 fc54 	bl	8009060 <osMessageQueueGet>
 80017b8:	4603      	mov	r3, r0
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	f040 80c0 	bne.w	8001940 <StartCanTxTask+0x1f8>
      continue;

    if (msg.len == 0) continue;
 80017c0:	4b62      	ldr	r3, [pc, #392]	@ (800194c <StartCanTxTask+0x204>)
 80017c2:	781b      	ldrb	r3, [r3, #0]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	f000 80bd 	beq.w	8001944 <StartCanTxTask+0x1fc>
    if (msg.len > CAN_MAX_MSG) msg.len = CAN_MAX_MSG;
 80017ca:	4b60      	ldr	r3, [pc, #384]	@ (800194c <StartCanTxTask+0x204>)
 80017cc:	781b      	ldrb	r3, [r3, #0]
 80017ce:	2bc8      	cmp	r3, #200	@ 0xc8
 80017d0:	d902      	bls.n	80017d8 <StartCanTxTask+0x90>
 80017d2:	4b5e      	ldr	r3, [pc, #376]	@ (800194c <StartCanTxTask+0x204>)
 80017d4:	22c8      	movs	r2, #200	@ 0xc8
 80017d6:	701a      	strb	r2, [r3, #0]

    // ---- Start frame: [SOF][len][data0..data5] ----
    memset(data, 0, sizeof(data));
 80017d8:	f107 030c 	add.w	r3, r7, #12
 80017dc:	2208      	movs	r2, #8
 80017de:	2100      	movs	r1, #0
 80017e0:	4618      	mov	r0, r3
 80017e2:	f00a fe39 	bl	800c458 <memset>
    data[0] = CAN_SOF;
 80017e6:	2301      	movs	r3, #1
 80017e8:	733b      	strb	r3, [r7, #12]
    data[1] = msg.len;
 80017ea:	4b58      	ldr	r3, [pc, #352]	@ (800194c <StartCanTxTask+0x204>)
 80017ec:	781b      	ldrb	r3, [r3, #0]
 80017ee:	737b      	strb	r3, [r7, #13]

    uint8_t copied = 0;
 80017f0:	2300      	movs	r3, #0
 80017f2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    uint8_t chunk0 = (msg.len >= 6) ? 6 : msg.len;
 80017f6:	4b55      	ldr	r3, [pc, #340]	@ (800194c <StartCanTxTask+0x204>)
 80017f8:	781b      	ldrb	r3, [r3, #0]
 80017fa:	2b06      	cmp	r3, #6
 80017fc:	bf28      	it	cs
 80017fe:	2306      	movcs	r3, #6
 8001800:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
    memcpy(&data[2], &msg.msg[0], chunk0);
 8001804:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8001808:	f107 030c 	add.w	r3, r7, #12
 800180c:	3302      	adds	r3, #2
 800180e:	4951      	ldr	r1, [pc, #324]	@ (8001954 <StartCanTxTask+0x20c>)
 8001810:	4618      	mov	r0, r3
 8001812:	f00a fe56 	bl	800c4c2 <memcpy>
    copied += chunk0;
 8001816:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800181a:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800181e:	4413      	add	r3, r2
 8001820:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

    txHeader.DataLength = dlc_from_len((uint8_t)(2 + chunk0));
 8001824:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8001828:	3302      	adds	r3, #2
 800182a:	b2db      	uxtb	r3, r3
 800182c:	4618      	mov	r0, r3
 800182e:	f7ff ff57 	bl	80016e0 <dlc_from_len>
 8001832:	4603      	mov	r3, r0
 8001834:	623b      	str	r3, [r7, #32]
    while (HAL_FDCAN_GetTxFifoFreeLevel(&hfdcan1) == 0) osDelay(1);
 8001836:	e002      	b.n	800183e <StartCanTxTask+0xf6>
 8001838:	2001      	movs	r0, #1
 800183a:	f007 fa15 	bl	8008c68 <osDelay>
 800183e:	4846      	ldr	r0, [pc, #280]	@ (8001958 <StartCanTxTask+0x210>)
 8001840:	f001 fc12 	bl	8003068 <HAL_FDCAN_GetTxFifoFreeLevel>
 8001844:	4603      	mov	r3, r0
 8001846:	2b00      	cmp	r3, #0
 8001848:	d0f6      	beq.n	8001838 <StartCanTxTask+0xf0>
    if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &txHeader, data) != HAL_OK) {
 800184a:	f107 020c 	add.w	r2, r7, #12
 800184e:	f107 0314 	add.w	r3, r7, #20
 8001852:	4619      	mov	r1, r3
 8001854:	4840      	ldr	r0, [pc, #256]	@ (8001958 <StartCanTxTask+0x210>)
 8001856:	f001 fa21 	bl	8002c9c <HAL_FDCAN_AddMessageToTxFifoQ>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d003      	beq.n	8001868 <StartCanTxTask+0x120>
      printf("[CAN TX] SOF send failed\r\n");
 8001860:	483e      	ldr	r0, [pc, #248]	@ (800195c <StartCanTxTask+0x214>)
 8001862:	f00a fdf1 	bl	800c448 <puts>
      continue;
 8001866:	e06e      	b.n	8001946 <StartCanTxTask+0x1fe>
    }

    // ---- Continuation frames: [COF][seq][data...] (6 bytes payload) ----
    uint8_t seq = 0;
 8001868:	2300      	movs	r3, #0
 800186a:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    while (copied < msg.len)
 800186e:	e056      	b.n	800191e <StartCanTxTask+0x1d6>
    {
      memset(data, 0, sizeof(data));
 8001870:	f107 030c 	add.w	r3, r7, #12
 8001874:	2208      	movs	r2, #8
 8001876:	2100      	movs	r1, #0
 8001878:	4618      	mov	r0, r3
 800187a:	f00a fded 	bl	800c458 <memset>
      data[0] = CAN_COF;
 800187e:	2302      	movs	r3, #2
 8001880:	733b      	strb	r3, [r7, #12]
      data[1] = seq++;
 8001882:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8001886:	1c5a      	adds	r2, r3, #1
 8001888:	f887 203e 	strb.w	r2, [r7, #62]	@ 0x3e
 800188c:	737b      	strb	r3, [r7, #13]

      uint8_t remaining = (uint8_t)(msg.len - copied);
 800188e:	4b2f      	ldr	r3, [pc, #188]	@ (800194c <StartCanTxTask+0x204>)
 8001890:	781a      	ldrb	r2, [r3, #0]
 8001892:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001896:	1ad3      	subs	r3, r2, r3
 8001898:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
      uint8_t chunk = (remaining >= 6) ? 6 : remaining;
 800189c:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 80018a0:	2b06      	cmp	r3, #6
 80018a2:	bf28      	it	cs
 80018a4:	2306      	movcs	r3, #6
 80018a6:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
      memcpy(&data[2], &msg.msg[copied], chunk);
 80018aa:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80018ae:	4a27      	ldr	r2, [pc, #156]	@ (800194c <StartCanTxTask+0x204>)
 80018b0:	4413      	add	r3, r2
 80018b2:	1c59      	adds	r1, r3, #1
 80018b4:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 80018b8:	f107 030c 	add.w	r3, r7, #12
 80018bc:	3302      	adds	r3, #2
 80018be:	4618      	mov	r0, r3
 80018c0:	f00a fdff 	bl	800c4c2 <memcpy>
      copied += chunk;
 80018c4:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 80018c8:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80018cc:	4413      	add	r3, r2
 80018ce:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

      txHeader.DataLength = dlc_from_len((uint8_t)(2 + chunk));
 80018d2:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80018d6:	3302      	adds	r3, #2
 80018d8:	b2db      	uxtb	r3, r3
 80018da:	4618      	mov	r0, r3
 80018dc:	f7ff ff00 	bl	80016e0 <dlc_from_len>
 80018e0:	4603      	mov	r3, r0
 80018e2:	623b      	str	r3, [r7, #32]
      while (HAL_FDCAN_GetTxFifoFreeLevel(&hfdcan1) == 0) osDelay(1);
 80018e4:	e002      	b.n	80018ec <StartCanTxTask+0x1a4>
 80018e6:	2001      	movs	r0, #1
 80018e8:	f007 f9be 	bl	8008c68 <osDelay>
 80018ec:	481a      	ldr	r0, [pc, #104]	@ (8001958 <StartCanTxTask+0x210>)
 80018ee:	f001 fbbb 	bl	8003068 <HAL_FDCAN_GetTxFifoFreeLevel>
 80018f2:	4603      	mov	r3, r0
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d0f6      	beq.n	80018e6 <StartCanTxTask+0x19e>

      if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &txHeader, data) != HAL_OK) {
 80018f8:	f107 020c 	add.w	r2, r7, #12
 80018fc:	f107 0314 	add.w	r3, r7, #20
 8001900:	4619      	mov	r1, r3
 8001902:	4815      	ldr	r0, [pc, #84]	@ (8001958 <StartCanTxTask+0x210>)
 8001904:	f001 f9ca 	bl	8002c9c <HAL_FDCAN_AddMessageToTxFifoQ>
 8001908:	4603      	mov	r3, r0
 800190a:	2b00      	cmp	r3, #0
 800190c:	d007      	beq.n	800191e <StartCanTxTask+0x1d6>
        printf("[CAN TX] COF send failed (seq=%u)\r\n", seq - 1);
 800190e:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8001912:	3b01      	subs	r3, #1
 8001914:	4619      	mov	r1, r3
 8001916:	4812      	ldr	r0, [pc, #72]	@ (8001960 <StartCanTxTask+0x218>)
 8001918:	f00a fd2e 	bl	800c378 <iprintf>
        break;
 800191c:	e005      	b.n	800192a <StartCanTxTask+0x1e2>
    while (copied < msg.len)
 800191e:	4b0b      	ldr	r3, [pc, #44]	@ (800194c <StartCanTxTask+0x204>)
 8001920:	781b      	ldrb	r3, [r3, #0]
 8001922:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8001926:	429a      	cmp	r2, r3
 8001928:	d3a2      	bcc.n	8001870 <StartCanTxTask+0x128>
      }
    }

    printf("[CAN TX] Sent message len=%u: \"%.*s\"\r\n", msg.len, msg.len, msg.msg);
 800192a:	4b08      	ldr	r3, [pc, #32]	@ (800194c <StartCanTxTask+0x204>)
 800192c:	781b      	ldrb	r3, [r3, #0]
 800192e:	4619      	mov	r1, r3
 8001930:	4b06      	ldr	r3, [pc, #24]	@ (800194c <StartCanTxTask+0x204>)
 8001932:	781b      	ldrb	r3, [r3, #0]
 8001934:	461a      	mov	r2, r3
 8001936:	4b07      	ldr	r3, [pc, #28]	@ (8001954 <StartCanTxTask+0x20c>)
 8001938:	480a      	ldr	r0, [pc, #40]	@ (8001964 <StartCanTxTask+0x21c>)
 800193a:	f00a fd1d 	bl	800c378 <iprintf>
 800193e:	e72e      	b.n	800179e <StartCanTxTask+0x56>
      continue;
 8001940:	bf00      	nop
 8001942:	e72c      	b.n	800179e <StartCanTxTask+0x56>
    if (msg.len == 0) continue;
 8001944:	bf00      	nop
  {
 8001946:	e72a      	b.n	800179e <StartCanTxTask+0x56>
 8001948:	0800d638 	.word	0x0800d638
 800194c:	240003a4 	.word	0x240003a4
 8001950:	240000c0 	.word	0x240000c0
 8001954:	240003a5 	.word	0x240003a5
 8001958:	240000d4 	.word	0x240000d4
 800195c:	0800d668 	.word	0x0800d668
 8001960:	0800d684 	.word	0x0800d684
 8001964:	0800d6a8 	.word	0x0800d6a8

08001968 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b082      	sub	sp, #8
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	4a04      	ldr	r2, [pc, #16]	@ (8001988 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001976:	4293      	cmp	r3, r2
 8001978:	d101      	bne.n	800197e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800197a:	f000 fd73 	bl	8002464 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800197e:	bf00      	nop
 8001980:	3708      	adds	r7, #8
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	40001000 	.word	0x40001000

0800198c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800198c:	b480      	push	{r7}
 800198e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001990:	b672      	cpsid	i
}
 8001992:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001994:	bf00      	nop
 8001996:	e7fd      	b.n	8001994 <Error_Handler+0x8>

08001998 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b082      	sub	sp, #8
 800199c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800199e:	4b0c      	ldr	r3, [pc, #48]	@ (80019d0 <HAL_MspInit+0x38>)
 80019a0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80019a4:	4a0a      	ldr	r2, [pc, #40]	@ (80019d0 <HAL_MspInit+0x38>)
 80019a6:	f043 0302 	orr.w	r3, r3, #2
 80019aa:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80019ae:	4b08      	ldr	r3, [pc, #32]	@ (80019d0 <HAL_MspInit+0x38>)
 80019b0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80019b4:	f003 0302 	and.w	r3, r3, #2
 80019b8:	607b      	str	r3, [r7, #4]
 80019ba:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80019bc:	2200      	movs	r2, #0
 80019be:	210f      	movs	r1, #15
 80019c0:	f06f 0001 	mvn.w	r0, #1
 80019c4:	f000 fe32 	bl	800262c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019c8:	bf00      	nop
 80019ca:	3708      	adds	r7, #8
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	58024400 	.word	0x58024400

080019d4 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b0ba      	sub	sp, #232	@ 0xe8
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019dc:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80019e0:	2200      	movs	r2, #0
 80019e2:	601a      	str	r2, [r3, #0]
 80019e4:	605a      	str	r2, [r3, #4]
 80019e6:	609a      	str	r2, [r3, #8]
 80019e8:	60da      	str	r2, [r3, #12]
 80019ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80019ec:	f107 0310 	add.w	r3, r7, #16
 80019f0:	22c0      	movs	r2, #192	@ 0xc0
 80019f2:	2100      	movs	r1, #0
 80019f4:	4618      	mov	r0, r3
 80019f6:	f00a fd2f 	bl	800c458 <memset>
  if(hfdcan->Instance==FDCAN1)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	4a27      	ldr	r2, [pc, #156]	@ (8001a9c <HAL_FDCAN_MspInit+0xc8>)
 8001a00:	4293      	cmp	r3, r2
 8001a02:	d147      	bne.n	8001a94 <HAL_FDCAN_MspInit+0xc0>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001a04:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001a08:	f04f 0300 	mov.w	r3, #0
 8001a0c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8001a10:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001a14:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a18:	f107 0310 	add.w	r3, r7, #16
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f002 fff9 	bl	8004a14 <HAL_RCCEx_PeriphCLKConfig>
 8001a22:	4603      	mov	r3, r0
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d001      	beq.n	8001a2c <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8001a28:	f7ff ffb0 	bl	800198c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001a2c:	4b1c      	ldr	r3, [pc, #112]	@ (8001aa0 <HAL_FDCAN_MspInit+0xcc>)
 8001a2e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8001a32:	4a1b      	ldr	r2, [pc, #108]	@ (8001aa0 <HAL_FDCAN_MspInit+0xcc>)
 8001a34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a38:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8001a3c:	4b18      	ldr	r3, [pc, #96]	@ (8001aa0 <HAL_FDCAN_MspInit+0xcc>)
 8001a3e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8001a42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a46:	60fb      	str	r3, [r7, #12]
 8001a48:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a4a:	4b15      	ldr	r3, [pc, #84]	@ (8001aa0 <HAL_FDCAN_MspInit+0xcc>)
 8001a4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a50:	4a13      	ldr	r2, [pc, #76]	@ (8001aa0 <HAL_FDCAN_MspInit+0xcc>)
 8001a52:	f043 0301 	orr.w	r3, r3, #1
 8001a56:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001a5a:	4b11      	ldr	r3, [pc, #68]	@ (8001aa0 <HAL_FDCAN_MspInit+0xcc>)
 8001a5c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a60:	f003 0301 	and.w	r3, r3, #1
 8001a64:	60bb      	str	r3, [r7, #8]
 8001a66:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001a68:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001a6c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a70:	2302      	movs	r3, #2
 8001a72:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a76:	2300      	movs	r3, #0
 8001a78:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001a82:	2309      	movs	r3, #9
 8001a84:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a88:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001a8c:	4619      	mov	r1, r3
 8001a8e:	4805      	ldr	r0, [pc, #20]	@ (8001aa4 <HAL_FDCAN_MspInit+0xd0>)
 8001a90:	f001 fd7a 	bl	8003588 <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8001a94:	bf00      	nop
 8001a96:	37e8      	adds	r7, #232	@ 0xe8
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	4000a000 	.word	0x4000a000
 8001aa0:	58024400 	.word	0x58024400
 8001aa4:	58020000 	.word	0x58020000

08001aa8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b0ba      	sub	sp, #232	@ 0xe8
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ab0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	601a      	str	r2, [r3, #0]
 8001ab8:	605a      	str	r2, [r3, #4]
 8001aba:	609a      	str	r2, [r3, #8]
 8001abc:	60da      	str	r2, [r3, #12]
 8001abe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001ac0:	f107 0310 	add.w	r3, r7, #16
 8001ac4:	22c0      	movs	r2, #192	@ 0xc0
 8001ac6:	2100      	movs	r1, #0
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f00a fcc5 	bl	800c458 <memset>
  if(hspi->Instance==SPI1)
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	4a26      	ldr	r2, [pc, #152]	@ (8001b6c <HAL_SPI_MspInit+0xc4>)
 8001ad4:	4293      	cmp	r3, r2
 8001ad6:	d144      	bne.n	8001b62 <HAL_SPI_MspInit+0xba>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8001ad8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001adc:	f04f 0300 	mov.w	r3, #0
 8001ae0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001ae8:	f107 0310 	add.w	r3, r7, #16
 8001aec:	4618      	mov	r0, r3
 8001aee:	f002 ff91 	bl	8004a14 <HAL_RCCEx_PeriphCLKConfig>
 8001af2:	4603      	mov	r3, r0
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d001      	beq.n	8001afc <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8001af8:	f7ff ff48 	bl	800198c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001afc:	4b1c      	ldr	r3, [pc, #112]	@ (8001b70 <HAL_SPI_MspInit+0xc8>)
 8001afe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001b02:	4a1b      	ldr	r2, [pc, #108]	@ (8001b70 <HAL_SPI_MspInit+0xc8>)
 8001b04:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001b08:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001b0c:	4b18      	ldr	r3, [pc, #96]	@ (8001b70 <HAL_SPI_MspInit+0xc8>)
 8001b0e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001b12:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001b16:	60fb      	str	r3, [r7, #12]
 8001b18:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b1a:	4b15      	ldr	r3, [pc, #84]	@ (8001b70 <HAL_SPI_MspInit+0xc8>)
 8001b1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b20:	4a13      	ldr	r2, [pc, #76]	@ (8001b70 <HAL_SPI_MspInit+0xc8>)
 8001b22:	f043 0301 	orr.w	r3, r3, #1
 8001b26:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001b2a:	4b11      	ldr	r3, [pc, #68]	@ (8001b70 <HAL_SPI_MspInit+0xc8>)
 8001b2c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b30:	f003 0301 	and.w	r3, r3, #1
 8001b34:	60bb      	str	r3, [r7, #8]
 8001b36:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001b38:	23e0      	movs	r3, #224	@ 0xe0
 8001b3a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b3e:	2302      	movs	r3, #2
 8001b40:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b44:	2300      	movs	r3, #0
 8001b46:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001b50:	2305      	movs	r3, #5
 8001b52:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b56:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001b5a:	4619      	mov	r1, r3
 8001b5c:	4805      	ldr	r0, [pc, #20]	@ (8001b74 <HAL_SPI_MspInit+0xcc>)
 8001b5e:	f001 fd13 	bl	8003588 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001b62:	bf00      	nop
 8001b64:	37e8      	adds	r7, #232	@ 0xe8
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	40013000 	.word	0x40013000
 8001b70:	58024400 	.word	0x58024400
 8001b74:	58020000 	.word	0x58020000

08001b78 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b090      	sub	sp, #64	@ 0x40
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	2b0f      	cmp	r3, #15
 8001b84:	d827      	bhi.n	8001bd6 <HAL_InitTick+0x5e>
   {
     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8001b86:	2200      	movs	r2, #0
 8001b88:	6879      	ldr	r1, [r7, #4]
 8001b8a:	2036      	movs	r0, #54	@ 0x36
 8001b8c:	f000 fd4e 	bl	800262c <HAL_NVIC_SetPriority>

     /* Enable the TIM6 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001b90:	2036      	movs	r0, #54	@ 0x36
 8001b92:	f000 fd65 	bl	8002660 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 8001b96:	4a29      	ldr	r2, [pc, #164]	@ (8001c3c <HAL_InitTick+0xc4>)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001b9c:	4b28      	ldr	r3, [pc, #160]	@ (8001c40 <HAL_InitTick+0xc8>)
 8001b9e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001ba2:	4a27      	ldr	r2, [pc, #156]	@ (8001c40 <HAL_InitTick+0xc8>)
 8001ba4:	f043 0310 	orr.w	r3, r3, #16
 8001ba8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001bac:	4b24      	ldr	r3, [pc, #144]	@ (8001c40 <HAL_InitTick+0xc8>)
 8001bae:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001bb2:	f003 0310 	and.w	r3, r3, #16
 8001bb6:	60fb      	str	r3, [r7, #12]
 8001bb8:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001bba:	f107 0210 	add.w	r2, r7, #16
 8001bbe:	f107 0314 	add.w	r3, r7, #20
 8001bc2:	4611      	mov	r1, r2
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f002 fee3 	bl	8004990 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001bca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001bcc:	63bb      	str	r3, [r7, #56]	@ 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001bce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d106      	bne.n	8001be2 <HAL_InitTick+0x6a>
 8001bd4:	e001      	b.n	8001bda <HAL_InitTick+0x62>
    return HAL_ERROR;
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	e02b      	b.n	8001c32 <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001bda:	f002 fead 	bl	8004938 <HAL_RCC_GetPCLK1Freq>
 8001bde:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8001be0:	e004      	b.n	8001bec <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001be2:	f002 fea9 	bl	8004938 <HAL_RCC_GetPCLK1Freq>
 8001be6:	4603      	mov	r3, r0
 8001be8:	005b      	lsls	r3, r3, #1
 8001bea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001bec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001bee:	4a15      	ldr	r2, [pc, #84]	@ (8001c44 <HAL_InitTick+0xcc>)
 8001bf0:	fba2 2303 	umull	r2, r3, r2, r3
 8001bf4:	0c9b      	lsrs	r3, r3, #18
 8001bf6:	3b01      	subs	r3, #1
 8001bf8:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001bfa:	4b13      	ldr	r3, [pc, #76]	@ (8001c48 <HAL_InitTick+0xd0>)
 8001bfc:	4a13      	ldr	r2, [pc, #76]	@ (8001c4c <HAL_InitTick+0xd4>)
 8001bfe:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001c00:	4b11      	ldr	r3, [pc, #68]	@ (8001c48 <HAL_InitTick+0xd0>)
 8001c02:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001c06:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001c08:	4a0f      	ldr	r2, [pc, #60]	@ (8001c48 <HAL_InitTick+0xd0>)
 8001c0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c0c:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001c0e:	4b0e      	ldr	r3, [pc, #56]	@ (8001c48 <HAL_InitTick+0xd0>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c14:	4b0c      	ldr	r3, [pc, #48]	@ (8001c48 <HAL_InitTick+0xd0>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8001c1a:	480b      	ldr	r0, [pc, #44]	@ (8001c48 <HAL_InitTick+0xd0>)
 8001c1c:	f005 fc5b 	bl	80074d6 <HAL_TIM_Base_Init>
 8001c20:	4603      	mov	r3, r0
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d104      	bne.n	8001c30 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8001c26:	4808      	ldr	r0, [pc, #32]	@ (8001c48 <HAL_InitTick+0xd0>)
 8001c28:	f005 fcb6 	bl	8007598 <HAL_TIM_Base_Start_IT>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	e000      	b.n	8001c32 <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8001c30:	2301      	movs	r3, #1
}
 8001c32:	4618      	mov	r0, r3
 8001c34:	3740      	adds	r7, #64	@ 0x40
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	24000024 	.word	0x24000024
 8001c40:	58024400 	.word	0x58024400
 8001c44:	431bde83 	.word	0x431bde83
 8001c48:	24000470 	.word	0x24000470
 8001c4c:	40001000 	.word	0x40001000

08001c50 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c50:	b480      	push	{r7}
 8001c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c54:	bf00      	nop
 8001c56:	e7fd      	b.n	8001c54 <NMI_Handler+0x4>

08001c58 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c5c:	bf00      	nop
 8001c5e:	e7fd      	b.n	8001c5c <HardFault_Handler+0x4>

08001c60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c60:	b480      	push	{r7}
 8001c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c64:	bf00      	nop
 8001c66:	e7fd      	b.n	8001c64 <MemManage_Handler+0x4>

08001c68 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c6c:	bf00      	nop
 8001c6e:	e7fd      	b.n	8001c6c <BusFault_Handler+0x4>

08001c70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c70:	b480      	push	{r7}
 8001c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c74:	bf00      	nop
 8001c76:	e7fd      	b.n	8001c74 <UsageFault_Handler+0x4>

08001c78 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c7c:	bf00      	nop
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c84:	4770      	bx	lr

08001c86 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001c86:	b580      	push	{r7, lr}
 8001c88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8001c8a:	2000      	movs	r0, #0
 8001c8c:	f000 face 	bl	800222c <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001c90:	bf00      	nop
 8001c92:	bd80      	pop	{r7, pc}

08001c94 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001c98:	4802      	ldr	r0, [pc, #8]	@ (8001ca4 <TIM6_DAC_IRQHandler+0x10>)
 8001c9a:	f005 fcf5 	bl	8007688 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001c9e:	bf00      	nop
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	24000470 	.word	0x24000470

08001ca8 <ITM_SendChar>:
#define DEMCR *((volatile uint32_t*) 0xE000EDFCU)
//ITM Register Address
#define ITM_STIMULUS_PORT0 *((volatile uint32_t*) 0xE0000000)
#define ITM_TRACE_EN *((volatile uint32_t*) 0xE0000E00)

void ITM_SendChar(uint8_t ch){
 8001ca8:	b480      	push	{r7}
 8001caa:	b083      	sub	sp, #12
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	4603      	mov	r3, r0
 8001cb0:	71fb      	strb	r3, [r7, #7]
  // Enable TRCENA
  DEMCR |= (1<<24);
 8001cb2:	4b0f      	ldr	r3, [pc, #60]	@ (8001cf0 <ITM_SendChar+0x48>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	4a0e      	ldr	r2, [pc, #56]	@ (8001cf0 <ITM_SendChar+0x48>)
 8001cb8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001cbc:	6013      	str	r3, [r2, #0]
  // Enable Stimulus Port
  ITM_TRACE_EN |= (1<<0);
 8001cbe:	4b0d      	ldr	r3, [pc, #52]	@ (8001cf4 <ITM_SendChar+0x4c>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	4a0c      	ldr	r2, [pc, #48]	@ (8001cf4 <ITM_SendChar+0x4c>)
 8001cc4:	f043 0301 	orr.w	r3, r3, #1
 8001cc8:	6013      	str	r3, [r2, #0]
  // Read FIFO Status in bit[0]:
  while(!(ITM_STIMULUS_PORT0 & 1));
 8001cca:	bf00      	nop
 8001ccc:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f003 0301 	and.w	r3, r3, #1
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d0f8      	beq.n	8001ccc <ITM_SendChar+0x24>
  // Write to ITM Stimulus Port
  ITM_STIMULUS_PORT0 = ch;
 8001cda:	f04f 4260 	mov.w	r2, #3758096384	@ 0xe0000000
 8001cde:	79fb      	ldrb	r3, [r7, #7]
 8001ce0:	6013      	str	r3, [r2, #0]
}
 8001ce2:	bf00      	nop
 8001ce4:	370c      	adds	r7, #12
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cec:	4770      	bx	lr
 8001cee:	bf00      	nop
 8001cf0:	e000edfc 	.word	0xe000edfc
 8001cf4:	e0000e00 	.word	0xe0000e00

08001cf8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b086      	sub	sp, #24
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	60f8      	str	r0, [r7, #12]
 8001d00:	60b9      	str	r1, [r7, #8]
 8001d02:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d04:	2300      	movs	r3, #0
 8001d06:	617b      	str	r3, [r7, #20]
 8001d08:	e00a      	b.n	8001d20 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001d0a:	f3af 8000 	nop.w
 8001d0e:	4601      	mov	r1, r0
 8001d10:	68bb      	ldr	r3, [r7, #8]
 8001d12:	1c5a      	adds	r2, r3, #1
 8001d14:	60ba      	str	r2, [r7, #8]
 8001d16:	b2ca      	uxtb	r2, r1
 8001d18:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d1a:	697b      	ldr	r3, [r7, #20]
 8001d1c:	3301      	adds	r3, #1
 8001d1e:	617b      	str	r3, [r7, #20]
 8001d20:	697a      	ldr	r2, [r7, #20]
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	429a      	cmp	r2, r3
 8001d26:	dbf0      	blt.n	8001d0a <_read+0x12>
  }

  return len;
 8001d28:	687b      	ldr	r3, [r7, #4]
}
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	3718      	adds	r7, #24
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}

08001d32 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d32:	b580      	push	{r7, lr}
 8001d34:	b086      	sub	sp, #24
 8001d36:	af00      	add	r7, sp, #0
 8001d38:	60f8      	str	r0, [r7, #12]
 8001d3a:	60b9      	str	r1, [r7, #8]
 8001d3c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d3e:	2300      	movs	r3, #0
 8001d40:	617b      	str	r3, [r7, #20]
 8001d42:	e009      	b.n	8001d58 <_write+0x26>
  {
	  ITM_SendChar(*ptr++);
 8001d44:	68bb      	ldr	r3, [r7, #8]
 8001d46:	1c5a      	adds	r2, r3, #1
 8001d48:	60ba      	str	r2, [r7, #8]
 8001d4a:	781b      	ldrb	r3, [r3, #0]
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	f7ff ffab 	bl	8001ca8 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d52:	697b      	ldr	r3, [r7, #20]
 8001d54:	3301      	adds	r3, #1
 8001d56:	617b      	str	r3, [r7, #20]
 8001d58:	697a      	ldr	r2, [r7, #20]
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	429a      	cmp	r2, r3
 8001d5e:	dbf1      	blt.n	8001d44 <_write+0x12>
  }
  return len;
 8001d60:	687b      	ldr	r3, [r7, #4]
}
 8001d62:	4618      	mov	r0, r3
 8001d64:	3718      	adds	r7, #24
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}

08001d6a <_close>:

int _close(int file)
{
 8001d6a:	b480      	push	{r7}
 8001d6c:	b083      	sub	sp, #12
 8001d6e:	af00      	add	r7, sp, #0
 8001d70:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d72:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001d76:	4618      	mov	r0, r3
 8001d78:	370c      	adds	r7, #12
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d80:	4770      	bx	lr

08001d82 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d82:	b480      	push	{r7}
 8001d84:	b083      	sub	sp, #12
 8001d86:	af00      	add	r7, sp, #0
 8001d88:	6078      	str	r0, [r7, #4]
 8001d8a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001d92:	605a      	str	r2, [r3, #4]
  return 0;
 8001d94:	2300      	movs	r3, #0
}
 8001d96:	4618      	mov	r0, r3
 8001d98:	370c      	adds	r7, #12
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr

08001da2 <_isatty>:

int _isatty(int file)
{
 8001da2:	b480      	push	{r7}
 8001da4:	b083      	sub	sp, #12
 8001da6:	af00      	add	r7, sp, #0
 8001da8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001daa:	2301      	movs	r3, #1
}
 8001dac:	4618      	mov	r0, r3
 8001dae:	370c      	adds	r7, #12
 8001db0:	46bd      	mov	sp, r7
 8001db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db6:	4770      	bx	lr

08001db8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001db8:	b480      	push	{r7}
 8001dba:	b085      	sub	sp, #20
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	60f8      	str	r0, [r7, #12]
 8001dc0:	60b9      	str	r1, [r7, #8]
 8001dc2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001dc4:	2300      	movs	r3, #0
}
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	3714      	adds	r7, #20
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd0:	4770      	bx	lr
	...

08001dd4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b086      	sub	sp, #24
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ddc:	4a14      	ldr	r2, [pc, #80]	@ (8001e30 <_sbrk+0x5c>)
 8001dde:	4b15      	ldr	r3, [pc, #84]	@ (8001e34 <_sbrk+0x60>)
 8001de0:	1ad3      	subs	r3, r2, r3
 8001de2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001de4:	697b      	ldr	r3, [r7, #20]
 8001de6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001de8:	4b13      	ldr	r3, [pc, #76]	@ (8001e38 <_sbrk+0x64>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d102      	bne.n	8001df6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001df0:	4b11      	ldr	r3, [pc, #68]	@ (8001e38 <_sbrk+0x64>)
 8001df2:	4a12      	ldr	r2, [pc, #72]	@ (8001e3c <_sbrk+0x68>)
 8001df4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001df6:	4b10      	ldr	r3, [pc, #64]	@ (8001e38 <_sbrk+0x64>)
 8001df8:	681a      	ldr	r2, [r3, #0]
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	4413      	add	r3, r2
 8001dfe:	693a      	ldr	r2, [r7, #16]
 8001e00:	429a      	cmp	r2, r3
 8001e02:	d207      	bcs.n	8001e14 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e04:	f00a fb30 	bl	800c468 <__errno>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	220c      	movs	r2, #12
 8001e0c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e0e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001e12:	e009      	b.n	8001e28 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e14:	4b08      	ldr	r3, [pc, #32]	@ (8001e38 <_sbrk+0x64>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e1a:	4b07      	ldr	r3, [pc, #28]	@ (8001e38 <_sbrk+0x64>)
 8001e1c:	681a      	ldr	r2, [r3, #0]
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	4413      	add	r3, r2
 8001e22:	4a05      	ldr	r2, [pc, #20]	@ (8001e38 <_sbrk+0x64>)
 8001e24:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e26:	68fb      	ldr	r3, [r7, #12]
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	3718      	adds	r7, #24
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}
 8001e30:	24080000 	.word	0x24080000
 8001e34:	00000400 	.word	0x00000400
 8001e38:	240004bc 	.word	0x240004bc
 8001e3c:	24005000 	.word	0x24005000

08001e40 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001e40:	b480      	push	{r7}
 8001e42:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001e44:	4b43      	ldr	r3, [pc, #268]	@ (8001f54 <SystemInit+0x114>)
 8001e46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e4a:	4a42      	ldr	r2, [pc, #264]	@ (8001f54 <SystemInit+0x114>)
 8001e4c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e50:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001e54:	4b40      	ldr	r3, [pc, #256]	@ (8001f58 <SystemInit+0x118>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f003 030f 	and.w	r3, r3, #15
 8001e5c:	2b06      	cmp	r3, #6
 8001e5e:	d807      	bhi.n	8001e70 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001e60:	4b3d      	ldr	r3, [pc, #244]	@ (8001f58 <SystemInit+0x118>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f023 030f 	bic.w	r3, r3, #15
 8001e68:	4a3b      	ldr	r2, [pc, #236]	@ (8001f58 <SystemInit+0x118>)
 8001e6a:	f043 0307 	orr.w	r3, r3, #7
 8001e6e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001e70:	4b3a      	ldr	r3, [pc, #232]	@ (8001f5c <SystemInit+0x11c>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	4a39      	ldr	r2, [pc, #228]	@ (8001f5c <SystemInit+0x11c>)
 8001e76:	f043 0301 	orr.w	r3, r3, #1
 8001e7a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001e7c:	4b37      	ldr	r3, [pc, #220]	@ (8001f5c <SystemInit+0x11c>)
 8001e7e:	2200      	movs	r2, #0
 8001e80:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001e82:	4b36      	ldr	r3, [pc, #216]	@ (8001f5c <SystemInit+0x11c>)
 8001e84:	681a      	ldr	r2, [r3, #0]
 8001e86:	4935      	ldr	r1, [pc, #212]	@ (8001f5c <SystemInit+0x11c>)
 8001e88:	4b35      	ldr	r3, [pc, #212]	@ (8001f60 <SystemInit+0x120>)
 8001e8a:	4013      	ands	r3, r2
 8001e8c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001e8e:	4b32      	ldr	r3, [pc, #200]	@ (8001f58 <SystemInit+0x118>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f003 0308 	and.w	r3, r3, #8
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d007      	beq.n	8001eaa <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001e9a:	4b2f      	ldr	r3, [pc, #188]	@ (8001f58 <SystemInit+0x118>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f023 030f 	bic.w	r3, r3, #15
 8001ea2:	4a2d      	ldr	r2, [pc, #180]	@ (8001f58 <SystemInit+0x118>)
 8001ea4:	f043 0307 	orr.w	r3, r3, #7
 8001ea8:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001eaa:	4b2c      	ldr	r3, [pc, #176]	@ (8001f5c <SystemInit+0x11c>)
 8001eac:	2200      	movs	r2, #0
 8001eae:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001eb0:	4b2a      	ldr	r3, [pc, #168]	@ (8001f5c <SystemInit+0x11c>)
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001eb6:	4b29      	ldr	r3, [pc, #164]	@ (8001f5c <SystemInit+0x11c>)
 8001eb8:	2200      	movs	r2, #0
 8001eba:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001ebc:	4b27      	ldr	r3, [pc, #156]	@ (8001f5c <SystemInit+0x11c>)
 8001ebe:	4a29      	ldr	r2, [pc, #164]	@ (8001f64 <SystemInit+0x124>)
 8001ec0:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001ec2:	4b26      	ldr	r3, [pc, #152]	@ (8001f5c <SystemInit+0x11c>)
 8001ec4:	4a28      	ldr	r2, [pc, #160]	@ (8001f68 <SystemInit+0x128>)
 8001ec6:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001ec8:	4b24      	ldr	r3, [pc, #144]	@ (8001f5c <SystemInit+0x11c>)
 8001eca:	4a28      	ldr	r2, [pc, #160]	@ (8001f6c <SystemInit+0x12c>)
 8001ecc:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001ece:	4b23      	ldr	r3, [pc, #140]	@ (8001f5c <SystemInit+0x11c>)
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001ed4:	4b21      	ldr	r3, [pc, #132]	@ (8001f5c <SystemInit+0x11c>)
 8001ed6:	4a25      	ldr	r2, [pc, #148]	@ (8001f6c <SystemInit+0x12c>)
 8001ed8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001eda:	4b20      	ldr	r3, [pc, #128]	@ (8001f5c <SystemInit+0x11c>)
 8001edc:	2200      	movs	r2, #0
 8001ede:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001ee0:	4b1e      	ldr	r3, [pc, #120]	@ (8001f5c <SystemInit+0x11c>)
 8001ee2:	4a22      	ldr	r2, [pc, #136]	@ (8001f6c <SystemInit+0x12c>)
 8001ee4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001ee6:	4b1d      	ldr	r3, [pc, #116]	@ (8001f5c <SystemInit+0x11c>)
 8001ee8:	2200      	movs	r2, #0
 8001eea:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001eec:	4b1b      	ldr	r3, [pc, #108]	@ (8001f5c <SystemInit+0x11c>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	4a1a      	ldr	r2, [pc, #104]	@ (8001f5c <SystemInit+0x11c>)
 8001ef2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ef6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001ef8:	4b18      	ldr	r3, [pc, #96]	@ (8001f5c <SystemInit+0x11c>)
 8001efa:	2200      	movs	r2, #0
 8001efc:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001efe:	4b1c      	ldr	r3, [pc, #112]	@ (8001f70 <SystemInit+0x130>)
 8001f00:	681a      	ldr	r2, [r3, #0]
 8001f02:	4b1c      	ldr	r3, [pc, #112]	@ (8001f74 <SystemInit+0x134>)
 8001f04:	4013      	ands	r3, r2
 8001f06:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001f0a:	d202      	bcs.n	8001f12 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001f0c:	4b1a      	ldr	r3, [pc, #104]	@ (8001f78 <SystemInit+0x138>)
 8001f0e:	2201      	movs	r2, #1
 8001f10:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8001f12:	4b12      	ldr	r3, [pc, #72]	@ (8001f5c <SystemInit+0x11c>)
 8001f14:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001f18:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d113      	bne.n	8001f48 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001f20:	4b0e      	ldr	r3, [pc, #56]	@ (8001f5c <SystemInit+0x11c>)
 8001f22:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001f26:	4a0d      	ldr	r2, [pc, #52]	@ (8001f5c <SystemInit+0x11c>)
 8001f28:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001f2c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001f30:	4b12      	ldr	r3, [pc, #72]	@ (8001f7c <SystemInit+0x13c>)
 8001f32:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001f36:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001f38:	4b08      	ldr	r3, [pc, #32]	@ (8001f5c <SystemInit+0x11c>)
 8001f3a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001f3e:	4a07      	ldr	r2, [pc, #28]	@ (8001f5c <SystemInit+0x11c>)
 8001f40:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001f44:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001f48:	bf00      	nop
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f50:	4770      	bx	lr
 8001f52:	bf00      	nop
 8001f54:	e000ed00 	.word	0xe000ed00
 8001f58:	52002000 	.word	0x52002000
 8001f5c:	58024400 	.word	0x58024400
 8001f60:	eaf6ed7f 	.word	0xeaf6ed7f
 8001f64:	02020200 	.word	0x02020200
 8001f68:	01ff0000 	.word	0x01ff0000
 8001f6c:	01010280 	.word	0x01010280
 8001f70:	5c001000 	.word	0x5c001000
 8001f74:	ffff0000 	.word	0xffff0000
 8001f78:	51008108 	.word	0x51008108
 8001f7c:	52004000 	.word	0x52004000

08001f80 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8001f80:	b480      	push	{r7}
 8001f82:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8001f84:	4b09      	ldr	r3, [pc, #36]	@ (8001fac <ExitRun0Mode+0x2c>)
 8001f86:	68db      	ldr	r3, [r3, #12]
 8001f88:	4a08      	ldr	r2, [pc, #32]	@ (8001fac <ExitRun0Mode+0x2c>)
 8001f8a:	f043 0302 	orr.w	r3, r3, #2
 8001f8e:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8001f90:	bf00      	nop
 8001f92:	4b06      	ldr	r3, [pc, #24]	@ (8001fac <ExitRun0Mode+0x2c>)
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d0f9      	beq.n	8001f92 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8001f9e:	bf00      	nop
 8001fa0:	bf00      	nop
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa8:	4770      	bx	lr
 8001faa:	bf00      	nop
 8001fac:	58024800 	.word	0x58024800

08001fb0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001fb0:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001fec <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001fb4:	f7ff ffe4 	bl	8001f80 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001fb8:	f7ff ff42 	bl	8001e40 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001fbc:	480c      	ldr	r0, [pc, #48]	@ (8001ff0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001fbe:	490d      	ldr	r1, [pc, #52]	@ (8001ff4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001fc0:	4a0d      	ldr	r2, [pc, #52]	@ (8001ff8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001fc2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001fc4:	e002      	b.n	8001fcc <LoopCopyDataInit>

08001fc6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fc6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fc8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fca:	3304      	adds	r3, #4

08001fcc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fcc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fd0:	d3f9      	bcc.n	8001fc6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fd2:	4a0a      	ldr	r2, [pc, #40]	@ (8001ffc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001fd4:	4c0a      	ldr	r4, [pc, #40]	@ (8002000 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001fd6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fd8:	e001      	b.n	8001fde <LoopFillZerobss>

08001fda <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fda:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fdc:	3204      	adds	r2, #4

08001fde <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fde:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fe0:	d3fb      	bcc.n	8001fda <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001fe2:	f00a fa47 	bl	800c474 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001fe6:	f7ff f835 	bl	8001054 <main>
  bx  lr
 8001fea:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001fec:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001ff0:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001ff4:	2400008c 	.word	0x2400008c
  ldr r2, =_sidata
 8001ff8:	0800d84c 	.word	0x0800d84c
  ldr r2, =_sbss
 8001ffc:	2400008c 	.word	0x2400008c
  ldr r4, =_ebss
 8002000:	24004ffc 	.word	0x24004ffc

08002004 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002004:	e7fe      	b.n	8002004 <ADC3_IRQHandler>
	...

08002008 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b08c      	sub	sp, #48	@ 0x30
 800200c:	af00      	add	r7, sp, #0
 800200e:	4603      	mov	r3, r0
 8002010:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8002012:	2300      	movs	r3, #0
 8002014:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8002016:	79fb      	ldrb	r3, [r7, #7]
 8002018:	2b00      	cmp	r3, #0
 800201a:	d009      	beq.n	8002030 <BSP_LED_Init+0x28>
 800201c:	79fb      	ldrb	r3, [r7, #7]
 800201e:	2b01      	cmp	r3, #1
 8002020:	d006      	beq.n	8002030 <BSP_LED_Init+0x28>
 8002022:	79fb      	ldrb	r3, [r7, #7]
 8002024:	2b02      	cmp	r3, #2
 8002026:	d003      	beq.n	8002030 <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8002028:	f06f 0301 	mvn.w	r3, #1
 800202c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800202e:	e055      	b.n	80020dc <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 8002030:	79fb      	ldrb	r3, [r7, #7]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d10f      	bne.n	8002056 <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 8002036:	4b2c      	ldr	r3, [pc, #176]	@ (80020e8 <BSP_LED_Init+0xe0>)
 8002038:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800203c:	4a2a      	ldr	r2, [pc, #168]	@ (80020e8 <BSP_LED_Init+0xe0>)
 800203e:	f043 0302 	orr.w	r3, r3, #2
 8002042:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002046:	4b28      	ldr	r3, [pc, #160]	@ (80020e8 <BSP_LED_Init+0xe0>)
 8002048:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800204c:	f003 0302 	and.w	r3, r3, #2
 8002050:	617b      	str	r3, [r7, #20]
 8002052:	697b      	ldr	r3, [r7, #20]
 8002054:	e021      	b.n	800209a <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 8002056:	79fb      	ldrb	r3, [r7, #7]
 8002058:	2b01      	cmp	r3, #1
 800205a:	d10f      	bne.n	800207c <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 800205c:	4b22      	ldr	r3, [pc, #136]	@ (80020e8 <BSP_LED_Init+0xe0>)
 800205e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002062:	4a21      	ldr	r2, [pc, #132]	@ (80020e8 <BSP_LED_Init+0xe0>)
 8002064:	f043 0302 	orr.w	r3, r3, #2
 8002068:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800206c:	4b1e      	ldr	r3, [pc, #120]	@ (80020e8 <BSP_LED_Init+0xe0>)
 800206e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002072:	f003 0302 	and.w	r3, r3, #2
 8002076:	613b      	str	r3, [r7, #16]
 8002078:	693b      	ldr	r3, [r7, #16]
 800207a:	e00e      	b.n	800209a <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 800207c:	4b1a      	ldr	r3, [pc, #104]	@ (80020e8 <BSP_LED_Init+0xe0>)
 800207e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002082:	4a19      	ldr	r2, [pc, #100]	@ (80020e8 <BSP_LED_Init+0xe0>)
 8002084:	f043 0302 	orr.w	r3, r3, #2
 8002088:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800208c:	4b16      	ldr	r3, [pc, #88]	@ (80020e8 <BSP_LED_Init+0xe0>)
 800208e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002092:	f003 0302 	and.w	r3, r3, #2
 8002096:	60fb      	str	r3, [r7, #12]
 8002098:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 800209a:	79fb      	ldrb	r3, [r7, #7]
 800209c:	4a13      	ldr	r2, [pc, #76]	@ (80020ec <BSP_LED_Init+0xe4>)
 800209e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80020a2:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 80020a4:	2301      	movs	r3, #1
 80020a6:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 80020a8:	2300      	movs	r3, #0
 80020aa:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020ac:	2303      	movs	r3, #3
 80020ae:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 80020b0:	79fb      	ldrb	r3, [r7, #7]
 80020b2:	4a0f      	ldr	r2, [pc, #60]	@ (80020f0 <BSP_LED_Init+0xe8>)
 80020b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020b8:	f107 0218 	add.w	r2, r7, #24
 80020bc:	4611      	mov	r1, r2
 80020be:	4618      	mov	r0, r3
 80020c0:	f001 fa62 	bl	8003588 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 80020c4:	79fb      	ldrb	r3, [r7, #7]
 80020c6:	4a0a      	ldr	r2, [pc, #40]	@ (80020f0 <BSP_LED_Init+0xe8>)
 80020c8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80020cc:	79fb      	ldrb	r3, [r7, #7]
 80020ce:	4a07      	ldr	r2, [pc, #28]	@ (80020ec <BSP_LED_Init+0xe4>)
 80020d0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80020d4:	2200      	movs	r2, #0
 80020d6:	4619      	mov	r1, r3
 80020d8:	f001 fc06 	bl	80038e8 <HAL_GPIO_WritePin>
  }

  return ret;
 80020dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80020de:	4618      	mov	r0, r3
 80020e0:	3730      	adds	r7, #48	@ 0x30
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	58024400 	.word	0x58024400
 80020ec:	0800d7d4 	.word	0x0800d7d4
 80020f0:	2400000c 	.word	0x2400000c

080020f4 <BSP_LED_Toggle>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b084      	sub	sp, #16
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	4603      	mov	r3, r0
 80020fc:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80020fe:	2300      	movs	r3, #0
 8002100:	60fb      	str	r3, [r7, #12]

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8002102:	79fb      	ldrb	r3, [r7, #7]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d009      	beq.n	800211c <BSP_LED_Toggle+0x28>
 8002108:	79fb      	ldrb	r3, [r7, #7]
 800210a:	2b01      	cmp	r3, #1
 800210c:	d006      	beq.n	800211c <BSP_LED_Toggle+0x28>
 800210e:	79fb      	ldrb	r3, [r7, #7]
 8002110:	2b02      	cmp	r3, #2
 8002112:	d003      	beq.n	800211c <BSP_LED_Toggle+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8002114:	f06f 0301 	mvn.w	r3, #1
 8002118:	60fb      	str	r3, [r7, #12]
 800211a:	e00b      	b.n	8002134 <BSP_LED_Toggle+0x40>
  }
  else
  {
    HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 800211c:	79fb      	ldrb	r3, [r7, #7]
 800211e:	4a08      	ldr	r2, [pc, #32]	@ (8002140 <BSP_LED_Toggle+0x4c>)
 8002120:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002124:	79fb      	ldrb	r3, [r7, #7]
 8002126:	4907      	ldr	r1, [pc, #28]	@ (8002144 <BSP_LED_Toggle+0x50>)
 8002128:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800212c:	4619      	mov	r1, r3
 800212e:	4610      	mov	r0, r2
 8002130:	f001 fbf3 	bl	800391a <HAL_GPIO_TogglePin>
  }

  return ret;
 8002134:	68fb      	ldr	r3, [r7, #12]
}
 8002136:	4618      	mov	r0, r3
 8002138:	3710      	adds	r7, #16
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}
 800213e:	bf00      	nop
 8002140:	2400000c 	.word	0x2400000c
 8002144:	0800d7d4 	.word	0x0800d7d4

08002148 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b088      	sub	sp, #32
 800214c:	af00      	add	r7, sp, #0
 800214e:	4603      	mov	r3, r0
 8002150:	460a      	mov	r2, r1
 8002152:	71fb      	strb	r3, [r7, #7]
 8002154:	4613      	mov	r3, r2
 8002156:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8002158:	4b2e      	ldr	r3, [pc, #184]	@ (8002214 <BSP_PB_Init+0xcc>)
 800215a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800215e:	4a2d      	ldr	r2, [pc, #180]	@ (8002214 <BSP_PB_Init+0xcc>)
 8002160:	f043 0304 	orr.w	r3, r3, #4
 8002164:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002168:	4b2a      	ldr	r3, [pc, #168]	@ (8002214 <BSP_PB_Init+0xcc>)
 800216a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800216e:	f003 0304 	and.w	r3, r3, #4
 8002172:	60bb      	str	r3, [r7, #8]
 8002174:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 8002176:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800217a:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 800217c:	2302      	movs	r3, #2
 800217e:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8002180:	2302      	movs	r3, #2
 8002182:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8002184:	79bb      	ldrb	r3, [r7, #6]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d10c      	bne.n	80021a4 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 800218a:	2300      	movs	r3, #0
 800218c:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 800218e:	79fb      	ldrb	r3, [r7, #7]
 8002190:	4a21      	ldr	r2, [pc, #132]	@ (8002218 <BSP_PB_Init+0xd0>)
 8002192:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002196:	f107 020c 	add.w	r2, r7, #12
 800219a:	4611      	mov	r1, r2
 800219c:	4618      	mov	r0, r3
 800219e:	f001 f9f3 	bl	8003588 <HAL_GPIO_Init>
 80021a2:	e031      	b.n	8002208 <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 80021a4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80021a8:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 80021aa:	79fb      	ldrb	r3, [r7, #7]
 80021ac:	4a1a      	ldr	r2, [pc, #104]	@ (8002218 <BSP_PB_Init+0xd0>)
 80021ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021b2:	f107 020c 	add.w	r2, r7, #12
 80021b6:	4611      	mov	r1, r2
 80021b8:	4618      	mov	r0, r3
 80021ba:	f001 f9e5 	bl	8003588 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 80021be:	79fb      	ldrb	r3, [r7, #7]
 80021c0:	00db      	lsls	r3, r3, #3
 80021c2:	4a16      	ldr	r2, [pc, #88]	@ (800221c <BSP_PB_Init+0xd4>)
 80021c4:	441a      	add	r2, r3
 80021c6:	79fb      	ldrb	r3, [r7, #7]
 80021c8:	4915      	ldr	r1, [pc, #84]	@ (8002220 <BSP_PB_Init+0xd8>)
 80021ca:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80021ce:	4619      	mov	r1, r3
 80021d0:	4610      	mov	r0, r2
 80021d2:	f000 fa72 	bl	80026ba <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 80021d6:	79fb      	ldrb	r3, [r7, #7]
 80021d8:	00db      	lsls	r3, r3, #3
 80021da:	4a10      	ldr	r2, [pc, #64]	@ (800221c <BSP_PB_Init+0xd4>)
 80021dc:	1898      	adds	r0, r3, r2
 80021de:	79fb      	ldrb	r3, [r7, #7]
 80021e0:	4a10      	ldr	r2, [pc, #64]	@ (8002224 <BSP_PB_Init+0xdc>)
 80021e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021e6:	461a      	mov	r2, r3
 80021e8:	2100      	movs	r1, #0
 80021ea:	f000 fa47 	bl	800267c <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 80021ee:	2028      	movs	r0, #40	@ 0x28
 80021f0:	79fb      	ldrb	r3, [r7, #7]
 80021f2:	4a0d      	ldr	r2, [pc, #52]	@ (8002228 <BSP_PB_Init+0xe0>)
 80021f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021f8:	2200      	movs	r2, #0
 80021fa:	4619      	mov	r1, r3
 80021fc:	f000 fa16 	bl	800262c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8002200:	2328      	movs	r3, #40	@ 0x28
 8002202:	4618      	mov	r0, r3
 8002204:	f000 fa2c 	bl	8002660 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8002208:	2300      	movs	r3, #0
}
 800220a:	4618      	mov	r0, r3
 800220c:	3720      	adds	r7, #32
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}
 8002212:	bf00      	nop
 8002214:	58024400 	.word	0x58024400
 8002218:	24000018 	.word	0x24000018
 800221c:	240004c0 	.word	0x240004c0
 8002220:	0800d7dc 	.word	0x0800d7dc
 8002224:	2400001c 	.word	0x2400001c
 8002228:	24000020 	.word	0x24000020

0800222c <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b082      	sub	sp, #8
 8002230:	af00      	add	r7, sp, #0
 8002232:	4603      	mov	r3, r0
 8002234:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8002236:	79fb      	ldrb	r3, [r7, #7]
 8002238:	00db      	lsls	r3, r3, #3
 800223a:	4a04      	ldr	r2, [pc, #16]	@ (800224c <BSP_PB_IRQHandler+0x20>)
 800223c:	4413      	add	r3, r2
 800223e:	4618      	mov	r0, r3
 8002240:	f000 fa50 	bl	80026e4 <HAL_EXTI_IRQHandler>
}
 8002244:	bf00      	nop
 8002246:	3708      	adds	r7, #8
 8002248:	46bd      	mov	sp, r7
 800224a:	bd80      	pop	{r7, pc}
 800224c:	240004c0 	.word	0x240004c0

08002250 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8002250:	b480      	push	{r7}
 8002252:	b083      	sub	sp, #12
 8002254:	af00      	add	r7, sp, #0
 8002256:	4603      	mov	r3, r0
 8002258:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 800225a:	bf00      	nop
 800225c:	370c      	adds	r7, #12
 800225e:	46bd      	mov	sp, r7
 8002260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002264:	4770      	bx	lr
	...

08002268 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b084      	sub	sp, #16
 800226c:	af00      	add	r7, sp, #0
 800226e:	4603      	mov	r3, r0
 8002270:	6039      	str	r1, [r7, #0]
 8002272:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8002274:	2300      	movs	r3, #0
 8002276:	60fb      	str	r3, [r7, #12]

  if(COM >= COMn)
 8002278:	79fb      	ldrb	r3, [r7, #7]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d003      	beq.n	8002286 <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800227e:	f06f 0301 	mvn.w	r3, #1
 8002282:	60fb      	str	r3, [r7, #12]
 8002284:	e018      	b.n	80022b8 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8002286:	79fb      	ldrb	r3, [r7, #7]
 8002288:	2294      	movs	r2, #148	@ 0x94
 800228a:	fb02 f303 	mul.w	r3, r2, r3
 800228e:	4a0d      	ldr	r2, [pc, #52]	@ (80022c4 <BSP_COM_Init+0x5c>)
 8002290:	4413      	add	r3, r2
 8002292:	4618      	mov	r0, r3
 8002294:	f000 f852 	bl	800233c <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8002298:	79fb      	ldrb	r3, [r7, #7]
 800229a:	2294      	movs	r2, #148	@ 0x94
 800229c:	fb02 f303 	mul.w	r3, r2, r3
 80022a0:	4a08      	ldr	r2, [pc, #32]	@ (80022c4 <BSP_COM_Init+0x5c>)
 80022a2:	4413      	add	r3, r2
 80022a4:	6839      	ldr	r1, [r7, #0]
 80022a6:	4618      	mov	r0, r3
 80022a8:	f000 f80e 	bl	80022c8 <MX_USART3_Init>
 80022ac:	4603      	mov	r3, r0
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d002      	beq.n	80022b8 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 80022b2:	f06f 0303 	mvn.w	r3, #3
 80022b6:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 80022b8:	68fb      	ldr	r3, [r7, #12]
}
 80022ba:	4618      	mov	r0, r3
 80022bc:	3710      	adds	r7, #16
 80022be:	46bd      	mov	sp, r7
 80022c0:	bd80      	pop	{r7, pc}
 80022c2:	bf00      	nop
 80022c4:	240004c8 	.word	0x240004c8

080022c8 <MX_USART3_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b082      	sub	sp, #8
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
 80022d0:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 80022d2:	4b15      	ldr	r3, [pc, #84]	@ (8002328 <MX_USART3_Init+0x60>)
 80022d4:	681a      	ldr	r2, [r3, #0]
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	681a      	ldr	r2, [r3, #0]
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	220c      	movs	r2, #12
 80022e6:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	895b      	ldrh	r3, [r3, #10]
 80022ec:	461a      	mov	r2, r3
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	685a      	ldr	r2, [r3, #4]
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	891b      	ldrh	r3, [r3, #8]
 80022fe:	461a      	mov	r2, r3
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	899b      	ldrh	r3, [r3, #12]
 8002308:	461a      	mov	r2, r3
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002314:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 8002316:	6878      	ldr	r0, [r7, #4]
 8002318:	f005 fba4 	bl	8007a64 <HAL_UART_Init>
 800231c:	4603      	mov	r3, r0
}
 800231e:	4618      	mov	r0, r3
 8002320:	3708      	adds	r7, #8
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}
 8002326:	bf00      	nop
 8002328:	24000008 	.word	0x24000008

0800232c <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8002330:	2000      	movs	r0, #0
 8002332:	f7ff ff8d 	bl	8002250 <BSP_PB_Callback>
}
 8002336:	bf00      	nop
 8002338:	bd80      	pop	{r7, pc}
	...

0800233c <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b08a      	sub	sp, #40	@ 0x28
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8002344:	4b27      	ldr	r3, [pc, #156]	@ (80023e4 <COM1_MspInit+0xa8>)
 8002346:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800234a:	4a26      	ldr	r2, [pc, #152]	@ (80023e4 <COM1_MspInit+0xa8>)
 800234c:	f043 0308 	orr.w	r3, r3, #8
 8002350:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002354:	4b23      	ldr	r3, [pc, #140]	@ (80023e4 <COM1_MspInit+0xa8>)
 8002356:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800235a:	f003 0308 	and.w	r3, r3, #8
 800235e:	613b      	str	r3, [r7, #16]
 8002360:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 8002362:	4b20      	ldr	r3, [pc, #128]	@ (80023e4 <COM1_MspInit+0xa8>)
 8002364:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002368:	4a1e      	ldr	r2, [pc, #120]	@ (80023e4 <COM1_MspInit+0xa8>)
 800236a:	f043 0308 	orr.w	r3, r3, #8
 800236e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002372:	4b1c      	ldr	r3, [pc, #112]	@ (80023e4 <COM1_MspInit+0xa8>)
 8002374:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002378:	f003 0308 	and.w	r3, r3, #8
 800237c:	60fb      	str	r3, [r7, #12]
 800237e:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8002380:	4b18      	ldr	r3, [pc, #96]	@ (80023e4 <COM1_MspInit+0xa8>)
 8002382:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002386:	4a17      	ldr	r2, [pc, #92]	@ (80023e4 <COM1_MspInit+0xa8>)
 8002388:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800238c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002390:	4b14      	ldr	r3, [pc, #80]	@ (80023e4 <COM1_MspInit+0xa8>)
 8002392:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002396:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800239a:	60bb      	str	r3, [r7, #8]
 800239c:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM1_TX_PIN;
 800239e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80023a2:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80023a4:	2302      	movs	r3, #2
 80023a6:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80023a8:	2302      	movs	r3, #2
 80023aa:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_PULLUP;
 80023ac:	2301      	movs	r3, #1
 80023ae:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 80023b0:	2307      	movs	r3, #7
 80023b2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 80023b4:	f107 0314 	add.w	r3, r7, #20
 80023b8:	4619      	mov	r1, r3
 80023ba:	480b      	ldr	r0, [pc, #44]	@ (80023e8 <COM1_MspInit+0xac>)
 80023bc:	f001 f8e4 	bl	8003588 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 80023c0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80023c4:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80023c6:	2302      	movs	r3, #2
 80023c8:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 80023ca:	2307      	movs	r3, #7
 80023cc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 80023ce:	f107 0314 	add.w	r3, r7, #20
 80023d2:	4619      	mov	r1, r3
 80023d4:	4804      	ldr	r0, [pc, #16]	@ (80023e8 <COM1_MspInit+0xac>)
 80023d6:	f001 f8d7 	bl	8003588 <HAL_GPIO_Init>
}
 80023da:	bf00      	nop
 80023dc:	3728      	adds	r7, #40	@ 0x28
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}
 80023e2:	bf00      	nop
 80023e4:	58024400 	.word	0x58024400
 80023e8:	58020c00 	.word	0x58020c00

080023ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b082      	sub	sp, #8
 80023f0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023f2:	2003      	movs	r0, #3
 80023f4:	f000 f90f 	bl	8002616 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80023f8:	f002 f8f4 	bl	80045e4 <HAL_RCC_GetSysClockFreq>
 80023fc:	4602      	mov	r2, r0
 80023fe:	4b15      	ldr	r3, [pc, #84]	@ (8002454 <HAL_Init+0x68>)
 8002400:	699b      	ldr	r3, [r3, #24]
 8002402:	0a1b      	lsrs	r3, r3, #8
 8002404:	f003 030f 	and.w	r3, r3, #15
 8002408:	4913      	ldr	r1, [pc, #76]	@ (8002458 <HAL_Init+0x6c>)
 800240a:	5ccb      	ldrb	r3, [r1, r3]
 800240c:	f003 031f 	and.w	r3, r3, #31
 8002410:	fa22 f303 	lsr.w	r3, r2, r3
 8002414:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002416:	4b0f      	ldr	r3, [pc, #60]	@ (8002454 <HAL_Init+0x68>)
 8002418:	699b      	ldr	r3, [r3, #24]
 800241a:	f003 030f 	and.w	r3, r3, #15
 800241e:	4a0e      	ldr	r2, [pc, #56]	@ (8002458 <HAL_Init+0x6c>)
 8002420:	5cd3      	ldrb	r3, [r2, r3]
 8002422:	f003 031f 	and.w	r3, r3, #31
 8002426:	687a      	ldr	r2, [r7, #4]
 8002428:	fa22 f303 	lsr.w	r3, r2, r3
 800242c:	4a0b      	ldr	r2, [pc, #44]	@ (800245c <HAL_Init+0x70>)
 800242e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002430:	4a0b      	ldr	r2, [pc, #44]	@ (8002460 <HAL_Init+0x74>)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002436:	200f      	movs	r0, #15
 8002438:	f7ff fb9e 	bl	8001b78 <HAL_InitTick>
 800243c:	4603      	mov	r3, r0
 800243e:	2b00      	cmp	r3, #0
 8002440:	d001      	beq.n	8002446 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8002442:	2301      	movs	r3, #1
 8002444:	e002      	b.n	800244c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002446:	f7ff faa7 	bl	8001998 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800244a:	2300      	movs	r3, #0
}
 800244c:	4618      	mov	r0, r3
 800244e:	3708      	adds	r7, #8
 8002450:	46bd      	mov	sp, r7
 8002452:	bd80      	pop	{r7, pc}
 8002454:	58024400 	.word	0x58024400
 8002458:	0800d7c4 	.word	0x0800d7c4
 800245c:	24000004 	.word	0x24000004
 8002460:	24000000 	.word	0x24000000

08002464 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002464:	b480      	push	{r7}
 8002466:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002468:	4b06      	ldr	r3, [pc, #24]	@ (8002484 <HAL_IncTick+0x20>)
 800246a:	781b      	ldrb	r3, [r3, #0]
 800246c:	461a      	mov	r2, r3
 800246e:	4b06      	ldr	r3, [pc, #24]	@ (8002488 <HAL_IncTick+0x24>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4413      	add	r3, r2
 8002474:	4a04      	ldr	r2, [pc, #16]	@ (8002488 <HAL_IncTick+0x24>)
 8002476:	6013      	str	r3, [r2, #0]
}
 8002478:	bf00      	nop
 800247a:	46bd      	mov	sp, r7
 800247c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002480:	4770      	bx	lr
 8002482:	bf00      	nop
 8002484:	24000028 	.word	0x24000028
 8002488:	2400055c 	.word	0x2400055c

0800248c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800248c:	b480      	push	{r7}
 800248e:	af00      	add	r7, sp, #0
  return uwTick;
 8002490:	4b03      	ldr	r3, [pc, #12]	@ (80024a0 <HAL_GetTick+0x14>)
 8002492:	681b      	ldr	r3, [r3, #0]
}
 8002494:	4618      	mov	r0, r3
 8002496:	46bd      	mov	sp, r7
 8002498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249c:	4770      	bx	lr
 800249e:	bf00      	nop
 80024a0:	2400055c 	.word	0x2400055c

080024a4 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80024a4:	b480      	push	{r7}
 80024a6:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80024a8:	4b03      	ldr	r3, [pc, #12]	@ (80024b8 <HAL_GetREVID+0x14>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	0c1b      	lsrs	r3, r3, #16
}
 80024ae:	4618      	mov	r0, r3
 80024b0:	46bd      	mov	sp, r7
 80024b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b6:	4770      	bx	lr
 80024b8:	5c001000 	.word	0x5c001000

080024bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024bc:	b480      	push	{r7}
 80024be:	b085      	sub	sp, #20
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	f003 0307 	and.w	r3, r3, #7
 80024ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024cc:	4b0b      	ldr	r3, [pc, #44]	@ (80024fc <__NVIC_SetPriorityGrouping+0x40>)
 80024ce:	68db      	ldr	r3, [r3, #12]
 80024d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024d2:	68ba      	ldr	r2, [r7, #8]
 80024d4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80024d8:	4013      	ands	r3, r2
 80024da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024e0:	68bb      	ldr	r3, [r7, #8]
 80024e2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80024e4:	4b06      	ldr	r3, [pc, #24]	@ (8002500 <__NVIC_SetPriorityGrouping+0x44>)
 80024e6:	4313      	orrs	r3, r2
 80024e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024ea:	4a04      	ldr	r2, [pc, #16]	@ (80024fc <__NVIC_SetPriorityGrouping+0x40>)
 80024ec:	68bb      	ldr	r3, [r7, #8]
 80024ee:	60d3      	str	r3, [r2, #12]
}
 80024f0:	bf00      	nop
 80024f2:	3714      	adds	r7, #20
 80024f4:	46bd      	mov	sp, r7
 80024f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fa:	4770      	bx	lr
 80024fc:	e000ed00 	.word	0xe000ed00
 8002500:	05fa0000 	.word	0x05fa0000

08002504 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002504:	b480      	push	{r7}
 8002506:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002508:	4b04      	ldr	r3, [pc, #16]	@ (800251c <__NVIC_GetPriorityGrouping+0x18>)
 800250a:	68db      	ldr	r3, [r3, #12]
 800250c:	0a1b      	lsrs	r3, r3, #8
 800250e:	f003 0307 	and.w	r3, r3, #7
}
 8002512:	4618      	mov	r0, r3
 8002514:	46bd      	mov	sp, r7
 8002516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251a:	4770      	bx	lr
 800251c:	e000ed00 	.word	0xe000ed00

08002520 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002520:	b480      	push	{r7}
 8002522:	b083      	sub	sp, #12
 8002524:	af00      	add	r7, sp, #0
 8002526:	4603      	mov	r3, r0
 8002528:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800252a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800252e:	2b00      	cmp	r3, #0
 8002530:	db0b      	blt.n	800254a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002532:	88fb      	ldrh	r3, [r7, #6]
 8002534:	f003 021f 	and.w	r2, r3, #31
 8002538:	4907      	ldr	r1, [pc, #28]	@ (8002558 <__NVIC_EnableIRQ+0x38>)
 800253a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800253e:	095b      	lsrs	r3, r3, #5
 8002540:	2001      	movs	r0, #1
 8002542:	fa00 f202 	lsl.w	r2, r0, r2
 8002546:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800254a:	bf00      	nop
 800254c:	370c      	adds	r7, #12
 800254e:	46bd      	mov	sp, r7
 8002550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002554:	4770      	bx	lr
 8002556:	bf00      	nop
 8002558:	e000e100 	.word	0xe000e100

0800255c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800255c:	b480      	push	{r7}
 800255e:	b083      	sub	sp, #12
 8002560:	af00      	add	r7, sp, #0
 8002562:	4603      	mov	r3, r0
 8002564:	6039      	str	r1, [r7, #0]
 8002566:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002568:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800256c:	2b00      	cmp	r3, #0
 800256e:	db0a      	blt.n	8002586 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	b2da      	uxtb	r2, r3
 8002574:	490c      	ldr	r1, [pc, #48]	@ (80025a8 <__NVIC_SetPriority+0x4c>)
 8002576:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800257a:	0112      	lsls	r2, r2, #4
 800257c:	b2d2      	uxtb	r2, r2
 800257e:	440b      	add	r3, r1
 8002580:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002584:	e00a      	b.n	800259c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	b2da      	uxtb	r2, r3
 800258a:	4908      	ldr	r1, [pc, #32]	@ (80025ac <__NVIC_SetPriority+0x50>)
 800258c:	88fb      	ldrh	r3, [r7, #6]
 800258e:	f003 030f 	and.w	r3, r3, #15
 8002592:	3b04      	subs	r3, #4
 8002594:	0112      	lsls	r2, r2, #4
 8002596:	b2d2      	uxtb	r2, r2
 8002598:	440b      	add	r3, r1
 800259a:	761a      	strb	r2, [r3, #24]
}
 800259c:	bf00      	nop
 800259e:	370c      	adds	r7, #12
 80025a0:	46bd      	mov	sp, r7
 80025a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a6:	4770      	bx	lr
 80025a8:	e000e100 	.word	0xe000e100
 80025ac:	e000ed00 	.word	0xe000ed00

080025b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025b0:	b480      	push	{r7}
 80025b2:	b089      	sub	sp, #36	@ 0x24
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	60f8      	str	r0, [r7, #12]
 80025b8:	60b9      	str	r1, [r7, #8]
 80025ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	f003 0307 	and.w	r3, r3, #7
 80025c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025c4:	69fb      	ldr	r3, [r7, #28]
 80025c6:	f1c3 0307 	rsb	r3, r3, #7
 80025ca:	2b04      	cmp	r3, #4
 80025cc:	bf28      	it	cs
 80025ce:	2304      	movcs	r3, #4
 80025d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025d2:	69fb      	ldr	r3, [r7, #28]
 80025d4:	3304      	adds	r3, #4
 80025d6:	2b06      	cmp	r3, #6
 80025d8:	d902      	bls.n	80025e0 <NVIC_EncodePriority+0x30>
 80025da:	69fb      	ldr	r3, [r7, #28]
 80025dc:	3b03      	subs	r3, #3
 80025de:	e000      	b.n	80025e2 <NVIC_EncodePriority+0x32>
 80025e0:	2300      	movs	r3, #0
 80025e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025e4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80025e8:	69bb      	ldr	r3, [r7, #24]
 80025ea:	fa02 f303 	lsl.w	r3, r2, r3
 80025ee:	43da      	mvns	r2, r3
 80025f0:	68bb      	ldr	r3, [r7, #8]
 80025f2:	401a      	ands	r2, r3
 80025f4:	697b      	ldr	r3, [r7, #20]
 80025f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025f8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80025fc:	697b      	ldr	r3, [r7, #20]
 80025fe:	fa01 f303 	lsl.w	r3, r1, r3
 8002602:	43d9      	mvns	r1, r3
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002608:	4313      	orrs	r3, r2
         );
}
 800260a:	4618      	mov	r0, r3
 800260c:	3724      	adds	r7, #36	@ 0x24
 800260e:	46bd      	mov	sp, r7
 8002610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002614:	4770      	bx	lr

08002616 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002616:	b580      	push	{r7, lr}
 8002618:	b082      	sub	sp, #8
 800261a:	af00      	add	r7, sp, #0
 800261c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800261e:	6878      	ldr	r0, [r7, #4]
 8002620:	f7ff ff4c 	bl	80024bc <__NVIC_SetPriorityGrouping>
}
 8002624:	bf00      	nop
 8002626:	3708      	adds	r7, #8
 8002628:	46bd      	mov	sp, r7
 800262a:	bd80      	pop	{r7, pc}

0800262c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b086      	sub	sp, #24
 8002630:	af00      	add	r7, sp, #0
 8002632:	4603      	mov	r3, r0
 8002634:	60b9      	str	r1, [r7, #8]
 8002636:	607a      	str	r2, [r7, #4]
 8002638:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800263a:	f7ff ff63 	bl	8002504 <__NVIC_GetPriorityGrouping>
 800263e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002640:	687a      	ldr	r2, [r7, #4]
 8002642:	68b9      	ldr	r1, [r7, #8]
 8002644:	6978      	ldr	r0, [r7, #20]
 8002646:	f7ff ffb3 	bl	80025b0 <NVIC_EncodePriority>
 800264a:	4602      	mov	r2, r0
 800264c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002650:	4611      	mov	r1, r2
 8002652:	4618      	mov	r0, r3
 8002654:	f7ff ff82 	bl	800255c <__NVIC_SetPriority>
}
 8002658:	bf00      	nop
 800265a:	3718      	adds	r7, #24
 800265c:	46bd      	mov	sp, r7
 800265e:	bd80      	pop	{r7, pc}

08002660 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b082      	sub	sp, #8
 8002664:	af00      	add	r7, sp, #0
 8002666:	4603      	mov	r3, r0
 8002668:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800266a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800266e:	4618      	mov	r0, r3
 8002670:	f7ff ff56 	bl	8002520 <__NVIC_EnableIRQ>
}
 8002674:	bf00      	nop
 8002676:	3708      	adds	r7, #8
 8002678:	46bd      	mov	sp, r7
 800267a:	bd80      	pop	{r7, pc}

0800267c <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 800267c:	b480      	push	{r7}
 800267e:	b087      	sub	sp, #28
 8002680:	af00      	add	r7, sp, #0
 8002682:	60f8      	str	r0, [r7, #12]
 8002684:	460b      	mov	r3, r1
 8002686:	607a      	str	r2, [r7, #4]
 8002688:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800268a:	2300      	movs	r3, #0
 800268c:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	2b00      	cmp	r3, #0
 8002692:	d101      	bne.n	8002698 <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8002694:	2301      	movs	r3, #1
 8002696:	e00a      	b.n	80026ae <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 8002698:	7afb      	ldrb	r3, [r7, #11]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d103      	bne.n	80026a6 <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	687a      	ldr	r2, [r7, #4]
 80026a2:	605a      	str	r2, [r3, #4]
      break;
 80026a4:	e002      	b.n	80026ac <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 80026a6:	2301      	movs	r3, #1
 80026a8:	75fb      	strb	r3, [r7, #23]
      break;
 80026aa:	bf00      	nop
  }

  return status;
 80026ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80026ae:	4618      	mov	r0, r3
 80026b0:	371c      	adds	r7, #28
 80026b2:	46bd      	mov	sp, r7
 80026b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b8:	4770      	bx	lr

080026ba <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 80026ba:	b480      	push	{r7}
 80026bc:	b083      	sub	sp, #12
 80026be:	af00      	add	r7, sp, #0
 80026c0:	6078      	str	r0, [r7, #4]
 80026c2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d101      	bne.n	80026ce <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 80026ca:	2301      	movs	r3, #1
 80026cc:	e003      	b.n	80026d6 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	683a      	ldr	r2, [r7, #0]
 80026d2:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80026d4:	2300      	movs	r3, #0
  }
}
 80026d6:	4618      	mov	r0, r3
 80026d8:	370c      	adds	r7, #12
 80026da:	46bd      	mov	sp, r7
 80026dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e0:	4770      	bx	lr
	...

080026e4 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b086      	sub	sp, #24
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	0c1b      	lsrs	r3, r3, #16
 80026f2:	f003 0303 	and.w	r3, r3, #3
 80026f6:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f003 031f 	and.w	r3, r3, #31
 8002700:	2201      	movs	r2, #1
 8002702:	fa02 f303 	lsl.w	r3, r2, r3
 8002706:	613b      	str	r3, [r7, #16]
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
  }
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 8002708:	697b      	ldr	r3, [r7, #20]
 800270a:	011a      	lsls	r2, r3, #4
 800270c:	4b0c      	ldr	r3, [pc, #48]	@ (8002740 <HAL_EXTI_IRQHandler+0x5c>)
 800270e:	4413      	add	r3, r2
 8002710:	60fb      	str	r3, [r7, #12]
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	693a      	ldr	r2, [r7, #16]
 8002718:	4013      	ands	r3, r2
 800271a:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 800271c:	68bb      	ldr	r3, [r7, #8]
 800271e:	2b00      	cmp	r3, #0
 8002720:	d009      	beq.n	8002736 <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	693a      	ldr	r2, [r7, #16]
 8002726:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	685b      	ldr	r3, [r3, #4]
 800272c:	2b00      	cmp	r3, #0
 800272e:	d002      	beq.n	8002736 <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	4798      	blx	r3
    }
  }
}
 8002736:	bf00      	nop
 8002738:	3718      	adds	r7, #24
 800273a:	46bd      	mov	sp, r7
 800273c:	bd80      	pop	{r7, pc}
 800273e:	bf00      	nop
 8002740:	58000088 	.word	0x58000088

08002744 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b098      	sub	sp, #96	@ 0x60
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 800274c:	4a84      	ldr	r2, [pc, #528]	@ (8002960 <HAL_FDCAN_Init+0x21c>)
 800274e:	f107 030c 	add.w	r3, r7, #12
 8002752:	4611      	mov	r1, r2
 8002754:	224c      	movs	r2, #76	@ 0x4c
 8002756:	4618      	mov	r0, r3
 8002758:	f009 feb3 	bl	800c4c2 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d101      	bne.n	8002766 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8002762:	2301      	movs	r3, #1
 8002764:	e1c6      	b.n	8002af4 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	4a7e      	ldr	r2, [pc, #504]	@ (8002964 <HAL_FDCAN_Init+0x220>)
 800276c:	4293      	cmp	r3, r2
 800276e:	d106      	bne.n	800277e <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002778:	461a      	mov	r2, r3
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8002784:	b2db      	uxtb	r3, r3
 8002786:	2b00      	cmp	r3, #0
 8002788:	d106      	bne.n	8002798 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	2200      	movs	r2, #0
 800278e:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8002792:	6878      	ldr	r0, [r7, #4]
 8002794:	f7ff f91e 	bl	80019d4 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	699a      	ldr	r2, [r3, #24]
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f022 0210 	bic.w	r2, r2, #16
 80027a6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80027a8:	f7ff fe70 	bl	800248c <HAL_GetTick>
 80027ac:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80027ae:	e014      	b.n	80027da <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80027b0:	f7ff fe6c 	bl	800248c <HAL_GetTick>
 80027b4:	4602      	mov	r2, r0
 80027b6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80027b8:	1ad3      	subs	r3, r2, r3
 80027ba:	2b0a      	cmp	r3, #10
 80027bc:	d90d      	bls.n	80027da <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80027c4:	f043 0201 	orr.w	r2, r3, #1
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2203      	movs	r2, #3
 80027d2:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 80027d6:	2301      	movs	r3, #1
 80027d8:	e18c      	b.n	8002af4 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	699b      	ldr	r3, [r3, #24]
 80027e0:	f003 0308 	and.w	r3, r3, #8
 80027e4:	2b08      	cmp	r3, #8
 80027e6:	d0e3      	beq.n	80027b0 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	699a      	ldr	r2, [r3, #24]
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f042 0201 	orr.w	r2, r2, #1
 80027f6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80027f8:	f7ff fe48 	bl	800248c <HAL_GetTick>
 80027fc:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80027fe:	e014      	b.n	800282a <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002800:	f7ff fe44 	bl	800248c <HAL_GetTick>
 8002804:	4602      	mov	r2, r0
 8002806:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002808:	1ad3      	subs	r3, r2, r3
 800280a:	2b0a      	cmp	r3, #10
 800280c:	d90d      	bls.n	800282a <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002814:	f043 0201 	orr.w	r2, r3, #1
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	2203      	movs	r2, #3
 8002822:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8002826:	2301      	movs	r3, #1
 8002828:	e164      	b.n	8002af4 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	699b      	ldr	r3, [r3, #24]
 8002830:	f003 0301 	and.w	r3, r3, #1
 8002834:	2b00      	cmp	r3, #0
 8002836:	d0e3      	beq.n	8002800 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	699a      	ldr	r2, [r3, #24]
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f042 0202 	orr.w	r2, r2, #2
 8002846:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	7c1b      	ldrb	r3, [r3, #16]
 800284c:	2b01      	cmp	r3, #1
 800284e:	d108      	bne.n	8002862 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	699a      	ldr	r2, [r3, #24]
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800285e:	619a      	str	r2, [r3, #24]
 8002860:	e007      	b.n	8002872 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	699a      	ldr	r2, [r3, #24]
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002870:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	7c5b      	ldrb	r3, [r3, #17]
 8002876:	2b01      	cmp	r3, #1
 8002878:	d108      	bne.n	800288c <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	699a      	ldr	r2, [r3, #24]
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002888:	619a      	str	r2, [r3, #24]
 800288a:	e007      	b.n	800289c <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	699a      	ldr	r2, [r3, #24]
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800289a:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	7c9b      	ldrb	r3, [r3, #18]
 80028a0:	2b01      	cmp	r3, #1
 80028a2:	d108      	bne.n	80028b6 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	699a      	ldr	r2, [r3, #24]
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80028b2:	619a      	str	r2, [r3, #24]
 80028b4:	e007      	b.n	80028c6 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	699a      	ldr	r2, [r3, #24]
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80028c4:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	699b      	ldr	r3, [r3, #24]
 80028cc:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	689a      	ldr	r2, [r3, #8]
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	430a      	orrs	r2, r1
 80028da:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	699a      	ldr	r2, [r3, #24]
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 80028ea:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	691a      	ldr	r2, [r3, #16]
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f022 0210 	bic.w	r2, r2, #16
 80028fa:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	68db      	ldr	r3, [r3, #12]
 8002900:	2b01      	cmp	r3, #1
 8002902:	d108      	bne.n	8002916 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	699a      	ldr	r2, [r3, #24]
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f042 0204 	orr.w	r2, r2, #4
 8002912:	619a      	str	r2, [r3, #24]
 8002914:	e030      	b.n	8002978 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	68db      	ldr	r3, [r3, #12]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d02c      	beq.n	8002978 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	68db      	ldr	r3, [r3, #12]
 8002922:	2b02      	cmp	r3, #2
 8002924:	d020      	beq.n	8002968 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	699a      	ldr	r2, [r3, #24]
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002934:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	691a      	ldr	r2, [r3, #16]
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f042 0210 	orr.w	r2, r2, #16
 8002944:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	68db      	ldr	r3, [r3, #12]
 800294a:	2b03      	cmp	r3, #3
 800294c:	d114      	bne.n	8002978 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	699a      	ldr	r2, [r3, #24]
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f042 0220 	orr.w	r2, r2, #32
 800295c:	619a      	str	r2, [r3, #24]
 800295e:	e00b      	b.n	8002978 <HAL_FDCAN_Init+0x234>
 8002960:	0800d6d0 	.word	0x0800d6d0
 8002964:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	699a      	ldr	r2, [r3, #24]
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f042 0220 	orr.w	r2, r2, #32
 8002976:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	699b      	ldr	r3, [r3, #24]
 800297c:	3b01      	subs	r3, #1
 800297e:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	69db      	ldr	r3, [r3, #28]
 8002984:	3b01      	subs	r3, #1
 8002986:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002988:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6a1b      	ldr	r3, [r3, #32]
 800298e:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8002990:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	695b      	ldr	r3, [r3, #20]
 8002998:	3b01      	subs	r3, #1
 800299a:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80029a0:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80029a2:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	689b      	ldr	r3, [r3, #8]
 80029a8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80029ac:	d115      	bne.n	80029da <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029b2:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029b8:	3b01      	subs	r3, #1
 80029ba:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80029bc:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029c2:	3b01      	subs	r3, #1
 80029c4:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80029c6:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029ce:	3b01      	subs	r3, #1
 80029d0:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80029d6:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80029d8:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d00a      	beq.n	80029f8 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	430a      	orrs	r2, r1
 80029f4:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a00:	4413      	add	r3, r2
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d011      	beq.n	8002a2a <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8002a0e:	f023 0107 	bic.w	r1, r3, #7
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002a16:	009b      	lsls	r3, r3, #2
 8002a18:	3360      	adds	r3, #96	@ 0x60
 8002a1a:	443b      	add	r3, r7
 8002a1c:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	430a      	orrs	r2, r1
 8002a26:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d011      	beq.n	8002a56 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8002a3a:	f023 0107 	bic.w	r1, r3, #7
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a42:	009b      	lsls	r3, r3, #2
 8002a44:	3360      	adds	r3, #96	@ 0x60
 8002a46:	443b      	add	r3, r7
 8002a48:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	430a      	orrs	r2, r1
 8002a52:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d012      	beq.n	8002a84 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8002a66:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a6e:	009b      	lsls	r3, r3, #2
 8002a70:	3360      	adds	r3, #96	@ 0x60
 8002a72:	443b      	add	r3, r7
 8002a74:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8002a78:	011a      	lsls	r2, r3, #4
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	430a      	orrs	r2, r1
 8002a80:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d012      	beq.n	8002ab2 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8002a94:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a9c:	009b      	lsls	r3, r3, #2
 8002a9e:	3360      	adds	r3, #96	@ 0x60
 8002aa0:	443b      	add	r3, r7
 8002aa2:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8002aa6:	021a      	lsls	r2, r3, #8
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	430a      	orrs	r2, r1
 8002aae:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	4a11      	ldr	r2, [pc, #68]	@ (8002afc <HAL_FDCAN_Init+0x3b8>)
 8002ab8:	4293      	cmp	r3, r2
 8002aba:	d107      	bne.n	8002acc <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	689a      	ldr	r2, [r3, #8]
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	f022 0203 	bic.w	r2, r2, #3
 8002aca:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2200      	movs	r2, #0
 8002ad0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2201      	movs	r2, #1
 8002ae0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8002ae4:	6878      	ldr	r0, [r7, #4]
 8002ae6:	f000 fb4b 	bl	8003180 <FDCAN_CalcultateRamBlockAddresses>
 8002aea:	4603      	mov	r3, r0
 8002aec:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8002af0:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8002af4:	4618      	mov	r0, r3
 8002af6:	3760      	adds	r7, #96	@ 0x60
 8002af8:	46bd      	mov	sp, r7
 8002afa:	bd80      	pop	{r7, pc}
 8002afc:	4000a000 	.word	0x4000a000

08002b00 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8002b00:	b480      	push	{r7}
 8002b02:	b087      	sub	sp, #28
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
 8002b08:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8002b10:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8002b12:	7bfb      	ldrb	r3, [r7, #15]
 8002b14:	2b01      	cmp	r3, #1
 8002b16:	d002      	beq.n	8002b1e <HAL_FDCAN_ConfigFilter+0x1e>
 8002b18:	7bfb      	ldrb	r3, [r7, #15]
 8002b1a:	2b02      	cmp	r3, #2
 8002b1c:	d157      	bne.n	8002bce <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d12b      	bne.n	8002b7e <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	68db      	ldr	r3, [r3, #12]
 8002b2a:	2b07      	cmp	r3, #7
 8002b2c:	d10d      	bne.n	8002b4a <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	691b      	ldr	r3, [r3, #16]
 8002b32:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	69db      	ldr	r3, [r3, #28]
 8002b38:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 8002b3a:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8002b40:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 8002b42:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 8002b46:	617b      	str	r3, [r7, #20]
 8002b48:	e00e      	b.n	8002b68 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	689b      	ldr	r3, [r3, #8]
 8002b4e:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	68db      	ldr	r3, [r3, #12]
 8002b54:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8002b56:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	691b      	ldr	r3, [r3, #16]
 8002b5c:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 8002b5e:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8002b64:	4313      	orrs	r3, r2
 8002b66:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	009b      	lsls	r3, r3, #2
 8002b72:	4413      	add	r3, r2
 8002b74:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8002b76:	68bb      	ldr	r3, [r7, #8]
 8002b78:	697a      	ldr	r2, [r7, #20]
 8002b7a:	601a      	str	r2, [r3, #0]
 8002b7c:	e025      	b.n	8002bca <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	68db      	ldr	r3, [r3, #12]
 8002b82:	075a      	lsls	r2, r3, #29
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	691b      	ldr	r3, [r3, #16]
 8002b88:	4313      	orrs	r3, r2
 8002b8a:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	68db      	ldr	r3, [r3, #12]
 8002b90:	2b07      	cmp	r3, #7
 8002b92:	d103      	bne.n	8002b9c <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	699b      	ldr	r3, [r3, #24]
 8002b98:	613b      	str	r3, [r7, #16]
 8002b9a:	e006      	b.n	8002baa <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	689b      	ldr	r3, [r3, #8]
 8002ba0:	079a      	lsls	r2, r3, #30
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	695b      	ldr	r3, [r3, #20]
 8002ba6:	4313      	orrs	r3, r2
 8002ba8:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	00db      	lsls	r3, r3, #3
 8002bb4:	4413      	add	r3, r2
 8002bb6:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8002bb8:	68bb      	ldr	r3, [r7, #8]
 8002bba:	697a      	ldr	r2, [r7, #20]
 8002bbc:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8002bbe:	68bb      	ldr	r3, [r7, #8]
 8002bc0:	3304      	adds	r3, #4
 8002bc2:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8002bc4:	68bb      	ldr	r3, [r7, #8]
 8002bc6:	693a      	ldr	r2, [r7, #16]
 8002bc8:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8002bca:	2300      	movs	r3, #0
 8002bcc:	e008      	b.n	8002be0 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002bd4:	f043 0202 	orr.w	r2, r3, #2
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8002bde:	2301      	movs	r3, #1
  }
}
 8002be0:	4618      	mov	r0, r3
 8002be2:	371c      	adds	r7, #28
 8002be4:	46bd      	mov	sp, r7
 8002be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bea:	4770      	bx	lr

08002bec <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 8002bec:	b480      	push	{r7}
 8002bee:	b085      	sub	sp, #20
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	60f8      	str	r0, [r7, #12]
 8002bf4:	60b9      	str	r1, [r7, #8]
 8002bf6:	607a      	str	r2, [r7, #4]
 8002bf8:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8002c00:	b2db      	uxtb	r3, r3
 8002c02:	2b01      	cmp	r3, #1
 8002c04:	d110      	bne.n	8002c28 <HAL_FDCAN_ConfigGlobalFilter+0x3c>
  {
    /* Configure global filter */
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8002c06:	68bb      	ldr	r3, [r7, #8]
 8002c08:	011a      	lsls	r2, r3, #4
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	009b      	lsls	r3, r3, #2
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8002c0e:	431a      	orrs	r2, r3
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	005b      	lsls	r3, r3, #1
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 8002c14:	ea42 0103 	orr.w	r1, r2, r3
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	681b      	ldr	r3, [r3, #0]
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 8002c1c:	69ba      	ldr	r2, [r7, #24]
 8002c1e:	430a      	orrs	r2, r1
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8002c20:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                             (RejectRemoteExt << FDCAN_GFC_RRFE_Pos));

    /* Return function status */
    return HAL_OK;
 8002c24:	2300      	movs	r3, #0
 8002c26:	e008      	b.n	8002c3a <HAL_FDCAN_ConfigGlobalFilter+0x4e>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002c2e:	f043 0204 	orr.w	r2, r3, #4
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8002c38:	2301      	movs	r3, #1
  }
}
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	3714      	adds	r7, #20
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c44:	4770      	bx	lr

08002c46 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8002c46:	b480      	push	{r7}
 8002c48:	b083      	sub	sp, #12
 8002c4a:	af00      	add	r7, sp, #0
 8002c4c:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8002c54:	b2db      	uxtb	r3, r3
 8002c56:	2b01      	cmp	r3, #1
 8002c58:	d111      	bne.n	8002c7e <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2202      	movs	r2, #2
 8002c5e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	699a      	ldr	r2, [r3, #24]
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f022 0201 	bic.w	r2, r2, #1
 8002c70:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2200      	movs	r2, #0
 8002c76:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	e008      	b.n	8002c90 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002c84:	f043 0204 	orr.w	r2, r3, #4
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8002c8e:	2301      	movs	r3, #1
  }
}
 8002c90:	4618      	mov	r0, r3
 8002c92:	370c      	adds	r7, #12
 8002c94:	46bd      	mov	sp, r7
 8002c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9a:	4770      	bx	lr

08002c9c <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b086      	sub	sp, #24
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	60f8      	str	r0, [r7, #12]
 8002ca4:	60b9      	str	r1, [r7, #8]
 8002ca6:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8002cae:	b2db      	uxtb	r3, r3
 8002cb0:	2b02      	cmp	r3, #2
 8002cb2:	d141      	bne.n	8002d38 <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002cbc:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d109      	bne.n	8002cd8 <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002cca:	f043 0220 	orr.w	r2, r3, #32
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	e038      	b.n	8002d4a <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8002ce0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d009      	beq.n	8002cfc <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002cee:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	e026      	b.n	8002d4a <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8002d04:	0c1b      	lsrs	r3, r3, #16
 8002d06:	f003 031f 	and.w	r3, r3, #31
 8002d0a:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8002d0c:	697b      	ldr	r3, [r7, #20]
 8002d0e:	687a      	ldr	r2, [r7, #4]
 8002d10:	68b9      	ldr	r1, [r7, #8]
 8002d12:	68f8      	ldr	r0, [r7, #12]
 8002d14:	f000 fbba 	bl	800348c <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	2101      	movs	r1, #1
 8002d1e:	697a      	ldr	r2, [r7, #20]
 8002d20:	fa01 f202 	lsl.w	r2, r1, r2
 8002d24:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8002d28:	2201      	movs	r2, #1
 8002d2a:	697b      	ldr	r3, [r7, #20]
 8002d2c:	409a      	lsls	r2, r3
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    }

    /* Return function status */
    return HAL_OK;
 8002d34:	2300      	movs	r3, #0
 8002d36:	e008      	b.n	8002d4a <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002d3e:	f043 0208 	orr.w	r2, r3, #8
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8002d48:	2301      	movs	r3, #1
  }
}
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	3718      	adds	r7, #24
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bd80      	pop	{r7, pc}
	...

08002d54 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8002d54:	b480      	push	{r7}
 8002d56:	b08b      	sub	sp, #44	@ 0x2c
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	60f8      	str	r0, [r7, #12]
 8002d5c:	60b9      	str	r1, [r7, #8]
 8002d5e:	607a      	str	r2, [r7, #4]
 8002d60:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8002d62:	2300      	movs	r3, #0
 8002d64:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8002d6c:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 8002d6e:	7efb      	ldrb	r3, [r7, #27]
 8002d70:	2b02      	cmp	r3, #2
 8002d72:	f040 8149 	bne.w	8003008 <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8002d76:	68bb      	ldr	r3, [r7, #8]
 8002d78:	2b40      	cmp	r3, #64	@ 0x40
 8002d7a:	d14c      	bne.n	8002e16 <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8002d84:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d109      	bne.n	8002da0 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002d92:	f043 0220 	orr.w	r2, r3, #32
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8002d9c:	2301      	movs	r3, #1
 8002d9e:	e13c      	b.n	800301a <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002da8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d109      	bne.n	8002dc4 <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002db6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	e12a      	b.n	800301a <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002dcc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002dd0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002dd4:	d10a      	bne.n	8002dec <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8002dde:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002de2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002de6:	d101      	bne.n	8002dec <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8002de8:	2301      	movs	r3, #1
 8002dea:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002df4:	0a1b      	lsrs	r3, r3, #8
 8002df6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002dfa:	69fa      	ldr	r2, [r7, #28]
 8002dfc:	4413      	add	r3, r2
 8002dfe:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e08:	69f9      	ldr	r1, [r7, #28]
 8002e0a:	fb01 f303 	mul.w	r3, r1, r3
 8002e0e:	009b      	lsls	r3, r3, #2
 8002e10:	4413      	add	r3, r2
 8002e12:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e14:	e068      	b.n	8002ee8 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 8002e16:	68bb      	ldr	r3, [r7, #8]
 8002e18:	2b41      	cmp	r3, #65	@ 0x41
 8002e1a:	d14c      	bne.n	8002eb6 <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8002e24:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d109      	bne.n	8002e40 <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002e32:	f043 0220 	orr.w	r2, r3, #32
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8002e3c:	2301      	movs	r3, #1
 8002e3e:	e0ec      	b.n	800301a <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002e48:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d109      	bne.n	8002e64 <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002e56:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8002e60:	2301      	movs	r3, #1
 8002e62:	e0da      	b.n	800301a <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002e6c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002e70:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002e74:	d10a      	bne.n	8002e8c <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8002e7e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002e82:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002e86:	d101      	bne.n	8002e8c <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8002e88:	2301      	movs	r3, #1
 8002e8a:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002e94:	0a1b      	lsrs	r3, r3, #8
 8002e96:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002e9a:	69fa      	ldr	r2, [r7, #28]
 8002e9c:	4413      	add	r3, r2
 8002e9e:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ea8:	69f9      	ldr	r1, [r7, #28]
 8002eaa:	fb01 f303 	mul.w	r3, r1, r3
 8002eae:	009b      	lsls	r3, r3, #2
 8002eb0:	4413      	add	r3, r2
 8002eb2:	627b      	str	r3, [r7, #36]	@ 0x24
 8002eb4:	e018      	b.n	8002ee8 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002eba:	68ba      	ldr	r2, [r7, #8]
 8002ebc:	429a      	cmp	r2, r3
 8002ebe:	d309      	bcc.n	8002ed4 <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002ec6:	f043 0220 	orr.w	r2, r3, #32
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	e0a2      	b.n	800301a <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002edc:	68b9      	ldr	r1, [r7, #8]
 8002ede:	fb01 f303 	mul.w	r3, r1, r3
 8002ee2:	009b      	lsls	r3, r3, #2
 8002ee4:	4413      	add	r3, r2
 8002ee6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8002ee8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d107      	bne.n	8002f0c <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8002efc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	0c9b      	lsrs	r3, r3, #18
 8002f02:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	601a      	str	r2, [r3, #0]
 8002f0a:	e005      	b.n	8002f18 <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8002f0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8002f18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8002f24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8002f30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f32:	3304      	adds	r3, #4
 8002f34:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8002f36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	b29a      	uxth	r2, r3
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8002f40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	0c1b      	lsrs	r3, r3, #16
 8002f46:	f003 020f 	and.w	r2, r3, #15
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8002f4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8002f5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8002f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	0e1b      	lsrs	r3, r3, #24
 8002f6c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8002f74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	0fda      	lsrs	r2, r3, #31
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8002f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f80:	3304      	adds	r3, #4
 8002f82:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8002f84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f86:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8002f88:	2300      	movs	r3, #0
 8002f8a:	623b      	str	r3, [r7, #32]
 8002f8c:	e00a      	b.n	8002fa4 <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8002f8e:	697a      	ldr	r2, [r7, #20]
 8002f90:	6a3b      	ldr	r3, [r7, #32]
 8002f92:	441a      	add	r2, r3
 8002f94:	6839      	ldr	r1, [r7, #0]
 8002f96:	6a3b      	ldr	r3, [r7, #32]
 8002f98:	440b      	add	r3, r1
 8002f9a:	7812      	ldrb	r2, [r2, #0]
 8002f9c:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8002f9e:	6a3b      	ldr	r3, [r7, #32]
 8002fa0:	3301      	adds	r3, #1
 8002fa2:	623b      	str	r3, [r7, #32]
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	68db      	ldr	r3, [r3, #12]
 8002fa8:	4a1f      	ldr	r2, [pc, #124]	@ (8003028 <HAL_FDCAN_GetRxMessage+0x2d4>)
 8002faa:	5cd3      	ldrb	r3, [r2, r3]
 8002fac:	461a      	mov	r2, r3
 8002fae:	6a3b      	ldr	r3, [r7, #32]
 8002fb0:	4293      	cmp	r3, r2
 8002fb2:	d3ec      	bcc.n	8002f8e <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8002fb4:	68bb      	ldr	r3, [r7, #8]
 8002fb6:	2b40      	cmp	r3, #64	@ 0x40
 8002fb8:	d105      	bne.n	8002fc6 <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	69fa      	ldr	r2, [r7, #28]
 8002fc0:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 8002fc4:	e01e      	b.n	8003004 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 8002fc6:	68bb      	ldr	r3, [r7, #8]
 8002fc8:	2b41      	cmp	r3, #65	@ 0x41
 8002fca:	d105      	bne.n	8002fd8 <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	69fa      	ldr	r2, [r7, #28]
 8002fd2:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 8002fd6:	e015      	b.n	8003004 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 8002fd8:	68bb      	ldr	r3, [r7, #8]
 8002fda:	2b1f      	cmp	r3, #31
 8002fdc:	d808      	bhi.n	8002ff0 <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	2101      	movs	r1, #1
 8002fe4:	68ba      	ldr	r2, [r7, #8]
 8002fe6:	fa01 f202 	lsl.w	r2, r1, r2
 8002fea:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 8002fee:	e009      	b.n	8003004 <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 8002ff0:	68bb      	ldr	r3, [r7, #8]
 8002ff2:	f003 021f 	and.w	r2, r3, #31
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	2101      	movs	r1, #1
 8002ffc:	fa01 f202 	lsl.w	r2, r1, r2
 8003000:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 8003004:	2300      	movs	r3, #0
 8003006:	e008      	b.n	800301a <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800300e:	f043 0208 	orr.w	r2, r3, #8
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8003018:	2301      	movs	r3, #1
  }
}
 800301a:	4618      	mov	r0, r3
 800301c:	372c      	adds	r7, #44	@ 0x2c
 800301e:	46bd      	mov	sp, r7
 8003020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003024:	4770      	bx	lr
 8003026:	bf00      	nop
 8003028:	0800d7e0 	.word	0x0800d7e0

0800302c <HAL_FDCAN_GetRxFifoFillLevel>:
  *           @arg FDCAN_RX_FIFO0: Rx FIFO 0
  *           @arg FDCAN_RX_FIFO1: Rx FIFO 1
  * @retval Rx FIFO fill level.
  */
uint32_t HAL_FDCAN_GetRxFifoFillLevel(const FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo)
{
 800302c:	b480      	push	{r7}
 800302e:	b085      	sub	sp, #20
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
 8003034:	6039      	str	r1, [r7, #0]
  uint32_t FillLevel;

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxFifo));

  if (RxFifo == FDCAN_RX_FIFO0)
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	2b40      	cmp	r3, #64	@ 0x40
 800303a:	d107      	bne.n	800304c <HAL_FDCAN_GetRxFifoFillLevel+0x20>
  {
    FillLevel = hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003044:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003048:	60fb      	str	r3, [r7, #12]
 800304a:	e006      	b.n	800305a <HAL_FDCAN_GetRxFifoFillLevel+0x2e>
  }
  else /* RxFifo == FDCAN_RX_FIFO1 */
  {
    FillLevel = hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003054:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003058:	60fb      	str	r3, [r7, #12]
  }

  /* Return Rx FIFO fill level */
  return FillLevel;
 800305a:	68fb      	ldr	r3, [r7, #12]
}
 800305c:	4618      	mov	r0, r3
 800305e:	3714      	adds	r7, #20
 8003060:	46bd      	mov	sp, r7
 8003062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003066:	4770      	bx	lr

08003068 <HAL_FDCAN_GetTxFifoFreeLevel>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval Tx FIFO free level.
  */
uint32_t HAL_FDCAN_GetTxFifoFreeLevel(const FDCAN_HandleTypeDef *hfdcan)
{
 8003068:	b480      	push	{r7}
 800306a:	b085      	sub	sp, #20
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
  uint32_t FreeLevel;

  FreeLevel = hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFFL;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8003078:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800307c:	60fb      	str	r3, [r7, #12]

  /* Return Tx FIFO free level */
  return FreeLevel;
 800307e:	68fb      	ldr	r3, [r7, #12]
}
 8003080:	4618      	mov	r0, r3
 8003082:	3714      	adds	r7, #20
 8003084:	46bd      	mov	sp, r7
 8003086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308a:	4770      	bx	lr

0800308c <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 800308c:	b480      	push	{r7}
 800308e:	b087      	sub	sp, #28
 8003090:	af00      	add	r7, sp, #0
 8003092:	60f8      	str	r0, [r7, #12]
 8003094:	60b9      	str	r1, [r7, #8]
 8003096:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800309e:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80030a0:	7dfb      	ldrb	r3, [r7, #23]
 80030a2:	2b01      	cmp	r3, #1
 80030a4:	d002      	beq.n	80030ac <HAL_FDCAN_ActivateNotification+0x20>
 80030a6:	7dfb      	ldrb	r3, [r7, #23]
 80030a8:	2b02      	cmp	r3, #2
 80030aa:	d155      	bne.n	8003158 <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80030b2:	68bb      	ldr	r3, [r7, #8]
 80030b4:	4013      	ands	r3, r2
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d108      	bne.n	80030cc <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f042 0201 	orr.w	r2, r2, #1
 80030c8:	65da      	str	r2, [r3, #92]	@ 0x5c
 80030ca:	e014      	b.n	80030f6 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80030d2:	68bb      	ldr	r3, [r7, #8]
 80030d4:	4013      	ands	r3, r2
 80030d6:	68ba      	ldr	r2, [r7, #8]
 80030d8:	429a      	cmp	r2, r3
 80030da:	d108      	bne.n	80030ee <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f042 0202 	orr.w	r2, r2, #2
 80030ea:	65da      	str	r2, [r3, #92]	@ 0x5c
 80030ec:	e003      	b.n	80030f6 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	2203      	movs	r2, #3
 80030f4:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 80030f6:	68bb      	ldr	r3, [r7, #8]
 80030f8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d009      	beq.n	8003114 <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	687a      	ldr	r2, [r7, #4]
 800310e:	430a      	orrs	r2, r1
 8003110:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8003114:	68bb      	ldr	r3, [r7, #8]
 8003116:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800311a:	2b00      	cmp	r3, #0
 800311c:	d009      	beq.n	8003132 <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	687a      	ldr	r2, [r7, #4]
 800312c:	430a      	orrs	r2, r1
 800312e:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003138:	68ba      	ldr	r2, [r7, #8]
 800313a:	4b0f      	ldr	r3, [pc, #60]	@ (8003178 <HAL_FDCAN_ActivateNotification+0xec>)
 800313c:	4013      	ands	r3, r2
 800313e:	68fa      	ldr	r2, [r7, #12]
 8003140:	6812      	ldr	r2, [r2, #0]
 8003142:	430b      	orrs	r3, r1
 8003144:	6553      	str	r3, [r2, #84]	@ 0x54
 8003146:	4b0d      	ldr	r3, [pc, #52]	@ (800317c <HAL_FDCAN_ActivateNotification+0xf0>)
 8003148:	695a      	ldr	r2, [r3, #20]
 800314a:	68bb      	ldr	r3, [r7, #8]
 800314c:	0f9b      	lsrs	r3, r3, #30
 800314e:	490b      	ldr	r1, [pc, #44]	@ (800317c <HAL_FDCAN_ActivateNotification+0xf0>)
 8003150:	4313      	orrs	r3, r2
 8003152:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 8003154:	2300      	movs	r3, #0
 8003156:	e008      	b.n	800316a <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800315e:	f043 0202 	orr.w	r2, r3, #2
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8003168:	2301      	movs	r3, #1
  }
}
 800316a:	4618      	mov	r0, r3
 800316c:	371c      	adds	r7, #28
 800316e:	46bd      	mov	sp, r7
 8003170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003174:	4770      	bx	lr
 8003176:	bf00      	nop
 8003178:	3fcfffff 	.word	0x3fcfffff
 800317c:	4000a800 	.word	0x4000a800

08003180 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8003180:	b480      	push	{r7}
 8003182:	b085      	sub	sp, #20
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800318c:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8003196:	4ba7      	ldr	r3, [pc, #668]	@ (8003434 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003198:	4013      	ands	r3, r2
 800319a:	68ba      	ldr	r2, [r7, #8]
 800319c:	0091      	lsls	r1, r2, #2
 800319e:	687a      	ldr	r2, [r7, #4]
 80031a0:	6812      	ldr	r2, [r2, #0]
 80031a2:	430b      	orrs	r3, r1
 80031a4:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80031b0:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031b8:	041a      	lsls	r2, r3, #16
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	430a      	orrs	r2, r1
 80031c0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031c8:	68ba      	ldr	r2, [r7, #8]
 80031ca:	4413      	add	r3, r2
 80031cc:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80031d6:	4b97      	ldr	r3, [pc, #604]	@ (8003434 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80031d8:	4013      	ands	r3, r2
 80031da:	68ba      	ldr	r2, [r7, #8]
 80031dc:	0091      	lsls	r1, r2, #2
 80031de:	687a      	ldr	r2, [r7, #4]
 80031e0:	6812      	ldr	r2, [r2, #0]
 80031e2:	430b      	orrs	r3, r1
 80031e4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031f0:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031f8:	041a      	lsls	r2, r3, #16
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	430a      	orrs	r2, r1
 8003200:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003208:	005b      	lsls	r3, r3, #1
 800320a:	68ba      	ldr	r2, [r7, #8]
 800320c:	4413      	add	r3, r2
 800320e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8003218:	4b86      	ldr	r3, [pc, #536]	@ (8003434 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800321a:	4013      	ands	r3, r2
 800321c:	68ba      	ldr	r2, [r7, #8]
 800321e:	0091      	lsls	r1, r2, #2
 8003220:	687a      	ldr	r2, [r7, #4]
 8003222:	6812      	ldr	r2, [r2, #0]
 8003224:	430b      	orrs	r3, r1
 8003226:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003232:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800323a:	041a      	lsls	r2, r3, #16
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	430a      	orrs	r2, r1
 8003242:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800324a:	687a      	ldr	r2, [r7, #4]
 800324c:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800324e:	fb02 f303 	mul.w	r3, r2, r3
 8003252:	68ba      	ldr	r2, [r7, #8]
 8003254:	4413      	add	r3, r2
 8003256:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8003260:	4b74      	ldr	r3, [pc, #464]	@ (8003434 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003262:	4013      	ands	r3, r2
 8003264:	68ba      	ldr	r2, [r7, #8]
 8003266:	0091      	lsls	r1, r2, #2
 8003268:	687a      	ldr	r2, [r7, #4]
 800326a:	6812      	ldr	r2, [r2, #0]
 800326c:	430b      	orrs	r3, r1
 800326e:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800327a:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003282:	041a      	lsls	r2, r3, #16
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	430a      	orrs	r2, r1
 800328a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003292:	687a      	ldr	r2, [r7, #4]
 8003294:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003296:	fb02 f303 	mul.w	r3, r2, r3
 800329a:	68ba      	ldr	r2, [r7, #8]
 800329c:	4413      	add	r3, r2
 800329e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 80032a8:	4b62      	ldr	r3, [pc, #392]	@ (8003434 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80032aa:	4013      	ands	r3, r2
 80032ac:	68ba      	ldr	r2, [r7, #8]
 80032ae:	0091      	lsls	r1, r2, #2
 80032b0:	687a      	ldr	r2, [r7, #4]
 80032b2:	6812      	ldr	r2, [r2, #0]
 80032b4:	430b      	orrs	r3, r1
 80032b6:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80032be:	687a      	ldr	r2, [r7, #4]
 80032c0:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80032c2:	fb02 f303 	mul.w	r3, r2, r3
 80032c6:	68ba      	ldr	r2, [r7, #8]
 80032c8:	4413      	add	r3, r2
 80032ca:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80032d4:	4b57      	ldr	r3, [pc, #348]	@ (8003434 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80032d6:	4013      	ands	r3, r2
 80032d8:	68ba      	ldr	r2, [r7, #8]
 80032da:	0091      	lsls	r1, r2, #2
 80032dc:	687a      	ldr	r2, [r7, #4]
 80032de:	6812      	ldr	r2, [r2, #0]
 80032e0:	430b      	orrs	r3, r1
 80032e2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80032ee:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032f6:	041a      	lsls	r2, r3, #16
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	430a      	orrs	r2, r1
 80032fe:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003306:	005b      	lsls	r3, r3, #1
 8003308:	68ba      	ldr	r2, [r7, #8]
 800330a:	4413      	add	r3, r2
 800330c:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8003316:	4b47      	ldr	r3, [pc, #284]	@ (8003434 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003318:	4013      	ands	r3, r2
 800331a:	68ba      	ldr	r2, [r7, #8]
 800331c:	0091      	lsls	r1, r2, #2
 800331e:	687a      	ldr	r2, [r7, #4]
 8003320:	6812      	ldr	r2, [r2, #0]
 8003322:	430b      	orrs	r3, r1
 8003324:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003330:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003338:	041a      	lsls	r2, r3, #16
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	430a      	orrs	r2, r1
 8003340:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800334c:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003354:	061a      	lsls	r2, r3, #24
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	430a      	orrs	r2, r1
 800335c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003364:	4b34      	ldr	r3, [pc, #208]	@ (8003438 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8003366:	4413      	add	r3, r2
 8003368:	009a      	lsls	r2, r3, #2
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003376:	009b      	lsls	r3, r3, #2
 8003378:	441a      	add	r2, r3
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003386:	00db      	lsls	r3, r3, #3
 8003388:	441a      	add	r2, r3
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003396:	6879      	ldr	r1, [r7, #4]
 8003398:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 800339a:	fb01 f303 	mul.w	r3, r1, r3
 800339e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 80033a0:	441a      	add	r2, r3
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80033ae:	6879      	ldr	r1, [r7, #4]
 80033b0:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 80033b2:	fb01 f303 	mul.w	r3, r1, r3
 80033b6:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 80033b8:	441a      	add	r2, r3
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80033c6:	6879      	ldr	r1, [r7, #4]
 80033c8:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 80033ca:	fb01 f303 	mul.w	r3, r1, r3
 80033ce:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 80033d0:	441a      	add	r2, r3
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033e2:	00db      	lsls	r3, r3, #3
 80033e4:	441a      	add	r2, r3
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033f6:	6879      	ldr	r1, [r7, #4]
 80033f8:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80033fa:	fb01 f303 	mul.w	r3, r1, r3
 80033fe:	009b      	lsls	r3, r3, #2
 8003400:	441a      	add	r2, r3
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003412:	6879      	ldr	r1, [r7, #4]
 8003414:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8003416:	fb01 f303 	mul.w	r3, r1, r3
 800341a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 800341c:	441a      	add	r2, r3
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800342a:	4a04      	ldr	r2, [pc, #16]	@ (800343c <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 800342c:	4293      	cmp	r3, r2
 800342e:	d915      	bls.n	800345c <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8003430:	e006      	b.n	8003440 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8003432:	bf00      	nop
 8003434:	ffff0003 	.word	0xffff0003
 8003438:	10002b00 	.word	0x10002b00
 800343c:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003446:	f043 0220 	orr.w	r2, r3, #32
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2203      	movs	r2, #3
 8003454:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8003458:	2301      	movs	r3, #1
 800345a:	e010      	b.n	800347e <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003460:	60fb      	str	r3, [r7, #12]
 8003462:	e005      	b.n	8003470 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	2200      	movs	r2, #0
 8003468:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	3304      	adds	r3, #4
 800346e:	60fb      	str	r3, [r7, #12]
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003476:	68fa      	ldr	r2, [r7, #12]
 8003478:	429a      	cmp	r2, r3
 800347a:	d3f3      	bcc.n	8003464 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 800347c:	2300      	movs	r3, #0
}
 800347e:	4618      	mov	r0, r3
 8003480:	3714      	adds	r7, #20
 8003482:	46bd      	mov	sp, r7
 8003484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003488:	4770      	bx	lr
 800348a:	bf00      	nop

0800348c <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 800348c:	b480      	push	{r7}
 800348e:	b089      	sub	sp, #36	@ 0x24
 8003490:	af00      	add	r7, sp, #0
 8003492:	60f8      	str	r0, [r7, #12]
 8003494:	60b9      	str	r1, [r7, #8]
 8003496:	607a      	str	r2, [r7, #4]
 8003498:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 800349a:	68bb      	ldr	r3, [r7, #8]
 800349c:	685b      	ldr	r3, [r3, #4]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d10a      	bne.n	80034b8 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80034a2:	68bb      	ldr	r3, [r7, #8]
 80034a4:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 80034a6:	68bb      	ldr	r3, [r7, #8]
 80034a8:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 80034aa:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 80034ac:	68bb      	ldr	r3, [r7, #8]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80034b2:	4313      	orrs	r3, r2
 80034b4:	61fb      	str	r3, [r7, #28]
 80034b6:	e00a      	b.n	80034ce <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80034b8:	68bb      	ldr	r3, [r7, #8]
 80034ba:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 80034bc:	68bb      	ldr	r3, [r7, #8]
 80034be:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 80034c0:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 80034c2:	68bb      	ldr	r3, [r7, #8]
 80034c4:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 80034c6:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80034c8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80034cc:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80034ce:	68bb      	ldr	r3, [r7, #8]
 80034d0:	6a1b      	ldr	r3, [r3, #32]
 80034d2:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 80034d4:	68bb      	ldr	r3, [r7, #8]
 80034d6:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80034d8:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 80034da:	68bb      	ldr	r3, [r7, #8]
 80034dc:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 80034de:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 80034e0:	68bb      	ldr	r3, [r7, #8]
 80034e2:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 80034e4:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 80034e6:	68bb      	ldr	r3, [r7, #8]
 80034e8:	68db      	ldr	r3, [r3, #12]
 80034ea:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80034ec:	4313      	orrs	r3, r2
 80034ee:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80034fa:	6839      	ldr	r1, [r7, #0]
 80034fc:	fb01 f303 	mul.w	r3, r1, r3
 8003500:	009b      	lsls	r3, r3, #2
 8003502:	4413      	add	r3, r2
 8003504:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8003506:	69bb      	ldr	r3, [r7, #24]
 8003508:	69fa      	ldr	r2, [r7, #28]
 800350a:	601a      	str	r2, [r3, #0]
  TxAddress++;
 800350c:	69bb      	ldr	r3, [r7, #24]
 800350e:	3304      	adds	r3, #4
 8003510:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8003512:	69bb      	ldr	r3, [r7, #24]
 8003514:	693a      	ldr	r2, [r7, #16]
 8003516:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8003518:	69bb      	ldr	r3, [r7, #24]
 800351a:	3304      	adds	r3, #4
 800351c:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 800351e:	2300      	movs	r3, #0
 8003520:	617b      	str	r3, [r7, #20]
 8003522:	e020      	b.n	8003566 <FDCAN_CopyMessageToRAM+0xda>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8003524:	697b      	ldr	r3, [r7, #20]
 8003526:	3303      	adds	r3, #3
 8003528:	687a      	ldr	r2, [r7, #4]
 800352a:	4413      	add	r3, r2
 800352c:	781b      	ldrb	r3, [r3, #0]
 800352e:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8003530:	697b      	ldr	r3, [r7, #20]
 8003532:	3302      	adds	r3, #2
 8003534:	6879      	ldr	r1, [r7, #4]
 8003536:	440b      	add	r3, r1
 8003538:	781b      	ldrb	r3, [r3, #0]
 800353a:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800353c:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800353e:	697b      	ldr	r3, [r7, #20]
 8003540:	3301      	adds	r3, #1
 8003542:	6879      	ldr	r1, [r7, #4]
 8003544:	440b      	add	r3, r1
 8003546:	781b      	ldrb	r3, [r3, #0]
 8003548:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800354a:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 800354c:	6879      	ldr	r1, [r7, #4]
 800354e:	697a      	ldr	r2, [r7, #20]
 8003550:	440a      	add	r2, r1
 8003552:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8003554:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8003556:	69bb      	ldr	r3, [r7, #24]
 8003558:	601a      	str	r2, [r3, #0]
    TxAddress++;
 800355a:	69bb      	ldr	r3, [r7, #24]
 800355c:	3304      	adds	r3, #4
 800355e:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8003560:	697b      	ldr	r3, [r7, #20]
 8003562:	3304      	adds	r3, #4
 8003564:	617b      	str	r3, [r7, #20]
 8003566:	68bb      	ldr	r3, [r7, #8]
 8003568:	68db      	ldr	r3, [r3, #12]
 800356a:	4a06      	ldr	r2, [pc, #24]	@ (8003584 <FDCAN_CopyMessageToRAM+0xf8>)
 800356c:	5cd3      	ldrb	r3, [r2, r3]
 800356e:	461a      	mov	r2, r3
 8003570:	697b      	ldr	r3, [r7, #20]
 8003572:	4293      	cmp	r3, r2
 8003574:	d3d6      	bcc.n	8003524 <FDCAN_CopyMessageToRAM+0x98>
  }
}
 8003576:	bf00      	nop
 8003578:	bf00      	nop
 800357a:	3724      	adds	r7, #36	@ 0x24
 800357c:	46bd      	mov	sp, r7
 800357e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003582:	4770      	bx	lr
 8003584:	0800d7e0 	.word	0x0800d7e0

08003588 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8003588:	b480      	push	{r7}
 800358a:	b089      	sub	sp, #36	@ 0x24
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
 8003590:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003592:	2300      	movs	r3, #0
 8003594:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8003596:	4b89      	ldr	r3, [pc, #548]	@ (80037bc <HAL_GPIO_Init+0x234>)
 8003598:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800359a:	e194      	b.n	80038c6 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	681a      	ldr	r2, [r3, #0]
 80035a0:	2101      	movs	r1, #1
 80035a2:	69fb      	ldr	r3, [r7, #28]
 80035a4:	fa01 f303 	lsl.w	r3, r1, r3
 80035a8:	4013      	ands	r3, r2
 80035aa:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80035ac:	693b      	ldr	r3, [r7, #16]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	f000 8186 	beq.w	80038c0 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	f003 0303 	and.w	r3, r3, #3
 80035bc:	2b01      	cmp	r3, #1
 80035be:	d005      	beq.n	80035cc <HAL_GPIO_Init+0x44>
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	685b      	ldr	r3, [r3, #4]
 80035c4:	f003 0303 	and.w	r3, r3, #3
 80035c8:	2b02      	cmp	r3, #2
 80035ca:	d130      	bne.n	800362e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	689b      	ldr	r3, [r3, #8]
 80035d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80035d2:	69fb      	ldr	r3, [r7, #28]
 80035d4:	005b      	lsls	r3, r3, #1
 80035d6:	2203      	movs	r2, #3
 80035d8:	fa02 f303 	lsl.w	r3, r2, r3
 80035dc:	43db      	mvns	r3, r3
 80035de:	69ba      	ldr	r2, [r7, #24]
 80035e0:	4013      	ands	r3, r2
 80035e2:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	68da      	ldr	r2, [r3, #12]
 80035e8:	69fb      	ldr	r3, [r7, #28]
 80035ea:	005b      	lsls	r3, r3, #1
 80035ec:	fa02 f303 	lsl.w	r3, r2, r3
 80035f0:	69ba      	ldr	r2, [r7, #24]
 80035f2:	4313      	orrs	r3, r2
 80035f4:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	69ba      	ldr	r2, [r7, #24]
 80035fa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	685b      	ldr	r3, [r3, #4]
 8003600:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003602:	2201      	movs	r2, #1
 8003604:	69fb      	ldr	r3, [r7, #28]
 8003606:	fa02 f303 	lsl.w	r3, r2, r3
 800360a:	43db      	mvns	r3, r3
 800360c:	69ba      	ldr	r2, [r7, #24]
 800360e:	4013      	ands	r3, r2
 8003610:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	091b      	lsrs	r3, r3, #4
 8003618:	f003 0201 	and.w	r2, r3, #1
 800361c:	69fb      	ldr	r3, [r7, #28]
 800361e:	fa02 f303 	lsl.w	r3, r2, r3
 8003622:	69ba      	ldr	r2, [r7, #24]
 8003624:	4313      	orrs	r3, r2
 8003626:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	69ba      	ldr	r2, [r7, #24]
 800362c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	685b      	ldr	r3, [r3, #4]
 8003632:	f003 0303 	and.w	r3, r3, #3
 8003636:	2b03      	cmp	r3, #3
 8003638:	d017      	beq.n	800366a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	68db      	ldr	r3, [r3, #12]
 800363e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003640:	69fb      	ldr	r3, [r7, #28]
 8003642:	005b      	lsls	r3, r3, #1
 8003644:	2203      	movs	r2, #3
 8003646:	fa02 f303 	lsl.w	r3, r2, r3
 800364a:	43db      	mvns	r3, r3
 800364c:	69ba      	ldr	r2, [r7, #24]
 800364e:	4013      	ands	r3, r2
 8003650:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	689a      	ldr	r2, [r3, #8]
 8003656:	69fb      	ldr	r3, [r7, #28]
 8003658:	005b      	lsls	r3, r3, #1
 800365a:	fa02 f303 	lsl.w	r3, r2, r3
 800365e:	69ba      	ldr	r2, [r7, #24]
 8003660:	4313      	orrs	r3, r2
 8003662:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	69ba      	ldr	r2, [r7, #24]
 8003668:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	685b      	ldr	r3, [r3, #4]
 800366e:	f003 0303 	and.w	r3, r3, #3
 8003672:	2b02      	cmp	r3, #2
 8003674:	d123      	bne.n	80036be <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003676:	69fb      	ldr	r3, [r7, #28]
 8003678:	08da      	lsrs	r2, r3, #3
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	3208      	adds	r2, #8
 800367e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003682:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003684:	69fb      	ldr	r3, [r7, #28]
 8003686:	f003 0307 	and.w	r3, r3, #7
 800368a:	009b      	lsls	r3, r3, #2
 800368c:	220f      	movs	r2, #15
 800368e:	fa02 f303 	lsl.w	r3, r2, r3
 8003692:	43db      	mvns	r3, r3
 8003694:	69ba      	ldr	r2, [r7, #24]
 8003696:	4013      	ands	r3, r2
 8003698:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	691a      	ldr	r2, [r3, #16]
 800369e:	69fb      	ldr	r3, [r7, #28]
 80036a0:	f003 0307 	and.w	r3, r3, #7
 80036a4:	009b      	lsls	r3, r3, #2
 80036a6:	fa02 f303 	lsl.w	r3, r2, r3
 80036aa:	69ba      	ldr	r2, [r7, #24]
 80036ac:	4313      	orrs	r3, r2
 80036ae:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80036b0:	69fb      	ldr	r3, [r7, #28]
 80036b2:	08da      	lsrs	r2, r3, #3
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	3208      	adds	r2, #8
 80036b8:	69b9      	ldr	r1, [r7, #24]
 80036ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80036c4:	69fb      	ldr	r3, [r7, #28]
 80036c6:	005b      	lsls	r3, r3, #1
 80036c8:	2203      	movs	r2, #3
 80036ca:	fa02 f303 	lsl.w	r3, r2, r3
 80036ce:	43db      	mvns	r3, r3
 80036d0:	69ba      	ldr	r2, [r7, #24]
 80036d2:	4013      	ands	r3, r2
 80036d4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	685b      	ldr	r3, [r3, #4]
 80036da:	f003 0203 	and.w	r2, r3, #3
 80036de:	69fb      	ldr	r3, [r7, #28]
 80036e0:	005b      	lsls	r3, r3, #1
 80036e2:	fa02 f303 	lsl.w	r3, r2, r3
 80036e6:	69ba      	ldr	r2, [r7, #24]
 80036e8:	4313      	orrs	r3, r2
 80036ea:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	69ba      	ldr	r2, [r7, #24]
 80036f0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	f000 80e0 	beq.w	80038c0 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003700:	4b2f      	ldr	r3, [pc, #188]	@ (80037c0 <HAL_GPIO_Init+0x238>)
 8003702:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003706:	4a2e      	ldr	r2, [pc, #184]	@ (80037c0 <HAL_GPIO_Init+0x238>)
 8003708:	f043 0302 	orr.w	r3, r3, #2
 800370c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003710:	4b2b      	ldr	r3, [pc, #172]	@ (80037c0 <HAL_GPIO_Init+0x238>)
 8003712:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003716:	f003 0302 	and.w	r3, r3, #2
 800371a:	60fb      	str	r3, [r7, #12]
 800371c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800371e:	4a29      	ldr	r2, [pc, #164]	@ (80037c4 <HAL_GPIO_Init+0x23c>)
 8003720:	69fb      	ldr	r3, [r7, #28]
 8003722:	089b      	lsrs	r3, r3, #2
 8003724:	3302      	adds	r3, #2
 8003726:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800372a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800372c:	69fb      	ldr	r3, [r7, #28]
 800372e:	f003 0303 	and.w	r3, r3, #3
 8003732:	009b      	lsls	r3, r3, #2
 8003734:	220f      	movs	r2, #15
 8003736:	fa02 f303 	lsl.w	r3, r2, r3
 800373a:	43db      	mvns	r3, r3
 800373c:	69ba      	ldr	r2, [r7, #24]
 800373e:	4013      	ands	r3, r2
 8003740:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	4a20      	ldr	r2, [pc, #128]	@ (80037c8 <HAL_GPIO_Init+0x240>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d052      	beq.n	80037f0 <HAL_GPIO_Init+0x268>
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	4a1f      	ldr	r2, [pc, #124]	@ (80037cc <HAL_GPIO_Init+0x244>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d031      	beq.n	80037b6 <HAL_GPIO_Init+0x22e>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	4a1e      	ldr	r2, [pc, #120]	@ (80037d0 <HAL_GPIO_Init+0x248>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d02b      	beq.n	80037b2 <HAL_GPIO_Init+0x22a>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	4a1d      	ldr	r2, [pc, #116]	@ (80037d4 <HAL_GPIO_Init+0x24c>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d025      	beq.n	80037ae <HAL_GPIO_Init+0x226>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	4a1c      	ldr	r2, [pc, #112]	@ (80037d8 <HAL_GPIO_Init+0x250>)
 8003766:	4293      	cmp	r3, r2
 8003768:	d01f      	beq.n	80037aa <HAL_GPIO_Init+0x222>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	4a1b      	ldr	r2, [pc, #108]	@ (80037dc <HAL_GPIO_Init+0x254>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d019      	beq.n	80037a6 <HAL_GPIO_Init+0x21e>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	4a1a      	ldr	r2, [pc, #104]	@ (80037e0 <HAL_GPIO_Init+0x258>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d013      	beq.n	80037a2 <HAL_GPIO_Init+0x21a>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	4a19      	ldr	r2, [pc, #100]	@ (80037e4 <HAL_GPIO_Init+0x25c>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d00d      	beq.n	800379e <HAL_GPIO_Init+0x216>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	4a18      	ldr	r2, [pc, #96]	@ (80037e8 <HAL_GPIO_Init+0x260>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d007      	beq.n	800379a <HAL_GPIO_Init+0x212>
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	4a17      	ldr	r2, [pc, #92]	@ (80037ec <HAL_GPIO_Init+0x264>)
 800378e:	4293      	cmp	r3, r2
 8003790:	d101      	bne.n	8003796 <HAL_GPIO_Init+0x20e>
 8003792:	2309      	movs	r3, #9
 8003794:	e02d      	b.n	80037f2 <HAL_GPIO_Init+0x26a>
 8003796:	230a      	movs	r3, #10
 8003798:	e02b      	b.n	80037f2 <HAL_GPIO_Init+0x26a>
 800379a:	2308      	movs	r3, #8
 800379c:	e029      	b.n	80037f2 <HAL_GPIO_Init+0x26a>
 800379e:	2307      	movs	r3, #7
 80037a0:	e027      	b.n	80037f2 <HAL_GPIO_Init+0x26a>
 80037a2:	2306      	movs	r3, #6
 80037a4:	e025      	b.n	80037f2 <HAL_GPIO_Init+0x26a>
 80037a6:	2305      	movs	r3, #5
 80037a8:	e023      	b.n	80037f2 <HAL_GPIO_Init+0x26a>
 80037aa:	2304      	movs	r3, #4
 80037ac:	e021      	b.n	80037f2 <HAL_GPIO_Init+0x26a>
 80037ae:	2303      	movs	r3, #3
 80037b0:	e01f      	b.n	80037f2 <HAL_GPIO_Init+0x26a>
 80037b2:	2302      	movs	r3, #2
 80037b4:	e01d      	b.n	80037f2 <HAL_GPIO_Init+0x26a>
 80037b6:	2301      	movs	r3, #1
 80037b8:	e01b      	b.n	80037f2 <HAL_GPIO_Init+0x26a>
 80037ba:	bf00      	nop
 80037bc:	58000080 	.word	0x58000080
 80037c0:	58024400 	.word	0x58024400
 80037c4:	58000400 	.word	0x58000400
 80037c8:	58020000 	.word	0x58020000
 80037cc:	58020400 	.word	0x58020400
 80037d0:	58020800 	.word	0x58020800
 80037d4:	58020c00 	.word	0x58020c00
 80037d8:	58021000 	.word	0x58021000
 80037dc:	58021400 	.word	0x58021400
 80037e0:	58021800 	.word	0x58021800
 80037e4:	58021c00 	.word	0x58021c00
 80037e8:	58022000 	.word	0x58022000
 80037ec:	58022400 	.word	0x58022400
 80037f0:	2300      	movs	r3, #0
 80037f2:	69fa      	ldr	r2, [r7, #28]
 80037f4:	f002 0203 	and.w	r2, r2, #3
 80037f8:	0092      	lsls	r2, r2, #2
 80037fa:	4093      	lsls	r3, r2
 80037fc:	69ba      	ldr	r2, [r7, #24]
 80037fe:	4313      	orrs	r3, r2
 8003800:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003802:	4938      	ldr	r1, [pc, #224]	@ (80038e4 <HAL_GPIO_Init+0x35c>)
 8003804:	69fb      	ldr	r3, [r7, #28]
 8003806:	089b      	lsrs	r3, r3, #2
 8003808:	3302      	adds	r3, #2
 800380a:	69ba      	ldr	r2, [r7, #24]
 800380c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003810:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003818:	693b      	ldr	r3, [r7, #16]
 800381a:	43db      	mvns	r3, r3
 800381c:	69ba      	ldr	r2, [r7, #24]
 800381e:	4013      	ands	r3, r2
 8003820:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003822:	683b      	ldr	r3, [r7, #0]
 8003824:	685b      	ldr	r3, [r3, #4]
 8003826:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800382a:	2b00      	cmp	r3, #0
 800382c:	d003      	beq.n	8003836 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800382e:	69ba      	ldr	r2, [r7, #24]
 8003830:	693b      	ldr	r3, [r7, #16]
 8003832:	4313      	orrs	r3, r2
 8003834:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8003836:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800383a:	69bb      	ldr	r3, [r7, #24]
 800383c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800383e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003842:	685b      	ldr	r3, [r3, #4]
 8003844:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003846:	693b      	ldr	r3, [r7, #16]
 8003848:	43db      	mvns	r3, r3
 800384a:	69ba      	ldr	r2, [r7, #24]
 800384c:	4013      	ands	r3, r2
 800384e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003850:	683b      	ldr	r3, [r7, #0]
 8003852:	685b      	ldr	r3, [r3, #4]
 8003854:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003858:	2b00      	cmp	r3, #0
 800385a:	d003      	beq.n	8003864 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800385c:	69ba      	ldr	r2, [r7, #24]
 800385e:	693b      	ldr	r3, [r7, #16]
 8003860:	4313      	orrs	r3, r2
 8003862:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8003864:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003868:	69bb      	ldr	r3, [r7, #24]
 800386a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800386c:	697b      	ldr	r3, [r7, #20]
 800386e:	685b      	ldr	r3, [r3, #4]
 8003870:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003872:	693b      	ldr	r3, [r7, #16]
 8003874:	43db      	mvns	r3, r3
 8003876:	69ba      	ldr	r2, [r7, #24]
 8003878:	4013      	ands	r3, r2
 800387a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800387c:	683b      	ldr	r3, [r7, #0]
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003884:	2b00      	cmp	r3, #0
 8003886:	d003      	beq.n	8003890 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8003888:	69ba      	ldr	r2, [r7, #24]
 800388a:	693b      	ldr	r3, [r7, #16]
 800388c:	4313      	orrs	r3, r2
 800388e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003890:	697b      	ldr	r3, [r7, #20]
 8003892:	69ba      	ldr	r2, [r7, #24]
 8003894:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8003896:	697b      	ldr	r3, [r7, #20]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800389c:	693b      	ldr	r3, [r7, #16]
 800389e:	43db      	mvns	r3, r3
 80038a0:	69ba      	ldr	r2, [r7, #24]
 80038a2:	4013      	ands	r3, r2
 80038a4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	685b      	ldr	r3, [r3, #4]
 80038aa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d003      	beq.n	80038ba <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80038b2:	69ba      	ldr	r2, [r7, #24]
 80038b4:	693b      	ldr	r3, [r7, #16]
 80038b6:	4313      	orrs	r3, r2
 80038b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80038ba:	697b      	ldr	r3, [r7, #20]
 80038bc:	69ba      	ldr	r2, [r7, #24]
 80038be:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80038c0:	69fb      	ldr	r3, [r7, #28]
 80038c2:	3301      	adds	r3, #1
 80038c4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	681a      	ldr	r2, [r3, #0]
 80038ca:	69fb      	ldr	r3, [r7, #28]
 80038cc:	fa22 f303 	lsr.w	r3, r2, r3
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	f47f ae63 	bne.w	800359c <HAL_GPIO_Init+0x14>
  }
}
 80038d6:	bf00      	nop
 80038d8:	bf00      	nop
 80038da:	3724      	adds	r7, #36	@ 0x24
 80038dc:	46bd      	mov	sp, r7
 80038de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e2:	4770      	bx	lr
 80038e4:	58000400 	.word	0x58000400

080038e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80038e8:	b480      	push	{r7}
 80038ea:	b083      	sub	sp, #12
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
 80038f0:	460b      	mov	r3, r1
 80038f2:	807b      	strh	r3, [r7, #2]
 80038f4:	4613      	mov	r3, r2
 80038f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80038f8:	787b      	ldrb	r3, [r7, #1]
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d003      	beq.n	8003906 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80038fe:	887a      	ldrh	r2, [r7, #2]
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8003904:	e003      	b.n	800390e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003906:	887b      	ldrh	r3, [r7, #2]
 8003908:	041a      	lsls	r2, r3, #16
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	619a      	str	r2, [r3, #24]
}
 800390e:	bf00      	nop
 8003910:	370c      	adds	r7, #12
 8003912:	46bd      	mov	sp, r7
 8003914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003918:	4770      	bx	lr

0800391a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800391a:	b480      	push	{r7}
 800391c:	b085      	sub	sp, #20
 800391e:	af00      	add	r7, sp, #0
 8003920:	6078      	str	r0, [r7, #4]
 8003922:	460b      	mov	r3, r1
 8003924:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	695b      	ldr	r3, [r3, #20]
 800392a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800392c:	887a      	ldrh	r2, [r7, #2]
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	4013      	ands	r3, r2
 8003932:	041a      	lsls	r2, r3, #16
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	43d9      	mvns	r1, r3
 8003938:	887b      	ldrh	r3, [r7, #2]
 800393a:	400b      	ands	r3, r1
 800393c:	431a      	orrs	r2, r3
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	619a      	str	r2, [r3, #24]
}
 8003942:	bf00      	nop
 8003944:	3714      	adds	r7, #20
 8003946:	46bd      	mov	sp, r7
 8003948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394c:	4770      	bx	lr
	...

08003950 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b084      	sub	sp, #16
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8003958:	4b19      	ldr	r3, [pc, #100]	@ (80039c0 <HAL_PWREx_ConfigSupply+0x70>)
 800395a:	68db      	ldr	r3, [r3, #12]
 800395c:	f003 0304 	and.w	r3, r3, #4
 8003960:	2b04      	cmp	r3, #4
 8003962:	d00a      	beq.n	800397a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003964:	4b16      	ldr	r3, [pc, #88]	@ (80039c0 <HAL_PWREx_ConfigSupply+0x70>)
 8003966:	68db      	ldr	r3, [r3, #12]
 8003968:	f003 0307 	and.w	r3, r3, #7
 800396c:	687a      	ldr	r2, [r7, #4]
 800396e:	429a      	cmp	r2, r3
 8003970:	d001      	beq.n	8003976 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8003972:	2301      	movs	r3, #1
 8003974:	e01f      	b.n	80039b6 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8003976:	2300      	movs	r3, #0
 8003978:	e01d      	b.n	80039b6 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800397a:	4b11      	ldr	r3, [pc, #68]	@ (80039c0 <HAL_PWREx_ConfigSupply+0x70>)
 800397c:	68db      	ldr	r3, [r3, #12]
 800397e:	f023 0207 	bic.w	r2, r3, #7
 8003982:	490f      	ldr	r1, [pc, #60]	@ (80039c0 <HAL_PWREx_ConfigSupply+0x70>)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	4313      	orrs	r3, r2
 8003988:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800398a:	f7fe fd7f 	bl	800248c <HAL_GetTick>
 800398e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003990:	e009      	b.n	80039a6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003992:	f7fe fd7b 	bl	800248c <HAL_GetTick>
 8003996:	4602      	mov	r2, r0
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	1ad3      	subs	r3, r2, r3
 800399c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80039a0:	d901      	bls.n	80039a6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80039a2:	2301      	movs	r3, #1
 80039a4:	e007      	b.n	80039b6 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80039a6:	4b06      	ldr	r3, [pc, #24]	@ (80039c0 <HAL_PWREx_ConfigSupply+0x70>)
 80039a8:	685b      	ldr	r3, [r3, #4]
 80039aa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80039ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80039b2:	d1ee      	bne.n	8003992 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80039b4:	2300      	movs	r3, #0
}
 80039b6:	4618      	mov	r0, r3
 80039b8:	3710      	adds	r7, #16
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bd80      	pop	{r7, pc}
 80039be:	bf00      	nop
 80039c0:	58024800 	.word	0x58024800

080039c4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b08c      	sub	sp, #48	@ 0x30
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d102      	bne.n	80039d8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80039d2:	2301      	movs	r3, #1
 80039d4:	f000 bc48 	b.w	8004268 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f003 0301 	and.w	r3, r3, #1
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	f000 8088 	beq.w	8003af6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80039e6:	4b99      	ldr	r3, [pc, #612]	@ (8003c4c <HAL_RCC_OscConfig+0x288>)
 80039e8:	691b      	ldr	r3, [r3, #16]
 80039ea:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80039ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80039f0:	4b96      	ldr	r3, [pc, #600]	@ (8003c4c <HAL_RCC_OscConfig+0x288>)
 80039f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039f4:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80039f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039f8:	2b10      	cmp	r3, #16
 80039fa:	d007      	beq.n	8003a0c <HAL_RCC_OscConfig+0x48>
 80039fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039fe:	2b18      	cmp	r3, #24
 8003a00:	d111      	bne.n	8003a26 <HAL_RCC_OscConfig+0x62>
 8003a02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a04:	f003 0303 	and.w	r3, r3, #3
 8003a08:	2b02      	cmp	r3, #2
 8003a0a:	d10c      	bne.n	8003a26 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a0c:	4b8f      	ldr	r3, [pc, #572]	@ (8003c4c <HAL_RCC_OscConfig+0x288>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d06d      	beq.n	8003af4 <HAL_RCC_OscConfig+0x130>
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	685b      	ldr	r3, [r3, #4]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d169      	bne.n	8003af4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003a20:	2301      	movs	r3, #1
 8003a22:	f000 bc21 	b.w	8004268 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	685b      	ldr	r3, [r3, #4]
 8003a2a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a2e:	d106      	bne.n	8003a3e <HAL_RCC_OscConfig+0x7a>
 8003a30:	4b86      	ldr	r3, [pc, #536]	@ (8003c4c <HAL_RCC_OscConfig+0x288>)
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4a85      	ldr	r2, [pc, #532]	@ (8003c4c <HAL_RCC_OscConfig+0x288>)
 8003a36:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a3a:	6013      	str	r3, [r2, #0]
 8003a3c:	e02e      	b.n	8003a9c <HAL_RCC_OscConfig+0xd8>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	685b      	ldr	r3, [r3, #4]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d10c      	bne.n	8003a60 <HAL_RCC_OscConfig+0x9c>
 8003a46:	4b81      	ldr	r3, [pc, #516]	@ (8003c4c <HAL_RCC_OscConfig+0x288>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4a80      	ldr	r2, [pc, #512]	@ (8003c4c <HAL_RCC_OscConfig+0x288>)
 8003a4c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a50:	6013      	str	r3, [r2, #0]
 8003a52:	4b7e      	ldr	r3, [pc, #504]	@ (8003c4c <HAL_RCC_OscConfig+0x288>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	4a7d      	ldr	r2, [pc, #500]	@ (8003c4c <HAL_RCC_OscConfig+0x288>)
 8003a58:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003a5c:	6013      	str	r3, [r2, #0]
 8003a5e:	e01d      	b.n	8003a9c <HAL_RCC_OscConfig+0xd8>
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003a68:	d10c      	bne.n	8003a84 <HAL_RCC_OscConfig+0xc0>
 8003a6a:	4b78      	ldr	r3, [pc, #480]	@ (8003c4c <HAL_RCC_OscConfig+0x288>)
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	4a77      	ldr	r2, [pc, #476]	@ (8003c4c <HAL_RCC_OscConfig+0x288>)
 8003a70:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003a74:	6013      	str	r3, [r2, #0]
 8003a76:	4b75      	ldr	r3, [pc, #468]	@ (8003c4c <HAL_RCC_OscConfig+0x288>)
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	4a74      	ldr	r2, [pc, #464]	@ (8003c4c <HAL_RCC_OscConfig+0x288>)
 8003a7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a80:	6013      	str	r3, [r2, #0]
 8003a82:	e00b      	b.n	8003a9c <HAL_RCC_OscConfig+0xd8>
 8003a84:	4b71      	ldr	r3, [pc, #452]	@ (8003c4c <HAL_RCC_OscConfig+0x288>)
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4a70      	ldr	r2, [pc, #448]	@ (8003c4c <HAL_RCC_OscConfig+0x288>)
 8003a8a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a8e:	6013      	str	r3, [r2, #0]
 8003a90:	4b6e      	ldr	r3, [pc, #440]	@ (8003c4c <HAL_RCC_OscConfig+0x288>)
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a6d      	ldr	r2, [pc, #436]	@ (8003c4c <HAL_RCC_OscConfig+0x288>)
 8003a96:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003a9a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d013      	beq.n	8003acc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003aa4:	f7fe fcf2 	bl	800248c <HAL_GetTick>
 8003aa8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003aaa:	e008      	b.n	8003abe <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003aac:	f7fe fcee 	bl	800248c <HAL_GetTick>
 8003ab0:	4602      	mov	r2, r0
 8003ab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ab4:	1ad3      	subs	r3, r2, r3
 8003ab6:	2b64      	cmp	r3, #100	@ 0x64
 8003ab8:	d901      	bls.n	8003abe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003aba:	2303      	movs	r3, #3
 8003abc:	e3d4      	b.n	8004268 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003abe:	4b63      	ldr	r3, [pc, #396]	@ (8003c4c <HAL_RCC_OscConfig+0x288>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d0f0      	beq.n	8003aac <HAL_RCC_OscConfig+0xe8>
 8003aca:	e014      	b.n	8003af6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003acc:	f7fe fcde 	bl	800248c <HAL_GetTick>
 8003ad0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003ad2:	e008      	b.n	8003ae6 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ad4:	f7fe fcda 	bl	800248c <HAL_GetTick>
 8003ad8:	4602      	mov	r2, r0
 8003ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003adc:	1ad3      	subs	r3, r2, r3
 8003ade:	2b64      	cmp	r3, #100	@ 0x64
 8003ae0:	d901      	bls.n	8003ae6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003ae2:	2303      	movs	r3, #3
 8003ae4:	e3c0      	b.n	8004268 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003ae6:	4b59      	ldr	r3, [pc, #356]	@ (8003c4c <HAL_RCC_OscConfig+0x288>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d1f0      	bne.n	8003ad4 <HAL_RCC_OscConfig+0x110>
 8003af2:	e000      	b.n	8003af6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003af4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f003 0302 	and.w	r3, r3, #2
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	f000 80ca 	beq.w	8003c98 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003b04:	4b51      	ldr	r3, [pc, #324]	@ (8003c4c <HAL_RCC_OscConfig+0x288>)
 8003b06:	691b      	ldr	r3, [r3, #16]
 8003b08:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003b0c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003b0e:	4b4f      	ldr	r3, [pc, #316]	@ (8003c4c <HAL_RCC_OscConfig+0x288>)
 8003b10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b12:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003b14:	6a3b      	ldr	r3, [r7, #32]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d007      	beq.n	8003b2a <HAL_RCC_OscConfig+0x166>
 8003b1a:	6a3b      	ldr	r3, [r7, #32]
 8003b1c:	2b18      	cmp	r3, #24
 8003b1e:	d156      	bne.n	8003bce <HAL_RCC_OscConfig+0x20a>
 8003b20:	69fb      	ldr	r3, [r7, #28]
 8003b22:	f003 0303 	and.w	r3, r3, #3
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d151      	bne.n	8003bce <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003b2a:	4b48      	ldr	r3, [pc, #288]	@ (8003c4c <HAL_RCC_OscConfig+0x288>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f003 0304 	and.w	r3, r3, #4
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d005      	beq.n	8003b42 <HAL_RCC_OscConfig+0x17e>
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	68db      	ldr	r3, [r3, #12]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d101      	bne.n	8003b42 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8003b3e:	2301      	movs	r3, #1
 8003b40:	e392      	b.n	8004268 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003b42:	4b42      	ldr	r3, [pc, #264]	@ (8003c4c <HAL_RCC_OscConfig+0x288>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f023 0219 	bic.w	r2, r3, #25
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	68db      	ldr	r3, [r3, #12]
 8003b4e:	493f      	ldr	r1, [pc, #252]	@ (8003c4c <HAL_RCC_OscConfig+0x288>)
 8003b50:	4313      	orrs	r3, r2
 8003b52:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b54:	f7fe fc9a 	bl	800248c <HAL_GetTick>
 8003b58:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003b5a:	e008      	b.n	8003b6e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b5c:	f7fe fc96 	bl	800248c <HAL_GetTick>
 8003b60:	4602      	mov	r2, r0
 8003b62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b64:	1ad3      	subs	r3, r2, r3
 8003b66:	2b02      	cmp	r3, #2
 8003b68:	d901      	bls.n	8003b6e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003b6a:	2303      	movs	r3, #3
 8003b6c:	e37c      	b.n	8004268 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003b6e:	4b37      	ldr	r3, [pc, #220]	@ (8003c4c <HAL_RCC_OscConfig+0x288>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f003 0304 	and.w	r3, r3, #4
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d0f0      	beq.n	8003b5c <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b7a:	f7fe fc93 	bl	80024a4 <HAL_GetREVID>
 8003b7e:	4603      	mov	r3, r0
 8003b80:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003b84:	4293      	cmp	r3, r2
 8003b86:	d817      	bhi.n	8003bb8 <HAL_RCC_OscConfig+0x1f4>
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	691b      	ldr	r3, [r3, #16]
 8003b8c:	2b40      	cmp	r3, #64	@ 0x40
 8003b8e:	d108      	bne.n	8003ba2 <HAL_RCC_OscConfig+0x1de>
 8003b90:	4b2e      	ldr	r3, [pc, #184]	@ (8003c4c <HAL_RCC_OscConfig+0x288>)
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003b98:	4a2c      	ldr	r2, [pc, #176]	@ (8003c4c <HAL_RCC_OscConfig+0x288>)
 8003b9a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b9e:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003ba0:	e07a      	b.n	8003c98 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ba2:	4b2a      	ldr	r3, [pc, #168]	@ (8003c4c <HAL_RCC_OscConfig+0x288>)
 8003ba4:	685b      	ldr	r3, [r3, #4]
 8003ba6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	691b      	ldr	r3, [r3, #16]
 8003bae:	031b      	lsls	r3, r3, #12
 8003bb0:	4926      	ldr	r1, [pc, #152]	@ (8003c4c <HAL_RCC_OscConfig+0x288>)
 8003bb2:	4313      	orrs	r3, r2
 8003bb4:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003bb6:	e06f      	b.n	8003c98 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bb8:	4b24      	ldr	r3, [pc, #144]	@ (8003c4c <HAL_RCC_OscConfig+0x288>)
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	691b      	ldr	r3, [r3, #16]
 8003bc4:	061b      	lsls	r3, r3, #24
 8003bc6:	4921      	ldr	r1, [pc, #132]	@ (8003c4c <HAL_RCC_OscConfig+0x288>)
 8003bc8:	4313      	orrs	r3, r2
 8003bca:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003bcc:	e064      	b.n	8003c98 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	68db      	ldr	r3, [r3, #12]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d047      	beq.n	8003c66 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003bd6:	4b1d      	ldr	r3, [pc, #116]	@ (8003c4c <HAL_RCC_OscConfig+0x288>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f023 0219 	bic.w	r2, r3, #25
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	68db      	ldr	r3, [r3, #12]
 8003be2:	491a      	ldr	r1, [pc, #104]	@ (8003c4c <HAL_RCC_OscConfig+0x288>)
 8003be4:	4313      	orrs	r3, r2
 8003be6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003be8:	f7fe fc50 	bl	800248c <HAL_GetTick>
 8003bec:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003bee:	e008      	b.n	8003c02 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003bf0:	f7fe fc4c 	bl	800248c <HAL_GetTick>
 8003bf4:	4602      	mov	r2, r0
 8003bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bf8:	1ad3      	subs	r3, r2, r3
 8003bfa:	2b02      	cmp	r3, #2
 8003bfc:	d901      	bls.n	8003c02 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8003bfe:	2303      	movs	r3, #3
 8003c00:	e332      	b.n	8004268 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003c02:	4b12      	ldr	r3, [pc, #72]	@ (8003c4c <HAL_RCC_OscConfig+0x288>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f003 0304 	and.w	r3, r3, #4
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d0f0      	beq.n	8003bf0 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c0e:	f7fe fc49 	bl	80024a4 <HAL_GetREVID>
 8003c12:	4603      	mov	r3, r0
 8003c14:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003c18:	4293      	cmp	r3, r2
 8003c1a:	d819      	bhi.n	8003c50 <HAL_RCC_OscConfig+0x28c>
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	691b      	ldr	r3, [r3, #16]
 8003c20:	2b40      	cmp	r3, #64	@ 0x40
 8003c22:	d108      	bne.n	8003c36 <HAL_RCC_OscConfig+0x272>
 8003c24:	4b09      	ldr	r3, [pc, #36]	@ (8003c4c <HAL_RCC_OscConfig+0x288>)
 8003c26:	685b      	ldr	r3, [r3, #4]
 8003c28:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003c2c:	4a07      	ldr	r2, [pc, #28]	@ (8003c4c <HAL_RCC_OscConfig+0x288>)
 8003c2e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c32:	6053      	str	r3, [r2, #4]
 8003c34:	e030      	b.n	8003c98 <HAL_RCC_OscConfig+0x2d4>
 8003c36:	4b05      	ldr	r3, [pc, #20]	@ (8003c4c <HAL_RCC_OscConfig+0x288>)
 8003c38:	685b      	ldr	r3, [r3, #4]
 8003c3a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	691b      	ldr	r3, [r3, #16]
 8003c42:	031b      	lsls	r3, r3, #12
 8003c44:	4901      	ldr	r1, [pc, #4]	@ (8003c4c <HAL_RCC_OscConfig+0x288>)
 8003c46:	4313      	orrs	r3, r2
 8003c48:	604b      	str	r3, [r1, #4]
 8003c4a:	e025      	b.n	8003c98 <HAL_RCC_OscConfig+0x2d4>
 8003c4c:	58024400 	.word	0x58024400
 8003c50:	4b9a      	ldr	r3, [pc, #616]	@ (8003ebc <HAL_RCC_OscConfig+0x4f8>)
 8003c52:	685b      	ldr	r3, [r3, #4]
 8003c54:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	691b      	ldr	r3, [r3, #16]
 8003c5c:	061b      	lsls	r3, r3, #24
 8003c5e:	4997      	ldr	r1, [pc, #604]	@ (8003ebc <HAL_RCC_OscConfig+0x4f8>)
 8003c60:	4313      	orrs	r3, r2
 8003c62:	604b      	str	r3, [r1, #4]
 8003c64:	e018      	b.n	8003c98 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003c66:	4b95      	ldr	r3, [pc, #596]	@ (8003ebc <HAL_RCC_OscConfig+0x4f8>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	4a94      	ldr	r2, [pc, #592]	@ (8003ebc <HAL_RCC_OscConfig+0x4f8>)
 8003c6c:	f023 0301 	bic.w	r3, r3, #1
 8003c70:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c72:	f7fe fc0b 	bl	800248c <HAL_GetTick>
 8003c76:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003c78:	e008      	b.n	8003c8c <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c7a:	f7fe fc07 	bl	800248c <HAL_GetTick>
 8003c7e:	4602      	mov	r2, r0
 8003c80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c82:	1ad3      	subs	r3, r2, r3
 8003c84:	2b02      	cmp	r3, #2
 8003c86:	d901      	bls.n	8003c8c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8003c88:	2303      	movs	r3, #3
 8003c8a:	e2ed      	b.n	8004268 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003c8c:	4b8b      	ldr	r3, [pc, #556]	@ (8003ebc <HAL_RCC_OscConfig+0x4f8>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f003 0304 	and.w	r3, r3, #4
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d1f0      	bne.n	8003c7a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f003 0310 	and.w	r3, r3, #16
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	f000 80a9 	beq.w	8003df8 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003ca6:	4b85      	ldr	r3, [pc, #532]	@ (8003ebc <HAL_RCC_OscConfig+0x4f8>)
 8003ca8:	691b      	ldr	r3, [r3, #16]
 8003caa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003cae:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003cb0:	4b82      	ldr	r3, [pc, #520]	@ (8003ebc <HAL_RCC_OscConfig+0x4f8>)
 8003cb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cb4:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8003cb6:	69bb      	ldr	r3, [r7, #24]
 8003cb8:	2b08      	cmp	r3, #8
 8003cba:	d007      	beq.n	8003ccc <HAL_RCC_OscConfig+0x308>
 8003cbc:	69bb      	ldr	r3, [r7, #24]
 8003cbe:	2b18      	cmp	r3, #24
 8003cc0:	d13a      	bne.n	8003d38 <HAL_RCC_OscConfig+0x374>
 8003cc2:	697b      	ldr	r3, [r7, #20]
 8003cc4:	f003 0303 	and.w	r3, r3, #3
 8003cc8:	2b01      	cmp	r3, #1
 8003cca:	d135      	bne.n	8003d38 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003ccc:	4b7b      	ldr	r3, [pc, #492]	@ (8003ebc <HAL_RCC_OscConfig+0x4f8>)
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d005      	beq.n	8003ce4 <HAL_RCC_OscConfig+0x320>
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	69db      	ldr	r3, [r3, #28]
 8003cdc:	2b80      	cmp	r3, #128	@ 0x80
 8003cde:	d001      	beq.n	8003ce4 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8003ce0:	2301      	movs	r3, #1
 8003ce2:	e2c1      	b.n	8004268 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003ce4:	f7fe fbde 	bl	80024a4 <HAL_GetREVID>
 8003ce8:	4603      	mov	r3, r0
 8003cea:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d817      	bhi.n	8003d22 <HAL_RCC_OscConfig+0x35e>
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6a1b      	ldr	r3, [r3, #32]
 8003cf6:	2b20      	cmp	r3, #32
 8003cf8:	d108      	bne.n	8003d0c <HAL_RCC_OscConfig+0x348>
 8003cfa:	4b70      	ldr	r3, [pc, #448]	@ (8003ebc <HAL_RCC_OscConfig+0x4f8>)
 8003cfc:	685b      	ldr	r3, [r3, #4]
 8003cfe:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003d02:	4a6e      	ldr	r2, [pc, #440]	@ (8003ebc <HAL_RCC_OscConfig+0x4f8>)
 8003d04:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003d08:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003d0a:	e075      	b.n	8003df8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003d0c:	4b6b      	ldr	r3, [pc, #428]	@ (8003ebc <HAL_RCC_OscConfig+0x4f8>)
 8003d0e:	685b      	ldr	r3, [r3, #4]
 8003d10:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6a1b      	ldr	r3, [r3, #32]
 8003d18:	069b      	lsls	r3, r3, #26
 8003d1a:	4968      	ldr	r1, [pc, #416]	@ (8003ebc <HAL_RCC_OscConfig+0x4f8>)
 8003d1c:	4313      	orrs	r3, r2
 8003d1e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003d20:	e06a      	b.n	8003df8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003d22:	4b66      	ldr	r3, [pc, #408]	@ (8003ebc <HAL_RCC_OscConfig+0x4f8>)
 8003d24:	68db      	ldr	r3, [r3, #12]
 8003d26:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6a1b      	ldr	r3, [r3, #32]
 8003d2e:	061b      	lsls	r3, r3, #24
 8003d30:	4962      	ldr	r1, [pc, #392]	@ (8003ebc <HAL_RCC_OscConfig+0x4f8>)
 8003d32:	4313      	orrs	r3, r2
 8003d34:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003d36:	e05f      	b.n	8003df8 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	69db      	ldr	r3, [r3, #28]
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d042      	beq.n	8003dc6 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003d40:	4b5e      	ldr	r3, [pc, #376]	@ (8003ebc <HAL_RCC_OscConfig+0x4f8>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	4a5d      	ldr	r2, [pc, #372]	@ (8003ebc <HAL_RCC_OscConfig+0x4f8>)
 8003d46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003d4a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d4c:	f7fe fb9e 	bl	800248c <HAL_GetTick>
 8003d50:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003d52:	e008      	b.n	8003d66 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003d54:	f7fe fb9a 	bl	800248c <HAL_GetTick>
 8003d58:	4602      	mov	r2, r0
 8003d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d5c:	1ad3      	subs	r3, r2, r3
 8003d5e:	2b02      	cmp	r3, #2
 8003d60:	d901      	bls.n	8003d66 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8003d62:	2303      	movs	r3, #3
 8003d64:	e280      	b.n	8004268 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003d66:	4b55      	ldr	r3, [pc, #340]	@ (8003ebc <HAL_RCC_OscConfig+0x4f8>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d0f0      	beq.n	8003d54 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003d72:	f7fe fb97 	bl	80024a4 <HAL_GetREVID>
 8003d76:	4603      	mov	r3, r0
 8003d78:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003d7c:	4293      	cmp	r3, r2
 8003d7e:	d817      	bhi.n	8003db0 <HAL_RCC_OscConfig+0x3ec>
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6a1b      	ldr	r3, [r3, #32]
 8003d84:	2b20      	cmp	r3, #32
 8003d86:	d108      	bne.n	8003d9a <HAL_RCC_OscConfig+0x3d6>
 8003d88:	4b4c      	ldr	r3, [pc, #304]	@ (8003ebc <HAL_RCC_OscConfig+0x4f8>)
 8003d8a:	685b      	ldr	r3, [r3, #4]
 8003d8c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003d90:	4a4a      	ldr	r2, [pc, #296]	@ (8003ebc <HAL_RCC_OscConfig+0x4f8>)
 8003d92:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003d96:	6053      	str	r3, [r2, #4]
 8003d98:	e02e      	b.n	8003df8 <HAL_RCC_OscConfig+0x434>
 8003d9a:	4b48      	ldr	r3, [pc, #288]	@ (8003ebc <HAL_RCC_OscConfig+0x4f8>)
 8003d9c:	685b      	ldr	r3, [r3, #4]
 8003d9e:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6a1b      	ldr	r3, [r3, #32]
 8003da6:	069b      	lsls	r3, r3, #26
 8003da8:	4944      	ldr	r1, [pc, #272]	@ (8003ebc <HAL_RCC_OscConfig+0x4f8>)
 8003daa:	4313      	orrs	r3, r2
 8003dac:	604b      	str	r3, [r1, #4]
 8003dae:	e023      	b.n	8003df8 <HAL_RCC_OscConfig+0x434>
 8003db0:	4b42      	ldr	r3, [pc, #264]	@ (8003ebc <HAL_RCC_OscConfig+0x4f8>)
 8003db2:	68db      	ldr	r3, [r3, #12]
 8003db4:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6a1b      	ldr	r3, [r3, #32]
 8003dbc:	061b      	lsls	r3, r3, #24
 8003dbe:	493f      	ldr	r1, [pc, #252]	@ (8003ebc <HAL_RCC_OscConfig+0x4f8>)
 8003dc0:	4313      	orrs	r3, r2
 8003dc2:	60cb      	str	r3, [r1, #12]
 8003dc4:	e018      	b.n	8003df8 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003dc6:	4b3d      	ldr	r3, [pc, #244]	@ (8003ebc <HAL_RCC_OscConfig+0x4f8>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	4a3c      	ldr	r2, [pc, #240]	@ (8003ebc <HAL_RCC_OscConfig+0x4f8>)
 8003dcc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003dd0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dd2:	f7fe fb5b 	bl	800248c <HAL_GetTick>
 8003dd6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003dd8:	e008      	b.n	8003dec <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003dda:	f7fe fb57 	bl	800248c <HAL_GetTick>
 8003dde:	4602      	mov	r2, r0
 8003de0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003de2:	1ad3      	subs	r3, r2, r3
 8003de4:	2b02      	cmp	r3, #2
 8003de6:	d901      	bls.n	8003dec <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003de8:	2303      	movs	r3, #3
 8003dea:	e23d      	b.n	8004268 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003dec:	4b33      	ldr	r3, [pc, #204]	@ (8003ebc <HAL_RCC_OscConfig+0x4f8>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d1f0      	bne.n	8003dda <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f003 0308 	and.w	r3, r3, #8
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d036      	beq.n	8003e72 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	695b      	ldr	r3, [r3, #20]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d019      	beq.n	8003e40 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e0c:	4b2b      	ldr	r3, [pc, #172]	@ (8003ebc <HAL_RCC_OscConfig+0x4f8>)
 8003e0e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e10:	4a2a      	ldr	r2, [pc, #168]	@ (8003ebc <HAL_RCC_OscConfig+0x4f8>)
 8003e12:	f043 0301 	orr.w	r3, r3, #1
 8003e16:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e18:	f7fe fb38 	bl	800248c <HAL_GetTick>
 8003e1c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003e1e:	e008      	b.n	8003e32 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e20:	f7fe fb34 	bl	800248c <HAL_GetTick>
 8003e24:	4602      	mov	r2, r0
 8003e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e28:	1ad3      	subs	r3, r2, r3
 8003e2a:	2b02      	cmp	r3, #2
 8003e2c:	d901      	bls.n	8003e32 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8003e2e:	2303      	movs	r3, #3
 8003e30:	e21a      	b.n	8004268 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003e32:	4b22      	ldr	r3, [pc, #136]	@ (8003ebc <HAL_RCC_OscConfig+0x4f8>)
 8003e34:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e36:	f003 0302 	and.w	r3, r3, #2
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d0f0      	beq.n	8003e20 <HAL_RCC_OscConfig+0x45c>
 8003e3e:	e018      	b.n	8003e72 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e40:	4b1e      	ldr	r3, [pc, #120]	@ (8003ebc <HAL_RCC_OscConfig+0x4f8>)
 8003e42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e44:	4a1d      	ldr	r2, [pc, #116]	@ (8003ebc <HAL_RCC_OscConfig+0x4f8>)
 8003e46:	f023 0301 	bic.w	r3, r3, #1
 8003e4a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e4c:	f7fe fb1e 	bl	800248c <HAL_GetTick>
 8003e50:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003e52:	e008      	b.n	8003e66 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e54:	f7fe fb1a 	bl	800248c <HAL_GetTick>
 8003e58:	4602      	mov	r2, r0
 8003e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e5c:	1ad3      	subs	r3, r2, r3
 8003e5e:	2b02      	cmp	r3, #2
 8003e60:	d901      	bls.n	8003e66 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8003e62:	2303      	movs	r3, #3
 8003e64:	e200      	b.n	8004268 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003e66:	4b15      	ldr	r3, [pc, #84]	@ (8003ebc <HAL_RCC_OscConfig+0x4f8>)
 8003e68:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e6a:	f003 0302 	and.w	r3, r3, #2
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d1f0      	bne.n	8003e54 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f003 0320 	and.w	r3, r3, #32
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d039      	beq.n	8003ef2 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	699b      	ldr	r3, [r3, #24]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d01c      	beq.n	8003ec0 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003e86:	4b0d      	ldr	r3, [pc, #52]	@ (8003ebc <HAL_RCC_OscConfig+0x4f8>)
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	4a0c      	ldr	r2, [pc, #48]	@ (8003ebc <HAL_RCC_OscConfig+0x4f8>)
 8003e8c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003e90:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003e92:	f7fe fafb 	bl	800248c <HAL_GetTick>
 8003e96:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003e98:	e008      	b.n	8003eac <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003e9a:	f7fe faf7 	bl	800248c <HAL_GetTick>
 8003e9e:	4602      	mov	r2, r0
 8003ea0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ea2:	1ad3      	subs	r3, r2, r3
 8003ea4:	2b02      	cmp	r3, #2
 8003ea6:	d901      	bls.n	8003eac <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8003ea8:	2303      	movs	r3, #3
 8003eaa:	e1dd      	b.n	8004268 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003eac:	4b03      	ldr	r3, [pc, #12]	@ (8003ebc <HAL_RCC_OscConfig+0x4f8>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d0f0      	beq.n	8003e9a <HAL_RCC_OscConfig+0x4d6>
 8003eb8:	e01b      	b.n	8003ef2 <HAL_RCC_OscConfig+0x52e>
 8003eba:	bf00      	nop
 8003ebc:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003ec0:	4b9b      	ldr	r3, [pc, #620]	@ (8004130 <HAL_RCC_OscConfig+0x76c>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4a9a      	ldr	r2, [pc, #616]	@ (8004130 <HAL_RCC_OscConfig+0x76c>)
 8003ec6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003eca:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003ecc:	f7fe fade 	bl	800248c <HAL_GetTick>
 8003ed0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003ed2:	e008      	b.n	8003ee6 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003ed4:	f7fe fada 	bl	800248c <HAL_GetTick>
 8003ed8:	4602      	mov	r2, r0
 8003eda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003edc:	1ad3      	subs	r3, r2, r3
 8003ede:	2b02      	cmp	r3, #2
 8003ee0:	d901      	bls.n	8003ee6 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8003ee2:	2303      	movs	r3, #3
 8003ee4:	e1c0      	b.n	8004268 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003ee6:	4b92      	ldr	r3, [pc, #584]	@ (8004130 <HAL_RCC_OscConfig+0x76c>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d1f0      	bne.n	8003ed4 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f003 0304 	and.w	r3, r3, #4
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	f000 8081 	beq.w	8004002 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003f00:	4b8c      	ldr	r3, [pc, #560]	@ (8004134 <HAL_RCC_OscConfig+0x770>)
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	4a8b      	ldr	r2, [pc, #556]	@ (8004134 <HAL_RCC_OscConfig+0x770>)
 8003f06:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f0a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003f0c:	f7fe fabe 	bl	800248c <HAL_GetTick>
 8003f10:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003f12:	e008      	b.n	8003f26 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f14:	f7fe faba 	bl	800248c <HAL_GetTick>
 8003f18:	4602      	mov	r2, r0
 8003f1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f1c:	1ad3      	subs	r3, r2, r3
 8003f1e:	2b64      	cmp	r3, #100	@ 0x64
 8003f20:	d901      	bls.n	8003f26 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8003f22:	2303      	movs	r3, #3
 8003f24:	e1a0      	b.n	8004268 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003f26:	4b83      	ldr	r3, [pc, #524]	@ (8004134 <HAL_RCC_OscConfig+0x770>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d0f0      	beq.n	8003f14 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	689b      	ldr	r3, [r3, #8]
 8003f36:	2b01      	cmp	r3, #1
 8003f38:	d106      	bne.n	8003f48 <HAL_RCC_OscConfig+0x584>
 8003f3a:	4b7d      	ldr	r3, [pc, #500]	@ (8004130 <HAL_RCC_OscConfig+0x76c>)
 8003f3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f3e:	4a7c      	ldr	r2, [pc, #496]	@ (8004130 <HAL_RCC_OscConfig+0x76c>)
 8003f40:	f043 0301 	orr.w	r3, r3, #1
 8003f44:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f46:	e02d      	b.n	8003fa4 <HAL_RCC_OscConfig+0x5e0>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	689b      	ldr	r3, [r3, #8]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d10c      	bne.n	8003f6a <HAL_RCC_OscConfig+0x5a6>
 8003f50:	4b77      	ldr	r3, [pc, #476]	@ (8004130 <HAL_RCC_OscConfig+0x76c>)
 8003f52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f54:	4a76      	ldr	r2, [pc, #472]	@ (8004130 <HAL_RCC_OscConfig+0x76c>)
 8003f56:	f023 0301 	bic.w	r3, r3, #1
 8003f5a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f5c:	4b74      	ldr	r3, [pc, #464]	@ (8004130 <HAL_RCC_OscConfig+0x76c>)
 8003f5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f60:	4a73      	ldr	r2, [pc, #460]	@ (8004130 <HAL_RCC_OscConfig+0x76c>)
 8003f62:	f023 0304 	bic.w	r3, r3, #4
 8003f66:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f68:	e01c      	b.n	8003fa4 <HAL_RCC_OscConfig+0x5e0>
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	689b      	ldr	r3, [r3, #8]
 8003f6e:	2b05      	cmp	r3, #5
 8003f70:	d10c      	bne.n	8003f8c <HAL_RCC_OscConfig+0x5c8>
 8003f72:	4b6f      	ldr	r3, [pc, #444]	@ (8004130 <HAL_RCC_OscConfig+0x76c>)
 8003f74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f76:	4a6e      	ldr	r2, [pc, #440]	@ (8004130 <HAL_RCC_OscConfig+0x76c>)
 8003f78:	f043 0304 	orr.w	r3, r3, #4
 8003f7c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f7e:	4b6c      	ldr	r3, [pc, #432]	@ (8004130 <HAL_RCC_OscConfig+0x76c>)
 8003f80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f82:	4a6b      	ldr	r2, [pc, #428]	@ (8004130 <HAL_RCC_OscConfig+0x76c>)
 8003f84:	f043 0301 	orr.w	r3, r3, #1
 8003f88:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f8a:	e00b      	b.n	8003fa4 <HAL_RCC_OscConfig+0x5e0>
 8003f8c:	4b68      	ldr	r3, [pc, #416]	@ (8004130 <HAL_RCC_OscConfig+0x76c>)
 8003f8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f90:	4a67      	ldr	r2, [pc, #412]	@ (8004130 <HAL_RCC_OscConfig+0x76c>)
 8003f92:	f023 0301 	bic.w	r3, r3, #1
 8003f96:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f98:	4b65      	ldr	r3, [pc, #404]	@ (8004130 <HAL_RCC_OscConfig+0x76c>)
 8003f9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f9c:	4a64      	ldr	r2, [pc, #400]	@ (8004130 <HAL_RCC_OscConfig+0x76c>)
 8003f9e:	f023 0304 	bic.w	r3, r3, #4
 8003fa2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	689b      	ldr	r3, [r3, #8]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d015      	beq.n	8003fd8 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fac:	f7fe fa6e 	bl	800248c <HAL_GetTick>
 8003fb0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003fb2:	e00a      	b.n	8003fca <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fb4:	f7fe fa6a 	bl	800248c <HAL_GetTick>
 8003fb8:	4602      	mov	r2, r0
 8003fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fbc:	1ad3      	subs	r3, r2, r3
 8003fbe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d901      	bls.n	8003fca <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8003fc6:	2303      	movs	r3, #3
 8003fc8:	e14e      	b.n	8004268 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003fca:	4b59      	ldr	r3, [pc, #356]	@ (8004130 <HAL_RCC_OscConfig+0x76c>)
 8003fcc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fce:	f003 0302 	and.w	r3, r3, #2
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d0ee      	beq.n	8003fb4 <HAL_RCC_OscConfig+0x5f0>
 8003fd6:	e014      	b.n	8004002 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fd8:	f7fe fa58 	bl	800248c <HAL_GetTick>
 8003fdc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003fde:	e00a      	b.n	8003ff6 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fe0:	f7fe fa54 	bl	800248c <HAL_GetTick>
 8003fe4:	4602      	mov	r2, r0
 8003fe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fe8:	1ad3      	subs	r3, r2, r3
 8003fea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d901      	bls.n	8003ff6 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8003ff2:	2303      	movs	r3, #3
 8003ff4:	e138      	b.n	8004268 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003ff6:	4b4e      	ldr	r3, [pc, #312]	@ (8004130 <HAL_RCC_OscConfig+0x76c>)
 8003ff8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ffa:	f003 0302 	and.w	r3, r3, #2
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d1ee      	bne.n	8003fe0 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004006:	2b00      	cmp	r3, #0
 8004008:	f000 812d 	beq.w	8004266 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800400c:	4b48      	ldr	r3, [pc, #288]	@ (8004130 <HAL_RCC_OscConfig+0x76c>)
 800400e:	691b      	ldr	r3, [r3, #16]
 8004010:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004014:	2b18      	cmp	r3, #24
 8004016:	f000 80bd 	beq.w	8004194 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800401e:	2b02      	cmp	r3, #2
 8004020:	f040 809e 	bne.w	8004160 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004024:	4b42      	ldr	r3, [pc, #264]	@ (8004130 <HAL_RCC_OscConfig+0x76c>)
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4a41      	ldr	r2, [pc, #260]	@ (8004130 <HAL_RCC_OscConfig+0x76c>)
 800402a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800402e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004030:	f7fe fa2c 	bl	800248c <HAL_GetTick>
 8004034:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004036:	e008      	b.n	800404a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004038:	f7fe fa28 	bl	800248c <HAL_GetTick>
 800403c:	4602      	mov	r2, r0
 800403e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004040:	1ad3      	subs	r3, r2, r3
 8004042:	2b02      	cmp	r3, #2
 8004044:	d901      	bls.n	800404a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8004046:	2303      	movs	r3, #3
 8004048:	e10e      	b.n	8004268 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800404a:	4b39      	ldr	r3, [pc, #228]	@ (8004130 <HAL_RCC_OscConfig+0x76c>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004052:	2b00      	cmp	r3, #0
 8004054:	d1f0      	bne.n	8004038 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004056:	4b36      	ldr	r3, [pc, #216]	@ (8004130 <HAL_RCC_OscConfig+0x76c>)
 8004058:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800405a:	4b37      	ldr	r3, [pc, #220]	@ (8004138 <HAL_RCC_OscConfig+0x774>)
 800405c:	4013      	ands	r3, r2
 800405e:	687a      	ldr	r2, [r7, #4]
 8004060:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8004062:	687a      	ldr	r2, [r7, #4]
 8004064:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004066:	0112      	lsls	r2, r2, #4
 8004068:	430a      	orrs	r2, r1
 800406a:	4931      	ldr	r1, [pc, #196]	@ (8004130 <HAL_RCC_OscConfig+0x76c>)
 800406c:	4313      	orrs	r3, r2
 800406e:	628b      	str	r3, [r1, #40]	@ 0x28
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004074:	3b01      	subs	r3, #1
 8004076:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800407e:	3b01      	subs	r3, #1
 8004080:	025b      	lsls	r3, r3, #9
 8004082:	b29b      	uxth	r3, r3
 8004084:	431a      	orrs	r2, r3
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800408a:	3b01      	subs	r3, #1
 800408c:	041b      	lsls	r3, r3, #16
 800408e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004092:	431a      	orrs	r2, r3
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004098:	3b01      	subs	r3, #1
 800409a:	061b      	lsls	r3, r3, #24
 800409c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80040a0:	4923      	ldr	r1, [pc, #140]	@ (8004130 <HAL_RCC_OscConfig+0x76c>)
 80040a2:	4313      	orrs	r3, r2
 80040a4:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80040a6:	4b22      	ldr	r3, [pc, #136]	@ (8004130 <HAL_RCC_OscConfig+0x76c>)
 80040a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040aa:	4a21      	ldr	r2, [pc, #132]	@ (8004130 <HAL_RCC_OscConfig+0x76c>)
 80040ac:	f023 0301 	bic.w	r3, r3, #1
 80040b0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80040b2:	4b1f      	ldr	r3, [pc, #124]	@ (8004130 <HAL_RCC_OscConfig+0x76c>)
 80040b4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80040b6:	4b21      	ldr	r3, [pc, #132]	@ (800413c <HAL_RCC_OscConfig+0x778>)
 80040b8:	4013      	ands	r3, r2
 80040ba:	687a      	ldr	r2, [r7, #4]
 80040bc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80040be:	00d2      	lsls	r2, r2, #3
 80040c0:	491b      	ldr	r1, [pc, #108]	@ (8004130 <HAL_RCC_OscConfig+0x76c>)
 80040c2:	4313      	orrs	r3, r2
 80040c4:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80040c6:	4b1a      	ldr	r3, [pc, #104]	@ (8004130 <HAL_RCC_OscConfig+0x76c>)
 80040c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040ca:	f023 020c 	bic.w	r2, r3, #12
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040d2:	4917      	ldr	r1, [pc, #92]	@ (8004130 <HAL_RCC_OscConfig+0x76c>)
 80040d4:	4313      	orrs	r3, r2
 80040d6:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80040d8:	4b15      	ldr	r3, [pc, #84]	@ (8004130 <HAL_RCC_OscConfig+0x76c>)
 80040da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040dc:	f023 0202 	bic.w	r2, r3, #2
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040e4:	4912      	ldr	r1, [pc, #72]	@ (8004130 <HAL_RCC_OscConfig+0x76c>)
 80040e6:	4313      	orrs	r3, r2
 80040e8:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80040ea:	4b11      	ldr	r3, [pc, #68]	@ (8004130 <HAL_RCC_OscConfig+0x76c>)
 80040ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040ee:	4a10      	ldr	r2, [pc, #64]	@ (8004130 <HAL_RCC_OscConfig+0x76c>)
 80040f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040f4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80040f6:	4b0e      	ldr	r3, [pc, #56]	@ (8004130 <HAL_RCC_OscConfig+0x76c>)
 80040f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040fa:	4a0d      	ldr	r2, [pc, #52]	@ (8004130 <HAL_RCC_OscConfig+0x76c>)
 80040fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004100:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8004102:	4b0b      	ldr	r3, [pc, #44]	@ (8004130 <HAL_RCC_OscConfig+0x76c>)
 8004104:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004106:	4a0a      	ldr	r2, [pc, #40]	@ (8004130 <HAL_RCC_OscConfig+0x76c>)
 8004108:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800410c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800410e:	4b08      	ldr	r3, [pc, #32]	@ (8004130 <HAL_RCC_OscConfig+0x76c>)
 8004110:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004112:	4a07      	ldr	r2, [pc, #28]	@ (8004130 <HAL_RCC_OscConfig+0x76c>)
 8004114:	f043 0301 	orr.w	r3, r3, #1
 8004118:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800411a:	4b05      	ldr	r3, [pc, #20]	@ (8004130 <HAL_RCC_OscConfig+0x76c>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	4a04      	ldr	r2, [pc, #16]	@ (8004130 <HAL_RCC_OscConfig+0x76c>)
 8004120:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004124:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004126:	f7fe f9b1 	bl	800248c <HAL_GetTick>
 800412a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800412c:	e011      	b.n	8004152 <HAL_RCC_OscConfig+0x78e>
 800412e:	bf00      	nop
 8004130:	58024400 	.word	0x58024400
 8004134:	58024800 	.word	0x58024800
 8004138:	fffffc0c 	.word	0xfffffc0c
 800413c:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004140:	f7fe f9a4 	bl	800248c <HAL_GetTick>
 8004144:	4602      	mov	r2, r0
 8004146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004148:	1ad3      	subs	r3, r2, r3
 800414a:	2b02      	cmp	r3, #2
 800414c:	d901      	bls.n	8004152 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800414e:	2303      	movs	r3, #3
 8004150:	e08a      	b.n	8004268 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004152:	4b47      	ldr	r3, [pc, #284]	@ (8004270 <HAL_RCC_OscConfig+0x8ac>)
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800415a:	2b00      	cmp	r3, #0
 800415c:	d0f0      	beq.n	8004140 <HAL_RCC_OscConfig+0x77c>
 800415e:	e082      	b.n	8004266 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004160:	4b43      	ldr	r3, [pc, #268]	@ (8004270 <HAL_RCC_OscConfig+0x8ac>)
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	4a42      	ldr	r2, [pc, #264]	@ (8004270 <HAL_RCC_OscConfig+0x8ac>)
 8004166:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800416a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800416c:	f7fe f98e 	bl	800248c <HAL_GetTick>
 8004170:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004172:	e008      	b.n	8004186 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004174:	f7fe f98a 	bl	800248c <HAL_GetTick>
 8004178:	4602      	mov	r2, r0
 800417a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800417c:	1ad3      	subs	r3, r2, r3
 800417e:	2b02      	cmp	r3, #2
 8004180:	d901      	bls.n	8004186 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8004182:	2303      	movs	r3, #3
 8004184:	e070      	b.n	8004268 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004186:	4b3a      	ldr	r3, [pc, #232]	@ (8004270 <HAL_RCC_OscConfig+0x8ac>)
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800418e:	2b00      	cmp	r3, #0
 8004190:	d1f0      	bne.n	8004174 <HAL_RCC_OscConfig+0x7b0>
 8004192:	e068      	b.n	8004266 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8004194:	4b36      	ldr	r3, [pc, #216]	@ (8004270 <HAL_RCC_OscConfig+0x8ac>)
 8004196:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004198:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800419a:	4b35      	ldr	r3, [pc, #212]	@ (8004270 <HAL_RCC_OscConfig+0x8ac>)
 800419c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800419e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041a4:	2b01      	cmp	r3, #1
 80041a6:	d031      	beq.n	800420c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041a8:	693b      	ldr	r3, [r7, #16]
 80041aa:	f003 0203 	and.w	r2, r3, #3
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80041b2:	429a      	cmp	r2, r3
 80041b4:	d12a      	bne.n	800420c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80041b6:	693b      	ldr	r3, [r7, #16]
 80041b8:	091b      	lsrs	r3, r3, #4
 80041ba:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041c2:	429a      	cmp	r2, r3
 80041c4:	d122      	bne.n	800420c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041d0:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80041d2:	429a      	cmp	r2, r3
 80041d4:	d11a      	bne.n	800420c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	0a5b      	lsrs	r3, r3, #9
 80041da:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041e2:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80041e4:	429a      	cmp	r2, r3
 80041e6:	d111      	bne.n	800420c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	0c1b      	lsrs	r3, r3, #16
 80041ec:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041f4:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80041f6:	429a      	cmp	r2, r3
 80041f8:	d108      	bne.n	800420c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	0e1b      	lsrs	r3, r3, #24
 80041fe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004206:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004208:	429a      	cmp	r2, r3
 800420a:	d001      	beq.n	8004210 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800420c:	2301      	movs	r3, #1
 800420e:	e02b      	b.n	8004268 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8004210:	4b17      	ldr	r3, [pc, #92]	@ (8004270 <HAL_RCC_OscConfig+0x8ac>)
 8004212:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004214:	08db      	lsrs	r3, r3, #3
 8004216:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800421a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004220:	693a      	ldr	r2, [r7, #16]
 8004222:	429a      	cmp	r2, r3
 8004224:	d01f      	beq.n	8004266 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8004226:	4b12      	ldr	r3, [pc, #72]	@ (8004270 <HAL_RCC_OscConfig+0x8ac>)
 8004228:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800422a:	4a11      	ldr	r2, [pc, #68]	@ (8004270 <HAL_RCC_OscConfig+0x8ac>)
 800422c:	f023 0301 	bic.w	r3, r3, #1
 8004230:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004232:	f7fe f92b 	bl	800248c <HAL_GetTick>
 8004236:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8004238:	bf00      	nop
 800423a:	f7fe f927 	bl	800248c <HAL_GetTick>
 800423e:	4602      	mov	r2, r0
 8004240:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004242:	4293      	cmp	r3, r2
 8004244:	d0f9      	beq.n	800423a <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004246:	4b0a      	ldr	r3, [pc, #40]	@ (8004270 <HAL_RCC_OscConfig+0x8ac>)
 8004248:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800424a:	4b0a      	ldr	r3, [pc, #40]	@ (8004274 <HAL_RCC_OscConfig+0x8b0>)
 800424c:	4013      	ands	r3, r2
 800424e:	687a      	ldr	r2, [r7, #4]
 8004250:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004252:	00d2      	lsls	r2, r2, #3
 8004254:	4906      	ldr	r1, [pc, #24]	@ (8004270 <HAL_RCC_OscConfig+0x8ac>)
 8004256:	4313      	orrs	r3, r2
 8004258:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800425a:	4b05      	ldr	r3, [pc, #20]	@ (8004270 <HAL_RCC_OscConfig+0x8ac>)
 800425c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800425e:	4a04      	ldr	r2, [pc, #16]	@ (8004270 <HAL_RCC_OscConfig+0x8ac>)
 8004260:	f043 0301 	orr.w	r3, r3, #1
 8004264:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8004266:	2300      	movs	r3, #0
}
 8004268:	4618      	mov	r0, r3
 800426a:	3730      	adds	r7, #48	@ 0x30
 800426c:	46bd      	mov	sp, r7
 800426e:	bd80      	pop	{r7, pc}
 8004270:	58024400 	.word	0x58024400
 8004274:	ffff0007 	.word	0xffff0007

08004278 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b086      	sub	sp, #24
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
 8004280:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2b00      	cmp	r3, #0
 8004286:	d101      	bne.n	800428c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004288:	2301      	movs	r3, #1
 800428a:	e19c      	b.n	80045c6 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800428c:	4b8a      	ldr	r3, [pc, #552]	@ (80044b8 <HAL_RCC_ClockConfig+0x240>)
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f003 030f 	and.w	r3, r3, #15
 8004294:	683a      	ldr	r2, [r7, #0]
 8004296:	429a      	cmp	r2, r3
 8004298:	d910      	bls.n	80042bc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800429a:	4b87      	ldr	r3, [pc, #540]	@ (80044b8 <HAL_RCC_ClockConfig+0x240>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f023 020f 	bic.w	r2, r3, #15
 80042a2:	4985      	ldr	r1, [pc, #532]	@ (80044b8 <HAL_RCC_ClockConfig+0x240>)
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	4313      	orrs	r3, r2
 80042a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80042aa:	4b83      	ldr	r3, [pc, #524]	@ (80044b8 <HAL_RCC_ClockConfig+0x240>)
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f003 030f 	and.w	r3, r3, #15
 80042b2:	683a      	ldr	r2, [r7, #0]
 80042b4:	429a      	cmp	r2, r3
 80042b6:	d001      	beq.n	80042bc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80042b8:	2301      	movs	r3, #1
 80042ba:	e184      	b.n	80045c6 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f003 0304 	and.w	r3, r3, #4
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d010      	beq.n	80042ea <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	691a      	ldr	r2, [r3, #16]
 80042cc:	4b7b      	ldr	r3, [pc, #492]	@ (80044bc <HAL_RCC_ClockConfig+0x244>)
 80042ce:	699b      	ldr	r3, [r3, #24]
 80042d0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80042d4:	429a      	cmp	r2, r3
 80042d6:	d908      	bls.n	80042ea <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80042d8:	4b78      	ldr	r3, [pc, #480]	@ (80044bc <HAL_RCC_ClockConfig+0x244>)
 80042da:	699b      	ldr	r3, [r3, #24]
 80042dc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	691b      	ldr	r3, [r3, #16]
 80042e4:	4975      	ldr	r1, [pc, #468]	@ (80044bc <HAL_RCC_ClockConfig+0x244>)
 80042e6:	4313      	orrs	r3, r2
 80042e8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f003 0308 	and.w	r3, r3, #8
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d010      	beq.n	8004318 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	695a      	ldr	r2, [r3, #20]
 80042fa:	4b70      	ldr	r3, [pc, #448]	@ (80044bc <HAL_RCC_ClockConfig+0x244>)
 80042fc:	69db      	ldr	r3, [r3, #28]
 80042fe:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004302:	429a      	cmp	r2, r3
 8004304:	d908      	bls.n	8004318 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004306:	4b6d      	ldr	r3, [pc, #436]	@ (80044bc <HAL_RCC_ClockConfig+0x244>)
 8004308:	69db      	ldr	r3, [r3, #28]
 800430a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	695b      	ldr	r3, [r3, #20]
 8004312:	496a      	ldr	r1, [pc, #424]	@ (80044bc <HAL_RCC_ClockConfig+0x244>)
 8004314:	4313      	orrs	r3, r2
 8004316:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f003 0310 	and.w	r3, r3, #16
 8004320:	2b00      	cmp	r3, #0
 8004322:	d010      	beq.n	8004346 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	699a      	ldr	r2, [r3, #24]
 8004328:	4b64      	ldr	r3, [pc, #400]	@ (80044bc <HAL_RCC_ClockConfig+0x244>)
 800432a:	69db      	ldr	r3, [r3, #28]
 800432c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004330:	429a      	cmp	r2, r3
 8004332:	d908      	bls.n	8004346 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004334:	4b61      	ldr	r3, [pc, #388]	@ (80044bc <HAL_RCC_ClockConfig+0x244>)
 8004336:	69db      	ldr	r3, [r3, #28]
 8004338:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	699b      	ldr	r3, [r3, #24]
 8004340:	495e      	ldr	r1, [pc, #376]	@ (80044bc <HAL_RCC_ClockConfig+0x244>)
 8004342:	4313      	orrs	r3, r2
 8004344:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f003 0320 	and.w	r3, r3, #32
 800434e:	2b00      	cmp	r3, #0
 8004350:	d010      	beq.n	8004374 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	69da      	ldr	r2, [r3, #28]
 8004356:	4b59      	ldr	r3, [pc, #356]	@ (80044bc <HAL_RCC_ClockConfig+0x244>)
 8004358:	6a1b      	ldr	r3, [r3, #32]
 800435a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800435e:	429a      	cmp	r2, r3
 8004360:	d908      	bls.n	8004374 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004362:	4b56      	ldr	r3, [pc, #344]	@ (80044bc <HAL_RCC_ClockConfig+0x244>)
 8004364:	6a1b      	ldr	r3, [r3, #32]
 8004366:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	69db      	ldr	r3, [r3, #28]
 800436e:	4953      	ldr	r1, [pc, #332]	@ (80044bc <HAL_RCC_ClockConfig+0x244>)
 8004370:	4313      	orrs	r3, r2
 8004372:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f003 0302 	and.w	r3, r3, #2
 800437c:	2b00      	cmp	r3, #0
 800437e:	d010      	beq.n	80043a2 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	68da      	ldr	r2, [r3, #12]
 8004384:	4b4d      	ldr	r3, [pc, #308]	@ (80044bc <HAL_RCC_ClockConfig+0x244>)
 8004386:	699b      	ldr	r3, [r3, #24]
 8004388:	f003 030f 	and.w	r3, r3, #15
 800438c:	429a      	cmp	r2, r3
 800438e:	d908      	bls.n	80043a2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004390:	4b4a      	ldr	r3, [pc, #296]	@ (80044bc <HAL_RCC_ClockConfig+0x244>)
 8004392:	699b      	ldr	r3, [r3, #24]
 8004394:	f023 020f 	bic.w	r2, r3, #15
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	68db      	ldr	r3, [r3, #12]
 800439c:	4947      	ldr	r1, [pc, #284]	@ (80044bc <HAL_RCC_ClockConfig+0x244>)
 800439e:	4313      	orrs	r3, r2
 80043a0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f003 0301 	and.w	r3, r3, #1
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d055      	beq.n	800445a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80043ae:	4b43      	ldr	r3, [pc, #268]	@ (80044bc <HAL_RCC_ClockConfig+0x244>)
 80043b0:	699b      	ldr	r3, [r3, #24]
 80043b2:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	689b      	ldr	r3, [r3, #8]
 80043ba:	4940      	ldr	r1, [pc, #256]	@ (80044bc <HAL_RCC_ClockConfig+0x244>)
 80043bc:	4313      	orrs	r3, r2
 80043be:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	685b      	ldr	r3, [r3, #4]
 80043c4:	2b02      	cmp	r3, #2
 80043c6:	d107      	bne.n	80043d8 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80043c8:	4b3c      	ldr	r3, [pc, #240]	@ (80044bc <HAL_RCC_ClockConfig+0x244>)
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d121      	bne.n	8004418 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80043d4:	2301      	movs	r3, #1
 80043d6:	e0f6      	b.n	80045c6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	685b      	ldr	r3, [r3, #4]
 80043dc:	2b03      	cmp	r3, #3
 80043de:	d107      	bne.n	80043f0 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80043e0:	4b36      	ldr	r3, [pc, #216]	@ (80044bc <HAL_RCC_ClockConfig+0x244>)
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d115      	bne.n	8004418 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80043ec:	2301      	movs	r3, #1
 80043ee:	e0ea      	b.n	80045c6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	685b      	ldr	r3, [r3, #4]
 80043f4:	2b01      	cmp	r3, #1
 80043f6:	d107      	bne.n	8004408 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80043f8:	4b30      	ldr	r3, [pc, #192]	@ (80044bc <HAL_RCC_ClockConfig+0x244>)
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004400:	2b00      	cmp	r3, #0
 8004402:	d109      	bne.n	8004418 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004404:	2301      	movs	r3, #1
 8004406:	e0de      	b.n	80045c6 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004408:	4b2c      	ldr	r3, [pc, #176]	@ (80044bc <HAL_RCC_ClockConfig+0x244>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f003 0304 	and.w	r3, r3, #4
 8004410:	2b00      	cmp	r3, #0
 8004412:	d101      	bne.n	8004418 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004414:	2301      	movs	r3, #1
 8004416:	e0d6      	b.n	80045c6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004418:	4b28      	ldr	r3, [pc, #160]	@ (80044bc <HAL_RCC_ClockConfig+0x244>)
 800441a:	691b      	ldr	r3, [r3, #16]
 800441c:	f023 0207 	bic.w	r2, r3, #7
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	4925      	ldr	r1, [pc, #148]	@ (80044bc <HAL_RCC_ClockConfig+0x244>)
 8004426:	4313      	orrs	r3, r2
 8004428:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800442a:	f7fe f82f 	bl	800248c <HAL_GetTick>
 800442e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004430:	e00a      	b.n	8004448 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004432:	f7fe f82b 	bl	800248c <HAL_GetTick>
 8004436:	4602      	mov	r2, r0
 8004438:	697b      	ldr	r3, [r7, #20]
 800443a:	1ad3      	subs	r3, r2, r3
 800443c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004440:	4293      	cmp	r3, r2
 8004442:	d901      	bls.n	8004448 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8004444:	2303      	movs	r3, #3
 8004446:	e0be      	b.n	80045c6 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004448:	4b1c      	ldr	r3, [pc, #112]	@ (80044bc <HAL_RCC_ClockConfig+0x244>)
 800444a:	691b      	ldr	r3, [r3, #16]
 800444c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	685b      	ldr	r3, [r3, #4]
 8004454:	00db      	lsls	r3, r3, #3
 8004456:	429a      	cmp	r2, r3
 8004458:	d1eb      	bne.n	8004432 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f003 0302 	and.w	r3, r3, #2
 8004462:	2b00      	cmp	r3, #0
 8004464:	d010      	beq.n	8004488 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	68da      	ldr	r2, [r3, #12]
 800446a:	4b14      	ldr	r3, [pc, #80]	@ (80044bc <HAL_RCC_ClockConfig+0x244>)
 800446c:	699b      	ldr	r3, [r3, #24]
 800446e:	f003 030f 	and.w	r3, r3, #15
 8004472:	429a      	cmp	r2, r3
 8004474:	d208      	bcs.n	8004488 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004476:	4b11      	ldr	r3, [pc, #68]	@ (80044bc <HAL_RCC_ClockConfig+0x244>)
 8004478:	699b      	ldr	r3, [r3, #24]
 800447a:	f023 020f 	bic.w	r2, r3, #15
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	68db      	ldr	r3, [r3, #12]
 8004482:	490e      	ldr	r1, [pc, #56]	@ (80044bc <HAL_RCC_ClockConfig+0x244>)
 8004484:	4313      	orrs	r3, r2
 8004486:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004488:	4b0b      	ldr	r3, [pc, #44]	@ (80044b8 <HAL_RCC_ClockConfig+0x240>)
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f003 030f 	and.w	r3, r3, #15
 8004490:	683a      	ldr	r2, [r7, #0]
 8004492:	429a      	cmp	r2, r3
 8004494:	d214      	bcs.n	80044c0 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004496:	4b08      	ldr	r3, [pc, #32]	@ (80044b8 <HAL_RCC_ClockConfig+0x240>)
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f023 020f 	bic.w	r2, r3, #15
 800449e:	4906      	ldr	r1, [pc, #24]	@ (80044b8 <HAL_RCC_ClockConfig+0x240>)
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	4313      	orrs	r3, r2
 80044a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80044a6:	4b04      	ldr	r3, [pc, #16]	@ (80044b8 <HAL_RCC_ClockConfig+0x240>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f003 030f 	and.w	r3, r3, #15
 80044ae:	683a      	ldr	r2, [r7, #0]
 80044b0:	429a      	cmp	r2, r3
 80044b2:	d005      	beq.n	80044c0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80044b4:	2301      	movs	r3, #1
 80044b6:	e086      	b.n	80045c6 <HAL_RCC_ClockConfig+0x34e>
 80044b8:	52002000 	.word	0x52002000
 80044bc:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f003 0304 	and.w	r3, r3, #4
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d010      	beq.n	80044ee <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	691a      	ldr	r2, [r3, #16]
 80044d0:	4b3f      	ldr	r3, [pc, #252]	@ (80045d0 <HAL_RCC_ClockConfig+0x358>)
 80044d2:	699b      	ldr	r3, [r3, #24]
 80044d4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80044d8:	429a      	cmp	r2, r3
 80044da:	d208      	bcs.n	80044ee <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80044dc:	4b3c      	ldr	r3, [pc, #240]	@ (80045d0 <HAL_RCC_ClockConfig+0x358>)
 80044de:	699b      	ldr	r3, [r3, #24]
 80044e0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	691b      	ldr	r3, [r3, #16]
 80044e8:	4939      	ldr	r1, [pc, #228]	@ (80045d0 <HAL_RCC_ClockConfig+0x358>)
 80044ea:	4313      	orrs	r3, r2
 80044ec:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f003 0308 	and.w	r3, r3, #8
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d010      	beq.n	800451c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	695a      	ldr	r2, [r3, #20]
 80044fe:	4b34      	ldr	r3, [pc, #208]	@ (80045d0 <HAL_RCC_ClockConfig+0x358>)
 8004500:	69db      	ldr	r3, [r3, #28]
 8004502:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004506:	429a      	cmp	r2, r3
 8004508:	d208      	bcs.n	800451c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800450a:	4b31      	ldr	r3, [pc, #196]	@ (80045d0 <HAL_RCC_ClockConfig+0x358>)
 800450c:	69db      	ldr	r3, [r3, #28]
 800450e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	695b      	ldr	r3, [r3, #20]
 8004516:	492e      	ldr	r1, [pc, #184]	@ (80045d0 <HAL_RCC_ClockConfig+0x358>)
 8004518:	4313      	orrs	r3, r2
 800451a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f003 0310 	and.w	r3, r3, #16
 8004524:	2b00      	cmp	r3, #0
 8004526:	d010      	beq.n	800454a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	699a      	ldr	r2, [r3, #24]
 800452c:	4b28      	ldr	r3, [pc, #160]	@ (80045d0 <HAL_RCC_ClockConfig+0x358>)
 800452e:	69db      	ldr	r3, [r3, #28]
 8004530:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004534:	429a      	cmp	r2, r3
 8004536:	d208      	bcs.n	800454a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004538:	4b25      	ldr	r3, [pc, #148]	@ (80045d0 <HAL_RCC_ClockConfig+0x358>)
 800453a:	69db      	ldr	r3, [r3, #28]
 800453c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	699b      	ldr	r3, [r3, #24]
 8004544:	4922      	ldr	r1, [pc, #136]	@ (80045d0 <HAL_RCC_ClockConfig+0x358>)
 8004546:	4313      	orrs	r3, r2
 8004548:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f003 0320 	and.w	r3, r3, #32
 8004552:	2b00      	cmp	r3, #0
 8004554:	d010      	beq.n	8004578 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	69da      	ldr	r2, [r3, #28]
 800455a:	4b1d      	ldr	r3, [pc, #116]	@ (80045d0 <HAL_RCC_ClockConfig+0x358>)
 800455c:	6a1b      	ldr	r3, [r3, #32]
 800455e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004562:	429a      	cmp	r2, r3
 8004564:	d208      	bcs.n	8004578 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004566:	4b1a      	ldr	r3, [pc, #104]	@ (80045d0 <HAL_RCC_ClockConfig+0x358>)
 8004568:	6a1b      	ldr	r3, [r3, #32]
 800456a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	69db      	ldr	r3, [r3, #28]
 8004572:	4917      	ldr	r1, [pc, #92]	@ (80045d0 <HAL_RCC_ClockConfig+0x358>)
 8004574:	4313      	orrs	r3, r2
 8004576:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004578:	f000 f834 	bl	80045e4 <HAL_RCC_GetSysClockFreq>
 800457c:	4602      	mov	r2, r0
 800457e:	4b14      	ldr	r3, [pc, #80]	@ (80045d0 <HAL_RCC_ClockConfig+0x358>)
 8004580:	699b      	ldr	r3, [r3, #24]
 8004582:	0a1b      	lsrs	r3, r3, #8
 8004584:	f003 030f 	and.w	r3, r3, #15
 8004588:	4912      	ldr	r1, [pc, #72]	@ (80045d4 <HAL_RCC_ClockConfig+0x35c>)
 800458a:	5ccb      	ldrb	r3, [r1, r3]
 800458c:	f003 031f 	and.w	r3, r3, #31
 8004590:	fa22 f303 	lsr.w	r3, r2, r3
 8004594:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004596:	4b0e      	ldr	r3, [pc, #56]	@ (80045d0 <HAL_RCC_ClockConfig+0x358>)
 8004598:	699b      	ldr	r3, [r3, #24]
 800459a:	f003 030f 	and.w	r3, r3, #15
 800459e:	4a0d      	ldr	r2, [pc, #52]	@ (80045d4 <HAL_RCC_ClockConfig+0x35c>)
 80045a0:	5cd3      	ldrb	r3, [r2, r3]
 80045a2:	f003 031f 	and.w	r3, r3, #31
 80045a6:	693a      	ldr	r2, [r7, #16]
 80045a8:	fa22 f303 	lsr.w	r3, r2, r3
 80045ac:	4a0a      	ldr	r2, [pc, #40]	@ (80045d8 <HAL_RCC_ClockConfig+0x360>)
 80045ae:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80045b0:	4a0a      	ldr	r2, [pc, #40]	@ (80045dc <HAL_RCC_ClockConfig+0x364>)
 80045b2:	693b      	ldr	r3, [r7, #16]
 80045b4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80045b6:	4b0a      	ldr	r3, [pc, #40]	@ (80045e0 <HAL_RCC_ClockConfig+0x368>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	4618      	mov	r0, r3
 80045bc:	f7fd fadc 	bl	8001b78 <HAL_InitTick>
 80045c0:	4603      	mov	r3, r0
 80045c2:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80045c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80045c6:	4618      	mov	r0, r3
 80045c8:	3718      	adds	r7, #24
 80045ca:	46bd      	mov	sp, r7
 80045cc:	bd80      	pop	{r7, pc}
 80045ce:	bf00      	nop
 80045d0:	58024400 	.word	0x58024400
 80045d4:	0800d7c4 	.word	0x0800d7c4
 80045d8:	24000004 	.word	0x24000004
 80045dc:	24000000 	.word	0x24000000
 80045e0:	24000024 	.word	0x24000024

080045e4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80045e4:	b480      	push	{r7}
 80045e6:	b089      	sub	sp, #36	@ 0x24
 80045e8:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80045ea:	4bb3      	ldr	r3, [pc, #716]	@ (80048b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80045ec:	691b      	ldr	r3, [r3, #16]
 80045ee:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80045f2:	2b18      	cmp	r3, #24
 80045f4:	f200 8155 	bhi.w	80048a2 <HAL_RCC_GetSysClockFreq+0x2be>
 80045f8:	a201      	add	r2, pc, #4	@ (adr r2, 8004600 <HAL_RCC_GetSysClockFreq+0x1c>)
 80045fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045fe:	bf00      	nop
 8004600:	08004665 	.word	0x08004665
 8004604:	080048a3 	.word	0x080048a3
 8004608:	080048a3 	.word	0x080048a3
 800460c:	080048a3 	.word	0x080048a3
 8004610:	080048a3 	.word	0x080048a3
 8004614:	080048a3 	.word	0x080048a3
 8004618:	080048a3 	.word	0x080048a3
 800461c:	080048a3 	.word	0x080048a3
 8004620:	0800468b 	.word	0x0800468b
 8004624:	080048a3 	.word	0x080048a3
 8004628:	080048a3 	.word	0x080048a3
 800462c:	080048a3 	.word	0x080048a3
 8004630:	080048a3 	.word	0x080048a3
 8004634:	080048a3 	.word	0x080048a3
 8004638:	080048a3 	.word	0x080048a3
 800463c:	080048a3 	.word	0x080048a3
 8004640:	08004691 	.word	0x08004691
 8004644:	080048a3 	.word	0x080048a3
 8004648:	080048a3 	.word	0x080048a3
 800464c:	080048a3 	.word	0x080048a3
 8004650:	080048a3 	.word	0x080048a3
 8004654:	080048a3 	.word	0x080048a3
 8004658:	080048a3 	.word	0x080048a3
 800465c:	080048a3 	.word	0x080048a3
 8004660:	08004697 	.word	0x08004697
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004664:	4b94      	ldr	r3, [pc, #592]	@ (80048b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f003 0320 	and.w	r3, r3, #32
 800466c:	2b00      	cmp	r3, #0
 800466e:	d009      	beq.n	8004684 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004670:	4b91      	ldr	r3, [pc, #580]	@ (80048b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	08db      	lsrs	r3, r3, #3
 8004676:	f003 0303 	and.w	r3, r3, #3
 800467a:	4a90      	ldr	r2, [pc, #576]	@ (80048bc <HAL_RCC_GetSysClockFreq+0x2d8>)
 800467c:	fa22 f303 	lsr.w	r3, r2, r3
 8004680:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8004682:	e111      	b.n	80048a8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004684:	4b8d      	ldr	r3, [pc, #564]	@ (80048bc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004686:	61bb      	str	r3, [r7, #24]
      break;
 8004688:	e10e      	b.n	80048a8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800468a:	4b8d      	ldr	r3, [pc, #564]	@ (80048c0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800468c:	61bb      	str	r3, [r7, #24]
      break;
 800468e:	e10b      	b.n	80048a8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8004690:	4b8c      	ldr	r3, [pc, #560]	@ (80048c4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8004692:	61bb      	str	r3, [r7, #24]
      break;
 8004694:	e108      	b.n	80048a8 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004696:	4b88      	ldr	r3, [pc, #544]	@ (80048b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004698:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800469a:	f003 0303 	and.w	r3, r3, #3
 800469e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80046a0:	4b85      	ldr	r3, [pc, #532]	@ (80048b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80046a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046a4:	091b      	lsrs	r3, r3, #4
 80046a6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80046aa:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80046ac:	4b82      	ldr	r3, [pc, #520]	@ (80048b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80046ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046b0:	f003 0301 	and.w	r3, r3, #1
 80046b4:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80046b6:	4b80      	ldr	r3, [pc, #512]	@ (80048b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80046b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046ba:	08db      	lsrs	r3, r3, #3
 80046bc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80046c0:	68fa      	ldr	r2, [r7, #12]
 80046c2:	fb02 f303 	mul.w	r3, r2, r3
 80046c6:	ee07 3a90 	vmov	s15, r3
 80046ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046ce:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80046d2:	693b      	ldr	r3, [r7, #16]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	f000 80e1 	beq.w	800489c <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80046da:	697b      	ldr	r3, [r7, #20]
 80046dc:	2b02      	cmp	r3, #2
 80046de:	f000 8083 	beq.w	80047e8 <HAL_RCC_GetSysClockFreq+0x204>
 80046e2:	697b      	ldr	r3, [r7, #20]
 80046e4:	2b02      	cmp	r3, #2
 80046e6:	f200 80a1 	bhi.w	800482c <HAL_RCC_GetSysClockFreq+0x248>
 80046ea:	697b      	ldr	r3, [r7, #20]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d003      	beq.n	80046f8 <HAL_RCC_GetSysClockFreq+0x114>
 80046f0:	697b      	ldr	r3, [r7, #20]
 80046f2:	2b01      	cmp	r3, #1
 80046f4:	d056      	beq.n	80047a4 <HAL_RCC_GetSysClockFreq+0x1c0>
 80046f6:	e099      	b.n	800482c <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80046f8:	4b6f      	ldr	r3, [pc, #444]	@ (80048b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f003 0320 	and.w	r3, r3, #32
 8004700:	2b00      	cmp	r3, #0
 8004702:	d02d      	beq.n	8004760 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004704:	4b6c      	ldr	r3, [pc, #432]	@ (80048b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	08db      	lsrs	r3, r3, #3
 800470a:	f003 0303 	and.w	r3, r3, #3
 800470e:	4a6b      	ldr	r2, [pc, #428]	@ (80048bc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004710:	fa22 f303 	lsr.w	r3, r2, r3
 8004714:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	ee07 3a90 	vmov	s15, r3
 800471c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004720:	693b      	ldr	r3, [r7, #16]
 8004722:	ee07 3a90 	vmov	s15, r3
 8004726:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800472a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800472e:	4b62      	ldr	r3, [pc, #392]	@ (80048b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004732:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004736:	ee07 3a90 	vmov	s15, r3
 800473a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800473e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004742:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80048c8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004746:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800474a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800474e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004752:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004756:	ee67 7a27 	vmul.f32	s15, s14, s15
 800475a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800475e:	e087      	b.n	8004870 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004760:	693b      	ldr	r3, [r7, #16]
 8004762:	ee07 3a90 	vmov	s15, r3
 8004766:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800476a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80048cc <HAL_RCC_GetSysClockFreq+0x2e8>
 800476e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004772:	4b51      	ldr	r3, [pc, #324]	@ (80048b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004776:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800477a:	ee07 3a90 	vmov	s15, r3
 800477e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004782:	ed97 6a02 	vldr	s12, [r7, #8]
 8004786:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80048c8 <HAL_RCC_GetSysClockFreq+0x2e4>
 800478a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800478e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004792:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004796:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800479a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800479e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80047a2:	e065      	b.n	8004870 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80047a4:	693b      	ldr	r3, [r7, #16]
 80047a6:	ee07 3a90 	vmov	s15, r3
 80047aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047ae:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80048d0 <HAL_RCC_GetSysClockFreq+0x2ec>
 80047b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80047b6:	4b40      	ldr	r3, [pc, #256]	@ (80048b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80047b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047be:	ee07 3a90 	vmov	s15, r3
 80047c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80047c6:	ed97 6a02 	vldr	s12, [r7, #8]
 80047ca:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80048c8 <HAL_RCC_GetSysClockFreq+0x2e4>
 80047ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80047d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80047d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80047da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80047de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80047e2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80047e6:	e043      	b.n	8004870 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80047e8:	693b      	ldr	r3, [r7, #16]
 80047ea:	ee07 3a90 	vmov	s15, r3
 80047ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047f2:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80048d4 <HAL_RCC_GetSysClockFreq+0x2f0>
 80047f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80047fa:	4b2f      	ldr	r3, [pc, #188]	@ (80048b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80047fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004802:	ee07 3a90 	vmov	s15, r3
 8004806:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800480a:	ed97 6a02 	vldr	s12, [r7, #8]
 800480e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80048c8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004812:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004816:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800481a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800481e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004822:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004826:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800482a:	e021      	b.n	8004870 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800482c:	693b      	ldr	r3, [r7, #16]
 800482e:	ee07 3a90 	vmov	s15, r3
 8004832:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004836:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80048d0 <HAL_RCC_GetSysClockFreq+0x2ec>
 800483a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800483e:	4b1e      	ldr	r3, [pc, #120]	@ (80048b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004842:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004846:	ee07 3a90 	vmov	s15, r3
 800484a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800484e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004852:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80048c8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004856:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800485a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800485e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004862:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004866:	ee67 7a27 	vmul.f32	s15, s14, s15
 800486a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800486e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8004870:	4b11      	ldr	r3, [pc, #68]	@ (80048b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004872:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004874:	0a5b      	lsrs	r3, r3, #9
 8004876:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800487a:	3301      	adds	r3, #1
 800487c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	ee07 3a90 	vmov	s15, r3
 8004884:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004888:	edd7 6a07 	vldr	s13, [r7, #28]
 800488c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004890:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004894:	ee17 3a90 	vmov	r3, s15
 8004898:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800489a:	e005      	b.n	80048a8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800489c:	2300      	movs	r3, #0
 800489e:	61bb      	str	r3, [r7, #24]
      break;
 80048a0:	e002      	b.n	80048a8 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80048a2:	4b07      	ldr	r3, [pc, #28]	@ (80048c0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80048a4:	61bb      	str	r3, [r7, #24]
      break;
 80048a6:	bf00      	nop
  }

  return sysclockfreq;
 80048a8:	69bb      	ldr	r3, [r7, #24]
}
 80048aa:	4618      	mov	r0, r3
 80048ac:	3724      	adds	r7, #36	@ 0x24
 80048ae:	46bd      	mov	sp, r7
 80048b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b4:	4770      	bx	lr
 80048b6:	bf00      	nop
 80048b8:	58024400 	.word	0x58024400
 80048bc:	03d09000 	.word	0x03d09000
 80048c0:	003d0900 	.word	0x003d0900
 80048c4:	007a1200 	.word	0x007a1200
 80048c8:	46000000 	.word	0x46000000
 80048cc:	4c742400 	.word	0x4c742400
 80048d0:	4a742400 	.word	0x4a742400
 80048d4:	4af42400 	.word	0x4af42400

080048d8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	b082      	sub	sp, #8
 80048dc:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80048de:	f7ff fe81 	bl	80045e4 <HAL_RCC_GetSysClockFreq>
 80048e2:	4602      	mov	r2, r0
 80048e4:	4b10      	ldr	r3, [pc, #64]	@ (8004928 <HAL_RCC_GetHCLKFreq+0x50>)
 80048e6:	699b      	ldr	r3, [r3, #24]
 80048e8:	0a1b      	lsrs	r3, r3, #8
 80048ea:	f003 030f 	and.w	r3, r3, #15
 80048ee:	490f      	ldr	r1, [pc, #60]	@ (800492c <HAL_RCC_GetHCLKFreq+0x54>)
 80048f0:	5ccb      	ldrb	r3, [r1, r3]
 80048f2:	f003 031f 	and.w	r3, r3, #31
 80048f6:	fa22 f303 	lsr.w	r3, r2, r3
 80048fa:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80048fc:	4b0a      	ldr	r3, [pc, #40]	@ (8004928 <HAL_RCC_GetHCLKFreq+0x50>)
 80048fe:	699b      	ldr	r3, [r3, #24]
 8004900:	f003 030f 	and.w	r3, r3, #15
 8004904:	4a09      	ldr	r2, [pc, #36]	@ (800492c <HAL_RCC_GetHCLKFreq+0x54>)
 8004906:	5cd3      	ldrb	r3, [r2, r3]
 8004908:	f003 031f 	and.w	r3, r3, #31
 800490c:	687a      	ldr	r2, [r7, #4]
 800490e:	fa22 f303 	lsr.w	r3, r2, r3
 8004912:	4a07      	ldr	r2, [pc, #28]	@ (8004930 <HAL_RCC_GetHCLKFreq+0x58>)
 8004914:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004916:	4a07      	ldr	r2, [pc, #28]	@ (8004934 <HAL_RCC_GetHCLKFreq+0x5c>)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800491c:	4b04      	ldr	r3, [pc, #16]	@ (8004930 <HAL_RCC_GetHCLKFreq+0x58>)
 800491e:	681b      	ldr	r3, [r3, #0]
}
 8004920:	4618      	mov	r0, r3
 8004922:	3708      	adds	r7, #8
 8004924:	46bd      	mov	sp, r7
 8004926:	bd80      	pop	{r7, pc}
 8004928:	58024400 	.word	0x58024400
 800492c:	0800d7c4 	.word	0x0800d7c4
 8004930:	24000004 	.word	0x24000004
 8004934:	24000000 	.word	0x24000000

08004938 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800493c:	f7ff ffcc 	bl	80048d8 <HAL_RCC_GetHCLKFreq>
 8004940:	4602      	mov	r2, r0
 8004942:	4b06      	ldr	r3, [pc, #24]	@ (800495c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004944:	69db      	ldr	r3, [r3, #28]
 8004946:	091b      	lsrs	r3, r3, #4
 8004948:	f003 0307 	and.w	r3, r3, #7
 800494c:	4904      	ldr	r1, [pc, #16]	@ (8004960 <HAL_RCC_GetPCLK1Freq+0x28>)
 800494e:	5ccb      	ldrb	r3, [r1, r3]
 8004950:	f003 031f 	and.w	r3, r3, #31
 8004954:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8004958:	4618      	mov	r0, r3
 800495a:	bd80      	pop	{r7, pc}
 800495c:	58024400 	.word	0x58024400
 8004960:	0800d7c4 	.word	0x0800d7c4

08004964 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8004968:	f7ff ffb6 	bl	80048d8 <HAL_RCC_GetHCLKFreq>
 800496c:	4602      	mov	r2, r0
 800496e:	4b06      	ldr	r3, [pc, #24]	@ (8004988 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004970:	69db      	ldr	r3, [r3, #28]
 8004972:	0a1b      	lsrs	r3, r3, #8
 8004974:	f003 0307 	and.w	r3, r3, #7
 8004978:	4904      	ldr	r1, [pc, #16]	@ (800498c <HAL_RCC_GetPCLK2Freq+0x28>)
 800497a:	5ccb      	ldrb	r3, [r1, r3]
 800497c:	f003 031f 	and.w	r3, r3, #31
 8004980:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8004984:	4618      	mov	r0, r3
 8004986:	bd80      	pop	{r7, pc}
 8004988:	58024400 	.word	0x58024400
 800498c:	0800d7c4 	.word	0x0800d7c4

08004990 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004990:	b480      	push	{r7}
 8004992:	b083      	sub	sp, #12
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
 8004998:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	223f      	movs	r2, #63	@ 0x3f
 800499e:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80049a0:	4b1a      	ldr	r3, [pc, #104]	@ (8004a0c <HAL_RCC_GetClockConfig+0x7c>)
 80049a2:	691b      	ldr	r3, [r3, #16]
 80049a4:	f003 0207 	and.w	r2, r3, #7
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 80049ac:	4b17      	ldr	r3, [pc, #92]	@ (8004a0c <HAL_RCC_GetClockConfig+0x7c>)
 80049ae:	699b      	ldr	r3, [r3, #24]
 80049b0:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 80049b8:	4b14      	ldr	r3, [pc, #80]	@ (8004a0c <HAL_RCC_GetClockConfig+0x7c>)
 80049ba:	699b      	ldr	r3, [r3, #24]
 80049bc:	f003 020f 	and.w	r2, r3, #15
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 80049c4:	4b11      	ldr	r3, [pc, #68]	@ (8004a0c <HAL_RCC_GetClockConfig+0x7c>)
 80049c6:	699b      	ldr	r3, [r3, #24]
 80049c8:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 80049d0:	4b0e      	ldr	r3, [pc, #56]	@ (8004a0c <HAL_RCC_GetClockConfig+0x7c>)
 80049d2:	69db      	ldr	r3, [r3, #28]
 80049d4:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 80049dc:	4b0b      	ldr	r3, [pc, #44]	@ (8004a0c <HAL_RCC_GetClockConfig+0x7c>)
 80049de:	69db      	ldr	r3, [r3, #28]
 80049e0:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 80049e8:	4b08      	ldr	r3, [pc, #32]	@ (8004a0c <HAL_RCC_GetClockConfig+0x7c>)
 80049ea:	6a1b      	ldr	r3, [r3, #32]
 80049ec:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80049f4:	4b06      	ldr	r3, [pc, #24]	@ (8004a10 <HAL_RCC_GetClockConfig+0x80>)
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f003 020f 	and.w	r2, r3, #15
 80049fc:	683b      	ldr	r3, [r7, #0]
 80049fe:	601a      	str	r2, [r3, #0]
}
 8004a00:	bf00      	nop
 8004a02:	370c      	adds	r7, #12
 8004a04:	46bd      	mov	sp, r7
 8004a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0a:	4770      	bx	lr
 8004a0c:	58024400 	.word	0x58024400
 8004a10:	52002000 	.word	0x52002000

08004a14 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004a14:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004a18:	b0ca      	sub	sp, #296	@ 0x128
 8004a1a:	af00      	add	r7, sp, #0
 8004a1c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004a20:	2300      	movs	r3, #0
 8004a22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004a26:	2300      	movs	r3, #0
 8004a28:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004a2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a34:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8004a38:	2500      	movs	r5, #0
 8004a3a:	ea54 0305 	orrs.w	r3, r4, r5
 8004a3e:	d049      	beq.n	8004ad4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8004a40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a44:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004a46:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004a4a:	d02f      	beq.n	8004aac <HAL_RCCEx_PeriphCLKConfig+0x98>
 8004a4c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004a50:	d828      	bhi.n	8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004a52:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004a56:	d01a      	beq.n	8004a8e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004a58:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004a5c:	d822      	bhi.n	8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d003      	beq.n	8004a6a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004a62:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004a66:	d007      	beq.n	8004a78 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004a68:	e01c      	b.n	8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004a6a:	4bb8      	ldr	r3, [pc, #736]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004a6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a6e:	4ab7      	ldr	r2, [pc, #732]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004a70:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a74:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004a76:	e01a      	b.n	8004aae <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004a78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a7c:	3308      	adds	r3, #8
 8004a7e:	2102      	movs	r1, #2
 8004a80:	4618      	mov	r0, r3
 8004a82:	f001 fc8f 	bl	80063a4 <RCCEx_PLL2_Config>
 8004a86:	4603      	mov	r3, r0
 8004a88:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004a8c:	e00f      	b.n	8004aae <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004a8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a92:	3328      	adds	r3, #40	@ 0x28
 8004a94:	2102      	movs	r1, #2
 8004a96:	4618      	mov	r0, r3
 8004a98:	f001 fd36 	bl	8006508 <RCCEx_PLL3_Config>
 8004a9c:	4603      	mov	r3, r0
 8004a9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004aa2:	e004      	b.n	8004aae <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004aa4:	2301      	movs	r3, #1
 8004aa6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004aaa:	e000      	b.n	8004aae <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8004aac:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004aae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d10a      	bne.n	8004acc <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004ab6:	4ba5      	ldr	r3, [pc, #660]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004ab8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004aba:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004abe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ac2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004ac4:	4aa1      	ldr	r2, [pc, #644]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004ac6:	430b      	orrs	r3, r1
 8004ac8:	6513      	str	r3, [r2, #80]	@ 0x50
 8004aca:	e003      	b.n	8004ad4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004acc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ad0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004ad4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ad8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004adc:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8004ae0:	f04f 0900 	mov.w	r9, #0
 8004ae4:	ea58 0309 	orrs.w	r3, r8, r9
 8004ae8:	d047      	beq.n	8004b7a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8004aea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004aee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004af0:	2b04      	cmp	r3, #4
 8004af2:	d82a      	bhi.n	8004b4a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8004af4:	a201      	add	r2, pc, #4	@ (adr r2, 8004afc <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8004af6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004afa:	bf00      	nop
 8004afc:	08004b11 	.word	0x08004b11
 8004b00:	08004b1f 	.word	0x08004b1f
 8004b04:	08004b35 	.word	0x08004b35
 8004b08:	08004b53 	.word	0x08004b53
 8004b0c:	08004b53 	.word	0x08004b53
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004b10:	4b8e      	ldr	r3, [pc, #568]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004b12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b14:	4a8d      	ldr	r2, [pc, #564]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004b16:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004b1a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004b1c:	e01a      	b.n	8004b54 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004b1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b22:	3308      	adds	r3, #8
 8004b24:	2100      	movs	r1, #0
 8004b26:	4618      	mov	r0, r3
 8004b28:	f001 fc3c 	bl	80063a4 <RCCEx_PLL2_Config>
 8004b2c:	4603      	mov	r3, r0
 8004b2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004b32:	e00f      	b.n	8004b54 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004b34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b38:	3328      	adds	r3, #40	@ 0x28
 8004b3a:	2100      	movs	r1, #0
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	f001 fce3 	bl	8006508 <RCCEx_PLL3_Config>
 8004b42:	4603      	mov	r3, r0
 8004b44:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004b48:	e004      	b.n	8004b54 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b4a:	2301      	movs	r3, #1
 8004b4c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004b50:	e000      	b.n	8004b54 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8004b52:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b54:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d10a      	bne.n	8004b72 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004b5c:	4b7b      	ldr	r3, [pc, #492]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004b5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b60:	f023 0107 	bic.w	r1, r3, #7
 8004b64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b6a:	4a78      	ldr	r2, [pc, #480]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004b6c:	430b      	orrs	r3, r1
 8004b6e:	6513      	str	r3, [r2, #80]	@ 0x50
 8004b70:	e003      	b.n	8004b7a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b72:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b76:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8004b7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b82:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8004b86:	f04f 0b00 	mov.w	fp, #0
 8004b8a:	ea5a 030b 	orrs.w	r3, sl, fp
 8004b8e:	d04c      	beq.n	8004c2a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8004b90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b96:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b9a:	d030      	beq.n	8004bfe <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8004b9c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ba0:	d829      	bhi.n	8004bf6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004ba2:	2bc0      	cmp	r3, #192	@ 0xc0
 8004ba4:	d02d      	beq.n	8004c02 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8004ba6:	2bc0      	cmp	r3, #192	@ 0xc0
 8004ba8:	d825      	bhi.n	8004bf6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004baa:	2b80      	cmp	r3, #128	@ 0x80
 8004bac:	d018      	beq.n	8004be0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8004bae:	2b80      	cmp	r3, #128	@ 0x80
 8004bb0:	d821      	bhi.n	8004bf6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d002      	beq.n	8004bbc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8004bb6:	2b40      	cmp	r3, #64	@ 0x40
 8004bb8:	d007      	beq.n	8004bca <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8004bba:	e01c      	b.n	8004bf6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004bbc:	4b63      	ldr	r3, [pc, #396]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004bbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bc0:	4a62      	ldr	r2, [pc, #392]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004bc2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004bc6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004bc8:	e01c      	b.n	8004c04 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004bca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bce:	3308      	adds	r3, #8
 8004bd0:	2100      	movs	r1, #0
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	f001 fbe6 	bl	80063a4 <RCCEx_PLL2_Config>
 8004bd8:	4603      	mov	r3, r0
 8004bda:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004bde:	e011      	b.n	8004c04 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004be0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004be4:	3328      	adds	r3, #40	@ 0x28
 8004be6:	2100      	movs	r1, #0
 8004be8:	4618      	mov	r0, r3
 8004bea:	f001 fc8d 	bl	8006508 <RCCEx_PLL3_Config>
 8004bee:	4603      	mov	r3, r0
 8004bf0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004bf4:	e006      	b.n	8004c04 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004bf6:	2301      	movs	r3, #1
 8004bf8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004bfc:	e002      	b.n	8004c04 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004bfe:	bf00      	nop
 8004c00:	e000      	b.n	8004c04 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004c02:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c04:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d10a      	bne.n	8004c22 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8004c0c:	4b4f      	ldr	r3, [pc, #316]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004c0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c10:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8004c14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c1a:	4a4c      	ldr	r2, [pc, #304]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004c1c:	430b      	orrs	r3, r1
 8004c1e:	6513      	str	r3, [r2, #80]	@ 0x50
 8004c20:	e003      	b.n	8004c2a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c26:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8004c2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c32:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8004c36:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8004c40:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8004c44:	460b      	mov	r3, r1
 8004c46:	4313      	orrs	r3, r2
 8004c48:	d053      	beq.n	8004cf2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8004c4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c4e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004c52:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004c56:	d035      	beq.n	8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8004c58:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004c5c:	d82e      	bhi.n	8004cbc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004c5e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004c62:	d031      	beq.n	8004cc8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8004c64:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004c68:	d828      	bhi.n	8004cbc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004c6a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004c6e:	d01a      	beq.n	8004ca6 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8004c70:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004c74:	d822      	bhi.n	8004cbc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d003      	beq.n	8004c82 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8004c7a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004c7e:	d007      	beq.n	8004c90 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8004c80:	e01c      	b.n	8004cbc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004c82:	4b32      	ldr	r3, [pc, #200]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004c84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c86:	4a31      	ldr	r2, [pc, #196]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004c88:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004c8c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004c8e:	e01c      	b.n	8004cca <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004c90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c94:	3308      	adds	r3, #8
 8004c96:	2100      	movs	r1, #0
 8004c98:	4618      	mov	r0, r3
 8004c9a:	f001 fb83 	bl	80063a4 <RCCEx_PLL2_Config>
 8004c9e:	4603      	mov	r3, r0
 8004ca0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004ca4:	e011      	b.n	8004cca <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004ca6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004caa:	3328      	adds	r3, #40	@ 0x28
 8004cac:	2100      	movs	r1, #0
 8004cae:	4618      	mov	r0, r3
 8004cb0:	f001 fc2a 	bl	8006508 <RCCEx_PLL3_Config>
 8004cb4:	4603      	mov	r3, r0
 8004cb6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004cba:	e006      	b.n	8004cca <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004cc2:	e002      	b.n	8004cca <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004cc4:	bf00      	nop
 8004cc6:	e000      	b.n	8004cca <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004cc8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004cca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d10b      	bne.n	8004cea <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8004cd2:	4b1e      	ldr	r3, [pc, #120]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004cd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004cd6:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8004cda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cde:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004ce2:	4a1a      	ldr	r2, [pc, #104]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004ce4:	430b      	orrs	r3, r1
 8004ce6:	6593      	str	r3, [r2, #88]	@ 0x58
 8004ce8:	e003      	b.n	8004cf2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004cea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004cee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004cf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cfa:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8004cfe:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8004d02:	2300      	movs	r3, #0
 8004d04:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8004d08:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8004d0c:	460b      	mov	r3, r1
 8004d0e:	4313      	orrs	r3, r2
 8004d10:	d056      	beq.n	8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8004d12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d16:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004d1a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004d1e:	d038      	beq.n	8004d92 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8004d20:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004d24:	d831      	bhi.n	8004d8a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004d26:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004d2a:	d034      	beq.n	8004d96 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8004d2c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004d30:	d82b      	bhi.n	8004d8a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004d32:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004d36:	d01d      	beq.n	8004d74 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8004d38:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004d3c:	d825      	bhi.n	8004d8a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d006      	beq.n	8004d50 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8004d42:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004d46:	d00a      	beq.n	8004d5e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8004d48:	e01f      	b.n	8004d8a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004d4a:	bf00      	nop
 8004d4c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004d50:	4ba2      	ldr	r3, [pc, #648]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004d52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d54:	4aa1      	ldr	r2, [pc, #644]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004d56:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004d5a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004d5c:	e01c      	b.n	8004d98 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004d5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d62:	3308      	adds	r3, #8
 8004d64:	2100      	movs	r1, #0
 8004d66:	4618      	mov	r0, r3
 8004d68:	f001 fb1c 	bl	80063a4 <RCCEx_PLL2_Config>
 8004d6c:	4603      	mov	r3, r0
 8004d6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004d72:	e011      	b.n	8004d98 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004d74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d78:	3328      	adds	r3, #40	@ 0x28
 8004d7a:	2100      	movs	r1, #0
 8004d7c:	4618      	mov	r0, r3
 8004d7e:	f001 fbc3 	bl	8006508 <RCCEx_PLL3_Config>
 8004d82:	4603      	mov	r3, r0
 8004d84:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004d88:	e006      	b.n	8004d98 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004d8a:	2301      	movs	r3, #1
 8004d8c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004d90:	e002      	b.n	8004d98 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8004d92:	bf00      	nop
 8004d94:	e000      	b.n	8004d98 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8004d96:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d98:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d10b      	bne.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8004da0:	4b8e      	ldr	r3, [pc, #568]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004da2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004da4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004da8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dac:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004db0:	4a8a      	ldr	r2, [pc, #552]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004db2:	430b      	orrs	r3, r1
 8004db4:	6593      	str	r3, [r2, #88]	@ 0x58
 8004db6:	e003      	b.n	8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004db8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004dbc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004dc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dc8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8004dcc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004dd0:	2300      	movs	r3, #0
 8004dd2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004dd6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8004dda:	460b      	mov	r3, r1
 8004ddc:	4313      	orrs	r3, r2
 8004dde:	d03a      	beq.n	8004e56 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8004de0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004de4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004de6:	2b30      	cmp	r3, #48	@ 0x30
 8004de8:	d01f      	beq.n	8004e2a <HAL_RCCEx_PeriphCLKConfig+0x416>
 8004dea:	2b30      	cmp	r3, #48	@ 0x30
 8004dec:	d819      	bhi.n	8004e22 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004dee:	2b20      	cmp	r3, #32
 8004df0:	d00c      	beq.n	8004e0c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8004df2:	2b20      	cmp	r3, #32
 8004df4:	d815      	bhi.n	8004e22 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d019      	beq.n	8004e2e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8004dfa:	2b10      	cmp	r3, #16
 8004dfc:	d111      	bne.n	8004e22 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004dfe:	4b77      	ldr	r3, [pc, #476]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004e00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e02:	4a76      	ldr	r2, [pc, #472]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004e04:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004e08:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004e0a:	e011      	b.n	8004e30 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004e0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e10:	3308      	adds	r3, #8
 8004e12:	2102      	movs	r1, #2
 8004e14:	4618      	mov	r0, r3
 8004e16:	f001 fac5 	bl	80063a4 <RCCEx_PLL2_Config>
 8004e1a:	4603      	mov	r3, r0
 8004e1c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004e20:	e006      	b.n	8004e30 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004e22:	2301      	movs	r3, #1
 8004e24:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004e28:	e002      	b.n	8004e30 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8004e2a:	bf00      	nop
 8004e2c:	e000      	b.n	8004e30 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8004e2e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e30:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d10a      	bne.n	8004e4e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004e38:	4b68      	ldr	r3, [pc, #416]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004e3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e3c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8004e40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e46:	4a65      	ldr	r2, [pc, #404]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004e48:	430b      	orrs	r3, r1
 8004e4a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004e4c:	e003      	b.n	8004e56 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e52:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8004e56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e5e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8004e62:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8004e66:	2300      	movs	r3, #0
 8004e68:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004e6c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8004e70:	460b      	mov	r3, r1
 8004e72:	4313      	orrs	r3, r2
 8004e74:	d051      	beq.n	8004f1a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8004e76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e7a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e7c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004e80:	d035      	beq.n	8004eee <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8004e82:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004e86:	d82e      	bhi.n	8004ee6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004e88:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004e8c:	d031      	beq.n	8004ef2 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8004e8e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004e92:	d828      	bhi.n	8004ee6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004e94:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e98:	d01a      	beq.n	8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8004e9a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e9e:	d822      	bhi.n	8004ee6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d003      	beq.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0x498>
 8004ea4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ea8:	d007      	beq.n	8004eba <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8004eaa:	e01c      	b.n	8004ee6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004eac:	4b4b      	ldr	r3, [pc, #300]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004eae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004eb0:	4a4a      	ldr	r2, [pc, #296]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004eb2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004eb6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004eb8:	e01c      	b.n	8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004eba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ebe:	3308      	adds	r3, #8
 8004ec0:	2100      	movs	r1, #0
 8004ec2:	4618      	mov	r0, r3
 8004ec4:	f001 fa6e 	bl	80063a4 <RCCEx_PLL2_Config>
 8004ec8:	4603      	mov	r3, r0
 8004eca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004ece:	e011      	b.n	8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004ed0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ed4:	3328      	adds	r3, #40	@ 0x28
 8004ed6:	2100      	movs	r1, #0
 8004ed8:	4618      	mov	r0, r3
 8004eda:	f001 fb15 	bl	8006508 <RCCEx_PLL3_Config>
 8004ede:	4603      	mov	r3, r0
 8004ee0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004ee4:	e006      	b.n	8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ee6:	2301      	movs	r3, #1
 8004ee8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004eec:	e002      	b.n	8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004eee:	bf00      	nop
 8004ef0:	e000      	b.n	8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004ef2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ef4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d10a      	bne.n	8004f12 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004efc:	4b37      	ldr	r3, [pc, #220]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004efe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f00:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004f04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f0a:	4a34      	ldr	r2, [pc, #208]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004f0c:	430b      	orrs	r3, r1
 8004f0e:	6513      	str	r3, [r2, #80]	@ 0x50
 8004f10:	e003      	b.n	8004f1a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f16:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8004f1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f22:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8004f26:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004f2a:	2300      	movs	r3, #0
 8004f2c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8004f30:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8004f34:	460b      	mov	r3, r1
 8004f36:	4313      	orrs	r3, r2
 8004f38:	d056      	beq.n	8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8004f3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f3e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004f40:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004f44:	d033      	beq.n	8004fae <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8004f46:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004f4a:	d82c      	bhi.n	8004fa6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004f4c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004f50:	d02f      	beq.n	8004fb2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8004f52:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004f56:	d826      	bhi.n	8004fa6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004f58:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004f5c:	d02b      	beq.n	8004fb6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8004f5e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004f62:	d820      	bhi.n	8004fa6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004f64:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004f68:	d012      	beq.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8004f6a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004f6e:	d81a      	bhi.n	8004fa6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d022      	beq.n	8004fba <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8004f74:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f78:	d115      	bne.n	8004fa6 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004f7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f7e:	3308      	adds	r3, #8
 8004f80:	2101      	movs	r1, #1
 8004f82:	4618      	mov	r0, r3
 8004f84:	f001 fa0e 	bl	80063a4 <RCCEx_PLL2_Config>
 8004f88:	4603      	mov	r3, r0
 8004f8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004f8e:	e015      	b.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004f90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f94:	3328      	adds	r3, #40	@ 0x28
 8004f96:	2101      	movs	r1, #1
 8004f98:	4618      	mov	r0, r3
 8004f9a:	f001 fab5 	bl	8006508 <RCCEx_PLL3_Config>
 8004f9e:	4603      	mov	r3, r0
 8004fa0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004fa4:	e00a      	b.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004fa6:	2301      	movs	r3, #1
 8004fa8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004fac:	e006      	b.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004fae:	bf00      	nop
 8004fb0:	e004      	b.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004fb2:	bf00      	nop
 8004fb4:	e002      	b.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004fb6:	bf00      	nop
 8004fb8:	e000      	b.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004fba:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004fbc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d10d      	bne.n	8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004fc4:	4b05      	ldr	r3, [pc, #20]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004fc6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004fc8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8004fcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fd0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004fd2:	4a02      	ldr	r2, [pc, #8]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004fd4:	430b      	orrs	r3, r1
 8004fd6:	6513      	str	r3, [r2, #80]	@ 0x50
 8004fd8:	e006      	b.n	8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8004fda:	bf00      	nop
 8004fdc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fe0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004fe4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004fe8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ff0:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8004ff4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004ffe:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8005002:	460b      	mov	r3, r1
 8005004:	4313      	orrs	r3, r2
 8005006:	d055      	beq.n	80050b4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8005008:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800500c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005010:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005014:	d033      	beq.n	800507e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8005016:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800501a:	d82c      	bhi.n	8005076 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800501c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005020:	d02f      	beq.n	8005082 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8005022:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005026:	d826      	bhi.n	8005076 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005028:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800502c:	d02b      	beq.n	8005086 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800502e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005032:	d820      	bhi.n	8005076 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005034:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005038:	d012      	beq.n	8005060 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800503a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800503e:	d81a      	bhi.n	8005076 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005040:	2b00      	cmp	r3, #0
 8005042:	d022      	beq.n	800508a <HAL_RCCEx_PeriphCLKConfig+0x676>
 8005044:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005048:	d115      	bne.n	8005076 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800504a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800504e:	3308      	adds	r3, #8
 8005050:	2101      	movs	r1, #1
 8005052:	4618      	mov	r0, r3
 8005054:	f001 f9a6 	bl	80063a4 <RCCEx_PLL2_Config>
 8005058:	4603      	mov	r3, r0
 800505a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800505e:	e015      	b.n	800508c <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005060:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005064:	3328      	adds	r3, #40	@ 0x28
 8005066:	2101      	movs	r1, #1
 8005068:	4618      	mov	r0, r3
 800506a:	f001 fa4d 	bl	8006508 <RCCEx_PLL3_Config>
 800506e:	4603      	mov	r3, r0
 8005070:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005074:	e00a      	b.n	800508c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8005076:	2301      	movs	r3, #1
 8005078:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800507c:	e006      	b.n	800508c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800507e:	bf00      	nop
 8005080:	e004      	b.n	800508c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005082:	bf00      	nop
 8005084:	e002      	b.n	800508c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005086:	bf00      	nop
 8005088:	e000      	b.n	800508c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800508a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800508c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005090:	2b00      	cmp	r3, #0
 8005092:	d10b      	bne.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8005094:	4ba3      	ldr	r3, [pc, #652]	@ (8005324 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005096:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005098:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800509c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050a0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80050a4:	4a9f      	ldr	r2, [pc, #636]	@ (8005324 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80050a6:	430b      	orrs	r3, r1
 80050a8:	6593      	str	r3, [r2, #88]	@ 0x58
 80050aa:	e003      	b.n	80050b4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050b0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80050b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050bc:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80050c0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80050c4:	2300      	movs	r3, #0
 80050c6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80050ca:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80050ce:	460b      	mov	r3, r1
 80050d0:	4313      	orrs	r3, r2
 80050d2:	d037      	beq.n	8005144 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80050d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050da:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80050de:	d00e      	beq.n	80050fe <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80050e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80050e4:	d816      	bhi.n	8005114 <HAL_RCCEx_PeriphCLKConfig+0x700>
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d018      	beq.n	800511c <HAL_RCCEx_PeriphCLKConfig+0x708>
 80050ea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80050ee:	d111      	bne.n	8005114 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80050f0:	4b8c      	ldr	r3, [pc, #560]	@ (8005324 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80050f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050f4:	4a8b      	ldr	r2, [pc, #556]	@ (8005324 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80050f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80050fa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80050fc:	e00f      	b.n	800511e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80050fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005102:	3308      	adds	r3, #8
 8005104:	2101      	movs	r1, #1
 8005106:	4618      	mov	r0, r3
 8005108:	f001 f94c 	bl	80063a4 <RCCEx_PLL2_Config>
 800510c:	4603      	mov	r3, r0
 800510e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005112:	e004      	b.n	800511e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005114:	2301      	movs	r3, #1
 8005116:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800511a:	e000      	b.n	800511e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800511c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800511e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005122:	2b00      	cmp	r3, #0
 8005124:	d10a      	bne.n	800513c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005126:	4b7f      	ldr	r3, [pc, #508]	@ (8005324 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005128:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800512a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800512e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005132:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005134:	4a7b      	ldr	r2, [pc, #492]	@ (8005324 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005136:	430b      	orrs	r3, r1
 8005138:	6513      	str	r3, [r2, #80]	@ 0x50
 800513a:	e003      	b.n	8005144 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800513c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005140:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8005144:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005148:	e9d3 2300 	ldrd	r2, r3, [r3]
 800514c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8005150:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005154:	2300      	movs	r3, #0
 8005156:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800515a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800515e:	460b      	mov	r3, r1
 8005160:	4313      	orrs	r3, r2
 8005162:	d039      	beq.n	80051d8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8005164:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005168:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800516a:	2b03      	cmp	r3, #3
 800516c:	d81c      	bhi.n	80051a8 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800516e:	a201      	add	r2, pc, #4	@ (adr r2, 8005174 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8005170:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005174:	080051b1 	.word	0x080051b1
 8005178:	08005185 	.word	0x08005185
 800517c:	08005193 	.word	0x08005193
 8005180:	080051b1 	.word	0x080051b1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005184:	4b67      	ldr	r3, [pc, #412]	@ (8005324 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005186:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005188:	4a66      	ldr	r2, [pc, #408]	@ (8005324 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800518a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800518e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005190:	e00f      	b.n	80051b2 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005192:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005196:	3308      	adds	r3, #8
 8005198:	2102      	movs	r1, #2
 800519a:	4618      	mov	r0, r3
 800519c:	f001 f902 	bl	80063a4 <RCCEx_PLL2_Config>
 80051a0:	4603      	mov	r3, r0
 80051a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80051a6:	e004      	b.n	80051b2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80051a8:	2301      	movs	r3, #1
 80051aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80051ae:	e000      	b.n	80051b2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80051b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80051b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d10a      	bne.n	80051d0 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80051ba:	4b5a      	ldr	r3, [pc, #360]	@ (8005324 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80051bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80051be:	f023 0103 	bic.w	r1, r3, #3
 80051c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80051c8:	4a56      	ldr	r2, [pc, #344]	@ (8005324 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80051ca:	430b      	orrs	r3, r1
 80051cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80051ce:	e003      	b.n	80051d8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051d4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80051d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051e0:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80051e4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80051e8:	2300      	movs	r3, #0
 80051ea:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80051ee:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80051f2:	460b      	mov	r3, r1
 80051f4:	4313      	orrs	r3, r2
 80051f6:	f000 809f 	beq.w	8005338 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80051fa:	4b4b      	ldr	r3, [pc, #300]	@ (8005328 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	4a4a      	ldr	r2, [pc, #296]	@ (8005328 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005200:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005204:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005206:	f7fd f941 	bl	800248c <HAL_GetTick>
 800520a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800520e:	e00b      	b.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005210:	f7fd f93c 	bl	800248c <HAL_GetTick>
 8005214:	4602      	mov	r2, r0
 8005216:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800521a:	1ad3      	subs	r3, r2, r3
 800521c:	2b64      	cmp	r3, #100	@ 0x64
 800521e:	d903      	bls.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8005220:	2303      	movs	r3, #3
 8005222:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005226:	e005      	b.n	8005234 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005228:	4b3f      	ldr	r3, [pc, #252]	@ (8005328 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005230:	2b00      	cmp	r3, #0
 8005232:	d0ed      	beq.n	8005210 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8005234:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005238:	2b00      	cmp	r3, #0
 800523a:	d179      	bne.n	8005330 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800523c:	4b39      	ldr	r3, [pc, #228]	@ (8005324 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800523e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005240:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005244:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005248:	4053      	eors	r3, r2
 800524a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800524e:	2b00      	cmp	r3, #0
 8005250:	d015      	beq.n	800527e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005252:	4b34      	ldr	r3, [pc, #208]	@ (8005324 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005254:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005256:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800525a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800525e:	4b31      	ldr	r3, [pc, #196]	@ (8005324 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005260:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005262:	4a30      	ldr	r2, [pc, #192]	@ (8005324 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005264:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005268:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800526a:	4b2e      	ldr	r3, [pc, #184]	@ (8005324 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800526c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800526e:	4a2d      	ldr	r2, [pc, #180]	@ (8005324 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005270:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005274:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8005276:	4a2b      	ldr	r2, [pc, #172]	@ (8005324 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005278:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800527c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800527e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005282:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005286:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800528a:	d118      	bne.n	80052be <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800528c:	f7fd f8fe 	bl	800248c <HAL_GetTick>
 8005290:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005294:	e00d      	b.n	80052b2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005296:	f7fd f8f9 	bl	800248c <HAL_GetTick>
 800529a:	4602      	mov	r2, r0
 800529c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80052a0:	1ad2      	subs	r2, r2, r3
 80052a2:	f241 3388 	movw	r3, #5000	@ 0x1388
 80052a6:	429a      	cmp	r2, r3
 80052a8:	d903      	bls.n	80052b2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80052aa:	2303      	movs	r3, #3
 80052ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80052b0:	e005      	b.n	80052be <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80052b2:	4b1c      	ldr	r3, [pc, #112]	@ (8005324 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80052b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052b6:	f003 0302 	and.w	r3, r3, #2
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d0eb      	beq.n	8005296 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 80052be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d129      	bne.n	800531a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80052c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052ca:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80052ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80052d2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80052d6:	d10e      	bne.n	80052f6 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80052d8:	4b12      	ldr	r3, [pc, #72]	@ (8005324 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80052da:	691b      	ldr	r3, [r3, #16]
 80052dc:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80052e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052e4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80052e8:	091a      	lsrs	r2, r3, #4
 80052ea:	4b10      	ldr	r3, [pc, #64]	@ (800532c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80052ec:	4013      	ands	r3, r2
 80052ee:	4a0d      	ldr	r2, [pc, #52]	@ (8005324 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80052f0:	430b      	orrs	r3, r1
 80052f2:	6113      	str	r3, [r2, #16]
 80052f4:	e005      	b.n	8005302 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80052f6:	4b0b      	ldr	r3, [pc, #44]	@ (8005324 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80052f8:	691b      	ldr	r3, [r3, #16]
 80052fa:	4a0a      	ldr	r2, [pc, #40]	@ (8005324 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80052fc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005300:	6113      	str	r3, [r2, #16]
 8005302:	4b08      	ldr	r3, [pc, #32]	@ (8005324 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005304:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8005306:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800530a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800530e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005312:	4a04      	ldr	r2, [pc, #16]	@ (8005324 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005314:	430b      	orrs	r3, r1
 8005316:	6713      	str	r3, [r2, #112]	@ 0x70
 8005318:	e00e      	b.n	8005338 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800531a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800531e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8005322:	e009      	b.n	8005338 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8005324:	58024400 	.word	0x58024400
 8005328:	58024800 	.word	0x58024800
 800532c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005330:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005334:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005338:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800533c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005340:	f002 0301 	and.w	r3, r2, #1
 8005344:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005348:	2300      	movs	r3, #0
 800534a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800534e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005352:	460b      	mov	r3, r1
 8005354:	4313      	orrs	r3, r2
 8005356:	f000 8089 	beq.w	800546c <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800535a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800535e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005360:	2b28      	cmp	r3, #40	@ 0x28
 8005362:	d86b      	bhi.n	800543c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8005364:	a201      	add	r2, pc, #4	@ (adr r2, 800536c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8005366:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800536a:	bf00      	nop
 800536c:	08005445 	.word	0x08005445
 8005370:	0800543d 	.word	0x0800543d
 8005374:	0800543d 	.word	0x0800543d
 8005378:	0800543d 	.word	0x0800543d
 800537c:	0800543d 	.word	0x0800543d
 8005380:	0800543d 	.word	0x0800543d
 8005384:	0800543d 	.word	0x0800543d
 8005388:	0800543d 	.word	0x0800543d
 800538c:	08005411 	.word	0x08005411
 8005390:	0800543d 	.word	0x0800543d
 8005394:	0800543d 	.word	0x0800543d
 8005398:	0800543d 	.word	0x0800543d
 800539c:	0800543d 	.word	0x0800543d
 80053a0:	0800543d 	.word	0x0800543d
 80053a4:	0800543d 	.word	0x0800543d
 80053a8:	0800543d 	.word	0x0800543d
 80053ac:	08005427 	.word	0x08005427
 80053b0:	0800543d 	.word	0x0800543d
 80053b4:	0800543d 	.word	0x0800543d
 80053b8:	0800543d 	.word	0x0800543d
 80053bc:	0800543d 	.word	0x0800543d
 80053c0:	0800543d 	.word	0x0800543d
 80053c4:	0800543d 	.word	0x0800543d
 80053c8:	0800543d 	.word	0x0800543d
 80053cc:	08005445 	.word	0x08005445
 80053d0:	0800543d 	.word	0x0800543d
 80053d4:	0800543d 	.word	0x0800543d
 80053d8:	0800543d 	.word	0x0800543d
 80053dc:	0800543d 	.word	0x0800543d
 80053e0:	0800543d 	.word	0x0800543d
 80053e4:	0800543d 	.word	0x0800543d
 80053e8:	0800543d 	.word	0x0800543d
 80053ec:	08005445 	.word	0x08005445
 80053f0:	0800543d 	.word	0x0800543d
 80053f4:	0800543d 	.word	0x0800543d
 80053f8:	0800543d 	.word	0x0800543d
 80053fc:	0800543d 	.word	0x0800543d
 8005400:	0800543d 	.word	0x0800543d
 8005404:	0800543d 	.word	0x0800543d
 8005408:	0800543d 	.word	0x0800543d
 800540c:	08005445 	.word	0x08005445
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005410:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005414:	3308      	adds	r3, #8
 8005416:	2101      	movs	r1, #1
 8005418:	4618      	mov	r0, r3
 800541a:	f000 ffc3 	bl	80063a4 <RCCEx_PLL2_Config>
 800541e:	4603      	mov	r3, r0
 8005420:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005424:	e00f      	b.n	8005446 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005426:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800542a:	3328      	adds	r3, #40	@ 0x28
 800542c:	2101      	movs	r1, #1
 800542e:	4618      	mov	r0, r3
 8005430:	f001 f86a 	bl	8006508 <RCCEx_PLL3_Config>
 8005434:	4603      	mov	r3, r0
 8005436:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800543a:	e004      	b.n	8005446 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800543c:	2301      	movs	r3, #1
 800543e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005442:	e000      	b.n	8005446 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8005444:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005446:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800544a:	2b00      	cmp	r3, #0
 800544c:	d10a      	bne.n	8005464 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800544e:	4bbf      	ldr	r3, [pc, #764]	@ (800574c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005450:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005452:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8005456:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800545a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800545c:	4abb      	ldr	r2, [pc, #748]	@ (800574c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800545e:	430b      	orrs	r3, r1
 8005460:	6553      	str	r3, [r2, #84]	@ 0x54
 8005462:	e003      	b.n	800546c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005464:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005468:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800546c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005470:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005474:	f002 0302 	and.w	r3, r2, #2
 8005478:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800547c:	2300      	movs	r3, #0
 800547e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8005482:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8005486:	460b      	mov	r3, r1
 8005488:	4313      	orrs	r3, r2
 800548a:	d041      	beq.n	8005510 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800548c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005490:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005492:	2b05      	cmp	r3, #5
 8005494:	d824      	bhi.n	80054e0 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8005496:	a201      	add	r2, pc, #4	@ (adr r2, 800549c <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8005498:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800549c:	080054e9 	.word	0x080054e9
 80054a0:	080054b5 	.word	0x080054b5
 80054a4:	080054cb 	.word	0x080054cb
 80054a8:	080054e9 	.word	0x080054e9
 80054ac:	080054e9 	.word	0x080054e9
 80054b0:	080054e9 	.word	0x080054e9
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80054b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054b8:	3308      	adds	r3, #8
 80054ba:	2101      	movs	r1, #1
 80054bc:	4618      	mov	r0, r3
 80054be:	f000 ff71 	bl	80063a4 <RCCEx_PLL2_Config>
 80054c2:	4603      	mov	r3, r0
 80054c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80054c8:	e00f      	b.n	80054ea <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80054ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054ce:	3328      	adds	r3, #40	@ 0x28
 80054d0:	2101      	movs	r1, #1
 80054d2:	4618      	mov	r0, r3
 80054d4:	f001 f818 	bl	8006508 <RCCEx_PLL3_Config>
 80054d8:	4603      	mov	r3, r0
 80054da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80054de:	e004      	b.n	80054ea <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80054e0:	2301      	movs	r3, #1
 80054e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80054e6:	e000      	b.n	80054ea <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 80054e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80054ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d10a      	bne.n	8005508 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80054f2:	4b96      	ldr	r3, [pc, #600]	@ (800574c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80054f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054f6:	f023 0107 	bic.w	r1, r3, #7
 80054fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054fe:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005500:	4a92      	ldr	r2, [pc, #584]	@ (800574c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005502:	430b      	orrs	r3, r1
 8005504:	6553      	str	r3, [r2, #84]	@ 0x54
 8005506:	e003      	b.n	8005510 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005508:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800550c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005510:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005514:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005518:	f002 0304 	and.w	r3, r2, #4
 800551c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005520:	2300      	movs	r3, #0
 8005522:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005526:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800552a:	460b      	mov	r3, r1
 800552c:	4313      	orrs	r3, r2
 800552e:	d044      	beq.n	80055ba <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8005530:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005534:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005538:	2b05      	cmp	r3, #5
 800553a:	d825      	bhi.n	8005588 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800553c:	a201      	add	r2, pc, #4	@ (adr r2, 8005544 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800553e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005542:	bf00      	nop
 8005544:	08005591 	.word	0x08005591
 8005548:	0800555d 	.word	0x0800555d
 800554c:	08005573 	.word	0x08005573
 8005550:	08005591 	.word	0x08005591
 8005554:	08005591 	.word	0x08005591
 8005558:	08005591 	.word	0x08005591
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800555c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005560:	3308      	adds	r3, #8
 8005562:	2101      	movs	r1, #1
 8005564:	4618      	mov	r0, r3
 8005566:	f000 ff1d 	bl	80063a4 <RCCEx_PLL2_Config>
 800556a:	4603      	mov	r3, r0
 800556c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005570:	e00f      	b.n	8005592 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005572:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005576:	3328      	adds	r3, #40	@ 0x28
 8005578:	2101      	movs	r1, #1
 800557a:	4618      	mov	r0, r3
 800557c:	f000 ffc4 	bl	8006508 <RCCEx_PLL3_Config>
 8005580:	4603      	mov	r3, r0
 8005582:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005586:	e004      	b.n	8005592 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005588:	2301      	movs	r3, #1
 800558a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800558e:	e000      	b.n	8005592 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8005590:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005592:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005596:	2b00      	cmp	r3, #0
 8005598:	d10b      	bne.n	80055b2 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800559a:	4b6c      	ldr	r3, [pc, #432]	@ (800574c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800559c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800559e:	f023 0107 	bic.w	r1, r3, #7
 80055a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80055aa:	4a68      	ldr	r2, [pc, #416]	@ (800574c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80055ac:	430b      	orrs	r3, r1
 80055ae:	6593      	str	r3, [r2, #88]	@ 0x58
 80055b0:	e003      	b.n	80055ba <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055b6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80055ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055c2:	f002 0320 	and.w	r3, r2, #32
 80055c6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80055ca:	2300      	movs	r3, #0
 80055cc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80055d0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80055d4:	460b      	mov	r3, r1
 80055d6:	4313      	orrs	r3, r2
 80055d8:	d055      	beq.n	8005686 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80055da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055e2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80055e6:	d033      	beq.n	8005650 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 80055e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80055ec:	d82c      	bhi.n	8005648 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80055ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055f2:	d02f      	beq.n	8005654 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 80055f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055f8:	d826      	bhi.n	8005648 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80055fa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80055fe:	d02b      	beq.n	8005658 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8005600:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005604:	d820      	bhi.n	8005648 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005606:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800560a:	d012      	beq.n	8005632 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800560c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005610:	d81a      	bhi.n	8005648 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005612:	2b00      	cmp	r3, #0
 8005614:	d022      	beq.n	800565c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8005616:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800561a:	d115      	bne.n	8005648 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800561c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005620:	3308      	adds	r3, #8
 8005622:	2100      	movs	r1, #0
 8005624:	4618      	mov	r0, r3
 8005626:	f000 febd 	bl	80063a4 <RCCEx_PLL2_Config>
 800562a:	4603      	mov	r3, r0
 800562c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005630:	e015      	b.n	800565e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005632:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005636:	3328      	adds	r3, #40	@ 0x28
 8005638:	2102      	movs	r1, #2
 800563a:	4618      	mov	r0, r3
 800563c:	f000 ff64 	bl	8006508 <RCCEx_PLL3_Config>
 8005640:	4603      	mov	r3, r0
 8005642:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005646:	e00a      	b.n	800565e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005648:	2301      	movs	r3, #1
 800564a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800564e:	e006      	b.n	800565e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005650:	bf00      	nop
 8005652:	e004      	b.n	800565e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005654:	bf00      	nop
 8005656:	e002      	b.n	800565e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005658:	bf00      	nop
 800565a:	e000      	b.n	800565e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800565c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800565e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005662:	2b00      	cmp	r3, #0
 8005664:	d10b      	bne.n	800567e <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005666:	4b39      	ldr	r3, [pc, #228]	@ (800574c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005668:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800566a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800566e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005672:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005676:	4a35      	ldr	r2, [pc, #212]	@ (800574c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005678:	430b      	orrs	r3, r1
 800567a:	6553      	str	r3, [r2, #84]	@ 0x54
 800567c:	e003      	b.n	8005686 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800567e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005682:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005686:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800568a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800568e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8005692:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005696:	2300      	movs	r3, #0
 8005698:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800569c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80056a0:	460b      	mov	r3, r1
 80056a2:	4313      	orrs	r3, r2
 80056a4:	d058      	beq.n	8005758 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80056a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056aa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80056ae:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80056b2:	d033      	beq.n	800571c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80056b4:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80056b8:	d82c      	bhi.n	8005714 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80056ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80056be:	d02f      	beq.n	8005720 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 80056c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80056c4:	d826      	bhi.n	8005714 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80056c6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80056ca:	d02b      	beq.n	8005724 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 80056cc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80056d0:	d820      	bhi.n	8005714 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80056d2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80056d6:	d012      	beq.n	80056fe <HAL_RCCEx_PeriphCLKConfig+0xcea>
 80056d8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80056dc:	d81a      	bhi.n	8005714 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d022      	beq.n	8005728 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 80056e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80056e6:	d115      	bne.n	8005714 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80056e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056ec:	3308      	adds	r3, #8
 80056ee:	2100      	movs	r1, #0
 80056f0:	4618      	mov	r0, r3
 80056f2:	f000 fe57 	bl	80063a4 <RCCEx_PLL2_Config>
 80056f6:	4603      	mov	r3, r0
 80056f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80056fc:	e015      	b.n	800572a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80056fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005702:	3328      	adds	r3, #40	@ 0x28
 8005704:	2102      	movs	r1, #2
 8005706:	4618      	mov	r0, r3
 8005708:	f000 fefe 	bl	8006508 <RCCEx_PLL3_Config>
 800570c:	4603      	mov	r3, r0
 800570e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005712:	e00a      	b.n	800572a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005714:	2301      	movs	r3, #1
 8005716:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800571a:	e006      	b.n	800572a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800571c:	bf00      	nop
 800571e:	e004      	b.n	800572a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005720:	bf00      	nop
 8005722:	e002      	b.n	800572a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005724:	bf00      	nop
 8005726:	e000      	b.n	800572a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005728:	bf00      	nop
    }

    if (ret == HAL_OK)
 800572a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800572e:	2b00      	cmp	r3, #0
 8005730:	d10e      	bne.n	8005750 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005732:	4b06      	ldr	r3, [pc, #24]	@ (800574c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005734:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005736:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800573a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800573e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005742:	4a02      	ldr	r2, [pc, #8]	@ (800574c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005744:	430b      	orrs	r3, r1
 8005746:	6593      	str	r3, [r2, #88]	@ 0x58
 8005748:	e006      	b.n	8005758 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800574a:	bf00      	nop
 800574c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005750:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005754:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005758:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800575c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005760:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8005764:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005768:	2300      	movs	r3, #0
 800576a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800576e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8005772:	460b      	mov	r3, r1
 8005774:	4313      	orrs	r3, r2
 8005776:	d055      	beq.n	8005824 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8005778:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800577c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005780:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005784:	d033      	beq.n	80057ee <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8005786:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800578a:	d82c      	bhi.n	80057e6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800578c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005790:	d02f      	beq.n	80057f2 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8005792:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005796:	d826      	bhi.n	80057e6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005798:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800579c:	d02b      	beq.n	80057f6 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800579e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80057a2:	d820      	bhi.n	80057e6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80057a4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80057a8:	d012      	beq.n	80057d0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80057aa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80057ae:	d81a      	bhi.n	80057e6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d022      	beq.n	80057fa <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80057b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80057b8:	d115      	bne.n	80057e6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80057ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057be:	3308      	adds	r3, #8
 80057c0:	2100      	movs	r1, #0
 80057c2:	4618      	mov	r0, r3
 80057c4:	f000 fdee 	bl	80063a4 <RCCEx_PLL2_Config>
 80057c8:	4603      	mov	r3, r0
 80057ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80057ce:	e015      	b.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80057d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057d4:	3328      	adds	r3, #40	@ 0x28
 80057d6:	2102      	movs	r1, #2
 80057d8:	4618      	mov	r0, r3
 80057da:	f000 fe95 	bl	8006508 <RCCEx_PLL3_Config>
 80057de:	4603      	mov	r3, r0
 80057e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80057e4:	e00a      	b.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80057e6:	2301      	movs	r3, #1
 80057e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80057ec:	e006      	b.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80057ee:	bf00      	nop
 80057f0:	e004      	b.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80057f2:	bf00      	nop
 80057f4:	e002      	b.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80057f6:	bf00      	nop
 80057f8:	e000      	b.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80057fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80057fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005800:	2b00      	cmp	r3, #0
 8005802:	d10b      	bne.n	800581c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005804:	4ba1      	ldr	r3, [pc, #644]	@ (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005806:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005808:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800580c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005810:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005814:	4a9d      	ldr	r2, [pc, #628]	@ (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005816:	430b      	orrs	r3, r1
 8005818:	6593      	str	r3, [r2, #88]	@ 0x58
 800581a:	e003      	b.n	8005824 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800581c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005820:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005824:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005828:	e9d3 2300 	ldrd	r2, r3, [r3]
 800582c:	f002 0308 	and.w	r3, r2, #8
 8005830:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005834:	2300      	movs	r3, #0
 8005836:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800583a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800583e:	460b      	mov	r3, r1
 8005840:	4313      	orrs	r3, r2
 8005842:	d01e      	beq.n	8005882 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8005844:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005848:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800584c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005850:	d10c      	bne.n	800586c <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005852:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005856:	3328      	adds	r3, #40	@ 0x28
 8005858:	2102      	movs	r1, #2
 800585a:	4618      	mov	r0, r3
 800585c:	f000 fe54 	bl	8006508 <RCCEx_PLL3_Config>
 8005860:	4603      	mov	r3, r0
 8005862:	2b00      	cmp	r3, #0
 8005864:	d002      	beq.n	800586c <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8005866:	2301      	movs	r3, #1
 8005868:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800586c:	4b87      	ldr	r3, [pc, #540]	@ (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800586e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005870:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005874:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005878:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800587c:	4a83      	ldr	r2, [pc, #524]	@ (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800587e:	430b      	orrs	r3, r1
 8005880:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005882:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005886:	e9d3 2300 	ldrd	r2, r3, [r3]
 800588a:	f002 0310 	and.w	r3, r2, #16
 800588e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005892:	2300      	movs	r3, #0
 8005894:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005898:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800589c:	460b      	mov	r3, r1
 800589e:	4313      	orrs	r3, r2
 80058a0:	d01e      	beq.n	80058e0 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80058a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058a6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80058aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80058ae:	d10c      	bne.n	80058ca <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80058b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058b4:	3328      	adds	r3, #40	@ 0x28
 80058b6:	2102      	movs	r1, #2
 80058b8:	4618      	mov	r0, r3
 80058ba:	f000 fe25 	bl	8006508 <RCCEx_PLL3_Config>
 80058be:	4603      	mov	r3, r0
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d002      	beq.n	80058ca <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80058c4:	2301      	movs	r3, #1
 80058c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80058ca:	4b70      	ldr	r3, [pc, #448]	@ (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80058cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058ce:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80058d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058d6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80058da:	4a6c      	ldr	r2, [pc, #432]	@ (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80058dc:	430b      	orrs	r3, r1
 80058de:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80058e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058e8:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80058ec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80058f0:	2300      	movs	r3, #0
 80058f2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80058f6:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80058fa:	460b      	mov	r3, r1
 80058fc:	4313      	orrs	r3, r2
 80058fe:	d03e      	beq.n	800597e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8005900:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005904:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005908:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800590c:	d022      	beq.n	8005954 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800590e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005912:	d81b      	bhi.n	800594c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8005914:	2b00      	cmp	r3, #0
 8005916:	d003      	beq.n	8005920 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8005918:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800591c:	d00b      	beq.n	8005936 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800591e:	e015      	b.n	800594c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005920:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005924:	3308      	adds	r3, #8
 8005926:	2100      	movs	r1, #0
 8005928:	4618      	mov	r0, r3
 800592a:	f000 fd3b 	bl	80063a4 <RCCEx_PLL2_Config>
 800592e:	4603      	mov	r3, r0
 8005930:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005934:	e00f      	b.n	8005956 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005936:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800593a:	3328      	adds	r3, #40	@ 0x28
 800593c:	2102      	movs	r1, #2
 800593e:	4618      	mov	r0, r3
 8005940:	f000 fde2 	bl	8006508 <RCCEx_PLL3_Config>
 8005944:	4603      	mov	r3, r0
 8005946:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800594a:	e004      	b.n	8005956 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800594c:	2301      	movs	r3, #1
 800594e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005952:	e000      	b.n	8005956 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8005954:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005956:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800595a:	2b00      	cmp	r3, #0
 800595c:	d10b      	bne.n	8005976 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800595e:	4b4b      	ldr	r3, [pc, #300]	@ (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005960:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005962:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8005966:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800596a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800596e:	4a47      	ldr	r2, [pc, #284]	@ (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005970:	430b      	orrs	r3, r1
 8005972:	6593      	str	r3, [r2, #88]	@ 0x58
 8005974:	e003      	b.n	800597e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005976:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800597a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800597e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005982:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005986:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800598a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800598c:	2300      	movs	r3, #0
 800598e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005990:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8005994:	460b      	mov	r3, r1
 8005996:	4313      	orrs	r3, r2
 8005998:	d03b      	beq.n	8005a12 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800599a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800599e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059a2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80059a6:	d01f      	beq.n	80059e8 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80059a8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80059ac:	d818      	bhi.n	80059e0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80059ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80059b2:	d003      	beq.n	80059bc <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80059b4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80059b8:	d007      	beq.n	80059ca <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80059ba:	e011      	b.n	80059e0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80059bc:	4b33      	ldr	r3, [pc, #204]	@ (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80059be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059c0:	4a32      	ldr	r2, [pc, #200]	@ (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80059c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80059c6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80059c8:	e00f      	b.n	80059ea <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80059ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059ce:	3328      	adds	r3, #40	@ 0x28
 80059d0:	2101      	movs	r1, #1
 80059d2:	4618      	mov	r0, r3
 80059d4:	f000 fd98 	bl	8006508 <RCCEx_PLL3_Config>
 80059d8:	4603      	mov	r3, r0
 80059da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 80059de:	e004      	b.n	80059ea <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80059e0:	2301      	movs	r3, #1
 80059e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80059e6:	e000      	b.n	80059ea <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 80059e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80059ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d10b      	bne.n	8005a0a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80059f2:	4b26      	ldr	r3, [pc, #152]	@ (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80059f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059f6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80059fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a02:	4a22      	ldr	r2, [pc, #136]	@ (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005a04:	430b      	orrs	r3, r1
 8005a06:	6553      	str	r3, [r2, #84]	@ 0x54
 8005a08:	e003      	b.n	8005a12 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a0e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005a12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a1a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8005a1e:	673b      	str	r3, [r7, #112]	@ 0x70
 8005a20:	2300      	movs	r3, #0
 8005a22:	677b      	str	r3, [r7, #116]	@ 0x74
 8005a24:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005a28:	460b      	mov	r3, r1
 8005a2a:	4313      	orrs	r3, r2
 8005a2c:	d034      	beq.n	8005a98 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8005a2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a32:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d003      	beq.n	8005a40 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8005a38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a3c:	d007      	beq.n	8005a4e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8005a3e:	e011      	b.n	8005a64 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a40:	4b12      	ldr	r3, [pc, #72]	@ (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005a42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a44:	4a11      	ldr	r2, [pc, #68]	@ (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005a46:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005a4a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005a4c:	e00e      	b.n	8005a6c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005a4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a52:	3308      	adds	r3, #8
 8005a54:	2102      	movs	r1, #2
 8005a56:	4618      	mov	r0, r3
 8005a58:	f000 fca4 	bl	80063a4 <RCCEx_PLL2_Config>
 8005a5c:	4603      	mov	r3, r0
 8005a5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005a62:	e003      	b.n	8005a6c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8005a64:	2301      	movs	r3, #1
 8005a66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005a6a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a6c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d10d      	bne.n	8005a90 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005a74:	4b05      	ldr	r3, [pc, #20]	@ (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005a76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a78:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005a7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a80:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a82:	4a02      	ldr	r2, [pc, #8]	@ (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005a84:	430b      	orrs	r3, r1
 8005a86:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005a88:	e006      	b.n	8005a98 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8005a8a:	bf00      	nop
 8005a8c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a90:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a94:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005a98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aa0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8005aa4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005aaa:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005aae:	460b      	mov	r3, r1
 8005ab0:	4313      	orrs	r3, r2
 8005ab2:	d00c      	beq.n	8005ace <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005ab4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ab8:	3328      	adds	r3, #40	@ 0x28
 8005aba:	2102      	movs	r1, #2
 8005abc:	4618      	mov	r0, r3
 8005abe:	f000 fd23 	bl	8006508 <RCCEx_PLL3_Config>
 8005ac2:	4603      	mov	r3, r0
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d002      	beq.n	8005ace <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8005ac8:	2301      	movs	r3, #1
 8005aca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005ace:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ad2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ad6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8005ada:	663b      	str	r3, [r7, #96]	@ 0x60
 8005adc:	2300      	movs	r3, #0
 8005ade:	667b      	str	r3, [r7, #100]	@ 0x64
 8005ae0:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005ae4:	460b      	mov	r3, r1
 8005ae6:	4313      	orrs	r3, r2
 8005ae8:	d038      	beq.n	8005b5c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8005aea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005aee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005af2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005af6:	d018      	beq.n	8005b2a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8005af8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005afc:	d811      	bhi.n	8005b22 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005afe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b02:	d014      	beq.n	8005b2e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8005b04:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b08:	d80b      	bhi.n	8005b22 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d011      	beq.n	8005b32 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8005b0e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005b12:	d106      	bne.n	8005b22 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005b14:	4bc3      	ldr	r3, [pc, #780]	@ (8005e24 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005b16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b18:	4ac2      	ldr	r2, [pc, #776]	@ (8005e24 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005b1a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005b1e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8005b20:	e008      	b.n	8005b34 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005b22:	2301      	movs	r3, #1
 8005b24:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005b28:	e004      	b.n	8005b34 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005b2a:	bf00      	nop
 8005b2c:	e002      	b.n	8005b34 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005b2e:	bf00      	nop
 8005b30:	e000      	b.n	8005b34 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005b32:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005b34:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d10b      	bne.n	8005b54 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005b3c:	4bb9      	ldr	r3, [pc, #740]	@ (8005e24 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005b3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b40:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005b44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b48:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b4c:	4ab5      	ldr	r2, [pc, #724]	@ (8005e24 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005b4e:	430b      	orrs	r3, r1
 8005b50:	6553      	str	r3, [r2, #84]	@ 0x54
 8005b52:	e003      	b.n	8005b5c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b54:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b58:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005b5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b64:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8005b68:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005b6a:	2300      	movs	r3, #0
 8005b6c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005b6e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8005b72:	460b      	mov	r3, r1
 8005b74:	4313      	orrs	r3, r2
 8005b76:	d009      	beq.n	8005b8c <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005b78:	4baa      	ldr	r3, [pc, #680]	@ (8005e24 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005b7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b7c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005b80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b84:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b86:	4aa7      	ldr	r2, [pc, #668]	@ (8005e24 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005b88:	430b      	orrs	r3, r1
 8005b8a:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005b8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b94:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8005b98:	653b      	str	r3, [r7, #80]	@ 0x50
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	657b      	str	r3, [r7, #84]	@ 0x54
 8005b9e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8005ba2:	460b      	mov	r3, r1
 8005ba4:	4313      	orrs	r3, r2
 8005ba6:	d00a      	beq.n	8005bbe <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8005ba8:	4b9e      	ldr	r3, [pc, #632]	@ (8005e24 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005baa:	691b      	ldr	r3, [r3, #16]
 8005bac:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8005bb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bb4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005bb8:	4a9a      	ldr	r2, [pc, #616]	@ (8005e24 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005bba:	430b      	orrs	r3, r1
 8005bbc:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005bbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bc6:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8005bca:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005bcc:	2300      	movs	r3, #0
 8005bce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005bd0:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8005bd4:	460b      	mov	r3, r1
 8005bd6:	4313      	orrs	r3, r2
 8005bd8:	d009      	beq.n	8005bee <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005bda:	4b92      	ldr	r3, [pc, #584]	@ (8005e24 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005bdc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005bde:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8005be2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005be6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005be8:	4a8e      	ldr	r2, [pc, #568]	@ (8005e24 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005bea:	430b      	orrs	r3, r1
 8005bec:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005bee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bf6:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8005bfa:	643b      	str	r3, [r7, #64]	@ 0x40
 8005bfc:	2300      	movs	r3, #0
 8005bfe:	647b      	str	r3, [r7, #68]	@ 0x44
 8005c00:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005c04:	460b      	mov	r3, r1
 8005c06:	4313      	orrs	r3, r2
 8005c08:	d00e      	beq.n	8005c28 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005c0a:	4b86      	ldr	r3, [pc, #536]	@ (8005e24 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c0c:	691b      	ldr	r3, [r3, #16]
 8005c0e:	4a85      	ldr	r2, [pc, #532]	@ (8005e24 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c10:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005c14:	6113      	str	r3, [r2, #16]
 8005c16:	4b83      	ldr	r3, [pc, #524]	@ (8005e24 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c18:	6919      	ldr	r1, [r3, #16]
 8005c1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c1e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005c22:	4a80      	ldr	r2, [pc, #512]	@ (8005e24 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c24:	430b      	orrs	r3, r1
 8005c26:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005c28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c30:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8005c34:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005c36:	2300      	movs	r3, #0
 8005c38:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005c3a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005c3e:	460b      	mov	r3, r1
 8005c40:	4313      	orrs	r3, r2
 8005c42:	d009      	beq.n	8005c58 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005c44:	4b77      	ldr	r3, [pc, #476]	@ (8005e24 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c48:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005c4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c52:	4a74      	ldr	r2, [pc, #464]	@ (8005e24 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c54:	430b      	orrs	r3, r1
 8005c56:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005c58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c60:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8005c64:	633b      	str	r3, [r7, #48]	@ 0x30
 8005c66:	2300      	movs	r3, #0
 8005c68:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c6a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005c6e:	460b      	mov	r3, r1
 8005c70:	4313      	orrs	r3, r2
 8005c72:	d00a      	beq.n	8005c8a <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005c74:	4b6b      	ldr	r3, [pc, #428]	@ (8005e24 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c78:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8005c7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c80:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005c84:	4a67      	ldr	r2, [pc, #412]	@ (8005e24 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c86:	430b      	orrs	r3, r1
 8005c88:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8005c8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c92:	2100      	movs	r1, #0
 8005c94:	62b9      	str	r1, [r7, #40]	@ 0x28
 8005c96:	f003 0301 	and.w	r3, r3, #1
 8005c9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005c9c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005ca0:	460b      	mov	r3, r1
 8005ca2:	4313      	orrs	r3, r2
 8005ca4:	d011      	beq.n	8005cca <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005ca6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005caa:	3308      	adds	r3, #8
 8005cac:	2100      	movs	r1, #0
 8005cae:	4618      	mov	r0, r3
 8005cb0:	f000 fb78 	bl	80063a4 <RCCEx_PLL2_Config>
 8005cb4:	4603      	mov	r3, r0
 8005cb6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005cba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d003      	beq.n	8005cca <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005cc2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005cc6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8005cca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cd2:	2100      	movs	r1, #0
 8005cd4:	6239      	str	r1, [r7, #32]
 8005cd6:	f003 0302 	and.w	r3, r3, #2
 8005cda:	627b      	str	r3, [r7, #36]	@ 0x24
 8005cdc:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005ce0:	460b      	mov	r3, r1
 8005ce2:	4313      	orrs	r3, r2
 8005ce4:	d011      	beq.n	8005d0a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005ce6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cea:	3308      	adds	r3, #8
 8005cec:	2101      	movs	r1, #1
 8005cee:	4618      	mov	r0, r3
 8005cf0:	f000 fb58 	bl	80063a4 <RCCEx_PLL2_Config>
 8005cf4:	4603      	mov	r3, r0
 8005cf6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005cfa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d003      	beq.n	8005d0a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d06:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8005d0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d12:	2100      	movs	r1, #0
 8005d14:	61b9      	str	r1, [r7, #24]
 8005d16:	f003 0304 	and.w	r3, r3, #4
 8005d1a:	61fb      	str	r3, [r7, #28]
 8005d1c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005d20:	460b      	mov	r3, r1
 8005d22:	4313      	orrs	r3, r2
 8005d24:	d011      	beq.n	8005d4a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005d26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d2a:	3308      	adds	r3, #8
 8005d2c:	2102      	movs	r1, #2
 8005d2e:	4618      	mov	r0, r3
 8005d30:	f000 fb38 	bl	80063a4 <RCCEx_PLL2_Config>
 8005d34:	4603      	mov	r3, r0
 8005d36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005d3a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d003      	beq.n	8005d4a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d42:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d46:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8005d4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d52:	2100      	movs	r1, #0
 8005d54:	6139      	str	r1, [r7, #16]
 8005d56:	f003 0308 	and.w	r3, r3, #8
 8005d5a:	617b      	str	r3, [r7, #20]
 8005d5c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8005d60:	460b      	mov	r3, r1
 8005d62:	4313      	orrs	r3, r2
 8005d64:	d011      	beq.n	8005d8a <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005d66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d6a:	3328      	adds	r3, #40	@ 0x28
 8005d6c:	2100      	movs	r1, #0
 8005d6e:	4618      	mov	r0, r3
 8005d70:	f000 fbca 	bl	8006508 <RCCEx_PLL3_Config>
 8005d74:	4603      	mov	r3, r0
 8005d76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8005d7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d003      	beq.n	8005d8a <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d86:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8005d8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d92:	2100      	movs	r1, #0
 8005d94:	60b9      	str	r1, [r7, #8]
 8005d96:	f003 0310 	and.w	r3, r3, #16
 8005d9a:	60fb      	str	r3, [r7, #12]
 8005d9c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005da0:	460b      	mov	r3, r1
 8005da2:	4313      	orrs	r3, r2
 8005da4:	d011      	beq.n	8005dca <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005da6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005daa:	3328      	adds	r3, #40	@ 0x28
 8005dac:	2101      	movs	r1, #1
 8005dae:	4618      	mov	r0, r3
 8005db0:	f000 fbaa 	bl	8006508 <RCCEx_PLL3_Config>
 8005db4:	4603      	mov	r3, r0
 8005db6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005dba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d003      	beq.n	8005dca <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005dc2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005dc6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8005dca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dd2:	2100      	movs	r1, #0
 8005dd4:	6039      	str	r1, [r7, #0]
 8005dd6:	f003 0320 	and.w	r3, r3, #32
 8005dda:	607b      	str	r3, [r7, #4]
 8005ddc:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005de0:	460b      	mov	r3, r1
 8005de2:	4313      	orrs	r3, r2
 8005de4:	d011      	beq.n	8005e0a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005de6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dea:	3328      	adds	r3, #40	@ 0x28
 8005dec:	2102      	movs	r1, #2
 8005dee:	4618      	mov	r0, r3
 8005df0:	f000 fb8a 	bl	8006508 <RCCEx_PLL3_Config>
 8005df4:	4603      	mov	r3, r0
 8005df6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005dfa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d003      	beq.n	8005e0a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e06:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8005e0a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d101      	bne.n	8005e16 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8005e12:	2300      	movs	r3, #0
 8005e14:	e000      	b.n	8005e18 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8005e16:	2301      	movs	r3, #1
}
 8005e18:	4618      	mov	r0, r3
 8005e1a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8005e1e:	46bd      	mov	sp, r7
 8005e20:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005e24:	58024400 	.word	0x58024400

08005e28 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8005e28:	b580      	push	{r7, lr}
 8005e2a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8005e2c:	f7fe fd54 	bl	80048d8 <HAL_RCC_GetHCLKFreq>
 8005e30:	4602      	mov	r2, r0
 8005e32:	4b06      	ldr	r3, [pc, #24]	@ (8005e4c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8005e34:	6a1b      	ldr	r3, [r3, #32]
 8005e36:	091b      	lsrs	r3, r3, #4
 8005e38:	f003 0307 	and.w	r3, r3, #7
 8005e3c:	4904      	ldr	r1, [pc, #16]	@ (8005e50 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8005e3e:	5ccb      	ldrb	r3, [r1, r3]
 8005e40:	f003 031f 	and.w	r3, r3, #31
 8005e44:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8005e48:	4618      	mov	r0, r3
 8005e4a:	bd80      	pop	{r7, pc}
 8005e4c:	58024400 	.word	0x58024400
 8005e50:	0800d7c4 	.word	0x0800d7c4

08005e54 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8005e54:	b480      	push	{r7}
 8005e56:	b089      	sub	sp, #36	@ 0x24
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005e5c:	4ba1      	ldr	r3, [pc, #644]	@ (80060e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005e5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e60:	f003 0303 	and.w	r3, r3, #3
 8005e64:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8005e66:	4b9f      	ldr	r3, [pc, #636]	@ (80060e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005e68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e6a:	0b1b      	lsrs	r3, r3, #12
 8005e6c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005e70:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8005e72:	4b9c      	ldr	r3, [pc, #624]	@ (80060e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005e74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e76:	091b      	lsrs	r3, r3, #4
 8005e78:	f003 0301 	and.w	r3, r3, #1
 8005e7c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8005e7e:	4b99      	ldr	r3, [pc, #612]	@ (80060e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005e80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e82:	08db      	lsrs	r3, r3, #3
 8005e84:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005e88:	693a      	ldr	r2, [r7, #16]
 8005e8a:	fb02 f303 	mul.w	r3, r2, r3
 8005e8e:	ee07 3a90 	vmov	s15, r3
 8005e92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e96:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8005e9a:	697b      	ldr	r3, [r7, #20]
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	f000 8111 	beq.w	80060c4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8005ea2:	69bb      	ldr	r3, [r7, #24]
 8005ea4:	2b02      	cmp	r3, #2
 8005ea6:	f000 8083 	beq.w	8005fb0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8005eaa:	69bb      	ldr	r3, [r7, #24]
 8005eac:	2b02      	cmp	r3, #2
 8005eae:	f200 80a1 	bhi.w	8005ff4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8005eb2:	69bb      	ldr	r3, [r7, #24]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d003      	beq.n	8005ec0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8005eb8:	69bb      	ldr	r3, [r7, #24]
 8005eba:	2b01      	cmp	r3, #1
 8005ebc:	d056      	beq.n	8005f6c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8005ebe:	e099      	b.n	8005ff4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005ec0:	4b88      	ldr	r3, [pc, #544]	@ (80060e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	f003 0320 	and.w	r3, r3, #32
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d02d      	beq.n	8005f28 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005ecc:	4b85      	ldr	r3, [pc, #532]	@ (80060e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	08db      	lsrs	r3, r3, #3
 8005ed2:	f003 0303 	and.w	r3, r3, #3
 8005ed6:	4a84      	ldr	r2, [pc, #528]	@ (80060e8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8005ed8:	fa22 f303 	lsr.w	r3, r2, r3
 8005edc:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005ede:	68bb      	ldr	r3, [r7, #8]
 8005ee0:	ee07 3a90 	vmov	s15, r3
 8005ee4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005ee8:	697b      	ldr	r3, [r7, #20]
 8005eea:	ee07 3a90 	vmov	s15, r3
 8005eee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ef2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005ef6:	4b7b      	ldr	r3, [pc, #492]	@ (80060e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005ef8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005efa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005efe:	ee07 3a90 	vmov	s15, r3
 8005f02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f06:	ed97 6a03 	vldr	s12, [r7, #12]
 8005f0a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80060ec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005f0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005f12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005f16:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005f1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005f1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f22:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8005f26:	e087      	b.n	8006038 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005f28:	697b      	ldr	r3, [r7, #20]
 8005f2a:	ee07 3a90 	vmov	s15, r3
 8005f2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f32:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80060f0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8005f36:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005f3a:	4b6a      	ldr	r3, [pc, #424]	@ (80060e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005f3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f42:	ee07 3a90 	vmov	s15, r3
 8005f46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f4a:	ed97 6a03 	vldr	s12, [r7, #12]
 8005f4e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80060ec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005f52:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005f56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005f5a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005f5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005f62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f66:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005f6a:	e065      	b.n	8006038 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005f6c:	697b      	ldr	r3, [r7, #20]
 8005f6e:	ee07 3a90 	vmov	s15, r3
 8005f72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f76:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80060f4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005f7a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005f7e:	4b59      	ldr	r3, [pc, #356]	@ (80060e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005f80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f86:	ee07 3a90 	vmov	s15, r3
 8005f8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f8e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005f92:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80060ec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005f96:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005f9a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005f9e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005fa2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005fa6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005faa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005fae:	e043      	b.n	8006038 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005fb0:	697b      	ldr	r3, [r7, #20]
 8005fb2:	ee07 3a90 	vmov	s15, r3
 8005fb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005fba:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80060f8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8005fbe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005fc2:	4b48      	ldr	r3, [pc, #288]	@ (80060e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005fc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fc6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005fca:	ee07 3a90 	vmov	s15, r3
 8005fce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005fd2:	ed97 6a03 	vldr	s12, [r7, #12]
 8005fd6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80060ec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005fda:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005fde:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005fe2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005fe6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005fea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005fee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005ff2:	e021      	b.n	8006038 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005ff4:	697b      	ldr	r3, [r7, #20]
 8005ff6:	ee07 3a90 	vmov	s15, r3
 8005ffa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ffe:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80060f4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006002:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006006:	4b37      	ldr	r3, [pc, #220]	@ (80060e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006008:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800600a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800600e:	ee07 3a90 	vmov	s15, r3
 8006012:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006016:	ed97 6a03 	vldr	s12, [r7, #12]
 800601a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80060ec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800601e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006022:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006026:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800602a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800602e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006032:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006036:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8006038:	4b2a      	ldr	r3, [pc, #168]	@ (80060e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800603a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800603c:	0a5b      	lsrs	r3, r3, #9
 800603e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006042:	ee07 3a90 	vmov	s15, r3
 8006046:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800604a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800604e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006052:	edd7 6a07 	vldr	s13, [r7, #28]
 8006056:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800605a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800605e:	ee17 2a90 	vmov	r2, s15
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8006066:	4b1f      	ldr	r3, [pc, #124]	@ (80060e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006068:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800606a:	0c1b      	lsrs	r3, r3, #16
 800606c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006070:	ee07 3a90 	vmov	s15, r3
 8006074:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006078:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800607c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006080:	edd7 6a07 	vldr	s13, [r7, #28]
 8006084:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006088:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800608c:	ee17 2a90 	vmov	r2, s15
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8006094:	4b13      	ldr	r3, [pc, #76]	@ (80060e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006096:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006098:	0e1b      	lsrs	r3, r3, #24
 800609a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800609e:	ee07 3a90 	vmov	s15, r3
 80060a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060a6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80060aa:	ee37 7a87 	vadd.f32	s14, s15, s14
 80060ae:	edd7 6a07 	vldr	s13, [r7, #28]
 80060b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80060b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80060ba:	ee17 2a90 	vmov	r2, s15
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80060c2:	e008      	b.n	80060d6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	2200      	movs	r2, #0
 80060c8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	2200      	movs	r2, #0
 80060ce:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2200      	movs	r2, #0
 80060d4:	609a      	str	r2, [r3, #8]
}
 80060d6:	bf00      	nop
 80060d8:	3724      	adds	r7, #36	@ 0x24
 80060da:	46bd      	mov	sp, r7
 80060dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e0:	4770      	bx	lr
 80060e2:	bf00      	nop
 80060e4:	58024400 	.word	0x58024400
 80060e8:	03d09000 	.word	0x03d09000
 80060ec:	46000000 	.word	0x46000000
 80060f0:	4c742400 	.word	0x4c742400
 80060f4:	4a742400 	.word	0x4a742400
 80060f8:	4af42400 	.word	0x4af42400

080060fc <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80060fc:	b480      	push	{r7}
 80060fe:	b089      	sub	sp, #36	@ 0x24
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006104:	4ba1      	ldr	r3, [pc, #644]	@ (800638c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006106:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006108:	f003 0303 	and.w	r3, r3, #3
 800610c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800610e:	4b9f      	ldr	r3, [pc, #636]	@ (800638c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006110:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006112:	0d1b      	lsrs	r3, r3, #20
 8006114:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006118:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800611a:	4b9c      	ldr	r3, [pc, #624]	@ (800638c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800611c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800611e:	0a1b      	lsrs	r3, r3, #8
 8006120:	f003 0301 	and.w	r3, r3, #1
 8006124:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8006126:	4b99      	ldr	r3, [pc, #612]	@ (800638c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006128:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800612a:	08db      	lsrs	r3, r3, #3
 800612c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006130:	693a      	ldr	r2, [r7, #16]
 8006132:	fb02 f303 	mul.w	r3, r2, r3
 8006136:	ee07 3a90 	vmov	s15, r3
 800613a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800613e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8006142:	697b      	ldr	r3, [r7, #20]
 8006144:	2b00      	cmp	r3, #0
 8006146:	f000 8111 	beq.w	800636c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800614a:	69bb      	ldr	r3, [r7, #24]
 800614c:	2b02      	cmp	r3, #2
 800614e:	f000 8083 	beq.w	8006258 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8006152:	69bb      	ldr	r3, [r7, #24]
 8006154:	2b02      	cmp	r3, #2
 8006156:	f200 80a1 	bhi.w	800629c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800615a:	69bb      	ldr	r3, [r7, #24]
 800615c:	2b00      	cmp	r3, #0
 800615e:	d003      	beq.n	8006168 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8006160:	69bb      	ldr	r3, [r7, #24]
 8006162:	2b01      	cmp	r3, #1
 8006164:	d056      	beq.n	8006214 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8006166:	e099      	b.n	800629c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006168:	4b88      	ldr	r3, [pc, #544]	@ (800638c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f003 0320 	and.w	r3, r3, #32
 8006170:	2b00      	cmp	r3, #0
 8006172:	d02d      	beq.n	80061d0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006174:	4b85      	ldr	r3, [pc, #532]	@ (800638c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	08db      	lsrs	r3, r3, #3
 800617a:	f003 0303 	and.w	r3, r3, #3
 800617e:	4a84      	ldr	r2, [pc, #528]	@ (8006390 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8006180:	fa22 f303 	lsr.w	r3, r2, r3
 8006184:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006186:	68bb      	ldr	r3, [r7, #8]
 8006188:	ee07 3a90 	vmov	s15, r3
 800618c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006190:	697b      	ldr	r3, [r7, #20]
 8006192:	ee07 3a90 	vmov	s15, r3
 8006196:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800619a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800619e:	4b7b      	ldr	r3, [pc, #492]	@ (800638c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80061a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061a6:	ee07 3a90 	vmov	s15, r3
 80061aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80061ae:	ed97 6a03 	vldr	s12, [r7, #12]
 80061b2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006394 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80061b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80061ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80061be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80061c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80061c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80061ca:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80061ce:	e087      	b.n	80062e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80061d0:	697b      	ldr	r3, [r7, #20]
 80061d2:	ee07 3a90 	vmov	s15, r3
 80061d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80061da:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006398 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80061de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80061e2:	4b6a      	ldr	r3, [pc, #424]	@ (800638c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80061e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061ea:	ee07 3a90 	vmov	s15, r3
 80061ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80061f2:	ed97 6a03 	vldr	s12, [r7, #12]
 80061f6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006394 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80061fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80061fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006202:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006206:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800620a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800620e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006212:	e065      	b.n	80062e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006214:	697b      	ldr	r3, [r7, #20]
 8006216:	ee07 3a90 	vmov	s15, r3
 800621a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800621e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800639c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006222:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006226:	4b59      	ldr	r3, [pc, #356]	@ (800638c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006228:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800622a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800622e:	ee07 3a90 	vmov	s15, r3
 8006232:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006236:	ed97 6a03 	vldr	s12, [r7, #12]
 800623a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006394 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800623e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006242:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006246:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800624a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800624e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006252:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006256:	e043      	b.n	80062e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006258:	697b      	ldr	r3, [r7, #20]
 800625a:	ee07 3a90 	vmov	s15, r3
 800625e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006262:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80063a0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8006266:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800626a:	4b48      	ldr	r3, [pc, #288]	@ (800638c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800626c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800626e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006272:	ee07 3a90 	vmov	s15, r3
 8006276:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800627a:	ed97 6a03 	vldr	s12, [r7, #12]
 800627e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006394 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006282:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006286:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800628a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800628e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006292:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006296:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800629a:	e021      	b.n	80062e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800629c:	697b      	ldr	r3, [r7, #20]
 800629e:	ee07 3a90 	vmov	s15, r3
 80062a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062a6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800639c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80062aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80062ae:	4b37      	ldr	r3, [pc, #220]	@ (800638c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80062b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80062b6:	ee07 3a90 	vmov	s15, r3
 80062ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80062be:	ed97 6a03 	vldr	s12, [r7, #12]
 80062c2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006394 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80062c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80062ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80062ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80062d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80062d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062da:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80062de:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80062e0:	4b2a      	ldr	r3, [pc, #168]	@ (800638c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80062e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062e4:	0a5b      	lsrs	r3, r3, #9
 80062e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80062ea:	ee07 3a90 	vmov	s15, r3
 80062ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062f2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80062f6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80062fa:	edd7 6a07 	vldr	s13, [r7, #28]
 80062fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006302:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006306:	ee17 2a90 	vmov	r2, s15
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800630e:	4b1f      	ldr	r3, [pc, #124]	@ (800638c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006310:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006312:	0c1b      	lsrs	r3, r3, #16
 8006314:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006318:	ee07 3a90 	vmov	s15, r3
 800631c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006320:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006324:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006328:	edd7 6a07 	vldr	s13, [r7, #28]
 800632c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006330:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006334:	ee17 2a90 	vmov	r2, s15
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800633c:	4b13      	ldr	r3, [pc, #76]	@ (800638c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800633e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006340:	0e1b      	lsrs	r3, r3, #24
 8006342:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006346:	ee07 3a90 	vmov	s15, r3
 800634a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800634e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006352:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006356:	edd7 6a07 	vldr	s13, [r7, #28]
 800635a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800635e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006362:	ee17 2a90 	vmov	r2, s15
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800636a:	e008      	b.n	800637e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2200      	movs	r2, #0
 8006370:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	2200      	movs	r2, #0
 8006376:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2200      	movs	r2, #0
 800637c:	609a      	str	r2, [r3, #8]
}
 800637e:	bf00      	nop
 8006380:	3724      	adds	r7, #36	@ 0x24
 8006382:	46bd      	mov	sp, r7
 8006384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006388:	4770      	bx	lr
 800638a:	bf00      	nop
 800638c:	58024400 	.word	0x58024400
 8006390:	03d09000 	.word	0x03d09000
 8006394:	46000000 	.word	0x46000000
 8006398:	4c742400 	.word	0x4c742400
 800639c:	4a742400 	.word	0x4a742400
 80063a0:	4af42400 	.word	0x4af42400

080063a4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80063a4:	b580      	push	{r7, lr}
 80063a6:	b084      	sub	sp, #16
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	6078      	str	r0, [r7, #4]
 80063ac:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80063ae:	2300      	movs	r3, #0
 80063b0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80063b2:	4b53      	ldr	r3, [pc, #332]	@ (8006500 <RCCEx_PLL2_Config+0x15c>)
 80063b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063b6:	f003 0303 	and.w	r3, r3, #3
 80063ba:	2b03      	cmp	r3, #3
 80063bc:	d101      	bne.n	80063c2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80063be:	2301      	movs	r3, #1
 80063c0:	e099      	b.n	80064f6 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80063c2:	4b4f      	ldr	r3, [pc, #316]	@ (8006500 <RCCEx_PLL2_Config+0x15c>)
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	4a4e      	ldr	r2, [pc, #312]	@ (8006500 <RCCEx_PLL2_Config+0x15c>)
 80063c8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80063cc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80063ce:	f7fc f85d 	bl	800248c <HAL_GetTick>
 80063d2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80063d4:	e008      	b.n	80063e8 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80063d6:	f7fc f859 	bl	800248c <HAL_GetTick>
 80063da:	4602      	mov	r2, r0
 80063dc:	68bb      	ldr	r3, [r7, #8]
 80063de:	1ad3      	subs	r3, r2, r3
 80063e0:	2b02      	cmp	r3, #2
 80063e2:	d901      	bls.n	80063e8 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80063e4:	2303      	movs	r3, #3
 80063e6:	e086      	b.n	80064f6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80063e8:	4b45      	ldr	r3, [pc, #276]	@ (8006500 <RCCEx_PLL2_Config+0x15c>)
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d1f0      	bne.n	80063d6 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80063f4:	4b42      	ldr	r3, [pc, #264]	@ (8006500 <RCCEx_PLL2_Config+0x15c>)
 80063f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063f8:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	031b      	lsls	r3, r3, #12
 8006402:	493f      	ldr	r1, [pc, #252]	@ (8006500 <RCCEx_PLL2_Config+0x15c>)
 8006404:	4313      	orrs	r3, r2
 8006406:	628b      	str	r3, [r1, #40]	@ 0x28
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	685b      	ldr	r3, [r3, #4]
 800640c:	3b01      	subs	r3, #1
 800640e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	689b      	ldr	r3, [r3, #8]
 8006416:	3b01      	subs	r3, #1
 8006418:	025b      	lsls	r3, r3, #9
 800641a:	b29b      	uxth	r3, r3
 800641c:	431a      	orrs	r2, r3
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	68db      	ldr	r3, [r3, #12]
 8006422:	3b01      	subs	r3, #1
 8006424:	041b      	lsls	r3, r3, #16
 8006426:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800642a:	431a      	orrs	r2, r3
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	691b      	ldr	r3, [r3, #16]
 8006430:	3b01      	subs	r3, #1
 8006432:	061b      	lsls	r3, r3, #24
 8006434:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006438:	4931      	ldr	r1, [pc, #196]	@ (8006500 <RCCEx_PLL2_Config+0x15c>)
 800643a:	4313      	orrs	r3, r2
 800643c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800643e:	4b30      	ldr	r3, [pc, #192]	@ (8006500 <RCCEx_PLL2_Config+0x15c>)
 8006440:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006442:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	695b      	ldr	r3, [r3, #20]
 800644a:	492d      	ldr	r1, [pc, #180]	@ (8006500 <RCCEx_PLL2_Config+0x15c>)
 800644c:	4313      	orrs	r3, r2
 800644e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8006450:	4b2b      	ldr	r3, [pc, #172]	@ (8006500 <RCCEx_PLL2_Config+0x15c>)
 8006452:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006454:	f023 0220 	bic.w	r2, r3, #32
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	699b      	ldr	r3, [r3, #24]
 800645c:	4928      	ldr	r1, [pc, #160]	@ (8006500 <RCCEx_PLL2_Config+0x15c>)
 800645e:	4313      	orrs	r3, r2
 8006460:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8006462:	4b27      	ldr	r3, [pc, #156]	@ (8006500 <RCCEx_PLL2_Config+0x15c>)
 8006464:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006466:	4a26      	ldr	r2, [pc, #152]	@ (8006500 <RCCEx_PLL2_Config+0x15c>)
 8006468:	f023 0310 	bic.w	r3, r3, #16
 800646c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800646e:	4b24      	ldr	r3, [pc, #144]	@ (8006500 <RCCEx_PLL2_Config+0x15c>)
 8006470:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006472:	4b24      	ldr	r3, [pc, #144]	@ (8006504 <RCCEx_PLL2_Config+0x160>)
 8006474:	4013      	ands	r3, r2
 8006476:	687a      	ldr	r2, [r7, #4]
 8006478:	69d2      	ldr	r2, [r2, #28]
 800647a:	00d2      	lsls	r2, r2, #3
 800647c:	4920      	ldr	r1, [pc, #128]	@ (8006500 <RCCEx_PLL2_Config+0x15c>)
 800647e:	4313      	orrs	r3, r2
 8006480:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8006482:	4b1f      	ldr	r3, [pc, #124]	@ (8006500 <RCCEx_PLL2_Config+0x15c>)
 8006484:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006486:	4a1e      	ldr	r2, [pc, #120]	@ (8006500 <RCCEx_PLL2_Config+0x15c>)
 8006488:	f043 0310 	orr.w	r3, r3, #16
 800648c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800648e:	683b      	ldr	r3, [r7, #0]
 8006490:	2b00      	cmp	r3, #0
 8006492:	d106      	bne.n	80064a2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8006494:	4b1a      	ldr	r3, [pc, #104]	@ (8006500 <RCCEx_PLL2_Config+0x15c>)
 8006496:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006498:	4a19      	ldr	r2, [pc, #100]	@ (8006500 <RCCEx_PLL2_Config+0x15c>)
 800649a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800649e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80064a0:	e00f      	b.n	80064c2 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80064a2:	683b      	ldr	r3, [r7, #0]
 80064a4:	2b01      	cmp	r3, #1
 80064a6:	d106      	bne.n	80064b6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80064a8:	4b15      	ldr	r3, [pc, #84]	@ (8006500 <RCCEx_PLL2_Config+0x15c>)
 80064aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064ac:	4a14      	ldr	r2, [pc, #80]	@ (8006500 <RCCEx_PLL2_Config+0x15c>)
 80064ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80064b2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80064b4:	e005      	b.n	80064c2 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80064b6:	4b12      	ldr	r3, [pc, #72]	@ (8006500 <RCCEx_PLL2_Config+0x15c>)
 80064b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064ba:	4a11      	ldr	r2, [pc, #68]	@ (8006500 <RCCEx_PLL2_Config+0x15c>)
 80064bc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80064c0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80064c2:	4b0f      	ldr	r3, [pc, #60]	@ (8006500 <RCCEx_PLL2_Config+0x15c>)
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	4a0e      	ldr	r2, [pc, #56]	@ (8006500 <RCCEx_PLL2_Config+0x15c>)
 80064c8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80064cc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80064ce:	f7fb ffdd 	bl	800248c <HAL_GetTick>
 80064d2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80064d4:	e008      	b.n	80064e8 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80064d6:	f7fb ffd9 	bl	800248c <HAL_GetTick>
 80064da:	4602      	mov	r2, r0
 80064dc:	68bb      	ldr	r3, [r7, #8]
 80064de:	1ad3      	subs	r3, r2, r3
 80064e0:	2b02      	cmp	r3, #2
 80064e2:	d901      	bls.n	80064e8 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80064e4:	2303      	movs	r3, #3
 80064e6:	e006      	b.n	80064f6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80064e8:	4b05      	ldr	r3, [pc, #20]	@ (8006500 <RCCEx_PLL2_Config+0x15c>)
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d0f0      	beq.n	80064d6 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80064f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80064f6:	4618      	mov	r0, r3
 80064f8:	3710      	adds	r7, #16
 80064fa:	46bd      	mov	sp, r7
 80064fc:	bd80      	pop	{r7, pc}
 80064fe:	bf00      	nop
 8006500:	58024400 	.word	0x58024400
 8006504:	ffff0007 	.word	0xffff0007

08006508 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8006508:	b580      	push	{r7, lr}
 800650a:	b084      	sub	sp, #16
 800650c:	af00      	add	r7, sp, #0
 800650e:	6078      	str	r0, [r7, #4]
 8006510:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006512:	2300      	movs	r3, #0
 8006514:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006516:	4b53      	ldr	r3, [pc, #332]	@ (8006664 <RCCEx_PLL3_Config+0x15c>)
 8006518:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800651a:	f003 0303 	and.w	r3, r3, #3
 800651e:	2b03      	cmp	r3, #3
 8006520:	d101      	bne.n	8006526 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8006522:	2301      	movs	r3, #1
 8006524:	e099      	b.n	800665a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8006526:	4b4f      	ldr	r3, [pc, #316]	@ (8006664 <RCCEx_PLL3_Config+0x15c>)
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	4a4e      	ldr	r2, [pc, #312]	@ (8006664 <RCCEx_PLL3_Config+0x15c>)
 800652c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006530:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006532:	f7fb ffab 	bl	800248c <HAL_GetTick>
 8006536:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006538:	e008      	b.n	800654c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800653a:	f7fb ffa7 	bl	800248c <HAL_GetTick>
 800653e:	4602      	mov	r2, r0
 8006540:	68bb      	ldr	r3, [r7, #8]
 8006542:	1ad3      	subs	r3, r2, r3
 8006544:	2b02      	cmp	r3, #2
 8006546:	d901      	bls.n	800654c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006548:	2303      	movs	r3, #3
 800654a:	e086      	b.n	800665a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800654c:	4b45      	ldr	r3, [pc, #276]	@ (8006664 <RCCEx_PLL3_Config+0x15c>)
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006554:	2b00      	cmp	r3, #0
 8006556:	d1f0      	bne.n	800653a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8006558:	4b42      	ldr	r3, [pc, #264]	@ (8006664 <RCCEx_PLL3_Config+0x15c>)
 800655a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800655c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	051b      	lsls	r3, r3, #20
 8006566:	493f      	ldr	r1, [pc, #252]	@ (8006664 <RCCEx_PLL3_Config+0x15c>)
 8006568:	4313      	orrs	r3, r2
 800656a:	628b      	str	r3, [r1, #40]	@ 0x28
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	685b      	ldr	r3, [r3, #4]
 8006570:	3b01      	subs	r3, #1
 8006572:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	689b      	ldr	r3, [r3, #8]
 800657a:	3b01      	subs	r3, #1
 800657c:	025b      	lsls	r3, r3, #9
 800657e:	b29b      	uxth	r3, r3
 8006580:	431a      	orrs	r2, r3
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	68db      	ldr	r3, [r3, #12]
 8006586:	3b01      	subs	r3, #1
 8006588:	041b      	lsls	r3, r3, #16
 800658a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800658e:	431a      	orrs	r2, r3
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	691b      	ldr	r3, [r3, #16]
 8006594:	3b01      	subs	r3, #1
 8006596:	061b      	lsls	r3, r3, #24
 8006598:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800659c:	4931      	ldr	r1, [pc, #196]	@ (8006664 <RCCEx_PLL3_Config+0x15c>)
 800659e:	4313      	orrs	r3, r2
 80065a0:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80065a2:	4b30      	ldr	r3, [pc, #192]	@ (8006664 <RCCEx_PLL3_Config+0x15c>)
 80065a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065a6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	695b      	ldr	r3, [r3, #20]
 80065ae:	492d      	ldr	r1, [pc, #180]	@ (8006664 <RCCEx_PLL3_Config+0x15c>)
 80065b0:	4313      	orrs	r3, r2
 80065b2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80065b4:	4b2b      	ldr	r3, [pc, #172]	@ (8006664 <RCCEx_PLL3_Config+0x15c>)
 80065b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065b8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	699b      	ldr	r3, [r3, #24]
 80065c0:	4928      	ldr	r1, [pc, #160]	@ (8006664 <RCCEx_PLL3_Config+0x15c>)
 80065c2:	4313      	orrs	r3, r2
 80065c4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80065c6:	4b27      	ldr	r3, [pc, #156]	@ (8006664 <RCCEx_PLL3_Config+0x15c>)
 80065c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065ca:	4a26      	ldr	r2, [pc, #152]	@ (8006664 <RCCEx_PLL3_Config+0x15c>)
 80065cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80065d0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80065d2:	4b24      	ldr	r3, [pc, #144]	@ (8006664 <RCCEx_PLL3_Config+0x15c>)
 80065d4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80065d6:	4b24      	ldr	r3, [pc, #144]	@ (8006668 <RCCEx_PLL3_Config+0x160>)
 80065d8:	4013      	ands	r3, r2
 80065da:	687a      	ldr	r2, [r7, #4]
 80065dc:	69d2      	ldr	r2, [r2, #28]
 80065de:	00d2      	lsls	r2, r2, #3
 80065e0:	4920      	ldr	r1, [pc, #128]	@ (8006664 <RCCEx_PLL3_Config+0x15c>)
 80065e2:	4313      	orrs	r3, r2
 80065e4:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80065e6:	4b1f      	ldr	r3, [pc, #124]	@ (8006664 <RCCEx_PLL3_Config+0x15c>)
 80065e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065ea:	4a1e      	ldr	r2, [pc, #120]	@ (8006664 <RCCEx_PLL3_Config+0x15c>)
 80065ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80065f0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80065f2:	683b      	ldr	r3, [r7, #0]
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d106      	bne.n	8006606 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80065f8:	4b1a      	ldr	r3, [pc, #104]	@ (8006664 <RCCEx_PLL3_Config+0x15c>)
 80065fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065fc:	4a19      	ldr	r2, [pc, #100]	@ (8006664 <RCCEx_PLL3_Config+0x15c>)
 80065fe:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006602:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006604:	e00f      	b.n	8006626 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006606:	683b      	ldr	r3, [r7, #0]
 8006608:	2b01      	cmp	r3, #1
 800660a:	d106      	bne.n	800661a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800660c:	4b15      	ldr	r3, [pc, #84]	@ (8006664 <RCCEx_PLL3_Config+0x15c>)
 800660e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006610:	4a14      	ldr	r2, [pc, #80]	@ (8006664 <RCCEx_PLL3_Config+0x15c>)
 8006612:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006616:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006618:	e005      	b.n	8006626 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800661a:	4b12      	ldr	r3, [pc, #72]	@ (8006664 <RCCEx_PLL3_Config+0x15c>)
 800661c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800661e:	4a11      	ldr	r2, [pc, #68]	@ (8006664 <RCCEx_PLL3_Config+0x15c>)
 8006620:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006624:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8006626:	4b0f      	ldr	r3, [pc, #60]	@ (8006664 <RCCEx_PLL3_Config+0x15c>)
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	4a0e      	ldr	r2, [pc, #56]	@ (8006664 <RCCEx_PLL3_Config+0x15c>)
 800662c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006630:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006632:	f7fb ff2b 	bl	800248c <HAL_GetTick>
 8006636:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006638:	e008      	b.n	800664c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800663a:	f7fb ff27 	bl	800248c <HAL_GetTick>
 800663e:	4602      	mov	r2, r0
 8006640:	68bb      	ldr	r3, [r7, #8]
 8006642:	1ad3      	subs	r3, r2, r3
 8006644:	2b02      	cmp	r3, #2
 8006646:	d901      	bls.n	800664c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006648:	2303      	movs	r3, #3
 800664a:	e006      	b.n	800665a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800664c:	4b05      	ldr	r3, [pc, #20]	@ (8006664 <RCCEx_PLL3_Config+0x15c>)
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006654:	2b00      	cmp	r3, #0
 8006656:	d0f0      	beq.n	800663a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8006658:	7bfb      	ldrb	r3, [r7, #15]
}
 800665a:	4618      	mov	r0, r3
 800665c:	3710      	adds	r7, #16
 800665e:	46bd      	mov	sp, r7
 8006660:	bd80      	pop	{r7, pc}
 8006662:	bf00      	nop
 8006664:	58024400 	.word	0x58024400
 8006668:	ffff0007 	.word	0xffff0007

0800666c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800666c:	b580      	push	{r7, lr}
 800666e:	b084      	sub	sp, #16
 8006670:	af00      	add	r7, sp, #0
 8006672:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	2b00      	cmp	r3, #0
 8006678:	d101      	bne.n	800667e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800667a:	2301      	movs	r3, #1
 800667c:	e10f      	b.n	800689e <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	2200      	movs	r2, #0
 8006682:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	4a87      	ldr	r2, [pc, #540]	@ (80068a8 <HAL_SPI_Init+0x23c>)
 800668a:	4293      	cmp	r3, r2
 800668c:	d00f      	beq.n	80066ae <HAL_SPI_Init+0x42>
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	4a86      	ldr	r2, [pc, #536]	@ (80068ac <HAL_SPI_Init+0x240>)
 8006694:	4293      	cmp	r3, r2
 8006696:	d00a      	beq.n	80066ae <HAL_SPI_Init+0x42>
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	4a84      	ldr	r2, [pc, #528]	@ (80068b0 <HAL_SPI_Init+0x244>)
 800669e:	4293      	cmp	r3, r2
 80066a0:	d005      	beq.n	80066ae <HAL_SPI_Init+0x42>
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	68db      	ldr	r3, [r3, #12]
 80066a6:	2b0f      	cmp	r3, #15
 80066a8:	d901      	bls.n	80066ae <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 80066aa:	2301      	movs	r3, #1
 80066ac:	e0f7      	b.n	800689e <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 80066ae:	6878      	ldr	r0, [r7, #4]
 80066b0:	f000 fef6 	bl	80074a0 <SPI_GetPacketSize>
 80066b4:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	4a7b      	ldr	r2, [pc, #492]	@ (80068a8 <HAL_SPI_Init+0x23c>)
 80066bc:	4293      	cmp	r3, r2
 80066be:	d00c      	beq.n	80066da <HAL_SPI_Init+0x6e>
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	4a79      	ldr	r2, [pc, #484]	@ (80068ac <HAL_SPI_Init+0x240>)
 80066c6:	4293      	cmp	r3, r2
 80066c8:	d007      	beq.n	80066da <HAL_SPI_Init+0x6e>
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	4a78      	ldr	r2, [pc, #480]	@ (80068b0 <HAL_SPI_Init+0x244>)
 80066d0:	4293      	cmp	r3, r2
 80066d2:	d002      	beq.n	80066da <HAL_SPI_Init+0x6e>
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	2b08      	cmp	r3, #8
 80066d8:	d811      	bhi.n	80066fe <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80066de:	4a72      	ldr	r2, [pc, #456]	@ (80068a8 <HAL_SPI_Init+0x23c>)
 80066e0:	4293      	cmp	r3, r2
 80066e2:	d009      	beq.n	80066f8 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	4a70      	ldr	r2, [pc, #448]	@ (80068ac <HAL_SPI_Init+0x240>)
 80066ea:	4293      	cmp	r3, r2
 80066ec:	d004      	beq.n	80066f8 <HAL_SPI_Init+0x8c>
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	4a6f      	ldr	r2, [pc, #444]	@ (80068b0 <HAL_SPI_Init+0x244>)
 80066f4:	4293      	cmp	r3, r2
 80066f6:	d104      	bne.n	8006702 <HAL_SPI_Init+0x96>
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	2b10      	cmp	r3, #16
 80066fc:	d901      	bls.n	8006702 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 80066fe:	2301      	movs	r3, #1
 8006700:	e0cd      	b.n	800689e <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8006708:	b2db      	uxtb	r3, r3
 800670a:	2b00      	cmp	r3, #0
 800670c:	d106      	bne.n	800671c <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	2200      	movs	r2, #0
 8006712:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006716:	6878      	ldr	r0, [r7, #4]
 8006718:	f7fb f9c6 	bl	8001aa8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2202      	movs	r2, #2
 8006720:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	681a      	ldr	r2, [r3, #0]
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	f022 0201 	bic.w	r2, r2, #1
 8006732:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	689b      	ldr	r3, [r3, #8]
 800673a:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800673e:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	699b      	ldr	r3, [r3, #24]
 8006744:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006748:	d119      	bne.n	800677e <HAL_SPI_Init+0x112>
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	685b      	ldr	r3, [r3, #4]
 800674e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006752:	d103      	bne.n	800675c <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8006758:	2b00      	cmp	r3, #0
 800675a:	d008      	beq.n	800676e <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8006760:	2b00      	cmp	r3, #0
 8006762:	d10c      	bne.n	800677e <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8006768:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800676c:	d107      	bne.n	800677e <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	681a      	ldr	r2, [r3, #0]
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800677c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	685b      	ldr	r3, [r3, #4]
 8006782:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006786:	2b00      	cmp	r3, #0
 8006788:	d00f      	beq.n	80067aa <HAL_SPI_Init+0x13e>
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	68db      	ldr	r3, [r3, #12]
 800678e:	2b06      	cmp	r3, #6
 8006790:	d90b      	bls.n	80067aa <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	430a      	orrs	r2, r1
 80067a6:	601a      	str	r2, [r3, #0]
 80067a8:	e007      	b.n	80067ba <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	681a      	ldr	r2, [r3, #0]
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80067b8:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	69da      	ldr	r2, [r3, #28]
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067c2:	431a      	orrs	r2, r3
 80067c4:	68bb      	ldr	r3, [r7, #8]
 80067c6:	431a      	orrs	r2, r3
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067cc:	ea42 0103 	orr.w	r1, r2, r3
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	68da      	ldr	r2, [r3, #12]
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	430a      	orrs	r2, r1
 80067da:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067e4:	431a      	orrs	r2, r3
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067ea:	431a      	orrs	r2, r3
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	699b      	ldr	r3, [r3, #24]
 80067f0:	431a      	orrs	r2, r3
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	691b      	ldr	r3, [r3, #16]
 80067f6:	431a      	orrs	r2, r3
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	695b      	ldr	r3, [r3, #20]
 80067fc:	431a      	orrs	r2, r3
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	6a1b      	ldr	r3, [r3, #32]
 8006802:	431a      	orrs	r2, r3
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	685b      	ldr	r3, [r3, #4]
 8006808:	431a      	orrs	r2, r3
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800680e:	431a      	orrs	r2, r3
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	689b      	ldr	r3, [r3, #8]
 8006814:	431a      	orrs	r2, r3
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800681a:	ea42 0103 	orr.w	r1, r2, r3
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	430a      	orrs	r2, r1
 8006828:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	685b      	ldr	r3, [r3, #4]
 800682e:	2b00      	cmp	r3, #0
 8006830:	d113      	bne.n	800685a <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	689b      	ldr	r3, [r3, #8]
 8006838:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006844:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	689b      	ldr	r3, [r3, #8]
 800684c:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006858:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	f022 0201 	bic.w	r2, r2, #1
 8006868:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	685b      	ldr	r3, [r3, #4]
 800686e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006872:	2b00      	cmp	r3, #0
 8006874:	d00a      	beq.n	800688c <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	68db      	ldr	r3, [r3, #12]
 800687c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	430a      	orrs	r2, r1
 800688a:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2200      	movs	r2, #0
 8006890:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2201      	movs	r2, #1
 8006898:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800689c:	2300      	movs	r3, #0
}
 800689e:	4618      	mov	r0, r3
 80068a0:	3710      	adds	r7, #16
 80068a2:	46bd      	mov	sp, r7
 80068a4:	bd80      	pop	{r7, pc}
 80068a6:	bf00      	nop
 80068a8:	40013000 	.word	0x40013000
 80068ac:	40003800 	.word	0x40003800
 80068b0:	40003c00 	.word	0x40003c00

080068b4 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80068b4:	b580      	push	{r7, lr}
 80068b6:	b088      	sub	sp, #32
 80068b8:	af02      	add	r7, sp, #8
 80068ba:	60f8      	str	r0, [r7, #12]
 80068bc:	60b9      	str	r1, [r7, #8]
 80068be:	603b      	str	r3, [r7, #0]
 80068c0:	4613      	mov	r3, r2
 80068c2:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	3320      	adds	r3, #32
 80068ca:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80068cc:	f7fb fdde 	bl	800248c <HAL_GetTick>
 80068d0:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80068d8:	b2db      	uxtb	r3, r3
 80068da:	2b01      	cmp	r3, #1
 80068dc:	d001      	beq.n	80068e2 <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 80068de:	2302      	movs	r3, #2
 80068e0:	e1d1      	b.n	8006c86 <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 80068e2:	68bb      	ldr	r3, [r7, #8]
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d002      	beq.n	80068ee <HAL_SPI_Transmit+0x3a>
 80068e8:	88fb      	ldrh	r3, [r7, #6]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d101      	bne.n	80068f2 <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 80068ee:	2301      	movs	r3, #1
 80068f0:	e1c9      	b.n	8006c86 <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80068f8:	2b01      	cmp	r3, #1
 80068fa:	d101      	bne.n	8006900 <HAL_SPI_Transmit+0x4c>
 80068fc:	2302      	movs	r3, #2
 80068fe:	e1c2      	b.n	8006c86 <HAL_SPI_Transmit+0x3d2>
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	2201      	movs	r2, #1
 8006904:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	2203      	movs	r2, #3
 800690c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	2200      	movs	r2, #0
 8006914:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	68ba      	ldr	r2, [r7, #8]
 800691c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	88fa      	ldrh	r2, [r7, #6]
 8006922:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	88fa      	ldrh	r2, [r7, #6]
 800692a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	2200      	movs	r2, #0
 8006932:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	2200      	movs	r2, #0
 8006938:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	2200      	movs	r2, #0
 8006940:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	2200      	movs	r2, #0
 8006948:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	2200      	movs	r2, #0
 800694e:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	689b      	ldr	r3, [r3, #8]
 8006954:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8006958:	d108      	bne.n	800696c <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	681a      	ldr	r2, [r3, #0]
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006968:	601a      	str	r2, [r3, #0]
 800696a:	e009      	b.n	8006980 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	68db      	ldr	r3, [r3, #12]
 8006972:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800697e:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	685a      	ldr	r2, [r3, #4]
 8006986:	4b96      	ldr	r3, [pc, #600]	@ (8006be0 <HAL_SPI_Transmit+0x32c>)
 8006988:	4013      	ands	r3, r2
 800698a:	88f9      	ldrh	r1, [r7, #6]
 800698c:	68fa      	ldr	r2, [r7, #12]
 800698e:	6812      	ldr	r2, [r2, #0]
 8006990:	430b      	orrs	r3, r1
 8006992:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	681a      	ldr	r2, [r3, #0]
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	f042 0201 	orr.w	r2, r2, #1
 80069a2:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	685b      	ldr	r3, [r3, #4]
 80069a8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80069ac:	d107      	bne.n	80069be <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	681a      	ldr	r2, [r3, #0]
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80069bc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	68db      	ldr	r3, [r3, #12]
 80069c2:	2b0f      	cmp	r3, #15
 80069c4:	d947      	bls.n	8006a56 <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80069c6:	e03f      	b.n	8006a48 <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	695b      	ldr	r3, [r3, #20]
 80069ce:	f003 0302 	and.w	r3, r3, #2
 80069d2:	2b02      	cmp	r3, #2
 80069d4:	d114      	bne.n	8006a00 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	6812      	ldr	r2, [r2, #0]
 80069e0:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80069e6:	1d1a      	adds	r2, r3, #4
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80069f2:	b29b      	uxth	r3, r3
 80069f4:	3b01      	subs	r3, #1
 80069f6:	b29a      	uxth	r2, r3
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80069fe:	e023      	b.n	8006a48 <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006a00:	f7fb fd44 	bl	800248c <HAL_GetTick>
 8006a04:	4602      	mov	r2, r0
 8006a06:	693b      	ldr	r3, [r7, #16]
 8006a08:	1ad3      	subs	r3, r2, r3
 8006a0a:	683a      	ldr	r2, [r7, #0]
 8006a0c:	429a      	cmp	r2, r3
 8006a0e:	d803      	bhi.n	8006a18 <HAL_SPI_Transmit+0x164>
 8006a10:	683b      	ldr	r3, [r7, #0]
 8006a12:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006a16:	d102      	bne.n	8006a1e <HAL_SPI_Transmit+0x16a>
 8006a18:	683b      	ldr	r3, [r7, #0]
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d114      	bne.n	8006a48 <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8006a1e:	68f8      	ldr	r0, [r7, #12]
 8006a20:	f000 fc70 	bl	8007304 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006a2a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	2201      	movs	r2, #1
 8006a38:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	2200      	movs	r2, #0
 8006a40:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8006a44:	2303      	movs	r3, #3
 8006a46:	e11e      	b.n	8006c86 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006a4e:	b29b      	uxth	r3, r3
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d1b9      	bne.n	80069c8 <HAL_SPI_Transmit+0x114>
 8006a54:	e0f1      	b.n	8006c3a <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	68db      	ldr	r3, [r3, #12]
 8006a5a:	2b07      	cmp	r3, #7
 8006a5c:	f240 80e6 	bls.w	8006c2c <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8006a60:	e05d      	b.n	8006b1e <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	695b      	ldr	r3, [r3, #20]
 8006a68:	f003 0302 	and.w	r3, r3, #2
 8006a6c:	2b02      	cmp	r3, #2
 8006a6e:	d132      	bne.n	8006ad6 <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006a76:	b29b      	uxth	r3, r3
 8006a78:	2b01      	cmp	r3, #1
 8006a7a:	d918      	bls.n	8006aae <HAL_SPI_Transmit+0x1fa>
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d014      	beq.n	8006aae <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	6812      	ldr	r2, [r2, #0]
 8006a8e:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a94:	1d1a      	adds	r2, r3, #4
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006aa0:	b29b      	uxth	r3, r3
 8006aa2:	3b02      	subs	r3, #2
 8006aa4:	b29a      	uxth	r2, r3
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8006aac:	e037      	b.n	8006b1e <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ab2:	881a      	ldrh	r2, [r3, #0]
 8006ab4:	697b      	ldr	r3, [r7, #20]
 8006ab6:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006abc:	1c9a      	adds	r2, r3, #2
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006ac8:	b29b      	uxth	r3, r3
 8006aca:	3b01      	subs	r3, #1
 8006acc:	b29a      	uxth	r2, r3
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8006ad4:	e023      	b.n	8006b1e <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006ad6:	f7fb fcd9 	bl	800248c <HAL_GetTick>
 8006ada:	4602      	mov	r2, r0
 8006adc:	693b      	ldr	r3, [r7, #16]
 8006ade:	1ad3      	subs	r3, r2, r3
 8006ae0:	683a      	ldr	r2, [r7, #0]
 8006ae2:	429a      	cmp	r2, r3
 8006ae4:	d803      	bhi.n	8006aee <HAL_SPI_Transmit+0x23a>
 8006ae6:	683b      	ldr	r3, [r7, #0]
 8006ae8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006aec:	d102      	bne.n	8006af4 <HAL_SPI_Transmit+0x240>
 8006aee:	683b      	ldr	r3, [r7, #0]
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d114      	bne.n	8006b1e <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8006af4:	68f8      	ldr	r0, [r7, #12]
 8006af6:	f000 fc05 	bl	8007304 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006b00:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	2201      	movs	r2, #1
 8006b0e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	2200      	movs	r2, #0
 8006b16:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8006b1a:	2303      	movs	r3, #3
 8006b1c:	e0b3      	b.n	8006c86 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006b24:	b29b      	uxth	r3, r3
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d19b      	bne.n	8006a62 <HAL_SPI_Transmit+0x1ae>
 8006b2a:	e086      	b.n	8006c3a <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	695b      	ldr	r3, [r3, #20]
 8006b32:	f003 0302 	and.w	r3, r3, #2
 8006b36:	2b02      	cmp	r3, #2
 8006b38:	d154      	bne.n	8006be4 <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006b40:	b29b      	uxth	r3, r3
 8006b42:	2b03      	cmp	r3, #3
 8006b44:	d918      	bls.n	8006b78 <HAL_SPI_Transmit+0x2c4>
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b4a:	2b40      	cmp	r3, #64	@ 0x40
 8006b4c:	d914      	bls.n	8006b78 <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	6812      	ldr	r2, [r2, #0]
 8006b58:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b5e:	1d1a      	adds	r2, r3, #4
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006b6a:	b29b      	uxth	r3, r3
 8006b6c:	3b04      	subs	r3, #4
 8006b6e:	b29a      	uxth	r2, r3
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8006b76:	e059      	b.n	8006c2c <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006b7e:	b29b      	uxth	r3, r3
 8006b80:	2b01      	cmp	r3, #1
 8006b82:	d917      	bls.n	8006bb4 <HAL_SPI_Transmit+0x300>
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d013      	beq.n	8006bb4 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b90:	881a      	ldrh	r2, [r3, #0]
 8006b92:	697b      	ldr	r3, [r7, #20]
 8006b94:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b9a:	1c9a      	adds	r2, r3, #2
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006ba6:	b29b      	uxth	r3, r3
 8006ba8:	3b02      	subs	r3, #2
 8006baa:	b29a      	uxth	r2, r3
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8006bb2:	e03b      	b.n	8006c2c <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	3320      	adds	r3, #32
 8006bbe:	7812      	ldrb	r2, [r2, #0]
 8006bc0:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006bc6:	1c5a      	adds	r2, r3, #1
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006bd2:	b29b      	uxth	r3, r3
 8006bd4:	3b01      	subs	r3, #1
 8006bd6:	b29a      	uxth	r2, r3
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8006bde:	e025      	b.n	8006c2c <HAL_SPI_Transmit+0x378>
 8006be0:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006be4:	f7fb fc52 	bl	800248c <HAL_GetTick>
 8006be8:	4602      	mov	r2, r0
 8006bea:	693b      	ldr	r3, [r7, #16]
 8006bec:	1ad3      	subs	r3, r2, r3
 8006bee:	683a      	ldr	r2, [r7, #0]
 8006bf0:	429a      	cmp	r2, r3
 8006bf2:	d803      	bhi.n	8006bfc <HAL_SPI_Transmit+0x348>
 8006bf4:	683b      	ldr	r3, [r7, #0]
 8006bf6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006bfa:	d102      	bne.n	8006c02 <HAL_SPI_Transmit+0x34e>
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d114      	bne.n	8006c2c <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8006c02:	68f8      	ldr	r0, [r7, #12]
 8006c04:	f000 fb7e 	bl	8007304 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006c0e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	2201      	movs	r2, #1
 8006c1c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	2200      	movs	r2, #0
 8006c24:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8006c28:	2303      	movs	r3, #3
 8006c2a:	e02c      	b.n	8006c86 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006c32:	b29b      	uxth	r3, r3
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	f47f af79 	bne.w	8006b2c <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8006c3a:	693b      	ldr	r3, [r7, #16]
 8006c3c:	9300      	str	r3, [sp, #0]
 8006c3e:	683b      	ldr	r3, [r7, #0]
 8006c40:	2200      	movs	r2, #0
 8006c42:	2108      	movs	r1, #8
 8006c44:	68f8      	ldr	r0, [r7, #12]
 8006c46:	f000 fbfd 	bl	8007444 <SPI_WaitOnFlagUntilTimeout>
 8006c4a:	4603      	mov	r3, r0
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d007      	beq.n	8006c60 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006c56:	f043 0220 	orr.w	r2, r3, #32
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8006c60:	68f8      	ldr	r0, [r7, #12]
 8006c62:	f000 fb4f 	bl	8007304 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	2201      	movs	r2, #1
 8006c6a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	2200      	movs	r2, #0
 8006c72:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d001      	beq.n	8006c84 <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 8006c80:	2301      	movs	r3, #1
 8006c82:	e000      	b.n	8006c86 <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 8006c84:	2300      	movs	r3, #0
  }
}
 8006c86:	4618      	mov	r0, r3
 8006c88:	3718      	adds	r7, #24
 8006c8a:	46bd      	mov	sp, r7
 8006c8c:	bd80      	pop	{r7, pc}
 8006c8e:	bf00      	nop

08006c90 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006c90:	b580      	push	{r7, lr}
 8006c92:	b08e      	sub	sp, #56	@ 0x38
 8006c94:	af02      	add	r7, sp, #8
 8006c96:	60f8      	str	r0, [r7, #12]
 8006c98:	60b9      	str	r1, [r7, #8]
 8006c9a:	607a      	str	r2, [r7, #4]
 8006c9c:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	3320      	adds	r3, #32
 8006ca4:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	3330      	adds	r3, #48	@ 0x30
 8006cac:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cb2:	095b      	lsrs	r3, r3, #5
 8006cb4:	b29b      	uxth	r3, r3
 8006cb6:	3301      	adds	r3, #1
 8006cb8:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006cba:	f7fb fbe7 	bl	800248c <HAL_GetTick>
 8006cbe:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 8006cc0:	887b      	ldrh	r3, [r7, #2]
 8006cc2:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 8006cc4:	887b      	ldrh	r3, [r7, #2]
 8006cc6:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8006cce:	b2db      	uxtb	r3, r3
 8006cd0:	2b01      	cmp	r3, #1
 8006cd2:	d001      	beq.n	8006cd8 <HAL_SPI_TransmitReceive+0x48>
  {
    return HAL_BUSY;
 8006cd4:	2302      	movs	r3, #2
 8006cd6:	e310      	b.n	80072fa <HAL_SPI_TransmitReceive+0x66a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 8006cd8:	68bb      	ldr	r3, [r7, #8]
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d005      	beq.n	8006cea <HAL_SPI_TransmitReceive+0x5a>
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d002      	beq.n	8006cea <HAL_SPI_TransmitReceive+0x5a>
 8006ce4:	887b      	ldrh	r3, [r7, #2]
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d101      	bne.n	8006cee <HAL_SPI_TransmitReceive+0x5e>
  {
    return HAL_ERROR;
 8006cea:	2301      	movs	r3, #1
 8006cec:	e305      	b.n	80072fa <HAL_SPI_TransmitReceive+0x66a>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8006cf4:	2b01      	cmp	r3, #1
 8006cf6:	d101      	bne.n	8006cfc <HAL_SPI_TransmitReceive+0x6c>
 8006cf8:	2302      	movs	r3, #2
 8006cfa:	e2fe      	b.n	80072fa <HAL_SPI_TransmitReceive+0x66a>
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	2201      	movs	r2, #1
 8006d00:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	2205      	movs	r2, #5
 8006d08:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	2200      	movs	r2, #0
 8006d10:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	687a      	ldr	r2, [r7, #4]
 8006d18:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount = Size;
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	887a      	ldrh	r2, [r7, #2]
 8006d1e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferSize  = Size;
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	887a      	ldrh	r2, [r7, #2]
 8006d26:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	68ba      	ldr	r2, [r7, #8]
 8006d2e:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount = Size;
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	887a      	ldrh	r2, [r7, #2]
 8006d34:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxXferSize  = Size;
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	887a      	ldrh	r2, [r7, #2]
 8006d3c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	2200      	movs	r2, #0
 8006d44:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	2200      	movs	r2, #0
 8006d4a:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	68da      	ldr	r2, [r3, #12]
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 8006d5a:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_HIGHEND_INSTANCE(hspi->Instance))
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	4a70      	ldr	r2, [pc, #448]	@ (8006f24 <HAL_SPI_TransmitReceive+0x294>)
 8006d62:	4293      	cmp	r3, r2
 8006d64:	d009      	beq.n	8006d7a <HAL_SPI_TransmitReceive+0xea>
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	4a6f      	ldr	r2, [pc, #444]	@ (8006f28 <HAL_SPI_TransmitReceive+0x298>)
 8006d6c:	4293      	cmp	r3, r2
 8006d6e:	d004      	beq.n	8006d7a <HAL_SPI_TransmitReceive+0xea>
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	4a6d      	ldr	r2, [pc, #436]	@ (8006f2c <HAL_SPI_TransmitReceive+0x29c>)
 8006d76:	4293      	cmp	r3, r2
 8006d78:	d102      	bne.n	8006d80 <HAL_SPI_TransmitReceive+0xf0>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 8006d7a:	2310      	movs	r3, #16
 8006d7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006d7e:	e001      	b.n	8006d84 <HAL_SPI_TransmitReceive+0xf4>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 8006d80:	2308      	movs	r3, #8
 8006d82:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	685a      	ldr	r2, [r3, #4]
 8006d8a:	4b69      	ldr	r3, [pc, #420]	@ (8006f30 <HAL_SPI_TransmitReceive+0x2a0>)
 8006d8c:	4013      	ands	r3, r2
 8006d8e:	8879      	ldrh	r1, [r7, #2]
 8006d90:	68fa      	ldr	r2, [r7, #12]
 8006d92:	6812      	ldr	r2, [r2, #0]
 8006d94:	430b      	orrs	r3, r1
 8006d96:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	681a      	ldr	r2, [r3, #0]
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	f042 0201 	orr.w	r2, r2, #1
 8006da6:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	685b      	ldr	r3, [r3, #4]
 8006dac:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006db0:	d107      	bne.n	8006dc2 <HAL_SPI_TransmitReceive+0x132>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	681a      	ldr	r2, [r3, #0]
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006dc0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	68db      	ldr	r3, [r3, #12]
 8006dc6:	2b0f      	cmp	r3, #15
 8006dc8:	f240 80a2 	bls.w	8006f10 <HAL_SPI_TransmitReceive+0x280>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 8006dcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006dce:	089b      	lsrs	r3, r3, #2
 8006dd0:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8006dd2:	e094      	b.n	8006efe <HAL_SPI_TransmitReceive+0x26e>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	695b      	ldr	r3, [r3, #20]
 8006dda:	f003 0302 	and.w	r3, r3, #2
 8006dde:	2b02      	cmp	r3, #2
 8006de0:	d120      	bne.n	8006e24 <HAL_SPI_TransmitReceive+0x194>
 8006de2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d01d      	beq.n	8006e24 <HAL_SPI_TransmitReceive+0x194>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8006de8:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8006dea:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8006dec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006dee:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8006df0:	429a      	cmp	r2, r3
 8006df2:	d217      	bcs.n	8006e24 <HAL_SPI_TransmitReceive+0x194>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	6812      	ldr	r2, [r2, #0]
 8006dfe:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e04:	1d1a      	adds	r2, r3, #4
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount --;
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006e10:	b29b      	uxth	r3, r3
 8006e12:	3b01      	subs	r3, #1
 8006e14:	b29a      	uxth	r2, r3
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006e22:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	695b      	ldr	r3, [r3, #20]
 8006e2a:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8006e2c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d065      	beq.n	8006efe <HAL_SPI_TransmitReceive+0x26e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	695b      	ldr	r3, [r3, #20]
 8006e38:	f003 0301 	and.w	r3, r3, #1
 8006e3c:	2b01      	cmp	r3, #1
 8006e3e:	d118      	bne.n	8006e72 <HAL_SPI_TransmitReceive+0x1e2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	681a      	ldr	r2, [r3, #0]
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006e48:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006e4a:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006e50:	1d1a      	adds	r2, r3, #4
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006e5c:	b29b      	uxth	r3, r3
 8006e5e:	3b01      	subs	r3, #1
 8006e60:	b29a      	uxth	r2, r3
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006e6e:	853b      	strh	r3, [r7, #40]	@ 0x28
 8006e70:	e045      	b.n	8006efe <HAL_SPI_TransmitReceive+0x26e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8006e72:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8006e74:	8bfb      	ldrh	r3, [r7, #30]
 8006e76:	429a      	cmp	r2, r3
 8006e78:	d21d      	bcs.n	8006eb6 <HAL_SPI_TransmitReceive+0x226>
 8006e7a:	697b      	ldr	r3, [r7, #20]
 8006e7c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d018      	beq.n	8006eb6 <HAL_SPI_TransmitReceive+0x226>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	681a      	ldr	r2, [r3, #0]
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006e8c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006e8e:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006e94:	1d1a      	adds	r2, r3, #4
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006ea0:	b29b      	uxth	r3, r3
 8006ea2:	3b01      	subs	r3, #1
 8006ea4:	b29a      	uxth	r2, r3
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006eb2:	853b      	strh	r3, [r7, #40]	@ 0x28
 8006eb4:	e023      	b.n	8006efe <HAL_SPI_TransmitReceive+0x26e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006eb6:	f7fb fae9 	bl	800248c <HAL_GetTick>
 8006eba:	4602      	mov	r2, r0
 8006ebc:	69bb      	ldr	r3, [r7, #24]
 8006ebe:	1ad3      	subs	r3, r2, r3
 8006ec0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006ec2:	429a      	cmp	r2, r3
 8006ec4:	d803      	bhi.n	8006ece <HAL_SPI_TransmitReceive+0x23e>
 8006ec6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ec8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006ecc:	d102      	bne.n	8006ed4 <HAL_SPI_TransmitReceive+0x244>
 8006ece:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d114      	bne.n	8006efe <HAL_SPI_TransmitReceive+0x26e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8006ed4:	68f8      	ldr	r0, [r7, #12]
 8006ed6:	f000 fa15 	bl	8007304 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006ee0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	2201      	movs	r2, #1
 8006eee:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	2200      	movs	r2, #0
 8006ef6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 8006efa:	2303      	movs	r3, #3
 8006efc:	e1fd      	b.n	80072fa <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8006efe:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	f47f af67 	bne.w	8006dd4 <HAL_SPI_TransmitReceive+0x144>
 8006f06:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	f47f af63 	bne.w	8006dd4 <HAL_SPI_TransmitReceive+0x144>
 8006f0e:	e1ce      	b.n	80072ae <HAL_SPI_TransmitReceive+0x61e>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	68db      	ldr	r3, [r3, #12]
 8006f14:	2b07      	cmp	r3, #7
 8006f16:	f240 81c2 	bls.w	800729e <HAL_SPI_TransmitReceive+0x60e>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 8006f1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f1c:	085b      	lsrs	r3, r3, #1
 8006f1e:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8006f20:	e0c9      	b.n	80070b6 <HAL_SPI_TransmitReceive+0x426>
 8006f22:	bf00      	nop
 8006f24:	40013000 	.word	0x40013000
 8006f28:	40003800 	.word	0x40003800
 8006f2c:	40003c00 	.word	0x40003c00
 8006f30:	ffff0000 	.word	0xffff0000
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	695b      	ldr	r3, [r3, #20]
 8006f3a:	f003 0302 	and.w	r3, r3, #2
 8006f3e:	2b02      	cmp	r3, #2
 8006f40:	d11f      	bne.n	8006f82 <HAL_SPI_TransmitReceive+0x2f2>
 8006f42:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d01c      	beq.n	8006f82 <HAL_SPI_TransmitReceive+0x2f2>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8006f48:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8006f4a:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8006f4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f4e:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8006f50:	429a      	cmp	r2, r3
 8006f52:	d216      	bcs.n	8006f82 <HAL_SPI_TransmitReceive+0x2f2>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f58:	881a      	ldrh	r2, [r3, #0]
 8006f5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f5c:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f62:	1c9a      	adds	r2, r3, #2
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006f6e:	b29b      	uxth	r3, r3
 8006f70:	3b01      	subs	r3, #1
 8006f72:	b29a      	uxth	r2, r3
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006f80:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	695b      	ldr	r3, [r3, #20]
 8006f88:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8006f8a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	f000 8092 	beq.w	80070b6 <HAL_SPI_TransmitReceive+0x426>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	695b      	ldr	r3, [r3, #20]
 8006f98:	f003 0301 	and.w	r3, r3, #1
 8006f9c:	2b01      	cmp	r3, #1
 8006f9e:	d118      	bne.n	8006fd2 <HAL_SPI_TransmitReceive+0x342>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006fa4:	6a3a      	ldr	r2, [r7, #32]
 8006fa6:	8812      	ldrh	r2, [r2, #0]
 8006fa8:	b292      	uxth	r2, r2
 8006faa:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006fb0:	1c9a      	adds	r2, r3, #2
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006fbc:	b29b      	uxth	r3, r3
 8006fbe:	3b01      	subs	r3, #1
 8006fc0:	b29a      	uxth	r2, r3
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006fce:	853b      	strh	r3, [r7, #40]	@ 0x28
 8006fd0:	e071      	b.n	80070b6 <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8006fd2:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8006fd4:	8bfb      	ldrh	r3, [r7, #30]
 8006fd6:	429a      	cmp	r2, r3
 8006fd8:	d228      	bcs.n	800702c <HAL_SPI_TransmitReceive+0x39c>
 8006fda:	697b      	ldr	r3, [r7, #20]
 8006fdc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d023      	beq.n	800702c <HAL_SPI_TransmitReceive+0x39c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006fe8:	6a3a      	ldr	r2, [r7, #32]
 8006fea:	8812      	ldrh	r2, [r2, #0]
 8006fec:	b292      	uxth	r2, r2
 8006fee:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006ff4:	1c9a      	adds	r2, r3, #2
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006ffe:	6a3a      	ldr	r2, [r7, #32]
 8007000:	8812      	ldrh	r2, [r2, #0]
 8007002:	b292      	uxth	r2, r2
 8007004:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800700a:	1c9a      	adds	r2, r3, #2
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007016:	b29b      	uxth	r3, r3
 8007018:	3b02      	subs	r3, #2
 800701a:	b29a      	uxth	r2, r3
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007028:	853b      	strh	r3, [r7, #40]	@ 0x28
 800702a:	e044      	b.n	80070b6 <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 800702c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800702e:	2b01      	cmp	r3, #1
 8007030:	d11d      	bne.n	800706e <HAL_SPI_TransmitReceive+0x3de>
 8007032:	697b      	ldr	r3, [r7, #20]
 8007034:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007038:	2b00      	cmp	r3, #0
 800703a:	d018      	beq.n	800706e <HAL_SPI_TransmitReceive+0x3de>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007040:	6a3a      	ldr	r2, [r7, #32]
 8007042:	8812      	ldrh	r2, [r2, #0]
 8007044:	b292      	uxth	r2, r2
 8007046:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800704c:	1c9a      	adds	r2, r3, #2
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007058:	b29b      	uxth	r3, r3
 800705a:	3b01      	subs	r3, #1
 800705c:	b29a      	uxth	r2, r3
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800706a:	853b      	strh	r3, [r7, #40]	@ 0x28
 800706c:	e023      	b.n	80070b6 <HAL_SPI_TransmitReceive+0x426>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800706e:	f7fb fa0d 	bl	800248c <HAL_GetTick>
 8007072:	4602      	mov	r2, r0
 8007074:	69bb      	ldr	r3, [r7, #24]
 8007076:	1ad3      	subs	r3, r2, r3
 8007078:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800707a:	429a      	cmp	r2, r3
 800707c:	d803      	bhi.n	8007086 <HAL_SPI_TransmitReceive+0x3f6>
 800707e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007080:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007084:	d102      	bne.n	800708c <HAL_SPI_TransmitReceive+0x3fc>
 8007086:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007088:	2b00      	cmp	r3, #0
 800708a:	d114      	bne.n	80070b6 <HAL_SPI_TransmitReceive+0x426>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800708c:	68f8      	ldr	r0, [r7, #12]
 800708e:	f000 f939 	bl	8007304 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007098:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	2201      	movs	r2, #1
 80070a6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	2200      	movs	r2, #0
 80070ae:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 80070b2:	2303      	movs	r3, #3
 80070b4:	e121      	b.n	80072fa <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 80070b6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	f47f af3b 	bne.w	8006f34 <HAL_SPI_TransmitReceive+0x2a4>
 80070be:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	f47f af37 	bne.w	8006f34 <HAL_SPI_TransmitReceive+0x2a4>
 80070c6:	e0f2      	b.n	80072ae <HAL_SPI_TransmitReceive+0x61e>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	695b      	ldr	r3, [r3, #20]
 80070ce:	f003 0302 	and.w	r3, r3, #2
 80070d2:	2b02      	cmp	r3, #2
 80070d4:	d121      	bne.n	800711a <HAL_SPI_TransmitReceive+0x48a>
 80070d6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d01e      	beq.n	800711a <HAL_SPI_TransmitReceive+0x48a>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 80070dc:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80070de:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 80070e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070e2:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 80070e4:	429a      	cmp	r2, r3
 80070e6:	d218      	bcs.n	800711a <HAL_SPI_TransmitReceive+0x48a>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	3320      	adds	r3, #32
 80070f2:	7812      	ldrb	r2, [r2, #0]
 80070f4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80070fa:	1c5a      	adds	r2, r3, #1
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8007106:	b29b      	uxth	r3, r3
 8007108:	3b01      	subs	r3, #1
 800710a:	b29a      	uxth	r2, r3
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8007118:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	695b      	ldr	r3, [r3, #20]
 8007120:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8007122:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007124:	2b00      	cmp	r3, #0
 8007126:	f000 80ba 	beq.w	800729e <HAL_SPI_TransmitReceive+0x60e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	695b      	ldr	r3, [r3, #20]
 8007130:	f003 0301 	and.w	r3, r3, #1
 8007134:	2b01      	cmp	r3, #1
 8007136:	d11b      	bne.n	8007170 <HAL_SPI_TransmitReceive+0x4e0>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007144:	7812      	ldrb	r2, [r2, #0]
 8007146:	b2d2      	uxtb	r2, r2
 8007148:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800714e:	1c5a      	adds	r2, r3, #1
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800715a:	b29b      	uxth	r3, r3
 800715c:	3b01      	subs	r3, #1
 800715e:	b29a      	uxth	r2, r3
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800716c:	853b      	strh	r3, [r7, #40]	@ 0x28
 800716e:	e096      	b.n	800729e <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8007170:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8007172:	8bfb      	ldrh	r3, [r7, #30]
 8007174:	429a      	cmp	r2, r3
 8007176:	d24a      	bcs.n	800720e <HAL_SPI_TransmitReceive+0x57e>
 8007178:	697b      	ldr	r3, [r7, #20]
 800717a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800717e:	2b00      	cmp	r3, #0
 8007180:	d045      	beq.n	800720e <HAL_SPI_TransmitReceive+0x57e>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800718e:	7812      	ldrb	r2, [r2, #0]
 8007190:	b2d2      	uxtb	r2, r2
 8007192:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007198:	1c5a      	adds	r2, r3, #1
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80071aa:	7812      	ldrb	r2, [r2, #0]
 80071ac:	b2d2      	uxtb	r2, r2
 80071ae:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80071b4:	1c5a      	adds	r2, r3, #1
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80071c6:	7812      	ldrb	r2, [r2, #0]
 80071c8:	b2d2      	uxtb	r2, r2
 80071ca:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80071d0:	1c5a      	adds	r2, r3, #1
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80071e2:	7812      	ldrb	r2, [r2, #0]
 80071e4:	b2d2      	uxtb	r2, r2
 80071e6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80071ec:	1c5a      	adds	r2, r3, #1
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80071f8:	b29b      	uxth	r3, r3
 80071fa:	3b04      	subs	r3, #4
 80071fc:	b29a      	uxth	r2, r3
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800720a:	853b      	strh	r3, [r7, #40]	@ 0x28
 800720c:	e047      	b.n	800729e <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 800720e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007210:	2b03      	cmp	r3, #3
 8007212:	d820      	bhi.n	8007256 <HAL_SPI_TransmitReceive+0x5c6>
 8007214:	697b      	ldr	r3, [r7, #20]
 8007216:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 800721a:	2b00      	cmp	r3, #0
 800721c:	d01b      	beq.n	8007256 <HAL_SPI_TransmitReceive+0x5c6>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800722a:	7812      	ldrb	r2, [r2, #0]
 800722c:	b2d2      	uxtb	r2, r2
 800722e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007234:	1c5a      	adds	r2, r3, #1
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007240:	b29b      	uxth	r3, r3
 8007242:	3b01      	subs	r3, #1
 8007244:	b29a      	uxth	r2, r3
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007252:	853b      	strh	r3, [r7, #40]	@ 0x28
 8007254:	e023      	b.n	800729e <HAL_SPI_TransmitReceive+0x60e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007256:	f7fb f919 	bl	800248c <HAL_GetTick>
 800725a:	4602      	mov	r2, r0
 800725c:	69bb      	ldr	r3, [r7, #24]
 800725e:	1ad3      	subs	r3, r2, r3
 8007260:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007262:	429a      	cmp	r2, r3
 8007264:	d803      	bhi.n	800726e <HAL_SPI_TransmitReceive+0x5de>
 8007266:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007268:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800726c:	d102      	bne.n	8007274 <HAL_SPI_TransmitReceive+0x5e4>
 800726e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007270:	2b00      	cmp	r3, #0
 8007272:	d114      	bne.n	800729e <HAL_SPI_TransmitReceive+0x60e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8007274:	68f8      	ldr	r0, [r7, #12]
 8007276:	f000 f845 	bl	8007304 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007280:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	2201      	movs	r2, #1
 800728e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	2200      	movs	r2, #0
 8007296:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800729a:	2303      	movs	r3, #3
 800729c:	e02d      	b.n	80072fa <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800729e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	f47f af11 	bne.w	80070c8 <HAL_SPI_TransmitReceive+0x438>
 80072a6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	f47f af0d 	bne.w	80070c8 <HAL_SPI_TransmitReceive+0x438>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 80072ae:	69bb      	ldr	r3, [r7, #24]
 80072b0:	9300      	str	r3, [sp, #0]
 80072b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072b4:	2200      	movs	r2, #0
 80072b6:	2108      	movs	r1, #8
 80072b8:	68f8      	ldr	r0, [r7, #12]
 80072ba:	f000 f8c3 	bl	8007444 <SPI_WaitOnFlagUntilTimeout>
 80072be:	4603      	mov	r3, r0
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d007      	beq.n	80072d4 <HAL_SPI_TransmitReceive+0x644>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80072ca:	f043 0220 	orr.w	r2, r3, #32
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80072d4:	68f8      	ldr	r0, [r7, #12]
 80072d6:	f000 f815 	bl	8007304 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	2201      	movs	r2, #1
 80072de:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	2200      	movs	r2, #0
 80072e6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d001      	beq.n	80072f8 <HAL_SPI_TransmitReceive+0x668>
  {
    return HAL_ERROR;
 80072f4:	2301      	movs	r3, #1
 80072f6:	e000      	b.n	80072fa <HAL_SPI_TransmitReceive+0x66a>
  }
  else
  {
    return HAL_OK;
 80072f8:	2300      	movs	r3, #0
  }
}
 80072fa:	4618      	mov	r0, r3
 80072fc:	3730      	adds	r7, #48	@ 0x30
 80072fe:	46bd      	mov	sp, r7
 8007300:	bd80      	pop	{r7, pc}
 8007302:	bf00      	nop

08007304 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8007304:	b480      	push	{r7}
 8007306:	b085      	sub	sp, #20
 8007308:	af00      	add	r7, sp, #0
 800730a:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	695b      	ldr	r3, [r3, #20]
 8007312:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	699a      	ldr	r2, [r3, #24]
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	f042 0208 	orr.w	r2, r2, #8
 8007322:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	699a      	ldr	r2, [r3, #24]
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	f042 0210 	orr.w	r2, r2, #16
 8007332:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	681a      	ldr	r2, [r3, #0]
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	f022 0201 	bic.w	r2, r2, #1
 8007342:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	6919      	ldr	r1, [r3, #16]
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681a      	ldr	r2, [r3, #0]
 800734e:	4b3c      	ldr	r3, [pc, #240]	@ (8007440 <SPI_CloseTransfer+0x13c>)
 8007350:	400b      	ands	r3, r1
 8007352:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	689a      	ldr	r2, [r3, #8]
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8007362:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800736a:	b2db      	uxtb	r3, r3
 800736c:	2b04      	cmp	r3, #4
 800736e:	d014      	beq.n	800739a <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	f003 0320 	and.w	r3, r3, #32
 8007376:	2b00      	cmp	r3, #0
 8007378:	d00f      	beq.n	800739a <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007380:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	699a      	ldr	r2, [r3, #24]
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	f042 0220 	orr.w	r2, r2, #32
 8007398:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80073a0:	b2db      	uxtb	r3, r3
 80073a2:	2b03      	cmp	r3, #3
 80073a4:	d014      	beq.n	80073d0 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d00f      	beq.n	80073d0 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80073b6:	f043 0204 	orr.w	r2, r3, #4
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	699a      	ldr	r2, [r3, #24]
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80073ce:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d00f      	beq.n	80073fa <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80073e0:	f043 0201 	orr.w	r2, r3, #1
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	699a      	ldr	r2, [r3, #24]
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80073f8:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007400:	2b00      	cmp	r3, #0
 8007402:	d00f      	beq.n	8007424 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800740a:	f043 0208 	orr.w	r2, r3, #8
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	699a      	ldr	r2, [r3, #24]
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007422:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	2200      	movs	r2, #0
 8007428:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	2200      	movs	r2, #0
 8007430:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8007434:	bf00      	nop
 8007436:	3714      	adds	r7, #20
 8007438:	46bd      	mov	sp, r7
 800743a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800743e:	4770      	bx	lr
 8007440:	fffffc90 	.word	0xfffffc90

08007444 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8007444:	b580      	push	{r7, lr}
 8007446:	b084      	sub	sp, #16
 8007448:	af00      	add	r7, sp, #0
 800744a:	60f8      	str	r0, [r7, #12]
 800744c:	60b9      	str	r1, [r7, #8]
 800744e:	603b      	str	r3, [r7, #0]
 8007450:	4613      	mov	r3, r2
 8007452:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8007454:	e010      	b.n	8007478 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007456:	f7fb f819 	bl	800248c <HAL_GetTick>
 800745a:	4602      	mov	r2, r0
 800745c:	69bb      	ldr	r3, [r7, #24]
 800745e:	1ad3      	subs	r3, r2, r3
 8007460:	683a      	ldr	r2, [r7, #0]
 8007462:	429a      	cmp	r2, r3
 8007464:	d803      	bhi.n	800746e <SPI_WaitOnFlagUntilTimeout+0x2a>
 8007466:	683b      	ldr	r3, [r7, #0]
 8007468:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800746c:	d102      	bne.n	8007474 <SPI_WaitOnFlagUntilTimeout+0x30>
 800746e:	683b      	ldr	r3, [r7, #0]
 8007470:	2b00      	cmp	r3, #0
 8007472:	d101      	bne.n	8007478 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8007474:	2303      	movs	r3, #3
 8007476:	e00f      	b.n	8007498 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	695a      	ldr	r2, [r3, #20]
 800747e:	68bb      	ldr	r3, [r7, #8]
 8007480:	4013      	ands	r3, r2
 8007482:	68ba      	ldr	r2, [r7, #8]
 8007484:	429a      	cmp	r2, r3
 8007486:	bf0c      	ite	eq
 8007488:	2301      	moveq	r3, #1
 800748a:	2300      	movne	r3, #0
 800748c:	b2db      	uxtb	r3, r3
 800748e:	461a      	mov	r2, r3
 8007490:	79fb      	ldrb	r3, [r7, #7]
 8007492:	429a      	cmp	r2, r3
 8007494:	d0df      	beq.n	8007456 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8007496:	2300      	movs	r3, #0
}
 8007498:	4618      	mov	r0, r3
 800749a:	3710      	adds	r7, #16
 800749c:	46bd      	mov	sp, r7
 800749e:	bd80      	pop	{r7, pc}

080074a0 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 80074a0:	b480      	push	{r7}
 80074a2:	b085      	sub	sp, #20
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074ac:	095b      	lsrs	r3, r3, #5
 80074ae:	3301      	adds	r3, #1
 80074b0:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	68db      	ldr	r3, [r3, #12]
 80074b6:	3301      	adds	r3, #1
 80074b8:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 80074ba:	68bb      	ldr	r3, [r7, #8]
 80074bc:	3307      	adds	r3, #7
 80074be:	08db      	lsrs	r3, r3, #3
 80074c0:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 80074c2:	68bb      	ldr	r3, [r7, #8]
 80074c4:	68fa      	ldr	r2, [r7, #12]
 80074c6:	fb02 f303 	mul.w	r3, r2, r3
}
 80074ca:	4618      	mov	r0, r3
 80074cc:	3714      	adds	r7, #20
 80074ce:	46bd      	mov	sp, r7
 80074d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d4:	4770      	bx	lr

080074d6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80074d6:	b580      	push	{r7, lr}
 80074d8:	b082      	sub	sp, #8
 80074da:	af00      	add	r7, sp, #0
 80074dc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d101      	bne.n	80074e8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80074e4:	2301      	movs	r3, #1
 80074e6:	e049      	b.n	800757c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80074ee:	b2db      	uxtb	r3, r3
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d106      	bne.n	8007502 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	2200      	movs	r2, #0
 80074f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80074fc:	6878      	ldr	r0, [r7, #4]
 80074fe:	f000 f841 	bl	8007584 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	2202      	movs	r2, #2
 8007506:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681a      	ldr	r2, [r3, #0]
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	3304      	adds	r3, #4
 8007512:	4619      	mov	r1, r3
 8007514:	4610      	mov	r0, r2
 8007516:	f000 f9e7 	bl	80078e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	2201      	movs	r2, #1
 800751e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	2201      	movs	r2, #1
 8007526:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	2201      	movs	r2, #1
 800752e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	2201      	movs	r2, #1
 8007536:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	2201      	movs	r2, #1
 800753e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	2201      	movs	r2, #1
 8007546:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	2201      	movs	r2, #1
 800754e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	2201      	movs	r2, #1
 8007556:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	2201      	movs	r2, #1
 800755e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	2201      	movs	r2, #1
 8007566:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	2201      	movs	r2, #1
 800756e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	2201      	movs	r2, #1
 8007576:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800757a:	2300      	movs	r3, #0
}
 800757c:	4618      	mov	r0, r3
 800757e:	3708      	adds	r7, #8
 8007580:	46bd      	mov	sp, r7
 8007582:	bd80      	pop	{r7, pc}

08007584 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8007584:	b480      	push	{r7}
 8007586:	b083      	sub	sp, #12
 8007588:	af00      	add	r7, sp, #0
 800758a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800758c:	bf00      	nop
 800758e:	370c      	adds	r7, #12
 8007590:	46bd      	mov	sp, r7
 8007592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007596:	4770      	bx	lr

08007598 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007598:	b480      	push	{r7}
 800759a:	b085      	sub	sp, #20
 800759c:	af00      	add	r7, sp, #0
 800759e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80075a6:	b2db      	uxtb	r3, r3
 80075a8:	2b01      	cmp	r3, #1
 80075aa:	d001      	beq.n	80075b0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80075ac:	2301      	movs	r3, #1
 80075ae:	e054      	b.n	800765a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	2202      	movs	r2, #2
 80075b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	68da      	ldr	r2, [r3, #12]
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	f042 0201 	orr.w	r2, r2, #1
 80075c6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	4a26      	ldr	r2, [pc, #152]	@ (8007668 <HAL_TIM_Base_Start_IT+0xd0>)
 80075ce:	4293      	cmp	r3, r2
 80075d0:	d022      	beq.n	8007618 <HAL_TIM_Base_Start_IT+0x80>
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80075da:	d01d      	beq.n	8007618 <HAL_TIM_Base_Start_IT+0x80>
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	4a22      	ldr	r2, [pc, #136]	@ (800766c <HAL_TIM_Base_Start_IT+0xd4>)
 80075e2:	4293      	cmp	r3, r2
 80075e4:	d018      	beq.n	8007618 <HAL_TIM_Base_Start_IT+0x80>
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	4a21      	ldr	r2, [pc, #132]	@ (8007670 <HAL_TIM_Base_Start_IT+0xd8>)
 80075ec:	4293      	cmp	r3, r2
 80075ee:	d013      	beq.n	8007618 <HAL_TIM_Base_Start_IT+0x80>
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	4a1f      	ldr	r2, [pc, #124]	@ (8007674 <HAL_TIM_Base_Start_IT+0xdc>)
 80075f6:	4293      	cmp	r3, r2
 80075f8:	d00e      	beq.n	8007618 <HAL_TIM_Base_Start_IT+0x80>
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	4a1e      	ldr	r2, [pc, #120]	@ (8007678 <HAL_TIM_Base_Start_IT+0xe0>)
 8007600:	4293      	cmp	r3, r2
 8007602:	d009      	beq.n	8007618 <HAL_TIM_Base_Start_IT+0x80>
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	4a1c      	ldr	r2, [pc, #112]	@ (800767c <HAL_TIM_Base_Start_IT+0xe4>)
 800760a:	4293      	cmp	r3, r2
 800760c:	d004      	beq.n	8007618 <HAL_TIM_Base_Start_IT+0x80>
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	4a1b      	ldr	r2, [pc, #108]	@ (8007680 <HAL_TIM_Base_Start_IT+0xe8>)
 8007614:	4293      	cmp	r3, r2
 8007616:	d115      	bne.n	8007644 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	689a      	ldr	r2, [r3, #8]
 800761e:	4b19      	ldr	r3, [pc, #100]	@ (8007684 <HAL_TIM_Base_Start_IT+0xec>)
 8007620:	4013      	ands	r3, r2
 8007622:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	2b06      	cmp	r3, #6
 8007628:	d015      	beq.n	8007656 <HAL_TIM_Base_Start_IT+0xbe>
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007630:	d011      	beq.n	8007656 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	681a      	ldr	r2, [r3, #0]
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	f042 0201 	orr.w	r2, r2, #1
 8007640:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007642:	e008      	b.n	8007656 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	681a      	ldr	r2, [r3, #0]
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	f042 0201 	orr.w	r2, r2, #1
 8007652:	601a      	str	r2, [r3, #0]
 8007654:	e000      	b.n	8007658 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007656:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007658:	2300      	movs	r3, #0
}
 800765a:	4618      	mov	r0, r3
 800765c:	3714      	adds	r7, #20
 800765e:	46bd      	mov	sp, r7
 8007660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007664:	4770      	bx	lr
 8007666:	bf00      	nop
 8007668:	40010000 	.word	0x40010000
 800766c:	40000400 	.word	0x40000400
 8007670:	40000800 	.word	0x40000800
 8007674:	40000c00 	.word	0x40000c00
 8007678:	40010400 	.word	0x40010400
 800767c:	40001800 	.word	0x40001800
 8007680:	40014000 	.word	0x40014000
 8007684:	00010007 	.word	0x00010007

08007688 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007688:	b580      	push	{r7, lr}
 800768a:	b084      	sub	sp, #16
 800768c:	af00      	add	r7, sp, #0
 800768e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	68db      	ldr	r3, [r3, #12]
 8007696:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	691b      	ldr	r3, [r3, #16]
 800769e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80076a0:	68bb      	ldr	r3, [r7, #8]
 80076a2:	f003 0302 	and.w	r3, r3, #2
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d020      	beq.n	80076ec <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	f003 0302 	and.w	r3, r3, #2
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d01b      	beq.n	80076ec <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	f06f 0202 	mvn.w	r2, #2
 80076bc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	2201      	movs	r2, #1
 80076c2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	699b      	ldr	r3, [r3, #24]
 80076ca:	f003 0303 	and.w	r3, r3, #3
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d003      	beq.n	80076da <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80076d2:	6878      	ldr	r0, [r7, #4]
 80076d4:	f000 f8e9 	bl	80078aa <HAL_TIM_IC_CaptureCallback>
 80076d8:	e005      	b.n	80076e6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80076da:	6878      	ldr	r0, [r7, #4]
 80076dc:	f000 f8db 	bl	8007896 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80076e0:	6878      	ldr	r0, [r7, #4]
 80076e2:	f000 f8ec 	bl	80078be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	2200      	movs	r2, #0
 80076ea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80076ec:	68bb      	ldr	r3, [r7, #8]
 80076ee:	f003 0304 	and.w	r3, r3, #4
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d020      	beq.n	8007738 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	f003 0304 	and.w	r3, r3, #4
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d01b      	beq.n	8007738 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	f06f 0204 	mvn.w	r2, #4
 8007708:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	2202      	movs	r2, #2
 800770e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	699b      	ldr	r3, [r3, #24]
 8007716:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800771a:	2b00      	cmp	r3, #0
 800771c:	d003      	beq.n	8007726 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800771e:	6878      	ldr	r0, [r7, #4]
 8007720:	f000 f8c3 	bl	80078aa <HAL_TIM_IC_CaptureCallback>
 8007724:	e005      	b.n	8007732 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007726:	6878      	ldr	r0, [r7, #4]
 8007728:	f000 f8b5 	bl	8007896 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800772c:	6878      	ldr	r0, [r7, #4]
 800772e:	f000 f8c6 	bl	80078be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	2200      	movs	r2, #0
 8007736:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007738:	68bb      	ldr	r3, [r7, #8]
 800773a:	f003 0308 	and.w	r3, r3, #8
 800773e:	2b00      	cmp	r3, #0
 8007740:	d020      	beq.n	8007784 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	f003 0308 	and.w	r3, r3, #8
 8007748:	2b00      	cmp	r3, #0
 800774a:	d01b      	beq.n	8007784 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	f06f 0208 	mvn.w	r2, #8
 8007754:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	2204      	movs	r2, #4
 800775a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	69db      	ldr	r3, [r3, #28]
 8007762:	f003 0303 	and.w	r3, r3, #3
 8007766:	2b00      	cmp	r3, #0
 8007768:	d003      	beq.n	8007772 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800776a:	6878      	ldr	r0, [r7, #4]
 800776c:	f000 f89d 	bl	80078aa <HAL_TIM_IC_CaptureCallback>
 8007770:	e005      	b.n	800777e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007772:	6878      	ldr	r0, [r7, #4]
 8007774:	f000 f88f 	bl	8007896 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007778:	6878      	ldr	r0, [r7, #4]
 800777a:	f000 f8a0 	bl	80078be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	2200      	movs	r2, #0
 8007782:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007784:	68bb      	ldr	r3, [r7, #8]
 8007786:	f003 0310 	and.w	r3, r3, #16
 800778a:	2b00      	cmp	r3, #0
 800778c:	d020      	beq.n	80077d0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	f003 0310 	and.w	r3, r3, #16
 8007794:	2b00      	cmp	r3, #0
 8007796:	d01b      	beq.n	80077d0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	f06f 0210 	mvn.w	r2, #16
 80077a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	2208      	movs	r2, #8
 80077a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	69db      	ldr	r3, [r3, #28]
 80077ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d003      	beq.n	80077be <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80077b6:	6878      	ldr	r0, [r7, #4]
 80077b8:	f000 f877 	bl	80078aa <HAL_TIM_IC_CaptureCallback>
 80077bc:	e005      	b.n	80077ca <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80077be:	6878      	ldr	r0, [r7, #4]
 80077c0:	f000 f869 	bl	8007896 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80077c4:	6878      	ldr	r0, [r7, #4]
 80077c6:	f000 f87a 	bl	80078be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	2200      	movs	r2, #0
 80077ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80077d0:	68bb      	ldr	r3, [r7, #8]
 80077d2:	f003 0301 	and.w	r3, r3, #1
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d00c      	beq.n	80077f4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	f003 0301 	and.w	r3, r3, #1
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d007      	beq.n	80077f4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	f06f 0201 	mvn.w	r2, #1
 80077ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80077ee:	6878      	ldr	r0, [r7, #4]
 80077f0:	f7fa f8ba 	bl	8001968 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80077f4:	68bb      	ldr	r3, [r7, #8]
 80077f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d104      	bne.n	8007808 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80077fe:	68bb      	ldr	r3, [r7, #8]
 8007800:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007804:	2b00      	cmp	r3, #0
 8007806:	d00c      	beq.n	8007822 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800780e:	2b00      	cmp	r3, #0
 8007810:	d007      	beq.n	8007822 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800781a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800781c:	6878      	ldr	r0, [r7, #4]
 800781e:	f000 f90d 	bl	8007a3c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007822:	68bb      	ldr	r3, [r7, #8]
 8007824:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007828:	2b00      	cmp	r3, #0
 800782a:	d00c      	beq.n	8007846 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007832:	2b00      	cmp	r3, #0
 8007834:	d007      	beq.n	8007846 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800783e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007840:	6878      	ldr	r0, [r7, #4]
 8007842:	f000 f905 	bl	8007a50 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007846:	68bb      	ldr	r3, [r7, #8]
 8007848:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800784c:	2b00      	cmp	r3, #0
 800784e:	d00c      	beq.n	800786a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007856:	2b00      	cmp	r3, #0
 8007858:	d007      	beq.n	800786a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007862:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007864:	6878      	ldr	r0, [r7, #4]
 8007866:	f000 f834 	bl	80078d2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800786a:	68bb      	ldr	r3, [r7, #8]
 800786c:	f003 0320 	and.w	r3, r3, #32
 8007870:	2b00      	cmp	r3, #0
 8007872:	d00c      	beq.n	800788e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	f003 0320 	and.w	r3, r3, #32
 800787a:	2b00      	cmp	r3, #0
 800787c:	d007      	beq.n	800788e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	f06f 0220 	mvn.w	r2, #32
 8007886:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007888:	6878      	ldr	r0, [r7, #4]
 800788a:	f000 f8cd 	bl	8007a28 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800788e:	bf00      	nop
 8007890:	3710      	adds	r7, #16
 8007892:	46bd      	mov	sp, r7
 8007894:	bd80      	pop	{r7, pc}

08007896 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007896:	b480      	push	{r7}
 8007898:	b083      	sub	sp, #12
 800789a:	af00      	add	r7, sp, #0
 800789c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800789e:	bf00      	nop
 80078a0:	370c      	adds	r7, #12
 80078a2:	46bd      	mov	sp, r7
 80078a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a8:	4770      	bx	lr

080078aa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80078aa:	b480      	push	{r7}
 80078ac:	b083      	sub	sp, #12
 80078ae:	af00      	add	r7, sp, #0
 80078b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80078b2:	bf00      	nop
 80078b4:	370c      	adds	r7, #12
 80078b6:	46bd      	mov	sp, r7
 80078b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078bc:	4770      	bx	lr

080078be <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80078be:	b480      	push	{r7}
 80078c0:	b083      	sub	sp, #12
 80078c2:	af00      	add	r7, sp, #0
 80078c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80078c6:	bf00      	nop
 80078c8:	370c      	adds	r7, #12
 80078ca:	46bd      	mov	sp, r7
 80078cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d0:	4770      	bx	lr

080078d2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80078d2:	b480      	push	{r7}
 80078d4:	b083      	sub	sp, #12
 80078d6:	af00      	add	r7, sp, #0
 80078d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80078da:	bf00      	nop
 80078dc:	370c      	adds	r7, #12
 80078de:	46bd      	mov	sp, r7
 80078e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e4:	4770      	bx	lr
	...

080078e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80078e8:	b480      	push	{r7}
 80078ea:	b085      	sub	sp, #20
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	6078      	str	r0, [r7, #4]
 80078f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	4a43      	ldr	r2, [pc, #268]	@ (8007a08 <TIM_Base_SetConfig+0x120>)
 80078fc:	4293      	cmp	r3, r2
 80078fe:	d013      	beq.n	8007928 <TIM_Base_SetConfig+0x40>
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007906:	d00f      	beq.n	8007928 <TIM_Base_SetConfig+0x40>
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	4a40      	ldr	r2, [pc, #256]	@ (8007a0c <TIM_Base_SetConfig+0x124>)
 800790c:	4293      	cmp	r3, r2
 800790e:	d00b      	beq.n	8007928 <TIM_Base_SetConfig+0x40>
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	4a3f      	ldr	r2, [pc, #252]	@ (8007a10 <TIM_Base_SetConfig+0x128>)
 8007914:	4293      	cmp	r3, r2
 8007916:	d007      	beq.n	8007928 <TIM_Base_SetConfig+0x40>
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	4a3e      	ldr	r2, [pc, #248]	@ (8007a14 <TIM_Base_SetConfig+0x12c>)
 800791c:	4293      	cmp	r3, r2
 800791e:	d003      	beq.n	8007928 <TIM_Base_SetConfig+0x40>
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	4a3d      	ldr	r2, [pc, #244]	@ (8007a18 <TIM_Base_SetConfig+0x130>)
 8007924:	4293      	cmp	r3, r2
 8007926:	d108      	bne.n	800793a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800792e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007930:	683b      	ldr	r3, [r7, #0]
 8007932:	685b      	ldr	r3, [r3, #4]
 8007934:	68fa      	ldr	r2, [r7, #12]
 8007936:	4313      	orrs	r3, r2
 8007938:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	4a32      	ldr	r2, [pc, #200]	@ (8007a08 <TIM_Base_SetConfig+0x120>)
 800793e:	4293      	cmp	r3, r2
 8007940:	d01f      	beq.n	8007982 <TIM_Base_SetConfig+0x9a>
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007948:	d01b      	beq.n	8007982 <TIM_Base_SetConfig+0x9a>
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	4a2f      	ldr	r2, [pc, #188]	@ (8007a0c <TIM_Base_SetConfig+0x124>)
 800794e:	4293      	cmp	r3, r2
 8007950:	d017      	beq.n	8007982 <TIM_Base_SetConfig+0x9a>
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	4a2e      	ldr	r2, [pc, #184]	@ (8007a10 <TIM_Base_SetConfig+0x128>)
 8007956:	4293      	cmp	r3, r2
 8007958:	d013      	beq.n	8007982 <TIM_Base_SetConfig+0x9a>
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	4a2d      	ldr	r2, [pc, #180]	@ (8007a14 <TIM_Base_SetConfig+0x12c>)
 800795e:	4293      	cmp	r3, r2
 8007960:	d00f      	beq.n	8007982 <TIM_Base_SetConfig+0x9a>
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	4a2c      	ldr	r2, [pc, #176]	@ (8007a18 <TIM_Base_SetConfig+0x130>)
 8007966:	4293      	cmp	r3, r2
 8007968:	d00b      	beq.n	8007982 <TIM_Base_SetConfig+0x9a>
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	4a2b      	ldr	r2, [pc, #172]	@ (8007a1c <TIM_Base_SetConfig+0x134>)
 800796e:	4293      	cmp	r3, r2
 8007970:	d007      	beq.n	8007982 <TIM_Base_SetConfig+0x9a>
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	4a2a      	ldr	r2, [pc, #168]	@ (8007a20 <TIM_Base_SetConfig+0x138>)
 8007976:	4293      	cmp	r3, r2
 8007978:	d003      	beq.n	8007982 <TIM_Base_SetConfig+0x9a>
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	4a29      	ldr	r2, [pc, #164]	@ (8007a24 <TIM_Base_SetConfig+0x13c>)
 800797e:	4293      	cmp	r3, r2
 8007980:	d108      	bne.n	8007994 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007988:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800798a:	683b      	ldr	r3, [r7, #0]
 800798c:	68db      	ldr	r3, [r3, #12]
 800798e:	68fa      	ldr	r2, [r7, #12]
 8007990:	4313      	orrs	r3, r2
 8007992:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800799a:	683b      	ldr	r3, [r7, #0]
 800799c:	695b      	ldr	r3, [r3, #20]
 800799e:	4313      	orrs	r3, r2
 80079a0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80079a2:	683b      	ldr	r3, [r7, #0]
 80079a4:	689a      	ldr	r2, [r3, #8]
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80079aa:	683b      	ldr	r3, [r7, #0]
 80079ac:	681a      	ldr	r2, [r3, #0]
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	4a14      	ldr	r2, [pc, #80]	@ (8007a08 <TIM_Base_SetConfig+0x120>)
 80079b6:	4293      	cmp	r3, r2
 80079b8:	d00f      	beq.n	80079da <TIM_Base_SetConfig+0xf2>
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	4a16      	ldr	r2, [pc, #88]	@ (8007a18 <TIM_Base_SetConfig+0x130>)
 80079be:	4293      	cmp	r3, r2
 80079c0:	d00b      	beq.n	80079da <TIM_Base_SetConfig+0xf2>
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	4a15      	ldr	r2, [pc, #84]	@ (8007a1c <TIM_Base_SetConfig+0x134>)
 80079c6:	4293      	cmp	r3, r2
 80079c8:	d007      	beq.n	80079da <TIM_Base_SetConfig+0xf2>
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	4a14      	ldr	r2, [pc, #80]	@ (8007a20 <TIM_Base_SetConfig+0x138>)
 80079ce:	4293      	cmp	r3, r2
 80079d0:	d003      	beq.n	80079da <TIM_Base_SetConfig+0xf2>
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	4a13      	ldr	r2, [pc, #76]	@ (8007a24 <TIM_Base_SetConfig+0x13c>)
 80079d6:	4293      	cmp	r3, r2
 80079d8:	d103      	bne.n	80079e2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80079da:	683b      	ldr	r3, [r7, #0]
 80079dc:	691a      	ldr	r2, [r3, #16]
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	f043 0204 	orr.w	r2, r3, #4
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	2201      	movs	r2, #1
 80079f2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	68fa      	ldr	r2, [r7, #12]
 80079f8:	601a      	str	r2, [r3, #0]
}
 80079fa:	bf00      	nop
 80079fc:	3714      	adds	r7, #20
 80079fe:	46bd      	mov	sp, r7
 8007a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a04:	4770      	bx	lr
 8007a06:	bf00      	nop
 8007a08:	40010000 	.word	0x40010000
 8007a0c:	40000400 	.word	0x40000400
 8007a10:	40000800 	.word	0x40000800
 8007a14:	40000c00 	.word	0x40000c00
 8007a18:	40010400 	.word	0x40010400
 8007a1c:	40014000 	.word	0x40014000
 8007a20:	40014400 	.word	0x40014400
 8007a24:	40014800 	.word	0x40014800

08007a28 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007a28:	b480      	push	{r7}
 8007a2a:	b083      	sub	sp, #12
 8007a2c:	af00      	add	r7, sp, #0
 8007a2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007a30:	bf00      	nop
 8007a32:	370c      	adds	r7, #12
 8007a34:	46bd      	mov	sp, r7
 8007a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a3a:	4770      	bx	lr

08007a3c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007a3c:	b480      	push	{r7}
 8007a3e:	b083      	sub	sp, #12
 8007a40:	af00      	add	r7, sp, #0
 8007a42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007a44:	bf00      	nop
 8007a46:	370c      	adds	r7, #12
 8007a48:	46bd      	mov	sp, r7
 8007a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4e:	4770      	bx	lr

08007a50 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007a50:	b480      	push	{r7}
 8007a52:	b083      	sub	sp, #12
 8007a54:	af00      	add	r7, sp, #0
 8007a56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007a58:	bf00      	nop
 8007a5a:	370c      	adds	r7, #12
 8007a5c:	46bd      	mov	sp, r7
 8007a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a62:	4770      	bx	lr

08007a64 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007a64:	b580      	push	{r7, lr}
 8007a66:	b082      	sub	sp, #8
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d101      	bne.n	8007a76 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007a72:	2301      	movs	r3, #1
 8007a74:	e042      	b.n	8007afc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d106      	bne.n	8007a8e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	2200      	movs	r2, #0
 8007a84:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007a88:	6878      	ldr	r0, [r7, #4]
 8007a8a:	f000 f83b 	bl	8007b04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	2224      	movs	r2, #36	@ 0x24
 8007a92:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	681a      	ldr	r2, [r3, #0]
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	f022 0201 	bic.w	r2, r2, #1
 8007aa4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d002      	beq.n	8007ab4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007aae:	6878      	ldr	r0, [r7, #4]
 8007ab0:	f000 fd9a 	bl	80085e8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007ab4:	6878      	ldr	r0, [r7, #4]
 8007ab6:	f000 f82f 	bl	8007b18 <UART_SetConfig>
 8007aba:	4603      	mov	r3, r0
 8007abc:	2b01      	cmp	r3, #1
 8007abe:	d101      	bne.n	8007ac4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007ac0:	2301      	movs	r3, #1
 8007ac2:	e01b      	b.n	8007afc <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	685a      	ldr	r2, [r3, #4]
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007ad2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	689a      	ldr	r2, [r3, #8]
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007ae2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	681a      	ldr	r2, [r3, #0]
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	f042 0201 	orr.w	r2, r2, #1
 8007af2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007af4:	6878      	ldr	r0, [r7, #4]
 8007af6:	f000 fe19 	bl	800872c <UART_CheckIdleState>
 8007afa:	4603      	mov	r3, r0
}
 8007afc:	4618      	mov	r0, r3
 8007afe:	3708      	adds	r7, #8
 8007b00:	46bd      	mov	sp, r7
 8007b02:	bd80      	pop	{r7, pc}

08007b04 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8007b04:	b480      	push	{r7}
 8007b06:	b083      	sub	sp, #12
 8007b08:	af00      	add	r7, sp, #0
 8007b0a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8007b0c:	bf00      	nop
 8007b0e:	370c      	adds	r7, #12
 8007b10:	46bd      	mov	sp, r7
 8007b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b16:	4770      	bx	lr

08007b18 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007b18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007b1c:	b092      	sub	sp, #72	@ 0x48
 8007b1e:	af00      	add	r7, sp, #0
 8007b20:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007b22:	2300      	movs	r3, #0
 8007b24:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007b28:	697b      	ldr	r3, [r7, #20]
 8007b2a:	689a      	ldr	r2, [r3, #8]
 8007b2c:	697b      	ldr	r3, [r7, #20]
 8007b2e:	691b      	ldr	r3, [r3, #16]
 8007b30:	431a      	orrs	r2, r3
 8007b32:	697b      	ldr	r3, [r7, #20]
 8007b34:	695b      	ldr	r3, [r3, #20]
 8007b36:	431a      	orrs	r2, r3
 8007b38:	697b      	ldr	r3, [r7, #20]
 8007b3a:	69db      	ldr	r3, [r3, #28]
 8007b3c:	4313      	orrs	r3, r2
 8007b3e:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007b40:	697b      	ldr	r3, [r7, #20]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	681a      	ldr	r2, [r3, #0]
 8007b46:	4bbe      	ldr	r3, [pc, #760]	@ (8007e40 <UART_SetConfig+0x328>)
 8007b48:	4013      	ands	r3, r2
 8007b4a:	697a      	ldr	r2, [r7, #20]
 8007b4c:	6812      	ldr	r2, [r2, #0]
 8007b4e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007b50:	430b      	orrs	r3, r1
 8007b52:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007b54:	697b      	ldr	r3, [r7, #20]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	685b      	ldr	r3, [r3, #4]
 8007b5a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007b5e:	697b      	ldr	r3, [r7, #20]
 8007b60:	68da      	ldr	r2, [r3, #12]
 8007b62:	697b      	ldr	r3, [r7, #20]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	430a      	orrs	r2, r1
 8007b68:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007b6a:	697b      	ldr	r3, [r7, #20]
 8007b6c:	699b      	ldr	r3, [r3, #24]
 8007b6e:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007b70:	697b      	ldr	r3, [r7, #20]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	4ab3      	ldr	r2, [pc, #716]	@ (8007e44 <UART_SetConfig+0x32c>)
 8007b76:	4293      	cmp	r3, r2
 8007b78:	d004      	beq.n	8007b84 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007b7a:	697b      	ldr	r3, [r7, #20]
 8007b7c:	6a1b      	ldr	r3, [r3, #32]
 8007b7e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007b80:	4313      	orrs	r3, r2
 8007b82:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007b84:	697b      	ldr	r3, [r7, #20]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	689a      	ldr	r2, [r3, #8]
 8007b8a:	4baf      	ldr	r3, [pc, #700]	@ (8007e48 <UART_SetConfig+0x330>)
 8007b8c:	4013      	ands	r3, r2
 8007b8e:	697a      	ldr	r2, [r7, #20]
 8007b90:	6812      	ldr	r2, [r2, #0]
 8007b92:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007b94:	430b      	orrs	r3, r1
 8007b96:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007b98:	697b      	ldr	r3, [r7, #20]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b9e:	f023 010f 	bic.w	r1, r3, #15
 8007ba2:	697b      	ldr	r3, [r7, #20]
 8007ba4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007ba6:	697b      	ldr	r3, [r7, #20]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	430a      	orrs	r2, r1
 8007bac:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007bae:	697b      	ldr	r3, [r7, #20]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	4aa6      	ldr	r2, [pc, #664]	@ (8007e4c <UART_SetConfig+0x334>)
 8007bb4:	4293      	cmp	r3, r2
 8007bb6:	d177      	bne.n	8007ca8 <UART_SetConfig+0x190>
 8007bb8:	4ba5      	ldr	r3, [pc, #660]	@ (8007e50 <UART_SetConfig+0x338>)
 8007bba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007bbc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007bc0:	2b28      	cmp	r3, #40	@ 0x28
 8007bc2:	d86d      	bhi.n	8007ca0 <UART_SetConfig+0x188>
 8007bc4:	a201      	add	r2, pc, #4	@ (adr r2, 8007bcc <UART_SetConfig+0xb4>)
 8007bc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bca:	bf00      	nop
 8007bcc:	08007c71 	.word	0x08007c71
 8007bd0:	08007ca1 	.word	0x08007ca1
 8007bd4:	08007ca1 	.word	0x08007ca1
 8007bd8:	08007ca1 	.word	0x08007ca1
 8007bdc:	08007ca1 	.word	0x08007ca1
 8007be0:	08007ca1 	.word	0x08007ca1
 8007be4:	08007ca1 	.word	0x08007ca1
 8007be8:	08007ca1 	.word	0x08007ca1
 8007bec:	08007c79 	.word	0x08007c79
 8007bf0:	08007ca1 	.word	0x08007ca1
 8007bf4:	08007ca1 	.word	0x08007ca1
 8007bf8:	08007ca1 	.word	0x08007ca1
 8007bfc:	08007ca1 	.word	0x08007ca1
 8007c00:	08007ca1 	.word	0x08007ca1
 8007c04:	08007ca1 	.word	0x08007ca1
 8007c08:	08007ca1 	.word	0x08007ca1
 8007c0c:	08007c81 	.word	0x08007c81
 8007c10:	08007ca1 	.word	0x08007ca1
 8007c14:	08007ca1 	.word	0x08007ca1
 8007c18:	08007ca1 	.word	0x08007ca1
 8007c1c:	08007ca1 	.word	0x08007ca1
 8007c20:	08007ca1 	.word	0x08007ca1
 8007c24:	08007ca1 	.word	0x08007ca1
 8007c28:	08007ca1 	.word	0x08007ca1
 8007c2c:	08007c89 	.word	0x08007c89
 8007c30:	08007ca1 	.word	0x08007ca1
 8007c34:	08007ca1 	.word	0x08007ca1
 8007c38:	08007ca1 	.word	0x08007ca1
 8007c3c:	08007ca1 	.word	0x08007ca1
 8007c40:	08007ca1 	.word	0x08007ca1
 8007c44:	08007ca1 	.word	0x08007ca1
 8007c48:	08007ca1 	.word	0x08007ca1
 8007c4c:	08007c91 	.word	0x08007c91
 8007c50:	08007ca1 	.word	0x08007ca1
 8007c54:	08007ca1 	.word	0x08007ca1
 8007c58:	08007ca1 	.word	0x08007ca1
 8007c5c:	08007ca1 	.word	0x08007ca1
 8007c60:	08007ca1 	.word	0x08007ca1
 8007c64:	08007ca1 	.word	0x08007ca1
 8007c68:	08007ca1 	.word	0x08007ca1
 8007c6c:	08007c99 	.word	0x08007c99
 8007c70:	2301      	movs	r3, #1
 8007c72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c76:	e222      	b.n	80080be <UART_SetConfig+0x5a6>
 8007c78:	2304      	movs	r3, #4
 8007c7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c7e:	e21e      	b.n	80080be <UART_SetConfig+0x5a6>
 8007c80:	2308      	movs	r3, #8
 8007c82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c86:	e21a      	b.n	80080be <UART_SetConfig+0x5a6>
 8007c88:	2310      	movs	r3, #16
 8007c8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c8e:	e216      	b.n	80080be <UART_SetConfig+0x5a6>
 8007c90:	2320      	movs	r3, #32
 8007c92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c96:	e212      	b.n	80080be <UART_SetConfig+0x5a6>
 8007c98:	2340      	movs	r3, #64	@ 0x40
 8007c9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c9e:	e20e      	b.n	80080be <UART_SetConfig+0x5a6>
 8007ca0:	2380      	movs	r3, #128	@ 0x80
 8007ca2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ca6:	e20a      	b.n	80080be <UART_SetConfig+0x5a6>
 8007ca8:	697b      	ldr	r3, [r7, #20]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	4a69      	ldr	r2, [pc, #420]	@ (8007e54 <UART_SetConfig+0x33c>)
 8007cae:	4293      	cmp	r3, r2
 8007cb0:	d130      	bne.n	8007d14 <UART_SetConfig+0x1fc>
 8007cb2:	4b67      	ldr	r3, [pc, #412]	@ (8007e50 <UART_SetConfig+0x338>)
 8007cb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007cb6:	f003 0307 	and.w	r3, r3, #7
 8007cba:	2b05      	cmp	r3, #5
 8007cbc:	d826      	bhi.n	8007d0c <UART_SetConfig+0x1f4>
 8007cbe:	a201      	add	r2, pc, #4	@ (adr r2, 8007cc4 <UART_SetConfig+0x1ac>)
 8007cc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cc4:	08007cdd 	.word	0x08007cdd
 8007cc8:	08007ce5 	.word	0x08007ce5
 8007ccc:	08007ced 	.word	0x08007ced
 8007cd0:	08007cf5 	.word	0x08007cf5
 8007cd4:	08007cfd 	.word	0x08007cfd
 8007cd8:	08007d05 	.word	0x08007d05
 8007cdc:	2300      	movs	r3, #0
 8007cde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ce2:	e1ec      	b.n	80080be <UART_SetConfig+0x5a6>
 8007ce4:	2304      	movs	r3, #4
 8007ce6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cea:	e1e8      	b.n	80080be <UART_SetConfig+0x5a6>
 8007cec:	2308      	movs	r3, #8
 8007cee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cf2:	e1e4      	b.n	80080be <UART_SetConfig+0x5a6>
 8007cf4:	2310      	movs	r3, #16
 8007cf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cfa:	e1e0      	b.n	80080be <UART_SetConfig+0x5a6>
 8007cfc:	2320      	movs	r3, #32
 8007cfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d02:	e1dc      	b.n	80080be <UART_SetConfig+0x5a6>
 8007d04:	2340      	movs	r3, #64	@ 0x40
 8007d06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d0a:	e1d8      	b.n	80080be <UART_SetConfig+0x5a6>
 8007d0c:	2380      	movs	r3, #128	@ 0x80
 8007d0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d12:	e1d4      	b.n	80080be <UART_SetConfig+0x5a6>
 8007d14:	697b      	ldr	r3, [r7, #20]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	4a4f      	ldr	r2, [pc, #316]	@ (8007e58 <UART_SetConfig+0x340>)
 8007d1a:	4293      	cmp	r3, r2
 8007d1c:	d130      	bne.n	8007d80 <UART_SetConfig+0x268>
 8007d1e:	4b4c      	ldr	r3, [pc, #304]	@ (8007e50 <UART_SetConfig+0x338>)
 8007d20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d22:	f003 0307 	and.w	r3, r3, #7
 8007d26:	2b05      	cmp	r3, #5
 8007d28:	d826      	bhi.n	8007d78 <UART_SetConfig+0x260>
 8007d2a:	a201      	add	r2, pc, #4	@ (adr r2, 8007d30 <UART_SetConfig+0x218>)
 8007d2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d30:	08007d49 	.word	0x08007d49
 8007d34:	08007d51 	.word	0x08007d51
 8007d38:	08007d59 	.word	0x08007d59
 8007d3c:	08007d61 	.word	0x08007d61
 8007d40:	08007d69 	.word	0x08007d69
 8007d44:	08007d71 	.word	0x08007d71
 8007d48:	2300      	movs	r3, #0
 8007d4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d4e:	e1b6      	b.n	80080be <UART_SetConfig+0x5a6>
 8007d50:	2304      	movs	r3, #4
 8007d52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d56:	e1b2      	b.n	80080be <UART_SetConfig+0x5a6>
 8007d58:	2308      	movs	r3, #8
 8007d5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d5e:	e1ae      	b.n	80080be <UART_SetConfig+0x5a6>
 8007d60:	2310      	movs	r3, #16
 8007d62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d66:	e1aa      	b.n	80080be <UART_SetConfig+0x5a6>
 8007d68:	2320      	movs	r3, #32
 8007d6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d6e:	e1a6      	b.n	80080be <UART_SetConfig+0x5a6>
 8007d70:	2340      	movs	r3, #64	@ 0x40
 8007d72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d76:	e1a2      	b.n	80080be <UART_SetConfig+0x5a6>
 8007d78:	2380      	movs	r3, #128	@ 0x80
 8007d7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d7e:	e19e      	b.n	80080be <UART_SetConfig+0x5a6>
 8007d80:	697b      	ldr	r3, [r7, #20]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	4a35      	ldr	r2, [pc, #212]	@ (8007e5c <UART_SetConfig+0x344>)
 8007d86:	4293      	cmp	r3, r2
 8007d88:	d130      	bne.n	8007dec <UART_SetConfig+0x2d4>
 8007d8a:	4b31      	ldr	r3, [pc, #196]	@ (8007e50 <UART_SetConfig+0x338>)
 8007d8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d8e:	f003 0307 	and.w	r3, r3, #7
 8007d92:	2b05      	cmp	r3, #5
 8007d94:	d826      	bhi.n	8007de4 <UART_SetConfig+0x2cc>
 8007d96:	a201      	add	r2, pc, #4	@ (adr r2, 8007d9c <UART_SetConfig+0x284>)
 8007d98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d9c:	08007db5 	.word	0x08007db5
 8007da0:	08007dbd 	.word	0x08007dbd
 8007da4:	08007dc5 	.word	0x08007dc5
 8007da8:	08007dcd 	.word	0x08007dcd
 8007dac:	08007dd5 	.word	0x08007dd5
 8007db0:	08007ddd 	.word	0x08007ddd
 8007db4:	2300      	movs	r3, #0
 8007db6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007dba:	e180      	b.n	80080be <UART_SetConfig+0x5a6>
 8007dbc:	2304      	movs	r3, #4
 8007dbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007dc2:	e17c      	b.n	80080be <UART_SetConfig+0x5a6>
 8007dc4:	2308      	movs	r3, #8
 8007dc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007dca:	e178      	b.n	80080be <UART_SetConfig+0x5a6>
 8007dcc:	2310      	movs	r3, #16
 8007dce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007dd2:	e174      	b.n	80080be <UART_SetConfig+0x5a6>
 8007dd4:	2320      	movs	r3, #32
 8007dd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007dda:	e170      	b.n	80080be <UART_SetConfig+0x5a6>
 8007ddc:	2340      	movs	r3, #64	@ 0x40
 8007dde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007de2:	e16c      	b.n	80080be <UART_SetConfig+0x5a6>
 8007de4:	2380      	movs	r3, #128	@ 0x80
 8007de6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007dea:	e168      	b.n	80080be <UART_SetConfig+0x5a6>
 8007dec:	697b      	ldr	r3, [r7, #20]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	4a1b      	ldr	r2, [pc, #108]	@ (8007e60 <UART_SetConfig+0x348>)
 8007df2:	4293      	cmp	r3, r2
 8007df4:	d142      	bne.n	8007e7c <UART_SetConfig+0x364>
 8007df6:	4b16      	ldr	r3, [pc, #88]	@ (8007e50 <UART_SetConfig+0x338>)
 8007df8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007dfa:	f003 0307 	and.w	r3, r3, #7
 8007dfe:	2b05      	cmp	r3, #5
 8007e00:	d838      	bhi.n	8007e74 <UART_SetConfig+0x35c>
 8007e02:	a201      	add	r2, pc, #4	@ (adr r2, 8007e08 <UART_SetConfig+0x2f0>)
 8007e04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e08:	08007e21 	.word	0x08007e21
 8007e0c:	08007e29 	.word	0x08007e29
 8007e10:	08007e31 	.word	0x08007e31
 8007e14:	08007e39 	.word	0x08007e39
 8007e18:	08007e65 	.word	0x08007e65
 8007e1c:	08007e6d 	.word	0x08007e6d
 8007e20:	2300      	movs	r3, #0
 8007e22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007e26:	e14a      	b.n	80080be <UART_SetConfig+0x5a6>
 8007e28:	2304      	movs	r3, #4
 8007e2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007e2e:	e146      	b.n	80080be <UART_SetConfig+0x5a6>
 8007e30:	2308      	movs	r3, #8
 8007e32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007e36:	e142      	b.n	80080be <UART_SetConfig+0x5a6>
 8007e38:	2310      	movs	r3, #16
 8007e3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007e3e:	e13e      	b.n	80080be <UART_SetConfig+0x5a6>
 8007e40:	cfff69f3 	.word	0xcfff69f3
 8007e44:	58000c00 	.word	0x58000c00
 8007e48:	11fff4ff 	.word	0x11fff4ff
 8007e4c:	40011000 	.word	0x40011000
 8007e50:	58024400 	.word	0x58024400
 8007e54:	40004400 	.word	0x40004400
 8007e58:	40004800 	.word	0x40004800
 8007e5c:	40004c00 	.word	0x40004c00
 8007e60:	40005000 	.word	0x40005000
 8007e64:	2320      	movs	r3, #32
 8007e66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007e6a:	e128      	b.n	80080be <UART_SetConfig+0x5a6>
 8007e6c:	2340      	movs	r3, #64	@ 0x40
 8007e6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007e72:	e124      	b.n	80080be <UART_SetConfig+0x5a6>
 8007e74:	2380      	movs	r3, #128	@ 0x80
 8007e76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007e7a:	e120      	b.n	80080be <UART_SetConfig+0x5a6>
 8007e7c:	697b      	ldr	r3, [r7, #20]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	4acb      	ldr	r2, [pc, #812]	@ (80081b0 <UART_SetConfig+0x698>)
 8007e82:	4293      	cmp	r3, r2
 8007e84:	d176      	bne.n	8007f74 <UART_SetConfig+0x45c>
 8007e86:	4bcb      	ldr	r3, [pc, #812]	@ (80081b4 <UART_SetConfig+0x69c>)
 8007e88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e8a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007e8e:	2b28      	cmp	r3, #40	@ 0x28
 8007e90:	d86c      	bhi.n	8007f6c <UART_SetConfig+0x454>
 8007e92:	a201      	add	r2, pc, #4	@ (adr r2, 8007e98 <UART_SetConfig+0x380>)
 8007e94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e98:	08007f3d 	.word	0x08007f3d
 8007e9c:	08007f6d 	.word	0x08007f6d
 8007ea0:	08007f6d 	.word	0x08007f6d
 8007ea4:	08007f6d 	.word	0x08007f6d
 8007ea8:	08007f6d 	.word	0x08007f6d
 8007eac:	08007f6d 	.word	0x08007f6d
 8007eb0:	08007f6d 	.word	0x08007f6d
 8007eb4:	08007f6d 	.word	0x08007f6d
 8007eb8:	08007f45 	.word	0x08007f45
 8007ebc:	08007f6d 	.word	0x08007f6d
 8007ec0:	08007f6d 	.word	0x08007f6d
 8007ec4:	08007f6d 	.word	0x08007f6d
 8007ec8:	08007f6d 	.word	0x08007f6d
 8007ecc:	08007f6d 	.word	0x08007f6d
 8007ed0:	08007f6d 	.word	0x08007f6d
 8007ed4:	08007f6d 	.word	0x08007f6d
 8007ed8:	08007f4d 	.word	0x08007f4d
 8007edc:	08007f6d 	.word	0x08007f6d
 8007ee0:	08007f6d 	.word	0x08007f6d
 8007ee4:	08007f6d 	.word	0x08007f6d
 8007ee8:	08007f6d 	.word	0x08007f6d
 8007eec:	08007f6d 	.word	0x08007f6d
 8007ef0:	08007f6d 	.word	0x08007f6d
 8007ef4:	08007f6d 	.word	0x08007f6d
 8007ef8:	08007f55 	.word	0x08007f55
 8007efc:	08007f6d 	.word	0x08007f6d
 8007f00:	08007f6d 	.word	0x08007f6d
 8007f04:	08007f6d 	.word	0x08007f6d
 8007f08:	08007f6d 	.word	0x08007f6d
 8007f0c:	08007f6d 	.word	0x08007f6d
 8007f10:	08007f6d 	.word	0x08007f6d
 8007f14:	08007f6d 	.word	0x08007f6d
 8007f18:	08007f5d 	.word	0x08007f5d
 8007f1c:	08007f6d 	.word	0x08007f6d
 8007f20:	08007f6d 	.word	0x08007f6d
 8007f24:	08007f6d 	.word	0x08007f6d
 8007f28:	08007f6d 	.word	0x08007f6d
 8007f2c:	08007f6d 	.word	0x08007f6d
 8007f30:	08007f6d 	.word	0x08007f6d
 8007f34:	08007f6d 	.word	0x08007f6d
 8007f38:	08007f65 	.word	0x08007f65
 8007f3c:	2301      	movs	r3, #1
 8007f3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f42:	e0bc      	b.n	80080be <UART_SetConfig+0x5a6>
 8007f44:	2304      	movs	r3, #4
 8007f46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f4a:	e0b8      	b.n	80080be <UART_SetConfig+0x5a6>
 8007f4c:	2308      	movs	r3, #8
 8007f4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f52:	e0b4      	b.n	80080be <UART_SetConfig+0x5a6>
 8007f54:	2310      	movs	r3, #16
 8007f56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f5a:	e0b0      	b.n	80080be <UART_SetConfig+0x5a6>
 8007f5c:	2320      	movs	r3, #32
 8007f5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f62:	e0ac      	b.n	80080be <UART_SetConfig+0x5a6>
 8007f64:	2340      	movs	r3, #64	@ 0x40
 8007f66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f6a:	e0a8      	b.n	80080be <UART_SetConfig+0x5a6>
 8007f6c:	2380      	movs	r3, #128	@ 0x80
 8007f6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f72:	e0a4      	b.n	80080be <UART_SetConfig+0x5a6>
 8007f74:	697b      	ldr	r3, [r7, #20]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	4a8f      	ldr	r2, [pc, #572]	@ (80081b8 <UART_SetConfig+0x6a0>)
 8007f7a:	4293      	cmp	r3, r2
 8007f7c:	d130      	bne.n	8007fe0 <UART_SetConfig+0x4c8>
 8007f7e:	4b8d      	ldr	r3, [pc, #564]	@ (80081b4 <UART_SetConfig+0x69c>)
 8007f80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f82:	f003 0307 	and.w	r3, r3, #7
 8007f86:	2b05      	cmp	r3, #5
 8007f88:	d826      	bhi.n	8007fd8 <UART_SetConfig+0x4c0>
 8007f8a:	a201      	add	r2, pc, #4	@ (adr r2, 8007f90 <UART_SetConfig+0x478>)
 8007f8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f90:	08007fa9 	.word	0x08007fa9
 8007f94:	08007fb1 	.word	0x08007fb1
 8007f98:	08007fb9 	.word	0x08007fb9
 8007f9c:	08007fc1 	.word	0x08007fc1
 8007fa0:	08007fc9 	.word	0x08007fc9
 8007fa4:	08007fd1 	.word	0x08007fd1
 8007fa8:	2300      	movs	r3, #0
 8007faa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fae:	e086      	b.n	80080be <UART_SetConfig+0x5a6>
 8007fb0:	2304      	movs	r3, #4
 8007fb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fb6:	e082      	b.n	80080be <UART_SetConfig+0x5a6>
 8007fb8:	2308      	movs	r3, #8
 8007fba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fbe:	e07e      	b.n	80080be <UART_SetConfig+0x5a6>
 8007fc0:	2310      	movs	r3, #16
 8007fc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fc6:	e07a      	b.n	80080be <UART_SetConfig+0x5a6>
 8007fc8:	2320      	movs	r3, #32
 8007fca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fce:	e076      	b.n	80080be <UART_SetConfig+0x5a6>
 8007fd0:	2340      	movs	r3, #64	@ 0x40
 8007fd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fd6:	e072      	b.n	80080be <UART_SetConfig+0x5a6>
 8007fd8:	2380      	movs	r3, #128	@ 0x80
 8007fda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fde:	e06e      	b.n	80080be <UART_SetConfig+0x5a6>
 8007fe0:	697b      	ldr	r3, [r7, #20]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	4a75      	ldr	r2, [pc, #468]	@ (80081bc <UART_SetConfig+0x6a4>)
 8007fe6:	4293      	cmp	r3, r2
 8007fe8:	d130      	bne.n	800804c <UART_SetConfig+0x534>
 8007fea:	4b72      	ldr	r3, [pc, #456]	@ (80081b4 <UART_SetConfig+0x69c>)
 8007fec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007fee:	f003 0307 	and.w	r3, r3, #7
 8007ff2:	2b05      	cmp	r3, #5
 8007ff4:	d826      	bhi.n	8008044 <UART_SetConfig+0x52c>
 8007ff6:	a201      	add	r2, pc, #4	@ (adr r2, 8007ffc <UART_SetConfig+0x4e4>)
 8007ff8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ffc:	08008015 	.word	0x08008015
 8008000:	0800801d 	.word	0x0800801d
 8008004:	08008025 	.word	0x08008025
 8008008:	0800802d 	.word	0x0800802d
 800800c:	08008035 	.word	0x08008035
 8008010:	0800803d 	.word	0x0800803d
 8008014:	2300      	movs	r3, #0
 8008016:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800801a:	e050      	b.n	80080be <UART_SetConfig+0x5a6>
 800801c:	2304      	movs	r3, #4
 800801e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008022:	e04c      	b.n	80080be <UART_SetConfig+0x5a6>
 8008024:	2308      	movs	r3, #8
 8008026:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800802a:	e048      	b.n	80080be <UART_SetConfig+0x5a6>
 800802c:	2310      	movs	r3, #16
 800802e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008032:	e044      	b.n	80080be <UART_SetConfig+0x5a6>
 8008034:	2320      	movs	r3, #32
 8008036:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800803a:	e040      	b.n	80080be <UART_SetConfig+0x5a6>
 800803c:	2340      	movs	r3, #64	@ 0x40
 800803e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008042:	e03c      	b.n	80080be <UART_SetConfig+0x5a6>
 8008044:	2380      	movs	r3, #128	@ 0x80
 8008046:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800804a:	e038      	b.n	80080be <UART_SetConfig+0x5a6>
 800804c:	697b      	ldr	r3, [r7, #20]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	4a5b      	ldr	r2, [pc, #364]	@ (80081c0 <UART_SetConfig+0x6a8>)
 8008052:	4293      	cmp	r3, r2
 8008054:	d130      	bne.n	80080b8 <UART_SetConfig+0x5a0>
 8008056:	4b57      	ldr	r3, [pc, #348]	@ (80081b4 <UART_SetConfig+0x69c>)
 8008058:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800805a:	f003 0307 	and.w	r3, r3, #7
 800805e:	2b05      	cmp	r3, #5
 8008060:	d826      	bhi.n	80080b0 <UART_SetConfig+0x598>
 8008062:	a201      	add	r2, pc, #4	@ (adr r2, 8008068 <UART_SetConfig+0x550>)
 8008064:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008068:	08008081 	.word	0x08008081
 800806c:	08008089 	.word	0x08008089
 8008070:	08008091 	.word	0x08008091
 8008074:	08008099 	.word	0x08008099
 8008078:	080080a1 	.word	0x080080a1
 800807c:	080080a9 	.word	0x080080a9
 8008080:	2302      	movs	r3, #2
 8008082:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008086:	e01a      	b.n	80080be <UART_SetConfig+0x5a6>
 8008088:	2304      	movs	r3, #4
 800808a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800808e:	e016      	b.n	80080be <UART_SetConfig+0x5a6>
 8008090:	2308      	movs	r3, #8
 8008092:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008096:	e012      	b.n	80080be <UART_SetConfig+0x5a6>
 8008098:	2310      	movs	r3, #16
 800809a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800809e:	e00e      	b.n	80080be <UART_SetConfig+0x5a6>
 80080a0:	2320      	movs	r3, #32
 80080a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080a6:	e00a      	b.n	80080be <UART_SetConfig+0x5a6>
 80080a8:	2340      	movs	r3, #64	@ 0x40
 80080aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080ae:	e006      	b.n	80080be <UART_SetConfig+0x5a6>
 80080b0:	2380      	movs	r3, #128	@ 0x80
 80080b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080b6:	e002      	b.n	80080be <UART_SetConfig+0x5a6>
 80080b8:	2380      	movs	r3, #128	@ 0x80
 80080ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80080be:	697b      	ldr	r3, [r7, #20]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	4a3f      	ldr	r2, [pc, #252]	@ (80081c0 <UART_SetConfig+0x6a8>)
 80080c4:	4293      	cmp	r3, r2
 80080c6:	f040 80f8 	bne.w	80082ba <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80080ca:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80080ce:	2b20      	cmp	r3, #32
 80080d0:	dc46      	bgt.n	8008160 <UART_SetConfig+0x648>
 80080d2:	2b02      	cmp	r3, #2
 80080d4:	f2c0 8082 	blt.w	80081dc <UART_SetConfig+0x6c4>
 80080d8:	3b02      	subs	r3, #2
 80080da:	2b1e      	cmp	r3, #30
 80080dc:	d87e      	bhi.n	80081dc <UART_SetConfig+0x6c4>
 80080de:	a201      	add	r2, pc, #4	@ (adr r2, 80080e4 <UART_SetConfig+0x5cc>)
 80080e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080e4:	08008167 	.word	0x08008167
 80080e8:	080081dd 	.word	0x080081dd
 80080ec:	0800816f 	.word	0x0800816f
 80080f0:	080081dd 	.word	0x080081dd
 80080f4:	080081dd 	.word	0x080081dd
 80080f8:	080081dd 	.word	0x080081dd
 80080fc:	0800817f 	.word	0x0800817f
 8008100:	080081dd 	.word	0x080081dd
 8008104:	080081dd 	.word	0x080081dd
 8008108:	080081dd 	.word	0x080081dd
 800810c:	080081dd 	.word	0x080081dd
 8008110:	080081dd 	.word	0x080081dd
 8008114:	080081dd 	.word	0x080081dd
 8008118:	080081dd 	.word	0x080081dd
 800811c:	0800818f 	.word	0x0800818f
 8008120:	080081dd 	.word	0x080081dd
 8008124:	080081dd 	.word	0x080081dd
 8008128:	080081dd 	.word	0x080081dd
 800812c:	080081dd 	.word	0x080081dd
 8008130:	080081dd 	.word	0x080081dd
 8008134:	080081dd 	.word	0x080081dd
 8008138:	080081dd 	.word	0x080081dd
 800813c:	080081dd 	.word	0x080081dd
 8008140:	080081dd 	.word	0x080081dd
 8008144:	080081dd 	.word	0x080081dd
 8008148:	080081dd 	.word	0x080081dd
 800814c:	080081dd 	.word	0x080081dd
 8008150:	080081dd 	.word	0x080081dd
 8008154:	080081dd 	.word	0x080081dd
 8008158:	080081dd 	.word	0x080081dd
 800815c:	080081cf 	.word	0x080081cf
 8008160:	2b40      	cmp	r3, #64	@ 0x40
 8008162:	d037      	beq.n	80081d4 <UART_SetConfig+0x6bc>
 8008164:	e03a      	b.n	80081dc <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8008166:	f7fd fe5f 	bl	8005e28 <HAL_RCCEx_GetD3PCLK1Freq>
 800816a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800816c:	e03c      	b.n	80081e8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800816e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008172:	4618      	mov	r0, r3
 8008174:	f7fd fe6e 	bl	8005e54 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008178:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800817a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800817c:	e034      	b.n	80081e8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800817e:	f107 0318 	add.w	r3, r7, #24
 8008182:	4618      	mov	r0, r3
 8008184:	f7fd ffba 	bl	80060fc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008188:	69fb      	ldr	r3, [r7, #28]
 800818a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800818c:	e02c      	b.n	80081e8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800818e:	4b09      	ldr	r3, [pc, #36]	@ (80081b4 <UART_SetConfig+0x69c>)
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	f003 0320 	and.w	r3, r3, #32
 8008196:	2b00      	cmp	r3, #0
 8008198:	d016      	beq.n	80081c8 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800819a:	4b06      	ldr	r3, [pc, #24]	@ (80081b4 <UART_SetConfig+0x69c>)
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	08db      	lsrs	r3, r3, #3
 80081a0:	f003 0303 	and.w	r3, r3, #3
 80081a4:	4a07      	ldr	r2, [pc, #28]	@ (80081c4 <UART_SetConfig+0x6ac>)
 80081a6:	fa22 f303 	lsr.w	r3, r2, r3
 80081aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80081ac:	e01c      	b.n	80081e8 <UART_SetConfig+0x6d0>
 80081ae:	bf00      	nop
 80081b0:	40011400 	.word	0x40011400
 80081b4:	58024400 	.word	0x58024400
 80081b8:	40007800 	.word	0x40007800
 80081bc:	40007c00 	.word	0x40007c00
 80081c0:	58000c00 	.word	0x58000c00
 80081c4:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 80081c8:	4b9d      	ldr	r3, [pc, #628]	@ (8008440 <UART_SetConfig+0x928>)
 80081ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80081cc:	e00c      	b.n	80081e8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80081ce:	4b9d      	ldr	r3, [pc, #628]	@ (8008444 <UART_SetConfig+0x92c>)
 80081d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80081d2:	e009      	b.n	80081e8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80081d4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80081d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80081da:	e005      	b.n	80081e8 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 80081dc:	2300      	movs	r3, #0
 80081de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80081e0:	2301      	movs	r3, #1
 80081e2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80081e6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80081e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	f000 81de 	beq.w	80085ac <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80081f0:	697b      	ldr	r3, [r7, #20]
 80081f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081f4:	4a94      	ldr	r2, [pc, #592]	@ (8008448 <UART_SetConfig+0x930>)
 80081f6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80081fa:	461a      	mov	r2, r3
 80081fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80081fe:	fbb3 f3f2 	udiv	r3, r3, r2
 8008202:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008204:	697b      	ldr	r3, [r7, #20]
 8008206:	685a      	ldr	r2, [r3, #4]
 8008208:	4613      	mov	r3, r2
 800820a:	005b      	lsls	r3, r3, #1
 800820c:	4413      	add	r3, r2
 800820e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008210:	429a      	cmp	r2, r3
 8008212:	d305      	bcc.n	8008220 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008214:	697b      	ldr	r3, [r7, #20]
 8008216:	685b      	ldr	r3, [r3, #4]
 8008218:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800821a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800821c:	429a      	cmp	r2, r3
 800821e:	d903      	bls.n	8008228 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8008220:	2301      	movs	r3, #1
 8008222:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8008226:	e1c1      	b.n	80085ac <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008228:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800822a:	2200      	movs	r2, #0
 800822c:	60bb      	str	r3, [r7, #8]
 800822e:	60fa      	str	r2, [r7, #12]
 8008230:	697b      	ldr	r3, [r7, #20]
 8008232:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008234:	4a84      	ldr	r2, [pc, #528]	@ (8008448 <UART_SetConfig+0x930>)
 8008236:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800823a:	b29b      	uxth	r3, r3
 800823c:	2200      	movs	r2, #0
 800823e:	603b      	str	r3, [r7, #0]
 8008240:	607a      	str	r2, [r7, #4]
 8008242:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008246:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800824a:	f7f8 f8a1 	bl	8000390 <__aeabi_uldivmod>
 800824e:	4602      	mov	r2, r0
 8008250:	460b      	mov	r3, r1
 8008252:	4610      	mov	r0, r2
 8008254:	4619      	mov	r1, r3
 8008256:	f04f 0200 	mov.w	r2, #0
 800825a:	f04f 0300 	mov.w	r3, #0
 800825e:	020b      	lsls	r3, r1, #8
 8008260:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008264:	0202      	lsls	r2, r0, #8
 8008266:	6979      	ldr	r1, [r7, #20]
 8008268:	6849      	ldr	r1, [r1, #4]
 800826a:	0849      	lsrs	r1, r1, #1
 800826c:	2000      	movs	r0, #0
 800826e:	460c      	mov	r4, r1
 8008270:	4605      	mov	r5, r0
 8008272:	eb12 0804 	adds.w	r8, r2, r4
 8008276:	eb43 0905 	adc.w	r9, r3, r5
 800827a:	697b      	ldr	r3, [r7, #20]
 800827c:	685b      	ldr	r3, [r3, #4]
 800827e:	2200      	movs	r2, #0
 8008280:	469a      	mov	sl, r3
 8008282:	4693      	mov	fp, r2
 8008284:	4652      	mov	r2, sl
 8008286:	465b      	mov	r3, fp
 8008288:	4640      	mov	r0, r8
 800828a:	4649      	mov	r1, r9
 800828c:	f7f8 f880 	bl	8000390 <__aeabi_uldivmod>
 8008290:	4602      	mov	r2, r0
 8008292:	460b      	mov	r3, r1
 8008294:	4613      	mov	r3, r2
 8008296:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008298:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800829a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800829e:	d308      	bcc.n	80082b2 <UART_SetConfig+0x79a>
 80082a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80082a6:	d204      	bcs.n	80082b2 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 80082a8:	697b      	ldr	r3, [r7, #20]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80082ae:	60da      	str	r2, [r3, #12]
 80082b0:	e17c      	b.n	80085ac <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 80082b2:	2301      	movs	r3, #1
 80082b4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80082b8:	e178      	b.n	80085ac <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80082ba:	697b      	ldr	r3, [r7, #20]
 80082bc:	69db      	ldr	r3, [r3, #28]
 80082be:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80082c2:	f040 80c5 	bne.w	8008450 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 80082c6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80082ca:	2b20      	cmp	r3, #32
 80082cc:	dc48      	bgt.n	8008360 <UART_SetConfig+0x848>
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	db7b      	blt.n	80083ca <UART_SetConfig+0x8b2>
 80082d2:	2b20      	cmp	r3, #32
 80082d4:	d879      	bhi.n	80083ca <UART_SetConfig+0x8b2>
 80082d6:	a201      	add	r2, pc, #4	@ (adr r2, 80082dc <UART_SetConfig+0x7c4>)
 80082d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082dc:	08008367 	.word	0x08008367
 80082e0:	0800836f 	.word	0x0800836f
 80082e4:	080083cb 	.word	0x080083cb
 80082e8:	080083cb 	.word	0x080083cb
 80082ec:	08008377 	.word	0x08008377
 80082f0:	080083cb 	.word	0x080083cb
 80082f4:	080083cb 	.word	0x080083cb
 80082f8:	080083cb 	.word	0x080083cb
 80082fc:	08008387 	.word	0x08008387
 8008300:	080083cb 	.word	0x080083cb
 8008304:	080083cb 	.word	0x080083cb
 8008308:	080083cb 	.word	0x080083cb
 800830c:	080083cb 	.word	0x080083cb
 8008310:	080083cb 	.word	0x080083cb
 8008314:	080083cb 	.word	0x080083cb
 8008318:	080083cb 	.word	0x080083cb
 800831c:	08008397 	.word	0x08008397
 8008320:	080083cb 	.word	0x080083cb
 8008324:	080083cb 	.word	0x080083cb
 8008328:	080083cb 	.word	0x080083cb
 800832c:	080083cb 	.word	0x080083cb
 8008330:	080083cb 	.word	0x080083cb
 8008334:	080083cb 	.word	0x080083cb
 8008338:	080083cb 	.word	0x080083cb
 800833c:	080083cb 	.word	0x080083cb
 8008340:	080083cb 	.word	0x080083cb
 8008344:	080083cb 	.word	0x080083cb
 8008348:	080083cb 	.word	0x080083cb
 800834c:	080083cb 	.word	0x080083cb
 8008350:	080083cb 	.word	0x080083cb
 8008354:	080083cb 	.word	0x080083cb
 8008358:	080083cb 	.word	0x080083cb
 800835c:	080083bd 	.word	0x080083bd
 8008360:	2b40      	cmp	r3, #64	@ 0x40
 8008362:	d02e      	beq.n	80083c2 <UART_SetConfig+0x8aa>
 8008364:	e031      	b.n	80083ca <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008366:	f7fc fae7 	bl	8004938 <HAL_RCC_GetPCLK1Freq>
 800836a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800836c:	e033      	b.n	80083d6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800836e:	f7fc faf9 	bl	8004964 <HAL_RCC_GetPCLK2Freq>
 8008372:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008374:	e02f      	b.n	80083d6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008376:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800837a:	4618      	mov	r0, r3
 800837c:	f7fd fd6a 	bl	8005e54 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008380:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008382:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008384:	e027      	b.n	80083d6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008386:	f107 0318 	add.w	r3, r7, #24
 800838a:	4618      	mov	r0, r3
 800838c:	f7fd feb6 	bl	80060fc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008390:	69fb      	ldr	r3, [r7, #28]
 8008392:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008394:	e01f      	b.n	80083d6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008396:	4b2d      	ldr	r3, [pc, #180]	@ (800844c <UART_SetConfig+0x934>)
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	f003 0320 	and.w	r3, r3, #32
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d009      	beq.n	80083b6 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80083a2:	4b2a      	ldr	r3, [pc, #168]	@ (800844c <UART_SetConfig+0x934>)
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	08db      	lsrs	r3, r3, #3
 80083a8:	f003 0303 	and.w	r3, r3, #3
 80083ac:	4a24      	ldr	r2, [pc, #144]	@ (8008440 <UART_SetConfig+0x928>)
 80083ae:	fa22 f303 	lsr.w	r3, r2, r3
 80083b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80083b4:	e00f      	b.n	80083d6 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80083b6:	4b22      	ldr	r3, [pc, #136]	@ (8008440 <UART_SetConfig+0x928>)
 80083b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80083ba:	e00c      	b.n	80083d6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80083bc:	4b21      	ldr	r3, [pc, #132]	@ (8008444 <UART_SetConfig+0x92c>)
 80083be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80083c0:	e009      	b.n	80083d6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80083c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80083c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80083c8:	e005      	b.n	80083d6 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80083ca:	2300      	movs	r3, #0
 80083cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80083ce:	2301      	movs	r3, #1
 80083d0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80083d4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80083d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80083d8:	2b00      	cmp	r3, #0
 80083da:	f000 80e7 	beq.w	80085ac <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80083de:	697b      	ldr	r3, [r7, #20]
 80083e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083e2:	4a19      	ldr	r2, [pc, #100]	@ (8008448 <UART_SetConfig+0x930>)
 80083e4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80083e8:	461a      	mov	r2, r3
 80083ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80083ec:	fbb3 f3f2 	udiv	r3, r3, r2
 80083f0:	005a      	lsls	r2, r3, #1
 80083f2:	697b      	ldr	r3, [r7, #20]
 80083f4:	685b      	ldr	r3, [r3, #4]
 80083f6:	085b      	lsrs	r3, r3, #1
 80083f8:	441a      	add	r2, r3
 80083fa:	697b      	ldr	r3, [r7, #20]
 80083fc:	685b      	ldr	r3, [r3, #4]
 80083fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8008402:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008404:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008406:	2b0f      	cmp	r3, #15
 8008408:	d916      	bls.n	8008438 <UART_SetConfig+0x920>
 800840a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800840c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008410:	d212      	bcs.n	8008438 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008412:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008414:	b29b      	uxth	r3, r3
 8008416:	f023 030f 	bic.w	r3, r3, #15
 800841a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800841c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800841e:	085b      	lsrs	r3, r3, #1
 8008420:	b29b      	uxth	r3, r3
 8008422:	f003 0307 	and.w	r3, r3, #7
 8008426:	b29a      	uxth	r2, r3
 8008428:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800842a:	4313      	orrs	r3, r2
 800842c:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800842e:	697b      	ldr	r3, [r7, #20]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8008434:	60da      	str	r2, [r3, #12]
 8008436:	e0b9      	b.n	80085ac <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8008438:	2301      	movs	r3, #1
 800843a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800843e:	e0b5      	b.n	80085ac <UART_SetConfig+0xa94>
 8008440:	03d09000 	.word	0x03d09000
 8008444:	003d0900 	.word	0x003d0900
 8008448:	0800d7f0 	.word	0x0800d7f0
 800844c:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8008450:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008454:	2b20      	cmp	r3, #32
 8008456:	dc49      	bgt.n	80084ec <UART_SetConfig+0x9d4>
 8008458:	2b00      	cmp	r3, #0
 800845a:	db7c      	blt.n	8008556 <UART_SetConfig+0xa3e>
 800845c:	2b20      	cmp	r3, #32
 800845e:	d87a      	bhi.n	8008556 <UART_SetConfig+0xa3e>
 8008460:	a201      	add	r2, pc, #4	@ (adr r2, 8008468 <UART_SetConfig+0x950>)
 8008462:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008466:	bf00      	nop
 8008468:	080084f3 	.word	0x080084f3
 800846c:	080084fb 	.word	0x080084fb
 8008470:	08008557 	.word	0x08008557
 8008474:	08008557 	.word	0x08008557
 8008478:	08008503 	.word	0x08008503
 800847c:	08008557 	.word	0x08008557
 8008480:	08008557 	.word	0x08008557
 8008484:	08008557 	.word	0x08008557
 8008488:	08008513 	.word	0x08008513
 800848c:	08008557 	.word	0x08008557
 8008490:	08008557 	.word	0x08008557
 8008494:	08008557 	.word	0x08008557
 8008498:	08008557 	.word	0x08008557
 800849c:	08008557 	.word	0x08008557
 80084a0:	08008557 	.word	0x08008557
 80084a4:	08008557 	.word	0x08008557
 80084a8:	08008523 	.word	0x08008523
 80084ac:	08008557 	.word	0x08008557
 80084b0:	08008557 	.word	0x08008557
 80084b4:	08008557 	.word	0x08008557
 80084b8:	08008557 	.word	0x08008557
 80084bc:	08008557 	.word	0x08008557
 80084c0:	08008557 	.word	0x08008557
 80084c4:	08008557 	.word	0x08008557
 80084c8:	08008557 	.word	0x08008557
 80084cc:	08008557 	.word	0x08008557
 80084d0:	08008557 	.word	0x08008557
 80084d4:	08008557 	.word	0x08008557
 80084d8:	08008557 	.word	0x08008557
 80084dc:	08008557 	.word	0x08008557
 80084e0:	08008557 	.word	0x08008557
 80084e4:	08008557 	.word	0x08008557
 80084e8:	08008549 	.word	0x08008549
 80084ec:	2b40      	cmp	r3, #64	@ 0x40
 80084ee:	d02e      	beq.n	800854e <UART_SetConfig+0xa36>
 80084f0:	e031      	b.n	8008556 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80084f2:	f7fc fa21 	bl	8004938 <HAL_RCC_GetPCLK1Freq>
 80084f6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80084f8:	e033      	b.n	8008562 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80084fa:	f7fc fa33 	bl	8004964 <HAL_RCC_GetPCLK2Freq>
 80084fe:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008500:	e02f      	b.n	8008562 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008502:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008506:	4618      	mov	r0, r3
 8008508:	f7fd fca4 	bl	8005e54 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800850c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800850e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008510:	e027      	b.n	8008562 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008512:	f107 0318 	add.w	r3, r7, #24
 8008516:	4618      	mov	r0, r3
 8008518:	f7fd fdf0 	bl	80060fc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800851c:	69fb      	ldr	r3, [r7, #28]
 800851e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008520:	e01f      	b.n	8008562 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008522:	4b2d      	ldr	r3, [pc, #180]	@ (80085d8 <UART_SetConfig+0xac0>)
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	f003 0320 	and.w	r3, r3, #32
 800852a:	2b00      	cmp	r3, #0
 800852c:	d009      	beq.n	8008542 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800852e:	4b2a      	ldr	r3, [pc, #168]	@ (80085d8 <UART_SetConfig+0xac0>)
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	08db      	lsrs	r3, r3, #3
 8008534:	f003 0303 	and.w	r3, r3, #3
 8008538:	4a28      	ldr	r2, [pc, #160]	@ (80085dc <UART_SetConfig+0xac4>)
 800853a:	fa22 f303 	lsr.w	r3, r2, r3
 800853e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008540:	e00f      	b.n	8008562 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8008542:	4b26      	ldr	r3, [pc, #152]	@ (80085dc <UART_SetConfig+0xac4>)
 8008544:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008546:	e00c      	b.n	8008562 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008548:	4b25      	ldr	r3, [pc, #148]	@ (80085e0 <UART_SetConfig+0xac8>)
 800854a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800854c:	e009      	b.n	8008562 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800854e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008552:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008554:	e005      	b.n	8008562 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8008556:	2300      	movs	r3, #0
 8008558:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800855a:	2301      	movs	r3, #1
 800855c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008560:	bf00      	nop
    }

    if (pclk != 0U)
 8008562:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008564:	2b00      	cmp	r3, #0
 8008566:	d021      	beq.n	80085ac <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008568:	697b      	ldr	r3, [r7, #20]
 800856a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800856c:	4a1d      	ldr	r2, [pc, #116]	@ (80085e4 <UART_SetConfig+0xacc>)
 800856e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008572:	461a      	mov	r2, r3
 8008574:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008576:	fbb3 f2f2 	udiv	r2, r3, r2
 800857a:	697b      	ldr	r3, [r7, #20]
 800857c:	685b      	ldr	r3, [r3, #4]
 800857e:	085b      	lsrs	r3, r3, #1
 8008580:	441a      	add	r2, r3
 8008582:	697b      	ldr	r3, [r7, #20]
 8008584:	685b      	ldr	r3, [r3, #4]
 8008586:	fbb2 f3f3 	udiv	r3, r2, r3
 800858a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800858c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800858e:	2b0f      	cmp	r3, #15
 8008590:	d909      	bls.n	80085a6 <UART_SetConfig+0xa8e>
 8008592:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008594:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008598:	d205      	bcs.n	80085a6 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800859a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800859c:	b29a      	uxth	r2, r3
 800859e:	697b      	ldr	r3, [r7, #20]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	60da      	str	r2, [r3, #12]
 80085a4:	e002      	b.n	80085ac <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80085a6:	2301      	movs	r3, #1
 80085a8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80085ac:	697b      	ldr	r3, [r7, #20]
 80085ae:	2201      	movs	r2, #1
 80085b0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80085b4:	697b      	ldr	r3, [r7, #20]
 80085b6:	2201      	movs	r2, #1
 80085b8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80085bc:	697b      	ldr	r3, [r7, #20]
 80085be:	2200      	movs	r2, #0
 80085c0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80085c2:	697b      	ldr	r3, [r7, #20]
 80085c4:	2200      	movs	r2, #0
 80085c6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80085c8:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 80085cc:	4618      	mov	r0, r3
 80085ce:	3748      	adds	r7, #72	@ 0x48
 80085d0:	46bd      	mov	sp, r7
 80085d2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80085d6:	bf00      	nop
 80085d8:	58024400 	.word	0x58024400
 80085dc:	03d09000 	.word	0x03d09000
 80085e0:	003d0900 	.word	0x003d0900
 80085e4:	0800d7f0 	.word	0x0800d7f0

080085e8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80085e8:	b480      	push	{r7}
 80085ea:	b083      	sub	sp, #12
 80085ec:	af00      	add	r7, sp, #0
 80085ee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085f4:	f003 0308 	and.w	r3, r3, #8
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d00a      	beq.n	8008612 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	685b      	ldr	r3, [r3, #4]
 8008602:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	430a      	orrs	r2, r1
 8008610:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008616:	f003 0301 	and.w	r3, r3, #1
 800861a:	2b00      	cmp	r3, #0
 800861c:	d00a      	beq.n	8008634 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	685b      	ldr	r3, [r3, #4]
 8008624:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	430a      	orrs	r2, r1
 8008632:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008638:	f003 0302 	and.w	r3, r3, #2
 800863c:	2b00      	cmp	r3, #0
 800863e:	d00a      	beq.n	8008656 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	685b      	ldr	r3, [r3, #4]
 8008646:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	430a      	orrs	r2, r1
 8008654:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800865a:	f003 0304 	and.w	r3, r3, #4
 800865e:	2b00      	cmp	r3, #0
 8008660:	d00a      	beq.n	8008678 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	685b      	ldr	r3, [r3, #4]
 8008668:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	430a      	orrs	r2, r1
 8008676:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800867c:	f003 0310 	and.w	r3, r3, #16
 8008680:	2b00      	cmp	r3, #0
 8008682:	d00a      	beq.n	800869a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	689b      	ldr	r3, [r3, #8]
 800868a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	430a      	orrs	r2, r1
 8008698:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800869e:	f003 0320 	and.w	r3, r3, #32
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d00a      	beq.n	80086bc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	689b      	ldr	r3, [r3, #8]
 80086ac:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	430a      	orrs	r2, r1
 80086ba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d01a      	beq.n	80086fe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	685b      	ldr	r3, [r3, #4]
 80086ce:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	430a      	orrs	r2, r1
 80086dc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80086e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80086e6:	d10a      	bne.n	80086fe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	685b      	ldr	r3, [r3, #4]
 80086ee:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	430a      	orrs	r2, r1
 80086fc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008702:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008706:	2b00      	cmp	r3, #0
 8008708:	d00a      	beq.n	8008720 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	685b      	ldr	r3, [r3, #4]
 8008710:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	430a      	orrs	r2, r1
 800871e:	605a      	str	r2, [r3, #4]
  }
}
 8008720:	bf00      	nop
 8008722:	370c      	adds	r7, #12
 8008724:	46bd      	mov	sp, r7
 8008726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800872a:	4770      	bx	lr

0800872c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800872c:	b580      	push	{r7, lr}
 800872e:	b098      	sub	sp, #96	@ 0x60
 8008730:	af02      	add	r7, sp, #8
 8008732:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	2200      	movs	r2, #0
 8008738:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800873c:	f7f9 fea6 	bl	800248c <HAL_GetTick>
 8008740:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	f003 0308 	and.w	r3, r3, #8
 800874c:	2b08      	cmp	r3, #8
 800874e:	d12f      	bne.n	80087b0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008750:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008754:	9300      	str	r3, [sp, #0]
 8008756:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008758:	2200      	movs	r2, #0
 800875a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800875e:	6878      	ldr	r0, [r7, #4]
 8008760:	f000 f88e 	bl	8008880 <UART_WaitOnFlagUntilTimeout>
 8008764:	4603      	mov	r3, r0
 8008766:	2b00      	cmp	r3, #0
 8008768:	d022      	beq.n	80087b0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008770:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008772:	e853 3f00 	ldrex	r3, [r3]
 8008776:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008778:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800877a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800877e:	653b      	str	r3, [r7, #80]	@ 0x50
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	461a      	mov	r2, r3
 8008786:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008788:	647b      	str	r3, [r7, #68]	@ 0x44
 800878a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800878c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800878e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008790:	e841 2300 	strex	r3, r2, [r1]
 8008794:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008796:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008798:	2b00      	cmp	r3, #0
 800879a:	d1e6      	bne.n	800876a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	2220      	movs	r2, #32
 80087a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	2200      	movs	r2, #0
 80087a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80087ac:	2303      	movs	r3, #3
 80087ae:	e063      	b.n	8008878 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	f003 0304 	and.w	r3, r3, #4
 80087ba:	2b04      	cmp	r3, #4
 80087bc:	d149      	bne.n	8008852 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80087be:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80087c2:	9300      	str	r3, [sp, #0]
 80087c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80087c6:	2200      	movs	r2, #0
 80087c8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80087cc:	6878      	ldr	r0, [r7, #4]
 80087ce:	f000 f857 	bl	8008880 <UART_WaitOnFlagUntilTimeout>
 80087d2:	4603      	mov	r3, r0
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d03c      	beq.n	8008852 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087e0:	e853 3f00 	ldrex	r3, [r3]
 80087e4:	623b      	str	r3, [r7, #32]
   return(result);
 80087e6:	6a3b      	ldr	r3, [r7, #32]
 80087e8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80087ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	461a      	mov	r2, r3
 80087f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80087f6:	633b      	str	r3, [r7, #48]	@ 0x30
 80087f8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80087fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80087fe:	e841 2300 	strex	r3, r2, [r1]
 8008802:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008804:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008806:	2b00      	cmp	r3, #0
 8008808:	d1e6      	bne.n	80087d8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	3308      	adds	r3, #8
 8008810:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008812:	693b      	ldr	r3, [r7, #16]
 8008814:	e853 3f00 	ldrex	r3, [r3]
 8008818:	60fb      	str	r3, [r7, #12]
   return(result);
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	f023 0301 	bic.w	r3, r3, #1
 8008820:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	3308      	adds	r3, #8
 8008828:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800882a:	61fa      	str	r2, [r7, #28]
 800882c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800882e:	69b9      	ldr	r1, [r7, #24]
 8008830:	69fa      	ldr	r2, [r7, #28]
 8008832:	e841 2300 	strex	r3, r2, [r1]
 8008836:	617b      	str	r3, [r7, #20]
   return(result);
 8008838:	697b      	ldr	r3, [r7, #20]
 800883a:	2b00      	cmp	r3, #0
 800883c:	d1e5      	bne.n	800880a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	2220      	movs	r2, #32
 8008842:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	2200      	movs	r2, #0
 800884a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800884e:	2303      	movs	r3, #3
 8008850:	e012      	b.n	8008878 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	2220      	movs	r2, #32
 8008856:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	2220      	movs	r2, #32
 800885e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	2200      	movs	r2, #0
 8008866:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	2200      	movs	r2, #0
 800886c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	2200      	movs	r2, #0
 8008872:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008876:	2300      	movs	r3, #0
}
 8008878:	4618      	mov	r0, r3
 800887a:	3758      	adds	r7, #88	@ 0x58
 800887c:	46bd      	mov	sp, r7
 800887e:	bd80      	pop	{r7, pc}

08008880 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008880:	b580      	push	{r7, lr}
 8008882:	b084      	sub	sp, #16
 8008884:	af00      	add	r7, sp, #0
 8008886:	60f8      	str	r0, [r7, #12]
 8008888:	60b9      	str	r1, [r7, #8]
 800888a:	603b      	str	r3, [r7, #0]
 800888c:	4613      	mov	r3, r2
 800888e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008890:	e04f      	b.n	8008932 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008892:	69bb      	ldr	r3, [r7, #24]
 8008894:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008898:	d04b      	beq.n	8008932 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800889a:	f7f9 fdf7 	bl	800248c <HAL_GetTick>
 800889e:	4602      	mov	r2, r0
 80088a0:	683b      	ldr	r3, [r7, #0]
 80088a2:	1ad3      	subs	r3, r2, r3
 80088a4:	69ba      	ldr	r2, [r7, #24]
 80088a6:	429a      	cmp	r2, r3
 80088a8:	d302      	bcc.n	80088b0 <UART_WaitOnFlagUntilTimeout+0x30>
 80088aa:	69bb      	ldr	r3, [r7, #24]
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d101      	bne.n	80088b4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80088b0:	2303      	movs	r3, #3
 80088b2:	e04e      	b.n	8008952 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	f003 0304 	and.w	r3, r3, #4
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d037      	beq.n	8008932 <UART_WaitOnFlagUntilTimeout+0xb2>
 80088c2:	68bb      	ldr	r3, [r7, #8]
 80088c4:	2b80      	cmp	r3, #128	@ 0x80
 80088c6:	d034      	beq.n	8008932 <UART_WaitOnFlagUntilTimeout+0xb2>
 80088c8:	68bb      	ldr	r3, [r7, #8]
 80088ca:	2b40      	cmp	r3, #64	@ 0x40
 80088cc:	d031      	beq.n	8008932 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	69db      	ldr	r3, [r3, #28]
 80088d4:	f003 0308 	and.w	r3, r3, #8
 80088d8:	2b08      	cmp	r3, #8
 80088da:	d110      	bne.n	80088fe <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	2208      	movs	r2, #8
 80088e2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80088e4:	68f8      	ldr	r0, [r7, #12]
 80088e6:	f000 f839 	bl	800895c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	2208      	movs	r2, #8
 80088ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	2200      	movs	r2, #0
 80088f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80088fa:	2301      	movs	r3, #1
 80088fc:	e029      	b.n	8008952 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	69db      	ldr	r3, [r3, #28]
 8008904:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008908:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800890c:	d111      	bne.n	8008932 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008916:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008918:	68f8      	ldr	r0, [r7, #12]
 800891a:	f000 f81f 	bl	800895c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	2220      	movs	r2, #32
 8008922:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	2200      	movs	r2, #0
 800892a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800892e:	2303      	movs	r3, #3
 8008930:	e00f      	b.n	8008952 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	69da      	ldr	r2, [r3, #28]
 8008938:	68bb      	ldr	r3, [r7, #8]
 800893a:	4013      	ands	r3, r2
 800893c:	68ba      	ldr	r2, [r7, #8]
 800893e:	429a      	cmp	r2, r3
 8008940:	bf0c      	ite	eq
 8008942:	2301      	moveq	r3, #1
 8008944:	2300      	movne	r3, #0
 8008946:	b2db      	uxtb	r3, r3
 8008948:	461a      	mov	r2, r3
 800894a:	79fb      	ldrb	r3, [r7, #7]
 800894c:	429a      	cmp	r2, r3
 800894e:	d0a0      	beq.n	8008892 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008950:	2300      	movs	r3, #0
}
 8008952:	4618      	mov	r0, r3
 8008954:	3710      	adds	r7, #16
 8008956:	46bd      	mov	sp, r7
 8008958:	bd80      	pop	{r7, pc}
	...

0800895c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800895c:	b480      	push	{r7}
 800895e:	b095      	sub	sp, #84	@ 0x54
 8008960:	af00      	add	r7, sp, #0
 8008962:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800896a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800896c:	e853 3f00 	ldrex	r3, [r3]
 8008970:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008972:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008974:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008978:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	461a      	mov	r2, r3
 8008980:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008982:	643b      	str	r3, [r7, #64]	@ 0x40
 8008984:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008986:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008988:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800898a:	e841 2300 	strex	r3, r2, [r1]
 800898e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008990:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008992:	2b00      	cmp	r3, #0
 8008994:	d1e6      	bne.n	8008964 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	3308      	adds	r3, #8
 800899c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800899e:	6a3b      	ldr	r3, [r7, #32]
 80089a0:	e853 3f00 	ldrex	r3, [r3]
 80089a4:	61fb      	str	r3, [r7, #28]
   return(result);
 80089a6:	69fa      	ldr	r2, [r7, #28]
 80089a8:	4b1e      	ldr	r3, [pc, #120]	@ (8008a24 <UART_EndRxTransfer+0xc8>)
 80089aa:	4013      	ands	r3, r2
 80089ac:	64bb      	str	r3, [r7, #72]	@ 0x48
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	3308      	adds	r3, #8
 80089b4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80089b6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80089b8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089ba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80089bc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80089be:	e841 2300 	strex	r3, r2, [r1]
 80089c2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80089c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d1e5      	bne.n	8008996 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80089ce:	2b01      	cmp	r3, #1
 80089d0:	d118      	bne.n	8008a04 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	e853 3f00 	ldrex	r3, [r3]
 80089de:	60bb      	str	r3, [r7, #8]
   return(result);
 80089e0:	68bb      	ldr	r3, [r7, #8]
 80089e2:	f023 0310 	bic.w	r3, r3, #16
 80089e6:	647b      	str	r3, [r7, #68]	@ 0x44
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	461a      	mov	r2, r3
 80089ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80089f0:	61bb      	str	r3, [r7, #24]
 80089f2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089f4:	6979      	ldr	r1, [r7, #20]
 80089f6:	69ba      	ldr	r2, [r7, #24]
 80089f8:	e841 2300 	strex	r3, r2, [r1]
 80089fc:	613b      	str	r3, [r7, #16]
   return(result);
 80089fe:	693b      	ldr	r3, [r7, #16]
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d1e6      	bne.n	80089d2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	2220      	movs	r2, #32
 8008a08:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	2200      	movs	r2, #0
 8008a10:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	2200      	movs	r2, #0
 8008a16:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008a18:	bf00      	nop
 8008a1a:	3754      	adds	r7, #84	@ 0x54
 8008a1c:	46bd      	mov	sp, r7
 8008a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a22:	4770      	bx	lr
 8008a24:	effffffe 	.word	0xeffffffe

08008a28 <__NVIC_SetPriority>:
{
 8008a28:	b480      	push	{r7}
 8008a2a:	b083      	sub	sp, #12
 8008a2c:	af00      	add	r7, sp, #0
 8008a2e:	4603      	mov	r3, r0
 8008a30:	6039      	str	r1, [r7, #0]
 8008a32:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8008a34:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	db0a      	blt.n	8008a52 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008a3c:	683b      	ldr	r3, [r7, #0]
 8008a3e:	b2da      	uxtb	r2, r3
 8008a40:	490c      	ldr	r1, [pc, #48]	@ (8008a74 <__NVIC_SetPriority+0x4c>)
 8008a42:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008a46:	0112      	lsls	r2, r2, #4
 8008a48:	b2d2      	uxtb	r2, r2
 8008a4a:	440b      	add	r3, r1
 8008a4c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8008a50:	e00a      	b.n	8008a68 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008a52:	683b      	ldr	r3, [r7, #0]
 8008a54:	b2da      	uxtb	r2, r3
 8008a56:	4908      	ldr	r1, [pc, #32]	@ (8008a78 <__NVIC_SetPriority+0x50>)
 8008a58:	88fb      	ldrh	r3, [r7, #6]
 8008a5a:	f003 030f 	and.w	r3, r3, #15
 8008a5e:	3b04      	subs	r3, #4
 8008a60:	0112      	lsls	r2, r2, #4
 8008a62:	b2d2      	uxtb	r2, r2
 8008a64:	440b      	add	r3, r1
 8008a66:	761a      	strb	r2, [r3, #24]
}
 8008a68:	bf00      	nop
 8008a6a:	370c      	adds	r7, #12
 8008a6c:	46bd      	mov	sp, r7
 8008a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a72:	4770      	bx	lr
 8008a74:	e000e100 	.word	0xe000e100
 8008a78:	e000ed00 	.word	0xe000ed00

08008a7c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8008a7c:	b580      	push	{r7, lr}
 8008a7e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8008a80:	4b05      	ldr	r3, [pc, #20]	@ (8008a98 <SysTick_Handler+0x1c>)
 8008a82:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8008a84:	f002 fa04 	bl	800ae90 <xTaskGetSchedulerState>
 8008a88:	4603      	mov	r3, r0
 8008a8a:	2b01      	cmp	r3, #1
 8008a8c:	d001      	beq.n	8008a92 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8008a8e:	f003 f8fb 	bl	800bc88 <xPortSysTickHandler>
  }
}
 8008a92:	bf00      	nop
 8008a94:	bd80      	pop	{r7, pc}
 8008a96:	bf00      	nop
 8008a98:	e000e010 	.word	0xe000e010

08008a9c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8008a9c:	b580      	push	{r7, lr}
 8008a9e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8008aa0:	2100      	movs	r1, #0
 8008aa2:	f06f 0004 	mvn.w	r0, #4
 8008aa6:	f7ff ffbf 	bl	8008a28 <__NVIC_SetPriority>
#endif
}
 8008aaa:	bf00      	nop
 8008aac:	bd80      	pop	{r7, pc}
	...

08008ab0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8008ab0:	b480      	push	{r7}
 8008ab2:	b083      	sub	sp, #12
 8008ab4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008ab6:	f3ef 8305 	mrs	r3, IPSR
 8008aba:	603b      	str	r3, [r7, #0]
  return(result);
 8008abc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d003      	beq.n	8008aca <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8008ac2:	f06f 0305 	mvn.w	r3, #5
 8008ac6:	607b      	str	r3, [r7, #4]
 8008ac8:	e00c      	b.n	8008ae4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8008aca:	4b0a      	ldr	r3, [pc, #40]	@ (8008af4 <osKernelInitialize+0x44>)
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d105      	bne.n	8008ade <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8008ad2:	4b08      	ldr	r3, [pc, #32]	@ (8008af4 <osKernelInitialize+0x44>)
 8008ad4:	2201      	movs	r2, #1
 8008ad6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008ad8:	2300      	movs	r3, #0
 8008ada:	607b      	str	r3, [r7, #4]
 8008adc:	e002      	b.n	8008ae4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8008ade:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008ae2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008ae4:	687b      	ldr	r3, [r7, #4]
}
 8008ae6:	4618      	mov	r0, r3
 8008ae8:	370c      	adds	r7, #12
 8008aea:	46bd      	mov	sp, r7
 8008aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af0:	4770      	bx	lr
 8008af2:	bf00      	nop
 8008af4:	24000560 	.word	0x24000560

08008af8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008af8:	b580      	push	{r7, lr}
 8008afa:	b082      	sub	sp, #8
 8008afc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008afe:	f3ef 8305 	mrs	r3, IPSR
 8008b02:	603b      	str	r3, [r7, #0]
  return(result);
 8008b04:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d003      	beq.n	8008b12 <osKernelStart+0x1a>
    stat = osErrorISR;
 8008b0a:	f06f 0305 	mvn.w	r3, #5
 8008b0e:	607b      	str	r3, [r7, #4]
 8008b10:	e010      	b.n	8008b34 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8008b12:	4b0b      	ldr	r3, [pc, #44]	@ (8008b40 <osKernelStart+0x48>)
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	2b01      	cmp	r3, #1
 8008b18:	d109      	bne.n	8008b2e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8008b1a:	f7ff ffbf 	bl	8008a9c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8008b1e:	4b08      	ldr	r3, [pc, #32]	@ (8008b40 <osKernelStart+0x48>)
 8008b20:	2202      	movs	r2, #2
 8008b22:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008b24:	f001 fd56 	bl	800a5d4 <vTaskStartScheduler>
      stat = osOK;
 8008b28:	2300      	movs	r3, #0
 8008b2a:	607b      	str	r3, [r7, #4]
 8008b2c:	e002      	b.n	8008b34 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8008b2e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008b32:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008b34:	687b      	ldr	r3, [r7, #4]
}
 8008b36:	4618      	mov	r0, r3
 8008b38:	3708      	adds	r7, #8
 8008b3a:	46bd      	mov	sp, r7
 8008b3c:	bd80      	pop	{r7, pc}
 8008b3e:	bf00      	nop
 8008b40:	24000560 	.word	0x24000560

08008b44 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008b44:	b580      	push	{r7, lr}
 8008b46:	b08e      	sub	sp, #56	@ 0x38
 8008b48:	af04      	add	r7, sp, #16
 8008b4a:	60f8      	str	r0, [r7, #12]
 8008b4c:	60b9      	str	r1, [r7, #8]
 8008b4e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8008b50:	2300      	movs	r3, #0
 8008b52:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008b54:	f3ef 8305 	mrs	r3, IPSR
 8008b58:	617b      	str	r3, [r7, #20]
  return(result);
 8008b5a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d17e      	bne.n	8008c5e <osThreadNew+0x11a>
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d07b      	beq.n	8008c5e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8008b66:	2380      	movs	r3, #128	@ 0x80
 8008b68:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8008b6a:	2318      	movs	r3, #24
 8008b6c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8008b6e:	2300      	movs	r3, #0
 8008b70:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8008b72:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008b76:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d045      	beq.n	8008c0a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d002      	beq.n	8008b8c <osThreadNew+0x48>
        name = attr->name;
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	699b      	ldr	r3, [r3, #24]
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d002      	beq.n	8008b9a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	699b      	ldr	r3, [r3, #24]
 8008b98:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008b9a:	69fb      	ldr	r3, [r7, #28]
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d008      	beq.n	8008bb2 <osThreadNew+0x6e>
 8008ba0:	69fb      	ldr	r3, [r7, #28]
 8008ba2:	2b38      	cmp	r3, #56	@ 0x38
 8008ba4:	d805      	bhi.n	8008bb2 <osThreadNew+0x6e>
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	685b      	ldr	r3, [r3, #4]
 8008baa:	f003 0301 	and.w	r3, r3, #1
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d001      	beq.n	8008bb6 <osThreadNew+0x72>
        return (NULL);
 8008bb2:	2300      	movs	r3, #0
 8008bb4:	e054      	b.n	8008c60 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	695b      	ldr	r3, [r3, #20]
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d003      	beq.n	8008bc6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	695b      	ldr	r3, [r3, #20]
 8008bc2:	089b      	lsrs	r3, r3, #2
 8008bc4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	689b      	ldr	r3, [r3, #8]
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d00e      	beq.n	8008bec <osThreadNew+0xa8>
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	68db      	ldr	r3, [r3, #12]
 8008bd2:	2b5b      	cmp	r3, #91	@ 0x5b
 8008bd4:	d90a      	bls.n	8008bec <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d006      	beq.n	8008bec <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	695b      	ldr	r3, [r3, #20]
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d002      	beq.n	8008bec <osThreadNew+0xa8>
        mem = 1;
 8008be6:	2301      	movs	r3, #1
 8008be8:	61bb      	str	r3, [r7, #24]
 8008bea:	e010      	b.n	8008c0e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	689b      	ldr	r3, [r3, #8]
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d10c      	bne.n	8008c0e <osThreadNew+0xca>
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	68db      	ldr	r3, [r3, #12]
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d108      	bne.n	8008c0e <osThreadNew+0xca>
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	691b      	ldr	r3, [r3, #16]
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d104      	bne.n	8008c0e <osThreadNew+0xca>
          mem = 0;
 8008c04:	2300      	movs	r3, #0
 8008c06:	61bb      	str	r3, [r7, #24]
 8008c08:	e001      	b.n	8008c0e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8008c0a:	2300      	movs	r3, #0
 8008c0c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8008c0e:	69bb      	ldr	r3, [r7, #24]
 8008c10:	2b01      	cmp	r3, #1
 8008c12:	d110      	bne.n	8008c36 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8008c18:	687a      	ldr	r2, [r7, #4]
 8008c1a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008c1c:	9202      	str	r2, [sp, #8]
 8008c1e:	9301      	str	r3, [sp, #4]
 8008c20:	69fb      	ldr	r3, [r7, #28]
 8008c22:	9300      	str	r3, [sp, #0]
 8008c24:	68bb      	ldr	r3, [r7, #8]
 8008c26:	6a3a      	ldr	r2, [r7, #32]
 8008c28:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008c2a:	68f8      	ldr	r0, [r7, #12]
 8008c2c:	f001 faf6 	bl	800a21c <xTaskCreateStatic>
 8008c30:	4603      	mov	r3, r0
 8008c32:	613b      	str	r3, [r7, #16]
 8008c34:	e013      	b.n	8008c5e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8008c36:	69bb      	ldr	r3, [r7, #24]
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d110      	bne.n	8008c5e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8008c3c:	6a3b      	ldr	r3, [r7, #32]
 8008c3e:	b29a      	uxth	r2, r3
 8008c40:	f107 0310 	add.w	r3, r7, #16
 8008c44:	9301      	str	r3, [sp, #4]
 8008c46:	69fb      	ldr	r3, [r7, #28]
 8008c48:	9300      	str	r3, [sp, #0]
 8008c4a:	68bb      	ldr	r3, [r7, #8]
 8008c4c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008c4e:	68f8      	ldr	r0, [r7, #12]
 8008c50:	f001 fb44 	bl	800a2dc <xTaskCreate>
 8008c54:	4603      	mov	r3, r0
 8008c56:	2b01      	cmp	r3, #1
 8008c58:	d001      	beq.n	8008c5e <osThreadNew+0x11a>
            hTask = NULL;
 8008c5a:	2300      	movs	r3, #0
 8008c5c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8008c5e:	693b      	ldr	r3, [r7, #16]
}
 8008c60:	4618      	mov	r0, r3
 8008c62:	3728      	adds	r7, #40	@ 0x28
 8008c64:	46bd      	mov	sp, r7
 8008c66:	bd80      	pop	{r7, pc}

08008c68 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8008c68:	b580      	push	{r7, lr}
 8008c6a:	b084      	sub	sp, #16
 8008c6c:	af00      	add	r7, sp, #0
 8008c6e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008c70:	f3ef 8305 	mrs	r3, IPSR
 8008c74:	60bb      	str	r3, [r7, #8]
  return(result);
 8008c76:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d003      	beq.n	8008c84 <osDelay+0x1c>
    stat = osErrorISR;
 8008c7c:	f06f 0305 	mvn.w	r3, #5
 8008c80:	60fb      	str	r3, [r7, #12]
 8008c82:	e007      	b.n	8008c94 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8008c84:	2300      	movs	r3, #0
 8008c86:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d002      	beq.n	8008c94 <osDelay+0x2c>
      vTaskDelay(ticks);
 8008c8e:	6878      	ldr	r0, [r7, #4]
 8008c90:	f001 fc6a 	bl	800a568 <vTaskDelay>
    }
  }

  return (stat);
 8008c94:	68fb      	ldr	r3, [r7, #12]
}
 8008c96:	4618      	mov	r0, r3
 8008c98:	3710      	adds	r7, #16
 8008c9a:	46bd      	mov	sp, r7
 8008c9c:	bd80      	pop	{r7, pc}

08008c9e <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8008c9e:	b580      	push	{r7, lr}
 8008ca0:	b088      	sub	sp, #32
 8008ca2:	af00      	add	r7, sp, #0
 8008ca4:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8008ca6:	2300      	movs	r3, #0
 8008ca8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008caa:	f3ef 8305 	mrs	r3, IPSR
 8008cae:	60bb      	str	r3, [r7, #8]
  return(result);
 8008cb0:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d174      	bne.n	8008da0 <osMutexNew+0x102>
    if (attr != NULL) {
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d003      	beq.n	8008cc4 <osMutexNew+0x26>
      type = attr->attr_bits;
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	685b      	ldr	r3, [r3, #4]
 8008cc0:	61bb      	str	r3, [r7, #24]
 8008cc2:	e001      	b.n	8008cc8 <osMutexNew+0x2a>
    } else {
      type = 0U;
 8008cc4:	2300      	movs	r3, #0
 8008cc6:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8008cc8:	69bb      	ldr	r3, [r7, #24]
 8008cca:	f003 0301 	and.w	r3, r3, #1
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d002      	beq.n	8008cd8 <osMutexNew+0x3a>
      rmtx = 1U;
 8008cd2:	2301      	movs	r3, #1
 8008cd4:	617b      	str	r3, [r7, #20]
 8008cd6:	e001      	b.n	8008cdc <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8008cd8:	2300      	movs	r3, #0
 8008cda:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8008cdc:	69bb      	ldr	r3, [r7, #24]
 8008cde:	f003 0308 	and.w	r3, r3, #8
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d15c      	bne.n	8008da0 <osMutexNew+0x102>
      mem = -1;
 8008ce6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008cea:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d015      	beq.n	8008d1e <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	689b      	ldr	r3, [r3, #8]
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d006      	beq.n	8008d08 <osMutexNew+0x6a>
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	68db      	ldr	r3, [r3, #12]
 8008cfe:	2b4f      	cmp	r3, #79	@ 0x4f
 8008d00:	d902      	bls.n	8008d08 <osMutexNew+0x6a>
          mem = 1;
 8008d02:	2301      	movs	r3, #1
 8008d04:	613b      	str	r3, [r7, #16]
 8008d06:	e00c      	b.n	8008d22 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	689b      	ldr	r3, [r3, #8]
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d108      	bne.n	8008d22 <osMutexNew+0x84>
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	68db      	ldr	r3, [r3, #12]
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d104      	bne.n	8008d22 <osMutexNew+0x84>
            mem = 0;
 8008d18:	2300      	movs	r3, #0
 8008d1a:	613b      	str	r3, [r7, #16]
 8008d1c:	e001      	b.n	8008d22 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8008d1e:	2300      	movs	r3, #0
 8008d20:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8008d22:	693b      	ldr	r3, [r7, #16]
 8008d24:	2b01      	cmp	r3, #1
 8008d26:	d112      	bne.n	8008d4e <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8008d28:	697b      	ldr	r3, [r7, #20]
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d007      	beq.n	8008d3e <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	689b      	ldr	r3, [r3, #8]
 8008d32:	4619      	mov	r1, r3
 8008d34:	2004      	movs	r0, #4
 8008d36:	f000 fc50 	bl	80095da <xQueueCreateMutexStatic>
 8008d3a:	61f8      	str	r0, [r7, #28]
 8008d3c:	e016      	b.n	8008d6c <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	689b      	ldr	r3, [r3, #8]
 8008d42:	4619      	mov	r1, r3
 8008d44:	2001      	movs	r0, #1
 8008d46:	f000 fc48 	bl	80095da <xQueueCreateMutexStatic>
 8008d4a:	61f8      	str	r0, [r7, #28]
 8008d4c:	e00e      	b.n	8008d6c <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8008d4e:	693b      	ldr	r3, [r7, #16]
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d10b      	bne.n	8008d6c <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8008d54:	697b      	ldr	r3, [r7, #20]
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d004      	beq.n	8008d64 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8008d5a:	2004      	movs	r0, #4
 8008d5c:	f000 fc25 	bl	80095aa <xQueueCreateMutex>
 8008d60:	61f8      	str	r0, [r7, #28]
 8008d62:	e003      	b.n	8008d6c <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8008d64:	2001      	movs	r0, #1
 8008d66:	f000 fc20 	bl	80095aa <xQueueCreateMutex>
 8008d6a:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8008d6c:	69fb      	ldr	r3, [r7, #28]
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d00c      	beq.n	8008d8c <osMutexNew+0xee>
        if (attr != NULL) {
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d003      	beq.n	8008d80 <osMutexNew+0xe2>
          name = attr->name;
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	60fb      	str	r3, [r7, #12]
 8008d7e:	e001      	b.n	8008d84 <osMutexNew+0xe6>
        } else {
          name = NULL;
 8008d80:	2300      	movs	r3, #0
 8008d82:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8008d84:	68f9      	ldr	r1, [r7, #12]
 8008d86:	69f8      	ldr	r0, [r7, #28]
 8008d88:	f001 f9ea 	bl	800a160 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8008d8c:	69fb      	ldr	r3, [r7, #28]
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d006      	beq.n	8008da0 <osMutexNew+0x102>
 8008d92:	697b      	ldr	r3, [r7, #20]
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d003      	beq.n	8008da0 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8008d98:	69fb      	ldr	r3, [r7, #28]
 8008d9a:	f043 0301 	orr.w	r3, r3, #1
 8008d9e:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8008da0:	69fb      	ldr	r3, [r7, #28]
}
 8008da2:	4618      	mov	r0, r3
 8008da4:	3720      	adds	r7, #32
 8008da6:	46bd      	mov	sp, r7
 8008da8:	bd80      	pop	{r7, pc}

08008daa <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8008daa:	b580      	push	{r7, lr}
 8008dac:	b086      	sub	sp, #24
 8008dae:	af00      	add	r7, sp, #0
 8008db0:	6078      	str	r0, [r7, #4]
 8008db2:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	f023 0301 	bic.w	r3, r3, #1
 8008dba:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	f003 0301 	and.w	r3, r3, #1
 8008dc2:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8008dc4:	2300      	movs	r3, #0
 8008dc6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008dc8:	f3ef 8305 	mrs	r3, IPSR
 8008dcc:	60bb      	str	r3, [r7, #8]
  return(result);
 8008dce:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d003      	beq.n	8008ddc <osMutexAcquire+0x32>
    stat = osErrorISR;
 8008dd4:	f06f 0305 	mvn.w	r3, #5
 8008dd8:	617b      	str	r3, [r7, #20]
 8008dda:	e02c      	b.n	8008e36 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8008ddc:	693b      	ldr	r3, [r7, #16]
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d103      	bne.n	8008dea <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8008de2:	f06f 0303 	mvn.w	r3, #3
 8008de6:	617b      	str	r3, [r7, #20]
 8008de8:	e025      	b.n	8008e36 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d011      	beq.n	8008e14 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8008df0:	6839      	ldr	r1, [r7, #0]
 8008df2:	6938      	ldr	r0, [r7, #16]
 8008df4:	f000 fc41 	bl	800967a <xQueueTakeMutexRecursive>
 8008df8:	4603      	mov	r3, r0
 8008dfa:	2b01      	cmp	r3, #1
 8008dfc:	d01b      	beq.n	8008e36 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8008dfe:	683b      	ldr	r3, [r7, #0]
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d003      	beq.n	8008e0c <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8008e04:	f06f 0301 	mvn.w	r3, #1
 8008e08:	617b      	str	r3, [r7, #20]
 8008e0a:	e014      	b.n	8008e36 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8008e0c:	f06f 0302 	mvn.w	r3, #2
 8008e10:	617b      	str	r3, [r7, #20]
 8008e12:	e010      	b.n	8008e36 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8008e14:	6839      	ldr	r1, [r7, #0]
 8008e16:	6938      	ldr	r0, [r7, #16]
 8008e18:	f000 fee8 	bl	8009bec <xQueueSemaphoreTake>
 8008e1c:	4603      	mov	r3, r0
 8008e1e:	2b01      	cmp	r3, #1
 8008e20:	d009      	beq.n	8008e36 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8008e22:	683b      	ldr	r3, [r7, #0]
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d003      	beq.n	8008e30 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8008e28:	f06f 0301 	mvn.w	r3, #1
 8008e2c:	617b      	str	r3, [r7, #20]
 8008e2e:	e002      	b.n	8008e36 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8008e30:	f06f 0302 	mvn.w	r3, #2
 8008e34:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8008e36:	697b      	ldr	r3, [r7, #20]
}
 8008e38:	4618      	mov	r0, r3
 8008e3a:	3718      	adds	r7, #24
 8008e3c:	46bd      	mov	sp, r7
 8008e3e:	bd80      	pop	{r7, pc}

08008e40 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8008e40:	b580      	push	{r7, lr}
 8008e42:	b086      	sub	sp, #24
 8008e44:	af00      	add	r7, sp, #0
 8008e46:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	f023 0301 	bic.w	r3, r3, #1
 8008e4e:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	f003 0301 	and.w	r3, r3, #1
 8008e56:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8008e58:	2300      	movs	r3, #0
 8008e5a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008e5c:	f3ef 8305 	mrs	r3, IPSR
 8008e60:	60bb      	str	r3, [r7, #8]
  return(result);
 8008e62:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d003      	beq.n	8008e70 <osMutexRelease+0x30>
    stat = osErrorISR;
 8008e68:	f06f 0305 	mvn.w	r3, #5
 8008e6c:	617b      	str	r3, [r7, #20]
 8008e6e:	e01f      	b.n	8008eb0 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8008e70:	693b      	ldr	r3, [r7, #16]
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d103      	bne.n	8008e7e <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8008e76:	f06f 0303 	mvn.w	r3, #3
 8008e7a:	617b      	str	r3, [r7, #20]
 8008e7c:	e018      	b.n	8008eb0 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d009      	beq.n	8008e98 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8008e84:	6938      	ldr	r0, [r7, #16]
 8008e86:	f000 fbc3 	bl	8009610 <xQueueGiveMutexRecursive>
 8008e8a:	4603      	mov	r3, r0
 8008e8c:	2b01      	cmp	r3, #1
 8008e8e:	d00f      	beq.n	8008eb0 <osMutexRelease+0x70>
        stat = osErrorResource;
 8008e90:	f06f 0302 	mvn.w	r3, #2
 8008e94:	617b      	str	r3, [r7, #20]
 8008e96:	e00b      	b.n	8008eb0 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8008e98:	2300      	movs	r3, #0
 8008e9a:	2200      	movs	r2, #0
 8008e9c:	2100      	movs	r1, #0
 8008e9e:	6938      	ldr	r0, [r7, #16]
 8008ea0:	f000 fc22 	bl	80096e8 <xQueueGenericSend>
 8008ea4:	4603      	mov	r3, r0
 8008ea6:	2b01      	cmp	r3, #1
 8008ea8:	d002      	beq.n	8008eb0 <osMutexRelease+0x70>
        stat = osErrorResource;
 8008eaa:	f06f 0302 	mvn.w	r3, #2
 8008eae:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8008eb0:	697b      	ldr	r3, [r7, #20]
}
 8008eb2:	4618      	mov	r0, r3
 8008eb4:	3718      	adds	r7, #24
 8008eb6:	46bd      	mov	sp, r7
 8008eb8:	bd80      	pop	{r7, pc}

08008eba <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8008eba:	b580      	push	{r7, lr}
 8008ebc:	b08a      	sub	sp, #40	@ 0x28
 8008ebe:	af02      	add	r7, sp, #8
 8008ec0:	60f8      	str	r0, [r7, #12]
 8008ec2:	60b9      	str	r1, [r7, #8]
 8008ec4:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8008ec6:	2300      	movs	r3, #0
 8008ec8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008eca:	f3ef 8305 	mrs	r3, IPSR
 8008ece:	613b      	str	r3, [r7, #16]
  return(result);
 8008ed0:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d15f      	bne.n	8008f96 <osMessageQueueNew+0xdc>
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d05c      	beq.n	8008f96 <osMessageQueueNew+0xdc>
 8008edc:	68bb      	ldr	r3, [r7, #8]
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d059      	beq.n	8008f96 <osMessageQueueNew+0xdc>
    mem = -1;
 8008ee2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008ee6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d029      	beq.n	8008f42 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	689b      	ldr	r3, [r3, #8]
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d012      	beq.n	8008f1c <osMessageQueueNew+0x62>
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	68db      	ldr	r3, [r3, #12]
 8008efa:	2b4f      	cmp	r3, #79	@ 0x4f
 8008efc:	d90e      	bls.n	8008f1c <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d00a      	beq.n	8008f1c <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	695a      	ldr	r2, [r3, #20]
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	68b9      	ldr	r1, [r7, #8]
 8008f0e:	fb01 f303 	mul.w	r3, r1, r3
 8008f12:	429a      	cmp	r2, r3
 8008f14:	d302      	bcc.n	8008f1c <osMessageQueueNew+0x62>
        mem = 1;
 8008f16:	2301      	movs	r3, #1
 8008f18:	61bb      	str	r3, [r7, #24]
 8008f1a:	e014      	b.n	8008f46 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	689b      	ldr	r3, [r3, #8]
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d110      	bne.n	8008f46 <osMessageQueueNew+0x8c>
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	68db      	ldr	r3, [r3, #12]
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d10c      	bne.n	8008f46 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d108      	bne.n	8008f46 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	695b      	ldr	r3, [r3, #20]
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d104      	bne.n	8008f46 <osMessageQueueNew+0x8c>
          mem = 0;
 8008f3c:	2300      	movs	r3, #0
 8008f3e:	61bb      	str	r3, [r7, #24]
 8008f40:	e001      	b.n	8008f46 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8008f42:	2300      	movs	r3, #0
 8008f44:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8008f46:	69bb      	ldr	r3, [r7, #24]
 8008f48:	2b01      	cmp	r3, #1
 8008f4a:	d10b      	bne.n	8008f64 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	691a      	ldr	r2, [r3, #16]
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	689b      	ldr	r3, [r3, #8]
 8008f54:	2100      	movs	r1, #0
 8008f56:	9100      	str	r1, [sp, #0]
 8008f58:	68b9      	ldr	r1, [r7, #8]
 8008f5a:	68f8      	ldr	r0, [r7, #12]
 8008f5c:	f000 fa30 	bl	80093c0 <xQueueGenericCreateStatic>
 8008f60:	61f8      	str	r0, [r7, #28]
 8008f62:	e008      	b.n	8008f76 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8008f64:	69bb      	ldr	r3, [r7, #24]
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d105      	bne.n	8008f76 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8008f6a:	2200      	movs	r2, #0
 8008f6c:	68b9      	ldr	r1, [r7, #8]
 8008f6e:	68f8      	ldr	r0, [r7, #12]
 8008f70:	f000 faa3 	bl	80094ba <xQueueGenericCreate>
 8008f74:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8008f76:	69fb      	ldr	r3, [r7, #28]
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d00c      	beq.n	8008f96 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d003      	beq.n	8008f8a <osMessageQueueNew+0xd0>
        name = attr->name;
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	617b      	str	r3, [r7, #20]
 8008f88:	e001      	b.n	8008f8e <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8008f8a:	2300      	movs	r3, #0
 8008f8c:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8008f8e:	6979      	ldr	r1, [r7, #20]
 8008f90:	69f8      	ldr	r0, [r7, #28]
 8008f92:	f001 f8e5 	bl	800a160 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8008f96:	69fb      	ldr	r3, [r7, #28]
}
 8008f98:	4618      	mov	r0, r3
 8008f9a:	3720      	adds	r7, #32
 8008f9c:	46bd      	mov	sp, r7
 8008f9e:	bd80      	pop	{r7, pc}

08008fa0 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8008fa0:	b580      	push	{r7, lr}
 8008fa2:	b088      	sub	sp, #32
 8008fa4:	af00      	add	r7, sp, #0
 8008fa6:	60f8      	str	r0, [r7, #12]
 8008fa8:	60b9      	str	r1, [r7, #8]
 8008faa:	603b      	str	r3, [r7, #0]
 8008fac:	4613      	mov	r3, r2
 8008fae:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8008fb4:	2300      	movs	r3, #0
 8008fb6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008fb8:	f3ef 8305 	mrs	r3, IPSR
 8008fbc:	617b      	str	r3, [r7, #20]
  return(result);
 8008fbe:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d028      	beq.n	8009016 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8008fc4:	69bb      	ldr	r3, [r7, #24]
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d005      	beq.n	8008fd6 <osMessageQueuePut+0x36>
 8008fca:	68bb      	ldr	r3, [r7, #8]
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d002      	beq.n	8008fd6 <osMessageQueuePut+0x36>
 8008fd0:	683b      	ldr	r3, [r7, #0]
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d003      	beq.n	8008fde <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8008fd6:	f06f 0303 	mvn.w	r3, #3
 8008fda:	61fb      	str	r3, [r7, #28]
 8008fdc:	e038      	b.n	8009050 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8008fde:	2300      	movs	r3, #0
 8008fe0:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8008fe2:	f107 0210 	add.w	r2, r7, #16
 8008fe6:	2300      	movs	r3, #0
 8008fe8:	68b9      	ldr	r1, [r7, #8]
 8008fea:	69b8      	ldr	r0, [r7, #24]
 8008fec:	f000 fc7e 	bl	80098ec <xQueueGenericSendFromISR>
 8008ff0:	4603      	mov	r3, r0
 8008ff2:	2b01      	cmp	r3, #1
 8008ff4:	d003      	beq.n	8008ffe <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8008ff6:	f06f 0302 	mvn.w	r3, #2
 8008ffa:	61fb      	str	r3, [r7, #28]
 8008ffc:	e028      	b.n	8009050 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8008ffe:	693b      	ldr	r3, [r7, #16]
 8009000:	2b00      	cmp	r3, #0
 8009002:	d025      	beq.n	8009050 <osMessageQueuePut+0xb0>
 8009004:	4b15      	ldr	r3, [pc, #84]	@ (800905c <osMessageQueuePut+0xbc>)
 8009006:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800900a:	601a      	str	r2, [r3, #0]
 800900c:	f3bf 8f4f 	dsb	sy
 8009010:	f3bf 8f6f 	isb	sy
 8009014:	e01c      	b.n	8009050 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8009016:	69bb      	ldr	r3, [r7, #24]
 8009018:	2b00      	cmp	r3, #0
 800901a:	d002      	beq.n	8009022 <osMessageQueuePut+0x82>
 800901c:	68bb      	ldr	r3, [r7, #8]
 800901e:	2b00      	cmp	r3, #0
 8009020:	d103      	bne.n	800902a <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8009022:	f06f 0303 	mvn.w	r3, #3
 8009026:	61fb      	str	r3, [r7, #28]
 8009028:	e012      	b.n	8009050 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800902a:	2300      	movs	r3, #0
 800902c:	683a      	ldr	r2, [r7, #0]
 800902e:	68b9      	ldr	r1, [r7, #8]
 8009030:	69b8      	ldr	r0, [r7, #24]
 8009032:	f000 fb59 	bl	80096e8 <xQueueGenericSend>
 8009036:	4603      	mov	r3, r0
 8009038:	2b01      	cmp	r3, #1
 800903a:	d009      	beq.n	8009050 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800903c:	683b      	ldr	r3, [r7, #0]
 800903e:	2b00      	cmp	r3, #0
 8009040:	d003      	beq.n	800904a <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8009042:	f06f 0301 	mvn.w	r3, #1
 8009046:	61fb      	str	r3, [r7, #28]
 8009048:	e002      	b.n	8009050 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800904a:	f06f 0302 	mvn.w	r3, #2
 800904e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8009050:	69fb      	ldr	r3, [r7, #28]
}
 8009052:	4618      	mov	r0, r3
 8009054:	3720      	adds	r7, #32
 8009056:	46bd      	mov	sp, r7
 8009058:	bd80      	pop	{r7, pc}
 800905a:	bf00      	nop
 800905c:	e000ed04 	.word	0xe000ed04

08009060 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8009060:	b580      	push	{r7, lr}
 8009062:	b088      	sub	sp, #32
 8009064:	af00      	add	r7, sp, #0
 8009066:	60f8      	str	r0, [r7, #12]
 8009068:	60b9      	str	r1, [r7, #8]
 800906a:	607a      	str	r2, [r7, #4]
 800906c:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8009072:	2300      	movs	r3, #0
 8009074:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009076:	f3ef 8305 	mrs	r3, IPSR
 800907a:	617b      	str	r3, [r7, #20]
  return(result);
 800907c:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800907e:	2b00      	cmp	r3, #0
 8009080:	d028      	beq.n	80090d4 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009082:	69bb      	ldr	r3, [r7, #24]
 8009084:	2b00      	cmp	r3, #0
 8009086:	d005      	beq.n	8009094 <osMessageQueueGet+0x34>
 8009088:	68bb      	ldr	r3, [r7, #8]
 800908a:	2b00      	cmp	r3, #0
 800908c:	d002      	beq.n	8009094 <osMessageQueueGet+0x34>
 800908e:	683b      	ldr	r3, [r7, #0]
 8009090:	2b00      	cmp	r3, #0
 8009092:	d003      	beq.n	800909c <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8009094:	f06f 0303 	mvn.w	r3, #3
 8009098:	61fb      	str	r3, [r7, #28]
 800909a:	e037      	b.n	800910c <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800909c:	2300      	movs	r3, #0
 800909e:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80090a0:	f107 0310 	add.w	r3, r7, #16
 80090a4:	461a      	mov	r2, r3
 80090a6:	68b9      	ldr	r1, [r7, #8]
 80090a8:	69b8      	ldr	r0, [r7, #24]
 80090aa:	f000 feaf 	bl	8009e0c <xQueueReceiveFromISR>
 80090ae:	4603      	mov	r3, r0
 80090b0:	2b01      	cmp	r3, #1
 80090b2:	d003      	beq.n	80090bc <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 80090b4:	f06f 0302 	mvn.w	r3, #2
 80090b8:	61fb      	str	r3, [r7, #28]
 80090ba:	e027      	b.n	800910c <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 80090bc:	693b      	ldr	r3, [r7, #16]
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d024      	beq.n	800910c <osMessageQueueGet+0xac>
 80090c2:	4b15      	ldr	r3, [pc, #84]	@ (8009118 <osMessageQueueGet+0xb8>)
 80090c4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80090c8:	601a      	str	r2, [r3, #0]
 80090ca:	f3bf 8f4f 	dsb	sy
 80090ce:	f3bf 8f6f 	isb	sy
 80090d2:	e01b      	b.n	800910c <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80090d4:	69bb      	ldr	r3, [r7, #24]
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d002      	beq.n	80090e0 <osMessageQueueGet+0x80>
 80090da:	68bb      	ldr	r3, [r7, #8]
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d103      	bne.n	80090e8 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 80090e0:	f06f 0303 	mvn.w	r3, #3
 80090e4:	61fb      	str	r3, [r7, #28]
 80090e6:	e011      	b.n	800910c <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80090e8:	683a      	ldr	r2, [r7, #0]
 80090ea:	68b9      	ldr	r1, [r7, #8]
 80090ec:	69b8      	ldr	r0, [r7, #24]
 80090ee:	f000 fc9b 	bl	8009a28 <xQueueReceive>
 80090f2:	4603      	mov	r3, r0
 80090f4:	2b01      	cmp	r3, #1
 80090f6:	d009      	beq.n	800910c <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 80090f8:	683b      	ldr	r3, [r7, #0]
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d003      	beq.n	8009106 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 80090fe:	f06f 0301 	mvn.w	r3, #1
 8009102:	61fb      	str	r3, [r7, #28]
 8009104:	e002      	b.n	800910c <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8009106:	f06f 0302 	mvn.w	r3, #2
 800910a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800910c:	69fb      	ldr	r3, [r7, #28]
}
 800910e:	4618      	mov	r0, r3
 8009110:	3720      	adds	r7, #32
 8009112:	46bd      	mov	sp, r7
 8009114:	bd80      	pop	{r7, pc}
 8009116:	bf00      	nop
 8009118:	e000ed04 	.word	0xe000ed04

0800911c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800911c:	b480      	push	{r7}
 800911e:	b085      	sub	sp, #20
 8009120:	af00      	add	r7, sp, #0
 8009122:	60f8      	str	r0, [r7, #12]
 8009124:	60b9      	str	r1, [r7, #8]
 8009126:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	4a07      	ldr	r2, [pc, #28]	@ (8009148 <vApplicationGetIdleTaskMemory+0x2c>)
 800912c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800912e:	68bb      	ldr	r3, [r7, #8]
 8009130:	4a06      	ldr	r2, [pc, #24]	@ (800914c <vApplicationGetIdleTaskMemory+0x30>)
 8009132:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	2280      	movs	r2, #128	@ 0x80
 8009138:	601a      	str	r2, [r3, #0]
}
 800913a:	bf00      	nop
 800913c:	3714      	adds	r7, #20
 800913e:	46bd      	mov	sp, r7
 8009140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009144:	4770      	bx	lr
 8009146:	bf00      	nop
 8009148:	24000564 	.word	0x24000564
 800914c:	240005c0 	.word	0x240005c0

08009150 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8009150:	b480      	push	{r7}
 8009152:	b085      	sub	sp, #20
 8009154:	af00      	add	r7, sp, #0
 8009156:	60f8      	str	r0, [r7, #12]
 8009158:	60b9      	str	r1, [r7, #8]
 800915a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	4a07      	ldr	r2, [pc, #28]	@ (800917c <vApplicationGetTimerTaskMemory+0x2c>)
 8009160:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8009162:	68bb      	ldr	r3, [r7, #8]
 8009164:	4a06      	ldr	r2, [pc, #24]	@ (8009180 <vApplicationGetTimerTaskMemory+0x30>)
 8009166:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800916e:	601a      	str	r2, [r3, #0]
}
 8009170:	bf00      	nop
 8009172:	3714      	adds	r7, #20
 8009174:	46bd      	mov	sp, r7
 8009176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800917a:	4770      	bx	lr
 800917c:	240007c0 	.word	0x240007c0
 8009180:	2400081c 	.word	0x2400081c

08009184 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009184:	b480      	push	{r7}
 8009186:	b083      	sub	sp, #12
 8009188:	af00      	add	r7, sp, #0
 800918a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	f103 0208 	add.w	r2, r3, #8
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800919c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	f103 0208 	add.w	r2, r3, #8
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	f103 0208 	add.w	r2, r3, #8
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	2200      	movs	r2, #0
 80091b6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80091b8:	bf00      	nop
 80091ba:	370c      	adds	r7, #12
 80091bc:	46bd      	mov	sp, r7
 80091be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091c2:	4770      	bx	lr

080091c4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80091c4:	b480      	push	{r7}
 80091c6:	b083      	sub	sp, #12
 80091c8:	af00      	add	r7, sp, #0
 80091ca:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	2200      	movs	r2, #0
 80091d0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80091d2:	bf00      	nop
 80091d4:	370c      	adds	r7, #12
 80091d6:	46bd      	mov	sp, r7
 80091d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091dc:	4770      	bx	lr

080091de <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80091de:	b480      	push	{r7}
 80091e0:	b085      	sub	sp, #20
 80091e2:	af00      	add	r7, sp, #0
 80091e4:	6078      	str	r0, [r7, #4]
 80091e6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	685b      	ldr	r3, [r3, #4]
 80091ec:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80091ee:	683b      	ldr	r3, [r7, #0]
 80091f0:	68fa      	ldr	r2, [r7, #12]
 80091f2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	689a      	ldr	r2, [r3, #8]
 80091f8:	683b      	ldr	r3, [r7, #0]
 80091fa:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	689b      	ldr	r3, [r3, #8]
 8009200:	683a      	ldr	r2, [r7, #0]
 8009202:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	683a      	ldr	r2, [r7, #0]
 8009208:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800920a:	683b      	ldr	r3, [r7, #0]
 800920c:	687a      	ldr	r2, [r7, #4]
 800920e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	1c5a      	adds	r2, r3, #1
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	601a      	str	r2, [r3, #0]
}
 800921a:	bf00      	nop
 800921c:	3714      	adds	r7, #20
 800921e:	46bd      	mov	sp, r7
 8009220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009224:	4770      	bx	lr

08009226 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009226:	b480      	push	{r7}
 8009228:	b085      	sub	sp, #20
 800922a:	af00      	add	r7, sp, #0
 800922c:	6078      	str	r0, [r7, #4]
 800922e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009230:	683b      	ldr	r3, [r7, #0]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009236:	68bb      	ldr	r3, [r7, #8]
 8009238:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800923c:	d103      	bne.n	8009246 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	691b      	ldr	r3, [r3, #16]
 8009242:	60fb      	str	r3, [r7, #12]
 8009244:	e00c      	b.n	8009260 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	3308      	adds	r3, #8
 800924a:	60fb      	str	r3, [r7, #12]
 800924c:	e002      	b.n	8009254 <vListInsert+0x2e>
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	685b      	ldr	r3, [r3, #4]
 8009252:	60fb      	str	r3, [r7, #12]
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	685b      	ldr	r3, [r3, #4]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	68ba      	ldr	r2, [r7, #8]
 800925c:	429a      	cmp	r2, r3
 800925e:	d2f6      	bcs.n	800924e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	685a      	ldr	r2, [r3, #4]
 8009264:	683b      	ldr	r3, [r7, #0]
 8009266:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009268:	683b      	ldr	r3, [r7, #0]
 800926a:	685b      	ldr	r3, [r3, #4]
 800926c:	683a      	ldr	r2, [r7, #0]
 800926e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009270:	683b      	ldr	r3, [r7, #0]
 8009272:	68fa      	ldr	r2, [r7, #12]
 8009274:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	683a      	ldr	r2, [r7, #0]
 800927a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800927c:	683b      	ldr	r3, [r7, #0]
 800927e:	687a      	ldr	r2, [r7, #4]
 8009280:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	1c5a      	adds	r2, r3, #1
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	601a      	str	r2, [r3, #0]
}
 800928c:	bf00      	nop
 800928e:	3714      	adds	r7, #20
 8009290:	46bd      	mov	sp, r7
 8009292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009296:	4770      	bx	lr

08009298 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009298:	b480      	push	{r7}
 800929a:	b085      	sub	sp, #20
 800929c:	af00      	add	r7, sp, #0
 800929e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	691b      	ldr	r3, [r3, #16]
 80092a4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	685b      	ldr	r3, [r3, #4]
 80092aa:	687a      	ldr	r2, [r7, #4]
 80092ac:	6892      	ldr	r2, [r2, #8]
 80092ae:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	689b      	ldr	r3, [r3, #8]
 80092b4:	687a      	ldr	r2, [r7, #4]
 80092b6:	6852      	ldr	r2, [r2, #4]
 80092b8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	685b      	ldr	r3, [r3, #4]
 80092be:	687a      	ldr	r2, [r7, #4]
 80092c0:	429a      	cmp	r2, r3
 80092c2:	d103      	bne.n	80092cc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	689a      	ldr	r2, [r3, #8]
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	2200      	movs	r2, #0
 80092d0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	1e5a      	subs	r2, r3, #1
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	681b      	ldr	r3, [r3, #0]
}
 80092e0:	4618      	mov	r0, r3
 80092e2:	3714      	adds	r7, #20
 80092e4:	46bd      	mov	sp, r7
 80092e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ea:	4770      	bx	lr

080092ec <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80092ec:	b580      	push	{r7, lr}
 80092ee:	b084      	sub	sp, #16
 80092f0:	af00      	add	r7, sp, #0
 80092f2:	6078      	str	r0, [r7, #4]
 80092f4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d10b      	bne.n	8009318 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009300:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009304:	f383 8811 	msr	BASEPRI, r3
 8009308:	f3bf 8f6f 	isb	sy
 800930c:	f3bf 8f4f 	dsb	sy
 8009310:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009312:	bf00      	nop
 8009314:	bf00      	nop
 8009316:	e7fd      	b.n	8009314 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8009318:	f002 fc26 	bl	800bb68 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	681a      	ldr	r2, [r3, #0]
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009324:	68f9      	ldr	r1, [r7, #12]
 8009326:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8009328:	fb01 f303 	mul.w	r3, r1, r3
 800932c:	441a      	add	r2, r3
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	2200      	movs	r2, #0
 8009336:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	681a      	ldr	r2, [r3, #0]
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	681a      	ldr	r2, [r3, #0]
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009348:	3b01      	subs	r3, #1
 800934a:	68f9      	ldr	r1, [r7, #12]
 800934c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800934e:	fb01 f303 	mul.w	r3, r1, r3
 8009352:	441a      	add	r2, r3
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	22ff      	movs	r2, #255	@ 0xff
 800935c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	22ff      	movs	r2, #255	@ 0xff
 8009364:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8009368:	683b      	ldr	r3, [r7, #0]
 800936a:	2b00      	cmp	r3, #0
 800936c:	d114      	bne.n	8009398 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	691b      	ldr	r3, [r3, #16]
 8009372:	2b00      	cmp	r3, #0
 8009374:	d01a      	beq.n	80093ac <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	3310      	adds	r3, #16
 800937a:	4618      	mov	r0, r3
 800937c:	f001 fbb8 	bl	800aaf0 <xTaskRemoveFromEventList>
 8009380:	4603      	mov	r3, r0
 8009382:	2b00      	cmp	r3, #0
 8009384:	d012      	beq.n	80093ac <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009386:	4b0d      	ldr	r3, [pc, #52]	@ (80093bc <xQueueGenericReset+0xd0>)
 8009388:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800938c:	601a      	str	r2, [r3, #0]
 800938e:	f3bf 8f4f 	dsb	sy
 8009392:	f3bf 8f6f 	isb	sy
 8009396:	e009      	b.n	80093ac <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	3310      	adds	r3, #16
 800939c:	4618      	mov	r0, r3
 800939e:	f7ff fef1 	bl	8009184 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	3324      	adds	r3, #36	@ 0x24
 80093a6:	4618      	mov	r0, r3
 80093a8:	f7ff feec 	bl	8009184 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80093ac:	f002 fc0e 	bl	800bbcc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80093b0:	2301      	movs	r3, #1
}
 80093b2:	4618      	mov	r0, r3
 80093b4:	3710      	adds	r7, #16
 80093b6:	46bd      	mov	sp, r7
 80093b8:	bd80      	pop	{r7, pc}
 80093ba:	bf00      	nop
 80093bc:	e000ed04 	.word	0xe000ed04

080093c0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80093c0:	b580      	push	{r7, lr}
 80093c2:	b08e      	sub	sp, #56	@ 0x38
 80093c4:	af02      	add	r7, sp, #8
 80093c6:	60f8      	str	r0, [r7, #12]
 80093c8:	60b9      	str	r1, [r7, #8]
 80093ca:	607a      	str	r2, [r7, #4]
 80093cc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d10b      	bne.n	80093ec <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80093d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093d8:	f383 8811 	msr	BASEPRI, r3
 80093dc:	f3bf 8f6f 	isb	sy
 80093e0:	f3bf 8f4f 	dsb	sy
 80093e4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80093e6:	bf00      	nop
 80093e8:	bf00      	nop
 80093ea:	e7fd      	b.n	80093e8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80093ec:	683b      	ldr	r3, [r7, #0]
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d10b      	bne.n	800940a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80093f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093f6:	f383 8811 	msr	BASEPRI, r3
 80093fa:	f3bf 8f6f 	isb	sy
 80093fe:	f3bf 8f4f 	dsb	sy
 8009402:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009404:	bf00      	nop
 8009406:	bf00      	nop
 8009408:	e7fd      	b.n	8009406 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	2b00      	cmp	r3, #0
 800940e:	d002      	beq.n	8009416 <xQueueGenericCreateStatic+0x56>
 8009410:	68bb      	ldr	r3, [r7, #8]
 8009412:	2b00      	cmp	r3, #0
 8009414:	d001      	beq.n	800941a <xQueueGenericCreateStatic+0x5a>
 8009416:	2301      	movs	r3, #1
 8009418:	e000      	b.n	800941c <xQueueGenericCreateStatic+0x5c>
 800941a:	2300      	movs	r3, #0
 800941c:	2b00      	cmp	r3, #0
 800941e:	d10b      	bne.n	8009438 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8009420:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009424:	f383 8811 	msr	BASEPRI, r3
 8009428:	f3bf 8f6f 	isb	sy
 800942c:	f3bf 8f4f 	dsb	sy
 8009430:	623b      	str	r3, [r7, #32]
}
 8009432:	bf00      	nop
 8009434:	bf00      	nop
 8009436:	e7fd      	b.n	8009434 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	2b00      	cmp	r3, #0
 800943c:	d102      	bne.n	8009444 <xQueueGenericCreateStatic+0x84>
 800943e:	68bb      	ldr	r3, [r7, #8]
 8009440:	2b00      	cmp	r3, #0
 8009442:	d101      	bne.n	8009448 <xQueueGenericCreateStatic+0x88>
 8009444:	2301      	movs	r3, #1
 8009446:	e000      	b.n	800944a <xQueueGenericCreateStatic+0x8a>
 8009448:	2300      	movs	r3, #0
 800944a:	2b00      	cmp	r3, #0
 800944c:	d10b      	bne.n	8009466 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800944e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009452:	f383 8811 	msr	BASEPRI, r3
 8009456:	f3bf 8f6f 	isb	sy
 800945a:	f3bf 8f4f 	dsb	sy
 800945e:	61fb      	str	r3, [r7, #28]
}
 8009460:	bf00      	nop
 8009462:	bf00      	nop
 8009464:	e7fd      	b.n	8009462 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009466:	2350      	movs	r3, #80	@ 0x50
 8009468:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800946a:	697b      	ldr	r3, [r7, #20]
 800946c:	2b50      	cmp	r3, #80	@ 0x50
 800946e:	d00b      	beq.n	8009488 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8009470:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009474:	f383 8811 	msr	BASEPRI, r3
 8009478:	f3bf 8f6f 	isb	sy
 800947c:	f3bf 8f4f 	dsb	sy
 8009480:	61bb      	str	r3, [r7, #24]
}
 8009482:	bf00      	nop
 8009484:	bf00      	nop
 8009486:	e7fd      	b.n	8009484 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009488:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800948a:	683b      	ldr	r3, [r7, #0]
 800948c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800948e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009490:	2b00      	cmp	r3, #0
 8009492:	d00d      	beq.n	80094b0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009494:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009496:	2201      	movs	r2, #1
 8009498:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800949c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80094a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094a2:	9300      	str	r3, [sp, #0]
 80094a4:	4613      	mov	r3, r2
 80094a6:	687a      	ldr	r2, [r7, #4]
 80094a8:	68b9      	ldr	r1, [r7, #8]
 80094aa:	68f8      	ldr	r0, [r7, #12]
 80094ac:	f000 f840 	bl	8009530 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80094b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80094b2:	4618      	mov	r0, r3
 80094b4:	3730      	adds	r7, #48	@ 0x30
 80094b6:	46bd      	mov	sp, r7
 80094b8:	bd80      	pop	{r7, pc}

080094ba <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80094ba:	b580      	push	{r7, lr}
 80094bc:	b08a      	sub	sp, #40	@ 0x28
 80094be:	af02      	add	r7, sp, #8
 80094c0:	60f8      	str	r0, [r7, #12]
 80094c2:	60b9      	str	r1, [r7, #8]
 80094c4:	4613      	mov	r3, r2
 80094c6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d10b      	bne.n	80094e6 <xQueueGenericCreate+0x2c>
	__asm volatile
 80094ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094d2:	f383 8811 	msr	BASEPRI, r3
 80094d6:	f3bf 8f6f 	isb	sy
 80094da:	f3bf 8f4f 	dsb	sy
 80094de:	613b      	str	r3, [r7, #16]
}
 80094e0:	bf00      	nop
 80094e2:	bf00      	nop
 80094e4:	e7fd      	b.n	80094e2 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	68ba      	ldr	r2, [r7, #8]
 80094ea:	fb02 f303 	mul.w	r3, r2, r3
 80094ee:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80094f0:	69fb      	ldr	r3, [r7, #28]
 80094f2:	3350      	adds	r3, #80	@ 0x50
 80094f4:	4618      	mov	r0, r3
 80094f6:	f002 fc59 	bl	800bdac <pvPortMalloc>
 80094fa:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80094fc:	69bb      	ldr	r3, [r7, #24]
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d011      	beq.n	8009526 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8009502:	69bb      	ldr	r3, [r7, #24]
 8009504:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009506:	697b      	ldr	r3, [r7, #20]
 8009508:	3350      	adds	r3, #80	@ 0x50
 800950a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800950c:	69bb      	ldr	r3, [r7, #24]
 800950e:	2200      	movs	r2, #0
 8009510:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009514:	79fa      	ldrb	r2, [r7, #7]
 8009516:	69bb      	ldr	r3, [r7, #24]
 8009518:	9300      	str	r3, [sp, #0]
 800951a:	4613      	mov	r3, r2
 800951c:	697a      	ldr	r2, [r7, #20]
 800951e:	68b9      	ldr	r1, [r7, #8]
 8009520:	68f8      	ldr	r0, [r7, #12]
 8009522:	f000 f805 	bl	8009530 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009526:	69bb      	ldr	r3, [r7, #24]
	}
 8009528:	4618      	mov	r0, r3
 800952a:	3720      	adds	r7, #32
 800952c:	46bd      	mov	sp, r7
 800952e:	bd80      	pop	{r7, pc}

08009530 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009530:	b580      	push	{r7, lr}
 8009532:	b084      	sub	sp, #16
 8009534:	af00      	add	r7, sp, #0
 8009536:	60f8      	str	r0, [r7, #12]
 8009538:	60b9      	str	r1, [r7, #8]
 800953a:	607a      	str	r2, [r7, #4]
 800953c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800953e:	68bb      	ldr	r3, [r7, #8]
 8009540:	2b00      	cmp	r3, #0
 8009542:	d103      	bne.n	800954c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009544:	69bb      	ldr	r3, [r7, #24]
 8009546:	69ba      	ldr	r2, [r7, #24]
 8009548:	601a      	str	r2, [r3, #0]
 800954a:	e002      	b.n	8009552 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800954c:	69bb      	ldr	r3, [r7, #24]
 800954e:	687a      	ldr	r2, [r7, #4]
 8009550:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009552:	69bb      	ldr	r3, [r7, #24]
 8009554:	68fa      	ldr	r2, [r7, #12]
 8009556:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009558:	69bb      	ldr	r3, [r7, #24]
 800955a:	68ba      	ldr	r2, [r7, #8]
 800955c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800955e:	2101      	movs	r1, #1
 8009560:	69b8      	ldr	r0, [r7, #24]
 8009562:	f7ff fec3 	bl	80092ec <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009566:	69bb      	ldr	r3, [r7, #24]
 8009568:	78fa      	ldrb	r2, [r7, #3]
 800956a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800956e:	bf00      	nop
 8009570:	3710      	adds	r7, #16
 8009572:	46bd      	mov	sp, r7
 8009574:	bd80      	pop	{r7, pc}

08009576 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8009576:	b580      	push	{r7, lr}
 8009578:	b082      	sub	sp, #8
 800957a:	af00      	add	r7, sp, #0
 800957c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	2b00      	cmp	r3, #0
 8009582:	d00e      	beq.n	80095a2 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	2200      	movs	r2, #0
 8009588:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	2200      	movs	r2, #0
 800958e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	2200      	movs	r2, #0
 8009594:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8009596:	2300      	movs	r3, #0
 8009598:	2200      	movs	r2, #0
 800959a:	2100      	movs	r1, #0
 800959c:	6878      	ldr	r0, [r7, #4]
 800959e:	f000 f8a3 	bl	80096e8 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80095a2:	bf00      	nop
 80095a4:	3708      	adds	r7, #8
 80095a6:	46bd      	mov	sp, r7
 80095a8:	bd80      	pop	{r7, pc}

080095aa <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 80095aa:	b580      	push	{r7, lr}
 80095ac:	b086      	sub	sp, #24
 80095ae:	af00      	add	r7, sp, #0
 80095b0:	4603      	mov	r3, r0
 80095b2:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80095b4:	2301      	movs	r3, #1
 80095b6:	617b      	str	r3, [r7, #20]
 80095b8:	2300      	movs	r3, #0
 80095ba:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80095bc:	79fb      	ldrb	r3, [r7, #7]
 80095be:	461a      	mov	r2, r3
 80095c0:	6939      	ldr	r1, [r7, #16]
 80095c2:	6978      	ldr	r0, [r7, #20]
 80095c4:	f7ff ff79 	bl	80094ba <xQueueGenericCreate>
 80095c8:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80095ca:	68f8      	ldr	r0, [r7, #12]
 80095cc:	f7ff ffd3 	bl	8009576 <prvInitialiseMutex>

		return xNewQueue;
 80095d0:	68fb      	ldr	r3, [r7, #12]
	}
 80095d2:	4618      	mov	r0, r3
 80095d4:	3718      	adds	r7, #24
 80095d6:	46bd      	mov	sp, r7
 80095d8:	bd80      	pop	{r7, pc}

080095da <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 80095da:	b580      	push	{r7, lr}
 80095dc:	b088      	sub	sp, #32
 80095de:	af02      	add	r7, sp, #8
 80095e0:	4603      	mov	r3, r0
 80095e2:	6039      	str	r1, [r7, #0]
 80095e4:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80095e6:	2301      	movs	r3, #1
 80095e8:	617b      	str	r3, [r7, #20]
 80095ea:	2300      	movs	r3, #0
 80095ec:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 80095ee:	79fb      	ldrb	r3, [r7, #7]
 80095f0:	9300      	str	r3, [sp, #0]
 80095f2:	683b      	ldr	r3, [r7, #0]
 80095f4:	2200      	movs	r2, #0
 80095f6:	6939      	ldr	r1, [r7, #16]
 80095f8:	6978      	ldr	r0, [r7, #20]
 80095fa:	f7ff fee1 	bl	80093c0 <xQueueGenericCreateStatic>
 80095fe:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8009600:	68f8      	ldr	r0, [r7, #12]
 8009602:	f7ff ffb8 	bl	8009576 <prvInitialiseMutex>

		return xNewQueue;
 8009606:	68fb      	ldr	r3, [r7, #12]
	}
 8009608:	4618      	mov	r0, r3
 800960a:	3718      	adds	r7, #24
 800960c:	46bd      	mov	sp, r7
 800960e:	bd80      	pop	{r7, pc}

08009610 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8009610:	b590      	push	{r4, r7, lr}
 8009612:	b087      	sub	sp, #28
 8009614:	af00      	add	r7, sp, #0
 8009616:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800961c:	693b      	ldr	r3, [r7, #16]
 800961e:	2b00      	cmp	r3, #0
 8009620:	d10b      	bne.n	800963a <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 8009622:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009626:	f383 8811 	msr	BASEPRI, r3
 800962a:	f3bf 8f6f 	isb	sy
 800962e:	f3bf 8f4f 	dsb	sy
 8009632:	60fb      	str	r3, [r7, #12]
}
 8009634:	bf00      	nop
 8009636:	bf00      	nop
 8009638:	e7fd      	b.n	8009636 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800963a:	693b      	ldr	r3, [r7, #16]
 800963c:	689c      	ldr	r4, [r3, #8]
 800963e:	f001 fc17 	bl	800ae70 <xTaskGetCurrentTaskHandle>
 8009642:	4603      	mov	r3, r0
 8009644:	429c      	cmp	r4, r3
 8009646:	d111      	bne.n	800966c <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8009648:	693b      	ldr	r3, [r7, #16]
 800964a:	68db      	ldr	r3, [r3, #12]
 800964c:	1e5a      	subs	r2, r3, #1
 800964e:	693b      	ldr	r3, [r7, #16]
 8009650:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8009652:	693b      	ldr	r3, [r7, #16]
 8009654:	68db      	ldr	r3, [r3, #12]
 8009656:	2b00      	cmp	r3, #0
 8009658:	d105      	bne.n	8009666 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800965a:	2300      	movs	r3, #0
 800965c:	2200      	movs	r2, #0
 800965e:	2100      	movs	r1, #0
 8009660:	6938      	ldr	r0, [r7, #16]
 8009662:	f000 f841 	bl	80096e8 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8009666:	2301      	movs	r3, #1
 8009668:	617b      	str	r3, [r7, #20]
 800966a:	e001      	b.n	8009670 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800966c:	2300      	movs	r3, #0
 800966e:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8009670:	697b      	ldr	r3, [r7, #20]
	}
 8009672:	4618      	mov	r0, r3
 8009674:	371c      	adds	r7, #28
 8009676:	46bd      	mov	sp, r7
 8009678:	bd90      	pop	{r4, r7, pc}

0800967a <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800967a:	b590      	push	{r4, r7, lr}
 800967c:	b087      	sub	sp, #28
 800967e:	af00      	add	r7, sp, #0
 8009680:	6078      	str	r0, [r7, #4]
 8009682:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8009688:	693b      	ldr	r3, [r7, #16]
 800968a:	2b00      	cmp	r3, #0
 800968c:	d10b      	bne.n	80096a6 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 800968e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009692:	f383 8811 	msr	BASEPRI, r3
 8009696:	f3bf 8f6f 	isb	sy
 800969a:	f3bf 8f4f 	dsb	sy
 800969e:	60fb      	str	r3, [r7, #12]
}
 80096a0:	bf00      	nop
 80096a2:	bf00      	nop
 80096a4:	e7fd      	b.n	80096a2 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 80096a6:	693b      	ldr	r3, [r7, #16]
 80096a8:	689c      	ldr	r4, [r3, #8]
 80096aa:	f001 fbe1 	bl	800ae70 <xTaskGetCurrentTaskHandle>
 80096ae:	4603      	mov	r3, r0
 80096b0:	429c      	cmp	r4, r3
 80096b2:	d107      	bne.n	80096c4 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 80096b4:	693b      	ldr	r3, [r7, #16]
 80096b6:	68db      	ldr	r3, [r3, #12]
 80096b8:	1c5a      	adds	r2, r3, #1
 80096ba:	693b      	ldr	r3, [r7, #16]
 80096bc:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 80096be:	2301      	movs	r3, #1
 80096c0:	617b      	str	r3, [r7, #20]
 80096c2:	e00c      	b.n	80096de <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 80096c4:	6839      	ldr	r1, [r7, #0]
 80096c6:	6938      	ldr	r0, [r7, #16]
 80096c8:	f000 fa90 	bl	8009bec <xQueueSemaphoreTake>
 80096cc:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 80096ce:	697b      	ldr	r3, [r7, #20]
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	d004      	beq.n	80096de <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 80096d4:	693b      	ldr	r3, [r7, #16]
 80096d6:	68db      	ldr	r3, [r3, #12]
 80096d8:	1c5a      	adds	r2, r3, #1
 80096da:	693b      	ldr	r3, [r7, #16]
 80096dc:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 80096de:	697b      	ldr	r3, [r7, #20]
	}
 80096e0:	4618      	mov	r0, r3
 80096e2:	371c      	adds	r7, #28
 80096e4:	46bd      	mov	sp, r7
 80096e6:	bd90      	pop	{r4, r7, pc}

080096e8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80096e8:	b580      	push	{r7, lr}
 80096ea:	b08e      	sub	sp, #56	@ 0x38
 80096ec:	af00      	add	r7, sp, #0
 80096ee:	60f8      	str	r0, [r7, #12]
 80096f0:	60b9      	str	r1, [r7, #8]
 80096f2:	607a      	str	r2, [r7, #4]
 80096f4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80096f6:	2300      	movs	r3, #0
 80096f8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80096fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009700:	2b00      	cmp	r3, #0
 8009702:	d10b      	bne.n	800971c <xQueueGenericSend+0x34>
	__asm volatile
 8009704:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009708:	f383 8811 	msr	BASEPRI, r3
 800970c:	f3bf 8f6f 	isb	sy
 8009710:	f3bf 8f4f 	dsb	sy
 8009714:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009716:	bf00      	nop
 8009718:	bf00      	nop
 800971a:	e7fd      	b.n	8009718 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800971c:	68bb      	ldr	r3, [r7, #8]
 800971e:	2b00      	cmp	r3, #0
 8009720:	d103      	bne.n	800972a <xQueueGenericSend+0x42>
 8009722:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009724:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009726:	2b00      	cmp	r3, #0
 8009728:	d101      	bne.n	800972e <xQueueGenericSend+0x46>
 800972a:	2301      	movs	r3, #1
 800972c:	e000      	b.n	8009730 <xQueueGenericSend+0x48>
 800972e:	2300      	movs	r3, #0
 8009730:	2b00      	cmp	r3, #0
 8009732:	d10b      	bne.n	800974c <xQueueGenericSend+0x64>
	__asm volatile
 8009734:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009738:	f383 8811 	msr	BASEPRI, r3
 800973c:	f3bf 8f6f 	isb	sy
 8009740:	f3bf 8f4f 	dsb	sy
 8009744:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009746:	bf00      	nop
 8009748:	bf00      	nop
 800974a:	e7fd      	b.n	8009748 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800974c:	683b      	ldr	r3, [r7, #0]
 800974e:	2b02      	cmp	r3, #2
 8009750:	d103      	bne.n	800975a <xQueueGenericSend+0x72>
 8009752:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009754:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009756:	2b01      	cmp	r3, #1
 8009758:	d101      	bne.n	800975e <xQueueGenericSend+0x76>
 800975a:	2301      	movs	r3, #1
 800975c:	e000      	b.n	8009760 <xQueueGenericSend+0x78>
 800975e:	2300      	movs	r3, #0
 8009760:	2b00      	cmp	r3, #0
 8009762:	d10b      	bne.n	800977c <xQueueGenericSend+0x94>
	__asm volatile
 8009764:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009768:	f383 8811 	msr	BASEPRI, r3
 800976c:	f3bf 8f6f 	isb	sy
 8009770:	f3bf 8f4f 	dsb	sy
 8009774:	623b      	str	r3, [r7, #32]
}
 8009776:	bf00      	nop
 8009778:	bf00      	nop
 800977a:	e7fd      	b.n	8009778 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800977c:	f001 fb88 	bl	800ae90 <xTaskGetSchedulerState>
 8009780:	4603      	mov	r3, r0
 8009782:	2b00      	cmp	r3, #0
 8009784:	d102      	bne.n	800978c <xQueueGenericSend+0xa4>
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	2b00      	cmp	r3, #0
 800978a:	d101      	bne.n	8009790 <xQueueGenericSend+0xa8>
 800978c:	2301      	movs	r3, #1
 800978e:	e000      	b.n	8009792 <xQueueGenericSend+0xaa>
 8009790:	2300      	movs	r3, #0
 8009792:	2b00      	cmp	r3, #0
 8009794:	d10b      	bne.n	80097ae <xQueueGenericSend+0xc6>
	__asm volatile
 8009796:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800979a:	f383 8811 	msr	BASEPRI, r3
 800979e:	f3bf 8f6f 	isb	sy
 80097a2:	f3bf 8f4f 	dsb	sy
 80097a6:	61fb      	str	r3, [r7, #28]
}
 80097a8:	bf00      	nop
 80097aa:	bf00      	nop
 80097ac:	e7fd      	b.n	80097aa <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80097ae:	f002 f9db 	bl	800bb68 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80097b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097b4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80097b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80097ba:	429a      	cmp	r2, r3
 80097bc:	d302      	bcc.n	80097c4 <xQueueGenericSend+0xdc>
 80097be:	683b      	ldr	r3, [r7, #0]
 80097c0:	2b02      	cmp	r3, #2
 80097c2:	d129      	bne.n	8009818 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80097c4:	683a      	ldr	r2, [r7, #0]
 80097c6:	68b9      	ldr	r1, [r7, #8]
 80097c8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80097ca:	f000 fbb9 	bl	8009f40 <prvCopyDataToQueue>
 80097ce:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80097d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d010      	beq.n	80097fa <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80097d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097da:	3324      	adds	r3, #36	@ 0x24
 80097dc:	4618      	mov	r0, r3
 80097de:	f001 f987 	bl	800aaf0 <xTaskRemoveFromEventList>
 80097e2:	4603      	mov	r3, r0
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d013      	beq.n	8009810 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80097e8:	4b3f      	ldr	r3, [pc, #252]	@ (80098e8 <xQueueGenericSend+0x200>)
 80097ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80097ee:	601a      	str	r2, [r3, #0]
 80097f0:	f3bf 8f4f 	dsb	sy
 80097f4:	f3bf 8f6f 	isb	sy
 80097f8:	e00a      	b.n	8009810 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80097fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d007      	beq.n	8009810 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009800:	4b39      	ldr	r3, [pc, #228]	@ (80098e8 <xQueueGenericSend+0x200>)
 8009802:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009806:	601a      	str	r2, [r3, #0]
 8009808:	f3bf 8f4f 	dsb	sy
 800980c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009810:	f002 f9dc 	bl	800bbcc <vPortExitCritical>
				return pdPASS;
 8009814:	2301      	movs	r3, #1
 8009816:	e063      	b.n	80098e0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	2b00      	cmp	r3, #0
 800981c:	d103      	bne.n	8009826 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800981e:	f002 f9d5 	bl	800bbcc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009822:	2300      	movs	r3, #0
 8009824:	e05c      	b.n	80098e0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009826:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009828:	2b00      	cmp	r3, #0
 800982a:	d106      	bne.n	800983a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800982c:	f107 0314 	add.w	r3, r7, #20
 8009830:	4618      	mov	r0, r3
 8009832:	f001 f9c1 	bl	800abb8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009836:	2301      	movs	r3, #1
 8009838:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800983a:	f002 f9c7 	bl	800bbcc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800983e:	f000 ff31 	bl	800a6a4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009842:	f002 f991 	bl	800bb68 <vPortEnterCritical>
 8009846:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009848:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800984c:	b25b      	sxtb	r3, r3
 800984e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009852:	d103      	bne.n	800985c <xQueueGenericSend+0x174>
 8009854:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009856:	2200      	movs	r2, #0
 8009858:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800985c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800985e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009862:	b25b      	sxtb	r3, r3
 8009864:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009868:	d103      	bne.n	8009872 <xQueueGenericSend+0x18a>
 800986a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800986c:	2200      	movs	r2, #0
 800986e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009872:	f002 f9ab 	bl	800bbcc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009876:	1d3a      	adds	r2, r7, #4
 8009878:	f107 0314 	add.w	r3, r7, #20
 800987c:	4611      	mov	r1, r2
 800987e:	4618      	mov	r0, r3
 8009880:	f001 f9b0 	bl	800abe4 <xTaskCheckForTimeOut>
 8009884:	4603      	mov	r3, r0
 8009886:	2b00      	cmp	r3, #0
 8009888:	d124      	bne.n	80098d4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800988a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800988c:	f000 fc50 	bl	800a130 <prvIsQueueFull>
 8009890:	4603      	mov	r3, r0
 8009892:	2b00      	cmp	r3, #0
 8009894:	d018      	beq.n	80098c8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009898:	3310      	adds	r3, #16
 800989a:	687a      	ldr	r2, [r7, #4]
 800989c:	4611      	mov	r1, r2
 800989e:	4618      	mov	r0, r3
 80098a0:	f001 f8d4 	bl	800aa4c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80098a4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80098a6:	f000 fbdb 	bl	800a060 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80098aa:	f000 ff09 	bl	800a6c0 <xTaskResumeAll>
 80098ae:	4603      	mov	r3, r0
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	f47f af7c 	bne.w	80097ae <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80098b6:	4b0c      	ldr	r3, [pc, #48]	@ (80098e8 <xQueueGenericSend+0x200>)
 80098b8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80098bc:	601a      	str	r2, [r3, #0]
 80098be:	f3bf 8f4f 	dsb	sy
 80098c2:	f3bf 8f6f 	isb	sy
 80098c6:	e772      	b.n	80097ae <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80098c8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80098ca:	f000 fbc9 	bl	800a060 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80098ce:	f000 fef7 	bl	800a6c0 <xTaskResumeAll>
 80098d2:	e76c      	b.n	80097ae <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80098d4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80098d6:	f000 fbc3 	bl	800a060 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80098da:	f000 fef1 	bl	800a6c0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80098de:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80098e0:	4618      	mov	r0, r3
 80098e2:	3738      	adds	r7, #56	@ 0x38
 80098e4:	46bd      	mov	sp, r7
 80098e6:	bd80      	pop	{r7, pc}
 80098e8:	e000ed04 	.word	0xe000ed04

080098ec <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80098ec:	b580      	push	{r7, lr}
 80098ee:	b090      	sub	sp, #64	@ 0x40
 80098f0:	af00      	add	r7, sp, #0
 80098f2:	60f8      	str	r0, [r7, #12]
 80098f4:	60b9      	str	r1, [r7, #8]
 80098f6:	607a      	str	r2, [r7, #4]
 80098f8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80098fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009900:	2b00      	cmp	r3, #0
 8009902:	d10b      	bne.n	800991c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8009904:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009908:	f383 8811 	msr	BASEPRI, r3
 800990c:	f3bf 8f6f 	isb	sy
 8009910:	f3bf 8f4f 	dsb	sy
 8009914:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009916:	bf00      	nop
 8009918:	bf00      	nop
 800991a:	e7fd      	b.n	8009918 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800991c:	68bb      	ldr	r3, [r7, #8]
 800991e:	2b00      	cmp	r3, #0
 8009920:	d103      	bne.n	800992a <xQueueGenericSendFromISR+0x3e>
 8009922:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009924:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009926:	2b00      	cmp	r3, #0
 8009928:	d101      	bne.n	800992e <xQueueGenericSendFromISR+0x42>
 800992a:	2301      	movs	r3, #1
 800992c:	e000      	b.n	8009930 <xQueueGenericSendFromISR+0x44>
 800992e:	2300      	movs	r3, #0
 8009930:	2b00      	cmp	r3, #0
 8009932:	d10b      	bne.n	800994c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8009934:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009938:	f383 8811 	msr	BASEPRI, r3
 800993c:	f3bf 8f6f 	isb	sy
 8009940:	f3bf 8f4f 	dsb	sy
 8009944:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009946:	bf00      	nop
 8009948:	bf00      	nop
 800994a:	e7fd      	b.n	8009948 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800994c:	683b      	ldr	r3, [r7, #0]
 800994e:	2b02      	cmp	r3, #2
 8009950:	d103      	bne.n	800995a <xQueueGenericSendFromISR+0x6e>
 8009952:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009954:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009956:	2b01      	cmp	r3, #1
 8009958:	d101      	bne.n	800995e <xQueueGenericSendFromISR+0x72>
 800995a:	2301      	movs	r3, #1
 800995c:	e000      	b.n	8009960 <xQueueGenericSendFromISR+0x74>
 800995e:	2300      	movs	r3, #0
 8009960:	2b00      	cmp	r3, #0
 8009962:	d10b      	bne.n	800997c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8009964:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009968:	f383 8811 	msr	BASEPRI, r3
 800996c:	f3bf 8f6f 	isb	sy
 8009970:	f3bf 8f4f 	dsb	sy
 8009974:	623b      	str	r3, [r7, #32]
}
 8009976:	bf00      	nop
 8009978:	bf00      	nop
 800997a:	e7fd      	b.n	8009978 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800997c:	f002 f9d4 	bl	800bd28 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009980:	f3ef 8211 	mrs	r2, BASEPRI
 8009984:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009988:	f383 8811 	msr	BASEPRI, r3
 800998c:	f3bf 8f6f 	isb	sy
 8009990:	f3bf 8f4f 	dsb	sy
 8009994:	61fa      	str	r2, [r7, #28]
 8009996:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009998:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800999a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800999c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800999e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80099a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80099a4:	429a      	cmp	r2, r3
 80099a6:	d302      	bcc.n	80099ae <xQueueGenericSendFromISR+0xc2>
 80099a8:	683b      	ldr	r3, [r7, #0]
 80099aa:	2b02      	cmp	r3, #2
 80099ac:	d12f      	bne.n	8009a0e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80099ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099b0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80099b4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80099b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80099bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80099be:	683a      	ldr	r2, [r7, #0]
 80099c0:	68b9      	ldr	r1, [r7, #8]
 80099c2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80099c4:	f000 fabc 	bl	8009f40 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80099c8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80099cc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80099d0:	d112      	bne.n	80099f8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80099d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d016      	beq.n	8009a08 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80099da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099dc:	3324      	adds	r3, #36	@ 0x24
 80099de:	4618      	mov	r0, r3
 80099e0:	f001 f886 	bl	800aaf0 <xTaskRemoveFromEventList>
 80099e4:	4603      	mov	r3, r0
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d00e      	beq.n	8009a08 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d00b      	beq.n	8009a08 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	2201      	movs	r2, #1
 80099f4:	601a      	str	r2, [r3, #0]
 80099f6:	e007      	b.n	8009a08 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80099f8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80099fc:	3301      	adds	r3, #1
 80099fe:	b2db      	uxtb	r3, r3
 8009a00:	b25a      	sxtb	r2, r3
 8009a02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a04:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8009a08:	2301      	movs	r3, #1
 8009a0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8009a0c:	e001      	b.n	8009a12 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009a0e:	2300      	movs	r3, #0
 8009a10:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009a12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a14:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009a16:	697b      	ldr	r3, [r7, #20]
 8009a18:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009a1c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009a1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8009a20:	4618      	mov	r0, r3
 8009a22:	3740      	adds	r7, #64	@ 0x40
 8009a24:	46bd      	mov	sp, r7
 8009a26:	bd80      	pop	{r7, pc}

08009a28 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009a28:	b580      	push	{r7, lr}
 8009a2a:	b08c      	sub	sp, #48	@ 0x30
 8009a2c:	af00      	add	r7, sp, #0
 8009a2e:	60f8      	str	r0, [r7, #12]
 8009a30:	60b9      	str	r1, [r7, #8]
 8009a32:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009a34:	2300      	movs	r3, #0
 8009a36:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009a3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d10b      	bne.n	8009a5a <xQueueReceive+0x32>
	__asm volatile
 8009a42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a46:	f383 8811 	msr	BASEPRI, r3
 8009a4a:	f3bf 8f6f 	isb	sy
 8009a4e:	f3bf 8f4f 	dsb	sy
 8009a52:	623b      	str	r3, [r7, #32]
}
 8009a54:	bf00      	nop
 8009a56:	bf00      	nop
 8009a58:	e7fd      	b.n	8009a56 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009a5a:	68bb      	ldr	r3, [r7, #8]
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d103      	bne.n	8009a68 <xQueueReceive+0x40>
 8009a60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d101      	bne.n	8009a6c <xQueueReceive+0x44>
 8009a68:	2301      	movs	r3, #1
 8009a6a:	e000      	b.n	8009a6e <xQueueReceive+0x46>
 8009a6c:	2300      	movs	r3, #0
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d10b      	bne.n	8009a8a <xQueueReceive+0x62>
	__asm volatile
 8009a72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a76:	f383 8811 	msr	BASEPRI, r3
 8009a7a:	f3bf 8f6f 	isb	sy
 8009a7e:	f3bf 8f4f 	dsb	sy
 8009a82:	61fb      	str	r3, [r7, #28]
}
 8009a84:	bf00      	nop
 8009a86:	bf00      	nop
 8009a88:	e7fd      	b.n	8009a86 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009a8a:	f001 fa01 	bl	800ae90 <xTaskGetSchedulerState>
 8009a8e:	4603      	mov	r3, r0
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d102      	bne.n	8009a9a <xQueueReceive+0x72>
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d101      	bne.n	8009a9e <xQueueReceive+0x76>
 8009a9a:	2301      	movs	r3, #1
 8009a9c:	e000      	b.n	8009aa0 <xQueueReceive+0x78>
 8009a9e:	2300      	movs	r3, #0
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d10b      	bne.n	8009abc <xQueueReceive+0x94>
	__asm volatile
 8009aa4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009aa8:	f383 8811 	msr	BASEPRI, r3
 8009aac:	f3bf 8f6f 	isb	sy
 8009ab0:	f3bf 8f4f 	dsb	sy
 8009ab4:	61bb      	str	r3, [r7, #24]
}
 8009ab6:	bf00      	nop
 8009ab8:	bf00      	nop
 8009aba:	e7fd      	b.n	8009ab8 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009abc:	f002 f854 	bl	800bb68 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009ac0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ac2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ac4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009ac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	d01f      	beq.n	8009b0c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009acc:	68b9      	ldr	r1, [r7, #8]
 8009ace:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009ad0:	f000 faa0 	bl	800a014 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009ad4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ad6:	1e5a      	subs	r2, r3, #1
 8009ad8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ada:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009adc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ade:	691b      	ldr	r3, [r3, #16]
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d00f      	beq.n	8009b04 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009ae4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ae6:	3310      	adds	r3, #16
 8009ae8:	4618      	mov	r0, r3
 8009aea:	f001 f801 	bl	800aaf0 <xTaskRemoveFromEventList>
 8009aee:	4603      	mov	r3, r0
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d007      	beq.n	8009b04 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009af4:	4b3c      	ldr	r3, [pc, #240]	@ (8009be8 <xQueueReceive+0x1c0>)
 8009af6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009afa:	601a      	str	r2, [r3, #0]
 8009afc:	f3bf 8f4f 	dsb	sy
 8009b00:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009b04:	f002 f862 	bl	800bbcc <vPortExitCritical>
				return pdPASS;
 8009b08:	2301      	movs	r3, #1
 8009b0a:	e069      	b.n	8009be0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d103      	bne.n	8009b1a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009b12:	f002 f85b 	bl	800bbcc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009b16:	2300      	movs	r3, #0
 8009b18:	e062      	b.n	8009be0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009b1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d106      	bne.n	8009b2e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009b20:	f107 0310 	add.w	r3, r7, #16
 8009b24:	4618      	mov	r0, r3
 8009b26:	f001 f847 	bl	800abb8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009b2a:	2301      	movs	r3, #1
 8009b2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009b2e:	f002 f84d 	bl	800bbcc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009b32:	f000 fdb7 	bl	800a6a4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009b36:	f002 f817 	bl	800bb68 <vPortEnterCritical>
 8009b3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b3c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009b40:	b25b      	sxtb	r3, r3
 8009b42:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009b46:	d103      	bne.n	8009b50 <xQueueReceive+0x128>
 8009b48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b4a:	2200      	movs	r2, #0
 8009b4c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009b50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b52:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009b56:	b25b      	sxtb	r3, r3
 8009b58:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009b5c:	d103      	bne.n	8009b66 <xQueueReceive+0x13e>
 8009b5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b60:	2200      	movs	r2, #0
 8009b62:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009b66:	f002 f831 	bl	800bbcc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009b6a:	1d3a      	adds	r2, r7, #4
 8009b6c:	f107 0310 	add.w	r3, r7, #16
 8009b70:	4611      	mov	r1, r2
 8009b72:	4618      	mov	r0, r3
 8009b74:	f001 f836 	bl	800abe4 <xTaskCheckForTimeOut>
 8009b78:	4603      	mov	r3, r0
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d123      	bne.n	8009bc6 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009b7e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009b80:	f000 fac0 	bl	800a104 <prvIsQueueEmpty>
 8009b84:	4603      	mov	r3, r0
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d017      	beq.n	8009bba <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009b8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b8c:	3324      	adds	r3, #36	@ 0x24
 8009b8e:	687a      	ldr	r2, [r7, #4]
 8009b90:	4611      	mov	r1, r2
 8009b92:	4618      	mov	r0, r3
 8009b94:	f000 ff5a 	bl	800aa4c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009b98:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009b9a:	f000 fa61 	bl	800a060 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009b9e:	f000 fd8f 	bl	800a6c0 <xTaskResumeAll>
 8009ba2:	4603      	mov	r3, r0
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d189      	bne.n	8009abc <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8009ba8:	4b0f      	ldr	r3, [pc, #60]	@ (8009be8 <xQueueReceive+0x1c0>)
 8009baa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009bae:	601a      	str	r2, [r3, #0]
 8009bb0:	f3bf 8f4f 	dsb	sy
 8009bb4:	f3bf 8f6f 	isb	sy
 8009bb8:	e780      	b.n	8009abc <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009bba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009bbc:	f000 fa50 	bl	800a060 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009bc0:	f000 fd7e 	bl	800a6c0 <xTaskResumeAll>
 8009bc4:	e77a      	b.n	8009abc <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009bc6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009bc8:	f000 fa4a 	bl	800a060 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009bcc:	f000 fd78 	bl	800a6c0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009bd0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009bd2:	f000 fa97 	bl	800a104 <prvIsQueueEmpty>
 8009bd6:	4603      	mov	r3, r0
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	f43f af6f 	beq.w	8009abc <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009bde:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009be0:	4618      	mov	r0, r3
 8009be2:	3730      	adds	r7, #48	@ 0x30
 8009be4:	46bd      	mov	sp, r7
 8009be6:	bd80      	pop	{r7, pc}
 8009be8:	e000ed04 	.word	0xe000ed04

08009bec <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8009bec:	b580      	push	{r7, lr}
 8009bee:	b08e      	sub	sp, #56	@ 0x38
 8009bf0:	af00      	add	r7, sp, #0
 8009bf2:	6078      	str	r0, [r7, #4]
 8009bf4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8009bf6:	2300      	movs	r3, #0
 8009bf8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8009bfe:	2300      	movs	r3, #0
 8009c00:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009c02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d10b      	bne.n	8009c20 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8009c08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c0c:	f383 8811 	msr	BASEPRI, r3
 8009c10:	f3bf 8f6f 	isb	sy
 8009c14:	f3bf 8f4f 	dsb	sy
 8009c18:	623b      	str	r3, [r7, #32]
}
 8009c1a:	bf00      	nop
 8009c1c:	bf00      	nop
 8009c1e:	e7fd      	b.n	8009c1c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8009c20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d00b      	beq.n	8009c40 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8009c28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c2c:	f383 8811 	msr	BASEPRI, r3
 8009c30:	f3bf 8f6f 	isb	sy
 8009c34:	f3bf 8f4f 	dsb	sy
 8009c38:	61fb      	str	r3, [r7, #28]
}
 8009c3a:	bf00      	nop
 8009c3c:	bf00      	nop
 8009c3e:	e7fd      	b.n	8009c3c <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009c40:	f001 f926 	bl	800ae90 <xTaskGetSchedulerState>
 8009c44:	4603      	mov	r3, r0
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d102      	bne.n	8009c50 <xQueueSemaphoreTake+0x64>
 8009c4a:	683b      	ldr	r3, [r7, #0]
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d101      	bne.n	8009c54 <xQueueSemaphoreTake+0x68>
 8009c50:	2301      	movs	r3, #1
 8009c52:	e000      	b.n	8009c56 <xQueueSemaphoreTake+0x6a>
 8009c54:	2300      	movs	r3, #0
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d10b      	bne.n	8009c72 <xQueueSemaphoreTake+0x86>
	__asm volatile
 8009c5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c5e:	f383 8811 	msr	BASEPRI, r3
 8009c62:	f3bf 8f6f 	isb	sy
 8009c66:	f3bf 8f4f 	dsb	sy
 8009c6a:	61bb      	str	r3, [r7, #24]
}
 8009c6c:	bf00      	nop
 8009c6e:	bf00      	nop
 8009c70:	e7fd      	b.n	8009c6e <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009c72:	f001 ff79 	bl	800bb68 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8009c76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c7a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8009c7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d024      	beq.n	8009ccc <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8009c82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c84:	1e5a      	subs	r2, r3, #1
 8009c86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c88:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009c8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d104      	bne.n	8009c9c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8009c92:	f001 fa77 	bl	800b184 <pvTaskIncrementMutexHeldCount>
 8009c96:	4602      	mov	r2, r0
 8009c98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c9a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009c9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c9e:	691b      	ldr	r3, [r3, #16]
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d00f      	beq.n	8009cc4 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009ca4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ca6:	3310      	adds	r3, #16
 8009ca8:	4618      	mov	r0, r3
 8009caa:	f000 ff21 	bl	800aaf0 <xTaskRemoveFromEventList>
 8009cae:	4603      	mov	r3, r0
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d007      	beq.n	8009cc4 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009cb4:	4b54      	ldr	r3, [pc, #336]	@ (8009e08 <xQueueSemaphoreTake+0x21c>)
 8009cb6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009cba:	601a      	str	r2, [r3, #0]
 8009cbc:	f3bf 8f4f 	dsb	sy
 8009cc0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009cc4:	f001 ff82 	bl	800bbcc <vPortExitCritical>
				return pdPASS;
 8009cc8:	2301      	movs	r3, #1
 8009cca:	e098      	b.n	8009dfe <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009ccc:	683b      	ldr	r3, [r7, #0]
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d112      	bne.n	8009cf8 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8009cd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d00b      	beq.n	8009cf0 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8009cd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cdc:	f383 8811 	msr	BASEPRI, r3
 8009ce0:	f3bf 8f6f 	isb	sy
 8009ce4:	f3bf 8f4f 	dsb	sy
 8009ce8:	617b      	str	r3, [r7, #20]
}
 8009cea:	bf00      	nop
 8009cec:	bf00      	nop
 8009cee:	e7fd      	b.n	8009cec <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8009cf0:	f001 ff6c 	bl	800bbcc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009cf4:	2300      	movs	r3, #0
 8009cf6:	e082      	b.n	8009dfe <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009cf8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d106      	bne.n	8009d0c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009cfe:	f107 030c 	add.w	r3, r7, #12
 8009d02:	4618      	mov	r0, r3
 8009d04:	f000 ff58 	bl	800abb8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009d08:	2301      	movs	r3, #1
 8009d0a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009d0c:	f001 ff5e 	bl	800bbcc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009d10:	f000 fcc8 	bl	800a6a4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009d14:	f001 ff28 	bl	800bb68 <vPortEnterCritical>
 8009d18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d1a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009d1e:	b25b      	sxtb	r3, r3
 8009d20:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009d24:	d103      	bne.n	8009d2e <xQueueSemaphoreTake+0x142>
 8009d26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d28:	2200      	movs	r2, #0
 8009d2a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009d2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d30:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009d34:	b25b      	sxtb	r3, r3
 8009d36:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009d3a:	d103      	bne.n	8009d44 <xQueueSemaphoreTake+0x158>
 8009d3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d3e:	2200      	movs	r2, #0
 8009d40:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009d44:	f001 ff42 	bl	800bbcc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009d48:	463a      	mov	r2, r7
 8009d4a:	f107 030c 	add.w	r3, r7, #12
 8009d4e:	4611      	mov	r1, r2
 8009d50:	4618      	mov	r0, r3
 8009d52:	f000 ff47 	bl	800abe4 <xTaskCheckForTimeOut>
 8009d56:	4603      	mov	r3, r0
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d132      	bne.n	8009dc2 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009d5c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009d5e:	f000 f9d1 	bl	800a104 <prvIsQueueEmpty>
 8009d62:	4603      	mov	r3, r0
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d026      	beq.n	8009db6 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009d68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	d109      	bne.n	8009d84 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8009d70:	f001 fefa 	bl	800bb68 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009d74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d76:	689b      	ldr	r3, [r3, #8]
 8009d78:	4618      	mov	r0, r3
 8009d7a:	f001 f8a7 	bl	800aecc <xTaskPriorityInherit>
 8009d7e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8009d80:	f001 ff24 	bl	800bbcc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009d84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d86:	3324      	adds	r3, #36	@ 0x24
 8009d88:	683a      	ldr	r2, [r7, #0]
 8009d8a:	4611      	mov	r1, r2
 8009d8c:	4618      	mov	r0, r3
 8009d8e:	f000 fe5d 	bl	800aa4c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009d92:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009d94:	f000 f964 	bl	800a060 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009d98:	f000 fc92 	bl	800a6c0 <xTaskResumeAll>
 8009d9c:	4603      	mov	r3, r0
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	f47f af67 	bne.w	8009c72 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8009da4:	4b18      	ldr	r3, [pc, #96]	@ (8009e08 <xQueueSemaphoreTake+0x21c>)
 8009da6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009daa:	601a      	str	r2, [r3, #0]
 8009dac:	f3bf 8f4f 	dsb	sy
 8009db0:	f3bf 8f6f 	isb	sy
 8009db4:	e75d      	b.n	8009c72 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8009db6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009db8:	f000 f952 	bl	800a060 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009dbc:	f000 fc80 	bl	800a6c0 <xTaskResumeAll>
 8009dc0:	e757      	b.n	8009c72 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8009dc2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009dc4:	f000 f94c 	bl	800a060 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009dc8:	f000 fc7a 	bl	800a6c0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009dcc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009dce:	f000 f999 	bl	800a104 <prvIsQueueEmpty>
 8009dd2:	4603      	mov	r3, r0
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	f43f af4c 	beq.w	8009c72 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8009dda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	d00d      	beq.n	8009dfc <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8009de0:	f001 fec2 	bl	800bb68 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8009de4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009de6:	f000 f893 	bl	8009f10 <prvGetDisinheritPriorityAfterTimeout>
 8009dea:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8009dec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009dee:	689b      	ldr	r3, [r3, #8]
 8009df0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009df2:	4618      	mov	r0, r3
 8009df4:	f001 f942 	bl	800b07c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8009df8:	f001 fee8 	bl	800bbcc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009dfc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009dfe:	4618      	mov	r0, r3
 8009e00:	3738      	adds	r7, #56	@ 0x38
 8009e02:	46bd      	mov	sp, r7
 8009e04:	bd80      	pop	{r7, pc}
 8009e06:	bf00      	nop
 8009e08:	e000ed04 	.word	0xe000ed04

08009e0c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009e0c:	b580      	push	{r7, lr}
 8009e0e:	b08e      	sub	sp, #56	@ 0x38
 8009e10:	af00      	add	r7, sp, #0
 8009e12:	60f8      	str	r0, [r7, #12]
 8009e14:	60b9      	str	r1, [r7, #8]
 8009e16:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8009e1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d10b      	bne.n	8009e3a <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8009e22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e26:	f383 8811 	msr	BASEPRI, r3
 8009e2a:	f3bf 8f6f 	isb	sy
 8009e2e:	f3bf 8f4f 	dsb	sy
 8009e32:	623b      	str	r3, [r7, #32]
}
 8009e34:	bf00      	nop
 8009e36:	bf00      	nop
 8009e38:	e7fd      	b.n	8009e36 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009e3a:	68bb      	ldr	r3, [r7, #8]
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d103      	bne.n	8009e48 <xQueueReceiveFromISR+0x3c>
 8009e40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d101      	bne.n	8009e4c <xQueueReceiveFromISR+0x40>
 8009e48:	2301      	movs	r3, #1
 8009e4a:	e000      	b.n	8009e4e <xQueueReceiveFromISR+0x42>
 8009e4c:	2300      	movs	r3, #0
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d10b      	bne.n	8009e6a <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8009e52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e56:	f383 8811 	msr	BASEPRI, r3
 8009e5a:	f3bf 8f6f 	isb	sy
 8009e5e:	f3bf 8f4f 	dsb	sy
 8009e62:	61fb      	str	r3, [r7, #28]
}
 8009e64:	bf00      	nop
 8009e66:	bf00      	nop
 8009e68:	e7fd      	b.n	8009e66 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009e6a:	f001 ff5d 	bl	800bd28 <vPortValidateInterruptPriority>
	__asm volatile
 8009e6e:	f3ef 8211 	mrs	r2, BASEPRI
 8009e72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e76:	f383 8811 	msr	BASEPRI, r3
 8009e7a:	f3bf 8f6f 	isb	sy
 8009e7e:	f3bf 8f4f 	dsb	sy
 8009e82:	61ba      	str	r2, [r7, #24]
 8009e84:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8009e86:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009e88:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009e8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e8e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009e90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d02f      	beq.n	8009ef6 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8009e96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e98:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009e9c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009ea0:	68b9      	ldr	r1, [r7, #8]
 8009ea2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009ea4:	f000 f8b6 	bl	800a014 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009ea8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009eaa:	1e5a      	subs	r2, r3, #1
 8009eac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009eae:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8009eb0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009eb4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009eb8:	d112      	bne.n	8009ee0 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009eba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ebc:	691b      	ldr	r3, [r3, #16]
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d016      	beq.n	8009ef0 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009ec2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ec4:	3310      	adds	r3, #16
 8009ec6:	4618      	mov	r0, r3
 8009ec8:	f000 fe12 	bl	800aaf0 <xTaskRemoveFromEventList>
 8009ecc:	4603      	mov	r3, r0
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d00e      	beq.n	8009ef0 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	d00b      	beq.n	8009ef0 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	2201      	movs	r2, #1
 8009edc:	601a      	str	r2, [r3, #0]
 8009ede:	e007      	b.n	8009ef0 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8009ee0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009ee4:	3301      	adds	r3, #1
 8009ee6:	b2db      	uxtb	r3, r3
 8009ee8:	b25a      	sxtb	r2, r3
 8009eea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009eec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8009ef0:	2301      	movs	r3, #1
 8009ef2:	637b      	str	r3, [r7, #52]	@ 0x34
 8009ef4:	e001      	b.n	8009efa <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8009ef6:	2300      	movs	r3, #0
 8009ef8:	637b      	str	r3, [r7, #52]	@ 0x34
 8009efa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009efc:	613b      	str	r3, [r7, #16]
	__asm volatile
 8009efe:	693b      	ldr	r3, [r7, #16]
 8009f00:	f383 8811 	msr	BASEPRI, r3
}
 8009f04:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009f06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8009f08:	4618      	mov	r0, r3
 8009f0a:	3738      	adds	r7, #56	@ 0x38
 8009f0c:	46bd      	mov	sp, r7
 8009f0e:	bd80      	pop	{r7, pc}

08009f10 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8009f10:	b480      	push	{r7}
 8009f12:	b085      	sub	sp, #20
 8009f14:	af00      	add	r7, sp, #0
 8009f16:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d006      	beq.n	8009f2e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8009f2a:	60fb      	str	r3, [r7, #12]
 8009f2c:	e001      	b.n	8009f32 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8009f2e:	2300      	movs	r3, #0
 8009f30:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8009f32:	68fb      	ldr	r3, [r7, #12]
	}
 8009f34:	4618      	mov	r0, r3
 8009f36:	3714      	adds	r7, #20
 8009f38:	46bd      	mov	sp, r7
 8009f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f3e:	4770      	bx	lr

08009f40 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009f40:	b580      	push	{r7, lr}
 8009f42:	b086      	sub	sp, #24
 8009f44:	af00      	add	r7, sp, #0
 8009f46:	60f8      	str	r0, [r7, #12]
 8009f48:	60b9      	str	r1, [r7, #8]
 8009f4a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009f4c:	2300      	movs	r3, #0
 8009f4e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f54:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d10d      	bne.n	8009f7a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	2b00      	cmp	r3, #0
 8009f64:	d14d      	bne.n	800a002 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	689b      	ldr	r3, [r3, #8]
 8009f6a:	4618      	mov	r0, r3
 8009f6c:	f001 f816 	bl	800af9c <xTaskPriorityDisinherit>
 8009f70:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	2200      	movs	r2, #0
 8009f76:	609a      	str	r2, [r3, #8]
 8009f78:	e043      	b.n	800a002 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d119      	bne.n	8009fb4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	6858      	ldr	r0, [r3, #4]
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f88:	461a      	mov	r2, r3
 8009f8a:	68b9      	ldr	r1, [r7, #8]
 8009f8c:	f002 fa99 	bl	800c4c2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	685a      	ldr	r2, [r3, #4]
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f98:	441a      	add	r2, r3
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	685a      	ldr	r2, [r3, #4]
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	689b      	ldr	r3, [r3, #8]
 8009fa6:	429a      	cmp	r2, r3
 8009fa8:	d32b      	bcc.n	800a002 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	681a      	ldr	r2, [r3, #0]
 8009fae:	68fb      	ldr	r3, [r7, #12]
 8009fb0:	605a      	str	r2, [r3, #4]
 8009fb2:	e026      	b.n	800a002 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	68d8      	ldr	r0, [r3, #12]
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009fbc:	461a      	mov	r2, r3
 8009fbe:	68b9      	ldr	r1, [r7, #8]
 8009fc0:	f002 fa7f 	bl	800c4c2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	68da      	ldr	r2, [r3, #12]
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009fcc:	425b      	negs	r3, r3
 8009fce:	441a      	add	r2, r3
 8009fd0:	68fb      	ldr	r3, [r7, #12]
 8009fd2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	68da      	ldr	r2, [r3, #12]
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	429a      	cmp	r2, r3
 8009fde:	d207      	bcs.n	8009ff0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	689a      	ldr	r2, [r3, #8]
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009fe8:	425b      	negs	r3, r3
 8009fea:	441a      	add	r2, r3
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	2b02      	cmp	r3, #2
 8009ff4:	d105      	bne.n	800a002 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009ff6:	693b      	ldr	r3, [r7, #16]
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d002      	beq.n	800a002 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009ffc:	693b      	ldr	r3, [r7, #16]
 8009ffe:	3b01      	subs	r3, #1
 800a000:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a002:	693b      	ldr	r3, [r7, #16]
 800a004:	1c5a      	adds	r2, r3, #1
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800a00a:	697b      	ldr	r3, [r7, #20]
}
 800a00c:	4618      	mov	r0, r3
 800a00e:	3718      	adds	r7, #24
 800a010:	46bd      	mov	sp, r7
 800a012:	bd80      	pop	{r7, pc}

0800a014 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a014:	b580      	push	{r7, lr}
 800a016:	b082      	sub	sp, #8
 800a018:	af00      	add	r7, sp, #0
 800a01a:	6078      	str	r0, [r7, #4]
 800a01c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a022:	2b00      	cmp	r3, #0
 800a024:	d018      	beq.n	800a058 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	68da      	ldr	r2, [r3, #12]
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a02e:	441a      	add	r2, r3
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	68da      	ldr	r2, [r3, #12]
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	689b      	ldr	r3, [r3, #8]
 800a03c:	429a      	cmp	r2, r3
 800a03e:	d303      	bcc.n	800a048 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	681a      	ldr	r2, [r3, #0]
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	68d9      	ldr	r1, [r3, #12]
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a050:	461a      	mov	r2, r3
 800a052:	6838      	ldr	r0, [r7, #0]
 800a054:	f002 fa35 	bl	800c4c2 <memcpy>
	}
}
 800a058:	bf00      	nop
 800a05a:	3708      	adds	r7, #8
 800a05c:	46bd      	mov	sp, r7
 800a05e:	bd80      	pop	{r7, pc}

0800a060 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a060:	b580      	push	{r7, lr}
 800a062:	b084      	sub	sp, #16
 800a064:	af00      	add	r7, sp, #0
 800a066:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a068:	f001 fd7e 	bl	800bb68 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a072:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a074:	e011      	b.n	800a09a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d012      	beq.n	800a0a4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	3324      	adds	r3, #36	@ 0x24
 800a082:	4618      	mov	r0, r3
 800a084:	f000 fd34 	bl	800aaf0 <xTaskRemoveFromEventList>
 800a088:	4603      	mov	r3, r0
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d001      	beq.n	800a092 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a08e:	f000 fe0d 	bl	800acac <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a092:	7bfb      	ldrb	r3, [r7, #15]
 800a094:	3b01      	subs	r3, #1
 800a096:	b2db      	uxtb	r3, r3
 800a098:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a09a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	dce9      	bgt.n	800a076 <prvUnlockQueue+0x16>
 800a0a2:	e000      	b.n	800a0a6 <prvUnlockQueue+0x46>
					break;
 800a0a4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	22ff      	movs	r2, #255	@ 0xff
 800a0aa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800a0ae:	f001 fd8d 	bl	800bbcc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a0b2:	f001 fd59 	bl	800bb68 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a0bc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a0be:	e011      	b.n	800a0e4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	691b      	ldr	r3, [r3, #16]
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d012      	beq.n	800a0ee <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	3310      	adds	r3, #16
 800a0cc:	4618      	mov	r0, r3
 800a0ce:	f000 fd0f 	bl	800aaf0 <xTaskRemoveFromEventList>
 800a0d2:	4603      	mov	r3, r0
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d001      	beq.n	800a0dc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a0d8:	f000 fde8 	bl	800acac <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a0dc:	7bbb      	ldrb	r3, [r7, #14]
 800a0de:	3b01      	subs	r3, #1
 800a0e0:	b2db      	uxtb	r3, r3
 800a0e2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a0e4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	dce9      	bgt.n	800a0c0 <prvUnlockQueue+0x60>
 800a0ec:	e000      	b.n	800a0f0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a0ee:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	22ff      	movs	r2, #255	@ 0xff
 800a0f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800a0f8:	f001 fd68 	bl	800bbcc <vPortExitCritical>
}
 800a0fc:	bf00      	nop
 800a0fe:	3710      	adds	r7, #16
 800a100:	46bd      	mov	sp, r7
 800a102:	bd80      	pop	{r7, pc}

0800a104 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a104:	b580      	push	{r7, lr}
 800a106:	b084      	sub	sp, #16
 800a108:	af00      	add	r7, sp, #0
 800a10a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a10c:	f001 fd2c 	bl	800bb68 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a114:	2b00      	cmp	r3, #0
 800a116:	d102      	bne.n	800a11e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a118:	2301      	movs	r3, #1
 800a11a:	60fb      	str	r3, [r7, #12]
 800a11c:	e001      	b.n	800a122 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a11e:	2300      	movs	r3, #0
 800a120:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a122:	f001 fd53 	bl	800bbcc <vPortExitCritical>

	return xReturn;
 800a126:	68fb      	ldr	r3, [r7, #12]
}
 800a128:	4618      	mov	r0, r3
 800a12a:	3710      	adds	r7, #16
 800a12c:	46bd      	mov	sp, r7
 800a12e:	bd80      	pop	{r7, pc}

0800a130 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a130:	b580      	push	{r7, lr}
 800a132:	b084      	sub	sp, #16
 800a134:	af00      	add	r7, sp, #0
 800a136:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a138:	f001 fd16 	bl	800bb68 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a144:	429a      	cmp	r2, r3
 800a146:	d102      	bne.n	800a14e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a148:	2301      	movs	r3, #1
 800a14a:	60fb      	str	r3, [r7, #12]
 800a14c:	e001      	b.n	800a152 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a14e:	2300      	movs	r3, #0
 800a150:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a152:	f001 fd3b 	bl	800bbcc <vPortExitCritical>

	return xReturn;
 800a156:	68fb      	ldr	r3, [r7, #12]
}
 800a158:	4618      	mov	r0, r3
 800a15a:	3710      	adds	r7, #16
 800a15c:	46bd      	mov	sp, r7
 800a15e:	bd80      	pop	{r7, pc}

0800a160 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a160:	b480      	push	{r7}
 800a162:	b085      	sub	sp, #20
 800a164:	af00      	add	r7, sp, #0
 800a166:	6078      	str	r0, [r7, #4]
 800a168:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a16a:	2300      	movs	r3, #0
 800a16c:	60fb      	str	r3, [r7, #12]
 800a16e:	e014      	b.n	800a19a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a170:	4a0f      	ldr	r2, [pc, #60]	@ (800a1b0 <vQueueAddToRegistry+0x50>)
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d10b      	bne.n	800a194 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a17c:	490c      	ldr	r1, [pc, #48]	@ (800a1b0 <vQueueAddToRegistry+0x50>)
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	683a      	ldr	r2, [r7, #0]
 800a182:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a186:	4a0a      	ldr	r2, [pc, #40]	@ (800a1b0 <vQueueAddToRegistry+0x50>)
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	00db      	lsls	r3, r3, #3
 800a18c:	4413      	add	r3, r2
 800a18e:	687a      	ldr	r2, [r7, #4]
 800a190:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a192:	e006      	b.n	800a1a2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	3301      	adds	r3, #1
 800a198:	60fb      	str	r3, [r7, #12]
 800a19a:	68fb      	ldr	r3, [r7, #12]
 800a19c:	2b07      	cmp	r3, #7
 800a19e:	d9e7      	bls.n	800a170 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a1a0:	bf00      	nop
 800a1a2:	bf00      	nop
 800a1a4:	3714      	adds	r7, #20
 800a1a6:	46bd      	mov	sp, r7
 800a1a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ac:	4770      	bx	lr
 800a1ae:	bf00      	nop
 800a1b0:	24000c1c 	.word	0x24000c1c

0800a1b4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a1b4:	b580      	push	{r7, lr}
 800a1b6:	b086      	sub	sp, #24
 800a1b8:	af00      	add	r7, sp, #0
 800a1ba:	60f8      	str	r0, [r7, #12]
 800a1bc:	60b9      	str	r1, [r7, #8]
 800a1be:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a1c4:	f001 fcd0 	bl	800bb68 <vPortEnterCritical>
 800a1c8:	697b      	ldr	r3, [r7, #20]
 800a1ca:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a1ce:	b25b      	sxtb	r3, r3
 800a1d0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a1d4:	d103      	bne.n	800a1de <vQueueWaitForMessageRestricted+0x2a>
 800a1d6:	697b      	ldr	r3, [r7, #20]
 800a1d8:	2200      	movs	r2, #0
 800a1da:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a1de:	697b      	ldr	r3, [r7, #20]
 800a1e0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a1e4:	b25b      	sxtb	r3, r3
 800a1e6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a1ea:	d103      	bne.n	800a1f4 <vQueueWaitForMessageRestricted+0x40>
 800a1ec:	697b      	ldr	r3, [r7, #20]
 800a1ee:	2200      	movs	r2, #0
 800a1f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a1f4:	f001 fcea 	bl	800bbcc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a1f8:	697b      	ldr	r3, [r7, #20]
 800a1fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d106      	bne.n	800a20e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a200:	697b      	ldr	r3, [r7, #20]
 800a202:	3324      	adds	r3, #36	@ 0x24
 800a204:	687a      	ldr	r2, [r7, #4]
 800a206:	68b9      	ldr	r1, [r7, #8]
 800a208:	4618      	mov	r0, r3
 800a20a:	f000 fc45 	bl	800aa98 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a20e:	6978      	ldr	r0, [r7, #20]
 800a210:	f7ff ff26 	bl	800a060 <prvUnlockQueue>
	}
 800a214:	bf00      	nop
 800a216:	3718      	adds	r7, #24
 800a218:	46bd      	mov	sp, r7
 800a21a:	bd80      	pop	{r7, pc}

0800a21c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a21c:	b580      	push	{r7, lr}
 800a21e:	b08e      	sub	sp, #56	@ 0x38
 800a220:	af04      	add	r7, sp, #16
 800a222:	60f8      	str	r0, [r7, #12]
 800a224:	60b9      	str	r1, [r7, #8]
 800a226:	607a      	str	r2, [r7, #4]
 800a228:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a22a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	d10b      	bne.n	800a248 <xTaskCreateStatic+0x2c>
	__asm volatile
 800a230:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a234:	f383 8811 	msr	BASEPRI, r3
 800a238:	f3bf 8f6f 	isb	sy
 800a23c:	f3bf 8f4f 	dsb	sy
 800a240:	623b      	str	r3, [r7, #32]
}
 800a242:	bf00      	nop
 800a244:	bf00      	nop
 800a246:	e7fd      	b.n	800a244 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a248:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d10b      	bne.n	800a266 <xTaskCreateStatic+0x4a>
	__asm volatile
 800a24e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a252:	f383 8811 	msr	BASEPRI, r3
 800a256:	f3bf 8f6f 	isb	sy
 800a25a:	f3bf 8f4f 	dsb	sy
 800a25e:	61fb      	str	r3, [r7, #28]
}
 800a260:	bf00      	nop
 800a262:	bf00      	nop
 800a264:	e7fd      	b.n	800a262 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a266:	235c      	movs	r3, #92	@ 0x5c
 800a268:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a26a:	693b      	ldr	r3, [r7, #16]
 800a26c:	2b5c      	cmp	r3, #92	@ 0x5c
 800a26e:	d00b      	beq.n	800a288 <xTaskCreateStatic+0x6c>
	__asm volatile
 800a270:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a274:	f383 8811 	msr	BASEPRI, r3
 800a278:	f3bf 8f6f 	isb	sy
 800a27c:	f3bf 8f4f 	dsb	sy
 800a280:	61bb      	str	r3, [r7, #24]
}
 800a282:	bf00      	nop
 800a284:	bf00      	nop
 800a286:	e7fd      	b.n	800a284 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a288:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a28a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	d01e      	beq.n	800a2ce <xTaskCreateStatic+0xb2>
 800a290:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a292:	2b00      	cmp	r3, #0
 800a294:	d01b      	beq.n	800a2ce <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a296:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a298:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a29a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a29c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a29e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a2a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2a2:	2202      	movs	r2, #2
 800a2a4:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a2a8:	2300      	movs	r3, #0
 800a2aa:	9303      	str	r3, [sp, #12]
 800a2ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2ae:	9302      	str	r3, [sp, #8]
 800a2b0:	f107 0314 	add.w	r3, r7, #20
 800a2b4:	9301      	str	r3, [sp, #4]
 800a2b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2b8:	9300      	str	r3, [sp, #0]
 800a2ba:	683b      	ldr	r3, [r7, #0]
 800a2bc:	687a      	ldr	r2, [r7, #4]
 800a2be:	68b9      	ldr	r1, [r7, #8]
 800a2c0:	68f8      	ldr	r0, [r7, #12]
 800a2c2:	f000 f850 	bl	800a366 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a2c6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a2c8:	f000 f8de 	bl	800a488 <prvAddNewTaskToReadyList>
 800a2cc:	e001      	b.n	800a2d2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800a2ce:	2300      	movs	r3, #0
 800a2d0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a2d2:	697b      	ldr	r3, [r7, #20]
	}
 800a2d4:	4618      	mov	r0, r3
 800a2d6:	3728      	adds	r7, #40	@ 0x28
 800a2d8:	46bd      	mov	sp, r7
 800a2da:	bd80      	pop	{r7, pc}

0800a2dc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a2dc:	b580      	push	{r7, lr}
 800a2de:	b08c      	sub	sp, #48	@ 0x30
 800a2e0:	af04      	add	r7, sp, #16
 800a2e2:	60f8      	str	r0, [r7, #12]
 800a2e4:	60b9      	str	r1, [r7, #8]
 800a2e6:	603b      	str	r3, [r7, #0]
 800a2e8:	4613      	mov	r3, r2
 800a2ea:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a2ec:	88fb      	ldrh	r3, [r7, #6]
 800a2ee:	009b      	lsls	r3, r3, #2
 800a2f0:	4618      	mov	r0, r3
 800a2f2:	f001 fd5b 	bl	800bdac <pvPortMalloc>
 800a2f6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a2f8:	697b      	ldr	r3, [r7, #20]
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	d00e      	beq.n	800a31c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a2fe:	205c      	movs	r0, #92	@ 0x5c
 800a300:	f001 fd54 	bl	800bdac <pvPortMalloc>
 800a304:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a306:	69fb      	ldr	r3, [r7, #28]
 800a308:	2b00      	cmp	r3, #0
 800a30a:	d003      	beq.n	800a314 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a30c:	69fb      	ldr	r3, [r7, #28]
 800a30e:	697a      	ldr	r2, [r7, #20]
 800a310:	631a      	str	r2, [r3, #48]	@ 0x30
 800a312:	e005      	b.n	800a320 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a314:	6978      	ldr	r0, [r7, #20]
 800a316:	f001 fe17 	bl	800bf48 <vPortFree>
 800a31a:	e001      	b.n	800a320 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a31c:	2300      	movs	r3, #0
 800a31e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a320:	69fb      	ldr	r3, [r7, #28]
 800a322:	2b00      	cmp	r3, #0
 800a324:	d017      	beq.n	800a356 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a326:	69fb      	ldr	r3, [r7, #28]
 800a328:	2200      	movs	r2, #0
 800a32a:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a32e:	88fa      	ldrh	r2, [r7, #6]
 800a330:	2300      	movs	r3, #0
 800a332:	9303      	str	r3, [sp, #12]
 800a334:	69fb      	ldr	r3, [r7, #28]
 800a336:	9302      	str	r3, [sp, #8]
 800a338:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a33a:	9301      	str	r3, [sp, #4]
 800a33c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a33e:	9300      	str	r3, [sp, #0]
 800a340:	683b      	ldr	r3, [r7, #0]
 800a342:	68b9      	ldr	r1, [r7, #8]
 800a344:	68f8      	ldr	r0, [r7, #12]
 800a346:	f000 f80e 	bl	800a366 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a34a:	69f8      	ldr	r0, [r7, #28]
 800a34c:	f000 f89c 	bl	800a488 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a350:	2301      	movs	r3, #1
 800a352:	61bb      	str	r3, [r7, #24]
 800a354:	e002      	b.n	800a35c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a356:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a35a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a35c:	69bb      	ldr	r3, [r7, #24]
	}
 800a35e:	4618      	mov	r0, r3
 800a360:	3720      	adds	r7, #32
 800a362:	46bd      	mov	sp, r7
 800a364:	bd80      	pop	{r7, pc}

0800a366 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a366:	b580      	push	{r7, lr}
 800a368:	b088      	sub	sp, #32
 800a36a:	af00      	add	r7, sp, #0
 800a36c:	60f8      	str	r0, [r7, #12]
 800a36e:	60b9      	str	r1, [r7, #8]
 800a370:	607a      	str	r2, [r7, #4]
 800a372:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a374:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a376:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	009b      	lsls	r3, r3, #2
 800a37c:	461a      	mov	r2, r3
 800a37e:	21a5      	movs	r1, #165	@ 0xa5
 800a380:	f002 f86a 	bl	800c458 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a384:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a386:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a388:	6879      	ldr	r1, [r7, #4]
 800a38a:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800a38e:	440b      	add	r3, r1
 800a390:	009b      	lsls	r3, r3, #2
 800a392:	4413      	add	r3, r2
 800a394:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a396:	69bb      	ldr	r3, [r7, #24]
 800a398:	f023 0307 	bic.w	r3, r3, #7
 800a39c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a39e:	69bb      	ldr	r3, [r7, #24]
 800a3a0:	f003 0307 	and.w	r3, r3, #7
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d00b      	beq.n	800a3c0 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800a3a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3ac:	f383 8811 	msr	BASEPRI, r3
 800a3b0:	f3bf 8f6f 	isb	sy
 800a3b4:	f3bf 8f4f 	dsb	sy
 800a3b8:	617b      	str	r3, [r7, #20]
}
 800a3ba:	bf00      	nop
 800a3bc:	bf00      	nop
 800a3be:	e7fd      	b.n	800a3bc <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a3c0:	68bb      	ldr	r3, [r7, #8]
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d01f      	beq.n	800a406 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a3c6:	2300      	movs	r3, #0
 800a3c8:	61fb      	str	r3, [r7, #28]
 800a3ca:	e012      	b.n	800a3f2 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a3cc:	68ba      	ldr	r2, [r7, #8]
 800a3ce:	69fb      	ldr	r3, [r7, #28]
 800a3d0:	4413      	add	r3, r2
 800a3d2:	7819      	ldrb	r1, [r3, #0]
 800a3d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a3d6:	69fb      	ldr	r3, [r7, #28]
 800a3d8:	4413      	add	r3, r2
 800a3da:	3334      	adds	r3, #52	@ 0x34
 800a3dc:	460a      	mov	r2, r1
 800a3de:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a3e0:	68ba      	ldr	r2, [r7, #8]
 800a3e2:	69fb      	ldr	r3, [r7, #28]
 800a3e4:	4413      	add	r3, r2
 800a3e6:	781b      	ldrb	r3, [r3, #0]
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d006      	beq.n	800a3fa <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a3ec:	69fb      	ldr	r3, [r7, #28]
 800a3ee:	3301      	adds	r3, #1
 800a3f0:	61fb      	str	r3, [r7, #28]
 800a3f2:	69fb      	ldr	r3, [r7, #28]
 800a3f4:	2b0f      	cmp	r3, #15
 800a3f6:	d9e9      	bls.n	800a3cc <prvInitialiseNewTask+0x66>
 800a3f8:	e000      	b.n	800a3fc <prvInitialiseNewTask+0x96>
			{
				break;
 800a3fa:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a3fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3fe:	2200      	movs	r2, #0
 800a400:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a404:	e003      	b.n	800a40e <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a406:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a408:	2200      	movs	r2, #0
 800a40a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a40e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a410:	2b37      	cmp	r3, #55	@ 0x37
 800a412:	d901      	bls.n	800a418 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a414:	2337      	movs	r3, #55	@ 0x37
 800a416:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a418:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a41a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a41c:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a41e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a420:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a422:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800a424:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a426:	2200      	movs	r2, #0
 800a428:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a42a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a42c:	3304      	adds	r3, #4
 800a42e:	4618      	mov	r0, r3
 800a430:	f7fe fec8 	bl	80091c4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a434:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a436:	3318      	adds	r3, #24
 800a438:	4618      	mov	r0, r3
 800a43a:	f7fe fec3 	bl	80091c4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a43e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a440:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a442:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a444:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a446:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a44a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a44c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a44e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a450:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a452:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a454:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a456:	2200      	movs	r2, #0
 800a458:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a45a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a45c:	2200      	movs	r2, #0
 800a45e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a462:	683a      	ldr	r2, [r7, #0]
 800a464:	68f9      	ldr	r1, [r7, #12]
 800a466:	69b8      	ldr	r0, [r7, #24]
 800a468:	f001 fa4e 	bl	800b908 <pxPortInitialiseStack>
 800a46c:	4602      	mov	r2, r0
 800a46e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a470:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a472:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a474:	2b00      	cmp	r3, #0
 800a476:	d002      	beq.n	800a47e <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a478:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a47a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a47c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a47e:	bf00      	nop
 800a480:	3720      	adds	r7, #32
 800a482:	46bd      	mov	sp, r7
 800a484:	bd80      	pop	{r7, pc}
	...

0800a488 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a488:	b580      	push	{r7, lr}
 800a48a:	b082      	sub	sp, #8
 800a48c:	af00      	add	r7, sp, #0
 800a48e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a490:	f001 fb6a 	bl	800bb68 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a494:	4b2d      	ldr	r3, [pc, #180]	@ (800a54c <prvAddNewTaskToReadyList+0xc4>)
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	3301      	adds	r3, #1
 800a49a:	4a2c      	ldr	r2, [pc, #176]	@ (800a54c <prvAddNewTaskToReadyList+0xc4>)
 800a49c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a49e:	4b2c      	ldr	r3, [pc, #176]	@ (800a550 <prvAddNewTaskToReadyList+0xc8>)
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	d109      	bne.n	800a4ba <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a4a6:	4a2a      	ldr	r2, [pc, #168]	@ (800a550 <prvAddNewTaskToReadyList+0xc8>)
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a4ac:	4b27      	ldr	r3, [pc, #156]	@ (800a54c <prvAddNewTaskToReadyList+0xc4>)
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	2b01      	cmp	r3, #1
 800a4b2:	d110      	bne.n	800a4d6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a4b4:	f000 fc1e 	bl	800acf4 <prvInitialiseTaskLists>
 800a4b8:	e00d      	b.n	800a4d6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a4ba:	4b26      	ldr	r3, [pc, #152]	@ (800a554 <prvAddNewTaskToReadyList+0xcc>)
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d109      	bne.n	800a4d6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a4c2:	4b23      	ldr	r3, [pc, #140]	@ (800a550 <prvAddNewTaskToReadyList+0xc8>)
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4cc:	429a      	cmp	r2, r3
 800a4ce:	d802      	bhi.n	800a4d6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a4d0:	4a1f      	ldr	r2, [pc, #124]	@ (800a550 <prvAddNewTaskToReadyList+0xc8>)
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a4d6:	4b20      	ldr	r3, [pc, #128]	@ (800a558 <prvAddNewTaskToReadyList+0xd0>)
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	3301      	adds	r3, #1
 800a4dc:	4a1e      	ldr	r2, [pc, #120]	@ (800a558 <prvAddNewTaskToReadyList+0xd0>)
 800a4de:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a4e0:	4b1d      	ldr	r3, [pc, #116]	@ (800a558 <prvAddNewTaskToReadyList+0xd0>)
 800a4e2:	681a      	ldr	r2, [r3, #0]
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a4ec:	4b1b      	ldr	r3, [pc, #108]	@ (800a55c <prvAddNewTaskToReadyList+0xd4>)
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	429a      	cmp	r2, r3
 800a4f2:	d903      	bls.n	800a4fc <prvAddNewTaskToReadyList+0x74>
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4f8:	4a18      	ldr	r2, [pc, #96]	@ (800a55c <prvAddNewTaskToReadyList+0xd4>)
 800a4fa:	6013      	str	r3, [r2, #0]
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a500:	4613      	mov	r3, r2
 800a502:	009b      	lsls	r3, r3, #2
 800a504:	4413      	add	r3, r2
 800a506:	009b      	lsls	r3, r3, #2
 800a508:	4a15      	ldr	r2, [pc, #84]	@ (800a560 <prvAddNewTaskToReadyList+0xd8>)
 800a50a:	441a      	add	r2, r3
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	3304      	adds	r3, #4
 800a510:	4619      	mov	r1, r3
 800a512:	4610      	mov	r0, r2
 800a514:	f7fe fe63 	bl	80091de <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a518:	f001 fb58 	bl	800bbcc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a51c:	4b0d      	ldr	r3, [pc, #52]	@ (800a554 <prvAddNewTaskToReadyList+0xcc>)
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	2b00      	cmp	r3, #0
 800a522:	d00e      	beq.n	800a542 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a524:	4b0a      	ldr	r3, [pc, #40]	@ (800a550 <prvAddNewTaskToReadyList+0xc8>)
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a52e:	429a      	cmp	r2, r3
 800a530:	d207      	bcs.n	800a542 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a532:	4b0c      	ldr	r3, [pc, #48]	@ (800a564 <prvAddNewTaskToReadyList+0xdc>)
 800a534:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a538:	601a      	str	r2, [r3, #0]
 800a53a:	f3bf 8f4f 	dsb	sy
 800a53e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a542:	bf00      	nop
 800a544:	3708      	adds	r7, #8
 800a546:	46bd      	mov	sp, r7
 800a548:	bd80      	pop	{r7, pc}
 800a54a:	bf00      	nop
 800a54c:	24001130 	.word	0x24001130
 800a550:	24000c5c 	.word	0x24000c5c
 800a554:	2400113c 	.word	0x2400113c
 800a558:	2400114c 	.word	0x2400114c
 800a55c:	24001138 	.word	0x24001138
 800a560:	24000c60 	.word	0x24000c60
 800a564:	e000ed04 	.word	0xe000ed04

0800a568 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a568:	b580      	push	{r7, lr}
 800a56a:	b084      	sub	sp, #16
 800a56c:	af00      	add	r7, sp, #0
 800a56e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a570:	2300      	movs	r3, #0
 800a572:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	2b00      	cmp	r3, #0
 800a578:	d018      	beq.n	800a5ac <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a57a:	4b14      	ldr	r3, [pc, #80]	@ (800a5cc <vTaskDelay+0x64>)
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d00b      	beq.n	800a59a <vTaskDelay+0x32>
	__asm volatile
 800a582:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a586:	f383 8811 	msr	BASEPRI, r3
 800a58a:	f3bf 8f6f 	isb	sy
 800a58e:	f3bf 8f4f 	dsb	sy
 800a592:	60bb      	str	r3, [r7, #8]
}
 800a594:	bf00      	nop
 800a596:	bf00      	nop
 800a598:	e7fd      	b.n	800a596 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800a59a:	f000 f883 	bl	800a6a4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a59e:	2100      	movs	r1, #0
 800a5a0:	6878      	ldr	r0, [r7, #4]
 800a5a2:	f000 fe03 	bl	800b1ac <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a5a6:	f000 f88b 	bl	800a6c0 <xTaskResumeAll>
 800a5aa:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d107      	bne.n	800a5c2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800a5b2:	4b07      	ldr	r3, [pc, #28]	@ (800a5d0 <vTaskDelay+0x68>)
 800a5b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a5b8:	601a      	str	r2, [r3, #0]
 800a5ba:	f3bf 8f4f 	dsb	sy
 800a5be:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a5c2:	bf00      	nop
 800a5c4:	3710      	adds	r7, #16
 800a5c6:	46bd      	mov	sp, r7
 800a5c8:	bd80      	pop	{r7, pc}
 800a5ca:	bf00      	nop
 800a5cc:	24001158 	.word	0x24001158
 800a5d0:	e000ed04 	.word	0xe000ed04

0800a5d4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a5d4:	b580      	push	{r7, lr}
 800a5d6:	b08a      	sub	sp, #40	@ 0x28
 800a5d8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a5da:	2300      	movs	r3, #0
 800a5dc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a5de:	2300      	movs	r3, #0
 800a5e0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a5e2:	463a      	mov	r2, r7
 800a5e4:	1d39      	adds	r1, r7, #4
 800a5e6:	f107 0308 	add.w	r3, r7, #8
 800a5ea:	4618      	mov	r0, r3
 800a5ec:	f7fe fd96 	bl	800911c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a5f0:	6839      	ldr	r1, [r7, #0]
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	68ba      	ldr	r2, [r7, #8]
 800a5f6:	9202      	str	r2, [sp, #8]
 800a5f8:	9301      	str	r3, [sp, #4]
 800a5fa:	2300      	movs	r3, #0
 800a5fc:	9300      	str	r3, [sp, #0]
 800a5fe:	2300      	movs	r3, #0
 800a600:	460a      	mov	r2, r1
 800a602:	4922      	ldr	r1, [pc, #136]	@ (800a68c <vTaskStartScheduler+0xb8>)
 800a604:	4822      	ldr	r0, [pc, #136]	@ (800a690 <vTaskStartScheduler+0xbc>)
 800a606:	f7ff fe09 	bl	800a21c <xTaskCreateStatic>
 800a60a:	4603      	mov	r3, r0
 800a60c:	4a21      	ldr	r2, [pc, #132]	@ (800a694 <vTaskStartScheduler+0xc0>)
 800a60e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a610:	4b20      	ldr	r3, [pc, #128]	@ (800a694 <vTaskStartScheduler+0xc0>)
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	2b00      	cmp	r3, #0
 800a616:	d002      	beq.n	800a61e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a618:	2301      	movs	r3, #1
 800a61a:	617b      	str	r3, [r7, #20]
 800a61c:	e001      	b.n	800a622 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a61e:	2300      	movs	r3, #0
 800a620:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800a622:	697b      	ldr	r3, [r7, #20]
 800a624:	2b01      	cmp	r3, #1
 800a626:	d102      	bne.n	800a62e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800a628:	f000 fe14 	bl	800b254 <xTimerCreateTimerTask>
 800a62c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a62e:	697b      	ldr	r3, [r7, #20]
 800a630:	2b01      	cmp	r3, #1
 800a632:	d116      	bne.n	800a662 <vTaskStartScheduler+0x8e>
	__asm volatile
 800a634:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a638:	f383 8811 	msr	BASEPRI, r3
 800a63c:	f3bf 8f6f 	isb	sy
 800a640:	f3bf 8f4f 	dsb	sy
 800a644:	613b      	str	r3, [r7, #16]
}
 800a646:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a648:	4b13      	ldr	r3, [pc, #76]	@ (800a698 <vTaskStartScheduler+0xc4>)
 800a64a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a64e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a650:	4b12      	ldr	r3, [pc, #72]	@ (800a69c <vTaskStartScheduler+0xc8>)
 800a652:	2201      	movs	r2, #1
 800a654:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a656:	4b12      	ldr	r3, [pc, #72]	@ (800a6a0 <vTaskStartScheduler+0xcc>)
 800a658:	2200      	movs	r2, #0
 800a65a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a65c:	f001 f9e0 	bl	800ba20 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a660:	e00f      	b.n	800a682 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a662:	697b      	ldr	r3, [r7, #20]
 800a664:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a668:	d10b      	bne.n	800a682 <vTaskStartScheduler+0xae>
	__asm volatile
 800a66a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a66e:	f383 8811 	msr	BASEPRI, r3
 800a672:	f3bf 8f6f 	isb	sy
 800a676:	f3bf 8f4f 	dsb	sy
 800a67a:	60fb      	str	r3, [r7, #12]
}
 800a67c:	bf00      	nop
 800a67e:	bf00      	nop
 800a680:	e7fd      	b.n	800a67e <vTaskStartScheduler+0xaa>
}
 800a682:	bf00      	nop
 800a684:	3718      	adds	r7, #24
 800a686:	46bd      	mov	sp, r7
 800a688:	bd80      	pop	{r7, pc}
 800a68a:	bf00      	nop
 800a68c:	0800d71c 	.word	0x0800d71c
 800a690:	0800acc5 	.word	0x0800acc5
 800a694:	24001154 	.word	0x24001154
 800a698:	24001150 	.word	0x24001150
 800a69c:	2400113c 	.word	0x2400113c
 800a6a0:	24001134 	.word	0x24001134

0800a6a4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a6a4:	b480      	push	{r7}
 800a6a6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800a6a8:	4b04      	ldr	r3, [pc, #16]	@ (800a6bc <vTaskSuspendAll+0x18>)
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	3301      	adds	r3, #1
 800a6ae:	4a03      	ldr	r2, [pc, #12]	@ (800a6bc <vTaskSuspendAll+0x18>)
 800a6b0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800a6b2:	bf00      	nop
 800a6b4:	46bd      	mov	sp, r7
 800a6b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ba:	4770      	bx	lr
 800a6bc:	24001158 	.word	0x24001158

0800a6c0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a6c0:	b580      	push	{r7, lr}
 800a6c2:	b084      	sub	sp, #16
 800a6c4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a6c6:	2300      	movs	r3, #0
 800a6c8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a6ca:	2300      	movs	r3, #0
 800a6cc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a6ce:	4b42      	ldr	r3, [pc, #264]	@ (800a7d8 <xTaskResumeAll+0x118>)
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	d10b      	bne.n	800a6ee <xTaskResumeAll+0x2e>
	__asm volatile
 800a6d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6da:	f383 8811 	msr	BASEPRI, r3
 800a6de:	f3bf 8f6f 	isb	sy
 800a6e2:	f3bf 8f4f 	dsb	sy
 800a6e6:	603b      	str	r3, [r7, #0]
}
 800a6e8:	bf00      	nop
 800a6ea:	bf00      	nop
 800a6ec:	e7fd      	b.n	800a6ea <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a6ee:	f001 fa3b 	bl	800bb68 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a6f2:	4b39      	ldr	r3, [pc, #228]	@ (800a7d8 <xTaskResumeAll+0x118>)
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	3b01      	subs	r3, #1
 800a6f8:	4a37      	ldr	r2, [pc, #220]	@ (800a7d8 <xTaskResumeAll+0x118>)
 800a6fa:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a6fc:	4b36      	ldr	r3, [pc, #216]	@ (800a7d8 <xTaskResumeAll+0x118>)
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	2b00      	cmp	r3, #0
 800a702:	d162      	bne.n	800a7ca <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a704:	4b35      	ldr	r3, [pc, #212]	@ (800a7dc <xTaskResumeAll+0x11c>)
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d05e      	beq.n	800a7ca <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a70c:	e02f      	b.n	800a76e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a70e:	4b34      	ldr	r3, [pc, #208]	@ (800a7e0 <xTaskResumeAll+0x120>)
 800a710:	68db      	ldr	r3, [r3, #12]
 800a712:	68db      	ldr	r3, [r3, #12]
 800a714:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	3318      	adds	r3, #24
 800a71a:	4618      	mov	r0, r3
 800a71c:	f7fe fdbc 	bl	8009298 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	3304      	adds	r3, #4
 800a724:	4618      	mov	r0, r3
 800a726:	f7fe fdb7 	bl	8009298 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a72a:	68fb      	ldr	r3, [r7, #12]
 800a72c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a72e:	4b2d      	ldr	r3, [pc, #180]	@ (800a7e4 <xTaskResumeAll+0x124>)
 800a730:	681b      	ldr	r3, [r3, #0]
 800a732:	429a      	cmp	r2, r3
 800a734:	d903      	bls.n	800a73e <xTaskResumeAll+0x7e>
 800a736:	68fb      	ldr	r3, [r7, #12]
 800a738:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a73a:	4a2a      	ldr	r2, [pc, #168]	@ (800a7e4 <xTaskResumeAll+0x124>)
 800a73c:	6013      	str	r3, [r2, #0]
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a742:	4613      	mov	r3, r2
 800a744:	009b      	lsls	r3, r3, #2
 800a746:	4413      	add	r3, r2
 800a748:	009b      	lsls	r3, r3, #2
 800a74a:	4a27      	ldr	r2, [pc, #156]	@ (800a7e8 <xTaskResumeAll+0x128>)
 800a74c:	441a      	add	r2, r3
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	3304      	adds	r3, #4
 800a752:	4619      	mov	r1, r3
 800a754:	4610      	mov	r0, r2
 800a756:	f7fe fd42 	bl	80091de <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a75a:	68fb      	ldr	r3, [r7, #12]
 800a75c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a75e:	4b23      	ldr	r3, [pc, #140]	@ (800a7ec <xTaskResumeAll+0x12c>)
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a764:	429a      	cmp	r2, r3
 800a766:	d302      	bcc.n	800a76e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800a768:	4b21      	ldr	r3, [pc, #132]	@ (800a7f0 <xTaskResumeAll+0x130>)
 800a76a:	2201      	movs	r2, #1
 800a76c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a76e:	4b1c      	ldr	r3, [pc, #112]	@ (800a7e0 <xTaskResumeAll+0x120>)
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	2b00      	cmp	r3, #0
 800a774:	d1cb      	bne.n	800a70e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d001      	beq.n	800a780 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a77c:	f000 fb58 	bl	800ae30 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a780:	4b1c      	ldr	r3, [pc, #112]	@ (800a7f4 <xTaskResumeAll+0x134>)
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	2b00      	cmp	r3, #0
 800a78a:	d010      	beq.n	800a7ae <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a78c:	f000 f846 	bl	800a81c <xTaskIncrementTick>
 800a790:	4603      	mov	r3, r0
 800a792:	2b00      	cmp	r3, #0
 800a794:	d002      	beq.n	800a79c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800a796:	4b16      	ldr	r3, [pc, #88]	@ (800a7f0 <xTaskResumeAll+0x130>)
 800a798:	2201      	movs	r2, #1
 800a79a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	3b01      	subs	r3, #1
 800a7a0:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	d1f1      	bne.n	800a78c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800a7a8:	4b12      	ldr	r3, [pc, #72]	@ (800a7f4 <xTaskResumeAll+0x134>)
 800a7aa:	2200      	movs	r2, #0
 800a7ac:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a7ae:	4b10      	ldr	r3, [pc, #64]	@ (800a7f0 <xTaskResumeAll+0x130>)
 800a7b0:	681b      	ldr	r3, [r3, #0]
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	d009      	beq.n	800a7ca <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a7b6:	2301      	movs	r3, #1
 800a7b8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a7ba:	4b0f      	ldr	r3, [pc, #60]	@ (800a7f8 <xTaskResumeAll+0x138>)
 800a7bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a7c0:	601a      	str	r2, [r3, #0]
 800a7c2:	f3bf 8f4f 	dsb	sy
 800a7c6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a7ca:	f001 f9ff 	bl	800bbcc <vPortExitCritical>

	return xAlreadyYielded;
 800a7ce:	68bb      	ldr	r3, [r7, #8]
}
 800a7d0:	4618      	mov	r0, r3
 800a7d2:	3710      	adds	r7, #16
 800a7d4:	46bd      	mov	sp, r7
 800a7d6:	bd80      	pop	{r7, pc}
 800a7d8:	24001158 	.word	0x24001158
 800a7dc:	24001130 	.word	0x24001130
 800a7e0:	240010f0 	.word	0x240010f0
 800a7e4:	24001138 	.word	0x24001138
 800a7e8:	24000c60 	.word	0x24000c60
 800a7ec:	24000c5c 	.word	0x24000c5c
 800a7f0:	24001144 	.word	0x24001144
 800a7f4:	24001140 	.word	0x24001140
 800a7f8:	e000ed04 	.word	0xe000ed04

0800a7fc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a7fc:	b480      	push	{r7}
 800a7fe:	b083      	sub	sp, #12
 800a800:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800a802:	4b05      	ldr	r3, [pc, #20]	@ (800a818 <xTaskGetTickCount+0x1c>)
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800a808:	687b      	ldr	r3, [r7, #4]
}
 800a80a:	4618      	mov	r0, r3
 800a80c:	370c      	adds	r7, #12
 800a80e:	46bd      	mov	sp, r7
 800a810:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a814:	4770      	bx	lr
 800a816:	bf00      	nop
 800a818:	24001134 	.word	0x24001134

0800a81c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a81c:	b580      	push	{r7, lr}
 800a81e:	b086      	sub	sp, #24
 800a820:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a822:	2300      	movs	r3, #0
 800a824:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a826:	4b4f      	ldr	r3, [pc, #316]	@ (800a964 <xTaskIncrementTick+0x148>)
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	2b00      	cmp	r3, #0
 800a82c:	f040 8090 	bne.w	800a950 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a830:	4b4d      	ldr	r3, [pc, #308]	@ (800a968 <xTaskIncrementTick+0x14c>)
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	3301      	adds	r3, #1
 800a836:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a838:	4a4b      	ldr	r2, [pc, #300]	@ (800a968 <xTaskIncrementTick+0x14c>)
 800a83a:	693b      	ldr	r3, [r7, #16]
 800a83c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a83e:	693b      	ldr	r3, [r7, #16]
 800a840:	2b00      	cmp	r3, #0
 800a842:	d121      	bne.n	800a888 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800a844:	4b49      	ldr	r3, [pc, #292]	@ (800a96c <xTaskIncrementTick+0x150>)
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	d00b      	beq.n	800a866 <xTaskIncrementTick+0x4a>
	__asm volatile
 800a84e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a852:	f383 8811 	msr	BASEPRI, r3
 800a856:	f3bf 8f6f 	isb	sy
 800a85a:	f3bf 8f4f 	dsb	sy
 800a85e:	603b      	str	r3, [r7, #0]
}
 800a860:	bf00      	nop
 800a862:	bf00      	nop
 800a864:	e7fd      	b.n	800a862 <xTaskIncrementTick+0x46>
 800a866:	4b41      	ldr	r3, [pc, #260]	@ (800a96c <xTaskIncrementTick+0x150>)
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	60fb      	str	r3, [r7, #12]
 800a86c:	4b40      	ldr	r3, [pc, #256]	@ (800a970 <xTaskIncrementTick+0x154>)
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	4a3e      	ldr	r2, [pc, #248]	@ (800a96c <xTaskIncrementTick+0x150>)
 800a872:	6013      	str	r3, [r2, #0]
 800a874:	4a3e      	ldr	r2, [pc, #248]	@ (800a970 <xTaskIncrementTick+0x154>)
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	6013      	str	r3, [r2, #0]
 800a87a:	4b3e      	ldr	r3, [pc, #248]	@ (800a974 <xTaskIncrementTick+0x158>)
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	3301      	adds	r3, #1
 800a880:	4a3c      	ldr	r2, [pc, #240]	@ (800a974 <xTaskIncrementTick+0x158>)
 800a882:	6013      	str	r3, [r2, #0]
 800a884:	f000 fad4 	bl	800ae30 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a888:	4b3b      	ldr	r3, [pc, #236]	@ (800a978 <xTaskIncrementTick+0x15c>)
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	693a      	ldr	r2, [r7, #16]
 800a88e:	429a      	cmp	r2, r3
 800a890:	d349      	bcc.n	800a926 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a892:	4b36      	ldr	r3, [pc, #216]	@ (800a96c <xTaskIncrementTick+0x150>)
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	2b00      	cmp	r3, #0
 800a89a:	d104      	bne.n	800a8a6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a89c:	4b36      	ldr	r3, [pc, #216]	@ (800a978 <xTaskIncrementTick+0x15c>)
 800a89e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a8a2:	601a      	str	r2, [r3, #0]
					break;
 800a8a4:	e03f      	b.n	800a926 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a8a6:	4b31      	ldr	r3, [pc, #196]	@ (800a96c <xTaskIncrementTick+0x150>)
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	68db      	ldr	r3, [r3, #12]
 800a8ac:	68db      	ldr	r3, [r3, #12]
 800a8ae:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a8b0:	68bb      	ldr	r3, [r7, #8]
 800a8b2:	685b      	ldr	r3, [r3, #4]
 800a8b4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a8b6:	693a      	ldr	r2, [r7, #16]
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	429a      	cmp	r2, r3
 800a8bc:	d203      	bcs.n	800a8c6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a8be:	4a2e      	ldr	r2, [pc, #184]	@ (800a978 <xTaskIncrementTick+0x15c>)
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a8c4:	e02f      	b.n	800a926 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a8c6:	68bb      	ldr	r3, [r7, #8]
 800a8c8:	3304      	adds	r3, #4
 800a8ca:	4618      	mov	r0, r3
 800a8cc:	f7fe fce4 	bl	8009298 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a8d0:	68bb      	ldr	r3, [r7, #8]
 800a8d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a8d4:	2b00      	cmp	r3, #0
 800a8d6:	d004      	beq.n	800a8e2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a8d8:	68bb      	ldr	r3, [r7, #8]
 800a8da:	3318      	adds	r3, #24
 800a8dc:	4618      	mov	r0, r3
 800a8de:	f7fe fcdb 	bl	8009298 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a8e2:	68bb      	ldr	r3, [r7, #8]
 800a8e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a8e6:	4b25      	ldr	r3, [pc, #148]	@ (800a97c <xTaskIncrementTick+0x160>)
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	429a      	cmp	r2, r3
 800a8ec:	d903      	bls.n	800a8f6 <xTaskIncrementTick+0xda>
 800a8ee:	68bb      	ldr	r3, [r7, #8]
 800a8f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8f2:	4a22      	ldr	r2, [pc, #136]	@ (800a97c <xTaskIncrementTick+0x160>)
 800a8f4:	6013      	str	r3, [r2, #0]
 800a8f6:	68bb      	ldr	r3, [r7, #8]
 800a8f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a8fa:	4613      	mov	r3, r2
 800a8fc:	009b      	lsls	r3, r3, #2
 800a8fe:	4413      	add	r3, r2
 800a900:	009b      	lsls	r3, r3, #2
 800a902:	4a1f      	ldr	r2, [pc, #124]	@ (800a980 <xTaskIncrementTick+0x164>)
 800a904:	441a      	add	r2, r3
 800a906:	68bb      	ldr	r3, [r7, #8]
 800a908:	3304      	adds	r3, #4
 800a90a:	4619      	mov	r1, r3
 800a90c:	4610      	mov	r0, r2
 800a90e:	f7fe fc66 	bl	80091de <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a912:	68bb      	ldr	r3, [r7, #8]
 800a914:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a916:	4b1b      	ldr	r3, [pc, #108]	@ (800a984 <xTaskIncrementTick+0x168>)
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a91c:	429a      	cmp	r2, r3
 800a91e:	d3b8      	bcc.n	800a892 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800a920:	2301      	movs	r3, #1
 800a922:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a924:	e7b5      	b.n	800a892 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a926:	4b17      	ldr	r3, [pc, #92]	@ (800a984 <xTaskIncrementTick+0x168>)
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a92c:	4914      	ldr	r1, [pc, #80]	@ (800a980 <xTaskIncrementTick+0x164>)
 800a92e:	4613      	mov	r3, r2
 800a930:	009b      	lsls	r3, r3, #2
 800a932:	4413      	add	r3, r2
 800a934:	009b      	lsls	r3, r3, #2
 800a936:	440b      	add	r3, r1
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	2b01      	cmp	r3, #1
 800a93c:	d901      	bls.n	800a942 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800a93e:	2301      	movs	r3, #1
 800a940:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800a942:	4b11      	ldr	r3, [pc, #68]	@ (800a988 <xTaskIncrementTick+0x16c>)
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	2b00      	cmp	r3, #0
 800a948:	d007      	beq.n	800a95a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800a94a:	2301      	movs	r3, #1
 800a94c:	617b      	str	r3, [r7, #20]
 800a94e:	e004      	b.n	800a95a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800a950:	4b0e      	ldr	r3, [pc, #56]	@ (800a98c <xTaskIncrementTick+0x170>)
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	3301      	adds	r3, #1
 800a956:	4a0d      	ldr	r2, [pc, #52]	@ (800a98c <xTaskIncrementTick+0x170>)
 800a958:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800a95a:	697b      	ldr	r3, [r7, #20]
}
 800a95c:	4618      	mov	r0, r3
 800a95e:	3718      	adds	r7, #24
 800a960:	46bd      	mov	sp, r7
 800a962:	bd80      	pop	{r7, pc}
 800a964:	24001158 	.word	0x24001158
 800a968:	24001134 	.word	0x24001134
 800a96c:	240010e8 	.word	0x240010e8
 800a970:	240010ec 	.word	0x240010ec
 800a974:	24001148 	.word	0x24001148
 800a978:	24001150 	.word	0x24001150
 800a97c:	24001138 	.word	0x24001138
 800a980:	24000c60 	.word	0x24000c60
 800a984:	24000c5c 	.word	0x24000c5c
 800a988:	24001144 	.word	0x24001144
 800a98c:	24001140 	.word	0x24001140

0800a990 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a990:	b480      	push	{r7}
 800a992:	b085      	sub	sp, #20
 800a994:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a996:	4b28      	ldr	r3, [pc, #160]	@ (800aa38 <vTaskSwitchContext+0xa8>)
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	d003      	beq.n	800a9a6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a99e:	4b27      	ldr	r3, [pc, #156]	@ (800aa3c <vTaskSwitchContext+0xac>)
 800a9a0:	2201      	movs	r2, #1
 800a9a2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a9a4:	e042      	b.n	800aa2c <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800a9a6:	4b25      	ldr	r3, [pc, #148]	@ (800aa3c <vTaskSwitchContext+0xac>)
 800a9a8:	2200      	movs	r2, #0
 800a9aa:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a9ac:	4b24      	ldr	r3, [pc, #144]	@ (800aa40 <vTaskSwitchContext+0xb0>)
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	60fb      	str	r3, [r7, #12]
 800a9b2:	e011      	b.n	800a9d8 <vTaskSwitchContext+0x48>
 800a9b4:	68fb      	ldr	r3, [r7, #12]
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d10b      	bne.n	800a9d2 <vTaskSwitchContext+0x42>
	__asm volatile
 800a9ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9be:	f383 8811 	msr	BASEPRI, r3
 800a9c2:	f3bf 8f6f 	isb	sy
 800a9c6:	f3bf 8f4f 	dsb	sy
 800a9ca:	607b      	str	r3, [r7, #4]
}
 800a9cc:	bf00      	nop
 800a9ce:	bf00      	nop
 800a9d0:	e7fd      	b.n	800a9ce <vTaskSwitchContext+0x3e>
 800a9d2:	68fb      	ldr	r3, [r7, #12]
 800a9d4:	3b01      	subs	r3, #1
 800a9d6:	60fb      	str	r3, [r7, #12]
 800a9d8:	491a      	ldr	r1, [pc, #104]	@ (800aa44 <vTaskSwitchContext+0xb4>)
 800a9da:	68fa      	ldr	r2, [r7, #12]
 800a9dc:	4613      	mov	r3, r2
 800a9de:	009b      	lsls	r3, r3, #2
 800a9e0:	4413      	add	r3, r2
 800a9e2:	009b      	lsls	r3, r3, #2
 800a9e4:	440b      	add	r3, r1
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d0e3      	beq.n	800a9b4 <vTaskSwitchContext+0x24>
 800a9ec:	68fa      	ldr	r2, [r7, #12]
 800a9ee:	4613      	mov	r3, r2
 800a9f0:	009b      	lsls	r3, r3, #2
 800a9f2:	4413      	add	r3, r2
 800a9f4:	009b      	lsls	r3, r3, #2
 800a9f6:	4a13      	ldr	r2, [pc, #76]	@ (800aa44 <vTaskSwitchContext+0xb4>)
 800a9f8:	4413      	add	r3, r2
 800a9fa:	60bb      	str	r3, [r7, #8]
 800a9fc:	68bb      	ldr	r3, [r7, #8]
 800a9fe:	685b      	ldr	r3, [r3, #4]
 800aa00:	685a      	ldr	r2, [r3, #4]
 800aa02:	68bb      	ldr	r3, [r7, #8]
 800aa04:	605a      	str	r2, [r3, #4]
 800aa06:	68bb      	ldr	r3, [r7, #8]
 800aa08:	685a      	ldr	r2, [r3, #4]
 800aa0a:	68bb      	ldr	r3, [r7, #8]
 800aa0c:	3308      	adds	r3, #8
 800aa0e:	429a      	cmp	r2, r3
 800aa10:	d104      	bne.n	800aa1c <vTaskSwitchContext+0x8c>
 800aa12:	68bb      	ldr	r3, [r7, #8]
 800aa14:	685b      	ldr	r3, [r3, #4]
 800aa16:	685a      	ldr	r2, [r3, #4]
 800aa18:	68bb      	ldr	r3, [r7, #8]
 800aa1a:	605a      	str	r2, [r3, #4]
 800aa1c:	68bb      	ldr	r3, [r7, #8]
 800aa1e:	685b      	ldr	r3, [r3, #4]
 800aa20:	68db      	ldr	r3, [r3, #12]
 800aa22:	4a09      	ldr	r2, [pc, #36]	@ (800aa48 <vTaskSwitchContext+0xb8>)
 800aa24:	6013      	str	r3, [r2, #0]
 800aa26:	4a06      	ldr	r2, [pc, #24]	@ (800aa40 <vTaskSwitchContext+0xb0>)
 800aa28:	68fb      	ldr	r3, [r7, #12]
 800aa2a:	6013      	str	r3, [r2, #0]
}
 800aa2c:	bf00      	nop
 800aa2e:	3714      	adds	r7, #20
 800aa30:	46bd      	mov	sp, r7
 800aa32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa36:	4770      	bx	lr
 800aa38:	24001158 	.word	0x24001158
 800aa3c:	24001144 	.word	0x24001144
 800aa40:	24001138 	.word	0x24001138
 800aa44:	24000c60 	.word	0x24000c60
 800aa48:	24000c5c 	.word	0x24000c5c

0800aa4c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800aa4c:	b580      	push	{r7, lr}
 800aa4e:	b084      	sub	sp, #16
 800aa50:	af00      	add	r7, sp, #0
 800aa52:	6078      	str	r0, [r7, #4]
 800aa54:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d10b      	bne.n	800aa74 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800aa5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa60:	f383 8811 	msr	BASEPRI, r3
 800aa64:	f3bf 8f6f 	isb	sy
 800aa68:	f3bf 8f4f 	dsb	sy
 800aa6c:	60fb      	str	r3, [r7, #12]
}
 800aa6e:	bf00      	nop
 800aa70:	bf00      	nop
 800aa72:	e7fd      	b.n	800aa70 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800aa74:	4b07      	ldr	r3, [pc, #28]	@ (800aa94 <vTaskPlaceOnEventList+0x48>)
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	3318      	adds	r3, #24
 800aa7a:	4619      	mov	r1, r3
 800aa7c:	6878      	ldr	r0, [r7, #4]
 800aa7e:	f7fe fbd2 	bl	8009226 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800aa82:	2101      	movs	r1, #1
 800aa84:	6838      	ldr	r0, [r7, #0]
 800aa86:	f000 fb91 	bl	800b1ac <prvAddCurrentTaskToDelayedList>
}
 800aa8a:	bf00      	nop
 800aa8c:	3710      	adds	r7, #16
 800aa8e:	46bd      	mov	sp, r7
 800aa90:	bd80      	pop	{r7, pc}
 800aa92:	bf00      	nop
 800aa94:	24000c5c 	.word	0x24000c5c

0800aa98 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800aa98:	b580      	push	{r7, lr}
 800aa9a:	b086      	sub	sp, #24
 800aa9c:	af00      	add	r7, sp, #0
 800aa9e:	60f8      	str	r0, [r7, #12]
 800aaa0:	60b9      	str	r1, [r7, #8]
 800aaa2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800aaa4:	68fb      	ldr	r3, [r7, #12]
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	d10b      	bne.n	800aac2 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800aaaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aaae:	f383 8811 	msr	BASEPRI, r3
 800aab2:	f3bf 8f6f 	isb	sy
 800aab6:	f3bf 8f4f 	dsb	sy
 800aaba:	617b      	str	r3, [r7, #20]
}
 800aabc:	bf00      	nop
 800aabe:	bf00      	nop
 800aac0:	e7fd      	b.n	800aabe <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800aac2:	4b0a      	ldr	r3, [pc, #40]	@ (800aaec <vTaskPlaceOnEventListRestricted+0x54>)
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	3318      	adds	r3, #24
 800aac8:	4619      	mov	r1, r3
 800aaca:	68f8      	ldr	r0, [r7, #12]
 800aacc:	f7fe fb87 	bl	80091de <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	d002      	beq.n	800aadc <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800aad6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800aada:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800aadc:	6879      	ldr	r1, [r7, #4]
 800aade:	68b8      	ldr	r0, [r7, #8]
 800aae0:	f000 fb64 	bl	800b1ac <prvAddCurrentTaskToDelayedList>
	}
 800aae4:	bf00      	nop
 800aae6:	3718      	adds	r7, #24
 800aae8:	46bd      	mov	sp, r7
 800aaea:	bd80      	pop	{r7, pc}
 800aaec:	24000c5c 	.word	0x24000c5c

0800aaf0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800aaf0:	b580      	push	{r7, lr}
 800aaf2:	b086      	sub	sp, #24
 800aaf4:	af00      	add	r7, sp, #0
 800aaf6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	68db      	ldr	r3, [r3, #12]
 800aafc:	68db      	ldr	r3, [r3, #12]
 800aafe:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800ab00:	693b      	ldr	r3, [r7, #16]
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d10b      	bne.n	800ab1e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800ab06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab0a:	f383 8811 	msr	BASEPRI, r3
 800ab0e:	f3bf 8f6f 	isb	sy
 800ab12:	f3bf 8f4f 	dsb	sy
 800ab16:	60fb      	str	r3, [r7, #12]
}
 800ab18:	bf00      	nop
 800ab1a:	bf00      	nop
 800ab1c:	e7fd      	b.n	800ab1a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ab1e:	693b      	ldr	r3, [r7, #16]
 800ab20:	3318      	adds	r3, #24
 800ab22:	4618      	mov	r0, r3
 800ab24:	f7fe fbb8 	bl	8009298 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ab28:	4b1d      	ldr	r3, [pc, #116]	@ (800aba0 <xTaskRemoveFromEventList+0xb0>)
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d11d      	bne.n	800ab6c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ab30:	693b      	ldr	r3, [r7, #16]
 800ab32:	3304      	adds	r3, #4
 800ab34:	4618      	mov	r0, r3
 800ab36:	f7fe fbaf 	bl	8009298 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800ab3a:	693b      	ldr	r3, [r7, #16]
 800ab3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ab3e:	4b19      	ldr	r3, [pc, #100]	@ (800aba4 <xTaskRemoveFromEventList+0xb4>)
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	429a      	cmp	r2, r3
 800ab44:	d903      	bls.n	800ab4e <xTaskRemoveFromEventList+0x5e>
 800ab46:	693b      	ldr	r3, [r7, #16]
 800ab48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab4a:	4a16      	ldr	r2, [pc, #88]	@ (800aba4 <xTaskRemoveFromEventList+0xb4>)
 800ab4c:	6013      	str	r3, [r2, #0]
 800ab4e:	693b      	ldr	r3, [r7, #16]
 800ab50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ab52:	4613      	mov	r3, r2
 800ab54:	009b      	lsls	r3, r3, #2
 800ab56:	4413      	add	r3, r2
 800ab58:	009b      	lsls	r3, r3, #2
 800ab5a:	4a13      	ldr	r2, [pc, #76]	@ (800aba8 <xTaskRemoveFromEventList+0xb8>)
 800ab5c:	441a      	add	r2, r3
 800ab5e:	693b      	ldr	r3, [r7, #16]
 800ab60:	3304      	adds	r3, #4
 800ab62:	4619      	mov	r1, r3
 800ab64:	4610      	mov	r0, r2
 800ab66:	f7fe fb3a 	bl	80091de <vListInsertEnd>
 800ab6a:	e005      	b.n	800ab78 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800ab6c:	693b      	ldr	r3, [r7, #16]
 800ab6e:	3318      	adds	r3, #24
 800ab70:	4619      	mov	r1, r3
 800ab72:	480e      	ldr	r0, [pc, #56]	@ (800abac <xTaskRemoveFromEventList+0xbc>)
 800ab74:	f7fe fb33 	bl	80091de <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ab78:	693b      	ldr	r3, [r7, #16]
 800ab7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ab7c:	4b0c      	ldr	r3, [pc, #48]	@ (800abb0 <xTaskRemoveFromEventList+0xc0>)
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab82:	429a      	cmp	r2, r3
 800ab84:	d905      	bls.n	800ab92 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800ab86:	2301      	movs	r3, #1
 800ab88:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800ab8a:	4b0a      	ldr	r3, [pc, #40]	@ (800abb4 <xTaskRemoveFromEventList+0xc4>)
 800ab8c:	2201      	movs	r2, #1
 800ab8e:	601a      	str	r2, [r3, #0]
 800ab90:	e001      	b.n	800ab96 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800ab92:	2300      	movs	r3, #0
 800ab94:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800ab96:	697b      	ldr	r3, [r7, #20]
}
 800ab98:	4618      	mov	r0, r3
 800ab9a:	3718      	adds	r7, #24
 800ab9c:	46bd      	mov	sp, r7
 800ab9e:	bd80      	pop	{r7, pc}
 800aba0:	24001158 	.word	0x24001158
 800aba4:	24001138 	.word	0x24001138
 800aba8:	24000c60 	.word	0x24000c60
 800abac:	240010f0 	.word	0x240010f0
 800abb0:	24000c5c 	.word	0x24000c5c
 800abb4:	24001144 	.word	0x24001144

0800abb8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800abb8:	b480      	push	{r7}
 800abba:	b083      	sub	sp, #12
 800abbc:	af00      	add	r7, sp, #0
 800abbe:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800abc0:	4b06      	ldr	r3, [pc, #24]	@ (800abdc <vTaskInternalSetTimeOutState+0x24>)
 800abc2:	681a      	ldr	r2, [r3, #0]
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800abc8:	4b05      	ldr	r3, [pc, #20]	@ (800abe0 <vTaskInternalSetTimeOutState+0x28>)
 800abca:	681a      	ldr	r2, [r3, #0]
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	605a      	str	r2, [r3, #4]
}
 800abd0:	bf00      	nop
 800abd2:	370c      	adds	r7, #12
 800abd4:	46bd      	mov	sp, r7
 800abd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abda:	4770      	bx	lr
 800abdc:	24001148 	.word	0x24001148
 800abe0:	24001134 	.word	0x24001134

0800abe4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800abe4:	b580      	push	{r7, lr}
 800abe6:	b088      	sub	sp, #32
 800abe8:	af00      	add	r7, sp, #0
 800abea:	6078      	str	r0, [r7, #4]
 800abec:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	d10b      	bne.n	800ac0c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800abf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abf8:	f383 8811 	msr	BASEPRI, r3
 800abfc:	f3bf 8f6f 	isb	sy
 800ac00:	f3bf 8f4f 	dsb	sy
 800ac04:	613b      	str	r3, [r7, #16]
}
 800ac06:	bf00      	nop
 800ac08:	bf00      	nop
 800ac0a:	e7fd      	b.n	800ac08 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800ac0c:	683b      	ldr	r3, [r7, #0]
 800ac0e:	2b00      	cmp	r3, #0
 800ac10:	d10b      	bne.n	800ac2a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800ac12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac16:	f383 8811 	msr	BASEPRI, r3
 800ac1a:	f3bf 8f6f 	isb	sy
 800ac1e:	f3bf 8f4f 	dsb	sy
 800ac22:	60fb      	str	r3, [r7, #12]
}
 800ac24:	bf00      	nop
 800ac26:	bf00      	nop
 800ac28:	e7fd      	b.n	800ac26 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800ac2a:	f000 ff9d 	bl	800bb68 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800ac2e:	4b1d      	ldr	r3, [pc, #116]	@ (800aca4 <xTaskCheckForTimeOut+0xc0>)
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	685b      	ldr	r3, [r3, #4]
 800ac38:	69ba      	ldr	r2, [r7, #24]
 800ac3a:	1ad3      	subs	r3, r2, r3
 800ac3c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800ac3e:	683b      	ldr	r3, [r7, #0]
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ac46:	d102      	bne.n	800ac4e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800ac48:	2300      	movs	r3, #0
 800ac4a:	61fb      	str	r3, [r7, #28]
 800ac4c:	e023      	b.n	800ac96 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	681a      	ldr	r2, [r3, #0]
 800ac52:	4b15      	ldr	r3, [pc, #84]	@ (800aca8 <xTaskCheckForTimeOut+0xc4>)
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	429a      	cmp	r2, r3
 800ac58:	d007      	beq.n	800ac6a <xTaskCheckForTimeOut+0x86>
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	685b      	ldr	r3, [r3, #4]
 800ac5e:	69ba      	ldr	r2, [r7, #24]
 800ac60:	429a      	cmp	r2, r3
 800ac62:	d302      	bcc.n	800ac6a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800ac64:	2301      	movs	r3, #1
 800ac66:	61fb      	str	r3, [r7, #28]
 800ac68:	e015      	b.n	800ac96 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800ac6a:	683b      	ldr	r3, [r7, #0]
 800ac6c:	681b      	ldr	r3, [r3, #0]
 800ac6e:	697a      	ldr	r2, [r7, #20]
 800ac70:	429a      	cmp	r2, r3
 800ac72:	d20b      	bcs.n	800ac8c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800ac74:	683b      	ldr	r3, [r7, #0]
 800ac76:	681a      	ldr	r2, [r3, #0]
 800ac78:	697b      	ldr	r3, [r7, #20]
 800ac7a:	1ad2      	subs	r2, r2, r3
 800ac7c:	683b      	ldr	r3, [r7, #0]
 800ac7e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800ac80:	6878      	ldr	r0, [r7, #4]
 800ac82:	f7ff ff99 	bl	800abb8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800ac86:	2300      	movs	r3, #0
 800ac88:	61fb      	str	r3, [r7, #28]
 800ac8a:	e004      	b.n	800ac96 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800ac8c:	683b      	ldr	r3, [r7, #0]
 800ac8e:	2200      	movs	r2, #0
 800ac90:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800ac92:	2301      	movs	r3, #1
 800ac94:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800ac96:	f000 ff99 	bl	800bbcc <vPortExitCritical>

	return xReturn;
 800ac9a:	69fb      	ldr	r3, [r7, #28]
}
 800ac9c:	4618      	mov	r0, r3
 800ac9e:	3720      	adds	r7, #32
 800aca0:	46bd      	mov	sp, r7
 800aca2:	bd80      	pop	{r7, pc}
 800aca4:	24001134 	.word	0x24001134
 800aca8:	24001148 	.word	0x24001148

0800acac <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800acac:	b480      	push	{r7}
 800acae:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800acb0:	4b03      	ldr	r3, [pc, #12]	@ (800acc0 <vTaskMissedYield+0x14>)
 800acb2:	2201      	movs	r2, #1
 800acb4:	601a      	str	r2, [r3, #0]
}
 800acb6:	bf00      	nop
 800acb8:	46bd      	mov	sp, r7
 800acba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acbe:	4770      	bx	lr
 800acc0:	24001144 	.word	0x24001144

0800acc4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800acc4:	b580      	push	{r7, lr}
 800acc6:	b082      	sub	sp, #8
 800acc8:	af00      	add	r7, sp, #0
 800acca:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800accc:	f000 f852 	bl	800ad74 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800acd0:	4b06      	ldr	r3, [pc, #24]	@ (800acec <prvIdleTask+0x28>)
 800acd2:	681b      	ldr	r3, [r3, #0]
 800acd4:	2b01      	cmp	r3, #1
 800acd6:	d9f9      	bls.n	800accc <prvIdleTask+0x8>
			{
				taskYIELD();
 800acd8:	4b05      	ldr	r3, [pc, #20]	@ (800acf0 <prvIdleTask+0x2c>)
 800acda:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800acde:	601a      	str	r2, [r3, #0]
 800ace0:	f3bf 8f4f 	dsb	sy
 800ace4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800ace8:	e7f0      	b.n	800accc <prvIdleTask+0x8>
 800acea:	bf00      	nop
 800acec:	24000c60 	.word	0x24000c60
 800acf0:	e000ed04 	.word	0xe000ed04

0800acf4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800acf4:	b580      	push	{r7, lr}
 800acf6:	b082      	sub	sp, #8
 800acf8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800acfa:	2300      	movs	r3, #0
 800acfc:	607b      	str	r3, [r7, #4]
 800acfe:	e00c      	b.n	800ad1a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800ad00:	687a      	ldr	r2, [r7, #4]
 800ad02:	4613      	mov	r3, r2
 800ad04:	009b      	lsls	r3, r3, #2
 800ad06:	4413      	add	r3, r2
 800ad08:	009b      	lsls	r3, r3, #2
 800ad0a:	4a12      	ldr	r2, [pc, #72]	@ (800ad54 <prvInitialiseTaskLists+0x60>)
 800ad0c:	4413      	add	r3, r2
 800ad0e:	4618      	mov	r0, r3
 800ad10:	f7fe fa38 	bl	8009184 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	3301      	adds	r3, #1
 800ad18:	607b      	str	r3, [r7, #4]
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	2b37      	cmp	r3, #55	@ 0x37
 800ad1e:	d9ef      	bls.n	800ad00 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800ad20:	480d      	ldr	r0, [pc, #52]	@ (800ad58 <prvInitialiseTaskLists+0x64>)
 800ad22:	f7fe fa2f 	bl	8009184 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800ad26:	480d      	ldr	r0, [pc, #52]	@ (800ad5c <prvInitialiseTaskLists+0x68>)
 800ad28:	f7fe fa2c 	bl	8009184 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800ad2c:	480c      	ldr	r0, [pc, #48]	@ (800ad60 <prvInitialiseTaskLists+0x6c>)
 800ad2e:	f7fe fa29 	bl	8009184 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800ad32:	480c      	ldr	r0, [pc, #48]	@ (800ad64 <prvInitialiseTaskLists+0x70>)
 800ad34:	f7fe fa26 	bl	8009184 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800ad38:	480b      	ldr	r0, [pc, #44]	@ (800ad68 <prvInitialiseTaskLists+0x74>)
 800ad3a:	f7fe fa23 	bl	8009184 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800ad3e:	4b0b      	ldr	r3, [pc, #44]	@ (800ad6c <prvInitialiseTaskLists+0x78>)
 800ad40:	4a05      	ldr	r2, [pc, #20]	@ (800ad58 <prvInitialiseTaskLists+0x64>)
 800ad42:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800ad44:	4b0a      	ldr	r3, [pc, #40]	@ (800ad70 <prvInitialiseTaskLists+0x7c>)
 800ad46:	4a05      	ldr	r2, [pc, #20]	@ (800ad5c <prvInitialiseTaskLists+0x68>)
 800ad48:	601a      	str	r2, [r3, #0]
}
 800ad4a:	bf00      	nop
 800ad4c:	3708      	adds	r7, #8
 800ad4e:	46bd      	mov	sp, r7
 800ad50:	bd80      	pop	{r7, pc}
 800ad52:	bf00      	nop
 800ad54:	24000c60 	.word	0x24000c60
 800ad58:	240010c0 	.word	0x240010c0
 800ad5c:	240010d4 	.word	0x240010d4
 800ad60:	240010f0 	.word	0x240010f0
 800ad64:	24001104 	.word	0x24001104
 800ad68:	2400111c 	.word	0x2400111c
 800ad6c:	240010e8 	.word	0x240010e8
 800ad70:	240010ec 	.word	0x240010ec

0800ad74 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ad74:	b580      	push	{r7, lr}
 800ad76:	b082      	sub	sp, #8
 800ad78:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ad7a:	e019      	b.n	800adb0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800ad7c:	f000 fef4 	bl	800bb68 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ad80:	4b10      	ldr	r3, [pc, #64]	@ (800adc4 <prvCheckTasksWaitingTermination+0x50>)
 800ad82:	68db      	ldr	r3, [r3, #12]
 800ad84:	68db      	ldr	r3, [r3, #12]
 800ad86:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	3304      	adds	r3, #4
 800ad8c:	4618      	mov	r0, r3
 800ad8e:	f7fe fa83 	bl	8009298 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800ad92:	4b0d      	ldr	r3, [pc, #52]	@ (800adc8 <prvCheckTasksWaitingTermination+0x54>)
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	3b01      	subs	r3, #1
 800ad98:	4a0b      	ldr	r2, [pc, #44]	@ (800adc8 <prvCheckTasksWaitingTermination+0x54>)
 800ad9a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800ad9c:	4b0b      	ldr	r3, [pc, #44]	@ (800adcc <prvCheckTasksWaitingTermination+0x58>)
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	3b01      	subs	r3, #1
 800ada2:	4a0a      	ldr	r2, [pc, #40]	@ (800adcc <prvCheckTasksWaitingTermination+0x58>)
 800ada4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800ada6:	f000 ff11 	bl	800bbcc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800adaa:	6878      	ldr	r0, [r7, #4]
 800adac:	f000 f810 	bl	800add0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800adb0:	4b06      	ldr	r3, [pc, #24]	@ (800adcc <prvCheckTasksWaitingTermination+0x58>)
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d1e1      	bne.n	800ad7c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800adb8:	bf00      	nop
 800adba:	bf00      	nop
 800adbc:	3708      	adds	r7, #8
 800adbe:	46bd      	mov	sp, r7
 800adc0:	bd80      	pop	{r7, pc}
 800adc2:	bf00      	nop
 800adc4:	24001104 	.word	0x24001104
 800adc8:	24001130 	.word	0x24001130
 800adcc:	24001118 	.word	0x24001118

0800add0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800add0:	b580      	push	{r7, lr}
 800add2:	b084      	sub	sp, #16
 800add4:	af00      	add	r7, sp, #0
 800add6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800adde:	2b00      	cmp	r3, #0
 800ade0:	d108      	bne.n	800adf4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ade6:	4618      	mov	r0, r3
 800ade8:	f001 f8ae 	bl	800bf48 <vPortFree>
				vPortFree( pxTCB );
 800adec:	6878      	ldr	r0, [r7, #4]
 800adee:	f001 f8ab 	bl	800bf48 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800adf2:	e019      	b.n	800ae28 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800adfa:	2b01      	cmp	r3, #1
 800adfc:	d103      	bne.n	800ae06 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800adfe:	6878      	ldr	r0, [r7, #4]
 800ae00:	f001 f8a2 	bl	800bf48 <vPortFree>
	}
 800ae04:	e010      	b.n	800ae28 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800ae0c:	2b02      	cmp	r3, #2
 800ae0e:	d00b      	beq.n	800ae28 <prvDeleteTCB+0x58>
	__asm volatile
 800ae10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae14:	f383 8811 	msr	BASEPRI, r3
 800ae18:	f3bf 8f6f 	isb	sy
 800ae1c:	f3bf 8f4f 	dsb	sy
 800ae20:	60fb      	str	r3, [r7, #12]
}
 800ae22:	bf00      	nop
 800ae24:	bf00      	nop
 800ae26:	e7fd      	b.n	800ae24 <prvDeleteTCB+0x54>
	}
 800ae28:	bf00      	nop
 800ae2a:	3710      	adds	r7, #16
 800ae2c:	46bd      	mov	sp, r7
 800ae2e:	bd80      	pop	{r7, pc}

0800ae30 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800ae30:	b480      	push	{r7}
 800ae32:	b083      	sub	sp, #12
 800ae34:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ae36:	4b0c      	ldr	r3, [pc, #48]	@ (800ae68 <prvResetNextTaskUnblockTime+0x38>)
 800ae38:	681b      	ldr	r3, [r3, #0]
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	d104      	bne.n	800ae4a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800ae40:	4b0a      	ldr	r3, [pc, #40]	@ (800ae6c <prvResetNextTaskUnblockTime+0x3c>)
 800ae42:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ae46:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800ae48:	e008      	b.n	800ae5c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ae4a:	4b07      	ldr	r3, [pc, #28]	@ (800ae68 <prvResetNextTaskUnblockTime+0x38>)
 800ae4c:	681b      	ldr	r3, [r3, #0]
 800ae4e:	68db      	ldr	r3, [r3, #12]
 800ae50:	68db      	ldr	r3, [r3, #12]
 800ae52:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	685b      	ldr	r3, [r3, #4]
 800ae58:	4a04      	ldr	r2, [pc, #16]	@ (800ae6c <prvResetNextTaskUnblockTime+0x3c>)
 800ae5a:	6013      	str	r3, [r2, #0]
}
 800ae5c:	bf00      	nop
 800ae5e:	370c      	adds	r7, #12
 800ae60:	46bd      	mov	sp, r7
 800ae62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae66:	4770      	bx	lr
 800ae68:	240010e8 	.word	0x240010e8
 800ae6c:	24001150 	.word	0x24001150

0800ae70 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800ae70:	b480      	push	{r7}
 800ae72:	b083      	sub	sp, #12
 800ae74:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800ae76:	4b05      	ldr	r3, [pc, #20]	@ (800ae8c <xTaskGetCurrentTaskHandle+0x1c>)
 800ae78:	681b      	ldr	r3, [r3, #0]
 800ae7a:	607b      	str	r3, [r7, #4]

		return xReturn;
 800ae7c:	687b      	ldr	r3, [r7, #4]
	}
 800ae7e:	4618      	mov	r0, r3
 800ae80:	370c      	adds	r7, #12
 800ae82:	46bd      	mov	sp, r7
 800ae84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae88:	4770      	bx	lr
 800ae8a:	bf00      	nop
 800ae8c:	24000c5c 	.word	0x24000c5c

0800ae90 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800ae90:	b480      	push	{r7}
 800ae92:	b083      	sub	sp, #12
 800ae94:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800ae96:	4b0b      	ldr	r3, [pc, #44]	@ (800aec4 <xTaskGetSchedulerState+0x34>)
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d102      	bne.n	800aea4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800ae9e:	2301      	movs	r3, #1
 800aea0:	607b      	str	r3, [r7, #4]
 800aea2:	e008      	b.n	800aeb6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800aea4:	4b08      	ldr	r3, [pc, #32]	@ (800aec8 <xTaskGetSchedulerState+0x38>)
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d102      	bne.n	800aeb2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800aeac:	2302      	movs	r3, #2
 800aeae:	607b      	str	r3, [r7, #4]
 800aeb0:	e001      	b.n	800aeb6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800aeb2:	2300      	movs	r3, #0
 800aeb4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800aeb6:	687b      	ldr	r3, [r7, #4]
	}
 800aeb8:	4618      	mov	r0, r3
 800aeba:	370c      	adds	r7, #12
 800aebc:	46bd      	mov	sp, r7
 800aebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aec2:	4770      	bx	lr
 800aec4:	2400113c 	.word	0x2400113c
 800aec8:	24001158 	.word	0x24001158

0800aecc <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800aecc:	b580      	push	{r7, lr}
 800aece:	b084      	sub	sp, #16
 800aed0:	af00      	add	r7, sp, #0
 800aed2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800aed8:	2300      	movs	r3, #0
 800aeda:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	2b00      	cmp	r3, #0
 800aee0:	d051      	beq.n	800af86 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800aee2:	68bb      	ldr	r3, [r7, #8]
 800aee4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aee6:	4b2a      	ldr	r3, [pc, #168]	@ (800af90 <xTaskPriorityInherit+0xc4>)
 800aee8:	681b      	ldr	r3, [r3, #0]
 800aeea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aeec:	429a      	cmp	r2, r3
 800aeee:	d241      	bcs.n	800af74 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800aef0:	68bb      	ldr	r3, [r7, #8]
 800aef2:	699b      	ldr	r3, [r3, #24]
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	db06      	blt.n	800af06 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800aef8:	4b25      	ldr	r3, [pc, #148]	@ (800af90 <xTaskPriorityInherit+0xc4>)
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aefe:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800af02:	68bb      	ldr	r3, [r7, #8]
 800af04:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800af06:	68bb      	ldr	r3, [r7, #8]
 800af08:	6959      	ldr	r1, [r3, #20]
 800af0a:	68bb      	ldr	r3, [r7, #8]
 800af0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af0e:	4613      	mov	r3, r2
 800af10:	009b      	lsls	r3, r3, #2
 800af12:	4413      	add	r3, r2
 800af14:	009b      	lsls	r3, r3, #2
 800af16:	4a1f      	ldr	r2, [pc, #124]	@ (800af94 <xTaskPriorityInherit+0xc8>)
 800af18:	4413      	add	r3, r2
 800af1a:	4299      	cmp	r1, r3
 800af1c:	d122      	bne.n	800af64 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800af1e:	68bb      	ldr	r3, [r7, #8]
 800af20:	3304      	adds	r3, #4
 800af22:	4618      	mov	r0, r3
 800af24:	f7fe f9b8 	bl	8009298 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800af28:	4b19      	ldr	r3, [pc, #100]	@ (800af90 <xTaskPriorityInherit+0xc4>)
 800af2a:	681b      	ldr	r3, [r3, #0]
 800af2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af2e:	68bb      	ldr	r3, [r7, #8]
 800af30:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800af32:	68bb      	ldr	r3, [r7, #8]
 800af34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af36:	4b18      	ldr	r3, [pc, #96]	@ (800af98 <xTaskPriorityInherit+0xcc>)
 800af38:	681b      	ldr	r3, [r3, #0]
 800af3a:	429a      	cmp	r2, r3
 800af3c:	d903      	bls.n	800af46 <xTaskPriorityInherit+0x7a>
 800af3e:	68bb      	ldr	r3, [r7, #8]
 800af40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af42:	4a15      	ldr	r2, [pc, #84]	@ (800af98 <xTaskPriorityInherit+0xcc>)
 800af44:	6013      	str	r3, [r2, #0]
 800af46:	68bb      	ldr	r3, [r7, #8]
 800af48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af4a:	4613      	mov	r3, r2
 800af4c:	009b      	lsls	r3, r3, #2
 800af4e:	4413      	add	r3, r2
 800af50:	009b      	lsls	r3, r3, #2
 800af52:	4a10      	ldr	r2, [pc, #64]	@ (800af94 <xTaskPriorityInherit+0xc8>)
 800af54:	441a      	add	r2, r3
 800af56:	68bb      	ldr	r3, [r7, #8]
 800af58:	3304      	adds	r3, #4
 800af5a:	4619      	mov	r1, r3
 800af5c:	4610      	mov	r0, r2
 800af5e:	f7fe f93e 	bl	80091de <vListInsertEnd>
 800af62:	e004      	b.n	800af6e <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800af64:	4b0a      	ldr	r3, [pc, #40]	@ (800af90 <xTaskPriorityInherit+0xc4>)
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af6a:	68bb      	ldr	r3, [r7, #8]
 800af6c:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800af6e:	2301      	movs	r3, #1
 800af70:	60fb      	str	r3, [r7, #12]
 800af72:	e008      	b.n	800af86 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800af74:	68bb      	ldr	r3, [r7, #8]
 800af76:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800af78:	4b05      	ldr	r3, [pc, #20]	@ (800af90 <xTaskPriorityInherit+0xc4>)
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af7e:	429a      	cmp	r2, r3
 800af80:	d201      	bcs.n	800af86 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800af82:	2301      	movs	r3, #1
 800af84:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800af86:	68fb      	ldr	r3, [r7, #12]
	}
 800af88:	4618      	mov	r0, r3
 800af8a:	3710      	adds	r7, #16
 800af8c:	46bd      	mov	sp, r7
 800af8e:	bd80      	pop	{r7, pc}
 800af90:	24000c5c 	.word	0x24000c5c
 800af94:	24000c60 	.word	0x24000c60
 800af98:	24001138 	.word	0x24001138

0800af9c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800af9c:	b580      	push	{r7, lr}
 800af9e:	b086      	sub	sp, #24
 800afa0:	af00      	add	r7, sp, #0
 800afa2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800afa8:	2300      	movs	r3, #0
 800afaa:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d058      	beq.n	800b064 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800afb2:	4b2f      	ldr	r3, [pc, #188]	@ (800b070 <xTaskPriorityDisinherit+0xd4>)
 800afb4:	681b      	ldr	r3, [r3, #0]
 800afb6:	693a      	ldr	r2, [r7, #16]
 800afb8:	429a      	cmp	r2, r3
 800afba:	d00b      	beq.n	800afd4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800afbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afc0:	f383 8811 	msr	BASEPRI, r3
 800afc4:	f3bf 8f6f 	isb	sy
 800afc8:	f3bf 8f4f 	dsb	sy
 800afcc:	60fb      	str	r3, [r7, #12]
}
 800afce:	bf00      	nop
 800afd0:	bf00      	nop
 800afd2:	e7fd      	b.n	800afd0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800afd4:	693b      	ldr	r3, [r7, #16]
 800afd6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800afd8:	2b00      	cmp	r3, #0
 800afda:	d10b      	bne.n	800aff4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800afdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afe0:	f383 8811 	msr	BASEPRI, r3
 800afe4:	f3bf 8f6f 	isb	sy
 800afe8:	f3bf 8f4f 	dsb	sy
 800afec:	60bb      	str	r3, [r7, #8]
}
 800afee:	bf00      	nop
 800aff0:	bf00      	nop
 800aff2:	e7fd      	b.n	800aff0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800aff4:	693b      	ldr	r3, [r7, #16]
 800aff6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aff8:	1e5a      	subs	r2, r3, #1
 800affa:	693b      	ldr	r3, [r7, #16]
 800affc:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800affe:	693b      	ldr	r3, [r7, #16]
 800b000:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b002:	693b      	ldr	r3, [r7, #16]
 800b004:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b006:	429a      	cmp	r2, r3
 800b008:	d02c      	beq.n	800b064 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b00a:	693b      	ldr	r3, [r7, #16]
 800b00c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d128      	bne.n	800b064 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b012:	693b      	ldr	r3, [r7, #16]
 800b014:	3304      	adds	r3, #4
 800b016:	4618      	mov	r0, r3
 800b018:	f7fe f93e 	bl	8009298 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b01c:	693b      	ldr	r3, [r7, #16]
 800b01e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b020:	693b      	ldr	r3, [r7, #16]
 800b022:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b024:	693b      	ldr	r3, [r7, #16]
 800b026:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b028:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b02c:	693b      	ldr	r3, [r7, #16]
 800b02e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b030:	693b      	ldr	r3, [r7, #16]
 800b032:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b034:	4b0f      	ldr	r3, [pc, #60]	@ (800b074 <xTaskPriorityDisinherit+0xd8>)
 800b036:	681b      	ldr	r3, [r3, #0]
 800b038:	429a      	cmp	r2, r3
 800b03a:	d903      	bls.n	800b044 <xTaskPriorityDisinherit+0xa8>
 800b03c:	693b      	ldr	r3, [r7, #16]
 800b03e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b040:	4a0c      	ldr	r2, [pc, #48]	@ (800b074 <xTaskPriorityDisinherit+0xd8>)
 800b042:	6013      	str	r3, [r2, #0]
 800b044:	693b      	ldr	r3, [r7, #16]
 800b046:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b048:	4613      	mov	r3, r2
 800b04a:	009b      	lsls	r3, r3, #2
 800b04c:	4413      	add	r3, r2
 800b04e:	009b      	lsls	r3, r3, #2
 800b050:	4a09      	ldr	r2, [pc, #36]	@ (800b078 <xTaskPriorityDisinherit+0xdc>)
 800b052:	441a      	add	r2, r3
 800b054:	693b      	ldr	r3, [r7, #16]
 800b056:	3304      	adds	r3, #4
 800b058:	4619      	mov	r1, r3
 800b05a:	4610      	mov	r0, r2
 800b05c:	f7fe f8bf 	bl	80091de <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b060:	2301      	movs	r3, #1
 800b062:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b064:	697b      	ldr	r3, [r7, #20]
	}
 800b066:	4618      	mov	r0, r3
 800b068:	3718      	adds	r7, #24
 800b06a:	46bd      	mov	sp, r7
 800b06c:	bd80      	pop	{r7, pc}
 800b06e:	bf00      	nop
 800b070:	24000c5c 	.word	0x24000c5c
 800b074:	24001138 	.word	0x24001138
 800b078:	24000c60 	.word	0x24000c60

0800b07c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800b07c:	b580      	push	{r7, lr}
 800b07e:	b088      	sub	sp, #32
 800b080:	af00      	add	r7, sp, #0
 800b082:	6078      	str	r0, [r7, #4]
 800b084:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800b08a:	2301      	movs	r3, #1
 800b08c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	2b00      	cmp	r3, #0
 800b092:	d06c      	beq.n	800b16e <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800b094:	69bb      	ldr	r3, [r7, #24]
 800b096:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b098:	2b00      	cmp	r3, #0
 800b09a:	d10b      	bne.n	800b0b4 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800b09c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0a0:	f383 8811 	msr	BASEPRI, r3
 800b0a4:	f3bf 8f6f 	isb	sy
 800b0a8:	f3bf 8f4f 	dsb	sy
 800b0ac:	60fb      	str	r3, [r7, #12]
}
 800b0ae:	bf00      	nop
 800b0b0:	bf00      	nop
 800b0b2:	e7fd      	b.n	800b0b0 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800b0b4:	69bb      	ldr	r3, [r7, #24]
 800b0b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b0b8:	683a      	ldr	r2, [r7, #0]
 800b0ba:	429a      	cmp	r2, r3
 800b0bc:	d902      	bls.n	800b0c4 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800b0be:	683b      	ldr	r3, [r7, #0]
 800b0c0:	61fb      	str	r3, [r7, #28]
 800b0c2:	e002      	b.n	800b0ca <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800b0c4:	69bb      	ldr	r3, [r7, #24]
 800b0c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b0c8:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800b0ca:	69bb      	ldr	r3, [r7, #24]
 800b0cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b0ce:	69fa      	ldr	r2, [r7, #28]
 800b0d0:	429a      	cmp	r2, r3
 800b0d2:	d04c      	beq.n	800b16e <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800b0d4:	69bb      	ldr	r3, [r7, #24]
 800b0d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b0d8:	697a      	ldr	r2, [r7, #20]
 800b0da:	429a      	cmp	r2, r3
 800b0dc:	d147      	bne.n	800b16e <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800b0de:	4b26      	ldr	r3, [pc, #152]	@ (800b178 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800b0e0:	681b      	ldr	r3, [r3, #0]
 800b0e2:	69ba      	ldr	r2, [r7, #24]
 800b0e4:	429a      	cmp	r2, r3
 800b0e6:	d10b      	bne.n	800b100 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800b0e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0ec:	f383 8811 	msr	BASEPRI, r3
 800b0f0:	f3bf 8f6f 	isb	sy
 800b0f4:	f3bf 8f4f 	dsb	sy
 800b0f8:	60bb      	str	r3, [r7, #8]
}
 800b0fa:	bf00      	nop
 800b0fc:	bf00      	nop
 800b0fe:	e7fd      	b.n	800b0fc <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800b100:	69bb      	ldr	r3, [r7, #24]
 800b102:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b104:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800b106:	69bb      	ldr	r3, [r7, #24]
 800b108:	69fa      	ldr	r2, [r7, #28]
 800b10a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b10c:	69bb      	ldr	r3, [r7, #24]
 800b10e:	699b      	ldr	r3, [r3, #24]
 800b110:	2b00      	cmp	r3, #0
 800b112:	db04      	blt.n	800b11e <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b114:	69fb      	ldr	r3, [r7, #28]
 800b116:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b11a:	69bb      	ldr	r3, [r7, #24]
 800b11c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800b11e:	69bb      	ldr	r3, [r7, #24]
 800b120:	6959      	ldr	r1, [r3, #20]
 800b122:	693a      	ldr	r2, [r7, #16]
 800b124:	4613      	mov	r3, r2
 800b126:	009b      	lsls	r3, r3, #2
 800b128:	4413      	add	r3, r2
 800b12a:	009b      	lsls	r3, r3, #2
 800b12c:	4a13      	ldr	r2, [pc, #76]	@ (800b17c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800b12e:	4413      	add	r3, r2
 800b130:	4299      	cmp	r1, r3
 800b132:	d11c      	bne.n	800b16e <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b134:	69bb      	ldr	r3, [r7, #24]
 800b136:	3304      	adds	r3, #4
 800b138:	4618      	mov	r0, r3
 800b13a:	f7fe f8ad 	bl	8009298 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800b13e:	69bb      	ldr	r3, [r7, #24]
 800b140:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b142:	4b0f      	ldr	r3, [pc, #60]	@ (800b180 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800b144:	681b      	ldr	r3, [r3, #0]
 800b146:	429a      	cmp	r2, r3
 800b148:	d903      	bls.n	800b152 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800b14a:	69bb      	ldr	r3, [r7, #24]
 800b14c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b14e:	4a0c      	ldr	r2, [pc, #48]	@ (800b180 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800b150:	6013      	str	r3, [r2, #0]
 800b152:	69bb      	ldr	r3, [r7, #24]
 800b154:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b156:	4613      	mov	r3, r2
 800b158:	009b      	lsls	r3, r3, #2
 800b15a:	4413      	add	r3, r2
 800b15c:	009b      	lsls	r3, r3, #2
 800b15e:	4a07      	ldr	r2, [pc, #28]	@ (800b17c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800b160:	441a      	add	r2, r3
 800b162:	69bb      	ldr	r3, [r7, #24]
 800b164:	3304      	adds	r3, #4
 800b166:	4619      	mov	r1, r3
 800b168:	4610      	mov	r0, r2
 800b16a:	f7fe f838 	bl	80091de <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b16e:	bf00      	nop
 800b170:	3720      	adds	r7, #32
 800b172:	46bd      	mov	sp, r7
 800b174:	bd80      	pop	{r7, pc}
 800b176:	bf00      	nop
 800b178:	24000c5c 	.word	0x24000c5c
 800b17c:	24000c60 	.word	0x24000c60
 800b180:	24001138 	.word	0x24001138

0800b184 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800b184:	b480      	push	{r7}
 800b186:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800b188:	4b07      	ldr	r3, [pc, #28]	@ (800b1a8 <pvTaskIncrementMutexHeldCount+0x24>)
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	2b00      	cmp	r3, #0
 800b18e:	d004      	beq.n	800b19a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800b190:	4b05      	ldr	r3, [pc, #20]	@ (800b1a8 <pvTaskIncrementMutexHeldCount+0x24>)
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b196:	3201      	adds	r2, #1
 800b198:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800b19a:	4b03      	ldr	r3, [pc, #12]	@ (800b1a8 <pvTaskIncrementMutexHeldCount+0x24>)
 800b19c:	681b      	ldr	r3, [r3, #0]
	}
 800b19e:	4618      	mov	r0, r3
 800b1a0:	46bd      	mov	sp, r7
 800b1a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1a6:	4770      	bx	lr
 800b1a8:	24000c5c 	.word	0x24000c5c

0800b1ac <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b1ac:	b580      	push	{r7, lr}
 800b1ae:	b084      	sub	sp, #16
 800b1b0:	af00      	add	r7, sp, #0
 800b1b2:	6078      	str	r0, [r7, #4]
 800b1b4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b1b6:	4b21      	ldr	r3, [pc, #132]	@ (800b23c <prvAddCurrentTaskToDelayedList+0x90>)
 800b1b8:	681b      	ldr	r3, [r3, #0]
 800b1ba:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b1bc:	4b20      	ldr	r3, [pc, #128]	@ (800b240 <prvAddCurrentTaskToDelayedList+0x94>)
 800b1be:	681b      	ldr	r3, [r3, #0]
 800b1c0:	3304      	adds	r3, #4
 800b1c2:	4618      	mov	r0, r3
 800b1c4:	f7fe f868 	bl	8009298 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b1ce:	d10a      	bne.n	800b1e6 <prvAddCurrentTaskToDelayedList+0x3a>
 800b1d0:	683b      	ldr	r3, [r7, #0]
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d007      	beq.n	800b1e6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b1d6:	4b1a      	ldr	r3, [pc, #104]	@ (800b240 <prvAddCurrentTaskToDelayedList+0x94>)
 800b1d8:	681b      	ldr	r3, [r3, #0]
 800b1da:	3304      	adds	r3, #4
 800b1dc:	4619      	mov	r1, r3
 800b1de:	4819      	ldr	r0, [pc, #100]	@ (800b244 <prvAddCurrentTaskToDelayedList+0x98>)
 800b1e0:	f7fd fffd 	bl	80091de <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b1e4:	e026      	b.n	800b234 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b1e6:	68fa      	ldr	r2, [r7, #12]
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	4413      	add	r3, r2
 800b1ec:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b1ee:	4b14      	ldr	r3, [pc, #80]	@ (800b240 <prvAddCurrentTaskToDelayedList+0x94>)
 800b1f0:	681b      	ldr	r3, [r3, #0]
 800b1f2:	68ba      	ldr	r2, [r7, #8]
 800b1f4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b1f6:	68ba      	ldr	r2, [r7, #8]
 800b1f8:	68fb      	ldr	r3, [r7, #12]
 800b1fa:	429a      	cmp	r2, r3
 800b1fc:	d209      	bcs.n	800b212 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b1fe:	4b12      	ldr	r3, [pc, #72]	@ (800b248 <prvAddCurrentTaskToDelayedList+0x9c>)
 800b200:	681a      	ldr	r2, [r3, #0]
 800b202:	4b0f      	ldr	r3, [pc, #60]	@ (800b240 <prvAddCurrentTaskToDelayedList+0x94>)
 800b204:	681b      	ldr	r3, [r3, #0]
 800b206:	3304      	adds	r3, #4
 800b208:	4619      	mov	r1, r3
 800b20a:	4610      	mov	r0, r2
 800b20c:	f7fe f80b 	bl	8009226 <vListInsert>
}
 800b210:	e010      	b.n	800b234 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b212:	4b0e      	ldr	r3, [pc, #56]	@ (800b24c <prvAddCurrentTaskToDelayedList+0xa0>)
 800b214:	681a      	ldr	r2, [r3, #0]
 800b216:	4b0a      	ldr	r3, [pc, #40]	@ (800b240 <prvAddCurrentTaskToDelayedList+0x94>)
 800b218:	681b      	ldr	r3, [r3, #0]
 800b21a:	3304      	adds	r3, #4
 800b21c:	4619      	mov	r1, r3
 800b21e:	4610      	mov	r0, r2
 800b220:	f7fe f801 	bl	8009226 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b224:	4b0a      	ldr	r3, [pc, #40]	@ (800b250 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b226:	681b      	ldr	r3, [r3, #0]
 800b228:	68ba      	ldr	r2, [r7, #8]
 800b22a:	429a      	cmp	r2, r3
 800b22c:	d202      	bcs.n	800b234 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800b22e:	4a08      	ldr	r2, [pc, #32]	@ (800b250 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b230:	68bb      	ldr	r3, [r7, #8]
 800b232:	6013      	str	r3, [r2, #0]
}
 800b234:	bf00      	nop
 800b236:	3710      	adds	r7, #16
 800b238:	46bd      	mov	sp, r7
 800b23a:	bd80      	pop	{r7, pc}
 800b23c:	24001134 	.word	0x24001134
 800b240:	24000c5c 	.word	0x24000c5c
 800b244:	2400111c 	.word	0x2400111c
 800b248:	240010ec 	.word	0x240010ec
 800b24c:	240010e8 	.word	0x240010e8
 800b250:	24001150 	.word	0x24001150

0800b254 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800b254:	b580      	push	{r7, lr}
 800b256:	b08a      	sub	sp, #40	@ 0x28
 800b258:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800b25a:	2300      	movs	r3, #0
 800b25c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800b25e:	f000 fb13 	bl	800b888 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800b262:	4b1d      	ldr	r3, [pc, #116]	@ (800b2d8 <xTimerCreateTimerTask+0x84>)
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	2b00      	cmp	r3, #0
 800b268:	d021      	beq.n	800b2ae <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800b26a:	2300      	movs	r3, #0
 800b26c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800b26e:	2300      	movs	r3, #0
 800b270:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800b272:	1d3a      	adds	r2, r7, #4
 800b274:	f107 0108 	add.w	r1, r7, #8
 800b278:	f107 030c 	add.w	r3, r7, #12
 800b27c:	4618      	mov	r0, r3
 800b27e:	f7fd ff67 	bl	8009150 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800b282:	6879      	ldr	r1, [r7, #4]
 800b284:	68bb      	ldr	r3, [r7, #8]
 800b286:	68fa      	ldr	r2, [r7, #12]
 800b288:	9202      	str	r2, [sp, #8]
 800b28a:	9301      	str	r3, [sp, #4]
 800b28c:	2302      	movs	r3, #2
 800b28e:	9300      	str	r3, [sp, #0]
 800b290:	2300      	movs	r3, #0
 800b292:	460a      	mov	r2, r1
 800b294:	4911      	ldr	r1, [pc, #68]	@ (800b2dc <xTimerCreateTimerTask+0x88>)
 800b296:	4812      	ldr	r0, [pc, #72]	@ (800b2e0 <xTimerCreateTimerTask+0x8c>)
 800b298:	f7fe ffc0 	bl	800a21c <xTaskCreateStatic>
 800b29c:	4603      	mov	r3, r0
 800b29e:	4a11      	ldr	r2, [pc, #68]	@ (800b2e4 <xTimerCreateTimerTask+0x90>)
 800b2a0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800b2a2:	4b10      	ldr	r3, [pc, #64]	@ (800b2e4 <xTimerCreateTimerTask+0x90>)
 800b2a4:	681b      	ldr	r3, [r3, #0]
 800b2a6:	2b00      	cmp	r3, #0
 800b2a8:	d001      	beq.n	800b2ae <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800b2aa:	2301      	movs	r3, #1
 800b2ac:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800b2ae:	697b      	ldr	r3, [r7, #20]
 800b2b0:	2b00      	cmp	r3, #0
 800b2b2:	d10b      	bne.n	800b2cc <xTimerCreateTimerTask+0x78>
	__asm volatile
 800b2b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2b8:	f383 8811 	msr	BASEPRI, r3
 800b2bc:	f3bf 8f6f 	isb	sy
 800b2c0:	f3bf 8f4f 	dsb	sy
 800b2c4:	613b      	str	r3, [r7, #16]
}
 800b2c6:	bf00      	nop
 800b2c8:	bf00      	nop
 800b2ca:	e7fd      	b.n	800b2c8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800b2cc:	697b      	ldr	r3, [r7, #20]
}
 800b2ce:	4618      	mov	r0, r3
 800b2d0:	3718      	adds	r7, #24
 800b2d2:	46bd      	mov	sp, r7
 800b2d4:	bd80      	pop	{r7, pc}
 800b2d6:	bf00      	nop
 800b2d8:	2400118c 	.word	0x2400118c
 800b2dc:	0800d724 	.word	0x0800d724
 800b2e0:	0800b421 	.word	0x0800b421
 800b2e4:	24001190 	.word	0x24001190

0800b2e8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800b2e8:	b580      	push	{r7, lr}
 800b2ea:	b08a      	sub	sp, #40	@ 0x28
 800b2ec:	af00      	add	r7, sp, #0
 800b2ee:	60f8      	str	r0, [r7, #12]
 800b2f0:	60b9      	str	r1, [r7, #8]
 800b2f2:	607a      	str	r2, [r7, #4]
 800b2f4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800b2f6:	2300      	movs	r3, #0
 800b2f8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800b2fa:	68fb      	ldr	r3, [r7, #12]
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	d10b      	bne.n	800b318 <xTimerGenericCommand+0x30>
	__asm volatile
 800b300:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b304:	f383 8811 	msr	BASEPRI, r3
 800b308:	f3bf 8f6f 	isb	sy
 800b30c:	f3bf 8f4f 	dsb	sy
 800b310:	623b      	str	r3, [r7, #32]
}
 800b312:	bf00      	nop
 800b314:	bf00      	nop
 800b316:	e7fd      	b.n	800b314 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800b318:	4b19      	ldr	r3, [pc, #100]	@ (800b380 <xTimerGenericCommand+0x98>)
 800b31a:	681b      	ldr	r3, [r3, #0]
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	d02a      	beq.n	800b376 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800b320:	68bb      	ldr	r3, [r7, #8]
 800b322:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800b328:	68fb      	ldr	r3, [r7, #12]
 800b32a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800b32c:	68bb      	ldr	r3, [r7, #8]
 800b32e:	2b05      	cmp	r3, #5
 800b330:	dc18      	bgt.n	800b364 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800b332:	f7ff fdad 	bl	800ae90 <xTaskGetSchedulerState>
 800b336:	4603      	mov	r3, r0
 800b338:	2b02      	cmp	r3, #2
 800b33a:	d109      	bne.n	800b350 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800b33c:	4b10      	ldr	r3, [pc, #64]	@ (800b380 <xTimerGenericCommand+0x98>)
 800b33e:	6818      	ldr	r0, [r3, #0]
 800b340:	f107 0110 	add.w	r1, r7, #16
 800b344:	2300      	movs	r3, #0
 800b346:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b348:	f7fe f9ce 	bl	80096e8 <xQueueGenericSend>
 800b34c:	6278      	str	r0, [r7, #36]	@ 0x24
 800b34e:	e012      	b.n	800b376 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800b350:	4b0b      	ldr	r3, [pc, #44]	@ (800b380 <xTimerGenericCommand+0x98>)
 800b352:	6818      	ldr	r0, [r3, #0]
 800b354:	f107 0110 	add.w	r1, r7, #16
 800b358:	2300      	movs	r3, #0
 800b35a:	2200      	movs	r2, #0
 800b35c:	f7fe f9c4 	bl	80096e8 <xQueueGenericSend>
 800b360:	6278      	str	r0, [r7, #36]	@ 0x24
 800b362:	e008      	b.n	800b376 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800b364:	4b06      	ldr	r3, [pc, #24]	@ (800b380 <xTimerGenericCommand+0x98>)
 800b366:	6818      	ldr	r0, [r3, #0]
 800b368:	f107 0110 	add.w	r1, r7, #16
 800b36c:	2300      	movs	r3, #0
 800b36e:	683a      	ldr	r2, [r7, #0]
 800b370:	f7fe fabc 	bl	80098ec <xQueueGenericSendFromISR>
 800b374:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800b376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b378:	4618      	mov	r0, r3
 800b37a:	3728      	adds	r7, #40	@ 0x28
 800b37c:	46bd      	mov	sp, r7
 800b37e:	bd80      	pop	{r7, pc}
 800b380:	2400118c 	.word	0x2400118c

0800b384 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800b384:	b580      	push	{r7, lr}
 800b386:	b088      	sub	sp, #32
 800b388:	af02      	add	r7, sp, #8
 800b38a:	6078      	str	r0, [r7, #4]
 800b38c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b38e:	4b23      	ldr	r3, [pc, #140]	@ (800b41c <prvProcessExpiredTimer+0x98>)
 800b390:	681b      	ldr	r3, [r3, #0]
 800b392:	68db      	ldr	r3, [r3, #12]
 800b394:	68db      	ldr	r3, [r3, #12]
 800b396:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b398:	697b      	ldr	r3, [r7, #20]
 800b39a:	3304      	adds	r3, #4
 800b39c:	4618      	mov	r0, r3
 800b39e:	f7fd ff7b 	bl	8009298 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b3a2:	697b      	ldr	r3, [r7, #20]
 800b3a4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b3a8:	f003 0304 	and.w	r3, r3, #4
 800b3ac:	2b00      	cmp	r3, #0
 800b3ae:	d023      	beq.n	800b3f8 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800b3b0:	697b      	ldr	r3, [r7, #20]
 800b3b2:	699a      	ldr	r2, [r3, #24]
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	18d1      	adds	r1, r2, r3
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	683a      	ldr	r2, [r7, #0]
 800b3bc:	6978      	ldr	r0, [r7, #20]
 800b3be:	f000 f8d5 	bl	800b56c <prvInsertTimerInActiveList>
 800b3c2:	4603      	mov	r3, r0
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	d020      	beq.n	800b40a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b3c8:	2300      	movs	r3, #0
 800b3ca:	9300      	str	r3, [sp, #0]
 800b3cc:	2300      	movs	r3, #0
 800b3ce:	687a      	ldr	r2, [r7, #4]
 800b3d0:	2100      	movs	r1, #0
 800b3d2:	6978      	ldr	r0, [r7, #20]
 800b3d4:	f7ff ff88 	bl	800b2e8 <xTimerGenericCommand>
 800b3d8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800b3da:	693b      	ldr	r3, [r7, #16]
 800b3dc:	2b00      	cmp	r3, #0
 800b3de:	d114      	bne.n	800b40a <prvProcessExpiredTimer+0x86>
	__asm volatile
 800b3e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3e4:	f383 8811 	msr	BASEPRI, r3
 800b3e8:	f3bf 8f6f 	isb	sy
 800b3ec:	f3bf 8f4f 	dsb	sy
 800b3f0:	60fb      	str	r3, [r7, #12]
}
 800b3f2:	bf00      	nop
 800b3f4:	bf00      	nop
 800b3f6:	e7fd      	b.n	800b3f4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b3f8:	697b      	ldr	r3, [r7, #20]
 800b3fa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b3fe:	f023 0301 	bic.w	r3, r3, #1
 800b402:	b2da      	uxtb	r2, r3
 800b404:	697b      	ldr	r3, [r7, #20]
 800b406:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b40a:	697b      	ldr	r3, [r7, #20]
 800b40c:	6a1b      	ldr	r3, [r3, #32]
 800b40e:	6978      	ldr	r0, [r7, #20]
 800b410:	4798      	blx	r3
}
 800b412:	bf00      	nop
 800b414:	3718      	adds	r7, #24
 800b416:	46bd      	mov	sp, r7
 800b418:	bd80      	pop	{r7, pc}
 800b41a:	bf00      	nop
 800b41c:	24001184 	.word	0x24001184

0800b420 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800b420:	b580      	push	{r7, lr}
 800b422:	b084      	sub	sp, #16
 800b424:	af00      	add	r7, sp, #0
 800b426:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b428:	f107 0308 	add.w	r3, r7, #8
 800b42c:	4618      	mov	r0, r3
 800b42e:	f000 f859 	bl	800b4e4 <prvGetNextExpireTime>
 800b432:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800b434:	68bb      	ldr	r3, [r7, #8]
 800b436:	4619      	mov	r1, r3
 800b438:	68f8      	ldr	r0, [r7, #12]
 800b43a:	f000 f805 	bl	800b448 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800b43e:	f000 f8d7 	bl	800b5f0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b442:	bf00      	nop
 800b444:	e7f0      	b.n	800b428 <prvTimerTask+0x8>
	...

0800b448 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800b448:	b580      	push	{r7, lr}
 800b44a:	b084      	sub	sp, #16
 800b44c:	af00      	add	r7, sp, #0
 800b44e:	6078      	str	r0, [r7, #4]
 800b450:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800b452:	f7ff f927 	bl	800a6a4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b456:	f107 0308 	add.w	r3, r7, #8
 800b45a:	4618      	mov	r0, r3
 800b45c:	f000 f866 	bl	800b52c <prvSampleTimeNow>
 800b460:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800b462:	68bb      	ldr	r3, [r7, #8]
 800b464:	2b00      	cmp	r3, #0
 800b466:	d130      	bne.n	800b4ca <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800b468:	683b      	ldr	r3, [r7, #0]
 800b46a:	2b00      	cmp	r3, #0
 800b46c:	d10a      	bne.n	800b484 <prvProcessTimerOrBlockTask+0x3c>
 800b46e:	687a      	ldr	r2, [r7, #4]
 800b470:	68fb      	ldr	r3, [r7, #12]
 800b472:	429a      	cmp	r2, r3
 800b474:	d806      	bhi.n	800b484 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800b476:	f7ff f923 	bl	800a6c0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800b47a:	68f9      	ldr	r1, [r7, #12]
 800b47c:	6878      	ldr	r0, [r7, #4]
 800b47e:	f7ff ff81 	bl	800b384 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800b482:	e024      	b.n	800b4ce <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800b484:	683b      	ldr	r3, [r7, #0]
 800b486:	2b00      	cmp	r3, #0
 800b488:	d008      	beq.n	800b49c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800b48a:	4b13      	ldr	r3, [pc, #76]	@ (800b4d8 <prvProcessTimerOrBlockTask+0x90>)
 800b48c:	681b      	ldr	r3, [r3, #0]
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	2b00      	cmp	r3, #0
 800b492:	d101      	bne.n	800b498 <prvProcessTimerOrBlockTask+0x50>
 800b494:	2301      	movs	r3, #1
 800b496:	e000      	b.n	800b49a <prvProcessTimerOrBlockTask+0x52>
 800b498:	2300      	movs	r3, #0
 800b49a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800b49c:	4b0f      	ldr	r3, [pc, #60]	@ (800b4dc <prvProcessTimerOrBlockTask+0x94>)
 800b49e:	6818      	ldr	r0, [r3, #0]
 800b4a0:	687a      	ldr	r2, [r7, #4]
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	1ad3      	subs	r3, r2, r3
 800b4a6:	683a      	ldr	r2, [r7, #0]
 800b4a8:	4619      	mov	r1, r3
 800b4aa:	f7fe fe83 	bl	800a1b4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800b4ae:	f7ff f907 	bl	800a6c0 <xTaskResumeAll>
 800b4b2:	4603      	mov	r3, r0
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	d10a      	bne.n	800b4ce <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800b4b8:	4b09      	ldr	r3, [pc, #36]	@ (800b4e0 <prvProcessTimerOrBlockTask+0x98>)
 800b4ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b4be:	601a      	str	r2, [r3, #0]
 800b4c0:	f3bf 8f4f 	dsb	sy
 800b4c4:	f3bf 8f6f 	isb	sy
}
 800b4c8:	e001      	b.n	800b4ce <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800b4ca:	f7ff f8f9 	bl	800a6c0 <xTaskResumeAll>
}
 800b4ce:	bf00      	nop
 800b4d0:	3710      	adds	r7, #16
 800b4d2:	46bd      	mov	sp, r7
 800b4d4:	bd80      	pop	{r7, pc}
 800b4d6:	bf00      	nop
 800b4d8:	24001188 	.word	0x24001188
 800b4dc:	2400118c 	.word	0x2400118c
 800b4e0:	e000ed04 	.word	0xe000ed04

0800b4e4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800b4e4:	b480      	push	{r7}
 800b4e6:	b085      	sub	sp, #20
 800b4e8:	af00      	add	r7, sp, #0
 800b4ea:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800b4ec:	4b0e      	ldr	r3, [pc, #56]	@ (800b528 <prvGetNextExpireTime+0x44>)
 800b4ee:	681b      	ldr	r3, [r3, #0]
 800b4f0:	681b      	ldr	r3, [r3, #0]
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d101      	bne.n	800b4fa <prvGetNextExpireTime+0x16>
 800b4f6:	2201      	movs	r2, #1
 800b4f8:	e000      	b.n	800b4fc <prvGetNextExpireTime+0x18>
 800b4fa:	2200      	movs	r2, #0
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	681b      	ldr	r3, [r3, #0]
 800b504:	2b00      	cmp	r3, #0
 800b506:	d105      	bne.n	800b514 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b508:	4b07      	ldr	r3, [pc, #28]	@ (800b528 <prvGetNextExpireTime+0x44>)
 800b50a:	681b      	ldr	r3, [r3, #0]
 800b50c:	68db      	ldr	r3, [r3, #12]
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	60fb      	str	r3, [r7, #12]
 800b512:	e001      	b.n	800b518 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800b514:	2300      	movs	r3, #0
 800b516:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800b518:	68fb      	ldr	r3, [r7, #12]
}
 800b51a:	4618      	mov	r0, r3
 800b51c:	3714      	adds	r7, #20
 800b51e:	46bd      	mov	sp, r7
 800b520:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b524:	4770      	bx	lr
 800b526:	bf00      	nop
 800b528:	24001184 	.word	0x24001184

0800b52c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800b52c:	b580      	push	{r7, lr}
 800b52e:	b084      	sub	sp, #16
 800b530:	af00      	add	r7, sp, #0
 800b532:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800b534:	f7ff f962 	bl	800a7fc <xTaskGetTickCount>
 800b538:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800b53a:	4b0b      	ldr	r3, [pc, #44]	@ (800b568 <prvSampleTimeNow+0x3c>)
 800b53c:	681b      	ldr	r3, [r3, #0]
 800b53e:	68fa      	ldr	r2, [r7, #12]
 800b540:	429a      	cmp	r2, r3
 800b542:	d205      	bcs.n	800b550 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800b544:	f000 f93a 	bl	800b7bc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	2201      	movs	r2, #1
 800b54c:	601a      	str	r2, [r3, #0]
 800b54e:	e002      	b.n	800b556 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	2200      	movs	r2, #0
 800b554:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800b556:	4a04      	ldr	r2, [pc, #16]	@ (800b568 <prvSampleTimeNow+0x3c>)
 800b558:	68fb      	ldr	r3, [r7, #12]
 800b55a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800b55c:	68fb      	ldr	r3, [r7, #12]
}
 800b55e:	4618      	mov	r0, r3
 800b560:	3710      	adds	r7, #16
 800b562:	46bd      	mov	sp, r7
 800b564:	bd80      	pop	{r7, pc}
 800b566:	bf00      	nop
 800b568:	24001194 	.word	0x24001194

0800b56c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800b56c:	b580      	push	{r7, lr}
 800b56e:	b086      	sub	sp, #24
 800b570:	af00      	add	r7, sp, #0
 800b572:	60f8      	str	r0, [r7, #12]
 800b574:	60b9      	str	r1, [r7, #8]
 800b576:	607a      	str	r2, [r7, #4]
 800b578:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800b57a:	2300      	movs	r3, #0
 800b57c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800b57e:	68fb      	ldr	r3, [r7, #12]
 800b580:	68ba      	ldr	r2, [r7, #8]
 800b582:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b584:	68fb      	ldr	r3, [r7, #12]
 800b586:	68fa      	ldr	r2, [r7, #12]
 800b588:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800b58a:	68ba      	ldr	r2, [r7, #8]
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	429a      	cmp	r2, r3
 800b590:	d812      	bhi.n	800b5b8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b592:	687a      	ldr	r2, [r7, #4]
 800b594:	683b      	ldr	r3, [r7, #0]
 800b596:	1ad2      	subs	r2, r2, r3
 800b598:	68fb      	ldr	r3, [r7, #12]
 800b59a:	699b      	ldr	r3, [r3, #24]
 800b59c:	429a      	cmp	r2, r3
 800b59e:	d302      	bcc.n	800b5a6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800b5a0:	2301      	movs	r3, #1
 800b5a2:	617b      	str	r3, [r7, #20]
 800b5a4:	e01b      	b.n	800b5de <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800b5a6:	4b10      	ldr	r3, [pc, #64]	@ (800b5e8 <prvInsertTimerInActiveList+0x7c>)
 800b5a8:	681a      	ldr	r2, [r3, #0]
 800b5aa:	68fb      	ldr	r3, [r7, #12]
 800b5ac:	3304      	adds	r3, #4
 800b5ae:	4619      	mov	r1, r3
 800b5b0:	4610      	mov	r0, r2
 800b5b2:	f7fd fe38 	bl	8009226 <vListInsert>
 800b5b6:	e012      	b.n	800b5de <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800b5b8:	687a      	ldr	r2, [r7, #4]
 800b5ba:	683b      	ldr	r3, [r7, #0]
 800b5bc:	429a      	cmp	r2, r3
 800b5be:	d206      	bcs.n	800b5ce <prvInsertTimerInActiveList+0x62>
 800b5c0:	68ba      	ldr	r2, [r7, #8]
 800b5c2:	683b      	ldr	r3, [r7, #0]
 800b5c4:	429a      	cmp	r2, r3
 800b5c6:	d302      	bcc.n	800b5ce <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800b5c8:	2301      	movs	r3, #1
 800b5ca:	617b      	str	r3, [r7, #20]
 800b5cc:	e007      	b.n	800b5de <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b5ce:	4b07      	ldr	r3, [pc, #28]	@ (800b5ec <prvInsertTimerInActiveList+0x80>)
 800b5d0:	681a      	ldr	r2, [r3, #0]
 800b5d2:	68fb      	ldr	r3, [r7, #12]
 800b5d4:	3304      	adds	r3, #4
 800b5d6:	4619      	mov	r1, r3
 800b5d8:	4610      	mov	r0, r2
 800b5da:	f7fd fe24 	bl	8009226 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800b5de:	697b      	ldr	r3, [r7, #20]
}
 800b5e0:	4618      	mov	r0, r3
 800b5e2:	3718      	adds	r7, #24
 800b5e4:	46bd      	mov	sp, r7
 800b5e6:	bd80      	pop	{r7, pc}
 800b5e8:	24001188 	.word	0x24001188
 800b5ec:	24001184 	.word	0x24001184

0800b5f0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800b5f0:	b580      	push	{r7, lr}
 800b5f2:	b08e      	sub	sp, #56	@ 0x38
 800b5f4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b5f6:	e0ce      	b.n	800b796 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	2b00      	cmp	r3, #0
 800b5fc:	da19      	bge.n	800b632 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800b5fe:	1d3b      	adds	r3, r7, #4
 800b600:	3304      	adds	r3, #4
 800b602:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800b604:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b606:	2b00      	cmp	r3, #0
 800b608:	d10b      	bne.n	800b622 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800b60a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b60e:	f383 8811 	msr	BASEPRI, r3
 800b612:	f3bf 8f6f 	isb	sy
 800b616:	f3bf 8f4f 	dsb	sy
 800b61a:	61fb      	str	r3, [r7, #28]
}
 800b61c:	bf00      	nop
 800b61e:	bf00      	nop
 800b620:	e7fd      	b.n	800b61e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800b622:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b628:	6850      	ldr	r0, [r2, #4]
 800b62a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b62c:	6892      	ldr	r2, [r2, #8]
 800b62e:	4611      	mov	r1, r2
 800b630:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	2b00      	cmp	r3, #0
 800b636:	f2c0 80ae 	blt.w	800b796 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800b63a:	68fb      	ldr	r3, [r7, #12]
 800b63c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800b63e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b640:	695b      	ldr	r3, [r3, #20]
 800b642:	2b00      	cmp	r3, #0
 800b644:	d004      	beq.n	800b650 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b646:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b648:	3304      	adds	r3, #4
 800b64a:	4618      	mov	r0, r3
 800b64c:	f7fd fe24 	bl	8009298 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b650:	463b      	mov	r3, r7
 800b652:	4618      	mov	r0, r3
 800b654:	f7ff ff6a 	bl	800b52c <prvSampleTimeNow>
 800b658:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	2b09      	cmp	r3, #9
 800b65e:	f200 8097 	bhi.w	800b790 <prvProcessReceivedCommands+0x1a0>
 800b662:	a201      	add	r2, pc, #4	@ (adr r2, 800b668 <prvProcessReceivedCommands+0x78>)
 800b664:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b668:	0800b691 	.word	0x0800b691
 800b66c:	0800b691 	.word	0x0800b691
 800b670:	0800b691 	.word	0x0800b691
 800b674:	0800b707 	.word	0x0800b707
 800b678:	0800b71b 	.word	0x0800b71b
 800b67c:	0800b767 	.word	0x0800b767
 800b680:	0800b691 	.word	0x0800b691
 800b684:	0800b691 	.word	0x0800b691
 800b688:	0800b707 	.word	0x0800b707
 800b68c:	0800b71b 	.word	0x0800b71b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b690:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b692:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b696:	f043 0301 	orr.w	r3, r3, #1
 800b69a:	b2da      	uxtb	r2, r3
 800b69c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b69e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800b6a2:	68ba      	ldr	r2, [r7, #8]
 800b6a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6a6:	699b      	ldr	r3, [r3, #24]
 800b6a8:	18d1      	adds	r1, r2, r3
 800b6aa:	68bb      	ldr	r3, [r7, #8]
 800b6ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b6ae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b6b0:	f7ff ff5c 	bl	800b56c <prvInsertTimerInActiveList>
 800b6b4:	4603      	mov	r3, r0
 800b6b6:	2b00      	cmp	r3, #0
 800b6b8:	d06c      	beq.n	800b794 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b6ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6bc:	6a1b      	ldr	r3, [r3, #32]
 800b6be:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b6c0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b6c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6c4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b6c8:	f003 0304 	and.w	r3, r3, #4
 800b6cc:	2b00      	cmp	r3, #0
 800b6ce:	d061      	beq.n	800b794 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800b6d0:	68ba      	ldr	r2, [r7, #8]
 800b6d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6d4:	699b      	ldr	r3, [r3, #24]
 800b6d6:	441a      	add	r2, r3
 800b6d8:	2300      	movs	r3, #0
 800b6da:	9300      	str	r3, [sp, #0]
 800b6dc:	2300      	movs	r3, #0
 800b6de:	2100      	movs	r1, #0
 800b6e0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b6e2:	f7ff fe01 	bl	800b2e8 <xTimerGenericCommand>
 800b6e6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800b6e8:	6a3b      	ldr	r3, [r7, #32]
 800b6ea:	2b00      	cmp	r3, #0
 800b6ec:	d152      	bne.n	800b794 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800b6ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6f2:	f383 8811 	msr	BASEPRI, r3
 800b6f6:	f3bf 8f6f 	isb	sy
 800b6fa:	f3bf 8f4f 	dsb	sy
 800b6fe:	61bb      	str	r3, [r7, #24]
}
 800b700:	bf00      	nop
 800b702:	bf00      	nop
 800b704:	e7fd      	b.n	800b702 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b706:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b708:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b70c:	f023 0301 	bic.w	r3, r3, #1
 800b710:	b2da      	uxtb	r2, r3
 800b712:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b714:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800b718:	e03d      	b.n	800b796 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b71a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b71c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b720:	f043 0301 	orr.w	r3, r3, #1
 800b724:	b2da      	uxtb	r2, r3
 800b726:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b728:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800b72c:	68ba      	ldr	r2, [r7, #8]
 800b72e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b730:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800b732:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b734:	699b      	ldr	r3, [r3, #24]
 800b736:	2b00      	cmp	r3, #0
 800b738:	d10b      	bne.n	800b752 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800b73a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b73e:	f383 8811 	msr	BASEPRI, r3
 800b742:	f3bf 8f6f 	isb	sy
 800b746:	f3bf 8f4f 	dsb	sy
 800b74a:	617b      	str	r3, [r7, #20]
}
 800b74c:	bf00      	nop
 800b74e:	bf00      	nop
 800b750:	e7fd      	b.n	800b74e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800b752:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b754:	699a      	ldr	r2, [r3, #24]
 800b756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b758:	18d1      	adds	r1, r2, r3
 800b75a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b75c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b75e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b760:	f7ff ff04 	bl	800b56c <prvInsertTimerInActiveList>
					break;
 800b764:	e017      	b.n	800b796 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800b766:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b768:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b76c:	f003 0302 	and.w	r3, r3, #2
 800b770:	2b00      	cmp	r3, #0
 800b772:	d103      	bne.n	800b77c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800b774:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b776:	f000 fbe7 	bl	800bf48 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800b77a:	e00c      	b.n	800b796 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b77c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b77e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b782:	f023 0301 	bic.w	r3, r3, #1
 800b786:	b2da      	uxtb	r2, r3
 800b788:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b78a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800b78e:	e002      	b.n	800b796 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800b790:	bf00      	nop
 800b792:	e000      	b.n	800b796 <prvProcessReceivedCommands+0x1a6>
					break;
 800b794:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b796:	4b08      	ldr	r3, [pc, #32]	@ (800b7b8 <prvProcessReceivedCommands+0x1c8>)
 800b798:	681b      	ldr	r3, [r3, #0]
 800b79a:	1d39      	adds	r1, r7, #4
 800b79c:	2200      	movs	r2, #0
 800b79e:	4618      	mov	r0, r3
 800b7a0:	f7fe f942 	bl	8009a28 <xQueueReceive>
 800b7a4:	4603      	mov	r3, r0
 800b7a6:	2b00      	cmp	r3, #0
 800b7a8:	f47f af26 	bne.w	800b5f8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800b7ac:	bf00      	nop
 800b7ae:	bf00      	nop
 800b7b0:	3730      	adds	r7, #48	@ 0x30
 800b7b2:	46bd      	mov	sp, r7
 800b7b4:	bd80      	pop	{r7, pc}
 800b7b6:	bf00      	nop
 800b7b8:	2400118c 	.word	0x2400118c

0800b7bc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800b7bc:	b580      	push	{r7, lr}
 800b7be:	b088      	sub	sp, #32
 800b7c0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b7c2:	e049      	b.n	800b858 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b7c4:	4b2e      	ldr	r3, [pc, #184]	@ (800b880 <prvSwitchTimerLists+0xc4>)
 800b7c6:	681b      	ldr	r3, [r3, #0]
 800b7c8:	68db      	ldr	r3, [r3, #12]
 800b7ca:	681b      	ldr	r3, [r3, #0]
 800b7cc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b7ce:	4b2c      	ldr	r3, [pc, #176]	@ (800b880 <prvSwitchTimerLists+0xc4>)
 800b7d0:	681b      	ldr	r3, [r3, #0]
 800b7d2:	68db      	ldr	r3, [r3, #12]
 800b7d4:	68db      	ldr	r3, [r3, #12]
 800b7d6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b7d8:	68fb      	ldr	r3, [r7, #12]
 800b7da:	3304      	adds	r3, #4
 800b7dc:	4618      	mov	r0, r3
 800b7de:	f7fd fd5b 	bl	8009298 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b7e2:	68fb      	ldr	r3, [r7, #12]
 800b7e4:	6a1b      	ldr	r3, [r3, #32]
 800b7e6:	68f8      	ldr	r0, [r7, #12]
 800b7e8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b7ea:	68fb      	ldr	r3, [r7, #12]
 800b7ec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b7f0:	f003 0304 	and.w	r3, r3, #4
 800b7f4:	2b00      	cmp	r3, #0
 800b7f6:	d02f      	beq.n	800b858 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800b7f8:	68fb      	ldr	r3, [r7, #12]
 800b7fa:	699b      	ldr	r3, [r3, #24]
 800b7fc:	693a      	ldr	r2, [r7, #16]
 800b7fe:	4413      	add	r3, r2
 800b800:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800b802:	68ba      	ldr	r2, [r7, #8]
 800b804:	693b      	ldr	r3, [r7, #16]
 800b806:	429a      	cmp	r2, r3
 800b808:	d90e      	bls.n	800b828 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800b80a:	68fb      	ldr	r3, [r7, #12]
 800b80c:	68ba      	ldr	r2, [r7, #8]
 800b80e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b810:	68fb      	ldr	r3, [r7, #12]
 800b812:	68fa      	ldr	r2, [r7, #12]
 800b814:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b816:	4b1a      	ldr	r3, [pc, #104]	@ (800b880 <prvSwitchTimerLists+0xc4>)
 800b818:	681a      	ldr	r2, [r3, #0]
 800b81a:	68fb      	ldr	r3, [r7, #12]
 800b81c:	3304      	adds	r3, #4
 800b81e:	4619      	mov	r1, r3
 800b820:	4610      	mov	r0, r2
 800b822:	f7fd fd00 	bl	8009226 <vListInsert>
 800b826:	e017      	b.n	800b858 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b828:	2300      	movs	r3, #0
 800b82a:	9300      	str	r3, [sp, #0]
 800b82c:	2300      	movs	r3, #0
 800b82e:	693a      	ldr	r2, [r7, #16]
 800b830:	2100      	movs	r1, #0
 800b832:	68f8      	ldr	r0, [r7, #12]
 800b834:	f7ff fd58 	bl	800b2e8 <xTimerGenericCommand>
 800b838:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	d10b      	bne.n	800b858 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800b840:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b844:	f383 8811 	msr	BASEPRI, r3
 800b848:	f3bf 8f6f 	isb	sy
 800b84c:	f3bf 8f4f 	dsb	sy
 800b850:	603b      	str	r3, [r7, #0]
}
 800b852:	bf00      	nop
 800b854:	bf00      	nop
 800b856:	e7fd      	b.n	800b854 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b858:	4b09      	ldr	r3, [pc, #36]	@ (800b880 <prvSwitchTimerLists+0xc4>)
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	681b      	ldr	r3, [r3, #0]
 800b85e:	2b00      	cmp	r3, #0
 800b860:	d1b0      	bne.n	800b7c4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800b862:	4b07      	ldr	r3, [pc, #28]	@ (800b880 <prvSwitchTimerLists+0xc4>)
 800b864:	681b      	ldr	r3, [r3, #0]
 800b866:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800b868:	4b06      	ldr	r3, [pc, #24]	@ (800b884 <prvSwitchTimerLists+0xc8>)
 800b86a:	681b      	ldr	r3, [r3, #0]
 800b86c:	4a04      	ldr	r2, [pc, #16]	@ (800b880 <prvSwitchTimerLists+0xc4>)
 800b86e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800b870:	4a04      	ldr	r2, [pc, #16]	@ (800b884 <prvSwitchTimerLists+0xc8>)
 800b872:	697b      	ldr	r3, [r7, #20]
 800b874:	6013      	str	r3, [r2, #0]
}
 800b876:	bf00      	nop
 800b878:	3718      	adds	r7, #24
 800b87a:	46bd      	mov	sp, r7
 800b87c:	bd80      	pop	{r7, pc}
 800b87e:	bf00      	nop
 800b880:	24001184 	.word	0x24001184
 800b884:	24001188 	.word	0x24001188

0800b888 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800b888:	b580      	push	{r7, lr}
 800b88a:	b082      	sub	sp, #8
 800b88c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800b88e:	f000 f96b 	bl	800bb68 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800b892:	4b15      	ldr	r3, [pc, #84]	@ (800b8e8 <prvCheckForValidListAndQueue+0x60>)
 800b894:	681b      	ldr	r3, [r3, #0]
 800b896:	2b00      	cmp	r3, #0
 800b898:	d120      	bne.n	800b8dc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800b89a:	4814      	ldr	r0, [pc, #80]	@ (800b8ec <prvCheckForValidListAndQueue+0x64>)
 800b89c:	f7fd fc72 	bl	8009184 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800b8a0:	4813      	ldr	r0, [pc, #76]	@ (800b8f0 <prvCheckForValidListAndQueue+0x68>)
 800b8a2:	f7fd fc6f 	bl	8009184 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800b8a6:	4b13      	ldr	r3, [pc, #76]	@ (800b8f4 <prvCheckForValidListAndQueue+0x6c>)
 800b8a8:	4a10      	ldr	r2, [pc, #64]	@ (800b8ec <prvCheckForValidListAndQueue+0x64>)
 800b8aa:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800b8ac:	4b12      	ldr	r3, [pc, #72]	@ (800b8f8 <prvCheckForValidListAndQueue+0x70>)
 800b8ae:	4a10      	ldr	r2, [pc, #64]	@ (800b8f0 <prvCheckForValidListAndQueue+0x68>)
 800b8b0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800b8b2:	2300      	movs	r3, #0
 800b8b4:	9300      	str	r3, [sp, #0]
 800b8b6:	4b11      	ldr	r3, [pc, #68]	@ (800b8fc <prvCheckForValidListAndQueue+0x74>)
 800b8b8:	4a11      	ldr	r2, [pc, #68]	@ (800b900 <prvCheckForValidListAndQueue+0x78>)
 800b8ba:	2110      	movs	r1, #16
 800b8bc:	200a      	movs	r0, #10
 800b8be:	f7fd fd7f 	bl	80093c0 <xQueueGenericCreateStatic>
 800b8c2:	4603      	mov	r3, r0
 800b8c4:	4a08      	ldr	r2, [pc, #32]	@ (800b8e8 <prvCheckForValidListAndQueue+0x60>)
 800b8c6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800b8c8:	4b07      	ldr	r3, [pc, #28]	@ (800b8e8 <prvCheckForValidListAndQueue+0x60>)
 800b8ca:	681b      	ldr	r3, [r3, #0]
 800b8cc:	2b00      	cmp	r3, #0
 800b8ce:	d005      	beq.n	800b8dc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800b8d0:	4b05      	ldr	r3, [pc, #20]	@ (800b8e8 <prvCheckForValidListAndQueue+0x60>)
 800b8d2:	681b      	ldr	r3, [r3, #0]
 800b8d4:	490b      	ldr	r1, [pc, #44]	@ (800b904 <prvCheckForValidListAndQueue+0x7c>)
 800b8d6:	4618      	mov	r0, r3
 800b8d8:	f7fe fc42 	bl	800a160 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b8dc:	f000 f976 	bl	800bbcc <vPortExitCritical>
}
 800b8e0:	bf00      	nop
 800b8e2:	46bd      	mov	sp, r7
 800b8e4:	bd80      	pop	{r7, pc}
 800b8e6:	bf00      	nop
 800b8e8:	2400118c 	.word	0x2400118c
 800b8ec:	2400115c 	.word	0x2400115c
 800b8f0:	24001170 	.word	0x24001170
 800b8f4:	24001184 	.word	0x24001184
 800b8f8:	24001188 	.word	0x24001188
 800b8fc:	24001238 	.word	0x24001238
 800b900:	24001198 	.word	0x24001198
 800b904:	0800d72c 	.word	0x0800d72c

0800b908 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b908:	b480      	push	{r7}
 800b90a:	b085      	sub	sp, #20
 800b90c:	af00      	add	r7, sp, #0
 800b90e:	60f8      	str	r0, [r7, #12]
 800b910:	60b9      	str	r1, [r7, #8]
 800b912:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800b914:	68fb      	ldr	r3, [r7, #12]
 800b916:	3b04      	subs	r3, #4
 800b918:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b91a:	68fb      	ldr	r3, [r7, #12]
 800b91c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800b920:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b922:	68fb      	ldr	r3, [r7, #12]
 800b924:	3b04      	subs	r3, #4
 800b926:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b928:	68bb      	ldr	r3, [r7, #8]
 800b92a:	f023 0201 	bic.w	r2, r3, #1
 800b92e:	68fb      	ldr	r3, [r7, #12]
 800b930:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b932:	68fb      	ldr	r3, [r7, #12]
 800b934:	3b04      	subs	r3, #4
 800b936:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b938:	4a0c      	ldr	r2, [pc, #48]	@ (800b96c <pxPortInitialiseStack+0x64>)
 800b93a:	68fb      	ldr	r3, [r7, #12]
 800b93c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b93e:	68fb      	ldr	r3, [r7, #12]
 800b940:	3b14      	subs	r3, #20
 800b942:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b944:	687a      	ldr	r2, [r7, #4]
 800b946:	68fb      	ldr	r3, [r7, #12]
 800b948:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800b94a:	68fb      	ldr	r3, [r7, #12]
 800b94c:	3b04      	subs	r3, #4
 800b94e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800b950:	68fb      	ldr	r3, [r7, #12]
 800b952:	f06f 0202 	mvn.w	r2, #2
 800b956:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b958:	68fb      	ldr	r3, [r7, #12]
 800b95a:	3b20      	subs	r3, #32
 800b95c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b95e:	68fb      	ldr	r3, [r7, #12]
}
 800b960:	4618      	mov	r0, r3
 800b962:	3714      	adds	r7, #20
 800b964:	46bd      	mov	sp, r7
 800b966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b96a:	4770      	bx	lr
 800b96c:	0800b971 	.word	0x0800b971

0800b970 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b970:	b480      	push	{r7}
 800b972:	b085      	sub	sp, #20
 800b974:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800b976:	2300      	movs	r3, #0
 800b978:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b97a:	4b13      	ldr	r3, [pc, #76]	@ (800b9c8 <prvTaskExitError+0x58>)
 800b97c:	681b      	ldr	r3, [r3, #0]
 800b97e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b982:	d00b      	beq.n	800b99c <prvTaskExitError+0x2c>
	__asm volatile
 800b984:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b988:	f383 8811 	msr	BASEPRI, r3
 800b98c:	f3bf 8f6f 	isb	sy
 800b990:	f3bf 8f4f 	dsb	sy
 800b994:	60fb      	str	r3, [r7, #12]
}
 800b996:	bf00      	nop
 800b998:	bf00      	nop
 800b99a:	e7fd      	b.n	800b998 <prvTaskExitError+0x28>
	__asm volatile
 800b99c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9a0:	f383 8811 	msr	BASEPRI, r3
 800b9a4:	f3bf 8f6f 	isb	sy
 800b9a8:	f3bf 8f4f 	dsb	sy
 800b9ac:	60bb      	str	r3, [r7, #8]
}
 800b9ae:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b9b0:	bf00      	nop
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	d0fc      	beq.n	800b9b2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b9b8:	bf00      	nop
 800b9ba:	bf00      	nop
 800b9bc:	3714      	adds	r7, #20
 800b9be:	46bd      	mov	sp, r7
 800b9c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9c4:	4770      	bx	lr
 800b9c6:	bf00      	nop
 800b9c8:	2400002c 	.word	0x2400002c
 800b9cc:	00000000 	.word	0x00000000

0800b9d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b9d0:	4b07      	ldr	r3, [pc, #28]	@ (800b9f0 <pxCurrentTCBConst2>)
 800b9d2:	6819      	ldr	r1, [r3, #0]
 800b9d4:	6808      	ldr	r0, [r1, #0]
 800b9d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9da:	f380 8809 	msr	PSP, r0
 800b9de:	f3bf 8f6f 	isb	sy
 800b9e2:	f04f 0000 	mov.w	r0, #0
 800b9e6:	f380 8811 	msr	BASEPRI, r0
 800b9ea:	4770      	bx	lr
 800b9ec:	f3af 8000 	nop.w

0800b9f0 <pxCurrentTCBConst2>:
 800b9f0:	24000c5c 	.word	0x24000c5c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b9f4:	bf00      	nop
 800b9f6:	bf00      	nop

0800b9f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b9f8:	4808      	ldr	r0, [pc, #32]	@ (800ba1c <prvPortStartFirstTask+0x24>)
 800b9fa:	6800      	ldr	r0, [r0, #0]
 800b9fc:	6800      	ldr	r0, [r0, #0]
 800b9fe:	f380 8808 	msr	MSP, r0
 800ba02:	f04f 0000 	mov.w	r0, #0
 800ba06:	f380 8814 	msr	CONTROL, r0
 800ba0a:	b662      	cpsie	i
 800ba0c:	b661      	cpsie	f
 800ba0e:	f3bf 8f4f 	dsb	sy
 800ba12:	f3bf 8f6f 	isb	sy
 800ba16:	df00      	svc	0
 800ba18:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ba1a:	bf00      	nop
 800ba1c:	e000ed08 	.word	0xe000ed08

0800ba20 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ba20:	b580      	push	{r7, lr}
 800ba22:	b086      	sub	sp, #24
 800ba24:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800ba26:	4b47      	ldr	r3, [pc, #284]	@ (800bb44 <xPortStartScheduler+0x124>)
 800ba28:	681b      	ldr	r3, [r3, #0]
 800ba2a:	4a47      	ldr	r2, [pc, #284]	@ (800bb48 <xPortStartScheduler+0x128>)
 800ba2c:	4293      	cmp	r3, r2
 800ba2e:	d10b      	bne.n	800ba48 <xPortStartScheduler+0x28>
	__asm volatile
 800ba30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba34:	f383 8811 	msr	BASEPRI, r3
 800ba38:	f3bf 8f6f 	isb	sy
 800ba3c:	f3bf 8f4f 	dsb	sy
 800ba40:	60fb      	str	r3, [r7, #12]
}
 800ba42:	bf00      	nop
 800ba44:	bf00      	nop
 800ba46:	e7fd      	b.n	800ba44 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800ba48:	4b3e      	ldr	r3, [pc, #248]	@ (800bb44 <xPortStartScheduler+0x124>)
 800ba4a:	681b      	ldr	r3, [r3, #0]
 800ba4c:	4a3f      	ldr	r2, [pc, #252]	@ (800bb4c <xPortStartScheduler+0x12c>)
 800ba4e:	4293      	cmp	r3, r2
 800ba50:	d10b      	bne.n	800ba6a <xPortStartScheduler+0x4a>
	__asm volatile
 800ba52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba56:	f383 8811 	msr	BASEPRI, r3
 800ba5a:	f3bf 8f6f 	isb	sy
 800ba5e:	f3bf 8f4f 	dsb	sy
 800ba62:	613b      	str	r3, [r7, #16]
}
 800ba64:	bf00      	nop
 800ba66:	bf00      	nop
 800ba68:	e7fd      	b.n	800ba66 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800ba6a:	4b39      	ldr	r3, [pc, #228]	@ (800bb50 <xPortStartScheduler+0x130>)
 800ba6c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800ba6e:	697b      	ldr	r3, [r7, #20]
 800ba70:	781b      	ldrb	r3, [r3, #0]
 800ba72:	b2db      	uxtb	r3, r3
 800ba74:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800ba76:	697b      	ldr	r3, [r7, #20]
 800ba78:	22ff      	movs	r2, #255	@ 0xff
 800ba7a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800ba7c:	697b      	ldr	r3, [r7, #20]
 800ba7e:	781b      	ldrb	r3, [r3, #0]
 800ba80:	b2db      	uxtb	r3, r3
 800ba82:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ba84:	78fb      	ldrb	r3, [r7, #3]
 800ba86:	b2db      	uxtb	r3, r3
 800ba88:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800ba8c:	b2da      	uxtb	r2, r3
 800ba8e:	4b31      	ldr	r3, [pc, #196]	@ (800bb54 <xPortStartScheduler+0x134>)
 800ba90:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800ba92:	4b31      	ldr	r3, [pc, #196]	@ (800bb58 <xPortStartScheduler+0x138>)
 800ba94:	2207      	movs	r2, #7
 800ba96:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ba98:	e009      	b.n	800baae <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800ba9a:	4b2f      	ldr	r3, [pc, #188]	@ (800bb58 <xPortStartScheduler+0x138>)
 800ba9c:	681b      	ldr	r3, [r3, #0]
 800ba9e:	3b01      	subs	r3, #1
 800baa0:	4a2d      	ldr	r2, [pc, #180]	@ (800bb58 <xPortStartScheduler+0x138>)
 800baa2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800baa4:	78fb      	ldrb	r3, [r7, #3]
 800baa6:	b2db      	uxtb	r3, r3
 800baa8:	005b      	lsls	r3, r3, #1
 800baaa:	b2db      	uxtb	r3, r3
 800baac:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800baae:	78fb      	ldrb	r3, [r7, #3]
 800bab0:	b2db      	uxtb	r3, r3
 800bab2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bab6:	2b80      	cmp	r3, #128	@ 0x80
 800bab8:	d0ef      	beq.n	800ba9a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800baba:	4b27      	ldr	r3, [pc, #156]	@ (800bb58 <xPortStartScheduler+0x138>)
 800babc:	681b      	ldr	r3, [r3, #0]
 800babe:	f1c3 0307 	rsb	r3, r3, #7
 800bac2:	2b04      	cmp	r3, #4
 800bac4:	d00b      	beq.n	800bade <xPortStartScheduler+0xbe>
	__asm volatile
 800bac6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800baca:	f383 8811 	msr	BASEPRI, r3
 800bace:	f3bf 8f6f 	isb	sy
 800bad2:	f3bf 8f4f 	dsb	sy
 800bad6:	60bb      	str	r3, [r7, #8]
}
 800bad8:	bf00      	nop
 800bada:	bf00      	nop
 800badc:	e7fd      	b.n	800bada <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800bade:	4b1e      	ldr	r3, [pc, #120]	@ (800bb58 <xPortStartScheduler+0x138>)
 800bae0:	681b      	ldr	r3, [r3, #0]
 800bae2:	021b      	lsls	r3, r3, #8
 800bae4:	4a1c      	ldr	r2, [pc, #112]	@ (800bb58 <xPortStartScheduler+0x138>)
 800bae6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800bae8:	4b1b      	ldr	r3, [pc, #108]	@ (800bb58 <xPortStartScheduler+0x138>)
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800baf0:	4a19      	ldr	r2, [pc, #100]	@ (800bb58 <xPortStartScheduler+0x138>)
 800baf2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	b2da      	uxtb	r2, r3
 800baf8:	697b      	ldr	r3, [r7, #20]
 800bafa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800bafc:	4b17      	ldr	r3, [pc, #92]	@ (800bb5c <xPortStartScheduler+0x13c>)
 800bafe:	681b      	ldr	r3, [r3, #0]
 800bb00:	4a16      	ldr	r2, [pc, #88]	@ (800bb5c <xPortStartScheduler+0x13c>)
 800bb02:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800bb06:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800bb08:	4b14      	ldr	r3, [pc, #80]	@ (800bb5c <xPortStartScheduler+0x13c>)
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	4a13      	ldr	r2, [pc, #76]	@ (800bb5c <xPortStartScheduler+0x13c>)
 800bb0e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800bb12:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800bb14:	f000 f8da 	bl	800bccc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800bb18:	4b11      	ldr	r3, [pc, #68]	@ (800bb60 <xPortStartScheduler+0x140>)
 800bb1a:	2200      	movs	r2, #0
 800bb1c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800bb1e:	f000 f8f9 	bl	800bd14 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800bb22:	4b10      	ldr	r3, [pc, #64]	@ (800bb64 <xPortStartScheduler+0x144>)
 800bb24:	681b      	ldr	r3, [r3, #0]
 800bb26:	4a0f      	ldr	r2, [pc, #60]	@ (800bb64 <xPortStartScheduler+0x144>)
 800bb28:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800bb2c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800bb2e:	f7ff ff63 	bl	800b9f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800bb32:	f7fe ff2d 	bl	800a990 <vTaskSwitchContext>
	prvTaskExitError();
 800bb36:	f7ff ff1b 	bl	800b970 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800bb3a:	2300      	movs	r3, #0
}
 800bb3c:	4618      	mov	r0, r3
 800bb3e:	3718      	adds	r7, #24
 800bb40:	46bd      	mov	sp, r7
 800bb42:	bd80      	pop	{r7, pc}
 800bb44:	e000ed00 	.word	0xe000ed00
 800bb48:	410fc271 	.word	0x410fc271
 800bb4c:	410fc270 	.word	0x410fc270
 800bb50:	e000e400 	.word	0xe000e400
 800bb54:	24001288 	.word	0x24001288
 800bb58:	2400128c 	.word	0x2400128c
 800bb5c:	e000ed20 	.word	0xe000ed20
 800bb60:	2400002c 	.word	0x2400002c
 800bb64:	e000ef34 	.word	0xe000ef34

0800bb68 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800bb68:	b480      	push	{r7}
 800bb6a:	b083      	sub	sp, #12
 800bb6c:	af00      	add	r7, sp, #0
	__asm volatile
 800bb6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb72:	f383 8811 	msr	BASEPRI, r3
 800bb76:	f3bf 8f6f 	isb	sy
 800bb7a:	f3bf 8f4f 	dsb	sy
 800bb7e:	607b      	str	r3, [r7, #4]
}
 800bb80:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800bb82:	4b10      	ldr	r3, [pc, #64]	@ (800bbc4 <vPortEnterCritical+0x5c>)
 800bb84:	681b      	ldr	r3, [r3, #0]
 800bb86:	3301      	adds	r3, #1
 800bb88:	4a0e      	ldr	r2, [pc, #56]	@ (800bbc4 <vPortEnterCritical+0x5c>)
 800bb8a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800bb8c:	4b0d      	ldr	r3, [pc, #52]	@ (800bbc4 <vPortEnterCritical+0x5c>)
 800bb8e:	681b      	ldr	r3, [r3, #0]
 800bb90:	2b01      	cmp	r3, #1
 800bb92:	d110      	bne.n	800bbb6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800bb94:	4b0c      	ldr	r3, [pc, #48]	@ (800bbc8 <vPortEnterCritical+0x60>)
 800bb96:	681b      	ldr	r3, [r3, #0]
 800bb98:	b2db      	uxtb	r3, r3
 800bb9a:	2b00      	cmp	r3, #0
 800bb9c:	d00b      	beq.n	800bbb6 <vPortEnterCritical+0x4e>
	__asm volatile
 800bb9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bba2:	f383 8811 	msr	BASEPRI, r3
 800bba6:	f3bf 8f6f 	isb	sy
 800bbaa:	f3bf 8f4f 	dsb	sy
 800bbae:	603b      	str	r3, [r7, #0]
}
 800bbb0:	bf00      	nop
 800bbb2:	bf00      	nop
 800bbb4:	e7fd      	b.n	800bbb2 <vPortEnterCritical+0x4a>
	}
}
 800bbb6:	bf00      	nop
 800bbb8:	370c      	adds	r7, #12
 800bbba:	46bd      	mov	sp, r7
 800bbbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbc0:	4770      	bx	lr
 800bbc2:	bf00      	nop
 800bbc4:	2400002c 	.word	0x2400002c
 800bbc8:	e000ed04 	.word	0xe000ed04

0800bbcc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800bbcc:	b480      	push	{r7}
 800bbce:	b083      	sub	sp, #12
 800bbd0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800bbd2:	4b12      	ldr	r3, [pc, #72]	@ (800bc1c <vPortExitCritical+0x50>)
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	d10b      	bne.n	800bbf2 <vPortExitCritical+0x26>
	__asm volatile
 800bbda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bbde:	f383 8811 	msr	BASEPRI, r3
 800bbe2:	f3bf 8f6f 	isb	sy
 800bbe6:	f3bf 8f4f 	dsb	sy
 800bbea:	607b      	str	r3, [r7, #4]
}
 800bbec:	bf00      	nop
 800bbee:	bf00      	nop
 800bbf0:	e7fd      	b.n	800bbee <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800bbf2:	4b0a      	ldr	r3, [pc, #40]	@ (800bc1c <vPortExitCritical+0x50>)
 800bbf4:	681b      	ldr	r3, [r3, #0]
 800bbf6:	3b01      	subs	r3, #1
 800bbf8:	4a08      	ldr	r2, [pc, #32]	@ (800bc1c <vPortExitCritical+0x50>)
 800bbfa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800bbfc:	4b07      	ldr	r3, [pc, #28]	@ (800bc1c <vPortExitCritical+0x50>)
 800bbfe:	681b      	ldr	r3, [r3, #0]
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	d105      	bne.n	800bc10 <vPortExitCritical+0x44>
 800bc04:	2300      	movs	r3, #0
 800bc06:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bc08:	683b      	ldr	r3, [r7, #0]
 800bc0a:	f383 8811 	msr	BASEPRI, r3
}
 800bc0e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800bc10:	bf00      	nop
 800bc12:	370c      	adds	r7, #12
 800bc14:	46bd      	mov	sp, r7
 800bc16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc1a:	4770      	bx	lr
 800bc1c:	2400002c 	.word	0x2400002c

0800bc20 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800bc20:	f3ef 8009 	mrs	r0, PSP
 800bc24:	f3bf 8f6f 	isb	sy
 800bc28:	4b15      	ldr	r3, [pc, #84]	@ (800bc80 <pxCurrentTCBConst>)
 800bc2a:	681a      	ldr	r2, [r3, #0]
 800bc2c:	f01e 0f10 	tst.w	lr, #16
 800bc30:	bf08      	it	eq
 800bc32:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800bc36:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc3a:	6010      	str	r0, [r2, #0]
 800bc3c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800bc40:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800bc44:	f380 8811 	msr	BASEPRI, r0
 800bc48:	f3bf 8f4f 	dsb	sy
 800bc4c:	f3bf 8f6f 	isb	sy
 800bc50:	f7fe fe9e 	bl	800a990 <vTaskSwitchContext>
 800bc54:	f04f 0000 	mov.w	r0, #0
 800bc58:	f380 8811 	msr	BASEPRI, r0
 800bc5c:	bc09      	pop	{r0, r3}
 800bc5e:	6819      	ldr	r1, [r3, #0]
 800bc60:	6808      	ldr	r0, [r1, #0]
 800bc62:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc66:	f01e 0f10 	tst.w	lr, #16
 800bc6a:	bf08      	it	eq
 800bc6c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800bc70:	f380 8809 	msr	PSP, r0
 800bc74:	f3bf 8f6f 	isb	sy
 800bc78:	4770      	bx	lr
 800bc7a:	bf00      	nop
 800bc7c:	f3af 8000 	nop.w

0800bc80 <pxCurrentTCBConst>:
 800bc80:	24000c5c 	.word	0x24000c5c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800bc84:	bf00      	nop
 800bc86:	bf00      	nop

0800bc88 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800bc88:	b580      	push	{r7, lr}
 800bc8a:	b082      	sub	sp, #8
 800bc8c:	af00      	add	r7, sp, #0
	__asm volatile
 800bc8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc92:	f383 8811 	msr	BASEPRI, r3
 800bc96:	f3bf 8f6f 	isb	sy
 800bc9a:	f3bf 8f4f 	dsb	sy
 800bc9e:	607b      	str	r3, [r7, #4]
}
 800bca0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800bca2:	f7fe fdbb 	bl	800a81c <xTaskIncrementTick>
 800bca6:	4603      	mov	r3, r0
 800bca8:	2b00      	cmp	r3, #0
 800bcaa:	d003      	beq.n	800bcb4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800bcac:	4b06      	ldr	r3, [pc, #24]	@ (800bcc8 <xPortSysTickHandler+0x40>)
 800bcae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bcb2:	601a      	str	r2, [r3, #0]
 800bcb4:	2300      	movs	r3, #0
 800bcb6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bcb8:	683b      	ldr	r3, [r7, #0]
 800bcba:	f383 8811 	msr	BASEPRI, r3
}
 800bcbe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800bcc0:	bf00      	nop
 800bcc2:	3708      	adds	r7, #8
 800bcc4:	46bd      	mov	sp, r7
 800bcc6:	bd80      	pop	{r7, pc}
 800bcc8:	e000ed04 	.word	0xe000ed04

0800bccc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800bccc:	b480      	push	{r7}
 800bcce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800bcd0:	4b0b      	ldr	r3, [pc, #44]	@ (800bd00 <vPortSetupTimerInterrupt+0x34>)
 800bcd2:	2200      	movs	r2, #0
 800bcd4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800bcd6:	4b0b      	ldr	r3, [pc, #44]	@ (800bd04 <vPortSetupTimerInterrupt+0x38>)
 800bcd8:	2200      	movs	r2, #0
 800bcda:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800bcdc:	4b0a      	ldr	r3, [pc, #40]	@ (800bd08 <vPortSetupTimerInterrupt+0x3c>)
 800bcde:	681b      	ldr	r3, [r3, #0]
 800bce0:	4a0a      	ldr	r2, [pc, #40]	@ (800bd0c <vPortSetupTimerInterrupt+0x40>)
 800bce2:	fba2 2303 	umull	r2, r3, r2, r3
 800bce6:	099b      	lsrs	r3, r3, #6
 800bce8:	4a09      	ldr	r2, [pc, #36]	@ (800bd10 <vPortSetupTimerInterrupt+0x44>)
 800bcea:	3b01      	subs	r3, #1
 800bcec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800bcee:	4b04      	ldr	r3, [pc, #16]	@ (800bd00 <vPortSetupTimerInterrupt+0x34>)
 800bcf0:	2207      	movs	r2, #7
 800bcf2:	601a      	str	r2, [r3, #0]
}
 800bcf4:	bf00      	nop
 800bcf6:	46bd      	mov	sp, r7
 800bcf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcfc:	4770      	bx	lr
 800bcfe:	bf00      	nop
 800bd00:	e000e010 	.word	0xe000e010
 800bd04:	e000e018 	.word	0xe000e018
 800bd08:	24000000 	.word	0x24000000
 800bd0c:	10624dd3 	.word	0x10624dd3
 800bd10:	e000e014 	.word	0xe000e014

0800bd14 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800bd14:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800bd24 <vPortEnableVFP+0x10>
 800bd18:	6801      	ldr	r1, [r0, #0]
 800bd1a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800bd1e:	6001      	str	r1, [r0, #0]
 800bd20:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800bd22:	bf00      	nop
 800bd24:	e000ed88 	.word	0xe000ed88

0800bd28 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800bd28:	b480      	push	{r7}
 800bd2a:	b085      	sub	sp, #20
 800bd2c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800bd2e:	f3ef 8305 	mrs	r3, IPSR
 800bd32:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800bd34:	68fb      	ldr	r3, [r7, #12]
 800bd36:	2b0f      	cmp	r3, #15
 800bd38:	d915      	bls.n	800bd66 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800bd3a:	4a18      	ldr	r2, [pc, #96]	@ (800bd9c <vPortValidateInterruptPriority+0x74>)
 800bd3c:	68fb      	ldr	r3, [r7, #12]
 800bd3e:	4413      	add	r3, r2
 800bd40:	781b      	ldrb	r3, [r3, #0]
 800bd42:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800bd44:	4b16      	ldr	r3, [pc, #88]	@ (800bda0 <vPortValidateInterruptPriority+0x78>)
 800bd46:	781b      	ldrb	r3, [r3, #0]
 800bd48:	7afa      	ldrb	r2, [r7, #11]
 800bd4a:	429a      	cmp	r2, r3
 800bd4c:	d20b      	bcs.n	800bd66 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800bd4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd52:	f383 8811 	msr	BASEPRI, r3
 800bd56:	f3bf 8f6f 	isb	sy
 800bd5a:	f3bf 8f4f 	dsb	sy
 800bd5e:	607b      	str	r3, [r7, #4]
}
 800bd60:	bf00      	nop
 800bd62:	bf00      	nop
 800bd64:	e7fd      	b.n	800bd62 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800bd66:	4b0f      	ldr	r3, [pc, #60]	@ (800bda4 <vPortValidateInterruptPriority+0x7c>)
 800bd68:	681b      	ldr	r3, [r3, #0]
 800bd6a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800bd6e:	4b0e      	ldr	r3, [pc, #56]	@ (800bda8 <vPortValidateInterruptPriority+0x80>)
 800bd70:	681b      	ldr	r3, [r3, #0]
 800bd72:	429a      	cmp	r2, r3
 800bd74:	d90b      	bls.n	800bd8e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800bd76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd7a:	f383 8811 	msr	BASEPRI, r3
 800bd7e:	f3bf 8f6f 	isb	sy
 800bd82:	f3bf 8f4f 	dsb	sy
 800bd86:	603b      	str	r3, [r7, #0]
}
 800bd88:	bf00      	nop
 800bd8a:	bf00      	nop
 800bd8c:	e7fd      	b.n	800bd8a <vPortValidateInterruptPriority+0x62>
	}
 800bd8e:	bf00      	nop
 800bd90:	3714      	adds	r7, #20
 800bd92:	46bd      	mov	sp, r7
 800bd94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd98:	4770      	bx	lr
 800bd9a:	bf00      	nop
 800bd9c:	e000e3f0 	.word	0xe000e3f0
 800bda0:	24001288 	.word	0x24001288
 800bda4:	e000ed0c 	.word	0xe000ed0c
 800bda8:	2400128c 	.word	0x2400128c

0800bdac <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800bdac:	b580      	push	{r7, lr}
 800bdae:	b08a      	sub	sp, #40	@ 0x28
 800bdb0:	af00      	add	r7, sp, #0
 800bdb2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800bdb4:	2300      	movs	r3, #0
 800bdb6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800bdb8:	f7fe fc74 	bl	800a6a4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800bdbc:	4b5c      	ldr	r3, [pc, #368]	@ (800bf30 <pvPortMalloc+0x184>)
 800bdbe:	681b      	ldr	r3, [r3, #0]
 800bdc0:	2b00      	cmp	r3, #0
 800bdc2:	d101      	bne.n	800bdc8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800bdc4:	f000 f924 	bl	800c010 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800bdc8:	4b5a      	ldr	r3, [pc, #360]	@ (800bf34 <pvPortMalloc+0x188>)
 800bdca:	681a      	ldr	r2, [r3, #0]
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	4013      	ands	r3, r2
 800bdd0:	2b00      	cmp	r3, #0
 800bdd2:	f040 8095 	bne.w	800bf00 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	2b00      	cmp	r3, #0
 800bdda:	d01e      	beq.n	800be1a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800bddc:	2208      	movs	r2, #8
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	4413      	add	r3, r2
 800bde2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	f003 0307 	and.w	r3, r3, #7
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	d015      	beq.n	800be1a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	f023 0307 	bic.w	r3, r3, #7
 800bdf4:	3308      	adds	r3, #8
 800bdf6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	f003 0307 	and.w	r3, r3, #7
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	d00b      	beq.n	800be1a <pvPortMalloc+0x6e>
	__asm volatile
 800be02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be06:	f383 8811 	msr	BASEPRI, r3
 800be0a:	f3bf 8f6f 	isb	sy
 800be0e:	f3bf 8f4f 	dsb	sy
 800be12:	617b      	str	r3, [r7, #20]
}
 800be14:	bf00      	nop
 800be16:	bf00      	nop
 800be18:	e7fd      	b.n	800be16 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	2b00      	cmp	r3, #0
 800be1e:	d06f      	beq.n	800bf00 <pvPortMalloc+0x154>
 800be20:	4b45      	ldr	r3, [pc, #276]	@ (800bf38 <pvPortMalloc+0x18c>)
 800be22:	681b      	ldr	r3, [r3, #0]
 800be24:	687a      	ldr	r2, [r7, #4]
 800be26:	429a      	cmp	r2, r3
 800be28:	d86a      	bhi.n	800bf00 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800be2a:	4b44      	ldr	r3, [pc, #272]	@ (800bf3c <pvPortMalloc+0x190>)
 800be2c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800be2e:	4b43      	ldr	r3, [pc, #268]	@ (800bf3c <pvPortMalloc+0x190>)
 800be30:	681b      	ldr	r3, [r3, #0]
 800be32:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800be34:	e004      	b.n	800be40 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800be36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be38:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800be3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be3c:	681b      	ldr	r3, [r3, #0]
 800be3e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800be40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be42:	685b      	ldr	r3, [r3, #4]
 800be44:	687a      	ldr	r2, [r7, #4]
 800be46:	429a      	cmp	r2, r3
 800be48:	d903      	bls.n	800be52 <pvPortMalloc+0xa6>
 800be4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be4c:	681b      	ldr	r3, [r3, #0]
 800be4e:	2b00      	cmp	r3, #0
 800be50:	d1f1      	bne.n	800be36 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800be52:	4b37      	ldr	r3, [pc, #220]	@ (800bf30 <pvPortMalloc+0x184>)
 800be54:	681b      	ldr	r3, [r3, #0]
 800be56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800be58:	429a      	cmp	r2, r3
 800be5a:	d051      	beq.n	800bf00 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800be5c:	6a3b      	ldr	r3, [r7, #32]
 800be5e:	681b      	ldr	r3, [r3, #0]
 800be60:	2208      	movs	r2, #8
 800be62:	4413      	add	r3, r2
 800be64:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800be66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be68:	681a      	ldr	r2, [r3, #0]
 800be6a:	6a3b      	ldr	r3, [r7, #32]
 800be6c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800be6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be70:	685a      	ldr	r2, [r3, #4]
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	1ad2      	subs	r2, r2, r3
 800be76:	2308      	movs	r3, #8
 800be78:	005b      	lsls	r3, r3, #1
 800be7a:	429a      	cmp	r2, r3
 800be7c:	d920      	bls.n	800bec0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800be7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	4413      	add	r3, r2
 800be84:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800be86:	69bb      	ldr	r3, [r7, #24]
 800be88:	f003 0307 	and.w	r3, r3, #7
 800be8c:	2b00      	cmp	r3, #0
 800be8e:	d00b      	beq.n	800bea8 <pvPortMalloc+0xfc>
	__asm volatile
 800be90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be94:	f383 8811 	msr	BASEPRI, r3
 800be98:	f3bf 8f6f 	isb	sy
 800be9c:	f3bf 8f4f 	dsb	sy
 800bea0:	613b      	str	r3, [r7, #16]
}
 800bea2:	bf00      	nop
 800bea4:	bf00      	nop
 800bea6:	e7fd      	b.n	800bea4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800bea8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800beaa:	685a      	ldr	r2, [r3, #4]
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	1ad2      	subs	r2, r2, r3
 800beb0:	69bb      	ldr	r3, [r7, #24]
 800beb2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800beb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800beb6:	687a      	ldr	r2, [r7, #4]
 800beb8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800beba:	69b8      	ldr	r0, [r7, #24]
 800bebc:	f000 f90a 	bl	800c0d4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800bec0:	4b1d      	ldr	r3, [pc, #116]	@ (800bf38 <pvPortMalloc+0x18c>)
 800bec2:	681a      	ldr	r2, [r3, #0]
 800bec4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bec6:	685b      	ldr	r3, [r3, #4]
 800bec8:	1ad3      	subs	r3, r2, r3
 800beca:	4a1b      	ldr	r2, [pc, #108]	@ (800bf38 <pvPortMalloc+0x18c>)
 800becc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800bece:	4b1a      	ldr	r3, [pc, #104]	@ (800bf38 <pvPortMalloc+0x18c>)
 800bed0:	681a      	ldr	r2, [r3, #0]
 800bed2:	4b1b      	ldr	r3, [pc, #108]	@ (800bf40 <pvPortMalloc+0x194>)
 800bed4:	681b      	ldr	r3, [r3, #0]
 800bed6:	429a      	cmp	r2, r3
 800bed8:	d203      	bcs.n	800bee2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800beda:	4b17      	ldr	r3, [pc, #92]	@ (800bf38 <pvPortMalloc+0x18c>)
 800bedc:	681b      	ldr	r3, [r3, #0]
 800bede:	4a18      	ldr	r2, [pc, #96]	@ (800bf40 <pvPortMalloc+0x194>)
 800bee0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800bee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bee4:	685a      	ldr	r2, [r3, #4]
 800bee6:	4b13      	ldr	r3, [pc, #76]	@ (800bf34 <pvPortMalloc+0x188>)
 800bee8:	681b      	ldr	r3, [r3, #0]
 800beea:	431a      	orrs	r2, r3
 800beec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800beee:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800bef0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bef2:	2200      	movs	r2, #0
 800bef4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800bef6:	4b13      	ldr	r3, [pc, #76]	@ (800bf44 <pvPortMalloc+0x198>)
 800bef8:	681b      	ldr	r3, [r3, #0]
 800befa:	3301      	adds	r3, #1
 800befc:	4a11      	ldr	r2, [pc, #68]	@ (800bf44 <pvPortMalloc+0x198>)
 800befe:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800bf00:	f7fe fbde 	bl	800a6c0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800bf04:	69fb      	ldr	r3, [r7, #28]
 800bf06:	f003 0307 	and.w	r3, r3, #7
 800bf0a:	2b00      	cmp	r3, #0
 800bf0c:	d00b      	beq.n	800bf26 <pvPortMalloc+0x17a>
	__asm volatile
 800bf0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf12:	f383 8811 	msr	BASEPRI, r3
 800bf16:	f3bf 8f6f 	isb	sy
 800bf1a:	f3bf 8f4f 	dsb	sy
 800bf1e:	60fb      	str	r3, [r7, #12]
}
 800bf20:	bf00      	nop
 800bf22:	bf00      	nop
 800bf24:	e7fd      	b.n	800bf22 <pvPortMalloc+0x176>
	return pvReturn;
 800bf26:	69fb      	ldr	r3, [r7, #28]
}
 800bf28:	4618      	mov	r0, r3
 800bf2a:	3728      	adds	r7, #40	@ 0x28
 800bf2c:	46bd      	mov	sp, r7
 800bf2e:	bd80      	pop	{r7, pc}
 800bf30:	24004e98 	.word	0x24004e98
 800bf34:	24004eac 	.word	0x24004eac
 800bf38:	24004e9c 	.word	0x24004e9c
 800bf3c:	24004e90 	.word	0x24004e90
 800bf40:	24004ea0 	.word	0x24004ea0
 800bf44:	24004ea4 	.word	0x24004ea4

0800bf48 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800bf48:	b580      	push	{r7, lr}
 800bf4a:	b086      	sub	sp, #24
 800bf4c:	af00      	add	r7, sp, #0
 800bf4e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	2b00      	cmp	r3, #0
 800bf58:	d04f      	beq.n	800bffa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800bf5a:	2308      	movs	r3, #8
 800bf5c:	425b      	negs	r3, r3
 800bf5e:	697a      	ldr	r2, [r7, #20]
 800bf60:	4413      	add	r3, r2
 800bf62:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800bf64:	697b      	ldr	r3, [r7, #20]
 800bf66:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800bf68:	693b      	ldr	r3, [r7, #16]
 800bf6a:	685a      	ldr	r2, [r3, #4]
 800bf6c:	4b25      	ldr	r3, [pc, #148]	@ (800c004 <vPortFree+0xbc>)
 800bf6e:	681b      	ldr	r3, [r3, #0]
 800bf70:	4013      	ands	r3, r2
 800bf72:	2b00      	cmp	r3, #0
 800bf74:	d10b      	bne.n	800bf8e <vPortFree+0x46>
	__asm volatile
 800bf76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf7a:	f383 8811 	msr	BASEPRI, r3
 800bf7e:	f3bf 8f6f 	isb	sy
 800bf82:	f3bf 8f4f 	dsb	sy
 800bf86:	60fb      	str	r3, [r7, #12]
}
 800bf88:	bf00      	nop
 800bf8a:	bf00      	nop
 800bf8c:	e7fd      	b.n	800bf8a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800bf8e:	693b      	ldr	r3, [r7, #16]
 800bf90:	681b      	ldr	r3, [r3, #0]
 800bf92:	2b00      	cmp	r3, #0
 800bf94:	d00b      	beq.n	800bfae <vPortFree+0x66>
	__asm volatile
 800bf96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf9a:	f383 8811 	msr	BASEPRI, r3
 800bf9e:	f3bf 8f6f 	isb	sy
 800bfa2:	f3bf 8f4f 	dsb	sy
 800bfa6:	60bb      	str	r3, [r7, #8]
}
 800bfa8:	bf00      	nop
 800bfaa:	bf00      	nop
 800bfac:	e7fd      	b.n	800bfaa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800bfae:	693b      	ldr	r3, [r7, #16]
 800bfb0:	685a      	ldr	r2, [r3, #4]
 800bfb2:	4b14      	ldr	r3, [pc, #80]	@ (800c004 <vPortFree+0xbc>)
 800bfb4:	681b      	ldr	r3, [r3, #0]
 800bfb6:	4013      	ands	r3, r2
 800bfb8:	2b00      	cmp	r3, #0
 800bfba:	d01e      	beq.n	800bffa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800bfbc:	693b      	ldr	r3, [r7, #16]
 800bfbe:	681b      	ldr	r3, [r3, #0]
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	d11a      	bne.n	800bffa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800bfc4:	693b      	ldr	r3, [r7, #16]
 800bfc6:	685a      	ldr	r2, [r3, #4]
 800bfc8:	4b0e      	ldr	r3, [pc, #56]	@ (800c004 <vPortFree+0xbc>)
 800bfca:	681b      	ldr	r3, [r3, #0]
 800bfcc:	43db      	mvns	r3, r3
 800bfce:	401a      	ands	r2, r3
 800bfd0:	693b      	ldr	r3, [r7, #16]
 800bfd2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800bfd4:	f7fe fb66 	bl	800a6a4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800bfd8:	693b      	ldr	r3, [r7, #16]
 800bfda:	685a      	ldr	r2, [r3, #4]
 800bfdc:	4b0a      	ldr	r3, [pc, #40]	@ (800c008 <vPortFree+0xc0>)
 800bfde:	681b      	ldr	r3, [r3, #0]
 800bfe0:	4413      	add	r3, r2
 800bfe2:	4a09      	ldr	r2, [pc, #36]	@ (800c008 <vPortFree+0xc0>)
 800bfe4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800bfe6:	6938      	ldr	r0, [r7, #16]
 800bfe8:	f000 f874 	bl	800c0d4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800bfec:	4b07      	ldr	r3, [pc, #28]	@ (800c00c <vPortFree+0xc4>)
 800bfee:	681b      	ldr	r3, [r3, #0]
 800bff0:	3301      	adds	r3, #1
 800bff2:	4a06      	ldr	r2, [pc, #24]	@ (800c00c <vPortFree+0xc4>)
 800bff4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800bff6:	f7fe fb63 	bl	800a6c0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800bffa:	bf00      	nop
 800bffc:	3718      	adds	r7, #24
 800bffe:	46bd      	mov	sp, r7
 800c000:	bd80      	pop	{r7, pc}
 800c002:	bf00      	nop
 800c004:	24004eac 	.word	0x24004eac
 800c008:	24004e9c 	.word	0x24004e9c
 800c00c:	24004ea8 	.word	0x24004ea8

0800c010 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c010:	b480      	push	{r7}
 800c012:	b085      	sub	sp, #20
 800c014:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c016:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800c01a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c01c:	4b27      	ldr	r3, [pc, #156]	@ (800c0bc <prvHeapInit+0xac>)
 800c01e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c020:	68fb      	ldr	r3, [r7, #12]
 800c022:	f003 0307 	and.w	r3, r3, #7
 800c026:	2b00      	cmp	r3, #0
 800c028:	d00c      	beq.n	800c044 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c02a:	68fb      	ldr	r3, [r7, #12]
 800c02c:	3307      	adds	r3, #7
 800c02e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c030:	68fb      	ldr	r3, [r7, #12]
 800c032:	f023 0307 	bic.w	r3, r3, #7
 800c036:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c038:	68ba      	ldr	r2, [r7, #8]
 800c03a:	68fb      	ldr	r3, [r7, #12]
 800c03c:	1ad3      	subs	r3, r2, r3
 800c03e:	4a1f      	ldr	r2, [pc, #124]	@ (800c0bc <prvHeapInit+0xac>)
 800c040:	4413      	add	r3, r2
 800c042:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c044:	68fb      	ldr	r3, [r7, #12]
 800c046:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c048:	4a1d      	ldr	r2, [pc, #116]	@ (800c0c0 <prvHeapInit+0xb0>)
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c04e:	4b1c      	ldr	r3, [pc, #112]	@ (800c0c0 <prvHeapInit+0xb0>)
 800c050:	2200      	movs	r2, #0
 800c052:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	68ba      	ldr	r2, [r7, #8]
 800c058:	4413      	add	r3, r2
 800c05a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c05c:	2208      	movs	r2, #8
 800c05e:	68fb      	ldr	r3, [r7, #12]
 800c060:	1a9b      	subs	r3, r3, r2
 800c062:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c064:	68fb      	ldr	r3, [r7, #12]
 800c066:	f023 0307 	bic.w	r3, r3, #7
 800c06a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c06c:	68fb      	ldr	r3, [r7, #12]
 800c06e:	4a15      	ldr	r2, [pc, #84]	@ (800c0c4 <prvHeapInit+0xb4>)
 800c070:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c072:	4b14      	ldr	r3, [pc, #80]	@ (800c0c4 <prvHeapInit+0xb4>)
 800c074:	681b      	ldr	r3, [r3, #0]
 800c076:	2200      	movs	r2, #0
 800c078:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c07a:	4b12      	ldr	r3, [pc, #72]	@ (800c0c4 <prvHeapInit+0xb4>)
 800c07c:	681b      	ldr	r3, [r3, #0]
 800c07e:	2200      	movs	r2, #0
 800c080:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c086:	683b      	ldr	r3, [r7, #0]
 800c088:	68fa      	ldr	r2, [r7, #12]
 800c08a:	1ad2      	subs	r2, r2, r3
 800c08c:	683b      	ldr	r3, [r7, #0]
 800c08e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c090:	4b0c      	ldr	r3, [pc, #48]	@ (800c0c4 <prvHeapInit+0xb4>)
 800c092:	681a      	ldr	r2, [r3, #0]
 800c094:	683b      	ldr	r3, [r7, #0]
 800c096:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c098:	683b      	ldr	r3, [r7, #0]
 800c09a:	685b      	ldr	r3, [r3, #4]
 800c09c:	4a0a      	ldr	r2, [pc, #40]	@ (800c0c8 <prvHeapInit+0xb8>)
 800c09e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c0a0:	683b      	ldr	r3, [r7, #0]
 800c0a2:	685b      	ldr	r3, [r3, #4]
 800c0a4:	4a09      	ldr	r2, [pc, #36]	@ (800c0cc <prvHeapInit+0xbc>)
 800c0a6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c0a8:	4b09      	ldr	r3, [pc, #36]	@ (800c0d0 <prvHeapInit+0xc0>)
 800c0aa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800c0ae:	601a      	str	r2, [r3, #0]
}
 800c0b0:	bf00      	nop
 800c0b2:	3714      	adds	r7, #20
 800c0b4:	46bd      	mov	sp, r7
 800c0b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ba:	4770      	bx	lr
 800c0bc:	24001290 	.word	0x24001290
 800c0c0:	24004e90 	.word	0x24004e90
 800c0c4:	24004e98 	.word	0x24004e98
 800c0c8:	24004ea0 	.word	0x24004ea0
 800c0cc:	24004e9c 	.word	0x24004e9c
 800c0d0:	24004eac 	.word	0x24004eac

0800c0d4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c0d4:	b480      	push	{r7}
 800c0d6:	b085      	sub	sp, #20
 800c0d8:	af00      	add	r7, sp, #0
 800c0da:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c0dc:	4b28      	ldr	r3, [pc, #160]	@ (800c180 <prvInsertBlockIntoFreeList+0xac>)
 800c0de:	60fb      	str	r3, [r7, #12]
 800c0e0:	e002      	b.n	800c0e8 <prvInsertBlockIntoFreeList+0x14>
 800c0e2:	68fb      	ldr	r3, [r7, #12]
 800c0e4:	681b      	ldr	r3, [r3, #0]
 800c0e6:	60fb      	str	r3, [r7, #12]
 800c0e8:	68fb      	ldr	r3, [r7, #12]
 800c0ea:	681b      	ldr	r3, [r3, #0]
 800c0ec:	687a      	ldr	r2, [r7, #4]
 800c0ee:	429a      	cmp	r2, r3
 800c0f0:	d8f7      	bhi.n	800c0e2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c0f2:	68fb      	ldr	r3, [r7, #12]
 800c0f4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	685b      	ldr	r3, [r3, #4]
 800c0fa:	68ba      	ldr	r2, [r7, #8]
 800c0fc:	4413      	add	r3, r2
 800c0fe:	687a      	ldr	r2, [r7, #4]
 800c100:	429a      	cmp	r2, r3
 800c102:	d108      	bne.n	800c116 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c104:	68fb      	ldr	r3, [r7, #12]
 800c106:	685a      	ldr	r2, [r3, #4]
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	685b      	ldr	r3, [r3, #4]
 800c10c:	441a      	add	r2, r3
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c112:	68fb      	ldr	r3, [r7, #12]
 800c114:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	685b      	ldr	r3, [r3, #4]
 800c11e:	68ba      	ldr	r2, [r7, #8]
 800c120:	441a      	add	r2, r3
 800c122:	68fb      	ldr	r3, [r7, #12]
 800c124:	681b      	ldr	r3, [r3, #0]
 800c126:	429a      	cmp	r2, r3
 800c128:	d118      	bne.n	800c15c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c12a:	68fb      	ldr	r3, [r7, #12]
 800c12c:	681a      	ldr	r2, [r3, #0]
 800c12e:	4b15      	ldr	r3, [pc, #84]	@ (800c184 <prvInsertBlockIntoFreeList+0xb0>)
 800c130:	681b      	ldr	r3, [r3, #0]
 800c132:	429a      	cmp	r2, r3
 800c134:	d00d      	beq.n	800c152 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	685a      	ldr	r2, [r3, #4]
 800c13a:	68fb      	ldr	r3, [r7, #12]
 800c13c:	681b      	ldr	r3, [r3, #0]
 800c13e:	685b      	ldr	r3, [r3, #4]
 800c140:	441a      	add	r2, r3
 800c142:	687b      	ldr	r3, [r7, #4]
 800c144:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c146:	68fb      	ldr	r3, [r7, #12]
 800c148:	681b      	ldr	r3, [r3, #0]
 800c14a:	681a      	ldr	r2, [r3, #0]
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	601a      	str	r2, [r3, #0]
 800c150:	e008      	b.n	800c164 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c152:	4b0c      	ldr	r3, [pc, #48]	@ (800c184 <prvInsertBlockIntoFreeList+0xb0>)
 800c154:	681a      	ldr	r2, [r3, #0]
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	601a      	str	r2, [r3, #0]
 800c15a:	e003      	b.n	800c164 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c15c:	68fb      	ldr	r3, [r7, #12]
 800c15e:	681a      	ldr	r2, [r3, #0]
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c164:	68fa      	ldr	r2, [r7, #12]
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	429a      	cmp	r2, r3
 800c16a:	d002      	beq.n	800c172 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c16c:	68fb      	ldr	r3, [r7, #12]
 800c16e:	687a      	ldr	r2, [r7, #4]
 800c170:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c172:	bf00      	nop
 800c174:	3714      	adds	r7, #20
 800c176:	46bd      	mov	sp, r7
 800c178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c17c:	4770      	bx	lr
 800c17e:	bf00      	nop
 800c180:	24004e90 	.word	0x24004e90
 800c184:	24004e98 	.word	0x24004e98

0800c188 <sniprintf>:
 800c188:	b40c      	push	{r2, r3}
 800c18a:	b530      	push	{r4, r5, lr}
 800c18c:	4b18      	ldr	r3, [pc, #96]	@ (800c1f0 <sniprintf+0x68>)
 800c18e:	1e0c      	subs	r4, r1, #0
 800c190:	681d      	ldr	r5, [r3, #0]
 800c192:	b09d      	sub	sp, #116	@ 0x74
 800c194:	da08      	bge.n	800c1a8 <sniprintf+0x20>
 800c196:	238b      	movs	r3, #139	@ 0x8b
 800c198:	602b      	str	r3, [r5, #0]
 800c19a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c19e:	b01d      	add	sp, #116	@ 0x74
 800c1a0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c1a4:	b002      	add	sp, #8
 800c1a6:	4770      	bx	lr
 800c1a8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800c1ac:	f8ad 3014 	strh.w	r3, [sp, #20]
 800c1b0:	f04f 0300 	mov.w	r3, #0
 800c1b4:	931b      	str	r3, [sp, #108]	@ 0x6c
 800c1b6:	bf14      	ite	ne
 800c1b8:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800c1bc:	4623      	moveq	r3, r4
 800c1be:	9304      	str	r3, [sp, #16]
 800c1c0:	9307      	str	r3, [sp, #28]
 800c1c2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800c1c6:	9002      	str	r0, [sp, #8]
 800c1c8:	9006      	str	r0, [sp, #24]
 800c1ca:	f8ad 3016 	strh.w	r3, [sp, #22]
 800c1ce:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800c1d0:	ab21      	add	r3, sp, #132	@ 0x84
 800c1d2:	a902      	add	r1, sp, #8
 800c1d4:	4628      	mov	r0, r5
 800c1d6:	9301      	str	r3, [sp, #4]
 800c1d8:	f000 f9dc 	bl	800c594 <_svfiprintf_r>
 800c1dc:	1c43      	adds	r3, r0, #1
 800c1de:	bfbc      	itt	lt
 800c1e0:	238b      	movlt	r3, #139	@ 0x8b
 800c1e2:	602b      	strlt	r3, [r5, #0]
 800c1e4:	2c00      	cmp	r4, #0
 800c1e6:	d0da      	beq.n	800c19e <sniprintf+0x16>
 800c1e8:	9b02      	ldr	r3, [sp, #8]
 800c1ea:	2200      	movs	r2, #0
 800c1ec:	701a      	strb	r2, [r3, #0]
 800c1ee:	e7d6      	b.n	800c19e <sniprintf+0x16>
 800c1f0:	2400003c 	.word	0x2400003c

0800c1f4 <std>:
 800c1f4:	2300      	movs	r3, #0
 800c1f6:	b510      	push	{r4, lr}
 800c1f8:	4604      	mov	r4, r0
 800c1fa:	e9c0 3300 	strd	r3, r3, [r0]
 800c1fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c202:	6083      	str	r3, [r0, #8]
 800c204:	8181      	strh	r1, [r0, #12]
 800c206:	6643      	str	r3, [r0, #100]	@ 0x64
 800c208:	81c2      	strh	r2, [r0, #14]
 800c20a:	6183      	str	r3, [r0, #24]
 800c20c:	4619      	mov	r1, r3
 800c20e:	2208      	movs	r2, #8
 800c210:	305c      	adds	r0, #92	@ 0x5c
 800c212:	f000 f921 	bl	800c458 <memset>
 800c216:	4b0d      	ldr	r3, [pc, #52]	@ (800c24c <std+0x58>)
 800c218:	6263      	str	r3, [r4, #36]	@ 0x24
 800c21a:	4b0d      	ldr	r3, [pc, #52]	@ (800c250 <std+0x5c>)
 800c21c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c21e:	4b0d      	ldr	r3, [pc, #52]	@ (800c254 <std+0x60>)
 800c220:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c222:	4b0d      	ldr	r3, [pc, #52]	@ (800c258 <std+0x64>)
 800c224:	6323      	str	r3, [r4, #48]	@ 0x30
 800c226:	4b0d      	ldr	r3, [pc, #52]	@ (800c25c <std+0x68>)
 800c228:	6224      	str	r4, [r4, #32]
 800c22a:	429c      	cmp	r4, r3
 800c22c:	d006      	beq.n	800c23c <std+0x48>
 800c22e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c232:	4294      	cmp	r4, r2
 800c234:	d002      	beq.n	800c23c <std+0x48>
 800c236:	33d0      	adds	r3, #208	@ 0xd0
 800c238:	429c      	cmp	r4, r3
 800c23a:	d105      	bne.n	800c248 <std+0x54>
 800c23c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c240:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c244:	f000 b93a 	b.w	800c4bc <__retarget_lock_init_recursive>
 800c248:	bd10      	pop	{r4, pc}
 800c24a:	bf00      	nop
 800c24c:	0800cfdd 	.word	0x0800cfdd
 800c250:	0800cfff 	.word	0x0800cfff
 800c254:	0800d037 	.word	0x0800d037
 800c258:	0800d05b 	.word	0x0800d05b
 800c25c:	24004eb0 	.word	0x24004eb0

0800c260 <stdio_exit_handler>:
 800c260:	4a02      	ldr	r2, [pc, #8]	@ (800c26c <stdio_exit_handler+0xc>)
 800c262:	4903      	ldr	r1, [pc, #12]	@ (800c270 <stdio_exit_handler+0x10>)
 800c264:	4803      	ldr	r0, [pc, #12]	@ (800c274 <stdio_exit_handler+0x14>)
 800c266:	f000 b869 	b.w	800c33c <_fwalk_sglue>
 800c26a:	bf00      	nop
 800c26c:	24000030 	.word	0x24000030
 800c270:	0800cf75 	.word	0x0800cf75
 800c274:	24000040 	.word	0x24000040

0800c278 <cleanup_stdio>:
 800c278:	6841      	ldr	r1, [r0, #4]
 800c27a:	4b0c      	ldr	r3, [pc, #48]	@ (800c2ac <cleanup_stdio+0x34>)
 800c27c:	4299      	cmp	r1, r3
 800c27e:	b510      	push	{r4, lr}
 800c280:	4604      	mov	r4, r0
 800c282:	d001      	beq.n	800c288 <cleanup_stdio+0x10>
 800c284:	f000 fe76 	bl	800cf74 <_fflush_r>
 800c288:	68a1      	ldr	r1, [r4, #8]
 800c28a:	4b09      	ldr	r3, [pc, #36]	@ (800c2b0 <cleanup_stdio+0x38>)
 800c28c:	4299      	cmp	r1, r3
 800c28e:	d002      	beq.n	800c296 <cleanup_stdio+0x1e>
 800c290:	4620      	mov	r0, r4
 800c292:	f000 fe6f 	bl	800cf74 <_fflush_r>
 800c296:	68e1      	ldr	r1, [r4, #12]
 800c298:	4b06      	ldr	r3, [pc, #24]	@ (800c2b4 <cleanup_stdio+0x3c>)
 800c29a:	4299      	cmp	r1, r3
 800c29c:	d004      	beq.n	800c2a8 <cleanup_stdio+0x30>
 800c29e:	4620      	mov	r0, r4
 800c2a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c2a4:	f000 be66 	b.w	800cf74 <_fflush_r>
 800c2a8:	bd10      	pop	{r4, pc}
 800c2aa:	bf00      	nop
 800c2ac:	24004eb0 	.word	0x24004eb0
 800c2b0:	24004f18 	.word	0x24004f18
 800c2b4:	24004f80 	.word	0x24004f80

0800c2b8 <global_stdio_init.part.0>:
 800c2b8:	b510      	push	{r4, lr}
 800c2ba:	4b0b      	ldr	r3, [pc, #44]	@ (800c2e8 <global_stdio_init.part.0+0x30>)
 800c2bc:	4c0b      	ldr	r4, [pc, #44]	@ (800c2ec <global_stdio_init.part.0+0x34>)
 800c2be:	4a0c      	ldr	r2, [pc, #48]	@ (800c2f0 <global_stdio_init.part.0+0x38>)
 800c2c0:	601a      	str	r2, [r3, #0]
 800c2c2:	4620      	mov	r0, r4
 800c2c4:	2200      	movs	r2, #0
 800c2c6:	2104      	movs	r1, #4
 800c2c8:	f7ff ff94 	bl	800c1f4 <std>
 800c2cc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c2d0:	2201      	movs	r2, #1
 800c2d2:	2109      	movs	r1, #9
 800c2d4:	f7ff ff8e 	bl	800c1f4 <std>
 800c2d8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c2dc:	2202      	movs	r2, #2
 800c2de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c2e2:	2112      	movs	r1, #18
 800c2e4:	f7ff bf86 	b.w	800c1f4 <std>
 800c2e8:	24004fe8 	.word	0x24004fe8
 800c2ec:	24004eb0 	.word	0x24004eb0
 800c2f0:	0800c261 	.word	0x0800c261

0800c2f4 <__sfp_lock_acquire>:
 800c2f4:	4801      	ldr	r0, [pc, #4]	@ (800c2fc <__sfp_lock_acquire+0x8>)
 800c2f6:	f000 b8e2 	b.w	800c4be <__retarget_lock_acquire_recursive>
 800c2fa:	bf00      	nop
 800c2fc:	24004fed 	.word	0x24004fed

0800c300 <__sfp_lock_release>:
 800c300:	4801      	ldr	r0, [pc, #4]	@ (800c308 <__sfp_lock_release+0x8>)
 800c302:	f000 b8dd 	b.w	800c4c0 <__retarget_lock_release_recursive>
 800c306:	bf00      	nop
 800c308:	24004fed 	.word	0x24004fed

0800c30c <__sinit>:
 800c30c:	b510      	push	{r4, lr}
 800c30e:	4604      	mov	r4, r0
 800c310:	f7ff fff0 	bl	800c2f4 <__sfp_lock_acquire>
 800c314:	6a23      	ldr	r3, [r4, #32]
 800c316:	b11b      	cbz	r3, 800c320 <__sinit+0x14>
 800c318:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c31c:	f7ff bff0 	b.w	800c300 <__sfp_lock_release>
 800c320:	4b04      	ldr	r3, [pc, #16]	@ (800c334 <__sinit+0x28>)
 800c322:	6223      	str	r3, [r4, #32]
 800c324:	4b04      	ldr	r3, [pc, #16]	@ (800c338 <__sinit+0x2c>)
 800c326:	681b      	ldr	r3, [r3, #0]
 800c328:	2b00      	cmp	r3, #0
 800c32a:	d1f5      	bne.n	800c318 <__sinit+0xc>
 800c32c:	f7ff ffc4 	bl	800c2b8 <global_stdio_init.part.0>
 800c330:	e7f2      	b.n	800c318 <__sinit+0xc>
 800c332:	bf00      	nop
 800c334:	0800c279 	.word	0x0800c279
 800c338:	24004fe8 	.word	0x24004fe8

0800c33c <_fwalk_sglue>:
 800c33c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c340:	4607      	mov	r7, r0
 800c342:	4688      	mov	r8, r1
 800c344:	4614      	mov	r4, r2
 800c346:	2600      	movs	r6, #0
 800c348:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c34c:	f1b9 0901 	subs.w	r9, r9, #1
 800c350:	d505      	bpl.n	800c35e <_fwalk_sglue+0x22>
 800c352:	6824      	ldr	r4, [r4, #0]
 800c354:	2c00      	cmp	r4, #0
 800c356:	d1f7      	bne.n	800c348 <_fwalk_sglue+0xc>
 800c358:	4630      	mov	r0, r6
 800c35a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c35e:	89ab      	ldrh	r3, [r5, #12]
 800c360:	2b01      	cmp	r3, #1
 800c362:	d907      	bls.n	800c374 <_fwalk_sglue+0x38>
 800c364:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c368:	3301      	adds	r3, #1
 800c36a:	d003      	beq.n	800c374 <_fwalk_sglue+0x38>
 800c36c:	4629      	mov	r1, r5
 800c36e:	4638      	mov	r0, r7
 800c370:	47c0      	blx	r8
 800c372:	4306      	orrs	r6, r0
 800c374:	3568      	adds	r5, #104	@ 0x68
 800c376:	e7e9      	b.n	800c34c <_fwalk_sglue+0x10>

0800c378 <iprintf>:
 800c378:	b40f      	push	{r0, r1, r2, r3}
 800c37a:	b507      	push	{r0, r1, r2, lr}
 800c37c:	4906      	ldr	r1, [pc, #24]	@ (800c398 <iprintf+0x20>)
 800c37e:	ab04      	add	r3, sp, #16
 800c380:	6808      	ldr	r0, [r1, #0]
 800c382:	f853 2b04 	ldr.w	r2, [r3], #4
 800c386:	6881      	ldr	r1, [r0, #8]
 800c388:	9301      	str	r3, [sp, #4]
 800c38a:	f000 fa29 	bl	800c7e0 <_vfiprintf_r>
 800c38e:	b003      	add	sp, #12
 800c390:	f85d eb04 	ldr.w	lr, [sp], #4
 800c394:	b004      	add	sp, #16
 800c396:	4770      	bx	lr
 800c398:	2400003c 	.word	0x2400003c

0800c39c <_puts_r>:
 800c39c:	6a03      	ldr	r3, [r0, #32]
 800c39e:	b570      	push	{r4, r5, r6, lr}
 800c3a0:	6884      	ldr	r4, [r0, #8]
 800c3a2:	4605      	mov	r5, r0
 800c3a4:	460e      	mov	r6, r1
 800c3a6:	b90b      	cbnz	r3, 800c3ac <_puts_r+0x10>
 800c3a8:	f7ff ffb0 	bl	800c30c <__sinit>
 800c3ac:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c3ae:	07db      	lsls	r3, r3, #31
 800c3b0:	d405      	bmi.n	800c3be <_puts_r+0x22>
 800c3b2:	89a3      	ldrh	r3, [r4, #12]
 800c3b4:	0598      	lsls	r0, r3, #22
 800c3b6:	d402      	bmi.n	800c3be <_puts_r+0x22>
 800c3b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c3ba:	f000 f880 	bl	800c4be <__retarget_lock_acquire_recursive>
 800c3be:	89a3      	ldrh	r3, [r4, #12]
 800c3c0:	0719      	lsls	r1, r3, #28
 800c3c2:	d502      	bpl.n	800c3ca <_puts_r+0x2e>
 800c3c4:	6923      	ldr	r3, [r4, #16]
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	d135      	bne.n	800c436 <_puts_r+0x9a>
 800c3ca:	4621      	mov	r1, r4
 800c3cc:	4628      	mov	r0, r5
 800c3ce:	f000 feb5 	bl	800d13c <__swsetup_r>
 800c3d2:	b380      	cbz	r0, 800c436 <_puts_r+0x9a>
 800c3d4:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800c3d8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c3da:	07da      	lsls	r2, r3, #31
 800c3dc:	d405      	bmi.n	800c3ea <_puts_r+0x4e>
 800c3de:	89a3      	ldrh	r3, [r4, #12]
 800c3e0:	059b      	lsls	r3, r3, #22
 800c3e2:	d402      	bmi.n	800c3ea <_puts_r+0x4e>
 800c3e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c3e6:	f000 f86b 	bl	800c4c0 <__retarget_lock_release_recursive>
 800c3ea:	4628      	mov	r0, r5
 800c3ec:	bd70      	pop	{r4, r5, r6, pc}
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	da04      	bge.n	800c3fc <_puts_r+0x60>
 800c3f2:	69a2      	ldr	r2, [r4, #24]
 800c3f4:	429a      	cmp	r2, r3
 800c3f6:	dc17      	bgt.n	800c428 <_puts_r+0x8c>
 800c3f8:	290a      	cmp	r1, #10
 800c3fa:	d015      	beq.n	800c428 <_puts_r+0x8c>
 800c3fc:	6823      	ldr	r3, [r4, #0]
 800c3fe:	1c5a      	adds	r2, r3, #1
 800c400:	6022      	str	r2, [r4, #0]
 800c402:	7019      	strb	r1, [r3, #0]
 800c404:	68a3      	ldr	r3, [r4, #8]
 800c406:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800c40a:	3b01      	subs	r3, #1
 800c40c:	60a3      	str	r3, [r4, #8]
 800c40e:	2900      	cmp	r1, #0
 800c410:	d1ed      	bne.n	800c3ee <_puts_r+0x52>
 800c412:	2b00      	cmp	r3, #0
 800c414:	da11      	bge.n	800c43a <_puts_r+0x9e>
 800c416:	4622      	mov	r2, r4
 800c418:	210a      	movs	r1, #10
 800c41a:	4628      	mov	r0, r5
 800c41c:	f000 fe4f 	bl	800d0be <__swbuf_r>
 800c420:	3001      	adds	r0, #1
 800c422:	d0d7      	beq.n	800c3d4 <_puts_r+0x38>
 800c424:	250a      	movs	r5, #10
 800c426:	e7d7      	b.n	800c3d8 <_puts_r+0x3c>
 800c428:	4622      	mov	r2, r4
 800c42a:	4628      	mov	r0, r5
 800c42c:	f000 fe47 	bl	800d0be <__swbuf_r>
 800c430:	3001      	adds	r0, #1
 800c432:	d1e7      	bne.n	800c404 <_puts_r+0x68>
 800c434:	e7ce      	b.n	800c3d4 <_puts_r+0x38>
 800c436:	3e01      	subs	r6, #1
 800c438:	e7e4      	b.n	800c404 <_puts_r+0x68>
 800c43a:	6823      	ldr	r3, [r4, #0]
 800c43c:	1c5a      	adds	r2, r3, #1
 800c43e:	6022      	str	r2, [r4, #0]
 800c440:	220a      	movs	r2, #10
 800c442:	701a      	strb	r2, [r3, #0]
 800c444:	e7ee      	b.n	800c424 <_puts_r+0x88>
	...

0800c448 <puts>:
 800c448:	4b02      	ldr	r3, [pc, #8]	@ (800c454 <puts+0xc>)
 800c44a:	4601      	mov	r1, r0
 800c44c:	6818      	ldr	r0, [r3, #0]
 800c44e:	f7ff bfa5 	b.w	800c39c <_puts_r>
 800c452:	bf00      	nop
 800c454:	2400003c 	.word	0x2400003c

0800c458 <memset>:
 800c458:	4402      	add	r2, r0
 800c45a:	4603      	mov	r3, r0
 800c45c:	4293      	cmp	r3, r2
 800c45e:	d100      	bne.n	800c462 <memset+0xa>
 800c460:	4770      	bx	lr
 800c462:	f803 1b01 	strb.w	r1, [r3], #1
 800c466:	e7f9      	b.n	800c45c <memset+0x4>

0800c468 <__errno>:
 800c468:	4b01      	ldr	r3, [pc, #4]	@ (800c470 <__errno+0x8>)
 800c46a:	6818      	ldr	r0, [r3, #0]
 800c46c:	4770      	bx	lr
 800c46e:	bf00      	nop
 800c470:	2400003c 	.word	0x2400003c

0800c474 <__libc_init_array>:
 800c474:	b570      	push	{r4, r5, r6, lr}
 800c476:	4d0d      	ldr	r5, [pc, #52]	@ (800c4ac <__libc_init_array+0x38>)
 800c478:	4c0d      	ldr	r4, [pc, #52]	@ (800c4b0 <__libc_init_array+0x3c>)
 800c47a:	1b64      	subs	r4, r4, r5
 800c47c:	10a4      	asrs	r4, r4, #2
 800c47e:	2600      	movs	r6, #0
 800c480:	42a6      	cmp	r6, r4
 800c482:	d109      	bne.n	800c498 <__libc_init_array+0x24>
 800c484:	4d0b      	ldr	r5, [pc, #44]	@ (800c4b4 <__libc_init_array+0x40>)
 800c486:	4c0c      	ldr	r4, [pc, #48]	@ (800c4b8 <__libc_init_array+0x44>)
 800c488:	f000 fff4 	bl	800d474 <_init>
 800c48c:	1b64      	subs	r4, r4, r5
 800c48e:	10a4      	asrs	r4, r4, #2
 800c490:	2600      	movs	r6, #0
 800c492:	42a6      	cmp	r6, r4
 800c494:	d105      	bne.n	800c4a2 <__libc_init_array+0x2e>
 800c496:	bd70      	pop	{r4, r5, r6, pc}
 800c498:	f855 3b04 	ldr.w	r3, [r5], #4
 800c49c:	4798      	blx	r3
 800c49e:	3601      	adds	r6, #1
 800c4a0:	e7ee      	b.n	800c480 <__libc_init_array+0xc>
 800c4a2:	f855 3b04 	ldr.w	r3, [r5], #4
 800c4a6:	4798      	blx	r3
 800c4a8:	3601      	adds	r6, #1
 800c4aa:	e7f2      	b.n	800c492 <__libc_init_array+0x1e>
 800c4ac:	0800d844 	.word	0x0800d844
 800c4b0:	0800d844 	.word	0x0800d844
 800c4b4:	0800d844 	.word	0x0800d844
 800c4b8:	0800d848 	.word	0x0800d848

0800c4bc <__retarget_lock_init_recursive>:
 800c4bc:	4770      	bx	lr

0800c4be <__retarget_lock_acquire_recursive>:
 800c4be:	4770      	bx	lr

0800c4c0 <__retarget_lock_release_recursive>:
 800c4c0:	4770      	bx	lr

0800c4c2 <memcpy>:
 800c4c2:	440a      	add	r2, r1
 800c4c4:	4291      	cmp	r1, r2
 800c4c6:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800c4ca:	d100      	bne.n	800c4ce <memcpy+0xc>
 800c4cc:	4770      	bx	lr
 800c4ce:	b510      	push	{r4, lr}
 800c4d0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c4d4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c4d8:	4291      	cmp	r1, r2
 800c4da:	d1f9      	bne.n	800c4d0 <memcpy+0xe>
 800c4dc:	bd10      	pop	{r4, pc}

0800c4de <__ssputs_r>:
 800c4de:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c4e2:	688e      	ldr	r6, [r1, #8]
 800c4e4:	461f      	mov	r7, r3
 800c4e6:	42be      	cmp	r6, r7
 800c4e8:	680b      	ldr	r3, [r1, #0]
 800c4ea:	4682      	mov	sl, r0
 800c4ec:	460c      	mov	r4, r1
 800c4ee:	4690      	mov	r8, r2
 800c4f0:	d82d      	bhi.n	800c54e <__ssputs_r+0x70>
 800c4f2:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c4f6:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c4fa:	d026      	beq.n	800c54a <__ssputs_r+0x6c>
 800c4fc:	6965      	ldr	r5, [r4, #20]
 800c4fe:	6909      	ldr	r1, [r1, #16]
 800c500:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c504:	eba3 0901 	sub.w	r9, r3, r1
 800c508:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c50c:	1c7b      	adds	r3, r7, #1
 800c50e:	444b      	add	r3, r9
 800c510:	106d      	asrs	r5, r5, #1
 800c512:	429d      	cmp	r5, r3
 800c514:	bf38      	it	cc
 800c516:	461d      	movcc	r5, r3
 800c518:	0553      	lsls	r3, r2, #21
 800c51a:	d527      	bpl.n	800c56c <__ssputs_r+0x8e>
 800c51c:	4629      	mov	r1, r5
 800c51e:	f000 fa99 	bl	800ca54 <_malloc_r>
 800c522:	4606      	mov	r6, r0
 800c524:	b360      	cbz	r0, 800c580 <__ssputs_r+0xa2>
 800c526:	6921      	ldr	r1, [r4, #16]
 800c528:	464a      	mov	r2, r9
 800c52a:	f7ff ffca 	bl	800c4c2 <memcpy>
 800c52e:	89a3      	ldrh	r3, [r4, #12]
 800c530:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c534:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c538:	81a3      	strh	r3, [r4, #12]
 800c53a:	6126      	str	r6, [r4, #16]
 800c53c:	6165      	str	r5, [r4, #20]
 800c53e:	444e      	add	r6, r9
 800c540:	eba5 0509 	sub.w	r5, r5, r9
 800c544:	6026      	str	r6, [r4, #0]
 800c546:	60a5      	str	r5, [r4, #8]
 800c548:	463e      	mov	r6, r7
 800c54a:	42be      	cmp	r6, r7
 800c54c:	d900      	bls.n	800c550 <__ssputs_r+0x72>
 800c54e:	463e      	mov	r6, r7
 800c550:	6820      	ldr	r0, [r4, #0]
 800c552:	4632      	mov	r2, r6
 800c554:	4641      	mov	r1, r8
 800c556:	f000 fea9 	bl	800d2ac <memmove>
 800c55a:	68a3      	ldr	r3, [r4, #8]
 800c55c:	1b9b      	subs	r3, r3, r6
 800c55e:	60a3      	str	r3, [r4, #8]
 800c560:	6823      	ldr	r3, [r4, #0]
 800c562:	4433      	add	r3, r6
 800c564:	6023      	str	r3, [r4, #0]
 800c566:	2000      	movs	r0, #0
 800c568:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c56c:	462a      	mov	r2, r5
 800c56e:	f000 fd78 	bl	800d062 <_realloc_r>
 800c572:	4606      	mov	r6, r0
 800c574:	2800      	cmp	r0, #0
 800c576:	d1e0      	bne.n	800c53a <__ssputs_r+0x5c>
 800c578:	6921      	ldr	r1, [r4, #16]
 800c57a:	4650      	mov	r0, sl
 800c57c:	f000 ff28 	bl	800d3d0 <_free_r>
 800c580:	230c      	movs	r3, #12
 800c582:	f8ca 3000 	str.w	r3, [sl]
 800c586:	89a3      	ldrh	r3, [r4, #12]
 800c588:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c58c:	81a3      	strh	r3, [r4, #12]
 800c58e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c592:	e7e9      	b.n	800c568 <__ssputs_r+0x8a>

0800c594 <_svfiprintf_r>:
 800c594:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c598:	4698      	mov	r8, r3
 800c59a:	898b      	ldrh	r3, [r1, #12]
 800c59c:	061b      	lsls	r3, r3, #24
 800c59e:	b09d      	sub	sp, #116	@ 0x74
 800c5a0:	4607      	mov	r7, r0
 800c5a2:	460d      	mov	r5, r1
 800c5a4:	4614      	mov	r4, r2
 800c5a6:	d510      	bpl.n	800c5ca <_svfiprintf_r+0x36>
 800c5a8:	690b      	ldr	r3, [r1, #16]
 800c5aa:	b973      	cbnz	r3, 800c5ca <_svfiprintf_r+0x36>
 800c5ac:	2140      	movs	r1, #64	@ 0x40
 800c5ae:	f000 fa51 	bl	800ca54 <_malloc_r>
 800c5b2:	6028      	str	r0, [r5, #0]
 800c5b4:	6128      	str	r0, [r5, #16]
 800c5b6:	b930      	cbnz	r0, 800c5c6 <_svfiprintf_r+0x32>
 800c5b8:	230c      	movs	r3, #12
 800c5ba:	603b      	str	r3, [r7, #0]
 800c5bc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c5c0:	b01d      	add	sp, #116	@ 0x74
 800c5c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5c6:	2340      	movs	r3, #64	@ 0x40
 800c5c8:	616b      	str	r3, [r5, #20]
 800c5ca:	2300      	movs	r3, #0
 800c5cc:	9309      	str	r3, [sp, #36]	@ 0x24
 800c5ce:	2320      	movs	r3, #32
 800c5d0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c5d4:	f8cd 800c 	str.w	r8, [sp, #12]
 800c5d8:	2330      	movs	r3, #48	@ 0x30
 800c5da:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c778 <_svfiprintf_r+0x1e4>
 800c5de:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c5e2:	f04f 0901 	mov.w	r9, #1
 800c5e6:	4623      	mov	r3, r4
 800c5e8:	469a      	mov	sl, r3
 800c5ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c5ee:	b10a      	cbz	r2, 800c5f4 <_svfiprintf_r+0x60>
 800c5f0:	2a25      	cmp	r2, #37	@ 0x25
 800c5f2:	d1f9      	bne.n	800c5e8 <_svfiprintf_r+0x54>
 800c5f4:	ebba 0b04 	subs.w	fp, sl, r4
 800c5f8:	d00b      	beq.n	800c612 <_svfiprintf_r+0x7e>
 800c5fa:	465b      	mov	r3, fp
 800c5fc:	4622      	mov	r2, r4
 800c5fe:	4629      	mov	r1, r5
 800c600:	4638      	mov	r0, r7
 800c602:	f7ff ff6c 	bl	800c4de <__ssputs_r>
 800c606:	3001      	adds	r0, #1
 800c608:	f000 80a7 	beq.w	800c75a <_svfiprintf_r+0x1c6>
 800c60c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c60e:	445a      	add	r2, fp
 800c610:	9209      	str	r2, [sp, #36]	@ 0x24
 800c612:	f89a 3000 	ldrb.w	r3, [sl]
 800c616:	2b00      	cmp	r3, #0
 800c618:	f000 809f 	beq.w	800c75a <_svfiprintf_r+0x1c6>
 800c61c:	2300      	movs	r3, #0
 800c61e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c622:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c626:	f10a 0a01 	add.w	sl, sl, #1
 800c62a:	9304      	str	r3, [sp, #16]
 800c62c:	9307      	str	r3, [sp, #28]
 800c62e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c632:	931a      	str	r3, [sp, #104]	@ 0x68
 800c634:	4654      	mov	r4, sl
 800c636:	2205      	movs	r2, #5
 800c638:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c63c:	484e      	ldr	r0, [pc, #312]	@ (800c778 <_svfiprintf_r+0x1e4>)
 800c63e:	f7f3 fe57 	bl	80002f0 <memchr>
 800c642:	9a04      	ldr	r2, [sp, #16]
 800c644:	b9d8      	cbnz	r0, 800c67e <_svfiprintf_r+0xea>
 800c646:	06d0      	lsls	r0, r2, #27
 800c648:	bf44      	itt	mi
 800c64a:	2320      	movmi	r3, #32
 800c64c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c650:	0711      	lsls	r1, r2, #28
 800c652:	bf44      	itt	mi
 800c654:	232b      	movmi	r3, #43	@ 0x2b
 800c656:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c65a:	f89a 3000 	ldrb.w	r3, [sl]
 800c65e:	2b2a      	cmp	r3, #42	@ 0x2a
 800c660:	d015      	beq.n	800c68e <_svfiprintf_r+0xfa>
 800c662:	9a07      	ldr	r2, [sp, #28]
 800c664:	4654      	mov	r4, sl
 800c666:	2000      	movs	r0, #0
 800c668:	f04f 0c0a 	mov.w	ip, #10
 800c66c:	4621      	mov	r1, r4
 800c66e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c672:	3b30      	subs	r3, #48	@ 0x30
 800c674:	2b09      	cmp	r3, #9
 800c676:	d94b      	bls.n	800c710 <_svfiprintf_r+0x17c>
 800c678:	b1b0      	cbz	r0, 800c6a8 <_svfiprintf_r+0x114>
 800c67a:	9207      	str	r2, [sp, #28]
 800c67c:	e014      	b.n	800c6a8 <_svfiprintf_r+0x114>
 800c67e:	eba0 0308 	sub.w	r3, r0, r8
 800c682:	fa09 f303 	lsl.w	r3, r9, r3
 800c686:	4313      	orrs	r3, r2
 800c688:	9304      	str	r3, [sp, #16]
 800c68a:	46a2      	mov	sl, r4
 800c68c:	e7d2      	b.n	800c634 <_svfiprintf_r+0xa0>
 800c68e:	9b03      	ldr	r3, [sp, #12]
 800c690:	1d19      	adds	r1, r3, #4
 800c692:	681b      	ldr	r3, [r3, #0]
 800c694:	9103      	str	r1, [sp, #12]
 800c696:	2b00      	cmp	r3, #0
 800c698:	bfbb      	ittet	lt
 800c69a:	425b      	neglt	r3, r3
 800c69c:	f042 0202 	orrlt.w	r2, r2, #2
 800c6a0:	9307      	strge	r3, [sp, #28]
 800c6a2:	9307      	strlt	r3, [sp, #28]
 800c6a4:	bfb8      	it	lt
 800c6a6:	9204      	strlt	r2, [sp, #16]
 800c6a8:	7823      	ldrb	r3, [r4, #0]
 800c6aa:	2b2e      	cmp	r3, #46	@ 0x2e
 800c6ac:	d10a      	bne.n	800c6c4 <_svfiprintf_r+0x130>
 800c6ae:	7863      	ldrb	r3, [r4, #1]
 800c6b0:	2b2a      	cmp	r3, #42	@ 0x2a
 800c6b2:	d132      	bne.n	800c71a <_svfiprintf_r+0x186>
 800c6b4:	9b03      	ldr	r3, [sp, #12]
 800c6b6:	1d1a      	adds	r2, r3, #4
 800c6b8:	681b      	ldr	r3, [r3, #0]
 800c6ba:	9203      	str	r2, [sp, #12]
 800c6bc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c6c0:	3402      	adds	r4, #2
 800c6c2:	9305      	str	r3, [sp, #20]
 800c6c4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c788 <_svfiprintf_r+0x1f4>
 800c6c8:	7821      	ldrb	r1, [r4, #0]
 800c6ca:	2203      	movs	r2, #3
 800c6cc:	4650      	mov	r0, sl
 800c6ce:	f7f3 fe0f 	bl	80002f0 <memchr>
 800c6d2:	b138      	cbz	r0, 800c6e4 <_svfiprintf_r+0x150>
 800c6d4:	9b04      	ldr	r3, [sp, #16]
 800c6d6:	eba0 000a 	sub.w	r0, r0, sl
 800c6da:	2240      	movs	r2, #64	@ 0x40
 800c6dc:	4082      	lsls	r2, r0
 800c6de:	4313      	orrs	r3, r2
 800c6e0:	3401      	adds	r4, #1
 800c6e2:	9304      	str	r3, [sp, #16]
 800c6e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c6e8:	4824      	ldr	r0, [pc, #144]	@ (800c77c <_svfiprintf_r+0x1e8>)
 800c6ea:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c6ee:	2206      	movs	r2, #6
 800c6f0:	f7f3 fdfe 	bl	80002f0 <memchr>
 800c6f4:	2800      	cmp	r0, #0
 800c6f6:	d036      	beq.n	800c766 <_svfiprintf_r+0x1d2>
 800c6f8:	4b21      	ldr	r3, [pc, #132]	@ (800c780 <_svfiprintf_r+0x1ec>)
 800c6fa:	bb1b      	cbnz	r3, 800c744 <_svfiprintf_r+0x1b0>
 800c6fc:	9b03      	ldr	r3, [sp, #12]
 800c6fe:	3307      	adds	r3, #7
 800c700:	f023 0307 	bic.w	r3, r3, #7
 800c704:	3308      	adds	r3, #8
 800c706:	9303      	str	r3, [sp, #12]
 800c708:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c70a:	4433      	add	r3, r6
 800c70c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c70e:	e76a      	b.n	800c5e6 <_svfiprintf_r+0x52>
 800c710:	fb0c 3202 	mla	r2, ip, r2, r3
 800c714:	460c      	mov	r4, r1
 800c716:	2001      	movs	r0, #1
 800c718:	e7a8      	b.n	800c66c <_svfiprintf_r+0xd8>
 800c71a:	2300      	movs	r3, #0
 800c71c:	3401      	adds	r4, #1
 800c71e:	9305      	str	r3, [sp, #20]
 800c720:	4619      	mov	r1, r3
 800c722:	f04f 0c0a 	mov.w	ip, #10
 800c726:	4620      	mov	r0, r4
 800c728:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c72c:	3a30      	subs	r2, #48	@ 0x30
 800c72e:	2a09      	cmp	r2, #9
 800c730:	d903      	bls.n	800c73a <_svfiprintf_r+0x1a6>
 800c732:	2b00      	cmp	r3, #0
 800c734:	d0c6      	beq.n	800c6c4 <_svfiprintf_r+0x130>
 800c736:	9105      	str	r1, [sp, #20]
 800c738:	e7c4      	b.n	800c6c4 <_svfiprintf_r+0x130>
 800c73a:	fb0c 2101 	mla	r1, ip, r1, r2
 800c73e:	4604      	mov	r4, r0
 800c740:	2301      	movs	r3, #1
 800c742:	e7f0      	b.n	800c726 <_svfiprintf_r+0x192>
 800c744:	ab03      	add	r3, sp, #12
 800c746:	9300      	str	r3, [sp, #0]
 800c748:	462a      	mov	r2, r5
 800c74a:	4b0e      	ldr	r3, [pc, #56]	@ (800c784 <_svfiprintf_r+0x1f0>)
 800c74c:	a904      	add	r1, sp, #16
 800c74e:	4638      	mov	r0, r7
 800c750:	f3af 8000 	nop.w
 800c754:	1c42      	adds	r2, r0, #1
 800c756:	4606      	mov	r6, r0
 800c758:	d1d6      	bne.n	800c708 <_svfiprintf_r+0x174>
 800c75a:	89ab      	ldrh	r3, [r5, #12]
 800c75c:	065b      	lsls	r3, r3, #25
 800c75e:	f53f af2d 	bmi.w	800c5bc <_svfiprintf_r+0x28>
 800c762:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c764:	e72c      	b.n	800c5c0 <_svfiprintf_r+0x2c>
 800c766:	ab03      	add	r3, sp, #12
 800c768:	9300      	str	r3, [sp, #0]
 800c76a:	462a      	mov	r2, r5
 800c76c:	4b05      	ldr	r3, [pc, #20]	@ (800c784 <_svfiprintf_r+0x1f0>)
 800c76e:	a904      	add	r1, sp, #16
 800c770:	4638      	mov	r0, r7
 800c772:	f000 fa5d 	bl	800cc30 <_printf_i>
 800c776:	e7ed      	b.n	800c754 <_svfiprintf_r+0x1c0>
 800c778:	0800d808 	.word	0x0800d808
 800c77c:	0800d812 	.word	0x0800d812
 800c780:	00000000 	.word	0x00000000
 800c784:	0800c4df 	.word	0x0800c4df
 800c788:	0800d80e 	.word	0x0800d80e

0800c78c <__sfputc_r>:
 800c78c:	6893      	ldr	r3, [r2, #8]
 800c78e:	3b01      	subs	r3, #1
 800c790:	2b00      	cmp	r3, #0
 800c792:	b410      	push	{r4}
 800c794:	6093      	str	r3, [r2, #8]
 800c796:	da08      	bge.n	800c7aa <__sfputc_r+0x1e>
 800c798:	6994      	ldr	r4, [r2, #24]
 800c79a:	42a3      	cmp	r3, r4
 800c79c:	db01      	blt.n	800c7a2 <__sfputc_r+0x16>
 800c79e:	290a      	cmp	r1, #10
 800c7a0:	d103      	bne.n	800c7aa <__sfputc_r+0x1e>
 800c7a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c7a6:	f000 bc8a 	b.w	800d0be <__swbuf_r>
 800c7aa:	6813      	ldr	r3, [r2, #0]
 800c7ac:	1c58      	adds	r0, r3, #1
 800c7ae:	6010      	str	r0, [r2, #0]
 800c7b0:	7019      	strb	r1, [r3, #0]
 800c7b2:	4608      	mov	r0, r1
 800c7b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c7b8:	4770      	bx	lr

0800c7ba <__sfputs_r>:
 800c7ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c7bc:	4606      	mov	r6, r0
 800c7be:	460f      	mov	r7, r1
 800c7c0:	4614      	mov	r4, r2
 800c7c2:	18d5      	adds	r5, r2, r3
 800c7c4:	42ac      	cmp	r4, r5
 800c7c6:	d101      	bne.n	800c7cc <__sfputs_r+0x12>
 800c7c8:	2000      	movs	r0, #0
 800c7ca:	e007      	b.n	800c7dc <__sfputs_r+0x22>
 800c7cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c7d0:	463a      	mov	r2, r7
 800c7d2:	4630      	mov	r0, r6
 800c7d4:	f7ff ffda 	bl	800c78c <__sfputc_r>
 800c7d8:	1c43      	adds	r3, r0, #1
 800c7da:	d1f3      	bne.n	800c7c4 <__sfputs_r+0xa>
 800c7dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c7e0 <_vfiprintf_r>:
 800c7e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7e4:	460d      	mov	r5, r1
 800c7e6:	b09d      	sub	sp, #116	@ 0x74
 800c7e8:	4614      	mov	r4, r2
 800c7ea:	4698      	mov	r8, r3
 800c7ec:	4606      	mov	r6, r0
 800c7ee:	b118      	cbz	r0, 800c7f8 <_vfiprintf_r+0x18>
 800c7f0:	6a03      	ldr	r3, [r0, #32]
 800c7f2:	b90b      	cbnz	r3, 800c7f8 <_vfiprintf_r+0x18>
 800c7f4:	f7ff fd8a 	bl	800c30c <__sinit>
 800c7f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c7fa:	07d9      	lsls	r1, r3, #31
 800c7fc:	d405      	bmi.n	800c80a <_vfiprintf_r+0x2a>
 800c7fe:	89ab      	ldrh	r3, [r5, #12]
 800c800:	059a      	lsls	r2, r3, #22
 800c802:	d402      	bmi.n	800c80a <_vfiprintf_r+0x2a>
 800c804:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c806:	f7ff fe5a 	bl	800c4be <__retarget_lock_acquire_recursive>
 800c80a:	89ab      	ldrh	r3, [r5, #12]
 800c80c:	071b      	lsls	r3, r3, #28
 800c80e:	d501      	bpl.n	800c814 <_vfiprintf_r+0x34>
 800c810:	692b      	ldr	r3, [r5, #16]
 800c812:	b99b      	cbnz	r3, 800c83c <_vfiprintf_r+0x5c>
 800c814:	4629      	mov	r1, r5
 800c816:	4630      	mov	r0, r6
 800c818:	f000 fc90 	bl	800d13c <__swsetup_r>
 800c81c:	b170      	cbz	r0, 800c83c <_vfiprintf_r+0x5c>
 800c81e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c820:	07dc      	lsls	r4, r3, #31
 800c822:	d504      	bpl.n	800c82e <_vfiprintf_r+0x4e>
 800c824:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c828:	b01d      	add	sp, #116	@ 0x74
 800c82a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c82e:	89ab      	ldrh	r3, [r5, #12]
 800c830:	0598      	lsls	r0, r3, #22
 800c832:	d4f7      	bmi.n	800c824 <_vfiprintf_r+0x44>
 800c834:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c836:	f7ff fe43 	bl	800c4c0 <__retarget_lock_release_recursive>
 800c83a:	e7f3      	b.n	800c824 <_vfiprintf_r+0x44>
 800c83c:	2300      	movs	r3, #0
 800c83e:	9309      	str	r3, [sp, #36]	@ 0x24
 800c840:	2320      	movs	r3, #32
 800c842:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c846:	f8cd 800c 	str.w	r8, [sp, #12]
 800c84a:	2330      	movs	r3, #48	@ 0x30
 800c84c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c9fc <_vfiprintf_r+0x21c>
 800c850:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c854:	f04f 0901 	mov.w	r9, #1
 800c858:	4623      	mov	r3, r4
 800c85a:	469a      	mov	sl, r3
 800c85c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c860:	b10a      	cbz	r2, 800c866 <_vfiprintf_r+0x86>
 800c862:	2a25      	cmp	r2, #37	@ 0x25
 800c864:	d1f9      	bne.n	800c85a <_vfiprintf_r+0x7a>
 800c866:	ebba 0b04 	subs.w	fp, sl, r4
 800c86a:	d00b      	beq.n	800c884 <_vfiprintf_r+0xa4>
 800c86c:	465b      	mov	r3, fp
 800c86e:	4622      	mov	r2, r4
 800c870:	4629      	mov	r1, r5
 800c872:	4630      	mov	r0, r6
 800c874:	f7ff ffa1 	bl	800c7ba <__sfputs_r>
 800c878:	3001      	adds	r0, #1
 800c87a:	f000 80a7 	beq.w	800c9cc <_vfiprintf_r+0x1ec>
 800c87e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c880:	445a      	add	r2, fp
 800c882:	9209      	str	r2, [sp, #36]	@ 0x24
 800c884:	f89a 3000 	ldrb.w	r3, [sl]
 800c888:	2b00      	cmp	r3, #0
 800c88a:	f000 809f 	beq.w	800c9cc <_vfiprintf_r+0x1ec>
 800c88e:	2300      	movs	r3, #0
 800c890:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c894:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c898:	f10a 0a01 	add.w	sl, sl, #1
 800c89c:	9304      	str	r3, [sp, #16]
 800c89e:	9307      	str	r3, [sp, #28]
 800c8a0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c8a4:	931a      	str	r3, [sp, #104]	@ 0x68
 800c8a6:	4654      	mov	r4, sl
 800c8a8:	2205      	movs	r2, #5
 800c8aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c8ae:	4853      	ldr	r0, [pc, #332]	@ (800c9fc <_vfiprintf_r+0x21c>)
 800c8b0:	f7f3 fd1e 	bl	80002f0 <memchr>
 800c8b4:	9a04      	ldr	r2, [sp, #16]
 800c8b6:	b9d8      	cbnz	r0, 800c8f0 <_vfiprintf_r+0x110>
 800c8b8:	06d1      	lsls	r1, r2, #27
 800c8ba:	bf44      	itt	mi
 800c8bc:	2320      	movmi	r3, #32
 800c8be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c8c2:	0713      	lsls	r3, r2, #28
 800c8c4:	bf44      	itt	mi
 800c8c6:	232b      	movmi	r3, #43	@ 0x2b
 800c8c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c8cc:	f89a 3000 	ldrb.w	r3, [sl]
 800c8d0:	2b2a      	cmp	r3, #42	@ 0x2a
 800c8d2:	d015      	beq.n	800c900 <_vfiprintf_r+0x120>
 800c8d4:	9a07      	ldr	r2, [sp, #28]
 800c8d6:	4654      	mov	r4, sl
 800c8d8:	2000      	movs	r0, #0
 800c8da:	f04f 0c0a 	mov.w	ip, #10
 800c8de:	4621      	mov	r1, r4
 800c8e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c8e4:	3b30      	subs	r3, #48	@ 0x30
 800c8e6:	2b09      	cmp	r3, #9
 800c8e8:	d94b      	bls.n	800c982 <_vfiprintf_r+0x1a2>
 800c8ea:	b1b0      	cbz	r0, 800c91a <_vfiprintf_r+0x13a>
 800c8ec:	9207      	str	r2, [sp, #28]
 800c8ee:	e014      	b.n	800c91a <_vfiprintf_r+0x13a>
 800c8f0:	eba0 0308 	sub.w	r3, r0, r8
 800c8f4:	fa09 f303 	lsl.w	r3, r9, r3
 800c8f8:	4313      	orrs	r3, r2
 800c8fa:	9304      	str	r3, [sp, #16]
 800c8fc:	46a2      	mov	sl, r4
 800c8fe:	e7d2      	b.n	800c8a6 <_vfiprintf_r+0xc6>
 800c900:	9b03      	ldr	r3, [sp, #12]
 800c902:	1d19      	adds	r1, r3, #4
 800c904:	681b      	ldr	r3, [r3, #0]
 800c906:	9103      	str	r1, [sp, #12]
 800c908:	2b00      	cmp	r3, #0
 800c90a:	bfbb      	ittet	lt
 800c90c:	425b      	neglt	r3, r3
 800c90e:	f042 0202 	orrlt.w	r2, r2, #2
 800c912:	9307      	strge	r3, [sp, #28]
 800c914:	9307      	strlt	r3, [sp, #28]
 800c916:	bfb8      	it	lt
 800c918:	9204      	strlt	r2, [sp, #16]
 800c91a:	7823      	ldrb	r3, [r4, #0]
 800c91c:	2b2e      	cmp	r3, #46	@ 0x2e
 800c91e:	d10a      	bne.n	800c936 <_vfiprintf_r+0x156>
 800c920:	7863      	ldrb	r3, [r4, #1]
 800c922:	2b2a      	cmp	r3, #42	@ 0x2a
 800c924:	d132      	bne.n	800c98c <_vfiprintf_r+0x1ac>
 800c926:	9b03      	ldr	r3, [sp, #12]
 800c928:	1d1a      	adds	r2, r3, #4
 800c92a:	681b      	ldr	r3, [r3, #0]
 800c92c:	9203      	str	r2, [sp, #12]
 800c92e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c932:	3402      	adds	r4, #2
 800c934:	9305      	str	r3, [sp, #20]
 800c936:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ca0c <_vfiprintf_r+0x22c>
 800c93a:	7821      	ldrb	r1, [r4, #0]
 800c93c:	2203      	movs	r2, #3
 800c93e:	4650      	mov	r0, sl
 800c940:	f7f3 fcd6 	bl	80002f0 <memchr>
 800c944:	b138      	cbz	r0, 800c956 <_vfiprintf_r+0x176>
 800c946:	9b04      	ldr	r3, [sp, #16]
 800c948:	eba0 000a 	sub.w	r0, r0, sl
 800c94c:	2240      	movs	r2, #64	@ 0x40
 800c94e:	4082      	lsls	r2, r0
 800c950:	4313      	orrs	r3, r2
 800c952:	3401      	adds	r4, #1
 800c954:	9304      	str	r3, [sp, #16]
 800c956:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c95a:	4829      	ldr	r0, [pc, #164]	@ (800ca00 <_vfiprintf_r+0x220>)
 800c95c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c960:	2206      	movs	r2, #6
 800c962:	f7f3 fcc5 	bl	80002f0 <memchr>
 800c966:	2800      	cmp	r0, #0
 800c968:	d03f      	beq.n	800c9ea <_vfiprintf_r+0x20a>
 800c96a:	4b26      	ldr	r3, [pc, #152]	@ (800ca04 <_vfiprintf_r+0x224>)
 800c96c:	bb1b      	cbnz	r3, 800c9b6 <_vfiprintf_r+0x1d6>
 800c96e:	9b03      	ldr	r3, [sp, #12]
 800c970:	3307      	adds	r3, #7
 800c972:	f023 0307 	bic.w	r3, r3, #7
 800c976:	3308      	adds	r3, #8
 800c978:	9303      	str	r3, [sp, #12]
 800c97a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c97c:	443b      	add	r3, r7
 800c97e:	9309      	str	r3, [sp, #36]	@ 0x24
 800c980:	e76a      	b.n	800c858 <_vfiprintf_r+0x78>
 800c982:	fb0c 3202 	mla	r2, ip, r2, r3
 800c986:	460c      	mov	r4, r1
 800c988:	2001      	movs	r0, #1
 800c98a:	e7a8      	b.n	800c8de <_vfiprintf_r+0xfe>
 800c98c:	2300      	movs	r3, #0
 800c98e:	3401      	adds	r4, #1
 800c990:	9305      	str	r3, [sp, #20]
 800c992:	4619      	mov	r1, r3
 800c994:	f04f 0c0a 	mov.w	ip, #10
 800c998:	4620      	mov	r0, r4
 800c99a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c99e:	3a30      	subs	r2, #48	@ 0x30
 800c9a0:	2a09      	cmp	r2, #9
 800c9a2:	d903      	bls.n	800c9ac <_vfiprintf_r+0x1cc>
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	d0c6      	beq.n	800c936 <_vfiprintf_r+0x156>
 800c9a8:	9105      	str	r1, [sp, #20]
 800c9aa:	e7c4      	b.n	800c936 <_vfiprintf_r+0x156>
 800c9ac:	fb0c 2101 	mla	r1, ip, r1, r2
 800c9b0:	4604      	mov	r4, r0
 800c9b2:	2301      	movs	r3, #1
 800c9b4:	e7f0      	b.n	800c998 <_vfiprintf_r+0x1b8>
 800c9b6:	ab03      	add	r3, sp, #12
 800c9b8:	9300      	str	r3, [sp, #0]
 800c9ba:	462a      	mov	r2, r5
 800c9bc:	4b12      	ldr	r3, [pc, #72]	@ (800ca08 <_vfiprintf_r+0x228>)
 800c9be:	a904      	add	r1, sp, #16
 800c9c0:	4630      	mov	r0, r6
 800c9c2:	f3af 8000 	nop.w
 800c9c6:	4607      	mov	r7, r0
 800c9c8:	1c78      	adds	r0, r7, #1
 800c9ca:	d1d6      	bne.n	800c97a <_vfiprintf_r+0x19a>
 800c9cc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c9ce:	07d9      	lsls	r1, r3, #31
 800c9d0:	d405      	bmi.n	800c9de <_vfiprintf_r+0x1fe>
 800c9d2:	89ab      	ldrh	r3, [r5, #12]
 800c9d4:	059a      	lsls	r2, r3, #22
 800c9d6:	d402      	bmi.n	800c9de <_vfiprintf_r+0x1fe>
 800c9d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c9da:	f7ff fd71 	bl	800c4c0 <__retarget_lock_release_recursive>
 800c9de:	89ab      	ldrh	r3, [r5, #12]
 800c9e0:	065b      	lsls	r3, r3, #25
 800c9e2:	f53f af1f 	bmi.w	800c824 <_vfiprintf_r+0x44>
 800c9e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c9e8:	e71e      	b.n	800c828 <_vfiprintf_r+0x48>
 800c9ea:	ab03      	add	r3, sp, #12
 800c9ec:	9300      	str	r3, [sp, #0]
 800c9ee:	462a      	mov	r2, r5
 800c9f0:	4b05      	ldr	r3, [pc, #20]	@ (800ca08 <_vfiprintf_r+0x228>)
 800c9f2:	a904      	add	r1, sp, #16
 800c9f4:	4630      	mov	r0, r6
 800c9f6:	f000 f91b 	bl	800cc30 <_printf_i>
 800c9fa:	e7e4      	b.n	800c9c6 <_vfiprintf_r+0x1e6>
 800c9fc:	0800d808 	.word	0x0800d808
 800ca00:	0800d812 	.word	0x0800d812
 800ca04:	00000000 	.word	0x00000000
 800ca08:	0800c7bb 	.word	0x0800c7bb
 800ca0c:	0800d80e 	.word	0x0800d80e

0800ca10 <sbrk_aligned>:
 800ca10:	b570      	push	{r4, r5, r6, lr}
 800ca12:	4e0f      	ldr	r6, [pc, #60]	@ (800ca50 <sbrk_aligned+0x40>)
 800ca14:	460c      	mov	r4, r1
 800ca16:	6831      	ldr	r1, [r6, #0]
 800ca18:	4605      	mov	r5, r0
 800ca1a:	b911      	cbnz	r1, 800ca22 <sbrk_aligned+0x12>
 800ca1c:	f000 fc94 	bl	800d348 <_sbrk_r>
 800ca20:	6030      	str	r0, [r6, #0]
 800ca22:	4621      	mov	r1, r4
 800ca24:	4628      	mov	r0, r5
 800ca26:	f000 fc8f 	bl	800d348 <_sbrk_r>
 800ca2a:	1c43      	adds	r3, r0, #1
 800ca2c:	d103      	bne.n	800ca36 <sbrk_aligned+0x26>
 800ca2e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800ca32:	4620      	mov	r0, r4
 800ca34:	bd70      	pop	{r4, r5, r6, pc}
 800ca36:	1cc4      	adds	r4, r0, #3
 800ca38:	f024 0403 	bic.w	r4, r4, #3
 800ca3c:	42a0      	cmp	r0, r4
 800ca3e:	d0f8      	beq.n	800ca32 <sbrk_aligned+0x22>
 800ca40:	1a21      	subs	r1, r4, r0
 800ca42:	4628      	mov	r0, r5
 800ca44:	f000 fc80 	bl	800d348 <_sbrk_r>
 800ca48:	3001      	adds	r0, #1
 800ca4a:	d1f2      	bne.n	800ca32 <sbrk_aligned+0x22>
 800ca4c:	e7ef      	b.n	800ca2e <sbrk_aligned+0x1e>
 800ca4e:	bf00      	nop
 800ca50:	24004ff0 	.word	0x24004ff0

0800ca54 <_malloc_r>:
 800ca54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ca58:	1ccd      	adds	r5, r1, #3
 800ca5a:	f025 0503 	bic.w	r5, r5, #3
 800ca5e:	3508      	adds	r5, #8
 800ca60:	2d0c      	cmp	r5, #12
 800ca62:	bf38      	it	cc
 800ca64:	250c      	movcc	r5, #12
 800ca66:	2d00      	cmp	r5, #0
 800ca68:	4606      	mov	r6, r0
 800ca6a:	db01      	blt.n	800ca70 <_malloc_r+0x1c>
 800ca6c:	42a9      	cmp	r1, r5
 800ca6e:	d904      	bls.n	800ca7a <_malloc_r+0x26>
 800ca70:	230c      	movs	r3, #12
 800ca72:	6033      	str	r3, [r6, #0]
 800ca74:	2000      	movs	r0, #0
 800ca76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ca7a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800cb50 <_malloc_r+0xfc>
 800ca7e:	f000 faa1 	bl	800cfc4 <__malloc_lock>
 800ca82:	f8d8 3000 	ldr.w	r3, [r8]
 800ca86:	461c      	mov	r4, r3
 800ca88:	bb44      	cbnz	r4, 800cadc <_malloc_r+0x88>
 800ca8a:	4629      	mov	r1, r5
 800ca8c:	4630      	mov	r0, r6
 800ca8e:	f7ff ffbf 	bl	800ca10 <sbrk_aligned>
 800ca92:	1c43      	adds	r3, r0, #1
 800ca94:	4604      	mov	r4, r0
 800ca96:	d158      	bne.n	800cb4a <_malloc_r+0xf6>
 800ca98:	f8d8 4000 	ldr.w	r4, [r8]
 800ca9c:	4627      	mov	r7, r4
 800ca9e:	2f00      	cmp	r7, #0
 800caa0:	d143      	bne.n	800cb2a <_malloc_r+0xd6>
 800caa2:	2c00      	cmp	r4, #0
 800caa4:	d04b      	beq.n	800cb3e <_malloc_r+0xea>
 800caa6:	6823      	ldr	r3, [r4, #0]
 800caa8:	4639      	mov	r1, r7
 800caaa:	4630      	mov	r0, r6
 800caac:	eb04 0903 	add.w	r9, r4, r3
 800cab0:	f000 fc4a 	bl	800d348 <_sbrk_r>
 800cab4:	4581      	cmp	r9, r0
 800cab6:	d142      	bne.n	800cb3e <_malloc_r+0xea>
 800cab8:	6821      	ldr	r1, [r4, #0]
 800caba:	1a6d      	subs	r5, r5, r1
 800cabc:	4629      	mov	r1, r5
 800cabe:	4630      	mov	r0, r6
 800cac0:	f7ff ffa6 	bl	800ca10 <sbrk_aligned>
 800cac4:	3001      	adds	r0, #1
 800cac6:	d03a      	beq.n	800cb3e <_malloc_r+0xea>
 800cac8:	6823      	ldr	r3, [r4, #0]
 800caca:	442b      	add	r3, r5
 800cacc:	6023      	str	r3, [r4, #0]
 800cace:	f8d8 3000 	ldr.w	r3, [r8]
 800cad2:	685a      	ldr	r2, [r3, #4]
 800cad4:	bb62      	cbnz	r2, 800cb30 <_malloc_r+0xdc>
 800cad6:	f8c8 7000 	str.w	r7, [r8]
 800cada:	e00f      	b.n	800cafc <_malloc_r+0xa8>
 800cadc:	6822      	ldr	r2, [r4, #0]
 800cade:	1b52      	subs	r2, r2, r5
 800cae0:	d420      	bmi.n	800cb24 <_malloc_r+0xd0>
 800cae2:	2a0b      	cmp	r2, #11
 800cae4:	d917      	bls.n	800cb16 <_malloc_r+0xc2>
 800cae6:	1961      	adds	r1, r4, r5
 800cae8:	42a3      	cmp	r3, r4
 800caea:	6025      	str	r5, [r4, #0]
 800caec:	bf18      	it	ne
 800caee:	6059      	strne	r1, [r3, #4]
 800caf0:	6863      	ldr	r3, [r4, #4]
 800caf2:	bf08      	it	eq
 800caf4:	f8c8 1000 	streq.w	r1, [r8]
 800caf8:	5162      	str	r2, [r4, r5]
 800cafa:	604b      	str	r3, [r1, #4]
 800cafc:	4630      	mov	r0, r6
 800cafe:	f000 fa67 	bl	800cfd0 <__malloc_unlock>
 800cb02:	f104 000b 	add.w	r0, r4, #11
 800cb06:	1d23      	adds	r3, r4, #4
 800cb08:	f020 0007 	bic.w	r0, r0, #7
 800cb0c:	1ac2      	subs	r2, r0, r3
 800cb0e:	bf1c      	itt	ne
 800cb10:	1a1b      	subne	r3, r3, r0
 800cb12:	50a3      	strne	r3, [r4, r2]
 800cb14:	e7af      	b.n	800ca76 <_malloc_r+0x22>
 800cb16:	6862      	ldr	r2, [r4, #4]
 800cb18:	42a3      	cmp	r3, r4
 800cb1a:	bf0c      	ite	eq
 800cb1c:	f8c8 2000 	streq.w	r2, [r8]
 800cb20:	605a      	strne	r2, [r3, #4]
 800cb22:	e7eb      	b.n	800cafc <_malloc_r+0xa8>
 800cb24:	4623      	mov	r3, r4
 800cb26:	6864      	ldr	r4, [r4, #4]
 800cb28:	e7ae      	b.n	800ca88 <_malloc_r+0x34>
 800cb2a:	463c      	mov	r4, r7
 800cb2c:	687f      	ldr	r7, [r7, #4]
 800cb2e:	e7b6      	b.n	800ca9e <_malloc_r+0x4a>
 800cb30:	461a      	mov	r2, r3
 800cb32:	685b      	ldr	r3, [r3, #4]
 800cb34:	42a3      	cmp	r3, r4
 800cb36:	d1fb      	bne.n	800cb30 <_malloc_r+0xdc>
 800cb38:	2300      	movs	r3, #0
 800cb3a:	6053      	str	r3, [r2, #4]
 800cb3c:	e7de      	b.n	800cafc <_malloc_r+0xa8>
 800cb3e:	230c      	movs	r3, #12
 800cb40:	6033      	str	r3, [r6, #0]
 800cb42:	4630      	mov	r0, r6
 800cb44:	f000 fa44 	bl	800cfd0 <__malloc_unlock>
 800cb48:	e794      	b.n	800ca74 <_malloc_r+0x20>
 800cb4a:	6005      	str	r5, [r0, #0]
 800cb4c:	e7d6      	b.n	800cafc <_malloc_r+0xa8>
 800cb4e:	bf00      	nop
 800cb50:	24004ff4 	.word	0x24004ff4

0800cb54 <_printf_common>:
 800cb54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cb58:	4616      	mov	r6, r2
 800cb5a:	4698      	mov	r8, r3
 800cb5c:	688a      	ldr	r2, [r1, #8]
 800cb5e:	690b      	ldr	r3, [r1, #16]
 800cb60:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800cb64:	4293      	cmp	r3, r2
 800cb66:	bfb8      	it	lt
 800cb68:	4613      	movlt	r3, r2
 800cb6a:	6033      	str	r3, [r6, #0]
 800cb6c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800cb70:	4607      	mov	r7, r0
 800cb72:	460c      	mov	r4, r1
 800cb74:	b10a      	cbz	r2, 800cb7a <_printf_common+0x26>
 800cb76:	3301      	adds	r3, #1
 800cb78:	6033      	str	r3, [r6, #0]
 800cb7a:	6823      	ldr	r3, [r4, #0]
 800cb7c:	0699      	lsls	r1, r3, #26
 800cb7e:	bf42      	ittt	mi
 800cb80:	6833      	ldrmi	r3, [r6, #0]
 800cb82:	3302      	addmi	r3, #2
 800cb84:	6033      	strmi	r3, [r6, #0]
 800cb86:	6825      	ldr	r5, [r4, #0]
 800cb88:	f015 0506 	ands.w	r5, r5, #6
 800cb8c:	d106      	bne.n	800cb9c <_printf_common+0x48>
 800cb8e:	f104 0a19 	add.w	sl, r4, #25
 800cb92:	68e3      	ldr	r3, [r4, #12]
 800cb94:	6832      	ldr	r2, [r6, #0]
 800cb96:	1a9b      	subs	r3, r3, r2
 800cb98:	42ab      	cmp	r3, r5
 800cb9a:	dc26      	bgt.n	800cbea <_printf_common+0x96>
 800cb9c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800cba0:	6822      	ldr	r2, [r4, #0]
 800cba2:	3b00      	subs	r3, #0
 800cba4:	bf18      	it	ne
 800cba6:	2301      	movne	r3, #1
 800cba8:	0692      	lsls	r2, r2, #26
 800cbaa:	d42b      	bmi.n	800cc04 <_printf_common+0xb0>
 800cbac:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800cbb0:	4641      	mov	r1, r8
 800cbb2:	4638      	mov	r0, r7
 800cbb4:	47c8      	blx	r9
 800cbb6:	3001      	adds	r0, #1
 800cbb8:	d01e      	beq.n	800cbf8 <_printf_common+0xa4>
 800cbba:	6823      	ldr	r3, [r4, #0]
 800cbbc:	6922      	ldr	r2, [r4, #16]
 800cbbe:	f003 0306 	and.w	r3, r3, #6
 800cbc2:	2b04      	cmp	r3, #4
 800cbc4:	bf02      	ittt	eq
 800cbc6:	68e5      	ldreq	r5, [r4, #12]
 800cbc8:	6833      	ldreq	r3, [r6, #0]
 800cbca:	1aed      	subeq	r5, r5, r3
 800cbcc:	68a3      	ldr	r3, [r4, #8]
 800cbce:	bf0c      	ite	eq
 800cbd0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cbd4:	2500      	movne	r5, #0
 800cbd6:	4293      	cmp	r3, r2
 800cbd8:	bfc4      	itt	gt
 800cbda:	1a9b      	subgt	r3, r3, r2
 800cbdc:	18ed      	addgt	r5, r5, r3
 800cbde:	2600      	movs	r6, #0
 800cbe0:	341a      	adds	r4, #26
 800cbe2:	42b5      	cmp	r5, r6
 800cbe4:	d11a      	bne.n	800cc1c <_printf_common+0xc8>
 800cbe6:	2000      	movs	r0, #0
 800cbe8:	e008      	b.n	800cbfc <_printf_common+0xa8>
 800cbea:	2301      	movs	r3, #1
 800cbec:	4652      	mov	r2, sl
 800cbee:	4641      	mov	r1, r8
 800cbf0:	4638      	mov	r0, r7
 800cbf2:	47c8      	blx	r9
 800cbf4:	3001      	adds	r0, #1
 800cbf6:	d103      	bne.n	800cc00 <_printf_common+0xac>
 800cbf8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cbfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc00:	3501      	adds	r5, #1
 800cc02:	e7c6      	b.n	800cb92 <_printf_common+0x3e>
 800cc04:	18e1      	adds	r1, r4, r3
 800cc06:	1c5a      	adds	r2, r3, #1
 800cc08:	2030      	movs	r0, #48	@ 0x30
 800cc0a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800cc0e:	4422      	add	r2, r4
 800cc10:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800cc14:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800cc18:	3302      	adds	r3, #2
 800cc1a:	e7c7      	b.n	800cbac <_printf_common+0x58>
 800cc1c:	2301      	movs	r3, #1
 800cc1e:	4622      	mov	r2, r4
 800cc20:	4641      	mov	r1, r8
 800cc22:	4638      	mov	r0, r7
 800cc24:	47c8      	blx	r9
 800cc26:	3001      	adds	r0, #1
 800cc28:	d0e6      	beq.n	800cbf8 <_printf_common+0xa4>
 800cc2a:	3601      	adds	r6, #1
 800cc2c:	e7d9      	b.n	800cbe2 <_printf_common+0x8e>
	...

0800cc30 <_printf_i>:
 800cc30:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cc34:	7e0f      	ldrb	r7, [r1, #24]
 800cc36:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800cc38:	2f78      	cmp	r7, #120	@ 0x78
 800cc3a:	4691      	mov	r9, r2
 800cc3c:	4680      	mov	r8, r0
 800cc3e:	460c      	mov	r4, r1
 800cc40:	469a      	mov	sl, r3
 800cc42:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800cc46:	d807      	bhi.n	800cc58 <_printf_i+0x28>
 800cc48:	2f62      	cmp	r7, #98	@ 0x62
 800cc4a:	d80a      	bhi.n	800cc62 <_printf_i+0x32>
 800cc4c:	2f00      	cmp	r7, #0
 800cc4e:	f000 80d1 	beq.w	800cdf4 <_printf_i+0x1c4>
 800cc52:	2f58      	cmp	r7, #88	@ 0x58
 800cc54:	f000 80b8 	beq.w	800cdc8 <_printf_i+0x198>
 800cc58:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cc5c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800cc60:	e03a      	b.n	800ccd8 <_printf_i+0xa8>
 800cc62:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800cc66:	2b15      	cmp	r3, #21
 800cc68:	d8f6      	bhi.n	800cc58 <_printf_i+0x28>
 800cc6a:	a101      	add	r1, pc, #4	@ (adr r1, 800cc70 <_printf_i+0x40>)
 800cc6c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800cc70:	0800ccc9 	.word	0x0800ccc9
 800cc74:	0800ccdd 	.word	0x0800ccdd
 800cc78:	0800cc59 	.word	0x0800cc59
 800cc7c:	0800cc59 	.word	0x0800cc59
 800cc80:	0800cc59 	.word	0x0800cc59
 800cc84:	0800cc59 	.word	0x0800cc59
 800cc88:	0800ccdd 	.word	0x0800ccdd
 800cc8c:	0800cc59 	.word	0x0800cc59
 800cc90:	0800cc59 	.word	0x0800cc59
 800cc94:	0800cc59 	.word	0x0800cc59
 800cc98:	0800cc59 	.word	0x0800cc59
 800cc9c:	0800cddb 	.word	0x0800cddb
 800cca0:	0800cd07 	.word	0x0800cd07
 800cca4:	0800cd95 	.word	0x0800cd95
 800cca8:	0800cc59 	.word	0x0800cc59
 800ccac:	0800cc59 	.word	0x0800cc59
 800ccb0:	0800cdfd 	.word	0x0800cdfd
 800ccb4:	0800cc59 	.word	0x0800cc59
 800ccb8:	0800cd07 	.word	0x0800cd07
 800ccbc:	0800cc59 	.word	0x0800cc59
 800ccc0:	0800cc59 	.word	0x0800cc59
 800ccc4:	0800cd9d 	.word	0x0800cd9d
 800ccc8:	6833      	ldr	r3, [r6, #0]
 800ccca:	1d1a      	adds	r2, r3, #4
 800cccc:	681b      	ldr	r3, [r3, #0]
 800ccce:	6032      	str	r2, [r6, #0]
 800ccd0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ccd4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ccd8:	2301      	movs	r3, #1
 800ccda:	e09c      	b.n	800ce16 <_printf_i+0x1e6>
 800ccdc:	6833      	ldr	r3, [r6, #0]
 800ccde:	6820      	ldr	r0, [r4, #0]
 800cce0:	1d19      	adds	r1, r3, #4
 800cce2:	6031      	str	r1, [r6, #0]
 800cce4:	0606      	lsls	r6, r0, #24
 800cce6:	d501      	bpl.n	800ccec <_printf_i+0xbc>
 800cce8:	681d      	ldr	r5, [r3, #0]
 800ccea:	e003      	b.n	800ccf4 <_printf_i+0xc4>
 800ccec:	0645      	lsls	r5, r0, #25
 800ccee:	d5fb      	bpl.n	800cce8 <_printf_i+0xb8>
 800ccf0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ccf4:	2d00      	cmp	r5, #0
 800ccf6:	da03      	bge.n	800cd00 <_printf_i+0xd0>
 800ccf8:	232d      	movs	r3, #45	@ 0x2d
 800ccfa:	426d      	negs	r5, r5
 800ccfc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cd00:	4858      	ldr	r0, [pc, #352]	@ (800ce64 <_printf_i+0x234>)
 800cd02:	230a      	movs	r3, #10
 800cd04:	e011      	b.n	800cd2a <_printf_i+0xfa>
 800cd06:	6821      	ldr	r1, [r4, #0]
 800cd08:	6833      	ldr	r3, [r6, #0]
 800cd0a:	0608      	lsls	r0, r1, #24
 800cd0c:	f853 5b04 	ldr.w	r5, [r3], #4
 800cd10:	d402      	bmi.n	800cd18 <_printf_i+0xe8>
 800cd12:	0649      	lsls	r1, r1, #25
 800cd14:	bf48      	it	mi
 800cd16:	b2ad      	uxthmi	r5, r5
 800cd18:	2f6f      	cmp	r7, #111	@ 0x6f
 800cd1a:	4852      	ldr	r0, [pc, #328]	@ (800ce64 <_printf_i+0x234>)
 800cd1c:	6033      	str	r3, [r6, #0]
 800cd1e:	bf14      	ite	ne
 800cd20:	230a      	movne	r3, #10
 800cd22:	2308      	moveq	r3, #8
 800cd24:	2100      	movs	r1, #0
 800cd26:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800cd2a:	6866      	ldr	r6, [r4, #4]
 800cd2c:	60a6      	str	r6, [r4, #8]
 800cd2e:	2e00      	cmp	r6, #0
 800cd30:	db05      	blt.n	800cd3e <_printf_i+0x10e>
 800cd32:	6821      	ldr	r1, [r4, #0]
 800cd34:	432e      	orrs	r6, r5
 800cd36:	f021 0104 	bic.w	r1, r1, #4
 800cd3a:	6021      	str	r1, [r4, #0]
 800cd3c:	d04b      	beq.n	800cdd6 <_printf_i+0x1a6>
 800cd3e:	4616      	mov	r6, r2
 800cd40:	fbb5 f1f3 	udiv	r1, r5, r3
 800cd44:	fb03 5711 	mls	r7, r3, r1, r5
 800cd48:	5dc7      	ldrb	r7, [r0, r7]
 800cd4a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800cd4e:	462f      	mov	r7, r5
 800cd50:	42bb      	cmp	r3, r7
 800cd52:	460d      	mov	r5, r1
 800cd54:	d9f4      	bls.n	800cd40 <_printf_i+0x110>
 800cd56:	2b08      	cmp	r3, #8
 800cd58:	d10b      	bne.n	800cd72 <_printf_i+0x142>
 800cd5a:	6823      	ldr	r3, [r4, #0]
 800cd5c:	07df      	lsls	r7, r3, #31
 800cd5e:	d508      	bpl.n	800cd72 <_printf_i+0x142>
 800cd60:	6923      	ldr	r3, [r4, #16]
 800cd62:	6861      	ldr	r1, [r4, #4]
 800cd64:	4299      	cmp	r1, r3
 800cd66:	bfde      	ittt	le
 800cd68:	2330      	movle	r3, #48	@ 0x30
 800cd6a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800cd6e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800cd72:	1b92      	subs	r2, r2, r6
 800cd74:	6122      	str	r2, [r4, #16]
 800cd76:	f8cd a000 	str.w	sl, [sp]
 800cd7a:	464b      	mov	r3, r9
 800cd7c:	aa03      	add	r2, sp, #12
 800cd7e:	4621      	mov	r1, r4
 800cd80:	4640      	mov	r0, r8
 800cd82:	f7ff fee7 	bl	800cb54 <_printf_common>
 800cd86:	3001      	adds	r0, #1
 800cd88:	d14a      	bne.n	800ce20 <_printf_i+0x1f0>
 800cd8a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cd8e:	b004      	add	sp, #16
 800cd90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cd94:	6823      	ldr	r3, [r4, #0]
 800cd96:	f043 0320 	orr.w	r3, r3, #32
 800cd9a:	6023      	str	r3, [r4, #0]
 800cd9c:	4832      	ldr	r0, [pc, #200]	@ (800ce68 <_printf_i+0x238>)
 800cd9e:	2778      	movs	r7, #120	@ 0x78
 800cda0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800cda4:	6823      	ldr	r3, [r4, #0]
 800cda6:	6831      	ldr	r1, [r6, #0]
 800cda8:	061f      	lsls	r7, r3, #24
 800cdaa:	f851 5b04 	ldr.w	r5, [r1], #4
 800cdae:	d402      	bmi.n	800cdb6 <_printf_i+0x186>
 800cdb0:	065f      	lsls	r7, r3, #25
 800cdb2:	bf48      	it	mi
 800cdb4:	b2ad      	uxthmi	r5, r5
 800cdb6:	6031      	str	r1, [r6, #0]
 800cdb8:	07d9      	lsls	r1, r3, #31
 800cdba:	bf44      	itt	mi
 800cdbc:	f043 0320 	orrmi.w	r3, r3, #32
 800cdc0:	6023      	strmi	r3, [r4, #0]
 800cdc2:	b11d      	cbz	r5, 800cdcc <_printf_i+0x19c>
 800cdc4:	2310      	movs	r3, #16
 800cdc6:	e7ad      	b.n	800cd24 <_printf_i+0xf4>
 800cdc8:	4826      	ldr	r0, [pc, #152]	@ (800ce64 <_printf_i+0x234>)
 800cdca:	e7e9      	b.n	800cda0 <_printf_i+0x170>
 800cdcc:	6823      	ldr	r3, [r4, #0]
 800cdce:	f023 0320 	bic.w	r3, r3, #32
 800cdd2:	6023      	str	r3, [r4, #0]
 800cdd4:	e7f6      	b.n	800cdc4 <_printf_i+0x194>
 800cdd6:	4616      	mov	r6, r2
 800cdd8:	e7bd      	b.n	800cd56 <_printf_i+0x126>
 800cdda:	6833      	ldr	r3, [r6, #0]
 800cddc:	6825      	ldr	r5, [r4, #0]
 800cdde:	6961      	ldr	r1, [r4, #20]
 800cde0:	1d18      	adds	r0, r3, #4
 800cde2:	6030      	str	r0, [r6, #0]
 800cde4:	062e      	lsls	r6, r5, #24
 800cde6:	681b      	ldr	r3, [r3, #0]
 800cde8:	d501      	bpl.n	800cdee <_printf_i+0x1be>
 800cdea:	6019      	str	r1, [r3, #0]
 800cdec:	e002      	b.n	800cdf4 <_printf_i+0x1c4>
 800cdee:	0668      	lsls	r0, r5, #25
 800cdf0:	d5fb      	bpl.n	800cdea <_printf_i+0x1ba>
 800cdf2:	8019      	strh	r1, [r3, #0]
 800cdf4:	2300      	movs	r3, #0
 800cdf6:	6123      	str	r3, [r4, #16]
 800cdf8:	4616      	mov	r6, r2
 800cdfa:	e7bc      	b.n	800cd76 <_printf_i+0x146>
 800cdfc:	6833      	ldr	r3, [r6, #0]
 800cdfe:	1d1a      	adds	r2, r3, #4
 800ce00:	6032      	str	r2, [r6, #0]
 800ce02:	681e      	ldr	r6, [r3, #0]
 800ce04:	6862      	ldr	r2, [r4, #4]
 800ce06:	2100      	movs	r1, #0
 800ce08:	4630      	mov	r0, r6
 800ce0a:	f7f3 fa71 	bl	80002f0 <memchr>
 800ce0e:	b108      	cbz	r0, 800ce14 <_printf_i+0x1e4>
 800ce10:	1b80      	subs	r0, r0, r6
 800ce12:	6060      	str	r0, [r4, #4]
 800ce14:	6863      	ldr	r3, [r4, #4]
 800ce16:	6123      	str	r3, [r4, #16]
 800ce18:	2300      	movs	r3, #0
 800ce1a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ce1e:	e7aa      	b.n	800cd76 <_printf_i+0x146>
 800ce20:	6923      	ldr	r3, [r4, #16]
 800ce22:	4632      	mov	r2, r6
 800ce24:	4649      	mov	r1, r9
 800ce26:	4640      	mov	r0, r8
 800ce28:	47d0      	blx	sl
 800ce2a:	3001      	adds	r0, #1
 800ce2c:	d0ad      	beq.n	800cd8a <_printf_i+0x15a>
 800ce2e:	6823      	ldr	r3, [r4, #0]
 800ce30:	079b      	lsls	r3, r3, #30
 800ce32:	d413      	bmi.n	800ce5c <_printf_i+0x22c>
 800ce34:	68e0      	ldr	r0, [r4, #12]
 800ce36:	9b03      	ldr	r3, [sp, #12]
 800ce38:	4298      	cmp	r0, r3
 800ce3a:	bfb8      	it	lt
 800ce3c:	4618      	movlt	r0, r3
 800ce3e:	e7a6      	b.n	800cd8e <_printf_i+0x15e>
 800ce40:	2301      	movs	r3, #1
 800ce42:	4632      	mov	r2, r6
 800ce44:	4649      	mov	r1, r9
 800ce46:	4640      	mov	r0, r8
 800ce48:	47d0      	blx	sl
 800ce4a:	3001      	adds	r0, #1
 800ce4c:	d09d      	beq.n	800cd8a <_printf_i+0x15a>
 800ce4e:	3501      	adds	r5, #1
 800ce50:	68e3      	ldr	r3, [r4, #12]
 800ce52:	9903      	ldr	r1, [sp, #12]
 800ce54:	1a5b      	subs	r3, r3, r1
 800ce56:	42ab      	cmp	r3, r5
 800ce58:	dcf2      	bgt.n	800ce40 <_printf_i+0x210>
 800ce5a:	e7eb      	b.n	800ce34 <_printf_i+0x204>
 800ce5c:	2500      	movs	r5, #0
 800ce5e:	f104 0619 	add.w	r6, r4, #25
 800ce62:	e7f5      	b.n	800ce50 <_printf_i+0x220>
 800ce64:	0800d819 	.word	0x0800d819
 800ce68:	0800d82a 	.word	0x0800d82a

0800ce6c <__sflush_r>:
 800ce6c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ce70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce74:	0716      	lsls	r6, r2, #28
 800ce76:	4605      	mov	r5, r0
 800ce78:	460c      	mov	r4, r1
 800ce7a:	d454      	bmi.n	800cf26 <__sflush_r+0xba>
 800ce7c:	684b      	ldr	r3, [r1, #4]
 800ce7e:	2b00      	cmp	r3, #0
 800ce80:	dc02      	bgt.n	800ce88 <__sflush_r+0x1c>
 800ce82:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ce84:	2b00      	cmp	r3, #0
 800ce86:	dd48      	ble.n	800cf1a <__sflush_r+0xae>
 800ce88:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ce8a:	2e00      	cmp	r6, #0
 800ce8c:	d045      	beq.n	800cf1a <__sflush_r+0xae>
 800ce8e:	2300      	movs	r3, #0
 800ce90:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ce94:	682f      	ldr	r7, [r5, #0]
 800ce96:	6a21      	ldr	r1, [r4, #32]
 800ce98:	602b      	str	r3, [r5, #0]
 800ce9a:	d030      	beq.n	800cefe <__sflush_r+0x92>
 800ce9c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ce9e:	89a3      	ldrh	r3, [r4, #12]
 800cea0:	0759      	lsls	r1, r3, #29
 800cea2:	d505      	bpl.n	800ceb0 <__sflush_r+0x44>
 800cea4:	6863      	ldr	r3, [r4, #4]
 800cea6:	1ad2      	subs	r2, r2, r3
 800cea8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ceaa:	b10b      	cbz	r3, 800ceb0 <__sflush_r+0x44>
 800ceac:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ceae:	1ad2      	subs	r2, r2, r3
 800ceb0:	2300      	movs	r3, #0
 800ceb2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ceb4:	6a21      	ldr	r1, [r4, #32]
 800ceb6:	4628      	mov	r0, r5
 800ceb8:	47b0      	blx	r6
 800ceba:	1c43      	adds	r3, r0, #1
 800cebc:	89a3      	ldrh	r3, [r4, #12]
 800cebe:	d106      	bne.n	800cece <__sflush_r+0x62>
 800cec0:	6829      	ldr	r1, [r5, #0]
 800cec2:	291d      	cmp	r1, #29
 800cec4:	d82b      	bhi.n	800cf1e <__sflush_r+0xb2>
 800cec6:	4a2a      	ldr	r2, [pc, #168]	@ (800cf70 <__sflush_r+0x104>)
 800cec8:	40ca      	lsrs	r2, r1
 800ceca:	07d6      	lsls	r6, r2, #31
 800cecc:	d527      	bpl.n	800cf1e <__sflush_r+0xb2>
 800cece:	2200      	movs	r2, #0
 800ced0:	6062      	str	r2, [r4, #4]
 800ced2:	04d9      	lsls	r1, r3, #19
 800ced4:	6922      	ldr	r2, [r4, #16]
 800ced6:	6022      	str	r2, [r4, #0]
 800ced8:	d504      	bpl.n	800cee4 <__sflush_r+0x78>
 800ceda:	1c42      	adds	r2, r0, #1
 800cedc:	d101      	bne.n	800cee2 <__sflush_r+0x76>
 800cede:	682b      	ldr	r3, [r5, #0]
 800cee0:	b903      	cbnz	r3, 800cee4 <__sflush_r+0x78>
 800cee2:	6560      	str	r0, [r4, #84]	@ 0x54
 800cee4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cee6:	602f      	str	r7, [r5, #0]
 800cee8:	b1b9      	cbz	r1, 800cf1a <__sflush_r+0xae>
 800ceea:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ceee:	4299      	cmp	r1, r3
 800cef0:	d002      	beq.n	800cef8 <__sflush_r+0x8c>
 800cef2:	4628      	mov	r0, r5
 800cef4:	f000 fa6c 	bl	800d3d0 <_free_r>
 800cef8:	2300      	movs	r3, #0
 800cefa:	6363      	str	r3, [r4, #52]	@ 0x34
 800cefc:	e00d      	b.n	800cf1a <__sflush_r+0xae>
 800cefe:	2301      	movs	r3, #1
 800cf00:	4628      	mov	r0, r5
 800cf02:	47b0      	blx	r6
 800cf04:	4602      	mov	r2, r0
 800cf06:	1c50      	adds	r0, r2, #1
 800cf08:	d1c9      	bne.n	800ce9e <__sflush_r+0x32>
 800cf0a:	682b      	ldr	r3, [r5, #0]
 800cf0c:	2b00      	cmp	r3, #0
 800cf0e:	d0c6      	beq.n	800ce9e <__sflush_r+0x32>
 800cf10:	2b1d      	cmp	r3, #29
 800cf12:	d001      	beq.n	800cf18 <__sflush_r+0xac>
 800cf14:	2b16      	cmp	r3, #22
 800cf16:	d11e      	bne.n	800cf56 <__sflush_r+0xea>
 800cf18:	602f      	str	r7, [r5, #0]
 800cf1a:	2000      	movs	r0, #0
 800cf1c:	e022      	b.n	800cf64 <__sflush_r+0xf8>
 800cf1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cf22:	b21b      	sxth	r3, r3
 800cf24:	e01b      	b.n	800cf5e <__sflush_r+0xf2>
 800cf26:	690f      	ldr	r7, [r1, #16]
 800cf28:	2f00      	cmp	r7, #0
 800cf2a:	d0f6      	beq.n	800cf1a <__sflush_r+0xae>
 800cf2c:	0793      	lsls	r3, r2, #30
 800cf2e:	680e      	ldr	r6, [r1, #0]
 800cf30:	bf08      	it	eq
 800cf32:	694b      	ldreq	r3, [r1, #20]
 800cf34:	600f      	str	r7, [r1, #0]
 800cf36:	bf18      	it	ne
 800cf38:	2300      	movne	r3, #0
 800cf3a:	eba6 0807 	sub.w	r8, r6, r7
 800cf3e:	608b      	str	r3, [r1, #8]
 800cf40:	f1b8 0f00 	cmp.w	r8, #0
 800cf44:	dde9      	ble.n	800cf1a <__sflush_r+0xae>
 800cf46:	6a21      	ldr	r1, [r4, #32]
 800cf48:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800cf4a:	4643      	mov	r3, r8
 800cf4c:	463a      	mov	r2, r7
 800cf4e:	4628      	mov	r0, r5
 800cf50:	47b0      	blx	r6
 800cf52:	2800      	cmp	r0, #0
 800cf54:	dc08      	bgt.n	800cf68 <__sflush_r+0xfc>
 800cf56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cf5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cf5e:	81a3      	strh	r3, [r4, #12]
 800cf60:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cf64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cf68:	4407      	add	r7, r0
 800cf6a:	eba8 0800 	sub.w	r8, r8, r0
 800cf6e:	e7e7      	b.n	800cf40 <__sflush_r+0xd4>
 800cf70:	20400001 	.word	0x20400001

0800cf74 <_fflush_r>:
 800cf74:	b538      	push	{r3, r4, r5, lr}
 800cf76:	690b      	ldr	r3, [r1, #16]
 800cf78:	4605      	mov	r5, r0
 800cf7a:	460c      	mov	r4, r1
 800cf7c:	b913      	cbnz	r3, 800cf84 <_fflush_r+0x10>
 800cf7e:	2500      	movs	r5, #0
 800cf80:	4628      	mov	r0, r5
 800cf82:	bd38      	pop	{r3, r4, r5, pc}
 800cf84:	b118      	cbz	r0, 800cf8e <_fflush_r+0x1a>
 800cf86:	6a03      	ldr	r3, [r0, #32]
 800cf88:	b90b      	cbnz	r3, 800cf8e <_fflush_r+0x1a>
 800cf8a:	f7ff f9bf 	bl	800c30c <__sinit>
 800cf8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cf92:	2b00      	cmp	r3, #0
 800cf94:	d0f3      	beq.n	800cf7e <_fflush_r+0xa>
 800cf96:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800cf98:	07d0      	lsls	r0, r2, #31
 800cf9a:	d404      	bmi.n	800cfa6 <_fflush_r+0x32>
 800cf9c:	0599      	lsls	r1, r3, #22
 800cf9e:	d402      	bmi.n	800cfa6 <_fflush_r+0x32>
 800cfa0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cfa2:	f7ff fa8c 	bl	800c4be <__retarget_lock_acquire_recursive>
 800cfa6:	4628      	mov	r0, r5
 800cfa8:	4621      	mov	r1, r4
 800cfaa:	f7ff ff5f 	bl	800ce6c <__sflush_r>
 800cfae:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800cfb0:	07da      	lsls	r2, r3, #31
 800cfb2:	4605      	mov	r5, r0
 800cfb4:	d4e4      	bmi.n	800cf80 <_fflush_r+0xc>
 800cfb6:	89a3      	ldrh	r3, [r4, #12]
 800cfb8:	059b      	lsls	r3, r3, #22
 800cfba:	d4e1      	bmi.n	800cf80 <_fflush_r+0xc>
 800cfbc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cfbe:	f7ff fa7f 	bl	800c4c0 <__retarget_lock_release_recursive>
 800cfc2:	e7dd      	b.n	800cf80 <_fflush_r+0xc>

0800cfc4 <__malloc_lock>:
 800cfc4:	4801      	ldr	r0, [pc, #4]	@ (800cfcc <__malloc_lock+0x8>)
 800cfc6:	f7ff ba7a 	b.w	800c4be <__retarget_lock_acquire_recursive>
 800cfca:	bf00      	nop
 800cfcc:	24004fec 	.word	0x24004fec

0800cfd0 <__malloc_unlock>:
 800cfd0:	4801      	ldr	r0, [pc, #4]	@ (800cfd8 <__malloc_unlock+0x8>)
 800cfd2:	f7ff ba75 	b.w	800c4c0 <__retarget_lock_release_recursive>
 800cfd6:	bf00      	nop
 800cfd8:	24004fec 	.word	0x24004fec

0800cfdc <__sread>:
 800cfdc:	b510      	push	{r4, lr}
 800cfde:	460c      	mov	r4, r1
 800cfe0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cfe4:	f000 f99e 	bl	800d324 <_read_r>
 800cfe8:	2800      	cmp	r0, #0
 800cfea:	bfab      	itete	ge
 800cfec:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800cfee:	89a3      	ldrhlt	r3, [r4, #12]
 800cff0:	181b      	addge	r3, r3, r0
 800cff2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800cff6:	bfac      	ite	ge
 800cff8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800cffa:	81a3      	strhlt	r3, [r4, #12]
 800cffc:	bd10      	pop	{r4, pc}

0800cffe <__swrite>:
 800cffe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d002:	461f      	mov	r7, r3
 800d004:	898b      	ldrh	r3, [r1, #12]
 800d006:	05db      	lsls	r3, r3, #23
 800d008:	4605      	mov	r5, r0
 800d00a:	460c      	mov	r4, r1
 800d00c:	4616      	mov	r6, r2
 800d00e:	d505      	bpl.n	800d01c <__swrite+0x1e>
 800d010:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d014:	2302      	movs	r3, #2
 800d016:	2200      	movs	r2, #0
 800d018:	f000 f972 	bl	800d300 <_lseek_r>
 800d01c:	89a3      	ldrh	r3, [r4, #12]
 800d01e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d022:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d026:	81a3      	strh	r3, [r4, #12]
 800d028:	4632      	mov	r2, r6
 800d02a:	463b      	mov	r3, r7
 800d02c:	4628      	mov	r0, r5
 800d02e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d032:	f000 b999 	b.w	800d368 <_write_r>

0800d036 <__sseek>:
 800d036:	b510      	push	{r4, lr}
 800d038:	460c      	mov	r4, r1
 800d03a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d03e:	f000 f95f 	bl	800d300 <_lseek_r>
 800d042:	1c43      	adds	r3, r0, #1
 800d044:	89a3      	ldrh	r3, [r4, #12]
 800d046:	bf15      	itete	ne
 800d048:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d04a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d04e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d052:	81a3      	strheq	r3, [r4, #12]
 800d054:	bf18      	it	ne
 800d056:	81a3      	strhne	r3, [r4, #12]
 800d058:	bd10      	pop	{r4, pc}

0800d05a <__sclose>:
 800d05a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d05e:	f000 b995 	b.w	800d38c <_close_r>

0800d062 <_realloc_r>:
 800d062:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d066:	4607      	mov	r7, r0
 800d068:	4614      	mov	r4, r2
 800d06a:	460d      	mov	r5, r1
 800d06c:	b921      	cbnz	r1, 800d078 <_realloc_r+0x16>
 800d06e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d072:	4611      	mov	r1, r2
 800d074:	f7ff bcee 	b.w	800ca54 <_malloc_r>
 800d078:	b92a      	cbnz	r2, 800d086 <_realloc_r+0x24>
 800d07a:	f000 f9a9 	bl	800d3d0 <_free_r>
 800d07e:	4625      	mov	r5, r4
 800d080:	4628      	mov	r0, r5
 800d082:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d086:	f000 f9ed 	bl	800d464 <_malloc_usable_size_r>
 800d08a:	4284      	cmp	r4, r0
 800d08c:	4606      	mov	r6, r0
 800d08e:	d802      	bhi.n	800d096 <_realloc_r+0x34>
 800d090:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d094:	d8f4      	bhi.n	800d080 <_realloc_r+0x1e>
 800d096:	4621      	mov	r1, r4
 800d098:	4638      	mov	r0, r7
 800d09a:	f7ff fcdb 	bl	800ca54 <_malloc_r>
 800d09e:	4680      	mov	r8, r0
 800d0a0:	b908      	cbnz	r0, 800d0a6 <_realloc_r+0x44>
 800d0a2:	4645      	mov	r5, r8
 800d0a4:	e7ec      	b.n	800d080 <_realloc_r+0x1e>
 800d0a6:	42b4      	cmp	r4, r6
 800d0a8:	4622      	mov	r2, r4
 800d0aa:	4629      	mov	r1, r5
 800d0ac:	bf28      	it	cs
 800d0ae:	4632      	movcs	r2, r6
 800d0b0:	f7ff fa07 	bl	800c4c2 <memcpy>
 800d0b4:	4629      	mov	r1, r5
 800d0b6:	4638      	mov	r0, r7
 800d0b8:	f000 f98a 	bl	800d3d0 <_free_r>
 800d0bc:	e7f1      	b.n	800d0a2 <_realloc_r+0x40>

0800d0be <__swbuf_r>:
 800d0be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d0c0:	460e      	mov	r6, r1
 800d0c2:	4614      	mov	r4, r2
 800d0c4:	4605      	mov	r5, r0
 800d0c6:	b118      	cbz	r0, 800d0d0 <__swbuf_r+0x12>
 800d0c8:	6a03      	ldr	r3, [r0, #32]
 800d0ca:	b90b      	cbnz	r3, 800d0d0 <__swbuf_r+0x12>
 800d0cc:	f7ff f91e 	bl	800c30c <__sinit>
 800d0d0:	69a3      	ldr	r3, [r4, #24]
 800d0d2:	60a3      	str	r3, [r4, #8]
 800d0d4:	89a3      	ldrh	r3, [r4, #12]
 800d0d6:	071a      	lsls	r2, r3, #28
 800d0d8:	d501      	bpl.n	800d0de <__swbuf_r+0x20>
 800d0da:	6923      	ldr	r3, [r4, #16]
 800d0dc:	b943      	cbnz	r3, 800d0f0 <__swbuf_r+0x32>
 800d0de:	4621      	mov	r1, r4
 800d0e0:	4628      	mov	r0, r5
 800d0e2:	f000 f82b 	bl	800d13c <__swsetup_r>
 800d0e6:	b118      	cbz	r0, 800d0f0 <__swbuf_r+0x32>
 800d0e8:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800d0ec:	4638      	mov	r0, r7
 800d0ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d0f0:	6823      	ldr	r3, [r4, #0]
 800d0f2:	6922      	ldr	r2, [r4, #16]
 800d0f4:	1a98      	subs	r0, r3, r2
 800d0f6:	6963      	ldr	r3, [r4, #20]
 800d0f8:	b2f6      	uxtb	r6, r6
 800d0fa:	4283      	cmp	r3, r0
 800d0fc:	4637      	mov	r7, r6
 800d0fe:	dc05      	bgt.n	800d10c <__swbuf_r+0x4e>
 800d100:	4621      	mov	r1, r4
 800d102:	4628      	mov	r0, r5
 800d104:	f7ff ff36 	bl	800cf74 <_fflush_r>
 800d108:	2800      	cmp	r0, #0
 800d10a:	d1ed      	bne.n	800d0e8 <__swbuf_r+0x2a>
 800d10c:	68a3      	ldr	r3, [r4, #8]
 800d10e:	3b01      	subs	r3, #1
 800d110:	60a3      	str	r3, [r4, #8]
 800d112:	6823      	ldr	r3, [r4, #0]
 800d114:	1c5a      	adds	r2, r3, #1
 800d116:	6022      	str	r2, [r4, #0]
 800d118:	701e      	strb	r6, [r3, #0]
 800d11a:	6962      	ldr	r2, [r4, #20]
 800d11c:	1c43      	adds	r3, r0, #1
 800d11e:	429a      	cmp	r2, r3
 800d120:	d004      	beq.n	800d12c <__swbuf_r+0x6e>
 800d122:	89a3      	ldrh	r3, [r4, #12]
 800d124:	07db      	lsls	r3, r3, #31
 800d126:	d5e1      	bpl.n	800d0ec <__swbuf_r+0x2e>
 800d128:	2e0a      	cmp	r6, #10
 800d12a:	d1df      	bne.n	800d0ec <__swbuf_r+0x2e>
 800d12c:	4621      	mov	r1, r4
 800d12e:	4628      	mov	r0, r5
 800d130:	f7ff ff20 	bl	800cf74 <_fflush_r>
 800d134:	2800      	cmp	r0, #0
 800d136:	d0d9      	beq.n	800d0ec <__swbuf_r+0x2e>
 800d138:	e7d6      	b.n	800d0e8 <__swbuf_r+0x2a>
	...

0800d13c <__swsetup_r>:
 800d13c:	b538      	push	{r3, r4, r5, lr}
 800d13e:	4b29      	ldr	r3, [pc, #164]	@ (800d1e4 <__swsetup_r+0xa8>)
 800d140:	4605      	mov	r5, r0
 800d142:	6818      	ldr	r0, [r3, #0]
 800d144:	460c      	mov	r4, r1
 800d146:	b118      	cbz	r0, 800d150 <__swsetup_r+0x14>
 800d148:	6a03      	ldr	r3, [r0, #32]
 800d14a:	b90b      	cbnz	r3, 800d150 <__swsetup_r+0x14>
 800d14c:	f7ff f8de 	bl	800c30c <__sinit>
 800d150:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d154:	0719      	lsls	r1, r3, #28
 800d156:	d422      	bmi.n	800d19e <__swsetup_r+0x62>
 800d158:	06da      	lsls	r2, r3, #27
 800d15a:	d407      	bmi.n	800d16c <__swsetup_r+0x30>
 800d15c:	2209      	movs	r2, #9
 800d15e:	602a      	str	r2, [r5, #0]
 800d160:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d164:	81a3      	strh	r3, [r4, #12]
 800d166:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d16a:	e033      	b.n	800d1d4 <__swsetup_r+0x98>
 800d16c:	0758      	lsls	r0, r3, #29
 800d16e:	d512      	bpl.n	800d196 <__swsetup_r+0x5a>
 800d170:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d172:	b141      	cbz	r1, 800d186 <__swsetup_r+0x4a>
 800d174:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d178:	4299      	cmp	r1, r3
 800d17a:	d002      	beq.n	800d182 <__swsetup_r+0x46>
 800d17c:	4628      	mov	r0, r5
 800d17e:	f000 f927 	bl	800d3d0 <_free_r>
 800d182:	2300      	movs	r3, #0
 800d184:	6363      	str	r3, [r4, #52]	@ 0x34
 800d186:	89a3      	ldrh	r3, [r4, #12]
 800d188:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d18c:	81a3      	strh	r3, [r4, #12]
 800d18e:	2300      	movs	r3, #0
 800d190:	6063      	str	r3, [r4, #4]
 800d192:	6923      	ldr	r3, [r4, #16]
 800d194:	6023      	str	r3, [r4, #0]
 800d196:	89a3      	ldrh	r3, [r4, #12]
 800d198:	f043 0308 	orr.w	r3, r3, #8
 800d19c:	81a3      	strh	r3, [r4, #12]
 800d19e:	6923      	ldr	r3, [r4, #16]
 800d1a0:	b94b      	cbnz	r3, 800d1b6 <__swsetup_r+0x7a>
 800d1a2:	89a3      	ldrh	r3, [r4, #12]
 800d1a4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d1a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d1ac:	d003      	beq.n	800d1b6 <__swsetup_r+0x7a>
 800d1ae:	4621      	mov	r1, r4
 800d1b0:	4628      	mov	r0, r5
 800d1b2:	f000 f83f 	bl	800d234 <__smakebuf_r>
 800d1b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d1ba:	f013 0201 	ands.w	r2, r3, #1
 800d1be:	d00a      	beq.n	800d1d6 <__swsetup_r+0x9a>
 800d1c0:	2200      	movs	r2, #0
 800d1c2:	60a2      	str	r2, [r4, #8]
 800d1c4:	6962      	ldr	r2, [r4, #20]
 800d1c6:	4252      	negs	r2, r2
 800d1c8:	61a2      	str	r2, [r4, #24]
 800d1ca:	6922      	ldr	r2, [r4, #16]
 800d1cc:	b942      	cbnz	r2, 800d1e0 <__swsetup_r+0xa4>
 800d1ce:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d1d2:	d1c5      	bne.n	800d160 <__swsetup_r+0x24>
 800d1d4:	bd38      	pop	{r3, r4, r5, pc}
 800d1d6:	0799      	lsls	r1, r3, #30
 800d1d8:	bf58      	it	pl
 800d1da:	6962      	ldrpl	r2, [r4, #20]
 800d1dc:	60a2      	str	r2, [r4, #8]
 800d1de:	e7f4      	b.n	800d1ca <__swsetup_r+0x8e>
 800d1e0:	2000      	movs	r0, #0
 800d1e2:	e7f7      	b.n	800d1d4 <__swsetup_r+0x98>
 800d1e4:	2400003c 	.word	0x2400003c

0800d1e8 <__swhatbuf_r>:
 800d1e8:	b570      	push	{r4, r5, r6, lr}
 800d1ea:	460c      	mov	r4, r1
 800d1ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d1f0:	2900      	cmp	r1, #0
 800d1f2:	b096      	sub	sp, #88	@ 0x58
 800d1f4:	4615      	mov	r5, r2
 800d1f6:	461e      	mov	r6, r3
 800d1f8:	da0d      	bge.n	800d216 <__swhatbuf_r+0x2e>
 800d1fa:	89a3      	ldrh	r3, [r4, #12]
 800d1fc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d200:	f04f 0100 	mov.w	r1, #0
 800d204:	bf14      	ite	ne
 800d206:	2340      	movne	r3, #64	@ 0x40
 800d208:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d20c:	2000      	movs	r0, #0
 800d20e:	6031      	str	r1, [r6, #0]
 800d210:	602b      	str	r3, [r5, #0]
 800d212:	b016      	add	sp, #88	@ 0x58
 800d214:	bd70      	pop	{r4, r5, r6, pc}
 800d216:	466a      	mov	r2, sp
 800d218:	f000 f8c8 	bl	800d3ac <_fstat_r>
 800d21c:	2800      	cmp	r0, #0
 800d21e:	dbec      	blt.n	800d1fa <__swhatbuf_r+0x12>
 800d220:	9901      	ldr	r1, [sp, #4]
 800d222:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d226:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d22a:	4259      	negs	r1, r3
 800d22c:	4159      	adcs	r1, r3
 800d22e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d232:	e7eb      	b.n	800d20c <__swhatbuf_r+0x24>

0800d234 <__smakebuf_r>:
 800d234:	898b      	ldrh	r3, [r1, #12]
 800d236:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d238:	079d      	lsls	r5, r3, #30
 800d23a:	4606      	mov	r6, r0
 800d23c:	460c      	mov	r4, r1
 800d23e:	d507      	bpl.n	800d250 <__smakebuf_r+0x1c>
 800d240:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d244:	6023      	str	r3, [r4, #0]
 800d246:	6123      	str	r3, [r4, #16]
 800d248:	2301      	movs	r3, #1
 800d24a:	6163      	str	r3, [r4, #20]
 800d24c:	b003      	add	sp, #12
 800d24e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d250:	ab01      	add	r3, sp, #4
 800d252:	466a      	mov	r2, sp
 800d254:	f7ff ffc8 	bl	800d1e8 <__swhatbuf_r>
 800d258:	9f00      	ldr	r7, [sp, #0]
 800d25a:	4605      	mov	r5, r0
 800d25c:	4639      	mov	r1, r7
 800d25e:	4630      	mov	r0, r6
 800d260:	f7ff fbf8 	bl	800ca54 <_malloc_r>
 800d264:	b948      	cbnz	r0, 800d27a <__smakebuf_r+0x46>
 800d266:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d26a:	059a      	lsls	r2, r3, #22
 800d26c:	d4ee      	bmi.n	800d24c <__smakebuf_r+0x18>
 800d26e:	f023 0303 	bic.w	r3, r3, #3
 800d272:	f043 0302 	orr.w	r3, r3, #2
 800d276:	81a3      	strh	r3, [r4, #12]
 800d278:	e7e2      	b.n	800d240 <__smakebuf_r+0xc>
 800d27a:	89a3      	ldrh	r3, [r4, #12]
 800d27c:	6020      	str	r0, [r4, #0]
 800d27e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d282:	81a3      	strh	r3, [r4, #12]
 800d284:	9b01      	ldr	r3, [sp, #4]
 800d286:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d28a:	b15b      	cbz	r3, 800d2a4 <__smakebuf_r+0x70>
 800d28c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d290:	4630      	mov	r0, r6
 800d292:	f000 f825 	bl	800d2e0 <_isatty_r>
 800d296:	b128      	cbz	r0, 800d2a4 <__smakebuf_r+0x70>
 800d298:	89a3      	ldrh	r3, [r4, #12]
 800d29a:	f023 0303 	bic.w	r3, r3, #3
 800d29e:	f043 0301 	orr.w	r3, r3, #1
 800d2a2:	81a3      	strh	r3, [r4, #12]
 800d2a4:	89a3      	ldrh	r3, [r4, #12]
 800d2a6:	431d      	orrs	r5, r3
 800d2a8:	81a5      	strh	r5, [r4, #12]
 800d2aa:	e7cf      	b.n	800d24c <__smakebuf_r+0x18>

0800d2ac <memmove>:
 800d2ac:	4288      	cmp	r0, r1
 800d2ae:	b510      	push	{r4, lr}
 800d2b0:	eb01 0402 	add.w	r4, r1, r2
 800d2b4:	d902      	bls.n	800d2bc <memmove+0x10>
 800d2b6:	4284      	cmp	r4, r0
 800d2b8:	4623      	mov	r3, r4
 800d2ba:	d807      	bhi.n	800d2cc <memmove+0x20>
 800d2bc:	1e43      	subs	r3, r0, #1
 800d2be:	42a1      	cmp	r1, r4
 800d2c0:	d008      	beq.n	800d2d4 <memmove+0x28>
 800d2c2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d2c6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d2ca:	e7f8      	b.n	800d2be <memmove+0x12>
 800d2cc:	4402      	add	r2, r0
 800d2ce:	4601      	mov	r1, r0
 800d2d0:	428a      	cmp	r2, r1
 800d2d2:	d100      	bne.n	800d2d6 <memmove+0x2a>
 800d2d4:	bd10      	pop	{r4, pc}
 800d2d6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d2da:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d2de:	e7f7      	b.n	800d2d0 <memmove+0x24>

0800d2e0 <_isatty_r>:
 800d2e0:	b538      	push	{r3, r4, r5, lr}
 800d2e2:	4d06      	ldr	r5, [pc, #24]	@ (800d2fc <_isatty_r+0x1c>)
 800d2e4:	2300      	movs	r3, #0
 800d2e6:	4604      	mov	r4, r0
 800d2e8:	4608      	mov	r0, r1
 800d2ea:	602b      	str	r3, [r5, #0]
 800d2ec:	f7f4 fd59 	bl	8001da2 <_isatty>
 800d2f0:	1c43      	adds	r3, r0, #1
 800d2f2:	d102      	bne.n	800d2fa <_isatty_r+0x1a>
 800d2f4:	682b      	ldr	r3, [r5, #0]
 800d2f6:	b103      	cbz	r3, 800d2fa <_isatty_r+0x1a>
 800d2f8:	6023      	str	r3, [r4, #0]
 800d2fa:	bd38      	pop	{r3, r4, r5, pc}
 800d2fc:	24004ff8 	.word	0x24004ff8

0800d300 <_lseek_r>:
 800d300:	b538      	push	{r3, r4, r5, lr}
 800d302:	4d07      	ldr	r5, [pc, #28]	@ (800d320 <_lseek_r+0x20>)
 800d304:	4604      	mov	r4, r0
 800d306:	4608      	mov	r0, r1
 800d308:	4611      	mov	r1, r2
 800d30a:	2200      	movs	r2, #0
 800d30c:	602a      	str	r2, [r5, #0]
 800d30e:	461a      	mov	r2, r3
 800d310:	f7f4 fd52 	bl	8001db8 <_lseek>
 800d314:	1c43      	adds	r3, r0, #1
 800d316:	d102      	bne.n	800d31e <_lseek_r+0x1e>
 800d318:	682b      	ldr	r3, [r5, #0]
 800d31a:	b103      	cbz	r3, 800d31e <_lseek_r+0x1e>
 800d31c:	6023      	str	r3, [r4, #0]
 800d31e:	bd38      	pop	{r3, r4, r5, pc}
 800d320:	24004ff8 	.word	0x24004ff8

0800d324 <_read_r>:
 800d324:	b538      	push	{r3, r4, r5, lr}
 800d326:	4d07      	ldr	r5, [pc, #28]	@ (800d344 <_read_r+0x20>)
 800d328:	4604      	mov	r4, r0
 800d32a:	4608      	mov	r0, r1
 800d32c:	4611      	mov	r1, r2
 800d32e:	2200      	movs	r2, #0
 800d330:	602a      	str	r2, [r5, #0]
 800d332:	461a      	mov	r2, r3
 800d334:	f7f4 fce0 	bl	8001cf8 <_read>
 800d338:	1c43      	adds	r3, r0, #1
 800d33a:	d102      	bne.n	800d342 <_read_r+0x1e>
 800d33c:	682b      	ldr	r3, [r5, #0]
 800d33e:	b103      	cbz	r3, 800d342 <_read_r+0x1e>
 800d340:	6023      	str	r3, [r4, #0]
 800d342:	bd38      	pop	{r3, r4, r5, pc}
 800d344:	24004ff8 	.word	0x24004ff8

0800d348 <_sbrk_r>:
 800d348:	b538      	push	{r3, r4, r5, lr}
 800d34a:	4d06      	ldr	r5, [pc, #24]	@ (800d364 <_sbrk_r+0x1c>)
 800d34c:	2300      	movs	r3, #0
 800d34e:	4604      	mov	r4, r0
 800d350:	4608      	mov	r0, r1
 800d352:	602b      	str	r3, [r5, #0]
 800d354:	f7f4 fd3e 	bl	8001dd4 <_sbrk>
 800d358:	1c43      	adds	r3, r0, #1
 800d35a:	d102      	bne.n	800d362 <_sbrk_r+0x1a>
 800d35c:	682b      	ldr	r3, [r5, #0]
 800d35e:	b103      	cbz	r3, 800d362 <_sbrk_r+0x1a>
 800d360:	6023      	str	r3, [r4, #0]
 800d362:	bd38      	pop	{r3, r4, r5, pc}
 800d364:	24004ff8 	.word	0x24004ff8

0800d368 <_write_r>:
 800d368:	b538      	push	{r3, r4, r5, lr}
 800d36a:	4d07      	ldr	r5, [pc, #28]	@ (800d388 <_write_r+0x20>)
 800d36c:	4604      	mov	r4, r0
 800d36e:	4608      	mov	r0, r1
 800d370:	4611      	mov	r1, r2
 800d372:	2200      	movs	r2, #0
 800d374:	602a      	str	r2, [r5, #0]
 800d376:	461a      	mov	r2, r3
 800d378:	f7f4 fcdb 	bl	8001d32 <_write>
 800d37c:	1c43      	adds	r3, r0, #1
 800d37e:	d102      	bne.n	800d386 <_write_r+0x1e>
 800d380:	682b      	ldr	r3, [r5, #0]
 800d382:	b103      	cbz	r3, 800d386 <_write_r+0x1e>
 800d384:	6023      	str	r3, [r4, #0]
 800d386:	bd38      	pop	{r3, r4, r5, pc}
 800d388:	24004ff8 	.word	0x24004ff8

0800d38c <_close_r>:
 800d38c:	b538      	push	{r3, r4, r5, lr}
 800d38e:	4d06      	ldr	r5, [pc, #24]	@ (800d3a8 <_close_r+0x1c>)
 800d390:	2300      	movs	r3, #0
 800d392:	4604      	mov	r4, r0
 800d394:	4608      	mov	r0, r1
 800d396:	602b      	str	r3, [r5, #0]
 800d398:	f7f4 fce7 	bl	8001d6a <_close>
 800d39c:	1c43      	adds	r3, r0, #1
 800d39e:	d102      	bne.n	800d3a6 <_close_r+0x1a>
 800d3a0:	682b      	ldr	r3, [r5, #0]
 800d3a2:	b103      	cbz	r3, 800d3a6 <_close_r+0x1a>
 800d3a4:	6023      	str	r3, [r4, #0]
 800d3a6:	bd38      	pop	{r3, r4, r5, pc}
 800d3a8:	24004ff8 	.word	0x24004ff8

0800d3ac <_fstat_r>:
 800d3ac:	b538      	push	{r3, r4, r5, lr}
 800d3ae:	4d07      	ldr	r5, [pc, #28]	@ (800d3cc <_fstat_r+0x20>)
 800d3b0:	2300      	movs	r3, #0
 800d3b2:	4604      	mov	r4, r0
 800d3b4:	4608      	mov	r0, r1
 800d3b6:	4611      	mov	r1, r2
 800d3b8:	602b      	str	r3, [r5, #0]
 800d3ba:	f7f4 fce2 	bl	8001d82 <_fstat>
 800d3be:	1c43      	adds	r3, r0, #1
 800d3c0:	d102      	bne.n	800d3c8 <_fstat_r+0x1c>
 800d3c2:	682b      	ldr	r3, [r5, #0]
 800d3c4:	b103      	cbz	r3, 800d3c8 <_fstat_r+0x1c>
 800d3c6:	6023      	str	r3, [r4, #0]
 800d3c8:	bd38      	pop	{r3, r4, r5, pc}
 800d3ca:	bf00      	nop
 800d3cc:	24004ff8 	.word	0x24004ff8

0800d3d0 <_free_r>:
 800d3d0:	b538      	push	{r3, r4, r5, lr}
 800d3d2:	4605      	mov	r5, r0
 800d3d4:	2900      	cmp	r1, #0
 800d3d6:	d041      	beq.n	800d45c <_free_r+0x8c>
 800d3d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d3dc:	1f0c      	subs	r4, r1, #4
 800d3de:	2b00      	cmp	r3, #0
 800d3e0:	bfb8      	it	lt
 800d3e2:	18e4      	addlt	r4, r4, r3
 800d3e4:	f7ff fdee 	bl	800cfc4 <__malloc_lock>
 800d3e8:	4a1d      	ldr	r2, [pc, #116]	@ (800d460 <_free_r+0x90>)
 800d3ea:	6813      	ldr	r3, [r2, #0]
 800d3ec:	b933      	cbnz	r3, 800d3fc <_free_r+0x2c>
 800d3ee:	6063      	str	r3, [r4, #4]
 800d3f0:	6014      	str	r4, [r2, #0]
 800d3f2:	4628      	mov	r0, r5
 800d3f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d3f8:	f7ff bdea 	b.w	800cfd0 <__malloc_unlock>
 800d3fc:	42a3      	cmp	r3, r4
 800d3fe:	d908      	bls.n	800d412 <_free_r+0x42>
 800d400:	6820      	ldr	r0, [r4, #0]
 800d402:	1821      	adds	r1, r4, r0
 800d404:	428b      	cmp	r3, r1
 800d406:	bf01      	itttt	eq
 800d408:	6819      	ldreq	r1, [r3, #0]
 800d40a:	685b      	ldreq	r3, [r3, #4]
 800d40c:	1809      	addeq	r1, r1, r0
 800d40e:	6021      	streq	r1, [r4, #0]
 800d410:	e7ed      	b.n	800d3ee <_free_r+0x1e>
 800d412:	461a      	mov	r2, r3
 800d414:	685b      	ldr	r3, [r3, #4]
 800d416:	b10b      	cbz	r3, 800d41c <_free_r+0x4c>
 800d418:	42a3      	cmp	r3, r4
 800d41a:	d9fa      	bls.n	800d412 <_free_r+0x42>
 800d41c:	6811      	ldr	r1, [r2, #0]
 800d41e:	1850      	adds	r0, r2, r1
 800d420:	42a0      	cmp	r0, r4
 800d422:	d10b      	bne.n	800d43c <_free_r+0x6c>
 800d424:	6820      	ldr	r0, [r4, #0]
 800d426:	4401      	add	r1, r0
 800d428:	1850      	adds	r0, r2, r1
 800d42a:	4283      	cmp	r3, r0
 800d42c:	6011      	str	r1, [r2, #0]
 800d42e:	d1e0      	bne.n	800d3f2 <_free_r+0x22>
 800d430:	6818      	ldr	r0, [r3, #0]
 800d432:	685b      	ldr	r3, [r3, #4]
 800d434:	6053      	str	r3, [r2, #4]
 800d436:	4408      	add	r0, r1
 800d438:	6010      	str	r0, [r2, #0]
 800d43a:	e7da      	b.n	800d3f2 <_free_r+0x22>
 800d43c:	d902      	bls.n	800d444 <_free_r+0x74>
 800d43e:	230c      	movs	r3, #12
 800d440:	602b      	str	r3, [r5, #0]
 800d442:	e7d6      	b.n	800d3f2 <_free_r+0x22>
 800d444:	6820      	ldr	r0, [r4, #0]
 800d446:	1821      	adds	r1, r4, r0
 800d448:	428b      	cmp	r3, r1
 800d44a:	bf04      	itt	eq
 800d44c:	6819      	ldreq	r1, [r3, #0]
 800d44e:	685b      	ldreq	r3, [r3, #4]
 800d450:	6063      	str	r3, [r4, #4]
 800d452:	bf04      	itt	eq
 800d454:	1809      	addeq	r1, r1, r0
 800d456:	6021      	streq	r1, [r4, #0]
 800d458:	6054      	str	r4, [r2, #4]
 800d45a:	e7ca      	b.n	800d3f2 <_free_r+0x22>
 800d45c:	bd38      	pop	{r3, r4, r5, pc}
 800d45e:	bf00      	nop
 800d460:	24004ff4 	.word	0x24004ff4

0800d464 <_malloc_usable_size_r>:
 800d464:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d468:	1f18      	subs	r0, r3, #4
 800d46a:	2b00      	cmp	r3, #0
 800d46c:	bfbc      	itt	lt
 800d46e:	580b      	ldrlt	r3, [r1, r0]
 800d470:	18c0      	addlt	r0, r0, r3
 800d472:	4770      	bx	lr

0800d474 <_init>:
 800d474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d476:	bf00      	nop
 800d478:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d47a:	bc08      	pop	{r3}
 800d47c:	469e      	mov	lr, r3
 800d47e:	4770      	bx	lr

0800d480 <_fini>:
 800d480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d482:	bf00      	nop
 800d484:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d486:	bc08      	pop	{r3}
 800d488:	469e      	mov	lr, r3
 800d48a:	4770      	bx	lr
