-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity system_top_module1_packet_detect is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    m0_to_m1_data_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    m0_to_m1_data_empty_n : IN STD_LOGIC;
    m0_to_m1_data_read : OUT STD_LOGIC;
    m0_to_m1_data_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
    m0_to_m1_data_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
    m1_to_m2_data_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    m1_to_m2_data_full_n : IN STD_LOGIC;
    m1_to_m2_data_write : OUT STD_LOGIC;
    m1_to_m2_data_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
    m1_to_m2_data_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
    m1_startOffset_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    m1_startOffset_full_n : IN STD_LOGIC;
    m1_startOffset_write : OUT STD_LOGIC;
    m1_startOffset_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
    m1_startOffset_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read : IN STD_LOGIC_VECTOR (31 downto 0);
    add_loc_c1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    add_loc_c1_full_n : IN STD_LOGIC;
    add_loc_c1_write : OUT STD_LOGIC;
    add_loc_c1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    add_loc_c1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0) );
end;


architecture behav of system_top_module1_packet_detect is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal m1_startOffset_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal add_loc_c1_blk_n : STD_LOGIC;
    signal p_read_2_reg_119 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_ap_start : STD_LOGIC;
    signal grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_ap_done : STD_LOGIC;
    signal grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_ap_idle : STD_LOGIC;
    signal grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_ap_ready : STD_LOGIC;
    signal grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_m0_to_m1_data_read : STD_LOGIC;
    signal grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_m1_to_m2_data_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_m1_to_m2_data_write : STD_LOGIC;
    signal grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_m1_startOffset_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_m1_startOffset_write : STD_LOGIC;
    signal grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_detected_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_detected_out_ap_vld : STD_LOGIC;
    signal grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_startOffset_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_startOffset_out_ap_vld : STD_LOGIC;
    signal grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_block_state4 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component system_top_module1_packet_detect_Pipeline_STREAM_LOOP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m0_to_m1_data_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        m0_to_m1_data_empty_n : IN STD_LOGIC;
        m0_to_m1_data_read : OUT STD_LOGIC;
        m0_to_m1_data_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
        m0_to_m1_data_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
        m1_to_m2_data_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        m1_to_m2_data_full_n : IN STD_LOGIC;
        m1_to_m2_data_write : OUT STD_LOGIC;
        m1_to_m2_data_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        m1_to_m2_data_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        m1_startOffset_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        m1_startOffset_full_n : IN STD_LOGIC;
        m1_startOffset_write : OUT STD_LOGIC;
        m1_startOffset_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        m1_startOffset_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        detected_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        detected_out_ap_vld : OUT STD_LOGIC;
        startOffset_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        startOffset_out_ap_vld : OUT STD_LOGIC );
    end component;



begin
    grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71 : component system_top_module1_packet_detect_Pipeline_STREAM_LOOP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_ap_start,
        ap_done => grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_ap_done,
        ap_idle => grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_ap_idle,
        ap_ready => grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_ap_ready,
        m0_to_m1_data_dout => m0_to_m1_data_dout,
        m0_to_m1_data_empty_n => m0_to_m1_data_empty_n,
        m0_to_m1_data_read => grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_m0_to_m1_data_read,
        m0_to_m1_data_num_data_valid => ap_const_lv7_0,
        m0_to_m1_data_fifo_cap => ap_const_lv7_0,
        m1_to_m2_data_din => grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_m1_to_m2_data_din,
        m1_to_m2_data_full_n => m1_to_m2_data_full_n,
        m1_to_m2_data_write => grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_m1_to_m2_data_write,
        m1_to_m2_data_num_data_valid => m1_to_m2_data_num_data_valid,
        m1_to_m2_data_fifo_cap => m1_to_m2_data_fifo_cap,
        m1_startOffset_din => grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_m1_startOffset_din,
        m1_startOffset_full_n => m1_startOffset_full_n,
        m1_startOffset_write => grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_m1_startOffset_write,
        m1_startOffset_num_data_valid => m1_startOffset_num_data_valid,
        m1_startOffset_fifo_cap => m1_startOffset_fifo_cap,
        p_read => p_read_2_reg_119,
        detected_out => grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_detected_out,
        detected_out_ap_vld => grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_detected_out_ap_vld,
        startOffset_out => grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_startOffset_out,
        startOffset_out_ap_vld => grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_startOffset_out_ap_vld);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_state4) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_ap_ready = ap_const_logic_1)) then 
                    grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                p_read_2_reg_119 <= p_read;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state4, ap_block_state1, grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_ap_done, ap_CS_fsm_state3, ap_block_state4)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_boolean_0 = ap_block_state4) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;

    add_loc_c1_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, add_loc_c1_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            add_loc_c1_blk_n <= add_loc_c1_full_n;
        else 
            add_loc_c1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    add_loc_c1_din <= p_read;

    add_loc_c1_write_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            add_loc_c1_write <= ap_const_logic_1;
        else 
            add_loc_c1_write <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_ap_done)
    begin
        if ((grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state4_blk_assign_proc : process(ap_block_state4)
    begin
        if ((ap_const_boolean_1 = ap_block_state4)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg, add_loc_c1_full_n)
    begin
                ap_block_state1 <= ((ap_const_logic_0 = add_loc_c1_full_n) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0));
    end process;


    ap_block_state4_assign_proc : process(m1_startOffset_full_n, grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_detected_out)
    begin
                ap_block_state4 <= ((grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_detected_out = ap_const_lv1_0) and (m1_startOffset_full_n = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state4, ap_block_state4)
    begin
        if (((ap_const_boolean_0 = ap_block_state4) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (real_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;
    grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_ap_start <= grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_ap_start_reg;

    internal_ap_ready_assign_proc : process(ap_CS_fsm_state4, ap_block_state4)
    begin
        if (((ap_const_boolean_0 = ap_block_state4) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    m0_to_m1_data_read <= grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_m0_to_m1_data_read;

    m1_startOffset_blk_n_assign_proc : process(m1_startOffset_full_n, ap_CS_fsm_state4, grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_detected_out)
    begin
        if (((grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_detected_out = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m1_startOffset_blk_n <= m1_startOffset_full_n;
        else 
            m1_startOffset_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    m1_startOffset_din_assign_proc : process(ap_CS_fsm_state4, grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_m1_startOffset_din, grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_detected_out, grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_startOffset_out, ap_CS_fsm_state3, ap_block_state4)
    begin
        if (((ap_const_boolean_0 = ap_block_state4) and (grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_detected_out = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m1_startOffset_din <= grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_startOffset_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            m1_startOffset_din <= grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_m1_startOffset_din;
        else 
            m1_startOffset_din <= grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_m1_startOffset_din;
        end if; 
    end process;


    m1_startOffset_write_assign_proc : process(ap_CS_fsm_state4, grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_m1_startOffset_write, grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_detected_out, ap_CS_fsm_state3, ap_block_state4)
    begin
        if (((ap_const_boolean_0 = ap_block_state4) and (grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_detected_out = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m1_startOffset_write <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            m1_startOffset_write <= grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_m1_startOffset_write;
        else 
            m1_startOffset_write <= ap_const_logic_0;
        end if; 
    end process;

    m1_to_m2_data_din <= grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_m1_to_m2_data_din;
    m1_to_m2_data_write <= grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71_m1_to_m2_data_write;

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

end behav;
