Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Dec  6 01:40:18 2024
| Host         : Jeans running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1000        
DPIR-1     Warning           Asynchronous driver check      20          
TIMING-16  Warning           Large setup violation          12          
TIMING-18  Warning           Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1023)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2004)
5. checking no_input_delay (12)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1023)
---------------------------
 There are 40 register/latch pins with no clock driven by root clock pin: uart1/baudrate_gen/baud_reg/Q (HIGH)

 There are 903 register/latch pins with no clock driven by root clock pin: uart1/receiver/received_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: uart2/baudrate_gen/baud_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2004)
---------------------------------------------------
 There are 2004 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.517      -38.905                     12                  181        0.224        0.000                      0                  181        4.500        0.000                       0                   115  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.517      -38.905                     12                  181        0.224        0.000                      0                  181        4.500        0.000                       0                   115  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           12  Failing Endpoints,  Worst Slack       -3.517ns,  Total Violation      -38.905ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.517ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.351ns  (logic 5.676ns (42.513%)  route 7.675ns (57.487%))
  Logic Levels:           10  (DSP48E1=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.554     5.075    vga/clk_IBUF_BUFG
    SLICE_X15Y61         FDCE                                         r  vga/v_count_reg_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  vga/v_count_reg_reg[7]_replica/Q
                         net (fo=1, routed)           0.413     5.944    at/ui_painter/v_count_reg_reg[9]_3[7]_repN_alias
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_A[7]_P[2])
                                                      3.841     9.785 r  at/ui_painter/index/P[2]
                         net (fo=621, routed)         1.609    11.393    at/ui_painter/index__0[2]
    SLICE_X12Y64         LUT6 (Prop_lut6_I0_O)        0.124    11.517 f  at/ui_painter/rgb_reg[11]_i_614/O
                         net (fo=7, routed)           1.364    12.881    at/ui_painter/rgb_reg[11]_i_614_n_0
    SLICE_X38Y62         LUT5 (Prop_lut5_I0_O)        0.124    13.005 f  at/ui_painter/rgb_reg[11]_i_534/O
                         net (fo=1, routed)           0.564    13.570    at/ui_painter/rgb_reg[11]_i_534_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I2_O)        0.124    13.694 f  at/ui_painter/rgb_reg[11]_i_270/O
                         net (fo=2, routed)           0.905    14.599    at/ui_painter/rgb_reg[11]_i_270_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I5_O)        0.124    14.723 f  at/ui_painter/rgb_reg[11]_i_122/O
                         net (fo=1, routed)           0.727    15.450    at/ui_painter/rgb_reg[11]_i_122_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I3_O)        0.124    15.574 f  at/ui_painter/rgb_reg[11]_i_48/O
                         net (fo=1, routed)           0.716    16.289    at/ui_painter/rgb_reg[11]_i_48_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I1_O)        0.124    16.413 f  at/ui_painter/rgb_reg[11]_i_18/O
                         net (fo=1, routed)           0.000    16.413    at/ui_painter/rgb_reg[11]_i_18_n_0
    SLICE_X35Y58         MUXF7 (Prop_muxf7_I0_O)      0.212    16.625 f  at/ui_painter/rgb_reg_reg[11]_i_9/O
                         net (fo=1, routed)           0.611    17.236    at/ui_painter/rgb_reg_reg[11]_i_9_n_0
    SLICE_X34Y59         LUT6 (Prop_lut6_I5_O)        0.299    17.535 f  at/ui_painter/rgb_reg[11]_i_4/O
                         net (fo=4, routed)           0.432    17.968    vga/rgb_reg_reg[3]_0
    SLICE_X37Y59         LUT3 (Prop_lut3_I1_O)        0.124    18.092 r  vga/rgb_reg[11]_i_2/O
                         net (fo=4, routed)           0.335    18.426    vga_n_28
    SLICE_X38Y60         FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.433    14.774    clk_IBUF_BUFG
    SLICE_X38Y60         FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X38Y60         FDRE (Setup_fdre_C_D)       -0.016    14.909    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                         -18.426    
  -------------------------------------------------------------------
                         slack                                 -3.517    

Slack (VIOLATED) :        -3.437ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.221ns  (logic 5.676ns (42.931%)  route 7.545ns (57.069%))
  Logic Levels:           10  (DSP48E1=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.554     5.075    vga/clk_IBUF_BUFG
    SLICE_X15Y61         FDCE                                         r  vga/v_count_reg_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  vga/v_count_reg_reg[7]_replica/Q
                         net (fo=1, routed)           0.413     5.944    at/ui_painter/v_count_reg_reg[9]_3[7]_repN_alias
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_A[7]_P[2])
                                                      3.841     9.785 r  at/ui_painter/index/P[2]
                         net (fo=621, routed)         1.609    11.393    at/ui_painter/index__0[2]
    SLICE_X12Y64         LUT6 (Prop_lut6_I0_O)        0.124    11.517 f  at/ui_painter/rgb_reg[11]_i_614/O
                         net (fo=7, routed)           1.364    12.881    at/ui_painter/rgb_reg[11]_i_614_n_0
    SLICE_X38Y62         LUT5 (Prop_lut5_I0_O)        0.124    13.005 f  at/ui_painter/rgb_reg[11]_i_534/O
                         net (fo=1, routed)           0.564    13.570    at/ui_painter/rgb_reg[11]_i_534_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I2_O)        0.124    13.694 f  at/ui_painter/rgb_reg[11]_i_270/O
                         net (fo=2, routed)           0.905    14.599    at/ui_painter/rgb_reg[11]_i_270_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I5_O)        0.124    14.723 f  at/ui_painter/rgb_reg[11]_i_122/O
                         net (fo=1, routed)           0.727    15.450    at/ui_painter/rgb_reg[11]_i_122_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I3_O)        0.124    15.574 f  at/ui_painter/rgb_reg[11]_i_48/O
                         net (fo=1, routed)           0.716    16.289    at/ui_painter/rgb_reg[11]_i_48_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I1_O)        0.124    16.413 f  at/ui_painter/rgb_reg[11]_i_18/O
                         net (fo=1, routed)           0.000    16.413    at/ui_painter/rgb_reg[11]_i_18_n_0
    SLICE_X35Y58         MUXF7 (Prop_muxf7_I0_O)      0.212    16.625 f  at/ui_painter/rgb_reg_reg[11]_i_9/O
                         net (fo=1, routed)           0.611    17.236    at/ui_painter/rgb_reg_reg[11]_i_9_n_0
    SLICE_X34Y59         LUT6 (Prop_lut6_I5_O)        0.299    17.535 f  at/ui_painter/rgb_reg[11]_i_4/O
                         net (fo=4, routed)           0.432    17.968    vga/rgb_reg_reg[3]_0
    SLICE_X37Y59         LUT3 (Prop_lut3_I1_O)        0.124    18.092 r  vga/rgb_reg[11]_i_2/O
                         net (fo=4, routed)           0.205    18.296    vga_n_28
    SLICE_X36Y59         FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.433    14.774    clk_IBUF_BUFG
    SLICE_X36Y59         FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X36Y59         FDRE (Setup_fdre_C_D)       -0.066    14.859    rgb_reg_reg[11]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                         -18.296    
  -------------------------------------------------------------------
                         slack                                 -3.437    

Slack (VIOLATED) :        -3.425ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.221ns  (logic 5.676ns (42.931%)  route 7.545ns (57.069%))
  Logic Levels:           10  (DSP48E1=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.554     5.075    vga/clk_IBUF_BUFG
    SLICE_X15Y61         FDCE                                         r  vga/v_count_reg_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  vga/v_count_reg_reg[7]_replica/Q
                         net (fo=1, routed)           0.413     5.944    at/ui_painter/v_count_reg_reg[9]_3[7]_repN_alias
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_A[7]_P[2])
                                                      3.841     9.785 r  at/ui_painter/index/P[2]
                         net (fo=621, routed)         1.609    11.393    at/ui_painter/index__0[2]
    SLICE_X12Y64         LUT6 (Prop_lut6_I0_O)        0.124    11.517 f  at/ui_painter/rgb_reg[11]_i_614/O
                         net (fo=7, routed)           1.364    12.881    at/ui_painter/rgb_reg[11]_i_614_n_0
    SLICE_X38Y62         LUT5 (Prop_lut5_I0_O)        0.124    13.005 f  at/ui_painter/rgb_reg[11]_i_534/O
                         net (fo=1, routed)           0.564    13.570    at/ui_painter/rgb_reg[11]_i_534_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I2_O)        0.124    13.694 f  at/ui_painter/rgb_reg[11]_i_270/O
                         net (fo=2, routed)           0.905    14.599    at/ui_painter/rgb_reg[11]_i_270_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I5_O)        0.124    14.723 f  at/ui_painter/rgb_reg[11]_i_122/O
                         net (fo=1, routed)           0.727    15.450    at/ui_painter/rgb_reg[11]_i_122_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I3_O)        0.124    15.574 f  at/ui_painter/rgb_reg[11]_i_48/O
                         net (fo=1, routed)           0.716    16.289    at/ui_painter/rgb_reg[11]_i_48_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I1_O)        0.124    16.413 f  at/ui_painter/rgb_reg[11]_i_18/O
                         net (fo=1, routed)           0.000    16.413    at/ui_painter/rgb_reg[11]_i_18_n_0
    SLICE_X35Y58         MUXF7 (Prop_muxf7_I0_O)      0.212    16.625 f  at/ui_painter/rgb_reg_reg[11]_i_9/O
                         net (fo=1, routed)           0.611    17.236    at/ui_painter/rgb_reg_reg[11]_i_9_n_0
    SLICE_X34Y59         LUT6 (Prop_lut6_I5_O)        0.299    17.535 f  at/ui_painter/rgb_reg[11]_i_4/O
                         net (fo=4, routed)           0.432    17.968    vga/rgb_reg_reg[3]_0
    SLICE_X37Y59         LUT3 (Prop_lut3_I1_O)        0.124    18.092 r  vga/rgb_reg[11]_i_2/O
                         net (fo=4, routed)           0.205    18.296    vga_n_28
    SLICE_X36Y59         FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.433    14.774    clk_IBUF_BUFG
    SLICE_X36Y59         FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X36Y59         FDRE (Setup_fdre_C_D)       -0.054    14.871    rgb_reg_reg[11]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                         -18.296    
  -------------------------------------------------------------------
                         slack                                 -3.425    

Slack (VIOLATED) :        -3.276ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.227ns  (logic 5.705ns (43.133%)  route 7.522ns (56.867%))
  Logic Levels:           10  (DSP48E1=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.554     5.075    vga/clk_IBUF_BUFG
    SLICE_X15Y61         FDCE                                         r  vga/v_count_reg_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  vga/v_count_reg_reg[7]_replica/Q
                         net (fo=1, routed)           0.413     5.944    at/ui_painter/v_count_reg_reg[9]_3[7]_repN_alias
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_A[7]_P[2])
                                                      3.841     9.785 r  at/ui_painter/index/P[2]
                         net (fo=621, routed)         1.609    11.393    at/ui_painter/index__0[2]
    SLICE_X12Y64         LUT6 (Prop_lut6_I0_O)        0.124    11.517 f  at/ui_painter/rgb_reg[11]_i_614/O
                         net (fo=7, routed)           1.364    12.881    at/ui_painter/rgb_reg[11]_i_614_n_0
    SLICE_X38Y62         LUT5 (Prop_lut5_I0_O)        0.124    13.005 f  at/ui_painter/rgb_reg[11]_i_534/O
                         net (fo=1, routed)           0.564    13.570    at/ui_painter/rgb_reg[11]_i_534_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I2_O)        0.124    13.694 f  at/ui_painter/rgb_reg[11]_i_270/O
                         net (fo=2, routed)           0.905    14.599    at/ui_painter/rgb_reg[11]_i_270_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I5_O)        0.124    14.723 f  at/ui_painter/rgb_reg[11]_i_122/O
                         net (fo=1, routed)           0.727    15.450    at/ui_painter/rgb_reg[11]_i_122_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I3_O)        0.124    15.574 f  at/ui_painter/rgb_reg[11]_i_48/O
                         net (fo=1, routed)           0.716    16.289    at/ui_painter/rgb_reg[11]_i_48_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I1_O)        0.124    16.413 f  at/ui_painter/rgb_reg[11]_i_18/O
                         net (fo=1, routed)           0.000    16.413    at/ui_painter/rgb_reg[11]_i_18_n_0
    SLICE_X35Y58         MUXF7 (Prop_muxf7_I0_O)      0.212    16.625 f  at/ui_painter/rgb_reg_reg[11]_i_9/O
                         net (fo=1, routed)           0.611    17.236    at/ui_painter/rgb_reg_reg[11]_i_9_n_0
    SLICE_X34Y59         LUT6 (Prop_lut6_I5_O)        0.299    17.535 f  at/ui_painter/rgb_reg[11]_i_4/O
                         net (fo=4, routed)           0.613    18.148    vga/rgb_reg_reg[3]_0
    SLICE_X33Y59         LUT4 (Prop_lut4_I2_O)        0.153    18.301 r  vga/rgb_reg[3]_i_1/O
                         net (fo=2, routed)           0.000    18.301    vga_n_2
    SLICE_X33Y59         FDRE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.433    14.774    clk_IBUF_BUFG
    SLICE_X33Y59         FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X33Y59         FDRE (Setup_fdre_C_D)        0.029    15.026    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -18.301    
  -------------------------------------------------------------------
                         slack                                 -3.276    

Slack (VIOLATED) :        -3.275ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.227ns  (logic 5.705ns (43.133%)  route 7.522ns (56.867%))
  Logic Levels:           10  (DSP48E1=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.554     5.075    vga/clk_IBUF_BUFG
    SLICE_X15Y61         FDCE                                         r  vga/v_count_reg_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  vga/v_count_reg_reg[7]_replica/Q
                         net (fo=1, routed)           0.413     5.944    at/ui_painter/v_count_reg_reg[9]_3[7]_repN_alias
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_A[7]_P[2])
                                                      3.841     9.785 r  at/ui_painter/index/P[2]
                         net (fo=621, routed)         1.609    11.393    at/ui_painter/index__0[2]
    SLICE_X12Y64         LUT6 (Prop_lut6_I0_O)        0.124    11.517 f  at/ui_painter/rgb_reg[11]_i_614/O
                         net (fo=7, routed)           1.364    12.881    at/ui_painter/rgb_reg[11]_i_614_n_0
    SLICE_X38Y62         LUT5 (Prop_lut5_I0_O)        0.124    13.005 f  at/ui_painter/rgb_reg[11]_i_534/O
                         net (fo=1, routed)           0.564    13.570    at/ui_painter/rgb_reg[11]_i_534_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I2_O)        0.124    13.694 f  at/ui_painter/rgb_reg[11]_i_270/O
                         net (fo=2, routed)           0.905    14.599    at/ui_painter/rgb_reg[11]_i_270_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I5_O)        0.124    14.723 f  at/ui_painter/rgb_reg[11]_i_122/O
                         net (fo=1, routed)           0.727    15.450    at/ui_painter/rgb_reg[11]_i_122_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I3_O)        0.124    15.574 f  at/ui_painter/rgb_reg[11]_i_48/O
                         net (fo=1, routed)           0.716    16.289    at/ui_painter/rgb_reg[11]_i_48_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I1_O)        0.124    16.413 f  at/ui_painter/rgb_reg[11]_i_18/O
                         net (fo=1, routed)           0.000    16.413    at/ui_painter/rgb_reg[11]_i_18_n_0
    SLICE_X35Y58         MUXF7 (Prop_muxf7_I0_O)      0.212    16.625 f  at/ui_painter/rgb_reg_reg[11]_i_9/O
                         net (fo=1, routed)           0.611    17.236    at/ui_painter/rgb_reg_reg[11]_i_9_n_0
    SLICE_X34Y59         LUT6 (Prop_lut6_I5_O)        0.299    17.535 f  at/ui_painter/rgb_reg[11]_i_4/O
                         net (fo=4, routed)           0.613    18.148    vga/rgb_reg_reg[3]_0
    SLICE_X33Y59         LUT4 (Prop_lut4_I2_O)        0.153    18.301 r  vga/rgb_reg[3]_i_1/O
                         net (fo=2, routed)           0.000    18.301    vga_n_2
    SLICE_X33Y59         FDRE                                         r  rgb_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.433    14.774    clk_IBUF_BUFG
    SLICE_X33Y59         FDRE                                         r  rgb_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X33Y59         FDRE (Setup_fdre_C_D)        0.030    15.027    rgb_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -18.301    
  -------------------------------------------------------------------
                         slack                                 -3.275    

Slack (VIOLATED) :        -3.272ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.226ns  (logic 5.701ns (43.106%)  route 7.525ns (56.894%))
  Logic Levels:           10  (DSP48E1=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.554     5.075    vga/clk_IBUF_BUFG
    SLICE_X15Y61         FDCE                                         r  vga/v_count_reg_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  vga/v_count_reg_reg[7]_replica/Q
                         net (fo=1, routed)           0.413     5.944    at/ui_painter/v_count_reg_reg[9]_3[7]_repN_alias
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_A[7]_P[2])
                                                      3.841     9.785 r  at/ui_painter/index/P[2]
                         net (fo=621, routed)         1.609    11.393    at/ui_painter/index__0[2]
    SLICE_X12Y64         LUT6 (Prop_lut6_I0_O)        0.124    11.517 r  at/ui_painter/rgb_reg[11]_i_614/O
                         net (fo=7, routed)           1.364    12.881    at/ui_painter/rgb_reg[11]_i_614_n_0
    SLICE_X38Y62         LUT5 (Prop_lut5_I0_O)        0.124    13.005 r  at/ui_painter/rgb_reg[11]_i_534/O
                         net (fo=1, routed)           0.564    13.570    at/ui_painter/rgb_reg[11]_i_534_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I2_O)        0.124    13.694 r  at/ui_painter/rgb_reg[11]_i_270/O
                         net (fo=2, routed)           0.905    14.599    at/ui_painter/rgb_reg[11]_i_270_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I5_O)        0.124    14.723 r  at/ui_painter/rgb_reg[11]_i_122/O
                         net (fo=1, routed)           0.727    15.450    at/ui_painter/rgb_reg[11]_i_122_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I3_O)        0.124    15.574 r  at/ui_painter/rgb_reg[11]_i_48/O
                         net (fo=1, routed)           0.716    16.289    at/ui_painter/rgb_reg[11]_i_48_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I1_O)        0.124    16.413 r  at/ui_painter/rgb_reg[11]_i_18/O
                         net (fo=1, routed)           0.000    16.413    at/ui_painter/rgb_reg[11]_i_18_n_0
    SLICE_X35Y58         MUXF7 (Prop_muxf7_I0_O)      0.212    16.625 r  at/ui_painter/rgb_reg_reg[11]_i_9/O
                         net (fo=1, routed)           0.611    17.236    at/ui_painter/rgb_reg_reg[11]_i_9_n_0
    SLICE_X34Y59         LUT6 (Prop_lut6_I5_O)        0.299    17.535 r  at/ui_painter/rgb_reg[11]_i_4/O
                         net (fo=4, routed)           0.616    18.151    vga/rgb_reg_reg[3]_0
    SLICE_X33Y59         LUT4 (Prop_lut4_I2_O)        0.149    18.300 r  vga/rgb_reg[7]_i_1/O
                         net (fo=2, routed)           0.000    18.300    vga_n_3
    SLICE_X33Y59         FDRE                                         r  rgb_reg_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.433    14.774    clk_IBUF_BUFG
    SLICE_X33Y59         FDRE                                         r  rgb_reg_reg[7]_lopt_replica/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X33Y59         FDRE (Setup_fdre_C_D)        0.032    15.029    rgb_reg_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -18.300    
  -------------------------------------------------------------------
                         slack                                 -3.272    

Slack (VIOLATED) :        -3.271ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.226ns  (logic 5.701ns (43.106%)  route 7.525ns (56.894%))
  Logic Levels:           10  (DSP48E1=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.554     5.075    vga/clk_IBUF_BUFG
    SLICE_X15Y61         FDCE                                         r  vga/v_count_reg_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  vga/v_count_reg_reg[7]_replica/Q
                         net (fo=1, routed)           0.413     5.944    at/ui_painter/v_count_reg_reg[9]_3[7]_repN_alias
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_A[7]_P[2])
                                                      3.841     9.785 r  at/ui_painter/index/P[2]
                         net (fo=621, routed)         1.609    11.393    at/ui_painter/index__0[2]
    SLICE_X12Y64         LUT6 (Prop_lut6_I0_O)        0.124    11.517 r  at/ui_painter/rgb_reg[11]_i_614/O
                         net (fo=7, routed)           1.364    12.881    at/ui_painter/rgb_reg[11]_i_614_n_0
    SLICE_X38Y62         LUT5 (Prop_lut5_I0_O)        0.124    13.005 r  at/ui_painter/rgb_reg[11]_i_534/O
                         net (fo=1, routed)           0.564    13.570    at/ui_painter/rgb_reg[11]_i_534_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I2_O)        0.124    13.694 r  at/ui_painter/rgb_reg[11]_i_270/O
                         net (fo=2, routed)           0.905    14.599    at/ui_painter/rgb_reg[11]_i_270_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I5_O)        0.124    14.723 r  at/ui_painter/rgb_reg[11]_i_122/O
                         net (fo=1, routed)           0.727    15.450    at/ui_painter/rgb_reg[11]_i_122_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I3_O)        0.124    15.574 r  at/ui_painter/rgb_reg[11]_i_48/O
                         net (fo=1, routed)           0.716    16.289    at/ui_painter/rgb_reg[11]_i_48_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I1_O)        0.124    16.413 r  at/ui_painter/rgb_reg[11]_i_18/O
                         net (fo=1, routed)           0.000    16.413    at/ui_painter/rgb_reg[11]_i_18_n_0
    SLICE_X35Y58         MUXF7 (Prop_muxf7_I0_O)      0.212    16.625 r  at/ui_painter/rgb_reg_reg[11]_i_9/O
                         net (fo=1, routed)           0.611    17.236    at/ui_painter/rgb_reg_reg[11]_i_9_n_0
    SLICE_X34Y59         LUT6 (Prop_lut6_I5_O)        0.299    17.535 r  at/ui_painter/rgb_reg[11]_i_4/O
                         net (fo=4, routed)           0.616    18.151    vga/rgb_reg_reg[3]_0
    SLICE_X33Y59         LUT4 (Prop_lut4_I2_O)        0.149    18.300 r  vga/rgb_reg[7]_i_1/O
                         net (fo=2, routed)           0.000    18.300    vga_n_3
    SLICE_X33Y59         FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.433    14.774    clk_IBUF_BUFG
    SLICE_X33Y59         FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X33Y59         FDRE (Setup_fdre_C_D)        0.033    15.030    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -18.300    
  -------------------------------------------------------------------
                         slack                                 -3.271    

Slack (VIOLATED) :        -3.152ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.106ns  (logic 5.701ns (43.499%)  route 7.405ns (56.501%))
  Logic Levels:           10  (DSP48E1=1 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.554     5.075    vga/clk_IBUF_BUFG
    SLICE_X15Y61         FDCE                                         r  vga/v_count_reg_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  vga/v_count_reg_reg[7]_replica/Q
                         net (fo=1, routed)           0.413     5.944    at/ui_painter/v_count_reg_reg[9]_3[7]_repN_alias
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_A[7]_P[16])
                                                      3.841     9.785 r  at/ui_painter/index/P[16]
                         net (fo=384, routed)         1.773    11.557    at/ui_painter/index__0[16]
    SLICE_X6Y65          LUT6 (Prop_lut6_I0_O)        0.124    11.681 f  at/ui_painter/rgb_reg[7]_i_466/O
                         net (fo=11, routed)          0.567    12.248    at/ui_painter/rgb_reg[7]_i_466_n_0
    SLICE_X6Y70          LUT6 (Prop_lut6_I2_O)        0.124    12.372 f  at/ui_painter/rgb_reg[7]_i_356/O
                         net (fo=3, routed)           0.542    12.914    at/ui_painter/rgb_reg[7]_i_356_n_0
    SLICE_X8Y70          LUT6 (Prop_lut6_I5_O)        0.124    13.038 f  at/ui_painter/rgb_reg[7]_i_267/O
                         net (fo=1, routed)           0.500    13.538    at/ui_painter/rgb_reg[7]_i_267_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I2_O)        0.124    13.662 f  at/ui_painter/rgb_reg[7]_i_110/O
                         net (fo=1, routed)           0.985    14.647    at/ui_painter/rgb_reg[7]_i_110_n_0
    SLICE_X11Y59         LUT6 (Prop_lut6_I5_O)        0.124    14.771 f  at/ui_painter/rgb_reg[7]_i_36/O
                         net (fo=1, routed)           1.019    15.789    at/ui_painter/rgb_reg[7]_i_36_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I1_O)        0.124    15.913 f  at/ui_painter/rgb_reg[7]_i_12/O
                         net (fo=1, routed)           0.000    15.913    at/ui_painter/rgb_reg[7]_i_12_n_0
    SLICE_X14Y56         MUXF7 (Prop_muxf7_I1_O)      0.214    16.127 f  at/ui_painter/rgb_reg_reg[7]_i_5/O
                         net (fo=1, routed)           1.009    17.137    at/ui_painter/rgb_reg_reg[7]_i_5_n_0
    SLICE_X29Y59         LUT6 (Prop_lut6_I3_O)        0.297    17.434 f  at/ui_painter/rgb_reg[7]_i_2/O
                         net (fo=4, routed)           0.598    18.032    vga/rgb_reg_reg[3]
    SLICE_X32Y59         LUT4 (Prop_lut4_I1_O)        0.149    18.181 r  vga/rgb_reg[6]_i_1/O
                         net (fo=2, routed)           0.000    18.181    vga_n_4
    SLICE_X32Y59         FDRE                                         r  rgb_reg_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.433    14.774    clk_IBUF_BUFG
    SLICE_X32Y59         FDRE                                         r  rgb_reg_reg[6]_lopt_replica/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X32Y59         FDRE (Setup_fdre_C_D)        0.032    15.029    rgb_reg_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -18.181    
  -------------------------------------------------------------------
                         slack                                 -3.152    

Slack (VIOLATED) :        -3.151ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.106ns  (logic 5.701ns (43.499%)  route 7.405ns (56.501%))
  Logic Levels:           10  (DSP48E1=1 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.554     5.075    vga/clk_IBUF_BUFG
    SLICE_X15Y61         FDCE                                         r  vga/v_count_reg_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  vga/v_count_reg_reg[7]_replica/Q
                         net (fo=1, routed)           0.413     5.944    at/ui_painter/v_count_reg_reg[9]_3[7]_repN_alias
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_A[7]_P[16])
                                                      3.841     9.785 r  at/ui_painter/index/P[16]
                         net (fo=384, routed)         1.773    11.557    at/ui_painter/index__0[16]
    SLICE_X6Y65          LUT6 (Prop_lut6_I0_O)        0.124    11.681 f  at/ui_painter/rgb_reg[7]_i_466/O
                         net (fo=11, routed)          0.567    12.248    at/ui_painter/rgb_reg[7]_i_466_n_0
    SLICE_X6Y70          LUT6 (Prop_lut6_I2_O)        0.124    12.372 f  at/ui_painter/rgb_reg[7]_i_356/O
                         net (fo=3, routed)           0.542    12.914    at/ui_painter/rgb_reg[7]_i_356_n_0
    SLICE_X8Y70          LUT6 (Prop_lut6_I5_O)        0.124    13.038 f  at/ui_painter/rgb_reg[7]_i_267/O
                         net (fo=1, routed)           0.500    13.538    at/ui_painter/rgb_reg[7]_i_267_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I2_O)        0.124    13.662 f  at/ui_painter/rgb_reg[7]_i_110/O
                         net (fo=1, routed)           0.985    14.647    at/ui_painter/rgb_reg[7]_i_110_n_0
    SLICE_X11Y59         LUT6 (Prop_lut6_I5_O)        0.124    14.771 f  at/ui_painter/rgb_reg[7]_i_36/O
                         net (fo=1, routed)           1.019    15.789    at/ui_painter/rgb_reg[7]_i_36_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I1_O)        0.124    15.913 f  at/ui_painter/rgb_reg[7]_i_12/O
                         net (fo=1, routed)           0.000    15.913    at/ui_painter/rgb_reg[7]_i_12_n_0
    SLICE_X14Y56         MUXF7 (Prop_muxf7_I1_O)      0.214    16.127 f  at/ui_painter/rgb_reg_reg[7]_i_5/O
                         net (fo=1, routed)           1.009    17.137    at/ui_painter/rgb_reg_reg[7]_i_5_n_0
    SLICE_X29Y59         LUT6 (Prop_lut6_I3_O)        0.297    17.434 f  at/ui_painter/rgb_reg[7]_i_2/O
                         net (fo=4, routed)           0.598    18.032    vga/rgb_reg_reg[3]
    SLICE_X32Y59         LUT4 (Prop_lut4_I1_O)        0.149    18.181 r  vga/rgb_reg[6]_i_1/O
                         net (fo=2, routed)           0.000    18.181    vga_n_4
    SLICE_X32Y59         FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.433    14.774    clk_IBUF_BUFG
    SLICE_X32Y59         FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X32Y59         FDRE (Setup_fdre_C_D)        0.033    15.030    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -18.181    
  -------------------------------------------------------------------
                         slack                                 -3.151    

Slack (VIOLATED) :        -3.134ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.017ns  (logic 5.676ns (43.606%)  route 7.341ns (56.394%))
  Logic Levels:           10  (DSP48E1=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.554     5.075    vga/clk_IBUF_BUFG
    SLICE_X15Y61         FDCE                                         r  vga/v_count_reg_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  vga/v_count_reg_reg[7]_replica/Q
                         net (fo=1, routed)           0.413     5.944    at/ui_painter/v_count_reg_reg[9]_3[7]_repN_alias
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_A[7]_P[2])
                                                      3.841     9.785 r  at/ui_painter/index/P[2]
                         net (fo=621, routed)         1.609    11.393    at/ui_painter/index__0[2]
    SLICE_X12Y64         LUT6 (Prop_lut6_I0_O)        0.124    11.517 f  at/ui_painter/rgb_reg[11]_i_614/O
                         net (fo=7, routed)           1.364    12.881    at/ui_painter/rgb_reg[11]_i_614_n_0
    SLICE_X38Y62         LUT5 (Prop_lut5_I0_O)        0.124    13.005 f  at/ui_painter/rgb_reg[11]_i_534/O
                         net (fo=1, routed)           0.564    13.570    at/ui_painter/rgb_reg[11]_i_534_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I2_O)        0.124    13.694 f  at/ui_painter/rgb_reg[11]_i_270/O
                         net (fo=2, routed)           0.905    14.599    at/ui_painter/rgb_reg[11]_i_270_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I5_O)        0.124    14.723 f  at/ui_painter/rgb_reg[11]_i_122/O
                         net (fo=1, routed)           0.727    15.450    at/ui_painter/rgb_reg[11]_i_122_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I3_O)        0.124    15.574 f  at/ui_painter/rgb_reg[11]_i_48/O
                         net (fo=1, routed)           0.716    16.289    at/ui_painter/rgb_reg[11]_i_48_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I1_O)        0.124    16.413 f  at/ui_painter/rgb_reg[11]_i_18/O
                         net (fo=1, routed)           0.000    16.413    at/ui_painter/rgb_reg[11]_i_18_n_0
    SLICE_X35Y58         MUXF7 (Prop_muxf7_I0_O)      0.212    16.625 f  at/ui_painter/rgb_reg_reg[11]_i_9/O
                         net (fo=1, routed)           0.611    17.236    at/ui_painter/rgb_reg_reg[11]_i_9_n_0
    SLICE_X34Y59         LUT6 (Prop_lut6_I5_O)        0.299    17.535 f  at/ui_painter/rgb_reg[11]_i_4/O
                         net (fo=4, routed)           0.432    17.968    vga/rgb_reg_reg[3]_0
    SLICE_X37Y59         LUT3 (Prop_lut3_I1_O)        0.124    18.092 r  vga/rgb_reg[11]_i_2/O
                         net (fo=4, routed)           0.000    18.092    vga_n_28
    SLICE_X37Y59         FDRE                                         r  rgb_reg_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.433    14.774    clk_IBUF_BUFG
    SLICE_X37Y59         FDRE                                         r  rgb_reg_reg[11]_lopt_replica/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X37Y59         FDRE (Setup_fdre_C_D)        0.032    14.957    rgb_reg_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -18.092    
  -------------------------------------------------------------------
                         slack                                 -3.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.009%)  route 0.345ns (70.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.563     1.446    vga/clk_IBUF_BUFG
    SLICE_X11Y59         FDCE                                         r  vga/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  vga/v_count_reg_reg[3]/Q
                         net (fo=9, routed)           0.345     1.932    at/rom/Q[3]
    RAMB18_X0Y20         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.876     2.004    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y20         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism             -0.478     1.526    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.709    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.067%)  route 0.380ns (72.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X11Y60         FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  vga/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          0.380     1.966    at/rom/Q[1]
    RAMB18_X0Y20         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.876     2.004    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y20         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism             -0.478     1.526    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.709    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga/r_25MHz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/r_25MHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.564     1.447    vga/clk_IBUF_BUFG
    SLICE_X8Y54          FDCE                                         r  vga/r_25MHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDCE (Prop_fdce_C_Q)         0.164     1.611 r  vga/r_25MHz_reg[1]/Q
                         net (fo=3, routed)           0.174     1.785    vga/r_25MHz[1]
    SLICE_X8Y54          LUT2 (Prop_lut2_I1_O)        0.045     1.830 r  vga/r_25MHz[1]_i_1/O
                         net (fo=1, routed)           0.000     1.830    vga/p_0_in[1]
    SLICE_X8Y54          FDCE                                         r  vga/r_25MHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.833     1.961    vga/clk_IBUF_BUFG
    SLICE_X8Y54          FDCE                                         r  vga/r_25MHz_reg[1]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X8Y54          FDCE (Hold_fdce_C_D)         0.120     1.567    vga/r_25MHz_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.557     1.440    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X31Y32         FDRE                                         r  uart1/baudrate_gen/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  uart1/baudrate_gen/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.700    uart1/baudrate_gen/counter_reg[11]
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  uart1/baudrate_gen/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.808    uart1/baudrate_gen/counter_reg[8]_i_1_n_4
    SLICE_X31Y32         FDRE                                         r  uart1/baudrate_gen/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.824     1.951    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X31Y32         FDRE                                         r  uart1/baudrate_gen/counter_reg[11]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X31Y32         FDRE (Hold_fdre_C_D)         0.105     1.545    uart1/baudrate_gen/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.555     1.438    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  uart1/baudrate_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  uart1/baudrate_gen/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.698    uart1/baudrate_gen/counter_reg[3]
    SLICE_X31Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  uart1/baudrate_gen/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.806    uart1/baudrate_gen/counter_reg[0]_i_2_n_4
    SLICE_X31Y30         FDRE                                         r  uart1/baudrate_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.822     1.949    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  uart1/baudrate_gen/counter_reg[3]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X31Y30         FDRE (Hold_fdre_C_D)         0.105     1.543    uart1/baudrate_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.559     1.442    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y37         FDRE                                         r  uart2/baudrate_gen/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  uart2/baudrate_gen/counter_reg[27]/Q
                         net (fo=2, routed)           0.119     1.702    uart2/baudrate_gen/counter_reg[27]
    SLICE_X35Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  uart2/baudrate_gen/counter_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.810    uart2/baudrate_gen/counter_reg[24]_i_1__0_n_4
    SLICE_X35Y37         FDRE                                         r  uart2/baudrate_gen/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.827     1.954    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y37         FDRE                                         r  uart2/baudrate_gen/counter_reg[27]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X35Y37         FDRE (Hold_fdre_C_D)         0.105     1.547    uart2/baudrate_gen/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.559     1.442    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X31Y35         FDRE                                         r  uart1/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  uart1/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.702    uart1/baudrate_gen/counter_reg[23]
    SLICE_X31Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  uart1/baudrate_gen/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.810    uart1/baudrate_gen/counter_reg[20]_i_1_n_4
    SLICE_X31Y35         FDRE                                         r  uart1/baudrate_gen/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.827     1.954    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X31Y35         FDRE                                         r  uart1/baudrate_gen/counter_reg[23]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X31Y35         FDRE (Hold_fdre_C_D)         0.105     1.547    uart1/baudrate_gen/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.559     1.442    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X31Y36         FDRE                                         r  uart1/baudrate_gen/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  uart1/baudrate_gen/counter_reg[27]/Q
                         net (fo=2, routed)           0.119     1.702    uart1/baudrate_gen/counter_reg[27]
    SLICE_X31Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  uart1/baudrate_gen/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.810    uart1/baudrate_gen/counter_reg[24]_i_1_n_4
    SLICE_X31Y36         FDRE                                         r  uart1/baudrate_gen/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.827     1.954    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X31Y36         FDRE                                         r  uart1/baudrate_gen/counter_reg[27]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X31Y36         FDRE (Hold_fdre_C_D)         0.105     1.547    uart1/baudrate_gen/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.560     1.443    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X31Y37         FDRE                                         r  uart1/baudrate_gen/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  uart1/baudrate_gen/counter_reg[31]/Q
                         net (fo=2, routed)           0.119     1.703    uart1/baudrate_gen/counter_reg[31]
    SLICE_X31Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  uart1/baudrate_gen/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    uart1/baudrate_gen/counter_reg[28]_i_1_n_4
    SLICE_X31Y37         FDRE                                         r  uart1/baudrate_gen/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.828     1.955    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X31Y37         FDRE                                         r  uart1/baudrate_gen/counter_reg[31]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X31Y37         FDRE (Hold_fdre_C_D)         0.105     1.548    uart1/baudrate_gen/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.557     1.440    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y33         FDRE                                         r  uart2/baudrate_gen/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  uart2/baudrate_gen/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.700    uart2/baudrate_gen/counter_reg[11]
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  uart2/baudrate_gen/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.808    uart2/baudrate_gen/counter_reg[8]_i_1__0_n_4
    SLICE_X35Y33         FDRE                                         r  uart2/baudrate_gen/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.824     1.951    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y33         FDRE                                         r  uart2/baudrate_gen/counter_reg[11]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X35Y33         FDRE (Hold_fdre_C_D)         0.105     1.545    uart2/baudrate_gen/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y20   at/rom/addr_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y60   rgb_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y59   rgb_reg_reg[11]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y59   rgb_reg_reg[11]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y59   rgb_reg_reg[11]_lopt_replica_3/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y59   rgb_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y59   rgb_reg_reg[2]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y59   rgb_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y59   rgb_reg_reg[3]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y60   rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y60   rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y59   rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y59   rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y59   rgb_reg_reg[11]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y59   rgb_reg_reg[11]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y59   rgb_reg_reg[11]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y59   rgb_reg_reg[11]_lopt_replica_3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y59   rgb_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y59   rgb_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y60   rgb_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y60   rgb_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y59   rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y59   rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y59   rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y59   rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y59   rgb_reg_reg[11]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y59   rgb_reg_reg[11]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y59   rgb_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y59   rgb_reg_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1976 Endpoints
Min Delay          1976 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart2/transmitter/bit_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ja2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.899ns  (logic 4.034ns (40.750%)  route 5.865ns (59.250%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE                         0.000     0.000 r  uart2/transmitter/bit_out_reg/C
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart2/transmitter/bit_out_reg/Q
                         net (fo=1, routed)           5.865     6.383    ja2_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.516     9.899 r  ja2_OBUF_inst/O
                         net (fo=0)                   0.000     9.899    ja2
    L2                                                                r  ja2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[85][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.792ns  (logic 1.092ns (12.420%)  route 7.700ns (87.580%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[5]/C
    SLICE_X11Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1/receiver/data_out_reg[5]/Q
                         net (fo=130, routed)         2.845     3.301    uart1/receiver/Q[5]
    SLICE_X8Y39          LUT4 (Prop_lut4_I2_O)        0.153     3.454 f  uart1/receiver/itr[6]_i_3/O
                         net (fo=23, routed)          0.797     4.250    at/itr_reg[0]_1
    SLICE_X8Y40          LUT4 (Prop_lut4_I3_O)        0.331     4.581 r  at/mem[125][6]_i_2/O
                         net (fo=16, routed)          2.327     6.908    at/mem[125][6]_i_2_n_0
    SLICE_X11Y48         LUT5 (Prop_lut5_I4_O)        0.152     7.060 r  at/mem[85][6]_i_1/O
                         net (fo=7, routed)           1.732     8.792    at/mem[85][6]_i_1_n_0
    SLICE_X34Y51         FDRE                                         r  at/mem_reg[85][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[127][6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.784ns  (logic 1.300ns (14.800%)  route 7.484ns (85.200%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[5]/C
    SLICE_X11Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1/receiver/data_out_reg[5]/Q
                         net (fo=130, routed)         2.845     3.301    uart1/receiver/Q[5]
    SLICE_X8Y39          LUT4 (Prop_lut4_I2_O)        0.153     3.454 f  uart1/receiver/itr[6]_i_3/O
                         net (fo=23, routed)          0.797     4.250    at/itr_reg[0]_1
    SLICE_X8Y40          LUT4 (Prop_lut4_I1_O)        0.360     4.610 r  at/mem[127][6]_i_2/O
                         net (fo=16, routed)          2.350     6.960    at/mem[127][6]_i_2_n_0
    SLICE_X5Y49          LUT5 (Prop_lut5_I4_O)        0.331     7.291 r  at/mem[127][6]_i_1/O
                         net (fo=7, routed)           1.492     8.784    at/mem
    SLICE_X29Y51         FDRE                                         r  at/mem_reg[127][6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[83][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.728ns  (logic 1.092ns (12.512%)  route 7.636ns (87.488%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[5]/C
    SLICE_X11Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1/receiver/data_out_reg[5]/Q
                         net (fo=130, routed)         2.845     3.301    uart1/receiver/Q[5]
    SLICE_X8Y39          LUT4 (Prop_lut4_I2_O)        0.153     3.454 f  uart1/receiver/itr[6]_i_3/O
                         net (fo=23, routed)          1.106     4.559    at/itr_reg[0]_1
    SLICE_X6Y40          LUT4 (Prop_lut4_I3_O)        0.331     4.890 r  at/mem[123][6]_i_2/O
                         net (fo=16, routed)          1.857     6.748    at/mem[123][6]_i_2_n_0
    SLICE_X7Y49          LUT5 (Prop_lut5_I4_O)        0.152     6.900 r  at/mem[83][6]_i_1/O
                         net (fo=7, routed)           1.828     8.728    at/mem[83][6]_i_1_n_0
    SLICE_X33Y51         FDRE                                         r  at/mem_reg[83][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[103][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.719ns  (logic 1.328ns (15.230%)  route 7.391ns (84.770%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[5]/C
    SLICE_X11Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1/receiver/data_out_reg[5]/Q
                         net (fo=130, routed)         2.845     3.301    uart1/receiver/Q[5]
    SLICE_X8Y39          LUT4 (Prop_lut4_I2_O)        0.153     3.454 f  uart1/receiver/itr[6]_i_3/O
                         net (fo=23, routed)          0.797     4.250    at/itr_reg[0]_1
    SLICE_X8Y40          LUT4 (Prop_lut4_I1_O)        0.360     4.610 r  at/mem[127][6]_i_2/O
                         net (fo=16, routed)          2.350     6.960    at/mem[127][6]_i_2_n_0
    SLICE_X5Y49          LUT5 (Prop_lut5_I4_O)        0.359     7.319 r  at/mem[103][6]_i_1/O
                         net (fo=7, routed)           1.400     8.719    at/mem[103][6]_i_1_n_0
    SLICE_X4Y45          FDRE                                         r  at/mem_reg[103][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[61][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.658ns  (logic 1.064ns (12.289%)  route 7.594ns (87.711%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[5]/C
    SLICE_X11Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1/receiver/data_out_reg[5]/Q
                         net (fo=130, routed)         2.845     3.301    uart1/receiver/Q[5]
    SLICE_X8Y39          LUT4 (Prop_lut4_I2_O)        0.153     3.454 f  uart1/receiver/itr[6]_i_3/O
                         net (fo=23, routed)          0.797     4.250    at/itr_reg[0]_1
    SLICE_X8Y40          LUT4 (Prop_lut4_I3_O)        0.331     4.581 r  at/mem[125][6]_i_2/O
                         net (fo=16, routed)          2.327     6.908    at/mem[125][6]_i_2_n_0
    SLICE_X11Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.032 r  at/mem[61][6]_i_1/O
                         net (fo=7, routed)           1.626     8.658    at/mem[61][6]_i_1_n_0
    SLICE_X2Y57          FDRE                                         r  at/mem_reg[61][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[85][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.652ns  (logic 1.092ns (12.622%)  route 7.560ns (87.378%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[5]/C
    SLICE_X11Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1/receiver/data_out_reg[5]/Q
                         net (fo=130, routed)         2.845     3.301    uart1/receiver/Q[5]
    SLICE_X8Y39          LUT4 (Prop_lut4_I2_O)        0.153     3.454 f  uart1/receiver/itr[6]_i_3/O
                         net (fo=23, routed)          0.797     4.250    at/itr_reg[0]_1
    SLICE_X8Y40          LUT4 (Prop_lut4_I3_O)        0.331     4.581 r  at/mem[125][6]_i_2/O
                         net (fo=16, routed)          2.327     6.908    at/mem[125][6]_i_2_n_0
    SLICE_X11Y48         LUT5 (Prop_lut5_I4_O)        0.152     7.060 r  at/mem[85][6]_i_1/O
                         net (fo=7, routed)           1.591     8.652    at/mem[85][6]_i_1_n_0
    SLICE_X35Y52         FDRE                                         r  at/mem_reg[85][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[127][5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.630ns  (logic 1.300ns (15.063%)  route 7.330ns (84.937%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[5]/C
    SLICE_X11Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1/receiver/data_out_reg[5]/Q
                         net (fo=130, routed)         2.845     3.301    uart1/receiver/Q[5]
    SLICE_X8Y39          LUT4 (Prop_lut4_I2_O)        0.153     3.454 f  uart1/receiver/itr[6]_i_3/O
                         net (fo=23, routed)          0.797     4.250    at/itr_reg[0]_1
    SLICE_X8Y40          LUT4 (Prop_lut4_I1_O)        0.360     4.610 r  at/mem[127][6]_i_2/O
                         net (fo=16, routed)          2.350     6.960    at/mem[127][6]_i_2_n_0
    SLICE_X5Y49          LUT5 (Prop_lut5_I4_O)        0.331     7.291 r  at/mem[127][6]_i_1/O
                         net (fo=7, routed)           1.339     8.630    at/mem
    SLICE_X29Y48         FDRE                                         r  at/mem_reg[127][5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[83][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.556ns  (logic 1.092ns (12.764%)  route 7.464ns (87.236%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[5]/C
    SLICE_X11Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1/receiver/data_out_reg[5]/Q
                         net (fo=130, routed)         2.845     3.301    uart1/receiver/Q[5]
    SLICE_X8Y39          LUT4 (Prop_lut4_I2_O)        0.153     3.454 f  uart1/receiver/itr[6]_i_3/O
                         net (fo=23, routed)          1.106     4.559    at/itr_reg[0]_1
    SLICE_X6Y40          LUT4 (Prop_lut4_I3_O)        0.331     4.890 r  at/mem[123][6]_i_2/O
                         net (fo=16, routed)          1.857     6.748    at/mem[123][6]_i_2_n_0
    SLICE_X7Y49          LUT5 (Prop_lut5_I4_O)        0.152     6.900 r  at/mem[83][6]_i_1/O
                         net (fo=7, routed)           1.656     8.556    at/mem[83][6]_i_1_n_0
    SLICE_X36Y51         FDRE                                         r  at/mem_reg[83][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[103][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.427ns  (logic 1.328ns (15.758%)  route 7.099ns (84.242%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[5]/C
    SLICE_X11Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1/receiver/data_out_reg[5]/Q
                         net (fo=130, routed)         2.845     3.301    uart1/receiver/Q[5]
    SLICE_X8Y39          LUT4 (Prop_lut4_I2_O)        0.153     3.454 f  uart1/receiver/itr[6]_i_3/O
                         net (fo=23, routed)          0.797     4.250    at/itr_reg[0]_1
    SLICE_X8Y40          LUT4 (Prop_lut4_I1_O)        0.360     4.610 r  at/mem[127][6]_i_2/O
                         net (fo=16, routed)          2.350     6.960    at/mem[127][6]_i_2_n_0
    SLICE_X5Y49          LUT5 (Prop_lut5_I4_O)        0.359     7.319 r  at/mem[103][6]_i_1/O
                         net (fo=7, routed)           1.108     8.427    at/mem[103][6]_i_1_n_0
    SLICE_X0Y47          FDRE                                         r  at/mem_reg[103][2]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart2/receiver/received_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/last_rec_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE                         0.000     0.000 r  uart2/receiver/received_reg/C
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart2/receiver/received_reg/Q
                         net (fo=3, routed)           0.078     0.219    uart2/receiver_n_0
    SLICE_X3Y10          FDRE                                         r  uart2/last_rec_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2/transmitter/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/transmitter/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.186ns (66.715%)  route 0.093ns (33.285%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE                         0.000     0.000 r  uart2/transmitter/count_reg[2]/C
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart2/transmitter/count_reg[2]/Q
                         net (fo=6, routed)           0.093     0.234    uart2/transmitter/count_reg[2]
    SLICE_X4Y6           LUT6 (Prop_lut6_I5_O)        0.045     0.279 r  uart2/transmitter/count[5]_i_1__2/O
                         net (fo=1, routed)           0.000     0.279    uart2/transmitter/count[5]_i_1__2_n_0
    SLICE_X4Y6           FDRE                                         r  uart2/transmitter/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/receiver/receiving_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDRE                         0.000     0.000 r  uart1/receiver/last_bit_reg/C
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart1/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.068     0.196    uart1/receiver/last_bit
    SLICE_X11Y35         LUT6 (Prop_lut6_I1_O)        0.099     0.295 r  uart1/receiver/receiving_i_1/O
                         net (fo=1, routed)           0.000     0.295    uart1/receiver/receiving_i_1_n_0
    SLICE_X11Y35         FDRE                                         r  uart1/receiver/receiving_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[70][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.141ns (46.403%)  route 0.163ns (53.597%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[4]/C
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/receiver/data_out_reg[4]/Q
                         net (fo=130, routed)         0.163     0.304    at/mem_reg[2][6]_0[4]
    SLICE_X8Y36          FDRE                                         r  at/mem_reg[70][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/last_rec_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDRE                         0.000     0.000 r  uart1/last_rec_reg/C
    SLICE_X12Y33         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  uart1/last_rec_reg/Q
                         net (fo=1, routed)           0.059     0.207    uart1/receiver/last_rec
    SLICE_X12Y33         LUT2 (Prop_lut2_I1_O)        0.098     0.305 r  uart1/receiver/en_i_1/O
                         net (fo=1, routed)           0.000     0.305    uart1/receiver_n_13
    SLICE_X12Y33         FDRE                                         r  uart1/en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[14][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.164ns (53.245%)  route 0.144ns (46.755%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[0]/C
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart1/receiver/data_out_reg[0]/Q
                         net (fo=130, routed)         0.144     0.308    at/mem_reg[2][6]_0[0]
    SLICE_X10Y38         FDRE                                         r  at/mem_reg[14][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/transmitter/temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.141ns (45.192%)  route 0.171ns (54.808%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[2]/C
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/receiver/data_out_reg[2]/Q
                         net (fo=130, routed)         0.171     0.312    uart1/transmitter/D[2]
    SLICE_X13Y33         FDRE                                         r  uart1/transmitter/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[12][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.164ns (52.468%)  route 0.149ns (47.532%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[0]/C
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart1/receiver/data_out_reg[0]/Q
                         net (fo=130, routed)         0.149     0.313    at/mem_reg[2][6]_0[0]
    SLICE_X11Y38         FDRE                                         r  at/mem_reg[12][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2/transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/transmitter/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.452%)  route 0.132ns (41.548%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE                         0.000     0.000 r  uart2/transmitter/count_reg[1]/C
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart2/transmitter/count_reg[1]/Q
                         net (fo=7, routed)           0.132     0.273    uart2/transmitter/count_reg[1]
    SLICE_X4Y6           LUT4 (Prop_lut4_I2_O)        0.045     0.318 r  uart2/transmitter/count[3]_i_1__2/O
                         net (fo=1, routed)           0.000     0.318    uart2/transmitter/p_0_in__3[3]
    SLICE_X4Y6           FDRE                                         r  uart2/transmitter/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2/transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/transmitter/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.190ns (58.968%)  route 0.132ns (41.032%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE                         0.000     0.000 r  uart2/transmitter/count_reg[1]/C
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart2/transmitter/count_reg[1]/Q
                         net (fo=7, routed)           0.132     0.273    uart2/transmitter/count_reg[1]
    SLICE_X4Y6           LUT5 (Prop_lut5_I2_O)        0.049     0.322 r  uart2/transmitter/count[4]_i_1__2/O
                         net (fo=1, routed)           0.000     0.322    uart2/transmitter/count[4]_i_1__2_n_0
    SLICE_X4Y6           FDRE                                         r  uart2/transmitter/count_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.546ns  (logic 4.173ns (55.302%)  route 3.373ns (44.698%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.551     5.072    clk_IBUF_BUFG
    SLICE_X38Y60         FDRE                                         r  rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.478     5.550 r  rgb_reg_reg[11]/Q
                         net (fo=1, routed)           3.373     8.923    rgb_OBUF[8]
    J19                  OBUF (Prop_obuf_I_O)         3.695    12.617 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.617    rgb[9]
    J19                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.381ns  (logic 4.111ns (55.693%)  route 3.270ns (44.307%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.551     5.072    clk_IBUF_BUFG
    SLICE_X33Y59         FDRE                                         r  rgb_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.419     5.491 r  rgb_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.270     8.761    rgb_reg_reg[3]_lopt_replica_1
    K18                  OBUF (Prop_obuf_I_O)         3.692    12.453 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.453    rgb[1]
    K18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.288ns  (logic 4.118ns (56.501%)  route 3.170ns (43.499%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.551     5.072    clk_IBUF_BUFG
    SLICE_X36Y59         FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDRE (Prop_fdre_C_Q)         0.419     5.491 r  rgb_reg_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           3.170     8.661    rgb_reg_reg[11]_lopt_replica_2_1
    G19                  OBUF (Prop_obuf_I_O)         3.699    12.360 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.360    rgb[11]
    G19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.255ns  (logic 4.099ns (56.504%)  route 3.156ns (43.496%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.551     5.072    clk_IBUF_BUFG
    SLICE_X32Y59         FDRE                                         r  rgb_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.419     5.491 r  rgb_reg_reg[6]/Q
                         net (fo=1, routed)           3.156     8.647    rgb_OBUF[4]
    H17                  OBUF (Prop_obuf_I_O)         3.680    12.327 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.327    rgb[6]
    H17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.171ns  (logic 4.115ns (57.381%)  route 3.056ns (42.619%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.551     5.072    clk_IBUF_BUFG
    SLICE_X33Y59         FDRE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.419     5.491 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           3.056     8.547    rgb_OBUF[5]
    J17                  OBUF (Prop_obuf_I_O)         3.696    12.243 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.243    rgb[7]
    J17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.112ns  (logic 3.951ns (55.554%)  route 3.161ns (44.446%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.551     5.072    clk_IBUF_BUFG
    SLICE_X33Y59         FDRE                                         r  rgb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  rgb_reg_reg[3]/Q
                         net (fo=1, routed)           3.161     8.689    rgb_OBUF[1]
    N18                  OBUF (Prop_obuf_I_O)         3.495    12.184 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.184    rgb[3]
    N18                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.954ns  (logic 4.119ns (59.227%)  route 2.835ns (40.773%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X29Y59         FDRE                                         r  rgb_reg_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y59         FDRE (Prop_fdre_C_Q)         0.419     5.492 r  rgb_reg_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.835     8.327    rgb_reg_reg[2]_lopt_replica_1
    J18                  OBUF (Prop_obuf_I_O)         3.700    12.027 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.027    rgb[0]
    J18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.939ns  (logic 3.959ns (57.060%)  route 2.980ns (42.941%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X29Y59         FDRE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y59         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           2.980     8.509    rgb_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    12.012 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.012    rgb[2]
    L18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.902ns  (logic 3.975ns (57.595%)  route 2.927ns (42.405%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.551     5.072    clk_IBUF_BUFG
    SLICE_X37Y59         FDRE                                         r  rgb_reg_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  rgb_reg_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           2.927     8.455    rgb_reg_reg[11]_lopt_replica_1
    H19                  OBUF (Prop_obuf_I_O)         3.519    11.974 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.974    rgb[10]
    H19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.860ns  (logic 3.985ns (58.094%)  route 2.875ns (41.906%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.551     5.072    clk_IBUF_BUFG
    SLICE_X33Y59         FDRE                                         r  rgb_reg_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  rgb_reg_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.875     8.402    rgb_reg_reg[7]_lopt_replica_1
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.932 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.932    rgb[5]
    G17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.273%)  route 0.170ns (47.727%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X11Y60         FDCE                                         r  vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  vga/v_count_reg_reg[2]/Q
                         net (fo=9, routed)           0.170     1.756    vga/v_count_reg_reg[9]_3[2]
    SLICE_X10Y59         LUT5 (Prop_lut5_I2_O)        0.045     1.801 r  vga/v_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.801    vga/v_count_next[0]_i_1_n_0
    SLICE_X10Y59         FDCE                                         r  vga/v_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.186ns (43.342%)  route 0.243ns (56.658%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X11Y61         FDCE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  vga/v_count_reg_reg[0]/Q
                         net (fo=11, routed)          0.243     1.829    vga/v_count_reg_reg[9]_3[0]
    SLICE_X10Y59         LUT5 (Prop_lut5_I4_O)        0.045     1.874 r  vga/v_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.874    vga/v_count_next[2]_i_1_n_0
    SLICE_X10Y59         FDCE                                         r  vga/v_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.186ns (43.315%)  route 0.243ns (56.685%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X11Y60         FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  vga/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          0.243     1.830    vga/v_count_reg_reg[9]_3[1]
    SLICE_X9Y56          LUT6 (Prop_lut6_I5_O)        0.045     1.875 r  vga/v_count_next[9]_i_2/O
                         net (fo=1, routed)           0.000     1.875    vga/v_count_next[9]_i_2_n_0
    SLICE_X9Y56          FDCE                                         r  vga/v_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.189ns (43.735%)  route 0.243ns (56.265%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X11Y61         FDCE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  vga/v_count_reg_reg[0]/Q
                         net (fo=11, routed)          0.243     1.829    vga/v_count_reg_reg[9]_3[0]
    SLICE_X10Y59         LUT5 (Prop_lut5_I4_O)        0.048     1.877 r  vga/v_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.877    vga/v_count_next[3]_i_1_n_0
    SLICE_X10Y59         FDCE                                         r  vga/v_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.186ns (42.654%)  route 0.250ns (57.346%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X11Y61         FDCE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  vga/v_count_reg_reg[0]/Q
                         net (fo=11, routed)          0.250     1.836    vga/v_count_reg_reg[9]_3[0]
    SLICE_X9Y56          LUT5 (Prop_lut5_I2_O)        0.045     1.881 r  vga/v_count_next[4]_i_1/O
                         net (fo=1, routed)           0.000     1.881    vga/v_count_next[4]_i_1_n_0
    SLICE_X9Y56          FDCE                                         r  vga/v_count_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.186ns (42.484%)  route 0.252ns (57.516%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X9Y61          FDCE                                         r  vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  vga/v_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.252     1.838    vga/v_count_reg_reg[9]_3[7]
    SLICE_X9Y56          LUT4 (Prop_lut4_I3_O)        0.045     1.883 r  vga/v_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.883    vga/v_count_next[7]_i_1_n_0
    SLICE_X9Y56          FDCE                                         r  vga/v_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.190ns (43.005%)  route 0.252ns (56.995%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X9Y61          FDCE                                         r  vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  vga/v_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.252     1.838    vga/v_count_reg_reg[9]_3[7]
    SLICE_X9Y56          LUT5 (Prop_lut5_I2_O)        0.049     1.887 r  vga/v_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.887    vga/v_count_next[8]_i_1_n_0
    SLICE_X9Y56          FDCE                                         r  vga/v_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.459ns  (logic 0.186ns (40.524%)  route 0.273ns (59.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X11Y61         FDCE                                         r  vga/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  vga/v_count_reg_reg[4]/Q
                         net (fo=23, routed)          0.273     1.859    vga/v_count_reg_reg[9]_3[4]
    SLICE_X9Y59          LUT6 (Prop_lut6_I0_O)        0.045     1.904 r  vga/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.904    vga/v_count_next[5]_i_1_n_0
    SLICE_X9Y59          FDCE                                         r  vga/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.473ns  (logic 0.185ns (39.104%)  route 0.288ns (60.896%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.564     1.447    vga/clk_IBUF_BUFG
    SLICE_X11Y55         FDCE                                         r  vga/h_count_reg_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y55         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  vga/h_count_reg_reg[3]_rep/Q
                         net (fo=113, routed)         0.288     1.876    vga/h_count_reg_reg[3]_rep_0
    SLICE_X11Y54         LUT4 (Prop_lut4_I3_O)        0.044     1.920 r  vga/h_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.920    vga/h_count_next_0[3]
    SLICE_X11Y54         FDCE                                         r  vga/h_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.489ns  (logic 0.186ns (38.071%)  route 0.303ns (61.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X11Y60         FDCE                                         r  vga/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  vga/v_count_reg_reg[5]/Q
                         net (fo=10, routed)          0.303     1.889    vga/v_count_reg_reg[9]_3[5]
    SLICE_X9Y55          LUT3 (Prop_lut3_I0_O)        0.045     1.934 r  vga/v_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.934    vga/v_count_next[6]_i_1_n_0
    SLICE_X9Y55          FDCE                                         r  vga/v_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            73 Endpoints
Min Delay            73 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_reg_reg[7]_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.614ns  (logic 1.441ns (25.673%)  route 4.173ns (74.327%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=55, routed)          4.173     5.614    vga/reset_IBUF
    SLICE_X15Y61         FDCE                                         f  vga/v_count_reg_reg[7]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.437     4.778    vga/clk_IBUF_BUFG
    SLICE_X15Y61         FDCE                                         r  vga/v_count_reg_reg[7]_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.573ns  (logic 1.441ns (25.863%)  route 4.132ns (74.137%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=55, routed)          4.132     5.573    vga/reset_IBUF
    SLICE_X11Y61         FDCE                                         f  vga/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.438     4.779    vga/clk_IBUF_BUFG
    SLICE_X11Y61         FDCE                                         r  vga/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.573ns  (logic 1.441ns (25.863%)  route 4.132ns (74.137%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=55, routed)          4.132     5.573    vga/reset_IBUF
    SLICE_X11Y61         FDCE                                         f  vga/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.438     4.779    vga/clk_IBUF_BUFG
    SLICE_X11Y61         FDCE                                         r  vga/v_count_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.573ns  (logic 1.441ns (25.863%)  route 4.132ns (74.137%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=55, routed)          4.132     5.573    vga/reset_IBUF
    SLICE_X11Y61         FDCE                                         f  vga/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.438     4.779    vga/clk_IBUF_BUFG
    SLICE_X11Y61         FDCE                                         r  vga/v_count_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.573ns  (logic 1.441ns (25.863%)  route 4.132ns (74.137%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=55, routed)          4.132     5.573    vga/reset_IBUF
    SLICE_X11Y61         FDCE                                         f  vga/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.438     4.779    vga/clk_IBUF_BUFG
    SLICE_X11Y61         FDCE                                         r  vga/v_count_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_reg_reg[4]_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.557ns  (logic 1.441ns (25.937%)  route 4.116ns (74.063%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=55, routed)          4.116     5.557    vga/reset_IBUF
    SLICE_X9Y61          FDCE                                         f  vga/v_count_reg_reg[4]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.437     4.778    vga/clk_IBUF_BUFG
    SLICE_X9Y61          FDCE                                         r  vga/v_count_reg_reg[4]_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_reg_reg[5]_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.557ns  (logic 1.441ns (25.937%)  route 4.116ns (74.063%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=55, routed)          4.116     5.557    vga/reset_IBUF
    SLICE_X9Y61          FDCE                                         f  vga/v_count_reg_reg[5]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.437     4.778    vga/clk_IBUF_BUFG
    SLICE_X9Y61          FDCE                                         r  vga/v_count_reg_reg[5]_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_reg_reg[6]_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.557ns  (logic 1.441ns (25.937%)  route 4.116ns (74.063%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=55, routed)          4.116     5.557    vga/reset_IBUF
    SLICE_X9Y61          FDCE                                         f  vga/v_count_reg_reg[6]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.437     4.778    vga/clk_IBUF_BUFG
    SLICE_X9Y61          FDCE                                         r  vga/v_count_reg_reg[6]_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.557ns  (logic 1.441ns (25.937%)  route 4.116ns (74.063%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=55, routed)          4.116     5.557    vga/reset_IBUF
    SLICE_X9Y61          FDCE                                         f  vga/v_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.437     4.778    vga/clk_IBUF_BUFG
    SLICE_X9Y61          FDCE                                         r  vga/v_count_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.424ns  (logic 1.441ns (26.571%)  route 3.983ns (73.429%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=55, routed)          3.983     5.424    vga/reset_IBUF
    SLICE_X13Y61         FDCE                                         f  vga/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.437     4.778    vga/clk_IBUF_BUFG
    SLICE_X13Y61         FDCE                                         r  vga/h_count_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.223ns  (logic 0.148ns (66.471%)  route 0.075ns (33.529%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y56         FDCE                         0.000     0.000 r  vga/h_count_next_reg[4]/C
    SLICE_X10Y56         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga/h_count_next_reg[4]/Q
                         net (fo=2, routed)           0.075     0.223    vga/h_count_next[4]
    SLICE_X11Y56         FDCE                                         r  vga/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.833     1.961    vga/clk_IBUF_BUFG
    SLICE_X11Y56         FDCE                                         r  vga/h_count_reg_reg[4]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.227ns  (logic 0.148ns (65.315%)  route 0.079ns (34.685%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59         FDCE                         0.000     0.000 r  vga/v_count_next_reg[3]/C
    SLICE_X10Y59         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga/v_count_next_reg[3]/Q
                         net (fo=2, routed)           0.079     0.227    vga/v_count_next[3]
    SLICE_X11Y59         FDCE                                         r  vga/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.832     1.960    vga/clk_IBUF_BUFG
    SLICE_X11Y59         FDCE                                         r  vga/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.148ns (53.026%)  route 0.131ns (46.974%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59         FDCE                         0.000     0.000 r  vga/v_count_next_reg[1]/C
    SLICE_X10Y59         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga/v_count_next_reg[1]/Q
                         net (fo=2, routed)           0.131     0.279    vga/v_count_next[1]
    SLICE_X11Y60         FDCE                                         r  vga/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.831     1.959    vga/clk_IBUF_BUFG
    SLICE_X11Y60         FDCE                                         r  vga/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[3]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.225%)  route 0.198ns (60.775%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDCE                         0.000     0.000 r  vga/h_count_next_reg[3]/C
    SLICE_X11Y54         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/h_count_next_reg[3]/Q
                         net (fo=2, routed)           0.198     0.326    vga/h_count_next[3]
    SLICE_X11Y55         FDCE                                         r  vga/h_count_reg_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.833     1.961    vga/clk_IBUF_BUFG
    SLICE_X11Y55         FDCE                                         r  vga/h_count_reg_reg[3]_rep/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.777%)  route 0.202ns (61.223%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDCE                         0.000     0.000 r  vga/v_count_next_reg[8]/C
    SLICE_X9Y56          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/v_count_next_reg[8]/Q
                         net (fo=1, routed)           0.202     0.330    vga/v_count_next[8]
    SLICE_X11Y62         FDCE                                         r  vga/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.829     1.957    vga/clk_IBUF_BUFG
    SLICE_X11Y62         FDCE                                         r  vga/v_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.914%)  route 0.186ns (53.086%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59         FDCE                         0.000     0.000 r  vga/v_count_next_reg[0]/C
    SLICE_X10Y59         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/v_count_next_reg[0]/Q
                         net (fo=2, routed)           0.186     0.350    vga/v_count_next[0]
    SLICE_X11Y61         FDCE                                         r  vga/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.831     1.959    vga/clk_IBUF_BUFG
    SLICE_X11Y61         FDCE                                         r  vga/v_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.779%)  route 0.187ns (53.221%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59         FDCE                         0.000     0.000 r  vga/v_count_next_reg[2]/C
    SLICE_X10Y59         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/v_count_next_reg[2]/Q
                         net (fo=2, routed)           0.187     0.351    vga/v_count_next[2]
    SLICE_X11Y60         FDCE                                         r  vga/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.831     1.959    vga/clk_IBUF_BUFG
    SLICE_X11Y60         FDCE                                         r  vga/v_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[9]_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.780%)  route 0.213ns (60.220%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDCE                         0.000     0.000 r  vga/v_count_next_reg[9]/C
    SLICE_X9Y56          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[9]/Q
                         net (fo=2, routed)           0.213     0.354    vga/v_count_next[9]
    SLICE_X11Y63         FDCE                                         r  vga/v_count_reg_reg[9]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.828     1.956    vga/clk_IBUF_BUFG
    SLICE_X11Y63         FDCE                                         r  vga/v_count_reg_reg[9]_replica/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.363ns  (logic 0.128ns (35.245%)  route 0.235ns (64.755%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDCE                         0.000     0.000 r  vga/h_count_next_reg[3]/C
    SLICE_X11Y54         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/h_count_next_reg[3]/Q
                         net (fo=2, routed)           0.235     0.363    vga/h_count_next[3]
    SLICE_X13Y60         FDCE                                         r  vga/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.831     1.959    vga/clk_IBUF_BUFG
    SLICE_X13Y60         FDCE                                         r  vga/h_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.072%)  route 0.239ns (62.928%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDCE                         0.000     0.000 r  vga/v_count_next_reg[5]/C
    SLICE_X9Y59          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[5]/Q
                         net (fo=2, routed)           0.239     0.380    vga/v_count_next[5]
    SLICE_X11Y60         FDCE                                         r  vga/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.831     1.959    vga/clk_IBUF_BUFG
    SLICE_X11Y60         FDCE                                         r  vga/v_count_reg_reg[5]/C





