Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Fri Aug 16 01:48:24 2024
| Host         : LAPTOP-RVVGJBA6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_vga_basys3_timing_summary_routed.rpt -pb top_vga_basys3_timing_summary_routed.pb -rpx top_vga_basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : top_vga_basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.148        0.000                      0                  707        0.105        0.000                      0                  707        3.000        0.000                       0                   522  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
clk                    {0.000 5.000}      10.000          100.000         
  clk100MHz_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clk40MHz_clk_wiz_0   {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      3.000        0.000                       0                     1  
  clk100MHz_clk_wiz_0        4.721        0.000                      0                  429        0.122        0.000                      0                  429        4.500        0.000                       0                   275  
  clk40MHz_clk_wiz_0        17.222        0.000                      0                  255        0.105        0.000                      0                  255       11.520        0.000                       0                   243  
  clkfbout_clk_wiz_0                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk100MHz_clk_wiz_0  clk40MHz_clk_wiz_0         2.148        0.000                      0                   23        0.159        0.000                      0                   23  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)               clk100MHz_clk_wiz_0                       
(none)               clk40MHz_clk_wiz_0                        
(none)               clkfbout_clk_wiz_0                        
(none)                                    clk100MHz_clk_wiz_0  
(none)                                    clk40MHz_clk_wiz_0   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clk_wiz_0
  To Clock:  clk100MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.721ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.721ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/x_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.318ns  (logic 2.711ns (50.974%)  route 2.607ns (49.026%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 8.520 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.562    -0.950    u_top_vga/u_MouseCtl/clk100MHz
    SLICE_X8Y15          FDCE                                         r  u_top_vga/u_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDCE (Prop_fdce_C_Q)         0.518    -0.432 r  u_top_vga/u_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.219     0.788    u_top_vga/u_MouseCtl/x_overflow
    SLICE_X1Y12          LUT3 (Prop_lut3_I1_O)        0.124     0.912 r  u_top_vga/u_MouseCtl/x_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     0.912    u_top_vga/u_MouseCtl/x_pos[3]_i_6_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.444 r  u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.444    u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.558 r  u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.558    u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.892 f  u_top_vga/u_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.668     2.559    u_top_vga/u_MouseCtl/plusOp3[9]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.303     2.862 r  u_top_vga/u_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.862    u_top_vga/u_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.319 r  u_top_vga/u_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.721     4.040    u_top_vga/u_MouseCtl/gtOp
    SLICE_X2Y12          LUT5 (Prop_lut5_I3_O)        0.329     4.369 r  u_top_vga/u_MouseCtl/x_pos[2]_i_1/O
                         net (fo=1, routed)           0.000     4.369    u_top_vga/u_MouseCtl/x_pos[2]_i_1_n_0
    SLICE_X2Y12          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.515     8.520    u_top_vga/u_MouseCtl/clk100MHz
    SLICE_X2Y12          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[2]/C
                         clock pessimism              0.564     9.083    
                         clock uncertainty           -0.074     9.009    
    SLICE_X2Y12          FDRE (Setup_fdre_C_D)        0.081     9.090    u_top_vga/u_MouseCtl/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -4.369    
  -------------------------------------------------------------------
                         slack                                  4.721    

Slack (MET) :             4.785ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/x_pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 2.711ns (51.610%)  route 2.542ns (48.390%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 8.520 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.562    -0.950    u_top_vga/u_MouseCtl/clk100MHz
    SLICE_X8Y15          FDCE                                         r  u_top_vga/u_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDCE (Prop_fdce_C_Q)         0.518    -0.432 r  u_top_vga/u_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.219     0.788    u_top_vga/u_MouseCtl/x_overflow
    SLICE_X1Y12          LUT3 (Prop_lut3_I1_O)        0.124     0.912 r  u_top_vga/u_MouseCtl/x_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     0.912    u_top_vga/u_MouseCtl/x_pos[3]_i_6_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.444 r  u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.444    u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.558 r  u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.558    u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.892 f  u_top_vga/u_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.668     2.559    u_top_vga/u_MouseCtl/plusOp3[9]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.303     2.862 r  u_top_vga/u_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.862    u_top_vga/u_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.319 r  u_top_vga/u_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.655     3.974    u_top_vga/u_MouseCtl/gtOp
    SLICE_X2Y12          LUT5 (Prop_lut5_I3_O)        0.329     4.303 r  u_top_vga/u_MouseCtl/x_pos[0]_i_1/O
                         net (fo=1, routed)           0.000     4.303    u_top_vga/u_MouseCtl/x_pos[0]_i_1_n_0
    SLICE_X2Y12          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.515     8.520    u_top_vga/u_MouseCtl/clk100MHz
    SLICE_X2Y12          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[0]/C
                         clock pessimism              0.564     9.083    
                         clock uncertainty           -0.074     9.009    
    SLICE_X2Y12          FDRE (Setup_fdre_C_D)        0.079     9.088    u_top_vga/u_MouseCtl/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          9.088    
                         arrival time                          -4.303    
  -------------------------------------------------------------------
                         slack                                  4.785    

Slack (MET) :             4.789ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/x_pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.249ns  (logic 2.711ns (51.649%)  route 2.538ns (48.351%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 8.520 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.562    -0.950    u_top_vga/u_MouseCtl/clk100MHz
    SLICE_X8Y15          FDCE                                         r  u_top_vga/u_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDCE (Prop_fdce_C_Q)         0.518    -0.432 r  u_top_vga/u_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.219     0.788    u_top_vga/u_MouseCtl/x_overflow
    SLICE_X1Y12          LUT3 (Prop_lut3_I1_O)        0.124     0.912 r  u_top_vga/u_MouseCtl/x_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     0.912    u_top_vga/u_MouseCtl/x_pos[3]_i_6_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.444 r  u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.444    u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.558 r  u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.558    u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.892 f  u_top_vga/u_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.668     2.559    u_top_vga/u_MouseCtl/plusOp3[9]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.303     2.862 r  u_top_vga/u_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.862    u_top_vga/u_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.319 r  u_top_vga/u_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.651     3.970    u_top_vga/u_MouseCtl/gtOp
    SLICE_X2Y12          LUT5 (Prop_lut5_I3_O)        0.329     4.299 r  u_top_vga/u_MouseCtl/x_pos[3]_i_1/O
                         net (fo=1, routed)           0.000     4.299    u_top_vga/u_MouseCtl/x_pos[3]_i_1_n_0
    SLICE_X2Y12          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.515     8.520    u_top_vga/u_MouseCtl/clk100MHz
    SLICE_X2Y12          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[3]/C
                         clock pessimism              0.564     9.083    
                         clock uncertainty           -0.074     9.009    
    SLICE_X2Y12          FDRE (Setup_fdre_C_D)        0.079     9.088    u_top_vga/u_MouseCtl/x_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          9.088    
                         arrival time                          -4.299    
  -------------------------------------------------------------------
                         slack                                  4.789    

Slack (MET) :             4.811ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/x_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.224ns  (logic 2.711ns (51.894%)  route 2.513ns (48.106%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 8.520 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.562    -0.950    u_top_vga/u_MouseCtl/clk100MHz
    SLICE_X8Y15          FDCE                                         r  u_top_vga/u_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDCE (Prop_fdce_C_Q)         0.518    -0.432 r  u_top_vga/u_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.219     0.788    u_top_vga/u_MouseCtl/x_overflow
    SLICE_X1Y12          LUT3 (Prop_lut3_I1_O)        0.124     0.912 r  u_top_vga/u_MouseCtl/x_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     0.912    u_top_vga/u_MouseCtl/x_pos[3]_i_6_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.444 r  u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.444    u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.558 r  u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.558    u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.892 f  u_top_vga/u_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.668     2.559    u_top_vga/u_MouseCtl/plusOp3[9]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.303     2.862 r  u_top_vga/u_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.862    u_top_vga/u_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.319 r  u_top_vga/u_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.626     3.946    u_top_vga/u_MouseCtl/gtOp
    SLICE_X2Y12          LUT5 (Prop_lut5_I3_O)        0.329     4.275 r  u_top_vga/u_MouseCtl/x_pos[1]_i_1/O
                         net (fo=1, routed)           0.000     4.275    u_top_vga/u_MouseCtl/x_pos[1]_i_1_n_0
    SLICE_X2Y12          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.515     8.520    u_top_vga/u_MouseCtl/clk100MHz
    SLICE_X2Y12          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[1]/C
                         clock pessimism              0.564     9.083    
                         clock uncertainty           -0.074     9.009    
    SLICE_X2Y12          FDRE (Setup_fdre_C_D)        0.077     9.086    u_top_vga/u_MouseCtl/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          9.086    
                         arrival time                          -4.275    
  -------------------------------------------------------------------
                         slack                                  4.811    

Slack (MET) :             4.860ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/x_pos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 2.711ns (52.388%)  route 2.464ns (47.612%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.562    -0.950    u_top_vga/u_MouseCtl/clk100MHz
    SLICE_X8Y15          FDCE                                         r  u_top_vga/u_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDCE (Prop_fdce_C_Q)         0.518    -0.432 r  u_top_vga/u_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.219     0.788    u_top_vga/u_MouseCtl/x_overflow
    SLICE_X1Y12          LUT3 (Prop_lut3_I1_O)        0.124     0.912 r  u_top_vga/u_MouseCtl/x_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     0.912    u_top_vga/u_MouseCtl/x_pos[3]_i_6_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.444 r  u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.444    u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.558 r  u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.558    u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.892 f  u_top_vga/u_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.668     2.559    u_top_vga/u_MouseCtl/plusOp3[9]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.303     2.862 r  u_top_vga/u_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.862    u_top_vga/u_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.319 r  u_top_vga/u_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.577     3.896    u_top_vga/u_MouseCtl/gtOp
    SLICE_X2Y13          LUT5 (Prop_lut5_I3_O)        0.329     4.225 r  u_top_vga/u_MouseCtl/x_pos[4]_i_1/O
                         net (fo=1, routed)           0.000     4.225    u_top_vga/u_MouseCtl/x_pos[4]_i_1_n_0
    SLICE_X2Y13          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.514     8.519    u_top_vga/u_MouseCtl/clk100MHz
    SLICE_X2Y13          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[4]/C
                         clock pessimism              0.564     9.082    
                         clock uncertainty           -0.074     9.008    
    SLICE_X2Y13          FDRE (Setup_fdre_C_D)        0.077     9.085    u_top_vga/u_MouseCtl/x_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          9.085    
                         arrival time                          -4.225    
  -------------------------------------------------------------------
                         slack                                  4.860    

Slack (MET) :             4.867ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/x_pos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 2.711ns (52.418%)  route 2.461ns (47.582%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.562    -0.950    u_top_vga/u_MouseCtl/clk100MHz
    SLICE_X8Y15          FDCE                                         r  u_top_vga/u_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDCE (Prop_fdce_C_Q)         0.518    -0.432 r  u_top_vga/u_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.219     0.788    u_top_vga/u_MouseCtl/x_overflow
    SLICE_X1Y12          LUT3 (Prop_lut3_I1_O)        0.124     0.912 r  u_top_vga/u_MouseCtl/x_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     0.912    u_top_vga/u_MouseCtl/x_pos[3]_i_6_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.444 r  u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.444    u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.558 r  u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.558    u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.892 f  u_top_vga/u_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.668     2.559    u_top_vga/u_MouseCtl/plusOp3[9]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.303     2.862 r  u_top_vga/u_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.862    u_top_vga/u_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.319 r  u_top_vga/u_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.574     3.893    u_top_vga/u_MouseCtl/gtOp
    SLICE_X2Y13          LUT5 (Prop_lut5_I3_O)        0.329     4.222 r  u_top_vga/u_MouseCtl/x_pos[5]_i_1/O
                         net (fo=1, routed)           0.000     4.222    u_top_vga/u_MouseCtl/x_pos[5]_i_1_n_0
    SLICE_X2Y13          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.514     8.519    u_top_vga/u_MouseCtl/clk100MHz
    SLICE_X2Y13          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[5]/C
                         clock pessimism              0.564     9.082    
                         clock uncertainty           -0.074     9.008    
    SLICE_X2Y13          FDRE (Setup_fdre_C_D)        0.081     9.089    u_top_vga/u_MouseCtl/x_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          9.089    
                         arrival time                          -4.222    
  -------------------------------------------------------------------
                         slack                                  4.867    

Slack (MET) :             4.942ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/x_pos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 2.711ns (53.210%)  route 2.384ns (46.790%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.562    -0.950    u_top_vga/u_MouseCtl/clk100MHz
    SLICE_X8Y15          FDCE                                         r  u_top_vga/u_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDCE (Prop_fdce_C_Q)         0.518    -0.432 r  u_top_vga/u_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.219     0.788    u_top_vga/u_MouseCtl/x_overflow
    SLICE_X1Y12          LUT3 (Prop_lut3_I1_O)        0.124     0.912 r  u_top_vga/u_MouseCtl/x_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     0.912    u_top_vga/u_MouseCtl/x_pos[3]_i_6_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.444 r  u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.444    u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.558 r  u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.558    u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.892 f  u_top_vga/u_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.668     2.559    u_top_vga/u_MouseCtl/plusOp3[9]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.303     2.862 r  u_top_vga/u_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.862    u_top_vga/u_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.319 r  u_top_vga/u_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.497     3.816    u_top_vga/u_MouseCtl/gtOp
    SLICE_X2Y13          LUT5 (Prop_lut5_I3_O)        0.329     4.145 r  u_top_vga/u_MouseCtl/x_pos[7]_i_1/O
                         net (fo=1, routed)           0.000     4.145    u_top_vga/u_MouseCtl/x_pos[7]_i_1_n_0
    SLICE_X2Y13          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.514     8.519    u_top_vga/u_MouseCtl/clk100MHz
    SLICE_X2Y13          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[7]/C
                         clock pessimism              0.564     9.082    
                         clock uncertainty           -0.074     9.008    
    SLICE_X2Y13          FDRE (Setup_fdre_C_D)        0.079     9.087    u_top_vga/u_MouseCtl/x_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                          -4.145    
  -------------------------------------------------------------------
                         slack                                  4.942    

Slack (MET) :             4.946ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/x_pos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.091ns  (logic 2.711ns (53.252%)  route 2.380ns (46.748%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.562    -0.950    u_top_vga/u_MouseCtl/clk100MHz
    SLICE_X8Y15          FDCE                                         r  u_top_vga/u_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDCE (Prop_fdce_C_Q)         0.518    -0.432 r  u_top_vga/u_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.219     0.788    u_top_vga/u_MouseCtl/x_overflow
    SLICE_X1Y12          LUT3 (Prop_lut3_I1_O)        0.124     0.912 r  u_top_vga/u_MouseCtl/x_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     0.912    u_top_vga/u_MouseCtl/x_pos[3]_i_6_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.444 r  u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.444    u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.558 r  u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.558    u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.892 f  u_top_vga/u_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.668     2.559    u_top_vga/u_MouseCtl/plusOp3[9]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.303     2.862 r  u_top_vga/u_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.862    u_top_vga/u_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.319 r  u_top_vga/u_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.493     3.812    u_top_vga/u_MouseCtl/gtOp
    SLICE_X2Y13          LUT5 (Prop_lut5_I3_O)        0.329     4.141 r  u_top_vga/u_MouseCtl/x_pos[6]_i_1/O
                         net (fo=1, routed)           0.000     4.141    u_top_vga/u_MouseCtl/x_pos[6]_i_1_n_0
    SLICE_X2Y13          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.514     8.519    u_top_vga/u_MouseCtl/clk100MHz
    SLICE_X2Y13          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[6]/C
                         clock pessimism              0.564     9.082    
                         clock uncertainty           -0.074     9.008    
    SLICE_X2Y13          FDRE (Setup_fdre_C_D)        0.079     9.087    u_top_vga/u_MouseCtl/x_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                          -4.141    
  -------------------------------------------------------------------
                         slack                                  4.946    

Slack (MET) :             5.083ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/x_pos_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 2.711ns (54.730%)  route 2.242ns (45.270%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.562    -0.950    u_top_vga/u_MouseCtl/clk100MHz
    SLICE_X8Y15          FDCE                                         r  u_top_vga/u_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDCE (Prop_fdce_C_Q)         0.518    -0.432 r  u_top_vga/u_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.219     0.788    u_top_vga/u_MouseCtl/x_overflow
    SLICE_X1Y12          LUT3 (Prop_lut3_I1_O)        0.124     0.912 r  u_top_vga/u_MouseCtl/x_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     0.912    u_top_vga/u_MouseCtl/x_pos[3]_i_6_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.444 r  u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.444    u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.558 r  u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.558    u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.892 f  u_top_vga/u_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.668     2.559    u_top_vga/u_MouseCtl/plusOp3[9]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.303     2.862 r  u_top_vga/u_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.862    u_top_vga/u_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.319 f  u_top_vga/u_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.356     3.675    u_top_vga/u_MouseCtl/gtOp
    SLICE_X2Y14          LUT3 (Prop_lut3_I0_O)        0.329     4.004 r  u_top_vga/u_MouseCtl/x_pos[11]_i_1/O
                         net (fo=1, routed)           0.000     4.004    u_top_vga/u_MouseCtl/x_pos[11]_i_1_n_0
    SLICE_X2Y14          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.514     8.519    u_top_vga/u_MouseCtl/clk100MHz
    SLICE_X2Y14          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[11]/C
                         clock pessimism              0.564     9.082    
                         clock uncertainty           -0.074     9.008    
    SLICE_X2Y14          FDRE (Setup_fdre_C_D)        0.079     9.087    u_top_vga/u_MouseCtl/x_pos_reg[11]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                          -4.004    
  -------------------------------------------------------------------
                         slack                                  5.083    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/x_pos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 2.711ns (54.796%)  route 2.236ns (45.204%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.562    -0.950    u_top_vga/u_MouseCtl/clk100MHz
    SLICE_X8Y15          FDCE                                         r  u_top_vga/u_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDCE (Prop_fdce_C_Q)         0.518    -0.432 r  u_top_vga/u_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.219     0.788    u_top_vga/u_MouseCtl/x_overflow
    SLICE_X1Y12          LUT3 (Prop_lut3_I1_O)        0.124     0.912 r  u_top_vga/u_MouseCtl/x_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     0.912    u_top_vga/u_MouseCtl/x_pos[3]_i_6_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.444 r  u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.444    u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.558 r  u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.558    u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.892 f  u_top_vga/u_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.668     2.559    u_top_vga/u_MouseCtl/plusOp3[9]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.303     2.862 r  u_top_vga/u_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.862    u_top_vga/u_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.319 r  u_top_vga/u_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.350     3.669    u_top_vga/u_MouseCtl/gtOp
    SLICE_X2Y14          LUT5 (Prop_lut5_I3_O)        0.329     3.998 r  u_top_vga/u_MouseCtl/x_pos[10]_i_1/O
                         net (fo=1, routed)           0.000     3.998    u_top_vga/u_MouseCtl/x_pos[10]_i_1_n_0
    SLICE_X2Y14          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.514     8.519    u_top_vga/u_MouseCtl/clk100MHz
    SLICE_X2Y14          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[10]/C
                         clock pessimism              0.564     9.082    
                         clock uncertainty           -0.074     9.008    
    SLICE_X2Y14          FDRE (Setup_fdre_C_D)        0.077     9.085    u_top_vga/u_MouseCtl/x_pos_reg[10]
  -------------------------------------------------------------------
                         required time                          9.085    
                         arrival time                          -3.998    
  -------------------------------------------------------------------
                         slack                                  5.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_clk_wiz_0/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_wiz_0/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk_wiz_0/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.894 r  u_clk_wiz_0/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.838    u_clk_wiz_0/inst/seq_reg1[0]
    SLICE_X35Y46         FDRE                                         r  u_clk_wiz_0/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk_wiz_0/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.075    -0.960    u_clk_wiz_0/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_parity_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.686%)  route 0.077ns (29.314%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.558    -0.623    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X11Y19         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[2]/Q
                         net (fo=3, routed)           0.077    -0.405    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CONV_INTEGER[1]
    SLICE_X10Y19         LUT5 (Prop_lut5_I3_O)        0.045    -0.360 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_parity_i_1/O
                         net (fo=1, routed)           0.000    -0.360    u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_parity_i_1_n_0
    SLICE_X10Y19         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.826    -0.864    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X10Y19         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_parity_reg/C
                         clock pessimism              0.253    -0.610    
    SLICE_X10Y19         FDRE (Hold_fdre_C_D)         0.121    -0.489    u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_parity_reg
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.032%)  route 0.073ns (25.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.560    -0.621    u_top_vga/u_MouseCtl/clk100MHz
    SLICE_X8Y17          FDCE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[3]/Q
                         net (fo=3, routed)           0.073    -0.384    u_top_vga/u_MouseCtl/Inst_Ps2Interface/Q[3]
    SLICE_X9Y17          LUT6 (Prop_lut6_I1_O)        0.045    -0.339 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.339    u_top_vga/u_MouseCtl/Inst_Ps2Interface_n_36
    SLICE_X9Y17          FDCE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.828    -0.862    u_top_vga/u_MouseCtl/clk100MHz
    SLICE_X9Y17          FDCE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.253    -0.608    
    SLICE_X9Y17          FDCE (Hold_fdce_C_D)         0.091    -0.517    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.623%)  route 0.138ns (49.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.558    -0.623    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X11Y19         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[2]/Q
                         net (fo=3, routed)           0.138    -0.345    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CONV_INTEGER[1]
    SLICE_X9Y19          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.826    -0.864    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X9Y19          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_data_reg[1]/C
                         clock pessimism              0.274    -0.589    
    SLICE_X9Y19          FDRE (Hold_fdre_C_D)         0.066    -0.523    u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_inter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.617%)  route 0.131ns (41.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.561    -0.620    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X11Y16         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_inter_reg/Q
                         net (fo=6, routed)           0.131    -0.348    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_inter
    SLICE_X10Y16         LUT6 (Prop_lut6_I0_O)        0.045    -0.303 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count[1]_i_1_n_0
    SLICE_X10Y16         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.829    -0.861    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X10Y16         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[1]/C
                         clock pessimism              0.253    -0.607    
    SLICE_X10Y16         FDRE (Hold_fdre_C_D)         0.120    -0.487    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_inter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.887%)  route 0.135ns (42.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.561    -0.620    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X11Y16         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_inter_reg/Q
                         net (fo=6, routed)           0.135    -0.344    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_inter
    SLICE_X10Y16         LUT6 (Prop_lut6_I0_O)        0.045    -0.299 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count[2]_i_1_n_0
    SLICE_X10Y16         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.829    -0.861    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X10Y16         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[2]/C
                         clock pessimism              0.253    -0.607    
    SLICE_X10Y16         FDRE (Hold_fdre_C_D)         0.121    -0.486    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u_clk_wiz_0/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_wiz_0/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk_wiz_0/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.907 r  u_clk_wiz_0/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.852    u_clk_wiz_0/inst/seq_reg1[6]
    SLICE_X35Y46         FDRE                                         r  u_clk_wiz_0/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk_wiz_0/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006    -1.041    u_clk_wiz_0/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          1.041    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.538%)  route 0.127ns (47.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.558    -0.623    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X11Y19         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[8]/Q
                         net (fo=3, routed)           0.127    -0.355    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CONV_INTEGER[7]
    SLICE_X10Y17         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.828    -0.862    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X10Y17         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_data_reg[7]/C
                         clock pessimism              0.254    -0.607    
    SLICE_X10Y17         FDRE (Hold_fdre_C_D)         0.063    -0.544    u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_inter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.619%)  route 0.143ns (43.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.564    -0.617    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X11Y11         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_inter_reg/Q
                         net (fo=6, routed)           0.143    -0.334    u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_inter
    SLICE_X10Y10         LUT6 (Prop_lut6_I0_O)        0.045    -0.289 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count[3]_i_1_n_0
    SLICE_X10Y10         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.834    -0.856    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X10Y10         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[3]/C
                         clock pessimism              0.254    -0.601    
    SLICE_X10Y10         FDRE (Hold_fdre_C_D)         0.121    -0.480    u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/y_inc_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.209ns (70.487%)  route 0.088ns (29.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.560    -0.621    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X10Y17         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_data_reg[6]/Q
                         net (fo=9, routed)           0.088    -0.370    u_top_vga/u_MouseCtl/Inst_Ps2Interface/p_0_in
    SLICE_X11Y17         LUT6 (Prop_lut6_I2_O)        0.045    -0.325 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/y_inc[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    u_top_vga/u_MouseCtl/Inst_Ps2Interface_n_42
    SLICE_X11Y17         FDCE                                         r  u_top_vga/u_MouseCtl/y_inc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.828    -0.862    u_top_vga/u_MouseCtl/clk100MHz
    SLICE_X11Y17         FDCE                                         r  u_top_vga/u_MouseCtl/y_inc_reg[6]/C
                         clock pessimism              0.253    -0.608    
    SLICE_X11Y17         FDCE (Hold_fdce_C_D)         0.091    -0.517    u_top_vga/u_MouseCtl/y_inc_reg[6]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHz_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    u_clk_wiz_0/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y0      u_clk_wiz_0/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0/inst/seq_reg1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk40MHz_clk_wiz_0
  To Clock:  clk40MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.222ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.222ns  (required time - arrival time)
  Source:                 u_top_vga/xpos_buf_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[11]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.228ns  (logic 2.396ns (33.147%)  route 4.832ns (66.853%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 23.514 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         1.636    -0.876    u_top_vga/clk40MHz
    SLICE_X1Y10          FDRE                                         r  u_top_vga/xpos_buf_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  u_top_vga/xpos_buf_out_reg[3]/Q
                         net (fo=4, routed)           0.858     0.438    u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__1_i_1_0[2]
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.094 r  u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.094    u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry_i_5__0_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.208 r  u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.208    u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__0_i_5_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.430 f  u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.944     2.374    u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__1_i_5_n_7
    SLICE_X1Y9           LUT1 (Prop_lut1_I0_O)        0.299     2.673 r  u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     2.673    u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__1_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.074 f  u_top_vga/u_draw_mouse/u_MouseDisplay/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.886     3.960    u_top_vga/u_paint_panel/CO[0]
    SLICE_X3Y10          LUT2 (Prop_lut2_I0_O)        0.124     4.084 f  u_top_vga/u_paint_panel/rgb_out[11]_i_5/O
                         net (fo=7, routed)           0.775     4.859    u_top_vga/u_paint_panel/rgb_out[11]_i_5_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I3_O)        0.124     4.983 r  u_top_vga/u_paint_panel/rgb_out[11]_i_1/O
                         net (fo=12, routed)          1.370     6.353    u_top_vga/u_draw_mouse/u_MouseDisplay/SS[0]
    SLICE_X0Y18          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[11]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         1.509    23.514    u_top_vga/u_draw_mouse/u_MouseDisplay/clk40MHz
    SLICE_X0Y18          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[11]_lopt_replica/C
                         clock pessimism              0.578    24.091    
                         clock uncertainty           -0.087    24.004    
    SLICE_X0Y18          FDSE (Setup_fdse_C_S)       -0.429    23.575    u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         23.575    
                         arrival time                          -6.353    
  -------------------------------------------------------------------
                         slack                                 17.222    

Slack (MET) :             17.222ns  (required time - arrival time)
  Source:                 u_top_vga/xpos_buf_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[11]_lopt_replica_2/S
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.228ns  (logic 2.396ns (33.147%)  route 4.832ns (66.853%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 23.514 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         1.636    -0.876    u_top_vga/clk40MHz
    SLICE_X1Y10          FDRE                                         r  u_top_vga/xpos_buf_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  u_top_vga/xpos_buf_out_reg[3]/Q
                         net (fo=4, routed)           0.858     0.438    u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__1_i_1_0[2]
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.094 r  u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.094    u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry_i_5__0_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.208 r  u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.208    u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__0_i_5_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.430 f  u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.944     2.374    u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__1_i_5_n_7
    SLICE_X1Y9           LUT1 (Prop_lut1_I0_O)        0.299     2.673 r  u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     2.673    u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__1_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.074 f  u_top_vga/u_draw_mouse/u_MouseDisplay/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.886     3.960    u_top_vga/u_paint_panel/CO[0]
    SLICE_X3Y10          LUT2 (Prop_lut2_I0_O)        0.124     4.084 f  u_top_vga/u_paint_panel/rgb_out[11]_i_5/O
                         net (fo=7, routed)           0.775     4.859    u_top_vga/u_paint_panel/rgb_out[11]_i_5_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I3_O)        0.124     4.983 r  u_top_vga/u_paint_panel/rgb_out[11]_i_1/O
                         net (fo=12, routed)          1.370     6.353    u_top_vga/u_draw_mouse/u_MouseDisplay/SS[0]
    SLICE_X0Y18          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[11]_lopt_replica_2/S
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         1.509    23.514    u_top_vga/u_draw_mouse/u_MouseDisplay/clk40MHz
    SLICE_X0Y18          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[11]_lopt_replica_2/C
                         clock pessimism              0.578    24.091    
                         clock uncertainty           -0.087    24.004    
    SLICE_X0Y18          FDSE (Setup_fdse_C_S)       -0.429    23.575    u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[11]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         23.575    
                         arrival time                          -6.353    
  -------------------------------------------------------------------
                         slack                                 17.222    

Slack (MET) :             17.222ns  (required time - arrival time)
  Source:                 u_top_vga/xpos_buf_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.228ns  (logic 2.396ns (33.147%)  route 4.832ns (66.853%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 23.514 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         1.636    -0.876    u_top_vga/clk40MHz
    SLICE_X1Y10          FDRE                                         r  u_top_vga/xpos_buf_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  u_top_vga/xpos_buf_out_reg[3]/Q
                         net (fo=4, routed)           0.858     0.438    u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__1_i_1_0[2]
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.094 r  u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.094    u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry_i_5__0_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.208 r  u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.208    u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__0_i_5_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.430 f  u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.944     2.374    u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__1_i_5_n_7
    SLICE_X1Y9           LUT1 (Prop_lut1_I0_O)        0.299     2.673 r  u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     2.673    u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__1_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.074 f  u_top_vga/u_draw_mouse/u_MouseDisplay/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.886     3.960    u_top_vga/u_paint_panel/CO[0]
    SLICE_X3Y10          LUT2 (Prop_lut2_I0_O)        0.124     4.084 f  u_top_vga/u_paint_panel/rgb_out[11]_i_5/O
                         net (fo=7, routed)           0.775     4.859    u_top_vga/u_paint_panel/rgb_out[11]_i_5_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I3_O)        0.124     4.983 r  u_top_vga/u_paint_panel/rgb_out[11]_i_1/O
                         net (fo=12, routed)          1.370     6.353    u_top_vga/u_draw_mouse/u_MouseDisplay/SS[0]
    SLICE_X0Y18          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         1.509    23.514    u_top_vga/u_draw_mouse/u_MouseDisplay/clk40MHz
    SLICE_X0Y18          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[3]/C
                         clock pessimism              0.578    24.091    
                         clock uncertainty           -0.087    24.004    
    SLICE_X0Y18          FDSE (Setup_fdse_C_S)       -0.429    23.575    u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[3]
  -------------------------------------------------------------------
                         required time                         23.575    
                         arrival time                          -6.353    
  -------------------------------------------------------------------
                         slack                                 17.222    

Slack (MET) :             17.222ns  (required time - arrival time)
  Source:                 u_top_vga/xpos_buf_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[3]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.228ns  (logic 2.396ns (33.147%)  route 4.832ns (66.853%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 23.514 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         1.636    -0.876    u_top_vga/clk40MHz
    SLICE_X1Y10          FDRE                                         r  u_top_vga/xpos_buf_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  u_top_vga/xpos_buf_out_reg[3]/Q
                         net (fo=4, routed)           0.858     0.438    u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__1_i_1_0[2]
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.094 r  u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.094    u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry_i_5__0_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.208 r  u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.208    u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__0_i_5_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.430 f  u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.944     2.374    u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__1_i_5_n_7
    SLICE_X1Y9           LUT1 (Prop_lut1_I0_O)        0.299     2.673 r  u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     2.673    u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__1_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.074 f  u_top_vga/u_draw_mouse/u_MouseDisplay/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.886     3.960    u_top_vga/u_paint_panel/CO[0]
    SLICE_X3Y10          LUT2 (Prop_lut2_I0_O)        0.124     4.084 f  u_top_vga/u_paint_panel/rgb_out[11]_i_5/O
                         net (fo=7, routed)           0.775     4.859    u_top_vga/u_paint_panel/rgb_out[11]_i_5_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I3_O)        0.124     4.983 r  u_top_vga/u_paint_panel/rgb_out[11]_i_1/O
                         net (fo=12, routed)          1.370     6.353    u_top_vga/u_draw_mouse/u_MouseDisplay/SS[0]
    SLICE_X0Y18          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[3]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         1.509    23.514    u_top_vga/u_draw_mouse/u_MouseDisplay/clk40MHz
    SLICE_X0Y18          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[3]_lopt_replica/C
                         clock pessimism              0.578    24.091    
                         clock uncertainty           -0.087    24.004    
    SLICE_X0Y18          FDSE (Setup_fdse_C_S)       -0.429    23.575    u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         23.575    
                         arrival time                          -6.353    
  -------------------------------------------------------------------
                         slack                                 17.222    

Slack (MET) :             17.227ns  (required time - arrival time)
  Source:                 u_top_vga/xpos_buf_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.224ns  (logic 2.396ns (33.167%)  route 4.828ns (66.833%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 23.514 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         1.636    -0.876    u_top_vga/clk40MHz
    SLICE_X1Y10          FDRE                                         r  u_top_vga/xpos_buf_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  u_top_vga/xpos_buf_out_reg[3]/Q
                         net (fo=4, routed)           0.858     0.438    u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__1_i_1_0[2]
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.094 r  u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.094    u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry_i_5__0_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.208 r  u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.208    u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__0_i_5_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.430 f  u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.944     2.374    u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__1_i_5_n_7
    SLICE_X1Y9           LUT1 (Prop_lut1_I0_O)        0.299     2.673 r  u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     2.673    u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__1_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.074 f  u_top_vga/u_draw_mouse/u_MouseDisplay/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.886     3.960    u_top_vga/u_paint_panel/CO[0]
    SLICE_X3Y10          LUT2 (Prop_lut2_I0_O)        0.124     4.084 f  u_top_vga/u_paint_panel/rgb_out[11]_i_5/O
                         net (fo=7, routed)           0.775     4.859    u_top_vga/u_paint_panel/rgb_out[11]_i_5_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I3_O)        0.124     4.983 r  u_top_vga/u_paint_panel/rgb_out[11]_i_1/O
                         net (fo=12, routed)          1.366     6.348    u_top_vga/u_draw_mouse/u_MouseDisplay/SS[0]
    SLICE_X1Y18          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         1.509    23.514    u_top_vga/u_draw_mouse/u_MouseDisplay/clk40MHz
    SLICE_X1Y18          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[11]/C
                         clock pessimism              0.578    24.091    
                         clock uncertainty           -0.087    24.004    
    SLICE_X1Y18          FDSE (Setup_fdse_C_S)       -0.429    23.575    u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[11]
  -------------------------------------------------------------------
                         required time                         23.575    
                         arrival time                          -6.348    
  -------------------------------------------------------------------
                         slack                                 17.227    

Slack (MET) :             17.412ns  (required time - arrival time)
  Source:                 u_top_vga/xpos_buf_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.946ns  (logic 2.396ns (34.493%)  route 4.550ns (65.507%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 23.516 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         1.636    -0.876    u_top_vga/clk40MHz
    SLICE_X1Y10          FDRE                                         r  u_top_vga/xpos_buf_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  u_top_vga/xpos_buf_out_reg[3]/Q
                         net (fo=4, routed)           0.858     0.438    u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__1_i_1_0[2]
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.094 r  u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.094    u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry_i_5__0_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.208 r  u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.208    u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__0_i_5_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.430 f  u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.944     2.374    u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__1_i_5_n_7
    SLICE_X1Y9           LUT1 (Prop_lut1_I0_O)        0.299     2.673 r  u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     2.673    u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__1_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.074 f  u_top_vga/u_draw_mouse/u_MouseDisplay/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.886     3.960    u_top_vga/u_paint_panel/CO[0]
    SLICE_X3Y10          LUT2 (Prop_lut2_I0_O)        0.124     4.084 f  u_top_vga/u_paint_panel/rgb_out[11]_i_5/O
                         net (fo=7, routed)           0.775     4.859    u_top_vga/u_paint_panel/rgb_out[11]_i_5_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I3_O)        0.124     4.983 r  u_top_vga/u_paint_panel/rgb_out[11]_i_1/O
                         net (fo=12, routed)          1.088     6.071    u_top_vga/u_draw_mouse/u_MouseDisplay/SS[0]
    SLICE_X2Y17          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         1.511    23.516    u_top_vga/u_draw_mouse/u_MouseDisplay/clk40MHz
    SLICE_X2Y17          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[1]/C
                         clock pessimism              0.578    24.093    
                         clock uncertainty           -0.087    24.006    
    SLICE_X2Y17          FDSE (Setup_fdse_C_S)       -0.524    23.482    u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[1]
  -------------------------------------------------------------------
                         required time                         23.482    
                         arrival time                          -6.071    
  -------------------------------------------------------------------
                         slack                                 17.412    

Slack (MET) :             17.412ns  (required time - arrival time)
  Source:                 u_top_vga/xpos_buf_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[1]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.946ns  (logic 2.396ns (34.493%)  route 4.550ns (65.507%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 23.516 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         1.636    -0.876    u_top_vga/clk40MHz
    SLICE_X1Y10          FDRE                                         r  u_top_vga/xpos_buf_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  u_top_vga/xpos_buf_out_reg[3]/Q
                         net (fo=4, routed)           0.858     0.438    u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__1_i_1_0[2]
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.094 r  u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.094    u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry_i_5__0_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.208 r  u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.208    u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__0_i_5_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.430 f  u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.944     2.374    u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__1_i_5_n_7
    SLICE_X1Y9           LUT1 (Prop_lut1_I0_O)        0.299     2.673 r  u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     2.673    u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__1_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.074 f  u_top_vga/u_draw_mouse/u_MouseDisplay/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.886     3.960    u_top_vga/u_paint_panel/CO[0]
    SLICE_X3Y10          LUT2 (Prop_lut2_I0_O)        0.124     4.084 f  u_top_vga/u_paint_panel/rgb_out[11]_i_5/O
                         net (fo=7, routed)           0.775     4.859    u_top_vga/u_paint_panel/rgb_out[11]_i_5_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I3_O)        0.124     4.983 r  u_top_vga/u_paint_panel/rgb_out[11]_i_1/O
                         net (fo=12, routed)          1.088     6.071    u_top_vga/u_draw_mouse/u_MouseDisplay/SS[0]
    SLICE_X2Y17          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[1]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         1.511    23.516    u_top_vga/u_draw_mouse/u_MouseDisplay/clk40MHz
    SLICE_X2Y17          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[1]_lopt_replica/C
                         clock pessimism              0.578    24.093    
                         clock uncertainty           -0.087    24.006    
    SLICE_X2Y17          FDSE (Setup_fdse_C_S)       -0.524    23.482    u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         23.482    
                         arrival time                          -6.071    
  -------------------------------------------------------------------
                         slack                                 17.412    

Slack (MET) :             17.507ns  (required time - arrival time)
  Source:                 u_top_vga/xpos_buf_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.946ns  (logic 2.396ns (34.493%)  route 4.550ns (65.507%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 23.516 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         1.636    -0.876    u_top_vga/clk40MHz
    SLICE_X1Y10          FDRE                                         r  u_top_vga/xpos_buf_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  u_top_vga/xpos_buf_out_reg[3]/Q
                         net (fo=4, routed)           0.858     0.438    u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__1_i_1_0[2]
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.094 r  u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.094    u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry_i_5__0_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.208 r  u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.208    u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__0_i_5_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.430 f  u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.944     2.374    u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__1_i_5_n_7
    SLICE_X1Y9           LUT1 (Prop_lut1_I0_O)        0.299     2.673 r  u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     2.673    u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__1_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.074 f  u_top_vga/u_draw_mouse/u_MouseDisplay/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.886     3.960    u_top_vga/u_paint_panel/CO[0]
    SLICE_X3Y10          LUT2 (Prop_lut2_I0_O)        0.124     4.084 f  u_top_vga/u_paint_panel/rgb_out[11]_i_5/O
                         net (fo=7, routed)           0.775     4.859    u_top_vga/u_paint_panel/rgb_out[11]_i_5_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I3_O)        0.124     4.983 r  u_top_vga/u_paint_panel/rgb_out[11]_i_1/O
                         net (fo=12, routed)          1.088     6.071    u_top_vga/u_draw_mouse/u_MouseDisplay/SS[0]
    SLICE_X3Y17          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         1.511    23.516    u_top_vga/u_draw_mouse/u_MouseDisplay/clk40MHz
    SLICE_X3Y17          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[6]/C
                         clock pessimism              0.578    24.093    
                         clock uncertainty           -0.087    24.006    
    SLICE_X3Y17          FDSE (Setup_fdse_C_S)       -0.429    23.577    u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[6]
  -------------------------------------------------------------------
                         required time                         23.577    
                         arrival time                          -6.071    
  -------------------------------------------------------------------
                         slack                                 17.507    

Slack (MET) :             17.507ns  (required time - arrival time)
  Source:                 u_top_vga/xpos_buf_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[6]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.946ns  (logic 2.396ns (34.493%)  route 4.550ns (65.507%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 23.516 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         1.636    -0.876    u_top_vga/clk40MHz
    SLICE_X1Y10          FDRE                                         r  u_top_vga/xpos_buf_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  u_top_vga/xpos_buf_out_reg[3]/Q
                         net (fo=4, routed)           0.858     0.438    u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__1_i_1_0[2]
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.094 r  u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.094    u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry_i_5__0_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.208 r  u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.208    u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__0_i_5_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.430 f  u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.944     2.374    u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__1_i_5_n_7
    SLICE_X1Y9           LUT1 (Prop_lut1_I0_O)        0.299     2.673 r  u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     2.673    u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__1_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.074 f  u_top_vga/u_draw_mouse/u_MouseDisplay/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.886     3.960    u_top_vga/u_paint_panel/CO[0]
    SLICE_X3Y10          LUT2 (Prop_lut2_I0_O)        0.124     4.084 f  u_top_vga/u_paint_panel/rgb_out[11]_i_5/O
                         net (fo=7, routed)           0.775     4.859    u_top_vga/u_paint_panel/rgb_out[11]_i_5_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I3_O)        0.124     4.983 r  u_top_vga/u_paint_panel/rgb_out[11]_i_1/O
                         net (fo=12, routed)          1.088     6.071    u_top_vga/u_draw_mouse/u_MouseDisplay/SS[0]
    SLICE_X3Y17          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[6]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         1.511    23.516    u_top_vga/u_draw_mouse/u_MouseDisplay/clk40MHz
    SLICE_X3Y17          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[6]_lopt_replica/C
                         clock pessimism              0.578    24.093    
                         clock uncertainty           -0.087    24.006    
    SLICE_X3Y17          FDSE (Setup_fdse_C_S)       -0.429    23.577    u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         23.577    
                         arrival time                          -6.071    
  -------------------------------------------------------------------
                         slack                                 17.507    

Slack (MET) :             17.507ns  (required time - arrival time)
  Source:                 u_top_vga/xpos_buf_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.946ns  (logic 2.396ns (34.493%)  route 4.550ns (65.507%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 23.516 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         1.636    -0.876    u_top_vga/clk40MHz
    SLICE_X1Y10          FDRE                                         r  u_top_vga/xpos_buf_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  u_top_vga/xpos_buf_out_reg[3]/Q
                         net (fo=4, routed)           0.858     0.438    u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__1_i_1_0[2]
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.094 r  u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.094    u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry_i_5__0_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.208 r  u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.208    u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__0_i_5_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.430 f  u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.944     2.374    u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__1_i_5_n_7
    SLICE_X1Y9           LUT1 (Prop_lut1_I0_O)        0.299     2.673 r  u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     2.673    u_top_vga/u_draw_mouse/u_MouseDisplay/i__carry__1_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.074 f  u_top_vga/u_draw_mouse/u_MouseDisplay/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.886     3.960    u_top_vga/u_paint_panel/CO[0]
    SLICE_X3Y10          LUT2 (Prop_lut2_I0_O)        0.124     4.084 f  u_top_vga/u_paint_panel/rgb_out[11]_i_5/O
                         net (fo=7, routed)           0.775     4.859    u_top_vga/u_paint_panel/rgb_out[11]_i_5_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I3_O)        0.124     4.983 r  u_top_vga/u_paint_panel/rgb_out[11]_i_1/O
                         net (fo=12, routed)          1.088     6.071    u_top_vga/u_draw_mouse/u_MouseDisplay/SS[0]
    SLICE_X3Y17          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         1.511    23.516    u_top_vga/u_draw_mouse/u_MouseDisplay/clk40MHz
    SLICE_X3Y17          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[7]/C
                         clock pessimism              0.578    24.093    
                         clock uncertainty           -0.087    24.006    
    SLICE_X3Y17          FDSE (Setup_fdse_C_S)       -0.429    23.577    u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[7]
  -------------------------------------------------------------------
                         required time                         23.577    
                         arrival time                          -6.071    
  -------------------------------------------------------------------
                         slack                                 17.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_top_vga/u_char_rom/char_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.856%)  route 0.204ns (59.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         0.566    -0.615    u_top_vga/u_char_rom/clk40MHz
    SLICE_X9Y5           FDRE                                         r  u_top_vga/u_char_rom/char_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  u_top_vga/u_char_rom/char_code_reg[5]/Q
                         net (fo=1, routed)           0.204    -0.270    u_top_vga/u_font_rom/ADDRARDADDR[9]
    RAMB18_X0Y2          RAMB18E1                                     r  u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         0.877    -0.812    u_top_vga/u_font_rom/clk40MHz
    RAMB18_X0Y2          RAMB18E1                                     r  u_top_vga/u_font_rom/char_line_pixels_reg/CLKARDCLK
                         clock pessimism              0.254    -0.558    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.375    u_top_vga/u_font_rom/char_line_pixels_reg
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 u_top_vga/u_char_rom/char_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.332%)  route 0.209ns (59.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         0.566    -0.615    u_top_vga/u_char_rom/clk40MHz
    SLICE_X9Y5           FDRE                                         r  u_top_vga/u_char_rom/char_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  u_top_vga/u_char_rom/char_code_reg[1]/Q
                         net (fo=1, routed)           0.209    -0.266    u_top_vga/u_font_rom/ADDRARDADDR[5]
    RAMB18_X0Y2          RAMB18E1                                     r  u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         0.877    -0.812    u_top_vga/u_font_rom/clk40MHz
    RAMB18_X0Y2          RAMB18E1                                     r  u_top_vga/u_font_rom/char_line_pixels_reg/CLKARDCLK
                         clock pessimism              0.254    -0.558    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.375    u_top_vga/u_font_rom/char_line_pixels_reg
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 u_top_vga/u_char_rom/char_code_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.310%)  route 0.209ns (59.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         0.566    -0.615    u_top_vga/u_char_rom/clk40MHz
    SLICE_X9Y5           FDRE                                         r  u_top_vga/u_char_rom/char_code_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  u_top_vga/u_char_rom/char_code_reg[0]/Q
                         net (fo=1, routed)           0.209    -0.266    u_top_vga/u_font_rom/ADDRARDADDR[4]
    RAMB18_X0Y2          RAMB18E1                                     r  u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         0.877    -0.812    u_top_vga/u_font_rom/clk40MHz
    RAMB18_X0Y2          RAMB18E1                                     r  u_top_vga/u_font_rom/char_line_pixels_reg/CLKARDCLK
                         clock pessimism              0.254    -0.558    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.375    u_top_vga/u_font_rom/char_line_pixels_reg
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_top_vga/u_char_rom/char_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.102%)  route 0.211ns (59.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         0.566    -0.615    u_top_vga/u_char_rom/clk40MHz
    SLICE_X9Y5           FDRE                                         r  u_top_vga/u_char_rom/char_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  u_top_vga/u_char_rom/char_code_reg[4]/Q
                         net (fo=1, routed)           0.211    -0.264    u_top_vga/u_font_rom/ADDRARDADDR[8]
    RAMB18_X0Y2          RAMB18E1                                     r  u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         0.877    -0.812    u_top_vga/u_font_rom/clk40MHz
    RAMB18_X0Y2          RAMB18E1                                     r  u_top_vga/u_font_rom/char_line_pixels_reg/CLKARDCLK
                         clock pessimism              0.254    -0.558    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.375    u_top_vga/u_font_rom/char_line_pixels_reg
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_char/u_delay/del_mem_reg[0][33]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect_char/u_delay/delay_stage[1].del_mem_reg[1][33]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         0.593    -0.588    u_top_vga/u_draw_rect_char/u_delay/clk40MHz
    SLICE_X5Y6           FDRE                                         r  u_top_vga/u_draw_rect_char/u_delay/del_mem_reg[0][33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  u_top_vga/u_draw_rect_char/u_delay/del_mem_reg[0][33]/Q
                         net (fo=1, routed)           0.056    -0.391    u_top_vga/u_draw_rect_char/u_delay/del_mem_reg[0]_0[33]
    SLICE_X5Y6           FDRE                                         r  u_top_vga/u_draw_rect_char/u_delay/delay_stage[1].del_mem_reg[1][33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         0.864    -0.826    u_top_vga/u_draw_rect_char/u_delay/clk40MHz
    SLICE_X5Y6           FDRE                                         r  u_top_vga/u_draw_rect_char/u_delay/delay_stage[1].del_mem_reg[1][33]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X5Y6           FDRE (Hold_fdre_C_D)         0.076    -0.512    u_top_vga/u_draw_rect_char/u_delay/delay_stage[1].del_mem_reg[1][33]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_bg/vga_out\\.hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect_char/u_delay/del_mem_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         0.566    -0.615    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X9Y6           FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.418    u_top_vga/u_draw_rect_char/u_delay/del_mem_reg[0][25]_0[9]
    SLICE_X9Y6           FDRE                                         r  u_top_vga/u_draw_rect_char/u_delay/del_mem_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         0.836    -0.854    u_top_vga/u_draw_rect_char/u_delay/clk40MHz
    SLICE_X9Y6           FDRE                                         r  u_top_vga/u_draw_rect_char/u_delay/del_mem_reg[0][16]/C
                         clock pessimism              0.238    -0.615    
    SLICE_X9Y6           FDRE (Hold_fdre_C_D)         0.075    -0.540    u_top_vga/u_draw_rect_char/u_delay/del_mem_reg[0][16]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_char/u_delay/del_mem_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect_char/u_delay/delay_stage[1].del_mem_reg[1][23]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         0.592    -0.589    u_top_vga/u_draw_rect_char/u_delay/clk40MHz
    SLICE_X4Y7           FDRE                                         r  u_top_vga/u_draw_rect_char/u_delay/del_mem_reg[0][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  u_top_vga/u_draw_rect_char/u_delay/del_mem_reg[0][23]/Q
                         net (fo=1, routed)           0.059    -0.390    u_top_vga/u_draw_rect_char/u_delay/del_mem_reg[0]_0[23]
    SLICE_X4Y7           FDRE                                         r  u_top_vga/u_draw_rect_char/u_delay/delay_stage[1].del_mem_reg[1][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         0.863    -0.827    u_top_vga/u_draw_rect_char/u_delay/clk40MHz
    SLICE_X4Y7           FDRE                                         r  u_top_vga/u_draw_rect_char/u_delay/delay_stage[1].del_mem_reg[1][23]/C
                         clock pessimism              0.237    -0.589    
    SLICE_X4Y7           FDRE (Hold_fdre_C_D)         0.076    -0.513    u_top_vga/u_draw_rect_char/u_delay/delay_stage[1].del_mem_reg[1][23]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_char/u_delay/del_mem_reg[0][31]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect_char/u_delay/delay_stage[1].del_mem_reg[1][31]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         0.592    -0.589    u_top_vga/u_draw_rect_char/u_delay/clk40MHz
    SLICE_X4Y7           FDRE                                         r  u_top_vga/u_draw_rect_char/u_delay/del_mem_reg[0][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  u_top_vga/u_draw_rect_char/u_delay/del_mem_reg[0][31]/Q
                         net (fo=1, routed)           0.062    -0.387    u_top_vga/u_draw_rect_char/u_delay/del_mem_reg[0]_0[31]
    SLICE_X4Y7           FDRE                                         r  u_top_vga/u_draw_rect_char/u_delay/delay_stage[1].del_mem_reg[1][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         0.863    -0.827    u_top_vga/u_draw_rect_char/u_delay/clk40MHz
    SLICE_X4Y7           FDRE                                         r  u_top_vga/u_draw_rect_char/u_delay/delay_stage[1].del_mem_reg[1][31]/C
                         clock pessimism              0.237    -0.589    
    SLICE_X4Y7           FDRE (Hold_fdre_C_D)         0.078    -0.511    u_top_vga/u_draw_rect_char/u_delay/delay_stage[1].del_mem_reg[1][31]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_bg/vga_out\\.hcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect_char/u_delay/del_mem_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         0.594    -0.587    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X3Y7           FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[10]/Q
                         net (fo=1, routed)           0.087    -0.359    u_top_vga/u_draw_rect_char/u_delay/del_mem_reg[0][25]_0[17]
    SLICE_X2Y7           FDRE                                         r  u_top_vga/u_draw_rect_char/u_delay/del_mem_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         0.865    -0.825    u_top_vga/u_draw_rect_char/u_delay/clk40MHz
    SLICE_X2Y7           FDRE                                         r  u_top_vga/u_draw_rect_char/u_delay/del_mem_reg[0][24]/C
                         clock pessimism              0.250    -0.574    
    SLICE_X2Y7           FDRE (Hold_fdre_C_D)         0.085    -0.489    u_top_vga/u_draw_rect_char/u_delay/del_mem_reg[0][24]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_top_vga/u_char_rom/char_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.993%)  route 0.209ns (56.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         0.566    -0.615    u_top_vga/u_char_rom/clk40MHz
    SLICE_X8Y6           FDRE                                         r  u_top_vga/u_char_rom/char_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  u_top_vga/u_char_rom/char_code_reg[2]/Q
                         net (fo=1, routed)           0.209    -0.243    u_top_vga/u_font_rom/ADDRARDADDR[6]
    RAMB18_X0Y2          RAMB18E1                                     r  u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         0.877    -0.812    u_top_vga/u_font_rom/clk40MHz
    RAMB18_X0Y2          RAMB18E1                                     r  u_top_vga/u_font_rom/char_line_pixels_reg/CLKARDCLK
                         clock pessimism              0.254    -0.558    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.375    u_top_vga/u_font_rom/char_line_pixels_reg
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk40MHz_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB18_X0Y2      u_top_vga/u_font_rom/char_line_pixels_reg/CLKARDCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         25.000      22.845     BUFGCTRL_X0Y1    u_clk_wiz_0/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         25.000      22.845     BUFHCE_X0Y1      u_clk_wiz_0/inst/clkout2_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     u_clk_wiz_0/inst/seq_reg2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     u_clk_wiz_0/inst/seq_reg2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     u_clk_wiz_0/inst/seq_reg2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     u_clk_wiz_0/inst/seq_reg2_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     u_clk_wiz_0/inst/seq_reg2_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     u_clk_wiz_0/inst/seq_reg2_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y4       u_top_vga/u_draw_bg/vga_out\\.hsync_reg_srl2___u_top_vga_u_draw_bg_vga_out\\.vsync_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y4       u_top_vga/u_draw_bg/vga_out\\.hsync_reg_srl2___u_top_vga_u_draw_bg_vga_out\\.vsync_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y4       u_top_vga/u_draw_bg/vga_out\\.vsync_reg_srl2___u_top_vga_u_draw_bg_vga_out\\.vsync_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y4       u_top_vga/u_draw_bg/vga_out\\.vsync_reg_srl2___u_top_vga_u_draw_bg_vga_out\\.vsync_reg_r/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk_wiz_0/inst/seq_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk_wiz_0/inst/seq_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk_wiz_0/inst/seq_reg2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk_wiz_0/inst/seq_reg2_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk_wiz_0/inst/seq_reg2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk_wiz_0/inst/seq_reg2_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y4       u_top_vga/u_draw_bg/vga_out\\.hsync_reg_srl2___u_top_vga_u_draw_bg_vga_out\\.vsync_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y4       u_top_vga/u_draw_bg/vga_out\\.hsync_reg_srl2___u_top_vga_u_draw_bg_vga_out\\.vsync_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y4       u_top_vga/u_draw_bg/vga_out\\.vsync_reg_srl2___u_top_vga_u_draw_bg_vga_out\\.vsync_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y4       u_top_vga/u_draw_bg/vga_out\\.vsync_reg_srl2___u_top_vga_u_draw_bg_vga_out\\.vsync_reg_r/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk_wiz_0/inst/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk_wiz_0/inst/seq_reg2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk_wiz_0/inst/seq_reg2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk_wiz_0/inst/seq_reg2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk_wiz_0/inst/seq_reg2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk_wiz_0/inst/seq_reg2_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    u_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clk_wiz_0
  To Clock:  clk40MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.148ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/xpos_buf_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.384ns  (logic 0.518ns (21.726%)  route 1.866ns (78.274%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 23.519 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 19.119 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.631    19.119    u_top_vga/u_MouseCtl/clk100MHz
    SLICE_X6Y12          FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.518    19.637 r  u_top_vga/u_MouseCtl/xpos_reg[0]/Q
                         net (fo=1, routed)           1.866    21.504    u_top_vga/xpos[0]
    SLICE_X6Y11          FDRE                                         r  u_top_vga/xpos_buf_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         1.514    23.519    u_top_vga/clk40MHz
    SLICE_X6Y11          FDRE                                         r  u_top_vga/xpos_buf_out_reg[0]/C
                         clock pessimism              0.398    23.917    
                         clock uncertainty           -0.207    23.710    
    SLICE_X6Y11          FDRE (Setup_fdre_C_D)       -0.058    23.652    u_top_vga/xpos_buf_out_reg[0]
  -------------------------------------------------------------------
                         required time                         23.652    
                         arrival time                         -21.504    
  -------------------------------------------------------------------
                         slack                                  2.148    

Slack (MET) :             2.171ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/xpos_buf_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.312ns  (logic 0.456ns (19.723%)  route 1.856ns (80.277%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 23.519 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 19.121 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.633    19.121    u_top_vga/u_MouseCtl/clk100MHz
    SLICE_X1Y13          FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.456    19.577 r  u_top_vga/u_MouseCtl/xpos_reg[8]/Q
                         net (fo=1, routed)           1.856    21.434    u_top_vga/xpos[8]
    SLICE_X1Y14          FDRE                                         r  u_top_vga/xpos_buf_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         1.514    23.519    u_top_vga/clk40MHz
    SLICE_X1Y14          FDRE                                         r  u_top_vga/xpos_buf_out_reg[8]/C
                         clock pessimism              0.398    23.917    
                         clock uncertainty           -0.207    23.710    
    SLICE_X1Y14          FDRE (Setup_fdre_C_D)       -0.105    23.605    u_top_vga/xpos_buf_out_reg[8]
  -------------------------------------------------------------------
                         required time                         23.605    
                         arrival time                         -21.434    
  -------------------------------------------------------------------
                         slack                                  2.171    

Slack (MET) :             2.194ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/xpos_buf_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.314ns  (logic 0.456ns (19.703%)  route 1.858ns (80.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 23.522 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.877ns = ( 19.123 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.635    19.123    u_top_vga/u_MouseCtl/clk100MHz
    SLICE_X1Y11          FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456    19.579 r  u_top_vga/u_MouseCtl/xpos_reg[2]/Q
                         net (fo=1, routed)           1.858    21.438    u_top_vga/xpos[2]
    SLICE_X1Y10          FDRE                                         r  u_top_vga/xpos_buf_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         1.517    23.522    u_top_vga/clk40MHz
    SLICE_X1Y10          FDRE                                         r  u_top_vga/xpos_buf_out_reg[2]/C
                         clock pessimism              0.398    23.920    
                         clock uncertainty           -0.207    23.713    
    SLICE_X1Y10          FDRE (Setup_fdre_C_D)       -0.081    23.632    u_top_vga/xpos_buf_out_reg[2]
  -------------------------------------------------------------------
                         required time                         23.632    
                         arrival time                         -21.438    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.310ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/ypos_buf_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.287ns  (logic 0.518ns (22.651%)  route 1.769ns (77.349%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 23.520 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 19.055 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.567    19.055    u_top_vga/u_MouseCtl/clk100MHz
    SLICE_X8Y10          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.518    19.573 r  u_top_vga/u_MouseCtl/ypos_reg[1]/Q
                         net (fo=1, routed)           1.769    21.342    u_top_vga/ypos[1]
    SLICE_X6Y10          FDRE                                         r  u_top_vga/ypos_buf_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         1.515    23.520    u_top_vga/clk40MHz
    SLICE_X6Y10          FDRE                                         r  u_top_vga/ypos_buf_out_reg[1]/C
                         clock pessimism              0.398    23.918    
                         clock uncertainty           -0.207    23.711    
    SLICE_X6Y10          FDRE (Setup_fdre_C_D)       -0.059    23.652    u_top_vga/ypos_buf_out_reg[1]
  -------------------------------------------------------------------
                         required time                         23.652    
                         arrival time                         -21.342    
  -------------------------------------------------------------------
                         slack                                  2.310    

Slack (MET) :             2.334ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/xpos_buf_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.151ns  (logic 0.456ns (21.200%)  route 1.695ns (78.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 23.520 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 19.121 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.633    19.121    u_top_vga/u_MouseCtl/clk100MHz
    SLICE_X1Y13          FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.456    19.577 r  u_top_vga/u_MouseCtl/xpos_reg[11]/Q
                         net (fo=1, routed)           1.695    21.272    u_top_vga/xpos[11]
    SLICE_X1Y12          FDRE                                         r  u_top_vga/xpos_buf_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         1.515    23.520    u_top_vga/clk40MHz
    SLICE_X1Y12          FDRE                                         r  u_top_vga/xpos_buf_out_reg[11]/C
                         clock pessimism              0.398    23.918    
                         clock uncertainty           -0.207    23.711    
    SLICE_X1Y12          FDRE (Setup_fdre_C_D)       -0.105    23.606    u_top_vga/xpos_buf_out_reg[11]
  -------------------------------------------------------------------
                         required time                         23.606    
                         arrival time                         -21.272    
  -------------------------------------------------------------------
                         slack                                  2.334    

Slack (MET) :             2.341ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/ypos_buf_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.188ns  (logic 0.518ns (23.671%)  route 1.670ns (76.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 23.519 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 19.119 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.631    19.119    u_top_vga/u_MouseCtl/clk100MHz
    SLICE_X6Y12          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.518    19.637 r  u_top_vga/u_MouseCtl/ypos_reg[7]/Q
                         net (fo=1, routed)           1.670    21.308    u_top_vga/ypos[7]
    SLICE_X6Y11          FDRE                                         r  u_top_vga/ypos_buf_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         1.514    23.519    u_top_vga/clk40MHz
    SLICE_X6Y11          FDRE                                         r  u_top_vga/ypos_buf_out_reg[7]/C
                         clock pessimism              0.398    23.917    
                         clock uncertainty           -0.207    23.710    
    SLICE_X6Y11          FDRE (Setup_fdre_C_D)       -0.061    23.649    u_top_vga/ypos_buf_out_reg[7]
  -------------------------------------------------------------------
                         required time                         23.649    
                         arrival time                         -21.308    
  -------------------------------------------------------------------
                         slack                                  2.341    

Slack (MET) :             2.388ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/xpos_buf_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.100ns  (logic 0.456ns (21.718%)  route 1.644ns (78.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 23.520 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.878ns = ( 19.122 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.634    19.122    u_top_vga/u_MouseCtl/clk100MHz
    SLICE_X0Y12          FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456    19.578 r  u_top_vga/u_MouseCtl/xpos_reg[7]/Q
                         net (fo=1, routed)           1.644    21.222    u_top_vga/xpos[7]
    SLICE_X1Y12          FDRE                                         r  u_top_vga/xpos_buf_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         1.515    23.520    u_top_vga/clk40MHz
    SLICE_X1Y12          FDRE                                         r  u_top_vga/xpos_buf_out_reg[7]/C
                         clock pessimism              0.398    23.918    
                         clock uncertainty           -0.207    23.711    
    SLICE_X1Y12          FDRE (Setup_fdre_C_D)       -0.101    23.610    u_top_vga/xpos_buf_out_reg[7]
  -------------------------------------------------------------------
                         required time                         23.610    
                         arrival time                         -21.222    
  -------------------------------------------------------------------
                         slack                                  2.388    

Slack (MET) :             2.402ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/ypos_buf_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.196ns  (logic 0.518ns (23.585%)  route 1.678ns (76.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 23.520 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.946ns = ( 19.054 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.566    19.054    u_top_vga/u_MouseCtl/clk100MHz
    SLICE_X8Y11          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.518    19.572 r  u_top_vga/u_MouseCtl/ypos_reg[6]/Q
                         net (fo=1, routed)           1.678    21.251    u_top_vga/ypos[6]
    SLICE_X7Y10          FDRE                                         r  u_top_vga/ypos_buf_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         1.515    23.520    u_top_vga/clk40MHz
    SLICE_X7Y10          FDRE                                         r  u_top_vga/ypos_buf_out_reg[6]/C
                         clock pessimism              0.398    23.918    
                         clock uncertainty           -0.207    23.711    
    SLICE_X7Y10          FDRE (Setup_fdre_C_D)       -0.058    23.653    u_top_vga/ypos_buf_out_reg[6]
  -------------------------------------------------------------------
                         required time                         23.653    
                         arrival time                         -21.251    
  -------------------------------------------------------------------
                         slack                                  2.402    

Slack (MET) :             2.431ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/ypos_buf_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.158ns  (logic 0.518ns (24.006%)  route 1.640ns (75.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 23.517 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 19.052 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.564    19.052    u_top_vga/u_MouseCtl/clk100MHz
    SLICE_X8Y13          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.518    19.570 r  u_top_vga/u_MouseCtl/ypos_reg[10]/Q
                         net (fo=1, routed)           1.640    21.210    u_top_vga/ypos[10]
    SLICE_X7Y13          FDRE                                         r  u_top_vga/ypos_buf_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         1.512    23.517    u_top_vga/clk40MHz
    SLICE_X7Y13          FDRE                                         r  u_top_vga/ypos_buf_out_reg[10]/C
                         clock pessimism              0.398    23.915    
                         clock uncertainty           -0.207    23.708    
    SLICE_X7Y13          FDRE (Setup_fdre_C_D)       -0.067    23.641    u_top_vga/ypos_buf_out_reg[10]
  -------------------------------------------------------------------
                         required time                         23.641    
                         arrival time                         -21.210    
  -------------------------------------------------------------------
                         slack                                  2.431    

Slack (MET) :             2.436ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/ypos_buf_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.091ns  (logic 0.456ns (21.808%)  route 1.635ns (78.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 23.520 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 19.121 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.633    19.121    u_top_vga/u_MouseCtl/clk100MHz
    SLICE_X5Y10          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDRE (Prop_fdre_C_Q)         0.456    19.577 r  u_top_vga/u_MouseCtl/ypos_reg[5]/Q
                         net (fo=1, routed)           1.635    21.212    u_top_vga/ypos[5]
    SLICE_X6Y10          FDRE                                         r  u_top_vga/ypos_buf_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         1.515    23.520    u_top_vga/clk40MHz
    SLICE_X6Y10          FDRE                                         r  u_top_vga/ypos_buf_out_reg[5]/C
                         clock pessimism              0.398    23.918    
                         clock uncertainty           -0.207    23.711    
    SLICE_X6Y10          FDRE (Setup_fdre_C_D)       -0.063    23.648    u_top_vga/ypos_buf_out_reg[5]
  -------------------------------------------------------------------
                         required time                         23.648    
                         arrival time                         -21.212    
  -------------------------------------------------------------------
                         slack                                  2.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/xpos_buf_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.141ns (19.015%)  route 0.601ns (80.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.592    -0.589    u_top_vga/u_MouseCtl/clk100MHz
    SLICE_X0Y12          FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  u_top_vga/u_MouseCtl/xpos_reg[4]/Q
                         net (fo=1, routed)           0.601     0.152    u_top_vga/xpos[4]
    SLICE_X0Y10          FDRE                                         r  u_top_vga/xpos_buf_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         0.864    -0.826    u_top_vga/clk40MHz
    SLICE_X0Y10          FDRE                                         r  u_top_vga/xpos_buf_out_reg[4]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.207    -0.063    
    SLICE_X0Y10          FDRE (Hold_fdre_C_D)         0.057    -0.006    u_top_vga/xpos_buf_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/ypos_buf_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.164ns (20.776%)  route 0.625ns (79.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.590    -0.591    u_top_vga/u_MouseCtl/clk100MHz
    SLICE_X6Y12          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  u_top_vga/u_MouseCtl/ypos_reg[8]/Q
                         net (fo=1, routed)           0.625     0.198    u_top_vga/ypos[8]
    SLICE_X6Y11          FDRE                                         r  u_top_vga/ypos_buf_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         0.862    -0.828    u_top_vga/clk40MHz
    SLICE_X6Y11          FDRE                                         r  u_top_vga/ypos_buf_out_reg[8]/C
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.207    -0.065    
    SLICE_X6Y11          FDRE (Hold_fdre_C_D)         0.083     0.018    u_top_vga/ypos_buf_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/ypos_buf_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.164ns (20.720%)  route 0.627ns (79.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.590    -0.591    u_top_vga/u_MouseCtl/clk100MHz
    SLICE_X6Y12          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  u_top_vga/u_MouseCtl/ypos_reg[0]/Q
                         net (fo=1, routed)           0.627     0.200    u_top_vga/ypos[0]
    SLICE_X6Y10          FDRE                                         r  u_top_vga/ypos_buf_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         0.862    -0.828    u_top_vga/clk40MHz
    SLICE_X6Y10          FDRE                                         r  u_top_vga/ypos_buf_out_reg[0]/C
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.207    -0.065    
    SLICE_X6Y10          FDRE (Hold_fdre_C_D)         0.085     0.020    u_top_vga/ypos_buf_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/xpos_buf_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.141ns (18.106%)  route 0.638ns (81.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.591    -0.590    u_top_vga/u_MouseCtl/clk100MHz
    SLICE_X3Y14          FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  u_top_vga/u_MouseCtl/xpos_reg[9]/Q
                         net (fo=1, routed)           0.638     0.188    u_top_vga/xpos[9]
    SLICE_X4Y14          FDRE                                         r  u_top_vga/xpos_buf_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         0.859    -0.831    u_top_vga/clk40MHz
    SLICE_X4Y14          FDRE                                         r  u_top_vga/xpos_buf_out_reg[9]/C
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.207    -0.068    
    SLICE_X4Y14          FDRE (Hold_fdre_C_D)         0.070     0.002    u_top_vga/xpos_buf_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/xpos_buf_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.141ns (17.949%)  route 0.645ns (82.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.593    -0.588    u_top_vga/u_MouseCtl/clk100MHz
    SLICE_X1Y11          FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  u_top_vga/u_MouseCtl/xpos_reg[1]/Q
                         net (fo=1, routed)           0.645     0.197    u_top_vga/xpos[1]
    SLICE_X1Y10          FDRE                                         r  u_top_vga/xpos_buf_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         0.864    -0.826    u_top_vga/clk40MHz
    SLICE_X1Y10          FDRE                                         r  u_top_vga/xpos_buf_out_reg[1]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.207    -0.063    
    SLICE_X1Y10          FDRE (Hold_fdre_C_D)         0.070     0.007    u_top_vga/xpos_buf_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/xpos_buf_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.141ns (17.835%)  route 0.650ns (82.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.593    -0.588    u_top_vga/u_MouseCtl/clk100MHz
    SLICE_X1Y11          FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  u_top_vga/u_MouseCtl/xpos_reg[3]/Q
                         net (fo=1, routed)           0.650     0.202    u_top_vga/xpos[3]
    SLICE_X1Y10          FDRE                                         r  u_top_vga/xpos_buf_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         0.864    -0.826    u_top_vga/clk40MHz
    SLICE_X1Y10          FDRE                                         r  u_top_vga/xpos_buf_out_reg[3]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.207    -0.063    
    SLICE_X1Y10          FDRE (Hold_fdre_C_D)         0.070     0.007    u_top_vga/xpos_buf_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/xpos_buf_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.141ns (17.939%)  route 0.645ns (82.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.592    -0.589    u_top_vga/u_MouseCtl/clk100MHz
    SLICE_X0Y12          FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  u_top_vga/u_MouseCtl/xpos_reg[6]/Q
                         net (fo=1, routed)           0.645     0.197    u_top_vga/xpos[6]
    SLICE_X1Y12          FDRE                                         r  u_top_vga/xpos_buf_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         0.862    -0.828    u_top_vga/clk40MHz
    SLICE_X1Y12          FDRE                                         r  u_top_vga/xpos_buf_out_reg[6]/C
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.207    -0.065    
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.058    -0.007    u_top_vga/xpos_buf_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/xpos_buf_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.141ns (17.794%)  route 0.651ns (82.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.591    -0.590    u_top_vga/u_MouseCtl/clk100MHz
    SLICE_X1Y13          FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  u_top_vga/u_MouseCtl/xpos_reg[10]/Q
                         net (fo=1, routed)           0.651     0.202    u_top_vga/xpos[10]
    SLICE_X1Y12          FDRE                                         r  u_top_vga/xpos_buf_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         0.862    -0.828    u_top_vga/clk40MHz
    SLICE_X1Y12          FDRE                                         r  u_top_vga/xpos_buf_out_reg[10]/C
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.207    -0.065    
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.061    -0.004    u_top_vga/xpos_buf_out_reg[10]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/xpos_buf_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.141ns (17.749%)  route 0.653ns (82.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.592    -0.589    u_top_vga/u_MouseCtl/clk100MHz
    SLICE_X0Y12          FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  u_top_vga/u_MouseCtl/xpos_reg[5]/Q
                         net (fo=1, routed)           0.653     0.205    u_top_vga/xpos[5]
    SLICE_X0Y10          FDRE                                         r  u_top_vga/xpos_buf_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         0.864    -0.826    u_top_vga/clk40MHz
    SLICE_X0Y10          FDRE                                         r  u_top_vga/xpos_buf_out_reg[5]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.207    -0.063    
    SLICE_X0Y10          FDRE (Hold_fdre_C_D)         0.059    -0.004    u_top_vga/xpos_buf_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/ypos_buf_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.164ns (19.815%)  route 0.664ns (80.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.562    -0.619    u_top_vga/u_MouseCtl/clk100MHz
    SLICE_X8Y13          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  u_top_vga/u_MouseCtl/ypos_reg[9]/Q
                         net (fo=1, routed)           0.664     0.208    u_top_vga/ypos[9]
    SLICE_X7Y13          FDRE                                         r  u_top_vga/ypos_buf_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         0.859    -0.831    u_top_vga/clk40MHz
    SLICE_X7Y13          FDRE                                         r  u_top_vga/ypos_buf_out_reg[9]/C
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.207    -0.068    
    SLICE_X7Y13          FDRE (Hold_fdre_C_D)         0.066    -0.002    u_top_vga/ypos_buf_out_reg[9]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.211    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100MHz_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.843ns  (logic 3.978ns (40.414%)  route 5.865ns (59.586%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.556    -0.956    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X11Y20         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/Q
                         net (fo=1, routed)           5.865     5.366    PS2Data_IOBUF_inst/T
    B17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.522     8.888 r  PS2Data_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.888    PS2Data
    B17                                                               r  PS2Data (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.077ns  (logic 3.975ns (49.211%)  route 4.102ns (50.789%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.556    -0.956    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X11Y20         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/Q
                         net (fo=1, routed)           4.102     3.603    PS2Clk_IOBUF_inst/T
    C17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.519     7.121 r  PS2Clk_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.121    PS2Clk
    C17                                                               r  PS2Clk (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.542ns  (logic 0.965ns (37.962%)  route 1.577ns (62.038%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.557    -0.624    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X11Y20         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/Q
                         net (fo=1, routed)           1.577     1.094    PS2Clk_IOBUF_inst/T
    C17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.918 r  PS2Clk_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.918    PS2Clk
    C17                                                               r  PS2Clk (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Data
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.520ns  (logic 0.965ns (27.413%)  route 2.555ns (72.587%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.557    -0.624    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X11Y20         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/Q
                         net (fo=1, routed)           2.555     2.072    PS2Data_IOBUF_inst/T
    B17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.896 r  PS2Data_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.896    PS2Data
    B17                                                               r  PS2Data (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk40MHz_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.824ns  (logic 3.986ns (58.422%)  route 2.837ns (41.578%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         1.629    -0.883    u_top_vga/u_draw_mouse/u_MouseDisplay/clk40MHz
    SLICE_X3Y17          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDSE (Prop_fdse_C_Q)         0.456    -0.427 r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[7]/Q
                         net (fo=1, routed)           2.837     2.411    vgaGreen_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         3.530     5.941 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.941    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.453ns  (logic 3.980ns (61.676%)  route 2.473ns (38.324%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         1.627    -0.885    u_top_vga/u_draw_mouse/u_MouseDisplay/clk40MHz
    SLICE_X0Y18          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDSE (Prop_fdse_C_Q)         0.456    -0.429 r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           2.473     2.044    lopt_8
    G19                  OBUF (Prop_obuf_I_O)         3.524     5.568 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.568    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.446ns  (logic 3.961ns (61.455%)  route 2.485ns (38.545%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         1.629    -0.883    u_top_vga/u_draw_mouse/u_MouseDisplay/clk40MHz
    SLICE_X3Y17          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDSE (Prop_fdse_C_Q)         0.456    -0.427 r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.485     2.058    lopt_6
    H17                  OBUF (Prop_obuf_I_O)         3.505     5.564 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.564    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.395ns  (logic 3.980ns (62.230%)  route 2.416ns (37.770%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         1.637    -0.875    u_top_vga/u_draw_mouse/u_MouseDisplay/clk40MHz
    SLICE_X3Y8           FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDSE (Prop_fdse_C_Q)         0.456    -0.419 r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[10]/Q
                         net (fo=1, routed)           2.416     1.997    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524     5.521 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.521    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.319ns  (logic 3.975ns (62.911%)  route 2.344ns (37.089%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         1.627    -0.885    u_top_vga/u_draw_mouse/u_MouseDisplay/clk40MHz
    SLICE_X0Y18          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDSE (Prop_fdse_C_Q)         0.456    -0.429 r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           2.344     1.915    lopt_9
    H19                  OBUF (Prop_obuf_I_O)         3.519     5.434 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.434    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.306ns  (logic 3.985ns (63.192%)  route 2.321ns (36.808%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         1.629    -0.883    u_top_vga/u_draw_mouse/u_MouseDisplay/clk40MHz
    SLICE_X3Y17          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDSE (Prop_fdse_C_Q)         0.456    -0.427 r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[6]/Q
                         net (fo=1, routed)           2.321     1.895    vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529     5.424 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.424    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.300ns  (logic 4.021ns (63.831%)  route 2.279ns (36.169%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         1.629    -0.883    u_top_vga/u_draw_mouse/u_MouseDisplay/clk40MHz
    SLICE_X2Y17          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDSE (Prop_fdse_C_Q)         0.518    -0.365 r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[1]/Q
                         net (fo=1, routed)           2.279     1.914    vgaBlue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503     5.417 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.417    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/vga_out\\.hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.285ns  (logic 3.953ns (62.885%)  route 2.333ns (37.115%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         1.636    -0.876    u_top_vga/u_draw_mouse/clk40MHz
    SLICE_X0Y9           FDRE                                         r  u_top_vga/u_draw_mouse/vga_out\\.hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  u_top_vga/u_draw_mouse/vga_out\\.hsync_reg/Q
                         net (fo=1, routed)           2.333     1.913    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497     5.410 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     5.410    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.274ns  (logic 3.975ns (63.356%)  route 2.299ns (36.644%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         1.627    -0.885    u_top_vga/u_draw_mouse/u_MouseDisplay/clk40MHz
    SLICE_X0Y18          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDSE (Prop_fdse_C_Q)         0.456    -0.429 r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.299     1.870    lopt_2
    K18                  OBUF (Prop_obuf_I_O)         3.519     5.389 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.389    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.270ns  (logic 3.977ns (63.424%)  route 2.293ns (36.576%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         1.629    -0.883    u_top_vga/u_draw_mouse/u_MouseDisplay/clk40MHz
    SLICE_X3Y17          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDSE (Prop_fdse_C_Q)         0.456    -0.427 r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           2.293     1.867    lopt_4
    J17                  OBUF (Prop_obuf_I_O)         3.521     5.388 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.388    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.858ns  (logic 1.345ns (72.358%)  route 0.514ns (27.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         0.588    -0.593    u_top_vga/u_draw_mouse/u_MouseDisplay/clk40MHz
    SLICE_X1Y18          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDSE (Prop_fdse_C_Q)         0.141    -0.452 r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[11]/Q
                         net (fo=1, routed)           0.514     0.061    vgaRed_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         1.204     1.265 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.265    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.916ns  (logic 1.361ns (71.013%)  route 0.555ns (28.987%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         0.589    -0.592    u_top_vga/u_draw_mouse/u_MouseDisplay/clk40MHz
    SLICE_X2Y17          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDSE (Prop_fdse_C_Q)         0.164    -0.428 r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.555     0.127    lopt
    N18                  OBUF (Prop_obuf_I_O)         1.197     1.323 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.323    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.926ns  (logic 1.367ns (70.966%)  route 0.559ns (29.034%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         0.588    -0.593    u_top_vga/u_draw_mouse/u_MouseDisplay/clk40MHz
    SLICE_X0Y18          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDSE (Prop_fdse_C_Q)         0.141    -0.452 r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[3]/Q
                         net (fo=1, routed)           0.559     0.107    vgaBlue_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         1.226     1.332 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.332    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.959ns  (logic 1.369ns (69.852%)  route 0.591ns (30.148%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         0.589    -0.592    u_top_vga/u_draw_mouse/u_MouseDisplay/clk40MHz
    SLICE_X2Y17          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDSE (Prop_fdse_C_Q)         0.164    -0.428 r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[1]/Q
                         net (fo=1, routed)           0.591     0.162    vgaBlue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.205     1.367 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.367    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.966ns  (logic 1.363ns (69.311%)  route 0.603ns (30.689%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         0.589    -0.592    u_top_vga/u_draw_mouse/u_MouseDisplay/clk40MHz
    SLICE_X3Y17          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDSE (Prop_fdse_C_Q)         0.141    -0.451 r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.603     0.152    lopt_4
    J17                  OBUF (Prop_obuf_I_O)         1.222     1.374 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.374    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/vga_out\\.vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.967ns  (logic 1.345ns (68.409%)  route 0.621ns (31.591%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         0.594    -0.587    u_top_vga/u_draw_mouse/clk40MHz
    SLICE_X0Y9           FDRE                                         r  u_top_vga/u_draw_mouse/vga_out\\.vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  u_top_vga/u_draw_mouse/vga_out\\.vsync_reg/Q
                         net (fo=1, routed)           0.621     0.175    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     1.379 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.379    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.979ns  (logic 1.361ns (68.769%)  route 0.618ns (31.231%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         0.588    -0.593    u_top_vga/u_draw_mouse/u_MouseDisplay/clk40MHz
    SLICE_X0Y18          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDSE (Prop_fdse_C_Q)         0.141    -0.452 r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.618     0.166    lopt_2
    K18                  OBUF (Prop_obuf_I_O)         1.220     1.385 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.385    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/vga_out\\.hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.978ns  (logic 1.339ns (67.698%)  route 0.639ns (32.302%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         0.594    -0.587    u_top_vga/u_draw_mouse/clk40MHz
    SLICE_X0Y9           FDRE                                         r  u_top_vga/u_draw_mouse/vga_out\\.hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  u_top_vga/u_draw_mouse/vga_out\\.hsync_reg/Q
                         net (fo=1, routed)           0.639     0.192    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.390 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.390    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.986ns  (logic 1.366ns (68.759%)  route 0.621ns (31.241%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         0.594    -0.587    u_top_vga/u_draw_mouse/u_MouseDisplay/clk40MHz
    SLICE_X3Y8           FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDSE (Prop_fdse_C_Q)         0.141    -0.446 r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[10]/Q
                         net (fo=1, routed)           0.621     0.174    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.399 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.399    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.995ns  (logic 1.371ns (68.714%)  route 0.624ns (31.286%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         0.589    -0.592    u_top_vga/u_draw_mouse/u_MouseDisplay/clk40MHz
    SLICE_X3Y17          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDSE (Prop_fdse_C_Q)         0.141    -0.451 r  u_top_vga/u_draw_mouse/u_MouseDisplay/rgb_out_reg[6]/Q
                         net (fo=1, routed)           0.624     0.173    vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     1.403 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.403    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    u_clk_wiz_0/inst/clk_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    u_clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.311 f  u_clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    u_clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    u_clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100MHz_clk_wiz_0

Max Delay           106 Endpoints
Min Delay           106 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.395ns  (logic 1.700ns (26.581%)  route 4.696ns (73.419%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           4.414     5.865    u_top_vga/u_MouseCtl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X10Y11         LUT3 (Prop_lut3_I1_O)        0.124     5.989 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_i_2/O
                         net (fo=1, routed)           0.282     6.271    u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_i_2_n_0
    SLICE_X10Y11         LUT6 (Prop_lut6_I4_O)        0.124     6.395 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_i_1/O
                         net (fo=1, routed)           0.000     6.395    u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_i_1_n_0
    SLICE_X10Y11         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.448    -1.547    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X10Y11         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.332ns  (logic 1.696ns (26.792%)  route 4.636ns (73.208%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           4.354     5.802    u_top_vga/u_MouseCtl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X10Y16         LUT3 (Prop_lut3_I1_O)        0.124     5.926 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_i_2/O
                         net (fo=1, routed)           0.282     6.208    u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_i_2_n_0
    SLICE_X10Y16         LUT6 (Prop_lut6_I4_O)        0.124     6.332 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_i_1/O
                         net (fo=1, routed)           0.000     6.332    u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_i_1_n_0
    SLICE_X10Y16         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.444    -1.551    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X10Y16         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.215ns  (logic 1.576ns (25.358%)  route 4.639ns (74.642%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           4.639     6.091    u_top_vga/u_MouseCtl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X10Y10         LUT6 (Prop_lut6_I1_O)        0.124     6.215 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count[2]_i_1/O
                         net (fo=1, routed)           0.000     6.215    u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count[2]_i_1_n_0
    SLICE_X10Y10         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.449    -1.546    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X10Y10         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[2]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.205ns  (logic 1.576ns (25.399%)  route 4.629ns (74.601%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           4.629     6.081    u_top_vga/u_MouseCtl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X10Y10         LUT6 (Prop_lut6_I1_O)        0.124     6.205 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count[3]_i_1/O
                         net (fo=1, routed)           0.000     6.205    u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count[3]_i_1_n_0
    SLICE_X10Y10         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.449    -1.546    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X10Y10         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[3]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.995ns  (logic 1.576ns (26.288%)  route 4.419ns (73.712%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           4.419     5.871    u_top_vga/u_MouseCtl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X10Y11         LUT6 (Prop_lut6_I1_O)        0.124     5.995 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count[0]_i_1/O
                         net (fo=1, routed)           0.000     5.995    u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count[0]_i_1_n_0
    SLICE_X10Y11         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.448    -1.547    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X10Y11         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[0]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.987ns  (logic 1.576ns (26.323%)  route 4.411ns (73.677%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           4.411     5.863    u_top_vga/u_MouseCtl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X10Y11         LUT6 (Prop_lut6_I1_O)        0.124     5.987 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count[1]_i_1/O
                         net (fo=1, routed)           0.000     5.987    u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count[1]_i_1_n_0
    SLICE_X10Y11         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.448    -1.547    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X10Y11         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[1]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.932ns  (logic 1.572ns (26.510%)  route 4.359ns (73.490%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           4.359     5.808    u_top_vga/u_MouseCtl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.124     5.932 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     5.932    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count[1]_i_1_n_0
    SLICE_X10Y16         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.444    -1.551    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X10Y16         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[1]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.924ns  (logic 1.572ns (26.546%)  route 4.351ns (73.454%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           4.351     5.800    u_top_vga/u_MouseCtl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.124     5.924 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     5.924    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count[2]_i_1_n_0
    SLICE_X10Y16         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.444    -1.551    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X10Y16         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[2]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.873ns  (logic 1.572ns (26.776%)  route 4.300ns (73.224%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           4.300     5.749    u_top_vga/u_MouseCtl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X10Y15         LUT6 (Prop_lut6_I1_O)        0.124     5.873 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     5.873    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count[3]_i_1_n_0
    SLICE_X10Y15         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.445    -1.550    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X10Y15         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[3]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.870ns  (logic 1.572ns (26.790%)  route 4.297ns (73.210%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           4.297     5.746    u_top_vga/u_MouseCtl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X10Y15         LUT6 (Prop_lut6_I1_O)        0.124     5.870 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     5.870    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count[0]_i_1_n_0
    SLICE_X10Y15         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.445    -1.550    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X10Y15         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/x_inc_reg[2]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.210ns (30.669%)  route 0.474ns (69.331%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         0.474     0.683    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X7Y14          FDCE                                         f  u_top_vga/u_MouseCtl/x_inc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.859    -0.831    u_top_vga/u_MouseCtl/clk100MHz
    SLICE_X7Y14          FDCE                                         r  u_top_vga/u_MouseCtl/x_inc_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/x_inc_reg[3]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.210ns (30.669%)  route 0.474ns (69.331%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         0.474     0.683    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X7Y14          FDCE                                         f  u_top_vga/u_MouseCtl/x_inc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.859    -0.831    u_top_vga/u_MouseCtl/clk100MHz
    SLICE_X7Y14          FDCE                                         r  u_top_vga/u_MouseCtl/x_inc_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/x_inc_reg[4]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.210ns (30.669%)  route 0.474ns (69.331%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         0.474     0.683    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X7Y14          FDCE                                         f  u_top_vga/u_MouseCtl/x_inc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.859    -0.831    u_top_vga/u_MouseCtl/clk100MHz
    SLICE_X7Y14          FDCE                                         r  u_top_vga/u_MouseCtl/x_inc_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/x_inc_reg[5]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.210ns (30.669%)  route 0.474ns (69.331%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         0.474     0.683    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X7Y14          FDCE                                         f  u_top_vga/u_MouseCtl/x_inc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.859    -0.831    u_top_vga/u_MouseCtl/clk100MHz
    SLICE_X7Y14          FDCE                                         r  u_top_vga/u_MouseCtl/x_inc_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/x_inc_reg[6]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.210ns (30.669%)  route 0.474ns (69.331%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         0.474     0.683    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X7Y14          FDCE                                         f  u_top_vga/u_MouseCtl/x_inc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.859    -0.831    u_top_vga/u_MouseCtl/clk100MHz
    SLICE_X7Y14          FDCE                                         r  u_top_vga/u_MouseCtl/x_inc_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/x_inc_reg[7]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.210ns (30.669%)  route 0.474ns (69.331%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         0.474     0.683    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X7Y14          FDCE                                         f  u_top_vga/u_MouseCtl/x_inc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.859    -0.831    u_top_vga/u_MouseCtl/clk100MHz
    SLICE_X7Y14          FDCE                                         r  u_top_vga/u_MouseCtl/x_inc_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/x_overflow_reg/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.962ns  (logic 0.210ns (21.790%)  route 0.752ns (78.210%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         0.752     0.962    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X8Y15          FDCE                                         f  u_top_vga/u_MouseCtl/x_overflow_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.830    -0.860    u_top_vga/u_MouseCtl/clk100MHz
    SLICE_X8Y15          FDCE                                         r  u_top_vga/u_MouseCtl/x_overflow_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/x_sign_reg/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.962ns  (logic 0.210ns (21.790%)  route 0.752ns (78.210%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         0.752     0.962    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X8Y15          FDCE                                         f  u_top_vga/u_MouseCtl/x_sign_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.830    -0.860    u_top_vga/u_MouseCtl/clk100MHz
    SLICE_X8Y15          FDCE                                         r  u_top_vga/u_MouseCtl/x_sign_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/y_inc_reg[0]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.962ns  (logic 0.210ns (21.790%)  route 0.752ns (78.210%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         0.752     0.962    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X9Y15          FDCE                                         f  u_top_vga/u_MouseCtl/y_inc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.830    -0.860    u_top_vga/u_MouseCtl/clk100MHz
    SLICE_X9Y15          FDCE                                         r  u_top_vga/u_MouseCtl/y_inc_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/y_inc_reg[1]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.962ns  (logic 0.210ns (21.790%)  route 0.752ns (78.210%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         0.752     0.962    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X9Y15          FDCE                                         f  u_top_vga/u_MouseCtl/y_inc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.830    -0.860    u_top_vga/u_MouseCtl/clk100MHz
    SLICE_X9Y15          FDCE                                         r  u_top_vga/u_MouseCtl/y_inc_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk40MHz_clk_wiz_0

Max Delay           151 Endpoints
Min Delay           151 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_bg/vga_out\\.rgb_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.757ns  (logic 1.813ns (31.497%)  route 3.944ns (68.503%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         2.275     3.716    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X4Y5           LUT3 (Prop_lut3_I1_O)        0.124     3.840 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_2/O
                         net (fo=6, routed)           0.705     4.545    u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_2_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I4_O)        0.124     4.669 r  u_top_vga/u_vga_timing/vga_out\\.rgb[10]_i_2/O
                         net (fo=1, routed)           0.964     5.633    u_top_vga/u_vga_timing/vga_out\\.rgb[10]_i_2_n_0
    SLICE_X3Y5           LUT5 (Prop_lut5_I0_O)        0.124     5.757 r  u_top_vga/u_vga_timing/vga_out\\.rgb[10]_i_1/O
                         net (fo=1, routed)           0.000     5.757    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_0[4]
    SLICE_X3Y5           FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         1.519    -1.476    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X3Y5           FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_bg/vga_out\\.rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.620ns  (logic 1.813ns (32.264%)  route 3.807ns (67.736%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         2.275     3.716    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X4Y5           LUT3 (Prop_lut3_I1_O)        0.124     3.840 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_2/O
                         net (fo=6, routed)           0.712     4.552    u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_2_n_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I2_O)        0.124     4.676 r  u_top_vga/u_vga_timing/vga_out\\.rgb[3]_i_2/O
                         net (fo=2, routed)           0.820     5.496    u_top_vga/u_vga_timing/vga_out\\.rgb[3]_i_2_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I0_O)        0.124     5.620 r  u_top_vga/u_vga_timing/vga_out\\.rgb[1]_i_1/O
                         net (fo=1, routed)           0.000     5.620    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_0[0]
    SLICE_X5Y7           FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         1.516    -1.479    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X5Y7           FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.hcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.426ns  (logic 1.593ns (29.364%)  route 3.833ns (70.636%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=213, routed)         2.275     3.716    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X4Y5           LUT2 (Prop_lut2_I0_O)        0.152     3.868 r  u_top_vga/u_vga_timing/vga_out\\.hcount[10]_i_1/O
                         net (fo=11, routed)          1.558     5.426    u_top_vga/u_vga_timing/vga_out\\.hcount[10]_i_1_n_0
    SLICE_X3Y4           FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         1.519    -1.476    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X3Y4           FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.hcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.426ns  (logic 1.593ns (29.364%)  route 3.833ns (70.636%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=213, routed)         2.275     3.716    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X4Y5           LUT2 (Prop_lut2_I0_O)        0.152     3.868 r  u_top_vga/u_vga_timing/vga_out\\.hcount[10]_i_1/O
                         net (fo=11, routed)          1.558     5.426    u_top_vga/u_vga_timing/vga_out\\.hcount[10]_i_1_n_0
    SLICE_X3Y4           FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         1.519    -1.476    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X3Y4           FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.hcount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.426ns  (logic 1.593ns (29.364%)  route 3.833ns (70.636%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=213, routed)         2.275     3.716    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X4Y5           LUT2 (Prop_lut2_I0_O)        0.152     3.868 r  u_top_vga/u_vga_timing/vga_out\\.hcount[10]_i_1/O
                         net (fo=11, routed)          1.558     5.426    u_top_vga/u_vga_timing/vga_out\\.hcount[10]_i_1_n_0
    SLICE_X3Y4           FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         1.519    -1.476    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X3Y4           FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[9]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_bg/vga_out\\.rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.398ns  (logic 1.813ns (33.592%)  route 3.585ns (66.408%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         2.275     3.716    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X4Y5           LUT3 (Prop_lut3_I1_O)        0.124     3.840 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_2/O
                         net (fo=6, routed)           0.712     4.552    u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_2_n_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I2_O)        0.124     4.676 r  u_top_vga/u_vga_timing/vga_out\\.rgb[3]_i_2/O
                         net (fo=2, routed)           0.598     5.274    u_top_vga/u_vga_timing/vga_out\\.rgb[3]_i_2_n_0
    SLICE_X4Y6           LUT2 (Prop_lut2_I1_O)        0.124     5.398 r  u_top_vga/u_vga_timing/vga_out\\.rgb[3]_i_1/O
                         net (fo=1, routed)           0.000     5.398    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_0[1]
    SLICE_X4Y6           FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         1.517    -1.478    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X4Y6           FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_paint_panel/vga_out\\.rgb_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.263ns  (logic 1.565ns (29.744%)  route 3.697ns (70.256%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=213, routed)         2.778     4.219    u_top_vga/u_draw_rect_char/btnC_IBUF
    SLICE_X5Y8           LUT5 (Prop_lut5_I0_O)        0.124     4.343 r  u_top_vga/u_draw_rect_char/vga_out\\.rgb[11]_i_1__1/O
                         net (fo=6, routed)           0.919     5.263    u_top_vga/u_paint_panel/SR[0]
    SLICE_X5Y8           FDRE                                         r  u_top_vga/u_paint_panel/vga_out\\.rgb_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         1.516    -1.479    u_top_vga/u_paint_panel/clk40MHz
    SLICE_X5Y8           FDRE                                         r  u_top_vga/u_paint_panel/vga_out\\.rgb_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_paint_panel/vga_out\\.rgb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.263ns  (logic 1.565ns (29.744%)  route 3.697ns (70.256%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=213, routed)         2.778     4.219    u_top_vga/u_draw_rect_char/btnC_IBUF
    SLICE_X5Y8           LUT5 (Prop_lut5_I0_O)        0.124     4.343 r  u_top_vga/u_draw_rect_char/vga_out\\.rgb[11]_i_1__1/O
                         net (fo=6, routed)           0.919     5.263    u_top_vga/u_paint_panel/SR[0]
    SLICE_X5Y8           FDRE                                         r  u_top_vga/u_paint_panel/vga_out\\.rgb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         1.516    -1.479    u_top_vga/u_paint_panel/clk40MHz
    SLICE_X5Y8           FDRE                                         r  u_top_vga/u_paint_panel/vga_out\\.rgb_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.hcount_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.126ns  (logic 1.593ns (31.086%)  route 3.532ns (68.914%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=213, routed)         2.275     3.716    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X4Y5           LUT2 (Prop_lut2_I0_O)        0.152     3.868 r  u_top_vga/u_vga_timing/vga_out\\.hcount[10]_i_1/O
                         net (fo=11, routed)          1.257     5.126    u_top_vga/u_vga_timing/vga_out\\.hcount[10]_i_1_n_0
    SLICE_X6Y5           FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         1.517    -1.478    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X6Y5           FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.hcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.126ns  (logic 1.593ns (31.086%)  route 3.532ns (68.914%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=213, routed)         2.275     3.716    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X4Y5           LUT2 (Prop_lut2_I0_O)        0.152     3.868 r  u_top_vga/u_vga_timing/vga_out\\.hcount[10]_i_1/O
                         net (fo=11, routed)          1.257     5.126    u_top_vga/u_vga_timing/vga_out\\.hcount[10]_i_1_n_0
    SLICE_X6Y5           FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         1.517    -1.478    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X6Y5           FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_bg/vga_out\\.vcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.210ns (26.073%)  route 0.594ns (73.927%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=213, routed)         0.594     0.804    u_top_vga/u_draw_bg/btnC_IBUF
    SLICE_X3Y6           FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.vcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         0.866    -0.824    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X3Y6           FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.vcount_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_bg/vga_out\\.vcount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.210ns (26.073%)  route 0.594ns (73.927%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=213, routed)         0.594     0.804    u_top_vga/u_draw_bg/btnC_IBUF
    SLICE_X2Y6           FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.vcount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         0.866    -0.824    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X2Y6           FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.vcount_reg[9]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_char/u_delay/del_mem_reg[0][35]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.210ns (26.073%)  route 0.594ns (73.927%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=213, routed)         0.594     0.804    u_top_vga/u_draw_rect_char/u_delay/btnC_IBUF
    SLICE_X3Y6           FDRE                                         r  u_top_vga/u_draw_rect_char/u_delay/del_mem_reg[0][35]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         0.866    -0.824    u_top_vga/u_draw_rect_char/u_delay/clk40MHz
    SLICE_X3Y6           FDRE                                         r  u_top_vga/u_draw_rect_char/u_delay/del_mem_reg[0][35]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_char/u_delay/del_mem_reg[0][3]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.210ns (26.073%)  route 0.594ns (73.927%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=213, routed)         0.594     0.804    u_top_vga/u_draw_rect_char/u_delay/btnC_IBUF
    SLICE_X2Y6           FDRE                                         r  u_top_vga/u_draw_rect_char/u_delay/del_mem_reg[0][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         0.866    -0.824    u_top_vga/u_draw_rect_char/u_delay/clk40MHz
    SLICE_X2Y6           FDRE                                         r  u_top_vga/u_draw_rect_char/u_delay/del_mem_reg[0][3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_char/u_delay/delay_stage[1].del_mem_reg[1][35]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.210ns (26.073%)  route 0.594ns (73.927%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=213, routed)         0.594     0.804    u_top_vga/u_draw_rect_char/u_delay/btnC_IBUF
    SLICE_X3Y6           FDRE                                         r  u_top_vga/u_draw_rect_char/u_delay/delay_stage[1].del_mem_reg[1][35]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         0.866    -0.824    u_top_vga/u_draw_rect_char/u_delay/clk40MHz
    SLICE_X3Y6           FDRE                                         r  u_top_vga/u_draw_rect_char/u_delay/delay_stage[1].del_mem_reg[1][35]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_char/u_delay/delay_stage[1].del_mem_reg[1][3]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.210ns (26.073%)  route 0.594ns (73.927%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=213, routed)         0.594     0.804    u_top_vga/u_draw_rect_char/u_delay/btnC_IBUF
    SLICE_X2Y6           FDRE                                         r  u_top_vga/u_draw_rect_char/u_delay/delay_stage[1].del_mem_reg[1][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         0.866    -0.824    u_top_vga/u_draw_rect_char/u_delay/clk40MHz
    SLICE_X2Y6           FDRE                                         r  u_top_vga/u_draw_rect_char/u_delay/delay_stage[1].del_mem_reg[1][3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.210ns (26.073%)  route 0.594ns (73.927%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=213, routed)         0.594     0.804    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X3Y6           FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         0.866    -0.824    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X3Y6           FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.210ns (26.073%)  route 0.594ns (73.927%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=213, routed)         0.594     0.804    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X2Y6           FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         0.866    -0.824    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X2Y6           FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.210ns (26.073%)  route 0.594ns (73.927%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=213, routed)         0.594     0.804    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X2Y6           FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         0.866    -0.824    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X2Y6           FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.210ns (26.073%)  route 0.594ns (73.927%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=213, routed)         0.594     0.804    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X2Y6           FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=232, routed)         0.866    -0.824    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X2Y6           FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]/C





