<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  
<!-- OneTrust Cookies Consent Notice start for xilinx.github.io -->

<script src="https://cdn.cookielaw.org/scripttemplates/otSDKStub.js" data-document-language="true" type="text/javascript" charset="UTF-8" data-domain-script="03af8d57-0a04-47a6-8f10-322fa00d8fc7" ></script>
<script type="text/javascript">
function OptanonWrapper() { }
</script>
<!-- OneTrust Cookies Consent Notice end for xilinx.github.io -->
<!-- Google Tag Manager -->
<script type="text/plain" class="optanon-category-C0002">(function(w,d,s,l,i){w[l]=w[l]||[];w[l].push({'gtm.start':
new Date().getTime(),event:'gtm.js'});var f=d.getElementsByTagName(s)[0],
j=d.createElement(s),dl=l!='dataLayer'?'&l='+l:'';j.async=true;j.src=
'//www.googletagmanager.com/gtm.js?id='+i+dl;f.parentNode.insertBefore(j,f);
})(window,document,'script','dataLayer','GTM-5RHQV7');</script>
<!-- End Google Tag Manager -->
  <title>chipscopy.api.vio &mdash; ChipScoPy 2024.1.1717697699 documentation</title>
      <link rel="stylesheet" href="../../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../../../_static/custom.css" type="text/css" />
      <link rel="stylesheet" href="../../../_static/_static/custom.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../../../" id="documentation_options" src="../../../_static/documentation_options.js"></script>
        <script src="../../../_static/doctools.js"></script>
        <script src="../../../_static/sphinx_highlight.js"></script>
    <script src="../../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../../genindex.html" />
    <link rel="search" title="Search" href="../../../search.html" /> 
</head>

<body class="wy-body-for-nav">

<!-- Google Tag Manager -->
<noscript><iframe src="//www.googletagmanager.com/ns.html?id=GTM-5RHQV7" height="0" width="0" style="display:none;visibility:hidden" class="optanon-category-C0002"></iframe></noscript>
<!-- End Google Tag Manager --> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
            <a href="../../../index.html" class="icon icon-home"> ChipScoPy
          </a>
              <div class="version">
                2024.1
              </div>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Introduction</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../overview.html">ChipScoPy Overview</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../system_requirements.html">System Requirements</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../chipscopy_installation.html">ChipScoPy Installation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../dev_setup.html">Developer Installation</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">ChipScoPy Debug Core API Classes</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../ddr.html">DDR</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ibert.html">IBERT</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ila.html">ILA</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../memory.html">Memory</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../noc.html">NocPerfmon</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../pcie.html">PCIe</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../sysmon.html">SysMon</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../vio.html">VIO</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Misc Classes &amp; Utility Functions</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../containers.html">Containers</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../device.html">Device</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../report.html">Report</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../session.html">Session</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu"  style="background: black" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../../index.html">ChipScoPy</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../../index.html" class="icon icon-home"></a> &raquo;</li>
          <li><a href="../../index.html">Module code</a> &raquo;</li>
          <li><a href="../api.html">chipscopy.api</a> &raquo;</li>
      <li>chipscopy.api.vio</li>
      <li class="wy-breadcrumbs-aside">
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <h1>Source code for chipscopy.api.vio</h1><div class="highlight"><pre>
<span></span><span class="c1"># Copyright (C) 2021-2022, Xilinx, Inc.</span>
<span class="c1"># Copyright (C) 2022-2023, Advanced Micro Devices, Inc.</span>
<span class="c1">#</span>
<span class="c1"># Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span>
<span class="c1"># you may not use this file except in compliance with the License.</span>
<span class="c1"># You may obtain a copy of the License at</span>
<span class="c1">#</span>
<span class="c1">#     http://www.apache.org/licenses/LICENSE-2.0</span>
<span class="c1">#</span>
<span class="c1"># Unless required by applicable law or agreed to in writing, software</span>
<span class="c1"># distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span>
<span class="c1"># WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span>
<span class="c1"># See the License for the specific language governing permissions and</span>
<span class="c1"># limitations under the License.</span>

<span class="kn">import</span> <span class="nn">dataclasses</span>
<span class="kn">from</span> <span class="nn">dataclasses</span> <span class="kn">import</span> <span class="n">dataclass</span><span class="p">,</span> <span class="n">asdict</span>
<span class="kn">import</span> <span class="nn">json</span>
<span class="kn">import</span> <span class="nn">re</span>
<span class="kn">from</span> <span class="nn">typing</span> <span class="kn">import</span> <span class="n">Union</span><span class="p">,</span> <span class="n">List</span><span class="p">,</span> <span class="n">Dict</span><span class="p">,</span> <span class="n">TYPE_CHECKING</span>
<span class="kn">from</span> <span class="nn">collections</span> <span class="kn">import</span> <span class="n">defaultdict</span>

<span class="kn">from</span> <span class="nn">chipscopy.api</span> <span class="kn">import</span> <span class="n">CoreType</span>
<span class="kn">from</span> <span class="nn">chipscopy.api._detail.ltx</span> <span class="kn">import</span> <span class="n">Ltx</span><span class="p">,</span> <span class="n">LtxCore</span><span class="p">,</span> <span class="n">LtxProbe</span>
<span class="kn">from</span> <span class="nn">chipscopy.api._detail.debug_core</span> <span class="kn">import</span> <span class="n">DebugCore</span>

<span class="k">if</span> <span class="n">TYPE_CHECKING</span><span class="p">:</span>
    <span class="kn">from</span> <span class="nn">chipscopy.client.axis_vio_core_client</span> <span class="kn">import</span> <span class="n">AxisVIOCoreClient</span>


<div class="viewcode-block" id="VIOProbe"><a class="viewcode-back" href="../../../vio.html#chipscopy.api.vio.VIOProbe">[docs]</a><span class="nd">@dataclass</span>
<span class="k">class</span> <span class="nc">VIOProbe</span><span class="p">:</span>
<span class="w">    </span><span class="sd">&quot;&quot;&quot;VIOProbe represents a single VIO probe connected to a VIO port.</span>
<span class="sd">    A VIO Port may be connected to many probes. Each probe is a slice</span>
<span class="sd">    of the port as shown below.</span>

<span class="sd">    ::</span>

<span class="sd">                            --------</span>
<span class="sd">          ----------------- VIO Port ------------------------</span>
<span class="sd">                            --------</span>
<span class="sd">        msb                                                lsb</span>
<span class="sd">        N-1                        47          16 15        0</span>
<span class="sd">         -----------------------------------------------------</span>
<span class="sd">        | boo[]   | ... | baz[]   | bar[31:0]    | foo[15:0] |</span>
<span class="sd">        -----------------------------------------------------</span>
<span class="sd">                                   ^            ^</span>
<span class="sd">                                   |          port_bit_</span>
<span class="sd">                                   |          offset</span>
<span class="sd">                                   |            16</span>
<span class="sd">                                   |            |</span>
<span class="sd">                                 bus_left      bus_right</span>
<span class="sd">                                  _index       _index</span>
<span class="sd">                                  31           0</span>

<span class="sd">    Normally the left index is the most significant probe index, and the right</span>
<span class="sd">    index is the least significant. They match the HDL index of what was probed</span>
<span class="sd">    in the design.</span>

<span class="sd">    &quot;&quot;&quot;</span>

    <span class="n">probe_name</span><span class="p">:</span> <span class="nb">str</span>
<span class="w">    </span><span class="sd">&quot;&quot;&quot;Represents the HDL net or bus name. It does not contain the brackets</span>
<span class="sd">    of the bus name [x:y].&quot;&quot;&quot;</span>
    <span class="n">direction</span><span class="p">:</span> <span class="nb">str</span>
<span class="w">    </span><span class="sd">&quot;&quot;&quot;in or out. IN is a monitor connected to something in the design. Out is</span>
<span class="sd">    a virtual button the VIO drives.&quot;&quot;&quot;</span>
    <span class="n">is_bus</span><span class="p">:</span> <span class="nb">bool</span>
<span class="w">    </span><span class="sd">&quot;&quot;&quot;True if this probe is a vector, False if this probe is a scalar.&quot;&quot;&quot;</span>
    <span class="n">bus_left_index</span><span class="p">:</span> <span class="nb">int</span>
<span class="w">    </span><span class="sd">&quot;&quot;&quot;``probe_name[bus_left_index::bus_right_index]`` - When **is_bus == True**, this is the left index of the probe.</span>
<span class="sd">    When **is_bus == False**, this unused.&quot;&quot;&quot;</span>
    <span class="n">bus_right_index</span><span class="p">:</span> <span class="nb">int</span>
<span class="w">    </span><span class="sd">&quot;&quot;&quot;``probe_name[bus_left_index::bus_right_index]`` - When **is_bus == True**, this is the right index of the probe.</span>
<span class="sd">    When **is_bus == False**, this unused.&quot;&quot;&quot;</span>
    <span class="n">port_index</span><span class="p">:</span> <span class="nb">int</span>
<span class="w">    </span><span class="sd">&quot;&quot;&quot;VIO port number of the input or output port.&quot;&quot;&quot;</span>
    <span class="n">port_bit_offset</span><span class="p">:</span> <span class="nb">int</span>
<span class="w">    </span><span class="sd">&quot;&quot;&quot;Bit offset into the probe port that indicates where the probe data begins in the port.&quot;&quot;&quot;</span>

    <span class="k">def</span> <span class="fm">__init__</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">ltx_probe</span><span class="p">:</span> <span class="n">LtxProbe</span><span class="p">):</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Build a Probe based on the ltx probe information&quot;&quot;&quot;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">probe_name</span> <span class="o">=</span> <span class="n">ltx_probe</span><span class="o">.</span><span class="n">name</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">direction</span> <span class="o">=</span> <span class="n">ltx_probe</span><span class="o">.</span><span class="n">direction</span><span class="o">.</span><span class="n">lower</span><span class="p">()</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">is_bus</span> <span class="o">=</span> <span class="n">ltx_probe</span><span class="o">.</span><span class="n">is_bus</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">bus_left_index</span> <span class="o">=</span> <span class="n">ltx_probe</span><span class="o">.</span><span class="n">bus_left_index</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">bus_right_index</span> <span class="o">=</span> <span class="n">ltx_probe</span><span class="o">.</span><span class="n">bus_right_index</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">port_index</span> <span class="o">=</span> <span class="n">ltx_probe</span><span class="o">.</span><span class="n">port_index</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">port_bit_offset</span> <span class="o">=</span> <span class="mi">0</span>

    <span class="k">def</span> <span class="fm">__str__</span><span class="p">(</span><span class="bp">self</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="nb">str</span><span class="p">:</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">probe_name</span>

    <span class="k">def</span> <span class="fm">__repr__</span><span class="p">(</span><span class="bp">self</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="nb">str</span><span class="p">:</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">to_json</span><span class="p">()</span>

    <span class="k">def</span> <span class="nf">to_dict</span><span class="p">(</span><span class="bp">self</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="n">Dict</span><span class="p">:</span>
        <span class="k">return</span> <span class="n">dataclasses</span><span class="o">.</span><span class="n">asdict</span><span class="p">(</span><span class="bp">self</span><span class="p">)</span>

    <span class="k">def</span> <span class="nf">to_json</span><span class="p">(</span><span class="bp">self</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="nb">str</span><span class="p">:</span>
        <span class="k">return</span> <span class="n">json</span><span class="o">.</span><span class="n">dumps</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">to_dict</span><span class="p">(),</span> <span class="n">indent</span><span class="o">=</span><span class="mi">4</span><span class="p">)</span>

    <span class="nd">@property</span>
    <span class="k">def</span> <span class="nf">port_name</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Represents the VIO port name in the IP (like probe_in0, probe_out1, etc)&quot;&quot;&quot;</span>
        <span class="k">return</span> <span class="sa">f</span><span class="s2">&quot;probe_</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">direction</span><span class="si">}{</span><span class="bp">self</span><span class="o">.</span><span class="n">port_index</span><span class="si">}</span><span class="s2">&quot;</span></div>


<div class="viewcode-block" id="VIO"><a class="viewcode-back" href="../../../vio.html#chipscopy.api.vio.VIO">[docs]</a><span class="k">class</span> <span class="nc">VIO</span><span class="p">(</span><span class="n">DebugCore</span><span class="p">[</span><span class="s2">&quot;AxisVIOCoreClient&quot;</span><span class="p">]):</span>
<span class="w">    </span><span class="sd">&quot;&quot;&quot;This class contains the main API to use the VIO (Virtual Input/Output)</span>
<span class="sd">    debug core. VIO monitors elements of a running design in hardware with</span>
<span class="sd">    probe inputs and drives elements in the design with probe outputs.</span>

<span class="sd">    This API has methods for querying and controlling VIO ports directly.</span>
<span class="sd">    This is useful for lower level control, or direct VIO control when no LTX</span>
<span class="sd">    file is available.</span>

<span class="sd">    If an LTX file is available, the higher level read_probes and write_probes</span>
<span class="sd">    methods are available to debug at the higher level HDL context. HDL nets and</span>
<span class="sd">    bus names from Vivado are automatically converted to the correct VIO probe</span>
<span class="sd">    port when reading or writing.</span>
<span class="sd">    &quot;&quot;&quot;</span>

    <span class="k">def</span> <span class="fm">__init__</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">vio_tcf_node</span><span class="p">,</span> <span class="o">*</span><span class="p">,</span> <span class="n">ltx</span><span class="p">:</span> <span class="n">Ltx</span> <span class="o">=</span> <span class="kc">None</span><span class="p">):</span>
        <span class="nb">super</span><span class="p">(</span><span class="n">VIO</span><span class="p">,</span> <span class="bp">self</span><span class="p">)</span><span class="o">.</span><span class="fm">__init__</span><span class="p">(</span><span class="n">core_type</span><span class="o">=</span><span class="n">CoreType</span><span class="o">.</span><span class="n">AXIS_VIO</span><span class="p">,</span> <span class="n">core_tcf_node</span><span class="o">=</span><span class="n">vio_tcf_node</span><span class="p">)</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">name</span> <span class="o">=</span> <span class="n">vio_tcf_node</span><span class="o">.</span><span class="n">props</span><span class="p">[</span><span class="s2">&quot;Name&quot;</span><span class="p">]</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">instance_name</span> <span class="o">=</span> <span class="kc">None</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">ltx_core</span> <span class="o">=</span> <span class="kc">None</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">uuid</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">core_info</span><span class="o">.</span><span class="n">uuid</span>
        <span class="p">(</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">port_in_widths</span><span class="p">,</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">port_out_widths</span><span class="p">,</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">has_activity</span><span class="p">,</span>
        <span class="p">)</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_read_port_info_from_hardware</span><span class="p">()</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_setup_vio_from_ltx</span><span class="p">(</span><span class="n">ltx</span><span class="p">)</span>

        <span class="c1"># This is used by the filter_by method in QueryList</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">filter_by</span> <span class="o">=</span> <span class="p">{</span><span class="s2">&quot;name&quot;</span><span class="p">:</span> <span class="bp">self</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="s2">&quot;uuid&quot;</span><span class="p">:</span> <span class="bp">self</span><span class="o">.</span><span class="n">uuid</span><span class="p">,</span> <span class="s2">&quot;instance_name&quot;</span><span class="p">:</span> <span class="bp">self</span><span class="o">.</span><span class="n">instance_name</span><span class="p">}</span>

    <span class="k">def</span> <span class="fm">__repr__</span><span class="p">(</span><span class="bp">self</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="nb">str</span><span class="p">:</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">to_json</span><span class="p">()</span>

    <span class="k">def</span> <span class="fm">__str__</span><span class="p">(</span><span class="bp">self</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="nb">str</span><span class="p">:</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">name</span>

    <span class="k">def</span> <span class="nf">to_dict</span><span class="p">(</span><span class="bp">self</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="n">Dict</span><span class="p">:</span>
        <span class="n">input_ports</span> <span class="o">=</span> <span class="p">{}</span>
        <span class="k">for</span> <span class="n">idx</span><span class="p">,</span> <span class="n">val</span> <span class="ow">in</span> <span class="nb">enumerate</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">port_in_widths</span><span class="p">):</span>
            <span class="n">input_ports</span><span class="p">[</span><span class="sa">f</span><span class="s2">&quot;probe_in</span><span class="si">{</span><span class="n">idx</span><span class="si">}</span><span class="s2">&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="n">val</span>
        <span class="n">output_ports</span> <span class="o">=</span> <span class="p">{}</span>
        <span class="k">for</span> <span class="n">idx</span><span class="p">,</span> <span class="n">val</span> <span class="ow">in</span> <span class="nb">enumerate</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">port_out_widths</span><span class="p">):</span>
            <span class="n">output_ports</span><span class="p">[</span><span class="sa">f</span><span class="s2">&quot;probe_out</span><span class="si">{</span><span class="n">idx</span><span class="si">}</span><span class="s2">&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="n">val</span>
        <span class="n">probes</span> <span class="o">=</span> <span class="p">[</span><span class="n">asdict</span><span class="p">(</span><span class="n">probe</span><span class="p">)</span> <span class="k">for</span> <span class="n">probe</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">probes</span><span class="p">]</span>
        <span class="c1"># super().to_dict() holds the standard core_info</span>
        <span class="n">d</span> <span class="o">=</span> <span class="nb">super</span><span class="p">()</span><span class="o">.</span><span class="n">to_dict</span><span class="p">()</span>
        <span class="n">d</span><span class="o">.</span><span class="n">update</span><span class="p">(</span>
            <span class="p">{</span>
                <span class="s2">&quot;name&quot;</span><span class="p">:</span> <span class="bp">self</span><span class="o">.</span><span class="n">name</span><span class="p">,</span>
                <span class="s2">&quot;type&quot;</span><span class="p">:</span> <span class="nb">str</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">core_type</span><span class="p">),</span>
                <span class="s2">&quot;instance&quot;</span><span class="p">:</span> <span class="bp">self</span><span class="o">.</span><span class="n">instance_name</span><span class="p">,</span>
                <span class="s2">&quot;input_ports&quot;</span><span class="p">:</span> <span class="n">input_ports</span><span class="p">,</span>
                <span class="s2">&quot;output_ports&quot;</span><span class="p">:</span> <span class="n">output_ports</span><span class="p">,</span>
                <span class="s2">&quot;probes&quot;</span><span class="p">:</span> <span class="n">probes</span><span class="p">,</span>
            <span class="p">}</span>
        <span class="p">)</span>
        <span class="k">return</span> <span class="n">d</span>

    <span class="k">def</span> <span class="nf">to_json</span><span class="p">(</span><span class="bp">self</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="nb">str</span><span class="p">:</span>
        <span class="k">return</span> <span class="n">json</span><span class="o">.</span><span class="n">dumps</span><span class="p">(</span><span class="nb">dict</span><span class="p">(</span><span class="nb">sorted</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">to_dict</span><span class="p">()</span><span class="o">.</span><span class="n">items</span><span class="p">())),</span> <span class="n">indent</span><span class="o">=</span><span class="mi">4</span><span class="p">,</span> <span class="n">default</span><span class="o">=</span><span class="k">lambda</span> <span class="n">o</span><span class="p">:</span> <span class="nb">str</span><span class="p">(</span><span class="n">o</span><span class="p">))</span>

    <span class="c1">###########################################################################</span>
    <span class="c1"># VIO CORE AND PORT CONTROL</span>
    <span class="c1">###########################################################################</span>
    <span class="nd">@property</span>
    <span class="k">def</span> <span class="nf">is_activity_supported</span><span class="p">(</span><span class="bp">self</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="nb">bool</span><span class="p">:</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;True if this vio core supports activity detection&quot;&quot;&quot;</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">has_activity</span>

    <span class="nd">@property</span>
    <span class="k">def</span> <span class="nf">port_in_count</span><span class="p">(</span><span class="bp">self</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="nb">int</span><span class="p">:</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Number of VIO input ports in the debug core. Input ports monitor</span>
<span class="sd">        activity in the design.</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">return</span> <span class="nb">len</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">port_in_widths</span><span class="p">)</span>

    <span class="nd">@property</span>
    <span class="k">def</span> <span class="nf">port_out_count</span><span class="p">(</span><span class="bp">self</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="nb">int</span><span class="p">:</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Number of VIO output ports in debug core. Output ports are virtual</span>
<span class="sd">        buttons.</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">return</span> <span class="nb">len</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">port_out_widths</span><span class="p">)</span>

    <span class="nd">@property</span>
    <span class="k">def</span> <span class="nf">port_names</span><span class="p">(</span><span class="bp">self</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="n">List</span><span class="p">[</span><span class="nb">str</span><span class="p">]:</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;List of all VIO port names (input and output) for this VIO core.</span>

<span class="sd">        VIO cores name ports as ``probe_in#`` for input ports, and</span>
<span class="sd">        ``probe_out#`` for output ports. &#39;#&#39; represents the port index and</span>
<span class="sd">        begins at 0.</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="n">port_names</span> <span class="o">=</span> <span class="p">[]</span>
        <span class="k">for</span> <span class="n">idx</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">port_in_count</span><span class="p">):</span>
            <span class="n">port_names</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="sa">f</span><span class="s2">&quot;probe_in</span><span class="si">{</span><span class="n">idx</span><span class="si">}</span><span class="s2">&quot;</span><span class="p">)</span>
        <span class="k">for</span> <span class="n">idx</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">port_out_count</span><span class="p">):</span>
            <span class="n">port_names</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="sa">f</span><span class="s2">&quot;probe_out</span><span class="si">{</span><span class="n">idx</span><span class="si">}</span><span class="s2">&quot;</span><span class="p">)</span>
        <span class="k">return</span> <span class="n">port_names</span>

<div class="viewcode-block" id="VIO.reset_vio"><a class="viewcode-back" href="../../../vio.html#chipscopy.api.vio.VIO.reset_vio">[docs]</a>    <span class="k">def</span> <span class="nf">reset_vio</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">        Resets the VIO core by resetting all probe outputs to their initial</span>
<span class="sd">        values.</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">core_tcf_node</span><span class="o">.</span><span class="n">reset_core</span><span class="p">()</span></div>

<div class="viewcode-block" id="VIO.read_ports"><a class="viewcode-back" href="../../../vio.html#chipscopy.api.vio.VIO.read_ports">[docs]</a>    <span class="k">def</span> <span class="nf">read_ports</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">port_names</span><span class="p">:</span> <span class="n">Union</span><span class="p">[</span><span class="nb">str</span><span class="p">,</span> <span class="n">List</span><span class="p">[</span><span class="nb">str</span><span class="p">]]</span> <span class="o">=</span> <span class="kc">None</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="n">Dict</span><span class="p">[</span><span class="nb">str</span><span class="p">,</span> <span class="n">Dict</span><span class="p">]:</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Read VIO port values from hardware. Gets the current values from</span>
<span class="sd">        hardware for selected input_ports and output_ports.</span>

<span class="sd">        NOTE: Reading values will cause IP to reset activity tracking for the vio core</span>

<span class="sd">        Args:</span>
<span class="sd">            port_names: **(optional)** List of port names (see</span>
<span class="sd">                ``vio_port_names``). The default is all ports.</span>

<span class="sd">        Returns:</span>
<span class="sd">            dict:</span>
<span class="sd">                dict: (port_name, {&#39;value&#39;: value, &#39;activity&#39;: activity}).</span>

<span class="sd">                &#39;value&#39; is always returned as an integer for each port.</span>

<span class="sd">                &#39;activity&#39; is only included for vio input ports when the</span>
<span class="sd">                activity detection is turned on. Activity does not exist</span>
<span class="sd">                for vio output ports. Activity is returned as one character per</span>
<span class="sd">                bit of the probe. &#39;R&#39;, &#39;F&#39;, &#39;N&#39;, &#39;B&#39; represent edges -  Rising,</span>
<span class="sd">                Falling, None, Both.</span>

<span class="sd">                port_data returned as a dictionary in the following format:</span>

<span class="sd">                ::</span>

<span class="sd">                    port_data = {</span>
<span class="sd">                                   probe_in0: {&#39;value&#39;: 3, &#39;activity&#39;: &#39;RR&#39;},</span>
<span class="sd">                                   ... ,</span>
<span class="sd">                                   probe_out0: {&#39;value&#39;: 456},</span>
<span class="sd">                                   ...</span>
<span class="sd">                                }</span>

<span class="sd">        &quot;&quot;&quot;</span>
        <span class="c1"># TODO: Document the order of &#39;activity&#39; bits in the return string</span>
        <span class="k">if</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">port_names</span><span class="p">,</span> <span class="nb">str</span><span class="p">):</span>
            <span class="n">port_names</span> <span class="o">=</span> <span class="p">[</span><span class="n">port_names</span><span class="p">]</span>
        <span class="k">if</span> <span class="n">port_names</span> <span class="ow">is</span> <span class="kc">None</span><span class="p">:</span>
            <span class="n">port_names</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">port_names</span>
        <span class="n">port_in_data</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">core_tcf_node</span><span class="o">.</span><span class="n">refresh_port_in_data</span><span class="p">()</span>
        <span class="n">port_out_data</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">core_tcf_node</span><span class="o">.</span><span class="n">refresh_port_out_data</span><span class="p">()</span>
        <span class="n">port_data</span> <span class="o">=</span> <span class="p">{}</span>
        <span class="k">for</span> <span class="n">port_name</span> <span class="ow">in</span> <span class="n">port_names</span><span class="p">:</span>
            <span class="n">port_name_split</span> <span class="o">=</span> <span class="n">re</span><span class="o">.</span><span class="n">split</span><span class="p">(</span><span class="s2">&quot;^probe_(in|out)(</span><span class="se">\\</span><span class="s2">d+)$&quot;</span><span class="p">,</span> <span class="n">port_name</span><span class="p">)</span>
            <span class="k">assert</span> <span class="nb">len</span><span class="p">(</span><span class="n">port_name_split</span><span class="p">)</span> <span class="o">==</span> <span class="mi">4</span>
            <span class="n">_</span><span class="p">,</span> <span class="n">port_direction</span><span class="p">,</span> <span class="n">port_index_str</span><span class="p">,</span> <span class="n">_</span> <span class="o">=</span> <span class="n">port_name_split</span>  <span class="c1"># [&#39;&#39;, &#39;in|out&#39;, idx, &#39;&#39;]</span>
            <span class="n">port_index</span> <span class="o">=</span> <span class="nb">int</span><span class="p">(</span><span class="n">port_index_str</span><span class="p">)</span>
            <span class="k">if</span> <span class="n">port_direction</span> <span class="o">==</span> <span class="s2">&quot;in&quot;</span><span class="p">:</span>
                <span class="k">assert</span> <span class="n">port_index</span> <span class="o">&lt;</span> <span class="bp">self</span><span class="o">.</span><span class="n">port_in_count</span>
                <span class="n">val</span> <span class="o">=</span> <span class="n">port_in_data</span><span class="p">[</span><span class="s2">&quot;In&quot;</span><span class="p">][</span><span class="n">port_index</span><span class="p">]</span>
                <span class="k">if</span> <span class="s2">&quot;Activity&quot;</span> <span class="ow">in</span> <span class="n">port_in_data</span><span class="p">:</span>
                    <span class="n">activity</span> <span class="o">=</span> <span class="n">port_in_data</span><span class="p">[</span><span class="s2">&quot;Activity&quot;</span><span class="p">][</span><span class="n">port_index</span><span class="p">]</span>
                    <span class="n">port_data</span><span class="p">[</span><span class="n">port_name</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="s2">&quot;value&quot;</span><span class="p">:</span> <span class="n">val</span><span class="p">,</span> <span class="s2">&quot;activity&quot;</span><span class="p">:</span> <span class="n">activity</span><span class="p">}</span>
            <span class="k">elif</span> <span class="n">port_direction</span> <span class="o">==</span> <span class="s2">&quot;out&quot;</span><span class="p">:</span>
                <span class="k">assert</span> <span class="n">port_index</span> <span class="o">&lt;</span> <span class="bp">self</span><span class="o">.</span><span class="n">port_out_count</span>
                <span class="n">val</span> <span class="o">=</span> <span class="n">port_out_data</span><span class="p">[</span><span class="s2">&quot;Out&quot;</span><span class="p">][</span><span class="n">port_index</span><span class="p">]</span>
                <span class="n">port_data</span><span class="p">[</span><span class="n">port_name</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="s2">&quot;value&quot;</span><span class="p">:</span> <span class="n">val</span><span class="p">}</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="k">raise</span> <span class="ne">ValueError</span><span class="p">(</span><span class="sa">f</span><span class="s2">&quot;Invalid port name - </span><span class="si">{</span><span class="n">port_name</span><span class="si">}</span><span class="s2">&quot;</span><span class="p">)</span>
        <span class="k">return</span> <span class="n">port_data</span></div>

<div class="viewcode-block" id="VIO.write_ports"><a class="viewcode-back" href="../../../vio.html#chipscopy.api.vio.VIO.write_ports">[docs]</a>    <span class="k">def</span> <span class="nf">write_ports</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">port_values</span><span class="p">:</span> <span class="n">Dict</span><span class="p">[</span><span class="nb">str</span><span class="p">,</span> <span class="nb">int</span><span class="p">]):</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Write values to VIO port outputs in hardware. Port names follow</span>
<span class="sd">        the VIO convention port in and port out naming.</span>
<span class="sd">        See ``vio_port_names``.</span>

<span class="sd">        Args:</span>
<span class="sd">            port_values: dict. key=port_name, value=port_value.</span>
<span class="sd">                port_name is a VIO output port. port_value is a python int</span>
<span class="sd">                value.</span>

<span class="sd">                ::</span>

<span class="sd">                      write_ports({&#39;probe_out0&#39;: 1000,</span>
<span class="sd">                                   &#39;probe_out1&#39;: 0x100})</span>

<span class="sd">        Returns:</span>
<span class="sd">            Nothing</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">assert</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">port_values</span><span class="p">,</span> <span class="nb">dict</span><span class="p">)</span>
        <span class="n">port_data</span> <span class="o">=</span> <span class="p">{}</span>
        <span class="k">for</span> <span class="n">port_name</span><span class="p">,</span> <span class="n">port_value</span> <span class="ow">in</span> <span class="n">port_values</span><span class="o">.</span><span class="n">items</span><span class="p">():</span>
            <span class="n">port_name_split</span> <span class="o">=</span> <span class="n">re</span><span class="o">.</span><span class="n">split</span><span class="p">(</span><span class="s2">&quot;^probe_out(</span><span class="se">\\</span><span class="s2">d+)$&quot;</span><span class="p">,</span> <span class="n">port_name</span><span class="p">)</span>
            <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="n">port_name_split</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">3</span><span class="p">:</span>
                <span class="k">raise</span> <span class="ne">KeyError</span><span class="p">(</span><span class="sa">f</span><span class="s2">&quot;Invalid port name </span><span class="si">{</span><span class="n">port_name</span><span class="si">}</span><span class="s2">&quot;</span><span class="p">)</span>
            <span class="n">_</span><span class="p">,</span> <span class="n">port_index_str</span><span class="p">,</span> <span class="n">_</span> <span class="o">=</span> <span class="n">port_name_split</span>  <span class="c1"># [&#39;&#39;, idx, &#39;&#39;]</span>
            <span class="n">port_index</span> <span class="o">=</span> <span class="nb">int</span><span class="p">(</span><span class="n">port_index_str</span><span class="p">)</span>
            <span class="n">port_data</span><span class="p">[</span><span class="n">port_index</span><span class="p">]</span> <span class="o">=</span> <span class="n">port_value</span>
        <span class="k">assert</span> <span class="nb">len</span><span class="p">(</span><span class="n">port_data</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">0</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">core_tcf_node</span><span class="o">.</span><span class="n">commit_port_out_data</span><span class="p">(</span><span class="n">port_data</span><span class="p">)</span></div>

    <span class="c1">###########################################################################</span>
    <span class="c1"># VIO PROBE ACCESS</span>
    <span class="c1">###########################################################################</span>
    <span class="nd">@property</span>
    <span class="k">def</span> <span class="nf">probes</span><span class="p">(</span><span class="bp">self</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="n">List</span><span class="p">[</span><span class="n">VIOProbe</span><span class="p">]:</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">        Get probes attached to the VIO core and associated port information.</span>

<span class="sd">        Returns:</span>
<span class="sd">            List of VIOProbes</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="n">probe_list</span> <span class="o">=</span> <span class="p">[]</span>
        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">ltx_core</span><span class="p">:</span>
            <span class="n">ltx_probe_dict</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_get_probe_to_port_map</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">ltx_core</span><span class="o">.</span><span class="n">probes</span><span class="p">)</span>
            <span class="k">for</span> <span class="n">port_name</span><span class="p">,</span> <span class="n">ltx_probe_list</span> <span class="ow">in</span> <span class="n">ltx_probe_dict</span><span class="o">.</span><span class="n">items</span><span class="p">():</span>
                <span class="k">for</span> <span class="n">ltx_probe</span> <span class="ow">in</span> <span class="n">ltx_probe_list</span><span class="p">:</span>
                    <span class="n">probe_list</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">VIOProbe</span><span class="p">(</span><span class="n">ltx_probe</span><span class="p">))</span>
        <span class="k">return</span> <span class="n">probe_list</span>

    <span class="nd">@property</span>
    <span class="k">def</span> <span class="nf">probe_names</span><span class="p">(</span><span class="bp">self</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="n">List</span><span class="p">[</span><span class="nb">str</span><span class="p">]:</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">        Returns:</span>
<span class="sd">             List of probe names from the LTX file</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="n">probe_names</span> <span class="o">=</span> <span class="p">[]</span>
        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">ltx_core</span><span class="p">:</span>
            <span class="k">for</span> <span class="n">probe</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">ltx_core</span><span class="o">.</span><span class="n">probes</span><span class="p">:</span>
                <span class="n">probe_names</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">probe</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>
        <span class="k">return</span> <span class="n">probe_names</span>

<div class="viewcode-block" id="VIO.clear_activity"><a class="viewcode-back" href="../../../vio.html#chipscopy.api.vio.VIO.clear_activity">[docs]</a>    <span class="k">def</span> <span class="nf">clear_activity</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Clear any stale activity indicator data. This really just does a</span>
<span class="sd">        dummy read of all probes.</span>

<span class="sd">        Returns:</span>
<span class="sd">            Nothing</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">read_probes</span><span class="p">()</span></div>

<div class="viewcode-block" id="VIO.read_probe_activity"><a class="viewcode-back" href="../../../vio.html#chipscopy.api.vio.VIO.read_probe_activity">[docs]</a>    <span class="k">def</span> <span class="nf">read_probe_activity</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">probe_names</span><span class="p">:</span> <span class="n">List</span><span class="p">[</span><span class="nb">str</span><span class="p">]</span> <span class="ow">or</span> <span class="nb">str</span> <span class="o">=</span> <span class="kc">None</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="n">Dict</span><span class="p">[</span><span class="nb">str</span><span class="p">,</span> <span class="nb">str</span><span class="p">]:</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Read probe activity values from hardware.  Reading activity has the</span>
<span class="sd">        side effect of clearing activity registers in the VIO IP in hardware.</span>

<span class="sd">        Activity tracking is only available on input ports, and must be enabled</span>
<span class="sd">        when generating the VIO IP.</span>

<span class="sd">        Activity is returned as a string of characters representing activity</span>
<span class="sd">        for each bit.</span>

<span class="sd">        NOTE: Reading activity will cause IP to reset activity tracking for the vio core</span>

<span class="sd">        ::</span>

<span class="sd">            &#39;R&#39; = rising edge detected</span>
<span class="sd">            &#39;F&#39; = falling edge detected</span>
<span class="sd">            &#39;B&#39; = both edges detected</span>
<span class="sd">            &#39;N&#39; = no edge detected</span>
<span class="sd">            &#39;X&#39; = activity not supported on port (ex: vio output port)</span>

<span class="sd">        Args:</span>
<span class="sd">            probe_names: Optional list of probe names (see ``vio_probe_names``). Empty returns all probe activity.</span>

<span class="sd">        Returns:</span>
<span class="sd">            dict:</span>
<span class="sd">                dict: {probe_name: activity_string, ...}.</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="n">probe_dict</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">read_probes</span><span class="p">(</span><span class="n">probe_names</span><span class="p">)</span>
        <span class="n">retval</span> <span class="o">=</span> <span class="p">{}</span>
        <span class="k">for</span> <span class="n">k</span><span class="p">,</span> <span class="n">v</span> <span class="ow">in</span> <span class="n">probe_dict</span><span class="o">.</span><span class="n">items</span><span class="p">():</span>
            <span class="n">retval</span><span class="p">[</span><span class="n">k</span><span class="p">]</span> <span class="o">=</span> <span class="n">v</span><span class="p">[</span><span class="s2">&quot;activity&quot;</span><span class="p">]</span>
        <span class="k">return</span> <span class="n">retval</span></div>

<div class="viewcode-block" id="VIO.read_probe_values"><a class="viewcode-back" href="../../../vio.html#chipscopy.api.vio.VIO.read_probe_values">[docs]</a>    <span class="k">def</span> <span class="nf">read_probe_values</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">probe_names</span><span class="p">:</span> <span class="n">List</span><span class="p">[</span><span class="nb">str</span><span class="p">]</span> <span class="ow">or</span> <span class="nb">str</span> <span class="o">=</span> <span class="kc">None</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="n">Dict</span><span class="p">[</span><span class="nb">str</span><span class="p">,</span> <span class="nb">int</span><span class="p">]:</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Read probe values from hardware. Reading probes has a side effect of</span>
<span class="sd">        clearing activity. If you need both values and activity, call read_probes().</span>

<span class="sd">        NOTE: Reading values will cause IP to reset activity tracking for the vio core</span>

<span class="sd">        Args:</span>
<span class="sd">            probe_names: Optional list of probe names (see ``vio_probe_names``). Empty returns all probe values.</span>

<span class="sd">        Returns:</span>
<span class="sd">            dict:</span>
<span class="sd">                dict: {probe_name:  value, ...}.</span>
<span class="sd">                &#39;value&#39; is always returned as an integer for each port.</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="n">probe_dict</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">read_probes</span><span class="p">(</span><span class="n">probe_names</span><span class="p">)</span>
        <span class="n">retval</span> <span class="o">=</span> <span class="p">{}</span>
        <span class="k">for</span> <span class="n">k</span><span class="p">,</span> <span class="n">v</span> <span class="ow">in</span> <span class="n">probe_dict</span><span class="o">.</span><span class="n">items</span><span class="p">():</span>
            <span class="n">retval</span><span class="p">[</span><span class="n">k</span><span class="p">]</span> <span class="o">=</span> <span class="n">v</span><span class="p">[</span><span class="s2">&quot;value&quot;</span><span class="p">]</span>
        <span class="k">return</span> <span class="n">retval</span></div>

<div class="viewcode-block" id="VIO.read_probes"><a class="viewcode-back" href="../../../vio.html#chipscopy.api.vio.VIO.read_probes">[docs]</a>    <span class="k">def</span> <span class="nf">read_probes</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">probe_names</span><span class="p">:</span> <span class="n">List</span><span class="p">[</span><span class="nb">str</span><span class="p">]</span> <span class="ow">or</span> <span class="nb">str</span> <span class="o">=</span> <span class="kc">None</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="n">Dict</span><span class="p">[</span><span class="nb">str</span><span class="p">,</span> <span class="n">Dict</span><span class="p">]:</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Read probe values from hardware. Gets the current integer and activity values from</span>
<span class="sd">        hardware for selected probes. Output probes to not support activity and will return</span>
<span class="sd">        &#39;X&#39; for all activity values.</span>

<span class="sd">        NOTE: Reading values will cause IP to reset activity tracking for the vio core</span>

<span class="sd">        Args:</span>
<span class="sd">            probe_names: Optional list of probe names (see ``vio_probe_names``). Empty returns all probe values.</span>

<span class="sd">        Returns:</span>
<span class="sd">            dict:</span>
<span class="sd">                dict: (probe_name, {&#39;value&#39;: value, &#39;activity&#39;: activity}).</span>

<span class="sd">                &#39;value&#39; is always returned as an integer for each port.</span>

<span class="sd">                &#39;activity&#39; is only included for vio input probes when the</span>
<span class="sd">                activity detection is turned on. Activity does not exist</span>
<span class="sd">                for vio output probes. Activity is returned as one character per</span>
<span class="sd">                bit of the probe. &#39;R&#39;, &#39;F&#39;, &#39;N&#39;, &#39;B&#39; represent edges -  Rising,</span>
<span class="sd">                Falling, None, Both.</span>
<span class="sd">                &#39;X&#39; returned for activity indicates it is not supported on that probe.</span>

<span class="sd">                ::</span>

<span class="sd">                    port_data = {</span>
<span class="sd">                                   foo_probe: {&#39;value&#39;: 3, &#39;activity&#39;: &#39;RR&#39;},</span>
<span class="sd">                                   ... ,</span>
<span class="sd">                                   bar_probe: {&#39;value&#39;: 456},</span>
<span class="sd">                                   ...</span>
<span class="sd">                                }</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">core_tcf_node</span><span class="o">.</span><span class="n">refresh_probe</span><span class="p">()</span>
        <span class="n">report_results</span><span class="p">:</span> <span class="n">Dict</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">core_tcf_node</span><span class="o">.</span><span class="n">report_probe</span><span class="p">()</span>
        <span class="n">retval</span><span class="p">:</span> <span class="n">Dict</span> <span class="o">=</span> <span class="p">{}</span>
        <span class="k">if</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">probe_names</span><span class="p">,</span> <span class="nb">str</span><span class="p">):</span>
            <span class="n">probe_names</span> <span class="o">=</span> <span class="p">[</span><span class="n">probe_names</span><span class="p">]</span>
        <span class="k">elif</span> <span class="n">probe_names</span> <span class="ow">is</span> <span class="kc">None</span><span class="p">:</span>
            <span class="c1"># None defaults to all probes</span>
            <span class="n">probe_names</span> <span class="o">=</span> <span class="n">report_results</span><span class="o">.</span><span class="n">keys</span><span class="p">()</span>
        <span class="k">for</span> <span class="n">probe_name</span> <span class="ow">in</span> <span class="n">probe_names</span><span class="p">:</span>
            <span class="n">probe_value</span> <span class="o">=</span> <span class="n">report_results</span><span class="p">[</span><span class="n">probe_name</span><span class="p">][</span><span class="s2">&quot;value&quot;</span><span class="p">]</span>
            <span class="n">probe_activity</span> <span class="o">=</span> <span class="n">report_results</span><span class="p">[</span><span class="n">probe_name</span><span class="p">][</span><span class="s2">&quot;activity&quot;</span><span class="p">]</span>
            <span class="n">retval</span><span class="p">[</span><span class="n">probe_name</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="s2">&quot;value&quot;</span><span class="p">:</span> <span class="n">probe_value</span><span class="p">,</span> <span class="s2">&quot;activity&quot;</span><span class="p">:</span> <span class="n">probe_activity</span><span class="p">}</span>
        <span class="k">return</span> <span class="n">retval</span></div>

<div class="viewcode-block" id="VIO.write_probes"><a class="viewcode-back" href="../../../vio.html#chipscopy.api.vio.VIO.write_probes">[docs]</a>    <span class="k">def</span> <span class="nf">write_probes</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">probe_values</span><span class="p">:</span> <span class="n">Dict</span><span class="p">[</span><span class="nb">str</span><span class="p">,</span> <span class="nb">int</span><span class="p">]</span> <span class="o">=</span> <span class="kc">None</span><span class="p">):</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Write values to VIO probe outputs in hardware. See</span>
<span class="sd">        ``vio_probe_names``.</span>

<span class="sd">        Args:</span>
<span class="sd">            probe_values: dict. key=probe_name, value=probe_value.</span>
<span class="sd">                probe_name is a VIO output probe. probe_value is a python int</span>
<span class="sd">                value.</span>

<span class="sd">                ::</span>

<span class="sd">                      write_probes({&#39;foo&#39;: 1000,</span>
<span class="sd">                                    &#39;bar&#39;: 0x100})</span>

<span class="sd">        Returns:</span>
<span class="sd">            Nothing</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">assert</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">probe_values</span><span class="p">,</span> <span class="nb">dict</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">core_tcf_node</span><span class="o">.</span><span class="n">commit_probe</span><span class="p">(</span><span class="n">probe_values</span><span class="p">)</span></div>

    <span class="k">def</span> <span class="nf">_read_port_info_from_hardware</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="n">ports_info_dict</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">core_tcf_node</span><span class="o">.</span><span class="n">get_ports_info</span><span class="p">()</span>
        <span class="n">port_in_widths</span><span class="p">:</span> <span class="n">List</span><span class="p">[</span><span class="nb">int</span><span class="p">]</span> <span class="o">=</span> <span class="p">[]</span>
        <span class="n">port_in_count</span> <span class="o">=</span> <span class="n">ports_info_dict</span><span class="p">[</span><span class="s2">&quot;port_in_count&quot;</span><span class="p">]</span>
        <span class="k">if</span> <span class="n">port_in_count</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">:</span>
            <span class="n">port_in_widths</span> <span class="o">=</span> <span class="n">ports_info_dict</span><span class="p">[</span><span class="s2">&quot;port_in_widths&quot;</span><span class="p">]</span>
        <span class="n">port_out_widths</span><span class="p">:</span> <span class="n">List</span><span class="p">[</span><span class="nb">int</span><span class="p">]</span> <span class="o">=</span> <span class="p">[]</span>
        <span class="n">port_out_count</span> <span class="o">=</span> <span class="n">ports_info_dict</span><span class="p">[</span><span class="s2">&quot;port_out_count&quot;</span><span class="p">]</span>
        <span class="k">if</span> <span class="n">port_out_count</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">:</span>
            <span class="n">port_out_widths</span> <span class="o">=</span> <span class="n">ports_info_dict</span><span class="p">[</span><span class="s2">&quot;port_out_widths&quot;</span><span class="p">]</span>
        <span class="n">has_activity</span><span class="p">:</span> <span class="nb">bool</span> <span class="o">=</span> <span class="n">ports_info_dict</span><span class="p">[</span><span class="s2">&quot;has_activity_detector&quot;</span><span class="p">]</span>
        <span class="k">return</span> <span class="n">port_in_widths</span><span class="p">,</span> <span class="n">port_out_widths</span><span class="p">,</span> <span class="n">has_activity</span>

    <span class="nd">@staticmethod</span>
    <span class="k">def</span> <span class="nf">_get_probe_to_port_map</span><span class="p">(</span><span class="n">ltx_probes</span><span class="p">:</span> <span class="n">List</span><span class="p">[</span><span class="n">LtxProbe</span><span class="p">])</span> <span class="o">-&gt;</span> <span class="n">Dict</span><span class="p">[</span><span class="nb">str</span><span class="p">,</span> <span class="n">List</span><span class="p">[</span><span class="n">LtxProbe</span><span class="p">]]:</span>
        <span class="c1"># Build the probe to port mapping. Associates the logical</span>
        <span class="c1"># LTX port data to the physical VIO hardware port configuration.</span>
        <span class="c1"># Group probes by port index and order probes from smallest to largest</span>
        <span class="c1"># offset { port_index : [probe, ..., probe] ... }</span>
        <span class="c1"># There may be multiple logical probes for each physical port.</span>

        <span class="n">probes_by_port</span> <span class="o">=</span> <span class="n">defaultdict</span><span class="p">(</span><span class="nb">list</span><span class="p">)</span>
        <span class="k">for</span> <span class="n">ltx_probe</span> <span class="ow">in</span> <span class="n">ltx_probes</span><span class="p">:</span>
            <span class="c1"># TODO: Need to handle probe slices... That means sort by bit index</span>
            <span class="c1">#       and handle multiple probes for a single port</span>
            <span class="n">direction</span> <span class="o">=</span> <span class="n">ltx_probe</span><span class="o">.</span><span class="n">direction</span><span class="o">.</span><span class="n">lower</span><span class="p">()</span>
            <span class="n">port_key</span> <span class="o">=</span> <span class="sa">f</span><span class="s2">&quot;probe_</span><span class="si">{</span><span class="n">direction</span><span class="si">}{</span><span class="n">ltx_probe</span><span class="o">.</span><span class="n">port_index</span><span class="si">}</span><span class="s2">&quot;</span>
            <span class="n">probes_by_port</span><span class="p">[</span><span class="n">port_key</span><span class="p">]</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">ltx_probe</span><span class="p">)</span>
        <span class="k">return</span> <span class="n">probes_by_port</span>

    <span class="k">def</span> <span class="nf">_create_probes</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">probe_to_port_map</span><span class="p">:</span> <span class="n">Dict</span><span class="p">[</span><span class="nb">str</span><span class="p">,</span> <span class="n">List</span><span class="p">[</span><span class="n">LtxProbe</span><span class="p">]]):</span>
        <span class="k">for</span> <span class="n">port_index</span> <span class="ow">in</span> <span class="nb">sorted</span><span class="p">(</span><span class="n">probe_to_port_map</span><span class="o">.</span><span class="n">keys</span><span class="p">()):</span>
            <span class="n">probes_for_port</span> <span class="o">=</span> <span class="n">probe_to_port_map</span><span class="p">[</span><span class="n">port_index</span><span class="p">]</span>
            <span class="k">for</span> <span class="n">ltx_probe</span> <span class="ow">in</span> <span class="n">probes_for_port</span><span class="p">:</span>
                <span class="n">probe</span> <span class="o">=</span> <span class="n">VIOProbe</span><span class="p">(</span><span class="n">ltx_probe</span><span class="p">)</span>
                <span class="c1"># print(&quot;_create_probes - CREATED PROBE: &quot;, probe)</span>
                <span class="n">port_name</span> <span class="o">=</span> <span class="sa">f</span><span class="s2">&quot;</span><span class="si">{</span><span class="n">probe</span><span class="o">.</span><span class="n">direction</span><span class="si">}{</span><span class="n">probe</span><span class="o">.</span><span class="n">port_index</span><span class="si">}</span><span class="s2">&quot;</span>
                <span class="n">probe_to_create</span> <span class="o">=</span> <span class="p">{</span>
                    <span class="s2">&quot;name&quot;</span><span class="p">:</span> <span class="n">probe</span><span class="o">.</span><span class="n">probe_name</span><span class="p">,</span>
                    <span class="s2">&quot;net&quot;</span><span class="p">:</span> <span class="n">probe</span><span class="o">.</span><span class="n">probe_name</span><span class="p">,</span>
                    <span class="s2">&quot;map&quot;</span><span class="p">:</span> <span class="n">port_name</span><span class="p">,</span>
                <span class="p">}</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">core_tcf_node</span><span class="o">.</span><span class="n">define_probe</span><span class="p">([</span><span class="n">probe_to_create</span><span class="p">])</span>

    <span class="k">def</span> <span class="nf">_setup_vio_from_ltx</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">ltx</span><span class="p">:</span> <span class="n">Ltx</span><span class="p">):</span>
        <span class="c1"># Clear out any old LTX leftovers</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">instance_name</span> <span class="o">=</span> <span class="kc">None</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">core_tcf_node</span><span class="o">.</span><span class="n">undefine_probe</span><span class="p">(</span><span class="n">probe_name</span><span class="o">=</span><span class="s2">&quot;All&quot;</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">ltx_core</span> <span class="o">=</span> <span class="kc">None</span>
        <span class="k">if</span> <span class="n">ltx</span><span class="p">:</span>
            <span class="n">ltx_core</span><span class="p">:</span> <span class="n">LtxCore</span> <span class="o">=</span> <span class="n">ltx</span><span class="o">.</span><span class="n">get_core</span><span class="p">(</span><span class="n">core_type</span><span class="o">=</span><span class="bp">self</span><span class="o">.</span><span class="n">core_type</span><span class="p">,</span> <span class="n">uuid</span><span class="o">=</span><span class="bp">self</span><span class="o">.</span><span class="n">uuid</span><span class="p">)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">ltx_core</span> <span class="o">=</span> <span class="n">ltx_core</span>
            <span class="k">assert</span> <span class="n">ltx_core</span> <span class="ow">is</span> <span class="ow">not</span> <span class="kc">None</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">instance_name</span> <span class="o">=</span> <span class="n">ltx_core</span><span class="o">.</span><span class="n">cell_name</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">name</span> <span class="o">=</span> <span class="n">ltx_core</span><span class="o">.</span><span class="n">cell_name</span>
            <span class="n">probe_to_port_map</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_get_probe_to_port_map</span><span class="p">(</span><span class="n">ltx_core</span><span class="o">.</span><span class="n">probes</span><span class="p">)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">_create_probes</span><span class="p">(</span><span class="n">probe_to_port_map</span><span class="p">)</span></div>
</pre></div>

           </div>
          </div>
          
				  
				  <footer>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2021-2024, Advanced Micro Devices, Inc.
      <span class="lastupdated">Last updated on June 06, 2024.
      </span></p>
  </div>



										<div class="aem-Grid aem-Grid--16">
											<div class="aem-GridColumn aem-GridColumn--xxxlarge--none aem-GridColumn--xsmall--16 aem-GridColumn--offset--xsmall--0 aem-GridColumn--xlarge--none aem-GridColumn--xxlarge--none aem-GridColumn--default--none aem-GridColumn--offset--large--1 aem-GridColumn--xlarge--12 aem-GridColumn--offset--default--0 aem-GridColumn--xxlarge--10 aem-GridColumn--offset--xlarge--2 aem-GridColumn--offset--xxlarge--3 aem-GridColumn--offset--xxxlarge--4 aem-GridColumn--xsmall--none aem-GridColumn--large--none aem-GridColumn aem-GridColumn--large--14 aem-GridColumn--xxxlarge--8 aem-GridColumn--default--16">
												<div class="container-fluid sub-footer">

													                    <div class="row">
                        <div class="col-xs-24">
                          <p><a target="_blank" href="https://www.amd.com/en/corporate/copyright">Terms and Conditions</a> | <a target="_blank" href="https://www.amd.com/en/corporate/privacy">Privacy</a> | <a target="_blank" href="https://www.amd.com/en/corporate/cookies">Cookie Policy</a> | <a target="_blank" href="https://www.amd.com/en/corporate/trademarks">Trademarks</a> | <a target="_blank" href="https://www.amd.com/system/files/documents/statement-human-trafficking-forced-labor.pdf">Statement on Forced Labor</a> | <a target="_blank" href="https://www.amd.com/en/corporate/competition">Fair and Open Competition</a> | <a target="_blank" href="https://www.amd.com/system/files/documents/amd-uk-tax-strategy.pdf">UK Tax Strategy</a> | <a target="_blank" href="https://docs.xilinx.com/v/u/9x6YvZKuWyhJId7y7RQQKA">Inclusive Terminology</a> | <a href="#cookiessettings" class="ot-sdk-show-settings">Cookies Settings</a></p>
                        </div>
                    </div>
												</div>
											</div>
										</div>
										
</br>


  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>
 <script type="text/javascript">
    $(document).ready(function() {
        $(".toggle > *").hide();
        $(".toggle .header").show();
        $(".toggle .header").click(function() {
            $(this).parent().children().not(".header").toggle(400);
            $(this).parent().children(".header").toggleClass("open");
        })
    });
</script>


</body>
</html>