Analysis & Synthesis report for CameraPlatform
Mon Mar 09 01:34:27 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Added for RAM Pass-Through Logic
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for sld_signaltap:auto_signaltap_0
 18. Source assignments for VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|altsyncram:RAMDATA_rtl_0|altsyncram_ubn1:auto_generated
 19. Source assignments for VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|altsyncram:RAMDATA_rtl_0|altsyncram_ubn1:auto_generated
 20. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 21. Parameter Settings for Inferred Entity Instance: VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|altsyncram:RAMDATA_rtl_0
 22. Parameter Settings for Inferred Entity Instance: VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|altsyncram:RAMDATA_rtl_0
 23. altsyncram Parameter Settings by Entity Instance
 24. Port Connectivity Checks: "VideoProcCore:VideoProcCore_inst|VGA_CTRL:VGA_CTRL_inst"
 25. Port Connectivity Checks: "VideoProcCore:VideoProcCore_inst|CAM_CTRL:CAM_CTRL_inst"
 26. Port Connectivity Checks: "VideoProcCore:VideoProcCore_inst"
 27. Signal Tap Logic Analyzer Settings
 28. Post-Synthesis Netlist Statistics for Top Partition
 29. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 30. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 31. Elapsed Time Per Partition
 32. Connections to In-System Debugging Instance "auto_signaltap_0"
 33. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Mar 09 01:34:27 2020       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; CameraPlatform                              ;
; Top-level Entity Name           ; de0_nano_soc_baseline                       ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1175                                        ;
; Total pins                      ; 89                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 360,448                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                ;
+---------------------------------------------------------------------------------+-----------------------+--------------------+
; Option                                                                          ; Setting               ; Default Value      ;
+---------------------------------------------------------------------------------+-----------------------+--------------------+
; Device                                                                          ; 5CSEMA4U23C6          ;                    ;
; Top-level entity name                                                           ; de0_nano_soc_baseline ; CameraPlatform     ;
; Family name                                                                     ; Cyclone V             ; Cyclone V          ;
; Use smart compilation                                                           ; Off                   ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                    ; On                 ;
; Enable compact report table                                                     ; Off                   ; Off                ;
; Restructure Multiplexers                                                        ; Auto                  ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                   ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                   ; Off                ;
; Preserve fewer node names                                                       ; On                    ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001          ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993             ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto                  ; Auto               ;
; Safe State Machine                                                              ; Off                   ; Off                ;
; Extract Verilog State Machines                                                  ; On                    ; On                 ;
; Extract VHDL State Machines                                                     ; On                    ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                   ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000                  ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                   ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                    ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                    ; On                 ;
; Parallel Synthesis                                                              ; On                    ; On                 ;
; DSP Block Balancing                                                             ; Auto                  ; Auto               ;
; NOT Gate Push-Back                                                              ; On                    ; On                 ;
; Power-Up Don't Care                                                             ; On                    ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                   ; Off                ;
; Remove Duplicate Registers                                                      ; On                    ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                   ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                   ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                   ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                   ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                   ; Off                ;
; Ignore SOFT Buffers                                                             ; On                    ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                   ; Off                ;
; Optimization Technique                                                          ; Balanced              ; Balanced           ;
; Carry Chain Length                                                              ; 70                    ; 70                 ;
; Auto Carry Chains                                                               ; On                    ; On                 ;
; Auto Open-Drain Pins                                                            ; On                    ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                   ; Off                ;
; Auto ROM Replacement                                                            ; On                    ; On                 ;
; Auto RAM Replacement                                                            ; On                    ; On                 ;
; Auto DSP Block Replacement                                                      ; On                    ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto                  ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                  ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                    ; On                 ;
; Strict RAM Replacement                                                          ; Off                   ; Off                ;
; Allow Synchronous Control Signals                                               ; On                    ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                   ; Off                ;
; Auto Resource Sharing                                                           ; Off                   ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                   ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                   ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                   ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                    ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                   ; Off                ;
; Timing-Driven Synthesis                                                         ; On                    ; On                 ;
; Report Parameter Settings                                                       ; On                    ; On                 ;
; Report Source Assignments                                                       ; On                    ; On                 ;
; Report Connectivity Checks                                                      ; On                    ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                   ; Off                ;
; Synchronization Register Chain Length                                           ; 3                     ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation    ; Normal compilation ;
; HDL message level                                                               ; Level2                ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                   ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                  ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                  ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                   ; 100                ;
; Clock MUX Protection                                                            ; On                    ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                   ; Off                ;
; Block Design Naming                                                             ; Auto                  ; Auto               ;
; SDC constraint protection                                                       ; Off                   ; Off                ;
; Synthesis Effort                                                                ; Auto                  ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                    ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                   ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium                ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                  ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                    ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                    ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                   ; Off                ;
+---------------------------------------------------------------------------------+-----------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processors 5-6         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                     ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------+
; src/VideoProcCore.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/src/VideoProcCore.v                                                ;             ;
; src/VGA_CTRL.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/src/VGA_CTRL.v                                                     ;             ;
; src/SRAM.v                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/src/SRAM.v                                                         ;             ;
; src/LINEIN_CTRL.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/src/LINEIN_CTRL.v                                                  ;             ;
; src/CAM_CTRL.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/src/CAM_CTRL.v                                                     ;             ;
; de0_nano_soc_baseline.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v                                            ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                         ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                    ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                       ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                          ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                                          ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffeea.inc                                                                ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                            ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                             ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                              ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                    ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                            ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                     ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                               ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                            ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                             ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                              ;             ;
; db/altsyncram_qh84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/db/altsyncram_qh84.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf                                                              ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                                            ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                                               ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                       ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.inc                                                            ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                               ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muxlut.inc                                                                ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                              ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                              ;             ;
; db/mux_hlc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/db/mux_hlc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                            ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/declut.inc                                                                ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                           ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                           ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                           ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cmpconst.inc                                                              ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                           ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                   ;             ;
; db/cntr_09i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/db/cntr_09i.tdf                                                    ;             ;
; db/cmpr_e9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/db/cmpr_e9c.tdf                                                    ;             ;
; db/cntr_a2j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/db/cntr_a2j.tdf                                                    ;             ;
; db/cntr_49i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/db/cntr_49i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                            ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                             ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                         ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                               ; altera_sld  ;
; db/ip/sld5f09f27a/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/db/ip/sld5f09f27a/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld5f09f27a/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/db/ip/sld5f09f27a/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld5f09f27a/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/db/ip/sld5f09f27a/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld5f09f27a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/db/ip/sld5f09f27a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld5f09f27a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/db/ip/sld5f09f27a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld5f09f27a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/db/ip/sld5f09f27a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                          ;             ;
; db/altsyncram_ubn1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/db/altsyncram_ubn1.tdf                                             ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                     ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimate of Logic utilization (ALMs needed) ; 650               ;
;                                             ;                   ;
; Combinational ALUT usage for logic          ; 498               ;
;     -- 7 input functions                    ; 0                 ;
;     -- 6 input functions                    ; 80                ;
;     -- 5 input functions                    ; 112               ;
;     -- 4 input functions                    ; 54                ;
;     -- <=3 input functions                  ; 252               ;
;                                             ;                   ;
; Dedicated logic registers                   ; 1175              ;
;                                             ;                   ;
; I/O pins                                    ; 89                ;
; Total MLAB memory bits                      ; 0                 ;
; Total block memory bits                     ; 360448            ;
;                                             ;                   ;
; Total DSP Blocks                            ; 0                 ;
;                                             ;                   ;
; Maximum fan-out node                        ; FPGA_CLK_50~input ;
; Maximum fan-out                             ; 727               ;
; Total fan-out                               ; 7743              ;
; Average fan-out                             ; 3.86              ;
+---------------------------------------------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                               ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |de0_nano_soc_baseline                                                                                                                  ; 498 (0)             ; 1175 (0)                  ; 360448            ; 0          ; 89   ; 0            ; |de0_nano_soc_baseline                                                                                                                                                                                                                                                                                                                                            ; de0_nano_soc_baseline             ; work         ;
;    |VideoProcCore:VideoProcCore_inst|                                                                                                   ; 109 (16)            ; 216 (0)                   ; 32768             ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|VideoProcCore:VideoProcCore_inst                                                                                                                                                                                                                                                                                                           ; VideoProcCore                     ; work         ;
;       |CAM_CTRL:CAM_CTRL_inst|                                                                                                          ; 34 (34)             ; 69 (69)                   ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|VideoProcCore:VideoProcCore_inst|CAM_CTRL:CAM_CTRL_inst                                                                                                                                                                                                                                                                                    ; CAM_CTRL                          ; work         ;
;       |LINEIN_CTRL:LINEIN_CTRL_inst|                                                                                                    ; 20 (10)             ; 124 (18)                  ; 32768             ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst                                                                                                                                                                                                                                                                              ; LINEIN_CTRL                       ; work         ;
;          |SRAM:SRAM_A|                                                                                                                  ; 5 (5)               ; 53 (53)                   ; 16384             ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A                                                                                                                                                                                                                                                                  ; SRAM                              ; work         ;
;             |altsyncram:RAMDATA_rtl_0|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|altsyncram:RAMDATA_rtl_0                                                                                                                                                                                                                                         ; altsyncram                        ; work         ;
;                |altsyncram_ubn1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|altsyncram:RAMDATA_rtl_0|altsyncram_ubn1:auto_generated                                                                                                                                                                                                          ; altsyncram_ubn1                   ; work         ;
;          |SRAM:SRAM_B|                                                                                                                  ; 5 (5)               ; 53 (53)                   ; 16384             ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B                                                                                                                                                                                                                                                                  ; SRAM                              ; work         ;
;             |altsyncram:RAMDATA_rtl_0|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|altsyncram:RAMDATA_rtl_0                                                                                                                                                                                                                                         ; altsyncram                        ; work         ;
;                |altsyncram_ubn1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|altsyncram:RAMDATA_rtl_0|altsyncram_ubn1:auto_generated                                                                                                                                                                                                          ; altsyncram_ubn1                   ; work         ;
;       |VGA_CTRL:VGA_CTRL_inst|                                                                                                          ; 39 (39)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|VideoProcCore:VideoProcCore_inst|VGA_CTRL:VGA_CTRL_inst                                                                                                                                                                                                                                                                                    ; VGA_CTRL                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 94 (1)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 93 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 93 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 93 (1)              ; 91 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 92 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 92 (59)             ; 86 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 295 (2)             ; 868 (80)                  ; 327680            ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 293 (0)             ; 788 (0)                   ; 327680            ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 293 (67)            ; 788 (246)                 ; 327680            ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 82 (82)                   ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 327680            ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_qh84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 327680            ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qh84:auto_generated                                                                                                                                                 ; altsyncram_qh84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 89 (89)             ; 74 (74)                   ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 50 (1)              ; 216 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 40 (0)              ; 200 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 120 (120)                 ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 40 (0)              ; 80 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 9 (9)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 44 (11)             ; 119 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_09i:auto_generated                                                             ; cntr_09i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 13 (0)              ; 13 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_a2j:auto_generated|                                                                                             ; 13 (13)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated                                                                                      ; cntr_a2j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_49i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_49i:auto_generated                                                                            ; cntr_49i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|altsyncram:RAMDATA_rtl_0|altsyncram_ubn1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384  ; None ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|altsyncram:RAMDATA_rtl_0|altsyncram_ubn1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384  ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qh84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8192         ; 40           ; 8192         ; 40           ; 327680 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                            ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |de0_nano_soc_baseline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |de0_nano_soc_baseline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |de0_nano_soc_baseline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |de0_nano_soc_baseline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |de0_nano_soc_baseline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; VideoProcCore:VideoProcCore_inst|VGA_CTRL:VGA_CTRL_inst|VgaFrameCount                                                                                                                   ; Lost fanout                                                                                                                                                                                         ;
; Total Number of Removed Registers = 1                                                                                                                                                   ;                                                                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[11] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[12] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[12] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[11]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[12]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Total Number of Removed Registers = 30                                                                                                                                                  ;                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1175  ;
; Number of registers using Synchronous Clear  ; 197   ;
; Number of registers using Synchronous Load   ; 234   ;
; Number of registers using Asynchronous Clear ; 354   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 494   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 16                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+
; Register Name                                                                                      ; RAM Name                                                                                ;
+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0_bypass[0]  ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0_bypass[1]  ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0_bypass[2]  ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0_bypass[3]  ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0_bypass[4]  ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0_bypass[5]  ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0_bypass[6]  ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0_bypass[7]  ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0_bypass[8]  ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0_bypass[9]  ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0_bypass[10] ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0_bypass[11] ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0_bypass[12] ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0_bypass[13] ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0_bypass[14] ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0_bypass[15] ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0_bypass[16] ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0_bypass[17] ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0_bypass[18] ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0_bypass[19] ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0_bypass[20] ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0_bypass[21] ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0_bypass[22] ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0_bypass[23] ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0_bypass[24] ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0_bypass[25] ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0_bypass[26] ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0_bypass[27] ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0_bypass[28] ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0_bypass[29] ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0_bypass[30] ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0_bypass[31] ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0_bypass[32] ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0_bypass[33] ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0_bypass[34] ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0_bypass[35] ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0_bypass[36] ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0_bypass[0]  ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0_bypass[1]  ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0_bypass[2]  ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0_bypass[3]  ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0_bypass[4]  ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0_bypass[5]  ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0_bypass[6]  ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0_bypass[7]  ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0_bypass[8]  ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0_bypass[9]  ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0_bypass[10] ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0_bypass[11] ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0_bypass[12] ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0_bypass[13] ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0_bypass[14] ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0_bypass[15] ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0_bypass[16] ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0_bypass[17] ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0_bypass[18] ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0_bypass[19] ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0_bypass[20] ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0_bypass[21] ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0_bypass[22] ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0_bypass[23] ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0_bypass[24] ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0_bypass[25] ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0_bypass[26] ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0_bypass[27] ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0_bypass[28] ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0_bypass[29] ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0_bypass[30] ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0_bypass[31] ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0_bypass[32] ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0_bypass[33] ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0_bypass[34] ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0_bypass[35] ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0 ;
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0_bypass[36] ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0 ;
+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                    ;
+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------+
; Register Name                                                                  ; Megafunction                                                                            ; Type ;
+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------+
; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|LB_RD_ADDR[0..9] ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0 ; RAM  ;
+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |de0_nano_soc_baseline|VideoProcCore:VideoProcCore_inst|VGA_CTRL:VGA_CTRL_inst|VgaLineCount_sig[5]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |de0_nano_soc_baseline|VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RDDATA_sig[11]                                                                                                                                                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |de0_nano_soc_baseline|VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RDDATA_sig[7]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                             ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |de0_nano_soc_baseline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |de0_nano_soc_baseline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |de0_nano_soc_baseline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |de0_nano_soc_baseline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |de0_nano_soc_baseline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |de0_nano_soc_baseline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |de0_nano_soc_baseline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |de0_nano_soc_baseline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|altsyncram:RAMDATA_rtl_0|altsyncram_ubn1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|altsyncram:RAMDATA_rtl_0|altsyncram_ubn1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                        ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                               ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                       ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                           ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                     ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                   ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                   ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                   ; Signed Integer ;
; sld_data_bits                                   ; 40                                                                                                                                                  ; Untyped        ;
; sld_trigger_bits                                ; 40                                                                                                                                                  ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                  ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                               ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                               ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                   ; Untyped        ;
; sld_sample_depth                                ; 8192                                                                                                                                                ; Untyped        ;
; sld_segment_size                                ; 8192                                                                                                                                                ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                  ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                   ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                   ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                   ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                   ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                   ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                   ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                            ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                   ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                   ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                   ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                   ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                   ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                ; String         ;
; sld_inversion_mask_length                       ; 147                                                                                                                                                 ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                   ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                           ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                   ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                   ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                 ; Untyped        ;
; sld_storage_qualifier_bits                      ; 40                                                                                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                   ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                   ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                   ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                   ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                   ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|altsyncram:RAMDATA_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                 ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                 ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                 ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_ubn1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|altsyncram:RAMDATA_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                 ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                 ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                 ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_ubn1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                               ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                  ;
; Entity Instance                           ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|altsyncram:RAMDATA_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                          ;
;     -- WIDTH_A                            ; 16                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 16                                                                                                 ;
;     -- NUMWORDS_B                         ; 1024                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                           ;
; Entity Instance                           ; VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|altsyncram:RAMDATA_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                          ;
;     -- WIDTH_A                            ; 16                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 16                                                                                                 ;
;     -- NUMWORDS_B                         ; 1024                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                           ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VideoProcCore:VideoProcCore_inst|VGA_CTRL:VGA_CTRL_inst"                                     ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; VgaHsync_edge ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VideoProcCore:VideoProcCore_inst|CAM_CTRL:CAM_CTRL_inst"                                            ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; CamLineCount         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; CamPixCount4x[15..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "VideoProcCore:VideoProcCore_inst" ;
+-------+-------+----------+-----------------------------------+
; Port  ; Type  ; Severity ; Details                           ;
+-------+-------+----------+-----------------------------------+
; RST_N ; Input ; Info     ; Stuck at VCC                      ;
; SW0   ; Input ; Info     ; Stuck at GND                      ;
; SW1   ; Input ; Info     ; Stuck at GND                      ;
+-------+-------+----------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 40                  ; 40               ; 8192         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 216                         ;
;     CLR               ; 11                          ;
;     ENA               ; 19                          ;
;     ENA SCLR          ; 9                           ;
;     SCLR              ; 26                          ;
;     SCLR SLD          ; 32                          ;
;     SLD               ; 16                          ;
;     plain             ; 103                         ;
; arriav_io_obuf        ; 72                          ;
; arriav_lcell_comb     ; 110                         ;
;     arith             ; 53                          ;
;         1 data inputs ; 51                          ;
;         2 data inputs ; 2                           ;
;     normal            ; 57                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 20                          ;
;         3 data inputs ; 4                           ;
;         4 data inputs ; 12                          ;
;         5 data inputs ; 7                           ;
;         6 data inputs ; 10                          ;
; boundary_port         ; 89                          ;
; stratixv_ram_block    ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 1.01                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; arriav_ff             ; 868                                                    ;
;     CLR               ; 6                                                      ;
;     CLR SLD           ; 92                                                     ;
;     ENA               ; 83                                                     ;
;     ENA CLR           ; 167                                                    ;
;     ENA CLR SCLR      ; 40                                                     ;
;     ENA SCLR          ; 39                                                     ;
;     ENA SCLR SLD      ; 33                                                     ;
;     ENA SLD           ; 40                                                     ;
;     SCLR SLD          ; 11                                                     ;
;     plain             ; 357                                                    ;
; arriav_lcell_comb     ; 295                                                    ;
;     arith             ; 100                                                    ;
;         0 data inputs ; 4                                                      ;
;         1 data inputs ; 95                                                     ;
;         2 data inputs ; 1                                                      ;
;     normal            ; 195                                                    ;
;         0 data inputs ; 2                                                      ;
;         1 data inputs ; 14                                                     ;
;         2 data inputs ; 7                                                      ;
;         3 data inputs ; 9                                                      ;
;         4 data inputs ; 22                                                     ;
;         5 data inputs ; 84                                                     ;
;         6 data inputs ; 57                                                     ;
; boundary_port         ; 284                                                    ;
; stratixv_ram_block    ; 40                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 4.10                                                   ;
; Average LUT depth     ; 1.24                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 91                                       ;
;     CLR               ; 4                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 24                                       ;
;     ENA CLR SLD       ; 10                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 94                                       ;
;     normal            ; 94                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 20                                       ;
;         3 data inputs ; 15                                       ;
;         4 data inputs ; 20                                       ;
;         5 data inputs ; 21                                       ;
;         6 data inputs ; 13                                       ;
; boundary_port         ; 107                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.35                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:00     ;
; Top                            ; 00:00:00     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                        ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; FPGA_CLK_50          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_CLK_50                         ; N/A     ;
; GPIO_0[22]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[22]                          ; N/A     ;
; GPIO_0[22]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[22]                          ; N/A     ;
; GPIO_0[23]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[23]                          ; N/A     ;
; GPIO_0[23]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[23]                          ; N/A     ;
; GPIO_0[24]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[24]                          ; N/A     ;
; GPIO_0[24]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[24]                          ; N/A     ;
; GPIO_0[25]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[25]                          ; N/A     ;
; GPIO_0[25]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[25]                          ; N/A     ;
; GPIO_0[26]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[26]                          ; N/A     ;
; GPIO_0[26]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[26]                          ; N/A     ;
; GPIO_0[27]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[27]                          ; N/A     ;
; GPIO_0[27]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[27]                          ; N/A     ;
; GPIO_0[28]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[28]                          ; N/A     ;
; GPIO_0[28]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[28]                          ; N/A     ;
; GPIO_0[29]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[29]                          ; N/A     ;
; GPIO_0[29]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[29]                          ; N/A     ;
; GPIO_0[30]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[30]                          ; N/A     ;
; GPIO_0[30]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[30]                          ; N/A     ;
; GPIO_0[31]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[31]                          ; N/A     ;
; GPIO_0[31]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[31]                          ; N/A     ;
; GPIO_0[32]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[32]                          ; N/A     ;
; GPIO_0[32]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[32]                          ; N/A     ;
; GPIO_0[33]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[33]                          ; N/A     ;
; GPIO_0[33]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[33]                          ; N/A     ;
; GPIO_1[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[0]                           ; N/A     ;
; GPIO_1[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[0]                           ; N/A     ;
; GPIO_1[10]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[10]                          ; N/A     ;
; GPIO_1[10]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[10]                          ; N/A     ;
; GPIO_1[11]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[11]                          ; N/A     ;
; GPIO_1[11]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[11]                          ; N/A     ;
; GPIO_1[12]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[12]                          ; N/A     ;
; GPIO_1[12]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[12]                          ; N/A     ;
; GPIO_1[13]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[13]                          ; N/A     ;
; GPIO_1[13]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[13]                          ; N/A     ;
; GPIO_1[14]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[14]                          ; N/A     ;
; GPIO_1[14]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[14]                          ; N/A     ;
; GPIO_1[15]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[15]                          ; N/A     ;
; GPIO_1[15]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[15]                          ; N/A     ;
; GPIO_1[16]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[16]                          ; N/A     ;
; GPIO_1[16]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[16]                          ; N/A     ;
; GPIO_1[17]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[17]                          ; N/A     ;
; GPIO_1[17]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[17]                          ; N/A     ;
; GPIO_1[18]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[18]                          ; N/A     ;
; GPIO_1[18]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[18]                          ; N/A     ;
; GPIO_1[19]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[19]                          ; N/A     ;
; GPIO_1[19]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[19]                          ; N/A     ;
; GPIO_1[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[1]                           ; N/A     ;
; GPIO_1[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[1]                           ; N/A     ;
; GPIO_1[20]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[20]                          ; N/A     ;
; GPIO_1[20]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[20]                          ; N/A     ;
; GPIO_1[21]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[21]                          ; N/A     ;
; GPIO_1[21]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[21]                          ; N/A     ;
; GPIO_1[22]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[22]                          ; N/A     ;
; GPIO_1[22]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[22]                          ; N/A     ;
; GPIO_1[23]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[23]                          ; N/A     ;
; GPIO_1[23]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[23]                          ; N/A     ;
; GPIO_1[24]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[24]                          ; N/A     ;
; GPIO_1[24]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[24]                          ; N/A     ;
; GPIO_1[25]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[25]                          ; N/A     ;
; GPIO_1[25]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[25]                          ; N/A     ;
; GPIO_1[26]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[26]                          ; N/A     ;
; GPIO_1[26]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[26]                          ; N/A     ;
; GPIO_1[27]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[27]                          ; N/A     ;
; GPIO_1[27]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[27]                          ; N/A     ;
; GPIO_1[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[2]                           ; N/A     ;
; GPIO_1[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[2]                           ; N/A     ;
; GPIO_1[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[3]                           ; N/A     ;
; GPIO_1[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[3]                           ; N/A     ;
; GPIO_1[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[4]                           ; N/A     ;
; GPIO_1[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[4]                           ; N/A     ;
; GPIO_1[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[5]                           ; N/A     ;
; GPIO_1[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[5]                           ; N/A     ;
; GPIO_1[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[6]                           ; N/A     ;
; GPIO_1[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[6]                           ; N/A     ;
; GPIO_1[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[7]                           ; N/A     ;
; GPIO_1[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[7]                           ; N/A     ;
; GPIO_1[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[8]                           ; N/A     ;
; GPIO_1[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[8]                           ; N/A     ;
; GPIO_1[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[9]                           ; N/A     ;
; GPIO_1[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[9]                           ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Mar 09 01:34:02 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CameraPlatform -c CameraPlatform
Info (125069): Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/18.1/quartus/bin64/assignment_defaults.qdf
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file src/videoproccore.v
    Info (12023): Found entity 1: VideoProcCore File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/src/VideoProcCore.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/vga_ctrl.v
    Info (12023): Found entity 1: VGA_CTRL File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/src/VGA_CTRL.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/sram.v
    Info (12023): Found entity 1: SRAM File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/src/SRAM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/linein_ctrl.v
    Info (12023): Found entity 1: LINEIN_CTRL File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/src/LINEIN_CTRL.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/cam_ctrl.v
    Info (12023): Found entity 1: CAM_CTRL File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/src/CAM_CTRL.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_soc_baseline.v
    Info (12023): Found entity 1: de0_nano_soc_baseline File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at VGA_CTRL.v(40): created implicit net for "VgaPixCount_clr" File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/src/VGA_CTRL.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at VGA_CTRL.v(59): created implicit net for "VgaLineCount_enb" File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/src/VGA_CTRL.v Line: 59
Warning (10236): Verilog HDL Implicit Net warning at VGA_CTRL.v(60): created implicit net for "VgaLineCount_clr" File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/src/VGA_CTRL.v Line: 60
Warning (10236): Verilog HDL Implicit Net warning at VGA_CTRL.v(78): created implicit net for "VgaVisible_H" File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/src/VGA_CTRL.v Line: 78
Warning (10236): Verilog HDL Implicit Net warning at VGA_CTRL.v(82): created implicit net for "VgaVisible_V" File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/src/VGA_CTRL.v Line: 82
Info (12127): Elaborating entity "de0_nano_soc_baseline" for the top level hierarchy
Warning (10034): Output port "LED" at de0_nano_soc_baseline.v(140) has no driver File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 140
Info (12128): Elaborating entity "VideoProcCore" for hierarchy "VideoProcCore:VideoProcCore_inst" File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 163
Info (12128): Elaborating entity "LINEIN_CTRL" for hierarchy "VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst" File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/src/VideoProcCore.v Line: 66
Warning (10230): Verilog HDL assignment warning at LINEIN_CTRL.v(84): truncated value with size 32 to match size of target (10) File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/src/LINEIN_CTRL.v Line: 84
Warning (10230): Verilog HDL assignment warning at LINEIN_CTRL.v(88): truncated value with size 32 to match size of target (1) File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/src/LINEIN_CTRL.v Line: 88
Warning (10230): Verilog HDL assignment warning at LINEIN_CTRL.v(89): truncated value with size 32 to match size of target (1) File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/src/LINEIN_CTRL.v Line: 89
Info (12128): Elaborating entity "SRAM" for hierarchy "VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A" File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/src/LINEIN_CTRL.v Line: 38
Info (12128): Elaborating entity "CAM_CTRL" for hierarchy "VideoProcCore:VideoProcCore_inst|CAM_CTRL:CAM_CTRL_inst" File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/src/VideoProcCore.v Line: 82
Warning (10230): Verilog HDL assignment warning at CAM_CTRL.v(47): truncated value with size 32 to match size of target (11) File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/src/CAM_CTRL.v Line: 47
Warning (10230): Verilog HDL assignment warning at CAM_CTRL.v(88): truncated value with size 32 to match size of target (16) File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/src/CAM_CTRL.v Line: 88
Warning (10230): Verilog HDL assignment warning at CAM_CTRL.v(164): truncated value with size 32 to match size of target (9) File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/src/CAM_CTRL.v Line: 164
Info (12128): Elaborating entity "VGA_CTRL" for hierarchy "VideoProcCore:VideoProcCore_inst|VGA_CTRL:VGA_CTRL_inst" File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/src/VideoProcCore.v Line: 96
Warning (10230): Verilog HDL assignment warning at VGA_CTRL.v(40): truncated value with size 32 to match size of target (1) File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/src/VGA_CTRL.v Line: 40
Warning (10230): Verilog HDL assignment warning at VGA_CTRL.v(52): truncated value with size 32 to match size of target (10) File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/src/VGA_CTRL.v Line: 52
Warning (10230): Verilog HDL assignment warning at VGA_CTRL.v(59): truncated value with size 32 to match size of target (1) File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/src/VGA_CTRL.v Line: 59
Warning (10230): Verilog HDL assignment warning at VGA_CTRL.v(60): truncated value with size 32 to match size of target (1) File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/src/VGA_CTRL.v Line: 60
Warning (10230): Verilog HDL assignment warning at VGA_CTRL.v(71): truncated value with size 32 to match size of target (9) File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/src/VGA_CTRL.v Line: 71
Warning (10230): Verilog HDL assignment warning at VGA_CTRL.v(78): truncated value with size 32 to match size of target (1) File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/src/VGA_CTRL.v Line: 78
Warning (10230): Verilog HDL assignment warning at VGA_CTRL.v(79): truncated value with size 32 to match size of target (1) File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/src/VGA_CTRL.v Line: 79
Warning (10230): Verilog HDL assignment warning at VGA_CTRL.v(80): truncated value with size 32 to match size of target (1) File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/src/VGA_CTRL.v Line: 80
Warning (10230): Verilog HDL assignment warning at VGA_CTRL.v(82): truncated value with size 32 to match size of target (1) File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/src/VGA_CTRL.v Line: 82
Warning (10230): Verilog HDL assignment warning at VGA_CTRL.v(83): truncated value with size 32 to match size of target (1) File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/src/VGA_CTRL.v Line: 83
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qh84.tdf
    Info (12023): Found entity 1: altsyncram_qh84 File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/db/altsyncram_qh84.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hlc.tdf
    Info (12023): Found entity 1: mux_hlc File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/db/mux_hlc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/db/decode_vnf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/db/cntr_09i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf
    Info (12023): Found entity 1: cmpr_e9c File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/db/cmpr_e9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_a2j.tdf
    Info (12023): Found entity 1: cntr_a2j File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/db/cntr_a2j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_49i.tdf
    Info (12023): Found entity 1: cntr_49i File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/db/cntr_49i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/db/cmpr_d9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/db/cntr_kri.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/db/cmpr_99c.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.03.09.01:34:16 Progress: Loading sld5f09f27a/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5f09f27a/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/db/ip/sld5f09f27a/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5f09f27a/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/db/ip/sld5f09f27a/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5f09f27a/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/db/ip/sld5f09f27a/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5f09f27a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/db/ip/sld5f09f27a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld5f09f27a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/db/ip/sld5f09f27a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/db/ip/sld5f09f27a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5f09f27a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/db/ip/sld5f09f27a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (276020): Inferred RAM node "VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|RAMDATA_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_A|RAMDATA_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|altsyncram:RAMDATA_rtl_0"
Info (12133): Instantiated megafunction "VideoProcCore:VideoProcCore_inst|LINEIN_CTRL:LINEIN_CTRL_inst|SRAM:SRAM_B|altsyncram:RAMDATA_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ubn1.tdf
    Info (12023): Found entity 1: altsyncram_ubn1 File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/db/altsyncram_ubn1.tdf Line: 27
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[30]" and its non-tri-state driver. File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 67
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[3]" and its non-tri-state driver. File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 73
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[4]" and its non-tri-state driver. File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 73
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[5]" and its non-tri-state driver. File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 73
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[6]" and its non-tri-state driver. File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 73
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[7]" and its non-tri-state driver. File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 73
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[12]" and its non-tri-state driver. File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 73
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[13]" and its non-tri-state driver. File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 73
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[14]" and its non-tri-state driver. File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 73
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[15]" and its non-tri-state driver. File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 73
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[16]" and its non-tri-state driver. File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 73
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[17]" and its non-tri-state driver. File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 73
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[21]" and its non-tri-state driver. File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 73
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[22]" and its non-tri-state driver. File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 73
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[23]" and its non-tri-state driver. File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 73
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[24]" and its non-tri-state driver. File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 73
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[25]" and its non-tri-state driver. File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 73
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[26]" and its non-tri-state driver. File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 73
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[27]" and its non-tri-state driver. File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 73
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 67
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 67
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 67
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 67
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 67
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 67
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 67
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 67
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 67
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 67
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 67
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 67
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 67
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 67
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 67
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 67
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 67
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 67
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 67
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 67
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 67
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 67
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 67
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 67
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 67
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 67
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 67
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 67
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 67
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 67
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 67
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 67
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 67
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 67
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 67
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 73
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 73
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 73
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 73
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 73
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 73
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 73
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 73
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 73
    Warning (13040): bidirectional pin "GPIO_1[35]" has no driver File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 73
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "GPIO_1[0]" is fed by GND File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 73
    Warning (13033): The pin "GPIO_1[1]" is fed by GND File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 73
    Warning (13033): The pin "GPIO_1[2]" is fed by GND File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 73
    Warning (13033): The pin "GPIO_1[10]" is fed by GND File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 73
    Warning (13033): The pin "GPIO_1[11]" is fed by GND File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 73
    Warning (13033): The pin "GPIO_1[18]" is fed by GND File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 73
    Warning (13033): The pin "GPIO_1[19]" is fed by GND File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 73
    Warning (13033): The pin "GPIO_1[20]" is fed by GND File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 73
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_0[30]~synth" File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 67
    Warning (13010): Node "GPIO_1[3]~synth" File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 73
    Warning (13010): Node "GPIO_1[4]~synth" File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 73
    Warning (13010): Node "GPIO_1[5]~synth" File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 73
    Warning (13010): Node "GPIO_1[6]~synth" File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 73
    Warning (13010): Node "GPIO_1[7]~synth" File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 73
    Warning (13010): Node "GPIO_1[12]~synth" File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 73
    Warning (13010): Node "GPIO_1[13]~synth" File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 73
    Warning (13010): Node "GPIO_1[14]~synth" File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 73
    Warning (13010): Node "GPIO_1[15]~synth" File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 73
    Warning (13010): Node "GPIO_1[16]~synth" File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 73
    Warning (13010): Node "GPIO_1[17]~synth" File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 73
    Warning (13010): Node "GPIO_1[21]~synth" File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 73
    Warning (13010): Node "GPIO_1[22]~synth" File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 73
    Warning (13010): Node "GPIO_1[23]~synth" File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 73
    Warning (13010): Node "GPIO_1[24]~synth" File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 73
    Warning (13010): Node "GPIO_1[25]~synth" File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 73
    Warning (13010): Node "GPIO_1[26]~synth" File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 73
    Warning (13010): Node "GPIO_1[27]~synth" File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 73
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[0]" is stuck at GND File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 140
    Warning (13410): Pin "LED[1]" is stuck at GND File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 140
    Warning (13410): Pin "LED[2]" is stuck at GND File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 140
    Warning (13410): Pin "LED[3]" is stuck at GND File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 140
    Warning (13410): Pin "LED[4]" is stuck at GND File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 140
    Warning (13410): Pin "LED[5]" is stuck at GND File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 140
    Warning (13410): Pin "LED[6]" is stuck at GND File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 140
    Warning (13410): Pin "LED[7]" is stuck at GND File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 140
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 113 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "FPGA_CLK2_50" File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 45
    Warning (15610): No output dependent on input pin "FPGA_CLK3_50" File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 46
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 136
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 136
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 146
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 146
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 146
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/Taki Yasunori/Documents/FPGA_Projects/CameraPlatform/de0_nano_soc_baseline.v Line: 146
Info (21057): Implemented 1569 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 9 output pins
    Info (21060): Implemented 72 bidirectional pins
    Info (21061): Implemented 1403 logic cells
    Info (21064): Implemented 72 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 138 warnings
    Info: Peak virtual memory: 4951 megabytes
    Info: Processing ended: Mon Mar 09 01:34:27 2020
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:40


