/*
 * Registers by Arducam https://github.com/ArduCAM/Arduino/blob/master/ArduCAM/ov5640_regs.h
 * https://github.com/ArduCAM/Arduino/blob/master/ArduCAM/ArduCAM.cpp
 */

#include "ch.h"
#include "hal.h"
#include "ov5640.h"
#include "pi2c.h"
#include "board.h"
#include "debug.h"
#include "padc.h"
#include "si446x.h"
#include <string.h>
#include "pktradio.h"
#include "portab.h"
#include "pktconf.h"
#include "pktservice.h"

static uint32_t lightIntensity;
static pdcmi_error_t error;

/* Statically initialised binary semaphore. */
BSEMAPHORE_DECL(pdcmi_sem, false);

struct regval_list {
	uint16_t reg;
	uint8_t val;
};

static const struct regval_list OV5640YUV_Sensor_Dvp_Init[] =
{
	{ 0x4740, 0x24 },
	{ 0x4050, 0x6e },
	{ 0x4051, 0x8f },
	{ 0x3008, 0x42 },
	{ 0x3103, 0x03 },
	{ 0x3017, 0x7f },
	{ 0x3018, 0xff },
	{ 0x302c, 0x02 },
	{ 0x3108, 0x31 },
	{ 0x3630, 0x2e },//2e
	{ 0x3632, 0xe2 },
	{ 0x3633, 0x23 },//23
	{ 0x3621, 0xe0 },
	{ 0x3704, 0xa0 },
	{ 0x3703, 0x5a },
	{ 0x3715, 0x78 },
	{ 0x3717, 0x01 },
	{ 0x370b, 0x60 },
	{ 0x3705, 0x1a },
	{ 0x3905, 0x02 },
	{ 0x3906, 0x10 },
	{ 0x3901, 0x0a },
	{ 0x3731, 0x12 },
	{ 0x3600, 0x08 },
	{ 0x3601, 0x33 },
	{ 0x302d, 0x60 },
	{ 0x3620, 0x52 },
	{ 0x371b, 0x20 },
	{ 0x471c, 0x50 },

	{ 0x3a18, 0x00 },
	{ 0x3a19, 0xf8 },

	{ 0x3635, 0x1c }, //1c
	{ 0x3634, 0x40 },
	{ 0x3622, 0x01 },

	{ 0x3c04, 0x28 },
	{ 0x3c05, 0x98 },
	{ 0x3c06, 0x00 },
	{ 0x3c07, 0x08 },
	{ 0x3c08, 0x00 },
	{ 0x3c09, 0x1c },
	{ 0x3c0a, 0x9c },
	{ 0x3c0b, 0x40 },

	// Mirror and flip
	{ 0x3820, 0x40 }, //47
	{ 0x3821, 0x00 }, //07

	//windows setup
	{ 0x3800, 0x00 },
	{ 0x3801, 0x00 },
	{ 0x3802, 0x00 },
	{ 0x3803, 0x04 },
	{ 0x3804, 0x0a },
	{ 0x3805, 0x3f },
	{ 0x3806, 0x07 },
	{ 0x3807, 0x9b },
	{ 0x3808, 0x05 },
	{ 0x3809, 0x00 },
	{ 0x380a, 0x03 },
	{ 0x380b, 0xc0 },
	{ 0x3810, 0x00 },
	{ 0x3811, 0x10 },
	{ 0x3812, 0x00 },
	{ 0x3813, 0x06 },
	{ 0x3814, 0x31 },
	{ 0x3815, 0x31 },

	{ 0x3034, 0x1a },
	{ 0x3035, 0x01 }, //15fps
	{ 0x3036, 0x46 },
	{ 0x3037, 0x03 },
	{ 0x3038, 0x00 },
	{ 0x3039, 0x00 },

	{ 0x380c, 0x07 },
	{ 0x380d, 0x68 },
	{ 0x380e, 0x03 }, //03
	{ 0x380f, 0xd8 }, //d8

	{ 0x3c01, 0xb4 },
	{ 0x3c00, 0x04 },
	{ 0x3a08, 0x00 },
	{ 0x3a09, 0x93 },
	{ 0x3a0e, 0x06 },
	{ 0x3a0a, 0x00 },
	{ 0x3a0b, 0x7b },
	{ 0x3a0d, 0x08 },

	{ 0x3a00, 0x3c }, //15fps-10fps
	{ 0x3a02, 0x05 },
	{ 0x3a03, 0xc4 },
	{ 0x3a14, 0x05 },
	{ 0x3a15, 0xc4 },

	{ 0x3618, 0x00 },
	{ 0x3612, 0x29 },
	{ 0x3708, 0x64 },
	{ 0x3709, 0x52 },
	{ 0x370c, 0x03 },

	{ 0x4001, 0x02 },
	{ 0x4004, 0x02 },
	{ 0x3000, 0x00 },
	{ 0x3002, 0x1c },
	{ 0x3004, 0xff },
	{ 0x3006, 0xc3 },
	{ 0x300e, 0x58 },
	{ 0x302e, 0x00 },
	{ 0x4300, 0x30 },
	{ 0x501f, 0x00 },
	{ 0x4713, 0x03 }, // Compression mode
	{ 0x4404, 0x34 }, // Gated Clock Enabled (default 0x24)
	{ 0x4407, 0x04 },
	{ 0x460b, 0x35 },
	{ 0x460c, 0x22 },//add by bright 
	{ 0x3824, 0x01 },//add by bright
	{ 0x5001, 0xa3 },

	{ 0x3406, 0x01 },//awbinit
	{ 0x3400, 0x06 },
	{ 0x3401, 0x80 },
	{ 0x3402, 0x04 },
	{ 0x3403, 0x00 },
	{ 0x3404, 0x06 },
	{ 0x3405, 0x00 },
	//awb   
	{ 0x5180, 0xff },
	{ 0x5181, 0xf2 },
	{ 0x5182, 0x00 },
	{ 0x5183, 0x14 },
	{ 0x5184, 0x25 },
	{ 0x5185, 0x24 },
	{ 0x5186, 0x16 },
	{ 0x5187, 0x16 },
	{ 0x5188, 0x16 },
	{ 0x5189, 0x62 },
	{ 0x518a, 0x62 },
	{ 0x518b, 0xf0 },
	{ 0x518c, 0xb2 },
	{ 0x518d, 0x50 },
	{ 0x518e, 0x30 },
	{ 0x518f, 0x30 },
	{ 0x5190, 0x50 },
	{ 0x5191, 0xf8 },
	{ 0x5192, 0x04 },
	{ 0x5193, 0x70 },
	{ 0x5194, 0xf0 },
	{ 0x5195, 0xf0 },
	{ 0x5196, 0x03 },
	{ 0x5197, 0x01 },
	{ 0x5198, 0x04 },
	{ 0x5199, 0x12 },
	{ 0x519a, 0x04 },
	{ 0x519b, 0x00 },
	{ 0x519c, 0x06 },
	{ 0x519d, 0x82 },
	{ 0x519e, 0x38 },
	//color matrix
	{ 0x5381, 0x1e },
	{ 0x5382, 0x5b },
	{ 0x5383, 0x14 },
	{ 0x5384, 0x06 },
	{ 0x5385, 0x82 },
	{ 0x5386, 0x88 },
	{ 0x5387, 0x7c },
	{ 0x5388, 0x60 },
	{ 0x5389, 0x1c },
	{ 0x538a, 0x01 },
	{ 0x538b, 0x98 },
	//sharp&noise
	{ 0x5300, 0x08 },
	{ 0x5301, 0x30 },
	{ 0x5302, 0x3f },
	{ 0x5303, 0x10 },
	{ 0x5304, 0x08 },
	{ 0x5305, 0x30 },
	{ 0x5306, 0x18 },
	{ 0x5307, 0x28 },
	{ 0x5309, 0x08 },
	{ 0x530a, 0x30 },
	{ 0x530b, 0x04 },
	{ 0x530c, 0x06 },
	//gamma
	{ 0x5480, 0x01 },
	{ 0x5481, 0x06 },
	{ 0x5482, 0x12 },
	{ 0x5483, 0x24 },
	{ 0x5484, 0x4a },
	{ 0x5485, 0x58 },
	{ 0x5486, 0x65 },
	{ 0x5487, 0x72 },
	{ 0x5488, 0x7d },
	{ 0x5489, 0x88 },
	{ 0x548a, 0x92 },
	{ 0x548b, 0xa3 },
	{ 0x548c, 0xb2 },
	{ 0x548d, 0xc8 },
	{ 0x548e, 0xdd },
	{ 0x548f, 0xf0 },
	{ 0x5490, 0x15 },
	//UV adjust
	{ 0x5580, 0x06 },
	{ 0x5583, 0x40 },
	{ 0x5584, 0x20 },
	{ 0x5589, 0x10 },
	{ 0x558a, 0x00 },
	{ 0x558b, 0xf8 },
	//lens shading
	{ 0x5000, 0xa7 },
	{ 0x5800, 0x20 },
	{ 0x5801, 0x19 },
	{ 0x5802, 0x17 },
	{ 0x5803, 0x16 },
	{ 0x5804, 0x18 },
	{ 0x5805, 0x21 },
	{ 0x5806, 0x0F },
	{ 0x5807, 0x0A },
	{ 0x5808, 0x07 },
	{ 0x5809, 0x07 },
	{ 0x580a, 0x0A },
	{ 0x580b, 0x0C },
	{ 0x580c, 0x0A },
	{ 0x580d, 0x03 },
	{ 0x580e, 0x01 },
	{ 0x580f, 0x01 },
	{ 0x5810, 0x03 },
	{ 0x5811, 0x09 },
	{ 0x5812, 0x0A },
	{ 0x5813, 0x03 },
	{ 0x5814, 0x01 },
	{ 0x5815, 0x01 },
	{ 0x5816, 0x03 },
	{ 0x5817, 0x08 },
	{ 0x5818, 0x10 },
	{ 0x5819, 0x0A },
	{ 0x581a, 0x06 },
	{ 0x581b, 0x06 },
	{ 0x581c, 0x08 },
	{ 0x581d, 0x0E },
	{ 0x581e, 0x22 },
	{ 0x581f, 0x18 },
	{ 0x5820, 0x13 },
	{ 0x5821, 0x12 },
	{ 0x5822, 0x16 },
	{ 0x5823, 0x1E },
	{ 0x5824, 0x64 },
	{ 0x5825, 0x2A },
	{ 0x5826, 0x2C },
	{ 0x5827, 0x2A },
	{ 0x5828, 0x46 },
	{ 0x5829, 0x2A },
	{ 0x582a, 0x26 },
	{ 0x582b, 0x24 },
	{ 0x582c, 0x26 },
	{ 0x582d, 0x2A },
	{ 0x582e, 0x28 },
	{ 0x582f, 0x42 },
	{ 0x5830, 0x40 },
	{ 0x5831, 0x42 },
	{ 0x5832, 0x08 },
	{ 0x5833, 0x28 },
	{ 0x5834, 0x26 },
	{ 0x5835, 0x24 },
	{ 0x5836, 0x26 },
	{ 0x5837, 0x2A },
	{ 0x5838, 0x44 },
	{ 0x5839, 0x4A },
	{ 0x583a, 0x2C },
	{ 0x583b, 0x2a },
	{ 0x583c, 0x46 },
	{ 0x583d, 0xCE },

	{ 0x5688, 0x22 },
	{ 0x5689, 0x22 },
	{ 0x568a, 0x42 },
	{ 0x568b, 0x24 },
	{ 0x568c, 0x42 },
	{ 0x568d, 0x24 },
	{ 0x568e, 0x22 },
	{ 0x568f, 0x22 },

	{ 0x5025, 0x00 },

	{ 0x3a0f, 0x30 },
	{ 0x3a10, 0x28 },
	{ 0x3a1b, 0x30 },
	{ 0x3a1e, 0x28 },
	{ 0x3a11, 0x61 },
	{ 0x3a1f, 0x10 },

	{ 0x4005, 0x1a },
	{ 0x3406, 0x00 },//awbinit
	{ 0x3503, 0x00 },//awbinit
	{ 0x3008, 0x02 },
	{ 0xffff, 0xff } // end
};


/*
 * TODO: This resolution configuration is currently used as the JPEG setup.
 * There should be a generic JPEG setup.
 */
//2592x1944 QSXGA
static const struct regval_list OV5640_JPEG_QSXGA[] =
{
	// Mirror and flip
	{0x3820, 0x46}, //46 for flip (was 47)
	{0x3821, 0x20},

	{0x3814, 0x11},
	{0x3815, 0x11},
	{0x3803, 0x00},
	{0x3807, 0x9f},
	{0x3808, 0x0a},
	{0x3809, 0x20},
	{0x380a, 0x07},
	{0x380b, 0x98},
	{0x380c, 0x0b},
	{0x380d, 0x1c},
	{0x380e, 0x07},
	{0x380f, 0xb0},
	{0x3813, 0x04},
	{0x3618, 0x04},
	{0x3612, 0x4b},
	{0x3708, 0x64},
	{0x3709, 0x12},
	{0x370c, 0x00},
	{0x3a02, 0x07},
	{0x3a03, 0xb0},
	{0x3a0e, 0x06},
	{0x3a0d, 0x08},
	{0x3a14, 0x07},
	{0x3a15, 0xb0},
	{0x4001, 0x02},
	{0x4004, 0x06},
	{0x3002, 0x00},
	{0x3006, 0xff},
	{0x3824, 0x04},
	{0x5001, 0x83},
	{0x3036, 0x69},
	{0x3035, 0x31},
	{0x4005, 0x1A},
	{0xffff, 0xff},
};

//5MP
static const struct regval_list OV5640_5MP_JPEG[] __attribute__((unused)) =
{
	{0x3800, 0x00},
	{0x3801, 0x00},
	{0x3802, 0x00},
	{0x3803, 0x00},
	{0x3804, 0xA },
	{0x3805, 0x3f},
	{0x3806, 0x7 },
	{0x3807, 0x9f},
	{0x3808, 0xA },
	{0x3809, 0x20},
	{0x380a, 0x7 },
	{0x380b, 0x98},
	{0x380c, 0xc },
	{0x380d, 0x80},
	{0x380e, 0x7 },
	{0x380f, 0xd0},
	{0x5001, 0xa3},
	{0x5680, 0x0 },
	{0x5681, 0x0 },
	{0x5682, 0xA },
	{0x5683, 0x20},
	{0x5684, 0x0 },
	{0x5685, 0x0 },
	{0x5686, 0x7 },
	{0x5687, 0x98},
	{0xffff, 0xff},
};

//320x240 QVGA
static const struct regval_list OV5640_QSXGA2QVGA[] =
{
	{0x3800, 0x00},
	{0x3801, 0x00},
	{0x3802, 0x00},
	{0x3803, 0x00},
	{0x3804, 0xA },
	{0x3805, 0x3f},
	{0x3806, 0x7 },
	{0x3807, 0x9f},
	{0x3808, 0x1 },
	{0x3809, 0x40},
	{0x380a, 0x0 },
	{0x380b, 0xf0},
	{0x380c, 0xc },
	{0x380d, 0x80},
	{0x380e, 0x7 },
	{0x380f, 0xd0},
	{0x5001, 0xa3},
	{0x5680, 0x0 },
	{0x5681, 0x0 },
	{0x5682, 0xA },
	{0x5683, 0x20},
	{0x5684, 0x0 },
	{0x5685, 0x0 },
	{0x5686, 0x7 },
	{0x5687, 0x98},
	{0xffff, 0xff},
};

//320x240 QQVGA
static const struct regval_list OV5640_QSXGA2QQVGA[] =
{
	{0x3800, 0x00},
	{0x3801, 0x00},
	{0x3802, 0x00},
	{0x3803, 0x00},
	{0x3804, 0xA },
	{0x3805, 0x3f},
	{0x3806, 0x7 },
	{0x3807, 0x9f},
	{0x3808, 0x0 },
	{0x3809, 0xA0},
	{0x380a, 0x0 },
	{0x380b, 0x70},
	{0x380c, 0xc },
	{0x380d, 0x80},
	{0x380e, 0x7 },
	{0x380f, 0xd0},
	{0x5001, 0xa3},
	{0x5680, 0x0 },
	{0x5681, 0x0 },
	{0x5682, 0xA },
	{0x5683, 0x20},
	{0x5684, 0x0 },
	{0x5685, 0x0 },
	{0x5686, 0x7 },
	{0x5687, 0x98},
	{0xffff, 0xff},
};

//640x480 VGA
static const struct regval_list OV5640_QSXGA2VGA[] =
{
	{0x3800, 0x00},
	{0x3801, 0x00},
	{0x3802, 0x00},
	{0x3803, 0x00},
	{0x3804, 0x0A},
	{0x3805, 0x3f},
	{0x3806, 0x07},
	{0x3807, 0x9f},
	{0x3808, 0x02},
	{0x3809, 0x80},
	{0x380a, 0x01},
	{0x380b, 0xe0},
	{0x380c, 0x0c},
	{0x380d, 0x80},
	{0x380e, 0x07},
	{0x380f, 0xd0},
	{0x5001, 0xa3},
	{0x5680, 0x00},
	{0x5681, 0x00},
	{0x5682, 0x0A},
	{0x5683, 0x20},
	{0x5684, 0x00},
	{0x5685, 0x00},
	{0x5686, 0x07},
	{0x5687, 0x98},
	{0xffff, 0xff},
};

//640x480 VGA ZOOM x2
static const struct regval_list OV5640_QSXGA2VGA_ZOOM2[] =
{
	{0x3800, 0x00},
	{0x3801, 0x00},
	{0x3802, 0x00},
	{0x3803, 0x00},
	{0x3804, 0x0A},
	{0x3805, 0x3f},
	{0x3806, 0x07},
	{0x3807, 0x9f},
	{0x3808, 0x02},
	{0x3809, 0x80},
	{0x380a, 0x01},
	{0x380b, 0xe0},
	{0x380c, 0x0c},
	{0x380d, 0x80},
	{0x380e, 0x07},
	{0x380f, 0xd0},
	{0x5001, 0xa3},
	{0x5680, 0x00},
	{0x5681, 0x00},
	{0x5682, 0x0A},
	{0x5683, 0x20},
	{0x5684, 0x00},
	{0x5685, 0x00},
	{0x5686, 0x07},
	{0x5687, 0x98},

	{0x3810, 0x02},
	{0x3811, 0x80},
	{0x3812, 0x01},
	{0x3813, 0xE4},

	{0xffff, 0xff},
};

//640x480 VGA ZOOM x4
static const struct regval_list OV5640_QSXGA2VGA_ZOOM4[] =
{
	{0x3800, 0x00},
	{0x3801, 0x00},
	{0x3802, 0x00},
	{0x3803, 0x00},
	{0x3804, 0x0A},
	{0x3805, 0x3f},
	{0x3806, 0x07},
	{0x3807, 0x9f},
	{0x3808, 0x02},
	{0x3809, 0x80},
	{0x380a, 0x01},
	{0x380b, 0xe0},
	{0x380c, 0x0c},
	{0x380d, 0x80},
	{0x380e, 0x07},
	{0x380f, 0xd0},
	{0x5001, 0xa3},
	{0x5680, 0x00},
	{0x5681, 0x00},
	{0x5682, 0x0A},
	{0x5683, 0x20},
	{0x5684, 0x00},
	{0x5685, 0x00},
	{0x5686, 0x07},
	{0x5687, 0x98},

	{0x3810, 0x03},
	{0x3811, 0xD0},
	{0x3812, 0x02},
	{0x3813, 0xD4},

	{0xffff, 0xff},
};

//800x480 WVGA
static const struct regval_list OV5640_QSXGA2WVGA[] __attribute__((unused)) =
{
	{0x3800, 0x00},
	{0x3801, 0x00},
	{0x3802, 0x00},
	{0x3803, 0x00},
	{0x3804, 0xA },
	{0x3805, 0x3f},
	{0x3806, 0x7 },
	{0x3807, 0x9f},
	{0x3808, 0x3 },
	{0x3809, 0x20},
	{0x380a, 0x1 },
	{0x380b, 0xe0},
	{0x380c, 0xc },
	{0x380d, 0x80},
	{0x380e, 0x7 },
	{0x380f, 0xd0},
	{0x3810, 0x00},
	{0x3811, 0x10},
	{0x3812, 0x01},
	{0x3813, 0x48},
	{0x5001, 0xa3},
	{0x5680, 0x0 },
	{0x5681, 0x0 },
	{0x5682, 0xA },
	{0x5683, 0x20},
	{0x5684, 0x0 },
	{0x5685, 0x0 },
	{0x5686, 0x7 },
	{0x5687, 0x98},
	{0xffff, 0xff},
};

//352x288 CIF
static const struct regval_list OV5640_QSXGA2CIF[] __attribute__((unused)) =
{
	{0x3800, 0x00},
	{0x3801, 0x00},
	{0x3802, 0x00},
	{0x3803, 0x00},
	{0x3804, 0xA },
	{0x3805, 0x3f},
	{0x3806, 0x7 },
	{0x3807, 0x9f},
	{0x3808, 0x1 },
	{0x3809, 0x60},
	{0x380a, 0x1 },
	{0x380b, 0x20},
	{0x380c, 0xc },
	{0x380d, 0x80},
	{0x380e, 0x7 },
	{0x380f, 0xd0},
	{0x3810, 0x00},
	{0x3811, 0x10},
	{0x3812, 0x00},
	{0x3813, 0x70},
	{0x5001, 0xa3},
	{0x5680, 0x0 },
	{0x5681, 0x0 },
	{0x5682, 0xA },
	{0x5683, 0x20},
	{0x5684, 0x0 },
	{0x5685, 0x0 },
	{0x5686, 0x7 },
	{0x5687, 0x98},
	{0xffff, 0xff},
};

//1280x960 SXGA
static const struct regval_list OV5640_QSXGA2SXGA[] __attribute__((unused)) =
{
	{0x3800, 0x00},
	{0x3801, 0x00},
	{0x3802, 0x00},
	{0x3803, 0x00},
	{0x3804, 0xA },
	{0x3805, 0x3f},
	{0x3806, 0x7 },
	{0x3807, 0x9f},
	{0x3808, 0x5 },
	{0x3809, 0x0 },
	{0x380a, 0x3 },
	{0x380b, 0xc0},
	{0x380c, 0xc },
	{0x380d, 0x80},
	{0x380e, 0x7 },
	{0x380f, 0xd0},
	{0x5001, 0xa3},
	{0x5680, 0x0 },
	{0x5681, 0x0 },
	{0x5682, 0xA },
	{0x5683, 0x20},
	{0x5684, 0x0 },
	{0x5685, 0x0 },
	{0x5686, 0x7 },
	{0x5687, 0x98},
	{0xffff, 0xff},
};

//2048x1536 QXGA
static const struct regval_list OV5640_QSXGA2QXGA[] __attribute__((unused)) =
{
	{0x3800, 0x00},
	{0x3801, 0x00},
	{0x3802, 0x00},
	{0x3803, 0x00},
	{0x3804, 0xA },
	{0x3805, 0x3f},
	{0x3806, 0x7 },
	{0x3807, 0x9f},
	{0x3808, 0x8 },
	{0x3809, 0x0 },
	{0x380a, 0x6 },
	{0x380b, 0x0 },
	{0x380c, 0xc },
	{0x380d, 0x80},
	{0x380e, 0x7 },
	{0x380f, 0xd0},
	{0x5001, 0xa3},
	{0x5680, 0x0 },
	{0x5681, 0x0 },
	{0x5682, 0xA },
	{0x5683, 0x20},
	{0x5684, 0x0 },
	{0x5685, 0x0 },
	{0x5686, 0x7 },
	{0x5687, 0x98},
	{0xffff, 0xff},
};


//1600x1200 UXGA
static const struct regval_list OV5640_QSXGA2UXGA[] =
{
	{0x3800, 0x00},
	{0x3801, 0x00},
	{0x3802, 0x00},
	{0x3803, 0x00},
	{0x3804, 0xA },
	{0x3805, 0x3f},
	{0x3806, 0x7 },
	{0x3807, 0x9f},
	{0x3808, 0x6 },
	{0x3809, 0x40},
	{0x380a, 0x4 },
	{0x380b, 0xb0},
	{0x380c, 0xc },
	{0x380d, 0x80},
	{0x380e, 0x7 },
	{0x380f, 0xd0},
	{0x5001, 0xa3},
	{0x5680, 0x0 },
	{0x5681, 0x0 },
	{0x5682, 0xA },
	{0x5683, 0x20},
	{0x5684, 0x0 },
	{0x5685, 0x0 },
	{0x5686, 0x7 },
	{0x5687, 0x98},
	{0xffff, 0xff},
};

//1024x768 XGA
static const struct regval_list OV5640_QSXGA2XGA[] =
{
	{0x3800, 0x00},
	{0x3801, 0x00},
	{0x3802, 0x00},
	{0x3803, 0x00},
	{0x3804, 0xA },
	{0x3805, 0x3f},
	{0x3806, 0x7 },
	{0x3807, 0x9f},
	{0x3808, 0x4 },
	{0x3809, 0x0 },
	{0x380a, 0x3 },
	{0x380b, 0x0 },
	{0x380c, 0xc },
	{0x380d, 0x80},
	{0x380e, 0x7 },
	{0x380f, 0xd0},
	{0x5001, 0xa3},
	{0x5680, 0x0 },
	{0x5681, 0x0 },
	{0x5682, 0xA },
	{0x5683, 0x20},
	{0x5684, 0x0 },
	{0x5685, 0x0 },
	{0x5686, 0x7 },
	{0x5687, 0x98},
	{0xffff, 0xff},
};

static resolution_t last_res = RES_NONE;

/**
  * Captures an image from the camera.
  * @buffer Buffer in which the image can be sampled
  * @size Size of buffer
  * @res Resolution of the image
  * If resolution MAX_RES has been chosen, the maximum resolution will be
  * chosen for the available buffer. Due to the JPEG compression
  * that could lead to different resolutions on different method calls.
  * The method returns the size of the image.
  */
size_t OV5640_Snapshot2RAM(uint8_t* buffer,
                             uint32_t size, resolution_t res) {
	size_t size_sampled;

	// Set resolution (if not already done earlier)
	if(res != last_res) {
		if(res == RES_MAX) {
			OV5640_SetResolution(RES_UXGA); // FIXME: We actually have to choose the resolution which fits in the memory
		} else {
			OV5640_SetResolution(res);
		}
	}

	// Capture image until we get a good image or reach max retries.
	TRACE_DEBUG("CAM  > Capture image into buffer @ 0x%08x size 0x%08x",
               buffer, size);
    error = OV5640_Capture(buffer, size, &size_sampled);
    if(error == PDCMI_NO_ERR) {
      TRACE_DEBUG("CAM  > Captured %d bytes", size_sampled);
      return size_sampled;
    }
    TRACE_ERROR("CAM  > Error %d in capture", error);
	return 0;
}

/**
 *  The pseudo DCMI driver.
 */

#if PDCMI_USE_DMA_DBM == TRUE

#if !defined(dmaStreamGetCurrentTarget)
/**
 * @brief   Get DMA stream current target.
 * @note    This function can be invoked in both ISR or thread context.
 * @pre     The stream must have been allocated using @p dmaStreamAllocate().
 * @post    After use the stream can be released using @p dmaStreamRelease().
 *
 * @param[in] dmastp    pointer to a stm32_dma_stream_t structure
 * @return  Current target index
 *
 * @special
 */
#define dmaStreamGetCurrentTarget(dmastp)                                     \
    ((uint8_t)(((dmastp)->stream->CR >> DMA_SxCR_CT_Pos) & 1U))

#endif /* !defined(dmaStreamGetCurrentTarget) */
#endif /* PDCMI_USE_DMA_DBM == TRUE */

inline void dma_start(pdcmi_capture_t *ppdcmi) {
  /* Clear any pending interrupts. */
  dmaStreamClearInterrupt(ppdcmi->dmastp);
  dmaStreamEnable(ppdcmi->dmastp);
}

/*
 * Stop DMA, release stream and return count processed in current segment.
 * Note that any DMA FIFO transfer in progress will complete.
 * The Chibios DMAV2 driver waits for EN to clear before proceeding.
 */
inline uint16_t dma_stop(pdcmi_capture_t *ppdcmi) {
  /* Disable stream and clear any pending interrupts. */
	dmaStreamDisable(ppdcmi->dmastp);
	uint16_t remaining = dmaStreamGetTransactionSize(ppdcmi->dmastp);
	dmaStreamRelease(ppdcmi->dmastp);
	return (ppdcmi->page_size - remaining);
}

#if PDCMI_USE_DMA_DBM == TRUE

/**
 * Double buffer mode.
 */
static void dma_interrupt(void *p, uint32_t flags) {

  pdcmi_capture_t *dma_control = p;
  chSysLockFromISR();
#if PDCMI_USE_THREAD_SUSPEND == FALSE
  /*
   *  DMA has been terminated by initiating function.
   *  DMA and timer stop has already been executed.
   *  If there was a pending interrupt can we get here?
   */
  if(dma_control->terminate) {
    dmaStreamClearInterrupt(dma_control->dmastp);
    chSysUnlockFromISR();
    return;
  }
#else
  if (dma_control->pdcmi_state != PDCMI_CAPTURE_ACTIVE) {
    chSysUnlockFromISR();
    return;
  }
#endif
  /* Save flags for any error trace. */
  dma_control->dma_flags = flags;

  if(flags & (STM32_DMA_ISR_FEIF | STM32_DMA_ISR_TEIF)) {
    /*
     * DMA transfer error or FIFO error.
     * See 9.34.19 of RM0430.
     *
     * Disable timer, DMA and flag fault.
     */
    dma_control->timer->DIER &= ~TIM_DIER_CC1DE;
    dma_control->timer->CCER &= ~TIM_CCER_CC1E;
    /* Stop DMA disables the stream and clears pending interrupts. */
    dma_control->transfer_count += dma_stop(dma_control);
    dma_control->pdcmi_state = PDCMI_DMA_ERROR;
    palDisableLineEventI(dma_control->vsync_line);
    //dmaStreamClearInterrupt(dma_control->dmastp);
#if  PDCMI_USE_THREAD_SUSPEND == TRUE
    chThdResumeI(&dma_control->suspend_thread, MSG_ERROR);
#else
    dma_control->terminate = true;
#endif
    chSysUnlockFromISR();
    return;
  }

  if(flags & STM32_DMA_ISR_HTIF) {
    /*
     * Half transfer complete.
     * Check if DMA is writing to the last buffer.
     */
    if(--dma_control->page_count < 1) {
      /*
       * This is the last page so we have to terminate DMA.
       * The DBM switch is done in h/w.
       * DMA could write beyond total buffer if not stopped now.
       *
       * Since this is the last DMA page this may be treated as an error.
       * The DMA should normally be terminated by VSYNC before the last page.
       * In the case that the total buffer size was too small we can be here.
       *
       * Disable timer, DMA and set state.
       */
      dma_control->timer->DIER &= ~TIM_DIER_CC1DE;
      dma_control->timer->CCER &= ~TIM_CCER_CC1E;
      /* Disable DMA stream and clear pending interrupts. */
      dma_control->transfer_count += dma_stop(dma_control);
      dma_control->pdcmi_state = PDCMI_DMA_END_BUFFER;
#if  PDCMI_USE_THREAD_SUSPEND == TRUE
      chThdResumeI(&dma_control->suspend_thread, MSG_ERROR);
#else
      dma_control->terminate = true;
#endif
      palDisableLineEventI(dma_control->vsync_line);
      //dmaStreamClearInterrupt(dma_control->dmastp);
      chSysUnlockFromISR();
      return;
    }

    /*
     * Else Safe to allow buffer to fill.
     * DMA DBM will switch buffers in h/w when this one is full.
    */
    dmaStreamClearInterrupt(dma_control->dmastp);
    chSysUnlockFromISR();
    return;
  }
  if(flags & STM32_DMA_ISR_TCIF) {
    /*
     * Transfer complete for this page.
     * The memory address register has switched.
     * The DMA count is reloaded and counting down.
     * Update the memory address.
     * Update the transfer count.
     */
    dma_control->transfer_count += dma_control->page_size;
    dma_control->page_address += dma_control->page_size;
    chDbgAssert((dma_control->page_address >= dma_control->buffer_base)
                && (dma_control->page_address <= dma_control->buffer_limit),
                "bad buffer address");
    if (dmaStreamGetCurrentTarget(dma_control->dmastp) == 0) {
      dmaStreamSetMemory1(dma_control->dmastp, dma_control->page_address);
    } else {
      dmaStreamSetMemory0(dma_control->dmastp, dma_control->page_address);
    }
    dmaStreamClearInterrupt(dma_control->dmastp);
    chSysUnlockFromISR();
    return;
  }
  /*
   * Unknown DMA IRQ.
   * Disable timer, DMA and flag fault.
   */
  dma_control->timer->DIER &= ~TIM_DIER_CC1DE;
  dma_control->timer->CCER &= ~TIM_CCER_CC1E;
  dma_control->pdcmi_state = PDCMI_DMA_UNKNOWN_IRQ;
#if  PDCMI_USE_THREAD_SUSPEND == TRUE
  chThdResumeI(&dma_control->suspend_thread, MSG_ERROR);
#else
  dma_control->terminate = true;
#endif
  /* Disable DMA stream and clear pending interrupts. */
  dma_stop(dma_control);
  dma_control->transfer_count = 0;
  palDisableLineEventI(dma_control->vsync_line);
  //dmaStreamClearInterrupt(dma_control->dmastp);
  chSysUnlockFromISR();
  return;
}

#else

/**
 * Single buffer mode.
 */
static void dma_interrupt(void *p, uint32_t flags) {
  pdcmi_capture_t *dma_control = p;

  chSysLockFromISR();

#if PDCMI_USE_THREAD_SUSPEND == FALSE
  /*
   *  DMA has been terminated by initiating function.
   *  DMA and timer stop has already been executed.
   *  If there was a pending interrupt can we get here?
   */
  if(dma_control->terminate) {
    dmaStreamClearInterrupt(dma_control->dmastp);
    chSysUnlockFromISR();
    return;
  }
#else
  if (dma_control->pdcmi_state != PDCMI_CAPTURE_ACTIVE) {
    chSysUnlockFromISR();
    return;
  }
#endif
  dma_control->dma_flags = flags;

  if(flags & (STM32_DMA_ISR_FEIF | STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) {
    /*
     * DMA transfer error, FIFO error or Direct mode error.
     * See 9.34.19 of RM0430.
     */
    dma_control->timer->DIER &= ~TIM_DIER_CC1DE;
    dma_control->timer->CCER &= ~TIM_CCER_CC1E;
    /* Disable DMA stream and clear pending interrupts. */
    dma_control->transfer_count = dma_stop(dma_control);
    dma_control->pdcmi_state = PDCMI_DMA_ERROR;
    palDisableLineEventI(dma_control->vsync_line);
    //dmaStreamClearInterrupt(dma_control->dmastp);
#if  PDCMI_USE_THREAD_SUSPEND == TRUE
    chThdResumeI(&dma_control->suspend_thread, MSG_ERROR);
#else
    dma_control->terminate = true;
#endif
    chSysUnlockFromISR();
    return;
  }

  if((flags & STM32_DMA_ISR_TCIF) != 0) {
    /*
     * If DMA has run to end within a frame then this is either:
     * - a VSYNC timing error
     * - or the buffer has been set too small for the image
     *
     * In single buffer mode DMA should normally be terminated by VSYNC.
     * Disable timer, DMA and VSYNC port and terminate the capture.
     */
    dma_control->timer->DIER &= ~TIM_DIER_CC1DE;
    dma_control->timer->CCER &= ~TIM_CCER_CC1E;
    /* Stop DMA stream and clear pending interrupts. */
    dma_control->transfer_count = dma_stop(dma_control);
    dma_control->pdcmi_state = PDCMI_DMA_COUNT_END;
    palDisableLineEventI(dma_control->vsync_line);
    //dmaStreamClearInterrupt(dma_control->dmastp);
#if  PDCMI_USE_THREAD_SUSPEND == TRUE
    chThdResumeI(&dma_control->suspend_thread, MSG_ERROR);
#endif
    chSysUnlockFromISR();
    return;
  }
  /*
   *  Unknown DMA IRQ.
   * Disable timer, DMA and flag fault.
   */
  dma_control->timer->DIER &= ~TIM_DIER_CC1DE;
  dma_control->timer->CCER &= ~TIM_CCER_CC1E;
  dma_control->pdcmi_state = PDCMI_DMA_UNKNOWN_IRQ;
  dma_control->transfer_count += dma_stop(dma_control);
  palDisableLineEventI(dma_control->vsync_line);
  dmaStreamClearInterrupt(dma_control->dmastp);
#if  PDCMI_USE_THREAD_SUSPEND == TRUE
    chThdResumeI(&dma_control->suspend_thread, MSG_ERROR);
#endif
  chSysUnlockFromISR();
  return;
}

#endif /* USE_OV5640_DMA_DBM */

/*
 * This interrupt handler is for OV5640 compression mode 3.
 * A VSYNC pulse proceeds the JPEG data.
 *
 */
void mode3_vsync_cb(void *arg) {
  pdcmi_capture_t *dma_control = arg;

  chSysLockFromISR();

  if(palReadLine(dma_control->vsync_line) == PAL_HIGH) {
    /* VSYNC leading edge. */
    if(dma_control->pdcmi_state == PDCMI_CAPTURE_ACTIVE) {
      /*
       * Capture is still active so DMA is still running.
       * This must be the leading edge of the next VSYNC pulse.
       * Stop DMA stream and clear pending inerrupts.
       */
      dma_control->transfer_count += dma_stop(dma_control);
      dma_control->timer->DIER &= ~TIM_DIER_CC1DE;
      dma_control->timer->CCER &= ~TIM_CCER_CC1E;
      palDisableLineEventI(dma_control->vsync_line);
      dma_control->pdcmi_state = PDCMI_VSYNC_END;
#if  PDCMI_USE_THREAD_SUSPEND == FALSE
      /* If a DMA interrupt is pending then this will stop any activity. */
      dma_control->terminate = true;
#else
      /* Resume the driver thread waiting for capture. */
      chThdResumeI(&dma_control->suspend_thread, MSG_ERROR);
#endif

    } /* Else wait to arm timer on trailing edge. */
    chSysUnlockFromISR();
    return;

  } /* VSYNC trailing edge. */
  if(dma_control->pdcmi_state == PDCMI_WAIT_VSYNC) {
    /*
     * This is the trailing edge of a VSYNC pulse.
     * Enable timer and DMA triggering.
     */
    dma_start(dma_control);
    dma_control->timer->CCMR1 = TIM_CCMR1_CC1S_0;
    dma_control->timer->CCER |= TIM_CCER_CC1E;
    dma_control->timer->DIER |= TIM_DIER_CC1DE;
    dma_control->pdcmi_state = PDCMI_CAPTURE_ACTIVE;
  } /* Else wait to stop timer on leading edge. */
  chSysUnlockFromISR();
}

/*
 *
 * Other services can lock the PDCMI to prevent resource conflicts.
 */
msg_t OV5640_PDCMIlock(sysinterval_t timeout) {
  return chBSemWaitTimeout(&pdcmi_sem, timeout);
}

/*
 *
 */
void OV5640_PDCMIunlock(void) {
  chBSemSignal(&pdcmi_sem);
  return;
}

/*
 *
 */
bool OV5640_GetPDCMILockStateI(void) {
  return chBSemGetStateI(&pdcmi_sem);
}

/**
 *
 */
pdcmi_error_t OV5640_Capture(uint8_t* buffer, uint32_t size,
                             size_t *size_sampled) {
  /*
   * Buffer address must be word aligned.
   * Also note requirement for burst transfers from FIFO.
   * A burst write from DMA FIFO to memory must not cross a 1K address boundary.
   * See RM0430 9.3.12
   *
   */

  *size_sampled = 0;
  if (((uint32_t)buffer % PDCMI_DMA_FIFO_BURST_ALIGN) != 0) {
    TRACE_ERROR("CAM  > Buffer not allocated on DMA burst boundary");
    return PDCMI_BURST_ALIGN_ERR;
  }

#if PDCMI_USE_DMA_DBM == TRUE
    /*
     * Calculate the number of whole buffers.
     */
    if((size / PDCMI_DMA_DBM_PAGE_SIZE) < 2) {
      TRACE_ERROR("CAM  > Capture buffer is less than 2 DMA DBM pages");
      return PDCMI_DMA_DBM_PAGE_ERR;
    }
    if(PDCMI_DMA_DBM_PAGE_SIZE % 4 != 0) {
      TRACE_ERROR("CAM  > DBM page size must be multiple of 4 bytes");
      return PDCMI_DMA_DBM_ALIGN_ERR;
    }
#else
    if((size > 0xFFFF)) {
      TRACE_ERROR("CAM  > Capture buffer in non-DBM mode can not exceed 0xFFFF in size");
      return PDCMI_DMA_SBM_SIZE_ERR;
    }
#endif

	/*
	 * Note:
	 *  If there are no Chibios devices enabled that use DMA then...
	 *  In makefile add entry to UDEFS:
	 *   UDEFS = -DSTM32_DMA_REQUIRED
	 */
#define PDCMI_LOCK_TIMEOUT  TIME_S2I(5)
    /* Stop other processes gaining DCMI. */
	if(OV5640_PDCMIlock(PDCMI_LOCK_TIMEOUT) != MSG_OK) {
      TRACE_WARN("CAM  > PDCMI failed to lock within timeout of %d seconds",
                 chTimeI2S(PDCMI_LOCK_TIMEOUT));
	  /* Unable to lock resources. */
	  return PDCMI_LOCK_ERR;
	}

	pdcmi_capture_t dma_control = {0};

	/* Setup DMA for transfer on timer CC trigger.
	 * For TIM8 this is DMA2 stream 2, channel 7.
	 * Use PL 3 as camera PCLK rate is high and we need priority service.
	 */
	dma_control.dmastp  = STM32_DMA_STREAM(STM32_DMA_STREAM_ID(2, 2));
	uint32_t dmamode = STM32_DMA_CR_CHSEL(7) |
	STM32_DMA_CR_PL(3) |
	STM32_DMA_CR_DIR_P2M |
	STM32_DMA_CR_MSIZE_WORD |
	STM32_DMA_CR_MBURST_INCR4 |
	STM32_DMA_CR_PSIZE_BYTE |
	STM32_DMA_CR_MINC |
	STM32_DMA_CR_DMEIE |
	STM32_DMA_CR_TEIE |
#if PDCMI_USE_DMA_DBM == TRUE
    STM32_DMA_CR_DBM |
    STM32_DMA_CR_HTIE |
#endif
	STM32_DMA_CR_TCIE;

	/* Set stream, IRQ priority, IRQ handler & parameter. */
	if(dmaStreamAllocate(dma_control.dmastp, PDCMI_DMA_IRQ_PRIO,
	                  (stm32_dmaisr_t)dma_interrupt, &dma_control)) {
	    OV5640_PDCMIunlock();
        TRACE_ERROR("CAM  > DMA could not allocate stream");
        return PDCMI_DMA_STREAM_ERR;
	}
	/* Read data from GPIO port. */
	dmaStreamSetPeripheral(dma_control.dmastp, &GPIOA->IDR);

#if PDCMI_USE_DMA_DBM == TRUE

    dma_control.buffer_base = buffer;
	dma_control.page_count = (size / PDCMI_DMA_DBM_PAGE_SIZE);
    dma_control.buffer_limit = buffer + size;
	dma_control.page_size = PDCMI_DMA_DBM_PAGE_SIZE;
    /*
     * The next page(s) will be calculated in the interrupt handler.
     * For M0 that would be page 3, 5, 7, ...
     * And for M1 page 4, 6, 8, ...
     */
    dma_control.page_address = buffer + dma_control.page_size;
    /*
     * Set the initial buffer addresses.
     * The updating of DMA:MxAR is done in the the DMA interrupt function.
     * Page 1 & 2 addresses set in memory address registers to start.
     */
    dmaStreamSetMemory0(dma_control.dmastp, buffer);
    dmaStreamSetMemory1(dma_control.dmastp, dma_control.page_address);
    dmaStreamSetTransactionSize(dma_control.dmastp, dma_control.page_size);

#else
    dma_control.page_size = size;
    dma_control.page_count = 1;
    dmaStreamSetMemory0(dma_control.dmastp, buffer);
    dmaStreamSetTransactionSize(dma_control.dmastp, size);
#endif
    dmaStreamSetMode(dma_control.dmastp, dmamode); // Setup DMA
    dmaStreamSetFIFO(dma_control.dmastp, STM32_DMA_FCR_DMDIS
                             | STM32_DMA_FCR_FTH_FULL
                             | STM32_DMA_FCR_FEIE);

    /* Clear any pending interrupts. */
    dmaStreamClearInterrupt(dma_control.dmastp);

    dma_control.pdcmi_state = PDCMI_WAIT_VSYNC;
    dma_control.dma_flags = 0;
    dma_control.transfer_count = 0;
#if  PDCMI_USE_THREAD_SUSPEND == TRUE
    dma_control.suspend_thread = NULL;
#else
    dma_control.terminate = false;
#endif
	/*
	 * Setup timer for DMA trigger using PCLK as CC input.
	 * TODO: Define TIM in header and check it is not already allocated
	 * #if defined(STM32_TIM8_IS_USED)
	 * Use pattern from ICU/PWM/GPT.
	 * The driver needs a timer with CC event that drives DMA.
	 */
    dma_control.timer = TIM8;
	rccEnableTIM8(FALSE);
	chThdSleep(TIME_MS2I(1));
    rccResetTIM8();
    chThdSleep(TIME_MS2I(1));

    /* Setup VSYNC event. */
	dma_control.vsync_line = LINE_CAM_VSYNC;

    palSetLineCallback(dma_control.vsync_line, (palcallback_t)mode3_vsync_cb,
                                                     &dma_control);

    /* Lock out I2C which will compete with our DMA. */
    i2cAcquireBus(&PKT_CAM_I2C);

    /* Start capture process. */
    palEnableLineEvent(dma_control.vsync_line, PAL_EVENT_MODE_BOTH_EDGES);

	/*
	 * Wait for capture to be finished.
	 */
#if PDCMI_USE_THREAD_SUSPEND
    chSysLock();
    msg_t msg = chThdSuspendTimeoutS(&dma_control.suspend_thread, TIME_MS2I(500));
    chSysUnlock();
    if (msg == MSG_TIMEOUT) {
#else
	uint8_t timeout = 50; // 500ms max
	do {
		chThdSleep(TIME_MS2I(10));
	} while(!dma_control.terminate && --timeout);

	if(!timeout) {
#endif /* PDCMI_USE_THREAD_SUSPEND */
	  palDisableLineEvent(dma_control.vsync_line);
      dma_control.transfer_count += dma_stop(&dma_control);
      dma_control.timer->DIER &= ~TIM_DIER_CC1DE;
      dma_control.timer->CCER &= ~TIM_CCER_CC1E;
      dma_control.pdcmi_state = PDCMI_CAPTURE_TIMEOUT;
	}
	pdcmi_state_t state = dma_control.pdcmi_state;
	dma_control.pdcmi_state = PDCMI_NOT_ACTIVE;

    /* Release I2C. */
    i2cReleaseBus(&PKT_CAM_I2C);

    /* Let other processes lock PDCMI. */
    OV5640_PDCMIunlock();

    switch(state) {
    case PDCMI_DMA_ERROR: {
      if(dma_control.dma_flags & STM32_DMA_ISR_FEIF) {
        TRACE_ERROR("CAM  > DMA FIFO error");
        return PDCMI_DMA_FIFO_ERR;
        }

        if(dma_control.dma_flags & STM32_DMA_ISR_TEIF) {
        TRACE_ERROR("CAM  > DMA stream transfer error");
        return PDCMI_DMA_STREAM_ERR;
        }

        if(dma_control.dma_flags & STM32_DMA_ISR_DMEIF) {
        TRACE_ERROR("CAM  > DMA direct mode error");
        return PDCMI_DMA_DIRECT_MODE_ERR;
        }
      return PDCMI_DMA_INTERRUPT_ERR;
      }

    case PDCMI_DMA_END_BUFFER: {
      TRACE_ERROR("CAM  > DMA ran out of buffer space in DBM at 0x%x of 0x%x",
                  dma_control.transfer_count, size);
      *size_sampled = 0;
      return PDCMI_DMA_DBM_OVERFLOW_ERR;
      }

    case PDCMI_CAPTURE_TIMEOUT: {
      TRACE_ERROR("CAM  > DMA image capture timeout");
      return PDCMI_DMA_TIMEOUT_ERR;
      }

    case PDCMI_DMA_UNKNOWN_IRQ: {
      TRACE_ERROR("CAM  > DMA unknown interrupt. DMA I flags: %x",
                  dma_control.dma_flags);
      return PDCMI_DMA_INTERRUPT_ERR;
      }

    case PDCMI_DMA_COUNT_END: {
      TRACE_WARN("CAM  > DMA count ended w/o VSYNC in SBM. DMA I flags: %x."
                        " Image possibly useable.",
                 dma_control.dma_flags);
      *size_sampled = dma_control.transfer_count;
      return PDCMI_DMA_SBM_OVERFLOW;

      }

    case PDCMI_VSYNC_END: {
      TRACE_DEBUG("CAM  > Capture success");
      *size_sampled = dma_control.transfer_count;
      return PDCMI_NO_ERR;
      }

    case PDCMI_WAIT_VSYNC:
    case PDCMI_CAPTURE_ACTIVE:
    case PDCMI_NOT_ACTIVE: {
      TRACE_ERROR("CAM  > Invalid PDCMI state %d", state);
      return PDCMI_INVALID_STATE_ERR;
      }
    } /* End switch on PDCMI state. */
    TRACE_ERROR("CAM  > Invalid PDCMI state %d", state);
    return PDCMI_UNKNOWN_STATE_ERR;
} /* End OV5640_Capture(...) */

/**
  * Initializes GPIO for OV5640 pseudo DCMI
  */
void OV5640_InitGPIO(void)
{
  /* Route to trigger input of timer. */
	palSetLineMode(LINE_CAM_PCLK, PAL_MODE_ALTERNATE(3));
	palSetLineMode(LINE_CAM_VSYNC, PAL_MODE_INPUT | PAL_STM32_OSPEED_HIGHEST);
	palSetLineMode(LINE_CAM_XCLK, PAL_MODE_ALTERNATE(0));
	palSetLineMode(LINE_CAM_D2, PAL_MODE_INPUT | PAL_STM32_OSPEED_HIGHEST);
	palSetLineMode(LINE_CAM_D3, PAL_MODE_INPUT | PAL_STM32_OSPEED_HIGHEST);
	palSetLineMode(LINE_CAM_D4, PAL_MODE_INPUT | PAL_STM32_OSPEED_HIGHEST);
	palSetLineMode(LINE_CAM_D5, PAL_MODE_INPUT | PAL_STM32_OSPEED_HIGHEST);
	palSetLineMode(LINE_CAM_D6, PAL_MODE_INPUT | PAL_STM32_OSPEED_HIGHEST);
	palSetLineMode(LINE_CAM_D7, PAL_MODE_INPUT | PAL_STM32_OSPEED_HIGHEST);
	palSetLineMode(LINE_CAM_D8, PAL_MODE_INPUT | PAL_STM32_OSPEED_HIGHEST);
	palSetLineMode(LINE_CAM_D9, PAL_MODE_INPUT | PAL_STM32_OSPEED_HIGHEST);
	palSetLineMode(LINE_CAM_EN, PAL_MODE_OUTPUT_PUSHPULL);
	palSetLineMode(LINE_CAM_RESET, PAL_MODE_OUTPUT_PUSHPULL);
	/* Power supply off and reset low prior to power up. */
	palClearLine(LINE_CAM_EN);
	palClearLine(LINE_CAM_RESET);
	chThdSleep(TIME_MS2I(10));
}

/**
 *
 */
void OV5640_TransmitConfig(void)
{
    TRACE_DEBUG("CAM  > ... Software reset");
	I2C_write8_16bitreg(&PKT_CAM_I2C, OV5640_I2C_ADR, 0x3103, 0x11);
	I2C_write8_16bitreg(&PKT_CAM_I2C, OV5640_I2C_ADR, 0x3008, 0x82);
	chThdSleep(TIME_MS2I(100));

	TRACE_DEBUG("CAM  > ... Initialization");
	for(uint32_t i=0; (OV5640YUV_Sensor_Dvp_Init[i].reg != 0xffff) || (OV5640YUV_Sensor_Dvp_Init[i].val != 0xff); i++)
		I2C_write8_16bitreg(&PKT_CAM_I2C, OV5640_I2C_ADR, OV5640YUV_Sensor_Dvp_Init[i].reg, OV5640YUV_Sensor_Dvp_Init[i].val);

	chThdSleep(TIME_MS2I(500));

	/* TODO: Implement a basic JPEG configuration dataset versus using QSXGA. */
	TRACE_DEBUG("CAM  > ... Configure JPEG");
	for(uint32_t i=0; (OV5640_JPEG_QSXGA[i].reg != 0xffff) || (OV5640_JPEG_QSXGA[i].val != 0xff); i++)
		I2C_write8_16bitreg(&PKT_CAM_I2C, OV5640_I2C_ADR, OV5640_JPEG_QSXGA[i].reg, OV5640_JPEG_QSXGA[i].val);

	TRACE_DEBUG("CAM  > ... Light Mode: Auto");
	I2C_write8_16bitreg(&PKT_CAM_I2C, OV5640_I2C_ADR, 0x3212, 0x03); // start group 3
	I2C_write8_16bitreg(&PKT_CAM_I2C, OV5640_I2C_ADR, 0x3406, 0x00);
	I2C_write8_16bitreg(&PKT_CAM_I2C, OV5640_I2C_ADR, 0x3400, 0x04);
	I2C_write8_16bitreg(&PKT_CAM_I2C, OV5640_I2C_ADR, 0x3401, 0x00);
	I2C_write8_16bitreg(&PKT_CAM_I2C, OV5640_I2C_ADR, 0x3402, 0x04);
	I2C_write8_16bitreg(&PKT_CAM_I2C, OV5640_I2C_ADR, 0x3403, 0x00);
	I2C_write8_16bitreg(&PKT_CAM_I2C, OV5640_I2C_ADR, 0x3404, 0x04);
	I2C_write8_16bitreg(&PKT_CAM_I2C, OV5640_I2C_ADR, 0x3405, 0x00);
	I2C_write8_16bitreg(&PKT_CAM_I2C, OV5640_I2C_ADR, 0x3212, 0x13); // end group 3
	I2C_write8_16bitreg(&PKT_CAM_I2C, OV5640_I2C_ADR, 0x3212, 0xa3); // lanuch group 3
	I2C_write8_16bitreg(&PKT_CAM_I2C, OV5640_I2C_ADR, 0x5183, 0x0 );

	TRACE_DEBUG("CAM  > ... Saturation: 0");
	I2C_write8_16bitreg(&PKT_CAM_I2C, OV5640_I2C_ADR, 0x3212, 0x03); // start group 3
	I2C_write8_16bitreg(&PKT_CAM_I2C, OV5640_I2C_ADR, 0x5381, 0x1c);
	I2C_write8_16bitreg(&PKT_CAM_I2C, OV5640_I2C_ADR, 0x5382, 0x5a);
	I2C_write8_16bitreg(&PKT_CAM_I2C, OV5640_I2C_ADR, 0x5383, 0x06);
	I2C_write8_16bitreg(&PKT_CAM_I2C, OV5640_I2C_ADR, 0x5384, 0x1a);
	I2C_write8_16bitreg(&PKT_CAM_I2C, OV5640_I2C_ADR, 0x5385, 0x66);
	I2C_write8_16bitreg(&PKT_CAM_I2C, OV5640_I2C_ADR, 0x5386, 0x80);
	I2C_write8_16bitreg(&PKT_CAM_I2C, OV5640_I2C_ADR, 0x5387, 0x82);
	I2C_write8_16bitreg(&PKT_CAM_I2C, OV5640_I2C_ADR, 0x5388, 0x80);
	I2C_write8_16bitreg(&PKT_CAM_I2C, OV5640_I2C_ADR, 0x5389, 0x02);
	I2C_write8_16bitreg(&PKT_CAM_I2C, OV5640_I2C_ADR, 0x538b, 0x98);
	I2C_write8_16bitreg(&PKT_CAM_I2C, OV5640_I2C_ADR, 0x538a, 0x01);
	I2C_write8_16bitreg(&PKT_CAM_I2C, OV5640_I2C_ADR, 0x3212, 0x13); // end group 3
	I2C_write8_16bitreg(&PKT_CAM_I2C, OV5640_I2C_ADR, 0x3212, 0xa3); // launch group 3

	TRACE_DEBUG("CAM  > ... Brightness: 0");
	I2C_write8_16bitreg(&PKT_CAM_I2C, OV5640_I2C_ADR, 0x3212, 0x03); // start group 3
	I2C_write8_16bitreg(&PKT_CAM_I2C, OV5640_I2C_ADR, 0x5587, 0x00);
	I2C_write8_16bitreg(&PKT_CAM_I2C, OV5640_I2C_ADR, 0x5588, 0x01);
	I2C_write8_16bitreg(&PKT_CAM_I2C, OV5640_I2C_ADR, 0x3212, 0x13); // end group 3
	I2C_write8_16bitreg(&PKT_CAM_I2C, OV5640_I2C_ADR, 0x3212, 0xa3); // launch group 3

	TRACE_DEBUG("CAM  > ... Contrast: 0");
	I2C_write8_16bitreg(&PKT_CAM_I2C, OV5640_I2C_ADR, 0x3212, 0x03); // start group 3
	I2C_write8_16bitreg(&PKT_CAM_I2C, OV5640_I2C_ADR, 0x3212, 0x03); // start group 3
	I2C_write8_16bitreg(&PKT_CAM_I2C, OV5640_I2C_ADR, 0x5586, 0x20);
	I2C_write8_16bitreg(&PKT_CAM_I2C, OV5640_I2C_ADR, 0x5585, 0x00);
	I2C_write8_16bitreg(&PKT_CAM_I2C, OV5640_I2C_ADR, 0x3212, 0x13); // end group 3
	I2C_write8_16bitreg(&PKT_CAM_I2C, OV5640_I2C_ADR, 0x3212, 0xa3); // launch group 3
}

/**
 *
 */
void OV5640_SetResolution(resolution_t res)
{
  TRACE_DEBUG("CAM  > ... Configure Resolution");
	switch(res) {
		case RES_QQVGA:
			for(uint32_t i=0; (OV5640_QSXGA2QQVGA[i].reg != 0xffff) || (OV5640_QSXGA2QQVGA[i].val != 0xff); i++)
				I2C_write8_16bitreg(&PKT_CAM_I2C, OV5640_I2C_ADR, OV5640_QSXGA2QQVGA[i].reg, OV5640_QSXGA2QQVGA[i].val);
			break;

		case RES_QVGA:
			for(uint32_t i=0; (OV5640_QSXGA2QVGA[i].reg != 0xffff) || (OV5640_QSXGA2QVGA[i].val != 0xff); i++)
				I2C_write8_16bitreg(&PKT_CAM_I2C, OV5640_I2C_ADR, OV5640_QSXGA2QVGA[i].reg, OV5640_QSXGA2QVGA[i].val);
			break;

		case RES_VGA:
			for(uint32_t i=0; (OV5640_QSXGA2VGA[i].reg != 0xffff) || (OV5640_QSXGA2VGA[i].val != 0xff); i++)
				I2C_write8_16bitreg(&PKT_CAM_I2C, OV5640_I2C_ADR, OV5640_QSXGA2VGA[i].reg, OV5640_QSXGA2VGA[i].val);
			break;

		case RES_VGA_ZOOM2:
			for(uint32_t i=0; (OV5640_QSXGA2VGA_ZOOM2[i].reg != 0xffff) || (OV5640_QSXGA2VGA_ZOOM2[i].val != 0xff); i++)
				I2C_write8_16bitreg(&PKT_CAM_I2C, OV5640_I2C_ADR, OV5640_QSXGA2VGA_ZOOM2[i].reg, OV5640_QSXGA2VGA_ZOOM2[i].val);
			break;

		case RES_VGA_ZOOM4:
			for(uint32_t i=0; (OV5640_QSXGA2VGA_ZOOM4[i].reg != 0xffff) || (OV5640_QSXGA2VGA_ZOOM4[i].val != 0xff); i++)
				I2C_write8_16bitreg(&PKT_CAM_I2C, OV5640_I2C_ADR, OV5640_QSXGA2VGA_ZOOM4[i].reg, OV5640_QSXGA2VGA_ZOOM4[i].val);
			break;

		case RES_XGA:
			for(uint32_t i=0; (OV5640_QSXGA2XGA[i].reg != 0xffff) || (OV5640_QSXGA2XGA[i].val != 0xff); i++)
				I2C_write8_16bitreg(&PKT_CAM_I2C, OV5640_I2C_ADR, OV5640_QSXGA2XGA[i].reg, OV5640_QSXGA2XGA[i].val);
			break;

		case RES_UXGA:
			for(uint32_t i=0; (OV5640_QSXGA2UXGA[i].reg != 0xffff) || (OV5640_QSXGA2UXGA[i].val != 0xff); i++)
				I2C_write8_16bitreg(&PKT_CAM_I2C, OV5640_I2C_ADR, OV5640_QSXGA2UXGA[i].reg, OV5640_QSXGA2UXGA[i].val);
			break;

		case RES_NONE: // No configuration is made
			break;

		default: // Default QVGA
			for(uint32_t i=0; (OV5640_QSXGA2QVGA[i].reg != 0xffff) || (OV5640_QSXGA2QVGA[i].val != 0xff); i++)
				I2C_write8_16bitreg(&PKT_CAM_I2C, OV5640_I2C_ADR, OV5640_QSXGA2QVGA[i].reg, OV5640_QSXGA2QVGA[i].val);
	}
}

/**
 *
 */
void OV5640_powerup(void) {
  // Configure pins
    OV5640_InitGPIO();

    // Switch on camera
    palSetLine(LINE_CAM_EN);        // Switch on camera power
    chThdSleep(TIME_MS2I(5));       // Spec is >= 1ms delay after DOVDD stable
    palSetLine(LINE_CAM_RESET);     // De-assert reset

    chThdSleep(TIME_MS2I(50));     // Spec is >= 20ms delay after reset high to SCCB ready
}

/**
 *
 */
void OV5640_init(void)
{
  TRACE_DEBUG("CAM  > Init GPIO and power up");
	OV5640_powerup();
	/* Allow time for camera to settle. */
	chThdSleep(TIME_MS2I(200));

	/* Now measure light intensity. */
	OV5640_setLightIntensity();

	/* Send settings to OV5640. */
	TRACE_DEBUG("CAM  > Transmit config to camera");
	OV5640_TransmitConfig();

	chThdSleep(TIME_MS2I(200));
}
/**
 *
 */
void OV5640_deinit(void)
{
	// Power off OV5640
    TRACE_DEBUG("CAM  > Switch off");

	palSetLineMode(LINE_CAM_PCLK, PAL_MODE_INPUT);
	palSetLineMode(LINE_CAM_VSYNC, PAL_MODE_INPUT);

	palSetLineMode(LINE_CAM_XCLK, PAL_MODE_INPUT);
	palSetLineMode(LINE_CAM_D2, PAL_MODE_INPUT);
	palSetLineMode(LINE_CAM_D3, PAL_MODE_INPUT);
	palSetLineMode(LINE_CAM_D4, PAL_MODE_INPUT);
	palSetLineMode(LINE_CAM_D5, PAL_MODE_INPUT);
	palSetLineMode(LINE_CAM_D6, PAL_MODE_INPUT);
	palSetLineMode(LINE_CAM_D7, PAL_MODE_INPUT);
	palSetLineMode(LINE_CAM_D8, PAL_MODE_INPUT);
	palSetLineMode(LINE_CAM_D9, PAL_MODE_INPUT);

	palSetLineMode(LINE_CAM_EN, PAL_MODE_INPUT);
	palSetLineMode(LINE_CAM_RESET, PAL_MODE_INPUT);

	last_res = RES_NONE;
}

/**
 *
 */
bool OV5640_isAvailable(void) {

  OV5640_powerup();

  uint8_t val, val2;
  bool ret;
  if(I2C_read8_16bitreg(&PKT_CAM_I2C, OV5640_I2C_ADR, 0x300A, &val)
      && I2C_read8_16bitreg(&PKT_CAM_I2C, OV5640_I2C_ADR, 0x300B, &val2)) {
      ret = val == 0x56 && val2 == 0x40;
  } else {
      error = PDCMI_NO_CAM_ERR;
      ret = false;
  }

  // Switch off camera
  OV5640_deinit();

  return ret;
}

/**
 *
 */
void OV5640_setLightIntensity(void)
{
	uint8_t val1,val2,val3;
	I2C_read8_16bitreg(&PKT_CAM_I2C, OV5640_I2C_ADR, 0x3C1B, &val1);
	I2C_read8_16bitreg(&PKT_CAM_I2C, OV5640_I2C_ADR, 0x3C1C, &val2);
	I2C_read8_16bitreg(&PKT_CAM_I2C, OV5640_I2C_ADR, 0x3C1D, &val3);
	lightIntensity = (val1 << 16) | (val2 << 8) | val3;
}

/**
 *
 */
uint32_t OV5640_getLastLightIntensity(void)
{
	uint32_t ret = lightIntensity;
	return ret;
}

/**
 *
 */
pdcmi_error_t OV5640_hasError(void)
{
	return error;
}

