// Seed: 4248257433
module module_0 (
    input wand id_0,
    input wand id_1,
    output wire id_2,
    input wor id_3,
    input supply1 id_4
);
  assign id_2 = 1 - 1 ? -1 : id_1;
  assign module_1.id_20 = 0;
endmodule
module module_1 #(
    parameter id_13 = 32'd15,
    parameter id_21 = 32'd21
) (
    input tri1 id_0,
    input uwire id_1,
    input uwire id_2,
    input uwire id_3,
    output supply0 id_4,
    input wire id_5,
    output wire id_6,
    input uwire id_7,
    input tri id_8,
    output wand id_9,
    output supply0 id_10
    , id_26,
    input tri0 id_11,
    output supply0 id_12,
    input tri1 _id_13,
    input wand id_14,
    output wire id_15,
    output uwire id_16,
    input uwire id_17,
    output tri id_18,
    output wire id_19,
    input wand id_20,
    input wand _id_21,
    input uwire id_22,
    output wand id_23,
    output tri0 id_24
);
  wire [1 : 1  ==  1] id_27;
  wire [-1 : (  -1  >  id_13  <<  id_21  )] id_28;
  assign id_12 = -1'b0;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_4,
      id_5,
      id_8
  );
  wire id_29;
  ;
endmodule
