Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri May 21 22:43:59 2021
| Host         : DESKTOP-3QO6TRU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file DIDACOMP_Nexys4_control_sets_placed.rpt
| Design       : DIDACOMP_Nexys4
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            4 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |            3 |
| No           | No                    | Yes                    |              54 |           11 |
| No           | Yes                   | No                     |               8 |            2 |
| Yes          | No                    | No                     |              50 |            7 |
| Yes          | No                    | Yes                    |              82 |           12 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-------------------------------------------------+---------------------------------------+------------------+----------------+
|   Clock Signal   |                  Enable Signal                  |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+------------------+-------------------------------------------------+---------------------------------------+------------------+----------------+
|  CLK_i_IBUF_BUFG |                                                 | DIDACOMP_DEBOUNCED/DATA_PATH/DATA5[3] |                2 |              8 |
|  CLK_i_IBUF_BUFG | DIDACOMP_DEBOUNCED/CONTROL_UNIT/CW_debounced[0] |                                       |                1 |              8 |
|  CLK_i_IBUF_BUFG | DIDACOMP_DEBOUNCED/CONTROL_UNIT/out[3]          | RST_i_IBUF                            |                2 |              8 |
|  CLK_i_IBUF_BUFG | DIDACOMP_DEBOUNCED/CONTROL_UNIT/out[1]          | RST_i_IBUF                            |                1 |              8 |
|  CLK_i_IBUF_BUFG |                                                 |                                       |                3 |             20 |
|  CLK_i_IBUF_BUFG | DEBOUNCE/E[0]                                   | RST_i_IBUF                            |                5 |             24 |
|  CLK_i_IBUF_BUFG | DIDACOMP_DEBOUNCED/CW4/E[0]                     | RST_i_IBUF                            |                4 |             42 |
|  CLK_i_IBUF_BUFG | DEBOUNCE/Timer_count0                           |                                       |                7 |             50 |
|  CLK_i_IBUF_BUFG |                                                 | RST_i_IBUF                            |               11 |             54 |
+------------------+-------------------------------------------------+---------------------------------------+------------------+----------------+


