
BMP280_sensor_proj_pt2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007944  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003fc  08007ad8  08007ad8  00008ad8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007ed4  08007ed4  000091d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007ed4  08007ed4  00008ed4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007edc  08007edc  000091d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007edc  08007edc  00008edc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007ee0  08007ee0  00008ee0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08007ee4  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000091d4  2**0
                  CONTENTS
 10 .bss          00000270  200001d4  200001d4  000091d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000444  20000444  000091d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000091d4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000cc0c  00000000  00000000  00009204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001dd5  00000000  00000000  00015e10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a80  00000000  00000000  00017be8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000081e  00000000  00000000  00018668  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000205ad  00000000  00000000  00018e86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000e686  00000000  00000000  00039433  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000bc950  00000000  00000000  00047ab9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00104409  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003b74  00000000  00000000  0010444c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000072  00000000  00000000  00107fc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007abc 	.word	0x08007abc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	08007abc 	.word	0x08007abc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_ldivmod>:
 8000ba8:	b97b      	cbnz	r3, 8000bca <__aeabi_ldivmod+0x22>
 8000baa:	b972      	cbnz	r2, 8000bca <__aeabi_ldivmod+0x22>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bfbe      	ittt	lt
 8000bb0:	2000      	movlt	r0, #0
 8000bb2:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000bb6:	e006      	blt.n	8000bc6 <__aeabi_ldivmod+0x1e>
 8000bb8:	bf08      	it	eq
 8000bba:	2800      	cmpeq	r0, #0
 8000bbc:	bf1c      	itt	ne
 8000bbe:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000bc2:	f04f 30ff 	movne.w	r0, #4294967295
 8000bc6:	f000 b9bb 	b.w	8000f40 <__aeabi_idiv0>
 8000bca:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bce:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd2:	2900      	cmp	r1, #0
 8000bd4:	db09      	blt.n	8000bea <__aeabi_ldivmod+0x42>
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	db1a      	blt.n	8000c10 <__aeabi_ldivmod+0x68>
 8000bda:	f000 f835 	bl	8000c48 <__udivmoddi4>
 8000bde:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be6:	b004      	add	sp, #16
 8000be8:	4770      	bx	lr
 8000bea:	4240      	negs	r0, r0
 8000bec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	db1b      	blt.n	8000c2c <__aeabi_ldivmod+0x84>
 8000bf4:	f000 f828 	bl	8000c48 <__udivmoddi4>
 8000bf8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bfc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c00:	b004      	add	sp, #16
 8000c02:	4240      	negs	r0, r0
 8000c04:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c08:	4252      	negs	r2, r2
 8000c0a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c0e:	4770      	bx	lr
 8000c10:	4252      	negs	r2, r2
 8000c12:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c16:	f000 f817 	bl	8000c48 <__udivmoddi4>
 8000c1a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c1e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c22:	b004      	add	sp, #16
 8000c24:	4240      	negs	r0, r0
 8000c26:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c2a:	4770      	bx	lr
 8000c2c:	4252      	negs	r2, r2
 8000c2e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c32:	f000 f809 	bl	8000c48 <__udivmoddi4>
 8000c36:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c3a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c3e:	b004      	add	sp, #16
 8000c40:	4252      	negs	r2, r2
 8000c42:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c46:	4770      	bx	lr

08000c48 <__udivmoddi4>:
 8000c48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c4c:	9d08      	ldr	r5, [sp, #32]
 8000c4e:	468e      	mov	lr, r1
 8000c50:	4604      	mov	r4, r0
 8000c52:	4688      	mov	r8, r1
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d14a      	bne.n	8000cee <__udivmoddi4+0xa6>
 8000c58:	428a      	cmp	r2, r1
 8000c5a:	4617      	mov	r7, r2
 8000c5c:	d962      	bls.n	8000d24 <__udivmoddi4+0xdc>
 8000c5e:	fab2 f682 	clz	r6, r2
 8000c62:	b14e      	cbz	r6, 8000c78 <__udivmoddi4+0x30>
 8000c64:	f1c6 0320 	rsb	r3, r6, #32
 8000c68:	fa01 f806 	lsl.w	r8, r1, r6
 8000c6c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c70:	40b7      	lsls	r7, r6
 8000c72:	ea43 0808 	orr.w	r8, r3, r8
 8000c76:	40b4      	lsls	r4, r6
 8000c78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c7c:	fa1f fc87 	uxth.w	ip, r7
 8000c80:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c84:	0c23      	lsrs	r3, r4, #16
 8000c86:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c8a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c8e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c92:	429a      	cmp	r2, r3
 8000c94:	d909      	bls.n	8000caa <__udivmoddi4+0x62>
 8000c96:	18fb      	adds	r3, r7, r3
 8000c98:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c9c:	f080 80ea 	bcs.w	8000e74 <__udivmoddi4+0x22c>
 8000ca0:	429a      	cmp	r2, r3
 8000ca2:	f240 80e7 	bls.w	8000e74 <__udivmoddi4+0x22c>
 8000ca6:	3902      	subs	r1, #2
 8000ca8:	443b      	add	r3, r7
 8000caa:	1a9a      	subs	r2, r3, r2
 8000cac:	b2a3      	uxth	r3, r4
 8000cae:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cb2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cb6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cba:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cbe:	459c      	cmp	ip, r3
 8000cc0:	d909      	bls.n	8000cd6 <__udivmoddi4+0x8e>
 8000cc2:	18fb      	adds	r3, r7, r3
 8000cc4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cc8:	f080 80d6 	bcs.w	8000e78 <__udivmoddi4+0x230>
 8000ccc:	459c      	cmp	ip, r3
 8000cce:	f240 80d3 	bls.w	8000e78 <__udivmoddi4+0x230>
 8000cd2:	443b      	add	r3, r7
 8000cd4:	3802      	subs	r0, #2
 8000cd6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cda:	eba3 030c 	sub.w	r3, r3, ip
 8000cde:	2100      	movs	r1, #0
 8000ce0:	b11d      	cbz	r5, 8000cea <__udivmoddi4+0xa2>
 8000ce2:	40f3      	lsrs	r3, r6
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cee:	428b      	cmp	r3, r1
 8000cf0:	d905      	bls.n	8000cfe <__udivmoddi4+0xb6>
 8000cf2:	b10d      	cbz	r5, 8000cf8 <__udivmoddi4+0xb0>
 8000cf4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cf8:	2100      	movs	r1, #0
 8000cfa:	4608      	mov	r0, r1
 8000cfc:	e7f5      	b.n	8000cea <__udivmoddi4+0xa2>
 8000cfe:	fab3 f183 	clz	r1, r3
 8000d02:	2900      	cmp	r1, #0
 8000d04:	d146      	bne.n	8000d94 <__udivmoddi4+0x14c>
 8000d06:	4573      	cmp	r3, lr
 8000d08:	d302      	bcc.n	8000d10 <__udivmoddi4+0xc8>
 8000d0a:	4282      	cmp	r2, r0
 8000d0c:	f200 8105 	bhi.w	8000f1a <__udivmoddi4+0x2d2>
 8000d10:	1a84      	subs	r4, r0, r2
 8000d12:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d16:	2001      	movs	r0, #1
 8000d18:	4690      	mov	r8, r2
 8000d1a:	2d00      	cmp	r5, #0
 8000d1c:	d0e5      	beq.n	8000cea <__udivmoddi4+0xa2>
 8000d1e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d22:	e7e2      	b.n	8000cea <__udivmoddi4+0xa2>
 8000d24:	2a00      	cmp	r2, #0
 8000d26:	f000 8090 	beq.w	8000e4a <__udivmoddi4+0x202>
 8000d2a:	fab2 f682 	clz	r6, r2
 8000d2e:	2e00      	cmp	r6, #0
 8000d30:	f040 80a4 	bne.w	8000e7c <__udivmoddi4+0x234>
 8000d34:	1a8a      	subs	r2, r1, r2
 8000d36:	0c03      	lsrs	r3, r0, #16
 8000d38:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d3c:	b280      	uxth	r0, r0
 8000d3e:	b2bc      	uxth	r4, r7
 8000d40:	2101      	movs	r1, #1
 8000d42:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d46:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d4a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d4e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d52:	429a      	cmp	r2, r3
 8000d54:	d907      	bls.n	8000d66 <__udivmoddi4+0x11e>
 8000d56:	18fb      	adds	r3, r7, r3
 8000d58:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d5c:	d202      	bcs.n	8000d64 <__udivmoddi4+0x11c>
 8000d5e:	429a      	cmp	r2, r3
 8000d60:	f200 80e0 	bhi.w	8000f24 <__udivmoddi4+0x2dc>
 8000d64:	46c4      	mov	ip, r8
 8000d66:	1a9b      	subs	r3, r3, r2
 8000d68:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d6c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d70:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d74:	fb02 f404 	mul.w	r4, r2, r4
 8000d78:	429c      	cmp	r4, r3
 8000d7a:	d907      	bls.n	8000d8c <__udivmoddi4+0x144>
 8000d7c:	18fb      	adds	r3, r7, r3
 8000d7e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d82:	d202      	bcs.n	8000d8a <__udivmoddi4+0x142>
 8000d84:	429c      	cmp	r4, r3
 8000d86:	f200 80ca 	bhi.w	8000f1e <__udivmoddi4+0x2d6>
 8000d8a:	4602      	mov	r2, r0
 8000d8c:	1b1b      	subs	r3, r3, r4
 8000d8e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d92:	e7a5      	b.n	8000ce0 <__udivmoddi4+0x98>
 8000d94:	f1c1 0620 	rsb	r6, r1, #32
 8000d98:	408b      	lsls	r3, r1
 8000d9a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d9e:	431f      	orrs	r7, r3
 8000da0:	fa0e f401 	lsl.w	r4, lr, r1
 8000da4:	fa20 f306 	lsr.w	r3, r0, r6
 8000da8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000dac:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000db0:	4323      	orrs	r3, r4
 8000db2:	fa00 f801 	lsl.w	r8, r0, r1
 8000db6:	fa1f fc87 	uxth.w	ip, r7
 8000dba:	fbbe f0f9 	udiv	r0, lr, r9
 8000dbe:	0c1c      	lsrs	r4, r3, #16
 8000dc0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000dc4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000dc8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dcc:	45a6      	cmp	lr, r4
 8000dce:	fa02 f201 	lsl.w	r2, r2, r1
 8000dd2:	d909      	bls.n	8000de8 <__udivmoddi4+0x1a0>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dda:	f080 809c 	bcs.w	8000f16 <__udivmoddi4+0x2ce>
 8000dde:	45a6      	cmp	lr, r4
 8000de0:	f240 8099 	bls.w	8000f16 <__udivmoddi4+0x2ce>
 8000de4:	3802      	subs	r0, #2
 8000de6:	443c      	add	r4, r7
 8000de8:	eba4 040e 	sub.w	r4, r4, lr
 8000dec:	fa1f fe83 	uxth.w	lr, r3
 8000df0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000df4:	fb09 4413 	mls	r4, r9, r3, r4
 8000df8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dfc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e00:	45a4      	cmp	ip, r4
 8000e02:	d908      	bls.n	8000e16 <__udivmoddi4+0x1ce>
 8000e04:	193c      	adds	r4, r7, r4
 8000e06:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e0a:	f080 8082 	bcs.w	8000f12 <__udivmoddi4+0x2ca>
 8000e0e:	45a4      	cmp	ip, r4
 8000e10:	d97f      	bls.n	8000f12 <__udivmoddi4+0x2ca>
 8000e12:	3b02      	subs	r3, #2
 8000e14:	443c      	add	r4, r7
 8000e16:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e1a:	eba4 040c 	sub.w	r4, r4, ip
 8000e1e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e22:	4564      	cmp	r4, ip
 8000e24:	4673      	mov	r3, lr
 8000e26:	46e1      	mov	r9, ip
 8000e28:	d362      	bcc.n	8000ef0 <__udivmoddi4+0x2a8>
 8000e2a:	d05f      	beq.n	8000eec <__udivmoddi4+0x2a4>
 8000e2c:	b15d      	cbz	r5, 8000e46 <__udivmoddi4+0x1fe>
 8000e2e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e32:	eb64 0409 	sbc.w	r4, r4, r9
 8000e36:	fa04 f606 	lsl.w	r6, r4, r6
 8000e3a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e3e:	431e      	orrs	r6, r3
 8000e40:	40cc      	lsrs	r4, r1
 8000e42:	e9c5 6400 	strd	r6, r4, [r5]
 8000e46:	2100      	movs	r1, #0
 8000e48:	e74f      	b.n	8000cea <__udivmoddi4+0xa2>
 8000e4a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e4e:	0c01      	lsrs	r1, r0, #16
 8000e50:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e54:	b280      	uxth	r0, r0
 8000e56:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e5a:	463b      	mov	r3, r7
 8000e5c:	4638      	mov	r0, r7
 8000e5e:	463c      	mov	r4, r7
 8000e60:	46b8      	mov	r8, r7
 8000e62:	46be      	mov	lr, r7
 8000e64:	2620      	movs	r6, #32
 8000e66:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e6a:	eba2 0208 	sub.w	r2, r2, r8
 8000e6e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e72:	e766      	b.n	8000d42 <__udivmoddi4+0xfa>
 8000e74:	4601      	mov	r1, r0
 8000e76:	e718      	b.n	8000caa <__udivmoddi4+0x62>
 8000e78:	4610      	mov	r0, r2
 8000e7a:	e72c      	b.n	8000cd6 <__udivmoddi4+0x8e>
 8000e7c:	f1c6 0220 	rsb	r2, r6, #32
 8000e80:	fa2e f302 	lsr.w	r3, lr, r2
 8000e84:	40b7      	lsls	r7, r6
 8000e86:	40b1      	lsls	r1, r6
 8000e88:	fa20 f202 	lsr.w	r2, r0, r2
 8000e8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e90:	430a      	orrs	r2, r1
 8000e92:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e96:	b2bc      	uxth	r4, r7
 8000e98:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e9c:	0c11      	lsrs	r1, r2, #16
 8000e9e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ea2:	fb08 f904 	mul.w	r9, r8, r4
 8000ea6:	40b0      	lsls	r0, r6
 8000ea8:	4589      	cmp	r9, r1
 8000eaa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000eae:	b280      	uxth	r0, r0
 8000eb0:	d93e      	bls.n	8000f30 <__udivmoddi4+0x2e8>
 8000eb2:	1879      	adds	r1, r7, r1
 8000eb4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000eb8:	d201      	bcs.n	8000ebe <__udivmoddi4+0x276>
 8000eba:	4589      	cmp	r9, r1
 8000ebc:	d81f      	bhi.n	8000efe <__udivmoddi4+0x2b6>
 8000ebe:	eba1 0109 	sub.w	r1, r1, r9
 8000ec2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ec6:	fb09 f804 	mul.w	r8, r9, r4
 8000eca:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ece:	b292      	uxth	r2, r2
 8000ed0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ed4:	4542      	cmp	r2, r8
 8000ed6:	d229      	bcs.n	8000f2c <__udivmoddi4+0x2e4>
 8000ed8:	18ba      	adds	r2, r7, r2
 8000eda:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ede:	d2c4      	bcs.n	8000e6a <__udivmoddi4+0x222>
 8000ee0:	4542      	cmp	r2, r8
 8000ee2:	d2c2      	bcs.n	8000e6a <__udivmoddi4+0x222>
 8000ee4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ee8:	443a      	add	r2, r7
 8000eea:	e7be      	b.n	8000e6a <__udivmoddi4+0x222>
 8000eec:	45f0      	cmp	r8, lr
 8000eee:	d29d      	bcs.n	8000e2c <__udivmoddi4+0x1e4>
 8000ef0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ef4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ef8:	3801      	subs	r0, #1
 8000efa:	46e1      	mov	r9, ip
 8000efc:	e796      	b.n	8000e2c <__udivmoddi4+0x1e4>
 8000efe:	eba7 0909 	sub.w	r9, r7, r9
 8000f02:	4449      	add	r1, r9
 8000f04:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f08:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f0c:	fb09 f804 	mul.w	r8, r9, r4
 8000f10:	e7db      	b.n	8000eca <__udivmoddi4+0x282>
 8000f12:	4673      	mov	r3, lr
 8000f14:	e77f      	b.n	8000e16 <__udivmoddi4+0x1ce>
 8000f16:	4650      	mov	r0, sl
 8000f18:	e766      	b.n	8000de8 <__udivmoddi4+0x1a0>
 8000f1a:	4608      	mov	r0, r1
 8000f1c:	e6fd      	b.n	8000d1a <__udivmoddi4+0xd2>
 8000f1e:	443b      	add	r3, r7
 8000f20:	3a02      	subs	r2, #2
 8000f22:	e733      	b.n	8000d8c <__udivmoddi4+0x144>
 8000f24:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f28:	443b      	add	r3, r7
 8000f2a:	e71c      	b.n	8000d66 <__udivmoddi4+0x11e>
 8000f2c:	4649      	mov	r1, r9
 8000f2e:	e79c      	b.n	8000e6a <__udivmoddi4+0x222>
 8000f30:	eba1 0109 	sub.w	r1, r1, r9
 8000f34:	46c4      	mov	ip, r8
 8000f36:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f3a:	fb09 f804 	mul.w	r8, r9, r4
 8000f3e:	e7c4      	b.n	8000eca <__udivmoddi4+0x282>

08000f40 <__aeabi_idiv0>:
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop

08000f44 <read_register16>:
int16_t  dig_P9;
uint8_t  id;        /* Chip ID */

bmp280_params_t myParams;

static bool read_register16(uint8_t addr, uint16_t *value) {
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b088      	sub	sp, #32
 8000f48:	af04      	add	r7, sp, #16
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	6039      	str	r1, [r7, #0]
 8000f4e:	71fb      	strb	r3, [r7, #7]
    uint8_t rx_buff[2];
    if (HAL_I2C_Mem_Read(&hi2c1, BMP280_ADDRESS, addr, 1, rx_buff, 2, BMP280_RESPONCE_TIME) == HAL_OK) {
 8000f50:	79fb      	ldrb	r3, [r7, #7]
 8000f52:	b29a      	uxth	r2, r3
 8000f54:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000f58:	9302      	str	r3, [sp, #8]
 8000f5a:	2302      	movs	r3, #2
 8000f5c:	9301      	str	r3, [sp, #4]
 8000f5e:	f107 030c 	add.w	r3, r7, #12
 8000f62:	9300      	str	r3, [sp, #0]
 8000f64:	2301      	movs	r3, #1
 8000f66:	21ec      	movs	r1, #236	@ 0xec
 8000f68:	480b      	ldr	r0, [pc, #44]	@ (8000f98 <read_register16+0x54>)
 8000f6a:	f001 fcc3 	bl	80028f4 <HAL_I2C_Mem_Read>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d10c      	bne.n	8000f8e <read_register16+0x4a>
        *value = (uint16_t) ((rx_buff[1] << 8) | rx_buff[0]);
 8000f74:	7b7b      	ldrb	r3, [r7, #13]
 8000f76:	b21b      	sxth	r3, r3
 8000f78:	021b      	lsls	r3, r3, #8
 8000f7a:	b21a      	sxth	r2, r3
 8000f7c:	7b3b      	ldrb	r3, [r7, #12]
 8000f7e:	b21b      	sxth	r3, r3
 8000f80:	4313      	orrs	r3, r2
 8000f82:	b21b      	sxth	r3, r3
 8000f84:	b29a      	uxth	r2, r3
 8000f86:	683b      	ldr	r3, [r7, #0]
 8000f88:	801a      	strh	r2, [r3, #0]
        return true;
 8000f8a:	2301      	movs	r3, #1
 8000f8c:	e000      	b.n	8000f90 <read_register16+0x4c>
    } else
        return false;
 8000f8e:	2300      	movs	r3, #0
}
 8000f90:	4618      	mov	r0, r3
 8000f92:	3710      	adds	r7, #16
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bd80      	pop	{r7, pc}
 8000f98:	20000214 	.word	0x20000214

08000f9c <read_data>:

static inline int read_data(uint8_t addr, uint8_t *value, uint8_t len) {
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b086      	sub	sp, #24
 8000fa0:	af04      	add	r7, sp, #16
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	6039      	str	r1, [r7, #0]
 8000fa6:	71fb      	strb	r3, [r7, #7]
 8000fa8:	4613      	mov	r3, r2
 8000faa:	71bb      	strb	r3, [r7, #6]
    if (HAL_I2C_Mem_Read(&hi2c1, BMP280_ADDRESS, addr, 1, value, len, BMP280_RESPONCE_TIME) == HAL_OK)
 8000fac:	79fb      	ldrb	r3, [r7, #7]
 8000fae:	b29a      	uxth	r2, r3
 8000fb0:	79bb      	ldrb	r3, [r7, #6]
 8000fb2:	b29b      	uxth	r3, r3
 8000fb4:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000fb8:	9102      	str	r1, [sp, #8]
 8000fba:	9301      	str	r3, [sp, #4]
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	9300      	str	r3, [sp, #0]
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	21ec      	movs	r1, #236	@ 0xec
 8000fc4:	4806      	ldr	r0, [pc, #24]	@ (8000fe0 <read_data+0x44>)
 8000fc6:	f001 fc95 	bl	80028f4 <HAL_I2C_Mem_Read>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d101      	bne.n	8000fd4 <read_data+0x38>
        return 0;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	e000      	b.n	8000fd6 <read_data+0x3a>
    else
        return 1;
 8000fd4:	2301      	movs	r3, #1
}
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	3708      	adds	r7, #8
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	bf00      	nop
 8000fe0:	20000214 	.word	0x20000214

08000fe4 <read_calibration_data>:

static bool read_calibration_data(void) {
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	af00      	add	r7, sp, #0

    if (read_register16(0x88, &dig_T1) && read_register16(0x8a, (uint16_t *) &dig_T2)
 8000fe8:	492c      	ldr	r1, [pc, #176]	@ (800109c <read_calibration_data+0xb8>)
 8000fea:	2088      	movs	r0, #136	@ 0x88
 8000fec:	f7ff ffaa 	bl	8000f44 <read_register16>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d04e      	beq.n	8001094 <read_calibration_data+0xb0>
 8000ff6:	492a      	ldr	r1, [pc, #168]	@ (80010a0 <read_calibration_data+0xbc>)
 8000ff8:	208a      	movs	r0, #138	@ 0x8a
 8000ffa:	f7ff ffa3 	bl	8000f44 <read_register16>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b00      	cmp	r3, #0
 8001002:	d047      	beq.n	8001094 <read_calibration_data+0xb0>
            && read_register16(0x8c, (uint16_t *) &dig_T3) && read_register16(0x8e, &dig_P1)
 8001004:	4927      	ldr	r1, [pc, #156]	@ (80010a4 <read_calibration_data+0xc0>)
 8001006:	208c      	movs	r0, #140	@ 0x8c
 8001008:	f7ff ff9c 	bl	8000f44 <read_register16>
 800100c:	4603      	mov	r3, r0
 800100e:	2b00      	cmp	r3, #0
 8001010:	d040      	beq.n	8001094 <read_calibration_data+0xb0>
 8001012:	4925      	ldr	r1, [pc, #148]	@ (80010a8 <read_calibration_data+0xc4>)
 8001014:	208e      	movs	r0, #142	@ 0x8e
 8001016:	f7ff ff95 	bl	8000f44 <read_register16>
 800101a:	4603      	mov	r3, r0
 800101c:	2b00      	cmp	r3, #0
 800101e:	d039      	beq.n	8001094 <read_calibration_data+0xb0>
            && read_register16(0x90, (uint16_t *) &dig_P2) && read_register16(0x92, (uint16_t *) &dig_P3)
 8001020:	4922      	ldr	r1, [pc, #136]	@ (80010ac <read_calibration_data+0xc8>)
 8001022:	2090      	movs	r0, #144	@ 0x90
 8001024:	f7ff ff8e 	bl	8000f44 <read_register16>
 8001028:	4603      	mov	r3, r0
 800102a:	2b00      	cmp	r3, #0
 800102c:	d032      	beq.n	8001094 <read_calibration_data+0xb0>
 800102e:	4920      	ldr	r1, [pc, #128]	@ (80010b0 <read_calibration_data+0xcc>)
 8001030:	2092      	movs	r0, #146	@ 0x92
 8001032:	f7ff ff87 	bl	8000f44 <read_register16>
 8001036:	4603      	mov	r3, r0
 8001038:	2b00      	cmp	r3, #0
 800103a:	d02b      	beq.n	8001094 <read_calibration_data+0xb0>
            && read_register16(0x94, (uint16_t *) &dig_P4) && read_register16(0x96, (uint16_t *) &dig_P5)
 800103c:	491d      	ldr	r1, [pc, #116]	@ (80010b4 <read_calibration_data+0xd0>)
 800103e:	2094      	movs	r0, #148	@ 0x94
 8001040:	f7ff ff80 	bl	8000f44 <read_register16>
 8001044:	4603      	mov	r3, r0
 8001046:	2b00      	cmp	r3, #0
 8001048:	d024      	beq.n	8001094 <read_calibration_data+0xb0>
 800104a:	491b      	ldr	r1, [pc, #108]	@ (80010b8 <read_calibration_data+0xd4>)
 800104c:	2096      	movs	r0, #150	@ 0x96
 800104e:	f7ff ff79 	bl	8000f44 <read_register16>
 8001052:	4603      	mov	r3, r0
 8001054:	2b00      	cmp	r3, #0
 8001056:	d01d      	beq.n	8001094 <read_calibration_data+0xb0>
            && read_register16(0x98, (uint16_t *) &dig_P6) && read_register16(0x9a, (uint16_t *) &dig_P7)
 8001058:	4918      	ldr	r1, [pc, #96]	@ (80010bc <read_calibration_data+0xd8>)
 800105a:	2098      	movs	r0, #152	@ 0x98
 800105c:	f7ff ff72 	bl	8000f44 <read_register16>
 8001060:	4603      	mov	r3, r0
 8001062:	2b00      	cmp	r3, #0
 8001064:	d016      	beq.n	8001094 <read_calibration_data+0xb0>
 8001066:	4916      	ldr	r1, [pc, #88]	@ (80010c0 <read_calibration_data+0xdc>)
 8001068:	209a      	movs	r0, #154	@ 0x9a
 800106a:	f7ff ff6b 	bl	8000f44 <read_register16>
 800106e:	4603      	mov	r3, r0
 8001070:	2b00      	cmp	r3, #0
 8001072:	d00f      	beq.n	8001094 <read_calibration_data+0xb0>
            && read_register16(0x9c, (uint16_t *) &dig_P8) && read_register16(0x9e,    (uint16_t *) &dig_P9))
 8001074:	4913      	ldr	r1, [pc, #76]	@ (80010c4 <read_calibration_data+0xe0>)
 8001076:	209c      	movs	r0, #156	@ 0x9c
 8001078:	f7ff ff64 	bl	8000f44 <read_register16>
 800107c:	4603      	mov	r3, r0
 800107e:	2b00      	cmp	r3, #0
 8001080:	d008      	beq.n	8001094 <read_calibration_data+0xb0>
 8001082:	4911      	ldr	r1, [pc, #68]	@ (80010c8 <read_calibration_data+0xe4>)
 8001084:	209e      	movs	r0, #158	@ 0x9e
 8001086:	f7ff ff5d 	bl	8000f44 <read_register16>
 800108a:	4603      	mov	r3, r0
 800108c:	2b00      	cmp	r3, #0
 800108e:	d001      	beq.n	8001094 <read_calibration_data+0xb0>
    {
        return true;
 8001090:	2301      	movs	r3, #1
 8001092:	e000      	b.n	8001096 <read_calibration_data+0xb2>
    }
    return false;
 8001094:	2300      	movs	r3, #0
}
 8001096:	4618      	mov	r0, r3
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	200001f0 	.word	0x200001f0
 80010a0:	200001f2 	.word	0x200001f2
 80010a4:	200001f4 	.word	0x200001f4
 80010a8:	200001f6 	.word	0x200001f6
 80010ac:	200001f8 	.word	0x200001f8
 80010b0:	200001fa 	.word	0x200001fa
 80010b4:	200001fc 	.word	0x200001fc
 80010b8:	200001fe 	.word	0x200001fe
 80010bc:	20000200 	.word	0x20000200
 80010c0:	20000202 	.word	0x20000202
 80010c4:	20000204 	.word	0x20000204
 80010c8:	20000206 	.word	0x20000206

080010cc <write_register8>:

static int write_register8(uint8_t addr, uint8_t value) {
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b086      	sub	sp, #24
 80010d0:	af04      	add	r7, sp, #16
 80010d2:	4603      	mov	r3, r0
 80010d4:	460a      	mov	r2, r1
 80010d6:	71fb      	strb	r3, [r7, #7]
 80010d8:	4613      	mov	r3, r2
 80010da:	71bb      	strb	r3, [r7, #6]
    if (HAL_I2C_Mem_Write(&hi2c1, BMP280_ADDRESS, addr, 1, &value, 1, BMP280_RESPONCE_TIME) == HAL_OK)
 80010dc:	79fb      	ldrb	r3, [r7, #7]
 80010de:	b29a      	uxth	r2, r3
 80010e0:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80010e4:	9302      	str	r3, [sp, #8]
 80010e6:	2301      	movs	r3, #1
 80010e8:	9301      	str	r3, [sp, #4]
 80010ea:	1dbb      	adds	r3, r7, #6
 80010ec:	9300      	str	r3, [sp, #0]
 80010ee:	2301      	movs	r3, #1
 80010f0:	21ec      	movs	r1, #236	@ 0xec
 80010f2:	4806      	ldr	r0, [pc, #24]	@ (800110c <write_register8+0x40>)
 80010f4:	f001 faea 	bl	80026cc <HAL_I2C_Mem_Write>
 80010f8:	4603      	mov	r3, r0
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d101      	bne.n	8001102 <write_register8+0x36>
        return false;
 80010fe:	2300      	movs	r3, #0
 8001100:	e000      	b.n	8001104 <write_register8+0x38>
    else
        return true;
 8001102:	2301      	movs	r3, #1
}
 8001104:	4618      	mov	r0, r3
 8001106:	3708      	adds	r7, #8
 8001108:	46bd      	mov	sp, r7
 800110a:	bd80      	pop	{r7, pc}
 800110c:	20000214 	.word	0x20000214

08001110 <bmp280_init>:

bool bmp280_init(void) {
 8001110:	b580      	push	{r7, lr}
 8001112:	b082      	sub	sp, #8
 8001114:	af00      	add	r7, sp, #0
 *      mode: NORAML
 *      filter: OFF
 *      oversampling: x4
 *      standby time: 250ms
 */
    myParams.mode = BMP280_MODE_NORMAL;
 8001116:	4b3d      	ldr	r3, [pc, #244]	@ (800120c <bmp280_init+0xfc>)
 8001118:	2203      	movs	r2, #3
 800111a:	701a      	strb	r2, [r3, #0]
    myParams.filter = BMP280_FILTER_16;
 800111c:	4b3b      	ldr	r3, [pc, #236]	@ (800120c <bmp280_init+0xfc>)
 800111e:	2204      	movs	r2, #4
 8001120:	705a      	strb	r2, [r3, #1]
    myParams.oversampling_pressure = BMP280_ULTRA_HIGH_RES;
 8001122:	4b3a      	ldr	r3, [pc, #232]	@ (800120c <bmp280_init+0xfc>)
 8001124:	2205      	movs	r2, #5
 8001126:	709a      	strb	r2, [r3, #2]
    myParams.oversampling_temperature = BMP280_ULTRA_HIGH_RES;
 8001128:	4b38      	ldr	r3, [pc, #224]	@ (800120c <bmp280_init+0xfc>)
 800112a:	2205      	movs	r2, #5
 800112c:	70da      	strb	r2, [r3, #3]
    myParams.standby = BMP280_STANDBY_250;
 800112e:	4b37      	ldr	r3, [pc, #220]	@ (800120c <bmp280_init+0xfc>)
 8001130:	2203      	movs	r2, #3
 8001132:	711a      	strb	r2, [r3, #4]

    if (read_data(BMP280_REG_ID, &id, 1)) {
 8001134:	2201      	movs	r2, #1
 8001136:	4936      	ldr	r1, [pc, #216]	@ (8001210 <bmp280_init+0x100>)
 8001138:	20d0      	movs	r0, #208	@ 0xd0
 800113a:	f7ff ff2f 	bl	8000f9c <read_data>
 800113e:	4603      	mov	r3, r0
 8001140:	2b00      	cmp	r3, #0
 8001142:	d001      	beq.n	8001148 <bmp280_init+0x38>
        return false;
 8001144:	2300      	movs	r3, #0
 8001146:	e05c      	b.n	8001202 <bmp280_init+0xf2>
    }
    // Soft reset.
    if (write_register8(BMP280_REG_RESET, BMP280_RESET_VALUE)) {
 8001148:	21b6      	movs	r1, #182	@ 0xb6
 800114a:	20e0      	movs	r0, #224	@ 0xe0
 800114c:	f7ff ffbe 	bl	80010cc <write_register8>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d001      	beq.n	800115a <bmp280_init+0x4a>
        return false;
 8001156:	2300      	movs	r3, #0
 8001158:	e053      	b.n	8001202 <bmp280_init+0xf2>
    }
    // Wait until finished copying over the NVP data.
    while (1) {
        uint8_t status;
        if (!read_data(BMP280_REG_STATUS, &status, 1)    && (status & 1) == 0)
 800115a:	1d7b      	adds	r3, r7, #5
 800115c:	2201      	movs	r2, #1
 800115e:	4619      	mov	r1, r3
 8001160:	20f3      	movs	r0, #243	@ 0xf3
 8001162:	f7ff ff1b 	bl	8000f9c <read_data>
 8001166:	4603      	mov	r3, r0
 8001168:	2b00      	cmp	r3, #0
 800116a:	d1f6      	bne.n	800115a <bmp280_init+0x4a>
 800116c:	797b      	ldrb	r3, [r7, #5]
 800116e:	f003 0301 	and.w	r3, r3, #1
 8001172:	2b00      	cmp	r3, #0
 8001174:	d1f1      	bne.n	800115a <bmp280_init+0x4a>
            break;
    }
    if (!read_calibration_data()) {
 8001176:	f7ff ff35 	bl	8000fe4 <read_calibration_data>
 800117a:	4603      	mov	r3, r0
 800117c:	f083 0301 	eor.w	r3, r3, #1
 8001180:	b2db      	uxtb	r3, r3
 8001182:	2b00      	cmp	r3, #0
 8001184:	d100      	bne.n	8001188 <bmp280_init+0x78>
 8001186:	e001      	b.n	800118c <bmp280_init+0x7c>
        return false;
 8001188:	2300      	movs	r3, #0
 800118a:	e03a      	b.n	8001202 <bmp280_init+0xf2>
    }

    uint8_t config = (myParams.standby << 5) | (myParams.filter << 2);
 800118c:	4b1f      	ldr	r3, [pc, #124]	@ (800120c <bmp280_init+0xfc>)
 800118e:	791b      	ldrb	r3, [r3, #4]
 8001190:	b25b      	sxtb	r3, r3
 8001192:	015b      	lsls	r3, r3, #5
 8001194:	b25a      	sxtb	r2, r3
 8001196:	4b1d      	ldr	r3, [pc, #116]	@ (800120c <bmp280_init+0xfc>)
 8001198:	785b      	ldrb	r3, [r3, #1]
 800119a:	b25b      	sxtb	r3, r3
 800119c:	009b      	lsls	r3, r3, #2
 800119e:	b25b      	sxtb	r3, r3
 80011a0:	4313      	orrs	r3, r2
 80011a2:	b25b      	sxtb	r3, r3
 80011a4:	71fb      	strb	r3, [r7, #7]
    if (write_register8(BMP280_REG_CONFIG, config)) {
 80011a6:	79fb      	ldrb	r3, [r7, #7]
 80011a8:	4619      	mov	r1, r3
 80011aa:	20f5      	movs	r0, #245	@ 0xf5
 80011ac:	f7ff ff8e 	bl	80010cc <write_register8>
 80011b0:	4603      	mov	r3, r0
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d001      	beq.n	80011ba <bmp280_init+0xaa>
        return false;
 80011b6:	2300      	movs	r3, #0
 80011b8:	e023      	b.n	8001202 <bmp280_init+0xf2>
    }
    if (myParams.mode == BMP280_MODE_FORCED) {
 80011ba:	4b14      	ldr	r3, [pc, #80]	@ (800120c <bmp280_init+0xfc>)
 80011bc:	781b      	ldrb	r3, [r3, #0]
 80011be:	2b01      	cmp	r3, #1
 80011c0:	d102      	bne.n	80011c8 <bmp280_init+0xb8>
        myParams.mode = BMP280_MODE_SLEEP;  // initial mode for forced is sleep
 80011c2:	4b12      	ldr	r3, [pc, #72]	@ (800120c <bmp280_init+0xfc>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	701a      	strb	r2, [r3, #0]
    }
    uint8_t ctrl = (myParams.oversampling_temperature << 5) | (myParams.oversampling_pressure << 2) | (myParams.mode);
 80011c8:	4b10      	ldr	r3, [pc, #64]	@ (800120c <bmp280_init+0xfc>)
 80011ca:	78db      	ldrb	r3, [r3, #3]
 80011cc:	b25b      	sxtb	r3, r3
 80011ce:	015b      	lsls	r3, r3, #5
 80011d0:	b25a      	sxtb	r2, r3
 80011d2:	4b0e      	ldr	r3, [pc, #56]	@ (800120c <bmp280_init+0xfc>)
 80011d4:	789b      	ldrb	r3, [r3, #2]
 80011d6:	b25b      	sxtb	r3, r3
 80011d8:	009b      	lsls	r3, r3, #2
 80011da:	b25b      	sxtb	r3, r3
 80011dc:	4313      	orrs	r3, r2
 80011de:	b25a      	sxtb	r2, r3
 80011e0:	4b0a      	ldr	r3, [pc, #40]	@ (800120c <bmp280_init+0xfc>)
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	b25b      	sxtb	r3, r3
 80011e6:	4313      	orrs	r3, r2
 80011e8:	b25b      	sxtb	r3, r3
 80011ea:	71bb      	strb	r3, [r7, #6]
    if (write_register8(BMP280_REG_CTRL, ctrl)) {
 80011ec:	79bb      	ldrb	r3, [r7, #6]
 80011ee:	4619      	mov	r1, r3
 80011f0:	20f4      	movs	r0, #244	@ 0xf4
 80011f2:	f7ff ff6b 	bl	80010cc <write_register8>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d001      	beq.n	8001200 <bmp280_init+0xf0>
        return false;
 80011fc:	2300      	movs	r3, #0
 80011fe:	e000      	b.n	8001202 <bmp280_init+0xf2>
    }
    return true;
 8001200:	2301      	movs	r3, #1
}
 8001202:	4618      	mov	r0, r3
 8001204:	3708      	adds	r7, #8
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	2000020c 	.word	0x2000020c
 8001210:	20000208 	.word	0x20000208

08001214 <compensate_temperature>:
/**
 * Compensation algorithm is taken from BMP280 datasheet.
 *
 * Return value is in degrees Celsius.
 */
static inline int32_t compensate_temperature(int32_t adc_temp,    int32_t *fine_temp) {
 8001214:	b480      	push	{r7}
 8001216:	b085      	sub	sp, #20
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
 800121c:	6039      	str	r1, [r7, #0]
    int32_t var1, var2;
    var1 = ((((adc_temp >> 3) - ((int32_t) dig_T1 << 1))) * (int32_t) dig_T2) >> 11;
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	10da      	asrs	r2, r3, #3
 8001222:	4b18      	ldr	r3, [pc, #96]	@ (8001284 <compensate_temperature+0x70>)
 8001224:	881b      	ldrh	r3, [r3, #0]
 8001226:	005b      	lsls	r3, r3, #1
 8001228:	1ad3      	subs	r3, r2, r3
 800122a:	4a17      	ldr	r2, [pc, #92]	@ (8001288 <compensate_temperature+0x74>)
 800122c:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001230:	fb02 f303 	mul.w	r3, r2, r3
 8001234:	12db      	asrs	r3, r3, #11
 8001236:	60fb      	str	r3, [r7, #12]
    var2 = (((((adc_temp >> 4) - (int32_t) dig_T1)    * ((adc_temp >> 4) - (int32_t) dig_T1)) >> 12)    * (int32_t) dig_T3) >> 14;
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	111b      	asrs	r3, r3, #4
 800123c:	4a11      	ldr	r2, [pc, #68]	@ (8001284 <compensate_temperature+0x70>)
 800123e:	8812      	ldrh	r2, [r2, #0]
 8001240:	1a9b      	subs	r3, r3, r2
 8001242:	687a      	ldr	r2, [r7, #4]
 8001244:	1112      	asrs	r2, r2, #4
 8001246:	490f      	ldr	r1, [pc, #60]	@ (8001284 <compensate_temperature+0x70>)
 8001248:	8809      	ldrh	r1, [r1, #0]
 800124a:	1a52      	subs	r2, r2, r1
 800124c:	fb02 f303 	mul.w	r3, r2, r3
 8001250:	131b      	asrs	r3, r3, #12
 8001252:	4a0e      	ldr	r2, [pc, #56]	@ (800128c <compensate_temperature+0x78>)
 8001254:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001258:	fb02 f303 	mul.w	r3, r2, r3
 800125c:	139b      	asrs	r3, r3, #14
 800125e:	60bb      	str	r3, [r7, #8]
    *fine_temp = var1 + var2;
 8001260:	68fa      	ldr	r2, [r7, #12]
 8001262:	68bb      	ldr	r3, [r7, #8]
 8001264:	441a      	add	r2, r3
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	601a      	str	r2, [r3, #0]
    return (*fine_temp * 5 + 128) >> 8;
 800126a:	683b      	ldr	r3, [r7, #0]
 800126c:	681a      	ldr	r2, [r3, #0]
 800126e:	4613      	mov	r3, r2
 8001270:	009b      	lsls	r3, r3, #2
 8001272:	4413      	add	r3, r2
 8001274:	3380      	adds	r3, #128	@ 0x80
 8001276:	121b      	asrs	r3, r3, #8
}
 8001278:	4618      	mov	r0, r3
 800127a:	3714      	adds	r7, #20
 800127c:	46bd      	mov	sp, r7
 800127e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001282:	4770      	bx	lr
 8001284:	200001f0 	.word	0x200001f0
 8001288:	200001f2 	.word	0x200001f2
 800128c:	200001f4 	.word	0x200001f4

08001290 <compensate_pressure>:
/**
 * Compensation algorithm is taken from BMP280 datasheet.
 *
 * Return value is in Pa, 24 integer bits and 8 fractional bits.
 */
static inline uint32_t compensate_pressure(int32_t adc_press,    int32_t fine_temp) {
 8001290:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001294:	b0ca      	sub	sp, #296	@ 0x128
 8001296:	af00      	add	r7, sp, #0
 8001298:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
 800129c:	f8c7 1108 	str.w	r1, [r7, #264]	@ 0x108
    int64_t var1, var2, p;
    var1 = (int64_t) fine_temp - 128000;
 80012a0:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80012a4:	17da      	asrs	r2, r3, #31
 80012a6:	461c      	mov	r4, r3
 80012a8:	4615      	mov	r5, r2
 80012aa:	f5b4 3afa 	subs.w	sl, r4, #128000	@ 0x1f400
 80012ae:	f145 3bff 	adc.w	fp, r5, #4294967295
 80012b2:	e9c7 ab48 	strd	sl, fp, [r7, #288]	@ 0x120
    var2 = var1 * var1 * (int64_t) dig_P6;
 80012b6:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 80012ba:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80012be:	fb03 f102 	mul.w	r1, r3, r2
 80012c2:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 80012c6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80012ca:	fb02 f303 	mul.w	r3, r2, r3
 80012ce:	18ca      	adds	r2, r1, r3
 80012d0:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80012d4:	fba3 8903 	umull	r8, r9, r3, r3
 80012d8:	eb02 0309 	add.w	r3, r2, r9
 80012dc:	4699      	mov	r9, r3
 80012de:	4ba0      	ldr	r3, [pc, #640]	@ (8001560 <compensate_pressure+0x2d0>)
 80012e0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012e4:	b21b      	sxth	r3, r3
 80012e6:	17da      	asrs	r2, r3, #31
 80012e8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80012ec:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80012f0:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 80012f4:	4603      	mov	r3, r0
 80012f6:	fb03 f209 	mul.w	r2, r3, r9
 80012fa:	460b      	mov	r3, r1
 80012fc:	fb08 f303 	mul.w	r3, r8, r3
 8001300:	4413      	add	r3, r2
 8001302:	4602      	mov	r2, r0
 8001304:	fba8 1202 	umull	r1, r2, r8, r2
 8001308:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800130c:	460a      	mov	r2, r1
 800130e:	f8c7 20c0 	str.w	r2, [r7, #192]	@ 0xc0
 8001312:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8001316:	4413      	add	r3, r2
 8001318:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800131c:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	@ 0xc0
 8001320:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
 8001324:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
    var2 = var2 + ((var1 * (int64_t) dig_P5) << 17);
 8001328:	4b8e      	ldr	r3, [pc, #568]	@ (8001564 <compensate_pressure+0x2d4>)
 800132a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800132e:	b21b      	sxth	r3, r3
 8001330:	17da      	asrs	r2, r3, #31
 8001332:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001336:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 800133a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800133e:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	@ 0xb0
 8001342:	462a      	mov	r2, r5
 8001344:	fb02 f203 	mul.w	r2, r2, r3
 8001348:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800134c:	4621      	mov	r1, r4
 800134e:	fb01 f303 	mul.w	r3, r1, r3
 8001352:	441a      	add	r2, r3
 8001354:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001358:	4621      	mov	r1, r4
 800135a:	fba3 1301 	umull	r1, r3, r3, r1
 800135e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001362:	460b      	mov	r3, r1
 8001364:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8001368:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800136c:	18d3      	adds	r3, r2, r3
 800136e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001372:	f04f 0000 	mov.w	r0, #0
 8001376:	f04f 0100 	mov.w	r1, #0
 800137a:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 800137e:	462b      	mov	r3, r5
 8001380:	0459      	lsls	r1, r3, #17
 8001382:	4623      	mov	r3, r4
 8001384:	ea41 31d3 	orr.w	r1, r1, r3, lsr #15
 8001388:	4623      	mov	r3, r4
 800138a:	0458      	lsls	r0, r3, #17
 800138c:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001390:	1814      	adds	r4, r2, r0
 8001392:	643c      	str	r4, [r7, #64]	@ 0x40
 8001394:	414b      	adcs	r3, r1
 8001396:	647b      	str	r3, [r7, #68]	@ 0x44
 8001398:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 800139c:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
    var2 = var2 + (((int64_t) dig_P4) << 35);
 80013a0:	4b71      	ldr	r3, [pc, #452]	@ (8001568 <compensate_pressure+0x2d8>)
 80013a2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013a6:	b21b      	sxth	r3, r3
 80013a8:	17da      	asrs	r2, r3, #31
 80013aa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80013ae:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80013b2:	f04f 0000 	mov.w	r0, #0
 80013b6:	f04f 0100 	mov.w	r1, #0
 80013ba:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80013be:	00d9      	lsls	r1, r3, #3
 80013c0:	2000      	movs	r0, #0
 80013c2:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 80013c6:	1814      	adds	r4, r2, r0
 80013c8:	63bc      	str	r4, [r7, #56]	@ 0x38
 80013ca:	414b      	adcs	r3, r1
 80013cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80013ce:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 80013d2:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
    var1 = ((var1 * var1 * (int64_t) dig_P3) >> 8)    + ((var1 * (int64_t) dig_P2) << 12);
 80013d6:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 80013da:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80013de:	fb03 f102 	mul.w	r1, r3, r2
 80013e2:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 80013e6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80013ea:	fb02 f303 	mul.w	r3, r2, r3
 80013ee:	18ca      	adds	r2, r1, r3
 80013f0:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80013f4:	fba3 1303 	umull	r1, r3, r3, r3
 80013f8:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80013fc:	460b      	mov	r3, r1
 80013fe:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8001402:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001406:	18d3      	adds	r3, r2, r3
 8001408:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800140c:	4b57      	ldr	r3, [pc, #348]	@ (800156c <compensate_pressure+0x2dc>)
 800140e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001412:	b21b      	sxth	r3, r3
 8001414:	17da      	asrs	r2, r3, #31
 8001416:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800141a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800141e:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	@ 0xf8
 8001422:	462b      	mov	r3, r5
 8001424:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8001428:	4642      	mov	r2, r8
 800142a:	fb02 f203 	mul.w	r2, r2, r3
 800142e:	464b      	mov	r3, r9
 8001430:	4621      	mov	r1, r4
 8001432:	fb01 f303 	mul.w	r3, r1, r3
 8001436:	4413      	add	r3, r2
 8001438:	4622      	mov	r2, r4
 800143a:	4641      	mov	r1, r8
 800143c:	fba2 1201 	umull	r1, r2, r2, r1
 8001440:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8001444:	460a      	mov	r2, r1
 8001446:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 800144a:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 800144e:	4413      	add	r3, r2
 8001450:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8001454:	f04f 0000 	mov.w	r0, #0
 8001458:	f04f 0100 	mov.w	r1, #0
 800145c:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 8001460:	4623      	mov	r3, r4
 8001462:	0a18      	lsrs	r0, r3, #8
 8001464:	462b      	mov	r3, r5
 8001466:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 800146a:	462b      	mov	r3, r5
 800146c:	1219      	asrs	r1, r3, #8
 800146e:	4b40      	ldr	r3, [pc, #256]	@ (8001570 <compensate_pressure+0x2e0>)
 8001470:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001474:	b21b      	sxth	r3, r3
 8001476:	17da      	asrs	r2, r3, #31
 8001478:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800147c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001480:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001484:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	@ 0x98
 8001488:	464a      	mov	r2, r9
 800148a:	fb02 f203 	mul.w	r2, r2, r3
 800148e:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001492:	4644      	mov	r4, r8
 8001494:	fb04 f303 	mul.w	r3, r4, r3
 8001498:	441a      	add	r2, r3
 800149a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800149e:	4644      	mov	r4, r8
 80014a0:	fba3 4304 	umull	r4, r3, r3, r4
 80014a4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80014a8:	4623      	mov	r3, r4
 80014aa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80014ae:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80014b2:	18d3      	adds	r3, r2, r3
 80014b4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80014b8:	f04f 0200 	mov.w	r2, #0
 80014bc:	f04f 0300 	mov.w	r3, #0
 80014c0:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	@ 0xe8
 80014c4:	464c      	mov	r4, r9
 80014c6:	0323      	lsls	r3, r4, #12
 80014c8:	4644      	mov	r4, r8
 80014ca:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 80014ce:	4644      	mov	r4, r8
 80014d0:	0322      	lsls	r2, r4, #12
 80014d2:	1884      	adds	r4, r0, r2
 80014d4:	633c      	str	r4, [r7, #48]	@ 0x30
 80014d6:	eb41 0303 	adc.w	r3, r1, r3
 80014da:	637b      	str	r3, [r7, #52]	@ 0x34
 80014dc:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 80014e0:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
    var1 = (((int64_t) 1 << 47) + var1) * ((int64_t) dig_P1) >> 33;
 80014e4:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 80014e8:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 80014ec:	f8c7 1094 	str.w	r1, [r7, #148]	@ 0x94
 80014f0:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 80014f4:	4b1f      	ldr	r3, [pc, #124]	@ (8001574 <compensate_pressure+0x2e4>)
 80014f6:	881b      	ldrh	r3, [r3, #0]
 80014f8:	b29b      	uxth	r3, r3
 80014fa:	2200      	movs	r2, #0
 80014fc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001500:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001504:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8001508:	462b      	mov	r3, r5
 800150a:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800150e:	4642      	mov	r2, r8
 8001510:	fb02 f203 	mul.w	r2, r2, r3
 8001514:	464b      	mov	r3, r9
 8001516:	4621      	mov	r1, r4
 8001518:	fb01 f303 	mul.w	r3, r1, r3
 800151c:	4413      	add	r3, r2
 800151e:	4622      	mov	r2, r4
 8001520:	4641      	mov	r1, r8
 8001522:	fba2 1201 	umull	r1, r2, r2, r1
 8001526:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 800152a:	460a      	mov	r2, r1
 800152c:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 8001530:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8001534:	4413      	add	r3, r2
 8001536:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800153a:	f04f 0200 	mov.w	r2, #0
 800153e:	f04f 0300 	mov.w	r3, #0
 8001542:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 8001546:	4629      	mov	r1, r5
 8001548:	104a      	asrs	r2, r1, #1
 800154a:	4629      	mov	r1, r5
 800154c:	17cb      	asrs	r3, r1, #31
 800154e:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
    if (var1 == 0) {
 8001552:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001556:	4313      	orrs	r3, r2
 8001558:	d10e      	bne.n	8001578 <compensate_pressure+0x2e8>
        return 0;  // avoid exception caused by division by zero
 800155a:	2300      	movs	r3, #0
 800155c:	e152      	b.n	8001804 <compensate_pressure+0x574>
 800155e:	bf00      	nop
 8001560:	20000200 	.word	0x20000200
 8001564:	200001fe 	.word	0x200001fe
 8001568:	200001fc 	.word	0x200001fc
 800156c:	200001fa 	.word	0x200001fa
 8001570:	200001f8 	.word	0x200001f8
 8001574:	200001f6 	.word	0x200001f6
    }
    p = 1048576 - adc_press;
 8001578:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800157c:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 8001580:	17da      	asrs	r2, r3, #31
 8001582:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001584:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001586:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 800158a:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
    p = (((p << 31) - var2) * 3125) / var1;
 800158e:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001592:	105b      	asrs	r3, r3, #1
 8001594:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001598:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800159c:	07db      	lsls	r3, r3, #31
 800159e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80015a2:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 80015a6:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 80015aa:	4621      	mov	r1, r4
 80015ac:	1a89      	subs	r1, r1, r2
 80015ae:	67b9      	str	r1, [r7, #120]	@ 0x78
 80015b0:	4629      	mov	r1, r5
 80015b2:	eb61 0303 	sbc.w	r3, r1, r3
 80015b6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80015b8:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80015bc:	4622      	mov	r2, r4
 80015be:	462b      	mov	r3, r5
 80015c0:	1891      	adds	r1, r2, r2
 80015c2:	6239      	str	r1, [r7, #32]
 80015c4:	415b      	adcs	r3, r3
 80015c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80015c8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80015cc:	4621      	mov	r1, r4
 80015ce:	1851      	adds	r1, r2, r1
 80015d0:	61b9      	str	r1, [r7, #24]
 80015d2:	4629      	mov	r1, r5
 80015d4:	414b      	adcs	r3, r1
 80015d6:	61fb      	str	r3, [r7, #28]
 80015d8:	f04f 0200 	mov.w	r2, #0
 80015dc:	f04f 0300 	mov.w	r3, #0
 80015e0:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 80015e4:	4649      	mov	r1, r9
 80015e6:	018b      	lsls	r3, r1, #6
 80015e8:	4641      	mov	r1, r8
 80015ea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80015ee:	4641      	mov	r1, r8
 80015f0:	018a      	lsls	r2, r1, #6
 80015f2:	4641      	mov	r1, r8
 80015f4:	1889      	adds	r1, r1, r2
 80015f6:	6139      	str	r1, [r7, #16]
 80015f8:	4649      	mov	r1, r9
 80015fa:	eb43 0101 	adc.w	r1, r3, r1
 80015fe:	6179      	str	r1, [r7, #20]
 8001600:	f04f 0200 	mov.w	r2, #0
 8001604:	f04f 0300 	mov.w	r3, #0
 8001608:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 800160c:	4649      	mov	r1, r9
 800160e:	008b      	lsls	r3, r1, #2
 8001610:	4641      	mov	r1, r8
 8001612:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001616:	4641      	mov	r1, r8
 8001618:	008a      	lsls	r2, r1, #2
 800161a:	4610      	mov	r0, r2
 800161c:	4619      	mov	r1, r3
 800161e:	4603      	mov	r3, r0
 8001620:	4622      	mov	r2, r4
 8001622:	189b      	adds	r3, r3, r2
 8001624:	60bb      	str	r3, [r7, #8]
 8001626:	460b      	mov	r3, r1
 8001628:	462a      	mov	r2, r5
 800162a:	eb42 0303 	adc.w	r3, r2, r3
 800162e:	60fb      	str	r3, [r7, #12]
 8001630:	f04f 0200 	mov.w	r2, #0
 8001634:	f04f 0300 	mov.w	r3, #0
 8001638:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 800163c:	4649      	mov	r1, r9
 800163e:	008b      	lsls	r3, r1, #2
 8001640:	4641      	mov	r1, r8
 8001642:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001646:	4641      	mov	r1, r8
 8001648:	008a      	lsls	r2, r1, #2
 800164a:	4610      	mov	r0, r2
 800164c:	4619      	mov	r1, r3
 800164e:	4603      	mov	r3, r0
 8001650:	4622      	mov	r2, r4
 8001652:	189b      	adds	r3, r3, r2
 8001654:	673b      	str	r3, [r7, #112]	@ 0x70
 8001656:	462b      	mov	r3, r5
 8001658:	460a      	mov	r2, r1
 800165a:	eb42 0303 	adc.w	r3, r2, r3
 800165e:	677b      	str	r3, [r7, #116]	@ 0x74
 8001660:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001664:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8001668:	f7ff fa9e 	bl	8000ba8 <__aeabi_ldivmod>
 800166c:	4602      	mov	r2, r0
 800166e:	460b      	mov	r3, r1
 8001670:	e9c7 2344 	strd	r2, r3, [r7, #272]	@ 0x110
    var1 = ((int64_t) dig_P9 * (p >> 13) * (p >> 13)) >> 25;
 8001674:	4b66      	ldr	r3, [pc, #408]	@ (8001810 <compensate_pressure+0x580>)
 8001676:	f9b3 3000 	ldrsh.w	r3, [r3]
 800167a:	b21b      	sxth	r3, r3
 800167c:	17da      	asrs	r2, r3, #31
 800167e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001680:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001682:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8001686:	f04f 0000 	mov.w	r0, #0
 800168a:	f04f 0100 	mov.w	r1, #0
 800168e:	0b50      	lsrs	r0, r2, #13
 8001690:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001694:	1359      	asrs	r1, r3, #13
 8001696:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 800169a:	462b      	mov	r3, r5
 800169c:	fb00 f203 	mul.w	r2, r0, r3
 80016a0:	4623      	mov	r3, r4
 80016a2:	fb03 f301 	mul.w	r3, r3, r1
 80016a6:	4413      	add	r3, r2
 80016a8:	4622      	mov	r2, r4
 80016aa:	fba2 1200 	umull	r1, r2, r2, r0
 80016ae:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80016b2:	460a      	mov	r2, r1
 80016b4:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 80016b8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80016bc:	4413      	add	r3, r2
 80016be:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80016c2:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 80016c6:	f04f 0000 	mov.w	r0, #0
 80016ca:	f04f 0100 	mov.w	r1, #0
 80016ce:	0b50      	lsrs	r0, r2, #13
 80016d0:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 80016d4:	1359      	asrs	r1, r3, #13
 80016d6:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 80016da:	462b      	mov	r3, r5
 80016dc:	fb00 f203 	mul.w	r2, r0, r3
 80016e0:	4623      	mov	r3, r4
 80016e2:	fb03 f301 	mul.w	r3, r3, r1
 80016e6:	4413      	add	r3, r2
 80016e8:	4622      	mov	r2, r4
 80016ea:	fba2 1200 	umull	r1, r2, r2, r0
 80016ee:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80016f2:	460a      	mov	r2, r1
 80016f4:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 80016f8:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 80016fc:	4413      	add	r3, r2
 80016fe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8001702:	f04f 0200 	mov.w	r2, #0
 8001706:	f04f 0300 	mov.w	r3, #0
 800170a:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 800170e:	4621      	mov	r1, r4
 8001710:	0e4a      	lsrs	r2, r1, #25
 8001712:	4629      	mov	r1, r5
 8001714:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 8001718:	4629      	mov	r1, r5
 800171a:	164b      	asrs	r3, r1, #25
 800171c:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
    var2 = ((int64_t) dig_P8 * p) >> 19;
 8001720:	4b3c      	ldr	r3, [pc, #240]	@ (8001814 <compensate_pressure+0x584>)
 8001722:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001726:	b21b      	sxth	r3, r3
 8001728:	17da      	asrs	r2, r3, #31
 800172a:	663b      	str	r3, [r7, #96]	@ 0x60
 800172c:	667a      	str	r2, [r7, #100]	@ 0x64
 800172e:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001732:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001736:	462a      	mov	r2, r5
 8001738:	fb02 f203 	mul.w	r2, r2, r3
 800173c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001740:	4621      	mov	r1, r4
 8001742:	fb01 f303 	mul.w	r3, r1, r3
 8001746:	4413      	add	r3, r2
 8001748:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 800174c:	4621      	mov	r1, r4
 800174e:	fba2 1201 	umull	r1, r2, r2, r1
 8001752:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 8001756:	460a      	mov	r2, r1
 8001758:	f8c7 20c8 	str.w	r2, [r7, #200]	@ 0xc8
 800175c:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8001760:	4413      	add	r3, r2
 8001762:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8001766:	f04f 0200 	mov.w	r2, #0
 800176a:	f04f 0300 	mov.w	r3, #0
 800176e:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	@ 0xc8
 8001772:	4621      	mov	r1, r4
 8001774:	0cca      	lsrs	r2, r1, #19
 8001776:	4629      	mov	r1, r5
 8001778:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 800177c:	4629      	mov	r1, r5
 800177e:	14cb      	asrs	r3, r1, #19
 8001780:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
    p = ((p + var1 + var2) >> 8) + ((int64_t) dig_P7 << 4);
 8001784:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
 8001788:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 800178c:	1884      	adds	r4, r0, r2
 800178e:	65bc      	str	r4, [r7, #88]	@ 0x58
 8001790:	eb41 0303 	adc.w	r3, r1, r3
 8001794:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001796:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800179a:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 800179e:	4621      	mov	r1, r4
 80017a0:	1889      	adds	r1, r1, r2
 80017a2:	6539      	str	r1, [r7, #80]	@ 0x50
 80017a4:	4629      	mov	r1, r5
 80017a6:	eb43 0101 	adc.w	r1, r3, r1
 80017aa:	6579      	str	r1, [r7, #84]	@ 0x54
 80017ac:	f04f 0000 	mov.w	r0, #0
 80017b0:	f04f 0100 	mov.w	r1, #0
 80017b4:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 80017b8:	4623      	mov	r3, r4
 80017ba:	0a18      	lsrs	r0, r3, #8
 80017bc:	462b      	mov	r3, r5
 80017be:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 80017c2:	462b      	mov	r3, r5
 80017c4:	1219      	asrs	r1, r3, #8
 80017c6:	4b14      	ldr	r3, [pc, #80]	@ (8001818 <compensate_pressure+0x588>)
 80017c8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017cc:	b21b      	sxth	r3, r3
 80017ce:	17da      	asrs	r2, r3, #31
 80017d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80017d2:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80017d4:	f04f 0200 	mov.w	r2, #0
 80017d8:	f04f 0300 	mov.w	r3, #0
 80017dc:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	@ 0x48
 80017e0:	464c      	mov	r4, r9
 80017e2:	0123      	lsls	r3, r4, #4
 80017e4:	4644      	mov	r4, r8
 80017e6:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 80017ea:	4644      	mov	r4, r8
 80017ec:	0122      	lsls	r2, r4, #4
 80017ee:	1884      	adds	r4, r0, r2
 80017f0:	603c      	str	r4, [r7, #0]
 80017f2:	eb41 0303 	adc.w	r3, r1, r3
 80017f6:	607b      	str	r3, [r7, #4]
 80017f8:	e9d7 3400 	ldrd	r3, r4, [r7]
 80017fc:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
    return p;
 8001800:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
}
 8001804:	4618      	mov	r0, r3
 8001806:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800180a:	46bd      	mov	sp, r7
 800180c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001810:	20000206 	.word	0x20000206
 8001814:	20000204 	.word	0x20000204
 8001818:	20000202 	.word	0x20000202

0800181c <bmp280_read_fixed>:

bool bmp280_read_fixed(int32_t *temperature, uint32_t *pressure) {
 800181c:	b580      	push	{r7, lr}
 800181e:	b088      	sub	sp, #32
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
 8001824:	6039      	str	r1, [r7, #0]
    int32_t adc_pressure;
    int32_t adc_temp;
    uint8_t data[6];

    if (read_data(BMP280_REG_PRESS_MSB, data, 6)) {
 8001826:	f107 0310 	add.w	r3, r7, #16
 800182a:	2206      	movs	r2, #6
 800182c:	4619      	mov	r1, r3
 800182e:	20f7      	movs	r0, #247	@ 0xf7
 8001830:	f7ff fbb4 	bl	8000f9c <read_data>
 8001834:	4603      	mov	r3, r0
 8001836:	2b00      	cmp	r3, #0
 8001838:	d001      	beq.n	800183e <bmp280_read_fixed+0x22>
        return false;
 800183a:	2300      	movs	r3, #0
 800183c:	e025      	b.n	800188a <bmp280_read_fixed+0x6e>
    }
    adc_pressure = data[0] << 12 | data[1] << 4 | data[2] >> 4;
 800183e:	7c3b      	ldrb	r3, [r7, #16]
 8001840:	031a      	lsls	r2, r3, #12
 8001842:	7c7b      	ldrb	r3, [r7, #17]
 8001844:	011b      	lsls	r3, r3, #4
 8001846:	4313      	orrs	r3, r2
 8001848:	7cba      	ldrb	r2, [r7, #18]
 800184a:	0912      	lsrs	r2, r2, #4
 800184c:	b2d2      	uxtb	r2, r2
 800184e:	4313      	orrs	r3, r2
 8001850:	61fb      	str	r3, [r7, #28]
    adc_temp = data[3] << 12 | data[4] << 4 | data[5] >> 4;
 8001852:	7cfb      	ldrb	r3, [r7, #19]
 8001854:	031a      	lsls	r2, r3, #12
 8001856:	7d3b      	ldrb	r3, [r7, #20]
 8001858:	011b      	lsls	r3, r3, #4
 800185a:	4313      	orrs	r3, r2
 800185c:	7d7a      	ldrb	r2, [r7, #21]
 800185e:	0912      	lsrs	r2, r2, #4
 8001860:	b2d2      	uxtb	r2, r2
 8001862:	4313      	orrs	r3, r2
 8001864:	61bb      	str	r3, [r7, #24]

    int32_t fine_temp;
    *temperature = compensate_temperature(adc_temp, &fine_temp);
 8001866:	f107 030c 	add.w	r3, r7, #12
 800186a:	4619      	mov	r1, r3
 800186c:	69b8      	ldr	r0, [r7, #24]
 800186e:	f7ff fcd1 	bl	8001214 <compensate_temperature>
 8001872:	4602      	mov	r2, r0
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	601a      	str	r2, [r3, #0]
    *pressure = compensate_pressure(adc_pressure, fine_temp);
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	4619      	mov	r1, r3
 800187c:	69f8      	ldr	r0, [r7, #28]
 800187e:	f7ff fd07 	bl	8001290 <compensate_pressure>
 8001882:	4602      	mov	r2, r0
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	601a      	str	r2, [r3, #0]
    return true;
 8001888:	2301      	movs	r3, #1
}
 800188a:	4618      	mov	r0, r3
 800188c:	3720      	adds	r7, #32
 800188e:	46bd      	mov	sp, r7
 8001890:	bd80      	pop	{r7, pc}
	...

08001894 <bmp280_read_float>:

bool bmp280_read_float(float *temperature, float *pressure) {
 8001894:	b580      	push	{r7, lr}
 8001896:	b084      	sub	sp, #16
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
 800189c:	6039      	str	r1, [r7, #0]
    int32_t fixed_temperature;
    uint32_t fixed_pressure;
    uint32_t fixed_humidity;
    if (bmp280_read_fixed(&fixed_temperature, &fixed_pressure)) {
 800189e:	f107 0208 	add.w	r2, r7, #8
 80018a2:	f107 030c 	add.w	r3, r7, #12
 80018a6:	4611      	mov	r1, r2
 80018a8:	4618      	mov	r0, r3
 80018aa:	f7ff ffb7 	bl	800181c <bmp280_read_fixed>
 80018ae:	4603      	mov	r3, r0
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d019      	beq.n	80018e8 <bmp280_read_float+0x54>
        *temperature = (float) fixed_temperature / 100.0;
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	ee07 3a90 	vmov	s15, r3
 80018ba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80018be:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 80018f4 <bmp280_read_float+0x60>
 80018c2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	edc3 7a00 	vstr	s15, [r3]
        *pressure = (float) fixed_pressure / 25600.0;
 80018cc:	68bb      	ldr	r3, [r7, #8]
 80018ce:	ee07 3a90 	vmov	s15, r3
 80018d2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80018d6:	eddf 6a08 	vldr	s13, [pc, #32]	@ 80018f8 <bmp280_read_float+0x64>
 80018da:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	edc3 7a00 	vstr	s15, [r3]
        return true;
 80018e4:	2301      	movs	r3, #1
 80018e6:	e000      	b.n	80018ea <bmp280_read_float+0x56>
    }
    return false;
 80018e8:	2300      	movs	r3, #0
}
 80018ea:	4618      	mov	r0, r3
 80018ec:	3710      	adds	r7, #16
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	42c80000 	.word	0x42c80000
 80018f8:	46c80000 	.word	0x46c80000

080018fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018fc:	b5b0      	push	{r4, r5, r7, lr}
 80018fe:	b084      	sub	sp, #16
 8001900:	af02      	add	r7, sp, #8

	HAL_Init();
 8001902:	f000 fb4d 	bl	8001fa0 <HAL_Init>
	    SystemClock_Config();
 8001906:	f000 f83f 	bl	8001988 <SystemClock_Config>
	    MX_GPIO_Init();
 800190a:	f000 f907 	bl	8001b1c <MX_GPIO_Init>
	    MX_USART2_UART_Init();
 800190e:	f000 f8d5 	bl	8001abc <MX_USART2_UART_Init>
	    MX_I2C1_Init();
 8001912:	f000 f893 	bl	8001a3c <MX_I2C1_Init>

	    if (!bmp280_init()) {
 8001916:	f7ff fbfb 	bl	8001110 <bmp280_init>
 800191a:	4603      	mov	r3, r0
 800191c:	f083 0301 	eor.w	r3, r3, #1
 8001920:	b2db      	uxtb	r3, r3
 8001922:	2b00      	cmp	r3, #0
 8001924:	d004      	beq.n	8001930 <main+0x34>
	        printf("BMP280 init failed!\r\n");
 8001926:	4815      	ldr	r0, [pc, #84]	@ (800197c <main+0x80>)
 8001928:	f004 f954 	bl	8005bd4 <puts>
	        while (1);
 800192c:	bf00      	nop
 800192e:	e7fd      	b.n	800192c <main+0x30>
	    }

	    float temperature, pressure;
	    while (1) {
	        if (bmp280_read_float(&temperature, &pressure)) {
 8001930:	463a      	mov	r2, r7
 8001932:	1d3b      	adds	r3, r7, #4
 8001934:	4611      	mov	r1, r2
 8001936:	4618      	mov	r0, r3
 8001938:	f7ff ffac 	bl	8001894 <bmp280_read_float>
 800193c:	4603      	mov	r3, r0
 800193e:	2b00      	cmp	r3, #0
 8001940:	d013      	beq.n	800196a <main+0x6e>
	            printf("Temp: %.2f C, Pressure: %.2f hPa\r\n", temperature, pressure);
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	4618      	mov	r0, r3
 8001946:	f7fe fdff 	bl	8000548 <__aeabi_f2d>
 800194a:	4604      	mov	r4, r0
 800194c:	460d      	mov	r5, r1
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	4618      	mov	r0, r3
 8001952:	f7fe fdf9 	bl	8000548 <__aeabi_f2d>
 8001956:	4602      	mov	r2, r0
 8001958:	460b      	mov	r3, r1
 800195a:	e9cd 2300 	strd	r2, r3, [sp]
 800195e:	4622      	mov	r2, r4
 8001960:	462b      	mov	r3, r5
 8001962:	4807      	ldr	r0, [pc, #28]	@ (8001980 <main+0x84>)
 8001964:	f004 f8ce 	bl	8005b04 <iprintf>
 8001968:	e002      	b.n	8001970 <main+0x74>
	        } else {
	            printf("Read failed!\r\n");
 800196a:	4806      	ldr	r0, [pc, #24]	@ (8001984 <main+0x88>)
 800196c:	f004 f932 	bl	8005bd4 <puts>
	        }
	        HAL_Delay(1000);
 8001970:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001974:	f000 fb7a 	bl	800206c <HAL_Delay>
	        if (bmp280_read_float(&temperature, &pressure)) {
 8001978:	e7da      	b.n	8001930 <main+0x34>
 800197a:	bf00      	nop
 800197c:	08007ad8 	.word	0x08007ad8
 8001980:	08007af0 	.word	0x08007af0
 8001984:	08007b18 	.word	0x08007b18

08001988 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b096      	sub	sp, #88	@ 0x58
 800198c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800198e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001992:	2228      	movs	r2, #40	@ 0x28
 8001994:	2100      	movs	r1, #0
 8001996:	4618      	mov	r0, r3
 8001998:	f004 f9fc 	bl	8005d94 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800199c:	f107 031c 	add.w	r3, r7, #28
 80019a0:	2200      	movs	r2, #0
 80019a2:	601a      	str	r2, [r3, #0]
 80019a4:	605a      	str	r2, [r3, #4]
 80019a6:	609a      	str	r2, [r3, #8]
 80019a8:	60da      	str	r2, [r3, #12]
 80019aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80019ac:	463b      	mov	r3, r7
 80019ae:	2200      	movs	r2, #0
 80019b0:	601a      	str	r2, [r3, #0]
 80019b2:	605a      	str	r2, [r3, #4]
 80019b4:	609a      	str	r2, [r3, #8]
 80019b6:	60da      	str	r2, [r3, #12]
 80019b8:	611a      	str	r2, [r3, #16]
 80019ba:	615a      	str	r2, [r3, #20]
 80019bc:	619a      	str	r2, [r3, #24]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80019be:	2302      	movs	r3, #2
 80019c0:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019c2:	2301      	movs	r3, #1
 80019c4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80019c6:	2310      	movs	r3, #16
 80019c8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019ca:	2302      	movs	r3, #2
 80019cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80019ce:	2300      	movs	r3, #0
 80019d0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80019d2:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 80019d6:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019d8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80019dc:	4618      	mov	r0, r3
 80019de:	f001 fbfd 	bl	80031dc <HAL_RCC_OscConfig>
 80019e2:	4603      	mov	r3, r0
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d001      	beq.n	80019ec <SystemClock_Config+0x64>
  {
    Error_Handler();
 80019e8:	f000 f914 	bl	8001c14 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019ec:	230f      	movs	r3, #15
 80019ee:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019f0:	2302      	movs	r3, #2
 80019f2:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019f4:	2300      	movs	r3, #0
 80019f6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80019f8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80019fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019fe:	2300      	movs	r3, #0
 8001a00:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001a02:	f107 031c 	add.w	r3, r7, #28
 8001a06:	2102      	movs	r1, #2
 8001a08:	4618      	mov	r0, r3
 8001a0a:	f002 fbf5 	bl	80041f8 <HAL_RCC_ClockConfig>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d001      	beq.n	8001a18 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001a14:	f000 f8fe 	bl	8001c14 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001a18:	2320      	movs	r3, #32
 8001a1a:	603b      	str	r3, [r7, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a20:	463b      	mov	r3, r7
 8001a22:	4618      	mov	r0, r3
 8001a24:	f002 fdfa 	bl	800461c <HAL_RCCEx_PeriphCLKConfig>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d001      	beq.n	8001a32 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8001a2e:	f000 f8f1 	bl	8001c14 <Error_Handler>
  }
}
 8001a32:	bf00      	nop
 8001a34:	3758      	adds	r7, #88	@ 0x58
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}
	...

08001a3c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001a40:	4b1b      	ldr	r3, [pc, #108]	@ (8001ab0 <MX_I2C1_Init+0x74>)
 8001a42:	4a1c      	ldr	r2, [pc, #112]	@ (8001ab4 <MX_I2C1_Init+0x78>)
 8001a44:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00201D2B;
 8001a46:	4b1a      	ldr	r3, [pc, #104]	@ (8001ab0 <MX_I2C1_Init+0x74>)
 8001a48:	4a1b      	ldr	r2, [pc, #108]	@ (8001ab8 <MX_I2C1_Init+0x7c>)
 8001a4a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001a4c:	4b18      	ldr	r3, [pc, #96]	@ (8001ab0 <MX_I2C1_Init+0x74>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a52:	4b17      	ldr	r3, [pc, #92]	@ (8001ab0 <MX_I2C1_Init+0x74>)
 8001a54:	2201      	movs	r2, #1
 8001a56:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a58:	4b15      	ldr	r3, [pc, #84]	@ (8001ab0 <MX_I2C1_Init+0x74>)
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001a5e:	4b14      	ldr	r3, [pc, #80]	@ (8001ab0 <MX_I2C1_Init+0x74>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001a64:	4b12      	ldr	r3, [pc, #72]	@ (8001ab0 <MX_I2C1_Init+0x74>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a6a:	4b11      	ldr	r3, [pc, #68]	@ (8001ab0 <MX_I2C1_Init+0x74>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a70:	4b0f      	ldr	r3, [pc, #60]	@ (8001ab0 <MX_I2C1_Init+0x74>)
 8001a72:	2200      	movs	r2, #0
 8001a74:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001a76:	480e      	ldr	r0, [pc, #56]	@ (8001ab0 <MX_I2C1_Init+0x74>)
 8001a78:	f000 fd8c 	bl	8002594 <HAL_I2C_Init>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d001      	beq.n	8001a86 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001a82:	f000 f8c7 	bl	8001c14 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001a86:	2100      	movs	r1, #0
 8001a88:	4809      	ldr	r0, [pc, #36]	@ (8001ab0 <MX_I2C1_Init+0x74>)
 8001a8a:	f001 fb0f 	bl	80030ac <HAL_I2CEx_ConfigAnalogFilter>
 8001a8e:	4603      	mov	r3, r0
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d001      	beq.n	8001a98 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001a94:	f000 f8be 	bl	8001c14 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001a98:	2100      	movs	r1, #0
 8001a9a:	4805      	ldr	r0, [pc, #20]	@ (8001ab0 <MX_I2C1_Init+0x74>)
 8001a9c:	f001 fb51 	bl	8003142 <HAL_I2CEx_ConfigDigitalFilter>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d001      	beq.n	8001aaa <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001aa6:	f000 f8b5 	bl	8001c14 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001aaa:	bf00      	nop
 8001aac:	bd80      	pop	{r7, pc}
 8001aae:	bf00      	nop
 8001ab0:	20000214 	.word	0x20000214
 8001ab4:	40005400 	.word	0x40005400
 8001ab8:	00201d2b 	.word	0x00201d2b

08001abc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001ac0:	4b14      	ldr	r3, [pc, #80]	@ (8001b14 <MX_USART2_UART_Init+0x58>)
 8001ac2:	4a15      	ldr	r2, [pc, #84]	@ (8001b18 <MX_USART2_UART_Init+0x5c>)
 8001ac4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8001ac6:	4b13      	ldr	r3, [pc, #76]	@ (8001b14 <MX_USART2_UART_Init+0x58>)
 8001ac8:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8001acc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001ace:	4b11      	ldr	r3, [pc, #68]	@ (8001b14 <MX_USART2_UART_Init+0x58>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001ad4:	4b0f      	ldr	r3, [pc, #60]	@ (8001b14 <MX_USART2_UART_Init+0x58>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001ada:	4b0e      	ldr	r3, [pc, #56]	@ (8001b14 <MX_USART2_UART_Init+0x58>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001ae0:	4b0c      	ldr	r3, [pc, #48]	@ (8001b14 <MX_USART2_UART_Init+0x58>)
 8001ae2:	220c      	movs	r2, #12
 8001ae4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ae6:	4b0b      	ldr	r3, [pc, #44]	@ (8001b14 <MX_USART2_UART_Init+0x58>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001aec:	4b09      	ldr	r3, [pc, #36]	@ (8001b14 <MX_USART2_UART_Init+0x58>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001af2:	4b08      	ldr	r3, [pc, #32]	@ (8001b14 <MX_USART2_UART_Init+0x58>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001af8:	4b06      	ldr	r3, [pc, #24]	@ (8001b14 <MX_USART2_UART_Init+0x58>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001afe:	4805      	ldr	r0, [pc, #20]	@ (8001b14 <MX_USART2_UART_Init+0x58>)
 8001b00:	f002 fec0 	bl	8004884 <HAL_UART_Init>
 8001b04:	4603      	mov	r3, r0
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d001      	beq.n	8001b0e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001b0a:	f000 f883 	bl	8001c14 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001b0e:	bf00      	nop
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	20000268 	.word	0x20000268
 8001b18:	40004400 	.word	0x40004400

08001b1c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b08a      	sub	sp, #40	@ 0x28
 8001b20:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b22:	f107 0314 	add.w	r3, r7, #20
 8001b26:	2200      	movs	r2, #0
 8001b28:	601a      	str	r2, [r3, #0]
 8001b2a:	605a      	str	r2, [r3, #4]
 8001b2c:	609a      	str	r2, [r3, #8]
 8001b2e:	60da      	str	r2, [r3, #12]
 8001b30:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b32:	4b2b      	ldr	r3, [pc, #172]	@ (8001be0 <MX_GPIO_Init+0xc4>)
 8001b34:	695b      	ldr	r3, [r3, #20]
 8001b36:	4a2a      	ldr	r2, [pc, #168]	@ (8001be0 <MX_GPIO_Init+0xc4>)
 8001b38:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001b3c:	6153      	str	r3, [r2, #20]
 8001b3e:	4b28      	ldr	r3, [pc, #160]	@ (8001be0 <MX_GPIO_Init+0xc4>)
 8001b40:	695b      	ldr	r3, [r3, #20]
 8001b42:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001b46:	613b      	str	r3, [r7, #16]
 8001b48:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001b4a:	4b25      	ldr	r3, [pc, #148]	@ (8001be0 <MX_GPIO_Init+0xc4>)
 8001b4c:	695b      	ldr	r3, [r3, #20]
 8001b4e:	4a24      	ldr	r2, [pc, #144]	@ (8001be0 <MX_GPIO_Init+0xc4>)
 8001b50:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001b54:	6153      	str	r3, [r2, #20]
 8001b56:	4b22      	ldr	r3, [pc, #136]	@ (8001be0 <MX_GPIO_Init+0xc4>)
 8001b58:	695b      	ldr	r3, [r3, #20]
 8001b5a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b5e:	60fb      	str	r3, [r7, #12]
 8001b60:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b62:	4b1f      	ldr	r3, [pc, #124]	@ (8001be0 <MX_GPIO_Init+0xc4>)
 8001b64:	695b      	ldr	r3, [r3, #20]
 8001b66:	4a1e      	ldr	r2, [pc, #120]	@ (8001be0 <MX_GPIO_Init+0xc4>)
 8001b68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b6c:	6153      	str	r3, [r2, #20]
 8001b6e:	4b1c      	ldr	r3, [pc, #112]	@ (8001be0 <MX_GPIO_Init+0xc4>)
 8001b70:	695b      	ldr	r3, [r3, #20]
 8001b72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b76:	60bb      	str	r3, [r7, #8]
 8001b78:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b7a:	4b19      	ldr	r3, [pc, #100]	@ (8001be0 <MX_GPIO_Init+0xc4>)
 8001b7c:	695b      	ldr	r3, [r3, #20]
 8001b7e:	4a18      	ldr	r2, [pc, #96]	@ (8001be0 <MX_GPIO_Init+0xc4>)
 8001b80:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001b84:	6153      	str	r3, [r2, #20]
 8001b86:	4b16      	ldr	r3, [pc, #88]	@ (8001be0 <MX_GPIO_Init+0xc4>)
 8001b88:	695b      	ldr	r3, [r3, #20]
 8001b8a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001b8e:	607b      	str	r3, [r7, #4]
 8001b90:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001b92:	2200      	movs	r2, #0
 8001b94:	2120      	movs	r1, #32
 8001b96:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b9a:	f000 fce3 	bl	8002564 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001b9e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ba2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001ba4:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001ba8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001baa:	2300      	movs	r3, #0
 8001bac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001bae:	f107 0314 	add.w	r3, r7, #20
 8001bb2:	4619      	mov	r1, r3
 8001bb4:	480b      	ldr	r0, [pc, #44]	@ (8001be4 <MX_GPIO_Init+0xc8>)
 8001bb6:	f000 fb63 	bl	8002280 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001bba:	2320      	movs	r3, #32
 8001bbc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001bca:	f107 0314 	add.w	r3, r7, #20
 8001bce:	4619      	mov	r1, r3
 8001bd0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bd4:	f000 fb54 	bl	8002280 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001bd8:	bf00      	nop
 8001bda:	3728      	adds	r7, #40	@ 0x28
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}
 8001be0:	40021000 	.word	0x40021000
 8001be4:	48000800 	.word	0x48000800

08001be8 <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b084      	sub	sp, #16
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	60f8      	str	r0, [r7, #12]
 8001bf0:	60b9      	str	r1, [r7, #8]
 8001bf2:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	b29a      	uxth	r2, r3
 8001bf8:	f04f 33ff 	mov.w	r3, #4294967295
 8001bfc:	68b9      	ldr	r1, [r7, #8]
 8001bfe:	4804      	ldr	r0, [pc, #16]	@ (8001c10 <_write+0x28>)
 8001c00:	f002 fe8e 	bl	8004920 <HAL_UART_Transmit>
    return len;
 8001c04:	687b      	ldr	r3, [r7, #4]
}
 8001c06:	4618      	mov	r0, r3
 8001c08:	3710      	adds	r7, #16
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	20000268 	.word	0x20000268

08001c14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c14:	b480      	push	{r7}
 8001c16:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c18:	b672      	cpsid	i
}
 8001c1a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c1c:	bf00      	nop
 8001c1e:	e7fd      	b.n	8001c1c <Error_Handler+0x8>

08001c20 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b082      	sub	sp, #8
 8001c24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c26:	4b0f      	ldr	r3, [pc, #60]	@ (8001c64 <HAL_MspInit+0x44>)
 8001c28:	699b      	ldr	r3, [r3, #24]
 8001c2a:	4a0e      	ldr	r2, [pc, #56]	@ (8001c64 <HAL_MspInit+0x44>)
 8001c2c:	f043 0301 	orr.w	r3, r3, #1
 8001c30:	6193      	str	r3, [r2, #24]
 8001c32:	4b0c      	ldr	r3, [pc, #48]	@ (8001c64 <HAL_MspInit+0x44>)
 8001c34:	699b      	ldr	r3, [r3, #24]
 8001c36:	f003 0301 	and.w	r3, r3, #1
 8001c3a:	607b      	str	r3, [r7, #4]
 8001c3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c3e:	4b09      	ldr	r3, [pc, #36]	@ (8001c64 <HAL_MspInit+0x44>)
 8001c40:	69db      	ldr	r3, [r3, #28]
 8001c42:	4a08      	ldr	r2, [pc, #32]	@ (8001c64 <HAL_MspInit+0x44>)
 8001c44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c48:	61d3      	str	r3, [r2, #28]
 8001c4a:	4b06      	ldr	r3, [pc, #24]	@ (8001c64 <HAL_MspInit+0x44>)
 8001c4c:	69db      	ldr	r3, [r3, #28]
 8001c4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c52:	603b      	str	r3, [r7, #0]
 8001c54:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001c56:	2007      	movs	r0, #7
 8001c58:	f000 fade 	bl	8002218 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c5c:	bf00      	nop
 8001c5e:	3708      	adds	r7, #8
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}
 8001c64:	40021000 	.word	0x40021000

08001c68 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b08a      	sub	sp, #40	@ 0x28
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c70:	f107 0314 	add.w	r3, r7, #20
 8001c74:	2200      	movs	r2, #0
 8001c76:	601a      	str	r2, [r3, #0]
 8001c78:	605a      	str	r2, [r3, #4]
 8001c7a:	609a      	str	r2, [r3, #8]
 8001c7c:	60da      	str	r2, [r3, #12]
 8001c7e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	4a17      	ldr	r2, [pc, #92]	@ (8001ce4 <HAL_I2C_MspInit+0x7c>)
 8001c86:	4293      	cmp	r3, r2
 8001c88:	d128      	bne.n	8001cdc <HAL_I2C_MspInit+0x74>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c8a:	4b17      	ldr	r3, [pc, #92]	@ (8001ce8 <HAL_I2C_MspInit+0x80>)
 8001c8c:	695b      	ldr	r3, [r3, #20]
 8001c8e:	4a16      	ldr	r2, [pc, #88]	@ (8001ce8 <HAL_I2C_MspInit+0x80>)
 8001c90:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001c94:	6153      	str	r3, [r2, #20]
 8001c96:	4b14      	ldr	r3, [pc, #80]	@ (8001ce8 <HAL_I2C_MspInit+0x80>)
 8001c98:	695b      	ldr	r3, [r3, #20]
 8001c9a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001c9e:	613b      	str	r3, [r7, #16]
 8001ca0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001ca2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001ca6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ca8:	2312      	movs	r3, #18
 8001caa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cac:	2300      	movs	r3, #0
 8001cae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001cb0:	2303      	movs	r3, #3
 8001cb2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001cb4:	2304      	movs	r3, #4
 8001cb6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cb8:	f107 0314 	add.w	r3, r7, #20
 8001cbc:	4619      	mov	r1, r3
 8001cbe:	480b      	ldr	r0, [pc, #44]	@ (8001cec <HAL_I2C_MspInit+0x84>)
 8001cc0:	f000 fade 	bl	8002280 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001cc4:	4b08      	ldr	r3, [pc, #32]	@ (8001ce8 <HAL_I2C_MspInit+0x80>)
 8001cc6:	69db      	ldr	r3, [r3, #28]
 8001cc8:	4a07      	ldr	r2, [pc, #28]	@ (8001ce8 <HAL_I2C_MspInit+0x80>)
 8001cca:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001cce:	61d3      	str	r3, [r2, #28]
 8001cd0:	4b05      	ldr	r3, [pc, #20]	@ (8001ce8 <HAL_I2C_MspInit+0x80>)
 8001cd2:	69db      	ldr	r3, [r3, #28]
 8001cd4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001cd8:	60fb      	str	r3, [r7, #12]
 8001cda:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001cdc:	bf00      	nop
 8001cde:	3728      	adds	r7, #40	@ 0x28
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}
 8001ce4:	40005400 	.word	0x40005400
 8001ce8:	40021000 	.word	0x40021000
 8001cec:	48000400 	.word	0x48000400

08001cf0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b08a      	sub	sp, #40	@ 0x28
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cf8:	f107 0314 	add.w	r3, r7, #20
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	601a      	str	r2, [r3, #0]
 8001d00:	605a      	str	r2, [r3, #4]
 8001d02:	609a      	str	r2, [r3, #8]
 8001d04:	60da      	str	r2, [r3, #12]
 8001d06:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	4a17      	ldr	r2, [pc, #92]	@ (8001d6c <HAL_UART_MspInit+0x7c>)
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d128      	bne.n	8001d64 <HAL_UART_MspInit+0x74>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001d12:	4b17      	ldr	r3, [pc, #92]	@ (8001d70 <HAL_UART_MspInit+0x80>)
 8001d14:	69db      	ldr	r3, [r3, #28]
 8001d16:	4a16      	ldr	r2, [pc, #88]	@ (8001d70 <HAL_UART_MspInit+0x80>)
 8001d18:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d1c:	61d3      	str	r3, [r2, #28]
 8001d1e:	4b14      	ldr	r3, [pc, #80]	@ (8001d70 <HAL_UART_MspInit+0x80>)
 8001d20:	69db      	ldr	r3, [r3, #28]
 8001d22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d26:	613b      	str	r3, [r7, #16]
 8001d28:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d2a:	4b11      	ldr	r3, [pc, #68]	@ (8001d70 <HAL_UART_MspInit+0x80>)
 8001d2c:	695b      	ldr	r3, [r3, #20]
 8001d2e:	4a10      	ldr	r2, [pc, #64]	@ (8001d70 <HAL_UART_MspInit+0x80>)
 8001d30:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d34:	6153      	str	r3, [r2, #20]
 8001d36:	4b0e      	ldr	r3, [pc, #56]	@ (8001d70 <HAL_UART_MspInit+0x80>)
 8001d38:	695b      	ldr	r3, [r3, #20]
 8001d3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d3e:	60fb      	str	r3, [r7, #12]
 8001d40:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001d42:	230c      	movs	r3, #12
 8001d44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d46:	2302      	movs	r3, #2
 8001d48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d4e:	2303      	movs	r3, #3
 8001d50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001d52:	2307      	movs	r3, #7
 8001d54:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d56:	f107 0314 	add.w	r3, r7, #20
 8001d5a:	4619      	mov	r1, r3
 8001d5c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d60:	f000 fa8e 	bl	8002280 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001d64:	bf00      	nop
 8001d66:	3728      	adds	r7, #40	@ 0x28
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bd80      	pop	{r7, pc}
 8001d6c:	40004400 	.word	0x40004400
 8001d70:	40021000 	.word	0x40021000

08001d74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d74:	b480      	push	{r7}
 8001d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d78:	bf00      	nop
 8001d7a:	e7fd      	b.n	8001d78 <NMI_Handler+0x4>

08001d7c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d80:	bf00      	nop
 8001d82:	e7fd      	b.n	8001d80 <HardFault_Handler+0x4>

08001d84 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d84:	b480      	push	{r7}
 8001d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d88:	bf00      	nop
 8001d8a:	e7fd      	b.n	8001d88 <MemManage_Handler+0x4>

08001d8c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d90:	bf00      	nop
 8001d92:	e7fd      	b.n	8001d90 <BusFault_Handler+0x4>

08001d94 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d94:	b480      	push	{r7}
 8001d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d98:	bf00      	nop
 8001d9a:	e7fd      	b.n	8001d98 <UsageFault_Handler+0x4>

08001d9c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001da0:	bf00      	nop
 8001da2:	46bd      	mov	sp, r7
 8001da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da8:	4770      	bx	lr

08001daa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001daa:	b480      	push	{r7}
 8001dac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001dae:	bf00      	nop
 8001db0:	46bd      	mov	sp, r7
 8001db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db6:	4770      	bx	lr

08001db8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001db8:	b480      	push	{r7}
 8001dba:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001dbc:	bf00      	nop
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc4:	4770      	bx	lr

08001dc6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001dc6:	b580      	push	{r7, lr}
 8001dc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001dca:	f000 f92f 	bl	800202c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001dce:	bf00      	nop
 8001dd0:	bd80      	pop	{r7, pc}

08001dd2 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001dd2:	b480      	push	{r7}
 8001dd4:	af00      	add	r7, sp, #0
  return 1;
 8001dd6:	2301      	movs	r3, #1
}
 8001dd8:	4618      	mov	r0, r3
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de0:	4770      	bx	lr

08001de2 <_kill>:

int _kill(int pid, int sig)
{
 8001de2:	b580      	push	{r7, lr}
 8001de4:	b082      	sub	sp, #8
 8001de6:	af00      	add	r7, sp, #0
 8001de8:	6078      	str	r0, [r7, #4]
 8001dea:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001dec:	f004 f824 	bl	8005e38 <__errno>
 8001df0:	4603      	mov	r3, r0
 8001df2:	2216      	movs	r2, #22
 8001df4:	601a      	str	r2, [r3, #0]
  return -1;
 8001df6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	3708      	adds	r7, #8
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd80      	pop	{r7, pc}

08001e02 <_exit>:

void _exit (int status)
{
 8001e02:	b580      	push	{r7, lr}
 8001e04:	b082      	sub	sp, #8
 8001e06:	af00      	add	r7, sp, #0
 8001e08:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001e0a:	f04f 31ff 	mov.w	r1, #4294967295
 8001e0e:	6878      	ldr	r0, [r7, #4]
 8001e10:	f7ff ffe7 	bl	8001de2 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001e14:	bf00      	nop
 8001e16:	e7fd      	b.n	8001e14 <_exit+0x12>

08001e18 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b086      	sub	sp, #24
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	60f8      	str	r0, [r7, #12]
 8001e20:	60b9      	str	r1, [r7, #8]
 8001e22:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e24:	2300      	movs	r3, #0
 8001e26:	617b      	str	r3, [r7, #20]
 8001e28:	e00a      	b.n	8001e40 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001e2a:	f3af 8000 	nop.w
 8001e2e:	4601      	mov	r1, r0
 8001e30:	68bb      	ldr	r3, [r7, #8]
 8001e32:	1c5a      	adds	r2, r3, #1
 8001e34:	60ba      	str	r2, [r7, #8]
 8001e36:	b2ca      	uxtb	r2, r1
 8001e38:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e3a:	697b      	ldr	r3, [r7, #20]
 8001e3c:	3301      	adds	r3, #1
 8001e3e:	617b      	str	r3, [r7, #20]
 8001e40:	697a      	ldr	r2, [r7, #20]
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	429a      	cmp	r2, r3
 8001e46:	dbf0      	blt.n	8001e2a <_read+0x12>
  }

  return len;
 8001e48:	687b      	ldr	r3, [r7, #4]
}
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	3718      	adds	r7, #24
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}

08001e52 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001e52:	b480      	push	{r7}
 8001e54:	b083      	sub	sp, #12
 8001e56:	af00      	add	r7, sp, #0
 8001e58:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001e5a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	370c      	adds	r7, #12
 8001e62:	46bd      	mov	sp, r7
 8001e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e68:	4770      	bx	lr

08001e6a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e6a:	b480      	push	{r7}
 8001e6c:	b083      	sub	sp, #12
 8001e6e:	af00      	add	r7, sp, #0
 8001e70:	6078      	str	r0, [r7, #4]
 8001e72:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001e7a:	605a      	str	r2, [r3, #4]
  return 0;
 8001e7c:	2300      	movs	r3, #0
}
 8001e7e:	4618      	mov	r0, r3
 8001e80:	370c      	adds	r7, #12
 8001e82:	46bd      	mov	sp, r7
 8001e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e88:	4770      	bx	lr

08001e8a <_isatty>:

int _isatty(int file)
{
 8001e8a:	b480      	push	{r7}
 8001e8c:	b083      	sub	sp, #12
 8001e8e:	af00      	add	r7, sp, #0
 8001e90:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e92:	2301      	movs	r3, #1
}
 8001e94:	4618      	mov	r0, r3
 8001e96:	370c      	adds	r7, #12
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9e:	4770      	bx	lr

08001ea0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b085      	sub	sp, #20
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	60f8      	str	r0, [r7, #12]
 8001ea8:	60b9      	str	r1, [r7, #8]
 8001eaa:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001eac:	2300      	movs	r3, #0
}
 8001eae:	4618      	mov	r0, r3
 8001eb0:	3714      	adds	r7, #20
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb8:	4770      	bx	lr
	...

08001ebc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b086      	sub	sp, #24
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ec4:	4a14      	ldr	r2, [pc, #80]	@ (8001f18 <_sbrk+0x5c>)
 8001ec6:	4b15      	ldr	r3, [pc, #84]	@ (8001f1c <_sbrk+0x60>)
 8001ec8:	1ad3      	subs	r3, r2, r3
 8001eca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ecc:	697b      	ldr	r3, [r7, #20]
 8001ece:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ed0:	4b13      	ldr	r3, [pc, #76]	@ (8001f20 <_sbrk+0x64>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d102      	bne.n	8001ede <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ed8:	4b11      	ldr	r3, [pc, #68]	@ (8001f20 <_sbrk+0x64>)
 8001eda:	4a12      	ldr	r2, [pc, #72]	@ (8001f24 <_sbrk+0x68>)
 8001edc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ede:	4b10      	ldr	r3, [pc, #64]	@ (8001f20 <_sbrk+0x64>)
 8001ee0:	681a      	ldr	r2, [r3, #0]
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	4413      	add	r3, r2
 8001ee6:	693a      	ldr	r2, [r7, #16]
 8001ee8:	429a      	cmp	r2, r3
 8001eea:	d207      	bcs.n	8001efc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001eec:	f003 ffa4 	bl	8005e38 <__errno>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	220c      	movs	r2, #12
 8001ef4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ef6:	f04f 33ff 	mov.w	r3, #4294967295
 8001efa:	e009      	b.n	8001f10 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001efc:	4b08      	ldr	r3, [pc, #32]	@ (8001f20 <_sbrk+0x64>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f02:	4b07      	ldr	r3, [pc, #28]	@ (8001f20 <_sbrk+0x64>)
 8001f04:	681a      	ldr	r2, [r3, #0]
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	4413      	add	r3, r2
 8001f0a:	4a05      	ldr	r2, [pc, #20]	@ (8001f20 <_sbrk+0x64>)
 8001f0c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f0e:	68fb      	ldr	r3, [r7, #12]
}
 8001f10:	4618      	mov	r0, r3
 8001f12:	3718      	adds	r7, #24
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bd80      	pop	{r7, pc}
 8001f18:	20003000 	.word	0x20003000
 8001f1c:	00000400 	.word	0x00000400
 8001f20:	200002f0 	.word	0x200002f0
 8001f24:	20000448 	.word	0x20000448

08001f28 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f2c:	4b06      	ldr	r3, [pc, #24]	@ (8001f48 <SystemInit+0x20>)
 8001f2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f32:	4a05      	ldr	r2, [pc, #20]	@ (8001f48 <SystemInit+0x20>)
 8001f34:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001f38:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f3c:	bf00      	nop
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f44:	4770      	bx	lr
 8001f46:	bf00      	nop
 8001f48:	e000ed00 	.word	0xe000ed00

08001f4c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001f4c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001f84 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001f50:	f7ff ffea 	bl	8001f28 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f54:	480c      	ldr	r0, [pc, #48]	@ (8001f88 <LoopForever+0x6>)
  ldr r1, =_edata
 8001f56:	490d      	ldr	r1, [pc, #52]	@ (8001f8c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001f58:	4a0d      	ldr	r2, [pc, #52]	@ (8001f90 <LoopForever+0xe>)
  movs r3, #0
 8001f5a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f5c:	e002      	b.n	8001f64 <LoopCopyDataInit>

08001f5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f62:	3304      	adds	r3, #4

08001f64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f66:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f68:	d3f9      	bcc.n	8001f5e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f6a:	4a0a      	ldr	r2, [pc, #40]	@ (8001f94 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001f6c:	4c0a      	ldr	r4, [pc, #40]	@ (8001f98 <LoopForever+0x16>)
  movs r3, #0
 8001f6e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f70:	e001      	b.n	8001f76 <LoopFillZerobss>

08001f72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f74:	3204      	adds	r2, #4

08001f76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f76:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f78:	d3fb      	bcc.n	8001f72 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001f7a:	f003 ff63 	bl	8005e44 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001f7e:	f7ff fcbd 	bl	80018fc <main>

08001f82 <LoopForever>:

LoopForever:
    b LoopForever
 8001f82:	e7fe      	b.n	8001f82 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001f84:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8001f88:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f8c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001f90:	08007ee4 	.word	0x08007ee4
  ldr r2, =_sbss
 8001f94:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001f98:	20000444 	.word	0x20000444

08001f9c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001f9c:	e7fe      	b.n	8001f9c <ADC1_2_IRQHandler>
	...

08001fa0 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fa4:	4b08      	ldr	r3, [pc, #32]	@ (8001fc8 <HAL_Init+0x28>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a07      	ldr	r2, [pc, #28]	@ (8001fc8 <HAL_Init+0x28>)
 8001faa:	f043 0310 	orr.w	r3, r3, #16
 8001fae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fb0:	2003      	movs	r0, #3
 8001fb2:	f000 f931 	bl	8002218 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001fb6:	2000      	movs	r0, #0
 8001fb8:	f000 f808 	bl	8001fcc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001fbc:	f7ff fe30 	bl	8001c20 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001fc0:	2300      	movs	r3, #0
}
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	bd80      	pop	{r7, pc}
 8001fc6:	bf00      	nop
 8001fc8:	40022000 	.word	0x40022000

08001fcc <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b082      	sub	sp, #8
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001fd4:	4b12      	ldr	r3, [pc, #72]	@ (8002020 <HAL_InitTick+0x54>)
 8001fd6:	681a      	ldr	r2, [r3, #0]
 8001fd8:	4b12      	ldr	r3, [pc, #72]	@ (8002024 <HAL_InitTick+0x58>)
 8001fda:	781b      	ldrb	r3, [r3, #0]
 8001fdc:	4619      	mov	r1, r3
 8001fde:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001fe2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001fe6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fea:	4618      	mov	r0, r3
 8001fec:	f000 f93b 	bl	8002266 <HAL_SYSTICK_Config>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d001      	beq.n	8001ffa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	e00e      	b.n	8002018 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2b0f      	cmp	r3, #15
 8001ffe:	d80a      	bhi.n	8002016 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002000:	2200      	movs	r2, #0
 8002002:	6879      	ldr	r1, [r7, #4]
 8002004:	f04f 30ff 	mov.w	r0, #4294967295
 8002008:	f000 f911 	bl	800222e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800200c:	4a06      	ldr	r2, [pc, #24]	@ (8002028 <HAL_InitTick+0x5c>)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8002012:	2300      	movs	r3, #0
 8002014:	e000      	b.n	8002018 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002016:	2301      	movs	r3, #1
}
 8002018:	4618      	mov	r0, r3
 800201a:	3708      	adds	r7, #8
 800201c:	46bd      	mov	sp, r7
 800201e:	bd80      	pop	{r7, pc}
 8002020:	20000000 	.word	0x20000000
 8002024:	20000008 	.word	0x20000008
 8002028:	20000004 	.word	0x20000004

0800202c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800202c:	b480      	push	{r7}
 800202e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002030:	4b06      	ldr	r3, [pc, #24]	@ (800204c <HAL_IncTick+0x20>)
 8002032:	781b      	ldrb	r3, [r3, #0]
 8002034:	461a      	mov	r2, r3
 8002036:	4b06      	ldr	r3, [pc, #24]	@ (8002050 <HAL_IncTick+0x24>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	4413      	add	r3, r2
 800203c:	4a04      	ldr	r2, [pc, #16]	@ (8002050 <HAL_IncTick+0x24>)
 800203e:	6013      	str	r3, [r2, #0]
}
 8002040:	bf00      	nop
 8002042:	46bd      	mov	sp, r7
 8002044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002048:	4770      	bx	lr
 800204a:	bf00      	nop
 800204c:	20000008 	.word	0x20000008
 8002050:	200002f4 	.word	0x200002f4

08002054 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002054:	b480      	push	{r7}
 8002056:	af00      	add	r7, sp, #0
  return uwTick;  
 8002058:	4b03      	ldr	r3, [pc, #12]	@ (8002068 <HAL_GetTick+0x14>)
 800205a:	681b      	ldr	r3, [r3, #0]
}
 800205c:	4618      	mov	r0, r3
 800205e:	46bd      	mov	sp, r7
 8002060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002064:	4770      	bx	lr
 8002066:	bf00      	nop
 8002068:	200002f4 	.word	0x200002f4

0800206c <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b084      	sub	sp, #16
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002074:	f7ff ffee 	bl	8002054 <HAL_GetTick>
 8002078:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002084:	d005      	beq.n	8002092 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002086:	4b0a      	ldr	r3, [pc, #40]	@ (80020b0 <HAL_Delay+0x44>)
 8002088:	781b      	ldrb	r3, [r3, #0]
 800208a:	461a      	mov	r2, r3
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	4413      	add	r3, r2
 8002090:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002092:	bf00      	nop
 8002094:	f7ff ffde 	bl	8002054 <HAL_GetTick>
 8002098:	4602      	mov	r2, r0
 800209a:	68bb      	ldr	r3, [r7, #8]
 800209c:	1ad3      	subs	r3, r2, r3
 800209e:	68fa      	ldr	r2, [r7, #12]
 80020a0:	429a      	cmp	r2, r3
 80020a2:	d8f7      	bhi.n	8002094 <HAL_Delay+0x28>
  {
  }
}
 80020a4:	bf00      	nop
 80020a6:	bf00      	nop
 80020a8:	3710      	adds	r7, #16
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bd80      	pop	{r7, pc}
 80020ae:	bf00      	nop
 80020b0:	20000008 	.word	0x20000008

080020b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020b4:	b480      	push	{r7}
 80020b6:	b085      	sub	sp, #20
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	f003 0307 	and.w	r3, r3, #7
 80020c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020c4:	4b0c      	ldr	r3, [pc, #48]	@ (80020f8 <__NVIC_SetPriorityGrouping+0x44>)
 80020c6:	68db      	ldr	r3, [r3, #12]
 80020c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020ca:	68ba      	ldr	r2, [r7, #8]
 80020cc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80020d0:	4013      	ands	r3, r2
 80020d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020d8:	68bb      	ldr	r3, [r7, #8]
 80020da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020dc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80020e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80020e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020e6:	4a04      	ldr	r2, [pc, #16]	@ (80020f8 <__NVIC_SetPriorityGrouping+0x44>)
 80020e8:	68bb      	ldr	r3, [r7, #8]
 80020ea:	60d3      	str	r3, [r2, #12]
}
 80020ec:	bf00      	nop
 80020ee:	3714      	adds	r7, #20
 80020f0:	46bd      	mov	sp, r7
 80020f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f6:	4770      	bx	lr
 80020f8:	e000ed00 	.word	0xe000ed00

080020fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020fc:	b480      	push	{r7}
 80020fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002100:	4b04      	ldr	r3, [pc, #16]	@ (8002114 <__NVIC_GetPriorityGrouping+0x18>)
 8002102:	68db      	ldr	r3, [r3, #12]
 8002104:	0a1b      	lsrs	r3, r3, #8
 8002106:	f003 0307 	and.w	r3, r3, #7
}
 800210a:	4618      	mov	r0, r3
 800210c:	46bd      	mov	sp, r7
 800210e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002112:	4770      	bx	lr
 8002114:	e000ed00 	.word	0xe000ed00

08002118 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002118:	b480      	push	{r7}
 800211a:	b083      	sub	sp, #12
 800211c:	af00      	add	r7, sp, #0
 800211e:	4603      	mov	r3, r0
 8002120:	6039      	str	r1, [r7, #0]
 8002122:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002124:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002128:	2b00      	cmp	r3, #0
 800212a:	db0a      	blt.n	8002142 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	b2da      	uxtb	r2, r3
 8002130:	490c      	ldr	r1, [pc, #48]	@ (8002164 <__NVIC_SetPriority+0x4c>)
 8002132:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002136:	0112      	lsls	r2, r2, #4
 8002138:	b2d2      	uxtb	r2, r2
 800213a:	440b      	add	r3, r1
 800213c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002140:	e00a      	b.n	8002158 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	b2da      	uxtb	r2, r3
 8002146:	4908      	ldr	r1, [pc, #32]	@ (8002168 <__NVIC_SetPriority+0x50>)
 8002148:	79fb      	ldrb	r3, [r7, #7]
 800214a:	f003 030f 	and.w	r3, r3, #15
 800214e:	3b04      	subs	r3, #4
 8002150:	0112      	lsls	r2, r2, #4
 8002152:	b2d2      	uxtb	r2, r2
 8002154:	440b      	add	r3, r1
 8002156:	761a      	strb	r2, [r3, #24]
}
 8002158:	bf00      	nop
 800215a:	370c      	adds	r7, #12
 800215c:	46bd      	mov	sp, r7
 800215e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002162:	4770      	bx	lr
 8002164:	e000e100 	.word	0xe000e100
 8002168:	e000ed00 	.word	0xe000ed00

0800216c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800216c:	b480      	push	{r7}
 800216e:	b089      	sub	sp, #36	@ 0x24
 8002170:	af00      	add	r7, sp, #0
 8002172:	60f8      	str	r0, [r7, #12]
 8002174:	60b9      	str	r1, [r7, #8]
 8002176:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	f003 0307 	and.w	r3, r3, #7
 800217e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002180:	69fb      	ldr	r3, [r7, #28]
 8002182:	f1c3 0307 	rsb	r3, r3, #7
 8002186:	2b04      	cmp	r3, #4
 8002188:	bf28      	it	cs
 800218a:	2304      	movcs	r3, #4
 800218c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800218e:	69fb      	ldr	r3, [r7, #28]
 8002190:	3304      	adds	r3, #4
 8002192:	2b06      	cmp	r3, #6
 8002194:	d902      	bls.n	800219c <NVIC_EncodePriority+0x30>
 8002196:	69fb      	ldr	r3, [r7, #28]
 8002198:	3b03      	subs	r3, #3
 800219a:	e000      	b.n	800219e <NVIC_EncodePriority+0x32>
 800219c:	2300      	movs	r3, #0
 800219e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021a0:	f04f 32ff 	mov.w	r2, #4294967295
 80021a4:	69bb      	ldr	r3, [r7, #24]
 80021a6:	fa02 f303 	lsl.w	r3, r2, r3
 80021aa:	43da      	mvns	r2, r3
 80021ac:	68bb      	ldr	r3, [r7, #8]
 80021ae:	401a      	ands	r2, r3
 80021b0:	697b      	ldr	r3, [r7, #20]
 80021b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021b4:	f04f 31ff 	mov.w	r1, #4294967295
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	fa01 f303 	lsl.w	r3, r1, r3
 80021be:	43d9      	mvns	r1, r3
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021c4:	4313      	orrs	r3, r2
         );
}
 80021c6:	4618      	mov	r0, r3
 80021c8:	3724      	adds	r7, #36	@ 0x24
 80021ca:	46bd      	mov	sp, r7
 80021cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d0:	4770      	bx	lr
	...

080021d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b082      	sub	sp, #8
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	3b01      	subs	r3, #1
 80021e0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80021e4:	d301      	bcc.n	80021ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80021e6:	2301      	movs	r3, #1
 80021e8:	e00f      	b.n	800220a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80021ea:	4a0a      	ldr	r2, [pc, #40]	@ (8002214 <SysTick_Config+0x40>)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	3b01      	subs	r3, #1
 80021f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80021f2:	210f      	movs	r1, #15
 80021f4:	f04f 30ff 	mov.w	r0, #4294967295
 80021f8:	f7ff ff8e 	bl	8002118 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021fc:	4b05      	ldr	r3, [pc, #20]	@ (8002214 <SysTick_Config+0x40>)
 80021fe:	2200      	movs	r2, #0
 8002200:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002202:	4b04      	ldr	r3, [pc, #16]	@ (8002214 <SysTick_Config+0x40>)
 8002204:	2207      	movs	r2, #7
 8002206:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002208:	2300      	movs	r3, #0
}
 800220a:	4618      	mov	r0, r3
 800220c:	3708      	adds	r7, #8
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}
 8002212:	bf00      	nop
 8002214:	e000e010 	.word	0xe000e010

08002218 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b082      	sub	sp, #8
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002220:	6878      	ldr	r0, [r7, #4]
 8002222:	f7ff ff47 	bl	80020b4 <__NVIC_SetPriorityGrouping>
}
 8002226:	bf00      	nop
 8002228:	3708      	adds	r7, #8
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}

0800222e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800222e:	b580      	push	{r7, lr}
 8002230:	b086      	sub	sp, #24
 8002232:	af00      	add	r7, sp, #0
 8002234:	4603      	mov	r3, r0
 8002236:	60b9      	str	r1, [r7, #8]
 8002238:	607a      	str	r2, [r7, #4]
 800223a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800223c:	2300      	movs	r3, #0
 800223e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002240:	f7ff ff5c 	bl	80020fc <__NVIC_GetPriorityGrouping>
 8002244:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002246:	687a      	ldr	r2, [r7, #4]
 8002248:	68b9      	ldr	r1, [r7, #8]
 800224a:	6978      	ldr	r0, [r7, #20]
 800224c:	f7ff ff8e 	bl	800216c <NVIC_EncodePriority>
 8002250:	4602      	mov	r2, r0
 8002252:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002256:	4611      	mov	r1, r2
 8002258:	4618      	mov	r0, r3
 800225a:	f7ff ff5d 	bl	8002118 <__NVIC_SetPriority>
}
 800225e:	bf00      	nop
 8002260:	3718      	adds	r7, #24
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}

08002266 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002266:	b580      	push	{r7, lr}
 8002268:	b082      	sub	sp, #8
 800226a:	af00      	add	r7, sp, #0
 800226c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800226e:	6878      	ldr	r0, [r7, #4]
 8002270:	f7ff ffb0 	bl	80021d4 <SysTick_Config>
 8002274:	4603      	mov	r3, r0
}
 8002276:	4618      	mov	r0, r3
 8002278:	3708      	adds	r7, #8
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}
	...

08002280 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002280:	b480      	push	{r7}
 8002282:	b087      	sub	sp, #28
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
 8002288:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800228a:	2300      	movs	r3, #0
 800228c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800228e:	e14e      	b.n	800252e <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	681a      	ldr	r2, [r3, #0]
 8002294:	2101      	movs	r1, #1
 8002296:	697b      	ldr	r3, [r7, #20]
 8002298:	fa01 f303 	lsl.w	r3, r1, r3
 800229c:	4013      	ands	r3, r2
 800229e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	f000 8140 	beq.w	8002528 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80022a8:	683b      	ldr	r3, [r7, #0]
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	f003 0303 	and.w	r3, r3, #3
 80022b0:	2b01      	cmp	r3, #1
 80022b2:	d005      	beq.n	80022c0 <HAL_GPIO_Init+0x40>
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	f003 0303 	and.w	r3, r3, #3
 80022bc:	2b02      	cmp	r3, #2
 80022be:	d130      	bne.n	8002322 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	689b      	ldr	r3, [r3, #8]
 80022c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80022c6:	697b      	ldr	r3, [r7, #20]
 80022c8:	005b      	lsls	r3, r3, #1
 80022ca:	2203      	movs	r2, #3
 80022cc:	fa02 f303 	lsl.w	r3, r2, r3
 80022d0:	43db      	mvns	r3, r3
 80022d2:	693a      	ldr	r2, [r7, #16]
 80022d4:	4013      	ands	r3, r2
 80022d6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	68da      	ldr	r2, [r3, #12]
 80022dc:	697b      	ldr	r3, [r7, #20]
 80022de:	005b      	lsls	r3, r3, #1
 80022e0:	fa02 f303 	lsl.w	r3, r2, r3
 80022e4:	693a      	ldr	r2, [r7, #16]
 80022e6:	4313      	orrs	r3, r2
 80022e8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	693a      	ldr	r2, [r7, #16]
 80022ee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80022f6:	2201      	movs	r2, #1
 80022f8:	697b      	ldr	r3, [r7, #20]
 80022fa:	fa02 f303 	lsl.w	r3, r2, r3
 80022fe:	43db      	mvns	r3, r3
 8002300:	693a      	ldr	r2, [r7, #16]
 8002302:	4013      	ands	r3, r2
 8002304:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	091b      	lsrs	r3, r3, #4
 800230c:	f003 0201 	and.w	r2, r3, #1
 8002310:	697b      	ldr	r3, [r7, #20]
 8002312:	fa02 f303 	lsl.w	r3, r2, r3
 8002316:	693a      	ldr	r2, [r7, #16]
 8002318:	4313      	orrs	r3, r2
 800231a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	693a      	ldr	r2, [r7, #16]
 8002320:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	f003 0303 	and.w	r3, r3, #3
 800232a:	2b03      	cmp	r3, #3
 800232c:	d017      	beq.n	800235e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	68db      	ldr	r3, [r3, #12]
 8002332:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002334:	697b      	ldr	r3, [r7, #20]
 8002336:	005b      	lsls	r3, r3, #1
 8002338:	2203      	movs	r2, #3
 800233a:	fa02 f303 	lsl.w	r3, r2, r3
 800233e:	43db      	mvns	r3, r3
 8002340:	693a      	ldr	r2, [r7, #16]
 8002342:	4013      	ands	r3, r2
 8002344:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	689a      	ldr	r2, [r3, #8]
 800234a:	697b      	ldr	r3, [r7, #20]
 800234c:	005b      	lsls	r3, r3, #1
 800234e:	fa02 f303 	lsl.w	r3, r2, r3
 8002352:	693a      	ldr	r2, [r7, #16]
 8002354:	4313      	orrs	r3, r2
 8002356:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	693a      	ldr	r2, [r7, #16]
 800235c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800235e:	683b      	ldr	r3, [r7, #0]
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	f003 0303 	and.w	r3, r3, #3
 8002366:	2b02      	cmp	r3, #2
 8002368:	d123      	bne.n	80023b2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800236a:	697b      	ldr	r3, [r7, #20]
 800236c:	08da      	lsrs	r2, r3, #3
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	3208      	adds	r2, #8
 8002372:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002376:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002378:	697b      	ldr	r3, [r7, #20]
 800237a:	f003 0307 	and.w	r3, r3, #7
 800237e:	009b      	lsls	r3, r3, #2
 8002380:	220f      	movs	r2, #15
 8002382:	fa02 f303 	lsl.w	r3, r2, r3
 8002386:	43db      	mvns	r3, r3
 8002388:	693a      	ldr	r2, [r7, #16]
 800238a:	4013      	ands	r3, r2
 800238c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	691a      	ldr	r2, [r3, #16]
 8002392:	697b      	ldr	r3, [r7, #20]
 8002394:	f003 0307 	and.w	r3, r3, #7
 8002398:	009b      	lsls	r3, r3, #2
 800239a:	fa02 f303 	lsl.w	r3, r2, r3
 800239e:	693a      	ldr	r2, [r7, #16]
 80023a0:	4313      	orrs	r3, r2
 80023a2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80023a4:	697b      	ldr	r3, [r7, #20]
 80023a6:	08da      	lsrs	r2, r3, #3
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	3208      	adds	r2, #8
 80023ac:	6939      	ldr	r1, [r7, #16]
 80023ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80023b8:	697b      	ldr	r3, [r7, #20]
 80023ba:	005b      	lsls	r3, r3, #1
 80023bc:	2203      	movs	r2, #3
 80023be:	fa02 f303 	lsl.w	r3, r2, r3
 80023c2:	43db      	mvns	r3, r3
 80023c4:	693a      	ldr	r2, [r7, #16]
 80023c6:	4013      	ands	r3, r2
 80023c8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	685b      	ldr	r3, [r3, #4]
 80023ce:	f003 0203 	and.w	r2, r3, #3
 80023d2:	697b      	ldr	r3, [r7, #20]
 80023d4:	005b      	lsls	r3, r3, #1
 80023d6:	fa02 f303 	lsl.w	r3, r2, r3
 80023da:	693a      	ldr	r2, [r7, #16]
 80023dc:	4313      	orrs	r3, r2
 80023de:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	693a      	ldr	r2, [r7, #16]
 80023e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	685b      	ldr	r3, [r3, #4]
 80023ea:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	f000 809a 	beq.w	8002528 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023f4:	4b55      	ldr	r3, [pc, #340]	@ (800254c <HAL_GPIO_Init+0x2cc>)
 80023f6:	699b      	ldr	r3, [r3, #24]
 80023f8:	4a54      	ldr	r2, [pc, #336]	@ (800254c <HAL_GPIO_Init+0x2cc>)
 80023fa:	f043 0301 	orr.w	r3, r3, #1
 80023fe:	6193      	str	r3, [r2, #24]
 8002400:	4b52      	ldr	r3, [pc, #328]	@ (800254c <HAL_GPIO_Init+0x2cc>)
 8002402:	699b      	ldr	r3, [r3, #24]
 8002404:	f003 0301 	and.w	r3, r3, #1
 8002408:	60bb      	str	r3, [r7, #8]
 800240a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800240c:	4a50      	ldr	r2, [pc, #320]	@ (8002550 <HAL_GPIO_Init+0x2d0>)
 800240e:	697b      	ldr	r3, [r7, #20]
 8002410:	089b      	lsrs	r3, r3, #2
 8002412:	3302      	adds	r3, #2
 8002414:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002418:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800241a:	697b      	ldr	r3, [r7, #20]
 800241c:	f003 0303 	and.w	r3, r3, #3
 8002420:	009b      	lsls	r3, r3, #2
 8002422:	220f      	movs	r2, #15
 8002424:	fa02 f303 	lsl.w	r3, r2, r3
 8002428:	43db      	mvns	r3, r3
 800242a:	693a      	ldr	r2, [r7, #16]
 800242c:	4013      	ands	r3, r2
 800242e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002436:	d013      	beq.n	8002460 <HAL_GPIO_Init+0x1e0>
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	4a46      	ldr	r2, [pc, #280]	@ (8002554 <HAL_GPIO_Init+0x2d4>)
 800243c:	4293      	cmp	r3, r2
 800243e:	d00d      	beq.n	800245c <HAL_GPIO_Init+0x1dc>
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	4a45      	ldr	r2, [pc, #276]	@ (8002558 <HAL_GPIO_Init+0x2d8>)
 8002444:	4293      	cmp	r3, r2
 8002446:	d007      	beq.n	8002458 <HAL_GPIO_Init+0x1d8>
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	4a44      	ldr	r2, [pc, #272]	@ (800255c <HAL_GPIO_Init+0x2dc>)
 800244c:	4293      	cmp	r3, r2
 800244e:	d101      	bne.n	8002454 <HAL_GPIO_Init+0x1d4>
 8002450:	2303      	movs	r3, #3
 8002452:	e006      	b.n	8002462 <HAL_GPIO_Init+0x1e2>
 8002454:	2305      	movs	r3, #5
 8002456:	e004      	b.n	8002462 <HAL_GPIO_Init+0x1e2>
 8002458:	2302      	movs	r3, #2
 800245a:	e002      	b.n	8002462 <HAL_GPIO_Init+0x1e2>
 800245c:	2301      	movs	r3, #1
 800245e:	e000      	b.n	8002462 <HAL_GPIO_Init+0x1e2>
 8002460:	2300      	movs	r3, #0
 8002462:	697a      	ldr	r2, [r7, #20]
 8002464:	f002 0203 	and.w	r2, r2, #3
 8002468:	0092      	lsls	r2, r2, #2
 800246a:	4093      	lsls	r3, r2
 800246c:	693a      	ldr	r2, [r7, #16]
 800246e:	4313      	orrs	r3, r2
 8002470:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002472:	4937      	ldr	r1, [pc, #220]	@ (8002550 <HAL_GPIO_Init+0x2d0>)
 8002474:	697b      	ldr	r3, [r7, #20]
 8002476:	089b      	lsrs	r3, r3, #2
 8002478:	3302      	adds	r3, #2
 800247a:	693a      	ldr	r2, [r7, #16]
 800247c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002480:	4b37      	ldr	r3, [pc, #220]	@ (8002560 <HAL_GPIO_Init+0x2e0>)
 8002482:	689b      	ldr	r3, [r3, #8]
 8002484:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	43db      	mvns	r3, r3
 800248a:	693a      	ldr	r2, [r7, #16]
 800248c:	4013      	ands	r3, r2
 800248e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002498:	2b00      	cmp	r3, #0
 800249a:	d003      	beq.n	80024a4 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 800249c:	693a      	ldr	r2, [r7, #16]
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	4313      	orrs	r3, r2
 80024a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80024a4:	4a2e      	ldr	r2, [pc, #184]	@ (8002560 <HAL_GPIO_Init+0x2e0>)
 80024a6:	693b      	ldr	r3, [r7, #16]
 80024a8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80024aa:	4b2d      	ldr	r3, [pc, #180]	@ (8002560 <HAL_GPIO_Init+0x2e0>)
 80024ac:	68db      	ldr	r3, [r3, #12]
 80024ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	43db      	mvns	r3, r3
 80024b4:	693a      	ldr	r2, [r7, #16]
 80024b6:	4013      	ands	r3, r2
 80024b8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d003      	beq.n	80024ce <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 80024c6:	693a      	ldr	r2, [r7, #16]
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	4313      	orrs	r3, r2
 80024cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80024ce:	4a24      	ldr	r2, [pc, #144]	@ (8002560 <HAL_GPIO_Init+0x2e0>)
 80024d0:	693b      	ldr	r3, [r7, #16]
 80024d2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80024d4:	4b22      	ldr	r3, [pc, #136]	@ (8002560 <HAL_GPIO_Init+0x2e0>)
 80024d6:	685b      	ldr	r3, [r3, #4]
 80024d8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	43db      	mvns	r3, r3
 80024de:	693a      	ldr	r2, [r7, #16]
 80024e0:	4013      	ands	r3, r2
 80024e2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d003      	beq.n	80024f8 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 80024f0:	693a      	ldr	r2, [r7, #16]
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	4313      	orrs	r3, r2
 80024f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80024f8:	4a19      	ldr	r2, [pc, #100]	@ (8002560 <HAL_GPIO_Init+0x2e0>)
 80024fa:	693b      	ldr	r3, [r7, #16]
 80024fc:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80024fe:	4b18      	ldr	r3, [pc, #96]	@ (8002560 <HAL_GPIO_Init+0x2e0>)
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	43db      	mvns	r3, r3
 8002508:	693a      	ldr	r2, [r7, #16]
 800250a:	4013      	ands	r3, r2
 800250c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	685b      	ldr	r3, [r3, #4]
 8002512:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002516:	2b00      	cmp	r3, #0
 8002518:	d003      	beq.n	8002522 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 800251a:	693a      	ldr	r2, [r7, #16]
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	4313      	orrs	r3, r2
 8002520:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002522:	4a0f      	ldr	r2, [pc, #60]	@ (8002560 <HAL_GPIO_Init+0x2e0>)
 8002524:	693b      	ldr	r3, [r7, #16]
 8002526:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002528:	697b      	ldr	r3, [r7, #20]
 800252a:	3301      	adds	r3, #1
 800252c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	681a      	ldr	r2, [r3, #0]
 8002532:	697b      	ldr	r3, [r7, #20]
 8002534:	fa22 f303 	lsr.w	r3, r2, r3
 8002538:	2b00      	cmp	r3, #0
 800253a:	f47f aea9 	bne.w	8002290 <HAL_GPIO_Init+0x10>
  }
}
 800253e:	bf00      	nop
 8002540:	bf00      	nop
 8002542:	371c      	adds	r7, #28
 8002544:	46bd      	mov	sp, r7
 8002546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254a:	4770      	bx	lr
 800254c:	40021000 	.word	0x40021000
 8002550:	40010000 	.word	0x40010000
 8002554:	48000400 	.word	0x48000400
 8002558:	48000800 	.word	0x48000800
 800255c:	48000c00 	.word	0x48000c00
 8002560:	40010400 	.word	0x40010400

08002564 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002564:	b480      	push	{r7}
 8002566:	b083      	sub	sp, #12
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
 800256c:	460b      	mov	r3, r1
 800256e:	807b      	strh	r3, [r7, #2]
 8002570:	4613      	mov	r3, r2
 8002572:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002574:	787b      	ldrb	r3, [r7, #1]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d003      	beq.n	8002582 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800257a:	887a      	ldrh	r2, [r7, #2]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002580:	e002      	b.n	8002588 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002582:	887a      	ldrh	r2, [r7, #2]
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002588:	bf00      	nop
 800258a:	370c      	adds	r7, #12
 800258c:	46bd      	mov	sp, r7
 800258e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002592:	4770      	bx	lr

08002594 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b082      	sub	sp, #8
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d101      	bne.n	80025a6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80025a2:	2301      	movs	r3, #1
 80025a4:	e08d      	b.n	80026c2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80025ac:	b2db      	uxtb	r3, r3
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d106      	bne.n	80025c0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	2200      	movs	r2, #0
 80025b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80025ba:	6878      	ldr	r0, [r7, #4]
 80025bc:	f7ff fb54 	bl	8001c68 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2224      	movs	r2, #36	@ 0x24
 80025c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	681a      	ldr	r2, [r3, #0]
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f022 0201 	bic.w	r2, r2, #1
 80025d6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	685a      	ldr	r2, [r3, #4]
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80025e4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	689a      	ldr	r2, [r3, #8]
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80025f4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	68db      	ldr	r3, [r3, #12]
 80025fa:	2b01      	cmp	r3, #1
 80025fc:	d107      	bne.n	800260e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	689a      	ldr	r2, [r3, #8]
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800260a:	609a      	str	r2, [r3, #8]
 800260c:	e006      	b.n	800261c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	689a      	ldr	r2, [r3, #8]
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800261a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	68db      	ldr	r3, [r3, #12]
 8002620:	2b02      	cmp	r3, #2
 8002622:	d108      	bne.n	8002636 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	685a      	ldr	r2, [r3, #4]
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002632:	605a      	str	r2, [r3, #4]
 8002634:	e007      	b.n	8002646 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	685a      	ldr	r2, [r3, #4]
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002644:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	687a      	ldr	r2, [r7, #4]
 800264e:	6812      	ldr	r2, [r2, #0]
 8002650:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002654:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002658:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	68da      	ldr	r2, [r3, #12]
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002668:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	691a      	ldr	r2, [r3, #16]
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	695b      	ldr	r3, [r3, #20]
 8002672:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	699b      	ldr	r3, [r3, #24]
 800267a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	430a      	orrs	r2, r1
 8002682:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	69d9      	ldr	r1, [r3, #28]
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6a1a      	ldr	r2, [r3, #32]
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	430a      	orrs	r2, r1
 8002692:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	681a      	ldr	r2, [r3, #0]
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f042 0201 	orr.w	r2, r2, #1
 80026a2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2200      	movs	r2, #0
 80026a8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	2220      	movs	r2, #32
 80026ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	2200      	movs	r2, #0
 80026b6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2200      	movs	r2, #0
 80026bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80026c0:	2300      	movs	r3, #0
}
 80026c2:	4618      	mov	r0, r3
 80026c4:	3708      	adds	r7, #8
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}
	...

080026cc <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b088      	sub	sp, #32
 80026d0:	af02      	add	r7, sp, #8
 80026d2:	60f8      	str	r0, [r7, #12]
 80026d4:	4608      	mov	r0, r1
 80026d6:	4611      	mov	r1, r2
 80026d8:	461a      	mov	r2, r3
 80026da:	4603      	mov	r3, r0
 80026dc:	817b      	strh	r3, [r7, #10]
 80026de:	460b      	mov	r3, r1
 80026e0:	813b      	strh	r3, [r7, #8]
 80026e2:	4613      	mov	r3, r2
 80026e4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80026ec:	b2db      	uxtb	r3, r3
 80026ee:	2b20      	cmp	r3, #32
 80026f0:	f040 80f9 	bne.w	80028e6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80026f4:	6a3b      	ldr	r3, [r7, #32]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d002      	beq.n	8002700 <HAL_I2C_Mem_Write+0x34>
 80026fa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d105      	bne.n	800270c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002706:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002708:	2301      	movs	r3, #1
 800270a:	e0ed      	b.n	80028e8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002712:	2b01      	cmp	r3, #1
 8002714:	d101      	bne.n	800271a <HAL_I2C_Mem_Write+0x4e>
 8002716:	2302      	movs	r3, #2
 8002718:	e0e6      	b.n	80028e8 <HAL_I2C_Mem_Write+0x21c>
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	2201      	movs	r2, #1
 800271e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002722:	f7ff fc97 	bl	8002054 <HAL_GetTick>
 8002726:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002728:	697b      	ldr	r3, [r7, #20]
 800272a:	9300      	str	r3, [sp, #0]
 800272c:	2319      	movs	r3, #25
 800272e:	2201      	movs	r2, #1
 8002730:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002734:	68f8      	ldr	r0, [r7, #12]
 8002736:	f000 fac3 	bl	8002cc0 <I2C_WaitOnFlagUntilTimeout>
 800273a:	4603      	mov	r3, r0
 800273c:	2b00      	cmp	r3, #0
 800273e:	d001      	beq.n	8002744 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002740:	2301      	movs	r3, #1
 8002742:	e0d1      	b.n	80028e8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	2221      	movs	r2, #33	@ 0x21
 8002748:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	2240      	movs	r2, #64	@ 0x40
 8002750:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	2200      	movs	r2, #0
 8002758:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	6a3a      	ldr	r2, [r7, #32]
 800275e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002764:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	2200      	movs	r2, #0
 800276a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800276c:	88f8      	ldrh	r0, [r7, #6]
 800276e:	893a      	ldrh	r2, [r7, #8]
 8002770:	8979      	ldrh	r1, [r7, #10]
 8002772:	697b      	ldr	r3, [r7, #20]
 8002774:	9301      	str	r3, [sp, #4]
 8002776:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002778:	9300      	str	r3, [sp, #0]
 800277a:	4603      	mov	r3, r0
 800277c:	68f8      	ldr	r0, [r7, #12]
 800277e:	f000 f9d3 	bl	8002b28 <I2C_RequestMemoryWrite>
 8002782:	4603      	mov	r3, r0
 8002784:	2b00      	cmp	r3, #0
 8002786:	d005      	beq.n	8002794 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	2200      	movs	r2, #0
 800278c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002790:	2301      	movs	r3, #1
 8002792:	e0a9      	b.n	80028e8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002798:	b29b      	uxth	r3, r3
 800279a:	2bff      	cmp	r3, #255	@ 0xff
 800279c:	d90e      	bls.n	80027bc <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	22ff      	movs	r2, #255	@ 0xff
 80027a2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027a8:	b2da      	uxtb	r2, r3
 80027aa:	8979      	ldrh	r1, [r7, #10]
 80027ac:	2300      	movs	r3, #0
 80027ae:	9300      	str	r3, [sp, #0]
 80027b0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80027b4:	68f8      	ldr	r0, [r7, #12]
 80027b6:	f000 fc47 	bl	8003048 <I2C_TransferConfig>
 80027ba:	e00f      	b.n	80027dc <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027c0:	b29a      	uxth	r2, r3
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027ca:	b2da      	uxtb	r2, r3
 80027cc:	8979      	ldrh	r1, [r7, #10]
 80027ce:	2300      	movs	r3, #0
 80027d0:	9300      	str	r3, [sp, #0]
 80027d2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80027d6:	68f8      	ldr	r0, [r7, #12]
 80027d8:	f000 fc36 	bl	8003048 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80027dc:	697a      	ldr	r2, [r7, #20]
 80027de:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80027e0:	68f8      	ldr	r0, [r7, #12]
 80027e2:	f000 fac6 	bl	8002d72 <I2C_WaitOnTXISFlagUntilTimeout>
 80027e6:	4603      	mov	r3, r0
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d001      	beq.n	80027f0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80027ec:	2301      	movs	r3, #1
 80027ee:	e07b      	b.n	80028e8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027f4:	781a      	ldrb	r2, [r3, #0]
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002800:	1c5a      	adds	r2, r3, #1
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800280a:	b29b      	uxth	r3, r3
 800280c:	3b01      	subs	r3, #1
 800280e:	b29a      	uxth	r2, r3
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002818:	3b01      	subs	r3, #1
 800281a:	b29a      	uxth	r2, r3
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002824:	b29b      	uxth	r3, r3
 8002826:	2b00      	cmp	r3, #0
 8002828:	d034      	beq.n	8002894 <HAL_I2C_Mem_Write+0x1c8>
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800282e:	2b00      	cmp	r3, #0
 8002830:	d130      	bne.n	8002894 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002832:	697b      	ldr	r3, [r7, #20]
 8002834:	9300      	str	r3, [sp, #0]
 8002836:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002838:	2200      	movs	r2, #0
 800283a:	2180      	movs	r1, #128	@ 0x80
 800283c:	68f8      	ldr	r0, [r7, #12]
 800283e:	f000 fa3f 	bl	8002cc0 <I2C_WaitOnFlagUntilTimeout>
 8002842:	4603      	mov	r3, r0
 8002844:	2b00      	cmp	r3, #0
 8002846:	d001      	beq.n	800284c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002848:	2301      	movs	r3, #1
 800284a:	e04d      	b.n	80028e8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002850:	b29b      	uxth	r3, r3
 8002852:	2bff      	cmp	r3, #255	@ 0xff
 8002854:	d90e      	bls.n	8002874 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	22ff      	movs	r2, #255	@ 0xff
 800285a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002860:	b2da      	uxtb	r2, r3
 8002862:	8979      	ldrh	r1, [r7, #10]
 8002864:	2300      	movs	r3, #0
 8002866:	9300      	str	r3, [sp, #0]
 8002868:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800286c:	68f8      	ldr	r0, [r7, #12]
 800286e:	f000 fbeb 	bl	8003048 <I2C_TransferConfig>
 8002872:	e00f      	b.n	8002894 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002878:	b29a      	uxth	r2, r3
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002882:	b2da      	uxtb	r2, r3
 8002884:	8979      	ldrh	r1, [r7, #10]
 8002886:	2300      	movs	r3, #0
 8002888:	9300      	str	r3, [sp, #0]
 800288a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800288e:	68f8      	ldr	r0, [r7, #12]
 8002890:	f000 fbda 	bl	8003048 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002898:	b29b      	uxth	r3, r3
 800289a:	2b00      	cmp	r3, #0
 800289c:	d19e      	bne.n	80027dc <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800289e:	697a      	ldr	r2, [r7, #20]
 80028a0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80028a2:	68f8      	ldr	r0, [r7, #12]
 80028a4:	f000 faac 	bl	8002e00 <I2C_WaitOnSTOPFlagUntilTimeout>
 80028a8:	4603      	mov	r3, r0
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d001      	beq.n	80028b2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80028ae:	2301      	movs	r3, #1
 80028b0:	e01a      	b.n	80028e8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	2220      	movs	r2, #32
 80028b8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	6859      	ldr	r1, [r3, #4]
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681a      	ldr	r2, [r3, #0]
 80028c4:	4b0a      	ldr	r3, [pc, #40]	@ (80028f0 <HAL_I2C_Mem_Write+0x224>)
 80028c6:	400b      	ands	r3, r1
 80028c8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	2220      	movs	r2, #32
 80028ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	2200      	movs	r2, #0
 80028d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	2200      	movs	r2, #0
 80028de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80028e2:	2300      	movs	r3, #0
 80028e4:	e000      	b.n	80028e8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80028e6:	2302      	movs	r3, #2
  }
}
 80028e8:	4618      	mov	r0, r3
 80028ea:	3718      	adds	r7, #24
 80028ec:	46bd      	mov	sp, r7
 80028ee:	bd80      	pop	{r7, pc}
 80028f0:	fe00e800 	.word	0xfe00e800

080028f4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b088      	sub	sp, #32
 80028f8:	af02      	add	r7, sp, #8
 80028fa:	60f8      	str	r0, [r7, #12]
 80028fc:	4608      	mov	r0, r1
 80028fe:	4611      	mov	r1, r2
 8002900:	461a      	mov	r2, r3
 8002902:	4603      	mov	r3, r0
 8002904:	817b      	strh	r3, [r7, #10]
 8002906:	460b      	mov	r3, r1
 8002908:	813b      	strh	r3, [r7, #8]
 800290a:	4613      	mov	r3, r2
 800290c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002914:	b2db      	uxtb	r3, r3
 8002916:	2b20      	cmp	r3, #32
 8002918:	f040 80fd 	bne.w	8002b16 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800291c:	6a3b      	ldr	r3, [r7, #32]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d002      	beq.n	8002928 <HAL_I2C_Mem_Read+0x34>
 8002922:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002924:	2b00      	cmp	r3, #0
 8002926:	d105      	bne.n	8002934 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800292e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002930:	2301      	movs	r3, #1
 8002932:	e0f1      	b.n	8002b18 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800293a:	2b01      	cmp	r3, #1
 800293c:	d101      	bne.n	8002942 <HAL_I2C_Mem_Read+0x4e>
 800293e:	2302      	movs	r3, #2
 8002940:	e0ea      	b.n	8002b18 <HAL_I2C_Mem_Read+0x224>
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	2201      	movs	r2, #1
 8002946:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800294a:	f7ff fb83 	bl	8002054 <HAL_GetTick>
 800294e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002950:	697b      	ldr	r3, [r7, #20]
 8002952:	9300      	str	r3, [sp, #0]
 8002954:	2319      	movs	r3, #25
 8002956:	2201      	movs	r2, #1
 8002958:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800295c:	68f8      	ldr	r0, [r7, #12]
 800295e:	f000 f9af 	bl	8002cc0 <I2C_WaitOnFlagUntilTimeout>
 8002962:	4603      	mov	r3, r0
 8002964:	2b00      	cmp	r3, #0
 8002966:	d001      	beq.n	800296c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002968:	2301      	movs	r3, #1
 800296a:	e0d5      	b.n	8002b18 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	2222      	movs	r2, #34	@ 0x22
 8002970:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	2240      	movs	r2, #64	@ 0x40
 8002978:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	2200      	movs	r2, #0
 8002980:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	6a3a      	ldr	r2, [r7, #32]
 8002986:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800298c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	2200      	movs	r2, #0
 8002992:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002994:	88f8      	ldrh	r0, [r7, #6]
 8002996:	893a      	ldrh	r2, [r7, #8]
 8002998:	8979      	ldrh	r1, [r7, #10]
 800299a:	697b      	ldr	r3, [r7, #20]
 800299c:	9301      	str	r3, [sp, #4]
 800299e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029a0:	9300      	str	r3, [sp, #0]
 80029a2:	4603      	mov	r3, r0
 80029a4:	68f8      	ldr	r0, [r7, #12]
 80029a6:	f000 f913 	bl	8002bd0 <I2C_RequestMemoryRead>
 80029aa:	4603      	mov	r3, r0
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d005      	beq.n	80029bc <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	2200      	movs	r2, #0
 80029b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80029b8:	2301      	movs	r3, #1
 80029ba:	e0ad      	b.n	8002b18 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029c0:	b29b      	uxth	r3, r3
 80029c2:	2bff      	cmp	r3, #255	@ 0xff
 80029c4:	d90e      	bls.n	80029e4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	2201      	movs	r2, #1
 80029ca:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029d0:	b2da      	uxtb	r2, r3
 80029d2:	8979      	ldrh	r1, [r7, #10]
 80029d4:	4b52      	ldr	r3, [pc, #328]	@ (8002b20 <HAL_I2C_Mem_Read+0x22c>)
 80029d6:	9300      	str	r3, [sp, #0]
 80029d8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80029dc:	68f8      	ldr	r0, [r7, #12]
 80029de:	f000 fb33 	bl	8003048 <I2C_TransferConfig>
 80029e2:	e00f      	b.n	8002a04 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029e8:	b29a      	uxth	r2, r3
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029f2:	b2da      	uxtb	r2, r3
 80029f4:	8979      	ldrh	r1, [r7, #10]
 80029f6:	4b4a      	ldr	r3, [pc, #296]	@ (8002b20 <HAL_I2C_Mem_Read+0x22c>)
 80029f8:	9300      	str	r3, [sp, #0]
 80029fa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80029fe:	68f8      	ldr	r0, [r7, #12]
 8002a00:	f000 fb22 	bl	8003048 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002a04:	697b      	ldr	r3, [r7, #20]
 8002a06:	9300      	str	r3, [sp, #0]
 8002a08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	2104      	movs	r1, #4
 8002a0e:	68f8      	ldr	r0, [r7, #12]
 8002a10:	f000 f956 	bl	8002cc0 <I2C_WaitOnFlagUntilTimeout>
 8002a14:	4603      	mov	r3, r0
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d001      	beq.n	8002a1e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	e07c      	b.n	8002b18 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a28:	b2d2      	uxtb	r2, r2
 8002a2a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a30:	1c5a      	adds	r2, r3, #1
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a3a:	3b01      	subs	r3, #1
 8002a3c:	b29a      	uxth	r2, r3
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a46:	b29b      	uxth	r3, r3
 8002a48:	3b01      	subs	r3, #1
 8002a4a:	b29a      	uxth	r2, r3
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a54:	b29b      	uxth	r3, r3
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d034      	beq.n	8002ac4 <HAL_I2C_Mem_Read+0x1d0>
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d130      	bne.n	8002ac4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002a62:	697b      	ldr	r3, [r7, #20]
 8002a64:	9300      	str	r3, [sp, #0]
 8002a66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a68:	2200      	movs	r2, #0
 8002a6a:	2180      	movs	r1, #128	@ 0x80
 8002a6c:	68f8      	ldr	r0, [r7, #12]
 8002a6e:	f000 f927 	bl	8002cc0 <I2C_WaitOnFlagUntilTimeout>
 8002a72:	4603      	mov	r3, r0
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d001      	beq.n	8002a7c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002a78:	2301      	movs	r3, #1
 8002a7a:	e04d      	b.n	8002b18 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a80:	b29b      	uxth	r3, r3
 8002a82:	2bff      	cmp	r3, #255	@ 0xff
 8002a84:	d90e      	bls.n	8002aa4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	2201      	movs	r2, #1
 8002a8a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a90:	b2da      	uxtb	r2, r3
 8002a92:	8979      	ldrh	r1, [r7, #10]
 8002a94:	2300      	movs	r3, #0
 8002a96:	9300      	str	r3, [sp, #0]
 8002a98:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002a9c:	68f8      	ldr	r0, [r7, #12]
 8002a9e:	f000 fad3 	bl	8003048 <I2C_TransferConfig>
 8002aa2:	e00f      	b.n	8002ac4 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002aa8:	b29a      	uxth	r2, r3
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ab2:	b2da      	uxtb	r2, r3
 8002ab4:	8979      	ldrh	r1, [r7, #10]
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	9300      	str	r3, [sp, #0]
 8002aba:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002abe:	68f8      	ldr	r0, [r7, #12]
 8002ac0:	f000 fac2 	bl	8003048 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ac8:	b29b      	uxth	r3, r3
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d19a      	bne.n	8002a04 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ace:	697a      	ldr	r2, [r7, #20]
 8002ad0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002ad2:	68f8      	ldr	r0, [r7, #12]
 8002ad4:	f000 f994 	bl	8002e00 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d001      	beq.n	8002ae2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e01a      	b.n	8002b18 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	2220      	movs	r2, #32
 8002ae8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	6859      	ldr	r1, [r3, #4]
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	681a      	ldr	r2, [r3, #0]
 8002af4:	4b0b      	ldr	r3, [pc, #44]	@ (8002b24 <HAL_I2C_Mem_Read+0x230>)
 8002af6:	400b      	ands	r3, r1
 8002af8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	2220      	movs	r2, #32
 8002afe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	2200      	movs	r2, #0
 8002b06:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002b12:	2300      	movs	r3, #0
 8002b14:	e000      	b.n	8002b18 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002b16:	2302      	movs	r3, #2
  }
}
 8002b18:	4618      	mov	r0, r3
 8002b1a:	3718      	adds	r7, #24
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	bd80      	pop	{r7, pc}
 8002b20:	80002400 	.word	0x80002400
 8002b24:	fe00e800 	.word	0xfe00e800

08002b28 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b086      	sub	sp, #24
 8002b2c:	af02      	add	r7, sp, #8
 8002b2e:	60f8      	str	r0, [r7, #12]
 8002b30:	4608      	mov	r0, r1
 8002b32:	4611      	mov	r1, r2
 8002b34:	461a      	mov	r2, r3
 8002b36:	4603      	mov	r3, r0
 8002b38:	817b      	strh	r3, [r7, #10]
 8002b3a:	460b      	mov	r3, r1
 8002b3c:	813b      	strh	r3, [r7, #8]
 8002b3e:	4613      	mov	r3, r2
 8002b40:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002b42:	88fb      	ldrh	r3, [r7, #6]
 8002b44:	b2da      	uxtb	r2, r3
 8002b46:	8979      	ldrh	r1, [r7, #10]
 8002b48:	4b20      	ldr	r3, [pc, #128]	@ (8002bcc <I2C_RequestMemoryWrite+0xa4>)
 8002b4a:	9300      	str	r3, [sp, #0]
 8002b4c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002b50:	68f8      	ldr	r0, [r7, #12]
 8002b52:	f000 fa79 	bl	8003048 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b56:	69fa      	ldr	r2, [r7, #28]
 8002b58:	69b9      	ldr	r1, [r7, #24]
 8002b5a:	68f8      	ldr	r0, [r7, #12]
 8002b5c:	f000 f909 	bl	8002d72 <I2C_WaitOnTXISFlagUntilTimeout>
 8002b60:	4603      	mov	r3, r0
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d001      	beq.n	8002b6a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002b66:	2301      	movs	r3, #1
 8002b68:	e02c      	b.n	8002bc4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002b6a:	88fb      	ldrh	r3, [r7, #6]
 8002b6c:	2b01      	cmp	r3, #1
 8002b6e:	d105      	bne.n	8002b7c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002b70:	893b      	ldrh	r3, [r7, #8]
 8002b72:	b2da      	uxtb	r2, r3
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	629a      	str	r2, [r3, #40]	@ 0x28
 8002b7a:	e015      	b.n	8002ba8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002b7c:	893b      	ldrh	r3, [r7, #8]
 8002b7e:	0a1b      	lsrs	r3, r3, #8
 8002b80:	b29b      	uxth	r3, r3
 8002b82:	b2da      	uxtb	r2, r3
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b8a:	69fa      	ldr	r2, [r7, #28]
 8002b8c:	69b9      	ldr	r1, [r7, #24]
 8002b8e:	68f8      	ldr	r0, [r7, #12]
 8002b90:	f000 f8ef 	bl	8002d72 <I2C_WaitOnTXISFlagUntilTimeout>
 8002b94:	4603      	mov	r3, r0
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d001      	beq.n	8002b9e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	e012      	b.n	8002bc4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002b9e:	893b      	ldrh	r3, [r7, #8]
 8002ba0:	b2da      	uxtb	r2, r3
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002ba8:	69fb      	ldr	r3, [r7, #28]
 8002baa:	9300      	str	r3, [sp, #0]
 8002bac:	69bb      	ldr	r3, [r7, #24]
 8002bae:	2200      	movs	r2, #0
 8002bb0:	2180      	movs	r1, #128	@ 0x80
 8002bb2:	68f8      	ldr	r0, [r7, #12]
 8002bb4:	f000 f884 	bl	8002cc0 <I2C_WaitOnFlagUntilTimeout>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d001      	beq.n	8002bc2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	e000      	b.n	8002bc4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002bc2:	2300      	movs	r3, #0
}
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	3710      	adds	r7, #16
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bd80      	pop	{r7, pc}
 8002bcc:	80002000 	.word	0x80002000

08002bd0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b086      	sub	sp, #24
 8002bd4:	af02      	add	r7, sp, #8
 8002bd6:	60f8      	str	r0, [r7, #12]
 8002bd8:	4608      	mov	r0, r1
 8002bda:	4611      	mov	r1, r2
 8002bdc:	461a      	mov	r2, r3
 8002bde:	4603      	mov	r3, r0
 8002be0:	817b      	strh	r3, [r7, #10]
 8002be2:	460b      	mov	r3, r1
 8002be4:	813b      	strh	r3, [r7, #8]
 8002be6:	4613      	mov	r3, r2
 8002be8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002bea:	88fb      	ldrh	r3, [r7, #6]
 8002bec:	b2da      	uxtb	r2, r3
 8002bee:	8979      	ldrh	r1, [r7, #10]
 8002bf0:	4b20      	ldr	r3, [pc, #128]	@ (8002c74 <I2C_RequestMemoryRead+0xa4>)
 8002bf2:	9300      	str	r3, [sp, #0]
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	68f8      	ldr	r0, [r7, #12]
 8002bf8:	f000 fa26 	bl	8003048 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002bfc:	69fa      	ldr	r2, [r7, #28]
 8002bfe:	69b9      	ldr	r1, [r7, #24]
 8002c00:	68f8      	ldr	r0, [r7, #12]
 8002c02:	f000 f8b6 	bl	8002d72 <I2C_WaitOnTXISFlagUntilTimeout>
 8002c06:	4603      	mov	r3, r0
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d001      	beq.n	8002c10 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002c0c:	2301      	movs	r3, #1
 8002c0e:	e02c      	b.n	8002c6a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002c10:	88fb      	ldrh	r3, [r7, #6]
 8002c12:	2b01      	cmp	r3, #1
 8002c14:	d105      	bne.n	8002c22 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002c16:	893b      	ldrh	r3, [r7, #8]
 8002c18:	b2da      	uxtb	r2, r3
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	629a      	str	r2, [r3, #40]	@ 0x28
 8002c20:	e015      	b.n	8002c4e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002c22:	893b      	ldrh	r3, [r7, #8]
 8002c24:	0a1b      	lsrs	r3, r3, #8
 8002c26:	b29b      	uxth	r3, r3
 8002c28:	b2da      	uxtb	r2, r3
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c30:	69fa      	ldr	r2, [r7, #28]
 8002c32:	69b9      	ldr	r1, [r7, #24]
 8002c34:	68f8      	ldr	r0, [r7, #12]
 8002c36:	f000 f89c 	bl	8002d72 <I2C_WaitOnTXISFlagUntilTimeout>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d001      	beq.n	8002c44 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002c40:	2301      	movs	r3, #1
 8002c42:	e012      	b.n	8002c6a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002c44:	893b      	ldrh	r3, [r7, #8]
 8002c46:	b2da      	uxtb	r2, r3
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002c4e:	69fb      	ldr	r3, [r7, #28]
 8002c50:	9300      	str	r3, [sp, #0]
 8002c52:	69bb      	ldr	r3, [r7, #24]
 8002c54:	2200      	movs	r2, #0
 8002c56:	2140      	movs	r1, #64	@ 0x40
 8002c58:	68f8      	ldr	r0, [r7, #12]
 8002c5a:	f000 f831 	bl	8002cc0 <I2C_WaitOnFlagUntilTimeout>
 8002c5e:	4603      	mov	r3, r0
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d001      	beq.n	8002c68 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002c64:	2301      	movs	r3, #1
 8002c66:	e000      	b.n	8002c6a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002c68:	2300      	movs	r3, #0
}
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	3710      	adds	r7, #16
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bd80      	pop	{r7, pc}
 8002c72:	bf00      	nop
 8002c74:	80002000 	.word	0x80002000

08002c78 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	b083      	sub	sp, #12
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	699b      	ldr	r3, [r3, #24]
 8002c86:	f003 0302 	and.w	r3, r3, #2
 8002c8a:	2b02      	cmp	r3, #2
 8002c8c:	d103      	bne.n	8002c96 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	2200      	movs	r2, #0
 8002c94:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	699b      	ldr	r3, [r3, #24]
 8002c9c:	f003 0301 	and.w	r3, r3, #1
 8002ca0:	2b01      	cmp	r3, #1
 8002ca2:	d007      	beq.n	8002cb4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	699a      	ldr	r2, [r3, #24]
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f042 0201 	orr.w	r2, r2, #1
 8002cb2:	619a      	str	r2, [r3, #24]
  }
}
 8002cb4:	bf00      	nop
 8002cb6:	370c      	adds	r7, #12
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbe:	4770      	bx	lr

08002cc0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b084      	sub	sp, #16
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	60f8      	str	r0, [r7, #12]
 8002cc8:	60b9      	str	r1, [r7, #8]
 8002cca:	603b      	str	r3, [r7, #0]
 8002ccc:	4613      	mov	r3, r2
 8002cce:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002cd0:	e03b      	b.n	8002d4a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002cd2:	69ba      	ldr	r2, [r7, #24]
 8002cd4:	6839      	ldr	r1, [r7, #0]
 8002cd6:	68f8      	ldr	r0, [r7, #12]
 8002cd8:	f000 f8d6 	bl	8002e88 <I2C_IsErrorOccurred>
 8002cdc:	4603      	mov	r3, r0
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d001      	beq.n	8002ce6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	e041      	b.n	8002d6a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cec:	d02d      	beq.n	8002d4a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002cee:	f7ff f9b1 	bl	8002054 <HAL_GetTick>
 8002cf2:	4602      	mov	r2, r0
 8002cf4:	69bb      	ldr	r3, [r7, #24]
 8002cf6:	1ad3      	subs	r3, r2, r3
 8002cf8:	683a      	ldr	r2, [r7, #0]
 8002cfa:	429a      	cmp	r2, r3
 8002cfc:	d302      	bcc.n	8002d04 <I2C_WaitOnFlagUntilTimeout+0x44>
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d122      	bne.n	8002d4a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	699a      	ldr	r2, [r3, #24]
 8002d0a:	68bb      	ldr	r3, [r7, #8]
 8002d0c:	4013      	ands	r3, r2
 8002d0e:	68ba      	ldr	r2, [r7, #8]
 8002d10:	429a      	cmp	r2, r3
 8002d12:	bf0c      	ite	eq
 8002d14:	2301      	moveq	r3, #1
 8002d16:	2300      	movne	r3, #0
 8002d18:	b2db      	uxtb	r3, r3
 8002d1a:	461a      	mov	r2, r3
 8002d1c:	79fb      	ldrb	r3, [r7, #7]
 8002d1e:	429a      	cmp	r2, r3
 8002d20:	d113      	bne.n	8002d4a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d26:	f043 0220 	orr.w	r2, r3, #32
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	2220      	movs	r2, #32
 8002d32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	2200      	movs	r2, #0
 8002d3a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	2200      	movs	r2, #0
 8002d42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002d46:	2301      	movs	r3, #1
 8002d48:	e00f      	b.n	8002d6a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	699a      	ldr	r2, [r3, #24]
 8002d50:	68bb      	ldr	r3, [r7, #8]
 8002d52:	4013      	ands	r3, r2
 8002d54:	68ba      	ldr	r2, [r7, #8]
 8002d56:	429a      	cmp	r2, r3
 8002d58:	bf0c      	ite	eq
 8002d5a:	2301      	moveq	r3, #1
 8002d5c:	2300      	movne	r3, #0
 8002d5e:	b2db      	uxtb	r3, r3
 8002d60:	461a      	mov	r2, r3
 8002d62:	79fb      	ldrb	r3, [r7, #7]
 8002d64:	429a      	cmp	r2, r3
 8002d66:	d0b4      	beq.n	8002cd2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002d68:	2300      	movs	r3, #0
}
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	3710      	adds	r7, #16
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd80      	pop	{r7, pc}

08002d72 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002d72:	b580      	push	{r7, lr}
 8002d74:	b084      	sub	sp, #16
 8002d76:	af00      	add	r7, sp, #0
 8002d78:	60f8      	str	r0, [r7, #12]
 8002d7a:	60b9      	str	r1, [r7, #8]
 8002d7c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002d7e:	e033      	b.n	8002de8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d80:	687a      	ldr	r2, [r7, #4]
 8002d82:	68b9      	ldr	r1, [r7, #8]
 8002d84:	68f8      	ldr	r0, [r7, #12]
 8002d86:	f000 f87f 	bl	8002e88 <I2C_IsErrorOccurred>
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d001      	beq.n	8002d94 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002d90:	2301      	movs	r3, #1
 8002d92:	e031      	b.n	8002df8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d94:	68bb      	ldr	r3, [r7, #8]
 8002d96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d9a:	d025      	beq.n	8002de8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d9c:	f7ff f95a 	bl	8002054 <HAL_GetTick>
 8002da0:	4602      	mov	r2, r0
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	1ad3      	subs	r3, r2, r3
 8002da6:	68ba      	ldr	r2, [r7, #8]
 8002da8:	429a      	cmp	r2, r3
 8002daa:	d302      	bcc.n	8002db2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002dac:	68bb      	ldr	r3, [r7, #8]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d11a      	bne.n	8002de8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	699b      	ldr	r3, [r3, #24]
 8002db8:	f003 0302 	and.w	r3, r3, #2
 8002dbc:	2b02      	cmp	r3, #2
 8002dbe:	d013      	beq.n	8002de8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dc4:	f043 0220 	orr.w	r2, r3, #32
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	2220      	movs	r2, #32
 8002dd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	2200      	movs	r2, #0
 8002de0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002de4:	2301      	movs	r3, #1
 8002de6:	e007      	b.n	8002df8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	699b      	ldr	r3, [r3, #24]
 8002dee:	f003 0302 	and.w	r3, r3, #2
 8002df2:	2b02      	cmp	r3, #2
 8002df4:	d1c4      	bne.n	8002d80 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002df6:	2300      	movs	r3, #0
}
 8002df8:	4618      	mov	r0, r3
 8002dfa:	3710      	adds	r7, #16
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bd80      	pop	{r7, pc}

08002e00 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b084      	sub	sp, #16
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	60f8      	str	r0, [r7, #12]
 8002e08:	60b9      	str	r1, [r7, #8]
 8002e0a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002e0c:	e02f      	b.n	8002e6e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e0e:	687a      	ldr	r2, [r7, #4]
 8002e10:	68b9      	ldr	r1, [r7, #8]
 8002e12:	68f8      	ldr	r0, [r7, #12]
 8002e14:	f000 f838 	bl	8002e88 <I2C_IsErrorOccurred>
 8002e18:	4603      	mov	r3, r0
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d001      	beq.n	8002e22 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	e02d      	b.n	8002e7e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e22:	f7ff f917 	bl	8002054 <HAL_GetTick>
 8002e26:	4602      	mov	r2, r0
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	1ad3      	subs	r3, r2, r3
 8002e2c:	68ba      	ldr	r2, [r7, #8]
 8002e2e:	429a      	cmp	r2, r3
 8002e30:	d302      	bcc.n	8002e38 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002e32:	68bb      	ldr	r3, [r7, #8]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d11a      	bne.n	8002e6e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	699b      	ldr	r3, [r3, #24]
 8002e3e:	f003 0320 	and.w	r3, r3, #32
 8002e42:	2b20      	cmp	r3, #32
 8002e44:	d013      	beq.n	8002e6e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e4a:	f043 0220 	orr.w	r2, r3, #32
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	2220      	movs	r2, #32
 8002e56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	2200      	movs	r2, #0
 8002e66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	e007      	b.n	8002e7e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	699b      	ldr	r3, [r3, #24]
 8002e74:	f003 0320 	and.w	r3, r3, #32
 8002e78:	2b20      	cmp	r3, #32
 8002e7a:	d1c8      	bne.n	8002e0e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002e7c:	2300      	movs	r3, #0
}
 8002e7e:	4618      	mov	r0, r3
 8002e80:	3710      	adds	r7, #16
 8002e82:	46bd      	mov	sp, r7
 8002e84:	bd80      	pop	{r7, pc}
	...

08002e88 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b08a      	sub	sp, #40	@ 0x28
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	60f8      	str	r0, [r7, #12]
 8002e90:	60b9      	str	r1, [r7, #8]
 8002e92:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e94:	2300      	movs	r3, #0
 8002e96:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	699b      	ldr	r3, [r3, #24]
 8002ea0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002eaa:	69bb      	ldr	r3, [r7, #24]
 8002eac:	f003 0310 	and.w	r3, r3, #16
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d068      	beq.n	8002f86 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	2210      	movs	r2, #16
 8002eba:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002ebc:	e049      	b.n	8002f52 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002ebe:	68bb      	ldr	r3, [r7, #8]
 8002ec0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ec4:	d045      	beq.n	8002f52 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002ec6:	f7ff f8c5 	bl	8002054 <HAL_GetTick>
 8002eca:	4602      	mov	r2, r0
 8002ecc:	69fb      	ldr	r3, [r7, #28]
 8002ece:	1ad3      	subs	r3, r2, r3
 8002ed0:	68ba      	ldr	r2, [r7, #8]
 8002ed2:	429a      	cmp	r2, r3
 8002ed4:	d302      	bcc.n	8002edc <I2C_IsErrorOccurred+0x54>
 8002ed6:	68bb      	ldr	r3, [r7, #8]
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d13a      	bne.n	8002f52 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002ee6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002eee:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	699b      	ldr	r3, [r3, #24]
 8002ef6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002efa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002efe:	d121      	bne.n	8002f44 <I2C_IsErrorOccurred+0xbc>
 8002f00:	697b      	ldr	r3, [r7, #20]
 8002f02:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002f06:	d01d      	beq.n	8002f44 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002f08:	7cfb      	ldrb	r3, [r7, #19]
 8002f0a:	2b20      	cmp	r3, #32
 8002f0c:	d01a      	beq.n	8002f44 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	685a      	ldr	r2, [r3, #4]
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002f1c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002f1e:	f7ff f899 	bl	8002054 <HAL_GetTick>
 8002f22:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002f24:	e00e      	b.n	8002f44 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002f26:	f7ff f895 	bl	8002054 <HAL_GetTick>
 8002f2a:	4602      	mov	r2, r0
 8002f2c:	69fb      	ldr	r3, [r7, #28]
 8002f2e:	1ad3      	subs	r3, r2, r3
 8002f30:	2b19      	cmp	r3, #25
 8002f32:	d907      	bls.n	8002f44 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002f34:	6a3b      	ldr	r3, [r7, #32]
 8002f36:	f043 0320 	orr.w	r3, r3, #32
 8002f3a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002f3c:	2301      	movs	r3, #1
 8002f3e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002f42:	e006      	b.n	8002f52 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	699b      	ldr	r3, [r3, #24]
 8002f4a:	f003 0320 	and.w	r3, r3, #32
 8002f4e:	2b20      	cmp	r3, #32
 8002f50:	d1e9      	bne.n	8002f26 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	699b      	ldr	r3, [r3, #24]
 8002f58:	f003 0320 	and.w	r3, r3, #32
 8002f5c:	2b20      	cmp	r3, #32
 8002f5e:	d003      	beq.n	8002f68 <I2C_IsErrorOccurred+0xe0>
 8002f60:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d0aa      	beq.n	8002ebe <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002f68:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d103      	bne.n	8002f78 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	2220      	movs	r2, #32
 8002f76:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002f78:	6a3b      	ldr	r3, [r7, #32]
 8002f7a:	f043 0304 	orr.w	r3, r3, #4
 8002f7e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002f80:	2301      	movs	r3, #1
 8002f82:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	699b      	ldr	r3, [r3, #24]
 8002f8c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002f8e:	69bb      	ldr	r3, [r7, #24]
 8002f90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d00b      	beq.n	8002fb0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002f98:	6a3b      	ldr	r3, [r7, #32]
 8002f9a:	f043 0301 	orr.w	r3, r3, #1
 8002f9e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002fa8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002faa:	2301      	movs	r3, #1
 8002fac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002fb0:	69bb      	ldr	r3, [r7, #24]
 8002fb2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d00b      	beq.n	8002fd2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002fba:	6a3b      	ldr	r3, [r7, #32]
 8002fbc:	f043 0308 	orr.w	r3, r3, #8
 8002fc0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002fca:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002fcc:	2301      	movs	r3, #1
 8002fce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002fd2:	69bb      	ldr	r3, [r7, #24]
 8002fd4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d00b      	beq.n	8002ff4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002fdc:	6a3b      	ldr	r3, [r7, #32]
 8002fde:	f043 0302 	orr.w	r3, r3, #2
 8002fe2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002fec:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002fee:	2301      	movs	r3, #1
 8002ff0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002ff4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d01c      	beq.n	8003036 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002ffc:	68f8      	ldr	r0, [r7, #12]
 8002ffe:	f7ff fe3b 	bl	8002c78 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	6859      	ldr	r1, [r3, #4]
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	681a      	ldr	r2, [r3, #0]
 800300c:	4b0d      	ldr	r3, [pc, #52]	@ (8003044 <I2C_IsErrorOccurred+0x1bc>)
 800300e:	400b      	ands	r3, r1
 8003010:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003016:	6a3b      	ldr	r3, [r7, #32]
 8003018:	431a      	orrs	r2, r3
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	2220      	movs	r2, #32
 8003022:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	2200      	movs	r2, #0
 800302a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	2200      	movs	r2, #0
 8003032:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003036:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800303a:	4618      	mov	r0, r3
 800303c:	3728      	adds	r7, #40	@ 0x28
 800303e:	46bd      	mov	sp, r7
 8003040:	bd80      	pop	{r7, pc}
 8003042:	bf00      	nop
 8003044:	fe00e800 	.word	0xfe00e800

08003048 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003048:	b480      	push	{r7}
 800304a:	b087      	sub	sp, #28
 800304c:	af00      	add	r7, sp, #0
 800304e:	60f8      	str	r0, [r7, #12]
 8003050:	607b      	str	r3, [r7, #4]
 8003052:	460b      	mov	r3, r1
 8003054:	817b      	strh	r3, [r7, #10]
 8003056:	4613      	mov	r3, r2
 8003058:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800305a:	897b      	ldrh	r3, [r7, #10]
 800305c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003060:	7a7b      	ldrb	r3, [r7, #9]
 8003062:	041b      	lsls	r3, r3, #16
 8003064:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003068:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800306e:	6a3b      	ldr	r3, [r7, #32]
 8003070:	4313      	orrs	r3, r2
 8003072:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003076:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	685a      	ldr	r2, [r3, #4]
 800307e:	6a3b      	ldr	r3, [r7, #32]
 8003080:	0d5b      	lsrs	r3, r3, #21
 8003082:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8003086:	4b08      	ldr	r3, [pc, #32]	@ (80030a8 <I2C_TransferConfig+0x60>)
 8003088:	430b      	orrs	r3, r1
 800308a:	43db      	mvns	r3, r3
 800308c:	ea02 0103 	and.w	r1, r2, r3
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	697a      	ldr	r2, [r7, #20]
 8003096:	430a      	orrs	r2, r1
 8003098:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800309a:	bf00      	nop
 800309c:	371c      	adds	r7, #28
 800309e:	46bd      	mov	sp, r7
 80030a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a4:	4770      	bx	lr
 80030a6:	bf00      	nop
 80030a8:	03ff63ff 	.word	0x03ff63ff

080030ac <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80030ac:	b480      	push	{r7}
 80030ae:	b083      	sub	sp, #12
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
 80030b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80030bc:	b2db      	uxtb	r3, r3
 80030be:	2b20      	cmp	r3, #32
 80030c0:	d138      	bne.n	8003134 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80030c8:	2b01      	cmp	r3, #1
 80030ca:	d101      	bne.n	80030d0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80030cc:	2302      	movs	r3, #2
 80030ce:	e032      	b.n	8003136 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2201      	movs	r2, #1
 80030d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2224      	movs	r2, #36	@ 0x24
 80030dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	681a      	ldr	r2, [r3, #0]
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f022 0201 	bic.w	r2, r2, #1
 80030ee:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	681a      	ldr	r2, [r3, #0]
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80030fe:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	6819      	ldr	r1, [r3, #0]
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	683a      	ldr	r2, [r7, #0]
 800310c:	430a      	orrs	r2, r1
 800310e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	681a      	ldr	r2, [r3, #0]
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f042 0201 	orr.w	r2, r2, #1
 800311e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2220      	movs	r2, #32
 8003124:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2200      	movs	r2, #0
 800312c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003130:	2300      	movs	r3, #0
 8003132:	e000      	b.n	8003136 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003134:	2302      	movs	r3, #2
  }
}
 8003136:	4618      	mov	r0, r3
 8003138:	370c      	adds	r7, #12
 800313a:	46bd      	mov	sp, r7
 800313c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003140:	4770      	bx	lr

08003142 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003142:	b480      	push	{r7}
 8003144:	b085      	sub	sp, #20
 8003146:	af00      	add	r7, sp, #0
 8003148:	6078      	str	r0, [r7, #4]
 800314a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003152:	b2db      	uxtb	r3, r3
 8003154:	2b20      	cmp	r3, #32
 8003156:	d139      	bne.n	80031cc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800315e:	2b01      	cmp	r3, #1
 8003160:	d101      	bne.n	8003166 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003162:	2302      	movs	r3, #2
 8003164:	e033      	b.n	80031ce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2201      	movs	r2, #1
 800316a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	2224      	movs	r2, #36	@ 0x24
 8003172:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	681a      	ldr	r2, [r3, #0]
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f022 0201 	bic.w	r2, r2, #1
 8003184:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003194:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	021b      	lsls	r3, r3, #8
 800319a:	68fa      	ldr	r2, [r7, #12]
 800319c:	4313      	orrs	r3, r2
 800319e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	68fa      	ldr	r2, [r7, #12]
 80031a6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	681a      	ldr	r2, [r3, #0]
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f042 0201 	orr.w	r2, r2, #1
 80031b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2220      	movs	r2, #32
 80031bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2200      	movs	r2, #0
 80031c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80031c8:	2300      	movs	r3, #0
 80031ca:	e000      	b.n	80031ce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80031cc:	2302      	movs	r3, #2
  }
}
 80031ce:	4618      	mov	r0, r3
 80031d0:	3714      	adds	r7, #20
 80031d2:	46bd      	mov	sp, r7
 80031d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d8:	4770      	bx	lr
	...

080031dc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 80031e2:	af00      	add	r7, sp, #0
 80031e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031e8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80031ec:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80031ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031f2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d102      	bne.n	8003202 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 80031fc:	2301      	movs	r3, #1
 80031fe:	f000 bff4 	b.w	80041ea <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003202:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003206:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f003 0301 	and.w	r3, r3, #1
 8003212:	2b00      	cmp	r3, #0
 8003214:	f000 816d 	beq.w	80034f2 <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003218:	4bb4      	ldr	r3, [pc, #720]	@ (80034ec <HAL_RCC_OscConfig+0x310>)
 800321a:	685b      	ldr	r3, [r3, #4]
 800321c:	f003 030c 	and.w	r3, r3, #12
 8003220:	2b04      	cmp	r3, #4
 8003222:	d00c      	beq.n	800323e <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003224:	4bb1      	ldr	r3, [pc, #708]	@ (80034ec <HAL_RCC_OscConfig+0x310>)
 8003226:	685b      	ldr	r3, [r3, #4]
 8003228:	f003 030c 	and.w	r3, r3, #12
 800322c:	2b08      	cmp	r3, #8
 800322e:	d157      	bne.n	80032e0 <HAL_RCC_OscConfig+0x104>
 8003230:	4bae      	ldr	r3, [pc, #696]	@ (80034ec <HAL_RCC_OscConfig+0x310>)
 8003232:	685b      	ldr	r3, [r3, #4]
 8003234:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003238:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800323c:	d150      	bne.n	80032e0 <HAL_RCC_OscConfig+0x104>
 800323e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003242:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003246:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 800324a:	fa93 f3a3 	rbit	r3, r3
 800324e:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003252:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003256:	fab3 f383 	clz	r3, r3
 800325a:	b2db      	uxtb	r3, r3
 800325c:	2b3f      	cmp	r3, #63	@ 0x3f
 800325e:	d802      	bhi.n	8003266 <HAL_RCC_OscConfig+0x8a>
 8003260:	4ba2      	ldr	r3, [pc, #648]	@ (80034ec <HAL_RCC_OscConfig+0x310>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	e015      	b.n	8003292 <HAL_RCC_OscConfig+0xb6>
 8003266:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800326a:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800326e:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8003272:	fa93 f3a3 	rbit	r3, r3
 8003276:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 800327a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800327e:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8003282:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8003286:	fa93 f3a3 	rbit	r3, r3
 800328a:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 800328e:	4b97      	ldr	r3, [pc, #604]	@ (80034ec <HAL_RCC_OscConfig+0x310>)
 8003290:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003292:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003296:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 800329a:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 800329e:	fa92 f2a2 	rbit	r2, r2
 80032a2:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 80032a6:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 80032aa:	fab2 f282 	clz	r2, r2
 80032ae:	b2d2      	uxtb	r2, r2
 80032b0:	f042 0220 	orr.w	r2, r2, #32
 80032b4:	b2d2      	uxtb	r2, r2
 80032b6:	f002 021f 	and.w	r2, r2, #31
 80032ba:	2101      	movs	r1, #1
 80032bc:	fa01 f202 	lsl.w	r2, r1, r2
 80032c0:	4013      	ands	r3, r2
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	f000 8114 	beq.w	80034f0 <HAL_RCC_OscConfig+0x314>
 80032c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032cc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	685b      	ldr	r3, [r3, #4]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	f040 810b 	bne.w	80034f0 <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 80032da:	2301      	movs	r3, #1
 80032dc:	f000 bf85 	b.w	80041ea <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80032e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032e4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	685b      	ldr	r3, [r3, #4]
 80032ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80032f0:	d106      	bne.n	8003300 <HAL_RCC_OscConfig+0x124>
 80032f2:	4b7e      	ldr	r3, [pc, #504]	@ (80034ec <HAL_RCC_OscConfig+0x310>)
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4a7d      	ldr	r2, [pc, #500]	@ (80034ec <HAL_RCC_OscConfig+0x310>)
 80032f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032fc:	6013      	str	r3, [r2, #0]
 80032fe:	e036      	b.n	800336e <HAL_RCC_OscConfig+0x192>
 8003300:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003304:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	685b      	ldr	r3, [r3, #4]
 800330c:	2b00      	cmp	r3, #0
 800330e:	d10c      	bne.n	800332a <HAL_RCC_OscConfig+0x14e>
 8003310:	4b76      	ldr	r3, [pc, #472]	@ (80034ec <HAL_RCC_OscConfig+0x310>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4a75      	ldr	r2, [pc, #468]	@ (80034ec <HAL_RCC_OscConfig+0x310>)
 8003316:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800331a:	6013      	str	r3, [r2, #0]
 800331c:	4b73      	ldr	r3, [pc, #460]	@ (80034ec <HAL_RCC_OscConfig+0x310>)
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	4a72      	ldr	r2, [pc, #456]	@ (80034ec <HAL_RCC_OscConfig+0x310>)
 8003322:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003326:	6013      	str	r3, [r2, #0]
 8003328:	e021      	b.n	800336e <HAL_RCC_OscConfig+0x192>
 800332a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800332e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800333a:	d10c      	bne.n	8003356 <HAL_RCC_OscConfig+0x17a>
 800333c:	4b6b      	ldr	r3, [pc, #428]	@ (80034ec <HAL_RCC_OscConfig+0x310>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	4a6a      	ldr	r2, [pc, #424]	@ (80034ec <HAL_RCC_OscConfig+0x310>)
 8003342:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003346:	6013      	str	r3, [r2, #0]
 8003348:	4b68      	ldr	r3, [pc, #416]	@ (80034ec <HAL_RCC_OscConfig+0x310>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a67      	ldr	r2, [pc, #412]	@ (80034ec <HAL_RCC_OscConfig+0x310>)
 800334e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003352:	6013      	str	r3, [r2, #0]
 8003354:	e00b      	b.n	800336e <HAL_RCC_OscConfig+0x192>
 8003356:	4b65      	ldr	r3, [pc, #404]	@ (80034ec <HAL_RCC_OscConfig+0x310>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	4a64      	ldr	r2, [pc, #400]	@ (80034ec <HAL_RCC_OscConfig+0x310>)
 800335c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003360:	6013      	str	r3, [r2, #0]
 8003362:	4b62      	ldr	r3, [pc, #392]	@ (80034ec <HAL_RCC_OscConfig+0x310>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4a61      	ldr	r2, [pc, #388]	@ (80034ec <HAL_RCC_OscConfig+0x310>)
 8003368:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800336c:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800336e:	4b5f      	ldr	r3, [pc, #380]	@ (80034ec <HAL_RCC_OscConfig+0x310>)
 8003370:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003372:	f023 020f 	bic.w	r2, r3, #15
 8003376:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800337a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	689b      	ldr	r3, [r3, #8]
 8003382:	495a      	ldr	r1, [pc, #360]	@ (80034ec <HAL_RCC_OscConfig+0x310>)
 8003384:	4313      	orrs	r3, r2
 8003386:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003388:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800338c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	2b00      	cmp	r3, #0
 8003396:	d054      	beq.n	8003442 <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003398:	f7fe fe5c 	bl	8002054 <HAL_GetTick>
 800339c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033a0:	e00a      	b.n	80033b8 <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80033a2:	f7fe fe57 	bl	8002054 <HAL_GetTick>
 80033a6:	4602      	mov	r2, r0
 80033a8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80033ac:	1ad3      	subs	r3, r2, r3
 80033ae:	2b64      	cmp	r3, #100	@ 0x64
 80033b0:	d902      	bls.n	80033b8 <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 80033b2:	2303      	movs	r3, #3
 80033b4:	f000 bf19 	b.w	80041ea <HAL_RCC_OscConfig+0x100e>
 80033b8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80033bc:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033c0:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 80033c4:	fa93 f3a3 	rbit	r3, r3
 80033c8:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 80033cc:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033d0:	fab3 f383 	clz	r3, r3
 80033d4:	b2db      	uxtb	r3, r3
 80033d6:	2b3f      	cmp	r3, #63	@ 0x3f
 80033d8:	d802      	bhi.n	80033e0 <HAL_RCC_OscConfig+0x204>
 80033da:	4b44      	ldr	r3, [pc, #272]	@ (80034ec <HAL_RCC_OscConfig+0x310>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	e015      	b.n	800340c <HAL_RCC_OscConfig+0x230>
 80033e0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80033e4:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033e8:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 80033ec:	fa93 f3a3 	rbit	r3, r3
 80033f0:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 80033f4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80033f8:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 80033fc:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8003400:	fa93 f3a3 	rbit	r3, r3
 8003404:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8003408:	4b38      	ldr	r3, [pc, #224]	@ (80034ec <HAL_RCC_OscConfig+0x310>)
 800340a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800340c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003410:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8003414:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8003418:	fa92 f2a2 	rbit	r2, r2
 800341c:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8003420:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8003424:	fab2 f282 	clz	r2, r2
 8003428:	b2d2      	uxtb	r2, r2
 800342a:	f042 0220 	orr.w	r2, r2, #32
 800342e:	b2d2      	uxtb	r2, r2
 8003430:	f002 021f 	and.w	r2, r2, #31
 8003434:	2101      	movs	r1, #1
 8003436:	fa01 f202 	lsl.w	r2, r1, r2
 800343a:	4013      	ands	r3, r2
 800343c:	2b00      	cmp	r3, #0
 800343e:	d0b0      	beq.n	80033a2 <HAL_RCC_OscConfig+0x1c6>
 8003440:	e057      	b.n	80034f2 <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003442:	f7fe fe07 	bl	8002054 <HAL_GetTick>
 8003446:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800344a:	e00a      	b.n	8003462 <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800344c:	f7fe fe02 	bl	8002054 <HAL_GetTick>
 8003450:	4602      	mov	r2, r0
 8003452:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003456:	1ad3      	subs	r3, r2, r3
 8003458:	2b64      	cmp	r3, #100	@ 0x64
 800345a:	d902      	bls.n	8003462 <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 800345c:	2303      	movs	r3, #3
 800345e:	f000 bec4 	b.w	80041ea <HAL_RCC_OscConfig+0x100e>
 8003462:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003466:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800346a:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 800346e:	fa93 f3a3 	rbit	r3, r3
 8003472:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8003476:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800347a:	fab3 f383 	clz	r3, r3
 800347e:	b2db      	uxtb	r3, r3
 8003480:	2b3f      	cmp	r3, #63	@ 0x3f
 8003482:	d802      	bhi.n	800348a <HAL_RCC_OscConfig+0x2ae>
 8003484:	4b19      	ldr	r3, [pc, #100]	@ (80034ec <HAL_RCC_OscConfig+0x310>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	e015      	b.n	80034b6 <HAL_RCC_OscConfig+0x2da>
 800348a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800348e:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003492:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8003496:	fa93 f3a3 	rbit	r3, r3
 800349a:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 800349e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80034a2:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 80034a6:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80034aa:	fa93 f3a3 	rbit	r3, r3
 80034ae:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 80034b2:	4b0e      	ldr	r3, [pc, #56]	@ (80034ec <HAL_RCC_OscConfig+0x310>)
 80034b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034b6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80034ba:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 80034be:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 80034c2:	fa92 f2a2 	rbit	r2, r2
 80034c6:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 80034ca:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 80034ce:	fab2 f282 	clz	r2, r2
 80034d2:	b2d2      	uxtb	r2, r2
 80034d4:	f042 0220 	orr.w	r2, r2, #32
 80034d8:	b2d2      	uxtb	r2, r2
 80034da:	f002 021f 	and.w	r2, r2, #31
 80034de:	2101      	movs	r1, #1
 80034e0:	fa01 f202 	lsl.w	r2, r1, r2
 80034e4:	4013      	ands	r3, r2
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d1b0      	bne.n	800344c <HAL_RCC_OscConfig+0x270>
 80034ea:	e002      	b.n	80034f2 <HAL_RCC_OscConfig+0x316>
 80034ec:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80034f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034f6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f003 0302 	and.w	r3, r3, #2
 8003502:	2b00      	cmp	r3, #0
 8003504:	f000 816c 	beq.w	80037e0 <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003508:	4bcc      	ldr	r3, [pc, #816]	@ (800383c <HAL_RCC_OscConfig+0x660>)
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	f003 030c 	and.w	r3, r3, #12
 8003510:	2b00      	cmp	r3, #0
 8003512:	d00b      	beq.n	800352c <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003514:	4bc9      	ldr	r3, [pc, #804]	@ (800383c <HAL_RCC_OscConfig+0x660>)
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	f003 030c 	and.w	r3, r3, #12
 800351c:	2b08      	cmp	r3, #8
 800351e:	d16d      	bne.n	80035fc <HAL_RCC_OscConfig+0x420>
 8003520:	4bc6      	ldr	r3, [pc, #792]	@ (800383c <HAL_RCC_OscConfig+0x660>)
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003528:	2b00      	cmp	r3, #0
 800352a:	d167      	bne.n	80035fc <HAL_RCC_OscConfig+0x420>
 800352c:	2302      	movs	r3, #2
 800352e:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003532:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8003536:	fa93 f3a3 	rbit	r3, r3
 800353a:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 800353e:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003542:	fab3 f383 	clz	r3, r3
 8003546:	b2db      	uxtb	r3, r3
 8003548:	2b3f      	cmp	r3, #63	@ 0x3f
 800354a:	d802      	bhi.n	8003552 <HAL_RCC_OscConfig+0x376>
 800354c:	4bbb      	ldr	r3, [pc, #748]	@ (800383c <HAL_RCC_OscConfig+0x660>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	e013      	b.n	800357a <HAL_RCC_OscConfig+0x39e>
 8003552:	2302      	movs	r3, #2
 8003554:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003558:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 800355c:	fa93 f3a3 	rbit	r3, r3
 8003560:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8003564:	2302      	movs	r3, #2
 8003566:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 800356a:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 800356e:	fa93 f3a3 	rbit	r3, r3
 8003572:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8003576:	4bb1      	ldr	r3, [pc, #708]	@ (800383c <HAL_RCC_OscConfig+0x660>)
 8003578:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800357a:	2202      	movs	r2, #2
 800357c:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8003580:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8003584:	fa92 f2a2 	rbit	r2, r2
 8003588:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 800358c:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8003590:	fab2 f282 	clz	r2, r2
 8003594:	b2d2      	uxtb	r2, r2
 8003596:	f042 0220 	orr.w	r2, r2, #32
 800359a:	b2d2      	uxtb	r2, r2
 800359c:	f002 021f 	and.w	r2, r2, #31
 80035a0:	2101      	movs	r1, #1
 80035a2:	fa01 f202 	lsl.w	r2, r1, r2
 80035a6:	4013      	ands	r3, r2
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d00a      	beq.n	80035c2 <HAL_RCC_OscConfig+0x3e6>
 80035ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035b0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	691b      	ldr	r3, [r3, #16]
 80035b8:	2b01      	cmp	r3, #1
 80035ba:	d002      	beq.n	80035c2 <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 80035bc:	2301      	movs	r3, #1
 80035be:	f000 be14 	b.w	80041ea <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035c2:	4b9e      	ldr	r3, [pc, #632]	@ (800383c <HAL_RCC_OscConfig+0x660>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80035ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035ce:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	695b      	ldr	r3, [r3, #20]
 80035d6:	21f8      	movs	r1, #248	@ 0xf8
 80035d8:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035dc:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 80035e0:	fa91 f1a1 	rbit	r1, r1
 80035e4:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 80035e8:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 80035ec:	fab1 f181 	clz	r1, r1
 80035f0:	b2c9      	uxtb	r1, r1
 80035f2:	408b      	lsls	r3, r1
 80035f4:	4991      	ldr	r1, [pc, #580]	@ (800383c <HAL_RCC_OscConfig+0x660>)
 80035f6:	4313      	orrs	r3, r2
 80035f8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80035fa:	e0f1      	b.n	80037e0 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80035fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003600:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	691b      	ldr	r3, [r3, #16]
 8003608:	2b00      	cmp	r3, #0
 800360a:	f000 8083 	beq.w	8003714 <HAL_RCC_OscConfig+0x538>
 800360e:	2301      	movs	r3, #1
 8003610:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003614:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8003618:	fa93 f3a3 	rbit	r3, r3
 800361c:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8003620:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003624:	fab3 f383 	clz	r3, r3
 8003628:	b2db      	uxtb	r3, r3
 800362a:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800362e:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003632:	009b      	lsls	r3, r3, #2
 8003634:	461a      	mov	r2, r3
 8003636:	2301      	movs	r3, #1
 8003638:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800363a:	f7fe fd0b 	bl	8002054 <HAL_GetTick>
 800363e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003642:	e00a      	b.n	800365a <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003644:	f7fe fd06 	bl	8002054 <HAL_GetTick>
 8003648:	4602      	mov	r2, r0
 800364a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800364e:	1ad3      	subs	r3, r2, r3
 8003650:	2b02      	cmp	r3, #2
 8003652:	d902      	bls.n	800365a <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 8003654:	2303      	movs	r3, #3
 8003656:	f000 bdc8 	b.w	80041ea <HAL_RCC_OscConfig+0x100e>
 800365a:	2302      	movs	r3, #2
 800365c:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003660:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8003664:	fa93 f3a3 	rbit	r3, r3
 8003668:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 800366c:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003670:	fab3 f383 	clz	r3, r3
 8003674:	b2db      	uxtb	r3, r3
 8003676:	2b3f      	cmp	r3, #63	@ 0x3f
 8003678:	d802      	bhi.n	8003680 <HAL_RCC_OscConfig+0x4a4>
 800367a:	4b70      	ldr	r3, [pc, #448]	@ (800383c <HAL_RCC_OscConfig+0x660>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	e013      	b.n	80036a8 <HAL_RCC_OscConfig+0x4cc>
 8003680:	2302      	movs	r3, #2
 8003682:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003686:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 800368a:	fa93 f3a3 	rbit	r3, r3
 800368e:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8003692:	2302      	movs	r3, #2
 8003694:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8003698:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800369c:	fa93 f3a3 	rbit	r3, r3
 80036a0:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 80036a4:	4b65      	ldr	r3, [pc, #404]	@ (800383c <HAL_RCC_OscConfig+0x660>)
 80036a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036a8:	2202      	movs	r2, #2
 80036aa:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 80036ae:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 80036b2:	fa92 f2a2 	rbit	r2, r2
 80036b6:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 80036ba:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 80036be:	fab2 f282 	clz	r2, r2
 80036c2:	b2d2      	uxtb	r2, r2
 80036c4:	f042 0220 	orr.w	r2, r2, #32
 80036c8:	b2d2      	uxtb	r2, r2
 80036ca:	f002 021f 	and.w	r2, r2, #31
 80036ce:	2101      	movs	r1, #1
 80036d0:	fa01 f202 	lsl.w	r2, r1, r2
 80036d4:	4013      	ands	r3, r2
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d0b4      	beq.n	8003644 <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036da:	4b58      	ldr	r3, [pc, #352]	@ (800383c <HAL_RCC_OscConfig+0x660>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80036e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036e6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	695b      	ldr	r3, [r3, #20]
 80036ee:	21f8      	movs	r1, #248	@ 0xf8
 80036f0:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036f4:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 80036f8:	fa91 f1a1 	rbit	r1, r1
 80036fc:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8003700:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8003704:	fab1 f181 	clz	r1, r1
 8003708:	b2c9      	uxtb	r1, r1
 800370a:	408b      	lsls	r3, r1
 800370c:	494b      	ldr	r1, [pc, #300]	@ (800383c <HAL_RCC_OscConfig+0x660>)
 800370e:	4313      	orrs	r3, r2
 8003710:	600b      	str	r3, [r1, #0]
 8003712:	e065      	b.n	80037e0 <HAL_RCC_OscConfig+0x604>
 8003714:	2301      	movs	r3, #1
 8003716:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800371a:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800371e:	fa93 f3a3 	rbit	r3, r3
 8003722:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8003726:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800372a:	fab3 f383 	clz	r3, r3
 800372e:	b2db      	uxtb	r3, r3
 8003730:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003734:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003738:	009b      	lsls	r3, r3, #2
 800373a:	461a      	mov	r2, r3
 800373c:	2300      	movs	r3, #0
 800373e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003740:	f7fe fc88 	bl	8002054 <HAL_GetTick>
 8003744:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003748:	e00a      	b.n	8003760 <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800374a:	f7fe fc83 	bl	8002054 <HAL_GetTick>
 800374e:	4602      	mov	r2, r0
 8003750:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003754:	1ad3      	subs	r3, r2, r3
 8003756:	2b02      	cmp	r3, #2
 8003758:	d902      	bls.n	8003760 <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 800375a:	2303      	movs	r3, #3
 800375c:	f000 bd45 	b.w	80041ea <HAL_RCC_OscConfig+0x100e>
 8003760:	2302      	movs	r3, #2
 8003762:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003766:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800376a:	fa93 f3a3 	rbit	r3, r3
 800376e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8003772:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003776:	fab3 f383 	clz	r3, r3
 800377a:	b2db      	uxtb	r3, r3
 800377c:	2b3f      	cmp	r3, #63	@ 0x3f
 800377e:	d802      	bhi.n	8003786 <HAL_RCC_OscConfig+0x5aa>
 8003780:	4b2e      	ldr	r3, [pc, #184]	@ (800383c <HAL_RCC_OscConfig+0x660>)
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	e013      	b.n	80037ae <HAL_RCC_OscConfig+0x5d2>
 8003786:	2302      	movs	r3, #2
 8003788:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800378c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8003790:	fa93 f3a3 	rbit	r3, r3
 8003794:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8003798:	2302      	movs	r3, #2
 800379a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 800379e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80037a2:	fa93 f3a3 	rbit	r3, r3
 80037a6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80037aa:	4b24      	ldr	r3, [pc, #144]	@ (800383c <HAL_RCC_OscConfig+0x660>)
 80037ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037ae:	2202      	movs	r2, #2
 80037b0:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 80037b4:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80037b8:	fa92 f2a2 	rbit	r2, r2
 80037bc:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 80037c0:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 80037c4:	fab2 f282 	clz	r2, r2
 80037c8:	b2d2      	uxtb	r2, r2
 80037ca:	f042 0220 	orr.w	r2, r2, #32
 80037ce:	b2d2      	uxtb	r2, r2
 80037d0:	f002 021f 	and.w	r2, r2, #31
 80037d4:	2101      	movs	r1, #1
 80037d6:	fa01 f202 	lsl.w	r2, r1, r2
 80037da:	4013      	ands	r3, r2
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d1b4      	bne.n	800374a <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80037e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037e4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f003 0308 	and.w	r3, r3, #8
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	f000 8115 	beq.w	8003a20 <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80037f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037fa:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	699b      	ldr	r3, [r3, #24]
 8003802:	2b00      	cmp	r3, #0
 8003804:	d07e      	beq.n	8003904 <HAL_RCC_OscConfig+0x728>
 8003806:	2301      	movs	r3, #1
 8003808:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800380c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8003810:	fa93 f3a3 	rbit	r3, r3
 8003814:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8003818:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800381c:	fab3 f383 	clz	r3, r3
 8003820:	b2db      	uxtb	r3, r3
 8003822:	461a      	mov	r2, r3
 8003824:	4b06      	ldr	r3, [pc, #24]	@ (8003840 <HAL_RCC_OscConfig+0x664>)
 8003826:	4413      	add	r3, r2
 8003828:	009b      	lsls	r3, r3, #2
 800382a:	461a      	mov	r2, r3
 800382c:	2301      	movs	r3, #1
 800382e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003830:	f7fe fc10 	bl	8002054 <HAL_GetTick>
 8003834:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003838:	e00f      	b.n	800385a <HAL_RCC_OscConfig+0x67e>
 800383a:	bf00      	nop
 800383c:	40021000 	.word	0x40021000
 8003840:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003844:	f7fe fc06 	bl	8002054 <HAL_GetTick>
 8003848:	4602      	mov	r2, r0
 800384a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800384e:	1ad3      	subs	r3, r2, r3
 8003850:	2b02      	cmp	r3, #2
 8003852:	d902      	bls.n	800385a <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 8003854:	2303      	movs	r3, #3
 8003856:	f000 bcc8 	b.w	80041ea <HAL_RCC_OscConfig+0x100e>
 800385a:	2302      	movs	r3, #2
 800385c:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003860:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8003864:	fa93 f3a3 	rbit	r3, r3
 8003868:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800386c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003870:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003874:	2202      	movs	r2, #2
 8003876:	601a      	str	r2, [r3, #0]
 8003878:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800387c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	fa93 f2a3 	rbit	r2, r3
 8003886:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800388a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800388e:	601a      	str	r2, [r3, #0]
 8003890:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003894:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003898:	2202      	movs	r2, #2
 800389a:	601a      	str	r2, [r3, #0]
 800389c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038a0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	fa93 f2a3 	rbit	r2, r3
 80038aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038ae:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80038b2:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038b4:	4bb0      	ldr	r3, [pc, #704]	@ (8003b78 <HAL_RCC_OscConfig+0x99c>)
 80038b6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80038b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038bc:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80038c0:	2102      	movs	r1, #2
 80038c2:	6019      	str	r1, [r3, #0]
 80038c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038c8:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	fa93 f1a3 	rbit	r1, r3
 80038d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038d6:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80038da:	6019      	str	r1, [r3, #0]
  return result;
 80038dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038e0:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	fab3 f383 	clz	r3, r3
 80038ea:	b2db      	uxtb	r3, r3
 80038ec:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80038f0:	b2db      	uxtb	r3, r3
 80038f2:	f003 031f 	and.w	r3, r3, #31
 80038f6:	2101      	movs	r1, #1
 80038f8:	fa01 f303 	lsl.w	r3, r1, r3
 80038fc:	4013      	ands	r3, r2
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d0a0      	beq.n	8003844 <HAL_RCC_OscConfig+0x668>
 8003902:	e08d      	b.n	8003a20 <HAL_RCC_OscConfig+0x844>
 8003904:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003908:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800390c:	2201      	movs	r2, #1
 800390e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003910:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003914:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	fa93 f2a3 	rbit	r2, r3
 800391e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003922:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003926:	601a      	str	r2, [r3, #0]
  return result;
 8003928:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800392c:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003930:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003932:	fab3 f383 	clz	r3, r3
 8003936:	b2db      	uxtb	r3, r3
 8003938:	461a      	mov	r2, r3
 800393a:	4b90      	ldr	r3, [pc, #576]	@ (8003b7c <HAL_RCC_OscConfig+0x9a0>)
 800393c:	4413      	add	r3, r2
 800393e:	009b      	lsls	r3, r3, #2
 8003940:	461a      	mov	r2, r3
 8003942:	2300      	movs	r3, #0
 8003944:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003946:	f7fe fb85 	bl	8002054 <HAL_GetTick>
 800394a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800394e:	e00a      	b.n	8003966 <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003950:	f7fe fb80 	bl	8002054 <HAL_GetTick>
 8003954:	4602      	mov	r2, r0
 8003956:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800395a:	1ad3      	subs	r3, r2, r3
 800395c:	2b02      	cmp	r3, #2
 800395e:	d902      	bls.n	8003966 <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 8003960:	2303      	movs	r3, #3
 8003962:	f000 bc42 	b.w	80041ea <HAL_RCC_OscConfig+0x100e>
 8003966:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800396a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800396e:	2202      	movs	r2, #2
 8003970:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003972:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003976:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	fa93 f2a3 	rbit	r2, r3
 8003980:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003984:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8003988:	601a      	str	r2, [r3, #0]
 800398a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800398e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003992:	2202      	movs	r2, #2
 8003994:	601a      	str	r2, [r3, #0]
 8003996:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800399a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	fa93 f2a3 	rbit	r2, r3
 80039a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039a8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80039ac:	601a      	str	r2, [r3, #0]
 80039ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039b2:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80039b6:	2202      	movs	r2, #2
 80039b8:	601a      	str	r2, [r3, #0]
 80039ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039be:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	fa93 f2a3 	rbit	r2, r3
 80039c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039cc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80039d0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039d2:	4b69      	ldr	r3, [pc, #420]	@ (8003b78 <HAL_RCC_OscConfig+0x99c>)
 80039d4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80039d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039da:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80039de:	2102      	movs	r1, #2
 80039e0:	6019      	str	r1, [r3, #0]
 80039e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039e6:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	fa93 f1a3 	rbit	r1, r3
 80039f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039f4:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80039f8:	6019      	str	r1, [r3, #0]
  return result;
 80039fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039fe:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	fab3 f383 	clz	r3, r3
 8003a08:	b2db      	uxtb	r3, r3
 8003a0a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003a0e:	b2db      	uxtb	r3, r3
 8003a10:	f003 031f 	and.w	r3, r3, #31
 8003a14:	2101      	movs	r1, #1
 8003a16:	fa01 f303 	lsl.w	r3, r1, r3
 8003a1a:	4013      	ands	r3, r2
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d197      	bne.n	8003950 <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a20:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a24:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f003 0304 	and.w	r3, r3, #4
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	f000 819e 	beq.w	8003d72 <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a36:	2300      	movs	r3, #0
 8003a38:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a3c:	4b4e      	ldr	r3, [pc, #312]	@ (8003b78 <HAL_RCC_OscConfig+0x99c>)
 8003a3e:	69db      	ldr	r3, [r3, #28]
 8003a40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d116      	bne.n	8003a76 <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a48:	4b4b      	ldr	r3, [pc, #300]	@ (8003b78 <HAL_RCC_OscConfig+0x99c>)
 8003a4a:	69db      	ldr	r3, [r3, #28]
 8003a4c:	4a4a      	ldr	r2, [pc, #296]	@ (8003b78 <HAL_RCC_OscConfig+0x99c>)
 8003a4e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a52:	61d3      	str	r3, [r2, #28]
 8003a54:	4b48      	ldr	r3, [pc, #288]	@ (8003b78 <HAL_RCC_OscConfig+0x99c>)
 8003a56:	69db      	ldr	r3, [r3, #28]
 8003a58:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8003a5c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a60:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8003a64:	601a      	str	r2, [r3, #0]
 8003a66:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a6a:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8003a6e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8003a70:	2301      	movs	r3, #1
 8003a72:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a76:	4b42      	ldr	r3, [pc, #264]	@ (8003b80 <HAL_RCC_OscConfig+0x9a4>)
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d11a      	bne.n	8003ab8 <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003a82:	4b3f      	ldr	r3, [pc, #252]	@ (8003b80 <HAL_RCC_OscConfig+0x9a4>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	4a3e      	ldr	r2, [pc, #248]	@ (8003b80 <HAL_RCC_OscConfig+0x9a4>)
 8003a88:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a8c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a8e:	f7fe fae1 	bl	8002054 <HAL_GetTick>
 8003a92:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a96:	e009      	b.n	8003aac <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a98:	f7fe fadc 	bl	8002054 <HAL_GetTick>
 8003a9c:	4602      	mov	r2, r0
 8003a9e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003aa2:	1ad3      	subs	r3, r2, r3
 8003aa4:	2b64      	cmp	r3, #100	@ 0x64
 8003aa6:	d901      	bls.n	8003aac <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 8003aa8:	2303      	movs	r3, #3
 8003aaa:	e39e      	b.n	80041ea <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003aac:	4b34      	ldr	r3, [pc, #208]	@ (8003b80 <HAL_RCC_OscConfig+0x9a4>)
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d0ef      	beq.n	8003a98 <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ab8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003abc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	68db      	ldr	r3, [r3, #12]
 8003ac4:	2b01      	cmp	r3, #1
 8003ac6:	d106      	bne.n	8003ad6 <HAL_RCC_OscConfig+0x8fa>
 8003ac8:	4b2b      	ldr	r3, [pc, #172]	@ (8003b78 <HAL_RCC_OscConfig+0x99c>)
 8003aca:	6a1b      	ldr	r3, [r3, #32]
 8003acc:	4a2a      	ldr	r2, [pc, #168]	@ (8003b78 <HAL_RCC_OscConfig+0x99c>)
 8003ace:	f043 0301 	orr.w	r3, r3, #1
 8003ad2:	6213      	str	r3, [r2, #32]
 8003ad4:	e035      	b.n	8003b42 <HAL_RCC_OscConfig+0x966>
 8003ad6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ada:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	68db      	ldr	r3, [r3, #12]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d10c      	bne.n	8003b00 <HAL_RCC_OscConfig+0x924>
 8003ae6:	4b24      	ldr	r3, [pc, #144]	@ (8003b78 <HAL_RCC_OscConfig+0x99c>)
 8003ae8:	6a1b      	ldr	r3, [r3, #32]
 8003aea:	4a23      	ldr	r2, [pc, #140]	@ (8003b78 <HAL_RCC_OscConfig+0x99c>)
 8003aec:	f023 0301 	bic.w	r3, r3, #1
 8003af0:	6213      	str	r3, [r2, #32]
 8003af2:	4b21      	ldr	r3, [pc, #132]	@ (8003b78 <HAL_RCC_OscConfig+0x99c>)
 8003af4:	6a1b      	ldr	r3, [r3, #32]
 8003af6:	4a20      	ldr	r2, [pc, #128]	@ (8003b78 <HAL_RCC_OscConfig+0x99c>)
 8003af8:	f023 0304 	bic.w	r3, r3, #4
 8003afc:	6213      	str	r3, [r2, #32]
 8003afe:	e020      	b.n	8003b42 <HAL_RCC_OscConfig+0x966>
 8003b00:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b04:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	68db      	ldr	r3, [r3, #12]
 8003b0c:	2b05      	cmp	r3, #5
 8003b0e:	d10c      	bne.n	8003b2a <HAL_RCC_OscConfig+0x94e>
 8003b10:	4b19      	ldr	r3, [pc, #100]	@ (8003b78 <HAL_RCC_OscConfig+0x99c>)
 8003b12:	6a1b      	ldr	r3, [r3, #32]
 8003b14:	4a18      	ldr	r2, [pc, #96]	@ (8003b78 <HAL_RCC_OscConfig+0x99c>)
 8003b16:	f043 0304 	orr.w	r3, r3, #4
 8003b1a:	6213      	str	r3, [r2, #32]
 8003b1c:	4b16      	ldr	r3, [pc, #88]	@ (8003b78 <HAL_RCC_OscConfig+0x99c>)
 8003b1e:	6a1b      	ldr	r3, [r3, #32]
 8003b20:	4a15      	ldr	r2, [pc, #84]	@ (8003b78 <HAL_RCC_OscConfig+0x99c>)
 8003b22:	f043 0301 	orr.w	r3, r3, #1
 8003b26:	6213      	str	r3, [r2, #32]
 8003b28:	e00b      	b.n	8003b42 <HAL_RCC_OscConfig+0x966>
 8003b2a:	4b13      	ldr	r3, [pc, #76]	@ (8003b78 <HAL_RCC_OscConfig+0x99c>)
 8003b2c:	6a1b      	ldr	r3, [r3, #32]
 8003b2e:	4a12      	ldr	r2, [pc, #72]	@ (8003b78 <HAL_RCC_OscConfig+0x99c>)
 8003b30:	f023 0301 	bic.w	r3, r3, #1
 8003b34:	6213      	str	r3, [r2, #32]
 8003b36:	4b10      	ldr	r3, [pc, #64]	@ (8003b78 <HAL_RCC_OscConfig+0x99c>)
 8003b38:	6a1b      	ldr	r3, [r3, #32]
 8003b3a:	4a0f      	ldr	r2, [pc, #60]	@ (8003b78 <HAL_RCC_OscConfig+0x99c>)
 8003b3c:	f023 0304 	bic.w	r3, r3, #4
 8003b40:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003b42:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b46:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	68db      	ldr	r3, [r3, #12]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	f000 8087 	beq.w	8003c62 <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b54:	f7fe fa7e 	bl	8002054 <HAL_GetTick>
 8003b58:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b5c:	e012      	b.n	8003b84 <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b5e:	f7fe fa79 	bl	8002054 <HAL_GetTick>
 8003b62:	4602      	mov	r2, r0
 8003b64:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003b68:	1ad3      	subs	r3, r2, r3
 8003b6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d908      	bls.n	8003b84 <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 8003b72:	2303      	movs	r3, #3
 8003b74:	e339      	b.n	80041ea <HAL_RCC_OscConfig+0x100e>
 8003b76:	bf00      	nop
 8003b78:	40021000 	.word	0x40021000
 8003b7c:	10908120 	.word	0x10908120
 8003b80:	40007000 	.word	0x40007000
 8003b84:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b88:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003b8c:	2202      	movs	r2, #2
 8003b8e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b90:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b94:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	fa93 f2a3 	rbit	r2, r3
 8003b9e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ba2:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003ba6:	601a      	str	r2, [r3, #0]
 8003ba8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bac:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003bb0:	2202      	movs	r2, #2
 8003bb2:	601a      	str	r2, [r3, #0]
 8003bb4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bb8:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	fa93 f2a3 	rbit	r2, r3
 8003bc2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bc6:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003bca:	601a      	str	r2, [r3, #0]
  return result;
 8003bcc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bd0:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003bd4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bd6:	fab3 f383 	clz	r3, r3
 8003bda:	b2db      	uxtb	r3, r3
 8003bdc:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8003be0:	b2db      	uxtb	r3, r3
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d102      	bne.n	8003bec <HAL_RCC_OscConfig+0xa10>
 8003be6:	4b98      	ldr	r3, [pc, #608]	@ (8003e48 <HAL_RCC_OscConfig+0xc6c>)
 8003be8:	6a1b      	ldr	r3, [r3, #32]
 8003bea:	e013      	b.n	8003c14 <HAL_RCC_OscConfig+0xa38>
 8003bec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bf0:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003bf4:	2202      	movs	r2, #2
 8003bf6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bf8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bfc:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	fa93 f2a3 	rbit	r2, r3
 8003c06:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c0a:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8003c0e:	601a      	str	r2, [r3, #0]
 8003c10:	4b8d      	ldr	r3, [pc, #564]	@ (8003e48 <HAL_RCC_OscConfig+0xc6c>)
 8003c12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c14:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003c18:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8003c1c:	2102      	movs	r1, #2
 8003c1e:	6011      	str	r1, [r2, #0]
 8003c20:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003c24:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8003c28:	6812      	ldr	r2, [r2, #0]
 8003c2a:	fa92 f1a2 	rbit	r1, r2
 8003c2e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003c32:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8003c36:	6011      	str	r1, [r2, #0]
  return result;
 8003c38:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003c3c:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8003c40:	6812      	ldr	r2, [r2, #0]
 8003c42:	fab2 f282 	clz	r2, r2
 8003c46:	b2d2      	uxtb	r2, r2
 8003c48:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003c4c:	b2d2      	uxtb	r2, r2
 8003c4e:	f002 021f 	and.w	r2, r2, #31
 8003c52:	2101      	movs	r1, #1
 8003c54:	fa01 f202 	lsl.w	r2, r1, r2
 8003c58:	4013      	ands	r3, r2
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	f43f af7f 	beq.w	8003b5e <HAL_RCC_OscConfig+0x982>
 8003c60:	e07d      	b.n	8003d5e <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c62:	f7fe f9f7 	bl	8002054 <HAL_GetTick>
 8003c66:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c6a:	e00b      	b.n	8003c84 <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c6c:	f7fe f9f2 	bl	8002054 <HAL_GetTick>
 8003c70:	4602      	mov	r2, r0
 8003c72:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003c76:	1ad3      	subs	r3, r2, r3
 8003c78:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	d901      	bls.n	8003c84 <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 8003c80:	2303      	movs	r3, #3
 8003c82:	e2b2      	b.n	80041ea <HAL_RCC_OscConfig+0x100e>
 8003c84:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c88:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8003c8c:	2202      	movs	r2, #2
 8003c8e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c90:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c94:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	fa93 f2a3 	rbit	r2, r3
 8003c9e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ca2:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8003ca6:	601a      	str	r2, [r3, #0]
 8003ca8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cac:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8003cb0:	2202      	movs	r2, #2
 8003cb2:	601a      	str	r2, [r3, #0]
 8003cb4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cb8:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	fa93 f2a3 	rbit	r2, r3
 8003cc2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cc6:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8003cca:	601a      	str	r2, [r3, #0]
  return result;
 8003ccc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cd0:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8003cd4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003cd6:	fab3 f383 	clz	r3, r3
 8003cda:	b2db      	uxtb	r3, r3
 8003cdc:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8003ce0:	b2db      	uxtb	r3, r3
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d102      	bne.n	8003cec <HAL_RCC_OscConfig+0xb10>
 8003ce6:	4b58      	ldr	r3, [pc, #352]	@ (8003e48 <HAL_RCC_OscConfig+0xc6c>)
 8003ce8:	6a1b      	ldr	r3, [r3, #32]
 8003cea:	e013      	b.n	8003d14 <HAL_RCC_OscConfig+0xb38>
 8003cec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cf0:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8003cf4:	2202      	movs	r2, #2
 8003cf6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cf8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cfc:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	fa93 f2a3 	rbit	r2, r3
 8003d06:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d0a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003d0e:	601a      	str	r2, [r3, #0]
 8003d10:	4b4d      	ldr	r3, [pc, #308]	@ (8003e48 <HAL_RCC_OscConfig+0xc6c>)
 8003d12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d14:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003d18:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8003d1c:	2102      	movs	r1, #2
 8003d1e:	6011      	str	r1, [r2, #0]
 8003d20:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003d24:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8003d28:	6812      	ldr	r2, [r2, #0]
 8003d2a:	fa92 f1a2 	rbit	r1, r2
 8003d2e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003d32:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003d36:	6011      	str	r1, [r2, #0]
  return result;
 8003d38:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003d3c:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003d40:	6812      	ldr	r2, [r2, #0]
 8003d42:	fab2 f282 	clz	r2, r2
 8003d46:	b2d2      	uxtb	r2, r2
 8003d48:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003d4c:	b2d2      	uxtb	r2, r2
 8003d4e:	f002 021f 	and.w	r2, r2, #31
 8003d52:	2101      	movs	r1, #1
 8003d54:	fa01 f202 	lsl.w	r2, r1, r2
 8003d58:	4013      	ands	r3, r2
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d186      	bne.n	8003c6c <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003d5e:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8003d62:	2b01      	cmp	r3, #1
 8003d64:	d105      	bne.n	8003d72 <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d66:	4b38      	ldr	r3, [pc, #224]	@ (8003e48 <HAL_RCC_OscConfig+0xc6c>)
 8003d68:	69db      	ldr	r3, [r3, #28]
 8003d6a:	4a37      	ldr	r2, [pc, #220]	@ (8003e48 <HAL_RCC_OscConfig+0xc6c>)
 8003d6c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d70:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d72:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d76:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	69db      	ldr	r3, [r3, #28]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	f000 8232 	beq.w	80041e8 <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003d84:	4b30      	ldr	r3, [pc, #192]	@ (8003e48 <HAL_RCC_OscConfig+0xc6c>)
 8003d86:	685b      	ldr	r3, [r3, #4]
 8003d88:	f003 030c 	and.w	r3, r3, #12
 8003d8c:	2b08      	cmp	r3, #8
 8003d8e:	f000 8201 	beq.w	8004194 <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003d92:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d96:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	69db      	ldr	r3, [r3, #28]
 8003d9e:	2b02      	cmp	r3, #2
 8003da0:	f040 8157 	bne.w	8004052 <HAL_RCC_OscConfig+0xe76>
 8003da4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003da8:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8003dac:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003db0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003db2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003db6:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	fa93 f2a3 	rbit	r2, r3
 8003dc0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003dc4:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8003dc8:	601a      	str	r2, [r3, #0]
  return result;
 8003dca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003dce:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8003dd2:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dd4:	fab3 f383 	clz	r3, r3
 8003dd8:	b2db      	uxtb	r3, r3
 8003dda:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003dde:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003de2:	009b      	lsls	r3, r3, #2
 8003de4:	461a      	mov	r2, r3
 8003de6:	2300      	movs	r3, #0
 8003de8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dea:	f7fe f933 	bl	8002054 <HAL_GetTick>
 8003dee:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003df2:	e009      	b.n	8003e08 <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003df4:	f7fe f92e 	bl	8002054 <HAL_GetTick>
 8003df8:	4602      	mov	r2, r0
 8003dfa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003dfe:	1ad3      	subs	r3, r2, r3
 8003e00:	2b02      	cmp	r3, #2
 8003e02:	d901      	bls.n	8003e08 <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 8003e04:	2303      	movs	r3, #3
 8003e06:	e1f0      	b.n	80041ea <HAL_RCC_OscConfig+0x100e>
 8003e08:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e0c:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8003e10:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003e14:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e16:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e1a:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	fa93 f2a3 	rbit	r2, r3
 8003e24:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e28:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8003e2c:	601a      	str	r2, [r3, #0]
  return result;
 8003e2e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e32:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8003e36:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e38:	fab3 f383 	clz	r3, r3
 8003e3c:	b2db      	uxtb	r3, r3
 8003e3e:	2b3f      	cmp	r3, #63	@ 0x3f
 8003e40:	d804      	bhi.n	8003e4c <HAL_RCC_OscConfig+0xc70>
 8003e42:	4b01      	ldr	r3, [pc, #4]	@ (8003e48 <HAL_RCC_OscConfig+0xc6c>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	e029      	b.n	8003e9c <HAL_RCC_OscConfig+0xcc0>
 8003e48:	40021000 	.word	0x40021000
 8003e4c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e50:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8003e54:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003e58:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e5a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e5e:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	fa93 f2a3 	rbit	r2, r3
 8003e68:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e6c:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8003e70:	601a      	str	r2, [r3, #0]
 8003e72:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e76:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8003e7a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003e7e:	601a      	str	r2, [r3, #0]
 8003e80:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e84:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	fa93 f2a3 	rbit	r2, r3
 8003e8e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e92:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8003e96:	601a      	str	r2, [r3, #0]
 8003e98:	4bc3      	ldr	r3, [pc, #780]	@ (80041a8 <HAL_RCC_OscConfig+0xfcc>)
 8003e9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e9c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003ea0:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8003ea4:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003ea8:	6011      	str	r1, [r2, #0]
 8003eaa:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003eae:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8003eb2:	6812      	ldr	r2, [r2, #0]
 8003eb4:	fa92 f1a2 	rbit	r1, r2
 8003eb8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003ebc:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8003ec0:	6011      	str	r1, [r2, #0]
  return result;
 8003ec2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003ec6:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8003eca:	6812      	ldr	r2, [r2, #0]
 8003ecc:	fab2 f282 	clz	r2, r2
 8003ed0:	b2d2      	uxtb	r2, r2
 8003ed2:	f042 0220 	orr.w	r2, r2, #32
 8003ed6:	b2d2      	uxtb	r2, r2
 8003ed8:	f002 021f 	and.w	r2, r2, #31
 8003edc:	2101      	movs	r1, #1
 8003ede:	fa01 f202 	lsl.w	r2, r1, r2
 8003ee2:	4013      	ands	r3, r2
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d185      	bne.n	8003df4 <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003ee8:	4baf      	ldr	r3, [pc, #700]	@ (80041a8 <HAL_RCC_OscConfig+0xfcc>)
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003ef0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ef4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8003efc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f00:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	6a1b      	ldr	r3, [r3, #32]
 8003f08:	430b      	orrs	r3, r1
 8003f0a:	49a7      	ldr	r1, [pc, #668]	@ (80041a8 <HAL_RCC_OscConfig+0xfcc>)
 8003f0c:	4313      	orrs	r3, r2
 8003f0e:	604b      	str	r3, [r1, #4]
 8003f10:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f14:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8003f18:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003f1c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f1e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f22:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	fa93 f2a3 	rbit	r2, r3
 8003f2c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f30:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8003f34:	601a      	str	r2, [r3, #0]
  return result;
 8003f36:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f3a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8003f3e:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f40:	fab3 f383 	clz	r3, r3
 8003f44:	b2db      	uxtb	r3, r3
 8003f46:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003f4a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003f4e:	009b      	lsls	r3, r3, #2
 8003f50:	461a      	mov	r2, r3
 8003f52:	2301      	movs	r3, #1
 8003f54:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f56:	f7fe f87d 	bl	8002054 <HAL_GetTick>
 8003f5a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003f5e:	e009      	b.n	8003f74 <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f60:	f7fe f878 	bl	8002054 <HAL_GetTick>
 8003f64:	4602      	mov	r2, r0
 8003f66:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003f6a:	1ad3      	subs	r3, r2, r3
 8003f6c:	2b02      	cmp	r3, #2
 8003f6e:	d901      	bls.n	8003f74 <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 8003f70:	2303      	movs	r3, #3
 8003f72:	e13a      	b.n	80041ea <HAL_RCC_OscConfig+0x100e>
 8003f74:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f78:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8003f7c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003f80:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f82:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f86:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	fa93 f2a3 	rbit	r2, r3
 8003f90:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f94:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8003f98:	601a      	str	r2, [r3, #0]
  return result;
 8003f9a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f9e:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8003fa2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003fa4:	fab3 f383 	clz	r3, r3
 8003fa8:	b2db      	uxtb	r3, r3
 8003faa:	2b3f      	cmp	r3, #63	@ 0x3f
 8003fac:	d802      	bhi.n	8003fb4 <HAL_RCC_OscConfig+0xdd8>
 8003fae:	4b7e      	ldr	r3, [pc, #504]	@ (80041a8 <HAL_RCC_OscConfig+0xfcc>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	e027      	b.n	8004004 <HAL_RCC_OscConfig+0xe28>
 8003fb4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fb8:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8003fbc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003fc0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fc2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fc6:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	fa93 f2a3 	rbit	r2, r3
 8003fd0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fd4:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8003fd8:	601a      	str	r2, [r3, #0]
 8003fda:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fde:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8003fe2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003fe6:	601a      	str	r2, [r3, #0]
 8003fe8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fec:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	fa93 f2a3 	rbit	r2, r3
 8003ff6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ffa:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8003ffe:	601a      	str	r2, [r3, #0]
 8004000:	4b69      	ldr	r3, [pc, #420]	@ (80041a8 <HAL_RCC_OscConfig+0xfcc>)
 8004002:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004004:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004008:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 800400c:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8004010:	6011      	str	r1, [r2, #0]
 8004012:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004016:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 800401a:	6812      	ldr	r2, [r2, #0]
 800401c:	fa92 f1a2 	rbit	r1, r2
 8004020:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004024:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8004028:	6011      	str	r1, [r2, #0]
  return result;
 800402a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800402e:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8004032:	6812      	ldr	r2, [r2, #0]
 8004034:	fab2 f282 	clz	r2, r2
 8004038:	b2d2      	uxtb	r2, r2
 800403a:	f042 0220 	orr.w	r2, r2, #32
 800403e:	b2d2      	uxtb	r2, r2
 8004040:	f002 021f 	and.w	r2, r2, #31
 8004044:	2101      	movs	r1, #1
 8004046:	fa01 f202 	lsl.w	r2, r1, r2
 800404a:	4013      	ands	r3, r2
 800404c:	2b00      	cmp	r3, #0
 800404e:	d087      	beq.n	8003f60 <HAL_RCC_OscConfig+0xd84>
 8004050:	e0ca      	b.n	80041e8 <HAL_RCC_OscConfig+0x100c>
 8004052:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004056:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 800405a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800405e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004060:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004064:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	fa93 f2a3 	rbit	r2, r3
 800406e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004072:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8004076:	601a      	str	r2, [r3, #0]
  return result;
 8004078:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800407c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8004080:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004082:	fab3 f383 	clz	r3, r3
 8004086:	b2db      	uxtb	r3, r3
 8004088:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800408c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004090:	009b      	lsls	r3, r3, #2
 8004092:	461a      	mov	r2, r3
 8004094:	2300      	movs	r3, #0
 8004096:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004098:	f7fd ffdc 	bl	8002054 <HAL_GetTick>
 800409c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80040a0:	e009      	b.n	80040b6 <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80040a2:	f7fd ffd7 	bl	8002054 <HAL_GetTick>
 80040a6:	4602      	mov	r2, r0
 80040a8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80040ac:	1ad3      	subs	r3, r2, r3
 80040ae:	2b02      	cmp	r3, #2
 80040b0:	d901      	bls.n	80040b6 <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 80040b2:	2303      	movs	r3, #3
 80040b4:	e099      	b.n	80041ea <HAL_RCC_OscConfig+0x100e>
 80040b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80040ba:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80040be:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80040c2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80040c8:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	fa93 f2a3 	rbit	r2, r3
 80040d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80040d6:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80040da:	601a      	str	r2, [r3, #0]
  return result;
 80040dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80040e0:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80040e4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80040e6:	fab3 f383 	clz	r3, r3
 80040ea:	b2db      	uxtb	r3, r3
 80040ec:	2b3f      	cmp	r3, #63	@ 0x3f
 80040ee:	d802      	bhi.n	80040f6 <HAL_RCC_OscConfig+0xf1a>
 80040f0:	4b2d      	ldr	r3, [pc, #180]	@ (80041a8 <HAL_RCC_OscConfig+0xfcc>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	e027      	b.n	8004146 <HAL_RCC_OscConfig+0xf6a>
 80040f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80040fa:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80040fe:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004102:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004104:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004108:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	fa93 f2a3 	rbit	r2, r3
 8004112:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004116:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 800411a:	601a      	str	r2, [r3, #0]
 800411c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004120:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8004124:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004128:	601a      	str	r2, [r3, #0]
 800412a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800412e:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	fa93 f2a3 	rbit	r2, r3
 8004138:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800413c:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8004140:	601a      	str	r2, [r3, #0]
 8004142:	4b19      	ldr	r3, [pc, #100]	@ (80041a8 <HAL_RCC_OscConfig+0xfcc>)
 8004144:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004146:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800414a:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 800414e:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8004152:	6011      	str	r1, [r2, #0]
 8004154:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004158:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 800415c:	6812      	ldr	r2, [r2, #0]
 800415e:	fa92 f1a2 	rbit	r1, r2
 8004162:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004166:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 800416a:	6011      	str	r1, [r2, #0]
  return result;
 800416c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004170:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8004174:	6812      	ldr	r2, [r2, #0]
 8004176:	fab2 f282 	clz	r2, r2
 800417a:	b2d2      	uxtb	r2, r2
 800417c:	f042 0220 	orr.w	r2, r2, #32
 8004180:	b2d2      	uxtb	r2, r2
 8004182:	f002 021f 	and.w	r2, r2, #31
 8004186:	2101      	movs	r1, #1
 8004188:	fa01 f202 	lsl.w	r2, r1, r2
 800418c:	4013      	ands	r3, r2
 800418e:	2b00      	cmp	r3, #0
 8004190:	d187      	bne.n	80040a2 <HAL_RCC_OscConfig+0xec6>
 8004192:	e029      	b.n	80041e8 <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004194:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004198:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	69db      	ldr	r3, [r3, #28]
 80041a0:	2b01      	cmp	r3, #1
 80041a2:	d103      	bne.n	80041ac <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 80041a4:	2301      	movs	r3, #1
 80041a6:	e020      	b.n	80041ea <HAL_RCC_OscConfig+0x100e>
 80041a8:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80041ac:	4b11      	ldr	r3, [pc, #68]	@ (80041f4 <HAL_RCC_OscConfig+0x1018>)
 80041ae:	685b      	ldr	r3, [r3, #4]
 80041b0:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80041b4:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80041b8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80041bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041c0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	6a1b      	ldr	r3, [r3, #32]
 80041c8:	429a      	cmp	r2, r3
 80041ca:	d10b      	bne.n	80041e4 <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80041cc:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80041d0:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80041d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041d8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80041e0:	429a      	cmp	r2, r3
 80041e2:	d001      	beq.n	80041e8 <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 80041e4:	2301      	movs	r3, #1
 80041e6:	e000      	b.n	80041ea <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 80041e8:	2300      	movs	r3, #0
}
 80041ea:	4618      	mov	r0, r3
 80041ec:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 80041f0:	46bd      	mov	sp, r7
 80041f2:	bd80      	pop	{r7, pc}
 80041f4:	40021000 	.word	0x40021000

080041f8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b09e      	sub	sp, #120	@ 0x78
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
 8004200:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004202:	2300      	movs	r3, #0
 8004204:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d101      	bne.n	8004210 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800420c:	2301      	movs	r3, #1
 800420e:	e154      	b.n	80044ba <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004210:	4b89      	ldr	r3, [pc, #548]	@ (8004438 <HAL_RCC_ClockConfig+0x240>)
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f003 0307 	and.w	r3, r3, #7
 8004218:	683a      	ldr	r2, [r7, #0]
 800421a:	429a      	cmp	r2, r3
 800421c:	d910      	bls.n	8004240 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800421e:	4b86      	ldr	r3, [pc, #536]	@ (8004438 <HAL_RCC_ClockConfig+0x240>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f023 0207 	bic.w	r2, r3, #7
 8004226:	4984      	ldr	r1, [pc, #528]	@ (8004438 <HAL_RCC_ClockConfig+0x240>)
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	4313      	orrs	r3, r2
 800422c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800422e:	4b82      	ldr	r3, [pc, #520]	@ (8004438 <HAL_RCC_ClockConfig+0x240>)
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f003 0307 	and.w	r3, r3, #7
 8004236:	683a      	ldr	r2, [r7, #0]
 8004238:	429a      	cmp	r2, r3
 800423a:	d001      	beq.n	8004240 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800423c:	2301      	movs	r3, #1
 800423e:	e13c      	b.n	80044ba <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f003 0302 	and.w	r3, r3, #2
 8004248:	2b00      	cmp	r3, #0
 800424a:	d008      	beq.n	800425e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800424c:	4b7b      	ldr	r3, [pc, #492]	@ (800443c <HAL_RCC_ClockConfig+0x244>)
 800424e:	685b      	ldr	r3, [r3, #4]
 8004250:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	689b      	ldr	r3, [r3, #8]
 8004258:	4978      	ldr	r1, [pc, #480]	@ (800443c <HAL_RCC_ClockConfig+0x244>)
 800425a:	4313      	orrs	r3, r2
 800425c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f003 0301 	and.w	r3, r3, #1
 8004266:	2b00      	cmp	r3, #0
 8004268:	f000 80cd 	beq.w	8004406 <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	685b      	ldr	r3, [r3, #4]
 8004270:	2b01      	cmp	r3, #1
 8004272:	d137      	bne.n	80042e4 <HAL_RCC_ClockConfig+0xec>
 8004274:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004278:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800427a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800427c:	fa93 f3a3 	rbit	r3, r3
 8004280:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8004282:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004284:	fab3 f383 	clz	r3, r3
 8004288:	b2db      	uxtb	r3, r3
 800428a:	2b3f      	cmp	r3, #63	@ 0x3f
 800428c:	d802      	bhi.n	8004294 <HAL_RCC_ClockConfig+0x9c>
 800428e:	4b6b      	ldr	r3, [pc, #428]	@ (800443c <HAL_RCC_ClockConfig+0x244>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	e00f      	b.n	80042b4 <HAL_RCC_ClockConfig+0xbc>
 8004294:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004298:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800429a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800429c:	fa93 f3a3 	rbit	r3, r3
 80042a0:	667b      	str	r3, [r7, #100]	@ 0x64
 80042a2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80042a6:	663b      	str	r3, [r7, #96]	@ 0x60
 80042a8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80042aa:	fa93 f3a3 	rbit	r3, r3
 80042ae:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80042b0:	4b62      	ldr	r3, [pc, #392]	@ (800443c <HAL_RCC_ClockConfig+0x244>)
 80042b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042b4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80042b8:	65ba      	str	r2, [r7, #88]	@ 0x58
 80042ba:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80042bc:	fa92 f2a2 	rbit	r2, r2
 80042c0:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 80042c2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80042c4:	fab2 f282 	clz	r2, r2
 80042c8:	b2d2      	uxtb	r2, r2
 80042ca:	f042 0220 	orr.w	r2, r2, #32
 80042ce:	b2d2      	uxtb	r2, r2
 80042d0:	f002 021f 	and.w	r2, r2, #31
 80042d4:	2101      	movs	r1, #1
 80042d6:	fa01 f202 	lsl.w	r2, r1, r2
 80042da:	4013      	ands	r3, r2
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d171      	bne.n	80043c4 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80042e0:	2301      	movs	r3, #1
 80042e2:	e0ea      	b.n	80044ba <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	685b      	ldr	r3, [r3, #4]
 80042e8:	2b02      	cmp	r3, #2
 80042ea:	d137      	bne.n	800435c <HAL_RCC_ClockConfig+0x164>
 80042ec:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80042f0:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80042f4:	fa93 f3a3 	rbit	r3, r3
 80042f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80042fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042fc:	fab3 f383 	clz	r3, r3
 8004300:	b2db      	uxtb	r3, r3
 8004302:	2b3f      	cmp	r3, #63	@ 0x3f
 8004304:	d802      	bhi.n	800430c <HAL_RCC_ClockConfig+0x114>
 8004306:	4b4d      	ldr	r3, [pc, #308]	@ (800443c <HAL_RCC_ClockConfig+0x244>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	e00f      	b.n	800432c <HAL_RCC_ClockConfig+0x134>
 800430c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004310:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004312:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004314:	fa93 f3a3 	rbit	r3, r3
 8004318:	647b      	str	r3, [r7, #68]	@ 0x44
 800431a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800431e:	643b      	str	r3, [r7, #64]	@ 0x40
 8004320:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004322:	fa93 f3a3 	rbit	r3, r3
 8004326:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004328:	4b44      	ldr	r3, [pc, #272]	@ (800443c <HAL_RCC_ClockConfig+0x244>)
 800432a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800432c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004330:	63ba      	str	r2, [r7, #56]	@ 0x38
 8004332:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004334:	fa92 f2a2 	rbit	r2, r2
 8004338:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 800433a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800433c:	fab2 f282 	clz	r2, r2
 8004340:	b2d2      	uxtb	r2, r2
 8004342:	f042 0220 	orr.w	r2, r2, #32
 8004346:	b2d2      	uxtb	r2, r2
 8004348:	f002 021f 	and.w	r2, r2, #31
 800434c:	2101      	movs	r1, #1
 800434e:	fa01 f202 	lsl.w	r2, r1, r2
 8004352:	4013      	ands	r3, r2
 8004354:	2b00      	cmp	r3, #0
 8004356:	d135      	bne.n	80043c4 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8004358:	2301      	movs	r3, #1
 800435a:	e0ae      	b.n	80044ba <HAL_RCC_ClockConfig+0x2c2>
 800435c:	2302      	movs	r3, #2
 800435e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004360:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004362:	fa93 f3a3 	rbit	r3, r3
 8004366:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8004368:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800436a:	fab3 f383 	clz	r3, r3
 800436e:	b2db      	uxtb	r3, r3
 8004370:	2b3f      	cmp	r3, #63	@ 0x3f
 8004372:	d802      	bhi.n	800437a <HAL_RCC_ClockConfig+0x182>
 8004374:	4b31      	ldr	r3, [pc, #196]	@ (800443c <HAL_RCC_ClockConfig+0x244>)
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	e00d      	b.n	8004396 <HAL_RCC_ClockConfig+0x19e>
 800437a:	2302      	movs	r3, #2
 800437c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800437e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004380:	fa93 f3a3 	rbit	r3, r3
 8004384:	627b      	str	r3, [r7, #36]	@ 0x24
 8004386:	2302      	movs	r3, #2
 8004388:	623b      	str	r3, [r7, #32]
 800438a:	6a3b      	ldr	r3, [r7, #32]
 800438c:	fa93 f3a3 	rbit	r3, r3
 8004390:	61fb      	str	r3, [r7, #28]
 8004392:	4b2a      	ldr	r3, [pc, #168]	@ (800443c <HAL_RCC_ClockConfig+0x244>)
 8004394:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004396:	2202      	movs	r2, #2
 8004398:	61ba      	str	r2, [r7, #24]
 800439a:	69ba      	ldr	r2, [r7, #24]
 800439c:	fa92 f2a2 	rbit	r2, r2
 80043a0:	617a      	str	r2, [r7, #20]
  return result;
 80043a2:	697a      	ldr	r2, [r7, #20]
 80043a4:	fab2 f282 	clz	r2, r2
 80043a8:	b2d2      	uxtb	r2, r2
 80043aa:	f042 0220 	orr.w	r2, r2, #32
 80043ae:	b2d2      	uxtb	r2, r2
 80043b0:	f002 021f 	and.w	r2, r2, #31
 80043b4:	2101      	movs	r1, #1
 80043b6:	fa01 f202 	lsl.w	r2, r1, r2
 80043ba:	4013      	ands	r3, r2
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d101      	bne.n	80043c4 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80043c0:	2301      	movs	r3, #1
 80043c2:	e07a      	b.n	80044ba <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80043c4:	4b1d      	ldr	r3, [pc, #116]	@ (800443c <HAL_RCC_ClockConfig+0x244>)
 80043c6:	685b      	ldr	r3, [r3, #4]
 80043c8:	f023 0203 	bic.w	r2, r3, #3
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	685b      	ldr	r3, [r3, #4]
 80043d0:	491a      	ldr	r1, [pc, #104]	@ (800443c <HAL_RCC_ClockConfig+0x244>)
 80043d2:	4313      	orrs	r3, r2
 80043d4:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80043d6:	f7fd fe3d 	bl	8002054 <HAL_GetTick>
 80043da:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043dc:	e00a      	b.n	80043f4 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043de:	f7fd fe39 	bl	8002054 <HAL_GetTick>
 80043e2:	4602      	mov	r2, r0
 80043e4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80043e6:	1ad3      	subs	r3, r2, r3
 80043e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d901      	bls.n	80043f4 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 80043f0:	2303      	movs	r3, #3
 80043f2:	e062      	b.n	80044ba <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043f4:	4b11      	ldr	r3, [pc, #68]	@ (800443c <HAL_RCC_ClockConfig+0x244>)
 80043f6:	685b      	ldr	r3, [r3, #4]
 80043f8:	f003 020c 	and.w	r2, r3, #12
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	685b      	ldr	r3, [r3, #4]
 8004400:	009b      	lsls	r3, r3, #2
 8004402:	429a      	cmp	r2, r3
 8004404:	d1eb      	bne.n	80043de <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004406:	4b0c      	ldr	r3, [pc, #48]	@ (8004438 <HAL_RCC_ClockConfig+0x240>)
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f003 0307 	and.w	r3, r3, #7
 800440e:	683a      	ldr	r2, [r7, #0]
 8004410:	429a      	cmp	r2, r3
 8004412:	d215      	bcs.n	8004440 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004414:	4b08      	ldr	r3, [pc, #32]	@ (8004438 <HAL_RCC_ClockConfig+0x240>)
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f023 0207 	bic.w	r2, r3, #7
 800441c:	4906      	ldr	r1, [pc, #24]	@ (8004438 <HAL_RCC_ClockConfig+0x240>)
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	4313      	orrs	r3, r2
 8004422:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004424:	4b04      	ldr	r3, [pc, #16]	@ (8004438 <HAL_RCC_ClockConfig+0x240>)
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f003 0307 	and.w	r3, r3, #7
 800442c:	683a      	ldr	r2, [r7, #0]
 800442e:	429a      	cmp	r2, r3
 8004430:	d006      	beq.n	8004440 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004432:	2301      	movs	r3, #1
 8004434:	e041      	b.n	80044ba <HAL_RCC_ClockConfig+0x2c2>
 8004436:	bf00      	nop
 8004438:	40022000 	.word	0x40022000
 800443c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f003 0304 	and.w	r3, r3, #4
 8004448:	2b00      	cmp	r3, #0
 800444a:	d008      	beq.n	800445e <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800444c:	4b1d      	ldr	r3, [pc, #116]	@ (80044c4 <HAL_RCC_ClockConfig+0x2cc>)
 800444e:	685b      	ldr	r3, [r3, #4]
 8004450:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	68db      	ldr	r3, [r3, #12]
 8004458:	491a      	ldr	r1, [pc, #104]	@ (80044c4 <HAL_RCC_ClockConfig+0x2cc>)
 800445a:	4313      	orrs	r3, r2
 800445c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f003 0308 	and.w	r3, r3, #8
 8004466:	2b00      	cmp	r3, #0
 8004468:	d009      	beq.n	800447e <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800446a:	4b16      	ldr	r3, [pc, #88]	@ (80044c4 <HAL_RCC_ClockConfig+0x2cc>)
 800446c:	685b      	ldr	r3, [r3, #4]
 800446e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	691b      	ldr	r3, [r3, #16]
 8004476:	00db      	lsls	r3, r3, #3
 8004478:	4912      	ldr	r1, [pc, #72]	@ (80044c4 <HAL_RCC_ClockConfig+0x2cc>)
 800447a:	4313      	orrs	r3, r2
 800447c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800447e:	f000 f829 	bl	80044d4 <HAL_RCC_GetSysClockFreq>
 8004482:	4601      	mov	r1, r0
 8004484:	4b0f      	ldr	r3, [pc, #60]	@ (80044c4 <HAL_RCC_ClockConfig+0x2cc>)
 8004486:	685b      	ldr	r3, [r3, #4]
 8004488:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800448c:	22f0      	movs	r2, #240	@ 0xf0
 800448e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004490:	693a      	ldr	r2, [r7, #16]
 8004492:	fa92 f2a2 	rbit	r2, r2
 8004496:	60fa      	str	r2, [r7, #12]
  return result;
 8004498:	68fa      	ldr	r2, [r7, #12]
 800449a:	fab2 f282 	clz	r2, r2
 800449e:	b2d2      	uxtb	r2, r2
 80044a0:	40d3      	lsrs	r3, r2
 80044a2:	4a09      	ldr	r2, [pc, #36]	@ (80044c8 <HAL_RCC_ClockConfig+0x2d0>)
 80044a4:	5cd3      	ldrb	r3, [r2, r3]
 80044a6:	fa21 f303 	lsr.w	r3, r1, r3
 80044aa:	4a08      	ldr	r2, [pc, #32]	@ (80044cc <HAL_RCC_ClockConfig+0x2d4>)
 80044ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80044ae:	4b08      	ldr	r3, [pc, #32]	@ (80044d0 <HAL_RCC_ClockConfig+0x2d8>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	4618      	mov	r0, r3
 80044b4:	f7fd fd8a 	bl	8001fcc <HAL_InitTick>
  
  return HAL_OK;
 80044b8:	2300      	movs	r3, #0
}
 80044ba:	4618      	mov	r0, r3
 80044bc:	3778      	adds	r7, #120	@ 0x78
 80044be:	46bd      	mov	sp, r7
 80044c0:	bd80      	pop	{r7, pc}
 80044c2:	bf00      	nop
 80044c4:	40021000 	.word	0x40021000
 80044c8:	08007b28 	.word	0x08007b28
 80044cc:	20000000 	.word	0x20000000
 80044d0:	20000004 	.word	0x20000004

080044d4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80044d4:	b480      	push	{r7}
 80044d6:	b087      	sub	sp, #28
 80044d8:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80044da:	2300      	movs	r3, #0
 80044dc:	60fb      	str	r3, [r7, #12]
 80044de:	2300      	movs	r3, #0
 80044e0:	60bb      	str	r3, [r7, #8]
 80044e2:	2300      	movs	r3, #0
 80044e4:	617b      	str	r3, [r7, #20]
 80044e6:	2300      	movs	r3, #0
 80044e8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80044ea:	2300      	movs	r3, #0
 80044ec:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80044ee:	4b1e      	ldr	r3, [pc, #120]	@ (8004568 <HAL_RCC_GetSysClockFreq+0x94>)
 80044f0:	685b      	ldr	r3, [r3, #4]
 80044f2:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	f003 030c 	and.w	r3, r3, #12
 80044fa:	2b04      	cmp	r3, #4
 80044fc:	d002      	beq.n	8004504 <HAL_RCC_GetSysClockFreq+0x30>
 80044fe:	2b08      	cmp	r3, #8
 8004500:	d003      	beq.n	800450a <HAL_RCC_GetSysClockFreq+0x36>
 8004502:	e026      	b.n	8004552 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004504:	4b19      	ldr	r3, [pc, #100]	@ (800456c <HAL_RCC_GetSysClockFreq+0x98>)
 8004506:	613b      	str	r3, [r7, #16]
      break;
 8004508:	e026      	b.n	8004558 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	0c9b      	lsrs	r3, r3, #18
 800450e:	f003 030f 	and.w	r3, r3, #15
 8004512:	4a17      	ldr	r2, [pc, #92]	@ (8004570 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004514:	5cd3      	ldrb	r3, [r2, r3]
 8004516:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8004518:	4b13      	ldr	r3, [pc, #76]	@ (8004568 <HAL_RCC_GetSysClockFreq+0x94>)
 800451a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800451c:	f003 030f 	and.w	r3, r3, #15
 8004520:	4a14      	ldr	r2, [pc, #80]	@ (8004574 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004522:	5cd3      	ldrb	r3, [r2, r3]
 8004524:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800452c:	2b00      	cmp	r3, #0
 800452e:	d008      	beq.n	8004542 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004530:	4a0e      	ldr	r2, [pc, #56]	@ (800456c <HAL_RCC_GetSysClockFreq+0x98>)
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	fbb2 f2f3 	udiv	r2, r2, r3
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	fb02 f303 	mul.w	r3, r2, r3
 800453e:	617b      	str	r3, [r7, #20]
 8004540:	e004      	b.n	800454c <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	4a0c      	ldr	r2, [pc, #48]	@ (8004578 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004546:	fb02 f303 	mul.w	r3, r2, r3
 800454a:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800454c:	697b      	ldr	r3, [r7, #20]
 800454e:	613b      	str	r3, [r7, #16]
      break;
 8004550:	e002      	b.n	8004558 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004552:	4b06      	ldr	r3, [pc, #24]	@ (800456c <HAL_RCC_GetSysClockFreq+0x98>)
 8004554:	613b      	str	r3, [r7, #16]
      break;
 8004556:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004558:	693b      	ldr	r3, [r7, #16]
}
 800455a:	4618      	mov	r0, r3
 800455c:	371c      	adds	r7, #28
 800455e:	46bd      	mov	sp, r7
 8004560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004564:	4770      	bx	lr
 8004566:	bf00      	nop
 8004568:	40021000 	.word	0x40021000
 800456c:	007a1200 	.word	0x007a1200
 8004570:	08007b40 	.word	0x08007b40
 8004574:	08007b50 	.word	0x08007b50
 8004578:	003d0900 	.word	0x003d0900

0800457c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800457c:	b480      	push	{r7}
 800457e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004580:	4b03      	ldr	r3, [pc, #12]	@ (8004590 <HAL_RCC_GetHCLKFreq+0x14>)
 8004582:	681b      	ldr	r3, [r3, #0]
}
 8004584:	4618      	mov	r0, r3
 8004586:	46bd      	mov	sp, r7
 8004588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458c:	4770      	bx	lr
 800458e:	bf00      	nop
 8004590:	20000000 	.word	0x20000000

08004594 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b082      	sub	sp, #8
 8004598:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800459a:	f7ff ffef 	bl	800457c <HAL_RCC_GetHCLKFreq>
 800459e:	4601      	mov	r1, r0
 80045a0:	4b0b      	ldr	r3, [pc, #44]	@ (80045d0 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80045a2:	685b      	ldr	r3, [r3, #4]
 80045a4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80045a8:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80045ac:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045ae:	687a      	ldr	r2, [r7, #4]
 80045b0:	fa92 f2a2 	rbit	r2, r2
 80045b4:	603a      	str	r2, [r7, #0]
  return result;
 80045b6:	683a      	ldr	r2, [r7, #0]
 80045b8:	fab2 f282 	clz	r2, r2
 80045bc:	b2d2      	uxtb	r2, r2
 80045be:	40d3      	lsrs	r3, r2
 80045c0:	4a04      	ldr	r2, [pc, #16]	@ (80045d4 <HAL_RCC_GetPCLK1Freq+0x40>)
 80045c2:	5cd3      	ldrb	r3, [r2, r3]
 80045c4:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80045c8:	4618      	mov	r0, r3
 80045ca:	3708      	adds	r7, #8
 80045cc:	46bd      	mov	sp, r7
 80045ce:	bd80      	pop	{r7, pc}
 80045d0:	40021000 	.word	0x40021000
 80045d4:	08007b38 	.word	0x08007b38

080045d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	b082      	sub	sp, #8
 80045dc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80045de:	f7ff ffcd 	bl	800457c <HAL_RCC_GetHCLKFreq>
 80045e2:	4601      	mov	r1, r0
 80045e4:	4b0b      	ldr	r3, [pc, #44]	@ (8004614 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80045e6:	685b      	ldr	r3, [r3, #4]
 80045e8:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 80045ec:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 80045f0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045f2:	687a      	ldr	r2, [r7, #4]
 80045f4:	fa92 f2a2 	rbit	r2, r2
 80045f8:	603a      	str	r2, [r7, #0]
  return result;
 80045fa:	683a      	ldr	r2, [r7, #0]
 80045fc:	fab2 f282 	clz	r2, r2
 8004600:	b2d2      	uxtb	r2, r2
 8004602:	40d3      	lsrs	r3, r2
 8004604:	4a04      	ldr	r2, [pc, #16]	@ (8004618 <HAL_RCC_GetPCLK2Freq+0x40>)
 8004606:	5cd3      	ldrb	r3, [r2, r3]
 8004608:	fa21 f303 	lsr.w	r3, r1, r3
} 
 800460c:	4618      	mov	r0, r3
 800460e:	3708      	adds	r7, #8
 8004610:	46bd      	mov	sp, r7
 8004612:	bd80      	pop	{r7, pc}
 8004614:	40021000 	.word	0x40021000
 8004618:	08007b38 	.word	0x08007b38

0800461c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b092      	sub	sp, #72	@ 0x48
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004624:	2300      	movs	r3, #0
 8004626:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8004628:	2300      	movs	r3, #0
 800462a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 800462c:	2300      	movs	r3, #0
 800462e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800463a:	2b00      	cmp	r3, #0
 800463c:	f000 80cb 	beq.w	80047d6 <HAL_RCCEx_PeriphCLKConfig+0x1ba>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004640:	4b8d      	ldr	r3, [pc, #564]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004642:	69db      	ldr	r3, [r3, #28]
 8004644:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004648:	2b00      	cmp	r3, #0
 800464a:	d10e      	bne.n	800466a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800464c:	4b8a      	ldr	r3, [pc, #552]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800464e:	69db      	ldr	r3, [r3, #28]
 8004650:	4a89      	ldr	r2, [pc, #548]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004652:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004656:	61d3      	str	r3, [r2, #28]
 8004658:	4b87      	ldr	r3, [pc, #540]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800465a:	69db      	ldr	r3, [r3, #28]
 800465c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004660:	60bb      	str	r3, [r7, #8]
 8004662:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004664:	2301      	movs	r3, #1
 8004666:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800466a:	4b84      	ldr	r3, [pc, #528]	@ (800487c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004672:	2b00      	cmp	r3, #0
 8004674:	d118      	bne.n	80046a8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004676:	4b81      	ldr	r3, [pc, #516]	@ (800487c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	4a80      	ldr	r2, [pc, #512]	@ (800487c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800467c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004680:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004682:	f7fd fce7 	bl	8002054 <HAL_GetTick>
 8004686:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004688:	e008      	b.n	800469c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800468a:	f7fd fce3 	bl	8002054 <HAL_GetTick>
 800468e:	4602      	mov	r2, r0
 8004690:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004692:	1ad3      	subs	r3, r2, r3
 8004694:	2b64      	cmp	r3, #100	@ 0x64
 8004696:	d901      	bls.n	800469c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004698:	2303      	movs	r3, #3
 800469a:	e0e8      	b.n	800486e <HAL_RCCEx_PeriphCLKConfig+0x252>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800469c:	4b77      	ldr	r3, [pc, #476]	@ (800487c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d0f0      	beq.n	800468a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80046a8:	4b73      	ldr	r3, [pc, #460]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80046aa:	6a1b      	ldr	r3, [r3, #32]
 80046ac:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80046b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80046b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d07b      	beq.n	80047b0 <HAL_RCCEx_PeriphCLKConfig+0x194>
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80046c0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80046c2:	429a      	cmp	r2, r3
 80046c4:	d074      	beq.n	80047b0 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80046c6:	4b6c      	ldr	r3, [pc, #432]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80046c8:	6a1b      	ldr	r3, [r3, #32]
 80046ca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80046ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80046d0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80046d4:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046d8:	fa93 f3a3 	rbit	r3, r3
 80046dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80046de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80046e0:	fab3 f383 	clz	r3, r3
 80046e4:	b2db      	uxtb	r3, r3
 80046e6:	461a      	mov	r2, r3
 80046e8:	4b65      	ldr	r3, [pc, #404]	@ (8004880 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80046ea:	4413      	add	r3, r2
 80046ec:	009b      	lsls	r3, r3, #2
 80046ee:	461a      	mov	r2, r3
 80046f0:	2301      	movs	r3, #1
 80046f2:	6013      	str	r3, [r2, #0]
 80046f4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80046f8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046fc:	fa93 f3a3 	rbit	r3, r3
 8004700:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8004702:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004704:	fab3 f383 	clz	r3, r3
 8004708:	b2db      	uxtb	r3, r3
 800470a:	461a      	mov	r2, r3
 800470c:	4b5c      	ldr	r3, [pc, #368]	@ (8004880 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800470e:	4413      	add	r3, r2
 8004710:	009b      	lsls	r3, r3, #2
 8004712:	461a      	mov	r2, r3
 8004714:	2300      	movs	r3, #0
 8004716:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004718:	4a57      	ldr	r2, [pc, #348]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800471a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800471c:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800471e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004720:	f003 0301 	and.w	r3, r3, #1
 8004724:	2b00      	cmp	r3, #0
 8004726:	d043      	beq.n	80047b0 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004728:	f7fd fc94 	bl	8002054 <HAL_GetTick>
 800472c:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800472e:	e00a      	b.n	8004746 <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004730:	f7fd fc90 	bl	8002054 <HAL_GetTick>
 8004734:	4602      	mov	r2, r0
 8004736:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004738:	1ad3      	subs	r3, r2, r3
 800473a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800473e:	4293      	cmp	r3, r2
 8004740:	d901      	bls.n	8004746 <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8004742:	2303      	movs	r3, #3
 8004744:	e093      	b.n	800486e <HAL_RCCEx_PeriphCLKConfig+0x252>
 8004746:	2302      	movs	r3, #2
 8004748:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800474a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800474c:	fa93 f3a3 	rbit	r3, r3
 8004750:	627b      	str	r3, [r7, #36]	@ 0x24
 8004752:	2302      	movs	r3, #2
 8004754:	623b      	str	r3, [r7, #32]
 8004756:	6a3b      	ldr	r3, [r7, #32]
 8004758:	fa93 f3a3 	rbit	r3, r3
 800475c:	61fb      	str	r3, [r7, #28]
  return result;
 800475e:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004760:	fab3 f383 	clz	r3, r3
 8004764:	b2db      	uxtb	r3, r3
 8004766:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 800476a:	b2db      	uxtb	r3, r3
 800476c:	2b00      	cmp	r3, #0
 800476e:	d102      	bne.n	8004776 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8004770:	4b41      	ldr	r3, [pc, #260]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004772:	6a1b      	ldr	r3, [r3, #32]
 8004774:	e007      	b.n	8004786 <HAL_RCCEx_PeriphCLKConfig+0x16a>
 8004776:	2302      	movs	r3, #2
 8004778:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800477a:	69bb      	ldr	r3, [r7, #24]
 800477c:	fa93 f3a3 	rbit	r3, r3
 8004780:	617b      	str	r3, [r7, #20]
 8004782:	4b3d      	ldr	r3, [pc, #244]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004784:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004786:	2202      	movs	r2, #2
 8004788:	613a      	str	r2, [r7, #16]
 800478a:	693a      	ldr	r2, [r7, #16]
 800478c:	fa92 f2a2 	rbit	r2, r2
 8004790:	60fa      	str	r2, [r7, #12]
  return result;
 8004792:	68fa      	ldr	r2, [r7, #12]
 8004794:	fab2 f282 	clz	r2, r2
 8004798:	b2d2      	uxtb	r2, r2
 800479a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800479e:	b2d2      	uxtb	r2, r2
 80047a0:	f002 021f 	and.w	r2, r2, #31
 80047a4:	2101      	movs	r1, #1
 80047a6:	fa01 f202 	lsl.w	r2, r1, r2
 80047aa:	4013      	ands	r3, r2
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d0bf      	beq.n	8004730 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80047b0:	4b31      	ldr	r3, [pc, #196]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80047b2:	6a1b      	ldr	r3, [r3, #32]
 80047b4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	685b      	ldr	r3, [r3, #4]
 80047bc:	492e      	ldr	r1, [pc, #184]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80047be:	4313      	orrs	r3, r2
 80047c0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80047c2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80047c6:	2b01      	cmp	r3, #1
 80047c8:	d105      	bne.n	80047d6 <HAL_RCCEx_PeriphCLKConfig+0x1ba>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047ca:	4b2b      	ldr	r3, [pc, #172]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80047cc:	69db      	ldr	r3, [r3, #28]
 80047ce:	4a2a      	ldr	r2, [pc, #168]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80047d0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80047d4:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f003 0301 	and.w	r3, r3, #1
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d008      	beq.n	80047f4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80047e2:	4b25      	ldr	r3, [pc, #148]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80047e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047e6:	f023 0203 	bic.w	r2, r3, #3
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	689b      	ldr	r3, [r3, #8]
 80047ee:	4922      	ldr	r1, [pc, #136]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80047f0:	4313      	orrs	r3, r2
 80047f2:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f003 0320 	and.w	r3, r3, #32
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d008      	beq.n	8004812 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004800:	4b1d      	ldr	r3, [pc, #116]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004802:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004804:	f023 0210 	bic.w	r2, r3, #16
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	68db      	ldr	r3, [r3, #12]
 800480c:	491a      	ldr	r1, [pc, #104]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800480e:	4313      	orrs	r3, r2
 8004810:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800481a:	2b00      	cmp	r3, #0
 800481c:	d008      	beq.n	8004830 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800481e:	4b16      	ldr	r3, [pc, #88]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004820:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004822:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	691b      	ldr	r3, [r3, #16]
 800482a:	4913      	ldr	r1, [pc, #76]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800482c:	4313      	orrs	r3, r2
 800482e:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004838:	2b00      	cmp	r3, #0
 800483a:	d008      	beq.n	800484e <HAL_RCCEx_PeriphCLKConfig+0x232>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800483c:	4b0e      	ldr	r3, [pc, #56]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800483e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004840:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	695b      	ldr	r3, [r3, #20]
 8004848:	490b      	ldr	r1, [pc, #44]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800484a:	4313      	orrs	r3, r2
 800484c:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F301x8 || STM32F302x8 || STM32F318xx */

#if defined(STM32F334x8)

  /*------------------------------ HRTIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004856:	2b00      	cmp	r3, #0
 8004858:	d008      	beq.n	800486c <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));
    
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800485a:	4b07      	ldr	r3, [pc, #28]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800485c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800485e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	699b      	ldr	r3, [r3, #24]
 8004866:	4904      	ldr	r1, [pc, #16]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004868:	4313      	orrs	r3, r2
 800486a:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800486c:	2300      	movs	r3, #0
}
 800486e:	4618      	mov	r0, r3
 8004870:	3748      	adds	r7, #72	@ 0x48
 8004872:	46bd      	mov	sp, r7
 8004874:	bd80      	pop	{r7, pc}
 8004876:	bf00      	nop
 8004878:	40021000 	.word	0x40021000
 800487c:	40007000 	.word	0x40007000
 8004880:	10908100 	.word	0x10908100

08004884 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004884:	b580      	push	{r7, lr}
 8004886:	b082      	sub	sp, #8
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2b00      	cmp	r3, #0
 8004890:	d101      	bne.n	8004896 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004892:	2301      	movs	r3, #1
 8004894:	e040      	b.n	8004918 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800489a:	2b00      	cmp	r3, #0
 800489c:	d106      	bne.n	80048ac <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2200      	movs	r2, #0
 80048a2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80048a6:	6878      	ldr	r0, [r7, #4]
 80048a8:	f7fd fa22 	bl	8001cf0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2224      	movs	r2, #36	@ 0x24
 80048b0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	681a      	ldr	r2, [r3, #0]
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f022 0201 	bic.w	r2, r2, #1
 80048c0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d002      	beq.n	80048d0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80048ca:	6878      	ldr	r0, [r7, #4]
 80048cc:	f000 f9e8 	bl	8004ca0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80048d0:	6878      	ldr	r0, [r7, #4]
 80048d2:	f000 f8af 	bl	8004a34 <UART_SetConfig>
 80048d6:	4603      	mov	r3, r0
 80048d8:	2b01      	cmp	r3, #1
 80048da:	d101      	bne.n	80048e0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80048dc:	2301      	movs	r3, #1
 80048de:	e01b      	b.n	8004918 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	685a      	ldr	r2, [r3, #4]
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80048ee:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	689a      	ldr	r2, [r3, #8]
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80048fe:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	681a      	ldr	r2, [r3, #0]
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f042 0201 	orr.w	r2, r2, #1
 800490e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004910:	6878      	ldr	r0, [r7, #4]
 8004912:	f000 fa67 	bl	8004de4 <UART_CheckIdleState>
 8004916:	4603      	mov	r3, r0
}
 8004918:	4618      	mov	r0, r3
 800491a:	3708      	adds	r7, #8
 800491c:	46bd      	mov	sp, r7
 800491e:	bd80      	pop	{r7, pc}

08004920 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004920:	b580      	push	{r7, lr}
 8004922:	b08a      	sub	sp, #40	@ 0x28
 8004924:	af02      	add	r7, sp, #8
 8004926:	60f8      	str	r0, [r7, #12]
 8004928:	60b9      	str	r1, [r7, #8]
 800492a:	603b      	str	r3, [r7, #0]
 800492c:	4613      	mov	r3, r2
 800492e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004934:	2b20      	cmp	r3, #32
 8004936:	d177      	bne.n	8004a28 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004938:	68bb      	ldr	r3, [r7, #8]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d002      	beq.n	8004944 <HAL_UART_Transmit+0x24>
 800493e:	88fb      	ldrh	r3, [r7, #6]
 8004940:	2b00      	cmp	r3, #0
 8004942:	d101      	bne.n	8004948 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004944:	2301      	movs	r3, #1
 8004946:	e070      	b.n	8004a2a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	2200      	movs	r2, #0
 800494c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	2221      	movs	r2, #33	@ 0x21
 8004954:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004956:	f7fd fb7d 	bl	8002054 <HAL_GetTick>
 800495a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	88fa      	ldrh	r2, [r7, #6]
 8004960:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	88fa      	ldrh	r2, [r7, #6]
 8004968:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	689b      	ldr	r3, [r3, #8]
 8004970:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004974:	d108      	bne.n	8004988 <HAL_UART_Transmit+0x68>
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	691b      	ldr	r3, [r3, #16]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d104      	bne.n	8004988 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800497e:	2300      	movs	r3, #0
 8004980:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004982:	68bb      	ldr	r3, [r7, #8]
 8004984:	61bb      	str	r3, [r7, #24]
 8004986:	e003      	b.n	8004990 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004988:	68bb      	ldr	r3, [r7, #8]
 800498a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800498c:	2300      	movs	r3, #0
 800498e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004990:	e02f      	b.n	80049f2 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	9300      	str	r3, [sp, #0]
 8004996:	697b      	ldr	r3, [r7, #20]
 8004998:	2200      	movs	r2, #0
 800499a:	2180      	movs	r1, #128	@ 0x80
 800499c:	68f8      	ldr	r0, [r7, #12]
 800499e:	f000 fac9 	bl	8004f34 <UART_WaitOnFlagUntilTimeout>
 80049a2:	4603      	mov	r3, r0
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d004      	beq.n	80049b2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	2220      	movs	r2, #32
 80049ac:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80049ae:	2303      	movs	r3, #3
 80049b0:	e03b      	b.n	8004a2a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80049b2:	69fb      	ldr	r3, [r7, #28]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d10b      	bne.n	80049d0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80049b8:	69bb      	ldr	r3, [r7, #24]
 80049ba:	881a      	ldrh	r2, [r3, #0]
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80049c4:	b292      	uxth	r2, r2
 80049c6:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80049c8:	69bb      	ldr	r3, [r7, #24]
 80049ca:	3302      	adds	r3, #2
 80049cc:	61bb      	str	r3, [r7, #24]
 80049ce:	e007      	b.n	80049e0 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80049d0:	69fb      	ldr	r3, [r7, #28]
 80049d2:	781a      	ldrb	r2, [r3, #0]
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80049da:	69fb      	ldr	r3, [r7, #28]
 80049dc:	3301      	adds	r3, #1
 80049de:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80049e6:	b29b      	uxth	r3, r3
 80049e8:	3b01      	subs	r3, #1
 80049ea:	b29a      	uxth	r2, r3
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80049f8:	b29b      	uxth	r3, r3
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d1c9      	bne.n	8004992 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	9300      	str	r3, [sp, #0]
 8004a02:	697b      	ldr	r3, [r7, #20]
 8004a04:	2200      	movs	r2, #0
 8004a06:	2140      	movs	r1, #64	@ 0x40
 8004a08:	68f8      	ldr	r0, [r7, #12]
 8004a0a:	f000 fa93 	bl	8004f34 <UART_WaitOnFlagUntilTimeout>
 8004a0e:	4603      	mov	r3, r0
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d004      	beq.n	8004a1e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	2220      	movs	r2, #32
 8004a18:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004a1a:	2303      	movs	r3, #3
 8004a1c:	e005      	b.n	8004a2a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	2220      	movs	r2, #32
 8004a22:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004a24:	2300      	movs	r3, #0
 8004a26:	e000      	b.n	8004a2a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004a28:	2302      	movs	r3, #2
  }
}
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	3720      	adds	r7, #32
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	bd80      	pop	{r7, pc}
	...

08004a34 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b088      	sub	sp, #32
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004a3c:	2300      	movs	r3, #0
 8004a3e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	689a      	ldr	r2, [r3, #8]
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	691b      	ldr	r3, [r3, #16]
 8004a48:	431a      	orrs	r2, r3
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	695b      	ldr	r3, [r3, #20]
 8004a4e:	431a      	orrs	r2, r3
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	69db      	ldr	r3, [r3, #28]
 8004a54:	4313      	orrs	r3, r2
 8004a56:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	681a      	ldr	r2, [r3, #0]
 8004a5e:	4b8a      	ldr	r3, [pc, #552]	@ (8004c88 <UART_SetConfig+0x254>)
 8004a60:	4013      	ands	r3, r2
 8004a62:	687a      	ldr	r2, [r7, #4]
 8004a64:	6812      	ldr	r2, [r2, #0]
 8004a66:	6979      	ldr	r1, [r7, #20]
 8004a68:	430b      	orrs	r3, r1
 8004a6a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	685b      	ldr	r3, [r3, #4]
 8004a72:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	68da      	ldr	r2, [r3, #12]
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	430a      	orrs	r2, r1
 8004a80:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	699b      	ldr	r3, [r3, #24]
 8004a86:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	6a1b      	ldr	r3, [r3, #32]
 8004a8c:	697a      	ldr	r2, [r7, #20]
 8004a8e:	4313      	orrs	r3, r2
 8004a90:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	689b      	ldr	r3, [r3, #8]
 8004a98:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	697a      	ldr	r2, [r7, #20]
 8004aa2:	430a      	orrs	r2, r1
 8004aa4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	4a78      	ldr	r2, [pc, #480]	@ (8004c8c <UART_SetConfig+0x258>)
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d120      	bne.n	8004af2 <UART_SetConfig+0xbe>
 8004ab0:	4b77      	ldr	r3, [pc, #476]	@ (8004c90 <UART_SetConfig+0x25c>)
 8004ab2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ab4:	f003 0303 	and.w	r3, r3, #3
 8004ab8:	2b03      	cmp	r3, #3
 8004aba:	d817      	bhi.n	8004aec <UART_SetConfig+0xb8>
 8004abc:	a201      	add	r2, pc, #4	@ (adr r2, 8004ac4 <UART_SetConfig+0x90>)
 8004abe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ac2:	bf00      	nop
 8004ac4:	08004ad5 	.word	0x08004ad5
 8004ac8:	08004ae1 	.word	0x08004ae1
 8004acc:	08004ae7 	.word	0x08004ae7
 8004ad0:	08004adb 	.word	0x08004adb
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	77fb      	strb	r3, [r7, #31]
 8004ad8:	e01d      	b.n	8004b16 <UART_SetConfig+0xe2>
 8004ada:	2302      	movs	r3, #2
 8004adc:	77fb      	strb	r3, [r7, #31]
 8004ade:	e01a      	b.n	8004b16 <UART_SetConfig+0xe2>
 8004ae0:	2304      	movs	r3, #4
 8004ae2:	77fb      	strb	r3, [r7, #31]
 8004ae4:	e017      	b.n	8004b16 <UART_SetConfig+0xe2>
 8004ae6:	2308      	movs	r3, #8
 8004ae8:	77fb      	strb	r3, [r7, #31]
 8004aea:	e014      	b.n	8004b16 <UART_SetConfig+0xe2>
 8004aec:	2310      	movs	r3, #16
 8004aee:	77fb      	strb	r3, [r7, #31]
 8004af0:	e011      	b.n	8004b16 <UART_SetConfig+0xe2>
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	4a67      	ldr	r2, [pc, #412]	@ (8004c94 <UART_SetConfig+0x260>)
 8004af8:	4293      	cmp	r3, r2
 8004afa:	d102      	bne.n	8004b02 <UART_SetConfig+0xce>
 8004afc:	2300      	movs	r3, #0
 8004afe:	77fb      	strb	r3, [r7, #31]
 8004b00:	e009      	b.n	8004b16 <UART_SetConfig+0xe2>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	4a64      	ldr	r2, [pc, #400]	@ (8004c98 <UART_SetConfig+0x264>)
 8004b08:	4293      	cmp	r3, r2
 8004b0a:	d102      	bne.n	8004b12 <UART_SetConfig+0xde>
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	77fb      	strb	r3, [r7, #31]
 8004b10:	e001      	b.n	8004b16 <UART_SetConfig+0xe2>
 8004b12:	2310      	movs	r3, #16
 8004b14:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	69db      	ldr	r3, [r3, #28]
 8004b1a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b1e:	d15a      	bne.n	8004bd6 <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8004b20:	7ffb      	ldrb	r3, [r7, #31]
 8004b22:	2b08      	cmp	r3, #8
 8004b24:	d827      	bhi.n	8004b76 <UART_SetConfig+0x142>
 8004b26:	a201      	add	r2, pc, #4	@ (adr r2, 8004b2c <UART_SetConfig+0xf8>)
 8004b28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b2c:	08004b51 	.word	0x08004b51
 8004b30:	08004b59 	.word	0x08004b59
 8004b34:	08004b61 	.word	0x08004b61
 8004b38:	08004b77 	.word	0x08004b77
 8004b3c:	08004b67 	.word	0x08004b67
 8004b40:	08004b77 	.word	0x08004b77
 8004b44:	08004b77 	.word	0x08004b77
 8004b48:	08004b77 	.word	0x08004b77
 8004b4c:	08004b6f 	.word	0x08004b6f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b50:	f7ff fd20 	bl	8004594 <HAL_RCC_GetPCLK1Freq>
 8004b54:	61b8      	str	r0, [r7, #24]
        break;
 8004b56:	e013      	b.n	8004b80 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004b58:	f7ff fd3e 	bl	80045d8 <HAL_RCC_GetPCLK2Freq>
 8004b5c:	61b8      	str	r0, [r7, #24]
        break;
 8004b5e:	e00f      	b.n	8004b80 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004b60:	4b4e      	ldr	r3, [pc, #312]	@ (8004c9c <UART_SetConfig+0x268>)
 8004b62:	61bb      	str	r3, [r7, #24]
        break;
 8004b64:	e00c      	b.n	8004b80 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004b66:	f7ff fcb5 	bl	80044d4 <HAL_RCC_GetSysClockFreq>
 8004b6a:	61b8      	str	r0, [r7, #24]
        break;
 8004b6c:	e008      	b.n	8004b80 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b6e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b72:	61bb      	str	r3, [r7, #24]
        break;
 8004b74:	e004      	b.n	8004b80 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8004b76:	2300      	movs	r3, #0
 8004b78:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	77bb      	strb	r3, [r7, #30]
        break;
 8004b7e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004b80:	69bb      	ldr	r3, [r7, #24]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d074      	beq.n	8004c70 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004b86:	69bb      	ldr	r3, [r7, #24]
 8004b88:	005a      	lsls	r2, r3, #1
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	685b      	ldr	r3, [r3, #4]
 8004b8e:	085b      	lsrs	r3, r3, #1
 8004b90:	441a      	add	r2, r3
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	685b      	ldr	r3, [r3, #4]
 8004b96:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b9a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004b9c:	693b      	ldr	r3, [r7, #16]
 8004b9e:	2b0f      	cmp	r3, #15
 8004ba0:	d916      	bls.n	8004bd0 <UART_SetConfig+0x19c>
 8004ba2:	693b      	ldr	r3, [r7, #16]
 8004ba4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ba8:	d212      	bcs.n	8004bd0 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004baa:	693b      	ldr	r3, [r7, #16]
 8004bac:	b29b      	uxth	r3, r3
 8004bae:	f023 030f 	bic.w	r3, r3, #15
 8004bb2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004bb4:	693b      	ldr	r3, [r7, #16]
 8004bb6:	085b      	lsrs	r3, r3, #1
 8004bb8:	b29b      	uxth	r3, r3
 8004bba:	f003 0307 	and.w	r3, r3, #7
 8004bbe:	b29a      	uxth	r2, r3
 8004bc0:	89fb      	ldrh	r3, [r7, #14]
 8004bc2:	4313      	orrs	r3, r2
 8004bc4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	89fa      	ldrh	r2, [r7, #14]
 8004bcc:	60da      	str	r2, [r3, #12]
 8004bce:	e04f      	b.n	8004c70 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8004bd0:	2301      	movs	r3, #1
 8004bd2:	77bb      	strb	r3, [r7, #30]
 8004bd4:	e04c      	b.n	8004c70 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004bd6:	7ffb      	ldrb	r3, [r7, #31]
 8004bd8:	2b08      	cmp	r3, #8
 8004bda:	d828      	bhi.n	8004c2e <UART_SetConfig+0x1fa>
 8004bdc:	a201      	add	r2, pc, #4	@ (adr r2, 8004be4 <UART_SetConfig+0x1b0>)
 8004bde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004be2:	bf00      	nop
 8004be4:	08004c09 	.word	0x08004c09
 8004be8:	08004c11 	.word	0x08004c11
 8004bec:	08004c19 	.word	0x08004c19
 8004bf0:	08004c2f 	.word	0x08004c2f
 8004bf4:	08004c1f 	.word	0x08004c1f
 8004bf8:	08004c2f 	.word	0x08004c2f
 8004bfc:	08004c2f 	.word	0x08004c2f
 8004c00:	08004c2f 	.word	0x08004c2f
 8004c04:	08004c27 	.word	0x08004c27
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c08:	f7ff fcc4 	bl	8004594 <HAL_RCC_GetPCLK1Freq>
 8004c0c:	61b8      	str	r0, [r7, #24]
        break;
 8004c0e:	e013      	b.n	8004c38 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004c10:	f7ff fce2 	bl	80045d8 <HAL_RCC_GetPCLK2Freq>
 8004c14:	61b8      	str	r0, [r7, #24]
        break;
 8004c16:	e00f      	b.n	8004c38 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004c18:	4b20      	ldr	r3, [pc, #128]	@ (8004c9c <UART_SetConfig+0x268>)
 8004c1a:	61bb      	str	r3, [r7, #24]
        break;
 8004c1c:	e00c      	b.n	8004c38 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004c1e:	f7ff fc59 	bl	80044d4 <HAL_RCC_GetSysClockFreq>
 8004c22:	61b8      	str	r0, [r7, #24]
        break;
 8004c24:	e008      	b.n	8004c38 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004c26:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c2a:	61bb      	str	r3, [r7, #24]
        break;
 8004c2c:	e004      	b.n	8004c38 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8004c2e:	2300      	movs	r3, #0
 8004c30:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004c32:	2301      	movs	r3, #1
 8004c34:	77bb      	strb	r3, [r7, #30]
        break;
 8004c36:	bf00      	nop
    }

    if (pclk != 0U)
 8004c38:	69bb      	ldr	r3, [r7, #24]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d018      	beq.n	8004c70 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	685b      	ldr	r3, [r3, #4]
 8004c42:	085a      	lsrs	r2, r3, #1
 8004c44:	69bb      	ldr	r3, [r7, #24]
 8004c46:	441a      	add	r2, r3
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	685b      	ldr	r3, [r3, #4]
 8004c4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c50:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004c52:	693b      	ldr	r3, [r7, #16]
 8004c54:	2b0f      	cmp	r3, #15
 8004c56:	d909      	bls.n	8004c6c <UART_SetConfig+0x238>
 8004c58:	693b      	ldr	r3, [r7, #16]
 8004c5a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c5e:	d205      	bcs.n	8004c6c <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004c60:	693b      	ldr	r3, [r7, #16]
 8004c62:	b29a      	uxth	r2, r3
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	60da      	str	r2, [r3, #12]
 8004c6a:	e001      	b.n	8004c70 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8004c6c:	2301      	movs	r3, #1
 8004c6e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2200      	movs	r2, #0
 8004c74:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	2200      	movs	r2, #0
 8004c7a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004c7c:	7fbb      	ldrb	r3, [r7, #30]
}
 8004c7e:	4618      	mov	r0, r3
 8004c80:	3720      	adds	r7, #32
 8004c82:	46bd      	mov	sp, r7
 8004c84:	bd80      	pop	{r7, pc}
 8004c86:	bf00      	nop
 8004c88:	efff69f3 	.word	0xefff69f3
 8004c8c:	40013800 	.word	0x40013800
 8004c90:	40021000 	.word	0x40021000
 8004c94:	40004400 	.word	0x40004400
 8004c98:	40004800 	.word	0x40004800
 8004c9c:	007a1200 	.word	0x007a1200

08004ca0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004ca0:	b480      	push	{r7}
 8004ca2:	b083      	sub	sp, #12
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cac:	f003 0308 	and.w	r3, r3, #8
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d00a      	beq.n	8004cca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	685b      	ldr	r3, [r3, #4]
 8004cba:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	430a      	orrs	r2, r1
 8004cc8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cce:	f003 0301 	and.w	r3, r3, #1
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d00a      	beq.n	8004cec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	685b      	ldr	r3, [r3, #4]
 8004cdc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	430a      	orrs	r2, r1
 8004cea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cf0:	f003 0302 	and.w	r3, r3, #2
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d00a      	beq.n	8004d0e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	685b      	ldr	r3, [r3, #4]
 8004cfe:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	430a      	orrs	r2, r1
 8004d0c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d12:	f003 0304 	and.w	r3, r3, #4
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d00a      	beq.n	8004d30 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	685b      	ldr	r3, [r3, #4]
 8004d20:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	430a      	orrs	r2, r1
 8004d2e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d34:	f003 0310 	and.w	r3, r3, #16
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d00a      	beq.n	8004d52 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	689b      	ldr	r3, [r3, #8]
 8004d42:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	430a      	orrs	r2, r1
 8004d50:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d56:	f003 0320 	and.w	r3, r3, #32
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d00a      	beq.n	8004d74 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	689b      	ldr	r3, [r3, #8]
 8004d64:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	430a      	orrs	r2, r1
 8004d72:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d01a      	beq.n	8004db6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	685b      	ldr	r3, [r3, #4]
 8004d86:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	430a      	orrs	r2, r1
 8004d94:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d9a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004d9e:	d10a      	bne.n	8004db6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	685b      	ldr	r3, [r3, #4]
 8004da6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	430a      	orrs	r2, r1
 8004db4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d00a      	beq.n	8004dd8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	685b      	ldr	r3, [r3, #4]
 8004dc8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	430a      	orrs	r2, r1
 8004dd6:	605a      	str	r2, [r3, #4]
  }
}
 8004dd8:	bf00      	nop
 8004dda:	370c      	adds	r7, #12
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de2:	4770      	bx	lr

08004de4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004de4:	b580      	push	{r7, lr}
 8004de6:	b098      	sub	sp, #96	@ 0x60
 8004de8:	af02      	add	r7, sp, #8
 8004dea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2200      	movs	r2, #0
 8004df0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004df4:	f7fd f92e 	bl	8002054 <HAL_GetTick>
 8004df8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f003 0308 	and.w	r3, r3, #8
 8004e04:	2b08      	cmp	r3, #8
 8004e06:	d12e      	bne.n	8004e66 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004e08:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004e0c:	9300      	str	r3, [sp, #0]
 8004e0e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004e10:	2200      	movs	r2, #0
 8004e12:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004e16:	6878      	ldr	r0, [r7, #4]
 8004e18:	f000 f88c 	bl	8004f34 <UART_WaitOnFlagUntilTimeout>
 8004e1c:	4603      	mov	r3, r0
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d021      	beq.n	8004e66 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e2a:	e853 3f00 	ldrex	r3, [r3]
 8004e2e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004e30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e32:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004e36:	653b      	str	r3, [r7, #80]	@ 0x50
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	461a      	mov	r2, r3
 8004e3e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004e40:	647b      	str	r3, [r7, #68]	@ 0x44
 8004e42:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e44:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004e46:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004e48:	e841 2300 	strex	r3, r2, [r1]
 8004e4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004e4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d1e6      	bne.n	8004e22 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2220      	movs	r2, #32
 8004e58:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004e62:	2303      	movs	r3, #3
 8004e64:	e062      	b.n	8004f2c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f003 0304 	and.w	r3, r3, #4
 8004e70:	2b04      	cmp	r3, #4
 8004e72:	d149      	bne.n	8004f08 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004e74:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004e78:	9300      	str	r3, [sp, #0]
 8004e7a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004e82:	6878      	ldr	r0, [r7, #4]
 8004e84:	f000 f856 	bl	8004f34 <UART_WaitOnFlagUntilTimeout>
 8004e88:	4603      	mov	r3, r0
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d03c      	beq.n	8004f08 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e96:	e853 3f00 	ldrex	r3, [r3]
 8004e9a:	623b      	str	r3, [r7, #32]
   return(result);
 8004e9c:	6a3b      	ldr	r3, [r7, #32]
 8004e9e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004ea2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	461a      	mov	r2, r3
 8004eaa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004eac:	633b      	str	r3, [r7, #48]	@ 0x30
 8004eae:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eb0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004eb2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004eb4:	e841 2300 	strex	r3, r2, [r1]
 8004eb8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004eba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d1e6      	bne.n	8004e8e <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	3308      	adds	r3, #8
 8004ec6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ec8:	693b      	ldr	r3, [r7, #16]
 8004eca:	e853 3f00 	ldrex	r3, [r3]
 8004ece:	60fb      	str	r3, [r7, #12]
   return(result);
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	f023 0301 	bic.w	r3, r3, #1
 8004ed6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	3308      	adds	r3, #8
 8004ede:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004ee0:	61fa      	str	r2, [r7, #28]
 8004ee2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ee4:	69b9      	ldr	r1, [r7, #24]
 8004ee6:	69fa      	ldr	r2, [r7, #28]
 8004ee8:	e841 2300 	strex	r3, r2, [r1]
 8004eec:	617b      	str	r3, [r7, #20]
   return(result);
 8004eee:	697b      	ldr	r3, [r7, #20]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d1e5      	bne.n	8004ec0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2220      	movs	r2, #32
 8004ef8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2200      	movs	r2, #0
 8004f00:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004f04:	2303      	movs	r3, #3
 8004f06:	e011      	b.n	8004f2c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2220      	movs	r2, #32
 8004f0c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	2220      	movs	r2, #32
 8004f12:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2200      	movs	r2, #0
 8004f1a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2200      	movs	r2, #0
 8004f20:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2200      	movs	r2, #0
 8004f26:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004f2a:	2300      	movs	r3, #0
}
 8004f2c:	4618      	mov	r0, r3
 8004f2e:	3758      	adds	r7, #88	@ 0x58
 8004f30:	46bd      	mov	sp, r7
 8004f32:	bd80      	pop	{r7, pc}

08004f34 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b084      	sub	sp, #16
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	60f8      	str	r0, [r7, #12]
 8004f3c:	60b9      	str	r1, [r7, #8]
 8004f3e:	603b      	str	r3, [r7, #0]
 8004f40:	4613      	mov	r3, r2
 8004f42:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f44:	e04f      	b.n	8004fe6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f46:	69bb      	ldr	r3, [r7, #24]
 8004f48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f4c:	d04b      	beq.n	8004fe6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f4e:	f7fd f881 	bl	8002054 <HAL_GetTick>
 8004f52:	4602      	mov	r2, r0
 8004f54:	683b      	ldr	r3, [r7, #0]
 8004f56:	1ad3      	subs	r3, r2, r3
 8004f58:	69ba      	ldr	r2, [r7, #24]
 8004f5a:	429a      	cmp	r2, r3
 8004f5c:	d302      	bcc.n	8004f64 <UART_WaitOnFlagUntilTimeout+0x30>
 8004f5e:	69bb      	ldr	r3, [r7, #24]
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d101      	bne.n	8004f68 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004f64:	2303      	movs	r3, #3
 8004f66:	e04e      	b.n	8005006 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f003 0304 	and.w	r3, r3, #4
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d037      	beq.n	8004fe6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004f76:	68bb      	ldr	r3, [r7, #8]
 8004f78:	2b80      	cmp	r3, #128	@ 0x80
 8004f7a:	d034      	beq.n	8004fe6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004f7c:	68bb      	ldr	r3, [r7, #8]
 8004f7e:	2b40      	cmp	r3, #64	@ 0x40
 8004f80:	d031      	beq.n	8004fe6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	69db      	ldr	r3, [r3, #28]
 8004f88:	f003 0308 	and.w	r3, r3, #8
 8004f8c:	2b08      	cmp	r3, #8
 8004f8e:	d110      	bne.n	8004fb2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	2208      	movs	r2, #8
 8004f96:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004f98:	68f8      	ldr	r0, [r7, #12]
 8004f9a:	f000 f838 	bl	800500e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	2208      	movs	r2, #8
 8004fa2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	2200      	movs	r2, #0
 8004faa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004fae:	2301      	movs	r3, #1
 8004fb0:	e029      	b.n	8005006 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	69db      	ldr	r3, [r3, #28]
 8004fb8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004fbc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004fc0:	d111      	bne.n	8004fe6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004fca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004fcc:	68f8      	ldr	r0, [r7, #12]
 8004fce:	f000 f81e 	bl	800500e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	2220      	movs	r2, #32
 8004fd6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	2200      	movs	r2, #0
 8004fde:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004fe2:	2303      	movs	r3, #3
 8004fe4:	e00f      	b.n	8005006 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	69da      	ldr	r2, [r3, #28]
 8004fec:	68bb      	ldr	r3, [r7, #8]
 8004fee:	4013      	ands	r3, r2
 8004ff0:	68ba      	ldr	r2, [r7, #8]
 8004ff2:	429a      	cmp	r2, r3
 8004ff4:	bf0c      	ite	eq
 8004ff6:	2301      	moveq	r3, #1
 8004ff8:	2300      	movne	r3, #0
 8004ffa:	b2db      	uxtb	r3, r3
 8004ffc:	461a      	mov	r2, r3
 8004ffe:	79fb      	ldrb	r3, [r7, #7]
 8005000:	429a      	cmp	r2, r3
 8005002:	d0a0      	beq.n	8004f46 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005004:	2300      	movs	r3, #0
}
 8005006:	4618      	mov	r0, r3
 8005008:	3710      	adds	r7, #16
 800500a:	46bd      	mov	sp, r7
 800500c:	bd80      	pop	{r7, pc}

0800500e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800500e:	b480      	push	{r7}
 8005010:	b095      	sub	sp, #84	@ 0x54
 8005012:	af00      	add	r7, sp, #0
 8005014:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800501c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800501e:	e853 3f00 	ldrex	r3, [r3]
 8005022:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005024:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005026:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800502a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	461a      	mov	r2, r3
 8005032:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005034:	643b      	str	r3, [r7, #64]	@ 0x40
 8005036:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005038:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800503a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800503c:	e841 2300 	strex	r3, r2, [r1]
 8005040:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005042:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005044:	2b00      	cmp	r3, #0
 8005046:	d1e6      	bne.n	8005016 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	3308      	adds	r3, #8
 800504e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005050:	6a3b      	ldr	r3, [r7, #32]
 8005052:	e853 3f00 	ldrex	r3, [r3]
 8005056:	61fb      	str	r3, [r7, #28]
   return(result);
 8005058:	69fb      	ldr	r3, [r7, #28]
 800505a:	f023 0301 	bic.w	r3, r3, #1
 800505e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	3308      	adds	r3, #8
 8005066:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005068:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800506a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800506c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800506e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005070:	e841 2300 	strex	r3, r2, [r1]
 8005074:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005078:	2b00      	cmp	r3, #0
 800507a:	d1e5      	bne.n	8005048 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005080:	2b01      	cmp	r3, #1
 8005082:	d118      	bne.n	80050b6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	e853 3f00 	ldrex	r3, [r3]
 8005090:	60bb      	str	r3, [r7, #8]
   return(result);
 8005092:	68bb      	ldr	r3, [r7, #8]
 8005094:	f023 0310 	bic.w	r3, r3, #16
 8005098:	647b      	str	r3, [r7, #68]	@ 0x44
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	461a      	mov	r2, r3
 80050a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80050a2:	61bb      	str	r3, [r7, #24]
 80050a4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050a6:	6979      	ldr	r1, [r7, #20]
 80050a8:	69ba      	ldr	r2, [r7, #24]
 80050aa:	e841 2300 	strex	r3, r2, [r1]
 80050ae:	613b      	str	r3, [r7, #16]
   return(result);
 80050b0:	693b      	ldr	r3, [r7, #16]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d1e6      	bne.n	8005084 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	2220      	movs	r2, #32
 80050ba:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2200      	movs	r2, #0
 80050c2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2200      	movs	r2, #0
 80050c8:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80050ca:	bf00      	nop
 80050cc:	3754      	adds	r7, #84	@ 0x54
 80050ce:	46bd      	mov	sp, r7
 80050d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d4:	4770      	bx	lr

080050d6 <__cvt>:
 80050d6:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80050da:	ec57 6b10 	vmov	r6, r7, d0
 80050de:	2f00      	cmp	r7, #0
 80050e0:	460c      	mov	r4, r1
 80050e2:	4619      	mov	r1, r3
 80050e4:	463b      	mov	r3, r7
 80050e6:	bfbb      	ittet	lt
 80050e8:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80050ec:	461f      	movlt	r7, r3
 80050ee:	2300      	movge	r3, #0
 80050f0:	232d      	movlt	r3, #45	@ 0x2d
 80050f2:	700b      	strb	r3, [r1, #0]
 80050f4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80050f6:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80050fa:	4691      	mov	r9, r2
 80050fc:	f023 0820 	bic.w	r8, r3, #32
 8005100:	bfbc      	itt	lt
 8005102:	4632      	movlt	r2, r6
 8005104:	4616      	movlt	r6, r2
 8005106:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800510a:	d005      	beq.n	8005118 <__cvt+0x42>
 800510c:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005110:	d100      	bne.n	8005114 <__cvt+0x3e>
 8005112:	3401      	adds	r4, #1
 8005114:	2102      	movs	r1, #2
 8005116:	e000      	b.n	800511a <__cvt+0x44>
 8005118:	2103      	movs	r1, #3
 800511a:	ab03      	add	r3, sp, #12
 800511c:	9301      	str	r3, [sp, #4]
 800511e:	ab02      	add	r3, sp, #8
 8005120:	9300      	str	r3, [sp, #0]
 8005122:	ec47 6b10 	vmov	d0, r6, r7
 8005126:	4653      	mov	r3, sl
 8005128:	4622      	mov	r2, r4
 800512a:	f000 ff3d 	bl	8005fa8 <_dtoa_r>
 800512e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005132:	4605      	mov	r5, r0
 8005134:	d119      	bne.n	800516a <__cvt+0x94>
 8005136:	f019 0f01 	tst.w	r9, #1
 800513a:	d00e      	beq.n	800515a <__cvt+0x84>
 800513c:	eb00 0904 	add.w	r9, r0, r4
 8005140:	2200      	movs	r2, #0
 8005142:	2300      	movs	r3, #0
 8005144:	4630      	mov	r0, r6
 8005146:	4639      	mov	r1, r7
 8005148:	f7fb fcbe 	bl	8000ac8 <__aeabi_dcmpeq>
 800514c:	b108      	cbz	r0, 8005152 <__cvt+0x7c>
 800514e:	f8cd 900c 	str.w	r9, [sp, #12]
 8005152:	2230      	movs	r2, #48	@ 0x30
 8005154:	9b03      	ldr	r3, [sp, #12]
 8005156:	454b      	cmp	r3, r9
 8005158:	d31e      	bcc.n	8005198 <__cvt+0xc2>
 800515a:	9b03      	ldr	r3, [sp, #12]
 800515c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800515e:	1b5b      	subs	r3, r3, r5
 8005160:	4628      	mov	r0, r5
 8005162:	6013      	str	r3, [r2, #0]
 8005164:	b004      	add	sp, #16
 8005166:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800516a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800516e:	eb00 0904 	add.w	r9, r0, r4
 8005172:	d1e5      	bne.n	8005140 <__cvt+0x6a>
 8005174:	7803      	ldrb	r3, [r0, #0]
 8005176:	2b30      	cmp	r3, #48	@ 0x30
 8005178:	d10a      	bne.n	8005190 <__cvt+0xba>
 800517a:	2200      	movs	r2, #0
 800517c:	2300      	movs	r3, #0
 800517e:	4630      	mov	r0, r6
 8005180:	4639      	mov	r1, r7
 8005182:	f7fb fca1 	bl	8000ac8 <__aeabi_dcmpeq>
 8005186:	b918      	cbnz	r0, 8005190 <__cvt+0xba>
 8005188:	f1c4 0401 	rsb	r4, r4, #1
 800518c:	f8ca 4000 	str.w	r4, [sl]
 8005190:	f8da 3000 	ldr.w	r3, [sl]
 8005194:	4499      	add	r9, r3
 8005196:	e7d3      	b.n	8005140 <__cvt+0x6a>
 8005198:	1c59      	adds	r1, r3, #1
 800519a:	9103      	str	r1, [sp, #12]
 800519c:	701a      	strb	r2, [r3, #0]
 800519e:	e7d9      	b.n	8005154 <__cvt+0x7e>

080051a0 <__exponent>:
 80051a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80051a2:	2900      	cmp	r1, #0
 80051a4:	bfba      	itte	lt
 80051a6:	4249      	neglt	r1, r1
 80051a8:	232d      	movlt	r3, #45	@ 0x2d
 80051aa:	232b      	movge	r3, #43	@ 0x2b
 80051ac:	2909      	cmp	r1, #9
 80051ae:	7002      	strb	r2, [r0, #0]
 80051b0:	7043      	strb	r3, [r0, #1]
 80051b2:	dd29      	ble.n	8005208 <__exponent+0x68>
 80051b4:	f10d 0307 	add.w	r3, sp, #7
 80051b8:	461d      	mov	r5, r3
 80051ba:	270a      	movs	r7, #10
 80051bc:	461a      	mov	r2, r3
 80051be:	fbb1 f6f7 	udiv	r6, r1, r7
 80051c2:	fb07 1416 	mls	r4, r7, r6, r1
 80051c6:	3430      	adds	r4, #48	@ 0x30
 80051c8:	f802 4c01 	strb.w	r4, [r2, #-1]
 80051cc:	460c      	mov	r4, r1
 80051ce:	2c63      	cmp	r4, #99	@ 0x63
 80051d0:	f103 33ff 	add.w	r3, r3, #4294967295
 80051d4:	4631      	mov	r1, r6
 80051d6:	dcf1      	bgt.n	80051bc <__exponent+0x1c>
 80051d8:	3130      	adds	r1, #48	@ 0x30
 80051da:	1e94      	subs	r4, r2, #2
 80051dc:	f803 1c01 	strb.w	r1, [r3, #-1]
 80051e0:	1c41      	adds	r1, r0, #1
 80051e2:	4623      	mov	r3, r4
 80051e4:	42ab      	cmp	r3, r5
 80051e6:	d30a      	bcc.n	80051fe <__exponent+0x5e>
 80051e8:	f10d 0309 	add.w	r3, sp, #9
 80051ec:	1a9b      	subs	r3, r3, r2
 80051ee:	42ac      	cmp	r4, r5
 80051f0:	bf88      	it	hi
 80051f2:	2300      	movhi	r3, #0
 80051f4:	3302      	adds	r3, #2
 80051f6:	4403      	add	r3, r0
 80051f8:	1a18      	subs	r0, r3, r0
 80051fa:	b003      	add	sp, #12
 80051fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80051fe:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005202:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005206:	e7ed      	b.n	80051e4 <__exponent+0x44>
 8005208:	2330      	movs	r3, #48	@ 0x30
 800520a:	3130      	adds	r1, #48	@ 0x30
 800520c:	7083      	strb	r3, [r0, #2]
 800520e:	70c1      	strb	r1, [r0, #3]
 8005210:	1d03      	adds	r3, r0, #4
 8005212:	e7f1      	b.n	80051f8 <__exponent+0x58>

08005214 <_printf_float>:
 8005214:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005218:	b08d      	sub	sp, #52	@ 0x34
 800521a:	460c      	mov	r4, r1
 800521c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005220:	4616      	mov	r6, r2
 8005222:	461f      	mov	r7, r3
 8005224:	4605      	mov	r5, r0
 8005226:	f000 fdbd 	bl	8005da4 <_localeconv_r>
 800522a:	6803      	ldr	r3, [r0, #0]
 800522c:	9304      	str	r3, [sp, #16]
 800522e:	4618      	mov	r0, r3
 8005230:	f7fb f81e 	bl	8000270 <strlen>
 8005234:	2300      	movs	r3, #0
 8005236:	930a      	str	r3, [sp, #40]	@ 0x28
 8005238:	f8d8 3000 	ldr.w	r3, [r8]
 800523c:	9005      	str	r0, [sp, #20]
 800523e:	3307      	adds	r3, #7
 8005240:	f023 0307 	bic.w	r3, r3, #7
 8005244:	f103 0208 	add.w	r2, r3, #8
 8005248:	f894 a018 	ldrb.w	sl, [r4, #24]
 800524c:	f8d4 b000 	ldr.w	fp, [r4]
 8005250:	f8c8 2000 	str.w	r2, [r8]
 8005254:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005258:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800525c:	9307      	str	r3, [sp, #28]
 800525e:	f8cd 8018 	str.w	r8, [sp, #24]
 8005262:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005266:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800526a:	4b9c      	ldr	r3, [pc, #624]	@ (80054dc <_printf_float+0x2c8>)
 800526c:	f04f 32ff 	mov.w	r2, #4294967295
 8005270:	f7fb fc5c 	bl	8000b2c <__aeabi_dcmpun>
 8005274:	bb70      	cbnz	r0, 80052d4 <_printf_float+0xc0>
 8005276:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800527a:	4b98      	ldr	r3, [pc, #608]	@ (80054dc <_printf_float+0x2c8>)
 800527c:	f04f 32ff 	mov.w	r2, #4294967295
 8005280:	f7fb fc36 	bl	8000af0 <__aeabi_dcmple>
 8005284:	bb30      	cbnz	r0, 80052d4 <_printf_float+0xc0>
 8005286:	2200      	movs	r2, #0
 8005288:	2300      	movs	r3, #0
 800528a:	4640      	mov	r0, r8
 800528c:	4649      	mov	r1, r9
 800528e:	f7fb fc25 	bl	8000adc <__aeabi_dcmplt>
 8005292:	b110      	cbz	r0, 800529a <_printf_float+0x86>
 8005294:	232d      	movs	r3, #45	@ 0x2d
 8005296:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800529a:	4a91      	ldr	r2, [pc, #580]	@ (80054e0 <_printf_float+0x2cc>)
 800529c:	4b91      	ldr	r3, [pc, #580]	@ (80054e4 <_printf_float+0x2d0>)
 800529e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80052a2:	bf8c      	ite	hi
 80052a4:	4690      	movhi	r8, r2
 80052a6:	4698      	movls	r8, r3
 80052a8:	2303      	movs	r3, #3
 80052aa:	6123      	str	r3, [r4, #16]
 80052ac:	f02b 0304 	bic.w	r3, fp, #4
 80052b0:	6023      	str	r3, [r4, #0]
 80052b2:	f04f 0900 	mov.w	r9, #0
 80052b6:	9700      	str	r7, [sp, #0]
 80052b8:	4633      	mov	r3, r6
 80052ba:	aa0b      	add	r2, sp, #44	@ 0x2c
 80052bc:	4621      	mov	r1, r4
 80052be:	4628      	mov	r0, r5
 80052c0:	f000 f9d2 	bl	8005668 <_printf_common>
 80052c4:	3001      	adds	r0, #1
 80052c6:	f040 808d 	bne.w	80053e4 <_printf_float+0x1d0>
 80052ca:	f04f 30ff 	mov.w	r0, #4294967295
 80052ce:	b00d      	add	sp, #52	@ 0x34
 80052d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052d4:	4642      	mov	r2, r8
 80052d6:	464b      	mov	r3, r9
 80052d8:	4640      	mov	r0, r8
 80052da:	4649      	mov	r1, r9
 80052dc:	f7fb fc26 	bl	8000b2c <__aeabi_dcmpun>
 80052e0:	b140      	cbz	r0, 80052f4 <_printf_float+0xe0>
 80052e2:	464b      	mov	r3, r9
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	bfbc      	itt	lt
 80052e8:	232d      	movlt	r3, #45	@ 0x2d
 80052ea:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80052ee:	4a7e      	ldr	r2, [pc, #504]	@ (80054e8 <_printf_float+0x2d4>)
 80052f0:	4b7e      	ldr	r3, [pc, #504]	@ (80054ec <_printf_float+0x2d8>)
 80052f2:	e7d4      	b.n	800529e <_printf_float+0x8a>
 80052f4:	6863      	ldr	r3, [r4, #4]
 80052f6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80052fa:	9206      	str	r2, [sp, #24]
 80052fc:	1c5a      	adds	r2, r3, #1
 80052fe:	d13b      	bne.n	8005378 <_printf_float+0x164>
 8005300:	2306      	movs	r3, #6
 8005302:	6063      	str	r3, [r4, #4]
 8005304:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005308:	2300      	movs	r3, #0
 800530a:	6022      	str	r2, [r4, #0]
 800530c:	9303      	str	r3, [sp, #12]
 800530e:	ab0a      	add	r3, sp, #40	@ 0x28
 8005310:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005314:	ab09      	add	r3, sp, #36	@ 0x24
 8005316:	9300      	str	r3, [sp, #0]
 8005318:	6861      	ldr	r1, [r4, #4]
 800531a:	ec49 8b10 	vmov	d0, r8, r9
 800531e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005322:	4628      	mov	r0, r5
 8005324:	f7ff fed7 	bl	80050d6 <__cvt>
 8005328:	9b06      	ldr	r3, [sp, #24]
 800532a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800532c:	2b47      	cmp	r3, #71	@ 0x47
 800532e:	4680      	mov	r8, r0
 8005330:	d129      	bne.n	8005386 <_printf_float+0x172>
 8005332:	1cc8      	adds	r0, r1, #3
 8005334:	db02      	blt.n	800533c <_printf_float+0x128>
 8005336:	6863      	ldr	r3, [r4, #4]
 8005338:	4299      	cmp	r1, r3
 800533a:	dd41      	ble.n	80053c0 <_printf_float+0x1ac>
 800533c:	f1aa 0a02 	sub.w	sl, sl, #2
 8005340:	fa5f fa8a 	uxtb.w	sl, sl
 8005344:	3901      	subs	r1, #1
 8005346:	4652      	mov	r2, sl
 8005348:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800534c:	9109      	str	r1, [sp, #36]	@ 0x24
 800534e:	f7ff ff27 	bl	80051a0 <__exponent>
 8005352:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005354:	1813      	adds	r3, r2, r0
 8005356:	2a01      	cmp	r2, #1
 8005358:	4681      	mov	r9, r0
 800535a:	6123      	str	r3, [r4, #16]
 800535c:	dc02      	bgt.n	8005364 <_printf_float+0x150>
 800535e:	6822      	ldr	r2, [r4, #0]
 8005360:	07d2      	lsls	r2, r2, #31
 8005362:	d501      	bpl.n	8005368 <_printf_float+0x154>
 8005364:	3301      	adds	r3, #1
 8005366:	6123      	str	r3, [r4, #16]
 8005368:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800536c:	2b00      	cmp	r3, #0
 800536e:	d0a2      	beq.n	80052b6 <_printf_float+0xa2>
 8005370:	232d      	movs	r3, #45	@ 0x2d
 8005372:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005376:	e79e      	b.n	80052b6 <_printf_float+0xa2>
 8005378:	9a06      	ldr	r2, [sp, #24]
 800537a:	2a47      	cmp	r2, #71	@ 0x47
 800537c:	d1c2      	bne.n	8005304 <_printf_float+0xf0>
 800537e:	2b00      	cmp	r3, #0
 8005380:	d1c0      	bne.n	8005304 <_printf_float+0xf0>
 8005382:	2301      	movs	r3, #1
 8005384:	e7bd      	b.n	8005302 <_printf_float+0xee>
 8005386:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800538a:	d9db      	bls.n	8005344 <_printf_float+0x130>
 800538c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005390:	d118      	bne.n	80053c4 <_printf_float+0x1b0>
 8005392:	2900      	cmp	r1, #0
 8005394:	6863      	ldr	r3, [r4, #4]
 8005396:	dd0b      	ble.n	80053b0 <_printf_float+0x19c>
 8005398:	6121      	str	r1, [r4, #16]
 800539a:	b913      	cbnz	r3, 80053a2 <_printf_float+0x18e>
 800539c:	6822      	ldr	r2, [r4, #0]
 800539e:	07d0      	lsls	r0, r2, #31
 80053a0:	d502      	bpl.n	80053a8 <_printf_float+0x194>
 80053a2:	3301      	adds	r3, #1
 80053a4:	440b      	add	r3, r1
 80053a6:	6123      	str	r3, [r4, #16]
 80053a8:	65a1      	str	r1, [r4, #88]	@ 0x58
 80053aa:	f04f 0900 	mov.w	r9, #0
 80053ae:	e7db      	b.n	8005368 <_printf_float+0x154>
 80053b0:	b913      	cbnz	r3, 80053b8 <_printf_float+0x1a4>
 80053b2:	6822      	ldr	r2, [r4, #0]
 80053b4:	07d2      	lsls	r2, r2, #31
 80053b6:	d501      	bpl.n	80053bc <_printf_float+0x1a8>
 80053b8:	3302      	adds	r3, #2
 80053ba:	e7f4      	b.n	80053a6 <_printf_float+0x192>
 80053bc:	2301      	movs	r3, #1
 80053be:	e7f2      	b.n	80053a6 <_printf_float+0x192>
 80053c0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80053c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80053c6:	4299      	cmp	r1, r3
 80053c8:	db05      	blt.n	80053d6 <_printf_float+0x1c2>
 80053ca:	6823      	ldr	r3, [r4, #0]
 80053cc:	6121      	str	r1, [r4, #16]
 80053ce:	07d8      	lsls	r0, r3, #31
 80053d0:	d5ea      	bpl.n	80053a8 <_printf_float+0x194>
 80053d2:	1c4b      	adds	r3, r1, #1
 80053d4:	e7e7      	b.n	80053a6 <_printf_float+0x192>
 80053d6:	2900      	cmp	r1, #0
 80053d8:	bfd4      	ite	le
 80053da:	f1c1 0202 	rsble	r2, r1, #2
 80053de:	2201      	movgt	r2, #1
 80053e0:	4413      	add	r3, r2
 80053e2:	e7e0      	b.n	80053a6 <_printf_float+0x192>
 80053e4:	6823      	ldr	r3, [r4, #0]
 80053e6:	055a      	lsls	r2, r3, #21
 80053e8:	d407      	bmi.n	80053fa <_printf_float+0x1e6>
 80053ea:	6923      	ldr	r3, [r4, #16]
 80053ec:	4642      	mov	r2, r8
 80053ee:	4631      	mov	r1, r6
 80053f0:	4628      	mov	r0, r5
 80053f2:	47b8      	blx	r7
 80053f4:	3001      	adds	r0, #1
 80053f6:	d12b      	bne.n	8005450 <_printf_float+0x23c>
 80053f8:	e767      	b.n	80052ca <_printf_float+0xb6>
 80053fa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80053fe:	f240 80dd 	bls.w	80055bc <_printf_float+0x3a8>
 8005402:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005406:	2200      	movs	r2, #0
 8005408:	2300      	movs	r3, #0
 800540a:	f7fb fb5d 	bl	8000ac8 <__aeabi_dcmpeq>
 800540e:	2800      	cmp	r0, #0
 8005410:	d033      	beq.n	800547a <_printf_float+0x266>
 8005412:	4a37      	ldr	r2, [pc, #220]	@ (80054f0 <_printf_float+0x2dc>)
 8005414:	2301      	movs	r3, #1
 8005416:	4631      	mov	r1, r6
 8005418:	4628      	mov	r0, r5
 800541a:	47b8      	blx	r7
 800541c:	3001      	adds	r0, #1
 800541e:	f43f af54 	beq.w	80052ca <_printf_float+0xb6>
 8005422:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005426:	4543      	cmp	r3, r8
 8005428:	db02      	blt.n	8005430 <_printf_float+0x21c>
 800542a:	6823      	ldr	r3, [r4, #0]
 800542c:	07d8      	lsls	r0, r3, #31
 800542e:	d50f      	bpl.n	8005450 <_printf_float+0x23c>
 8005430:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005434:	4631      	mov	r1, r6
 8005436:	4628      	mov	r0, r5
 8005438:	47b8      	blx	r7
 800543a:	3001      	adds	r0, #1
 800543c:	f43f af45 	beq.w	80052ca <_printf_float+0xb6>
 8005440:	f04f 0900 	mov.w	r9, #0
 8005444:	f108 38ff 	add.w	r8, r8, #4294967295
 8005448:	f104 0a1a 	add.w	sl, r4, #26
 800544c:	45c8      	cmp	r8, r9
 800544e:	dc09      	bgt.n	8005464 <_printf_float+0x250>
 8005450:	6823      	ldr	r3, [r4, #0]
 8005452:	079b      	lsls	r3, r3, #30
 8005454:	f100 8103 	bmi.w	800565e <_printf_float+0x44a>
 8005458:	68e0      	ldr	r0, [r4, #12]
 800545a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800545c:	4298      	cmp	r0, r3
 800545e:	bfb8      	it	lt
 8005460:	4618      	movlt	r0, r3
 8005462:	e734      	b.n	80052ce <_printf_float+0xba>
 8005464:	2301      	movs	r3, #1
 8005466:	4652      	mov	r2, sl
 8005468:	4631      	mov	r1, r6
 800546a:	4628      	mov	r0, r5
 800546c:	47b8      	blx	r7
 800546e:	3001      	adds	r0, #1
 8005470:	f43f af2b 	beq.w	80052ca <_printf_float+0xb6>
 8005474:	f109 0901 	add.w	r9, r9, #1
 8005478:	e7e8      	b.n	800544c <_printf_float+0x238>
 800547a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800547c:	2b00      	cmp	r3, #0
 800547e:	dc39      	bgt.n	80054f4 <_printf_float+0x2e0>
 8005480:	4a1b      	ldr	r2, [pc, #108]	@ (80054f0 <_printf_float+0x2dc>)
 8005482:	2301      	movs	r3, #1
 8005484:	4631      	mov	r1, r6
 8005486:	4628      	mov	r0, r5
 8005488:	47b8      	blx	r7
 800548a:	3001      	adds	r0, #1
 800548c:	f43f af1d 	beq.w	80052ca <_printf_float+0xb6>
 8005490:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005494:	ea59 0303 	orrs.w	r3, r9, r3
 8005498:	d102      	bne.n	80054a0 <_printf_float+0x28c>
 800549a:	6823      	ldr	r3, [r4, #0]
 800549c:	07d9      	lsls	r1, r3, #31
 800549e:	d5d7      	bpl.n	8005450 <_printf_float+0x23c>
 80054a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80054a4:	4631      	mov	r1, r6
 80054a6:	4628      	mov	r0, r5
 80054a8:	47b8      	blx	r7
 80054aa:	3001      	adds	r0, #1
 80054ac:	f43f af0d 	beq.w	80052ca <_printf_float+0xb6>
 80054b0:	f04f 0a00 	mov.w	sl, #0
 80054b4:	f104 0b1a 	add.w	fp, r4, #26
 80054b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80054ba:	425b      	negs	r3, r3
 80054bc:	4553      	cmp	r3, sl
 80054be:	dc01      	bgt.n	80054c4 <_printf_float+0x2b0>
 80054c0:	464b      	mov	r3, r9
 80054c2:	e793      	b.n	80053ec <_printf_float+0x1d8>
 80054c4:	2301      	movs	r3, #1
 80054c6:	465a      	mov	r2, fp
 80054c8:	4631      	mov	r1, r6
 80054ca:	4628      	mov	r0, r5
 80054cc:	47b8      	blx	r7
 80054ce:	3001      	adds	r0, #1
 80054d0:	f43f aefb 	beq.w	80052ca <_printf_float+0xb6>
 80054d4:	f10a 0a01 	add.w	sl, sl, #1
 80054d8:	e7ee      	b.n	80054b8 <_printf_float+0x2a4>
 80054da:	bf00      	nop
 80054dc:	7fefffff 	.word	0x7fefffff
 80054e0:	08007b64 	.word	0x08007b64
 80054e4:	08007b60 	.word	0x08007b60
 80054e8:	08007b6c 	.word	0x08007b6c
 80054ec:	08007b68 	.word	0x08007b68
 80054f0:	08007b70 	.word	0x08007b70
 80054f4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80054f6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80054fa:	4553      	cmp	r3, sl
 80054fc:	bfa8      	it	ge
 80054fe:	4653      	movge	r3, sl
 8005500:	2b00      	cmp	r3, #0
 8005502:	4699      	mov	r9, r3
 8005504:	dc36      	bgt.n	8005574 <_printf_float+0x360>
 8005506:	f04f 0b00 	mov.w	fp, #0
 800550a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800550e:	f104 021a 	add.w	r2, r4, #26
 8005512:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005514:	9306      	str	r3, [sp, #24]
 8005516:	eba3 0309 	sub.w	r3, r3, r9
 800551a:	455b      	cmp	r3, fp
 800551c:	dc31      	bgt.n	8005582 <_printf_float+0x36e>
 800551e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005520:	459a      	cmp	sl, r3
 8005522:	dc3a      	bgt.n	800559a <_printf_float+0x386>
 8005524:	6823      	ldr	r3, [r4, #0]
 8005526:	07da      	lsls	r2, r3, #31
 8005528:	d437      	bmi.n	800559a <_printf_float+0x386>
 800552a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800552c:	ebaa 0903 	sub.w	r9, sl, r3
 8005530:	9b06      	ldr	r3, [sp, #24]
 8005532:	ebaa 0303 	sub.w	r3, sl, r3
 8005536:	4599      	cmp	r9, r3
 8005538:	bfa8      	it	ge
 800553a:	4699      	movge	r9, r3
 800553c:	f1b9 0f00 	cmp.w	r9, #0
 8005540:	dc33      	bgt.n	80055aa <_printf_float+0x396>
 8005542:	f04f 0800 	mov.w	r8, #0
 8005546:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800554a:	f104 0b1a 	add.w	fp, r4, #26
 800554e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005550:	ebaa 0303 	sub.w	r3, sl, r3
 8005554:	eba3 0309 	sub.w	r3, r3, r9
 8005558:	4543      	cmp	r3, r8
 800555a:	f77f af79 	ble.w	8005450 <_printf_float+0x23c>
 800555e:	2301      	movs	r3, #1
 8005560:	465a      	mov	r2, fp
 8005562:	4631      	mov	r1, r6
 8005564:	4628      	mov	r0, r5
 8005566:	47b8      	blx	r7
 8005568:	3001      	adds	r0, #1
 800556a:	f43f aeae 	beq.w	80052ca <_printf_float+0xb6>
 800556e:	f108 0801 	add.w	r8, r8, #1
 8005572:	e7ec      	b.n	800554e <_printf_float+0x33a>
 8005574:	4642      	mov	r2, r8
 8005576:	4631      	mov	r1, r6
 8005578:	4628      	mov	r0, r5
 800557a:	47b8      	blx	r7
 800557c:	3001      	adds	r0, #1
 800557e:	d1c2      	bne.n	8005506 <_printf_float+0x2f2>
 8005580:	e6a3      	b.n	80052ca <_printf_float+0xb6>
 8005582:	2301      	movs	r3, #1
 8005584:	4631      	mov	r1, r6
 8005586:	4628      	mov	r0, r5
 8005588:	9206      	str	r2, [sp, #24]
 800558a:	47b8      	blx	r7
 800558c:	3001      	adds	r0, #1
 800558e:	f43f ae9c 	beq.w	80052ca <_printf_float+0xb6>
 8005592:	9a06      	ldr	r2, [sp, #24]
 8005594:	f10b 0b01 	add.w	fp, fp, #1
 8005598:	e7bb      	b.n	8005512 <_printf_float+0x2fe>
 800559a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800559e:	4631      	mov	r1, r6
 80055a0:	4628      	mov	r0, r5
 80055a2:	47b8      	blx	r7
 80055a4:	3001      	adds	r0, #1
 80055a6:	d1c0      	bne.n	800552a <_printf_float+0x316>
 80055a8:	e68f      	b.n	80052ca <_printf_float+0xb6>
 80055aa:	9a06      	ldr	r2, [sp, #24]
 80055ac:	464b      	mov	r3, r9
 80055ae:	4442      	add	r2, r8
 80055b0:	4631      	mov	r1, r6
 80055b2:	4628      	mov	r0, r5
 80055b4:	47b8      	blx	r7
 80055b6:	3001      	adds	r0, #1
 80055b8:	d1c3      	bne.n	8005542 <_printf_float+0x32e>
 80055ba:	e686      	b.n	80052ca <_printf_float+0xb6>
 80055bc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80055c0:	f1ba 0f01 	cmp.w	sl, #1
 80055c4:	dc01      	bgt.n	80055ca <_printf_float+0x3b6>
 80055c6:	07db      	lsls	r3, r3, #31
 80055c8:	d536      	bpl.n	8005638 <_printf_float+0x424>
 80055ca:	2301      	movs	r3, #1
 80055cc:	4642      	mov	r2, r8
 80055ce:	4631      	mov	r1, r6
 80055d0:	4628      	mov	r0, r5
 80055d2:	47b8      	blx	r7
 80055d4:	3001      	adds	r0, #1
 80055d6:	f43f ae78 	beq.w	80052ca <_printf_float+0xb6>
 80055da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80055de:	4631      	mov	r1, r6
 80055e0:	4628      	mov	r0, r5
 80055e2:	47b8      	blx	r7
 80055e4:	3001      	adds	r0, #1
 80055e6:	f43f ae70 	beq.w	80052ca <_printf_float+0xb6>
 80055ea:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80055ee:	2200      	movs	r2, #0
 80055f0:	2300      	movs	r3, #0
 80055f2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80055f6:	f7fb fa67 	bl	8000ac8 <__aeabi_dcmpeq>
 80055fa:	b9c0      	cbnz	r0, 800562e <_printf_float+0x41a>
 80055fc:	4653      	mov	r3, sl
 80055fe:	f108 0201 	add.w	r2, r8, #1
 8005602:	4631      	mov	r1, r6
 8005604:	4628      	mov	r0, r5
 8005606:	47b8      	blx	r7
 8005608:	3001      	adds	r0, #1
 800560a:	d10c      	bne.n	8005626 <_printf_float+0x412>
 800560c:	e65d      	b.n	80052ca <_printf_float+0xb6>
 800560e:	2301      	movs	r3, #1
 8005610:	465a      	mov	r2, fp
 8005612:	4631      	mov	r1, r6
 8005614:	4628      	mov	r0, r5
 8005616:	47b8      	blx	r7
 8005618:	3001      	adds	r0, #1
 800561a:	f43f ae56 	beq.w	80052ca <_printf_float+0xb6>
 800561e:	f108 0801 	add.w	r8, r8, #1
 8005622:	45d0      	cmp	r8, sl
 8005624:	dbf3      	blt.n	800560e <_printf_float+0x3fa>
 8005626:	464b      	mov	r3, r9
 8005628:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800562c:	e6df      	b.n	80053ee <_printf_float+0x1da>
 800562e:	f04f 0800 	mov.w	r8, #0
 8005632:	f104 0b1a 	add.w	fp, r4, #26
 8005636:	e7f4      	b.n	8005622 <_printf_float+0x40e>
 8005638:	2301      	movs	r3, #1
 800563a:	4642      	mov	r2, r8
 800563c:	e7e1      	b.n	8005602 <_printf_float+0x3ee>
 800563e:	2301      	movs	r3, #1
 8005640:	464a      	mov	r2, r9
 8005642:	4631      	mov	r1, r6
 8005644:	4628      	mov	r0, r5
 8005646:	47b8      	blx	r7
 8005648:	3001      	adds	r0, #1
 800564a:	f43f ae3e 	beq.w	80052ca <_printf_float+0xb6>
 800564e:	f108 0801 	add.w	r8, r8, #1
 8005652:	68e3      	ldr	r3, [r4, #12]
 8005654:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005656:	1a5b      	subs	r3, r3, r1
 8005658:	4543      	cmp	r3, r8
 800565a:	dcf0      	bgt.n	800563e <_printf_float+0x42a>
 800565c:	e6fc      	b.n	8005458 <_printf_float+0x244>
 800565e:	f04f 0800 	mov.w	r8, #0
 8005662:	f104 0919 	add.w	r9, r4, #25
 8005666:	e7f4      	b.n	8005652 <_printf_float+0x43e>

08005668 <_printf_common>:
 8005668:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800566c:	4616      	mov	r6, r2
 800566e:	4698      	mov	r8, r3
 8005670:	688a      	ldr	r2, [r1, #8]
 8005672:	690b      	ldr	r3, [r1, #16]
 8005674:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005678:	4293      	cmp	r3, r2
 800567a:	bfb8      	it	lt
 800567c:	4613      	movlt	r3, r2
 800567e:	6033      	str	r3, [r6, #0]
 8005680:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005684:	4607      	mov	r7, r0
 8005686:	460c      	mov	r4, r1
 8005688:	b10a      	cbz	r2, 800568e <_printf_common+0x26>
 800568a:	3301      	adds	r3, #1
 800568c:	6033      	str	r3, [r6, #0]
 800568e:	6823      	ldr	r3, [r4, #0]
 8005690:	0699      	lsls	r1, r3, #26
 8005692:	bf42      	ittt	mi
 8005694:	6833      	ldrmi	r3, [r6, #0]
 8005696:	3302      	addmi	r3, #2
 8005698:	6033      	strmi	r3, [r6, #0]
 800569a:	6825      	ldr	r5, [r4, #0]
 800569c:	f015 0506 	ands.w	r5, r5, #6
 80056a0:	d106      	bne.n	80056b0 <_printf_common+0x48>
 80056a2:	f104 0a19 	add.w	sl, r4, #25
 80056a6:	68e3      	ldr	r3, [r4, #12]
 80056a8:	6832      	ldr	r2, [r6, #0]
 80056aa:	1a9b      	subs	r3, r3, r2
 80056ac:	42ab      	cmp	r3, r5
 80056ae:	dc26      	bgt.n	80056fe <_printf_common+0x96>
 80056b0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80056b4:	6822      	ldr	r2, [r4, #0]
 80056b6:	3b00      	subs	r3, #0
 80056b8:	bf18      	it	ne
 80056ba:	2301      	movne	r3, #1
 80056bc:	0692      	lsls	r2, r2, #26
 80056be:	d42b      	bmi.n	8005718 <_printf_common+0xb0>
 80056c0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80056c4:	4641      	mov	r1, r8
 80056c6:	4638      	mov	r0, r7
 80056c8:	47c8      	blx	r9
 80056ca:	3001      	adds	r0, #1
 80056cc:	d01e      	beq.n	800570c <_printf_common+0xa4>
 80056ce:	6823      	ldr	r3, [r4, #0]
 80056d0:	6922      	ldr	r2, [r4, #16]
 80056d2:	f003 0306 	and.w	r3, r3, #6
 80056d6:	2b04      	cmp	r3, #4
 80056d8:	bf02      	ittt	eq
 80056da:	68e5      	ldreq	r5, [r4, #12]
 80056dc:	6833      	ldreq	r3, [r6, #0]
 80056de:	1aed      	subeq	r5, r5, r3
 80056e0:	68a3      	ldr	r3, [r4, #8]
 80056e2:	bf0c      	ite	eq
 80056e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80056e8:	2500      	movne	r5, #0
 80056ea:	4293      	cmp	r3, r2
 80056ec:	bfc4      	itt	gt
 80056ee:	1a9b      	subgt	r3, r3, r2
 80056f0:	18ed      	addgt	r5, r5, r3
 80056f2:	2600      	movs	r6, #0
 80056f4:	341a      	adds	r4, #26
 80056f6:	42b5      	cmp	r5, r6
 80056f8:	d11a      	bne.n	8005730 <_printf_common+0xc8>
 80056fa:	2000      	movs	r0, #0
 80056fc:	e008      	b.n	8005710 <_printf_common+0xa8>
 80056fe:	2301      	movs	r3, #1
 8005700:	4652      	mov	r2, sl
 8005702:	4641      	mov	r1, r8
 8005704:	4638      	mov	r0, r7
 8005706:	47c8      	blx	r9
 8005708:	3001      	adds	r0, #1
 800570a:	d103      	bne.n	8005714 <_printf_common+0xac>
 800570c:	f04f 30ff 	mov.w	r0, #4294967295
 8005710:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005714:	3501      	adds	r5, #1
 8005716:	e7c6      	b.n	80056a6 <_printf_common+0x3e>
 8005718:	18e1      	adds	r1, r4, r3
 800571a:	1c5a      	adds	r2, r3, #1
 800571c:	2030      	movs	r0, #48	@ 0x30
 800571e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005722:	4422      	add	r2, r4
 8005724:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005728:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800572c:	3302      	adds	r3, #2
 800572e:	e7c7      	b.n	80056c0 <_printf_common+0x58>
 8005730:	2301      	movs	r3, #1
 8005732:	4622      	mov	r2, r4
 8005734:	4641      	mov	r1, r8
 8005736:	4638      	mov	r0, r7
 8005738:	47c8      	blx	r9
 800573a:	3001      	adds	r0, #1
 800573c:	d0e6      	beq.n	800570c <_printf_common+0xa4>
 800573e:	3601      	adds	r6, #1
 8005740:	e7d9      	b.n	80056f6 <_printf_common+0x8e>
	...

08005744 <_printf_i>:
 8005744:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005748:	7e0f      	ldrb	r7, [r1, #24]
 800574a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800574c:	2f78      	cmp	r7, #120	@ 0x78
 800574e:	4691      	mov	r9, r2
 8005750:	4680      	mov	r8, r0
 8005752:	460c      	mov	r4, r1
 8005754:	469a      	mov	sl, r3
 8005756:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800575a:	d807      	bhi.n	800576c <_printf_i+0x28>
 800575c:	2f62      	cmp	r7, #98	@ 0x62
 800575e:	d80a      	bhi.n	8005776 <_printf_i+0x32>
 8005760:	2f00      	cmp	r7, #0
 8005762:	f000 80d1 	beq.w	8005908 <_printf_i+0x1c4>
 8005766:	2f58      	cmp	r7, #88	@ 0x58
 8005768:	f000 80b8 	beq.w	80058dc <_printf_i+0x198>
 800576c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005770:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005774:	e03a      	b.n	80057ec <_printf_i+0xa8>
 8005776:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800577a:	2b15      	cmp	r3, #21
 800577c:	d8f6      	bhi.n	800576c <_printf_i+0x28>
 800577e:	a101      	add	r1, pc, #4	@ (adr r1, 8005784 <_printf_i+0x40>)
 8005780:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005784:	080057dd 	.word	0x080057dd
 8005788:	080057f1 	.word	0x080057f1
 800578c:	0800576d 	.word	0x0800576d
 8005790:	0800576d 	.word	0x0800576d
 8005794:	0800576d 	.word	0x0800576d
 8005798:	0800576d 	.word	0x0800576d
 800579c:	080057f1 	.word	0x080057f1
 80057a0:	0800576d 	.word	0x0800576d
 80057a4:	0800576d 	.word	0x0800576d
 80057a8:	0800576d 	.word	0x0800576d
 80057ac:	0800576d 	.word	0x0800576d
 80057b0:	080058ef 	.word	0x080058ef
 80057b4:	0800581b 	.word	0x0800581b
 80057b8:	080058a9 	.word	0x080058a9
 80057bc:	0800576d 	.word	0x0800576d
 80057c0:	0800576d 	.word	0x0800576d
 80057c4:	08005911 	.word	0x08005911
 80057c8:	0800576d 	.word	0x0800576d
 80057cc:	0800581b 	.word	0x0800581b
 80057d0:	0800576d 	.word	0x0800576d
 80057d4:	0800576d 	.word	0x0800576d
 80057d8:	080058b1 	.word	0x080058b1
 80057dc:	6833      	ldr	r3, [r6, #0]
 80057de:	1d1a      	adds	r2, r3, #4
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	6032      	str	r2, [r6, #0]
 80057e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80057e8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80057ec:	2301      	movs	r3, #1
 80057ee:	e09c      	b.n	800592a <_printf_i+0x1e6>
 80057f0:	6833      	ldr	r3, [r6, #0]
 80057f2:	6820      	ldr	r0, [r4, #0]
 80057f4:	1d19      	adds	r1, r3, #4
 80057f6:	6031      	str	r1, [r6, #0]
 80057f8:	0606      	lsls	r6, r0, #24
 80057fa:	d501      	bpl.n	8005800 <_printf_i+0xbc>
 80057fc:	681d      	ldr	r5, [r3, #0]
 80057fe:	e003      	b.n	8005808 <_printf_i+0xc4>
 8005800:	0645      	lsls	r5, r0, #25
 8005802:	d5fb      	bpl.n	80057fc <_printf_i+0xb8>
 8005804:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005808:	2d00      	cmp	r5, #0
 800580a:	da03      	bge.n	8005814 <_printf_i+0xd0>
 800580c:	232d      	movs	r3, #45	@ 0x2d
 800580e:	426d      	negs	r5, r5
 8005810:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005814:	4858      	ldr	r0, [pc, #352]	@ (8005978 <_printf_i+0x234>)
 8005816:	230a      	movs	r3, #10
 8005818:	e011      	b.n	800583e <_printf_i+0xfa>
 800581a:	6821      	ldr	r1, [r4, #0]
 800581c:	6833      	ldr	r3, [r6, #0]
 800581e:	0608      	lsls	r0, r1, #24
 8005820:	f853 5b04 	ldr.w	r5, [r3], #4
 8005824:	d402      	bmi.n	800582c <_printf_i+0xe8>
 8005826:	0649      	lsls	r1, r1, #25
 8005828:	bf48      	it	mi
 800582a:	b2ad      	uxthmi	r5, r5
 800582c:	2f6f      	cmp	r7, #111	@ 0x6f
 800582e:	4852      	ldr	r0, [pc, #328]	@ (8005978 <_printf_i+0x234>)
 8005830:	6033      	str	r3, [r6, #0]
 8005832:	bf14      	ite	ne
 8005834:	230a      	movne	r3, #10
 8005836:	2308      	moveq	r3, #8
 8005838:	2100      	movs	r1, #0
 800583a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800583e:	6866      	ldr	r6, [r4, #4]
 8005840:	60a6      	str	r6, [r4, #8]
 8005842:	2e00      	cmp	r6, #0
 8005844:	db05      	blt.n	8005852 <_printf_i+0x10e>
 8005846:	6821      	ldr	r1, [r4, #0]
 8005848:	432e      	orrs	r6, r5
 800584a:	f021 0104 	bic.w	r1, r1, #4
 800584e:	6021      	str	r1, [r4, #0]
 8005850:	d04b      	beq.n	80058ea <_printf_i+0x1a6>
 8005852:	4616      	mov	r6, r2
 8005854:	fbb5 f1f3 	udiv	r1, r5, r3
 8005858:	fb03 5711 	mls	r7, r3, r1, r5
 800585c:	5dc7      	ldrb	r7, [r0, r7]
 800585e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005862:	462f      	mov	r7, r5
 8005864:	42bb      	cmp	r3, r7
 8005866:	460d      	mov	r5, r1
 8005868:	d9f4      	bls.n	8005854 <_printf_i+0x110>
 800586a:	2b08      	cmp	r3, #8
 800586c:	d10b      	bne.n	8005886 <_printf_i+0x142>
 800586e:	6823      	ldr	r3, [r4, #0]
 8005870:	07df      	lsls	r7, r3, #31
 8005872:	d508      	bpl.n	8005886 <_printf_i+0x142>
 8005874:	6923      	ldr	r3, [r4, #16]
 8005876:	6861      	ldr	r1, [r4, #4]
 8005878:	4299      	cmp	r1, r3
 800587a:	bfde      	ittt	le
 800587c:	2330      	movle	r3, #48	@ 0x30
 800587e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005882:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005886:	1b92      	subs	r2, r2, r6
 8005888:	6122      	str	r2, [r4, #16]
 800588a:	f8cd a000 	str.w	sl, [sp]
 800588e:	464b      	mov	r3, r9
 8005890:	aa03      	add	r2, sp, #12
 8005892:	4621      	mov	r1, r4
 8005894:	4640      	mov	r0, r8
 8005896:	f7ff fee7 	bl	8005668 <_printf_common>
 800589a:	3001      	adds	r0, #1
 800589c:	d14a      	bne.n	8005934 <_printf_i+0x1f0>
 800589e:	f04f 30ff 	mov.w	r0, #4294967295
 80058a2:	b004      	add	sp, #16
 80058a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058a8:	6823      	ldr	r3, [r4, #0]
 80058aa:	f043 0320 	orr.w	r3, r3, #32
 80058ae:	6023      	str	r3, [r4, #0]
 80058b0:	4832      	ldr	r0, [pc, #200]	@ (800597c <_printf_i+0x238>)
 80058b2:	2778      	movs	r7, #120	@ 0x78
 80058b4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80058b8:	6823      	ldr	r3, [r4, #0]
 80058ba:	6831      	ldr	r1, [r6, #0]
 80058bc:	061f      	lsls	r7, r3, #24
 80058be:	f851 5b04 	ldr.w	r5, [r1], #4
 80058c2:	d402      	bmi.n	80058ca <_printf_i+0x186>
 80058c4:	065f      	lsls	r7, r3, #25
 80058c6:	bf48      	it	mi
 80058c8:	b2ad      	uxthmi	r5, r5
 80058ca:	6031      	str	r1, [r6, #0]
 80058cc:	07d9      	lsls	r1, r3, #31
 80058ce:	bf44      	itt	mi
 80058d0:	f043 0320 	orrmi.w	r3, r3, #32
 80058d4:	6023      	strmi	r3, [r4, #0]
 80058d6:	b11d      	cbz	r5, 80058e0 <_printf_i+0x19c>
 80058d8:	2310      	movs	r3, #16
 80058da:	e7ad      	b.n	8005838 <_printf_i+0xf4>
 80058dc:	4826      	ldr	r0, [pc, #152]	@ (8005978 <_printf_i+0x234>)
 80058de:	e7e9      	b.n	80058b4 <_printf_i+0x170>
 80058e0:	6823      	ldr	r3, [r4, #0]
 80058e2:	f023 0320 	bic.w	r3, r3, #32
 80058e6:	6023      	str	r3, [r4, #0]
 80058e8:	e7f6      	b.n	80058d8 <_printf_i+0x194>
 80058ea:	4616      	mov	r6, r2
 80058ec:	e7bd      	b.n	800586a <_printf_i+0x126>
 80058ee:	6833      	ldr	r3, [r6, #0]
 80058f0:	6825      	ldr	r5, [r4, #0]
 80058f2:	6961      	ldr	r1, [r4, #20]
 80058f4:	1d18      	adds	r0, r3, #4
 80058f6:	6030      	str	r0, [r6, #0]
 80058f8:	062e      	lsls	r6, r5, #24
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	d501      	bpl.n	8005902 <_printf_i+0x1be>
 80058fe:	6019      	str	r1, [r3, #0]
 8005900:	e002      	b.n	8005908 <_printf_i+0x1c4>
 8005902:	0668      	lsls	r0, r5, #25
 8005904:	d5fb      	bpl.n	80058fe <_printf_i+0x1ba>
 8005906:	8019      	strh	r1, [r3, #0]
 8005908:	2300      	movs	r3, #0
 800590a:	6123      	str	r3, [r4, #16]
 800590c:	4616      	mov	r6, r2
 800590e:	e7bc      	b.n	800588a <_printf_i+0x146>
 8005910:	6833      	ldr	r3, [r6, #0]
 8005912:	1d1a      	adds	r2, r3, #4
 8005914:	6032      	str	r2, [r6, #0]
 8005916:	681e      	ldr	r6, [r3, #0]
 8005918:	6862      	ldr	r2, [r4, #4]
 800591a:	2100      	movs	r1, #0
 800591c:	4630      	mov	r0, r6
 800591e:	f7fa fc57 	bl	80001d0 <memchr>
 8005922:	b108      	cbz	r0, 8005928 <_printf_i+0x1e4>
 8005924:	1b80      	subs	r0, r0, r6
 8005926:	6060      	str	r0, [r4, #4]
 8005928:	6863      	ldr	r3, [r4, #4]
 800592a:	6123      	str	r3, [r4, #16]
 800592c:	2300      	movs	r3, #0
 800592e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005932:	e7aa      	b.n	800588a <_printf_i+0x146>
 8005934:	6923      	ldr	r3, [r4, #16]
 8005936:	4632      	mov	r2, r6
 8005938:	4649      	mov	r1, r9
 800593a:	4640      	mov	r0, r8
 800593c:	47d0      	blx	sl
 800593e:	3001      	adds	r0, #1
 8005940:	d0ad      	beq.n	800589e <_printf_i+0x15a>
 8005942:	6823      	ldr	r3, [r4, #0]
 8005944:	079b      	lsls	r3, r3, #30
 8005946:	d413      	bmi.n	8005970 <_printf_i+0x22c>
 8005948:	68e0      	ldr	r0, [r4, #12]
 800594a:	9b03      	ldr	r3, [sp, #12]
 800594c:	4298      	cmp	r0, r3
 800594e:	bfb8      	it	lt
 8005950:	4618      	movlt	r0, r3
 8005952:	e7a6      	b.n	80058a2 <_printf_i+0x15e>
 8005954:	2301      	movs	r3, #1
 8005956:	4632      	mov	r2, r6
 8005958:	4649      	mov	r1, r9
 800595a:	4640      	mov	r0, r8
 800595c:	47d0      	blx	sl
 800595e:	3001      	adds	r0, #1
 8005960:	d09d      	beq.n	800589e <_printf_i+0x15a>
 8005962:	3501      	adds	r5, #1
 8005964:	68e3      	ldr	r3, [r4, #12]
 8005966:	9903      	ldr	r1, [sp, #12]
 8005968:	1a5b      	subs	r3, r3, r1
 800596a:	42ab      	cmp	r3, r5
 800596c:	dcf2      	bgt.n	8005954 <_printf_i+0x210>
 800596e:	e7eb      	b.n	8005948 <_printf_i+0x204>
 8005970:	2500      	movs	r5, #0
 8005972:	f104 0619 	add.w	r6, r4, #25
 8005976:	e7f5      	b.n	8005964 <_printf_i+0x220>
 8005978:	08007b72 	.word	0x08007b72
 800597c:	08007b83 	.word	0x08007b83

08005980 <std>:
 8005980:	2300      	movs	r3, #0
 8005982:	b510      	push	{r4, lr}
 8005984:	4604      	mov	r4, r0
 8005986:	e9c0 3300 	strd	r3, r3, [r0]
 800598a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800598e:	6083      	str	r3, [r0, #8]
 8005990:	8181      	strh	r1, [r0, #12]
 8005992:	6643      	str	r3, [r0, #100]	@ 0x64
 8005994:	81c2      	strh	r2, [r0, #14]
 8005996:	6183      	str	r3, [r0, #24]
 8005998:	4619      	mov	r1, r3
 800599a:	2208      	movs	r2, #8
 800599c:	305c      	adds	r0, #92	@ 0x5c
 800599e:	f000 f9f9 	bl	8005d94 <memset>
 80059a2:	4b0d      	ldr	r3, [pc, #52]	@ (80059d8 <std+0x58>)
 80059a4:	6263      	str	r3, [r4, #36]	@ 0x24
 80059a6:	4b0d      	ldr	r3, [pc, #52]	@ (80059dc <std+0x5c>)
 80059a8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80059aa:	4b0d      	ldr	r3, [pc, #52]	@ (80059e0 <std+0x60>)
 80059ac:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80059ae:	4b0d      	ldr	r3, [pc, #52]	@ (80059e4 <std+0x64>)
 80059b0:	6323      	str	r3, [r4, #48]	@ 0x30
 80059b2:	4b0d      	ldr	r3, [pc, #52]	@ (80059e8 <std+0x68>)
 80059b4:	6224      	str	r4, [r4, #32]
 80059b6:	429c      	cmp	r4, r3
 80059b8:	d006      	beq.n	80059c8 <std+0x48>
 80059ba:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80059be:	4294      	cmp	r4, r2
 80059c0:	d002      	beq.n	80059c8 <std+0x48>
 80059c2:	33d0      	adds	r3, #208	@ 0xd0
 80059c4:	429c      	cmp	r4, r3
 80059c6:	d105      	bne.n	80059d4 <std+0x54>
 80059c8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80059cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80059d0:	f000 ba5c 	b.w	8005e8c <__retarget_lock_init_recursive>
 80059d4:	bd10      	pop	{r4, pc}
 80059d6:	bf00      	nop
 80059d8:	08005be5 	.word	0x08005be5
 80059dc:	08005c07 	.word	0x08005c07
 80059e0:	08005c3f 	.word	0x08005c3f
 80059e4:	08005c63 	.word	0x08005c63
 80059e8:	200002f8 	.word	0x200002f8

080059ec <stdio_exit_handler>:
 80059ec:	4a02      	ldr	r2, [pc, #8]	@ (80059f8 <stdio_exit_handler+0xc>)
 80059ee:	4903      	ldr	r1, [pc, #12]	@ (80059fc <stdio_exit_handler+0x10>)
 80059f0:	4803      	ldr	r0, [pc, #12]	@ (8005a00 <stdio_exit_handler+0x14>)
 80059f2:	f000 b869 	b.w	8005ac8 <_fwalk_sglue>
 80059f6:	bf00      	nop
 80059f8:	2000000c 	.word	0x2000000c
 80059fc:	080077c9 	.word	0x080077c9
 8005a00:	2000001c 	.word	0x2000001c

08005a04 <cleanup_stdio>:
 8005a04:	6841      	ldr	r1, [r0, #4]
 8005a06:	4b0c      	ldr	r3, [pc, #48]	@ (8005a38 <cleanup_stdio+0x34>)
 8005a08:	4299      	cmp	r1, r3
 8005a0a:	b510      	push	{r4, lr}
 8005a0c:	4604      	mov	r4, r0
 8005a0e:	d001      	beq.n	8005a14 <cleanup_stdio+0x10>
 8005a10:	f001 feda 	bl	80077c8 <_fflush_r>
 8005a14:	68a1      	ldr	r1, [r4, #8]
 8005a16:	4b09      	ldr	r3, [pc, #36]	@ (8005a3c <cleanup_stdio+0x38>)
 8005a18:	4299      	cmp	r1, r3
 8005a1a:	d002      	beq.n	8005a22 <cleanup_stdio+0x1e>
 8005a1c:	4620      	mov	r0, r4
 8005a1e:	f001 fed3 	bl	80077c8 <_fflush_r>
 8005a22:	68e1      	ldr	r1, [r4, #12]
 8005a24:	4b06      	ldr	r3, [pc, #24]	@ (8005a40 <cleanup_stdio+0x3c>)
 8005a26:	4299      	cmp	r1, r3
 8005a28:	d004      	beq.n	8005a34 <cleanup_stdio+0x30>
 8005a2a:	4620      	mov	r0, r4
 8005a2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a30:	f001 beca 	b.w	80077c8 <_fflush_r>
 8005a34:	bd10      	pop	{r4, pc}
 8005a36:	bf00      	nop
 8005a38:	200002f8 	.word	0x200002f8
 8005a3c:	20000360 	.word	0x20000360
 8005a40:	200003c8 	.word	0x200003c8

08005a44 <global_stdio_init.part.0>:
 8005a44:	b510      	push	{r4, lr}
 8005a46:	4b0b      	ldr	r3, [pc, #44]	@ (8005a74 <global_stdio_init.part.0+0x30>)
 8005a48:	4c0b      	ldr	r4, [pc, #44]	@ (8005a78 <global_stdio_init.part.0+0x34>)
 8005a4a:	4a0c      	ldr	r2, [pc, #48]	@ (8005a7c <global_stdio_init.part.0+0x38>)
 8005a4c:	601a      	str	r2, [r3, #0]
 8005a4e:	4620      	mov	r0, r4
 8005a50:	2200      	movs	r2, #0
 8005a52:	2104      	movs	r1, #4
 8005a54:	f7ff ff94 	bl	8005980 <std>
 8005a58:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005a5c:	2201      	movs	r2, #1
 8005a5e:	2109      	movs	r1, #9
 8005a60:	f7ff ff8e 	bl	8005980 <std>
 8005a64:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005a68:	2202      	movs	r2, #2
 8005a6a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a6e:	2112      	movs	r1, #18
 8005a70:	f7ff bf86 	b.w	8005980 <std>
 8005a74:	20000430 	.word	0x20000430
 8005a78:	200002f8 	.word	0x200002f8
 8005a7c:	080059ed 	.word	0x080059ed

08005a80 <__sfp_lock_acquire>:
 8005a80:	4801      	ldr	r0, [pc, #4]	@ (8005a88 <__sfp_lock_acquire+0x8>)
 8005a82:	f000 ba04 	b.w	8005e8e <__retarget_lock_acquire_recursive>
 8005a86:	bf00      	nop
 8005a88:	20000439 	.word	0x20000439

08005a8c <__sfp_lock_release>:
 8005a8c:	4801      	ldr	r0, [pc, #4]	@ (8005a94 <__sfp_lock_release+0x8>)
 8005a8e:	f000 b9ff 	b.w	8005e90 <__retarget_lock_release_recursive>
 8005a92:	bf00      	nop
 8005a94:	20000439 	.word	0x20000439

08005a98 <__sinit>:
 8005a98:	b510      	push	{r4, lr}
 8005a9a:	4604      	mov	r4, r0
 8005a9c:	f7ff fff0 	bl	8005a80 <__sfp_lock_acquire>
 8005aa0:	6a23      	ldr	r3, [r4, #32]
 8005aa2:	b11b      	cbz	r3, 8005aac <__sinit+0x14>
 8005aa4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005aa8:	f7ff bff0 	b.w	8005a8c <__sfp_lock_release>
 8005aac:	4b04      	ldr	r3, [pc, #16]	@ (8005ac0 <__sinit+0x28>)
 8005aae:	6223      	str	r3, [r4, #32]
 8005ab0:	4b04      	ldr	r3, [pc, #16]	@ (8005ac4 <__sinit+0x2c>)
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d1f5      	bne.n	8005aa4 <__sinit+0xc>
 8005ab8:	f7ff ffc4 	bl	8005a44 <global_stdio_init.part.0>
 8005abc:	e7f2      	b.n	8005aa4 <__sinit+0xc>
 8005abe:	bf00      	nop
 8005ac0:	08005a05 	.word	0x08005a05
 8005ac4:	20000430 	.word	0x20000430

08005ac8 <_fwalk_sglue>:
 8005ac8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005acc:	4607      	mov	r7, r0
 8005ace:	4688      	mov	r8, r1
 8005ad0:	4614      	mov	r4, r2
 8005ad2:	2600      	movs	r6, #0
 8005ad4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005ad8:	f1b9 0901 	subs.w	r9, r9, #1
 8005adc:	d505      	bpl.n	8005aea <_fwalk_sglue+0x22>
 8005ade:	6824      	ldr	r4, [r4, #0]
 8005ae0:	2c00      	cmp	r4, #0
 8005ae2:	d1f7      	bne.n	8005ad4 <_fwalk_sglue+0xc>
 8005ae4:	4630      	mov	r0, r6
 8005ae6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005aea:	89ab      	ldrh	r3, [r5, #12]
 8005aec:	2b01      	cmp	r3, #1
 8005aee:	d907      	bls.n	8005b00 <_fwalk_sglue+0x38>
 8005af0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005af4:	3301      	adds	r3, #1
 8005af6:	d003      	beq.n	8005b00 <_fwalk_sglue+0x38>
 8005af8:	4629      	mov	r1, r5
 8005afa:	4638      	mov	r0, r7
 8005afc:	47c0      	blx	r8
 8005afe:	4306      	orrs	r6, r0
 8005b00:	3568      	adds	r5, #104	@ 0x68
 8005b02:	e7e9      	b.n	8005ad8 <_fwalk_sglue+0x10>

08005b04 <iprintf>:
 8005b04:	b40f      	push	{r0, r1, r2, r3}
 8005b06:	b507      	push	{r0, r1, r2, lr}
 8005b08:	4906      	ldr	r1, [pc, #24]	@ (8005b24 <iprintf+0x20>)
 8005b0a:	ab04      	add	r3, sp, #16
 8005b0c:	6808      	ldr	r0, [r1, #0]
 8005b0e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005b12:	6881      	ldr	r1, [r0, #8]
 8005b14:	9301      	str	r3, [sp, #4]
 8005b16:	f001 fcbb 	bl	8007490 <_vfiprintf_r>
 8005b1a:	b003      	add	sp, #12
 8005b1c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005b20:	b004      	add	sp, #16
 8005b22:	4770      	bx	lr
 8005b24:	20000018 	.word	0x20000018

08005b28 <_puts_r>:
 8005b28:	6a03      	ldr	r3, [r0, #32]
 8005b2a:	b570      	push	{r4, r5, r6, lr}
 8005b2c:	6884      	ldr	r4, [r0, #8]
 8005b2e:	4605      	mov	r5, r0
 8005b30:	460e      	mov	r6, r1
 8005b32:	b90b      	cbnz	r3, 8005b38 <_puts_r+0x10>
 8005b34:	f7ff ffb0 	bl	8005a98 <__sinit>
 8005b38:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005b3a:	07db      	lsls	r3, r3, #31
 8005b3c:	d405      	bmi.n	8005b4a <_puts_r+0x22>
 8005b3e:	89a3      	ldrh	r3, [r4, #12]
 8005b40:	0598      	lsls	r0, r3, #22
 8005b42:	d402      	bmi.n	8005b4a <_puts_r+0x22>
 8005b44:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005b46:	f000 f9a2 	bl	8005e8e <__retarget_lock_acquire_recursive>
 8005b4a:	89a3      	ldrh	r3, [r4, #12]
 8005b4c:	0719      	lsls	r1, r3, #28
 8005b4e:	d502      	bpl.n	8005b56 <_puts_r+0x2e>
 8005b50:	6923      	ldr	r3, [r4, #16]
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d135      	bne.n	8005bc2 <_puts_r+0x9a>
 8005b56:	4621      	mov	r1, r4
 8005b58:	4628      	mov	r0, r5
 8005b5a:	f000 f8c5 	bl	8005ce8 <__swsetup_r>
 8005b5e:	b380      	cbz	r0, 8005bc2 <_puts_r+0x9a>
 8005b60:	f04f 35ff 	mov.w	r5, #4294967295
 8005b64:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005b66:	07da      	lsls	r2, r3, #31
 8005b68:	d405      	bmi.n	8005b76 <_puts_r+0x4e>
 8005b6a:	89a3      	ldrh	r3, [r4, #12]
 8005b6c:	059b      	lsls	r3, r3, #22
 8005b6e:	d402      	bmi.n	8005b76 <_puts_r+0x4e>
 8005b70:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005b72:	f000 f98d 	bl	8005e90 <__retarget_lock_release_recursive>
 8005b76:	4628      	mov	r0, r5
 8005b78:	bd70      	pop	{r4, r5, r6, pc}
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	da04      	bge.n	8005b88 <_puts_r+0x60>
 8005b7e:	69a2      	ldr	r2, [r4, #24]
 8005b80:	429a      	cmp	r2, r3
 8005b82:	dc17      	bgt.n	8005bb4 <_puts_r+0x8c>
 8005b84:	290a      	cmp	r1, #10
 8005b86:	d015      	beq.n	8005bb4 <_puts_r+0x8c>
 8005b88:	6823      	ldr	r3, [r4, #0]
 8005b8a:	1c5a      	adds	r2, r3, #1
 8005b8c:	6022      	str	r2, [r4, #0]
 8005b8e:	7019      	strb	r1, [r3, #0]
 8005b90:	68a3      	ldr	r3, [r4, #8]
 8005b92:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005b96:	3b01      	subs	r3, #1
 8005b98:	60a3      	str	r3, [r4, #8]
 8005b9a:	2900      	cmp	r1, #0
 8005b9c:	d1ed      	bne.n	8005b7a <_puts_r+0x52>
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	da11      	bge.n	8005bc6 <_puts_r+0x9e>
 8005ba2:	4622      	mov	r2, r4
 8005ba4:	210a      	movs	r1, #10
 8005ba6:	4628      	mov	r0, r5
 8005ba8:	f000 f85f 	bl	8005c6a <__swbuf_r>
 8005bac:	3001      	adds	r0, #1
 8005bae:	d0d7      	beq.n	8005b60 <_puts_r+0x38>
 8005bb0:	250a      	movs	r5, #10
 8005bb2:	e7d7      	b.n	8005b64 <_puts_r+0x3c>
 8005bb4:	4622      	mov	r2, r4
 8005bb6:	4628      	mov	r0, r5
 8005bb8:	f000 f857 	bl	8005c6a <__swbuf_r>
 8005bbc:	3001      	adds	r0, #1
 8005bbe:	d1e7      	bne.n	8005b90 <_puts_r+0x68>
 8005bc0:	e7ce      	b.n	8005b60 <_puts_r+0x38>
 8005bc2:	3e01      	subs	r6, #1
 8005bc4:	e7e4      	b.n	8005b90 <_puts_r+0x68>
 8005bc6:	6823      	ldr	r3, [r4, #0]
 8005bc8:	1c5a      	adds	r2, r3, #1
 8005bca:	6022      	str	r2, [r4, #0]
 8005bcc:	220a      	movs	r2, #10
 8005bce:	701a      	strb	r2, [r3, #0]
 8005bd0:	e7ee      	b.n	8005bb0 <_puts_r+0x88>
	...

08005bd4 <puts>:
 8005bd4:	4b02      	ldr	r3, [pc, #8]	@ (8005be0 <puts+0xc>)
 8005bd6:	4601      	mov	r1, r0
 8005bd8:	6818      	ldr	r0, [r3, #0]
 8005bda:	f7ff bfa5 	b.w	8005b28 <_puts_r>
 8005bde:	bf00      	nop
 8005be0:	20000018 	.word	0x20000018

08005be4 <__sread>:
 8005be4:	b510      	push	{r4, lr}
 8005be6:	460c      	mov	r4, r1
 8005be8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005bec:	f000 f900 	bl	8005df0 <_read_r>
 8005bf0:	2800      	cmp	r0, #0
 8005bf2:	bfab      	itete	ge
 8005bf4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005bf6:	89a3      	ldrhlt	r3, [r4, #12]
 8005bf8:	181b      	addge	r3, r3, r0
 8005bfa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005bfe:	bfac      	ite	ge
 8005c00:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005c02:	81a3      	strhlt	r3, [r4, #12]
 8005c04:	bd10      	pop	{r4, pc}

08005c06 <__swrite>:
 8005c06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c0a:	461f      	mov	r7, r3
 8005c0c:	898b      	ldrh	r3, [r1, #12]
 8005c0e:	05db      	lsls	r3, r3, #23
 8005c10:	4605      	mov	r5, r0
 8005c12:	460c      	mov	r4, r1
 8005c14:	4616      	mov	r6, r2
 8005c16:	d505      	bpl.n	8005c24 <__swrite+0x1e>
 8005c18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c1c:	2302      	movs	r3, #2
 8005c1e:	2200      	movs	r2, #0
 8005c20:	f000 f8d4 	bl	8005dcc <_lseek_r>
 8005c24:	89a3      	ldrh	r3, [r4, #12]
 8005c26:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005c2a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005c2e:	81a3      	strh	r3, [r4, #12]
 8005c30:	4632      	mov	r2, r6
 8005c32:	463b      	mov	r3, r7
 8005c34:	4628      	mov	r0, r5
 8005c36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005c3a:	f000 b8eb 	b.w	8005e14 <_write_r>

08005c3e <__sseek>:
 8005c3e:	b510      	push	{r4, lr}
 8005c40:	460c      	mov	r4, r1
 8005c42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c46:	f000 f8c1 	bl	8005dcc <_lseek_r>
 8005c4a:	1c43      	adds	r3, r0, #1
 8005c4c:	89a3      	ldrh	r3, [r4, #12]
 8005c4e:	bf15      	itete	ne
 8005c50:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005c52:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005c56:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005c5a:	81a3      	strheq	r3, [r4, #12]
 8005c5c:	bf18      	it	ne
 8005c5e:	81a3      	strhne	r3, [r4, #12]
 8005c60:	bd10      	pop	{r4, pc}

08005c62 <__sclose>:
 8005c62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c66:	f000 b8a1 	b.w	8005dac <_close_r>

08005c6a <__swbuf_r>:
 8005c6a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c6c:	460e      	mov	r6, r1
 8005c6e:	4614      	mov	r4, r2
 8005c70:	4605      	mov	r5, r0
 8005c72:	b118      	cbz	r0, 8005c7c <__swbuf_r+0x12>
 8005c74:	6a03      	ldr	r3, [r0, #32]
 8005c76:	b90b      	cbnz	r3, 8005c7c <__swbuf_r+0x12>
 8005c78:	f7ff ff0e 	bl	8005a98 <__sinit>
 8005c7c:	69a3      	ldr	r3, [r4, #24]
 8005c7e:	60a3      	str	r3, [r4, #8]
 8005c80:	89a3      	ldrh	r3, [r4, #12]
 8005c82:	071a      	lsls	r2, r3, #28
 8005c84:	d501      	bpl.n	8005c8a <__swbuf_r+0x20>
 8005c86:	6923      	ldr	r3, [r4, #16]
 8005c88:	b943      	cbnz	r3, 8005c9c <__swbuf_r+0x32>
 8005c8a:	4621      	mov	r1, r4
 8005c8c:	4628      	mov	r0, r5
 8005c8e:	f000 f82b 	bl	8005ce8 <__swsetup_r>
 8005c92:	b118      	cbz	r0, 8005c9c <__swbuf_r+0x32>
 8005c94:	f04f 37ff 	mov.w	r7, #4294967295
 8005c98:	4638      	mov	r0, r7
 8005c9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005c9c:	6823      	ldr	r3, [r4, #0]
 8005c9e:	6922      	ldr	r2, [r4, #16]
 8005ca0:	1a98      	subs	r0, r3, r2
 8005ca2:	6963      	ldr	r3, [r4, #20]
 8005ca4:	b2f6      	uxtb	r6, r6
 8005ca6:	4283      	cmp	r3, r0
 8005ca8:	4637      	mov	r7, r6
 8005caa:	dc05      	bgt.n	8005cb8 <__swbuf_r+0x4e>
 8005cac:	4621      	mov	r1, r4
 8005cae:	4628      	mov	r0, r5
 8005cb0:	f001 fd8a 	bl	80077c8 <_fflush_r>
 8005cb4:	2800      	cmp	r0, #0
 8005cb6:	d1ed      	bne.n	8005c94 <__swbuf_r+0x2a>
 8005cb8:	68a3      	ldr	r3, [r4, #8]
 8005cba:	3b01      	subs	r3, #1
 8005cbc:	60a3      	str	r3, [r4, #8]
 8005cbe:	6823      	ldr	r3, [r4, #0]
 8005cc0:	1c5a      	adds	r2, r3, #1
 8005cc2:	6022      	str	r2, [r4, #0]
 8005cc4:	701e      	strb	r6, [r3, #0]
 8005cc6:	6962      	ldr	r2, [r4, #20]
 8005cc8:	1c43      	adds	r3, r0, #1
 8005cca:	429a      	cmp	r2, r3
 8005ccc:	d004      	beq.n	8005cd8 <__swbuf_r+0x6e>
 8005cce:	89a3      	ldrh	r3, [r4, #12]
 8005cd0:	07db      	lsls	r3, r3, #31
 8005cd2:	d5e1      	bpl.n	8005c98 <__swbuf_r+0x2e>
 8005cd4:	2e0a      	cmp	r6, #10
 8005cd6:	d1df      	bne.n	8005c98 <__swbuf_r+0x2e>
 8005cd8:	4621      	mov	r1, r4
 8005cda:	4628      	mov	r0, r5
 8005cdc:	f001 fd74 	bl	80077c8 <_fflush_r>
 8005ce0:	2800      	cmp	r0, #0
 8005ce2:	d0d9      	beq.n	8005c98 <__swbuf_r+0x2e>
 8005ce4:	e7d6      	b.n	8005c94 <__swbuf_r+0x2a>
	...

08005ce8 <__swsetup_r>:
 8005ce8:	b538      	push	{r3, r4, r5, lr}
 8005cea:	4b29      	ldr	r3, [pc, #164]	@ (8005d90 <__swsetup_r+0xa8>)
 8005cec:	4605      	mov	r5, r0
 8005cee:	6818      	ldr	r0, [r3, #0]
 8005cf0:	460c      	mov	r4, r1
 8005cf2:	b118      	cbz	r0, 8005cfc <__swsetup_r+0x14>
 8005cf4:	6a03      	ldr	r3, [r0, #32]
 8005cf6:	b90b      	cbnz	r3, 8005cfc <__swsetup_r+0x14>
 8005cf8:	f7ff fece 	bl	8005a98 <__sinit>
 8005cfc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d00:	0719      	lsls	r1, r3, #28
 8005d02:	d422      	bmi.n	8005d4a <__swsetup_r+0x62>
 8005d04:	06da      	lsls	r2, r3, #27
 8005d06:	d407      	bmi.n	8005d18 <__swsetup_r+0x30>
 8005d08:	2209      	movs	r2, #9
 8005d0a:	602a      	str	r2, [r5, #0]
 8005d0c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005d10:	81a3      	strh	r3, [r4, #12]
 8005d12:	f04f 30ff 	mov.w	r0, #4294967295
 8005d16:	e033      	b.n	8005d80 <__swsetup_r+0x98>
 8005d18:	0758      	lsls	r0, r3, #29
 8005d1a:	d512      	bpl.n	8005d42 <__swsetup_r+0x5a>
 8005d1c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005d1e:	b141      	cbz	r1, 8005d32 <__swsetup_r+0x4a>
 8005d20:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005d24:	4299      	cmp	r1, r3
 8005d26:	d002      	beq.n	8005d2e <__swsetup_r+0x46>
 8005d28:	4628      	mov	r0, r5
 8005d2a:	f000 ff0d 	bl	8006b48 <_free_r>
 8005d2e:	2300      	movs	r3, #0
 8005d30:	6363      	str	r3, [r4, #52]	@ 0x34
 8005d32:	89a3      	ldrh	r3, [r4, #12]
 8005d34:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005d38:	81a3      	strh	r3, [r4, #12]
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	6063      	str	r3, [r4, #4]
 8005d3e:	6923      	ldr	r3, [r4, #16]
 8005d40:	6023      	str	r3, [r4, #0]
 8005d42:	89a3      	ldrh	r3, [r4, #12]
 8005d44:	f043 0308 	orr.w	r3, r3, #8
 8005d48:	81a3      	strh	r3, [r4, #12]
 8005d4a:	6923      	ldr	r3, [r4, #16]
 8005d4c:	b94b      	cbnz	r3, 8005d62 <__swsetup_r+0x7a>
 8005d4e:	89a3      	ldrh	r3, [r4, #12]
 8005d50:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005d54:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005d58:	d003      	beq.n	8005d62 <__swsetup_r+0x7a>
 8005d5a:	4621      	mov	r1, r4
 8005d5c:	4628      	mov	r0, r5
 8005d5e:	f001 fd81 	bl	8007864 <__smakebuf_r>
 8005d62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d66:	f013 0201 	ands.w	r2, r3, #1
 8005d6a:	d00a      	beq.n	8005d82 <__swsetup_r+0x9a>
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	60a2      	str	r2, [r4, #8]
 8005d70:	6962      	ldr	r2, [r4, #20]
 8005d72:	4252      	negs	r2, r2
 8005d74:	61a2      	str	r2, [r4, #24]
 8005d76:	6922      	ldr	r2, [r4, #16]
 8005d78:	b942      	cbnz	r2, 8005d8c <__swsetup_r+0xa4>
 8005d7a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005d7e:	d1c5      	bne.n	8005d0c <__swsetup_r+0x24>
 8005d80:	bd38      	pop	{r3, r4, r5, pc}
 8005d82:	0799      	lsls	r1, r3, #30
 8005d84:	bf58      	it	pl
 8005d86:	6962      	ldrpl	r2, [r4, #20]
 8005d88:	60a2      	str	r2, [r4, #8]
 8005d8a:	e7f4      	b.n	8005d76 <__swsetup_r+0x8e>
 8005d8c:	2000      	movs	r0, #0
 8005d8e:	e7f7      	b.n	8005d80 <__swsetup_r+0x98>
 8005d90:	20000018 	.word	0x20000018

08005d94 <memset>:
 8005d94:	4402      	add	r2, r0
 8005d96:	4603      	mov	r3, r0
 8005d98:	4293      	cmp	r3, r2
 8005d9a:	d100      	bne.n	8005d9e <memset+0xa>
 8005d9c:	4770      	bx	lr
 8005d9e:	f803 1b01 	strb.w	r1, [r3], #1
 8005da2:	e7f9      	b.n	8005d98 <memset+0x4>

08005da4 <_localeconv_r>:
 8005da4:	4800      	ldr	r0, [pc, #0]	@ (8005da8 <_localeconv_r+0x4>)
 8005da6:	4770      	bx	lr
 8005da8:	20000158 	.word	0x20000158

08005dac <_close_r>:
 8005dac:	b538      	push	{r3, r4, r5, lr}
 8005dae:	4d06      	ldr	r5, [pc, #24]	@ (8005dc8 <_close_r+0x1c>)
 8005db0:	2300      	movs	r3, #0
 8005db2:	4604      	mov	r4, r0
 8005db4:	4608      	mov	r0, r1
 8005db6:	602b      	str	r3, [r5, #0]
 8005db8:	f7fc f84b 	bl	8001e52 <_close>
 8005dbc:	1c43      	adds	r3, r0, #1
 8005dbe:	d102      	bne.n	8005dc6 <_close_r+0x1a>
 8005dc0:	682b      	ldr	r3, [r5, #0]
 8005dc2:	b103      	cbz	r3, 8005dc6 <_close_r+0x1a>
 8005dc4:	6023      	str	r3, [r4, #0]
 8005dc6:	bd38      	pop	{r3, r4, r5, pc}
 8005dc8:	20000434 	.word	0x20000434

08005dcc <_lseek_r>:
 8005dcc:	b538      	push	{r3, r4, r5, lr}
 8005dce:	4d07      	ldr	r5, [pc, #28]	@ (8005dec <_lseek_r+0x20>)
 8005dd0:	4604      	mov	r4, r0
 8005dd2:	4608      	mov	r0, r1
 8005dd4:	4611      	mov	r1, r2
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	602a      	str	r2, [r5, #0]
 8005dda:	461a      	mov	r2, r3
 8005ddc:	f7fc f860 	bl	8001ea0 <_lseek>
 8005de0:	1c43      	adds	r3, r0, #1
 8005de2:	d102      	bne.n	8005dea <_lseek_r+0x1e>
 8005de4:	682b      	ldr	r3, [r5, #0]
 8005de6:	b103      	cbz	r3, 8005dea <_lseek_r+0x1e>
 8005de8:	6023      	str	r3, [r4, #0]
 8005dea:	bd38      	pop	{r3, r4, r5, pc}
 8005dec:	20000434 	.word	0x20000434

08005df0 <_read_r>:
 8005df0:	b538      	push	{r3, r4, r5, lr}
 8005df2:	4d07      	ldr	r5, [pc, #28]	@ (8005e10 <_read_r+0x20>)
 8005df4:	4604      	mov	r4, r0
 8005df6:	4608      	mov	r0, r1
 8005df8:	4611      	mov	r1, r2
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	602a      	str	r2, [r5, #0]
 8005dfe:	461a      	mov	r2, r3
 8005e00:	f7fc f80a 	bl	8001e18 <_read>
 8005e04:	1c43      	adds	r3, r0, #1
 8005e06:	d102      	bne.n	8005e0e <_read_r+0x1e>
 8005e08:	682b      	ldr	r3, [r5, #0]
 8005e0a:	b103      	cbz	r3, 8005e0e <_read_r+0x1e>
 8005e0c:	6023      	str	r3, [r4, #0]
 8005e0e:	bd38      	pop	{r3, r4, r5, pc}
 8005e10:	20000434 	.word	0x20000434

08005e14 <_write_r>:
 8005e14:	b538      	push	{r3, r4, r5, lr}
 8005e16:	4d07      	ldr	r5, [pc, #28]	@ (8005e34 <_write_r+0x20>)
 8005e18:	4604      	mov	r4, r0
 8005e1a:	4608      	mov	r0, r1
 8005e1c:	4611      	mov	r1, r2
 8005e1e:	2200      	movs	r2, #0
 8005e20:	602a      	str	r2, [r5, #0]
 8005e22:	461a      	mov	r2, r3
 8005e24:	f7fb fee0 	bl	8001be8 <_write>
 8005e28:	1c43      	adds	r3, r0, #1
 8005e2a:	d102      	bne.n	8005e32 <_write_r+0x1e>
 8005e2c:	682b      	ldr	r3, [r5, #0]
 8005e2e:	b103      	cbz	r3, 8005e32 <_write_r+0x1e>
 8005e30:	6023      	str	r3, [r4, #0]
 8005e32:	bd38      	pop	{r3, r4, r5, pc}
 8005e34:	20000434 	.word	0x20000434

08005e38 <__errno>:
 8005e38:	4b01      	ldr	r3, [pc, #4]	@ (8005e40 <__errno+0x8>)
 8005e3a:	6818      	ldr	r0, [r3, #0]
 8005e3c:	4770      	bx	lr
 8005e3e:	bf00      	nop
 8005e40:	20000018 	.word	0x20000018

08005e44 <__libc_init_array>:
 8005e44:	b570      	push	{r4, r5, r6, lr}
 8005e46:	4d0d      	ldr	r5, [pc, #52]	@ (8005e7c <__libc_init_array+0x38>)
 8005e48:	4c0d      	ldr	r4, [pc, #52]	@ (8005e80 <__libc_init_array+0x3c>)
 8005e4a:	1b64      	subs	r4, r4, r5
 8005e4c:	10a4      	asrs	r4, r4, #2
 8005e4e:	2600      	movs	r6, #0
 8005e50:	42a6      	cmp	r6, r4
 8005e52:	d109      	bne.n	8005e68 <__libc_init_array+0x24>
 8005e54:	4d0b      	ldr	r5, [pc, #44]	@ (8005e84 <__libc_init_array+0x40>)
 8005e56:	4c0c      	ldr	r4, [pc, #48]	@ (8005e88 <__libc_init_array+0x44>)
 8005e58:	f001 fe30 	bl	8007abc <_init>
 8005e5c:	1b64      	subs	r4, r4, r5
 8005e5e:	10a4      	asrs	r4, r4, #2
 8005e60:	2600      	movs	r6, #0
 8005e62:	42a6      	cmp	r6, r4
 8005e64:	d105      	bne.n	8005e72 <__libc_init_array+0x2e>
 8005e66:	bd70      	pop	{r4, r5, r6, pc}
 8005e68:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e6c:	4798      	blx	r3
 8005e6e:	3601      	adds	r6, #1
 8005e70:	e7ee      	b.n	8005e50 <__libc_init_array+0xc>
 8005e72:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e76:	4798      	blx	r3
 8005e78:	3601      	adds	r6, #1
 8005e7a:	e7f2      	b.n	8005e62 <__libc_init_array+0x1e>
 8005e7c:	08007edc 	.word	0x08007edc
 8005e80:	08007edc 	.word	0x08007edc
 8005e84:	08007edc 	.word	0x08007edc
 8005e88:	08007ee0 	.word	0x08007ee0

08005e8c <__retarget_lock_init_recursive>:
 8005e8c:	4770      	bx	lr

08005e8e <__retarget_lock_acquire_recursive>:
 8005e8e:	4770      	bx	lr

08005e90 <__retarget_lock_release_recursive>:
 8005e90:	4770      	bx	lr

08005e92 <quorem>:
 8005e92:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e96:	6903      	ldr	r3, [r0, #16]
 8005e98:	690c      	ldr	r4, [r1, #16]
 8005e9a:	42a3      	cmp	r3, r4
 8005e9c:	4607      	mov	r7, r0
 8005e9e:	db7e      	blt.n	8005f9e <quorem+0x10c>
 8005ea0:	3c01      	subs	r4, #1
 8005ea2:	f101 0814 	add.w	r8, r1, #20
 8005ea6:	00a3      	lsls	r3, r4, #2
 8005ea8:	f100 0514 	add.w	r5, r0, #20
 8005eac:	9300      	str	r3, [sp, #0]
 8005eae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005eb2:	9301      	str	r3, [sp, #4]
 8005eb4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005eb8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005ebc:	3301      	adds	r3, #1
 8005ebe:	429a      	cmp	r2, r3
 8005ec0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005ec4:	fbb2 f6f3 	udiv	r6, r2, r3
 8005ec8:	d32e      	bcc.n	8005f28 <quorem+0x96>
 8005eca:	f04f 0a00 	mov.w	sl, #0
 8005ece:	46c4      	mov	ip, r8
 8005ed0:	46ae      	mov	lr, r5
 8005ed2:	46d3      	mov	fp, sl
 8005ed4:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005ed8:	b298      	uxth	r0, r3
 8005eda:	fb06 a000 	mla	r0, r6, r0, sl
 8005ede:	0c02      	lsrs	r2, r0, #16
 8005ee0:	0c1b      	lsrs	r3, r3, #16
 8005ee2:	fb06 2303 	mla	r3, r6, r3, r2
 8005ee6:	f8de 2000 	ldr.w	r2, [lr]
 8005eea:	b280      	uxth	r0, r0
 8005eec:	b292      	uxth	r2, r2
 8005eee:	1a12      	subs	r2, r2, r0
 8005ef0:	445a      	add	r2, fp
 8005ef2:	f8de 0000 	ldr.w	r0, [lr]
 8005ef6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005efa:	b29b      	uxth	r3, r3
 8005efc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005f00:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005f04:	b292      	uxth	r2, r2
 8005f06:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005f0a:	45e1      	cmp	r9, ip
 8005f0c:	f84e 2b04 	str.w	r2, [lr], #4
 8005f10:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005f14:	d2de      	bcs.n	8005ed4 <quorem+0x42>
 8005f16:	9b00      	ldr	r3, [sp, #0]
 8005f18:	58eb      	ldr	r3, [r5, r3]
 8005f1a:	b92b      	cbnz	r3, 8005f28 <quorem+0x96>
 8005f1c:	9b01      	ldr	r3, [sp, #4]
 8005f1e:	3b04      	subs	r3, #4
 8005f20:	429d      	cmp	r5, r3
 8005f22:	461a      	mov	r2, r3
 8005f24:	d32f      	bcc.n	8005f86 <quorem+0xf4>
 8005f26:	613c      	str	r4, [r7, #16]
 8005f28:	4638      	mov	r0, r7
 8005f2a:	f001 f97f 	bl	800722c <__mcmp>
 8005f2e:	2800      	cmp	r0, #0
 8005f30:	db25      	blt.n	8005f7e <quorem+0xec>
 8005f32:	4629      	mov	r1, r5
 8005f34:	2000      	movs	r0, #0
 8005f36:	f858 2b04 	ldr.w	r2, [r8], #4
 8005f3a:	f8d1 c000 	ldr.w	ip, [r1]
 8005f3e:	fa1f fe82 	uxth.w	lr, r2
 8005f42:	fa1f f38c 	uxth.w	r3, ip
 8005f46:	eba3 030e 	sub.w	r3, r3, lr
 8005f4a:	4403      	add	r3, r0
 8005f4c:	0c12      	lsrs	r2, r2, #16
 8005f4e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005f52:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005f56:	b29b      	uxth	r3, r3
 8005f58:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005f5c:	45c1      	cmp	r9, r8
 8005f5e:	f841 3b04 	str.w	r3, [r1], #4
 8005f62:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005f66:	d2e6      	bcs.n	8005f36 <quorem+0xa4>
 8005f68:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005f6c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005f70:	b922      	cbnz	r2, 8005f7c <quorem+0xea>
 8005f72:	3b04      	subs	r3, #4
 8005f74:	429d      	cmp	r5, r3
 8005f76:	461a      	mov	r2, r3
 8005f78:	d30b      	bcc.n	8005f92 <quorem+0x100>
 8005f7a:	613c      	str	r4, [r7, #16]
 8005f7c:	3601      	adds	r6, #1
 8005f7e:	4630      	mov	r0, r6
 8005f80:	b003      	add	sp, #12
 8005f82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f86:	6812      	ldr	r2, [r2, #0]
 8005f88:	3b04      	subs	r3, #4
 8005f8a:	2a00      	cmp	r2, #0
 8005f8c:	d1cb      	bne.n	8005f26 <quorem+0x94>
 8005f8e:	3c01      	subs	r4, #1
 8005f90:	e7c6      	b.n	8005f20 <quorem+0x8e>
 8005f92:	6812      	ldr	r2, [r2, #0]
 8005f94:	3b04      	subs	r3, #4
 8005f96:	2a00      	cmp	r2, #0
 8005f98:	d1ef      	bne.n	8005f7a <quorem+0xe8>
 8005f9a:	3c01      	subs	r4, #1
 8005f9c:	e7ea      	b.n	8005f74 <quorem+0xe2>
 8005f9e:	2000      	movs	r0, #0
 8005fa0:	e7ee      	b.n	8005f80 <quorem+0xee>
 8005fa2:	0000      	movs	r0, r0
 8005fa4:	0000      	movs	r0, r0
	...

08005fa8 <_dtoa_r>:
 8005fa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fac:	69c7      	ldr	r7, [r0, #28]
 8005fae:	b097      	sub	sp, #92	@ 0x5c
 8005fb0:	ed8d 0b04 	vstr	d0, [sp, #16]
 8005fb4:	ec55 4b10 	vmov	r4, r5, d0
 8005fb8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8005fba:	9107      	str	r1, [sp, #28]
 8005fbc:	4681      	mov	r9, r0
 8005fbe:	920c      	str	r2, [sp, #48]	@ 0x30
 8005fc0:	9311      	str	r3, [sp, #68]	@ 0x44
 8005fc2:	b97f      	cbnz	r7, 8005fe4 <_dtoa_r+0x3c>
 8005fc4:	2010      	movs	r0, #16
 8005fc6:	f000 fe09 	bl	8006bdc <malloc>
 8005fca:	4602      	mov	r2, r0
 8005fcc:	f8c9 001c 	str.w	r0, [r9, #28]
 8005fd0:	b920      	cbnz	r0, 8005fdc <_dtoa_r+0x34>
 8005fd2:	4ba9      	ldr	r3, [pc, #676]	@ (8006278 <_dtoa_r+0x2d0>)
 8005fd4:	21ef      	movs	r1, #239	@ 0xef
 8005fd6:	48a9      	ldr	r0, [pc, #676]	@ (800627c <_dtoa_r+0x2d4>)
 8005fd8:	f001 fcc0 	bl	800795c <__assert_func>
 8005fdc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005fe0:	6007      	str	r7, [r0, #0]
 8005fe2:	60c7      	str	r7, [r0, #12]
 8005fe4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005fe8:	6819      	ldr	r1, [r3, #0]
 8005fea:	b159      	cbz	r1, 8006004 <_dtoa_r+0x5c>
 8005fec:	685a      	ldr	r2, [r3, #4]
 8005fee:	604a      	str	r2, [r1, #4]
 8005ff0:	2301      	movs	r3, #1
 8005ff2:	4093      	lsls	r3, r2
 8005ff4:	608b      	str	r3, [r1, #8]
 8005ff6:	4648      	mov	r0, r9
 8005ff8:	f000 fee6 	bl	8006dc8 <_Bfree>
 8005ffc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006000:	2200      	movs	r2, #0
 8006002:	601a      	str	r2, [r3, #0]
 8006004:	1e2b      	subs	r3, r5, #0
 8006006:	bfb9      	ittee	lt
 8006008:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800600c:	9305      	strlt	r3, [sp, #20]
 800600e:	2300      	movge	r3, #0
 8006010:	6033      	strge	r3, [r6, #0]
 8006012:	9f05      	ldr	r7, [sp, #20]
 8006014:	4b9a      	ldr	r3, [pc, #616]	@ (8006280 <_dtoa_r+0x2d8>)
 8006016:	bfbc      	itt	lt
 8006018:	2201      	movlt	r2, #1
 800601a:	6032      	strlt	r2, [r6, #0]
 800601c:	43bb      	bics	r3, r7
 800601e:	d112      	bne.n	8006046 <_dtoa_r+0x9e>
 8006020:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006022:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006026:	6013      	str	r3, [r2, #0]
 8006028:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800602c:	4323      	orrs	r3, r4
 800602e:	f000 855a 	beq.w	8006ae6 <_dtoa_r+0xb3e>
 8006032:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006034:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8006294 <_dtoa_r+0x2ec>
 8006038:	2b00      	cmp	r3, #0
 800603a:	f000 855c 	beq.w	8006af6 <_dtoa_r+0xb4e>
 800603e:	f10a 0303 	add.w	r3, sl, #3
 8006042:	f000 bd56 	b.w	8006af2 <_dtoa_r+0xb4a>
 8006046:	ed9d 7b04 	vldr	d7, [sp, #16]
 800604a:	2200      	movs	r2, #0
 800604c:	ec51 0b17 	vmov	r0, r1, d7
 8006050:	2300      	movs	r3, #0
 8006052:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8006056:	f7fa fd37 	bl	8000ac8 <__aeabi_dcmpeq>
 800605a:	4680      	mov	r8, r0
 800605c:	b158      	cbz	r0, 8006076 <_dtoa_r+0xce>
 800605e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006060:	2301      	movs	r3, #1
 8006062:	6013      	str	r3, [r2, #0]
 8006064:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006066:	b113      	cbz	r3, 800606e <_dtoa_r+0xc6>
 8006068:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800606a:	4b86      	ldr	r3, [pc, #536]	@ (8006284 <_dtoa_r+0x2dc>)
 800606c:	6013      	str	r3, [r2, #0]
 800606e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8006298 <_dtoa_r+0x2f0>
 8006072:	f000 bd40 	b.w	8006af6 <_dtoa_r+0xb4e>
 8006076:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800607a:	aa14      	add	r2, sp, #80	@ 0x50
 800607c:	a915      	add	r1, sp, #84	@ 0x54
 800607e:	4648      	mov	r0, r9
 8006080:	f001 f984 	bl	800738c <__d2b>
 8006084:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006088:	9002      	str	r0, [sp, #8]
 800608a:	2e00      	cmp	r6, #0
 800608c:	d078      	beq.n	8006180 <_dtoa_r+0x1d8>
 800608e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006090:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8006094:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006098:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800609c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80060a0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80060a4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80060a8:	4619      	mov	r1, r3
 80060aa:	2200      	movs	r2, #0
 80060ac:	4b76      	ldr	r3, [pc, #472]	@ (8006288 <_dtoa_r+0x2e0>)
 80060ae:	f7fa f8eb 	bl	8000288 <__aeabi_dsub>
 80060b2:	a36b      	add	r3, pc, #428	@ (adr r3, 8006260 <_dtoa_r+0x2b8>)
 80060b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060b8:	f7fa fa9e 	bl	80005f8 <__aeabi_dmul>
 80060bc:	a36a      	add	r3, pc, #424	@ (adr r3, 8006268 <_dtoa_r+0x2c0>)
 80060be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060c2:	f7fa f8e3 	bl	800028c <__adddf3>
 80060c6:	4604      	mov	r4, r0
 80060c8:	4630      	mov	r0, r6
 80060ca:	460d      	mov	r5, r1
 80060cc:	f7fa fa2a 	bl	8000524 <__aeabi_i2d>
 80060d0:	a367      	add	r3, pc, #412	@ (adr r3, 8006270 <_dtoa_r+0x2c8>)
 80060d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060d6:	f7fa fa8f 	bl	80005f8 <__aeabi_dmul>
 80060da:	4602      	mov	r2, r0
 80060dc:	460b      	mov	r3, r1
 80060de:	4620      	mov	r0, r4
 80060e0:	4629      	mov	r1, r5
 80060e2:	f7fa f8d3 	bl	800028c <__adddf3>
 80060e6:	4604      	mov	r4, r0
 80060e8:	460d      	mov	r5, r1
 80060ea:	f7fa fd35 	bl	8000b58 <__aeabi_d2iz>
 80060ee:	2200      	movs	r2, #0
 80060f0:	4607      	mov	r7, r0
 80060f2:	2300      	movs	r3, #0
 80060f4:	4620      	mov	r0, r4
 80060f6:	4629      	mov	r1, r5
 80060f8:	f7fa fcf0 	bl	8000adc <__aeabi_dcmplt>
 80060fc:	b140      	cbz	r0, 8006110 <_dtoa_r+0x168>
 80060fe:	4638      	mov	r0, r7
 8006100:	f7fa fa10 	bl	8000524 <__aeabi_i2d>
 8006104:	4622      	mov	r2, r4
 8006106:	462b      	mov	r3, r5
 8006108:	f7fa fcde 	bl	8000ac8 <__aeabi_dcmpeq>
 800610c:	b900      	cbnz	r0, 8006110 <_dtoa_r+0x168>
 800610e:	3f01      	subs	r7, #1
 8006110:	2f16      	cmp	r7, #22
 8006112:	d852      	bhi.n	80061ba <_dtoa_r+0x212>
 8006114:	4b5d      	ldr	r3, [pc, #372]	@ (800628c <_dtoa_r+0x2e4>)
 8006116:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800611a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800611e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006122:	f7fa fcdb 	bl	8000adc <__aeabi_dcmplt>
 8006126:	2800      	cmp	r0, #0
 8006128:	d049      	beq.n	80061be <_dtoa_r+0x216>
 800612a:	3f01      	subs	r7, #1
 800612c:	2300      	movs	r3, #0
 800612e:	9310      	str	r3, [sp, #64]	@ 0x40
 8006130:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006132:	1b9b      	subs	r3, r3, r6
 8006134:	1e5a      	subs	r2, r3, #1
 8006136:	bf45      	ittet	mi
 8006138:	f1c3 0301 	rsbmi	r3, r3, #1
 800613c:	9300      	strmi	r3, [sp, #0]
 800613e:	2300      	movpl	r3, #0
 8006140:	2300      	movmi	r3, #0
 8006142:	9206      	str	r2, [sp, #24]
 8006144:	bf54      	ite	pl
 8006146:	9300      	strpl	r3, [sp, #0]
 8006148:	9306      	strmi	r3, [sp, #24]
 800614a:	2f00      	cmp	r7, #0
 800614c:	db39      	blt.n	80061c2 <_dtoa_r+0x21a>
 800614e:	9b06      	ldr	r3, [sp, #24]
 8006150:	970d      	str	r7, [sp, #52]	@ 0x34
 8006152:	443b      	add	r3, r7
 8006154:	9306      	str	r3, [sp, #24]
 8006156:	2300      	movs	r3, #0
 8006158:	9308      	str	r3, [sp, #32]
 800615a:	9b07      	ldr	r3, [sp, #28]
 800615c:	2b09      	cmp	r3, #9
 800615e:	d863      	bhi.n	8006228 <_dtoa_r+0x280>
 8006160:	2b05      	cmp	r3, #5
 8006162:	bfc4      	itt	gt
 8006164:	3b04      	subgt	r3, #4
 8006166:	9307      	strgt	r3, [sp, #28]
 8006168:	9b07      	ldr	r3, [sp, #28]
 800616a:	f1a3 0302 	sub.w	r3, r3, #2
 800616e:	bfcc      	ite	gt
 8006170:	2400      	movgt	r4, #0
 8006172:	2401      	movle	r4, #1
 8006174:	2b03      	cmp	r3, #3
 8006176:	d863      	bhi.n	8006240 <_dtoa_r+0x298>
 8006178:	e8df f003 	tbb	[pc, r3]
 800617c:	2b375452 	.word	0x2b375452
 8006180:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006184:	441e      	add	r6, r3
 8006186:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800618a:	2b20      	cmp	r3, #32
 800618c:	bfc1      	itttt	gt
 800618e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006192:	409f      	lslgt	r7, r3
 8006194:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006198:	fa24 f303 	lsrgt.w	r3, r4, r3
 800619c:	bfd6      	itet	le
 800619e:	f1c3 0320 	rsble	r3, r3, #32
 80061a2:	ea47 0003 	orrgt.w	r0, r7, r3
 80061a6:	fa04 f003 	lslle.w	r0, r4, r3
 80061aa:	f7fa f9ab 	bl	8000504 <__aeabi_ui2d>
 80061ae:	2201      	movs	r2, #1
 80061b0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80061b4:	3e01      	subs	r6, #1
 80061b6:	9212      	str	r2, [sp, #72]	@ 0x48
 80061b8:	e776      	b.n	80060a8 <_dtoa_r+0x100>
 80061ba:	2301      	movs	r3, #1
 80061bc:	e7b7      	b.n	800612e <_dtoa_r+0x186>
 80061be:	9010      	str	r0, [sp, #64]	@ 0x40
 80061c0:	e7b6      	b.n	8006130 <_dtoa_r+0x188>
 80061c2:	9b00      	ldr	r3, [sp, #0]
 80061c4:	1bdb      	subs	r3, r3, r7
 80061c6:	9300      	str	r3, [sp, #0]
 80061c8:	427b      	negs	r3, r7
 80061ca:	9308      	str	r3, [sp, #32]
 80061cc:	2300      	movs	r3, #0
 80061ce:	930d      	str	r3, [sp, #52]	@ 0x34
 80061d0:	e7c3      	b.n	800615a <_dtoa_r+0x1b2>
 80061d2:	2301      	movs	r3, #1
 80061d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80061d6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80061d8:	eb07 0b03 	add.w	fp, r7, r3
 80061dc:	f10b 0301 	add.w	r3, fp, #1
 80061e0:	2b01      	cmp	r3, #1
 80061e2:	9303      	str	r3, [sp, #12]
 80061e4:	bfb8      	it	lt
 80061e6:	2301      	movlt	r3, #1
 80061e8:	e006      	b.n	80061f8 <_dtoa_r+0x250>
 80061ea:	2301      	movs	r3, #1
 80061ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80061ee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	dd28      	ble.n	8006246 <_dtoa_r+0x29e>
 80061f4:	469b      	mov	fp, r3
 80061f6:	9303      	str	r3, [sp, #12]
 80061f8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80061fc:	2100      	movs	r1, #0
 80061fe:	2204      	movs	r2, #4
 8006200:	f102 0514 	add.w	r5, r2, #20
 8006204:	429d      	cmp	r5, r3
 8006206:	d926      	bls.n	8006256 <_dtoa_r+0x2ae>
 8006208:	6041      	str	r1, [r0, #4]
 800620a:	4648      	mov	r0, r9
 800620c:	f000 fd9c 	bl	8006d48 <_Balloc>
 8006210:	4682      	mov	sl, r0
 8006212:	2800      	cmp	r0, #0
 8006214:	d142      	bne.n	800629c <_dtoa_r+0x2f4>
 8006216:	4b1e      	ldr	r3, [pc, #120]	@ (8006290 <_dtoa_r+0x2e8>)
 8006218:	4602      	mov	r2, r0
 800621a:	f240 11af 	movw	r1, #431	@ 0x1af
 800621e:	e6da      	b.n	8005fd6 <_dtoa_r+0x2e>
 8006220:	2300      	movs	r3, #0
 8006222:	e7e3      	b.n	80061ec <_dtoa_r+0x244>
 8006224:	2300      	movs	r3, #0
 8006226:	e7d5      	b.n	80061d4 <_dtoa_r+0x22c>
 8006228:	2401      	movs	r4, #1
 800622a:	2300      	movs	r3, #0
 800622c:	9307      	str	r3, [sp, #28]
 800622e:	9409      	str	r4, [sp, #36]	@ 0x24
 8006230:	f04f 3bff 	mov.w	fp, #4294967295
 8006234:	2200      	movs	r2, #0
 8006236:	f8cd b00c 	str.w	fp, [sp, #12]
 800623a:	2312      	movs	r3, #18
 800623c:	920c      	str	r2, [sp, #48]	@ 0x30
 800623e:	e7db      	b.n	80061f8 <_dtoa_r+0x250>
 8006240:	2301      	movs	r3, #1
 8006242:	9309      	str	r3, [sp, #36]	@ 0x24
 8006244:	e7f4      	b.n	8006230 <_dtoa_r+0x288>
 8006246:	f04f 0b01 	mov.w	fp, #1
 800624a:	f8cd b00c 	str.w	fp, [sp, #12]
 800624e:	465b      	mov	r3, fp
 8006250:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8006254:	e7d0      	b.n	80061f8 <_dtoa_r+0x250>
 8006256:	3101      	adds	r1, #1
 8006258:	0052      	lsls	r2, r2, #1
 800625a:	e7d1      	b.n	8006200 <_dtoa_r+0x258>
 800625c:	f3af 8000 	nop.w
 8006260:	636f4361 	.word	0x636f4361
 8006264:	3fd287a7 	.word	0x3fd287a7
 8006268:	8b60c8b3 	.word	0x8b60c8b3
 800626c:	3fc68a28 	.word	0x3fc68a28
 8006270:	509f79fb 	.word	0x509f79fb
 8006274:	3fd34413 	.word	0x3fd34413
 8006278:	08007ba1 	.word	0x08007ba1
 800627c:	08007bb8 	.word	0x08007bb8
 8006280:	7ff00000 	.word	0x7ff00000
 8006284:	08007b71 	.word	0x08007b71
 8006288:	3ff80000 	.word	0x3ff80000
 800628c:	08007d08 	.word	0x08007d08
 8006290:	08007c10 	.word	0x08007c10
 8006294:	08007b9d 	.word	0x08007b9d
 8006298:	08007b70 	.word	0x08007b70
 800629c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80062a0:	6018      	str	r0, [r3, #0]
 80062a2:	9b03      	ldr	r3, [sp, #12]
 80062a4:	2b0e      	cmp	r3, #14
 80062a6:	f200 80a1 	bhi.w	80063ec <_dtoa_r+0x444>
 80062aa:	2c00      	cmp	r4, #0
 80062ac:	f000 809e 	beq.w	80063ec <_dtoa_r+0x444>
 80062b0:	2f00      	cmp	r7, #0
 80062b2:	dd33      	ble.n	800631c <_dtoa_r+0x374>
 80062b4:	4b9c      	ldr	r3, [pc, #624]	@ (8006528 <_dtoa_r+0x580>)
 80062b6:	f007 020f 	and.w	r2, r7, #15
 80062ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80062be:	ed93 7b00 	vldr	d7, [r3]
 80062c2:	05f8      	lsls	r0, r7, #23
 80062c4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80062c8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80062cc:	d516      	bpl.n	80062fc <_dtoa_r+0x354>
 80062ce:	4b97      	ldr	r3, [pc, #604]	@ (800652c <_dtoa_r+0x584>)
 80062d0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80062d4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80062d8:	f7fa fab8 	bl	800084c <__aeabi_ddiv>
 80062dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80062e0:	f004 040f 	and.w	r4, r4, #15
 80062e4:	2603      	movs	r6, #3
 80062e6:	4d91      	ldr	r5, [pc, #580]	@ (800652c <_dtoa_r+0x584>)
 80062e8:	b954      	cbnz	r4, 8006300 <_dtoa_r+0x358>
 80062ea:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80062ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80062f2:	f7fa faab 	bl	800084c <__aeabi_ddiv>
 80062f6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80062fa:	e028      	b.n	800634e <_dtoa_r+0x3a6>
 80062fc:	2602      	movs	r6, #2
 80062fe:	e7f2      	b.n	80062e6 <_dtoa_r+0x33e>
 8006300:	07e1      	lsls	r1, r4, #31
 8006302:	d508      	bpl.n	8006316 <_dtoa_r+0x36e>
 8006304:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006308:	e9d5 2300 	ldrd	r2, r3, [r5]
 800630c:	f7fa f974 	bl	80005f8 <__aeabi_dmul>
 8006310:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006314:	3601      	adds	r6, #1
 8006316:	1064      	asrs	r4, r4, #1
 8006318:	3508      	adds	r5, #8
 800631a:	e7e5      	b.n	80062e8 <_dtoa_r+0x340>
 800631c:	f000 80af 	beq.w	800647e <_dtoa_r+0x4d6>
 8006320:	427c      	negs	r4, r7
 8006322:	4b81      	ldr	r3, [pc, #516]	@ (8006528 <_dtoa_r+0x580>)
 8006324:	4d81      	ldr	r5, [pc, #516]	@ (800652c <_dtoa_r+0x584>)
 8006326:	f004 020f 	and.w	r2, r4, #15
 800632a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800632e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006332:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006336:	f7fa f95f 	bl	80005f8 <__aeabi_dmul>
 800633a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800633e:	1124      	asrs	r4, r4, #4
 8006340:	2300      	movs	r3, #0
 8006342:	2602      	movs	r6, #2
 8006344:	2c00      	cmp	r4, #0
 8006346:	f040 808f 	bne.w	8006468 <_dtoa_r+0x4c0>
 800634a:	2b00      	cmp	r3, #0
 800634c:	d1d3      	bne.n	80062f6 <_dtoa_r+0x34e>
 800634e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006350:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006354:	2b00      	cmp	r3, #0
 8006356:	f000 8094 	beq.w	8006482 <_dtoa_r+0x4da>
 800635a:	4b75      	ldr	r3, [pc, #468]	@ (8006530 <_dtoa_r+0x588>)
 800635c:	2200      	movs	r2, #0
 800635e:	4620      	mov	r0, r4
 8006360:	4629      	mov	r1, r5
 8006362:	f7fa fbbb 	bl	8000adc <__aeabi_dcmplt>
 8006366:	2800      	cmp	r0, #0
 8006368:	f000 808b 	beq.w	8006482 <_dtoa_r+0x4da>
 800636c:	9b03      	ldr	r3, [sp, #12]
 800636e:	2b00      	cmp	r3, #0
 8006370:	f000 8087 	beq.w	8006482 <_dtoa_r+0x4da>
 8006374:	f1bb 0f00 	cmp.w	fp, #0
 8006378:	dd34      	ble.n	80063e4 <_dtoa_r+0x43c>
 800637a:	4620      	mov	r0, r4
 800637c:	4b6d      	ldr	r3, [pc, #436]	@ (8006534 <_dtoa_r+0x58c>)
 800637e:	2200      	movs	r2, #0
 8006380:	4629      	mov	r1, r5
 8006382:	f7fa f939 	bl	80005f8 <__aeabi_dmul>
 8006386:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800638a:	f107 38ff 	add.w	r8, r7, #4294967295
 800638e:	3601      	adds	r6, #1
 8006390:	465c      	mov	r4, fp
 8006392:	4630      	mov	r0, r6
 8006394:	f7fa f8c6 	bl	8000524 <__aeabi_i2d>
 8006398:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800639c:	f7fa f92c 	bl	80005f8 <__aeabi_dmul>
 80063a0:	4b65      	ldr	r3, [pc, #404]	@ (8006538 <_dtoa_r+0x590>)
 80063a2:	2200      	movs	r2, #0
 80063a4:	f7f9 ff72 	bl	800028c <__adddf3>
 80063a8:	4605      	mov	r5, r0
 80063aa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80063ae:	2c00      	cmp	r4, #0
 80063b0:	d16a      	bne.n	8006488 <_dtoa_r+0x4e0>
 80063b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80063b6:	4b61      	ldr	r3, [pc, #388]	@ (800653c <_dtoa_r+0x594>)
 80063b8:	2200      	movs	r2, #0
 80063ba:	f7f9 ff65 	bl	8000288 <__aeabi_dsub>
 80063be:	4602      	mov	r2, r0
 80063c0:	460b      	mov	r3, r1
 80063c2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80063c6:	462a      	mov	r2, r5
 80063c8:	4633      	mov	r3, r6
 80063ca:	f7fa fba5 	bl	8000b18 <__aeabi_dcmpgt>
 80063ce:	2800      	cmp	r0, #0
 80063d0:	f040 8298 	bne.w	8006904 <_dtoa_r+0x95c>
 80063d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80063d8:	462a      	mov	r2, r5
 80063da:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80063de:	f7fa fb7d 	bl	8000adc <__aeabi_dcmplt>
 80063e2:	bb38      	cbnz	r0, 8006434 <_dtoa_r+0x48c>
 80063e4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80063e8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80063ec:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	f2c0 8157 	blt.w	80066a2 <_dtoa_r+0x6fa>
 80063f4:	2f0e      	cmp	r7, #14
 80063f6:	f300 8154 	bgt.w	80066a2 <_dtoa_r+0x6fa>
 80063fa:	4b4b      	ldr	r3, [pc, #300]	@ (8006528 <_dtoa_r+0x580>)
 80063fc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006400:	ed93 7b00 	vldr	d7, [r3]
 8006404:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006406:	2b00      	cmp	r3, #0
 8006408:	ed8d 7b00 	vstr	d7, [sp]
 800640c:	f280 80e5 	bge.w	80065da <_dtoa_r+0x632>
 8006410:	9b03      	ldr	r3, [sp, #12]
 8006412:	2b00      	cmp	r3, #0
 8006414:	f300 80e1 	bgt.w	80065da <_dtoa_r+0x632>
 8006418:	d10c      	bne.n	8006434 <_dtoa_r+0x48c>
 800641a:	4b48      	ldr	r3, [pc, #288]	@ (800653c <_dtoa_r+0x594>)
 800641c:	2200      	movs	r2, #0
 800641e:	ec51 0b17 	vmov	r0, r1, d7
 8006422:	f7fa f8e9 	bl	80005f8 <__aeabi_dmul>
 8006426:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800642a:	f7fa fb6b 	bl	8000b04 <__aeabi_dcmpge>
 800642e:	2800      	cmp	r0, #0
 8006430:	f000 8266 	beq.w	8006900 <_dtoa_r+0x958>
 8006434:	2400      	movs	r4, #0
 8006436:	4625      	mov	r5, r4
 8006438:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800643a:	4656      	mov	r6, sl
 800643c:	ea6f 0803 	mvn.w	r8, r3
 8006440:	2700      	movs	r7, #0
 8006442:	4621      	mov	r1, r4
 8006444:	4648      	mov	r0, r9
 8006446:	f000 fcbf 	bl	8006dc8 <_Bfree>
 800644a:	2d00      	cmp	r5, #0
 800644c:	f000 80bd 	beq.w	80065ca <_dtoa_r+0x622>
 8006450:	b12f      	cbz	r7, 800645e <_dtoa_r+0x4b6>
 8006452:	42af      	cmp	r7, r5
 8006454:	d003      	beq.n	800645e <_dtoa_r+0x4b6>
 8006456:	4639      	mov	r1, r7
 8006458:	4648      	mov	r0, r9
 800645a:	f000 fcb5 	bl	8006dc8 <_Bfree>
 800645e:	4629      	mov	r1, r5
 8006460:	4648      	mov	r0, r9
 8006462:	f000 fcb1 	bl	8006dc8 <_Bfree>
 8006466:	e0b0      	b.n	80065ca <_dtoa_r+0x622>
 8006468:	07e2      	lsls	r2, r4, #31
 800646a:	d505      	bpl.n	8006478 <_dtoa_r+0x4d0>
 800646c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006470:	f7fa f8c2 	bl	80005f8 <__aeabi_dmul>
 8006474:	3601      	adds	r6, #1
 8006476:	2301      	movs	r3, #1
 8006478:	1064      	asrs	r4, r4, #1
 800647a:	3508      	adds	r5, #8
 800647c:	e762      	b.n	8006344 <_dtoa_r+0x39c>
 800647e:	2602      	movs	r6, #2
 8006480:	e765      	b.n	800634e <_dtoa_r+0x3a6>
 8006482:	9c03      	ldr	r4, [sp, #12]
 8006484:	46b8      	mov	r8, r7
 8006486:	e784      	b.n	8006392 <_dtoa_r+0x3ea>
 8006488:	4b27      	ldr	r3, [pc, #156]	@ (8006528 <_dtoa_r+0x580>)
 800648a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800648c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006490:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006494:	4454      	add	r4, sl
 8006496:	2900      	cmp	r1, #0
 8006498:	d054      	beq.n	8006544 <_dtoa_r+0x59c>
 800649a:	4929      	ldr	r1, [pc, #164]	@ (8006540 <_dtoa_r+0x598>)
 800649c:	2000      	movs	r0, #0
 800649e:	f7fa f9d5 	bl	800084c <__aeabi_ddiv>
 80064a2:	4633      	mov	r3, r6
 80064a4:	462a      	mov	r2, r5
 80064a6:	f7f9 feef 	bl	8000288 <__aeabi_dsub>
 80064aa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80064ae:	4656      	mov	r6, sl
 80064b0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80064b4:	f7fa fb50 	bl	8000b58 <__aeabi_d2iz>
 80064b8:	4605      	mov	r5, r0
 80064ba:	f7fa f833 	bl	8000524 <__aeabi_i2d>
 80064be:	4602      	mov	r2, r0
 80064c0:	460b      	mov	r3, r1
 80064c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80064c6:	f7f9 fedf 	bl	8000288 <__aeabi_dsub>
 80064ca:	3530      	adds	r5, #48	@ 0x30
 80064cc:	4602      	mov	r2, r0
 80064ce:	460b      	mov	r3, r1
 80064d0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80064d4:	f806 5b01 	strb.w	r5, [r6], #1
 80064d8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80064dc:	f7fa fafe 	bl	8000adc <__aeabi_dcmplt>
 80064e0:	2800      	cmp	r0, #0
 80064e2:	d172      	bne.n	80065ca <_dtoa_r+0x622>
 80064e4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80064e8:	4911      	ldr	r1, [pc, #68]	@ (8006530 <_dtoa_r+0x588>)
 80064ea:	2000      	movs	r0, #0
 80064ec:	f7f9 fecc 	bl	8000288 <__aeabi_dsub>
 80064f0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80064f4:	f7fa faf2 	bl	8000adc <__aeabi_dcmplt>
 80064f8:	2800      	cmp	r0, #0
 80064fa:	f040 80b4 	bne.w	8006666 <_dtoa_r+0x6be>
 80064fe:	42a6      	cmp	r6, r4
 8006500:	f43f af70 	beq.w	80063e4 <_dtoa_r+0x43c>
 8006504:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006508:	4b0a      	ldr	r3, [pc, #40]	@ (8006534 <_dtoa_r+0x58c>)
 800650a:	2200      	movs	r2, #0
 800650c:	f7fa f874 	bl	80005f8 <__aeabi_dmul>
 8006510:	4b08      	ldr	r3, [pc, #32]	@ (8006534 <_dtoa_r+0x58c>)
 8006512:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006516:	2200      	movs	r2, #0
 8006518:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800651c:	f7fa f86c 	bl	80005f8 <__aeabi_dmul>
 8006520:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006524:	e7c4      	b.n	80064b0 <_dtoa_r+0x508>
 8006526:	bf00      	nop
 8006528:	08007d08 	.word	0x08007d08
 800652c:	08007ce0 	.word	0x08007ce0
 8006530:	3ff00000 	.word	0x3ff00000
 8006534:	40240000 	.word	0x40240000
 8006538:	401c0000 	.word	0x401c0000
 800653c:	40140000 	.word	0x40140000
 8006540:	3fe00000 	.word	0x3fe00000
 8006544:	4631      	mov	r1, r6
 8006546:	4628      	mov	r0, r5
 8006548:	f7fa f856 	bl	80005f8 <__aeabi_dmul>
 800654c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006550:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006552:	4656      	mov	r6, sl
 8006554:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006558:	f7fa fafe 	bl	8000b58 <__aeabi_d2iz>
 800655c:	4605      	mov	r5, r0
 800655e:	f7f9 ffe1 	bl	8000524 <__aeabi_i2d>
 8006562:	4602      	mov	r2, r0
 8006564:	460b      	mov	r3, r1
 8006566:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800656a:	f7f9 fe8d 	bl	8000288 <__aeabi_dsub>
 800656e:	3530      	adds	r5, #48	@ 0x30
 8006570:	f806 5b01 	strb.w	r5, [r6], #1
 8006574:	4602      	mov	r2, r0
 8006576:	460b      	mov	r3, r1
 8006578:	42a6      	cmp	r6, r4
 800657a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800657e:	f04f 0200 	mov.w	r2, #0
 8006582:	d124      	bne.n	80065ce <_dtoa_r+0x626>
 8006584:	4baf      	ldr	r3, [pc, #700]	@ (8006844 <_dtoa_r+0x89c>)
 8006586:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800658a:	f7f9 fe7f 	bl	800028c <__adddf3>
 800658e:	4602      	mov	r2, r0
 8006590:	460b      	mov	r3, r1
 8006592:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006596:	f7fa fabf 	bl	8000b18 <__aeabi_dcmpgt>
 800659a:	2800      	cmp	r0, #0
 800659c:	d163      	bne.n	8006666 <_dtoa_r+0x6be>
 800659e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80065a2:	49a8      	ldr	r1, [pc, #672]	@ (8006844 <_dtoa_r+0x89c>)
 80065a4:	2000      	movs	r0, #0
 80065a6:	f7f9 fe6f 	bl	8000288 <__aeabi_dsub>
 80065aa:	4602      	mov	r2, r0
 80065ac:	460b      	mov	r3, r1
 80065ae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80065b2:	f7fa fa93 	bl	8000adc <__aeabi_dcmplt>
 80065b6:	2800      	cmp	r0, #0
 80065b8:	f43f af14 	beq.w	80063e4 <_dtoa_r+0x43c>
 80065bc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80065be:	1e73      	subs	r3, r6, #1
 80065c0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80065c2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80065c6:	2b30      	cmp	r3, #48	@ 0x30
 80065c8:	d0f8      	beq.n	80065bc <_dtoa_r+0x614>
 80065ca:	4647      	mov	r7, r8
 80065cc:	e03b      	b.n	8006646 <_dtoa_r+0x69e>
 80065ce:	4b9e      	ldr	r3, [pc, #632]	@ (8006848 <_dtoa_r+0x8a0>)
 80065d0:	f7fa f812 	bl	80005f8 <__aeabi_dmul>
 80065d4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80065d8:	e7bc      	b.n	8006554 <_dtoa_r+0x5ac>
 80065da:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80065de:	4656      	mov	r6, sl
 80065e0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80065e4:	4620      	mov	r0, r4
 80065e6:	4629      	mov	r1, r5
 80065e8:	f7fa f930 	bl	800084c <__aeabi_ddiv>
 80065ec:	f7fa fab4 	bl	8000b58 <__aeabi_d2iz>
 80065f0:	4680      	mov	r8, r0
 80065f2:	f7f9 ff97 	bl	8000524 <__aeabi_i2d>
 80065f6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80065fa:	f7f9 fffd 	bl	80005f8 <__aeabi_dmul>
 80065fe:	4602      	mov	r2, r0
 8006600:	460b      	mov	r3, r1
 8006602:	4620      	mov	r0, r4
 8006604:	4629      	mov	r1, r5
 8006606:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800660a:	f7f9 fe3d 	bl	8000288 <__aeabi_dsub>
 800660e:	f806 4b01 	strb.w	r4, [r6], #1
 8006612:	9d03      	ldr	r5, [sp, #12]
 8006614:	eba6 040a 	sub.w	r4, r6, sl
 8006618:	42a5      	cmp	r5, r4
 800661a:	4602      	mov	r2, r0
 800661c:	460b      	mov	r3, r1
 800661e:	d133      	bne.n	8006688 <_dtoa_r+0x6e0>
 8006620:	f7f9 fe34 	bl	800028c <__adddf3>
 8006624:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006628:	4604      	mov	r4, r0
 800662a:	460d      	mov	r5, r1
 800662c:	f7fa fa74 	bl	8000b18 <__aeabi_dcmpgt>
 8006630:	b9c0      	cbnz	r0, 8006664 <_dtoa_r+0x6bc>
 8006632:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006636:	4620      	mov	r0, r4
 8006638:	4629      	mov	r1, r5
 800663a:	f7fa fa45 	bl	8000ac8 <__aeabi_dcmpeq>
 800663e:	b110      	cbz	r0, 8006646 <_dtoa_r+0x69e>
 8006640:	f018 0f01 	tst.w	r8, #1
 8006644:	d10e      	bne.n	8006664 <_dtoa_r+0x6bc>
 8006646:	9902      	ldr	r1, [sp, #8]
 8006648:	4648      	mov	r0, r9
 800664a:	f000 fbbd 	bl	8006dc8 <_Bfree>
 800664e:	2300      	movs	r3, #0
 8006650:	7033      	strb	r3, [r6, #0]
 8006652:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006654:	3701      	adds	r7, #1
 8006656:	601f      	str	r7, [r3, #0]
 8006658:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800665a:	2b00      	cmp	r3, #0
 800665c:	f000 824b 	beq.w	8006af6 <_dtoa_r+0xb4e>
 8006660:	601e      	str	r6, [r3, #0]
 8006662:	e248      	b.n	8006af6 <_dtoa_r+0xb4e>
 8006664:	46b8      	mov	r8, r7
 8006666:	4633      	mov	r3, r6
 8006668:	461e      	mov	r6, r3
 800666a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800666e:	2a39      	cmp	r2, #57	@ 0x39
 8006670:	d106      	bne.n	8006680 <_dtoa_r+0x6d8>
 8006672:	459a      	cmp	sl, r3
 8006674:	d1f8      	bne.n	8006668 <_dtoa_r+0x6c0>
 8006676:	2230      	movs	r2, #48	@ 0x30
 8006678:	f108 0801 	add.w	r8, r8, #1
 800667c:	f88a 2000 	strb.w	r2, [sl]
 8006680:	781a      	ldrb	r2, [r3, #0]
 8006682:	3201      	adds	r2, #1
 8006684:	701a      	strb	r2, [r3, #0]
 8006686:	e7a0      	b.n	80065ca <_dtoa_r+0x622>
 8006688:	4b6f      	ldr	r3, [pc, #444]	@ (8006848 <_dtoa_r+0x8a0>)
 800668a:	2200      	movs	r2, #0
 800668c:	f7f9 ffb4 	bl	80005f8 <__aeabi_dmul>
 8006690:	2200      	movs	r2, #0
 8006692:	2300      	movs	r3, #0
 8006694:	4604      	mov	r4, r0
 8006696:	460d      	mov	r5, r1
 8006698:	f7fa fa16 	bl	8000ac8 <__aeabi_dcmpeq>
 800669c:	2800      	cmp	r0, #0
 800669e:	d09f      	beq.n	80065e0 <_dtoa_r+0x638>
 80066a0:	e7d1      	b.n	8006646 <_dtoa_r+0x69e>
 80066a2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80066a4:	2a00      	cmp	r2, #0
 80066a6:	f000 80ea 	beq.w	800687e <_dtoa_r+0x8d6>
 80066aa:	9a07      	ldr	r2, [sp, #28]
 80066ac:	2a01      	cmp	r2, #1
 80066ae:	f300 80cd 	bgt.w	800684c <_dtoa_r+0x8a4>
 80066b2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80066b4:	2a00      	cmp	r2, #0
 80066b6:	f000 80c1 	beq.w	800683c <_dtoa_r+0x894>
 80066ba:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80066be:	9c08      	ldr	r4, [sp, #32]
 80066c0:	9e00      	ldr	r6, [sp, #0]
 80066c2:	9a00      	ldr	r2, [sp, #0]
 80066c4:	441a      	add	r2, r3
 80066c6:	9200      	str	r2, [sp, #0]
 80066c8:	9a06      	ldr	r2, [sp, #24]
 80066ca:	2101      	movs	r1, #1
 80066cc:	441a      	add	r2, r3
 80066ce:	4648      	mov	r0, r9
 80066d0:	9206      	str	r2, [sp, #24]
 80066d2:	f000 fc2d 	bl	8006f30 <__i2b>
 80066d6:	4605      	mov	r5, r0
 80066d8:	b166      	cbz	r6, 80066f4 <_dtoa_r+0x74c>
 80066da:	9b06      	ldr	r3, [sp, #24]
 80066dc:	2b00      	cmp	r3, #0
 80066de:	dd09      	ble.n	80066f4 <_dtoa_r+0x74c>
 80066e0:	42b3      	cmp	r3, r6
 80066e2:	9a00      	ldr	r2, [sp, #0]
 80066e4:	bfa8      	it	ge
 80066e6:	4633      	movge	r3, r6
 80066e8:	1ad2      	subs	r2, r2, r3
 80066ea:	9200      	str	r2, [sp, #0]
 80066ec:	9a06      	ldr	r2, [sp, #24]
 80066ee:	1af6      	subs	r6, r6, r3
 80066f0:	1ad3      	subs	r3, r2, r3
 80066f2:	9306      	str	r3, [sp, #24]
 80066f4:	9b08      	ldr	r3, [sp, #32]
 80066f6:	b30b      	cbz	r3, 800673c <_dtoa_r+0x794>
 80066f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	f000 80c6 	beq.w	800688c <_dtoa_r+0x8e4>
 8006700:	2c00      	cmp	r4, #0
 8006702:	f000 80c0 	beq.w	8006886 <_dtoa_r+0x8de>
 8006706:	4629      	mov	r1, r5
 8006708:	4622      	mov	r2, r4
 800670a:	4648      	mov	r0, r9
 800670c:	f000 fcc8 	bl	80070a0 <__pow5mult>
 8006710:	9a02      	ldr	r2, [sp, #8]
 8006712:	4601      	mov	r1, r0
 8006714:	4605      	mov	r5, r0
 8006716:	4648      	mov	r0, r9
 8006718:	f000 fc20 	bl	8006f5c <__multiply>
 800671c:	9902      	ldr	r1, [sp, #8]
 800671e:	4680      	mov	r8, r0
 8006720:	4648      	mov	r0, r9
 8006722:	f000 fb51 	bl	8006dc8 <_Bfree>
 8006726:	9b08      	ldr	r3, [sp, #32]
 8006728:	1b1b      	subs	r3, r3, r4
 800672a:	9308      	str	r3, [sp, #32]
 800672c:	f000 80b1 	beq.w	8006892 <_dtoa_r+0x8ea>
 8006730:	9a08      	ldr	r2, [sp, #32]
 8006732:	4641      	mov	r1, r8
 8006734:	4648      	mov	r0, r9
 8006736:	f000 fcb3 	bl	80070a0 <__pow5mult>
 800673a:	9002      	str	r0, [sp, #8]
 800673c:	2101      	movs	r1, #1
 800673e:	4648      	mov	r0, r9
 8006740:	f000 fbf6 	bl	8006f30 <__i2b>
 8006744:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006746:	4604      	mov	r4, r0
 8006748:	2b00      	cmp	r3, #0
 800674a:	f000 81d8 	beq.w	8006afe <_dtoa_r+0xb56>
 800674e:	461a      	mov	r2, r3
 8006750:	4601      	mov	r1, r0
 8006752:	4648      	mov	r0, r9
 8006754:	f000 fca4 	bl	80070a0 <__pow5mult>
 8006758:	9b07      	ldr	r3, [sp, #28]
 800675a:	2b01      	cmp	r3, #1
 800675c:	4604      	mov	r4, r0
 800675e:	f300 809f 	bgt.w	80068a0 <_dtoa_r+0x8f8>
 8006762:	9b04      	ldr	r3, [sp, #16]
 8006764:	2b00      	cmp	r3, #0
 8006766:	f040 8097 	bne.w	8006898 <_dtoa_r+0x8f0>
 800676a:	9b05      	ldr	r3, [sp, #20]
 800676c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006770:	2b00      	cmp	r3, #0
 8006772:	f040 8093 	bne.w	800689c <_dtoa_r+0x8f4>
 8006776:	9b05      	ldr	r3, [sp, #20]
 8006778:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800677c:	0d1b      	lsrs	r3, r3, #20
 800677e:	051b      	lsls	r3, r3, #20
 8006780:	b133      	cbz	r3, 8006790 <_dtoa_r+0x7e8>
 8006782:	9b00      	ldr	r3, [sp, #0]
 8006784:	3301      	adds	r3, #1
 8006786:	9300      	str	r3, [sp, #0]
 8006788:	9b06      	ldr	r3, [sp, #24]
 800678a:	3301      	adds	r3, #1
 800678c:	9306      	str	r3, [sp, #24]
 800678e:	2301      	movs	r3, #1
 8006790:	9308      	str	r3, [sp, #32]
 8006792:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006794:	2b00      	cmp	r3, #0
 8006796:	f000 81b8 	beq.w	8006b0a <_dtoa_r+0xb62>
 800679a:	6923      	ldr	r3, [r4, #16]
 800679c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80067a0:	6918      	ldr	r0, [r3, #16]
 80067a2:	f000 fb79 	bl	8006e98 <__hi0bits>
 80067a6:	f1c0 0020 	rsb	r0, r0, #32
 80067aa:	9b06      	ldr	r3, [sp, #24]
 80067ac:	4418      	add	r0, r3
 80067ae:	f010 001f 	ands.w	r0, r0, #31
 80067b2:	f000 8082 	beq.w	80068ba <_dtoa_r+0x912>
 80067b6:	f1c0 0320 	rsb	r3, r0, #32
 80067ba:	2b04      	cmp	r3, #4
 80067bc:	dd73      	ble.n	80068a6 <_dtoa_r+0x8fe>
 80067be:	9b00      	ldr	r3, [sp, #0]
 80067c0:	f1c0 001c 	rsb	r0, r0, #28
 80067c4:	4403      	add	r3, r0
 80067c6:	9300      	str	r3, [sp, #0]
 80067c8:	9b06      	ldr	r3, [sp, #24]
 80067ca:	4403      	add	r3, r0
 80067cc:	4406      	add	r6, r0
 80067ce:	9306      	str	r3, [sp, #24]
 80067d0:	9b00      	ldr	r3, [sp, #0]
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	dd05      	ble.n	80067e2 <_dtoa_r+0x83a>
 80067d6:	9902      	ldr	r1, [sp, #8]
 80067d8:	461a      	mov	r2, r3
 80067da:	4648      	mov	r0, r9
 80067dc:	f000 fcba 	bl	8007154 <__lshift>
 80067e0:	9002      	str	r0, [sp, #8]
 80067e2:	9b06      	ldr	r3, [sp, #24]
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	dd05      	ble.n	80067f4 <_dtoa_r+0x84c>
 80067e8:	4621      	mov	r1, r4
 80067ea:	461a      	mov	r2, r3
 80067ec:	4648      	mov	r0, r9
 80067ee:	f000 fcb1 	bl	8007154 <__lshift>
 80067f2:	4604      	mov	r4, r0
 80067f4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d061      	beq.n	80068be <_dtoa_r+0x916>
 80067fa:	9802      	ldr	r0, [sp, #8]
 80067fc:	4621      	mov	r1, r4
 80067fe:	f000 fd15 	bl	800722c <__mcmp>
 8006802:	2800      	cmp	r0, #0
 8006804:	da5b      	bge.n	80068be <_dtoa_r+0x916>
 8006806:	2300      	movs	r3, #0
 8006808:	9902      	ldr	r1, [sp, #8]
 800680a:	220a      	movs	r2, #10
 800680c:	4648      	mov	r0, r9
 800680e:	f000 fafd 	bl	8006e0c <__multadd>
 8006812:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006814:	9002      	str	r0, [sp, #8]
 8006816:	f107 38ff 	add.w	r8, r7, #4294967295
 800681a:	2b00      	cmp	r3, #0
 800681c:	f000 8177 	beq.w	8006b0e <_dtoa_r+0xb66>
 8006820:	4629      	mov	r1, r5
 8006822:	2300      	movs	r3, #0
 8006824:	220a      	movs	r2, #10
 8006826:	4648      	mov	r0, r9
 8006828:	f000 faf0 	bl	8006e0c <__multadd>
 800682c:	f1bb 0f00 	cmp.w	fp, #0
 8006830:	4605      	mov	r5, r0
 8006832:	dc6f      	bgt.n	8006914 <_dtoa_r+0x96c>
 8006834:	9b07      	ldr	r3, [sp, #28]
 8006836:	2b02      	cmp	r3, #2
 8006838:	dc49      	bgt.n	80068ce <_dtoa_r+0x926>
 800683a:	e06b      	b.n	8006914 <_dtoa_r+0x96c>
 800683c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800683e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006842:	e73c      	b.n	80066be <_dtoa_r+0x716>
 8006844:	3fe00000 	.word	0x3fe00000
 8006848:	40240000 	.word	0x40240000
 800684c:	9b03      	ldr	r3, [sp, #12]
 800684e:	1e5c      	subs	r4, r3, #1
 8006850:	9b08      	ldr	r3, [sp, #32]
 8006852:	42a3      	cmp	r3, r4
 8006854:	db09      	blt.n	800686a <_dtoa_r+0x8c2>
 8006856:	1b1c      	subs	r4, r3, r4
 8006858:	9b03      	ldr	r3, [sp, #12]
 800685a:	2b00      	cmp	r3, #0
 800685c:	f6bf af30 	bge.w	80066c0 <_dtoa_r+0x718>
 8006860:	9b00      	ldr	r3, [sp, #0]
 8006862:	9a03      	ldr	r2, [sp, #12]
 8006864:	1a9e      	subs	r6, r3, r2
 8006866:	2300      	movs	r3, #0
 8006868:	e72b      	b.n	80066c2 <_dtoa_r+0x71a>
 800686a:	9b08      	ldr	r3, [sp, #32]
 800686c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800686e:	9408      	str	r4, [sp, #32]
 8006870:	1ae3      	subs	r3, r4, r3
 8006872:	441a      	add	r2, r3
 8006874:	9e00      	ldr	r6, [sp, #0]
 8006876:	9b03      	ldr	r3, [sp, #12]
 8006878:	920d      	str	r2, [sp, #52]	@ 0x34
 800687a:	2400      	movs	r4, #0
 800687c:	e721      	b.n	80066c2 <_dtoa_r+0x71a>
 800687e:	9c08      	ldr	r4, [sp, #32]
 8006880:	9e00      	ldr	r6, [sp, #0]
 8006882:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8006884:	e728      	b.n	80066d8 <_dtoa_r+0x730>
 8006886:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800688a:	e751      	b.n	8006730 <_dtoa_r+0x788>
 800688c:	9a08      	ldr	r2, [sp, #32]
 800688e:	9902      	ldr	r1, [sp, #8]
 8006890:	e750      	b.n	8006734 <_dtoa_r+0x78c>
 8006892:	f8cd 8008 	str.w	r8, [sp, #8]
 8006896:	e751      	b.n	800673c <_dtoa_r+0x794>
 8006898:	2300      	movs	r3, #0
 800689a:	e779      	b.n	8006790 <_dtoa_r+0x7e8>
 800689c:	9b04      	ldr	r3, [sp, #16]
 800689e:	e777      	b.n	8006790 <_dtoa_r+0x7e8>
 80068a0:	2300      	movs	r3, #0
 80068a2:	9308      	str	r3, [sp, #32]
 80068a4:	e779      	b.n	800679a <_dtoa_r+0x7f2>
 80068a6:	d093      	beq.n	80067d0 <_dtoa_r+0x828>
 80068a8:	9a00      	ldr	r2, [sp, #0]
 80068aa:	331c      	adds	r3, #28
 80068ac:	441a      	add	r2, r3
 80068ae:	9200      	str	r2, [sp, #0]
 80068b0:	9a06      	ldr	r2, [sp, #24]
 80068b2:	441a      	add	r2, r3
 80068b4:	441e      	add	r6, r3
 80068b6:	9206      	str	r2, [sp, #24]
 80068b8:	e78a      	b.n	80067d0 <_dtoa_r+0x828>
 80068ba:	4603      	mov	r3, r0
 80068bc:	e7f4      	b.n	80068a8 <_dtoa_r+0x900>
 80068be:	9b03      	ldr	r3, [sp, #12]
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	46b8      	mov	r8, r7
 80068c4:	dc20      	bgt.n	8006908 <_dtoa_r+0x960>
 80068c6:	469b      	mov	fp, r3
 80068c8:	9b07      	ldr	r3, [sp, #28]
 80068ca:	2b02      	cmp	r3, #2
 80068cc:	dd1e      	ble.n	800690c <_dtoa_r+0x964>
 80068ce:	f1bb 0f00 	cmp.w	fp, #0
 80068d2:	f47f adb1 	bne.w	8006438 <_dtoa_r+0x490>
 80068d6:	4621      	mov	r1, r4
 80068d8:	465b      	mov	r3, fp
 80068da:	2205      	movs	r2, #5
 80068dc:	4648      	mov	r0, r9
 80068de:	f000 fa95 	bl	8006e0c <__multadd>
 80068e2:	4601      	mov	r1, r0
 80068e4:	4604      	mov	r4, r0
 80068e6:	9802      	ldr	r0, [sp, #8]
 80068e8:	f000 fca0 	bl	800722c <__mcmp>
 80068ec:	2800      	cmp	r0, #0
 80068ee:	f77f ada3 	ble.w	8006438 <_dtoa_r+0x490>
 80068f2:	4656      	mov	r6, sl
 80068f4:	2331      	movs	r3, #49	@ 0x31
 80068f6:	f806 3b01 	strb.w	r3, [r6], #1
 80068fa:	f108 0801 	add.w	r8, r8, #1
 80068fe:	e59f      	b.n	8006440 <_dtoa_r+0x498>
 8006900:	9c03      	ldr	r4, [sp, #12]
 8006902:	46b8      	mov	r8, r7
 8006904:	4625      	mov	r5, r4
 8006906:	e7f4      	b.n	80068f2 <_dtoa_r+0x94a>
 8006908:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800690c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800690e:	2b00      	cmp	r3, #0
 8006910:	f000 8101 	beq.w	8006b16 <_dtoa_r+0xb6e>
 8006914:	2e00      	cmp	r6, #0
 8006916:	dd05      	ble.n	8006924 <_dtoa_r+0x97c>
 8006918:	4629      	mov	r1, r5
 800691a:	4632      	mov	r2, r6
 800691c:	4648      	mov	r0, r9
 800691e:	f000 fc19 	bl	8007154 <__lshift>
 8006922:	4605      	mov	r5, r0
 8006924:	9b08      	ldr	r3, [sp, #32]
 8006926:	2b00      	cmp	r3, #0
 8006928:	d05c      	beq.n	80069e4 <_dtoa_r+0xa3c>
 800692a:	6869      	ldr	r1, [r5, #4]
 800692c:	4648      	mov	r0, r9
 800692e:	f000 fa0b 	bl	8006d48 <_Balloc>
 8006932:	4606      	mov	r6, r0
 8006934:	b928      	cbnz	r0, 8006942 <_dtoa_r+0x99a>
 8006936:	4b82      	ldr	r3, [pc, #520]	@ (8006b40 <_dtoa_r+0xb98>)
 8006938:	4602      	mov	r2, r0
 800693a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800693e:	f7ff bb4a 	b.w	8005fd6 <_dtoa_r+0x2e>
 8006942:	692a      	ldr	r2, [r5, #16]
 8006944:	3202      	adds	r2, #2
 8006946:	0092      	lsls	r2, r2, #2
 8006948:	f105 010c 	add.w	r1, r5, #12
 800694c:	300c      	adds	r0, #12
 800694e:	f000 fff7 	bl	8007940 <memcpy>
 8006952:	2201      	movs	r2, #1
 8006954:	4631      	mov	r1, r6
 8006956:	4648      	mov	r0, r9
 8006958:	f000 fbfc 	bl	8007154 <__lshift>
 800695c:	f10a 0301 	add.w	r3, sl, #1
 8006960:	9300      	str	r3, [sp, #0]
 8006962:	eb0a 030b 	add.w	r3, sl, fp
 8006966:	9308      	str	r3, [sp, #32]
 8006968:	9b04      	ldr	r3, [sp, #16]
 800696a:	f003 0301 	and.w	r3, r3, #1
 800696e:	462f      	mov	r7, r5
 8006970:	9306      	str	r3, [sp, #24]
 8006972:	4605      	mov	r5, r0
 8006974:	9b00      	ldr	r3, [sp, #0]
 8006976:	9802      	ldr	r0, [sp, #8]
 8006978:	4621      	mov	r1, r4
 800697a:	f103 3bff 	add.w	fp, r3, #4294967295
 800697e:	f7ff fa88 	bl	8005e92 <quorem>
 8006982:	4603      	mov	r3, r0
 8006984:	3330      	adds	r3, #48	@ 0x30
 8006986:	9003      	str	r0, [sp, #12]
 8006988:	4639      	mov	r1, r7
 800698a:	9802      	ldr	r0, [sp, #8]
 800698c:	9309      	str	r3, [sp, #36]	@ 0x24
 800698e:	f000 fc4d 	bl	800722c <__mcmp>
 8006992:	462a      	mov	r2, r5
 8006994:	9004      	str	r0, [sp, #16]
 8006996:	4621      	mov	r1, r4
 8006998:	4648      	mov	r0, r9
 800699a:	f000 fc63 	bl	8007264 <__mdiff>
 800699e:	68c2      	ldr	r2, [r0, #12]
 80069a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069a2:	4606      	mov	r6, r0
 80069a4:	bb02      	cbnz	r2, 80069e8 <_dtoa_r+0xa40>
 80069a6:	4601      	mov	r1, r0
 80069a8:	9802      	ldr	r0, [sp, #8]
 80069aa:	f000 fc3f 	bl	800722c <__mcmp>
 80069ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069b0:	4602      	mov	r2, r0
 80069b2:	4631      	mov	r1, r6
 80069b4:	4648      	mov	r0, r9
 80069b6:	920c      	str	r2, [sp, #48]	@ 0x30
 80069b8:	9309      	str	r3, [sp, #36]	@ 0x24
 80069ba:	f000 fa05 	bl	8006dc8 <_Bfree>
 80069be:	9b07      	ldr	r3, [sp, #28]
 80069c0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80069c2:	9e00      	ldr	r6, [sp, #0]
 80069c4:	ea42 0103 	orr.w	r1, r2, r3
 80069c8:	9b06      	ldr	r3, [sp, #24]
 80069ca:	4319      	orrs	r1, r3
 80069cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069ce:	d10d      	bne.n	80069ec <_dtoa_r+0xa44>
 80069d0:	2b39      	cmp	r3, #57	@ 0x39
 80069d2:	d027      	beq.n	8006a24 <_dtoa_r+0xa7c>
 80069d4:	9a04      	ldr	r2, [sp, #16]
 80069d6:	2a00      	cmp	r2, #0
 80069d8:	dd01      	ble.n	80069de <_dtoa_r+0xa36>
 80069da:	9b03      	ldr	r3, [sp, #12]
 80069dc:	3331      	adds	r3, #49	@ 0x31
 80069de:	f88b 3000 	strb.w	r3, [fp]
 80069e2:	e52e      	b.n	8006442 <_dtoa_r+0x49a>
 80069e4:	4628      	mov	r0, r5
 80069e6:	e7b9      	b.n	800695c <_dtoa_r+0x9b4>
 80069e8:	2201      	movs	r2, #1
 80069ea:	e7e2      	b.n	80069b2 <_dtoa_r+0xa0a>
 80069ec:	9904      	ldr	r1, [sp, #16]
 80069ee:	2900      	cmp	r1, #0
 80069f0:	db04      	blt.n	80069fc <_dtoa_r+0xa54>
 80069f2:	9807      	ldr	r0, [sp, #28]
 80069f4:	4301      	orrs	r1, r0
 80069f6:	9806      	ldr	r0, [sp, #24]
 80069f8:	4301      	orrs	r1, r0
 80069fa:	d120      	bne.n	8006a3e <_dtoa_r+0xa96>
 80069fc:	2a00      	cmp	r2, #0
 80069fe:	ddee      	ble.n	80069de <_dtoa_r+0xa36>
 8006a00:	9902      	ldr	r1, [sp, #8]
 8006a02:	9300      	str	r3, [sp, #0]
 8006a04:	2201      	movs	r2, #1
 8006a06:	4648      	mov	r0, r9
 8006a08:	f000 fba4 	bl	8007154 <__lshift>
 8006a0c:	4621      	mov	r1, r4
 8006a0e:	9002      	str	r0, [sp, #8]
 8006a10:	f000 fc0c 	bl	800722c <__mcmp>
 8006a14:	2800      	cmp	r0, #0
 8006a16:	9b00      	ldr	r3, [sp, #0]
 8006a18:	dc02      	bgt.n	8006a20 <_dtoa_r+0xa78>
 8006a1a:	d1e0      	bne.n	80069de <_dtoa_r+0xa36>
 8006a1c:	07da      	lsls	r2, r3, #31
 8006a1e:	d5de      	bpl.n	80069de <_dtoa_r+0xa36>
 8006a20:	2b39      	cmp	r3, #57	@ 0x39
 8006a22:	d1da      	bne.n	80069da <_dtoa_r+0xa32>
 8006a24:	2339      	movs	r3, #57	@ 0x39
 8006a26:	f88b 3000 	strb.w	r3, [fp]
 8006a2a:	4633      	mov	r3, r6
 8006a2c:	461e      	mov	r6, r3
 8006a2e:	3b01      	subs	r3, #1
 8006a30:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006a34:	2a39      	cmp	r2, #57	@ 0x39
 8006a36:	d04e      	beq.n	8006ad6 <_dtoa_r+0xb2e>
 8006a38:	3201      	adds	r2, #1
 8006a3a:	701a      	strb	r2, [r3, #0]
 8006a3c:	e501      	b.n	8006442 <_dtoa_r+0x49a>
 8006a3e:	2a00      	cmp	r2, #0
 8006a40:	dd03      	ble.n	8006a4a <_dtoa_r+0xaa2>
 8006a42:	2b39      	cmp	r3, #57	@ 0x39
 8006a44:	d0ee      	beq.n	8006a24 <_dtoa_r+0xa7c>
 8006a46:	3301      	adds	r3, #1
 8006a48:	e7c9      	b.n	80069de <_dtoa_r+0xa36>
 8006a4a:	9a00      	ldr	r2, [sp, #0]
 8006a4c:	9908      	ldr	r1, [sp, #32]
 8006a4e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006a52:	428a      	cmp	r2, r1
 8006a54:	d028      	beq.n	8006aa8 <_dtoa_r+0xb00>
 8006a56:	9902      	ldr	r1, [sp, #8]
 8006a58:	2300      	movs	r3, #0
 8006a5a:	220a      	movs	r2, #10
 8006a5c:	4648      	mov	r0, r9
 8006a5e:	f000 f9d5 	bl	8006e0c <__multadd>
 8006a62:	42af      	cmp	r7, r5
 8006a64:	9002      	str	r0, [sp, #8]
 8006a66:	f04f 0300 	mov.w	r3, #0
 8006a6a:	f04f 020a 	mov.w	r2, #10
 8006a6e:	4639      	mov	r1, r7
 8006a70:	4648      	mov	r0, r9
 8006a72:	d107      	bne.n	8006a84 <_dtoa_r+0xadc>
 8006a74:	f000 f9ca 	bl	8006e0c <__multadd>
 8006a78:	4607      	mov	r7, r0
 8006a7a:	4605      	mov	r5, r0
 8006a7c:	9b00      	ldr	r3, [sp, #0]
 8006a7e:	3301      	adds	r3, #1
 8006a80:	9300      	str	r3, [sp, #0]
 8006a82:	e777      	b.n	8006974 <_dtoa_r+0x9cc>
 8006a84:	f000 f9c2 	bl	8006e0c <__multadd>
 8006a88:	4629      	mov	r1, r5
 8006a8a:	4607      	mov	r7, r0
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	220a      	movs	r2, #10
 8006a90:	4648      	mov	r0, r9
 8006a92:	f000 f9bb 	bl	8006e0c <__multadd>
 8006a96:	4605      	mov	r5, r0
 8006a98:	e7f0      	b.n	8006a7c <_dtoa_r+0xad4>
 8006a9a:	f1bb 0f00 	cmp.w	fp, #0
 8006a9e:	bfcc      	ite	gt
 8006aa0:	465e      	movgt	r6, fp
 8006aa2:	2601      	movle	r6, #1
 8006aa4:	4456      	add	r6, sl
 8006aa6:	2700      	movs	r7, #0
 8006aa8:	9902      	ldr	r1, [sp, #8]
 8006aaa:	9300      	str	r3, [sp, #0]
 8006aac:	2201      	movs	r2, #1
 8006aae:	4648      	mov	r0, r9
 8006ab0:	f000 fb50 	bl	8007154 <__lshift>
 8006ab4:	4621      	mov	r1, r4
 8006ab6:	9002      	str	r0, [sp, #8]
 8006ab8:	f000 fbb8 	bl	800722c <__mcmp>
 8006abc:	2800      	cmp	r0, #0
 8006abe:	dcb4      	bgt.n	8006a2a <_dtoa_r+0xa82>
 8006ac0:	d102      	bne.n	8006ac8 <_dtoa_r+0xb20>
 8006ac2:	9b00      	ldr	r3, [sp, #0]
 8006ac4:	07db      	lsls	r3, r3, #31
 8006ac6:	d4b0      	bmi.n	8006a2a <_dtoa_r+0xa82>
 8006ac8:	4633      	mov	r3, r6
 8006aca:	461e      	mov	r6, r3
 8006acc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006ad0:	2a30      	cmp	r2, #48	@ 0x30
 8006ad2:	d0fa      	beq.n	8006aca <_dtoa_r+0xb22>
 8006ad4:	e4b5      	b.n	8006442 <_dtoa_r+0x49a>
 8006ad6:	459a      	cmp	sl, r3
 8006ad8:	d1a8      	bne.n	8006a2c <_dtoa_r+0xa84>
 8006ada:	2331      	movs	r3, #49	@ 0x31
 8006adc:	f108 0801 	add.w	r8, r8, #1
 8006ae0:	f88a 3000 	strb.w	r3, [sl]
 8006ae4:	e4ad      	b.n	8006442 <_dtoa_r+0x49a>
 8006ae6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006ae8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8006b44 <_dtoa_r+0xb9c>
 8006aec:	b11b      	cbz	r3, 8006af6 <_dtoa_r+0xb4e>
 8006aee:	f10a 0308 	add.w	r3, sl, #8
 8006af2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006af4:	6013      	str	r3, [r2, #0]
 8006af6:	4650      	mov	r0, sl
 8006af8:	b017      	add	sp, #92	@ 0x5c
 8006afa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006afe:	9b07      	ldr	r3, [sp, #28]
 8006b00:	2b01      	cmp	r3, #1
 8006b02:	f77f ae2e 	ble.w	8006762 <_dtoa_r+0x7ba>
 8006b06:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006b08:	9308      	str	r3, [sp, #32]
 8006b0a:	2001      	movs	r0, #1
 8006b0c:	e64d      	b.n	80067aa <_dtoa_r+0x802>
 8006b0e:	f1bb 0f00 	cmp.w	fp, #0
 8006b12:	f77f aed9 	ble.w	80068c8 <_dtoa_r+0x920>
 8006b16:	4656      	mov	r6, sl
 8006b18:	9802      	ldr	r0, [sp, #8]
 8006b1a:	4621      	mov	r1, r4
 8006b1c:	f7ff f9b9 	bl	8005e92 <quorem>
 8006b20:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8006b24:	f806 3b01 	strb.w	r3, [r6], #1
 8006b28:	eba6 020a 	sub.w	r2, r6, sl
 8006b2c:	4593      	cmp	fp, r2
 8006b2e:	ddb4      	ble.n	8006a9a <_dtoa_r+0xaf2>
 8006b30:	9902      	ldr	r1, [sp, #8]
 8006b32:	2300      	movs	r3, #0
 8006b34:	220a      	movs	r2, #10
 8006b36:	4648      	mov	r0, r9
 8006b38:	f000 f968 	bl	8006e0c <__multadd>
 8006b3c:	9002      	str	r0, [sp, #8]
 8006b3e:	e7eb      	b.n	8006b18 <_dtoa_r+0xb70>
 8006b40:	08007c10 	.word	0x08007c10
 8006b44:	08007b94 	.word	0x08007b94

08006b48 <_free_r>:
 8006b48:	b538      	push	{r3, r4, r5, lr}
 8006b4a:	4605      	mov	r5, r0
 8006b4c:	2900      	cmp	r1, #0
 8006b4e:	d041      	beq.n	8006bd4 <_free_r+0x8c>
 8006b50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006b54:	1f0c      	subs	r4, r1, #4
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	bfb8      	it	lt
 8006b5a:	18e4      	addlt	r4, r4, r3
 8006b5c:	f000 f8e8 	bl	8006d30 <__malloc_lock>
 8006b60:	4a1d      	ldr	r2, [pc, #116]	@ (8006bd8 <_free_r+0x90>)
 8006b62:	6813      	ldr	r3, [r2, #0]
 8006b64:	b933      	cbnz	r3, 8006b74 <_free_r+0x2c>
 8006b66:	6063      	str	r3, [r4, #4]
 8006b68:	6014      	str	r4, [r2, #0]
 8006b6a:	4628      	mov	r0, r5
 8006b6c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006b70:	f000 b8e4 	b.w	8006d3c <__malloc_unlock>
 8006b74:	42a3      	cmp	r3, r4
 8006b76:	d908      	bls.n	8006b8a <_free_r+0x42>
 8006b78:	6820      	ldr	r0, [r4, #0]
 8006b7a:	1821      	adds	r1, r4, r0
 8006b7c:	428b      	cmp	r3, r1
 8006b7e:	bf01      	itttt	eq
 8006b80:	6819      	ldreq	r1, [r3, #0]
 8006b82:	685b      	ldreq	r3, [r3, #4]
 8006b84:	1809      	addeq	r1, r1, r0
 8006b86:	6021      	streq	r1, [r4, #0]
 8006b88:	e7ed      	b.n	8006b66 <_free_r+0x1e>
 8006b8a:	461a      	mov	r2, r3
 8006b8c:	685b      	ldr	r3, [r3, #4]
 8006b8e:	b10b      	cbz	r3, 8006b94 <_free_r+0x4c>
 8006b90:	42a3      	cmp	r3, r4
 8006b92:	d9fa      	bls.n	8006b8a <_free_r+0x42>
 8006b94:	6811      	ldr	r1, [r2, #0]
 8006b96:	1850      	adds	r0, r2, r1
 8006b98:	42a0      	cmp	r0, r4
 8006b9a:	d10b      	bne.n	8006bb4 <_free_r+0x6c>
 8006b9c:	6820      	ldr	r0, [r4, #0]
 8006b9e:	4401      	add	r1, r0
 8006ba0:	1850      	adds	r0, r2, r1
 8006ba2:	4283      	cmp	r3, r0
 8006ba4:	6011      	str	r1, [r2, #0]
 8006ba6:	d1e0      	bne.n	8006b6a <_free_r+0x22>
 8006ba8:	6818      	ldr	r0, [r3, #0]
 8006baa:	685b      	ldr	r3, [r3, #4]
 8006bac:	6053      	str	r3, [r2, #4]
 8006bae:	4408      	add	r0, r1
 8006bb0:	6010      	str	r0, [r2, #0]
 8006bb2:	e7da      	b.n	8006b6a <_free_r+0x22>
 8006bb4:	d902      	bls.n	8006bbc <_free_r+0x74>
 8006bb6:	230c      	movs	r3, #12
 8006bb8:	602b      	str	r3, [r5, #0]
 8006bba:	e7d6      	b.n	8006b6a <_free_r+0x22>
 8006bbc:	6820      	ldr	r0, [r4, #0]
 8006bbe:	1821      	adds	r1, r4, r0
 8006bc0:	428b      	cmp	r3, r1
 8006bc2:	bf04      	itt	eq
 8006bc4:	6819      	ldreq	r1, [r3, #0]
 8006bc6:	685b      	ldreq	r3, [r3, #4]
 8006bc8:	6063      	str	r3, [r4, #4]
 8006bca:	bf04      	itt	eq
 8006bcc:	1809      	addeq	r1, r1, r0
 8006bce:	6021      	streq	r1, [r4, #0]
 8006bd0:	6054      	str	r4, [r2, #4]
 8006bd2:	e7ca      	b.n	8006b6a <_free_r+0x22>
 8006bd4:	bd38      	pop	{r3, r4, r5, pc}
 8006bd6:	bf00      	nop
 8006bd8:	20000440 	.word	0x20000440

08006bdc <malloc>:
 8006bdc:	4b02      	ldr	r3, [pc, #8]	@ (8006be8 <malloc+0xc>)
 8006bde:	4601      	mov	r1, r0
 8006be0:	6818      	ldr	r0, [r3, #0]
 8006be2:	f000 b825 	b.w	8006c30 <_malloc_r>
 8006be6:	bf00      	nop
 8006be8:	20000018 	.word	0x20000018

08006bec <sbrk_aligned>:
 8006bec:	b570      	push	{r4, r5, r6, lr}
 8006bee:	4e0f      	ldr	r6, [pc, #60]	@ (8006c2c <sbrk_aligned+0x40>)
 8006bf0:	460c      	mov	r4, r1
 8006bf2:	6831      	ldr	r1, [r6, #0]
 8006bf4:	4605      	mov	r5, r0
 8006bf6:	b911      	cbnz	r1, 8006bfe <sbrk_aligned+0x12>
 8006bf8:	f000 fe92 	bl	8007920 <_sbrk_r>
 8006bfc:	6030      	str	r0, [r6, #0]
 8006bfe:	4621      	mov	r1, r4
 8006c00:	4628      	mov	r0, r5
 8006c02:	f000 fe8d 	bl	8007920 <_sbrk_r>
 8006c06:	1c43      	adds	r3, r0, #1
 8006c08:	d103      	bne.n	8006c12 <sbrk_aligned+0x26>
 8006c0a:	f04f 34ff 	mov.w	r4, #4294967295
 8006c0e:	4620      	mov	r0, r4
 8006c10:	bd70      	pop	{r4, r5, r6, pc}
 8006c12:	1cc4      	adds	r4, r0, #3
 8006c14:	f024 0403 	bic.w	r4, r4, #3
 8006c18:	42a0      	cmp	r0, r4
 8006c1a:	d0f8      	beq.n	8006c0e <sbrk_aligned+0x22>
 8006c1c:	1a21      	subs	r1, r4, r0
 8006c1e:	4628      	mov	r0, r5
 8006c20:	f000 fe7e 	bl	8007920 <_sbrk_r>
 8006c24:	3001      	adds	r0, #1
 8006c26:	d1f2      	bne.n	8006c0e <sbrk_aligned+0x22>
 8006c28:	e7ef      	b.n	8006c0a <sbrk_aligned+0x1e>
 8006c2a:	bf00      	nop
 8006c2c:	2000043c 	.word	0x2000043c

08006c30 <_malloc_r>:
 8006c30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c34:	1ccd      	adds	r5, r1, #3
 8006c36:	f025 0503 	bic.w	r5, r5, #3
 8006c3a:	3508      	adds	r5, #8
 8006c3c:	2d0c      	cmp	r5, #12
 8006c3e:	bf38      	it	cc
 8006c40:	250c      	movcc	r5, #12
 8006c42:	2d00      	cmp	r5, #0
 8006c44:	4606      	mov	r6, r0
 8006c46:	db01      	blt.n	8006c4c <_malloc_r+0x1c>
 8006c48:	42a9      	cmp	r1, r5
 8006c4a:	d904      	bls.n	8006c56 <_malloc_r+0x26>
 8006c4c:	230c      	movs	r3, #12
 8006c4e:	6033      	str	r3, [r6, #0]
 8006c50:	2000      	movs	r0, #0
 8006c52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006c56:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006d2c <_malloc_r+0xfc>
 8006c5a:	f000 f869 	bl	8006d30 <__malloc_lock>
 8006c5e:	f8d8 3000 	ldr.w	r3, [r8]
 8006c62:	461c      	mov	r4, r3
 8006c64:	bb44      	cbnz	r4, 8006cb8 <_malloc_r+0x88>
 8006c66:	4629      	mov	r1, r5
 8006c68:	4630      	mov	r0, r6
 8006c6a:	f7ff ffbf 	bl	8006bec <sbrk_aligned>
 8006c6e:	1c43      	adds	r3, r0, #1
 8006c70:	4604      	mov	r4, r0
 8006c72:	d158      	bne.n	8006d26 <_malloc_r+0xf6>
 8006c74:	f8d8 4000 	ldr.w	r4, [r8]
 8006c78:	4627      	mov	r7, r4
 8006c7a:	2f00      	cmp	r7, #0
 8006c7c:	d143      	bne.n	8006d06 <_malloc_r+0xd6>
 8006c7e:	2c00      	cmp	r4, #0
 8006c80:	d04b      	beq.n	8006d1a <_malloc_r+0xea>
 8006c82:	6823      	ldr	r3, [r4, #0]
 8006c84:	4639      	mov	r1, r7
 8006c86:	4630      	mov	r0, r6
 8006c88:	eb04 0903 	add.w	r9, r4, r3
 8006c8c:	f000 fe48 	bl	8007920 <_sbrk_r>
 8006c90:	4581      	cmp	r9, r0
 8006c92:	d142      	bne.n	8006d1a <_malloc_r+0xea>
 8006c94:	6821      	ldr	r1, [r4, #0]
 8006c96:	1a6d      	subs	r5, r5, r1
 8006c98:	4629      	mov	r1, r5
 8006c9a:	4630      	mov	r0, r6
 8006c9c:	f7ff ffa6 	bl	8006bec <sbrk_aligned>
 8006ca0:	3001      	adds	r0, #1
 8006ca2:	d03a      	beq.n	8006d1a <_malloc_r+0xea>
 8006ca4:	6823      	ldr	r3, [r4, #0]
 8006ca6:	442b      	add	r3, r5
 8006ca8:	6023      	str	r3, [r4, #0]
 8006caa:	f8d8 3000 	ldr.w	r3, [r8]
 8006cae:	685a      	ldr	r2, [r3, #4]
 8006cb0:	bb62      	cbnz	r2, 8006d0c <_malloc_r+0xdc>
 8006cb2:	f8c8 7000 	str.w	r7, [r8]
 8006cb6:	e00f      	b.n	8006cd8 <_malloc_r+0xa8>
 8006cb8:	6822      	ldr	r2, [r4, #0]
 8006cba:	1b52      	subs	r2, r2, r5
 8006cbc:	d420      	bmi.n	8006d00 <_malloc_r+0xd0>
 8006cbe:	2a0b      	cmp	r2, #11
 8006cc0:	d917      	bls.n	8006cf2 <_malloc_r+0xc2>
 8006cc2:	1961      	adds	r1, r4, r5
 8006cc4:	42a3      	cmp	r3, r4
 8006cc6:	6025      	str	r5, [r4, #0]
 8006cc8:	bf18      	it	ne
 8006cca:	6059      	strne	r1, [r3, #4]
 8006ccc:	6863      	ldr	r3, [r4, #4]
 8006cce:	bf08      	it	eq
 8006cd0:	f8c8 1000 	streq.w	r1, [r8]
 8006cd4:	5162      	str	r2, [r4, r5]
 8006cd6:	604b      	str	r3, [r1, #4]
 8006cd8:	4630      	mov	r0, r6
 8006cda:	f000 f82f 	bl	8006d3c <__malloc_unlock>
 8006cde:	f104 000b 	add.w	r0, r4, #11
 8006ce2:	1d23      	adds	r3, r4, #4
 8006ce4:	f020 0007 	bic.w	r0, r0, #7
 8006ce8:	1ac2      	subs	r2, r0, r3
 8006cea:	bf1c      	itt	ne
 8006cec:	1a1b      	subne	r3, r3, r0
 8006cee:	50a3      	strne	r3, [r4, r2]
 8006cf0:	e7af      	b.n	8006c52 <_malloc_r+0x22>
 8006cf2:	6862      	ldr	r2, [r4, #4]
 8006cf4:	42a3      	cmp	r3, r4
 8006cf6:	bf0c      	ite	eq
 8006cf8:	f8c8 2000 	streq.w	r2, [r8]
 8006cfc:	605a      	strne	r2, [r3, #4]
 8006cfe:	e7eb      	b.n	8006cd8 <_malloc_r+0xa8>
 8006d00:	4623      	mov	r3, r4
 8006d02:	6864      	ldr	r4, [r4, #4]
 8006d04:	e7ae      	b.n	8006c64 <_malloc_r+0x34>
 8006d06:	463c      	mov	r4, r7
 8006d08:	687f      	ldr	r7, [r7, #4]
 8006d0a:	e7b6      	b.n	8006c7a <_malloc_r+0x4a>
 8006d0c:	461a      	mov	r2, r3
 8006d0e:	685b      	ldr	r3, [r3, #4]
 8006d10:	42a3      	cmp	r3, r4
 8006d12:	d1fb      	bne.n	8006d0c <_malloc_r+0xdc>
 8006d14:	2300      	movs	r3, #0
 8006d16:	6053      	str	r3, [r2, #4]
 8006d18:	e7de      	b.n	8006cd8 <_malloc_r+0xa8>
 8006d1a:	230c      	movs	r3, #12
 8006d1c:	6033      	str	r3, [r6, #0]
 8006d1e:	4630      	mov	r0, r6
 8006d20:	f000 f80c 	bl	8006d3c <__malloc_unlock>
 8006d24:	e794      	b.n	8006c50 <_malloc_r+0x20>
 8006d26:	6005      	str	r5, [r0, #0]
 8006d28:	e7d6      	b.n	8006cd8 <_malloc_r+0xa8>
 8006d2a:	bf00      	nop
 8006d2c:	20000440 	.word	0x20000440

08006d30 <__malloc_lock>:
 8006d30:	4801      	ldr	r0, [pc, #4]	@ (8006d38 <__malloc_lock+0x8>)
 8006d32:	f7ff b8ac 	b.w	8005e8e <__retarget_lock_acquire_recursive>
 8006d36:	bf00      	nop
 8006d38:	20000438 	.word	0x20000438

08006d3c <__malloc_unlock>:
 8006d3c:	4801      	ldr	r0, [pc, #4]	@ (8006d44 <__malloc_unlock+0x8>)
 8006d3e:	f7ff b8a7 	b.w	8005e90 <__retarget_lock_release_recursive>
 8006d42:	bf00      	nop
 8006d44:	20000438 	.word	0x20000438

08006d48 <_Balloc>:
 8006d48:	b570      	push	{r4, r5, r6, lr}
 8006d4a:	69c6      	ldr	r6, [r0, #28]
 8006d4c:	4604      	mov	r4, r0
 8006d4e:	460d      	mov	r5, r1
 8006d50:	b976      	cbnz	r6, 8006d70 <_Balloc+0x28>
 8006d52:	2010      	movs	r0, #16
 8006d54:	f7ff ff42 	bl	8006bdc <malloc>
 8006d58:	4602      	mov	r2, r0
 8006d5a:	61e0      	str	r0, [r4, #28]
 8006d5c:	b920      	cbnz	r0, 8006d68 <_Balloc+0x20>
 8006d5e:	4b18      	ldr	r3, [pc, #96]	@ (8006dc0 <_Balloc+0x78>)
 8006d60:	4818      	ldr	r0, [pc, #96]	@ (8006dc4 <_Balloc+0x7c>)
 8006d62:	216b      	movs	r1, #107	@ 0x6b
 8006d64:	f000 fdfa 	bl	800795c <__assert_func>
 8006d68:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006d6c:	6006      	str	r6, [r0, #0]
 8006d6e:	60c6      	str	r6, [r0, #12]
 8006d70:	69e6      	ldr	r6, [r4, #28]
 8006d72:	68f3      	ldr	r3, [r6, #12]
 8006d74:	b183      	cbz	r3, 8006d98 <_Balloc+0x50>
 8006d76:	69e3      	ldr	r3, [r4, #28]
 8006d78:	68db      	ldr	r3, [r3, #12]
 8006d7a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006d7e:	b9b8      	cbnz	r0, 8006db0 <_Balloc+0x68>
 8006d80:	2101      	movs	r1, #1
 8006d82:	fa01 f605 	lsl.w	r6, r1, r5
 8006d86:	1d72      	adds	r2, r6, #5
 8006d88:	0092      	lsls	r2, r2, #2
 8006d8a:	4620      	mov	r0, r4
 8006d8c:	f000 fe04 	bl	8007998 <_calloc_r>
 8006d90:	b160      	cbz	r0, 8006dac <_Balloc+0x64>
 8006d92:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006d96:	e00e      	b.n	8006db6 <_Balloc+0x6e>
 8006d98:	2221      	movs	r2, #33	@ 0x21
 8006d9a:	2104      	movs	r1, #4
 8006d9c:	4620      	mov	r0, r4
 8006d9e:	f000 fdfb 	bl	8007998 <_calloc_r>
 8006da2:	69e3      	ldr	r3, [r4, #28]
 8006da4:	60f0      	str	r0, [r6, #12]
 8006da6:	68db      	ldr	r3, [r3, #12]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d1e4      	bne.n	8006d76 <_Balloc+0x2e>
 8006dac:	2000      	movs	r0, #0
 8006dae:	bd70      	pop	{r4, r5, r6, pc}
 8006db0:	6802      	ldr	r2, [r0, #0]
 8006db2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006db6:	2300      	movs	r3, #0
 8006db8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006dbc:	e7f7      	b.n	8006dae <_Balloc+0x66>
 8006dbe:	bf00      	nop
 8006dc0:	08007ba1 	.word	0x08007ba1
 8006dc4:	08007c21 	.word	0x08007c21

08006dc8 <_Bfree>:
 8006dc8:	b570      	push	{r4, r5, r6, lr}
 8006dca:	69c6      	ldr	r6, [r0, #28]
 8006dcc:	4605      	mov	r5, r0
 8006dce:	460c      	mov	r4, r1
 8006dd0:	b976      	cbnz	r6, 8006df0 <_Bfree+0x28>
 8006dd2:	2010      	movs	r0, #16
 8006dd4:	f7ff ff02 	bl	8006bdc <malloc>
 8006dd8:	4602      	mov	r2, r0
 8006dda:	61e8      	str	r0, [r5, #28]
 8006ddc:	b920      	cbnz	r0, 8006de8 <_Bfree+0x20>
 8006dde:	4b09      	ldr	r3, [pc, #36]	@ (8006e04 <_Bfree+0x3c>)
 8006de0:	4809      	ldr	r0, [pc, #36]	@ (8006e08 <_Bfree+0x40>)
 8006de2:	218f      	movs	r1, #143	@ 0x8f
 8006de4:	f000 fdba 	bl	800795c <__assert_func>
 8006de8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006dec:	6006      	str	r6, [r0, #0]
 8006dee:	60c6      	str	r6, [r0, #12]
 8006df0:	b13c      	cbz	r4, 8006e02 <_Bfree+0x3a>
 8006df2:	69eb      	ldr	r3, [r5, #28]
 8006df4:	6862      	ldr	r2, [r4, #4]
 8006df6:	68db      	ldr	r3, [r3, #12]
 8006df8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006dfc:	6021      	str	r1, [r4, #0]
 8006dfe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006e02:	bd70      	pop	{r4, r5, r6, pc}
 8006e04:	08007ba1 	.word	0x08007ba1
 8006e08:	08007c21 	.word	0x08007c21

08006e0c <__multadd>:
 8006e0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e10:	690d      	ldr	r5, [r1, #16]
 8006e12:	4607      	mov	r7, r0
 8006e14:	460c      	mov	r4, r1
 8006e16:	461e      	mov	r6, r3
 8006e18:	f101 0c14 	add.w	ip, r1, #20
 8006e1c:	2000      	movs	r0, #0
 8006e1e:	f8dc 3000 	ldr.w	r3, [ip]
 8006e22:	b299      	uxth	r1, r3
 8006e24:	fb02 6101 	mla	r1, r2, r1, r6
 8006e28:	0c1e      	lsrs	r6, r3, #16
 8006e2a:	0c0b      	lsrs	r3, r1, #16
 8006e2c:	fb02 3306 	mla	r3, r2, r6, r3
 8006e30:	b289      	uxth	r1, r1
 8006e32:	3001      	adds	r0, #1
 8006e34:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006e38:	4285      	cmp	r5, r0
 8006e3a:	f84c 1b04 	str.w	r1, [ip], #4
 8006e3e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006e42:	dcec      	bgt.n	8006e1e <__multadd+0x12>
 8006e44:	b30e      	cbz	r6, 8006e8a <__multadd+0x7e>
 8006e46:	68a3      	ldr	r3, [r4, #8]
 8006e48:	42ab      	cmp	r3, r5
 8006e4a:	dc19      	bgt.n	8006e80 <__multadd+0x74>
 8006e4c:	6861      	ldr	r1, [r4, #4]
 8006e4e:	4638      	mov	r0, r7
 8006e50:	3101      	adds	r1, #1
 8006e52:	f7ff ff79 	bl	8006d48 <_Balloc>
 8006e56:	4680      	mov	r8, r0
 8006e58:	b928      	cbnz	r0, 8006e66 <__multadd+0x5a>
 8006e5a:	4602      	mov	r2, r0
 8006e5c:	4b0c      	ldr	r3, [pc, #48]	@ (8006e90 <__multadd+0x84>)
 8006e5e:	480d      	ldr	r0, [pc, #52]	@ (8006e94 <__multadd+0x88>)
 8006e60:	21ba      	movs	r1, #186	@ 0xba
 8006e62:	f000 fd7b 	bl	800795c <__assert_func>
 8006e66:	6922      	ldr	r2, [r4, #16]
 8006e68:	3202      	adds	r2, #2
 8006e6a:	f104 010c 	add.w	r1, r4, #12
 8006e6e:	0092      	lsls	r2, r2, #2
 8006e70:	300c      	adds	r0, #12
 8006e72:	f000 fd65 	bl	8007940 <memcpy>
 8006e76:	4621      	mov	r1, r4
 8006e78:	4638      	mov	r0, r7
 8006e7a:	f7ff ffa5 	bl	8006dc8 <_Bfree>
 8006e7e:	4644      	mov	r4, r8
 8006e80:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006e84:	3501      	adds	r5, #1
 8006e86:	615e      	str	r6, [r3, #20]
 8006e88:	6125      	str	r5, [r4, #16]
 8006e8a:	4620      	mov	r0, r4
 8006e8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e90:	08007c10 	.word	0x08007c10
 8006e94:	08007c21 	.word	0x08007c21

08006e98 <__hi0bits>:
 8006e98:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006e9c:	4603      	mov	r3, r0
 8006e9e:	bf36      	itet	cc
 8006ea0:	0403      	lslcc	r3, r0, #16
 8006ea2:	2000      	movcs	r0, #0
 8006ea4:	2010      	movcc	r0, #16
 8006ea6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006eaa:	bf3c      	itt	cc
 8006eac:	021b      	lslcc	r3, r3, #8
 8006eae:	3008      	addcc	r0, #8
 8006eb0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006eb4:	bf3c      	itt	cc
 8006eb6:	011b      	lslcc	r3, r3, #4
 8006eb8:	3004      	addcc	r0, #4
 8006eba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ebe:	bf3c      	itt	cc
 8006ec0:	009b      	lslcc	r3, r3, #2
 8006ec2:	3002      	addcc	r0, #2
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	db05      	blt.n	8006ed4 <__hi0bits+0x3c>
 8006ec8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006ecc:	f100 0001 	add.w	r0, r0, #1
 8006ed0:	bf08      	it	eq
 8006ed2:	2020      	moveq	r0, #32
 8006ed4:	4770      	bx	lr

08006ed6 <__lo0bits>:
 8006ed6:	6803      	ldr	r3, [r0, #0]
 8006ed8:	4602      	mov	r2, r0
 8006eda:	f013 0007 	ands.w	r0, r3, #7
 8006ede:	d00b      	beq.n	8006ef8 <__lo0bits+0x22>
 8006ee0:	07d9      	lsls	r1, r3, #31
 8006ee2:	d421      	bmi.n	8006f28 <__lo0bits+0x52>
 8006ee4:	0798      	lsls	r0, r3, #30
 8006ee6:	bf49      	itett	mi
 8006ee8:	085b      	lsrmi	r3, r3, #1
 8006eea:	089b      	lsrpl	r3, r3, #2
 8006eec:	2001      	movmi	r0, #1
 8006eee:	6013      	strmi	r3, [r2, #0]
 8006ef0:	bf5c      	itt	pl
 8006ef2:	6013      	strpl	r3, [r2, #0]
 8006ef4:	2002      	movpl	r0, #2
 8006ef6:	4770      	bx	lr
 8006ef8:	b299      	uxth	r1, r3
 8006efa:	b909      	cbnz	r1, 8006f00 <__lo0bits+0x2a>
 8006efc:	0c1b      	lsrs	r3, r3, #16
 8006efe:	2010      	movs	r0, #16
 8006f00:	b2d9      	uxtb	r1, r3
 8006f02:	b909      	cbnz	r1, 8006f08 <__lo0bits+0x32>
 8006f04:	3008      	adds	r0, #8
 8006f06:	0a1b      	lsrs	r3, r3, #8
 8006f08:	0719      	lsls	r1, r3, #28
 8006f0a:	bf04      	itt	eq
 8006f0c:	091b      	lsreq	r3, r3, #4
 8006f0e:	3004      	addeq	r0, #4
 8006f10:	0799      	lsls	r1, r3, #30
 8006f12:	bf04      	itt	eq
 8006f14:	089b      	lsreq	r3, r3, #2
 8006f16:	3002      	addeq	r0, #2
 8006f18:	07d9      	lsls	r1, r3, #31
 8006f1a:	d403      	bmi.n	8006f24 <__lo0bits+0x4e>
 8006f1c:	085b      	lsrs	r3, r3, #1
 8006f1e:	f100 0001 	add.w	r0, r0, #1
 8006f22:	d003      	beq.n	8006f2c <__lo0bits+0x56>
 8006f24:	6013      	str	r3, [r2, #0]
 8006f26:	4770      	bx	lr
 8006f28:	2000      	movs	r0, #0
 8006f2a:	4770      	bx	lr
 8006f2c:	2020      	movs	r0, #32
 8006f2e:	4770      	bx	lr

08006f30 <__i2b>:
 8006f30:	b510      	push	{r4, lr}
 8006f32:	460c      	mov	r4, r1
 8006f34:	2101      	movs	r1, #1
 8006f36:	f7ff ff07 	bl	8006d48 <_Balloc>
 8006f3a:	4602      	mov	r2, r0
 8006f3c:	b928      	cbnz	r0, 8006f4a <__i2b+0x1a>
 8006f3e:	4b05      	ldr	r3, [pc, #20]	@ (8006f54 <__i2b+0x24>)
 8006f40:	4805      	ldr	r0, [pc, #20]	@ (8006f58 <__i2b+0x28>)
 8006f42:	f240 1145 	movw	r1, #325	@ 0x145
 8006f46:	f000 fd09 	bl	800795c <__assert_func>
 8006f4a:	2301      	movs	r3, #1
 8006f4c:	6144      	str	r4, [r0, #20]
 8006f4e:	6103      	str	r3, [r0, #16]
 8006f50:	bd10      	pop	{r4, pc}
 8006f52:	bf00      	nop
 8006f54:	08007c10 	.word	0x08007c10
 8006f58:	08007c21 	.word	0x08007c21

08006f5c <__multiply>:
 8006f5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f60:	4617      	mov	r7, r2
 8006f62:	690a      	ldr	r2, [r1, #16]
 8006f64:	693b      	ldr	r3, [r7, #16]
 8006f66:	429a      	cmp	r2, r3
 8006f68:	bfa8      	it	ge
 8006f6a:	463b      	movge	r3, r7
 8006f6c:	4689      	mov	r9, r1
 8006f6e:	bfa4      	itt	ge
 8006f70:	460f      	movge	r7, r1
 8006f72:	4699      	movge	r9, r3
 8006f74:	693d      	ldr	r5, [r7, #16]
 8006f76:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006f7a:	68bb      	ldr	r3, [r7, #8]
 8006f7c:	6879      	ldr	r1, [r7, #4]
 8006f7e:	eb05 060a 	add.w	r6, r5, sl
 8006f82:	42b3      	cmp	r3, r6
 8006f84:	b085      	sub	sp, #20
 8006f86:	bfb8      	it	lt
 8006f88:	3101      	addlt	r1, #1
 8006f8a:	f7ff fedd 	bl	8006d48 <_Balloc>
 8006f8e:	b930      	cbnz	r0, 8006f9e <__multiply+0x42>
 8006f90:	4602      	mov	r2, r0
 8006f92:	4b41      	ldr	r3, [pc, #260]	@ (8007098 <__multiply+0x13c>)
 8006f94:	4841      	ldr	r0, [pc, #260]	@ (800709c <__multiply+0x140>)
 8006f96:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006f9a:	f000 fcdf 	bl	800795c <__assert_func>
 8006f9e:	f100 0414 	add.w	r4, r0, #20
 8006fa2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8006fa6:	4623      	mov	r3, r4
 8006fa8:	2200      	movs	r2, #0
 8006faa:	4573      	cmp	r3, lr
 8006fac:	d320      	bcc.n	8006ff0 <__multiply+0x94>
 8006fae:	f107 0814 	add.w	r8, r7, #20
 8006fb2:	f109 0114 	add.w	r1, r9, #20
 8006fb6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8006fba:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8006fbe:	9302      	str	r3, [sp, #8]
 8006fc0:	1beb      	subs	r3, r5, r7
 8006fc2:	3b15      	subs	r3, #21
 8006fc4:	f023 0303 	bic.w	r3, r3, #3
 8006fc8:	3304      	adds	r3, #4
 8006fca:	3715      	adds	r7, #21
 8006fcc:	42bd      	cmp	r5, r7
 8006fce:	bf38      	it	cc
 8006fd0:	2304      	movcc	r3, #4
 8006fd2:	9301      	str	r3, [sp, #4]
 8006fd4:	9b02      	ldr	r3, [sp, #8]
 8006fd6:	9103      	str	r1, [sp, #12]
 8006fd8:	428b      	cmp	r3, r1
 8006fda:	d80c      	bhi.n	8006ff6 <__multiply+0x9a>
 8006fdc:	2e00      	cmp	r6, #0
 8006fde:	dd03      	ble.n	8006fe8 <__multiply+0x8c>
 8006fe0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d055      	beq.n	8007094 <__multiply+0x138>
 8006fe8:	6106      	str	r6, [r0, #16]
 8006fea:	b005      	add	sp, #20
 8006fec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ff0:	f843 2b04 	str.w	r2, [r3], #4
 8006ff4:	e7d9      	b.n	8006faa <__multiply+0x4e>
 8006ff6:	f8b1 a000 	ldrh.w	sl, [r1]
 8006ffa:	f1ba 0f00 	cmp.w	sl, #0
 8006ffe:	d01f      	beq.n	8007040 <__multiply+0xe4>
 8007000:	46c4      	mov	ip, r8
 8007002:	46a1      	mov	r9, r4
 8007004:	2700      	movs	r7, #0
 8007006:	f85c 2b04 	ldr.w	r2, [ip], #4
 800700a:	f8d9 3000 	ldr.w	r3, [r9]
 800700e:	fa1f fb82 	uxth.w	fp, r2
 8007012:	b29b      	uxth	r3, r3
 8007014:	fb0a 330b 	mla	r3, sl, fp, r3
 8007018:	443b      	add	r3, r7
 800701a:	f8d9 7000 	ldr.w	r7, [r9]
 800701e:	0c12      	lsrs	r2, r2, #16
 8007020:	0c3f      	lsrs	r7, r7, #16
 8007022:	fb0a 7202 	mla	r2, sl, r2, r7
 8007026:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800702a:	b29b      	uxth	r3, r3
 800702c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007030:	4565      	cmp	r5, ip
 8007032:	f849 3b04 	str.w	r3, [r9], #4
 8007036:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800703a:	d8e4      	bhi.n	8007006 <__multiply+0xaa>
 800703c:	9b01      	ldr	r3, [sp, #4]
 800703e:	50e7      	str	r7, [r4, r3]
 8007040:	9b03      	ldr	r3, [sp, #12]
 8007042:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007046:	3104      	adds	r1, #4
 8007048:	f1b9 0f00 	cmp.w	r9, #0
 800704c:	d020      	beq.n	8007090 <__multiply+0x134>
 800704e:	6823      	ldr	r3, [r4, #0]
 8007050:	4647      	mov	r7, r8
 8007052:	46a4      	mov	ip, r4
 8007054:	f04f 0a00 	mov.w	sl, #0
 8007058:	f8b7 b000 	ldrh.w	fp, [r7]
 800705c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007060:	fb09 220b 	mla	r2, r9, fp, r2
 8007064:	4452      	add	r2, sl
 8007066:	b29b      	uxth	r3, r3
 8007068:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800706c:	f84c 3b04 	str.w	r3, [ip], #4
 8007070:	f857 3b04 	ldr.w	r3, [r7], #4
 8007074:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007078:	f8bc 3000 	ldrh.w	r3, [ip]
 800707c:	fb09 330a 	mla	r3, r9, sl, r3
 8007080:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007084:	42bd      	cmp	r5, r7
 8007086:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800708a:	d8e5      	bhi.n	8007058 <__multiply+0xfc>
 800708c:	9a01      	ldr	r2, [sp, #4]
 800708e:	50a3      	str	r3, [r4, r2]
 8007090:	3404      	adds	r4, #4
 8007092:	e79f      	b.n	8006fd4 <__multiply+0x78>
 8007094:	3e01      	subs	r6, #1
 8007096:	e7a1      	b.n	8006fdc <__multiply+0x80>
 8007098:	08007c10 	.word	0x08007c10
 800709c:	08007c21 	.word	0x08007c21

080070a0 <__pow5mult>:
 80070a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80070a4:	4615      	mov	r5, r2
 80070a6:	f012 0203 	ands.w	r2, r2, #3
 80070aa:	4607      	mov	r7, r0
 80070ac:	460e      	mov	r6, r1
 80070ae:	d007      	beq.n	80070c0 <__pow5mult+0x20>
 80070b0:	4c25      	ldr	r4, [pc, #148]	@ (8007148 <__pow5mult+0xa8>)
 80070b2:	3a01      	subs	r2, #1
 80070b4:	2300      	movs	r3, #0
 80070b6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80070ba:	f7ff fea7 	bl	8006e0c <__multadd>
 80070be:	4606      	mov	r6, r0
 80070c0:	10ad      	asrs	r5, r5, #2
 80070c2:	d03d      	beq.n	8007140 <__pow5mult+0xa0>
 80070c4:	69fc      	ldr	r4, [r7, #28]
 80070c6:	b97c      	cbnz	r4, 80070e8 <__pow5mult+0x48>
 80070c8:	2010      	movs	r0, #16
 80070ca:	f7ff fd87 	bl	8006bdc <malloc>
 80070ce:	4602      	mov	r2, r0
 80070d0:	61f8      	str	r0, [r7, #28]
 80070d2:	b928      	cbnz	r0, 80070e0 <__pow5mult+0x40>
 80070d4:	4b1d      	ldr	r3, [pc, #116]	@ (800714c <__pow5mult+0xac>)
 80070d6:	481e      	ldr	r0, [pc, #120]	@ (8007150 <__pow5mult+0xb0>)
 80070d8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80070dc:	f000 fc3e 	bl	800795c <__assert_func>
 80070e0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80070e4:	6004      	str	r4, [r0, #0]
 80070e6:	60c4      	str	r4, [r0, #12]
 80070e8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80070ec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80070f0:	b94c      	cbnz	r4, 8007106 <__pow5mult+0x66>
 80070f2:	f240 2171 	movw	r1, #625	@ 0x271
 80070f6:	4638      	mov	r0, r7
 80070f8:	f7ff ff1a 	bl	8006f30 <__i2b>
 80070fc:	2300      	movs	r3, #0
 80070fe:	f8c8 0008 	str.w	r0, [r8, #8]
 8007102:	4604      	mov	r4, r0
 8007104:	6003      	str	r3, [r0, #0]
 8007106:	f04f 0900 	mov.w	r9, #0
 800710a:	07eb      	lsls	r3, r5, #31
 800710c:	d50a      	bpl.n	8007124 <__pow5mult+0x84>
 800710e:	4631      	mov	r1, r6
 8007110:	4622      	mov	r2, r4
 8007112:	4638      	mov	r0, r7
 8007114:	f7ff ff22 	bl	8006f5c <__multiply>
 8007118:	4631      	mov	r1, r6
 800711a:	4680      	mov	r8, r0
 800711c:	4638      	mov	r0, r7
 800711e:	f7ff fe53 	bl	8006dc8 <_Bfree>
 8007122:	4646      	mov	r6, r8
 8007124:	106d      	asrs	r5, r5, #1
 8007126:	d00b      	beq.n	8007140 <__pow5mult+0xa0>
 8007128:	6820      	ldr	r0, [r4, #0]
 800712a:	b938      	cbnz	r0, 800713c <__pow5mult+0x9c>
 800712c:	4622      	mov	r2, r4
 800712e:	4621      	mov	r1, r4
 8007130:	4638      	mov	r0, r7
 8007132:	f7ff ff13 	bl	8006f5c <__multiply>
 8007136:	6020      	str	r0, [r4, #0]
 8007138:	f8c0 9000 	str.w	r9, [r0]
 800713c:	4604      	mov	r4, r0
 800713e:	e7e4      	b.n	800710a <__pow5mult+0x6a>
 8007140:	4630      	mov	r0, r6
 8007142:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007146:	bf00      	nop
 8007148:	08007cd4 	.word	0x08007cd4
 800714c:	08007ba1 	.word	0x08007ba1
 8007150:	08007c21 	.word	0x08007c21

08007154 <__lshift>:
 8007154:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007158:	460c      	mov	r4, r1
 800715a:	6849      	ldr	r1, [r1, #4]
 800715c:	6923      	ldr	r3, [r4, #16]
 800715e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007162:	68a3      	ldr	r3, [r4, #8]
 8007164:	4607      	mov	r7, r0
 8007166:	4691      	mov	r9, r2
 8007168:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800716c:	f108 0601 	add.w	r6, r8, #1
 8007170:	42b3      	cmp	r3, r6
 8007172:	db0b      	blt.n	800718c <__lshift+0x38>
 8007174:	4638      	mov	r0, r7
 8007176:	f7ff fde7 	bl	8006d48 <_Balloc>
 800717a:	4605      	mov	r5, r0
 800717c:	b948      	cbnz	r0, 8007192 <__lshift+0x3e>
 800717e:	4602      	mov	r2, r0
 8007180:	4b28      	ldr	r3, [pc, #160]	@ (8007224 <__lshift+0xd0>)
 8007182:	4829      	ldr	r0, [pc, #164]	@ (8007228 <__lshift+0xd4>)
 8007184:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007188:	f000 fbe8 	bl	800795c <__assert_func>
 800718c:	3101      	adds	r1, #1
 800718e:	005b      	lsls	r3, r3, #1
 8007190:	e7ee      	b.n	8007170 <__lshift+0x1c>
 8007192:	2300      	movs	r3, #0
 8007194:	f100 0114 	add.w	r1, r0, #20
 8007198:	f100 0210 	add.w	r2, r0, #16
 800719c:	4618      	mov	r0, r3
 800719e:	4553      	cmp	r3, sl
 80071a0:	db33      	blt.n	800720a <__lshift+0xb6>
 80071a2:	6920      	ldr	r0, [r4, #16]
 80071a4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80071a8:	f104 0314 	add.w	r3, r4, #20
 80071ac:	f019 091f 	ands.w	r9, r9, #31
 80071b0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80071b4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80071b8:	d02b      	beq.n	8007212 <__lshift+0xbe>
 80071ba:	f1c9 0e20 	rsb	lr, r9, #32
 80071be:	468a      	mov	sl, r1
 80071c0:	2200      	movs	r2, #0
 80071c2:	6818      	ldr	r0, [r3, #0]
 80071c4:	fa00 f009 	lsl.w	r0, r0, r9
 80071c8:	4310      	orrs	r0, r2
 80071ca:	f84a 0b04 	str.w	r0, [sl], #4
 80071ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80071d2:	459c      	cmp	ip, r3
 80071d4:	fa22 f20e 	lsr.w	r2, r2, lr
 80071d8:	d8f3      	bhi.n	80071c2 <__lshift+0x6e>
 80071da:	ebac 0304 	sub.w	r3, ip, r4
 80071de:	3b15      	subs	r3, #21
 80071e0:	f023 0303 	bic.w	r3, r3, #3
 80071e4:	3304      	adds	r3, #4
 80071e6:	f104 0015 	add.w	r0, r4, #21
 80071ea:	4560      	cmp	r0, ip
 80071ec:	bf88      	it	hi
 80071ee:	2304      	movhi	r3, #4
 80071f0:	50ca      	str	r2, [r1, r3]
 80071f2:	b10a      	cbz	r2, 80071f8 <__lshift+0xa4>
 80071f4:	f108 0602 	add.w	r6, r8, #2
 80071f8:	3e01      	subs	r6, #1
 80071fa:	4638      	mov	r0, r7
 80071fc:	612e      	str	r6, [r5, #16]
 80071fe:	4621      	mov	r1, r4
 8007200:	f7ff fde2 	bl	8006dc8 <_Bfree>
 8007204:	4628      	mov	r0, r5
 8007206:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800720a:	f842 0f04 	str.w	r0, [r2, #4]!
 800720e:	3301      	adds	r3, #1
 8007210:	e7c5      	b.n	800719e <__lshift+0x4a>
 8007212:	3904      	subs	r1, #4
 8007214:	f853 2b04 	ldr.w	r2, [r3], #4
 8007218:	f841 2f04 	str.w	r2, [r1, #4]!
 800721c:	459c      	cmp	ip, r3
 800721e:	d8f9      	bhi.n	8007214 <__lshift+0xc0>
 8007220:	e7ea      	b.n	80071f8 <__lshift+0xa4>
 8007222:	bf00      	nop
 8007224:	08007c10 	.word	0x08007c10
 8007228:	08007c21 	.word	0x08007c21

0800722c <__mcmp>:
 800722c:	690a      	ldr	r2, [r1, #16]
 800722e:	4603      	mov	r3, r0
 8007230:	6900      	ldr	r0, [r0, #16]
 8007232:	1a80      	subs	r0, r0, r2
 8007234:	b530      	push	{r4, r5, lr}
 8007236:	d10e      	bne.n	8007256 <__mcmp+0x2a>
 8007238:	3314      	adds	r3, #20
 800723a:	3114      	adds	r1, #20
 800723c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007240:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007244:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007248:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800724c:	4295      	cmp	r5, r2
 800724e:	d003      	beq.n	8007258 <__mcmp+0x2c>
 8007250:	d205      	bcs.n	800725e <__mcmp+0x32>
 8007252:	f04f 30ff 	mov.w	r0, #4294967295
 8007256:	bd30      	pop	{r4, r5, pc}
 8007258:	42a3      	cmp	r3, r4
 800725a:	d3f3      	bcc.n	8007244 <__mcmp+0x18>
 800725c:	e7fb      	b.n	8007256 <__mcmp+0x2a>
 800725e:	2001      	movs	r0, #1
 8007260:	e7f9      	b.n	8007256 <__mcmp+0x2a>
	...

08007264 <__mdiff>:
 8007264:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007268:	4689      	mov	r9, r1
 800726a:	4606      	mov	r6, r0
 800726c:	4611      	mov	r1, r2
 800726e:	4648      	mov	r0, r9
 8007270:	4614      	mov	r4, r2
 8007272:	f7ff ffdb 	bl	800722c <__mcmp>
 8007276:	1e05      	subs	r5, r0, #0
 8007278:	d112      	bne.n	80072a0 <__mdiff+0x3c>
 800727a:	4629      	mov	r1, r5
 800727c:	4630      	mov	r0, r6
 800727e:	f7ff fd63 	bl	8006d48 <_Balloc>
 8007282:	4602      	mov	r2, r0
 8007284:	b928      	cbnz	r0, 8007292 <__mdiff+0x2e>
 8007286:	4b3f      	ldr	r3, [pc, #252]	@ (8007384 <__mdiff+0x120>)
 8007288:	f240 2137 	movw	r1, #567	@ 0x237
 800728c:	483e      	ldr	r0, [pc, #248]	@ (8007388 <__mdiff+0x124>)
 800728e:	f000 fb65 	bl	800795c <__assert_func>
 8007292:	2301      	movs	r3, #1
 8007294:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007298:	4610      	mov	r0, r2
 800729a:	b003      	add	sp, #12
 800729c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072a0:	bfbc      	itt	lt
 80072a2:	464b      	movlt	r3, r9
 80072a4:	46a1      	movlt	r9, r4
 80072a6:	4630      	mov	r0, r6
 80072a8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80072ac:	bfba      	itte	lt
 80072ae:	461c      	movlt	r4, r3
 80072b0:	2501      	movlt	r5, #1
 80072b2:	2500      	movge	r5, #0
 80072b4:	f7ff fd48 	bl	8006d48 <_Balloc>
 80072b8:	4602      	mov	r2, r0
 80072ba:	b918      	cbnz	r0, 80072c4 <__mdiff+0x60>
 80072bc:	4b31      	ldr	r3, [pc, #196]	@ (8007384 <__mdiff+0x120>)
 80072be:	f240 2145 	movw	r1, #581	@ 0x245
 80072c2:	e7e3      	b.n	800728c <__mdiff+0x28>
 80072c4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80072c8:	6926      	ldr	r6, [r4, #16]
 80072ca:	60c5      	str	r5, [r0, #12]
 80072cc:	f109 0310 	add.w	r3, r9, #16
 80072d0:	f109 0514 	add.w	r5, r9, #20
 80072d4:	f104 0e14 	add.w	lr, r4, #20
 80072d8:	f100 0b14 	add.w	fp, r0, #20
 80072dc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80072e0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80072e4:	9301      	str	r3, [sp, #4]
 80072e6:	46d9      	mov	r9, fp
 80072e8:	f04f 0c00 	mov.w	ip, #0
 80072ec:	9b01      	ldr	r3, [sp, #4]
 80072ee:	f85e 0b04 	ldr.w	r0, [lr], #4
 80072f2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80072f6:	9301      	str	r3, [sp, #4]
 80072f8:	fa1f f38a 	uxth.w	r3, sl
 80072fc:	4619      	mov	r1, r3
 80072fe:	b283      	uxth	r3, r0
 8007300:	1acb      	subs	r3, r1, r3
 8007302:	0c00      	lsrs	r0, r0, #16
 8007304:	4463      	add	r3, ip
 8007306:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800730a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800730e:	b29b      	uxth	r3, r3
 8007310:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007314:	4576      	cmp	r6, lr
 8007316:	f849 3b04 	str.w	r3, [r9], #4
 800731a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800731e:	d8e5      	bhi.n	80072ec <__mdiff+0x88>
 8007320:	1b33      	subs	r3, r6, r4
 8007322:	3b15      	subs	r3, #21
 8007324:	f023 0303 	bic.w	r3, r3, #3
 8007328:	3415      	adds	r4, #21
 800732a:	3304      	adds	r3, #4
 800732c:	42a6      	cmp	r6, r4
 800732e:	bf38      	it	cc
 8007330:	2304      	movcc	r3, #4
 8007332:	441d      	add	r5, r3
 8007334:	445b      	add	r3, fp
 8007336:	461e      	mov	r6, r3
 8007338:	462c      	mov	r4, r5
 800733a:	4544      	cmp	r4, r8
 800733c:	d30e      	bcc.n	800735c <__mdiff+0xf8>
 800733e:	f108 0103 	add.w	r1, r8, #3
 8007342:	1b49      	subs	r1, r1, r5
 8007344:	f021 0103 	bic.w	r1, r1, #3
 8007348:	3d03      	subs	r5, #3
 800734a:	45a8      	cmp	r8, r5
 800734c:	bf38      	it	cc
 800734e:	2100      	movcc	r1, #0
 8007350:	440b      	add	r3, r1
 8007352:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007356:	b191      	cbz	r1, 800737e <__mdiff+0x11a>
 8007358:	6117      	str	r7, [r2, #16]
 800735a:	e79d      	b.n	8007298 <__mdiff+0x34>
 800735c:	f854 1b04 	ldr.w	r1, [r4], #4
 8007360:	46e6      	mov	lr, ip
 8007362:	0c08      	lsrs	r0, r1, #16
 8007364:	fa1c fc81 	uxtah	ip, ip, r1
 8007368:	4471      	add	r1, lr
 800736a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800736e:	b289      	uxth	r1, r1
 8007370:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007374:	f846 1b04 	str.w	r1, [r6], #4
 8007378:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800737c:	e7dd      	b.n	800733a <__mdiff+0xd6>
 800737e:	3f01      	subs	r7, #1
 8007380:	e7e7      	b.n	8007352 <__mdiff+0xee>
 8007382:	bf00      	nop
 8007384:	08007c10 	.word	0x08007c10
 8007388:	08007c21 	.word	0x08007c21

0800738c <__d2b>:
 800738c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007390:	460f      	mov	r7, r1
 8007392:	2101      	movs	r1, #1
 8007394:	ec59 8b10 	vmov	r8, r9, d0
 8007398:	4616      	mov	r6, r2
 800739a:	f7ff fcd5 	bl	8006d48 <_Balloc>
 800739e:	4604      	mov	r4, r0
 80073a0:	b930      	cbnz	r0, 80073b0 <__d2b+0x24>
 80073a2:	4602      	mov	r2, r0
 80073a4:	4b23      	ldr	r3, [pc, #140]	@ (8007434 <__d2b+0xa8>)
 80073a6:	4824      	ldr	r0, [pc, #144]	@ (8007438 <__d2b+0xac>)
 80073a8:	f240 310f 	movw	r1, #783	@ 0x30f
 80073ac:	f000 fad6 	bl	800795c <__assert_func>
 80073b0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80073b4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80073b8:	b10d      	cbz	r5, 80073be <__d2b+0x32>
 80073ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80073be:	9301      	str	r3, [sp, #4]
 80073c0:	f1b8 0300 	subs.w	r3, r8, #0
 80073c4:	d023      	beq.n	800740e <__d2b+0x82>
 80073c6:	4668      	mov	r0, sp
 80073c8:	9300      	str	r3, [sp, #0]
 80073ca:	f7ff fd84 	bl	8006ed6 <__lo0bits>
 80073ce:	e9dd 1200 	ldrd	r1, r2, [sp]
 80073d2:	b1d0      	cbz	r0, 800740a <__d2b+0x7e>
 80073d4:	f1c0 0320 	rsb	r3, r0, #32
 80073d8:	fa02 f303 	lsl.w	r3, r2, r3
 80073dc:	430b      	orrs	r3, r1
 80073de:	40c2      	lsrs	r2, r0
 80073e0:	6163      	str	r3, [r4, #20]
 80073e2:	9201      	str	r2, [sp, #4]
 80073e4:	9b01      	ldr	r3, [sp, #4]
 80073e6:	61a3      	str	r3, [r4, #24]
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	bf0c      	ite	eq
 80073ec:	2201      	moveq	r2, #1
 80073ee:	2202      	movne	r2, #2
 80073f0:	6122      	str	r2, [r4, #16]
 80073f2:	b1a5      	cbz	r5, 800741e <__d2b+0x92>
 80073f4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80073f8:	4405      	add	r5, r0
 80073fa:	603d      	str	r5, [r7, #0]
 80073fc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007400:	6030      	str	r0, [r6, #0]
 8007402:	4620      	mov	r0, r4
 8007404:	b003      	add	sp, #12
 8007406:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800740a:	6161      	str	r1, [r4, #20]
 800740c:	e7ea      	b.n	80073e4 <__d2b+0x58>
 800740e:	a801      	add	r0, sp, #4
 8007410:	f7ff fd61 	bl	8006ed6 <__lo0bits>
 8007414:	9b01      	ldr	r3, [sp, #4]
 8007416:	6163      	str	r3, [r4, #20]
 8007418:	3020      	adds	r0, #32
 800741a:	2201      	movs	r2, #1
 800741c:	e7e8      	b.n	80073f0 <__d2b+0x64>
 800741e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007422:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007426:	6038      	str	r0, [r7, #0]
 8007428:	6918      	ldr	r0, [r3, #16]
 800742a:	f7ff fd35 	bl	8006e98 <__hi0bits>
 800742e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007432:	e7e5      	b.n	8007400 <__d2b+0x74>
 8007434:	08007c10 	.word	0x08007c10
 8007438:	08007c21 	.word	0x08007c21

0800743c <__sfputc_r>:
 800743c:	6893      	ldr	r3, [r2, #8]
 800743e:	3b01      	subs	r3, #1
 8007440:	2b00      	cmp	r3, #0
 8007442:	b410      	push	{r4}
 8007444:	6093      	str	r3, [r2, #8]
 8007446:	da08      	bge.n	800745a <__sfputc_r+0x1e>
 8007448:	6994      	ldr	r4, [r2, #24]
 800744a:	42a3      	cmp	r3, r4
 800744c:	db01      	blt.n	8007452 <__sfputc_r+0x16>
 800744e:	290a      	cmp	r1, #10
 8007450:	d103      	bne.n	800745a <__sfputc_r+0x1e>
 8007452:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007456:	f7fe bc08 	b.w	8005c6a <__swbuf_r>
 800745a:	6813      	ldr	r3, [r2, #0]
 800745c:	1c58      	adds	r0, r3, #1
 800745e:	6010      	str	r0, [r2, #0]
 8007460:	7019      	strb	r1, [r3, #0]
 8007462:	4608      	mov	r0, r1
 8007464:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007468:	4770      	bx	lr

0800746a <__sfputs_r>:
 800746a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800746c:	4606      	mov	r6, r0
 800746e:	460f      	mov	r7, r1
 8007470:	4614      	mov	r4, r2
 8007472:	18d5      	adds	r5, r2, r3
 8007474:	42ac      	cmp	r4, r5
 8007476:	d101      	bne.n	800747c <__sfputs_r+0x12>
 8007478:	2000      	movs	r0, #0
 800747a:	e007      	b.n	800748c <__sfputs_r+0x22>
 800747c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007480:	463a      	mov	r2, r7
 8007482:	4630      	mov	r0, r6
 8007484:	f7ff ffda 	bl	800743c <__sfputc_r>
 8007488:	1c43      	adds	r3, r0, #1
 800748a:	d1f3      	bne.n	8007474 <__sfputs_r+0xa>
 800748c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007490 <_vfiprintf_r>:
 8007490:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007494:	460d      	mov	r5, r1
 8007496:	b09d      	sub	sp, #116	@ 0x74
 8007498:	4614      	mov	r4, r2
 800749a:	4698      	mov	r8, r3
 800749c:	4606      	mov	r6, r0
 800749e:	b118      	cbz	r0, 80074a8 <_vfiprintf_r+0x18>
 80074a0:	6a03      	ldr	r3, [r0, #32]
 80074a2:	b90b      	cbnz	r3, 80074a8 <_vfiprintf_r+0x18>
 80074a4:	f7fe faf8 	bl	8005a98 <__sinit>
 80074a8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80074aa:	07d9      	lsls	r1, r3, #31
 80074ac:	d405      	bmi.n	80074ba <_vfiprintf_r+0x2a>
 80074ae:	89ab      	ldrh	r3, [r5, #12]
 80074b0:	059a      	lsls	r2, r3, #22
 80074b2:	d402      	bmi.n	80074ba <_vfiprintf_r+0x2a>
 80074b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80074b6:	f7fe fcea 	bl	8005e8e <__retarget_lock_acquire_recursive>
 80074ba:	89ab      	ldrh	r3, [r5, #12]
 80074bc:	071b      	lsls	r3, r3, #28
 80074be:	d501      	bpl.n	80074c4 <_vfiprintf_r+0x34>
 80074c0:	692b      	ldr	r3, [r5, #16]
 80074c2:	b99b      	cbnz	r3, 80074ec <_vfiprintf_r+0x5c>
 80074c4:	4629      	mov	r1, r5
 80074c6:	4630      	mov	r0, r6
 80074c8:	f7fe fc0e 	bl	8005ce8 <__swsetup_r>
 80074cc:	b170      	cbz	r0, 80074ec <_vfiprintf_r+0x5c>
 80074ce:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80074d0:	07dc      	lsls	r4, r3, #31
 80074d2:	d504      	bpl.n	80074de <_vfiprintf_r+0x4e>
 80074d4:	f04f 30ff 	mov.w	r0, #4294967295
 80074d8:	b01d      	add	sp, #116	@ 0x74
 80074da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074de:	89ab      	ldrh	r3, [r5, #12]
 80074e0:	0598      	lsls	r0, r3, #22
 80074e2:	d4f7      	bmi.n	80074d4 <_vfiprintf_r+0x44>
 80074e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80074e6:	f7fe fcd3 	bl	8005e90 <__retarget_lock_release_recursive>
 80074ea:	e7f3      	b.n	80074d4 <_vfiprintf_r+0x44>
 80074ec:	2300      	movs	r3, #0
 80074ee:	9309      	str	r3, [sp, #36]	@ 0x24
 80074f0:	2320      	movs	r3, #32
 80074f2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80074f6:	f8cd 800c 	str.w	r8, [sp, #12]
 80074fa:	2330      	movs	r3, #48	@ 0x30
 80074fc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80076ac <_vfiprintf_r+0x21c>
 8007500:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007504:	f04f 0901 	mov.w	r9, #1
 8007508:	4623      	mov	r3, r4
 800750a:	469a      	mov	sl, r3
 800750c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007510:	b10a      	cbz	r2, 8007516 <_vfiprintf_r+0x86>
 8007512:	2a25      	cmp	r2, #37	@ 0x25
 8007514:	d1f9      	bne.n	800750a <_vfiprintf_r+0x7a>
 8007516:	ebba 0b04 	subs.w	fp, sl, r4
 800751a:	d00b      	beq.n	8007534 <_vfiprintf_r+0xa4>
 800751c:	465b      	mov	r3, fp
 800751e:	4622      	mov	r2, r4
 8007520:	4629      	mov	r1, r5
 8007522:	4630      	mov	r0, r6
 8007524:	f7ff ffa1 	bl	800746a <__sfputs_r>
 8007528:	3001      	adds	r0, #1
 800752a:	f000 80a7 	beq.w	800767c <_vfiprintf_r+0x1ec>
 800752e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007530:	445a      	add	r2, fp
 8007532:	9209      	str	r2, [sp, #36]	@ 0x24
 8007534:	f89a 3000 	ldrb.w	r3, [sl]
 8007538:	2b00      	cmp	r3, #0
 800753a:	f000 809f 	beq.w	800767c <_vfiprintf_r+0x1ec>
 800753e:	2300      	movs	r3, #0
 8007540:	f04f 32ff 	mov.w	r2, #4294967295
 8007544:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007548:	f10a 0a01 	add.w	sl, sl, #1
 800754c:	9304      	str	r3, [sp, #16]
 800754e:	9307      	str	r3, [sp, #28]
 8007550:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007554:	931a      	str	r3, [sp, #104]	@ 0x68
 8007556:	4654      	mov	r4, sl
 8007558:	2205      	movs	r2, #5
 800755a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800755e:	4853      	ldr	r0, [pc, #332]	@ (80076ac <_vfiprintf_r+0x21c>)
 8007560:	f7f8 fe36 	bl	80001d0 <memchr>
 8007564:	9a04      	ldr	r2, [sp, #16]
 8007566:	b9d8      	cbnz	r0, 80075a0 <_vfiprintf_r+0x110>
 8007568:	06d1      	lsls	r1, r2, #27
 800756a:	bf44      	itt	mi
 800756c:	2320      	movmi	r3, #32
 800756e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007572:	0713      	lsls	r3, r2, #28
 8007574:	bf44      	itt	mi
 8007576:	232b      	movmi	r3, #43	@ 0x2b
 8007578:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800757c:	f89a 3000 	ldrb.w	r3, [sl]
 8007580:	2b2a      	cmp	r3, #42	@ 0x2a
 8007582:	d015      	beq.n	80075b0 <_vfiprintf_r+0x120>
 8007584:	9a07      	ldr	r2, [sp, #28]
 8007586:	4654      	mov	r4, sl
 8007588:	2000      	movs	r0, #0
 800758a:	f04f 0c0a 	mov.w	ip, #10
 800758e:	4621      	mov	r1, r4
 8007590:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007594:	3b30      	subs	r3, #48	@ 0x30
 8007596:	2b09      	cmp	r3, #9
 8007598:	d94b      	bls.n	8007632 <_vfiprintf_r+0x1a2>
 800759a:	b1b0      	cbz	r0, 80075ca <_vfiprintf_r+0x13a>
 800759c:	9207      	str	r2, [sp, #28]
 800759e:	e014      	b.n	80075ca <_vfiprintf_r+0x13a>
 80075a0:	eba0 0308 	sub.w	r3, r0, r8
 80075a4:	fa09 f303 	lsl.w	r3, r9, r3
 80075a8:	4313      	orrs	r3, r2
 80075aa:	9304      	str	r3, [sp, #16]
 80075ac:	46a2      	mov	sl, r4
 80075ae:	e7d2      	b.n	8007556 <_vfiprintf_r+0xc6>
 80075b0:	9b03      	ldr	r3, [sp, #12]
 80075b2:	1d19      	adds	r1, r3, #4
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	9103      	str	r1, [sp, #12]
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	bfbb      	ittet	lt
 80075bc:	425b      	neglt	r3, r3
 80075be:	f042 0202 	orrlt.w	r2, r2, #2
 80075c2:	9307      	strge	r3, [sp, #28]
 80075c4:	9307      	strlt	r3, [sp, #28]
 80075c6:	bfb8      	it	lt
 80075c8:	9204      	strlt	r2, [sp, #16]
 80075ca:	7823      	ldrb	r3, [r4, #0]
 80075cc:	2b2e      	cmp	r3, #46	@ 0x2e
 80075ce:	d10a      	bne.n	80075e6 <_vfiprintf_r+0x156>
 80075d0:	7863      	ldrb	r3, [r4, #1]
 80075d2:	2b2a      	cmp	r3, #42	@ 0x2a
 80075d4:	d132      	bne.n	800763c <_vfiprintf_r+0x1ac>
 80075d6:	9b03      	ldr	r3, [sp, #12]
 80075d8:	1d1a      	adds	r2, r3, #4
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	9203      	str	r2, [sp, #12]
 80075de:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80075e2:	3402      	adds	r4, #2
 80075e4:	9305      	str	r3, [sp, #20]
 80075e6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80076bc <_vfiprintf_r+0x22c>
 80075ea:	7821      	ldrb	r1, [r4, #0]
 80075ec:	2203      	movs	r2, #3
 80075ee:	4650      	mov	r0, sl
 80075f0:	f7f8 fdee 	bl	80001d0 <memchr>
 80075f4:	b138      	cbz	r0, 8007606 <_vfiprintf_r+0x176>
 80075f6:	9b04      	ldr	r3, [sp, #16]
 80075f8:	eba0 000a 	sub.w	r0, r0, sl
 80075fc:	2240      	movs	r2, #64	@ 0x40
 80075fe:	4082      	lsls	r2, r0
 8007600:	4313      	orrs	r3, r2
 8007602:	3401      	adds	r4, #1
 8007604:	9304      	str	r3, [sp, #16]
 8007606:	f814 1b01 	ldrb.w	r1, [r4], #1
 800760a:	4829      	ldr	r0, [pc, #164]	@ (80076b0 <_vfiprintf_r+0x220>)
 800760c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007610:	2206      	movs	r2, #6
 8007612:	f7f8 fddd 	bl	80001d0 <memchr>
 8007616:	2800      	cmp	r0, #0
 8007618:	d03f      	beq.n	800769a <_vfiprintf_r+0x20a>
 800761a:	4b26      	ldr	r3, [pc, #152]	@ (80076b4 <_vfiprintf_r+0x224>)
 800761c:	bb1b      	cbnz	r3, 8007666 <_vfiprintf_r+0x1d6>
 800761e:	9b03      	ldr	r3, [sp, #12]
 8007620:	3307      	adds	r3, #7
 8007622:	f023 0307 	bic.w	r3, r3, #7
 8007626:	3308      	adds	r3, #8
 8007628:	9303      	str	r3, [sp, #12]
 800762a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800762c:	443b      	add	r3, r7
 800762e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007630:	e76a      	b.n	8007508 <_vfiprintf_r+0x78>
 8007632:	fb0c 3202 	mla	r2, ip, r2, r3
 8007636:	460c      	mov	r4, r1
 8007638:	2001      	movs	r0, #1
 800763a:	e7a8      	b.n	800758e <_vfiprintf_r+0xfe>
 800763c:	2300      	movs	r3, #0
 800763e:	3401      	adds	r4, #1
 8007640:	9305      	str	r3, [sp, #20]
 8007642:	4619      	mov	r1, r3
 8007644:	f04f 0c0a 	mov.w	ip, #10
 8007648:	4620      	mov	r0, r4
 800764a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800764e:	3a30      	subs	r2, #48	@ 0x30
 8007650:	2a09      	cmp	r2, #9
 8007652:	d903      	bls.n	800765c <_vfiprintf_r+0x1cc>
 8007654:	2b00      	cmp	r3, #0
 8007656:	d0c6      	beq.n	80075e6 <_vfiprintf_r+0x156>
 8007658:	9105      	str	r1, [sp, #20]
 800765a:	e7c4      	b.n	80075e6 <_vfiprintf_r+0x156>
 800765c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007660:	4604      	mov	r4, r0
 8007662:	2301      	movs	r3, #1
 8007664:	e7f0      	b.n	8007648 <_vfiprintf_r+0x1b8>
 8007666:	ab03      	add	r3, sp, #12
 8007668:	9300      	str	r3, [sp, #0]
 800766a:	462a      	mov	r2, r5
 800766c:	4b12      	ldr	r3, [pc, #72]	@ (80076b8 <_vfiprintf_r+0x228>)
 800766e:	a904      	add	r1, sp, #16
 8007670:	4630      	mov	r0, r6
 8007672:	f7fd fdcf 	bl	8005214 <_printf_float>
 8007676:	4607      	mov	r7, r0
 8007678:	1c78      	adds	r0, r7, #1
 800767a:	d1d6      	bne.n	800762a <_vfiprintf_r+0x19a>
 800767c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800767e:	07d9      	lsls	r1, r3, #31
 8007680:	d405      	bmi.n	800768e <_vfiprintf_r+0x1fe>
 8007682:	89ab      	ldrh	r3, [r5, #12]
 8007684:	059a      	lsls	r2, r3, #22
 8007686:	d402      	bmi.n	800768e <_vfiprintf_r+0x1fe>
 8007688:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800768a:	f7fe fc01 	bl	8005e90 <__retarget_lock_release_recursive>
 800768e:	89ab      	ldrh	r3, [r5, #12]
 8007690:	065b      	lsls	r3, r3, #25
 8007692:	f53f af1f 	bmi.w	80074d4 <_vfiprintf_r+0x44>
 8007696:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007698:	e71e      	b.n	80074d8 <_vfiprintf_r+0x48>
 800769a:	ab03      	add	r3, sp, #12
 800769c:	9300      	str	r3, [sp, #0]
 800769e:	462a      	mov	r2, r5
 80076a0:	4b05      	ldr	r3, [pc, #20]	@ (80076b8 <_vfiprintf_r+0x228>)
 80076a2:	a904      	add	r1, sp, #16
 80076a4:	4630      	mov	r0, r6
 80076a6:	f7fe f84d 	bl	8005744 <_printf_i>
 80076aa:	e7e4      	b.n	8007676 <_vfiprintf_r+0x1e6>
 80076ac:	08007c7a 	.word	0x08007c7a
 80076b0:	08007c84 	.word	0x08007c84
 80076b4:	08005215 	.word	0x08005215
 80076b8:	0800746b 	.word	0x0800746b
 80076bc:	08007c80 	.word	0x08007c80

080076c0 <__sflush_r>:
 80076c0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80076c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80076c8:	0716      	lsls	r6, r2, #28
 80076ca:	4605      	mov	r5, r0
 80076cc:	460c      	mov	r4, r1
 80076ce:	d454      	bmi.n	800777a <__sflush_r+0xba>
 80076d0:	684b      	ldr	r3, [r1, #4]
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	dc02      	bgt.n	80076dc <__sflush_r+0x1c>
 80076d6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80076d8:	2b00      	cmp	r3, #0
 80076da:	dd48      	ble.n	800776e <__sflush_r+0xae>
 80076dc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80076de:	2e00      	cmp	r6, #0
 80076e0:	d045      	beq.n	800776e <__sflush_r+0xae>
 80076e2:	2300      	movs	r3, #0
 80076e4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80076e8:	682f      	ldr	r7, [r5, #0]
 80076ea:	6a21      	ldr	r1, [r4, #32]
 80076ec:	602b      	str	r3, [r5, #0]
 80076ee:	d030      	beq.n	8007752 <__sflush_r+0x92>
 80076f0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80076f2:	89a3      	ldrh	r3, [r4, #12]
 80076f4:	0759      	lsls	r1, r3, #29
 80076f6:	d505      	bpl.n	8007704 <__sflush_r+0x44>
 80076f8:	6863      	ldr	r3, [r4, #4]
 80076fa:	1ad2      	subs	r2, r2, r3
 80076fc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80076fe:	b10b      	cbz	r3, 8007704 <__sflush_r+0x44>
 8007700:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007702:	1ad2      	subs	r2, r2, r3
 8007704:	2300      	movs	r3, #0
 8007706:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007708:	6a21      	ldr	r1, [r4, #32]
 800770a:	4628      	mov	r0, r5
 800770c:	47b0      	blx	r6
 800770e:	1c43      	adds	r3, r0, #1
 8007710:	89a3      	ldrh	r3, [r4, #12]
 8007712:	d106      	bne.n	8007722 <__sflush_r+0x62>
 8007714:	6829      	ldr	r1, [r5, #0]
 8007716:	291d      	cmp	r1, #29
 8007718:	d82b      	bhi.n	8007772 <__sflush_r+0xb2>
 800771a:	4a2a      	ldr	r2, [pc, #168]	@ (80077c4 <__sflush_r+0x104>)
 800771c:	40ca      	lsrs	r2, r1
 800771e:	07d6      	lsls	r6, r2, #31
 8007720:	d527      	bpl.n	8007772 <__sflush_r+0xb2>
 8007722:	2200      	movs	r2, #0
 8007724:	6062      	str	r2, [r4, #4]
 8007726:	04d9      	lsls	r1, r3, #19
 8007728:	6922      	ldr	r2, [r4, #16]
 800772a:	6022      	str	r2, [r4, #0]
 800772c:	d504      	bpl.n	8007738 <__sflush_r+0x78>
 800772e:	1c42      	adds	r2, r0, #1
 8007730:	d101      	bne.n	8007736 <__sflush_r+0x76>
 8007732:	682b      	ldr	r3, [r5, #0]
 8007734:	b903      	cbnz	r3, 8007738 <__sflush_r+0x78>
 8007736:	6560      	str	r0, [r4, #84]	@ 0x54
 8007738:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800773a:	602f      	str	r7, [r5, #0]
 800773c:	b1b9      	cbz	r1, 800776e <__sflush_r+0xae>
 800773e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007742:	4299      	cmp	r1, r3
 8007744:	d002      	beq.n	800774c <__sflush_r+0x8c>
 8007746:	4628      	mov	r0, r5
 8007748:	f7ff f9fe 	bl	8006b48 <_free_r>
 800774c:	2300      	movs	r3, #0
 800774e:	6363      	str	r3, [r4, #52]	@ 0x34
 8007750:	e00d      	b.n	800776e <__sflush_r+0xae>
 8007752:	2301      	movs	r3, #1
 8007754:	4628      	mov	r0, r5
 8007756:	47b0      	blx	r6
 8007758:	4602      	mov	r2, r0
 800775a:	1c50      	adds	r0, r2, #1
 800775c:	d1c9      	bne.n	80076f2 <__sflush_r+0x32>
 800775e:	682b      	ldr	r3, [r5, #0]
 8007760:	2b00      	cmp	r3, #0
 8007762:	d0c6      	beq.n	80076f2 <__sflush_r+0x32>
 8007764:	2b1d      	cmp	r3, #29
 8007766:	d001      	beq.n	800776c <__sflush_r+0xac>
 8007768:	2b16      	cmp	r3, #22
 800776a:	d11e      	bne.n	80077aa <__sflush_r+0xea>
 800776c:	602f      	str	r7, [r5, #0]
 800776e:	2000      	movs	r0, #0
 8007770:	e022      	b.n	80077b8 <__sflush_r+0xf8>
 8007772:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007776:	b21b      	sxth	r3, r3
 8007778:	e01b      	b.n	80077b2 <__sflush_r+0xf2>
 800777a:	690f      	ldr	r7, [r1, #16]
 800777c:	2f00      	cmp	r7, #0
 800777e:	d0f6      	beq.n	800776e <__sflush_r+0xae>
 8007780:	0793      	lsls	r3, r2, #30
 8007782:	680e      	ldr	r6, [r1, #0]
 8007784:	bf08      	it	eq
 8007786:	694b      	ldreq	r3, [r1, #20]
 8007788:	600f      	str	r7, [r1, #0]
 800778a:	bf18      	it	ne
 800778c:	2300      	movne	r3, #0
 800778e:	eba6 0807 	sub.w	r8, r6, r7
 8007792:	608b      	str	r3, [r1, #8]
 8007794:	f1b8 0f00 	cmp.w	r8, #0
 8007798:	dde9      	ble.n	800776e <__sflush_r+0xae>
 800779a:	6a21      	ldr	r1, [r4, #32]
 800779c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800779e:	4643      	mov	r3, r8
 80077a0:	463a      	mov	r2, r7
 80077a2:	4628      	mov	r0, r5
 80077a4:	47b0      	blx	r6
 80077a6:	2800      	cmp	r0, #0
 80077a8:	dc08      	bgt.n	80077bc <__sflush_r+0xfc>
 80077aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80077ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80077b2:	81a3      	strh	r3, [r4, #12]
 80077b4:	f04f 30ff 	mov.w	r0, #4294967295
 80077b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80077bc:	4407      	add	r7, r0
 80077be:	eba8 0800 	sub.w	r8, r8, r0
 80077c2:	e7e7      	b.n	8007794 <__sflush_r+0xd4>
 80077c4:	20400001 	.word	0x20400001

080077c8 <_fflush_r>:
 80077c8:	b538      	push	{r3, r4, r5, lr}
 80077ca:	690b      	ldr	r3, [r1, #16]
 80077cc:	4605      	mov	r5, r0
 80077ce:	460c      	mov	r4, r1
 80077d0:	b913      	cbnz	r3, 80077d8 <_fflush_r+0x10>
 80077d2:	2500      	movs	r5, #0
 80077d4:	4628      	mov	r0, r5
 80077d6:	bd38      	pop	{r3, r4, r5, pc}
 80077d8:	b118      	cbz	r0, 80077e2 <_fflush_r+0x1a>
 80077da:	6a03      	ldr	r3, [r0, #32]
 80077dc:	b90b      	cbnz	r3, 80077e2 <_fflush_r+0x1a>
 80077de:	f7fe f95b 	bl	8005a98 <__sinit>
 80077e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d0f3      	beq.n	80077d2 <_fflush_r+0xa>
 80077ea:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80077ec:	07d0      	lsls	r0, r2, #31
 80077ee:	d404      	bmi.n	80077fa <_fflush_r+0x32>
 80077f0:	0599      	lsls	r1, r3, #22
 80077f2:	d402      	bmi.n	80077fa <_fflush_r+0x32>
 80077f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80077f6:	f7fe fb4a 	bl	8005e8e <__retarget_lock_acquire_recursive>
 80077fa:	4628      	mov	r0, r5
 80077fc:	4621      	mov	r1, r4
 80077fe:	f7ff ff5f 	bl	80076c0 <__sflush_r>
 8007802:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007804:	07da      	lsls	r2, r3, #31
 8007806:	4605      	mov	r5, r0
 8007808:	d4e4      	bmi.n	80077d4 <_fflush_r+0xc>
 800780a:	89a3      	ldrh	r3, [r4, #12]
 800780c:	059b      	lsls	r3, r3, #22
 800780e:	d4e1      	bmi.n	80077d4 <_fflush_r+0xc>
 8007810:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007812:	f7fe fb3d 	bl	8005e90 <__retarget_lock_release_recursive>
 8007816:	e7dd      	b.n	80077d4 <_fflush_r+0xc>

08007818 <__swhatbuf_r>:
 8007818:	b570      	push	{r4, r5, r6, lr}
 800781a:	460c      	mov	r4, r1
 800781c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007820:	2900      	cmp	r1, #0
 8007822:	b096      	sub	sp, #88	@ 0x58
 8007824:	4615      	mov	r5, r2
 8007826:	461e      	mov	r6, r3
 8007828:	da0d      	bge.n	8007846 <__swhatbuf_r+0x2e>
 800782a:	89a3      	ldrh	r3, [r4, #12]
 800782c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007830:	f04f 0100 	mov.w	r1, #0
 8007834:	bf14      	ite	ne
 8007836:	2340      	movne	r3, #64	@ 0x40
 8007838:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800783c:	2000      	movs	r0, #0
 800783e:	6031      	str	r1, [r6, #0]
 8007840:	602b      	str	r3, [r5, #0]
 8007842:	b016      	add	sp, #88	@ 0x58
 8007844:	bd70      	pop	{r4, r5, r6, pc}
 8007846:	466a      	mov	r2, sp
 8007848:	f000 f848 	bl	80078dc <_fstat_r>
 800784c:	2800      	cmp	r0, #0
 800784e:	dbec      	blt.n	800782a <__swhatbuf_r+0x12>
 8007850:	9901      	ldr	r1, [sp, #4]
 8007852:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007856:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800785a:	4259      	negs	r1, r3
 800785c:	4159      	adcs	r1, r3
 800785e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007862:	e7eb      	b.n	800783c <__swhatbuf_r+0x24>

08007864 <__smakebuf_r>:
 8007864:	898b      	ldrh	r3, [r1, #12]
 8007866:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007868:	079d      	lsls	r5, r3, #30
 800786a:	4606      	mov	r6, r0
 800786c:	460c      	mov	r4, r1
 800786e:	d507      	bpl.n	8007880 <__smakebuf_r+0x1c>
 8007870:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007874:	6023      	str	r3, [r4, #0]
 8007876:	6123      	str	r3, [r4, #16]
 8007878:	2301      	movs	r3, #1
 800787a:	6163      	str	r3, [r4, #20]
 800787c:	b003      	add	sp, #12
 800787e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007880:	ab01      	add	r3, sp, #4
 8007882:	466a      	mov	r2, sp
 8007884:	f7ff ffc8 	bl	8007818 <__swhatbuf_r>
 8007888:	9f00      	ldr	r7, [sp, #0]
 800788a:	4605      	mov	r5, r0
 800788c:	4639      	mov	r1, r7
 800788e:	4630      	mov	r0, r6
 8007890:	f7ff f9ce 	bl	8006c30 <_malloc_r>
 8007894:	b948      	cbnz	r0, 80078aa <__smakebuf_r+0x46>
 8007896:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800789a:	059a      	lsls	r2, r3, #22
 800789c:	d4ee      	bmi.n	800787c <__smakebuf_r+0x18>
 800789e:	f023 0303 	bic.w	r3, r3, #3
 80078a2:	f043 0302 	orr.w	r3, r3, #2
 80078a6:	81a3      	strh	r3, [r4, #12]
 80078a8:	e7e2      	b.n	8007870 <__smakebuf_r+0xc>
 80078aa:	89a3      	ldrh	r3, [r4, #12]
 80078ac:	6020      	str	r0, [r4, #0]
 80078ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80078b2:	81a3      	strh	r3, [r4, #12]
 80078b4:	9b01      	ldr	r3, [sp, #4]
 80078b6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80078ba:	b15b      	cbz	r3, 80078d4 <__smakebuf_r+0x70>
 80078bc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80078c0:	4630      	mov	r0, r6
 80078c2:	f000 f81d 	bl	8007900 <_isatty_r>
 80078c6:	b128      	cbz	r0, 80078d4 <__smakebuf_r+0x70>
 80078c8:	89a3      	ldrh	r3, [r4, #12]
 80078ca:	f023 0303 	bic.w	r3, r3, #3
 80078ce:	f043 0301 	orr.w	r3, r3, #1
 80078d2:	81a3      	strh	r3, [r4, #12]
 80078d4:	89a3      	ldrh	r3, [r4, #12]
 80078d6:	431d      	orrs	r5, r3
 80078d8:	81a5      	strh	r5, [r4, #12]
 80078da:	e7cf      	b.n	800787c <__smakebuf_r+0x18>

080078dc <_fstat_r>:
 80078dc:	b538      	push	{r3, r4, r5, lr}
 80078de:	4d07      	ldr	r5, [pc, #28]	@ (80078fc <_fstat_r+0x20>)
 80078e0:	2300      	movs	r3, #0
 80078e2:	4604      	mov	r4, r0
 80078e4:	4608      	mov	r0, r1
 80078e6:	4611      	mov	r1, r2
 80078e8:	602b      	str	r3, [r5, #0]
 80078ea:	f7fa fabe 	bl	8001e6a <_fstat>
 80078ee:	1c43      	adds	r3, r0, #1
 80078f0:	d102      	bne.n	80078f8 <_fstat_r+0x1c>
 80078f2:	682b      	ldr	r3, [r5, #0]
 80078f4:	b103      	cbz	r3, 80078f8 <_fstat_r+0x1c>
 80078f6:	6023      	str	r3, [r4, #0]
 80078f8:	bd38      	pop	{r3, r4, r5, pc}
 80078fa:	bf00      	nop
 80078fc:	20000434 	.word	0x20000434

08007900 <_isatty_r>:
 8007900:	b538      	push	{r3, r4, r5, lr}
 8007902:	4d06      	ldr	r5, [pc, #24]	@ (800791c <_isatty_r+0x1c>)
 8007904:	2300      	movs	r3, #0
 8007906:	4604      	mov	r4, r0
 8007908:	4608      	mov	r0, r1
 800790a:	602b      	str	r3, [r5, #0]
 800790c:	f7fa fabd 	bl	8001e8a <_isatty>
 8007910:	1c43      	adds	r3, r0, #1
 8007912:	d102      	bne.n	800791a <_isatty_r+0x1a>
 8007914:	682b      	ldr	r3, [r5, #0]
 8007916:	b103      	cbz	r3, 800791a <_isatty_r+0x1a>
 8007918:	6023      	str	r3, [r4, #0]
 800791a:	bd38      	pop	{r3, r4, r5, pc}
 800791c:	20000434 	.word	0x20000434

08007920 <_sbrk_r>:
 8007920:	b538      	push	{r3, r4, r5, lr}
 8007922:	4d06      	ldr	r5, [pc, #24]	@ (800793c <_sbrk_r+0x1c>)
 8007924:	2300      	movs	r3, #0
 8007926:	4604      	mov	r4, r0
 8007928:	4608      	mov	r0, r1
 800792a:	602b      	str	r3, [r5, #0]
 800792c:	f7fa fac6 	bl	8001ebc <_sbrk>
 8007930:	1c43      	adds	r3, r0, #1
 8007932:	d102      	bne.n	800793a <_sbrk_r+0x1a>
 8007934:	682b      	ldr	r3, [r5, #0]
 8007936:	b103      	cbz	r3, 800793a <_sbrk_r+0x1a>
 8007938:	6023      	str	r3, [r4, #0]
 800793a:	bd38      	pop	{r3, r4, r5, pc}
 800793c:	20000434 	.word	0x20000434

08007940 <memcpy>:
 8007940:	440a      	add	r2, r1
 8007942:	4291      	cmp	r1, r2
 8007944:	f100 33ff 	add.w	r3, r0, #4294967295
 8007948:	d100      	bne.n	800794c <memcpy+0xc>
 800794a:	4770      	bx	lr
 800794c:	b510      	push	{r4, lr}
 800794e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007952:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007956:	4291      	cmp	r1, r2
 8007958:	d1f9      	bne.n	800794e <memcpy+0xe>
 800795a:	bd10      	pop	{r4, pc}

0800795c <__assert_func>:
 800795c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800795e:	4614      	mov	r4, r2
 8007960:	461a      	mov	r2, r3
 8007962:	4b09      	ldr	r3, [pc, #36]	@ (8007988 <__assert_func+0x2c>)
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	4605      	mov	r5, r0
 8007968:	68d8      	ldr	r0, [r3, #12]
 800796a:	b14c      	cbz	r4, 8007980 <__assert_func+0x24>
 800796c:	4b07      	ldr	r3, [pc, #28]	@ (800798c <__assert_func+0x30>)
 800796e:	9100      	str	r1, [sp, #0]
 8007970:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007974:	4906      	ldr	r1, [pc, #24]	@ (8007990 <__assert_func+0x34>)
 8007976:	462b      	mov	r3, r5
 8007978:	f000 f842 	bl	8007a00 <fiprintf>
 800797c:	f000 f852 	bl	8007a24 <abort>
 8007980:	4b04      	ldr	r3, [pc, #16]	@ (8007994 <__assert_func+0x38>)
 8007982:	461c      	mov	r4, r3
 8007984:	e7f3      	b.n	800796e <__assert_func+0x12>
 8007986:	bf00      	nop
 8007988:	20000018 	.word	0x20000018
 800798c:	08007c95 	.word	0x08007c95
 8007990:	08007ca2 	.word	0x08007ca2
 8007994:	08007cd0 	.word	0x08007cd0

08007998 <_calloc_r>:
 8007998:	b570      	push	{r4, r5, r6, lr}
 800799a:	fba1 5402 	umull	r5, r4, r1, r2
 800799e:	b934      	cbnz	r4, 80079ae <_calloc_r+0x16>
 80079a0:	4629      	mov	r1, r5
 80079a2:	f7ff f945 	bl	8006c30 <_malloc_r>
 80079a6:	4606      	mov	r6, r0
 80079a8:	b928      	cbnz	r0, 80079b6 <_calloc_r+0x1e>
 80079aa:	4630      	mov	r0, r6
 80079ac:	bd70      	pop	{r4, r5, r6, pc}
 80079ae:	220c      	movs	r2, #12
 80079b0:	6002      	str	r2, [r0, #0]
 80079b2:	2600      	movs	r6, #0
 80079b4:	e7f9      	b.n	80079aa <_calloc_r+0x12>
 80079b6:	462a      	mov	r2, r5
 80079b8:	4621      	mov	r1, r4
 80079ba:	f7fe f9eb 	bl	8005d94 <memset>
 80079be:	e7f4      	b.n	80079aa <_calloc_r+0x12>

080079c0 <__ascii_mbtowc>:
 80079c0:	b082      	sub	sp, #8
 80079c2:	b901      	cbnz	r1, 80079c6 <__ascii_mbtowc+0x6>
 80079c4:	a901      	add	r1, sp, #4
 80079c6:	b142      	cbz	r2, 80079da <__ascii_mbtowc+0x1a>
 80079c8:	b14b      	cbz	r3, 80079de <__ascii_mbtowc+0x1e>
 80079ca:	7813      	ldrb	r3, [r2, #0]
 80079cc:	600b      	str	r3, [r1, #0]
 80079ce:	7812      	ldrb	r2, [r2, #0]
 80079d0:	1e10      	subs	r0, r2, #0
 80079d2:	bf18      	it	ne
 80079d4:	2001      	movne	r0, #1
 80079d6:	b002      	add	sp, #8
 80079d8:	4770      	bx	lr
 80079da:	4610      	mov	r0, r2
 80079dc:	e7fb      	b.n	80079d6 <__ascii_mbtowc+0x16>
 80079de:	f06f 0001 	mvn.w	r0, #1
 80079e2:	e7f8      	b.n	80079d6 <__ascii_mbtowc+0x16>

080079e4 <__ascii_wctomb>:
 80079e4:	4603      	mov	r3, r0
 80079e6:	4608      	mov	r0, r1
 80079e8:	b141      	cbz	r1, 80079fc <__ascii_wctomb+0x18>
 80079ea:	2aff      	cmp	r2, #255	@ 0xff
 80079ec:	d904      	bls.n	80079f8 <__ascii_wctomb+0x14>
 80079ee:	228a      	movs	r2, #138	@ 0x8a
 80079f0:	601a      	str	r2, [r3, #0]
 80079f2:	f04f 30ff 	mov.w	r0, #4294967295
 80079f6:	4770      	bx	lr
 80079f8:	700a      	strb	r2, [r1, #0]
 80079fa:	2001      	movs	r0, #1
 80079fc:	4770      	bx	lr
	...

08007a00 <fiprintf>:
 8007a00:	b40e      	push	{r1, r2, r3}
 8007a02:	b503      	push	{r0, r1, lr}
 8007a04:	4601      	mov	r1, r0
 8007a06:	ab03      	add	r3, sp, #12
 8007a08:	4805      	ldr	r0, [pc, #20]	@ (8007a20 <fiprintf+0x20>)
 8007a0a:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a0e:	6800      	ldr	r0, [r0, #0]
 8007a10:	9301      	str	r3, [sp, #4]
 8007a12:	f7ff fd3d 	bl	8007490 <_vfiprintf_r>
 8007a16:	b002      	add	sp, #8
 8007a18:	f85d eb04 	ldr.w	lr, [sp], #4
 8007a1c:	b003      	add	sp, #12
 8007a1e:	4770      	bx	lr
 8007a20:	20000018 	.word	0x20000018

08007a24 <abort>:
 8007a24:	b508      	push	{r3, lr}
 8007a26:	2006      	movs	r0, #6
 8007a28:	f000 f82c 	bl	8007a84 <raise>
 8007a2c:	2001      	movs	r0, #1
 8007a2e:	f7fa f9e8 	bl	8001e02 <_exit>

08007a32 <_raise_r>:
 8007a32:	291f      	cmp	r1, #31
 8007a34:	b538      	push	{r3, r4, r5, lr}
 8007a36:	4605      	mov	r5, r0
 8007a38:	460c      	mov	r4, r1
 8007a3a:	d904      	bls.n	8007a46 <_raise_r+0x14>
 8007a3c:	2316      	movs	r3, #22
 8007a3e:	6003      	str	r3, [r0, #0]
 8007a40:	f04f 30ff 	mov.w	r0, #4294967295
 8007a44:	bd38      	pop	{r3, r4, r5, pc}
 8007a46:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007a48:	b112      	cbz	r2, 8007a50 <_raise_r+0x1e>
 8007a4a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007a4e:	b94b      	cbnz	r3, 8007a64 <_raise_r+0x32>
 8007a50:	4628      	mov	r0, r5
 8007a52:	f000 f831 	bl	8007ab8 <_getpid_r>
 8007a56:	4622      	mov	r2, r4
 8007a58:	4601      	mov	r1, r0
 8007a5a:	4628      	mov	r0, r5
 8007a5c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007a60:	f000 b818 	b.w	8007a94 <_kill_r>
 8007a64:	2b01      	cmp	r3, #1
 8007a66:	d00a      	beq.n	8007a7e <_raise_r+0x4c>
 8007a68:	1c59      	adds	r1, r3, #1
 8007a6a:	d103      	bne.n	8007a74 <_raise_r+0x42>
 8007a6c:	2316      	movs	r3, #22
 8007a6e:	6003      	str	r3, [r0, #0]
 8007a70:	2001      	movs	r0, #1
 8007a72:	e7e7      	b.n	8007a44 <_raise_r+0x12>
 8007a74:	2100      	movs	r1, #0
 8007a76:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007a7a:	4620      	mov	r0, r4
 8007a7c:	4798      	blx	r3
 8007a7e:	2000      	movs	r0, #0
 8007a80:	e7e0      	b.n	8007a44 <_raise_r+0x12>
	...

08007a84 <raise>:
 8007a84:	4b02      	ldr	r3, [pc, #8]	@ (8007a90 <raise+0xc>)
 8007a86:	4601      	mov	r1, r0
 8007a88:	6818      	ldr	r0, [r3, #0]
 8007a8a:	f7ff bfd2 	b.w	8007a32 <_raise_r>
 8007a8e:	bf00      	nop
 8007a90:	20000018 	.word	0x20000018

08007a94 <_kill_r>:
 8007a94:	b538      	push	{r3, r4, r5, lr}
 8007a96:	4d07      	ldr	r5, [pc, #28]	@ (8007ab4 <_kill_r+0x20>)
 8007a98:	2300      	movs	r3, #0
 8007a9a:	4604      	mov	r4, r0
 8007a9c:	4608      	mov	r0, r1
 8007a9e:	4611      	mov	r1, r2
 8007aa0:	602b      	str	r3, [r5, #0]
 8007aa2:	f7fa f99e 	bl	8001de2 <_kill>
 8007aa6:	1c43      	adds	r3, r0, #1
 8007aa8:	d102      	bne.n	8007ab0 <_kill_r+0x1c>
 8007aaa:	682b      	ldr	r3, [r5, #0]
 8007aac:	b103      	cbz	r3, 8007ab0 <_kill_r+0x1c>
 8007aae:	6023      	str	r3, [r4, #0]
 8007ab0:	bd38      	pop	{r3, r4, r5, pc}
 8007ab2:	bf00      	nop
 8007ab4:	20000434 	.word	0x20000434

08007ab8 <_getpid_r>:
 8007ab8:	f7fa b98b 	b.w	8001dd2 <_getpid>

08007abc <_init>:
 8007abc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007abe:	bf00      	nop
 8007ac0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ac2:	bc08      	pop	{r3}
 8007ac4:	469e      	mov	lr, r3
 8007ac6:	4770      	bx	lr

08007ac8 <_fini>:
 8007ac8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007aca:	bf00      	nop
 8007acc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ace:	bc08      	pop	{r3}
 8007ad0:	469e      	mov	lr, r3
 8007ad2:	4770      	bx	lr
