
MouseTreadmillSTM32Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000747c  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000012a8  08007604  08007604  00017604  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080088ac  080088ac  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  080088ac  080088ac  000188ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080088b4  080088b4  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080088b4  080088b4  000188b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080088b8  080088b8  000188b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080088bc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00016cb8  2000000c  080088c8  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20016cc4  080088c8  00026cc4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f5e8  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002e04  00000000  00000000  0003f624  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0001478c  00000000  00000000  00042428  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 000010a8  00000000  00000000  00056bb8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00001790  00000000  00000000  00057c60  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  0002908d  00000000  00000000  000593f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   000101d8  00000000  00000000  0008247d  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    000f8164  00000000  00000000  00092655  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  0018a7b9  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002d38  00000000  00000000  0018a834  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080075ec 	.word	0x080075ec

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	080075ec 	.word	0x080075ec

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80001dc:	f000 b972 	b.w	80004c4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9e08      	ldr	r6, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	4688      	mov	r8, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	d14b      	bne.n	800029e <__udivmoddi4+0xa6>
 8000206:	428a      	cmp	r2, r1
 8000208:	4615      	mov	r5, r2
 800020a:	d967      	bls.n	80002dc <__udivmoddi4+0xe4>
 800020c:	fab2 f282 	clz	r2, r2
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0720 	rsb	r7, r2, #32
 8000216:	fa01 f302 	lsl.w	r3, r1, r2
 800021a:	fa20 f707 	lsr.w	r7, r0, r7
 800021e:	4095      	lsls	r5, r2
 8000220:	ea47 0803 	orr.w	r8, r7, r3
 8000224:	4094      	lsls	r4, r2
 8000226:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800022a:	0c23      	lsrs	r3, r4, #16
 800022c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000230:	fa1f fc85 	uxth.w	ip, r5
 8000234:	fb0e 8817 	mls	r8, lr, r7, r8
 8000238:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023c:	fb07 f10c 	mul.w	r1, r7, ip
 8000240:	4299      	cmp	r1, r3
 8000242:	d909      	bls.n	8000258 <__udivmoddi4+0x60>
 8000244:	18eb      	adds	r3, r5, r3
 8000246:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 800024a:	f080 811b 	bcs.w	8000484 <__udivmoddi4+0x28c>
 800024e:	4299      	cmp	r1, r3
 8000250:	f240 8118 	bls.w	8000484 <__udivmoddi4+0x28c>
 8000254:	3f02      	subs	r7, #2
 8000256:	442b      	add	r3, r5
 8000258:	1a5b      	subs	r3, r3, r1
 800025a:	b2a4      	uxth	r4, r4
 800025c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000260:	fb0e 3310 	mls	r3, lr, r0, r3
 8000264:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000268:	fb00 fc0c 	mul.w	ip, r0, ip
 800026c:	45a4      	cmp	ip, r4
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x8c>
 8000270:	192c      	adds	r4, r5, r4
 8000272:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000276:	f080 8107 	bcs.w	8000488 <__udivmoddi4+0x290>
 800027a:	45a4      	cmp	ip, r4
 800027c:	f240 8104 	bls.w	8000488 <__udivmoddi4+0x290>
 8000280:	3802      	subs	r0, #2
 8000282:	442c      	add	r4, r5
 8000284:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000288:	eba4 040c 	sub.w	r4, r4, ip
 800028c:	2700      	movs	r7, #0
 800028e:	b11e      	cbz	r6, 8000298 <__udivmoddi4+0xa0>
 8000290:	40d4      	lsrs	r4, r2
 8000292:	2300      	movs	r3, #0
 8000294:	e9c6 4300 	strd	r4, r3, [r6]
 8000298:	4639      	mov	r1, r7
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d909      	bls.n	80002b6 <__udivmoddi4+0xbe>
 80002a2:	2e00      	cmp	r6, #0
 80002a4:	f000 80eb 	beq.w	800047e <__udivmoddi4+0x286>
 80002a8:	2700      	movs	r7, #0
 80002aa:	e9c6 0100 	strd	r0, r1, [r6]
 80002ae:	4638      	mov	r0, r7
 80002b0:	4639      	mov	r1, r7
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	fab3 f783 	clz	r7, r3
 80002ba:	2f00      	cmp	r7, #0
 80002bc:	d147      	bne.n	800034e <__udivmoddi4+0x156>
 80002be:	428b      	cmp	r3, r1
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xd0>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 80fa 	bhi.w	80004bc <__udivmoddi4+0x2c4>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb61 0303 	sbc.w	r3, r1, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4698      	mov	r8, r3
 80002d2:	2e00      	cmp	r6, #0
 80002d4:	d0e0      	beq.n	8000298 <__udivmoddi4+0xa0>
 80002d6:	e9c6 4800 	strd	r4, r8, [r6]
 80002da:	e7dd      	b.n	8000298 <__udivmoddi4+0xa0>
 80002dc:	b902      	cbnz	r2, 80002e0 <__udivmoddi4+0xe8>
 80002de:	deff      	udf	#255	; 0xff
 80002e0:	fab2 f282 	clz	r2, r2
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f040 808f 	bne.w	8000408 <__udivmoddi4+0x210>
 80002ea:	1b49      	subs	r1, r1, r5
 80002ec:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f0:	fa1f f885 	uxth.w	r8, r5
 80002f4:	2701      	movs	r7, #1
 80002f6:	fbb1 fcfe 	udiv	ip, r1, lr
 80002fa:	0c23      	lsrs	r3, r4, #16
 80002fc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000300:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000304:	fb08 f10c 	mul.w	r1, r8, ip
 8000308:	4299      	cmp	r1, r3
 800030a:	d907      	bls.n	800031c <__udivmoddi4+0x124>
 800030c:	18eb      	adds	r3, r5, r3
 800030e:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x122>
 8000314:	4299      	cmp	r1, r3
 8000316:	f200 80cd 	bhi.w	80004b4 <__udivmoddi4+0x2bc>
 800031a:	4684      	mov	ip, r0
 800031c:	1a59      	subs	r1, r3, r1
 800031e:	b2a3      	uxth	r3, r4
 8000320:	fbb1 f0fe 	udiv	r0, r1, lr
 8000324:	fb0e 1410 	mls	r4, lr, r0, r1
 8000328:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800032c:	fb08 f800 	mul.w	r8, r8, r0
 8000330:	45a0      	cmp	r8, r4
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x14c>
 8000334:	192c      	adds	r4, r5, r4
 8000336:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x14a>
 800033c:	45a0      	cmp	r8, r4
 800033e:	f200 80b6 	bhi.w	80004ae <__udivmoddi4+0x2b6>
 8000342:	4618      	mov	r0, r3
 8000344:	eba4 0408 	sub.w	r4, r4, r8
 8000348:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800034c:	e79f      	b.n	800028e <__udivmoddi4+0x96>
 800034e:	f1c7 0c20 	rsb	ip, r7, #32
 8000352:	40bb      	lsls	r3, r7
 8000354:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000358:	ea4e 0e03 	orr.w	lr, lr, r3
 800035c:	fa01 f407 	lsl.w	r4, r1, r7
 8000360:	fa20 f50c 	lsr.w	r5, r0, ip
 8000364:	fa21 f30c 	lsr.w	r3, r1, ip
 8000368:	ea4f 481e 	mov.w	r8, lr, lsr #16
 800036c:	4325      	orrs	r5, r4
 800036e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000372:	0c2c      	lsrs	r4, r5, #16
 8000374:	fb08 3319 	mls	r3, r8, r9, r3
 8000378:	fa1f fa8e 	uxth.w	sl, lr
 800037c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000380:	fb09 f40a 	mul.w	r4, r9, sl
 8000384:	429c      	cmp	r4, r3
 8000386:	fa02 f207 	lsl.w	r2, r2, r7
 800038a:	fa00 f107 	lsl.w	r1, r0, r7
 800038e:	d90b      	bls.n	80003a8 <__udivmoddi4+0x1b0>
 8000390:	eb1e 0303 	adds.w	r3, lr, r3
 8000394:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000398:	f080 8087 	bcs.w	80004aa <__udivmoddi4+0x2b2>
 800039c:	429c      	cmp	r4, r3
 800039e:	f240 8084 	bls.w	80004aa <__udivmoddi4+0x2b2>
 80003a2:	f1a9 0902 	sub.w	r9, r9, #2
 80003a6:	4473      	add	r3, lr
 80003a8:	1b1b      	subs	r3, r3, r4
 80003aa:	b2ad      	uxth	r5, r5
 80003ac:	fbb3 f0f8 	udiv	r0, r3, r8
 80003b0:	fb08 3310 	mls	r3, r8, r0, r3
 80003b4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003b8:	fb00 fa0a 	mul.w	sl, r0, sl
 80003bc:	45a2      	cmp	sl, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1da>
 80003c0:	eb1e 0404 	adds.w	r4, lr, r4
 80003c4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003c8:	d26b      	bcs.n	80004a2 <__udivmoddi4+0x2aa>
 80003ca:	45a2      	cmp	sl, r4
 80003cc:	d969      	bls.n	80004a2 <__udivmoddi4+0x2aa>
 80003ce:	3802      	subs	r0, #2
 80003d0:	4474      	add	r4, lr
 80003d2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003d6:	fba0 8902 	umull	r8, r9, r0, r2
 80003da:	eba4 040a 	sub.w	r4, r4, sl
 80003de:	454c      	cmp	r4, r9
 80003e0:	46c2      	mov	sl, r8
 80003e2:	464b      	mov	r3, r9
 80003e4:	d354      	bcc.n	8000490 <__udivmoddi4+0x298>
 80003e6:	d051      	beq.n	800048c <__udivmoddi4+0x294>
 80003e8:	2e00      	cmp	r6, #0
 80003ea:	d069      	beq.n	80004c0 <__udivmoddi4+0x2c8>
 80003ec:	ebb1 050a 	subs.w	r5, r1, sl
 80003f0:	eb64 0403 	sbc.w	r4, r4, r3
 80003f4:	fa04 fc0c 	lsl.w	ip, r4, ip
 80003f8:	40fd      	lsrs	r5, r7
 80003fa:	40fc      	lsrs	r4, r7
 80003fc:	ea4c 0505 	orr.w	r5, ip, r5
 8000400:	e9c6 5400 	strd	r5, r4, [r6]
 8000404:	2700      	movs	r7, #0
 8000406:	e747      	b.n	8000298 <__udivmoddi4+0xa0>
 8000408:	f1c2 0320 	rsb	r3, r2, #32
 800040c:	fa20 f703 	lsr.w	r7, r0, r3
 8000410:	4095      	lsls	r5, r2
 8000412:	fa01 f002 	lsl.w	r0, r1, r2
 8000416:	fa21 f303 	lsr.w	r3, r1, r3
 800041a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800041e:	4338      	orrs	r0, r7
 8000420:	0c01      	lsrs	r1, r0, #16
 8000422:	fbb3 f7fe 	udiv	r7, r3, lr
 8000426:	fa1f f885 	uxth.w	r8, r5
 800042a:	fb0e 3317 	mls	r3, lr, r7, r3
 800042e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000432:	fb07 f308 	mul.w	r3, r7, r8
 8000436:	428b      	cmp	r3, r1
 8000438:	fa04 f402 	lsl.w	r4, r4, r2
 800043c:	d907      	bls.n	800044e <__udivmoddi4+0x256>
 800043e:	1869      	adds	r1, r5, r1
 8000440:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000444:	d22f      	bcs.n	80004a6 <__udivmoddi4+0x2ae>
 8000446:	428b      	cmp	r3, r1
 8000448:	d92d      	bls.n	80004a6 <__udivmoddi4+0x2ae>
 800044a:	3f02      	subs	r7, #2
 800044c:	4429      	add	r1, r5
 800044e:	1acb      	subs	r3, r1, r3
 8000450:	b281      	uxth	r1, r0
 8000452:	fbb3 f0fe 	udiv	r0, r3, lr
 8000456:	fb0e 3310 	mls	r3, lr, r0, r3
 800045a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045e:	fb00 f308 	mul.w	r3, r0, r8
 8000462:	428b      	cmp	r3, r1
 8000464:	d907      	bls.n	8000476 <__udivmoddi4+0x27e>
 8000466:	1869      	adds	r1, r5, r1
 8000468:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 800046c:	d217      	bcs.n	800049e <__udivmoddi4+0x2a6>
 800046e:	428b      	cmp	r3, r1
 8000470:	d915      	bls.n	800049e <__udivmoddi4+0x2a6>
 8000472:	3802      	subs	r0, #2
 8000474:	4429      	add	r1, r5
 8000476:	1ac9      	subs	r1, r1, r3
 8000478:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800047c:	e73b      	b.n	80002f6 <__udivmoddi4+0xfe>
 800047e:	4637      	mov	r7, r6
 8000480:	4630      	mov	r0, r6
 8000482:	e709      	b.n	8000298 <__udivmoddi4+0xa0>
 8000484:	4607      	mov	r7, r0
 8000486:	e6e7      	b.n	8000258 <__udivmoddi4+0x60>
 8000488:	4618      	mov	r0, r3
 800048a:	e6fb      	b.n	8000284 <__udivmoddi4+0x8c>
 800048c:	4541      	cmp	r1, r8
 800048e:	d2ab      	bcs.n	80003e8 <__udivmoddi4+0x1f0>
 8000490:	ebb8 0a02 	subs.w	sl, r8, r2
 8000494:	eb69 020e 	sbc.w	r2, r9, lr
 8000498:	3801      	subs	r0, #1
 800049a:	4613      	mov	r3, r2
 800049c:	e7a4      	b.n	80003e8 <__udivmoddi4+0x1f0>
 800049e:	4660      	mov	r0, ip
 80004a0:	e7e9      	b.n	8000476 <__udivmoddi4+0x27e>
 80004a2:	4618      	mov	r0, r3
 80004a4:	e795      	b.n	80003d2 <__udivmoddi4+0x1da>
 80004a6:	4667      	mov	r7, ip
 80004a8:	e7d1      	b.n	800044e <__udivmoddi4+0x256>
 80004aa:	4681      	mov	r9, r0
 80004ac:	e77c      	b.n	80003a8 <__udivmoddi4+0x1b0>
 80004ae:	3802      	subs	r0, #2
 80004b0:	442c      	add	r4, r5
 80004b2:	e747      	b.n	8000344 <__udivmoddi4+0x14c>
 80004b4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b8:	442b      	add	r3, r5
 80004ba:	e72f      	b.n	800031c <__udivmoddi4+0x124>
 80004bc:	4638      	mov	r0, r7
 80004be:	e708      	b.n	80002d2 <__udivmoddi4+0xda>
 80004c0:	4637      	mov	r7, r6
 80004c2:	e6e9      	b.n	8000298 <__udivmoddi4+0xa0>

080004c4 <__aeabi_idiv0>:
 80004c4:	4770      	bx	lr
 80004c6:	bf00      	nop

080004c8 <mavlink_sha256_update>:
    G += GG;
    H += HH;
}

MAVLINK_HELPER void mavlink_sha256_update(mavlink_sha256_ctx *m, const void *v, uint32_t len)
{
 80004c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80004cc:	b0df      	sub	sp, #380	; 0x17c
 80004ce:	9004      	str	r0, [sp, #16]
 80004d0:	9103      	str	r1, [sp, #12]
 80004d2:	9202      	str	r2, [sp, #8]
    const unsigned char *p = (const unsigned char *)v;
    uint32_t old_sz = m->sz[0];
 80004d4:	6806      	ldr	r6, [r0, #0]
    uint32_t offset;

    m->sz[0] += len * 8;
 80004d6:	eb06 03c2 	add.w	r3, r6, r2, lsl #3
 80004da:	6003      	str	r3, [r0, #0]
    if (m->sz[0] < old_sz)
 80004dc:	42b3      	cmp	r3, r6
 80004de:	d202      	bcs.n	80004e6 <mavlink_sha256_update+0x1e>
	++m->sz[1];
 80004e0:	6843      	ldr	r3, [r0, #4]
 80004e2:	3301      	adds	r3, #1
 80004e4:	6043      	str	r3, [r0, #4]
    offset = (old_sz / 8) % 64;
 80004e6:	f3c6 06c5 	ubfx	r6, r6, #3, #6
    while(len > 0){
 80004ea:	9b02      	ldr	r3, [sp, #8]
 80004ec:	2b00      	cmp	r3, #0
 80004ee:	f000 80c3 	beq.w	8000678 <mavlink_sha256_update+0x1b0>
 80004f2:	ab1d      	add	r3, sp, #116	; 0x74
 80004f4:	930d      	str	r3, [sp, #52]	; 0x34
	T1 = HH + Sigma1(EE) + Ch(EE, FF, GG) + mavlink_sha256_constant_256[i] + data[i];
 80004f6:	f8df 8188 	ldr.w	r8, [pc, #392]	; 8000680 <mavlink_sha256_update+0x1b8>
 80004fa:	e053      	b.n	80005a4 <mavlink_sha256_update+0xdc>
    for (i = 0; i < 64; i++) {
 80004fc:	4635      	mov	r5, r6
 80004fe:	4606      	mov	r6, r0
	AA = T1 + T2;
 8000500:	4618      	mov	r0, r3
    for (i = 0; i < 64; i++) {
 8000502:	4667      	mov	r7, ip
 8000504:	468c      	mov	ip, r1
	EE = DD + T1;
 8000506:	4659      	mov	r1, fp
	T1 = HH + Sigma1(EE) + Ch(EE, FF, GG) + mavlink_sha256_constant_256[i] + data[i];
 8000508:	ea4f 23f1 	mov.w	r3, r1, ror #11
 800050c:	ea83 13b1 	eor.w	r3, r3, r1, ror #6
 8000510:	ea83 6a71 	eor.w	sl, r3, r1, ror #25
 8000514:	ea27 0301 	bic.w	r3, r7, r1
 8000518:	ea01 0b0c 	and.w	fp, r1, ip
 800051c:	ea83 030b 	eor.w	r3, r3, fp
 8000520:	4453      	add	r3, sl
 8000522:	f859 2024 	ldr.w	r2, [r9, r4, lsl #2]
 8000526:	4413      	add	r3, r2
 8000528:	f858 2024 	ldr.w	r2, [r8, r4, lsl #2]
 800052c:	4413      	add	r3, r2
 800052e:	9a01      	ldr	r2, [sp, #4]
 8000530:	4413      	add	r3, r2
	T2 = Sigma0(AA) + Maj(AA,BB,CC);
 8000532:	ea4f 3270 	mov.w	r2, r0, ror #13
 8000536:	ea82 02b0 	eor.w	r2, r2, r0, ror #2
 800053a:	ea82 52b0 	eor.w	r2, r2, r0, ror #22
 800053e:	ea86 0a05 	eor.w	sl, r6, r5
 8000542:	ea0a 0a00 	and.w	sl, sl, r0
 8000546:	ea06 0b05 	and.w	fp, r6, r5
 800054a:	ea8a 0a0b 	eor.w	sl, sl, fp
 800054e:	4452      	add	r2, sl
	EE = DD + T1;
 8000550:	eb03 0b0e 	add.w	fp, r3, lr
	AA = T1 + T2;
 8000554:	4413      	add	r3, r2
    for (i = 0; i < 64; i++) {
 8000556:	3401      	adds	r4, #1
 8000558:	9701      	str	r7, [sp, #4]
 800055a:	46ae      	mov	lr, r5
 800055c:	2c40      	cmp	r4, #64	; 0x40
 800055e:	d1cd      	bne.n	80004fc <mavlink_sha256_update+0x34>
    A += AA;
 8000560:	9a05      	ldr	r2, [sp, #20]
 8000562:	441a      	add	r2, r3
 8000564:	4613      	mov	r3, r2
 8000566:	9a04      	ldr	r2, [sp, #16]
 8000568:	6093      	str	r3, [r2, #8]
    B += BB;
 800056a:	9b06      	ldr	r3, [sp, #24]
 800056c:	4403      	add	r3, r0
 800056e:	4618      	mov	r0, r3
 8000570:	60d0      	str	r0, [r2, #12]
    C += CC;
 8000572:	9b07      	ldr	r3, [sp, #28]
 8000574:	4433      	add	r3, r6
 8000576:	461e      	mov	r6, r3
 8000578:	6116      	str	r6, [r2, #16]
    D += DD;
 800057a:	9b08      	ldr	r3, [sp, #32]
 800057c:	442b      	add	r3, r5
 800057e:	461d      	mov	r5, r3
 8000580:	6155      	str	r5, [r2, #20]
    E += EE;
 8000582:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8000584:	445b      	add	r3, fp
 8000586:	6193      	str	r3, [r2, #24]
    F += FF;
 8000588:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800058a:	440b      	add	r3, r1
 800058c:	4619      	mov	r1, r3
 800058e:	61d1      	str	r1, [r2, #28]
    G += GG;
 8000590:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8000592:	4463      	add	r3, ip
 8000594:	6213      	str	r3, [r2, #32]
    H += HH;
 8000596:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000598:	443b      	add	r3, r7
 800059a:	6253      	str	r3, [r2, #36]	; 0x24
                p2[1] = p1[2];
                p2[2] = p1[1];
                p2[3] = p1[0];
	    }
	    mavlink_sha256_calc(m, current);
	    offset = 0;
 800059c:	2600      	movs	r6, #0
    while(len > 0){
 800059e:	9b02      	ldr	r3, [sp, #8]
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	d069      	beq.n	8000678 <mavlink_sha256_update+0x1b0>
	uint32_t l = 64 - offset;
 80005a4:	f1c6 0540 	rsb	r5, r6, #64	; 0x40
 80005a8:	9f02      	ldr	r7, [sp, #8]
 80005aa:	42bd      	cmp	r5, r7
 80005ac:	bf28      	it	cs
 80005ae:	463d      	movcs	r5, r7
	memcpy(m->u.save_bytes + offset, p, l);
 80005b0:	9b04      	ldr	r3, [sp, #16]
 80005b2:	f103 0428 	add.w	r4, r3, #40	; 0x28
 80005b6:	462a      	mov	r2, r5
 80005b8:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80005bc:	4649      	mov	r1, r9
 80005be:	19a0      	adds	r0, r4, r6
 80005c0:	f007 f801 	bl	80075c6 <memcpy>
	offset += l;
 80005c4:	442e      	add	r6, r5
	p += l;
 80005c6:	464b      	mov	r3, r9
 80005c8:	442b      	add	r3, r5
 80005ca:	9303      	str	r3, [sp, #12]
	len -= l;
 80005cc:	1b7b      	subs	r3, r7, r5
 80005ce:	9302      	str	r3, [sp, #8]
	if(offset == 64){
 80005d0:	2e40      	cmp	r6, #64	; 0x40
 80005d2:	d1e4      	bne.n	800059e <mavlink_sha256_update+0xd6>
 80005d4:	4622      	mov	r2, r4
 80005d6:	a81e      	add	r0, sp, #120	; 0x78
 80005d8:	ab0e      	add	r3, sp, #56	; 0x38
                p2[0] = p1[3];
 80005da:	78d1      	ldrb	r1, [r2, #3]
 80005dc:	7019      	strb	r1, [r3, #0]
                p2[1] = p1[2];
 80005de:	7891      	ldrb	r1, [r2, #2]
 80005e0:	7059      	strb	r1, [r3, #1]
                p2[2] = p1[1];
 80005e2:	7851      	ldrb	r1, [r2, #1]
 80005e4:	7099      	strb	r1, [r3, #2]
                p2[3] = p1[0];
 80005e6:	f812 1b04 	ldrb.w	r1, [r2], #4
 80005ea:	70d9      	strb	r1, [r3, #3]
 80005ec:	3304      	adds	r3, #4
	    for (i = 0; i < 16; i++){
 80005ee:	4283      	cmp	r3, r0
 80005f0:	d1f3      	bne.n	80005da <mavlink_sha256_update+0x112>
    AA = A;
 80005f2:	9b04      	ldr	r3, [sp, #16]
 80005f4:	689a      	ldr	r2, [r3, #8]
 80005f6:	9205      	str	r2, [sp, #20]
    BB = B;
 80005f8:	68da      	ldr	r2, [r3, #12]
 80005fa:	9206      	str	r2, [sp, #24]
    CC = C;
 80005fc:	691a      	ldr	r2, [r3, #16]
 80005fe:	9207      	str	r2, [sp, #28]
    DD = D;
 8000600:	695a      	ldr	r2, [r3, #20]
 8000602:	9208      	str	r2, [sp, #32]
    EE = E;
 8000604:	699a      	ldr	r2, [r3, #24]
 8000606:	9209      	str	r2, [sp, #36]	; 0x24
    FF = F;
 8000608:	69da      	ldr	r2, [r3, #28]
 800060a:	920a      	str	r2, [sp, #40]	; 0x28
    GG = G;
 800060c:	6a1a      	ldr	r2, [r3, #32]
 800060e:	920b      	str	r2, [sp, #44]	; 0x2c
    HH = H;
 8000610:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000612:	930c      	str	r3, [sp, #48]	; 0x30
 8000614:	ab0d      	add	r3, sp, #52	; 0x34
 8000616:	aa1d      	add	r2, sp, #116	; 0x74
 8000618:	980d      	ldr	r0, [sp, #52]	; 0x34
	data[i] = in[i];
 800061a:	f853 1f04 	ldr.w	r1, [r3, #4]!
 800061e:	f842 1f04 	str.w	r1, [r2, #4]!
    for (i = 0; i < 16; ++i)
 8000622:	4298      	cmp	r0, r3
 8000624:	d1f9      	bne.n	800061a <mavlink_sha256_update+0x152>
 8000626:	ac1e      	add	r4, sp, #120	; 0x78
 8000628:	ad4e      	add	r5, sp, #312	; 0x138
 800062a:	4620      	mov	r0, r4
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 800062c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
	    sigma0(data[i-15]) + data[i - 16];
 800062e:	f854 1f04 	ldr.w	r1, [r4, #4]!
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 8000632:	ea4f 43f2 	mov.w	r3, r2, ror #19
 8000636:	ea83 4372 	eor.w	r3, r3, r2, ror #17
 800063a:	ea83 2392 	eor.w	r3, r3, r2, lsr #10
	    sigma0(data[i-15]) + data[i - 16];
 800063e:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8000640:	6800      	ldr	r0, [r0, #0]
 8000642:	4402      	add	r2, r0
 8000644:	4413      	add	r3, r2
 8000646:	ea4f 42b1 	mov.w	r2, r1, ror #18
 800064a:	ea82 12f1 	eor.w	r2, r2, r1, ror #7
 800064e:	ea82 02d1 	eor.w	r2, r2, r1, lsr #3
 8000652:	4413      	add	r3, r2
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 8000654:	63e3      	str	r3, [r4, #60]	; 0x3c
    for (i = 16; i < 64; ++i)
 8000656:	42a5      	cmp	r5, r4
 8000658:	d1e7      	bne.n	800062a <mavlink_sha256_update+0x162>
    DD = D;
 800065a:	f8dd e020 	ldr.w	lr, [sp, #32]
    CC = C;
 800065e:	9d07      	ldr	r5, [sp, #28]
    BB = B;
 8000660:	9e06      	ldr	r6, [sp, #24]
    AA = A;
 8000662:	9805      	ldr	r0, [sp, #20]
    GG = G;
 8000664:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    FF = F;
 8000666:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    HH = H;
 800066a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    EE = E;
 800066c:	9909      	ldr	r1, [sp, #36]	; 0x24
    for (i = 0; i < 64; i++) {
 800066e:	2400      	movs	r4, #0
	T1 = HH + Sigma1(EE) + Ch(EE, FF, GG) + mavlink_sha256_constant_256[i] + data[i];
 8000670:	f10d 0978 	add.w	r9, sp, #120	; 0x78
 8000674:	9201      	str	r2, [sp, #4]
 8000676:	e747      	b.n	8000508 <mavlink_sha256_update+0x40>
	}
    }
}
 8000678:	b05f      	add	sp, #380	; 0x17c
 800067a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800067e:	bf00      	nop
 8000680:	08007604 	.word	0x08007604

08000684 <mouseDriver_initSetpoint>:

/* Private functions for mouseDriver.c*/
/* Private Init functions */

void mouseDriver_initSetpoint(void){
	actual_speed_setpoint.setpoint_x = 0;
 8000684:	4b02      	ldr	r3, [pc, #8]	; (8000690 <mouseDriver_initSetpoint+0xc>)
 8000686:	2200      	movs	r2, #0
 8000688:	601a      	str	r2, [r3, #0]
	actual_speed_setpoint.setpoint_y = 0;
 800068a:	605a      	str	r2, [r3, #4]
}
 800068c:	4770      	bx	lr
 800068e:	bf00      	nop
 8000690:	20000050 	.word	0x20000050

08000694 <mouseDriver_getSpeedFromSensors>:
void mouseDriver_initMode(void){
	actual_mode = MOUSE_MODE_STOP;
}

void mouseDriver_getSpeedFromSensors(void){
	actual_speed_measure.speed_x = 1;
 8000694:	4b03      	ldr	r3, [pc, #12]	; (80006a4 <mouseDriver_getSpeedFromSensors+0x10>)
 8000696:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800069a:	605a      	str	r2, [r3, #4]
	actual_speed_measure.speed_y = 2;
 800069c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80006a0:	609a      	str	r2, [r3, #8]
}
 80006a2:	4770      	bx	lr
 80006a4:	20000044 	.word	0x20000044

080006a8 <mouseDriver_initPoints>:
void mouseDriver_initPoints(void){
 80006a8:	b470      	push	{r4, r5, r6}
 80006aa:	4c0e      	ldr	r4, [pc, #56]	; (80006e4 <mouseDriver_initPoints+0x3c>)
	for(int i=0; i<MAX_POINTS; i++){
 80006ac:	2300      	movs	r3, #0
		points[i].duration = 0;
 80006ae:	4626      	mov	r6, r4
 80006b0:	4619      	mov	r1, r3
		points[i].setpoint_x = 0;
 80006b2:	2500      	movs	r5, #0
		points[i].duration = 0;
 80006b4:	eb03 0043 	add.w	r0, r3, r3, lsl #1
 80006b8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80006bc:	1832      	adds	r2, r6, r0
 80006be:	5431      	strb	r1, [r6, r0]
 80006c0:	7051      	strb	r1, [r2, #1]
 80006c2:	7091      	strb	r1, [r2, #2]
 80006c4:	70d1      	strb	r1, [r2, #3]
		points[i].setpoint_x = 0;
 80006c6:	6055      	str	r5, [r2, #4]
		points[i].setpoint_y = 0;
 80006c8:	6095      	str	r5, [r2, #8]
		points[i].point_id = 0;
 80006ca:	7321      	strb	r1, [r4, #12]
	for(int i=0; i<MAX_POINTS; i++){
 80006cc:	3301      	adds	r3, #1
 80006ce:	340d      	adds	r4, #13
 80006d0:	2bff      	cmp	r3, #255	; 0xff
 80006d2:	d1ef      	bne.n	80006b4 <mouseDriver_initPoints+0xc>
	}
	actual_point = 0;
 80006d4:	2300      	movs	r3, #0
 80006d6:	4a04      	ldr	r2, [pc, #16]	; (80006e8 <mouseDriver_initPoints+0x40>)
 80006d8:	7013      	strb	r3, [r2, #0]
	actual_point_start_time = 0;
 80006da:	4a04      	ldr	r2, [pc, #16]	; (80006ec <mouseDriver_initPoints+0x44>)
 80006dc:	6013      	str	r3, [r2, #0]
}
 80006de:	bc70      	pop	{r4, r5, r6}
 80006e0:	4770      	bx	lr
 80006e2:	bf00      	nop
 80006e4:	200002ac 	.word	0x200002ac
 80006e8:	2000003c 	.word	0x2000003c
 80006ec:	20000040 	.word	0x20000040

080006f0 <mouseDriver_sendMsg>:
	actual_speed_setpoint = speed;
}


/* Private message functions */
void mouseDriver_sendMsg(uint32_t msgid){
 80006f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80006f4:	b0fe      	sub	sp, #504	; 0x1f8
 80006f6:	4605      	mov	r5, r0
	static uint8_t outBuffer[MAX_BYTE_BUFFER_SIZE];
	static uint16_t msg_size = 0;

	while (main_get_huart_tx_state() == HAL_BUSY){
		/*Wait for other messages to be sent*/
		HAL_Delay(1);
 80006f8:	2401      	movs	r4, #1
	while (main_get_huart_tx_state() == HAL_BUSY){
 80006fa:	e002      	b.n	8000702 <mouseDriver_sendMsg+0x12>
		HAL_Delay(1);
 80006fc:	4620      	mov	r0, r4
 80006fe:	f003 fbc9 	bl	8003e94 <HAL_Delay>
	while (main_get_huart_tx_state() == HAL_BUSY){
 8000702:	f002 f833 	bl	800276c <main_get_huart_tx_state>
 8000706:	2802      	cmp	r0, #2
 8000708:	d0f8      	beq.n	80006fc <mouseDriver_sendMsg+0xc>
	}

	switch(msgid){
 800070a:	2d07      	cmp	r5, #7
 800070c:	f200 811a 	bhi.w	8000944 <mouseDriver_sendMsg+0x254>
 8000710:	e8df f015 	tbh	[pc, r5, lsl #1]
 8000714:	05db0008 	.word	0x05db0008
 8000718:	011801f6 	.word	0x011801f6
 800071c:	09d003f8 	.word	0x09d003f8
 8000720:	07e20bbc 	.word	0x07e20bbc
		case MAVLINK_MSG_ID_HEARTBEAT:
			mavlink_msg_heartbeat_pack(SYS_ID,COMP_ID, &msg, actual_mode, mouseDriver_getTime());
 8000724:	4b98      	ldr	r3, [pc, #608]	; (8000988 <mouseDriver_sendMsg+0x298>)
 8000726:	781c      	ldrb	r4, [r3, #0]

	/* Init sensor as well */
	return sensorDriver_powerup();
}
uint32_t mouseDriver_getTime (void){
	return (HAL_GetTick());
 8000728:	f003 fbae 	bl	8003e88 <HAL_GetTick>
 800072c:	4602      	mov	r2, r0
    _mav_put_uint8_t(buf, 4, mode);

        memcpy(_MAV_PAYLOAD_NON_CONST(msg), buf, MAVLINK_MSG_ID_HEARTBEAT_LEN);
#else
    mavlink_heartbeat_t packet;
    packet.time = time;
 800072e:	466b      	mov	r3, sp
 8000730:	6018      	str	r0, [r3, #0]
    packet.mode = mode;
 8000732:	711c      	strb	r4, [r3, #4]

        memcpy(_MAV_PAYLOAD_NON_CONST(msg), &packet, MAVLINK_MSG_ID_HEARTBEAT_LEN);
 8000734:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000738:	9238      	str	r2, [sp, #224]	; 0xe0
 800073a:	f88d 10e4 	strb.w	r1, [sp, #228]	; 0xe4
#endif

    msg->msgid = MAVLINK_MSG_ID_HEARTBEAT;
 800073e:	2300      	movs	r3, #0
 8000740:	f88d 30dd 	strb.w	r3, [sp, #221]	; 0xdd
 8000744:	f88d 30de 	strb.w	r3, [sp, #222]	; 0xde
 8000748:	f88d 30df 	strb.w	r3, [sp, #223]	; 0xdf
 * @param length Message length
 */
MAVLINK_HELPER uint16_t mavlink_finalize_message_buffer(mavlink_message_t* msg, uint8_t system_id, uint8_t component_id,
						      mavlink_status_t* status, uint8_t min_length, uint8_t length, uint8_t crc_extra)
{
	bool mavlink1 = (status->flags & MAVLINK_STATUS_FLAG_OUT_MAVLINK1) != 0;
 800074c:	4b8f      	ldr	r3, [pc, #572]	; (800098c <mouseDriver_sendMsg+0x29c>)
 800074e:	7b1b      	ldrb	r3, [r3, #12]
	bool signing = 	(!mavlink1) && status->signing && (status->signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING);
 8000750:	f013 0502 	ands.w	r5, r3, #2
 8000754:	d12e      	bne.n	80007b4 <mouseDriver_sendMsg+0xc4>
 8000756:	4b8d      	ldr	r3, [pc, #564]	; (800098c <mouseDriver_sendMsg+0x29c>)
 8000758:	691b      	ldr	r3, [r3, #16]
 800075a:	2b00      	cmp	r3, #0
 800075c:	f000 80f5 	beq.w	800094a <mouseDriver_sendMsg+0x25a>
 8000760:	7818      	ldrb	r0, [r3, #0]
 8000762:	f000 0001 	and.w	r0, r0, #1
	uint8_t buf[MAVLINK_CORE_HEADER_LEN+1];
	if (mavlink1) {
		msg->magic = MAVLINK_STX_MAVLINK1;
		header_len = MAVLINK_CORE_HEADER_MAVLINK1_LEN+1;
	} else {
		msg->magic = MAVLINK_STX;
 8000766:	23fd      	movs	r3, #253	; 0xfd
 8000768:	f88d 30d6 	strb.w	r3, [sp, #214]	; 0xd6
	while (length > 1 && payload[length-1] == 0) {
 800076c:	f89d 30e4 	ldrb.w	r3, [sp, #228]	; 0xe4
 8000770:	2b00      	cmp	r3, #0
 8000772:	f040 80ec 	bne.w	800094e <mouseDriver_sendMsg+0x25e>
 8000776:	f89d 30e3 	ldrb.w	r3, [sp, #227]	; 0xe3
 800077a:	2b00      	cmp	r3, #0
 800077c:	f040 80e9 	bne.w	8000952 <mouseDriver_sendMsg+0x262>
 8000780:	f89d 30e2 	ldrb.w	r3, [sp, #226]	; 0xe2
 8000784:	2b00      	cmp	r3, #0
 8000786:	f040 80e6 	bne.w	8000956 <mouseDriver_sendMsg+0x266>
 800078a:	f89d 30e1 	ldrb.w	r3, [sp, #225]	; 0xe1
		length--;
 800078e:	2b00      	cmp	r3, #0
 8000790:	bf0c      	ite	eq
 8000792:	2301      	moveq	r3, #1
 8000794:	2302      	movne	r3, #2
	}
	msg->len = mavlink1?min_length:_mav_trim_payload(_MAV_PAYLOAD(msg), length);
 8000796:	f88d 30d7 	strb.w	r3, [sp, #215]	; 0xd7
	msg->sysid = system_id;
 800079a:	2200      	movs	r2, #0
 800079c:	f88d 20db 	strb.w	r2, [sp, #219]	; 0xdb
	msg->compid = component_id;
 80007a0:	f88d 20dc 	strb.w	r2, [sp, #220]	; 0xdc
	msg->incompat_flags = 0;
	if (signing) {
 80007a4:	2800      	cmp	r0, #0
 80007a6:	f000 80d8 	beq.w	800095a <mouseDriver_sendMsg+0x26a>
		msg->incompat_flags |= MAVLINK_IFLAG_SIGNED;
 80007aa:	2201      	movs	r2, #1
 80007ac:	f88d 20d8 	strb.w	r2, [sp, #216]	; 0xd8
 80007b0:	240a      	movs	r4, #10
 80007b2:	e00e      	b.n	80007d2 <mouseDriver_sendMsg+0xe2>
		msg->magic = MAVLINK_STX_MAVLINK1;
 80007b4:	23fe      	movs	r3, #254	; 0xfe
 80007b6:	f88d 30d6 	strb.w	r3, [sp, #214]	; 0xd6
	msg->len = mavlink1?min_length:_mav_trim_payload(_MAV_PAYLOAD(msg), length);
 80007ba:	2305      	movs	r3, #5
 80007bc:	f88d 30d7 	strb.w	r3, [sp, #215]	; 0xd7
	msg->sysid = system_id;
 80007c0:	2000      	movs	r0, #0
 80007c2:	f88d 00db 	strb.w	r0, [sp, #219]	; 0xdb
	msg->compid = component_id;
 80007c6:	f88d 00dc 	strb.w	r0, [sp, #220]	; 0xdc
		header_len = MAVLINK_CORE_HEADER_MAVLINK1_LEN+1;
 80007ca:	2406      	movs	r4, #6
	msg->incompat_flags = 0;
 80007cc:	2200      	movs	r2, #0
 80007ce:	f88d 20d8 	strb.w	r2, [sp, #216]	; 0xd8
	}
	msg->compat_flags = 0;
 80007d2:	2200      	movs	r2, #0
 80007d4:	f88d 20d9 	strb.w	r2, [sp, #217]	; 0xd9
	msg->seq = status->current_tx_seq;
 80007d8:	496c      	ldr	r1, [pc, #432]	; (800098c <mouseDriver_sendMsg+0x29c>)
 80007da:	798a      	ldrb	r2, [r1, #6]
 80007dc:	f88d 20da 	strb.w	r2, [sp, #218]	; 0xda
	status->current_tx_seq = status->current_tx_seq + 1;
 80007e0:	1c56      	adds	r6, r2, #1
 80007e2:	718e      	strb	r6, [r1, #6]

	// form the header as a byte array for the crc
	buf[0] = msg->magic;
 80007e4:	f89d 10d6 	ldrb.w	r1, [sp, #214]	; 0xd6
 80007e8:	f88d 1014 	strb.w	r1, [sp, #20]
	buf[1] = msg->len;
 80007ec:	f88d 3015 	strb.w	r3, [sp, #21]
	if (mavlink1) {
 80007f0:	2d00      	cmp	r5, #0
 80007f2:	f000 80b4 	beq.w	800095e <mouseDriver_sendMsg+0x26e>
		buf[2] = msg->seq;
 80007f6:	f88d 2016 	strb.w	r2, [sp, #22]
		buf[3] = msg->sysid;
 80007fa:	2300      	movs	r3, #0
 80007fc:	f88d 3017 	strb.w	r3, [sp, #23]
		buf[4] = msg->compid;
 8000800:	f88d 3018 	strb.w	r3, [sp, #24]
		buf[5] = msg->msgid & 0xFF;
 8000804:	f88d 3019 	strb.w	r3, [sp, #25]
 **/
static inline uint16_t crc_calculate(const uint8_t* pBuffer, uint16_t length)
{
        uint16_t crcTmp;
        crc_init(&crcTmp);
	while (length--) {
 8000808:	1ea6      	subs	r6, r4, #2
 800080a:	b2b6      	uxth	r6, r6
 800080c:	ab7e      	add	r3, sp, #504	; 0x1f8
 800080e:	441e      	add	r6, r3
 8000810:	f5a6 76f1 	sub.w	r6, r6, #482	; 0x1e2
        *crcAccum = X25_INIT_CRC;
 8000814:	f64f 71ff 	movw	r1, #65535	; 0xffff
	while (length--) {
 8000818:	f10d 0515 	add.w	r5, sp, #21
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 800081c:	f815 2b01 	ldrb.w	r2, [r5], #1
 8000820:	404a      	eors	r2, r1
        tmp ^= (tmp<<4);
 8000822:	ea82 1202 	eor.w	r2, r2, r2, lsl #4
 8000826:	b2d2      	uxtb	r2, r2
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8000828:	0913      	lsrs	r3, r2, #4
 800082a:	ea83 2311 	eor.w	r3, r3, r1, lsr #8
 800082e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000832:	ea83 01c2 	eor.w	r1, r3, r2, lsl #3
	while (length--) {
 8000836:	42b5      	cmp	r5, r6
 8000838:	d1f0      	bne.n	800081c <mouseDriver_sendMsg+0x12c>
		buf[8] = (msg->msgid >> 8) & 0xFF;
		buf[9] = (msg->msgid >> 16) & 0xFF;
	}
	
	uint16_t checksum = crc_calculate(&buf[1], header_len-1);
	crc_accumulate_buffer(&checksum, _MAV_PAYLOAD(msg), msg->len);
 800083a:	f89d 70d7 	ldrb.w	r7, [sp, #215]	; 0xd7
 800083e:	b2ba      	uxth	r2, r7
 * @param crcAccum the already accumulated checksum
 **/
static inline void crc_accumulate_buffer(uint16_t *crcAccum, const char *pBuffer, uint16_t length)
{
	const uint8_t *p = (const uint8_t *)pBuffer;
	while (length--) {
 8000840:	1e53      	subs	r3, r2, #1
 8000842:	b29b      	uxth	r3, r3
 8000844:	b1a2      	cbz	r2, 8000870 <mouseDriver_sendMsg+0x180>
 8000846:	aa7e      	add	r2, sp, #504	; 0x1f8
 8000848:	4413      	add	r3, r2
 800084a:	f2a3 1617 	subw	r6, r3, #279	; 0x117
	const uint8_t *p = (const uint8_t *)pBuffer;
 800084e:	ad38      	add	r5, sp, #224	; 0xe0
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 8000850:	f815 3b01 	ldrb.w	r3, [r5], #1
 8000854:	404b      	eors	r3, r1
        tmp ^= (tmp<<4);
 8000856:	ea83 1303 	eor.w	r3, r3, r3, lsl #4
 800085a:	b2db      	uxtb	r3, r3
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 800085c:	091a      	lsrs	r2, r3, #4
 800085e:	ea82 2211 	eor.w	r2, r2, r1, lsr #8
 8000862:	ea82 2203 	eor.w	r2, r2, r3, lsl #8
 8000866:	ea82 03c3 	eor.w	r3, r2, r3, lsl #3
 800086a:	b299      	uxth	r1, r3
	while (length--) {
 800086c:	42b5      	cmp	r5, r6
 800086e:	d1ef      	bne.n	8000850 <mouseDriver_sendMsg+0x160>
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 8000870:	f081 0389 	eor.w	r3, r1, #137	; 0x89
        tmp ^= (tmp<<4);
 8000874:	ea83 1203 	eor.w	r2, r3, r3, lsl #4
 8000878:	b2d2      	uxtb	r2, r2
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 800087a:	0913      	lsrs	r3, r2, #4
 800087c:	ea83 2311 	eor.w	r3, r3, r1, lsr #8
 8000880:	ea83 2302 	eor.w	r3, r3, r2, lsl #8
 8000884:	ea83 03c2 	eor.w	r3, r3, r2, lsl #3
 8000888:	b21b      	sxth	r3, r3
 800088a:	b29a      	uxth	r2, r3
	crc_accumulate(crc_extra, &checksum);
	mavlink_ck_a(msg) = (uint8_t)(checksum & 0xFF);
 800088c:	a938      	add	r1, sp, #224	; 0xe0
 800088e:	55cb      	strb	r3, [r1, r7]
	mavlink_ck_b(msg) = (uint8_t)(checksum >> 8);
 8000890:	f89d 30d7 	ldrb.w	r3, [sp, #215]	; 0xd7
 8000894:	0a15      	lsrs	r5, r2, #8
 8000896:	f10d 01e1 	add.w	r1, sp, #225	; 0xe1
 800089a:	54cd      	strb	r5, [r1, r3]

	msg->checksum = checksum;
 800089c:	f8ad 20d4 	strh.w	r2, [sp, #212]	; 0xd4

	if (signing) {
 80008a0:	2800      	cmp	r0, #0
 80008a2:	d177      	bne.n	8000994 <mouseDriver_sendMsg+0x2a4>
				    (const uint8_t *)buf, header_len,
				    (const uint8_t *)_MAV_PAYLOAD(msg), msg->len,
				    (const uint8_t *)_MAV_PAYLOAD(msg)+(uint16_t)msg->len);
	}
	
	return msg->len + header_len + 2 + signature_len;
 80008a4:	f89d 40d7 	ldrb.w	r4, [sp, #215]	; 0xd7
{
	uint8_t signature_len, header_len;
	uint8_t *ck;
        uint8_t length = msg->len;
        
	if (msg->magic == MAVLINK_STX_MAVLINK1) {
 80008a8:	f89d 10d6 	ldrb.w	r1, [sp, #214]	; 0xd6
 80008ac:	29fe      	cmp	r1, #254	; 0xfe
 80008ae:	f000 810d 	beq.w	8000acc <mouseDriver_sendMsg+0x3dc>
	while (length > 1 && payload[length-1] == 0) {
 80008b2:	2c01      	cmp	r4, #1
 80008b4:	d911      	bls.n	80008da <mouseDriver_sendMsg+0x1ea>
 80008b6:	f10d 03df 	add.w	r3, sp, #223	; 0xdf
 80008ba:	5d1b      	ldrb	r3, [r3, r4]
 80008bc:	b96b      	cbnz	r3, 80008da <mouseDriver_sendMsg+0x1ea>
 80008be:	1e63      	subs	r3, r4, #1
 80008c0:	aa7e      	add	r2, sp, #504	; 0x1f8
 80008c2:	fa52 f383 	uxtab	r3, r2, r3
 80008c6:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
		length--;
 80008ca:	3c01      	subs	r4, #1
 80008cc:	b2e4      	uxtb	r4, r4
	while (length > 1 && payload[length-1] == 0) {
 80008ce:	2c01      	cmp	r4, #1
 80008d0:	d003      	beq.n	80008da <mouseDriver_sendMsg+0x1ea>
 80008d2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80008d6:	2a00      	cmp	r2, #0
 80008d8:	d0f7      	beq.n	80008ca <mouseDriver_sendMsg+0x1da>
		memcpy(&buf[6], _MAV_PAYLOAD(msg), msg->len);
		ck = buf + header_len + 1 + (uint16_t)msg->len;
	} else {
		length = _mav_trim_payload(_MAV_PAYLOAD(msg), length);
		header_len = MAVLINK_CORE_HEADER_LEN;
		buf[0] = msg->magic;
 80008da:	4d2d      	ldr	r5, [pc, #180]	; (8000990 <mouseDriver_sendMsg+0x2a0>)
 80008dc:	7029      	strb	r1, [r5, #0]
		buf[1] = length;
 80008de:	706c      	strb	r4, [r5, #1]
		buf[2] = msg->incompat_flags;
 80008e0:	f89d 60d8 	ldrb.w	r6, [sp, #216]	; 0xd8
 80008e4:	70ae      	strb	r6, [r5, #2]
		buf[3] = msg->compat_flags;
 80008e6:	f89d 30d9 	ldrb.w	r3, [sp, #217]	; 0xd9
 80008ea:	70eb      	strb	r3, [r5, #3]
		buf[4] = msg->seq;
 80008ec:	f89d 30da 	ldrb.w	r3, [sp, #218]	; 0xda
 80008f0:	712b      	strb	r3, [r5, #4]
		buf[5] = msg->sysid;
 80008f2:	f89d 30db 	ldrb.w	r3, [sp, #219]	; 0xdb
 80008f6:	716b      	strb	r3, [r5, #5]
		buf[6] = msg->compid;
 80008f8:	f89d 30dc 	ldrb.w	r3, [sp, #220]	; 0xdc
 80008fc:	71ab      	strb	r3, [r5, #6]
		buf[7] = msg->msgid & 0xFF;
 80008fe:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 8000900:	f3c3 2317 	ubfx	r3, r3, #8, #24
 8000904:	71eb      	strb	r3, [r5, #7]
		buf[8] = (msg->msgid >> 8) & 0xFF;
 8000906:	121a      	asrs	r2, r3, #8
 8000908:	722a      	strb	r2, [r5, #8]
		buf[9] = (msg->msgid >> 16) & 0xFF;
 800090a:	141b      	asrs	r3, r3, #16
 800090c:	726b      	strb	r3, [r5, #9]
		memcpy(&buf[10], _MAV_PAYLOAD(msg), length);
 800090e:	4622      	mov	r2, r4
 8000910:	a938      	add	r1, sp, #224	; 0xe0
 8000912:	f105 000a 	add.w	r0, r5, #10
 8000916:	f006 fe56 	bl	80075c6 <memcpy>
		ck = buf + header_len + 1 + (uint16_t)length;
 800091a:	f104 020a 	add.w	r2, r4, #10
 800091e:	18ab      	adds	r3, r5, r2
		signature_len = (msg->incompat_flags & MAVLINK_IFLAG_SIGNED)?MAVLINK_SIGNATURE_BLOCK_LEN:0;
 8000920:	f016 0f01 	tst.w	r6, #1
 8000924:	f041 84a1 	bne.w	800226a <mouseDriver_sendMsg+0x1b7a>
		header_len = MAVLINK_CORE_HEADER_LEN;
 8000928:	2109      	movs	r1, #9
	}
	ck[0] = (uint8_t)(msg->checksum & 0xFF);
 800092a:	f8bd 20d4 	ldrh.w	r2, [sp, #212]	; 0xd4
 800092e:	701a      	strb	r2, [r3, #0]
	ck[1] = (uint8_t)(msg->checksum >> 8);
 8000930:	0a12      	lsrs	r2, r2, #8
 8000932:	705a      	strb	r2, [r3, #1]
 8000934:	2300      	movs	r3, #0
	if (signature_len > 0) {
		memcpy(&ck[2], msg->signature, signature_len);
	}

	return header_len + 1 + 2 + (uint16_t)length + (uint16_t)signature_len;
 8000936:	4421      	add	r1, r4
 8000938:	3103      	adds	r1, #3
 800093a:	4419      	add	r1, r3
			main_transmit_buffer(outBuffer, msg_size);
 800093c:	b289      	uxth	r1, r1
 800093e:	4814      	ldr	r0, [pc, #80]	; (8000990 <mouseDriver_sendMsg+0x2a0>)
 8000940:	f001 ff1c 	bl	800277c <main_transmit_buffer>
}
 8000944:	b07e      	add	sp, #504	; 0x1f8
 8000946:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	bool signing = 	(!mavlink1) && status->signing && (status->signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING);
 800094a:	2000      	movs	r0, #0
 800094c:	e70b      	b.n	8000766 <mouseDriver_sendMsg+0x76>
	while (length > 1 && payload[length-1] == 0) {
 800094e:	2305      	movs	r3, #5
 8000950:	e721      	b.n	8000796 <mouseDriver_sendMsg+0xa6>
		length--;
 8000952:	2304      	movs	r3, #4
 8000954:	e71f      	b.n	8000796 <mouseDriver_sendMsg+0xa6>
 8000956:	2303      	movs	r3, #3
 8000958:	e71d      	b.n	8000796 <mouseDriver_sendMsg+0xa6>
	if (signing) {
 800095a:	240a      	movs	r4, #10
 800095c:	e736      	b.n	80007cc <mouseDriver_sendMsg+0xdc>
		buf[2] = msg->incompat_flags;
 800095e:	f89d 30d8 	ldrb.w	r3, [sp, #216]	; 0xd8
 8000962:	f88d 3016 	strb.w	r3, [sp, #22]
		buf[3] = msg->compat_flags;
 8000966:	2300      	movs	r3, #0
 8000968:	f88d 3017 	strb.w	r3, [sp, #23]
		buf[4] = msg->seq;
 800096c:	f88d 2018 	strb.w	r2, [sp, #24]
		buf[5] = msg->sysid;
 8000970:	f88d 3019 	strb.w	r3, [sp, #25]
		buf[6] = msg->compid;
 8000974:	f88d 301a 	strb.w	r3, [sp, #26]
		buf[7] = msg->msgid & 0xFF;
 8000978:	f88d 301b 	strb.w	r3, [sp, #27]
		buf[8] = (msg->msgid >> 8) & 0xFF;
 800097c:	f88d 301c 	strb.w	r3, [sp, #28]
		buf[9] = (msg->msgid >> 16) & 0xFF;
 8000980:	f88d 301d 	strb.w	r3, [sp, #29]
 8000984:	e740      	b.n	8000808 <mouseDriver_sendMsg+0x118>
 8000986:	bf00      	nop
 8000988:	2000002d 	.word	0x2000002d
 800098c:	20000058 	.word	0x20000058
 8000990:	200000b8 	.word	0x200000b8
		mavlink_sign_packet(status->signing,
 8000994:	4b7b      	ldr	r3, [pc, #492]	; (8000b84 <mouseDriver_sendMsg+0x494>)
 8000996:	691d      	ldr	r5, [r3, #16]
	if (signing == NULL || !(signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING)) {
 8000998:	2d00      	cmp	r5, #0
 800099a:	d083      	beq.n	80008a4 <mouseDriver_sendMsg+0x1b4>
 800099c:	782a      	ldrb	r2, [r5, #0]
 800099e:	f012 0f01 	tst.w	r2, #1
 80009a2:	f43f af7f 	beq.w	80008a4 <mouseDriver_sendMsg+0x1b4>
				    (const uint8_t *)_MAV_PAYLOAD(msg)+(uint16_t)msg->len);
 80009a6:	f89d 80d7 	ldrb.w	r8, [sp, #215]	; 0xd7
	signature[0] = signing->link_id;
 80009aa:	786a      	ldrb	r2, [r5, #1]
 80009ac:	f88d 21ea 	strb.w	r2, [sp, #490]	; 0x1ea
	tstamp.t64 = signing->timestamp;
 80009b0:	68aa      	ldr	r2, [r5, #8]
 80009b2:	68e9      	ldr	r1, [r5, #12]
 80009b4:	9202      	str	r2, [sp, #8]
 80009b6:	9103      	str	r1, [sp, #12]
	memcpy(&signature[1], tstamp.t8, 6);
 80009b8:	f8cd 21eb 	str.w	r2, [sp, #491]	; 0x1eb
 80009bc:	f8bd 200c 	ldrh.w	r2, [sp, #12]
 80009c0:	f8ad 21ef 	strh.w	r2, [sp, #495]	; 0x1ef
	signing->timestamp++;
 80009c4:	e9d5 0102 	ldrd	r0, r1, [r5, #8]
 80009c8:	1c42      	adds	r2, r0, #1
 80009ca:	f141 0300 	adc.w	r3, r1, #0
 80009ce:	e9c5 2302 	strd	r2, r3, [r5, #8]
    m->sz[1] = 0;
 80009d2:	2700      	movs	r7, #0
 80009d4:	971c      	str	r7, [sp, #112]	; 0x70
    A = 0x6a09e667;
 80009d6:	4a6c      	ldr	r2, [pc, #432]	; (8000b88 <mouseDriver_sendMsg+0x498>)
 80009d8:	921d      	str	r2, [sp, #116]	; 0x74
    B = 0xbb67ae85;
 80009da:	4a6c      	ldr	r2, [pc, #432]	; (8000b8c <mouseDriver_sendMsg+0x49c>)
 80009dc:	921e      	str	r2, [sp, #120]	; 0x78
    C = 0x3c6ef372;
 80009de:	4a6c      	ldr	r2, [pc, #432]	; (8000b90 <mouseDriver_sendMsg+0x4a0>)
 80009e0:	921f      	str	r2, [sp, #124]	; 0x7c
    D = 0xa54ff53a;
 80009e2:	4a6c      	ldr	r2, [pc, #432]	; (8000b94 <mouseDriver_sendMsg+0x4a4>)
 80009e4:	9220      	str	r2, [sp, #128]	; 0x80
    E = 0x510e527f;
 80009e6:	4a6c      	ldr	r2, [pc, #432]	; (8000b98 <mouseDriver_sendMsg+0x4a8>)
 80009e8:	9221      	str	r2, [sp, #132]	; 0x84
    F = 0x9b05688c;
 80009ea:	4a6c      	ldr	r2, [pc, #432]	; (8000b9c <mouseDriver_sendMsg+0x4ac>)
 80009ec:	9222      	str	r2, [sp, #136]	; 0x88
    G = 0x1f83d9ab;
 80009ee:	4a6c      	ldr	r2, [pc, #432]	; (8000ba0 <mouseDriver_sendMsg+0x4b0>)
 80009f0:	9223      	str	r2, [sp, #140]	; 0x8c
    H = 0x5be0cd19;
 80009f2:	f102 5274 	add.w	r2, r2, #1023410176	; 0x3d000000
 80009f6:	f5a2 0223 	sub.w	r2, r2, #10682368	; 0xa30000
 80009fa:	f6a2 4292 	subw	r2, r2, #3218	; 0xc92
 80009fe:	9224      	str	r2, [sp, #144]	; 0x90
    m->sz[0] += len * 8;
 8000a00:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000a04:	921b      	str	r2, [sp, #108]	; 0x6c
	memcpy(m->u.save_bytes + offset, p, l);
 8000a06:	ae25      	add	r6, sp, #148	; 0x94
 8000a08:	f855 0f10 	ldr.w	r0, [r5, #16]!
 8000a0c:	6869      	ldr	r1, [r5, #4]
 8000a0e:	68aa      	ldr	r2, [r5, #8]
 8000a10:	68eb      	ldr	r3, [r5, #12]
 8000a12:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000a14:	6928      	ldr	r0, [r5, #16]
 8000a16:	6969      	ldr	r1, [r5, #20]
 8000a18:	69aa      	ldr	r2, [r5, #24]
 8000a1a:	69eb      	ldr	r3, [r5, #28]
 8000a1c:	c60f      	stmia	r6!, {r0, r1, r2, r3}
	mavlink_sha256_update(&ctx, header, header_len);
 8000a1e:	4622      	mov	r2, r4
 8000a20:	a905      	add	r1, sp, #20
 8000a22:	a81b      	add	r0, sp, #108	; 0x6c
 8000a24:	f7ff fd50 	bl	80004c8 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, packet, packet_len);
 8000a28:	4642      	mov	r2, r8
 8000a2a:	a938      	add	r1, sp, #224	; 0xe0
 8000a2c:	a81b      	add	r0, sp, #108	; 0x6c
 8000a2e:	f7ff fd4b 	bl	80004c8 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, crc, 2);
 8000a32:	2202      	movs	r2, #2
 8000a34:	ab38      	add	r3, sp, #224	; 0xe0
 8000a36:	eb03 0108 	add.w	r1, r3, r8
 8000a3a:	a81b      	add	r0, sp, #108	; 0x6c
 8000a3c:	f7ff fd44 	bl	80004c8 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, signature, 7);
 8000a40:	2207      	movs	r2, #7
 8000a42:	f50d 71f5 	add.w	r1, sp, #490	; 0x1ea
 8000a46:	a81b      	add	r0, sp, #108	; 0x6c
 8000a48:	f7ff fd3e 	bl	80004c8 <mavlink_sha256_update>
  get first 48 bits of final sha256 hash
 */
MAVLINK_HELPER void mavlink_sha256_final_48(mavlink_sha256_ctx *m, uint8_t result[6])
{
    unsigned char zeros[72];
    unsigned offset = (m->sz[0] / 8) % 64;
 8000a4c:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
 8000a4e:	f3c4 05c5 	ubfx	r5, r4, #3, #6
    unsigned int dstart = (120 - offset - 1) % 64 + 1;
 8000a52:	f1c5 0577 	rsb	r5, r5, #119	; 0x77
 8000a56:	f005 053f 	and.w	r5, r5, #63	; 0x3f
    uint8_t *p = (uint8_t *)&m->counter[0];
    
    *zeros = 0x80;
 8000a5a:	2380      	movs	r3, #128	; 0x80
 8000a5c:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
    memset (zeros + 1, 0, sizeof(zeros) - 1);
 8000a60:	2247      	movs	r2, #71	; 0x47
 8000a62:	4639      	mov	r1, r7
 8000a64:	f10d 0025 	add.w	r0, sp, #37	; 0x25
 8000a68:	f006 fdb8 	bl	80075dc <memset>
    zeros[dstart+7] = (m->sz[0] >> 0) & 0xff;
 8000a6c:	ab09      	add	r3, sp, #36	; 0x24
 8000a6e:	442b      	add	r3, r5
 8000a70:	721c      	strb	r4, [r3, #8]
    zeros[dstart+6] = (m->sz[0] >> 8) & 0xff;
 8000a72:	0a22      	lsrs	r2, r4, #8
 8000a74:	71da      	strb	r2, [r3, #7]
    zeros[dstart+5] = (m->sz[0] >> 16) & 0xff;
 8000a76:	0c22      	lsrs	r2, r4, #16
 8000a78:	719a      	strb	r2, [r3, #6]
    zeros[dstart+4] = (m->sz[0] >> 24) & 0xff;
 8000a7a:	0e24      	lsrs	r4, r4, #24
 8000a7c:	715c      	strb	r4, [r3, #5]
    zeros[dstart+3] = (m->sz[1] >> 0) & 0xff;
 8000a7e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8000a80:	711a      	strb	r2, [r3, #4]
    zeros[dstart+2] = (m->sz[1] >> 8) & 0xff;
 8000a82:	0a11      	lsrs	r1, r2, #8
 8000a84:	70d9      	strb	r1, [r3, #3]
    zeros[dstart+1] = (m->sz[1] >> 16) & 0xff;
 8000a86:	0c11      	lsrs	r1, r2, #16
 8000a88:	7099      	strb	r1, [r3, #2]
    zeros[dstart+0] = (m->sz[1] >> 24) & 0xff;
 8000a8a:	0e12      	lsrs	r2, r2, #24
 8000a8c:	705a      	strb	r2, [r3, #1]

    mavlink_sha256_update(m, zeros, dstart + 8);
 8000a8e:	f105 0209 	add.w	r2, r5, #9
 8000a92:	a909      	add	r1, sp, #36	; 0x24
 8000a94:	a81b      	add	r0, sp, #108	; 0x6c
 8000a96:	f7ff fd17 	bl	80004c8 <mavlink_sha256_update>

    // this ordering makes the result consistent with taking the first
    // 6 bytes of more conventional sha256 functions. It assumes
    // little-endian ordering of m->counter
    result[0] = p[3];
 8000a9a:	f89d 3077 	ldrb.w	r3, [sp, #119]	; 0x77
 8000a9e:	f88d 31f1 	strb.w	r3, [sp, #497]	; 0x1f1
    result[1] = p[2];
 8000aa2:	f89d 3076 	ldrb.w	r3, [sp, #118]	; 0x76
 8000aa6:	f88d 31f2 	strb.w	r3, [sp, #498]	; 0x1f2
    result[2] = p[1];
 8000aaa:	f89d 3075 	ldrb.w	r3, [sp, #117]	; 0x75
 8000aae:	f88d 31f3 	strb.w	r3, [sp, #499]	; 0x1f3
    result[3] = p[0];
 8000ab2:	f89d 3074 	ldrb.w	r3, [sp, #116]	; 0x74
 8000ab6:	f88d 31f4 	strb.w	r3, [sp, #500]	; 0x1f4
    result[4] = p[7];
 8000aba:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8000abe:	f88d 31f5 	strb.w	r3, [sp, #501]	; 0x1f5
    result[5] = p[6];
 8000ac2:	f89d 307a 	ldrb.w	r3, [sp, #122]	; 0x7a
 8000ac6:	f88d 31f6 	strb.w	r3, [sp, #502]	; 0x1f6
 8000aca:	e6eb      	b.n	80008a4 <mouseDriver_sendMsg+0x1b4>
		buf[0] = msg->magic;
 8000acc:	4d35      	ldr	r5, [pc, #212]	; (8000ba4 <mouseDriver_sendMsg+0x4b4>)
 8000ace:	23fe      	movs	r3, #254	; 0xfe
 8000ad0:	702b      	strb	r3, [r5, #0]
		buf[1] = length;
 8000ad2:	706c      	strb	r4, [r5, #1]
		buf[2] = msg->seq;
 8000ad4:	f89d 30da 	ldrb.w	r3, [sp, #218]	; 0xda
 8000ad8:	70ab      	strb	r3, [r5, #2]
		buf[3] = msg->sysid;
 8000ada:	f89d 30db 	ldrb.w	r3, [sp, #219]	; 0xdb
 8000ade:	70eb      	strb	r3, [r5, #3]
		buf[4] = msg->compid;
 8000ae0:	f89d 30dc 	ldrb.w	r3, [sp, #220]	; 0xdc
 8000ae4:	712b      	strb	r3, [r5, #4]
		buf[5] = msg->msgid & 0xFF;
 8000ae6:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 8000ae8:	f3c3 2317 	ubfx	r3, r3, #8, #24
 8000aec:	716b      	strb	r3, [r5, #5]
		memcpy(&buf[6], _MAV_PAYLOAD(msg), msg->len);
 8000aee:	4622      	mov	r2, r4
 8000af0:	a938      	add	r1, sp, #224	; 0xe0
 8000af2:	1da8      	adds	r0, r5, #6
 8000af4:	f006 fd67 	bl	80075c6 <memcpy>
		ck = buf + header_len + 1 + (uint16_t)msg->len;
 8000af8:	1da3      	adds	r3, r4, #6
 8000afa:	442b      	add	r3, r5
		header_len = MAVLINK_CORE_HEADER_MAVLINK1_LEN;
 8000afc:	2105      	movs	r1, #5
 8000afe:	e714      	b.n	800092a <mouseDriver_sendMsg+0x23a>
 * @param msg The MAVLink message to compress the data into
 * @param speed_setpoint C-struct to read the message contents from
 */
static inline uint16_t mavlink_msg_speed_setpoint_encode(uint8_t system_id, uint8_t component_id, mavlink_message_t* msg, const mavlink_speed_setpoint_t* speed_setpoint)
{
    return mavlink_msg_speed_setpoint_pack(system_id, component_id, msg, speed_setpoint->setpoint_x, speed_setpoint->setpoint_y);
 8000b00:	4a29      	ldr	r2, [pc, #164]	; (8000ba8 <mouseDriver_sendMsg+0x4b8>)
 8000b02:	6851      	ldr	r1, [r2, #4]
    packet.setpoint_x = setpoint_x;
 8000b04:	ab02      	add	r3, sp, #8
 8000b06:	6812      	ldr	r2, [r2, #0]
 8000b08:	9202      	str	r2, [sp, #8]
    packet.setpoint_y = setpoint_y;
 8000b0a:	9103      	str	r1, [sp, #12]
        memcpy(_MAV_PAYLOAD_NON_CONST(msg), &packet, MAVLINK_MSG_ID_SPEED_SETPOINT_LEN);
 8000b0c:	aa38      	add	r2, sp, #224	; 0xe0
 8000b0e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000b12:	e882 0003 	stmia.w	r2, {r0, r1}
    msg->msgid = MAVLINK_MSG_ID_SPEED_SETPOINT;
 8000b16:	2300      	movs	r3, #0
 8000b18:	2202      	movs	r2, #2
 8000b1a:	f88d 20dd 	strb.w	r2, [sp, #221]	; 0xdd
 8000b1e:	f88d 30de 	strb.w	r3, [sp, #222]	; 0xde
 8000b22:	f88d 30df 	strb.w	r3, [sp, #223]	; 0xdf
	bool mavlink1 = (status->flags & MAVLINK_STATUS_FLAG_OUT_MAVLINK1) != 0;
 8000b26:	4b17      	ldr	r3, [pc, #92]	; (8000b84 <mouseDriver_sendMsg+0x494>)
 8000b28:	7b1b      	ldrb	r3, [r3, #12]
	bool signing = 	(!mavlink1) && status->signing && (status->signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING);
 8000b2a:	ea13 0602 	ands.w	r6, r3, r2
 8000b2e:	d13d      	bne.n	8000bac <mouseDriver_sendMsg+0x4bc>
 8000b30:	4b14      	ldr	r3, [pc, #80]	; (8000b84 <mouseDriver_sendMsg+0x494>)
 8000b32:	691b      	ldr	r3, [r3, #16]
 8000b34:	b123      	cbz	r3, 8000b40 <mouseDriver_sendMsg+0x450>
 8000b36:	781b      	ldrb	r3, [r3, #0]
 8000b38:	f013 0f01 	tst.w	r3, #1
 8000b3c:	f041 843f 	bne.w	80023be <mouseDriver_sendMsg+0x1cce>
		msg->magic = MAVLINK_STX;
 8000b40:	23fd      	movs	r3, #253	; 0xfd
 8000b42:	f88d 30d6 	strb.w	r3, [sp, #214]	; 0xd6
	while (length > 1 && payload[length-1] == 0) {
 8000b46:	f89d 30e7 	ldrb.w	r3, [sp, #231]	; 0xe7
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	f040 80f8 	bne.w	8000d40 <mouseDriver_sendMsg+0x650>
 8000b50:	2000      	movs	r0, #0
 8000b52:	f10d 02e7 	add.w	r2, sp, #231	; 0xe7
		length--;
 8000b56:	2307      	movs	r3, #7
	while (length > 1 && payload[length-1] == 0) {
 8000b58:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
 8000b5c:	b919      	cbnz	r1, 8000b66 <mouseDriver_sendMsg+0x476>
		length--;
 8000b5e:	3b01      	subs	r3, #1
 8000b60:	b2db      	uxtb	r3, r3
	while (length > 1 && payload[length-1] == 0) {
 8000b62:	2b01      	cmp	r3, #1
 8000b64:	d1f8      	bne.n	8000b58 <mouseDriver_sendMsg+0x468>
	msg->len = mavlink1?min_length:_mav_trim_payload(_MAV_PAYLOAD(msg), length);
 8000b66:	f88d 30d7 	strb.w	r3, [sp, #215]	; 0xd7
	msg->sysid = system_id;
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	f88d 20db 	strb.w	r2, [sp, #219]	; 0xdb
	msg->compid = component_id;
 8000b70:	f88d 20dc 	strb.w	r2, [sp, #220]	; 0xdc
	if (signing) {
 8000b74:	2800      	cmp	r0, #0
 8000b76:	f000 80e6 	beq.w	8000d46 <mouseDriver_sendMsg+0x656>
		msg->incompat_flags |= MAVLINK_IFLAG_SIGNED;
 8000b7a:	2201      	movs	r2, #1
 8000b7c:	f88d 20d8 	strb.w	r2, [sp, #216]	; 0xd8
 8000b80:	240a      	movs	r4, #10
 8000b82:	e022      	b.n	8000bca <mouseDriver_sendMsg+0x4da>
 8000b84:	20000058 	.word	0x20000058
 8000b88:	6a09e667 	.word	0x6a09e667
 8000b8c:	bb67ae85 	.word	0xbb67ae85
 8000b90:	3c6ef372 	.word	0x3c6ef372
 8000b94:	a54ff53a 	.word	0xa54ff53a
 8000b98:	510e527f 	.word	0x510e527f
 8000b9c:	9b05688c 	.word	0x9b05688c
 8000ba0:	1f83d9ab 	.word	0x1f83d9ab
 8000ba4:	200000b8 	.word	0x200000b8
 8000ba8:	20000050 	.word	0x20000050
		msg->magic = MAVLINK_STX_MAVLINK1;
 8000bac:	23fe      	movs	r3, #254	; 0xfe
 8000bae:	f88d 30d6 	strb.w	r3, [sp, #214]	; 0xd6
	msg->len = mavlink1?min_length:_mav_trim_payload(_MAV_PAYLOAD(msg), length);
 8000bb2:	2308      	movs	r3, #8
 8000bb4:	f88d 30d7 	strb.w	r3, [sp, #215]	; 0xd7
	msg->sysid = system_id;
 8000bb8:	2000      	movs	r0, #0
 8000bba:	f88d 00db 	strb.w	r0, [sp, #219]	; 0xdb
	msg->compid = component_id;
 8000bbe:	f88d 00dc 	strb.w	r0, [sp, #220]	; 0xdc
		header_len = MAVLINK_CORE_HEADER_MAVLINK1_LEN+1;
 8000bc2:	2406      	movs	r4, #6
	msg->incompat_flags = 0;
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	f88d 20d8 	strb.w	r2, [sp, #216]	; 0xd8
	msg->compat_flags = 0;
 8000bca:	2200      	movs	r2, #0
 8000bcc:	f88d 20d9 	strb.w	r2, [sp, #217]	; 0xd9
	msg->seq = status->current_tx_seq;
 8000bd0:	49c3      	ldr	r1, [pc, #780]	; (8000ee0 <mouseDriver_sendMsg+0x7f0>)
 8000bd2:	798a      	ldrb	r2, [r1, #6]
 8000bd4:	f88d 20da 	strb.w	r2, [sp, #218]	; 0xda
	status->current_tx_seq = status->current_tx_seq + 1;
 8000bd8:	1c55      	adds	r5, r2, #1
 8000bda:	718d      	strb	r5, [r1, #6]
	buf[0] = msg->magic;
 8000bdc:	f89d 10d6 	ldrb.w	r1, [sp, #214]	; 0xd6
 8000be0:	f88d 1014 	strb.w	r1, [sp, #20]
	buf[1] = msg->len;
 8000be4:	f88d 3015 	strb.w	r3, [sp, #21]
	if (mavlink1) {
 8000be8:	2e00      	cmp	r6, #0
 8000bea:	f000 80ae 	beq.w	8000d4a <mouseDriver_sendMsg+0x65a>
		buf[2] = msg->seq;
 8000bee:	f88d 2016 	strb.w	r2, [sp, #22]
		buf[3] = msg->sysid;
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	f88d 3017 	strb.w	r3, [sp, #23]
		buf[4] = msg->compid;
 8000bf8:	f88d 3018 	strb.w	r3, [sp, #24]
		buf[5] = msg->msgid & 0xFF;
 8000bfc:	2302      	movs	r3, #2
 8000bfe:	f88d 3019 	strb.w	r3, [sp, #25]
	while (length--) {
 8000c02:	1ea6      	subs	r6, r4, #2
 8000c04:	b2b6      	uxth	r6, r6
 8000c06:	ab7e      	add	r3, sp, #504	; 0x1f8
 8000c08:	441e      	add	r6, r3
 8000c0a:	f5a6 76f1 	sub.w	r6, r6, #482	; 0x1e2
        *crcAccum = X25_INIT_CRC;
 8000c0e:	f64f 71ff 	movw	r1, #65535	; 0xffff
	while (length--) {
 8000c12:	f10d 0515 	add.w	r5, sp, #21
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 8000c16:	f815 2b01 	ldrb.w	r2, [r5], #1
 8000c1a:	404a      	eors	r2, r1
        tmp ^= (tmp<<4);
 8000c1c:	ea82 1202 	eor.w	r2, r2, r2, lsl #4
 8000c20:	b2d2      	uxtb	r2, r2
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8000c22:	0913      	lsrs	r3, r2, #4
 8000c24:	ea83 2311 	eor.w	r3, r3, r1, lsr #8
 8000c28:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000c2c:	ea83 01c2 	eor.w	r1, r3, r2, lsl #3
	while (length--) {
 8000c30:	42b5      	cmp	r5, r6
 8000c32:	d1f0      	bne.n	8000c16 <mouseDriver_sendMsg+0x526>
	crc_accumulate_buffer(&checksum, _MAV_PAYLOAD(msg), msg->len);
 8000c34:	f89d 70d7 	ldrb.w	r7, [sp, #215]	; 0xd7
 8000c38:	b2ba      	uxth	r2, r7
	while (length--) {
 8000c3a:	1e53      	subs	r3, r2, #1
 8000c3c:	b29b      	uxth	r3, r3
 8000c3e:	b1a2      	cbz	r2, 8000c6a <mouseDriver_sendMsg+0x57a>
 8000c40:	aa7e      	add	r2, sp, #504	; 0x1f8
 8000c42:	4413      	add	r3, r2
 8000c44:	f2a3 1617 	subw	r6, r3, #279	; 0x117
	const uint8_t *p = (const uint8_t *)pBuffer;
 8000c48:	ad38      	add	r5, sp, #224	; 0xe0
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 8000c4a:	f815 3b01 	ldrb.w	r3, [r5], #1
 8000c4e:	404b      	eors	r3, r1
        tmp ^= (tmp<<4);
 8000c50:	ea83 1303 	eor.w	r3, r3, r3, lsl #4
 8000c54:	b2db      	uxtb	r3, r3
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8000c56:	091a      	lsrs	r2, r3, #4
 8000c58:	ea82 2211 	eor.w	r2, r2, r1, lsr #8
 8000c5c:	ea82 2203 	eor.w	r2, r2, r3, lsl #8
 8000c60:	ea82 03c3 	eor.w	r3, r2, r3, lsl #3
 8000c64:	b299      	uxth	r1, r3
	while (length--) {
 8000c66:	42b5      	cmp	r5, r6
 8000c68:	d1ef      	bne.n	8000c4a <mouseDriver_sendMsg+0x55a>
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 8000c6a:	f081 0326 	eor.w	r3, r1, #38	; 0x26
        tmp ^= (tmp<<4);
 8000c6e:	ea83 1203 	eor.w	r2, r3, r3, lsl #4
 8000c72:	b2d2      	uxtb	r2, r2
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8000c74:	0913      	lsrs	r3, r2, #4
 8000c76:	ea83 2311 	eor.w	r3, r3, r1, lsr #8
 8000c7a:	ea83 2302 	eor.w	r3, r3, r2, lsl #8
 8000c7e:	ea83 03c2 	eor.w	r3, r3, r2, lsl #3
 8000c82:	b21b      	sxth	r3, r3
 8000c84:	b29a      	uxth	r2, r3
	mavlink_ck_a(msg) = (uint8_t)(checksum & 0xFF);
 8000c86:	a938      	add	r1, sp, #224	; 0xe0
 8000c88:	55cb      	strb	r3, [r1, r7]
	mavlink_ck_b(msg) = (uint8_t)(checksum >> 8);
 8000c8a:	f89d 30d7 	ldrb.w	r3, [sp, #215]	; 0xd7
 8000c8e:	0a15      	lsrs	r5, r2, #8
 8000c90:	f10d 01e1 	add.w	r1, sp, #225	; 0xe1
 8000c94:	54cd      	strb	r5, [r1, r3]
	msg->checksum = checksum;
 8000c96:	f8ad 20d4 	strh.w	r2, [sp, #212]	; 0xd4
	if (signing) {
 8000c9a:	2800      	cmp	r0, #0
 8000c9c:	d16a      	bne.n	8000d74 <mouseDriver_sendMsg+0x684>
	return msg->len + header_len + 2 + signature_len;
 8000c9e:	f89d 40d7 	ldrb.w	r4, [sp, #215]	; 0xd7
	if (msg->magic == MAVLINK_STX_MAVLINK1) {
 8000ca2:	f89d 10d6 	ldrb.w	r1, [sp, #214]	; 0xd6
 8000ca6:	29fe      	cmp	r1, #254	; 0xfe
 8000ca8:	f000 80ff 	beq.w	8000eaa <mouseDriver_sendMsg+0x7ba>
	while (length > 1 && payload[length-1] == 0) {
 8000cac:	2c01      	cmp	r4, #1
 8000cae:	d911      	bls.n	8000cd4 <mouseDriver_sendMsg+0x5e4>
 8000cb0:	f10d 03df 	add.w	r3, sp, #223	; 0xdf
 8000cb4:	5d1b      	ldrb	r3, [r3, r4]
 8000cb6:	b96b      	cbnz	r3, 8000cd4 <mouseDriver_sendMsg+0x5e4>
 8000cb8:	1e63      	subs	r3, r4, #1
 8000cba:	aa7e      	add	r2, sp, #504	; 0x1f8
 8000cbc:	fa52 f383 	uxtab	r3, r2, r3
 8000cc0:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
		length--;
 8000cc4:	3c01      	subs	r4, #1
 8000cc6:	b2e4      	uxtb	r4, r4
	while (length > 1 && payload[length-1] == 0) {
 8000cc8:	2c01      	cmp	r4, #1
 8000cca:	d003      	beq.n	8000cd4 <mouseDriver_sendMsg+0x5e4>
 8000ccc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8000cd0:	2a00      	cmp	r2, #0
 8000cd2:	d0f7      	beq.n	8000cc4 <mouseDriver_sendMsg+0x5d4>
		buf[0] = msg->magic;
 8000cd4:	4d83      	ldr	r5, [pc, #524]	; (8000ee4 <mouseDriver_sendMsg+0x7f4>)
 8000cd6:	7029      	strb	r1, [r5, #0]
		buf[1] = length;
 8000cd8:	706c      	strb	r4, [r5, #1]
		buf[2] = msg->incompat_flags;
 8000cda:	f89d 60d8 	ldrb.w	r6, [sp, #216]	; 0xd8
 8000cde:	70ae      	strb	r6, [r5, #2]
		buf[3] = msg->compat_flags;
 8000ce0:	f89d 30d9 	ldrb.w	r3, [sp, #217]	; 0xd9
 8000ce4:	70eb      	strb	r3, [r5, #3]
		buf[4] = msg->seq;
 8000ce6:	f89d 30da 	ldrb.w	r3, [sp, #218]	; 0xda
 8000cea:	712b      	strb	r3, [r5, #4]
		buf[5] = msg->sysid;
 8000cec:	f89d 30db 	ldrb.w	r3, [sp, #219]	; 0xdb
 8000cf0:	716b      	strb	r3, [r5, #5]
		buf[6] = msg->compid;
 8000cf2:	f89d 30dc 	ldrb.w	r3, [sp, #220]	; 0xdc
 8000cf6:	71ab      	strb	r3, [r5, #6]
		buf[7] = msg->msgid & 0xFF;
 8000cf8:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 8000cfa:	f3c3 2317 	ubfx	r3, r3, #8, #24
 8000cfe:	71eb      	strb	r3, [r5, #7]
		buf[8] = (msg->msgid >> 8) & 0xFF;
 8000d00:	121a      	asrs	r2, r3, #8
 8000d02:	722a      	strb	r2, [r5, #8]
		buf[9] = (msg->msgid >> 16) & 0xFF;
 8000d04:	141b      	asrs	r3, r3, #16
 8000d06:	726b      	strb	r3, [r5, #9]
		memcpy(&buf[10], _MAV_PAYLOAD(msg), length);
 8000d08:	4622      	mov	r2, r4
 8000d0a:	a938      	add	r1, sp, #224	; 0xe0
 8000d0c:	f105 000a 	add.w	r0, r5, #10
 8000d10:	f006 fc59 	bl	80075c6 <memcpy>
		ck = buf + header_len + 1 + (uint16_t)length;
 8000d14:	f104 020a 	add.w	r2, r4, #10
 8000d18:	18ab      	adds	r3, r5, r2
		signature_len = (msg->incompat_flags & MAVLINK_IFLAG_SIGNED)?MAVLINK_SIGNATURE_BLOCK_LEN:0;
 8000d1a:	f016 0f01 	tst.w	r6, #1
 8000d1e:	f041 82bb 	bne.w	8002298 <mouseDriver_sendMsg+0x1ba8>
		header_len = MAVLINK_CORE_HEADER_LEN;
 8000d22:	2109      	movs	r1, #9
	ck[0] = (uint8_t)(msg->checksum & 0xFF);
 8000d24:	f8bd 20d4 	ldrh.w	r2, [sp, #212]	; 0xd4
 8000d28:	701a      	strb	r2, [r3, #0]
	ck[1] = (uint8_t)(msg->checksum >> 8);
 8000d2a:	0a12      	lsrs	r2, r2, #8
 8000d2c:	705a      	strb	r2, [r3, #1]
 8000d2e:	2300      	movs	r3, #0
	return header_len + 1 + 2 + (uint16_t)length + (uint16_t)signature_len;
 8000d30:	4421      	add	r1, r4
 8000d32:	3103      	adds	r1, #3
 8000d34:	4419      	add	r1, r3
			main_transmit_buffer(outBuffer, msg_size);
 8000d36:	b289      	uxth	r1, r1
 8000d38:	486a      	ldr	r0, [pc, #424]	; (8000ee4 <mouseDriver_sendMsg+0x7f4>)
 8000d3a:	f001 fd1f 	bl	800277c <main_transmit_buffer>
			break;
 8000d3e:	e601      	b.n	8000944 <mouseDriver_sendMsg+0x254>
	while (length > 1 && payload[length-1] == 0) {
 8000d40:	2000      	movs	r0, #0
 8000d42:	2308      	movs	r3, #8
 8000d44:	e70f      	b.n	8000b66 <mouseDriver_sendMsg+0x476>
	if (signing) {
 8000d46:	240a      	movs	r4, #10
 8000d48:	e73c      	b.n	8000bc4 <mouseDriver_sendMsg+0x4d4>
		buf[2] = msg->incompat_flags;
 8000d4a:	f89d 30d8 	ldrb.w	r3, [sp, #216]	; 0xd8
 8000d4e:	f88d 3016 	strb.w	r3, [sp, #22]
		buf[3] = msg->compat_flags;
 8000d52:	2300      	movs	r3, #0
 8000d54:	f88d 3017 	strb.w	r3, [sp, #23]
		buf[4] = msg->seq;
 8000d58:	f88d 2018 	strb.w	r2, [sp, #24]
		buf[5] = msg->sysid;
 8000d5c:	f88d 3019 	strb.w	r3, [sp, #25]
		buf[6] = msg->compid;
 8000d60:	f88d 301a 	strb.w	r3, [sp, #26]
		buf[7] = msg->msgid & 0xFF;
 8000d64:	2202      	movs	r2, #2
 8000d66:	f88d 201b 	strb.w	r2, [sp, #27]
		buf[8] = (msg->msgid >> 8) & 0xFF;
 8000d6a:	f88d 301c 	strb.w	r3, [sp, #28]
		buf[9] = (msg->msgid >> 16) & 0xFF;
 8000d6e:	f88d 301d 	strb.w	r3, [sp, #29]
 8000d72:	e746      	b.n	8000c02 <mouseDriver_sendMsg+0x512>
		mavlink_sign_packet(status->signing,
 8000d74:	4b5a      	ldr	r3, [pc, #360]	; (8000ee0 <mouseDriver_sendMsg+0x7f0>)
 8000d76:	691d      	ldr	r5, [r3, #16]
	if (signing == NULL || !(signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING)) {
 8000d78:	2d00      	cmp	r5, #0
 8000d7a:	d090      	beq.n	8000c9e <mouseDriver_sendMsg+0x5ae>
 8000d7c:	782a      	ldrb	r2, [r5, #0]
 8000d7e:	f012 0f01 	tst.w	r2, #1
 8000d82:	d08c      	beq.n	8000c9e <mouseDriver_sendMsg+0x5ae>
				    (const uint8_t *)_MAV_PAYLOAD(msg)+(uint16_t)msg->len);
 8000d84:	f89d 80d7 	ldrb.w	r8, [sp, #215]	; 0xd7
	signature[0] = signing->link_id;
 8000d88:	786a      	ldrb	r2, [r5, #1]
 8000d8a:	f88d 21ea 	strb.w	r2, [sp, #490]	; 0x1ea
	tstamp.t64 = signing->timestamp;
 8000d8e:	68aa      	ldr	r2, [r5, #8]
 8000d90:	68e9      	ldr	r1, [r5, #12]
 8000d92:	9200      	str	r2, [sp, #0]
 8000d94:	9101      	str	r1, [sp, #4]
	memcpy(&signature[1], tstamp.t8, 6);
 8000d96:	f8cd 21eb 	str.w	r2, [sp, #491]	; 0x1eb
 8000d9a:	f8bd 2004 	ldrh.w	r2, [sp, #4]
 8000d9e:	f8ad 21ef 	strh.w	r2, [sp, #495]	; 0x1ef
	signing->timestamp++;
 8000da2:	e9d5 0102 	ldrd	r0, r1, [r5, #8]
 8000da6:	1c42      	adds	r2, r0, #1
 8000da8:	f141 0300 	adc.w	r3, r1, #0
 8000dac:	e9c5 2302 	strd	r2, r3, [r5, #8]
    m->sz[1] = 0;
 8000db0:	2700      	movs	r7, #0
 8000db2:	971c      	str	r7, [sp, #112]	; 0x70
    A = 0x6a09e667;
 8000db4:	4a4c      	ldr	r2, [pc, #304]	; (8000ee8 <mouseDriver_sendMsg+0x7f8>)
 8000db6:	921d      	str	r2, [sp, #116]	; 0x74
    B = 0xbb67ae85;
 8000db8:	4a4c      	ldr	r2, [pc, #304]	; (8000eec <mouseDriver_sendMsg+0x7fc>)
 8000dba:	921e      	str	r2, [sp, #120]	; 0x78
    C = 0x3c6ef372;
 8000dbc:	4a4c      	ldr	r2, [pc, #304]	; (8000ef0 <mouseDriver_sendMsg+0x800>)
 8000dbe:	921f      	str	r2, [sp, #124]	; 0x7c
    D = 0xa54ff53a;
 8000dc0:	4a4c      	ldr	r2, [pc, #304]	; (8000ef4 <mouseDriver_sendMsg+0x804>)
 8000dc2:	9220      	str	r2, [sp, #128]	; 0x80
    E = 0x510e527f;
 8000dc4:	4a4c      	ldr	r2, [pc, #304]	; (8000ef8 <mouseDriver_sendMsg+0x808>)
 8000dc6:	9221      	str	r2, [sp, #132]	; 0x84
    F = 0x9b05688c;
 8000dc8:	4a4c      	ldr	r2, [pc, #304]	; (8000efc <mouseDriver_sendMsg+0x80c>)
 8000dca:	9222      	str	r2, [sp, #136]	; 0x88
    G = 0x1f83d9ab;
 8000dcc:	4a4c      	ldr	r2, [pc, #304]	; (8000f00 <mouseDriver_sendMsg+0x810>)
 8000dce:	9223      	str	r2, [sp, #140]	; 0x8c
    H = 0x5be0cd19;
 8000dd0:	f102 5274 	add.w	r2, r2, #1023410176	; 0x3d000000
 8000dd4:	f5a2 0223 	sub.w	r2, r2, #10682368	; 0xa30000
 8000dd8:	f6a2 4292 	subw	r2, r2, #3218	; 0xc92
 8000ddc:	9224      	str	r2, [sp, #144]	; 0x90
    m->sz[0] += len * 8;
 8000dde:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000de2:	921b      	str	r2, [sp, #108]	; 0x6c
	memcpy(m->u.save_bytes + offset, p, l);
 8000de4:	ae25      	add	r6, sp, #148	; 0x94
 8000de6:	f855 0f10 	ldr.w	r0, [r5, #16]!
 8000dea:	6869      	ldr	r1, [r5, #4]
 8000dec:	68aa      	ldr	r2, [r5, #8]
 8000dee:	68eb      	ldr	r3, [r5, #12]
 8000df0:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000df2:	6928      	ldr	r0, [r5, #16]
 8000df4:	6969      	ldr	r1, [r5, #20]
 8000df6:	69aa      	ldr	r2, [r5, #24]
 8000df8:	69eb      	ldr	r3, [r5, #28]
 8000dfa:	c60f      	stmia	r6!, {r0, r1, r2, r3}
	mavlink_sha256_update(&ctx, header, header_len);
 8000dfc:	4622      	mov	r2, r4
 8000dfe:	a905      	add	r1, sp, #20
 8000e00:	a81b      	add	r0, sp, #108	; 0x6c
 8000e02:	f7ff fb61 	bl	80004c8 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, packet, packet_len);
 8000e06:	4642      	mov	r2, r8
 8000e08:	a938      	add	r1, sp, #224	; 0xe0
 8000e0a:	a81b      	add	r0, sp, #108	; 0x6c
 8000e0c:	f7ff fb5c 	bl	80004c8 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, crc, 2);
 8000e10:	2202      	movs	r2, #2
 8000e12:	ab38      	add	r3, sp, #224	; 0xe0
 8000e14:	eb03 0108 	add.w	r1, r3, r8
 8000e18:	a81b      	add	r0, sp, #108	; 0x6c
 8000e1a:	f7ff fb55 	bl	80004c8 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, signature, 7);
 8000e1e:	2207      	movs	r2, #7
 8000e20:	f50d 71f5 	add.w	r1, sp, #490	; 0x1ea
 8000e24:	a81b      	add	r0, sp, #108	; 0x6c
 8000e26:	f7ff fb4f 	bl	80004c8 <mavlink_sha256_update>
    unsigned offset = (m->sz[0] / 8) % 64;
 8000e2a:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
 8000e2c:	f3c4 05c5 	ubfx	r5, r4, #3, #6
    unsigned int dstart = (120 - offset - 1) % 64 + 1;
 8000e30:	f1c5 0577 	rsb	r5, r5, #119	; 0x77
 8000e34:	f005 053f 	and.w	r5, r5, #63	; 0x3f
    *zeros = 0x80;
 8000e38:	2380      	movs	r3, #128	; 0x80
 8000e3a:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
    memset (zeros + 1, 0, sizeof(zeros) - 1);
 8000e3e:	2247      	movs	r2, #71	; 0x47
 8000e40:	4639      	mov	r1, r7
 8000e42:	f10d 0025 	add.w	r0, sp, #37	; 0x25
 8000e46:	f006 fbc9 	bl	80075dc <memset>
    zeros[dstart+7] = (m->sz[0] >> 0) & 0xff;
 8000e4a:	ab09      	add	r3, sp, #36	; 0x24
 8000e4c:	442b      	add	r3, r5
 8000e4e:	721c      	strb	r4, [r3, #8]
    zeros[dstart+6] = (m->sz[0] >> 8) & 0xff;
 8000e50:	0a22      	lsrs	r2, r4, #8
 8000e52:	71da      	strb	r2, [r3, #7]
    zeros[dstart+5] = (m->sz[0] >> 16) & 0xff;
 8000e54:	0c22      	lsrs	r2, r4, #16
 8000e56:	719a      	strb	r2, [r3, #6]
    zeros[dstart+4] = (m->sz[0] >> 24) & 0xff;
 8000e58:	0e24      	lsrs	r4, r4, #24
 8000e5a:	715c      	strb	r4, [r3, #5]
    zeros[dstart+3] = (m->sz[1] >> 0) & 0xff;
 8000e5c:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8000e5e:	711a      	strb	r2, [r3, #4]
    zeros[dstart+2] = (m->sz[1] >> 8) & 0xff;
 8000e60:	0a11      	lsrs	r1, r2, #8
 8000e62:	70d9      	strb	r1, [r3, #3]
    zeros[dstart+1] = (m->sz[1] >> 16) & 0xff;
 8000e64:	0c11      	lsrs	r1, r2, #16
 8000e66:	7099      	strb	r1, [r3, #2]
    zeros[dstart+0] = (m->sz[1] >> 24) & 0xff;
 8000e68:	0e12      	lsrs	r2, r2, #24
 8000e6a:	705a      	strb	r2, [r3, #1]
    mavlink_sha256_update(m, zeros, dstart + 8);
 8000e6c:	f105 0209 	add.w	r2, r5, #9
 8000e70:	a909      	add	r1, sp, #36	; 0x24
 8000e72:	a81b      	add	r0, sp, #108	; 0x6c
 8000e74:	f7ff fb28 	bl	80004c8 <mavlink_sha256_update>
    result[0] = p[3];
 8000e78:	f89d 3077 	ldrb.w	r3, [sp, #119]	; 0x77
 8000e7c:	f88d 31f1 	strb.w	r3, [sp, #497]	; 0x1f1
    result[1] = p[2];
 8000e80:	f89d 3076 	ldrb.w	r3, [sp, #118]	; 0x76
 8000e84:	f88d 31f2 	strb.w	r3, [sp, #498]	; 0x1f2
    result[2] = p[1];
 8000e88:	f89d 3075 	ldrb.w	r3, [sp, #117]	; 0x75
 8000e8c:	f88d 31f3 	strb.w	r3, [sp, #499]	; 0x1f3
    result[3] = p[0];
 8000e90:	f89d 3074 	ldrb.w	r3, [sp, #116]	; 0x74
 8000e94:	f88d 31f4 	strb.w	r3, [sp, #500]	; 0x1f4
    result[4] = p[7];
 8000e98:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8000e9c:	f88d 31f5 	strb.w	r3, [sp, #501]	; 0x1f5
    result[5] = p[6];
 8000ea0:	f89d 307a 	ldrb.w	r3, [sp, #122]	; 0x7a
 8000ea4:	f88d 31f6 	strb.w	r3, [sp, #502]	; 0x1f6
 8000ea8:	e6f9      	b.n	8000c9e <mouseDriver_sendMsg+0x5ae>
		buf[0] = msg->magic;
 8000eaa:	4d0e      	ldr	r5, [pc, #56]	; (8000ee4 <mouseDriver_sendMsg+0x7f4>)
 8000eac:	23fe      	movs	r3, #254	; 0xfe
 8000eae:	702b      	strb	r3, [r5, #0]
		buf[1] = length;
 8000eb0:	706c      	strb	r4, [r5, #1]
		buf[2] = msg->seq;
 8000eb2:	f89d 30da 	ldrb.w	r3, [sp, #218]	; 0xda
 8000eb6:	70ab      	strb	r3, [r5, #2]
		buf[3] = msg->sysid;
 8000eb8:	f89d 30db 	ldrb.w	r3, [sp, #219]	; 0xdb
 8000ebc:	70eb      	strb	r3, [r5, #3]
		buf[4] = msg->compid;
 8000ebe:	f89d 30dc 	ldrb.w	r3, [sp, #220]	; 0xdc
 8000ec2:	712b      	strb	r3, [r5, #4]
		buf[5] = msg->msgid & 0xFF;
 8000ec4:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 8000ec6:	f3c3 2317 	ubfx	r3, r3, #8, #24
 8000eca:	716b      	strb	r3, [r5, #5]
		memcpy(&buf[6], _MAV_PAYLOAD(msg), msg->len);
 8000ecc:	4622      	mov	r2, r4
 8000ece:	a938      	add	r1, sp, #224	; 0xe0
 8000ed0:	1da8      	adds	r0, r5, #6
 8000ed2:	f006 fb78 	bl	80075c6 <memcpy>
		ck = buf + header_len + 1 + (uint16_t)msg->len;
 8000ed6:	1da3      	adds	r3, r4, #6
 8000ed8:	442b      	add	r3, r5
		header_len = MAVLINK_CORE_HEADER_MAVLINK1_LEN;
 8000eda:	2105      	movs	r1, #5
 8000edc:	e722      	b.n	8000d24 <mouseDriver_sendMsg+0x634>
 8000ede:	bf00      	nop
 8000ee0:	20000058 	.word	0x20000058
 8000ee4:	200000b8 	.word	0x200000b8
 8000ee8:	6a09e667 	.word	0x6a09e667
 8000eec:	bb67ae85 	.word	0xbb67ae85
 8000ef0:	3c6ef372 	.word	0x3c6ef372
 8000ef4:	a54ff53a 	.word	0xa54ff53a
 8000ef8:	510e527f 	.word	0x510e527f
 8000efc:	9b05688c 	.word	0x9b05688c
 8000f00:	1f83d9ab 	.word	0x1f83d9ab
 * @param msg The MAVLink message to compress the data into
 * @param motor_setpoint C-struct to read the message contents from
 */
static inline uint16_t mavlink_msg_motor_setpoint_encode(uint8_t system_id, uint8_t component_id, mavlink_message_t* msg, const mavlink_motor_setpoint_t* motor_setpoint)
{
    return mavlink_msg_motor_setpoint_pack(system_id, component_id, msg, motor_setpoint->time, motor_setpoint->motor_x, motor_setpoint->motor_y);
 8000f04:	4a93      	ldr	r2, [pc, #588]	; (8001154 <mouseDriver_sendMsg+0xa64>)
 8000f06:	6850      	ldr	r0, [r2, #4]
 8000f08:	6891      	ldr	r1, [r2, #8]
    packet.time = time;
 8000f0a:	ab05      	add	r3, sp, #20
 8000f0c:	6812      	ldr	r2, [r2, #0]
 8000f0e:	9205      	str	r2, [sp, #20]
    packet.motor_x = motor_x;
 8000f10:	9006      	str	r0, [sp, #24]
    packet.motor_y = motor_y;
 8000f12:	9107      	str	r1, [sp, #28]
        memcpy(_MAV_PAYLOAD_NON_CONST(msg), &packet, MAVLINK_MSG_ID_MOTOR_SETPOINT_LEN);
 8000f14:	ac38      	add	r4, sp, #224	; 0xe0
 8000f16:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000f1a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    msg->msgid = MAVLINK_MSG_ID_MOTOR_SETPOINT;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	2204      	movs	r2, #4
 8000f22:	f88d 20dd 	strb.w	r2, [sp, #221]	; 0xdd
 8000f26:	f88d 30de 	strb.w	r3, [sp, #222]	; 0xde
 8000f2a:	f88d 30df 	strb.w	r3, [sp, #223]	; 0xdf
	bool mavlink1 = (status->flags & MAVLINK_STATUS_FLAG_OUT_MAVLINK1) != 0;
 8000f2e:	4b8a      	ldr	r3, [pc, #552]	; (8001158 <mouseDriver_sendMsg+0xa68>)
 8000f30:	7b1b      	ldrb	r3, [r3, #12]
	bool signing = 	(!mavlink1) && status->signing && (status->signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING);
 8000f32:	f013 0602 	ands.w	r6, r3, #2
 8000f36:	d129      	bne.n	8000f8c <mouseDriver_sendMsg+0x89c>
 8000f38:	4b87      	ldr	r3, [pc, #540]	; (8001158 <mouseDriver_sendMsg+0xa68>)
 8000f3a:	691b      	ldr	r3, [r3, #16]
 8000f3c:	b123      	cbz	r3, 8000f48 <mouseDriver_sendMsg+0x858>
 8000f3e:	781b      	ldrb	r3, [r3, #0]
 8000f40:	f013 0f01 	tst.w	r3, #1
 8000f44:	f041 8250 	bne.w	80023e8 <mouseDriver_sendMsg+0x1cf8>
		msg->magic = MAVLINK_STX;
 8000f48:	23fd      	movs	r3, #253	; 0xfd
 8000f4a:	f88d 30d6 	strb.w	r3, [sp, #214]	; 0xd6
	while (length > 1 && payload[length-1] == 0) {
 8000f4e:	f89d 30eb 	ldrb.w	r3, [sp, #235]	; 0xeb
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	f040 80e4 	bne.w	8001120 <mouseDriver_sendMsg+0xa30>
 8000f58:	2000      	movs	r0, #0
 8000f5a:	f10d 02eb 	add.w	r2, sp, #235	; 0xeb
		length--;
 8000f5e:	230b      	movs	r3, #11
	while (length > 1 && payload[length-1] == 0) {
 8000f60:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
 8000f64:	b919      	cbnz	r1, 8000f6e <mouseDriver_sendMsg+0x87e>
		length--;
 8000f66:	3b01      	subs	r3, #1
 8000f68:	b2db      	uxtb	r3, r3
	while (length > 1 && payload[length-1] == 0) {
 8000f6a:	2b01      	cmp	r3, #1
 8000f6c:	d1f8      	bne.n	8000f60 <mouseDriver_sendMsg+0x870>
	msg->len = mavlink1?min_length:_mav_trim_payload(_MAV_PAYLOAD(msg), length);
 8000f6e:	f88d 30d7 	strb.w	r3, [sp, #215]	; 0xd7
	msg->sysid = system_id;
 8000f72:	2200      	movs	r2, #0
 8000f74:	f88d 20db 	strb.w	r2, [sp, #219]	; 0xdb
	msg->compid = component_id;
 8000f78:	f88d 20dc 	strb.w	r2, [sp, #220]	; 0xdc
	if (signing) {
 8000f7c:	2800      	cmp	r0, #0
 8000f7e:	f000 80d2 	beq.w	8001126 <mouseDriver_sendMsg+0xa36>
		msg->incompat_flags |= MAVLINK_IFLAG_SIGNED;
 8000f82:	2201      	movs	r2, #1
 8000f84:	f88d 20d8 	strb.w	r2, [sp, #216]	; 0xd8
 8000f88:	240a      	movs	r4, #10
 8000f8a:	e00e      	b.n	8000faa <mouseDriver_sendMsg+0x8ba>
		msg->magic = MAVLINK_STX_MAVLINK1;
 8000f8c:	23fe      	movs	r3, #254	; 0xfe
 8000f8e:	f88d 30d6 	strb.w	r3, [sp, #214]	; 0xd6
	msg->len = mavlink1?min_length:_mav_trim_payload(_MAV_PAYLOAD(msg), length);
 8000f92:	230c      	movs	r3, #12
 8000f94:	f88d 30d7 	strb.w	r3, [sp, #215]	; 0xd7
	msg->sysid = system_id;
 8000f98:	2000      	movs	r0, #0
 8000f9a:	f88d 00db 	strb.w	r0, [sp, #219]	; 0xdb
	msg->compid = component_id;
 8000f9e:	f88d 00dc 	strb.w	r0, [sp, #220]	; 0xdc
		header_len = MAVLINK_CORE_HEADER_MAVLINK1_LEN+1;
 8000fa2:	2406      	movs	r4, #6
	msg->incompat_flags = 0;
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	f88d 20d8 	strb.w	r2, [sp, #216]	; 0xd8
	msg->compat_flags = 0;
 8000faa:	2200      	movs	r2, #0
 8000fac:	f88d 20d9 	strb.w	r2, [sp, #217]	; 0xd9
	msg->seq = status->current_tx_seq;
 8000fb0:	4969      	ldr	r1, [pc, #420]	; (8001158 <mouseDriver_sendMsg+0xa68>)
 8000fb2:	798a      	ldrb	r2, [r1, #6]
 8000fb4:	f88d 20da 	strb.w	r2, [sp, #218]	; 0xda
	status->current_tx_seq = status->current_tx_seq + 1;
 8000fb8:	1c55      	adds	r5, r2, #1
 8000fba:	718d      	strb	r5, [r1, #6]
	buf[0] = msg->magic;
 8000fbc:	f89d 10d6 	ldrb.w	r1, [sp, #214]	; 0xd6
 8000fc0:	f88d 1008 	strb.w	r1, [sp, #8]
	buf[1] = msg->len;
 8000fc4:	f88d 3009 	strb.w	r3, [sp, #9]
	if (mavlink1) {
 8000fc8:	2e00      	cmp	r6, #0
 8000fca:	f000 80ae 	beq.w	800112a <mouseDriver_sendMsg+0xa3a>
		buf[2] = msg->seq;
 8000fce:	f88d 200a 	strb.w	r2, [sp, #10]
		buf[3] = msg->sysid;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	f88d 300b 	strb.w	r3, [sp, #11]
		buf[4] = msg->compid;
 8000fd8:	f88d 300c 	strb.w	r3, [sp, #12]
		buf[5] = msg->msgid & 0xFF;
 8000fdc:	2304      	movs	r3, #4
 8000fde:	f88d 300d 	strb.w	r3, [sp, #13]
	while (length--) {
 8000fe2:	1ea6      	subs	r6, r4, #2
 8000fe4:	b2b6      	uxth	r6, r6
 8000fe6:	ab7e      	add	r3, sp, #504	; 0x1f8
 8000fe8:	441e      	add	r6, r3
 8000fea:	f5a6 76f7 	sub.w	r6, r6, #494	; 0x1ee
        *crcAccum = X25_INIT_CRC;
 8000fee:	f64f 71ff 	movw	r1, #65535	; 0xffff
	while (length--) {
 8000ff2:	f10d 0509 	add.w	r5, sp, #9
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 8000ff6:	f815 2b01 	ldrb.w	r2, [r5], #1
 8000ffa:	404a      	eors	r2, r1
        tmp ^= (tmp<<4);
 8000ffc:	ea82 1202 	eor.w	r2, r2, r2, lsl #4
 8001000:	b2d2      	uxtb	r2, r2
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8001002:	0913      	lsrs	r3, r2, #4
 8001004:	ea83 2311 	eor.w	r3, r3, r1, lsr #8
 8001008:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800100c:	ea83 01c2 	eor.w	r1, r3, r2, lsl #3
	while (length--) {
 8001010:	42b5      	cmp	r5, r6
 8001012:	d1f0      	bne.n	8000ff6 <mouseDriver_sendMsg+0x906>
	crc_accumulate_buffer(&checksum, _MAV_PAYLOAD(msg), msg->len);
 8001014:	f89d 70d7 	ldrb.w	r7, [sp, #215]	; 0xd7
 8001018:	b2ba      	uxth	r2, r7
	while (length--) {
 800101a:	1e53      	subs	r3, r2, #1
 800101c:	b29b      	uxth	r3, r3
 800101e:	b1a2      	cbz	r2, 800104a <mouseDriver_sendMsg+0x95a>
 8001020:	aa7e      	add	r2, sp, #504	; 0x1f8
 8001022:	4413      	add	r3, r2
 8001024:	f2a3 1617 	subw	r6, r3, #279	; 0x117
	const uint8_t *p = (const uint8_t *)pBuffer;
 8001028:	ad38      	add	r5, sp, #224	; 0xe0
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 800102a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800102e:	404b      	eors	r3, r1
        tmp ^= (tmp<<4);
 8001030:	ea83 1303 	eor.w	r3, r3, r3, lsl #4
 8001034:	b2db      	uxtb	r3, r3
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8001036:	091a      	lsrs	r2, r3, #4
 8001038:	ea82 2211 	eor.w	r2, r2, r1, lsr #8
 800103c:	ea82 2203 	eor.w	r2, r2, r3, lsl #8
 8001040:	ea82 03c3 	eor.w	r3, r2, r3, lsl #3
 8001044:	b299      	uxth	r1, r3
	while (length--) {
 8001046:	42b5      	cmp	r5, r6
 8001048:	d1ef      	bne.n	800102a <mouseDriver_sendMsg+0x93a>
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 800104a:	f081 0370 	eor.w	r3, r1, #112	; 0x70
        tmp ^= (tmp<<4);
 800104e:	ea83 1203 	eor.w	r2, r3, r3, lsl #4
 8001052:	b2d2      	uxtb	r2, r2
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8001054:	0913      	lsrs	r3, r2, #4
 8001056:	ea83 2311 	eor.w	r3, r3, r1, lsr #8
 800105a:	ea83 2302 	eor.w	r3, r3, r2, lsl #8
 800105e:	ea83 03c2 	eor.w	r3, r3, r2, lsl #3
 8001062:	b21b      	sxth	r3, r3
 8001064:	b29a      	uxth	r2, r3
	mavlink_ck_a(msg) = (uint8_t)(checksum & 0xFF);
 8001066:	a938      	add	r1, sp, #224	; 0xe0
 8001068:	55cb      	strb	r3, [r1, r7]
	mavlink_ck_b(msg) = (uint8_t)(checksum >> 8);
 800106a:	f89d 30d7 	ldrb.w	r3, [sp, #215]	; 0xd7
 800106e:	0a15      	lsrs	r5, r2, #8
 8001070:	f10d 01e1 	add.w	r1, sp, #225	; 0xe1
 8001074:	54cd      	strb	r5, [r1, r3]
	msg->checksum = checksum;
 8001076:	f8ad 20d4 	strh.w	r2, [sp, #212]	; 0xd4
	if (signing) {
 800107a:	2800      	cmp	r0, #0
 800107c:	d170      	bne.n	8001160 <mouseDriver_sendMsg+0xa70>
	return msg->len + header_len + 2 + signature_len;
 800107e:	f89d 40d7 	ldrb.w	r4, [sp, #215]	; 0xd7
	if (msg->magic == MAVLINK_STX_MAVLINK1) {
 8001082:	f89d 10d6 	ldrb.w	r1, [sp, #214]	; 0xd6
 8001086:	29fe      	cmp	r1, #254	; 0xfe
 8001088:	f000 8105 	beq.w	8001296 <mouseDriver_sendMsg+0xba6>
	while (length > 1 && payload[length-1] == 0) {
 800108c:	2c01      	cmp	r4, #1
 800108e:	d911      	bls.n	80010b4 <mouseDriver_sendMsg+0x9c4>
 8001090:	f10d 03df 	add.w	r3, sp, #223	; 0xdf
 8001094:	5d1b      	ldrb	r3, [r3, r4]
 8001096:	b96b      	cbnz	r3, 80010b4 <mouseDriver_sendMsg+0x9c4>
 8001098:	1e63      	subs	r3, r4, #1
 800109a:	aa7e      	add	r2, sp, #504	; 0x1f8
 800109c:	fa52 f383 	uxtab	r3, r2, r3
 80010a0:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
		length--;
 80010a4:	3c01      	subs	r4, #1
 80010a6:	b2e4      	uxtb	r4, r4
	while (length > 1 && payload[length-1] == 0) {
 80010a8:	2c01      	cmp	r4, #1
 80010aa:	d003      	beq.n	80010b4 <mouseDriver_sendMsg+0x9c4>
 80010ac:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80010b0:	2a00      	cmp	r2, #0
 80010b2:	d0f7      	beq.n	80010a4 <mouseDriver_sendMsg+0x9b4>
		buf[0] = msg->magic;
 80010b4:	4d29      	ldr	r5, [pc, #164]	; (800115c <mouseDriver_sendMsg+0xa6c>)
 80010b6:	7029      	strb	r1, [r5, #0]
		buf[1] = length;
 80010b8:	706c      	strb	r4, [r5, #1]
		buf[2] = msg->incompat_flags;
 80010ba:	f89d 60d8 	ldrb.w	r6, [sp, #216]	; 0xd8
 80010be:	70ae      	strb	r6, [r5, #2]
		buf[3] = msg->compat_flags;
 80010c0:	f89d 30d9 	ldrb.w	r3, [sp, #217]	; 0xd9
 80010c4:	70eb      	strb	r3, [r5, #3]
		buf[4] = msg->seq;
 80010c6:	f89d 30da 	ldrb.w	r3, [sp, #218]	; 0xda
 80010ca:	712b      	strb	r3, [r5, #4]
		buf[5] = msg->sysid;
 80010cc:	f89d 30db 	ldrb.w	r3, [sp, #219]	; 0xdb
 80010d0:	716b      	strb	r3, [r5, #5]
		buf[6] = msg->compid;
 80010d2:	f89d 30dc 	ldrb.w	r3, [sp, #220]	; 0xdc
 80010d6:	71ab      	strb	r3, [r5, #6]
		buf[7] = msg->msgid & 0xFF;
 80010d8:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 80010da:	f3c3 2317 	ubfx	r3, r3, #8, #24
 80010de:	71eb      	strb	r3, [r5, #7]
		buf[8] = (msg->msgid >> 8) & 0xFF;
 80010e0:	121a      	asrs	r2, r3, #8
 80010e2:	722a      	strb	r2, [r5, #8]
		buf[9] = (msg->msgid >> 16) & 0xFF;
 80010e4:	141b      	asrs	r3, r3, #16
 80010e6:	726b      	strb	r3, [r5, #9]
		memcpy(&buf[10], _MAV_PAYLOAD(msg), length);
 80010e8:	4622      	mov	r2, r4
 80010ea:	a938      	add	r1, sp, #224	; 0xe0
 80010ec:	f105 000a 	add.w	r0, r5, #10
 80010f0:	f006 fa69 	bl	80075c6 <memcpy>
		ck = buf + header_len + 1 + (uint16_t)length;
 80010f4:	f104 020a 	add.w	r2, r4, #10
 80010f8:	18ab      	adds	r3, r5, r2
		signature_len = (msg->incompat_flags & MAVLINK_IFLAG_SIGNED)?MAVLINK_SIGNATURE_BLOCK_LEN:0;
 80010fa:	f016 0f01 	tst.w	r6, #1
 80010fe:	f041 80e2 	bne.w	80022c6 <mouseDriver_sendMsg+0x1bd6>
		header_len = MAVLINK_CORE_HEADER_LEN;
 8001102:	2109      	movs	r1, #9
	ck[0] = (uint8_t)(msg->checksum & 0xFF);
 8001104:	f8bd 20d4 	ldrh.w	r2, [sp, #212]	; 0xd4
 8001108:	701a      	strb	r2, [r3, #0]
	ck[1] = (uint8_t)(msg->checksum >> 8);
 800110a:	0a12      	lsrs	r2, r2, #8
 800110c:	705a      	strb	r2, [r3, #1]
 800110e:	2300      	movs	r3, #0
	return header_len + 1 + 2 + (uint16_t)length + (uint16_t)signature_len;
 8001110:	4421      	add	r1, r4
 8001112:	3103      	adds	r1, #3
 8001114:	4419      	add	r1, r3
			main_transmit_buffer(outBuffer, msg_size);
 8001116:	b289      	uxth	r1, r1
 8001118:	4810      	ldr	r0, [pc, #64]	; (800115c <mouseDriver_sendMsg+0xa6c>)
 800111a:	f001 fb2f 	bl	800277c <main_transmit_buffer>
			break;
 800111e:	e411      	b.n	8000944 <mouseDriver_sendMsg+0x254>
	while (length > 1 && payload[length-1] == 0) {
 8001120:	2000      	movs	r0, #0
 8001122:	230c      	movs	r3, #12
 8001124:	e723      	b.n	8000f6e <mouseDriver_sendMsg+0x87e>
	if (signing) {
 8001126:	240a      	movs	r4, #10
 8001128:	e73c      	b.n	8000fa4 <mouseDriver_sendMsg+0x8b4>
		buf[2] = msg->incompat_flags;
 800112a:	f89d 30d8 	ldrb.w	r3, [sp, #216]	; 0xd8
 800112e:	f88d 300a 	strb.w	r3, [sp, #10]
		buf[3] = msg->compat_flags;
 8001132:	2300      	movs	r3, #0
 8001134:	f88d 300b 	strb.w	r3, [sp, #11]
		buf[4] = msg->seq;
 8001138:	f88d 200c 	strb.w	r2, [sp, #12]
		buf[5] = msg->sysid;
 800113c:	f88d 300d 	strb.w	r3, [sp, #13]
		buf[6] = msg->compid;
 8001140:	f88d 300e 	strb.w	r3, [sp, #14]
		buf[7] = msg->msgid & 0xFF;
 8001144:	2204      	movs	r2, #4
 8001146:	f88d 200f 	strb.w	r2, [sp, #15]
		buf[8] = (msg->msgid >> 8) & 0xFF;
 800114a:	f88d 3010 	strb.w	r3, [sp, #16]
		buf[9] = (msg->msgid >> 16) & 0xFF;
 800114e:	f88d 3011 	strb.w	r3, [sp, #17]
 8001152:	e746      	b.n	8000fe2 <mouseDriver_sendMsg+0x8f2>
 8001154:	20000030 	.word	0x20000030
 8001158:	20000058 	.word	0x20000058
 800115c:	200000b8 	.word	0x200000b8
		mavlink_sign_packet(status->signing,
 8001160:	4b7d      	ldr	r3, [pc, #500]	; (8001358 <mouseDriver_sendMsg+0xc68>)
 8001162:	691d      	ldr	r5, [r3, #16]
	if (signing == NULL || !(signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING)) {
 8001164:	2d00      	cmp	r5, #0
 8001166:	d08a      	beq.n	800107e <mouseDriver_sendMsg+0x98e>
 8001168:	782a      	ldrb	r2, [r5, #0]
 800116a:	f012 0f01 	tst.w	r2, #1
 800116e:	d086      	beq.n	800107e <mouseDriver_sendMsg+0x98e>
				    (const uint8_t *)_MAV_PAYLOAD(msg)+(uint16_t)msg->len);
 8001170:	f89d 80d7 	ldrb.w	r8, [sp, #215]	; 0xd7
	signature[0] = signing->link_id;
 8001174:	786a      	ldrb	r2, [r5, #1]
 8001176:	f88d 21ea 	strb.w	r2, [sp, #490]	; 0x1ea
	tstamp.t64 = signing->timestamp;
 800117a:	68aa      	ldr	r2, [r5, #8]
 800117c:	68e9      	ldr	r1, [r5, #12]
 800117e:	9200      	str	r2, [sp, #0]
 8001180:	9101      	str	r1, [sp, #4]
	memcpy(&signature[1], tstamp.t8, 6);
 8001182:	f8cd 21eb 	str.w	r2, [sp, #491]	; 0x1eb
 8001186:	f8bd 2004 	ldrh.w	r2, [sp, #4]
 800118a:	f8ad 21ef 	strh.w	r2, [sp, #495]	; 0x1ef
	signing->timestamp++;
 800118e:	e9d5 0102 	ldrd	r0, r1, [r5, #8]
 8001192:	1c42      	adds	r2, r0, #1
 8001194:	f141 0300 	adc.w	r3, r1, #0
 8001198:	e9c5 2302 	strd	r2, r3, [r5, #8]
    m->sz[1] = 0;
 800119c:	2700      	movs	r7, #0
 800119e:	971c      	str	r7, [sp, #112]	; 0x70
    A = 0x6a09e667;
 80011a0:	4a6e      	ldr	r2, [pc, #440]	; (800135c <mouseDriver_sendMsg+0xc6c>)
 80011a2:	921d      	str	r2, [sp, #116]	; 0x74
    B = 0xbb67ae85;
 80011a4:	4a6e      	ldr	r2, [pc, #440]	; (8001360 <mouseDriver_sendMsg+0xc70>)
 80011a6:	921e      	str	r2, [sp, #120]	; 0x78
    C = 0x3c6ef372;
 80011a8:	4a6e      	ldr	r2, [pc, #440]	; (8001364 <mouseDriver_sendMsg+0xc74>)
 80011aa:	921f      	str	r2, [sp, #124]	; 0x7c
    D = 0xa54ff53a;
 80011ac:	4a6e      	ldr	r2, [pc, #440]	; (8001368 <mouseDriver_sendMsg+0xc78>)
 80011ae:	9220      	str	r2, [sp, #128]	; 0x80
    E = 0x510e527f;
 80011b0:	4a6e      	ldr	r2, [pc, #440]	; (800136c <mouseDriver_sendMsg+0xc7c>)
 80011b2:	9221      	str	r2, [sp, #132]	; 0x84
    F = 0x9b05688c;
 80011b4:	4a6e      	ldr	r2, [pc, #440]	; (8001370 <mouseDriver_sendMsg+0xc80>)
 80011b6:	9222      	str	r2, [sp, #136]	; 0x88
    G = 0x1f83d9ab;
 80011b8:	4a6e      	ldr	r2, [pc, #440]	; (8001374 <mouseDriver_sendMsg+0xc84>)
 80011ba:	9223      	str	r2, [sp, #140]	; 0x8c
    H = 0x5be0cd19;
 80011bc:	f102 5274 	add.w	r2, r2, #1023410176	; 0x3d000000
 80011c0:	f5a2 0223 	sub.w	r2, r2, #10682368	; 0xa30000
 80011c4:	f6a2 4292 	subw	r2, r2, #3218	; 0xc92
 80011c8:	9224      	str	r2, [sp, #144]	; 0x90
    m->sz[0] += len * 8;
 80011ca:	f44f 7280 	mov.w	r2, #256	; 0x100
 80011ce:	921b      	str	r2, [sp, #108]	; 0x6c
	memcpy(m->u.save_bytes + offset, p, l);
 80011d0:	ae25      	add	r6, sp, #148	; 0x94
 80011d2:	f855 0f10 	ldr.w	r0, [r5, #16]!
 80011d6:	6869      	ldr	r1, [r5, #4]
 80011d8:	68aa      	ldr	r2, [r5, #8]
 80011da:	68eb      	ldr	r3, [r5, #12]
 80011dc:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80011de:	6928      	ldr	r0, [r5, #16]
 80011e0:	6969      	ldr	r1, [r5, #20]
 80011e2:	69aa      	ldr	r2, [r5, #24]
 80011e4:	69eb      	ldr	r3, [r5, #28]
 80011e6:	c60f      	stmia	r6!, {r0, r1, r2, r3}
	mavlink_sha256_update(&ctx, header, header_len);
 80011e8:	4622      	mov	r2, r4
 80011ea:	a902      	add	r1, sp, #8
 80011ec:	a81b      	add	r0, sp, #108	; 0x6c
 80011ee:	f7ff f96b 	bl	80004c8 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, packet, packet_len);
 80011f2:	4642      	mov	r2, r8
 80011f4:	a938      	add	r1, sp, #224	; 0xe0
 80011f6:	a81b      	add	r0, sp, #108	; 0x6c
 80011f8:	f7ff f966 	bl	80004c8 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, crc, 2);
 80011fc:	2202      	movs	r2, #2
 80011fe:	ab38      	add	r3, sp, #224	; 0xe0
 8001200:	eb03 0108 	add.w	r1, r3, r8
 8001204:	a81b      	add	r0, sp, #108	; 0x6c
 8001206:	f7ff f95f 	bl	80004c8 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, signature, 7);
 800120a:	2207      	movs	r2, #7
 800120c:	f50d 71f5 	add.w	r1, sp, #490	; 0x1ea
 8001210:	a81b      	add	r0, sp, #108	; 0x6c
 8001212:	f7ff f959 	bl	80004c8 <mavlink_sha256_update>
    unsigned offset = (m->sz[0] / 8) % 64;
 8001216:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
 8001218:	f3c4 05c5 	ubfx	r5, r4, #3, #6
    unsigned int dstart = (120 - offset - 1) % 64 + 1;
 800121c:	f1c5 0577 	rsb	r5, r5, #119	; 0x77
 8001220:	f005 053f 	and.w	r5, r5, #63	; 0x3f
    *zeros = 0x80;
 8001224:	2380      	movs	r3, #128	; 0x80
 8001226:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
    memset (zeros + 1, 0, sizeof(zeros) - 1);
 800122a:	2247      	movs	r2, #71	; 0x47
 800122c:	4639      	mov	r1, r7
 800122e:	f10d 0025 	add.w	r0, sp, #37	; 0x25
 8001232:	f006 f9d3 	bl	80075dc <memset>
    zeros[dstart+7] = (m->sz[0] >> 0) & 0xff;
 8001236:	ab09      	add	r3, sp, #36	; 0x24
 8001238:	442b      	add	r3, r5
 800123a:	721c      	strb	r4, [r3, #8]
    zeros[dstart+6] = (m->sz[0] >> 8) & 0xff;
 800123c:	0a22      	lsrs	r2, r4, #8
 800123e:	71da      	strb	r2, [r3, #7]
    zeros[dstart+5] = (m->sz[0] >> 16) & 0xff;
 8001240:	0c22      	lsrs	r2, r4, #16
 8001242:	719a      	strb	r2, [r3, #6]
    zeros[dstart+4] = (m->sz[0] >> 24) & 0xff;
 8001244:	0e24      	lsrs	r4, r4, #24
 8001246:	715c      	strb	r4, [r3, #5]
    zeros[dstart+3] = (m->sz[1] >> 0) & 0xff;
 8001248:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800124a:	711a      	strb	r2, [r3, #4]
    zeros[dstart+2] = (m->sz[1] >> 8) & 0xff;
 800124c:	0a11      	lsrs	r1, r2, #8
 800124e:	70d9      	strb	r1, [r3, #3]
    zeros[dstart+1] = (m->sz[1] >> 16) & 0xff;
 8001250:	0c11      	lsrs	r1, r2, #16
 8001252:	7099      	strb	r1, [r3, #2]
    zeros[dstart+0] = (m->sz[1] >> 24) & 0xff;
 8001254:	0e12      	lsrs	r2, r2, #24
 8001256:	705a      	strb	r2, [r3, #1]
    mavlink_sha256_update(m, zeros, dstart + 8);
 8001258:	f105 0209 	add.w	r2, r5, #9
 800125c:	a909      	add	r1, sp, #36	; 0x24
 800125e:	a81b      	add	r0, sp, #108	; 0x6c
 8001260:	f7ff f932 	bl	80004c8 <mavlink_sha256_update>
    result[0] = p[3];
 8001264:	f89d 3077 	ldrb.w	r3, [sp, #119]	; 0x77
 8001268:	f88d 31f1 	strb.w	r3, [sp, #497]	; 0x1f1
    result[1] = p[2];
 800126c:	f89d 3076 	ldrb.w	r3, [sp, #118]	; 0x76
 8001270:	f88d 31f2 	strb.w	r3, [sp, #498]	; 0x1f2
    result[2] = p[1];
 8001274:	f89d 3075 	ldrb.w	r3, [sp, #117]	; 0x75
 8001278:	f88d 31f3 	strb.w	r3, [sp, #499]	; 0x1f3
    result[3] = p[0];
 800127c:	f89d 3074 	ldrb.w	r3, [sp, #116]	; 0x74
 8001280:	f88d 31f4 	strb.w	r3, [sp, #500]	; 0x1f4
    result[4] = p[7];
 8001284:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8001288:	f88d 31f5 	strb.w	r3, [sp, #501]	; 0x1f5
    result[5] = p[6];
 800128c:	f89d 307a 	ldrb.w	r3, [sp, #122]	; 0x7a
 8001290:	f88d 31f6 	strb.w	r3, [sp, #502]	; 0x1f6
 8001294:	e6f3      	b.n	800107e <mouseDriver_sendMsg+0x98e>
		buf[0] = msg->magic;
 8001296:	4d38      	ldr	r5, [pc, #224]	; (8001378 <mouseDriver_sendMsg+0xc88>)
 8001298:	23fe      	movs	r3, #254	; 0xfe
 800129a:	702b      	strb	r3, [r5, #0]
		buf[1] = length;
 800129c:	706c      	strb	r4, [r5, #1]
		buf[2] = msg->seq;
 800129e:	f89d 30da 	ldrb.w	r3, [sp, #218]	; 0xda
 80012a2:	70ab      	strb	r3, [r5, #2]
		buf[3] = msg->sysid;
 80012a4:	f89d 30db 	ldrb.w	r3, [sp, #219]	; 0xdb
 80012a8:	70eb      	strb	r3, [r5, #3]
		buf[4] = msg->compid;
 80012aa:	f89d 30dc 	ldrb.w	r3, [sp, #220]	; 0xdc
 80012ae:	712b      	strb	r3, [r5, #4]
		buf[5] = msg->msgid & 0xFF;
 80012b0:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 80012b2:	f3c3 2317 	ubfx	r3, r3, #8, #24
 80012b6:	716b      	strb	r3, [r5, #5]
		memcpy(&buf[6], _MAV_PAYLOAD(msg), msg->len);
 80012b8:	4622      	mov	r2, r4
 80012ba:	a938      	add	r1, sp, #224	; 0xe0
 80012bc:	1da8      	adds	r0, r5, #6
 80012be:	f006 f982 	bl	80075c6 <memcpy>
		ck = buf + header_len + 1 + (uint16_t)msg->len;
 80012c2:	1da3      	adds	r3, r4, #6
 80012c4:	442b      	add	r3, r5
		header_len = MAVLINK_CORE_HEADER_MAVLINK1_LEN;
 80012c6:	2105      	movs	r1, #5
 80012c8:	e71c      	b.n	8001104 <mouseDriver_sendMsg+0xa14>
	return (HAL_GetTick());
 80012ca:	f002 fddd 	bl	8003e88 <HAL_GetTick>
				actual_speed_measure.time = mouseDriver_getTime();
 80012ce:	4b2b      	ldr	r3, [pc, #172]	; (800137c <mouseDriver_sendMsg+0xc8c>)
 80012d0:	6018      	str	r0, [r3, #0]
 * @param msg The MAVLink message to compress the data into
 * @param speed_info C-struct to read the message contents from
 */
static inline uint16_t mavlink_msg_speed_info_encode(uint8_t system_id, uint8_t component_id, mavlink_message_t* msg, const mavlink_speed_info_t* speed_info)
{
    return mavlink_msg_speed_info_pack(system_id, component_id, msg, speed_info->time, speed_info->speed_x, speed_info->speed_y);
 80012d2:	6859      	ldr	r1, [r3, #4]
 80012d4:	689a      	ldr	r2, [r3, #8]
    packet.time = time;
 80012d6:	ab05      	add	r3, sp, #20
 80012d8:	9005      	str	r0, [sp, #20]
    packet.speed_x = speed_x;
 80012da:	9106      	str	r1, [sp, #24]
    packet.speed_y = speed_y;
 80012dc:	9207      	str	r2, [sp, #28]
        memcpy(_MAV_PAYLOAD_NON_CONST(msg), &packet, MAVLINK_MSG_ID_SPEED_INFO_LEN);
 80012de:	ac38      	add	r4, sp, #224	; 0xe0
 80012e0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80012e4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    msg->msgid = MAVLINK_MSG_ID_SPEED_INFO;
 80012e8:	2300      	movs	r3, #0
 80012ea:	2201      	movs	r2, #1
 80012ec:	f88d 20dd 	strb.w	r2, [sp, #221]	; 0xdd
 80012f0:	f88d 30de 	strb.w	r3, [sp, #222]	; 0xde
 80012f4:	f88d 30df 	strb.w	r3, [sp, #223]	; 0xdf
	bool mavlink1 = (status->flags & MAVLINK_STATUS_FLAG_OUT_MAVLINK1) != 0;
 80012f8:	4b17      	ldr	r3, [pc, #92]	; (8001358 <mouseDriver_sendMsg+0xc68>)
 80012fa:	7b1b      	ldrb	r3, [r3, #12]
	bool signing = 	(!mavlink1) && status->signing && (status->signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING);
 80012fc:	f013 0502 	ands.w	r5, r3, #2
 8001300:	d13e      	bne.n	8001380 <mouseDriver_sendMsg+0xc90>
 8001302:	4b15      	ldr	r3, [pc, #84]	; (8001358 <mouseDriver_sendMsg+0xc68>)
 8001304:	691b      	ldr	r3, [r3, #16]
 8001306:	b123      	cbz	r3, 8001312 <mouseDriver_sendMsg+0xc22>
 8001308:	781b      	ldrb	r3, [r3, #0]
 800130a:	f013 0f01 	tst.w	r3, #1
 800130e:	f041 8080 	bne.w	8002412 <mouseDriver_sendMsg+0x1d22>
		msg->magic = MAVLINK_STX;
 8001312:	23fd      	movs	r3, #253	; 0xfd
 8001314:	f88d 30d6 	strb.w	r3, [sp, #214]	; 0xd6
	while (length > 1 && payload[length-1] == 0) {
 8001318:	f89d 30eb 	ldrb.w	r3, [sp, #235]	; 0xeb
 800131c:	2b00      	cmp	r3, #0
 800131e:	f040 80fa 	bne.w	8001516 <mouseDriver_sendMsg+0xe26>
 8001322:	2000      	movs	r0, #0
 8001324:	f10d 02eb 	add.w	r2, sp, #235	; 0xeb
		length--;
 8001328:	230b      	movs	r3, #11
	while (length > 1 && payload[length-1] == 0) {
 800132a:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
 800132e:	b919      	cbnz	r1, 8001338 <mouseDriver_sendMsg+0xc48>
		length--;
 8001330:	3b01      	subs	r3, #1
 8001332:	b2db      	uxtb	r3, r3
	while (length > 1 && payload[length-1] == 0) {
 8001334:	2b01      	cmp	r3, #1
 8001336:	d1f8      	bne.n	800132a <mouseDriver_sendMsg+0xc3a>
	msg->len = mavlink1?min_length:_mav_trim_payload(_MAV_PAYLOAD(msg), length);
 8001338:	f88d 30d7 	strb.w	r3, [sp, #215]	; 0xd7
	msg->sysid = system_id;
 800133c:	2200      	movs	r2, #0
 800133e:	f88d 20db 	strb.w	r2, [sp, #219]	; 0xdb
	msg->compid = component_id;
 8001342:	f88d 20dc 	strb.w	r2, [sp, #220]	; 0xdc
	if (signing) {
 8001346:	2800      	cmp	r0, #0
 8001348:	f000 80e8 	beq.w	800151c <mouseDriver_sendMsg+0xe2c>
		msg->incompat_flags |= MAVLINK_IFLAG_SIGNED;
 800134c:	2201      	movs	r2, #1
 800134e:	f88d 20d8 	strb.w	r2, [sp, #216]	; 0xd8
 8001352:	240a      	movs	r4, #10
 8001354:	e023      	b.n	800139e <mouseDriver_sendMsg+0xcae>
 8001356:	bf00      	nop
 8001358:	20000058 	.word	0x20000058
 800135c:	6a09e667 	.word	0x6a09e667
 8001360:	bb67ae85 	.word	0xbb67ae85
 8001364:	3c6ef372 	.word	0x3c6ef372
 8001368:	a54ff53a 	.word	0xa54ff53a
 800136c:	510e527f 	.word	0x510e527f
 8001370:	9b05688c 	.word	0x9b05688c
 8001374:	1f83d9ab 	.word	0x1f83d9ab
 8001378:	200000b8 	.word	0x200000b8
 800137c:	20000044 	.word	0x20000044
		msg->magic = MAVLINK_STX_MAVLINK1;
 8001380:	23fe      	movs	r3, #254	; 0xfe
 8001382:	f88d 30d6 	strb.w	r3, [sp, #214]	; 0xd6
	msg->len = mavlink1?min_length:_mav_trim_payload(_MAV_PAYLOAD(msg), length);
 8001386:	230c      	movs	r3, #12
 8001388:	f88d 30d7 	strb.w	r3, [sp, #215]	; 0xd7
	msg->sysid = system_id;
 800138c:	2000      	movs	r0, #0
 800138e:	f88d 00db 	strb.w	r0, [sp, #219]	; 0xdb
	msg->compid = component_id;
 8001392:	f88d 00dc 	strb.w	r0, [sp, #220]	; 0xdc
		header_len = MAVLINK_CORE_HEADER_MAVLINK1_LEN+1;
 8001396:	2406      	movs	r4, #6
	msg->incompat_flags = 0;
 8001398:	2200      	movs	r2, #0
 800139a:	f88d 20d8 	strb.w	r2, [sp, #216]	; 0xd8
	msg->compat_flags = 0;
 800139e:	2200      	movs	r2, #0
 80013a0:	f88d 20d9 	strb.w	r2, [sp, #217]	; 0xd9
	msg->seq = status->current_tx_seq;
 80013a4:	49c3      	ldr	r1, [pc, #780]	; (80016b4 <mouseDriver_sendMsg+0xfc4>)
 80013a6:	798a      	ldrb	r2, [r1, #6]
 80013a8:	f88d 20da 	strb.w	r2, [sp, #218]	; 0xda
	status->current_tx_seq = status->current_tx_seq + 1;
 80013ac:	1c56      	adds	r6, r2, #1
 80013ae:	718e      	strb	r6, [r1, #6]
	buf[0] = msg->magic;
 80013b0:	f89d 10d6 	ldrb.w	r1, [sp, #214]	; 0xd6
 80013b4:	f88d 1008 	strb.w	r1, [sp, #8]
	buf[1] = msg->len;
 80013b8:	f88d 3009 	strb.w	r3, [sp, #9]
	if (mavlink1) {
 80013bc:	2d00      	cmp	r5, #0
 80013be:	f000 80af 	beq.w	8001520 <mouseDriver_sendMsg+0xe30>
		buf[2] = msg->seq;
 80013c2:	f88d 200a 	strb.w	r2, [sp, #10]
		buf[3] = msg->sysid;
 80013c6:	2300      	movs	r3, #0
 80013c8:	f88d 300b 	strb.w	r3, [sp, #11]
		buf[4] = msg->compid;
 80013cc:	f88d 300c 	strb.w	r3, [sp, #12]
		buf[5] = msg->msgid & 0xFF;
 80013d0:	2301      	movs	r3, #1
 80013d2:	f88d 300d 	strb.w	r3, [sp, #13]
	while (length--) {
 80013d6:	1ea6      	subs	r6, r4, #2
 80013d8:	b2b6      	uxth	r6, r6
 80013da:	ab7e      	add	r3, sp, #504	; 0x1f8
 80013dc:	441e      	add	r6, r3
 80013de:	f5a6 76f7 	sub.w	r6, r6, #494	; 0x1ee
        *crcAccum = X25_INIT_CRC;
 80013e2:	f64f 71ff 	movw	r1, #65535	; 0xffff
	while (length--) {
 80013e6:	f10d 0509 	add.w	r5, sp, #9
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 80013ea:	f815 2b01 	ldrb.w	r2, [r5], #1
 80013ee:	404a      	eors	r2, r1
        tmp ^= (tmp<<4);
 80013f0:	ea82 1202 	eor.w	r2, r2, r2, lsl #4
 80013f4:	b2d2      	uxtb	r2, r2
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 80013f6:	0913      	lsrs	r3, r2, #4
 80013f8:	ea83 2311 	eor.w	r3, r3, r1, lsr #8
 80013fc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001400:	ea83 01c2 	eor.w	r1, r3, r2, lsl #3
	while (length--) {
 8001404:	42b5      	cmp	r5, r6
 8001406:	d1f0      	bne.n	80013ea <mouseDriver_sendMsg+0xcfa>
	crc_accumulate_buffer(&checksum, _MAV_PAYLOAD(msg), msg->len);
 8001408:	f89d 70d7 	ldrb.w	r7, [sp, #215]	; 0xd7
 800140c:	b2ba      	uxth	r2, r7
	while (length--) {
 800140e:	1e53      	subs	r3, r2, #1
 8001410:	b29b      	uxth	r3, r3
 8001412:	b1a2      	cbz	r2, 800143e <mouseDriver_sendMsg+0xd4e>
 8001414:	aa7e      	add	r2, sp, #504	; 0x1f8
 8001416:	4413      	add	r3, r2
 8001418:	f2a3 1617 	subw	r6, r3, #279	; 0x117
	const uint8_t *p = (const uint8_t *)pBuffer;
 800141c:	ad38      	add	r5, sp, #224	; 0xe0
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 800141e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8001422:	404b      	eors	r3, r1
        tmp ^= (tmp<<4);
 8001424:	ea83 1303 	eor.w	r3, r3, r3, lsl #4
 8001428:	b2db      	uxtb	r3, r3
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 800142a:	091a      	lsrs	r2, r3, #4
 800142c:	ea82 2211 	eor.w	r2, r2, r1, lsr #8
 8001430:	ea82 2203 	eor.w	r2, r2, r3, lsl #8
 8001434:	ea82 03c3 	eor.w	r3, r2, r3, lsl #3
 8001438:	b299      	uxth	r1, r3
	while (length--) {
 800143a:	42b5      	cmp	r5, r6
 800143c:	d1ef      	bne.n	800141e <mouseDriver_sendMsg+0xd2e>
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 800143e:	f081 034c 	eor.w	r3, r1, #76	; 0x4c
        tmp ^= (tmp<<4);
 8001442:	ea83 1203 	eor.w	r2, r3, r3, lsl #4
 8001446:	b2d2      	uxtb	r2, r2
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8001448:	0913      	lsrs	r3, r2, #4
 800144a:	ea83 2311 	eor.w	r3, r3, r1, lsr #8
 800144e:	ea83 2302 	eor.w	r3, r3, r2, lsl #8
 8001452:	ea83 03c2 	eor.w	r3, r3, r2, lsl #3
 8001456:	b21b      	sxth	r3, r3
 8001458:	b29a      	uxth	r2, r3
	mavlink_ck_a(msg) = (uint8_t)(checksum & 0xFF);
 800145a:	a938      	add	r1, sp, #224	; 0xe0
 800145c:	55cb      	strb	r3, [r1, r7]
	mavlink_ck_b(msg) = (uint8_t)(checksum >> 8);
 800145e:	f89d 30d7 	ldrb.w	r3, [sp, #215]	; 0xd7
 8001462:	0a15      	lsrs	r5, r2, #8
 8001464:	f10d 01e1 	add.w	r1, sp, #225	; 0xe1
 8001468:	54cd      	strb	r5, [r1, r3]
	msg->checksum = checksum;
 800146a:	f8ad 20d4 	strh.w	r2, [sp, #212]	; 0xd4
	if (signing) {
 800146e:	2800      	cmp	r0, #0
 8001470:	d16b      	bne.n	800154a <mouseDriver_sendMsg+0xe5a>
	return msg->len + header_len + 2 + signature_len;
 8001472:	f89d 40d7 	ldrb.w	r4, [sp, #215]	; 0xd7
	if (msg->magic == MAVLINK_STX_MAVLINK1) {
 8001476:	f89d 10d6 	ldrb.w	r1, [sp, #214]	; 0xd6
 800147a:	29fe      	cmp	r1, #254	; 0xfe
 800147c:	f000 8100 	beq.w	8001680 <mouseDriver_sendMsg+0xf90>
	while (length > 1 && payload[length-1] == 0) {
 8001480:	2c01      	cmp	r4, #1
 8001482:	d911      	bls.n	80014a8 <mouseDriver_sendMsg+0xdb8>
 8001484:	f10d 03df 	add.w	r3, sp, #223	; 0xdf
 8001488:	5d1b      	ldrb	r3, [r3, r4]
 800148a:	b96b      	cbnz	r3, 80014a8 <mouseDriver_sendMsg+0xdb8>
 800148c:	1e63      	subs	r3, r4, #1
 800148e:	aa7e      	add	r2, sp, #504	; 0x1f8
 8001490:	fa52 f383 	uxtab	r3, r2, r3
 8001494:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
		length--;
 8001498:	3c01      	subs	r4, #1
 800149a:	b2e4      	uxtb	r4, r4
	while (length > 1 && payload[length-1] == 0) {
 800149c:	2c01      	cmp	r4, #1
 800149e:	d003      	beq.n	80014a8 <mouseDriver_sendMsg+0xdb8>
 80014a0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80014a4:	2a00      	cmp	r2, #0
 80014a6:	d0f7      	beq.n	8001498 <mouseDriver_sendMsg+0xda8>
		buf[0] = msg->magic;
 80014a8:	4d83      	ldr	r5, [pc, #524]	; (80016b8 <mouseDriver_sendMsg+0xfc8>)
 80014aa:	7029      	strb	r1, [r5, #0]
		buf[1] = length;
 80014ac:	706c      	strb	r4, [r5, #1]
		buf[2] = msg->incompat_flags;
 80014ae:	f89d 60d8 	ldrb.w	r6, [sp, #216]	; 0xd8
 80014b2:	70ae      	strb	r6, [r5, #2]
		buf[3] = msg->compat_flags;
 80014b4:	f89d 30d9 	ldrb.w	r3, [sp, #217]	; 0xd9
 80014b8:	70eb      	strb	r3, [r5, #3]
		buf[4] = msg->seq;
 80014ba:	f89d 30da 	ldrb.w	r3, [sp, #218]	; 0xda
 80014be:	712b      	strb	r3, [r5, #4]
		buf[5] = msg->sysid;
 80014c0:	f89d 30db 	ldrb.w	r3, [sp, #219]	; 0xdb
 80014c4:	716b      	strb	r3, [r5, #5]
		buf[6] = msg->compid;
 80014c6:	f89d 30dc 	ldrb.w	r3, [sp, #220]	; 0xdc
 80014ca:	71ab      	strb	r3, [r5, #6]
		buf[7] = msg->msgid & 0xFF;
 80014cc:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 80014ce:	f3c3 2317 	ubfx	r3, r3, #8, #24
 80014d2:	71eb      	strb	r3, [r5, #7]
		buf[8] = (msg->msgid >> 8) & 0xFF;
 80014d4:	121a      	asrs	r2, r3, #8
 80014d6:	722a      	strb	r2, [r5, #8]
		buf[9] = (msg->msgid >> 16) & 0xFF;
 80014d8:	141b      	asrs	r3, r3, #16
 80014da:	726b      	strb	r3, [r5, #9]
		memcpy(&buf[10], _MAV_PAYLOAD(msg), length);
 80014dc:	4622      	mov	r2, r4
 80014de:	a938      	add	r1, sp, #224	; 0xe0
 80014e0:	f105 000a 	add.w	r0, r5, #10
 80014e4:	f006 f86f 	bl	80075c6 <memcpy>
		ck = buf + header_len + 1 + (uint16_t)length;
 80014e8:	f104 020a 	add.w	r2, r4, #10
 80014ec:	18ab      	adds	r3, r5, r2
		signature_len = (msg->incompat_flags & MAVLINK_IFLAG_SIGNED)?MAVLINK_SIGNATURE_BLOCK_LEN:0;
 80014ee:	f016 0f01 	tst.w	r6, #1
 80014f2:	f040 86ff 	bne.w	80022f4 <mouseDriver_sendMsg+0x1c04>
		header_len = MAVLINK_CORE_HEADER_LEN;
 80014f6:	2109      	movs	r1, #9
	ck[0] = (uint8_t)(msg->checksum & 0xFF);
 80014f8:	f8bd 20d4 	ldrh.w	r2, [sp, #212]	; 0xd4
 80014fc:	701a      	strb	r2, [r3, #0]
	ck[1] = (uint8_t)(msg->checksum >> 8);
 80014fe:	0a12      	lsrs	r2, r2, #8
 8001500:	705a      	strb	r2, [r3, #1]
 8001502:	2300      	movs	r3, #0
	return header_len + 1 + 2 + (uint16_t)length + (uint16_t)signature_len;
 8001504:	4421      	add	r1, r4
 8001506:	3103      	adds	r1, #3
 8001508:	4419      	add	r1, r3
			main_transmit_buffer(outBuffer, msg_size);
 800150a:	b289      	uxth	r1, r1
 800150c:	486a      	ldr	r0, [pc, #424]	; (80016b8 <mouseDriver_sendMsg+0xfc8>)
 800150e:	f001 f935 	bl	800277c <main_transmit_buffer>
			break;
 8001512:	f7ff ba17 	b.w	8000944 <mouseDriver_sendMsg+0x254>
	while (length > 1 && payload[length-1] == 0) {
 8001516:	2000      	movs	r0, #0
 8001518:	230c      	movs	r3, #12
 800151a:	e70d      	b.n	8001338 <mouseDriver_sendMsg+0xc48>
	if (signing) {
 800151c:	240a      	movs	r4, #10
 800151e:	e73b      	b.n	8001398 <mouseDriver_sendMsg+0xca8>
		buf[2] = msg->incompat_flags;
 8001520:	f89d 30d8 	ldrb.w	r3, [sp, #216]	; 0xd8
 8001524:	f88d 300a 	strb.w	r3, [sp, #10]
		buf[3] = msg->compat_flags;
 8001528:	2300      	movs	r3, #0
 800152a:	f88d 300b 	strb.w	r3, [sp, #11]
		buf[4] = msg->seq;
 800152e:	f88d 200c 	strb.w	r2, [sp, #12]
		buf[5] = msg->sysid;
 8001532:	f88d 300d 	strb.w	r3, [sp, #13]
		buf[6] = msg->compid;
 8001536:	f88d 300e 	strb.w	r3, [sp, #14]
		buf[7] = msg->msgid & 0xFF;
 800153a:	2201      	movs	r2, #1
 800153c:	f88d 200f 	strb.w	r2, [sp, #15]
		buf[8] = (msg->msgid >> 8) & 0xFF;
 8001540:	f88d 3010 	strb.w	r3, [sp, #16]
		buf[9] = (msg->msgid >> 16) & 0xFF;
 8001544:	f88d 3011 	strb.w	r3, [sp, #17]
 8001548:	e745      	b.n	80013d6 <mouseDriver_sendMsg+0xce6>
		mavlink_sign_packet(status->signing,
 800154a:	4b5a      	ldr	r3, [pc, #360]	; (80016b4 <mouseDriver_sendMsg+0xfc4>)
 800154c:	691d      	ldr	r5, [r3, #16]
	if (signing == NULL || !(signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING)) {
 800154e:	2d00      	cmp	r5, #0
 8001550:	d08f      	beq.n	8001472 <mouseDriver_sendMsg+0xd82>
 8001552:	782a      	ldrb	r2, [r5, #0]
 8001554:	f012 0f01 	tst.w	r2, #1
 8001558:	d08b      	beq.n	8001472 <mouseDriver_sendMsg+0xd82>
				    (const uint8_t *)_MAV_PAYLOAD(msg)+(uint16_t)msg->len);
 800155a:	f89d 80d7 	ldrb.w	r8, [sp, #215]	; 0xd7
	signature[0] = signing->link_id;
 800155e:	786a      	ldrb	r2, [r5, #1]
 8001560:	f88d 21ea 	strb.w	r2, [sp, #490]	; 0x1ea
	tstamp.t64 = signing->timestamp;
 8001564:	68aa      	ldr	r2, [r5, #8]
 8001566:	68e9      	ldr	r1, [r5, #12]
 8001568:	9200      	str	r2, [sp, #0]
 800156a:	9101      	str	r1, [sp, #4]
	memcpy(&signature[1], tstamp.t8, 6);
 800156c:	f8cd 21eb 	str.w	r2, [sp, #491]	; 0x1eb
 8001570:	f8bd 2004 	ldrh.w	r2, [sp, #4]
 8001574:	f8ad 21ef 	strh.w	r2, [sp, #495]	; 0x1ef
	signing->timestamp++;
 8001578:	e9d5 0102 	ldrd	r0, r1, [r5, #8]
 800157c:	1c42      	adds	r2, r0, #1
 800157e:	f141 0300 	adc.w	r3, r1, #0
 8001582:	e9c5 2302 	strd	r2, r3, [r5, #8]
    m->sz[1] = 0;
 8001586:	2700      	movs	r7, #0
 8001588:	971c      	str	r7, [sp, #112]	; 0x70
    A = 0x6a09e667;
 800158a:	4a4c      	ldr	r2, [pc, #304]	; (80016bc <mouseDriver_sendMsg+0xfcc>)
 800158c:	921d      	str	r2, [sp, #116]	; 0x74
    B = 0xbb67ae85;
 800158e:	4a4c      	ldr	r2, [pc, #304]	; (80016c0 <mouseDriver_sendMsg+0xfd0>)
 8001590:	921e      	str	r2, [sp, #120]	; 0x78
    C = 0x3c6ef372;
 8001592:	4a4c      	ldr	r2, [pc, #304]	; (80016c4 <mouseDriver_sendMsg+0xfd4>)
 8001594:	921f      	str	r2, [sp, #124]	; 0x7c
    D = 0xa54ff53a;
 8001596:	4a4c      	ldr	r2, [pc, #304]	; (80016c8 <mouseDriver_sendMsg+0xfd8>)
 8001598:	9220      	str	r2, [sp, #128]	; 0x80
    E = 0x510e527f;
 800159a:	4a4c      	ldr	r2, [pc, #304]	; (80016cc <mouseDriver_sendMsg+0xfdc>)
 800159c:	9221      	str	r2, [sp, #132]	; 0x84
    F = 0x9b05688c;
 800159e:	4a4c      	ldr	r2, [pc, #304]	; (80016d0 <mouseDriver_sendMsg+0xfe0>)
 80015a0:	9222      	str	r2, [sp, #136]	; 0x88
    G = 0x1f83d9ab;
 80015a2:	4a4c      	ldr	r2, [pc, #304]	; (80016d4 <mouseDriver_sendMsg+0xfe4>)
 80015a4:	9223      	str	r2, [sp, #140]	; 0x8c
    H = 0x5be0cd19;
 80015a6:	f102 5274 	add.w	r2, r2, #1023410176	; 0x3d000000
 80015aa:	f5a2 0223 	sub.w	r2, r2, #10682368	; 0xa30000
 80015ae:	f6a2 4292 	subw	r2, r2, #3218	; 0xc92
 80015b2:	9224      	str	r2, [sp, #144]	; 0x90
    m->sz[0] += len * 8;
 80015b4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80015b8:	921b      	str	r2, [sp, #108]	; 0x6c
	memcpy(m->u.save_bytes + offset, p, l);
 80015ba:	ae25      	add	r6, sp, #148	; 0x94
 80015bc:	f855 0f10 	ldr.w	r0, [r5, #16]!
 80015c0:	6869      	ldr	r1, [r5, #4]
 80015c2:	68aa      	ldr	r2, [r5, #8]
 80015c4:	68eb      	ldr	r3, [r5, #12]
 80015c6:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80015c8:	6928      	ldr	r0, [r5, #16]
 80015ca:	6969      	ldr	r1, [r5, #20]
 80015cc:	69aa      	ldr	r2, [r5, #24]
 80015ce:	69eb      	ldr	r3, [r5, #28]
 80015d0:	c60f      	stmia	r6!, {r0, r1, r2, r3}
	mavlink_sha256_update(&ctx, header, header_len);
 80015d2:	4622      	mov	r2, r4
 80015d4:	a902      	add	r1, sp, #8
 80015d6:	a81b      	add	r0, sp, #108	; 0x6c
 80015d8:	f7fe ff76 	bl	80004c8 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, packet, packet_len);
 80015dc:	4642      	mov	r2, r8
 80015de:	a938      	add	r1, sp, #224	; 0xe0
 80015e0:	a81b      	add	r0, sp, #108	; 0x6c
 80015e2:	f7fe ff71 	bl	80004c8 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, crc, 2);
 80015e6:	2202      	movs	r2, #2
 80015e8:	ab38      	add	r3, sp, #224	; 0xe0
 80015ea:	eb03 0108 	add.w	r1, r3, r8
 80015ee:	a81b      	add	r0, sp, #108	; 0x6c
 80015f0:	f7fe ff6a 	bl	80004c8 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, signature, 7);
 80015f4:	2207      	movs	r2, #7
 80015f6:	f50d 71f5 	add.w	r1, sp, #490	; 0x1ea
 80015fa:	a81b      	add	r0, sp, #108	; 0x6c
 80015fc:	f7fe ff64 	bl	80004c8 <mavlink_sha256_update>
    unsigned offset = (m->sz[0] / 8) % 64;
 8001600:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
 8001602:	f3c4 05c5 	ubfx	r5, r4, #3, #6
    unsigned int dstart = (120 - offset - 1) % 64 + 1;
 8001606:	f1c5 0577 	rsb	r5, r5, #119	; 0x77
 800160a:	f005 053f 	and.w	r5, r5, #63	; 0x3f
    *zeros = 0x80;
 800160e:	2380      	movs	r3, #128	; 0x80
 8001610:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
    memset (zeros + 1, 0, sizeof(zeros) - 1);
 8001614:	2247      	movs	r2, #71	; 0x47
 8001616:	4639      	mov	r1, r7
 8001618:	f10d 0025 	add.w	r0, sp, #37	; 0x25
 800161c:	f005 ffde 	bl	80075dc <memset>
    zeros[dstart+7] = (m->sz[0] >> 0) & 0xff;
 8001620:	ab09      	add	r3, sp, #36	; 0x24
 8001622:	442b      	add	r3, r5
 8001624:	721c      	strb	r4, [r3, #8]
    zeros[dstart+6] = (m->sz[0] >> 8) & 0xff;
 8001626:	0a22      	lsrs	r2, r4, #8
 8001628:	71da      	strb	r2, [r3, #7]
    zeros[dstart+5] = (m->sz[0] >> 16) & 0xff;
 800162a:	0c22      	lsrs	r2, r4, #16
 800162c:	719a      	strb	r2, [r3, #6]
    zeros[dstart+4] = (m->sz[0] >> 24) & 0xff;
 800162e:	0e24      	lsrs	r4, r4, #24
 8001630:	715c      	strb	r4, [r3, #5]
    zeros[dstart+3] = (m->sz[1] >> 0) & 0xff;
 8001632:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8001634:	711a      	strb	r2, [r3, #4]
    zeros[dstart+2] = (m->sz[1] >> 8) & 0xff;
 8001636:	0a11      	lsrs	r1, r2, #8
 8001638:	70d9      	strb	r1, [r3, #3]
    zeros[dstart+1] = (m->sz[1] >> 16) & 0xff;
 800163a:	0c11      	lsrs	r1, r2, #16
 800163c:	7099      	strb	r1, [r3, #2]
    zeros[dstart+0] = (m->sz[1] >> 24) & 0xff;
 800163e:	0e12      	lsrs	r2, r2, #24
 8001640:	705a      	strb	r2, [r3, #1]
    mavlink_sha256_update(m, zeros, dstart + 8);
 8001642:	f105 0209 	add.w	r2, r5, #9
 8001646:	a909      	add	r1, sp, #36	; 0x24
 8001648:	a81b      	add	r0, sp, #108	; 0x6c
 800164a:	f7fe ff3d 	bl	80004c8 <mavlink_sha256_update>
    result[0] = p[3];
 800164e:	f89d 3077 	ldrb.w	r3, [sp, #119]	; 0x77
 8001652:	f88d 31f1 	strb.w	r3, [sp, #497]	; 0x1f1
    result[1] = p[2];
 8001656:	f89d 3076 	ldrb.w	r3, [sp, #118]	; 0x76
 800165a:	f88d 31f2 	strb.w	r3, [sp, #498]	; 0x1f2
    result[2] = p[1];
 800165e:	f89d 3075 	ldrb.w	r3, [sp, #117]	; 0x75
 8001662:	f88d 31f3 	strb.w	r3, [sp, #499]	; 0x1f3
    result[3] = p[0];
 8001666:	f89d 3074 	ldrb.w	r3, [sp, #116]	; 0x74
 800166a:	f88d 31f4 	strb.w	r3, [sp, #500]	; 0x1f4
    result[4] = p[7];
 800166e:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8001672:	f88d 31f5 	strb.w	r3, [sp, #501]	; 0x1f5
    result[5] = p[6];
 8001676:	f89d 307a 	ldrb.w	r3, [sp, #122]	; 0x7a
 800167a:	f88d 31f6 	strb.w	r3, [sp, #502]	; 0x1f6
 800167e:	e6f8      	b.n	8001472 <mouseDriver_sendMsg+0xd82>
		buf[0] = msg->magic;
 8001680:	4d0d      	ldr	r5, [pc, #52]	; (80016b8 <mouseDriver_sendMsg+0xfc8>)
 8001682:	23fe      	movs	r3, #254	; 0xfe
 8001684:	702b      	strb	r3, [r5, #0]
		buf[1] = length;
 8001686:	706c      	strb	r4, [r5, #1]
		buf[2] = msg->seq;
 8001688:	f89d 30da 	ldrb.w	r3, [sp, #218]	; 0xda
 800168c:	70ab      	strb	r3, [r5, #2]
		buf[3] = msg->sysid;
 800168e:	f89d 30db 	ldrb.w	r3, [sp, #219]	; 0xdb
 8001692:	70eb      	strb	r3, [r5, #3]
		buf[4] = msg->compid;
 8001694:	f89d 30dc 	ldrb.w	r3, [sp, #220]	; 0xdc
 8001698:	712b      	strb	r3, [r5, #4]
		buf[5] = msg->msgid & 0xFF;
 800169a:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 800169c:	f3c3 2317 	ubfx	r3, r3, #8, #24
 80016a0:	716b      	strb	r3, [r5, #5]
		memcpy(&buf[6], _MAV_PAYLOAD(msg), msg->len);
 80016a2:	4622      	mov	r2, r4
 80016a4:	a938      	add	r1, sp, #224	; 0xe0
 80016a6:	1da8      	adds	r0, r5, #6
 80016a8:	f005 ff8d 	bl	80075c6 <memcpy>
		ck = buf + header_len + 1 + (uint16_t)msg->len;
 80016ac:	1da3      	adds	r3, r4, #6
 80016ae:	442b      	add	r3, r5
		header_len = MAVLINK_CORE_HEADER_MAVLINK1_LEN;
 80016b0:	2105      	movs	r1, #5
 80016b2:	e721      	b.n	80014f8 <mouseDriver_sendMsg+0xe08>
 80016b4:	20000058 	.word	0x20000058
 80016b8:	200000b8 	.word	0x200000b8
 80016bc:	6a09e667 	.word	0x6a09e667
 80016c0:	bb67ae85 	.word	0xbb67ae85
 80016c4:	3c6ef372 	.word	0x3c6ef372
 80016c8:	a54ff53a 	.word	0xa54ff53a
 80016cc:	510e527f 	.word	0x510e527f
 80016d0:	9b05688c 	.word	0x9b05688c
 80016d4:	1f83d9ab 	.word	0x1f83d9ab
 * @param msg The MAVLink message to compress the data into
 * @param error C-struct to read the message contents from
 */
static inline uint16_t mavlink_msg_error_encode(uint8_t system_id, uint8_t component_id, mavlink_message_t* msg, const mavlink_error_t* error)
{
    return mavlink_msg_error_pack(system_id, component_id, msg, error->time, error->error);
 80016d8:	4a98      	ldr	r2, [pc, #608]	; (800193c <mouseDriver_sendMsg+0x124c>)
 80016da:	7911      	ldrb	r1, [r2, #4]
    packet.time = time;
 80016dc:	466b      	mov	r3, sp
 80016de:	6812      	ldr	r2, [r2, #0]
 80016e0:	601a      	str	r2, [r3, #0]
    packet.error = error;
 80016e2:	7119      	strb	r1, [r3, #4]
        memcpy(_MAV_PAYLOAD_NON_CONST(msg), &packet, MAVLINK_MSG_ID_ERROR_LEN);
 80016e4:	e893 0003 	ldmia.w	r3, {r0, r1}
 80016e8:	9238      	str	r2, [sp, #224]	; 0xe0
 80016ea:	f88d 10e4 	strb.w	r1, [sp, #228]	; 0xe4
    msg->msgid = MAVLINK_MSG_ID_ERROR;
 80016ee:	2300      	movs	r3, #0
 80016f0:	2207      	movs	r2, #7
 80016f2:	f88d 20dd 	strb.w	r2, [sp, #221]	; 0xdd
 80016f6:	f88d 30de 	strb.w	r3, [sp, #222]	; 0xde
 80016fa:	f88d 30df 	strb.w	r3, [sp, #223]	; 0xdf
	bool mavlink1 = (status->flags & MAVLINK_STATUS_FLAG_OUT_MAVLINK1) != 0;
 80016fe:	4b90      	ldr	r3, [pc, #576]	; (8001940 <mouseDriver_sendMsg+0x1250>)
 8001700:	7b1b      	ldrb	r3, [r3, #12]
	bool signing = 	(!mavlink1) && status->signing && (status->signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING);
 8001702:	f013 0602 	ands.w	r6, r3, #2
 8001706:	d12e      	bne.n	8001766 <mouseDriver_sendMsg+0x1076>
 8001708:	4b8d      	ldr	r3, [pc, #564]	; (8001940 <mouseDriver_sendMsg+0x1250>)
 800170a:	691b      	ldr	r3, [r3, #16]
 800170c:	2b00      	cmp	r3, #0
 800170e:	f000 80f5 	beq.w	80018fc <mouseDriver_sendMsg+0x120c>
 8001712:	7818      	ldrb	r0, [r3, #0]
 8001714:	f000 0001 	and.w	r0, r0, #1
		msg->magic = MAVLINK_STX;
 8001718:	23fd      	movs	r3, #253	; 0xfd
 800171a:	f88d 30d6 	strb.w	r3, [sp, #214]	; 0xd6
	while (length > 1 && payload[length-1] == 0) {
 800171e:	f89d 30e4 	ldrb.w	r3, [sp, #228]	; 0xe4
 8001722:	2b00      	cmp	r3, #0
 8001724:	f040 80ec 	bne.w	8001900 <mouseDriver_sendMsg+0x1210>
 8001728:	f89d 30e3 	ldrb.w	r3, [sp, #227]	; 0xe3
 800172c:	2b00      	cmp	r3, #0
 800172e:	f040 80e9 	bne.w	8001904 <mouseDriver_sendMsg+0x1214>
 8001732:	f89d 30e2 	ldrb.w	r3, [sp, #226]	; 0xe2
 8001736:	2b00      	cmp	r3, #0
 8001738:	f040 80e6 	bne.w	8001908 <mouseDriver_sendMsg+0x1218>
 800173c:	f89d 30e1 	ldrb.w	r3, [sp, #225]	; 0xe1
		length--;
 8001740:	2b00      	cmp	r3, #0
 8001742:	bf0c      	ite	eq
 8001744:	2301      	moveq	r3, #1
 8001746:	2302      	movne	r3, #2
	msg->len = mavlink1?min_length:_mav_trim_payload(_MAV_PAYLOAD(msg), length);
 8001748:	f88d 30d7 	strb.w	r3, [sp, #215]	; 0xd7
	msg->sysid = system_id;
 800174c:	2200      	movs	r2, #0
 800174e:	f88d 20db 	strb.w	r2, [sp, #219]	; 0xdb
	msg->compid = component_id;
 8001752:	f88d 20dc 	strb.w	r2, [sp, #220]	; 0xdc
	if (signing) {
 8001756:	2800      	cmp	r0, #0
 8001758:	f000 80d8 	beq.w	800190c <mouseDriver_sendMsg+0x121c>
		msg->incompat_flags |= MAVLINK_IFLAG_SIGNED;
 800175c:	2201      	movs	r2, #1
 800175e:	f88d 20d8 	strb.w	r2, [sp, #216]	; 0xd8
 8001762:	240a      	movs	r4, #10
 8001764:	e00e      	b.n	8001784 <mouseDriver_sendMsg+0x1094>
		msg->magic = MAVLINK_STX_MAVLINK1;
 8001766:	23fe      	movs	r3, #254	; 0xfe
 8001768:	f88d 30d6 	strb.w	r3, [sp, #214]	; 0xd6
	msg->len = mavlink1?min_length:_mav_trim_payload(_MAV_PAYLOAD(msg), length);
 800176c:	2305      	movs	r3, #5
 800176e:	f88d 30d7 	strb.w	r3, [sp, #215]	; 0xd7
	msg->sysid = system_id;
 8001772:	2000      	movs	r0, #0
 8001774:	f88d 00db 	strb.w	r0, [sp, #219]	; 0xdb
	msg->compid = component_id;
 8001778:	f88d 00dc 	strb.w	r0, [sp, #220]	; 0xdc
		header_len = MAVLINK_CORE_HEADER_MAVLINK1_LEN+1;
 800177c:	2406      	movs	r4, #6
	msg->incompat_flags = 0;
 800177e:	2200      	movs	r2, #0
 8001780:	f88d 20d8 	strb.w	r2, [sp, #216]	; 0xd8
	msg->compat_flags = 0;
 8001784:	2200      	movs	r2, #0
 8001786:	f88d 20d9 	strb.w	r2, [sp, #217]	; 0xd9
	msg->seq = status->current_tx_seq;
 800178a:	496d      	ldr	r1, [pc, #436]	; (8001940 <mouseDriver_sendMsg+0x1250>)
 800178c:	798a      	ldrb	r2, [r1, #6]
 800178e:	f88d 20da 	strb.w	r2, [sp, #218]	; 0xda
	status->current_tx_seq = status->current_tx_seq + 1;
 8001792:	1c55      	adds	r5, r2, #1
 8001794:	718d      	strb	r5, [r1, #6]
	buf[0] = msg->magic;
 8001796:	f89d 10d6 	ldrb.w	r1, [sp, #214]	; 0xd6
 800179a:	f88d 1014 	strb.w	r1, [sp, #20]
	buf[1] = msg->len;
 800179e:	f88d 3015 	strb.w	r3, [sp, #21]
	if (mavlink1) {
 80017a2:	2e00      	cmp	r6, #0
 80017a4:	f000 80b4 	beq.w	8001910 <mouseDriver_sendMsg+0x1220>
		buf[2] = msg->seq;
 80017a8:	f88d 2016 	strb.w	r2, [sp, #22]
		buf[3] = msg->sysid;
 80017ac:	2300      	movs	r3, #0
 80017ae:	f88d 3017 	strb.w	r3, [sp, #23]
		buf[4] = msg->compid;
 80017b2:	f88d 3018 	strb.w	r3, [sp, #24]
		buf[5] = msg->msgid & 0xFF;
 80017b6:	2307      	movs	r3, #7
 80017b8:	f88d 3019 	strb.w	r3, [sp, #25]
	while (length--) {
 80017bc:	1ea6      	subs	r6, r4, #2
 80017be:	b2b6      	uxth	r6, r6
 80017c0:	ab7e      	add	r3, sp, #504	; 0x1f8
 80017c2:	441e      	add	r6, r3
 80017c4:	f5a6 76f1 	sub.w	r6, r6, #482	; 0x1e2
        *crcAccum = X25_INIT_CRC;
 80017c8:	f64f 71ff 	movw	r1, #65535	; 0xffff
	while (length--) {
 80017cc:	f10d 0515 	add.w	r5, sp, #21
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 80017d0:	f815 2b01 	ldrb.w	r2, [r5], #1
 80017d4:	404a      	eors	r2, r1
        tmp ^= (tmp<<4);
 80017d6:	ea82 1202 	eor.w	r2, r2, r2, lsl #4
 80017da:	b2d2      	uxtb	r2, r2
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 80017dc:	0913      	lsrs	r3, r2, #4
 80017de:	ea83 2311 	eor.w	r3, r3, r1, lsr #8
 80017e2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80017e6:	ea83 01c2 	eor.w	r1, r3, r2, lsl #3
	while (length--) {
 80017ea:	42b5      	cmp	r5, r6
 80017ec:	d1f0      	bne.n	80017d0 <mouseDriver_sendMsg+0x10e0>
	crc_accumulate_buffer(&checksum, _MAV_PAYLOAD(msg), msg->len);
 80017ee:	f89d 70d7 	ldrb.w	r7, [sp, #215]	; 0xd7
 80017f2:	b2ba      	uxth	r2, r7
	while (length--) {
 80017f4:	1e53      	subs	r3, r2, #1
 80017f6:	b29b      	uxth	r3, r3
 80017f8:	b1a2      	cbz	r2, 8001824 <mouseDriver_sendMsg+0x1134>
 80017fa:	aa7e      	add	r2, sp, #504	; 0x1f8
 80017fc:	4413      	add	r3, r2
 80017fe:	f2a3 1617 	subw	r6, r3, #279	; 0x117
	const uint8_t *p = (const uint8_t *)pBuffer;
 8001802:	ad38      	add	r5, sp, #224	; 0xe0
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 8001804:	f815 3b01 	ldrb.w	r3, [r5], #1
 8001808:	404b      	eors	r3, r1
        tmp ^= (tmp<<4);
 800180a:	ea83 1303 	eor.w	r3, r3, r3, lsl #4
 800180e:	b2db      	uxtb	r3, r3
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8001810:	091a      	lsrs	r2, r3, #4
 8001812:	ea82 2211 	eor.w	r2, r2, r1, lsr #8
 8001816:	ea82 2203 	eor.w	r2, r2, r3, lsl #8
 800181a:	ea82 03c3 	eor.w	r3, r2, r3, lsl #3
 800181e:	b299      	uxth	r1, r3
	while (length--) {
 8001820:	42b5      	cmp	r5, r6
 8001822:	d1ef      	bne.n	8001804 <mouseDriver_sendMsg+0x1114>
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 8001824:	f081 0316 	eor.w	r3, r1, #22
        tmp ^= (tmp<<4);
 8001828:	ea83 1203 	eor.w	r2, r3, r3, lsl #4
 800182c:	b2d2      	uxtb	r2, r2
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 800182e:	0913      	lsrs	r3, r2, #4
 8001830:	ea83 2311 	eor.w	r3, r3, r1, lsr #8
 8001834:	ea83 2302 	eor.w	r3, r3, r2, lsl #8
 8001838:	ea83 03c2 	eor.w	r3, r3, r2, lsl #3
 800183c:	b21b      	sxth	r3, r3
 800183e:	b29a      	uxth	r2, r3
	mavlink_ck_a(msg) = (uint8_t)(checksum & 0xFF);
 8001840:	a938      	add	r1, sp, #224	; 0xe0
 8001842:	55cb      	strb	r3, [r1, r7]
	mavlink_ck_b(msg) = (uint8_t)(checksum >> 8);
 8001844:	f89d 30d7 	ldrb.w	r3, [sp, #215]	; 0xd7
 8001848:	0a15      	lsrs	r5, r2, #8
 800184a:	f10d 01e1 	add.w	r1, sp, #225	; 0xe1
 800184e:	54cd      	strb	r5, [r1, r3]
	msg->checksum = checksum;
 8001850:	f8ad 20d4 	strh.w	r2, [sp, #212]	; 0xd4
	if (signing) {
 8001854:	2800      	cmp	r0, #0
 8001856:	d177      	bne.n	8001948 <mouseDriver_sendMsg+0x1258>
	return msg->len + header_len + 2 + signature_len;
 8001858:	f89d 40d7 	ldrb.w	r4, [sp, #215]	; 0xd7
	if (msg->magic == MAVLINK_STX_MAVLINK1) {
 800185c:	f89d 10d6 	ldrb.w	r1, [sp, #214]	; 0xd6
 8001860:	29fe      	cmp	r1, #254	; 0xfe
 8001862:	f000 810d 	beq.w	8001a80 <mouseDriver_sendMsg+0x1390>
	while (length > 1 && payload[length-1] == 0) {
 8001866:	2c01      	cmp	r4, #1
 8001868:	d911      	bls.n	800188e <mouseDriver_sendMsg+0x119e>
 800186a:	f10d 03df 	add.w	r3, sp, #223	; 0xdf
 800186e:	5d1b      	ldrb	r3, [r3, r4]
 8001870:	b96b      	cbnz	r3, 800188e <mouseDriver_sendMsg+0x119e>
 8001872:	1e63      	subs	r3, r4, #1
 8001874:	aa7e      	add	r2, sp, #504	; 0x1f8
 8001876:	fa52 f383 	uxtab	r3, r2, r3
 800187a:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
		length--;
 800187e:	3c01      	subs	r4, #1
 8001880:	b2e4      	uxtb	r4, r4
	while (length > 1 && payload[length-1] == 0) {
 8001882:	2c01      	cmp	r4, #1
 8001884:	d003      	beq.n	800188e <mouseDriver_sendMsg+0x119e>
 8001886:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800188a:	2a00      	cmp	r2, #0
 800188c:	d0f7      	beq.n	800187e <mouseDriver_sendMsg+0x118e>
		buf[0] = msg->magic;
 800188e:	4d2d      	ldr	r5, [pc, #180]	; (8001944 <mouseDriver_sendMsg+0x1254>)
 8001890:	7029      	strb	r1, [r5, #0]
		buf[1] = length;
 8001892:	706c      	strb	r4, [r5, #1]
		buf[2] = msg->incompat_flags;
 8001894:	f89d 60d8 	ldrb.w	r6, [sp, #216]	; 0xd8
 8001898:	70ae      	strb	r6, [r5, #2]
		buf[3] = msg->compat_flags;
 800189a:	f89d 30d9 	ldrb.w	r3, [sp, #217]	; 0xd9
 800189e:	70eb      	strb	r3, [r5, #3]
		buf[4] = msg->seq;
 80018a0:	f89d 30da 	ldrb.w	r3, [sp, #218]	; 0xda
 80018a4:	712b      	strb	r3, [r5, #4]
		buf[5] = msg->sysid;
 80018a6:	f89d 30db 	ldrb.w	r3, [sp, #219]	; 0xdb
 80018aa:	716b      	strb	r3, [r5, #5]
		buf[6] = msg->compid;
 80018ac:	f89d 30dc 	ldrb.w	r3, [sp, #220]	; 0xdc
 80018b0:	71ab      	strb	r3, [r5, #6]
		buf[7] = msg->msgid & 0xFF;
 80018b2:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 80018b4:	f3c3 2317 	ubfx	r3, r3, #8, #24
 80018b8:	71eb      	strb	r3, [r5, #7]
		buf[8] = (msg->msgid >> 8) & 0xFF;
 80018ba:	121a      	asrs	r2, r3, #8
 80018bc:	722a      	strb	r2, [r5, #8]
		buf[9] = (msg->msgid >> 16) & 0xFF;
 80018be:	141b      	asrs	r3, r3, #16
 80018c0:	726b      	strb	r3, [r5, #9]
		memcpy(&buf[10], _MAV_PAYLOAD(msg), length);
 80018c2:	4622      	mov	r2, r4
 80018c4:	a938      	add	r1, sp, #224	; 0xe0
 80018c6:	f105 000a 	add.w	r0, r5, #10
 80018ca:	f005 fe7c 	bl	80075c6 <memcpy>
		ck = buf + header_len + 1 + (uint16_t)length;
 80018ce:	f104 020a 	add.w	r2, r4, #10
 80018d2:	18ab      	adds	r3, r5, r2
		signature_len = (msg->incompat_flags & MAVLINK_IFLAG_SIGNED)?MAVLINK_SIGNATURE_BLOCK_LEN:0;
 80018d4:	f016 0f01 	tst.w	r6, #1
 80018d8:	f040 8523 	bne.w	8002322 <mouseDriver_sendMsg+0x1c32>
		header_len = MAVLINK_CORE_HEADER_LEN;
 80018dc:	2109      	movs	r1, #9
	ck[0] = (uint8_t)(msg->checksum & 0xFF);
 80018de:	f8bd 20d4 	ldrh.w	r2, [sp, #212]	; 0xd4
 80018e2:	701a      	strb	r2, [r3, #0]
	ck[1] = (uint8_t)(msg->checksum >> 8);
 80018e4:	0a12      	lsrs	r2, r2, #8
 80018e6:	705a      	strb	r2, [r3, #1]
 80018e8:	2300      	movs	r3, #0
	return header_len + 1 + 2 + (uint16_t)length + (uint16_t)signature_len;
 80018ea:	4421      	add	r1, r4
 80018ec:	3103      	adds	r1, #3
 80018ee:	4419      	add	r1, r3
			main_transmit_buffer(outBuffer, msg_size);
 80018f0:	b289      	uxth	r1, r1
 80018f2:	4814      	ldr	r0, [pc, #80]	; (8001944 <mouseDriver_sendMsg+0x1254>)
 80018f4:	f000 ff42 	bl	800277c <main_transmit_buffer>
			break;
 80018f8:	f7ff b824 	b.w	8000944 <mouseDriver_sendMsg+0x254>
	bool signing = 	(!mavlink1) && status->signing && (status->signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING);
 80018fc:	2000      	movs	r0, #0
 80018fe:	e70b      	b.n	8001718 <mouseDriver_sendMsg+0x1028>
	while (length > 1 && payload[length-1] == 0) {
 8001900:	2305      	movs	r3, #5
 8001902:	e721      	b.n	8001748 <mouseDriver_sendMsg+0x1058>
		length--;
 8001904:	2304      	movs	r3, #4
 8001906:	e71f      	b.n	8001748 <mouseDriver_sendMsg+0x1058>
 8001908:	2303      	movs	r3, #3
 800190a:	e71d      	b.n	8001748 <mouseDriver_sendMsg+0x1058>
	if (signing) {
 800190c:	240a      	movs	r4, #10
 800190e:	e736      	b.n	800177e <mouseDriver_sendMsg+0x108e>
		buf[2] = msg->incompat_flags;
 8001910:	f89d 30d8 	ldrb.w	r3, [sp, #216]	; 0xd8
 8001914:	f88d 3016 	strb.w	r3, [sp, #22]
		buf[3] = msg->compat_flags;
 8001918:	2300      	movs	r3, #0
 800191a:	f88d 3017 	strb.w	r3, [sp, #23]
		buf[4] = msg->seq;
 800191e:	f88d 2018 	strb.w	r2, [sp, #24]
		buf[5] = msg->sysid;
 8001922:	f88d 3019 	strb.w	r3, [sp, #25]
		buf[6] = msg->compid;
 8001926:	f88d 301a 	strb.w	r3, [sp, #26]
		buf[7] = msg->msgid & 0xFF;
 800192a:	2207      	movs	r2, #7
 800192c:	f88d 201b 	strb.w	r2, [sp, #27]
		buf[8] = (msg->msgid >> 8) & 0xFF;
 8001930:	f88d 301c 	strb.w	r3, [sp, #28]
		buf[9] = (msg->msgid >> 16) & 0xFF;
 8001934:	f88d 301d 	strb.w	r3, [sp, #29]
 8001938:	e740      	b.n	80017bc <mouseDriver_sendMsg+0x10cc>
 800193a:	bf00      	nop
 800193c:	20000028 	.word	0x20000028
 8001940:	20000058 	.word	0x20000058
 8001944:	200000b8 	.word	0x200000b8
		mavlink_sign_packet(status->signing,
 8001948:	4b70      	ldr	r3, [pc, #448]	; (8001b0c <mouseDriver_sendMsg+0x141c>)
 800194a:	691d      	ldr	r5, [r3, #16]
	if (signing == NULL || !(signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING)) {
 800194c:	2d00      	cmp	r5, #0
 800194e:	d083      	beq.n	8001858 <mouseDriver_sendMsg+0x1168>
 8001950:	782a      	ldrb	r2, [r5, #0]
 8001952:	f012 0f01 	tst.w	r2, #1
 8001956:	f43f af7f 	beq.w	8001858 <mouseDriver_sendMsg+0x1168>
				    (const uint8_t *)_MAV_PAYLOAD(msg)+(uint16_t)msg->len);
 800195a:	f89d 80d7 	ldrb.w	r8, [sp, #215]	; 0xd7
	signature[0] = signing->link_id;
 800195e:	786a      	ldrb	r2, [r5, #1]
 8001960:	f88d 21ea 	strb.w	r2, [sp, #490]	; 0x1ea
	tstamp.t64 = signing->timestamp;
 8001964:	68aa      	ldr	r2, [r5, #8]
 8001966:	68e9      	ldr	r1, [r5, #12]
 8001968:	9202      	str	r2, [sp, #8]
 800196a:	9103      	str	r1, [sp, #12]
	memcpy(&signature[1], tstamp.t8, 6);
 800196c:	f8cd 21eb 	str.w	r2, [sp, #491]	; 0x1eb
 8001970:	f8bd 200c 	ldrh.w	r2, [sp, #12]
 8001974:	f8ad 21ef 	strh.w	r2, [sp, #495]	; 0x1ef
	signing->timestamp++;
 8001978:	e9d5 0102 	ldrd	r0, r1, [r5, #8]
 800197c:	1c42      	adds	r2, r0, #1
 800197e:	f141 0300 	adc.w	r3, r1, #0
 8001982:	e9c5 2302 	strd	r2, r3, [r5, #8]
    m->sz[1] = 0;
 8001986:	2700      	movs	r7, #0
 8001988:	971c      	str	r7, [sp, #112]	; 0x70
    A = 0x6a09e667;
 800198a:	4a61      	ldr	r2, [pc, #388]	; (8001b10 <mouseDriver_sendMsg+0x1420>)
 800198c:	921d      	str	r2, [sp, #116]	; 0x74
    B = 0xbb67ae85;
 800198e:	4a61      	ldr	r2, [pc, #388]	; (8001b14 <mouseDriver_sendMsg+0x1424>)
 8001990:	921e      	str	r2, [sp, #120]	; 0x78
    C = 0x3c6ef372;
 8001992:	4a61      	ldr	r2, [pc, #388]	; (8001b18 <mouseDriver_sendMsg+0x1428>)
 8001994:	921f      	str	r2, [sp, #124]	; 0x7c
    D = 0xa54ff53a;
 8001996:	4a61      	ldr	r2, [pc, #388]	; (8001b1c <mouseDriver_sendMsg+0x142c>)
 8001998:	9220      	str	r2, [sp, #128]	; 0x80
    E = 0x510e527f;
 800199a:	4a61      	ldr	r2, [pc, #388]	; (8001b20 <mouseDriver_sendMsg+0x1430>)
 800199c:	9221      	str	r2, [sp, #132]	; 0x84
    F = 0x9b05688c;
 800199e:	4a61      	ldr	r2, [pc, #388]	; (8001b24 <mouseDriver_sendMsg+0x1434>)
 80019a0:	9222      	str	r2, [sp, #136]	; 0x88
    G = 0x1f83d9ab;
 80019a2:	4a61      	ldr	r2, [pc, #388]	; (8001b28 <mouseDriver_sendMsg+0x1438>)
 80019a4:	9223      	str	r2, [sp, #140]	; 0x8c
    H = 0x5be0cd19;
 80019a6:	f102 5274 	add.w	r2, r2, #1023410176	; 0x3d000000
 80019aa:	f5a2 0223 	sub.w	r2, r2, #10682368	; 0xa30000
 80019ae:	f6a2 4292 	subw	r2, r2, #3218	; 0xc92
 80019b2:	9224      	str	r2, [sp, #144]	; 0x90
    m->sz[0] += len * 8;
 80019b4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80019b8:	921b      	str	r2, [sp, #108]	; 0x6c
	memcpy(m->u.save_bytes + offset, p, l);
 80019ba:	ae25      	add	r6, sp, #148	; 0x94
 80019bc:	f855 0f10 	ldr.w	r0, [r5, #16]!
 80019c0:	6869      	ldr	r1, [r5, #4]
 80019c2:	68aa      	ldr	r2, [r5, #8]
 80019c4:	68eb      	ldr	r3, [r5, #12]
 80019c6:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80019c8:	6928      	ldr	r0, [r5, #16]
 80019ca:	6969      	ldr	r1, [r5, #20]
 80019cc:	69aa      	ldr	r2, [r5, #24]
 80019ce:	69eb      	ldr	r3, [r5, #28]
 80019d0:	c60f      	stmia	r6!, {r0, r1, r2, r3}
	mavlink_sha256_update(&ctx, header, header_len);
 80019d2:	4622      	mov	r2, r4
 80019d4:	a905      	add	r1, sp, #20
 80019d6:	a81b      	add	r0, sp, #108	; 0x6c
 80019d8:	f7fe fd76 	bl	80004c8 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, packet, packet_len);
 80019dc:	4642      	mov	r2, r8
 80019de:	a938      	add	r1, sp, #224	; 0xe0
 80019e0:	a81b      	add	r0, sp, #108	; 0x6c
 80019e2:	f7fe fd71 	bl	80004c8 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, crc, 2);
 80019e6:	2202      	movs	r2, #2
 80019e8:	ab38      	add	r3, sp, #224	; 0xe0
 80019ea:	eb03 0108 	add.w	r1, r3, r8
 80019ee:	a81b      	add	r0, sp, #108	; 0x6c
 80019f0:	f7fe fd6a 	bl	80004c8 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, signature, 7);
 80019f4:	2207      	movs	r2, #7
 80019f6:	f50d 71f5 	add.w	r1, sp, #490	; 0x1ea
 80019fa:	a81b      	add	r0, sp, #108	; 0x6c
 80019fc:	f7fe fd64 	bl	80004c8 <mavlink_sha256_update>
    unsigned offset = (m->sz[0] / 8) % 64;
 8001a00:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
 8001a02:	f3c4 05c5 	ubfx	r5, r4, #3, #6
    unsigned int dstart = (120 - offset - 1) % 64 + 1;
 8001a06:	f1c5 0577 	rsb	r5, r5, #119	; 0x77
 8001a0a:	f005 053f 	and.w	r5, r5, #63	; 0x3f
    *zeros = 0x80;
 8001a0e:	2380      	movs	r3, #128	; 0x80
 8001a10:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
    memset (zeros + 1, 0, sizeof(zeros) - 1);
 8001a14:	2247      	movs	r2, #71	; 0x47
 8001a16:	4639      	mov	r1, r7
 8001a18:	f10d 0025 	add.w	r0, sp, #37	; 0x25
 8001a1c:	f005 fdde 	bl	80075dc <memset>
    zeros[dstart+7] = (m->sz[0] >> 0) & 0xff;
 8001a20:	ab09      	add	r3, sp, #36	; 0x24
 8001a22:	442b      	add	r3, r5
 8001a24:	721c      	strb	r4, [r3, #8]
    zeros[dstart+6] = (m->sz[0] >> 8) & 0xff;
 8001a26:	0a22      	lsrs	r2, r4, #8
 8001a28:	71da      	strb	r2, [r3, #7]
    zeros[dstart+5] = (m->sz[0] >> 16) & 0xff;
 8001a2a:	0c22      	lsrs	r2, r4, #16
 8001a2c:	719a      	strb	r2, [r3, #6]
    zeros[dstart+4] = (m->sz[0] >> 24) & 0xff;
 8001a2e:	0e24      	lsrs	r4, r4, #24
 8001a30:	715c      	strb	r4, [r3, #5]
    zeros[dstart+3] = (m->sz[1] >> 0) & 0xff;
 8001a32:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8001a34:	711a      	strb	r2, [r3, #4]
    zeros[dstart+2] = (m->sz[1] >> 8) & 0xff;
 8001a36:	0a11      	lsrs	r1, r2, #8
 8001a38:	70d9      	strb	r1, [r3, #3]
    zeros[dstart+1] = (m->sz[1] >> 16) & 0xff;
 8001a3a:	0c11      	lsrs	r1, r2, #16
 8001a3c:	7099      	strb	r1, [r3, #2]
    zeros[dstart+0] = (m->sz[1] >> 24) & 0xff;
 8001a3e:	0e12      	lsrs	r2, r2, #24
 8001a40:	705a      	strb	r2, [r3, #1]
    mavlink_sha256_update(m, zeros, dstart + 8);
 8001a42:	f105 0209 	add.w	r2, r5, #9
 8001a46:	a909      	add	r1, sp, #36	; 0x24
 8001a48:	a81b      	add	r0, sp, #108	; 0x6c
 8001a4a:	f7fe fd3d 	bl	80004c8 <mavlink_sha256_update>
    result[0] = p[3];
 8001a4e:	f89d 3077 	ldrb.w	r3, [sp, #119]	; 0x77
 8001a52:	f88d 31f1 	strb.w	r3, [sp, #497]	; 0x1f1
    result[1] = p[2];
 8001a56:	f89d 3076 	ldrb.w	r3, [sp, #118]	; 0x76
 8001a5a:	f88d 31f2 	strb.w	r3, [sp, #498]	; 0x1f2
    result[2] = p[1];
 8001a5e:	f89d 3075 	ldrb.w	r3, [sp, #117]	; 0x75
 8001a62:	f88d 31f3 	strb.w	r3, [sp, #499]	; 0x1f3
    result[3] = p[0];
 8001a66:	f89d 3074 	ldrb.w	r3, [sp, #116]	; 0x74
 8001a6a:	f88d 31f4 	strb.w	r3, [sp, #500]	; 0x1f4
    result[4] = p[7];
 8001a6e:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8001a72:	f88d 31f5 	strb.w	r3, [sp, #501]	; 0x1f5
    result[5] = p[6];
 8001a76:	f89d 307a 	ldrb.w	r3, [sp, #122]	; 0x7a
 8001a7a:	f88d 31f6 	strb.w	r3, [sp, #502]	; 0x1f6
 8001a7e:	e6eb      	b.n	8001858 <mouseDriver_sendMsg+0x1168>
		buf[0] = msg->magic;
 8001a80:	4d2a      	ldr	r5, [pc, #168]	; (8001b2c <mouseDriver_sendMsg+0x143c>)
 8001a82:	23fe      	movs	r3, #254	; 0xfe
 8001a84:	702b      	strb	r3, [r5, #0]
		buf[1] = length;
 8001a86:	706c      	strb	r4, [r5, #1]
		buf[2] = msg->seq;
 8001a88:	f89d 30da 	ldrb.w	r3, [sp, #218]	; 0xda
 8001a8c:	70ab      	strb	r3, [r5, #2]
		buf[3] = msg->sysid;
 8001a8e:	f89d 30db 	ldrb.w	r3, [sp, #219]	; 0xdb
 8001a92:	70eb      	strb	r3, [r5, #3]
		buf[4] = msg->compid;
 8001a94:	f89d 30dc 	ldrb.w	r3, [sp, #220]	; 0xdc
 8001a98:	712b      	strb	r3, [r5, #4]
		buf[5] = msg->msgid & 0xFF;
 8001a9a:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 8001a9c:	f3c3 2317 	ubfx	r3, r3, #8, #24
 8001aa0:	716b      	strb	r3, [r5, #5]
		memcpy(&buf[6], _MAV_PAYLOAD(msg), msg->len);
 8001aa2:	4622      	mov	r2, r4
 8001aa4:	a938      	add	r1, sp, #224	; 0xe0
 8001aa6:	1da8      	adds	r0, r5, #6
 8001aa8:	f005 fd8d 	bl	80075c6 <memcpy>
		ck = buf + header_len + 1 + (uint16_t)msg->len;
 8001aac:	1da3      	adds	r3, r4, #6
 8001aae:	442b      	add	r3, r5
		header_len = MAVLINK_CORE_HEADER_MAVLINK1_LEN;
 8001ab0:	2105      	movs	r1, #5
 8001ab2:	e714      	b.n	80018de <mouseDriver_sendMsg+0x11ee>
			mavlink_msg_point_loaded_pack(SYS_ID,COMP_ID,&msg,actual_point);
 8001ab4:	4b1e      	ldr	r3, [pc, #120]	; (8001b30 <mouseDriver_sendMsg+0x1440>)
        memcpy(_MAV_PAYLOAD_NON_CONST(msg), buf, MAVLINK_MSG_ID_POINT_LOADED_LEN);
#else
    mavlink_point_loaded_t packet;
    packet.point_id = point_id;

        memcpy(_MAV_PAYLOAD_NON_CONST(msg), &packet, MAVLINK_MSG_ID_POINT_LOADED_LEN);
 8001ab6:	781b      	ldrb	r3, [r3, #0]
 8001ab8:	f88d 30e0 	strb.w	r3, [sp, #224]	; 0xe0
#endif

    msg->msgid = MAVLINK_MSG_ID_POINT_LOADED;
 8001abc:	2300      	movs	r3, #0
 8001abe:	2205      	movs	r2, #5
 8001ac0:	f88d 20dd 	strb.w	r2, [sp, #221]	; 0xdd
 8001ac4:	f88d 30de 	strb.w	r3, [sp, #222]	; 0xde
 8001ac8:	f88d 30df 	strb.w	r3, [sp, #223]	; 0xdf
	bool mavlink1 = (status->flags & MAVLINK_STATUS_FLAG_OUT_MAVLINK1) != 0;
 8001acc:	4b0f      	ldr	r3, [pc, #60]	; (8001b0c <mouseDriver_sendMsg+0x141c>)
 8001ace:	7b1b      	ldrb	r3, [r3, #12]
	bool signing = 	(!mavlink1) && status->signing && (status->signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING);
 8001ad0:	f013 0502 	ands.w	r5, r3, #2
 8001ad4:	d12e      	bne.n	8001b34 <mouseDriver_sendMsg+0x1444>
 8001ad6:	4b0d      	ldr	r3, [pc, #52]	; (8001b0c <mouseDriver_sendMsg+0x141c>)
 8001ad8:	691b      	ldr	r3, [r3, #16]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	f000 80f6 	beq.w	8001ccc <mouseDriver_sendMsg+0x15dc>
 8001ae0:	7818      	ldrb	r0, [r3, #0]
 8001ae2:	f000 0001 	and.w	r0, r0, #1
		msg->magic = MAVLINK_STX;
 8001ae6:	23fd      	movs	r3, #253	; 0xfd
 8001ae8:	f88d 30d6 	strb.w	r3, [sp, #214]	; 0xd6
	msg->len = mavlink1?min_length:_mav_trim_payload(_MAV_PAYLOAD(msg), length);
 8001aec:	2301      	movs	r3, #1
 8001aee:	f88d 30d7 	strb.w	r3, [sp, #215]	; 0xd7
	msg->sysid = system_id;
 8001af2:	2200      	movs	r2, #0
 8001af4:	f88d 20db 	strb.w	r2, [sp, #219]	; 0xdb
	msg->compid = component_id;
 8001af8:	f88d 20dc 	strb.w	r2, [sp, #220]	; 0xdc
	if (signing) {
 8001afc:	2800      	cmp	r0, #0
 8001afe:	f000 80e7 	beq.w	8001cd0 <mouseDriver_sendMsg+0x15e0>
		msg->incompat_flags |= MAVLINK_IFLAG_SIGNED;
 8001b02:	2301      	movs	r3, #1
 8001b04:	f88d 30d8 	strb.w	r3, [sp, #216]	; 0xd8
        uint8_t header_len = MAVLINK_CORE_HEADER_LEN+1;
 8001b08:	240a      	movs	r4, #10
 8001b0a:	e022      	b.n	8001b52 <mouseDriver_sendMsg+0x1462>
 8001b0c:	20000058 	.word	0x20000058
 8001b10:	6a09e667 	.word	0x6a09e667
 8001b14:	bb67ae85 	.word	0xbb67ae85
 8001b18:	3c6ef372 	.word	0x3c6ef372
 8001b1c:	a54ff53a 	.word	0xa54ff53a
 8001b20:	510e527f 	.word	0x510e527f
 8001b24:	9b05688c 	.word	0x9b05688c
 8001b28:	1f83d9ab 	.word	0x1f83d9ab
 8001b2c:	200000b8 	.word	0x200000b8
 8001b30:	2000003c 	.word	0x2000003c
		msg->magic = MAVLINK_STX_MAVLINK1;
 8001b34:	23fe      	movs	r3, #254	; 0xfe
 8001b36:	f88d 30d6 	strb.w	r3, [sp, #214]	; 0xd6
	msg->len = mavlink1?min_length:_mav_trim_payload(_MAV_PAYLOAD(msg), length);
 8001b3a:	2301      	movs	r3, #1
 8001b3c:	f88d 30d7 	strb.w	r3, [sp, #215]	; 0xd7
	msg->sysid = system_id;
 8001b40:	2000      	movs	r0, #0
 8001b42:	f88d 00db 	strb.w	r0, [sp, #219]	; 0xdb
	msg->compid = component_id;
 8001b46:	f88d 00dc 	strb.w	r0, [sp, #220]	; 0xdc
		header_len = MAVLINK_CORE_HEADER_MAVLINK1_LEN+1;
 8001b4a:	2406      	movs	r4, #6
	msg->incompat_flags = 0;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	f88d 30d8 	strb.w	r3, [sp, #216]	; 0xd8
	msg->compat_flags = 0;
 8001b52:	2200      	movs	r2, #0
 8001b54:	f88d 20d9 	strb.w	r2, [sp, #217]	; 0xd9
	msg->seq = status->current_tx_seq;
 8001b58:	4ac3      	ldr	r2, [pc, #780]	; (8001e68 <mouseDriver_sendMsg+0x1778>)
 8001b5a:	7993      	ldrb	r3, [r2, #6]
 8001b5c:	f88d 30da 	strb.w	r3, [sp, #218]	; 0xda
	status->current_tx_seq = status->current_tx_seq + 1;
 8001b60:	1c59      	adds	r1, r3, #1
 8001b62:	7191      	strb	r1, [r2, #6]
	buf[0] = msg->magic;
 8001b64:	f89d 20d6 	ldrb.w	r2, [sp, #214]	; 0xd6
 8001b68:	f88d 2014 	strb.w	r2, [sp, #20]
	buf[1] = msg->len;
 8001b6c:	2201      	movs	r2, #1
 8001b6e:	f88d 2015 	strb.w	r2, [sp, #21]
	if (mavlink1) {
 8001b72:	2d00      	cmp	r5, #0
 8001b74:	f000 80ae 	beq.w	8001cd4 <mouseDriver_sendMsg+0x15e4>
		buf[2] = msg->seq;
 8001b78:	f88d 3016 	strb.w	r3, [sp, #22]
		buf[3] = msg->sysid;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	f88d 3017 	strb.w	r3, [sp, #23]
		buf[4] = msg->compid;
 8001b82:	f88d 3018 	strb.w	r3, [sp, #24]
		buf[5] = msg->msgid & 0xFF;
 8001b86:	2305      	movs	r3, #5
 8001b88:	f88d 3019 	strb.w	r3, [sp, #25]
	while (length--) {
 8001b8c:	1ea6      	subs	r6, r4, #2
 8001b8e:	b2b6      	uxth	r6, r6
 8001b90:	ab7e      	add	r3, sp, #504	; 0x1f8
 8001b92:	441e      	add	r6, r3
 8001b94:	f5a6 76f1 	sub.w	r6, r6, #482	; 0x1e2
        *crcAccum = X25_INIT_CRC;
 8001b98:	f64f 71ff 	movw	r1, #65535	; 0xffff
	while (length--) {
 8001b9c:	f10d 0515 	add.w	r5, sp, #21
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 8001ba0:	f815 2b01 	ldrb.w	r2, [r5], #1
 8001ba4:	404a      	eors	r2, r1
        tmp ^= (tmp<<4);
 8001ba6:	ea82 1202 	eor.w	r2, r2, r2, lsl #4
 8001baa:	b2d2      	uxtb	r2, r2
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8001bac:	0913      	lsrs	r3, r2, #4
 8001bae:	ea83 2311 	eor.w	r3, r3, r1, lsr #8
 8001bb2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001bb6:	ea83 01c2 	eor.w	r1, r3, r2, lsl #3
	while (length--) {
 8001bba:	42b5      	cmp	r5, r6
 8001bbc:	d1f0      	bne.n	8001ba0 <mouseDriver_sendMsg+0x14b0>
	crc_accumulate_buffer(&checksum, _MAV_PAYLOAD(msg), msg->len);
 8001bbe:	f89d 70d7 	ldrb.w	r7, [sp, #215]	; 0xd7
 8001bc2:	b2ba      	uxth	r2, r7
	while (length--) {
 8001bc4:	1e53      	subs	r3, r2, #1
 8001bc6:	b29b      	uxth	r3, r3
 8001bc8:	b1a2      	cbz	r2, 8001bf4 <mouseDriver_sendMsg+0x1504>
 8001bca:	aa7e      	add	r2, sp, #504	; 0x1f8
 8001bcc:	4413      	add	r3, r2
 8001bce:	f2a3 1617 	subw	r6, r3, #279	; 0x117
	const uint8_t *p = (const uint8_t *)pBuffer;
 8001bd2:	ad38      	add	r5, sp, #224	; 0xe0
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 8001bd4:	f815 3b01 	ldrb.w	r3, [r5], #1
 8001bd8:	404b      	eors	r3, r1
        tmp ^= (tmp<<4);
 8001bda:	ea83 1303 	eor.w	r3, r3, r3, lsl #4
 8001bde:	b2db      	uxtb	r3, r3
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8001be0:	091a      	lsrs	r2, r3, #4
 8001be2:	ea82 2211 	eor.w	r2, r2, r1, lsr #8
 8001be6:	ea82 2203 	eor.w	r2, r2, r3, lsl #8
 8001bea:	ea82 03c3 	eor.w	r3, r2, r3, lsl #3
 8001bee:	b299      	uxth	r1, r3
	while (length--) {
 8001bf0:	42b5      	cmp	r5, r6
 8001bf2:	d1ef      	bne.n	8001bd4 <mouseDriver_sendMsg+0x14e4>
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 8001bf4:	f081 039b 	eor.w	r3, r1, #155	; 0x9b
        tmp ^= (tmp<<4);
 8001bf8:	ea83 1203 	eor.w	r2, r3, r3, lsl #4
 8001bfc:	b2d2      	uxtb	r2, r2
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8001bfe:	0913      	lsrs	r3, r2, #4
 8001c00:	ea83 2311 	eor.w	r3, r3, r1, lsr #8
 8001c04:	ea83 2302 	eor.w	r3, r3, r2, lsl #8
 8001c08:	ea83 03c2 	eor.w	r3, r3, r2, lsl #3
 8001c0c:	b21b      	sxth	r3, r3
 8001c0e:	b29a      	uxth	r2, r3
	mavlink_ck_a(msg) = (uint8_t)(checksum & 0xFF);
 8001c10:	a938      	add	r1, sp, #224	; 0xe0
 8001c12:	55cb      	strb	r3, [r1, r7]
	mavlink_ck_b(msg) = (uint8_t)(checksum >> 8);
 8001c14:	f89d 30d7 	ldrb.w	r3, [sp, #215]	; 0xd7
 8001c18:	0a15      	lsrs	r5, r2, #8
 8001c1a:	f10d 01e1 	add.w	r1, sp, #225	; 0xe1
 8001c1e:	54cd      	strb	r5, [r1, r3]
	msg->checksum = checksum;
 8001c20:	f8ad 20d4 	strh.w	r2, [sp, #212]	; 0xd4
	if (signing) {
 8001c24:	2800      	cmp	r0, #0
 8001c26:	d16a      	bne.n	8001cfe <mouseDriver_sendMsg+0x160e>
	return msg->len + header_len + 2 + signature_len;
 8001c28:	f89d 40d7 	ldrb.w	r4, [sp, #215]	; 0xd7
	if (msg->magic == MAVLINK_STX_MAVLINK1) {
 8001c2c:	f89d 10d6 	ldrb.w	r1, [sp, #214]	; 0xd6
 8001c30:	29fe      	cmp	r1, #254	; 0xfe
 8001c32:	f000 80ff 	beq.w	8001e34 <mouseDriver_sendMsg+0x1744>
	while (length > 1 && payload[length-1] == 0) {
 8001c36:	2c01      	cmp	r4, #1
 8001c38:	d911      	bls.n	8001c5e <mouseDriver_sendMsg+0x156e>
 8001c3a:	f10d 03df 	add.w	r3, sp, #223	; 0xdf
 8001c3e:	5d1b      	ldrb	r3, [r3, r4]
 8001c40:	b96b      	cbnz	r3, 8001c5e <mouseDriver_sendMsg+0x156e>
 8001c42:	1e63      	subs	r3, r4, #1
 8001c44:	aa7e      	add	r2, sp, #504	; 0x1f8
 8001c46:	fa52 f383 	uxtab	r3, r2, r3
 8001c4a:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
		length--;
 8001c4e:	3c01      	subs	r4, #1
 8001c50:	b2e4      	uxtb	r4, r4
	while (length > 1 && payload[length-1] == 0) {
 8001c52:	2c01      	cmp	r4, #1
 8001c54:	d003      	beq.n	8001c5e <mouseDriver_sendMsg+0x156e>
 8001c56:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8001c5a:	2a00      	cmp	r2, #0
 8001c5c:	d0f7      	beq.n	8001c4e <mouseDriver_sendMsg+0x155e>
		buf[0] = msg->magic;
 8001c5e:	4d83      	ldr	r5, [pc, #524]	; (8001e6c <mouseDriver_sendMsg+0x177c>)
 8001c60:	7029      	strb	r1, [r5, #0]
		buf[1] = length;
 8001c62:	706c      	strb	r4, [r5, #1]
		buf[2] = msg->incompat_flags;
 8001c64:	f89d 60d8 	ldrb.w	r6, [sp, #216]	; 0xd8
 8001c68:	70ae      	strb	r6, [r5, #2]
		buf[3] = msg->compat_flags;
 8001c6a:	f89d 30d9 	ldrb.w	r3, [sp, #217]	; 0xd9
 8001c6e:	70eb      	strb	r3, [r5, #3]
		buf[4] = msg->seq;
 8001c70:	f89d 30da 	ldrb.w	r3, [sp, #218]	; 0xda
 8001c74:	712b      	strb	r3, [r5, #4]
		buf[5] = msg->sysid;
 8001c76:	f89d 30db 	ldrb.w	r3, [sp, #219]	; 0xdb
 8001c7a:	716b      	strb	r3, [r5, #5]
		buf[6] = msg->compid;
 8001c7c:	f89d 30dc 	ldrb.w	r3, [sp, #220]	; 0xdc
 8001c80:	71ab      	strb	r3, [r5, #6]
		buf[7] = msg->msgid & 0xFF;
 8001c82:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 8001c84:	f3c3 2317 	ubfx	r3, r3, #8, #24
 8001c88:	71eb      	strb	r3, [r5, #7]
		buf[8] = (msg->msgid >> 8) & 0xFF;
 8001c8a:	121a      	asrs	r2, r3, #8
 8001c8c:	722a      	strb	r2, [r5, #8]
		buf[9] = (msg->msgid >> 16) & 0xFF;
 8001c8e:	141b      	asrs	r3, r3, #16
 8001c90:	726b      	strb	r3, [r5, #9]
		memcpy(&buf[10], _MAV_PAYLOAD(msg), length);
 8001c92:	4622      	mov	r2, r4
 8001c94:	a938      	add	r1, sp, #224	; 0xe0
 8001c96:	f105 000a 	add.w	r0, r5, #10
 8001c9a:	f005 fc94 	bl	80075c6 <memcpy>
		ck = buf + header_len + 1 + (uint16_t)length;
 8001c9e:	f104 020a 	add.w	r2, r4, #10
 8001ca2:	18ab      	adds	r3, r5, r2
		signature_len = (msg->incompat_flags & MAVLINK_IFLAG_SIGNED)?MAVLINK_SIGNATURE_BLOCK_LEN:0;
 8001ca4:	f016 0f01 	tst.w	r6, #1
 8001ca8:	f040 8352 	bne.w	8002350 <mouseDriver_sendMsg+0x1c60>
		header_len = MAVLINK_CORE_HEADER_LEN;
 8001cac:	2109      	movs	r1, #9
	ck[0] = (uint8_t)(msg->checksum & 0xFF);
 8001cae:	f8bd 20d4 	ldrh.w	r2, [sp, #212]	; 0xd4
 8001cb2:	701a      	strb	r2, [r3, #0]
	ck[1] = (uint8_t)(msg->checksum >> 8);
 8001cb4:	0a12      	lsrs	r2, r2, #8
 8001cb6:	705a      	strb	r2, [r3, #1]
 8001cb8:	2300      	movs	r3, #0
	return header_len + 1 + 2 + (uint16_t)length + (uint16_t)signature_len;
 8001cba:	4421      	add	r1, r4
 8001cbc:	3103      	adds	r1, #3
 8001cbe:	4419      	add	r1, r3
			main_transmit_buffer(outBuffer, msg_size);
 8001cc0:	b289      	uxth	r1, r1
 8001cc2:	486a      	ldr	r0, [pc, #424]	; (8001e6c <mouseDriver_sendMsg+0x177c>)
 8001cc4:	f000 fd5a 	bl	800277c <main_transmit_buffer>
			break;
 8001cc8:	f7fe be3c 	b.w	8000944 <mouseDriver_sendMsg+0x254>
	bool signing = 	(!mavlink1) && status->signing && (status->signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING);
 8001ccc:	2000      	movs	r0, #0
 8001cce:	e70a      	b.n	8001ae6 <mouseDriver_sendMsg+0x13f6>
        uint8_t header_len = MAVLINK_CORE_HEADER_LEN+1;
 8001cd0:	240a      	movs	r4, #10
 8001cd2:	e73b      	b.n	8001b4c <mouseDriver_sendMsg+0x145c>
		buf[2] = msg->incompat_flags;
 8001cd4:	f89d 20d8 	ldrb.w	r2, [sp, #216]	; 0xd8
 8001cd8:	f88d 2016 	strb.w	r2, [sp, #22]
		buf[3] = msg->compat_flags;
 8001cdc:	2200      	movs	r2, #0
 8001cde:	f88d 2017 	strb.w	r2, [sp, #23]
		buf[4] = msg->seq;
 8001ce2:	f88d 3018 	strb.w	r3, [sp, #24]
		buf[5] = msg->sysid;
 8001ce6:	f88d 2019 	strb.w	r2, [sp, #25]
		buf[6] = msg->compid;
 8001cea:	f88d 201a 	strb.w	r2, [sp, #26]
		buf[7] = msg->msgid & 0xFF;
 8001cee:	2305      	movs	r3, #5
 8001cf0:	f88d 301b 	strb.w	r3, [sp, #27]
		buf[8] = (msg->msgid >> 8) & 0xFF;
 8001cf4:	f88d 201c 	strb.w	r2, [sp, #28]
		buf[9] = (msg->msgid >> 16) & 0xFF;
 8001cf8:	f88d 201d 	strb.w	r2, [sp, #29]
 8001cfc:	e746      	b.n	8001b8c <mouseDriver_sendMsg+0x149c>
		mavlink_sign_packet(status->signing,
 8001cfe:	4b5a      	ldr	r3, [pc, #360]	; (8001e68 <mouseDriver_sendMsg+0x1778>)
 8001d00:	691d      	ldr	r5, [r3, #16]
	if (signing == NULL || !(signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING)) {
 8001d02:	2d00      	cmp	r5, #0
 8001d04:	d090      	beq.n	8001c28 <mouseDriver_sendMsg+0x1538>
 8001d06:	782a      	ldrb	r2, [r5, #0]
 8001d08:	f012 0f01 	tst.w	r2, #1
 8001d0c:	d08c      	beq.n	8001c28 <mouseDriver_sendMsg+0x1538>
				    (const uint8_t *)_MAV_PAYLOAD(msg)+(uint16_t)msg->len);
 8001d0e:	f89d 80d7 	ldrb.w	r8, [sp, #215]	; 0xd7
	signature[0] = signing->link_id;
 8001d12:	786a      	ldrb	r2, [r5, #1]
 8001d14:	f88d 21ea 	strb.w	r2, [sp, #490]	; 0x1ea
	tstamp.t64 = signing->timestamp;
 8001d18:	68aa      	ldr	r2, [r5, #8]
 8001d1a:	68e9      	ldr	r1, [r5, #12]
 8001d1c:	9202      	str	r2, [sp, #8]
 8001d1e:	9103      	str	r1, [sp, #12]
	memcpy(&signature[1], tstamp.t8, 6);
 8001d20:	f8cd 21eb 	str.w	r2, [sp, #491]	; 0x1eb
 8001d24:	f8bd 200c 	ldrh.w	r2, [sp, #12]
 8001d28:	f8ad 21ef 	strh.w	r2, [sp, #495]	; 0x1ef
	signing->timestamp++;
 8001d2c:	e9d5 0102 	ldrd	r0, r1, [r5, #8]
 8001d30:	1c42      	adds	r2, r0, #1
 8001d32:	f141 0300 	adc.w	r3, r1, #0
 8001d36:	e9c5 2302 	strd	r2, r3, [r5, #8]
    m->sz[1] = 0;
 8001d3a:	2700      	movs	r7, #0
 8001d3c:	971c      	str	r7, [sp, #112]	; 0x70
    A = 0x6a09e667;
 8001d3e:	4a4c      	ldr	r2, [pc, #304]	; (8001e70 <mouseDriver_sendMsg+0x1780>)
 8001d40:	921d      	str	r2, [sp, #116]	; 0x74
    B = 0xbb67ae85;
 8001d42:	4a4c      	ldr	r2, [pc, #304]	; (8001e74 <mouseDriver_sendMsg+0x1784>)
 8001d44:	921e      	str	r2, [sp, #120]	; 0x78
    C = 0x3c6ef372;
 8001d46:	4a4c      	ldr	r2, [pc, #304]	; (8001e78 <mouseDriver_sendMsg+0x1788>)
 8001d48:	921f      	str	r2, [sp, #124]	; 0x7c
    D = 0xa54ff53a;
 8001d4a:	4a4c      	ldr	r2, [pc, #304]	; (8001e7c <mouseDriver_sendMsg+0x178c>)
 8001d4c:	9220      	str	r2, [sp, #128]	; 0x80
    E = 0x510e527f;
 8001d4e:	4a4c      	ldr	r2, [pc, #304]	; (8001e80 <mouseDriver_sendMsg+0x1790>)
 8001d50:	9221      	str	r2, [sp, #132]	; 0x84
    F = 0x9b05688c;
 8001d52:	4a4c      	ldr	r2, [pc, #304]	; (8001e84 <mouseDriver_sendMsg+0x1794>)
 8001d54:	9222      	str	r2, [sp, #136]	; 0x88
    G = 0x1f83d9ab;
 8001d56:	4a4c      	ldr	r2, [pc, #304]	; (8001e88 <mouseDriver_sendMsg+0x1798>)
 8001d58:	9223      	str	r2, [sp, #140]	; 0x8c
    H = 0x5be0cd19;
 8001d5a:	f102 5274 	add.w	r2, r2, #1023410176	; 0x3d000000
 8001d5e:	f5a2 0223 	sub.w	r2, r2, #10682368	; 0xa30000
 8001d62:	f6a2 4292 	subw	r2, r2, #3218	; 0xc92
 8001d66:	9224      	str	r2, [sp, #144]	; 0x90
    m->sz[0] += len * 8;
 8001d68:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001d6c:	921b      	str	r2, [sp, #108]	; 0x6c
	memcpy(m->u.save_bytes + offset, p, l);
 8001d6e:	ae25      	add	r6, sp, #148	; 0x94
 8001d70:	f855 0f10 	ldr.w	r0, [r5, #16]!
 8001d74:	6869      	ldr	r1, [r5, #4]
 8001d76:	68aa      	ldr	r2, [r5, #8]
 8001d78:	68eb      	ldr	r3, [r5, #12]
 8001d7a:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8001d7c:	6928      	ldr	r0, [r5, #16]
 8001d7e:	6969      	ldr	r1, [r5, #20]
 8001d80:	69aa      	ldr	r2, [r5, #24]
 8001d82:	69eb      	ldr	r3, [r5, #28]
 8001d84:	c60f      	stmia	r6!, {r0, r1, r2, r3}
	mavlink_sha256_update(&ctx, header, header_len);
 8001d86:	4622      	mov	r2, r4
 8001d88:	a905      	add	r1, sp, #20
 8001d8a:	a81b      	add	r0, sp, #108	; 0x6c
 8001d8c:	f7fe fb9c 	bl	80004c8 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, packet, packet_len);
 8001d90:	4642      	mov	r2, r8
 8001d92:	a938      	add	r1, sp, #224	; 0xe0
 8001d94:	a81b      	add	r0, sp, #108	; 0x6c
 8001d96:	f7fe fb97 	bl	80004c8 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, crc, 2);
 8001d9a:	2202      	movs	r2, #2
 8001d9c:	ab38      	add	r3, sp, #224	; 0xe0
 8001d9e:	eb03 0108 	add.w	r1, r3, r8
 8001da2:	a81b      	add	r0, sp, #108	; 0x6c
 8001da4:	f7fe fb90 	bl	80004c8 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, signature, 7);
 8001da8:	2207      	movs	r2, #7
 8001daa:	f50d 71f5 	add.w	r1, sp, #490	; 0x1ea
 8001dae:	a81b      	add	r0, sp, #108	; 0x6c
 8001db0:	f7fe fb8a 	bl	80004c8 <mavlink_sha256_update>
    unsigned offset = (m->sz[0] / 8) % 64;
 8001db4:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
 8001db6:	f3c4 05c5 	ubfx	r5, r4, #3, #6
    unsigned int dstart = (120 - offset - 1) % 64 + 1;
 8001dba:	f1c5 0577 	rsb	r5, r5, #119	; 0x77
 8001dbe:	f005 053f 	and.w	r5, r5, #63	; 0x3f
    *zeros = 0x80;
 8001dc2:	2380      	movs	r3, #128	; 0x80
 8001dc4:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
    memset (zeros + 1, 0, sizeof(zeros) - 1);
 8001dc8:	2247      	movs	r2, #71	; 0x47
 8001dca:	4639      	mov	r1, r7
 8001dcc:	f10d 0025 	add.w	r0, sp, #37	; 0x25
 8001dd0:	f005 fc04 	bl	80075dc <memset>
    zeros[dstart+7] = (m->sz[0] >> 0) & 0xff;
 8001dd4:	ab09      	add	r3, sp, #36	; 0x24
 8001dd6:	442b      	add	r3, r5
 8001dd8:	721c      	strb	r4, [r3, #8]
    zeros[dstart+6] = (m->sz[0] >> 8) & 0xff;
 8001dda:	0a22      	lsrs	r2, r4, #8
 8001ddc:	71da      	strb	r2, [r3, #7]
    zeros[dstart+5] = (m->sz[0] >> 16) & 0xff;
 8001dde:	0c22      	lsrs	r2, r4, #16
 8001de0:	719a      	strb	r2, [r3, #6]
    zeros[dstart+4] = (m->sz[0] >> 24) & 0xff;
 8001de2:	0e24      	lsrs	r4, r4, #24
 8001de4:	715c      	strb	r4, [r3, #5]
    zeros[dstart+3] = (m->sz[1] >> 0) & 0xff;
 8001de6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8001de8:	711a      	strb	r2, [r3, #4]
    zeros[dstart+2] = (m->sz[1] >> 8) & 0xff;
 8001dea:	0a11      	lsrs	r1, r2, #8
 8001dec:	70d9      	strb	r1, [r3, #3]
    zeros[dstart+1] = (m->sz[1] >> 16) & 0xff;
 8001dee:	0c11      	lsrs	r1, r2, #16
 8001df0:	7099      	strb	r1, [r3, #2]
    zeros[dstart+0] = (m->sz[1] >> 24) & 0xff;
 8001df2:	0e12      	lsrs	r2, r2, #24
 8001df4:	705a      	strb	r2, [r3, #1]
    mavlink_sha256_update(m, zeros, dstart + 8);
 8001df6:	f105 0209 	add.w	r2, r5, #9
 8001dfa:	a909      	add	r1, sp, #36	; 0x24
 8001dfc:	a81b      	add	r0, sp, #108	; 0x6c
 8001dfe:	f7fe fb63 	bl	80004c8 <mavlink_sha256_update>
    result[0] = p[3];
 8001e02:	f89d 3077 	ldrb.w	r3, [sp, #119]	; 0x77
 8001e06:	f88d 31f1 	strb.w	r3, [sp, #497]	; 0x1f1
    result[1] = p[2];
 8001e0a:	f89d 3076 	ldrb.w	r3, [sp, #118]	; 0x76
 8001e0e:	f88d 31f2 	strb.w	r3, [sp, #498]	; 0x1f2
    result[2] = p[1];
 8001e12:	f89d 3075 	ldrb.w	r3, [sp, #117]	; 0x75
 8001e16:	f88d 31f3 	strb.w	r3, [sp, #499]	; 0x1f3
    result[3] = p[0];
 8001e1a:	f89d 3074 	ldrb.w	r3, [sp, #116]	; 0x74
 8001e1e:	f88d 31f4 	strb.w	r3, [sp, #500]	; 0x1f4
    result[4] = p[7];
 8001e22:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8001e26:	f88d 31f5 	strb.w	r3, [sp, #501]	; 0x1f5
    result[5] = p[6];
 8001e2a:	f89d 307a 	ldrb.w	r3, [sp, #122]	; 0x7a
 8001e2e:	f88d 31f6 	strb.w	r3, [sp, #502]	; 0x1f6
 8001e32:	e6f9      	b.n	8001c28 <mouseDriver_sendMsg+0x1538>
		buf[0] = msg->magic;
 8001e34:	4d0d      	ldr	r5, [pc, #52]	; (8001e6c <mouseDriver_sendMsg+0x177c>)
 8001e36:	23fe      	movs	r3, #254	; 0xfe
 8001e38:	702b      	strb	r3, [r5, #0]
		buf[1] = length;
 8001e3a:	706c      	strb	r4, [r5, #1]
		buf[2] = msg->seq;
 8001e3c:	f89d 30da 	ldrb.w	r3, [sp, #218]	; 0xda
 8001e40:	70ab      	strb	r3, [r5, #2]
		buf[3] = msg->sysid;
 8001e42:	f89d 30db 	ldrb.w	r3, [sp, #219]	; 0xdb
 8001e46:	70eb      	strb	r3, [r5, #3]
		buf[4] = msg->compid;
 8001e48:	f89d 30dc 	ldrb.w	r3, [sp, #220]	; 0xdc
 8001e4c:	712b      	strb	r3, [r5, #4]
		buf[5] = msg->msgid & 0xFF;
 8001e4e:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 8001e50:	f3c3 2317 	ubfx	r3, r3, #8, #24
 8001e54:	716b      	strb	r3, [r5, #5]
		memcpy(&buf[6], _MAV_PAYLOAD(msg), msg->len);
 8001e56:	4622      	mov	r2, r4
 8001e58:	a938      	add	r1, sp, #224	; 0xe0
 8001e5a:	1da8      	adds	r0, r5, #6
 8001e5c:	f005 fbb3 	bl	80075c6 <memcpy>
		ck = buf + header_len + 1 + (uint16_t)msg->len;
 8001e60:	1da3      	adds	r3, r4, #6
 8001e62:	442b      	add	r3, r5
		header_len = MAVLINK_CORE_HEADER_MAVLINK1_LEN;
 8001e64:	2105      	movs	r1, #5
 8001e66:	e722      	b.n	8001cae <mouseDriver_sendMsg+0x15be>
 8001e68:	20000058 	.word	0x20000058
 8001e6c:	200000b8 	.word	0x200000b8
 8001e70:	6a09e667 	.word	0x6a09e667
 8001e74:	bb67ae85 	.word	0xbb67ae85
 8001e78:	3c6ef372 	.word	0x3c6ef372
 8001e7c:	a54ff53a 	.word	0xa54ff53a
 8001e80:	510e527f 	.word	0x510e527f
 8001e84:	9b05688c 	.word	0x9b05688c
 8001e88:	1f83d9ab 	.word	0x1f83d9ab
			mavlink_msg_point_encode(SYS_ID,COMP_ID,&msg,&points[actual_point]);
 8001e8c:	4b98      	ldr	r3, [pc, #608]	; (80020f0 <mouseDriver_sendMsg+0x1a00>)
 8001e8e:	781a      	ldrb	r2, [r3, #0]
 * @param msg The MAVLink message to compress the data into
 * @param point C-struct to read the message contents from
 */
static inline uint16_t mavlink_msg_point_encode(uint8_t system_id, uint8_t component_id, mavlink_message_t* msg, const mavlink_point_t* point)
{
    return mavlink_msg_point_pack(system_id, component_id, msg, point->duration, point->point_id, point->setpoint_x, point->setpoint_y);
 8001e90:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 8001e94:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8001e98:	4a96      	ldr	r2, [pc, #600]	; (80020f4 <mouseDriver_sendMsg+0x1a04>)
 8001e9a:	441a      	add	r2, r3
 8001e9c:	7b11      	ldrb	r1, [r2, #12]
 8001e9e:	6854      	ldr	r4, [r2, #4]
 8001ea0:	6890      	ldr	r0, [r2, #8]
    packet.duration = duration;
 8001ea2:	ab05      	add	r3, sp, #20
    return mavlink_msg_point_pack(system_id, component_id, msg, point->duration, point->point_id, point->setpoint_x, point->setpoint_y);
 8001ea4:	6812      	ldr	r2, [r2, #0]
    packet.duration = duration;
 8001ea6:	9205      	str	r2, [sp, #20]
    packet.setpoint_x = setpoint_x;
 8001ea8:	9406      	str	r4, [sp, #24]
    packet.setpoint_y = setpoint_y;
 8001eaa:	9007      	str	r0, [sp, #28]
    packet.point_id = point_id;
 8001eac:	f88d 1020 	strb.w	r1, [sp, #32]
        memcpy(_MAV_PAYLOAD_NON_CONST(msg), &packet, MAVLINK_MSG_ID_POINT_LEN);
 8001eb0:	ac38      	add	r4, sp, #224	; 0xe0
 8001eb2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001eb4:	c407      	stmia	r4!, {r0, r1, r2}
 8001eb6:	7023      	strb	r3, [r4, #0]
    msg->msgid = MAVLINK_MSG_ID_POINT;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	2206      	movs	r2, #6
 8001ebc:	f88d 20dd 	strb.w	r2, [sp, #221]	; 0xdd
 8001ec0:	f88d 30de 	strb.w	r3, [sp, #222]	; 0xde
 8001ec4:	f88d 30df 	strb.w	r3, [sp, #223]	; 0xdf
	bool mavlink1 = (status->flags & MAVLINK_STATUS_FLAG_OUT_MAVLINK1) != 0;
 8001ec8:	4b8b      	ldr	r3, [pc, #556]	; (80020f8 <mouseDriver_sendMsg+0x1a08>)
 8001eca:	7b1b      	ldrb	r3, [r3, #12]
	bool signing = 	(!mavlink1) && status->signing && (status->signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING);
 8001ecc:	f013 0502 	ands.w	r5, r3, #2
 8001ed0:	d128      	bne.n	8001f24 <mouseDriver_sendMsg+0x1834>
 8001ed2:	4b89      	ldr	r3, [pc, #548]	; (80020f8 <mouseDriver_sendMsg+0x1a08>)
 8001ed4:	691b      	ldr	r3, [r3, #16]
 8001ed6:	b123      	cbz	r3, 8001ee2 <mouseDriver_sendMsg+0x17f2>
 8001ed8:	781b      	ldrb	r3, [r3, #0]
 8001eda:	f013 0f01 	tst.w	r3, #1
 8001ede:	f040 82ac 	bne.w	800243a <mouseDriver_sendMsg+0x1d4a>
		msg->magic = MAVLINK_STX;
 8001ee2:	23fd      	movs	r3, #253	; 0xfd
 8001ee4:	f88d 30d6 	strb.w	r3, [sp, #214]	; 0xd6
	while (length > 1 && payload[length-1] == 0) {
 8001ee8:	f89d 30ec 	ldrb.w	r3, [sp, #236]	; 0xec
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	f040 80e4 	bne.w	80020ba <mouseDriver_sendMsg+0x19ca>
 8001ef2:	2000      	movs	r0, #0
 8001ef4:	aa3b      	add	r2, sp, #236	; 0xec
		length--;
 8001ef6:	230c      	movs	r3, #12
	while (length > 1 && payload[length-1] == 0) {
 8001ef8:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
 8001efc:	b919      	cbnz	r1, 8001f06 <mouseDriver_sendMsg+0x1816>
		length--;
 8001efe:	3b01      	subs	r3, #1
 8001f00:	b2db      	uxtb	r3, r3
	while (length > 1 && payload[length-1] == 0) {
 8001f02:	2b01      	cmp	r3, #1
 8001f04:	d1f8      	bne.n	8001ef8 <mouseDriver_sendMsg+0x1808>
	msg->len = mavlink1?min_length:_mav_trim_payload(_MAV_PAYLOAD(msg), length);
 8001f06:	f88d 30d7 	strb.w	r3, [sp, #215]	; 0xd7
	msg->sysid = system_id;
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	f88d 20db 	strb.w	r2, [sp, #219]	; 0xdb
	msg->compid = component_id;
 8001f10:	f88d 20dc 	strb.w	r2, [sp, #220]	; 0xdc
	if (signing) {
 8001f14:	2800      	cmp	r0, #0
 8001f16:	f000 80d3 	beq.w	80020c0 <mouseDriver_sendMsg+0x19d0>
		msg->incompat_flags |= MAVLINK_IFLAG_SIGNED;
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	f88d 20d8 	strb.w	r2, [sp, #216]	; 0xd8
 8001f20:	240a      	movs	r4, #10
 8001f22:	e00e      	b.n	8001f42 <mouseDriver_sendMsg+0x1852>
		msg->magic = MAVLINK_STX_MAVLINK1;
 8001f24:	23fe      	movs	r3, #254	; 0xfe
 8001f26:	f88d 30d6 	strb.w	r3, [sp, #214]	; 0xd6
	msg->len = mavlink1?min_length:_mav_trim_payload(_MAV_PAYLOAD(msg), length);
 8001f2a:	230d      	movs	r3, #13
 8001f2c:	f88d 30d7 	strb.w	r3, [sp, #215]	; 0xd7
	msg->sysid = system_id;
 8001f30:	2000      	movs	r0, #0
 8001f32:	f88d 00db 	strb.w	r0, [sp, #219]	; 0xdb
	msg->compid = component_id;
 8001f36:	f88d 00dc 	strb.w	r0, [sp, #220]	; 0xdc
		header_len = MAVLINK_CORE_HEADER_MAVLINK1_LEN+1;
 8001f3a:	2406      	movs	r4, #6
	msg->incompat_flags = 0;
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	f88d 20d8 	strb.w	r2, [sp, #216]	; 0xd8
	msg->compat_flags = 0;
 8001f42:	2200      	movs	r2, #0
 8001f44:	f88d 20d9 	strb.w	r2, [sp, #217]	; 0xd9
	msg->seq = status->current_tx_seq;
 8001f48:	496b      	ldr	r1, [pc, #428]	; (80020f8 <mouseDriver_sendMsg+0x1a08>)
 8001f4a:	798a      	ldrb	r2, [r1, #6]
 8001f4c:	f88d 20da 	strb.w	r2, [sp, #218]	; 0xda
	status->current_tx_seq = status->current_tx_seq + 1;
 8001f50:	1c56      	adds	r6, r2, #1
 8001f52:	718e      	strb	r6, [r1, #6]
	buf[0] = msg->magic;
 8001f54:	f89d 10d6 	ldrb.w	r1, [sp, #214]	; 0xd6
 8001f58:	f88d 1008 	strb.w	r1, [sp, #8]
	buf[1] = msg->len;
 8001f5c:	f88d 3009 	strb.w	r3, [sp, #9]
	if (mavlink1) {
 8001f60:	2d00      	cmp	r5, #0
 8001f62:	f000 80af 	beq.w	80020c4 <mouseDriver_sendMsg+0x19d4>
		buf[2] = msg->seq;
 8001f66:	f88d 200a 	strb.w	r2, [sp, #10]
		buf[3] = msg->sysid;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	f88d 300b 	strb.w	r3, [sp, #11]
		buf[4] = msg->compid;
 8001f70:	f88d 300c 	strb.w	r3, [sp, #12]
		buf[5] = msg->msgid & 0xFF;
 8001f74:	2306      	movs	r3, #6
 8001f76:	f88d 300d 	strb.w	r3, [sp, #13]
	while (length--) {
 8001f7a:	1ea6      	subs	r6, r4, #2
 8001f7c:	b2b6      	uxth	r6, r6
 8001f7e:	ab7e      	add	r3, sp, #504	; 0x1f8
 8001f80:	441e      	add	r6, r3
 8001f82:	f5a6 76f7 	sub.w	r6, r6, #494	; 0x1ee
        *crcAccum = X25_INIT_CRC;
 8001f86:	f64f 71ff 	movw	r1, #65535	; 0xffff
	while (length--) {
 8001f8a:	f10d 0509 	add.w	r5, sp, #9
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 8001f8e:	f815 2b01 	ldrb.w	r2, [r5], #1
 8001f92:	404a      	eors	r2, r1
        tmp ^= (tmp<<4);
 8001f94:	ea82 1202 	eor.w	r2, r2, r2, lsl #4
 8001f98:	b2d2      	uxtb	r2, r2
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8001f9a:	0913      	lsrs	r3, r2, #4
 8001f9c:	ea83 2311 	eor.w	r3, r3, r1, lsr #8
 8001fa0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001fa4:	ea83 01c2 	eor.w	r1, r3, r2, lsl #3
	while (length--) {
 8001fa8:	42ae      	cmp	r6, r5
 8001faa:	d1f0      	bne.n	8001f8e <mouseDriver_sendMsg+0x189e>
	crc_accumulate_buffer(&checksum, _MAV_PAYLOAD(msg), msg->len);
 8001fac:	f89d 70d7 	ldrb.w	r7, [sp, #215]	; 0xd7
 8001fb0:	b2ba      	uxth	r2, r7
	while (length--) {
 8001fb2:	1e53      	subs	r3, r2, #1
 8001fb4:	b29b      	uxth	r3, r3
 8001fb6:	b1a2      	cbz	r2, 8001fe2 <mouseDriver_sendMsg+0x18f2>
 8001fb8:	aa7e      	add	r2, sp, #504	; 0x1f8
 8001fba:	4413      	add	r3, r2
 8001fbc:	f2a3 1617 	subw	r6, r3, #279	; 0x117
	const uint8_t *p = (const uint8_t *)pBuffer;
 8001fc0:	ad38      	add	r5, sp, #224	; 0xe0
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 8001fc2:	f815 3b01 	ldrb.w	r3, [r5], #1
 8001fc6:	404b      	eors	r3, r1
        tmp ^= (tmp<<4);
 8001fc8:	ea83 1303 	eor.w	r3, r3, r3, lsl #4
 8001fcc:	b2db      	uxtb	r3, r3
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8001fce:	091a      	lsrs	r2, r3, #4
 8001fd0:	ea82 2211 	eor.w	r2, r2, r1, lsr #8
 8001fd4:	ea82 2203 	eor.w	r2, r2, r3, lsl #8
 8001fd8:	ea82 03c3 	eor.w	r3, r2, r3, lsl #3
 8001fdc:	b299      	uxth	r1, r3
	while (length--) {
 8001fde:	42ae      	cmp	r6, r5
 8001fe0:	d1ef      	bne.n	8001fc2 <mouseDriver_sendMsg+0x18d2>
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 8001fe2:	f081 034b 	eor.w	r3, r1, #75	; 0x4b
        tmp ^= (tmp<<4);
 8001fe6:	ea83 1203 	eor.w	r2, r3, r3, lsl #4
 8001fea:	b2d2      	uxtb	r2, r2
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8001fec:	0913      	lsrs	r3, r2, #4
 8001fee:	ea83 2311 	eor.w	r3, r3, r1, lsr #8
 8001ff2:	ea83 2302 	eor.w	r3, r3, r2, lsl #8
 8001ff6:	ea83 03c2 	eor.w	r3, r3, r2, lsl #3
 8001ffa:	b21b      	sxth	r3, r3
 8001ffc:	b29a      	uxth	r2, r3
	mavlink_ck_a(msg) = (uint8_t)(checksum & 0xFF);
 8001ffe:	a938      	add	r1, sp, #224	; 0xe0
 8002000:	55cb      	strb	r3, [r1, r7]
	mavlink_ck_b(msg) = (uint8_t)(checksum >> 8);
 8002002:	f89d 30d7 	ldrb.w	r3, [sp, #215]	; 0xd7
 8002006:	0a15      	lsrs	r5, r2, #8
 8002008:	f10d 01e1 	add.w	r1, sp, #225	; 0xe1
 800200c:	54cd      	strb	r5, [r1, r3]
	msg->checksum = checksum;
 800200e:	f8ad 20d4 	strh.w	r2, [sp, #212]	; 0xd4
	if (signing) {
 8002012:	2800      	cmp	r0, #0
 8002014:	d174      	bne.n	8002100 <mouseDriver_sendMsg+0x1a10>
	return msg->len + header_len + 2 + signature_len;
 8002016:	f89d 40d7 	ldrb.w	r4, [sp, #215]	; 0xd7
	if (msg->magic == MAVLINK_STX_MAVLINK1) {
 800201a:	f89d 10d6 	ldrb.w	r1, [sp, #214]	; 0xd6
 800201e:	29fe      	cmp	r1, #254	; 0xfe
 8002020:	f000 8109 	beq.w	8002236 <mouseDriver_sendMsg+0x1b46>
	while (length > 1 && payload[length-1] == 0) {
 8002024:	2c01      	cmp	r4, #1
 8002026:	d911      	bls.n	800204c <mouseDriver_sendMsg+0x195c>
 8002028:	f10d 03df 	add.w	r3, sp, #223	; 0xdf
 800202c:	5d1b      	ldrb	r3, [r3, r4]
 800202e:	b96b      	cbnz	r3, 800204c <mouseDriver_sendMsg+0x195c>
 8002030:	1e63      	subs	r3, r4, #1
 8002032:	aa7e      	add	r2, sp, #504	; 0x1f8
 8002034:	fa52 f383 	uxtab	r3, r2, r3
 8002038:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
		length--;
 800203c:	3c01      	subs	r4, #1
 800203e:	b2e4      	uxtb	r4, r4
	while (length > 1 && payload[length-1] == 0) {
 8002040:	2c01      	cmp	r4, #1
 8002042:	d003      	beq.n	800204c <mouseDriver_sendMsg+0x195c>
 8002044:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8002048:	2a00      	cmp	r2, #0
 800204a:	d0f7      	beq.n	800203c <mouseDriver_sendMsg+0x194c>
		buf[0] = msg->magic;
 800204c:	4d2b      	ldr	r5, [pc, #172]	; (80020fc <mouseDriver_sendMsg+0x1a0c>)
 800204e:	7029      	strb	r1, [r5, #0]
		buf[1] = length;
 8002050:	706c      	strb	r4, [r5, #1]
		buf[2] = msg->incompat_flags;
 8002052:	f89d 60d8 	ldrb.w	r6, [sp, #216]	; 0xd8
 8002056:	70ae      	strb	r6, [r5, #2]
		buf[3] = msg->compat_flags;
 8002058:	f89d 30d9 	ldrb.w	r3, [sp, #217]	; 0xd9
 800205c:	70eb      	strb	r3, [r5, #3]
		buf[4] = msg->seq;
 800205e:	f89d 30da 	ldrb.w	r3, [sp, #218]	; 0xda
 8002062:	712b      	strb	r3, [r5, #4]
		buf[5] = msg->sysid;
 8002064:	f89d 30db 	ldrb.w	r3, [sp, #219]	; 0xdb
 8002068:	716b      	strb	r3, [r5, #5]
		buf[6] = msg->compid;
 800206a:	f89d 30dc 	ldrb.w	r3, [sp, #220]	; 0xdc
 800206e:	71ab      	strb	r3, [r5, #6]
		buf[7] = msg->msgid & 0xFF;
 8002070:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 8002072:	f3c3 2317 	ubfx	r3, r3, #8, #24
 8002076:	71eb      	strb	r3, [r5, #7]
		buf[8] = (msg->msgid >> 8) & 0xFF;
 8002078:	121a      	asrs	r2, r3, #8
 800207a:	722a      	strb	r2, [r5, #8]
		buf[9] = (msg->msgid >> 16) & 0xFF;
 800207c:	141b      	asrs	r3, r3, #16
 800207e:	726b      	strb	r3, [r5, #9]
		memcpy(&buf[10], _MAV_PAYLOAD(msg), length);
 8002080:	4622      	mov	r2, r4
 8002082:	a938      	add	r1, sp, #224	; 0xe0
 8002084:	f105 000a 	add.w	r0, r5, #10
 8002088:	f005 fa9d 	bl	80075c6 <memcpy>
		ck = buf + header_len + 1 + (uint16_t)length;
 800208c:	f104 020a 	add.w	r2, r4, #10
 8002090:	18ab      	adds	r3, r5, r2
		signature_len = (msg->incompat_flags & MAVLINK_IFLAG_SIGNED)?MAVLINK_SIGNATURE_BLOCK_LEN:0;
 8002092:	f016 0f01 	tst.w	r6, #1
 8002096:	f040 8171 	bne.w	800237c <mouseDriver_sendMsg+0x1c8c>
		header_len = MAVLINK_CORE_HEADER_LEN;
 800209a:	2109      	movs	r1, #9
	ck[0] = (uint8_t)(msg->checksum & 0xFF);
 800209c:	f8bd 20d4 	ldrh.w	r2, [sp, #212]	; 0xd4
 80020a0:	701a      	strb	r2, [r3, #0]
	ck[1] = (uint8_t)(msg->checksum >> 8);
 80020a2:	0a12      	lsrs	r2, r2, #8
 80020a4:	705a      	strb	r2, [r3, #1]
 80020a6:	2300      	movs	r3, #0
	return header_len + 1 + 2 + (uint16_t)length + (uint16_t)signature_len;
 80020a8:	4421      	add	r1, r4
 80020aa:	3103      	adds	r1, #3
 80020ac:	4419      	add	r1, r3
			main_transmit_buffer(outBuffer, msg_size);
 80020ae:	b289      	uxth	r1, r1
 80020b0:	4812      	ldr	r0, [pc, #72]	; (80020fc <mouseDriver_sendMsg+0x1a0c>)
 80020b2:	f000 fb63 	bl	800277c <main_transmit_buffer>
}
 80020b6:	f7fe bc45 	b.w	8000944 <mouseDriver_sendMsg+0x254>
	while (length > 1 && payload[length-1] == 0) {
 80020ba:	2000      	movs	r0, #0
 80020bc:	230d      	movs	r3, #13
 80020be:	e722      	b.n	8001f06 <mouseDriver_sendMsg+0x1816>
	if (signing) {
 80020c0:	240a      	movs	r4, #10
 80020c2:	e73b      	b.n	8001f3c <mouseDriver_sendMsg+0x184c>
		buf[2] = msg->incompat_flags;
 80020c4:	f89d 30d8 	ldrb.w	r3, [sp, #216]	; 0xd8
 80020c8:	f88d 300a 	strb.w	r3, [sp, #10]
		buf[3] = msg->compat_flags;
 80020cc:	2300      	movs	r3, #0
 80020ce:	f88d 300b 	strb.w	r3, [sp, #11]
		buf[4] = msg->seq;
 80020d2:	f88d 200c 	strb.w	r2, [sp, #12]
		buf[5] = msg->sysid;
 80020d6:	f88d 300d 	strb.w	r3, [sp, #13]
		buf[6] = msg->compid;
 80020da:	f88d 300e 	strb.w	r3, [sp, #14]
		buf[7] = msg->msgid & 0xFF;
 80020de:	2206      	movs	r2, #6
 80020e0:	f88d 200f 	strb.w	r2, [sp, #15]
		buf[8] = (msg->msgid >> 8) & 0xFF;
 80020e4:	f88d 3010 	strb.w	r3, [sp, #16]
		buf[9] = (msg->msgid >> 16) & 0xFF;
 80020e8:	f88d 3011 	strb.w	r3, [sp, #17]
 80020ec:	e745      	b.n	8001f7a <mouseDriver_sendMsg+0x188a>
 80020ee:	bf00      	nop
 80020f0:	2000003c 	.word	0x2000003c
 80020f4:	200002ac 	.word	0x200002ac
 80020f8:	20000058 	.word	0x20000058
 80020fc:	200000b8 	.word	0x200000b8
		mavlink_sign_packet(status->signing,
 8002100:	4bd2      	ldr	r3, [pc, #840]	; (800244c <mouseDriver_sendMsg+0x1d5c>)
 8002102:	691d      	ldr	r5, [r3, #16]
	if (signing == NULL || !(signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING)) {
 8002104:	2d00      	cmp	r5, #0
 8002106:	d086      	beq.n	8002016 <mouseDriver_sendMsg+0x1926>
 8002108:	782a      	ldrb	r2, [r5, #0]
 800210a:	f012 0f01 	tst.w	r2, #1
 800210e:	d082      	beq.n	8002016 <mouseDriver_sendMsg+0x1926>
				    (const uint8_t *)_MAV_PAYLOAD(msg)+(uint16_t)msg->len);
 8002110:	f89d 80d7 	ldrb.w	r8, [sp, #215]	; 0xd7
	signature[0] = signing->link_id;
 8002114:	786a      	ldrb	r2, [r5, #1]
 8002116:	f88d 21ea 	strb.w	r2, [sp, #490]	; 0x1ea
	tstamp.t64 = signing->timestamp;
 800211a:	68aa      	ldr	r2, [r5, #8]
 800211c:	68e9      	ldr	r1, [r5, #12]
 800211e:	9200      	str	r2, [sp, #0]
 8002120:	9101      	str	r1, [sp, #4]
	memcpy(&signature[1], tstamp.t8, 6);
 8002122:	f8cd 21eb 	str.w	r2, [sp, #491]	; 0x1eb
 8002126:	f8bd 2004 	ldrh.w	r2, [sp, #4]
 800212a:	f8ad 21ef 	strh.w	r2, [sp, #495]	; 0x1ef
	signing->timestamp++;
 800212e:	e9d5 0102 	ldrd	r0, r1, [r5, #8]
 8002132:	1c42      	adds	r2, r0, #1
 8002134:	f141 0300 	adc.w	r3, r1, #0
 8002138:	e9c5 2302 	strd	r2, r3, [r5, #8]
    m->sz[1] = 0;
 800213c:	2700      	movs	r7, #0
 800213e:	971c      	str	r7, [sp, #112]	; 0x70
    A = 0x6a09e667;
 8002140:	4ac3      	ldr	r2, [pc, #780]	; (8002450 <mouseDriver_sendMsg+0x1d60>)
 8002142:	921d      	str	r2, [sp, #116]	; 0x74
    B = 0xbb67ae85;
 8002144:	4ac3      	ldr	r2, [pc, #780]	; (8002454 <mouseDriver_sendMsg+0x1d64>)
 8002146:	921e      	str	r2, [sp, #120]	; 0x78
    C = 0x3c6ef372;
 8002148:	4ac3      	ldr	r2, [pc, #780]	; (8002458 <mouseDriver_sendMsg+0x1d68>)
 800214a:	921f      	str	r2, [sp, #124]	; 0x7c
    D = 0xa54ff53a;
 800214c:	4ac3      	ldr	r2, [pc, #780]	; (800245c <mouseDriver_sendMsg+0x1d6c>)
 800214e:	9220      	str	r2, [sp, #128]	; 0x80
    E = 0x510e527f;
 8002150:	4ac3      	ldr	r2, [pc, #780]	; (8002460 <mouseDriver_sendMsg+0x1d70>)
 8002152:	9221      	str	r2, [sp, #132]	; 0x84
    F = 0x9b05688c;
 8002154:	4ac3      	ldr	r2, [pc, #780]	; (8002464 <mouseDriver_sendMsg+0x1d74>)
 8002156:	9222      	str	r2, [sp, #136]	; 0x88
    G = 0x1f83d9ab;
 8002158:	4ac3      	ldr	r2, [pc, #780]	; (8002468 <mouseDriver_sendMsg+0x1d78>)
 800215a:	9223      	str	r2, [sp, #140]	; 0x8c
    H = 0x5be0cd19;
 800215c:	f102 5274 	add.w	r2, r2, #1023410176	; 0x3d000000
 8002160:	f5a2 0223 	sub.w	r2, r2, #10682368	; 0xa30000
 8002164:	f6a2 4292 	subw	r2, r2, #3218	; 0xc92
 8002168:	9224      	str	r2, [sp, #144]	; 0x90
    m->sz[0] += len * 8;
 800216a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800216e:	921b      	str	r2, [sp, #108]	; 0x6c
	memcpy(m->u.save_bytes + offset, p, l);
 8002170:	ae25      	add	r6, sp, #148	; 0x94
 8002172:	f855 0f10 	ldr.w	r0, [r5, #16]!
 8002176:	6869      	ldr	r1, [r5, #4]
 8002178:	68aa      	ldr	r2, [r5, #8]
 800217a:	68eb      	ldr	r3, [r5, #12]
 800217c:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800217e:	6928      	ldr	r0, [r5, #16]
 8002180:	6969      	ldr	r1, [r5, #20]
 8002182:	69aa      	ldr	r2, [r5, #24]
 8002184:	69eb      	ldr	r3, [r5, #28]
 8002186:	c60f      	stmia	r6!, {r0, r1, r2, r3}
	mavlink_sha256_update(&ctx, header, header_len);
 8002188:	4622      	mov	r2, r4
 800218a:	a902      	add	r1, sp, #8
 800218c:	a81b      	add	r0, sp, #108	; 0x6c
 800218e:	f7fe f99b 	bl	80004c8 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, packet, packet_len);
 8002192:	4642      	mov	r2, r8
 8002194:	a938      	add	r1, sp, #224	; 0xe0
 8002196:	a81b      	add	r0, sp, #108	; 0x6c
 8002198:	f7fe f996 	bl	80004c8 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, crc, 2);
 800219c:	2202      	movs	r2, #2
 800219e:	ab38      	add	r3, sp, #224	; 0xe0
 80021a0:	eb03 0108 	add.w	r1, r3, r8
 80021a4:	a81b      	add	r0, sp, #108	; 0x6c
 80021a6:	f7fe f98f 	bl	80004c8 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, signature, 7);
 80021aa:	2207      	movs	r2, #7
 80021ac:	f50d 71f5 	add.w	r1, sp, #490	; 0x1ea
 80021b0:	a81b      	add	r0, sp, #108	; 0x6c
 80021b2:	f7fe f989 	bl	80004c8 <mavlink_sha256_update>
    unsigned offset = (m->sz[0] / 8) % 64;
 80021b6:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
 80021b8:	f3c4 05c5 	ubfx	r5, r4, #3, #6
    unsigned int dstart = (120 - offset - 1) % 64 + 1;
 80021bc:	f1c5 0577 	rsb	r5, r5, #119	; 0x77
 80021c0:	f005 053f 	and.w	r5, r5, #63	; 0x3f
    *zeros = 0x80;
 80021c4:	2380      	movs	r3, #128	; 0x80
 80021c6:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
    memset (zeros + 1, 0, sizeof(zeros) - 1);
 80021ca:	2247      	movs	r2, #71	; 0x47
 80021cc:	4639      	mov	r1, r7
 80021ce:	f10d 0025 	add.w	r0, sp, #37	; 0x25
 80021d2:	f005 fa03 	bl	80075dc <memset>
    zeros[dstart+7] = (m->sz[0] >> 0) & 0xff;
 80021d6:	ab09      	add	r3, sp, #36	; 0x24
 80021d8:	442b      	add	r3, r5
 80021da:	721c      	strb	r4, [r3, #8]
    zeros[dstart+6] = (m->sz[0] >> 8) & 0xff;
 80021dc:	0a22      	lsrs	r2, r4, #8
 80021de:	71da      	strb	r2, [r3, #7]
    zeros[dstart+5] = (m->sz[0] >> 16) & 0xff;
 80021e0:	0c22      	lsrs	r2, r4, #16
 80021e2:	719a      	strb	r2, [r3, #6]
    zeros[dstart+4] = (m->sz[0] >> 24) & 0xff;
 80021e4:	0e24      	lsrs	r4, r4, #24
 80021e6:	715c      	strb	r4, [r3, #5]
    zeros[dstart+3] = (m->sz[1] >> 0) & 0xff;
 80021e8:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80021ea:	711a      	strb	r2, [r3, #4]
    zeros[dstart+2] = (m->sz[1] >> 8) & 0xff;
 80021ec:	0a11      	lsrs	r1, r2, #8
 80021ee:	70d9      	strb	r1, [r3, #3]
    zeros[dstart+1] = (m->sz[1] >> 16) & 0xff;
 80021f0:	0c11      	lsrs	r1, r2, #16
 80021f2:	7099      	strb	r1, [r3, #2]
    zeros[dstart+0] = (m->sz[1] >> 24) & 0xff;
 80021f4:	0e12      	lsrs	r2, r2, #24
 80021f6:	705a      	strb	r2, [r3, #1]
    mavlink_sha256_update(m, zeros, dstart + 8);
 80021f8:	f105 0209 	add.w	r2, r5, #9
 80021fc:	a909      	add	r1, sp, #36	; 0x24
 80021fe:	a81b      	add	r0, sp, #108	; 0x6c
 8002200:	f7fe f962 	bl	80004c8 <mavlink_sha256_update>
    result[0] = p[3];
 8002204:	f89d 3077 	ldrb.w	r3, [sp, #119]	; 0x77
 8002208:	f88d 31f1 	strb.w	r3, [sp, #497]	; 0x1f1
    result[1] = p[2];
 800220c:	f89d 3076 	ldrb.w	r3, [sp, #118]	; 0x76
 8002210:	f88d 31f2 	strb.w	r3, [sp, #498]	; 0x1f2
    result[2] = p[1];
 8002214:	f89d 3075 	ldrb.w	r3, [sp, #117]	; 0x75
 8002218:	f88d 31f3 	strb.w	r3, [sp, #499]	; 0x1f3
    result[3] = p[0];
 800221c:	f89d 3074 	ldrb.w	r3, [sp, #116]	; 0x74
 8002220:	f88d 31f4 	strb.w	r3, [sp, #500]	; 0x1f4
    result[4] = p[7];
 8002224:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8002228:	f88d 31f5 	strb.w	r3, [sp, #501]	; 0x1f5
    result[5] = p[6];
 800222c:	f89d 307a 	ldrb.w	r3, [sp, #122]	; 0x7a
 8002230:	f88d 31f6 	strb.w	r3, [sp, #502]	; 0x1f6
 8002234:	e6ef      	b.n	8002016 <mouseDriver_sendMsg+0x1926>
		buf[0] = msg->magic;
 8002236:	4d8d      	ldr	r5, [pc, #564]	; (800246c <mouseDriver_sendMsg+0x1d7c>)
 8002238:	23fe      	movs	r3, #254	; 0xfe
 800223a:	702b      	strb	r3, [r5, #0]
		buf[1] = length;
 800223c:	706c      	strb	r4, [r5, #1]
		buf[2] = msg->seq;
 800223e:	f89d 30da 	ldrb.w	r3, [sp, #218]	; 0xda
 8002242:	70ab      	strb	r3, [r5, #2]
		buf[3] = msg->sysid;
 8002244:	f89d 30db 	ldrb.w	r3, [sp, #219]	; 0xdb
 8002248:	70eb      	strb	r3, [r5, #3]
		buf[4] = msg->compid;
 800224a:	f89d 30dc 	ldrb.w	r3, [sp, #220]	; 0xdc
 800224e:	712b      	strb	r3, [r5, #4]
		buf[5] = msg->msgid & 0xFF;
 8002250:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 8002252:	f3c3 2317 	ubfx	r3, r3, #8, #24
 8002256:	716b      	strb	r3, [r5, #5]
		memcpy(&buf[6], _MAV_PAYLOAD(msg), msg->len);
 8002258:	4622      	mov	r2, r4
 800225a:	a938      	add	r1, sp, #224	; 0xe0
 800225c:	1da8      	adds	r0, r5, #6
 800225e:	f005 f9b2 	bl	80075c6 <memcpy>
		ck = buf + header_len + 1 + (uint16_t)msg->len;
 8002262:	1da3      	adds	r3, r4, #6
 8002264:	442b      	add	r3, r5
		header_len = MAVLINK_CORE_HEADER_MAVLINK1_LEN;
 8002266:	2105      	movs	r1, #5
 8002268:	e718      	b.n	800209c <mouseDriver_sendMsg+0x19ac>
	ck[0] = (uint8_t)(msg->checksum & 0xFF);
 800226a:	f8bd 10d4 	ldrh.w	r1, [sp, #212]	; 0xd4
 800226e:	54a9      	strb	r1, [r5, r2]
	ck[1] = (uint8_t)(msg->checksum >> 8);
 8002270:	0a09      	lsrs	r1, r1, #8
 8002272:	7059      	strb	r1, [r3, #1]
		memcpy(&ck[2], msg->signature, signature_len);
 8002274:	1c99      	adds	r1, r3, #2
 8002276:	aa7e      	add	r2, sp, #504	; 0x1f8
 8002278:	f852 6d0e 	ldr.w	r6, [r2, #-14]!
 800227c:	6855      	ldr	r5, [r2, #4]
 800227e:	6890      	ldr	r0, [r2, #8]
 8002280:	f8c3 6002 	str.w	r6, [r3, #2]
 8002284:	f8c3 5006 	str.w	r5, [r3, #6]
 8002288:	f8c3 000a 	str.w	r0, [r3, #10]
 800228c:	7b13      	ldrb	r3, [r2, #12]
 800228e:	730b      	strb	r3, [r1, #12]
		header_len = MAVLINK_CORE_HEADER_LEN;
 8002290:	2109      	movs	r1, #9
		signature_len = (msg->incompat_flags & MAVLINK_IFLAG_SIGNED)?MAVLINK_SIGNATURE_BLOCK_LEN:0;
 8002292:	230d      	movs	r3, #13
 8002294:	f7fe bb4f 	b.w	8000936 <mouseDriver_sendMsg+0x246>
	ck[0] = (uint8_t)(msg->checksum & 0xFF);
 8002298:	f8bd 10d4 	ldrh.w	r1, [sp, #212]	; 0xd4
 800229c:	54a9      	strb	r1, [r5, r2]
	ck[1] = (uint8_t)(msg->checksum >> 8);
 800229e:	0a09      	lsrs	r1, r1, #8
 80022a0:	7059      	strb	r1, [r3, #1]
		memcpy(&ck[2], msg->signature, signature_len);
 80022a2:	1c99      	adds	r1, r3, #2
 80022a4:	aa7e      	add	r2, sp, #504	; 0x1f8
 80022a6:	f852 6d0e 	ldr.w	r6, [r2, #-14]!
 80022aa:	6855      	ldr	r5, [r2, #4]
 80022ac:	6890      	ldr	r0, [r2, #8]
 80022ae:	f8c3 6002 	str.w	r6, [r3, #2]
 80022b2:	f8c3 5006 	str.w	r5, [r3, #6]
 80022b6:	f8c3 000a 	str.w	r0, [r3, #10]
 80022ba:	7b13      	ldrb	r3, [r2, #12]
 80022bc:	730b      	strb	r3, [r1, #12]
		header_len = MAVLINK_CORE_HEADER_LEN;
 80022be:	2109      	movs	r1, #9
		signature_len = (msg->incompat_flags & MAVLINK_IFLAG_SIGNED)?MAVLINK_SIGNATURE_BLOCK_LEN:0;
 80022c0:	230d      	movs	r3, #13
 80022c2:	f7fe bd35 	b.w	8000d30 <mouseDriver_sendMsg+0x640>
	ck[0] = (uint8_t)(msg->checksum & 0xFF);
 80022c6:	f8bd 10d4 	ldrh.w	r1, [sp, #212]	; 0xd4
 80022ca:	54a9      	strb	r1, [r5, r2]
	ck[1] = (uint8_t)(msg->checksum >> 8);
 80022cc:	0a09      	lsrs	r1, r1, #8
 80022ce:	7059      	strb	r1, [r3, #1]
		memcpy(&ck[2], msg->signature, signature_len);
 80022d0:	1c99      	adds	r1, r3, #2
 80022d2:	aa7e      	add	r2, sp, #504	; 0x1f8
 80022d4:	f852 6d0e 	ldr.w	r6, [r2, #-14]!
 80022d8:	6855      	ldr	r5, [r2, #4]
 80022da:	6890      	ldr	r0, [r2, #8]
 80022dc:	f8c3 6002 	str.w	r6, [r3, #2]
 80022e0:	f8c3 5006 	str.w	r5, [r3, #6]
 80022e4:	f8c3 000a 	str.w	r0, [r3, #10]
 80022e8:	7b13      	ldrb	r3, [r2, #12]
 80022ea:	730b      	strb	r3, [r1, #12]
		header_len = MAVLINK_CORE_HEADER_LEN;
 80022ec:	2109      	movs	r1, #9
		signature_len = (msg->incompat_flags & MAVLINK_IFLAG_SIGNED)?MAVLINK_SIGNATURE_BLOCK_LEN:0;
 80022ee:	230d      	movs	r3, #13
 80022f0:	f7fe bf0e 	b.w	8001110 <mouseDriver_sendMsg+0xa20>
	ck[0] = (uint8_t)(msg->checksum & 0xFF);
 80022f4:	f8bd 10d4 	ldrh.w	r1, [sp, #212]	; 0xd4
 80022f8:	54a9      	strb	r1, [r5, r2]
	ck[1] = (uint8_t)(msg->checksum >> 8);
 80022fa:	0a09      	lsrs	r1, r1, #8
 80022fc:	7059      	strb	r1, [r3, #1]
		memcpy(&ck[2], msg->signature, signature_len);
 80022fe:	1c99      	adds	r1, r3, #2
 8002300:	aa7e      	add	r2, sp, #504	; 0x1f8
 8002302:	f852 6d0e 	ldr.w	r6, [r2, #-14]!
 8002306:	6855      	ldr	r5, [r2, #4]
 8002308:	6890      	ldr	r0, [r2, #8]
 800230a:	f8c3 6002 	str.w	r6, [r3, #2]
 800230e:	f8c3 5006 	str.w	r5, [r3, #6]
 8002312:	f8c3 000a 	str.w	r0, [r3, #10]
 8002316:	7b13      	ldrb	r3, [r2, #12]
 8002318:	730b      	strb	r3, [r1, #12]
		header_len = MAVLINK_CORE_HEADER_LEN;
 800231a:	2109      	movs	r1, #9
		signature_len = (msg->incompat_flags & MAVLINK_IFLAG_SIGNED)?MAVLINK_SIGNATURE_BLOCK_LEN:0;
 800231c:	230d      	movs	r3, #13
 800231e:	f7ff b8f1 	b.w	8001504 <mouseDriver_sendMsg+0xe14>
	ck[0] = (uint8_t)(msg->checksum & 0xFF);
 8002322:	f8bd 10d4 	ldrh.w	r1, [sp, #212]	; 0xd4
 8002326:	54a9      	strb	r1, [r5, r2]
	ck[1] = (uint8_t)(msg->checksum >> 8);
 8002328:	0a09      	lsrs	r1, r1, #8
 800232a:	7059      	strb	r1, [r3, #1]
		memcpy(&ck[2], msg->signature, signature_len);
 800232c:	1c99      	adds	r1, r3, #2
 800232e:	aa7e      	add	r2, sp, #504	; 0x1f8
 8002330:	f852 6d0e 	ldr.w	r6, [r2, #-14]!
 8002334:	6855      	ldr	r5, [r2, #4]
 8002336:	6890      	ldr	r0, [r2, #8]
 8002338:	f8c3 6002 	str.w	r6, [r3, #2]
 800233c:	f8c3 5006 	str.w	r5, [r3, #6]
 8002340:	f8c3 000a 	str.w	r0, [r3, #10]
 8002344:	7b13      	ldrb	r3, [r2, #12]
 8002346:	730b      	strb	r3, [r1, #12]
		header_len = MAVLINK_CORE_HEADER_LEN;
 8002348:	2109      	movs	r1, #9
		signature_len = (msg->incompat_flags & MAVLINK_IFLAG_SIGNED)?MAVLINK_SIGNATURE_BLOCK_LEN:0;
 800234a:	230d      	movs	r3, #13
 800234c:	f7ff bacd 	b.w	80018ea <mouseDriver_sendMsg+0x11fa>
	ck[0] = (uint8_t)(msg->checksum & 0xFF);
 8002350:	f8bd 10d4 	ldrh.w	r1, [sp, #212]	; 0xd4
 8002354:	54a9      	strb	r1, [r5, r2]
	ck[1] = (uint8_t)(msg->checksum >> 8);
 8002356:	0a09      	lsrs	r1, r1, #8
 8002358:	7059      	strb	r1, [r3, #1]
		memcpy(&ck[2], msg->signature, signature_len);
 800235a:	1c99      	adds	r1, r3, #2
 800235c:	aa7e      	add	r2, sp, #504	; 0x1f8
 800235e:	f852 6d0e 	ldr.w	r6, [r2, #-14]!
 8002362:	6855      	ldr	r5, [r2, #4]
 8002364:	6890      	ldr	r0, [r2, #8]
 8002366:	f8c3 6002 	str.w	r6, [r3, #2]
 800236a:	f8c3 5006 	str.w	r5, [r3, #6]
 800236e:	f8c3 000a 	str.w	r0, [r3, #10]
 8002372:	7b13      	ldrb	r3, [r2, #12]
 8002374:	730b      	strb	r3, [r1, #12]
		header_len = MAVLINK_CORE_HEADER_LEN;
 8002376:	2109      	movs	r1, #9
		signature_len = (msg->incompat_flags & MAVLINK_IFLAG_SIGNED)?MAVLINK_SIGNATURE_BLOCK_LEN:0;
 8002378:	230d      	movs	r3, #13
 800237a:	e49e      	b.n	8001cba <mouseDriver_sendMsg+0x15ca>
	ck[0] = (uint8_t)(msg->checksum & 0xFF);
 800237c:	f8bd 10d4 	ldrh.w	r1, [sp, #212]	; 0xd4
 8002380:	54a9      	strb	r1, [r5, r2]
	ck[1] = (uint8_t)(msg->checksum >> 8);
 8002382:	0a09      	lsrs	r1, r1, #8
 8002384:	7059      	strb	r1, [r3, #1]
		memcpy(&ck[2], msg->signature, signature_len);
 8002386:	1c99      	adds	r1, r3, #2
 8002388:	aa7e      	add	r2, sp, #504	; 0x1f8
 800238a:	f852 6d0e 	ldr.w	r6, [r2, #-14]!
 800238e:	6855      	ldr	r5, [r2, #4]
 8002390:	6890      	ldr	r0, [r2, #8]
 8002392:	f8c3 6002 	str.w	r6, [r3, #2]
 8002396:	f8c3 5006 	str.w	r5, [r3, #6]
 800239a:	f8c3 000a 	str.w	r0, [r3, #10]
 800239e:	7b13      	ldrb	r3, [r2, #12]
 80023a0:	730b      	strb	r3, [r1, #12]
		header_len = MAVLINK_CORE_HEADER_LEN;
 80023a2:	2109      	movs	r1, #9
		signature_len = (msg->incompat_flags & MAVLINK_IFLAG_SIGNED)?MAVLINK_SIGNATURE_BLOCK_LEN:0;
 80023a4:	230d      	movs	r3, #13
 80023a6:	e67f      	b.n	80020a8 <mouseDriver_sendMsg+0x19b8>
	msg->len = mavlink1?min_length:_mav_trim_payload(_MAV_PAYLOAD(msg), length);
 80023a8:	2308      	movs	r3, #8
 80023aa:	f88d 30d7 	strb.w	r3, [sp, #215]	; 0xd7
	msg->sysid = system_id;
 80023ae:	2200      	movs	r2, #0
 80023b0:	f88d 20db 	strb.w	r2, [sp, #219]	; 0xdb
	msg->compid = component_id;
 80023b4:	f88d 20dc 	strb.w	r2, [sp, #220]	; 0xdc
	bool signing = 	(!mavlink1) && status->signing && (status->signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING);
 80023b8:	2001      	movs	r0, #1
 80023ba:	f7fe bbde 	b.w	8000b7a <mouseDriver_sendMsg+0x48a>
		msg->magic = MAVLINK_STX;
 80023be:	23fd      	movs	r3, #253	; 0xfd
 80023c0:	f88d 30d6 	strb.w	r3, [sp, #214]	; 0xd6
	while (length > 1 && payload[length-1] == 0) {
 80023c4:	f89d 30e7 	ldrb.w	r3, [sp, #231]	; 0xe7
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d1ed      	bne.n	80023a8 <mouseDriver_sendMsg+0x1cb8>
	bool signing = 	(!mavlink1) && status->signing && (status->signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING);
 80023cc:	2001      	movs	r0, #1
 80023ce:	f7fe bbc0 	b.w	8000b52 <mouseDriver_sendMsg+0x462>
	msg->len = mavlink1?min_length:_mav_trim_payload(_MAV_PAYLOAD(msg), length);
 80023d2:	230c      	movs	r3, #12
 80023d4:	f88d 30d7 	strb.w	r3, [sp, #215]	; 0xd7
	msg->sysid = system_id;
 80023d8:	2200      	movs	r2, #0
 80023da:	f88d 20db 	strb.w	r2, [sp, #219]	; 0xdb
	msg->compid = component_id;
 80023de:	f88d 20dc 	strb.w	r2, [sp, #220]	; 0xdc
	bool signing = 	(!mavlink1) && status->signing && (status->signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING);
 80023e2:	2001      	movs	r0, #1
 80023e4:	f7fe bdcd 	b.w	8000f82 <mouseDriver_sendMsg+0x892>
		msg->magic = MAVLINK_STX;
 80023e8:	23fd      	movs	r3, #253	; 0xfd
 80023ea:	f88d 30d6 	strb.w	r3, [sp, #214]	; 0xd6
	while (length > 1 && payload[length-1] == 0) {
 80023ee:	f89d 30eb 	ldrb.w	r3, [sp, #235]	; 0xeb
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d1ed      	bne.n	80023d2 <mouseDriver_sendMsg+0x1ce2>
	bool signing = 	(!mavlink1) && status->signing && (status->signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING);
 80023f6:	2001      	movs	r0, #1
 80023f8:	f7fe bdaf 	b.w	8000f5a <mouseDriver_sendMsg+0x86a>
	msg->len = mavlink1?min_length:_mav_trim_payload(_MAV_PAYLOAD(msg), length);
 80023fc:	230c      	movs	r3, #12
 80023fe:	f88d 30d7 	strb.w	r3, [sp, #215]	; 0xd7
	msg->sysid = system_id;
 8002402:	2200      	movs	r2, #0
 8002404:	f88d 20db 	strb.w	r2, [sp, #219]	; 0xdb
	msg->compid = component_id;
 8002408:	f88d 20dc 	strb.w	r2, [sp, #220]	; 0xdc
	bool signing = 	(!mavlink1) && status->signing && (status->signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING);
 800240c:	2001      	movs	r0, #1
 800240e:	f7fe bf9d 	b.w	800134c <mouseDriver_sendMsg+0xc5c>
		msg->magic = MAVLINK_STX;
 8002412:	23fd      	movs	r3, #253	; 0xfd
 8002414:	f88d 30d6 	strb.w	r3, [sp, #214]	; 0xd6
	while (length > 1 && payload[length-1] == 0) {
 8002418:	f89d 30eb 	ldrb.w	r3, [sp, #235]	; 0xeb
 800241c:	2b00      	cmp	r3, #0
 800241e:	d1ed      	bne.n	80023fc <mouseDriver_sendMsg+0x1d0c>
	bool signing = 	(!mavlink1) && status->signing && (status->signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING);
 8002420:	2001      	movs	r0, #1
 8002422:	f7fe bf7f 	b.w	8001324 <mouseDriver_sendMsg+0xc34>
	msg->len = mavlink1?min_length:_mav_trim_payload(_MAV_PAYLOAD(msg), length);
 8002426:	230d      	movs	r3, #13
 8002428:	f88d 30d7 	strb.w	r3, [sp, #215]	; 0xd7
	msg->sysid = system_id;
 800242c:	2200      	movs	r2, #0
 800242e:	f88d 20db 	strb.w	r2, [sp, #219]	; 0xdb
	msg->compid = component_id;
 8002432:	f88d 20dc 	strb.w	r2, [sp, #220]	; 0xdc
	bool signing = 	(!mavlink1) && status->signing && (status->signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING);
 8002436:	2001      	movs	r0, #1
 8002438:	e56f      	b.n	8001f1a <mouseDriver_sendMsg+0x182a>
		msg->magic = MAVLINK_STX;
 800243a:	23fd      	movs	r3, #253	; 0xfd
 800243c:	f88d 30d6 	strb.w	r3, [sp, #214]	; 0xd6
	while (length > 1 && payload[length-1] == 0) {
 8002440:	f89d 30ec 	ldrb.w	r3, [sp, #236]	; 0xec
 8002444:	2b00      	cmp	r3, #0
 8002446:	d1ee      	bne.n	8002426 <mouseDriver_sendMsg+0x1d36>
	bool signing = 	(!mavlink1) && status->signing && (status->signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING);
 8002448:	2001      	movs	r0, #1
 800244a:	e553      	b.n	8001ef4 <mouseDriver_sendMsg+0x1804>
 800244c:	20000058 	.word	0x20000058
 8002450:	6a09e667 	.word	0x6a09e667
 8002454:	bb67ae85 	.word	0xbb67ae85
 8002458:	3c6ef372 	.word	0x3c6ef372
 800245c:	a54ff53a 	.word	0xa54ff53a
 8002460:	510e527f 	.word	0x510e527f
 8002464:	9b05688c 	.word	0x9b05688c
 8002468:	1f83d9ab 	.word	0x1f83d9ab
 800246c:	200000b8 	.word	0x200000b8

08002470 <mouseDriver_setMode>:
void mouseDriver_setMode(uint8_t mode){
 8002470:	b538      	push	{r3, r4, r5, lr}
	if (mode == MOUSE_MODE_STOP){
 8002472:	4604      	mov	r4, r0
 8002474:	b1c0      	cbz	r0, 80024a8 <mouseDriver_setMode+0x38>
	if (mode == MOUSE_MODE_AUTO_LOAD){
 8002476:	2802      	cmp	r0, #2
 8002478:	d022      	beq.n	80024c0 <mouseDriver_setMode+0x50>
	if (actual_mode == MOUSE_MODE_AUTO_LOAD && mode == MOUSE_MODE_AUTO_RUN ){
 800247a:	4b16      	ldr	r3, [pc, #88]	; (80024d4 <mouseDriver_setMode+0x64>)
 800247c:	781b      	ldrb	r3, [r3, #0]
 800247e:	2b02      	cmp	r3, #2
 8002480:	d119      	bne.n	80024b6 <mouseDriver_setMode+0x46>
 8002482:	2803      	cmp	r0, #3
 8002484:	d119      	bne.n	80024ba <mouseDriver_setMode+0x4a>
		actual_point = 0;
 8002486:	4b14      	ldr	r3, [pc, #80]	; (80024d8 <mouseDriver_setMode+0x68>)
 8002488:	2200      	movs	r2, #0
 800248a:	701a      	strb	r2, [r3, #0]
	return (HAL_GetTick());
 800248c:	f001 fcfc 	bl	8003e88 <HAL_GetTick>
		actual_point_start_time = mouseDriver_getTime();
 8002490:	4b12      	ldr	r3, [pc, #72]	; (80024dc <mouseDriver_setMode+0x6c>)
 8002492:	6018      	str	r0, [r3, #0]
		actual_speed_setpoint.setpoint_x = points[0].setpoint_x;
 8002494:	4b12      	ldr	r3, [pc, #72]	; (80024e0 <mouseDriver_setMode+0x70>)
 8002496:	4a13      	ldr	r2, [pc, #76]	; (80024e4 <mouseDriver_setMode+0x74>)
 8002498:	6851      	ldr	r1, [r2, #4]
 800249a:	6019      	str	r1, [r3, #0]
		actual_speed_setpoint.setpoint_y = points[0].setpoint_y;
 800249c:	6892      	ldr	r2, [r2, #8]
 800249e:	605a      	str	r2, [r3, #4]
		actual_mode = mode;
 80024a0:	4b0c      	ldr	r3, [pc, #48]	; (80024d4 <mouseDriver_setMode+0x64>)
 80024a2:	2203      	movs	r2, #3
 80024a4:	701a      	strb	r2, [r3, #0]
 80024a6:	e00a      	b.n	80024be <mouseDriver_setMode+0x4e>
		main_stop_motors();
 80024a8:	f000 f972 	bl	8002790 <main_stop_motors>
		actual_point = 0;
 80024ac:	2300      	movs	r3, #0
 80024ae:	4a0a      	ldr	r2, [pc, #40]	; (80024d8 <mouseDriver_setMode+0x68>)
 80024b0:	7013      	strb	r3, [r2, #0]
		actual_mode = MOUSE_MODE_STOP;
 80024b2:	4a08      	ldr	r2, [pc, #32]	; (80024d4 <mouseDriver_setMode+0x64>)
 80024b4:	7013      	strb	r3, [r2, #0]
	if (actual_mode != MOUSE_MODE_AUTO_RUN)
 80024b6:	2b03      	cmp	r3, #3
 80024b8:	d001      	beq.n	80024be <mouseDriver_setMode+0x4e>
		actual_mode = mode;
 80024ba:	4b06      	ldr	r3, [pc, #24]	; (80024d4 <mouseDriver_setMode+0x64>)
 80024bc:	701c      	strb	r4, [r3, #0]
}
 80024be:	bd38      	pop	{r3, r4, r5, pc}
		actual_mode = mode;
 80024c0:	4d04      	ldr	r5, [pc, #16]	; (80024d4 <mouseDriver_setMode+0x64>)
 80024c2:	2302      	movs	r3, #2
 80024c4:	702b      	strb	r3, [r5, #0]
		mouseDriver_sendMsg(MAVLINK_MSG_ID_HEARTBEAT);
 80024c6:	2000      	movs	r0, #0
 80024c8:	f7fe f912 	bl	80006f0 <mouseDriver_sendMsg>
	if (actual_mode == MOUSE_MODE_AUTO_LOAD && mode == MOUSE_MODE_AUTO_RUN ){
 80024cc:	782b      	ldrb	r3, [r5, #0]
 80024ce:	2b02      	cmp	r3, #2
 80024d0:	d0f3      	beq.n	80024ba <mouseDriver_setMode+0x4a>
 80024d2:	e7f0      	b.n	80024b6 <mouseDriver_setMode+0x46>
 80024d4:	2000002d 	.word	0x2000002d
 80024d8:	2000003c 	.word	0x2000003c
 80024dc:	20000040 	.word	0x20000040
 80024e0:	20000050 	.word	0x20000050
 80024e4:	200002ac 	.word	0x200002ac

080024e8 <mouseDriver_init>:
uint8_t mouseDriver_init(void){
 80024e8:	b508      	push	{r3, lr}
	actual_mode = MOUSE_MODE_STOP;
 80024ea:	4b06      	ldr	r3, [pc, #24]	; (8002504 <mouseDriver_init+0x1c>)
 80024ec:	2200      	movs	r2, #0
 80024ee:	701a      	strb	r2, [r3, #0]
	mouseDriver_getSpeedFromSensors();
 80024f0:	f7fe f8d0 	bl	8000694 <mouseDriver_getSpeedFromSensors>
	mouseDriver_initSetpoint();
 80024f4:	f7fe f8c6 	bl	8000684 <mouseDriver_initSetpoint>
	mouseDriver_initPoints();
 80024f8:	f7fe f8d6 	bl	80006a8 <mouseDriver_initPoints>
	return sensorDriver_powerup();
 80024fc:	f000 f878 	bl	80025f0 <sensorDriver_powerup>
}
 8002500:	bd08      	pop	{r3, pc}
 8002502:	bf00      	nop
 8002504:	2000002d 	.word	0x2000002d

08002508 <mouseDriver_readMsg>:
}
/* Message related functions */
void mouseDriver_readMsg(const mavlink_message_t msg){
 8002508:	b084      	sub	sp, #16
 800250a:	b538      	push	{r3, r4, r5, lr}
 800250c:	ac04      	add	r4, sp, #16
 800250e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	switch(msg.msgid){
 8002512:	9b06      	ldr	r3, [sp, #24]
 8002514:	f3c3 2317 	ubfx	r3, r3, #8, #24
 8002518:	3b02      	subs	r3, #2
 800251a:	2b04      	cmp	r3, #4
 800251c:	d808      	bhi.n	8002530 <mouseDriver_readMsg+0x28>
 800251e:	e8df f003 	tbb	[pc, r3]
 8002522:	030b      	.short	0x030b
 8002524:	071c      	.short	0x071c
 8002526:	2d          	.byte	0x2d
 8002527:	00          	.byte	0x00

	case MAVLINK_MSG_ID_MODE_SELECTION:
		mouseDriver_setMode( mavlink_msg_mode_selection_get_mode(&msg));
 8002528:	f89d 001c 	ldrb.w	r0, [sp, #28]
 800252c:	f7ff ffa0 	bl	8002470 <mouseDriver_setMode>
		}
		break;
	default:
		break;
	};
}
 8002530:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002534:	b004      	add	sp, #16
 8002536:	4770      	bx	lr
		if (actual_mode == MOUSE_MODE_SPEED)
 8002538:	4b27      	ldr	r3, [pc, #156]	; (80025d8 <mouseDriver_readMsg+0xd0>)
 800253a:	781b      	ldrb	r3, [r3, #0]
 800253c:	2b01      	cmp	r3, #1
 800253e:	d1f7      	bne.n	8002530 <mouseDriver_readMsg+0x28>
{
#if MAVLINK_NEED_BYTE_SWAP || !MAVLINK_ALIGNED_FIELDS
    speed_setpoint->setpoint_x = mavlink_msg_speed_setpoint_get_setpoint_x(msg);
    speed_setpoint->setpoint_y = mavlink_msg_speed_setpoint_get_setpoint_y(msg);
#else
        uint8_t len = msg->len < MAVLINK_MSG_ID_SPEED_SETPOINT_LEN? msg->len : MAVLINK_MSG_ID_SPEED_SETPOINT_LEN;
 8002540:	f89d 2013 	ldrb.w	r2, [sp, #19]
        memset(speed_setpoint, 0, MAVLINK_MSG_ID_SPEED_SETPOINT_LEN);
 8002544:	4825      	ldr	r0, [pc, #148]	; (80025dc <mouseDriver_readMsg+0xd4>)
 8002546:	2300      	movs	r3, #0
 8002548:	6003      	str	r3, [r0, #0]
 800254a:	6043      	str	r3, [r0, #4]
    memcpy(speed_setpoint, _MAV_PAYLOAD(msg), len);
 800254c:	2a08      	cmp	r2, #8
 800254e:	bf28      	it	cs
 8002550:	2208      	movcs	r2, #8
 8002552:	a907      	add	r1, sp, #28
 8002554:	f005 f837 	bl	80075c6 <memcpy>
 8002558:	e7ea      	b.n	8002530 <mouseDriver_readMsg+0x28>
		if (actual_mode == MOUSE_MODE_SPEED)
 800255a:	4b1f      	ldr	r3, [pc, #124]	; (80025d8 <mouseDriver_readMsg+0xd0>)
 800255c:	781b      	ldrb	r3, [r3, #0]
 800255e:	2b01      	cmp	r3, #1
 8002560:	d1e6      	bne.n	8002530 <mouseDriver_readMsg+0x28>
        uint8_t len = msg->len < MAVLINK_MSG_ID_SPEED_SETPOINT_LEN? msg->len : MAVLINK_MSG_ID_SPEED_SETPOINT_LEN;
 8002562:	f89d 2013 	ldrb.w	r2, [sp, #19]
        memset(speed_setpoint, 0, MAVLINK_MSG_ID_SPEED_SETPOINT_LEN);
 8002566:	481d      	ldr	r0, [pc, #116]	; (80025dc <mouseDriver_readMsg+0xd4>)
 8002568:	2300      	movs	r3, #0
 800256a:	6003      	str	r3, [r0, #0]
 800256c:	6043      	str	r3, [r0, #4]
    memcpy(speed_setpoint, _MAV_PAYLOAD(msg), len);
 800256e:	2a08      	cmp	r2, #8
 8002570:	bf28      	it	cs
 8002572:	2208      	movcs	r2, #8
 8002574:	a907      	add	r1, sp, #28
 8002576:	f005 f826 	bl	80075c6 <memcpy>
 800257a:	e7d9      	b.n	8002530 <mouseDriver_readMsg+0x28>
		if(actual_mode == MOUSE_MODE_AUTO_LOAD){
 800257c:	4b16      	ldr	r3, [pc, #88]	; (80025d8 <mouseDriver_readMsg+0xd0>)
 800257e:	781b      	ldrb	r3, [r3, #0]
 8002580:	2b02      	cmp	r3, #2
 8002582:	d1d5      	bne.n	8002530 <mouseDriver_readMsg+0x28>
			mavlink_msg_point_decode(&msg, &points[actual_point]);
 8002584:	4b16      	ldr	r3, [pc, #88]	; (80025e0 <mouseDriver_readMsg+0xd8>)
 8002586:	781c      	ldrb	r4, [r3, #0]
 8002588:	eb04 0144 	add.w	r1, r4, r4, lsl #1
 800258c:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8002590:	4d14      	ldr	r5, [pc, #80]	; (80025e4 <mouseDriver_readMsg+0xdc>)
 8002592:	1948      	adds	r0, r1, r5
    point->duration = mavlink_msg_point_get_duration(msg);
    point->setpoint_x = mavlink_msg_point_get_setpoint_x(msg);
    point->setpoint_y = mavlink_msg_point_get_setpoint_y(msg);
    point->point_id = mavlink_msg_point_get_point_id(msg);
#else
        uint8_t len = msg->len < MAVLINK_MSG_ID_POINT_LEN? msg->len : MAVLINK_MSG_ID_POINT_LEN;
 8002594:	f89d 2013 	ldrb.w	r2, [sp, #19]
        memset(point, 0, MAVLINK_MSG_ID_POINT_LEN);
 8002598:	2300      	movs	r3, #0
 800259a:	514b      	str	r3, [r1, r5]
 800259c:	6043      	str	r3, [r0, #4]
 800259e:	6083      	str	r3, [r0, #8]
 80025a0:	7303      	strb	r3, [r0, #12]
    memcpy(point, _MAV_PAYLOAD(msg), len);
 80025a2:	2a0d      	cmp	r2, #13
 80025a4:	bf28      	it	cs
 80025a6:	220d      	movcs	r2, #13
 80025a8:	a907      	add	r1, sp, #28
 80025aa:	f005 f80c 	bl	80075c6 <memcpy>
			if (actual_point == 255){
 80025ae:	2cff      	cmp	r4, #255	; 0xff
 80025b0:	d007      	beq.n	80025c2 <mouseDriver_readMsg+0xba>
			mouseDriver_sendMsg(MAVLINK_MSG_ID_POINT_LOADED);
 80025b2:	2005      	movs	r0, #5
 80025b4:	f7fe f89c 	bl	80006f0 <mouseDriver_sendMsg>
			actual_point ++;
 80025b8:	4a09      	ldr	r2, [pc, #36]	; (80025e0 <mouseDriver_readMsg+0xd8>)
 80025ba:	7813      	ldrb	r3, [r2, #0]
 80025bc:	3301      	adds	r3, #1
 80025be:	7013      	strb	r3, [r2, #0]
}
 80025c0:	e7b6      	b.n	8002530 <mouseDriver_readMsg+0x28>
				actual_error.error = MOUSE_ROUTINE_TOO_LONG;
 80025c2:	4c09      	ldr	r4, [pc, #36]	; (80025e8 <mouseDriver_readMsg+0xe0>)
 80025c4:	2303      	movs	r3, #3
 80025c6:	7123      	strb	r3, [r4, #4]
	return (HAL_GetTick());
 80025c8:	f001 fc5e 	bl	8003e88 <HAL_GetTick>
				actual_error.time = mouseDriver_getTime();
 80025cc:	6020      	str	r0, [r4, #0]
				mouseDriver_sendMsg(MAVLINK_MSG_ID_ERROR);
 80025ce:	2007      	movs	r0, #7
 80025d0:	f7fe f88e 	bl	80006f0 <mouseDriver_sendMsg>
 80025d4:	e7ed      	b.n	80025b2 <mouseDriver_readMsg+0xaa>
 80025d6:	bf00      	nop
 80025d8:	2000002d 	.word	0x2000002d
 80025dc:	20000050 	.word	0x20000050
 80025e0:	2000003c 	.word	0x2000003c
 80025e4:	200002ac 	.word	0x200002ac
 80025e8:	20000028 	.word	0x20000028

080025ec <mouseDriver_controlISR>:
}

/* ISR Functions */
void mouseDriver_controlISR(void){

}
 80025ec:	4770      	bx	lr
	...

080025f0 <sensorDriver_powerup>:
 *      Author: Didier
 */

# include "sensorDriver.h"

uint8_t sensorDriver_powerup(void){
 80025f0:	b538      	push	{r3, r4, r5, lr}
	uint8_t value = 0;

	/* Disable the sensor */
	HAL_GPIO_WritePin(CS_0_GPIO_Port, CS_0_Pin, GPIO_PIN_SET);
 80025f2:	4c48      	ldr	r4, [pc, #288]	; (8002714 <sensorDriver_powerup+0x124>)
 80025f4:	2201      	movs	r2, #1
 80025f6:	4611      	mov	r1, r2
 80025f8:	4620      	mov	r0, r4
 80025fa:	f001 ffb7 	bl	800456c <HAL_GPIO_WritePin>

	/* Make sure all sensor is switched off */
	HAL_GPIO_WritePin(PW_0_GPIO_Port, PW_0_Pin, GPIO_PIN_RESET);
 80025fe:	4d46      	ldr	r5, [pc, #280]	; (8002718 <sensorDriver_powerup+0x128>)
 8002600:	2200      	movs	r2, #0
 8002602:	2101      	movs	r1, #1
 8002604:	4628      	mov	r0, r5
 8002606:	f001 ffb1 	bl	800456c <HAL_GPIO_WritePin>
	main_write_sensor(SENSOR_X, 0x00, 0x00);
 800260a:	2200      	movs	r2, #0
 800260c:	4611      	mov	r1, r2
 800260e:	4610      	mov	r0, r2
 8002610:	f000 f926 	bl	8002860 <main_write_sensor>
	HAL_Delay(100);
 8002614:	2064      	movs	r0, #100	; 0x64
 8002616:	f001 fc3d 	bl	8003e94 <HAL_Delay>

	/* Gives voltage to sensors */
	HAL_GPIO_WritePin(PW_0_GPIO_Port, PW_0_Pin, GPIO_PIN_SET);
 800261a:	2201      	movs	r2, #1
 800261c:	4611      	mov	r1, r2
 800261e:	4628      	mov	r0, r5
 8002620:	f001 ffa4 	bl	800456c <HAL_GPIO_WritePin>
	HAL_Delay(300);
 8002624:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002628:	f001 fc34 	bl	8003e94 <HAL_Delay>

	/* Reset SPI port */
	HAL_GPIO_WritePin(CS_0_GPIO_Port, CS_0_Pin, GPIO_PIN_SET);
 800262c:	2201      	movs	r2, #1
 800262e:	4611      	mov	r1, r2
 8002630:	4620      	mov	r0, r4
 8002632:	f001 ff9b 	bl	800456c <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8002636:	2005      	movs	r0, #5
 8002638:	f001 fc2c 	bl	8003e94 <HAL_Delay>
	HAL_GPIO_WritePin(CS_0_GPIO_Port, CS_0_Pin, GPIO_PIN_RESET);
 800263c:	2200      	movs	r2, #0
 800263e:	2101      	movs	r1, #1
 8002640:	4620      	mov	r0, r4
 8002642:	f001 ff93 	bl	800456c <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8002646:	2005      	movs	r0, #5
 8002648:	f001 fc24 	bl	8003e94 <HAL_Delay>
	HAL_GPIO_WritePin(CS_0_GPIO_Port, CS_0_Pin, GPIO_PIN_SET);
 800264c:	2201      	movs	r2, #1
 800264e:	4611      	mov	r1, r2
 8002650:	4620      	mov	r0, r4
 8002652:	f001 ff8b 	bl	800456c <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8002656:	2005      	movs	r0, #5
 8002658:	f001 fc1c 	bl	8003e94 <HAL_Delay>

	/* Write to Power_up_Reset register */
	main_write_sensor(SENSOR_X, Power_Up_Reset, 0x5A);
 800265c:	225a      	movs	r2, #90	; 0x5a
 800265e:	213a      	movs	r1, #58	; 0x3a
 8002660:	2000      	movs	r0, #0
 8002662:	f000 f8fd 	bl	8002860 <main_write_sensor>

	/* Wait at least 50 ms */
	HAL_Delay(50);
 8002666:	2032      	movs	r0, #50	; 0x32
 8002668:	f001 fc14 	bl	8003e94 <HAL_Delay>

	/* Read from data registers */
	main_read_sensor(SENSOR_X, 0x02);
 800266c:	2102      	movs	r1, #2
 800266e:	2000      	movs	r0, #0
 8002670:	f000 f89c 	bl	80027ac <main_read_sensor>
	main_read_sensor(SENSOR_X, 0x03);
 8002674:	2103      	movs	r1, #3
 8002676:	2000      	movs	r0, #0
 8002678:	f000 f898 	bl	80027ac <main_read_sensor>
	main_read_sensor(SENSOR_X, 0x04);
 800267c:	2104      	movs	r1, #4
 800267e:	2000      	movs	r0, #0
 8002680:	f000 f894 	bl	80027ac <main_read_sensor>
	main_read_sensor(SENSOR_X, 0x05);
 8002684:	2105      	movs	r1, #5
 8002686:	2000      	movs	r0, #0
 8002688:	f000 f890 	bl	80027ac <main_read_sensor>
	main_read_sensor(SENSOR_X, 0x06);
 800268c:	2106      	movs	r1, #6
 800268e:	2000      	movs	r0, #0
 8002690:	f000 f88c 	bl	80027ac <main_read_sensor>

	/* Start ROM Download */
	main_write_sensor(SENSOR_X, Config2, 0x20);
 8002694:	2220      	movs	r2, #32
 8002696:	2110      	movs	r1, #16
 8002698:	2000      	movs	r0, #0
 800269a:	f000 f8e1 	bl	8002860 <main_write_sensor>
	main_write_sensor(SENSOR_X, SROM_Enable, 0x1d);
 800269e:	221d      	movs	r2, #29
 80026a0:	2113      	movs	r1, #19
 80026a2:	2000      	movs	r0, #0
 80026a4:	f000 f8dc 	bl	8002860 <main_write_sensor>
	HAL_Delay(10);
 80026a8:	200a      	movs	r0, #10
 80026aa:	f001 fbf3 	bl	8003e94 <HAL_Delay>
	main_write_sensor(SENSOR_X,SROM_Enable, 0x18);
 80026ae:	2218      	movs	r2, #24
 80026b0:	2113      	movs	r1, #19
 80026b2:	2000      	movs	r0, #0
 80026b4:	f000 f8d4 	bl	8002860 <main_write_sensor>
	main_wait_160us();
 80026b8:	f000 f832 	bl	8002720 <main_wait_160us>
	main_wait_20us();
 80026bc:	f000 f83d 	bl	800273a <main_wait_20us>

	/* Burst start with adress */
	HAL_GPIO_WritePin(CS_0_GPIO_Port, CS_0_Pin, GPIO_PIN_RESET);
 80026c0:	2200      	movs	r2, #0
 80026c2:	2101      	movs	r1, #1
 80026c4:	4620      	mov	r0, r4
 80026c6:	f001 ff51 	bl	800456c <HAL_GPIO_WritePin>
	main_write_sensor_burst(SROM_Load_Burst|0x80);
 80026ca:	20e2      	movs	r0, #226	; 0xe2
 80026cc:	f000 f90a 	bl	80028e4 <main_write_sensor_burst>
 80026d0:	4d12      	ldr	r5, [pc, #72]	; (800271c <sensorDriver_powerup+0x12c>)
 80026d2:	1e6c      	subs	r4, r5, #1
 80026d4:	f605 75fd 	addw	r5, r5, #4093	; 0xffd
	for (int i = 0; i < firmware_length; i++ ){
		main_write_sensor_burst(firmware_data[i]);
 80026d8:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 80026dc:	f000 f902 	bl	80028e4 <main_write_sensor_burst>
	for (int i = 0; i < firmware_length; i++ ){
 80026e0:	42ac      	cmp	r4, r5
 80026e2:	d1f9      	bne.n	80026d8 <sensorDriver_powerup+0xe8>
	}
	HAL_GPIO_WritePin(CS_0_GPIO_Port, CS_0_Pin, GPIO_PIN_SET);
 80026e4:	2201      	movs	r2, #1
 80026e6:	4611      	mov	r1, r2
 80026e8:	480a      	ldr	r0, [pc, #40]	; (8002714 <sensorDriver_powerup+0x124>)
 80026ea:	f001 ff3f 	bl	800456c <HAL_GPIO_WritePin>
	main_wait_160us();
 80026ee:	f000 f817 	bl	8002720 <main_wait_160us>
	main_wait_20us();
 80026f2:	f000 f822 	bl	800273a <main_wait_20us>
	main_wait_20us();
 80026f6:	f000 f820 	bl	800273a <main_wait_20us>

	/* Read SROM_ID for verification */
	value = main_read_sensor(SENSOR_X, SROM_ID);
 80026fa:	212a      	movs	r1, #42	; 0x2a
 80026fc:	2000      	movs	r0, #0
 80026fe:	f000 f855 	bl	80027ac <main_read_sensor>
 8002702:	4604      	mov	r4, r0

	/* Write to Config2 for wired mouse */
	main_write_sensor(SENSOR_X, Config2, 0x00);
 8002704:	2200      	movs	r2, #0
 8002706:	2110      	movs	r1, #16
 8002708:	4610      	mov	r0, r2
 800270a:	f000 f8a9 	bl	8002860 <main_write_sensor>
	return value;
}
 800270e:	4620      	mov	r0, r4
 8002710:	bd38      	pop	{r3, r4, r5, pc}
 8002712:	bf00      	nop
 8002714:	48000800 	.word	0x48000800
 8002718:	48000400 	.word	0x48000400
 800271c:	08007704 	.word	0x08007704

08002720 <main_wait_160us>:
static void MX_TIM7_Init(void);
static void MX_TIM1_Init(void);
static void MX_DMA_Init(void);
static void MX_SPI2_Init(void);
/* USER CODE BEGIN PFP */
void main_wait_160us(void){
 8002720:	b570      	push	{r4, r5, r6, lr}
 8002722:	f44f 7461 	mov.w	r4, #900	; 0x384
	int i = 0;
	i = 0;
	while(i<900){
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8002726:	2620      	movs	r6, #32
 8002728:	f04f 4590 	mov.w	r5, #1207959552	; 0x48000000
 800272c:	4631      	mov	r1, r6
 800272e:	4628      	mov	r0, r5
 8002730:	f001 ff21 	bl	8004576 <HAL_GPIO_TogglePin>
	while(i<900){
 8002734:	3c01      	subs	r4, #1
 8002736:	d1f9      	bne.n	800272c <main_wait_160us+0xc>
		i++;
	}
}
 8002738:	bd70      	pop	{r4, r5, r6, pc}

0800273a <main_wait_20us>:
void main_wait_20us(void){
 800273a:	b570      	push	{r4, r5, r6, lr}
 800273c:	24b9      	movs	r4, #185	; 0xb9
	int i = 0;
	i = 0;
	while(i<185){
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 800273e:	2620      	movs	r6, #32
 8002740:	f04f 4590 	mov.w	r5, #1207959552	; 0x48000000
 8002744:	4631      	mov	r1, r6
 8002746:	4628      	mov	r0, r5
 8002748:	f001 ff15 	bl	8004576 <HAL_GPIO_TogglePin>
	while(i<185){
 800274c:	3c01      	subs	r4, #1
 800274e:	d1f9      	bne.n	8002744 <main_wait_20us+0xa>
		i++;
	}
}
 8002750:	bd70      	pop	{r4, r5, r6, pc}

08002752 <main_wait_1us>:
void main_wait_1us(void){
 8002752:	b570      	push	{r4, r5, r6, lr}
 8002754:	2419      	movs	r4, #25
	int i = 0;
	i = 0;
	while(i<25){
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8002756:	2620      	movs	r6, #32
 8002758:	f04f 4590 	mov.w	r5, #1207959552	; 0x48000000
 800275c:	4631      	mov	r1, r6
 800275e:	4628      	mov	r0, r5
 8002760:	f001 ff09 	bl	8004576 <HAL_GPIO_TogglePin>
	while(i<25){
 8002764:	3c01      	subs	r4, #1
 8002766:	d1f9      	bne.n	800275c <main_wait_1us+0xa>
		i++;
	}
}
 8002768:	bd70      	pop	{r4, r5, r6, pc}
	...

0800276c <main_get_huart_tx_state>:
int main_get_huart_tx_state(void){
 800276c:	b508      	push	{r3, lr}
	return (HAL_DMA_GetState(&hdma_usart2_tx));
 800276e:	4802      	ldr	r0, [pc, #8]	; (8002778 <main_get_huart_tx_state+0xc>)
 8002770:	f001 fd63 	bl	800423a <HAL_DMA_GetState>
}
 8002774:	bd08      	pop	{r3, pc}
 8002776:	bf00      	nop
 8002778:	20016b78 	.word	0x20016b78

0800277c <main_transmit_buffer>:
void main_transmit_buffer(uint8_t *outBuffer, uint16_t msg_size){
 800277c:	b508      	push	{r3, lr}
	HAL_UART_Transmit_DMA(&huart2, outBuffer,msg_size);
 800277e:	460a      	mov	r2, r1
 8002780:	4601      	mov	r1, r0
 8002782:	4802      	ldr	r0, [pc, #8]	; (800278c <main_transmit_buffer+0x10>)
 8002784:	f004 f996 	bl	8006ab4 <HAL_UART_Transmit_DMA>
}
 8002788:	bd08      	pop	{r3, pc}
 800278a:	bf00      	nop
 800278c:	20016c00 	.word	0x20016c00

08002790 <main_stop_motors>:
void main_stop_motors(void)
{
 8002790:	b510      	push	{r4, lr}
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8002792:	4c05      	ldr	r4, [pc, #20]	; (80027a8 <main_stop_motors+0x18>)
 8002794:	2100      	movs	r1, #0
 8002796:	4620      	mov	r0, r4
 8002798:	f004 f858 	bl	800684c <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 800279c:	2104      	movs	r1, #4
 800279e:	4620      	mov	r0, r4
 80027a0:	f004 f854 	bl	800684c <HAL_TIM_PWM_Stop>
}
 80027a4:	bd10      	pop	{r4, pc}
 80027a6:	bf00      	nop
 80027a8:	20016bc0 	.word	0x20016bc0

080027ac <main_read_sensor>:
		HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
	else
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);

}
uint8_t main_read_sensor (uint8_t sensor, uint8_t adress ){
 80027ac:	b530      	push	{r4, r5, lr}
 80027ae:	b083      	sub	sp, #12
	uint8_t value = 0;
 80027b0:	2300      	movs	r3, #0
 80027b2:	f88d 3007 	strb.w	r3, [sp, #7]
	uint8_t adress_read = adress & 0x7F;
 80027b6:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 80027ba:	f88d 1006 	strb.w	r1, [sp, #6]

	switch(sensor){
 80027be:	b118      	cbz	r0, 80027c8 <main_read_sensor+0x1c>
 80027c0:	2801      	cmp	r0, #1
 80027c2:	d025      	beq.n	8002810 <main_read_sensor+0x64>
		HAL_GPIO_WritePin(CS_1_GPIO_Port, CS_0_Pin, GPIO_PIN_SET);
		main_wait_20us();
		return (value);
	break;
	default:
		return (0);
 80027c4:	2000      	movs	r0, #0
 80027c6:	e021      	b.n	800280c <main_read_sensor+0x60>
		HAL_GPIO_WritePin(CS_0_GPIO_Port, CS_0_Pin, GPIO_PIN_RESET);
 80027c8:	4c23      	ldr	r4, [pc, #140]	; (8002858 <main_read_sensor+0xac>)
 80027ca:	2200      	movs	r2, #0
 80027cc:	2101      	movs	r1, #1
 80027ce:	4620      	mov	r0, r4
 80027d0:	f001 fecc 	bl	800456c <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi2, &adress_read, 1, 100);
 80027d4:	4d21      	ldr	r5, [pc, #132]	; (800285c <main_read_sensor+0xb0>)
 80027d6:	2364      	movs	r3, #100	; 0x64
 80027d8:	2201      	movs	r2, #1
 80027da:	f10d 0106 	add.w	r1, sp, #6
 80027de:	4628      	mov	r0, r5
 80027e0:	f003 f87c 	bl	80058dc <HAL_SPI_Transmit>
		main_wait_160us();
 80027e4:	f7ff ff9c 	bl	8002720 <main_wait_160us>
		HAL_SPI_Receive(&hspi2, &value, 1, 100);
 80027e8:	2364      	movs	r3, #100	; 0x64
 80027ea:	2201      	movs	r2, #1
 80027ec:	f10d 0107 	add.w	r1, sp, #7
 80027f0:	4628      	mov	r0, r5
 80027f2:	f003 facc 	bl	8005d8e <HAL_SPI_Receive>
		main_wait_1us();
 80027f6:	f7ff ffac 	bl	8002752 <main_wait_1us>
		HAL_GPIO_WritePin(CS_0_GPIO_Port, CS_0_Pin, GPIO_PIN_SET);
 80027fa:	2201      	movs	r2, #1
 80027fc:	4611      	mov	r1, r2
 80027fe:	4620      	mov	r0, r4
 8002800:	f001 feb4 	bl	800456c <HAL_GPIO_WritePin>
		main_wait_20us();
 8002804:	f7ff ff99 	bl	800273a <main_wait_20us>
		return (value);
 8002808:	f89d 0007 	ldrb.w	r0, [sp, #7]
	}
}
 800280c:	b003      	add	sp, #12
 800280e:	bd30      	pop	{r4, r5, pc}
		HAL_GPIO_WritePin(CS_1_GPIO_Port, CS_1_Pin, GPIO_PIN_RESET);
 8002810:	4c11      	ldr	r4, [pc, #68]	; (8002858 <main_read_sensor+0xac>)
 8002812:	2200      	movs	r2, #0
 8002814:	2102      	movs	r1, #2
 8002816:	4620      	mov	r0, r4
 8002818:	f001 fea8 	bl	800456c <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi2, &adress_read, 1, 100);
 800281c:	4d0f      	ldr	r5, [pc, #60]	; (800285c <main_read_sensor+0xb0>)
 800281e:	2364      	movs	r3, #100	; 0x64
 8002820:	2201      	movs	r2, #1
 8002822:	f10d 0106 	add.w	r1, sp, #6
 8002826:	4628      	mov	r0, r5
 8002828:	f003 f858 	bl	80058dc <HAL_SPI_Transmit>
		main_wait_160us();
 800282c:	f7ff ff78 	bl	8002720 <main_wait_160us>
		HAL_SPI_Receive(&hspi2, &value, 1, 100);
 8002830:	2364      	movs	r3, #100	; 0x64
 8002832:	2201      	movs	r2, #1
 8002834:	f10d 0107 	add.w	r1, sp, #7
 8002838:	4628      	mov	r0, r5
 800283a:	f003 faa8 	bl	8005d8e <HAL_SPI_Receive>
		main_wait_1us();
 800283e:	f7ff ff88 	bl	8002752 <main_wait_1us>
		HAL_GPIO_WritePin(CS_1_GPIO_Port, CS_0_Pin, GPIO_PIN_SET);
 8002842:	2201      	movs	r2, #1
 8002844:	4611      	mov	r1, r2
 8002846:	4620      	mov	r0, r4
 8002848:	f001 fe90 	bl	800456c <HAL_GPIO_WritePin>
		main_wait_20us();
 800284c:	f7ff ff75 	bl	800273a <main_wait_20us>
		return (value);
 8002850:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8002854:	e7da      	b.n	800280c <main_read_sensor+0x60>
 8002856:	bf00      	nop
 8002858:	48000800 	.word	0x48000800
 800285c:	20016b14 	.word	0x20016b14

08002860 <main_write_sensor>:

void main_write_sensor (uint8_t sensor, uint8_t adress, uint8_t data){
 8002860:	b510      	push	{r4, lr}
 8002862:	b082      	sub	sp, #8
	uint8_t value = data;
	uint8_t adress_write = adress | 0x80;
 8002864:	f061 017f 	orn	r1, r1, #127	; 0x7f
	uint8_t pack[2];
	pack[0] = adress_write;
 8002868:	f88d 1004 	strb.w	r1, [sp, #4]
	pack[1] = value;
 800286c:	f88d 2005 	strb.w	r2, [sp, #5]

	switch(sensor){
 8002870:	b118      	cbz	r0, 800287a <main_write_sensor+0x1a>
 8002872:	2801      	cmp	r0, #1
 8002874:	d019      	beq.n	80028aa <main_write_sensor+0x4a>
		main_wait_20us();
	break;
	default:
		return;
	}
}
 8002876:	b002      	add	sp, #8
 8002878:	bd10      	pop	{r4, pc}
		HAL_GPIO_WritePin(CS_0_GPIO_Port, CS_0_Pin, GPIO_PIN_RESET);
 800287a:	4c18      	ldr	r4, [pc, #96]	; (80028dc <main_write_sensor+0x7c>)
 800287c:	2200      	movs	r2, #0
 800287e:	2101      	movs	r1, #1
 8002880:	4620      	mov	r0, r4
 8002882:	f001 fe73 	bl	800456c <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi2, pack, 2, 10);
 8002886:	230a      	movs	r3, #10
 8002888:	2202      	movs	r2, #2
 800288a:	a901      	add	r1, sp, #4
 800288c:	4814      	ldr	r0, [pc, #80]	; (80028e0 <main_write_sensor+0x80>)
 800288e:	f003 f825 	bl	80058dc <HAL_SPI_Transmit>
		main_wait_20us();
 8002892:	f7ff ff52 	bl	800273a <main_wait_20us>
		HAL_GPIO_WritePin(CS_0_GPIO_Port, CS_0_Pin, GPIO_PIN_SET);
 8002896:	2201      	movs	r2, #1
 8002898:	4611      	mov	r1, r2
 800289a:	4620      	mov	r0, r4
 800289c:	f001 fe66 	bl	800456c <HAL_GPIO_WritePin>
		main_wait_160us();
 80028a0:	f7ff ff3e 	bl	8002720 <main_wait_160us>
		main_wait_20us();
 80028a4:	f7ff ff49 	bl	800273a <main_wait_20us>
	break;
 80028a8:	e7e5      	b.n	8002876 <main_write_sensor+0x16>
		HAL_GPIO_WritePin(CS_1_GPIO_Port, CS_1_Pin, GPIO_PIN_RESET);
 80028aa:	4c0c      	ldr	r4, [pc, #48]	; (80028dc <main_write_sensor+0x7c>)
 80028ac:	2200      	movs	r2, #0
 80028ae:	2102      	movs	r1, #2
 80028b0:	4620      	mov	r0, r4
 80028b2:	f001 fe5b 	bl	800456c <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi2, pack, 2, 10);
 80028b6:	230a      	movs	r3, #10
 80028b8:	2202      	movs	r2, #2
 80028ba:	a901      	add	r1, sp, #4
 80028bc:	4808      	ldr	r0, [pc, #32]	; (80028e0 <main_write_sensor+0x80>)
 80028be:	f003 f80d 	bl	80058dc <HAL_SPI_Transmit>
		main_wait_20us();
 80028c2:	f7ff ff3a 	bl	800273a <main_wait_20us>
		HAL_GPIO_WritePin(CS_1_GPIO_Port, CS_1_Pin, GPIO_PIN_SET);
 80028c6:	2201      	movs	r2, #1
 80028c8:	2102      	movs	r1, #2
 80028ca:	4620      	mov	r0, r4
 80028cc:	f001 fe4e 	bl	800456c <HAL_GPIO_WritePin>
		main_wait_160us();
 80028d0:	f7ff ff26 	bl	8002720 <main_wait_160us>
		main_wait_20us();
 80028d4:	f7ff ff31 	bl	800273a <main_wait_20us>
	break;
 80028d8:	e7cd      	b.n	8002876 <main_write_sensor+0x16>
 80028da:	bf00      	nop
 80028dc:	48000800 	.word	0x48000800
 80028e0:	20016b14 	.word	0x20016b14

080028e4 <main_write_sensor_burst>:
void main_write_sensor_burst(uint8_t data){
 80028e4:	b500      	push	{lr}
 80028e6:	b083      	sub	sp, #12
 80028e8:	a902      	add	r1, sp, #8
 80028ea:	f801 0d01 	strb.w	r0, [r1, #-1]!
	HAL_SPI_Transmit(&hspi2, &data, 1, 10);
 80028ee:	230a      	movs	r3, #10
 80028f0:	2201      	movs	r2, #1
 80028f2:	4804      	ldr	r0, [pc, #16]	; (8002904 <main_write_sensor_burst+0x20>)
 80028f4:	f002 fff2 	bl	80058dc <HAL_SPI_Transmit>
	main_wait_20us();
 80028f8:	f7ff ff1f 	bl	800273a <main_wait_20us>
}
 80028fc:	b003      	add	sp, #12
 80028fe:	f85d fb04 	ldr.w	pc, [sp], #4
 8002902:	bf00      	nop
 8002904:	20016b14 	.word	0x20016b14

08002908 <HAL_UART_RxCpltCallback>:
	HAL_TIM_IRQHandler(&htim7);

}

/* This callback is called by the HAL_UART_IRQHandler when the given number of bytes are received */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8002908:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800290c:	f2ad 4d74 	subw	sp, sp, #1140	; 0x474
 8002910:	4604      	mov	r4, r0
	HAL_NVIC_DisableIRQ(USART2_IRQn);
 8002912:	2026      	movs	r0, #38	; 0x26
 8002914:	f001 fb24 	bl	8003f60 <HAL_NVIC_DisableIRQ>
	mavlink_message_t inmsg;
	mavlink_status_t msgStatus;
	if (huart->Instance == USART2){
 8002918:	6822      	ldr	r2, [r4, #0]
 800291a:	4bb1      	ldr	r3, [pc, #708]	; (8002be0 <HAL_UART_RxCpltCallback+0x2d8>)
 800291c:	429a      	cmp	r2, r3
 800291e:	d006      	beq.n	800292e <HAL_UART_RxCpltCallback+0x26>
		if(mavlink_parse_char(0, inByte, &inmsg, &msgStatus)){

			mouseDriver_readMsg(inmsg);
		}
	}
	HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002920:	2026      	movs	r0, #38	; 0x26
 8002922:	f001 fb0f 	bl	8003f44 <HAL_NVIC_EnableIRQ>
}
 8002926:	f20d 4d74 	addw	sp, sp, #1140	; 0x474
 800292a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		HAL_UART_Receive_IT(&huart2, &inByte, 1);
 800292e:	4cad      	ldr	r4, [pc, #692]	; (8002be4 <HAL_UART_RxCpltCallback+0x2dc>)
 8002930:	2201      	movs	r2, #1
 8002932:	4621      	mov	r1, r4
 8002934:	48ac      	ldr	r0, [pc, #688]	; (8002be8 <HAL_UART_RxCpltCallback+0x2e0>)
 8002936:	f004 f853 	bl	80069e0 <HAL_UART_Receive_IT>
		if(mavlink_parse_char(0, inByte, &inmsg, &msgStatus)){
 800293a:	7823      	ldrb	r3, [r4, #0]
 800293c:	9346      	str	r3, [sp, #280]	; 0x118
                                                 mavlink_message_t* r_message, 
                                                 mavlink_status_t* r_mavlink_status)
{
	int bufferIndex = 0;

	status->msg_received = MAVLINK_FRAMING_INCOMPLETE;
 800293e:	4bab      	ldr	r3, [pc, #684]	; (8002bec <HAL_UART_RxCpltCallback+0x2e4>)
 8002940:	2200      	movs	r2, #0
 8002942:	701a      	strb	r2, [r3, #0]

	switch (status->parse_state)
 8002944:	78db      	ldrb	r3, [r3, #3]
 8002946:	2b0f      	cmp	r3, #15
 8002948:	f200 8205 	bhi.w	8002d56 <HAL_UART_RxCpltCallback+0x44e>
 800294c:	e8df f013 	tbh	[pc, r3, lsl #1]
 8002950:	00100010 	.word	0x00100010
 8002954:	00580036 	.word	0x00580036
 8002958:	00a10075 	.word	0x00a10075
 800295c:	00c900b5 	.word	0x00c900b5
 8002960:	010600dd 	.word	0x010600dd
 8002964:	01520124 	.word	0x01520124
 8002968:	01c40171 	.word	0x01c40171
 800296c:	022601c4 	.word	0x022601c4
	{
	case MAVLINK_PARSE_STATE_UNINIT:
	case MAVLINK_PARSE_STATE_IDLE:
		if (c == MAVLINK_STX)
 8002970:	9b46      	ldr	r3, [sp, #280]	; 0x118
 8002972:	2bfd      	cmp	r3, #253	; 0xfd
 8002974:	d012      	beq.n	800299c <HAL_UART_RxCpltCallback+0x94>
			status->parse_state = MAVLINK_PARSE_STATE_GOT_STX;
			rxmsg->len = 0;
			rxmsg->magic = c;
                        status->flags &= ~MAVLINK_STATUS_FLAG_IN_MAVLINK1;
			mavlink_start_checksum(rxmsg);
		} else if (c == MAVLINK_STX_MAVLINK1)
 8002976:	9b46      	ldr	r3, [sp, #280]	; 0x118
 8002978:	2bfe      	cmp	r3, #254	; 0xfe
 800297a:	d171      	bne.n	8002a60 <HAL_UART_RxCpltCallback+0x158>
		{
			status->parse_state = MAVLINK_PARSE_STATE_GOT_STX;
 800297c:	4a9b      	ldr	r2, [pc, #620]	; (8002bec <HAL_UART_RxCpltCallback+0x2e4>)
 800297e:	2302      	movs	r3, #2
 8002980:	70d3      	strb	r3, [r2, #3]
			rxmsg->len = 0;
 8002982:	4b9b      	ldr	r3, [pc, #620]	; (8002bf0 <HAL_UART_RxCpltCallback+0x2e8>)
 8002984:	2100      	movs	r1, #0
 8002986:	70d9      	strb	r1, [r3, #3]
			rxmsg->magic = c;
 8002988:	21fe      	movs	r1, #254	; 0xfe
 800298a:	7099      	strb	r1, [r3, #2]
                        status->flags |= MAVLINK_STATUS_FLAG_IN_MAVLINK1;
 800298c:	7b11      	ldrb	r1, [r2, #12]
 800298e:	f041 0101 	orr.w	r1, r1, #1
 8002992:	7311      	strb	r1, [r2, #12]
	msg->checksum = crcTmp;
 8002994:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002998:	801a      	strh	r2, [r3, #0]
 800299a:	e061      	b.n	8002a60 <HAL_UART_RxCpltCallback+0x158>
			status->parse_state = MAVLINK_PARSE_STATE_GOT_STX;
 800299c:	4a93      	ldr	r2, [pc, #588]	; (8002bec <HAL_UART_RxCpltCallback+0x2e4>)
 800299e:	2302      	movs	r3, #2
 80029a0:	70d3      	strb	r3, [r2, #3]
			rxmsg->len = 0;
 80029a2:	4b93      	ldr	r3, [pc, #588]	; (8002bf0 <HAL_UART_RxCpltCallback+0x2e8>)
 80029a4:	2100      	movs	r1, #0
 80029a6:	70d9      	strb	r1, [r3, #3]
			rxmsg->magic = c;
 80029a8:	21fd      	movs	r1, #253	; 0xfd
 80029aa:	7099      	strb	r1, [r3, #2]
                        status->flags &= ~MAVLINK_STATUS_FLAG_IN_MAVLINK1;
 80029ac:	7b11      	ldrb	r1, [r2, #12]
 80029ae:	f021 0101 	bic.w	r1, r1, #1
 80029b2:	7311      	strb	r1, [r2, #12]
	msg->checksum = crcTmp;
 80029b4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80029b8:	801a      	strh	r2, [r3, #0]
 80029ba:	e051      	b.n	8002a60 <HAL_UART_RxCpltCallback+0x158>
			status->parse_state = MAVLINK_PARSE_STATE_IDLE;
		}
		else
		{
			// NOT counting STX, LENGTH, SEQ, SYSID, COMPID, MSGID, CRC1 and CRC2
			rxmsg->len = c;
 80029bc:	498c      	ldr	r1, [pc, #560]	; (8002bf0 <HAL_UART_RxCpltCallback+0x2e8>)
 80029be:	9a46      	ldr	r2, [sp, #280]	; 0x118
 80029c0:	70ca      	strb	r2, [r1, #3]
			status->packet_idx = 0;
 80029c2:	488a      	ldr	r0, [pc, #552]	; (8002bec <HAL_UART_RxCpltCallback+0x2e4>)
 80029c4:	2300      	movs	r3, #0
 80029c6:	7103      	strb	r3, [r0, #4]
	uint16_t checksum = msg->checksum;
 80029c8:	880c      	ldrh	r4, [r1, #0]
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 80029ca:	ea82 0304 	eor.w	r3, r2, r4
        tmp ^= (tmp<<4);
 80029ce:	ea83 1303 	eor.w	r3, r3, r3, lsl #4
 80029d2:	b2db      	uxtb	r3, r3
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 80029d4:	091a      	lsrs	r2, r3, #4
 80029d6:	ea82 2214 	eor.w	r2, r2, r4, lsr #8
 80029da:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 80029de:	ea82 03c3 	eor.w	r3, r2, r3, lsl #3
	msg->checksum = checksum;
 80029e2:	800b      	strh	r3, [r1, #0]
			mavlink_update_checksum(rxmsg, c);
                        if (status->flags & MAVLINK_STATUS_FLAG_IN_MAVLINK1) {
 80029e4:	7b03      	ldrb	r3, [r0, #12]
 80029e6:	f013 0f01 	tst.w	r3, #1
 80029ea:	d005      	beq.n	80029f8 <HAL_UART_RxCpltCallback+0xf0>
                            rxmsg->incompat_flags = 0;
 80029ec:	2200      	movs	r2, #0
 80029ee:	710a      	strb	r2, [r1, #4]
                            rxmsg->compat_flags = 0;
 80029f0:	714a      	strb	r2, [r1, #5]
                            status->parse_state = MAVLINK_PARSE_STATE_GOT_COMPAT_FLAGS;
 80029f2:	2205      	movs	r2, #5
 80029f4:	70c2      	strb	r2, [r0, #3]
 80029f6:	e033      	b.n	8002a60 <HAL_UART_RxCpltCallback+0x158>
                        } else {
                            status->parse_state = MAVLINK_PARSE_STATE_GOT_LENGTH;
 80029f8:	4b7c      	ldr	r3, [pc, #496]	; (8002bec <HAL_UART_RxCpltCallback+0x2e4>)
 80029fa:	2203      	movs	r2, #3
 80029fc:	70da      	strb	r2, [r3, #3]
 80029fe:	e02f      	b.n	8002a60 <HAL_UART_RxCpltCallback+0x158>
                        }
		}
		break;

	case MAVLINK_PARSE_STATE_GOT_LENGTH:
		rxmsg->incompat_flags = c;
 8002a00:	4b7b      	ldr	r3, [pc, #492]	; (8002bf0 <HAL_UART_RxCpltCallback+0x2e8>)
 8002a02:	9a46      	ldr	r2, [sp, #280]	; 0x118
 8002a04:	711a      	strb	r2, [r3, #4]
		if ((rxmsg->incompat_flags & ~MAVLINK_IFLAG_MASK) != 0) {
 8002a06:	f032 0301 	bics.w	r3, r2, #1
 8002a0a:	d003      	beq.n	8002a14 <HAL_UART_RxCpltCallback+0x10c>
			// message includes an incompatible feature flag
			_mav_parse_error(status);
			status->msg_received = 0;
			status->parse_state = MAVLINK_PARSE_STATE_IDLE;
 8002a0c:	4b77      	ldr	r3, [pc, #476]	; (8002bec <HAL_UART_RxCpltCallback+0x2e4>)
 8002a0e:	2201      	movs	r2, #1
 8002a10:	70da      	strb	r2, [r3, #3]
 8002a12:	e025      	b.n	8002a60 <HAL_UART_RxCpltCallback+0x158>
	uint16_t checksum = msg->checksum;
 8002a14:	4976      	ldr	r1, [pc, #472]	; (8002bf0 <HAL_UART_RxCpltCallback+0x2e8>)
 8002a16:	8808      	ldrh	r0, [r1, #0]
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 8002a18:	9b46      	ldr	r3, [sp, #280]	; 0x118
 8002a1a:	4043      	eors	r3, r0
        tmp ^= (tmp<<4);
 8002a1c:	ea83 1303 	eor.w	r3, r3, r3, lsl #4
 8002a20:	b2db      	uxtb	r3, r3
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8002a22:	091a      	lsrs	r2, r3, #4
 8002a24:	ea82 2210 	eor.w	r2, r2, r0, lsr #8
 8002a28:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8002a2c:	ea82 03c3 	eor.w	r3, r2, r3, lsl #3
	msg->checksum = checksum;
 8002a30:	800b      	strh	r3, [r1, #0]
			break;
		}
		mavlink_update_checksum(rxmsg, c);
		status->parse_state = MAVLINK_PARSE_STATE_GOT_INCOMPAT_FLAGS;
 8002a32:	4b6e      	ldr	r3, [pc, #440]	; (8002bec <HAL_UART_RxCpltCallback+0x2e4>)
 8002a34:	2204      	movs	r2, #4
 8002a36:	70da      	strb	r2, [r3, #3]
 8002a38:	e012      	b.n	8002a60 <HAL_UART_RxCpltCallback+0x158>
		break;

	case MAVLINK_PARSE_STATE_GOT_INCOMPAT_FLAGS:
		rxmsg->compat_flags = c;
 8002a3a:	496d      	ldr	r1, [pc, #436]	; (8002bf0 <HAL_UART_RxCpltCallback+0x2e8>)
 8002a3c:	9b46      	ldr	r3, [sp, #280]	; 0x118
 8002a3e:	714b      	strb	r3, [r1, #5]
	uint16_t checksum = msg->checksum;
 8002a40:	8808      	ldrh	r0, [r1, #0]
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 8002a42:	4043      	eors	r3, r0
        tmp ^= (tmp<<4);
 8002a44:	ea83 1303 	eor.w	r3, r3, r3, lsl #4
 8002a48:	b2db      	uxtb	r3, r3
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8002a4a:	091a      	lsrs	r2, r3, #4
 8002a4c:	ea82 2210 	eor.w	r2, r2, r0, lsr #8
 8002a50:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8002a54:	ea82 03c3 	eor.w	r3, r2, r3, lsl #3
	msg->checksum = checksum;
 8002a58:	800b      	strh	r3, [r1, #0]
		mavlink_update_checksum(rxmsg, c);
		status->parse_state = MAVLINK_PARSE_STATE_GOT_COMPAT_FLAGS;
 8002a5a:	4b64      	ldr	r3, [pc, #400]	; (8002bec <HAL_UART_RxCpltCallback+0x2e4>)
 8002a5c:	2205      	movs	r2, #5
 8002a5e:	70da      	strb	r2, [r3, #3]
		break;
	}

	bufferIndex++;
	// If a message has been sucessfully decoded, check index
	if (status->msg_received == MAVLINK_FRAMING_OK)
 8002a60:	4b62      	ldr	r3, [pc, #392]	; (8002bec <HAL_UART_RxCpltCallback+0x2e4>)
 8002a62:	781b      	ldrb	r3, [r3, #0]
		// Count this packet as received
		status->packet_rx_success_count++;
	}

       if (r_message != NULL) {
           r_message->len = rxmsg->len; // Provide visibility on how far we are into current msg
 8002a64:	4a62      	ldr	r2, [pc, #392]	; (8002bf0 <HAL_UART_RxCpltCallback+0x2e8>)
 8002a66:	78d2      	ldrb	r2, [r2, #3]
 8002a68:	f88d 234f 	strb.w	r2, [sp, #847]	; 0x34f
           r_mavlink_status->current_rx_seq = status->current_rx_seq+1;
           r_mavlink_status->packet_rx_success_count = status->packet_rx_success_count;
           r_mavlink_status->packet_rx_drop_count = status->parse_error;
           r_mavlink_status->flags = status->flags;
       }
       status->parse_error = 0;
 8002a6c:	4a5f      	ldr	r2, [pc, #380]	; (8002bec <HAL_UART_RxCpltCallback+0x2e4>)
 8002a6e:	2100      	movs	r1, #0
 8002a70:	7091      	strb	r1, [r2, #2]

	if (status->msg_received == MAVLINK_FRAMING_BAD_CRC) {
 8002a72:	2b02      	cmp	r3, #2
 8002a74:	f040 85f9 	bne.w	800366a <HAL_UART_RxCpltCallback+0xd62>
    status->parse_error++;
 8002a78:	4b5c      	ldr	r3, [pc, #368]	; (8002bec <HAL_UART_RxCpltCallback+0x2e4>)
 8002a7a:	2201      	movs	r2, #1
 8002a7c:	709a      	strb	r2, [r3, #2]
	msg_received == MAVLINK_FRAMING_BAD_SIGNATURE) {
	    // we got a bad CRC. Treat as a parse failure
	    mavlink_message_t* rxmsg = mavlink_get_channel_buffer(chan);
	    mavlink_status_t* status = mavlink_get_channel_status(chan);
	    _mav_parse_error(status);
	    status->msg_received = MAVLINK_FRAMING_INCOMPLETE;
 8002a7e:	2200      	movs	r2, #0
 8002a80:	701a      	strb	r2, [r3, #0]
	    status->parse_state = MAVLINK_PARSE_STATE_IDLE;
	    if (c == MAVLINK_STX)
 8002a82:	9b46      	ldr	r3, [sp, #280]	; 0x118
 8002a84:	2bfd      	cmp	r3, #253	; 0xfd
 8002a86:	f000 85fa 	beq.w	800367e <HAL_UART_RxCpltCallback+0xd76>
	    status->parse_state = MAVLINK_PARSE_STATE_IDLE;
 8002a8a:	4b58      	ldr	r3, [pc, #352]	; (8002bec <HAL_UART_RxCpltCallback+0x2e4>)
 8002a8c:	2201      	movs	r2, #1
 8002a8e:	70da      	strb	r2, [r3, #3]
 8002a90:	e746      	b.n	8002920 <HAL_UART_RxCpltCallback+0x18>
		rxmsg->seq = c;
 8002a92:	4957      	ldr	r1, [pc, #348]	; (8002bf0 <HAL_UART_RxCpltCallback+0x2e8>)
 8002a94:	9b46      	ldr	r3, [sp, #280]	; 0x118
 8002a96:	718b      	strb	r3, [r1, #6]
	uint16_t checksum = msg->checksum;
 8002a98:	8808      	ldrh	r0, [r1, #0]
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 8002a9a:	4043      	eors	r3, r0
        tmp ^= (tmp<<4);
 8002a9c:	ea83 1303 	eor.w	r3, r3, r3, lsl #4
 8002aa0:	b2db      	uxtb	r3, r3
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8002aa2:	091a      	lsrs	r2, r3, #4
 8002aa4:	ea82 2210 	eor.w	r2, r2, r0, lsr #8
 8002aa8:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8002aac:	ea82 03c3 	eor.w	r3, r2, r3, lsl #3
	msg->checksum = checksum;
 8002ab0:	800b      	strh	r3, [r1, #0]
		status->parse_state = MAVLINK_PARSE_STATE_GOT_SEQ;
 8002ab2:	4b4e      	ldr	r3, [pc, #312]	; (8002bec <HAL_UART_RxCpltCallback+0x2e4>)
 8002ab4:	2206      	movs	r2, #6
 8002ab6:	70da      	strb	r2, [r3, #3]
 8002ab8:	e7d2      	b.n	8002a60 <HAL_UART_RxCpltCallback+0x158>
		rxmsg->sysid = c;
 8002aba:	494d      	ldr	r1, [pc, #308]	; (8002bf0 <HAL_UART_RxCpltCallback+0x2e8>)
 8002abc:	9b46      	ldr	r3, [sp, #280]	; 0x118
 8002abe:	71cb      	strb	r3, [r1, #7]
	uint16_t checksum = msg->checksum;
 8002ac0:	8808      	ldrh	r0, [r1, #0]
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 8002ac2:	4043      	eors	r3, r0
        tmp ^= (tmp<<4);
 8002ac4:	ea83 1303 	eor.w	r3, r3, r3, lsl #4
 8002ac8:	b2db      	uxtb	r3, r3
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8002aca:	091a      	lsrs	r2, r3, #4
 8002acc:	ea82 2210 	eor.w	r2, r2, r0, lsr #8
 8002ad0:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8002ad4:	ea82 03c3 	eor.w	r3, r2, r3, lsl #3
	msg->checksum = checksum;
 8002ad8:	800b      	strh	r3, [r1, #0]
		status->parse_state = MAVLINK_PARSE_STATE_GOT_SYSID;
 8002ada:	4b44      	ldr	r3, [pc, #272]	; (8002bec <HAL_UART_RxCpltCallback+0x2e4>)
 8002adc:	2207      	movs	r2, #7
 8002ade:	70da      	strb	r2, [r3, #3]
 8002ae0:	e7be      	b.n	8002a60 <HAL_UART_RxCpltCallback+0x158>
		rxmsg->compid = c;
 8002ae2:	4943      	ldr	r1, [pc, #268]	; (8002bf0 <HAL_UART_RxCpltCallback+0x2e8>)
 8002ae4:	9b46      	ldr	r3, [sp, #280]	; 0x118
 8002ae6:	720b      	strb	r3, [r1, #8]
	uint16_t checksum = msg->checksum;
 8002ae8:	8808      	ldrh	r0, [r1, #0]
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 8002aea:	4043      	eors	r3, r0
        tmp ^= (tmp<<4);
 8002aec:	ea83 1303 	eor.w	r3, r3, r3, lsl #4
 8002af0:	b2db      	uxtb	r3, r3
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8002af2:	091a      	lsrs	r2, r3, #4
 8002af4:	ea82 2210 	eor.w	r2, r2, r0, lsr #8
 8002af8:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8002afc:	ea82 03c3 	eor.w	r3, r2, r3, lsl #3
	msg->checksum = checksum;
 8002b00:	800b      	strh	r3, [r1, #0]
                status->parse_state = MAVLINK_PARSE_STATE_GOT_COMPID;
 8002b02:	4b3a      	ldr	r3, [pc, #232]	; (8002bec <HAL_UART_RxCpltCallback+0x2e4>)
 8002b04:	2208      	movs	r2, #8
 8002b06:	70da      	strb	r2, [r3, #3]
 8002b08:	e7aa      	b.n	8002a60 <HAL_UART_RxCpltCallback+0x158>
		rxmsg->msgid = c;
 8002b0a:	4939      	ldr	r1, [pc, #228]	; (8002bf0 <HAL_UART_RxCpltCallback+0x2e8>)
 8002b0c:	9a46      	ldr	r2, [sp, #280]	; 0x118
 8002b0e:	f022 437f 	bic.w	r3, r2, #4278190080	; 0xff000000
 8002b12:	724b      	strb	r3, [r1, #9]
 8002b14:	2300      	movs	r3, #0
 8002b16:	728b      	strb	r3, [r1, #10]
 8002b18:	72cb      	strb	r3, [r1, #11]
	uint16_t checksum = msg->checksum;
 8002b1a:	8808      	ldrh	r0, [r1, #0]
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 8002b1c:	ea82 0300 	eor.w	r3, r2, r0
        tmp ^= (tmp<<4);
 8002b20:	ea83 1303 	eor.w	r3, r3, r3, lsl #4
 8002b24:	b2db      	uxtb	r3, r3
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8002b26:	091a      	lsrs	r2, r3, #4
 8002b28:	ea82 2210 	eor.w	r2, r2, r0, lsr #8
 8002b2c:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8002b30:	ea82 03c3 	eor.w	r3, r2, r3, lsl #3
	msg->checksum = checksum;
 8002b34:	800b      	strh	r3, [r1, #0]
		if (status->flags & MAVLINK_STATUS_FLAG_IN_MAVLINK1) {
 8002b36:	4b2d      	ldr	r3, [pc, #180]	; (8002bec <HAL_UART_RxCpltCallback+0x2e4>)
 8002b38:	7b1b      	ldrb	r3, [r3, #12]
 8002b3a:	f013 0f01 	tst.w	r3, #1
 8002b3e:	d009      	beq.n	8002b54 <HAL_UART_RxCpltCallback+0x24c>
			if(rxmsg->len > 0) {
 8002b40:	78cb      	ldrb	r3, [r1, #3]
 8002b42:	b11b      	cbz	r3, 8002b4c <HAL_UART_RxCpltCallback+0x244>
				status->parse_state = MAVLINK_PARSE_STATE_GOT_MSGID3;
 8002b44:	4b29      	ldr	r3, [pc, #164]	; (8002bec <HAL_UART_RxCpltCallback+0x2e4>)
 8002b46:	220b      	movs	r2, #11
 8002b48:	70da      	strb	r2, [r3, #3]
 8002b4a:	e789      	b.n	8002a60 <HAL_UART_RxCpltCallback+0x158>
				status->parse_state = MAVLINK_PARSE_STATE_GOT_PAYLOAD;
 8002b4c:	4b27      	ldr	r3, [pc, #156]	; (8002bec <HAL_UART_RxCpltCallback+0x2e4>)
 8002b4e:	220c      	movs	r2, #12
 8002b50:	70da      	strb	r2, [r3, #3]
 8002b52:	e785      	b.n	8002a60 <HAL_UART_RxCpltCallback+0x158>
			status->parse_state = MAVLINK_PARSE_STATE_GOT_MSGID1;
 8002b54:	4b25      	ldr	r3, [pc, #148]	; (8002bec <HAL_UART_RxCpltCallback+0x2e4>)
 8002b56:	2209      	movs	r2, #9
 8002b58:	70da      	strb	r2, [r3, #3]
 8002b5a:	e781      	b.n	8002a60 <HAL_UART_RxCpltCallback+0x158>
		rxmsg->msgid |= c<<8;
 8002b5c:	4924      	ldr	r1, [pc, #144]	; (8002bf0 <HAL_UART_RxCpltCallback+0x2e8>)
 8002b5e:	688a      	ldr	r2, [r1, #8]
 8002b60:	9c46      	ldr	r4, [sp, #280]	; 0x118
 8002b62:	0223      	lsls	r3, r4, #8
 8002b64:	ea43 2312 	orr.w	r3, r3, r2, lsr #8
 8002b68:	724b      	strb	r3, [r1, #9]
 8002b6a:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8002b6e:	728a      	strb	r2, [r1, #10]
 8002b70:	0c1b      	lsrs	r3, r3, #16
 8002b72:	72cb      	strb	r3, [r1, #11]
	uint16_t checksum = msg->checksum;
 8002b74:	8808      	ldrh	r0, [r1, #0]
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 8002b76:	ea84 0300 	eor.w	r3, r4, r0
        tmp ^= (tmp<<4);
 8002b7a:	ea83 1303 	eor.w	r3, r3, r3, lsl #4
 8002b7e:	b2db      	uxtb	r3, r3
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8002b80:	091a      	lsrs	r2, r3, #4
 8002b82:	ea82 2210 	eor.w	r2, r2, r0, lsr #8
 8002b86:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8002b8a:	ea82 03c3 	eor.w	r3, r2, r3, lsl #3
	msg->checksum = checksum;
 8002b8e:	800b      	strh	r3, [r1, #0]
		status->parse_state = MAVLINK_PARSE_STATE_GOT_MSGID2;
 8002b90:	4b16      	ldr	r3, [pc, #88]	; (8002bec <HAL_UART_RxCpltCallback+0x2e4>)
 8002b92:	220a      	movs	r2, #10
 8002b94:	70da      	strb	r2, [r3, #3]
 8002b96:	e763      	b.n	8002a60 <HAL_UART_RxCpltCallback+0x158>
		rxmsg->msgid |= ((uint32_t)c)<<16;
 8002b98:	4a15      	ldr	r2, [pc, #84]	; (8002bf0 <HAL_UART_RxCpltCallback+0x2e8>)
 8002b9a:	6891      	ldr	r1, [r2, #8]
 8002b9c:	9c46      	ldr	r4, [sp, #280]	; 0x118
 8002b9e:	0423      	lsls	r3, r4, #16
 8002ba0:	ea43 2311 	orr.w	r3, r3, r1, lsr #8
 8002ba4:	7253      	strb	r3, [r2, #9]
 8002ba6:	f3c3 2107 	ubfx	r1, r3, #8, #8
 8002baa:	7291      	strb	r1, [r2, #10]
 8002bac:	0c1b      	lsrs	r3, r3, #16
 8002bae:	72d3      	strb	r3, [r2, #11]
	uint16_t checksum = msg->checksum;
 8002bb0:	8810      	ldrh	r0, [r2, #0]
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 8002bb2:	ea84 0300 	eor.w	r3, r4, r0
        tmp ^= (tmp<<4);
 8002bb6:	ea83 1303 	eor.w	r3, r3, r3, lsl #4
 8002bba:	b2db      	uxtb	r3, r3
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8002bbc:	0919      	lsrs	r1, r3, #4
 8002bbe:	ea81 2110 	eor.w	r1, r1, r0, lsr #8
 8002bc2:	ea41 2103 	orr.w	r1, r1, r3, lsl #8
 8002bc6:	ea81 03c3 	eor.w	r3, r1, r3, lsl #3
	msg->checksum = checksum;
 8002bca:	8013      	strh	r3, [r2, #0]
		if(rxmsg->len > 0){
 8002bcc:	78d3      	ldrb	r3, [r2, #3]
 8002bce:	b11b      	cbz	r3, 8002bd8 <HAL_UART_RxCpltCallback+0x2d0>
			status->parse_state = MAVLINK_PARSE_STATE_GOT_MSGID3;
 8002bd0:	4b06      	ldr	r3, [pc, #24]	; (8002bec <HAL_UART_RxCpltCallback+0x2e4>)
 8002bd2:	220b      	movs	r2, #11
 8002bd4:	70da      	strb	r2, [r3, #3]
 8002bd6:	e743      	b.n	8002a60 <HAL_UART_RxCpltCallback+0x158>
			status->parse_state = MAVLINK_PARSE_STATE_GOT_PAYLOAD;
 8002bd8:	4b04      	ldr	r3, [pc, #16]	; (8002bec <HAL_UART_RxCpltCallback+0x2e4>)
 8002bda:	220c      	movs	r2, #12
 8002bdc:	70da      	strb	r2, [r3, #3]
 8002bde:	e73f      	b.n	8002a60 <HAL_UART_RxCpltCallback+0x158>
 8002be0:	40004400 	.word	0x40004400
 8002be4:	20016624 	.word	0x20016624
 8002be8:	20016c00 	.word	0x20016c00
 8002bec:	20016ab4 	.word	0x20016ab4
 8002bf0:	20016628 	.word	0x20016628
		_MAV_PAYLOAD_NON_CONST(rxmsg)[status->packet_idx++] = (char)c;
 8002bf4:	4a91      	ldr	r2, [pc, #580]	; (8002e3c <HAL_UART_RxCpltCallback+0x534>)
 8002bf6:	7913      	ldrb	r3, [r2, #4]
 8002bf8:	1c59      	adds	r1, r3, #1
 8002bfa:	b2c9      	uxtb	r1, r1
 8002bfc:	7111      	strb	r1, [r2, #4]
 8002bfe:	4890      	ldr	r0, [pc, #576]	; (8002e40 <HAL_UART_RxCpltCallback+0x538>)
 8002c00:	4403      	add	r3, r0
 8002c02:	9a46      	ldr	r2, [sp, #280]	; 0x118
 8002c04:	731a      	strb	r2, [r3, #12]
	uint16_t checksum = msg->checksum;
 8002c06:	8804      	ldrh	r4, [r0, #0]
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 8002c08:	ea82 0304 	eor.w	r3, r2, r4
        tmp ^= (tmp<<4);
 8002c0c:	ea83 1303 	eor.w	r3, r3, r3, lsl #4
 8002c10:	b2db      	uxtb	r3, r3
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8002c12:	091a      	lsrs	r2, r3, #4
 8002c14:	ea82 2214 	eor.w	r2, r2, r4, lsr #8
 8002c18:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8002c1c:	ea82 03c3 	eor.w	r3, r2, r3, lsl #3
	msg->checksum = checksum;
 8002c20:	8003      	strh	r3, [r0, #0]
		if (status->packet_idx == rxmsg->len)
 8002c22:	78c3      	ldrb	r3, [r0, #3]
 8002c24:	428b      	cmp	r3, r1
 8002c26:	f47f af1b 	bne.w	8002a60 <HAL_UART_RxCpltCallback+0x158>
			status->parse_state = MAVLINK_PARSE_STATE_GOT_PAYLOAD;
 8002c2a:	4b84      	ldr	r3, [pc, #528]	; (8002e3c <HAL_UART_RxCpltCallback+0x534>)
 8002c2c:	220c      	movs	r2, #12
 8002c2e:	70da      	strb	r2, [r3, #3]
 8002c30:	e716      	b.n	8002a60 <HAL_UART_RxCpltCallback+0x158>
		const mavlink_msg_entry_t *e = mavlink_get_msg_entry(rxmsg->msgid);
 8002c32:	4b83      	ldr	r3, [pc, #524]	; (8002e40 <HAL_UART_RxCpltCallback+0x538>)
 8002c34:	689a      	ldr	r2, [r3, #8]
 8002c36:	f3c2 2217 	ubfx	r2, r2, #8, #24
        uint32_t low=0, high=sizeof(mavlink_message_crcs)/sizeof(mavlink_message_crcs[0]) - 1;
 8002c3a:	2007      	movs	r0, #7
 8002c3c:	2400      	movs	r4, #0
            if (msgid < mavlink_message_crcs[mid].msgid) {
 8002c3e:	4d81      	ldr	r5, [pc, #516]	; (8002e44 <HAL_UART_RxCpltCallback+0x53c>)
            uint32_t mid = (low+1+high)/2;
 8002c40:	1823      	adds	r3, r4, r0
 8002c42:	3301      	adds	r3, #1
 8002c44:	085b      	lsrs	r3, r3, #1
            if (msgid < mavlink_message_crcs[mid].msgid) {
 8002c46:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 8002c4a:	f855 1021 	ldr.w	r1, [r5, r1, lsl #2]
 8002c4e:	428a      	cmp	r2, r1
 8002c50:	d334      	bcc.n	8002cbc <HAL_UART_RxCpltCallback+0x3b4>
            if (msgid > mavlink_message_crcs[mid].msgid) {
 8002c52:	428a      	cmp	r2, r1
 8002c54:	d837      	bhi.n	8002cc6 <HAL_UART_RxCpltCallback+0x3be>
        if (mavlink_message_crcs[low].msgid != msgid) {
 8002c56:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 8002c5a:	487a      	ldr	r0, [pc, #488]	; (8002e44 <HAL_UART_RxCpltCallback+0x53c>)
 8002c5c:	f850 1021 	ldr.w	r1, [r0, r1, lsl #2]
 8002c60:	428a      	cmp	r2, r1
 8002c62:	d032      	beq.n	8002cca <HAL_UART_RxCpltCallback+0x3c2>
		const mavlink_msg_entry_t *e = mavlink_get_msg_entry(rxmsg->msgid);
 8002c64:	2100      	movs	r1, #0
		uint8_t crc_extra = e?e->crc_extra:0;
 8002c66:	460b      	mov	r3, r1
	uint16_t checksum = msg->checksum;
 8002c68:	4875      	ldr	r0, [pc, #468]	; (8002e40 <HAL_UART_RxCpltCallback+0x538>)
 8002c6a:	8804      	ldrh	r4, [r0, #0]
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 8002c6c:	4063      	eors	r3, r4
        tmp ^= (tmp<<4);
 8002c6e:	ea83 1203 	eor.w	r2, r3, r3, lsl #4
 8002c72:	b2d2      	uxtb	r2, r2
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8002c74:	0913      	lsrs	r3, r2, #4
 8002c76:	ea83 2314 	eor.w	r3, r3, r4, lsr #8
 8002c7a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002c7e:	ea83 03c2 	eor.w	r3, r3, r2, lsl #3
	msg->checksum = checksum;
 8002c82:	8003      	strh	r3, [r0, #0]
		if (c != (rxmsg->checksum & 0xFF)) {
 8002c84:	b2db      	uxtb	r3, r3
 8002c86:	9a46      	ldr	r2, [sp, #280]	; 0x118
 8002c88:	429a      	cmp	r2, r3
			status->parse_state = MAVLINK_PARSE_STATE_GOT_BAD_CRC1;
 8002c8a:	4b6c      	ldr	r3, [pc, #432]	; (8002e3c <HAL_UART_RxCpltCallback+0x534>)
 8002c8c:	bf14      	ite	ne
 8002c8e:	220e      	movne	r2, #14
			status->parse_state = MAVLINK_PARSE_STATE_GOT_CRC1;
 8002c90:	220d      	moveq	r2, #13
 8002c92:	70da      	strb	r2, [r3, #3]
                rxmsg->ck[0] = c;
 8002c94:	4b6a      	ldr	r3, [pc, #424]	; (8002e40 <HAL_UART_RxCpltCallback+0x538>)
 8002c96:	9a46      	ldr	r2, [sp, #280]	; 0x118
 8002c98:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
                if (e && status->packet_idx < e->max_msg_len) {
 8002c9c:	2900      	cmp	r1, #0
 8002c9e:	f43f aedf 	beq.w	8002a60 <HAL_UART_RxCpltCallback+0x158>
 8002ca2:	4b66      	ldr	r3, [pc, #408]	; (8002e3c <HAL_UART_RxCpltCallback+0x534>)
 8002ca4:	791b      	ldrb	r3, [r3, #4]
 8002ca6:	798a      	ldrb	r2, [r1, #6]
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	f4bf aed9 	bcs.w	8002a60 <HAL_UART_RxCpltCallback+0x158>
                        memset(&_MAV_PAYLOAD_NON_CONST(rxmsg)[status->packet_idx], 0, e->max_msg_len - status->packet_idx);
 8002cae:	1ad2      	subs	r2, r2, r3
 8002cb0:	2100      	movs	r1, #0
 8002cb2:	4865      	ldr	r0, [pc, #404]	; (8002e48 <HAL_UART_RxCpltCallback+0x540>)
 8002cb4:	4418      	add	r0, r3
 8002cb6:	f004 fc91 	bl	80075dc <memset>
 8002cba:	e6d1      	b.n	8002a60 <HAL_UART_RxCpltCallback+0x158>
                high = mid-1;
 8002cbc:	1e58      	subs	r0, r3, #1
        while (low < high) {
 8002cbe:	42a0      	cmp	r0, r4
 8002cc0:	d8be      	bhi.n	8002c40 <HAL_UART_RxCpltCallback+0x338>
 8002cc2:	4623      	mov	r3, r4
 8002cc4:	e7c7      	b.n	8002c56 <HAL_UART_RxCpltCallback+0x34e>
                low = mid;
 8002cc6:	461c      	mov	r4, r3
 8002cc8:	e7f9      	b.n	8002cbe <HAL_UART_RxCpltCallback+0x3b6>
        return &mavlink_message_crcs[low];
 8002cca:	4602      	mov	r2, r0
 8002ccc:	0058      	lsls	r0, r3, #1
 8002cce:	18c1      	adds	r1, r0, r3
 8002cd0:	eb02 0181 	add.w	r1, r2, r1, lsl #2
		uint8_t crc_extra = e?e->crc_extra:0;
 8002cd4:	790b      	ldrb	r3, [r1, #4]
 8002cd6:	e7c7      	b.n	8002c68 <HAL_UART_RxCpltCallback+0x360>
		if (status->parse_state == MAVLINK_PARSE_STATE_GOT_BAD_CRC1 || c != (rxmsg->checksum >> 8)) {
 8002cd8:	2b0e      	cmp	r3, #14
 8002cda:	d005      	beq.n	8002ce8 <HAL_UART_RxCpltCallback+0x3e0>
 8002cdc:	4b58      	ldr	r3, [pc, #352]	; (8002e40 <HAL_UART_RxCpltCallback+0x538>)
 8002cde:	881b      	ldrh	r3, [r3, #0]
 8002ce0:	9a46      	ldr	r2, [sp, #280]	; 0x118
 8002ce2:	ebb2 2f13 	cmp.w	r2, r3, lsr #8
 8002ce6:	d017      	beq.n	8002d18 <HAL_UART_RxCpltCallback+0x410>
			status->msg_received = MAVLINK_FRAMING_BAD_CRC;
 8002ce8:	4b54      	ldr	r3, [pc, #336]	; (8002e3c <HAL_UART_RxCpltCallback+0x534>)
 8002cea:	2202      	movs	r2, #2
 8002cec:	701a      	strb	r2, [r3, #0]
		rxmsg->ck[1] = c;
 8002cee:	4b54      	ldr	r3, [pc, #336]	; (8002e40 <HAL_UART_RxCpltCallback+0x538>)
 8002cf0:	9a46      	ldr	r2, [sp, #280]	; 0x118
 8002cf2:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
		if (rxmsg->incompat_flags & MAVLINK_IFLAG_SIGNED) {
 8002cf6:	791b      	ldrb	r3, [r3, #4]
 8002cf8:	f013 0f01 	tst.w	r3, #1
 8002cfc:	d010      	beq.n	8002d20 <HAL_UART_RxCpltCallback+0x418>
			status->parse_state = MAVLINK_PARSE_STATE_SIGNATURE_WAIT;
 8002cfe:	4b4f      	ldr	r3, [pc, #316]	; (8002e3c <HAL_UART_RxCpltCallback+0x534>)
 8002d00:	220f      	movs	r2, #15
 8002d02:	70da      	strb	r2, [r3, #3]
			status->signature_wait = MAVLINK_SIGNATURE_BLOCK_LEN;
 8002d04:	220d      	movs	r2, #13
 8002d06:	735a      	strb	r2, [r3, #13]
			if (status->msg_received != MAVLINK_FRAMING_BAD_CRC) {
 8002d08:	781b      	ldrb	r3, [r3, #0]
 8002d0a:	2b02      	cmp	r3, #2
 8002d0c:	f43f aea8 	beq.w	8002a60 <HAL_UART_RxCpltCallback+0x158>
				status->msg_received = MAVLINK_FRAMING_INCOMPLETE;
 8002d10:	4b4a      	ldr	r3, [pc, #296]	; (8002e3c <HAL_UART_RxCpltCallback+0x534>)
 8002d12:	2200      	movs	r2, #0
 8002d14:	701a      	strb	r2, [r3, #0]
 8002d16:	e6a3      	b.n	8002a60 <HAL_UART_RxCpltCallback+0x158>
			status->msg_received = MAVLINK_FRAMING_OK;
 8002d18:	4b48      	ldr	r3, [pc, #288]	; (8002e3c <HAL_UART_RxCpltCallback+0x534>)
 8002d1a:	2201      	movs	r2, #1
 8002d1c:	701a      	strb	r2, [r3, #0]
 8002d1e:	e7e6      	b.n	8002cee <HAL_UART_RxCpltCallback+0x3e6>
			if (status->signing &&
 8002d20:	4b46      	ldr	r3, [pc, #280]	; (8002e3c <HAL_UART_RxCpltCallback+0x534>)
 8002d22:	691b      	ldr	r3, [r3, #16]
 8002d24:	b173      	cbz	r3, 8002d44 <HAL_UART_RxCpltCallback+0x43c>
			   	(status->signing->accept_unsigned_callback == NULL ||
 8002d26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
			if (status->signing &&
 8002d28:	b12b      	cbz	r3, 8002d36 <HAL_UART_RxCpltCallback+0x42e>
			   	 !status->signing->accept_unsigned_callback(status, rxmsg->msgid))) {
 8002d2a:	4a45      	ldr	r2, [pc, #276]	; (8002e40 <HAL_UART_RxCpltCallback+0x538>)
 8002d2c:	6891      	ldr	r1, [r2, #8]
 8002d2e:	0a09      	lsrs	r1, r1, #8
 8002d30:	4842      	ldr	r0, [pc, #264]	; (8002e3c <HAL_UART_RxCpltCallback+0x534>)
 8002d32:	4798      	blx	r3
			   	(status->signing->accept_unsigned_callback == NULL ||
 8002d34:	b930      	cbnz	r0, 8002d44 <HAL_UART_RxCpltCallback+0x43c>
				if (status->msg_received != MAVLINK_FRAMING_BAD_CRC) {
 8002d36:	4b41      	ldr	r3, [pc, #260]	; (8002e3c <HAL_UART_RxCpltCallback+0x534>)
 8002d38:	781b      	ldrb	r3, [r3, #0]
 8002d3a:	2b02      	cmp	r3, #2
 8002d3c:	d002      	beq.n	8002d44 <HAL_UART_RxCpltCallback+0x43c>
					status->msg_received = MAVLINK_FRAMING_BAD_SIGNATURE;
 8002d3e:	4b3f      	ldr	r3, [pc, #252]	; (8002e3c <HAL_UART_RxCpltCallback+0x534>)
 8002d40:	2203      	movs	r2, #3
 8002d42:	701a      	strb	r2, [r3, #0]
			status->parse_state = MAVLINK_PARSE_STATE_IDLE;
 8002d44:	4b3d      	ldr	r3, [pc, #244]	; (8002e3c <HAL_UART_RxCpltCallback+0x534>)
 8002d46:	2201      	movs	r2, #1
 8002d48:	70da      	strb	r2, [r3, #3]
				memcpy(r_message, rxmsg, sizeof(mavlink_message_t));
 8002d4a:	f240 1223 	movw	r2, #291	; 0x123
 8002d4e:	493c      	ldr	r1, [pc, #240]	; (8002e40 <HAL_UART_RxCpltCallback+0x538>)
 8002d50:	a8d3      	add	r0, sp, #844	; 0x34c
 8002d52:	f004 fc38 	bl	80075c6 <memcpy>
	if (status->msg_received == MAVLINK_FRAMING_OK)
 8002d56:	4b39      	ldr	r3, [pc, #228]	; (8002e3c <HAL_UART_RxCpltCallback+0x534>)
 8002d58:	781b      	ldrb	r3, [r3, #0]
 8002d5a:	2b01      	cmp	r3, #1
 8002d5c:	f47f ae82 	bne.w	8002a64 <HAL_UART_RxCpltCallback+0x15c>
		status->current_rx_seq = rxmsg->seq;
 8002d60:	4b36      	ldr	r3, [pc, #216]	; (8002e3c <HAL_UART_RxCpltCallback+0x534>)
 8002d62:	4a37      	ldr	r2, [pc, #220]	; (8002e40 <HAL_UART_RxCpltCallback+0x538>)
 8002d64:	7992      	ldrb	r2, [r2, #6]
 8002d66:	715a      	strb	r2, [r3, #5]
		if (status->packet_rx_success_count == 0) status->packet_rx_drop_count = 0;
 8002d68:	891b      	ldrh	r3, [r3, #8]
 8002d6a:	b913      	cbnz	r3, 8002d72 <HAL_UART_RxCpltCallback+0x46a>
 8002d6c:	4a33      	ldr	r2, [pc, #204]	; (8002e3c <HAL_UART_RxCpltCallback+0x534>)
 8002d6e:	2100      	movs	r1, #0
 8002d70:	8151      	strh	r1, [r2, #10]
		status->packet_rx_success_count++;
 8002d72:	4a32      	ldr	r2, [pc, #200]	; (8002e3c <HAL_UART_RxCpltCallback+0x534>)
 8002d74:	3301      	adds	r3, #1
 8002d76:	8113      	strh	r3, [r2, #8]
           r_message->len = rxmsg->len; // Provide visibility on how far we are into current msg
 8002d78:	4b31      	ldr	r3, [pc, #196]	; (8002e40 <HAL_UART_RxCpltCallback+0x538>)
 8002d7a:	78db      	ldrb	r3, [r3, #3]
 8002d7c:	f88d 334f 	strb.w	r3, [sp, #847]	; 0x34f
       status->parse_error = 0;
 8002d80:	2300      	movs	r3, #0
 8002d82:	7093      	strb	r3, [r2, #2]
			mouseDriver_readMsg(inmsg);
 8002d84:	acd3      	add	r4, sp, #844	; 0x34c
 8002d86:	f240 1213 	movw	r2, #275	; 0x113
 8002d8a:	a9d7      	add	r1, sp, #860	; 0x35c
 8002d8c:	4668      	mov	r0, sp
 8002d8e:	f004 fc1a 	bl	80075c6 <memcpy>
 8002d92:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002d96:	f7ff fbb7 	bl	8002508 <mouseDriver_readMsg>
 8002d9a:	e5c1      	b.n	8002920 <HAL_UART_RxCpltCallback+0x18>
		rxmsg->signature[MAVLINK_SIGNATURE_BLOCK_LEN-status->signature_wait] = c;
 8002d9c:	4927      	ldr	r1, [pc, #156]	; (8002e3c <HAL_UART_RxCpltCallback+0x534>)
 8002d9e:	7b4b      	ldrb	r3, [r1, #13]
 8002da0:	4a2a      	ldr	r2, [pc, #168]	; (8002e4c <HAL_UART_RxCpltCallback+0x544>)
 8002da2:	1ad2      	subs	r2, r2, r3
 8002da4:	9846      	ldr	r0, [sp, #280]	; 0x118
 8002da6:	f882 0116 	strb.w	r0, [r2, #278]	; 0x116
		status->signature_wait--;
 8002daa:	3b01      	subs	r3, #1
 8002dac:	b2db      	uxtb	r3, r3
 8002dae:	734b      	strb	r3, [r1, #13]
		if (status->signature_wait == 0) {
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	f47f ae55 	bne.w	8002a60 <HAL_UART_RxCpltCallback+0x158>
			bool sig_ok = mavlink_signature_check(status->signing, status->signing_streams, rxmsg);
 8002db6:	690d      	ldr	r5, [r1, #16]
 8002db8:	954b      	str	r5, [sp, #300]	; 0x12c
	if (signing == NULL) {
 8002dba:	2d00      	cmp	r5, #0
 8002dbc:	f000 83c9 	beq.w	8003552 <HAL_UART_RxCpltCallback+0xc4a>
			bool sig_ok = mavlink_signature_check(status->signing, status->signing_streams, rxmsg);
 8002dc0:	694b      	ldr	r3, [r1, #20]
 8002dc2:	9354      	str	r3, [sp, #336]	; 0x150
    m->sz[1] = 0;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	9379      	str	r3, [sp, #484]	; 0x1e4
    A = 0x6a09e667;
 8002dc8:	4b21      	ldr	r3, [pc, #132]	; (8002e50 <HAL_UART_RxCpltCallback+0x548>)
 8002dca:	937a      	str	r3, [sp, #488]	; 0x1e8
    B = 0xbb67ae85;
 8002dcc:	4b21      	ldr	r3, [pc, #132]	; (8002e54 <HAL_UART_RxCpltCallback+0x54c>)
 8002dce:	937b      	str	r3, [sp, #492]	; 0x1ec
    C = 0x3c6ef372;
 8002dd0:	4b21      	ldr	r3, [pc, #132]	; (8002e58 <HAL_UART_RxCpltCallback+0x550>)
 8002dd2:	937c      	str	r3, [sp, #496]	; 0x1f0
    D = 0xa54ff53a;
 8002dd4:	4b21      	ldr	r3, [pc, #132]	; (8002e5c <HAL_UART_RxCpltCallback+0x554>)
 8002dd6:	937d      	str	r3, [sp, #500]	; 0x1f4
    E = 0x510e527f;
 8002dd8:	4b21      	ldr	r3, [pc, #132]	; (8002e60 <HAL_UART_RxCpltCallback+0x558>)
 8002dda:	937e      	str	r3, [sp, #504]	; 0x1f8
    F = 0x9b05688c;
 8002ddc:	4b21      	ldr	r3, [pc, #132]	; (8002e64 <HAL_UART_RxCpltCallback+0x55c>)
 8002dde:	937f      	str	r3, [sp, #508]	; 0x1fc
    G = 0x1f83d9ab;
 8002de0:	4b21      	ldr	r3, [pc, #132]	; (8002e68 <HAL_UART_RxCpltCallback+0x560>)
 8002de2:	9380      	str	r3, [sp, #512]	; 0x200
    H = 0x5be0cd19;
 8002de4:	f103 5374 	add.w	r3, r3, #1023410176	; 0x3d000000
 8002de8:	f5a3 0323 	sub.w	r3, r3, #10682368	; 0xa30000
 8002dec:	f6a3 4392 	subw	r3, r3, #3218	; 0xc92
 8002df0:	9381      	str	r3, [sp, #516]	; 0x204
	memcpy(m->u.save_bytes + offset, p, l);
 8002df2:	ac82      	add	r4, sp, #520	; 0x208
 8002df4:	f855 0f10 	ldr.w	r0, [r5, #16]!
 8002df8:	6869      	ldr	r1, [r5, #4]
 8002dfa:	68aa      	ldr	r2, [r5, #8]
 8002dfc:	68eb      	ldr	r3, [r5, #12]
 8002dfe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002e00:	6928      	ldr	r0, [r5, #16]
 8002e02:	6969      	ldr	r1, [r5, #20]
 8002e04:	69aa      	ldr	r2, [r5, #24]
 8002e06:	69eb      	ldr	r3, [r5, #28]
 8002e08:	c40f      	stmia	r4!, {r0, r1, r2, r3}
	mavlink_sha256_update(&ctx, p, MAVLINK_CORE_HEADER_LEN+1+msg->len);
 8002e0a:	4b0d      	ldr	r3, [pc, #52]	; (8002e40 <HAL_UART_RxCpltCallback+0x538>)
 8002e0c:	78db      	ldrb	r3, [r3, #3]
 8002e0e:	330a      	adds	r3, #10
 8002e10:	9348      	str	r3, [sp, #288]	; 0x120
    m->sz[0] += len * 8;
 8002e12:	00db      	lsls	r3, r3, #3
 8002e14:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002e18:	9378      	str	r3, [sp, #480]	; 0x1e0
    if (m->sz[0] < old_sz)
 8002e1a:	2bff      	cmp	r3, #255	; 0xff
	++m->sz[1];
 8002e1c:	bf9c      	itt	ls
 8002e1e:	2301      	movls	r3, #1
 8002e20:	9379      	strls	r3, [sp, #484]	; 0x1e4
    while(len > 0){
 8002e22:	9b48      	ldr	r3, [sp, #288]	; 0x120
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	f000 80dd 	beq.w	8002fe4 <HAL_UART_RxCpltCallback+0x6dc>
    const unsigned char *p = (const unsigned char *)v;
 8002e2a:	4b10      	ldr	r3, [pc, #64]	; (8002e6c <HAL_UART_RxCpltCallback+0x564>)
 8002e2c:	9349      	str	r3, [sp, #292]	; 0x124
    offset = (old_sz / 8) % 64;
 8002e2e:	2520      	movs	r5, #32
 8002e30:	ab75      	add	r3, sp, #468	; 0x1d4
 8002e32:	9353      	str	r3, [sp, #332]	; 0x14c
	T1 = HH + Sigma1(EE) + Ch(EE, FF, GG) + mavlink_sha256_constant_256[i] + data[i];
 8002e34:	f8df 8038 	ldr.w	r8, [pc, #56]	; 8002e70 <HAL_UART_RxCpltCallback+0x568>
 8002e38:	e06a      	b.n	8002f10 <HAL_UART_RxCpltCallback+0x608>
 8002e3a:	bf00      	nop
 8002e3c:	20016ab4 	.word	0x20016ab4
 8002e40:	20016628 	.word	0x20016628
 8002e44:	08008704 	.word	0x08008704
 8002e48:	20016634 	.word	0x20016634
 8002e4c:	20016635 	.word	0x20016635
 8002e50:	6a09e667 	.word	0x6a09e667
 8002e54:	bb67ae85 	.word	0xbb67ae85
 8002e58:	3c6ef372 	.word	0x3c6ef372
 8002e5c:	a54ff53a 	.word	0xa54ff53a
 8002e60:	510e527f 	.word	0x510e527f
 8002e64:	9b05688c 	.word	0x9b05688c
 8002e68:	1f83d9ab 	.word	0x1f83d9ab
 8002e6c:	2001662a 	.word	0x2001662a
 8002e70:	08008764 	.word	0x08008764
    for (i = 0; i < 64; i++) {
 8002e74:	4635      	mov	r5, r6
 8002e76:	4606      	mov	r6, r0
	AA = T1 + T2;
 8002e78:	4618      	mov	r0, r3
    for (i = 0; i < 64; i++) {
 8002e7a:	4667      	mov	r7, ip
 8002e7c:	468c      	mov	ip, r1
	EE = DD + T1;
 8002e7e:	4659      	mov	r1, fp
	T1 = HH + Sigma1(EE) + Ch(EE, FF, GG) + mavlink_sha256_constant_256[i] + data[i];
 8002e80:	ea4f 23f1 	mov.w	r3, r1, ror #11
 8002e84:	ea83 13b1 	eor.w	r3, r3, r1, ror #6
 8002e88:	ea83 6371 	eor.w	r3, r3, r1, ror #25
 8002e8c:	ea27 0a01 	bic.w	sl, r7, r1
 8002e90:	ea01 0b0c 	and.w	fp, r1, ip
 8002e94:	ea8a 0a0b 	eor.w	sl, sl, fp
 8002e98:	4453      	add	r3, sl
 8002e9a:	f859 2024 	ldr.w	r2, [r9, r4, lsl #2]
 8002e9e:	4413      	add	r3, r2
 8002ea0:	f858 2024 	ldr.w	r2, [r8, r4, lsl #2]
 8002ea4:	4413      	add	r3, r2
 8002ea6:	9a47      	ldr	r2, [sp, #284]	; 0x11c
 8002ea8:	4413      	add	r3, r2
	T2 = Sigma0(AA) + Maj(AA,BB,CC);
 8002eaa:	ea4f 3270 	mov.w	r2, r0, ror #13
 8002eae:	ea82 02b0 	eor.w	r2, r2, r0, ror #2
 8002eb2:	ea82 52b0 	eor.w	r2, r2, r0, ror #22
 8002eb6:	ea86 0a05 	eor.w	sl, r6, r5
 8002eba:	ea0a 0a00 	and.w	sl, sl, r0
 8002ebe:	ea06 0b05 	and.w	fp, r6, r5
 8002ec2:	ea8a 0a0b 	eor.w	sl, sl, fp
 8002ec6:	4452      	add	r2, sl
	EE = DD + T1;
 8002ec8:	eb03 0b0e 	add.w	fp, r3, lr
	AA = T1 + T2;
 8002ecc:	4413      	add	r3, r2
    for (i = 0; i < 64; i++) {
 8002ece:	3401      	adds	r4, #1
 8002ed0:	9747      	str	r7, [sp, #284]	; 0x11c
 8002ed2:	46ae      	mov	lr, r5
 8002ed4:	2c40      	cmp	r4, #64	; 0x40
 8002ed6:	d1cd      	bne.n	8002e74 <HAL_UART_RxCpltCallback+0x56c>
    A += AA;
 8002ed8:	9a4a      	ldr	r2, [sp, #296]	; 0x128
 8002eda:	441a      	add	r2, r3
 8002edc:	927a      	str	r2, [sp, #488]	; 0x1e8
    B += BB;
 8002ede:	9b4c      	ldr	r3, [sp, #304]	; 0x130
 8002ee0:	4403      	add	r3, r0
 8002ee2:	937b      	str	r3, [sp, #492]	; 0x1ec
    C += CC;
 8002ee4:	9b4d      	ldr	r3, [sp, #308]	; 0x134
 8002ee6:	4433      	add	r3, r6
 8002ee8:	937c      	str	r3, [sp, #496]	; 0x1f0
    D += DD;
 8002eea:	9b4e      	ldr	r3, [sp, #312]	; 0x138
 8002eec:	442b      	add	r3, r5
 8002eee:	937d      	str	r3, [sp, #500]	; 0x1f4
    E += EE;
 8002ef0:	9b4f      	ldr	r3, [sp, #316]	; 0x13c
 8002ef2:	445b      	add	r3, fp
 8002ef4:	937e      	str	r3, [sp, #504]	; 0x1f8
    F += FF;
 8002ef6:	9b50      	ldr	r3, [sp, #320]	; 0x140
 8002ef8:	440b      	add	r3, r1
 8002efa:	937f      	str	r3, [sp, #508]	; 0x1fc
    G += GG;
 8002efc:	9b51      	ldr	r3, [sp, #324]	; 0x144
 8002efe:	4463      	add	r3, ip
 8002f00:	9380      	str	r3, [sp, #512]	; 0x200
    H += HH;
 8002f02:	9b52      	ldr	r3, [sp, #328]	; 0x148
 8002f04:	443b      	add	r3, r7
 8002f06:	9381      	str	r3, [sp, #516]	; 0x204
	    offset = 0;
 8002f08:	2500      	movs	r5, #0
    while(len > 0){
 8002f0a:	9b48      	ldr	r3, [sp, #288]	; 0x120
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d069      	beq.n	8002fe4 <HAL_UART_RxCpltCallback+0x6dc>
	uint32_t l = 64 - offset;
 8002f10:	f1c5 0440 	rsb	r4, r5, #64	; 0x40
 8002f14:	9e48      	ldr	r6, [sp, #288]	; 0x120
 8002f16:	42b4      	cmp	r4, r6
 8002f18:	bf28      	it	cs
 8002f1a:	4634      	movcs	r4, r6
	memcpy(m->u.save_bytes + offset, p, l);
 8002f1c:	4622      	mov	r2, r4
 8002f1e:	9f49      	ldr	r7, [sp, #292]	; 0x124
 8002f20:	4639      	mov	r1, r7
 8002f22:	ab82      	add	r3, sp, #520	; 0x208
 8002f24:	1958      	adds	r0, r3, r5
 8002f26:	f004 fb4e 	bl	80075c6 <memcpy>
	offset += l;
 8002f2a:	4425      	add	r5, r4
	p += l;
 8002f2c:	463b      	mov	r3, r7
 8002f2e:	4423      	add	r3, r4
 8002f30:	9349      	str	r3, [sp, #292]	; 0x124
	len -= l;
 8002f32:	1b33      	subs	r3, r6, r4
 8002f34:	9348      	str	r3, [sp, #288]	; 0x120
	if(offset == 64){
 8002f36:	2d40      	cmp	r5, #64	; 0x40
 8002f38:	d1e7      	bne.n	8002f0a <HAL_UART_RxCpltCallback+0x602>
 8002f3a:	ab78      	add	r3, sp, #480	; 0x1e0
 8002f3c:	a888      	add	r0, sp, #544	; 0x220
 8002f3e:	aa66      	add	r2, sp, #408	; 0x198
                p2[0] = p1[3];
 8002f40:	f893 102b 	ldrb.w	r1, [r3, #43]	; 0x2b
 8002f44:	7011      	strb	r1, [r2, #0]
                p2[1] = p1[2];
 8002f46:	f893 102a 	ldrb.w	r1, [r3, #42]	; 0x2a
 8002f4a:	7051      	strb	r1, [r2, #1]
                p2[2] = p1[1];
 8002f4c:	f893 1029 	ldrb.w	r1, [r3, #41]	; 0x29
 8002f50:	7091      	strb	r1, [r2, #2]
                p2[3] = p1[0];
 8002f52:	f893 1028 	ldrb.w	r1, [r3, #40]	; 0x28
 8002f56:	70d1      	strb	r1, [r2, #3]
 8002f58:	3304      	adds	r3, #4
 8002f5a:	3204      	adds	r2, #4
	    for (i = 0; i < 16; i++){
 8002f5c:	4298      	cmp	r0, r3
 8002f5e:	d1ef      	bne.n	8002f40 <HAL_UART_RxCpltCallback+0x638>
    AA = A;
 8002f60:	9b7a      	ldr	r3, [sp, #488]	; 0x1e8
 8002f62:	934a      	str	r3, [sp, #296]	; 0x128
    BB = B;
 8002f64:	9b7b      	ldr	r3, [sp, #492]	; 0x1ec
 8002f66:	934c      	str	r3, [sp, #304]	; 0x130
    CC = C;
 8002f68:	9b7c      	ldr	r3, [sp, #496]	; 0x1f0
 8002f6a:	934d      	str	r3, [sp, #308]	; 0x134
    DD = D;
 8002f6c:	9b7d      	ldr	r3, [sp, #500]	; 0x1f4
 8002f6e:	934e      	str	r3, [sp, #312]	; 0x138
    EE = E;
 8002f70:	9b7e      	ldr	r3, [sp, #504]	; 0x1f8
 8002f72:	934f      	str	r3, [sp, #316]	; 0x13c
    FF = F;
 8002f74:	9b7f      	ldr	r3, [sp, #508]	; 0x1fc
 8002f76:	9350      	str	r3, [sp, #320]	; 0x140
    GG = G;
 8002f78:	9b80      	ldr	r3, [sp, #512]	; 0x200
 8002f7a:	9351      	str	r3, [sp, #324]	; 0x144
    HH = H;
 8002f7c:	9b81      	ldr	r3, [sp, #516]	; 0x204
 8002f7e:	9352      	str	r3, [sp, #328]	; 0x148
 8002f80:	ab65      	add	r3, sp, #404	; 0x194
 8002f82:	aa91      	add	r2, sp, #580	; 0x244
 8002f84:	9853      	ldr	r0, [sp, #332]	; 0x14c
	data[i] = in[i];
 8002f86:	f853 1f04 	ldr.w	r1, [r3, #4]!
 8002f8a:	f842 1f04 	str.w	r1, [r2, #4]!
    for (i = 0; i < 16; ++i)
 8002f8e:	4298      	cmp	r0, r3
 8002f90:	d1f9      	bne.n	8002f86 <HAL_UART_RxCpltCallback+0x67e>
 8002f92:	ac92      	add	r4, sp, #584	; 0x248
 8002f94:	adc2      	add	r5, sp, #776	; 0x308
 8002f96:	4620      	mov	r0, r4
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 8002f98:	6ba2      	ldr	r2, [r4, #56]	; 0x38
	    sigma0(data[i-15]) + data[i - 16];
 8002f9a:	f854 1f04 	ldr.w	r1, [r4, #4]!
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 8002f9e:	ea4f 43f2 	mov.w	r3, r2, ror #19
 8002fa2:	ea83 4372 	eor.w	r3, r3, r2, ror #17
 8002fa6:	ea83 2392 	eor.w	r3, r3, r2, lsr #10
	    sigma0(data[i-15]) + data[i - 16];
 8002faa:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8002fac:	6800      	ldr	r0, [r0, #0]
 8002fae:	4402      	add	r2, r0
 8002fb0:	4413      	add	r3, r2
 8002fb2:	ea4f 42b1 	mov.w	r2, r1, ror #18
 8002fb6:	ea82 12f1 	eor.w	r2, r2, r1, ror #7
 8002fba:	ea82 02d1 	eor.w	r2, r2, r1, lsr #3
 8002fbe:	4413      	add	r3, r2
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 8002fc0:	63e3      	str	r3, [r4, #60]	; 0x3c
    for (i = 16; i < 64; ++i)
 8002fc2:	42ac      	cmp	r4, r5
 8002fc4:	d1e7      	bne.n	8002f96 <HAL_UART_RxCpltCallback+0x68e>
    DD = D;
 8002fc6:	f8dd e138 	ldr.w	lr, [sp, #312]	; 0x138
    CC = C;
 8002fca:	9d4d      	ldr	r5, [sp, #308]	; 0x134
    BB = B;
 8002fcc:	9e4c      	ldr	r6, [sp, #304]	; 0x130
    AA = A;
 8002fce:	984a      	ldr	r0, [sp, #296]	; 0x128
    GG = G;
 8002fd0:	9f51      	ldr	r7, [sp, #324]	; 0x144
    FF = F;
 8002fd2:	f8dd c140 	ldr.w	ip, [sp, #320]	; 0x140
    HH = H;
 8002fd6:	9a52      	ldr	r2, [sp, #328]	; 0x148
    EE = E;
 8002fd8:	994f      	ldr	r1, [sp, #316]	; 0x13c
    for (i = 0; i < 64; i++) {
 8002fda:	2400      	movs	r4, #0
	T1 = HH + Sigma1(EE) + Ch(EE, FF, GG) + mavlink_sha256_constant_256[i] + data[i];
 8002fdc:	f50d 7912 	add.w	r9, sp, #584	; 0x248
 8002fe0:	9247      	str	r2, [sp, #284]	; 0x11c
 8002fe2:	e74d      	b.n	8002e80 <HAL_UART_RxCpltCallback+0x578>
    uint32_t old_sz = m->sz[0];
 8002fe4:	9d78      	ldr	r5, [sp, #480]	; 0x1e0
    m->sz[0] += len * 8;
 8002fe6:	f105 0310 	add.w	r3, r5, #16
 8002fea:	9378      	str	r3, [sp, #480]	; 0x1e0
    if (m->sz[0] < old_sz)
 8002fec:	429d      	cmp	r5, r3
 8002fee:	d902      	bls.n	8002ff6 <HAL_UART_RxCpltCallback+0x6ee>
	++m->sz[1];
 8002ff0:	9b79      	ldr	r3, [sp, #484]	; 0x1e4
 8002ff2:	3301      	adds	r3, #1
 8002ff4:	9379      	str	r3, [sp, #484]	; 0x1e4
    offset = (old_sz / 8) % 64;
 8002ff6:	f3c5 05c5 	ubfx	r5, r5, #3, #6
    const unsigned char *p = (const unsigned char *)v;
 8002ffa:	4b6a      	ldr	r3, [pc, #424]	; (80031a4 <HAL_UART_RxCpltCallback+0x89c>)
 8002ffc:	9348      	str	r3, [sp, #288]	; 0x120
    offset = (old_sz / 8) % 64;
 8002ffe:	2302      	movs	r3, #2
 8003000:	9349      	str	r3, [sp, #292]	; 0x124
 8003002:	ab75      	add	r3, sp, #468	; 0x1d4
 8003004:	9353      	str	r3, [sp, #332]	; 0x14c
	T1 = HH + Sigma1(EE) + Ch(EE, FF, GG) + mavlink_sha256_constant_256[i] + data[i];
 8003006:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80031ac <HAL_UART_RxCpltCallback+0x8a4>
 800300a:	e04d      	b.n	80030a8 <HAL_UART_RxCpltCallback+0x7a0>
    for (i = 0; i < 64; i++) {
 800300c:	4635      	mov	r5, r6
 800300e:	4606      	mov	r6, r0
	AA = T1 + T2;
 8003010:	4618      	mov	r0, r3
    for (i = 0; i < 64; i++) {
 8003012:	4667      	mov	r7, ip
 8003014:	468c      	mov	ip, r1
	EE = DD + T1;
 8003016:	4659      	mov	r1, fp
	T1 = HH + Sigma1(EE) + Ch(EE, FF, GG) + mavlink_sha256_constant_256[i] + data[i];
 8003018:	ea4f 23f1 	mov.w	r3, r1, ror #11
 800301c:	ea83 13b1 	eor.w	r3, r3, r1, ror #6
 8003020:	ea83 6371 	eor.w	r3, r3, r1, ror #25
 8003024:	ea27 0a01 	bic.w	sl, r7, r1
 8003028:	ea01 0b0c 	and.w	fp, r1, ip
 800302c:	ea8a 0a0b 	eor.w	sl, sl, fp
 8003030:	4453      	add	r3, sl
 8003032:	f859 2024 	ldr.w	r2, [r9, r4, lsl #2]
 8003036:	4413      	add	r3, r2
 8003038:	f858 2024 	ldr.w	r2, [r8, r4, lsl #2]
 800303c:	4413      	add	r3, r2
 800303e:	9a47      	ldr	r2, [sp, #284]	; 0x11c
 8003040:	4413      	add	r3, r2
	T2 = Sigma0(AA) + Maj(AA,BB,CC);
 8003042:	ea4f 3270 	mov.w	r2, r0, ror #13
 8003046:	ea82 02b0 	eor.w	r2, r2, r0, ror #2
 800304a:	ea82 52b0 	eor.w	r2, r2, r0, ror #22
 800304e:	ea86 0a05 	eor.w	sl, r6, r5
 8003052:	ea0a 0a00 	and.w	sl, sl, r0
 8003056:	ea06 0b05 	and.w	fp, r6, r5
 800305a:	ea8a 0a0b 	eor.w	sl, sl, fp
 800305e:	4452      	add	r2, sl
	EE = DD + T1;
 8003060:	eb03 0b0e 	add.w	fp, r3, lr
	AA = T1 + T2;
 8003064:	4413      	add	r3, r2
    for (i = 0; i < 64; i++) {
 8003066:	3401      	adds	r4, #1
 8003068:	9747      	str	r7, [sp, #284]	; 0x11c
 800306a:	46ae      	mov	lr, r5
 800306c:	2c40      	cmp	r4, #64	; 0x40
 800306e:	d1cd      	bne.n	800300c <HAL_UART_RxCpltCallback+0x704>
    A += AA;
 8003070:	9a4a      	ldr	r2, [sp, #296]	; 0x128
 8003072:	441a      	add	r2, r3
 8003074:	927a      	str	r2, [sp, #488]	; 0x1e8
    B += BB;
 8003076:	9b4c      	ldr	r3, [sp, #304]	; 0x130
 8003078:	4403      	add	r3, r0
 800307a:	937b      	str	r3, [sp, #492]	; 0x1ec
    C += CC;
 800307c:	9b4d      	ldr	r3, [sp, #308]	; 0x134
 800307e:	4433      	add	r3, r6
 8003080:	937c      	str	r3, [sp, #496]	; 0x1f0
    D += DD;
 8003082:	9b4e      	ldr	r3, [sp, #312]	; 0x138
 8003084:	442b      	add	r3, r5
 8003086:	937d      	str	r3, [sp, #500]	; 0x1f4
    E += EE;
 8003088:	9b4f      	ldr	r3, [sp, #316]	; 0x13c
 800308a:	445b      	add	r3, fp
 800308c:	937e      	str	r3, [sp, #504]	; 0x1f8
    F += FF;
 800308e:	9b50      	ldr	r3, [sp, #320]	; 0x140
 8003090:	440b      	add	r3, r1
 8003092:	937f      	str	r3, [sp, #508]	; 0x1fc
    G += GG;
 8003094:	9b51      	ldr	r3, [sp, #324]	; 0x144
 8003096:	4463      	add	r3, ip
 8003098:	9380      	str	r3, [sp, #512]	; 0x200
    H += HH;
 800309a:	9b52      	ldr	r3, [sp, #328]	; 0x148
 800309c:	443b      	add	r3, r7
 800309e:	9381      	str	r3, [sp, #516]	; 0x204
	    offset = 0;
 80030a0:	2500      	movs	r5, #0
    while(len > 0){
 80030a2:	9b49      	ldr	r3, [sp, #292]	; 0x124
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d069      	beq.n	800317c <HAL_UART_RxCpltCallback+0x874>
	uint32_t l = 64 - offset;
 80030a8:	f1c5 0440 	rsb	r4, r5, #64	; 0x40
 80030ac:	9e49      	ldr	r6, [sp, #292]	; 0x124
 80030ae:	42b4      	cmp	r4, r6
 80030b0:	bf28      	it	cs
 80030b2:	4634      	movcs	r4, r6
	memcpy(m->u.save_bytes + offset, p, l);
 80030b4:	4622      	mov	r2, r4
 80030b6:	9f48      	ldr	r7, [sp, #288]	; 0x120
 80030b8:	4639      	mov	r1, r7
 80030ba:	ab82      	add	r3, sp, #520	; 0x208
 80030bc:	1958      	adds	r0, r3, r5
 80030be:	f004 fa82 	bl	80075c6 <memcpy>
	offset += l;
 80030c2:	4425      	add	r5, r4
	p += l;
 80030c4:	463b      	mov	r3, r7
 80030c6:	4423      	add	r3, r4
 80030c8:	9348      	str	r3, [sp, #288]	; 0x120
	len -= l;
 80030ca:	1b33      	subs	r3, r6, r4
 80030cc:	9349      	str	r3, [sp, #292]	; 0x124
	if(offset == 64){
 80030ce:	2d40      	cmp	r5, #64	; 0x40
 80030d0:	d1e7      	bne.n	80030a2 <HAL_UART_RxCpltCallback+0x79a>
 80030d2:	ab78      	add	r3, sp, #480	; 0x1e0
 80030d4:	a888      	add	r0, sp, #544	; 0x220
 80030d6:	aa66      	add	r2, sp, #408	; 0x198
                p2[0] = p1[3];
 80030d8:	f893 102b 	ldrb.w	r1, [r3, #43]	; 0x2b
 80030dc:	7011      	strb	r1, [r2, #0]
                p2[1] = p1[2];
 80030de:	f893 102a 	ldrb.w	r1, [r3, #42]	; 0x2a
 80030e2:	7051      	strb	r1, [r2, #1]
                p2[2] = p1[1];
 80030e4:	f893 1029 	ldrb.w	r1, [r3, #41]	; 0x29
 80030e8:	7091      	strb	r1, [r2, #2]
                p2[3] = p1[0];
 80030ea:	f893 1028 	ldrb.w	r1, [r3, #40]	; 0x28
 80030ee:	70d1      	strb	r1, [r2, #3]
 80030f0:	3304      	adds	r3, #4
 80030f2:	3204      	adds	r2, #4
	    for (i = 0; i < 16; i++){
 80030f4:	4283      	cmp	r3, r0
 80030f6:	d1ef      	bne.n	80030d8 <HAL_UART_RxCpltCallback+0x7d0>
    AA = A;
 80030f8:	9b7a      	ldr	r3, [sp, #488]	; 0x1e8
 80030fa:	934a      	str	r3, [sp, #296]	; 0x128
    BB = B;
 80030fc:	9b7b      	ldr	r3, [sp, #492]	; 0x1ec
 80030fe:	934c      	str	r3, [sp, #304]	; 0x130
    CC = C;
 8003100:	9b7c      	ldr	r3, [sp, #496]	; 0x1f0
 8003102:	934d      	str	r3, [sp, #308]	; 0x134
    DD = D;
 8003104:	9b7d      	ldr	r3, [sp, #500]	; 0x1f4
 8003106:	934e      	str	r3, [sp, #312]	; 0x138
    EE = E;
 8003108:	9b7e      	ldr	r3, [sp, #504]	; 0x1f8
 800310a:	934f      	str	r3, [sp, #316]	; 0x13c
    FF = F;
 800310c:	9b7f      	ldr	r3, [sp, #508]	; 0x1fc
 800310e:	9350      	str	r3, [sp, #320]	; 0x140
    GG = G;
 8003110:	9b80      	ldr	r3, [sp, #512]	; 0x200
 8003112:	9351      	str	r3, [sp, #324]	; 0x144
    HH = H;
 8003114:	9b81      	ldr	r3, [sp, #516]	; 0x204
 8003116:	9352      	str	r3, [sp, #328]	; 0x148
 8003118:	ab65      	add	r3, sp, #404	; 0x194
 800311a:	aa91      	add	r2, sp, #580	; 0x244
 800311c:	9853      	ldr	r0, [sp, #332]	; 0x14c
	data[i] = in[i];
 800311e:	f853 1f04 	ldr.w	r1, [r3, #4]!
 8003122:	f842 1f04 	str.w	r1, [r2, #4]!
    for (i = 0; i < 16; ++i)
 8003126:	4283      	cmp	r3, r0
 8003128:	d1f9      	bne.n	800311e <HAL_UART_RxCpltCallback+0x816>
 800312a:	ac92      	add	r4, sp, #584	; 0x248
 800312c:	adc2      	add	r5, sp, #776	; 0x308
 800312e:	4620      	mov	r0, r4
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 8003130:	6ba2      	ldr	r2, [r4, #56]	; 0x38
	    sigma0(data[i-15]) + data[i - 16];
 8003132:	f854 1f04 	ldr.w	r1, [r4, #4]!
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 8003136:	ea4f 43f2 	mov.w	r3, r2, ror #19
 800313a:	ea83 4372 	eor.w	r3, r3, r2, ror #17
 800313e:	ea83 2392 	eor.w	r3, r3, r2, lsr #10
	    sigma0(data[i-15]) + data[i - 16];
 8003142:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8003144:	6800      	ldr	r0, [r0, #0]
 8003146:	4402      	add	r2, r0
 8003148:	4413      	add	r3, r2
 800314a:	ea4f 42b1 	mov.w	r2, r1, ror #18
 800314e:	ea82 12f1 	eor.w	r2, r2, r1, ror #7
 8003152:	ea82 02d1 	eor.w	r2, r2, r1, lsr #3
 8003156:	4413      	add	r3, r2
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 8003158:	63e3      	str	r3, [r4, #60]	; 0x3c
    for (i = 16; i < 64; ++i)
 800315a:	42ac      	cmp	r4, r5
 800315c:	d1e7      	bne.n	800312e <HAL_UART_RxCpltCallback+0x826>
    DD = D;
 800315e:	f8dd e138 	ldr.w	lr, [sp, #312]	; 0x138
    CC = C;
 8003162:	9d4d      	ldr	r5, [sp, #308]	; 0x134
    BB = B;
 8003164:	9e4c      	ldr	r6, [sp, #304]	; 0x130
    AA = A;
 8003166:	984a      	ldr	r0, [sp, #296]	; 0x128
    GG = G;
 8003168:	9f51      	ldr	r7, [sp, #324]	; 0x144
    FF = F;
 800316a:	f8dd c140 	ldr.w	ip, [sp, #320]	; 0x140
    HH = H;
 800316e:	9a52      	ldr	r2, [sp, #328]	; 0x148
    EE = E;
 8003170:	994f      	ldr	r1, [sp, #316]	; 0x13c
    for (i = 0; i < 64; i++) {
 8003172:	2400      	movs	r4, #0
	T1 = HH + Sigma1(EE) + Ch(EE, FF, GG) + mavlink_sha256_constant_256[i] + data[i];
 8003174:	f50d 7912 	add.w	r9, sp, #584	; 0x248
 8003178:	9247      	str	r2, [sp, #284]	; 0x11c
 800317a:	e74d      	b.n	8003018 <HAL_UART_RxCpltCallback+0x710>
    uint32_t old_sz = m->sz[0];
 800317c:	9d78      	ldr	r5, [sp, #480]	; 0x1e0
    m->sz[0] += len * 8;
 800317e:	f105 0338 	add.w	r3, r5, #56	; 0x38
 8003182:	9378      	str	r3, [sp, #480]	; 0x1e0
    if (m->sz[0] < old_sz)
 8003184:	429d      	cmp	r5, r3
 8003186:	d902      	bls.n	800318e <HAL_UART_RxCpltCallback+0x886>
	++m->sz[1];
 8003188:	9b79      	ldr	r3, [sp, #484]	; 0x1e4
 800318a:	3301      	adds	r3, #1
 800318c:	9379      	str	r3, [sp, #484]	; 0x1e4
    offset = (old_sz / 8) % 64;
 800318e:	f3c5 05c5 	ubfx	r5, r5, #3, #6
    const unsigned char *p = (const unsigned char *)v;
 8003192:	4b05      	ldr	r3, [pc, #20]	; (80031a8 <HAL_UART_RxCpltCallback+0x8a0>)
 8003194:	934a      	str	r3, [sp, #296]	; 0x128
    offset = (old_sz / 8) % 64;
 8003196:	2307      	movs	r3, #7
 8003198:	9348      	str	r3, [sp, #288]	; 0x120
 800319a:	ab75      	add	r3, sp, #468	; 0x1d4
 800319c:	9355      	str	r3, [sp, #340]	; 0x154
	T1 = HH + Sigma1(EE) + Ch(EE, FF, GG) + mavlink_sha256_constant_256[i] + data[i];
 800319e:	f8df 800c 	ldr.w	r8, [pc, #12]	; 80031ac <HAL_UART_RxCpltCallback+0x8a4>
 80031a2:	e053      	b.n	800324c <HAL_UART_RxCpltCallback+0x944>
 80031a4:	2001673c 	.word	0x2001673c
 80031a8:	2001673e 	.word	0x2001673e
 80031ac:	08008764 	.word	0x08008764
    for (i = 0; i < 64; i++) {
 80031b0:	4635      	mov	r5, r6
 80031b2:	4606      	mov	r6, r0
	AA = T1 + T2;
 80031b4:	4618      	mov	r0, r3
    for (i = 0; i < 64; i++) {
 80031b6:	4667      	mov	r7, ip
 80031b8:	468c      	mov	ip, r1
	EE = DD + T1;
 80031ba:	4659      	mov	r1, fp
	T1 = HH + Sigma1(EE) + Ch(EE, FF, GG) + mavlink_sha256_constant_256[i] + data[i];
 80031bc:	ea4f 23f1 	mov.w	r3, r1, ror #11
 80031c0:	ea83 13b1 	eor.w	r3, r3, r1, ror #6
 80031c4:	ea83 6371 	eor.w	r3, r3, r1, ror #25
 80031c8:	ea27 0a01 	bic.w	sl, r7, r1
 80031cc:	ea01 0b0c 	and.w	fp, r1, ip
 80031d0:	ea8a 0a0b 	eor.w	sl, sl, fp
 80031d4:	4453      	add	r3, sl
 80031d6:	f859 2024 	ldr.w	r2, [r9, r4, lsl #2]
 80031da:	4413      	add	r3, r2
 80031dc:	f858 2024 	ldr.w	r2, [r8, r4, lsl #2]
 80031e0:	4413      	add	r3, r2
 80031e2:	9a47      	ldr	r2, [sp, #284]	; 0x11c
 80031e4:	4413      	add	r3, r2
	T2 = Sigma0(AA) + Maj(AA,BB,CC);
 80031e6:	ea4f 3270 	mov.w	r2, r0, ror #13
 80031ea:	ea82 02b0 	eor.w	r2, r2, r0, ror #2
 80031ee:	ea82 52b0 	eor.w	r2, r2, r0, ror #22
 80031f2:	ea86 0a05 	eor.w	sl, r6, r5
 80031f6:	ea0a 0a00 	and.w	sl, sl, r0
 80031fa:	ea06 0b05 	and.w	fp, r6, r5
 80031fe:	ea8a 0a0b 	eor.w	sl, sl, fp
 8003202:	4452      	add	r2, sl
	EE = DD + T1;
 8003204:	eb03 0b0e 	add.w	fp, r3, lr
	AA = T1 + T2;
 8003208:	4413      	add	r3, r2
    for (i = 0; i < 64; i++) {
 800320a:	3401      	adds	r4, #1
 800320c:	9747      	str	r7, [sp, #284]	; 0x11c
 800320e:	46ae      	mov	lr, r5
 8003210:	2c40      	cmp	r4, #64	; 0x40
 8003212:	d1cd      	bne.n	80031b0 <HAL_UART_RxCpltCallback+0x8a8>
    A += AA;
 8003214:	9a4c      	ldr	r2, [sp, #304]	; 0x130
 8003216:	441a      	add	r2, r3
 8003218:	927a      	str	r2, [sp, #488]	; 0x1e8
    B += BB;
 800321a:	9b4d      	ldr	r3, [sp, #308]	; 0x134
 800321c:	4403      	add	r3, r0
 800321e:	937b      	str	r3, [sp, #492]	; 0x1ec
    C += CC;
 8003220:	9b4e      	ldr	r3, [sp, #312]	; 0x138
 8003222:	4433      	add	r3, r6
 8003224:	937c      	str	r3, [sp, #496]	; 0x1f0
    D += DD;
 8003226:	9b4f      	ldr	r3, [sp, #316]	; 0x13c
 8003228:	442b      	add	r3, r5
 800322a:	937d      	str	r3, [sp, #500]	; 0x1f4
    E += EE;
 800322c:	9b50      	ldr	r3, [sp, #320]	; 0x140
 800322e:	445b      	add	r3, fp
 8003230:	937e      	str	r3, [sp, #504]	; 0x1f8
    F += FF;
 8003232:	9b51      	ldr	r3, [sp, #324]	; 0x144
 8003234:	440b      	add	r3, r1
 8003236:	937f      	str	r3, [sp, #508]	; 0x1fc
    G += GG;
 8003238:	9b52      	ldr	r3, [sp, #328]	; 0x148
 800323a:	4463      	add	r3, ip
 800323c:	9380      	str	r3, [sp, #512]	; 0x200
    H += HH;
 800323e:	9b53      	ldr	r3, [sp, #332]	; 0x14c
 8003240:	443b      	add	r3, r7
 8003242:	9381      	str	r3, [sp, #516]	; 0x204
	    offset = 0;
 8003244:	9d49      	ldr	r5, [sp, #292]	; 0x124
    while(len > 0){
 8003246:	9b48      	ldr	r3, [sp, #288]	; 0x120
 8003248:	2b00      	cmp	r3, #0
 800324a:	d069      	beq.n	8003320 <HAL_UART_RxCpltCallback+0xa18>
	uint32_t l = 64 - offset;
 800324c:	f1c5 0440 	rsb	r4, r5, #64	; 0x40
 8003250:	9e48      	ldr	r6, [sp, #288]	; 0x120
 8003252:	42b4      	cmp	r4, r6
 8003254:	bf28      	it	cs
 8003256:	4634      	movcs	r4, r6
	memcpy(m->u.save_bytes + offset, p, l);
 8003258:	4622      	mov	r2, r4
 800325a:	9f4a      	ldr	r7, [sp, #296]	; 0x128
 800325c:	4639      	mov	r1, r7
 800325e:	ab82      	add	r3, sp, #520	; 0x208
 8003260:	1958      	adds	r0, r3, r5
 8003262:	f004 f9b0 	bl	80075c6 <memcpy>
	offset += l;
 8003266:	4425      	add	r5, r4
	p += l;
 8003268:	463b      	mov	r3, r7
 800326a:	4423      	add	r3, r4
 800326c:	934a      	str	r3, [sp, #296]	; 0x128
	len -= l;
 800326e:	1b33      	subs	r3, r6, r4
 8003270:	9348      	str	r3, [sp, #288]	; 0x120
	if(offset == 64){
 8003272:	2d40      	cmp	r5, #64	; 0x40
 8003274:	d1e7      	bne.n	8003246 <HAL_UART_RxCpltCallback+0x93e>
 8003276:	ab78      	add	r3, sp, #480	; 0x1e0
 8003278:	a888      	add	r0, sp, #544	; 0x220
 800327a:	aa66      	add	r2, sp, #408	; 0x198
                p2[0] = p1[3];
 800327c:	f893 102b 	ldrb.w	r1, [r3, #43]	; 0x2b
 8003280:	7011      	strb	r1, [r2, #0]
                p2[1] = p1[2];
 8003282:	f893 102a 	ldrb.w	r1, [r3, #42]	; 0x2a
 8003286:	7051      	strb	r1, [r2, #1]
                p2[2] = p1[1];
 8003288:	f893 1029 	ldrb.w	r1, [r3, #41]	; 0x29
 800328c:	7091      	strb	r1, [r2, #2]
                p2[3] = p1[0];
 800328e:	f893 1028 	ldrb.w	r1, [r3, #40]	; 0x28
 8003292:	70d1      	strb	r1, [r2, #3]
 8003294:	3304      	adds	r3, #4
 8003296:	3204      	adds	r2, #4
	    for (i = 0; i < 16; i++){
 8003298:	4298      	cmp	r0, r3
 800329a:	d1ef      	bne.n	800327c <HAL_UART_RxCpltCallback+0x974>
    AA = A;
 800329c:	9b7a      	ldr	r3, [sp, #488]	; 0x1e8
 800329e:	934c      	str	r3, [sp, #304]	; 0x130
    BB = B;
 80032a0:	9b7b      	ldr	r3, [sp, #492]	; 0x1ec
 80032a2:	934d      	str	r3, [sp, #308]	; 0x134
    CC = C;
 80032a4:	9b7c      	ldr	r3, [sp, #496]	; 0x1f0
 80032a6:	934e      	str	r3, [sp, #312]	; 0x138
    DD = D;
 80032a8:	9b7d      	ldr	r3, [sp, #500]	; 0x1f4
 80032aa:	934f      	str	r3, [sp, #316]	; 0x13c
    EE = E;
 80032ac:	9b7e      	ldr	r3, [sp, #504]	; 0x1f8
 80032ae:	9350      	str	r3, [sp, #320]	; 0x140
    FF = F;
 80032b0:	9b7f      	ldr	r3, [sp, #508]	; 0x1fc
 80032b2:	9351      	str	r3, [sp, #324]	; 0x144
    GG = G;
 80032b4:	9b80      	ldr	r3, [sp, #512]	; 0x200
 80032b6:	9352      	str	r3, [sp, #328]	; 0x148
    HH = H;
 80032b8:	9b81      	ldr	r3, [sp, #516]	; 0x204
 80032ba:	9353      	str	r3, [sp, #332]	; 0x14c
 80032bc:	ab65      	add	r3, sp, #404	; 0x194
 80032be:	aa91      	add	r2, sp, #580	; 0x244
 80032c0:	9855      	ldr	r0, [sp, #340]	; 0x154
	data[i] = in[i];
 80032c2:	f853 1f04 	ldr.w	r1, [r3, #4]!
 80032c6:	f842 1f04 	str.w	r1, [r2, #4]!
    for (i = 0; i < 16; ++i)
 80032ca:	4283      	cmp	r3, r0
 80032cc:	d1f9      	bne.n	80032c2 <HAL_UART_RxCpltCallback+0x9ba>
 80032ce:	ac92      	add	r4, sp, #584	; 0x248
 80032d0:	adc2      	add	r5, sp, #776	; 0x308
 80032d2:	4620      	mov	r0, r4
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 80032d4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
	    sigma0(data[i-15]) + data[i - 16];
 80032d6:	f854 1f04 	ldr.w	r1, [r4, #4]!
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 80032da:	ea4f 43f2 	mov.w	r3, r2, ror #19
 80032de:	ea83 4372 	eor.w	r3, r3, r2, ror #17
 80032e2:	ea83 2392 	eor.w	r3, r3, r2, lsr #10
	    sigma0(data[i-15]) + data[i - 16];
 80032e6:	6a42      	ldr	r2, [r0, #36]	; 0x24
 80032e8:	6800      	ldr	r0, [r0, #0]
 80032ea:	4402      	add	r2, r0
 80032ec:	4413      	add	r3, r2
 80032ee:	ea4f 42b1 	mov.w	r2, r1, ror #18
 80032f2:	ea82 12f1 	eor.w	r2, r2, r1, ror #7
 80032f6:	ea82 02d1 	eor.w	r2, r2, r1, lsr #3
 80032fa:	4413      	add	r3, r2
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 80032fc:	63e3      	str	r3, [r4, #60]	; 0x3c
    for (i = 16; i < 64; ++i)
 80032fe:	42ac      	cmp	r4, r5
 8003300:	d1e7      	bne.n	80032d2 <HAL_UART_RxCpltCallback+0x9ca>
    DD = D;
 8003302:	f8dd e13c 	ldr.w	lr, [sp, #316]	; 0x13c
    CC = C;
 8003306:	9d4e      	ldr	r5, [sp, #312]	; 0x138
    BB = B;
 8003308:	9e4d      	ldr	r6, [sp, #308]	; 0x134
    AA = A;
 800330a:	984c      	ldr	r0, [sp, #304]	; 0x130
    GG = G;
 800330c:	9f52      	ldr	r7, [sp, #328]	; 0x148
    FF = F;
 800330e:	f8dd c144 	ldr.w	ip, [sp, #324]	; 0x144
    HH = H;
 8003312:	9a53      	ldr	r2, [sp, #332]	; 0x14c
    EE = E;
 8003314:	9950      	ldr	r1, [sp, #320]	; 0x140
    for (i = 0; i < 64; i++) {
 8003316:	2400      	movs	r4, #0
	T1 = HH + Sigma1(EE) + Ch(EE, FF, GG) + mavlink_sha256_constant_256[i] + data[i];
 8003318:	f50d 7912 	add.w	r9, sp, #584	; 0x248
 800331c:	9247      	str	r2, [sp, #284]	; 0x11c
 800331e:	e74d      	b.n	80031bc <HAL_UART_RxCpltCallback+0x8b4>
    unsigned offset = (m->sz[0] / 8) % 64;
 8003320:	9c78      	ldr	r4, [sp, #480]	; 0x1e0
 8003322:	f3c4 05c5 	ubfx	r5, r4, #3, #6
    unsigned int dstart = (120 - offset - 1) % 64 + 1;
 8003326:	f1c5 0677 	rsb	r6, r5, #119	; 0x77
 800332a:	f006 063f 	and.w	r6, r6, #63	; 0x3f
    *zeros = 0x80;
 800332e:	2380      	movs	r3, #128	; 0x80
 8003330:	f88d 3198 	strb.w	r3, [sp, #408]	; 0x198
    memset (zeros + 1, 0, sizeof(zeros) - 1);
 8003334:	2247      	movs	r2, #71	; 0x47
 8003336:	2100      	movs	r1, #0
 8003338:	f20d 1099 	addw	r0, sp, #409	; 0x199
 800333c:	f004 f94e 	bl	80075dc <memset>
    zeros[dstart+7] = (m->sz[0] >> 0) & 0xff;
 8003340:	ab66      	add	r3, sp, #408	; 0x198
 8003342:	4433      	add	r3, r6
 8003344:	721c      	strb	r4, [r3, #8]
    zeros[dstart+6] = (m->sz[0] >> 8) & 0xff;
 8003346:	0a22      	lsrs	r2, r4, #8
 8003348:	71da      	strb	r2, [r3, #7]
    zeros[dstart+5] = (m->sz[0] >> 16) & 0xff;
 800334a:	0c22      	lsrs	r2, r4, #16
 800334c:	719a      	strb	r2, [r3, #6]
    zeros[dstart+4] = (m->sz[0] >> 24) & 0xff;
 800334e:	0e22      	lsrs	r2, r4, #24
 8003350:	715a      	strb	r2, [r3, #5]
    zeros[dstart+3] = (m->sz[1] >> 0) & 0xff;
 8003352:	9a79      	ldr	r2, [sp, #484]	; 0x1e4
 8003354:	711a      	strb	r2, [r3, #4]
    zeros[dstart+2] = (m->sz[1] >> 8) & 0xff;
 8003356:	0a11      	lsrs	r1, r2, #8
 8003358:	70d9      	strb	r1, [r3, #3]
    zeros[dstart+1] = (m->sz[1] >> 16) & 0xff;
 800335a:	0c11      	lsrs	r1, r2, #16
 800335c:	7099      	strb	r1, [r3, #2]
    zeros[dstart+0] = (m->sz[1] >> 24) & 0xff;
 800335e:	0e11      	lsrs	r1, r2, #24
 8003360:	7059      	strb	r1, [r3, #1]
    mavlink_sha256_update(m, zeros, dstart + 8);
 8003362:	f106 0309 	add.w	r3, r6, #9
 8003366:	9349      	str	r3, [sp, #292]	; 0x124
    m->sz[0] += len * 8;
 8003368:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
 800336c:	9378      	str	r3, [sp, #480]	; 0x1e0
    if (m->sz[0] < old_sz)
 800336e:	429c      	cmp	r4, r3
 8003370:	d901      	bls.n	8003376 <HAL_UART_RxCpltCallback+0xa6e>
	++m->sz[1];
 8003372:	3201      	adds	r2, #1
 8003374:	9279      	str	r2, [sp, #484]	; 0x1e4
    while(len > 0){
 8003376:	9b49      	ldr	r3, [sp, #292]	; 0x124
 8003378:	2b00      	cmp	r3, #0
 800337a:	f000 80bf 	beq.w	80034fc <HAL_UART_RxCpltCallback+0xbf4>
 800337e:	ab66      	add	r3, sp, #408	; 0x198
 8003380:	934a      	str	r3, [sp, #296]	; 0x128
 8003382:	ab65      	add	r3, sp, #404	; 0x194
 8003384:	9355      	str	r3, [sp, #340]	; 0x154
	T1 = HH + Sigma1(EE) + Ch(EE, FF, GG) + mavlink_sha256_constant_256[i] + data[i];
 8003386:	f8df 8328 	ldr.w	r8, [pc, #808]	; 80036b0 <HAL_UART_RxCpltCallback+0xda8>
 800338a:	e04d      	b.n	8003428 <HAL_UART_RxCpltCallback+0xb20>
    for (i = 0; i < 64; i++) {
 800338c:	4635      	mov	r5, r6
 800338e:	4606      	mov	r6, r0
	AA = T1 + T2;
 8003390:	4618      	mov	r0, r3
    for (i = 0; i < 64; i++) {
 8003392:	4667      	mov	r7, ip
 8003394:	468c      	mov	ip, r1
	EE = DD + T1;
 8003396:	4659      	mov	r1, fp
	T1 = HH + Sigma1(EE) + Ch(EE, FF, GG) + mavlink_sha256_constant_256[i] + data[i];
 8003398:	ea4f 23f1 	mov.w	r3, r1, ror #11
 800339c:	ea83 13b1 	eor.w	r3, r3, r1, ror #6
 80033a0:	ea83 6371 	eor.w	r3, r3, r1, ror #25
 80033a4:	ea27 0a01 	bic.w	sl, r7, r1
 80033a8:	ea01 0b0c 	and.w	fp, r1, ip
 80033ac:	ea8a 0a0b 	eor.w	sl, sl, fp
 80033b0:	4453      	add	r3, sl
 80033b2:	f859 2024 	ldr.w	r2, [r9, r4, lsl #2]
 80033b6:	4413      	add	r3, r2
 80033b8:	f858 2024 	ldr.w	r2, [r8, r4, lsl #2]
 80033bc:	4413      	add	r3, r2
 80033be:	9a47      	ldr	r2, [sp, #284]	; 0x11c
 80033c0:	4413      	add	r3, r2
	T2 = Sigma0(AA) + Maj(AA,BB,CC);
 80033c2:	ea4f 3270 	mov.w	r2, r0, ror #13
 80033c6:	ea82 02b0 	eor.w	r2, r2, r0, ror #2
 80033ca:	ea82 52b0 	eor.w	r2, r2, r0, ror #22
 80033ce:	ea86 0a05 	eor.w	sl, r6, r5
 80033d2:	ea0a 0a00 	and.w	sl, sl, r0
 80033d6:	ea06 0b05 	and.w	fp, r6, r5
 80033da:	ea8a 0a0b 	eor.w	sl, sl, fp
 80033de:	4452      	add	r2, sl
	EE = DD + T1;
 80033e0:	eb03 0b0e 	add.w	fp, r3, lr
	AA = T1 + T2;
 80033e4:	4413      	add	r3, r2
    for (i = 0; i < 64; i++) {
 80033e6:	3401      	adds	r4, #1
 80033e8:	9747      	str	r7, [sp, #284]	; 0x11c
 80033ea:	46ae      	mov	lr, r5
 80033ec:	2c40      	cmp	r4, #64	; 0x40
 80033ee:	d1cd      	bne.n	800338c <HAL_UART_RxCpltCallback+0xa84>
    A += AA;
 80033f0:	9a4c      	ldr	r2, [sp, #304]	; 0x130
 80033f2:	441a      	add	r2, r3
 80033f4:	927a      	str	r2, [sp, #488]	; 0x1e8
    B += BB;
 80033f6:	9b4d      	ldr	r3, [sp, #308]	; 0x134
 80033f8:	4403      	add	r3, r0
 80033fa:	937b      	str	r3, [sp, #492]	; 0x1ec
    C += CC;
 80033fc:	9b4e      	ldr	r3, [sp, #312]	; 0x138
 80033fe:	4433      	add	r3, r6
 8003400:	937c      	str	r3, [sp, #496]	; 0x1f0
    D += DD;
 8003402:	9b4f      	ldr	r3, [sp, #316]	; 0x13c
 8003404:	442b      	add	r3, r5
 8003406:	937d      	str	r3, [sp, #500]	; 0x1f4
    E += EE;
 8003408:	9b50      	ldr	r3, [sp, #320]	; 0x140
 800340a:	445b      	add	r3, fp
 800340c:	937e      	str	r3, [sp, #504]	; 0x1f8
    F += FF;
 800340e:	9b51      	ldr	r3, [sp, #324]	; 0x144
 8003410:	440b      	add	r3, r1
 8003412:	937f      	str	r3, [sp, #508]	; 0x1fc
    G += GG;
 8003414:	9b52      	ldr	r3, [sp, #328]	; 0x148
 8003416:	4463      	add	r3, ip
 8003418:	9380      	str	r3, [sp, #512]	; 0x200
    H += HH;
 800341a:	9b53      	ldr	r3, [sp, #332]	; 0x14c
 800341c:	443b      	add	r3, r7
 800341e:	9381      	str	r3, [sp, #516]	; 0x204
	    offset = 0;
 8003420:	9d48      	ldr	r5, [sp, #288]	; 0x120
    while(len > 0){
 8003422:	9b49      	ldr	r3, [sp, #292]	; 0x124
 8003424:	2b00      	cmp	r3, #0
 8003426:	d069      	beq.n	80034fc <HAL_UART_RxCpltCallback+0xbf4>
	uint32_t l = 64 - offset;
 8003428:	f1c5 0440 	rsb	r4, r5, #64	; 0x40
 800342c:	9e49      	ldr	r6, [sp, #292]	; 0x124
 800342e:	42b4      	cmp	r4, r6
 8003430:	bf28      	it	cs
 8003432:	4634      	movcs	r4, r6
	memcpy(m->u.save_bytes + offset, p, l);
 8003434:	4622      	mov	r2, r4
 8003436:	9f4a      	ldr	r7, [sp, #296]	; 0x128
 8003438:	4639      	mov	r1, r7
 800343a:	ab82      	add	r3, sp, #520	; 0x208
 800343c:	1958      	adds	r0, r3, r5
 800343e:	f004 f8c2 	bl	80075c6 <memcpy>
	offset += l;
 8003442:	4425      	add	r5, r4
	p += l;
 8003444:	463b      	mov	r3, r7
 8003446:	4423      	add	r3, r4
 8003448:	934a      	str	r3, [sp, #296]	; 0x128
	len -= l;
 800344a:	1b33      	subs	r3, r6, r4
 800344c:	9349      	str	r3, [sp, #292]	; 0x124
	if(offset == 64){
 800344e:	2d40      	cmp	r5, #64	; 0x40
 8003450:	d1e7      	bne.n	8003422 <HAL_UART_RxCpltCallback+0xb1a>
 8003452:	ab78      	add	r3, sp, #480	; 0x1e0
 8003454:	a888      	add	r0, sp, #544	; 0x220
 8003456:	aa56      	add	r2, sp, #344	; 0x158
                p2[0] = p1[3];
 8003458:	f893 102b 	ldrb.w	r1, [r3, #43]	; 0x2b
 800345c:	7011      	strb	r1, [r2, #0]
                p2[1] = p1[2];
 800345e:	f893 102a 	ldrb.w	r1, [r3, #42]	; 0x2a
 8003462:	7051      	strb	r1, [r2, #1]
                p2[2] = p1[1];
 8003464:	f893 1029 	ldrb.w	r1, [r3, #41]	; 0x29
 8003468:	7091      	strb	r1, [r2, #2]
                p2[3] = p1[0];
 800346a:	f893 1028 	ldrb.w	r1, [r3, #40]	; 0x28
 800346e:	70d1      	strb	r1, [r2, #3]
 8003470:	3304      	adds	r3, #4
 8003472:	3204      	adds	r2, #4
	    for (i = 0; i < 16; i++){
 8003474:	4298      	cmp	r0, r3
 8003476:	d1ef      	bne.n	8003458 <HAL_UART_RxCpltCallback+0xb50>
    AA = A;
 8003478:	9b7a      	ldr	r3, [sp, #488]	; 0x1e8
 800347a:	934c      	str	r3, [sp, #304]	; 0x130
    BB = B;
 800347c:	9b7b      	ldr	r3, [sp, #492]	; 0x1ec
 800347e:	934d      	str	r3, [sp, #308]	; 0x134
    CC = C;
 8003480:	9b7c      	ldr	r3, [sp, #496]	; 0x1f0
 8003482:	934e      	str	r3, [sp, #312]	; 0x138
    DD = D;
 8003484:	9b7d      	ldr	r3, [sp, #500]	; 0x1f4
 8003486:	934f      	str	r3, [sp, #316]	; 0x13c
    EE = E;
 8003488:	9b7e      	ldr	r3, [sp, #504]	; 0x1f8
 800348a:	9350      	str	r3, [sp, #320]	; 0x140
    FF = F;
 800348c:	9b7f      	ldr	r3, [sp, #508]	; 0x1fc
 800348e:	9351      	str	r3, [sp, #324]	; 0x144
    GG = G;
 8003490:	9b80      	ldr	r3, [sp, #512]	; 0x200
 8003492:	9352      	str	r3, [sp, #328]	; 0x148
    HH = H;
 8003494:	9b81      	ldr	r3, [sp, #516]	; 0x204
 8003496:	9353      	str	r3, [sp, #332]	; 0x14c
 8003498:	ab55      	add	r3, sp, #340	; 0x154
 800349a:	aa91      	add	r2, sp, #580	; 0x244
 800349c:	9855      	ldr	r0, [sp, #340]	; 0x154
	data[i] = in[i];
 800349e:	f853 1f04 	ldr.w	r1, [r3, #4]!
 80034a2:	f842 1f04 	str.w	r1, [r2, #4]!
    for (i = 0; i < 16; ++i)
 80034a6:	4283      	cmp	r3, r0
 80034a8:	d1f9      	bne.n	800349e <HAL_UART_RxCpltCallback+0xb96>
 80034aa:	ac92      	add	r4, sp, #584	; 0x248
 80034ac:	adc2      	add	r5, sp, #776	; 0x308
 80034ae:	4620      	mov	r0, r4
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 80034b0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
	    sigma0(data[i-15]) + data[i - 16];
 80034b2:	f854 1f04 	ldr.w	r1, [r4, #4]!
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 80034b6:	ea4f 43f2 	mov.w	r3, r2, ror #19
 80034ba:	ea83 4372 	eor.w	r3, r3, r2, ror #17
 80034be:	ea83 2392 	eor.w	r3, r3, r2, lsr #10
	    sigma0(data[i-15]) + data[i - 16];
 80034c2:	6a42      	ldr	r2, [r0, #36]	; 0x24
 80034c4:	6800      	ldr	r0, [r0, #0]
 80034c6:	4402      	add	r2, r0
 80034c8:	4413      	add	r3, r2
 80034ca:	ea4f 42b1 	mov.w	r2, r1, ror #18
 80034ce:	ea82 12f1 	eor.w	r2, r2, r1, ror #7
 80034d2:	ea82 02d1 	eor.w	r2, r2, r1, lsr #3
 80034d6:	4413      	add	r3, r2
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 80034d8:	63e3      	str	r3, [r4, #60]	; 0x3c
    for (i = 16; i < 64; ++i)
 80034da:	42ac      	cmp	r4, r5
 80034dc:	d1e7      	bne.n	80034ae <HAL_UART_RxCpltCallback+0xba6>
    DD = D;
 80034de:	f8dd e13c 	ldr.w	lr, [sp, #316]	; 0x13c
    CC = C;
 80034e2:	9d4e      	ldr	r5, [sp, #312]	; 0x138
    BB = B;
 80034e4:	9e4d      	ldr	r6, [sp, #308]	; 0x134
    AA = A;
 80034e6:	984c      	ldr	r0, [sp, #304]	; 0x130
    GG = G;
 80034e8:	9f52      	ldr	r7, [sp, #328]	; 0x148
    FF = F;
 80034ea:	f8dd c144 	ldr.w	ip, [sp, #324]	; 0x144
    HH = H;
 80034ee:	9a53      	ldr	r2, [sp, #332]	; 0x14c
    EE = E;
 80034f0:	9950      	ldr	r1, [sp, #320]	; 0x140
    for (i = 0; i < 64; i++) {
 80034f2:	2400      	movs	r4, #0
	T1 = HH + Sigma1(EE) + Ch(EE, FF, GG) + mavlink_sha256_constant_256[i] + data[i];
 80034f4:	f50d 7912 	add.w	r9, sp, #584	; 0x248
 80034f8:	9247      	str	r2, [sp, #284]	; 0x11c
 80034fa:	e74d      	b.n	8003398 <HAL_UART_RxCpltCallback+0xa90>
    result[0] = p[3];
 80034fc:	f89d 31eb 	ldrb.w	r3, [sp, #491]	; 0x1eb
 8003500:	f88d 3158 	strb.w	r3, [sp, #344]	; 0x158
    result[1] = p[2];
 8003504:	f89d 31ea 	ldrb.w	r3, [sp, #490]	; 0x1ea
 8003508:	f88d 3159 	strb.w	r3, [sp, #345]	; 0x159
    result[2] = p[1];
 800350c:	f89d 31e9 	ldrb.w	r3, [sp, #489]	; 0x1e9
 8003510:	f88d 315a 	strb.w	r3, [sp, #346]	; 0x15a
    result[3] = p[0];
 8003514:	f89d 31e8 	ldrb.w	r3, [sp, #488]	; 0x1e8
 8003518:	f88d 315b 	strb.w	r3, [sp, #347]	; 0x15b
    result[4] = p[7];
 800351c:	f89d 31ef 	ldrb.w	r3, [sp, #495]	; 0x1ef
 8003520:	f88d 315c 	strb.w	r3, [sp, #348]	; 0x15c
    result[5] = p[6];
 8003524:	f89d 31ee 	ldrb.w	r3, [sp, #494]	; 0x1ee
 8003528:	f88d 315d 	strb.w	r3, [sp, #349]	; 0x15d
	if (memcmp(signature, incoming_signature, 6) != 0) {
 800352c:	2206      	movs	r2, #6
 800352e:	495b      	ldr	r1, [pc, #364]	; (800369c <HAL_UART_RxCpltCallback+0xd94>)
 8003530:	a856      	add	r0, sp, #344	; 0x158
 8003532:	f004 f839 	bl	80075a8 <memcmp>
 8003536:	b1d0      	cbz	r0, 800356e <HAL_UART_RxCpltCallback+0xc66>
			   	(status->signing->accept_unsigned_callback &&
 8003538:	9b4b      	ldr	r3, [sp, #300]	; 0x12c
 800353a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
			if (!sig_ok &&
 800353c:	2b00      	cmp	r3, #0
 800353e:	f000 80a9 	beq.w	8003694 <HAL_UART_RxCpltCallback+0xd8c>
			   	 status->signing->accept_unsigned_callback(status, rxmsg->msgid))) {
 8003542:	4a57      	ldr	r2, [pc, #348]	; (80036a0 <HAL_UART_RxCpltCallback+0xd98>)
 8003544:	6891      	ldr	r1, [r2, #8]
 8003546:	0a09      	lsrs	r1, r1, #8
 8003548:	4856      	ldr	r0, [pc, #344]	; (80036a4 <HAL_UART_RxCpltCallback+0xd9c>)
 800354a:	4798      	blx	r3
			   	(status->signing->accept_unsigned_callback &&
 800354c:	2800      	cmp	r0, #0
 800354e:	f000 80a1 	beq.w	8003694 <HAL_UART_RxCpltCallback+0xd8c>
				status->msg_received = MAVLINK_FRAMING_OK;
 8003552:	4b54      	ldr	r3, [pc, #336]	; (80036a4 <HAL_UART_RxCpltCallback+0xd9c>)
 8003554:	2201      	movs	r2, #1
 8003556:	701a      	strb	r2, [r3, #0]
			status->parse_state = MAVLINK_PARSE_STATE_IDLE;
 8003558:	4b52      	ldr	r3, [pc, #328]	; (80036a4 <HAL_UART_RxCpltCallback+0xd9c>)
 800355a:	2201      	movs	r2, #1
 800355c:	70da      	strb	r2, [r3, #3]
				memcpy(r_message, rxmsg, sizeof(mavlink_message_t));
 800355e:	f240 1223 	movw	r2, #291	; 0x123
 8003562:	494f      	ldr	r1, [pc, #316]	; (80036a0 <HAL_UART_RxCpltCallback+0xd98>)
 8003564:	a8d3      	add	r0, sp, #844	; 0x34c
 8003566:	f004 f82e 	bl	80075c6 <memcpy>
 800356a:	f7ff bbf4 	b.w	8002d56 <HAL_UART_RxCpltCallback+0x44e>
	uint8_t link_id = psig[0];
 800356e:	4b4c      	ldr	r3, [pc, #304]	; (80036a0 <HAL_UART_RxCpltCallback+0xd98>)
 8003570:	f893 6116 	ldrb.w	r6, [r3, #278]	; 0x116
	tstamp.t64 = 0;
 8003574:	aa66      	add	r2, sp, #408	; 0x198
 8003576:	2000      	movs	r0, #0
 8003578:	2100      	movs	r1, #0
 800357a:	e9c2 0100 	strd	r0, r1, [r2]
	memcpy(tstamp.t8, psig+1, 6);
 800357e:	f8d3 0117 	ldr.w	r0, [r3, #279]	; 0x117
 8003582:	f203 1317 	addw	r3, r3, #279	; 0x117
 8003586:	9066      	str	r0, [sp, #408]	; 0x198
 8003588:	889b      	ldrh	r3, [r3, #4]
 800358a:	f8ad 319c 	strh.w	r3, [sp, #412]	; 0x19c
	if (signing_streams == NULL) {
 800358e:	9a54      	ldr	r2, [sp, #336]	; 0x150
 8003590:	2a00      	cmp	r2, #0
 8003592:	d0d1      	beq.n	8003538 <HAL_UART_RxCpltCallback+0xc30>
	for (i=0; i<signing_streams->num_signing_streams; i++) {
 8003594:	8810      	ldrh	r0, [r2, #0]
 8003596:	2800      	cmp	r0, #0
 8003598:	d065      	beq.n	8003666 <HAL_UART_RxCpltCallback+0xd5e>
		if (msg->sysid == signing_streams->stream[i].sysid &&
 800359a:	4b41      	ldr	r3, [pc, #260]	; (80036a0 <HAL_UART_RxCpltCallback+0xd98>)
 800359c:	79dc      	ldrb	r4, [r3, #7]
		    msg->compid == signing_streams->stream[i].compid &&
 800359e:	7a1f      	ldrb	r7, [r3, #8]
 80035a0:	1c93      	adds	r3, r2, #2
	for (i=0; i<signing_streams->num_signing_streams; i++) {
 80035a2:	2100      	movs	r1, #0
 80035a4:	e004      	b.n	80035b0 <HAL_UART_RxCpltCallback+0xca8>
 80035a6:	3101      	adds	r1, #1
 80035a8:	b289      	uxth	r1, r1
 80035aa:	3309      	adds	r3, #9
 80035ac:	4288      	cmp	r0, r1
 80035ae:	d03a      	beq.n	8003626 <HAL_UART_RxCpltCallback+0xd1e>
		if (msg->sysid == signing_streams->stream[i].sysid &&
 80035b0:	785a      	ldrb	r2, [r3, #1]
 80035b2:	42a2      	cmp	r2, r4
 80035b4:	d1f7      	bne.n	80035a6 <HAL_UART_RxCpltCallback+0xc9e>
 80035b6:	789a      	ldrb	r2, [r3, #2]
 80035b8:	42ba      	cmp	r2, r7
 80035ba:	d1f4      	bne.n	80035a6 <HAL_UART_RxCpltCallback+0xc9e>
		    msg->compid == signing_streams->stream[i].compid &&
 80035bc:	781a      	ldrb	r2, [r3, #0]
 80035be:	42b2      	cmp	r2, r6
 80035c0:	d1f1      	bne.n	80035a6 <HAL_UART_RxCpltCallback+0xc9e>
	if (i == signing_streams->num_signing_streams) {
 80035c2:	4288      	cmp	r0, r1
 80035c4:	d030      	beq.n	8003628 <HAL_UART_RxCpltCallback+0xd20>
		last_tstamp.t64 = 0;
 80035c6:	aa92      	add	r2, sp, #584	; 0x248
 80035c8:	2400      	movs	r4, #0
 80035ca:	2500      	movs	r5, #0
 80035cc:	e9c2 4500 	strd	r4, r5, [r2]
		memcpy(last_tstamp.t8, signing_streams->stream[i].timestamp_bytes, 6);
 80035d0:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 80035d4:	3305      	adds	r3, #5
 80035d6:	9854      	ldr	r0, [sp, #336]	; 0x150
 80035d8:	4403      	add	r3, r0
 80035da:	6818      	ldr	r0, [r3, #0]
 80035dc:	9092      	str	r0, [sp, #584]	; 0x248
 80035de:	889b      	ldrh	r3, [r3, #4]
 80035e0:	f8ad 324c 	strh.w	r3, [sp, #588]	; 0x24c
		if (tstamp.t64 <= last_tstamp.t64) {
 80035e4:	ab66      	add	r3, sp, #408	; 0x198
 80035e6:	e9d3 4500 	ldrd	r4, r5, [r3]
 80035ea:	e9d2 2300 	ldrd	r2, r3, [r2]
 80035ee:	42ab      	cmp	r3, r5
 80035f0:	bf08      	it	eq
 80035f2:	42a2      	cmpeq	r2, r4
 80035f4:	d2a0      	bcs.n	8003538 <HAL_UART_RxCpltCallback+0xc30>
 80035f6:	4608      	mov	r0, r1
	memcpy(signing_streams->stream[i].timestamp_bytes, psig+1, 6);
 80035f8:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
 80035fc:	1d43      	adds	r3, r0, #5
 80035fe:	9c54      	ldr	r4, [sp, #336]	; 0x150
 8003600:	18e1      	adds	r1, r4, r3
 8003602:	4a29      	ldr	r2, [pc, #164]	; (80036a8 <HAL_UART_RxCpltCallback+0xda0>)
 8003604:	6810      	ldr	r0, [r2, #0]
 8003606:	50e0      	str	r0, [r4, r3]
 8003608:	8893      	ldrh	r3, [r2, #4]
 800360a:	808b      	strh	r3, [r1, #4]
	if (tstamp.t64 > signing->timestamp) {
 800360c:	ab66      	add	r3, sp, #408	; 0x198
 800360e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003612:	9c4b      	ldr	r4, [sp, #300]	; 0x12c
 8003614:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
 8003618:	428b      	cmp	r3, r1
 800361a:	bf08      	it	eq
 800361c:	4282      	cmpeq	r2, r0
 800361e:	d298      	bcs.n	8003552 <HAL_UART_RxCpltCallback+0xc4a>
		signing->timestamp = tstamp.t64;
 8003620:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003624:	e795      	b.n	8003552 <HAL_UART_RxCpltCallback+0xc4a>
	for (i=0; i<signing_streams->num_signing_streams; i++) {
 8003626:	4601      	mov	r1, r0
		if (signing_streams->num_signing_streams >= MAVLINK_MAX_SIGNING_STREAMS) {
 8003628:	280f      	cmp	r0, #15
 800362a:	d885      	bhi.n	8003538 <HAL_UART_RxCpltCallback+0xc30>
		if (tstamp.t64 + 6000*1000UL < signing->timestamp) {
 800362c:	ab66      	add	r3, sp, #408	; 0x198
 800362e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003632:	4c1e      	ldr	r4, [pc, #120]	; (80036ac <HAL_UART_RxCpltCallback+0xda4>)
 8003634:	2500      	movs	r5, #0
 8003636:	18a7      	adds	r7, r4, r2
 8003638:	eb45 0803 	adc.w	r8, r5, r3
 800363c:	9b4b      	ldr	r3, [sp, #300]	; 0x12c
 800363e:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8003642:	4598      	cmp	r8, r3
 8003644:	bf08      	it	eq
 8003646:	4297      	cmpeq	r7, r2
 8003648:	f4ff af76 	bcc.w	8003538 <HAL_UART_RxCpltCallback+0xc30>
		signing_streams->stream[i].sysid = msg->sysid;
 800364c:	4a14      	ldr	r2, [pc, #80]	; (80036a0 <HAL_UART_RxCpltCallback+0xd98>)
 800364e:	79d4      	ldrb	r4, [r2, #7]
 8003650:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8003654:	9d54      	ldr	r5, [sp, #336]	; 0x150
 8003656:	186b      	adds	r3, r5, r1
 8003658:	70dc      	strb	r4, [r3, #3]
		signing_streams->stream[i].compid = msg->compid;
 800365a:	7a12      	ldrb	r2, [r2, #8]
 800365c:	711a      	strb	r2, [r3, #4]
		signing_streams->stream[i].link_id = link_id;
 800365e:	709e      	strb	r6, [r3, #2]
		signing_streams->num_signing_streams++;
 8003660:	1c43      	adds	r3, r0, #1
 8003662:	802b      	strh	r3, [r5, #0]
 8003664:	e7c8      	b.n	80035f8 <HAL_UART_RxCpltCallback+0xcf0>
	for (i=0; i<signing_streams->num_signing_streams; i++) {
 8003666:	4601      	mov	r1, r0
 8003668:	e7e0      	b.n	800362c <HAL_UART_RxCpltCallback+0xd24>
    if (msg_received == MAVLINK_FRAMING_BAD_CRC ||
 800366a:	1e9a      	subs	r2, r3, #2
 800366c:	b2d2      	uxtb	r2, r2
 800366e:	2a01      	cmp	r2, #1
 8003670:	f67f aa02 	bls.w	8002a78 <HAL_UART_RxCpltCallback+0x170>
		if(mavlink_parse_char(0, inByte, &inmsg, &msgStatus)){
 8003674:	2b00      	cmp	r3, #0
 8003676:	f43f a953 	beq.w	8002920 <HAL_UART_RxCpltCallback+0x18>
 800367a:	f7ff bb83 	b.w	8002d84 <HAL_UART_RxCpltCallback+0x47c>
	    {
		    status->parse_state = MAVLINK_PARSE_STATE_GOT_STX;
 800367e:	4b09      	ldr	r3, [pc, #36]	; (80036a4 <HAL_UART_RxCpltCallback+0xd9c>)
 8003680:	2202      	movs	r2, #2
 8003682:	70da      	strb	r2, [r3, #3]
		    rxmsg->len = 0;
 8003684:	4b06      	ldr	r3, [pc, #24]	; (80036a0 <HAL_UART_RxCpltCallback+0xd98>)
 8003686:	2200      	movs	r2, #0
 8003688:	70da      	strb	r2, [r3, #3]
	msg->checksum = crcTmp;
 800368a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800368e:	801a      	strh	r2, [r3, #0]
 8003690:	f7ff b946 	b.w	8002920 <HAL_UART_RxCpltCallback+0x18>
				status->msg_received = MAVLINK_FRAMING_BAD_SIGNATURE;
 8003694:	4b03      	ldr	r3, [pc, #12]	; (80036a4 <HAL_UART_RxCpltCallback+0xd9c>)
 8003696:	2203      	movs	r2, #3
 8003698:	701a      	strb	r2, [r3, #0]
 800369a:	e75d      	b.n	8003558 <HAL_UART_RxCpltCallback+0xc50>
 800369c:	20016745 	.word	0x20016745
 80036a0:	20016628 	.word	0x20016628
 80036a4:	20016ab4 	.word	0x20016ab4
 80036a8:	2001673f 	.word	0x2001673f
 80036ac:	005b8d80 	.word	0x005b8d80
 80036b0:	08008764 	.word	0x08008764

080036b4 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80036b4:	b508      	push	{r3, lr}
    if (htim->Instance==TIM7){
 80036b6:	6802      	ldr	r2, [r0, #0]
 80036b8:	4b03      	ldr	r3, [pc, #12]	; (80036c8 <HAL_TIM_PeriodElapsedCallback+0x14>)
 80036ba:	429a      	cmp	r2, r3
 80036bc:	d000      	beq.n	80036c0 <HAL_TIM_PeriodElapsedCallback+0xc>
    	/*HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);*/
    	mouseDriver_controlISR();
    }
}
 80036be:	bd08      	pop	{r3, pc}
    	mouseDriver_controlISR();
 80036c0:	f7fe ff94 	bl	80025ec <mouseDriver_controlISR>
}
 80036c4:	e7fb      	b.n	80036be <HAL_TIM_PeriodElapsedCallback+0xa>
 80036c6:	bf00      	nop
 80036c8:	40001400 	.word	0x40001400

080036cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80036cc:	b530      	push	{r4, r5, lr}
 80036ce:	b0b9      	sub	sp, #228	; 0xe4
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80036d0:	2224      	movs	r2, #36	; 0x24
 80036d2:	2100      	movs	r1, #0
 80036d4:	a828      	add	r0, sp, #160	; 0xa0
 80036d6:	f003 ff81 	bl	80075dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80036da:	2400      	movs	r4, #0
 80036dc:	9422      	str	r4, [sp, #136]	; 0x88
 80036de:	9423      	str	r4, [sp, #140]	; 0x8c
 80036e0:	9424      	str	r4, [sp, #144]	; 0x90
 80036e2:	9425      	str	r4, [sp, #148]	; 0x94
 80036e4:	9426      	str	r4, [sp, #152]	; 0x98
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80036e6:	2288      	movs	r2, #136	; 0x88
 80036e8:	4621      	mov	r1, r4
 80036ea:	4668      	mov	r0, sp
 80036ec:	f003 ff76 	bl	80075dc <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80036f0:	2502      	movs	r5, #2
 80036f2:	9527      	str	r5, [sp, #156]	; 0x9c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80036f4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80036f8:	932a      	str	r3, [sp, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80036fa:	2310      	movs	r3, #16
 80036fc:	932b      	str	r3, [sp, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80036fe:	9531      	str	r5, [sp, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003700:	9532      	str	r5, [sp, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8003702:	2301      	movs	r3, #1
 8003704:	9333      	str	r3, [sp, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 10;
 8003706:	230a      	movs	r3, #10
 8003708:	9334      	str	r3, [sp, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800370a:	2307      	movs	r3, #7
 800370c:	9335      	str	r3, [sp, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800370e:	9536      	str	r5, [sp, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003710:	9537      	str	r5, [sp, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003712:	a827      	add	r0, sp, #156	; 0x9c
 8003714:	f001 f822 	bl	800475c <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003718:	230f      	movs	r3, #15
 800371a:	9322      	str	r3, [sp, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800371c:	2303      	movs	r3, #3
 800371e:	9323      	str	r3, [sp, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003720:	9424      	str	r4, [sp, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003722:	9425      	str	r4, [sp, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003724:	9426      	str	r4, [sp, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8003726:	2104      	movs	r1, #4
 8003728:	a822      	add	r0, sp, #136	; 0x88
 800372a:	f001 fb07 	bl	8004d3c <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800372e:	9500      	str	r5, [sp, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003730:	940f      	str	r4, [sp, #60]	; 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003732:	4668      	mov	r0, sp
 8003734:	f001 fd24 	bl	8005180 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
  /** Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8003738:	f44f 7000 	mov.w	r0, #512	; 0x200
 800373c:	f000 ff2a 	bl	8004594 <HAL_PWREx_ControlVoltageScaling>
  {
    Error_Handler();
  }
}
 8003740:	b039      	add	sp, #228	; 0xe4
 8003742:	bd30      	pop	{r4, r5, pc}

08003744 <main>:
{
 8003744:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 8003748:	b0a1      	sub	sp, #132	; 0x84
  HAL_Init();
 800374a:	f000 fb7b 	bl	8003e44 <HAL_Init>
  SystemClock_Config();
 800374e:	f7ff ffbd 	bl	80036cc <SystemClock_Config>
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003752:	2400      	movs	r4, #0
 8003754:	9414      	str	r4, [sp, #80]	; 0x50
 8003756:	9415      	str	r4, [sp, #84]	; 0x54
 8003758:	9416      	str	r4, [sp, #88]	; 0x58
 800375a:	9417      	str	r4, [sp, #92]	; 0x5c
 800375c:	9418      	str	r4, [sp, #96]	; 0x60

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800375e:	4daf      	ldr	r5, [pc, #700]	; (8003a1c <main+0x2d8>)
 8003760:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8003762:	f043 0304 	orr.w	r3, r3, #4
 8003766:	64eb      	str	r3, [r5, #76]	; 0x4c
 8003768:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 800376a:	f003 0304 	and.w	r3, r3, #4
 800376e:	9302      	str	r3, [sp, #8]
 8003770:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003772:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8003774:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003778:	64eb      	str	r3, [r5, #76]	; 0x4c
 800377a:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 800377c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003780:	9303      	str	r3, [sp, #12]
 8003782:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003784:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8003786:	f043 0301 	orr.w	r3, r3, #1
 800378a:	64eb      	str	r3, [r5, #76]	; 0x4c
 800378c:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 800378e:	f003 0301 	and.w	r3, r3, #1
 8003792:	9304      	str	r3, [sp, #16]
 8003794:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003796:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8003798:	f043 0302 	orr.w	r3, r3, #2
 800379c:	64eb      	str	r3, [r5, #76]	; 0x4c
 800379e:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 80037a0:	f003 0302 	and.w	r3, r3, #2
 80037a4:	9305      	str	r3, [sp, #20]
 80037a6:	9b05      	ldr	r3, [sp, #20]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CS_0_Pin|CS_1_Pin, GPIO_PIN_RESET);
 80037a8:	4622      	mov	r2, r4
 80037aa:	2103      	movs	r1, #3
 80037ac:	489c      	ldr	r0, [pc, #624]	; (8003a20 <main+0x2dc>)
 80037ae:	f000 fedd 	bl	800456c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PW_1_Pin|LD2_Pin, GPIO_PIN_RESET);
 80037b2:	4622      	mov	r2, r4
 80037b4:	2130      	movs	r1, #48	; 0x30
 80037b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80037ba:	f000 fed7 	bl	800456c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PW_0_GPIO_Port, PW_0_Pin, GPIO_PIN_RESET);
 80037be:	4e99      	ldr	r6, [pc, #612]	; (8003a24 <main+0x2e0>)
 80037c0:	4622      	mov	r2, r4
 80037c2:	2101      	movs	r1, #1
 80037c4:	4630      	mov	r0, r6
 80037c6:	f000 fed1 	bl	800456c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80037ca:	f44f 5b00 	mov.w	fp, #8192	; 0x2000
 80037ce:	f8cd b050 	str.w	fp, [sp, #80]	; 0x50
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80037d2:	4b95      	ldr	r3, [pc, #596]	; (8003a28 <main+0x2e4>)
 80037d4:	9315      	str	r3, [sp, #84]	; 0x54
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037d6:	9416      	str	r4, [sp, #88]	; 0x58
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80037d8:	a914      	add	r1, sp, #80	; 0x50
 80037da:	4891      	ldr	r0, [pc, #580]	; (8003a20 <main+0x2dc>)
 80037dc:	f000 fd30 	bl	8004240 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_0_Pin CS_1_Pin */
  GPIO_InitStruct.Pin = CS_0_Pin|CS_1_Pin;
 80037e0:	f04f 0a03 	mov.w	sl, #3
 80037e4:	f8cd a050 	str.w	sl, [sp, #80]	; 0x50
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80037e8:	f04f 0801 	mov.w	r8, #1
 80037ec:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037f0:	9416      	str	r4, [sp, #88]	; 0x58
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037f2:	9417      	str	r4, [sp, #92]	; 0x5c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80037f4:	a914      	add	r1, sp, #80	; 0x50
 80037f6:	488a      	ldr	r0, [pc, #552]	; (8003a20 <main+0x2dc>)
 80037f8:	f000 fd22 	bl	8004240 <HAL_GPIO_Init>

  /*Configure GPIO pins : PW_1_Pin LD2_Pin */
  GPIO_InitStruct.Pin = PW_1_Pin|LD2_Pin;
 80037fc:	2330      	movs	r3, #48	; 0x30
 80037fe:	9314      	str	r3, [sp, #80]	; 0x50
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003800:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003804:	9416      	str	r4, [sp, #88]	; 0x58
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003806:	9417      	str	r4, [sp, #92]	; 0x5c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003808:	a914      	add	r1, sp, #80	; 0x50
 800380a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800380e:	f000 fd17 	bl	8004240 <HAL_GPIO_Init>

  /*Configure GPIO pin : PW_0_Pin */
  GPIO_InitStruct.Pin = PW_0_Pin;
 8003812:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003816:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800381a:	9416      	str	r4, [sp, #88]	; 0x58
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800381c:	9417      	str	r4, [sp, #92]	; 0x5c
  HAL_GPIO_Init(PW_0_GPIO_Port, &GPIO_InitStruct);
 800381e:	a914      	add	r1, sp, #80	; 0x50
 8003820:	4630      	mov	r0, r6
 8003822:	f000 fd0d 	bl	8004240 <HAL_GPIO_Init>
  __DMA1_CLK_ENABLE();
 8003826:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8003828:	ea43 0308 	orr.w	r3, r3, r8
 800382c:	64ab      	str	r3, [r5, #72]	; 0x48
 800382e:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8003830:	ea03 0308 	and.w	r3, r3, r8
 8003834:	9301      	str	r3, [sp, #4]
 8003836:	9b01      	ldr	r3, [sp, #4]
  hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003838:	4f7c      	ldr	r7, [pc, #496]	; (8003a2c <main+0x2e8>)
 800383a:	2310      	movs	r3, #16
 800383c:	60bb      	str	r3, [r7, #8]
  hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800383e:	60fc      	str	r4, [r7, #12]
  hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003840:	2380      	movs	r3, #128	; 0x80
 8003842:	613b      	str	r3, [r7, #16]
  hdma_usart2_tx.Init.PeriphDataAlignment = DMA_MDATAALIGN_BYTE;
 8003844:	617c      	str	r4, [r7, #20]
  hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003846:	61bc      	str	r4, [r7, #24]
  hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8003848:	61fc      	str	r4, [r7, #28]
  hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800384a:	623c      	str	r4, [r7, #32]
  HAL_DMA_Init(&hdma_usart2_tx);
 800384c:	4638      	mov	r0, r7
 800384e:	f000 fbb1 	bl	8003fb4 <HAL_DMA_Init>
  __HAL_LINKDMA(&huart2,hdmatx,hdma_usart2_tx);
 8003852:	4e77      	ldr	r6, [pc, #476]	; (8003a30 <main+0x2ec>)
 8003854:	66b7      	str	r7, [r6, #104]	; 0x68
 8003856:	62be      	str	r6, [r7, #40]	; 0x28
  huart2.Instance = USART2;
 8003858:	4b76      	ldr	r3, [pc, #472]	; (8003a34 <main+0x2f0>)
 800385a:	6033      	str	r3, [r6, #0]
  huart2.Init.BaudRate = 230400;
 800385c:	f44f 3361 	mov.w	r3, #230400	; 0x38400
 8003860:	6073      	str	r3, [r6, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003862:	60b4      	str	r4, [r6, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003864:	60f4      	str	r4, [r6, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003866:	6134      	str	r4, [r6, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003868:	230c      	movs	r3, #12
 800386a:	6173      	str	r3, [r6, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800386c:	61b4      	str	r4, [r6, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800386e:	61f4      	str	r4, [r6, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003870:	6234      	str	r4, [r6, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003872:	6274      	str	r4, [r6, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003874:	4630      	mov	r0, r6
 8003876:	f003 fe40 	bl	80074fa <HAL_UART_Init>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800387a:	9414      	str	r4, [sp, #80]	; 0x50
 800387c:	9415      	str	r4, [sp, #84]	; 0x54
 800387e:	9416      	str	r4, [sp, #88]	; 0x58
  htim7.Instance = TIM7;
 8003880:	f8df 91c8 	ldr.w	r9, [pc, #456]	; 8003a4c <main+0x308>
 8003884:	4b6c      	ldr	r3, [pc, #432]	; (8003a38 <main+0x2f4>)
 8003886:	f8c9 3000 	str.w	r3, [r9]
  htim7.Init.Prescaler = PRESCALER_HEART;
 800388a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800388e:	f8c9 3004 	str.w	r3, [r9, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003892:	f8c9 4008 	str.w	r4, [r9, #8]
  htim7.Init.Period = COUNTER_PERIOD_HEART;
 8003896:	f44f 7320 	mov.w	r3, #640	; 0x280
 800389a:	f8c9 300c 	str.w	r3, [r9, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800389e:	f8c9 4018 	str.w	r4, [r9, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80038a2:	4648      	mov	r0, r9
 80038a4:	f002 fdfe 	bl	80064a4 <HAL_TIM_Base_Init>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80038a8:	9414      	str	r4, [sp, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80038aa:	9416      	str	r4, [sp, #88]	; 0x58
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80038ac:	a914      	add	r1, sp, #80	; 0x50
 80038ae:	4648      	mov	r0, r9
 80038b0:	f003 f80a 	bl	80068c8 <HAL_TIMEx_MasterConfigSynchronization>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80038b4:	9409      	str	r4, [sp, #36]	; 0x24
 80038b6:	940a      	str	r4, [sp, #40]	; 0x28
 80038b8:	940b      	str	r4, [sp, #44]	; 0x2c
 80038ba:	940c      	str	r4, [sp, #48]	; 0x30
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80038bc:	9406      	str	r4, [sp, #24]
 80038be:	9407      	str	r4, [sp, #28]
 80038c0:	9408      	str	r4, [sp, #32]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80038c2:	940d      	str	r4, [sp, #52]	; 0x34
 80038c4:	940e      	str	r4, [sp, #56]	; 0x38
 80038c6:	940f      	str	r4, [sp, #60]	; 0x3c
 80038c8:	9410      	str	r4, [sp, #64]	; 0x40
 80038ca:	9411      	str	r4, [sp, #68]	; 0x44
 80038cc:	9412      	str	r4, [sp, #72]	; 0x48
 80038ce:	9413      	str	r4, [sp, #76]	; 0x4c
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80038d0:	222c      	movs	r2, #44	; 0x2c
 80038d2:	4621      	mov	r1, r4
 80038d4:	a814      	add	r0, sp, #80	; 0x50
 80038d6:	f003 fe81 	bl	80075dc <memset>
  htim1.Instance = TIM1;
 80038da:	4f58      	ldr	r7, [pc, #352]	; (8003a3c <main+0x2f8>)
 80038dc:	4b58      	ldr	r3, [pc, #352]	; (8003a40 <main+0x2fc>)
 80038de:	603b      	str	r3, [r7, #0]
  htim1.Init.Prescaler = PRESCALER_PWM;
 80038e0:	2309      	movs	r3, #9
 80038e2:	607b      	str	r3, [r7, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80038e4:	60bc      	str	r4, [r7, #8]
  htim1.Init.Period = COUNTER_PERIOD_PWM;
 80038e6:	23ff      	movs	r3, #255	; 0xff
 80038e8:	60fb      	str	r3, [r7, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80038ea:	613c      	str	r4, [r7, #16]
  htim1.Init.RepetitionCounter = 0;
 80038ec:	617c      	str	r4, [r7, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80038ee:	61bc      	str	r4, [r7, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80038f0:	4638      	mov	r0, r7
 80038f2:	f002 fdd7 	bl	80064a4 <HAL_TIM_Base_Init>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80038f6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80038fa:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80038fc:	a909      	add	r1, sp, #36	; 0x24
 80038fe:	4638      	mov	r0, r7
 8003900:	f002 fef0 	bl	80066e4 <HAL_TIM_ConfigClockSource>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003904:	4638      	mov	r0, r7
 8003906:	f002 fde6 	bl	80064d6 <HAL_TIM_PWM_Init>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800390a:	9406      	str	r4, [sp, #24]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800390c:	9407      	str	r4, [sp, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800390e:	9408      	str	r4, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003910:	a906      	add	r1, sp, #24
 8003912:	4638      	mov	r0, r7
 8003914:	f002 ffd8 	bl	80068c8 <HAL_TIMEx_MasterConfigSynchronization>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003918:	2360      	movs	r3, #96	; 0x60
 800391a:	930d      	str	r3, [sp, #52]	; 0x34
  sConfigOC.Pulse = PULSE_PWM;
 800391c:	230a      	movs	r3, #10
 800391e:	930e      	str	r3, [sp, #56]	; 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003920:	940f      	str	r4, [sp, #60]	; 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003922:	9410      	str	r4, [sp, #64]	; 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003924:	9411      	str	r4, [sp, #68]	; 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003926:	9412      	str	r4, [sp, #72]	; 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003928:	9413      	str	r4, [sp, #76]	; 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800392a:	4622      	mov	r2, r4
 800392c:	a90d      	add	r1, sp, #52	; 0x34
 800392e:	4638      	mov	r0, r7
 8003930:	f002 fe32 	bl	8006598 <HAL_TIM_PWM_ConfigChannel>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003934:	2204      	movs	r2, #4
 8003936:	a90d      	add	r1, sp, #52	; 0x34
 8003938:	4638      	mov	r0, r7
 800393a:	f002 fe2d 	bl	8006598 <HAL_TIM_PWM_ConfigChannel>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800393e:	9414      	str	r4, [sp, #80]	; 0x50
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003940:	9415      	str	r4, [sp, #84]	; 0x54
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003942:	9416      	str	r4, [sp, #88]	; 0x58
  sBreakDeadTimeConfig.DeadTime = 0;
 8003944:	9417      	str	r4, [sp, #92]	; 0x5c
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003946:	9418      	str	r4, [sp, #96]	; 0x60
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003948:	f8cd b064 	str.w	fp, [sp, #100]	; 0x64
  sBreakDeadTimeConfig.BreakFilter = 0;
 800394c:	941a      	str	r4, [sp, #104]	; 0x68
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800394e:	941b      	str	r4, [sp, #108]	; 0x6c
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8003950:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003954:	931c      	str	r3, [sp, #112]	; 0x70
  sBreakDeadTimeConfig.Break2Filter = 0;
 8003956:	941d      	str	r4, [sp, #116]	; 0x74
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003958:	941e      	str	r4, [sp, #120]	; 0x78
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800395a:	a914      	add	r1, sp, #80	; 0x50
 800395c:	4638      	mov	r0, r7
 800395e:	f002 ffe5 	bl	800692c <HAL_TIMEx_ConfigBreakDeadTime>
  HAL_TIM_MspPostInit(&htim1);
 8003962:	4638      	mov	r0, r7
 8003964:	f000 f954 	bl	8003c10 <HAL_TIM_MspPostInit>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003968:	6cab      	ldr	r3, [r5, #72]	; 0x48
 800396a:	ea43 0308 	orr.w	r3, r3, r8
 800396e:	64ab      	str	r3, [r5, #72]	; 0x48
 8003970:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8003972:	ea03 0308 	and.w	r3, r3, r8
 8003976:	9314      	str	r3, [sp, #80]	; 0x50
 8003978:	9b14      	ldr	r3, [sp, #80]	; 0x50
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 800397a:	4622      	mov	r2, r4
 800397c:	4621      	mov	r1, r4
 800397e:	2011      	movs	r0, #17
 8003980:	f000 faae 	bl	8003ee0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8003984:	2011      	movs	r0, #17
 8003986:	f000 fadd 	bl	8003f44 <HAL_NVIC_EnableIRQ>
  HAL_GPIO_DeInit(GPIOC, GPIO_PIN_3);
 800398a:	2108      	movs	r1, #8
 800398c:	4824      	ldr	r0, [pc, #144]	; (8003a20 <main+0x2dc>)
 800398e:	f000 fd4d 	bl	800442c <HAL_GPIO_DeInit>
  __HAL_RCC_SPI2_CLK_ENABLE();
 8003992:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8003994:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003998:	65ab      	str	r3, [r5, #88]	; 0x58
 800399a:	6dab      	ldr	r3, [r5, #88]	; 0x58
 800399c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80039a0:	9309      	str	r3, [sp, #36]	; 0x24
 80039a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  __SPI2_CLK_ENABLE();
 80039a4:	6dab      	ldr	r3, [r5, #88]	; 0x58
 80039a6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80039aa:	65ab      	str	r3, [r5, #88]	; 0x58
 80039ac:	6dab      	ldr	r3, [r5, #88]	; 0x58
 80039ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80039b2:	930d      	str	r3, [sp, #52]	; 0x34
 80039b4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  hspi2.Instance = SPI2;
 80039b6:	4823      	ldr	r0, [pc, #140]	; (8003a44 <main+0x300>)
 80039b8:	4b23      	ldr	r3, [pc, #140]	; (8003a48 <main+0x304>)
 80039ba:	6003      	str	r3, [r0, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80039bc:	f44f 7382 	mov.w	r3, #260	; 0x104
 80039c0:	6043      	str	r3, [r0, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80039c2:	6084      	str	r4, [r0, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80039c4:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80039c8:	60c3      	str	r3, [r0, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80039ca:	2502      	movs	r5, #2
 80039cc:	6105      	str	r5, [r0, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 80039ce:	f8c0 8014 	str.w	r8, [r0, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80039d2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80039d6:	6183      	str	r3, [r0, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80039d8:	2338      	movs	r3, #56	; 0x38
 80039da:	61c3      	str	r3, [r0, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80039dc:	6204      	str	r4, [r0, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80039de:	6244      	str	r4, [r0, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80039e0:	6284      	str	r4, [r0, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80039e2:	2307      	movs	r3, #7
 80039e4:	62c3      	str	r3, [r0, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80039e6:	6304      	str	r4, [r0, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80039e8:	6344      	str	r4, [r0, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80039ea:	f001 ff06 	bl	80057fa <HAL_SPI_Init>
  HAL_NVIC_SetPriority(USART2_IRQn,0,0);
 80039ee:	4622      	mov	r2, r4
 80039f0:	4621      	mov	r1, r4
 80039f2:	2026      	movs	r0, #38	; 0x26
 80039f4:	f000 fa74 	bl	8003ee0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 80039f8:	2026      	movs	r0, #38	; 0x26
 80039fa:	f000 faa3 	bl	8003f44 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM7_IRQn,2,2);
 80039fe:	462a      	mov	r2, r5
 8003a00:	4629      	mov	r1, r5
 8003a02:	2037      	movs	r0, #55	; 0x37
 8003a04:	f000 fa6c 	bl	8003ee0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003a08:	2037      	movs	r0, #55	; 0x37
 8003a0a:	f000 fa9b 	bl	8003f44 <HAL_NVIC_EnableIRQ>
  HAL_GPIO_WritePin(GPIOC, CS_0_Pin|CS_1_Pin, GPIO_PIN_SET);
 8003a0e:	4642      	mov	r2, r8
 8003a10:	4651      	mov	r1, sl
 8003a12:	4803      	ldr	r0, [pc, #12]	; (8003a20 <main+0x2dc>)
 8003a14:	f000 fdaa 	bl	800456c <HAL_GPIO_WritePin>
  HAL_UART_Receive_IT(&huart2, &inByte, 1);
 8003a18:	4642      	mov	r2, r8
 8003a1a:	e019      	b.n	8003a50 <main+0x30c>
 8003a1c:	40021000 	.word	0x40021000
 8003a20:	48000800 	.word	0x48000800
 8003a24:	48000400 	.word	0x48000400
 8003a28:	10210000 	.word	0x10210000
 8003a2c:	20016b78 	.word	0x20016b78
 8003a30:	20016c00 	.word	0x20016c00
 8003a34:	40004400 	.word	0x40004400
 8003a38:	40001400 	.word	0x40001400
 8003a3c:	20016bc0 	.word	0x20016bc0
 8003a40:	40012c00 	.word	0x40012c00
 8003a44:	20016b14 	.word	0x20016b14
 8003a48:	40003800 	.word	0x40003800
 8003a4c:	20016c80 	.word	0x20016c80
 8003a50:	4921      	ldr	r1, [pc, #132]	; (8003ad8 <main+0x394>)
 8003a52:	4630      	mov	r0, r6
 8003a54:	f002 ffc4 	bl	80069e0 <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim7);
 8003a58:	4648      	mov	r0, r9
 8003a5a:	f002 fb9f 	bl	800619c <HAL_TIM_Base_Start_IT>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 8003a5e:	4642      	mov	r2, r8
 8003a60:	4641      	mov	r1, r8
 8003a62:	481e      	ldr	r0, [pc, #120]	; (8003adc <main+0x398>)
 8003a64:	f000 fd82 	bl	800456c <HAL_GPIO_WritePin>
  uint8_t value = 0;
 8003a68:	f88d 407f 	strb.w	r4, [sp, #127]	; 0x7f
  value = mouseDriver_init();
 8003a6c:	f7fe fd3c 	bl	80024e8 <mouseDriver_init>
 8003a70:	a920      	add	r1, sp, #128	; 0x80
 8003a72:	f801 0d01 	strb.w	r0, [r1, #-1]!
  HAL_UART_Transmit(&huart2, &value, 1, 100);
 8003a76:	2364      	movs	r3, #100	; 0x64
 8003a78:	4642      	mov	r2, r8
 8003a7a:	4630      	mov	r0, r6
 8003a7c:	f003 fc93 	bl	80073a6 <HAL_UART_Transmit>
	 main_write_sensor(SENSOR_X, Control, 0xc0);
 8003a80:	260d      	movs	r6, #13
	 HAL_UART_Transmit(&huart2, &value, 1, 100);
 8003a82:	f8df 805c 	ldr.w	r8, [pc, #92]	; 8003ae0 <main+0x39c>
 8003a86:	2764      	movs	r7, #100	; 0x64
	 uint8_t value = 0;
 8003a88:	2400      	movs	r4, #0
 8003a8a:	f88d 4018 	strb.w	r4, [sp, #24]
	 main_write_sensor(SENSOR_X, Control, 0xc0);
 8003a8e:	22c0      	movs	r2, #192	; 0xc0
 8003a90:	4631      	mov	r1, r6
 8003a92:	4620      	mov	r0, r4
 8003a94:	f7fe fee4 	bl	8002860 <main_write_sensor>
	 value = main_read_sensor(SENSOR_X, Control);
 8003a98:	4631      	mov	r1, r6
 8003a9a:	4620      	mov	r0, r4
 8003a9c:	f7fe fe86 	bl	80027ac <main_read_sensor>
 8003aa0:	ad20      	add	r5, sp, #128	; 0x80
 8003aa2:	f805 0d68 	strb.w	r0, [r5, #-104]!
	 HAL_UART_Transmit(&huart2, &value, 1, 100);
 8003aa6:	463b      	mov	r3, r7
 8003aa8:	2201      	movs	r2, #1
 8003aaa:	4629      	mov	r1, r5
 8003aac:	4640      	mov	r0, r8
 8003aae:	f003 fc7a 	bl	80073a6 <HAL_UART_Transmit>
	 main_write_sensor(SENSOR_X, Control, 0x60);
 8003ab2:	2260      	movs	r2, #96	; 0x60
 8003ab4:	4631      	mov	r1, r6
 8003ab6:	4620      	mov	r0, r4
 8003ab8:	f7fe fed2 	bl	8002860 <main_write_sensor>
	 value = main_read_sensor(SENSOR_X, Control);
 8003abc:	4631      	mov	r1, r6
 8003abe:	4620      	mov	r0, r4
 8003ac0:	f7fe fe74 	bl	80027ac <main_read_sensor>
 8003ac4:	f88d 0018 	strb.w	r0, [sp, #24]
	 HAL_UART_Transmit(&huart2, &value, 1, 100);
 8003ac8:	463b      	mov	r3, r7
 8003aca:	2201      	movs	r2, #1
 8003acc:	4629      	mov	r1, r5
 8003ace:	4640      	mov	r0, r8
 8003ad0:	f003 fc69 	bl	80073a6 <HAL_UART_Transmit>
 8003ad4:	e7d8      	b.n	8003a88 <main+0x344>
 8003ad6:	bf00      	nop
 8003ad8:	20016624 	.word	0x20016624
 8003adc:	48000800 	.word	0x48000800
 8003ae0:	20016c00 	.word	0x20016c00

08003ae4 <Error_Handler>:
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003ae4:	4770      	bx	lr
	...

08003ae8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003ae8:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003aea:	4b0a      	ldr	r3, [pc, #40]	; (8003b14 <HAL_MspInit+0x2c>)
 8003aec:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003aee:	f042 0201 	orr.w	r2, r2, #1
 8003af2:	661a      	str	r2, [r3, #96]	; 0x60
 8003af4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003af6:	f002 0201 	and.w	r2, r2, #1
 8003afa:	9200      	str	r2, [sp, #0]
 8003afc:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003afe:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003b00:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003b04:	659a      	str	r2, [r3, #88]	; 0x58
 8003b06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b0c:	9301      	str	r3, [sp, #4]
 8003b0e:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003b10:	b002      	add	sp, #8
 8003b12:	4770      	bx	lr
 8003b14:	40021000 	.word	0x40021000

08003b18 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003b18:	b570      	push	{r4, r5, r6, lr}
 8003b1a:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	9303      	str	r3, [sp, #12]
 8003b20:	9304      	str	r3, [sp, #16]
 8003b22:	9305      	str	r3, [sp, #20]
 8003b24:	9306      	str	r3, [sp, #24]
 8003b26:	9307      	str	r3, [sp, #28]
  if(hspi->Instance==SPI2)
 8003b28:	6802      	ldr	r2, [r0, #0]
 8003b2a:	4b1e      	ldr	r3, [pc, #120]	; (8003ba4 <HAL_SPI_MspInit+0x8c>)
 8003b2c:	429a      	cmp	r2, r3
 8003b2e:	d001      	beq.n	8003b34 <HAL_SPI_MspInit+0x1c>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8003b30:	b008      	add	sp, #32
 8003b32:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003b34:	f503 33ec 	add.w	r3, r3, #120832	; 0x1d800
 8003b38:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003b3a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003b3e:	659a      	str	r2, [r3, #88]	; 0x58
 8003b40:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003b42:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8003b46:	9200      	str	r2, [sp, #0]
 8003b48:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003b4a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003b4c:	f042 0204 	orr.w	r2, r2, #4
 8003b50:	64da      	str	r2, [r3, #76]	; 0x4c
 8003b52:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003b54:	f002 0204 	and.w	r2, r2, #4
 8003b58:	9201      	str	r2, [sp, #4]
 8003b5a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b5c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003b5e:	f042 0202 	orr.w	r2, r2, #2
 8003b62:	64da      	str	r2, [r3, #76]	; 0x4c
 8003b64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b66:	f003 0302 	and.w	r3, r3, #2
 8003b6a:	9302      	str	r3, [sp, #8]
 8003b6c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003b6e:	230c      	movs	r3, #12
 8003b70:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b72:	2602      	movs	r6, #2
 8003b74:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b76:	2503      	movs	r5, #3
 8003b78:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003b7a:	2405      	movs	r4, #5
 8003b7c:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003b7e:	eb0d 0103 	add.w	r1, sp, r3
 8003b82:	4809      	ldr	r0, [pc, #36]	; (8003ba8 <HAL_SPI_MspInit+0x90>)
 8003b84:	f000 fb5c 	bl	8004240 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003b88:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003b8c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b8e:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b90:	2300      	movs	r3, #0
 8003b92:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b94:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003b96:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b98:	a903      	add	r1, sp, #12
 8003b9a:	4804      	ldr	r0, [pc, #16]	; (8003bac <HAL_SPI_MspInit+0x94>)
 8003b9c:	f000 fb50 	bl	8004240 <HAL_GPIO_Init>
}
 8003ba0:	e7c6      	b.n	8003b30 <HAL_SPI_MspInit+0x18>
 8003ba2:	bf00      	nop
 8003ba4:	40003800 	.word	0x40003800
 8003ba8:	48000800 	.word	0x48000800
 8003bac:	48000400 	.word	0x48000400

08003bb0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003bb0:	b500      	push	{lr}
 8003bb2:	b083      	sub	sp, #12
  if(htim_base->Instance==TIM1)
 8003bb4:	6803      	ldr	r3, [r0, #0]
 8003bb6:	4a13      	ldr	r2, [pc, #76]	; (8003c04 <HAL_TIM_Base_MspInit+0x54>)
 8003bb8:	4293      	cmp	r3, r2
 8003bba:	d005      	beq.n	8003bc8 <HAL_TIM_Base_MspInit+0x18>
    __HAL_RCC_TIM1_CLK_ENABLE();
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_base->Instance==TIM7)
 8003bbc:	4a12      	ldr	r2, [pc, #72]	; (8003c08 <HAL_TIM_Base_MspInit+0x58>)
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	d00d      	beq.n	8003bde <HAL_TIM_Base_MspInit+0x2e>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8003bc2:	b003      	add	sp, #12
 8003bc4:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003bc8:	4b10      	ldr	r3, [pc, #64]	; (8003c0c <HAL_TIM_Base_MspInit+0x5c>)
 8003bca:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003bcc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003bd0:	661a      	str	r2, [r3, #96]	; 0x60
 8003bd2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003bd4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003bd8:	9300      	str	r3, [sp, #0]
 8003bda:	9b00      	ldr	r3, [sp, #0]
 8003bdc:	e7f1      	b.n	8003bc2 <HAL_TIM_Base_MspInit+0x12>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003bde:	4b0b      	ldr	r3, [pc, #44]	; (8003c0c <HAL_TIM_Base_MspInit+0x5c>)
 8003be0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003be2:	f042 0220 	orr.w	r2, r2, #32
 8003be6:	659a      	str	r2, [r3, #88]	; 0x58
 8003be8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bea:	f003 0320 	and.w	r3, r3, #32
 8003bee:	9301      	str	r3, [sp, #4]
 8003bf0:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	4611      	mov	r1, r2
 8003bf6:	2037      	movs	r0, #55	; 0x37
 8003bf8:	f000 f972 	bl	8003ee0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003bfc:	2037      	movs	r0, #55	; 0x37
 8003bfe:	f000 f9a1 	bl	8003f44 <HAL_NVIC_EnableIRQ>
}
 8003c02:	e7de      	b.n	8003bc2 <HAL_TIM_Base_MspInit+0x12>
 8003c04:	40012c00 	.word	0x40012c00
 8003c08:	40001400 	.word	0x40001400
 8003c0c:	40021000 	.word	0x40021000

08003c10 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003c10:	b500      	push	{lr}
 8003c12:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c14:	2300      	movs	r3, #0
 8003c16:	9301      	str	r3, [sp, #4]
 8003c18:	9302      	str	r3, [sp, #8]
 8003c1a:	9303      	str	r3, [sp, #12]
 8003c1c:	9304      	str	r3, [sp, #16]
 8003c1e:	9305      	str	r3, [sp, #20]
  if(htim->Instance==TIM1)
 8003c20:	6802      	ldr	r2, [r0, #0]
 8003c22:	4b0f      	ldr	r3, [pc, #60]	; (8003c60 <HAL_TIM_MspPostInit+0x50>)
 8003c24:	429a      	cmp	r2, r3
 8003c26:	d002      	beq.n	8003c2e <HAL_TIM_MspPostInit+0x1e>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8003c28:	b007      	add	sp, #28
 8003c2a:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c2e:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 8003c32:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003c34:	f042 0201 	orr.w	r2, r2, #1
 8003c38:	64da      	str	r2, [r3, #76]	; 0x4c
 8003c3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c3c:	f003 0301 	and.w	r3, r3, #1
 8003c40:	9300      	str	r3, [sp, #0]
 8003c42:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003c44:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003c48:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c4a:	2302      	movs	r3, #2
 8003c4c:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c52:	a901      	add	r1, sp, #4
 8003c54:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003c58:	f000 faf2 	bl	8004240 <HAL_GPIO_Init>
}
 8003c5c:	e7e4      	b.n	8003c28 <HAL_TIM_MspPostInit+0x18>
 8003c5e:	bf00      	nop
 8003c60:	40012c00 	.word	0x40012c00

08003c64 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003c64:	b530      	push	{r4, r5, lr}
 8003c66:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c68:	2300      	movs	r3, #0
 8003c6a:	9303      	str	r3, [sp, #12]
 8003c6c:	9304      	str	r3, [sp, #16]
 8003c6e:	9305      	str	r3, [sp, #20]
 8003c70:	9306      	str	r3, [sp, #24]
 8003c72:	9307      	str	r3, [sp, #28]
  if(huart->Instance==USART2)
 8003c74:	6802      	ldr	r2, [r0, #0]
 8003c76:	4b23      	ldr	r3, [pc, #140]	; (8003d04 <HAL_UART_MspInit+0xa0>)
 8003c78:	429a      	cmp	r2, r3
 8003c7a:	d001      	beq.n	8003c80 <HAL_UART_MspInit+0x1c>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003c7c:	b009      	add	sp, #36	; 0x24
 8003c7e:	bd30      	pop	{r4, r5, pc}
 8003c80:	4604      	mov	r4, r0
    __HAL_RCC_USART2_CLK_ENABLE();
 8003c82:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8003c86:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003c88:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8003c8c:	659a      	str	r2, [r3, #88]	; 0x58
 8003c8e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003c90:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8003c94:	9201      	str	r2, [sp, #4]
 8003c96:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c98:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003c9a:	f042 0201 	orr.w	r2, r2, #1
 8003c9e:	64da      	str	r2, [r3, #76]	; 0x4c
 8003ca0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ca2:	f003 0301 	and.w	r3, r3, #1
 8003ca6:	9302      	str	r3, [sp, #8]
 8003ca8:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003caa:	230c      	movs	r3, #12
 8003cac:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cae:	2502      	movs	r5, #2
 8003cb0:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003cb2:	2303      	movs	r3, #3
 8003cb4:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003cb6:	2307      	movs	r3, #7
 8003cb8:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003cba:	a903      	add	r1, sp, #12
 8003cbc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003cc0:	f000 fabe 	bl	8004240 <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8003cc4:	4810      	ldr	r0, [pc, #64]	; (8003d08 <HAL_UART_MspInit+0xa4>)
 8003cc6:	4b11      	ldr	r3, [pc, #68]	; (8003d0c <HAL_UART_MspInit+0xa8>)
 8003cc8:	6003      	str	r3, [r0, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_2;
 8003cca:	6045      	str	r5, [r0, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003ccc:	2310      	movs	r3, #16
 8003cce:	6083      	str	r3, [r0, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	60c3      	str	r3, [r0, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003cd4:	2280      	movs	r2, #128	; 0x80
 8003cd6:	6102      	str	r2, [r0, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003cd8:	6143      	str	r3, [r0, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003cda:	6183      	str	r3, [r0, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8003cdc:	61c3      	str	r3, [r0, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003cde:	6203      	str	r3, [r0, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8003ce0:	f000 f968 	bl	8003fb4 <HAL_DMA_Init>
 8003ce4:	b958      	cbnz	r0, 8003cfe <HAL_UART_MspInit+0x9a>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8003ce6:	4b08      	ldr	r3, [pc, #32]	; (8003d08 <HAL_UART_MspInit+0xa4>)
 8003ce8:	66a3      	str	r3, [r4, #104]	; 0x68
 8003cea:	629c      	str	r4, [r3, #40]	; 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003cec:	2200      	movs	r2, #0
 8003cee:	4611      	mov	r1, r2
 8003cf0:	2026      	movs	r0, #38	; 0x26
 8003cf2:	f000 f8f5 	bl	8003ee0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003cf6:	2026      	movs	r0, #38	; 0x26
 8003cf8:	f000 f924 	bl	8003f44 <HAL_NVIC_EnableIRQ>
}
 8003cfc:	e7be      	b.n	8003c7c <HAL_UART_MspInit+0x18>
      Error_Handler();
 8003cfe:	f7ff fef1 	bl	8003ae4 <Error_Handler>
 8003d02:	e7f0      	b.n	8003ce6 <HAL_UART_MspInit+0x82>
 8003d04:	40004400 	.word	0x40004400
 8003d08:	20016b78 	.word	0x20016b78
 8003d0c:	40020080 	.word	0x40020080

08003d10 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003d10:	4770      	bx	lr

08003d12 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003d12:	e7fe      	b.n	8003d12 <HardFault_Handler>

08003d14 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003d14:	e7fe      	b.n	8003d14 <MemManage_Handler>

08003d16 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003d16:	e7fe      	b.n	8003d16 <BusFault_Handler>

08003d18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003d18:	e7fe      	b.n	8003d18 <UsageFault_Handler>

08003d1a <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003d1a:	4770      	bx	lr

08003d1c <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003d1c:	4770      	bx	lr

08003d1e <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003d1e:	4770      	bx	lr

08003d20 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003d20:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003d22:	f000 f8a5 	bl	8003e70 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003d26:	bd08      	pop	{r3, pc}

08003d28 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8003d28:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8003d2a:	4802      	ldr	r0, [pc, #8]	; (8003d34 <DMA1_Channel7_IRQHandler+0xc>)
 8003d2c:	f000 fa23 	bl	8004176 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8003d30:	bd08      	pop	{r3, pc}
 8003d32:	bf00      	nop
 8003d34:	20016b78 	.word	0x20016b78

08003d38 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003d38:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003d3a:	4802      	ldr	r0, [pc, #8]	; (8003d44 <USART2_IRQHandler+0xc>)
 8003d3c:	f002 ffb8 	bl	8006cb0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003d40:	bd08      	pop	{r3, pc}
 8003d42:	bf00      	nop
 8003d44:	20016c00 	.word	0x20016c00

08003d48 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8003d48:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003d4a:	4802      	ldr	r0, [pc, #8]	; (8003d54 <TIM7_IRQHandler+0xc>)
 8003d4c:	f002 fa41 	bl	80061d2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8003d50:	bd08      	pop	{r3, pc}
 8003d52:	bf00      	nop
 8003d54:	20016c80 	.word	0x20016c80

08003d58 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003d58:	490f      	ldr	r1, [pc, #60]	; (8003d98 <SystemInit+0x40>)
 8003d5a:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8003d5e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003d62:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8003d66:	4b0d      	ldr	r3, [pc, #52]	; (8003d9c <SystemInit+0x44>)
 8003d68:	681a      	ldr	r2, [r3, #0]
 8003d6a:	f042 0201 	orr.w	r2, r2, #1
 8003d6e:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8003d70:	2000      	movs	r0, #0
 8003d72:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8003d74:	681a      	ldr	r2, [r3, #0]
 8003d76:	f022 52a8 	bic.w	r2, r2, #352321536	; 0x15000000
 8003d7a:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 8003d7e:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8003d80:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003d84:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003d86:	681a      	ldr	r2, [r3, #0]
 8003d88:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003d8c:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8003d8e:	6198      	str	r0, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003d90:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003d94:	608b      	str	r3, [r1, #8]
#endif
}
 8003d96:	4770      	bx	lr
 8003d98:	e000ed00 	.word	0xe000ed00
 8003d9c:	40021000 	.word	0x40021000

08003da0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003da0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003dd8 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8003da4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8003da6:	e003      	b.n	8003db0 <LoopCopyDataInit>

08003da8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8003da8:	4b0c      	ldr	r3, [pc, #48]	; (8003ddc <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8003daa:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8003dac:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8003dae:	3104      	adds	r1, #4

08003db0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8003db0:	480b      	ldr	r0, [pc, #44]	; (8003de0 <LoopForever+0xa>)
	ldr	r3, =_edata
 8003db2:	4b0c      	ldr	r3, [pc, #48]	; (8003de4 <LoopForever+0xe>)
	adds	r2, r0, r1
 8003db4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8003db6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8003db8:	d3f6      	bcc.n	8003da8 <CopyDataInit>
	ldr	r2, =_sbss
 8003dba:	4a0b      	ldr	r2, [pc, #44]	; (8003de8 <LoopForever+0x12>)
	b	LoopFillZerobss
 8003dbc:	e002      	b.n	8003dc4 <LoopFillZerobss>

08003dbe <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8003dbe:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8003dc0:	f842 3b04 	str.w	r3, [r2], #4

08003dc4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8003dc4:	4b09      	ldr	r3, [pc, #36]	; (8003dec <LoopForever+0x16>)
	cmp	r2, r3
 8003dc6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8003dc8:	d3f9      	bcc.n	8003dbe <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003dca:	f7ff ffc5 	bl	8003d58 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003dce:	f003 fbc7 	bl	8007560 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003dd2:	f7ff fcb7 	bl	8003744 <main>

08003dd6 <LoopForever>:

LoopForever:
    b LoopForever
 8003dd6:	e7fe      	b.n	8003dd6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003dd8:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8003ddc:	080088bc 	.word	0x080088bc
	ldr	r0, =_sdata
 8003de0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8003de4:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 8003de8:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 8003dec:	20016cc4 	.word	0x20016cc4

08003df0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003df0:	e7fe      	b.n	8003df0 <ADC1_2_IRQHandler>
	...

08003df4 <HAL_InitTick>:
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 8003df4:	4b10      	ldr	r3, [pc, #64]	; (8003e38 <HAL_InitTick+0x44>)
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	b90b      	cbnz	r3, 8003dfe <HAL_InitTick+0xa>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8003dfa:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8003dfc:	4770      	bx	lr
{
 8003dfe:	b510      	push	{r4, lr}
 8003e00:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8003e02:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003e06:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e0a:	4a0c      	ldr	r2, [pc, #48]	; (8003e3c <HAL_InitTick+0x48>)
 8003e0c:	6810      	ldr	r0, [r2, #0]
 8003e0e:	fbb0 f0f3 	udiv	r0, r0, r3
 8003e12:	f000 f8b9 	bl	8003f88 <HAL_SYSTICK_Config>
 8003e16:	b968      	cbnz	r0, 8003e34 <HAL_InitTick+0x40>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003e18:	2c0f      	cmp	r4, #15
 8003e1a:	d901      	bls.n	8003e20 <HAL_InitTick+0x2c>
        status = HAL_ERROR;
 8003e1c:	2001      	movs	r0, #1
 8003e1e:	e00a      	b.n	8003e36 <HAL_InitTick+0x42>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003e20:	2200      	movs	r2, #0
 8003e22:	4621      	mov	r1, r4
 8003e24:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003e28:	f000 f85a 	bl	8003ee0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003e2c:	4b04      	ldr	r3, [pc, #16]	; (8003e40 <HAL_InitTick+0x4c>)
 8003e2e:	601c      	str	r4, [r3, #0]
  HAL_StatusTypeDef  status = HAL_OK;
 8003e30:	2000      	movs	r0, #0
 8003e32:	e000      	b.n	8003e36 <HAL_InitTick+0x42>
      status = HAL_ERROR;
 8003e34:	2001      	movs	r0, #1
}
 8003e36:	bd10      	pop	{r4, pc}
 8003e38:	20000004 	.word	0x20000004
 8003e3c:	20000000 	.word	0x20000000
 8003e40:	20000008 	.word	0x20000008

08003e44 <HAL_Init>:
{
 8003e44:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003e46:	4a09      	ldr	r2, [pc, #36]	; (8003e6c <HAL_Init+0x28>)
 8003e48:	6813      	ldr	r3, [r2, #0]
 8003e4a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e4e:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003e50:	2003      	movs	r0, #3
 8003e52:	f000 f833 	bl	8003ebc <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003e56:	2000      	movs	r0, #0
 8003e58:	f7ff ffcc 	bl	8003df4 <HAL_InitTick>
 8003e5c:	b110      	cbz	r0, 8003e64 <HAL_Init+0x20>
    status = HAL_ERROR;
 8003e5e:	2401      	movs	r4, #1
}
 8003e60:	4620      	mov	r0, r4
 8003e62:	bd10      	pop	{r4, pc}
 8003e64:	4604      	mov	r4, r0
    HAL_MspInit();
 8003e66:	f7ff fe3f 	bl	8003ae8 <HAL_MspInit>
 8003e6a:	e7f9      	b.n	8003e60 <HAL_Init+0x1c>
 8003e6c:	40022000 	.word	0x40022000

08003e70 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8003e70:	4a03      	ldr	r2, [pc, #12]	; (8003e80 <HAL_IncTick+0x10>)
 8003e72:	6813      	ldr	r3, [r2, #0]
 8003e74:	4903      	ldr	r1, [pc, #12]	; (8003e84 <HAL_IncTick+0x14>)
 8003e76:	6809      	ldr	r1, [r1, #0]
 8003e78:	440b      	add	r3, r1
 8003e7a:	6013      	str	r3, [r2, #0]
}
 8003e7c:	4770      	bx	lr
 8003e7e:	bf00      	nop
 8003e80:	20016cc0 	.word	0x20016cc0
 8003e84:	20000004 	.word	0x20000004

08003e88 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8003e88:	4b01      	ldr	r3, [pc, #4]	; (8003e90 <HAL_GetTick+0x8>)
 8003e8a:	6818      	ldr	r0, [r3, #0]
}
 8003e8c:	4770      	bx	lr
 8003e8e:	bf00      	nop
 8003e90:	20016cc0 	.word	0x20016cc0

08003e94 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003e94:	b538      	push	{r3, r4, r5, lr}
 8003e96:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8003e98:	f7ff fff6 	bl	8003e88 <HAL_GetTick>
 8003e9c:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003e9e:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 8003ea2:	d002      	beq.n	8003eaa <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8003ea4:	4b04      	ldr	r3, [pc, #16]	; (8003eb8 <HAL_Delay+0x24>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003eaa:	f7ff ffed 	bl	8003e88 <HAL_GetTick>
 8003eae:	1b40      	subs	r0, r0, r5
 8003eb0:	42a0      	cmp	r0, r4
 8003eb2:	d3fa      	bcc.n	8003eaa <HAL_Delay+0x16>
  {
  }
}
 8003eb4:	bd38      	pop	{r3, r4, r5, pc}
 8003eb6:	bf00      	nop
 8003eb8:	20000004 	.word	0x20000004

08003ebc <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ebc:	4a07      	ldr	r2, [pc, #28]	; (8003edc <HAL_NVIC_SetPriorityGrouping+0x20>)
 8003ebe:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003ec0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003ec4:	041b      	lsls	r3, r3, #16
 8003ec6:	0c1b      	lsrs	r3, r3, #16
 8003ec8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003ecc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003ed0:	0200      	lsls	r0, r0, #8
 8003ed2:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8003ed6:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8003ed8:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8003eda:	4770      	bx	lr
 8003edc:	e000ed00 	.word	0xe000ed00

08003ee0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ee0:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003ee2:	4b16      	ldr	r3, [pc, #88]	; (8003f3c <HAL_NVIC_SetPriority+0x5c>)
 8003ee4:	68db      	ldr	r3, [r3, #12]
 8003ee6:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003eea:	f1c3 0407 	rsb	r4, r3, #7
 8003eee:	2c04      	cmp	r4, #4
 8003ef0:	bf28      	it	cs
 8003ef2:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003ef4:	1d1d      	adds	r5, r3, #4
 8003ef6:	2d06      	cmp	r5, #6
 8003ef8:	bf8c      	ite	hi
 8003efa:	3b03      	subhi	r3, #3
 8003efc:	2300      	movls	r3, #0

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003efe:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8003f02:	fa05 f404 	lsl.w	r4, r5, r4
 8003f06:	ea21 0104 	bic.w	r1, r1, r4
 8003f0a:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003f0c:	fa05 f303 	lsl.w	r3, r5, r3
 8003f10:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f14:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8003f16:	2800      	cmp	r0, #0
 8003f18:	db09      	blt.n	8003f2e <HAL_NVIC_SetPriority+0x4e>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f1a:	0109      	lsls	r1, r1, #4
 8003f1c:	b2c9      	uxtb	r1, r1
 8003f1e:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8003f22:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8003f26:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8003f2a:	bc30      	pop	{r4, r5}
 8003f2c:	4770      	bx	lr
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f2e:	f000 000f 	and.w	r0, r0, #15
 8003f32:	0109      	lsls	r1, r1, #4
 8003f34:	b2c9      	uxtb	r1, r1
 8003f36:	4b02      	ldr	r3, [pc, #8]	; (8003f40 <HAL_NVIC_SetPriority+0x60>)
 8003f38:	5419      	strb	r1, [r3, r0]
 8003f3a:	e7f6      	b.n	8003f2a <HAL_NVIC_SetPriority+0x4a>
 8003f3c:	e000ed00 	.word	0xe000ed00
 8003f40:	e000ed14 	.word	0xe000ed14

08003f44 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8003f44:	2800      	cmp	r0, #0
 8003f46:	db08      	blt.n	8003f5a <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003f48:	0942      	lsrs	r2, r0, #5
 8003f4a:	f000 001f 	and.w	r0, r0, #31
 8003f4e:	2301      	movs	r3, #1
 8003f50:	fa03 f000 	lsl.w	r0, r3, r0
 8003f54:	4b01      	ldr	r3, [pc, #4]	; (8003f5c <HAL_NVIC_EnableIRQ+0x18>)
 8003f56:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8003f5a:	4770      	bx	lr
 8003f5c:	e000e100 	.word	0xe000e100

08003f60 <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8003f60:	2800      	cmp	r0, #0
 8003f62:	db0d      	blt.n	8003f80 <HAL_NVIC_DisableIRQ+0x20>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003f64:	0943      	lsrs	r3, r0, #5
 8003f66:	f000 001f 	and.w	r0, r0, #31
 8003f6a:	2201      	movs	r2, #1
 8003f6c:	fa02 f000 	lsl.w	r0, r2, r0
 8003f70:	3320      	adds	r3, #32
 8003f72:	4a04      	ldr	r2, [pc, #16]	; (8003f84 <HAL_NVIC_DisableIRQ+0x24>)
 8003f74:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003f78:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003f7c:	f3bf 8f6f 	isb	sy
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 8003f80:	4770      	bx	lr
 8003f82:	bf00      	nop
 8003f84:	e000e100 	.word	0xe000e100

08003f88 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003f88:	3801      	subs	r0, #1
 8003f8a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8003f8e:	d20a      	bcs.n	8003fa6 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003f90:	4b06      	ldr	r3, [pc, #24]	; (8003fac <HAL_SYSTICK_Config+0x24>)
 8003f92:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f94:	4a06      	ldr	r2, [pc, #24]	; (8003fb0 <HAL_SYSTICK_Config+0x28>)
 8003f96:	21f0      	movs	r1, #240	; 0xf0
 8003f98:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f9c:	2000      	movs	r0, #0
 8003f9e:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003fa0:	2207      	movs	r2, #7
 8003fa2:	601a      	str	r2, [r3, #0]
 8003fa4:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8003fa6:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8003fa8:	4770      	bx	lr
 8003faa:	bf00      	nop
 8003fac:	e000e010 	.word	0xe000e010
 8003fb0:	e000ed00 	.word	0xe000ed00

08003fb4 <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003fb4:	2800      	cmp	r0, #0
 8003fb6:	d057      	beq.n	8004068 <HAL_DMA_Init+0xb4>
{
 8003fb8:	b410      	push	{r4}
 8003fba:	4603      	mov	r3, r0
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003fbc:	6801      	ldr	r1, [r0, #0]
 8003fbe:	4a2b      	ldr	r2, [pc, #172]	; (800406c <HAL_DMA_Init+0xb8>)
 8003fc0:	4291      	cmp	r1, r2
 8003fc2:	d846      	bhi.n	8004052 <HAL_DMA_Init+0x9e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003fc4:	4a2a      	ldr	r2, [pc, #168]	; (8004070 <HAL_DMA_Init+0xbc>)
 8003fc6:	440a      	add	r2, r1
 8003fc8:	492a      	ldr	r1, [pc, #168]	; (8004074 <HAL_DMA_Init+0xc0>)
 8003fca:	fba1 1202 	umull	r1, r2, r1, r2
 8003fce:	0912      	lsrs	r2, r2, #4
 8003fd0:	0092      	lsls	r2, r2, #2
 8003fd2:	6442      	str	r2, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003fd4:	4a28      	ldr	r2, [pc, #160]	; (8004078 <HAL_DMA_Init+0xc4>)
 8003fd6:	6402      	str	r2, [r0, #64]	; 0x40
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003fd8:	2202      	movs	r2, #2
 8003fda:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003fde:	6818      	ldr	r0, [r3, #0]
 8003fe0:	6801      	ldr	r1, [r0, #0]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003fe2:	f421 41ff 	bic.w	r1, r1, #32640	; 0x7f80
 8003fe6:	f021 0170 	bic.w	r1, r1, #112	; 0x70
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003fea:	689a      	ldr	r2, [r3, #8]
 8003fec:	68dc      	ldr	r4, [r3, #12]
 8003fee:	4322      	orrs	r2, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ff0:	691c      	ldr	r4, [r3, #16]
 8003ff2:	4322      	orrs	r2, r4
 8003ff4:	695c      	ldr	r4, [r3, #20]
 8003ff6:	4322      	orrs	r2, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ff8:	699c      	ldr	r4, [r3, #24]
 8003ffa:	4322      	orrs	r2, r4
 8003ffc:	69dc      	ldr	r4, [r3, #28]
 8003ffe:	4322      	orrs	r2, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 8004000:	6a1c      	ldr	r4, [r3, #32]
 8004002:	4322      	orrs	r2, r4
  tmp |=  hdma->Init.Direction        |
 8004004:	430a      	orrs	r2, r1

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004006:	6002      	str	r2, [r0, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8004008:	689a      	ldr	r2, [r3, #8]
 800400a:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 800400e:	d016      	beq.n	800403e <HAL_DMA_Init+0x8a>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8004010:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8004012:	4a19      	ldr	r2, [pc, #100]	; (8004078 <HAL_DMA_Init+0xc4>)
 8004014:	4291      	cmp	r1, r2
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8004016:	bf0c      	ite	eq
 8004018:	4918      	ldreq	r1, [pc, #96]	; (800407c <HAL_DMA_Init+0xc8>)
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800401a:	4919      	ldrne	r1, [pc, #100]	; (8004080 <HAL_DMA_Init+0xcc>)
 800401c:	680a      	ldr	r2, [r1, #0]
 800401e:	6c58      	ldr	r0, [r3, #68]	; 0x44
 8004020:	f000 041c 	and.w	r4, r0, #28
 8004024:	200f      	movs	r0, #15
 8004026:	40a0      	lsls	r0, r4
 8004028:	ea22 0200 	bic.w	r2, r2, r0
 800402c:	600a      	str	r2, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800402e:	680c      	ldr	r4, [r1, #0]
 8004030:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004032:	f002 001c 	and.w	r0, r2, #28
 8004036:	685a      	ldr	r2, [r3, #4]
 8004038:	4082      	lsls	r2, r0
 800403a:	4322      	orrs	r2, r4
 800403c:	600a      	str	r2, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800403e:	2000      	movs	r0, #0
 8004040:	63d8      	str	r0, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004042:	2201      	movs	r2, #1
 8004044:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004048:	f883 0024 	strb.w	r0, [r3, #36]	; 0x24

  return HAL_OK;
}
 800404c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004050:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004052:	4a0c      	ldr	r2, [pc, #48]	; (8004084 <HAL_DMA_Init+0xd0>)
 8004054:	440a      	add	r2, r1
 8004056:	4907      	ldr	r1, [pc, #28]	; (8004074 <HAL_DMA_Init+0xc0>)
 8004058:	fba1 1202 	umull	r1, r2, r1, r2
 800405c:	0912      	lsrs	r2, r2, #4
 800405e:	0092      	lsls	r2, r2, #2
 8004060:	6442      	str	r2, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8004062:	4a09      	ldr	r2, [pc, #36]	; (8004088 <HAL_DMA_Init+0xd4>)
 8004064:	6402      	str	r2, [r0, #64]	; 0x40
 8004066:	e7b7      	b.n	8003fd8 <HAL_DMA_Init+0x24>
    return HAL_ERROR;
 8004068:	2001      	movs	r0, #1
}
 800406a:	4770      	bx	lr
 800406c:	40020407 	.word	0x40020407
 8004070:	bffdfff8 	.word	0xbffdfff8
 8004074:	cccccccd 	.word	0xcccccccd
 8004078:	40020000 	.word	0x40020000
 800407c:	400200a8 	.word	0x400200a8
 8004080:	400204a8 	.word	0x400204a8
 8004084:	bffdfbf8 	.word	0xbffdfbf8
 8004088:	40020400 	.word	0x40020400

0800408c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800408c:	b470      	push	{r4, r5, r6}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800408e:	f890 4024 	ldrb.w	r4, [r0, #36]	; 0x24
 8004092:	2c01      	cmp	r4, #1
 8004094:	d045      	beq.n	8004122 <HAL_DMA_Start_IT+0x96>
 8004096:	2401      	movs	r4, #1
 8004098:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 800409c:	f890 4025 	ldrb.w	r4, [r0, #37]	; 0x25
 80040a0:	b2e4      	uxtb	r4, r4
 80040a2:	2c01      	cmp	r4, #1
 80040a4:	d005      	beq.n	80040b2 <HAL_DMA_Start_IT+0x26>
    __HAL_DMA_ENABLE(hdma);
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80040a6:	2300      	movs	r3, #0
 80040a8:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80040ac:	2002      	movs	r0, #2
  }
  return status;
}
 80040ae:	bc70      	pop	{r4, r5, r6}
 80040b0:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_BUSY;
 80040b2:	2402      	movs	r4, #2
 80040b4:	f880 4025 	strb.w	r4, [r0, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80040b8:	2400      	movs	r4, #0
 80040ba:	63c4      	str	r4, [r0, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 80040bc:	6805      	ldr	r5, [r0, #0]
 80040be:	682c      	ldr	r4, [r5, #0]
 80040c0:	f024 0401 	bic.w	r4, r4, #1
 80040c4:	602c      	str	r4, [r5, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80040c6:	6c05      	ldr	r5, [r0, #64]	; 0x40
 80040c8:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80040ca:	f004 061c 	and.w	r6, r4, #28
 80040ce:	2401      	movs	r4, #1
 80040d0:	40b4      	lsls	r4, r6
 80040d2:	606c      	str	r4, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80040d4:	6804      	ldr	r4, [r0, #0]
 80040d6:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80040d8:	6883      	ldr	r3, [r0, #8]
 80040da:	2b10      	cmp	r3, #16
 80040dc:	d011      	beq.n	8004102 <HAL_DMA_Start_IT+0x76>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 80040de:	6803      	ldr	r3, [r0, #0]
 80040e0:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 80040e2:	6803      	ldr	r3, [r0, #0]
 80040e4:	60da      	str	r2, [r3, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 80040e6:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80040e8:	b183      	cbz	r3, 800410c <HAL_DMA_Start_IT+0x80>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80040ea:	6802      	ldr	r2, [r0, #0]
 80040ec:	6813      	ldr	r3, [r2, #0]
 80040ee:	f043 030e 	orr.w	r3, r3, #14
 80040f2:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 80040f4:	6802      	ldr	r2, [r0, #0]
 80040f6:	6813      	ldr	r3, [r2, #0]
 80040f8:	f043 0301 	orr.w	r3, r3, #1
 80040fc:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80040fe:	2000      	movs	r0, #0
 8004100:	e7d5      	b.n	80040ae <HAL_DMA_Start_IT+0x22>
    hdma->Instance->CPAR = DstAddress;
 8004102:	6803      	ldr	r3, [r0, #0]
 8004104:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 8004106:	6803      	ldr	r3, [r0, #0]
 8004108:	60d9      	str	r1, [r3, #12]
 800410a:	e7ec      	b.n	80040e6 <HAL_DMA_Start_IT+0x5a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800410c:	6802      	ldr	r2, [r0, #0]
 800410e:	6813      	ldr	r3, [r2, #0]
 8004110:	f023 0304 	bic.w	r3, r3, #4
 8004114:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004116:	6802      	ldr	r2, [r0, #0]
 8004118:	6813      	ldr	r3, [r2, #0]
 800411a:	f043 030a 	orr.w	r3, r3, #10
 800411e:	6013      	str	r3, [r2, #0]
 8004120:	e7e8      	b.n	80040f4 <HAL_DMA_Start_IT+0x68>
  __HAL_LOCK(hdma);
 8004122:	2002      	movs	r0, #2
 8004124:	e7c3      	b.n	80040ae <HAL_DMA_Start_IT+0x22>

08004126 <HAL_DMA_Abort_IT>:
{
 8004126:	b508      	push	{r3, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004128:	f890 3025 	ldrb.w	r3, [r0, #37]	; 0x25
 800412c:	b2db      	uxtb	r3, r3
 800412e:	2b02      	cmp	r3, #2
 8004130:	d003      	beq.n	800413a <HAL_DMA_Abort_IT+0x14>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004132:	2304      	movs	r3, #4
 8004134:	63c3      	str	r3, [r0, #60]	; 0x3c
    status = HAL_ERROR;
 8004136:	2001      	movs	r0, #1
}
 8004138:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800413a:	6802      	ldr	r2, [r0, #0]
 800413c:	6813      	ldr	r3, [r2, #0]
 800413e:	f023 030e 	bic.w	r3, r3, #14
 8004142:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8004144:	6802      	ldr	r2, [r0, #0]
 8004146:	6813      	ldr	r3, [r2, #0]
 8004148:	f023 0301 	bic.w	r3, r3, #1
 800414c:	6013      	str	r3, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800414e:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8004150:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8004152:	f003 031c 	and.w	r3, r3, #28
 8004156:	2201      	movs	r2, #1
 8004158:	fa02 f303 	lsl.w	r3, r2, r3
 800415c:	604b      	str	r3, [r1, #4]
    hdma->State = HAL_DMA_STATE_READY;
 800415e:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8004162:	2300      	movs	r3, #0
 8004164:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if(hdma->XferAbortCallback != NULL)
 8004168:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800416a:	b113      	cbz	r3, 8004172 <HAL_DMA_Abort_IT+0x4c>
      hdma->XferAbortCallback(hdma);
 800416c:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 800416e:	2000      	movs	r0, #0
 8004170:	e7e2      	b.n	8004138 <HAL_DMA_Abort_IT+0x12>
 8004172:	2000      	movs	r0, #0
 8004174:	e7e0      	b.n	8004138 <HAL_DMA_Abort_IT+0x12>

08004176 <HAL_DMA_IRQHandler>:
{
 8004176:	b538      	push	{r3, r4, r5, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004178:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800417a:	6819      	ldr	r1, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 800417c:	6804      	ldr	r4, [r0, #0]
 800417e:	6825      	ldr	r5, [r4, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8004180:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8004182:	f003 031c 	and.w	r3, r3, #28
 8004186:	2204      	movs	r2, #4
 8004188:	409a      	lsls	r2, r3
 800418a:	420a      	tst	r2, r1
 800418c:	d015      	beq.n	80041ba <HAL_DMA_IRQHandler+0x44>
 800418e:	f015 0f04 	tst.w	r5, #4
 8004192:	d012      	beq.n	80041ba <HAL_DMA_IRQHandler+0x44>
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004194:	6823      	ldr	r3, [r4, #0]
 8004196:	f013 0f20 	tst.w	r3, #32
 800419a:	d103      	bne.n	80041a4 <HAL_DMA_IRQHandler+0x2e>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800419c:	6823      	ldr	r3, [r4, #0]
 800419e:	f023 0304 	bic.w	r3, r3, #4
 80041a2:	6023      	str	r3, [r4, #0]
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80041a4:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80041a6:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80041a8:	f003 021c 	and.w	r2, r3, #28
 80041ac:	2304      	movs	r3, #4
 80041ae:	4093      	lsls	r3, r2
 80041b0:	604b      	str	r3, [r1, #4]
      if(hdma->XferHalfCpltCallback != NULL)
 80041b2:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80041b4:	b103      	cbz	r3, 80041b8 <HAL_DMA_IRQHandler+0x42>
        hdma->XferHalfCpltCallback(hdma);
 80041b6:	4798      	blx	r3
}
 80041b8:	bd38      	pop	{r3, r4, r5, pc}
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80041ba:	2202      	movs	r2, #2
 80041bc:	409a      	lsls	r2, r3
 80041be:	420a      	tst	r2, r1
 80041c0:	d01c      	beq.n	80041fc <HAL_DMA_IRQHandler+0x86>
 80041c2:	f015 0f02 	tst.w	r5, #2
 80041c6:	d019      	beq.n	80041fc <HAL_DMA_IRQHandler+0x86>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80041c8:	6823      	ldr	r3, [r4, #0]
 80041ca:	f013 0f20 	tst.w	r3, #32
 80041ce:	d106      	bne.n	80041de <HAL_DMA_IRQHandler+0x68>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80041d0:	6823      	ldr	r3, [r4, #0]
 80041d2:	f023 030a 	bic.w	r3, r3, #10
 80041d6:	6023      	str	r3, [r4, #0]
      hdma->State = HAL_DMA_STATE_READY;
 80041d8:	2301      	movs	r3, #1
 80041da:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80041de:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80041e0:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80041e2:	f003 021c 	and.w	r2, r3, #28
 80041e6:	2302      	movs	r3, #2
 80041e8:	4093      	lsls	r3, r2
 80041ea:	604b      	str	r3, [r1, #4]
    __HAL_UNLOCK(hdma);
 80041ec:	2300      	movs	r3, #0
 80041ee:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if(hdma->XferCpltCallback != NULL)
 80041f2:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d0df      	beq.n	80041b8 <HAL_DMA_IRQHandler+0x42>
      hdma->XferCpltCallback(hdma);
 80041f8:	4798      	blx	r3
 80041fa:	e7dd      	b.n	80041b8 <HAL_DMA_IRQHandler+0x42>
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80041fc:	2208      	movs	r2, #8
 80041fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004202:	420b      	tst	r3, r1
 8004204:	d0d8      	beq.n	80041b8 <HAL_DMA_IRQHandler+0x42>
 8004206:	f015 0f08 	tst.w	r5, #8
 800420a:	d0d5      	beq.n	80041b8 <HAL_DMA_IRQHandler+0x42>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800420c:	6823      	ldr	r3, [r4, #0]
 800420e:	f023 030e 	bic.w	r3, r3, #14
 8004212:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004214:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8004216:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8004218:	f003 031c 	and.w	r3, r3, #28
 800421c:	2201      	movs	r2, #1
 800421e:	fa02 f303 	lsl.w	r3, r2, r3
 8004222:	604b      	str	r3, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004224:	63c2      	str	r2, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8004226:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 800422a:	2300      	movs	r3, #0
 800422c:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferErrorCallback != NULL)
 8004230:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004232:	2b00      	cmp	r3, #0
 8004234:	d0c0      	beq.n	80041b8 <HAL_DMA_IRQHandler+0x42>
      hdma->XferErrorCallback(hdma);
 8004236:	4798      	blx	r3
  return;
 8004238:	e7be      	b.n	80041b8 <HAL_DMA_IRQHandler+0x42>

0800423a <HAL_DMA_GetState>:
  return hdma->State;
 800423a:	f890 0025 	ldrb.w	r0, [r0, #37]	; 0x25
}
 800423e:	4770      	bx	lr

08004240 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004240:	680a      	ldr	r2, [r1, #0]
 8004242:	2a00      	cmp	r2, #0
 8004244:	f000 80e7 	beq.w	8004416 <HAL_GPIO_Init+0x1d6>
{
 8004248:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800424c:	b083      	sub	sp, #12
  uint32_t position = 0x00u;
 800424e:	2400      	movs	r4, #0
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004250:	2701      	movs	r7, #1
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004252:	f8df c1cc 	ldr.w	ip, [pc, #460]	; 8004420 <HAL_GPIO_Init+0x1e0>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004256:	4e70      	ldr	r6, [pc, #448]	; (8004418 <HAL_GPIO_Init+0x1d8>)
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004258:	f8df 91c8 	ldr.w	r9, [pc, #456]	; 8004424 <HAL_GPIO_Init+0x1e4>
 800425c:	f8df a1c8 	ldr.w	sl, [pc, #456]	; 8004428 <HAL_GPIO_Init+0x1e8>
 8004260:	4686      	mov	lr, r0
 8004262:	e04e      	b.n	8004302 <HAL_GPIO_Init+0xc2>
        temp = GPIOx->AFR[position >> 3u];
 8004264:	08e2      	lsrs	r2, r4, #3
 8004266:	eb0e 0282 	add.w	r2, lr, r2, lsl #2
 800426a:	6a15      	ldr	r5, [r2, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800426c:	f004 0307 	and.w	r3, r4, #7
 8004270:	ea4f 0b83 	mov.w	fp, r3, lsl #2
 8004274:	230f      	movs	r3, #15
 8004276:	fa03 f30b 	lsl.w	r3, r3, fp
 800427a:	ea25 0503 	bic.w	r5, r5, r3
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800427e:	690b      	ldr	r3, [r1, #16]
 8004280:	fa03 f30b 	lsl.w	r3, r3, fp
 8004284:	432b      	orrs	r3, r5
        GPIOx->AFR[position >> 3u] = temp;
 8004286:	6213      	str	r3, [r2, #32]
 8004288:	e045      	b.n	8004316 <HAL_GPIO_Init+0xd6>
        temp = GPIOx->ASCR;
 800428a:	f8de b02c 	ldr.w	fp, [lr, #44]	; 0x2c
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800428e:	ea2b 0b00 	bic.w	fp, fp, r0
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8004292:	f3c2 00c0 	ubfx	r0, r2, #3, #1
 8004296:	40a0      	lsls	r0, r4
 8004298:	ea40 000b 	orr.w	r0, r0, fp
        GPIOx->ASCR = temp;
 800429c:	f8ce 002c 	str.w	r0, [lr, #44]	; 0x2c
 80042a0:	e06b      	b.n	800437a <HAL_GPIO_Init+0x13a>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80042a2:	2200      	movs	r2, #0
 80042a4:	4082      	lsls	r2, r0
 80042a6:	432a      	orrs	r2, r5
        SYSCFG->EXTICR[position >> 2u] = temp;
 80042a8:	609a      	str	r2, [r3, #8]
        temp = EXTI->IMR1;
 80042aa:	6833      	ldr	r3, [r6, #0]
        temp &= ~(iocurrent);
 80042ac:	ea6f 0008 	mvn.w	r0, r8
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80042b0:	684a      	ldr	r2, [r1, #4]
 80042b2:	f412 3f80 	tst.w	r2, #65536	; 0x10000
        temp &= ~(iocurrent);
 80042b6:	bf0c      	ite	eq
 80042b8:	4003      	andeq	r3, r0
        {
          temp |= iocurrent;
 80042ba:	ea48 0303 	orrne.w	r3, r8, r3
        }
        EXTI->IMR1 = temp;
 80042be:	6033      	str	r3, [r6, #0]

        temp = EXTI->EMR1;
 80042c0:	6873      	ldr	r3, [r6, #4]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80042c2:	684a      	ldr	r2, [r1, #4]
 80042c4:	f412 3f00 	tst.w	r2, #131072	; 0x20000
        temp &= ~(iocurrent);
 80042c8:	bf0c      	ite	eq
 80042ca:	4003      	andeq	r3, r0
        {
          temp |= iocurrent;
 80042cc:	ea48 0303 	orrne.w	r3, r8, r3
        }
        EXTI->EMR1 = temp;
 80042d0:	6073      	str	r3, [r6, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80042d2:	68b2      	ldr	r2, [r6, #8]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80042d4:	684b      	ldr	r3, [r1, #4]
 80042d6:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
        temp &= ~(iocurrent);
 80042da:	bf0c      	ite	eq
 80042dc:	4002      	andeq	r2, r0
        {
          temp |= iocurrent;
 80042de:	ea48 0202 	orrne.w	r2, r8, r2
        }
        EXTI->RTSR1 = temp;
 80042e2:	60b2      	str	r2, [r6, #8]

        temp = EXTI->FTSR1;
 80042e4:	68f3      	ldr	r3, [r6, #12]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80042e6:	684a      	ldr	r2, [r1, #4]
 80042e8:	f412 1f00 	tst.w	r2, #2097152	; 0x200000
        temp &= ~(iocurrent);
 80042ec:	bf0c      	ite	eq
 80042ee:	4003      	andeq	r3, r0
        {
          temp |= iocurrent;
 80042f0:	ea48 0303 	orrne.w	r3, r8, r3
        }
        EXTI->FTSR1 = temp;
 80042f4:	60f3      	str	r3, [r6, #12]
      }
    }

    position++;
 80042f6:	3401      	adds	r4, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80042f8:	680a      	ldr	r2, [r1, #0]
 80042fa:	fa32 f304 	lsrs.w	r3, r2, r4
 80042fe:	f000 8087 	beq.w	8004410 <HAL_GPIO_Init+0x1d0>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004302:	fa07 f004 	lsl.w	r0, r7, r4
    if (iocurrent != 0x00u)
 8004306:	ea10 0802 	ands.w	r8, r0, r2
 800430a:	d0f4      	beq.n	80042f6 <HAL_GPIO_Init+0xb6>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800430c:	684b      	ldr	r3, [r1, #4]
 800430e:	f023 0310 	bic.w	r3, r3, #16
 8004312:	2b02      	cmp	r3, #2
 8004314:	d0a6      	beq.n	8004264 <HAL_GPIO_Init+0x24>
      temp = GPIOx->MODER;
 8004316:	f8de 2000 	ldr.w	r2, [lr]
 800431a:	0065      	lsls	r5, r4, #1
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800431c:	2303      	movs	r3, #3
 800431e:	40ab      	lsls	r3, r5
 8004320:	43db      	mvns	r3, r3
 8004322:	ea03 0b02 	and.w	fp, r3, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004326:	684a      	ldr	r2, [r1, #4]
 8004328:	f002 0203 	and.w	r2, r2, #3
 800432c:	40aa      	lsls	r2, r5
 800432e:	ea42 020b 	orr.w	r2, r2, fp
      GPIOx->MODER = temp;
 8004332:	f8ce 2000 	str.w	r2, [lr]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004336:	684a      	ldr	r2, [r1, #4]
 8004338:	f022 0210 	bic.w	r2, r2, #16
 800433c:	3a01      	subs	r2, #1
 800433e:	2a01      	cmp	r2, #1
 8004340:	d815      	bhi.n	800436e <HAL_GPIO_Init+0x12e>
        temp = GPIOx->OSPEEDR;
 8004342:	f8de 2008 	ldr.w	r2, [lr, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004346:	ea03 0b02 	and.w	fp, r3, r2
        temp |= (GPIO_Init->Speed << (position * 2u));
 800434a:	68ca      	ldr	r2, [r1, #12]
 800434c:	40aa      	lsls	r2, r5
 800434e:	ea42 020b 	orr.w	r2, r2, fp
        GPIOx->OSPEEDR = temp;
 8004352:	f8ce 2008 	str.w	r2, [lr, #8]
        temp = GPIOx->OTYPER;
 8004356:	f8de 2004 	ldr.w	r2, [lr, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800435a:	ea22 0b00 	bic.w	fp, r2, r0
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800435e:	684a      	ldr	r2, [r1, #4]
 8004360:	f3c2 1200 	ubfx	r2, r2, #4, #1
 8004364:	40a2      	lsls	r2, r4
 8004366:	ea42 020b 	orr.w	r2, r2, fp
        GPIOx->OTYPER = temp;
 800436a:	f8ce 2004 	str.w	r2, [lr, #4]
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800436e:	684a      	ldr	r2, [r1, #4]
 8004370:	f002 0b03 	and.w	fp, r2, #3
 8004374:	f1bb 0f03 	cmp.w	fp, #3
 8004378:	d087      	beq.n	800428a <HAL_GPIO_Init+0x4a>
      temp = GPIOx->PUPDR;
 800437a:	f8de 200c 	ldr.w	r2, [lr, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800437e:	4013      	ands	r3, r2
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004380:	688a      	ldr	r2, [r1, #8]
 8004382:	fa02 f505 	lsl.w	r5, r2, r5
 8004386:	431d      	orrs	r5, r3
      GPIOx->PUPDR = temp;
 8004388:	f8ce 500c 	str.w	r5, [lr, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800438c:	684b      	ldr	r3, [r1, #4]
 800438e:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8004392:	d0b0      	beq.n	80042f6 <HAL_GPIO_Init+0xb6>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004394:	f8dc 3060 	ldr.w	r3, [ip, #96]	; 0x60
 8004398:	f043 0301 	orr.w	r3, r3, #1
 800439c:	f8cc 3060 	str.w	r3, [ip, #96]	; 0x60
 80043a0:	f8dc 3060 	ldr.w	r3, [ip, #96]	; 0x60
 80043a4:	f003 0301 	and.w	r3, r3, #1
 80043a8:	9301      	str	r3, [sp, #4]
 80043aa:	9b01      	ldr	r3, [sp, #4]
 80043ac:	f024 0303 	bic.w	r3, r4, #3
 80043b0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80043b4:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
        temp = SYSCFG->EXTICR[position >> 2u];
 80043b8:	689d      	ldr	r5, [r3, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80043ba:	f004 0203 	and.w	r2, r4, #3
 80043be:	0090      	lsls	r0, r2, #2
 80043c0:	220f      	movs	r2, #15
 80043c2:	4082      	lsls	r2, r0
 80043c4:	ea25 0502 	bic.w	r5, r5, r2
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80043c8:	f1be 4f90 	cmp.w	lr, #1207959552	; 0x48000000
 80043cc:	f43f af69 	beq.w	80042a2 <HAL_GPIO_Init+0x62>
 80043d0:	45ce      	cmp	lr, r9
 80043d2:	d013      	beq.n	80043fc <HAL_GPIO_Init+0x1bc>
 80043d4:	45d6      	cmp	lr, sl
 80043d6:	d013      	beq.n	8004400 <HAL_GPIO_Init+0x1c0>
 80043d8:	4a10      	ldr	r2, [pc, #64]	; (800441c <HAL_GPIO_Init+0x1dc>)
 80043da:	4596      	cmp	lr, r2
 80043dc:	d012      	beq.n	8004404 <HAL_GPIO_Init+0x1c4>
 80043de:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80043e2:	4596      	cmp	lr, r2
 80043e4:	d010      	beq.n	8004408 <HAL_GPIO_Init+0x1c8>
 80043e6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80043ea:	4596      	cmp	lr, r2
 80043ec:	d00e      	beq.n	800440c <HAL_GPIO_Init+0x1cc>
 80043ee:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80043f2:	4596      	cmp	lr, r2
 80043f4:	bf0c      	ite	eq
 80043f6:	2206      	moveq	r2, #6
 80043f8:	2207      	movne	r2, #7
 80043fa:	e753      	b.n	80042a4 <HAL_GPIO_Init+0x64>
 80043fc:	463a      	mov	r2, r7
 80043fe:	e751      	b.n	80042a4 <HAL_GPIO_Init+0x64>
 8004400:	2202      	movs	r2, #2
 8004402:	e74f      	b.n	80042a4 <HAL_GPIO_Init+0x64>
 8004404:	2203      	movs	r2, #3
 8004406:	e74d      	b.n	80042a4 <HAL_GPIO_Init+0x64>
 8004408:	2204      	movs	r2, #4
 800440a:	e74b      	b.n	80042a4 <HAL_GPIO_Init+0x64>
 800440c:	2205      	movs	r2, #5
 800440e:	e749      	b.n	80042a4 <HAL_GPIO_Init+0x64>
  }
}
 8004410:	b003      	add	sp, #12
 8004412:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004416:	4770      	bx	lr
 8004418:	40010400 	.word	0x40010400
 800441c:	48000c00 	.word	0x48000c00
 8004420:	40021000 	.word	0x40021000
 8004424:	48000400 	.word	0x48000400
 8004428:	48000800 	.word	0x48000800

0800442c <HAL_GPIO_DeInit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800442c:	2900      	cmp	r1, #0
 800442e:	f000 8095 	beq.w	800455c <HAL_GPIO_DeInit+0x130>
{
 8004432:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004436:	b083      	sub	sp, #12
 8004438:	460e      	mov	r6, r1
  uint32_t position = 0x00u;
 800443a:	2200      	movs	r2, #0
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 800443c:	f04f 0901 	mov.w	r9, #1
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8004440:	f04f 0a0f 	mov.w	sl, #15
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8004444:	f8df 811c 	ldr.w	r8, [pc, #284]	; 8004564 <HAL_GPIO_DeInit+0x138>
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8004448:	f8df b11c 	ldr.w	fp, [pc, #284]	; 8004568 <HAL_GPIO_DeInit+0x13c>
 800444c:	e02a      	b.n	80044a4 <HAL_GPIO_DeInit+0x78>
 800444e:	f04f 0e00 	mov.w	lr, #0
 8004452:	fa0e f404 	lsl.w	r4, lr, r4
 8004456:	9f01      	ldr	r7, [sp, #4]
 8004458:	42bc      	cmp	r4, r7
 800445a:	d062      	beq.n	8004522 <HAL_GPIO_DeInit+0xf6>
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 800445c:	6805      	ldr	r5, [r0, #0]
 800445e:	0051      	lsls	r1, r2, #1
 8004460:	2403      	movs	r4, #3
 8004462:	408c      	lsls	r4, r1
 8004464:	4325      	orrs	r5, r4
 8004466:	6005      	str	r5, [r0, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8004468:	08d5      	lsrs	r5, r2, #3
 800446a:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 800446e:	6a2f      	ldr	r7, [r5, #32]
 8004470:	f002 0107 	and.w	r1, r2, #7
 8004474:	0089      	lsls	r1, r1, #2
 8004476:	fa0a f101 	lsl.w	r1, sl, r1
 800447a:	ea27 0101 	bic.w	r1, r7, r1
 800447e:	6229      	str	r1, [r5, #32]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004480:	6885      	ldr	r5, [r0, #8]
 8004482:	43e1      	mvns	r1, r4
 8004484:	400d      	ands	r5, r1
 8004486:	6085      	str	r5, [r0, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8004488:	6844      	ldr	r4, [r0, #4]
 800448a:	43db      	mvns	r3, r3
 800448c:	401c      	ands	r4, r3
 800448e:	6044      	str	r4, [r0, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004490:	68c4      	ldr	r4, [r0, #12]
 8004492:	4021      	ands	r1, r4
 8004494:	60c1      	str	r1, [r0, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8004496:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8004498:	400b      	ands	r3, r1
 800449a:	62c3      	str	r3, [r0, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 800449c:	3201      	adds	r2, #1
  while ((GPIO_Pin >> position) != 0x00u)
 800449e:	fa36 f302 	lsrs.w	r3, r6, r2
 80044a2:	d058      	beq.n	8004556 <HAL_GPIO_DeInit+0x12a>
    iocurrent = (GPIO_Pin) & (1uL << position);
 80044a4:	fa09 f302 	lsl.w	r3, r9, r2
    if (iocurrent != 0x00u)
 80044a8:	ea13 0506 	ands.w	r5, r3, r6
 80044ac:	d0f6      	beq.n	800449c <HAL_GPIO_DeInit+0x70>
 80044ae:	f022 0103 	bic.w	r1, r2, #3
 80044b2:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 80044b6:	f501 3180 	add.w	r1, r1, #65536	; 0x10000
      tmp = SYSCFG->EXTICR[position >> 2u];
 80044ba:	688f      	ldr	r7, [r1, #8]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80044bc:	f002 0403 	and.w	r4, r2, #3
 80044c0:	00a4      	lsls	r4, r4, #2
 80044c2:	fa0a fc04 	lsl.w	ip, sl, r4
 80044c6:	ea0c 0707 	and.w	r7, ip, r7
 80044ca:	9701      	str	r7, [sp, #4]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80044cc:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 80044d0:	d0bd      	beq.n	800444e <HAL_GPIO_DeInit+0x22>
 80044d2:	4558      	cmp	r0, fp
 80044d4:	d017      	beq.n	8004506 <HAL_GPIO_DeInit+0xda>
 80044d6:	4f22      	ldr	r7, [pc, #136]	; (8004560 <HAL_GPIO_DeInit+0x134>)
 80044d8:	42b8      	cmp	r0, r7
 80044da:	d016      	beq.n	800450a <HAL_GPIO_DeInit+0xde>
 80044dc:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 80044e0:	42b8      	cmp	r0, r7
 80044e2:	d015      	beq.n	8004510 <HAL_GPIO_DeInit+0xe4>
 80044e4:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 80044e8:	42b8      	cmp	r0, r7
 80044ea:	d014      	beq.n	8004516 <HAL_GPIO_DeInit+0xea>
 80044ec:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 80044f0:	42b8      	cmp	r0, r7
 80044f2:	d013      	beq.n	800451c <HAL_GPIO_DeInit+0xf0>
 80044f4:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 80044f8:	42b8      	cmp	r0, r7
 80044fa:	bf0c      	ite	eq
 80044fc:	f04f 0e06 	moveq.w	lr, #6
 8004500:	f04f 0e07 	movne.w	lr, #7
 8004504:	e7a5      	b.n	8004452 <HAL_GPIO_DeInit+0x26>
 8004506:	46ce      	mov	lr, r9
 8004508:	e7a3      	b.n	8004452 <HAL_GPIO_DeInit+0x26>
 800450a:	f04f 0e02 	mov.w	lr, #2
 800450e:	e7a0      	b.n	8004452 <HAL_GPIO_DeInit+0x26>
 8004510:	f04f 0e03 	mov.w	lr, #3
 8004514:	e79d      	b.n	8004452 <HAL_GPIO_DeInit+0x26>
 8004516:	f04f 0e04 	mov.w	lr, #4
 800451a:	e79a      	b.n	8004452 <HAL_GPIO_DeInit+0x26>
 800451c:	f04f 0e05 	mov.w	lr, #5
 8004520:	e797      	b.n	8004452 <HAL_GPIO_DeInit+0x26>
        EXTI->IMR1 &= ~(iocurrent);
 8004522:	f8d8 4000 	ldr.w	r4, [r8]
 8004526:	43ed      	mvns	r5, r5
 8004528:	402c      	ands	r4, r5
 800452a:	f8c8 4000 	str.w	r4, [r8]
        EXTI->EMR1 &= ~(iocurrent);
 800452e:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8004532:	402c      	ands	r4, r5
 8004534:	f8c8 4004 	str.w	r4, [r8, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 8004538:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800453c:	402c      	ands	r4, r5
 800453e:	f8c8 4008 	str.w	r4, [r8, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 8004542:	f8d8 400c 	ldr.w	r4, [r8, #12]
 8004546:	4025      	ands	r5, r4
 8004548:	f8c8 500c 	str.w	r5, [r8, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 800454c:	688c      	ldr	r4, [r1, #8]
 800454e:	ea24 040c 	bic.w	r4, r4, ip
 8004552:	608c      	str	r4, [r1, #8]
 8004554:	e782      	b.n	800445c <HAL_GPIO_DeInit+0x30>
  }
}
 8004556:	b003      	add	sp, #12
 8004558:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800455c:	4770      	bx	lr
 800455e:	bf00      	nop
 8004560:	48000800 	.word	0x48000800
 8004564:	40010400 	.word	0x40010400
 8004568:	48000400 	.word	0x48000400

0800456c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800456c:	b90a      	cbnz	r2, 8004572 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800456e:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 8004570:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004572:	6181      	str	r1, [r0, #24]
 8004574:	4770      	bx	lr

08004576 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8004576:	6943      	ldr	r3, [r0, #20]
 8004578:	420b      	tst	r3, r1
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800457a:	bf14      	ite	ne
 800457c:	6281      	strne	r1, [r0, #40]	; 0x28
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800457e:	6181      	streq	r1, [r0, #24]
  }
}
 8004580:	4770      	bx	lr
	...

08004584 <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004584:	4b02      	ldr	r3, [pc, #8]	; (8004590 <HAL_PWREx_GetVoltageRange+0xc>)
 8004586:	6818      	ldr	r0, [r3, #0]
#endif
}
 8004588:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 800458c:	4770      	bx	lr
 800458e:	bf00      	nop
 8004590:	40007000 	.word	0x40007000

08004594 <HAL_PWREx_ControlVoltageScaling>:
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004594:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8004598:	d00f      	beq.n	80045ba <HAL_PWREx_ControlVoltageScaling+0x26>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800459a:	4b21      	ldr	r3, [pc, #132]	; (8004620 <HAL_PWREx_ControlVoltageScaling+0x8c>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80045a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80045a6:	d038      	beq.n	800461a <HAL_PWREx_ControlVoltageScaling+0x86>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80045a8:	4a1d      	ldr	r2, [pc, #116]	; (8004620 <HAL_PWREx_ControlVoltageScaling+0x8c>)
 80045aa:	6813      	ldr	r3, [r2, #0]
 80045ac:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80045b0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80045b4:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80045b6:	2000      	movs	r0, #0
 80045b8:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80045ba:	4b19      	ldr	r3, [pc, #100]	; (8004620 <HAL_PWREx_ControlVoltageScaling+0x8c>)
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80045c2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80045c6:	d026      	beq.n	8004616 <HAL_PWREx_ControlVoltageScaling+0x82>
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80045c8:	4a15      	ldr	r2, [pc, #84]	; (8004620 <HAL_PWREx_ControlVoltageScaling+0x8c>)
 80045ca:	6813      	ldr	r3, [r2, #0]
 80045cc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80045d0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80045d4:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80045d6:	4b13      	ldr	r3, [pc, #76]	; (8004624 <HAL_PWREx_ControlVoltageScaling+0x90>)
 80045d8:	6819      	ldr	r1, [r3, #0]
 80045da:	2332      	movs	r3, #50	; 0x32
 80045dc:	fb03 f301 	mul.w	r3, r3, r1
 80045e0:	4911      	ldr	r1, [pc, #68]	; (8004628 <HAL_PWREx_ControlVoltageScaling+0x94>)
 80045e2:	fba1 1303 	umull	r1, r3, r1, r3
 80045e6:	0c9b      	lsrs	r3, r3, #18
 80045e8:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80045ea:	6952      	ldr	r2, [r2, #20]
 80045ec:	f412 6f80 	tst.w	r2, #1024	; 0x400
 80045f0:	d008      	beq.n	8004604 <HAL_PWREx_ControlVoltageScaling+0x70>
 80045f2:	b13b      	cbz	r3, 8004604 <HAL_PWREx_ControlVoltageScaling+0x70>
 80045f4:	490a      	ldr	r1, [pc, #40]	; (8004620 <HAL_PWREx_ControlVoltageScaling+0x8c>)
        wait_loop_index--;
 80045f6:	3b01      	subs	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80045f8:	694a      	ldr	r2, [r1, #20]
 80045fa:	f412 6f80 	tst.w	r2, #1024	; 0x400
 80045fe:	d001      	beq.n	8004604 <HAL_PWREx_ControlVoltageScaling+0x70>
 8004600:	2b00      	cmp	r3, #0
 8004602:	d1f8      	bne.n	80045f6 <HAL_PWREx_ControlVoltageScaling+0x62>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004604:	4b06      	ldr	r3, [pc, #24]	; (8004620 <HAL_PWREx_ControlVoltageScaling+0x8c>)
 8004606:	695b      	ldr	r3, [r3, #20]
 8004608:	f403 6380 	and.w	r3, r3, #1024	; 0x400
  return HAL_OK;
 800460c:	2b00      	cmp	r3, #0
 800460e:	bf14      	ite	ne
 8004610:	2003      	movne	r0, #3
 8004612:	2000      	moveq	r0, #0
 8004614:	4770      	bx	lr
 8004616:	2000      	movs	r0, #0
 8004618:	4770      	bx	lr
 800461a:	2000      	movs	r0, #0
}
 800461c:	4770      	bx	lr
 800461e:	bf00      	nop
 8004620:	40007000 	.word	0x40007000
 8004624:	20000000 	.word	0x20000000
 8004628:	431bde83 	.word	0x431bde83

0800462c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800462c:	b530      	push	{r4, r5, lr}
 800462e:	b083      	sub	sp, #12
 8004630:	4604      	mov	r4, r0
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004632:	4b1e      	ldr	r3, [pc, #120]	; (80046ac <RCC_SetFlashLatencyFromMSIRange+0x80>)
 8004634:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004636:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 800463a:	d00c      	beq.n	8004656 <RCC_SetFlashLatencyFromMSIRange+0x2a>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800463c:	f7ff ffa2 	bl	8004584 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004640:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8004644:	d018      	beq.n	8004678 <RCC_SetFlashLatencyFromMSIRange+0x4c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004646:	2c80      	cmp	r4, #128	; 0x80
 8004648:	d81f      	bhi.n	800468a <RCC_SetFlashLatencyFromMSIRange+0x5e>
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800464a:	d02d      	beq.n	80046a8 <RCC_SetFlashLatencyFromMSIRange+0x7c>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else if(msirange == RCC_MSIRANGE_7)
 800464c:	2c70      	cmp	r4, #112	; 0x70
 800464e:	bf14      	ite	ne
 8004650:	2400      	movne	r4, #0
 8004652:	2401      	moveq	r4, #1
 8004654:	e01a      	b.n	800468c <RCC_SetFlashLatencyFromMSIRange+0x60>
    __HAL_RCC_PWR_CLK_ENABLE();
 8004656:	4d15      	ldr	r5, [pc, #84]	; (80046ac <RCC_SetFlashLatencyFromMSIRange+0x80>)
 8004658:	6dab      	ldr	r3, [r5, #88]	; 0x58
 800465a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800465e:	65ab      	str	r3, [r5, #88]	; 0x58
 8004660:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8004662:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004666:	9301      	str	r3, [sp, #4]
 8004668:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 800466a:	f7ff ff8b 	bl	8004584 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 800466e:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8004670:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004674:	65ab      	str	r3, [r5, #88]	; 0x58
 8004676:	e7e3      	b.n	8004640 <RCC_SetFlashLatencyFromMSIRange+0x14>
    if(msirange > RCC_MSIRANGE_8)
 8004678:	2c80      	cmp	r4, #128	; 0x80
 800467a:	d904      	bls.n	8004686 <RCC_SetFlashLatencyFromMSIRange+0x5a>
        latency = FLASH_LATENCY_1; /* 1WS */
 800467c:	2ca0      	cmp	r4, #160	; 0xa0
 800467e:	bf8c      	ite	hi
 8004680:	2402      	movhi	r4, #2
 8004682:	2401      	movls	r4, #1
 8004684:	e002      	b.n	800468c <RCC_SetFlashLatencyFromMSIRange+0x60>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004686:	2400      	movs	r4, #0
 8004688:	e000      	b.n	800468c <RCC_SetFlashLatencyFromMSIRange+0x60>
      latency = FLASH_LATENCY_3; /* 3WS */
 800468a:	2403      	movs	r4, #3
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800468c:	4908      	ldr	r1, [pc, #32]	; (80046b0 <RCC_SetFlashLatencyFromMSIRange+0x84>)
 800468e:	680b      	ldr	r3, [r1, #0]
 8004690:	f023 0307 	bic.w	r3, r3, #7
 8004694:	4323      	orrs	r3, r4
 8004696:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004698:	6808      	ldr	r0, [r1, #0]
 800469a:	f000 0007 	and.w	r0, r0, #7
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 800469e:	1b00      	subs	r0, r0, r4
 80046a0:	bf18      	it	ne
 80046a2:	2001      	movne	r0, #1
 80046a4:	b003      	add	sp, #12
 80046a6:	bd30      	pop	{r4, r5, pc}
        latency = FLASH_LATENCY_2; /* 2WS */
 80046a8:	2402      	movs	r4, #2
 80046aa:	e7ef      	b.n	800468c <RCC_SetFlashLatencyFromMSIRange+0x60>
 80046ac:	40021000 	.word	0x40021000
 80046b0:	40022000 	.word	0x40022000

080046b4 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80046b4:	4a25      	ldr	r2, [pc, #148]	; (800474c <HAL_RCC_GetSysClockFreq+0x98>)
 80046b6:	6893      	ldr	r3, [r2, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80046b8:	68d2      	ldr	r2, [r2, #12]
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80046ba:	f013 030c 	ands.w	r3, r3, #12
 80046be:	d00e      	beq.n	80046de <HAL_RCC_GetSysClockFreq+0x2a>
 80046c0:	2b0c      	cmp	r3, #12
 80046c2:	d006      	beq.n	80046d2 <HAL_RCC_GetSysClockFreq+0x1e>
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80046c4:	2b04      	cmp	r3, #4
 80046c6:	d03f      	beq.n	8004748 <HAL_RCC_GetSysClockFreq+0x94>
 80046c8:	2b08      	cmp	r3, #8
 80046ca:	4821      	ldr	r0, [pc, #132]	; (8004750 <HAL_RCC_GetSysClockFreq+0x9c>)
 80046cc:	bf18      	it	ne
 80046ce:	2000      	movne	r0, #0
 80046d0:	4770      	bx	lr
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80046d2:	f002 0203 	and.w	r2, r2, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80046d6:	2a01      	cmp	r2, #1
 80046d8:	d001      	beq.n	80046de <HAL_RCC_GetSysClockFreq+0x2a>
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80046da:	2000      	movs	r0, #0
 80046dc:	e012      	b.n	8004704 <HAL_RCC_GetSysClockFreq+0x50>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80046de:	4a1b      	ldr	r2, [pc, #108]	; (800474c <HAL_RCC_GetSysClockFreq+0x98>)
 80046e0:	6812      	ldr	r2, [r2, #0]
 80046e2:	f012 0f08 	tst.w	r2, #8
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80046e6:	4a19      	ldr	r2, [pc, #100]	; (800474c <HAL_RCC_GetSysClockFreq+0x98>)
 80046e8:	bf07      	ittee	eq
 80046ea:	f8d2 2094 	ldreq.w	r2, [r2, #148]	; 0x94
 80046ee:	f3c2 2203 	ubfxeq	r2, r2, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80046f2:	6812      	ldrne	r2, [r2, #0]
 80046f4:	f3c2 1203 	ubfxne	r2, r2, #4, #4
    msirange = MSIRangeTable[msirange];
 80046f8:	4916      	ldr	r1, [pc, #88]	; (8004754 <HAL_RCC_GetSysClockFreq+0xa0>)
 80046fa:	f851 0022 	ldr.w	r0, [r1, r2, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80046fe:	b323      	cbz	r3, 800474a <HAL_RCC_GetSysClockFreq+0x96>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004700:	2b0c      	cmp	r3, #12
 8004702:	d11f      	bne.n	8004744 <HAL_RCC_GetSysClockFreq+0x90>
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004704:	4b11      	ldr	r3, [pc, #68]	; (800474c <HAL_RCC_GetSysClockFreq+0x98>)
 8004706:	68db      	ldr	r3, [r3, #12]
 8004708:	f003 0303 	and.w	r3, r3, #3
    switch (pllsource)
 800470c:	2b02      	cmp	r3, #2
 800470e:	d017      	beq.n	8004740 <HAL_RCC_GetSysClockFreq+0x8c>
      pllvco = HSE_VALUE;
 8004710:	4a0f      	ldr	r2, [pc, #60]	; (8004750 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004712:	2b03      	cmp	r3, #3
 8004714:	bf08      	it	eq
 8004716:	4610      	moveq	r0, r2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004718:	4b0c      	ldr	r3, [pc, #48]	; (800474c <HAL_RCC_GetSysClockFreq+0x98>)
 800471a:	68da      	ldr	r2, [r3, #12]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800471c:	68d9      	ldr	r1, [r3, #12]
 800471e:	f3c1 2106 	ubfx	r1, r1, #8, #7
 8004722:	fb00 f001 	mul.w	r0, r0, r1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004726:	68db      	ldr	r3, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004728:	f3c2 1202 	ubfx	r2, r2, #4, #3
 800472c:	3201      	adds	r2, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800472e:	fbb0 f0f2 	udiv	r0, r0, r2
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004732:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8004736:	3301      	adds	r3, #1
 8004738:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco / pllr;
 800473a:	fbb0 f0f3 	udiv	r0, r0, r3
 800473e:	4770      	bx	lr
      pllvco = HSI_VALUE;
 8004740:	4805      	ldr	r0, [pc, #20]	; (8004758 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004742:	e7e9      	b.n	8004718 <HAL_RCC_GetSysClockFreq+0x64>
 8004744:	2000      	movs	r0, #0
  return sysclockfreq;
 8004746:	4770      	bx	lr
    sysclockfreq = HSI_VALUE;
 8004748:	4803      	ldr	r0, [pc, #12]	; (8004758 <HAL_RCC_GetSysClockFreq+0xa4>)
}
 800474a:	4770      	bx	lr
 800474c:	40021000 	.word	0x40021000
 8004750:	007a1200 	.word	0x007a1200
 8004754:	0800887c 	.word	0x0800887c
 8004758:	00f42400 	.word	0x00f42400

0800475c <HAL_RCC_OscConfig>:
  if(RCC_OscInitStruct == NULL)
 800475c:	2800      	cmp	r0, #0
 800475e:	f000 82db 	beq.w	8004d18 <HAL_RCC_OscConfig+0x5bc>
{
 8004762:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004766:	b083      	sub	sp, #12
 8004768:	4604      	mov	r4, r0
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800476a:	4bad      	ldr	r3, [pc, #692]	; (8004a20 <HAL_RCC_OscConfig+0x2c4>)
 800476c:	689d      	ldr	r5, [r3, #8]
 800476e:	f005 050c 	and.w	r5, r5, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004772:	68de      	ldr	r6, [r3, #12]
 8004774:	f006 0603 	and.w	r6, r6, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004778:	6803      	ldr	r3, [r0, #0]
 800477a:	f013 0f10 	tst.w	r3, #16
 800477e:	d062      	beq.n	8004846 <HAL_RCC_OscConfig+0xea>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004780:	b1ed      	cbz	r5, 80047be <HAL_RCC_OscConfig+0x62>
 8004782:	2d0c      	cmp	r5, #12
 8004784:	d019      	beq.n	80047ba <HAL_RCC_OscConfig+0x5e>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004786:	69a3      	ldr	r3, [r4, #24]
 8004788:	2b00      	cmp	r3, #0
 800478a:	f000 80b6 	beq.w	80048fa <HAL_RCC_OscConfig+0x19e>
        __HAL_RCC_MSI_ENABLE();
 800478e:	4aa4      	ldr	r2, [pc, #656]	; (8004a20 <HAL_RCC_OscConfig+0x2c4>)
 8004790:	6813      	ldr	r3, [r2, #0]
 8004792:	f043 0301 	orr.w	r3, r3, #1
 8004796:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004798:	f7ff fb76 	bl	8003e88 <HAL_GetTick>
 800479c:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800479e:	4fa0      	ldr	r7, [pc, #640]	; (8004a20 <HAL_RCC_OscConfig+0x2c4>)
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	f013 0f02 	tst.w	r3, #2
 80047a6:	f040 8095 	bne.w	80048d4 <HAL_RCC_OscConfig+0x178>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80047aa:	f7ff fb6d 	bl	8003e88 <HAL_GetTick>
 80047ae:	eba0 0008 	sub.w	r0, r0, r8
 80047b2:	2802      	cmp	r0, #2
 80047b4:	d9f4      	bls.n	80047a0 <HAL_RCC_OscConfig+0x44>
            return HAL_TIMEOUT;
 80047b6:	2303      	movs	r3, #3
 80047b8:	e2ba      	b.n	8004d30 <HAL_RCC_OscConfig+0x5d4>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80047ba:	2e01      	cmp	r6, #1
 80047bc:	d1e3      	bne.n	8004786 <HAL_RCC_OscConfig+0x2a>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80047be:	4b98      	ldr	r3, [pc, #608]	; (8004a20 <HAL_RCC_OscConfig+0x2c4>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f013 0f02 	tst.w	r3, #2
 80047c6:	d003      	beq.n	80047d0 <HAL_RCC_OscConfig+0x74>
 80047c8:	69a3      	ldr	r3, [r4, #24]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	f000 82a7 	beq.w	8004d1e <HAL_RCC_OscConfig+0x5c2>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80047d0:	6a20      	ldr	r0, [r4, #32]
 80047d2:	4b93      	ldr	r3, [pc, #588]	; (8004a20 <HAL_RCC_OscConfig+0x2c4>)
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f013 0f08 	tst.w	r3, #8
 80047da:	4b91      	ldr	r3, [pc, #580]	; (8004a20 <HAL_RCC_OscConfig+0x2c4>)
 80047dc:	bf12      	itee	ne
 80047de:	681b      	ldrne	r3, [r3, #0]
 80047e0:	f8d3 3094 	ldreq.w	r3, [r3, #148]	; 0x94
 80047e4:	091b      	lsreq	r3, r3, #4
 80047e6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80047ea:	4298      	cmp	r0, r3
 80047ec:	d959      	bls.n	80048a2 <HAL_RCC_OscConfig+0x146>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80047ee:	f7ff ff1d 	bl	800462c <RCC_SetFlashLatencyFromMSIRange>
 80047f2:	2800      	cmp	r0, #0
 80047f4:	f040 8295 	bne.w	8004d22 <HAL_RCC_OscConfig+0x5c6>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80047f8:	4b89      	ldr	r3, [pc, #548]	; (8004a20 <HAL_RCC_OscConfig+0x2c4>)
 80047fa:	681a      	ldr	r2, [r3, #0]
 80047fc:	f042 0208 	orr.w	r2, r2, #8
 8004800:	601a      	str	r2, [r3, #0]
 8004802:	681a      	ldr	r2, [r3, #0]
 8004804:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8004808:	6a21      	ldr	r1, [r4, #32]
 800480a:	430a      	orrs	r2, r1
 800480c:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800480e:	685a      	ldr	r2, [r3, #4]
 8004810:	69e1      	ldr	r1, [r4, #28]
 8004812:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8004816:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800481a:	605a      	str	r2, [r3, #4]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800481c:	f7ff ff4a 	bl	80046b4 <HAL_RCC_GetSysClockFreq>
 8004820:	4b7f      	ldr	r3, [pc, #508]	; (8004a20 <HAL_RCC_OscConfig+0x2c4>)
 8004822:	689b      	ldr	r3, [r3, #8]
 8004824:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8004828:	4a7e      	ldr	r2, [pc, #504]	; (8004a24 <HAL_RCC_OscConfig+0x2c8>)
 800482a:	5cd3      	ldrb	r3, [r2, r3]
 800482c:	f003 031f 	and.w	r3, r3, #31
 8004830:	40d8      	lsrs	r0, r3
 8004832:	4b7d      	ldr	r3, [pc, #500]	; (8004a28 <HAL_RCC_OscConfig+0x2cc>)
 8004834:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick(uwTickPrio);
 8004836:	4b7d      	ldr	r3, [pc, #500]	; (8004a2c <HAL_RCC_OscConfig+0x2d0>)
 8004838:	6818      	ldr	r0, [r3, #0]
 800483a:	f7ff fadb 	bl	8003df4 <HAL_InitTick>
        if(status != HAL_OK)
 800483e:	4603      	mov	r3, r0
 8004840:	2800      	cmp	r0, #0
 8004842:	f040 8275 	bne.w	8004d30 <HAL_RCC_OscConfig+0x5d4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004846:	6823      	ldr	r3, [r4, #0]
 8004848:	f013 0f01 	tst.w	r3, #1
 800484c:	d075      	beq.n	800493a <HAL_RCC_OscConfig+0x1de>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800484e:	2d08      	cmp	r5, #8
 8004850:	d06a      	beq.n	8004928 <HAL_RCC_OscConfig+0x1cc>
 8004852:	2d0c      	cmp	r5, #12
 8004854:	d066      	beq.n	8004924 <HAL_RCC_OscConfig+0x1c8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004856:	6863      	ldr	r3, [r4, #4]
 8004858:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800485c:	f000 808c 	beq.w	8004978 <HAL_RCC_OscConfig+0x21c>
 8004860:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004864:	f000 808e 	beq.w	8004984 <HAL_RCC_OscConfig+0x228>
 8004868:	4b6d      	ldr	r3, [pc, #436]	; (8004a20 <HAL_RCC_OscConfig+0x2c4>)
 800486a:	681a      	ldr	r2, [r3, #0]
 800486c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004870:	601a      	str	r2, [r3, #0]
 8004872:	681a      	ldr	r2, [r3, #0]
 8004874:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004878:	601a      	str	r2, [r3, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800487a:	6863      	ldr	r3, [r4, #4]
 800487c:	2b00      	cmp	r3, #0
 800487e:	f000 808e 	beq.w	800499e <HAL_RCC_OscConfig+0x242>
        tickstart = HAL_GetTick();
 8004882:	f7ff fb01 	bl	8003e88 <HAL_GetTick>
 8004886:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004888:	4f65      	ldr	r7, [pc, #404]	; (8004a20 <HAL_RCC_OscConfig+0x2c4>)
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8004890:	d153      	bne.n	800493a <HAL_RCC_OscConfig+0x1de>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004892:	f7ff faf9 	bl	8003e88 <HAL_GetTick>
 8004896:	eba0 0008 	sub.w	r0, r0, r8
 800489a:	2864      	cmp	r0, #100	; 0x64
 800489c:	d9f5      	bls.n	800488a <HAL_RCC_OscConfig+0x12e>
            return HAL_TIMEOUT;
 800489e:	2303      	movs	r3, #3
 80048a0:	e246      	b.n	8004d30 <HAL_RCC_OscConfig+0x5d4>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80048a2:	4b5f      	ldr	r3, [pc, #380]	; (8004a20 <HAL_RCC_OscConfig+0x2c4>)
 80048a4:	681a      	ldr	r2, [r3, #0]
 80048a6:	f042 0208 	orr.w	r2, r2, #8
 80048aa:	601a      	str	r2, [r3, #0]
 80048ac:	681a      	ldr	r2, [r3, #0]
 80048ae:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80048b2:	6a21      	ldr	r1, [r4, #32]
 80048b4:	430a      	orrs	r2, r1
 80048b6:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80048b8:	685a      	ldr	r2, [r3, #4]
 80048ba:	69e1      	ldr	r1, [r4, #28]
 80048bc:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80048c0:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80048c4:	605a      	str	r2, [r3, #4]
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80048c6:	6a20      	ldr	r0, [r4, #32]
 80048c8:	f7ff feb0 	bl	800462c <RCC_SetFlashLatencyFromMSIRange>
 80048cc:	2800      	cmp	r0, #0
 80048ce:	d0a5      	beq.n	800481c <HAL_RCC_OscConfig+0xc0>
            return HAL_ERROR;
 80048d0:	2301      	movs	r3, #1
 80048d2:	e22d      	b.n	8004d30 <HAL_RCC_OscConfig+0x5d4>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80048d4:	4b52      	ldr	r3, [pc, #328]	; (8004a20 <HAL_RCC_OscConfig+0x2c4>)
 80048d6:	681a      	ldr	r2, [r3, #0]
 80048d8:	f042 0208 	orr.w	r2, r2, #8
 80048dc:	601a      	str	r2, [r3, #0]
 80048de:	681a      	ldr	r2, [r3, #0]
 80048e0:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80048e4:	6a21      	ldr	r1, [r4, #32]
 80048e6:	430a      	orrs	r2, r1
 80048e8:	601a      	str	r2, [r3, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80048ea:	685a      	ldr	r2, [r3, #4]
 80048ec:	69e1      	ldr	r1, [r4, #28]
 80048ee:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80048f2:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80048f6:	605a      	str	r2, [r3, #4]
 80048f8:	e7a5      	b.n	8004846 <HAL_RCC_OscConfig+0xea>
        __HAL_RCC_MSI_DISABLE();
 80048fa:	4a49      	ldr	r2, [pc, #292]	; (8004a20 <HAL_RCC_OscConfig+0x2c4>)
 80048fc:	6813      	ldr	r3, [r2, #0]
 80048fe:	f023 0301 	bic.w	r3, r3, #1
 8004902:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004904:	f7ff fac0 	bl	8003e88 <HAL_GetTick>
 8004908:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800490a:	4f45      	ldr	r7, [pc, #276]	; (8004a20 <HAL_RCC_OscConfig+0x2c4>)
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	f013 0f02 	tst.w	r3, #2
 8004912:	d098      	beq.n	8004846 <HAL_RCC_OscConfig+0xea>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004914:	f7ff fab8 	bl	8003e88 <HAL_GetTick>
 8004918:	eba0 0008 	sub.w	r0, r0, r8
 800491c:	2802      	cmp	r0, #2
 800491e:	d9f5      	bls.n	800490c <HAL_RCC_OscConfig+0x1b0>
            return HAL_TIMEOUT;
 8004920:	2303      	movs	r3, #3
 8004922:	e205      	b.n	8004d30 <HAL_RCC_OscConfig+0x5d4>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004924:	2e03      	cmp	r6, #3
 8004926:	d196      	bne.n	8004856 <HAL_RCC_OscConfig+0xfa>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004928:	4b3d      	ldr	r3, [pc, #244]	; (8004a20 <HAL_RCC_OscConfig+0x2c4>)
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8004930:	d003      	beq.n	800493a <HAL_RCC_OscConfig+0x1de>
 8004932:	6863      	ldr	r3, [r4, #4]
 8004934:	2b00      	cmp	r3, #0
 8004936:	f000 81f6 	beq.w	8004d26 <HAL_RCC_OscConfig+0x5ca>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800493a:	6823      	ldr	r3, [r4, #0]
 800493c:	f013 0f02 	tst.w	r3, #2
 8004940:	d050      	beq.n	80049e4 <HAL_RCC_OscConfig+0x288>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004942:	2d04      	cmp	r5, #4
 8004944:	d03d      	beq.n	80049c2 <HAL_RCC_OscConfig+0x266>
 8004946:	2d0c      	cmp	r5, #12
 8004948:	d039      	beq.n	80049be <HAL_RCC_OscConfig+0x262>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800494a:	68e3      	ldr	r3, [r4, #12]
 800494c:	2b00      	cmp	r3, #0
 800494e:	d078      	beq.n	8004a42 <HAL_RCC_OscConfig+0x2e6>
        __HAL_RCC_HSI_ENABLE();
 8004950:	4a33      	ldr	r2, [pc, #204]	; (8004a20 <HAL_RCC_OscConfig+0x2c4>)
 8004952:	6813      	ldr	r3, [r2, #0]
 8004954:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004958:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800495a:	f7ff fa95 	bl	8003e88 <HAL_GetTick>
 800495e:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004960:	4e2f      	ldr	r6, [pc, #188]	; (8004a20 <HAL_RCC_OscConfig+0x2c4>)
 8004962:	6833      	ldr	r3, [r6, #0]
 8004964:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8004968:	d162      	bne.n	8004a30 <HAL_RCC_OscConfig+0x2d4>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800496a:	f7ff fa8d 	bl	8003e88 <HAL_GetTick>
 800496e:	1bc0      	subs	r0, r0, r7
 8004970:	2802      	cmp	r0, #2
 8004972:	d9f6      	bls.n	8004962 <HAL_RCC_OscConfig+0x206>
            return HAL_TIMEOUT;
 8004974:	2303      	movs	r3, #3
 8004976:	e1db      	b.n	8004d30 <HAL_RCC_OscConfig+0x5d4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004978:	4a29      	ldr	r2, [pc, #164]	; (8004a20 <HAL_RCC_OscConfig+0x2c4>)
 800497a:	6813      	ldr	r3, [r2, #0]
 800497c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004980:	6013      	str	r3, [r2, #0]
 8004982:	e77a      	b.n	800487a <HAL_RCC_OscConfig+0x11e>
 8004984:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004988:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 800498c:	681a      	ldr	r2, [r3, #0]
 800498e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8004992:	601a      	str	r2, [r3, #0]
 8004994:	681a      	ldr	r2, [r3, #0]
 8004996:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800499a:	601a      	str	r2, [r3, #0]
 800499c:	e76d      	b.n	800487a <HAL_RCC_OscConfig+0x11e>
        tickstart = HAL_GetTick();
 800499e:	f7ff fa73 	bl	8003e88 <HAL_GetTick>
 80049a2:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80049a4:	4f1e      	ldr	r7, [pc, #120]	; (8004a20 <HAL_RCC_OscConfig+0x2c4>)
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80049ac:	d0c5      	beq.n	800493a <HAL_RCC_OscConfig+0x1de>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80049ae:	f7ff fa6b 	bl	8003e88 <HAL_GetTick>
 80049b2:	eba0 0008 	sub.w	r0, r0, r8
 80049b6:	2864      	cmp	r0, #100	; 0x64
 80049b8:	d9f5      	bls.n	80049a6 <HAL_RCC_OscConfig+0x24a>
            return HAL_TIMEOUT;
 80049ba:	2303      	movs	r3, #3
 80049bc:	e1b8      	b.n	8004d30 <HAL_RCC_OscConfig+0x5d4>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80049be:	2e02      	cmp	r6, #2
 80049c0:	d1c3      	bne.n	800494a <HAL_RCC_OscConfig+0x1ee>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80049c2:	4b17      	ldr	r3, [pc, #92]	; (8004a20 <HAL_RCC_OscConfig+0x2c4>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80049ca:	d003      	beq.n	80049d4 <HAL_RCC_OscConfig+0x278>
 80049cc:	68e3      	ldr	r3, [r4, #12]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	f000 81ab 	beq.w	8004d2a <HAL_RCC_OscConfig+0x5ce>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049d4:	4a12      	ldr	r2, [pc, #72]	; (8004a20 <HAL_RCC_OscConfig+0x2c4>)
 80049d6:	6853      	ldr	r3, [r2, #4]
 80049d8:	6921      	ldr	r1, [r4, #16]
 80049da:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 80049de:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80049e2:	6053      	str	r3, [r2, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80049e4:	6823      	ldr	r3, [r4, #0]
 80049e6:	f013 0f08 	tst.w	r3, #8
 80049ea:	d055      	beq.n	8004a98 <HAL_RCC_OscConfig+0x33c>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80049ec:	6963      	ldr	r3, [r4, #20]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d03b      	beq.n	8004a6a <HAL_RCC_OscConfig+0x30e>
      __HAL_RCC_LSI_ENABLE();
 80049f2:	4a0b      	ldr	r2, [pc, #44]	; (8004a20 <HAL_RCC_OscConfig+0x2c4>)
 80049f4:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 80049f8:	f043 0301 	orr.w	r3, r3, #1
 80049fc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 8004a00:	f7ff fa42 	bl	8003e88 <HAL_GetTick>
 8004a04:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004a06:	4e06      	ldr	r6, [pc, #24]	; (8004a20 <HAL_RCC_OscConfig+0x2c4>)
 8004a08:	f8d6 3094 	ldr.w	r3, [r6, #148]	; 0x94
 8004a0c:	f013 0f02 	tst.w	r3, #2
 8004a10:	d142      	bne.n	8004a98 <HAL_RCC_OscConfig+0x33c>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a12:	f7ff fa39 	bl	8003e88 <HAL_GetTick>
 8004a16:	1bc0      	subs	r0, r0, r7
 8004a18:	2802      	cmp	r0, #2
 8004a1a:	d9f5      	bls.n	8004a08 <HAL_RCC_OscConfig+0x2ac>
          return HAL_TIMEOUT;
 8004a1c:	2303      	movs	r3, #3
 8004a1e:	e187      	b.n	8004d30 <HAL_RCC_OscConfig+0x5d4>
 8004a20:	40021000 	.word	0x40021000
 8004a24:	08008864 	.word	0x08008864
 8004a28:	20000000 	.word	0x20000000
 8004a2c:	20000008 	.word	0x20000008
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a30:	4ab6      	ldr	r2, [pc, #728]	; (8004d0c <HAL_RCC_OscConfig+0x5b0>)
 8004a32:	6853      	ldr	r3, [r2, #4]
 8004a34:	6921      	ldr	r1, [r4, #16]
 8004a36:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 8004a3a:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8004a3e:	6053      	str	r3, [r2, #4]
 8004a40:	e7d0      	b.n	80049e4 <HAL_RCC_OscConfig+0x288>
        __HAL_RCC_HSI_DISABLE();
 8004a42:	4ab2      	ldr	r2, [pc, #712]	; (8004d0c <HAL_RCC_OscConfig+0x5b0>)
 8004a44:	6813      	ldr	r3, [r2, #0]
 8004a46:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004a4a:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004a4c:	f7ff fa1c 	bl	8003e88 <HAL_GetTick>
 8004a50:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004a52:	4eae      	ldr	r6, [pc, #696]	; (8004d0c <HAL_RCC_OscConfig+0x5b0>)
 8004a54:	6833      	ldr	r3, [r6, #0]
 8004a56:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8004a5a:	d0c3      	beq.n	80049e4 <HAL_RCC_OscConfig+0x288>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a5c:	f7ff fa14 	bl	8003e88 <HAL_GetTick>
 8004a60:	1bc0      	subs	r0, r0, r7
 8004a62:	2802      	cmp	r0, #2
 8004a64:	d9f6      	bls.n	8004a54 <HAL_RCC_OscConfig+0x2f8>
            return HAL_TIMEOUT;
 8004a66:	2303      	movs	r3, #3
 8004a68:	e162      	b.n	8004d30 <HAL_RCC_OscConfig+0x5d4>
      __HAL_RCC_LSI_DISABLE();
 8004a6a:	4aa8      	ldr	r2, [pc, #672]	; (8004d0c <HAL_RCC_OscConfig+0x5b0>)
 8004a6c:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8004a70:	f023 0301 	bic.w	r3, r3, #1
 8004a74:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 8004a78:	f7ff fa06 	bl	8003e88 <HAL_GetTick>
 8004a7c:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004a7e:	4ea3      	ldr	r6, [pc, #652]	; (8004d0c <HAL_RCC_OscConfig+0x5b0>)
 8004a80:	f8d6 3094 	ldr.w	r3, [r6, #148]	; 0x94
 8004a84:	f013 0f02 	tst.w	r3, #2
 8004a88:	d006      	beq.n	8004a98 <HAL_RCC_OscConfig+0x33c>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a8a:	f7ff f9fd 	bl	8003e88 <HAL_GetTick>
 8004a8e:	1bc0      	subs	r0, r0, r7
 8004a90:	2802      	cmp	r0, #2
 8004a92:	d9f5      	bls.n	8004a80 <HAL_RCC_OscConfig+0x324>
          return HAL_TIMEOUT;
 8004a94:	2303      	movs	r3, #3
 8004a96:	e14b      	b.n	8004d30 <HAL_RCC_OscConfig+0x5d4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a98:	6823      	ldr	r3, [r4, #0]
 8004a9a:	f013 0f04 	tst.w	r3, #4
 8004a9e:	d07d      	beq.n	8004b9c <HAL_RCC_OscConfig+0x440>
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004aa0:	4b9a      	ldr	r3, [pc, #616]	; (8004d0c <HAL_RCC_OscConfig+0x5b0>)
 8004aa2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004aa4:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8004aa8:	d10b      	bne.n	8004ac2 <HAL_RCC_OscConfig+0x366>
      __HAL_RCC_PWR_CLK_ENABLE();
 8004aaa:	4b98      	ldr	r3, [pc, #608]	; (8004d0c <HAL_RCC_OscConfig+0x5b0>)
 8004aac:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004aae:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004ab2:	659a      	str	r2, [r3, #88]	; 0x58
 8004ab4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ab6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004aba:	9301      	str	r3, [sp, #4]
 8004abc:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8004abe:	2601      	movs	r6, #1
 8004ac0:	e000      	b.n	8004ac4 <HAL_RCC_OscConfig+0x368>
    FlagStatus       pwrclkchanged = RESET;
 8004ac2:	2600      	movs	r6, #0
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004ac4:	4b92      	ldr	r3, [pc, #584]	; (8004d10 <HAL_RCC_OscConfig+0x5b4>)
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f413 7f80 	tst.w	r3, #256	; 0x100
 8004acc:	d027      	beq.n	8004b1e <HAL_RCC_OscConfig+0x3c2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ace:	68a3      	ldr	r3, [r4, #8]
 8004ad0:	2b01      	cmp	r3, #1
 8004ad2:	d039      	beq.n	8004b48 <HAL_RCC_OscConfig+0x3ec>
 8004ad4:	2b05      	cmp	r3, #5
 8004ad6:	d03f      	beq.n	8004b58 <HAL_RCC_OscConfig+0x3fc>
 8004ad8:	4b8c      	ldr	r3, [pc, #560]	; (8004d0c <HAL_RCC_OscConfig+0x5b0>)
 8004ada:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8004ade:	f022 0201 	bic.w	r2, r2, #1
 8004ae2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8004ae6:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8004aea:	f022 0204 	bic.w	r2, r2, #4
 8004aee:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004af2:	68a3      	ldr	r3, [r4, #8]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d03d      	beq.n	8004b74 <HAL_RCC_OscConfig+0x418>
      tickstart = HAL_GetTick();
 8004af8:	f7ff f9c6 	bl	8003e88 <HAL_GetTick>
 8004afc:	4681      	mov	r9, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004afe:	4f83      	ldr	r7, [pc, #524]	; (8004d0c <HAL_RCC_OscConfig+0x5b0>)
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b00:	f241 3888 	movw	r8, #5000	; 0x1388
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b04:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004b08:	f013 0f02 	tst.w	r3, #2
 8004b0c:	d145      	bne.n	8004b9a <HAL_RCC_OscConfig+0x43e>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b0e:	f7ff f9bb 	bl	8003e88 <HAL_GetTick>
 8004b12:	eba0 0009 	sub.w	r0, r0, r9
 8004b16:	4540      	cmp	r0, r8
 8004b18:	d9f4      	bls.n	8004b04 <HAL_RCC_OscConfig+0x3a8>
          return HAL_TIMEOUT;
 8004b1a:	2303      	movs	r3, #3
 8004b1c:	e108      	b.n	8004d30 <HAL_RCC_OscConfig+0x5d4>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004b1e:	4a7c      	ldr	r2, [pc, #496]	; (8004d10 <HAL_RCC_OscConfig+0x5b4>)
 8004b20:	6813      	ldr	r3, [r2, #0]
 8004b22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b26:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8004b28:	f7ff f9ae 	bl	8003e88 <HAL_GetTick>
 8004b2c:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004b2e:	4f78      	ldr	r7, [pc, #480]	; (8004d10 <HAL_RCC_OscConfig+0x5b4>)
 8004b30:	683b      	ldr	r3, [r7, #0]
 8004b32:	f413 7f80 	tst.w	r3, #256	; 0x100
 8004b36:	d1ca      	bne.n	8004ace <HAL_RCC_OscConfig+0x372>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b38:	f7ff f9a6 	bl	8003e88 <HAL_GetTick>
 8004b3c:	eba0 0008 	sub.w	r0, r0, r8
 8004b40:	2802      	cmp	r0, #2
 8004b42:	d9f5      	bls.n	8004b30 <HAL_RCC_OscConfig+0x3d4>
          return HAL_TIMEOUT;
 8004b44:	2303      	movs	r3, #3
 8004b46:	e0f3      	b.n	8004d30 <HAL_RCC_OscConfig+0x5d4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b48:	4a70      	ldr	r2, [pc, #448]	; (8004d0c <HAL_RCC_OscConfig+0x5b0>)
 8004b4a:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8004b4e:	f043 0301 	orr.w	r3, r3, #1
 8004b52:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004b56:	e7cc      	b.n	8004af2 <HAL_RCC_OscConfig+0x396>
 8004b58:	4b6c      	ldr	r3, [pc, #432]	; (8004d0c <HAL_RCC_OscConfig+0x5b0>)
 8004b5a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8004b5e:	f042 0204 	orr.w	r2, r2, #4
 8004b62:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8004b66:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8004b6a:	f042 0201 	orr.w	r2, r2, #1
 8004b6e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8004b72:	e7be      	b.n	8004af2 <HAL_RCC_OscConfig+0x396>
      tickstart = HAL_GetTick();
 8004b74:	f7ff f988 	bl	8003e88 <HAL_GetTick>
 8004b78:	4681      	mov	r9, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004b7a:	4f64      	ldr	r7, [pc, #400]	; (8004d0c <HAL_RCC_OscConfig+0x5b0>)
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b7c:	f241 3888 	movw	r8, #5000	; 0x1388
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004b80:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004b84:	f013 0f02 	tst.w	r3, #2
 8004b88:	d007      	beq.n	8004b9a <HAL_RCC_OscConfig+0x43e>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b8a:	f7ff f97d 	bl	8003e88 <HAL_GetTick>
 8004b8e:	eba0 0009 	sub.w	r0, r0, r9
 8004b92:	4540      	cmp	r0, r8
 8004b94:	d9f4      	bls.n	8004b80 <HAL_RCC_OscConfig+0x424>
          return HAL_TIMEOUT;
 8004b96:	2303      	movs	r3, #3
 8004b98:	e0ca      	b.n	8004d30 <HAL_RCC_OscConfig+0x5d4>
    if(pwrclkchanged == SET)
 8004b9a:	bb5e      	cbnz	r6, 8004bf4 <HAL_RCC_OscConfig+0x498>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004b9c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	f000 80c5 	beq.w	8004d2e <HAL_RCC_OscConfig+0x5d2>
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004ba4:	2d0c      	cmp	r5, #12
 8004ba6:	d076      	beq.n	8004c96 <HAL_RCC_OscConfig+0x53a>
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004ba8:	2b02      	cmp	r3, #2
 8004baa:	d029      	beq.n	8004c00 <HAL_RCC_OscConfig+0x4a4>
        __HAL_RCC_PLL_DISABLE();
 8004bac:	4b57      	ldr	r3, [pc, #348]	; (8004d0c <HAL_RCC_OscConfig+0x5b0>)
 8004bae:	681a      	ldr	r2, [r3, #0]
 8004bb0:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8004bb4:	601a      	str	r2, [r3, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f013 5f20 	tst.w	r3, #671088640	; 0x28000000
 8004bbc:	d104      	bne.n	8004bc8 <HAL_RCC_OscConfig+0x46c>
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8004bbe:	4a53      	ldr	r2, [pc, #332]	; (8004d0c <HAL_RCC_OscConfig+0x5b0>)
 8004bc0:	68d3      	ldr	r3, [r2, #12]
 8004bc2:	f023 0303 	bic.w	r3, r3, #3
 8004bc6:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004bc8:	4a50      	ldr	r2, [pc, #320]	; (8004d0c <HAL_RCC_OscConfig+0x5b0>)
 8004bca:	68d3      	ldr	r3, [r2, #12]
 8004bcc:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8004bd0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004bd4:	60d3      	str	r3, [r2, #12]
        tickstart = HAL_GetTick();
 8004bd6:	f7ff f957 	bl	8003e88 <HAL_GetTick>
 8004bda:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004bdc:	4c4b      	ldr	r4, [pc, #300]	; (8004d0c <HAL_RCC_OscConfig+0x5b0>)
 8004bde:	6823      	ldr	r3, [r4, #0]
 8004be0:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8004be4:	d055      	beq.n	8004c92 <HAL_RCC_OscConfig+0x536>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004be6:	f7ff f94f 	bl	8003e88 <HAL_GetTick>
 8004bea:	1b40      	subs	r0, r0, r5
 8004bec:	2802      	cmp	r0, #2
 8004bee:	d9f6      	bls.n	8004bde <HAL_RCC_OscConfig+0x482>
            return HAL_TIMEOUT;
 8004bf0:	2303      	movs	r3, #3
 8004bf2:	e09d      	b.n	8004d30 <HAL_RCC_OscConfig+0x5d4>
      __HAL_RCC_PWR_CLK_DISABLE();
 8004bf4:	4a45      	ldr	r2, [pc, #276]	; (8004d0c <HAL_RCC_OscConfig+0x5b0>)
 8004bf6:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8004bf8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004bfc:	6593      	str	r3, [r2, #88]	; 0x58
 8004bfe:	e7cd      	b.n	8004b9c <HAL_RCC_OscConfig+0x440>
        __HAL_RCC_PLL_DISABLE();
 8004c00:	4a42      	ldr	r2, [pc, #264]	; (8004d0c <HAL_RCC_OscConfig+0x5b0>)
 8004c02:	6813      	ldr	r3, [r2, #0]
 8004c04:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004c08:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004c0a:	f7ff f93d 	bl	8003e88 <HAL_GetTick>
 8004c0e:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c10:	4d3e      	ldr	r5, [pc, #248]	; (8004d0c <HAL_RCC_OscConfig+0x5b0>)
 8004c12:	682b      	ldr	r3, [r5, #0]
 8004c14:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8004c18:	d006      	beq.n	8004c28 <HAL_RCC_OscConfig+0x4cc>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c1a:	f7ff f935 	bl	8003e88 <HAL_GetTick>
 8004c1e:	1b80      	subs	r0, r0, r6
 8004c20:	2802      	cmp	r0, #2
 8004c22:	d9f6      	bls.n	8004c12 <HAL_RCC_OscConfig+0x4b6>
            return HAL_TIMEOUT;
 8004c24:	2303      	movs	r3, #3
 8004c26:	e083      	b.n	8004d30 <HAL_RCC_OscConfig+0x5d4>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004c28:	4a38      	ldr	r2, [pc, #224]	; (8004d0c <HAL_RCC_OscConfig+0x5b0>)
 8004c2a:	68d1      	ldr	r1, [r2, #12]
 8004c2c:	4b39      	ldr	r3, [pc, #228]	; (8004d14 <HAL_RCC_OscConfig+0x5b8>)
 8004c2e:	400b      	ands	r3, r1
 8004c30:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8004c32:	430b      	orrs	r3, r1
 8004c34:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004c36:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8004c3a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8004c3c:	3901      	subs	r1, #1
 8004c3e:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 8004c42:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8004c44:	0909      	lsrs	r1, r1, #4
 8004c46:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 8004c4a:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8004c4c:	0849      	lsrs	r1, r1, #1
 8004c4e:	3901      	subs	r1, #1
 8004c50:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 8004c54:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8004c56:	0849      	lsrs	r1, r1, #1
 8004c58:	3901      	subs	r1, #1
 8004c5a:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
 8004c5e:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLL_ENABLE();
 8004c60:	6813      	ldr	r3, [r2, #0]
 8004c62:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004c66:	6013      	str	r3, [r2, #0]
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004c68:	68d3      	ldr	r3, [r2, #12]
 8004c6a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004c6e:	60d3      	str	r3, [r2, #12]
        tickstart = HAL_GetTick();
 8004c70:	f7ff f90a 	bl	8003e88 <HAL_GetTick>
 8004c74:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c76:	4c25      	ldr	r4, [pc, #148]	; (8004d0c <HAL_RCC_OscConfig+0x5b0>)
 8004c78:	6823      	ldr	r3, [r4, #0]
 8004c7a:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8004c7e:	d106      	bne.n	8004c8e <HAL_RCC_OscConfig+0x532>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c80:	f7ff f902 	bl	8003e88 <HAL_GetTick>
 8004c84:	1b40      	subs	r0, r0, r5
 8004c86:	2802      	cmp	r0, #2
 8004c88:	d9f6      	bls.n	8004c78 <HAL_RCC_OscConfig+0x51c>
            return HAL_TIMEOUT;
 8004c8a:	2303      	movs	r3, #3
 8004c8c:	e050      	b.n	8004d30 <HAL_RCC_OscConfig+0x5d4>
  return HAL_OK;
 8004c8e:	2300      	movs	r3, #0
 8004c90:	e04e      	b.n	8004d30 <HAL_RCC_OscConfig+0x5d4>
 8004c92:	2300      	movs	r3, #0
 8004c94:	e04c      	b.n	8004d30 <HAL_RCC_OscConfig+0x5d4>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004c96:	2b01      	cmp	r3, #1
 8004c98:	d04e      	beq.n	8004d38 <HAL_RCC_OscConfig+0x5dc>
        pll_config = RCC->PLLCFGR;
 8004c9a:	4b1c      	ldr	r3, [pc, #112]	; (8004d0c <HAL_RCC_OscConfig+0x5b0>)
 8004c9c:	68db      	ldr	r3, [r3, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c9e:	f003 0103 	and.w	r1, r3, #3
 8004ca2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004ca4:	4291      	cmp	r1, r2
 8004ca6:	d001      	beq.n	8004cac <HAL_RCC_OscConfig+0x550>
          return HAL_ERROR;
 8004ca8:	2301      	movs	r3, #1
 8004caa:	e041      	b.n	8004d30 <HAL_RCC_OscConfig+0x5d4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004cac:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004cb0:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8004cb2:	3901      	subs	r1, #1
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cb4:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8004cb8:	d001      	beq.n	8004cbe <HAL_RCC_OscConfig+0x562>
          return HAL_ERROR;
 8004cba:	2301      	movs	r3, #1
 8004cbc:	e038      	b.n	8004d30 <HAL_RCC_OscConfig+0x5d4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004cbe:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004cc2:	6b61      	ldr	r1, [r4, #52]	; 0x34
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004cc4:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8004cc8:	d001      	beq.n	8004cce <HAL_RCC_OscConfig+0x572>
          return HAL_ERROR;
 8004cca:	2301      	movs	r3, #1
 8004ccc:	e030      	b.n	8004d30 <HAL_RCC_OscConfig+0x5d4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004cce:	f403 3100 	and.w	r1, r3, #131072	; 0x20000
 8004cd2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004cd4:	3a07      	subs	r2, #7
 8004cd6:	bf18      	it	ne
 8004cd8:	2201      	movne	r2, #1
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004cda:	4291      	cmp	r1, r2
 8004cdc:	d001      	beq.n	8004ce2 <HAL_RCC_OscConfig+0x586>
          return HAL_ERROR;
 8004cde:	2301      	movs	r3, #1
 8004ce0:	e026      	b.n	8004d30 <HAL_RCC_OscConfig+0x5d4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004ce2:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 8004ce6:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8004ce8:	0852      	lsrs	r2, r2, #1
 8004cea:	3a01      	subs	r2, #1
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004cec:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 8004cf0:	d001      	beq.n	8004cf6 <HAL_RCC_OscConfig+0x59a>
          return HAL_ERROR;
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	e01c      	b.n	8004d30 <HAL_RCC_OscConfig+0x5d4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004cf6:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8004cf8:	0852      	lsrs	r2, r2, #1
 8004cfa:	3a01      	subs	r2, #1
 8004cfc:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004d00:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
    return HAL_ERROR;
 8004d04:	bf14      	ite	ne
 8004d06:	2301      	movne	r3, #1
 8004d08:	2300      	moveq	r3, #0
 8004d0a:	e011      	b.n	8004d30 <HAL_RCC_OscConfig+0x5d4>
 8004d0c:	40021000 	.word	0x40021000
 8004d10:	40007000 	.word	0x40007000
 8004d14:	f99d808c 	.word	0xf99d808c
 8004d18:	2301      	movs	r3, #1
}
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	4770      	bx	lr
        return HAL_ERROR;
 8004d1e:	2301      	movs	r3, #1
 8004d20:	e006      	b.n	8004d30 <HAL_RCC_OscConfig+0x5d4>
            return HAL_ERROR;
 8004d22:	2301      	movs	r3, #1
 8004d24:	e004      	b.n	8004d30 <HAL_RCC_OscConfig+0x5d4>
        return HAL_ERROR;
 8004d26:	2301      	movs	r3, #1
 8004d28:	e002      	b.n	8004d30 <HAL_RCC_OscConfig+0x5d4>
        return HAL_ERROR;
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	e000      	b.n	8004d30 <HAL_RCC_OscConfig+0x5d4>
  return HAL_OK;
 8004d2e:	2300      	movs	r3, #0
}
 8004d30:	4618      	mov	r0, r3
 8004d32:	b003      	add	sp, #12
 8004d34:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        return HAL_ERROR;
 8004d38:	2301      	movs	r3, #1
 8004d3a:	e7f9      	b.n	8004d30 <HAL_RCC_OscConfig+0x5d4>

08004d3c <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8004d3c:	2800      	cmp	r0, #0
 8004d3e:	f000 809e 	beq.w	8004e7e <HAL_RCC_ClockConfig+0x142>
{
 8004d42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004d46:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004d48:	4b4f      	ldr	r3, [pc, #316]	; (8004e88 <HAL_RCC_ClockConfig+0x14c>)
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f003 0307 	and.w	r3, r3, #7
 8004d50:	428b      	cmp	r3, r1
 8004d52:	d20d      	bcs.n	8004d70 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d54:	4a4c      	ldr	r2, [pc, #304]	; (8004e88 <HAL_RCC_ClockConfig+0x14c>)
 8004d56:	6813      	ldr	r3, [r2, #0]
 8004d58:	f023 0307 	bic.w	r3, r3, #7
 8004d5c:	430b      	orrs	r3, r1
 8004d5e:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d60:	6813      	ldr	r3, [r2, #0]
 8004d62:	f003 0307 	and.w	r3, r3, #7
 8004d66:	428b      	cmp	r3, r1
 8004d68:	d002      	beq.n	8004d70 <HAL_RCC_ClockConfig+0x34>
      return HAL_ERROR;
 8004d6a:	2001      	movs	r0, #1
}
 8004d6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004d70:	460d      	mov	r5, r1
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d72:	6823      	ldr	r3, [r4, #0]
 8004d74:	f013 0f01 	tst.w	r3, #1
 8004d78:	d03a      	beq.n	8004df0 <HAL_RCC_ClockConfig+0xb4>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004d7a:	6863      	ldr	r3, [r4, #4]
 8004d7c:	2b03      	cmp	r3, #3
 8004d7e:	d009      	beq.n	8004d94 <HAL_RCC_ClockConfig+0x58>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d80:	2b02      	cmp	r3, #2
 8004d82:	d027      	beq.n	8004dd4 <HAL_RCC_ClockConfig+0x98>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004d84:	bb6b      	cbnz	r3, 8004de2 <HAL_RCC_ClockConfig+0xa6>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004d86:	4a41      	ldr	r2, [pc, #260]	; (8004e8c <HAL_RCC_ClockConfig+0x150>)
 8004d88:	6812      	ldr	r2, [r2, #0]
 8004d8a:	f012 0f02 	tst.w	r2, #2
 8004d8e:	d106      	bne.n	8004d9e <HAL_RCC_ClockConfig+0x62>
          return HAL_ERROR;
 8004d90:	2001      	movs	r0, #1
 8004d92:	e7eb      	b.n	8004d6c <HAL_RCC_ClockConfig+0x30>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d94:	4a3d      	ldr	r2, [pc, #244]	; (8004e8c <HAL_RCC_ClockConfig+0x150>)
 8004d96:	6812      	ldr	r2, [r2, #0]
 8004d98:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8004d9c:	d071      	beq.n	8004e82 <HAL_RCC_ClockConfig+0x146>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004d9e:	493b      	ldr	r1, [pc, #236]	; (8004e8c <HAL_RCC_ClockConfig+0x150>)
 8004da0:	688a      	ldr	r2, [r1, #8]
 8004da2:	f022 0203 	bic.w	r2, r2, #3
 8004da6:	4313      	orrs	r3, r2
 8004da8:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8004daa:	f7ff f86d 	bl	8003e88 <HAL_GetTick>
 8004dae:	4680      	mov	r8, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004db0:	4e36      	ldr	r6, [pc, #216]	; (8004e8c <HAL_RCC_ClockConfig+0x150>)
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004db2:	f241 3788 	movw	r7, #5000	; 0x1388
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004db6:	68b3      	ldr	r3, [r6, #8]
 8004db8:	f003 030c 	and.w	r3, r3, #12
 8004dbc:	6862      	ldr	r2, [r4, #4]
 8004dbe:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8004dc2:	d015      	beq.n	8004df0 <HAL_RCC_ClockConfig+0xb4>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004dc4:	f7ff f860 	bl	8003e88 <HAL_GetTick>
 8004dc8:	eba0 0008 	sub.w	r0, r0, r8
 8004dcc:	42b8      	cmp	r0, r7
 8004dce:	d9f2      	bls.n	8004db6 <HAL_RCC_ClockConfig+0x7a>
        return HAL_TIMEOUT;
 8004dd0:	2003      	movs	r0, #3
 8004dd2:	e7cb      	b.n	8004d6c <HAL_RCC_ClockConfig+0x30>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004dd4:	4a2d      	ldr	r2, [pc, #180]	; (8004e8c <HAL_RCC_ClockConfig+0x150>)
 8004dd6:	6812      	ldr	r2, [r2, #0]
 8004dd8:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8004ddc:	d1df      	bne.n	8004d9e <HAL_RCC_ClockConfig+0x62>
          return HAL_ERROR;
 8004dde:	2001      	movs	r0, #1
 8004de0:	e7c4      	b.n	8004d6c <HAL_RCC_ClockConfig+0x30>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004de2:	4a2a      	ldr	r2, [pc, #168]	; (8004e8c <HAL_RCC_ClockConfig+0x150>)
 8004de4:	6812      	ldr	r2, [r2, #0]
 8004de6:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8004dea:	d1d8      	bne.n	8004d9e <HAL_RCC_ClockConfig+0x62>
          return HAL_ERROR;
 8004dec:	2001      	movs	r0, #1
 8004dee:	e7bd      	b.n	8004d6c <HAL_RCC_ClockConfig+0x30>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004df0:	6823      	ldr	r3, [r4, #0]
 8004df2:	f013 0f02 	tst.w	r3, #2
 8004df6:	d006      	beq.n	8004e06 <HAL_RCC_ClockConfig+0xca>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004df8:	4a24      	ldr	r2, [pc, #144]	; (8004e8c <HAL_RCC_ClockConfig+0x150>)
 8004dfa:	6893      	ldr	r3, [r2, #8]
 8004dfc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004e00:	68a1      	ldr	r1, [r4, #8]
 8004e02:	430b      	orrs	r3, r1
 8004e04:	6093      	str	r3, [r2, #8]
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004e06:	4b20      	ldr	r3, [pc, #128]	; (8004e88 <HAL_RCC_ClockConfig+0x14c>)
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f003 0307 	and.w	r3, r3, #7
 8004e0e:	42ab      	cmp	r3, r5
 8004e10:	d90c      	bls.n	8004e2c <HAL_RCC_ClockConfig+0xf0>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e12:	4a1d      	ldr	r2, [pc, #116]	; (8004e88 <HAL_RCC_ClockConfig+0x14c>)
 8004e14:	6813      	ldr	r3, [r2, #0]
 8004e16:	f023 0307 	bic.w	r3, r3, #7
 8004e1a:	432b      	orrs	r3, r5
 8004e1c:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e1e:	6813      	ldr	r3, [r2, #0]
 8004e20:	f003 0307 	and.w	r3, r3, #7
 8004e24:	42ab      	cmp	r3, r5
 8004e26:	d001      	beq.n	8004e2c <HAL_RCC_ClockConfig+0xf0>
      return HAL_ERROR;
 8004e28:	2001      	movs	r0, #1
 8004e2a:	e79f      	b.n	8004d6c <HAL_RCC_ClockConfig+0x30>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e2c:	6823      	ldr	r3, [r4, #0]
 8004e2e:	f013 0f04 	tst.w	r3, #4
 8004e32:	d006      	beq.n	8004e42 <HAL_RCC_ClockConfig+0x106>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e34:	4a15      	ldr	r2, [pc, #84]	; (8004e8c <HAL_RCC_ClockConfig+0x150>)
 8004e36:	6893      	ldr	r3, [r2, #8]
 8004e38:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004e3c:	68e1      	ldr	r1, [r4, #12]
 8004e3e:	430b      	orrs	r3, r1
 8004e40:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e42:	6823      	ldr	r3, [r4, #0]
 8004e44:	f013 0f08 	tst.w	r3, #8
 8004e48:	d007      	beq.n	8004e5a <HAL_RCC_ClockConfig+0x11e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004e4a:	4a10      	ldr	r2, [pc, #64]	; (8004e8c <HAL_RCC_ClockConfig+0x150>)
 8004e4c:	6893      	ldr	r3, [r2, #8]
 8004e4e:	6921      	ldr	r1, [r4, #16]
 8004e50:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8004e54:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8004e58:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004e5a:	f7ff fc2b 	bl	80046b4 <HAL_RCC_GetSysClockFreq>
 8004e5e:	4b0b      	ldr	r3, [pc, #44]	; (8004e8c <HAL_RCC_ClockConfig+0x150>)
 8004e60:	689b      	ldr	r3, [r3, #8]
 8004e62:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8004e66:	4a0a      	ldr	r2, [pc, #40]	; (8004e90 <HAL_RCC_ClockConfig+0x154>)
 8004e68:	5cd3      	ldrb	r3, [r2, r3]
 8004e6a:	f003 031f 	and.w	r3, r3, #31
 8004e6e:	40d8      	lsrs	r0, r3
 8004e70:	4b08      	ldr	r3, [pc, #32]	; (8004e94 <HAL_RCC_ClockConfig+0x158>)
 8004e72:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(uwTickPrio);
 8004e74:	4b08      	ldr	r3, [pc, #32]	; (8004e98 <HAL_RCC_ClockConfig+0x15c>)
 8004e76:	6818      	ldr	r0, [r3, #0]
 8004e78:	f7fe ffbc 	bl	8003df4 <HAL_InitTick>
  return status;
 8004e7c:	e776      	b.n	8004d6c <HAL_RCC_ClockConfig+0x30>
    return HAL_ERROR;
 8004e7e:	2001      	movs	r0, #1
}
 8004e80:	4770      	bx	lr
        return HAL_ERROR;
 8004e82:	2001      	movs	r0, #1
 8004e84:	e772      	b.n	8004d6c <HAL_RCC_ClockConfig+0x30>
 8004e86:	bf00      	nop
 8004e88:	40022000 	.word	0x40022000
 8004e8c:	40021000 	.word	0x40021000
 8004e90:	08008864 	.word	0x08008864
 8004e94:	20000000 	.word	0x20000000
 8004e98:	20000008 	.word	0x20000008

08004e9c <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004e9c:	4b05      	ldr	r3, [pc, #20]	; (8004eb4 <HAL_RCC_GetPCLK1Freq+0x18>)
 8004e9e:	689b      	ldr	r3, [r3, #8]
 8004ea0:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8004ea4:	4a04      	ldr	r2, [pc, #16]	; (8004eb8 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8004ea6:	5cd3      	ldrb	r3, [r2, r3]
 8004ea8:	f003 031f 	and.w	r3, r3, #31
 8004eac:	4a03      	ldr	r2, [pc, #12]	; (8004ebc <HAL_RCC_GetPCLK1Freq+0x20>)
 8004eae:	6810      	ldr	r0, [r2, #0]
}
 8004eb0:	40d8      	lsrs	r0, r3
 8004eb2:	4770      	bx	lr
 8004eb4:	40021000 	.word	0x40021000
 8004eb8:	08008874 	.word	0x08008874
 8004ebc:	20000000 	.word	0x20000000

08004ec0 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004ec0:	4b05      	ldr	r3, [pc, #20]	; (8004ed8 <HAL_RCC_GetPCLK2Freq+0x18>)
 8004ec2:	689b      	ldr	r3, [r3, #8]
 8004ec4:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8004ec8:	4a04      	ldr	r2, [pc, #16]	; (8004edc <HAL_RCC_GetPCLK2Freq+0x1c>)
 8004eca:	5cd3      	ldrb	r3, [r2, r3]
 8004ecc:	f003 031f 	and.w	r3, r3, #31
 8004ed0:	4a03      	ldr	r2, [pc, #12]	; (8004ee0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004ed2:	6810      	ldr	r0, [r2, #0]
}
 8004ed4:	40d8      	lsrs	r0, r3
 8004ed6:	4770      	bx	lr
 8004ed8:	40021000 	.word	0x40021000
 8004edc:	08008874 	.word	0x08008874
 8004ee0:	20000000 	.word	0x20000000

08004ee4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004ee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004ee6:	4b56      	ldr	r3, [pc, #344]	; (8005040 <RCCEx_PLLSAI1_Config+0x15c>)
 8004ee8:	68db      	ldr	r3, [r3, #12]
 8004eea:	f013 0f03 	tst.w	r3, #3
 8004eee:	d014      	beq.n	8004f1a <RCCEx_PLLSAI1_Config+0x36>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004ef0:	4b53      	ldr	r3, [pc, #332]	; (8005040 <RCCEx_PLLSAI1_Config+0x15c>)
 8004ef2:	68db      	ldr	r3, [r3, #12]
 8004ef4:	f003 0303 	and.w	r3, r3, #3
 8004ef8:	6802      	ldr	r2, [r0, #0]
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d001      	beq.n	8004f02 <RCCEx_PLLSAI1_Config+0x1e>
 8004efe:	2001      	movs	r0, #1
      }
    }
  }

  return status;
}
 8004f00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
       ||
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d07c      	beq.n	8005000 <RCCEx_PLLSAI1_Config+0x11c>
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004f06:	4b4e      	ldr	r3, [pc, #312]	; (8005040 <RCCEx_PLLSAI1_Config+0x15c>)
 8004f08:	68db      	ldr	r3, [r3, #12]
 8004f0a:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8004f0e:	3301      	adds	r3, #1
       ||
 8004f10:	6842      	ldr	r2, [r0, #4]
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d019      	beq.n	8004f4a <RCCEx_PLLSAI1_Config+0x66>
 8004f16:	2001      	movs	r0, #1
 8004f18:	e7f2      	b.n	8004f00 <RCCEx_PLLSAI1_Config+0x1c>
    switch(PllSai1->PLLSAI1Source)
 8004f1a:	6803      	ldr	r3, [r0, #0]
 8004f1c:	2b02      	cmp	r3, #2
 8004f1e:	d02a      	beq.n	8004f76 <RCCEx_PLLSAI1_Config+0x92>
 8004f20:	2b03      	cmp	r3, #3
 8004f22:	d02f      	beq.n	8004f84 <RCCEx_PLLSAI1_Config+0xa0>
 8004f24:	2b01      	cmp	r3, #1
 8004f26:	d001      	beq.n	8004f2c <RCCEx_PLLSAI1_Config+0x48>
 8004f28:	2001      	movs	r0, #1
 8004f2a:	e7e9      	b.n	8004f00 <RCCEx_PLLSAI1_Config+0x1c>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004f2c:	4a44      	ldr	r2, [pc, #272]	; (8005040 <RCCEx_PLLSAI1_Config+0x15c>)
 8004f2e:	6812      	ldr	r2, [r2, #0]
 8004f30:	f012 0f02 	tst.w	r2, #2
 8004f34:	d066      	beq.n	8005004 <RCCEx_PLLSAI1_Config+0x120>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004f36:	4d42      	ldr	r5, [pc, #264]	; (8005040 <RCCEx_PLLSAI1_Config+0x15c>)
 8004f38:	68ea      	ldr	r2, [r5, #12]
 8004f3a:	6844      	ldr	r4, [r0, #4]
 8004f3c:	3c01      	subs	r4, #1
 8004f3e:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 8004f42:	4313      	orrs	r3, r2
 8004f44:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
 8004f48:	60eb      	str	r3, [r5, #12]
 8004f4a:	460f      	mov	r7, r1
 8004f4c:	4604      	mov	r4, r0
    __HAL_RCC_PLLSAI1_DISABLE();
 8004f4e:	4a3c      	ldr	r2, [pc, #240]	; (8005040 <RCCEx_PLLSAI1_Config+0x15c>)
 8004f50:	6813      	ldr	r3, [r2, #0]
 8004f52:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004f56:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8004f58:	f7fe ff96 	bl	8003e88 <HAL_GetTick>
 8004f5c:	4606      	mov	r6, r0
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004f5e:	4d38      	ldr	r5, [pc, #224]	; (8005040 <RCCEx_PLLSAI1_Config+0x15c>)
 8004f60:	682b      	ldr	r3, [r5, #0]
 8004f62:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8004f66:	d04f      	beq.n	8005008 <RCCEx_PLLSAI1_Config+0x124>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004f68:	f7fe ff8e 	bl	8003e88 <HAL_GetTick>
 8004f6c:	1b80      	subs	r0, r0, r6
 8004f6e:	2802      	cmp	r0, #2
 8004f70:	d9f6      	bls.n	8004f60 <RCCEx_PLLSAI1_Config+0x7c>
        status = HAL_TIMEOUT;
 8004f72:	2003      	movs	r0, #3
 8004f74:	e7c4      	b.n	8004f00 <RCCEx_PLLSAI1_Config+0x1c>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004f76:	4a32      	ldr	r2, [pc, #200]	; (8005040 <RCCEx_PLLSAI1_Config+0x15c>)
 8004f78:	6812      	ldr	r2, [r2, #0]
 8004f7a:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8004f7e:	d1da      	bne.n	8004f36 <RCCEx_PLLSAI1_Config+0x52>
 8004f80:	2001      	movs	r0, #1
 8004f82:	e7bd      	b.n	8004f00 <RCCEx_PLLSAI1_Config+0x1c>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004f84:	4a2e      	ldr	r2, [pc, #184]	; (8005040 <RCCEx_PLLSAI1_Config+0x15c>)
 8004f86:	6812      	ldr	r2, [r2, #0]
 8004f88:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8004f8c:	d1d3      	bne.n	8004f36 <RCCEx_PLLSAI1_Config+0x52>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004f8e:	4a2c      	ldr	r2, [pc, #176]	; (8005040 <RCCEx_PLLSAI1_Config+0x15c>)
 8004f90:	6812      	ldr	r2, [r2, #0]
 8004f92:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 8004f96:	d1ce      	bne.n	8004f36 <RCCEx_PLLSAI1_Config+0x52>
 8004f98:	2001      	movs	r0, #1
 8004f9a:	e7b1      	b.n	8004f00 <RCCEx_PLLSAI1_Config+0x1c>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004f9c:	4928      	ldr	r1, [pc, #160]	; (8005040 <RCCEx_PLLSAI1_Config+0x15c>)
 8004f9e:	690b      	ldr	r3, [r1, #16]
 8004fa0:	68a2      	ldr	r2, [r4, #8]
 8004fa2:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004fa6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004faa:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8004fae:	68e2      	ldr	r2, [r4, #12]
 8004fb0:	0912      	lsrs	r2, r2, #4
 8004fb2:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 8004fb6:	610b      	str	r3, [r1, #16]
      __HAL_RCC_PLLSAI1_ENABLE();
 8004fb8:	4a21      	ldr	r2, [pc, #132]	; (8005040 <RCCEx_PLLSAI1_Config+0x15c>)
 8004fba:	6813      	ldr	r3, [r2, #0]
 8004fbc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004fc0:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8004fc2:	f7fe ff61 	bl	8003e88 <HAL_GetTick>
 8004fc6:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004fc8:	4d1d      	ldr	r5, [pc, #116]	; (8005040 <RCCEx_PLLSAI1_Config+0x15c>)
 8004fca:	682b      	ldr	r3, [r5, #0]
 8004fcc:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8004fd0:	d12e      	bne.n	8005030 <RCCEx_PLLSAI1_Config+0x14c>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004fd2:	f7fe ff59 	bl	8003e88 <HAL_GetTick>
 8004fd6:	1b80      	subs	r0, r0, r6
 8004fd8:	2802      	cmp	r0, #2
 8004fda:	d9f6      	bls.n	8004fca <RCCEx_PLLSAI1_Config+0xe6>
          status = HAL_TIMEOUT;
 8004fdc:	2003      	movs	r0, #3
 8004fde:	e78f      	b.n	8004f00 <RCCEx_PLLSAI1_Config+0x1c>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004fe0:	4917      	ldr	r1, [pc, #92]	; (8005040 <RCCEx_PLLSAI1_Config+0x15c>)
 8004fe2:	690b      	ldr	r3, [r1, #16]
 8004fe4:	6922      	ldr	r2, [r4, #16]
 8004fe6:	0852      	lsrs	r2, r2, #1
 8004fe8:	3a01      	subs	r2, #1
 8004fea:	68a0      	ldr	r0, [r4, #8]
 8004fec:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004ff0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004ff4:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8004ff8:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 8004ffc:	610b      	str	r3, [r1, #16]
 8004ffe:	e7db      	b.n	8004fb8 <RCCEx_PLLSAI1_Config+0xd4>
 8005000:	2001      	movs	r0, #1
 8005002:	e77d      	b.n	8004f00 <RCCEx_PLLSAI1_Config+0x1c>
 8005004:	2001      	movs	r0, #1
 8005006:	e77b      	b.n	8004f00 <RCCEx_PLLSAI1_Config+0x1c>
      if(Divider == DIVIDER_P_UPDATE)
 8005008:	2f00      	cmp	r7, #0
 800500a:	d0c7      	beq.n	8004f9c <RCCEx_PLLSAI1_Config+0xb8>
      else if(Divider == DIVIDER_Q_UPDATE)
 800500c:	2f01      	cmp	r7, #1
 800500e:	d0e7      	beq.n	8004fe0 <RCCEx_PLLSAI1_Config+0xfc>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005010:	490b      	ldr	r1, [pc, #44]	; (8005040 <RCCEx_PLLSAI1_Config+0x15c>)
 8005012:	690b      	ldr	r3, [r1, #16]
 8005014:	6962      	ldr	r2, [r4, #20]
 8005016:	0852      	lsrs	r2, r2, #1
 8005018:	3a01      	subs	r2, #1
 800501a:	68a0      	ldr	r0, [r4, #8]
 800501c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005020:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005024:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8005028:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 800502c:	610b      	str	r3, [r1, #16]
 800502e:	e7c3      	b.n	8004fb8 <RCCEx_PLLSAI1_Config+0xd4>
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005030:	4a03      	ldr	r2, [pc, #12]	; (8005040 <RCCEx_PLLSAI1_Config+0x15c>)
 8005032:	6913      	ldr	r3, [r2, #16]
 8005034:	69a1      	ldr	r1, [r4, #24]
 8005036:	430b      	orrs	r3, r1
 8005038:	6113      	str	r3, [r2, #16]
 800503a:	2000      	movs	r0, #0
  return status;
 800503c:	e760      	b.n	8004f00 <RCCEx_PLLSAI1_Config+0x1c>
 800503e:	bf00      	nop
 8005040:	40021000 	.word	0x40021000

08005044 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005044:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005046:	4b4d      	ldr	r3, [pc, #308]	; (800517c <RCCEx_PLLSAI2_Config+0x138>)
 8005048:	68db      	ldr	r3, [r3, #12]
 800504a:	f013 0f03 	tst.w	r3, #3
 800504e:	d014      	beq.n	800507a <RCCEx_PLLSAI2_Config+0x36>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005050:	4b4a      	ldr	r3, [pc, #296]	; (800517c <RCCEx_PLLSAI2_Config+0x138>)
 8005052:	68db      	ldr	r3, [r3, #12]
 8005054:	f003 0303 	and.w	r3, r3, #3
 8005058:	6802      	ldr	r2, [r0, #0]
 800505a:	4293      	cmp	r3, r2
 800505c:	d001      	beq.n	8005062 <RCCEx_PLLSAI2_Config+0x1e>
 800505e:	2001      	movs	r0, #1
      }
    }
  }

  return status;
}
 8005060:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
       ||
 8005062:	2b00      	cmp	r3, #0
 8005064:	d06c      	beq.n	8005140 <RCCEx_PLLSAI2_Config+0xfc>
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005066:	4b45      	ldr	r3, [pc, #276]	; (800517c <RCCEx_PLLSAI2_Config+0x138>)
 8005068:	68db      	ldr	r3, [r3, #12]
 800506a:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800506e:	3301      	adds	r3, #1
       ||
 8005070:	6842      	ldr	r2, [r0, #4]
 8005072:	4293      	cmp	r3, r2
 8005074:	d019      	beq.n	80050aa <RCCEx_PLLSAI2_Config+0x66>
 8005076:	2001      	movs	r0, #1
 8005078:	e7f2      	b.n	8005060 <RCCEx_PLLSAI2_Config+0x1c>
    switch(PllSai2->PLLSAI2Source)
 800507a:	6803      	ldr	r3, [r0, #0]
 800507c:	2b02      	cmp	r3, #2
 800507e:	d02a      	beq.n	80050d6 <RCCEx_PLLSAI2_Config+0x92>
 8005080:	2b03      	cmp	r3, #3
 8005082:	d02f      	beq.n	80050e4 <RCCEx_PLLSAI2_Config+0xa0>
 8005084:	2b01      	cmp	r3, #1
 8005086:	d001      	beq.n	800508c <RCCEx_PLLSAI2_Config+0x48>
 8005088:	2001      	movs	r0, #1
 800508a:	e7e9      	b.n	8005060 <RCCEx_PLLSAI2_Config+0x1c>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800508c:	4a3b      	ldr	r2, [pc, #236]	; (800517c <RCCEx_PLLSAI2_Config+0x138>)
 800508e:	6812      	ldr	r2, [r2, #0]
 8005090:	f012 0f02 	tst.w	r2, #2
 8005094:	d056      	beq.n	8005144 <RCCEx_PLLSAI2_Config+0x100>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005096:	4d39      	ldr	r5, [pc, #228]	; (800517c <RCCEx_PLLSAI2_Config+0x138>)
 8005098:	68ea      	ldr	r2, [r5, #12]
 800509a:	6844      	ldr	r4, [r0, #4]
 800509c:	3c01      	subs	r4, #1
 800509e:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 80050a2:	4313      	orrs	r3, r2
 80050a4:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
 80050a8:	60eb      	str	r3, [r5, #12]
 80050aa:	460f      	mov	r7, r1
 80050ac:	4604      	mov	r4, r0
    __HAL_RCC_PLLSAI2_DISABLE();
 80050ae:	4a33      	ldr	r2, [pc, #204]	; (800517c <RCCEx_PLLSAI2_Config+0x138>)
 80050b0:	6813      	ldr	r3, [r2, #0]
 80050b2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80050b6:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80050b8:	f7fe fee6 	bl	8003e88 <HAL_GetTick>
 80050bc:	4606      	mov	r6, r0
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80050be:	4d2f      	ldr	r5, [pc, #188]	; (800517c <RCCEx_PLLSAI2_Config+0x138>)
 80050c0:	682b      	ldr	r3, [r5, #0]
 80050c2:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 80050c6:	d03f      	beq.n	8005148 <RCCEx_PLLSAI2_Config+0x104>
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80050c8:	f7fe fede 	bl	8003e88 <HAL_GetTick>
 80050cc:	1b80      	subs	r0, r0, r6
 80050ce:	2802      	cmp	r0, #2
 80050d0:	d9f6      	bls.n	80050c0 <RCCEx_PLLSAI2_Config+0x7c>
        status = HAL_TIMEOUT;
 80050d2:	2003      	movs	r0, #3
 80050d4:	e7c4      	b.n	8005060 <RCCEx_PLLSAI2_Config+0x1c>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80050d6:	4a29      	ldr	r2, [pc, #164]	; (800517c <RCCEx_PLLSAI2_Config+0x138>)
 80050d8:	6812      	ldr	r2, [r2, #0]
 80050da:	f412 6f80 	tst.w	r2, #1024	; 0x400
 80050de:	d1da      	bne.n	8005096 <RCCEx_PLLSAI2_Config+0x52>
 80050e0:	2001      	movs	r0, #1
 80050e2:	e7bd      	b.n	8005060 <RCCEx_PLLSAI2_Config+0x1c>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80050e4:	4a25      	ldr	r2, [pc, #148]	; (800517c <RCCEx_PLLSAI2_Config+0x138>)
 80050e6:	6812      	ldr	r2, [r2, #0]
 80050e8:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 80050ec:	d1d3      	bne.n	8005096 <RCCEx_PLLSAI2_Config+0x52>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80050ee:	4a23      	ldr	r2, [pc, #140]	; (800517c <RCCEx_PLLSAI2_Config+0x138>)
 80050f0:	6812      	ldr	r2, [r2, #0]
 80050f2:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 80050f6:	d1ce      	bne.n	8005096 <RCCEx_PLLSAI2_Config+0x52>
 80050f8:	2001      	movs	r0, #1
 80050fa:	e7b1      	b.n	8005060 <RCCEx_PLLSAI2_Config+0x1c>
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80050fc:	491f      	ldr	r1, [pc, #124]	; (800517c <RCCEx_PLLSAI2_Config+0x138>)
 80050fe:	694b      	ldr	r3, [r1, #20]
 8005100:	68a2      	ldr	r2, [r4, #8]
 8005102:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8005106:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800510a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800510e:	68e2      	ldr	r2, [r4, #12]
 8005110:	0912      	lsrs	r2, r2, #4
 8005112:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 8005116:	614b      	str	r3, [r1, #20]
      __HAL_RCC_PLLSAI2_ENABLE();
 8005118:	4a18      	ldr	r2, [pc, #96]	; (800517c <RCCEx_PLLSAI2_Config+0x138>)
 800511a:	6813      	ldr	r3, [r2, #0]
 800511c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005120:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8005122:	f7fe feb1 	bl	8003e88 <HAL_GetTick>
 8005126:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005128:	4d14      	ldr	r5, [pc, #80]	; (800517c <RCCEx_PLLSAI2_Config+0x138>)
 800512a:	682b      	ldr	r3, [r5, #0]
 800512c:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 8005130:	d11c      	bne.n	800516c <RCCEx_PLLSAI2_Config+0x128>
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005132:	f7fe fea9 	bl	8003e88 <HAL_GetTick>
 8005136:	1b80      	subs	r0, r0, r6
 8005138:	2802      	cmp	r0, #2
 800513a:	d9f6      	bls.n	800512a <RCCEx_PLLSAI2_Config+0xe6>
          status = HAL_TIMEOUT;
 800513c:	2003      	movs	r0, #3
 800513e:	e78f      	b.n	8005060 <RCCEx_PLLSAI2_Config+0x1c>
 8005140:	2001      	movs	r0, #1
 8005142:	e78d      	b.n	8005060 <RCCEx_PLLSAI2_Config+0x1c>
 8005144:	2001      	movs	r0, #1
 8005146:	e78b      	b.n	8005060 <RCCEx_PLLSAI2_Config+0x1c>
      if(Divider == DIVIDER_P_UPDATE)
 8005148:	2f00      	cmp	r7, #0
 800514a:	d0d7      	beq.n	80050fc <RCCEx_PLLSAI2_Config+0xb8>
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800514c:	480b      	ldr	r0, [pc, #44]	; (800517c <RCCEx_PLLSAI2_Config+0x138>)
 800514e:	6942      	ldr	r2, [r0, #20]
 8005150:	6923      	ldr	r3, [r4, #16]
 8005152:	085b      	lsrs	r3, r3, #1
 8005154:	1e59      	subs	r1, r3, #1
 8005156:	68a5      	ldr	r5, [r4, #8]
 8005158:	f022 63c0 	bic.w	r3, r2, #100663296	; 0x6000000
 800515c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005160:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 8005164:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
 8005168:	6143      	str	r3, [r0, #20]
 800516a:	e7d5      	b.n	8005118 <RCCEx_PLLSAI2_Config+0xd4>
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800516c:	4a03      	ldr	r2, [pc, #12]	; (800517c <RCCEx_PLLSAI2_Config+0x138>)
 800516e:	6953      	ldr	r3, [r2, #20]
 8005170:	6961      	ldr	r1, [r4, #20]
 8005172:	430b      	orrs	r3, r1
 8005174:	6153      	str	r3, [r2, #20]
 8005176:	2000      	movs	r0, #0
  return status;
 8005178:	e772      	b.n	8005060 <RCCEx_PLLSAI2_Config+0x1c>
 800517a:	bf00      	nop
 800517c:	40021000 	.word	0x40021000

08005180 <HAL_RCCEx_PeriphCLKConfig>:
{
 8005180:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005184:	b083      	sub	sp, #12
 8005186:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005188:	6803      	ldr	r3, [r0, #0]
 800518a:	f413 6f00 	tst.w	r3, #2048	; 0x800
 800518e:	d029      	beq.n	80051e4 <HAL_RCCEx_PeriphCLKConfig+0x64>
    switch(PeriphClkInit->Sai1ClockSelection)
 8005190:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8005192:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005196:	d01f      	beq.n	80051d8 <HAL_RCCEx_PeriphCLKConfig+0x58>
 8005198:	d910      	bls.n	80051bc <HAL_RCCEx_PeriphCLKConfig+0x3c>
 800519a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800519e:	d015      	beq.n	80051cc <HAL_RCCEx_PeriphCLKConfig+0x4c>
 80051a0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80051a4:	d131      	bne.n	800520a <HAL_RCCEx_PeriphCLKConfig+0x8a>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80051a6:	4a2c      	ldr	r2, [pc, #176]	; (8005258 <HAL_RCCEx_PeriphCLKConfig+0xd8>)
 80051a8:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80051ac:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80051b0:	6e61      	ldr	r1, [r4, #100]	; 0x64
 80051b2:	430b      	orrs	r3, r1
 80051b4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 80051b8:	2500      	movs	r5, #0
 80051ba:	e014      	b.n	80051e6 <HAL_RCCEx_PeriphCLKConfig+0x66>
    switch(PeriphClkInit->Sai1ClockSelection)
 80051bc:	bb2b      	cbnz	r3, 800520a <HAL_RCCEx_PeriphCLKConfig+0x8a>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80051be:	2100      	movs	r1, #0
 80051c0:	3004      	adds	r0, #4
 80051c2:	f7ff fe8f 	bl	8004ee4 <RCCEx_PLLSAI1_Config>
 80051c6:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80051c8:	b96d      	cbnz	r5, 80051e6 <HAL_RCCEx_PeriphCLKConfig+0x66>
 80051ca:	e7ec      	b.n	80051a6 <HAL_RCCEx_PeriphCLKConfig+0x26>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80051cc:	4a22      	ldr	r2, [pc, #136]	; (8005258 <HAL_RCCEx_PeriphCLKConfig+0xd8>)
 80051ce:	68d3      	ldr	r3, [r2, #12]
 80051d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80051d4:	60d3      	str	r3, [r2, #12]
 80051d6:	e7e6      	b.n	80051a6 <HAL_RCCEx_PeriphCLKConfig+0x26>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80051d8:	2100      	movs	r1, #0
 80051da:	3020      	adds	r0, #32
 80051dc:	f7ff ff32 	bl	8005044 <RCCEx_PLLSAI2_Config>
 80051e0:	4605      	mov	r5, r0
      break;
 80051e2:	e7f1      	b.n	80051c8 <HAL_RCCEx_PeriphCLKConfig+0x48>
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80051e4:	2500      	movs	r5, #0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80051e6:	6823      	ldr	r3, [r4, #0]
 80051e8:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 80051ec:	d036      	beq.n	800525c <HAL_RCCEx_PeriphCLKConfig+0xdc>
    switch(PeriphClkInit->Sai2ClockSelection)
 80051ee:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 80051f0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80051f4:	d028      	beq.n	8005248 <HAL_RCCEx_PeriphCLKConfig+0xc8>
 80051f6:	d90a      	bls.n	800520e <HAL_RCCEx_PeriphCLKConfig+0x8e>
 80051f8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80051fc:	d010      	beq.n	8005220 <HAL_RCCEx_PeriphCLKConfig+0xa0>
 80051fe:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005202:	f040 8160 	bne.w	80054c6 <HAL_RCCEx_PeriphCLKConfig+0x346>
 8005206:	46a8      	mov	r8, r5
 8005208:	e010      	b.n	800522c <HAL_RCCEx_PeriphCLKConfig+0xac>
      ret = HAL_ERROR;
 800520a:	2501      	movs	r5, #1
 800520c:	e7eb      	b.n	80051e6 <HAL_RCCEx_PeriphCLKConfig+0x66>
    switch(PeriphClkInit->Sai2ClockSelection)
 800520e:	2b00      	cmp	r3, #0
 8005210:	f040 8159 	bne.w	80054c6 <HAL_RCCEx_PeriphCLKConfig+0x346>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005214:	2100      	movs	r1, #0
 8005216:	1d20      	adds	r0, r4, #4
 8005218:	f7ff fe64 	bl	8004ee4 <RCCEx_PLLSAI1_Config>
 800521c:	4680      	mov	r8, r0
      break;
 800521e:	e005      	b.n	800522c <HAL_RCCEx_PeriphCLKConfig+0xac>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005220:	4a0d      	ldr	r2, [pc, #52]	; (8005258 <HAL_RCCEx_PeriphCLKConfig+0xd8>)
 8005222:	68d3      	ldr	r3, [r2, #12]
 8005224:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005228:	60d3      	str	r3, [r2, #12]
      break;
 800522a:	46a8      	mov	r8, r5
    if(ret == HAL_OK)
 800522c:	f1b8 0f00 	cmp.w	r8, #0
 8005230:	f040 814c 	bne.w	80054cc <HAL_RCCEx_PeriphCLKConfig+0x34c>
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005234:	4a08      	ldr	r2, [pc, #32]	; (8005258 <HAL_RCCEx_PeriphCLKConfig+0xd8>)
 8005236:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800523a:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 800523e:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8005240:	430b      	orrs	r3, r1
 8005242:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8005246:	e00a      	b.n	800525e <HAL_RCCEx_PeriphCLKConfig+0xde>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005248:	2100      	movs	r1, #0
 800524a:	f104 0020 	add.w	r0, r4, #32
 800524e:	f7ff fef9 	bl	8005044 <RCCEx_PLLSAI2_Config>
 8005252:	4680      	mov	r8, r0
      break;
 8005254:	e7ea      	b.n	800522c <HAL_RCCEx_PeriphCLKConfig+0xac>
 8005256:	bf00      	nop
 8005258:	40021000 	.word	0x40021000
 800525c:	46a8      	mov	r8, r5
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800525e:	6823      	ldr	r3, [r4, #0]
 8005260:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8005264:	d029      	beq.n	80052ba <HAL_RCCEx_PeriphCLKConfig+0x13a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005266:	4bc3      	ldr	r3, [pc, #780]	; (8005574 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005268:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800526a:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 800526e:	f040 812f 	bne.w	80054d0 <HAL_RCCEx_PeriphCLKConfig+0x350>
      __HAL_RCC_PWR_CLK_ENABLE();
 8005272:	4bc0      	ldr	r3, [pc, #768]	; (8005574 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005274:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005276:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800527a:	659a      	str	r2, [r3, #88]	; 0x58
 800527c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800527e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005282:	9301      	str	r3, [sp, #4]
 8005284:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8005286:	f04f 0901 	mov.w	r9, #1
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800528a:	4abb      	ldr	r2, [pc, #748]	; (8005578 <HAL_RCCEx_PeriphCLKConfig+0x3f8>)
 800528c:	6813      	ldr	r3, [r2, #0]
 800528e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005292:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8005294:	f7fe fdf8 	bl	8003e88 <HAL_GetTick>
 8005298:	4607      	mov	r7, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800529a:	4eb7      	ldr	r6, [pc, #732]	; (8005578 <HAL_RCCEx_PeriphCLKConfig+0x3f8>)
 800529c:	6833      	ldr	r3, [r6, #0]
 800529e:	f413 7f80 	tst.w	r3, #256	; 0x100
 80052a2:	f040 8118 	bne.w	80054d6 <HAL_RCCEx_PeriphCLKConfig+0x356>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052a6:	f7fe fdef 	bl	8003e88 <HAL_GetTick>
 80052aa:	1bc0      	subs	r0, r0, r7
 80052ac:	2802      	cmp	r0, #2
 80052ae:	d9f5      	bls.n	800529c <HAL_RCCEx_PeriphCLKConfig+0x11c>
        ret = HAL_TIMEOUT;
 80052b0:	2503      	movs	r5, #3
    if(pwrclkchanged == SET)
 80052b2:	f1b9 0f00 	cmp.w	r9, #0
 80052b6:	f040 8151 	bne.w	800555c <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80052ba:	6823      	ldr	r3, [r4, #0]
 80052bc:	f013 0f01 	tst.w	r3, #1
 80052c0:	d008      	beq.n	80052d4 <HAL_RCCEx_PeriphCLKConfig+0x154>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80052c2:	4aac      	ldr	r2, [pc, #688]	; (8005574 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80052c4:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80052c8:	f023 0303 	bic.w	r3, r3, #3
 80052cc:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80052ce:	430b      	orrs	r3, r1
 80052d0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80052d4:	6823      	ldr	r3, [r4, #0]
 80052d6:	f013 0f02 	tst.w	r3, #2
 80052da:	d008      	beq.n	80052ee <HAL_RCCEx_PeriphCLKConfig+0x16e>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80052dc:	4aa5      	ldr	r2, [pc, #660]	; (8005574 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80052de:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80052e2:	f023 030c 	bic.w	r3, r3, #12
 80052e6:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80052e8:	430b      	orrs	r3, r1
 80052ea:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80052ee:	6823      	ldr	r3, [r4, #0]
 80052f0:	f013 0f04 	tst.w	r3, #4
 80052f4:	d008      	beq.n	8005308 <HAL_RCCEx_PeriphCLKConfig+0x188>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80052f6:	4a9f      	ldr	r2, [pc, #636]	; (8005574 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80052f8:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80052fc:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8005300:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8005302:	430b      	orrs	r3, r1
 8005304:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005308:	6823      	ldr	r3, [r4, #0]
 800530a:	f013 0f08 	tst.w	r3, #8
 800530e:	d008      	beq.n	8005322 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005310:	4a98      	ldr	r2, [pc, #608]	; (8005574 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005312:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8005316:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800531a:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800531c:	430b      	orrs	r3, r1
 800531e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005322:	6823      	ldr	r3, [r4, #0]
 8005324:	f013 0f10 	tst.w	r3, #16
 8005328:	d008      	beq.n	800533c <HAL_RCCEx_PeriphCLKConfig+0x1bc>
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800532a:	4a92      	ldr	r2, [pc, #584]	; (8005574 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800532c:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8005330:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005334:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8005336:	430b      	orrs	r3, r1
 8005338:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800533c:	6823      	ldr	r3, [r4, #0]
 800533e:	f013 0f20 	tst.w	r3, #32
 8005342:	d008      	beq.n	8005356 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005344:	4a8b      	ldr	r2, [pc, #556]	; (8005574 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005346:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800534a:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800534e:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8005350:	430b      	orrs	r3, r1
 8005352:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005356:	6823      	ldr	r3, [r4, #0]
 8005358:	f413 7f00 	tst.w	r3, #512	; 0x200
 800535c:	d008      	beq.n	8005370 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800535e:	4a85      	ldr	r2, [pc, #532]	; (8005574 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005360:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8005364:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8005368:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800536a:	430b      	orrs	r3, r1
 800536c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005370:	6823      	ldr	r3, [r4, #0]
 8005372:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8005376:	d008      	beq.n	800538a <HAL_RCCEx_PeriphCLKConfig+0x20a>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005378:	4a7e      	ldr	r2, [pc, #504]	; (8005574 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800537a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800537e:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8005382:	6e21      	ldr	r1, [r4, #96]	; 0x60
 8005384:	430b      	orrs	r3, r1
 8005386:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800538a:	6823      	ldr	r3, [r4, #0]
 800538c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8005390:	d008      	beq.n	80053a4 <HAL_RCCEx_PeriphCLKConfig+0x224>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005392:	4a78      	ldr	r2, [pc, #480]	; (8005574 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005394:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8005398:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800539c:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800539e:	430b      	orrs	r3, r1
 80053a0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80053a4:	6823      	ldr	r3, [r4, #0]
 80053a6:	f013 0f80 	tst.w	r3, #128	; 0x80
 80053aa:	d008      	beq.n	80053be <HAL_RCCEx_PeriphCLKConfig+0x23e>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80053ac:	4a71      	ldr	r2, [pc, #452]	; (8005574 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80053ae:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80053b2:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80053b6:	6d61      	ldr	r1, [r4, #84]	; 0x54
 80053b8:	430b      	orrs	r3, r1
 80053ba:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80053be:	6823      	ldr	r3, [r4, #0]
 80053c0:	f413 7f80 	tst.w	r3, #256	; 0x100
 80053c4:	d008      	beq.n	80053d8 <HAL_RCCEx_PeriphCLKConfig+0x258>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80053c6:	4a6b      	ldr	r2, [pc, #428]	; (8005574 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80053c8:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80053cc:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80053d0:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80053d2:	430b      	orrs	r3, r1
 80053d4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80053d8:	6823      	ldr	r3, [r4, #0]
 80053da:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 80053de:	d011      	beq.n	8005404 <HAL_RCCEx_PeriphCLKConfig+0x284>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80053e0:	4a64      	ldr	r2, [pc, #400]	; (8005574 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80053e2:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80053e6:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80053ea:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 80053ec:	430b      	orrs	r3, r1
 80053ee:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80053f2:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 80053f4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80053f8:	f000 80b6 	beq.w	8005568 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80053fc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005400:	f000 80bc 	beq.w	800557c <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005404:	6823      	ldr	r3, [r4, #0]
 8005406:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 800540a:	d011      	beq.n	8005430 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800540c:	4a59      	ldr	r2, [pc, #356]	; (8005574 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800540e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8005412:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8005416:	6f21      	ldr	r1, [r4, #112]	; 0x70
 8005418:	430b      	orrs	r3, r1
 800541a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800541e:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8005420:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005424:	f000 80b2 	beq.w	800558c <HAL_RCCEx_PeriphCLKConfig+0x40c>
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005428:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800542c:	f000 80b3 	beq.w	8005596 <HAL_RCCEx_PeriphCLKConfig+0x416>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005430:	6823      	ldr	r3, [r4, #0]
 8005432:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8005436:	d011      	beq.n	800545c <HAL_RCCEx_PeriphCLKConfig+0x2dc>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005438:	4a4e      	ldr	r2, [pc, #312]	; (8005574 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800543a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800543e:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8005442:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8005444:	430b      	orrs	r3, r1
 8005446:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800544a:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800544c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005450:	f000 80a9 	beq.w	80055a6 <HAL_RCCEx_PeriphCLKConfig+0x426>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005454:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005458:	f000 80aa 	beq.w	80055b0 <HAL_RCCEx_PeriphCLKConfig+0x430>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800545c:	6823      	ldr	r3, [r4, #0]
 800545e:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8005462:	d011      	beq.n	8005488 <HAL_RCCEx_PeriphCLKConfig+0x308>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005464:	4a43      	ldr	r2, [pc, #268]	; (8005574 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005466:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800546a:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 800546e:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 8005470:	430b      	orrs	r3, r1
 8005472:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005476:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8005478:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800547c:	f000 80a0 	beq.w	80055c0 <HAL_RCCEx_PeriphCLKConfig+0x440>
    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005480:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005484:	f000 80a4 	beq.w	80055d0 <HAL_RCCEx_PeriphCLKConfig+0x450>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005488:	6823      	ldr	r3, [r4, #0]
 800548a:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 800548e:	d008      	beq.n	80054a2 <HAL_RCCEx_PeriphCLKConfig+0x322>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005490:	4a38      	ldr	r2, [pc, #224]	; (8005574 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005492:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8005496:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800549a:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 800549c:	430b      	orrs	r3, r1
 800549e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80054a2:	6823      	ldr	r3, [r4, #0]
 80054a4:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 80054a8:	d009      	beq.n	80054be <HAL_RCCEx_PeriphCLKConfig+0x33e>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80054aa:	4a32      	ldr	r2, [pc, #200]	; (8005574 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80054ac:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80054b0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80054b4:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 80054b8:	430b      	orrs	r3, r1
 80054ba:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
}
 80054be:	4628      	mov	r0, r5
 80054c0:	b003      	add	sp, #12
 80054c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      ret = HAL_ERROR;
 80054c6:	2501      	movs	r5, #1
 80054c8:	46a8      	mov	r8, r5
 80054ca:	e6c8      	b.n	800525e <HAL_RCCEx_PeriphCLKConfig+0xde>
 80054cc:	4645      	mov	r5, r8
 80054ce:	e6c6      	b.n	800525e <HAL_RCCEx_PeriphCLKConfig+0xde>
    FlagStatus       pwrclkchanged = RESET;
 80054d0:	f04f 0900 	mov.w	r9, #0
 80054d4:	e6d9      	b.n	800528a <HAL_RCCEx_PeriphCLKConfig+0x10a>
    if(ret == HAL_OK)
 80054d6:	f1b8 0f00 	cmp.w	r8, #0
 80054da:	d13d      	bne.n	8005558 <HAL_RCCEx_PeriphCLKConfig+0x3d8>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80054dc:	4b25      	ldr	r3, [pc, #148]	; (8005574 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80054de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80054e2:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80054e6:	d02c      	beq.n	8005542 <HAL_RCCEx_PeriphCLKConfig+0x3c2>
 80054e8:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 80054ec:	429a      	cmp	r2, r3
 80054ee:	d012      	beq.n	8005516 <HAL_RCCEx_PeriphCLKConfig+0x396>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80054f0:	4a20      	ldr	r2, [pc, #128]	; (8005574 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80054f2:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80054f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 80054fa:	f8d2 1090 	ldr.w	r1, [r2, #144]	; 0x90
 80054fe:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 8005502:	f8c2 1090 	str.w	r1, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005506:	f8d2 1090 	ldr.w	r1, [r2, #144]	; 0x90
 800550a:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 800550e:	f8c2 1090 	str.w	r1, [r2, #144]	; 0x90
        RCC->BDCR = tmpregister;
 8005512:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005516:	f013 0f01 	tst.w	r3, #1
 800551a:	d012      	beq.n	8005542 <HAL_RCCEx_PeriphCLKConfig+0x3c2>
        tickstart = HAL_GetTick();
 800551c:	f7fe fcb4 	bl	8003e88 <HAL_GetTick>
 8005520:	4680      	mov	r8, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005522:	4e14      	ldr	r6, [pc, #80]	; (8005574 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005524:	f241 3788 	movw	r7, #5000	; 0x1388
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005528:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 800552c:	f013 0f02 	tst.w	r3, #2
 8005530:	d107      	bne.n	8005542 <HAL_RCCEx_PeriphCLKConfig+0x3c2>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005532:	f7fe fca9 	bl	8003e88 <HAL_GetTick>
 8005536:	eba0 0008 	sub.w	r0, r0, r8
 800553a:	42b8      	cmp	r0, r7
 800553c:	d9f4      	bls.n	8005528 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
            ret = HAL_TIMEOUT;
 800553e:	2503      	movs	r5, #3
 8005540:	e6b7      	b.n	80052b2 <HAL_RCCEx_PeriphCLKConfig+0x132>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005542:	4a0c      	ldr	r2, [pc, #48]	; (8005574 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005544:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8005548:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800554c:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 8005550:	430b      	orrs	r3, r1
 8005552:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005556:	e6ac      	b.n	80052b2 <HAL_RCCEx_PeriphCLKConfig+0x132>
 8005558:	4645      	mov	r5, r8
 800555a:	e6aa      	b.n	80052b2 <HAL_RCCEx_PeriphCLKConfig+0x132>
      __HAL_RCC_PWR_CLK_DISABLE();
 800555c:	4a05      	ldr	r2, [pc, #20]	; (8005574 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800555e:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8005560:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005564:	6593      	str	r3, [r2, #88]	; 0x58
 8005566:	e6a8      	b.n	80052ba <HAL_RCCEx_PeriphCLKConfig+0x13a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005568:	68d3      	ldr	r3, [r2, #12]
 800556a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800556e:	60d3      	str	r3, [r2, #12]
 8005570:	e748      	b.n	8005404 <HAL_RCCEx_PeriphCLKConfig+0x284>
 8005572:	bf00      	nop
 8005574:	40021000 	.word	0x40021000
 8005578:	40007000 	.word	0x40007000
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800557c:	2101      	movs	r1, #1
 800557e:	1d20      	adds	r0, r4, #4
 8005580:	f7ff fcb0 	bl	8004ee4 <RCCEx_PLLSAI1_Config>
          status = ret;
 8005584:	2800      	cmp	r0, #0
 8005586:	bf18      	it	ne
 8005588:	4605      	movne	r5, r0
 800558a:	e73b      	b.n	8005404 <HAL_RCCEx_PeriphCLKConfig+0x284>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800558c:	68d3      	ldr	r3, [r2, #12]
 800558e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005592:	60d3      	str	r3, [r2, #12]
 8005594:	e74c      	b.n	8005430 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005596:	2101      	movs	r1, #1
 8005598:	1d20      	adds	r0, r4, #4
 800559a:	f7ff fca3 	bl	8004ee4 <RCCEx_PLLSAI1_Config>
        status = ret;
 800559e:	2800      	cmp	r0, #0
 80055a0:	bf18      	it	ne
 80055a2:	4605      	movne	r5, r0
 80055a4:	e744      	b.n	8005430 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80055a6:	68d3      	ldr	r3, [r2, #12]
 80055a8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80055ac:	60d3      	str	r3, [r2, #12]
 80055ae:	e755      	b.n	800545c <HAL_RCCEx_PeriphCLKConfig+0x2dc>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80055b0:	2101      	movs	r1, #1
 80055b2:	1d20      	adds	r0, r4, #4
 80055b4:	f7ff fc96 	bl	8004ee4 <RCCEx_PLLSAI1_Config>
        status = ret;
 80055b8:	2800      	cmp	r0, #0
 80055ba:	bf18      	it	ne
 80055bc:	4605      	movne	r5, r0
 80055be:	e74d      	b.n	800545c <HAL_RCCEx_PeriphCLKConfig+0x2dc>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80055c0:	2102      	movs	r1, #2
 80055c2:	1d20      	adds	r0, r4, #4
 80055c4:	f7ff fc8e 	bl	8004ee4 <RCCEx_PLLSAI1_Config>
        status = ret;
 80055c8:	2800      	cmp	r0, #0
 80055ca:	bf18      	it	ne
 80055cc:	4605      	movne	r5, r0
 80055ce:	e75b      	b.n	8005488 <HAL_RCCEx_PeriphCLKConfig+0x308>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80055d0:	2102      	movs	r1, #2
 80055d2:	f104 0020 	add.w	r0, r4, #32
 80055d6:	f7ff fd35 	bl	8005044 <RCCEx_PLLSAI2_Config>
        status = ret;
 80055da:	2800      	cmp	r0, #0
 80055dc:	bf18      	it	ne
 80055de:	4605      	movne	r5, r0
 80055e0:	e752      	b.n	8005488 <HAL_RCCEx_PeriphCLKConfig+0x308>
 80055e2:	bf00      	nop

080055e4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80055e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055e6:	4607      	mov	r7, r0
 80055e8:	460e      	mov	r6, r1
 80055ea:	4615      	mov	r5, r2
 80055ec:	461c      	mov	r4, r3
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80055ee:	683a      	ldr	r2, [r7, #0]
 80055f0:	6893      	ldr	r3, [r2, #8]
 80055f2:	ea36 0303 	bics.w	r3, r6, r3
 80055f6:	bf0c      	ite	eq
 80055f8:	2301      	moveq	r3, #1
 80055fa:	2300      	movne	r3, #0
 80055fc:	42ab      	cmp	r3, r5
 80055fe:	d037      	beq.n	8005670 <SPI_WaitFlagStateUntilTimeout+0x8c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005600:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 8005604:	d0f4      	beq.n	80055f0 <SPI_WaitFlagStateUntilTimeout+0xc>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8005606:	f7fe fc3f 	bl	8003e88 <HAL_GetTick>
 800560a:	9b06      	ldr	r3, [sp, #24]
 800560c:	1ac0      	subs	r0, r0, r3
 800560e:	42a0      	cmp	r0, r4
 8005610:	d201      	bcs.n	8005616 <SPI_WaitFlagStateUntilTimeout+0x32>
 8005612:	2c00      	cmp	r4, #0
 8005614:	d1eb      	bne.n	80055ee <SPI_WaitFlagStateUntilTimeout+0xa>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005616:	683a      	ldr	r2, [r7, #0]
 8005618:	6853      	ldr	r3, [r2, #4]
 800561a:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 800561e:	6053      	str	r3, [r2, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005626:	d00b      	beq.n	8005640 <SPI_WaitFlagStateUntilTimeout+0x5c>
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005628:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800562a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800562e:	d014      	beq.n	800565a <SPI_WaitFlagStateUntilTimeout+0x76>
        {
          SPI_RESET_CRC(hspi);
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005630:	2301      	movs	r3, #1
 8005632:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005636:	2300      	movs	r3, #0
 8005638:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c

        return HAL_TIMEOUT;
 800563c:	2003      	movs	r0, #3
 800563e:	e018      	b.n	8005672 <SPI_WaitFlagStateUntilTimeout+0x8e>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005640:	68bb      	ldr	r3, [r7, #8]
 8005642:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005646:	d002      	beq.n	800564e <SPI_WaitFlagStateUntilTimeout+0x6a>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005648:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800564c:	d1ec      	bne.n	8005628 <SPI_WaitFlagStateUntilTimeout+0x44>
          __HAL_SPI_DISABLE(hspi);
 800564e:	683a      	ldr	r2, [r7, #0]
 8005650:	6813      	ldr	r3, [r2, #0]
 8005652:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005656:	6013      	str	r3, [r2, #0]
 8005658:	e7e6      	b.n	8005628 <SPI_WaitFlagStateUntilTimeout+0x44>
          SPI_RESET_CRC(hspi);
 800565a:	683a      	ldr	r2, [r7, #0]
 800565c:	6813      	ldr	r3, [r2, #0]
 800565e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005662:	6013      	str	r3, [r2, #0]
 8005664:	683a      	ldr	r2, [r7, #0]
 8005666:	6813      	ldr	r3, [r2, #0]
 8005668:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800566c:	6013      	str	r3, [r2, #0]
 800566e:	e7df      	b.n	8005630 <SPI_WaitFlagStateUntilTimeout+0x4c>
      }
    }
  }

  return HAL_OK;
 8005670:	2000      	movs	r0, #0
}
 8005672:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005674 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005674:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005676:	4607      	mov	r7, r0
 8005678:	460c      	mov	r4, r1
 800567a:	4615      	mov	r5, r2
 800567c:	461e      	mov	r6, r3
  while ((hspi->Instance->SR & Fifo) != State)
 800567e:	683a      	ldr	r2, [r7, #0]
 8005680:	e002      	b.n	8005688 <SPI_WaitFifoStateUntilTimeout+0x14>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
    }

    if (Timeout != HAL_MAX_DELAY)
 8005682:	f1b6 3fff 	cmp.w	r6, #4294967295	; 0xffffffff
 8005686:	d10a      	bne.n	800569e <SPI_WaitFifoStateUntilTimeout+0x2a>
  while ((hspi->Instance->SR & Fifo) != State)
 8005688:	6893      	ldr	r3, [r2, #8]
 800568a:	4023      	ands	r3, r4
 800568c:	42ab      	cmp	r3, r5
 800568e:	d03b      	beq.n	8005708 <SPI_WaitFifoStateUntilTimeout+0x94>
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005690:	f5b4 6fc0 	cmp.w	r4, #1536	; 0x600
 8005694:	d1f5      	bne.n	8005682 <SPI_WaitFifoStateUntilTimeout+0xe>
 8005696:	2d00      	cmp	r5, #0
 8005698:	d1f3      	bne.n	8005682 <SPI_WaitFifoStateUntilTimeout+0xe>
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 800569a:	7b13      	ldrb	r3, [r2, #12]
 800569c:	e7f1      	b.n	8005682 <SPI_WaitFifoStateUntilTimeout+0xe>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800569e:	f7fe fbf3 	bl	8003e88 <HAL_GetTick>
 80056a2:	9b06      	ldr	r3, [sp, #24]
 80056a4:	1ac0      	subs	r0, r0, r3
 80056a6:	42b0      	cmp	r0, r6
 80056a8:	d201      	bcs.n	80056ae <SPI_WaitFifoStateUntilTimeout+0x3a>
 80056aa:	2e00      	cmp	r6, #0
 80056ac:	d1e7      	bne.n	800567e <SPI_WaitFifoStateUntilTimeout+0xa>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80056ae:	683a      	ldr	r2, [r7, #0]
 80056b0:	6853      	ldr	r3, [r2, #4]
 80056b2:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 80056b6:	6053      	str	r3, [r2, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80056be:	d00b      	beq.n	80056d8 <SPI_WaitFifoStateUntilTimeout+0x64>
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80056c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056c2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80056c6:	d014      	beq.n	80056f2 <SPI_WaitFifoStateUntilTimeout+0x7e>
        {
          SPI_RESET_CRC(hspi);
        }

        hspi->State = HAL_SPI_STATE_READY;
 80056c8:	2301      	movs	r3, #1
 80056ca:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80056ce:	2300      	movs	r3, #0
 80056d0:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c

        return HAL_TIMEOUT;
 80056d4:	2003      	movs	r0, #3
 80056d6:	e018      	b.n	800570a <SPI_WaitFifoStateUntilTimeout+0x96>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80056d8:	68bb      	ldr	r3, [r7, #8]
 80056da:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80056de:	d002      	beq.n	80056e6 <SPI_WaitFifoStateUntilTimeout+0x72>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80056e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80056e4:	d1ec      	bne.n	80056c0 <SPI_WaitFifoStateUntilTimeout+0x4c>
          __HAL_SPI_DISABLE(hspi);
 80056e6:	683a      	ldr	r2, [r7, #0]
 80056e8:	6813      	ldr	r3, [r2, #0]
 80056ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80056ee:	6013      	str	r3, [r2, #0]
 80056f0:	e7e6      	b.n	80056c0 <SPI_WaitFifoStateUntilTimeout+0x4c>
          SPI_RESET_CRC(hspi);
 80056f2:	683a      	ldr	r2, [r7, #0]
 80056f4:	6813      	ldr	r3, [r2, #0]
 80056f6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80056fa:	6013      	str	r3, [r2, #0]
 80056fc:	683a      	ldr	r2, [r7, #0]
 80056fe:	6813      	ldr	r3, [r2, #0]
 8005700:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005704:	6013      	str	r3, [r2, #0]
 8005706:	e7df      	b.n	80056c8 <SPI_WaitFifoStateUntilTimeout+0x54>
      }
    }
  }

  return HAL_OK;
 8005708:	2000      	movs	r0, #0
}
 800570a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800570c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800570c:	b570      	push	{r4, r5, r6, lr}
 800570e:	b082      	sub	sp, #8
 8005710:	4604      	mov	r4, r0
 8005712:	460d      	mov	r5, r1
 8005714:	4616      	mov	r6, r2
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005716:	9200      	str	r2, [sp, #0]
 8005718:	460b      	mov	r3, r1
 800571a:	2200      	movs	r2, #0
 800571c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8005720:	f7ff ffa8 	bl	8005674 <SPI_WaitFifoStateUntilTimeout>
 8005724:	b9b8      	cbnz	r0, 8005756 <SPI_EndRxTxTransaction+0x4a>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005726:	9600      	str	r6, [sp, #0]
 8005728:	462b      	mov	r3, r5
 800572a:	2200      	movs	r2, #0
 800572c:	2180      	movs	r1, #128	; 0x80
 800572e:	4620      	mov	r0, r4
 8005730:	f7ff ff58 	bl	80055e4 <SPI_WaitFlagStateUntilTimeout>
 8005734:	b9b8      	cbnz	r0, 8005766 <SPI_EndRxTxTransaction+0x5a>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005736:	9600      	str	r6, [sp, #0]
 8005738:	462b      	mov	r3, r5
 800573a:	2200      	movs	r2, #0
 800573c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005740:	4620      	mov	r0, r4
 8005742:	f7ff ff97 	bl	8005674 <SPI_WaitFifoStateUntilTimeout>
 8005746:	4603      	mov	r3, r0
 8005748:	b150      	cbz	r0, 8005760 <SPI_EndRxTxTransaction+0x54>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800574a:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800574c:	f043 0320 	orr.w	r3, r3, #32
 8005750:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 8005752:	2303      	movs	r3, #3
 8005754:	e004      	b.n	8005760 <SPI_EndRxTxTransaction+0x54>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005756:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8005758:	f043 0320 	orr.w	r3, r3, #32
 800575c:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 800575e:	2303      	movs	r3, #3
  }

  return HAL_OK;
}
 8005760:	4618      	mov	r0, r3
 8005762:	b002      	add	sp, #8
 8005764:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005766:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8005768:	f043 0320 	orr.w	r3, r3, #32
 800576c:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 800576e:	2303      	movs	r3, #3
 8005770:	e7f6      	b.n	8005760 <SPI_EndRxTxTransaction+0x54>

08005772 <SPI_EndRxTransaction>:
{
 8005772:	b570      	push	{r4, r5, r6, lr}
 8005774:	b082      	sub	sp, #8
 8005776:	4604      	mov	r4, r0
 8005778:	460d      	mov	r5, r1
 800577a:	4616      	mov	r6, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800577c:	6843      	ldr	r3, [r0, #4]
 800577e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005782:	d00f      	beq.n	80057a4 <SPI_EndRxTransaction+0x32>
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005784:	9600      	str	r6, [sp, #0]
 8005786:	462b      	mov	r3, r5
 8005788:	2200      	movs	r2, #0
 800578a:	2180      	movs	r1, #128	; 0x80
 800578c:	4620      	mov	r0, r4
 800578e:	f7ff ff29 	bl	80055e4 <SPI_WaitFlagStateUntilTimeout>
 8005792:	4603      	mov	r3, r0
 8005794:	b998      	cbnz	r0, 80057be <SPI_EndRxTransaction+0x4c>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005796:	6862      	ldr	r2, [r4, #4]
 8005798:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 800579c:	d015      	beq.n	80057ca <SPI_EndRxTransaction+0x58>
}
 800579e:	4618      	mov	r0, r3
 80057a0:	b002      	add	sp, #8
 80057a2:	bd70      	pop	{r4, r5, r6, pc}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80057a4:	6883      	ldr	r3, [r0, #8]
 80057a6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80057aa:	d002      	beq.n	80057b2 <SPI_EndRxTransaction+0x40>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80057ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80057b0:	d1e8      	bne.n	8005784 <SPI_EndRxTransaction+0x12>
    __HAL_SPI_DISABLE(hspi);
 80057b2:	6822      	ldr	r2, [r4, #0]
 80057b4:	6813      	ldr	r3, [r2, #0]
 80057b6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80057ba:	6013      	str	r3, [r2, #0]
 80057bc:	e7e2      	b.n	8005784 <SPI_EndRxTransaction+0x12>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80057be:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80057c0:	f043 0320 	orr.w	r3, r3, #32
 80057c4:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 80057c6:	2303      	movs	r3, #3
 80057c8:	e7e9      	b.n	800579e <SPI_EndRxTransaction+0x2c>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80057ca:	68a2      	ldr	r2, [r4, #8]
 80057cc:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80057d0:	d002      	beq.n	80057d8 <SPI_EndRxTransaction+0x66>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80057d2:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80057d6:	d1e2      	bne.n	800579e <SPI_EndRxTransaction+0x2c>
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80057d8:	9600      	str	r6, [sp, #0]
 80057da:	462b      	mov	r3, r5
 80057dc:	2200      	movs	r2, #0
 80057de:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80057e2:	4620      	mov	r0, r4
 80057e4:	f7ff ff46 	bl	8005674 <SPI_WaitFifoStateUntilTimeout>
 80057e8:	4603      	mov	r3, r0
 80057ea:	2800      	cmp	r0, #0
 80057ec:	d0d7      	beq.n	800579e <SPI_EndRxTransaction+0x2c>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80057ee:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80057f0:	f043 0320 	orr.w	r3, r3, #32
 80057f4:	6623      	str	r3, [r4, #96]	; 0x60
      return HAL_TIMEOUT;
 80057f6:	2303      	movs	r3, #3
 80057f8:	e7d1      	b.n	800579e <SPI_EndRxTransaction+0x2c>

080057fa <HAL_SPI_Init>:
  if (hspi == NULL)
 80057fa:	2800      	cmp	r0, #0
 80057fc:	d052      	beq.n	80058a4 <HAL_SPI_Init+0xaa>
{
 80057fe:	b510      	push	{r4, lr}
 8005800:	4604      	mov	r4, r0
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005802:	2300      	movs	r3, #0
 8005804:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8005806:	f890 305d 	ldrb.w	r3, [r0, #93]	; 0x5d
 800580a:	b1bb      	cbz	r3, 800583c <HAL_SPI_Init+0x42>
  hspi->State = HAL_SPI_STATE_BUSY;
 800580c:	2302      	movs	r3, #2
 800580e:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 8005812:	6822      	ldr	r2, [r4, #0]
 8005814:	6813      	ldr	r3, [r2, #0]
 8005816:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800581a:	6013      	str	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800581c:	68e3      	ldr	r3, [r4, #12]
 800581e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005822:	d841      	bhi.n	80058a8 <HAL_SPI_Init+0xae>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005824:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005828:	d04d      	beq.n	80058c6 <HAL_SPI_Init+0xcc>
 800582a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800582e:	d10a      	bne.n	8005846 <HAL_SPI_Init+0x4c>
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8005830:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005832:	2b00      	cmp	r3, #0
 8005834:	d033      	beq.n	800589e <HAL_SPI_Init+0xa4>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005836:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800583a:	e00b      	b.n	8005854 <HAL_SPI_Init+0x5a>
    hspi->Lock = HAL_UNLOCKED;
 800583c:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 8005840:	f7fe f96a 	bl	8003b18 <HAL_SPI_MspInit>
 8005844:	e7e2      	b.n	800580c <HAL_SPI_Init+0x12>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005846:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800584a:	e031      	b.n	80058b0 <HAL_SPI_Init+0xb6>
 800584c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8005850:	2302      	movs	r3, #2
 8005852:	6323      	str	r3, [r4, #48]	; 0x30
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8005854:	6822      	ldr	r2, [r4, #0]
 8005856:	6863      	ldr	r3, [r4, #4]
 8005858:	68a0      	ldr	r0, [r4, #8]
 800585a:	4303      	orrs	r3, r0
 800585c:	6920      	ldr	r0, [r4, #16]
 800585e:	4303      	orrs	r3, r0
 8005860:	6960      	ldr	r0, [r4, #20]
 8005862:	4303      	orrs	r3, r0
 8005864:	69e0      	ldr	r0, [r4, #28]
 8005866:	4303      	orrs	r3, r0
 8005868:	6a20      	ldr	r0, [r4, #32]
 800586a:	4303      	orrs	r3, r0
 800586c:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800586e:	4303      	orrs	r3, r0
 8005870:	69a0      	ldr	r0, [r4, #24]
 8005872:	f400 7000 	and.w	r0, r0, #512	; 0x200
 8005876:	4303      	orrs	r3, r0
 8005878:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800587a:	6822      	ldr	r2, [r4, #0]
 800587c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800587e:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8005880:	4303      	orrs	r3, r0
 8005882:	68e0      	ldr	r0, [r4, #12]
 8005884:	4303      	orrs	r3, r0
 8005886:	8b60      	ldrh	r0, [r4, #26]
 8005888:	f000 0004 	and.w	r0, r0, #4
 800588c:	4303      	orrs	r3, r0
 800588e:	430b      	orrs	r3, r1
 8005890:	6053      	str	r3, [r2, #4]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005892:	2000      	movs	r0, #0
 8005894:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005896:	2301      	movs	r3, #1
 8005898:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
}
 800589c:	bd10      	pop	{r4, pc}
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800589e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80058a2:	e00d      	b.n	80058c0 <HAL_SPI_Init+0xc6>
    return HAL_ERROR;
 80058a4:	2001      	movs	r0, #1
}
 80058a6:	4770      	bx	lr
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80058a8:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80058ac:	d011      	beq.n	80058d2 <HAL_SPI_Init+0xd8>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80058ae:	2100      	movs	r1, #0
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80058b0:	2200      	movs	r2, #0
 80058b2:	62a2      	str	r2, [r4, #40]	; 0x28
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 80058b4:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80058b6:	2a00      	cmp	r2, #0
 80058b8:	d1cc      	bne.n	8005854 <HAL_SPI_Init+0x5a>
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80058ba:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80058be:	d8c7      	bhi.n	8005850 <HAL_SPI_Init+0x56>
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 80058c0:	2301      	movs	r3, #1
 80058c2:	6323      	str	r3, [r4, #48]	; 0x30
 80058c4:	e7c6      	b.n	8005854 <HAL_SPI_Init+0x5a>
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 80058c6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d0bf      	beq.n	800584c <HAL_SPI_Init+0x52>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80058cc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80058d0:	e7c0      	b.n	8005854 <HAL_SPI_Init+0x5a>
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 80058d2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80058d4:	2900      	cmp	r1, #0
 80058d6:	d0bb      	beq.n	8005850 <HAL_SPI_Init+0x56>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80058d8:	2100      	movs	r1, #0
 80058da:	e7bb      	b.n	8005854 <HAL_SPI_Init+0x5a>

080058dc <HAL_SPI_Transmit>:
{
 80058dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80058e0:	b082      	sub	sp, #8
  __HAL_LOCK(hspi);
 80058e2:	f890 405c 	ldrb.w	r4, [r0, #92]	; 0x5c
 80058e6:	2c01      	cmp	r4, #1
 80058e8:	f000 80e3 	beq.w	8005ab2 <HAL_SPI_Transmit+0x1d6>
 80058ec:	461e      	mov	r6, r3
 80058ee:	4615      	mov	r5, r2
 80058f0:	4688      	mov	r8, r1
 80058f2:	4604      	mov	r4, r0
 80058f4:	2301      	movs	r3, #1
 80058f6:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
  tickstart = HAL_GetTick();
 80058fa:	f7fe fac5 	bl	8003e88 <HAL_GetTick>
 80058fe:	4607      	mov	r7, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8005900:	f894 205d 	ldrb.w	r2, [r4, #93]	; 0x5d
 8005904:	b2d2      	uxtb	r2, r2
 8005906:	2a01      	cmp	r2, #1
 8005908:	d009      	beq.n	800591e <HAL_SPI_Transmit+0x42>
    errorcode = HAL_BUSY;
 800590a:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 800590c:	2301      	movs	r3, #1
 800590e:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8005912:	2300      	movs	r3, #0
 8005914:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
 8005918:	b002      	add	sp, #8
 800591a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if ((pData == NULL) || (Size == 0U))
 800591e:	f1b8 0f00 	cmp.w	r8, #0
 8005922:	f000 80c0 	beq.w	8005aa6 <HAL_SPI_Transmit+0x1ca>
 8005926:	2d00      	cmp	r5, #0
 8005928:	f000 80bf 	beq.w	8005aaa <HAL_SPI_Transmit+0x1ce>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800592c:	2303      	movs	r3, #3
 800592e:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005932:	2300      	movs	r3, #0
 8005934:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005936:	f8c4 8038 	str.w	r8, [r4, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800593a:	87a5      	strh	r5, [r4, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800593c:	87e5      	strh	r5, [r4, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800593e:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8005940:	f8a4 3044 	strh.w	r3, [r4, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8005944:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
  hspi->TxISR       = NULL;
 8005948:	6523      	str	r3, [r4, #80]	; 0x50
  hspi->RxISR       = NULL;
 800594a:	64e3      	str	r3, [r4, #76]	; 0x4c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800594c:	68a3      	ldr	r3, [r4, #8]
 800594e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005952:	d01c      	beq.n	800598e <HAL_SPI_Transmit+0xb2>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005954:	6823      	ldr	r3, [r4, #0]
 8005956:	681a      	ldr	r2, [r3, #0]
 8005958:	f012 0f40 	tst.w	r2, #64	; 0x40
 800595c:	d103      	bne.n	8005966 <HAL_SPI_Transmit+0x8a>
    __HAL_SPI_ENABLE(hspi);
 800595e:	681a      	ldr	r2, [r3, #0]
 8005960:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005964:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005966:	68e3      	ldr	r3, [r4, #12]
 8005968:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800596c:	d936      	bls.n	80059dc <HAL_SPI_Transmit+0x100>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800596e:	6863      	ldr	r3, [r4, #4]
 8005970:	b10b      	cbz	r3, 8005976 <HAL_SPI_Transmit+0x9a>
 8005972:	2d01      	cmp	r5, #1
 8005974:	d11a      	bne.n	80059ac <HAL_SPI_Transmit+0xd0>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005976:	6823      	ldr	r3, [r4, #0]
 8005978:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800597a:	8812      	ldrh	r2, [r2, #0]
 800597c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800597e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005980:	3302      	adds	r3, #2
 8005982:	63a3      	str	r3, [r4, #56]	; 0x38
      hspi->TxXferCount--;
 8005984:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8005986:	3b01      	subs	r3, #1
 8005988:	b29b      	uxth	r3, r3
 800598a:	87e3      	strh	r3, [r4, #62]	; 0x3e
 800598c:	e00e      	b.n	80059ac <HAL_SPI_Transmit+0xd0>
    SPI_1LINE_TX(hspi);
 800598e:	6822      	ldr	r2, [r4, #0]
 8005990:	6813      	ldr	r3, [r2, #0]
 8005992:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005996:	6013      	str	r3, [r2, #0]
 8005998:	e7dc      	b.n	8005954 <HAL_SPI_Transmit+0x78>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800599a:	f7fe fa75 	bl	8003e88 <HAL_GetTick>
 800599e:	1bc0      	subs	r0, r0, r7
 80059a0:	42b0      	cmp	r0, r6
 80059a2:	d317      	bcc.n	80059d4 <HAL_SPI_Transmit+0xf8>
 80059a4:	f1b6 3fff 	cmp.w	r6, #4294967295	; 0xffffffff
 80059a8:	f040 8081 	bne.w	8005aae <HAL_SPI_Transmit+0x1d2>
    while (hspi->TxXferCount > 0U)
 80059ac:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80059ae:	b29b      	uxth	r3, r3
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d062      	beq.n	8005a7a <HAL_SPI_Transmit+0x19e>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80059b4:	6823      	ldr	r3, [r4, #0]
 80059b6:	689a      	ldr	r2, [r3, #8]
 80059b8:	f012 0f02 	tst.w	r2, #2
 80059bc:	d0ed      	beq.n	800599a <HAL_SPI_Transmit+0xbe>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80059be:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80059c0:	8812      	ldrh	r2, [r2, #0]
 80059c2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80059c4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80059c6:	3302      	adds	r3, #2
 80059c8:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 80059ca:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80059cc:	3b01      	subs	r3, #1
 80059ce:	b29b      	uxth	r3, r3
 80059d0:	87e3      	strh	r3, [r4, #62]	; 0x3e
 80059d2:	e7eb      	b.n	80059ac <HAL_SPI_Transmit+0xd0>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80059d4:	2e00      	cmp	r6, #0
 80059d6:	d1e9      	bne.n	80059ac <HAL_SPI_Transmit+0xd0>
          errorcode = HAL_TIMEOUT;
 80059d8:	2003      	movs	r0, #3
 80059da:	e797      	b.n	800590c <HAL_SPI_Transmit+0x30>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80059dc:	6863      	ldr	r3, [r4, #4]
 80059de:	b10b      	cbz	r3, 80059e4 <HAL_SPI_Transmit+0x108>
 80059e0:	2d01      	cmp	r5, #1
 80059e2:	d125      	bne.n	8005a30 <HAL_SPI_Transmit+0x154>
      if (hspi->TxXferCount > 1U)
 80059e4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80059e6:	b29b      	uxth	r3, r3
 80059e8:	2b01      	cmp	r3, #1
 80059ea:	d90b      	bls.n	8005a04 <HAL_SPI_Transmit+0x128>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80059ec:	6823      	ldr	r3, [r4, #0]
 80059ee:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80059f0:	8812      	ldrh	r2, [r2, #0]
 80059f2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80059f4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80059f6:	3302      	adds	r3, #2
 80059f8:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80059fa:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80059fc:	3b02      	subs	r3, #2
 80059fe:	b29b      	uxth	r3, r3
 8005a00:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8005a02:	e015      	b.n	8005a30 <HAL_SPI_Transmit+0x154>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005a04:	6823      	ldr	r3, [r4, #0]
 8005a06:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8005a08:	7812      	ldrb	r2, [r2, #0]
 8005a0a:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr ++;
 8005a0c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005a0e:	3301      	adds	r3, #1
 8005a10:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8005a12:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8005a14:	3b01      	subs	r3, #1
 8005a16:	b29b      	uxth	r3, r3
 8005a18:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8005a1a:	e009      	b.n	8005a30 <HAL_SPI_Transmit+0x154>
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005a1c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005a1e:	781b      	ldrb	r3, [r3, #0]
 8005a20:	7313      	strb	r3, [r2, #12]
          hspi->pTxBuffPtr++;
 8005a22:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005a24:	3301      	adds	r3, #1
 8005a26:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 8005a28:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8005a2a:	3b01      	subs	r3, #1
 8005a2c:	b29b      	uxth	r3, r3
 8005a2e:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 8005a30:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8005a32:	b29b      	uxth	r3, r3
 8005a34:	b30b      	cbz	r3, 8005a7a <HAL_SPI_Transmit+0x19e>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005a36:	6822      	ldr	r2, [r4, #0]
 8005a38:	6893      	ldr	r3, [r2, #8]
 8005a3a:	f013 0f02 	tst.w	r3, #2
 8005a3e:	d00e      	beq.n	8005a5e <HAL_SPI_Transmit+0x182>
        if (hspi->TxXferCount > 1U)
 8005a40:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8005a42:	b29b      	uxth	r3, r3
 8005a44:	2b01      	cmp	r3, #1
 8005a46:	d9e9      	bls.n	8005a1c <HAL_SPI_Transmit+0x140>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005a48:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005a4a:	881b      	ldrh	r3, [r3, #0]
 8005a4c:	60d3      	str	r3, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a4e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005a50:	3302      	adds	r3, #2
 8005a52:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005a54:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8005a56:	3b02      	subs	r3, #2
 8005a58:	b29b      	uxth	r3, r3
 8005a5a:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8005a5c:	e7e8      	b.n	8005a30 <HAL_SPI_Transmit+0x154>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005a5e:	f7fe fa13 	bl	8003e88 <HAL_GetTick>
 8005a62:	1bc0      	subs	r0, r0, r7
 8005a64:	42b0      	cmp	r0, r6
 8005a66:	d304      	bcc.n	8005a72 <HAL_SPI_Transmit+0x196>
 8005a68:	f1b6 3fff 	cmp.w	r6, #4294967295	; 0xffffffff
 8005a6c:	d0e0      	beq.n	8005a30 <HAL_SPI_Transmit+0x154>
          errorcode = HAL_TIMEOUT;
 8005a6e:	2003      	movs	r0, #3
 8005a70:	e74c      	b.n	800590c <HAL_SPI_Transmit+0x30>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005a72:	2e00      	cmp	r6, #0
 8005a74:	d1dc      	bne.n	8005a30 <HAL_SPI_Transmit+0x154>
          errorcode = HAL_TIMEOUT;
 8005a76:	2003      	movs	r0, #3
 8005a78:	e748      	b.n	800590c <HAL_SPI_Transmit+0x30>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005a7a:	463a      	mov	r2, r7
 8005a7c:	4631      	mov	r1, r6
 8005a7e:	4620      	mov	r0, r4
 8005a80:	f7ff fe44 	bl	800570c <SPI_EndRxTxTransaction>
 8005a84:	b108      	cbz	r0, 8005a8a <HAL_SPI_Transmit+0x1ae>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005a86:	2320      	movs	r3, #32
 8005a88:	6623      	str	r3, [r4, #96]	; 0x60
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005a8a:	68a3      	ldr	r3, [r4, #8]
 8005a8c:	b933      	cbnz	r3, 8005a9c <HAL_SPI_Transmit+0x1c0>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005a8e:	9301      	str	r3, [sp, #4]
 8005a90:	6823      	ldr	r3, [r4, #0]
 8005a92:	68da      	ldr	r2, [r3, #12]
 8005a94:	9201      	str	r2, [sp, #4]
 8005a96:	689b      	ldr	r3, [r3, #8]
 8005a98:	9301      	str	r3, [sp, #4]
 8005a9a:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005a9c:	6e20      	ldr	r0, [r4, #96]	; 0x60
    errorcode = HAL_BUSY;
 8005a9e:	3000      	adds	r0, #0
 8005aa0:	bf18      	it	ne
 8005aa2:	2001      	movne	r0, #1
error:
 8005aa4:	e732      	b.n	800590c <HAL_SPI_Transmit+0x30>
    errorcode = HAL_ERROR;
 8005aa6:	2001      	movs	r0, #1
 8005aa8:	e730      	b.n	800590c <HAL_SPI_Transmit+0x30>
 8005aaa:	2001      	movs	r0, #1
 8005aac:	e72e      	b.n	800590c <HAL_SPI_Transmit+0x30>
          errorcode = HAL_TIMEOUT;
 8005aae:	2003      	movs	r0, #3
 8005ab0:	e72c      	b.n	800590c <HAL_SPI_Transmit+0x30>
  __HAL_LOCK(hspi);
 8005ab2:	2002      	movs	r0, #2
 8005ab4:	e730      	b.n	8005918 <HAL_SPI_Transmit+0x3c>

08005ab6 <HAL_SPI_TransmitReceive>:
{
 8005ab6:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005aba:	f8dd 8020 	ldr.w	r8, [sp, #32]
  __HAL_LOCK(hspi);
 8005abe:	f890 405c 	ldrb.w	r4, [r0, #92]	; 0x5c
 8005ac2:	2c01      	cmp	r4, #1
 8005ac4:	f000 8161 	beq.w	8005d8a <HAL_SPI_TransmitReceive+0x2d4>
 8005ac8:	461d      	mov	r5, r3
 8005aca:	4617      	mov	r7, r2
 8005acc:	460e      	mov	r6, r1
 8005ace:	4604      	mov	r4, r0
 8005ad0:	2301      	movs	r3, #1
 8005ad2:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
  tickstart = HAL_GetTick();
 8005ad6:	f7fe f9d7 	bl	8003e88 <HAL_GetTick>
 8005ada:	4681      	mov	r9, r0
  tmp_state           = hspi->State;
 8005adc:	f894 005d 	ldrb.w	r0, [r4, #93]	; 0x5d
 8005ae0:	b2c0      	uxtb	r0, r0
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005ae2:	2801      	cmp	r0, #1
 8005ae4:	d015      	beq.n	8005b12 <HAL_SPI_TransmitReceive+0x5c>
 8005ae6:	6863      	ldr	r3, [r4, #4]
 8005ae8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005aec:	d009      	beq.n	8005b02 <HAL_SPI_TransmitReceive+0x4c>
    errorcode = HAL_BUSY;
 8005aee:	2302      	movs	r3, #2
  hspi->State = HAL_SPI_STATE_READY;
 8005af0:	2201      	movs	r2, #1
 8005af2:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8005af6:	2200      	movs	r2, #0
 8005af8:	f884 205c 	strb.w	r2, [r4, #92]	; 0x5c
}
 8005afc:	4618      	mov	r0, r3
 8005afe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005b02:	68a3      	ldr	r3, [r4, #8]
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	f040 8134 	bne.w	8005d72 <HAL_SPI_TransmitReceive+0x2bc>
 8005b0a:	2804      	cmp	r0, #4
 8005b0c:	d001      	beq.n	8005b12 <HAL_SPI_TransmitReceive+0x5c>
    errorcode = HAL_BUSY;
 8005b0e:	2302      	movs	r3, #2
 8005b10:	e7ee      	b.n	8005af0 <HAL_SPI_TransmitReceive+0x3a>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005b12:	2e00      	cmp	r6, #0
 8005b14:	f000 812f 	beq.w	8005d76 <HAL_SPI_TransmitReceive+0x2c0>
 8005b18:	2f00      	cmp	r7, #0
 8005b1a:	f000 812e 	beq.w	8005d7a <HAL_SPI_TransmitReceive+0x2c4>
 8005b1e:	2d00      	cmp	r5, #0
 8005b20:	f000 812d 	beq.w	8005d7e <HAL_SPI_TransmitReceive+0x2c8>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005b24:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
 8005b28:	b2db      	uxtb	r3, r3
 8005b2a:	2b04      	cmp	r3, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005b2c:	bf1c      	itt	ne
 8005b2e:	2305      	movne	r3, #5
 8005b30:	f884 305d 	strbne.w	r3, [r4, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005b34:	2300      	movs	r3, #0
 8005b36:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005b38:	6427      	str	r7, [r4, #64]	; 0x40
  hspi->RxXferCount = Size;
 8005b3a:	f8a4 5046 	strh.w	r5, [r4, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8005b3e:	f8a4 5044 	strh.w	r5, [r4, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005b42:	63a6      	str	r6, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 8005b44:	87e5      	strh	r5, [r4, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8005b46:	87a5      	strh	r5, [r4, #60]	; 0x3c
  hspi->RxISR       = NULL;
 8005b48:	64e3      	str	r3, [r4, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005b4a:	6523      	str	r3, [r4, #80]	; 0x50
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005b4c:	68e3      	ldr	r3, [r4, #12]
 8005b4e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005b52:	d801      	bhi.n	8005b58 <HAL_SPI_TransmitReceive+0xa2>
 8005b54:	2d01      	cmp	r5, #1
 8005b56:	d924      	bls.n	8005ba2 <HAL_SPI_TransmitReceive+0xec>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005b58:	6822      	ldr	r2, [r4, #0]
 8005b5a:	6853      	ldr	r3, [r2, #4]
 8005b5c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005b60:	6053      	str	r3, [r2, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005b62:	6823      	ldr	r3, [r4, #0]
 8005b64:	681a      	ldr	r2, [r3, #0]
 8005b66:	f012 0f40 	tst.w	r2, #64	; 0x40
 8005b6a:	d103      	bne.n	8005b74 <HAL_SPI_TransmitReceive+0xbe>
    __HAL_SPI_ENABLE(hspi);
 8005b6c:	681a      	ldr	r2, [r3, #0]
 8005b6e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005b72:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005b74:	68e3      	ldr	r3, [r4, #12]
 8005b76:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005b7a:	d958      	bls.n	8005c2e <HAL_SPI_TransmitReceive+0x178>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005b7c:	6863      	ldr	r3, [r4, #4]
 8005b7e:	b10b      	cbz	r3, 8005b84 <HAL_SPI_TransmitReceive+0xce>
 8005b80:	2d01      	cmp	r5, #1
 8005b82:	d10a      	bne.n	8005b9a <HAL_SPI_TransmitReceive+0xe4>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005b84:	6823      	ldr	r3, [r4, #0]
 8005b86:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8005b88:	8812      	ldrh	r2, [r2, #0]
 8005b8a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b8c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005b8e:	3302      	adds	r3, #2
 8005b90:	63a3      	str	r3, [r4, #56]	; 0x38
      hspi->TxXferCount--;
 8005b92:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8005b94:	3b01      	subs	r3, #1
 8005b96:	b29b      	uxth	r3, r3
 8005b98:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 8005b9a:	2501      	movs	r5, #1
        txallowed = 0U;
 8005b9c:	2700      	movs	r7, #0
        txallowed = 1U;
 8005b9e:	462e      	mov	r6, r5
 8005ba0:	e025      	b.n	8005bee <HAL_SPI_TransmitReceive+0x138>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005ba2:	6822      	ldr	r2, [r4, #0]
 8005ba4:	6853      	ldr	r3, [r2, #4]
 8005ba6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005baa:	6053      	str	r3, [r2, #4]
 8005bac:	e7d9      	b.n	8005b62 <HAL_SPI_TransmitReceive+0xac>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005bae:	6823      	ldr	r3, [r4, #0]
 8005bb0:	689a      	ldr	r2, [r3, #8]
 8005bb2:	f012 0f01 	tst.w	r2, #1
 8005bb6:	d010      	beq.n	8005bda <HAL_SPI_TransmitReceive+0x124>
 8005bb8:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
 8005bbc:	b292      	uxth	r2, r2
 8005bbe:	b162      	cbz	r2, 8005bda <HAL_SPI_TransmitReceive+0x124>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005bc0:	68da      	ldr	r2, [r3, #12]
 8005bc2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005bc4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005bc6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005bc8:	3302      	adds	r3, #2
 8005bca:	6423      	str	r3, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 8005bcc:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8005bd0:	3b01      	subs	r3, #1
 8005bd2:	b29b      	uxth	r3, r3
 8005bd4:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
        txallowed = 1U;
 8005bd8:	4635      	mov	r5, r6
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005bda:	f7fe f955 	bl	8003e88 <HAL_GetTick>
 8005bde:	eba0 0009 	sub.w	r0, r0, r9
 8005be2:	4540      	cmp	r0, r8
 8005be4:	d303      	bcc.n	8005bee <HAL_SPI_TransmitReceive+0x138>
 8005be6:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
 8005bea:	f040 80ca 	bne.w	8005d82 <HAL_SPI_TransmitReceive+0x2cc>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005bee:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8005bf0:	b29b      	uxth	r3, r3
 8005bf2:	b92b      	cbnz	r3, 8005c00 <HAL_SPI_TransmitReceive+0x14a>
 8005bf4:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8005bf8:	b29b      	uxth	r3, r3
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	f000 80ac 	beq.w	8005d58 <HAL_SPI_TransmitReceive+0x2a2>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005c00:	6823      	ldr	r3, [r4, #0]
 8005c02:	689a      	ldr	r2, [r3, #8]
 8005c04:	f012 0f02 	tst.w	r2, #2
 8005c08:	d0d1      	beq.n	8005bae <HAL_SPI_TransmitReceive+0xf8>
 8005c0a:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8005c0c:	b292      	uxth	r2, r2
 8005c0e:	2a00      	cmp	r2, #0
 8005c10:	d0cd      	beq.n	8005bae <HAL_SPI_TransmitReceive+0xf8>
 8005c12:	2d00      	cmp	r5, #0
 8005c14:	d0cb      	beq.n	8005bae <HAL_SPI_TransmitReceive+0xf8>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005c16:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8005c18:	8812      	ldrh	r2, [r2, #0]
 8005c1a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c1c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005c1e:	3302      	adds	r3, #2
 8005c20:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8005c22:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8005c24:	3b01      	subs	r3, #1
 8005c26:	b29b      	uxth	r3, r3
 8005c28:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 0U;
 8005c2a:	463d      	mov	r5, r7
 8005c2c:	e7bf      	b.n	8005bae <HAL_SPI_TransmitReceive+0xf8>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005c2e:	6863      	ldr	r3, [r4, #4]
 8005c30:	b10b      	cbz	r3, 8005c36 <HAL_SPI_TransmitReceive+0x180>
 8005c32:	2d01      	cmp	r5, #1
 8005c34:	d10e      	bne.n	8005c54 <HAL_SPI_TransmitReceive+0x19e>
      if (hspi->TxXferCount > 1U)
 8005c36:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8005c38:	b29b      	uxth	r3, r3
 8005c3a:	2b01      	cmp	r3, #1
 8005c3c:	d90e      	bls.n	8005c5c <HAL_SPI_TransmitReceive+0x1a6>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005c3e:	6823      	ldr	r3, [r4, #0]
 8005c40:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8005c42:	8812      	ldrh	r2, [r2, #0]
 8005c44:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c46:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005c48:	3302      	adds	r3, #2
 8005c4a:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005c4c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8005c4e:	3b02      	subs	r3, #2
 8005c50:	b29b      	uxth	r3, r3
 8005c52:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 8005c54:	2501      	movs	r5, #1
        txallowed = 0U;
 8005c56:	2700      	movs	r7, #0
        txallowed = 1U;
 8005c58:	462e      	mov	r6, r5
 8005c5a:	e044      	b.n	8005ce6 <HAL_SPI_TransmitReceive+0x230>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005c5c:	6823      	ldr	r3, [r4, #0]
 8005c5e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8005c60:	7812      	ldrb	r2, [r2, #0]
 8005c62:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr++;
 8005c64:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005c66:	3301      	adds	r3, #1
 8005c68:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8005c6a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8005c6c:	3b01      	subs	r3, #1
 8005c6e:	b29b      	uxth	r3, r3
 8005c70:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8005c72:	e7ef      	b.n	8005c54 <HAL_SPI_TransmitReceive+0x19e>
        if (hspi->TxXferCount > 1U)
 8005c74:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8005c76:	b292      	uxth	r2, r2
 8005c78:	2a01      	cmp	r2, #1
 8005c7a:	d90b      	bls.n	8005c94 <HAL_SPI_TransmitReceive+0x1de>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005c7c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8005c7e:	8812      	ldrh	r2, [r2, #0]
 8005c80:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c82:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005c84:	3302      	adds	r3, #2
 8005c86:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005c88:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8005c8a:	3b02      	subs	r3, #2
 8005c8c:	b29b      	uxth	r3, r3
 8005c8e:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 0U;
 8005c90:	463d      	mov	r5, r7
 8005c92:	e03a      	b.n	8005d0a <HAL_SPI_TransmitReceive+0x254>
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005c94:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8005c96:	7812      	ldrb	r2, [r2, #0]
 8005c98:	731a      	strb	r2, [r3, #12]
          hspi->pTxBuffPtr++;
 8005c9a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005c9c:	3301      	adds	r3, #1
 8005c9e:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 8005ca0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8005ca2:	3b01      	subs	r3, #1
 8005ca4:	b29b      	uxth	r3, r3
 8005ca6:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 0U;
 8005ca8:	463d      	mov	r5, r7
 8005caa:	e02e      	b.n	8005d0a <HAL_SPI_TransmitReceive+0x254>
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005cac:	6822      	ldr	r2, [r4, #0]
 8005cae:	6853      	ldr	r3, [r2, #4]
 8005cb0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005cb4:	6053      	str	r3, [r2, #4]
        txallowed = 1U;
 8005cb6:	4635      	mov	r5, r6
 8005cb8:	e00c      	b.n	8005cd4 <HAL_SPI_TransmitReceive+0x21e>
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005cba:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8005cbc:	7b1b      	ldrb	r3, [r3, #12]
 8005cbe:	7013      	strb	r3, [r2, #0]
          hspi->pRxBuffPtr++;
 8005cc0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005cc2:	3301      	adds	r3, #1
 8005cc4:	6423      	str	r3, [r4, #64]	; 0x40
          hspi->RxXferCount--;
 8005cc6:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8005cca:	3b01      	subs	r3, #1
 8005ccc:	b29b      	uxth	r3, r3
 8005cce:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
        txallowed = 1U;
 8005cd2:	4635      	mov	r5, r6
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005cd4:	f7fe f8d8 	bl	8003e88 <HAL_GetTick>
 8005cd8:	eba0 0009 	sub.w	r0, r0, r9
 8005cdc:	4540      	cmp	r0, r8
 8005cde:	d336      	bcc.n	8005d4e <HAL_SPI_TransmitReceive+0x298>
 8005ce0:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
 8005ce4:	d14f      	bne.n	8005d86 <HAL_SPI_TransmitReceive+0x2d0>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005ce6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8005ce8:	b29b      	uxth	r3, r3
 8005cea:	b923      	cbnz	r3, 8005cf6 <HAL_SPI_TransmitReceive+0x240>
 8005cec:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8005cf0:	b29b      	uxth	r3, r3
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d030      	beq.n	8005d58 <HAL_SPI_TransmitReceive+0x2a2>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005cf6:	6823      	ldr	r3, [r4, #0]
 8005cf8:	689a      	ldr	r2, [r3, #8]
 8005cfa:	f012 0f02 	tst.w	r2, #2
 8005cfe:	d004      	beq.n	8005d0a <HAL_SPI_TransmitReceive+0x254>
 8005d00:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8005d02:	b292      	uxth	r2, r2
 8005d04:	b10a      	cbz	r2, 8005d0a <HAL_SPI_TransmitReceive+0x254>
 8005d06:	2d01      	cmp	r5, #1
 8005d08:	d0b4      	beq.n	8005c74 <HAL_SPI_TransmitReceive+0x1be>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005d0a:	6823      	ldr	r3, [r4, #0]
 8005d0c:	689a      	ldr	r2, [r3, #8]
 8005d0e:	f012 0f01 	tst.w	r2, #1
 8005d12:	d0df      	beq.n	8005cd4 <HAL_SPI_TransmitReceive+0x21e>
 8005d14:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
 8005d18:	b292      	uxth	r2, r2
 8005d1a:	2a00      	cmp	r2, #0
 8005d1c:	d0da      	beq.n	8005cd4 <HAL_SPI_TransmitReceive+0x21e>
        if (hspi->RxXferCount > 1U)
 8005d1e:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
 8005d22:	b292      	uxth	r2, r2
 8005d24:	2a01      	cmp	r2, #1
 8005d26:	d9c8      	bls.n	8005cba <HAL_SPI_TransmitReceive+0x204>
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005d28:	68da      	ldr	r2, [r3, #12]
 8005d2a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005d2c:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005d2e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005d30:	3302      	adds	r3, #2
 8005d32:	6423      	str	r3, [r4, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8005d34:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8005d38:	3b02      	subs	r3, #2
 8005d3a:	b29b      	uxth	r3, r3
 8005d3c:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8005d40:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8005d44:	b29b      	uxth	r3, r3
 8005d46:	2b01      	cmp	r3, #1
 8005d48:	d9b0      	bls.n	8005cac <HAL_SPI_TransmitReceive+0x1f6>
        txallowed = 1U;
 8005d4a:	4635      	mov	r5, r6
 8005d4c:	e7c2      	b.n	8005cd4 <HAL_SPI_TransmitReceive+0x21e>
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005d4e:	f1b8 0f00 	cmp.w	r8, #0
 8005d52:	d1c8      	bne.n	8005ce6 <HAL_SPI_TransmitReceive+0x230>
        errorcode = HAL_TIMEOUT;
 8005d54:	2303      	movs	r3, #3
 8005d56:	e6cb      	b.n	8005af0 <HAL_SPI_TransmitReceive+0x3a>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005d58:	464a      	mov	r2, r9
 8005d5a:	4641      	mov	r1, r8
 8005d5c:	4620      	mov	r0, r4
 8005d5e:	f7ff fcd5 	bl	800570c <SPI_EndRxTxTransaction>
 8005d62:	4603      	mov	r3, r0
 8005d64:	2800      	cmp	r0, #0
 8005d66:	f43f aec3 	beq.w	8005af0 <HAL_SPI_TransmitReceive+0x3a>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005d6a:	2320      	movs	r3, #32
 8005d6c:	6623      	str	r3, [r4, #96]	; 0x60
    errorcode = HAL_ERROR;
 8005d6e:	2301      	movs	r3, #1
 8005d70:	e6be      	b.n	8005af0 <HAL_SPI_TransmitReceive+0x3a>
    errorcode = HAL_BUSY;
 8005d72:	2302      	movs	r3, #2
 8005d74:	e6bc      	b.n	8005af0 <HAL_SPI_TransmitReceive+0x3a>
    errorcode = HAL_ERROR;
 8005d76:	2301      	movs	r3, #1
 8005d78:	e6ba      	b.n	8005af0 <HAL_SPI_TransmitReceive+0x3a>
 8005d7a:	2301      	movs	r3, #1
 8005d7c:	e6b8      	b.n	8005af0 <HAL_SPI_TransmitReceive+0x3a>
 8005d7e:	2301      	movs	r3, #1
 8005d80:	e6b6      	b.n	8005af0 <HAL_SPI_TransmitReceive+0x3a>
        errorcode = HAL_TIMEOUT;
 8005d82:	2303      	movs	r3, #3
 8005d84:	e6b4      	b.n	8005af0 <HAL_SPI_TransmitReceive+0x3a>
        errorcode = HAL_TIMEOUT;
 8005d86:	2303      	movs	r3, #3
 8005d88:	e6b2      	b.n	8005af0 <HAL_SPI_TransmitReceive+0x3a>
  __HAL_LOCK(hspi);
 8005d8a:	2302      	movs	r3, #2
 8005d8c:	e6b6      	b.n	8005afc <HAL_SPI_TransmitReceive+0x46>

08005d8e <HAL_SPI_Receive>:
{
 8005d8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d92:	b082      	sub	sp, #8
 8005d94:	4604      	mov	r4, r0
 8005d96:	460f      	mov	r7, r1
 8005d98:	4690      	mov	r8, r2
 8005d9a:	461d      	mov	r5, r3
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005d9c:	6843      	ldr	r3, [r0, #4]
 8005d9e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005da2:	d019      	beq.n	8005dd8 <HAL_SPI_Receive+0x4a>
  __HAL_LOCK(hspi);
 8005da4:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
 8005da8:	2b01      	cmp	r3, #1
 8005daa:	f000 80b4 	beq.w	8005f16 <HAL_SPI_Receive+0x188>
 8005dae:	2301      	movs	r3, #1
 8005db0:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  tickstart = HAL_GetTick();
 8005db4:	f7fe f868 	bl	8003e88 <HAL_GetTick>
 8005db8:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8005dba:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
 8005dbe:	b2db      	uxtb	r3, r3
 8005dc0:	2b01      	cmp	r3, #1
 8005dc2:	d015      	beq.n	8005df0 <HAL_SPI_Receive+0x62>
    errorcode = HAL_BUSY;
 8005dc4:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 8005dc6:	2301      	movs	r3, #1
 8005dc8:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8005dcc:	2300      	movs	r3, #0
 8005dce:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
 8005dd2:	b002      	add	sp, #8
 8005dd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005dd8:	6883      	ldr	r3, [r0, #8]
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d1e2      	bne.n	8005da4 <HAL_SPI_Receive+0x16>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005dde:	2304      	movs	r3, #4
 8005de0:	f880 305d 	strb.w	r3, [r0, #93]	; 0x5d
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005de4:	9500      	str	r5, [sp, #0]
 8005de6:	4613      	mov	r3, r2
 8005de8:	460a      	mov	r2, r1
 8005dea:	f7ff fe64 	bl	8005ab6 <HAL_SPI_TransmitReceive>
 8005dee:	e7f0      	b.n	8005dd2 <HAL_SPI_Receive+0x44>
  if ((pData == NULL) || (Size == 0U))
 8005df0:	2f00      	cmp	r7, #0
 8005df2:	f000 8088 	beq.w	8005f06 <HAL_SPI_Receive+0x178>
 8005df6:	f1b8 0f00 	cmp.w	r8, #0
 8005dfa:	f000 8086 	beq.w	8005f0a <HAL_SPI_Receive+0x17c>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005dfe:	2304      	movs	r3, #4
 8005e00:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005e04:	2300      	movs	r3, #0
 8005e06:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005e08:	6427      	str	r7, [r4, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8005e0a:	f8a4 8044 	strh.w	r8, [r4, #68]	; 0x44
  hspi->RxXferCount = Size;
 8005e0e:	f8a4 8046 	strh.w	r8, [r4, #70]	; 0x46
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005e12:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8005e14:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8005e16:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8005e18:	64e3      	str	r3, [r4, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005e1a:	6523      	str	r3, [r4, #80]	; 0x50
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005e1c:	68e3      	ldr	r3, [r4, #12]
 8005e1e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005e22:	6822      	ldr	r2, [r4, #0]
 8005e24:	6853      	ldr	r3, [r2, #4]
 8005e26:	bf8c      	ite	hi
 8005e28:	f423 5380 	bichi.w	r3, r3, #4096	; 0x1000
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005e2c:	f443 5380 	orrls.w	r3, r3, #4096	; 0x1000
 8005e30:	6053      	str	r3, [r2, #4]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e32:	68a3      	ldr	r3, [r4, #8]
 8005e34:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005e38:	d00d      	beq.n	8005e56 <HAL_SPI_Receive+0xc8>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005e3a:	6823      	ldr	r3, [r4, #0]
 8005e3c:	681a      	ldr	r2, [r3, #0]
 8005e3e:	f012 0f40 	tst.w	r2, #64	; 0x40
 8005e42:	d103      	bne.n	8005e4c <HAL_SPI_Receive+0xbe>
    __HAL_SPI_ENABLE(hspi);
 8005e44:	681a      	ldr	r2, [r3, #0]
 8005e46:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005e4a:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8005e4c:	68e3      	ldr	r3, [r4, #12]
 8005e4e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005e52:	d90e      	bls.n	8005e72 <HAL_SPI_Receive+0xe4>
 8005e54:	e030      	b.n	8005eb8 <HAL_SPI_Receive+0x12a>
    SPI_1LINE_RX(hspi);
 8005e56:	6822      	ldr	r2, [r4, #0]
 8005e58:	6813      	ldr	r3, [r2, #0]
 8005e5a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005e5e:	6013      	str	r3, [r2, #0]
 8005e60:	e7eb      	b.n	8005e3a <HAL_SPI_Receive+0xac>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005e62:	f7fe f811 	bl	8003e88 <HAL_GetTick>
 8005e66:	1b80      	subs	r0, r0, r6
 8005e68:	42a8      	cmp	r0, r5
 8005e6a:	d319      	bcc.n	8005ea0 <HAL_SPI_Receive+0x112>
 8005e6c:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 8005e70:	d14d      	bne.n	8005f0e <HAL_SPI_Receive+0x180>
    while (hspi->RxXferCount > 0U)
 8005e72:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8005e76:	b29b      	uxth	r3, r3
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d037      	beq.n	8005eec <HAL_SPI_Receive+0x15e>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005e7c:	6823      	ldr	r3, [r4, #0]
 8005e7e:	689a      	ldr	r2, [r3, #8]
 8005e80:	f012 0f01 	tst.w	r2, #1
 8005e84:	d0ed      	beq.n	8005e62 <HAL_SPI_Receive+0xd4>
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005e86:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8005e88:	7b1b      	ldrb	r3, [r3, #12]
 8005e8a:	7013      	strb	r3, [r2, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005e8c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005e8e:	3301      	adds	r3, #1
 8005e90:	6423      	str	r3, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 8005e92:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8005e96:	3b01      	subs	r3, #1
 8005e98:	b29b      	uxth	r3, r3
 8005e9a:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
 8005e9e:	e7e8      	b.n	8005e72 <HAL_SPI_Receive+0xe4>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005ea0:	2d00      	cmp	r5, #0
 8005ea2:	d1e6      	bne.n	8005e72 <HAL_SPI_Receive+0xe4>
          errorcode = HAL_TIMEOUT;
 8005ea4:	2003      	movs	r0, #3
 8005ea6:	e78e      	b.n	8005dc6 <HAL_SPI_Receive+0x38>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005ea8:	f7fd ffee 	bl	8003e88 <HAL_GetTick>
 8005eac:	1b80      	subs	r0, r0, r6
 8005eae:	42a8      	cmp	r0, r5
 8005eb0:	d318      	bcc.n	8005ee4 <HAL_SPI_Receive+0x156>
 8005eb2:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 8005eb6:	d12c      	bne.n	8005f12 <HAL_SPI_Receive+0x184>
    while (hspi->RxXferCount > 0U)
 8005eb8:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8005ebc:	b29b      	uxth	r3, r3
 8005ebe:	b1ab      	cbz	r3, 8005eec <HAL_SPI_Receive+0x15e>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005ec0:	6823      	ldr	r3, [r4, #0]
 8005ec2:	689a      	ldr	r2, [r3, #8]
 8005ec4:	f012 0f01 	tst.w	r2, #1
 8005ec8:	d0ee      	beq.n	8005ea8 <HAL_SPI_Receive+0x11a>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005eca:	68da      	ldr	r2, [r3, #12]
 8005ecc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005ece:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005ed0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005ed2:	3302      	adds	r3, #2
 8005ed4:	6423      	str	r3, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 8005ed6:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8005eda:	3b01      	subs	r3, #1
 8005edc:	b29b      	uxth	r3, r3
 8005ede:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
 8005ee2:	e7e9      	b.n	8005eb8 <HAL_SPI_Receive+0x12a>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005ee4:	2d00      	cmp	r5, #0
 8005ee6:	d1e7      	bne.n	8005eb8 <HAL_SPI_Receive+0x12a>
          errorcode = HAL_TIMEOUT;
 8005ee8:	2003      	movs	r0, #3
 8005eea:	e76c      	b.n	8005dc6 <HAL_SPI_Receive+0x38>
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005eec:	4632      	mov	r2, r6
 8005eee:	4629      	mov	r1, r5
 8005ef0:	4620      	mov	r0, r4
 8005ef2:	f7ff fc3e 	bl	8005772 <SPI_EndRxTransaction>
 8005ef6:	b108      	cbz	r0, 8005efc <HAL_SPI_Receive+0x16e>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005ef8:	2320      	movs	r3, #32
 8005efa:	6623      	str	r3, [r4, #96]	; 0x60
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005efc:	6e20      	ldr	r0, [r4, #96]	; 0x60
    errorcode = HAL_BUSY;
 8005efe:	3000      	adds	r0, #0
 8005f00:	bf18      	it	ne
 8005f02:	2001      	movne	r0, #1
error :
 8005f04:	e75f      	b.n	8005dc6 <HAL_SPI_Receive+0x38>
    errorcode = HAL_ERROR;
 8005f06:	2001      	movs	r0, #1
 8005f08:	e75d      	b.n	8005dc6 <HAL_SPI_Receive+0x38>
 8005f0a:	2001      	movs	r0, #1
 8005f0c:	e75b      	b.n	8005dc6 <HAL_SPI_Receive+0x38>
          errorcode = HAL_TIMEOUT;
 8005f0e:	2003      	movs	r0, #3
 8005f10:	e759      	b.n	8005dc6 <HAL_SPI_Receive+0x38>
          errorcode = HAL_TIMEOUT;
 8005f12:	2003      	movs	r0, #3
 8005f14:	e757      	b.n	8005dc6 <HAL_SPI_Receive+0x38>
  __HAL_LOCK(hspi);
 8005f16:	2002      	movs	r0, #2
 8005f18:	e75b      	b.n	8005dd2 <HAL_SPI_Receive+0x44>
	...

08005f1c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005f1c:	b4f0      	push	{r4, r5, r6, r7}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005f1e:	6a03      	ldr	r3, [r0, #32]
 8005f20:	f023 0301 	bic.w	r3, r3, #1
 8005f24:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f26:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f28:	6846      	ldr	r6, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005f2a:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005f2c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005f30:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005f34:	680d      	ldr	r5, [r1, #0]
 8005f36:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005f38:	f023 0302 	bic.w	r3, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005f3c:	688d      	ldr	r5, [r1, #8]
 8005f3e:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005f40:	4d20      	ldr	r5, [pc, #128]	; (8005fc4 <TIM_OC1_SetConfig+0xa8>)
 8005f42:	42a8      	cmp	r0, r5
 8005f44:	d02a      	beq.n	8005f9c <TIM_OC1_SetConfig+0x80>
 8005f46:	4f20      	ldr	r7, [pc, #128]	; (8005fc8 <TIM_OC1_SetConfig+0xac>)
 8005f48:	42b8      	cmp	r0, r7
 8005f4a:	d019      	beq.n	8005f80 <TIM_OC1_SetConfig+0x64>
 8005f4c:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8005f50:	42a8      	cmp	r0, r5
 8005f52:	d01c      	beq.n	8005f8e <TIM_OC1_SetConfig+0x72>
 8005f54:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8005f58:	42a8      	cmp	r0, r5
 8005f5a:	d00a      	beq.n	8005f72 <TIM_OC1_SetConfig+0x56>
 8005f5c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8005f60:	42a8      	cmp	r0, r5
 8005f62:	d127      	bne.n	8005fb4 <TIM_OC1_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005f64:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005f68:	68cd      	ldr	r5, [r1, #12]
 8005f6a:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005f6c:	f023 0304 	bic.w	r3, r3, #4
 8005f70:	e01a      	b.n	8005fa8 <TIM_OC1_SetConfig+0x8c>
    tmpccer &= ~TIM_CCER_CC1NP;
 8005f72:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8005f76:	68cd      	ldr	r5, [r1, #12]
 8005f78:	432b      	orrs	r3, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8005f7a:	f023 0304 	bic.w	r3, r3, #4
 8005f7e:	e013      	b.n	8005fa8 <TIM_OC1_SetConfig+0x8c>
    tmpccer &= ~TIM_CCER_CC1NP;
 8005f80:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8005f84:	68cd      	ldr	r5, [r1, #12]
 8005f86:	432b      	orrs	r3, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8005f88:	f023 0304 	bic.w	r3, r3, #4
 8005f8c:	e00c      	b.n	8005fa8 <TIM_OC1_SetConfig+0x8c>
    tmpccer &= ~TIM_CCER_CC1NP;
 8005f8e:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8005f92:	68cd      	ldr	r5, [r1, #12]
 8005f94:	432b      	orrs	r3, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8005f96:	f023 0304 	bic.w	r3, r3, #4
 8005f9a:	e005      	b.n	8005fa8 <TIM_OC1_SetConfig+0x8c>
    tmpccer &= ~TIM_CCER_CC1NP;
 8005f9c:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8005fa0:	68cd      	ldr	r5, [r1, #12]
 8005fa2:	432b      	orrs	r3, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8005fa4:	f023 0304 	bic.w	r3, r3, #4
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005fa8:	f426 7640 	bic.w	r6, r6, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005fac:	694c      	ldr	r4, [r1, #20]
 8005fae:	698f      	ldr	r7, [r1, #24]
 8005fb0:	433c      	orrs	r4, r7
 8005fb2:	4326      	orrs	r6, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005fb4:	6046      	str	r6, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005fb6:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005fb8:	684a      	ldr	r2, [r1, #4]
 8005fba:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005fbc:	6203      	str	r3, [r0, #32]
}
 8005fbe:	bcf0      	pop	{r4, r5, r6, r7}
 8005fc0:	4770      	bx	lr
 8005fc2:	bf00      	nop
 8005fc4:	40012c00 	.word	0x40012c00
 8005fc8:	40013400 	.word	0x40013400

08005fcc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005fcc:	b4f0      	push	{r4, r5, r6, r7}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005fce:	6a03      	ldr	r3, [r0, #32]
 8005fd0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005fd4:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005fd6:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005fd8:	6846      	ldr	r6, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005fda:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005fdc:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005fe0:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005fe4:	680d      	ldr	r5, [r1, #0]
 8005fe6:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005fe8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005fec:	688d      	ldr	r5, [r1, #8]
 8005fee:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005ff2:	4d18      	ldr	r5, [pc, #96]	; (8006054 <TIM_OC3_SetConfig+0x88>)
 8005ff4:	42a8      	cmp	r0, r5
 8005ff6:	d017      	beq.n	8006028 <TIM_OC3_SetConfig+0x5c>
 8005ff8:	4f17      	ldr	r7, [pc, #92]	; (8006058 <TIM_OC3_SetConfig+0x8c>)
 8005ffa:	42b8      	cmp	r0, r7
 8005ffc:	d00c      	beq.n	8006018 <TIM_OC3_SetConfig+0x4c>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ffe:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8006002:	42a8      	cmp	r0, r5
 8006004:	d017      	beq.n	8006036 <TIM_OC3_SetConfig+0x6a>
 8006006:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800600a:	42a8      	cmp	r0, r5
 800600c:	d013      	beq.n	8006036 <TIM_OC3_SetConfig+0x6a>
 800600e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006012:	42a8      	cmp	r0, r5
 8006014:	d116      	bne.n	8006044 <TIM_OC3_SetConfig+0x78>
 8006016:	e00e      	b.n	8006036 <TIM_OC3_SetConfig+0x6a>
    tmpccer &= ~TIM_CCER_CC3NP;
 8006018:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800601c:	68cd      	ldr	r5, [r1, #12]
 800601e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8006022:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006026:	e006      	b.n	8006036 <TIM_OC3_SetConfig+0x6a>
    tmpccer &= ~TIM_CCER_CC3NP;
 8006028:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800602c:	68cd      	ldr	r5, [r1, #12]
 800602e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8006032:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006036:	f426 5640 	bic.w	r6, r6, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800603a:	694c      	ldr	r4, [r1, #20]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800603c:	698f      	ldr	r7, [r1, #24]
 800603e:	433c      	orrs	r4, r7
 8006040:	ea46 1604 	orr.w	r6, r6, r4, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006044:	6046      	str	r6, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006046:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006048:	684a      	ldr	r2, [r1, #4]
 800604a:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800604c:	6203      	str	r3, [r0, #32]
}
 800604e:	bcf0      	pop	{r4, r5, r6, r7}
 8006050:	4770      	bx	lr
 8006052:	bf00      	nop
 8006054:	40012c00 	.word	0x40012c00
 8006058:	40013400 	.word	0x40013400

0800605c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800605c:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800605e:	6a03      	ldr	r3, [r0, #32]
 8006060:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006064:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006066:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006068:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800606a:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800606c:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8006070:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006074:	680d      	ldr	r5, [r1, #0]
 8006076:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800607a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800607e:	688d      	ldr	r5, [r1, #8]
 8006080:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006084:	4d0f      	ldr	r5, [pc, #60]	; (80060c4 <TIM_OC4_SetConfig+0x68>)
 8006086:	42a8      	cmp	r0, r5
 8006088:	d00f      	beq.n	80060aa <TIM_OC4_SetConfig+0x4e>
 800608a:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800608e:	42a8      	cmp	r0, r5
 8006090:	d00b      	beq.n	80060aa <TIM_OC4_SetConfig+0x4e>
 8006092:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8006096:	42a8      	cmp	r0, r5
 8006098:	d007      	beq.n	80060aa <TIM_OC4_SetConfig+0x4e>
 800609a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800609e:	42a8      	cmp	r0, r5
 80060a0:	d003      	beq.n	80060aa <TIM_OC4_SetConfig+0x4e>
 80060a2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80060a6:	42a8      	cmp	r0, r5
 80060a8:	d104      	bne.n	80060b4 <TIM_OC4_SetConfig+0x58>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80060aa:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80060ae:	694d      	ldr	r5, [r1, #20]
 80060b0:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060b4:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80060b6:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80060b8:	684a      	ldr	r2, [r1, #4]
 80060ba:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060bc:	6203      	str	r3, [r0, #32]
}
 80060be:	bc30      	pop	{r4, r5}
 80060c0:	4770      	bx	lr
 80060c2:	bf00      	nop
 80060c4:	40012c00 	.word	0x40012c00

080060c8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80060c8:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80060ca:	6a03      	ldr	r3, [r0, #32]
 80060cc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80060d0:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060d2:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060d4:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80060d6:	6d42      	ldr	r2, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80060d8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80060dc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80060e0:	680d      	ldr	r5, [r1, #0]
 80060e2:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80060e4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80060e8:	688d      	ldr	r5, [r1, #8]
 80060ea:	ea43 4305 	orr.w	r3, r3, r5, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060ee:	4d0f      	ldr	r5, [pc, #60]	; (800612c <TIM_OC5_SetConfig+0x64>)
 80060f0:	42a8      	cmp	r0, r5
 80060f2:	d00f      	beq.n	8006114 <TIM_OC5_SetConfig+0x4c>
 80060f4:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80060f8:	42a8      	cmp	r0, r5
 80060fa:	d00b      	beq.n	8006114 <TIM_OC5_SetConfig+0x4c>
 80060fc:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8006100:	42a8      	cmp	r0, r5
 8006102:	d007      	beq.n	8006114 <TIM_OC5_SetConfig+0x4c>
 8006104:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006108:	42a8      	cmp	r0, r5
 800610a:	d003      	beq.n	8006114 <TIM_OC5_SetConfig+0x4c>
 800610c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006110:	42a8      	cmp	r0, r5
 8006112:	d104      	bne.n	800611e <TIM_OC5_SetConfig+0x56>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006114:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006118:	694d      	ldr	r5, [r1, #20]
 800611a:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800611e:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006120:	6542      	str	r2, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006122:	684a      	ldr	r2, [r1, #4]
 8006124:	6582      	str	r2, [r0, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006126:	6203      	str	r3, [r0, #32]
}
 8006128:	bc30      	pop	{r4, r5}
 800612a:	4770      	bx	lr
 800612c:	40012c00 	.word	0x40012c00

08006130 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006130:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006132:	6a03      	ldr	r3, [r0, #32]
 8006134:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006138:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800613a:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800613c:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800613e:	6d42      	ldr	r2, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006140:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8006144:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006148:	680d      	ldr	r5, [r1, #0]
 800614a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800614e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006152:	688d      	ldr	r5, [r1, #8]
 8006154:	ea43 5305 	orr.w	r3, r3, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006158:	4d0f      	ldr	r5, [pc, #60]	; (8006198 <TIM_OC6_SetConfig+0x68>)
 800615a:	42a8      	cmp	r0, r5
 800615c:	d00f      	beq.n	800617e <TIM_OC6_SetConfig+0x4e>
 800615e:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8006162:	42a8      	cmp	r0, r5
 8006164:	d00b      	beq.n	800617e <TIM_OC6_SetConfig+0x4e>
 8006166:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 800616a:	42a8      	cmp	r0, r5
 800616c:	d007      	beq.n	800617e <TIM_OC6_SetConfig+0x4e>
 800616e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006172:	42a8      	cmp	r0, r5
 8006174:	d003      	beq.n	800617e <TIM_OC6_SetConfig+0x4e>
 8006176:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800617a:	42a8      	cmp	r0, r5
 800617c:	d104      	bne.n	8006188 <TIM_OC6_SetConfig+0x58>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800617e:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006182:	694d      	ldr	r5, [r1, #20]
 8006184:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006188:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800618a:	6542      	str	r2, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800618c:	684a      	ldr	r2, [r1, #4]
 800618e:	65c2      	str	r2, [r0, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006190:	6203      	str	r3, [r0, #32]
}
 8006192:	bc30      	pop	{r4, r5}
 8006194:	4770      	bx	lr
 8006196:	bf00      	nop
 8006198:	40012c00 	.word	0x40012c00

0800619c <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800619c:	6802      	ldr	r2, [r0, #0]
 800619e:	68d3      	ldr	r3, [r2, #12]
 80061a0:	f043 0301 	orr.w	r3, r3, #1
 80061a4:	60d3      	str	r3, [r2, #12]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80061a6:	6802      	ldr	r2, [r0, #0]
 80061a8:	6891      	ldr	r1, [r2, #8]
 80061aa:	4b06      	ldr	r3, [pc, #24]	; (80061c4 <HAL_TIM_Base_Start_IT+0x28>)
 80061ac:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061ae:	2b06      	cmp	r3, #6
 80061b0:	d006      	beq.n	80061c0 <HAL_TIM_Base_Start_IT+0x24>
 80061b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80061b6:	d003      	beq.n	80061c0 <HAL_TIM_Base_Start_IT+0x24>
    __HAL_TIM_ENABLE(htim);
 80061b8:	6813      	ldr	r3, [r2, #0]
 80061ba:	f043 0301 	orr.w	r3, r3, #1
 80061be:	6013      	str	r3, [r2, #0]
}
 80061c0:	2000      	movs	r0, #0
 80061c2:	4770      	bx	lr
 80061c4:	00010007 	.word	0x00010007

080061c8 <HAL_TIM_PWM_MspInit>:
}
 80061c8:	4770      	bx	lr

080061ca <HAL_TIM_OC_DelayElapsedCallback>:
}
 80061ca:	4770      	bx	lr

080061cc <HAL_TIM_IC_CaptureCallback>:
}
 80061cc:	4770      	bx	lr

080061ce <HAL_TIM_PWM_PulseFinishedCallback>:
}
 80061ce:	4770      	bx	lr

080061d0 <HAL_TIM_TriggerCallback>:
}
 80061d0:	4770      	bx	lr

080061d2 <HAL_TIM_IRQHandler>:
{
 80061d2:	b510      	push	{r4, lr}
 80061d4:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80061d6:	6803      	ldr	r3, [r0, #0]
 80061d8:	691a      	ldr	r2, [r3, #16]
 80061da:	f012 0f02 	tst.w	r2, #2
 80061de:	d011      	beq.n	8006204 <HAL_TIM_IRQHandler+0x32>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80061e0:	68da      	ldr	r2, [r3, #12]
 80061e2:	f012 0f02 	tst.w	r2, #2
 80061e6:	d00d      	beq.n	8006204 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80061e8:	f06f 0202 	mvn.w	r2, #2
 80061ec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80061ee:	2301      	movs	r3, #1
 80061f0:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80061f2:	6803      	ldr	r3, [r0, #0]
 80061f4:	699b      	ldr	r3, [r3, #24]
 80061f6:	f013 0f03 	tst.w	r3, #3
 80061fa:	d079      	beq.n	80062f0 <HAL_TIM_IRQHandler+0x11e>
          HAL_TIM_IC_CaptureCallback(htim);
 80061fc:	f7ff ffe6 	bl	80061cc <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006200:	2300      	movs	r3, #0
 8006202:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006204:	6823      	ldr	r3, [r4, #0]
 8006206:	691a      	ldr	r2, [r3, #16]
 8006208:	f012 0f04 	tst.w	r2, #4
 800620c:	d012      	beq.n	8006234 <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800620e:	68da      	ldr	r2, [r3, #12]
 8006210:	f012 0f04 	tst.w	r2, #4
 8006214:	d00e      	beq.n	8006234 <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006216:	f06f 0204 	mvn.w	r2, #4
 800621a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800621c:	2302      	movs	r3, #2
 800621e:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006220:	6823      	ldr	r3, [r4, #0]
 8006222:	699b      	ldr	r3, [r3, #24]
 8006224:	f413 7f40 	tst.w	r3, #768	; 0x300
 8006228:	d068      	beq.n	80062fc <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 800622a:	4620      	mov	r0, r4
 800622c:	f7ff ffce 	bl	80061cc <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006230:	2300      	movs	r3, #0
 8006232:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006234:	6823      	ldr	r3, [r4, #0]
 8006236:	691a      	ldr	r2, [r3, #16]
 8006238:	f012 0f08 	tst.w	r2, #8
 800623c:	d012      	beq.n	8006264 <HAL_TIM_IRQHandler+0x92>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800623e:	68da      	ldr	r2, [r3, #12]
 8006240:	f012 0f08 	tst.w	r2, #8
 8006244:	d00e      	beq.n	8006264 <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006246:	f06f 0208 	mvn.w	r2, #8
 800624a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800624c:	2304      	movs	r3, #4
 800624e:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006250:	6823      	ldr	r3, [r4, #0]
 8006252:	69db      	ldr	r3, [r3, #28]
 8006254:	f013 0f03 	tst.w	r3, #3
 8006258:	d057      	beq.n	800630a <HAL_TIM_IRQHandler+0x138>
        HAL_TIM_IC_CaptureCallback(htim);
 800625a:	4620      	mov	r0, r4
 800625c:	f7ff ffb6 	bl	80061cc <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006260:	2300      	movs	r3, #0
 8006262:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006264:	6823      	ldr	r3, [r4, #0]
 8006266:	691a      	ldr	r2, [r3, #16]
 8006268:	f012 0f10 	tst.w	r2, #16
 800626c:	d012      	beq.n	8006294 <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800626e:	68da      	ldr	r2, [r3, #12]
 8006270:	f012 0f10 	tst.w	r2, #16
 8006274:	d00e      	beq.n	8006294 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006276:	f06f 0210 	mvn.w	r2, #16
 800627a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800627c:	2308      	movs	r3, #8
 800627e:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006280:	6823      	ldr	r3, [r4, #0]
 8006282:	69db      	ldr	r3, [r3, #28]
 8006284:	f413 7f40 	tst.w	r3, #768	; 0x300
 8006288:	d046      	beq.n	8006318 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 800628a:	4620      	mov	r0, r4
 800628c:	f7ff ff9e 	bl	80061cc <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006290:	2300      	movs	r3, #0
 8006292:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006294:	6823      	ldr	r3, [r4, #0]
 8006296:	691a      	ldr	r2, [r3, #16]
 8006298:	f012 0f01 	tst.w	r2, #1
 800629c:	d003      	beq.n	80062a6 <HAL_TIM_IRQHandler+0xd4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800629e:	68da      	ldr	r2, [r3, #12]
 80062a0:	f012 0f01 	tst.w	r2, #1
 80062a4:	d13f      	bne.n	8006326 <HAL_TIM_IRQHandler+0x154>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80062a6:	6823      	ldr	r3, [r4, #0]
 80062a8:	691a      	ldr	r2, [r3, #16]
 80062aa:	f012 0f80 	tst.w	r2, #128	; 0x80
 80062ae:	d003      	beq.n	80062b8 <HAL_TIM_IRQHandler+0xe6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80062b0:	68da      	ldr	r2, [r3, #12]
 80062b2:	f012 0f80 	tst.w	r2, #128	; 0x80
 80062b6:	d13d      	bne.n	8006334 <HAL_TIM_IRQHandler+0x162>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80062b8:	6823      	ldr	r3, [r4, #0]
 80062ba:	691a      	ldr	r2, [r3, #16]
 80062bc:	f412 7f80 	tst.w	r2, #256	; 0x100
 80062c0:	d003      	beq.n	80062ca <HAL_TIM_IRQHandler+0xf8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80062c2:	68da      	ldr	r2, [r3, #12]
 80062c4:	f012 0f80 	tst.w	r2, #128	; 0x80
 80062c8:	d13b      	bne.n	8006342 <HAL_TIM_IRQHandler+0x170>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80062ca:	6823      	ldr	r3, [r4, #0]
 80062cc:	691a      	ldr	r2, [r3, #16]
 80062ce:	f012 0f40 	tst.w	r2, #64	; 0x40
 80062d2:	d003      	beq.n	80062dc <HAL_TIM_IRQHandler+0x10a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80062d4:	68da      	ldr	r2, [r3, #12]
 80062d6:	f012 0f40 	tst.w	r2, #64	; 0x40
 80062da:	d139      	bne.n	8006350 <HAL_TIM_IRQHandler+0x17e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80062dc:	6823      	ldr	r3, [r4, #0]
 80062de:	691a      	ldr	r2, [r3, #16]
 80062e0:	f012 0f20 	tst.w	r2, #32
 80062e4:	d003      	beq.n	80062ee <HAL_TIM_IRQHandler+0x11c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80062e6:	68da      	ldr	r2, [r3, #12]
 80062e8:	f012 0f20 	tst.w	r2, #32
 80062ec:	d137      	bne.n	800635e <HAL_TIM_IRQHandler+0x18c>
}
 80062ee:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80062f0:	f7ff ff6b 	bl	80061ca <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062f4:	4620      	mov	r0, r4
 80062f6:	f7ff ff6a 	bl	80061ce <HAL_TIM_PWM_PulseFinishedCallback>
 80062fa:	e781      	b.n	8006200 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80062fc:	4620      	mov	r0, r4
 80062fe:	f7ff ff64 	bl	80061ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006302:	4620      	mov	r0, r4
 8006304:	f7ff ff63 	bl	80061ce <HAL_TIM_PWM_PulseFinishedCallback>
 8006308:	e792      	b.n	8006230 <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800630a:	4620      	mov	r0, r4
 800630c:	f7ff ff5d 	bl	80061ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006310:	4620      	mov	r0, r4
 8006312:	f7ff ff5c 	bl	80061ce <HAL_TIM_PWM_PulseFinishedCallback>
 8006316:	e7a3      	b.n	8006260 <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006318:	4620      	mov	r0, r4
 800631a:	f7ff ff56 	bl	80061ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800631e:	4620      	mov	r0, r4
 8006320:	f7ff ff55 	bl	80061ce <HAL_TIM_PWM_PulseFinishedCallback>
 8006324:	e7b4      	b.n	8006290 <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006326:	f06f 0201 	mvn.w	r2, #1
 800632a:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800632c:	4620      	mov	r0, r4
 800632e:	f7fd f9c1 	bl	80036b4 <HAL_TIM_PeriodElapsedCallback>
 8006332:	e7b8      	b.n	80062a6 <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006334:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006338:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800633a:	4620      	mov	r0, r4
 800633c:	f000 fb3f 	bl	80069be <HAL_TIMEx_BreakCallback>
 8006340:	e7ba      	b.n	80062b8 <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006342:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006346:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8006348:	4620      	mov	r0, r4
 800634a:	f000 fb39 	bl	80069c0 <HAL_TIMEx_Break2Callback>
 800634e:	e7bc      	b.n	80062ca <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006350:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006354:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8006356:	4620      	mov	r0, r4
 8006358:	f7ff ff3a 	bl	80061d0 <HAL_TIM_TriggerCallback>
 800635c:	e7be      	b.n	80062dc <HAL_TIM_IRQHandler+0x10a>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800635e:	f06f 0220 	mvn.w	r2, #32
 8006362:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8006364:	4620      	mov	r0, r4
 8006366:	f000 fb29 	bl	80069bc <HAL_TIMEx_CommutCallback>
}
 800636a:	e7c0      	b.n	80062ee <HAL_TIM_IRQHandler+0x11c>

0800636c <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 800636c:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800636e:	4a4c      	ldr	r2, [pc, #304]	; (80064a0 <TIM_Base_SetConfig+0x134>)
 8006370:	4290      	cmp	r0, r2
 8006372:	d032      	beq.n	80063da <TIM_Base_SetConfig+0x6e>
 8006374:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8006378:	d062      	beq.n	8006440 <TIM_Base_SetConfig+0xd4>
 800637a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800637e:	4290      	cmp	r0, r2
 8006380:	d026      	beq.n	80063d0 <TIM_Base_SetConfig+0x64>
 8006382:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006386:	4290      	cmp	r0, r2
 8006388:	d055      	beq.n	8006436 <TIM_Base_SetConfig+0xca>
 800638a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800638e:	4290      	cmp	r0, r2
 8006390:	d019      	beq.n	80063c6 <TIM_Base_SetConfig+0x5a>
 8006392:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8006396:	4290      	cmp	r0, r2
 8006398:	d048      	beq.n	800642c <TIM_Base_SetConfig+0xc0>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800639a:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800639e:	4290      	cmp	r0, r2
 80063a0:	d053      	beq.n	800644a <TIM_Base_SetConfig+0xde>
 80063a2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80063a6:	4290      	cmp	r0, r2
 80063a8:	d05d      	beq.n	8006466 <TIM_Base_SetConfig+0xfa>
 80063aa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80063ae:	4290      	cmp	r0, r2
 80063b0:	d067      	beq.n	8006482 <TIM_Base_SetConfig+0x116>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80063b2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80063b6:	694a      	ldr	r2, [r1, #20]
 80063b8:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80063ba:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80063bc:	688b      	ldr	r3, [r1, #8]
 80063be:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80063c0:	680b      	ldr	r3, [r1, #0]
 80063c2:	6283      	str	r3, [r0, #40]	; 0x28
 80063c4:	e02f      	b.n	8006426 <TIM_Base_SetConfig+0xba>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80063c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80063ca:	684a      	ldr	r2, [r1, #4]
 80063cc:	4313      	orrs	r3, r2
 80063ce:	e008      	b.n	80063e2 <TIM_Base_SetConfig+0x76>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80063d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80063d4:	684a      	ldr	r2, [r1, #4]
 80063d6:	4313      	orrs	r3, r2
 80063d8:	e003      	b.n	80063e2 <TIM_Base_SetConfig+0x76>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80063da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80063de:	684a      	ldr	r2, [r1, #4]
 80063e0:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 80063e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80063e6:	68ca      	ldr	r2, [r1, #12]
 80063e8:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80063ea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80063ee:	694a      	ldr	r2, [r1, #20]
 80063f0:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80063f2:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80063f4:	688b      	ldr	r3, [r1, #8]
 80063f6:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80063f8:	680b      	ldr	r3, [r1, #0]
 80063fa:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80063fc:	4b28      	ldr	r3, [pc, #160]	; (80064a0 <TIM_Base_SetConfig+0x134>)
 80063fe:	4298      	cmp	r0, r3
 8006400:	d00f      	beq.n	8006422 <TIM_Base_SetConfig+0xb6>
 8006402:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006406:	4298      	cmp	r0, r3
 8006408:	d00b      	beq.n	8006422 <TIM_Base_SetConfig+0xb6>
 800640a:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 800640e:	4298      	cmp	r0, r3
 8006410:	d007      	beq.n	8006422 <TIM_Base_SetConfig+0xb6>
 8006412:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006416:	4298      	cmp	r0, r3
 8006418:	d003      	beq.n	8006422 <TIM_Base_SetConfig+0xb6>
 800641a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800641e:	4298      	cmp	r0, r3
 8006420:	d101      	bne.n	8006426 <TIM_Base_SetConfig+0xba>
    TIMx->RCR = Structure->RepetitionCounter;
 8006422:	690b      	ldr	r3, [r1, #16]
 8006424:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8006426:	2301      	movs	r3, #1
 8006428:	6143      	str	r3, [r0, #20]
}
 800642a:	4770      	bx	lr
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800642c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8006430:	684a      	ldr	r2, [r1, #4]
 8006432:	4313      	orrs	r3, r2
 8006434:	e7d5      	b.n	80063e2 <TIM_Base_SetConfig+0x76>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006436:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800643a:	684a      	ldr	r2, [r1, #4]
 800643c:	4313      	orrs	r3, r2
 800643e:	e7d0      	b.n	80063e2 <TIM_Base_SetConfig+0x76>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006440:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8006444:	684a      	ldr	r2, [r1, #4]
 8006446:	4313      	orrs	r3, r2
 8006448:	e7cb      	b.n	80063e2 <TIM_Base_SetConfig+0x76>
    tmpcr1 &= ~TIM_CR1_CKD;
 800644a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800644e:	68ca      	ldr	r2, [r1, #12]
 8006450:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006452:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006456:	694a      	ldr	r2, [r1, #20]
 8006458:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 800645a:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800645c:	688b      	ldr	r3, [r1, #8]
 800645e:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006460:	680b      	ldr	r3, [r1, #0]
 8006462:	6283      	str	r3, [r0, #40]	; 0x28
 8006464:	e7dd      	b.n	8006422 <TIM_Base_SetConfig+0xb6>
    tmpcr1 &= ~TIM_CR1_CKD;
 8006466:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800646a:	68ca      	ldr	r2, [r1, #12]
 800646c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800646e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006472:	694a      	ldr	r2, [r1, #20]
 8006474:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8006476:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006478:	688b      	ldr	r3, [r1, #8]
 800647a:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800647c:	680b      	ldr	r3, [r1, #0]
 800647e:	6283      	str	r3, [r0, #40]	; 0x28
 8006480:	e7cf      	b.n	8006422 <TIM_Base_SetConfig+0xb6>
    tmpcr1 &= ~TIM_CR1_CKD;
 8006482:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006486:	68ca      	ldr	r2, [r1, #12]
 8006488:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800648a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800648e:	694a      	ldr	r2, [r1, #20]
 8006490:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8006492:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006494:	688b      	ldr	r3, [r1, #8]
 8006496:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006498:	680b      	ldr	r3, [r1, #0]
 800649a:	6283      	str	r3, [r0, #40]	; 0x28
 800649c:	e7c1      	b.n	8006422 <TIM_Base_SetConfig+0xb6>
 800649e:	bf00      	nop
 80064a0:	40012c00 	.word	0x40012c00

080064a4 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 80064a4:	b1a8      	cbz	r0, 80064d2 <HAL_TIM_Base_Init+0x2e>
{
 80064a6:	b510      	push	{r4, lr}
 80064a8:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 80064aa:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80064ae:	b15b      	cbz	r3, 80064c8 <HAL_TIM_Base_Init+0x24>
  htim->State = HAL_TIM_STATE_BUSY;
 80064b0:	2302      	movs	r3, #2
 80064b2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80064b6:	1d21      	adds	r1, r4, #4
 80064b8:	6820      	ldr	r0, [r4, #0]
 80064ba:	f7ff ff57 	bl	800636c <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 80064be:	2301      	movs	r3, #1
 80064c0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80064c4:	2000      	movs	r0, #0
}
 80064c6:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80064c8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80064cc:	f7fd fb70 	bl	8003bb0 <HAL_TIM_Base_MspInit>
 80064d0:	e7ee      	b.n	80064b0 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 80064d2:	2001      	movs	r0, #1
}
 80064d4:	4770      	bx	lr

080064d6 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 80064d6:	b1a8      	cbz	r0, 8006504 <HAL_TIM_PWM_Init+0x2e>
{
 80064d8:	b510      	push	{r4, lr}
 80064da:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 80064dc:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80064e0:	b15b      	cbz	r3, 80064fa <HAL_TIM_PWM_Init+0x24>
  htim->State = HAL_TIM_STATE_BUSY;
 80064e2:	2302      	movs	r3, #2
 80064e4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80064e8:	1d21      	adds	r1, r4, #4
 80064ea:	6820      	ldr	r0, [r4, #0]
 80064ec:	f7ff ff3e 	bl	800636c <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 80064f0:	2301      	movs	r3, #1
 80064f2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80064f6:	2000      	movs	r0, #0
}
 80064f8:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80064fa:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80064fe:	f7ff fe63 	bl	80061c8 <HAL_TIM_PWM_MspInit>
 8006502:	e7ee      	b.n	80064e2 <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 8006504:	2001      	movs	r0, #1
}
 8006506:	4770      	bx	lr

08006508 <TIM_OC2_SetConfig>:
{
 8006508:	b4f0      	push	{r4, r5, r6, r7}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800650a:	6a03      	ldr	r3, [r0, #32]
 800650c:	f023 0310 	bic.w	r3, r3, #16
 8006510:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8006512:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8006514:	6846      	ldr	r6, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8006516:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006518:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 800651c:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006520:	680d      	ldr	r5, [r1, #0]
 8006522:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 8006526:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800652a:	688d      	ldr	r5, [r1, #8]
 800652c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006530:	4d17      	ldr	r5, [pc, #92]	; (8006590 <TIM_OC2_SetConfig+0x88>)
 8006532:	42a8      	cmp	r0, r5
 8006534:	d017      	beq.n	8006566 <TIM_OC2_SetConfig+0x5e>
 8006536:	4f17      	ldr	r7, [pc, #92]	; (8006594 <TIM_OC2_SetConfig+0x8c>)
 8006538:	42b8      	cmp	r0, r7
 800653a:	d00c      	beq.n	8006556 <TIM_OC2_SetConfig+0x4e>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800653c:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8006540:	42a8      	cmp	r0, r5
 8006542:	d017      	beq.n	8006574 <TIM_OC2_SetConfig+0x6c>
 8006544:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006548:	42a8      	cmp	r0, r5
 800654a:	d013      	beq.n	8006574 <TIM_OC2_SetConfig+0x6c>
 800654c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006550:	42a8      	cmp	r0, r5
 8006552:	d116      	bne.n	8006582 <TIM_OC2_SetConfig+0x7a>
 8006554:	e00e      	b.n	8006574 <TIM_OC2_SetConfig+0x6c>
    tmpccer &= ~TIM_CCER_CC2NP;
 8006556:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800655a:	68cd      	ldr	r5, [r1, #12]
 800655c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8006560:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006564:	e006      	b.n	8006574 <TIM_OC2_SetConfig+0x6c>
    tmpccer &= ~TIM_CCER_CC2NP;
 8006566:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800656a:	68cd      	ldr	r5, [r1, #12]
 800656c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8006570:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006574:	f426 6640 	bic.w	r6, r6, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006578:	694c      	ldr	r4, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800657a:	698f      	ldr	r7, [r1, #24]
 800657c:	433c      	orrs	r4, r7
 800657e:	ea46 0684 	orr.w	r6, r6, r4, lsl #2
  TIMx->CR2 = tmpcr2;
 8006582:	6046      	str	r6, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8006584:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8006586:	684a      	ldr	r2, [r1, #4]
 8006588:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 800658a:	6203      	str	r3, [r0, #32]
}
 800658c:	bcf0      	pop	{r4, r5, r6, r7}
 800658e:	4770      	bx	lr
 8006590:	40012c00 	.word	0x40012c00
 8006594:	40013400 	.word	0x40013400

08006598 <HAL_TIM_PWM_ConfigChannel>:
{
 8006598:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 800659a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800659e:	2b01      	cmp	r3, #1
 80065a0:	f000 8092 	beq.w	80066c8 <HAL_TIM_PWM_ConfigChannel+0x130>
 80065a4:	460d      	mov	r5, r1
 80065a6:	4604      	mov	r4, r0
 80065a8:	2301      	movs	r3, #1
 80065aa:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80065ae:	2302      	movs	r3, #2
 80065b0:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  switch (Channel)
 80065b4:	2a14      	cmp	r2, #20
 80065b6:	d81e      	bhi.n	80065f6 <HAL_TIM_PWM_ConfigChannel+0x5e>
 80065b8:	e8df f002 	tbb	[pc, r2]
 80065bc:	1d1d1d0b 	.word	0x1d1d1d0b
 80065c0:	1d1d1d24 	.word	0x1d1d1d24
 80065c4:	1d1d1d38 	.word	0x1d1d1d38
 80065c8:	1d1d1d4b 	.word	0x1d1d1d4b
 80065cc:	1d1d1d5f 	.word	0x1d1d1d5f
 80065d0:	72          	.byte	0x72
 80065d1:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80065d2:	6800      	ldr	r0, [r0, #0]
 80065d4:	f7ff fca2 	bl	8005f1c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80065d8:	6822      	ldr	r2, [r4, #0]
 80065da:	6993      	ldr	r3, [r2, #24]
 80065dc:	f043 0308 	orr.w	r3, r3, #8
 80065e0:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80065e2:	6822      	ldr	r2, [r4, #0]
 80065e4:	6993      	ldr	r3, [r2, #24]
 80065e6:	f023 0304 	bic.w	r3, r3, #4
 80065ea:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80065ec:	6822      	ldr	r2, [r4, #0]
 80065ee:	6993      	ldr	r3, [r2, #24]
 80065f0:	6929      	ldr	r1, [r5, #16]
 80065f2:	430b      	orrs	r3, r1
 80065f4:	6193      	str	r3, [r2, #24]
  htim->State = HAL_TIM_STATE_READY;
 80065f6:	2301      	movs	r3, #1
 80065f8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80065fc:	2000      	movs	r0, #0
 80065fe:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8006602:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006604:	6800      	ldr	r0, [r0, #0]
 8006606:	f7ff ff7f 	bl	8006508 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800660a:	6822      	ldr	r2, [r4, #0]
 800660c:	6993      	ldr	r3, [r2, #24]
 800660e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006612:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006614:	6822      	ldr	r2, [r4, #0]
 8006616:	6993      	ldr	r3, [r2, #24]
 8006618:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800661c:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800661e:	6822      	ldr	r2, [r4, #0]
 8006620:	6993      	ldr	r3, [r2, #24]
 8006622:	6929      	ldr	r1, [r5, #16]
 8006624:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8006628:	6193      	str	r3, [r2, #24]
      break;
 800662a:	e7e4      	b.n	80065f6 <HAL_TIM_PWM_ConfigChannel+0x5e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800662c:	6800      	ldr	r0, [r0, #0]
 800662e:	f7ff fccd 	bl	8005fcc <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006632:	6822      	ldr	r2, [r4, #0]
 8006634:	69d3      	ldr	r3, [r2, #28]
 8006636:	f043 0308 	orr.w	r3, r3, #8
 800663a:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800663c:	6822      	ldr	r2, [r4, #0]
 800663e:	69d3      	ldr	r3, [r2, #28]
 8006640:	f023 0304 	bic.w	r3, r3, #4
 8006644:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006646:	6822      	ldr	r2, [r4, #0]
 8006648:	69d3      	ldr	r3, [r2, #28]
 800664a:	6929      	ldr	r1, [r5, #16]
 800664c:	430b      	orrs	r3, r1
 800664e:	61d3      	str	r3, [r2, #28]
      break;
 8006650:	e7d1      	b.n	80065f6 <HAL_TIM_PWM_ConfigChannel+0x5e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006652:	6800      	ldr	r0, [r0, #0]
 8006654:	f7ff fd02 	bl	800605c <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006658:	6822      	ldr	r2, [r4, #0]
 800665a:	69d3      	ldr	r3, [r2, #28]
 800665c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006660:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006662:	6822      	ldr	r2, [r4, #0]
 8006664:	69d3      	ldr	r3, [r2, #28]
 8006666:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800666a:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800666c:	6822      	ldr	r2, [r4, #0]
 800666e:	69d3      	ldr	r3, [r2, #28]
 8006670:	6929      	ldr	r1, [r5, #16]
 8006672:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8006676:	61d3      	str	r3, [r2, #28]
      break;
 8006678:	e7bd      	b.n	80065f6 <HAL_TIM_PWM_ConfigChannel+0x5e>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800667a:	6800      	ldr	r0, [r0, #0]
 800667c:	f7ff fd24 	bl	80060c8 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006680:	6822      	ldr	r2, [r4, #0]
 8006682:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8006684:	f043 0308 	orr.w	r3, r3, #8
 8006688:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800668a:	6822      	ldr	r2, [r4, #0]
 800668c:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800668e:	f023 0304 	bic.w	r3, r3, #4
 8006692:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006694:	6822      	ldr	r2, [r4, #0]
 8006696:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8006698:	6929      	ldr	r1, [r5, #16]
 800669a:	430b      	orrs	r3, r1
 800669c:	6553      	str	r3, [r2, #84]	; 0x54
      break;
 800669e:	e7aa      	b.n	80065f6 <HAL_TIM_PWM_ConfigChannel+0x5e>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80066a0:	6800      	ldr	r0, [r0, #0]
 80066a2:	f7ff fd45 	bl	8006130 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80066a6:	6822      	ldr	r2, [r4, #0]
 80066a8:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80066aa:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80066ae:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80066b0:	6822      	ldr	r2, [r4, #0]
 80066b2:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80066b4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80066b8:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80066ba:	6822      	ldr	r2, [r4, #0]
 80066bc:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80066be:	6929      	ldr	r1, [r5, #16]
 80066c0:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80066c4:	6553      	str	r3, [r2, #84]	; 0x54
      break;
 80066c6:	e796      	b.n	80065f6 <HAL_TIM_PWM_ConfigChannel+0x5e>
  __HAL_LOCK(htim);
 80066c8:	2002      	movs	r0, #2
 80066ca:	e79a      	b.n	8006602 <HAL_TIM_PWM_ConfigChannel+0x6a>

080066cc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80066cc:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80066ce:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80066d0:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80066d4:	430a      	orrs	r2, r1
 80066d6:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 80066da:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80066dc:	6083      	str	r3, [r0, #8]
}
 80066de:	f85d 4b04 	ldr.w	r4, [sp], #4
 80066e2:	4770      	bx	lr

080066e4 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80066e4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80066e8:	2b01      	cmp	r3, #1
 80066ea:	f000 809b 	beq.w	8006824 <HAL_TIM_ConfigClockSource+0x140>
{
 80066ee:	b570      	push	{r4, r5, r6, lr}
 80066f0:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 80066f2:	2301      	movs	r3, #1
 80066f4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80066f8:	2302      	movs	r3, #2
 80066fa:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 80066fe:	6802      	ldr	r2, [r0, #0]
 8006700:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006702:	4b49      	ldr	r3, [pc, #292]	; (8006828 <HAL_TIM_ConfigClockSource+0x144>)
 8006704:	4003      	ands	r3, r0
  htim->Instance->SMCR = tmpsmcr;
 8006706:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8006708:	680b      	ldr	r3, [r1, #0]
 800670a:	2b40      	cmp	r3, #64	; 0x40
 800670c:	d070      	beq.n	80067f0 <HAL_TIM_ConfigClockSource+0x10c>
 800670e:	d913      	bls.n	8006738 <HAL_TIM_ConfigClockSource+0x54>
 8006710:	2b60      	cmp	r3, #96	; 0x60
 8006712:	d052      	beq.n	80067ba <HAL_TIM_ConfigClockSource+0xd6>
 8006714:	d923      	bls.n	800675e <HAL_TIM_ConfigClockSource+0x7a>
 8006716:	2b70      	cmp	r3, #112	; 0x70
 8006718:	d03d      	beq.n	8006796 <HAL_TIM_ConfigClockSource+0xb2>
 800671a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800671e:	d145      	bne.n	80067ac <HAL_TIM_ConfigClockSource+0xc8>
      TIM_ETR_SetConfig(htim->Instance,
 8006720:	68cb      	ldr	r3, [r1, #12]
 8006722:	684a      	ldr	r2, [r1, #4]
 8006724:	6889      	ldr	r1, [r1, #8]
 8006726:	6820      	ldr	r0, [r4, #0]
 8006728:	f7ff ffd0 	bl	80066cc <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800672c:	6822      	ldr	r2, [r4, #0]
 800672e:	6893      	ldr	r3, [r2, #8]
 8006730:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006734:	6093      	str	r3, [r2, #8]
      break;
 8006736:	e039      	b.n	80067ac <HAL_TIM_ConfigClockSource+0xc8>
  switch (sClockSourceConfig->ClockSource)
 8006738:	2b10      	cmp	r3, #16
 800673a:	d007      	beq.n	800674c <HAL_TIM_ConfigClockSource+0x68>
 800673c:	d904      	bls.n	8006748 <HAL_TIM_ConfigClockSource+0x64>
 800673e:	2b20      	cmp	r3, #32
 8006740:	d004      	beq.n	800674c <HAL_TIM_ConfigClockSource+0x68>
 8006742:	2b30      	cmp	r3, #48	; 0x30
 8006744:	d002      	beq.n	800674c <HAL_TIM_ConfigClockSource+0x68>
 8006746:	e031      	b.n	80067ac <HAL_TIM_ConfigClockSource+0xc8>
 8006748:	2b00      	cmp	r3, #0
 800674a:	d12f      	bne.n	80067ac <HAL_TIM_ConfigClockSource+0xc8>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800674c:	6821      	ldr	r1, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 800674e:	688a      	ldr	r2, [r1, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006750:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006754:	f043 0307 	orr.w	r3, r3, #7
 8006758:	4313      	orrs	r3, r2
  TIMx->SMCR = tmpsmcr;
 800675a:	608b      	str	r3, [r1, #8]
 800675c:	e026      	b.n	80067ac <HAL_TIM_ConfigClockSource+0xc8>
  switch (sClockSourceConfig->ClockSource)
 800675e:	2b50      	cmp	r3, #80	; 0x50
 8006760:	d124      	bne.n	80067ac <HAL_TIM_ConfigClockSource+0xc8>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006762:	6823      	ldr	r3, [r4, #0]
 8006764:	6848      	ldr	r0, [r1, #4]
 8006766:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8006768:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800676a:	6a1d      	ldr	r5, [r3, #32]
 800676c:	f025 0501 	bic.w	r5, r5, #1
 8006770:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006772:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006774:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006778:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800677c:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8006780:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 8006782:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006784:	6219      	str	r1, [r3, #32]
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006786:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 8006788:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800678a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800678e:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 8006792:	6093      	str	r3, [r2, #8]
 8006794:	e00a      	b.n	80067ac <HAL_TIM_ConfigClockSource+0xc8>
      TIM_ETR_SetConfig(htim->Instance,
 8006796:	68cb      	ldr	r3, [r1, #12]
 8006798:	684a      	ldr	r2, [r1, #4]
 800679a:	6889      	ldr	r1, [r1, #8]
 800679c:	6820      	ldr	r0, [r4, #0]
 800679e:	f7ff ff95 	bl	80066cc <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80067a2:	6822      	ldr	r2, [r4, #0]
 80067a4:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80067a6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 80067aa:	6093      	str	r3, [r2, #8]
  htim->State = HAL_TIM_STATE_READY;
 80067ac:	2301      	movs	r3, #1
 80067ae:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80067b2:	2000      	movs	r0, #0
 80067b4:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80067b8:	bd70      	pop	{r4, r5, r6, pc}
      TIM_TI2_ConfigInputStage(htim->Instance,
 80067ba:	6823      	ldr	r3, [r4, #0]
 80067bc:	684d      	ldr	r5, [r1, #4]
 80067be:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80067c0:	6a18      	ldr	r0, [r3, #32]
 80067c2:	f020 0010 	bic.w	r0, r0, #16
 80067c6:	6218      	str	r0, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80067c8:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 80067ca:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80067cc:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80067d0:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80067d4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80067d8:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 80067dc:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 80067de:	621a      	str	r2, [r3, #32]
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80067e0:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 80067e2:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80067e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80067e8:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 80067ec:	6093      	str	r3, [r2, #8]
 80067ee:	e7dd      	b.n	80067ac <HAL_TIM_ConfigClockSource+0xc8>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80067f0:	6823      	ldr	r3, [r4, #0]
 80067f2:	6848      	ldr	r0, [r1, #4]
 80067f4:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 80067f6:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80067f8:	6a1d      	ldr	r5, [r3, #32]
 80067fa:	f025 0501 	bic.w	r5, r5, #1
 80067fe:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006800:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006802:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006806:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800680a:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 800680e:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 8006810:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006812:	6219      	str	r1, [r3, #32]
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006814:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 8006816:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006818:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800681c:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 8006820:	6093      	str	r3, [r2, #8]
 8006822:	e7c3      	b.n	80067ac <HAL_TIM_ConfigClockSource+0xc8>
  __HAL_LOCK(htim);
 8006824:	2002      	movs	r0, #2
}
 8006826:	4770      	bx	lr
 8006828:	fffe0088 	.word	0xfffe0088

0800682c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800682c:	b410      	push	{r4}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800682e:	f001 011f 	and.w	r1, r1, #31

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006832:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006834:	2401      	movs	r4, #1
 8006836:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8006838:	ea23 0304 	bic.w	r3, r3, r4
 800683c:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800683e:	6a03      	ldr	r3, [r0, #32]
 8006840:	408a      	lsls	r2, r1
 8006842:	431a      	orrs	r2, r3
 8006844:	6202      	str	r2, [r0, #32]
}
 8006846:	f85d 4b04 	ldr.w	r4, [sp], #4
 800684a:	4770      	bx	lr

0800684c <HAL_TIM_PWM_Stop>:
{
 800684c:	b510      	push	{r4, lr}
 800684e:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006850:	2200      	movs	r2, #0
 8006852:	6800      	ldr	r0, [r0, #0]
 8006854:	f7ff ffea 	bl	800682c <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006858:	6823      	ldr	r3, [r4, #0]
 800685a:	4a1a      	ldr	r2, [pc, #104]	; (80068c4 <HAL_TIM_PWM_Stop+0x78>)
 800685c:	4293      	cmp	r3, r2
 800685e:	d00f      	beq.n	8006880 <HAL_TIM_PWM_Stop+0x34>
 8006860:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006864:	4293      	cmp	r3, r2
 8006866:	d00b      	beq.n	8006880 <HAL_TIM_PWM_Stop+0x34>
 8006868:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800686c:	4293      	cmp	r3, r2
 800686e:	d007      	beq.n	8006880 <HAL_TIM_PWM_Stop+0x34>
 8006870:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006874:	4293      	cmp	r3, r2
 8006876:	d003      	beq.n	8006880 <HAL_TIM_PWM_Stop+0x34>
 8006878:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800687c:	4293      	cmp	r3, r2
 800687e:	d10d      	bne.n	800689c <HAL_TIM_PWM_Stop+0x50>
    __HAL_TIM_MOE_DISABLE(htim);
 8006880:	6a19      	ldr	r1, [r3, #32]
 8006882:	f241 1211 	movw	r2, #4369	; 0x1111
 8006886:	4211      	tst	r1, r2
 8006888:	d108      	bne.n	800689c <HAL_TIM_PWM_Stop+0x50>
 800688a:	6a19      	ldr	r1, [r3, #32]
 800688c:	f240 4244 	movw	r2, #1092	; 0x444
 8006890:	4211      	tst	r1, r2
 8006892:	d103      	bne.n	800689c <HAL_TIM_PWM_Stop+0x50>
 8006894:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006896:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800689a:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 800689c:	6823      	ldr	r3, [r4, #0]
 800689e:	6a19      	ldr	r1, [r3, #32]
 80068a0:	f241 1211 	movw	r2, #4369	; 0x1111
 80068a4:	4211      	tst	r1, r2
 80068a6:	d108      	bne.n	80068ba <HAL_TIM_PWM_Stop+0x6e>
 80068a8:	6a19      	ldr	r1, [r3, #32]
 80068aa:	f240 4244 	movw	r2, #1092	; 0x444
 80068ae:	4211      	tst	r1, r2
 80068b0:	d103      	bne.n	80068ba <HAL_TIM_PWM_Stop+0x6e>
 80068b2:	681a      	ldr	r2, [r3, #0]
 80068b4:	f022 0201 	bic.w	r2, r2, #1
 80068b8:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 80068ba:	2301      	movs	r3, #1
 80068bc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 80068c0:	2000      	movs	r0, #0
 80068c2:	bd10      	pop	{r4, pc}
 80068c4:	40012c00 	.word	0x40012c00

080068c8 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80068c8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80068cc:	2b01      	cmp	r3, #1
 80068ce:	d028      	beq.n	8006922 <HAL_TIMEx_MasterConfigSynchronization+0x5a>
{
 80068d0:	b430      	push	{r4, r5}
  __HAL_LOCK(htim);
 80068d2:	2301      	movs	r3, #1
 80068d4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068d8:	2302      	movs	r3, #2
 80068da:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80068de:	6804      	ldr	r4, [r0, #0]
 80068e0:	6863      	ldr	r3, [r4, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80068e2:	68a2      	ldr	r2, [r4, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80068e4:	4d10      	ldr	r5, [pc, #64]	; (8006928 <HAL_TIMEx_MasterConfigSynchronization+0x60>)
 80068e6:	42ac      	cmp	r4, r5
 80068e8:	d003      	beq.n	80068f2 <HAL_TIMEx_MasterConfigSynchronization+0x2a>
 80068ea:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80068ee:	42ac      	cmp	r4, r5
 80068f0:	d103      	bne.n	80068fa <HAL_TIMEx_MasterConfigSynchronization+0x32>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80068f2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80068f6:	684d      	ldr	r5, [r1, #4]
 80068f8:	432b      	orrs	r3, r5
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80068fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80068fe:	680d      	ldr	r5, [r1, #0]
 8006900:	432b      	orrs	r3, r5

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8006902:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006906:	6889      	ldr	r1, [r1, #8]
 8006908:	430a      	orrs	r2, r1

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800690a:	6063      	str	r3, [r4, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800690c:	6803      	ldr	r3, [r0, #0]
 800690e:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006910:	2301      	movs	r3, #1
 8006912:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006916:	2300      	movs	r3, #0
 8006918:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 800691c:	4618      	mov	r0, r3
}
 800691e:	bc30      	pop	{r4, r5}
 8006920:	4770      	bx	lr
  __HAL_LOCK(htim);
 8006922:	2002      	movs	r0, #2
}
 8006924:	4770      	bx	lr
 8006926:	bf00      	nop
 8006928:	40012c00 	.word	0x40012c00

0800692c <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800692c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8006930:	2b01      	cmp	r3, #1
 8006932:	d03e      	beq.n	80069b2 <HAL_TIMEx_ConfigBreakDeadTime+0x86>
{
 8006934:	b410      	push	{r4}
  __HAL_LOCK(htim);
 8006936:	2301      	movs	r3, #1
 8006938:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800693c:	68cb      	ldr	r3, [r1, #12]
 800693e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006942:	688a      	ldr	r2, [r1, #8]
 8006944:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006946:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800694a:	684a      	ldr	r2, [r1, #4]
 800694c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800694e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006952:	680a      	ldr	r2, [r1, #0]
 8006954:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006956:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800695a:	690a      	ldr	r2, [r1, #16]
 800695c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800695e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006962:	694a      	ldr	r2, [r1, #20]
 8006964:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006966:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800696a:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 800696c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800696e:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8006972:	698a      	ldr	r2, [r1, #24]
 8006974:	ea43 4302 	orr.w	r3, r3, r2, lsl #16

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006978:	6802      	ldr	r2, [r0, #0]
 800697a:	4c0f      	ldr	r4, [pc, #60]	; (80069b8 <HAL_TIMEx_ConfigBreakDeadTime+0x8c>)
 800697c:	42a2      	cmp	r2, r4
 800697e:	d003      	beq.n	8006988 <HAL_TIMEx_ConfigBreakDeadTime+0x5c>
 8006980:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8006984:	42a2      	cmp	r2, r4
 8006986:	d10c      	bne.n	80069a2 <HAL_TIMEx_ConfigBreakDeadTime+0x76>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006988:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800698c:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 800698e:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006992:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006996:	69cc      	ldr	r4, [r1, #28]
 8006998:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800699a:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800699e:	6a09      	ldr	r1, [r1, #32]
 80069a0:	430b      	orrs	r3, r1
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80069a2:	6453      	str	r3, [r2, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80069a4:	2300      	movs	r3, #0
 80069a6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 80069aa:	4618      	mov	r0, r3
}
 80069ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 80069b0:	4770      	bx	lr
  __HAL_LOCK(htim);
 80069b2:	2002      	movs	r0, #2
}
 80069b4:	4770      	bx	lr
 80069b6:	bf00      	nop
 80069b8:	40012c00 	.word	0x40012c00

080069bc <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80069bc:	4770      	bx	lr

080069be <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80069be:	4770      	bx	lr

080069c0 <HAL_TIMEx_Break2Callback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80069c0:	4770      	bx	lr

080069c2 <UART_EndRxTransfer>:
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80069c2:	6802      	ldr	r2, [r0, #0]
 80069c4:	6813      	ldr	r3, [r2, #0]
 80069c6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80069ca:	6013      	str	r3, [r2, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069cc:	6802      	ldr	r2, [r0, #0]
 80069ce:	6893      	ldr	r3, [r2, #8]
 80069d0:	f023 0301 	bic.w	r3, r3, #1
 80069d4:	6093      	str	r3, [r2, #8]
#endif /* USART_CR1_FIFOEN */

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80069d6:	2320      	movs	r3, #32
 80069d8:	6783      	str	r3, [r0, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80069da:	2300      	movs	r3, #0
 80069dc:	6603      	str	r3, [r0, #96]	; 0x60
}
 80069de:	4770      	bx	lr

080069e0 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 80069e0:	6f83      	ldr	r3, [r0, #120]	; 0x78
 80069e2:	2b20      	cmp	r3, #32
 80069e4:	d15a      	bne.n	8006a9c <HAL_UART_Receive_IT+0xbc>
    if ((pData == NULL) || (Size == 0U))
 80069e6:	2900      	cmp	r1, #0
 80069e8:	d05a      	beq.n	8006aa0 <HAL_UART_Receive_IT+0xc0>
 80069ea:	2a00      	cmp	r2, #0
 80069ec:	d05a      	beq.n	8006aa4 <HAL_UART_Receive_IT+0xc4>
    __HAL_LOCK(huart);
 80069ee:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 80069f2:	2b01      	cmp	r3, #1
 80069f4:	d058      	beq.n	8006aa8 <HAL_UART_Receive_IT+0xc8>
 80069f6:	2301      	movs	r3, #1
 80069f8:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    huart->pRxBuffPtr  = pData;
 80069fc:	6541      	str	r1, [r0, #84]	; 0x54
    huart->RxXferSize  = Size;
 80069fe:	f8a0 2058 	strh.w	r2, [r0, #88]	; 0x58
    huart->RxXferCount = Size;
 8006a02:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
    huart->RxISR       = NULL;
 8006a06:	2300      	movs	r3, #0
 8006a08:	6603      	str	r3, [r0, #96]	; 0x60
    UART_MASK_COMPUTATION(huart);
 8006a0a:	6883      	ldr	r3, [r0, #8]
 8006a0c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a10:	d006      	beq.n	8006a20 <HAL_UART_Receive_IT+0x40>
 8006a12:	b9a3      	cbnz	r3, 8006a3e <HAL_UART_Receive_IT+0x5e>
 8006a14:	6903      	ldr	r3, [r0, #16]
 8006a16:	b973      	cbnz	r3, 8006a36 <HAL_UART_Receive_IT+0x56>
 8006a18:	23ff      	movs	r3, #255	; 0xff
 8006a1a:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
 8006a1e:	e014      	b.n	8006a4a <HAL_UART_Receive_IT+0x6a>
 8006a20:	6903      	ldr	r3, [r0, #16]
 8006a22:	b923      	cbnz	r3, 8006a2e <HAL_UART_Receive_IT+0x4e>
 8006a24:	f240 13ff 	movw	r3, #511	; 0x1ff
 8006a28:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
 8006a2c:	e00d      	b.n	8006a4a <HAL_UART_Receive_IT+0x6a>
 8006a2e:	23ff      	movs	r3, #255	; 0xff
 8006a30:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
 8006a34:	e009      	b.n	8006a4a <HAL_UART_Receive_IT+0x6a>
 8006a36:	237f      	movs	r3, #127	; 0x7f
 8006a38:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
 8006a3c:	e005      	b.n	8006a4a <HAL_UART_Receive_IT+0x6a>
 8006a3e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006a42:	d01b      	beq.n	8006a7c <HAL_UART_Receive_IT+0x9c>
 8006a44:	2300      	movs	r3, #0
 8006a46:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a4a:	2300      	movs	r3, #0
 8006a4c:	67c3      	str	r3, [r0, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006a4e:	2322      	movs	r3, #34	; 0x22
 8006a50:	6783      	str	r3, [r0, #120]	; 0x78
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a52:	6802      	ldr	r2, [r0, #0]
 8006a54:	6893      	ldr	r3, [r2, #8]
 8006a56:	f043 0301 	orr.w	r3, r3, #1
 8006a5a:	6093      	str	r3, [r2, #8]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006a5c:	6883      	ldr	r3, [r0, #8]
 8006a5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a62:	d015      	beq.n	8006a90 <HAL_UART_Receive_IT+0xb0>
      huart->RxISR = UART_RxISR_8BIT;
 8006a64:	4b11      	ldr	r3, [pc, #68]	; (8006aac <HAL_UART_Receive_IT+0xcc>)
 8006a66:	6603      	str	r3, [r0, #96]	; 0x60
    __HAL_UNLOCK(huart);
 8006a68:	2300      	movs	r3, #0
 8006a6a:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8006a6e:	6801      	ldr	r1, [r0, #0]
 8006a70:	680a      	ldr	r2, [r1, #0]
 8006a72:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8006a76:	600a      	str	r2, [r1, #0]
    return HAL_OK;
 8006a78:	4618      	mov	r0, r3
 8006a7a:	4770      	bx	lr
    UART_MASK_COMPUTATION(huart);
 8006a7c:	6903      	ldr	r3, [r0, #16]
 8006a7e:	b91b      	cbnz	r3, 8006a88 <HAL_UART_Receive_IT+0xa8>
 8006a80:	237f      	movs	r3, #127	; 0x7f
 8006a82:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
 8006a86:	e7e0      	b.n	8006a4a <HAL_UART_Receive_IT+0x6a>
 8006a88:	233f      	movs	r3, #63	; 0x3f
 8006a8a:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
 8006a8e:	e7dc      	b.n	8006a4a <HAL_UART_Receive_IT+0x6a>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006a90:	6903      	ldr	r3, [r0, #16]
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d1e6      	bne.n	8006a64 <HAL_UART_Receive_IT+0x84>
      huart->RxISR = UART_RxISR_16BIT;
 8006a96:	4b06      	ldr	r3, [pc, #24]	; (8006ab0 <HAL_UART_Receive_IT+0xd0>)
 8006a98:	6603      	str	r3, [r0, #96]	; 0x60
 8006a9a:	e7e5      	b.n	8006a68 <HAL_UART_Receive_IT+0x88>
    return HAL_BUSY;
 8006a9c:	2002      	movs	r0, #2
 8006a9e:	4770      	bx	lr
      return HAL_ERROR;
 8006aa0:	2001      	movs	r0, #1
 8006aa2:	4770      	bx	lr
 8006aa4:	2001      	movs	r0, #1
 8006aa6:	4770      	bx	lr
    __HAL_LOCK(huart);
 8006aa8:	2002      	movs	r0, #2
}
 8006aaa:	4770      	bx	lr
 8006aac:	08006b99 	.word	0x08006b99
 8006ab0:	08006bf9 	.word	0x08006bf9

08006ab4 <HAL_UART_Transmit_DMA>:
{
 8006ab4:	b510      	push	{r4, lr}
  if (huart->gState == HAL_UART_STATE_READY)
 8006ab6:	6f44      	ldr	r4, [r0, #116]	; 0x74
 8006ab8:	2c20      	cmp	r4, #32
 8006aba:	d13e      	bne.n	8006b3a <HAL_UART_Transmit_DMA+0x86>
    if ((pData == NULL) || (Size == 0U))
 8006abc:	2900      	cmp	r1, #0
 8006abe:	d03e      	beq.n	8006b3e <HAL_UART_Transmit_DMA+0x8a>
 8006ac0:	2a00      	cmp	r2, #0
 8006ac2:	d03e      	beq.n	8006b42 <HAL_UART_Transmit_DMA+0x8e>
    __HAL_LOCK(huart);
 8006ac4:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 8006ac8:	2b01      	cmp	r3, #1
 8006aca:	d03c      	beq.n	8006b46 <HAL_UART_Transmit_DMA+0x92>
 8006acc:	4613      	mov	r3, r2
 8006ace:	4604      	mov	r4, r0
 8006ad0:	2201      	movs	r2, #1
 8006ad2:	f880 2070 	strb.w	r2, [r0, #112]	; 0x70
    huart->pTxBuffPtr  = pData;
 8006ad6:	64c1      	str	r1, [r0, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8006ad8:	f8a0 3050 	strh.w	r3, [r0, #80]	; 0x50
    huart->TxXferCount = Size;
 8006adc:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ae0:	2200      	movs	r2, #0
 8006ae2:	67c2      	str	r2, [r0, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006ae4:	2221      	movs	r2, #33	; 0x21
 8006ae6:	6742      	str	r2, [r0, #116]	; 0x74
    if (huart->hdmatx != NULL)
 8006ae8:	6e82      	ldr	r2, [r0, #104]	; 0x68
 8006aea:	b18a      	cbz	r2, 8006b10 <HAL_UART_Transmit_DMA+0x5c>
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006aec:	4917      	ldr	r1, [pc, #92]	; (8006b4c <HAL_UART_Transmit_DMA+0x98>)
 8006aee:	62d1      	str	r1, [r2, #44]	; 0x2c
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006af0:	6e82      	ldr	r2, [r0, #104]	; 0x68
 8006af2:	4917      	ldr	r1, [pc, #92]	; (8006b50 <HAL_UART_Transmit_DMA+0x9c>)
 8006af4:	6311      	str	r1, [r2, #48]	; 0x30
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006af6:	6e82      	ldr	r2, [r0, #104]	; 0x68
 8006af8:	4916      	ldr	r1, [pc, #88]	; (8006b54 <HAL_UART_Transmit_DMA+0xa0>)
 8006afa:	6351      	str	r1, [r2, #52]	; 0x34
      huart->hdmatx->XferAbortCallback = NULL;
 8006afc:	6e82      	ldr	r2, [r0, #104]	; 0x68
 8006afe:	2100      	movs	r1, #0
 8006b00:	6391      	str	r1, [r2, #56]	; 0x38
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8006b02:	6802      	ldr	r2, [r0, #0]
 8006b04:	3228      	adds	r2, #40	; 0x28
 8006b06:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8006b08:	6e80      	ldr	r0, [r0, #104]	; 0x68
 8006b0a:	f7fd fabf 	bl	800408c <HAL_DMA_Start_IT>
 8006b0e:	b958      	cbnz	r0, 8006b28 <HAL_UART_Transmit_DMA+0x74>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8006b10:	6823      	ldr	r3, [r4, #0]
 8006b12:	2240      	movs	r2, #64	; 0x40
 8006b14:	621a      	str	r2, [r3, #32]
    __HAL_UNLOCK(huart);
 8006b16:	2000      	movs	r0, #0
 8006b18:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006b1c:	6822      	ldr	r2, [r4, #0]
 8006b1e:	6893      	ldr	r3, [r2, #8]
 8006b20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006b24:	6093      	str	r3, [r2, #8]
    return HAL_OK;
 8006b26:	e009      	b.n	8006b3c <HAL_UART_Transmit_DMA+0x88>
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006b28:	2310      	movs	r3, #16
 8006b2a:	67e3      	str	r3, [r4, #124]	; 0x7c
        __HAL_UNLOCK(huart);
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
        huart->gState = HAL_UART_STATE_READY;
 8006b32:	2320      	movs	r3, #32
 8006b34:	6763      	str	r3, [r4, #116]	; 0x74
        return HAL_ERROR;
 8006b36:	2001      	movs	r0, #1
 8006b38:	e000      	b.n	8006b3c <HAL_UART_Transmit_DMA+0x88>
    return HAL_BUSY;
 8006b3a:	2002      	movs	r0, #2
}
 8006b3c:	bd10      	pop	{r4, pc}
      return HAL_ERROR;
 8006b3e:	2001      	movs	r0, #1
 8006b40:	e7fc      	b.n	8006b3c <HAL_UART_Transmit_DMA+0x88>
 8006b42:	2001      	movs	r0, #1
 8006b44:	e7fa      	b.n	8006b3c <HAL_UART_Transmit_DMA+0x88>
    __HAL_LOCK(huart);
 8006b46:	2002      	movs	r0, #2
 8006b48:	e7f8      	b.n	8006b3c <HAL_UART_Transmit_DMA+0x88>
 8006b4a:	bf00      	nop
 8006b4c:	08006b5b 	.word	0x08006b5b
 8006b50:	08006b8f 	.word	0x08006b8f
 8006b54:	08006c5b 	.word	0x08006c5b

08006b58 <HAL_UART_TxCpltCallback>:
}
 8006b58:	4770      	bx	lr

08006b5a <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006b5a:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006b5c:	6a83      	ldr	r3, [r0, #40]	; 0x28

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8006b5e:	6802      	ldr	r2, [r0, #0]
 8006b60:	6812      	ldr	r2, [r2, #0]
 8006b62:	f012 0f20 	tst.w	r2, #32
 8006b66:	d10d      	bne.n	8006b84 <UART_DMATransmitCplt+0x2a>
  {
    huart->TxXferCount = 0U;
 8006b68:	2200      	movs	r2, #0
 8006b6a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006b6e:	6819      	ldr	r1, [r3, #0]
 8006b70:	688a      	ldr	r2, [r1, #8]
 8006b72:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006b76:	608a      	str	r2, [r1, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006b78:	681a      	ldr	r2, [r3, #0]
 8006b7a:	6813      	ldr	r3, [r2, #0]
 8006b7c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006b80:	6013      	str	r3, [r2, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006b82:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 8006b84:	4618      	mov	r0, r3
 8006b86:	f7ff ffe7 	bl	8006b58 <HAL_UART_TxCpltCallback>
}
 8006b8a:	e7fa      	b.n	8006b82 <UART_DMATransmitCplt+0x28>

08006b8c <HAL_UART_TxHalfCpltCallback>:
}
 8006b8c:	4770      	bx	lr

08006b8e <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006b8e:	b508      	push	{r3, lr}
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8006b90:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8006b92:	f7ff fffb 	bl	8006b8c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006b96:	bd08      	pop	{r3, pc}

08006b98 <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006b98:	b508      	push	{r3, lr}
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006b9a:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8006b9c:	2b22      	cmp	r3, #34	; 0x22
 8006b9e:	d005      	beq.n	8006bac <UART_RxISR_8BIT+0x14>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006ba0:	6802      	ldr	r2, [r0, #0]
 8006ba2:	8b13      	ldrh	r3, [r2, #24]
 8006ba4:	f043 0308 	orr.w	r3, r3, #8
 8006ba8:	8313      	strh	r3, [r2, #24]
  }
}
 8006baa:	bd08      	pop	{r3, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006bac:	6803      	ldr	r3, [r0, #0]
 8006bae:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006bb0:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8006bb2:	f890 105c 	ldrb.w	r1, [r0, #92]	; 0x5c
 8006bb6:	400b      	ands	r3, r1
 8006bb8:	7013      	strb	r3, [r2, #0]
    huart->pRxBuffPtr++;
 8006bba:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8006bbc:	3301      	adds	r3, #1
 8006bbe:	6543      	str	r3, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8006bc0:	f8b0 305a 	ldrh.w	r3, [r0, #90]	; 0x5a
 8006bc4:	3b01      	subs	r3, #1
 8006bc6:	b29b      	uxth	r3, r3
 8006bc8:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
    if (huart->RxXferCount == 0U)
 8006bcc:	f8b0 305a 	ldrh.w	r3, [r0, #90]	; 0x5a
 8006bd0:	b29b      	uxth	r3, r3
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d1e9      	bne.n	8006baa <UART_RxISR_8BIT+0x12>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006bd6:	6802      	ldr	r2, [r0, #0]
 8006bd8:	6813      	ldr	r3, [r2, #0]
 8006bda:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006bde:	6013      	str	r3, [r2, #0]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006be0:	6802      	ldr	r2, [r0, #0]
 8006be2:	6893      	ldr	r3, [r2, #8]
 8006be4:	f023 0301 	bic.w	r3, r3, #1
 8006be8:	6093      	str	r3, [r2, #8]
      huart->RxState = HAL_UART_STATE_READY;
 8006bea:	2320      	movs	r3, #32
 8006bec:	6783      	str	r3, [r0, #120]	; 0x78
      huart->RxISR = NULL;
 8006bee:	2300      	movs	r3, #0
 8006bf0:	6603      	str	r3, [r0, #96]	; 0x60
      HAL_UART_RxCpltCallback(huart);
 8006bf2:	f7fb fe89 	bl	8002908 <HAL_UART_RxCpltCallback>
 8006bf6:	e7d8      	b.n	8006baa <UART_RxISR_8BIT+0x12>

08006bf8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006bf8:	b508      	push	{r3, lr}
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006bfa:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8006bfc:	2b22      	cmp	r3, #34	; 0x22
 8006bfe:	d005      	beq.n	8006c0c <UART_RxISR_16BIT+0x14>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006c00:	6802      	ldr	r2, [r0, #0]
 8006c02:	8b13      	ldrh	r3, [r2, #24]
 8006c04:	f043 0308 	orr.w	r3, r3, #8
 8006c08:	8313      	strh	r3, [r2, #24]
  }
}
 8006c0a:	bd08      	pop	{r3, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006c0c:	6803      	ldr	r3, [r0, #0]
 8006c0e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006c10:	6d42      	ldr	r2, [r0, #84]	; 0x54
    *tmp = (uint16_t)(uhdata & uhMask);
 8006c12:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
 8006c16:	400b      	ands	r3, r1
 8006c18:	8013      	strh	r3, [r2, #0]
    huart->pRxBuffPtr += 2U;
 8006c1a:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8006c1c:	3302      	adds	r3, #2
 8006c1e:	6543      	str	r3, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8006c20:	f8b0 305a 	ldrh.w	r3, [r0, #90]	; 0x5a
 8006c24:	3b01      	subs	r3, #1
 8006c26:	b29b      	uxth	r3, r3
 8006c28:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
    if (huart->RxXferCount == 0U)
 8006c2c:	f8b0 305a 	ldrh.w	r3, [r0, #90]	; 0x5a
 8006c30:	b29b      	uxth	r3, r3
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d1e9      	bne.n	8006c0a <UART_RxISR_16BIT+0x12>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006c36:	6802      	ldr	r2, [r0, #0]
 8006c38:	6813      	ldr	r3, [r2, #0]
 8006c3a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006c3e:	6013      	str	r3, [r2, #0]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c40:	6802      	ldr	r2, [r0, #0]
 8006c42:	6893      	ldr	r3, [r2, #8]
 8006c44:	f023 0301 	bic.w	r3, r3, #1
 8006c48:	6093      	str	r3, [r2, #8]
      huart->RxState = HAL_UART_STATE_READY;
 8006c4a:	2320      	movs	r3, #32
 8006c4c:	6783      	str	r3, [r0, #120]	; 0x78
      huart->RxISR = NULL;
 8006c4e:	2300      	movs	r3, #0
 8006c50:	6603      	str	r3, [r0, #96]	; 0x60
      HAL_UART_RxCpltCallback(huart);
 8006c52:	f7fb fe59 	bl	8002908 <HAL_UART_RxCpltCallback>
 8006c56:	e7d8      	b.n	8006c0a <UART_RxISR_16BIT+0x12>

08006c58 <HAL_UART_ErrorCallback>:
}
 8006c58:	4770      	bx	lr

08006c5a <UART_DMAError>:
{
 8006c5a:	b510      	push	{r4, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006c5c:	6a84      	ldr	r4, [r0, #40]	; 0x28
  const HAL_UART_StateTypeDef gstate = huart->gState;
 8006c5e:	6f60      	ldr	r0, [r4, #116]	; 0x74
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8006c60:	6fa1      	ldr	r1, [r4, #120]	; 0x78
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8006c62:	6823      	ldr	r3, [r4, #0]
 8006c64:	689a      	ldr	r2, [r3, #8]
 8006c66:	f012 0f80 	tst.w	r2, #128	; 0x80
 8006c6a:	d001      	beq.n	8006c70 <UART_DMAError+0x16>
 8006c6c:	2821      	cmp	r0, #33	; 0x21
 8006c6e:	d00e      	beq.n	8006c8e <UART_DMAError+0x34>
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8006c70:	6823      	ldr	r3, [r4, #0]
 8006c72:	689b      	ldr	r3, [r3, #8]
 8006c74:	f013 0f40 	tst.w	r3, #64	; 0x40
 8006c78:	d001      	beq.n	8006c7e <UART_DMAError+0x24>
 8006c7a:	2922      	cmp	r1, #34	; 0x22
 8006c7c:	d011      	beq.n	8006ca2 <UART_DMAError+0x48>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006c7e:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8006c80:	f043 0310 	orr.w	r3, r3, #16
 8006c84:	67e3      	str	r3, [r4, #124]	; 0x7c
  HAL_UART_ErrorCallback(huart);
 8006c86:	4620      	mov	r0, r4
 8006c88:	f7ff ffe6 	bl	8006c58 <HAL_UART_ErrorCallback>
}
 8006c8c:	bd10      	pop	{r4, pc}
    huart->TxXferCount = 0U;
 8006c8e:	2200      	movs	r2, #0
 8006c90:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006c94:	681a      	ldr	r2, [r3, #0]
 8006c96:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8006c9a:	601a      	str	r2, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8006c9c:	2320      	movs	r3, #32
 8006c9e:	6763      	str	r3, [r4, #116]	; 0x74
 8006ca0:	e7e6      	b.n	8006c70 <UART_DMAError+0x16>
    huart->RxXferCount = 0U;
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	f8a4 305a 	strh.w	r3, [r4, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8006ca8:	4620      	mov	r0, r4
 8006caa:	f7ff fe8a 	bl	80069c2 <UART_EndRxTransfer>
 8006cae:	e7e6      	b.n	8006c7e <UART_DMAError+0x24>

08006cb0 <HAL_UART_IRQHandler>:
{
 8006cb0:	b538      	push	{r3, r4, r5, lr}
 8006cb2:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006cb4:	6802      	ldr	r2, [r0, #0]
 8006cb6:	69d3      	ldr	r3, [r2, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006cb8:	6811      	ldr	r1, [r2, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006cba:	6890      	ldr	r0, [r2, #8]
  if (errorflags == 0U)
 8006cbc:	f013 0f0f 	tst.w	r3, #15
 8006cc0:	d10c      	bne.n	8006cdc <HAL_UART_IRQHandler+0x2c>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006cc2:	f013 0f20 	tst.w	r3, #32
 8006cc6:	d07e      	beq.n	8006dc6 <HAL_UART_IRQHandler+0x116>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006cc8:	f011 0f20 	tst.w	r1, #32
 8006ccc:	d07b      	beq.n	8006dc6 <HAL_UART_IRQHandler+0x116>
      if (huart->RxISR != NULL)
 8006cce:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	f000 8096 	beq.w	8006e02 <HAL_UART_IRQHandler+0x152>
        huart->RxISR(huart);
 8006cd6:	4620      	mov	r0, r4
 8006cd8:	4798      	blx	r3
 8006cda:	e092      	b.n	8006e02 <HAL_UART_IRQHandler+0x152>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006cdc:	f010 0501 	ands.w	r5, r0, #1
 8006ce0:	d102      	bne.n	8006ce8 <HAL_UART_IRQHandler+0x38>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 8006ce2:	f411 7f90 	tst.w	r1, #288	; 0x120
 8006ce6:	d06e      	beq.n	8006dc6 <HAL_UART_IRQHandler+0x116>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006ce8:	f013 0f01 	tst.w	r3, #1
 8006cec:	d007      	beq.n	8006cfe <HAL_UART_IRQHandler+0x4e>
 8006cee:	f411 7f80 	tst.w	r1, #256	; 0x100
 8006cf2:	d004      	beq.n	8006cfe <HAL_UART_IRQHandler+0x4e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006cf4:	2001      	movs	r0, #1
 8006cf6:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006cf8:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8006cfa:	4302      	orrs	r2, r0
 8006cfc:	67e2      	str	r2, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006cfe:	f013 0f02 	tst.w	r3, #2
 8006d02:	d04c      	beq.n	8006d9e <HAL_UART_IRQHandler+0xee>
 8006d04:	b185      	cbz	r5, 8006d28 <HAL_UART_IRQHandler+0x78>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006d06:	6822      	ldr	r2, [r4, #0]
 8006d08:	2002      	movs	r0, #2
 8006d0a:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006d0c:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8006d0e:	f042 0204 	orr.w	r2, r2, #4
 8006d12:	67e2      	str	r2, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006d14:	f013 0f04 	tst.w	r3, #4
 8006d18:	d006      	beq.n	8006d28 <HAL_UART_IRQHandler+0x78>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006d1a:	6822      	ldr	r2, [r4, #0]
 8006d1c:	2004      	movs	r0, #4
 8006d1e:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006d20:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8006d22:	f042 0202 	orr.w	r2, r2, #2
 8006d26:	67e2      	str	r2, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006d28:	f013 0f08 	tst.w	r3, #8
 8006d2c:	d009      	beq.n	8006d42 <HAL_UART_IRQHandler+0x92>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006d2e:	f011 0f20 	tst.w	r1, #32
 8006d32:	d100      	bne.n	8006d36 <HAL_UART_IRQHandler+0x86>
 8006d34:	b12d      	cbz	r5, 8006d42 <HAL_UART_IRQHandler+0x92>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006d36:	6822      	ldr	r2, [r4, #0]
 8006d38:	2008      	movs	r0, #8
 8006d3a:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006d3c:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8006d3e:	4302      	orrs	r2, r0
 8006d40:	67e2      	str	r2, [r4, #124]	; 0x7c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006d42:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8006d44:	2a00      	cmp	r2, #0
 8006d46:	d05c      	beq.n	8006e02 <HAL_UART_IRQHandler+0x152>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006d48:	f013 0f20 	tst.w	r3, #32
 8006d4c:	d006      	beq.n	8006d5c <HAL_UART_IRQHandler+0xac>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006d4e:	f011 0f20 	tst.w	r1, #32
 8006d52:	d003      	beq.n	8006d5c <HAL_UART_IRQHandler+0xac>
        if (huart->RxISR != NULL)
 8006d54:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8006d56:	b10b      	cbz	r3, 8006d5c <HAL_UART_IRQHandler+0xac>
          huart->RxISR(huart);
 8006d58:	4620      	mov	r0, r4
 8006d5a:	4798      	blx	r3
      errorcode = huart->ErrorCode;
 8006d5c:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006d5e:	6823      	ldr	r3, [r4, #0]
 8006d60:	689b      	ldr	r3, [r3, #8]
 8006d62:	f013 0f40 	tst.w	r3, #64	; 0x40
 8006d66:	d102      	bne.n	8006d6e <HAL_UART_IRQHandler+0xbe>
 8006d68:	f012 0f08 	tst.w	r2, #8
 8006d6c:	d025      	beq.n	8006dba <HAL_UART_IRQHandler+0x10a>
        UART_EndRxTransfer(huart);
 8006d6e:	4620      	mov	r0, r4
 8006d70:	f7ff fe27 	bl	80069c2 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d74:	6823      	ldr	r3, [r4, #0]
 8006d76:	689a      	ldr	r2, [r3, #8]
 8006d78:	f012 0f40 	tst.w	r2, #64	; 0x40
 8006d7c:	d019      	beq.n	8006db2 <HAL_UART_IRQHandler+0x102>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006d7e:	689a      	ldr	r2, [r3, #8]
 8006d80:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006d84:	609a      	str	r2, [r3, #8]
          if (huart->hdmarx != NULL)
 8006d86:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8006d88:	b17b      	cbz	r3, 8006daa <HAL_UART_IRQHandler+0xfa>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006d8a:	4a24      	ldr	r2, [pc, #144]	; (8006e1c <HAL_UART_IRQHandler+0x16c>)
 8006d8c:	639a      	str	r2, [r3, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006d8e:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8006d90:	f7fd f9c9 	bl	8004126 <HAL_DMA_Abort_IT>
 8006d94:	b3a8      	cbz	r0, 8006e02 <HAL_UART_IRQHandler+0x152>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006d96:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8006d98:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8006d9a:	4798      	blx	r3
 8006d9c:	e031      	b.n	8006e02 <HAL_UART_IRQHandler+0x152>
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006d9e:	f013 0f04 	tst.w	r3, #4
 8006da2:	d0c1      	beq.n	8006d28 <HAL_UART_IRQHandler+0x78>
 8006da4:	2d00      	cmp	r5, #0
 8006da6:	d1b8      	bne.n	8006d1a <HAL_UART_IRQHandler+0x6a>
 8006da8:	e7be      	b.n	8006d28 <HAL_UART_IRQHandler+0x78>
            HAL_UART_ErrorCallback(huart);
 8006daa:	4620      	mov	r0, r4
 8006dac:	f7ff ff54 	bl	8006c58 <HAL_UART_ErrorCallback>
 8006db0:	e027      	b.n	8006e02 <HAL_UART_IRQHandler+0x152>
          HAL_UART_ErrorCallback(huart);
 8006db2:	4620      	mov	r0, r4
 8006db4:	f7ff ff50 	bl	8006c58 <HAL_UART_ErrorCallback>
 8006db8:	e023      	b.n	8006e02 <HAL_UART_IRQHandler+0x152>
        HAL_UART_ErrorCallback(huart);
 8006dba:	4620      	mov	r0, r4
 8006dbc:	f7ff ff4c 	bl	8006c58 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006dc0:	2300      	movs	r3, #0
 8006dc2:	67e3      	str	r3, [r4, #124]	; 0x7c
 8006dc4:	e01d      	b.n	8006e02 <HAL_UART_IRQHandler+0x152>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006dc6:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8006dca:	d002      	beq.n	8006dd2 <HAL_UART_IRQHandler+0x122>
 8006dcc:	f410 0f80 	tst.w	r0, #4194304	; 0x400000
 8006dd0:	d10a      	bne.n	8006de8 <HAL_UART_IRQHandler+0x138>
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006dd2:	f013 0f80 	tst.w	r3, #128	; 0x80
 8006dd6:	d00e      	beq.n	8006df6 <HAL_UART_IRQHandler+0x146>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006dd8:	f011 0f80 	tst.w	r1, #128	; 0x80
 8006ddc:	d00b      	beq.n	8006df6 <HAL_UART_IRQHandler+0x146>
    if (huart->TxISR != NULL)
 8006dde:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006de0:	b17b      	cbz	r3, 8006e02 <HAL_UART_IRQHandler+0x152>
      huart->TxISR(huart);
 8006de2:	4620      	mov	r0, r4
 8006de4:	4798      	blx	r3
 8006de6:	e00c      	b.n	8006e02 <HAL_UART_IRQHandler+0x152>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006de8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8006dec:	6213      	str	r3, [r2, #32]
    HAL_UARTEx_WakeupCallback(huart);
 8006dee:	4620      	mov	r0, r4
 8006df0:	f000 fbb4 	bl	800755c <HAL_UARTEx_WakeupCallback>
    return;
 8006df4:	e005      	b.n	8006e02 <HAL_UART_IRQHandler+0x152>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006df6:	f013 0f40 	tst.w	r3, #64	; 0x40
 8006dfa:	d002      	beq.n	8006e02 <HAL_UART_IRQHandler+0x152>
 8006dfc:	f011 0f40 	tst.w	r1, #64	; 0x40
 8006e00:	d100      	bne.n	8006e04 <HAL_UART_IRQHandler+0x154>
}
 8006e02:	bd38      	pop	{r3, r4, r5, pc}
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006e04:	6813      	ldr	r3, [r2, #0]
 8006e06:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006e0a:	6013      	str	r3, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 8006e0c:	2320      	movs	r3, #32
 8006e0e:	6763      	str	r3, [r4, #116]	; 0x74
  huart->TxISR = NULL;
 8006e10:	2300      	movs	r3, #0
 8006e12:	6663      	str	r3, [r4, #100]	; 0x64
  HAL_UART_TxCpltCallback(huart);
 8006e14:	4620      	mov	r0, r4
 8006e16:	f7ff fe9f 	bl	8006b58 <HAL_UART_TxCpltCallback>
 8006e1a:	e7f2      	b.n	8006e02 <HAL_UART_IRQHandler+0x152>
 8006e1c:	08006e21 	.word	0x08006e21

08006e20 <UART_DMAAbortOnError>:
{
 8006e20:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006e22:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 8006e24:	2300      	movs	r3, #0
 8006e26:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8006e2a:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
  HAL_UART_ErrorCallback(huart);
 8006e2e:	f7ff ff13 	bl	8006c58 <HAL_UART_ErrorCallback>
}
 8006e32:	bd08      	pop	{r3, pc}

08006e34 <UART_SetConfig>:
{
 8006e34:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 8006e38:	4604      	mov	r4, r0
  if (UART_INSTANCE_LOWPOWER(huart))
 8006e3a:	6801      	ldr	r1, [r0, #0]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006e3c:	6808      	ldr	r0, [r1, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006e3e:	68a3      	ldr	r3, [r4, #8]
 8006e40:	6922      	ldr	r2, [r4, #16]
 8006e42:	4313      	orrs	r3, r2
 8006e44:	6962      	ldr	r2, [r4, #20]
 8006e46:	4313      	orrs	r3, r2
 8006e48:	69e2      	ldr	r2, [r4, #28]
 8006e4a:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006e4c:	4aab      	ldr	r2, [pc, #684]	; (80070fc <UART_SetConfig+0x2c8>)
 8006e4e:	4002      	ands	r2, r0
 8006e50:	4313      	orrs	r3, r2
 8006e52:	600b      	str	r3, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006e54:	6822      	ldr	r2, [r4, #0]
 8006e56:	6853      	ldr	r3, [r2, #4]
 8006e58:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8006e5c:	68e1      	ldr	r1, [r4, #12]
 8006e5e:	430b      	orrs	r3, r1
 8006e60:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006e62:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006e64:	6822      	ldr	r2, [r4, #0]
 8006e66:	4ba6      	ldr	r3, [pc, #664]	; (8007100 <UART_SetConfig+0x2cc>)
 8006e68:	429a      	cmp	r2, r3
    tmpreg |= huart->Init.OneBitSampling;
 8006e6a:	bf1c      	itt	ne
 8006e6c:	6a23      	ldrne	r3, [r4, #32]
 8006e6e:	4319      	orrne	r1, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006e70:	6893      	ldr	r3, [r2, #8]
 8006e72:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8006e76:	430b      	orrs	r3, r1
 8006e78:	6093      	str	r3, [r2, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006e7a:	6823      	ldr	r3, [r4, #0]
 8006e7c:	4aa1      	ldr	r2, [pc, #644]	; (8007104 <UART_SetConfig+0x2d0>)
 8006e7e:	4293      	cmp	r3, r2
 8006e80:	d023      	beq.n	8006eca <UART_SetConfig+0x96>
 8006e82:	4aa1      	ldr	r2, [pc, #644]	; (8007108 <UART_SetConfig+0x2d4>)
 8006e84:	4293      	cmp	r3, r2
 8006e86:	d032      	beq.n	8006eee <UART_SetConfig+0xba>
 8006e88:	4aa0      	ldr	r2, [pc, #640]	; (800710c <UART_SetConfig+0x2d8>)
 8006e8a:	4293      	cmp	r3, r2
 8006e8c:	d04c      	beq.n	8006f28 <UART_SetConfig+0xf4>
 8006e8e:	4aa0      	ldr	r2, [pc, #640]	; (8007110 <UART_SetConfig+0x2dc>)
 8006e90:	4293      	cmp	r3, r2
 8006e92:	d060      	beq.n	8006f56 <UART_SetConfig+0x122>
 8006e94:	4a9f      	ldr	r2, [pc, #636]	; (8007114 <UART_SetConfig+0x2e0>)
 8006e96:	4293      	cmp	r3, r2
 8006e98:	d074      	beq.n	8006f84 <UART_SetConfig+0x150>
 8006e9a:	4a99      	ldr	r2, [pc, #612]	; (8007100 <UART_SetConfig+0x2cc>)
 8006e9c:	4293      	cmp	r3, r2
 8006e9e:	f000 808b 	beq.w	8006fb8 <UART_SetConfig+0x184>
 8006ea2:	2510      	movs	r5, #16
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006ea4:	69e3      	ldr	r3, [r4, #28]
 8006ea6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006eaa:	f000 813b 	beq.w	8007124 <UART_SetConfig+0x2f0>
    switch (clocksource)
 8006eae:	2d08      	cmp	r5, #8
 8006eb0:	f200 81c5 	bhi.w	800723e <UART_SetConfig+0x40a>
 8006eb4:	e8df f015 	tbh	[pc, r5, lsl #1]
 8006eb8:	019b0185 	.word	0x019b0185
 8006ebc:	01c301a5 	.word	0x01c301a5
 8006ec0:	01c301b0 	.word	0x01c301b0
 8006ec4:	01c301c3 	.word	0x01c301c3
 8006ec8:	01ba      	.short	0x01ba
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006eca:	f502 4258 	add.w	r2, r2, #55296	; 0xd800
 8006ece:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8006ed2:	f002 0203 	and.w	r2, r2, #3
 8006ed6:	2a03      	cmp	r2, #3
 8006ed8:	d807      	bhi.n	8006eea <UART_SetConfig+0xb6>
 8006eda:	e8df f012 	tbh	[pc, r2, lsl #1]
 8006ede:	0087      	.short	0x0087
 8006ee0:	01c30004 	.word	0x01c30004
 8006ee4:	01c5      	.short	0x01c5
 8006ee6:	2504      	movs	r5, #4
 8006ee8:	e7dc      	b.n	8006ea4 <UART_SetConfig+0x70>
 8006eea:	2510      	movs	r5, #16
 8006eec:	e7da      	b.n	8006ea4 <UART_SetConfig+0x70>
 8006eee:	f502 32e6 	add.w	r2, r2, #117760	; 0x1cc00
 8006ef2:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8006ef6:	f002 020c 	and.w	r2, r2, #12
 8006efa:	2a0c      	cmp	r2, #12
 8006efc:	d812      	bhi.n	8006f24 <UART_SetConfig+0xf0>
 8006efe:	e8df f012 	tbh	[pc, r2, lsl #1]
 8006f02:	0088      	.short	0x0088
 8006f04:	00110011 	.word	0x00110011
 8006f08:	000d0011 	.word	0x000d0011
 8006f0c:	00110011 	.word	0x00110011
 8006f10:	01b50011 	.word	0x01b50011
 8006f14:	00110011 	.word	0x00110011
 8006f18:	000f0011 	.word	0x000f0011
 8006f1c:	2504      	movs	r5, #4
 8006f1e:	e7c1      	b.n	8006ea4 <UART_SetConfig+0x70>
 8006f20:	2508      	movs	r5, #8
 8006f22:	e7bf      	b.n	8006ea4 <UART_SetConfig+0x70>
 8006f24:	2510      	movs	r5, #16
 8006f26:	e7bd      	b.n	8006ea4 <UART_SetConfig+0x70>
 8006f28:	f502 32e4 	add.w	r2, r2, #116736	; 0x1c800
 8006f2c:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8006f30:	f002 0230 	and.w	r2, r2, #48	; 0x30
 8006f34:	2a10      	cmp	r2, #16
 8006f36:	d00a      	beq.n	8006f4e <UART_SetConfig+0x11a>
 8006f38:	d906      	bls.n	8006f48 <UART_SetConfig+0x114>
 8006f3a:	2a20      	cmp	r2, #32
 8006f3c:	f000 8198 	beq.w	8007270 <UART_SetConfig+0x43c>
 8006f40:	2a30      	cmp	r2, #48	; 0x30
 8006f42:	d106      	bne.n	8006f52 <UART_SetConfig+0x11e>
 8006f44:	2508      	movs	r5, #8
 8006f46:	e7ad      	b.n	8006ea4 <UART_SetConfig+0x70>
 8006f48:	b91a      	cbnz	r2, 8006f52 <UART_SetConfig+0x11e>
 8006f4a:	2500      	movs	r5, #0
 8006f4c:	e04f      	b.n	8006fee <UART_SetConfig+0x1ba>
 8006f4e:	2504      	movs	r5, #4
 8006f50:	e7a8      	b.n	8006ea4 <UART_SetConfig+0x70>
 8006f52:	2510      	movs	r5, #16
 8006f54:	e7a6      	b.n	8006ea4 <UART_SetConfig+0x70>
 8006f56:	f502 32e2 	add.w	r2, r2, #115712	; 0x1c400
 8006f5a:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8006f5e:	f002 02c0 	and.w	r2, r2, #192	; 0xc0
 8006f62:	2a40      	cmp	r2, #64	; 0x40
 8006f64:	d00a      	beq.n	8006f7c <UART_SetConfig+0x148>
 8006f66:	d906      	bls.n	8006f76 <UART_SetConfig+0x142>
 8006f68:	2a80      	cmp	r2, #128	; 0x80
 8006f6a:	f000 8183 	beq.w	8007274 <UART_SetConfig+0x440>
 8006f6e:	2ac0      	cmp	r2, #192	; 0xc0
 8006f70:	d106      	bne.n	8006f80 <UART_SetConfig+0x14c>
 8006f72:	2508      	movs	r5, #8
 8006f74:	e796      	b.n	8006ea4 <UART_SetConfig+0x70>
 8006f76:	b91a      	cbnz	r2, 8006f80 <UART_SetConfig+0x14c>
 8006f78:	2500      	movs	r5, #0
 8006f7a:	e038      	b.n	8006fee <UART_SetConfig+0x1ba>
 8006f7c:	2504      	movs	r5, #4
 8006f7e:	e791      	b.n	8006ea4 <UART_SetConfig+0x70>
 8006f80:	2510      	movs	r5, #16
 8006f82:	e78f      	b.n	8006ea4 <UART_SetConfig+0x70>
 8006f84:	f502 32e0 	add.w	r2, r2, #114688	; 0x1c000
 8006f88:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8006f8c:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8006f90:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8006f94:	d00c      	beq.n	8006fb0 <UART_SetConfig+0x17c>
 8006f96:	d908      	bls.n	8006faa <UART_SetConfig+0x176>
 8006f98:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8006f9c:	f000 816c 	beq.w	8007278 <UART_SetConfig+0x444>
 8006fa0:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8006fa4:	d106      	bne.n	8006fb4 <UART_SetConfig+0x180>
 8006fa6:	2508      	movs	r5, #8
 8006fa8:	e77c      	b.n	8006ea4 <UART_SetConfig+0x70>
 8006faa:	b91a      	cbnz	r2, 8006fb4 <UART_SetConfig+0x180>
 8006fac:	2500      	movs	r5, #0
 8006fae:	e01e      	b.n	8006fee <UART_SetConfig+0x1ba>
 8006fb0:	2504      	movs	r5, #4
 8006fb2:	e777      	b.n	8006ea4 <UART_SetConfig+0x70>
 8006fb4:	2510      	movs	r5, #16
 8006fb6:	e775      	b.n	8006ea4 <UART_SetConfig+0x70>
 8006fb8:	f502 32c8 	add.w	r2, r2, #102400	; 0x19000
 8006fbc:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8006fc0:	f402 6240 	and.w	r2, r2, #3072	; 0xc00
 8006fc4:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8006fc8:	d040      	beq.n	800704c <UART_SetConfig+0x218>
 8006fca:	d90a      	bls.n	8006fe2 <UART_SetConfig+0x1ae>
 8006fcc:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8006fd0:	d040      	beq.n	8007054 <UART_SetConfig+0x220>
 8006fd2:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 8006fd6:	f040 8135 	bne.w	8007244 <UART_SetConfig+0x410>
 8006fda:	2508      	movs	r5, #8
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8006fdc:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8006fe0:	e021      	b.n	8007026 <UART_SetConfig+0x1f2>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006fe2:	2a00      	cmp	r2, #0
 8006fe4:	f040 812e 	bne.w	8007244 <UART_SetConfig+0x410>
 8006fe8:	2500      	movs	r5, #0
 8006fea:	e000      	b.n	8006fee <UART_SetConfig+0x1ba>
 8006fec:	2501      	movs	r5, #1
  if (UART_INSTANCE_LOWPOWER(huart))
 8006fee:	4a44      	ldr	r2, [pc, #272]	; (8007100 <UART_SetConfig+0x2cc>)
 8006ff0:	4293      	cmp	r3, r2
 8006ff2:	f47f af57 	bne.w	8006ea4 <UART_SetConfig+0x70>
    switch (clocksource)
 8006ff6:	2d08      	cmp	r5, #8
 8006ff8:	f200 8126 	bhi.w	8007248 <UART_SetConfig+0x414>
 8006ffc:	e8df f015 	tbh	[pc, r5, lsl #1]
 8007000:	0124000e 	.word	0x0124000e
 8007004:	0124002d 	.word	0x0124002d
 8007008:	01240026 	.word	0x01240026
 800700c:	01240124 	.word	0x01240124
 8007010:	000b      	.short	0x000b
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007012:	2500      	movs	r5, #0
 8007014:	e7eb      	b.n	8006fee <UART_SetConfig+0x1ba>
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8007016:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800701a:	e004      	b.n	8007026 <UART_SetConfig+0x1f2>
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 800701c:	f7fd ff3e 	bl	8004e9c <HAL_RCC_GetPCLK1Freq>
    if (lpuart_ker_ck_pres != 0U)
 8007020:	2800      	cmp	r0, #0
 8007022:	f000 8113 	beq.w	800724c <UART_SetConfig+0x418>
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007026:	6862      	ldr	r2, [r4, #4]
 8007028:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 800702c:	4283      	cmp	r3, r0
 800702e:	f200 810f 	bhi.w	8007250 <UART_SetConfig+0x41c>
 8007032:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 8007036:	f200 810d 	bhi.w	8007254 <UART_SetConfig+0x420>
        switch (clocksource)
 800703a:	2d08      	cmp	r5, #8
 800703c:	d85b      	bhi.n	80070f6 <UART_SetConfig+0x2c2>
 800703e:	e8df f005 	tbb	[pc, r5]
 8007042:	5a0f      	.short	0x5a0f
 8007044:	5a3a5a2a 	.word	0x5a3a5a2a
 8007048:	5a5a      	.short	0x5a5a
 800704a:	4d          	.byte	0x4d
 800704b:	00          	.byte	0x00
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 800704c:	f7fd fb32 	bl	80046b4 <HAL_RCC_GetSysClockFreq>
        break;
 8007050:	2504      	movs	r5, #4
 8007052:	e7e5      	b.n	8007020 <UART_SetConfig+0x1ec>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007054:	2502      	movs	r5, #2
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8007056:	4830      	ldr	r0, [pc, #192]	; (8007118 <UART_SetConfig+0x2e4>)
 8007058:	e7e5      	b.n	8007026 <UART_SetConfig+0x1f2>
    switch (clocksource)
 800705a:	2502      	movs	r5, #2
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 800705c:	482e      	ldr	r0, [pc, #184]	; (8007118 <UART_SetConfig+0x2e4>)
 800705e:	e7e2      	b.n	8007026 <UART_SetConfig+0x1f2>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8007060:	f7fd ff1c 	bl	8004e9c <HAL_RCC_GetPCLK1Freq>
 8007064:	6862      	ldr	r2, [r4, #4]
 8007066:	2500      	movs	r5, #0
 8007068:	0e07      	lsrs	r7, r0, #24
 800706a:	0206      	lsls	r6, r0, #8
 800706c:	0850      	lsrs	r0, r2, #1
 800706e:	462b      	mov	r3, r5
 8007070:	eb16 0b00 	adds.w	fp, r6, r0
 8007074:	f147 0c00 	adc.w	ip, r7, #0
 8007078:	4658      	mov	r0, fp
 800707a:	4661      	mov	r1, ip
 800707c:	f7f9 f8a4 	bl	80001c8 <__aeabi_uldivmod>
 8007080:	4603      	mov	r3, r0
            break;
 8007082:	4628      	mov	r0, r5
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007084:	f5a3 7140 	sub.w	r1, r3, #768	; 0x300
 8007088:	4a24      	ldr	r2, [pc, #144]	; (800711c <UART_SetConfig+0x2e8>)
 800708a:	4291      	cmp	r1, r2
 800708c:	f200 80e4 	bhi.w	8007258 <UART_SetConfig+0x424>
          huart->Instance->BRR = usartdiv;
 8007090:	6822      	ldr	r2, [r4, #0]
 8007092:	60d3      	str	r3, [r2, #12]
 8007094:	e0a6      	b.n	80071e4 <UART_SetConfig+0x3b0>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8007096:	0856      	lsrs	r6, r2, #1
 8007098:	2500      	movs	r5, #0
 800709a:	462b      	mov	r3, r5
 800709c:	f8df b080 	ldr.w	fp, [pc, #128]	; 8007120 <UART_SetConfig+0x2ec>
 80070a0:	f04f 0c00 	mov.w	ip, #0
 80070a4:	eb1b 0006 	adds.w	r0, fp, r6
 80070a8:	f14c 0100 	adc.w	r1, ip, #0
 80070ac:	f7f9 f88c 	bl	80001c8 <__aeabi_uldivmod>
 80070b0:	4603      	mov	r3, r0
            break;
 80070b2:	4628      	mov	r0, r5
 80070b4:	e7e6      	b.n	8007084 <UART_SetConfig+0x250>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80070b6:	f7fd fafd 	bl	80046b4 <HAL_RCC_GetSysClockFreq>
 80070ba:	6862      	ldr	r2, [r4, #4]
 80070bc:	2500      	movs	r5, #0
 80070be:	0e07      	lsrs	r7, r0, #24
 80070c0:	0206      	lsls	r6, r0, #8
 80070c2:	0850      	lsrs	r0, r2, #1
 80070c4:	462b      	mov	r3, r5
 80070c6:	eb16 0b00 	adds.w	fp, r6, r0
 80070ca:	f147 0c00 	adc.w	ip, r7, #0
 80070ce:	4658      	mov	r0, fp
 80070d0:	4661      	mov	r1, ip
 80070d2:	f7f9 f879 	bl	80001c8 <__aeabi_uldivmod>
 80070d6:	4603      	mov	r3, r0
            break;
 80070d8:	4628      	mov	r0, r5
 80070da:	e7d3      	b.n	8007084 <UART_SetConfig+0x250>
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 80070dc:	0850      	lsrs	r0, r2, #1
 80070de:	2700      	movs	r7, #0
 80070e0:	2500      	movs	r5, #0
 80070e2:	462b      	mov	r3, r5
 80070e4:	f510 0000 	adds.w	r0, r0, #8388608	; 0x800000
 80070e8:	f147 0100 	adc.w	r1, r7, #0
 80070ec:	f7f9 f86c 	bl	80001c8 <__aeabi_uldivmod>
 80070f0:	4603      	mov	r3, r0
            break;
 80070f2:	4628      	mov	r0, r5
 80070f4:	e7c6      	b.n	8007084 <UART_SetConfig+0x250>
            ret = HAL_ERROR;
 80070f6:	2001      	movs	r0, #1
  uint32_t usartdiv                   = 0x00000000U;
 80070f8:	2300      	movs	r3, #0
 80070fa:	e7c3      	b.n	8007084 <UART_SetConfig+0x250>
 80070fc:	efff69f3 	.word	0xefff69f3
 8007100:	40008000 	.word	0x40008000
 8007104:	40013800 	.word	0x40013800
 8007108:	40004400 	.word	0x40004400
 800710c:	40004800 	.word	0x40004800
 8007110:	40004c00 	.word	0x40004c00
 8007114:	40005000 	.word	0x40005000
 8007118:	00f42400 	.word	0x00f42400
 800711c:	000ffcff 	.word	0x000ffcff
 8007120:	f4240000 	.word	0xf4240000
    switch (clocksource)
 8007124:	2d08      	cmp	r5, #8
 8007126:	d849      	bhi.n	80071bc <UART_SetConfig+0x388>
 8007128:	e8df f005 	tbb	[pc, r5]
 800712c:	48291e05 	.word	0x48291e05
 8007130:	48484834 	.word	0x48484834
 8007134:	3f          	.byte	0x3f
 8007135:	00          	.byte	0x00
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8007136:	f7fd feb1 	bl	8004e9c <HAL_RCC_GetPCLK1Freq>
 800713a:	6862      	ldr	r2, [r4, #4]
 800713c:	0853      	lsrs	r3, r2, #1
 800713e:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8007142:	fbb3 f3f2 	udiv	r3, r3, r2
 8007146:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8007148:	2000      	movs	r0, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800714a:	f1a3 0110 	sub.w	r1, r3, #16
 800714e:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8007152:	4291      	cmp	r1, r2
 8007154:	f200 8082 	bhi.w	800725c <UART_SetConfig+0x428>
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007158:	f023 020f 	bic.w	r2, r3, #15
      huart->Instance->BRR = brrtemp;
 800715c:	6821      	ldr	r1, [r4, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800715e:	f3c3 0342 	ubfx	r3, r3, #1, #3
      huart->Instance->BRR = brrtemp;
 8007162:	4313      	orrs	r3, r2
 8007164:	60cb      	str	r3, [r1, #12]
 8007166:	e03d      	b.n	80071e4 <UART_SetConfig+0x3b0>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8007168:	f7fd feaa 	bl	8004ec0 <HAL_RCC_GetPCLK2Freq>
 800716c:	6862      	ldr	r2, [r4, #4]
 800716e:	0853      	lsrs	r3, r2, #1
 8007170:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8007174:	fbb3 f3f2 	udiv	r3, r3, r2
 8007178:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 800717a:	2000      	movs	r0, #0
        break;
 800717c:	e7e5      	b.n	800714a <UART_SetConfig+0x316>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800717e:	6862      	ldr	r2, [r4, #4]
 8007180:	0853      	lsrs	r3, r2, #1
 8007182:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8007186:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 800718a:	fbb3 f3f2 	udiv	r3, r3, r2
 800718e:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8007190:	2000      	movs	r0, #0
        break;
 8007192:	e7da      	b.n	800714a <UART_SetConfig+0x316>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8007194:	f7fd fa8e 	bl	80046b4 <HAL_RCC_GetSysClockFreq>
 8007198:	6862      	ldr	r2, [r4, #4]
 800719a:	0853      	lsrs	r3, r2, #1
 800719c:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 80071a0:	fbb3 f3f2 	udiv	r3, r3, r2
 80071a4:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80071a6:	2000      	movs	r0, #0
        break;
 80071a8:	e7cf      	b.n	800714a <UART_SetConfig+0x316>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80071aa:	6862      	ldr	r2, [r4, #4]
 80071ac:	0853      	lsrs	r3, r2, #1
 80071ae:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80071b2:	fbb3 f3f2 	udiv	r3, r3, r2
 80071b6:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80071b8:	2000      	movs	r0, #0
        break;
 80071ba:	e7c6      	b.n	800714a <UART_SetConfig+0x316>
        ret = HAL_ERROR;
 80071bc:	2001      	movs	r0, #1
  uint32_t usartdiv                   = 0x00000000U;
 80071be:	2300      	movs	r3, #0
 80071c0:	e7c3      	b.n	800714a <UART_SetConfig+0x316>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80071c2:	f7fd fe6b 	bl	8004e9c <HAL_RCC_GetPCLK1Freq>
 80071c6:	6863      	ldr	r3, [r4, #4]
 80071c8:	eb00 0253 	add.w	r2, r0, r3, lsr #1
 80071cc:	fbb2 f2f3 	udiv	r2, r2, r3
 80071d0:	b292      	uxth	r2, r2
  HAL_StatusTypeDef ret               = HAL_OK;
 80071d2:	2000      	movs	r0, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80071d4:	f1a2 0110 	sub.w	r1, r2, #16
 80071d8:	f64f 73ef 	movw	r3, #65519	; 0xffef
 80071dc:	4299      	cmp	r1, r3
 80071de:	d83f      	bhi.n	8007260 <UART_SetConfig+0x42c>
      huart->Instance->BRR = usartdiv;
 80071e0:	6823      	ldr	r3, [r4, #0]
 80071e2:	60da      	str	r2, [r3, #12]
  huart->RxISR = NULL;
 80071e4:	2200      	movs	r2, #0
 80071e6:	6622      	str	r2, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 80071e8:	6662      	str	r2, [r4, #100]	; 0x64
}
 80071ea:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80071ee:	f7fd fe67 	bl	8004ec0 <HAL_RCC_GetPCLK2Freq>
 80071f2:	6863      	ldr	r3, [r4, #4]
 80071f4:	eb00 0253 	add.w	r2, r0, r3, lsr #1
 80071f8:	fbb2 f2f3 	udiv	r2, r2, r3
 80071fc:	b292      	uxth	r2, r2
  HAL_StatusTypeDef ret               = HAL_OK;
 80071fe:	2000      	movs	r0, #0
        break;
 8007200:	e7e8      	b.n	80071d4 <UART_SetConfig+0x3a0>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8007202:	6863      	ldr	r3, [r4, #4]
 8007204:	085a      	lsrs	r2, r3, #1
 8007206:	f502 0274 	add.w	r2, r2, #15990784	; 0xf40000
 800720a:	f502 5210 	add.w	r2, r2, #9216	; 0x2400
 800720e:	fbb2 f2f3 	udiv	r2, r2, r3
 8007212:	b292      	uxth	r2, r2
  HAL_StatusTypeDef ret               = HAL_OK;
 8007214:	2000      	movs	r0, #0
        break;
 8007216:	e7dd      	b.n	80071d4 <UART_SetConfig+0x3a0>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8007218:	f7fd fa4c 	bl	80046b4 <HAL_RCC_GetSysClockFreq>
 800721c:	6863      	ldr	r3, [r4, #4]
 800721e:	eb00 0253 	add.w	r2, r0, r3, lsr #1
 8007222:	fbb2 f2f3 	udiv	r2, r2, r3
 8007226:	b292      	uxth	r2, r2
  HAL_StatusTypeDef ret               = HAL_OK;
 8007228:	2000      	movs	r0, #0
        break;
 800722a:	e7d3      	b.n	80071d4 <UART_SetConfig+0x3a0>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800722c:	6863      	ldr	r3, [r4, #4]
 800722e:	085a      	lsrs	r2, r3, #1
 8007230:	f502 4200 	add.w	r2, r2, #32768	; 0x8000
 8007234:	fbb2 f2f3 	udiv	r2, r2, r3
 8007238:	b292      	uxth	r2, r2
  HAL_StatusTypeDef ret               = HAL_OK;
 800723a:	2000      	movs	r0, #0
        break;
 800723c:	e7ca      	b.n	80071d4 <UART_SetConfig+0x3a0>
        ret = HAL_ERROR;
 800723e:	2001      	movs	r0, #1
  uint32_t usartdiv                   = 0x00000000U;
 8007240:	2200      	movs	r2, #0
 8007242:	e7c7      	b.n	80071d4 <UART_SetConfig+0x3a0>
        ret = HAL_ERROR;
 8007244:	2001      	movs	r0, #1
 8007246:	e7cd      	b.n	80071e4 <UART_SetConfig+0x3b0>
 8007248:	2001      	movs	r0, #1
 800724a:	e7cb      	b.n	80071e4 <UART_SetConfig+0x3b0>
 800724c:	2000      	movs	r0, #0
 800724e:	e7c9      	b.n	80071e4 <UART_SetConfig+0x3b0>
        ret = HAL_ERROR;
 8007250:	2001      	movs	r0, #1
 8007252:	e7c7      	b.n	80071e4 <UART_SetConfig+0x3b0>
 8007254:	2001      	movs	r0, #1
 8007256:	e7c5      	b.n	80071e4 <UART_SetConfig+0x3b0>
          ret = HAL_ERROR;
 8007258:	2001      	movs	r0, #1
 800725a:	e7c3      	b.n	80071e4 <UART_SetConfig+0x3b0>
      ret = HAL_ERROR;
 800725c:	2001      	movs	r0, #1
 800725e:	e7c1      	b.n	80071e4 <UART_SetConfig+0x3b0>
      ret = HAL_ERROR;
 8007260:	2001      	movs	r0, #1
 8007262:	e7bf      	b.n	80071e4 <UART_SetConfig+0x3b0>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007264:	2502      	movs	r5, #2
 8007266:	e61d      	b.n	8006ea4 <UART_SetConfig+0x70>
 8007268:	2508      	movs	r5, #8
 800726a:	e61b      	b.n	8006ea4 <UART_SetConfig+0x70>
 800726c:	2502      	movs	r5, #2
 800726e:	e619      	b.n	8006ea4 <UART_SetConfig+0x70>
 8007270:	2502      	movs	r5, #2
 8007272:	e617      	b.n	8006ea4 <UART_SetConfig+0x70>
 8007274:	2502      	movs	r5, #2
 8007276:	e615      	b.n	8006ea4 <UART_SetConfig+0x70>
 8007278:	2502      	movs	r5, #2
 800727a:	e613      	b.n	8006ea4 <UART_SetConfig+0x70>

0800727c <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800727c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800727e:	f013 0f01 	tst.w	r3, #1
 8007282:	d006      	beq.n	8007292 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007284:	6802      	ldr	r2, [r0, #0]
 8007286:	6853      	ldr	r3, [r2, #4]
 8007288:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800728c:	6a81      	ldr	r1, [r0, #40]	; 0x28
 800728e:	430b      	orrs	r3, r1
 8007290:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007292:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8007294:	f013 0f02 	tst.w	r3, #2
 8007298:	d006      	beq.n	80072a8 <UART_AdvFeatureConfig+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800729a:	6802      	ldr	r2, [r0, #0]
 800729c:	6853      	ldr	r3, [r2, #4]
 800729e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80072a2:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 80072a4:	430b      	orrs	r3, r1
 80072a6:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80072a8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80072aa:	f013 0f04 	tst.w	r3, #4
 80072ae:	d006      	beq.n	80072be <UART_AdvFeatureConfig+0x42>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80072b0:	6802      	ldr	r2, [r0, #0]
 80072b2:	6853      	ldr	r3, [r2, #4]
 80072b4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80072b8:	6b01      	ldr	r1, [r0, #48]	; 0x30
 80072ba:	430b      	orrs	r3, r1
 80072bc:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80072be:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80072c0:	f013 0f08 	tst.w	r3, #8
 80072c4:	d006      	beq.n	80072d4 <UART_AdvFeatureConfig+0x58>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80072c6:	6802      	ldr	r2, [r0, #0]
 80072c8:	6853      	ldr	r3, [r2, #4]
 80072ca:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80072ce:	6b41      	ldr	r1, [r0, #52]	; 0x34
 80072d0:	430b      	orrs	r3, r1
 80072d2:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80072d4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80072d6:	f013 0f10 	tst.w	r3, #16
 80072da:	d006      	beq.n	80072ea <UART_AdvFeatureConfig+0x6e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80072dc:	6802      	ldr	r2, [r0, #0]
 80072de:	6893      	ldr	r3, [r2, #8]
 80072e0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80072e4:	6b81      	ldr	r1, [r0, #56]	; 0x38
 80072e6:	430b      	orrs	r3, r1
 80072e8:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80072ea:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80072ec:	f013 0f20 	tst.w	r3, #32
 80072f0:	d006      	beq.n	8007300 <UART_AdvFeatureConfig+0x84>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80072f2:	6802      	ldr	r2, [r0, #0]
 80072f4:	6893      	ldr	r3, [r2, #8]
 80072f6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80072fa:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 80072fc:	430b      	orrs	r3, r1
 80072fe:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007300:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8007302:	f013 0f40 	tst.w	r3, #64	; 0x40
 8007306:	d00a      	beq.n	800731e <UART_AdvFeatureConfig+0xa2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007308:	6802      	ldr	r2, [r0, #0]
 800730a:	6853      	ldr	r3, [r2, #4]
 800730c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007310:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8007312:	430b      	orrs	r3, r1
 8007314:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007316:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8007318:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800731c:	d00b      	beq.n	8007336 <UART_AdvFeatureConfig+0xba>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800731e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8007320:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007324:	d006      	beq.n	8007334 <UART_AdvFeatureConfig+0xb8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007326:	6802      	ldr	r2, [r0, #0]
 8007328:	6853      	ldr	r3, [r2, #4]
 800732a:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800732e:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8007330:	430b      	orrs	r3, r1
 8007332:	6053      	str	r3, [r2, #4]
}
 8007334:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007336:	6802      	ldr	r2, [r0, #0]
 8007338:	6853      	ldr	r3, [r2, #4]
 800733a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800733e:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8007340:	430b      	orrs	r3, r1
 8007342:	6053      	str	r3, [r2, #4]
 8007344:	e7eb      	b.n	800731e <UART_AdvFeatureConfig+0xa2>

08007346 <UART_WaitOnFlagUntilTimeout>:
{
 8007346:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800734a:	4607      	mov	r7, r0
 800734c:	460e      	mov	r6, r1
 800734e:	4615      	mov	r5, r2
 8007350:	4698      	mov	r8, r3
 8007352:	9c06      	ldr	r4, [sp, #24]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007354:	683a      	ldr	r2, [r7, #0]
 8007356:	69d3      	ldr	r3, [r2, #28]
 8007358:	ea36 0303 	bics.w	r3, r6, r3
 800735c:	bf0c      	ite	eq
 800735e:	2301      	moveq	r3, #1
 8007360:	2300      	movne	r3, #0
 8007362:	42ab      	cmp	r3, r5
 8007364:	d11c      	bne.n	80073a0 <UART_WaitOnFlagUntilTimeout+0x5a>
    if (Timeout != HAL_MAX_DELAY)
 8007366:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 800736a:	d0f4      	beq.n	8007356 <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800736c:	f7fc fd8c 	bl	8003e88 <HAL_GetTick>
 8007370:	eba0 0008 	sub.w	r0, r0, r8
 8007374:	42a0      	cmp	r0, r4
 8007376:	d801      	bhi.n	800737c <UART_WaitOnFlagUntilTimeout+0x36>
 8007378:	2c00      	cmp	r4, #0
 800737a:	d1eb      	bne.n	8007354 <UART_WaitOnFlagUntilTimeout+0xe>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800737c:	683a      	ldr	r2, [r7, #0]
 800737e:	6813      	ldr	r3, [r2, #0]
 8007380:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007384:	6013      	str	r3, [r2, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007386:	683a      	ldr	r2, [r7, #0]
 8007388:	6893      	ldr	r3, [r2, #8]
 800738a:	f023 0301 	bic.w	r3, r3, #1
 800738e:	6093      	str	r3, [r2, #8]
        huart->gState = HAL_UART_STATE_READY;
 8007390:	2320      	movs	r3, #32
 8007392:	677b      	str	r3, [r7, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8007394:	67bb      	str	r3, [r7, #120]	; 0x78
        __HAL_UNLOCK(huart);
 8007396:	2300      	movs	r3, #0
 8007398:	f887 3070 	strb.w	r3, [r7, #112]	; 0x70
        return HAL_TIMEOUT;
 800739c:	2003      	movs	r0, #3
 800739e:	e000      	b.n	80073a2 <UART_WaitOnFlagUntilTimeout+0x5c>
  return HAL_OK;
 80073a0:	2000      	movs	r0, #0
}
 80073a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080073a6 <HAL_UART_Transmit>:
{
 80073a6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80073aa:	b082      	sub	sp, #8
 80073ac:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 80073ae:	6f43      	ldr	r3, [r0, #116]	; 0x74
 80073b0:	2b20      	cmp	r3, #32
 80073b2:	d15d      	bne.n	8007470 <HAL_UART_Transmit+0xca>
 80073b4:	4604      	mov	r4, r0
 80073b6:	460d      	mov	r5, r1
 80073b8:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 80073ba:	2900      	cmp	r1, #0
 80073bc:	d05d      	beq.n	800747a <HAL_UART_Transmit+0xd4>
 80073be:	2a00      	cmp	r2, #0
 80073c0:	d05d      	beq.n	800747e <HAL_UART_Transmit+0xd8>
    __HAL_LOCK(huart);
 80073c2:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 80073c6:	2b01      	cmp	r3, #1
 80073c8:	d05b      	beq.n	8007482 <HAL_UART_Transmit+0xdc>
 80073ca:	2301      	movs	r3, #1
 80073cc:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073d0:	2300      	movs	r3, #0
 80073d2:	67c3      	str	r3, [r0, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80073d4:	2321      	movs	r3, #33	; 0x21
 80073d6:	6743      	str	r3, [r0, #116]	; 0x74
    tickstart = HAL_GetTick();
 80073d8:	f7fc fd56 	bl	8003e88 <HAL_GetTick>
 80073dc:	4607      	mov	r7, r0
    huart->TxXferSize  = Size;
 80073de:	f8a4 8050 	strh.w	r8, [r4, #80]	; 0x50
    huart->TxXferCount = Size;
 80073e2:	f8a4 8052 	strh.w	r8, [r4, #82]	; 0x52
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80073e6:	68a3      	ldr	r3, [r4, #8]
 80073e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80073ec:	d00a      	beq.n	8007404 <HAL_UART_Transmit+0x5e>
      pdata16bits = NULL;
 80073ee:	f04f 0a00 	mov.w	sl, #0
    while (huart->TxXferCount > 0U)
 80073f2:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 80073f6:	b29b      	uxth	r3, r3
 80073f8:	b35b      	cbz	r3, 8007452 <HAL_UART_Transmit+0xac>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80073fa:	f04f 0900 	mov.w	r9, #0
 80073fe:	f04f 0880 	mov.w	r8, #128	; 0x80
 8007402:	e017      	b.n	8007434 <HAL_UART_Transmit+0x8e>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007404:	6923      	ldr	r3, [r4, #16]
 8007406:	b913      	cbnz	r3, 800740e <HAL_UART_Transmit+0x68>
      pdata16bits = (uint16_t *) pData;
 8007408:	46aa      	mov	sl, r5
      pdata8bits  = NULL;
 800740a:	2500      	movs	r5, #0
 800740c:	e7f1      	b.n	80073f2 <HAL_UART_Transmit+0x4c>
      pdata16bits = NULL;
 800740e:	f04f 0a00 	mov.w	sl, #0
 8007412:	e7ee      	b.n	80073f2 <HAL_UART_Transmit+0x4c>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007414:	6822      	ldr	r2, [r4, #0]
 8007416:	f83a 3b02 	ldrh.w	r3, [sl], #2
 800741a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800741e:	8513      	strh	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 8007420:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 8007424:	3b01      	subs	r3, #1
 8007426:	b29b      	uxth	r3, r3
 8007428:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800742c:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 8007430:	b29b      	uxth	r3, r3
 8007432:	b173      	cbz	r3, 8007452 <HAL_UART_Transmit+0xac>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007434:	9600      	str	r6, [sp, #0]
 8007436:	463b      	mov	r3, r7
 8007438:	464a      	mov	r2, r9
 800743a:	4641      	mov	r1, r8
 800743c:	4620      	mov	r0, r4
 800743e:	f7ff ff82 	bl	8007346 <UART_WaitOnFlagUntilTimeout>
 8007442:	bb00      	cbnz	r0, 8007486 <HAL_UART_Transmit+0xe0>
      if (pdata8bits == NULL)
 8007444:	2d00      	cmp	r5, #0
 8007446:	d0e5      	beq.n	8007414 <HAL_UART_Transmit+0x6e>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007448:	6823      	ldr	r3, [r4, #0]
 800744a:	f815 2b01 	ldrb.w	r2, [r5], #1
 800744e:	851a      	strh	r2, [r3, #40]	; 0x28
 8007450:	e7e6      	b.n	8007420 <HAL_UART_Transmit+0x7a>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007452:	9600      	str	r6, [sp, #0]
 8007454:	463b      	mov	r3, r7
 8007456:	2200      	movs	r2, #0
 8007458:	2140      	movs	r1, #64	; 0x40
 800745a:	4620      	mov	r0, r4
 800745c:	f7ff ff73 	bl	8007346 <UART_WaitOnFlagUntilTimeout>
 8007460:	4603      	mov	r3, r0
 8007462:	b990      	cbnz	r0, 800748a <HAL_UART_Transmit+0xe4>
    huart->gState = HAL_UART_STATE_READY;
 8007464:	2220      	movs	r2, #32
 8007466:	6762      	str	r2, [r4, #116]	; 0x74
    __HAL_UNLOCK(huart);
 8007468:	2200      	movs	r2, #0
 800746a:	f884 2070 	strb.w	r2, [r4, #112]	; 0x70
    return HAL_OK;
 800746e:	e000      	b.n	8007472 <HAL_UART_Transmit+0xcc>
    return HAL_BUSY;
 8007470:	2302      	movs	r3, #2
}
 8007472:	4618      	mov	r0, r3
 8007474:	b002      	add	sp, #8
 8007476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      return  HAL_ERROR;
 800747a:	2301      	movs	r3, #1
 800747c:	e7f9      	b.n	8007472 <HAL_UART_Transmit+0xcc>
 800747e:	2301      	movs	r3, #1
 8007480:	e7f7      	b.n	8007472 <HAL_UART_Transmit+0xcc>
    __HAL_LOCK(huart);
 8007482:	2302      	movs	r3, #2
 8007484:	e7f5      	b.n	8007472 <HAL_UART_Transmit+0xcc>
        return HAL_TIMEOUT;
 8007486:	2303      	movs	r3, #3
 8007488:	e7f3      	b.n	8007472 <HAL_UART_Transmit+0xcc>
      return HAL_TIMEOUT;
 800748a:	2303      	movs	r3, #3
 800748c:	e7f1      	b.n	8007472 <HAL_UART_Transmit+0xcc>

0800748e <UART_CheckIdleState>:
{
 800748e:	b530      	push	{r4, r5, lr}
 8007490:	b083      	sub	sp, #12
 8007492:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007494:	2300      	movs	r3, #0
 8007496:	67c3      	str	r3, [r0, #124]	; 0x7c
  tickstart = HAL_GetTick();
 8007498:	f7fc fcf6 	bl	8003e88 <HAL_GetTick>
 800749c:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800749e:	6823      	ldr	r3, [r4, #0]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	f013 0f08 	tst.w	r3, #8
 80074a6:	d10c      	bne.n	80074c2 <UART_CheckIdleState+0x34>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80074a8:	6823      	ldr	r3, [r4, #0]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	f013 0f04 	tst.w	r3, #4
 80074b0:	d115      	bne.n	80074de <UART_CheckIdleState+0x50>
  huart->gState = HAL_UART_STATE_READY;
 80074b2:	2320      	movs	r3, #32
 80074b4:	6763      	str	r3, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80074b6:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UNLOCK(huart);
 80074b8:	2000      	movs	r0, #0
 80074ba:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
}
 80074be:	b003      	add	sp, #12
 80074c0:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80074c2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80074c6:	9300      	str	r3, [sp, #0]
 80074c8:	4603      	mov	r3, r0
 80074ca:	2200      	movs	r2, #0
 80074cc:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80074d0:	4620      	mov	r0, r4
 80074d2:	f7ff ff38 	bl	8007346 <UART_WaitOnFlagUntilTimeout>
 80074d6:	2800      	cmp	r0, #0
 80074d8:	d0e6      	beq.n	80074a8 <UART_CheckIdleState+0x1a>
      return HAL_TIMEOUT;
 80074da:	2003      	movs	r0, #3
 80074dc:	e7ef      	b.n	80074be <UART_CheckIdleState+0x30>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80074de:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80074e2:	9300      	str	r3, [sp, #0]
 80074e4:	462b      	mov	r3, r5
 80074e6:	2200      	movs	r2, #0
 80074e8:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80074ec:	4620      	mov	r0, r4
 80074ee:	f7ff ff2a 	bl	8007346 <UART_WaitOnFlagUntilTimeout>
 80074f2:	2800      	cmp	r0, #0
 80074f4:	d0dd      	beq.n	80074b2 <UART_CheckIdleState+0x24>
      return HAL_TIMEOUT;
 80074f6:	2003      	movs	r0, #3
 80074f8:	e7e1      	b.n	80074be <UART_CheckIdleState+0x30>

080074fa <HAL_UART_Init>:
  if (huart == NULL)
 80074fa:	b368      	cbz	r0, 8007558 <HAL_UART_Init+0x5e>
{
 80074fc:	b510      	push	{r4, lr}
 80074fe:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8007500:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8007502:	b303      	cbz	r3, 8007546 <HAL_UART_Init+0x4c>
  huart->gState = HAL_UART_STATE_BUSY;
 8007504:	2324      	movs	r3, #36	; 0x24
 8007506:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 8007508:	6822      	ldr	r2, [r4, #0]
 800750a:	6813      	ldr	r3, [r2, #0]
 800750c:	f023 0301 	bic.w	r3, r3, #1
 8007510:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007512:	4620      	mov	r0, r4
 8007514:	f7ff fc8e 	bl	8006e34 <UART_SetConfig>
 8007518:	2801      	cmp	r0, #1
 800751a:	d013      	beq.n	8007544 <HAL_UART_Init+0x4a>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800751c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800751e:	b9bb      	cbnz	r3, 8007550 <HAL_UART_Init+0x56>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007520:	6822      	ldr	r2, [r4, #0]
 8007522:	6853      	ldr	r3, [r2, #4]
 8007524:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8007528:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800752a:	6822      	ldr	r2, [r4, #0]
 800752c:	6893      	ldr	r3, [r2, #8]
 800752e:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8007532:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8007534:	6822      	ldr	r2, [r4, #0]
 8007536:	6813      	ldr	r3, [r2, #0]
 8007538:	f043 0301 	orr.w	r3, r3, #1
 800753c:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 800753e:	4620      	mov	r0, r4
 8007540:	f7ff ffa5 	bl	800748e <UART_CheckIdleState>
}
 8007544:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8007546:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 800754a:	f7fc fb8b 	bl	8003c64 <HAL_UART_MspInit>
 800754e:	e7d9      	b.n	8007504 <HAL_UART_Init+0xa>
    UART_AdvFeatureConfig(huart);
 8007550:	4620      	mov	r0, r4
 8007552:	f7ff fe93 	bl	800727c <UART_AdvFeatureConfig>
 8007556:	e7e3      	b.n	8007520 <HAL_UART_Init+0x26>
    return HAL_ERROR;
 8007558:	2001      	movs	r0, #1
}
 800755a:	4770      	bx	lr

0800755c <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800755c:	4770      	bx	lr
	...

08007560 <__libc_init_array>:
 8007560:	b570      	push	{r4, r5, r6, lr}
 8007562:	4e0d      	ldr	r6, [pc, #52]	; (8007598 <__libc_init_array+0x38>)
 8007564:	4c0d      	ldr	r4, [pc, #52]	; (800759c <__libc_init_array+0x3c>)
 8007566:	1ba4      	subs	r4, r4, r6
 8007568:	10a4      	asrs	r4, r4, #2
 800756a:	2500      	movs	r5, #0
 800756c:	42a5      	cmp	r5, r4
 800756e:	d109      	bne.n	8007584 <__libc_init_array+0x24>
 8007570:	4e0b      	ldr	r6, [pc, #44]	; (80075a0 <__libc_init_array+0x40>)
 8007572:	4c0c      	ldr	r4, [pc, #48]	; (80075a4 <__libc_init_array+0x44>)
 8007574:	f000 f83a 	bl	80075ec <_init>
 8007578:	1ba4      	subs	r4, r4, r6
 800757a:	10a4      	asrs	r4, r4, #2
 800757c:	2500      	movs	r5, #0
 800757e:	42a5      	cmp	r5, r4
 8007580:	d105      	bne.n	800758e <__libc_init_array+0x2e>
 8007582:	bd70      	pop	{r4, r5, r6, pc}
 8007584:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007588:	4798      	blx	r3
 800758a:	3501      	adds	r5, #1
 800758c:	e7ee      	b.n	800756c <__libc_init_array+0xc>
 800758e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007592:	4798      	blx	r3
 8007594:	3501      	adds	r5, #1
 8007596:	e7f2      	b.n	800757e <__libc_init_array+0x1e>
 8007598:	080088b4 	.word	0x080088b4
 800759c:	080088b4 	.word	0x080088b4
 80075a0:	080088b4 	.word	0x080088b4
 80075a4:	080088b8 	.word	0x080088b8

080075a8 <memcmp>:
 80075a8:	b530      	push	{r4, r5, lr}
 80075aa:	2400      	movs	r4, #0
 80075ac:	42a2      	cmp	r2, r4
 80075ae:	d101      	bne.n	80075b4 <memcmp+0xc>
 80075b0:	2000      	movs	r0, #0
 80075b2:	e007      	b.n	80075c4 <memcmp+0x1c>
 80075b4:	5d03      	ldrb	r3, [r0, r4]
 80075b6:	3401      	adds	r4, #1
 80075b8:	190d      	adds	r5, r1, r4
 80075ba:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 80075be:	42ab      	cmp	r3, r5
 80075c0:	d0f4      	beq.n	80075ac <memcmp+0x4>
 80075c2:	1b58      	subs	r0, r3, r5
 80075c4:	bd30      	pop	{r4, r5, pc}

080075c6 <memcpy>:
 80075c6:	b510      	push	{r4, lr}
 80075c8:	1e43      	subs	r3, r0, #1
 80075ca:	440a      	add	r2, r1
 80075cc:	4291      	cmp	r1, r2
 80075ce:	d100      	bne.n	80075d2 <memcpy+0xc>
 80075d0:	bd10      	pop	{r4, pc}
 80075d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80075d6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80075da:	e7f7      	b.n	80075cc <memcpy+0x6>

080075dc <memset>:
 80075dc:	4402      	add	r2, r0
 80075de:	4603      	mov	r3, r0
 80075e0:	4293      	cmp	r3, r2
 80075e2:	d100      	bne.n	80075e6 <memset+0xa>
 80075e4:	4770      	bx	lr
 80075e6:	f803 1b01 	strb.w	r1, [r3], #1
 80075ea:	e7f9      	b.n	80075e0 <memset+0x4>

080075ec <_init>:
 80075ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075ee:	bf00      	nop
 80075f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80075f2:	bc08      	pop	{r3}
 80075f4:	469e      	mov	lr, r3
 80075f6:	4770      	bx	lr

080075f8 <_fini>:
 80075f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075fa:	bf00      	nop
 80075fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80075fe:	bc08      	pop	{r3}
 8007600:	469e      	mov	lr, r3
 8007602:	4770      	bx	lr
