{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625983153314 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625983153314 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 11 11:29:13 2021 " "Processing started: Sun Jul 11 11:29:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625983153314 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625983153314 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pro -c pro " "Command: quartus_map --read_settings_files=on --write_settings_files=off pro -c pro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625983153314 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1625983153770 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1625983153770 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pro.v(128) " "Verilog HDL information at pro.v(128): always construct contains both blocking and non-blocking assignments" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 128 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1625983161099 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hex2 HEX2 pro.v(117) " "Verilog HDL Declaration information at pro.v(117): object \"hex2\" differs only in case from object \"HEX2\" in the same scope" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 117 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1625983161100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pro.v 4 4 " "Found 4 design units, including 4 entities, in source file pro.v" { { "Info" "ISGN_ENTITY_NAME" "1 pro " "Found entity 1: pro" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625983161101 ""} { "Info" "ISGN_ENTITY_NAME" "2 inputfunction " "Found entity 2: inputfunction" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625983161101 ""} { "Info" "ISGN_ENTITY_NAME" "3 functions " "Found entity 3: functions" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625983161101 ""} { "Info" "ISGN_ENTITY_NAME" "4 displayfunction " "Found entity 4: displayfunction" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625983161101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625983161101 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pro " "Elaborating entity \"pro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1625983161126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inputfunction inputfunction:f1 " "Elaborating entity \"inputfunction\" for hierarchy \"inputfunction:f1\"" {  } { { "pro.v" "f1" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625983161141 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num pro.v(26) " "Verilog HDL Always Construct warning at pro.v(26): variable \"num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625983161143 "|pro|inputfunction:f1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num pro.v(28) " "Verilog HDL Always Construct warning at pro.v(28): variable \"num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625983161145 "|pro|inputfunction:f1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num pro.v(30) " "Verilog HDL Always Construct warning at pro.v(30): variable \"num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625983161145 "|pro|inputfunction:f1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num pro.v(32) " "Verilog HDL Always Construct warning at pro.v(32): variable \"num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625983161145 "|pro|inputfunction:f1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num pro.v(34) " "Verilog HDL Always Construct warning at pro.v(34): variable \"num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625983161145 "|pro|inputfunction:f1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num pro.v(36) " "Verilog HDL Always Construct warning at pro.v(36): variable \"num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625983161145 "|pro|inputfunction:f1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num pro.v(38) " "Verilog HDL Always Construct warning at pro.v(38): variable \"num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625983161145 "|pro|inputfunction:f1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num pro.v(40) " "Verilog HDL Always Construct warning at pro.v(40): variable \"num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625983161146 "|pro|inputfunction:f1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num pro.v(42) " "Verilog HDL Always Construct warning at pro.v(42): variable \"num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625983161146 "|pro|inputfunction:f1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num pro.v(44) " "Verilog HDL Always Construct warning at pro.v(44): variable \"num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625983161146 "|pro|inputfunction:f1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num pro.v(47) " "Verilog HDL Always Construct warning at pro.v(47): variable \"num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625983161146 "|pro|inputfunction:f1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num pro.v(49) " "Verilog HDL Always Construct warning at pro.v(49): variable \"num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625983161146 "|pro|inputfunction:f1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num pro.v(51) " "Verilog HDL Always Construct warning at pro.v(51): variable \"num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625983161146 "|pro|inputfunction:f1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num pro.v(53) " "Verilog HDL Always Construct warning at pro.v(53): variable \"num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625983161146 "|pro|inputfunction:f1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num pro.v(55) " "Verilog HDL Always Construct warning at pro.v(55): variable \"num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625983161146 "|pro|inputfunction:f1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num pro.v(57) " "Verilog HDL Always Construct warning at pro.v(57): variable \"num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625983161146 "|pro|inputfunction:f1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num pro.v(59) " "Verilog HDL Always Construct warning at pro.v(59): variable \"num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625983161146 "|pro|inputfunction:f1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num pro.v(61) " "Verilog HDL Always Construct warning at pro.v(61): variable \"num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625983161147 "|pro|inputfunction:f1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num pro.v(63) " "Verilog HDL Always Construct warning at pro.v(63): variable \"num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625983161147 "|pro|inputfunction:f1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num pro.v(65) " "Verilog HDL Always Construct warning at pro.v(65): variable \"num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625983161147 "|pro|inputfunction:f1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a pro.v(24) " "Verilog HDL Always Construct warning at pro.v(24): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1625983161147 "|pro|inputfunction:f1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b pro.v(24) " "Verilog HDL Always Construct warning at pro.v(24): inferring latch(es) for variable \"b\", which holds its previous value in one or more paths through the always construct" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1625983161147 "|pro|inputfunction:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[0\] pro.v(65) " "Inferred latch for \"b\[0\]\" at pro.v(65)" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625983161148 "|pro|inputfunction:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[1\] pro.v(65) " "Inferred latch for \"b\[1\]\" at pro.v(65)" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625983161148 "|pro|inputfunction:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[2\] pro.v(65) " "Inferred latch for \"b\[2\]\" at pro.v(65)" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625983161148 "|pro|inputfunction:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[3\] pro.v(65) " "Inferred latch for \"b\[3\]\" at pro.v(65)" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625983161148 "|pro|inputfunction:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[0\] pro.v(44) " "Inferred latch for \"a\[0\]\" at pro.v(44)" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625983161148 "|pro|inputfunction:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[1\] pro.v(44) " "Inferred latch for \"a\[1\]\" at pro.v(44)" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625983161149 "|pro|inputfunction:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[2\] pro.v(44) " "Inferred latch for \"a\[2\]\" at pro.v(44)" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625983161149 "|pro|inputfunction:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[3\] pro.v(44) " "Inferred latch for \"a\[3\]\" at pro.v(44)" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625983161149 "|pro|inputfunction:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[4\] pro.v(44) " "Inferred latch for \"a\[4\]\" at pro.v(44)" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625983161149 "|pro|inputfunction:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[5\] pro.v(44) " "Inferred latch for \"a\[5\]\" at pro.v(44)" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625983161149 "|pro|inputfunction:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[6\] pro.v(44) " "Inferred latch for \"a\[6\]\" at pro.v(44)" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625983161149 "|pro|inputfunction:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[7\] pro.v(44) " "Inferred latch for \"a\[7\]\" at pro.v(44)" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625983161149 "|pro|inputfunction:f1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayfunction displayfunction:f2 " "Elaborating entity \"displayfunction\" for hierarchy \"displayfunction:f2\"" {  } { { "pro.v" "f2" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625983161158 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pro.v(135) " "Verilog HDL assignment warning at pro.v(135): truncated value with size 32 to match size of target (4)" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625983161160 "|pro|displayfunction:f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pro.v(137) " "Verilog HDL assignment warning at pro.v(137): truncated value with size 32 to match size of target (4)" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625983161160 "|pro|displayfunction:f2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex1 pro.v(143) " "Verilog HDL Always Construct warning at pro.v(143): inferring latch(es) for variable \"hex1\", which holds its previous value in one or more paths through the always construct" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 143 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1625983161162 "|pro|displayfunction:f2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex2 pro.v(143) " "Verilog HDL Always Construct warning at pro.v(143): inferring latch(es) for variable \"hex2\", which holds its previous value in one or more paths through the always construct" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 143 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1625983161162 "|pro|displayfunction:f2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX2 pro.v(143) " "Verilog HDL Always Construct warning at pro.v(143): inferring latch(es) for variable \"HEX2\", which holds its previous value in one or more paths through the always construct" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 143 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1625983161162 "|pro|displayfunction:f2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[0\] pro.v(150) " "Inferred latch for \"HEX2\[0\]\" at pro.v(150)" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625983161163 "|pro|displayfunction:f2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[1\] pro.v(150) " "Inferred latch for \"HEX2\[1\]\" at pro.v(150)" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625983161163 "|pro|displayfunction:f2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[2\] pro.v(150) " "Inferred latch for \"HEX2\[2\]\" at pro.v(150)" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625983161163 "|pro|displayfunction:f2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[3\] pro.v(150) " "Inferred latch for \"HEX2\[3\]\" at pro.v(150)" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625983161163 "|pro|displayfunction:f2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[4\] pro.v(150) " "Inferred latch for \"HEX2\[4\]\" at pro.v(150)" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625983161164 "|pro|displayfunction:f2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[5\] pro.v(150) " "Inferred latch for \"HEX2\[5\]\" at pro.v(150)" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625983161164 "|pro|displayfunction:f2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[6\] pro.v(150) " "Inferred latch for \"HEX2\[6\]\" at pro.v(150)" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625983161164 "|pro|displayfunction:f2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "functions functions:f4 " "Elaborating entity \"functions\" for hierarchy \"functions:f4\"" {  } { { "pro.v" "f4" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625983161170 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode pro.v(82) " "Verilog HDL Always Construct warning at pro.v(82): variable \"mode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625983161170 "|pro|functions:f4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode pro.v(87) " "Verilog HDL Always Construct warning at pro.v(87): variable \"mode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625983161171 "|pro|functions:f4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode pro.v(92) " "Verilog HDL Always Construct warning at pro.v(92): variable \"mode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625983161171 "|pro|functions:f4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode pro.v(105) " "Verilog HDL Always Construct warning at pro.v(105): variable \"mode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1625983161171 "|pro|functions:f4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "neg pro.v(79) " "Verilog HDL Always Construct warning at pro.v(79): inferring latch(es) for variable \"neg\", which holds its previous value in one or more paths through the always construct" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1625983161171 "|pro|functions:f4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "neg pro.v(105) " "Inferred latch for \"neg\" at pro.v(105)" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625983161171 "|pro|functions:f4"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "b\[7\] " "Net \"b\[7\]\" is missing source, defaulting to GND" {  } { { "pro.v" "b\[7\]" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625983161188 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "b\[6\] " "Net \"b\[6\]\" is missing source, defaulting to GND" {  } { { "pro.v" "b\[6\]" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625983161188 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "b\[5\] " "Net \"b\[5\]\" is missing source, defaulting to GND" {  } { { "pro.v" "b\[5\]" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625983161188 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "b\[4\] " "Net \"b\[4\]\" is missing source, defaulting to GND" {  } { { "pro.v" "b\[4\]" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625983161188 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1625983161188 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "functions:f4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"functions:f4\|Mult0\"" {  } { { "pro.v" "Mult0" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 89 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1625983161493 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "functions:f4\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"functions:f4\|Div0\"" {  } { { "pro.v" "Div0" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 107 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1625983161493 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1625983161493 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "functions:f4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"functions:f4\|lpm_mult:Mult0\"" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 89 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625983161622 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "functions:f4\|lpm_mult:Mult0 " "Instantiated megafunction \"functions:f4\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625983161623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625983161623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 8 " "Parameter \"LPM_WIDTHP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625983161623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 8 " "Parameter \"LPM_WIDTHR\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625983161623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625983161623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625983161623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625983161623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625983161623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625983161623 ""}  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 89 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625983161623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j8t " "Found entity 1: mult_j8t" {  } { { "db/mult_j8t.tdf" "" { Text "D:/Programming and Projects/VLSI/pro/db/mult_j8t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625983161686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625983161686 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "functions:f4\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"functions:f4\|lpm_divide:Div0\"" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 107 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625983161755 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "functions:f4\|lpm_divide:Div0 " "Instantiated megafunction \"functions:f4\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625983161755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625983161755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625983161755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625983161755 ""}  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 107 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625983161755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fhm " "Found entity 1: lpm_divide_fhm" {  } { { "db/lpm_divide_fhm.tdf" "" { Text "D:/Programming and Projects/VLSI/pro/db/lpm_divide_fhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625983161797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625983161797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "D:/Programming and Projects/VLSI/pro/db/sign_div_unsign_7kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625983161811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625983161811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_24f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_24f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_24f " "Found entity 1: alt_u_div_24f" {  } { { "db/alt_u_div_24f.tdf" "" { Text "D:/Programming and Projects/VLSI/pro/db/alt_u_div_24f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625983161828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625983161828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Programming and Projects/VLSI/pro/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625983161875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625983161875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Programming and Projects/VLSI/pro/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625983161916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625983161916 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "functions:f4\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"functions:f4\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "D:/Programming and Projects/VLSI/pro/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 89 -1 0 } } { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 14 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625983161960 "|pro|functions:f4|lpm_mult:Mult0|mult_j8t:auto_generated|le5a[4]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1625983161960 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1625983161960 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1625983162076 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "48 " "Ignored 48 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "4 " "Ignored 4 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1625983162081 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "44 " "Ignored 44 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1625983162081 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1625983162081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "functions:f4\|neg " "Latch functions:f4\|neg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mode\[0\] " "Ports D and ENA on the latch are fed by the same signal mode\[0\]" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625983162082 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR mode\[0\] " "Ports ENA and CLR on the latch are fed by the same signal mode\[0\]" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625983162082 ""}  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625983162082 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "a\[4\] GND " "Pin \"a\[4\]\" is stuck at GND" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625983162193 "|pro|a[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "a\[5\] GND " "Pin \"a\[5\]\" is stuck at GND" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625983162193 "|pro|a[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "a\[6\] GND " "Pin \"a\[6\]\" is stuck at GND" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625983162193 "|pro|a[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "a\[7\] GND " "Pin \"a\[7\]\" is stuck at GND" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625983162193 "|pro|a[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[4\] GND " "Pin \"b\[4\]\" is stuck at GND" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625983162193 "|pro|b[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[5\] GND " "Pin \"b\[5\]\" is stuck at GND" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625983162193 "|pro|b[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[6\] GND " "Pin \"b\[6\]\" is stuck at GND" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625983162193 "|pro|b[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[7\] GND " "Pin \"b\[7\]\" is stuck at GND" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625983162193 "|pro|b[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625983162193 "|pro|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "pro.v" "" { Text "D:/Programming and Projects/VLSI/pro/pro.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625983162193 "|pro|HEX7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1625983162193 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1625983162269 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Programming and Projects/VLSI/pro/output_files/pro.map.smsg " "Generated suppressed messages file D:/Programming and Projects/VLSI/pro/output_files/pro.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625983162700 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1625983162773 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625983162773 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "301 " "Implemented 301 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1625983162816 ""} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Implemented 67 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1625983162816 ""} { "Info" "ICUT_CUT_TM_LCELLS" "218 " "Implemented 218 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1625983162816 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1625983162816 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625983162829 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 11 11:29:22 2021 " "Processing ended: Sun Jul 11 11:29:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625983162829 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625983162829 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625983162829 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1625983162829 ""}
