{"auto_keywords": [{"score": 0.02577005979598232, "phrase": "noc"}, {"score": 0.00481495049065317, "phrase": "interconnection_networks"}, {"score": 0.004461359547152617, "phrase": "multicore_chips"}, {"score": 0.0037336520904376687, "phrase": "scalable_fabric"}, {"score": 0.003287482882222731, "phrase": "first-order_design_constraint"}, {"score": 0.0030071857666598193, "phrase": "noc_power"}, {"score": 0.0021870332034407817, "phrase": "significant_accuracy_improvement"}], "paper_keywords": ["Architectural-level modeling", " design space exploration", " network-on-chip (NoC)"], "paper_abstract": "As industry moves towards multicore chips, networks-on-chip (NoCs) are emerging as the scalable fabric for interconnecting the cores. With power now the first-order design constraint, early-stage estimation of NoC power has become crucially important. In this work, we present ORION 2.0, an enhanced NoC power and area simulator, which offers significant accuracy improvement relative to its predecessor, ORION 1.0.", "paper_title": "ORION 2.0: A Power-Area Simulator for Interconnection Networks", "paper_id": "WOS:000299560300022"}