//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-31442593
// Cuda compilation tools, release 11.7, V11.7.99
// Based on NVVM 7.0.1
//

.version 7.7
.target sm_61, debug
.address_size 64

.visible .func  (.param .b32 func_retval0) _ZSt8copysignff
(
	.param .b32 _ZSt8copysignff_param_0,
	.param .b32 _ZSt8copysignff_param_1
)
;
.visible .func  (.param .b32 func_retval0) _ZSt4sqrtf
(
	.param .b32 _ZSt4sqrtf_param_0
)
;
.visible .func  (.param .b32 func_retval0) _ZSt3absf
(
	.param .b32 _ZSt3absf_param_0
)
;
.func __assert_fail
(
	.param .b64 __assert_fail_param_0,
	.param .b64 __assert_fail_param_1,
	.param .b32 __assert_fail_param_2,
	.param .b64 __assert_fail_param_3
)
;
.extern .func __assertfail
(
	.param .b64 __assertfail_param_0,
	.param .b64 __assertfail_param_1,
	.param .b32 __assertfail_param_2,
	.param .b64 __assertfail_param_3,
	.param .b64 __assertfail_param_4
)
;
.func  (.param .b32 func_retval0) copysignf
(
	.param .b32 copysignf_param_0,
	.param .b32 copysignf_param_1
)
;
.func  (.param .b32 func_retval0) fmaf
(
	.param .b32 fmaf_param_0,
	.param .b32 fmaf_param_1,
	.param .b32 fmaf_param_2
)
;
.func  (.param .b32 func_retval0) floorf
(
	.param .b32 floorf_param_0
)
;
.func  (.param .b32 func_retval0) fabsf
(
	.param .b32 fabsf_param_0
)
;
.func  (.param .b32 func_retval0) fminf
(
	.param .b32 fminf_param_0,
	.param .b32 fminf_param_1
)
;
.func  (.param .b32 func_retval0) fmaxf
(
	.param .b32 fmaxf_param_0,
	.param .b32 fmaxf_param_1
)
;
.func  (.param .b32 func_retval0) __fmaf_rn
(
	.param .b32 __fmaf_rn_param_0,
	.param .b32 __fmaf_rn_param_1,
	.param .b32 __fmaf_rn_param_2
)
;
.func  (.param .b32 func_retval0) sqrtf
(
	.param .b32 sqrtf_param_0
)
;
.global .align 1 .b8 __unnamed_1[124] = {99, 111, 110, 115, 116, 32, 86, 97, 108, 117, 101, 95, 32, 38, 111, 112, 116, 105, 120, 58, 58, 65, 114, 114, 97, 121, 60, 86, 97, 108, 117, 101, 95, 44, 32, 83, 105, 122, 101, 95, 62, 58, 58, 111, 112, 101, 114, 97, 116, 111, 114, 91, 93, 40, 117, 110, 115, 105, 103, 110, 101, 100, 32, 108, 111, 110, 103, 41, 32, 99, 111, 110, 115, 116, 32, 91, 119, 105, 116, 104, 32, 86, 97, 108, 117, 101, 95, 32, 61, 32, 102, 108, 111, 97, 116, 59, 32, 117, 110, 115, 105, 103, 110, 101, 100, 32, 108, 111, 110, 103, 32, 83, 105, 122, 101, 95, 32, 61, 32, 51, 85, 76, 93, 0};
.global .align 1 .b8 __unnamed_2[112] = {86, 97, 108, 117, 101, 95, 32, 38, 111, 112, 116, 105, 120, 58, 58, 65, 114, 114, 97, 121, 60, 86, 97, 108, 117, 101, 95, 44, 32, 83, 105, 122, 101, 95, 62, 58, 58, 111, 112, 101, 114, 97, 116, 111, 114, 91, 93, 40, 117, 110, 115, 105, 103, 110, 101, 100, 32, 108, 111, 110, 103, 41, 32, 91, 119, 105, 116, 104, 32, 86, 97, 108, 117, 101, 95, 32, 61, 32, 102, 108, 111, 97, 116, 59, 32, 117, 110, 115, 105, 103, 110, 101, 100, 32, 108, 111, 110, 103, 32, 83, 105, 122, 101, 95, 32, 61, 32, 51, 85, 76, 93, 0};
.global .align 1 .b8 __unnamed_3[134] = {111, 112, 116, 105, 120, 58, 58, 65, 114, 114, 97, 121, 60, 86, 97, 108, 117, 101, 95, 44, 32, 83, 105, 122, 101, 95, 62, 32, 38, 111, 112, 116, 105, 120, 58, 58, 77, 97, 116, 114, 105, 120, 60, 86, 97, 108, 117, 101, 95, 44, 32, 83, 105, 122, 101, 95, 62, 58, 58, 111, 112, 101, 114, 97, 116, 111, 114, 91, 93, 40, 117, 110, 115, 105, 103, 110, 101, 100, 32, 108, 111, 110, 103, 41, 32, 91, 119, 105, 116, 104, 32, 86, 97, 108, 117, 101, 95, 32, 61, 32, 102, 108, 111, 97, 116, 59, 32, 117, 110, 115, 105, 103, 110, 101, 100, 32, 108, 111, 110, 103, 32, 83, 105, 122, 101, 95, 32, 61, 32, 52, 85, 76, 93, 0};
.global .align 1 .b8 __unnamed_4[124] = {99, 111, 110, 115, 116, 32, 86, 97, 108, 117, 101, 95, 32, 38, 111, 112, 116, 105, 120, 58, 58, 65, 114, 114, 97, 121, 60, 86, 97, 108, 117, 101, 95, 44, 32, 83, 105, 122, 101, 95, 62, 58, 58, 111, 112, 101, 114, 97, 116, 111, 114, 91, 93, 40, 117, 110, 115, 105, 103, 110, 101, 100, 32, 108, 111, 110, 103, 41, 32, 99, 111, 110, 115, 116, 32, 91, 119, 105, 116, 104, 32, 86, 97, 108, 117, 101, 95, 32, 61, 32, 102, 108, 111, 97, 116, 59, 32, 117, 110, 115, 105, 103, 110, 101, 100, 32, 108, 111, 110, 103, 32, 83, 105, 122, 101, 95, 32, 61, 32, 52, 85, 76, 93, 0};
.global .align 1 .b8 __unnamed_5[124] = {99, 111, 110, 115, 116, 32, 86, 97, 108, 117, 101, 95, 32, 38, 111, 112, 116, 105, 120, 58, 58, 65, 114, 114, 97, 121, 60, 86, 97, 108, 117, 101, 95, 44, 32, 83, 105, 122, 101, 95, 62, 58, 58, 111, 112, 101, 114, 97, 116, 111, 114, 91, 93, 40, 117, 110, 115, 105, 103, 110, 101, 100, 32, 108, 111, 110, 103, 41, 32, 99, 111, 110, 115, 116, 32, 91, 119, 105, 116, 104, 32, 86, 97, 108, 117, 101, 95, 32, 61, 32, 102, 108, 111, 97, 116, 59, 32, 117, 110, 115, 105, 103, 110, 101, 100, 32, 108, 111, 110, 103, 32, 83, 105, 122, 101, 95, 32, 61, 32, 50, 85, 76, 93, 0};
.global .align 1 .b8 $str[9] = {105, 32, 60, 32, 83, 105, 122, 101, 0};
.global .align 1 .b8 $str$1[46] = {46, 46, 47, 46, 46, 47, 105, 110, 99, 108, 117, 100, 101, 47, 109, 105, 116, 115, 117, 98, 97, 47, 114, 101, 110, 100, 101, 114, 47, 111, 112, 116, 105, 120, 47, 118, 101, 99, 116, 111, 114, 46, 99, 117, 104, 0};
.global .align 1 .b8 $str$2[46] = {46, 46, 47, 46, 46, 47, 105, 110, 99, 108, 117, 100, 101, 47, 109, 105, 116, 115, 117, 98, 97, 47, 114, 101, 110, 100, 101, 114, 47, 111, 112, 116, 105, 120, 47, 109, 97, 116, 114, 105, 120, 46, 99, 117, 104, 0};

.func  (.param .align 8 .b8 func_retval0[8]) _ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float2Eff(
	.param .b32 _ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float2Eff_param_0,
	.param .b32 _ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float2Eff_param_1
)
{
	.local .align 8 .b8 	__local_depot0[8];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .f32 	%f<5>;
	.loc	15 238 0
$L__func_begin0:
	.loc	15 238 0


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.f32 	%f1, [_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float2Eff_param_0];
	ld.param.f32 	%f2, [_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float2Eff_param_1];
$L__tmp0:
	.loc	15 240 13
	st.f32 	[%SP+0], %f1;
	.loc	15 240 22
	st.f32 	[%SP+4], %f2;
	.loc	15 240 31
	ld.f32 	%f3, [%SP+4];
	ld.f32 	%f4, [%SP+0];
	st.param.f32 	[func_retval0+0], %f4;
	st.param.f32 	[func_retval0+4], %f3;
	ret;
$L__tmp1:
$L__func_end0:

}
.func  (.param .align 4 .b8 func_retval0[12]) _ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float3Efff(
	.param .b32 _ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float3Efff_param_0,
	.param .b32 _ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float3Efff_param_1,
	.param .b32 _ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float3Efff_param_2
)
{
	.local .align 4 .b8 	__local_depot1[12];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .f32 	%f<7>;
	.loc	15 243 0
$L__func_begin1:
	.loc	15 243 0


	mov.u64 	%SPL, __local_depot1;
	cvta.local.u64 	%SP, %SPL;
	ld.param.f32 	%f1, [_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float3Efff_param_0];
	ld.param.f32 	%f2, [_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float3Efff_param_1];
	ld.param.f32 	%f3, [_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float3Efff_param_2];
$L__tmp2:
	.loc	15 245 13
	st.f32 	[%SP+0], %f1;
	.loc	15 245 22
	st.f32 	[%SP+4], %f2;
	.loc	15 245 31
	st.f32 	[%SP+8], %f3;
	.loc	15 245 40
	ld.f32 	%f4, [%SP+8];
	ld.f32 	%f5, [%SP+4];
	ld.f32 	%f6, [%SP+0];
	st.param.f32 	[func_retval0+0], %f6;
	st.param.f32 	[func_retval0+4], %f5;
	st.param.f32 	[func_retval0+8], %f4;
	ret;
$L__tmp3:
$L__func_end1:

}
.func  (.param .align 16 .b8 func_retval0[16]) _ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff(
	.param .b32 _ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff_param_0,
	.param .b32 _ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff_param_1,
	.param .b32 _ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff_param_2,
	.param .b32 _ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff_param_3
)
{
	.local .align 16 .b8 	__local_depot2[16];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .f32 	%f<9>;
	.loc	15 248 0
$L__func_begin2:
	.loc	15 248 0


	mov.u64 	%SPL, __local_depot2;
	cvta.local.u64 	%SP, %SPL;
	ld.param.f32 	%f1, [_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff_param_0];
	ld.param.f32 	%f2, [_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff_param_1];
	ld.param.f32 	%f3, [_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff_param_2];
	ld.param.f32 	%f4, [_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff_param_3];
$L__tmp4:
	.loc	15 250 13
	st.f32 	[%SP+0], %f1;
	.loc	15 250 22
	st.f32 	[%SP+4], %f2;
	.loc	15 250 31
	st.f32 	[%SP+8], %f3;
	.loc	15 250 40
	st.f32 	[%SP+12], %f4;
	.loc	15 250 49
	ld.f32 	%f5, [%SP+12];
	ld.f32 	%f6, [%SP+8];
	ld.f32 	%f7, [%SP+4];
	ld.f32 	%f8, [%SP+0];
	st.param.f32 	[func_retval0+0], %f8;
	st.param.f32 	[func_retval0+4], %f7;
	st.param.f32 	[func_retval0+8], %f6;
	st.param.f32 	[func_retval0+12], %f5;
	ret;
$L__tmp5:
$L__func_end2:

}
.func  (.param .b32 func_retval0) _ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3minEff(
	.param .b32 _ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3minEff_param_0,
	.param .b32 _ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3minEff_param_1
)
{
	.reg .f32 	%f<4>;
	.loc	16 973 0
$L__func_begin3:
	.loc	16 973 0


	ld.param.f32 	%f1, [_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3minEff_param_0];
	ld.param.f32 	%f2, [_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3minEff_param_1];
$L__tmp6:
	.loc	16 975 10
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f2;
	.param .b32 retval0;
	call.uni (retval0), 
	fminf, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f3, [retval0+0];
	} // callseq 0
	st.param.f32 	[func_retval0+0], %f3;
	ret;
$L__tmp7:
$L__func_end3:

}
.func  (.param .b32 func_retval0) _ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3maxEff(
	.param .b32 _ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3maxEff_param_0,
	.param .b32 _ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3maxEff_param_1
)
{
	.reg .f32 	%f<4>;
	.loc	16 1097 0
$L__func_begin4:
	.loc	16 1097 0


	ld.param.f32 	%f1, [_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3maxEff_param_0];
	ld.param.f32 	%f2, [_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3maxEff_param_1];
$L__tmp8:
	.loc	16 1099 10
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f2;
	.param .b32 retval0;
	call.uni (retval0), 
	fmaxf, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f3, [retval0+0];
	} // callseq 1
	st.param.f32 	[func_retval0+0], %f3;
	ret;
$L__tmp9:
$L__func_end4:

}
	// .globl	_Z39set_preliminary_intersection_to_payloadfRKN5optix5ArrayIfLm2EEEjj
.visible .func _Z39set_preliminary_intersection_to_payloadfRKN5optix5ArrayIfLm2EEEjj(
	.param .b32 _Z39set_preliminary_intersection_to_payloadfRKN5optix5ArrayIfLm2EEEjj_param_0,
	.param .b64 _Z39set_preliminary_intersection_to_payloadfRKN5optix5ArrayIfLm2EEEjj_param_1,
	.param .b32 _Z39set_preliminary_intersection_to_payloadfRKN5optix5ArrayIfLm2EEEjj_param_2,
	.param .b32 _Z39set_preliminary_intersection_to_payloadfRKN5optix5ArrayIfLm2EEEjj_param_3
)
{
	.local .align 8 .b8 	__local_depot5[16];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<7>;
	.reg .b32 	%r<29>;
	.reg .b64 	%rd<28>;
	.loc	6 46 0
$L__func_begin5:
	.loc	6 46 0


	mov.u64 	%SPL, __local_depot5;
	cvta.local.u64 	%SP, %SPL;
	ld.param.f32 	%f1, [_Z39set_preliminary_intersection_to_payloadfRKN5optix5ArrayIfLm2EEEjj_param_0];
	ld.param.u64 	%rd3, [_Z39set_preliminary_intersection_to_payloadfRKN5optix5ArrayIfLm2EEEjj_param_1];
	ld.param.u32 	%r1, [_Z39set_preliminary_intersection_to_payloadfRKN5optix5ArrayIfLm2EEEjj_param_2];
	ld.param.u32 	%r2, [_Z39set_preliminary_intersection_to_payloadfRKN5optix5ArrayIfLm2EEEjj_param_3];
$L__tmp10:
	.loc	6 50 23
	mov.f32 	%f2, %f1;
	mov.b32 	%r5, %f2;
	mov.b32 	%r4, %r5;
$L__tmp11:
	.loc	6 50 5
	bra.uni	$L__tmp12;
$L__tmp12:
	.loc	17 153 5
	mov.u32 	%r3, 0;
	// begin inline asm
	call _optix_set_payload, (%r3, %r4);
	// end inline asm
	mov.b64 	%rd4, %rd3;
	st.u64 	[%SP+8], %rd4;
	mov.u64 	%rd5, 0;
	mov.b64 	%rd1, %rd5;
$L__tmp13:
	.loc	6 51 38
	bra.uni	$L__tmp14;
$L__tmp14:
	.loc	3 136 8
	setp.lt.u64 	%p1, %rd1, 2;
	not.pred 	%p2, %p1;
	@%p2 bra 	$L__BB5_2;
	bra.uni 	$L__BB5_1;

$L__BB5_1:
	bra.uni 	$L__BB5_3;

$L__BB5_2:
	.loc	3 136 23
	mov.u64 	%rd6, $str;
	cvta.global.u64 	%rd7, %rd6;
	mov.u64 	%rd8, $str$1;
	cvta.global.u64 	%rd9, %rd8;
	mov.u64 	%rd10, __unnamed_5;
	cvta.global.u64 	%rd11, %rd10;
	mov.u32 	%r6, 136;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd7;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd9;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r6;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd11;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 2
	bra.uni 	$L__BB5_3;

$L__BB5_3:
	.loc	3 137 9
	ld.u64 	%rd12, [%SP+8];
	setp.ne.s64 	%p3, %rd12, 0;
	not.pred 	%p4, %p3;
	not.pred 	%p5, %p4;
	@%p5 bra 	$L__BB5_5;
	bra.uni 	$L__BB5_4;

$L__BB5_4:
	mov.u32 	%r7, 0;
	mov.b32 	%r8, %r7;
	bra.uni 	$L__BB5_5;

$L__BB5_5:
	ld.u64 	%rd13, [%SP+8];
	shl.b64 	%rd14, %rd1, 2;
	add.s64 	%rd15, %rd13, %rd14;
$L__tmp15:
	.loc	6 51 38
	ld.f32 	%f3, [%rd15];
	.loc	6 51 23
	mov.f32 	%f4, %f3;
	mov.b32 	%r11, %f4;
	mov.b32 	%r10, %r11;
$L__tmp16:
	.loc	6 51 5
	bra.uni	$L__tmp17;
$L__tmp17:
	.loc	17 158 5
	mov.u32 	%r9, 1;
	// begin inline asm
	call _optix_set_payload, (%r9, %r10);
	// end inline asm
	mov.b64 	%rd16, %rd3;
	st.u64 	[%SP+0], %rd16;
	mov.u64 	%rd17, 1;
	mov.b64 	%rd2, %rd17;
$L__tmp18:
	.loc	6 52 38
	bra.uni	$L__tmp19;
$L__tmp19:
	.loc	3 136 8
	setp.lt.u64 	%p6, %rd2, 2;
	not.pred 	%p7, %p6;
	@%p7 bra 	$L__BB5_7;
	bra.uni 	$L__BB5_6;

$L__BB5_6:
	bra.uni 	$L__BB5_8;

$L__BB5_7:
	.loc	3 136 23
	mov.u64 	%rd18, $str;
	cvta.global.u64 	%rd19, %rd18;
	mov.u64 	%rd20, $str$1;
	cvta.global.u64 	%rd21, %rd20;
	mov.u64 	%rd22, __unnamed_5;
	cvta.global.u64 	%rd23, %rd22;
	mov.u32 	%r12, 136;
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd19;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd21;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r12;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd23;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 3
	bra.uni 	$L__BB5_8;

$L__BB5_8:
	.loc	3 137 9
	ld.u64 	%rd24, [%SP+0];
	setp.ne.s64 	%p8, %rd24, 0;
	not.pred 	%p9, %p8;
	not.pred 	%p10, %p9;
	@%p10 bra 	$L__BB5_10;
	bra.uni 	$L__BB5_9;

$L__BB5_9:
	mov.u32 	%r13, 0;
	mov.b32 	%r14, %r13;
	bra.uni 	$L__BB5_10;

$L__BB5_10:
	ld.u64 	%rd25, [%SP+0];
	shl.b64 	%rd26, %rd2, 2;
	add.s64 	%rd27, %rd25, %rd26;
$L__tmp20:
	.loc	6 52 38
	ld.f32 	%f5, [%rd27];
	.loc	6 52 23
	mov.f32 	%f6, %f5;
	mov.b32 	%r23, %f6;
	mov.b32 	%r16, %r23;
$L__tmp21:
	.loc	6 52 5
	bra.uni	$L__tmp22;
$L__tmp22:
	.loc	17 163 5
	mov.u32 	%r15, 2;
	// begin inline asm
	call _optix_set_payload, (%r15, %r16);
	// end inline asm
	mov.b32 	%r18, %r1;
$L__tmp23:
	.loc	6 53 5
	bra.uni	$L__tmp24;
$L__tmp24:
	.loc	17 168 5
	mov.u32 	%r17, 3;
	// begin inline asm
	call _optix_set_payload, (%r17, %r18);
	// end inline asm
	mov.b32 	%r20, %r2;
$L__tmp25:
	.loc	6 54 5
	bra.uni	$L__tmp26;
$L__tmp26:
	.loc	17 173 5
	mov.u32 	%r19, 4;
	// begin inline asm
	call _optix_set_payload, (%r19, %r20);
	// end inline asm
$L__tmp27:
	.loc	6 57 9
	bra.uni	$L__tmp28;
$L__tmp28:
	.loc	17 349 5
	mov.u32 	%r22, 5;
	// begin inline asm
	call (%r21), _optix_get_payload, (%r22);
	// end inline asm
$L__tmp29:
	.loc	17 350 5
	mov.b32 	%r24, %r21;
$L__tmp30:
	.loc	6 57 9
	setp.gt.u32 	%p11, %r24, 0;
	not.pred 	%p12, %p11;
	@%p12 bra 	$L__BB5_12;
	bra.uni 	$L__BB5_11;

$L__BB5_11:
	.loc	6 58 27
	bra.uni	$L__tmp31;
$L__tmp31:
	.loc	17 1163 5
	// begin inline asm
	call (%r25), _optix_read_instance_id, ();
	// end inline asm
$L__tmp32:
	.loc	17 1164 5
	mov.b32 	%r28, %r25;
	mov.b32 	%r27, %r28;
$L__tmp33:
	.loc	6 58 9
	bra.uni	$L__tmp34;
$L__tmp34:
	.loc	17 178 5
	mov.u32 	%r26, 5;
	// begin inline asm
	call _optix_set_payload, (%r26, %r27);
	// end inline asm
$L__tmp35:
	.loc	6 58 9
	bra.uni 	$L__BB5_12;
$L__tmp36:

$L__BB5_12:
	.loc	6 59 1
	ret;
$L__tmp37:
$L__func_end5:

}
	// .globl	_ZNK5optix5ArrayIfLm2EEixEm
.visible .func  (.param .b64 func_retval0) _ZNK5optix5ArrayIfLm2EEixEm(
	.param .b64 _ZNK5optix5ArrayIfLm2EEixEm_param_0,
	.param .b64 _ZNK5optix5ArrayIfLm2EEixEm_param_1
)
{
	.reg .pred 	%p<6>;
	.reg .b32 	%r<2>;
	.reg .b64 	%rd<11>;
	.loc	3 135 0
$L__func_begin6:
	.loc	3 135 0


	ld.param.u64 	%rd1, [_ZNK5optix5ArrayIfLm2EEixEm_param_0];
	ld.param.u64 	%rd2, [_ZNK5optix5ArrayIfLm2EEixEm_param_1];
$L__tmp38:
	.loc	3 136 8
	setp.lt.u64 	%p1, %rd2, 2;
	not.pred 	%p2, %p1;
	@%p2 bra 	$L__BB6_2;
	bra.uni 	$L__BB6_1;

$L__BB6_1:
	bra.uni 	$L__BB6_3;

$L__BB6_2:
	.loc	3 136 23
	mov.u64 	%rd3, $str;
	cvta.global.u64 	%rd4, %rd3;
	mov.u64 	%rd5, $str$1;
	cvta.global.u64 	%rd6, %rd5;
	mov.u64 	%rd7, __unnamed_5;
	cvta.global.u64 	%rd8, %rd7;
	mov.u32 	%r1, 136;
	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd4;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd6;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r1;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd8;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 4
	bra.uni 	$L__BB6_3;

$L__BB6_3:
	.loc	3 137 9
	setp.ne.s64 	%p3, %rd1, 0;
	not.pred 	%p4, %p3;
	not.pred 	%p5, %p4;
	@%p5 bra 	$L__BB6_5;
	bra.uni 	$L__BB6_4;

$L__BB6_4:
	bra.uni 	$L__BB6_5;

$L__BB6_5:
	shl.b64 	%rd9, %rd2, 2;
	add.s64 	%rd10, %rd1, %rd9;
	st.param.b64 	[func_retval0+0], %rd10;
	ret;
$L__tmp39:
$L__func_end6:

}
	// .globl	_Z15solve_quadraticfffRfS_
.visible .func  (.param .b32 func_retval0) _Z15solve_quadraticfffRfS_(
	.param .b32 _Z15solve_quadraticfffRfS__param_0,
	.param .b32 _Z15solve_quadraticfffRfS__param_1,
	.param .b32 _Z15solve_quadraticfffRfS__param_2,
	.param .b64 _Z15solve_quadraticfffRfS__param_3,
	.param .b64 _Z15solve_quadraticfffRfS__param_4
)
{
	.reg .pred 	%p<21>;
	.reg .b16 	%rs<14>;
	.reg .f32 	%f<24>;
	.reg .b32 	%r<3>;
	.reg .b64 	%rd<3>;
	.loc	18 11 0
$L__func_begin7:
	.loc	18 11 0


	ld.param.f32 	%f8, [_Z15solve_quadraticfffRfS__param_0];
	ld.param.f32 	%f9, [_Z15solve_quadraticfffRfS__param_1];
	ld.param.f32 	%f10, [_Z15solve_quadraticfffRfS__param_2];
	ld.param.u64 	%rd1, [_Z15solve_quadraticfffRfS__param_3];
	ld.param.u64 	%rd2, [_Z15solve_quadraticfffRfS__param_4];
$L__tmp40:
	.loc	18 12 22
	setp.eq.f32 	%p6, %f8, 0f00000000;
	selp.u16 	%rs1, 1, 0, %p6;
	selp.u16 	%rs6, 1, 0, %p6;
$L__tmp41:
	.loc	18 14 5
	setp.ne.s16 	%p7, %rs6, 0;
	mov.pred 	%p5, 0;
	not.pred 	%p8, %p7;
	mov.pred 	%p19, %p5;
	@%p8 bra 	$L__BB7_2;
	bra.uni 	$L__BB7_1;

$L__BB7_1:
	setp.eq.f32 	%p1, %f9, 0f00000000;
	mov.pred 	%p19, %p1;
	bra.uni 	$L__BB7_2;

$L__BB7_2:
	mov.pred 	%p2, %p19;
	not.pred 	%p9, %p2;
	@%p9 bra 	$L__BB7_4;
	bra.uni 	$L__BB7_3;

$L__BB7_3:
$L__tmp42:
	.loc	18 15 9
	mov.u16 	%rs12, 0;
	mov.b16 	%rs2, %rs12;
	mov.u16 	%rs13, %rs2;
	bra.uni 	$L__BB7_15;
$L__tmp43:

$L__BB7_4:
	.loc	18 17 5
	neg.f32 	%f11, %f10;
	div.rn.f32 	%f12, %f11, %f9;
	st.f32 	[%rd2], %f12;
	ld.f32 	%f13, [%rd2];
	st.f32 	[%rd1], %f13;
	.loc	18 18 19
	mul.f32 	%f14, %f8, 0fC0800000;
	mul.f32 	%f15, %f14, %f10;
	.loc	18 18 21
	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f9;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f9;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f15;
	.param .b32 retval0;
	call.uni (retval0), 
	fmaf, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32 	%f1, [retval0+0];
$L__tmp44:
	} // callseq 5
	.loc	18 21 5
	and.b16  	%rs7, %rs1, 255;
	setp.ne.s16 	%p11, %rs7, 0;
	not.pred 	%p12, %p11;
	mov.pred 	%p10, 0;
	not.pred 	%p13, %p12;
	mov.pred 	%p20, %p10;
	@%p13 bra 	$L__BB7_6;
	bra.uni 	$L__BB7_5;

$L__BB7_5:
	setp.lt.f32 	%p3, %f1, 0f00000000;
	mov.pred 	%p20, %p3;
	bra.uni 	$L__BB7_6;

$L__BB7_6:
	mov.pred 	%p4, %p20;
	not.pred 	%p14, %p4;
	@%p14 bra 	$L__BB7_8;
	bra.uni 	$L__BB7_7;

$L__BB7_7:
$L__tmp45:
	.loc	18 22 9
	mov.u16 	%rs11, 0;
	mov.b16 	%rs3, %rs11;
	mov.u16 	%rs13, %rs3;
	bra.uni 	$L__BB7_15;
$L__tmp46:

$L__BB7_8:
	.loc	18 31 40
	{ // callseq 6, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZSt4sqrtf, 
	(
	param0
	);
	ld.param.f32 	%f16, [retval0+0];
	} // callseq 6
	.loc	18 31 31
	{ // callseq 7, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f16;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f9;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZSt8copysignff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f17, [retval0+0];
	} // callseq 7
	add.f32 	%f18, %f9, %f17;
	mul.f32 	%f19, %f18, 0fBF000000;
$L__tmp47:
	.loc	18 33 15
	div.rn.f32 	%f20, %f19, %f8;
$L__tmp48:
	.loc	18 34 15
	div.rn.f32 	%f21, %f10, %f19;
$L__tmp49:
	.loc	18 37 17
	{ // callseq 8, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f20;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f21;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3minEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f2, [retval0+0];
$L__tmp50:
	} // callseq 8
	.loc	18 38 17
	{ // callseq 9, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f20;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f21;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3maxEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f3, [retval0+0];
$L__tmp51:
	} // callseq 9
	.loc	18 40 5
	and.b16  	%rs8, %rs1, 255;
	setp.ne.s16 	%p15, %rs8, 0;
	not.pred 	%p16, %p15;
	@%p16 bra 	$L__BB7_10;
	bra.uni 	$L__BB7_9;

$L__BB7_9:
	ld.f32 	%f4, [%rd1];
	mov.f32 	%f22, %f4;
	bra.uni 	$L__BB7_11;

$L__BB7_10:
	mov.f32 	%f22, %f2;
$L__tmp52:
	bra.uni 	$L__BB7_11;

$L__BB7_11:
	mov.f32 	%f5, %f22;
	st.f32 	[%rd1], %f5;
	.loc	18 41 5
	and.b16  	%rs9, %rs1, 255;
	setp.ne.s16 	%p17, %rs9, 0;
	not.pred 	%p18, %p17;
	@%p18 bra 	$L__BB7_13;
	bra.uni 	$L__BB7_12;

$L__BB7_12:
	ld.f32 	%f6, [%rd1];
	mov.f32 	%f23, %f6;
	bra.uni 	$L__BB7_14;

$L__BB7_13:
	mov.f32 	%f23, %f3;
$L__tmp53:
	bra.uni 	$L__BB7_14;

$L__BB7_14:
	mov.f32 	%f7, %f23;
	st.f32 	[%rd2], %f7;
	.loc	18 43 5
	mov.u16 	%rs10, 1;
	mov.b16 	%rs4, %rs10;
	mov.u16 	%rs13, %rs4;
	bra.uni 	$L__BB7_15;

$L__BB7_15:
	mov.u16 	%rs5, %rs13;
	cvt.u32.u16 	%r1, %rs5;
	cvt.s32.s8 	%r2, %r1;
	st.param.b32 	[func_retval0+0], %r2;
	ret;
$L__tmp54:
$L__func_end7:

}
	// .globl	_ZSt8copysignff
.visible .func  (.param .b32 func_retval0) _ZSt8copysignff(
	.param .b32 _ZSt8copysignff_param_0,
	.param .b32 _ZSt8copysignff_param_1
)
{
	.reg .f32 	%f<4>;
	.loc	19 1286 0
$L__func_begin8:
	.loc	19 1286 0


	ld.param.f32 	%f1, [_ZSt8copysignff_param_0];
	ld.param.f32 	%f2, [_ZSt8copysignff_param_1];
$L__tmp55:
	.loc	19 1287 12
	{ // callseq 10, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f2;
	.param .b32 retval0;
	call.uni (retval0), 
	copysignf, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f3, [retval0+0];
	} // callseq 10
	st.param.f32 	[func_retval0+0], %f3;
	ret;
$L__tmp56:
$L__func_end8:

}
	// .globl	_ZSt4sqrtf
.visible .func  (.param .b32 func_retval0) _ZSt4sqrtf(
	.param .b32 _ZSt4sqrtf_param_0
)
{
	.reg .f32 	%f<3>;
	.loc	19 463 0
$L__func_begin9:
	.loc	19 463 0


	ld.param.f32 	%f1, [_ZSt4sqrtf_param_0];
$L__tmp57:
	.loc	19 464 12
	{ // callseq 11, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1;
	.param .b32 retval0;
	call.uni (retval0), 
	sqrtf, 
	(
	param0
	);
	ld.param.f32 	%f2, [retval0+0];
	} // callseq 11
	st.param.f32 	[func_retval0+0], %f2;
	ret;
$L__tmp58:
$L__func_end9:

}
	// .globl	_Z3sqrIfET_RKS0_
.visible .func  (.param .b32 func_retval0) _Z3sqrIfET_RKS0_(
	.param .b64 _Z3sqrIfET_RKS0__param_0
)
{
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<2>;
	.loc	18 7 0
$L__func_begin10:
	.loc	18 7 0


	ld.param.u64 	%rd1, [_Z3sqrIfET_RKS0__param_0];
$L__tmp59:
	.loc	18 8 5
	ld.f32 	%f1, [%rd1];
	ld.f32 	%f2, [%rd1];
	mul.f32 	%f3, %f1, %f2;
	st.param.f32 	[func_retval0+0], %f3;
	ret;
$L__tmp60:
$L__func_end10:

}
	// .globl	__intersection__cylinder
.visible .entry __intersection__cylinder()
{
	.local .align 16 .b8 	__local_depot11[6352];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<361>;
	.reg .b16 	%rs<70>;
	.reg .f32 	%f<2412>;
	.reg .b32 	%r<719>;
	.reg .f64 	%fd<3>;
	.reg .b64 	%rd<1797>;
	.loc	8 15 0
$L__func_begin11:
	.loc	8 15 0


	mov.u64 	%SPL, __local_depot11;
	cvta.local.u64 	%SP, %SPL;
	.loc	8 16 62
	bra.uni	$L__tmp61;
$L__tmp61:
	.loc	17 1264 5
	// begin inline asm
	call (%rd138), _optix_get_sbt_data_ptr_64, ();
	// end inline asm
$L__tmp62:
	.loc	17 1265 5
	mov.b64 	%rd139, %rd138;
$L__tmp63:
	.loc	8 17 33
	ld.u64 	%rd1, [%rd139+8];
	add.u64 	%rd2, %SP, 6176;
$L__tmp64:
	.loc	8 0 33
	mov.b64 	%rd140, %rd2;
	st.u64 	[%SP+6112], %rd140;
	.loc	10 27 11
	bra.uni	$L__tmp65;
$L__tmp65:
	.loc	10 15 79
	ld.u64 	%rd141, [%SP+6112];
	ld.u64 	%rd142, [%SP+6112];
$L__tmp66:
	.loc	10 28 69
	bra.uni	$L__tmp67;
$L__tmp67:
	.loc	17 550 5
	// begin inline asm
	call (%f63), _optix_get_world_ray_origin_x, ();
	// end inline asm
$L__tmp68:
	.loc	17 551 5
	// begin inline asm
	call (%f64), _optix_get_world_ray_origin_y, ();
	// end inline asm
$L__tmp69:
	.loc	17 552 5
	// begin inline asm
	call (%f65), _optix_get_world_ray_origin_z, ();
	// end inline asm
$L__tmp70:
	.loc	17 553 12
	{ // callseq 12, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f63;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f64;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f65;
	.param .align 4 .b8 retval0[12];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float3Efff, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32 	%f66, [retval0+0];
	ld.param.f32 	%f67, [retval0+4];
	ld.param.f32 	%f68, [retval0+8];
	} // callseq 12
	st.f32 	[%SP+6056], %f68;
	st.f32 	[%SP+6052], %f67;
	st.f32 	[%SP+6048], %f66;
$L__tmp71:
	.loc	17 818 9
	bra.uni	$L__tmp72;
$L__tmp72:
	.loc	17 879 5
	// begin inline asm
	call (%r125), _optix_get_transform_list_size, ();
	// end inline asm
$L__tmp73:
	.loc	17 880 5
	mov.b32 	%r126, %r125;
$L__tmp74:
	.loc	17 818 9
	setp.eq.s32 	%p35, %r126, 0;
	not.pred 	%p36, %p35;
	@%p36 bra 	$L__BB11_2;
	bra.uni 	$L__BB11_1;

$L__BB11_1:
	.loc	10 28 27
	bra.uni	$L__tmp75;
$L__tmp75:
	.loc	17 819 9
	ld.f32 	%f3, [%SP+6056];
	ld.f32 	%f2, [%SP+6052];
	ld.f32 	%f1, [%SP+6048];
	mov.f32 	%f2403, %f1;
	mov.f32 	%f2404, %f2;
	mov.f32 	%f2405, %f3;
	bra.uni 	$L__BB11_94;
$L__tmp76:

$L__BB11_2:
	.loc	17 0 9
	add.u64 	%rd143, %SP, 6064;
	mov.b64 	%rd144, %rd143;
	st.u64 	[%SP+5920], %rd144;
	add.u64 	%rd145, %SP, 6080;
	mov.b64 	%rd146, %rd145;
	st.u64 	[%SP+5928], %rd146;
	add.u64 	%rd147, %SP, 6096;
	mov.b64 	%rd148, %rd147;
	st.u64 	[%SP+5936], %rd148;
	.loc	20 332 31
	bra.uni	$L__tmp77;
$L__tmp77:
	.loc	17 879 5
	// begin inline asm
	call (%r127), _optix_get_transform_list_size, ();
	// end inline asm
$L__tmp78:
	.loc	17 880 5
	mov.b32 	%r128, %r127;
$L__tmp79:
	.loc	20 332 31
	mov.b32 	%r1, %r128;
$L__tmp80:
	.loc	20 333 24
	bra.uni	$L__tmp81;
$L__tmp81:
	.loc	17 600 5
	// begin inline asm
	call (%f69), _optix_get_ray_time, ();
	// end inline asm
$L__tmp82:
	.loc	17 601 5
	mov.f32 	%f70, %f69;
$L__tmp83:
	.loc	20 333 24
	mov.f32 	%f4, %f70;
$L__tmp84:
	.loc	17 822 5
	bra.uni	$L__tmp85;
$L__tmp85:
	.loc	20 336 25
	mov.u32 	%r129, 0;
	mov.b32 	%r2, %r129;
$L__tmp86:
	.loc	20 336 5
	mov.u32 	%r679, %r2;
$L__tmp87:
	bra.uni 	$L__BB11_3;

$L__BB11_3:
	mov.u32 	%r3, %r679;
$L__tmp88:
	setp.lt.u32 	%p37, %r3, %r1;
	not.pred 	%p38, %p37;
	@%p38 bra 	$L__BB11_93;
	bra.uni 	$L__BB11_4;

$L__BB11_4:
	.loc	20 0 5
	mov.b32 	%r130, %r3;
$L__tmp89:
	.loc	20 338 41
	bra.uni	$L__tmp90;
$L__tmp90:
	.loc	17 886 5
	// begin inline asm
	call (%rd178), _optix_get_transform_list_handle, (%r130);
	// end inline asm
$L__tmp91:
	.loc	17 887 5
	mov.b64 	%rd180, %rd178;
$L__tmp92:
	.loc	20 338 41
	mov.b64 	%rd181, %rd180;
$L__tmp93:
	.loc	20 0 41
	add.u64 	%rd182, %SP, 5952;
	mov.b64 	%rd183, %rd182;
	st.u64 	[%SP+5872], %rd183;
	add.u64 	%rd184, %SP, 5968;
	mov.b64 	%rd185, %rd184;
	st.u64 	[%SP+5880], %rd185;
	add.u64 	%rd186, %SP, 5984;
	mov.b64 	%rd187, %rd186;
	st.u64 	[%SP+5888], %rd187;
	mov.b64 	%rd3, %rd181;
$L__tmp94:
	mov.f32 	%f5, %f4;
$L__tmp95:
	mov.u16 	%rs12, 0;
	mov.b16 	%rs1, %rs12;
$L__tmp96:
	mov.b64 	%rd179, %rd3;
$L__tmp97:
	.loc	20 284 37
	bra.uni	$L__tmp98;
$L__tmp98:
	.loc	17 893 5
	// begin inline asm
	call (%r131), _optix_get_transform_type_from_handle, (%rd179);
	// end inline asm
$L__tmp99:
	.loc	17 894 5
	mov.b32 	%r132, %r131;
$L__tmp100:
	.loc	20 284 37
	mov.b32 	%r4, %r132;
$L__tmp101:
	.loc	20 286 5
	setp.eq.s32 	%p40, %r4, 2;
	mov.pred 	%p39, -1;
	mov.pred 	%p343, %p39;
	@%p40 bra 	$L__BB11_6;
	bra.uni 	$L__BB11_5;

$L__BB11_5:
	setp.eq.s32 	%p1, %r4, 3;
	mov.pred 	%p343, %p1;
	bra.uni 	$L__BB11_6;

$L__BB11_6:
	mov.pred 	%p2, %p343;
	not.pred 	%p41, %p2;
	@%p41 bra 	$L__BB11_65;
	bra.uni 	$L__BB11_7;

$L__BB11_7:
	.loc	20 341 9
	bra.uni	$L__tmp102;
$L__tmp102:
	.loc	20 288 9
	setp.eq.s32 	%p57, %r4, 2;
	not.pred 	%p58, %p57;
	@%p58 bra 	$L__BB11_32;
	bra.uni 	$L__BB11_8;

$L__BB11_8:
	.loc	20 0 9
	mov.b64 	%rd550, %rd3;
$L__tmp103:
	.loc	20 290 63
	bra.uni	$L__tmp104;
$L__tmp104:
	.loc	17 914 5
	// begin inline asm
	call (%rd549), _optix_get_matrix_motion_transform_from_handle, (%rd550);
	// end inline asm
$L__tmp105:
	.loc	20 290 63
	mov.b64 	%rd551, %rd549;
	st.u64 	[%SP+5896], %rd551;
	.loc	20 291 13
	ld.u64 	%rd552, [%SP+5872];
	ld.u64 	%rd553, [%SP+5880];
	ld.u64 	%rd554, [%SP+5888];
	ld.u64 	%rd555, [%SP+5896];
	mov.b64 	%rd556, %rd552;
	st.u64 	[%SP+5688], %rd556;
	mov.b64 	%rd557, %rd553;
	st.u64 	[%SP+5696], %rd557;
	mov.b64 	%rd558, %rd554;
	st.u64 	[%SP+5704], %rd558;
	mov.b64 	%rd559, %rd555;
	st.u64 	[%SP+5712], %rd559;
	mov.f32 	%f6, %f5;
$L__tmp106:
	.loc	20 291 13
	bra.uni	$L__tmp107;
$L__tmp107:
	.loc	20 241 5
	ld.u64 	%rd560, [%SP+5712];
	mov.b64 	%rd561, %rd560;
	st.u64 	[%SP+5552], %rd561;
	.loc	20 241 42
	bra.uni	$L__tmp108;
$L__tmp108:
	.loc	20 63 18
	mov.u32 	%r248, 0;
	mov.b32 	%r5, %r248;
$L__tmp109:
	.loc	20 63 5
	mov.u32 	%r680, %r5;
$L__tmp110:
	bra.uni 	$L__BB11_9;

$L__BB11_9:
	mov.u32 	%r6, %r680;
$L__tmp111:
	cvt.s64.s32 	%rd562, %r6;
	setp.lt.u64 	%p79, %rd562, 128;
	not.pred 	%p80, %p79;
	@%p80 bra 	$L__BB11_11;
	bra.uni 	$L__BB11_10;

$L__BB11_10:
$L__tmp112:
	.loc	20 64 9
	cvt.s64.s32 	%rd812, %r6;
	add.u64 	%rd813, %SP, 5560;
	add.s64 	%rd814, %rd813, %rd812;
	ld.u64 	%rd815, [%SP+5552];
	cvt.s64.s32 	%rd816, %r6;
	add.s64 	%rd810, %rd815, %rd816;
$L__tmp113:
	.loc	20 64 40
	bra.uni	$L__tmp114;
$L__tmp114:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd809, %rd810;
	// end inline asm
$L__tmp115:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r358,%r359,%r360,%r361}, [%rd809];
	// end inline asm
	st.u32 	[%SP+5536], %r358;
	st.u32 	[%SP+5540], %r359;
	st.u32 	[%SP+5544], %r360;
	st.u32 	[%SP+5548], %r361;
	.loc	20 56 5
	ld.u32 	%r362, [%SP+5536];
	ld.u32 	%r363, [%SP+5540];
	ld.u32 	%r364, [%SP+5544];
	ld.u32 	%r365, [%SP+5548];
$L__tmp116:
	.loc	20 64 40
	st.u32 	[%rd814+12], %r365;
	st.u32 	[%rd814+8], %r364;
	st.u32 	[%rd814+4], %r363;
	st.u32 	[%rd814], %r362;
$L__tmp117:
	.loc	20 63 42
	add.s32 	%r7, %r6, 16;
$L__tmp118:
	mov.u32 	%r680, %r7;
$L__tmp119:
	bra.uni 	$L__BB11_9;
$L__tmp120:

$L__BB11_11:
	.loc	20 65 5
	ld.u64 	%rd563, [%SP+5560];
	ld.u16 	%rs20, [%SP+5568];
	ld.u16 	%rs21, [%SP+5570];
	ld.f32 	%f606, [%SP+5572];
	ld.f32 	%f607, [%SP+5576];
	ld.u32 	%r249, [%SP+5580];
	ld.u32 	%r250, [%SP+5584];
	ld.u32 	%r251, [%SP+5588];
	ld.f32 	%f608, [%SP+5592];
	ld.f32 	%f609, [%SP+5596];
	ld.f32 	%f610, [%SP+5600];
	ld.f32 	%f611, [%SP+5604];
	ld.f32 	%f612, [%SP+5608];
	ld.f32 	%f613, [%SP+5612];
	ld.f32 	%f614, [%SP+5616];
	ld.f32 	%f615, [%SP+5620];
	ld.f32 	%f616, [%SP+5624];
	ld.f32 	%f617, [%SP+5628];
	ld.f32 	%f618, [%SP+5632];
	ld.f32 	%f619, [%SP+5636];
	ld.f32 	%f620, [%SP+5640];
	ld.f32 	%f621, [%SP+5644];
	ld.f32 	%f622, [%SP+5648];
	ld.f32 	%f623, [%SP+5652];
	ld.f32 	%f624, [%SP+5656];
	ld.f32 	%f625, [%SP+5660];
	ld.f32 	%f626, [%SP+5664];
	ld.f32 	%f627, [%SP+5668];
	ld.f32 	%f628, [%SP+5672];
	ld.f32 	%f629, [%SP+5676];
	ld.f32 	%f630, [%SP+5680];
	ld.f32 	%f631, [%SP+5684];
$L__tmp121:
	.loc	20 241 42
	st.f32 	[%SP+5868], %f631;
	st.f32 	[%SP+5864], %f630;
	st.f32 	[%SP+5860], %f629;
	st.f32 	[%SP+5856], %f628;
	st.f32 	[%SP+5852], %f627;
	st.f32 	[%SP+5848], %f626;
	st.f32 	[%SP+5844], %f625;
	st.f32 	[%SP+5840], %f624;
	st.f32 	[%SP+5836], %f623;
	st.f32 	[%SP+5832], %f622;
	st.f32 	[%SP+5828], %f621;
	st.f32 	[%SP+5824], %f620;
	st.f32 	[%SP+5820], %f619;
	st.f32 	[%SP+5816], %f618;
	st.f32 	[%SP+5812], %f617;
	st.f32 	[%SP+5808], %f616;
	st.f32 	[%SP+5804], %f615;
	st.f32 	[%SP+5800], %f614;
	st.f32 	[%SP+5796], %f613;
	st.f32 	[%SP+5792], %f612;
	st.f32 	[%SP+5788], %f611;
	st.f32 	[%SP+5784], %f610;
	st.f32 	[%SP+5780], %f609;
	st.f32 	[%SP+5776], %f608;
	st.u32 	[%SP+5772], %r251;
	st.u32 	[%SP+5768], %r250;
	st.u32 	[%SP+5764], %r249;
	st.f32 	[%SP+5760], %f607;
	st.f32 	[%SP+5756], %f606;
	st.u16 	[%SP+5754], %rs21;
	st.u16 	[%SP+5752], %rs20;
	st.u64 	[%SP+5744], %rd563;
	add.u64 	%rd564, %SP, 5744;
	add.s64 	%rd565, %rd564, 8;
	ld.u16 	%rs22, [%rd565+2];
	ld.f32 	%f632, [%rd565+4];
	ld.f32 	%f633, [%rd565+8];
	ld.u16 	%rs23, [%SP+5752];
	st.f32 	[%SP+5728], %f633;
	st.f32 	[%SP+5724], %f632;
	st.u16 	[%SP+5722], %rs22;
	st.u16 	[%SP+5720], %rs23;
	add.u64 	%rd566, %SP, 5732;
	mov.b64 	%rd567, %rd566;
$L__tmp122:
	.loc	20 0 42
	add.u64 	%rd568, %SP, 5736;
	mov.b64 	%rd569, %rd568;
$L__tmp123:
	add.u64 	%rd570, %SP, 5720;
	mov.b64 	%rd571, %rd570;
	st.u64 	[%SP+5520], %rd571;
	mov.f32 	%f634, %f6;
$L__tmp124:
	.loc	20 241 5
	bra.uni	$L__tmp125;
$L__tmp125:
	.loc	20 217 27
	ld.u64 	%rd572, [%SP+5520];
	ld.f32 	%f635, [%rd572+4];
	mov.f32 	%f636, %f635;
$L__tmp126:
	.loc	20 218 25
	ld.u64 	%rd573, [%SP+5520];
	ld.f32 	%f637, [%rd573+8];
	mov.f32 	%f638, %f637;
$L__tmp127:
	.loc	20 219 30
	ld.u64 	%rd574, [%SP+5520];
	ld.u16 	%rs24, [%rd574];
	cvt.u32.u16 	%r252, %rs24;
	sub.s32 	%r253, %r252, 1;
	cvt.rn.f32.s32 	%f639, %r253;
$L__tmp128:
	.loc	20 224 22
	sub.f32 	%f640, %f634, %f636;
	mul.f32 	%f641, %f640, %f639;
	sub.f32 	%f642, %f638, %f636;
	div.rn.f32 	%f643, %f641, %f642;
	.loc	20 224 34
	{ // callseq 30, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f639;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f643;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3minEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f644, [retval0+0];
	} // callseq 30
	.loc	20 224 24
	mov.f32 	%f645, 0f00000000;
	{ // callseq 31, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f645;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f644;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3maxEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f646, [retval0+0];
$L__tmp129:
	} // callseq 31
	.loc	20 225 26
	{ // callseq 32, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f646;
	.param .b32 retval0;
	call.uni (retval0), 
	floorf, 
	(
	param0
	);
	ld.param.f32 	%f647, [retval0+0];
$L__tmp130:
	} // callseq 32
	.loc	20 227 5
	sub.f32 	%f648, %f646, %f647;
	st.f32 	[%rd567], %f648;
	.loc	20 228 5
	cvt.rzi.s32.f32 	%r254, %f647;
	st.u32 	[%rd569], %r254;
$L__tmp131:
	.loc	20 244 29
	ld.u64 	%rd575, [%SP+5712];
	add.s64 	%rd576, %rd575, 32;
	ld.u32 	%r255, [%SP+5736];
	cvt.s64.s32 	%rd577, %r255;
	mul.lo.s64 	%rd578, %rd577, 48;
	add.s64 	%rd579, %rd576, %rd578;
$L__tmp132:
	.loc	20 247 5
	ld.u64 	%rd580, [%SP+5688];
	ld.u64 	%rd581, [%SP+5696];
	ld.u64 	%rd582, [%SP+5704];
	ld.f32 	%f649, [%SP+5732];
	mov.b64 	%rd583, %rd580;
	st.u64 	[%SP+5344], %rd583;
	mov.b64 	%rd584, %rd581;
	st.u64 	[%SP+5352], %rd584;
	mov.b64 	%rd585, %rd582;
	st.u64 	[%SP+5360], %rd585;
	mov.b64 	%rd586, %rd579;
	st.u64 	[%SP+5368], %rd586;
	mov.f32 	%f7, %f649;
$L__tmp133:
	.loc	20 247 5
	bra.uni	$L__tmp134;
$L__tmp134:
	.loc	20 172 5
	ld.u64 	%rd4, [%SP+5344];
	ld.u64 	%rd587, [%SP+5368];
	mov.b64 	%rd588, %rd587;
	st.u64 	[%SP+5312], %rd588;
	.loc	20 172 10
	bra.uni	$L__tmp135;
$L__tmp135:
	.loc	20 63 18
	mov.u32 	%r256, 0;
	mov.b32 	%r8, %r256;
$L__tmp136:
	.loc	20 63 5
	mov.u32 	%r681, %r8;
$L__tmp137:
	bra.uni 	$L__BB11_12;

$L__BB11_12:
	mov.u32 	%r9, %r681;
$L__tmp138:
	cvt.s64.s32 	%rd589, %r9;
	setp.lt.u64 	%p81, %rd589, 16;
	not.pred 	%p82, %p81;
	@%p82 bra 	$L__BB11_14;
	bra.uni 	$L__BB11_13;

$L__BB11_13:
$L__tmp139:
	.loc	20 64 9
	cvt.s64.s32 	%rd804, %r9;
	add.u64 	%rd805, %SP, 5328;
	add.s64 	%rd806, %rd805, %rd804;
	ld.u64 	%rd807, [%SP+5312];
	cvt.s64.s32 	%rd808, %r9;
	add.s64 	%rd802, %rd807, %rd808;
$L__tmp140:
	.loc	20 64 40
	bra.uni	$L__tmp141;
$L__tmp141:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd801, %rd802;
	// end inline asm
$L__tmp142:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r350,%r351,%r352,%r353}, [%rd801];
	// end inline asm
	st.u32 	[%SP+5296], %r350;
	st.u32 	[%SP+5300], %r351;
	st.u32 	[%SP+5304], %r352;
	st.u32 	[%SP+5308], %r353;
	.loc	20 56 5
	ld.u32 	%r354, [%SP+5296];
	ld.u32 	%r355, [%SP+5300];
	ld.u32 	%r356, [%SP+5304];
	ld.u32 	%r357, [%SP+5308];
$L__tmp143:
	.loc	20 64 40
	st.u32 	[%rd806+12], %r357;
	st.u32 	[%rd806+8], %r356;
	st.u32 	[%rd806+4], %r355;
	st.u32 	[%rd806], %r354;
$L__tmp144:
	.loc	20 63 42
	add.s32 	%r10, %r9, 16;
$L__tmp145:
	mov.u32 	%r681, %r10;
$L__tmp146:
	bra.uni 	$L__BB11_12;
$L__tmp147:

$L__BB11_14:
	.loc	20 65 5
	ld.f32 	%f650, [%SP+5328];
	ld.f32 	%f651, [%SP+5332];
	ld.f32 	%f652, [%SP+5336];
	ld.f32 	%f653, [%SP+5340];
$L__tmp148:
	.loc	20 172 10
	st.f32 	[%rd4+12], %f653;
	st.f32 	[%rd4+8], %f652;
	st.f32 	[%rd4+4], %f651;
	st.f32 	[%rd4], %f650;
	.loc	20 173 5
	ld.u64 	%rd5, [%SP+5352];
	ld.u64 	%rd590, [%SP+5368];
	add.s64 	%rd6, %rd590, 16;
$L__tmp149:
	.loc	20 173 10
	bra.uni	$L__tmp150;
$L__tmp150:
	.loc	20 63 18
	mov.u32 	%r257, 0;
	mov.b32 	%r11, %r257;
$L__tmp151:
	.loc	20 63 5
	mov.u32 	%r682, %r11;
$L__tmp152:
	bra.uni 	$L__BB11_15;

$L__BB11_15:
	mov.u32 	%r12, %r682;
$L__tmp153:
	cvt.s64.s32 	%rd591, %r12;
	setp.lt.u64 	%p83, %rd591, 16;
	not.pred 	%p84, %p83;
	@%p84 bra 	$L__BB11_17;
	bra.uni 	$L__BB11_16;

$L__BB11_16:
$L__tmp154:
	.loc	20 64 9
	cvt.s64.s32 	%rd797, %r12;
	add.u64 	%rd798, %SP, 5280;
	add.s64 	%rd799, %rd798, %rd797;
	cvt.s64.s32 	%rd800, %r12;
	add.s64 	%rd795, %rd6, %rd800;
$L__tmp155:
	.loc	20 64 40
	bra.uni	$L__tmp156;
$L__tmp156:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd794, %rd795;
	// end inline asm
$L__tmp157:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r342,%r343,%r344,%r345}, [%rd794];
	// end inline asm
	st.u32 	[%SP+5264], %r342;
	st.u32 	[%SP+5268], %r343;
	st.u32 	[%SP+5272], %r344;
	st.u32 	[%SP+5276], %r345;
	.loc	20 56 5
	ld.u32 	%r346, [%SP+5264];
	ld.u32 	%r347, [%SP+5268];
	ld.u32 	%r348, [%SP+5272];
	ld.u32 	%r349, [%SP+5276];
$L__tmp158:
	.loc	20 64 40
	st.u32 	[%rd799+12], %r349;
	st.u32 	[%rd799+8], %r348;
	st.u32 	[%rd799+4], %r347;
	st.u32 	[%rd799], %r346;
$L__tmp159:
	.loc	20 63 42
	add.s32 	%r13, %r12, 16;
$L__tmp160:
	mov.u32 	%r682, %r13;
$L__tmp161:
	bra.uni 	$L__BB11_15;
$L__tmp162:

$L__BB11_17:
	.loc	20 65 5
	ld.f32 	%f654, [%SP+5280];
	ld.f32 	%f655, [%SP+5284];
	ld.f32 	%f656, [%SP+5288];
	ld.f32 	%f657, [%SP+5292];
$L__tmp163:
	.loc	20 173 10
	st.f32 	[%rd5+12], %f657;
	st.f32 	[%rd5+8], %f656;
	st.f32 	[%rd5+4], %f655;
	st.f32 	[%rd5], %f654;
	.loc	20 174 5
	ld.u64 	%rd7, [%SP+5360];
	ld.u64 	%rd592, [%SP+5368];
	add.s64 	%rd8, %rd592, 32;
$L__tmp164:
	.loc	20 174 10
	bra.uni	$L__tmp165;
$L__tmp165:
	.loc	20 63 18
	mov.u32 	%r258, 0;
	mov.b32 	%r14, %r258;
$L__tmp166:
	.loc	20 63 5
	mov.u32 	%r683, %r14;
$L__tmp167:
	bra.uni 	$L__BB11_18;

$L__BB11_18:
	mov.u32 	%r15, %r683;
$L__tmp168:
	cvt.s64.s32 	%rd593, %r15;
	setp.lt.u64 	%p85, %rd593, 16;
	not.pred 	%p86, %p85;
	@%p86 bra 	$L__BB11_20;
	bra.uni 	$L__BB11_19;

$L__BB11_19:
$L__tmp169:
	.loc	20 64 9
	cvt.s64.s32 	%rd790, %r15;
	add.u64 	%rd791, %SP, 5248;
	add.s64 	%rd792, %rd791, %rd790;
	cvt.s64.s32 	%rd793, %r15;
	add.s64 	%rd788, %rd8, %rd793;
$L__tmp170:
	.loc	20 64 40
	bra.uni	$L__tmp171;
$L__tmp171:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd787, %rd788;
	// end inline asm
$L__tmp172:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r334,%r335,%r336,%r337}, [%rd787];
	// end inline asm
	st.u32 	[%SP+5232], %r334;
	st.u32 	[%SP+5236], %r335;
	st.u32 	[%SP+5240], %r336;
	st.u32 	[%SP+5244], %r337;
	.loc	20 56 5
	ld.u32 	%r338, [%SP+5232];
	ld.u32 	%r339, [%SP+5236];
	ld.u32 	%r340, [%SP+5240];
	ld.u32 	%r341, [%SP+5244];
$L__tmp173:
	.loc	20 64 40
	st.u32 	[%rd792+12], %r341;
	st.u32 	[%rd792+8], %r340;
	st.u32 	[%rd792+4], %r339;
	st.u32 	[%rd792], %r338;
$L__tmp174:
	.loc	20 63 42
	add.s32 	%r16, %r15, 16;
$L__tmp175:
	mov.u32 	%r683, %r16;
$L__tmp176:
	bra.uni 	$L__BB11_18;
$L__tmp177:

$L__BB11_20:
	.loc	20 65 5
	ld.f32 	%f658, [%SP+5248];
	ld.f32 	%f659, [%SP+5252];
	ld.f32 	%f660, [%SP+5256];
	ld.f32 	%f661, [%SP+5260];
$L__tmp178:
	.loc	20 174 10
	st.f32 	[%rd7+12], %f661;
	st.f32 	[%rd7+8], %f660;
	st.f32 	[%rd7+4], %f659;
	st.f32 	[%rd7], %f658;
	.loc	20 177 5
	setp.gt.f32 	%p87, %f7, 0f00000000;
	not.pred 	%p88, %p87;
	@%p88 bra 	$L__BB11_31;
	bra.uni 	$L__BB11_21;

$L__BB11_21:
$L__tmp179:
	.loc	20 179 24
	mov.f32 	%f662, 0f3F800000;
	sub.f32 	%f8, %f662, %f7;
$L__tmp180:
	.loc	20 180 9
	ld.u64 	%rd9, [%SP+5344];
	ld.u64 	%rd594, [%SP+5344];
	mov.b64 	%rd595, %rd594;
	st.u64 	[%SP+5216], %rd595;
	mov.f32 	%f663, %f8;
$L__tmp181:
	.loc	20 180 30
	bra.uni	$L__tmp182;
$L__tmp182:
	.loc	20 45 5
	ld.u64 	%rd596, [%SP+5216];
	ld.f32 	%f664, [%rd596];
	mul.f32 	%f665, %f664, %f663;
	ld.u64 	%rd597, [%SP+5216];
	ld.f32 	%f666, [%rd597+4];
	mul.f32 	%f667, %f666, %f663;
	ld.u64 	%rd598, [%SP+5216];
	ld.f32 	%f668, [%rd598+8];
	mul.f32 	%f669, %f668, %f663;
	ld.u64 	%rd599, [%SP+5216];
	ld.f32 	%f670, [%rd599+12];
	mul.f32 	%f671, %f670, %f663;
$L__tmp183:
	.loc	20 45 12
	{ // callseq 33, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f665;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f667;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f669;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f671;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f672, %f673, %f674, %f675}, [retval0+0];
	} // callseq 33
$L__tmp184:
	.loc	20 180 30
	st.f32 	[%SP+5388], %f675;
	st.f32 	[%SP+5384], %f674;
	st.f32 	[%SP+5380], %f673;
	st.f32 	[%SP+5376], %f672;
	ld.u64 	%rd600, [%SP+5368];
	add.s64 	%rd10, %rd600, 48;
$L__tmp185:
	.loc	20 180 72
	bra.uni	$L__tmp186;
$L__tmp186:
	.loc	20 63 18
	mov.u32 	%r259, 0;
	mov.b32 	%r17, %r259;
$L__tmp187:
	.loc	20 63 5
	mov.u32 	%r684, %r17;
$L__tmp188:
	bra.uni 	$L__BB11_22;

$L__BB11_22:
	mov.u32 	%r18, %r684;
$L__tmp189:
	cvt.s64.s32 	%rd601, %r18;
	setp.lt.u64 	%p89, %rd601, 16;
	not.pred 	%p90, %p89;
	@%p90 bra 	$L__BB11_24;
	bra.uni 	$L__BB11_23;

$L__BB11_23:
$L__tmp190:
	.loc	20 64 9
	cvt.s64.s32 	%rd783, %r18;
	add.u64 	%rd784, %SP, 5200;
	add.s64 	%rd785, %rd784, %rd783;
	cvt.s64.s32 	%rd786, %r18;
	add.s64 	%rd781, %rd10, %rd786;
$L__tmp191:
	.loc	20 64 40
	bra.uni	$L__tmp192;
$L__tmp192:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd780, %rd781;
	// end inline asm
$L__tmp193:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r326,%r327,%r328,%r329}, [%rd780];
	// end inline asm
	st.u32 	[%SP+5184], %r326;
	st.u32 	[%SP+5188], %r327;
	st.u32 	[%SP+5192], %r328;
	st.u32 	[%SP+5196], %r329;
	.loc	20 56 5
	ld.u32 	%r330, [%SP+5184];
	ld.u32 	%r331, [%SP+5188];
	ld.u32 	%r332, [%SP+5192];
	ld.u32 	%r333, [%SP+5196];
$L__tmp194:
	.loc	20 64 40
	st.u32 	[%rd785+12], %r333;
	st.u32 	[%rd785+8], %r332;
	st.u32 	[%rd785+4], %r331;
	st.u32 	[%rd785], %r330;
$L__tmp195:
	.loc	20 63 42
	add.s32 	%r19, %r18, 16;
$L__tmp196:
	mov.u32 	%r684, %r19;
$L__tmp197:
	bra.uni 	$L__BB11_22;
$L__tmp198:

$L__BB11_24:
	.loc	20 65 5
	ld.f32 	%f676, [%SP+5200];
	ld.f32 	%f677, [%SP+5204];
	ld.f32 	%f678, [%SP+5208];
	ld.f32 	%f679, [%SP+5212];
$L__tmp199:
	.loc	20 180 72
	st.f32 	[%SP+5420], %f679;
	st.f32 	[%SP+5416], %f678;
	st.f32 	[%SP+5412], %f677;
	st.f32 	[%SP+5408], %f676;
	add.u64 	%rd602, %SP, 5408;
	mov.b64 	%rd603, %rd602;
	st.u64 	[%SP+5176], %rd603;
	mov.f32 	%f680, %f7;
$L__tmp200:
	.loc	20 180 56
	bra.uni	$L__tmp201;
$L__tmp201:
	.loc	20 45 5
	ld.u64 	%rd604, [%SP+5176];
	ld.f32 	%f681, [%rd604];
	mul.f32 	%f682, %f681, %f680;
	ld.u64 	%rd605, [%SP+5176];
	ld.f32 	%f683, [%rd605+4];
	mul.f32 	%f684, %f683, %f680;
	ld.u64 	%rd606, [%SP+5176];
	ld.f32 	%f685, [%rd606+8];
	mul.f32 	%f686, %f685, %f680;
	ld.u64 	%rd607, [%SP+5176];
	ld.f32 	%f687, [%rd607+12];
	mul.f32 	%f688, %f687, %f680;
$L__tmp202:
	.loc	20 45 12
	{ // callseq 34, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f682;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f684;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f686;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f688;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f689, %f690, %f691, %f692}, [retval0+0];
	} // callseq 34
$L__tmp203:
	.loc	20 180 56
	st.f32 	[%SP+5404], %f692;
	st.f32 	[%SP+5400], %f691;
	st.f32 	[%SP+5396], %f690;
	st.f32 	[%SP+5392], %f689;
	add.u64 	%rd608, %SP, 5376;
	mov.b64 	%rd609, %rd608;
	st.u64 	[%SP+5160], %rd609;
	add.u64 	%rd610, %SP, 5392;
	mov.b64 	%rd611, %rd610;
	st.u64 	[%SP+5168], %rd611;
	.loc	20 180 14
	bra.uni	$L__tmp204;
$L__tmp204:
	.loc	20 40 5
	ld.u64 	%rd612, [%SP+5160];
	ld.f32 	%f693, [%rd612];
	ld.u64 	%rd613, [%SP+5168];
	ld.f32 	%f694, [%rd613];
	add.f32 	%f695, %f693, %f694;
	ld.u64 	%rd614, [%SP+5160];
	ld.f32 	%f696, [%rd614+4];
	ld.u64 	%rd615, [%SP+5168];
	ld.f32 	%f697, [%rd615+4];
	add.f32 	%f698, %f696, %f697;
	ld.u64 	%rd616, [%SP+5160];
	ld.f32 	%f699, [%rd616+8];
	ld.u64 	%rd617, [%SP+5168];
	ld.f32 	%f700, [%rd617+8];
	add.f32 	%f701, %f699, %f700;
	ld.u64 	%rd618, [%SP+5160];
	ld.f32 	%f702, [%rd618+12];
	ld.u64 	%rd619, [%SP+5168];
	ld.f32 	%f703, [%rd619+12];
	add.f32 	%f704, %f702, %f703;
$L__tmp205:
	.loc	20 40 12
	{ // callseq 35, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f695;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f698;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f701;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f704;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f705, %f706, %f707, %f708}, [retval0+0];
	} // callseq 35
$L__tmp206:
	.loc	20 180 14
	st.f32 	[%rd9+12], %f708;
	st.f32 	[%rd9+8], %f707;
	st.f32 	[%rd9+4], %f706;
	st.f32 	[%rd9], %f705;
	.loc	20 181 9
	ld.u64 	%rd11, [%SP+5352];
	ld.u64 	%rd620, [%SP+5352];
	mov.b64 	%rd621, %rd620;
	st.u64 	[%SP+5152], %rd621;
	mov.f32 	%f709, %f8;
$L__tmp207:
	.loc	20 181 30
	bra.uni	$L__tmp208;
$L__tmp208:
	.loc	20 45 5
	ld.u64 	%rd622, [%SP+5152];
	ld.f32 	%f710, [%rd622];
	mul.f32 	%f711, %f710, %f709;
	ld.u64 	%rd623, [%SP+5152];
	ld.f32 	%f712, [%rd623+4];
	mul.f32 	%f713, %f712, %f709;
	ld.u64 	%rd624, [%SP+5152];
	ld.f32 	%f714, [%rd624+8];
	mul.f32 	%f715, %f714, %f709;
	ld.u64 	%rd625, [%SP+5152];
	ld.f32 	%f716, [%rd625+12];
	mul.f32 	%f717, %f716, %f709;
$L__tmp209:
	.loc	20 45 12
	{ // callseq 36, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f711;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f713;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f715;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f717;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f718, %f719, %f720, %f721}, [retval0+0];
	} // callseq 36
$L__tmp210:
	.loc	20 181 30
	st.f32 	[%SP+5436], %f721;
	st.f32 	[%SP+5432], %f720;
	st.f32 	[%SP+5428], %f719;
	st.f32 	[%SP+5424], %f718;
	ld.u64 	%rd626, [%SP+5368];
	add.s64 	%rd12, %rd626, 64;
$L__tmp211:
	.loc	20 181 72
	bra.uni	$L__tmp212;
$L__tmp212:
	.loc	20 63 18
	mov.u32 	%r260, 0;
	mov.b32 	%r20, %r260;
$L__tmp213:
	.loc	20 63 5
	mov.u32 	%r685, %r20;
$L__tmp214:
	bra.uni 	$L__BB11_25;

$L__BB11_25:
	mov.u32 	%r21, %r685;
$L__tmp215:
	cvt.s64.s32 	%rd627, %r21;
	setp.lt.u64 	%p91, %rd627, 16;
	not.pred 	%p92, %p91;
	@%p92 bra 	$L__BB11_27;
	bra.uni 	$L__BB11_26;

$L__BB11_26:
$L__tmp216:
	.loc	20 64 9
	cvt.s64.s32 	%rd776, %r21;
	add.u64 	%rd777, %SP, 5136;
	add.s64 	%rd778, %rd777, %rd776;
	cvt.s64.s32 	%rd779, %r21;
	add.s64 	%rd774, %rd12, %rd779;
$L__tmp217:
	.loc	20 64 40
	bra.uni	$L__tmp218;
$L__tmp218:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd773, %rd774;
	// end inline asm
$L__tmp219:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r318,%r319,%r320,%r321}, [%rd773];
	// end inline asm
	st.u32 	[%SP+5120], %r318;
	st.u32 	[%SP+5124], %r319;
	st.u32 	[%SP+5128], %r320;
	st.u32 	[%SP+5132], %r321;
	.loc	20 56 5
	ld.u32 	%r322, [%SP+5120];
	ld.u32 	%r323, [%SP+5124];
	ld.u32 	%r324, [%SP+5128];
	ld.u32 	%r325, [%SP+5132];
$L__tmp220:
	.loc	20 64 40
	st.u32 	[%rd778+12], %r325;
	st.u32 	[%rd778+8], %r324;
	st.u32 	[%rd778+4], %r323;
	st.u32 	[%rd778], %r322;
$L__tmp221:
	.loc	20 63 42
	add.s32 	%r22, %r21, 16;
$L__tmp222:
	mov.u32 	%r685, %r22;
$L__tmp223:
	bra.uni 	$L__BB11_25;
$L__tmp224:

$L__BB11_27:
	.loc	20 65 5
	ld.f32 	%f722, [%SP+5136];
	ld.f32 	%f723, [%SP+5140];
	ld.f32 	%f724, [%SP+5144];
	ld.f32 	%f725, [%SP+5148];
$L__tmp225:
	.loc	20 181 72
	st.f32 	[%SP+5468], %f725;
	st.f32 	[%SP+5464], %f724;
	st.f32 	[%SP+5460], %f723;
	st.f32 	[%SP+5456], %f722;
	add.u64 	%rd628, %SP, 5456;
	mov.b64 	%rd629, %rd628;
	st.u64 	[%SP+5112], %rd629;
	mov.f32 	%f726, %f7;
$L__tmp226:
	.loc	20 181 56
	bra.uni	$L__tmp227;
$L__tmp227:
	.loc	20 45 5
	ld.u64 	%rd630, [%SP+5112];
	ld.f32 	%f727, [%rd630];
	mul.f32 	%f728, %f727, %f726;
	ld.u64 	%rd631, [%SP+5112];
	ld.f32 	%f729, [%rd631+4];
	mul.f32 	%f730, %f729, %f726;
	ld.u64 	%rd632, [%SP+5112];
	ld.f32 	%f731, [%rd632+8];
	mul.f32 	%f732, %f731, %f726;
	ld.u64 	%rd633, [%SP+5112];
	ld.f32 	%f733, [%rd633+12];
	mul.f32 	%f734, %f733, %f726;
$L__tmp228:
	.loc	20 45 12
	{ // callseq 37, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f728;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f730;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f732;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f734;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f735, %f736, %f737, %f738}, [retval0+0];
	} // callseq 37
$L__tmp229:
	.loc	20 181 56
	st.f32 	[%SP+5452], %f738;
	st.f32 	[%SP+5448], %f737;
	st.f32 	[%SP+5444], %f736;
	st.f32 	[%SP+5440], %f735;
	add.u64 	%rd634, %SP, 5424;
	mov.b64 	%rd635, %rd634;
	st.u64 	[%SP+5096], %rd635;
	add.u64 	%rd636, %SP, 5440;
	mov.b64 	%rd637, %rd636;
	st.u64 	[%SP+5104], %rd637;
	.loc	20 181 14
	bra.uni	$L__tmp230;
$L__tmp230:
	.loc	20 40 5
	ld.u64 	%rd638, [%SP+5096];
	ld.f32 	%f739, [%rd638];
	ld.u64 	%rd639, [%SP+5104];
	ld.f32 	%f740, [%rd639];
	add.f32 	%f741, %f739, %f740;
	ld.u64 	%rd640, [%SP+5096];
	ld.f32 	%f742, [%rd640+4];
	ld.u64 	%rd641, [%SP+5104];
	ld.f32 	%f743, [%rd641+4];
	add.f32 	%f744, %f742, %f743;
	ld.u64 	%rd642, [%SP+5096];
	ld.f32 	%f745, [%rd642+8];
	ld.u64 	%rd643, [%SP+5104];
	ld.f32 	%f746, [%rd643+8];
	add.f32 	%f747, %f745, %f746;
	ld.u64 	%rd644, [%SP+5096];
	ld.f32 	%f748, [%rd644+12];
	ld.u64 	%rd645, [%SP+5104];
	ld.f32 	%f749, [%rd645+12];
	add.f32 	%f750, %f748, %f749;
$L__tmp231:
	.loc	20 40 12
	{ // callseq 38, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f741;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f744;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f747;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f750;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f751, %f752, %f753, %f754}, [retval0+0];
	} // callseq 38
$L__tmp232:
	.loc	20 181 14
	st.f32 	[%rd11+12], %f754;
	st.f32 	[%rd11+8], %f753;
	st.f32 	[%rd11+4], %f752;
	st.f32 	[%rd11], %f751;
	.loc	20 182 9
	ld.u64 	%rd13, [%SP+5360];
	ld.u64 	%rd646, [%SP+5360];
	mov.b64 	%rd647, %rd646;
	st.u64 	[%SP+5088], %rd647;
	mov.f32 	%f755, %f8;
$L__tmp233:
	.loc	20 182 30
	bra.uni	$L__tmp234;
$L__tmp234:
	.loc	20 45 5
	ld.u64 	%rd648, [%SP+5088];
	ld.f32 	%f756, [%rd648];
	mul.f32 	%f757, %f756, %f755;
	ld.u64 	%rd649, [%SP+5088];
	ld.f32 	%f758, [%rd649+4];
	mul.f32 	%f759, %f758, %f755;
	ld.u64 	%rd650, [%SP+5088];
	ld.f32 	%f760, [%rd650+8];
	mul.f32 	%f761, %f760, %f755;
	ld.u64 	%rd651, [%SP+5088];
	ld.f32 	%f762, [%rd651+12];
	mul.f32 	%f763, %f762, %f755;
$L__tmp235:
	.loc	20 45 12
	{ // callseq 39, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f757;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f759;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f761;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f763;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f764, %f765, %f766, %f767}, [retval0+0];
	} // callseq 39
$L__tmp236:
	.loc	20 182 30
	st.f32 	[%SP+5484], %f767;
	st.f32 	[%SP+5480], %f766;
	st.f32 	[%SP+5476], %f765;
	st.f32 	[%SP+5472], %f764;
	ld.u64 	%rd652, [%SP+5368];
	add.s64 	%rd14, %rd652, 80;
$L__tmp237:
	.loc	20 182 72
	bra.uni	$L__tmp238;
$L__tmp238:
	.loc	20 63 18
	mov.u32 	%r261, 0;
	mov.b32 	%r23, %r261;
$L__tmp239:
	.loc	20 63 5
	mov.u32 	%r686, %r23;
$L__tmp240:
	bra.uni 	$L__BB11_28;

$L__BB11_28:
	mov.u32 	%r24, %r686;
$L__tmp241:
	cvt.s64.s32 	%rd653, %r24;
	setp.lt.u64 	%p93, %rd653, 16;
	not.pred 	%p94, %p93;
	@%p94 bra 	$L__BB11_30;
	bra.uni 	$L__BB11_29;

$L__BB11_29:
$L__tmp242:
	.loc	20 64 9
	cvt.s64.s32 	%rd769, %r24;
	add.u64 	%rd770, %SP, 5072;
	add.s64 	%rd771, %rd770, %rd769;
	cvt.s64.s32 	%rd772, %r24;
	add.s64 	%rd767, %rd14, %rd772;
$L__tmp243:
	.loc	20 64 40
	bra.uni	$L__tmp244;
$L__tmp244:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd766, %rd767;
	// end inline asm
$L__tmp245:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r310,%r311,%r312,%r313}, [%rd766];
	// end inline asm
	st.u32 	[%SP+5056], %r310;
	st.u32 	[%SP+5060], %r311;
	st.u32 	[%SP+5064], %r312;
	st.u32 	[%SP+5068], %r313;
	.loc	20 56 5
	ld.u32 	%r314, [%SP+5056];
	ld.u32 	%r315, [%SP+5060];
	ld.u32 	%r316, [%SP+5064];
	ld.u32 	%r317, [%SP+5068];
$L__tmp246:
	.loc	20 64 40
	st.u32 	[%rd771+12], %r317;
	st.u32 	[%rd771+8], %r316;
	st.u32 	[%rd771+4], %r315;
	st.u32 	[%rd771], %r314;
$L__tmp247:
	.loc	20 63 42
	add.s32 	%r25, %r24, 16;
$L__tmp248:
	mov.u32 	%r686, %r25;
$L__tmp249:
	bra.uni 	$L__BB11_28;
$L__tmp250:

$L__BB11_30:
	.loc	20 65 5
	ld.f32 	%f768, [%SP+5072];
	ld.f32 	%f769, [%SP+5076];
	ld.f32 	%f770, [%SP+5080];
	ld.f32 	%f771, [%SP+5084];
$L__tmp251:
	.loc	20 182 72
	st.f32 	[%SP+5516], %f771;
	st.f32 	[%SP+5512], %f770;
	st.f32 	[%SP+5508], %f769;
	st.f32 	[%SP+5504], %f768;
	add.u64 	%rd654, %SP, 5504;
	mov.b64 	%rd655, %rd654;
	st.u64 	[%SP+5040], %rd655;
	mov.f32 	%f772, %f7;
$L__tmp252:
	.loc	20 182 56
	bra.uni	$L__tmp253;
$L__tmp253:
	.loc	20 45 5
	ld.u64 	%rd656, [%SP+5040];
	ld.f32 	%f773, [%rd656];
	mul.f32 	%f774, %f773, %f772;
	ld.u64 	%rd657, [%SP+5040];
	ld.f32 	%f775, [%rd657+4];
	mul.f32 	%f776, %f775, %f772;
	ld.u64 	%rd658, [%SP+5040];
	ld.f32 	%f777, [%rd658+8];
	mul.f32 	%f778, %f777, %f772;
	ld.u64 	%rd659, [%SP+5040];
	ld.f32 	%f779, [%rd659+12];
	mul.f32 	%f780, %f779, %f772;
$L__tmp254:
	.loc	20 45 12
	{ // callseq 40, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f774;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f776;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f778;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f780;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f781, %f782, %f783, %f784}, [retval0+0];
	} // callseq 40
$L__tmp255:
	.loc	20 182 56
	st.f32 	[%SP+5500], %f784;
	st.f32 	[%SP+5496], %f783;
	st.f32 	[%SP+5492], %f782;
	st.f32 	[%SP+5488], %f781;
	add.u64 	%rd660, %SP, 5472;
	mov.b64 	%rd661, %rd660;
	st.u64 	[%SP+5024], %rd661;
	add.u64 	%rd662, %SP, 5488;
	mov.b64 	%rd663, %rd662;
	st.u64 	[%SP+5032], %rd663;
	.loc	20 182 14
	bra.uni	$L__tmp256;
$L__tmp256:
	.loc	20 40 5
	ld.u64 	%rd664, [%SP+5024];
	ld.f32 	%f785, [%rd664];
	ld.u64 	%rd665, [%SP+5032];
	ld.f32 	%f786, [%rd665];
	add.f32 	%f787, %f785, %f786;
	ld.u64 	%rd666, [%SP+5024];
	ld.f32 	%f788, [%rd666+4];
	ld.u64 	%rd667, [%SP+5032];
	ld.f32 	%f789, [%rd667+4];
	add.f32 	%f790, %f788, %f789;
	ld.u64 	%rd668, [%SP+5024];
	ld.f32 	%f791, [%rd668+8];
	ld.u64 	%rd669, [%SP+5032];
	ld.f32 	%f792, [%rd669+8];
	add.f32 	%f793, %f791, %f792;
	ld.u64 	%rd670, [%SP+5024];
	ld.f32 	%f794, [%rd670+12];
	ld.u64 	%rd671, [%SP+5032];
	ld.f32 	%f795, [%rd671+12];
	add.f32 	%f796, %f794, %f795;
$L__tmp257:
	.loc	20 40 12
	{ // callseq 41, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f787;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f790;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f793;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f796;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f797, %f798, %f799, %f800}, [retval0+0];
	} // callseq 41
$L__tmp258:
	.loc	20 182 14
	st.f32 	[%rd13+12], %f800;
	st.f32 	[%rd13+8], %f799;
	st.f32 	[%rd13+4], %f798;
	st.f32 	[%rd13], %f797;
	bra.uni 	$L__BB11_31;
$L__tmp259:

$L__BB11_31:
	.loc	20 291 13
	bra.uni 	$L__BB11_62;
$L__tmp260:

$L__BB11_32:
	.loc	20 0 13
	mov.b64 	%rd227, %rd3;
$L__tmp261:
	.loc	20 295 60
	bra.uni	$L__tmp262;
$L__tmp262:
	.loc	17 907 5
	// begin inline asm
	call (%rd226), _optix_get_srt_motion_transform_from_handle, (%rd227);
	// end inline asm
$L__tmp263:
	.loc	20 295 60
	mov.b64 	%rd228, %rd226;
	st.u64 	[%SP+5904], %rd228;
	.loc	20 296 13
	ld.u64 	%rd229, [%SP+5872];
	ld.u64 	%rd230, [%SP+5880];
	ld.u64 	%rd231, [%SP+5888];
	ld.u64 	%rd232, [%SP+5904];
	mov.b64 	%rd233, %rd229;
	st.u64 	[%SP+4680], %rd233;
	mov.b64 	%rd234, %rd230;
	st.u64 	[%SP+4688], %rd234;
	mov.b64 	%rd235, %rd231;
	st.u64 	[%SP+4696], %rd235;
	mov.b64 	%rd236, %rd232;
	st.u64 	[%SP+4704], %rd236;
	mov.f32 	%f9, %f5;
$L__tmp264:
	.loc	20 296 13
	bra.uni	$L__tmp265;
$L__tmp265:
	.loc	20 260 5
	ld.u64 	%rd237, [%SP+4704];
	mov.b64 	%rd238, %rd237;
	st.u64 	[%SP+4512], %rd238;
	.loc	20 260 42
	bra.uni	$L__tmp266;
$L__tmp266:
	.loc	20 63 18
	mov.u32 	%r160, 0;
	mov.b32 	%r26, %r160;
$L__tmp267:
	.loc	20 63 5
	mov.u32 	%r687, %r26;
$L__tmp268:
	bra.uni 	$L__BB11_33;

$L__BB11_33:
	mov.u32 	%r27, %r687;
$L__tmp269:
	cvt.s64.s32 	%rd239, %r27;
	setp.lt.u64 	%p59, %rd239, 160;
	not.pred 	%p60, %p59;
	@%p60 bra 	$L__BB11_35;
	bra.uni 	$L__BB11_34;

$L__BB11_34:
$L__tmp270:
	.loc	20 64 9
	cvt.s64.s32 	%rd544, %r27;
	add.u64 	%rd545, %SP, 4520;
	add.s64 	%rd546, %rd545, %rd544;
	ld.u64 	%rd547, [%SP+4512];
	cvt.s64.s32 	%rd548, %r27;
	add.s64 	%rd542, %rd547, %rd548;
$L__tmp271:
	.loc	20 64 40
	bra.uni	$L__tmp272;
$L__tmp272:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd541, %rd542;
	// end inline asm
$L__tmp273:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r240,%r241,%r242,%r243}, [%rd541];
	// end inline asm
	st.u32 	[%SP+4496], %r240;
	st.u32 	[%SP+4500], %r241;
	st.u32 	[%SP+4504], %r242;
	st.u32 	[%SP+4508], %r243;
	.loc	20 56 5
	ld.u32 	%r244, [%SP+4496];
	ld.u32 	%r245, [%SP+4500];
	ld.u32 	%r246, [%SP+4504];
	ld.u32 	%r247, [%SP+4508];
$L__tmp274:
	.loc	20 64 40
	st.u32 	[%rd546+12], %r247;
	st.u32 	[%rd546+8], %r246;
	st.u32 	[%rd546+4], %r245;
	st.u32 	[%rd546], %r244;
$L__tmp275:
	.loc	20 63 42
	add.s32 	%r28, %r27, 16;
$L__tmp276:
	mov.u32 	%r687, %r28;
$L__tmp277:
	bra.uni 	$L__BB11_33;
$L__tmp278:

$L__BB11_35:
	.loc	20 65 5
	ld.u64 	%rd240, [%SP+4520];
	ld.u16 	%rs15, [%SP+4528];
	ld.u16 	%rs16, [%SP+4530];
	ld.f32 	%f124, [%SP+4532];
	ld.f32 	%f125, [%SP+4536];
	ld.u32 	%r161, [%SP+4540];
	ld.u32 	%r162, [%SP+4544];
	ld.u32 	%r163, [%SP+4548];
	ld.f32 	%f126, [%SP+4552];
	ld.f32 	%f127, [%SP+4556];
	ld.f32 	%f128, [%SP+4560];
	ld.f32 	%f129, [%SP+4564];
	ld.f32 	%f130, [%SP+4568];
	ld.f32 	%f131, [%SP+4572];
	ld.f32 	%f132, [%SP+4576];
	ld.f32 	%f133, [%SP+4580];
	ld.f32 	%f134, [%SP+4584];
	ld.f32 	%f135, [%SP+4588];
	ld.f32 	%f136, [%SP+4592];
	ld.f32 	%f137, [%SP+4596];
	ld.f32 	%f138, [%SP+4600];
	ld.f32 	%f139, [%SP+4604];
	ld.f32 	%f140, [%SP+4608];
	ld.f32 	%f141, [%SP+4612];
	ld.f32 	%f142, [%SP+4616];
	ld.f32 	%f143, [%SP+4620];
	ld.f32 	%f144, [%SP+4624];
	ld.f32 	%f145, [%SP+4628];
	ld.f32 	%f146, [%SP+4632];
	ld.f32 	%f147, [%SP+4636];
	ld.f32 	%f148, [%SP+4640];
	ld.f32 	%f149, [%SP+4644];
	ld.f32 	%f150, [%SP+4648];
	ld.f32 	%f151, [%SP+4652];
	ld.f32 	%f152, [%SP+4656];
	ld.f32 	%f153, [%SP+4660];
	ld.f32 	%f154, [%SP+4664];
	ld.f32 	%f155, [%SP+4668];
	ld.f32 	%f156, [%SP+4672];
	ld.f32 	%f157, [%SP+4676];
$L__tmp279:
	.loc	20 260 42
	st.f32 	[%SP+5020], %f157;
	st.f32 	[%SP+5016], %f156;
	st.f32 	[%SP+5012], %f155;
	st.f32 	[%SP+5008], %f154;
	st.f32 	[%SP+5004], %f153;
	st.f32 	[%SP+5000], %f152;
	st.f32 	[%SP+4996], %f151;
	st.f32 	[%SP+4992], %f150;
	st.f32 	[%SP+4988], %f149;
	st.f32 	[%SP+4984], %f148;
	st.f32 	[%SP+4980], %f147;
	st.f32 	[%SP+4976], %f146;
	st.f32 	[%SP+4972], %f145;
	st.f32 	[%SP+4968], %f144;
	st.f32 	[%SP+4964], %f143;
	st.f32 	[%SP+4960], %f142;
	st.f32 	[%SP+4956], %f141;
	st.f32 	[%SP+4952], %f140;
	st.f32 	[%SP+4948], %f139;
	st.f32 	[%SP+4944], %f138;
	st.f32 	[%SP+4940], %f137;
	st.f32 	[%SP+4936], %f136;
	st.f32 	[%SP+4932], %f135;
	st.f32 	[%SP+4928], %f134;
	st.f32 	[%SP+4924], %f133;
	st.f32 	[%SP+4920], %f132;
	st.f32 	[%SP+4916], %f131;
	st.f32 	[%SP+4912], %f130;
	st.f32 	[%SP+4908], %f129;
	st.f32 	[%SP+4904], %f128;
	st.f32 	[%SP+4900], %f127;
	st.f32 	[%SP+4896], %f126;
	st.u32 	[%SP+4892], %r163;
	st.u32 	[%SP+4888], %r162;
	st.u32 	[%SP+4884], %r161;
	st.f32 	[%SP+4880], %f125;
	st.f32 	[%SP+4876], %f124;
	st.u16 	[%SP+4874], %rs16;
	st.u16 	[%SP+4872], %rs15;
	st.u64 	[%SP+4864], %rd240;
	add.u64 	%rd241, %SP, 4864;
	add.s64 	%rd242, %rd241, 8;
	ld.u16 	%rs17, [%rd242+2];
	ld.f32 	%f158, [%rd242+4];
	ld.f32 	%f159, [%rd242+8];
	ld.u16 	%rs18, [%SP+4872];
	st.f32 	[%SP+4720], %f159;
	st.f32 	[%SP+4716], %f158;
	st.u16 	[%SP+4714], %rs17;
	st.u16 	[%SP+4712], %rs18;
	add.u64 	%rd243, %SP, 4724;
	mov.b64 	%rd244, %rd243;
$L__tmp280:
	.loc	20 0 42
	add.u64 	%rd245, %SP, 4728;
	mov.b64 	%rd246, %rd245;
$L__tmp281:
	add.u64 	%rd247, %SP, 4712;
	mov.b64 	%rd248, %rd247;
	st.u64 	[%SP+4480], %rd248;
	mov.f32 	%f160, %f9;
$L__tmp282:
	.loc	20 260 5
	bra.uni	$L__tmp283;
$L__tmp283:
	.loc	20 217 27
	ld.u64 	%rd249, [%SP+4480];
	ld.f32 	%f161, [%rd249+4];
	mov.f32 	%f162, %f161;
$L__tmp284:
	.loc	20 218 25
	ld.u64 	%rd250, [%SP+4480];
	ld.f32 	%f163, [%rd250+8];
	mov.f32 	%f164, %f163;
$L__tmp285:
	.loc	20 219 30
	ld.u64 	%rd251, [%SP+4480];
	ld.u16 	%rs19, [%rd251];
	cvt.u32.u16 	%r164, %rs19;
	sub.s32 	%r165, %r164, 1;
	cvt.rn.f32.s32 	%f165, %r165;
$L__tmp286:
	.loc	20 224 22
	sub.f32 	%f166, %f160, %f162;
	mul.f32 	%f167, %f166, %f165;
	sub.f32 	%f168, %f164, %f162;
	div.rn.f32 	%f169, %f167, %f168;
	.loc	20 224 34
	{ // callseq 13, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f165;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f169;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3minEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f170, [retval0+0];
	} // callseq 13
	.loc	20 224 24
	mov.f32 	%f171, 0f00000000;
	{ // callseq 14, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f171;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f170;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3maxEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f172, [retval0+0];
$L__tmp287:
	} // callseq 14
	.loc	20 225 26
	{ // callseq 15, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f172;
	.param .b32 retval0;
	call.uni (retval0), 
	floorf, 
	(
	param0
	);
	ld.param.f32 	%f173, [retval0+0];
$L__tmp288:
	} // callseq 15
	.loc	20 227 5
	sub.f32 	%f174, %f172, %f173;
	st.f32 	[%rd244], %f174;
	.loc	20 228 5
	cvt.rzi.s32.f32 	%r166, %f173;
	st.u32 	[%rd246], %r166;
$L__tmp289:
	.loc	20 263 27
	ld.u64 	%rd252, [%SP+4704];
	add.s64 	%rd253, %rd252, 32;
	ld.u32 	%r167, [%SP+4728];
	cvt.s64.s32 	%rd254, %r167;
	shl.b64 	%rd255, %rd254, 6;
	add.s64 	%rd256, %rd253, %rd255;
$L__tmp290:
	.loc	20 0 27
	add.u64 	%rd257, %SP, 4736;
	.loc	20 267 5
	add.s64 	%rd15, %rd257, 16;
	add.s64 	%rd16, %rd257, 32;
	add.s64 	%rd17, %rd257, 48;
	ld.f32 	%f175, [%SP+4724];
	mov.b64 	%rd258, %rd257;
	st.u64 	[%SP+4272], %rd258;
$L__tmp291:
	.loc	20 0 5
	mov.b64 	%rd259, %rd256;
	st.u64 	[%SP+4280], %rd259;
	mov.f32 	%f10, %f175;
$L__tmp292:
	.loc	20 267 5
	bra.uni	$L__tmp293;
$L__tmp293:
	.loc	20 193 5
	ld.u64 	%rd18, [%SP+4272];
	ld.u64 	%rd260, [%SP+4280];
	mov.b64 	%rd261, %rd260;
	st.u64 	[%SP+4240], %rd261;
	.loc	20 193 12
	bra.uni	$L__tmp294;
$L__tmp294:
	.loc	20 63 18
	mov.u32 	%r168, 0;
	mov.b32 	%r29, %r168;
$L__tmp295:
	.loc	20 63 5
	mov.u32 	%r688, %r29;
$L__tmp296:
	bra.uni 	$L__BB11_36;

$L__BB11_36:
	mov.u32 	%r30, %r688;
$L__tmp297:
	cvt.s64.s32 	%rd262, %r30;
	setp.lt.u64 	%p61, %rd262, 16;
	not.pred 	%p62, %p61;
	@%p62 bra 	$L__BB11_38;
	bra.uni 	$L__BB11_37;

$L__BB11_37:
$L__tmp298:
	.loc	20 64 9
	cvt.s64.s32 	%rd536, %r30;
	add.u64 	%rd537, %SP, 4256;
	add.s64 	%rd538, %rd537, %rd536;
	ld.u64 	%rd539, [%SP+4240];
	cvt.s64.s32 	%rd540, %r30;
	add.s64 	%rd534, %rd539, %rd540;
$L__tmp299:
	.loc	20 64 40
	bra.uni	$L__tmp300;
$L__tmp300:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd533, %rd534;
	// end inline asm
$L__tmp301:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r232,%r233,%r234,%r235}, [%rd533];
	// end inline asm
	st.u32 	[%SP+4224], %r232;
	st.u32 	[%SP+4228], %r233;
	st.u32 	[%SP+4232], %r234;
	st.u32 	[%SP+4236], %r235;
	.loc	20 56 5
	ld.u32 	%r236, [%SP+4224];
	ld.u32 	%r237, [%SP+4228];
	ld.u32 	%r238, [%SP+4232];
	ld.u32 	%r239, [%SP+4236];
$L__tmp302:
	.loc	20 64 40
	st.u32 	[%rd538+12], %r239;
	st.u32 	[%rd538+8], %r238;
	st.u32 	[%rd538+4], %r237;
	st.u32 	[%rd538], %r236;
$L__tmp303:
	.loc	20 63 42
	add.s32 	%r31, %r30, 16;
$L__tmp304:
	mov.u32 	%r688, %r31;
$L__tmp305:
	bra.uni 	$L__BB11_36;
$L__tmp306:

$L__BB11_38:
	.loc	20 65 5
	ld.f32 	%f176, [%SP+4256];
	ld.f32 	%f177, [%SP+4260];
	ld.f32 	%f178, [%SP+4264];
	ld.f32 	%f179, [%SP+4268];
$L__tmp307:
	.loc	20 193 12
	st.f32 	[%rd18+12], %f179;
	st.f32 	[%rd18+8], %f178;
	st.f32 	[%rd18+4], %f177;
	st.f32 	[%rd18], %f176;
	.loc	20 194 5
	ld.u64 	%rd263, [%SP+4280];
	add.s64 	%rd19, %rd263, 16;
$L__tmp308:
	.loc	20 194 12
	bra.uni	$L__tmp309;
$L__tmp309:
	.loc	20 63 18
	mov.u32 	%r169, 0;
	mov.b32 	%r32, %r169;
$L__tmp310:
	.loc	20 63 5
	mov.u32 	%r689, %r32;
$L__tmp311:
	bra.uni 	$L__BB11_39;

$L__BB11_39:
	mov.u32 	%r33, %r689;
$L__tmp312:
	cvt.s64.s32 	%rd264, %r33;
	setp.lt.u64 	%p63, %rd264, 16;
	not.pred 	%p64, %p63;
	@%p64 bra 	$L__BB11_41;
	bra.uni 	$L__BB11_40;

$L__BB11_40:
$L__tmp313:
	.loc	20 64 9
	cvt.s64.s32 	%rd529, %r33;
	add.u64 	%rd530, %SP, 4208;
	add.s64 	%rd531, %rd530, %rd529;
	cvt.s64.s32 	%rd532, %r33;
	add.s64 	%rd527, %rd19, %rd532;
$L__tmp314:
	.loc	20 64 40
	bra.uni	$L__tmp315;
$L__tmp315:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd526, %rd527;
	// end inline asm
$L__tmp316:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r224,%r225,%r226,%r227}, [%rd526];
	// end inline asm
	st.u32 	[%SP+4192], %r224;
	st.u32 	[%SP+4196], %r225;
	st.u32 	[%SP+4200], %r226;
	st.u32 	[%SP+4204], %r227;
	.loc	20 56 5
	ld.u32 	%r228, [%SP+4192];
	ld.u32 	%r229, [%SP+4196];
	ld.u32 	%r230, [%SP+4200];
	ld.u32 	%r231, [%SP+4204];
$L__tmp317:
	.loc	20 64 40
	st.u32 	[%rd531+12], %r231;
	st.u32 	[%rd531+8], %r230;
	st.u32 	[%rd531+4], %r229;
	st.u32 	[%rd531], %r228;
$L__tmp318:
	.loc	20 63 42
	add.s32 	%r34, %r33, 16;
$L__tmp319:
	mov.u32 	%r689, %r34;
$L__tmp320:
	bra.uni 	$L__BB11_39;
$L__tmp321:

$L__BB11_41:
	.loc	20 65 5
	ld.f32 	%f180, [%SP+4208];
	ld.f32 	%f181, [%SP+4212];
	ld.f32 	%f182, [%SP+4216];
	ld.f32 	%f183, [%SP+4220];
$L__tmp322:
	.loc	20 194 12
	st.f32 	[%rd15+12], %f183;
	st.f32 	[%rd15+8], %f182;
	st.f32 	[%rd15+4], %f181;
	st.f32 	[%rd15], %f180;
	.loc	20 195 5
	ld.u64 	%rd265, [%SP+4280];
	add.s64 	%rd20, %rd265, 32;
$L__tmp323:
	.loc	20 195 12
	bra.uni	$L__tmp324;
$L__tmp324:
	.loc	20 63 18
	mov.u32 	%r170, 0;
	mov.b32 	%r35, %r170;
$L__tmp325:
	.loc	20 63 5
	mov.u32 	%r690, %r35;
$L__tmp326:
	bra.uni 	$L__BB11_42;

$L__BB11_42:
	mov.u32 	%r36, %r690;
$L__tmp327:
	cvt.s64.s32 	%rd266, %r36;
	setp.lt.u64 	%p65, %rd266, 16;
	not.pred 	%p66, %p65;
	@%p66 bra 	$L__BB11_44;
	bra.uni 	$L__BB11_43;

$L__BB11_43:
$L__tmp328:
	.loc	20 64 9
	cvt.s64.s32 	%rd522, %r36;
	add.u64 	%rd523, %SP, 4176;
	add.s64 	%rd524, %rd523, %rd522;
	cvt.s64.s32 	%rd525, %r36;
	add.s64 	%rd520, %rd20, %rd525;
$L__tmp329:
	.loc	20 64 40
	bra.uni	$L__tmp330;
$L__tmp330:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd519, %rd520;
	// end inline asm
$L__tmp331:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r216,%r217,%r218,%r219}, [%rd519];
	// end inline asm
	st.u32 	[%SP+4160], %r216;
	st.u32 	[%SP+4164], %r217;
	st.u32 	[%SP+4168], %r218;
	st.u32 	[%SP+4172], %r219;
	.loc	20 56 5
	ld.u32 	%r220, [%SP+4160];
	ld.u32 	%r221, [%SP+4164];
	ld.u32 	%r222, [%SP+4168];
	ld.u32 	%r223, [%SP+4172];
$L__tmp332:
	.loc	20 64 40
	st.u32 	[%rd524+12], %r223;
	st.u32 	[%rd524+8], %r222;
	st.u32 	[%rd524+4], %r221;
	st.u32 	[%rd524], %r220;
$L__tmp333:
	.loc	20 63 42
	add.s32 	%r37, %r36, 16;
$L__tmp334:
	mov.u32 	%r690, %r37;
$L__tmp335:
	bra.uni 	$L__BB11_42;
$L__tmp336:

$L__BB11_44:
	.loc	20 65 5
	ld.f32 	%f184, [%SP+4176];
	ld.f32 	%f185, [%SP+4180];
	ld.f32 	%f186, [%SP+4184];
	ld.f32 	%f187, [%SP+4188];
$L__tmp337:
	.loc	20 195 12
	st.f32 	[%rd16+12], %f187;
	st.f32 	[%rd16+8], %f186;
	st.f32 	[%rd16+4], %f185;
	st.f32 	[%rd16], %f184;
	.loc	20 196 5
	ld.u64 	%rd267, [%SP+4280];
	add.s64 	%rd21, %rd267, 48;
$L__tmp338:
	.loc	20 196 12
	bra.uni	$L__tmp339;
$L__tmp339:
	.loc	20 63 18
	mov.u32 	%r171, 0;
	mov.b32 	%r38, %r171;
$L__tmp340:
	.loc	20 63 5
	mov.u32 	%r691, %r38;
$L__tmp341:
	bra.uni 	$L__BB11_45;

$L__BB11_45:
	mov.u32 	%r39, %r691;
$L__tmp342:
	cvt.s64.s32 	%rd268, %r39;
	setp.lt.u64 	%p67, %rd268, 16;
	not.pred 	%p68, %p67;
	@%p68 bra 	$L__BB11_47;
	bra.uni 	$L__BB11_46;

$L__BB11_46:
$L__tmp343:
	.loc	20 64 9
	cvt.s64.s32 	%rd515, %r39;
	add.u64 	%rd516, %SP, 4144;
	add.s64 	%rd517, %rd516, %rd515;
	cvt.s64.s32 	%rd518, %r39;
	add.s64 	%rd513, %rd21, %rd518;
$L__tmp344:
	.loc	20 64 40
	bra.uni	$L__tmp345;
$L__tmp345:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd512, %rd513;
	// end inline asm
$L__tmp346:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r208,%r209,%r210,%r211}, [%rd512];
	// end inline asm
	st.u32 	[%SP+4128], %r208;
	st.u32 	[%SP+4132], %r209;
	st.u32 	[%SP+4136], %r210;
	st.u32 	[%SP+4140], %r211;
	.loc	20 56 5
	ld.u32 	%r212, [%SP+4128];
	ld.u32 	%r213, [%SP+4132];
	ld.u32 	%r214, [%SP+4136];
	ld.u32 	%r215, [%SP+4140];
$L__tmp347:
	.loc	20 64 40
	st.u32 	[%rd517+12], %r215;
	st.u32 	[%rd517+8], %r214;
	st.u32 	[%rd517+4], %r213;
	st.u32 	[%rd517], %r212;
$L__tmp348:
	.loc	20 63 42
	add.s32 	%r40, %r39, 16;
$L__tmp349:
	mov.u32 	%r691, %r40;
$L__tmp350:
	bra.uni 	$L__BB11_45;
$L__tmp351:

$L__BB11_47:
	.loc	20 65 5
	ld.f32 	%f188, [%SP+4144];
	ld.f32 	%f189, [%SP+4148];
	ld.f32 	%f190, [%SP+4152];
	ld.f32 	%f191, [%SP+4156];
$L__tmp352:
	.loc	20 196 12
	st.f32 	[%rd17+12], %f191;
	st.f32 	[%rd17+8], %f190;
	st.f32 	[%rd17+4], %f189;
	st.f32 	[%rd17], %f188;
	.loc	20 199 5
	setp.gt.f32 	%p69, %f10, 0f00000000;
	not.pred 	%p70, %p69;
	@%p70 bra 	$L__BB11_61;
	bra.uni 	$L__BB11_48;

$L__BB11_48:
$L__tmp353:
	.loc	20 201 24
	mov.f32 	%f192, 0f3F800000;
	sub.f32 	%f11, %f192, %f10;
$L__tmp354:
	.loc	20 202 9
	ld.u64 	%rd22, [%SP+4272];
	ld.u64 	%rd269, [%SP+4272];
	mov.b64 	%rd270, %rd269;
	st.u64 	[%SP+4112], %rd270;
	mov.f32 	%f193, %f11;
$L__tmp355:
	.loc	20 202 32
	bra.uni	$L__tmp356;
$L__tmp356:
	.loc	20 45 5
	ld.u64 	%rd271, [%SP+4112];
	ld.f32 	%f194, [%rd271];
	mul.f32 	%f195, %f194, %f193;
	ld.u64 	%rd272, [%SP+4112];
	ld.f32 	%f196, [%rd272+4];
	mul.f32 	%f197, %f196, %f193;
	ld.u64 	%rd273, [%SP+4112];
	ld.f32 	%f198, [%rd273+8];
	mul.f32 	%f199, %f198, %f193;
	ld.u64 	%rd274, [%SP+4112];
	ld.f32 	%f200, [%rd274+12];
	mul.f32 	%f201, %f200, %f193;
$L__tmp357:
	.loc	20 45 12
	{ // callseq 16, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f195;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f197;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f199;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f201;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f202, %f203, %f204, %f205}, [retval0+0];
	} // callseq 16
$L__tmp358:
	.loc	20 202 32
	st.f32 	[%SP+4300], %f205;
	st.f32 	[%SP+4296], %f204;
	st.f32 	[%SP+4292], %f203;
	st.f32 	[%SP+4288], %f202;
	ld.u64 	%rd275, [%SP+4280];
	add.s64 	%rd23, %rd275, 64;
$L__tmp359:
	.loc	20 202 76
	bra.uni	$L__tmp360;
$L__tmp360:
	.loc	20 63 18
	mov.u32 	%r172, 0;
	mov.b32 	%r41, %r172;
$L__tmp361:
	.loc	20 63 5
	mov.u32 	%r692, %r41;
$L__tmp362:
	bra.uni 	$L__BB11_49;

$L__BB11_49:
	mov.u32 	%r42, %r692;
$L__tmp363:
	cvt.s64.s32 	%rd276, %r42;
	setp.lt.u64 	%p71, %rd276, 16;
	not.pred 	%p72, %p71;
	@%p72 bra 	$L__BB11_51;
	bra.uni 	$L__BB11_50;

$L__BB11_50:
$L__tmp364:
	.loc	20 64 9
	cvt.s64.s32 	%rd508, %r42;
	add.u64 	%rd509, %SP, 4096;
	add.s64 	%rd510, %rd509, %rd508;
	cvt.s64.s32 	%rd511, %r42;
	add.s64 	%rd506, %rd23, %rd511;
$L__tmp365:
	.loc	20 64 40
	bra.uni	$L__tmp366;
$L__tmp366:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd505, %rd506;
	// end inline asm
$L__tmp367:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r200,%r201,%r202,%r203}, [%rd505];
	// end inline asm
	st.u32 	[%SP+4080], %r200;
	st.u32 	[%SP+4084], %r201;
	st.u32 	[%SP+4088], %r202;
	st.u32 	[%SP+4092], %r203;
	.loc	20 56 5
	ld.u32 	%r204, [%SP+4080];
	ld.u32 	%r205, [%SP+4084];
	ld.u32 	%r206, [%SP+4088];
	ld.u32 	%r207, [%SP+4092];
$L__tmp368:
	.loc	20 64 40
	st.u32 	[%rd510+12], %r207;
	st.u32 	[%rd510+8], %r206;
	st.u32 	[%rd510+4], %r205;
	st.u32 	[%rd510], %r204;
$L__tmp369:
	.loc	20 63 42
	add.s32 	%r43, %r42, 16;
$L__tmp370:
	mov.u32 	%r692, %r43;
$L__tmp371:
	bra.uni 	$L__BB11_49;
$L__tmp372:

$L__BB11_51:
	.loc	20 65 5
	ld.f32 	%f206, [%SP+4096];
	ld.f32 	%f207, [%SP+4100];
	ld.f32 	%f208, [%SP+4104];
	ld.f32 	%f209, [%SP+4108];
$L__tmp373:
	.loc	20 202 76
	st.f32 	[%SP+4332], %f209;
	st.f32 	[%SP+4328], %f208;
	st.f32 	[%SP+4324], %f207;
	st.f32 	[%SP+4320], %f206;
	add.u64 	%rd277, %SP, 4320;
	mov.b64 	%rd278, %rd277;
	st.u64 	[%SP+4072], %rd278;
	mov.f32 	%f210, %f10;
$L__tmp374:
	.loc	20 202 60
	bra.uni	$L__tmp375;
$L__tmp375:
	.loc	20 45 5
	ld.u64 	%rd279, [%SP+4072];
	ld.f32 	%f211, [%rd279];
	mul.f32 	%f212, %f211, %f210;
	ld.u64 	%rd280, [%SP+4072];
	ld.f32 	%f213, [%rd280+4];
	mul.f32 	%f214, %f213, %f210;
	ld.u64 	%rd281, [%SP+4072];
	ld.f32 	%f215, [%rd281+8];
	mul.f32 	%f216, %f215, %f210;
	ld.u64 	%rd282, [%SP+4072];
	ld.f32 	%f217, [%rd282+12];
	mul.f32 	%f218, %f217, %f210;
$L__tmp376:
	.loc	20 45 12
	{ // callseq 17, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f212;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f214;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f216;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f218;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f219, %f220, %f221, %f222}, [retval0+0];
	} // callseq 17
$L__tmp377:
	.loc	20 202 60
	st.f32 	[%SP+4316], %f222;
	st.f32 	[%SP+4312], %f221;
	st.f32 	[%SP+4308], %f220;
	st.f32 	[%SP+4304], %f219;
	add.u64 	%rd283, %SP, 4288;
	mov.b64 	%rd284, %rd283;
	st.u64 	[%SP+4056], %rd284;
	add.u64 	%rd285, %SP, 4304;
	mov.b64 	%rd286, %rd285;
	st.u64 	[%SP+4064], %rd286;
	.loc	20 202 16
	bra.uni	$L__tmp378;
$L__tmp378:
	.loc	20 40 5
	ld.u64 	%rd287, [%SP+4056];
	ld.f32 	%f223, [%rd287];
	ld.u64 	%rd288, [%SP+4064];
	ld.f32 	%f224, [%rd288];
	add.f32 	%f225, %f223, %f224;
	ld.u64 	%rd289, [%SP+4056];
	ld.f32 	%f226, [%rd289+4];
	ld.u64 	%rd290, [%SP+4064];
	ld.f32 	%f227, [%rd290+4];
	add.f32 	%f228, %f226, %f227;
	ld.u64 	%rd291, [%SP+4056];
	ld.f32 	%f229, [%rd291+8];
	ld.u64 	%rd292, [%SP+4064];
	ld.f32 	%f230, [%rd292+8];
	add.f32 	%f231, %f229, %f230;
	ld.u64 	%rd293, [%SP+4056];
	ld.f32 	%f232, [%rd293+12];
	ld.u64 	%rd294, [%SP+4064];
	ld.f32 	%f233, [%rd294+12];
	add.f32 	%f234, %f232, %f233;
$L__tmp379:
	.loc	20 40 12
	{ // callseq 18, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f225;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f228;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f231;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f234;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f235, %f236, %f237, %f238}, [retval0+0];
	} // callseq 18
$L__tmp380:
	.loc	20 202 16
	st.f32 	[%rd22+12], %f238;
	st.f32 	[%rd22+8], %f237;
	st.f32 	[%rd22+4], %f236;
	st.f32 	[%rd22], %f235;
	mov.b64 	%rd295, %rd15;
	st.u64 	[%SP+4048], %rd295;
	mov.f32 	%f239, %f11;
$L__tmp381:
	.loc	20 203 32
	bra.uni	$L__tmp382;
$L__tmp382:
	.loc	20 45 5
	ld.u64 	%rd296, [%SP+4048];
	ld.f32 	%f240, [%rd296];
	mul.f32 	%f241, %f240, %f239;
	ld.u64 	%rd297, [%SP+4048];
	ld.f32 	%f242, [%rd297+4];
	mul.f32 	%f243, %f242, %f239;
	ld.u64 	%rd298, [%SP+4048];
	ld.f32 	%f244, [%rd298+8];
	mul.f32 	%f245, %f244, %f239;
	ld.u64 	%rd299, [%SP+4048];
	ld.f32 	%f246, [%rd299+12];
	mul.f32 	%f247, %f246, %f239;
$L__tmp383:
	.loc	20 45 12
	{ // callseq 19, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f241;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f243;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f245;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f247;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f248, %f249, %f250, %f251}, [retval0+0];
	} // callseq 19
$L__tmp384:
	.loc	20 203 32
	st.f32 	[%SP+4348], %f251;
	st.f32 	[%SP+4344], %f250;
	st.f32 	[%SP+4340], %f249;
	st.f32 	[%SP+4336], %f248;
	ld.u64 	%rd300, [%SP+4280];
	add.s64 	%rd24, %rd300, 80;
$L__tmp385:
	.loc	20 203 76
	bra.uni	$L__tmp386;
$L__tmp386:
	.loc	20 63 18
	mov.u32 	%r173, 0;
	mov.b32 	%r44, %r173;
$L__tmp387:
	.loc	20 63 5
	mov.u32 	%r693, %r44;
$L__tmp388:
	bra.uni 	$L__BB11_52;

$L__BB11_52:
	mov.u32 	%r45, %r693;
$L__tmp389:
	cvt.s64.s32 	%rd301, %r45;
	setp.lt.u64 	%p73, %rd301, 16;
	not.pred 	%p74, %p73;
	@%p74 bra 	$L__BB11_54;
	bra.uni 	$L__BB11_53;

$L__BB11_53:
$L__tmp390:
	.loc	20 64 9
	cvt.s64.s32 	%rd501, %r45;
	add.u64 	%rd502, %SP, 4032;
	add.s64 	%rd503, %rd502, %rd501;
	cvt.s64.s32 	%rd504, %r45;
	add.s64 	%rd499, %rd24, %rd504;
$L__tmp391:
	.loc	20 64 40
	bra.uni	$L__tmp392;
$L__tmp392:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd498, %rd499;
	// end inline asm
$L__tmp393:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r192,%r193,%r194,%r195}, [%rd498];
	// end inline asm
	st.u32 	[%SP+4016], %r192;
	st.u32 	[%SP+4020], %r193;
	st.u32 	[%SP+4024], %r194;
	st.u32 	[%SP+4028], %r195;
	.loc	20 56 5
	ld.u32 	%r196, [%SP+4016];
	ld.u32 	%r197, [%SP+4020];
	ld.u32 	%r198, [%SP+4024];
	ld.u32 	%r199, [%SP+4028];
$L__tmp394:
	.loc	20 64 40
	st.u32 	[%rd503+12], %r199;
	st.u32 	[%rd503+8], %r198;
	st.u32 	[%rd503+4], %r197;
	st.u32 	[%rd503], %r196;
$L__tmp395:
	.loc	20 63 42
	add.s32 	%r46, %r45, 16;
$L__tmp396:
	mov.u32 	%r693, %r46;
$L__tmp397:
	bra.uni 	$L__BB11_52;
$L__tmp398:

$L__BB11_54:
	.loc	20 65 5
	ld.f32 	%f252, [%SP+4032];
	ld.f32 	%f253, [%SP+4036];
	ld.f32 	%f254, [%SP+4040];
	ld.f32 	%f255, [%SP+4044];
$L__tmp399:
	.loc	20 203 76
	st.f32 	[%SP+4380], %f255;
	st.f32 	[%SP+4376], %f254;
	st.f32 	[%SP+4372], %f253;
	st.f32 	[%SP+4368], %f252;
	add.u64 	%rd302, %SP, 4368;
	mov.b64 	%rd303, %rd302;
	st.u64 	[%SP+4008], %rd303;
	mov.f32 	%f256, %f10;
$L__tmp400:
	.loc	20 203 60
	bra.uni	$L__tmp401;
$L__tmp401:
	.loc	20 45 5
	ld.u64 	%rd304, [%SP+4008];
	ld.f32 	%f257, [%rd304];
	mul.f32 	%f258, %f257, %f256;
	ld.u64 	%rd305, [%SP+4008];
	ld.f32 	%f259, [%rd305+4];
	mul.f32 	%f260, %f259, %f256;
	ld.u64 	%rd306, [%SP+4008];
	ld.f32 	%f261, [%rd306+8];
	mul.f32 	%f262, %f261, %f256;
	ld.u64 	%rd307, [%SP+4008];
	ld.f32 	%f263, [%rd307+12];
	mul.f32 	%f264, %f263, %f256;
$L__tmp402:
	.loc	20 45 12
	{ // callseq 20, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f258;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f260;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f262;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f264;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f265, %f266, %f267, %f268}, [retval0+0];
	} // callseq 20
$L__tmp403:
	.loc	20 203 60
	st.f32 	[%SP+4364], %f268;
	st.f32 	[%SP+4360], %f267;
	st.f32 	[%SP+4356], %f266;
	st.f32 	[%SP+4352], %f265;
	add.u64 	%rd308, %SP, 4336;
	mov.b64 	%rd309, %rd308;
	st.u64 	[%SP+3992], %rd309;
	add.u64 	%rd310, %SP, 4352;
	mov.b64 	%rd311, %rd310;
	st.u64 	[%SP+4000], %rd311;
	.loc	20 203 16
	bra.uni	$L__tmp404;
$L__tmp404:
	.loc	20 40 5
	ld.u64 	%rd312, [%SP+3992];
	ld.f32 	%f269, [%rd312];
	ld.u64 	%rd313, [%SP+4000];
	ld.f32 	%f270, [%rd313];
	add.f32 	%f271, %f269, %f270;
	ld.u64 	%rd314, [%SP+3992];
	ld.f32 	%f272, [%rd314+4];
	ld.u64 	%rd315, [%SP+4000];
	ld.f32 	%f273, [%rd315+4];
	add.f32 	%f274, %f272, %f273;
	ld.u64 	%rd316, [%SP+3992];
	ld.f32 	%f275, [%rd316+8];
	ld.u64 	%rd317, [%SP+4000];
	ld.f32 	%f276, [%rd317+8];
	add.f32 	%f277, %f275, %f276;
	ld.u64 	%rd318, [%SP+3992];
	ld.f32 	%f278, [%rd318+12];
	ld.u64 	%rd319, [%SP+4000];
	ld.f32 	%f279, [%rd319+12];
	add.f32 	%f280, %f278, %f279;
$L__tmp405:
	.loc	20 40 12
	{ // callseq 21, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f271;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f274;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f277;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f280;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f281, %f282, %f283, %f284}, [retval0+0];
	} // callseq 21
$L__tmp406:
	.loc	20 203 16
	st.f32 	[%rd15+12], %f284;
	st.f32 	[%rd15+8], %f283;
	st.f32 	[%rd15+4], %f282;
	st.f32 	[%rd15], %f281;
	mov.b64 	%rd320, %rd16;
	st.u64 	[%SP+3984], %rd320;
	mov.f32 	%f285, %f11;
$L__tmp407:
	.loc	20 204 32
	bra.uni	$L__tmp408;
$L__tmp408:
	.loc	20 45 5
	ld.u64 	%rd321, [%SP+3984];
	ld.f32 	%f286, [%rd321];
	mul.f32 	%f287, %f286, %f285;
	ld.u64 	%rd322, [%SP+3984];
	ld.f32 	%f288, [%rd322+4];
	mul.f32 	%f289, %f288, %f285;
	ld.u64 	%rd323, [%SP+3984];
	ld.f32 	%f290, [%rd323+8];
	mul.f32 	%f291, %f290, %f285;
	ld.u64 	%rd324, [%SP+3984];
	ld.f32 	%f292, [%rd324+12];
	mul.f32 	%f293, %f292, %f285;
$L__tmp409:
	.loc	20 45 12
	{ // callseq 22, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f287;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f289;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f291;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f293;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f294, %f295, %f296, %f297}, [retval0+0];
	} // callseq 22
$L__tmp410:
	.loc	20 204 32
	st.f32 	[%SP+4396], %f297;
	st.f32 	[%SP+4392], %f296;
	st.f32 	[%SP+4388], %f295;
	st.f32 	[%SP+4384], %f294;
	ld.u64 	%rd325, [%SP+4280];
	add.s64 	%rd25, %rd325, 96;
$L__tmp411:
	.loc	20 204 76
	bra.uni	$L__tmp412;
$L__tmp412:
	.loc	20 63 18
	mov.u32 	%r174, 0;
	mov.b32 	%r47, %r174;
$L__tmp413:
	.loc	20 63 5
	mov.u32 	%r694, %r47;
$L__tmp414:
	bra.uni 	$L__BB11_55;

$L__BB11_55:
	mov.u32 	%r48, %r694;
$L__tmp415:
	cvt.s64.s32 	%rd326, %r48;
	setp.lt.u64 	%p75, %rd326, 16;
	not.pred 	%p76, %p75;
	@%p76 bra 	$L__BB11_57;
	bra.uni 	$L__BB11_56;

$L__BB11_56:
$L__tmp416:
	.loc	20 64 9
	cvt.s64.s32 	%rd494, %r48;
	add.u64 	%rd495, %SP, 3968;
	add.s64 	%rd496, %rd495, %rd494;
	cvt.s64.s32 	%rd497, %r48;
	add.s64 	%rd492, %rd25, %rd497;
$L__tmp417:
	.loc	20 64 40
	bra.uni	$L__tmp418;
$L__tmp418:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd491, %rd492;
	// end inline asm
$L__tmp419:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r184,%r185,%r186,%r187}, [%rd491];
	// end inline asm
	st.u32 	[%SP+3952], %r184;
	st.u32 	[%SP+3956], %r185;
	st.u32 	[%SP+3960], %r186;
	st.u32 	[%SP+3964], %r187;
	.loc	20 56 5
	ld.u32 	%r188, [%SP+3952];
	ld.u32 	%r189, [%SP+3956];
	ld.u32 	%r190, [%SP+3960];
	ld.u32 	%r191, [%SP+3964];
$L__tmp420:
	.loc	20 64 40
	st.u32 	[%rd496+12], %r191;
	st.u32 	[%rd496+8], %r190;
	st.u32 	[%rd496+4], %r189;
	st.u32 	[%rd496], %r188;
$L__tmp421:
	.loc	20 63 42
	add.s32 	%r49, %r48, 16;
$L__tmp422:
	mov.u32 	%r694, %r49;
$L__tmp423:
	bra.uni 	$L__BB11_55;
$L__tmp424:

$L__BB11_57:
	.loc	20 65 5
	ld.f32 	%f298, [%SP+3968];
	ld.f32 	%f299, [%SP+3972];
	ld.f32 	%f300, [%SP+3976];
	ld.f32 	%f301, [%SP+3980];
$L__tmp425:
	.loc	20 204 76
	st.f32 	[%SP+4428], %f301;
	st.f32 	[%SP+4424], %f300;
	st.f32 	[%SP+4420], %f299;
	st.f32 	[%SP+4416], %f298;
	add.u64 	%rd327, %SP, 4416;
	mov.b64 	%rd328, %rd327;
	st.u64 	[%SP+3944], %rd328;
	mov.f32 	%f302, %f10;
$L__tmp426:
	.loc	20 204 60
	bra.uni	$L__tmp427;
$L__tmp427:
	.loc	20 45 5
	ld.u64 	%rd329, [%SP+3944];
	ld.f32 	%f303, [%rd329];
	mul.f32 	%f304, %f303, %f302;
	ld.u64 	%rd330, [%SP+3944];
	ld.f32 	%f305, [%rd330+4];
	mul.f32 	%f306, %f305, %f302;
	ld.u64 	%rd331, [%SP+3944];
	ld.f32 	%f307, [%rd331+8];
	mul.f32 	%f308, %f307, %f302;
	ld.u64 	%rd332, [%SP+3944];
	ld.f32 	%f309, [%rd332+12];
	mul.f32 	%f310, %f309, %f302;
$L__tmp428:
	.loc	20 45 12
	{ // callseq 23, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f304;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f306;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f308;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f310;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f311, %f312, %f313, %f314}, [retval0+0];
	} // callseq 23
$L__tmp429:
	.loc	20 204 60
	st.f32 	[%SP+4412], %f314;
	st.f32 	[%SP+4408], %f313;
	st.f32 	[%SP+4404], %f312;
	st.f32 	[%SP+4400], %f311;
	add.u64 	%rd333, %SP, 4384;
	mov.b64 	%rd334, %rd333;
	st.u64 	[%SP+3928], %rd334;
	add.u64 	%rd335, %SP, 4400;
	mov.b64 	%rd336, %rd335;
	st.u64 	[%SP+3936], %rd336;
	.loc	20 204 16
	bra.uni	$L__tmp430;
$L__tmp430:
	.loc	20 40 5
	ld.u64 	%rd337, [%SP+3928];
	ld.f32 	%f315, [%rd337];
	ld.u64 	%rd338, [%SP+3936];
	ld.f32 	%f316, [%rd338];
	add.f32 	%f317, %f315, %f316;
	ld.u64 	%rd339, [%SP+3928];
	ld.f32 	%f318, [%rd339+4];
	ld.u64 	%rd340, [%SP+3936];
	ld.f32 	%f319, [%rd340+4];
	add.f32 	%f320, %f318, %f319;
	ld.u64 	%rd341, [%SP+3928];
	ld.f32 	%f321, [%rd341+8];
	ld.u64 	%rd342, [%SP+3936];
	ld.f32 	%f322, [%rd342+8];
	add.f32 	%f323, %f321, %f322;
	ld.u64 	%rd343, [%SP+3928];
	ld.f32 	%f324, [%rd343+12];
	ld.u64 	%rd344, [%SP+3936];
	ld.f32 	%f325, [%rd344+12];
	add.f32 	%f326, %f324, %f325;
$L__tmp431:
	.loc	20 40 12
	{ // callseq 24, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f317;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f320;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f323;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f326;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f327, %f328, %f329, %f330}, [retval0+0];
	} // callseq 24
$L__tmp432:
	.loc	20 204 16
	st.f32 	[%rd16+12], %f330;
	st.f32 	[%rd16+8], %f329;
	st.f32 	[%rd16+4], %f328;
	st.f32 	[%rd16], %f327;
	mov.b64 	%rd345, %rd17;
	st.u64 	[%SP+3920], %rd345;
	mov.f32 	%f331, %f11;
$L__tmp433:
	.loc	20 205 32
	bra.uni	$L__tmp434;
$L__tmp434:
	.loc	20 45 5
	ld.u64 	%rd346, [%SP+3920];
	ld.f32 	%f332, [%rd346];
	mul.f32 	%f333, %f332, %f331;
	ld.u64 	%rd347, [%SP+3920];
	ld.f32 	%f334, [%rd347+4];
	mul.f32 	%f335, %f334, %f331;
	ld.u64 	%rd348, [%SP+3920];
	ld.f32 	%f336, [%rd348+8];
	mul.f32 	%f337, %f336, %f331;
	ld.u64 	%rd349, [%SP+3920];
	ld.f32 	%f338, [%rd349+12];
	mul.f32 	%f339, %f338, %f331;
$L__tmp435:
	.loc	20 45 12
	{ // callseq 25, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f333;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f335;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f337;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f339;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f340, %f341, %f342, %f343}, [retval0+0];
	} // callseq 25
$L__tmp436:
	.loc	20 205 32
	st.f32 	[%SP+4444], %f343;
	st.f32 	[%SP+4440], %f342;
	st.f32 	[%SP+4436], %f341;
	st.f32 	[%SP+4432], %f340;
	ld.u64 	%rd350, [%SP+4280];
	add.s64 	%rd26, %rd350, 112;
$L__tmp437:
	.loc	20 205 76
	bra.uni	$L__tmp438;
$L__tmp438:
	.loc	20 63 18
	mov.u32 	%r175, 0;
	mov.b32 	%r50, %r175;
$L__tmp439:
	.loc	20 63 5
	mov.u32 	%r695, %r50;
$L__tmp440:
	bra.uni 	$L__BB11_58;

$L__BB11_58:
	mov.u32 	%r51, %r695;
$L__tmp441:
	cvt.s64.s32 	%rd351, %r51;
	setp.lt.u64 	%p77, %rd351, 16;
	not.pred 	%p78, %p77;
	@%p78 bra 	$L__BB11_60;
	bra.uni 	$L__BB11_59;

$L__BB11_59:
$L__tmp442:
	.loc	20 64 9
	cvt.s64.s32 	%rd487, %r51;
	add.u64 	%rd488, %SP, 3904;
	add.s64 	%rd489, %rd488, %rd487;
	cvt.s64.s32 	%rd490, %r51;
	add.s64 	%rd485, %rd26, %rd490;
$L__tmp443:
	.loc	20 64 40
	bra.uni	$L__tmp444;
$L__tmp444:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd484, %rd485;
	// end inline asm
$L__tmp445:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r176,%r177,%r178,%r179}, [%rd484];
	// end inline asm
	st.u32 	[%SP+3888], %r176;
	st.u32 	[%SP+3892], %r177;
	st.u32 	[%SP+3896], %r178;
	st.u32 	[%SP+3900], %r179;
	.loc	20 56 5
	ld.u32 	%r180, [%SP+3888];
	ld.u32 	%r181, [%SP+3892];
	ld.u32 	%r182, [%SP+3896];
	ld.u32 	%r183, [%SP+3900];
$L__tmp446:
	.loc	20 64 40
	st.u32 	[%rd489+12], %r183;
	st.u32 	[%rd489+8], %r182;
	st.u32 	[%rd489+4], %r181;
	st.u32 	[%rd489], %r180;
$L__tmp447:
	.loc	20 63 42
	add.s32 	%r52, %r51, 16;
$L__tmp448:
	mov.u32 	%r695, %r52;
$L__tmp449:
	bra.uni 	$L__BB11_58;
$L__tmp450:

$L__BB11_60:
	.loc	20 65 5
	ld.f32 	%f344, [%SP+3904];
	ld.f32 	%f345, [%SP+3908];
	ld.f32 	%f346, [%SP+3912];
	ld.f32 	%f347, [%SP+3916];
$L__tmp451:
	.loc	20 205 76
	st.f32 	[%SP+4476], %f347;
	st.f32 	[%SP+4472], %f346;
	st.f32 	[%SP+4468], %f345;
	st.f32 	[%SP+4464], %f344;
	add.u64 	%rd352, %SP, 4464;
	mov.b64 	%rd353, %rd352;
	st.u64 	[%SP+3872], %rd353;
	mov.f32 	%f348, %f10;
$L__tmp452:
	.loc	20 205 60
	bra.uni	$L__tmp453;
$L__tmp453:
	.loc	20 45 5
	ld.u64 	%rd354, [%SP+3872];
	ld.f32 	%f349, [%rd354];
	mul.f32 	%f350, %f349, %f348;
	ld.u64 	%rd355, [%SP+3872];
	ld.f32 	%f351, [%rd355+4];
	mul.f32 	%f352, %f351, %f348;
	ld.u64 	%rd356, [%SP+3872];
	ld.f32 	%f353, [%rd356+8];
	mul.f32 	%f354, %f353, %f348;
	ld.u64 	%rd357, [%SP+3872];
	ld.f32 	%f355, [%rd357+12];
	mul.f32 	%f356, %f355, %f348;
$L__tmp454:
	.loc	20 45 12
	{ // callseq 26, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f350;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f352;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f354;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f356;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f357, %f358, %f359, %f360}, [retval0+0];
	} // callseq 26
$L__tmp455:
	.loc	20 205 60
	st.f32 	[%SP+4460], %f360;
	st.f32 	[%SP+4456], %f359;
	st.f32 	[%SP+4452], %f358;
	st.f32 	[%SP+4448], %f357;
	add.u64 	%rd358, %SP, 4432;
	mov.b64 	%rd359, %rd358;
	st.u64 	[%SP+3856], %rd359;
	add.u64 	%rd360, %SP, 4448;
	mov.b64 	%rd361, %rd360;
	st.u64 	[%SP+3864], %rd361;
	.loc	20 205 16
	bra.uni	$L__tmp456;
$L__tmp456:
	.loc	20 40 5
	ld.u64 	%rd362, [%SP+3856];
	ld.f32 	%f361, [%rd362];
	ld.u64 	%rd363, [%SP+3864];
	ld.f32 	%f362, [%rd363];
	add.f32 	%f363, %f361, %f362;
	ld.u64 	%rd364, [%SP+3856];
	ld.f32 	%f364, [%rd364+4];
	ld.u64 	%rd365, [%SP+3864];
	ld.f32 	%f365, [%rd365+4];
	add.f32 	%f366, %f364, %f365;
	ld.u64 	%rd366, [%SP+3856];
	ld.f32 	%f367, [%rd366+8];
	ld.u64 	%rd367, [%SP+3864];
	ld.f32 	%f368, [%rd367+8];
	add.f32 	%f369, %f367, %f368;
	ld.u64 	%rd368, [%SP+3856];
	ld.f32 	%f370, [%rd368+12];
	ld.u64 	%rd369, [%SP+3864];
	ld.f32 	%f371, [%rd369+12];
	add.f32 	%f372, %f370, %f371;
$L__tmp457:
	.loc	20 40 12
	{ // callseq 27, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f363;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f366;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f369;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f372;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f373, %f374, %f375, %f376}, [retval0+0];
	} // callseq 27
$L__tmp458:
	.loc	20 205 16
	st.f32 	[%rd17+12], %f376;
	st.f32 	[%rd17+8], %f375;
	st.f32 	[%rd17+4], %f374;
	st.f32 	[%rd17], %f373;
	.loc	20 207 26
	ld.f32 	%f377, [%rd16+4];
	ld.f32 	%f378, [%rd16+4];
	mul.f32 	%f379, %f377, %f378;
	ld.f32 	%f380, [%rd16+8];
	ld.f32 	%f381, [%rd16+8];
	mul.f32 	%f382, %f380, %f381;
	add.f32 	%f383, %f379, %f382;
	ld.f32 	%f384, [%rd16+12];
	ld.f32 	%f385, [%rd16+12];
	mul.f32 	%f386, %f384, %f385;
	add.f32 	%f387, %f383, %f386;
	ld.f32 	%f388, [%rd17];
	ld.f32 	%f389, [%rd17];
	mul.f32 	%f390, %f388, %f389;
	add.f32 	%f391, %f387, %f390;
	.loc	20 207 34
	{ // callseq 28, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f391;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZSt4sqrtf, 
	(
	param0
	);
	ld.param.f32 	%f392, [retval0+0];
	} // callseq 28
	rcp.rn.f32 	%f393, %f392;
$L__tmp459:
	.loc	20 208 9
	ld.f32 	%f394, [%rd16+4];
	mul.f32 	%f395, %f394, %f393;
	st.f32 	[%rd16+4], %f395;
	.loc	20 209 9
	ld.f32 	%f396, [%rd16+8];
	mul.f32 	%f397, %f396, %f393;
	st.f32 	[%rd16+8], %f397;
	.loc	20 210 9
	ld.f32 	%f398, [%rd16+12];
	mul.f32 	%f399, %f398, %f393;
	st.f32 	[%rd16+12], %f399;
	.loc	20 211 9
	ld.f32 	%f400, [%rd17];
	mul.f32 	%f401, %f400, %f393;
	st.f32 	[%rd17], %f401;
	bra.uni 	$L__BB11_61;
$L__tmp460:

$L__BB11_61:
	.loc	20 269 18
	ld.f32 	%f402, [%SP+4736];
	st.f32 	[%SP+4800], %f402;
	ld.f32 	%f403, [%SP+4740];
	st.f32 	[%SP+4804], %f403;
	ld.f32 	%f404, [%SP+4744];
	st.f32 	[%SP+4808], %f404;
	ld.f32 	%f405, [%SP+4748];
	st.f32 	[%SP+4812], %f405;
	ld.f32 	%f406, [%SP+4752];
	st.f32 	[%SP+4816], %f406;
	add.u64 	%rd370, %SP, 4736;
	add.s64 	%rd371, %rd370, 16;
	ld.f32 	%f407, [%rd371+4];
	st.f32 	[%SP+4820], %f407;
	add.s64 	%rd372, %rd370, 16;
	ld.f32 	%f408, [%rd372+8];
	st.f32 	[%SP+4824], %f408;
	add.s64 	%rd373, %rd370, 16;
	ld.f32 	%f409, [%rd373+12];
	st.f32 	[%SP+4828], %f409;
	ld.f32 	%f410, [%SP+4768];
	st.f32 	[%SP+4832], %f410;
	add.s64 	%rd374, %rd370, 32;
	ld.f32 	%f411, [%rd374+4];
	st.f32 	[%SP+4836], %f411;
	add.s64 	%rd375, %rd370, 32;
	ld.f32 	%f412, [%rd375+8];
	st.f32 	[%SP+4840], %f412;
	add.s64 	%rd376, %rd370, 32;
	ld.f32 	%f413, [%rd376+12];
	st.f32 	[%SP+4844], %f413;
	ld.f32 	%f414, [%SP+4784];
	st.f32 	[%SP+4848], %f414;
	add.s64 	%rd377, %rd370, 48;
	ld.f32 	%f415, [%rd377+4];
	st.f32 	[%SP+4852], %f415;
	add.s64 	%rd378, %rd370, 48;
	ld.f32 	%f416, [%rd378+8];
	st.f32 	[%SP+4856], %f416;
	add.s64 	%rd379, %rd370, 48;
	ld.f32 	%f417, [%rd379+12];
	st.f32 	[%SP+4860], %f417;
	.loc	20 273 5
	ld.u64 	%rd380, [%SP+4680];
	ld.u64 	%rd381, [%SP+4688];
	ld.u64 	%rd382, [%SP+4696];
	mov.b64 	%rd383, %rd380;
	st.u64 	[%SP+3792], %rd383;
	mov.b64 	%rd384, %rd381;
	st.u64 	[%SP+3800], %rd384;
	mov.b64 	%rd385, %rd382;
	st.u64 	[%SP+3808], %rd385;
	add.u64 	%rd386, %SP, 4800;
	mov.b64 	%rd387, %rd386;
	st.u64 	[%SP+3816], %rd387;
	.loc	20 273 5
	bra.uni	$L__tmp461;
$L__tmp461:
	.loc	20 84 18
	ld.u64 	%rd388, [%SP+3816];
	ld.f32 	%f418, [%rd388+36];
	st.f32 	[%SP+3824], %f418;
	ld.u64 	%rd389, [%SP+3816];
	ld.f32 	%f419, [%rd389+40];
	st.f32 	[%SP+3828], %f419;
	ld.u64 	%rd390, [%SP+3816];
	ld.f32 	%f420, [%rd390+44];
	st.f32 	[%SP+3832], %f420;
	ld.u64 	%rd391, [%SP+3816];
	ld.f32 	%f421, [%rd391+48];
	st.f32 	[%SP+3836], %f421;
	.loc	20 87 25
	ld.u64 	%rd392, [%SP+3816];
	ld.f32 	%f422, [%rd392+36];
	ld.u64 	%rd393, [%SP+3816];
	ld.f32 	%f423, [%rd393+36];
	mul.f32 	%f424, %f422, %f423;
	ld.u64 	%rd394, [%SP+3816];
	ld.f32 	%f425, [%rd394+40];
	ld.u64 	%rd395, [%SP+3816];
	ld.f32 	%f426, [%rd395+40];
	mul.f32 	%f427, %f425, %f426;
	add.f32 	%f428, %f424, %f427;
	ld.u64 	%rd396, [%SP+3816];
	ld.f32 	%f429, [%rd396+44];
	ld.u64 	%rd397, [%SP+3816];
	ld.f32 	%f430, [%rd397+44];
	mul.f32 	%f431, %f429, %f430;
	add.f32 	%f432, %f428, %f431;
	ld.u64 	%rd398, [%SP+3816];
	ld.f32 	%f433, [%rd398+48];
	ld.u64 	%rd399, [%SP+3816];
	ld.f32 	%f434, [%rd399+48];
	mul.f32 	%f435, %f433, %f434;
	add.f32 	%f436, %f432, %f435;
	rcp.rn.f32 	%f437, %f436;
$L__tmp462:
	.loc	20 0 25
	add.u64 	%rd400, %SP, 3824;
	mov.b64 	%rd401, %rd400;
	st.u64 	[%SP+3784], %rd401;
	mov.f32 	%f438, %f437;
$L__tmp463:
	.loc	20 88 23
	bra.uni	$L__tmp464;
$L__tmp464:
	.loc	20 45 5
	ld.u64 	%rd402, [%SP+3784];
	ld.f32 	%f439, [%rd402];
	mul.f32 	%f440, %f439, %f438;
	ld.u64 	%rd403, [%SP+3784];
	ld.f32 	%f441, [%rd403+4];
	mul.f32 	%f442, %f441, %f438;
	ld.u64 	%rd404, [%SP+3784];
	ld.f32 	%f443, [%rd404+8];
	mul.f32 	%f444, %f443, %f438;
	ld.u64 	%rd405, [%SP+3784];
	ld.f32 	%f445, [%rd405+12];
	mul.f32 	%f446, %f445, %f438;
$L__tmp465:
	.loc	20 45 12
	{ // callseq 29, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f440;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f442;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f444;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f446;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f447, %f448, %f449, %f450}, [retval0+0];
	} // callseq 29
$L__tmp466:
	.loc	20 88 23
	st.f32 	[%SP+3852], %f450;
	st.f32 	[%SP+3848], %f449;
	st.f32 	[%SP+3844], %f448;
	st.f32 	[%SP+3840], %f447;
	.loc	20 90 21
	ld.f32 	%f451, [%SP+3836];
	ld.f32 	%f452, [%SP+3852];
	mul.f32 	%f453, %f451, %f452;
$L__tmp467:
	.loc	20 91 21
	ld.f32 	%f454, [%SP+3824];
	ld.f32 	%f455, [%SP+3840];
	mul.f32 	%f456, %f454, %f455;
$L__tmp468:
	.loc	20 92 21
	ld.f32 	%f457, [%SP+3828];
	ld.f32 	%f458, [%SP+3844];
	mul.f32 	%f459, %f457, %f458;
$L__tmp469:
	.loc	20 93 21
	ld.f32 	%f460, [%SP+3832];
	ld.f32 	%f461, [%SP+3848];
	mul.f32 	%f462, %f460, %f461;
$L__tmp470:
	.loc	20 95 20
	ld.f32 	%f463, [%SP+3824];
	ld.f32 	%f464, [%SP+3844];
	mul.f32 	%f465, %f463, %f464;
$L__tmp471:
	.loc	20 96 20
	ld.f32 	%f466, [%SP+3832];
	ld.f32 	%f467, [%SP+3852];
	mul.f32 	%f468, %f466, %f467;
$L__tmp472:
	.loc	20 97 20
	ld.f32 	%f469, [%SP+3824];
	ld.f32 	%f470, [%SP+3848];
	mul.f32 	%f471, %f469, %f470;
$L__tmp473:
	.loc	20 98 20
	ld.f32 	%f472, [%SP+3828];
	ld.f32 	%f473, [%SP+3852];
	mul.f32 	%f474, %f472, %f473;
$L__tmp474:
	.loc	20 99 20
	ld.f32 	%f475, [%SP+3828];
	ld.f32 	%f476, [%SP+3848];
	mul.f32 	%f477, %f475, %f476;
$L__tmp475:
	.loc	20 100 20
	ld.f32 	%f478, [%SP+3824];
	ld.f32 	%f479, [%SP+3852];
	mul.f32 	%f480, %f478, %f479;
$L__tmp476:
	.loc	20 102 5
	sub.f32 	%f481, %f456, %f459;
	sub.f32 	%f482, %f481, %f462;
	add.f32 	%f483, %f482, %f453;
	ld.u64 	%rd406, [%SP+3792];
	st.f32 	[%rd406], %f483;
	.loc	20 103 5
	sub.f32 	%f484, %f465, %f468;
	mul.f32 	%f485, %f484, 0f40000000;
	ld.u64 	%rd407, [%SP+3792];
	st.f32 	[%rd407+4], %f485;
	.loc	20 104 5
	add.f32 	%f486, %f471, %f474;
	mul.f32 	%f487, %f486, 0f40000000;
	ld.u64 	%rd408, [%SP+3792];
	st.f32 	[%rd408+8], %f487;
	.loc	20 106 5
	add.f32 	%f488, %f465, %f468;
	mul.f32 	%f489, %f488, 0f40000000;
	ld.u64 	%rd409, [%SP+3800];
	st.f32 	[%rd409], %f489;
	.loc	20 107 5
	neg.f32 	%f490, %f456;
	add.f32 	%f491, %f490, %f459;
	sub.f32 	%f492, %f491, %f462;
	add.f32 	%f493, %f492, %f453;
	ld.u64 	%rd410, [%SP+3800];
	st.f32 	[%rd410+4], %f493;
	.loc	20 108 5
	sub.f32 	%f494, %f477, %f480;
	mul.f32 	%f495, %f494, 0f40000000;
	ld.u64 	%rd411, [%SP+3800];
	st.f32 	[%rd411+8], %f495;
	.loc	20 110 5
	sub.f32 	%f496, %f471, %f474;
	mul.f32 	%f497, %f496, 0f40000000;
	ld.u64 	%rd412, [%SP+3808];
	st.f32 	[%rd412], %f497;
	.loc	20 111 5
	add.f32 	%f498, %f477, %f480;
	mul.f32 	%f499, %f498, 0f40000000;
	ld.u64 	%rd413, [%SP+3808];
	st.f32 	[%rd413+4], %f499;
	.loc	20 112 5
	neg.f32 	%f500, %f456;
	sub.f32 	%f501, %f500, %f459;
	add.f32 	%f502, %f501, %f462;
	add.f32 	%f503, %f502, %f453;
	ld.u64 	%rd414, [%SP+3808];
	st.f32 	[%rd414+8], %f503;
	.loc	20 114 5
	ld.u64 	%rd415, [%SP+3792];
	ld.f32 	%f504, [%rd415];
	ld.u64 	%rd416, [%SP+3816];
	ld.f32 	%f505, [%rd416+12];
	mul.f32 	%f506, %f504, %f505;
	ld.u64 	%rd417, [%SP+3792];
	ld.f32 	%f507, [%rd417+4];
	ld.u64 	%rd418, [%SP+3816];
	ld.f32 	%f508, [%rd418+24];
	mul.f32 	%f509, %f507, %f508;
	add.f32 	%f510, %f506, %f509;
	ld.u64 	%rd419, [%SP+3792];
	ld.f32 	%f511, [%rd419+8];
	ld.u64 	%rd420, [%SP+3816];
	ld.f32 	%f512, [%rd420+32];
	mul.f32 	%f513, %f511, %f512;
	add.f32 	%f514, %f510, %f513;
	ld.u64 	%rd421, [%SP+3816];
	ld.f32 	%f515, [%rd421+52];
	add.f32 	%f516, %f514, %f515;
	ld.u64 	%rd422, [%SP+3792];
	st.f32 	[%rd422+12], %f516;
	.loc	20 115 5
	ld.u64 	%rd423, [%SP+3800];
	ld.f32 	%f517, [%rd423];
	ld.u64 	%rd424, [%SP+3816];
	ld.f32 	%f518, [%rd424+12];
	mul.f32 	%f519, %f517, %f518;
	ld.u64 	%rd425, [%SP+3800];
	ld.f32 	%f520, [%rd425+4];
	ld.u64 	%rd426, [%SP+3816];
	ld.f32 	%f521, [%rd426+24];
	mul.f32 	%f522, %f520, %f521;
	add.f32 	%f523, %f519, %f522;
	ld.u64 	%rd427, [%SP+3800];
	ld.f32 	%f524, [%rd427+8];
	ld.u64 	%rd428, [%SP+3816];
	ld.f32 	%f525, [%rd428+32];
	mul.f32 	%f526, %f524, %f525;
	add.f32 	%f527, %f523, %f526;
	ld.u64 	%rd429, [%SP+3816];
	ld.f32 	%f528, [%rd429+56];
	add.f32 	%f529, %f527, %f528;
	ld.u64 	%rd430, [%SP+3800];
	st.f32 	[%rd430+12], %f529;
	.loc	20 116 5
	ld.u64 	%rd431, [%SP+3808];
	ld.f32 	%f530, [%rd431];
	ld.u64 	%rd432, [%SP+3816];
	ld.f32 	%f531, [%rd432+12];
	mul.f32 	%f532, %f530, %f531;
	ld.u64 	%rd433, [%SP+3808];
	ld.f32 	%f533, [%rd433+4];
	ld.u64 	%rd434, [%SP+3816];
	ld.f32 	%f534, [%rd434+24];
	mul.f32 	%f535, %f533, %f534;
	add.f32 	%f536, %f532, %f535;
	ld.u64 	%rd435, [%SP+3808];
	ld.f32 	%f537, [%rd435+8];
	ld.u64 	%rd436, [%SP+3816];
	ld.f32 	%f538, [%rd436+32];
	mul.f32 	%f539, %f537, %f538;
	add.f32 	%f540, %f536, %f539;
	ld.u64 	%rd437, [%SP+3816];
	ld.f32 	%f541, [%rd437+60];
	add.f32 	%f542, %f540, %f541;
	ld.u64 	%rd438, [%SP+3808];
	st.f32 	[%rd438+12], %f542;
	.loc	20 118 5
	ld.u64 	%rd439, [%SP+3792];
	ld.f32 	%f543, [%rd439];
	ld.u64 	%rd440, [%SP+3816];
	ld.f32 	%f544, [%rd440+8];
	mul.f32 	%f545, %f543, %f544;
	ld.u64 	%rd441, [%SP+3792];
	ld.f32 	%f546, [%rd441+4];
	ld.u64 	%rd442, [%SP+3816];
	ld.f32 	%f547, [%rd442+20];
	mul.f32 	%f548, %f546, %f547;
	add.f32 	%f549, %f545, %f548;
	ld.u64 	%rd443, [%SP+3792];
	ld.f32 	%f550, [%rd443+8];
	ld.u64 	%rd444, [%SP+3816];
	ld.f32 	%f551, [%rd444+28];
	mul.f32 	%f552, %f550, %f551;
	add.f32 	%f553, %f549, %f552;
	ld.u64 	%rd445, [%SP+3792];
	st.f32 	[%rd445+8], %f553;
	.loc	20 119 5
	ld.u64 	%rd446, [%SP+3800];
	ld.f32 	%f554, [%rd446];
	ld.u64 	%rd447, [%SP+3816];
	ld.f32 	%f555, [%rd447+8];
	mul.f32 	%f556, %f554, %f555;
	ld.u64 	%rd448, [%SP+3800];
	ld.f32 	%f557, [%rd448+4];
	ld.u64 	%rd449, [%SP+3816];
	ld.f32 	%f558, [%rd449+20];
	mul.f32 	%f559, %f557, %f558;
	add.f32 	%f560, %f556, %f559;
	ld.u64 	%rd450, [%SP+3800];
	ld.f32 	%f561, [%rd450+8];
	ld.u64 	%rd451, [%SP+3816];
	ld.f32 	%f562, [%rd451+28];
	mul.f32 	%f563, %f561, %f562;
	add.f32 	%f564, %f560, %f563;
	ld.u64 	%rd452, [%SP+3800];
	st.f32 	[%rd452+8], %f564;
	.loc	20 120 5
	ld.u64 	%rd453, [%SP+3808];
	ld.f32 	%f565, [%rd453];
	ld.u64 	%rd454, [%SP+3816];
	ld.f32 	%f566, [%rd454+8];
	mul.f32 	%f567, %f565, %f566;
	ld.u64 	%rd455, [%SP+3808];
	ld.f32 	%f568, [%rd455+4];
	ld.u64 	%rd456, [%SP+3816];
	ld.f32 	%f569, [%rd456+20];
	mul.f32 	%f570, %f568, %f569;
	add.f32 	%f571, %f567, %f570;
	ld.u64 	%rd457, [%SP+3808];
	ld.f32 	%f572, [%rd457+8];
	ld.u64 	%rd458, [%SP+3816];
	ld.f32 	%f573, [%rd458+28];
	mul.f32 	%f574, %f572, %f573;
	add.f32 	%f575, %f571, %f574;
	ld.u64 	%rd459, [%SP+3808];
	st.f32 	[%rd459+8], %f575;
	.loc	20 122 5
	ld.u64 	%rd460, [%SP+3792];
	ld.f32 	%f576, [%rd460];
	ld.u64 	%rd461, [%SP+3816];
	ld.f32 	%f577, [%rd461+4];
	mul.f32 	%f578, %f576, %f577;
	ld.u64 	%rd462, [%SP+3792];
	ld.f32 	%f579, [%rd462+4];
	ld.u64 	%rd463, [%SP+3816];
	ld.f32 	%f580, [%rd463+16];
	mul.f32 	%f581, %f579, %f580;
	add.f32 	%f582, %f578, %f581;
	ld.u64 	%rd464, [%SP+3792];
	st.f32 	[%rd464+4], %f582;
	.loc	20 123 5
	ld.u64 	%rd465, [%SP+3800];
	ld.f32 	%f583, [%rd465];
	ld.u64 	%rd466, [%SP+3816];
	ld.f32 	%f584, [%rd466+4];
	mul.f32 	%f585, %f583, %f584;
	ld.u64 	%rd467, [%SP+3800];
	ld.f32 	%f586, [%rd467+4];
	ld.u64 	%rd468, [%SP+3816];
	ld.f32 	%f587, [%rd468+16];
	mul.f32 	%f588, %f586, %f587;
	add.f32 	%f589, %f585, %f588;
	ld.u64 	%rd469, [%SP+3800];
	st.f32 	[%rd469+4], %f589;
	.loc	20 124 5
	ld.u64 	%rd470, [%SP+3808];
	ld.f32 	%f590, [%rd470];
	ld.u64 	%rd471, [%SP+3816];
	ld.f32 	%f591, [%rd471+4];
	mul.f32 	%f592, %f590, %f591;
	ld.u64 	%rd472, [%SP+3808];
	ld.f32 	%f593, [%rd472+4];
	ld.u64 	%rd473, [%SP+3816];
	ld.f32 	%f594, [%rd473+16];
	mul.f32 	%f595, %f593, %f594;
	add.f32 	%f596, %f592, %f595;
	ld.u64 	%rd474, [%SP+3808];
	st.f32 	[%rd474+4], %f596;
	.loc	20 126 5
	ld.u64 	%rd475, [%SP+3792];
	ld.f32 	%f597, [%rd475];
	ld.u64 	%rd476, [%SP+3816];
	ld.f32 	%f598, [%rd476];
	mul.f32 	%f599, %f597, %f598;
	ld.u64 	%rd477, [%SP+3792];
	st.f32 	[%rd477], %f599;
	.loc	20 127 5
	ld.u64 	%rd478, [%SP+3800];
	ld.f32 	%f600, [%rd478];
	ld.u64 	%rd479, [%SP+3816];
	ld.f32 	%f601, [%rd479];
	mul.f32 	%f602, %f600, %f601;
	ld.u64 	%rd480, [%SP+3800];
	st.f32 	[%rd480], %f602;
	.loc	20 128 5
	ld.u64 	%rd481, [%SP+3808];
	ld.f32 	%f603, [%rd481];
	ld.u64 	%rd482, [%SP+3816];
	ld.f32 	%f604, [%rd482];
	mul.f32 	%f605, %f603, %f604;
	ld.u64 	%rd483, [%SP+3808];
	st.f32 	[%rd483], %f605;
$L__tmp477:
	.loc	20 296 13
	bra.uni 	$L__BB11_62;
$L__tmp478:

$L__BB11_62:
	.loc	20 299 9
	and.b16  	%rs25, %rs1, 255;
	setp.ne.s16 	%p95, %rs25, 0;
	not.pred 	%p96, %p95;
	not.pred 	%p97, %p96;
	@%p97 bra 	$L__BB11_64;
	bra.uni 	$L__BB11_63;

$L__BB11_63:
$L__tmp479:
	.loc	20 300 13
	ld.u64 	%rd672, [%SP+5872];
	ld.u64 	%rd673, [%SP+5880];
	ld.u64 	%rd674, [%SP+5888];
	mov.b64 	%rd675, %rd672;
	st.u64 	[%SP+3712], %rd675;
	mov.b64 	%rd676, %rd673;
	st.u64 	[%SP+3720], %rd676;
	mov.b64 	%rd677, %rd674;
	st.u64 	[%SP+3728], %rd677;
	.loc	20 300 13
	bra.uni	$L__tmp480;
$L__tmp480:
	.loc	20 134 22
	ld.u64 	%rd678, [%SP+3712];
	ld.f32 	%f801, [%rd678];
	ld.u64 	%rd679, [%SP+3720];
	ld.f32 	%f802, [%rd679+4];
	ld.u64 	%rd680, [%SP+3728];
	ld.f32 	%f803, [%rd680+8];
	mul.f32 	%f804, %f802, %f803;
	ld.u64 	%rd681, [%SP+3720];
	ld.f32 	%f805, [%rd681+8];
	ld.u64 	%rd682, [%SP+3728];
	ld.f32 	%f806, [%rd682+4];
	mul.f32 	%f807, %f805, %f806;
	sub.f32 	%f808, %f804, %f807;
	mul.f32 	%f809, %f801, %f808;
	ld.u64 	%rd683, [%SP+3712];
	ld.f32 	%f810, [%rd683+4];
	ld.u64 	%rd684, [%SP+3720];
	ld.f32 	%f811, [%rd684];
	ld.u64 	%rd685, [%SP+3728];
	ld.f32 	%f812, [%rd685+8];
	mul.f32 	%f813, %f811, %f812;
	ld.u64 	%rd686, [%SP+3720];
	ld.f32 	%f814, [%rd686+8];
	ld.u64 	%rd687, [%SP+3728];
	ld.f32 	%f815, [%rd687];
	mul.f32 	%f816, %f814, %f815;
	sub.f32 	%f817, %f813, %f816;
	mul.f32 	%f818, %f810, %f817;
	sub.f32 	%f819, %f809, %f818;
	ld.u64 	%rd688, [%SP+3712];
	ld.f32 	%f820, [%rd688+8];
	ld.u64 	%rd689, [%SP+3720];
	ld.f32 	%f821, [%rd689];
	ld.u64 	%rd690, [%SP+3728];
	ld.f32 	%f822, [%rd690+4];
	mul.f32 	%f823, %f821, %f822;
	ld.u64 	%rd691, [%SP+3720];
	ld.f32 	%f824, [%rd691+4];
	ld.u64 	%rd692, [%SP+3728];
	ld.f32 	%f825, [%rd692];
	mul.f32 	%f826, %f824, %f825;
	sub.f32 	%f827, %f823, %f826;
	mul.f32 	%f828, %f820, %f827;
	add.f32 	%f829, %f819, %f828;
$L__tmp481:
	.loc	20 137 26
	rcp.rn.f32 	%f830, %f829;
$L__tmp482:
	.loc	20 140 5
	ld.u64 	%rd693, [%SP+3720];
	ld.f32 	%f831, [%rd693+4];
	ld.u64 	%rd694, [%SP+3728];
	ld.f32 	%f832, [%rd694+8];
	mul.f32 	%f833, %f831, %f832;
	ld.u64 	%rd695, [%SP+3728];
	ld.f32 	%f834, [%rd695+4];
	ld.u64 	%rd696, [%SP+3720];
	ld.f32 	%f835, [%rd696+8];
	mul.f32 	%f836, %f834, %f835;
	sub.f32 	%f837, %f833, %f836;
	mul.f32 	%f838, %f830, %f837;
	st.f32 	[%SP+3736], %f838;
	.loc	20 141 5
	ld.u64 	%rd697, [%SP+3712];
	ld.f32 	%f839, [%rd697+8];
	ld.u64 	%rd698, [%SP+3728];
	ld.f32 	%f840, [%rd698+4];
	mul.f32 	%f841, %f839, %f840;
	ld.u64 	%rd699, [%SP+3728];
	ld.f32 	%f842, [%rd699+8];
	ld.u64 	%rd700, [%SP+3712];
	ld.f32 	%f843, [%rd700+4];
	mul.f32 	%f844, %f842, %f843;
	sub.f32 	%f845, %f841, %f844;
	mul.f32 	%f846, %f830, %f845;
	st.f32 	[%SP+3740], %f846;
	.loc	20 142 5
	ld.u64 	%rd701, [%SP+3712];
	ld.f32 	%f847, [%rd701+4];
	ld.u64 	%rd702, [%SP+3720];
	ld.f32 	%f848, [%rd702+8];
	mul.f32 	%f849, %f847, %f848;
	ld.u64 	%rd703, [%SP+3720];
	ld.f32 	%f850, [%rd703+4];
	ld.u64 	%rd704, [%SP+3712];
	ld.f32 	%f851, [%rd704+8];
	mul.f32 	%f852, %f850, %f851;
	sub.f32 	%f853, %f849, %f852;
	mul.f32 	%f854, %f830, %f853;
	st.f32 	[%SP+3744], %f854;
	.loc	20 144 5
	ld.u64 	%rd705, [%SP+3720];
	ld.f32 	%f855, [%rd705+8];
	ld.u64 	%rd706, [%SP+3728];
	ld.f32 	%f856, [%rd706];
	mul.f32 	%f857, %f855, %f856;
	ld.u64 	%rd707, [%SP+3728];
	ld.f32 	%f858, [%rd707+8];
	ld.u64 	%rd708, [%SP+3720];
	ld.f32 	%f859, [%rd708];
	mul.f32 	%f860, %f858, %f859;
	sub.f32 	%f861, %f857, %f860;
	mul.f32 	%f862, %f830, %f861;
	st.f32 	[%SP+3748], %f862;
	.loc	20 145 5
	ld.u64 	%rd709, [%SP+3712];
	ld.f32 	%f863, [%rd709];
	ld.u64 	%rd710, [%SP+3728];
	ld.f32 	%f864, [%rd710+8];
	mul.f32 	%f865, %f863, %f864;
	ld.u64 	%rd711, [%SP+3728];
	ld.f32 	%f866, [%rd711];
	ld.u64 	%rd712, [%SP+3712];
	ld.f32 	%f867, [%rd712+8];
	mul.f32 	%f868, %f866, %f867;
	sub.f32 	%f869, %f865, %f868;
	mul.f32 	%f870, %f830, %f869;
	add.u64 	%rd713, %SP, 3736;
	add.s64 	%rd714, %rd713, 12;
	st.f32 	[%rd714+4], %f870;
	.loc	20 146 5
	ld.u64 	%rd715, [%SP+3712];
	ld.f32 	%f871, [%rd715+8];
	ld.u64 	%rd716, [%SP+3720];
	ld.f32 	%f872, [%rd716];
	mul.f32 	%f873, %f871, %f872;
	ld.u64 	%rd717, [%SP+3720];
	ld.f32 	%f874, [%rd717+8];
	ld.u64 	%rd718, [%SP+3712];
	ld.f32 	%f875, [%rd718];
	mul.f32 	%f876, %f874, %f875;
	sub.f32 	%f877, %f873, %f876;
	mul.f32 	%f878, %f830, %f877;
	add.s64 	%rd719, %rd713, 12;
	st.f32 	[%rd719+8], %f878;
	.loc	20 148 5
	ld.u64 	%rd720, [%SP+3720];
	ld.f32 	%f879, [%rd720];
	ld.u64 	%rd721, [%SP+3728];
	ld.f32 	%f880, [%rd721+4];
	mul.f32 	%f881, %f879, %f880;
	ld.u64 	%rd722, [%SP+3728];
	ld.f32 	%f882, [%rd722];
	ld.u64 	%rd723, [%SP+3720];
	ld.f32 	%f883, [%rd723+4];
	mul.f32 	%f884, %f882, %f883;
	sub.f32 	%f885, %f881, %f884;
	mul.f32 	%f886, %f830, %f885;
	st.f32 	[%SP+3760], %f886;
	.loc	20 149 5
	ld.u64 	%rd724, [%SP+3712];
	ld.f32 	%f887, [%rd724+4];
	ld.u64 	%rd725, [%SP+3728];
	ld.f32 	%f888, [%rd725];
	mul.f32 	%f889, %f887, %f888;
	ld.u64 	%rd726, [%SP+3728];
	ld.f32 	%f890, [%rd726+4];
	ld.u64 	%rd727, [%SP+3712];
	ld.f32 	%f891, [%rd727];
	mul.f32 	%f892, %f890, %f891;
	sub.f32 	%f893, %f889, %f892;
	mul.f32 	%f894, %f830, %f893;
	add.s64 	%rd728, %rd713, 24;
	st.f32 	[%rd728+4], %f894;
	.loc	20 150 5
	ld.u64 	%rd729, [%SP+3712];
	ld.f32 	%f895, [%rd729];
	ld.u64 	%rd730, [%SP+3720];
	ld.f32 	%f896, [%rd730+4];
	mul.f32 	%f897, %f895, %f896;
	ld.u64 	%rd731, [%SP+3720];
	ld.f32 	%f898, [%rd731];
	ld.u64 	%rd732, [%SP+3712];
	ld.f32 	%f899, [%rd732+4];
	mul.f32 	%f900, %f898, %f899;
	sub.f32 	%f901, %f897, %f900;
	mul.f32 	%f902, %f830, %f901;
	add.s64 	%rd733, %rd713, 24;
	st.f32 	[%rd733+8], %f902;
	.loc	20 152 17
	ld.u64 	%rd734, [%SP+3712];
	ld.f32 	%f903, [%rd734+12];
	st.f32 	[%SP+3772], %f903;
	ld.u64 	%rd735, [%SP+3720];
	ld.f32 	%f904, [%rd735+12];
	st.f32 	[%SP+3776], %f904;
	ld.u64 	%rd736, [%SP+3728];
	ld.f32 	%f905, [%rd736+12];
	st.f32 	[%SP+3780], %f905;
	.loc	20 154 5
	ld.f32 	%f906, [%SP+3736];
	ld.u64 	%rd737, [%SP+3712];
	st.f32 	[%rd737], %f906;
	.loc	20 155 5
	ld.f32 	%f907, [%SP+3740];
	ld.u64 	%rd738, [%SP+3712];
	st.f32 	[%rd738+4], %f907;
	.loc	20 156 5
	ld.f32 	%f908, [%SP+3744];
	ld.u64 	%rd739, [%SP+3712];
	st.f32 	[%rd739+8], %f908;
	.loc	20 157 5
	ld.f32 	%f909, [%SP+3736];
	neg.f32 	%f910, %f909;
	ld.f32 	%f911, [%SP+3772];
	mul.f32 	%f912, %f910, %f911;
	ld.f32 	%f913, [%SP+3740];
	ld.f32 	%f914, [%SP+3776];
	mul.f32 	%f915, %f913, %f914;
	sub.f32 	%f916, %f912, %f915;
	ld.f32 	%f917, [%SP+3744];
	ld.f32 	%f918, [%SP+3780];
	mul.f32 	%f919, %f917, %f918;
	sub.f32 	%f920, %f916, %f919;
	ld.u64 	%rd740, [%SP+3712];
	st.f32 	[%rd740+12], %f920;
	.loc	20 159 5
	ld.f32 	%f921, [%SP+3748];
	ld.u64 	%rd741, [%SP+3720];
	st.f32 	[%rd741], %f921;
	.loc	20 160 5
	add.s64 	%rd742, %rd713, 12;
	ld.f32 	%f922, [%rd742+4];
	ld.u64 	%rd743, [%SP+3720];
	st.f32 	[%rd743+4], %f922;
	.loc	20 161 5
	add.s64 	%rd744, %rd713, 12;
	ld.f32 	%f923, [%rd744+8];
	ld.u64 	%rd745, [%SP+3720];
	st.f32 	[%rd745+8], %f923;
	.loc	20 162 5
	ld.f32 	%f924, [%SP+3748];
	neg.f32 	%f925, %f924;
	ld.f32 	%f926, [%SP+3772];
	mul.f32 	%f927, %f925, %f926;
	add.s64 	%rd746, %rd713, 12;
	ld.f32 	%f928, [%rd746+4];
	ld.f32 	%f929, [%SP+3776];
	mul.f32 	%f930, %f928, %f929;
	sub.f32 	%f931, %f927, %f930;
	add.s64 	%rd747, %rd713, 12;
	ld.f32 	%f932, [%rd747+8];
	ld.f32 	%f933, [%SP+3780];
	mul.f32 	%f934, %f932, %f933;
	sub.f32 	%f935, %f931, %f934;
	ld.u64 	%rd748, [%SP+3720];
	st.f32 	[%rd748+12], %f935;
	.loc	20 164 5
	ld.f32 	%f936, [%SP+3760];
	ld.u64 	%rd749, [%SP+3728];
	st.f32 	[%rd749], %f936;
	.loc	20 165 5
	add.s64 	%rd750, %rd713, 24;
	ld.f32 	%f937, [%rd750+4];
	ld.u64 	%rd751, [%SP+3728];
	st.f32 	[%rd751+4], %f937;
	.loc	20 166 5
	add.s64 	%rd752, %rd713, 24;
	ld.f32 	%f938, [%rd752+8];
	ld.u64 	%rd753, [%SP+3728];
	st.f32 	[%rd753+8], %f938;
	.loc	20 167 5
	ld.f32 	%f939, [%SP+3760];
	neg.f32 	%f940, %f939;
	ld.f32 	%f941, [%SP+3772];
	mul.f32 	%f942, %f940, %f941;
	add.s64 	%rd754, %rd713, 24;
	ld.f32 	%f943, [%rd754+4];
	ld.f32 	%f944, [%SP+3776];
	mul.f32 	%f945, %f943, %f944;
	sub.f32 	%f946, %f942, %f945;
	add.s64 	%rd755, %rd713, 24;
	ld.f32 	%f947, [%rd755+8];
	ld.f32 	%f948, [%SP+3780];
	mul.f32 	%f949, %f947, %f948;
	sub.f32 	%f950, %f946, %f949;
	ld.u64 	%rd756, [%SP+3728];
	st.f32 	[%rd756+12], %f950;
$L__tmp483:
	.loc	20 300 13
	bra.uni 	$L__BB11_64;

$L__BB11_64:
	bra.uni 	$L__BB11_89;
$L__tmp484:

$L__BB11_65:
	.loc	20 302 10
	setp.eq.s32 	%p43, %r4, 4;
	mov.pred 	%p42, -1;
	mov.pred 	%p344, %p42;
	@%p43 bra 	$L__BB11_67;
	bra.uni 	$L__BB11_66;

$L__BB11_66:
	setp.eq.s32 	%p3, %r4, 1;
	mov.pred 	%p344, %p3;
	bra.uni 	$L__BB11_67;

$L__BB11_67:
	mov.pred 	%p4, %p344;
	not.pred 	%p44, %p4;
	@%p44 bra 	$L__BB11_87;
	bra.uni 	$L__BB11_68;

$L__BB11_68:
$L__tmp485:
	.loc	20 306 9
	setp.eq.s32 	%p45, %r4, 4;
	not.pred 	%p46, %p45;
	@%p46 bra 	$L__BB11_73;
	bra.uni 	$L__BB11_69;

$L__BB11_69:
$L__tmp486:
	.loc	20 308 13
	and.b16  	%rs14, %rs1, 255;
	setp.ne.s16 	%p49, %rs14, 0;
	not.pred 	%p50, %p49;
	@%p50 bra 	$L__BB11_71;
	bra.uni 	$L__BB11_70;

$L__BB11_70:
	.loc	20 0 13
	mov.b64 	%rd199, %rd3;
$L__tmp487:
	.loc	20 308 45
	bra.uni	$L__tmp488;
$L__tmp488:
	.loc	17 935 5
	// begin inline asm
	call (%rd198), _optix_get_instance_transform_from_handle, (%rd199);
	// end inline asm
$L__tmp489:
	.loc	20 308 45
	mov.u64 	%rd1781, %rd198;
$L__tmp490:
	bra.uni 	$L__BB11_72;

$L__BB11_71:
	.loc	20 0 45
	mov.b64 	%rd197, %rd3;
$L__tmp491:
	.loc	20 309 45
	bra.uni	$L__tmp492;
$L__tmp492:
	.loc	17 942 5
	// begin inline asm
	call (%rd196), _optix_get_instance_inverse_transform_from_handle, (%rd197);
	// end inline asm
$L__tmp493:
	.loc	20 309 45
	mov.u64 	%rd1781, %rd196;
$L__tmp494:
	bra.uni 	$L__BB11_72;

$L__BB11_72:
	mov.u64 	%rd29, %rd1781;
$L__tmp495:
	mov.u64 	%rd1783, %rd29;
$L__tmp496:
	bra.uni 	$L__BB11_77;
$L__tmp497:

$L__BB11_73:
	.loc	20 0 45
	mov.b64 	%rd192, %rd3;
$L__tmp498:
	.loc	20 313 55
	bra.uni	$L__tmp499;
$L__tmp499:
	.loc	17 900 5
	// begin inline asm
	call (%rd191), _optix_get_static_transform_from_handle, (%rd192);
	// end inline asm
$L__tmp500:
	.loc	20 313 55
	mov.b64 	%rd193, %rd191;
	st.u64 	[%SP+5912], %rd193;
	.loc	20 314 13
	and.b16  	%rs13, %rs1, 255;
	setp.ne.s16 	%p47, %rs13, 0;
	not.pred 	%p48, %p47;
	@%p48 bra 	$L__BB11_75;
	bra.uni 	$L__BB11_74;

$L__BB11_74:
	ld.u64 	%rd195, [%SP+5912];
	add.s64 	%rd30, %rd195, 16;
	mov.u64 	%rd1782, %rd30;
	bra.uni 	$L__BB11_76;

$L__BB11_75:
	ld.u64 	%rd194, [%SP+5912];
	add.s64 	%rd31, %rd194, 64;
	mov.u64 	%rd1782, %rd31;
	bra.uni 	$L__BB11_76;

$L__BB11_76:
	mov.u64 	%rd32, %rd1782;
$L__tmp501:
	mov.u64 	%rd1783, %rd32;
$L__tmp502:
	bra.uni 	$L__BB11_77;
$L__tmp503:

$L__BB11_77:
	.loc	20 317 9
	mov.u64 	%rd34, %rd1783;
$L__tmp504:
	ld.u64 	%rd35, [%SP+5872];
	mov.b64 	%rd200, %rd34;
	st.u64 	[%SP+3680], %rd200;
	.loc	20 317 16
	bra.uni	$L__tmp505;
$L__tmp505:
	.loc	20 63 18
	mov.u32 	%r133, 0;
	mov.b32 	%r53, %r133;
$L__tmp506:
	.loc	20 63 5
	mov.u32 	%r696, %r53;
$L__tmp507:
	bra.uni 	$L__BB11_78;

$L__BB11_78:
	mov.u32 	%r54, %r696;
$L__tmp508:
	cvt.s64.s32 	%rd201, %r54;
	setp.lt.u64 	%p51, %rd201, 16;
	not.pred 	%p52, %p51;
	@%p52 bra 	$L__BB11_80;
	bra.uni 	$L__BB11_79;

$L__BB11_79:
$L__tmp509:
	.loc	20 64 9
	cvt.s64.s32 	%rd221, %r54;
	add.u64 	%rd222, %SP, 3696;
	add.s64 	%rd223, %rd222, %rd221;
	ld.u64 	%rd224, [%SP+3680];
	cvt.s64.s32 	%rd225, %r54;
	add.s64 	%rd219, %rd224, %rd225;
$L__tmp510:
	.loc	20 64 40
	bra.uni	$L__tmp511;
$L__tmp511:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd218, %rd219;
	// end inline asm
$L__tmp512:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r152,%r153,%r154,%r155}, [%rd218];
	// end inline asm
	st.u32 	[%SP+3664], %r152;
	st.u32 	[%SP+3668], %r153;
	st.u32 	[%SP+3672], %r154;
	st.u32 	[%SP+3676], %r155;
	.loc	20 56 5
	ld.u32 	%r156, [%SP+3664];
	ld.u32 	%r157, [%SP+3668];
	ld.u32 	%r158, [%SP+3672];
	ld.u32 	%r159, [%SP+3676];
$L__tmp513:
	.loc	20 64 40
	st.u32 	[%rd223+12], %r159;
	st.u32 	[%rd223+8], %r158;
	st.u32 	[%rd223+4], %r157;
	st.u32 	[%rd223], %r156;
$L__tmp514:
	.loc	20 63 42
	add.s32 	%r55, %r54, 16;
$L__tmp515:
	mov.u32 	%r696, %r55;
$L__tmp516:
	bra.uni 	$L__BB11_78;
$L__tmp517:

$L__BB11_80:
	.loc	20 65 5
	ld.f32 	%f112, [%SP+3696];
	ld.f32 	%f113, [%SP+3700];
	ld.f32 	%f114, [%SP+3704];
	ld.f32 	%f115, [%SP+3708];
$L__tmp518:
	.loc	20 317 16
	st.f32 	[%rd35+12], %f115;
	st.f32 	[%rd35+8], %f114;
	st.f32 	[%rd35+4], %f113;
	st.f32 	[%rd35], %f112;
	.loc	20 318 9
	ld.u64 	%rd36, [%SP+5880];
	add.s64 	%rd37, %rd34, 16;
$L__tmp519:
	.loc	20 318 16
	bra.uni	$L__tmp520;
$L__tmp520:
	.loc	20 63 18
	mov.u32 	%r134, 0;
	mov.b32 	%r56, %r134;
$L__tmp521:
	.loc	20 63 5
	mov.u32 	%r697, %r56;
$L__tmp522:
	bra.uni 	$L__BB11_81;

$L__BB11_81:
	mov.u32 	%r57, %r697;
$L__tmp523:
	cvt.s64.s32 	%rd202, %r57;
	setp.lt.u64 	%p53, %rd202, 16;
	not.pred 	%p54, %p53;
	@%p54 bra 	$L__BB11_83;
	bra.uni 	$L__BB11_82;

$L__BB11_82:
$L__tmp524:
	.loc	20 64 9
	cvt.s64.s32 	%rd214, %r57;
	add.u64 	%rd215, %SP, 3648;
	add.s64 	%rd216, %rd215, %rd214;
	cvt.s64.s32 	%rd217, %r57;
	add.s64 	%rd212, %rd37, %rd217;
$L__tmp525:
	.loc	20 64 40
	bra.uni	$L__tmp526;
$L__tmp526:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd211, %rd212;
	// end inline asm
$L__tmp527:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r144,%r145,%r146,%r147}, [%rd211];
	// end inline asm
	st.u32 	[%SP+3632], %r144;
	st.u32 	[%SP+3636], %r145;
	st.u32 	[%SP+3640], %r146;
	st.u32 	[%SP+3644], %r147;
	.loc	20 56 5
	ld.u32 	%r148, [%SP+3632];
	ld.u32 	%r149, [%SP+3636];
	ld.u32 	%r150, [%SP+3640];
	ld.u32 	%r151, [%SP+3644];
$L__tmp528:
	.loc	20 64 40
	st.u32 	[%rd216+12], %r151;
	st.u32 	[%rd216+8], %r150;
	st.u32 	[%rd216+4], %r149;
	st.u32 	[%rd216], %r148;
$L__tmp529:
	.loc	20 63 42
	add.s32 	%r58, %r57, 16;
$L__tmp530:
	mov.u32 	%r697, %r58;
$L__tmp531:
	bra.uni 	$L__BB11_81;
$L__tmp532:

$L__BB11_83:
	.loc	20 65 5
	ld.f32 	%f116, [%SP+3648];
	ld.f32 	%f117, [%SP+3652];
	ld.f32 	%f118, [%SP+3656];
	ld.f32 	%f119, [%SP+3660];
$L__tmp533:
	.loc	20 318 16
	st.f32 	[%rd36+12], %f119;
	st.f32 	[%rd36+8], %f118;
	st.f32 	[%rd36+4], %f117;
	st.f32 	[%rd36], %f116;
	.loc	20 319 9
	ld.u64 	%rd38, [%SP+5888];
	add.s64 	%rd39, %rd34, 32;
$L__tmp534:
	.loc	20 319 16
	bra.uni	$L__tmp535;
$L__tmp535:
	.loc	20 63 18
	mov.u32 	%r135, 0;
	mov.b32 	%r59, %r135;
$L__tmp536:
	.loc	20 63 5
	mov.u32 	%r698, %r59;
$L__tmp537:
	bra.uni 	$L__BB11_84;

$L__BB11_84:
	mov.u32 	%r60, %r698;
$L__tmp538:
	cvt.s64.s32 	%rd203, %r60;
	setp.lt.u64 	%p55, %rd203, 16;
	not.pred 	%p56, %p55;
	@%p56 bra 	$L__BB11_86;
	bra.uni 	$L__BB11_85;

$L__BB11_85:
$L__tmp539:
	.loc	20 64 9
	cvt.s64.s32 	%rd207, %r60;
	add.u64 	%rd208, %SP, 3616;
	add.s64 	%rd209, %rd208, %rd207;
	cvt.s64.s32 	%rd210, %r60;
	add.s64 	%rd205, %rd39, %rd210;
$L__tmp540:
	.loc	20 64 40
	bra.uni	$L__tmp541;
$L__tmp541:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd204, %rd205;
	// end inline asm
$L__tmp542:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r136,%r137,%r138,%r139}, [%rd204];
	// end inline asm
	st.u32 	[%SP+3600], %r136;
	st.u32 	[%SP+3604], %r137;
	st.u32 	[%SP+3608], %r138;
	st.u32 	[%SP+3612], %r139;
	.loc	20 56 5
	ld.u32 	%r140, [%SP+3600];
	ld.u32 	%r141, [%SP+3604];
	ld.u32 	%r142, [%SP+3608];
	ld.u32 	%r143, [%SP+3612];
$L__tmp543:
	.loc	20 64 40
	st.u32 	[%rd209+12], %r143;
	st.u32 	[%rd209+8], %r142;
	st.u32 	[%rd209+4], %r141;
	st.u32 	[%rd209], %r140;
$L__tmp544:
	.loc	20 63 42
	add.s32 	%r61, %r60, 16;
$L__tmp545:
	mov.u32 	%r698, %r61;
$L__tmp546:
	bra.uni 	$L__BB11_84;
$L__tmp547:

$L__BB11_86:
	.loc	20 65 5
	ld.f32 	%f120, [%SP+3616];
	ld.f32 	%f121, [%SP+3620];
	ld.f32 	%f122, [%SP+3624];
	ld.f32 	%f123, [%SP+3628];
$L__tmp548:
	.loc	20 319 16
	st.f32 	[%rd38+12], %f123;
	st.f32 	[%rd38+8], %f122;
	st.f32 	[%rd38+4], %f121;
	st.f32 	[%rd38], %f120;
	bra.uni 	$L__BB11_88;
$L__tmp549:

$L__BB11_87:
	.loc	20 323 9
	ld.u64 	%rd188, [%SP+5872];
	mov.f32 	%f110, 0f00000000;
	st.f32 	[%rd188+12], %f110;
	st.f32 	[%rd188+8], %f110;
	st.f32 	[%rd188+4], %f110;
	mov.f32 	%f111, 0f3F800000;
	st.f32 	[%rd188], %f111;
	.loc	20 324 9
	ld.u64 	%rd189, [%SP+5880];
	st.f32 	[%rd189+12], %f110;
	st.f32 	[%rd189+8], %f110;
	st.f32 	[%rd189+4], %f111;
	st.f32 	[%rd189], %f110;
	.loc	20 325 9
	ld.u64 	%rd190, [%SP+5888];
	st.f32 	[%rd190+12], %f110;
	st.f32 	[%rd190+8], %f111;
	st.f32 	[%rd190+4], %f110;
	st.f32 	[%rd190], %f110;
	bra.uni 	$L__BB11_88;

$L__BB11_88:
	bra.uni 	$L__BB11_89;
$L__tmp550:

$L__BB11_89:
	.loc	20 343 9
	setp.eq.s32 	%p98, %r3, 0;
	not.pred 	%p99, %p98;
	@%p99 bra 	$L__BB11_91;
	bra.uni 	$L__BB11_90;

$L__BB11_90:
$L__tmp551:
	.loc	20 345 13
	ld.u64 	%rd763, [%SP+5920];
	ld.v4.u32 	{%r286, %r287, %r288, %r289}, [%SP+5952];
	st.v4.u32 	[%rd763], {%r286, %r287, %r288, %r289};
	.loc	20 346 13
	ld.u64 	%rd764, [%SP+5928];
	ld.v4.u32 	{%r294, %r295, %r296, %r297}, [%SP+5968];
	st.v4.u32 	[%rd764], {%r294, %r295, %r296, %r297};
	.loc	20 347 13
	ld.u64 	%rd765, [%SP+5936];
	ld.v4.u32 	{%r302, %r303, %r304, %r305}, [%SP+5984];
	st.v4.u32 	[%rd765], {%r302, %r303, %r304, %r305};
	bra.uni 	$L__BB11_92;
$L__tmp552:

$L__BB11_91:
	.loc	20 352 25
	ld.u64 	%rd757, [%SP+5920];
	ld.v4.u32 	{%r262, %r263, %r264, %r265}, [%rd757];
	st.v4.u32 	[%SP+6000], {%r262, %r263, %r264, %r265};
	.loc	20 352 36
	ld.u64 	%rd758, [%SP+5928];
	ld.v4.u32 	{%r270, %r271, %r272, %r273}, [%rd758];
	st.v4.u32 	[%SP+6016], {%r270, %r271, %r272, %r273};
	.loc	20 352 47
	ld.u64 	%rd759, [%SP+5936];
	ld.v4.u32 	{%r278, %r279, %r280, %r281}, [%rd759];
	st.v4.u32 	[%SP+6032], {%r278, %r279, %r280, %r281};
	.loc	20 353 13
	ld.u64 	%rd760, [%SP+5920];
	ld.f32 	%f951, [%SP+5952];
	ld.f32 	%f952, [%SP+5956];
	ld.f32 	%f953, [%SP+5960];
	ld.f32 	%f954, [%SP+5964];
	ld.f32 	%f955, [%SP+6000];
	ld.f32 	%f956, [%SP+6004];
	ld.f32 	%f957, [%SP+6008];
	ld.f32 	%f958, [%SP+6012];
	ld.f32 	%f959, [%SP+6016];
	ld.f32 	%f960, [%SP+6020];
	ld.f32 	%f961, [%SP+6024];
	ld.f32 	%f962, [%SP+6028];
	ld.f32 	%f963, [%SP+6032];
	ld.f32 	%f964, [%SP+6036];
	ld.f32 	%f965, [%SP+6040];
	ld.f32 	%f966, [%SP+6044];
	st.f32 	[%SP+3532], %f954;
	st.f32 	[%SP+3528], %f953;
	st.f32 	[%SP+3524], %f952;
	st.f32 	[%SP+3520], %f951;
	st.f32 	[%SP+3548], %f958;
	st.f32 	[%SP+3544], %f957;
	st.f32 	[%SP+3540], %f956;
	st.f32 	[%SP+3536], %f955;
	st.f32 	[%SP+3564], %f962;
	st.f32 	[%SP+3560], %f961;
	st.f32 	[%SP+3556], %f960;
	st.f32 	[%SP+3552], %f959;
	st.f32 	[%SP+3580], %f966;
	st.f32 	[%SP+3576], %f965;
	st.f32 	[%SP+3572], %f964;
	st.f32 	[%SP+3568], %f963;
	.loc	20 353 18
	bra.uni	$L__tmp553;
$L__tmp553:
	.loc	20 73 5
	ld.f32 	%f967, [%SP+3520];
	ld.f32 	%f968, [%SP+3536];
	mul.f32 	%f969, %f967, %f968;
	ld.f32 	%f970, [%SP+3524];
	ld.f32 	%f971, [%SP+3552];
	mul.f32 	%f972, %f970, %f971;
	add.f32 	%f973, %f969, %f972;
	ld.f32 	%f974, [%SP+3528];
	ld.f32 	%f975, [%SP+3568];
	mul.f32 	%f976, %f974, %f975;
	add.f32 	%f977, %f973, %f976;
	st.f32 	[%SP+3584], %f977;
	.loc	20 74 5
	ld.f32 	%f978, [%SP+3520];
	ld.f32 	%f979, [%SP+3540];
	mul.f32 	%f980, %f978, %f979;
	ld.f32 	%f981, [%SP+3524];
	ld.f32 	%f982, [%SP+3556];
	mul.f32 	%f983, %f981, %f982;
	add.f32 	%f984, %f980, %f983;
	ld.f32 	%f985, [%SP+3528];
	ld.f32 	%f986, [%SP+3572];
	mul.f32 	%f987, %f985, %f986;
	add.f32 	%f988, %f984, %f987;
	st.f32 	[%SP+3588], %f988;
	.loc	20 75 5
	ld.f32 	%f989, [%SP+3520];
	ld.f32 	%f990, [%SP+3544];
	mul.f32 	%f991, %f989, %f990;
	ld.f32 	%f992, [%SP+3524];
	ld.f32 	%f993, [%SP+3560];
	mul.f32 	%f994, %f992, %f993;
	add.f32 	%f995, %f991, %f994;
	ld.f32 	%f996, [%SP+3528];
	ld.f32 	%f997, [%SP+3576];
	mul.f32 	%f998, %f996, %f997;
	add.f32 	%f999, %f995, %f998;
	st.f32 	[%SP+3592], %f999;
	.loc	20 76 5
	ld.f32 	%f1000, [%SP+3520];
	ld.f32 	%f1001, [%SP+3548];
	mul.f32 	%f1002, %f1000, %f1001;
	ld.f32 	%f1003, [%SP+3524];
	ld.f32 	%f1004, [%SP+3564];
	mul.f32 	%f1005, %f1003, %f1004;
	add.f32 	%f1006, %f1002, %f1005;
	ld.f32 	%f1007, [%SP+3528];
	ld.f32 	%f1008, [%SP+3580];
	mul.f32 	%f1009, %f1007, %f1008;
	add.f32 	%f1010, %f1006, %f1009;
	ld.f32 	%f1011, [%SP+3532];
	add.f32 	%f1012, %f1010, %f1011;
	st.f32 	[%SP+3596], %f1012;
	.loc	20 78 5
	ld.f32 	%f1013, [%SP+3584];
	ld.f32 	%f1014, [%SP+3588];
	ld.f32 	%f1015, [%SP+3592];
	ld.f32 	%f1016, [%SP+3596];
$L__tmp554:
	.loc	20 353 18
	st.f32 	[%rd760+12], %f1016;
	st.f32 	[%rd760+8], %f1015;
	st.f32 	[%rd760+4], %f1014;
	st.f32 	[%rd760], %f1013;
	.loc	20 354 13
	ld.u64 	%rd761, [%SP+5928];
	ld.f32 	%f1017, [%SP+5968];
	ld.f32 	%f1018, [%SP+5972];
	ld.f32 	%f1019, [%SP+5976];
	ld.f32 	%f1020, [%SP+5980];
	ld.f32 	%f1021, [%SP+6000];
	ld.f32 	%f1022, [%SP+6004];
	ld.f32 	%f1023, [%SP+6008];
	ld.f32 	%f1024, [%SP+6012];
	ld.f32 	%f1025, [%SP+6016];
	ld.f32 	%f1026, [%SP+6020];
	ld.f32 	%f1027, [%SP+6024];
	ld.f32 	%f1028, [%SP+6028];
	ld.f32 	%f1029, [%SP+6032];
	ld.f32 	%f1030, [%SP+6036];
	ld.f32 	%f1031, [%SP+6040];
	ld.f32 	%f1032, [%SP+6044];
	st.f32 	[%SP+3452], %f1020;
	st.f32 	[%SP+3448], %f1019;
	st.f32 	[%SP+3444], %f1018;
	st.f32 	[%SP+3440], %f1017;
	st.f32 	[%SP+3468], %f1024;
	st.f32 	[%SP+3464], %f1023;
	st.f32 	[%SP+3460], %f1022;
	st.f32 	[%SP+3456], %f1021;
	st.f32 	[%SP+3484], %f1028;
	st.f32 	[%SP+3480], %f1027;
	st.f32 	[%SP+3476], %f1026;
	st.f32 	[%SP+3472], %f1025;
	st.f32 	[%SP+3500], %f1032;
	st.f32 	[%SP+3496], %f1031;
	st.f32 	[%SP+3492], %f1030;
	st.f32 	[%SP+3488], %f1029;
	.loc	20 354 18
	bra.uni	$L__tmp555;
$L__tmp555:
	.loc	20 73 5
	ld.f32 	%f1033, [%SP+3440];
	ld.f32 	%f1034, [%SP+3456];
	mul.f32 	%f1035, %f1033, %f1034;
	ld.f32 	%f1036, [%SP+3444];
	ld.f32 	%f1037, [%SP+3472];
	mul.f32 	%f1038, %f1036, %f1037;
	add.f32 	%f1039, %f1035, %f1038;
	ld.f32 	%f1040, [%SP+3448];
	ld.f32 	%f1041, [%SP+3488];
	mul.f32 	%f1042, %f1040, %f1041;
	add.f32 	%f1043, %f1039, %f1042;
	st.f32 	[%SP+3504], %f1043;
	.loc	20 74 5
	ld.f32 	%f1044, [%SP+3440];
	ld.f32 	%f1045, [%SP+3460];
	mul.f32 	%f1046, %f1044, %f1045;
	ld.f32 	%f1047, [%SP+3444];
	ld.f32 	%f1048, [%SP+3476];
	mul.f32 	%f1049, %f1047, %f1048;
	add.f32 	%f1050, %f1046, %f1049;
	ld.f32 	%f1051, [%SP+3448];
	ld.f32 	%f1052, [%SP+3492];
	mul.f32 	%f1053, %f1051, %f1052;
	add.f32 	%f1054, %f1050, %f1053;
	st.f32 	[%SP+3508], %f1054;
	.loc	20 75 5
	ld.f32 	%f1055, [%SP+3440];
	ld.f32 	%f1056, [%SP+3464];
	mul.f32 	%f1057, %f1055, %f1056;
	ld.f32 	%f1058, [%SP+3444];
	ld.f32 	%f1059, [%SP+3480];
	mul.f32 	%f1060, %f1058, %f1059;
	add.f32 	%f1061, %f1057, %f1060;
	ld.f32 	%f1062, [%SP+3448];
	ld.f32 	%f1063, [%SP+3496];
	mul.f32 	%f1064, %f1062, %f1063;
	add.f32 	%f1065, %f1061, %f1064;
	st.f32 	[%SP+3512], %f1065;
	.loc	20 76 5
	ld.f32 	%f1066, [%SP+3440];
	ld.f32 	%f1067, [%SP+3468];
	mul.f32 	%f1068, %f1066, %f1067;
	ld.f32 	%f1069, [%SP+3444];
	ld.f32 	%f1070, [%SP+3484];
	mul.f32 	%f1071, %f1069, %f1070;
	add.f32 	%f1072, %f1068, %f1071;
	ld.f32 	%f1073, [%SP+3448];
	ld.f32 	%f1074, [%SP+3500];
	mul.f32 	%f1075, %f1073, %f1074;
	add.f32 	%f1076, %f1072, %f1075;
	ld.f32 	%f1077, [%SP+3452];
	add.f32 	%f1078, %f1076, %f1077;
	st.f32 	[%SP+3516], %f1078;
	.loc	20 78 5
	ld.f32 	%f1079, [%SP+3504];
	ld.f32 	%f1080, [%SP+3508];
	ld.f32 	%f1081, [%SP+3512];
	ld.f32 	%f1082, [%SP+3516];
$L__tmp556:
	.loc	20 354 18
	st.f32 	[%rd761+12], %f1082;
	st.f32 	[%rd761+8], %f1081;
	st.f32 	[%rd761+4], %f1080;
	st.f32 	[%rd761], %f1079;
	.loc	20 355 13
	ld.u64 	%rd762, [%SP+5936];
	ld.f32 	%f1083, [%SP+5984];
	ld.f32 	%f1084, [%SP+5988];
	ld.f32 	%f1085, [%SP+5992];
	ld.f32 	%f1086, [%SP+5996];
	ld.f32 	%f1087, [%SP+6000];
	ld.f32 	%f1088, [%SP+6004];
	ld.f32 	%f1089, [%SP+6008];
	ld.f32 	%f1090, [%SP+6012];
	ld.f32 	%f1091, [%SP+6016];
	ld.f32 	%f1092, [%SP+6020];
	ld.f32 	%f1093, [%SP+6024];
	ld.f32 	%f1094, [%SP+6028];
	ld.f32 	%f1095, [%SP+6032];
	ld.f32 	%f1096, [%SP+6036];
	ld.f32 	%f1097, [%SP+6040];
	ld.f32 	%f1098, [%SP+6044];
	st.f32 	[%SP+3372], %f1086;
	st.f32 	[%SP+3368], %f1085;
	st.f32 	[%SP+3364], %f1084;
	st.f32 	[%SP+3360], %f1083;
	st.f32 	[%SP+3388], %f1090;
	st.f32 	[%SP+3384], %f1089;
	st.f32 	[%SP+3380], %f1088;
	st.f32 	[%SP+3376], %f1087;
	st.f32 	[%SP+3404], %f1094;
	st.f32 	[%SP+3400], %f1093;
	st.f32 	[%SP+3396], %f1092;
	st.f32 	[%SP+3392], %f1091;
	st.f32 	[%SP+3420], %f1098;
	st.f32 	[%SP+3416], %f1097;
	st.f32 	[%SP+3412], %f1096;
	st.f32 	[%SP+3408], %f1095;
	.loc	20 355 18
	bra.uni	$L__tmp557;
$L__tmp557:
	.loc	20 73 5
	ld.f32 	%f1099, [%SP+3360];
	ld.f32 	%f1100, [%SP+3376];
	mul.f32 	%f1101, %f1099, %f1100;
	ld.f32 	%f1102, [%SP+3364];
	ld.f32 	%f1103, [%SP+3392];
	mul.f32 	%f1104, %f1102, %f1103;
	add.f32 	%f1105, %f1101, %f1104;
	ld.f32 	%f1106, [%SP+3368];
	ld.f32 	%f1107, [%SP+3408];
	mul.f32 	%f1108, %f1106, %f1107;
	add.f32 	%f1109, %f1105, %f1108;
	st.f32 	[%SP+3424], %f1109;
	.loc	20 74 5
	ld.f32 	%f1110, [%SP+3360];
	ld.f32 	%f1111, [%SP+3380];
	mul.f32 	%f1112, %f1110, %f1111;
	ld.f32 	%f1113, [%SP+3364];
	ld.f32 	%f1114, [%SP+3396];
	mul.f32 	%f1115, %f1113, %f1114;
	add.f32 	%f1116, %f1112, %f1115;
	ld.f32 	%f1117, [%SP+3368];
	ld.f32 	%f1118, [%SP+3412];
	mul.f32 	%f1119, %f1117, %f1118;
	add.f32 	%f1120, %f1116, %f1119;
	st.f32 	[%SP+3428], %f1120;
	.loc	20 75 5
	ld.f32 	%f1121, [%SP+3360];
	ld.f32 	%f1122, [%SP+3384];
	mul.f32 	%f1123, %f1121, %f1122;
	ld.f32 	%f1124, [%SP+3364];
	ld.f32 	%f1125, [%SP+3400];
	mul.f32 	%f1126, %f1124, %f1125;
	add.f32 	%f1127, %f1123, %f1126;
	ld.f32 	%f1128, [%SP+3368];
	ld.f32 	%f1129, [%SP+3416];
	mul.f32 	%f1130, %f1128, %f1129;
	add.f32 	%f1131, %f1127, %f1130;
	st.f32 	[%SP+3432], %f1131;
	.loc	20 76 5
	ld.f32 	%f1132, [%SP+3360];
	ld.f32 	%f1133, [%SP+3388];
	mul.f32 	%f1134, %f1132, %f1133;
	ld.f32 	%f1135, [%SP+3364];
	ld.f32 	%f1136, [%SP+3404];
	mul.f32 	%f1137, %f1135, %f1136;
	add.f32 	%f1138, %f1134, %f1137;
	ld.f32 	%f1139, [%SP+3368];
	ld.f32 	%f1140, [%SP+3420];
	mul.f32 	%f1141, %f1139, %f1140;
	add.f32 	%f1142, %f1138, %f1141;
	ld.f32 	%f1143, [%SP+3372];
	add.f32 	%f1144, %f1142, %f1143;
	st.f32 	[%SP+3436], %f1144;
	.loc	20 78 5
	ld.f32 	%f1145, [%SP+3424];
	ld.f32 	%f1146, [%SP+3428];
	ld.f32 	%f1147, [%SP+3432];
	ld.f32 	%f1148, [%SP+3436];
$L__tmp558:
	.loc	20 355 18
	st.f32 	[%rd762+12], %f1148;
	st.f32 	[%rd762+8], %f1147;
	st.f32 	[%rd762+4], %f1146;
	st.f32 	[%rd762], %f1145;
	bra.uni 	$L__BB11_92;
$L__tmp559:

$L__BB11_92:
	.loc	20 336 40
	add.s32 	%r62, %r3, 1;
$L__tmp560:
	mov.u32 	%r679, %r62;
$L__tmp561:
	bra.uni 	$L__BB11_3;
$L__tmp562:

$L__BB11_93:
	.loc	20 0 40
	add.u64 	%rd149, %SP, 6064;
	mov.b64 	%rd150, %rd149;
	st.u64 	[%SP+3312], %rd150;
	add.u64 	%rd151, %SP, 6080;
	mov.b64 	%rd152, %rd151;
	st.u64 	[%SP+3320], %rd152;
	add.u64 	%rd153, %SP, 6096;
	mov.b64 	%rd154, %rd153;
	st.u64 	[%SP+3328], %rd154;
	add.u64 	%rd155, %SP, 6048;
	mov.b64 	%rd156, %rd155;
	st.u64 	[%SP+3336], %rd156;
	.loc	17 823 12
	bra.uni	$L__tmp563;
$L__tmp563:
	.loc	20 395 5
	ld.u64 	%rd157, [%SP+3312];
	ld.f32 	%f71, [%rd157];
	ld.u64 	%rd158, [%SP+3336];
	ld.f32 	%f72, [%rd158];
	mul.f32 	%f73, %f71, %f72;
	ld.u64 	%rd159, [%SP+3312];
	ld.f32 	%f74, [%rd159+4];
	ld.u64 	%rd160, [%SP+3336];
	ld.f32 	%f75, [%rd160+4];
	mul.f32 	%f76, %f74, %f75;
	add.f32 	%f77, %f73, %f76;
	ld.u64 	%rd161, [%SP+3312];
	ld.f32 	%f78, [%rd161+8];
	ld.u64 	%rd162, [%SP+3336];
	ld.f32 	%f79, [%rd162+8];
	mul.f32 	%f80, %f78, %f79;
	add.f32 	%f81, %f77, %f80;
	ld.u64 	%rd163, [%SP+3312];
	ld.f32 	%f82, [%rd163+12];
	add.f32 	%f83, %f81, %f82;
	st.f32 	[%SP+3344], %f83;
	.loc	20 396 5
	ld.u64 	%rd164, [%SP+3320];
	ld.f32 	%f84, [%rd164];
	ld.u64 	%rd165, [%SP+3336];
	ld.f32 	%f85, [%rd165];
	mul.f32 	%f86, %f84, %f85;
	ld.u64 	%rd166, [%SP+3320];
	ld.f32 	%f87, [%rd166+4];
	ld.u64 	%rd167, [%SP+3336];
	ld.f32 	%f88, [%rd167+4];
	mul.f32 	%f89, %f87, %f88;
	add.f32 	%f90, %f86, %f89;
	ld.u64 	%rd168, [%SP+3320];
	ld.f32 	%f91, [%rd168+8];
	ld.u64 	%rd169, [%SP+3336];
	ld.f32 	%f92, [%rd169+8];
	mul.f32 	%f93, %f91, %f92;
	add.f32 	%f94, %f90, %f93;
	ld.u64 	%rd170, [%SP+3320];
	ld.f32 	%f95, [%rd170+12];
	add.f32 	%f96, %f94, %f95;
	st.f32 	[%SP+3348], %f96;
	.loc	20 397 5
	ld.u64 	%rd171, [%SP+3328];
	ld.f32 	%f97, [%rd171];
	ld.u64 	%rd172, [%SP+3336];
	ld.f32 	%f98, [%rd172];
	mul.f32 	%f99, %f97, %f98;
	ld.u64 	%rd173, [%SP+3328];
	ld.f32 	%f100, [%rd173+4];
	ld.u64 	%rd174, [%SP+3336];
	ld.f32 	%f101, [%rd174+4];
	mul.f32 	%f102, %f100, %f101;
	add.f32 	%f103, %f99, %f102;
	ld.u64 	%rd175, [%SP+3328];
	ld.f32 	%f104, [%rd175+8];
	ld.u64 	%rd176, [%SP+3336];
	ld.f32 	%f105, [%rd176+8];
	mul.f32 	%f106, %f104, %f105;
	add.f32 	%f107, %f103, %f106;
	ld.u64 	%rd177, [%SP+3328];
	ld.f32 	%f108, [%rd177+12];
	add.f32 	%f109, %f107, %f108;
	st.f32 	[%SP+3352], %f109;
	.loc	20 398 5
	ld.f32 	%f14, [%SP+3352];
	ld.f32 	%f13, [%SP+3348];
	ld.f32 	%f12, [%SP+3344];
$L__tmp564:
	.loc	17 823 5
	mov.f32 	%f2403, %f12;
	mov.f32 	%f2404, %f13;
	mov.f32 	%f2405, %f14;
	bra.uni 	$L__BB11_94;

$L__BB11_94:
	mov.f32 	%f17, %f2405;
	mov.f32 	%f16, %f2404;
	mov.f32 	%f15, %f2403;
$L__tmp565:
	.loc	10 28 27
	st.f32 	[%SP+6120], %f15;
	st.f32 	[%SP+6124], %f16;
	st.f32 	[%SP+6128], %f17;
	add.u64 	%rd817, %SP, 6120;
	mov.b64 	%rd818, %rd817;
	st.u64 	[%SP+3288], %rd818;
	.loc	10 28 13
	bra.uni	$L__tmp566;
$L__tmp566:
	.loc	3 260 5
	ld.u64 	%rd819, [%SP+3288];
	ld.f32 	%f1152, [%rd819];
	ld.u64 	%rd820, [%SP+3288];
	ld.f32 	%f1153, [%rd820+4];
	ld.u64 	%rd821, [%SP+3288];
	ld.f32 	%f1154, [%rd821+8];
	add.u64 	%rd822, %SP, 3296;
	mov.b64 	%rd823, %rd822;
	st.u64 	[%SP+3280], %rd823;
	mov.f32 	%f1155, %f1152;
$L__tmp567:
	.loc	3 0 5
	mov.f32 	%f1156, %f1153;
$L__tmp568:
	mov.f32 	%f1157, %f1154;
$L__tmp569:
	.loc	3 260 5
	bra.uni	$L__tmp570;
$L__tmp570:
	.loc	3 56 9
	ld.u64 	%rd824, [%SP+3280];
	st.f32 	[%rd824], %f1155;
	.loc	3 56 20
	ld.u64 	%rd825, [%SP+3280];
	st.f32 	[%rd825+4], %f1156;
	.loc	3 56 31
	ld.u64 	%rd826, [%SP+3280];
	st.f32 	[%rd826+8], %f1157;
$L__tmp571:
	.loc	3 260 5
	ld.f32 	%f1158, [%SP+3296];
	ld.f32 	%f1159, [%SP+3300];
	ld.f32 	%f1160, [%SP+3304];
	ld.f32 	%f1161, [%SP+3308];
$L__tmp572:
	.loc	10 28 13
	st.f32 	[%rd2+12], %f1161;
	st.f32 	[%rd2+8], %f1160;
	st.f32 	[%rd2+4], %f1159;
	st.f32 	[%rd2], %f1158;
	add.u64 	%rd827, %SP, 6176;
	.loc	10 29 5
	add.s64 	%rd40, %rd827, 16;
	.loc	10 29 70
	bra.uni	$L__tmp573;
$L__tmp573:
	.loc	17 559 5
	// begin inline asm
	call (%f1149), _optix_get_world_ray_direction_x, ();
	// end inline asm
$L__tmp574:
	.loc	17 560 5
	// begin inline asm
	call (%f1150), _optix_get_world_ray_direction_y, ();
	// end inline asm
$L__tmp575:
	.loc	17 561 5
	// begin inline asm
	call (%f1151), _optix_get_world_ray_direction_z, ();
	// end inline asm
$L__tmp576:
	.loc	17 562 12
	{ // callseq 42, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1149;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1150;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1151;
	.param .align 4 .b8 retval0[12];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float3Efff, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32 	%f1162, [retval0+0];
	ld.param.f32 	%f1163, [retval0+4];
	ld.param.f32 	%f1164, [retval0+8];
	} // callseq 42
	st.f32 	[%SP+3224], %f1164;
	st.f32 	[%SP+3220], %f1163;
	st.f32 	[%SP+3216], %f1162;
$L__tmp577:
	.loc	17 828 9
	bra.uni	$L__tmp578;
$L__tmp578:
	.loc	17 879 5
	// begin inline asm
	call (%r366), _optix_get_transform_list_size, ();
	// end inline asm
$L__tmp579:
	.loc	17 880 5
	mov.b32 	%r367, %r366;
$L__tmp580:
	.loc	17 828 9
	setp.eq.s32 	%p100, %r367, 0;
	not.pred 	%p101, %p100;
	@%p101 bra 	$L__BB11_96;
	bra.uni 	$L__BB11_95;

$L__BB11_95:
	.loc	10 29 27
	bra.uni	$L__tmp581;
$L__tmp581:
	.loc	17 829 9
	ld.f32 	%f20, [%SP+3224];
	ld.f32 	%f19, [%SP+3220];
	ld.f32 	%f18, [%SP+3216];
	mov.f32 	%f2406, %f18;
	mov.f32 	%f2407, %f19;
	mov.f32 	%f2408, %f20;
	bra.uni 	$L__BB11_188;
$L__tmp582:

$L__BB11_96:
	.loc	17 0 9
	add.u64 	%rd828, %SP, 3232;
	mov.b64 	%rd829, %rd828;
	st.u64 	[%SP+3088], %rd829;
	add.u64 	%rd830, %SP, 3248;
	mov.b64 	%rd831, %rd830;
	st.u64 	[%SP+3096], %rd831;
	add.u64 	%rd832, %SP, 3264;
	mov.b64 	%rd833, %rd832;
	st.u64 	[%SP+3104], %rd833;
	.loc	20 332 31
	bra.uni	$L__tmp583;
$L__tmp583:
	.loc	17 879 5
	// begin inline asm
	call (%r368), _optix_get_transform_list_size, ();
	// end inline asm
$L__tmp584:
	.loc	17 880 5
	mov.b32 	%r369, %r368;
$L__tmp585:
	.loc	20 332 31
	mov.b32 	%r63, %r369;
$L__tmp586:
	.loc	20 333 24
	bra.uni	$L__tmp587;
$L__tmp587:
	.loc	17 600 5
	// begin inline asm
	call (%f1165), _optix_get_ray_time, ();
	// end inline asm
$L__tmp588:
	.loc	17 601 5
	mov.f32 	%f1166, %f1165;
$L__tmp589:
	.loc	20 333 24
	mov.f32 	%f21, %f1166;
$L__tmp590:
	.loc	17 832 5
	bra.uni	$L__tmp591;
$L__tmp591:
	.loc	20 336 25
	mov.u32 	%r370, 0;
	mov.b32 	%r64, %r370;
$L__tmp592:
	.loc	20 336 5
	mov.u32 	%r699, %r64;
$L__tmp593:
	bra.uni 	$L__BB11_97;

$L__BB11_97:
	mov.u32 	%r65, %r699;
$L__tmp594:
	setp.lt.u32 	%p102, %r65, %r63;
	not.pred 	%p103, %p102;
	@%p103 bra 	$L__BB11_187;
	bra.uni 	$L__BB11_98;

$L__BB11_98:
	.loc	20 0 5
	mov.b32 	%r371, %r65;
$L__tmp595:
	.loc	20 338 41
	bra.uni	$L__tmp596;
$L__tmp596:
	.loc	17 886 5
	// begin inline asm
	call (%rd860), _optix_get_transform_list_handle, (%r371);
	// end inline asm
$L__tmp597:
	.loc	17 887 5
	mov.b64 	%rd862, %rd860;
$L__tmp598:
	.loc	20 338 41
	mov.b64 	%rd863, %rd862;
$L__tmp599:
	.loc	20 0 41
	add.u64 	%rd864, %SP, 3120;
	mov.b64 	%rd865, %rd864;
	st.u64 	[%SP+3040], %rd865;
	add.u64 	%rd866, %SP, 3136;
	mov.b64 	%rd867, %rd866;
	st.u64 	[%SP+3048], %rd867;
	add.u64 	%rd868, %SP, 3152;
	mov.b64 	%rd869, %rd868;
	st.u64 	[%SP+3056], %rd869;
	mov.b64 	%rd41, %rd863;
$L__tmp600:
	mov.f32 	%f22, %f21;
$L__tmp601:
	mov.u16 	%rs26, 0;
	mov.b16 	%rs2, %rs26;
$L__tmp602:
	mov.b64 	%rd861, %rd41;
$L__tmp603:
	.loc	20 284 37
	bra.uni	$L__tmp604;
$L__tmp604:
	.loc	17 893 5
	// begin inline asm
	call (%r372), _optix_get_transform_type_from_handle, (%rd861);
	// end inline asm
$L__tmp605:
	.loc	17 894 5
	mov.b32 	%r373, %r372;
$L__tmp606:
	.loc	20 284 37
	mov.b32 	%r66, %r373;
$L__tmp607:
	.loc	20 286 5
	setp.eq.s32 	%p105, %r66, 2;
	mov.pred 	%p104, -1;
	mov.pred 	%p345, %p104;
	@%p105 bra 	$L__BB11_100;
	bra.uni 	$L__BB11_99;

$L__BB11_99:
	setp.eq.s32 	%p5, %r66, 3;
	mov.pred 	%p345, %p5;
	bra.uni 	$L__BB11_100;

$L__BB11_100:
	mov.pred 	%p6, %p345;
	not.pred 	%p106, %p6;
	@%p106 bra 	$L__BB11_159;
	bra.uni 	$L__BB11_101;

$L__BB11_101:
	.loc	20 341 9
	bra.uni	$L__tmp608;
$L__tmp608:
	.loc	20 288 9
	setp.eq.s32 	%p122, %r66, 2;
	not.pred 	%p123, %p122;
	@%p123 bra 	$L__BB11_126;
	bra.uni 	$L__BB11_102;

$L__BB11_102:
	.loc	20 0 9
	mov.b64 	%rd1232, %rd41;
$L__tmp609:
	.loc	20 290 63
	bra.uni	$L__tmp610;
$L__tmp610:
	.loc	17 914 5
	// begin inline asm
	call (%rd1231), _optix_get_matrix_motion_transform_from_handle, (%rd1232);
	// end inline asm
$L__tmp611:
	.loc	20 290 63
	mov.b64 	%rd1233, %rd1231;
	st.u64 	[%SP+3064], %rd1233;
	.loc	20 291 13
	ld.u64 	%rd1234, [%SP+3040];
	ld.u64 	%rd1235, [%SP+3048];
	ld.u64 	%rd1236, [%SP+3056];
	ld.u64 	%rd1237, [%SP+3064];
	mov.b64 	%rd1238, %rd1234;
	st.u64 	[%SP+2856], %rd1238;
	mov.b64 	%rd1239, %rd1235;
	st.u64 	[%SP+2864], %rd1239;
	mov.b64 	%rd1240, %rd1236;
	st.u64 	[%SP+2872], %rd1240;
	mov.b64 	%rd1241, %rd1237;
	st.u64 	[%SP+2880], %rd1241;
	mov.f32 	%f23, %f22;
$L__tmp612:
	.loc	20 291 13
	bra.uni	$L__tmp613;
$L__tmp613:
	.loc	20 241 5
	ld.u64 	%rd1242, [%SP+2880];
	mov.b64 	%rd1243, %rd1242;
	st.u64 	[%SP+2720], %rd1243;
	.loc	20 241 42
	bra.uni	$L__tmp614;
$L__tmp614:
	.loc	20 63 18
	mov.u32 	%r489, 0;
	mov.b32 	%r67, %r489;
$L__tmp615:
	.loc	20 63 5
	mov.u32 	%r700, %r67;
$L__tmp616:
	bra.uni 	$L__BB11_103;

$L__BB11_103:
	mov.u32 	%r68, %r700;
$L__tmp617:
	cvt.s64.s32 	%rd1244, %r68;
	setp.lt.u64 	%p144, %rd1244, 128;
	not.pred 	%p145, %p144;
	@%p145 bra 	$L__BB11_105;
	bra.uni 	$L__BB11_104;

$L__BB11_104:
$L__tmp618:
	.loc	20 64 9
	cvt.s64.s32 	%rd1494, %r68;
	add.u64 	%rd1495, %SP, 2728;
	add.s64 	%rd1496, %rd1495, %rd1494;
	ld.u64 	%rd1497, [%SP+2720];
	cvt.s64.s32 	%rd1498, %r68;
	add.s64 	%rd1492, %rd1497, %rd1498;
$L__tmp619:
	.loc	20 64 40
	bra.uni	$L__tmp620;
$L__tmp620:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1491, %rd1492;
	// end inline asm
$L__tmp621:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r599,%r600,%r601,%r602}, [%rd1491];
	// end inline asm
	st.u32 	[%SP+2704], %r599;
	st.u32 	[%SP+2708], %r600;
	st.u32 	[%SP+2712], %r601;
	st.u32 	[%SP+2716], %r602;
	.loc	20 56 5
	ld.u32 	%r603, [%SP+2704];
	ld.u32 	%r604, [%SP+2708];
	ld.u32 	%r605, [%SP+2712];
	ld.u32 	%r606, [%SP+2716];
$L__tmp622:
	.loc	20 64 40
	st.u32 	[%rd1496+12], %r606;
	st.u32 	[%rd1496+8], %r605;
	st.u32 	[%rd1496+4], %r604;
	st.u32 	[%rd1496], %r603;
$L__tmp623:
	.loc	20 63 42
	add.s32 	%r69, %r68, 16;
$L__tmp624:
	mov.u32 	%r700, %r69;
$L__tmp625:
	bra.uni 	$L__BB11_103;
$L__tmp626:

$L__BB11_105:
	.loc	20 65 5
	ld.u64 	%rd1245, [%SP+2728];
	ld.u16 	%rs34, [%SP+2736];
	ld.u16 	%rs35, [%SP+2738];
	ld.f32 	%f1696, [%SP+2740];
	ld.f32 	%f1697, [%SP+2744];
	ld.u32 	%r490, [%SP+2748];
	ld.u32 	%r491, [%SP+2752];
	ld.u32 	%r492, [%SP+2756];
	ld.f32 	%f1698, [%SP+2760];
	ld.f32 	%f1699, [%SP+2764];
	ld.f32 	%f1700, [%SP+2768];
	ld.f32 	%f1701, [%SP+2772];
	ld.f32 	%f1702, [%SP+2776];
	ld.f32 	%f1703, [%SP+2780];
	ld.f32 	%f1704, [%SP+2784];
	ld.f32 	%f1705, [%SP+2788];
	ld.f32 	%f1706, [%SP+2792];
	ld.f32 	%f1707, [%SP+2796];
	ld.f32 	%f1708, [%SP+2800];
	ld.f32 	%f1709, [%SP+2804];
	ld.f32 	%f1710, [%SP+2808];
	ld.f32 	%f1711, [%SP+2812];
	ld.f32 	%f1712, [%SP+2816];
	ld.f32 	%f1713, [%SP+2820];
	ld.f32 	%f1714, [%SP+2824];
	ld.f32 	%f1715, [%SP+2828];
	ld.f32 	%f1716, [%SP+2832];
	ld.f32 	%f1717, [%SP+2836];
	ld.f32 	%f1718, [%SP+2840];
	ld.f32 	%f1719, [%SP+2844];
	ld.f32 	%f1720, [%SP+2848];
	ld.f32 	%f1721, [%SP+2852];
$L__tmp627:
	.loc	20 241 42
	st.f32 	[%SP+3036], %f1721;
	st.f32 	[%SP+3032], %f1720;
	st.f32 	[%SP+3028], %f1719;
	st.f32 	[%SP+3024], %f1718;
	st.f32 	[%SP+3020], %f1717;
	st.f32 	[%SP+3016], %f1716;
	st.f32 	[%SP+3012], %f1715;
	st.f32 	[%SP+3008], %f1714;
	st.f32 	[%SP+3004], %f1713;
	st.f32 	[%SP+3000], %f1712;
	st.f32 	[%SP+2996], %f1711;
	st.f32 	[%SP+2992], %f1710;
	st.f32 	[%SP+2988], %f1709;
	st.f32 	[%SP+2984], %f1708;
	st.f32 	[%SP+2980], %f1707;
	st.f32 	[%SP+2976], %f1706;
	st.f32 	[%SP+2972], %f1705;
	st.f32 	[%SP+2968], %f1704;
	st.f32 	[%SP+2964], %f1703;
	st.f32 	[%SP+2960], %f1702;
	st.f32 	[%SP+2956], %f1701;
	st.f32 	[%SP+2952], %f1700;
	st.f32 	[%SP+2948], %f1699;
	st.f32 	[%SP+2944], %f1698;
	st.u32 	[%SP+2940], %r492;
	st.u32 	[%SP+2936], %r491;
	st.u32 	[%SP+2932], %r490;
	st.f32 	[%SP+2928], %f1697;
	st.f32 	[%SP+2924], %f1696;
	st.u16 	[%SP+2922], %rs35;
	st.u16 	[%SP+2920], %rs34;
	st.u64 	[%SP+2912], %rd1245;
	add.u64 	%rd1246, %SP, 2912;
	add.s64 	%rd1247, %rd1246, 8;
	ld.u16 	%rs36, [%rd1247+2];
	ld.f32 	%f1722, [%rd1247+4];
	ld.f32 	%f1723, [%rd1247+8];
	ld.u16 	%rs37, [%SP+2920];
	st.f32 	[%SP+2896], %f1723;
	st.f32 	[%SP+2892], %f1722;
	st.u16 	[%SP+2890], %rs36;
	st.u16 	[%SP+2888], %rs37;
	add.u64 	%rd1248, %SP, 2900;
	mov.b64 	%rd1249, %rd1248;
$L__tmp628:
	.loc	20 0 42
	add.u64 	%rd1250, %SP, 2904;
	mov.b64 	%rd1251, %rd1250;
$L__tmp629:
	add.u64 	%rd1252, %SP, 2888;
	mov.b64 	%rd1253, %rd1252;
	st.u64 	[%SP+2688], %rd1253;
	mov.f32 	%f1724, %f23;
$L__tmp630:
	.loc	20 241 5
	bra.uni	$L__tmp631;
$L__tmp631:
	.loc	20 217 27
	ld.u64 	%rd1254, [%SP+2688];
	ld.f32 	%f1725, [%rd1254+4];
	mov.f32 	%f1726, %f1725;
$L__tmp632:
	.loc	20 218 25
	ld.u64 	%rd1255, [%SP+2688];
	ld.f32 	%f1727, [%rd1255+8];
	mov.f32 	%f1728, %f1727;
$L__tmp633:
	.loc	20 219 30
	ld.u64 	%rd1256, [%SP+2688];
	ld.u16 	%rs38, [%rd1256];
	cvt.u32.u16 	%r493, %rs38;
	sub.s32 	%r494, %r493, 1;
	cvt.rn.f32.s32 	%f1729, %r494;
$L__tmp634:
	.loc	20 224 22
	sub.f32 	%f1730, %f1724, %f1726;
	mul.f32 	%f1731, %f1730, %f1729;
	sub.f32 	%f1732, %f1728, %f1726;
	div.rn.f32 	%f1733, %f1731, %f1732;
	.loc	20 224 34
	{ // callseq 60, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1729;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1733;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3minEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f1734, [retval0+0];
	} // callseq 60
	.loc	20 224 24
	mov.f32 	%f1735, 0f00000000;
	{ // callseq 61, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1735;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1734;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3maxEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f1736, [retval0+0];
$L__tmp635:
	} // callseq 61
	.loc	20 225 26
	{ // callseq 62, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1736;
	.param .b32 retval0;
	call.uni (retval0), 
	floorf, 
	(
	param0
	);
	ld.param.f32 	%f1737, [retval0+0];
$L__tmp636:
	} // callseq 62
	.loc	20 227 5
	sub.f32 	%f1738, %f1736, %f1737;
	st.f32 	[%rd1249], %f1738;
	.loc	20 228 5
	cvt.rzi.s32.f32 	%r495, %f1737;
	st.u32 	[%rd1251], %r495;
$L__tmp637:
	.loc	20 244 29
	ld.u64 	%rd1257, [%SP+2880];
	add.s64 	%rd1258, %rd1257, 32;
	ld.u32 	%r496, [%SP+2904];
	cvt.s64.s32 	%rd1259, %r496;
	mul.lo.s64 	%rd1260, %rd1259, 48;
	add.s64 	%rd1261, %rd1258, %rd1260;
$L__tmp638:
	.loc	20 247 5
	ld.u64 	%rd1262, [%SP+2856];
	ld.u64 	%rd1263, [%SP+2864];
	ld.u64 	%rd1264, [%SP+2872];
	ld.f32 	%f1739, [%SP+2900];
	mov.b64 	%rd1265, %rd1262;
	st.u64 	[%SP+2512], %rd1265;
	mov.b64 	%rd1266, %rd1263;
	st.u64 	[%SP+2520], %rd1266;
	mov.b64 	%rd1267, %rd1264;
	st.u64 	[%SP+2528], %rd1267;
	mov.b64 	%rd1268, %rd1261;
	st.u64 	[%SP+2536], %rd1268;
	mov.f32 	%f24, %f1739;
$L__tmp639:
	.loc	20 247 5
	bra.uni	$L__tmp640;
$L__tmp640:
	.loc	20 172 5
	ld.u64 	%rd42, [%SP+2512];
	ld.u64 	%rd1269, [%SP+2536];
	mov.b64 	%rd1270, %rd1269;
	st.u64 	[%SP+2480], %rd1270;
	.loc	20 172 10
	bra.uni	$L__tmp641;
$L__tmp641:
	.loc	20 63 18
	mov.u32 	%r497, 0;
	mov.b32 	%r70, %r497;
$L__tmp642:
	.loc	20 63 5
	mov.u32 	%r701, %r70;
$L__tmp643:
	bra.uni 	$L__BB11_106;

$L__BB11_106:
	mov.u32 	%r71, %r701;
$L__tmp644:
	cvt.s64.s32 	%rd1271, %r71;
	setp.lt.u64 	%p146, %rd1271, 16;
	not.pred 	%p147, %p146;
	@%p147 bra 	$L__BB11_108;
	bra.uni 	$L__BB11_107;

$L__BB11_107:
$L__tmp645:
	.loc	20 64 9
	cvt.s64.s32 	%rd1486, %r71;
	add.u64 	%rd1487, %SP, 2496;
	add.s64 	%rd1488, %rd1487, %rd1486;
	ld.u64 	%rd1489, [%SP+2480];
	cvt.s64.s32 	%rd1490, %r71;
	add.s64 	%rd1484, %rd1489, %rd1490;
$L__tmp646:
	.loc	20 64 40
	bra.uni	$L__tmp647;
$L__tmp647:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1483, %rd1484;
	// end inline asm
$L__tmp648:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r591,%r592,%r593,%r594}, [%rd1483];
	// end inline asm
	st.u32 	[%SP+2464], %r591;
	st.u32 	[%SP+2468], %r592;
	st.u32 	[%SP+2472], %r593;
	st.u32 	[%SP+2476], %r594;
	.loc	20 56 5
	ld.u32 	%r595, [%SP+2464];
	ld.u32 	%r596, [%SP+2468];
	ld.u32 	%r597, [%SP+2472];
	ld.u32 	%r598, [%SP+2476];
$L__tmp649:
	.loc	20 64 40
	st.u32 	[%rd1488+12], %r598;
	st.u32 	[%rd1488+8], %r597;
	st.u32 	[%rd1488+4], %r596;
	st.u32 	[%rd1488], %r595;
$L__tmp650:
	.loc	20 63 42
	add.s32 	%r72, %r71, 16;
$L__tmp651:
	mov.u32 	%r701, %r72;
$L__tmp652:
	bra.uni 	$L__BB11_106;
$L__tmp653:

$L__BB11_108:
	.loc	20 65 5
	ld.f32 	%f1740, [%SP+2496];
	ld.f32 	%f1741, [%SP+2500];
	ld.f32 	%f1742, [%SP+2504];
	ld.f32 	%f1743, [%SP+2508];
$L__tmp654:
	.loc	20 172 10
	st.f32 	[%rd42+12], %f1743;
	st.f32 	[%rd42+8], %f1742;
	st.f32 	[%rd42+4], %f1741;
	st.f32 	[%rd42], %f1740;
	.loc	20 173 5
	ld.u64 	%rd43, [%SP+2520];
	ld.u64 	%rd1272, [%SP+2536];
	add.s64 	%rd44, %rd1272, 16;
$L__tmp655:
	.loc	20 173 10
	bra.uni	$L__tmp656;
$L__tmp656:
	.loc	20 63 18
	mov.u32 	%r498, 0;
	mov.b32 	%r73, %r498;
$L__tmp657:
	.loc	20 63 5
	mov.u32 	%r702, %r73;
$L__tmp658:
	bra.uni 	$L__BB11_109;

$L__BB11_109:
	mov.u32 	%r74, %r702;
$L__tmp659:
	cvt.s64.s32 	%rd1273, %r74;
	setp.lt.u64 	%p148, %rd1273, 16;
	not.pred 	%p149, %p148;
	@%p149 bra 	$L__BB11_111;
	bra.uni 	$L__BB11_110;

$L__BB11_110:
$L__tmp660:
	.loc	20 64 9
	cvt.s64.s32 	%rd1479, %r74;
	add.u64 	%rd1480, %SP, 2448;
	add.s64 	%rd1481, %rd1480, %rd1479;
	cvt.s64.s32 	%rd1482, %r74;
	add.s64 	%rd1477, %rd44, %rd1482;
$L__tmp661:
	.loc	20 64 40
	bra.uni	$L__tmp662;
$L__tmp662:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1476, %rd1477;
	// end inline asm
$L__tmp663:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r583,%r584,%r585,%r586}, [%rd1476];
	// end inline asm
	st.u32 	[%SP+2432], %r583;
	st.u32 	[%SP+2436], %r584;
	st.u32 	[%SP+2440], %r585;
	st.u32 	[%SP+2444], %r586;
	.loc	20 56 5
	ld.u32 	%r587, [%SP+2432];
	ld.u32 	%r588, [%SP+2436];
	ld.u32 	%r589, [%SP+2440];
	ld.u32 	%r590, [%SP+2444];
$L__tmp664:
	.loc	20 64 40
	st.u32 	[%rd1481+12], %r590;
	st.u32 	[%rd1481+8], %r589;
	st.u32 	[%rd1481+4], %r588;
	st.u32 	[%rd1481], %r587;
$L__tmp665:
	.loc	20 63 42
	add.s32 	%r75, %r74, 16;
$L__tmp666:
	mov.u32 	%r702, %r75;
$L__tmp667:
	bra.uni 	$L__BB11_109;
$L__tmp668:

$L__BB11_111:
	.loc	20 65 5
	ld.f32 	%f1744, [%SP+2448];
	ld.f32 	%f1745, [%SP+2452];
	ld.f32 	%f1746, [%SP+2456];
	ld.f32 	%f1747, [%SP+2460];
$L__tmp669:
	.loc	20 173 10
	st.f32 	[%rd43+12], %f1747;
	st.f32 	[%rd43+8], %f1746;
	st.f32 	[%rd43+4], %f1745;
	st.f32 	[%rd43], %f1744;
	.loc	20 174 5
	ld.u64 	%rd45, [%SP+2528];
	ld.u64 	%rd1274, [%SP+2536];
	add.s64 	%rd46, %rd1274, 32;
$L__tmp670:
	.loc	20 174 10
	bra.uni	$L__tmp671;
$L__tmp671:
	.loc	20 63 18
	mov.u32 	%r499, 0;
	mov.b32 	%r76, %r499;
$L__tmp672:
	.loc	20 63 5
	mov.u32 	%r703, %r76;
$L__tmp673:
	bra.uni 	$L__BB11_112;

$L__BB11_112:
	mov.u32 	%r77, %r703;
$L__tmp674:
	cvt.s64.s32 	%rd1275, %r77;
	setp.lt.u64 	%p150, %rd1275, 16;
	not.pred 	%p151, %p150;
	@%p151 bra 	$L__BB11_114;
	bra.uni 	$L__BB11_113;

$L__BB11_113:
$L__tmp675:
	.loc	20 64 9
	cvt.s64.s32 	%rd1472, %r77;
	add.u64 	%rd1473, %SP, 2416;
	add.s64 	%rd1474, %rd1473, %rd1472;
	cvt.s64.s32 	%rd1475, %r77;
	add.s64 	%rd1470, %rd46, %rd1475;
$L__tmp676:
	.loc	20 64 40
	bra.uni	$L__tmp677;
$L__tmp677:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1469, %rd1470;
	// end inline asm
$L__tmp678:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r575,%r576,%r577,%r578}, [%rd1469];
	// end inline asm
	st.u32 	[%SP+2400], %r575;
	st.u32 	[%SP+2404], %r576;
	st.u32 	[%SP+2408], %r577;
	st.u32 	[%SP+2412], %r578;
	.loc	20 56 5
	ld.u32 	%r579, [%SP+2400];
	ld.u32 	%r580, [%SP+2404];
	ld.u32 	%r581, [%SP+2408];
	ld.u32 	%r582, [%SP+2412];
$L__tmp679:
	.loc	20 64 40
	st.u32 	[%rd1474+12], %r582;
	st.u32 	[%rd1474+8], %r581;
	st.u32 	[%rd1474+4], %r580;
	st.u32 	[%rd1474], %r579;
$L__tmp680:
	.loc	20 63 42
	add.s32 	%r78, %r77, 16;
$L__tmp681:
	mov.u32 	%r703, %r78;
$L__tmp682:
	bra.uni 	$L__BB11_112;
$L__tmp683:

$L__BB11_114:
	.loc	20 65 5
	ld.f32 	%f1748, [%SP+2416];
	ld.f32 	%f1749, [%SP+2420];
	ld.f32 	%f1750, [%SP+2424];
	ld.f32 	%f1751, [%SP+2428];
$L__tmp684:
	.loc	20 174 10
	st.f32 	[%rd45+12], %f1751;
	st.f32 	[%rd45+8], %f1750;
	st.f32 	[%rd45+4], %f1749;
	st.f32 	[%rd45], %f1748;
	.loc	20 177 5
	setp.gt.f32 	%p152, %f24, 0f00000000;
	not.pred 	%p153, %p152;
	@%p153 bra 	$L__BB11_125;
	bra.uni 	$L__BB11_115;

$L__BB11_115:
$L__tmp685:
	.loc	20 179 24
	mov.f32 	%f1752, 0f3F800000;
	sub.f32 	%f25, %f1752, %f24;
$L__tmp686:
	.loc	20 180 9
	ld.u64 	%rd47, [%SP+2512];
	ld.u64 	%rd1276, [%SP+2512];
	mov.b64 	%rd1277, %rd1276;
	st.u64 	[%SP+2384], %rd1277;
	mov.f32 	%f1753, %f25;
$L__tmp687:
	.loc	20 180 30
	bra.uni	$L__tmp688;
$L__tmp688:
	.loc	20 45 5
	ld.u64 	%rd1278, [%SP+2384];
	ld.f32 	%f1754, [%rd1278];
	mul.f32 	%f1755, %f1754, %f1753;
	ld.u64 	%rd1279, [%SP+2384];
	ld.f32 	%f1756, [%rd1279+4];
	mul.f32 	%f1757, %f1756, %f1753;
	ld.u64 	%rd1280, [%SP+2384];
	ld.f32 	%f1758, [%rd1280+8];
	mul.f32 	%f1759, %f1758, %f1753;
	ld.u64 	%rd1281, [%SP+2384];
	ld.f32 	%f1760, [%rd1281+12];
	mul.f32 	%f1761, %f1760, %f1753;
$L__tmp689:
	.loc	20 45 12
	{ // callseq 63, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1755;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1757;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1759;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1761;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1762, %f1763, %f1764, %f1765}, [retval0+0];
	} // callseq 63
$L__tmp690:
	.loc	20 180 30
	st.f32 	[%SP+2556], %f1765;
	st.f32 	[%SP+2552], %f1764;
	st.f32 	[%SP+2548], %f1763;
	st.f32 	[%SP+2544], %f1762;
	ld.u64 	%rd1282, [%SP+2536];
	add.s64 	%rd48, %rd1282, 48;
$L__tmp691:
	.loc	20 180 72
	bra.uni	$L__tmp692;
$L__tmp692:
	.loc	20 63 18
	mov.u32 	%r500, 0;
	mov.b32 	%r79, %r500;
$L__tmp693:
	.loc	20 63 5
	mov.u32 	%r704, %r79;
$L__tmp694:
	bra.uni 	$L__BB11_116;

$L__BB11_116:
	mov.u32 	%r80, %r704;
$L__tmp695:
	cvt.s64.s32 	%rd1283, %r80;
	setp.lt.u64 	%p154, %rd1283, 16;
	not.pred 	%p155, %p154;
	@%p155 bra 	$L__BB11_118;
	bra.uni 	$L__BB11_117;

$L__BB11_117:
$L__tmp696:
	.loc	20 64 9
	cvt.s64.s32 	%rd1465, %r80;
	add.u64 	%rd1466, %SP, 2368;
	add.s64 	%rd1467, %rd1466, %rd1465;
	cvt.s64.s32 	%rd1468, %r80;
	add.s64 	%rd1463, %rd48, %rd1468;
$L__tmp697:
	.loc	20 64 40
	bra.uni	$L__tmp698;
$L__tmp698:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1462, %rd1463;
	// end inline asm
$L__tmp699:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r567,%r568,%r569,%r570}, [%rd1462];
	// end inline asm
	st.u32 	[%SP+2352], %r567;
	st.u32 	[%SP+2356], %r568;
	st.u32 	[%SP+2360], %r569;
	st.u32 	[%SP+2364], %r570;
	.loc	20 56 5
	ld.u32 	%r571, [%SP+2352];
	ld.u32 	%r572, [%SP+2356];
	ld.u32 	%r573, [%SP+2360];
	ld.u32 	%r574, [%SP+2364];
$L__tmp700:
	.loc	20 64 40
	st.u32 	[%rd1467+12], %r574;
	st.u32 	[%rd1467+8], %r573;
	st.u32 	[%rd1467+4], %r572;
	st.u32 	[%rd1467], %r571;
$L__tmp701:
	.loc	20 63 42
	add.s32 	%r81, %r80, 16;
$L__tmp702:
	mov.u32 	%r704, %r81;
$L__tmp703:
	bra.uni 	$L__BB11_116;
$L__tmp704:

$L__BB11_118:
	.loc	20 65 5
	ld.f32 	%f1766, [%SP+2368];
	ld.f32 	%f1767, [%SP+2372];
	ld.f32 	%f1768, [%SP+2376];
	ld.f32 	%f1769, [%SP+2380];
$L__tmp705:
	.loc	20 180 72
	st.f32 	[%SP+2588], %f1769;
	st.f32 	[%SP+2584], %f1768;
	st.f32 	[%SP+2580], %f1767;
	st.f32 	[%SP+2576], %f1766;
	add.u64 	%rd1284, %SP, 2576;
	mov.b64 	%rd1285, %rd1284;
	st.u64 	[%SP+2344], %rd1285;
	mov.f32 	%f1770, %f24;
$L__tmp706:
	.loc	20 180 56
	bra.uni	$L__tmp707;
$L__tmp707:
	.loc	20 45 5
	ld.u64 	%rd1286, [%SP+2344];
	ld.f32 	%f1771, [%rd1286];
	mul.f32 	%f1772, %f1771, %f1770;
	ld.u64 	%rd1287, [%SP+2344];
	ld.f32 	%f1773, [%rd1287+4];
	mul.f32 	%f1774, %f1773, %f1770;
	ld.u64 	%rd1288, [%SP+2344];
	ld.f32 	%f1775, [%rd1288+8];
	mul.f32 	%f1776, %f1775, %f1770;
	ld.u64 	%rd1289, [%SP+2344];
	ld.f32 	%f1777, [%rd1289+12];
	mul.f32 	%f1778, %f1777, %f1770;
$L__tmp708:
	.loc	20 45 12
	{ // callseq 64, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1772;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1774;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1776;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1778;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1779, %f1780, %f1781, %f1782}, [retval0+0];
	} // callseq 64
$L__tmp709:
	.loc	20 180 56
	st.f32 	[%SP+2572], %f1782;
	st.f32 	[%SP+2568], %f1781;
	st.f32 	[%SP+2564], %f1780;
	st.f32 	[%SP+2560], %f1779;
	add.u64 	%rd1290, %SP, 2544;
	mov.b64 	%rd1291, %rd1290;
	st.u64 	[%SP+2328], %rd1291;
	add.u64 	%rd1292, %SP, 2560;
	mov.b64 	%rd1293, %rd1292;
	st.u64 	[%SP+2336], %rd1293;
	.loc	20 180 14
	bra.uni	$L__tmp710;
$L__tmp710:
	.loc	20 40 5
	ld.u64 	%rd1294, [%SP+2328];
	ld.f32 	%f1783, [%rd1294];
	ld.u64 	%rd1295, [%SP+2336];
	ld.f32 	%f1784, [%rd1295];
	add.f32 	%f1785, %f1783, %f1784;
	ld.u64 	%rd1296, [%SP+2328];
	ld.f32 	%f1786, [%rd1296+4];
	ld.u64 	%rd1297, [%SP+2336];
	ld.f32 	%f1787, [%rd1297+4];
	add.f32 	%f1788, %f1786, %f1787;
	ld.u64 	%rd1298, [%SP+2328];
	ld.f32 	%f1789, [%rd1298+8];
	ld.u64 	%rd1299, [%SP+2336];
	ld.f32 	%f1790, [%rd1299+8];
	add.f32 	%f1791, %f1789, %f1790;
	ld.u64 	%rd1300, [%SP+2328];
	ld.f32 	%f1792, [%rd1300+12];
	ld.u64 	%rd1301, [%SP+2336];
	ld.f32 	%f1793, [%rd1301+12];
	add.f32 	%f1794, %f1792, %f1793;
$L__tmp711:
	.loc	20 40 12
	{ // callseq 65, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1785;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1788;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1791;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1794;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1795, %f1796, %f1797, %f1798}, [retval0+0];
	} // callseq 65
$L__tmp712:
	.loc	20 180 14
	st.f32 	[%rd47+12], %f1798;
	st.f32 	[%rd47+8], %f1797;
	st.f32 	[%rd47+4], %f1796;
	st.f32 	[%rd47], %f1795;
	.loc	20 181 9
	ld.u64 	%rd49, [%SP+2520];
	ld.u64 	%rd1302, [%SP+2520];
	mov.b64 	%rd1303, %rd1302;
	st.u64 	[%SP+2320], %rd1303;
	mov.f32 	%f1799, %f25;
$L__tmp713:
	.loc	20 181 30
	bra.uni	$L__tmp714;
$L__tmp714:
	.loc	20 45 5
	ld.u64 	%rd1304, [%SP+2320];
	ld.f32 	%f1800, [%rd1304];
	mul.f32 	%f1801, %f1800, %f1799;
	ld.u64 	%rd1305, [%SP+2320];
	ld.f32 	%f1802, [%rd1305+4];
	mul.f32 	%f1803, %f1802, %f1799;
	ld.u64 	%rd1306, [%SP+2320];
	ld.f32 	%f1804, [%rd1306+8];
	mul.f32 	%f1805, %f1804, %f1799;
	ld.u64 	%rd1307, [%SP+2320];
	ld.f32 	%f1806, [%rd1307+12];
	mul.f32 	%f1807, %f1806, %f1799;
$L__tmp715:
	.loc	20 45 12
	{ // callseq 66, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1801;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1803;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1805;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1807;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1808, %f1809, %f1810, %f1811}, [retval0+0];
	} // callseq 66
$L__tmp716:
	.loc	20 181 30
	st.f32 	[%SP+2604], %f1811;
	st.f32 	[%SP+2600], %f1810;
	st.f32 	[%SP+2596], %f1809;
	st.f32 	[%SP+2592], %f1808;
	ld.u64 	%rd1308, [%SP+2536];
	add.s64 	%rd50, %rd1308, 64;
$L__tmp717:
	.loc	20 181 72
	bra.uni	$L__tmp718;
$L__tmp718:
	.loc	20 63 18
	mov.u32 	%r501, 0;
	mov.b32 	%r82, %r501;
$L__tmp719:
	.loc	20 63 5
	mov.u32 	%r705, %r82;
$L__tmp720:
	bra.uni 	$L__BB11_119;

$L__BB11_119:
	mov.u32 	%r83, %r705;
$L__tmp721:
	cvt.s64.s32 	%rd1309, %r83;
	setp.lt.u64 	%p156, %rd1309, 16;
	not.pred 	%p157, %p156;
	@%p157 bra 	$L__BB11_121;
	bra.uni 	$L__BB11_120;

$L__BB11_120:
$L__tmp722:
	.loc	20 64 9
	cvt.s64.s32 	%rd1458, %r83;
	add.u64 	%rd1459, %SP, 2304;
	add.s64 	%rd1460, %rd1459, %rd1458;
	cvt.s64.s32 	%rd1461, %r83;
	add.s64 	%rd1456, %rd50, %rd1461;
$L__tmp723:
	.loc	20 64 40
	bra.uni	$L__tmp724;
$L__tmp724:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1455, %rd1456;
	// end inline asm
$L__tmp725:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r559,%r560,%r561,%r562}, [%rd1455];
	// end inline asm
	st.u32 	[%SP+2288], %r559;
	st.u32 	[%SP+2292], %r560;
	st.u32 	[%SP+2296], %r561;
	st.u32 	[%SP+2300], %r562;
	.loc	20 56 5
	ld.u32 	%r563, [%SP+2288];
	ld.u32 	%r564, [%SP+2292];
	ld.u32 	%r565, [%SP+2296];
	ld.u32 	%r566, [%SP+2300];
$L__tmp726:
	.loc	20 64 40
	st.u32 	[%rd1460+12], %r566;
	st.u32 	[%rd1460+8], %r565;
	st.u32 	[%rd1460+4], %r564;
	st.u32 	[%rd1460], %r563;
$L__tmp727:
	.loc	20 63 42
	add.s32 	%r84, %r83, 16;
$L__tmp728:
	mov.u32 	%r705, %r84;
$L__tmp729:
	bra.uni 	$L__BB11_119;
$L__tmp730:

$L__BB11_121:
	.loc	20 65 5
	ld.f32 	%f1812, [%SP+2304];
	ld.f32 	%f1813, [%SP+2308];
	ld.f32 	%f1814, [%SP+2312];
	ld.f32 	%f1815, [%SP+2316];
$L__tmp731:
	.loc	20 181 72
	st.f32 	[%SP+2636], %f1815;
	st.f32 	[%SP+2632], %f1814;
	st.f32 	[%SP+2628], %f1813;
	st.f32 	[%SP+2624], %f1812;
	add.u64 	%rd1310, %SP, 2624;
	mov.b64 	%rd1311, %rd1310;
	st.u64 	[%SP+2280], %rd1311;
	mov.f32 	%f1816, %f24;
$L__tmp732:
	.loc	20 181 56
	bra.uni	$L__tmp733;
$L__tmp733:
	.loc	20 45 5
	ld.u64 	%rd1312, [%SP+2280];
	ld.f32 	%f1817, [%rd1312];
	mul.f32 	%f1818, %f1817, %f1816;
	ld.u64 	%rd1313, [%SP+2280];
	ld.f32 	%f1819, [%rd1313+4];
	mul.f32 	%f1820, %f1819, %f1816;
	ld.u64 	%rd1314, [%SP+2280];
	ld.f32 	%f1821, [%rd1314+8];
	mul.f32 	%f1822, %f1821, %f1816;
	ld.u64 	%rd1315, [%SP+2280];
	ld.f32 	%f1823, [%rd1315+12];
	mul.f32 	%f1824, %f1823, %f1816;
$L__tmp734:
	.loc	20 45 12
	{ // callseq 67, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1818;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1820;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1822;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1824;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1825, %f1826, %f1827, %f1828}, [retval0+0];
	} // callseq 67
$L__tmp735:
	.loc	20 181 56
	st.f32 	[%SP+2620], %f1828;
	st.f32 	[%SP+2616], %f1827;
	st.f32 	[%SP+2612], %f1826;
	st.f32 	[%SP+2608], %f1825;
	add.u64 	%rd1316, %SP, 2592;
	mov.b64 	%rd1317, %rd1316;
	st.u64 	[%SP+2264], %rd1317;
	add.u64 	%rd1318, %SP, 2608;
	mov.b64 	%rd1319, %rd1318;
	st.u64 	[%SP+2272], %rd1319;
	.loc	20 181 14
	bra.uni	$L__tmp736;
$L__tmp736:
	.loc	20 40 5
	ld.u64 	%rd1320, [%SP+2264];
	ld.f32 	%f1829, [%rd1320];
	ld.u64 	%rd1321, [%SP+2272];
	ld.f32 	%f1830, [%rd1321];
	add.f32 	%f1831, %f1829, %f1830;
	ld.u64 	%rd1322, [%SP+2264];
	ld.f32 	%f1832, [%rd1322+4];
	ld.u64 	%rd1323, [%SP+2272];
	ld.f32 	%f1833, [%rd1323+4];
	add.f32 	%f1834, %f1832, %f1833;
	ld.u64 	%rd1324, [%SP+2264];
	ld.f32 	%f1835, [%rd1324+8];
	ld.u64 	%rd1325, [%SP+2272];
	ld.f32 	%f1836, [%rd1325+8];
	add.f32 	%f1837, %f1835, %f1836;
	ld.u64 	%rd1326, [%SP+2264];
	ld.f32 	%f1838, [%rd1326+12];
	ld.u64 	%rd1327, [%SP+2272];
	ld.f32 	%f1839, [%rd1327+12];
	add.f32 	%f1840, %f1838, %f1839;
$L__tmp737:
	.loc	20 40 12
	{ // callseq 68, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1831;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1834;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1837;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1840;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1841, %f1842, %f1843, %f1844}, [retval0+0];
	} // callseq 68
$L__tmp738:
	.loc	20 181 14
	st.f32 	[%rd49+12], %f1844;
	st.f32 	[%rd49+8], %f1843;
	st.f32 	[%rd49+4], %f1842;
	st.f32 	[%rd49], %f1841;
	.loc	20 182 9
	ld.u64 	%rd51, [%SP+2528];
	ld.u64 	%rd1328, [%SP+2528];
	mov.b64 	%rd1329, %rd1328;
	st.u64 	[%SP+2256], %rd1329;
	mov.f32 	%f1845, %f25;
$L__tmp739:
	.loc	20 182 30
	bra.uni	$L__tmp740;
$L__tmp740:
	.loc	20 45 5
	ld.u64 	%rd1330, [%SP+2256];
	ld.f32 	%f1846, [%rd1330];
	mul.f32 	%f1847, %f1846, %f1845;
	ld.u64 	%rd1331, [%SP+2256];
	ld.f32 	%f1848, [%rd1331+4];
	mul.f32 	%f1849, %f1848, %f1845;
	ld.u64 	%rd1332, [%SP+2256];
	ld.f32 	%f1850, [%rd1332+8];
	mul.f32 	%f1851, %f1850, %f1845;
	ld.u64 	%rd1333, [%SP+2256];
	ld.f32 	%f1852, [%rd1333+12];
	mul.f32 	%f1853, %f1852, %f1845;
$L__tmp741:
	.loc	20 45 12
	{ // callseq 69, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1847;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1849;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1851;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1853;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1854, %f1855, %f1856, %f1857}, [retval0+0];
	} // callseq 69
$L__tmp742:
	.loc	20 182 30
	st.f32 	[%SP+2652], %f1857;
	st.f32 	[%SP+2648], %f1856;
	st.f32 	[%SP+2644], %f1855;
	st.f32 	[%SP+2640], %f1854;
	ld.u64 	%rd1334, [%SP+2536];
	add.s64 	%rd52, %rd1334, 80;
$L__tmp743:
	.loc	20 182 72
	bra.uni	$L__tmp744;
$L__tmp744:
	.loc	20 63 18
	mov.u32 	%r502, 0;
	mov.b32 	%r85, %r502;
$L__tmp745:
	.loc	20 63 5
	mov.u32 	%r706, %r85;
$L__tmp746:
	bra.uni 	$L__BB11_122;

$L__BB11_122:
	mov.u32 	%r86, %r706;
$L__tmp747:
	cvt.s64.s32 	%rd1335, %r86;
	setp.lt.u64 	%p158, %rd1335, 16;
	not.pred 	%p159, %p158;
	@%p159 bra 	$L__BB11_124;
	bra.uni 	$L__BB11_123;

$L__BB11_123:
$L__tmp748:
	.loc	20 64 9
	cvt.s64.s32 	%rd1451, %r86;
	add.u64 	%rd1452, %SP, 2240;
	add.s64 	%rd1453, %rd1452, %rd1451;
	cvt.s64.s32 	%rd1454, %r86;
	add.s64 	%rd1449, %rd52, %rd1454;
$L__tmp749:
	.loc	20 64 40
	bra.uni	$L__tmp750;
$L__tmp750:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1448, %rd1449;
	// end inline asm
$L__tmp751:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r551,%r552,%r553,%r554}, [%rd1448];
	// end inline asm
	st.u32 	[%SP+2224], %r551;
	st.u32 	[%SP+2228], %r552;
	st.u32 	[%SP+2232], %r553;
	st.u32 	[%SP+2236], %r554;
	.loc	20 56 5
	ld.u32 	%r555, [%SP+2224];
	ld.u32 	%r556, [%SP+2228];
	ld.u32 	%r557, [%SP+2232];
	ld.u32 	%r558, [%SP+2236];
$L__tmp752:
	.loc	20 64 40
	st.u32 	[%rd1453+12], %r558;
	st.u32 	[%rd1453+8], %r557;
	st.u32 	[%rd1453+4], %r556;
	st.u32 	[%rd1453], %r555;
$L__tmp753:
	.loc	20 63 42
	add.s32 	%r87, %r86, 16;
$L__tmp754:
	mov.u32 	%r706, %r87;
$L__tmp755:
	bra.uni 	$L__BB11_122;
$L__tmp756:

$L__BB11_124:
	.loc	20 65 5
	ld.f32 	%f1858, [%SP+2240];
	ld.f32 	%f1859, [%SP+2244];
	ld.f32 	%f1860, [%SP+2248];
	ld.f32 	%f1861, [%SP+2252];
$L__tmp757:
	.loc	20 182 72
	st.f32 	[%SP+2684], %f1861;
	st.f32 	[%SP+2680], %f1860;
	st.f32 	[%SP+2676], %f1859;
	st.f32 	[%SP+2672], %f1858;
	add.u64 	%rd1336, %SP, 2672;
	mov.b64 	%rd1337, %rd1336;
	st.u64 	[%SP+2208], %rd1337;
	mov.f32 	%f1862, %f24;
$L__tmp758:
	.loc	20 182 56
	bra.uni	$L__tmp759;
$L__tmp759:
	.loc	20 45 5
	ld.u64 	%rd1338, [%SP+2208];
	ld.f32 	%f1863, [%rd1338];
	mul.f32 	%f1864, %f1863, %f1862;
	ld.u64 	%rd1339, [%SP+2208];
	ld.f32 	%f1865, [%rd1339+4];
	mul.f32 	%f1866, %f1865, %f1862;
	ld.u64 	%rd1340, [%SP+2208];
	ld.f32 	%f1867, [%rd1340+8];
	mul.f32 	%f1868, %f1867, %f1862;
	ld.u64 	%rd1341, [%SP+2208];
	ld.f32 	%f1869, [%rd1341+12];
	mul.f32 	%f1870, %f1869, %f1862;
$L__tmp760:
	.loc	20 45 12
	{ // callseq 70, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1864;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1866;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1868;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1870;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1871, %f1872, %f1873, %f1874}, [retval0+0];
	} // callseq 70
$L__tmp761:
	.loc	20 182 56
	st.f32 	[%SP+2668], %f1874;
	st.f32 	[%SP+2664], %f1873;
	st.f32 	[%SP+2660], %f1872;
	st.f32 	[%SP+2656], %f1871;
	add.u64 	%rd1342, %SP, 2640;
	mov.b64 	%rd1343, %rd1342;
	st.u64 	[%SP+2192], %rd1343;
	add.u64 	%rd1344, %SP, 2656;
	mov.b64 	%rd1345, %rd1344;
	st.u64 	[%SP+2200], %rd1345;
	.loc	20 182 14
	bra.uni	$L__tmp762;
$L__tmp762:
	.loc	20 40 5
	ld.u64 	%rd1346, [%SP+2192];
	ld.f32 	%f1875, [%rd1346];
	ld.u64 	%rd1347, [%SP+2200];
	ld.f32 	%f1876, [%rd1347];
	add.f32 	%f1877, %f1875, %f1876;
	ld.u64 	%rd1348, [%SP+2192];
	ld.f32 	%f1878, [%rd1348+4];
	ld.u64 	%rd1349, [%SP+2200];
	ld.f32 	%f1879, [%rd1349+4];
	add.f32 	%f1880, %f1878, %f1879;
	ld.u64 	%rd1350, [%SP+2192];
	ld.f32 	%f1881, [%rd1350+8];
	ld.u64 	%rd1351, [%SP+2200];
	ld.f32 	%f1882, [%rd1351+8];
	add.f32 	%f1883, %f1881, %f1882;
	ld.u64 	%rd1352, [%SP+2192];
	ld.f32 	%f1884, [%rd1352+12];
	ld.u64 	%rd1353, [%SP+2200];
	ld.f32 	%f1885, [%rd1353+12];
	add.f32 	%f1886, %f1884, %f1885;
$L__tmp763:
	.loc	20 40 12
	{ // callseq 71, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1877;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1880;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1883;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1886;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1887, %f1888, %f1889, %f1890}, [retval0+0];
	} // callseq 71
$L__tmp764:
	.loc	20 182 14
	st.f32 	[%rd51+12], %f1890;
	st.f32 	[%rd51+8], %f1889;
	st.f32 	[%rd51+4], %f1888;
	st.f32 	[%rd51], %f1887;
	bra.uni 	$L__BB11_125;
$L__tmp765:

$L__BB11_125:
	.loc	20 291 13
	bra.uni 	$L__BB11_156;
$L__tmp766:

$L__BB11_126:
	.loc	20 0 13
	mov.b64 	%rd909, %rd41;
$L__tmp767:
	.loc	20 295 60
	bra.uni	$L__tmp768;
$L__tmp768:
	.loc	17 907 5
	// begin inline asm
	call (%rd908), _optix_get_srt_motion_transform_from_handle, (%rd909);
	// end inline asm
$L__tmp769:
	.loc	20 295 60
	mov.b64 	%rd910, %rd908;
	st.u64 	[%SP+3072], %rd910;
	.loc	20 296 13
	ld.u64 	%rd911, [%SP+3040];
	ld.u64 	%rd912, [%SP+3048];
	ld.u64 	%rd913, [%SP+3056];
	ld.u64 	%rd914, [%SP+3072];
	mov.b64 	%rd915, %rd911;
	st.u64 	[%SP+1912], %rd915;
	mov.b64 	%rd916, %rd912;
	st.u64 	[%SP+1920], %rd916;
	mov.b64 	%rd917, %rd913;
	st.u64 	[%SP+1928], %rd917;
	mov.b64 	%rd918, %rd914;
	st.u64 	[%SP+1936], %rd918;
	mov.f32 	%f26, %f22;
$L__tmp770:
	.loc	20 296 13
	bra.uni	$L__tmp771;
$L__tmp771:
	.loc	20 260 5
	ld.u64 	%rd919, [%SP+1936];
	mov.b64 	%rd920, %rd919;
	st.u64 	[%SP+1744], %rd920;
	.loc	20 260 42
	bra.uni	$L__tmp772;
$L__tmp772:
	.loc	20 63 18
	mov.u32 	%r401, 0;
	mov.b32 	%r88, %r401;
$L__tmp773:
	.loc	20 63 5
	mov.u32 	%r707, %r88;
$L__tmp774:
	bra.uni 	$L__BB11_127;

$L__BB11_127:
	mov.u32 	%r89, %r707;
$L__tmp775:
	cvt.s64.s32 	%rd921, %r89;
	setp.lt.u64 	%p124, %rd921, 160;
	not.pred 	%p125, %p124;
	@%p125 bra 	$L__BB11_129;
	bra.uni 	$L__BB11_128;

$L__BB11_128:
$L__tmp776:
	.loc	20 64 9
	cvt.s64.s32 	%rd1226, %r89;
	add.u64 	%rd1227, %SP, 1752;
	add.s64 	%rd1228, %rd1227, %rd1226;
	ld.u64 	%rd1229, [%SP+1744];
	cvt.s64.s32 	%rd1230, %r89;
	add.s64 	%rd1224, %rd1229, %rd1230;
$L__tmp777:
	.loc	20 64 40
	bra.uni	$L__tmp778;
$L__tmp778:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1223, %rd1224;
	// end inline asm
$L__tmp779:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r481,%r482,%r483,%r484}, [%rd1223];
	// end inline asm
	st.u32 	[%SP+1728], %r481;
	st.u32 	[%SP+1732], %r482;
	st.u32 	[%SP+1736], %r483;
	st.u32 	[%SP+1740], %r484;
	.loc	20 56 5
	ld.u32 	%r485, [%SP+1728];
	ld.u32 	%r486, [%SP+1732];
	ld.u32 	%r487, [%SP+1736];
	ld.u32 	%r488, [%SP+1740];
$L__tmp780:
	.loc	20 64 40
	st.u32 	[%rd1228+12], %r488;
	st.u32 	[%rd1228+8], %r487;
	st.u32 	[%rd1228+4], %r486;
	st.u32 	[%rd1228], %r485;
$L__tmp781:
	.loc	20 63 42
	add.s32 	%r90, %r89, 16;
$L__tmp782:
	mov.u32 	%r707, %r90;
$L__tmp783:
	bra.uni 	$L__BB11_127;
$L__tmp784:

$L__BB11_129:
	.loc	20 65 5
	ld.u64 	%rd922, [%SP+1752];
	ld.u16 	%rs29, [%SP+1760];
	ld.u16 	%rs30, [%SP+1762];
	ld.f32 	%f1214, [%SP+1764];
	ld.f32 	%f1215, [%SP+1768];
	ld.u32 	%r402, [%SP+1772];
	ld.u32 	%r403, [%SP+1776];
	ld.u32 	%r404, [%SP+1780];
	ld.f32 	%f1216, [%SP+1784];
	ld.f32 	%f1217, [%SP+1788];
	ld.f32 	%f1218, [%SP+1792];
	ld.f32 	%f1219, [%SP+1796];
	ld.f32 	%f1220, [%SP+1800];
	ld.f32 	%f1221, [%SP+1804];
	ld.f32 	%f1222, [%SP+1808];
	ld.f32 	%f1223, [%SP+1812];
	ld.f32 	%f1224, [%SP+1816];
	ld.f32 	%f1225, [%SP+1820];
	ld.f32 	%f1226, [%SP+1824];
	ld.f32 	%f1227, [%SP+1828];
	ld.f32 	%f1228, [%SP+1832];
	ld.f32 	%f1229, [%SP+1836];
	ld.f32 	%f1230, [%SP+1840];
	ld.f32 	%f1231, [%SP+1844];
	ld.f32 	%f1232, [%SP+1848];
	ld.f32 	%f1233, [%SP+1852];
	ld.f32 	%f1234, [%SP+1856];
	ld.f32 	%f1235, [%SP+1860];
	ld.f32 	%f1236, [%SP+1864];
	ld.f32 	%f1237, [%SP+1868];
	ld.f32 	%f1238, [%SP+1872];
	ld.f32 	%f1239, [%SP+1876];
	ld.f32 	%f1240, [%SP+1880];
	ld.f32 	%f1241, [%SP+1884];
	ld.f32 	%f1242, [%SP+1888];
	ld.f32 	%f1243, [%SP+1892];
	ld.f32 	%f1244, [%SP+1896];
	ld.f32 	%f1245, [%SP+1900];
	ld.f32 	%f1246, [%SP+1904];
	ld.f32 	%f1247, [%SP+1908];
$L__tmp785:
	.loc	20 260 42
	st.f32 	[%SP+2188], %f1247;
	st.f32 	[%SP+2184], %f1246;
	st.f32 	[%SP+2180], %f1245;
	st.f32 	[%SP+2176], %f1244;
	st.f32 	[%SP+2172], %f1243;
	st.f32 	[%SP+2168], %f1242;
	st.f32 	[%SP+2164], %f1241;
	st.f32 	[%SP+2160], %f1240;
	st.f32 	[%SP+2156], %f1239;
	st.f32 	[%SP+2152], %f1238;
	st.f32 	[%SP+2148], %f1237;
	st.f32 	[%SP+2144], %f1236;
	st.f32 	[%SP+2140], %f1235;
	st.f32 	[%SP+2136], %f1234;
	st.f32 	[%SP+2132], %f1233;
	st.f32 	[%SP+2128], %f1232;
	st.f32 	[%SP+2124], %f1231;
	st.f32 	[%SP+2120], %f1230;
	st.f32 	[%SP+2116], %f1229;
	st.f32 	[%SP+2112], %f1228;
	st.f32 	[%SP+2108], %f1227;
	st.f32 	[%SP+2104], %f1226;
	st.f32 	[%SP+2100], %f1225;
	st.f32 	[%SP+2096], %f1224;
	st.f32 	[%SP+2092], %f1223;
	st.f32 	[%SP+2088], %f1222;
	st.f32 	[%SP+2084], %f1221;
	st.f32 	[%SP+2080], %f1220;
	st.f32 	[%SP+2076], %f1219;
	st.f32 	[%SP+2072], %f1218;
	st.f32 	[%SP+2068], %f1217;
	st.f32 	[%SP+2064], %f1216;
	st.u32 	[%SP+2060], %r404;
	st.u32 	[%SP+2056], %r403;
	st.u32 	[%SP+2052], %r402;
	st.f32 	[%SP+2048], %f1215;
	st.f32 	[%SP+2044], %f1214;
	st.u16 	[%SP+2042], %rs30;
	st.u16 	[%SP+2040], %rs29;
	st.u64 	[%SP+2032], %rd922;
	add.u64 	%rd923, %SP, 2032;
	add.s64 	%rd924, %rd923, 8;
	ld.u16 	%rs31, [%rd924+2];
	ld.f32 	%f1248, [%rd924+4];
	ld.f32 	%f1249, [%rd924+8];
	ld.u16 	%rs32, [%SP+2040];
	st.f32 	[%SP+1952], %f1249;
	st.f32 	[%SP+1948], %f1248;
	st.u16 	[%SP+1946], %rs31;
	st.u16 	[%SP+1944], %rs32;
	add.u64 	%rd925, %SP, 1956;
	mov.b64 	%rd926, %rd925;
$L__tmp786:
	.loc	20 0 42
	add.u64 	%rd927, %SP, 1960;
	mov.b64 	%rd928, %rd927;
$L__tmp787:
	add.u64 	%rd929, %SP, 1944;
	mov.b64 	%rd930, %rd929;
	st.u64 	[%SP+1712], %rd930;
	mov.f32 	%f1250, %f26;
$L__tmp788:
	.loc	20 260 5
	bra.uni	$L__tmp789;
$L__tmp789:
	.loc	20 217 27
	ld.u64 	%rd931, [%SP+1712];
	ld.f32 	%f1251, [%rd931+4];
	mov.f32 	%f1252, %f1251;
$L__tmp790:
	.loc	20 218 25
	ld.u64 	%rd932, [%SP+1712];
	ld.f32 	%f1253, [%rd932+8];
	mov.f32 	%f1254, %f1253;
$L__tmp791:
	.loc	20 219 30
	ld.u64 	%rd933, [%SP+1712];
	ld.u16 	%rs33, [%rd933];
	cvt.u32.u16 	%r405, %rs33;
	sub.s32 	%r406, %r405, 1;
	cvt.rn.f32.s32 	%f1255, %r406;
$L__tmp792:
	.loc	20 224 22
	sub.f32 	%f1256, %f1250, %f1252;
	mul.f32 	%f1257, %f1256, %f1255;
	sub.f32 	%f1258, %f1254, %f1252;
	div.rn.f32 	%f1259, %f1257, %f1258;
	.loc	20 224 34
	{ // callseq 43, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1255;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1259;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3minEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f1260, [retval0+0];
	} // callseq 43
	.loc	20 224 24
	mov.f32 	%f1261, 0f00000000;
	{ // callseq 44, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1261;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1260;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3maxEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f1262, [retval0+0];
$L__tmp793:
	} // callseq 44
	.loc	20 225 26
	{ // callseq 45, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1262;
	.param .b32 retval0;
	call.uni (retval0), 
	floorf, 
	(
	param0
	);
	ld.param.f32 	%f1263, [retval0+0];
$L__tmp794:
	} // callseq 45
	.loc	20 227 5
	sub.f32 	%f1264, %f1262, %f1263;
	st.f32 	[%rd926], %f1264;
	.loc	20 228 5
	cvt.rzi.s32.f32 	%r407, %f1263;
	st.u32 	[%rd928], %r407;
$L__tmp795:
	.loc	20 263 27
	ld.u64 	%rd934, [%SP+1936];
	add.s64 	%rd935, %rd934, 32;
	ld.u32 	%r408, [%SP+1960];
	cvt.s64.s32 	%rd936, %r408;
	shl.b64 	%rd937, %rd936, 6;
	add.s64 	%rd938, %rd935, %rd937;
$L__tmp796:
	.loc	20 0 27
	add.u64 	%rd939, %SP, 4736;
	.loc	20 267 5
	add.s64 	%rd53, %rd939, 16;
	add.s64 	%rd54, %rd939, 32;
	add.s64 	%rd55, %rd939, 48;
	ld.f32 	%f1265, [%SP+1956];
	mov.b64 	%rd940, %rd939;
	st.u64 	[%SP+1504], %rd940;
$L__tmp797:
	.loc	20 0 5
	mov.b64 	%rd941, %rd938;
	st.u64 	[%SP+1512], %rd941;
	mov.f32 	%f27, %f1265;
$L__tmp798:
	.loc	20 267 5
	bra.uni	$L__tmp799;
$L__tmp799:
	.loc	20 193 5
	ld.u64 	%rd56, [%SP+1504];
	ld.u64 	%rd942, [%SP+1512];
	mov.b64 	%rd943, %rd942;
	st.u64 	[%SP+1472], %rd943;
	.loc	20 193 12
	bra.uni	$L__tmp800;
$L__tmp800:
	.loc	20 63 18
	mov.u32 	%r409, 0;
	mov.b32 	%r91, %r409;
$L__tmp801:
	.loc	20 63 5
	mov.u32 	%r708, %r91;
$L__tmp802:
	bra.uni 	$L__BB11_130;

$L__BB11_130:
	mov.u32 	%r92, %r708;
$L__tmp803:
	cvt.s64.s32 	%rd944, %r92;
	setp.lt.u64 	%p126, %rd944, 16;
	not.pred 	%p127, %p126;
	@%p127 bra 	$L__BB11_132;
	bra.uni 	$L__BB11_131;

$L__BB11_131:
$L__tmp804:
	.loc	20 64 9
	cvt.s64.s32 	%rd1218, %r92;
	add.u64 	%rd1219, %SP, 1488;
	add.s64 	%rd1220, %rd1219, %rd1218;
	ld.u64 	%rd1221, [%SP+1472];
	cvt.s64.s32 	%rd1222, %r92;
	add.s64 	%rd1216, %rd1221, %rd1222;
$L__tmp805:
	.loc	20 64 40
	bra.uni	$L__tmp806;
$L__tmp806:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1215, %rd1216;
	// end inline asm
$L__tmp807:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r473,%r474,%r475,%r476}, [%rd1215];
	// end inline asm
	st.u32 	[%SP+1456], %r473;
	st.u32 	[%SP+1460], %r474;
	st.u32 	[%SP+1464], %r475;
	st.u32 	[%SP+1468], %r476;
	.loc	20 56 5
	ld.u32 	%r477, [%SP+1456];
	ld.u32 	%r478, [%SP+1460];
	ld.u32 	%r479, [%SP+1464];
	ld.u32 	%r480, [%SP+1468];
$L__tmp808:
	.loc	20 64 40
	st.u32 	[%rd1220+12], %r480;
	st.u32 	[%rd1220+8], %r479;
	st.u32 	[%rd1220+4], %r478;
	st.u32 	[%rd1220], %r477;
$L__tmp809:
	.loc	20 63 42
	add.s32 	%r93, %r92, 16;
$L__tmp810:
	mov.u32 	%r708, %r93;
$L__tmp811:
	bra.uni 	$L__BB11_130;
$L__tmp812:

$L__BB11_132:
	.loc	20 65 5
	ld.f32 	%f1266, [%SP+1488];
	ld.f32 	%f1267, [%SP+1492];
	ld.f32 	%f1268, [%SP+1496];
	ld.f32 	%f1269, [%SP+1500];
$L__tmp813:
	.loc	20 193 12
	st.f32 	[%rd56+12], %f1269;
	st.f32 	[%rd56+8], %f1268;
	st.f32 	[%rd56+4], %f1267;
	st.f32 	[%rd56], %f1266;
	.loc	20 194 5
	ld.u64 	%rd945, [%SP+1512];
	add.s64 	%rd57, %rd945, 16;
$L__tmp814:
	.loc	20 194 12
	bra.uni	$L__tmp815;
$L__tmp815:
	.loc	20 63 18
	mov.u32 	%r410, 0;
	mov.b32 	%r94, %r410;
$L__tmp816:
	.loc	20 63 5
	mov.u32 	%r709, %r94;
$L__tmp817:
	bra.uni 	$L__BB11_133;

$L__BB11_133:
	mov.u32 	%r95, %r709;
$L__tmp818:
	cvt.s64.s32 	%rd946, %r95;
	setp.lt.u64 	%p128, %rd946, 16;
	not.pred 	%p129, %p128;
	@%p129 bra 	$L__BB11_135;
	bra.uni 	$L__BB11_134;

$L__BB11_134:
$L__tmp819:
	.loc	20 64 9
	cvt.s64.s32 	%rd1211, %r95;
	add.u64 	%rd1212, %SP, 1440;
	add.s64 	%rd1213, %rd1212, %rd1211;
	cvt.s64.s32 	%rd1214, %r95;
	add.s64 	%rd1209, %rd57, %rd1214;
$L__tmp820:
	.loc	20 64 40
	bra.uni	$L__tmp821;
$L__tmp821:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1208, %rd1209;
	// end inline asm
$L__tmp822:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r465,%r466,%r467,%r468}, [%rd1208];
	// end inline asm
	st.u32 	[%SP+1424], %r465;
	st.u32 	[%SP+1428], %r466;
	st.u32 	[%SP+1432], %r467;
	st.u32 	[%SP+1436], %r468;
	.loc	20 56 5
	ld.u32 	%r469, [%SP+1424];
	ld.u32 	%r470, [%SP+1428];
	ld.u32 	%r471, [%SP+1432];
	ld.u32 	%r472, [%SP+1436];
$L__tmp823:
	.loc	20 64 40
	st.u32 	[%rd1213+12], %r472;
	st.u32 	[%rd1213+8], %r471;
	st.u32 	[%rd1213+4], %r470;
	st.u32 	[%rd1213], %r469;
$L__tmp824:
	.loc	20 63 42
	add.s32 	%r96, %r95, 16;
$L__tmp825:
	mov.u32 	%r709, %r96;
$L__tmp826:
	bra.uni 	$L__BB11_133;
$L__tmp827:

$L__BB11_135:
	.loc	20 65 5
	ld.f32 	%f1270, [%SP+1440];
	ld.f32 	%f1271, [%SP+1444];
	ld.f32 	%f1272, [%SP+1448];
	ld.f32 	%f1273, [%SP+1452];
$L__tmp828:
	.loc	20 194 12
	st.f32 	[%rd53+12], %f1273;
	st.f32 	[%rd53+8], %f1272;
	st.f32 	[%rd53+4], %f1271;
	st.f32 	[%rd53], %f1270;
	.loc	20 195 5
	ld.u64 	%rd947, [%SP+1512];
	add.s64 	%rd58, %rd947, 32;
$L__tmp829:
	.loc	20 195 12
	bra.uni	$L__tmp830;
$L__tmp830:
	.loc	20 63 18
	mov.u32 	%r411, 0;
	mov.b32 	%r97, %r411;
$L__tmp831:
	.loc	20 63 5
	mov.u32 	%r710, %r97;
$L__tmp832:
	bra.uni 	$L__BB11_136;

$L__BB11_136:
	mov.u32 	%r98, %r710;
$L__tmp833:
	cvt.s64.s32 	%rd948, %r98;
	setp.lt.u64 	%p130, %rd948, 16;
	not.pred 	%p131, %p130;
	@%p131 bra 	$L__BB11_138;
	bra.uni 	$L__BB11_137;

$L__BB11_137:
$L__tmp834:
	.loc	20 64 9
	cvt.s64.s32 	%rd1204, %r98;
	add.u64 	%rd1205, %SP, 1408;
	add.s64 	%rd1206, %rd1205, %rd1204;
	cvt.s64.s32 	%rd1207, %r98;
	add.s64 	%rd1202, %rd58, %rd1207;
$L__tmp835:
	.loc	20 64 40
	bra.uni	$L__tmp836;
$L__tmp836:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1201, %rd1202;
	// end inline asm
$L__tmp837:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r457,%r458,%r459,%r460}, [%rd1201];
	// end inline asm
	st.u32 	[%SP+1392], %r457;
	st.u32 	[%SP+1396], %r458;
	st.u32 	[%SP+1400], %r459;
	st.u32 	[%SP+1404], %r460;
	.loc	20 56 5
	ld.u32 	%r461, [%SP+1392];
	ld.u32 	%r462, [%SP+1396];
	ld.u32 	%r463, [%SP+1400];
	ld.u32 	%r464, [%SP+1404];
$L__tmp838:
	.loc	20 64 40
	st.u32 	[%rd1206+12], %r464;
	st.u32 	[%rd1206+8], %r463;
	st.u32 	[%rd1206+4], %r462;
	st.u32 	[%rd1206], %r461;
$L__tmp839:
	.loc	20 63 42
	add.s32 	%r99, %r98, 16;
$L__tmp840:
	mov.u32 	%r710, %r99;
$L__tmp841:
	bra.uni 	$L__BB11_136;
$L__tmp842:

$L__BB11_138:
	.loc	20 65 5
	ld.f32 	%f1274, [%SP+1408];
	ld.f32 	%f1275, [%SP+1412];
	ld.f32 	%f1276, [%SP+1416];
	ld.f32 	%f1277, [%SP+1420];
$L__tmp843:
	.loc	20 195 12
	st.f32 	[%rd54+12], %f1277;
	st.f32 	[%rd54+8], %f1276;
	st.f32 	[%rd54+4], %f1275;
	st.f32 	[%rd54], %f1274;
	.loc	20 196 5
	ld.u64 	%rd949, [%SP+1512];
	add.s64 	%rd59, %rd949, 48;
$L__tmp844:
	.loc	20 196 12
	bra.uni	$L__tmp845;
$L__tmp845:
	.loc	20 63 18
	mov.u32 	%r412, 0;
	mov.b32 	%r100, %r412;
$L__tmp846:
	.loc	20 63 5
	mov.u32 	%r711, %r100;
$L__tmp847:
	bra.uni 	$L__BB11_139;

$L__BB11_139:
	mov.u32 	%r101, %r711;
$L__tmp848:
	cvt.s64.s32 	%rd950, %r101;
	setp.lt.u64 	%p132, %rd950, 16;
	not.pred 	%p133, %p132;
	@%p133 bra 	$L__BB11_141;
	bra.uni 	$L__BB11_140;

$L__BB11_140:
$L__tmp849:
	.loc	20 64 9
	cvt.s64.s32 	%rd1197, %r101;
	add.u64 	%rd1198, %SP, 1376;
	add.s64 	%rd1199, %rd1198, %rd1197;
	cvt.s64.s32 	%rd1200, %r101;
	add.s64 	%rd1195, %rd59, %rd1200;
$L__tmp850:
	.loc	20 64 40
	bra.uni	$L__tmp851;
$L__tmp851:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1194, %rd1195;
	// end inline asm
$L__tmp852:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r449,%r450,%r451,%r452}, [%rd1194];
	// end inline asm
	st.u32 	[%SP+1360], %r449;
	st.u32 	[%SP+1364], %r450;
	st.u32 	[%SP+1368], %r451;
	st.u32 	[%SP+1372], %r452;
	.loc	20 56 5
	ld.u32 	%r453, [%SP+1360];
	ld.u32 	%r454, [%SP+1364];
	ld.u32 	%r455, [%SP+1368];
	ld.u32 	%r456, [%SP+1372];
$L__tmp853:
	.loc	20 64 40
	st.u32 	[%rd1199+12], %r456;
	st.u32 	[%rd1199+8], %r455;
	st.u32 	[%rd1199+4], %r454;
	st.u32 	[%rd1199], %r453;
$L__tmp854:
	.loc	20 63 42
	add.s32 	%r102, %r101, 16;
$L__tmp855:
	mov.u32 	%r711, %r102;
$L__tmp856:
	bra.uni 	$L__BB11_139;
$L__tmp857:

$L__BB11_141:
	.loc	20 65 5
	ld.f32 	%f1278, [%SP+1376];
	ld.f32 	%f1279, [%SP+1380];
	ld.f32 	%f1280, [%SP+1384];
	ld.f32 	%f1281, [%SP+1388];
$L__tmp858:
	.loc	20 196 12
	st.f32 	[%rd55+12], %f1281;
	st.f32 	[%rd55+8], %f1280;
	st.f32 	[%rd55+4], %f1279;
	st.f32 	[%rd55], %f1278;
	.loc	20 199 5
	setp.gt.f32 	%p134, %f27, 0f00000000;
	not.pred 	%p135, %p134;
	@%p135 bra 	$L__BB11_155;
	bra.uni 	$L__BB11_142;

$L__BB11_142:
$L__tmp859:
	.loc	20 201 24
	mov.f32 	%f1282, 0f3F800000;
	sub.f32 	%f28, %f1282, %f27;
$L__tmp860:
	.loc	20 202 9
	ld.u64 	%rd60, [%SP+1504];
	ld.u64 	%rd951, [%SP+1504];
	mov.b64 	%rd952, %rd951;
	st.u64 	[%SP+1344], %rd952;
	mov.f32 	%f1283, %f28;
$L__tmp861:
	.loc	20 202 32
	bra.uni	$L__tmp862;
$L__tmp862:
	.loc	20 45 5
	ld.u64 	%rd953, [%SP+1344];
	ld.f32 	%f1284, [%rd953];
	mul.f32 	%f1285, %f1284, %f1283;
	ld.u64 	%rd954, [%SP+1344];
	ld.f32 	%f1286, [%rd954+4];
	mul.f32 	%f1287, %f1286, %f1283;
	ld.u64 	%rd955, [%SP+1344];
	ld.f32 	%f1288, [%rd955+8];
	mul.f32 	%f1289, %f1288, %f1283;
	ld.u64 	%rd956, [%SP+1344];
	ld.f32 	%f1290, [%rd956+12];
	mul.f32 	%f1291, %f1290, %f1283;
$L__tmp863:
	.loc	20 45 12
	{ // callseq 46, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1285;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1287;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1289;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1291;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1292, %f1293, %f1294, %f1295}, [retval0+0];
	} // callseq 46
$L__tmp864:
	.loc	20 202 32
	st.f32 	[%SP+1532], %f1295;
	st.f32 	[%SP+1528], %f1294;
	st.f32 	[%SP+1524], %f1293;
	st.f32 	[%SP+1520], %f1292;
	ld.u64 	%rd957, [%SP+1512];
	add.s64 	%rd61, %rd957, 64;
$L__tmp865:
	.loc	20 202 76
	bra.uni	$L__tmp866;
$L__tmp866:
	.loc	20 63 18
	mov.u32 	%r413, 0;
	mov.b32 	%r103, %r413;
$L__tmp867:
	.loc	20 63 5
	mov.u32 	%r712, %r103;
$L__tmp868:
	bra.uni 	$L__BB11_143;

$L__BB11_143:
	mov.u32 	%r104, %r712;
$L__tmp869:
	cvt.s64.s32 	%rd958, %r104;
	setp.lt.u64 	%p136, %rd958, 16;
	not.pred 	%p137, %p136;
	@%p137 bra 	$L__BB11_145;
	bra.uni 	$L__BB11_144;

$L__BB11_144:
$L__tmp870:
	.loc	20 64 9
	cvt.s64.s32 	%rd1190, %r104;
	add.u64 	%rd1191, %SP, 1328;
	add.s64 	%rd1192, %rd1191, %rd1190;
	cvt.s64.s32 	%rd1193, %r104;
	add.s64 	%rd1188, %rd61, %rd1193;
$L__tmp871:
	.loc	20 64 40
	bra.uni	$L__tmp872;
$L__tmp872:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1187, %rd1188;
	// end inline asm
$L__tmp873:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r441,%r442,%r443,%r444}, [%rd1187];
	// end inline asm
	st.u32 	[%SP+1312], %r441;
	st.u32 	[%SP+1316], %r442;
	st.u32 	[%SP+1320], %r443;
	st.u32 	[%SP+1324], %r444;
	.loc	20 56 5
	ld.u32 	%r445, [%SP+1312];
	ld.u32 	%r446, [%SP+1316];
	ld.u32 	%r447, [%SP+1320];
	ld.u32 	%r448, [%SP+1324];
$L__tmp874:
	.loc	20 64 40
	st.u32 	[%rd1192+12], %r448;
	st.u32 	[%rd1192+8], %r447;
	st.u32 	[%rd1192+4], %r446;
	st.u32 	[%rd1192], %r445;
$L__tmp875:
	.loc	20 63 42
	add.s32 	%r105, %r104, 16;
$L__tmp876:
	mov.u32 	%r712, %r105;
$L__tmp877:
	bra.uni 	$L__BB11_143;
$L__tmp878:

$L__BB11_145:
	.loc	20 65 5
	ld.f32 	%f1296, [%SP+1328];
	ld.f32 	%f1297, [%SP+1332];
	ld.f32 	%f1298, [%SP+1336];
	ld.f32 	%f1299, [%SP+1340];
$L__tmp879:
	.loc	20 202 76
	st.f32 	[%SP+1564], %f1299;
	st.f32 	[%SP+1560], %f1298;
	st.f32 	[%SP+1556], %f1297;
	st.f32 	[%SP+1552], %f1296;
	add.u64 	%rd959, %SP, 1552;
	mov.b64 	%rd960, %rd959;
	st.u64 	[%SP+1304], %rd960;
	mov.f32 	%f1300, %f27;
$L__tmp880:
	.loc	20 202 60
	bra.uni	$L__tmp881;
$L__tmp881:
	.loc	20 45 5
	ld.u64 	%rd961, [%SP+1304];
	ld.f32 	%f1301, [%rd961];
	mul.f32 	%f1302, %f1301, %f1300;
	ld.u64 	%rd962, [%SP+1304];
	ld.f32 	%f1303, [%rd962+4];
	mul.f32 	%f1304, %f1303, %f1300;
	ld.u64 	%rd963, [%SP+1304];
	ld.f32 	%f1305, [%rd963+8];
	mul.f32 	%f1306, %f1305, %f1300;
	ld.u64 	%rd964, [%SP+1304];
	ld.f32 	%f1307, [%rd964+12];
	mul.f32 	%f1308, %f1307, %f1300;
$L__tmp882:
	.loc	20 45 12
	{ // callseq 47, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1302;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1304;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1306;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1308;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1309, %f1310, %f1311, %f1312}, [retval0+0];
	} // callseq 47
$L__tmp883:
	.loc	20 202 60
	st.f32 	[%SP+1548], %f1312;
	st.f32 	[%SP+1544], %f1311;
	st.f32 	[%SP+1540], %f1310;
	st.f32 	[%SP+1536], %f1309;
	add.u64 	%rd965, %SP, 1520;
	mov.b64 	%rd966, %rd965;
	st.u64 	[%SP+1288], %rd966;
	add.u64 	%rd967, %SP, 1536;
	mov.b64 	%rd968, %rd967;
	st.u64 	[%SP+1296], %rd968;
	.loc	20 202 16
	bra.uni	$L__tmp884;
$L__tmp884:
	.loc	20 40 5
	ld.u64 	%rd969, [%SP+1288];
	ld.f32 	%f1313, [%rd969];
	ld.u64 	%rd970, [%SP+1296];
	ld.f32 	%f1314, [%rd970];
	add.f32 	%f1315, %f1313, %f1314;
	ld.u64 	%rd971, [%SP+1288];
	ld.f32 	%f1316, [%rd971+4];
	ld.u64 	%rd972, [%SP+1296];
	ld.f32 	%f1317, [%rd972+4];
	add.f32 	%f1318, %f1316, %f1317;
	ld.u64 	%rd973, [%SP+1288];
	ld.f32 	%f1319, [%rd973+8];
	ld.u64 	%rd974, [%SP+1296];
	ld.f32 	%f1320, [%rd974+8];
	add.f32 	%f1321, %f1319, %f1320;
	ld.u64 	%rd975, [%SP+1288];
	ld.f32 	%f1322, [%rd975+12];
	ld.u64 	%rd976, [%SP+1296];
	ld.f32 	%f1323, [%rd976+12];
	add.f32 	%f1324, %f1322, %f1323;
$L__tmp885:
	.loc	20 40 12
	{ // callseq 48, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1315;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1318;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1321;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1324;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1325, %f1326, %f1327, %f1328}, [retval0+0];
	} // callseq 48
$L__tmp886:
	.loc	20 202 16
	st.f32 	[%rd60+12], %f1328;
	st.f32 	[%rd60+8], %f1327;
	st.f32 	[%rd60+4], %f1326;
	st.f32 	[%rd60], %f1325;
	mov.b64 	%rd977, %rd53;
	st.u64 	[%SP+1280], %rd977;
	mov.f32 	%f1329, %f28;
$L__tmp887:
	.loc	20 203 32
	bra.uni	$L__tmp888;
$L__tmp888:
	.loc	20 45 5
	ld.u64 	%rd978, [%SP+1280];
	ld.f32 	%f1330, [%rd978];
	mul.f32 	%f1331, %f1330, %f1329;
	ld.u64 	%rd979, [%SP+1280];
	ld.f32 	%f1332, [%rd979+4];
	mul.f32 	%f1333, %f1332, %f1329;
	ld.u64 	%rd980, [%SP+1280];
	ld.f32 	%f1334, [%rd980+8];
	mul.f32 	%f1335, %f1334, %f1329;
	ld.u64 	%rd981, [%SP+1280];
	ld.f32 	%f1336, [%rd981+12];
	mul.f32 	%f1337, %f1336, %f1329;
$L__tmp889:
	.loc	20 45 12
	{ // callseq 49, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1331;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1333;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1335;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1337;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1338, %f1339, %f1340, %f1341}, [retval0+0];
	} // callseq 49
$L__tmp890:
	.loc	20 203 32
	st.f32 	[%SP+1580], %f1341;
	st.f32 	[%SP+1576], %f1340;
	st.f32 	[%SP+1572], %f1339;
	st.f32 	[%SP+1568], %f1338;
	ld.u64 	%rd982, [%SP+1512];
	add.s64 	%rd62, %rd982, 80;
$L__tmp891:
	.loc	20 203 76
	bra.uni	$L__tmp892;
$L__tmp892:
	.loc	20 63 18
	mov.u32 	%r414, 0;
	mov.b32 	%r106, %r414;
$L__tmp893:
	.loc	20 63 5
	mov.u32 	%r713, %r106;
$L__tmp894:
	bra.uni 	$L__BB11_146;

$L__BB11_146:
	mov.u32 	%r107, %r713;
$L__tmp895:
	cvt.s64.s32 	%rd983, %r107;
	setp.lt.u64 	%p138, %rd983, 16;
	not.pred 	%p139, %p138;
	@%p139 bra 	$L__BB11_148;
	bra.uni 	$L__BB11_147;

$L__BB11_147:
$L__tmp896:
	.loc	20 64 9
	cvt.s64.s32 	%rd1183, %r107;
	add.u64 	%rd1184, %SP, 1264;
	add.s64 	%rd1185, %rd1184, %rd1183;
	cvt.s64.s32 	%rd1186, %r107;
	add.s64 	%rd1181, %rd62, %rd1186;
$L__tmp897:
	.loc	20 64 40
	bra.uni	$L__tmp898;
$L__tmp898:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1180, %rd1181;
	// end inline asm
$L__tmp899:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r433,%r434,%r435,%r436}, [%rd1180];
	// end inline asm
	st.u32 	[%SP+1248], %r433;
	st.u32 	[%SP+1252], %r434;
	st.u32 	[%SP+1256], %r435;
	st.u32 	[%SP+1260], %r436;
	.loc	20 56 5
	ld.u32 	%r437, [%SP+1248];
	ld.u32 	%r438, [%SP+1252];
	ld.u32 	%r439, [%SP+1256];
	ld.u32 	%r440, [%SP+1260];
$L__tmp900:
	.loc	20 64 40
	st.u32 	[%rd1185+12], %r440;
	st.u32 	[%rd1185+8], %r439;
	st.u32 	[%rd1185+4], %r438;
	st.u32 	[%rd1185], %r437;
$L__tmp901:
	.loc	20 63 42
	add.s32 	%r108, %r107, 16;
$L__tmp902:
	mov.u32 	%r713, %r108;
$L__tmp903:
	bra.uni 	$L__BB11_146;
$L__tmp904:

$L__BB11_148:
	.loc	20 65 5
	ld.f32 	%f1342, [%SP+1264];
	ld.f32 	%f1343, [%SP+1268];
	ld.f32 	%f1344, [%SP+1272];
	ld.f32 	%f1345, [%SP+1276];
$L__tmp905:
	.loc	20 203 76
	st.f32 	[%SP+1612], %f1345;
	st.f32 	[%SP+1608], %f1344;
	st.f32 	[%SP+1604], %f1343;
	st.f32 	[%SP+1600], %f1342;
	add.u64 	%rd984, %SP, 1600;
	mov.b64 	%rd985, %rd984;
	st.u64 	[%SP+1240], %rd985;
	mov.f32 	%f1346, %f27;
$L__tmp906:
	.loc	20 203 60
	bra.uni	$L__tmp907;
$L__tmp907:
	.loc	20 45 5
	ld.u64 	%rd986, [%SP+1240];
	ld.f32 	%f1347, [%rd986];
	mul.f32 	%f1348, %f1347, %f1346;
	ld.u64 	%rd987, [%SP+1240];
	ld.f32 	%f1349, [%rd987+4];
	mul.f32 	%f1350, %f1349, %f1346;
	ld.u64 	%rd988, [%SP+1240];
	ld.f32 	%f1351, [%rd988+8];
	mul.f32 	%f1352, %f1351, %f1346;
	ld.u64 	%rd989, [%SP+1240];
	ld.f32 	%f1353, [%rd989+12];
	mul.f32 	%f1354, %f1353, %f1346;
$L__tmp908:
	.loc	20 45 12
	{ // callseq 50, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1348;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1350;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1352;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1354;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1355, %f1356, %f1357, %f1358}, [retval0+0];
	} // callseq 50
$L__tmp909:
	.loc	20 203 60
	st.f32 	[%SP+1596], %f1358;
	st.f32 	[%SP+1592], %f1357;
	st.f32 	[%SP+1588], %f1356;
	st.f32 	[%SP+1584], %f1355;
	add.u64 	%rd990, %SP, 1568;
	mov.b64 	%rd991, %rd990;
	st.u64 	[%SP+1224], %rd991;
	add.u64 	%rd992, %SP, 1584;
	mov.b64 	%rd993, %rd992;
	st.u64 	[%SP+1232], %rd993;
	.loc	20 203 16
	bra.uni	$L__tmp910;
$L__tmp910:
	.loc	20 40 5
	ld.u64 	%rd994, [%SP+1224];
	ld.f32 	%f1359, [%rd994];
	ld.u64 	%rd995, [%SP+1232];
	ld.f32 	%f1360, [%rd995];
	add.f32 	%f1361, %f1359, %f1360;
	ld.u64 	%rd996, [%SP+1224];
	ld.f32 	%f1362, [%rd996+4];
	ld.u64 	%rd997, [%SP+1232];
	ld.f32 	%f1363, [%rd997+4];
	add.f32 	%f1364, %f1362, %f1363;
	ld.u64 	%rd998, [%SP+1224];
	ld.f32 	%f1365, [%rd998+8];
	ld.u64 	%rd999, [%SP+1232];
	ld.f32 	%f1366, [%rd999+8];
	add.f32 	%f1367, %f1365, %f1366;
	ld.u64 	%rd1000, [%SP+1224];
	ld.f32 	%f1368, [%rd1000+12];
	ld.u64 	%rd1001, [%SP+1232];
	ld.f32 	%f1369, [%rd1001+12];
	add.f32 	%f1370, %f1368, %f1369;
$L__tmp911:
	.loc	20 40 12
	{ // callseq 51, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1361;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1364;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1367;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1370;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1371, %f1372, %f1373, %f1374}, [retval0+0];
	} // callseq 51
$L__tmp912:
	.loc	20 203 16
	st.f32 	[%rd53+12], %f1374;
	st.f32 	[%rd53+8], %f1373;
	st.f32 	[%rd53+4], %f1372;
	st.f32 	[%rd53], %f1371;
	mov.b64 	%rd1002, %rd54;
	st.u64 	[%SP+1216], %rd1002;
	mov.f32 	%f1375, %f28;
$L__tmp913:
	.loc	20 204 32
	bra.uni	$L__tmp914;
$L__tmp914:
	.loc	20 45 5
	ld.u64 	%rd1003, [%SP+1216];
	ld.f32 	%f1376, [%rd1003];
	mul.f32 	%f1377, %f1376, %f1375;
	ld.u64 	%rd1004, [%SP+1216];
	ld.f32 	%f1378, [%rd1004+4];
	mul.f32 	%f1379, %f1378, %f1375;
	ld.u64 	%rd1005, [%SP+1216];
	ld.f32 	%f1380, [%rd1005+8];
	mul.f32 	%f1381, %f1380, %f1375;
	ld.u64 	%rd1006, [%SP+1216];
	ld.f32 	%f1382, [%rd1006+12];
	mul.f32 	%f1383, %f1382, %f1375;
$L__tmp915:
	.loc	20 45 12
	{ // callseq 52, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1377;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1379;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1381;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1383;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1384, %f1385, %f1386, %f1387}, [retval0+0];
	} // callseq 52
$L__tmp916:
	.loc	20 204 32
	st.f32 	[%SP+1628], %f1387;
	st.f32 	[%SP+1624], %f1386;
	st.f32 	[%SP+1620], %f1385;
	st.f32 	[%SP+1616], %f1384;
	ld.u64 	%rd1007, [%SP+1512];
	add.s64 	%rd63, %rd1007, 96;
$L__tmp917:
	.loc	20 204 76
	bra.uni	$L__tmp918;
$L__tmp918:
	.loc	20 63 18
	mov.u32 	%r415, 0;
	mov.b32 	%r109, %r415;
$L__tmp919:
	.loc	20 63 5
	mov.u32 	%r714, %r109;
$L__tmp920:
	bra.uni 	$L__BB11_149;

$L__BB11_149:
	mov.u32 	%r110, %r714;
$L__tmp921:
	cvt.s64.s32 	%rd1008, %r110;
	setp.lt.u64 	%p140, %rd1008, 16;
	not.pred 	%p141, %p140;
	@%p141 bra 	$L__BB11_151;
	bra.uni 	$L__BB11_150;

$L__BB11_150:
$L__tmp922:
	.loc	20 64 9
	cvt.s64.s32 	%rd1176, %r110;
	add.u64 	%rd1177, %SP, 1200;
	add.s64 	%rd1178, %rd1177, %rd1176;
	cvt.s64.s32 	%rd1179, %r110;
	add.s64 	%rd1174, %rd63, %rd1179;
$L__tmp923:
	.loc	20 64 40
	bra.uni	$L__tmp924;
$L__tmp924:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1173, %rd1174;
	// end inline asm
$L__tmp925:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r425,%r426,%r427,%r428}, [%rd1173];
	// end inline asm
	st.u32 	[%SP+1184], %r425;
	st.u32 	[%SP+1188], %r426;
	st.u32 	[%SP+1192], %r427;
	st.u32 	[%SP+1196], %r428;
	.loc	20 56 5
	ld.u32 	%r429, [%SP+1184];
	ld.u32 	%r430, [%SP+1188];
	ld.u32 	%r431, [%SP+1192];
	ld.u32 	%r432, [%SP+1196];
$L__tmp926:
	.loc	20 64 40
	st.u32 	[%rd1178+12], %r432;
	st.u32 	[%rd1178+8], %r431;
	st.u32 	[%rd1178+4], %r430;
	st.u32 	[%rd1178], %r429;
$L__tmp927:
	.loc	20 63 42
	add.s32 	%r111, %r110, 16;
$L__tmp928:
	mov.u32 	%r714, %r111;
$L__tmp929:
	bra.uni 	$L__BB11_149;
$L__tmp930:

$L__BB11_151:
	.loc	20 65 5
	ld.f32 	%f1388, [%SP+1200];
	ld.f32 	%f1389, [%SP+1204];
	ld.f32 	%f1390, [%SP+1208];
	ld.f32 	%f1391, [%SP+1212];
$L__tmp931:
	.loc	20 204 76
	st.f32 	[%SP+1660], %f1391;
	st.f32 	[%SP+1656], %f1390;
	st.f32 	[%SP+1652], %f1389;
	st.f32 	[%SP+1648], %f1388;
	add.u64 	%rd1009, %SP, 1648;
	mov.b64 	%rd1010, %rd1009;
	st.u64 	[%SP+1176], %rd1010;
	mov.f32 	%f1392, %f27;
$L__tmp932:
	.loc	20 204 60
	bra.uni	$L__tmp933;
$L__tmp933:
	.loc	20 45 5
	ld.u64 	%rd1011, [%SP+1176];
	ld.f32 	%f1393, [%rd1011];
	mul.f32 	%f1394, %f1393, %f1392;
	ld.u64 	%rd1012, [%SP+1176];
	ld.f32 	%f1395, [%rd1012+4];
	mul.f32 	%f1396, %f1395, %f1392;
	ld.u64 	%rd1013, [%SP+1176];
	ld.f32 	%f1397, [%rd1013+8];
	mul.f32 	%f1398, %f1397, %f1392;
	ld.u64 	%rd1014, [%SP+1176];
	ld.f32 	%f1399, [%rd1014+12];
	mul.f32 	%f1400, %f1399, %f1392;
$L__tmp934:
	.loc	20 45 12
	{ // callseq 53, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1394;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1396;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1398;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1400;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1401, %f1402, %f1403, %f1404}, [retval0+0];
	} // callseq 53
$L__tmp935:
	.loc	20 204 60
	st.f32 	[%SP+1644], %f1404;
	st.f32 	[%SP+1640], %f1403;
	st.f32 	[%SP+1636], %f1402;
	st.f32 	[%SP+1632], %f1401;
	add.u64 	%rd1015, %SP, 1616;
	mov.b64 	%rd1016, %rd1015;
	st.u64 	[%SP+1160], %rd1016;
	add.u64 	%rd1017, %SP, 1632;
	mov.b64 	%rd1018, %rd1017;
	st.u64 	[%SP+1168], %rd1018;
	.loc	20 204 16
	bra.uni	$L__tmp936;
$L__tmp936:
	.loc	20 40 5
	ld.u64 	%rd1019, [%SP+1160];
	ld.f32 	%f1405, [%rd1019];
	ld.u64 	%rd1020, [%SP+1168];
	ld.f32 	%f1406, [%rd1020];
	add.f32 	%f1407, %f1405, %f1406;
	ld.u64 	%rd1021, [%SP+1160];
	ld.f32 	%f1408, [%rd1021+4];
	ld.u64 	%rd1022, [%SP+1168];
	ld.f32 	%f1409, [%rd1022+4];
	add.f32 	%f1410, %f1408, %f1409;
	ld.u64 	%rd1023, [%SP+1160];
	ld.f32 	%f1411, [%rd1023+8];
	ld.u64 	%rd1024, [%SP+1168];
	ld.f32 	%f1412, [%rd1024+8];
	add.f32 	%f1413, %f1411, %f1412;
	ld.u64 	%rd1025, [%SP+1160];
	ld.f32 	%f1414, [%rd1025+12];
	ld.u64 	%rd1026, [%SP+1168];
	ld.f32 	%f1415, [%rd1026+12];
	add.f32 	%f1416, %f1414, %f1415;
$L__tmp937:
	.loc	20 40 12
	{ // callseq 54, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1407;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1410;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1413;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1416;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1417, %f1418, %f1419, %f1420}, [retval0+0];
	} // callseq 54
$L__tmp938:
	.loc	20 204 16
	st.f32 	[%rd54+12], %f1420;
	st.f32 	[%rd54+8], %f1419;
	st.f32 	[%rd54+4], %f1418;
	st.f32 	[%rd54], %f1417;
	mov.b64 	%rd1027, %rd55;
	st.u64 	[%SP+1152], %rd1027;
	mov.f32 	%f1421, %f28;
$L__tmp939:
	.loc	20 205 32
	bra.uni	$L__tmp940;
$L__tmp940:
	.loc	20 45 5
	ld.u64 	%rd1028, [%SP+1152];
	ld.f32 	%f1422, [%rd1028];
	mul.f32 	%f1423, %f1422, %f1421;
	ld.u64 	%rd1029, [%SP+1152];
	ld.f32 	%f1424, [%rd1029+4];
	mul.f32 	%f1425, %f1424, %f1421;
	ld.u64 	%rd1030, [%SP+1152];
	ld.f32 	%f1426, [%rd1030+8];
	mul.f32 	%f1427, %f1426, %f1421;
	ld.u64 	%rd1031, [%SP+1152];
	ld.f32 	%f1428, [%rd1031+12];
	mul.f32 	%f1429, %f1428, %f1421;
$L__tmp941:
	.loc	20 45 12
	{ // callseq 55, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1423;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1425;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1427;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1429;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1430, %f1431, %f1432, %f1433}, [retval0+0];
	} // callseq 55
$L__tmp942:
	.loc	20 205 32
	st.f32 	[%SP+1676], %f1433;
	st.f32 	[%SP+1672], %f1432;
	st.f32 	[%SP+1668], %f1431;
	st.f32 	[%SP+1664], %f1430;
	ld.u64 	%rd1032, [%SP+1512];
	add.s64 	%rd64, %rd1032, 112;
$L__tmp943:
	.loc	20 205 76
	bra.uni	$L__tmp944;
$L__tmp944:
	.loc	20 63 18
	mov.u32 	%r416, 0;
	mov.b32 	%r112, %r416;
$L__tmp945:
	.loc	20 63 5
	mov.u32 	%r715, %r112;
$L__tmp946:
	bra.uni 	$L__BB11_152;

$L__BB11_152:
	mov.u32 	%r113, %r715;
$L__tmp947:
	cvt.s64.s32 	%rd1033, %r113;
	setp.lt.u64 	%p142, %rd1033, 16;
	not.pred 	%p143, %p142;
	@%p143 bra 	$L__BB11_154;
	bra.uni 	$L__BB11_153;

$L__BB11_153:
$L__tmp948:
	.loc	20 64 9
	cvt.s64.s32 	%rd1169, %r113;
	add.u64 	%rd1170, %SP, 1136;
	add.s64 	%rd1171, %rd1170, %rd1169;
	cvt.s64.s32 	%rd1172, %r113;
	add.s64 	%rd1167, %rd64, %rd1172;
$L__tmp949:
	.loc	20 64 40
	bra.uni	$L__tmp950;
$L__tmp950:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1166, %rd1167;
	// end inline asm
$L__tmp951:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r417,%r418,%r419,%r420}, [%rd1166];
	// end inline asm
	st.u32 	[%SP+1120], %r417;
	st.u32 	[%SP+1124], %r418;
	st.u32 	[%SP+1128], %r419;
	st.u32 	[%SP+1132], %r420;
	.loc	20 56 5
	ld.u32 	%r421, [%SP+1120];
	ld.u32 	%r422, [%SP+1124];
	ld.u32 	%r423, [%SP+1128];
	ld.u32 	%r424, [%SP+1132];
$L__tmp952:
	.loc	20 64 40
	st.u32 	[%rd1171+12], %r424;
	st.u32 	[%rd1171+8], %r423;
	st.u32 	[%rd1171+4], %r422;
	st.u32 	[%rd1171], %r421;
$L__tmp953:
	.loc	20 63 42
	add.s32 	%r114, %r113, 16;
$L__tmp954:
	mov.u32 	%r715, %r114;
$L__tmp955:
	bra.uni 	$L__BB11_152;
$L__tmp956:

$L__BB11_154:
	.loc	20 65 5
	ld.f32 	%f1434, [%SP+1136];
	ld.f32 	%f1435, [%SP+1140];
	ld.f32 	%f1436, [%SP+1144];
	ld.f32 	%f1437, [%SP+1148];
$L__tmp957:
	.loc	20 205 76
	st.f32 	[%SP+1708], %f1437;
	st.f32 	[%SP+1704], %f1436;
	st.f32 	[%SP+1700], %f1435;
	st.f32 	[%SP+1696], %f1434;
	add.u64 	%rd1034, %SP, 1696;
	mov.b64 	%rd1035, %rd1034;
	st.u64 	[%SP+1104], %rd1035;
	mov.f32 	%f1438, %f27;
$L__tmp958:
	.loc	20 205 60
	bra.uni	$L__tmp959;
$L__tmp959:
	.loc	20 45 5
	ld.u64 	%rd1036, [%SP+1104];
	ld.f32 	%f1439, [%rd1036];
	mul.f32 	%f1440, %f1439, %f1438;
	ld.u64 	%rd1037, [%SP+1104];
	ld.f32 	%f1441, [%rd1037+4];
	mul.f32 	%f1442, %f1441, %f1438;
	ld.u64 	%rd1038, [%SP+1104];
	ld.f32 	%f1443, [%rd1038+8];
	mul.f32 	%f1444, %f1443, %f1438;
	ld.u64 	%rd1039, [%SP+1104];
	ld.f32 	%f1445, [%rd1039+12];
	mul.f32 	%f1446, %f1445, %f1438;
$L__tmp960:
	.loc	20 45 12
	{ // callseq 56, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1440;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1442;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1444;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1446;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1447, %f1448, %f1449, %f1450}, [retval0+0];
	} // callseq 56
$L__tmp961:
	.loc	20 205 60
	st.f32 	[%SP+1692], %f1450;
	st.f32 	[%SP+1688], %f1449;
	st.f32 	[%SP+1684], %f1448;
	st.f32 	[%SP+1680], %f1447;
	add.u64 	%rd1040, %SP, 1664;
	mov.b64 	%rd1041, %rd1040;
	st.u64 	[%SP+1088], %rd1041;
	add.u64 	%rd1042, %SP, 1680;
	mov.b64 	%rd1043, %rd1042;
	st.u64 	[%SP+1096], %rd1043;
	.loc	20 205 16
	bra.uni	$L__tmp962;
$L__tmp962:
	.loc	20 40 5
	ld.u64 	%rd1044, [%SP+1088];
	ld.f32 	%f1451, [%rd1044];
	ld.u64 	%rd1045, [%SP+1096];
	ld.f32 	%f1452, [%rd1045];
	add.f32 	%f1453, %f1451, %f1452;
	ld.u64 	%rd1046, [%SP+1088];
	ld.f32 	%f1454, [%rd1046+4];
	ld.u64 	%rd1047, [%SP+1096];
	ld.f32 	%f1455, [%rd1047+4];
	add.f32 	%f1456, %f1454, %f1455;
	ld.u64 	%rd1048, [%SP+1088];
	ld.f32 	%f1457, [%rd1048+8];
	ld.u64 	%rd1049, [%SP+1096];
	ld.f32 	%f1458, [%rd1049+8];
	add.f32 	%f1459, %f1457, %f1458;
	ld.u64 	%rd1050, [%SP+1088];
	ld.f32 	%f1460, [%rd1050+12];
	ld.u64 	%rd1051, [%SP+1096];
	ld.f32 	%f1461, [%rd1051+12];
	add.f32 	%f1462, %f1460, %f1461;
$L__tmp963:
	.loc	20 40 12
	{ // callseq 57, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1453;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1456;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1459;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1462;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1463, %f1464, %f1465, %f1466}, [retval0+0];
	} // callseq 57
$L__tmp964:
	.loc	20 205 16
	st.f32 	[%rd55+12], %f1466;
	st.f32 	[%rd55+8], %f1465;
	st.f32 	[%rd55+4], %f1464;
	st.f32 	[%rd55], %f1463;
	.loc	20 207 26
	ld.f32 	%f1467, [%rd54+4];
	ld.f32 	%f1468, [%rd54+4];
	mul.f32 	%f1469, %f1467, %f1468;
	ld.f32 	%f1470, [%rd54+8];
	ld.f32 	%f1471, [%rd54+8];
	mul.f32 	%f1472, %f1470, %f1471;
	add.f32 	%f1473, %f1469, %f1472;
	ld.f32 	%f1474, [%rd54+12];
	ld.f32 	%f1475, [%rd54+12];
	mul.f32 	%f1476, %f1474, %f1475;
	add.f32 	%f1477, %f1473, %f1476;
	ld.f32 	%f1478, [%rd55];
	ld.f32 	%f1479, [%rd55];
	mul.f32 	%f1480, %f1478, %f1479;
	add.f32 	%f1481, %f1477, %f1480;
	.loc	20 207 34
	{ // callseq 58, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1481;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZSt4sqrtf, 
	(
	param0
	);
	ld.param.f32 	%f1482, [retval0+0];
	} // callseq 58
	rcp.rn.f32 	%f1483, %f1482;
$L__tmp965:
	.loc	20 208 9
	ld.f32 	%f1484, [%rd54+4];
	mul.f32 	%f1485, %f1484, %f1483;
	st.f32 	[%rd54+4], %f1485;
	.loc	20 209 9
	ld.f32 	%f1486, [%rd54+8];
	mul.f32 	%f1487, %f1486, %f1483;
	st.f32 	[%rd54+8], %f1487;
	.loc	20 210 9
	ld.f32 	%f1488, [%rd54+12];
	mul.f32 	%f1489, %f1488, %f1483;
	st.f32 	[%rd54+12], %f1489;
	.loc	20 211 9
	ld.f32 	%f1490, [%rd55];
	mul.f32 	%f1491, %f1490, %f1483;
	st.f32 	[%rd55], %f1491;
	bra.uni 	$L__BB11_155;
$L__tmp966:

$L__BB11_155:
	.loc	20 269 18
	ld.f32 	%f1492, [%SP+4736];
	st.f32 	[%SP+1964], %f1492;
	ld.f32 	%f1493, [%SP+4740];
	st.f32 	[%SP+1968], %f1493;
	ld.f32 	%f1494, [%SP+4744];
	st.f32 	[%SP+1972], %f1494;
	ld.f32 	%f1495, [%SP+4748];
	st.f32 	[%SP+1976], %f1495;
	ld.f32 	%f1496, [%SP+4752];
	st.f32 	[%SP+1980], %f1496;
	add.u64 	%rd1052, %SP, 4736;
	add.s64 	%rd1053, %rd1052, 16;
	ld.f32 	%f1497, [%rd1053+4];
	st.f32 	[%SP+1984], %f1497;
	add.s64 	%rd1054, %rd1052, 16;
	ld.f32 	%f1498, [%rd1054+8];
	st.f32 	[%SP+1988], %f1498;
	add.s64 	%rd1055, %rd1052, 16;
	ld.f32 	%f1499, [%rd1055+12];
	st.f32 	[%SP+1992], %f1499;
	ld.f32 	%f1500, [%SP+4768];
	st.f32 	[%SP+1996], %f1500;
	add.s64 	%rd1056, %rd1052, 32;
	ld.f32 	%f1501, [%rd1056+4];
	st.f32 	[%SP+2000], %f1501;
	add.s64 	%rd1057, %rd1052, 32;
	ld.f32 	%f1502, [%rd1057+8];
	st.f32 	[%SP+2004], %f1502;
	add.s64 	%rd1058, %rd1052, 32;
	ld.f32 	%f1503, [%rd1058+12];
	st.f32 	[%SP+2008], %f1503;
	ld.f32 	%f1504, [%SP+4784];
	st.f32 	[%SP+2012], %f1504;
	add.s64 	%rd1059, %rd1052, 48;
	ld.f32 	%f1505, [%rd1059+4];
	st.f32 	[%SP+2016], %f1505;
	add.s64 	%rd1060, %rd1052, 48;
	ld.f32 	%f1506, [%rd1060+8];
	st.f32 	[%SP+2020], %f1506;
	add.s64 	%rd1061, %rd1052, 48;
	ld.f32 	%f1507, [%rd1061+12];
	st.f32 	[%SP+2024], %f1507;
	.loc	20 273 5
	ld.u64 	%rd1062, [%SP+1912];
	ld.u64 	%rd1063, [%SP+1920];
	ld.u64 	%rd1064, [%SP+1928];
	mov.b64 	%rd1065, %rd1062;
	st.u64 	[%SP+1024], %rd1065;
	mov.b64 	%rd1066, %rd1063;
	st.u64 	[%SP+1032], %rd1066;
	mov.b64 	%rd1067, %rd1064;
	st.u64 	[%SP+1040], %rd1067;
	add.u64 	%rd1068, %SP, 1964;
	mov.b64 	%rd1069, %rd1068;
	st.u64 	[%SP+1048], %rd1069;
	.loc	20 273 5
	bra.uni	$L__tmp967;
$L__tmp967:
	.loc	20 84 18
	ld.u64 	%rd1070, [%SP+1048];
	ld.f32 	%f1508, [%rd1070+36];
	st.f32 	[%SP+1056], %f1508;
	ld.u64 	%rd1071, [%SP+1048];
	ld.f32 	%f1509, [%rd1071+40];
	st.f32 	[%SP+1060], %f1509;
	ld.u64 	%rd1072, [%SP+1048];
	ld.f32 	%f1510, [%rd1072+44];
	st.f32 	[%SP+1064], %f1510;
	ld.u64 	%rd1073, [%SP+1048];
	ld.f32 	%f1511, [%rd1073+48];
	st.f32 	[%SP+1068], %f1511;
	.loc	20 87 25
	ld.u64 	%rd1074, [%SP+1048];
	ld.f32 	%f1512, [%rd1074+36];
	ld.u64 	%rd1075, [%SP+1048];
	ld.f32 	%f1513, [%rd1075+36];
	mul.f32 	%f1514, %f1512, %f1513;
	ld.u64 	%rd1076, [%SP+1048];
	ld.f32 	%f1515, [%rd1076+40];
	ld.u64 	%rd1077, [%SP+1048];
	ld.f32 	%f1516, [%rd1077+40];
	mul.f32 	%f1517, %f1515, %f1516;
	add.f32 	%f1518, %f1514, %f1517;
	ld.u64 	%rd1078, [%SP+1048];
	ld.f32 	%f1519, [%rd1078+44];
	ld.u64 	%rd1079, [%SP+1048];
	ld.f32 	%f1520, [%rd1079+44];
	mul.f32 	%f1521, %f1519, %f1520;
	add.f32 	%f1522, %f1518, %f1521;
	ld.u64 	%rd1080, [%SP+1048];
	ld.f32 	%f1523, [%rd1080+48];
	ld.u64 	%rd1081, [%SP+1048];
	ld.f32 	%f1524, [%rd1081+48];
	mul.f32 	%f1525, %f1523, %f1524;
	add.f32 	%f1526, %f1522, %f1525;
	rcp.rn.f32 	%f1527, %f1526;
$L__tmp968:
	.loc	20 0 25
	add.u64 	%rd1082, %SP, 1056;
	mov.b64 	%rd1083, %rd1082;
	st.u64 	[%SP+1016], %rd1083;
	mov.f32 	%f1528, %f1527;
$L__tmp969:
	.loc	20 88 23
	bra.uni	$L__tmp970;
$L__tmp970:
	.loc	20 45 5
	ld.u64 	%rd1084, [%SP+1016];
	ld.f32 	%f1529, [%rd1084];
	mul.f32 	%f1530, %f1529, %f1528;
	ld.u64 	%rd1085, [%SP+1016];
	ld.f32 	%f1531, [%rd1085+4];
	mul.f32 	%f1532, %f1531, %f1528;
	ld.u64 	%rd1086, [%SP+1016];
	ld.f32 	%f1533, [%rd1086+8];
	mul.f32 	%f1534, %f1533, %f1528;
	ld.u64 	%rd1087, [%SP+1016];
	ld.f32 	%f1535, [%rd1087+12];
	mul.f32 	%f1536, %f1535, %f1528;
$L__tmp971:
	.loc	20 45 12
	{ // callseq 59, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1530;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1532;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1534;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1536;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1537, %f1538, %f1539, %f1540}, [retval0+0];
	} // callseq 59
$L__tmp972:
	.loc	20 88 23
	st.f32 	[%SP+1084], %f1540;
	st.f32 	[%SP+1080], %f1539;
	st.f32 	[%SP+1076], %f1538;
	st.f32 	[%SP+1072], %f1537;
	.loc	20 90 21
	ld.f32 	%f1541, [%SP+1068];
	ld.f32 	%f1542, [%SP+1084];
	mul.f32 	%f1543, %f1541, %f1542;
$L__tmp973:
	.loc	20 91 21
	ld.f32 	%f1544, [%SP+1056];
	ld.f32 	%f1545, [%SP+1072];
	mul.f32 	%f1546, %f1544, %f1545;
$L__tmp974:
	.loc	20 92 21
	ld.f32 	%f1547, [%SP+1060];
	ld.f32 	%f1548, [%SP+1076];
	mul.f32 	%f1549, %f1547, %f1548;
$L__tmp975:
	.loc	20 93 21
	ld.f32 	%f1550, [%SP+1064];
	ld.f32 	%f1551, [%SP+1080];
	mul.f32 	%f1552, %f1550, %f1551;
$L__tmp976:
	.loc	20 95 20
	ld.f32 	%f1553, [%SP+1056];
	ld.f32 	%f1554, [%SP+1076];
	mul.f32 	%f1555, %f1553, %f1554;
$L__tmp977:
	.loc	20 96 20
	ld.f32 	%f1556, [%SP+1064];
	ld.f32 	%f1557, [%SP+1084];
	mul.f32 	%f1558, %f1556, %f1557;
$L__tmp978:
	.loc	20 97 20
	ld.f32 	%f1559, [%SP+1056];
	ld.f32 	%f1560, [%SP+1080];
	mul.f32 	%f1561, %f1559, %f1560;
$L__tmp979:
	.loc	20 98 20
	ld.f32 	%f1562, [%SP+1060];
	ld.f32 	%f1563, [%SP+1084];
	mul.f32 	%f1564, %f1562, %f1563;
$L__tmp980:
	.loc	20 99 20
	ld.f32 	%f1565, [%SP+1060];
	ld.f32 	%f1566, [%SP+1080];
	mul.f32 	%f1567, %f1565, %f1566;
$L__tmp981:
	.loc	20 100 20
	ld.f32 	%f1568, [%SP+1056];
	ld.f32 	%f1569, [%SP+1084];
	mul.f32 	%f1570, %f1568, %f1569;
$L__tmp982:
	.loc	20 102 5
	sub.f32 	%f1571, %f1546, %f1549;
	sub.f32 	%f1572, %f1571, %f1552;
	add.f32 	%f1573, %f1572, %f1543;
	ld.u64 	%rd1088, [%SP+1024];
	st.f32 	[%rd1088], %f1573;
	.loc	20 103 5
	sub.f32 	%f1574, %f1555, %f1558;
	mul.f32 	%f1575, %f1574, 0f40000000;
	ld.u64 	%rd1089, [%SP+1024];
	st.f32 	[%rd1089+4], %f1575;
	.loc	20 104 5
	add.f32 	%f1576, %f1561, %f1564;
	mul.f32 	%f1577, %f1576, 0f40000000;
	ld.u64 	%rd1090, [%SP+1024];
	st.f32 	[%rd1090+8], %f1577;
	.loc	20 106 5
	add.f32 	%f1578, %f1555, %f1558;
	mul.f32 	%f1579, %f1578, 0f40000000;
	ld.u64 	%rd1091, [%SP+1032];
	st.f32 	[%rd1091], %f1579;
	.loc	20 107 5
	neg.f32 	%f1580, %f1546;
	add.f32 	%f1581, %f1580, %f1549;
	sub.f32 	%f1582, %f1581, %f1552;
	add.f32 	%f1583, %f1582, %f1543;
	ld.u64 	%rd1092, [%SP+1032];
	st.f32 	[%rd1092+4], %f1583;
	.loc	20 108 5
	sub.f32 	%f1584, %f1567, %f1570;
	mul.f32 	%f1585, %f1584, 0f40000000;
	ld.u64 	%rd1093, [%SP+1032];
	st.f32 	[%rd1093+8], %f1585;
	.loc	20 110 5
	sub.f32 	%f1586, %f1561, %f1564;
	mul.f32 	%f1587, %f1586, 0f40000000;
	ld.u64 	%rd1094, [%SP+1040];
	st.f32 	[%rd1094], %f1587;
	.loc	20 111 5
	add.f32 	%f1588, %f1567, %f1570;
	mul.f32 	%f1589, %f1588, 0f40000000;
	ld.u64 	%rd1095, [%SP+1040];
	st.f32 	[%rd1095+4], %f1589;
	.loc	20 112 5
	neg.f32 	%f1590, %f1546;
	sub.f32 	%f1591, %f1590, %f1549;
	add.f32 	%f1592, %f1591, %f1552;
	add.f32 	%f1593, %f1592, %f1543;
	ld.u64 	%rd1096, [%SP+1040];
	st.f32 	[%rd1096+8], %f1593;
	.loc	20 114 5
	ld.u64 	%rd1097, [%SP+1024];
	ld.f32 	%f1594, [%rd1097];
	ld.u64 	%rd1098, [%SP+1048];
	ld.f32 	%f1595, [%rd1098+12];
	mul.f32 	%f1596, %f1594, %f1595;
	ld.u64 	%rd1099, [%SP+1024];
	ld.f32 	%f1597, [%rd1099+4];
	ld.u64 	%rd1100, [%SP+1048];
	ld.f32 	%f1598, [%rd1100+24];
	mul.f32 	%f1599, %f1597, %f1598;
	add.f32 	%f1600, %f1596, %f1599;
	ld.u64 	%rd1101, [%SP+1024];
	ld.f32 	%f1601, [%rd1101+8];
	ld.u64 	%rd1102, [%SP+1048];
	ld.f32 	%f1602, [%rd1102+32];
	mul.f32 	%f1603, %f1601, %f1602;
	add.f32 	%f1604, %f1600, %f1603;
	ld.u64 	%rd1103, [%SP+1048];
	ld.f32 	%f1605, [%rd1103+52];
	add.f32 	%f1606, %f1604, %f1605;
	ld.u64 	%rd1104, [%SP+1024];
	st.f32 	[%rd1104+12], %f1606;
	.loc	20 115 5
	ld.u64 	%rd1105, [%SP+1032];
	ld.f32 	%f1607, [%rd1105];
	ld.u64 	%rd1106, [%SP+1048];
	ld.f32 	%f1608, [%rd1106+12];
	mul.f32 	%f1609, %f1607, %f1608;
	ld.u64 	%rd1107, [%SP+1032];
	ld.f32 	%f1610, [%rd1107+4];
	ld.u64 	%rd1108, [%SP+1048];
	ld.f32 	%f1611, [%rd1108+24];
	mul.f32 	%f1612, %f1610, %f1611;
	add.f32 	%f1613, %f1609, %f1612;
	ld.u64 	%rd1109, [%SP+1032];
	ld.f32 	%f1614, [%rd1109+8];
	ld.u64 	%rd1110, [%SP+1048];
	ld.f32 	%f1615, [%rd1110+32];
	mul.f32 	%f1616, %f1614, %f1615;
	add.f32 	%f1617, %f1613, %f1616;
	ld.u64 	%rd1111, [%SP+1048];
	ld.f32 	%f1618, [%rd1111+56];
	add.f32 	%f1619, %f1617, %f1618;
	ld.u64 	%rd1112, [%SP+1032];
	st.f32 	[%rd1112+12], %f1619;
	.loc	20 116 5
	ld.u64 	%rd1113, [%SP+1040];
	ld.f32 	%f1620, [%rd1113];
	ld.u64 	%rd1114, [%SP+1048];
	ld.f32 	%f1621, [%rd1114+12];
	mul.f32 	%f1622, %f1620, %f1621;
	ld.u64 	%rd1115, [%SP+1040];
	ld.f32 	%f1623, [%rd1115+4];
	ld.u64 	%rd1116, [%SP+1048];
	ld.f32 	%f1624, [%rd1116+24];
	mul.f32 	%f1625, %f1623, %f1624;
	add.f32 	%f1626, %f1622, %f1625;
	ld.u64 	%rd1117, [%SP+1040];
	ld.f32 	%f1627, [%rd1117+8];
	ld.u64 	%rd1118, [%SP+1048];
	ld.f32 	%f1628, [%rd1118+32];
	mul.f32 	%f1629, %f1627, %f1628;
	add.f32 	%f1630, %f1626, %f1629;
	ld.u64 	%rd1119, [%SP+1048];
	ld.f32 	%f1631, [%rd1119+60];
	add.f32 	%f1632, %f1630, %f1631;
	ld.u64 	%rd1120, [%SP+1040];
	st.f32 	[%rd1120+12], %f1632;
	.loc	20 118 5
	ld.u64 	%rd1121, [%SP+1024];
	ld.f32 	%f1633, [%rd1121];
	ld.u64 	%rd1122, [%SP+1048];
	ld.f32 	%f1634, [%rd1122+8];
	mul.f32 	%f1635, %f1633, %f1634;
	ld.u64 	%rd1123, [%SP+1024];
	ld.f32 	%f1636, [%rd1123+4];
	ld.u64 	%rd1124, [%SP+1048];
	ld.f32 	%f1637, [%rd1124+20];
	mul.f32 	%f1638, %f1636, %f1637;
	add.f32 	%f1639, %f1635, %f1638;
	ld.u64 	%rd1125, [%SP+1024];
	ld.f32 	%f1640, [%rd1125+8];
	ld.u64 	%rd1126, [%SP+1048];
	ld.f32 	%f1641, [%rd1126+28];
	mul.f32 	%f1642, %f1640, %f1641;
	add.f32 	%f1643, %f1639, %f1642;
	ld.u64 	%rd1127, [%SP+1024];
	st.f32 	[%rd1127+8], %f1643;
	.loc	20 119 5
	ld.u64 	%rd1128, [%SP+1032];
	ld.f32 	%f1644, [%rd1128];
	ld.u64 	%rd1129, [%SP+1048];
	ld.f32 	%f1645, [%rd1129+8];
	mul.f32 	%f1646, %f1644, %f1645;
	ld.u64 	%rd1130, [%SP+1032];
	ld.f32 	%f1647, [%rd1130+4];
	ld.u64 	%rd1131, [%SP+1048];
	ld.f32 	%f1648, [%rd1131+20];
	mul.f32 	%f1649, %f1647, %f1648;
	add.f32 	%f1650, %f1646, %f1649;
	ld.u64 	%rd1132, [%SP+1032];
	ld.f32 	%f1651, [%rd1132+8];
	ld.u64 	%rd1133, [%SP+1048];
	ld.f32 	%f1652, [%rd1133+28];
	mul.f32 	%f1653, %f1651, %f1652;
	add.f32 	%f1654, %f1650, %f1653;
	ld.u64 	%rd1134, [%SP+1032];
	st.f32 	[%rd1134+8], %f1654;
	.loc	20 120 5
	ld.u64 	%rd1135, [%SP+1040];
	ld.f32 	%f1655, [%rd1135];
	ld.u64 	%rd1136, [%SP+1048];
	ld.f32 	%f1656, [%rd1136+8];
	mul.f32 	%f1657, %f1655, %f1656;
	ld.u64 	%rd1137, [%SP+1040];
	ld.f32 	%f1658, [%rd1137+4];
	ld.u64 	%rd1138, [%SP+1048];
	ld.f32 	%f1659, [%rd1138+20];
	mul.f32 	%f1660, %f1658, %f1659;
	add.f32 	%f1661, %f1657, %f1660;
	ld.u64 	%rd1139, [%SP+1040];
	ld.f32 	%f1662, [%rd1139+8];
	ld.u64 	%rd1140, [%SP+1048];
	ld.f32 	%f1663, [%rd1140+28];
	mul.f32 	%f1664, %f1662, %f1663;
	add.f32 	%f1665, %f1661, %f1664;
	ld.u64 	%rd1141, [%SP+1040];
	st.f32 	[%rd1141+8], %f1665;
	.loc	20 122 5
	ld.u64 	%rd1142, [%SP+1024];
	ld.f32 	%f1666, [%rd1142];
	ld.u64 	%rd1143, [%SP+1048];
	ld.f32 	%f1667, [%rd1143+4];
	mul.f32 	%f1668, %f1666, %f1667;
	ld.u64 	%rd1144, [%SP+1024];
	ld.f32 	%f1669, [%rd1144+4];
	ld.u64 	%rd1145, [%SP+1048];
	ld.f32 	%f1670, [%rd1145+16];
	mul.f32 	%f1671, %f1669, %f1670;
	add.f32 	%f1672, %f1668, %f1671;
	ld.u64 	%rd1146, [%SP+1024];
	st.f32 	[%rd1146+4], %f1672;
	.loc	20 123 5
	ld.u64 	%rd1147, [%SP+1032];
	ld.f32 	%f1673, [%rd1147];
	ld.u64 	%rd1148, [%SP+1048];
	ld.f32 	%f1674, [%rd1148+4];
	mul.f32 	%f1675, %f1673, %f1674;
	ld.u64 	%rd1149, [%SP+1032];
	ld.f32 	%f1676, [%rd1149+4];
	ld.u64 	%rd1150, [%SP+1048];
	ld.f32 	%f1677, [%rd1150+16];
	mul.f32 	%f1678, %f1676, %f1677;
	add.f32 	%f1679, %f1675, %f1678;
	ld.u64 	%rd1151, [%SP+1032];
	st.f32 	[%rd1151+4], %f1679;
	.loc	20 124 5
	ld.u64 	%rd1152, [%SP+1040];
	ld.f32 	%f1680, [%rd1152];
	ld.u64 	%rd1153, [%SP+1048];
	ld.f32 	%f1681, [%rd1153+4];
	mul.f32 	%f1682, %f1680, %f1681;
	ld.u64 	%rd1154, [%SP+1040];
	ld.f32 	%f1683, [%rd1154+4];
	ld.u64 	%rd1155, [%SP+1048];
	ld.f32 	%f1684, [%rd1155+16];
	mul.f32 	%f1685, %f1683, %f1684;
	add.f32 	%f1686, %f1682, %f1685;
	ld.u64 	%rd1156, [%SP+1040];
	st.f32 	[%rd1156+4], %f1686;
	.loc	20 126 5
	ld.u64 	%rd1157, [%SP+1024];
	ld.f32 	%f1687, [%rd1157];
	ld.u64 	%rd1158, [%SP+1048];
	ld.f32 	%f1688, [%rd1158];
	mul.f32 	%f1689, %f1687, %f1688;
	ld.u64 	%rd1159, [%SP+1024];
	st.f32 	[%rd1159], %f1689;
	.loc	20 127 5
	ld.u64 	%rd1160, [%SP+1032];
	ld.f32 	%f1690, [%rd1160];
	ld.u64 	%rd1161, [%SP+1048];
	ld.f32 	%f1691, [%rd1161];
	mul.f32 	%f1692, %f1690, %f1691;
	ld.u64 	%rd1162, [%SP+1032];
	st.f32 	[%rd1162], %f1692;
	.loc	20 128 5
	ld.u64 	%rd1163, [%SP+1040];
	ld.f32 	%f1693, [%rd1163];
	ld.u64 	%rd1164, [%SP+1048];
	ld.f32 	%f1694, [%rd1164];
	mul.f32 	%f1695, %f1693, %f1694;
	ld.u64 	%rd1165, [%SP+1040];
	st.f32 	[%rd1165], %f1695;
$L__tmp983:
	.loc	20 296 13
	bra.uni 	$L__BB11_156;
$L__tmp984:

$L__BB11_156:
	.loc	20 299 9
	and.b16  	%rs39, %rs2, 255;
	setp.ne.s16 	%p160, %rs39, 0;
	not.pred 	%p161, %p160;
	not.pred 	%p162, %p161;
	@%p162 bra 	$L__BB11_158;
	bra.uni 	$L__BB11_157;

$L__BB11_157:
$L__tmp985:
	.loc	20 300 13
	ld.u64 	%rd1354, [%SP+3040];
	ld.u64 	%rd1355, [%SP+3048];
	ld.u64 	%rd1356, [%SP+3056];
	mov.b64 	%rd1357, %rd1354;
	st.u64 	[%SP+992], %rd1357;
	mov.b64 	%rd1358, %rd1355;
	st.u64 	[%SP+1000], %rd1358;
	mov.b64 	%rd1359, %rd1356;
	st.u64 	[%SP+1008], %rd1359;
	.loc	20 300 13
	bra.uni	$L__tmp986;
$L__tmp986:
	.loc	20 134 22
	ld.u64 	%rd1360, [%SP+992];
	ld.f32 	%f1891, [%rd1360];
	ld.u64 	%rd1361, [%SP+1000];
	ld.f32 	%f1892, [%rd1361+4];
	ld.u64 	%rd1362, [%SP+1008];
	ld.f32 	%f1893, [%rd1362+8];
	mul.f32 	%f1894, %f1892, %f1893;
	ld.u64 	%rd1363, [%SP+1000];
	ld.f32 	%f1895, [%rd1363+8];
	ld.u64 	%rd1364, [%SP+1008];
	ld.f32 	%f1896, [%rd1364+4];
	mul.f32 	%f1897, %f1895, %f1896;
	sub.f32 	%f1898, %f1894, %f1897;
	mul.f32 	%f1899, %f1891, %f1898;
	ld.u64 	%rd1365, [%SP+992];
	ld.f32 	%f1900, [%rd1365+4];
	ld.u64 	%rd1366, [%SP+1000];
	ld.f32 	%f1901, [%rd1366];
	ld.u64 	%rd1367, [%SP+1008];
	ld.f32 	%f1902, [%rd1367+8];
	mul.f32 	%f1903, %f1901, %f1902;
	ld.u64 	%rd1368, [%SP+1000];
	ld.f32 	%f1904, [%rd1368+8];
	ld.u64 	%rd1369, [%SP+1008];
	ld.f32 	%f1905, [%rd1369];
	mul.f32 	%f1906, %f1904, %f1905;
	sub.f32 	%f1907, %f1903, %f1906;
	mul.f32 	%f1908, %f1900, %f1907;
	sub.f32 	%f1909, %f1899, %f1908;
	ld.u64 	%rd1370, [%SP+992];
	ld.f32 	%f1910, [%rd1370+8];
	ld.u64 	%rd1371, [%SP+1000];
	ld.f32 	%f1911, [%rd1371];
	ld.u64 	%rd1372, [%SP+1008];
	ld.f32 	%f1912, [%rd1372+4];
	mul.f32 	%f1913, %f1911, %f1912;
	ld.u64 	%rd1373, [%SP+1000];
	ld.f32 	%f1914, [%rd1373+4];
	ld.u64 	%rd1374, [%SP+1008];
	ld.f32 	%f1915, [%rd1374];
	mul.f32 	%f1916, %f1914, %f1915;
	sub.f32 	%f1917, %f1913, %f1916;
	mul.f32 	%f1918, %f1910, %f1917;
	add.f32 	%f1919, %f1909, %f1918;
$L__tmp987:
	.loc	20 137 26
	rcp.rn.f32 	%f1920, %f1919;
$L__tmp988:
	.loc	20 140 5
	ld.u64 	%rd1375, [%SP+1000];
	ld.f32 	%f1921, [%rd1375+4];
	ld.u64 	%rd1376, [%SP+1008];
	ld.f32 	%f1922, [%rd1376+8];
	mul.f32 	%f1923, %f1921, %f1922;
	ld.u64 	%rd1377, [%SP+1008];
	ld.f32 	%f1924, [%rd1377+4];
	ld.u64 	%rd1378, [%SP+1000];
	ld.f32 	%f1925, [%rd1378+8];
	mul.f32 	%f1926, %f1924, %f1925;
	sub.f32 	%f1927, %f1923, %f1926;
	mul.f32 	%f1928, %f1920, %f1927;
	st.f32 	[%SP+3736], %f1928;
	.loc	20 141 5
	ld.u64 	%rd1379, [%SP+992];
	ld.f32 	%f1929, [%rd1379+8];
	ld.u64 	%rd1380, [%SP+1008];
	ld.f32 	%f1930, [%rd1380+4];
	mul.f32 	%f1931, %f1929, %f1930;
	ld.u64 	%rd1381, [%SP+1008];
	ld.f32 	%f1932, [%rd1381+8];
	ld.u64 	%rd1382, [%SP+992];
	ld.f32 	%f1933, [%rd1382+4];
	mul.f32 	%f1934, %f1932, %f1933;
	sub.f32 	%f1935, %f1931, %f1934;
	mul.f32 	%f1936, %f1920, %f1935;
	st.f32 	[%SP+3740], %f1936;
	.loc	20 142 5
	ld.u64 	%rd1383, [%SP+992];
	ld.f32 	%f1937, [%rd1383+4];
	ld.u64 	%rd1384, [%SP+1000];
	ld.f32 	%f1938, [%rd1384+8];
	mul.f32 	%f1939, %f1937, %f1938;
	ld.u64 	%rd1385, [%SP+1000];
	ld.f32 	%f1940, [%rd1385+4];
	ld.u64 	%rd1386, [%SP+992];
	ld.f32 	%f1941, [%rd1386+8];
	mul.f32 	%f1942, %f1940, %f1941;
	sub.f32 	%f1943, %f1939, %f1942;
	mul.f32 	%f1944, %f1920, %f1943;
	st.f32 	[%SP+3744], %f1944;
	.loc	20 144 5
	ld.u64 	%rd1387, [%SP+1000];
	ld.f32 	%f1945, [%rd1387+8];
	ld.u64 	%rd1388, [%SP+1008];
	ld.f32 	%f1946, [%rd1388];
	mul.f32 	%f1947, %f1945, %f1946;
	ld.u64 	%rd1389, [%SP+1008];
	ld.f32 	%f1948, [%rd1389+8];
	ld.u64 	%rd1390, [%SP+1000];
	ld.f32 	%f1949, [%rd1390];
	mul.f32 	%f1950, %f1948, %f1949;
	sub.f32 	%f1951, %f1947, %f1950;
	mul.f32 	%f1952, %f1920, %f1951;
	st.f32 	[%SP+3748], %f1952;
	.loc	20 145 5
	ld.u64 	%rd1391, [%SP+992];
	ld.f32 	%f1953, [%rd1391];
	ld.u64 	%rd1392, [%SP+1008];
	ld.f32 	%f1954, [%rd1392+8];
	mul.f32 	%f1955, %f1953, %f1954;
	ld.u64 	%rd1393, [%SP+1008];
	ld.f32 	%f1956, [%rd1393];
	ld.u64 	%rd1394, [%SP+992];
	ld.f32 	%f1957, [%rd1394+8];
	mul.f32 	%f1958, %f1956, %f1957;
	sub.f32 	%f1959, %f1955, %f1958;
	mul.f32 	%f1960, %f1920, %f1959;
	add.u64 	%rd1395, %SP, 3736;
	add.s64 	%rd1396, %rd1395, 12;
	st.f32 	[%rd1396+4], %f1960;
	.loc	20 146 5
	ld.u64 	%rd1397, [%SP+992];
	ld.f32 	%f1961, [%rd1397+8];
	ld.u64 	%rd1398, [%SP+1000];
	ld.f32 	%f1962, [%rd1398];
	mul.f32 	%f1963, %f1961, %f1962;
	ld.u64 	%rd1399, [%SP+1000];
	ld.f32 	%f1964, [%rd1399+8];
	ld.u64 	%rd1400, [%SP+992];
	ld.f32 	%f1965, [%rd1400];
	mul.f32 	%f1966, %f1964, %f1965;
	sub.f32 	%f1967, %f1963, %f1966;
	mul.f32 	%f1968, %f1920, %f1967;
	add.s64 	%rd1401, %rd1395, 12;
	st.f32 	[%rd1401+8], %f1968;
	.loc	20 148 5
	ld.u64 	%rd1402, [%SP+1000];
	ld.f32 	%f1969, [%rd1402];
	ld.u64 	%rd1403, [%SP+1008];
	ld.f32 	%f1970, [%rd1403+4];
	mul.f32 	%f1971, %f1969, %f1970;
	ld.u64 	%rd1404, [%SP+1008];
	ld.f32 	%f1972, [%rd1404];
	ld.u64 	%rd1405, [%SP+1000];
	ld.f32 	%f1973, [%rd1405+4];
	mul.f32 	%f1974, %f1972, %f1973;
	sub.f32 	%f1975, %f1971, %f1974;
	mul.f32 	%f1976, %f1920, %f1975;
	st.f32 	[%SP+3760], %f1976;
	.loc	20 149 5
	ld.u64 	%rd1406, [%SP+992];
	ld.f32 	%f1977, [%rd1406+4];
	ld.u64 	%rd1407, [%SP+1008];
	ld.f32 	%f1978, [%rd1407];
	mul.f32 	%f1979, %f1977, %f1978;
	ld.u64 	%rd1408, [%SP+1008];
	ld.f32 	%f1980, [%rd1408+4];
	ld.u64 	%rd1409, [%SP+992];
	ld.f32 	%f1981, [%rd1409];
	mul.f32 	%f1982, %f1980, %f1981;
	sub.f32 	%f1983, %f1979, %f1982;
	mul.f32 	%f1984, %f1920, %f1983;
	add.s64 	%rd1410, %rd1395, 24;
	st.f32 	[%rd1410+4], %f1984;
	.loc	20 150 5
	ld.u64 	%rd1411, [%SP+992];
	ld.f32 	%f1985, [%rd1411];
	ld.u64 	%rd1412, [%SP+1000];
	ld.f32 	%f1986, [%rd1412+4];
	mul.f32 	%f1987, %f1985, %f1986;
	ld.u64 	%rd1413, [%SP+1000];
	ld.f32 	%f1988, [%rd1413];
	ld.u64 	%rd1414, [%SP+992];
	ld.f32 	%f1989, [%rd1414+4];
	mul.f32 	%f1990, %f1988, %f1989;
	sub.f32 	%f1991, %f1987, %f1990;
	mul.f32 	%f1992, %f1920, %f1991;
	add.s64 	%rd1415, %rd1395, 24;
	st.f32 	[%rd1415+8], %f1992;
	.loc	20 152 17
	ld.u64 	%rd1416, [%SP+992];
	ld.f32 	%f1993, [%rd1416+12];
	st.f32 	[%SP+3772], %f1993;
	ld.u64 	%rd1417, [%SP+1000];
	ld.f32 	%f1994, [%rd1417+12];
	st.f32 	[%SP+3776], %f1994;
	ld.u64 	%rd1418, [%SP+1008];
	ld.f32 	%f1995, [%rd1418+12];
	st.f32 	[%SP+3780], %f1995;
	.loc	20 154 5
	ld.f32 	%f1996, [%SP+3736];
	ld.u64 	%rd1419, [%SP+992];
	st.f32 	[%rd1419], %f1996;
	.loc	20 155 5
	ld.f32 	%f1997, [%SP+3740];
	ld.u64 	%rd1420, [%SP+992];
	st.f32 	[%rd1420+4], %f1997;
	.loc	20 156 5
	ld.f32 	%f1998, [%SP+3744];
	ld.u64 	%rd1421, [%SP+992];
	st.f32 	[%rd1421+8], %f1998;
	.loc	20 157 5
	ld.f32 	%f1999, [%SP+3736];
	neg.f32 	%f2000, %f1999;
	ld.f32 	%f2001, [%SP+3772];
	mul.f32 	%f2002, %f2000, %f2001;
	ld.f32 	%f2003, [%SP+3740];
	ld.f32 	%f2004, [%SP+3776];
	mul.f32 	%f2005, %f2003, %f2004;
	sub.f32 	%f2006, %f2002, %f2005;
	ld.f32 	%f2007, [%SP+3744];
	ld.f32 	%f2008, [%SP+3780];
	mul.f32 	%f2009, %f2007, %f2008;
	sub.f32 	%f2010, %f2006, %f2009;
	ld.u64 	%rd1422, [%SP+992];
	st.f32 	[%rd1422+12], %f2010;
	.loc	20 159 5
	ld.f32 	%f2011, [%SP+3748];
	ld.u64 	%rd1423, [%SP+1000];
	st.f32 	[%rd1423], %f2011;
	.loc	20 160 5
	add.s64 	%rd1424, %rd1395, 12;
	ld.f32 	%f2012, [%rd1424+4];
	ld.u64 	%rd1425, [%SP+1000];
	st.f32 	[%rd1425+4], %f2012;
	.loc	20 161 5
	add.s64 	%rd1426, %rd1395, 12;
	ld.f32 	%f2013, [%rd1426+8];
	ld.u64 	%rd1427, [%SP+1000];
	st.f32 	[%rd1427+8], %f2013;
	.loc	20 162 5
	ld.f32 	%f2014, [%SP+3748];
	neg.f32 	%f2015, %f2014;
	ld.f32 	%f2016, [%SP+3772];
	mul.f32 	%f2017, %f2015, %f2016;
	add.s64 	%rd1428, %rd1395, 12;
	ld.f32 	%f2018, [%rd1428+4];
	ld.f32 	%f2019, [%SP+3776];
	mul.f32 	%f2020, %f2018, %f2019;
	sub.f32 	%f2021, %f2017, %f2020;
	add.s64 	%rd1429, %rd1395, 12;
	ld.f32 	%f2022, [%rd1429+8];
	ld.f32 	%f2023, [%SP+3780];
	mul.f32 	%f2024, %f2022, %f2023;
	sub.f32 	%f2025, %f2021, %f2024;
	ld.u64 	%rd1430, [%SP+1000];
	st.f32 	[%rd1430+12], %f2025;
	.loc	20 164 5
	ld.f32 	%f2026, [%SP+3760];
	ld.u64 	%rd1431, [%SP+1008];
	st.f32 	[%rd1431], %f2026;
	.loc	20 165 5
	add.s64 	%rd1432, %rd1395, 24;
	ld.f32 	%f2027, [%rd1432+4];
	ld.u64 	%rd1433, [%SP+1008];
	st.f32 	[%rd1433+4], %f2027;
	.loc	20 166 5
	add.s64 	%rd1434, %rd1395, 24;
	ld.f32 	%f2028, [%rd1434+8];
	ld.u64 	%rd1435, [%SP+1008];
	st.f32 	[%rd1435+8], %f2028;
	.loc	20 167 5
	ld.f32 	%f2029, [%SP+3760];
	neg.f32 	%f2030, %f2029;
	ld.f32 	%f2031, [%SP+3772];
	mul.f32 	%f2032, %f2030, %f2031;
	add.s64 	%rd1436, %rd1395, 24;
	ld.f32 	%f2033, [%rd1436+4];
	ld.f32 	%f2034, [%SP+3776];
	mul.f32 	%f2035, %f2033, %f2034;
	sub.f32 	%f2036, %f2032, %f2035;
	add.s64 	%rd1437, %rd1395, 24;
	ld.f32 	%f2037, [%rd1437+8];
	ld.f32 	%f2038, [%SP+3780];
	mul.f32 	%f2039, %f2037, %f2038;
	sub.f32 	%f2040, %f2036, %f2039;
	ld.u64 	%rd1438, [%SP+1008];
	st.f32 	[%rd1438+12], %f2040;
$L__tmp989:
	.loc	20 300 13
	bra.uni 	$L__BB11_158;

$L__BB11_158:
	bra.uni 	$L__BB11_183;
$L__tmp990:

$L__BB11_159:
	.loc	20 302 10
	setp.eq.s32 	%p108, %r66, 4;
	mov.pred 	%p107, -1;
	mov.pred 	%p346, %p107;
	@%p108 bra 	$L__BB11_161;
	bra.uni 	$L__BB11_160;

$L__BB11_160:
	setp.eq.s32 	%p7, %r66, 1;
	mov.pred 	%p346, %p7;
	bra.uni 	$L__BB11_161;

$L__BB11_161:
	mov.pred 	%p8, %p346;
	not.pred 	%p109, %p8;
	@%p109 bra 	$L__BB11_181;
	bra.uni 	$L__BB11_162;

$L__BB11_162:
$L__tmp991:
	.loc	20 306 9
	setp.eq.s32 	%p110, %r66, 4;
	not.pred 	%p111, %p110;
	@%p111 bra 	$L__BB11_167;
	bra.uni 	$L__BB11_163;

$L__BB11_163:
$L__tmp992:
	.loc	20 308 13
	and.b16  	%rs28, %rs2, 255;
	setp.ne.s16 	%p114, %rs28, 0;
	not.pred 	%p115, %p114;
	@%p115 bra 	$L__BB11_165;
	bra.uni 	$L__BB11_164;

$L__BB11_164:
	.loc	20 0 13
	mov.b64 	%rd881, %rd41;
$L__tmp993:
	.loc	20 308 45
	bra.uni	$L__tmp994;
$L__tmp994:
	.loc	17 935 5
	// begin inline asm
	call (%rd880), _optix_get_instance_transform_from_handle, (%rd881);
	// end inline asm
$L__tmp995:
	.loc	20 308 45
	mov.u64 	%rd1784, %rd880;
$L__tmp996:
	bra.uni 	$L__BB11_166;

$L__BB11_165:
	.loc	20 0 45
	mov.b64 	%rd879, %rd41;
$L__tmp997:
	.loc	20 309 45
	bra.uni	$L__tmp998;
$L__tmp998:
	.loc	17 942 5
	// begin inline asm
	call (%rd878), _optix_get_instance_inverse_transform_from_handle, (%rd879);
	// end inline asm
$L__tmp999:
	.loc	20 309 45
	mov.u64 	%rd1784, %rd878;
$L__tmp1000:
	bra.uni 	$L__BB11_166;

$L__BB11_166:
	mov.u64 	%rd67, %rd1784;
$L__tmp1001:
	mov.u64 	%rd1786, %rd67;
$L__tmp1002:
	bra.uni 	$L__BB11_171;
$L__tmp1003:

$L__BB11_167:
	.loc	20 0 45
	mov.b64 	%rd874, %rd41;
$L__tmp1004:
	.loc	20 313 55
	bra.uni	$L__tmp1005;
$L__tmp1005:
	.loc	17 900 5
	// begin inline asm
	call (%rd873), _optix_get_static_transform_from_handle, (%rd874);
	// end inline asm
$L__tmp1006:
	.loc	20 313 55
	mov.b64 	%rd875, %rd873;
	st.u64 	[%SP+3080], %rd875;
	.loc	20 314 13
	and.b16  	%rs27, %rs2, 255;
	setp.ne.s16 	%p112, %rs27, 0;
	not.pred 	%p113, %p112;
	@%p113 bra 	$L__BB11_169;
	bra.uni 	$L__BB11_168;

$L__BB11_168:
	ld.u64 	%rd877, [%SP+3080];
	add.s64 	%rd68, %rd877, 16;
	mov.u64 	%rd1785, %rd68;
	bra.uni 	$L__BB11_170;

$L__BB11_169:
	ld.u64 	%rd876, [%SP+3080];
	add.s64 	%rd69, %rd876, 64;
	mov.u64 	%rd1785, %rd69;
	bra.uni 	$L__BB11_170;

$L__BB11_170:
	mov.u64 	%rd70, %rd1785;
$L__tmp1007:
	mov.u64 	%rd1786, %rd70;
$L__tmp1008:
	bra.uni 	$L__BB11_171;
$L__tmp1009:

$L__BB11_171:
	.loc	20 317 9
	mov.u64 	%rd72, %rd1786;
$L__tmp1010:
	ld.u64 	%rd73, [%SP+3040];
	mov.b64 	%rd882, %rd72;
	st.u64 	[%SP+960], %rd882;
	.loc	20 317 16
	bra.uni	$L__tmp1011;
$L__tmp1011:
	.loc	20 63 18
	mov.u32 	%r374, 0;
	mov.b32 	%r115, %r374;
$L__tmp1012:
	.loc	20 63 5
	mov.u32 	%r716, %r115;
$L__tmp1013:
	bra.uni 	$L__BB11_172;

$L__BB11_172:
	mov.u32 	%r116, %r716;
$L__tmp1014:
	cvt.s64.s32 	%rd883, %r116;
	setp.lt.u64 	%p116, %rd883, 16;
	not.pred 	%p117, %p116;
	@%p117 bra 	$L__BB11_174;
	bra.uni 	$L__BB11_173;

$L__BB11_173:
$L__tmp1015:
	.loc	20 64 9
	cvt.s64.s32 	%rd903, %r116;
	add.u64 	%rd904, %SP, 976;
	add.s64 	%rd905, %rd904, %rd903;
	ld.u64 	%rd906, [%SP+960];
	cvt.s64.s32 	%rd907, %r116;
	add.s64 	%rd901, %rd906, %rd907;
$L__tmp1016:
	.loc	20 64 40
	bra.uni	$L__tmp1017;
$L__tmp1017:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd900, %rd901;
	// end inline asm
$L__tmp1018:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r393,%r394,%r395,%r396}, [%rd900];
	// end inline asm
	st.u32 	[%SP+944], %r393;
	st.u32 	[%SP+948], %r394;
	st.u32 	[%SP+952], %r395;
	st.u32 	[%SP+956], %r396;
	.loc	20 56 5
	ld.u32 	%r397, [%SP+944];
	ld.u32 	%r398, [%SP+948];
	ld.u32 	%r399, [%SP+952];
	ld.u32 	%r400, [%SP+956];
$L__tmp1019:
	.loc	20 64 40
	st.u32 	[%rd905+12], %r400;
	st.u32 	[%rd905+8], %r399;
	st.u32 	[%rd905+4], %r398;
	st.u32 	[%rd905], %r397;
$L__tmp1020:
	.loc	20 63 42
	add.s32 	%r117, %r116, 16;
$L__tmp1021:
	mov.u32 	%r716, %r117;
$L__tmp1022:
	bra.uni 	$L__BB11_172;
$L__tmp1023:

$L__BB11_174:
	.loc	20 65 5
	ld.f32 	%f1202, [%SP+976];
	ld.f32 	%f1203, [%SP+980];
	ld.f32 	%f1204, [%SP+984];
	ld.f32 	%f1205, [%SP+988];
$L__tmp1024:
	.loc	20 317 16
	st.f32 	[%rd73+12], %f1205;
	st.f32 	[%rd73+8], %f1204;
	st.f32 	[%rd73+4], %f1203;
	st.f32 	[%rd73], %f1202;
	.loc	20 318 9
	ld.u64 	%rd74, [%SP+3048];
	add.s64 	%rd75, %rd72, 16;
$L__tmp1025:
	.loc	20 318 16
	bra.uni	$L__tmp1026;
$L__tmp1026:
	.loc	20 63 18
	mov.u32 	%r375, 0;
	mov.b32 	%r118, %r375;
$L__tmp1027:
	.loc	20 63 5
	mov.u32 	%r717, %r118;
$L__tmp1028:
	bra.uni 	$L__BB11_175;

$L__BB11_175:
	mov.u32 	%r119, %r717;
$L__tmp1029:
	cvt.s64.s32 	%rd884, %r119;
	setp.lt.u64 	%p118, %rd884, 16;
	not.pred 	%p119, %p118;
	@%p119 bra 	$L__BB11_177;
	bra.uni 	$L__BB11_176;

$L__BB11_176:
$L__tmp1030:
	.loc	20 64 9
	cvt.s64.s32 	%rd896, %r119;
	add.u64 	%rd897, %SP, 928;
	add.s64 	%rd898, %rd897, %rd896;
	cvt.s64.s32 	%rd899, %r119;
	add.s64 	%rd894, %rd75, %rd899;
$L__tmp1031:
	.loc	20 64 40
	bra.uni	$L__tmp1032;
$L__tmp1032:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd893, %rd894;
	// end inline asm
$L__tmp1033:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r385,%r386,%r387,%r388}, [%rd893];
	// end inline asm
	st.u32 	[%SP+912], %r385;
	st.u32 	[%SP+916], %r386;
	st.u32 	[%SP+920], %r387;
	st.u32 	[%SP+924], %r388;
	.loc	20 56 5
	ld.u32 	%r389, [%SP+912];
	ld.u32 	%r390, [%SP+916];
	ld.u32 	%r391, [%SP+920];
	ld.u32 	%r392, [%SP+924];
$L__tmp1034:
	.loc	20 64 40
	st.u32 	[%rd898+12], %r392;
	st.u32 	[%rd898+8], %r391;
	st.u32 	[%rd898+4], %r390;
	st.u32 	[%rd898], %r389;
$L__tmp1035:
	.loc	20 63 42
	add.s32 	%r120, %r119, 16;
$L__tmp1036:
	mov.u32 	%r717, %r120;
$L__tmp1037:
	bra.uni 	$L__BB11_175;
$L__tmp1038:

$L__BB11_177:
	.loc	20 65 5
	ld.f32 	%f1206, [%SP+928];
	ld.f32 	%f1207, [%SP+932];
	ld.f32 	%f1208, [%SP+936];
	ld.f32 	%f1209, [%SP+940];
$L__tmp1039:
	.loc	20 318 16
	st.f32 	[%rd74+12], %f1209;
	st.f32 	[%rd74+8], %f1208;
	st.f32 	[%rd74+4], %f1207;
	st.f32 	[%rd74], %f1206;
	.loc	20 319 9
	ld.u64 	%rd76, [%SP+3056];
	add.s64 	%rd77, %rd72, 32;
$L__tmp1040:
	.loc	20 319 16
	bra.uni	$L__tmp1041;
$L__tmp1041:
	.loc	20 63 18
	mov.u32 	%r376, 0;
	mov.b32 	%r121, %r376;
$L__tmp1042:
	.loc	20 63 5
	mov.u32 	%r718, %r121;
$L__tmp1043:
	bra.uni 	$L__BB11_178;

$L__BB11_178:
	mov.u32 	%r122, %r718;
$L__tmp1044:
	cvt.s64.s32 	%rd885, %r122;
	setp.lt.u64 	%p120, %rd885, 16;
	not.pred 	%p121, %p120;
	@%p121 bra 	$L__BB11_180;
	bra.uni 	$L__BB11_179;

$L__BB11_179:
$L__tmp1045:
	.loc	20 64 9
	cvt.s64.s32 	%rd889, %r122;
	add.u64 	%rd890, %SP, 896;
	add.s64 	%rd891, %rd890, %rd889;
	cvt.s64.s32 	%rd892, %r122;
	add.s64 	%rd887, %rd77, %rd892;
$L__tmp1046:
	.loc	20 64 40
	bra.uni	$L__tmp1047;
$L__tmp1047:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd886, %rd887;
	// end inline asm
$L__tmp1048:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r377,%r378,%r379,%r380}, [%rd886];
	// end inline asm
	st.u32 	[%SP+880], %r377;
	st.u32 	[%SP+884], %r378;
	st.u32 	[%SP+888], %r379;
	st.u32 	[%SP+892], %r380;
	.loc	20 56 5
	ld.u32 	%r381, [%SP+880];
	ld.u32 	%r382, [%SP+884];
	ld.u32 	%r383, [%SP+888];
	ld.u32 	%r384, [%SP+892];
$L__tmp1049:
	.loc	20 64 40
	st.u32 	[%rd891+12], %r384;
	st.u32 	[%rd891+8], %r383;
	st.u32 	[%rd891+4], %r382;
	st.u32 	[%rd891], %r381;
$L__tmp1050:
	.loc	20 63 42
	add.s32 	%r123, %r122, 16;
$L__tmp1051:
	mov.u32 	%r718, %r123;
$L__tmp1052:
	bra.uni 	$L__BB11_178;
$L__tmp1053:

$L__BB11_180:
	.loc	20 65 5
	ld.f32 	%f1210, [%SP+896];
	ld.f32 	%f1211, [%SP+900];
	ld.f32 	%f1212, [%SP+904];
	ld.f32 	%f1213, [%SP+908];
$L__tmp1054:
	.loc	20 319 16
	st.f32 	[%rd76+12], %f1213;
	st.f32 	[%rd76+8], %f1212;
	st.f32 	[%rd76+4], %f1211;
	st.f32 	[%rd76], %f1210;
	bra.uni 	$L__BB11_182;
$L__tmp1055:

$L__BB11_181:
	.loc	20 323 9
	ld.u64 	%rd870, [%SP+3040];
	mov.f32 	%f1200, 0f00000000;
	st.f32 	[%rd870+12], %f1200;
	st.f32 	[%rd870+8], %f1200;
	st.f32 	[%rd870+4], %f1200;
	mov.f32 	%f1201, 0f3F800000;
	st.f32 	[%rd870], %f1201;
	.loc	20 324 9
	ld.u64 	%rd871, [%SP+3048];
	st.f32 	[%rd871+12], %f1200;
	st.f32 	[%rd871+8], %f1200;
	st.f32 	[%rd871+4], %f1201;
	st.f32 	[%rd871], %f1200;
	.loc	20 325 9
	ld.u64 	%rd872, [%SP+3056];
	st.f32 	[%rd872+12], %f1200;
	st.f32 	[%rd872+8], %f1201;
	st.f32 	[%rd872+4], %f1200;
	st.f32 	[%rd872], %f1200;
	bra.uni 	$L__BB11_182;

$L__BB11_182:
	bra.uni 	$L__BB11_183;
$L__tmp1056:

$L__BB11_183:
	.loc	20 343 9
	setp.eq.s32 	%p163, %r65, 0;
	not.pred 	%p164, %p163;
	@%p164 bra 	$L__BB11_185;
	bra.uni 	$L__BB11_184;

$L__BB11_184:
$L__tmp1057:
	.loc	20 345 13
	ld.u64 	%rd1445, [%SP+3088];
	ld.v4.u32 	{%r527, %r528, %r529, %r530}, [%SP+3120];
	st.v4.u32 	[%rd1445], {%r527, %r528, %r529, %r530};
	.loc	20 346 13
	ld.u64 	%rd1446, [%SP+3096];
	ld.v4.u32 	{%r535, %r536, %r537, %r538}, [%SP+3136];
	st.v4.u32 	[%rd1446], {%r535, %r536, %r537, %r538};
	.loc	20 347 13
	ld.u64 	%rd1447, [%SP+3104];
	ld.v4.u32 	{%r543, %r544, %r545, %r546}, [%SP+3152];
	st.v4.u32 	[%rd1447], {%r543, %r544, %r545, %r546};
	bra.uni 	$L__BB11_186;
$L__tmp1058:

$L__BB11_185:
	.loc	20 352 25
	ld.u64 	%rd1439, [%SP+3088];
	ld.v4.u32 	{%r503, %r504, %r505, %r506}, [%rd1439];
	st.v4.u32 	[%SP+3168], {%r503, %r504, %r505, %r506};
	.loc	20 352 36
	ld.u64 	%rd1440, [%SP+3096];
	ld.v4.u32 	{%r511, %r512, %r513, %r514}, [%rd1440];
	st.v4.u32 	[%SP+3184], {%r511, %r512, %r513, %r514};
	.loc	20 352 47
	ld.u64 	%rd1441, [%SP+3104];
	ld.v4.u32 	{%r519, %r520, %r521, %r522}, [%rd1441];
	st.v4.u32 	[%SP+3200], {%r519, %r520, %r521, %r522};
	.loc	20 353 13
	ld.u64 	%rd1442, [%SP+3088];
	ld.f32 	%f2041, [%SP+3120];
	ld.f32 	%f2042, [%SP+3124];
	ld.f32 	%f2043, [%SP+3128];
	ld.f32 	%f2044, [%SP+3132];
	ld.f32 	%f2045, [%SP+3168];
	ld.f32 	%f2046, [%SP+3172];
	ld.f32 	%f2047, [%SP+3176];
	ld.f32 	%f2048, [%SP+3180];
	ld.f32 	%f2049, [%SP+3184];
	ld.f32 	%f2050, [%SP+3188];
	ld.f32 	%f2051, [%SP+3192];
	ld.f32 	%f2052, [%SP+3196];
	ld.f32 	%f2053, [%SP+3200];
	ld.f32 	%f2054, [%SP+3204];
	ld.f32 	%f2055, [%SP+3208];
	ld.f32 	%f2056, [%SP+3212];
	st.f32 	[%SP+812], %f2044;
	st.f32 	[%SP+808], %f2043;
	st.f32 	[%SP+804], %f2042;
	st.f32 	[%SP+800], %f2041;
	st.f32 	[%SP+828], %f2048;
	st.f32 	[%SP+824], %f2047;
	st.f32 	[%SP+820], %f2046;
	st.f32 	[%SP+816], %f2045;
	st.f32 	[%SP+844], %f2052;
	st.f32 	[%SP+840], %f2051;
	st.f32 	[%SP+836], %f2050;
	st.f32 	[%SP+832], %f2049;
	st.f32 	[%SP+860], %f2056;
	st.f32 	[%SP+856], %f2055;
	st.f32 	[%SP+852], %f2054;
	st.f32 	[%SP+848], %f2053;
	.loc	20 353 18
	bra.uni	$L__tmp1059;
$L__tmp1059:
	.loc	20 73 5
	ld.f32 	%f2057, [%SP+800];
	ld.f32 	%f2058, [%SP+816];
	mul.f32 	%f2059, %f2057, %f2058;
	ld.f32 	%f2060, [%SP+804];
	ld.f32 	%f2061, [%SP+832];
	mul.f32 	%f2062, %f2060, %f2061;
	add.f32 	%f2063, %f2059, %f2062;
	ld.f32 	%f2064, [%SP+808];
	ld.f32 	%f2065, [%SP+848];
	mul.f32 	%f2066, %f2064, %f2065;
	add.f32 	%f2067, %f2063, %f2066;
	st.f32 	[%SP+864], %f2067;
	.loc	20 74 5
	ld.f32 	%f2068, [%SP+800];
	ld.f32 	%f2069, [%SP+820];
	mul.f32 	%f2070, %f2068, %f2069;
	ld.f32 	%f2071, [%SP+804];
	ld.f32 	%f2072, [%SP+836];
	mul.f32 	%f2073, %f2071, %f2072;
	add.f32 	%f2074, %f2070, %f2073;
	ld.f32 	%f2075, [%SP+808];
	ld.f32 	%f2076, [%SP+852];
	mul.f32 	%f2077, %f2075, %f2076;
	add.f32 	%f2078, %f2074, %f2077;
	st.f32 	[%SP+868], %f2078;
	.loc	20 75 5
	ld.f32 	%f2079, [%SP+800];
	ld.f32 	%f2080, [%SP+824];
	mul.f32 	%f2081, %f2079, %f2080;
	ld.f32 	%f2082, [%SP+804];
	ld.f32 	%f2083, [%SP+840];
	mul.f32 	%f2084, %f2082, %f2083;
	add.f32 	%f2085, %f2081, %f2084;
	ld.f32 	%f2086, [%SP+808];
	ld.f32 	%f2087, [%SP+856];
	mul.f32 	%f2088, %f2086, %f2087;
	add.f32 	%f2089, %f2085, %f2088;
	st.f32 	[%SP+872], %f2089;
	.loc	20 76 5
	ld.f32 	%f2090, [%SP+800];
	ld.f32 	%f2091, [%SP+828];
	mul.f32 	%f2092, %f2090, %f2091;
	ld.f32 	%f2093, [%SP+804];
	ld.f32 	%f2094, [%SP+844];
	mul.f32 	%f2095, %f2093, %f2094;
	add.f32 	%f2096, %f2092, %f2095;
	ld.f32 	%f2097, [%SP+808];
	ld.f32 	%f2098, [%SP+860];
	mul.f32 	%f2099, %f2097, %f2098;
	add.f32 	%f2100, %f2096, %f2099;
	ld.f32 	%f2101, [%SP+812];
	add.f32 	%f2102, %f2100, %f2101;
	st.f32 	[%SP+876], %f2102;
	.loc	20 78 5
	ld.f32 	%f2103, [%SP+864];
	ld.f32 	%f2104, [%SP+868];
	ld.f32 	%f2105, [%SP+872];
	ld.f32 	%f2106, [%SP+876];
$L__tmp1060:
	.loc	20 353 18
	st.f32 	[%rd1442+12], %f2106;
	st.f32 	[%rd1442+8], %f2105;
	st.f32 	[%rd1442+4], %f2104;
	st.f32 	[%rd1442], %f2103;
	.loc	20 354 13
	ld.u64 	%rd1443, [%SP+3096];
	ld.f32 	%f2107, [%SP+3136];
	ld.f32 	%f2108, [%SP+3140];
	ld.f32 	%f2109, [%SP+3144];
	ld.f32 	%f2110, [%SP+3148];
	ld.f32 	%f2111, [%SP+3168];
	ld.f32 	%f2112, [%SP+3172];
	ld.f32 	%f2113, [%SP+3176];
	ld.f32 	%f2114, [%SP+3180];
	ld.f32 	%f2115, [%SP+3184];
	ld.f32 	%f2116, [%SP+3188];
	ld.f32 	%f2117, [%SP+3192];
	ld.f32 	%f2118, [%SP+3196];
	ld.f32 	%f2119, [%SP+3200];
	ld.f32 	%f2120, [%SP+3204];
	ld.f32 	%f2121, [%SP+3208];
	ld.f32 	%f2122, [%SP+3212];
	st.f32 	[%SP+732], %f2110;
	st.f32 	[%SP+728], %f2109;
	st.f32 	[%SP+724], %f2108;
	st.f32 	[%SP+720], %f2107;
	st.f32 	[%SP+748], %f2114;
	st.f32 	[%SP+744], %f2113;
	st.f32 	[%SP+740], %f2112;
	st.f32 	[%SP+736], %f2111;
	st.f32 	[%SP+764], %f2118;
	st.f32 	[%SP+760], %f2117;
	st.f32 	[%SP+756], %f2116;
	st.f32 	[%SP+752], %f2115;
	st.f32 	[%SP+780], %f2122;
	st.f32 	[%SP+776], %f2121;
	st.f32 	[%SP+772], %f2120;
	st.f32 	[%SP+768], %f2119;
	.loc	20 354 18
	bra.uni	$L__tmp1061;
$L__tmp1061:
	.loc	20 73 5
	ld.f32 	%f2123, [%SP+720];
	ld.f32 	%f2124, [%SP+736];
	mul.f32 	%f2125, %f2123, %f2124;
	ld.f32 	%f2126, [%SP+724];
	ld.f32 	%f2127, [%SP+752];
	mul.f32 	%f2128, %f2126, %f2127;
	add.f32 	%f2129, %f2125, %f2128;
	ld.f32 	%f2130, [%SP+728];
	ld.f32 	%f2131, [%SP+768];
	mul.f32 	%f2132, %f2130, %f2131;
	add.f32 	%f2133, %f2129, %f2132;
	st.f32 	[%SP+784], %f2133;
	.loc	20 74 5
	ld.f32 	%f2134, [%SP+720];
	ld.f32 	%f2135, [%SP+740];
	mul.f32 	%f2136, %f2134, %f2135;
	ld.f32 	%f2137, [%SP+724];
	ld.f32 	%f2138, [%SP+756];
	mul.f32 	%f2139, %f2137, %f2138;
	add.f32 	%f2140, %f2136, %f2139;
	ld.f32 	%f2141, [%SP+728];
	ld.f32 	%f2142, [%SP+772];
	mul.f32 	%f2143, %f2141, %f2142;
	add.f32 	%f2144, %f2140, %f2143;
	st.f32 	[%SP+788], %f2144;
	.loc	20 75 5
	ld.f32 	%f2145, [%SP+720];
	ld.f32 	%f2146, [%SP+744];
	mul.f32 	%f2147, %f2145, %f2146;
	ld.f32 	%f2148, [%SP+724];
	ld.f32 	%f2149, [%SP+760];
	mul.f32 	%f2150, %f2148, %f2149;
	add.f32 	%f2151, %f2147, %f2150;
	ld.f32 	%f2152, [%SP+728];
	ld.f32 	%f2153, [%SP+776];
	mul.f32 	%f2154, %f2152, %f2153;
	add.f32 	%f2155, %f2151, %f2154;
	st.f32 	[%SP+792], %f2155;
	.loc	20 76 5
	ld.f32 	%f2156, [%SP+720];
	ld.f32 	%f2157, [%SP+748];
	mul.f32 	%f2158, %f2156, %f2157;
	ld.f32 	%f2159, [%SP+724];
	ld.f32 	%f2160, [%SP+764];
	mul.f32 	%f2161, %f2159, %f2160;
	add.f32 	%f2162, %f2158, %f2161;
	ld.f32 	%f2163, [%SP+728];
	ld.f32 	%f2164, [%SP+780];
	mul.f32 	%f2165, %f2163, %f2164;
	add.f32 	%f2166, %f2162, %f2165;
	ld.f32 	%f2167, [%SP+732];
	add.f32 	%f2168, %f2166, %f2167;
	st.f32 	[%SP+796], %f2168;
	.loc	20 78 5
	ld.f32 	%f2169, [%SP+784];
	ld.f32 	%f2170, [%SP+788];
	ld.f32 	%f2171, [%SP+792];
	ld.f32 	%f2172, [%SP+796];
$L__tmp1062:
	.loc	20 354 18
	st.f32 	[%rd1443+12], %f2172;
	st.f32 	[%rd1443+8], %f2171;
	st.f32 	[%rd1443+4], %f2170;
	st.f32 	[%rd1443], %f2169;
	.loc	20 355 13
	ld.u64 	%rd1444, [%SP+3104];
	ld.f32 	%f2173, [%SP+3152];
	ld.f32 	%f2174, [%SP+3156];
	ld.f32 	%f2175, [%SP+3160];
	ld.f32 	%f2176, [%SP+3164];
	ld.f32 	%f2177, [%SP+3168];
	ld.f32 	%f2178, [%SP+3172];
	ld.f32 	%f2179, [%SP+3176];
	ld.f32 	%f2180, [%SP+3180];
	ld.f32 	%f2181, [%SP+3184];
	ld.f32 	%f2182, [%SP+3188];
	ld.f32 	%f2183, [%SP+3192];
	ld.f32 	%f2184, [%SP+3196];
	ld.f32 	%f2185, [%SP+3200];
	ld.f32 	%f2186, [%SP+3204];
	ld.f32 	%f2187, [%SP+3208];
	ld.f32 	%f2188, [%SP+3212];
	st.f32 	[%SP+652], %f2176;
	st.f32 	[%SP+648], %f2175;
	st.f32 	[%SP+644], %f2174;
	st.f32 	[%SP+640], %f2173;
	st.f32 	[%SP+668], %f2180;
	st.f32 	[%SP+664], %f2179;
	st.f32 	[%SP+660], %f2178;
	st.f32 	[%SP+656], %f2177;
	st.f32 	[%SP+684], %f2184;
	st.f32 	[%SP+680], %f2183;
	st.f32 	[%SP+676], %f2182;
	st.f32 	[%SP+672], %f2181;
	st.f32 	[%SP+700], %f2188;
	st.f32 	[%SP+696], %f2187;
	st.f32 	[%SP+692], %f2186;
	st.f32 	[%SP+688], %f2185;
	.loc	20 355 18
	bra.uni	$L__tmp1063;
$L__tmp1063:
	.loc	20 73 5
	ld.f32 	%f2189, [%SP+640];
	ld.f32 	%f2190, [%SP+656];
	mul.f32 	%f2191, %f2189, %f2190;
	ld.f32 	%f2192, [%SP+644];
	ld.f32 	%f2193, [%SP+672];
	mul.f32 	%f2194, %f2192, %f2193;
	add.f32 	%f2195, %f2191, %f2194;
	ld.f32 	%f2196, [%SP+648];
	ld.f32 	%f2197, [%SP+688];
	mul.f32 	%f2198, %f2196, %f2197;
	add.f32 	%f2199, %f2195, %f2198;
	st.f32 	[%SP+704], %f2199;
	.loc	20 74 5
	ld.f32 	%f2200, [%SP+640];
	ld.f32 	%f2201, [%SP+660];
	mul.f32 	%f2202, %f2200, %f2201;
	ld.f32 	%f2203, [%SP+644];
	ld.f32 	%f2204, [%SP+676];
	mul.f32 	%f2205, %f2203, %f2204;
	add.f32 	%f2206, %f2202, %f2205;
	ld.f32 	%f2207, [%SP+648];
	ld.f32 	%f2208, [%SP+692];
	mul.f32 	%f2209, %f2207, %f2208;
	add.f32 	%f2210, %f2206, %f2209;
	st.f32 	[%SP+708], %f2210;
	.loc	20 75 5
	ld.f32 	%f2211, [%SP+640];
	ld.f32 	%f2212, [%SP+664];
	mul.f32 	%f2213, %f2211, %f2212;
	ld.f32 	%f2214, [%SP+644];
	ld.f32 	%f2215, [%SP+680];
	mul.f32 	%f2216, %f2214, %f2215;
	add.f32 	%f2217, %f2213, %f2216;
	ld.f32 	%f2218, [%SP+648];
	ld.f32 	%f2219, [%SP+696];
	mul.f32 	%f2220, %f2218, %f2219;
	add.f32 	%f2221, %f2217, %f2220;
	st.f32 	[%SP+712], %f2221;
	.loc	20 76 5
	ld.f32 	%f2222, [%SP+640];
	ld.f32 	%f2223, [%SP+668];
	mul.f32 	%f2224, %f2222, %f2223;
	ld.f32 	%f2225, [%SP+644];
	ld.f32 	%f2226, [%SP+684];
	mul.f32 	%f2227, %f2225, %f2226;
	add.f32 	%f2228, %f2224, %f2227;
	ld.f32 	%f2229, [%SP+648];
	ld.f32 	%f2230, [%SP+700];
	mul.f32 	%f2231, %f2229, %f2230;
	add.f32 	%f2232, %f2228, %f2231;
	ld.f32 	%f2233, [%SP+652];
	add.f32 	%f2234, %f2232, %f2233;
	st.f32 	[%SP+716], %f2234;
	.loc	20 78 5
	ld.f32 	%f2235, [%SP+704];
	ld.f32 	%f2236, [%SP+708];
	ld.f32 	%f2237, [%SP+712];
	ld.f32 	%f2238, [%SP+716];
$L__tmp1064:
	.loc	20 355 18
	st.f32 	[%rd1444+12], %f2238;
	st.f32 	[%rd1444+8], %f2237;
	st.f32 	[%rd1444+4], %f2236;
	st.f32 	[%rd1444], %f2235;
	bra.uni 	$L__BB11_186;
$L__tmp1065:

$L__BB11_186:
	.loc	20 336 40
	add.s32 	%r124, %r65, 1;
$L__tmp1066:
	mov.u32 	%r699, %r124;
$L__tmp1067:
	bra.uni 	$L__BB11_97;
$L__tmp1068:

$L__BB11_187:
	.loc	20 0 40
	add.u64 	%rd834, %SP, 3232;
	mov.b64 	%rd835, %rd834;
	st.u64 	[%SP+592], %rd835;
	add.u64 	%rd836, %SP, 3248;
	mov.b64 	%rd837, %rd836;
	st.u64 	[%SP+600], %rd837;
	add.u64 	%rd838, %SP, 3264;
	mov.b64 	%rd839, %rd838;
	st.u64 	[%SP+608], %rd839;
	add.u64 	%rd840, %SP, 3216;
	mov.b64 	%rd841, %rd840;
	st.u64 	[%SP+616], %rd841;
	.loc	17 833 12
	bra.uni	$L__tmp1069;
$L__tmp1069:
	.loc	20 405 5
	ld.u64 	%rd842, [%SP+592];
	ld.f32 	%f1167, [%rd842];
	ld.u64 	%rd843, [%SP+616];
	ld.f32 	%f1168, [%rd843];
	mul.f32 	%f1169, %f1167, %f1168;
	ld.u64 	%rd844, [%SP+592];
	ld.f32 	%f1170, [%rd844+4];
	ld.u64 	%rd845, [%SP+616];
	ld.f32 	%f1171, [%rd845+4];
	mul.f32 	%f1172, %f1170, %f1171;
	add.f32 	%f1173, %f1169, %f1172;
	ld.u64 	%rd846, [%SP+592];
	ld.f32 	%f1174, [%rd846+8];
	ld.u64 	%rd847, [%SP+616];
	ld.f32 	%f1175, [%rd847+8];
	mul.f32 	%f1176, %f1174, %f1175;
	add.f32 	%f1177, %f1173, %f1176;
	st.f32 	[%SP+624], %f1177;
	.loc	20 406 5
	ld.u64 	%rd848, [%SP+600];
	ld.f32 	%f1178, [%rd848];
	ld.u64 	%rd849, [%SP+616];
	ld.f32 	%f1179, [%rd849];
	mul.f32 	%f1180, %f1178, %f1179;
	ld.u64 	%rd850, [%SP+600];
	ld.f32 	%f1181, [%rd850+4];
	ld.u64 	%rd851, [%SP+616];
	ld.f32 	%f1182, [%rd851+4];
	mul.f32 	%f1183, %f1181, %f1182;
	add.f32 	%f1184, %f1180, %f1183;
	ld.u64 	%rd852, [%SP+600];
	ld.f32 	%f1185, [%rd852+8];
	ld.u64 	%rd853, [%SP+616];
	ld.f32 	%f1186, [%rd853+8];
	mul.f32 	%f1187, %f1185, %f1186;
	add.f32 	%f1188, %f1184, %f1187;
	st.f32 	[%SP+628], %f1188;
	.loc	20 407 5
	ld.u64 	%rd854, [%SP+608];
	ld.f32 	%f1189, [%rd854];
	ld.u64 	%rd855, [%SP+616];
	ld.f32 	%f1190, [%rd855];
	mul.f32 	%f1191, %f1189, %f1190;
	ld.u64 	%rd856, [%SP+608];
	ld.f32 	%f1192, [%rd856+4];
	ld.u64 	%rd857, [%SP+616];
	ld.f32 	%f1193, [%rd857+4];
	mul.f32 	%f1194, %f1192, %f1193;
	add.f32 	%f1195, %f1191, %f1194;
	ld.u64 	%rd858, [%SP+608];
	ld.f32 	%f1196, [%rd858+8];
	ld.u64 	%rd859, [%SP+616];
	ld.f32 	%f1197, [%rd859+8];
	mul.f32 	%f1198, %f1196, %f1197;
	add.f32 	%f1199, %f1195, %f1198;
	st.f32 	[%SP+632], %f1199;
	.loc	20 408 5
	ld.f32 	%f31, [%SP+632];
	ld.f32 	%f30, [%SP+628];
	ld.f32 	%f29, [%SP+624];
$L__tmp1070:
	.loc	17 833 5
	mov.f32 	%f2406, %f29;
	mov.f32 	%f2407, %f30;
	mov.f32 	%f2408, %f31;
	bra.uni 	$L__BB11_188;

$L__BB11_188:
	mov.f32 	%f34, %f2408;
	mov.f32 	%f33, %f2407;
	mov.f32 	%f32, %f2406;
$L__tmp1071:
	.loc	10 29 27
	st.f32 	[%SP+6132], %f32;
	st.f32 	[%SP+6136], %f33;
	st.f32 	[%SP+6140], %f34;
	add.u64 	%rd1499, %SP, 6132;
	mov.b64 	%rd1500, %rd1499;
	st.u64 	[%SP+560], %rd1500;
	.loc	10 29 13
	bra.uni	$L__tmp1072;
$L__tmp1072:
	.loc	3 260 5
	ld.u64 	%rd1501, [%SP+560];
	ld.f32 	%f2241, [%rd1501];
	ld.u64 	%rd1502, [%SP+560];
	ld.f32 	%f2242, [%rd1502+4];
	ld.u64 	%rd1503, [%SP+560];
	ld.f32 	%f2243, [%rd1503+8];
	add.u64 	%rd1504, %SP, 576;
	mov.b64 	%rd1505, %rd1504;
	st.u64 	[%SP+552], %rd1505;
	mov.f32 	%f2244, %f2241;
$L__tmp1073:
	.loc	3 0 5
	mov.f32 	%f2245, %f2242;
$L__tmp1074:
	mov.f32 	%f2246, %f2243;
$L__tmp1075:
	.loc	3 260 5
	bra.uni	$L__tmp1076;
$L__tmp1076:
	.loc	3 56 9
	ld.u64 	%rd1506, [%SP+552];
	st.f32 	[%rd1506], %f2244;
	.loc	3 56 20
	ld.u64 	%rd1507, [%SP+552];
	st.f32 	[%rd1507+4], %f2245;
	.loc	3 56 31
	ld.u64 	%rd1508, [%SP+552];
	st.f32 	[%rd1508+8], %f2246;
$L__tmp1077:
	.loc	3 260 5
	ld.f32 	%f2247, [%SP+576];
	ld.f32 	%f2248, [%SP+580];
	ld.f32 	%f2249, [%SP+584];
	ld.f32 	%f2250, [%SP+588];
$L__tmp1078:
	.loc	10 29 13
	st.f32 	[%rd40+12], %f2250;
	st.f32 	[%rd40+8], %f2249;
	st.f32 	[%rd40+4], %f2248;
	st.f32 	[%rd40], %f2247;
	.loc	10 31 18
	bra.uni	$L__tmp1079;
$L__tmp1079:
	.loc	17 586 5
	// begin inline asm
	call (%f2239), _optix_get_ray_tmin, ();
	// end inline asm
$L__tmp1080:
	.loc	17 587 5
	mov.f32 	%f2251, %f2239;
$L__tmp1081:
	.loc	10 31 18
	mov.f32 	%f2252, %f2251;
$L__tmp1082:
	.loc	10 32 16
	bra.uni	$L__tmp1083;
$L__tmp1083:
	.loc	17 593 5
	// begin inline asm
	call (%f2240), _optix_get_ray_tmax, ();
	// end inline asm
$L__tmp1084:
	.loc	17 594 5
	mov.f32 	%f2253, %f2240;
$L__tmp1085:
	.loc	10 32 16
	sub.f32 	%f2254, %f2253, %f2252;
	st.f32 	[%SP+6208], %f2254;
	add.u64 	%rd78, %SP, 6176;
	.loc	10 33 5
	add.s64 	%rd79, %rd78, 16;
	add.u64 	%rd1509, %SP, 6160;
	mov.b64 	%rd1510, %rd1509;
	st.u64 	[%SP+544], %rd1510;
	mov.f32 	%f35, %f2252;
$L__tmp1086:
	.loc	10 33 5
	bra.uni	$L__tmp1087;
$L__tmp1087:
	.loc	3 45 23
	mov.u64 	%rd1511, 0;
	mov.b64 	%rd80, %rd1511;
$L__tmp1088:
	.loc	3 45 9
	mov.u64 	%rd1787, %rd80;
$L__tmp1089:
	bra.uni 	$L__BB11_189;

$L__BB11_189:
	mov.u64 	%rd81, %rd1787;
$L__tmp1090:
	setp.lt.u64 	%p165, %rd81, 3;
	not.pred 	%p166, %p165;
	@%p166 bra 	$L__BB11_191;
	bra.uni 	$L__BB11_190;

$L__BB11_190:
$L__tmp1091:
	.loc	3 46 13
	ld.u64 	%rd1778, [%SP+544];
	shl.b64 	%rd1779, %rd81, 2;
	add.s64 	%rd1780, %rd1778, %rd1779;
	st.f32 	[%rd1780], %f35;
$L__tmp1092:
	.loc	3 45 38
	add.s64 	%rd82, %rd81, 1;
$L__tmp1093:
	mov.u64 	%rd1787, %rd82;
$L__tmp1094:
	bra.uni 	$L__BB11_189;
$L__tmp1095:

$L__BB11_191:
	.loc	3 0 38
	add.u64 	%rd1512, %SP, 6160;
	mov.b64 	%rd1513, %rd1512;
	st.u64 	[%SP+520], %rd1513;
	add.u64 	%rd1514, %SP, 528;
	mov.b64 	%rd1515, %rd1514;
	st.u64 	[%SP+512], %rd1515;
	.loc	10 33 14
	bra.uni	$L__tmp1096;
$L__tmp1096:
	.loc	3 99 23
	mov.u64 	%rd1516, 0;
	mov.b64 	%rd83, %rd1516;
$L__tmp1097:
	.loc	3 99 9
	mov.u64 	%rd1788, %rd83;
$L__tmp1098:
	bra.uni 	$L__BB11_192;

$L__BB11_192:
	mov.u64 	%rd84, %rd1788;
$L__tmp1099:
	setp.lt.u64 	%p167, %rd84, 3;
	not.pred 	%p168, %p167;
	@%p168 bra 	$L__BB11_199;
	bra.uni 	$L__BB11_193;

$L__BB11_193:
$L__tmp1100:
	.loc	3 100 13
	shl.b64 	%rd1761, %rd84, 2;
	add.s64 	%rd1762, %rd79, %rd1761;
	ld.f32 	%f2401, [%rd1762];
$L__tmp1101:
	ld.u64 	%rd1763, [%SP+520];
	shl.b64 	%rd1764, %rd84, 2;
	add.s64 	%rd1765, %rd1763, %rd1764;
	ld.f32 	%f2402, [%rd1765];
	mul.f32 	%f36, %f2401, %f2402;
	add.u64 	%rd1766, %SP, 528;
	mov.b64 	%rd1767, %rd1766;
	st.u64 	[%SP+504], %rd1767;
	mov.b64 	%rd85, %rd84;
$L__tmp1102:
	.loc	3 100 13
	bra.uni	$L__tmp1103;
$L__tmp1103:
	.loc	3 141 8
	setp.lt.u64 	%p338, %rd85, 3;
	not.pred 	%p339, %p338;
	@%p339 bra 	$L__BB11_195;
	bra.uni 	$L__BB11_194;

$L__BB11_194:
	bra.uni 	$L__BB11_196;

$L__BB11_195:
	.loc	3 141 23
	mov.u64 	%rd1768, $str;
	cvta.global.u64 	%rd1769, %rd1768;
	mov.u64 	%rd1770, $str$1;
	cvta.global.u64 	%rd1771, %rd1770;
	mov.u64 	%rd1772, __unnamed_2;
	cvta.global.u64 	%rd1773, %rd1772;
	mov.u32 	%r676, 141;
	{ // callseq 89, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1769;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1771;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r676;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1773;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 89
	bra.uni 	$L__BB11_196;

$L__BB11_196:
	.loc	3 142 9
	ld.u64 	%rd1774, [%SP+504];
	setp.ne.s64 	%p340, %rd1774, 0;
	not.pred 	%p341, %p340;
	not.pred 	%p342, %p341;
	@%p342 bra 	$L__BB11_198;
	bra.uni 	$L__BB11_197;

$L__BB11_197:
	mov.u32 	%r677, 0;
	mov.b32 	%r678, %r677;
	bra.uni 	$L__BB11_198;

$L__BB11_198:
	ld.u64 	%rd1775, [%SP+504];
	shl.b64 	%rd1776, %rd85, 2;
	add.s64 	%rd1777, %rd1775, %rd1776;
$L__tmp1104:
	.loc	3 100 13
	st.f32 	[%rd1777], %f36;
$L__tmp1105:
	.loc	3 99 38
	add.s64 	%rd86, %rd84, 1;
$L__tmp1106:
	mov.u64 	%rd1788, %rd86;
$L__tmp1107:
	bra.uni 	$L__BB11_192;
$L__tmp1108:

$L__BB11_199:
	.loc	3 101 9
	ld.f32 	%f2255, [%SP+528];
	ld.f32 	%f2256, [%SP+532];
	ld.f32 	%f2257, [%SP+536];
	ld.f32 	%f2258, [%SP+540];
$L__tmp1109:
	.loc	10 33 14
	st.f32 	[%SP+6156], %f2258;
	st.f32 	[%SP+6152], %f2257;
	st.f32 	[%SP+6148], %f2256;
	st.f32 	[%SP+6144], %f2255;
	mov.b64 	%rd1517, %rd78;
	st.u64 	[%SP+488], %rd1517;
	add.u64 	%rd1518, %SP, 6144;
	mov.b64 	%rd1519, %rd1518;
	st.u64 	[%SP+496], %rd1519;
	.loc	10 33 5
	bra.uni	$L__tmp1110;
$L__tmp1110:
	.loc	3 79 23
	mov.u64 	%rd1520, 0;
	mov.b64 	%rd87, %rd1520;
$L__tmp1111:
	.loc	3 79 9
	mov.u64 	%rd1789, %rd87;
$L__tmp1112:
	bra.uni 	$L__BB11_200;

$L__BB11_200:
	mov.u64 	%rd88, %rd1789;
$L__tmp1113:
	setp.lt.u64 	%p169, %rd88, 3;
	not.pred 	%p170, %p169;
	@%p170 bra 	$L__BB11_202;
	bra.uni 	$L__BB11_201;

$L__BB11_201:
$L__tmp1114:
	.loc	3 80 13
	ld.u64 	%rd1755, [%SP+496];
	shl.b64 	%rd1756, %rd88, 2;
	add.s64 	%rd1757, %rd1755, %rd1756;
	ld.f32 	%f2398, [%rd1757];
	ld.u64 	%rd1758, [%SP+488];
	shl.b64 	%rd1759, %rd88, 2;
	add.s64 	%rd1760, %rd1758, %rd1759;
	ld.f32 	%f2399, [%rd1760];
	add.f32 	%f2400, %f2399, %f2398;
	st.f32 	[%rd1760], %f2400;
$L__tmp1115:
	.loc	3 79 38
	add.s64 	%rd89, %rd88, 1;
$L__tmp1116:
	mov.u64 	%rd1789, %rd89;
$L__tmp1117:
	bra.uni 	$L__BB11_200;
$L__tmp1118:

$L__BB11_202:
	.loc	3 81 9
	ld.u64 	%rd1521, [%SP+488];
	setp.ne.s64 	%p171, %rd1521, 0;
	not.pred 	%p172, %p171;
	not.pred 	%p173, %p172;
	@%p173 bra 	$L__BB11_204;
	bra.uni 	$L__BB11_203;

$L__BB11_203:
	mov.u32 	%r607, 0;
	mov.b32 	%r608, %r607;
	bra.uni 	$L__BB11_204;

$L__BB11_204:
	ld.u64 	%rd1522, [%SP+488];
	mov.b64 	%rd1523, %rd1522;
	st.u64 	[%SP+480], %rd1523;
	ld.u64 	%rd1524, [%SP+480];
$L__tmp1119:
	.loc	10 35 16
	bra.uni	$L__tmp1120;
$L__tmp1120:
	.loc	17 600 5
	// begin inline asm
	call (%f2259), _optix_get_ray_time, ();
	// end inline asm
$L__tmp1121:
	.loc	17 601 5
	mov.f32 	%f2260, %f2259;
$L__tmp1122:
	.loc	10 35 16
	st.f32 	[%SP+6212], %f2260;
	.loc	10 36 5
	ld.f32 	%f2261, [%SP+6176];
	ld.f32 	%f2262, [%SP+6180];
	ld.f32 	%f2263, [%SP+6184];
	ld.f32 	%f2264, [%SP+6188];
	ld.f32 	%f2265, [%SP+6192];
	ld.f32 	%f2266, [%SP+6196];
	ld.f32 	%f2267, [%SP+6200];
	ld.f32 	%f2268, [%SP+6204];
	ld.f32 	%f2269, [%SP+6208];
	ld.f32 	%f2270, [%SP+6212];
	ld.u8 	%rs40, [%SP+6216];
	ld.u8 	%rs41, [%SP+6217];
	ld.u8 	%rs42, [%SP+6218];
	ld.u8 	%rs43, [%SP+6219];
	ld.u8 	%rs44, [%SP+6220];
	ld.u8 	%rs45, [%SP+6221];
	ld.u8 	%rs46, [%SP+6222];
	ld.u8 	%rs47, [%SP+6223];
$L__tmp1123:
	.loc	8 20 17
	st.u8 	[%SP+6319], %rs47;
	st.u8 	[%SP+6318], %rs46;
	st.u8 	[%SP+6317], %rs45;
	st.u8 	[%SP+6316], %rs44;
	st.u8 	[%SP+6315], %rs43;
	st.u8 	[%SP+6314], %rs42;
	st.u8 	[%SP+6313], %rs41;
	st.u8 	[%SP+6312], %rs40;
	st.f32 	[%SP+6308], %f2270;
	st.f32 	[%SP+6304], %f2269;
	st.f32 	[%SP+6300], %f2268;
	st.f32 	[%SP+6296], %f2267;
	st.f32 	[%SP+6292], %f2266;
	st.f32 	[%SP+6288], %f2265;
	st.f32 	[%SP+6284], %f2264;
	st.f32 	[%SP+6280], %f2263;
	st.f32 	[%SP+6276], %f2262;
	st.f32 	[%SP+6272], %f2261;
	add.u64 	%rd90, %SP, 6272;
	.loc	8 22 5
	add.s64 	%rd91, %rd1, 32;
$L__tmp1124:
	.loc	8 0 5
	mov.b64 	%rd1525, %rd90;
	st.u64 	[%SP+384], %rd1525;
	.loc	8 22 11
	bra.uni	$L__tmp1125;
$L__tmp1125:
	.loc	9 168 9
	ld.u64 	%rd92, [%SP+384];
	mov.b64 	%rd1526, %rd91;
	st.u64 	[%SP+344], %rd1526;
$L__tmp1126:
	.loc	9 168 22
	bra.uni	$L__tmp1127;
$L__tmp1127:
	.loc	9 145 25
	ld.u64 	%rd93, [%SP+344];
$L__tmp1128:
	.loc	9 0 25
	mov.u64 	%rd1527, 3;
	mov.b64 	%rd94, %rd1527;
$L__tmp1129:
	.loc	9 145 27
	bra.uni	$L__tmp1130;
$L__tmp1130:
	.loc	9 92 8
	setp.lt.u64 	%p174, %rd94, 4;
	not.pred 	%p175, %p174;
	@%p175 bra 	$L__BB11_206;
	bra.uni 	$L__BB11_205;

$L__BB11_205:
	bra.uni 	$L__BB11_207;

$L__BB11_206:
	.loc	9 92 23
	mov.u64 	%rd1528, $str;
	cvta.global.u64 	%rd1529, %rd1528;
	mov.u64 	%rd1530, $str$2;
	cvta.global.u64 	%rd1531, %rd1530;
	mov.u64 	%rd1532, __unnamed_3;
	cvta.global.u64 	%rd1533, %rd1532;
	mov.u32 	%r609, 92;
	{ // callseq 72, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1529;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1531;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r609;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1533;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 72
	bra.uni 	$L__BB11_207;

$L__BB11_207:
	.loc	9 93 9
	setp.ne.s64 	%p176, %rd93, 0;
	not.pred 	%p177, %p176;
	not.pred 	%p178, %p177;
	@%p178 bra 	$L__BB11_209;
	bra.uni 	$L__BB11_208;

$L__BB11_208:
	mov.u32 	%r610, 0;
	mov.b32 	%r611, %r610;
	bra.uni 	$L__BB11_209;

$L__BB11_209:
	shl.b64 	%rd1534, %rd94, 4;
	add.s64 	%rd1535, %rd93, %rd1534;
$L__tmp1131:
	.loc	9 145 27
	ld.f32 	%f2271, [%rd1535];
	ld.f32 	%f2272, [%rd1535+4];
	ld.f32 	%f2273, [%rd1535+8];
	ld.f32 	%f2274, [%rd1535+12];
	st.f32 	[%SP+380], %f2274;
	st.f32 	[%SP+376], %f2273;
	st.f32 	[%SP+372], %f2272;
	st.f32 	[%SP+368], %f2271;
$L__tmp1132:
	.loc	9 146 23
	mov.u64 	%rd1536, 0;
	mov.b64 	%rd95, %rd1536;
$L__tmp1133:
	.loc	9 146 9
	mov.u64 	%rd1790, %rd95;
$L__tmp1134:
	bra.uni 	$L__BB11_210;

$L__BB11_210:
	mov.u64 	%rd96, %rd1790;
$L__tmp1135:
	setp.lt.u64 	%p179, %rd96, 3;
	not.pred 	%p180, %p179;
	@%p180 bra 	$L__BB11_235;
	bra.uni 	$L__BB11_211;

$L__BB11_211:
	.loc	9 0 9
	mov.b64 	%rd1704, %rd92;
	st.u64 	[%SP+336], %rd1704;
	mov.b64 	%rd97, %rd96;
$L__tmp1136:
	.loc	9 147 27
	bra.uni	$L__tmp1137;
$L__tmp1137:
	.loc	3 136 8
	setp.lt.u64 	%p316, %rd97, 3;
	not.pred 	%p317, %p316;
	@%p317 bra 	$L__BB11_213;
	bra.uni 	$L__BB11_212;

$L__BB11_212:
	bra.uni 	$L__BB11_214;

$L__BB11_213:
	.loc	3 136 23
	mov.u64 	%rd1705, $str;
	cvta.global.u64 	%rd1706, %rd1705;
	mov.u64 	%rd1707, $str$1;
	cvta.global.u64 	%rd1708, %rd1707;
	mov.u64 	%rd1709, __unnamed_1;
	cvta.global.u64 	%rd1710, %rd1709;
	mov.u32 	%r664, 136;
	{ // callseq 84, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1706;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1708;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r664;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1710;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 84
	bra.uni 	$L__BB11_214;

$L__BB11_214:
	.loc	3 137 9
	ld.u64 	%rd1711, [%SP+336];
	setp.ne.s64 	%p318, %rd1711, 0;
	not.pred 	%p319, %p318;
	not.pred 	%p320, %p319;
	@%p320 bra 	$L__BB11_216;
	bra.uni 	$L__BB11_215;

$L__BB11_215:
	mov.u32 	%r665, 0;
	mov.b32 	%r666, %r665;
	bra.uni 	$L__BB11_216;

$L__BB11_216:
	ld.u64 	%rd1712, [%SP+336];
	shl.b64 	%rd1713, %rd97, 2;
	add.s64 	%rd98, %rd1712, %rd1713;
$L__tmp1138:
	.loc	9 147 27
	ld.u64 	%rd99, [%SP+344];
$L__tmp1139:
	.loc	9 0 27
	mov.b64 	%rd100, %rd96;
$L__tmp1140:
	.loc	9 147 33
	bra.uni	$L__tmp1141;
$L__tmp1141:
	.loc	9 92 8
	setp.lt.u64 	%p321, %rd100, 4;
	not.pred 	%p322, %p321;
	@%p322 bra 	$L__BB11_218;
	bra.uni 	$L__BB11_217;

$L__BB11_217:
	bra.uni 	$L__BB11_219;

$L__BB11_218:
	.loc	9 92 23
	mov.u64 	%rd1714, $str;
	cvta.global.u64 	%rd1715, %rd1714;
	mov.u64 	%rd1716, $str$2;
	cvta.global.u64 	%rd1717, %rd1716;
	mov.u64 	%rd1718, __unnamed_3;
	cvta.global.u64 	%rd1719, %rd1718;
	mov.u32 	%r667, 92;
	{ // callseq 85, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1715;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1717;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r667;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1719;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 85
	bra.uni 	$L__BB11_219;

$L__BB11_219:
	.loc	9 93 9
	setp.ne.s64 	%p323, %rd99, 0;
	not.pred 	%p324, %p323;
	not.pred 	%p325, %p324;
	@%p325 bra 	$L__BB11_221;
	bra.uni 	$L__BB11_220;

$L__BB11_220:
	mov.u32 	%r668, 0;
	mov.b32 	%r669, %r668;
	bra.uni 	$L__BB11_221;

$L__BB11_221:
	shl.b64 	%rd1720, %rd100, 4;
	add.s64 	%rd1721, %rd99, %rd1720;
	mov.b64 	%rd101, %rd98;
$L__tmp1142:
	.loc	9 0 9
	mov.b64 	%rd1722, %rd1721;
	st.u64 	[%SP+296], %rd1722;
	add.u64 	%rd1723, %SP, 368;
	mov.b64 	%rd1724, %rd1723;
	st.u64 	[%SP+304], %rd1724;
	add.u64 	%rd1725, %SP, 320;
	mov.b64 	%rd1726, %rd1725;
	st.u64 	[%SP+288], %rd1726;
$L__tmp1143:
	.loc	9 147 22
	bra.uni	$L__tmp1144;
$L__tmp1144:
	.loc	3 230 19
	mov.u64 	%rd1727, 0;
	mov.b64 	%rd102, %rd1727;
$L__tmp1145:
	.loc	3 230 5
	mov.u64 	%rd1791, %rd102;
$L__tmp1146:
	bra.uni 	$L__BB11_222;

$L__BB11_222:
	mov.u64 	%rd103, %rd1791;
$L__tmp1147:
	setp.lt.u64 	%p326, %rd103, 4;
	not.pred 	%p327, %p326;
	@%p327 bra 	$L__BB11_234;
	bra.uni 	$L__BB11_223;

$L__BB11_223:
$L__tmp1148:
	.loc	3 231 9
	ld.f32 	%f37, [%rd101];
	ld.u64 	%rd1728, [%SP+296];
	mov.b64 	%rd1729, %rd1728;
	st.u64 	[%SP+280], %rd1729;
	mov.b64 	%rd104, %rd103;
$L__tmp1149:
	.loc	3 231 36
	bra.uni	$L__tmp1150;
$L__tmp1150:
	.loc	3 136 8
	setp.lt.u64 	%p328, %rd104, 4;
	not.pred 	%p329, %p328;
	@%p329 bra 	$L__BB11_225;
	bra.uni 	$L__BB11_224;

$L__BB11_224:
	bra.uni 	$L__BB11_226;

$L__BB11_225:
	.loc	3 136 23
	mov.u64 	%rd1730, $str;
	cvta.global.u64 	%rd1731, %rd1730;
	mov.u64 	%rd1732, $str$1;
	cvta.global.u64 	%rd1733, %rd1732;
	mov.u64 	%rd1734, __unnamed_4;
	cvta.global.u64 	%rd1735, %rd1734;
	mov.u32 	%r670, 136;
	{ // callseq 86, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1731;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1733;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r670;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1735;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 86
	bra.uni 	$L__BB11_226;

$L__BB11_226:
	.loc	3 137 9
	ld.u64 	%rd1736, [%SP+280];
	setp.ne.s64 	%p330, %rd1736, 0;
	not.pred 	%p331, %p330;
	not.pred 	%p332, %p331;
	@%p332 bra 	$L__BB11_228;
	bra.uni 	$L__BB11_227;

$L__BB11_227:
	mov.u32 	%r671, 0;
	mov.b32 	%r672, %r671;
	bra.uni 	$L__BB11_228;

$L__BB11_228:
	ld.u64 	%rd1737, [%SP+280];
	shl.b64 	%rd1738, %rd104, 2;
	add.s64 	%rd1739, %rd1737, %rd1738;
$L__tmp1151:
	.loc	3 231 36
	ld.f32 	%f38, [%rd1739];
	ld.u64 	%rd1740, [%SP+304];
	mov.b64 	%rd1741, %rd1740;
	st.u64 	[%SP+272], %rd1741;
	mov.b64 	%rd105, %rd103;
$L__tmp1152:
	.loc	3 231 42
	bra.uni	$L__tmp1153;
$L__tmp1153:
	.loc	3 136 8
	setp.lt.u64 	%p333, %rd105, 4;
	not.pred 	%p334, %p333;
	@%p334 bra 	$L__BB11_230;
	bra.uni 	$L__BB11_229;

$L__BB11_229:
	bra.uni 	$L__BB11_231;

$L__BB11_230:
	.loc	3 136 23
	mov.u64 	%rd1742, $str;
	cvta.global.u64 	%rd1743, %rd1742;
	mov.u64 	%rd1744, $str$1;
	cvta.global.u64 	%rd1745, %rd1744;
	mov.u64 	%rd1746, __unnamed_4;
	cvta.global.u64 	%rd1747, %rd1746;
	mov.u32 	%r673, 136;
	{ // callseq 87, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1743;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1745;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r673;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1747;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 87
	bra.uni 	$L__BB11_231;

$L__BB11_231:
	.loc	3 137 9
	ld.u64 	%rd1748, [%SP+272];
	setp.ne.s64 	%p335, %rd1748, 0;
	not.pred 	%p336, %p335;
	not.pred 	%p337, %p336;
	@%p337 bra 	$L__BB11_233;
	bra.uni 	$L__BB11_232;

$L__BB11_232:
	mov.u32 	%r674, 0;
	mov.b32 	%r675, %r674;
	bra.uni 	$L__BB11_233;

$L__BB11_233:
	ld.u64 	%rd1749, [%SP+272];
	shl.b64 	%rd1750, %rd105, 2;
	add.s64 	%rd1751, %rd1749, %rd1750;
$L__tmp1154:
	.loc	3 231 42
	ld.f32 	%f2396, [%rd1751];
	.loc	3 231 23
	{ // callseq 88, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f37;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f38;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f2396;
	.param .b32 retval0;
	call.uni (retval0), 
	__fmaf_rn, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32 	%f2397, [retval0+0];
	} // callseq 88
	shl.b64 	%rd1752, %rd103, 2;
	add.u64 	%rd1753, %SP, 320;
	add.s64 	%rd1754, %rd1753, %rd1752;
	st.f32 	[%rd1754], %f2397;
$L__tmp1155:
	.loc	3 230 34
	add.s64 	%rd106, %rd103, 1;
$L__tmp1156:
	mov.u64 	%rd1791, %rd106;
$L__tmp1157:
	bra.uni 	$L__BB11_222;
$L__tmp1158:

$L__BB11_234:
	.loc	3 232 5
	ld.f32 	%f2392, [%SP+320];
	ld.f32 	%f2393, [%SP+324];
	ld.f32 	%f2394, [%SP+328];
	ld.f32 	%f2395, [%SP+332];
$L__tmp1159:
	.loc	9 147 22
	st.f32 	[%SP+380], %f2395;
	st.f32 	[%SP+376], %f2394;
	st.f32 	[%SP+372], %f2393;
	st.f32 	[%SP+368], %f2392;
$L__tmp1160:
	.loc	9 146 35
	add.s64 	%rd107, %rd96, 1;
$L__tmp1161:
	mov.u64 	%rd1790, %rd107;
$L__tmp1162:
	bra.uni 	$L__BB11_210;
$L__tmp1163:

$L__BB11_235:
	.loc	9 0 35
	add.u64 	%rd1537, %SP, 368;
	mov.b64 	%rd1538, %rd1537;
	st.u64 	[%SP+264], %rd1538;
	.loc	9 148 25
	bra.uni	$L__tmp1164;
$L__tmp1164:
	.loc	3 148 84
	ld.u64 	%rd1539, [%SP+264];
	setp.ne.s64 	%p181, %rd1539, 0;
	not.pred 	%p182, %p181;
	not.pred 	%p183, %p182;
	@%p183 bra 	$L__BB11_237;
	bra.uni 	$L__BB11_236;

$L__BB11_236:
	mov.u32 	%r612, 0;
	mov.b32 	%r613, %r612;
	bra.uni 	$L__BB11_237;

$L__BB11_237:
	ld.u64 	%rd1540, [%SP+264];
$L__tmp1165:
	.loc	9 148 25
	ld.f32 	%f39, [%rd1540];
	add.u64 	%rd1541, %SP, 368;
	mov.b64 	%rd1542, %rd1541;
	st.u64 	[%SP+256], %rd1542;
	.loc	9 148 37
	bra.uni	$L__tmp1166;
$L__tmp1166:
	.loc	3 153 84
	ld.u64 	%rd1543, [%SP+256];
	setp.ne.s64 	%p184, %rd1543, 0;
	not.pred 	%p185, %p184;
	not.pred 	%p186, %p185;
	@%p186 bra 	$L__BB11_239;
	bra.uni 	$L__BB11_238;

$L__BB11_238:
	mov.u32 	%r614, 0;
	mov.b32 	%r615, %r614;
	bra.uni 	$L__BB11_239;

$L__BB11_239:
	ld.u64 	%rd1544, [%SP+256];
$L__tmp1167:
	.loc	9 148 37
	ld.f32 	%f40, [%rd1544+4];
	add.u64 	%rd1545, %SP, 368;
	mov.b64 	%rd1546, %rd1545;
	st.u64 	[%SP+248], %rd1546;
	.loc	9 148 49
	bra.uni	$L__tmp1168;
$L__tmp1168:
	.loc	3 158 84
	ld.u64 	%rd1547, [%SP+248];
	setp.ne.s64 	%p187, %rd1547, 0;
	not.pred 	%p188, %p187;
	not.pred 	%p189, %p188;
	@%p189 bra 	$L__BB11_241;
	bra.uni 	$L__BB11_240;

$L__BB11_240:
	mov.u32 	%r616, 0;
	mov.b32 	%r617, %r616;
	bra.uni 	$L__BB11_241;

$L__BB11_241:
	ld.u64 	%rd1548, [%SP+248];
$L__tmp1169:
	.loc	9 148 49
	ld.f32 	%f2275, [%rd1548+8];
	add.u64 	%rd1549, %SP, 352;
	mov.b64 	%rd1550, %rd1549;
	st.u64 	[%SP+240], %rd1550;
	mov.f32 	%f2276, %f39;
$L__tmp1170:
	.loc	9 0 49
	mov.f32 	%f2277, %f40;
$L__tmp1171:
	mov.f32 	%f2278, %f2275;
$L__tmp1172:
	.loc	9 148 49
	bra.uni	$L__tmp1173;
$L__tmp1173:
	.loc	3 56 9
	ld.u64 	%rd1551, [%SP+240];
	st.f32 	[%rd1551], %f2276;
	.loc	3 56 20
	ld.u64 	%rd1552, [%SP+240];
	st.f32 	[%rd1552+4], %f2277;
	.loc	3 56 31
	ld.u64 	%rd1553, [%SP+240];
	st.f32 	[%rd1553+8], %f2278;
$L__tmp1174:
	.loc	9 148 9
	ld.u64 	%rd1554, [%SP+344];
	setp.ne.s64 	%p190, %rd1554, 0;
	not.pred 	%p191, %p190;
	not.pred 	%p192, %p191;
	@%p192 bra 	$L__BB11_243;
	bra.uni 	$L__BB11_242;

$L__BB11_242:
	mov.u32 	%r618, 0;
	mov.b32 	%r619, %r618;
	bra.uni 	$L__BB11_243;

$L__BB11_243:
	ld.f32 	%f2279, [%SP+352];
	ld.f32 	%f2280, [%SP+356];
	ld.f32 	%f2281, [%SP+360];
	ld.f32 	%f2282, [%SP+364];
$L__tmp1175:
	.loc	9 168 22
	st.f32 	[%SP+460], %f2282;
	st.f32 	[%SP+456], %f2281;
	st.f32 	[%SP+452], %f2280;
	st.f32 	[%SP+448], %f2279;
	ld.u64 	%rd1555, [%SP+384];
	add.s64 	%rd108, %rd1555, 16;
	mov.b64 	%rd1556, %rd91;
	st.u64 	[%SP+184], %rd1556;
$L__tmp1176:
	.loc	9 168 46
	bra.uni	$L__tmp1177;
$L__tmp1177:
	.loc	9 160 25
	ld.u64 	%rd109, [%SP+184];
$L__tmp1178:
	.loc	9 0 25
	mov.u64 	%rd1557, 0;
	mov.b64 	%rd110, %rd1557;
$L__tmp1179:
	.loc	9 160 27
	bra.uni	$L__tmp1180;
$L__tmp1180:
	.loc	9 92 8
	setp.lt.u64 	%p193, %rd110, 4;
	not.pred 	%p194, %p193;
	@%p194 bra 	$L__BB11_245;
	bra.uni 	$L__BB11_244;

$L__BB11_244:
	bra.uni 	$L__BB11_246;

$L__BB11_245:
	.loc	9 92 23
	mov.u64 	%rd1558, $str;
	cvta.global.u64 	%rd1559, %rd1558;
	mov.u64 	%rd1560, $str$2;
	cvta.global.u64 	%rd1561, %rd1560;
	mov.u64 	%rd1562, __unnamed_3;
	cvta.global.u64 	%rd1563, %rd1562;
	mov.u32 	%r620, 92;
	{ // callseq 73, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1559;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1561;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r620;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1563;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 73
	bra.uni 	$L__BB11_246;

$L__BB11_246:
	.loc	9 93 9
	setp.ne.s64 	%p195, %rd109, 0;
	not.pred 	%p196, %p195;
	not.pred 	%p197, %p196;
	@%p197 bra 	$L__BB11_248;
	bra.uni 	$L__BB11_247;

$L__BB11_247:
	mov.u32 	%r621, 0;
	mov.b32 	%r622, %r621;
	bra.uni 	$L__BB11_248;

$L__BB11_248:
	shl.b64 	%rd1564, %rd110, 4;
	add.s64 	%rd1565, %rd109, %rd1564;
$L__tmp1181:
	.loc	9 160 27
	ld.f32 	%f2283, [%rd1565];
	ld.f32 	%f2284, [%rd1565+4];
	ld.f32 	%f2285, [%rd1565+8];
	ld.f32 	%f2286, [%rd1565+12];
	st.f32 	[%SP+236], %f2286;
	st.f32 	[%SP+232], %f2285;
	st.f32 	[%SP+228], %f2284;
	st.f32 	[%SP+224], %f2283;
	mov.b64 	%rd1566, %rd108;
	st.u64 	[%SP+176], %rd1566;
	.loc	9 161 19
	bra.uni	$L__tmp1182;
$L__tmp1182:
	.loc	3 146 96
	ld.u64 	%rd1567, [%SP+176];
	setp.ne.s64 	%p198, %rd1567, 0;
	not.pred 	%p199, %p198;
	not.pred 	%p200, %p199;
	@%p200 bra 	$L__BB11_250;
	bra.uni 	$L__BB11_249;

$L__BB11_249:
	mov.u32 	%r623, 0;
	mov.b32 	%r624, %r623;
	bra.uni 	$L__BB11_250;

$L__BB11_250:
	ld.u64 	%rd1568, [%SP+176];
$L__tmp1183:
	.loc	9 161 19
	ld.f32 	%f2287, [%rd1568];
	add.u64 	%rd1569, %SP, 192;
	mov.b64 	%rd1570, %rd1569;
	st.u64 	[%SP+80], %rd1570;
	mov.f32 	%f41, %f2287;
$L__tmp1184:
	.loc	9 161 19
	bra.uni	$L__tmp1185;
$L__tmp1185:
	.loc	3 45 23
	mov.u64 	%rd1571, 0;
	mov.b64 	%rd111, %rd1571;
$L__tmp1186:
	.loc	3 45 9
	mov.u64 	%rd1792, %rd111;
$L__tmp1187:
	bra.uni 	$L__BB11_251;

$L__BB11_251:
	mov.u64 	%rd112, %rd1792;
$L__tmp1188:
	setp.lt.u64 	%p201, %rd112, 4;
	not.pred 	%p202, %p201;
	@%p202 bra 	$L__BB11_253;
	bra.uni 	$L__BB11_252;

$L__BB11_252:
$L__tmp1189:
	.loc	3 46 13
	ld.u64 	%rd1701, [%SP+80];
	shl.b64 	%rd1702, %rd112, 2;
	add.s64 	%rd1703, %rd1701, %rd1702;
	st.f32 	[%rd1703], %f41;
$L__tmp1190:
	.loc	3 45 38
	add.s64 	%rd113, %rd112, 1;
$L__tmp1191:
	mov.u64 	%rd1792, %rd113;
$L__tmp1192:
	bra.uni 	$L__BB11_251;
$L__tmp1193:

$L__BB11_253:
	.loc	3 0 38
	add.u64 	%rd1572, %SP, 224;
	mov.b64 	%rd1573, %rd1572;
	st.u64 	[%SP+64], %rd1573;
	add.u64 	%rd1574, %SP, 192;
	mov.b64 	%rd1575, %rd1574;
	st.u64 	[%SP+72], %rd1575;
	.loc	9 161 9
	bra.uni	$L__tmp1194;
$L__tmp1194:
	.loc	3 105 23
	mov.u64 	%rd1576, 0;
	mov.b64 	%rd114, %rd1576;
$L__tmp1195:
	.loc	3 105 9
	mov.u64 	%rd1793, %rd114;
$L__tmp1196:
	bra.uni 	$L__BB11_254;

$L__BB11_254:
	mov.u64 	%rd115, %rd1793;
$L__tmp1197:
	setp.lt.u64 	%p203, %rd115, 4;
	not.pred 	%p204, %p203;
	@%p204 bra 	$L__BB11_256;
	bra.uni 	$L__BB11_255;

$L__BB11_255:
$L__tmp1198:
	.loc	3 106 13
	ld.u64 	%rd1695, [%SP+72];
	shl.b64 	%rd1696, %rd115, 2;
	add.s64 	%rd1697, %rd1695, %rd1696;
	ld.f32 	%f2389, [%rd1697];
	ld.u64 	%rd1698, [%SP+64];
	shl.b64 	%rd1699, %rd115, 2;
	add.s64 	%rd1700, %rd1698, %rd1699;
	ld.f32 	%f2390, [%rd1700];
	mul.f32 	%f2391, %f2390, %f2389;
	st.f32 	[%rd1700], %f2391;
$L__tmp1199:
	.loc	3 105 38
	add.s64 	%rd116, %rd115, 1;
$L__tmp1200:
	mov.u64 	%rd1793, %rd116;
$L__tmp1201:
	bra.uni 	$L__BB11_254;
$L__tmp1202:

$L__BB11_256:
	.loc	3 107 9
	ld.u64 	%rd1577, [%SP+64];
	setp.ne.s64 	%p205, %rd1577, 0;
	not.pred 	%p206, %p205;
	not.pred 	%p207, %p206;
	@%p207 bra 	$L__BB11_258;
	bra.uni 	$L__BB11_257;

$L__BB11_257:
	mov.u32 	%r625, 0;
	mov.b32 	%r626, %r625;
	bra.uni 	$L__BB11_258;

$L__BB11_258:
	ld.u64 	%rd1578, [%SP+64];
	mov.b64 	%rd1579, %rd1578;
	st.u64 	[%SP+56], %rd1579;
	ld.u64 	%rd1580, [%SP+56];
$L__tmp1203:
	.loc	9 162 23
	mov.u64 	%rd1581, 1;
	mov.b64 	%rd117, %rd1581;
$L__tmp1204:
	.loc	9 162 9
	mov.u64 	%rd1794, %rd117;
$L__tmp1205:
	bra.uni 	$L__BB11_259;

$L__BB11_259:
	mov.u64 	%rd118, %rd1794;
$L__tmp1206:
	setp.lt.u64 	%p208, %rd118, 3;
	not.pred 	%p209, %p208;
	@%p209 bra 	$L__BB11_284;
	bra.uni 	$L__BB11_260;

$L__BB11_260:
	.loc	9 0 9
	mov.b64 	%rd1644, %rd108;
	st.u64 	[%SP+48], %rd1644;
	mov.b64 	%rd119, %rd118;
$L__tmp1207:
	.loc	9 163 27
	bra.uni	$L__tmp1208;
$L__tmp1208:
	.loc	3 136 8
	setp.lt.u64 	%p294, %rd119, 3;
	not.pred 	%p295, %p294;
	@%p295 bra 	$L__BB11_262;
	bra.uni 	$L__BB11_261;

$L__BB11_261:
	bra.uni 	$L__BB11_263;

$L__BB11_262:
	.loc	3 136 23
	mov.u64 	%rd1645, $str;
	cvta.global.u64 	%rd1646, %rd1645;
	mov.u64 	%rd1647, $str$1;
	cvta.global.u64 	%rd1648, %rd1647;
	mov.u64 	%rd1649, __unnamed_1;
	cvta.global.u64 	%rd1650, %rd1649;
	mov.u32 	%r652, 136;
	{ // callseq 79, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1646;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1648;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r652;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1650;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 79
	bra.uni 	$L__BB11_263;

$L__BB11_263:
	.loc	3 137 9
	ld.u64 	%rd1651, [%SP+48];
	setp.ne.s64 	%p296, %rd1651, 0;
	not.pred 	%p297, %p296;
	not.pred 	%p298, %p297;
	@%p298 bra 	$L__BB11_265;
	bra.uni 	$L__BB11_264;

$L__BB11_264:
	mov.u32 	%r653, 0;
	mov.b32 	%r654, %r653;
	bra.uni 	$L__BB11_265;

$L__BB11_265:
	ld.u64 	%rd1652, [%SP+48];
	shl.b64 	%rd1653, %rd119, 2;
	add.s64 	%rd120, %rd1652, %rd1653;
$L__tmp1209:
	.loc	9 163 27
	ld.u64 	%rd121, [%SP+184];
$L__tmp1210:
	.loc	9 0 27
	mov.b64 	%rd122, %rd118;
$L__tmp1211:
	.loc	9 163 33
	bra.uni	$L__tmp1212;
$L__tmp1212:
	.loc	9 92 8
	setp.lt.u64 	%p299, %rd122, 4;
	not.pred 	%p300, %p299;
	@%p300 bra 	$L__BB11_267;
	bra.uni 	$L__BB11_266;

$L__BB11_266:
	bra.uni 	$L__BB11_268;

$L__BB11_267:
	.loc	9 92 23
	mov.u64 	%rd1654, $str;
	cvta.global.u64 	%rd1655, %rd1654;
	mov.u64 	%rd1656, $str$2;
	cvta.global.u64 	%rd1657, %rd1656;
	mov.u64 	%rd1658, __unnamed_3;
	cvta.global.u64 	%rd1659, %rd1658;
	mov.u32 	%r655, 92;
	{ // callseq 80, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1655;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1657;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r655;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1659;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 80
	bra.uni 	$L__BB11_268;

$L__BB11_268:
	.loc	9 93 9
	setp.ne.s64 	%p301, %rd121, 0;
	not.pred 	%p302, %p301;
	not.pred 	%p303, %p302;
	@%p303 bra 	$L__BB11_270;
	bra.uni 	$L__BB11_269;

$L__BB11_269:
	mov.u32 	%r656, 0;
	mov.b32 	%r657, %r656;
	bra.uni 	$L__BB11_270;

$L__BB11_270:
	shl.b64 	%rd1660, %rd122, 4;
	add.s64 	%rd1661, %rd121, %rd1660;
	mov.b64 	%rd123, %rd120;
$L__tmp1213:
	.loc	9 0 9
	mov.b64 	%rd1662, %rd1661;
	st.u64 	[%SP+112], %rd1662;
	add.u64 	%rd1663, %SP, 224;
	mov.b64 	%rd1664, %rd1663;
	st.u64 	[%SP+120], %rd1664;
	add.u64 	%rd1665, %SP, 128;
	mov.b64 	%rd1666, %rd1665;
	st.u64 	[%SP+104], %rd1666;
$L__tmp1214:
	.loc	9 163 22
	bra.uni	$L__tmp1215;
$L__tmp1215:
	.loc	3 230 19
	mov.u64 	%rd1667, 0;
	mov.b64 	%rd124, %rd1667;
$L__tmp1216:
	.loc	3 230 5
	mov.u64 	%rd1795, %rd124;
$L__tmp1217:
	bra.uni 	$L__BB11_271;

$L__BB11_271:
	mov.u64 	%rd125, %rd1795;
$L__tmp1218:
	setp.lt.u64 	%p304, %rd125, 4;
	not.pred 	%p305, %p304;
	@%p305 bra 	$L__BB11_283;
	bra.uni 	$L__BB11_272;

$L__BB11_272:
$L__tmp1219:
	.loc	3 231 9
	ld.f32 	%f42, [%rd123];
	ld.u64 	%rd1668, [%SP+112];
	mov.b64 	%rd1669, %rd1668;
	st.u64 	[%SP+96], %rd1669;
	mov.b64 	%rd126, %rd125;
$L__tmp1220:
	.loc	3 231 36
	bra.uni	$L__tmp1221;
$L__tmp1221:
	.loc	3 136 8
	setp.lt.u64 	%p306, %rd126, 4;
	not.pred 	%p307, %p306;
	@%p307 bra 	$L__BB11_274;
	bra.uni 	$L__BB11_273;

$L__BB11_273:
	bra.uni 	$L__BB11_275;

$L__BB11_274:
	.loc	3 136 23
	mov.u64 	%rd1670, $str;
	cvta.global.u64 	%rd1671, %rd1670;
	mov.u64 	%rd1672, $str$1;
	cvta.global.u64 	%rd1673, %rd1672;
	mov.u64 	%rd1674, __unnamed_4;
	cvta.global.u64 	%rd1675, %rd1674;
	mov.u32 	%r658, 136;
	{ // callseq 81, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1671;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1673;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r658;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1675;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 81
	bra.uni 	$L__BB11_275;

$L__BB11_275:
	.loc	3 137 9
	ld.u64 	%rd1676, [%SP+96];
	setp.ne.s64 	%p308, %rd1676, 0;
	not.pred 	%p309, %p308;
	not.pred 	%p310, %p309;
	@%p310 bra 	$L__BB11_277;
	bra.uni 	$L__BB11_276;

$L__BB11_276:
	mov.u32 	%r659, 0;
	mov.b32 	%r660, %r659;
	bra.uni 	$L__BB11_277;

$L__BB11_277:
	ld.u64 	%rd1677, [%SP+96];
	shl.b64 	%rd1678, %rd126, 2;
	add.s64 	%rd1679, %rd1677, %rd1678;
$L__tmp1222:
	.loc	3 231 36
	ld.f32 	%f43, [%rd1679];
	ld.u64 	%rd1680, [%SP+120];
	mov.b64 	%rd1681, %rd1680;
	st.u64 	[%SP+88], %rd1681;
	mov.b64 	%rd127, %rd125;
$L__tmp1223:
	.loc	3 231 42
	bra.uni	$L__tmp1224;
$L__tmp1224:
	.loc	3 136 8
	setp.lt.u64 	%p311, %rd127, 4;
	not.pred 	%p312, %p311;
	@%p312 bra 	$L__BB11_279;
	bra.uni 	$L__BB11_278;

$L__BB11_278:
	bra.uni 	$L__BB11_280;

$L__BB11_279:
	.loc	3 136 23
	mov.u64 	%rd1682, $str;
	cvta.global.u64 	%rd1683, %rd1682;
	mov.u64 	%rd1684, $str$1;
	cvta.global.u64 	%rd1685, %rd1684;
	mov.u64 	%rd1686, __unnamed_4;
	cvta.global.u64 	%rd1687, %rd1686;
	mov.u32 	%r661, 136;
	{ // callseq 82, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1683;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1685;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r661;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1687;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 82
	bra.uni 	$L__BB11_280;

$L__BB11_280:
	.loc	3 137 9
	ld.u64 	%rd1688, [%SP+88];
	setp.ne.s64 	%p313, %rd1688, 0;
	not.pred 	%p314, %p313;
	not.pred 	%p315, %p314;
	@%p315 bra 	$L__BB11_282;
	bra.uni 	$L__BB11_281;

$L__BB11_281:
	mov.u32 	%r662, 0;
	mov.b32 	%r663, %r662;
	bra.uni 	$L__BB11_282;

$L__BB11_282:
	ld.u64 	%rd1689, [%SP+88];
	shl.b64 	%rd1690, %rd127, 2;
	add.s64 	%rd1691, %rd1689, %rd1690;
$L__tmp1225:
	.loc	3 231 42
	ld.f32 	%f2387, [%rd1691];
	.loc	3 231 23
	{ // callseq 83, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f42;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f43;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f2387;
	.param .b32 retval0;
	call.uni (retval0), 
	__fmaf_rn, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32 	%f2388, [retval0+0];
	} // callseq 83
	shl.b64 	%rd1692, %rd125, 2;
	add.u64 	%rd1693, %SP, 128;
	add.s64 	%rd1694, %rd1693, %rd1692;
	st.f32 	[%rd1694], %f2388;
$L__tmp1226:
	.loc	3 230 34
	add.s64 	%rd128, %rd125, 1;
$L__tmp1227:
	mov.u64 	%rd1795, %rd128;
$L__tmp1228:
	bra.uni 	$L__BB11_271;
$L__tmp1229:

$L__BB11_283:
	.loc	3 232 5
	ld.f32 	%f2383, [%SP+128];
	ld.f32 	%f2384, [%SP+132];
	ld.f32 	%f2385, [%SP+136];
	ld.f32 	%f2386, [%SP+140];
$L__tmp1230:
	.loc	9 163 22
	st.f32 	[%SP+236], %f2386;
	st.f32 	[%SP+232], %f2385;
	st.f32 	[%SP+228], %f2384;
	st.f32 	[%SP+224], %f2383;
$L__tmp1231:
	.loc	9 162 35
	add.s64 	%rd129, %rd118, 1;
$L__tmp1232:
	mov.u64 	%rd1794, %rd129;
$L__tmp1233:
	bra.uni 	$L__BB11_259;
$L__tmp1234:

$L__BB11_284:
	.loc	9 0 35
	add.u64 	%rd1582, %SP, 224;
	mov.b64 	%rd1583, %rd1582;
	st.u64 	[%SP+144], %rd1583;
	.loc	9 164 25
	bra.uni	$L__tmp1235;
$L__tmp1235:
	.loc	3 148 84
	ld.u64 	%rd1584, [%SP+144];
	setp.ne.s64 	%p210, %rd1584, 0;
	not.pred 	%p211, %p210;
	not.pred 	%p212, %p211;
	@%p212 bra 	$L__BB11_286;
	bra.uni 	$L__BB11_285;

$L__BB11_285:
	mov.u32 	%r627, 0;
	mov.b32 	%r628, %r627;
	bra.uni 	$L__BB11_286;

$L__BB11_286:
	ld.u64 	%rd1585, [%SP+144];
$L__tmp1236:
	.loc	9 164 25
	ld.f32 	%f44, [%rd1585];
	add.u64 	%rd1586, %SP, 224;
	mov.b64 	%rd1587, %rd1586;
	st.u64 	[%SP+152], %rd1587;
	.loc	9 164 37
	bra.uni	$L__tmp1237;
$L__tmp1237:
	.loc	3 153 84
	ld.u64 	%rd1588, [%SP+152];
	setp.ne.s64 	%p213, %rd1588, 0;
	not.pred 	%p214, %p213;
	not.pred 	%p215, %p214;
	@%p215 bra 	$L__BB11_288;
	bra.uni 	$L__BB11_287;

$L__BB11_287:
	mov.u32 	%r629, 0;
	mov.b32 	%r630, %r629;
	bra.uni 	$L__BB11_288;

$L__BB11_288:
	ld.u64 	%rd1589, [%SP+152];
$L__tmp1238:
	.loc	9 164 37
	ld.f32 	%f45, [%rd1589+4];
	add.u64 	%rd1590, %SP, 224;
	mov.b64 	%rd1591, %rd1590;
	st.u64 	[%SP+160], %rd1591;
	.loc	9 164 49
	bra.uni	$L__tmp1239;
$L__tmp1239:
	.loc	3 158 84
	ld.u64 	%rd1592, [%SP+160];
	setp.ne.s64 	%p216, %rd1592, 0;
	not.pred 	%p217, %p216;
	not.pred 	%p218, %p217;
	@%p218 bra 	$L__BB11_290;
	bra.uni 	$L__BB11_289;

$L__BB11_289:
	mov.u32 	%r631, 0;
	mov.b32 	%r632, %r631;
	bra.uni 	$L__BB11_290;

$L__BB11_290:
	ld.u64 	%rd1593, [%SP+160];
$L__tmp1240:
	.loc	9 164 49
	ld.f32 	%f2288, [%rd1593+8];
	add.u64 	%rd1594, %SP, 208;
	mov.b64 	%rd1595, %rd1594;
	st.u64 	[%SP+168], %rd1595;
	mov.f32 	%f2289, %f44;
$L__tmp1241:
	.loc	9 0 49
	mov.f32 	%f2290, %f45;
$L__tmp1242:
	mov.f32 	%f2291, %f2288;
$L__tmp1243:
	.loc	9 164 49
	bra.uni	$L__tmp1244;
$L__tmp1244:
	.loc	3 56 9
	ld.u64 	%rd1596, [%SP+168];
	st.f32 	[%rd1596], %f2289;
	.loc	3 56 20
	ld.u64 	%rd1597, [%SP+168];
	st.f32 	[%rd1597+4], %f2290;
	.loc	3 56 31
	ld.u64 	%rd1598, [%SP+168];
	st.f32 	[%rd1598+8], %f2291;
$L__tmp1245:
	.loc	9 164 9
	ld.u64 	%rd1599, [%SP+184];
	setp.ne.s64 	%p219, %rd1599, 0;
	not.pred 	%p220, %p219;
	not.pred 	%p221, %p220;
	@%p221 bra 	$L__BB11_292;
	bra.uni 	$L__BB11_291;

$L__BB11_291:
	mov.u32 	%r633, 0;
	mov.b32 	%r634, %r633;
	bra.uni 	$L__BB11_292;

$L__BB11_292:
	ld.f32 	%f2292, [%SP+208];
	ld.f32 	%f2293, [%SP+212];
	ld.f32 	%f2294, [%SP+216];
	ld.f32 	%f2295, [%SP+220];
$L__tmp1246:
	.loc	9 168 46
	st.f32 	[%SP+476], %f2295;
	st.f32 	[%SP+472], %f2294;
	st.f32 	[%SP+468], %f2293;
	st.f32 	[%SP+464], %f2292;
	ld.u64 	%rd1600, [%SP+384];
	ld.f32 	%f2296, [%rd1600+32];
	ld.u64 	%rd1601, [%SP+384];
	ld.f32 	%f2297, [%rd1601+36];
	add.u64 	%rd1602, %SP, 400;
	mov.b64 	%rd1603, %rd1602;
	st.u64 	[%SP+24], %rd1603;
	add.u64 	%rd1604, %SP, 448;
	mov.b64 	%rd1605, %rd1604;
	st.u64 	[%SP+32], %rd1605;
	add.u64 	%rd1606, %SP, 464;
	mov.b64 	%rd1607, %rd1606;
	st.u64 	[%SP+40], %rd1607;
	mov.f32 	%f2298, %f2296;
$L__tmp1247:
	.loc	9 0 46
	mov.f32 	%f2299, %f2297;
$L__tmp1248:
	.loc	9 168 46
	bra.uni	$L__tmp1249;
$L__tmp1249:
	.loc	10 19 11
	ld.u64 	%rd1608, [%SP+24];
	ld.u64 	%rd1609, [%SP+32];
	ld.f32 	%f2300, [%rd1609];
	ld.f32 	%f2301, [%rd1609+4];
	ld.f32 	%f2302, [%rd1609+8];
	ld.f32 	%f2303, [%rd1609+12];
	st.f32 	[%rd1608+12], %f2303;
	st.f32 	[%rd1608+8], %f2302;
	st.f32 	[%rd1608+4], %f2301;
	st.f32 	[%rd1608], %f2300;
	.loc	10 19 17
	ld.u64 	%rd1610, [%SP+24];
	add.s64 	%rd1611, %rd1610, 16;
	ld.u64 	%rd1612, [%SP+40];
	ld.f32 	%f2304, [%rd1612];
	ld.f32 	%f2305, [%rd1612+4];
	ld.f32 	%f2306, [%rd1612+8];
	ld.f32 	%f2307, [%rd1612+12];
	st.f32 	[%rd1611+12], %f2307;
	st.f32 	[%rd1611+8], %f2306;
	st.f32 	[%rd1611+4], %f2305;
	st.f32 	[%rd1610+16], %f2304;
	.loc	10 19 23
	ld.u64 	%rd1613, [%SP+24];
	st.f32 	[%rd1613+32], %f2298;
	.loc	10 19 35
	ld.u64 	%rd1614, [%SP+24];
	st.f32 	[%rd1614+36], %f2299;
$L__tmp1250:
	.loc	9 168 9
	setp.ne.s64 	%p222, %rd91, 0;
	not.pred 	%p223, %p222;
	not.pred 	%p224, %p223;
	@%p224 bra 	$L__BB11_294;
	bra.uni 	$L__BB11_293;

$L__BB11_293:
	mov.u32 	%r635, 0;
	mov.b32 	%r636, %r635;
	bra.uni 	$L__BB11_294;

$L__BB11_294:
	ld.f32 	%f2308, [%SP+400];
	ld.f32 	%f2309, [%SP+404];
	ld.f32 	%f2310, [%SP+408];
	ld.f32 	%f2311, [%SP+412];
	ld.f32 	%f2312, [%SP+416];
	ld.f32 	%f2313, [%SP+420];
	ld.f32 	%f2314, [%SP+424];
	ld.f32 	%f2315, [%SP+428];
	ld.f32 	%f2316, [%SP+432];
	ld.f32 	%f2317, [%SP+436];
	ld.u8 	%rs48, [%SP+440];
	ld.u8 	%rs49, [%SP+441];
	ld.u8 	%rs50, [%SP+442];
	ld.u8 	%rs51, [%SP+443];
	ld.u8 	%rs52, [%SP+444];
	ld.u8 	%rs53, [%SP+445];
	ld.u8 	%rs54, [%SP+446];
	ld.u8 	%rs55, [%SP+447];
$L__tmp1251:
	.loc	8 22 11
	st.u8 	[%SP+6271], %rs55;
	st.u8 	[%SP+6270], %rs54;
	st.u8 	[%SP+6269], %rs53;
	st.u8 	[%SP+6268], %rs52;
	st.u8 	[%SP+6267], %rs51;
	st.u8 	[%SP+6266], %rs50;
	st.u8 	[%SP+6265], %rs49;
	st.u8 	[%SP+6264], %rs48;
	st.f32 	[%SP+6260], %f2317;
	st.f32 	[%SP+6256], %f2316;
	st.f32 	[%SP+6252], %f2315;
	st.f32 	[%SP+6248], %f2314;
	st.f32 	[%SP+6244], %f2313;
	st.f32 	[%SP+6240], %f2312;
	st.f32 	[%SP+6236], %f2311;
	st.f32 	[%SP+6232], %f2310;
	st.f32 	[%SP+6228], %f2309;
	st.f32 	[%SP+6224], %f2308;
	mov.u64 	%rd1615, 0;
	add.u64 	%rd130, %SP, 6224;
	mov.pred 	%p225, 0;
	mov.u64 	%rd1796, %rd1615;
	@%p225 bra 	$L__BB11_296;
	bra.uni 	$L__BB11_295;

$L__BB11_295:
	.loc	8 0 11
	mov.u64 	%rd131, %rd1796;
	add.s64 	%rd1616, %rd130, %rd131;
	ld.u8 	%rs56, [%rd1616];
	add.s64 	%rd1617, %rd90, %rd131;
	st.u8 	[%rd1617], %rs56;
	add.s64 	%rd132, %rd131, 1;
	setp.lt.u64 	%p226, %rd132, 40;
	mov.u64 	%rd1796, %rd132;
	@%p226 bra 	$L__BB11_295;
	bra.uni 	$L__BB11_296;

$L__BB11_296:
	add.u64 	%rd1618, %SP, 6272;
	mov.b64 	%rd1619, %rd1618;
	st.u64 	[%SP+16], %rd1619;
	.loc	8 24 16
	bra.uni	$L__tmp1252;
$L__tmp1252:
	.loc	3 148 84
	ld.u64 	%rd1620, [%SP+16];
	setp.ne.s64 	%p227, %rd1620, 0;
	not.pred 	%p228, %p227;
	not.pred 	%p229, %p228;
	@%p229 bra 	$L__BB11_298;
	bra.uni 	$L__BB11_297;

$L__BB11_297:
	mov.u32 	%r637, 0;
	mov.b32 	%r638, %r637;
	bra.uni 	$L__BB11_298;

$L__BB11_298:
	ld.u64 	%rd1621, [%SP+16];
$L__tmp1253:
	.loc	8 24 16
	ld.f32 	%f2318, [%rd1621];
	mov.f32 	%f2319, %f2318;
	st.f32 	[%SP+6320], %f2319;
	add.u64 	%rd1622, %SP, 6272;
	mov.b64 	%rd1623, %rd1622;
	st.u64 	[%SP+8], %rd1623;
	.loc	8 25 16
	bra.uni	$L__tmp1254;
$L__tmp1254:
	.loc	3 153 84
	ld.u64 	%rd1624, [%SP+8];
	setp.ne.s64 	%p230, %rd1624, 0;
	not.pred 	%p231, %p230;
	not.pred 	%p232, %p231;
	@%p232 bra 	$L__BB11_300;
	bra.uni 	$L__BB11_299;

$L__BB11_299:
	mov.u32 	%r639, 0;
	mov.b32 	%r640, %r639;
	bra.uni 	$L__BB11_300;

$L__BB11_300:
	ld.u64 	%rd1625, [%SP+8];
$L__tmp1255:
	.loc	8 25 16
	ld.f32 	%f2320, [%rd1625+4];
	mov.f32 	%f2321, %f2320;
	st.f32 	[%SP+6324], %f2321;
	add.u64 	%rd1626, %SP, 6272;
	mov.b64 	%rd1627, %rd1626;
	st.u64 	[%SP+0], %rd1627;
	.loc	8 26 16
	bra.uni	$L__tmp1256;
$L__tmp1256:
	.loc	3 158 84
	ld.u64 	%rd1628, [%SP+0];
	setp.ne.s64 	%p233, %rd1628, 0;
	not.pred 	%p234, %p233;
	not.pred 	%p235, %p234;
	@%p235 bra 	$L__BB11_302;
	bra.uni 	$L__BB11_301;

$L__BB11_301:
	mov.u32 	%r641, 0;
	mov.b32 	%r642, %r641;
	bra.uni 	$L__BB11_302;

$L__BB11_302:
	ld.u64 	%rd1629, [%SP+0];
$L__tmp1257:
	.loc	8 26 16
	ld.f32 	%f2322, [%rd1629+8];
	mov.f32 	%f46, %f2322;
$L__tmp1258:
	.loc	8 0 16
	add.u64 	%rd1630, %SP, 6272;
	.loc	8 27 14
	add.s64 	%rd133, %rd1630, 16;
$L__tmp1259:
	.loc	8 27 16
	bra.uni	$L__tmp1260;
$L__tmp1260:
	.loc	3 148 84
	setp.ne.s64 	%p236, %rd133, 0;
	not.pred 	%p237, %p236;
	not.pred 	%p238, %p237;
	@%p238 bra 	$L__BB11_304;
	bra.uni 	$L__BB11_303;

$L__BB11_303:
	mov.u32 	%r643, 0;
	mov.b32 	%r644, %r643;
	bra.uni 	$L__BB11_304;
$L__tmp1261:

$L__BB11_304:
	.loc	8 27 16
	ld.f32 	%f2323, [%rd133];
	mov.f32 	%f2324, %f2323;
	st.f32 	[%SP+6328], %f2324;
	add.u64 	%rd1631, %SP, 6272;
	.loc	8 28 14
	add.s64 	%rd134, %rd1631, 16;
$L__tmp1262:
	.loc	8 28 16
	bra.uni	$L__tmp1263;
$L__tmp1263:
	.loc	3 153 84
	setp.ne.s64 	%p239, %rd134, 0;
	not.pred 	%p240, %p239;
	not.pred 	%p241, %p240;
	@%p241 bra 	$L__BB11_306;
	bra.uni 	$L__BB11_305;

$L__BB11_305:
	mov.u32 	%r645, 0;
	mov.b32 	%r646, %r645;
	bra.uni 	$L__BB11_306;
$L__tmp1264:

$L__BB11_306:
	.loc	8 28 16
	ld.f32 	%f2325, [%rd134+4];
	mov.f32 	%f2326, %f2325;
	st.f32 	[%SP+6332], %f2326;
	add.u64 	%rd1632, %SP, 6272;
	.loc	8 29 14
	add.s64 	%rd135, %rd1632, 16;
$L__tmp1265:
	.loc	8 29 16
	bra.uni	$L__tmp1266;
$L__tmp1266:
	.loc	3 158 84
	setp.ne.s64 	%p242, %rd135, 0;
	not.pred 	%p243, %p242;
	not.pred 	%p244, %p243;
	@%p244 bra 	$L__BB11_308;
	bra.uni 	$L__BB11_307;

$L__BB11_307:
	mov.u32 	%r647, 0;
	mov.b32 	%r648, %r647;
	bra.uni 	$L__BB11_308;
$L__tmp1267:

$L__BB11_308:
	.loc	8 29 16
	ld.f32 	%f2327, [%rd135+8];
	mov.f32 	%f47, %f2327;
$L__tmp1268:
	.loc	8 0 16
	add.u64 	%rd1633, %SP, 6328;
	mov.b64 	%rd1634, %rd1633;
$L__tmp1269:
	.loc	8 31 15
	bra.uni	$L__tmp1270;
$L__tmp1270:
	.loc	18 8 5
	ld.f32 	%f2328, [%rd1634];
	ld.f32 	%f2329, [%rd1634];
	mul.f32 	%f2330, %f2328, %f2329;
	add.u64 	%rd1635, %SP, 6332;
	mov.b64 	%rd1636, %rd1635;
$L__tmp1271:
	.loc	8 31 25
	bra.uni	$L__tmp1272;
$L__tmp1272:
	.loc	18 8 5
	ld.f32 	%f2331, [%rd1636];
	ld.f32 	%f2332, [%rd1636];
	mul.f32 	%f2333, %f2331, %f2332;
$L__tmp1273:
	.loc	8 31 25
	add.f32 	%f2334, %f2330, %f2333;
$L__tmp1274:
	.loc	8 32 13
	ld.f32 	%f2335, [%SP+6328];
	ld.f32 	%f2336, [%SP+6320];
	mul.f32 	%f2337, %f2335, %f2336;
	ld.f32 	%f2338, [%SP+6332];
	ld.f32 	%f2339, [%SP+6324];
	mul.f32 	%f2340, %f2338, %f2339;
	add.f32 	%f2341, %f2337, %f2340;
	cvt.f64.f32 	%fd1, %f2341;
	mul.f64 	%fd2, %fd1, 0d4000000000000000;
	cvt.rn.f32.f64 	%f2342, %fd2;
$L__tmp1275:
	.loc	8 0 13
	add.u64 	%rd1637, %SP, 6320;
	mov.b64 	%rd1638, %rd1637;
$L__tmp1276:
	.loc	8 33 15
	bra.uni	$L__tmp1277;
$L__tmp1277:
	.loc	18 8 5
	ld.f32 	%f2343, [%rd1638];
	ld.f32 	%f2344, [%rd1638];
	mul.f32 	%f2345, %f2343, %f2344;
	add.u64 	%rd1639, %SP, 6324;
	mov.b64 	%rd1640, %rd1639;
$L__tmp1278:
	.loc	8 33 25
	bra.uni	$L__tmp1279;
$L__tmp1279:
	.loc	18 8 5
	ld.f32 	%f2346, [%rd1640];
	ld.f32 	%f2347, [%rd1640];
	mul.f32 	%f2348, %f2346, %f2347;
$L__tmp1280:
	.loc	8 33 25
	add.f32 	%f2349, %f2345, %f2348;
	add.s64 	%rd1641, %rd1, 164;
$L__tmp1281:
	.loc	8 33 35
	bra.uni	$L__tmp1282;
$L__tmp1282:
	.loc	18 8 5
	ld.f32 	%f2350, [%rd1641];
	ld.f32 	%f2351, [%rd1641];
	mul.f32 	%f2352, %f2350, %f2351;
$L__tmp1283:
	.loc	8 33 35
	sub.f32 	%f2353, %f2349, %f2352;
$L__tmp1284:
	.loc	8 0 35
	mov.f32 	%f48, %f2334;
$L__tmp1285:
	mov.f32 	%f49, %f2342;
$L__tmp1286:
	mov.f32 	%f50, %f2353;
$L__tmp1287:
	add.u64 	%rd1642, %SP, 6336;
	mov.b64 	%rd136, %rd1642;
$L__tmp1288:
	add.u64 	%rd1643, %SP, 6340;
	mov.b64 	%rd137, %rd1643;
$L__tmp1289:
	.loc	8 36 27
	bra.uni	$L__tmp1290;
$L__tmp1290:
	.loc	18 12 22
	setp.eq.f32 	%p246, %f48, 0f00000000;
	selp.u16 	%rs3, 1, 0, %p246;
	selp.u16 	%rs57, 1, 0, %p246;
$L__tmp1291:
	.loc	18 14 5
	setp.ne.s16 	%p247, %rs57, 0;
	mov.pred 	%p245, 0;
	not.pred 	%p248, %p247;
	mov.pred 	%p347, %p245;
	@%p248 bra 	$L__BB11_310;
	bra.uni 	$L__BB11_309;

$L__BB11_309:
	setp.eq.f32 	%p9, %f49, 0f00000000;
	mov.pred 	%p347, %p9;
	bra.uni 	$L__BB11_310;

$L__BB11_310:
	mov.pred 	%p10, %p347;
	not.pred 	%p249, %p10;
	@%p249 bra 	$L__BB11_312;
	bra.uni 	$L__BB11_311;

$L__BB11_311:
$L__tmp1292:
	.loc	18 15 9
	mov.u16 	%rs63, 0;
	mov.b16 	%rs4, %rs63;
	mov.u16 	%rs69, %rs4;
	bra.uni 	$L__BB11_323;
$L__tmp1293:

$L__BB11_312:
	.loc	18 17 5
	neg.f32 	%f2354, %f50;
	div.rn.f32 	%f2355, %f2354, %f49;
	st.f32 	[%rd137], %f2355;
	ld.f32 	%f2356, [%rd137];
	st.f32 	[%rd136], %f2356;
	.loc	18 18 19
	mul.f32 	%f2357, %f48, 0fC0800000;
	mul.f32 	%f2358, %f2357, %f50;
	.loc	18 18 21
	{ // callseq 74, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f49;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f49;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f2358;
	.param .b32 retval0;
	call.uni (retval0), 
	fmaf, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32 	%f51, [retval0+0];
$L__tmp1294:
	} // callseq 74
	.loc	18 21 5
	and.b16  	%rs58, %rs3, 255;
	setp.ne.s16 	%p251, %rs58, 0;
	not.pred 	%p252, %p251;
	mov.pred 	%p250, 0;
	not.pred 	%p253, %p252;
	mov.pred 	%p348, %p250;
	@%p253 bra 	$L__BB11_314;
	bra.uni 	$L__BB11_313;

$L__BB11_313:
	setp.lt.f32 	%p11, %f51, 0f00000000;
	mov.pred 	%p348, %p11;
	bra.uni 	$L__BB11_314;

$L__BB11_314:
	mov.pred 	%p12, %p348;
	not.pred 	%p254, %p12;
	@%p254 bra 	$L__BB11_316;
	bra.uni 	$L__BB11_315;

$L__BB11_315:
$L__tmp1295:
	.loc	18 22 9
	mov.u16 	%rs62, 0;
	mov.b16 	%rs5, %rs62;
	mov.u16 	%rs69, %rs5;
	bra.uni 	$L__BB11_323;
$L__tmp1296:

$L__BB11_316:
	.loc	18 31 40
	{ // callseq 75, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f51;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZSt4sqrtf, 
	(
	param0
	);
	ld.param.f32 	%f2359, [retval0+0];
	} // callseq 75
	.loc	18 31 31
	{ // callseq 76, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f2359;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f49;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZSt8copysignff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f2360, [retval0+0];
	} // callseq 76
	add.f32 	%f2361, %f49, %f2360;
	mul.f32 	%f2362, %f2361, 0fBF000000;
$L__tmp1297:
	.loc	18 33 15
	div.rn.f32 	%f2363, %f2362, %f48;
$L__tmp1298:
	.loc	18 34 15
	div.rn.f32 	%f2364, %f50, %f2362;
$L__tmp1299:
	.loc	18 37 17
	{ // callseq 77, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f2363;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f2364;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3minEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f52, [retval0+0];
$L__tmp1300:
	} // callseq 77
	.loc	18 38 17
	{ // callseq 78, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f2363;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f2364;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3maxEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f53, [retval0+0];
$L__tmp1301:
	} // callseq 78
	.loc	18 40 5
	and.b16  	%rs59, %rs3, 255;
	setp.ne.s16 	%p255, %rs59, 0;
	not.pred 	%p256, %p255;
	@%p256 bra 	$L__BB11_318;
	bra.uni 	$L__BB11_317;

$L__BB11_317:
	ld.f32 	%f54, [%rd136];
	mov.f32 	%f2409, %f54;
	bra.uni 	$L__BB11_319;

$L__BB11_318:
	mov.f32 	%f2409, %f52;
$L__tmp1302:
	bra.uni 	$L__BB11_319;

$L__BB11_319:
	mov.f32 	%f55, %f2409;
	st.f32 	[%rd136], %f55;
	.loc	18 41 5
	and.b16  	%rs60, %rs3, 255;
	setp.ne.s16 	%p257, %rs60, 0;
	not.pred 	%p258, %p257;
	@%p258 bra 	$L__BB11_321;
	bra.uni 	$L__BB11_320;

$L__BB11_320:
	ld.f32 	%f56, [%rd136];
	mov.f32 	%f2410, %f56;
	bra.uni 	$L__BB11_322;

$L__BB11_321:
	mov.f32 	%f2410, %f53;
$L__tmp1303:
	bra.uni 	$L__BB11_322;

$L__BB11_322:
	mov.f32 	%f57, %f2410;
	st.f32 	[%rd137], %f57;
	.loc	18 43 5
	mov.u16 	%rs61, 1;
	mov.b16 	%rs6, %rs61;
	mov.u16 	%rs69, %rs6;
	bra.uni 	$L__BB11_323;

$L__BB11_323:
	mov.u16 	%rs7, %rs69;
$L__tmp1304:
	.loc	8 36 27
	cvt.s16.s8 	%rs64, %rs7;
	mov.b16 	%rs8, %rs64;
$L__tmp1305:
	.loc	8 39 21
	ld.f32 	%f2365, [%SP+6336];
	ld.f32 	%f2366, [%SP+6304];
	setp.le.f32 	%p260, %f2365, %f2366;
	mov.pred 	%p259, 0;
	not.pred 	%p261, %p260;
	mov.pred 	%p349, %p259;
	@%p261 bra 	$L__BB11_325;
	bra.uni 	$L__BB11_324;

$L__BB11_324:
	ld.f32 	%f2367, [%SP+6340];
	setp.ge.f32 	%p13, %f2367, 0f00000000;
	mov.pred 	%p349, %p13;
	bra.uni 	$L__BB11_325;

$L__BB11_325:
	mov.pred 	%p14, %p349;
	not.pred 	%p263, %p14;
	selp.u16 	%rs9, 1, 0, %p263;
	.loc	8 41 22
	ld.f32 	%f2368, [%SP+6336];
	mul.f32 	%f2369, %f47, %f2368;
	add.f32 	%f58, %f46, %f2369;
$L__tmp1306:
	.loc	8 42 21
	ld.f32 	%f2370, [%SP+6340];
	mul.f32 	%f2371, %f47, %f2370;
	add.f32 	%f59, %f46, %f2371;
$L__tmp1307:
	.loc	8 45 20
	ld.f32 	%f2372, [%SP+6336];
	setp.lt.f32 	%p264, %f2372, 0f00000000;
	mov.pred 	%p262, 0;
	not.pred 	%p265, %p264;
	mov.pred 	%p350, %p262;
	@%p265 bra 	$L__BB11_327;
	bra.uni 	$L__BB11_326;

$L__BB11_326:
	ld.f32 	%f2373, [%SP+6340];
	ld.f32 	%f2374, [%SP+6304];
	setp.gt.f32 	%p15, %f2373, %f2374;
	mov.pred 	%p350, %p15;
	bra.uni 	$L__BB11_327;

$L__BB11_327:
	mov.pred 	%p16, %p350;
	selp.u16 	%rs10, 1, 0, %p16;
	.loc	8 47 29
	and.b16  	%rs65, %rs8, 255;
	setp.ne.s16 	%p267, %rs65, 0;
	mov.pred 	%p266, 0;
	not.pred 	%p268, %p267;
	mov.pred 	%p351, %p266;
	@%p268 bra 	$L__BB11_329;
	bra.uni 	$L__BB11_328;

$L__BB11_328:
	and.b16  	%rs66, %rs9, 255;
	setp.ne.s16 	%p269, %rs66, 0;
	not.pred 	%p17, %p269;
	mov.pred 	%p351, %p17;
	bra.uni 	$L__BB11_329;

$L__BB11_329:
	mov.pred 	%p18, %p351;
	mov.pred 	%p270, 0;
	not.pred 	%p271, %p18;
	mov.pred 	%p352, %p270;
	@%p271 bra 	$L__BB11_331;
	bra.uni 	$L__BB11_330;

$L__BB11_330:
	and.b16  	%rs67, %rs10, 255;
	setp.ne.s16 	%p272, %rs67, 0;
	not.pred 	%p19, %p272;
	mov.pred 	%p352, %p19;
	bra.uni 	$L__BB11_331;

$L__BB11_331:
	mov.pred 	%p20, %p352;
	mov.pred 	%p273, 0;
	not.pred 	%p274, %p20;
	mov.pred 	%p358, %p273;
	@%p274 bra 	$L__BB11_343;
	bra.uni 	$L__BB11_332;

$L__BB11_332:
	setp.ge.f32 	%p276, %f58, 0f00000000;
	mov.pred 	%p275, 0;
	not.pred 	%p277, %p276;
	mov.pred 	%p353, %p275;
	@%p277 bra 	$L__BB11_334;
	bra.uni 	$L__BB11_333;

$L__BB11_333:
	ld.f32 	%f2375, [%rd1+160];
	setp.le.f32 	%p21, %f58, %f2375;
	mov.pred 	%p353, %p21;
	bra.uni 	$L__BB11_334;

$L__BB11_334:
	mov.pred 	%p22, %p353;
	mov.pred 	%p278, 0;
	not.pred 	%p279, %p22;
	mov.pred 	%p354, %p278;
	@%p279 bra 	$L__BB11_336;
	bra.uni 	$L__BB11_335;

$L__BB11_335:
	ld.f32 	%f2376, [%SP+6336];
	setp.ge.f32 	%p23, %f2376, 0f00000000;
	mov.pred 	%p354, %p23;
	bra.uni 	$L__BB11_336;

$L__BB11_336:
	mov.pred 	%p24, %p354;
	mov.pred 	%p280, -1;
	mov.pred 	%p357, %p280;
	@%p24 bra 	$L__BB11_342;
	bra.uni 	$L__BB11_337;

$L__BB11_337:
	setp.ge.f32 	%p282, %f59, 0f00000000;
	mov.pred 	%p281, 0;
	not.pred 	%p283, %p282;
	mov.pred 	%p355, %p281;
	@%p283 bra 	$L__BB11_339;
	bra.uni 	$L__BB11_338;

$L__BB11_338:
	ld.f32 	%f2377, [%rd1+160];
	setp.le.f32 	%p25, %f59, %f2377;
	mov.pred 	%p355, %p25;
	bra.uni 	$L__BB11_339;

$L__BB11_339:
	mov.pred 	%p26, %p355;
	mov.pred 	%p284, 0;
	not.pred 	%p285, %p26;
	mov.pred 	%p356, %p284;
	@%p285 bra 	$L__BB11_341;
	bra.uni 	$L__BB11_340;

$L__BB11_340:
	ld.f32 	%f2378, [%SP+6340];
	ld.f32 	%f2379, [%SP+6304];
	setp.le.f32 	%p27, %f2378, %f2379;
	mov.pred 	%p356, %p27;
	bra.uni 	$L__BB11_341;

$L__BB11_341:
	mov.pred 	%p28, %p356;
	mov.pred 	%p357, %p28;
	bra.uni 	$L__BB11_342;

$L__BB11_342:
	mov.pred 	%p29, %p357;
	mov.pred 	%p358, %p29;
	bra.uni 	$L__BB11_343;

$L__BB11_343:
	mov.pred 	%p30, %p358;
	selp.u16 	%rs11, 1, 0, %p30;
	.loc	8 52 13
	setp.ge.f32 	%p287, %f58, 0f00000000;
	mov.pred 	%p286, 0;
	not.pred 	%p288, %p287;
	mov.pred 	%p359, %p286;
	@%p288 bra 	$L__BB11_345;
	bra.uni 	$L__BB11_344;

$L__BB11_344:
	ld.f32 	%f2380, [%rd1+160];
	setp.le.f32 	%p31, %f58, %f2380;
	mov.pred 	%p359, %p31;
	bra.uni 	$L__BB11_345;

$L__BB11_345:
	mov.pred 	%p32, %p359;
	mov.pred 	%p289, 0;
	not.pred 	%p290, %p32;
	mov.pred 	%p360, %p289;
	@%p290 bra 	$L__BB11_347;
	bra.uni 	$L__BB11_346;

$L__BB11_346:
	ld.f32 	%f2381, [%SP+6336];
	setp.ge.f32 	%p33, %f2381, 0f00000000;
	mov.pred 	%p360, %p33;
	bra.uni 	$L__BB11_347;

$L__BB11_347:
	mov.pred 	%p34, %p360;
	not.pred 	%p291, %p34;
	@%p291 bra 	$L__BB11_349;
	bra.uni 	$L__BB11_348;

$L__BB11_348:
	ld.f32 	%f60, [%SP+6336];
	mov.f32 	%f2411, %f60;
	bra.uni 	$L__BB11_350;

$L__BB11_349:
	ld.f32 	%f61, [%SP+6340];
	mov.f32 	%f2411, %f61;
	bra.uni 	$L__BB11_350;

$L__BB11_350:
	mov.f32 	%f62, %f2411;
$L__tmp1308:
	.loc	8 54 5
	and.b16  	%rs68, %rs11, 255;
	setp.ne.s16 	%p292, %rs68, 0;
	not.pred 	%p293, %p292;
	@%p293 bra 	$L__BB11_352;
	bra.uni 	$L__BB11_351;

$L__BB11_351:
	.loc	8 0 5
	mov.f32 	%f2382, %f62;
$L__tmp1309:
	mov.u32 	%r651, 254;
	mov.b32 	%r650, %r651;
$L__tmp1310:
	.loc	8 55 9
	bra.uni	$L__tmp1311;
$L__tmp1311:
	.loc	17 949 5
	// begin inline asm
	call (%r649), _optix_report_intersection_0, (%f2382, %r650);
	// end inline asm
$L__tmp1312:
	.loc	8 55 9
	bra.uni 	$L__BB11_352;
$L__tmp1313:

$L__BB11_352:
	.loc	8 56 1
	ret;
$L__tmp1314:
$L__func_end11:

}
	// .globl	_ZN5optix7get_rayEv
.visible .func  (.param .align 16 .b8 func_retval0[48]) _ZN5optix7get_rayEv()
{
	.local .align 16 .b8 	__local_depot12[5744];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<157>;
	.reg .b16 	%rs<39>;
	.reg .f32 	%f<2256>;
	.reg .b32 	%r<652>;
	.reg .b64 	%rd<1509>;
	.loc	10 26 0
$L__func_begin12:
	.loc	10 26 0


	mov.u64 	%SPL, __local_depot12;
	cvta.local.u64 	%SP, %SPL;
	add.u64 	%rd1, %SP, 5696;
	mov.b64 	%rd89, %rd1;
	st.u64 	[%SP+5632], %rd89;
	.loc	10 27 11
	bra.uni	$L__tmp1315;
$L__tmp1315:
	.loc	10 15 79
	ld.u64 	%rd90, [%SP+5632];
	ld.u64 	%rd91, [%SP+5632];
$L__tmp1316:
	.loc	10 28 69
	bra.uni	$L__tmp1317;
$L__tmp1317:
	.loc	17 550 5
	// begin inline asm
	call (%f37), _optix_get_world_ray_origin_x, ();
	// end inline asm
$L__tmp1318:
	.loc	17 551 5
	// begin inline asm
	call (%f38), _optix_get_world_ray_origin_y, ();
	// end inline asm
$L__tmp1319:
	.loc	17 552 5
	// begin inline asm
	call (%f39), _optix_get_world_ray_origin_z, ();
	// end inline asm
$L__tmp1320:
	.loc	17 553 12
	{ // callseq 90, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f37;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f38;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f39;
	.param .align 4 .b8 retval0[12];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float3Efff, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32 	%f40, [retval0+0];
	ld.param.f32 	%f41, [retval0+4];
	ld.param.f32 	%f42, [retval0+8];
	} // callseq 90
	st.f32 	[%SP+5576], %f42;
	st.f32 	[%SP+5572], %f41;
	st.f32 	[%SP+5568], %f40;
$L__tmp1321:
	.loc	17 818 9
	bra.uni	$L__tmp1322;
$L__tmp1322:
	.loc	17 879 5
	// begin inline asm
	call (%r125), _optix_get_transform_list_size, ();
	// end inline asm
$L__tmp1323:
	.loc	17 880 5
	mov.b32 	%r126, %r125;
$L__tmp1324:
	.loc	17 818 9
	setp.eq.s32 	%p9, %r126, 0;
	not.pred 	%p10, %p9;
	@%p10 bra 	$L__BB12_2;
	bra.uni 	$L__BB12_1;

$L__BB12_1:
	.loc	10 28 27
	bra.uni	$L__tmp1325;
$L__tmp1325:
	.loc	17 819 9
	ld.f32 	%f3, [%SP+5576];
	ld.f32 	%f2, [%SP+5572];
	ld.f32 	%f1, [%SP+5568];
	mov.f32 	%f2250, %f1;
	mov.f32 	%f2251, %f2;
	mov.f32 	%f2252, %f3;
	bra.uni 	$L__BB12_94;
$L__tmp1326:

$L__BB12_2:
	.loc	17 0 9
	add.u64 	%rd92, %SP, 5584;
	mov.b64 	%rd93, %rd92;
	st.u64 	[%SP+5440], %rd93;
	add.u64 	%rd94, %SP, 5600;
	mov.b64 	%rd95, %rd94;
	st.u64 	[%SP+5448], %rd95;
	add.u64 	%rd96, %SP, 5616;
	mov.b64 	%rd97, %rd96;
	st.u64 	[%SP+5456], %rd97;
	.loc	20 332 31
	bra.uni	$L__tmp1327;
$L__tmp1327:
	.loc	17 879 5
	// begin inline asm
	call (%r127), _optix_get_transform_list_size, ();
	// end inline asm
$L__tmp1328:
	.loc	17 880 5
	mov.b32 	%r128, %r127;
$L__tmp1329:
	.loc	20 332 31
	mov.b32 	%r1, %r128;
$L__tmp1330:
	.loc	20 333 24
	bra.uni	$L__tmp1331;
$L__tmp1331:
	.loc	17 600 5
	// begin inline asm
	call (%f43), _optix_get_ray_time, ();
	// end inline asm
$L__tmp1332:
	.loc	17 601 5
	mov.f32 	%f44, %f43;
$L__tmp1333:
	.loc	20 333 24
	mov.f32 	%f4, %f44;
$L__tmp1334:
	.loc	17 822 5
	bra.uni	$L__tmp1335;
$L__tmp1335:
	.loc	20 336 25
	mov.u32 	%r129, 0;
	mov.b32 	%r2, %r129;
$L__tmp1336:
	.loc	20 336 5
	mov.u32 	%r612, %r2;
$L__tmp1337:
	bra.uni 	$L__BB12_3;

$L__BB12_3:
	mov.u32 	%r3, %r612;
$L__tmp1338:
	setp.lt.u32 	%p11, %r3, %r1;
	not.pred 	%p12, %p11;
	@%p12 bra 	$L__BB12_93;
	bra.uni 	$L__BB12_4;

$L__BB12_4:
	.loc	20 0 5
	mov.b32 	%r130, %r3;
$L__tmp1339:
	.loc	20 338 41
	bra.uni	$L__tmp1340;
$L__tmp1340:
	.loc	17 886 5
	// begin inline asm
	call (%rd127), _optix_get_transform_list_handle, (%r130);
	// end inline asm
$L__tmp1341:
	.loc	17 887 5
	mov.b64 	%rd129, %rd127;
$L__tmp1342:
	.loc	20 338 41
	mov.b64 	%rd130, %rd129;
$L__tmp1343:
	.loc	20 0 41
	add.u64 	%rd131, %SP, 5472;
	mov.b64 	%rd132, %rd131;
	st.u64 	[%SP+5392], %rd132;
	add.u64 	%rd133, %SP, 5488;
	mov.b64 	%rd134, %rd133;
	st.u64 	[%SP+5400], %rd134;
	add.u64 	%rd135, %SP, 5504;
	mov.b64 	%rd136, %rd135;
	st.u64 	[%SP+5408], %rd136;
	mov.b64 	%rd2, %rd130;
$L__tmp1344:
	mov.f32 	%f5, %f4;
$L__tmp1345:
	mov.u16 	%rs3, 0;
	mov.b16 	%rs1, %rs3;
$L__tmp1346:
	mov.b64 	%rd128, %rd2;
$L__tmp1347:
	.loc	20 284 37
	bra.uni	$L__tmp1348;
$L__tmp1348:
	.loc	17 893 5
	// begin inline asm
	call (%r131), _optix_get_transform_type_from_handle, (%rd128);
	// end inline asm
$L__tmp1349:
	.loc	17 894 5
	mov.b32 	%r132, %r131;
$L__tmp1350:
	.loc	20 284 37
	mov.b32 	%r4, %r132;
$L__tmp1351:
	.loc	20 286 5
	setp.eq.s32 	%p14, %r4, 2;
	mov.pred 	%p13, -1;
	mov.pred 	%p153, %p13;
	@%p14 bra 	$L__BB12_6;
	bra.uni 	$L__BB12_5;

$L__BB12_5:
	setp.eq.s32 	%p1, %r4, 3;
	mov.pred 	%p153, %p1;
	bra.uni 	$L__BB12_6;

$L__BB12_6:
	mov.pred 	%p2, %p153;
	not.pred 	%p15, %p2;
	@%p15 bra 	$L__BB12_65;
	bra.uni 	$L__BB12_7;

$L__BB12_7:
	.loc	20 341 9
	bra.uni	$L__tmp1352;
$L__tmp1352:
	.loc	20 288 9
	setp.eq.s32 	%p31, %r4, 2;
	not.pred 	%p32, %p31;
	@%p32 bra 	$L__BB12_32;
	bra.uni 	$L__BB12_8;

$L__BB12_8:
	.loc	20 0 9
	mov.b64 	%rd499, %rd2;
$L__tmp1353:
	.loc	20 290 63
	bra.uni	$L__tmp1354;
$L__tmp1354:
	.loc	17 914 5
	// begin inline asm
	call (%rd498), _optix_get_matrix_motion_transform_from_handle, (%rd499);
	// end inline asm
$L__tmp1355:
	.loc	20 290 63
	mov.b64 	%rd500, %rd498;
	st.u64 	[%SP+5416], %rd500;
	.loc	20 291 13
	ld.u64 	%rd501, [%SP+5392];
	ld.u64 	%rd502, [%SP+5400];
	ld.u64 	%rd503, [%SP+5408];
	ld.u64 	%rd504, [%SP+5416];
	mov.b64 	%rd505, %rd501;
	st.u64 	[%SP+5208], %rd505;
	mov.b64 	%rd506, %rd502;
	st.u64 	[%SP+5216], %rd506;
	mov.b64 	%rd507, %rd503;
	st.u64 	[%SP+5224], %rd507;
	mov.b64 	%rd508, %rd504;
	st.u64 	[%SP+5232], %rd508;
	mov.f32 	%f6, %f5;
$L__tmp1356:
	.loc	20 291 13
	bra.uni	$L__tmp1357;
$L__tmp1357:
	.loc	20 241 5
	ld.u64 	%rd509, [%SP+5232];
	mov.b64 	%rd510, %rd509;
	st.u64 	[%SP+5072], %rd510;
	.loc	20 241 42
	bra.uni	$L__tmp1358;
$L__tmp1358:
	.loc	20 63 18
	mov.u32 	%r248, 0;
	mov.b32 	%r5, %r248;
$L__tmp1359:
	.loc	20 63 5
	mov.u32 	%r613, %r5;
$L__tmp1360:
	bra.uni 	$L__BB12_9;

$L__BB12_9:
	mov.u32 	%r6, %r613;
$L__tmp1361:
	cvt.s64.s32 	%rd511, %r6;
	setp.lt.u64 	%p53, %rd511, 128;
	not.pred 	%p54, %p53;
	@%p54 bra 	$L__BB12_11;
	bra.uni 	$L__BB12_10;

$L__BB12_10:
$L__tmp1362:
	.loc	20 64 9
	cvt.s64.s32 	%rd761, %r6;
	add.u64 	%rd762, %SP, 5080;
	add.s64 	%rd763, %rd762, %rd761;
	ld.u64 	%rd764, [%SP+5072];
	cvt.s64.s32 	%rd765, %r6;
	add.s64 	%rd759, %rd764, %rd765;
$L__tmp1363:
	.loc	20 64 40
	bra.uni	$L__tmp1364;
$L__tmp1364:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd758, %rd759;
	// end inline asm
$L__tmp1365:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r358,%r359,%r360,%r361}, [%rd758];
	// end inline asm
	st.u32 	[%SP+5056], %r358;
	st.u32 	[%SP+5060], %r359;
	st.u32 	[%SP+5064], %r360;
	st.u32 	[%SP+5068], %r361;
	.loc	20 56 5
	ld.u32 	%r362, [%SP+5056];
	ld.u32 	%r363, [%SP+5060];
	ld.u32 	%r364, [%SP+5064];
	ld.u32 	%r365, [%SP+5068];
$L__tmp1366:
	.loc	20 64 40
	st.u32 	[%rd763+12], %r365;
	st.u32 	[%rd763+8], %r364;
	st.u32 	[%rd763+4], %r363;
	st.u32 	[%rd763], %r362;
$L__tmp1367:
	.loc	20 63 42
	add.s32 	%r7, %r6, 16;
$L__tmp1368:
	mov.u32 	%r613, %r7;
$L__tmp1369:
	bra.uni 	$L__BB12_9;
$L__tmp1370:

$L__BB12_11:
	.loc	20 65 5
	ld.u64 	%rd512, [%SP+5080];
	ld.u16 	%rs11, [%SP+5088];
	ld.u16 	%rs12, [%SP+5090];
	ld.f32 	%f580, [%SP+5092];
	ld.f32 	%f581, [%SP+5096];
	ld.u32 	%r249, [%SP+5100];
	ld.u32 	%r250, [%SP+5104];
	ld.u32 	%r251, [%SP+5108];
	ld.f32 	%f582, [%SP+5112];
	ld.f32 	%f583, [%SP+5116];
	ld.f32 	%f584, [%SP+5120];
	ld.f32 	%f585, [%SP+5124];
	ld.f32 	%f586, [%SP+5128];
	ld.f32 	%f587, [%SP+5132];
	ld.f32 	%f588, [%SP+5136];
	ld.f32 	%f589, [%SP+5140];
	ld.f32 	%f590, [%SP+5144];
	ld.f32 	%f591, [%SP+5148];
	ld.f32 	%f592, [%SP+5152];
	ld.f32 	%f593, [%SP+5156];
	ld.f32 	%f594, [%SP+5160];
	ld.f32 	%f595, [%SP+5164];
	ld.f32 	%f596, [%SP+5168];
	ld.f32 	%f597, [%SP+5172];
	ld.f32 	%f598, [%SP+5176];
	ld.f32 	%f599, [%SP+5180];
	ld.f32 	%f600, [%SP+5184];
	ld.f32 	%f601, [%SP+5188];
	ld.f32 	%f602, [%SP+5192];
	ld.f32 	%f603, [%SP+5196];
	ld.f32 	%f604, [%SP+5200];
	ld.f32 	%f605, [%SP+5204];
$L__tmp1371:
	.loc	20 241 42
	st.f32 	[%SP+5388], %f605;
	st.f32 	[%SP+5384], %f604;
	st.f32 	[%SP+5380], %f603;
	st.f32 	[%SP+5376], %f602;
	st.f32 	[%SP+5372], %f601;
	st.f32 	[%SP+5368], %f600;
	st.f32 	[%SP+5364], %f599;
	st.f32 	[%SP+5360], %f598;
	st.f32 	[%SP+5356], %f597;
	st.f32 	[%SP+5352], %f596;
	st.f32 	[%SP+5348], %f595;
	st.f32 	[%SP+5344], %f594;
	st.f32 	[%SP+5340], %f593;
	st.f32 	[%SP+5336], %f592;
	st.f32 	[%SP+5332], %f591;
	st.f32 	[%SP+5328], %f590;
	st.f32 	[%SP+5324], %f589;
	st.f32 	[%SP+5320], %f588;
	st.f32 	[%SP+5316], %f587;
	st.f32 	[%SP+5312], %f586;
	st.f32 	[%SP+5308], %f585;
	st.f32 	[%SP+5304], %f584;
	st.f32 	[%SP+5300], %f583;
	st.f32 	[%SP+5296], %f582;
	st.u32 	[%SP+5292], %r251;
	st.u32 	[%SP+5288], %r250;
	st.u32 	[%SP+5284], %r249;
	st.f32 	[%SP+5280], %f581;
	st.f32 	[%SP+5276], %f580;
	st.u16 	[%SP+5274], %rs12;
	st.u16 	[%SP+5272], %rs11;
	st.u64 	[%SP+5264], %rd512;
	add.u64 	%rd513, %SP, 5264;
	add.s64 	%rd514, %rd513, 8;
	ld.u16 	%rs13, [%rd514+2];
	ld.f32 	%f606, [%rd514+4];
	ld.f32 	%f607, [%rd514+8];
	ld.u16 	%rs14, [%SP+5272];
	st.f32 	[%SP+5248], %f607;
	st.f32 	[%SP+5244], %f606;
	st.u16 	[%SP+5242], %rs13;
	st.u16 	[%SP+5240], %rs14;
	add.u64 	%rd515, %SP, 5252;
	mov.b64 	%rd516, %rd515;
$L__tmp1372:
	.loc	20 0 42
	add.u64 	%rd517, %SP, 5256;
	mov.b64 	%rd518, %rd517;
$L__tmp1373:
	add.u64 	%rd519, %SP, 5240;
	mov.b64 	%rd520, %rd519;
	st.u64 	[%SP+5040], %rd520;
	mov.f32 	%f608, %f6;
$L__tmp1374:
	.loc	20 241 5
	bra.uni	$L__tmp1375;
$L__tmp1375:
	.loc	20 217 27
	ld.u64 	%rd521, [%SP+5040];
	ld.f32 	%f609, [%rd521+4];
	mov.f32 	%f610, %f609;
$L__tmp1376:
	.loc	20 218 25
	ld.u64 	%rd522, [%SP+5040];
	ld.f32 	%f611, [%rd522+8];
	mov.f32 	%f612, %f611;
$L__tmp1377:
	.loc	20 219 30
	ld.u64 	%rd523, [%SP+5040];
	ld.u16 	%rs15, [%rd523];
	cvt.u32.u16 	%r252, %rs15;
	sub.s32 	%r253, %r252, 1;
	cvt.rn.f32.s32 	%f613, %r253;
$L__tmp1378:
	.loc	20 224 22
	sub.f32 	%f614, %f608, %f610;
	mul.f32 	%f615, %f614, %f613;
	sub.f32 	%f616, %f612, %f610;
	div.rn.f32 	%f617, %f615, %f616;
	.loc	20 224 34
	{ // callseq 108, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f613;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f617;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3minEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f618, [retval0+0];
	} // callseq 108
	.loc	20 224 24
	mov.f32 	%f619, 0f00000000;
	{ // callseq 109, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f619;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f618;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3maxEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f620, [retval0+0];
$L__tmp1379:
	} // callseq 109
	.loc	20 225 26
	{ // callseq 110, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f620;
	.param .b32 retval0;
	call.uni (retval0), 
	floorf, 
	(
	param0
	);
	ld.param.f32 	%f621, [retval0+0];
$L__tmp1380:
	} // callseq 110
	.loc	20 227 5
	sub.f32 	%f622, %f620, %f621;
	st.f32 	[%rd516], %f622;
	.loc	20 228 5
	cvt.rzi.s32.f32 	%r254, %f621;
	st.u32 	[%rd518], %r254;
$L__tmp1381:
	.loc	20 244 29
	ld.u64 	%rd524, [%SP+5232];
	add.s64 	%rd525, %rd524, 32;
	ld.u32 	%r255, [%SP+5256];
	cvt.s64.s32 	%rd526, %r255;
	mul.lo.s64 	%rd527, %rd526, 48;
	add.s64 	%rd528, %rd525, %rd527;
$L__tmp1382:
	.loc	20 247 5
	ld.u64 	%rd529, [%SP+5208];
	ld.u64 	%rd530, [%SP+5216];
	ld.u64 	%rd531, [%SP+5224];
	ld.f32 	%f623, [%SP+5252];
	mov.b64 	%rd532, %rd529;
	st.u64 	[%SP+4864], %rd532;
	mov.b64 	%rd533, %rd530;
	st.u64 	[%SP+4872], %rd533;
	mov.b64 	%rd534, %rd531;
	st.u64 	[%SP+4880], %rd534;
	mov.b64 	%rd535, %rd528;
	st.u64 	[%SP+4888], %rd535;
	mov.f32 	%f7, %f623;
$L__tmp1383:
	.loc	20 247 5
	bra.uni	$L__tmp1384;
$L__tmp1384:
	.loc	20 172 5
	ld.u64 	%rd3, [%SP+4864];
	ld.u64 	%rd536, [%SP+4888];
	mov.b64 	%rd537, %rd536;
	st.u64 	[%SP+4832], %rd537;
	.loc	20 172 10
	bra.uni	$L__tmp1385;
$L__tmp1385:
	.loc	20 63 18
	mov.u32 	%r256, 0;
	mov.b32 	%r8, %r256;
$L__tmp1386:
	.loc	20 63 5
	mov.u32 	%r614, %r8;
$L__tmp1387:
	bra.uni 	$L__BB12_12;

$L__BB12_12:
	mov.u32 	%r9, %r614;
$L__tmp1388:
	cvt.s64.s32 	%rd538, %r9;
	setp.lt.u64 	%p55, %rd538, 16;
	not.pred 	%p56, %p55;
	@%p56 bra 	$L__BB12_14;
	bra.uni 	$L__BB12_13;

$L__BB12_13:
$L__tmp1389:
	.loc	20 64 9
	cvt.s64.s32 	%rd753, %r9;
	add.u64 	%rd754, %SP, 4848;
	add.s64 	%rd755, %rd754, %rd753;
	ld.u64 	%rd756, [%SP+4832];
	cvt.s64.s32 	%rd757, %r9;
	add.s64 	%rd751, %rd756, %rd757;
$L__tmp1390:
	.loc	20 64 40
	bra.uni	$L__tmp1391;
$L__tmp1391:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd750, %rd751;
	// end inline asm
$L__tmp1392:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r350,%r351,%r352,%r353}, [%rd750];
	// end inline asm
	st.u32 	[%SP+4816], %r350;
	st.u32 	[%SP+4820], %r351;
	st.u32 	[%SP+4824], %r352;
	st.u32 	[%SP+4828], %r353;
	.loc	20 56 5
	ld.u32 	%r354, [%SP+4816];
	ld.u32 	%r355, [%SP+4820];
	ld.u32 	%r356, [%SP+4824];
	ld.u32 	%r357, [%SP+4828];
$L__tmp1393:
	.loc	20 64 40
	st.u32 	[%rd755+12], %r357;
	st.u32 	[%rd755+8], %r356;
	st.u32 	[%rd755+4], %r355;
	st.u32 	[%rd755], %r354;
$L__tmp1394:
	.loc	20 63 42
	add.s32 	%r10, %r9, 16;
$L__tmp1395:
	mov.u32 	%r614, %r10;
$L__tmp1396:
	bra.uni 	$L__BB12_12;
$L__tmp1397:

$L__BB12_14:
	.loc	20 65 5
	ld.f32 	%f624, [%SP+4848];
	ld.f32 	%f625, [%SP+4852];
	ld.f32 	%f626, [%SP+4856];
	ld.f32 	%f627, [%SP+4860];
$L__tmp1398:
	.loc	20 172 10
	st.f32 	[%rd3+12], %f627;
	st.f32 	[%rd3+8], %f626;
	st.f32 	[%rd3+4], %f625;
	st.f32 	[%rd3], %f624;
	.loc	20 173 5
	ld.u64 	%rd4, [%SP+4872];
	ld.u64 	%rd539, [%SP+4888];
	add.s64 	%rd5, %rd539, 16;
$L__tmp1399:
	.loc	20 173 10
	bra.uni	$L__tmp1400;
$L__tmp1400:
	.loc	20 63 18
	mov.u32 	%r257, 0;
	mov.b32 	%r11, %r257;
$L__tmp1401:
	.loc	20 63 5
	mov.u32 	%r615, %r11;
$L__tmp1402:
	bra.uni 	$L__BB12_15;

$L__BB12_15:
	mov.u32 	%r12, %r615;
$L__tmp1403:
	cvt.s64.s32 	%rd540, %r12;
	setp.lt.u64 	%p57, %rd540, 16;
	not.pred 	%p58, %p57;
	@%p58 bra 	$L__BB12_17;
	bra.uni 	$L__BB12_16;

$L__BB12_16:
$L__tmp1404:
	.loc	20 64 9
	cvt.s64.s32 	%rd746, %r12;
	add.u64 	%rd747, %SP, 4800;
	add.s64 	%rd748, %rd747, %rd746;
	cvt.s64.s32 	%rd749, %r12;
	add.s64 	%rd744, %rd5, %rd749;
$L__tmp1405:
	.loc	20 64 40
	bra.uni	$L__tmp1406;
$L__tmp1406:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd743, %rd744;
	// end inline asm
$L__tmp1407:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r342,%r343,%r344,%r345}, [%rd743];
	// end inline asm
	st.u32 	[%SP+4784], %r342;
	st.u32 	[%SP+4788], %r343;
	st.u32 	[%SP+4792], %r344;
	st.u32 	[%SP+4796], %r345;
	.loc	20 56 5
	ld.u32 	%r346, [%SP+4784];
	ld.u32 	%r347, [%SP+4788];
	ld.u32 	%r348, [%SP+4792];
	ld.u32 	%r349, [%SP+4796];
$L__tmp1408:
	.loc	20 64 40
	st.u32 	[%rd748+12], %r349;
	st.u32 	[%rd748+8], %r348;
	st.u32 	[%rd748+4], %r347;
	st.u32 	[%rd748], %r346;
$L__tmp1409:
	.loc	20 63 42
	add.s32 	%r13, %r12, 16;
$L__tmp1410:
	mov.u32 	%r615, %r13;
$L__tmp1411:
	bra.uni 	$L__BB12_15;
$L__tmp1412:

$L__BB12_17:
	.loc	20 65 5
	ld.f32 	%f628, [%SP+4800];
	ld.f32 	%f629, [%SP+4804];
	ld.f32 	%f630, [%SP+4808];
	ld.f32 	%f631, [%SP+4812];
$L__tmp1413:
	.loc	20 173 10
	st.f32 	[%rd4+12], %f631;
	st.f32 	[%rd4+8], %f630;
	st.f32 	[%rd4+4], %f629;
	st.f32 	[%rd4], %f628;
	.loc	20 174 5
	ld.u64 	%rd6, [%SP+4880];
	ld.u64 	%rd541, [%SP+4888];
	add.s64 	%rd7, %rd541, 32;
$L__tmp1414:
	.loc	20 174 10
	bra.uni	$L__tmp1415;
$L__tmp1415:
	.loc	20 63 18
	mov.u32 	%r258, 0;
	mov.b32 	%r14, %r258;
$L__tmp1416:
	.loc	20 63 5
	mov.u32 	%r616, %r14;
$L__tmp1417:
	bra.uni 	$L__BB12_18;

$L__BB12_18:
	mov.u32 	%r15, %r616;
$L__tmp1418:
	cvt.s64.s32 	%rd542, %r15;
	setp.lt.u64 	%p59, %rd542, 16;
	not.pred 	%p60, %p59;
	@%p60 bra 	$L__BB12_20;
	bra.uni 	$L__BB12_19;

$L__BB12_19:
$L__tmp1419:
	.loc	20 64 9
	cvt.s64.s32 	%rd739, %r15;
	add.u64 	%rd740, %SP, 4768;
	add.s64 	%rd741, %rd740, %rd739;
	cvt.s64.s32 	%rd742, %r15;
	add.s64 	%rd737, %rd7, %rd742;
$L__tmp1420:
	.loc	20 64 40
	bra.uni	$L__tmp1421;
$L__tmp1421:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd736, %rd737;
	// end inline asm
$L__tmp1422:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r334,%r335,%r336,%r337}, [%rd736];
	// end inline asm
	st.u32 	[%SP+4752], %r334;
	st.u32 	[%SP+4756], %r335;
	st.u32 	[%SP+4760], %r336;
	st.u32 	[%SP+4764], %r337;
	.loc	20 56 5
	ld.u32 	%r338, [%SP+4752];
	ld.u32 	%r339, [%SP+4756];
	ld.u32 	%r340, [%SP+4760];
	ld.u32 	%r341, [%SP+4764];
$L__tmp1423:
	.loc	20 64 40
	st.u32 	[%rd741+12], %r341;
	st.u32 	[%rd741+8], %r340;
	st.u32 	[%rd741+4], %r339;
	st.u32 	[%rd741], %r338;
$L__tmp1424:
	.loc	20 63 42
	add.s32 	%r16, %r15, 16;
$L__tmp1425:
	mov.u32 	%r616, %r16;
$L__tmp1426:
	bra.uni 	$L__BB12_18;
$L__tmp1427:

$L__BB12_20:
	.loc	20 65 5
	ld.f32 	%f632, [%SP+4768];
	ld.f32 	%f633, [%SP+4772];
	ld.f32 	%f634, [%SP+4776];
	ld.f32 	%f635, [%SP+4780];
$L__tmp1428:
	.loc	20 174 10
	st.f32 	[%rd6+12], %f635;
	st.f32 	[%rd6+8], %f634;
	st.f32 	[%rd6+4], %f633;
	st.f32 	[%rd6], %f632;
	.loc	20 177 5
	setp.gt.f32 	%p61, %f7, 0f00000000;
	not.pred 	%p62, %p61;
	@%p62 bra 	$L__BB12_31;
	bra.uni 	$L__BB12_21;

$L__BB12_21:
$L__tmp1429:
	.loc	20 179 24
	mov.f32 	%f636, 0f3F800000;
	sub.f32 	%f8, %f636, %f7;
$L__tmp1430:
	.loc	20 180 9
	ld.u64 	%rd8, [%SP+4864];
	ld.u64 	%rd543, [%SP+4864];
	mov.b64 	%rd544, %rd543;
	st.u64 	[%SP+4736], %rd544;
	mov.f32 	%f637, %f8;
$L__tmp1431:
	.loc	20 180 30
	bra.uni	$L__tmp1432;
$L__tmp1432:
	.loc	20 45 5
	ld.u64 	%rd545, [%SP+4736];
	ld.f32 	%f638, [%rd545];
	mul.f32 	%f639, %f638, %f637;
	ld.u64 	%rd546, [%SP+4736];
	ld.f32 	%f640, [%rd546+4];
	mul.f32 	%f641, %f640, %f637;
	ld.u64 	%rd547, [%SP+4736];
	ld.f32 	%f642, [%rd547+8];
	mul.f32 	%f643, %f642, %f637;
	ld.u64 	%rd548, [%SP+4736];
	ld.f32 	%f644, [%rd548+12];
	mul.f32 	%f645, %f644, %f637;
$L__tmp1433:
	.loc	20 45 12
	{ // callseq 111, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f639;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f641;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f643;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f645;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f646, %f647, %f648, %f649}, [retval0+0];
	} // callseq 111
$L__tmp1434:
	.loc	20 180 30
	st.f32 	[%SP+4908], %f649;
	st.f32 	[%SP+4904], %f648;
	st.f32 	[%SP+4900], %f647;
	st.f32 	[%SP+4896], %f646;
	ld.u64 	%rd549, [%SP+4888];
	add.s64 	%rd9, %rd549, 48;
$L__tmp1435:
	.loc	20 180 72
	bra.uni	$L__tmp1436;
$L__tmp1436:
	.loc	20 63 18
	mov.u32 	%r259, 0;
	mov.b32 	%r17, %r259;
$L__tmp1437:
	.loc	20 63 5
	mov.u32 	%r617, %r17;
$L__tmp1438:
	bra.uni 	$L__BB12_22;

$L__BB12_22:
	mov.u32 	%r18, %r617;
$L__tmp1439:
	cvt.s64.s32 	%rd550, %r18;
	setp.lt.u64 	%p63, %rd550, 16;
	not.pred 	%p64, %p63;
	@%p64 bra 	$L__BB12_24;
	bra.uni 	$L__BB12_23;

$L__BB12_23:
$L__tmp1440:
	.loc	20 64 9
	cvt.s64.s32 	%rd732, %r18;
	add.u64 	%rd733, %SP, 4720;
	add.s64 	%rd734, %rd733, %rd732;
	cvt.s64.s32 	%rd735, %r18;
	add.s64 	%rd730, %rd9, %rd735;
$L__tmp1441:
	.loc	20 64 40
	bra.uni	$L__tmp1442;
$L__tmp1442:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd729, %rd730;
	// end inline asm
$L__tmp1443:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r326,%r327,%r328,%r329}, [%rd729];
	// end inline asm
	st.u32 	[%SP+4704], %r326;
	st.u32 	[%SP+4708], %r327;
	st.u32 	[%SP+4712], %r328;
	st.u32 	[%SP+4716], %r329;
	.loc	20 56 5
	ld.u32 	%r330, [%SP+4704];
	ld.u32 	%r331, [%SP+4708];
	ld.u32 	%r332, [%SP+4712];
	ld.u32 	%r333, [%SP+4716];
$L__tmp1444:
	.loc	20 64 40
	st.u32 	[%rd734+12], %r333;
	st.u32 	[%rd734+8], %r332;
	st.u32 	[%rd734+4], %r331;
	st.u32 	[%rd734], %r330;
$L__tmp1445:
	.loc	20 63 42
	add.s32 	%r19, %r18, 16;
$L__tmp1446:
	mov.u32 	%r617, %r19;
$L__tmp1447:
	bra.uni 	$L__BB12_22;
$L__tmp1448:

$L__BB12_24:
	.loc	20 65 5
	ld.f32 	%f650, [%SP+4720];
	ld.f32 	%f651, [%SP+4724];
	ld.f32 	%f652, [%SP+4728];
	ld.f32 	%f653, [%SP+4732];
$L__tmp1449:
	.loc	20 180 72
	st.f32 	[%SP+4940], %f653;
	st.f32 	[%SP+4936], %f652;
	st.f32 	[%SP+4932], %f651;
	st.f32 	[%SP+4928], %f650;
	add.u64 	%rd551, %SP, 4928;
	mov.b64 	%rd552, %rd551;
	st.u64 	[%SP+4696], %rd552;
	mov.f32 	%f654, %f7;
$L__tmp1450:
	.loc	20 180 56
	bra.uni	$L__tmp1451;
$L__tmp1451:
	.loc	20 45 5
	ld.u64 	%rd553, [%SP+4696];
	ld.f32 	%f655, [%rd553];
	mul.f32 	%f656, %f655, %f654;
	ld.u64 	%rd554, [%SP+4696];
	ld.f32 	%f657, [%rd554+4];
	mul.f32 	%f658, %f657, %f654;
	ld.u64 	%rd555, [%SP+4696];
	ld.f32 	%f659, [%rd555+8];
	mul.f32 	%f660, %f659, %f654;
	ld.u64 	%rd556, [%SP+4696];
	ld.f32 	%f661, [%rd556+12];
	mul.f32 	%f662, %f661, %f654;
$L__tmp1452:
	.loc	20 45 12
	{ // callseq 112, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f656;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f658;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f660;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f662;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f663, %f664, %f665, %f666}, [retval0+0];
	} // callseq 112
$L__tmp1453:
	.loc	20 180 56
	st.f32 	[%SP+4924], %f666;
	st.f32 	[%SP+4920], %f665;
	st.f32 	[%SP+4916], %f664;
	st.f32 	[%SP+4912], %f663;
	add.u64 	%rd557, %SP, 4896;
	mov.b64 	%rd558, %rd557;
	st.u64 	[%SP+4680], %rd558;
	add.u64 	%rd559, %SP, 4912;
	mov.b64 	%rd560, %rd559;
	st.u64 	[%SP+4688], %rd560;
	.loc	20 180 14
	bra.uni	$L__tmp1454;
$L__tmp1454:
	.loc	20 40 5
	ld.u64 	%rd561, [%SP+4680];
	ld.f32 	%f667, [%rd561];
	ld.u64 	%rd562, [%SP+4688];
	ld.f32 	%f668, [%rd562];
	add.f32 	%f669, %f667, %f668;
	ld.u64 	%rd563, [%SP+4680];
	ld.f32 	%f670, [%rd563+4];
	ld.u64 	%rd564, [%SP+4688];
	ld.f32 	%f671, [%rd564+4];
	add.f32 	%f672, %f670, %f671;
	ld.u64 	%rd565, [%SP+4680];
	ld.f32 	%f673, [%rd565+8];
	ld.u64 	%rd566, [%SP+4688];
	ld.f32 	%f674, [%rd566+8];
	add.f32 	%f675, %f673, %f674;
	ld.u64 	%rd567, [%SP+4680];
	ld.f32 	%f676, [%rd567+12];
	ld.u64 	%rd568, [%SP+4688];
	ld.f32 	%f677, [%rd568+12];
	add.f32 	%f678, %f676, %f677;
$L__tmp1455:
	.loc	20 40 12
	{ // callseq 113, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f669;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f672;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f675;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f678;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f679, %f680, %f681, %f682}, [retval0+0];
	} // callseq 113
$L__tmp1456:
	.loc	20 180 14
	st.f32 	[%rd8+12], %f682;
	st.f32 	[%rd8+8], %f681;
	st.f32 	[%rd8+4], %f680;
	st.f32 	[%rd8], %f679;
	.loc	20 181 9
	ld.u64 	%rd10, [%SP+4872];
	ld.u64 	%rd569, [%SP+4872];
	mov.b64 	%rd570, %rd569;
	st.u64 	[%SP+4672], %rd570;
	mov.f32 	%f683, %f8;
$L__tmp1457:
	.loc	20 181 30
	bra.uni	$L__tmp1458;
$L__tmp1458:
	.loc	20 45 5
	ld.u64 	%rd571, [%SP+4672];
	ld.f32 	%f684, [%rd571];
	mul.f32 	%f685, %f684, %f683;
	ld.u64 	%rd572, [%SP+4672];
	ld.f32 	%f686, [%rd572+4];
	mul.f32 	%f687, %f686, %f683;
	ld.u64 	%rd573, [%SP+4672];
	ld.f32 	%f688, [%rd573+8];
	mul.f32 	%f689, %f688, %f683;
	ld.u64 	%rd574, [%SP+4672];
	ld.f32 	%f690, [%rd574+12];
	mul.f32 	%f691, %f690, %f683;
$L__tmp1459:
	.loc	20 45 12
	{ // callseq 114, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f685;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f687;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f689;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f691;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f692, %f693, %f694, %f695}, [retval0+0];
	} // callseq 114
$L__tmp1460:
	.loc	20 181 30
	st.f32 	[%SP+4956], %f695;
	st.f32 	[%SP+4952], %f694;
	st.f32 	[%SP+4948], %f693;
	st.f32 	[%SP+4944], %f692;
	ld.u64 	%rd575, [%SP+4888];
	add.s64 	%rd11, %rd575, 64;
$L__tmp1461:
	.loc	20 181 72
	bra.uni	$L__tmp1462;
$L__tmp1462:
	.loc	20 63 18
	mov.u32 	%r260, 0;
	mov.b32 	%r20, %r260;
$L__tmp1463:
	.loc	20 63 5
	mov.u32 	%r618, %r20;
$L__tmp1464:
	bra.uni 	$L__BB12_25;

$L__BB12_25:
	mov.u32 	%r21, %r618;
$L__tmp1465:
	cvt.s64.s32 	%rd576, %r21;
	setp.lt.u64 	%p65, %rd576, 16;
	not.pred 	%p66, %p65;
	@%p66 bra 	$L__BB12_27;
	bra.uni 	$L__BB12_26;

$L__BB12_26:
$L__tmp1466:
	.loc	20 64 9
	cvt.s64.s32 	%rd725, %r21;
	add.u64 	%rd726, %SP, 4656;
	add.s64 	%rd727, %rd726, %rd725;
	cvt.s64.s32 	%rd728, %r21;
	add.s64 	%rd723, %rd11, %rd728;
$L__tmp1467:
	.loc	20 64 40
	bra.uni	$L__tmp1468;
$L__tmp1468:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd722, %rd723;
	// end inline asm
$L__tmp1469:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r318,%r319,%r320,%r321}, [%rd722];
	// end inline asm
	st.u32 	[%SP+4640], %r318;
	st.u32 	[%SP+4644], %r319;
	st.u32 	[%SP+4648], %r320;
	st.u32 	[%SP+4652], %r321;
	.loc	20 56 5
	ld.u32 	%r322, [%SP+4640];
	ld.u32 	%r323, [%SP+4644];
	ld.u32 	%r324, [%SP+4648];
	ld.u32 	%r325, [%SP+4652];
$L__tmp1470:
	.loc	20 64 40
	st.u32 	[%rd727+12], %r325;
	st.u32 	[%rd727+8], %r324;
	st.u32 	[%rd727+4], %r323;
	st.u32 	[%rd727], %r322;
$L__tmp1471:
	.loc	20 63 42
	add.s32 	%r22, %r21, 16;
$L__tmp1472:
	mov.u32 	%r618, %r22;
$L__tmp1473:
	bra.uni 	$L__BB12_25;
$L__tmp1474:

$L__BB12_27:
	.loc	20 65 5
	ld.f32 	%f696, [%SP+4656];
	ld.f32 	%f697, [%SP+4660];
	ld.f32 	%f698, [%SP+4664];
	ld.f32 	%f699, [%SP+4668];
$L__tmp1475:
	.loc	20 181 72
	st.f32 	[%SP+4988], %f699;
	st.f32 	[%SP+4984], %f698;
	st.f32 	[%SP+4980], %f697;
	st.f32 	[%SP+4976], %f696;
	add.u64 	%rd577, %SP, 4976;
	mov.b64 	%rd578, %rd577;
	st.u64 	[%SP+4632], %rd578;
	mov.f32 	%f700, %f7;
$L__tmp1476:
	.loc	20 181 56
	bra.uni	$L__tmp1477;
$L__tmp1477:
	.loc	20 45 5
	ld.u64 	%rd579, [%SP+4632];
	ld.f32 	%f701, [%rd579];
	mul.f32 	%f702, %f701, %f700;
	ld.u64 	%rd580, [%SP+4632];
	ld.f32 	%f703, [%rd580+4];
	mul.f32 	%f704, %f703, %f700;
	ld.u64 	%rd581, [%SP+4632];
	ld.f32 	%f705, [%rd581+8];
	mul.f32 	%f706, %f705, %f700;
	ld.u64 	%rd582, [%SP+4632];
	ld.f32 	%f707, [%rd582+12];
	mul.f32 	%f708, %f707, %f700;
$L__tmp1478:
	.loc	20 45 12
	{ // callseq 115, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f702;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f704;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f706;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f708;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f709, %f710, %f711, %f712}, [retval0+0];
	} // callseq 115
$L__tmp1479:
	.loc	20 181 56
	st.f32 	[%SP+4972], %f712;
	st.f32 	[%SP+4968], %f711;
	st.f32 	[%SP+4964], %f710;
	st.f32 	[%SP+4960], %f709;
	add.u64 	%rd583, %SP, 4944;
	mov.b64 	%rd584, %rd583;
	st.u64 	[%SP+4616], %rd584;
	add.u64 	%rd585, %SP, 4960;
	mov.b64 	%rd586, %rd585;
	st.u64 	[%SP+4624], %rd586;
	.loc	20 181 14
	bra.uni	$L__tmp1480;
$L__tmp1480:
	.loc	20 40 5
	ld.u64 	%rd587, [%SP+4616];
	ld.f32 	%f713, [%rd587];
	ld.u64 	%rd588, [%SP+4624];
	ld.f32 	%f714, [%rd588];
	add.f32 	%f715, %f713, %f714;
	ld.u64 	%rd589, [%SP+4616];
	ld.f32 	%f716, [%rd589+4];
	ld.u64 	%rd590, [%SP+4624];
	ld.f32 	%f717, [%rd590+4];
	add.f32 	%f718, %f716, %f717;
	ld.u64 	%rd591, [%SP+4616];
	ld.f32 	%f719, [%rd591+8];
	ld.u64 	%rd592, [%SP+4624];
	ld.f32 	%f720, [%rd592+8];
	add.f32 	%f721, %f719, %f720;
	ld.u64 	%rd593, [%SP+4616];
	ld.f32 	%f722, [%rd593+12];
	ld.u64 	%rd594, [%SP+4624];
	ld.f32 	%f723, [%rd594+12];
	add.f32 	%f724, %f722, %f723;
$L__tmp1481:
	.loc	20 40 12
	{ // callseq 116, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f715;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f718;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f721;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f724;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f725, %f726, %f727, %f728}, [retval0+0];
	} // callseq 116
$L__tmp1482:
	.loc	20 181 14
	st.f32 	[%rd10+12], %f728;
	st.f32 	[%rd10+8], %f727;
	st.f32 	[%rd10+4], %f726;
	st.f32 	[%rd10], %f725;
	.loc	20 182 9
	ld.u64 	%rd12, [%SP+4880];
	ld.u64 	%rd595, [%SP+4880];
	mov.b64 	%rd596, %rd595;
	st.u64 	[%SP+4608], %rd596;
	mov.f32 	%f729, %f8;
$L__tmp1483:
	.loc	20 182 30
	bra.uni	$L__tmp1484;
$L__tmp1484:
	.loc	20 45 5
	ld.u64 	%rd597, [%SP+4608];
	ld.f32 	%f730, [%rd597];
	mul.f32 	%f731, %f730, %f729;
	ld.u64 	%rd598, [%SP+4608];
	ld.f32 	%f732, [%rd598+4];
	mul.f32 	%f733, %f732, %f729;
	ld.u64 	%rd599, [%SP+4608];
	ld.f32 	%f734, [%rd599+8];
	mul.f32 	%f735, %f734, %f729;
	ld.u64 	%rd600, [%SP+4608];
	ld.f32 	%f736, [%rd600+12];
	mul.f32 	%f737, %f736, %f729;
$L__tmp1485:
	.loc	20 45 12
	{ // callseq 117, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f731;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f733;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f735;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f737;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f738, %f739, %f740, %f741}, [retval0+0];
	} // callseq 117
$L__tmp1486:
	.loc	20 182 30
	st.f32 	[%SP+5004], %f741;
	st.f32 	[%SP+5000], %f740;
	st.f32 	[%SP+4996], %f739;
	st.f32 	[%SP+4992], %f738;
	ld.u64 	%rd601, [%SP+4888];
	add.s64 	%rd13, %rd601, 80;
$L__tmp1487:
	.loc	20 182 72
	bra.uni	$L__tmp1488;
$L__tmp1488:
	.loc	20 63 18
	mov.u32 	%r261, 0;
	mov.b32 	%r23, %r261;
$L__tmp1489:
	.loc	20 63 5
	mov.u32 	%r619, %r23;
$L__tmp1490:
	bra.uni 	$L__BB12_28;

$L__BB12_28:
	mov.u32 	%r24, %r619;
$L__tmp1491:
	cvt.s64.s32 	%rd602, %r24;
	setp.lt.u64 	%p67, %rd602, 16;
	not.pred 	%p68, %p67;
	@%p68 bra 	$L__BB12_30;
	bra.uni 	$L__BB12_29;

$L__BB12_29:
$L__tmp1492:
	.loc	20 64 9
	cvt.s64.s32 	%rd718, %r24;
	add.u64 	%rd719, %SP, 4592;
	add.s64 	%rd720, %rd719, %rd718;
	cvt.s64.s32 	%rd721, %r24;
	add.s64 	%rd716, %rd13, %rd721;
$L__tmp1493:
	.loc	20 64 40
	bra.uni	$L__tmp1494;
$L__tmp1494:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd715, %rd716;
	// end inline asm
$L__tmp1495:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r310,%r311,%r312,%r313}, [%rd715];
	// end inline asm
	st.u32 	[%SP+4576], %r310;
	st.u32 	[%SP+4580], %r311;
	st.u32 	[%SP+4584], %r312;
	st.u32 	[%SP+4588], %r313;
	.loc	20 56 5
	ld.u32 	%r314, [%SP+4576];
	ld.u32 	%r315, [%SP+4580];
	ld.u32 	%r316, [%SP+4584];
	ld.u32 	%r317, [%SP+4588];
$L__tmp1496:
	.loc	20 64 40
	st.u32 	[%rd720+12], %r317;
	st.u32 	[%rd720+8], %r316;
	st.u32 	[%rd720+4], %r315;
	st.u32 	[%rd720], %r314;
$L__tmp1497:
	.loc	20 63 42
	add.s32 	%r25, %r24, 16;
$L__tmp1498:
	mov.u32 	%r619, %r25;
$L__tmp1499:
	bra.uni 	$L__BB12_28;
$L__tmp1500:

$L__BB12_30:
	.loc	20 65 5
	ld.f32 	%f742, [%SP+4592];
	ld.f32 	%f743, [%SP+4596];
	ld.f32 	%f744, [%SP+4600];
	ld.f32 	%f745, [%SP+4604];
$L__tmp1501:
	.loc	20 182 72
	st.f32 	[%SP+5036], %f745;
	st.f32 	[%SP+5032], %f744;
	st.f32 	[%SP+5028], %f743;
	st.f32 	[%SP+5024], %f742;
	add.u64 	%rd603, %SP, 5024;
	mov.b64 	%rd604, %rd603;
	st.u64 	[%SP+4560], %rd604;
	mov.f32 	%f746, %f7;
$L__tmp1502:
	.loc	20 182 56
	bra.uni	$L__tmp1503;
$L__tmp1503:
	.loc	20 45 5
	ld.u64 	%rd605, [%SP+4560];
	ld.f32 	%f747, [%rd605];
	mul.f32 	%f748, %f747, %f746;
	ld.u64 	%rd606, [%SP+4560];
	ld.f32 	%f749, [%rd606+4];
	mul.f32 	%f750, %f749, %f746;
	ld.u64 	%rd607, [%SP+4560];
	ld.f32 	%f751, [%rd607+8];
	mul.f32 	%f752, %f751, %f746;
	ld.u64 	%rd608, [%SP+4560];
	ld.f32 	%f753, [%rd608+12];
	mul.f32 	%f754, %f753, %f746;
$L__tmp1504:
	.loc	20 45 12
	{ // callseq 118, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f748;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f750;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f752;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f754;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f755, %f756, %f757, %f758}, [retval0+0];
	} // callseq 118
$L__tmp1505:
	.loc	20 182 56
	st.f32 	[%SP+5020], %f758;
	st.f32 	[%SP+5016], %f757;
	st.f32 	[%SP+5012], %f756;
	st.f32 	[%SP+5008], %f755;
	add.u64 	%rd609, %SP, 4992;
	mov.b64 	%rd610, %rd609;
	st.u64 	[%SP+4544], %rd610;
	add.u64 	%rd611, %SP, 5008;
	mov.b64 	%rd612, %rd611;
	st.u64 	[%SP+4552], %rd612;
	.loc	20 182 14
	bra.uni	$L__tmp1506;
$L__tmp1506:
	.loc	20 40 5
	ld.u64 	%rd613, [%SP+4544];
	ld.f32 	%f759, [%rd613];
	ld.u64 	%rd614, [%SP+4552];
	ld.f32 	%f760, [%rd614];
	add.f32 	%f761, %f759, %f760;
	ld.u64 	%rd615, [%SP+4544];
	ld.f32 	%f762, [%rd615+4];
	ld.u64 	%rd616, [%SP+4552];
	ld.f32 	%f763, [%rd616+4];
	add.f32 	%f764, %f762, %f763;
	ld.u64 	%rd617, [%SP+4544];
	ld.f32 	%f765, [%rd617+8];
	ld.u64 	%rd618, [%SP+4552];
	ld.f32 	%f766, [%rd618+8];
	add.f32 	%f767, %f765, %f766;
	ld.u64 	%rd619, [%SP+4544];
	ld.f32 	%f768, [%rd619+12];
	ld.u64 	%rd620, [%SP+4552];
	ld.f32 	%f769, [%rd620+12];
	add.f32 	%f770, %f768, %f769;
$L__tmp1507:
	.loc	20 40 12
	{ // callseq 119, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f761;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f764;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f767;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f770;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f771, %f772, %f773, %f774}, [retval0+0];
	} // callseq 119
$L__tmp1508:
	.loc	20 182 14
	st.f32 	[%rd12+12], %f774;
	st.f32 	[%rd12+8], %f773;
	st.f32 	[%rd12+4], %f772;
	st.f32 	[%rd12], %f771;
	bra.uni 	$L__BB12_31;
$L__tmp1509:

$L__BB12_31:
	.loc	20 291 13
	bra.uni 	$L__BB12_62;
$L__tmp1510:

$L__BB12_32:
	.loc	20 0 13
	mov.b64 	%rd176, %rd2;
$L__tmp1511:
	.loc	20 295 60
	bra.uni	$L__tmp1512;
$L__tmp1512:
	.loc	17 907 5
	// begin inline asm
	call (%rd175), _optix_get_srt_motion_transform_from_handle, (%rd176);
	// end inline asm
$L__tmp1513:
	.loc	20 295 60
	mov.b64 	%rd177, %rd175;
	st.u64 	[%SP+5424], %rd177;
	.loc	20 296 13
	ld.u64 	%rd178, [%SP+5392];
	ld.u64 	%rd179, [%SP+5400];
	ld.u64 	%rd180, [%SP+5408];
	ld.u64 	%rd181, [%SP+5424];
	mov.b64 	%rd182, %rd178;
	st.u64 	[%SP+4200], %rd182;
	mov.b64 	%rd183, %rd179;
	st.u64 	[%SP+4208], %rd183;
	mov.b64 	%rd184, %rd180;
	st.u64 	[%SP+4216], %rd184;
	mov.b64 	%rd185, %rd181;
	st.u64 	[%SP+4224], %rd185;
	mov.f32 	%f9, %f5;
$L__tmp1514:
	.loc	20 296 13
	bra.uni	$L__tmp1515;
$L__tmp1515:
	.loc	20 260 5
	ld.u64 	%rd186, [%SP+4224];
	mov.b64 	%rd187, %rd186;
	st.u64 	[%SP+4032], %rd187;
	.loc	20 260 42
	bra.uni	$L__tmp1516;
$L__tmp1516:
	.loc	20 63 18
	mov.u32 	%r160, 0;
	mov.b32 	%r26, %r160;
$L__tmp1517:
	.loc	20 63 5
	mov.u32 	%r620, %r26;
$L__tmp1518:
	bra.uni 	$L__BB12_33;

$L__BB12_33:
	mov.u32 	%r27, %r620;
$L__tmp1519:
	cvt.s64.s32 	%rd188, %r27;
	setp.lt.u64 	%p33, %rd188, 160;
	not.pred 	%p34, %p33;
	@%p34 bra 	$L__BB12_35;
	bra.uni 	$L__BB12_34;

$L__BB12_34:
$L__tmp1520:
	.loc	20 64 9
	cvt.s64.s32 	%rd493, %r27;
	add.u64 	%rd494, %SP, 4040;
	add.s64 	%rd495, %rd494, %rd493;
	ld.u64 	%rd496, [%SP+4032];
	cvt.s64.s32 	%rd497, %r27;
	add.s64 	%rd491, %rd496, %rd497;
$L__tmp1521:
	.loc	20 64 40
	bra.uni	$L__tmp1522;
$L__tmp1522:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd490, %rd491;
	// end inline asm
$L__tmp1523:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r240,%r241,%r242,%r243}, [%rd490];
	// end inline asm
	st.u32 	[%SP+4016], %r240;
	st.u32 	[%SP+4020], %r241;
	st.u32 	[%SP+4024], %r242;
	st.u32 	[%SP+4028], %r243;
	.loc	20 56 5
	ld.u32 	%r244, [%SP+4016];
	ld.u32 	%r245, [%SP+4020];
	ld.u32 	%r246, [%SP+4024];
	ld.u32 	%r247, [%SP+4028];
$L__tmp1524:
	.loc	20 64 40
	st.u32 	[%rd495+12], %r247;
	st.u32 	[%rd495+8], %r246;
	st.u32 	[%rd495+4], %r245;
	st.u32 	[%rd495], %r244;
$L__tmp1525:
	.loc	20 63 42
	add.s32 	%r28, %r27, 16;
$L__tmp1526:
	mov.u32 	%r620, %r28;
$L__tmp1527:
	bra.uni 	$L__BB12_33;
$L__tmp1528:

$L__BB12_35:
	.loc	20 65 5
	ld.u64 	%rd189, [%SP+4040];
	ld.u16 	%rs6, [%SP+4048];
	ld.u16 	%rs7, [%SP+4050];
	ld.f32 	%f98, [%SP+4052];
	ld.f32 	%f99, [%SP+4056];
	ld.u32 	%r161, [%SP+4060];
	ld.u32 	%r162, [%SP+4064];
	ld.u32 	%r163, [%SP+4068];
	ld.f32 	%f100, [%SP+4072];
	ld.f32 	%f101, [%SP+4076];
	ld.f32 	%f102, [%SP+4080];
	ld.f32 	%f103, [%SP+4084];
	ld.f32 	%f104, [%SP+4088];
	ld.f32 	%f105, [%SP+4092];
	ld.f32 	%f106, [%SP+4096];
	ld.f32 	%f107, [%SP+4100];
	ld.f32 	%f108, [%SP+4104];
	ld.f32 	%f109, [%SP+4108];
	ld.f32 	%f110, [%SP+4112];
	ld.f32 	%f111, [%SP+4116];
	ld.f32 	%f112, [%SP+4120];
	ld.f32 	%f113, [%SP+4124];
	ld.f32 	%f114, [%SP+4128];
	ld.f32 	%f115, [%SP+4132];
	ld.f32 	%f116, [%SP+4136];
	ld.f32 	%f117, [%SP+4140];
	ld.f32 	%f118, [%SP+4144];
	ld.f32 	%f119, [%SP+4148];
	ld.f32 	%f120, [%SP+4152];
	ld.f32 	%f121, [%SP+4156];
	ld.f32 	%f122, [%SP+4160];
	ld.f32 	%f123, [%SP+4164];
	ld.f32 	%f124, [%SP+4168];
	ld.f32 	%f125, [%SP+4172];
	ld.f32 	%f126, [%SP+4176];
	ld.f32 	%f127, [%SP+4180];
	ld.f32 	%f128, [%SP+4184];
	ld.f32 	%f129, [%SP+4188];
	ld.f32 	%f130, [%SP+4192];
	ld.f32 	%f131, [%SP+4196];
$L__tmp1529:
	.loc	20 260 42
	st.f32 	[%SP+4540], %f131;
	st.f32 	[%SP+4536], %f130;
	st.f32 	[%SP+4532], %f129;
	st.f32 	[%SP+4528], %f128;
	st.f32 	[%SP+4524], %f127;
	st.f32 	[%SP+4520], %f126;
	st.f32 	[%SP+4516], %f125;
	st.f32 	[%SP+4512], %f124;
	st.f32 	[%SP+4508], %f123;
	st.f32 	[%SP+4504], %f122;
	st.f32 	[%SP+4500], %f121;
	st.f32 	[%SP+4496], %f120;
	st.f32 	[%SP+4492], %f119;
	st.f32 	[%SP+4488], %f118;
	st.f32 	[%SP+4484], %f117;
	st.f32 	[%SP+4480], %f116;
	st.f32 	[%SP+4476], %f115;
	st.f32 	[%SP+4472], %f114;
	st.f32 	[%SP+4468], %f113;
	st.f32 	[%SP+4464], %f112;
	st.f32 	[%SP+4460], %f111;
	st.f32 	[%SP+4456], %f110;
	st.f32 	[%SP+4452], %f109;
	st.f32 	[%SP+4448], %f108;
	st.f32 	[%SP+4444], %f107;
	st.f32 	[%SP+4440], %f106;
	st.f32 	[%SP+4436], %f105;
	st.f32 	[%SP+4432], %f104;
	st.f32 	[%SP+4428], %f103;
	st.f32 	[%SP+4424], %f102;
	st.f32 	[%SP+4420], %f101;
	st.f32 	[%SP+4416], %f100;
	st.u32 	[%SP+4412], %r163;
	st.u32 	[%SP+4408], %r162;
	st.u32 	[%SP+4404], %r161;
	st.f32 	[%SP+4400], %f99;
	st.f32 	[%SP+4396], %f98;
	st.u16 	[%SP+4394], %rs7;
	st.u16 	[%SP+4392], %rs6;
	st.u64 	[%SP+4384], %rd189;
	add.u64 	%rd190, %SP, 4384;
	add.s64 	%rd191, %rd190, 8;
	ld.u16 	%rs8, [%rd191+2];
	ld.f32 	%f132, [%rd191+4];
	ld.f32 	%f133, [%rd191+8];
	ld.u16 	%rs9, [%SP+4392];
	st.f32 	[%SP+4240], %f133;
	st.f32 	[%SP+4236], %f132;
	st.u16 	[%SP+4234], %rs8;
	st.u16 	[%SP+4232], %rs9;
	add.u64 	%rd192, %SP, 4244;
	mov.b64 	%rd193, %rd192;
$L__tmp1530:
	.loc	20 0 42
	add.u64 	%rd194, %SP, 4248;
	mov.b64 	%rd195, %rd194;
$L__tmp1531:
	add.u64 	%rd196, %SP, 4232;
	mov.b64 	%rd197, %rd196;
	st.u64 	[%SP+4000], %rd197;
	mov.f32 	%f134, %f9;
$L__tmp1532:
	.loc	20 260 5
	bra.uni	$L__tmp1533;
$L__tmp1533:
	.loc	20 217 27
	ld.u64 	%rd198, [%SP+4000];
	ld.f32 	%f135, [%rd198+4];
	mov.f32 	%f136, %f135;
$L__tmp1534:
	.loc	20 218 25
	ld.u64 	%rd199, [%SP+4000];
	ld.f32 	%f137, [%rd199+8];
	mov.f32 	%f138, %f137;
$L__tmp1535:
	.loc	20 219 30
	ld.u64 	%rd200, [%SP+4000];
	ld.u16 	%rs10, [%rd200];
	cvt.u32.u16 	%r164, %rs10;
	sub.s32 	%r165, %r164, 1;
	cvt.rn.f32.s32 	%f139, %r165;
$L__tmp1536:
	.loc	20 224 22
	sub.f32 	%f140, %f134, %f136;
	mul.f32 	%f141, %f140, %f139;
	sub.f32 	%f142, %f138, %f136;
	div.rn.f32 	%f143, %f141, %f142;
	.loc	20 224 34
	{ // callseq 91, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f139;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f143;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3minEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f144, [retval0+0];
	} // callseq 91
	.loc	20 224 24
	mov.f32 	%f145, 0f00000000;
	{ // callseq 92, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f145;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f144;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3maxEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f146, [retval0+0];
$L__tmp1537:
	} // callseq 92
	.loc	20 225 26
	{ // callseq 93, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f146;
	.param .b32 retval0;
	call.uni (retval0), 
	floorf, 
	(
	param0
	);
	ld.param.f32 	%f147, [retval0+0];
$L__tmp1538:
	} // callseq 93
	.loc	20 227 5
	sub.f32 	%f148, %f146, %f147;
	st.f32 	[%rd193], %f148;
	.loc	20 228 5
	cvt.rzi.s32.f32 	%r166, %f147;
	st.u32 	[%rd195], %r166;
$L__tmp1539:
	.loc	20 263 27
	ld.u64 	%rd201, [%SP+4224];
	add.s64 	%rd202, %rd201, 32;
	ld.u32 	%r167, [%SP+4248];
	cvt.s64.s32 	%rd203, %r167;
	shl.b64 	%rd204, %rd203, 6;
	add.s64 	%rd205, %rd202, %rd204;
$L__tmp1540:
	.loc	20 0 27
	add.u64 	%rd206, %SP, 4256;
	.loc	20 267 5
	add.s64 	%rd14, %rd206, 16;
	add.s64 	%rd15, %rd206, 32;
	add.s64 	%rd16, %rd206, 48;
	ld.f32 	%f149, [%SP+4244];
	mov.b64 	%rd207, %rd206;
	st.u64 	[%SP+3792], %rd207;
$L__tmp1541:
	.loc	20 0 5
	mov.b64 	%rd208, %rd205;
	st.u64 	[%SP+3800], %rd208;
	mov.f32 	%f10, %f149;
$L__tmp1542:
	.loc	20 267 5
	bra.uni	$L__tmp1543;
$L__tmp1543:
	.loc	20 193 5
	ld.u64 	%rd17, [%SP+3792];
	ld.u64 	%rd209, [%SP+3800];
	mov.b64 	%rd210, %rd209;
	st.u64 	[%SP+3760], %rd210;
	.loc	20 193 12
	bra.uni	$L__tmp1544;
$L__tmp1544:
	.loc	20 63 18
	mov.u32 	%r168, 0;
	mov.b32 	%r29, %r168;
$L__tmp1545:
	.loc	20 63 5
	mov.u32 	%r621, %r29;
$L__tmp1546:
	bra.uni 	$L__BB12_36;

$L__BB12_36:
	mov.u32 	%r30, %r621;
$L__tmp1547:
	cvt.s64.s32 	%rd211, %r30;
	setp.lt.u64 	%p35, %rd211, 16;
	not.pred 	%p36, %p35;
	@%p36 bra 	$L__BB12_38;
	bra.uni 	$L__BB12_37;

$L__BB12_37:
$L__tmp1548:
	.loc	20 64 9
	cvt.s64.s32 	%rd485, %r30;
	add.u64 	%rd486, %SP, 3776;
	add.s64 	%rd487, %rd486, %rd485;
	ld.u64 	%rd488, [%SP+3760];
	cvt.s64.s32 	%rd489, %r30;
	add.s64 	%rd483, %rd488, %rd489;
$L__tmp1549:
	.loc	20 64 40
	bra.uni	$L__tmp1550;
$L__tmp1550:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd482, %rd483;
	// end inline asm
$L__tmp1551:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r232,%r233,%r234,%r235}, [%rd482];
	// end inline asm
	st.u32 	[%SP+3744], %r232;
	st.u32 	[%SP+3748], %r233;
	st.u32 	[%SP+3752], %r234;
	st.u32 	[%SP+3756], %r235;
	.loc	20 56 5
	ld.u32 	%r236, [%SP+3744];
	ld.u32 	%r237, [%SP+3748];
	ld.u32 	%r238, [%SP+3752];
	ld.u32 	%r239, [%SP+3756];
$L__tmp1552:
	.loc	20 64 40
	st.u32 	[%rd487+12], %r239;
	st.u32 	[%rd487+8], %r238;
	st.u32 	[%rd487+4], %r237;
	st.u32 	[%rd487], %r236;
$L__tmp1553:
	.loc	20 63 42
	add.s32 	%r31, %r30, 16;
$L__tmp1554:
	mov.u32 	%r621, %r31;
$L__tmp1555:
	bra.uni 	$L__BB12_36;
$L__tmp1556:

$L__BB12_38:
	.loc	20 65 5
	ld.f32 	%f150, [%SP+3776];
	ld.f32 	%f151, [%SP+3780];
	ld.f32 	%f152, [%SP+3784];
	ld.f32 	%f153, [%SP+3788];
$L__tmp1557:
	.loc	20 193 12
	st.f32 	[%rd17+12], %f153;
	st.f32 	[%rd17+8], %f152;
	st.f32 	[%rd17+4], %f151;
	st.f32 	[%rd17], %f150;
	.loc	20 194 5
	ld.u64 	%rd212, [%SP+3800];
	add.s64 	%rd18, %rd212, 16;
$L__tmp1558:
	.loc	20 194 12
	bra.uni	$L__tmp1559;
$L__tmp1559:
	.loc	20 63 18
	mov.u32 	%r169, 0;
	mov.b32 	%r32, %r169;
$L__tmp1560:
	.loc	20 63 5
	mov.u32 	%r622, %r32;
$L__tmp1561:
	bra.uni 	$L__BB12_39;

$L__BB12_39:
	mov.u32 	%r33, %r622;
$L__tmp1562:
	cvt.s64.s32 	%rd213, %r33;
	setp.lt.u64 	%p37, %rd213, 16;
	not.pred 	%p38, %p37;
	@%p38 bra 	$L__BB12_41;
	bra.uni 	$L__BB12_40;

$L__BB12_40:
$L__tmp1563:
	.loc	20 64 9
	cvt.s64.s32 	%rd478, %r33;
	add.u64 	%rd479, %SP, 3728;
	add.s64 	%rd480, %rd479, %rd478;
	cvt.s64.s32 	%rd481, %r33;
	add.s64 	%rd476, %rd18, %rd481;
$L__tmp1564:
	.loc	20 64 40
	bra.uni	$L__tmp1565;
$L__tmp1565:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd475, %rd476;
	// end inline asm
$L__tmp1566:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r224,%r225,%r226,%r227}, [%rd475];
	// end inline asm
	st.u32 	[%SP+3712], %r224;
	st.u32 	[%SP+3716], %r225;
	st.u32 	[%SP+3720], %r226;
	st.u32 	[%SP+3724], %r227;
	.loc	20 56 5
	ld.u32 	%r228, [%SP+3712];
	ld.u32 	%r229, [%SP+3716];
	ld.u32 	%r230, [%SP+3720];
	ld.u32 	%r231, [%SP+3724];
$L__tmp1567:
	.loc	20 64 40
	st.u32 	[%rd480+12], %r231;
	st.u32 	[%rd480+8], %r230;
	st.u32 	[%rd480+4], %r229;
	st.u32 	[%rd480], %r228;
$L__tmp1568:
	.loc	20 63 42
	add.s32 	%r34, %r33, 16;
$L__tmp1569:
	mov.u32 	%r622, %r34;
$L__tmp1570:
	bra.uni 	$L__BB12_39;
$L__tmp1571:

$L__BB12_41:
	.loc	20 65 5
	ld.f32 	%f154, [%SP+3728];
	ld.f32 	%f155, [%SP+3732];
	ld.f32 	%f156, [%SP+3736];
	ld.f32 	%f157, [%SP+3740];
$L__tmp1572:
	.loc	20 194 12
	st.f32 	[%rd14+12], %f157;
	st.f32 	[%rd14+8], %f156;
	st.f32 	[%rd14+4], %f155;
	st.f32 	[%rd14], %f154;
	.loc	20 195 5
	ld.u64 	%rd214, [%SP+3800];
	add.s64 	%rd19, %rd214, 32;
$L__tmp1573:
	.loc	20 195 12
	bra.uni	$L__tmp1574;
$L__tmp1574:
	.loc	20 63 18
	mov.u32 	%r170, 0;
	mov.b32 	%r35, %r170;
$L__tmp1575:
	.loc	20 63 5
	mov.u32 	%r623, %r35;
$L__tmp1576:
	bra.uni 	$L__BB12_42;

$L__BB12_42:
	mov.u32 	%r36, %r623;
$L__tmp1577:
	cvt.s64.s32 	%rd215, %r36;
	setp.lt.u64 	%p39, %rd215, 16;
	not.pred 	%p40, %p39;
	@%p40 bra 	$L__BB12_44;
	bra.uni 	$L__BB12_43;

$L__BB12_43:
$L__tmp1578:
	.loc	20 64 9
	cvt.s64.s32 	%rd471, %r36;
	add.u64 	%rd472, %SP, 3696;
	add.s64 	%rd473, %rd472, %rd471;
	cvt.s64.s32 	%rd474, %r36;
	add.s64 	%rd469, %rd19, %rd474;
$L__tmp1579:
	.loc	20 64 40
	bra.uni	$L__tmp1580;
$L__tmp1580:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd468, %rd469;
	// end inline asm
$L__tmp1581:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r216,%r217,%r218,%r219}, [%rd468];
	// end inline asm
	st.u32 	[%SP+3680], %r216;
	st.u32 	[%SP+3684], %r217;
	st.u32 	[%SP+3688], %r218;
	st.u32 	[%SP+3692], %r219;
	.loc	20 56 5
	ld.u32 	%r220, [%SP+3680];
	ld.u32 	%r221, [%SP+3684];
	ld.u32 	%r222, [%SP+3688];
	ld.u32 	%r223, [%SP+3692];
$L__tmp1582:
	.loc	20 64 40
	st.u32 	[%rd473+12], %r223;
	st.u32 	[%rd473+8], %r222;
	st.u32 	[%rd473+4], %r221;
	st.u32 	[%rd473], %r220;
$L__tmp1583:
	.loc	20 63 42
	add.s32 	%r37, %r36, 16;
$L__tmp1584:
	mov.u32 	%r623, %r37;
$L__tmp1585:
	bra.uni 	$L__BB12_42;
$L__tmp1586:

$L__BB12_44:
	.loc	20 65 5
	ld.f32 	%f158, [%SP+3696];
	ld.f32 	%f159, [%SP+3700];
	ld.f32 	%f160, [%SP+3704];
	ld.f32 	%f161, [%SP+3708];
$L__tmp1587:
	.loc	20 195 12
	st.f32 	[%rd15+12], %f161;
	st.f32 	[%rd15+8], %f160;
	st.f32 	[%rd15+4], %f159;
	st.f32 	[%rd15], %f158;
	.loc	20 196 5
	ld.u64 	%rd216, [%SP+3800];
	add.s64 	%rd20, %rd216, 48;
$L__tmp1588:
	.loc	20 196 12
	bra.uni	$L__tmp1589;
$L__tmp1589:
	.loc	20 63 18
	mov.u32 	%r171, 0;
	mov.b32 	%r38, %r171;
$L__tmp1590:
	.loc	20 63 5
	mov.u32 	%r624, %r38;
$L__tmp1591:
	bra.uni 	$L__BB12_45;

$L__BB12_45:
	mov.u32 	%r39, %r624;
$L__tmp1592:
	cvt.s64.s32 	%rd217, %r39;
	setp.lt.u64 	%p41, %rd217, 16;
	not.pred 	%p42, %p41;
	@%p42 bra 	$L__BB12_47;
	bra.uni 	$L__BB12_46;

$L__BB12_46:
$L__tmp1593:
	.loc	20 64 9
	cvt.s64.s32 	%rd464, %r39;
	add.u64 	%rd465, %SP, 3664;
	add.s64 	%rd466, %rd465, %rd464;
	cvt.s64.s32 	%rd467, %r39;
	add.s64 	%rd462, %rd20, %rd467;
$L__tmp1594:
	.loc	20 64 40
	bra.uni	$L__tmp1595;
$L__tmp1595:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd461, %rd462;
	// end inline asm
$L__tmp1596:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r208,%r209,%r210,%r211}, [%rd461];
	// end inline asm
	st.u32 	[%SP+3648], %r208;
	st.u32 	[%SP+3652], %r209;
	st.u32 	[%SP+3656], %r210;
	st.u32 	[%SP+3660], %r211;
	.loc	20 56 5
	ld.u32 	%r212, [%SP+3648];
	ld.u32 	%r213, [%SP+3652];
	ld.u32 	%r214, [%SP+3656];
	ld.u32 	%r215, [%SP+3660];
$L__tmp1597:
	.loc	20 64 40
	st.u32 	[%rd466+12], %r215;
	st.u32 	[%rd466+8], %r214;
	st.u32 	[%rd466+4], %r213;
	st.u32 	[%rd466], %r212;
$L__tmp1598:
	.loc	20 63 42
	add.s32 	%r40, %r39, 16;
$L__tmp1599:
	mov.u32 	%r624, %r40;
$L__tmp1600:
	bra.uni 	$L__BB12_45;
$L__tmp1601:

$L__BB12_47:
	.loc	20 65 5
	ld.f32 	%f162, [%SP+3664];
	ld.f32 	%f163, [%SP+3668];
	ld.f32 	%f164, [%SP+3672];
	ld.f32 	%f165, [%SP+3676];
$L__tmp1602:
	.loc	20 196 12
	st.f32 	[%rd16+12], %f165;
	st.f32 	[%rd16+8], %f164;
	st.f32 	[%rd16+4], %f163;
	st.f32 	[%rd16], %f162;
	.loc	20 199 5
	setp.gt.f32 	%p43, %f10, 0f00000000;
	not.pred 	%p44, %p43;
	@%p44 bra 	$L__BB12_61;
	bra.uni 	$L__BB12_48;

$L__BB12_48:
$L__tmp1603:
	.loc	20 201 24
	mov.f32 	%f166, 0f3F800000;
	sub.f32 	%f11, %f166, %f10;
$L__tmp1604:
	.loc	20 202 9
	ld.u64 	%rd21, [%SP+3792];
	ld.u64 	%rd218, [%SP+3792];
	mov.b64 	%rd219, %rd218;
	st.u64 	[%SP+3632], %rd219;
	mov.f32 	%f167, %f11;
$L__tmp1605:
	.loc	20 202 32
	bra.uni	$L__tmp1606;
$L__tmp1606:
	.loc	20 45 5
	ld.u64 	%rd220, [%SP+3632];
	ld.f32 	%f168, [%rd220];
	mul.f32 	%f169, %f168, %f167;
	ld.u64 	%rd221, [%SP+3632];
	ld.f32 	%f170, [%rd221+4];
	mul.f32 	%f171, %f170, %f167;
	ld.u64 	%rd222, [%SP+3632];
	ld.f32 	%f172, [%rd222+8];
	mul.f32 	%f173, %f172, %f167;
	ld.u64 	%rd223, [%SP+3632];
	ld.f32 	%f174, [%rd223+12];
	mul.f32 	%f175, %f174, %f167;
$L__tmp1607:
	.loc	20 45 12
	{ // callseq 94, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f169;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f171;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f173;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f175;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f176, %f177, %f178, %f179}, [retval0+0];
	} // callseq 94
$L__tmp1608:
	.loc	20 202 32
	st.f32 	[%SP+3820], %f179;
	st.f32 	[%SP+3816], %f178;
	st.f32 	[%SP+3812], %f177;
	st.f32 	[%SP+3808], %f176;
	ld.u64 	%rd224, [%SP+3800];
	add.s64 	%rd22, %rd224, 64;
$L__tmp1609:
	.loc	20 202 76
	bra.uni	$L__tmp1610;
$L__tmp1610:
	.loc	20 63 18
	mov.u32 	%r172, 0;
	mov.b32 	%r41, %r172;
$L__tmp1611:
	.loc	20 63 5
	mov.u32 	%r625, %r41;
$L__tmp1612:
	bra.uni 	$L__BB12_49;

$L__BB12_49:
	mov.u32 	%r42, %r625;
$L__tmp1613:
	cvt.s64.s32 	%rd225, %r42;
	setp.lt.u64 	%p45, %rd225, 16;
	not.pred 	%p46, %p45;
	@%p46 bra 	$L__BB12_51;
	bra.uni 	$L__BB12_50;

$L__BB12_50:
$L__tmp1614:
	.loc	20 64 9
	cvt.s64.s32 	%rd457, %r42;
	add.u64 	%rd458, %SP, 3616;
	add.s64 	%rd459, %rd458, %rd457;
	cvt.s64.s32 	%rd460, %r42;
	add.s64 	%rd455, %rd22, %rd460;
$L__tmp1615:
	.loc	20 64 40
	bra.uni	$L__tmp1616;
$L__tmp1616:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd454, %rd455;
	// end inline asm
$L__tmp1617:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r200,%r201,%r202,%r203}, [%rd454];
	// end inline asm
	st.u32 	[%SP+3600], %r200;
	st.u32 	[%SP+3604], %r201;
	st.u32 	[%SP+3608], %r202;
	st.u32 	[%SP+3612], %r203;
	.loc	20 56 5
	ld.u32 	%r204, [%SP+3600];
	ld.u32 	%r205, [%SP+3604];
	ld.u32 	%r206, [%SP+3608];
	ld.u32 	%r207, [%SP+3612];
$L__tmp1618:
	.loc	20 64 40
	st.u32 	[%rd459+12], %r207;
	st.u32 	[%rd459+8], %r206;
	st.u32 	[%rd459+4], %r205;
	st.u32 	[%rd459], %r204;
$L__tmp1619:
	.loc	20 63 42
	add.s32 	%r43, %r42, 16;
$L__tmp1620:
	mov.u32 	%r625, %r43;
$L__tmp1621:
	bra.uni 	$L__BB12_49;
$L__tmp1622:

$L__BB12_51:
	.loc	20 65 5
	ld.f32 	%f180, [%SP+3616];
	ld.f32 	%f181, [%SP+3620];
	ld.f32 	%f182, [%SP+3624];
	ld.f32 	%f183, [%SP+3628];
$L__tmp1623:
	.loc	20 202 76
	st.f32 	[%SP+3852], %f183;
	st.f32 	[%SP+3848], %f182;
	st.f32 	[%SP+3844], %f181;
	st.f32 	[%SP+3840], %f180;
	add.u64 	%rd226, %SP, 3840;
	mov.b64 	%rd227, %rd226;
	st.u64 	[%SP+3592], %rd227;
	mov.f32 	%f184, %f10;
$L__tmp1624:
	.loc	20 202 60
	bra.uni	$L__tmp1625;
$L__tmp1625:
	.loc	20 45 5
	ld.u64 	%rd228, [%SP+3592];
	ld.f32 	%f185, [%rd228];
	mul.f32 	%f186, %f185, %f184;
	ld.u64 	%rd229, [%SP+3592];
	ld.f32 	%f187, [%rd229+4];
	mul.f32 	%f188, %f187, %f184;
	ld.u64 	%rd230, [%SP+3592];
	ld.f32 	%f189, [%rd230+8];
	mul.f32 	%f190, %f189, %f184;
	ld.u64 	%rd231, [%SP+3592];
	ld.f32 	%f191, [%rd231+12];
	mul.f32 	%f192, %f191, %f184;
$L__tmp1626:
	.loc	20 45 12
	{ // callseq 95, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f186;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f188;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f190;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f192;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f193, %f194, %f195, %f196}, [retval0+0];
	} // callseq 95
$L__tmp1627:
	.loc	20 202 60
	st.f32 	[%SP+3836], %f196;
	st.f32 	[%SP+3832], %f195;
	st.f32 	[%SP+3828], %f194;
	st.f32 	[%SP+3824], %f193;
	add.u64 	%rd232, %SP, 3808;
	mov.b64 	%rd233, %rd232;
	st.u64 	[%SP+3576], %rd233;
	add.u64 	%rd234, %SP, 3824;
	mov.b64 	%rd235, %rd234;
	st.u64 	[%SP+3584], %rd235;
	.loc	20 202 16
	bra.uni	$L__tmp1628;
$L__tmp1628:
	.loc	20 40 5
	ld.u64 	%rd236, [%SP+3576];
	ld.f32 	%f197, [%rd236];
	ld.u64 	%rd237, [%SP+3584];
	ld.f32 	%f198, [%rd237];
	add.f32 	%f199, %f197, %f198;
	ld.u64 	%rd238, [%SP+3576];
	ld.f32 	%f200, [%rd238+4];
	ld.u64 	%rd239, [%SP+3584];
	ld.f32 	%f201, [%rd239+4];
	add.f32 	%f202, %f200, %f201;
	ld.u64 	%rd240, [%SP+3576];
	ld.f32 	%f203, [%rd240+8];
	ld.u64 	%rd241, [%SP+3584];
	ld.f32 	%f204, [%rd241+8];
	add.f32 	%f205, %f203, %f204;
	ld.u64 	%rd242, [%SP+3576];
	ld.f32 	%f206, [%rd242+12];
	ld.u64 	%rd243, [%SP+3584];
	ld.f32 	%f207, [%rd243+12];
	add.f32 	%f208, %f206, %f207;
$L__tmp1629:
	.loc	20 40 12
	{ // callseq 96, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f199;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f202;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f205;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f208;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f209, %f210, %f211, %f212}, [retval0+0];
	} // callseq 96
$L__tmp1630:
	.loc	20 202 16
	st.f32 	[%rd21+12], %f212;
	st.f32 	[%rd21+8], %f211;
	st.f32 	[%rd21+4], %f210;
	st.f32 	[%rd21], %f209;
	mov.b64 	%rd244, %rd14;
	st.u64 	[%SP+3568], %rd244;
	mov.f32 	%f213, %f11;
$L__tmp1631:
	.loc	20 203 32
	bra.uni	$L__tmp1632;
$L__tmp1632:
	.loc	20 45 5
	ld.u64 	%rd245, [%SP+3568];
	ld.f32 	%f214, [%rd245];
	mul.f32 	%f215, %f214, %f213;
	ld.u64 	%rd246, [%SP+3568];
	ld.f32 	%f216, [%rd246+4];
	mul.f32 	%f217, %f216, %f213;
	ld.u64 	%rd247, [%SP+3568];
	ld.f32 	%f218, [%rd247+8];
	mul.f32 	%f219, %f218, %f213;
	ld.u64 	%rd248, [%SP+3568];
	ld.f32 	%f220, [%rd248+12];
	mul.f32 	%f221, %f220, %f213;
$L__tmp1633:
	.loc	20 45 12
	{ // callseq 97, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f215;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f217;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f219;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f221;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f222, %f223, %f224, %f225}, [retval0+0];
	} // callseq 97
$L__tmp1634:
	.loc	20 203 32
	st.f32 	[%SP+3868], %f225;
	st.f32 	[%SP+3864], %f224;
	st.f32 	[%SP+3860], %f223;
	st.f32 	[%SP+3856], %f222;
	ld.u64 	%rd249, [%SP+3800];
	add.s64 	%rd23, %rd249, 80;
$L__tmp1635:
	.loc	20 203 76
	bra.uni	$L__tmp1636;
$L__tmp1636:
	.loc	20 63 18
	mov.u32 	%r173, 0;
	mov.b32 	%r44, %r173;
$L__tmp1637:
	.loc	20 63 5
	mov.u32 	%r626, %r44;
$L__tmp1638:
	bra.uni 	$L__BB12_52;

$L__BB12_52:
	mov.u32 	%r45, %r626;
$L__tmp1639:
	cvt.s64.s32 	%rd250, %r45;
	setp.lt.u64 	%p47, %rd250, 16;
	not.pred 	%p48, %p47;
	@%p48 bra 	$L__BB12_54;
	bra.uni 	$L__BB12_53;

$L__BB12_53:
$L__tmp1640:
	.loc	20 64 9
	cvt.s64.s32 	%rd450, %r45;
	add.u64 	%rd451, %SP, 3552;
	add.s64 	%rd452, %rd451, %rd450;
	cvt.s64.s32 	%rd453, %r45;
	add.s64 	%rd448, %rd23, %rd453;
$L__tmp1641:
	.loc	20 64 40
	bra.uni	$L__tmp1642;
$L__tmp1642:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd447, %rd448;
	// end inline asm
$L__tmp1643:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r192,%r193,%r194,%r195}, [%rd447];
	// end inline asm
	st.u32 	[%SP+3536], %r192;
	st.u32 	[%SP+3540], %r193;
	st.u32 	[%SP+3544], %r194;
	st.u32 	[%SP+3548], %r195;
	.loc	20 56 5
	ld.u32 	%r196, [%SP+3536];
	ld.u32 	%r197, [%SP+3540];
	ld.u32 	%r198, [%SP+3544];
	ld.u32 	%r199, [%SP+3548];
$L__tmp1644:
	.loc	20 64 40
	st.u32 	[%rd452+12], %r199;
	st.u32 	[%rd452+8], %r198;
	st.u32 	[%rd452+4], %r197;
	st.u32 	[%rd452], %r196;
$L__tmp1645:
	.loc	20 63 42
	add.s32 	%r46, %r45, 16;
$L__tmp1646:
	mov.u32 	%r626, %r46;
$L__tmp1647:
	bra.uni 	$L__BB12_52;
$L__tmp1648:

$L__BB12_54:
	.loc	20 65 5
	ld.f32 	%f226, [%SP+3552];
	ld.f32 	%f227, [%SP+3556];
	ld.f32 	%f228, [%SP+3560];
	ld.f32 	%f229, [%SP+3564];
$L__tmp1649:
	.loc	20 203 76
	st.f32 	[%SP+3900], %f229;
	st.f32 	[%SP+3896], %f228;
	st.f32 	[%SP+3892], %f227;
	st.f32 	[%SP+3888], %f226;
	add.u64 	%rd251, %SP, 3888;
	mov.b64 	%rd252, %rd251;
	st.u64 	[%SP+3528], %rd252;
	mov.f32 	%f230, %f10;
$L__tmp1650:
	.loc	20 203 60
	bra.uni	$L__tmp1651;
$L__tmp1651:
	.loc	20 45 5
	ld.u64 	%rd253, [%SP+3528];
	ld.f32 	%f231, [%rd253];
	mul.f32 	%f232, %f231, %f230;
	ld.u64 	%rd254, [%SP+3528];
	ld.f32 	%f233, [%rd254+4];
	mul.f32 	%f234, %f233, %f230;
	ld.u64 	%rd255, [%SP+3528];
	ld.f32 	%f235, [%rd255+8];
	mul.f32 	%f236, %f235, %f230;
	ld.u64 	%rd256, [%SP+3528];
	ld.f32 	%f237, [%rd256+12];
	mul.f32 	%f238, %f237, %f230;
$L__tmp1652:
	.loc	20 45 12
	{ // callseq 98, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f232;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f234;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f236;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f238;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f239, %f240, %f241, %f242}, [retval0+0];
	} // callseq 98
$L__tmp1653:
	.loc	20 203 60
	st.f32 	[%SP+3884], %f242;
	st.f32 	[%SP+3880], %f241;
	st.f32 	[%SP+3876], %f240;
	st.f32 	[%SP+3872], %f239;
	add.u64 	%rd257, %SP, 3856;
	mov.b64 	%rd258, %rd257;
	st.u64 	[%SP+3512], %rd258;
	add.u64 	%rd259, %SP, 3872;
	mov.b64 	%rd260, %rd259;
	st.u64 	[%SP+3520], %rd260;
	.loc	20 203 16
	bra.uni	$L__tmp1654;
$L__tmp1654:
	.loc	20 40 5
	ld.u64 	%rd261, [%SP+3512];
	ld.f32 	%f243, [%rd261];
	ld.u64 	%rd262, [%SP+3520];
	ld.f32 	%f244, [%rd262];
	add.f32 	%f245, %f243, %f244;
	ld.u64 	%rd263, [%SP+3512];
	ld.f32 	%f246, [%rd263+4];
	ld.u64 	%rd264, [%SP+3520];
	ld.f32 	%f247, [%rd264+4];
	add.f32 	%f248, %f246, %f247;
	ld.u64 	%rd265, [%SP+3512];
	ld.f32 	%f249, [%rd265+8];
	ld.u64 	%rd266, [%SP+3520];
	ld.f32 	%f250, [%rd266+8];
	add.f32 	%f251, %f249, %f250;
	ld.u64 	%rd267, [%SP+3512];
	ld.f32 	%f252, [%rd267+12];
	ld.u64 	%rd268, [%SP+3520];
	ld.f32 	%f253, [%rd268+12];
	add.f32 	%f254, %f252, %f253;
$L__tmp1655:
	.loc	20 40 12
	{ // callseq 99, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f245;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f248;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f251;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f254;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f255, %f256, %f257, %f258}, [retval0+0];
	} // callseq 99
$L__tmp1656:
	.loc	20 203 16
	st.f32 	[%rd14+12], %f258;
	st.f32 	[%rd14+8], %f257;
	st.f32 	[%rd14+4], %f256;
	st.f32 	[%rd14], %f255;
	mov.b64 	%rd269, %rd15;
	st.u64 	[%SP+3504], %rd269;
	mov.f32 	%f259, %f11;
$L__tmp1657:
	.loc	20 204 32
	bra.uni	$L__tmp1658;
$L__tmp1658:
	.loc	20 45 5
	ld.u64 	%rd270, [%SP+3504];
	ld.f32 	%f260, [%rd270];
	mul.f32 	%f261, %f260, %f259;
	ld.u64 	%rd271, [%SP+3504];
	ld.f32 	%f262, [%rd271+4];
	mul.f32 	%f263, %f262, %f259;
	ld.u64 	%rd272, [%SP+3504];
	ld.f32 	%f264, [%rd272+8];
	mul.f32 	%f265, %f264, %f259;
	ld.u64 	%rd273, [%SP+3504];
	ld.f32 	%f266, [%rd273+12];
	mul.f32 	%f267, %f266, %f259;
$L__tmp1659:
	.loc	20 45 12
	{ // callseq 100, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f261;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f263;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f265;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f267;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f268, %f269, %f270, %f271}, [retval0+0];
	} // callseq 100
$L__tmp1660:
	.loc	20 204 32
	st.f32 	[%SP+3916], %f271;
	st.f32 	[%SP+3912], %f270;
	st.f32 	[%SP+3908], %f269;
	st.f32 	[%SP+3904], %f268;
	ld.u64 	%rd274, [%SP+3800];
	add.s64 	%rd24, %rd274, 96;
$L__tmp1661:
	.loc	20 204 76
	bra.uni	$L__tmp1662;
$L__tmp1662:
	.loc	20 63 18
	mov.u32 	%r174, 0;
	mov.b32 	%r47, %r174;
$L__tmp1663:
	.loc	20 63 5
	mov.u32 	%r627, %r47;
$L__tmp1664:
	bra.uni 	$L__BB12_55;

$L__BB12_55:
	mov.u32 	%r48, %r627;
$L__tmp1665:
	cvt.s64.s32 	%rd275, %r48;
	setp.lt.u64 	%p49, %rd275, 16;
	not.pred 	%p50, %p49;
	@%p50 bra 	$L__BB12_57;
	bra.uni 	$L__BB12_56;

$L__BB12_56:
$L__tmp1666:
	.loc	20 64 9
	cvt.s64.s32 	%rd443, %r48;
	add.u64 	%rd444, %SP, 3488;
	add.s64 	%rd445, %rd444, %rd443;
	cvt.s64.s32 	%rd446, %r48;
	add.s64 	%rd441, %rd24, %rd446;
$L__tmp1667:
	.loc	20 64 40
	bra.uni	$L__tmp1668;
$L__tmp1668:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd440, %rd441;
	// end inline asm
$L__tmp1669:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r184,%r185,%r186,%r187}, [%rd440];
	// end inline asm
	st.u32 	[%SP+3472], %r184;
	st.u32 	[%SP+3476], %r185;
	st.u32 	[%SP+3480], %r186;
	st.u32 	[%SP+3484], %r187;
	.loc	20 56 5
	ld.u32 	%r188, [%SP+3472];
	ld.u32 	%r189, [%SP+3476];
	ld.u32 	%r190, [%SP+3480];
	ld.u32 	%r191, [%SP+3484];
$L__tmp1670:
	.loc	20 64 40
	st.u32 	[%rd445+12], %r191;
	st.u32 	[%rd445+8], %r190;
	st.u32 	[%rd445+4], %r189;
	st.u32 	[%rd445], %r188;
$L__tmp1671:
	.loc	20 63 42
	add.s32 	%r49, %r48, 16;
$L__tmp1672:
	mov.u32 	%r627, %r49;
$L__tmp1673:
	bra.uni 	$L__BB12_55;
$L__tmp1674:

$L__BB12_57:
	.loc	20 65 5
	ld.f32 	%f272, [%SP+3488];
	ld.f32 	%f273, [%SP+3492];
	ld.f32 	%f274, [%SP+3496];
	ld.f32 	%f275, [%SP+3500];
$L__tmp1675:
	.loc	20 204 76
	st.f32 	[%SP+3948], %f275;
	st.f32 	[%SP+3944], %f274;
	st.f32 	[%SP+3940], %f273;
	st.f32 	[%SP+3936], %f272;
	add.u64 	%rd276, %SP, 3936;
	mov.b64 	%rd277, %rd276;
	st.u64 	[%SP+3464], %rd277;
	mov.f32 	%f276, %f10;
$L__tmp1676:
	.loc	20 204 60
	bra.uni	$L__tmp1677;
$L__tmp1677:
	.loc	20 45 5
	ld.u64 	%rd278, [%SP+3464];
	ld.f32 	%f277, [%rd278];
	mul.f32 	%f278, %f277, %f276;
	ld.u64 	%rd279, [%SP+3464];
	ld.f32 	%f279, [%rd279+4];
	mul.f32 	%f280, %f279, %f276;
	ld.u64 	%rd280, [%SP+3464];
	ld.f32 	%f281, [%rd280+8];
	mul.f32 	%f282, %f281, %f276;
	ld.u64 	%rd281, [%SP+3464];
	ld.f32 	%f283, [%rd281+12];
	mul.f32 	%f284, %f283, %f276;
$L__tmp1678:
	.loc	20 45 12
	{ // callseq 101, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f278;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f280;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f282;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f284;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f285, %f286, %f287, %f288}, [retval0+0];
	} // callseq 101
$L__tmp1679:
	.loc	20 204 60
	st.f32 	[%SP+3932], %f288;
	st.f32 	[%SP+3928], %f287;
	st.f32 	[%SP+3924], %f286;
	st.f32 	[%SP+3920], %f285;
	add.u64 	%rd282, %SP, 3904;
	mov.b64 	%rd283, %rd282;
	st.u64 	[%SP+3448], %rd283;
	add.u64 	%rd284, %SP, 3920;
	mov.b64 	%rd285, %rd284;
	st.u64 	[%SP+3456], %rd285;
	.loc	20 204 16
	bra.uni	$L__tmp1680;
$L__tmp1680:
	.loc	20 40 5
	ld.u64 	%rd286, [%SP+3448];
	ld.f32 	%f289, [%rd286];
	ld.u64 	%rd287, [%SP+3456];
	ld.f32 	%f290, [%rd287];
	add.f32 	%f291, %f289, %f290;
	ld.u64 	%rd288, [%SP+3448];
	ld.f32 	%f292, [%rd288+4];
	ld.u64 	%rd289, [%SP+3456];
	ld.f32 	%f293, [%rd289+4];
	add.f32 	%f294, %f292, %f293;
	ld.u64 	%rd290, [%SP+3448];
	ld.f32 	%f295, [%rd290+8];
	ld.u64 	%rd291, [%SP+3456];
	ld.f32 	%f296, [%rd291+8];
	add.f32 	%f297, %f295, %f296;
	ld.u64 	%rd292, [%SP+3448];
	ld.f32 	%f298, [%rd292+12];
	ld.u64 	%rd293, [%SP+3456];
	ld.f32 	%f299, [%rd293+12];
	add.f32 	%f300, %f298, %f299;
$L__tmp1681:
	.loc	20 40 12
	{ // callseq 102, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f291;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f294;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f297;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f300;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f301, %f302, %f303, %f304}, [retval0+0];
	} // callseq 102
$L__tmp1682:
	.loc	20 204 16
	st.f32 	[%rd15+12], %f304;
	st.f32 	[%rd15+8], %f303;
	st.f32 	[%rd15+4], %f302;
	st.f32 	[%rd15], %f301;
	mov.b64 	%rd294, %rd16;
	st.u64 	[%SP+3440], %rd294;
	mov.f32 	%f305, %f11;
$L__tmp1683:
	.loc	20 205 32
	bra.uni	$L__tmp1684;
$L__tmp1684:
	.loc	20 45 5
	ld.u64 	%rd295, [%SP+3440];
	ld.f32 	%f306, [%rd295];
	mul.f32 	%f307, %f306, %f305;
	ld.u64 	%rd296, [%SP+3440];
	ld.f32 	%f308, [%rd296+4];
	mul.f32 	%f309, %f308, %f305;
	ld.u64 	%rd297, [%SP+3440];
	ld.f32 	%f310, [%rd297+8];
	mul.f32 	%f311, %f310, %f305;
	ld.u64 	%rd298, [%SP+3440];
	ld.f32 	%f312, [%rd298+12];
	mul.f32 	%f313, %f312, %f305;
$L__tmp1685:
	.loc	20 45 12
	{ // callseq 103, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f307;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f309;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f311;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f313;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f314, %f315, %f316, %f317}, [retval0+0];
	} // callseq 103
$L__tmp1686:
	.loc	20 205 32
	st.f32 	[%SP+3964], %f317;
	st.f32 	[%SP+3960], %f316;
	st.f32 	[%SP+3956], %f315;
	st.f32 	[%SP+3952], %f314;
	ld.u64 	%rd299, [%SP+3800];
	add.s64 	%rd25, %rd299, 112;
$L__tmp1687:
	.loc	20 205 76
	bra.uni	$L__tmp1688;
$L__tmp1688:
	.loc	20 63 18
	mov.u32 	%r175, 0;
	mov.b32 	%r50, %r175;
$L__tmp1689:
	.loc	20 63 5
	mov.u32 	%r628, %r50;
$L__tmp1690:
	bra.uni 	$L__BB12_58;

$L__BB12_58:
	mov.u32 	%r51, %r628;
$L__tmp1691:
	cvt.s64.s32 	%rd300, %r51;
	setp.lt.u64 	%p51, %rd300, 16;
	not.pred 	%p52, %p51;
	@%p52 bra 	$L__BB12_60;
	bra.uni 	$L__BB12_59;

$L__BB12_59:
$L__tmp1692:
	.loc	20 64 9
	cvt.s64.s32 	%rd436, %r51;
	add.u64 	%rd437, %SP, 3424;
	add.s64 	%rd438, %rd437, %rd436;
	cvt.s64.s32 	%rd439, %r51;
	add.s64 	%rd434, %rd25, %rd439;
$L__tmp1693:
	.loc	20 64 40
	bra.uni	$L__tmp1694;
$L__tmp1694:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd433, %rd434;
	// end inline asm
$L__tmp1695:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r176,%r177,%r178,%r179}, [%rd433];
	// end inline asm
	st.u32 	[%SP+3408], %r176;
	st.u32 	[%SP+3412], %r177;
	st.u32 	[%SP+3416], %r178;
	st.u32 	[%SP+3420], %r179;
	.loc	20 56 5
	ld.u32 	%r180, [%SP+3408];
	ld.u32 	%r181, [%SP+3412];
	ld.u32 	%r182, [%SP+3416];
	ld.u32 	%r183, [%SP+3420];
$L__tmp1696:
	.loc	20 64 40
	st.u32 	[%rd438+12], %r183;
	st.u32 	[%rd438+8], %r182;
	st.u32 	[%rd438+4], %r181;
	st.u32 	[%rd438], %r180;
$L__tmp1697:
	.loc	20 63 42
	add.s32 	%r52, %r51, 16;
$L__tmp1698:
	mov.u32 	%r628, %r52;
$L__tmp1699:
	bra.uni 	$L__BB12_58;
$L__tmp1700:

$L__BB12_60:
	.loc	20 65 5
	ld.f32 	%f318, [%SP+3424];
	ld.f32 	%f319, [%SP+3428];
	ld.f32 	%f320, [%SP+3432];
	ld.f32 	%f321, [%SP+3436];
$L__tmp1701:
	.loc	20 205 76
	st.f32 	[%SP+3996], %f321;
	st.f32 	[%SP+3992], %f320;
	st.f32 	[%SP+3988], %f319;
	st.f32 	[%SP+3984], %f318;
	add.u64 	%rd301, %SP, 3984;
	mov.b64 	%rd302, %rd301;
	st.u64 	[%SP+3392], %rd302;
	mov.f32 	%f322, %f10;
$L__tmp1702:
	.loc	20 205 60
	bra.uni	$L__tmp1703;
$L__tmp1703:
	.loc	20 45 5
	ld.u64 	%rd303, [%SP+3392];
	ld.f32 	%f323, [%rd303];
	mul.f32 	%f324, %f323, %f322;
	ld.u64 	%rd304, [%SP+3392];
	ld.f32 	%f325, [%rd304+4];
	mul.f32 	%f326, %f325, %f322;
	ld.u64 	%rd305, [%SP+3392];
	ld.f32 	%f327, [%rd305+8];
	mul.f32 	%f328, %f327, %f322;
	ld.u64 	%rd306, [%SP+3392];
	ld.f32 	%f329, [%rd306+12];
	mul.f32 	%f330, %f329, %f322;
$L__tmp1704:
	.loc	20 45 12
	{ // callseq 104, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f324;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f326;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f328;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f330;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f331, %f332, %f333, %f334}, [retval0+0];
	} // callseq 104
$L__tmp1705:
	.loc	20 205 60
	st.f32 	[%SP+3980], %f334;
	st.f32 	[%SP+3976], %f333;
	st.f32 	[%SP+3972], %f332;
	st.f32 	[%SP+3968], %f331;
	add.u64 	%rd307, %SP, 3952;
	mov.b64 	%rd308, %rd307;
	st.u64 	[%SP+3376], %rd308;
	add.u64 	%rd309, %SP, 3968;
	mov.b64 	%rd310, %rd309;
	st.u64 	[%SP+3384], %rd310;
	.loc	20 205 16
	bra.uni	$L__tmp1706;
$L__tmp1706:
	.loc	20 40 5
	ld.u64 	%rd311, [%SP+3376];
	ld.f32 	%f335, [%rd311];
	ld.u64 	%rd312, [%SP+3384];
	ld.f32 	%f336, [%rd312];
	add.f32 	%f337, %f335, %f336;
	ld.u64 	%rd313, [%SP+3376];
	ld.f32 	%f338, [%rd313+4];
	ld.u64 	%rd314, [%SP+3384];
	ld.f32 	%f339, [%rd314+4];
	add.f32 	%f340, %f338, %f339;
	ld.u64 	%rd315, [%SP+3376];
	ld.f32 	%f341, [%rd315+8];
	ld.u64 	%rd316, [%SP+3384];
	ld.f32 	%f342, [%rd316+8];
	add.f32 	%f343, %f341, %f342;
	ld.u64 	%rd317, [%SP+3376];
	ld.f32 	%f344, [%rd317+12];
	ld.u64 	%rd318, [%SP+3384];
	ld.f32 	%f345, [%rd318+12];
	add.f32 	%f346, %f344, %f345;
$L__tmp1707:
	.loc	20 40 12
	{ // callseq 105, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f337;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f340;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f343;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f346;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f347, %f348, %f349, %f350}, [retval0+0];
	} // callseq 105
$L__tmp1708:
	.loc	20 205 16
	st.f32 	[%rd16+12], %f350;
	st.f32 	[%rd16+8], %f349;
	st.f32 	[%rd16+4], %f348;
	st.f32 	[%rd16], %f347;
	.loc	20 207 26
	ld.f32 	%f351, [%rd15+4];
	ld.f32 	%f352, [%rd15+4];
	mul.f32 	%f353, %f351, %f352;
	ld.f32 	%f354, [%rd15+8];
	ld.f32 	%f355, [%rd15+8];
	mul.f32 	%f356, %f354, %f355;
	add.f32 	%f357, %f353, %f356;
	ld.f32 	%f358, [%rd15+12];
	ld.f32 	%f359, [%rd15+12];
	mul.f32 	%f360, %f358, %f359;
	add.f32 	%f361, %f357, %f360;
	ld.f32 	%f362, [%rd16];
	ld.f32 	%f363, [%rd16];
	mul.f32 	%f364, %f362, %f363;
	add.f32 	%f365, %f361, %f364;
	.loc	20 207 34
	{ // callseq 106, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f365;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZSt4sqrtf, 
	(
	param0
	);
	ld.param.f32 	%f366, [retval0+0];
	} // callseq 106
	rcp.rn.f32 	%f367, %f366;
$L__tmp1709:
	.loc	20 208 9
	ld.f32 	%f368, [%rd15+4];
	mul.f32 	%f369, %f368, %f367;
	st.f32 	[%rd15+4], %f369;
	.loc	20 209 9
	ld.f32 	%f370, [%rd15+8];
	mul.f32 	%f371, %f370, %f367;
	st.f32 	[%rd15+8], %f371;
	.loc	20 210 9
	ld.f32 	%f372, [%rd15+12];
	mul.f32 	%f373, %f372, %f367;
	st.f32 	[%rd15+12], %f373;
	.loc	20 211 9
	ld.f32 	%f374, [%rd16];
	mul.f32 	%f375, %f374, %f367;
	st.f32 	[%rd16], %f375;
	bra.uni 	$L__BB12_61;
$L__tmp1710:

$L__BB12_61:
	.loc	20 269 18
	ld.f32 	%f376, [%SP+4256];
	st.f32 	[%SP+4320], %f376;
	ld.f32 	%f377, [%SP+4260];
	st.f32 	[%SP+4324], %f377;
	ld.f32 	%f378, [%SP+4264];
	st.f32 	[%SP+4328], %f378;
	ld.f32 	%f379, [%SP+4268];
	st.f32 	[%SP+4332], %f379;
	ld.f32 	%f380, [%SP+4272];
	st.f32 	[%SP+4336], %f380;
	add.u64 	%rd319, %SP, 4256;
	add.s64 	%rd320, %rd319, 16;
	ld.f32 	%f381, [%rd320+4];
	st.f32 	[%SP+4340], %f381;
	add.s64 	%rd321, %rd319, 16;
	ld.f32 	%f382, [%rd321+8];
	st.f32 	[%SP+4344], %f382;
	add.s64 	%rd322, %rd319, 16;
	ld.f32 	%f383, [%rd322+12];
	st.f32 	[%SP+4348], %f383;
	ld.f32 	%f384, [%SP+4288];
	st.f32 	[%SP+4352], %f384;
	add.s64 	%rd323, %rd319, 32;
	ld.f32 	%f385, [%rd323+4];
	st.f32 	[%SP+4356], %f385;
	add.s64 	%rd324, %rd319, 32;
	ld.f32 	%f386, [%rd324+8];
	st.f32 	[%SP+4360], %f386;
	add.s64 	%rd325, %rd319, 32;
	ld.f32 	%f387, [%rd325+12];
	st.f32 	[%SP+4364], %f387;
	ld.f32 	%f388, [%SP+4304];
	st.f32 	[%SP+4368], %f388;
	add.s64 	%rd326, %rd319, 48;
	ld.f32 	%f389, [%rd326+4];
	st.f32 	[%SP+4372], %f389;
	add.s64 	%rd327, %rd319, 48;
	ld.f32 	%f390, [%rd327+8];
	st.f32 	[%SP+4376], %f390;
	add.s64 	%rd328, %rd319, 48;
	ld.f32 	%f391, [%rd328+12];
	st.f32 	[%SP+4380], %f391;
	.loc	20 273 5
	ld.u64 	%rd329, [%SP+4200];
	ld.u64 	%rd330, [%SP+4208];
	ld.u64 	%rd331, [%SP+4216];
	mov.b64 	%rd332, %rd329;
	st.u64 	[%SP+3312], %rd332;
	mov.b64 	%rd333, %rd330;
	st.u64 	[%SP+3320], %rd333;
	mov.b64 	%rd334, %rd331;
	st.u64 	[%SP+3328], %rd334;
	add.u64 	%rd335, %SP, 4320;
	mov.b64 	%rd336, %rd335;
	st.u64 	[%SP+3336], %rd336;
	.loc	20 273 5
	bra.uni	$L__tmp1711;
$L__tmp1711:
	.loc	20 84 18
	ld.u64 	%rd337, [%SP+3336];
	ld.f32 	%f392, [%rd337+36];
	st.f32 	[%SP+3344], %f392;
	ld.u64 	%rd338, [%SP+3336];
	ld.f32 	%f393, [%rd338+40];
	st.f32 	[%SP+3348], %f393;
	ld.u64 	%rd339, [%SP+3336];
	ld.f32 	%f394, [%rd339+44];
	st.f32 	[%SP+3352], %f394;
	ld.u64 	%rd340, [%SP+3336];
	ld.f32 	%f395, [%rd340+48];
	st.f32 	[%SP+3356], %f395;
	.loc	20 87 25
	ld.u64 	%rd341, [%SP+3336];
	ld.f32 	%f396, [%rd341+36];
	ld.u64 	%rd342, [%SP+3336];
	ld.f32 	%f397, [%rd342+36];
	mul.f32 	%f398, %f396, %f397;
	ld.u64 	%rd343, [%SP+3336];
	ld.f32 	%f399, [%rd343+40];
	ld.u64 	%rd344, [%SP+3336];
	ld.f32 	%f400, [%rd344+40];
	mul.f32 	%f401, %f399, %f400;
	add.f32 	%f402, %f398, %f401;
	ld.u64 	%rd345, [%SP+3336];
	ld.f32 	%f403, [%rd345+44];
	ld.u64 	%rd346, [%SP+3336];
	ld.f32 	%f404, [%rd346+44];
	mul.f32 	%f405, %f403, %f404;
	add.f32 	%f406, %f402, %f405;
	ld.u64 	%rd347, [%SP+3336];
	ld.f32 	%f407, [%rd347+48];
	ld.u64 	%rd348, [%SP+3336];
	ld.f32 	%f408, [%rd348+48];
	mul.f32 	%f409, %f407, %f408;
	add.f32 	%f410, %f406, %f409;
	rcp.rn.f32 	%f411, %f410;
$L__tmp1712:
	.loc	20 0 25
	add.u64 	%rd349, %SP, 3344;
	mov.b64 	%rd350, %rd349;
	st.u64 	[%SP+3304], %rd350;
	mov.f32 	%f412, %f411;
$L__tmp1713:
	.loc	20 88 23
	bra.uni	$L__tmp1714;
$L__tmp1714:
	.loc	20 45 5
	ld.u64 	%rd351, [%SP+3304];
	ld.f32 	%f413, [%rd351];
	mul.f32 	%f414, %f413, %f412;
	ld.u64 	%rd352, [%SP+3304];
	ld.f32 	%f415, [%rd352+4];
	mul.f32 	%f416, %f415, %f412;
	ld.u64 	%rd353, [%SP+3304];
	ld.f32 	%f417, [%rd353+8];
	mul.f32 	%f418, %f417, %f412;
	ld.u64 	%rd354, [%SP+3304];
	ld.f32 	%f419, [%rd354+12];
	mul.f32 	%f420, %f419, %f412;
$L__tmp1715:
	.loc	20 45 12
	{ // callseq 107, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f414;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f416;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f418;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f420;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f421, %f422, %f423, %f424}, [retval0+0];
	} // callseq 107
$L__tmp1716:
	.loc	20 88 23
	st.f32 	[%SP+3372], %f424;
	st.f32 	[%SP+3368], %f423;
	st.f32 	[%SP+3364], %f422;
	st.f32 	[%SP+3360], %f421;
	.loc	20 90 21
	ld.f32 	%f425, [%SP+3356];
	ld.f32 	%f426, [%SP+3372];
	mul.f32 	%f427, %f425, %f426;
$L__tmp1717:
	.loc	20 91 21
	ld.f32 	%f428, [%SP+3344];
	ld.f32 	%f429, [%SP+3360];
	mul.f32 	%f430, %f428, %f429;
$L__tmp1718:
	.loc	20 92 21
	ld.f32 	%f431, [%SP+3348];
	ld.f32 	%f432, [%SP+3364];
	mul.f32 	%f433, %f431, %f432;
$L__tmp1719:
	.loc	20 93 21
	ld.f32 	%f434, [%SP+3352];
	ld.f32 	%f435, [%SP+3368];
	mul.f32 	%f436, %f434, %f435;
$L__tmp1720:
	.loc	20 95 20
	ld.f32 	%f437, [%SP+3344];
	ld.f32 	%f438, [%SP+3364];
	mul.f32 	%f439, %f437, %f438;
$L__tmp1721:
	.loc	20 96 20
	ld.f32 	%f440, [%SP+3352];
	ld.f32 	%f441, [%SP+3372];
	mul.f32 	%f442, %f440, %f441;
$L__tmp1722:
	.loc	20 97 20
	ld.f32 	%f443, [%SP+3344];
	ld.f32 	%f444, [%SP+3368];
	mul.f32 	%f445, %f443, %f444;
$L__tmp1723:
	.loc	20 98 20
	ld.f32 	%f446, [%SP+3348];
	ld.f32 	%f447, [%SP+3372];
	mul.f32 	%f448, %f446, %f447;
$L__tmp1724:
	.loc	20 99 20
	ld.f32 	%f449, [%SP+3348];
	ld.f32 	%f450, [%SP+3368];
	mul.f32 	%f451, %f449, %f450;
$L__tmp1725:
	.loc	20 100 20
	ld.f32 	%f452, [%SP+3344];
	ld.f32 	%f453, [%SP+3372];
	mul.f32 	%f454, %f452, %f453;
$L__tmp1726:
	.loc	20 102 5
	sub.f32 	%f455, %f430, %f433;
	sub.f32 	%f456, %f455, %f436;
	add.f32 	%f457, %f456, %f427;
	ld.u64 	%rd355, [%SP+3312];
	st.f32 	[%rd355], %f457;
	.loc	20 103 5
	sub.f32 	%f458, %f439, %f442;
	mul.f32 	%f459, %f458, 0f40000000;
	ld.u64 	%rd356, [%SP+3312];
	st.f32 	[%rd356+4], %f459;
	.loc	20 104 5
	add.f32 	%f460, %f445, %f448;
	mul.f32 	%f461, %f460, 0f40000000;
	ld.u64 	%rd357, [%SP+3312];
	st.f32 	[%rd357+8], %f461;
	.loc	20 106 5
	add.f32 	%f462, %f439, %f442;
	mul.f32 	%f463, %f462, 0f40000000;
	ld.u64 	%rd358, [%SP+3320];
	st.f32 	[%rd358], %f463;
	.loc	20 107 5
	neg.f32 	%f464, %f430;
	add.f32 	%f465, %f464, %f433;
	sub.f32 	%f466, %f465, %f436;
	add.f32 	%f467, %f466, %f427;
	ld.u64 	%rd359, [%SP+3320];
	st.f32 	[%rd359+4], %f467;
	.loc	20 108 5
	sub.f32 	%f468, %f451, %f454;
	mul.f32 	%f469, %f468, 0f40000000;
	ld.u64 	%rd360, [%SP+3320];
	st.f32 	[%rd360+8], %f469;
	.loc	20 110 5
	sub.f32 	%f470, %f445, %f448;
	mul.f32 	%f471, %f470, 0f40000000;
	ld.u64 	%rd361, [%SP+3328];
	st.f32 	[%rd361], %f471;
	.loc	20 111 5
	add.f32 	%f472, %f451, %f454;
	mul.f32 	%f473, %f472, 0f40000000;
	ld.u64 	%rd362, [%SP+3328];
	st.f32 	[%rd362+4], %f473;
	.loc	20 112 5
	neg.f32 	%f474, %f430;
	sub.f32 	%f475, %f474, %f433;
	add.f32 	%f476, %f475, %f436;
	add.f32 	%f477, %f476, %f427;
	ld.u64 	%rd363, [%SP+3328];
	st.f32 	[%rd363+8], %f477;
	.loc	20 114 5
	ld.u64 	%rd364, [%SP+3312];
	ld.f32 	%f478, [%rd364];
	ld.u64 	%rd365, [%SP+3336];
	ld.f32 	%f479, [%rd365+12];
	mul.f32 	%f480, %f478, %f479;
	ld.u64 	%rd366, [%SP+3312];
	ld.f32 	%f481, [%rd366+4];
	ld.u64 	%rd367, [%SP+3336];
	ld.f32 	%f482, [%rd367+24];
	mul.f32 	%f483, %f481, %f482;
	add.f32 	%f484, %f480, %f483;
	ld.u64 	%rd368, [%SP+3312];
	ld.f32 	%f485, [%rd368+8];
	ld.u64 	%rd369, [%SP+3336];
	ld.f32 	%f486, [%rd369+32];
	mul.f32 	%f487, %f485, %f486;
	add.f32 	%f488, %f484, %f487;
	ld.u64 	%rd370, [%SP+3336];
	ld.f32 	%f489, [%rd370+52];
	add.f32 	%f490, %f488, %f489;
	ld.u64 	%rd371, [%SP+3312];
	st.f32 	[%rd371+12], %f490;
	.loc	20 115 5
	ld.u64 	%rd372, [%SP+3320];
	ld.f32 	%f491, [%rd372];
	ld.u64 	%rd373, [%SP+3336];
	ld.f32 	%f492, [%rd373+12];
	mul.f32 	%f493, %f491, %f492;
	ld.u64 	%rd374, [%SP+3320];
	ld.f32 	%f494, [%rd374+4];
	ld.u64 	%rd375, [%SP+3336];
	ld.f32 	%f495, [%rd375+24];
	mul.f32 	%f496, %f494, %f495;
	add.f32 	%f497, %f493, %f496;
	ld.u64 	%rd376, [%SP+3320];
	ld.f32 	%f498, [%rd376+8];
	ld.u64 	%rd377, [%SP+3336];
	ld.f32 	%f499, [%rd377+32];
	mul.f32 	%f500, %f498, %f499;
	add.f32 	%f501, %f497, %f500;
	ld.u64 	%rd378, [%SP+3336];
	ld.f32 	%f502, [%rd378+56];
	add.f32 	%f503, %f501, %f502;
	ld.u64 	%rd379, [%SP+3320];
	st.f32 	[%rd379+12], %f503;
	.loc	20 116 5
	ld.u64 	%rd380, [%SP+3328];
	ld.f32 	%f504, [%rd380];
	ld.u64 	%rd381, [%SP+3336];
	ld.f32 	%f505, [%rd381+12];
	mul.f32 	%f506, %f504, %f505;
	ld.u64 	%rd382, [%SP+3328];
	ld.f32 	%f507, [%rd382+4];
	ld.u64 	%rd383, [%SP+3336];
	ld.f32 	%f508, [%rd383+24];
	mul.f32 	%f509, %f507, %f508;
	add.f32 	%f510, %f506, %f509;
	ld.u64 	%rd384, [%SP+3328];
	ld.f32 	%f511, [%rd384+8];
	ld.u64 	%rd385, [%SP+3336];
	ld.f32 	%f512, [%rd385+32];
	mul.f32 	%f513, %f511, %f512;
	add.f32 	%f514, %f510, %f513;
	ld.u64 	%rd386, [%SP+3336];
	ld.f32 	%f515, [%rd386+60];
	add.f32 	%f516, %f514, %f515;
	ld.u64 	%rd387, [%SP+3328];
	st.f32 	[%rd387+12], %f516;
	.loc	20 118 5
	ld.u64 	%rd388, [%SP+3312];
	ld.f32 	%f517, [%rd388];
	ld.u64 	%rd389, [%SP+3336];
	ld.f32 	%f518, [%rd389+8];
	mul.f32 	%f519, %f517, %f518;
	ld.u64 	%rd390, [%SP+3312];
	ld.f32 	%f520, [%rd390+4];
	ld.u64 	%rd391, [%SP+3336];
	ld.f32 	%f521, [%rd391+20];
	mul.f32 	%f522, %f520, %f521;
	add.f32 	%f523, %f519, %f522;
	ld.u64 	%rd392, [%SP+3312];
	ld.f32 	%f524, [%rd392+8];
	ld.u64 	%rd393, [%SP+3336];
	ld.f32 	%f525, [%rd393+28];
	mul.f32 	%f526, %f524, %f525;
	add.f32 	%f527, %f523, %f526;
	ld.u64 	%rd394, [%SP+3312];
	st.f32 	[%rd394+8], %f527;
	.loc	20 119 5
	ld.u64 	%rd395, [%SP+3320];
	ld.f32 	%f528, [%rd395];
	ld.u64 	%rd396, [%SP+3336];
	ld.f32 	%f529, [%rd396+8];
	mul.f32 	%f530, %f528, %f529;
	ld.u64 	%rd397, [%SP+3320];
	ld.f32 	%f531, [%rd397+4];
	ld.u64 	%rd398, [%SP+3336];
	ld.f32 	%f532, [%rd398+20];
	mul.f32 	%f533, %f531, %f532;
	add.f32 	%f534, %f530, %f533;
	ld.u64 	%rd399, [%SP+3320];
	ld.f32 	%f535, [%rd399+8];
	ld.u64 	%rd400, [%SP+3336];
	ld.f32 	%f536, [%rd400+28];
	mul.f32 	%f537, %f535, %f536;
	add.f32 	%f538, %f534, %f537;
	ld.u64 	%rd401, [%SP+3320];
	st.f32 	[%rd401+8], %f538;
	.loc	20 120 5
	ld.u64 	%rd402, [%SP+3328];
	ld.f32 	%f539, [%rd402];
	ld.u64 	%rd403, [%SP+3336];
	ld.f32 	%f540, [%rd403+8];
	mul.f32 	%f541, %f539, %f540;
	ld.u64 	%rd404, [%SP+3328];
	ld.f32 	%f542, [%rd404+4];
	ld.u64 	%rd405, [%SP+3336];
	ld.f32 	%f543, [%rd405+20];
	mul.f32 	%f544, %f542, %f543;
	add.f32 	%f545, %f541, %f544;
	ld.u64 	%rd406, [%SP+3328];
	ld.f32 	%f546, [%rd406+8];
	ld.u64 	%rd407, [%SP+3336];
	ld.f32 	%f547, [%rd407+28];
	mul.f32 	%f548, %f546, %f547;
	add.f32 	%f549, %f545, %f548;
	ld.u64 	%rd408, [%SP+3328];
	st.f32 	[%rd408+8], %f549;
	.loc	20 122 5
	ld.u64 	%rd409, [%SP+3312];
	ld.f32 	%f550, [%rd409];
	ld.u64 	%rd410, [%SP+3336];
	ld.f32 	%f551, [%rd410+4];
	mul.f32 	%f552, %f550, %f551;
	ld.u64 	%rd411, [%SP+3312];
	ld.f32 	%f553, [%rd411+4];
	ld.u64 	%rd412, [%SP+3336];
	ld.f32 	%f554, [%rd412+16];
	mul.f32 	%f555, %f553, %f554;
	add.f32 	%f556, %f552, %f555;
	ld.u64 	%rd413, [%SP+3312];
	st.f32 	[%rd413+4], %f556;
	.loc	20 123 5
	ld.u64 	%rd414, [%SP+3320];
	ld.f32 	%f557, [%rd414];
	ld.u64 	%rd415, [%SP+3336];
	ld.f32 	%f558, [%rd415+4];
	mul.f32 	%f559, %f557, %f558;
	ld.u64 	%rd416, [%SP+3320];
	ld.f32 	%f560, [%rd416+4];
	ld.u64 	%rd417, [%SP+3336];
	ld.f32 	%f561, [%rd417+16];
	mul.f32 	%f562, %f560, %f561;
	add.f32 	%f563, %f559, %f562;
	ld.u64 	%rd418, [%SP+3320];
	st.f32 	[%rd418+4], %f563;
	.loc	20 124 5
	ld.u64 	%rd419, [%SP+3328];
	ld.f32 	%f564, [%rd419];
	ld.u64 	%rd420, [%SP+3336];
	ld.f32 	%f565, [%rd420+4];
	mul.f32 	%f566, %f564, %f565;
	ld.u64 	%rd421, [%SP+3328];
	ld.f32 	%f567, [%rd421+4];
	ld.u64 	%rd422, [%SP+3336];
	ld.f32 	%f568, [%rd422+16];
	mul.f32 	%f569, %f567, %f568;
	add.f32 	%f570, %f566, %f569;
	ld.u64 	%rd423, [%SP+3328];
	st.f32 	[%rd423+4], %f570;
	.loc	20 126 5
	ld.u64 	%rd424, [%SP+3312];
	ld.f32 	%f571, [%rd424];
	ld.u64 	%rd425, [%SP+3336];
	ld.f32 	%f572, [%rd425];
	mul.f32 	%f573, %f571, %f572;
	ld.u64 	%rd426, [%SP+3312];
	st.f32 	[%rd426], %f573;
	.loc	20 127 5
	ld.u64 	%rd427, [%SP+3320];
	ld.f32 	%f574, [%rd427];
	ld.u64 	%rd428, [%SP+3336];
	ld.f32 	%f575, [%rd428];
	mul.f32 	%f576, %f574, %f575;
	ld.u64 	%rd429, [%SP+3320];
	st.f32 	[%rd429], %f576;
	.loc	20 128 5
	ld.u64 	%rd430, [%SP+3328];
	ld.f32 	%f577, [%rd430];
	ld.u64 	%rd431, [%SP+3336];
	ld.f32 	%f578, [%rd431];
	mul.f32 	%f579, %f577, %f578;
	ld.u64 	%rd432, [%SP+3328];
	st.f32 	[%rd432], %f579;
$L__tmp1727:
	.loc	20 296 13
	bra.uni 	$L__BB12_62;
$L__tmp1728:

$L__BB12_62:
	.loc	20 299 9
	and.b16  	%rs16, %rs1, 255;
	setp.ne.s16 	%p69, %rs16, 0;
	not.pred 	%p70, %p69;
	not.pred 	%p71, %p70;
	@%p71 bra 	$L__BB12_64;
	bra.uni 	$L__BB12_63;

$L__BB12_63:
$L__tmp1729:
	.loc	20 300 13
	ld.u64 	%rd621, [%SP+5392];
	ld.u64 	%rd622, [%SP+5400];
	ld.u64 	%rd623, [%SP+5408];
	mov.b64 	%rd624, %rd621;
	st.u64 	[%SP+3232], %rd624;
	mov.b64 	%rd625, %rd622;
	st.u64 	[%SP+3240], %rd625;
	mov.b64 	%rd626, %rd623;
	st.u64 	[%SP+3248], %rd626;
	.loc	20 300 13
	bra.uni	$L__tmp1730;
$L__tmp1730:
	.loc	20 134 22
	ld.u64 	%rd627, [%SP+3232];
	ld.f32 	%f775, [%rd627];
	ld.u64 	%rd628, [%SP+3240];
	ld.f32 	%f776, [%rd628+4];
	ld.u64 	%rd629, [%SP+3248];
	ld.f32 	%f777, [%rd629+8];
	mul.f32 	%f778, %f776, %f777;
	ld.u64 	%rd630, [%SP+3240];
	ld.f32 	%f779, [%rd630+8];
	ld.u64 	%rd631, [%SP+3248];
	ld.f32 	%f780, [%rd631+4];
	mul.f32 	%f781, %f779, %f780;
	sub.f32 	%f782, %f778, %f781;
	mul.f32 	%f783, %f775, %f782;
	ld.u64 	%rd632, [%SP+3232];
	ld.f32 	%f784, [%rd632+4];
	ld.u64 	%rd633, [%SP+3240];
	ld.f32 	%f785, [%rd633];
	ld.u64 	%rd634, [%SP+3248];
	ld.f32 	%f786, [%rd634+8];
	mul.f32 	%f787, %f785, %f786;
	ld.u64 	%rd635, [%SP+3240];
	ld.f32 	%f788, [%rd635+8];
	ld.u64 	%rd636, [%SP+3248];
	ld.f32 	%f789, [%rd636];
	mul.f32 	%f790, %f788, %f789;
	sub.f32 	%f791, %f787, %f790;
	mul.f32 	%f792, %f784, %f791;
	sub.f32 	%f793, %f783, %f792;
	ld.u64 	%rd637, [%SP+3232];
	ld.f32 	%f794, [%rd637+8];
	ld.u64 	%rd638, [%SP+3240];
	ld.f32 	%f795, [%rd638];
	ld.u64 	%rd639, [%SP+3248];
	ld.f32 	%f796, [%rd639+4];
	mul.f32 	%f797, %f795, %f796;
	ld.u64 	%rd640, [%SP+3240];
	ld.f32 	%f798, [%rd640+4];
	ld.u64 	%rd641, [%SP+3248];
	ld.f32 	%f799, [%rd641];
	mul.f32 	%f800, %f798, %f799;
	sub.f32 	%f801, %f797, %f800;
	mul.f32 	%f802, %f794, %f801;
	add.f32 	%f803, %f793, %f802;
$L__tmp1731:
	.loc	20 137 26
	rcp.rn.f32 	%f804, %f803;
$L__tmp1732:
	.loc	20 140 5
	ld.u64 	%rd642, [%SP+3240];
	ld.f32 	%f805, [%rd642+4];
	ld.u64 	%rd643, [%SP+3248];
	ld.f32 	%f806, [%rd643+8];
	mul.f32 	%f807, %f805, %f806;
	ld.u64 	%rd644, [%SP+3248];
	ld.f32 	%f808, [%rd644+4];
	ld.u64 	%rd645, [%SP+3240];
	ld.f32 	%f809, [%rd645+8];
	mul.f32 	%f810, %f808, %f809;
	sub.f32 	%f811, %f807, %f810;
	mul.f32 	%f812, %f804, %f811;
	st.f32 	[%SP+3256], %f812;
	.loc	20 141 5
	ld.u64 	%rd646, [%SP+3232];
	ld.f32 	%f813, [%rd646+8];
	ld.u64 	%rd647, [%SP+3248];
	ld.f32 	%f814, [%rd647+4];
	mul.f32 	%f815, %f813, %f814;
	ld.u64 	%rd648, [%SP+3248];
	ld.f32 	%f816, [%rd648+8];
	ld.u64 	%rd649, [%SP+3232];
	ld.f32 	%f817, [%rd649+4];
	mul.f32 	%f818, %f816, %f817;
	sub.f32 	%f819, %f815, %f818;
	mul.f32 	%f820, %f804, %f819;
	st.f32 	[%SP+3260], %f820;
	.loc	20 142 5
	ld.u64 	%rd650, [%SP+3232];
	ld.f32 	%f821, [%rd650+4];
	ld.u64 	%rd651, [%SP+3240];
	ld.f32 	%f822, [%rd651+8];
	mul.f32 	%f823, %f821, %f822;
	ld.u64 	%rd652, [%SP+3240];
	ld.f32 	%f824, [%rd652+4];
	ld.u64 	%rd653, [%SP+3232];
	ld.f32 	%f825, [%rd653+8];
	mul.f32 	%f826, %f824, %f825;
	sub.f32 	%f827, %f823, %f826;
	mul.f32 	%f828, %f804, %f827;
	st.f32 	[%SP+3264], %f828;
	.loc	20 144 5
	ld.u64 	%rd654, [%SP+3240];
	ld.f32 	%f829, [%rd654+8];
	ld.u64 	%rd655, [%SP+3248];
	ld.f32 	%f830, [%rd655];
	mul.f32 	%f831, %f829, %f830;
	ld.u64 	%rd656, [%SP+3248];
	ld.f32 	%f832, [%rd656+8];
	ld.u64 	%rd657, [%SP+3240];
	ld.f32 	%f833, [%rd657];
	mul.f32 	%f834, %f832, %f833;
	sub.f32 	%f835, %f831, %f834;
	mul.f32 	%f836, %f804, %f835;
	st.f32 	[%SP+3268], %f836;
	.loc	20 145 5
	ld.u64 	%rd658, [%SP+3232];
	ld.f32 	%f837, [%rd658];
	ld.u64 	%rd659, [%SP+3248];
	ld.f32 	%f838, [%rd659+8];
	mul.f32 	%f839, %f837, %f838;
	ld.u64 	%rd660, [%SP+3248];
	ld.f32 	%f840, [%rd660];
	ld.u64 	%rd661, [%SP+3232];
	ld.f32 	%f841, [%rd661+8];
	mul.f32 	%f842, %f840, %f841;
	sub.f32 	%f843, %f839, %f842;
	mul.f32 	%f844, %f804, %f843;
	add.u64 	%rd662, %SP, 3256;
	add.s64 	%rd663, %rd662, 12;
	st.f32 	[%rd663+4], %f844;
	.loc	20 146 5
	ld.u64 	%rd664, [%SP+3232];
	ld.f32 	%f845, [%rd664+8];
	ld.u64 	%rd665, [%SP+3240];
	ld.f32 	%f846, [%rd665];
	mul.f32 	%f847, %f845, %f846;
	ld.u64 	%rd666, [%SP+3240];
	ld.f32 	%f848, [%rd666+8];
	ld.u64 	%rd667, [%SP+3232];
	ld.f32 	%f849, [%rd667];
	mul.f32 	%f850, %f848, %f849;
	sub.f32 	%f851, %f847, %f850;
	mul.f32 	%f852, %f804, %f851;
	add.s64 	%rd668, %rd662, 12;
	st.f32 	[%rd668+8], %f852;
	.loc	20 148 5
	ld.u64 	%rd669, [%SP+3240];
	ld.f32 	%f853, [%rd669];
	ld.u64 	%rd670, [%SP+3248];
	ld.f32 	%f854, [%rd670+4];
	mul.f32 	%f855, %f853, %f854;
	ld.u64 	%rd671, [%SP+3248];
	ld.f32 	%f856, [%rd671];
	ld.u64 	%rd672, [%SP+3240];
	ld.f32 	%f857, [%rd672+4];
	mul.f32 	%f858, %f856, %f857;
	sub.f32 	%f859, %f855, %f858;
	mul.f32 	%f860, %f804, %f859;
	st.f32 	[%SP+3280], %f860;
	.loc	20 149 5
	ld.u64 	%rd673, [%SP+3232];
	ld.f32 	%f861, [%rd673+4];
	ld.u64 	%rd674, [%SP+3248];
	ld.f32 	%f862, [%rd674];
	mul.f32 	%f863, %f861, %f862;
	ld.u64 	%rd675, [%SP+3248];
	ld.f32 	%f864, [%rd675+4];
	ld.u64 	%rd676, [%SP+3232];
	ld.f32 	%f865, [%rd676];
	mul.f32 	%f866, %f864, %f865;
	sub.f32 	%f867, %f863, %f866;
	mul.f32 	%f868, %f804, %f867;
	add.s64 	%rd677, %rd662, 24;
	st.f32 	[%rd677+4], %f868;
	.loc	20 150 5
	ld.u64 	%rd678, [%SP+3232];
	ld.f32 	%f869, [%rd678];
	ld.u64 	%rd679, [%SP+3240];
	ld.f32 	%f870, [%rd679+4];
	mul.f32 	%f871, %f869, %f870;
	ld.u64 	%rd680, [%SP+3240];
	ld.f32 	%f872, [%rd680];
	ld.u64 	%rd681, [%SP+3232];
	ld.f32 	%f873, [%rd681+4];
	mul.f32 	%f874, %f872, %f873;
	sub.f32 	%f875, %f871, %f874;
	mul.f32 	%f876, %f804, %f875;
	add.s64 	%rd682, %rd662, 24;
	st.f32 	[%rd682+8], %f876;
	.loc	20 152 17
	ld.u64 	%rd683, [%SP+3232];
	ld.f32 	%f877, [%rd683+12];
	st.f32 	[%SP+3292], %f877;
	ld.u64 	%rd684, [%SP+3240];
	ld.f32 	%f878, [%rd684+12];
	st.f32 	[%SP+3296], %f878;
	ld.u64 	%rd685, [%SP+3248];
	ld.f32 	%f879, [%rd685+12];
	st.f32 	[%SP+3300], %f879;
	.loc	20 154 5
	ld.f32 	%f880, [%SP+3256];
	ld.u64 	%rd686, [%SP+3232];
	st.f32 	[%rd686], %f880;
	.loc	20 155 5
	ld.f32 	%f881, [%SP+3260];
	ld.u64 	%rd687, [%SP+3232];
	st.f32 	[%rd687+4], %f881;
	.loc	20 156 5
	ld.f32 	%f882, [%SP+3264];
	ld.u64 	%rd688, [%SP+3232];
	st.f32 	[%rd688+8], %f882;
	.loc	20 157 5
	ld.f32 	%f883, [%SP+3256];
	neg.f32 	%f884, %f883;
	ld.f32 	%f885, [%SP+3292];
	mul.f32 	%f886, %f884, %f885;
	ld.f32 	%f887, [%SP+3260];
	ld.f32 	%f888, [%SP+3296];
	mul.f32 	%f889, %f887, %f888;
	sub.f32 	%f890, %f886, %f889;
	ld.f32 	%f891, [%SP+3264];
	ld.f32 	%f892, [%SP+3300];
	mul.f32 	%f893, %f891, %f892;
	sub.f32 	%f894, %f890, %f893;
	ld.u64 	%rd689, [%SP+3232];
	st.f32 	[%rd689+12], %f894;
	.loc	20 159 5
	ld.f32 	%f895, [%SP+3268];
	ld.u64 	%rd690, [%SP+3240];
	st.f32 	[%rd690], %f895;
	.loc	20 160 5
	add.s64 	%rd691, %rd662, 12;
	ld.f32 	%f896, [%rd691+4];
	ld.u64 	%rd692, [%SP+3240];
	st.f32 	[%rd692+4], %f896;
	.loc	20 161 5
	add.s64 	%rd693, %rd662, 12;
	ld.f32 	%f897, [%rd693+8];
	ld.u64 	%rd694, [%SP+3240];
	st.f32 	[%rd694+8], %f897;
	.loc	20 162 5
	ld.f32 	%f898, [%SP+3268];
	neg.f32 	%f899, %f898;
	ld.f32 	%f900, [%SP+3292];
	mul.f32 	%f901, %f899, %f900;
	add.s64 	%rd695, %rd662, 12;
	ld.f32 	%f902, [%rd695+4];
	ld.f32 	%f903, [%SP+3296];
	mul.f32 	%f904, %f902, %f903;
	sub.f32 	%f905, %f901, %f904;
	add.s64 	%rd696, %rd662, 12;
	ld.f32 	%f906, [%rd696+8];
	ld.f32 	%f907, [%SP+3300];
	mul.f32 	%f908, %f906, %f907;
	sub.f32 	%f909, %f905, %f908;
	ld.u64 	%rd697, [%SP+3240];
	st.f32 	[%rd697+12], %f909;
	.loc	20 164 5
	ld.f32 	%f910, [%SP+3280];
	ld.u64 	%rd698, [%SP+3248];
	st.f32 	[%rd698], %f910;
	.loc	20 165 5
	add.s64 	%rd699, %rd662, 24;
	ld.f32 	%f911, [%rd699+4];
	ld.u64 	%rd700, [%SP+3248];
	st.f32 	[%rd700+4], %f911;
	.loc	20 166 5
	add.s64 	%rd701, %rd662, 24;
	ld.f32 	%f912, [%rd701+8];
	ld.u64 	%rd702, [%SP+3248];
	st.f32 	[%rd702+8], %f912;
	.loc	20 167 5
	ld.f32 	%f913, [%SP+3280];
	neg.f32 	%f914, %f913;
	ld.f32 	%f915, [%SP+3292];
	mul.f32 	%f916, %f914, %f915;
	add.s64 	%rd703, %rd662, 24;
	ld.f32 	%f917, [%rd703+4];
	ld.f32 	%f918, [%SP+3296];
	mul.f32 	%f919, %f917, %f918;
	sub.f32 	%f920, %f916, %f919;
	add.s64 	%rd704, %rd662, 24;
	ld.f32 	%f921, [%rd704+8];
	ld.f32 	%f922, [%SP+3300];
	mul.f32 	%f923, %f921, %f922;
	sub.f32 	%f924, %f920, %f923;
	ld.u64 	%rd705, [%SP+3248];
	st.f32 	[%rd705+12], %f924;
$L__tmp1733:
	.loc	20 300 13
	bra.uni 	$L__BB12_64;

$L__BB12_64:
	bra.uni 	$L__BB12_89;
$L__tmp1734:

$L__BB12_65:
	.loc	20 302 10
	setp.eq.s32 	%p17, %r4, 4;
	mov.pred 	%p16, -1;
	mov.pred 	%p154, %p16;
	@%p17 bra 	$L__BB12_67;
	bra.uni 	$L__BB12_66;

$L__BB12_66:
	setp.eq.s32 	%p3, %r4, 1;
	mov.pred 	%p154, %p3;
	bra.uni 	$L__BB12_67;

$L__BB12_67:
	mov.pred 	%p4, %p154;
	not.pred 	%p18, %p4;
	@%p18 bra 	$L__BB12_87;
	bra.uni 	$L__BB12_68;

$L__BB12_68:
$L__tmp1735:
	.loc	20 306 9
	setp.eq.s32 	%p19, %r4, 4;
	not.pred 	%p20, %p19;
	@%p20 bra 	$L__BB12_73;
	bra.uni 	$L__BB12_69;

$L__BB12_69:
$L__tmp1736:
	.loc	20 308 13
	and.b16  	%rs5, %rs1, 255;
	setp.ne.s16 	%p23, %rs5, 0;
	not.pred 	%p24, %p23;
	@%p24 bra 	$L__BB12_71;
	bra.uni 	$L__BB12_70;

$L__BB12_70:
	.loc	20 0 13
	mov.b64 	%rd148, %rd2;
$L__tmp1737:
	.loc	20 308 45
	bra.uni	$L__tmp1738;
$L__tmp1738:
	.loc	17 935 5
	// begin inline asm
	call (%rd147), _optix_get_instance_transform_from_handle, (%rd148);
	// end inline asm
$L__tmp1739:
	.loc	20 308 45
	mov.u64 	%rd1500, %rd147;
$L__tmp1740:
	bra.uni 	$L__BB12_72;

$L__BB12_71:
	.loc	20 0 45
	mov.b64 	%rd146, %rd2;
$L__tmp1741:
	.loc	20 309 45
	bra.uni	$L__tmp1742;
$L__tmp1742:
	.loc	17 942 5
	// begin inline asm
	call (%rd145), _optix_get_instance_inverse_transform_from_handle, (%rd146);
	// end inline asm
$L__tmp1743:
	.loc	20 309 45
	mov.u64 	%rd1500, %rd145;
$L__tmp1744:
	bra.uni 	$L__BB12_72;

$L__BB12_72:
	mov.u64 	%rd28, %rd1500;
$L__tmp1745:
	mov.u64 	%rd1502, %rd28;
$L__tmp1746:
	bra.uni 	$L__BB12_77;
$L__tmp1747:

$L__BB12_73:
	.loc	20 0 45
	mov.b64 	%rd141, %rd2;
$L__tmp1748:
	.loc	20 313 55
	bra.uni	$L__tmp1749;
$L__tmp1749:
	.loc	17 900 5
	// begin inline asm
	call (%rd140), _optix_get_static_transform_from_handle, (%rd141);
	// end inline asm
$L__tmp1750:
	.loc	20 313 55
	mov.b64 	%rd142, %rd140;
	st.u64 	[%SP+5432], %rd142;
	.loc	20 314 13
	and.b16  	%rs4, %rs1, 255;
	setp.ne.s16 	%p21, %rs4, 0;
	not.pred 	%p22, %p21;
	@%p22 bra 	$L__BB12_75;
	bra.uni 	$L__BB12_74;

$L__BB12_74:
	ld.u64 	%rd144, [%SP+5432];
	add.s64 	%rd29, %rd144, 16;
	mov.u64 	%rd1501, %rd29;
	bra.uni 	$L__BB12_76;

$L__BB12_75:
	ld.u64 	%rd143, [%SP+5432];
	add.s64 	%rd30, %rd143, 64;
	mov.u64 	%rd1501, %rd30;
	bra.uni 	$L__BB12_76;

$L__BB12_76:
	mov.u64 	%rd31, %rd1501;
$L__tmp1751:
	mov.u64 	%rd1502, %rd31;
$L__tmp1752:
	bra.uni 	$L__BB12_77;
$L__tmp1753:

$L__BB12_77:
	.loc	20 317 9
	mov.u64 	%rd33, %rd1502;
$L__tmp1754:
	ld.u64 	%rd34, [%SP+5392];
	mov.b64 	%rd149, %rd33;
	st.u64 	[%SP+3200], %rd149;
	.loc	20 317 16
	bra.uni	$L__tmp1755;
$L__tmp1755:
	.loc	20 63 18
	mov.u32 	%r133, 0;
	mov.b32 	%r53, %r133;
$L__tmp1756:
	.loc	20 63 5
	mov.u32 	%r629, %r53;
$L__tmp1757:
	bra.uni 	$L__BB12_78;

$L__BB12_78:
	mov.u32 	%r54, %r629;
$L__tmp1758:
	cvt.s64.s32 	%rd150, %r54;
	setp.lt.u64 	%p25, %rd150, 16;
	not.pred 	%p26, %p25;
	@%p26 bra 	$L__BB12_80;
	bra.uni 	$L__BB12_79;

$L__BB12_79:
$L__tmp1759:
	.loc	20 64 9
	cvt.s64.s32 	%rd170, %r54;
	add.u64 	%rd171, %SP, 3216;
	add.s64 	%rd172, %rd171, %rd170;
	ld.u64 	%rd173, [%SP+3200];
	cvt.s64.s32 	%rd174, %r54;
	add.s64 	%rd168, %rd173, %rd174;
$L__tmp1760:
	.loc	20 64 40
	bra.uni	$L__tmp1761;
$L__tmp1761:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd167, %rd168;
	// end inline asm
$L__tmp1762:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r152,%r153,%r154,%r155}, [%rd167];
	// end inline asm
	st.u32 	[%SP+3184], %r152;
	st.u32 	[%SP+3188], %r153;
	st.u32 	[%SP+3192], %r154;
	st.u32 	[%SP+3196], %r155;
	.loc	20 56 5
	ld.u32 	%r156, [%SP+3184];
	ld.u32 	%r157, [%SP+3188];
	ld.u32 	%r158, [%SP+3192];
	ld.u32 	%r159, [%SP+3196];
$L__tmp1763:
	.loc	20 64 40
	st.u32 	[%rd172+12], %r159;
	st.u32 	[%rd172+8], %r158;
	st.u32 	[%rd172+4], %r157;
	st.u32 	[%rd172], %r156;
$L__tmp1764:
	.loc	20 63 42
	add.s32 	%r55, %r54, 16;
$L__tmp1765:
	mov.u32 	%r629, %r55;
$L__tmp1766:
	bra.uni 	$L__BB12_78;
$L__tmp1767:

$L__BB12_80:
	.loc	20 65 5
	ld.f32 	%f86, [%SP+3216];
	ld.f32 	%f87, [%SP+3220];
	ld.f32 	%f88, [%SP+3224];
	ld.f32 	%f89, [%SP+3228];
$L__tmp1768:
	.loc	20 317 16
	st.f32 	[%rd34+12], %f89;
	st.f32 	[%rd34+8], %f88;
	st.f32 	[%rd34+4], %f87;
	st.f32 	[%rd34], %f86;
	.loc	20 318 9
	ld.u64 	%rd35, [%SP+5400];
	add.s64 	%rd36, %rd33, 16;
$L__tmp1769:
	.loc	20 318 16
	bra.uni	$L__tmp1770;
$L__tmp1770:
	.loc	20 63 18
	mov.u32 	%r134, 0;
	mov.b32 	%r56, %r134;
$L__tmp1771:
	.loc	20 63 5
	mov.u32 	%r630, %r56;
$L__tmp1772:
	bra.uni 	$L__BB12_81;

$L__BB12_81:
	mov.u32 	%r57, %r630;
$L__tmp1773:
	cvt.s64.s32 	%rd151, %r57;
	setp.lt.u64 	%p27, %rd151, 16;
	not.pred 	%p28, %p27;
	@%p28 bra 	$L__BB12_83;
	bra.uni 	$L__BB12_82;

$L__BB12_82:
$L__tmp1774:
	.loc	20 64 9
	cvt.s64.s32 	%rd163, %r57;
	add.u64 	%rd164, %SP, 3168;
	add.s64 	%rd165, %rd164, %rd163;
	cvt.s64.s32 	%rd166, %r57;
	add.s64 	%rd161, %rd36, %rd166;
$L__tmp1775:
	.loc	20 64 40
	bra.uni	$L__tmp1776;
$L__tmp1776:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd160, %rd161;
	// end inline asm
$L__tmp1777:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r144,%r145,%r146,%r147}, [%rd160];
	// end inline asm
	st.u32 	[%SP+3152], %r144;
	st.u32 	[%SP+3156], %r145;
	st.u32 	[%SP+3160], %r146;
	st.u32 	[%SP+3164], %r147;
	.loc	20 56 5
	ld.u32 	%r148, [%SP+3152];
	ld.u32 	%r149, [%SP+3156];
	ld.u32 	%r150, [%SP+3160];
	ld.u32 	%r151, [%SP+3164];
$L__tmp1778:
	.loc	20 64 40
	st.u32 	[%rd165+12], %r151;
	st.u32 	[%rd165+8], %r150;
	st.u32 	[%rd165+4], %r149;
	st.u32 	[%rd165], %r148;
$L__tmp1779:
	.loc	20 63 42
	add.s32 	%r58, %r57, 16;
$L__tmp1780:
	mov.u32 	%r630, %r58;
$L__tmp1781:
	bra.uni 	$L__BB12_81;
$L__tmp1782:

$L__BB12_83:
	.loc	20 65 5
	ld.f32 	%f90, [%SP+3168];
	ld.f32 	%f91, [%SP+3172];
	ld.f32 	%f92, [%SP+3176];
	ld.f32 	%f93, [%SP+3180];
$L__tmp1783:
	.loc	20 318 16
	st.f32 	[%rd35+12], %f93;
	st.f32 	[%rd35+8], %f92;
	st.f32 	[%rd35+4], %f91;
	st.f32 	[%rd35], %f90;
	.loc	20 319 9
	ld.u64 	%rd37, [%SP+5408];
	add.s64 	%rd38, %rd33, 32;
$L__tmp1784:
	.loc	20 319 16
	bra.uni	$L__tmp1785;
$L__tmp1785:
	.loc	20 63 18
	mov.u32 	%r135, 0;
	mov.b32 	%r59, %r135;
$L__tmp1786:
	.loc	20 63 5
	mov.u32 	%r631, %r59;
$L__tmp1787:
	bra.uni 	$L__BB12_84;

$L__BB12_84:
	mov.u32 	%r60, %r631;
$L__tmp1788:
	cvt.s64.s32 	%rd152, %r60;
	setp.lt.u64 	%p29, %rd152, 16;
	not.pred 	%p30, %p29;
	@%p30 bra 	$L__BB12_86;
	bra.uni 	$L__BB12_85;

$L__BB12_85:
$L__tmp1789:
	.loc	20 64 9
	cvt.s64.s32 	%rd156, %r60;
	add.u64 	%rd157, %SP, 3136;
	add.s64 	%rd158, %rd157, %rd156;
	cvt.s64.s32 	%rd159, %r60;
	add.s64 	%rd154, %rd38, %rd159;
$L__tmp1790:
	.loc	20 64 40
	bra.uni	$L__tmp1791;
$L__tmp1791:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd153, %rd154;
	// end inline asm
$L__tmp1792:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r136,%r137,%r138,%r139}, [%rd153];
	// end inline asm
	st.u32 	[%SP+3120], %r136;
	st.u32 	[%SP+3124], %r137;
	st.u32 	[%SP+3128], %r138;
	st.u32 	[%SP+3132], %r139;
	.loc	20 56 5
	ld.u32 	%r140, [%SP+3120];
	ld.u32 	%r141, [%SP+3124];
	ld.u32 	%r142, [%SP+3128];
	ld.u32 	%r143, [%SP+3132];
$L__tmp1793:
	.loc	20 64 40
	st.u32 	[%rd158+12], %r143;
	st.u32 	[%rd158+8], %r142;
	st.u32 	[%rd158+4], %r141;
	st.u32 	[%rd158], %r140;
$L__tmp1794:
	.loc	20 63 42
	add.s32 	%r61, %r60, 16;
$L__tmp1795:
	mov.u32 	%r631, %r61;
$L__tmp1796:
	bra.uni 	$L__BB12_84;
$L__tmp1797:

$L__BB12_86:
	.loc	20 65 5
	ld.f32 	%f94, [%SP+3136];
	ld.f32 	%f95, [%SP+3140];
	ld.f32 	%f96, [%SP+3144];
	ld.f32 	%f97, [%SP+3148];
$L__tmp1798:
	.loc	20 319 16
	st.f32 	[%rd37+12], %f97;
	st.f32 	[%rd37+8], %f96;
	st.f32 	[%rd37+4], %f95;
	st.f32 	[%rd37], %f94;
	bra.uni 	$L__BB12_88;
$L__tmp1799:

$L__BB12_87:
	.loc	20 323 9
	ld.u64 	%rd137, [%SP+5392];
	mov.f32 	%f84, 0f00000000;
	st.f32 	[%rd137+12], %f84;
	st.f32 	[%rd137+8], %f84;
	st.f32 	[%rd137+4], %f84;
	mov.f32 	%f85, 0f3F800000;
	st.f32 	[%rd137], %f85;
	.loc	20 324 9
	ld.u64 	%rd138, [%SP+5400];
	st.f32 	[%rd138+12], %f84;
	st.f32 	[%rd138+8], %f84;
	st.f32 	[%rd138+4], %f85;
	st.f32 	[%rd138], %f84;
	.loc	20 325 9
	ld.u64 	%rd139, [%SP+5408];
	st.f32 	[%rd139+12], %f84;
	st.f32 	[%rd139+8], %f85;
	st.f32 	[%rd139+4], %f84;
	st.f32 	[%rd139], %f84;
	bra.uni 	$L__BB12_88;

$L__BB12_88:
	bra.uni 	$L__BB12_89;
$L__tmp1800:

$L__BB12_89:
	.loc	20 343 9
	setp.eq.s32 	%p72, %r3, 0;
	not.pred 	%p73, %p72;
	@%p73 bra 	$L__BB12_91;
	bra.uni 	$L__BB12_90;

$L__BB12_90:
$L__tmp1801:
	.loc	20 345 13
	ld.u64 	%rd712, [%SP+5440];
	ld.v4.u32 	{%r286, %r287, %r288, %r289}, [%SP+5472];
	st.v4.u32 	[%rd712], {%r286, %r287, %r288, %r289};
	.loc	20 346 13
	ld.u64 	%rd713, [%SP+5448];
	ld.v4.u32 	{%r294, %r295, %r296, %r297}, [%SP+5488];
	st.v4.u32 	[%rd713], {%r294, %r295, %r296, %r297};
	.loc	20 347 13
	ld.u64 	%rd714, [%SP+5456];
	ld.v4.u32 	{%r302, %r303, %r304, %r305}, [%SP+5504];
	st.v4.u32 	[%rd714], {%r302, %r303, %r304, %r305};
	bra.uni 	$L__BB12_92;
$L__tmp1802:

$L__BB12_91:
	.loc	20 352 25
	ld.u64 	%rd706, [%SP+5440];
	ld.v4.u32 	{%r262, %r263, %r264, %r265}, [%rd706];
	st.v4.u32 	[%SP+5520], {%r262, %r263, %r264, %r265};
	.loc	20 352 36
	ld.u64 	%rd707, [%SP+5448];
	ld.v4.u32 	{%r270, %r271, %r272, %r273}, [%rd707];
	st.v4.u32 	[%SP+5536], {%r270, %r271, %r272, %r273};
	.loc	20 352 47
	ld.u64 	%rd708, [%SP+5456];
	ld.v4.u32 	{%r278, %r279, %r280, %r281}, [%rd708];
	st.v4.u32 	[%SP+5552], {%r278, %r279, %r280, %r281};
	.loc	20 353 13
	ld.u64 	%rd709, [%SP+5440];
	ld.f32 	%f925, [%SP+5472];
	ld.f32 	%f926, [%SP+5476];
	ld.f32 	%f927, [%SP+5480];
	ld.f32 	%f928, [%SP+5484];
	ld.f32 	%f929, [%SP+5520];
	ld.f32 	%f930, [%SP+5524];
	ld.f32 	%f931, [%SP+5528];
	ld.f32 	%f932, [%SP+5532];
	ld.f32 	%f933, [%SP+5536];
	ld.f32 	%f934, [%SP+5540];
	ld.f32 	%f935, [%SP+5544];
	ld.f32 	%f936, [%SP+5548];
	ld.f32 	%f937, [%SP+5552];
	ld.f32 	%f938, [%SP+5556];
	ld.f32 	%f939, [%SP+5560];
	ld.f32 	%f940, [%SP+5564];
	st.f32 	[%SP+3052], %f928;
	st.f32 	[%SP+3048], %f927;
	st.f32 	[%SP+3044], %f926;
	st.f32 	[%SP+3040], %f925;
	st.f32 	[%SP+3068], %f932;
	st.f32 	[%SP+3064], %f931;
	st.f32 	[%SP+3060], %f930;
	st.f32 	[%SP+3056], %f929;
	st.f32 	[%SP+3084], %f936;
	st.f32 	[%SP+3080], %f935;
	st.f32 	[%SP+3076], %f934;
	st.f32 	[%SP+3072], %f933;
	st.f32 	[%SP+3100], %f940;
	st.f32 	[%SP+3096], %f939;
	st.f32 	[%SP+3092], %f938;
	st.f32 	[%SP+3088], %f937;
	.loc	20 353 18
	bra.uni	$L__tmp1803;
$L__tmp1803:
	.loc	20 73 5
	ld.f32 	%f941, [%SP+3040];
	ld.f32 	%f942, [%SP+3056];
	mul.f32 	%f943, %f941, %f942;
	ld.f32 	%f944, [%SP+3044];
	ld.f32 	%f945, [%SP+3072];
	mul.f32 	%f946, %f944, %f945;
	add.f32 	%f947, %f943, %f946;
	ld.f32 	%f948, [%SP+3048];
	ld.f32 	%f949, [%SP+3088];
	mul.f32 	%f950, %f948, %f949;
	add.f32 	%f951, %f947, %f950;
	st.f32 	[%SP+3104], %f951;
	.loc	20 74 5
	ld.f32 	%f952, [%SP+3040];
	ld.f32 	%f953, [%SP+3060];
	mul.f32 	%f954, %f952, %f953;
	ld.f32 	%f955, [%SP+3044];
	ld.f32 	%f956, [%SP+3076];
	mul.f32 	%f957, %f955, %f956;
	add.f32 	%f958, %f954, %f957;
	ld.f32 	%f959, [%SP+3048];
	ld.f32 	%f960, [%SP+3092];
	mul.f32 	%f961, %f959, %f960;
	add.f32 	%f962, %f958, %f961;
	st.f32 	[%SP+3108], %f962;
	.loc	20 75 5
	ld.f32 	%f963, [%SP+3040];
	ld.f32 	%f964, [%SP+3064];
	mul.f32 	%f965, %f963, %f964;
	ld.f32 	%f966, [%SP+3044];
	ld.f32 	%f967, [%SP+3080];
	mul.f32 	%f968, %f966, %f967;
	add.f32 	%f969, %f965, %f968;
	ld.f32 	%f970, [%SP+3048];
	ld.f32 	%f971, [%SP+3096];
	mul.f32 	%f972, %f970, %f971;
	add.f32 	%f973, %f969, %f972;
	st.f32 	[%SP+3112], %f973;
	.loc	20 76 5
	ld.f32 	%f974, [%SP+3040];
	ld.f32 	%f975, [%SP+3068];
	mul.f32 	%f976, %f974, %f975;
	ld.f32 	%f977, [%SP+3044];
	ld.f32 	%f978, [%SP+3084];
	mul.f32 	%f979, %f977, %f978;
	add.f32 	%f980, %f976, %f979;
	ld.f32 	%f981, [%SP+3048];
	ld.f32 	%f982, [%SP+3100];
	mul.f32 	%f983, %f981, %f982;
	add.f32 	%f984, %f980, %f983;
	ld.f32 	%f985, [%SP+3052];
	add.f32 	%f986, %f984, %f985;
	st.f32 	[%SP+3116], %f986;
	.loc	20 78 5
	ld.f32 	%f987, [%SP+3104];
	ld.f32 	%f988, [%SP+3108];
	ld.f32 	%f989, [%SP+3112];
	ld.f32 	%f990, [%SP+3116];
$L__tmp1804:
	.loc	20 353 18
	st.f32 	[%rd709+12], %f990;
	st.f32 	[%rd709+8], %f989;
	st.f32 	[%rd709+4], %f988;
	st.f32 	[%rd709], %f987;
	.loc	20 354 13
	ld.u64 	%rd710, [%SP+5448];
	ld.f32 	%f991, [%SP+5488];
	ld.f32 	%f992, [%SP+5492];
	ld.f32 	%f993, [%SP+5496];
	ld.f32 	%f994, [%SP+5500];
	ld.f32 	%f995, [%SP+5520];
	ld.f32 	%f996, [%SP+5524];
	ld.f32 	%f997, [%SP+5528];
	ld.f32 	%f998, [%SP+5532];
	ld.f32 	%f999, [%SP+5536];
	ld.f32 	%f1000, [%SP+5540];
	ld.f32 	%f1001, [%SP+5544];
	ld.f32 	%f1002, [%SP+5548];
	ld.f32 	%f1003, [%SP+5552];
	ld.f32 	%f1004, [%SP+5556];
	ld.f32 	%f1005, [%SP+5560];
	ld.f32 	%f1006, [%SP+5564];
	st.f32 	[%SP+2972], %f994;
	st.f32 	[%SP+2968], %f993;
	st.f32 	[%SP+2964], %f992;
	st.f32 	[%SP+2960], %f991;
	st.f32 	[%SP+2988], %f998;
	st.f32 	[%SP+2984], %f997;
	st.f32 	[%SP+2980], %f996;
	st.f32 	[%SP+2976], %f995;
	st.f32 	[%SP+3004], %f1002;
	st.f32 	[%SP+3000], %f1001;
	st.f32 	[%SP+2996], %f1000;
	st.f32 	[%SP+2992], %f999;
	st.f32 	[%SP+3020], %f1006;
	st.f32 	[%SP+3016], %f1005;
	st.f32 	[%SP+3012], %f1004;
	st.f32 	[%SP+3008], %f1003;
	.loc	20 354 18
	bra.uni	$L__tmp1805;
$L__tmp1805:
	.loc	20 73 5
	ld.f32 	%f1007, [%SP+2960];
	ld.f32 	%f1008, [%SP+2976];
	mul.f32 	%f1009, %f1007, %f1008;
	ld.f32 	%f1010, [%SP+2964];
	ld.f32 	%f1011, [%SP+2992];
	mul.f32 	%f1012, %f1010, %f1011;
	add.f32 	%f1013, %f1009, %f1012;
	ld.f32 	%f1014, [%SP+2968];
	ld.f32 	%f1015, [%SP+3008];
	mul.f32 	%f1016, %f1014, %f1015;
	add.f32 	%f1017, %f1013, %f1016;
	st.f32 	[%SP+3024], %f1017;
	.loc	20 74 5
	ld.f32 	%f1018, [%SP+2960];
	ld.f32 	%f1019, [%SP+2980];
	mul.f32 	%f1020, %f1018, %f1019;
	ld.f32 	%f1021, [%SP+2964];
	ld.f32 	%f1022, [%SP+2996];
	mul.f32 	%f1023, %f1021, %f1022;
	add.f32 	%f1024, %f1020, %f1023;
	ld.f32 	%f1025, [%SP+2968];
	ld.f32 	%f1026, [%SP+3012];
	mul.f32 	%f1027, %f1025, %f1026;
	add.f32 	%f1028, %f1024, %f1027;
	st.f32 	[%SP+3028], %f1028;
	.loc	20 75 5
	ld.f32 	%f1029, [%SP+2960];
	ld.f32 	%f1030, [%SP+2984];
	mul.f32 	%f1031, %f1029, %f1030;
	ld.f32 	%f1032, [%SP+2964];
	ld.f32 	%f1033, [%SP+3000];
	mul.f32 	%f1034, %f1032, %f1033;
	add.f32 	%f1035, %f1031, %f1034;
	ld.f32 	%f1036, [%SP+2968];
	ld.f32 	%f1037, [%SP+3016];
	mul.f32 	%f1038, %f1036, %f1037;
	add.f32 	%f1039, %f1035, %f1038;
	st.f32 	[%SP+3032], %f1039;
	.loc	20 76 5
	ld.f32 	%f1040, [%SP+2960];
	ld.f32 	%f1041, [%SP+2988];
	mul.f32 	%f1042, %f1040, %f1041;
	ld.f32 	%f1043, [%SP+2964];
	ld.f32 	%f1044, [%SP+3004];
	mul.f32 	%f1045, %f1043, %f1044;
	add.f32 	%f1046, %f1042, %f1045;
	ld.f32 	%f1047, [%SP+2968];
	ld.f32 	%f1048, [%SP+3020];
	mul.f32 	%f1049, %f1047, %f1048;
	add.f32 	%f1050, %f1046, %f1049;
	ld.f32 	%f1051, [%SP+2972];
	add.f32 	%f1052, %f1050, %f1051;
	st.f32 	[%SP+3036], %f1052;
	.loc	20 78 5
	ld.f32 	%f1053, [%SP+3024];
	ld.f32 	%f1054, [%SP+3028];
	ld.f32 	%f1055, [%SP+3032];
	ld.f32 	%f1056, [%SP+3036];
$L__tmp1806:
	.loc	20 354 18
	st.f32 	[%rd710+12], %f1056;
	st.f32 	[%rd710+8], %f1055;
	st.f32 	[%rd710+4], %f1054;
	st.f32 	[%rd710], %f1053;
	.loc	20 355 13
	ld.u64 	%rd711, [%SP+5456];
	ld.f32 	%f1057, [%SP+5504];
	ld.f32 	%f1058, [%SP+5508];
	ld.f32 	%f1059, [%SP+5512];
	ld.f32 	%f1060, [%SP+5516];
	ld.f32 	%f1061, [%SP+5520];
	ld.f32 	%f1062, [%SP+5524];
	ld.f32 	%f1063, [%SP+5528];
	ld.f32 	%f1064, [%SP+5532];
	ld.f32 	%f1065, [%SP+5536];
	ld.f32 	%f1066, [%SP+5540];
	ld.f32 	%f1067, [%SP+5544];
	ld.f32 	%f1068, [%SP+5548];
	ld.f32 	%f1069, [%SP+5552];
	ld.f32 	%f1070, [%SP+5556];
	ld.f32 	%f1071, [%SP+5560];
	ld.f32 	%f1072, [%SP+5564];
	st.f32 	[%SP+2892], %f1060;
	st.f32 	[%SP+2888], %f1059;
	st.f32 	[%SP+2884], %f1058;
	st.f32 	[%SP+2880], %f1057;
	st.f32 	[%SP+2908], %f1064;
	st.f32 	[%SP+2904], %f1063;
	st.f32 	[%SP+2900], %f1062;
	st.f32 	[%SP+2896], %f1061;
	st.f32 	[%SP+2924], %f1068;
	st.f32 	[%SP+2920], %f1067;
	st.f32 	[%SP+2916], %f1066;
	st.f32 	[%SP+2912], %f1065;
	st.f32 	[%SP+2940], %f1072;
	st.f32 	[%SP+2936], %f1071;
	st.f32 	[%SP+2932], %f1070;
	st.f32 	[%SP+2928], %f1069;
	.loc	20 355 18
	bra.uni	$L__tmp1807;
$L__tmp1807:
	.loc	20 73 5
	ld.f32 	%f1073, [%SP+2880];
	ld.f32 	%f1074, [%SP+2896];
	mul.f32 	%f1075, %f1073, %f1074;
	ld.f32 	%f1076, [%SP+2884];
	ld.f32 	%f1077, [%SP+2912];
	mul.f32 	%f1078, %f1076, %f1077;
	add.f32 	%f1079, %f1075, %f1078;
	ld.f32 	%f1080, [%SP+2888];
	ld.f32 	%f1081, [%SP+2928];
	mul.f32 	%f1082, %f1080, %f1081;
	add.f32 	%f1083, %f1079, %f1082;
	st.f32 	[%SP+2944], %f1083;
	.loc	20 74 5
	ld.f32 	%f1084, [%SP+2880];
	ld.f32 	%f1085, [%SP+2900];
	mul.f32 	%f1086, %f1084, %f1085;
	ld.f32 	%f1087, [%SP+2884];
	ld.f32 	%f1088, [%SP+2916];
	mul.f32 	%f1089, %f1087, %f1088;
	add.f32 	%f1090, %f1086, %f1089;
	ld.f32 	%f1091, [%SP+2888];
	ld.f32 	%f1092, [%SP+2932];
	mul.f32 	%f1093, %f1091, %f1092;
	add.f32 	%f1094, %f1090, %f1093;
	st.f32 	[%SP+2948], %f1094;
	.loc	20 75 5
	ld.f32 	%f1095, [%SP+2880];
	ld.f32 	%f1096, [%SP+2904];
	mul.f32 	%f1097, %f1095, %f1096;
	ld.f32 	%f1098, [%SP+2884];
	ld.f32 	%f1099, [%SP+2920];
	mul.f32 	%f1100, %f1098, %f1099;
	add.f32 	%f1101, %f1097, %f1100;
	ld.f32 	%f1102, [%SP+2888];
	ld.f32 	%f1103, [%SP+2936];
	mul.f32 	%f1104, %f1102, %f1103;
	add.f32 	%f1105, %f1101, %f1104;
	st.f32 	[%SP+2952], %f1105;
	.loc	20 76 5
	ld.f32 	%f1106, [%SP+2880];
	ld.f32 	%f1107, [%SP+2908];
	mul.f32 	%f1108, %f1106, %f1107;
	ld.f32 	%f1109, [%SP+2884];
	ld.f32 	%f1110, [%SP+2924];
	mul.f32 	%f1111, %f1109, %f1110;
	add.f32 	%f1112, %f1108, %f1111;
	ld.f32 	%f1113, [%SP+2888];
	ld.f32 	%f1114, [%SP+2940];
	mul.f32 	%f1115, %f1113, %f1114;
	add.f32 	%f1116, %f1112, %f1115;
	ld.f32 	%f1117, [%SP+2892];
	add.f32 	%f1118, %f1116, %f1117;
	st.f32 	[%SP+2956], %f1118;
	.loc	20 78 5
	ld.f32 	%f1119, [%SP+2944];
	ld.f32 	%f1120, [%SP+2948];
	ld.f32 	%f1121, [%SP+2952];
	ld.f32 	%f1122, [%SP+2956];
$L__tmp1808:
	.loc	20 355 18
	st.f32 	[%rd711+12], %f1122;
	st.f32 	[%rd711+8], %f1121;
	st.f32 	[%rd711+4], %f1120;
	st.f32 	[%rd711], %f1119;
	bra.uni 	$L__BB12_92;
$L__tmp1809:

$L__BB12_92:
	.loc	20 336 40
	add.s32 	%r62, %r3, 1;
$L__tmp1810:
	mov.u32 	%r612, %r62;
$L__tmp1811:
	bra.uni 	$L__BB12_3;
$L__tmp1812:

$L__BB12_93:
	.loc	20 0 40
	add.u64 	%rd98, %SP, 5584;
	mov.b64 	%rd99, %rd98;
	st.u64 	[%SP+2832], %rd99;
	add.u64 	%rd100, %SP, 5600;
	mov.b64 	%rd101, %rd100;
	st.u64 	[%SP+2840], %rd101;
	add.u64 	%rd102, %SP, 5616;
	mov.b64 	%rd103, %rd102;
	st.u64 	[%SP+2848], %rd103;
	add.u64 	%rd104, %SP, 5568;
	mov.b64 	%rd105, %rd104;
	st.u64 	[%SP+2856], %rd105;
	.loc	17 823 12
	bra.uni	$L__tmp1813;
$L__tmp1813:
	.loc	20 395 5
	ld.u64 	%rd106, [%SP+2832];
	ld.f32 	%f45, [%rd106];
	ld.u64 	%rd107, [%SP+2856];
	ld.f32 	%f46, [%rd107];
	mul.f32 	%f47, %f45, %f46;
	ld.u64 	%rd108, [%SP+2832];
	ld.f32 	%f48, [%rd108+4];
	ld.u64 	%rd109, [%SP+2856];
	ld.f32 	%f49, [%rd109+4];
	mul.f32 	%f50, %f48, %f49;
	add.f32 	%f51, %f47, %f50;
	ld.u64 	%rd110, [%SP+2832];
	ld.f32 	%f52, [%rd110+8];
	ld.u64 	%rd111, [%SP+2856];
	ld.f32 	%f53, [%rd111+8];
	mul.f32 	%f54, %f52, %f53;
	add.f32 	%f55, %f51, %f54;
	ld.u64 	%rd112, [%SP+2832];
	ld.f32 	%f56, [%rd112+12];
	add.f32 	%f57, %f55, %f56;
	st.f32 	[%SP+2864], %f57;
	.loc	20 396 5
	ld.u64 	%rd113, [%SP+2840];
	ld.f32 	%f58, [%rd113];
	ld.u64 	%rd114, [%SP+2856];
	ld.f32 	%f59, [%rd114];
	mul.f32 	%f60, %f58, %f59;
	ld.u64 	%rd115, [%SP+2840];
	ld.f32 	%f61, [%rd115+4];
	ld.u64 	%rd116, [%SP+2856];
	ld.f32 	%f62, [%rd116+4];
	mul.f32 	%f63, %f61, %f62;
	add.f32 	%f64, %f60, %f63;
	ld.u64 	%rd117, [%SP+2840];
	ld.f32 	%f65, [%rd117+8];
	ld.u64 	%rd118, [%SP+2856];
	ld.f32 	%f66, [%rd118+8];
	mul.f32 	%f67, %f65, %f66;
	add.f32 	%f68, %f64, %f67;
	ld.u64 	%rd119, [%SP+2840];
	ld.f32 	%f69, [%rd119+12];
	add.f32 	%f70, %f68, %f69;
	st.f32 	[%SP+2868], %f70;
	.loc	20 397 5
	ld.u64 	%rd120, [%SP+2848];
	ld.f32 	%f71, [%rd120];
	ld.u64 	%rd121, [%SP+2856];
	ld.f32 	%f72, [%rd121];
	mul.f32 	%f73, %f71, %f72;
	ld.u64 	%rd122, [%SP+2848];
	ld.f32 	%f74, [%rd122+4];
	ld.u64 	%rd123, [%SP+2856];
	ld.f32 	%f75, [%rd123+4];
	mul.f32 	%f76, %f74, %f75;
	add.f32 	%f77, %f73, %f76;
	ld.u64 	%rd124, [%SP+2848];
	ld.f32 	%f78, [%rd124+8];
	ld.u64 	%rd125, [%SP+2856];
	ld.f32 	%f79, [%rd125+8];
	mul.f32 	%f80, %f78, %f79;
	add.f32 	%f81, %f77, %f80;
	ld.u64 	%rd126, [%SP+2848];
	ld.f32 	%f82, [%rd126+12];
	add.f32 	%f83, %f81, %f82;
	st.f32 	[%SP+2872], %f83;
	.loc	20 398 5
	ld.f32 	%f14, [%SP+2872];
	ld.f32 	%f13, [%SP+2868];
	ld.f32 	%f12, [%SP+2864];
$L__tmp1814:
	.loc	17 823 5
	mov.f32 	%f2250, %f12;
	mov.f32 	%f2251, %f13;
	mov.f32 	%f2252, %f14;
	bra.uni 	$L__BB12_94;

$L__BB12_94:
	mov.f32 	%f17, %f2252;
	mov.f32 	%f16, %f2251;
	mov.f32 	%f15, %f2250;
$L__tmp1815:
	.loc	10 28 27
	st.f32 	[%SP+5640], %f15;
	st.f32 	[%SP+5644], %f16;
	st.f32 	[%SP+5648], %f17;
	add.u64 	%rd766, %SP, 5640;
	mov.b64 	%rd767, %rd766;
	st.u64 	[%SP+2808], %rd767;
	.loc	10 28 13
	bra.uni	$L__tmp1816;
$L__tmp1816:
	.loc	3 260 5
	ld.u64 	%rd768, [%SP+2808];
	ld.f32 	%f1126, [%rd768];
	ld.u64 	%rd769, [%SP+2808];
	ld.f32 	%f1127, [%rd769+4];
	ld.u64 	%rd770, [%SP+2808];
	ld.f32 	%f1128, [%rd770+8];
	add.u64 	%rd771, %SP, 2816;
	mov.b64 	%rd772, %rd771;
	st.u64 	[%SP+2800], %rd772;
	mov.f32 	%f1129, %f1126;
$L__tmp1817:
	.loc	3 0 5
	mov.f32 	%f1130, %f1127;
$L__tmp1818:
	mov.f32 	%f1131, %f1128;
$L__tmp1819:
	.loc	3 260 5
	bra.uni	$L__tmp1820;
$L__tmp1820:
	.loc	3 56 9
	ld.u64 	%rd773, [%SP+2800];
	st.f32 	[%rd773], %f1129;
	.loc	3 56 20
	ld.u64 	%rd774, [%SP+2800];
	st.f32 	[%rd774+4], %f1130;
	.loc	3 56 31
	ld.u64 	%rd775, [%SP+2800];
	st.f32 	[%rd775+8], %f1131;
$L__tmp1821:
	.loc	3 260 5
	ld.f32 	%f1132, [%SP+2816];
	ld.f32 	%f1133, [%SP+2820];
	ld.f32 	%f1134, [%SP+2824];
	ld.f32 	%f1135, [%SP+2828];
$L__tmp1822:
	.loc	10 28 13
	st.f32 	[%rd1+12], %f1135;
	st.f32 	[%rd1+8], %f1134;
	st.f32 	[%rd1+4], %f1133;
	st.f32 	[%rd1], %f1132;
	add.u64 	%rd776, %SP, 5696;
	.loc	10 29 5
	add.s64 	%rd39, %rd776, 16;
	.loc	10 29 70
	bra.uni	$L__tmp1823;
$L__tmp1823:
	.loc	17 559 5
	// begin inline asm
	call (%f1123), _optix_get_world_ray_direction_x, ();
	// end inline asm
$L__tmp1824:
	.loc	17 560 5
	// begin inline asm
	call (%f1124), _optix_get_world_ray_direction_y, ();
	// end inline asm
$L__tmp1825:
	.loc	17 561 5
	// begin inline asm
	call (%f1125), _optix_get_world_ray_direction_z, ();
	// end inline asm
$L__tmp1826:
	.loc	17 562 12
	{ // callseq 120, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1123;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1124;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1125;
	.param .align 4 .b8 retval0[12];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float3Efff, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32 	%f1136, [retval0+0];
	ld.param.f32 	%f1137, [retval0+4];
	ld.param.f32 	%f1138, [retval0+8];
	} // callseq 120
	st.f32 	[%SP+2744], %f1138;
	st.f32 	[%SP+2740], %f1137;
	st.f32 	[%SP+2736], %f1136;
$L__tmp1827:
	.loc	17 828 9
	bra.uni	$L__tmp1828;
$L__tmp1828:
	.loc	17 879 5
	// begin inline asm
	call (%r366), _optix_get_transform_list_size, ();
	// end inline asm
$L__tmp1829:
	.loc	17 880 5
	mov.b32 	%r367, %r366;
$L__tmp1830:
	.loc	17 828 9
	setp.eq.s32 	%p74, %r367, 0;
	not.pred 	%p75, %p74;
	@%p75 bra 	$L__BB12_96;
	bra.uni 	$L__BB12_95;

$L__BB12_95:
	.loc	10 29 27
	bra.uni	$L__tmp1831;
$L__tmp1831:
	.loc	17 829 9
	ld.f32 	%f20, [%SP+2744];
	ld.f32 	%f19, [%SP+2740];
	ld.f32 	%f18, [%SP+2736];
	mov.f32 	%f2253, %f18;
	mov.f32 	%f2254, %f19;
	mov.f32 	%f2255, %f20;
	bra.uni 	$L__BB12_188;
$L__tmp1832:

$L__BB12_96:
	.loc	17 0 9
	add.u64 	%rd777, %SP, 2752;
	mov.b64 	%rd778, %rd777;
	st.u64 	[%SP+2608], %rd778;
	add.u64 	%rd779, %SP, 2768;
	mov.b64 	%rd780, %rd779;
	st.u64 	[%SP+2616], %rd780;
	add.u64 	%rd781, %SP, 2784;
	mov.b64 	%rd782, %rd781;
	st.u64 	[%SP+2624], %rd782;
	.loc	20 332 31
	bra.uni	$L__tmp1833;
$L__tmp1833:
	.loc	17 879 5
	// begin inline asm
	call (%r368), _optix_get_transform_list_size, ();
	// end inline asm
$L__tmp1834:
	.loc	17 880 5
	mov.b32 	%r369, %r368;
$L__tmp1835:
	.loc	20 332 31
	mov.b32 	%r63, %r369;
$L__tmp1836:
	.loc	20 333 24
	bra.uni	$L__tmp1837;
$L__tmp1837:
	.loc	17 600 5
	// begin inline asm
	call (%f1139), _optix_get_ray_time, ();
	// end inline asm
$L__tmp1838:
	.loc	17 601 5
	mov.f32 	%f1140, %f1139;
$L__tmp1839:
	.loc	20 333 24
	mov.f32 	%f21, %f1140;
$L__tmp1840:
	.loc	17 832 5
	bra.uni	$L__tmp1841;
$L__tmp1841:
	.loc	20 336 25
	mov.u32 	%r370, 0;
	mov.b32 	%r64, %r370;
$L__tmp1842:
	.loc	20 336 5
	mov.u32 	%r632, %r64;
$L__tmp1843:
	bra.uni 	$L__BB12_97;

$L__BB12_97:
	mov.u32 	%r65, %r632;
$L__tmp1844:
	setp.lt.u32 	%p76, %r65, %r63;
	not.pred 	%p77, %p76;
	@%p77 bra 	$L__BB12_187;
	bra.uni 	$L__BB12_98;

$L__BB12_98:
	.loc	20 0 5
	mov.b32 	%r371, %r65;
$L__tmp1845:
	.loc	20 338 41
	bra.uni	$L__tmp1846;
$L__tmp1846:
	.loc	17 886 5
	// begin inline asm
	call (%rd809), _optix_get_transform_list_handle, (%r371);
	// end inline asm
$L__tmp1847:
	.loc	17 887 5
	mov.b64 	%rd811, %rd809;
$L__tmp1848:
	.loc	20 338 41
	mov.b64 	%rd812, %rd811;
$L__tmp1849:
	.loc	20 0 41
	add.u64 	%rd813, %SP, 2640;
	mov.b64 	%rd814, %rd813;
	st.u64 	[%SP+2560], %rd814;
	add.u64 	%rd815, %SP, 2656;
	mov.b64 	%rd816, %rd815;
	st.u64 	[%SP+2568], %rd816;
	add.u64 	%rd817, %SP, 2672;
	mov.b64 	%rd818, %rd817;
	st.u64 	[%SP+2576], %rd818;
	mov.b64 	%rd40, %rd812;
$L__tmp1850:
	mov.f32 	%f22, %f21;
$L__tmp1851:
	mov.u16 	%rs17, 0;
	mov.b16 	%rs2, %rs17;
$L__tmp1852:
	mov.b64 	%rd810, %rd40;
$L__tmp1853:
	.loc	20 284 37
	bra.uni	$L__tmp1854;
$L__tmp1854:
	.loc	17 893 5
	// begin inline asm
	call (%r372), _optix_get_transform_type_from_handle, (%rd810);
	// end inline asm
$L__tmp1855:
	.loc	17 894 5
	mov.b32 	%r373, %r372;
$L__tmp1856:
	.loc	20 284 37
	mov.b32 	%r66, %r373;
$L__tmp1857:
	.loc	20 286 5
	setp.eq.s32 	%p79, %r66, 2;
	mov.pred 	%p78, -1;
	mov.pred 	%p155, %p78;
	@%p79 bra 	$L__BB12_100;
	bra.uni 	$L__BB12_99;

$L__BB12_99:
	setp.eq.s32 	%p5, %r66, 3;
	mov.pred 	%p155, %p5;
	bra.uni 	$L__BB12_100;

$L__BB12_100:
	mov.pred 	%p6, %p155;
	not.pred 	%p80, %p6;
	@%p80 bra 	$L__BB12_159;
	bra.uni 	$L__BB12_101;

$L__BB12_101:
	.loc	20 341 9
	bra.uni	$L__tmp1858;
$L__tmp1858:
	.loc	20 288 9
	setp.eq.s32 	%p96, %r66, 2;
	not.pred 	%p97, %p96;
	@%p97 bra 	$L__BB12_126;
	bra.uni 	$L__BB12_102;

$L__BB12_102:
	.loc	20 0 9
	mov.b64 	%rd1181, %rd40;
$L__tmp1859:
	.loc	20 290 63
	bra.uni	$L__tmp1860;
$L__tmp1860:
	.loc	17 914 5
	// begin inline asm
	call (%rd1180), _optix_get_matrix_motion_transform_from_handle, (%rd1181);
	// end inline asm
$L__tmp1861:
	.loc	20 290 63
	mov.b64 	%rd1182, %rd1180;
	st.u64 	[%SP+2584], %rd1182;
	.loc	20 291 13
	ld.u64 	%rd1183, [%SP+2560];
	ld.u64 	%rd1184, [%SP+2568];
	ld.u64 	%rd1185, [%SP+2576];
	ld.u64 	%rd1186, [%SP+2584];
	mov.b64 	%rd1187, %rd1183;
	st.u64 	[%SP+2376], %rd1187;
	mov.b64 	%rd1188, %rd1184;
	st.u64 	[%SP+2384], %rd1188;
	mov.b64 	%rd1189, %rd1185;
	st.u64 	[%SP+2392], %rd1189;
	mov.b64 	%rd1190, %rd1186;
	st.u64 	[%SP+2400], %rd1190;
	mov.f32 	%f23, %f22;
$L__tmp1862:
	.loc	20 291 13
	bra.uni	$L__tmp1863;
$L__tmp1863:
	.loc	20 241 5
	ld.u64 	%rd1191, [%SP+2400];
	mov.b64 	%rd1192, %rd1191;
	st.u64 	[%SP+2240], %rd1192;
	.loc	20 241 42
	bra.uni	$L__tmp1864;
$L__tmp1864:
	.loc	20 63 18
	mov.u32 	%r489, 0;
	mov.b32 	%r67, %r489;
$L__tmp1865:
	.loc	20 63 5
	mov.u32 	%r633, %r67;
$L__tmp1866:
	bra.uni 	$L__BB12_103;

$L__BB12_103:
	mov.u32 	%r68, %r633;
$L__tmp1867:
	cvt.s64.s32 	%rd1193, %r68;
	setp.lt.u64 	%p118, %rd1193, 128;
	not.pred 	%p119, %p118;
	@%p119 bra 	$L__BB12_105;
	bra.uni 	$L__BB12_104;

$L__BB12_104:
$L__tmp1868:
	.loc	20 64 9
	cvt.s64.s32 	%rd1443, %r68;
	add.u64 	%rd1444, %SP, 2248;
	add.s64 	%rd1445, %rd1444, %rd1443;
	ld.u64 	%rd1446, [%SP+2240];
	cvt.s64.s32 	%rd1447, %r68;
	add.s64 	%rd1441, %rd1446, %rd1447;
$L__tmp1869:
	.loc	20 64 40
	bra.uni	$L__tmp1870;
$L__tmp1870:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1440, %rd1441;
	// end inline asm
$L__tmp1871:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r599,%r600,%r601,%r602}, [%rd1440];
	// end inline asm
	st.u32 	[%SP+2224], %r599;
	st.u32 	[%SP+2228], %r600;
	st.u32 	[%SP+2232], %r601;
	st.u32 	[%SP+2236], %r602;
	.loc	20 56 5
	ld.u32 	%r603, [%SP+2224];
	ld.u32 	%r604, [%SP+2228];
	ld.u32 	%r605, [%SP+2232];
	ld.u32 	%r606, [%SP+2236];
$L__tmp1872:
	.loc	20 64 40
	st.u32 	[%rd1445+12], %r606;
	st.u32 	[%rd1445+8], %r605;
	st.u32 	[%rd1445+4], %r604;
	st.u32 	[%rd1445], %r603;
$L__tmp1873:
	.loc	20 63 42
	add.s32 	%r69, %r68, 16;
$L__tmp1874:
	mov.u32 	%r633, %r69;
$L__tmp1875:
	bra.uni 	$L__BB12_103;
$L__tmp1876:

$L__BB12_105:
	.loc	20 65 5
	ld.u64 	%rd1194, [%SP+2248];
	ld.u16 	%rs25, [%SP+2256];
	ld.u16 	%rs26, [%SP+2258];
	ld.f32 	%f1670, [%SP+2260];
	ld.f32 	%f1671, [%SP+2264];
	ld.u32 	%r490, [%SP+2268];
	ld.u32 	%r491, [%SP+2272];
	ld.u32 	%r492, [%SP+2276];
	ld.f32 	%f1672, [%SP+2280];
	ld.f32 	%f1673, [%SP+2284];
	ld.f32 	%f1674, [%SP+2288];
	ld.f32 	%f1675, [%SP+2292];
	ld.f32 	%f1676, [%SP+2296];
	ld.f32 	%f1677, [%SP+2300];
	ld.f32 	%f1678, [%SP+2304];
	ld.f32 	%f1679, [%SP+2308];
	ld.f32 	%f1680, [%SP+2312];
	ld.f32 	%f1681, [%SP+2316];
	ld.f32 	%f1682, [%SP+2320];
	ld.f32 	%f1683, [%SP+2324];
	ld.f32 	%f1684, [%SP+2328];
	ld.f32 	%f1685, [%SP+2332];
	ld.f32 	%f1686, [%SP+2336];
	ld.f32 	%f1687, [%SP+2340];
	ld.f32 	%f1688, [%SP+2344];
	ld.f32 	%f1689, [%SP+2348];
	ld.f32 	%f1690, [%SP+2352];
	ld.f32 	%f1691, [%SP+2356];
	ld.f32 	%f1692, [%SP+2360];
	ld.f32 	%f1693, [%SP+2364];
	ld.f32 	%f1694, [%SP+2368];
	ld.f32 	%f1695, [%SP+2372];
$L__tmp1877:
	.loc	20 241 42
	st.f32 	[%SP+2556], %f1695;
	st.f32 	[%SP+2552], %f1694;
	st.f32 	[%SP+2548], %f1693;
	st.f32 	[%SP+2544], %f1692;
	st.f32 	[%SP+2540], %f1691;
	st.f32 	[%SP+2536], %f1690;
	st.f32 	[%SP+2532], %f1689;
	st.f32 	[%SP+2528], %f1688;
	st.f32 	[%SP+2524], %f1687;
	st.f32 	[%SP+2520], %f1686;
	st.f32 	[%SP+2516], %f1685;
	st.f32 	[%SP+2512], %f1684;
	st.f32 	[%SP+2508], %f1683;
	st.f32 	[%SP+2504], %f1682;
	st.f32 	[%SP+2500], %f1681;
	st.f32 	[%SP+2496], %f1680;
	st.f32 	[%SP+2492], %f1679;
	st.f32 	[%SP+2488], %f1678;
	st.f32 	[%SP+2484], %f1677;
	st.f32 	[%SP+2480], %f1676;
	st.f32 	[%SP+2476], %f1675;
	st.f32 	[%SP+2472], %f1674;
	st.f32 	[%SP+2468], %f1673;
	st.f32 	[%SP+2464], %f1672;
	st.u32 	[%SP+2460], %r492;
	st.u32 	[%SP+2456], %r491;
	st.u32 	[%SP+2452], %r490;
	st.f32 	[%SP+2448], %f1671;
	st.f32 	[%SP+2444], %f1670;
	st.u16 	[%SP+2442], %rs26;
	st.u16 	[%SP+2440], %rs25;
	st.u64 	[%SP+2432], %rd1194;
	add.u64 	%rd1195, %SP, 2432;
	add.s64 	%rd1196, %rd1195, 8;
	ld.u16 	%rs27, [%rd1196+2];
	ld.f32 	%f1696, [%rd1196+4];
	ld.f32 	%f1697, [%rd1196+8];
	ld.u16 	%rs28, [%SP+2440];
	st.f32 	[%SP+2416], %f1697;
	st.f32 	[%SP+2412], %f1696;
	st.u16 	[%SP+2410], %rs27;
	st.u16 	[%SP+2408], %rs28;
	add.u64 	%rd1197, %SP, 2420;
	mov.b64 	%rd1198, %rd1197;
$L__tmp1878:
	.loc	20 0 42
	add.u64 	%rd1199, %SP, 2424;
	mov.b64 	%rd1200, %rd1199;
$L__tmp1879:
	add.u64 	%rd1201, %SP, 2408;
	mov.b64 	%rd1202, %rd1201;
	st.u64 	[%SP+2208], %rd1202;
	mov.f32 	%f1698, %f23;
$L__tmp1880:
	.loc	20 241 5
	bra.uni	$L__tmp1881;
$L__tmp1881:
	.loc	20 217 27
	ld.u64 	%rd1203, [%SP+2208];
	ld.f32 	%f1699, [%rd1203+4];
	mov.f32 	%f1700, %f1699;
$L__tmp1882:
	.loc	20 218 25
	ld.u64 	%rd1204, [%SP+2208];
	ld.f32 	%f1701, [%rd1204+8];
	mov.f32 	%f1702, %f1701;
$L__tmp1883:
	.loc	20 219 30
	ld.u64 	%rd1205, [%SP+2208];
	ld.u16 	%rs29, [%rd1205];
	cvt.u32.u16 	%r493, %rs29;
	sub.s32 	%r494, %r493, 1;
	cvt.rn.f32.s32 	%f1703, %r494;
$L__tmp1884:
	.loc	20 224 22
	sub.f32 	%f1704, %f1698, %f1700;
	mul.f32 	%f1705, %f1704, %f1703;
	sub.f32 	%f1706, %f1702, %f1700;
	div.rn.f32 	%f1707, %f1705, %f1706;
	.loc	20 224 34
	{ // callseq 138, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1703;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1707;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3minEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f1708, [retval0+0];
	} // callseq 138
	.loc	20 224 24
	mov.f32 	%f1709, 0f00000000;
	{ // callseq 139, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1709;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1708;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3maxEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f1710, [retval0+0];
$L__tmp1885:
	} // callseq 139
	.loc	20 225 26
	{ // callseq 140, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1710;
	.param .b32 retval0;
	call.uni (retval0), 
	floorf, 
	(
	param0
	);
	ld.param.f32 	%f1711, [retval0+0];
$L__tmp1886:
	} // callseq 140
	.loc	20 227 5
	sub.f32 	%f1712, %f1710, %f1711;
	st.f32 	[%rd1198], %f1712;
	.loc	20 228 5
	cvt.rzi.s32.f32 	%r495, %f1711;
	st.u32 	[%rd1200], %r495;
$L__tmp1887:
	.loc	20 244 29
	ld.u64 	%rd1206, [%SP+2400];
	add.s64 	%rd1207, %rd1206, 32;
	ld.u32 	%r496, [%SP+2424];
	cvt.s64.s32 	%rd1208, %r496;
	mul.lo.s64 	%rd1209, %rd1208, 48;
	add.s64 	%rd1210, %rd1207, %rd1209;
$L__tmp1888:
	.loc	20 247 5
	ld.u64 	%rd1211, [%SP+2376];
	ld.u64 	%rd1212, [%SP+2384];
	ld.u64 	%rd1213, [%SP+2392];
	ld.f32 	%f1713, [%SP+2420];
	mov.b64 	%rd1214, %rd1211;
	st.u64 	[%SP+2032], %rd1214;
	mov.b64 	%rd1215, %rd1212;
	st.u64 	[%SP+2040], %rd1215;
	mov.b64 	%rd1216, %rd1213;
	st.u64 	[%SP+2048], %rd1216;
	mov.b64 	%rd1217, %rd1210;
	st.u64 	[%SP+2056], %rd1217;
	mov.f32 	%f24, %f1713;
$L__tmp1889:
	.loc	20 247 5
	bra.uni	$L__tmp1890;
$L__tmp1890:
	.loc	20 172 5
	ld.u64 	%rd41, [%SP+2032];
	ld.u64 	%rd1218, [%SP+2056];
	mov.b64 	%rd1219, %rd1218;
	st.u64 	[%SP+2000], %rd1219;
	.loc	20 172 10
	bra.uni	$L__tmp1891;
$L__tmp1891:
	.loc	20 63 18
	mov.u32 	%r497, 0;
	mov.b32 	%r70, %r497;
$L__tmp1892:
	.loc	20 63 5
	mov.u32 	%r634, %r70;
$L__tmp1893:
	bra.uni 	$L__BB12_106;

$L__BB12_106:
	mov.u32 	%r71, %r634;
$L__tmp1894:
	cvt.s64.s32 	%rd1220, %r71;
	setp.lt.u64 	%p120, %rd1220, 16;
	not.pred 	%p121, %p120;
	@%p121 bra 	$L__BB12_108;
	bra.uni 	$L__BB12_107;

$L__BB12_107:
$L__tmp1895:
	.loc	20 64 9
	cvt.s64.s32 	%rd1435, %r71;
	add.u64 	%rd1436, %SP, 2016;
	add.s64 	%rd1437, %rd1436, %rd1435;
	ld.u64 	%rd1438, [%SP+2000];
	cvt.s64.s32 	%rd1439, %r71;
	add.s64 	%rd1433, %rd1438, %rd1439;
$L__tmp1896:
	.loc	20 64 40
	bra.uni	$L__tmp1897;
$L__tmp1897:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1432, %rd1433;
	// end inline asm
$L__tmp1898:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r591,%r592,%r593,%r594}, [%rd1432];
	// end inline asm
	st.u32 	[%SP+1984], %r591;
	st.u32 	[%SP+1988], %r592;
	st.u32 	[%SP+1992], %r593;
	st.u32 	[%SP+1996], %r594;
	.loc	20 56 5
	ld.u32 	%r595, [%SP+1984];
	ld.u32 	%r596, [%SP+1988];
	ld.u32 	%r597, [%SP+1992];
	ld.u32 	%r598, [%SP+1996];
$L__tmp1899:
	.loc	20 64 40
	st.u32 	[%rd1437+12], %r598;
	st.u32 	[%rd1437+8], %r597;
	st.u32 	[%rd1437+4], %r596;
	st.u32 	[%rd1437], %r595;
$L__tmp1900:
	.loc	20 63 42
	add.s32 	%r72, %r71, 16;
$L__tmp1901:
	mov.u32 	%r634, %r72;
$L__tmp1902:
	bra.uni 	$L__BB12_106;
$L__tmp1903:

$L__BB12_108:
	.loc	20 65 5
	ld.f32 	%f1714, [%SP+2016];
	ld.f32 	%f1715, [%SP+2020];
	ld.f32 	%f1716, [%SP+2024];
	ld.f32 	%f1717, [%SP+2028];
$L__tmp1904:
	.loc	20 172 10
	st.f32 	[%rd41+12], %f1717;
	st.f32 	[%rd41+8], %f1716;
	st.f32 	[%rd41+4], %f1715;
	st.f32 	[%rd41], %f1714;
	.loc	20 173 5
	ld.u64 	%rd42, [%SP+2040];
	ld.u64 	%rd1221, [%SP+2056];
	add.s64 	%rd43, %rd1221, 16;
$L__tmp1905:
	.loc	20 173 10
	bra.uni	$L__tmp1906;
$L__tmp1906:
	.loc	20 63 18
	mov.u32 	%r498, 0;
	mov.b32 	%r73, %r498;
$L__tmp1907:
	.loc	20 63 5
	mov.u32 	%r635, %r73;
$L__tmp1908:
	bra.uni 	$L__BB12_109;

$L__BB12_109:
	mov.u32 	%r74, %r635;
$L__tmp1909:
	cvt.s64.s32 	%rd1222, %r74;
	setp.lt.u64 	%p122, %rd1222, 16;
	not.pred 	%p123, %p122;
	@%p123 bra 	$L__BB12_111;
	bra.uni 	$L__BB12_110;

$L__BB12_110:
$L__tmp1910:
	.loc	20 64 9
	cvt.s64.s32 	%rd1428, %r74;
	add.u64 	%rd1429, %SP, 1968;
	add.s64 	%rd1430, %rd1429, %rd1428;
	cvt.s64.s32 	%rd1431, %r74;
	add.s64 	%rd1426, %rd43, %rd1431;
$L__tmp1911:
	.loc	20 64 40
	bra.uni	$L__tmp1912;
$L__tmp1912:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1425, %rd1426;
	// end inline asm
$L__tmp1913:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r583,%r584,%r585,%r586}, [%rd1425];
	// end inline asm
	st.u32 	[%SP+1952], %r583;
	st.u32 	[%SP+1956], %r584;
	st.u32 	[%SP+1960], %r585;
	st.u32 	[%SP+1964], %r586;
	.loc	20 56 5
	ld.u32 	%r587, [%SP+1952];
	ld.u32 	%r588, [%SP+1956];
	ld.u32 	%r589, [%SP+1960];
	ld.u32 	%r590, [%SP+1964];
$L__tmp1914:
	.loc	20 64 40
	st.u32 	[%rd1430+12], %r590;
	st.u32 	[%rd1430+8], %r589;
	st.u32 	[%rd1430+4], %r588;
	st.u32 	[%rd1430], %r587;
$L__tmp1915:
	.loc	20 63 42
	add.s32 	%r75, %r74, 16;
$L__tmp1916:
	mov.u32 	%r635, %r75;
$L__tmp1917:
	bra.uni 	$L__BB12_109;
$L__tmp1918:

$L__BB12_111:
	.loc	20 65 5
	ld.f32 	%f1718, [%SP+1968];
	ld.f32 	%f1719, [%SP+1972];
	ld.f32 	%f1720, [%SP+1976];
	ld.f32 	%f1721, [%SP+1980];
$L__tmp1919:
	.loc	20 173 10
	st.f32 	[%rd42+12], %f1721;
	st.f32 	[%rd42+8], %f1720;
	st.f32 	[%rd42+4], %f1719;
	st.f32 	[%rd42], %f1718;
	.loc	20 174 5
	ld.u64 	%rd44, [%SP+2048];
	ld.u64 	%rd1223, [%SP+2056];
	add.s64 	%rd45, %rd1223, 32;
$L__tmp1920:
	.loc	20 174 10
	bra.uni	$L__tmp1921;
$L__tmp1921:
	.loc	20 63 18
	mov.u32 	%r499, 0;
	mov.b32 	%r76, %r499;
$L__tmp1922:
	.loc	20 63 5
	mov.u32 	%r636, %r76;
$L__tmp1923:
	bra.uni 	$L__BB12_112;

$L__BB12_112:
	mov.u32 	%r77, %r636;
$L__tmp1924:
	cvt.s64.s32 	%rd1224, %r77;
	setp.lt.u64 	%p124, %rd1224, 16;
	not.pred 	%p125, %p124;
	@%p125 bra 	$L__BB12_114;
	bra.uni 	$L__BB12_113;

$L__BB12_113:
$L__tmp1925:
	.loc	20 64 9
	cvt.s64.s32 	%rd1421, %r77;
	add.u64 	%rd1422, %SP, 1936;
	add.s64 	%rd1423, %rd1422, %rd1421;
	cvt.s64.s32 	%rd1424, %r77;
	add.s64 	%rd1419, %rd45, %rd1424;
$L__tmp1926:
	.loc	20 64 40
	bra.uni	$L__tmp1927;
$L__tmp1927:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1418, %rd1419;
	// end inline asm
$L__tmp1928:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r575,%r576,%r577,%r578}, [%rd1418];
	// end inline asm
	st.u32 	[%SP+1920], %r575;
	st.u32 	[%SP+1924], %r576;
	st.u32 	[%SP+1928], %r577;
	st.u32 	[%SP+1932], %r578;
	.loc	20 56 5
	ld.u32 	%r579, [%SP+1920];
	ld.u32 	%r580, [%SP+1924];
	ld.u32 	%r581, [%SP+1928];
	ld.u32 	%r582, [%SP+1932];
$L__tmp1929:
	.loc	20 64 40
	st.u32 	[%rd1423+12], %r582;
	st.u32 	[%rd1423+8], %r581;
	st.u32 	[%rd1423+4], %r580;
	st.u32 	[%rd1423], %r579;
$L__tmp1930:
	.loc	20 63 42
	add.s32 	%r78, %r77, 16;
$L__tmp1931:
	mov.u32 	%r636, %r78;
$L__tmp1932:
	bra.uni 	$L__BB12_112;
$L__tmp1933:

$L__BB12_114:
	.loc	20 65 5
	ld.f32 	%f1722, [%SP+1936];
	ld.f32 	%f1723, [%SP+1940];
	ld.f32 	%f1724, [%SP+1944];
	ld.f32 	%f1725, [%SP+1948];
$L__tmp1934:
	.loc	20 174 10
	st.f32 	[%rd44+12], %f1725;
	st.f32 	[%rd44+8], %f1724;
	st.f32 	[%rd44+4], %f1723;
	st.f32 	[%rd44], %f1722;
	.loc	20 177 5
	setp.gt.f32 	%p126, %f24, 0f00000000;
	not.pred 	%p127, %p126;
	@%p127 bra 	$L__BB12_125;
	bra.uni 	$L__BB12_115;

$L__BB12_115:
$L__tmp1935:
	.loc	20 179 24
	mov.f32 	%f1726, 0f3F800000;
	sub.f32 	%f25, %f1726, %f24;
$L__tmp1936:
	.loc	20 180 9
	ld.u64 	%rd46, [%SP+2032];
	ld.u64 	%rd1225, [%SP+2032];
	mov.b64 	%rd1226, %rd1225;
	st.u64 	[%SP+1904], %rd1226;
	mov.f32 	%f1727, %f25;
$L__tmp1937:
	.loc	20 180 30
	bra.uni	$L__tmp1938;
$L__tmp1938:
	.loc	20 45 5
	ld.u64 	%rd1227, [%SP+1904];
	ld.f32 	%f1728, [%rd1227];
	mul.f32 	%f1729, %f1728, %f1727;
	ld.u64 	%rd1228, [%SP+1904];
	ld.f32 	%f1730, [%rd1228+4];
	mul.f32 	%f1731, %f1730, %f1727;
	ld.u64 	%rd1229, [%SP+1904];
	ld.f32 	%f1732, [%rd1229+8];
	mul.f32 	%f1733, %f1732, %f1727;
	ld.u64 	%rd1230, [%SP+1904];
	ld.f32 	%f1734, [%rd1230+12];
	mul.f32 	%f1735, %f1734, %f1727;
$L__tmp1939:
	.loc	20 45 12
	{ // callseq 141, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1729;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1731;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1733;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1735;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1736, %f1737, %f1738, %f1739}, [retval0+0];
	} // callseq 141
$L__tmp1940:
	.loc	20 180 30
	st.f32 	[%SP+2076], %f1739;
	st.f32 	[%SP+2072], %f1738;
	st.f32 	[%SP+2068], %f1737;
	st.f32 	[%SP+2064], %f1736;
	ld.u64 	%rd1231, [%SP+2056];
	add.s64 	%rd47, %rd1231, 48;
$L__tmp1941:
	.loc	20 180 72
	bra.uni	$L__tmp1942;
$L__tmp1942:
	.loc	20 63 18
	mov.u32 	%r500, 0;
	mov.b32 	%r79, %r500;
$L__tmp1943:
	.loc	20 63 5
	mov.u32 	%r637, %r79;
$L__tmp1944:
	bra.uni 	$L__BB12_116;

$L__BB12_116:
	mov.u32 	%r80, %r637;
$L__tmp1945:
	cvt.s64.s32 	%rd1232, %r80;
	setp.lt.u64 	%p128, %rd1232, 16;
	not.pred 	%p129, %p128;
	@%p129 bra 	$L__BB12_118;
	bra.uni 	$L__BB12_117;

$L__BB12_117:
$L__tmp1946:
	.loc	20 64 9
	cvt.s64.s32 	%rd1414, %r80;
	add.u64 	%rd1415, %SP, 1888;
	add.s64 	%rd1416, %rd1415, %rd1414;
	cvt.s64.s32 	%rd1417, %r80;
	add.s64 	%rd1412, %rd47, %rd1417;
$L__tmp1947:
	.loc	20 64 40
	bra.uni	$L__tmp1948;
$L__tmp1948:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1411, %rd1412;
	// end inline asm
$L__tmp1949:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r567,%r568,%r569,%r570}, [%rd1411];
	// end inline asm
	st.u32 	[%SP+1872], %r567;
	st.u32 	[%SP+1876], %r568;
	st.u32 	[%SP+1880], %r569;
	st.u32 	[%SP+1884], %r570;
	.loc	20 56 5
	ld.u32 	%r571, [%SP+1872];
	ld.u32 	%r572, [%SP+1876];
	ld.u32 	%r573, [%SP+1880];
	ld.u32 	%r574, [%SP+1884];
$L__tmp1950:
	.loc	20 64 40
	st.u32 	[%rd1416+12], %r574;
	st.u32 	[%rd1416+8], %r573;
	st.u32 	[%rd1416+4], %r572;
	st.u32 	[%rd1416], %r571;
$L__tmp1951:
	.loc	20 63 42
	add.s32 	%r81, %r80, 16;
$L__tmp1952:
	mov.u32 	%r637, %r81;
$L__tmp1953:
	bra.uni 	$L__BB12_116;
$L__tmp1954:

$L__BB12_118:
	.loc	20 65 5
	ld.f32 	%f1740, [%SP+1888];
	ld.f32 	%f1741, [%SP+1892];
	ld.f32 	%f1742, [%SP+1896];
	ld.f32 	%f1743, [%SP+1900];
$L__tmp1955:
	.loc	20 180 72
	st.f32 	[%SP+2108], %f1743;
	st.f32 	[%SP+2104], %f1742;
	st.f32 	[%SP+2100], %f1741;
	st.f32 	[%SP+2096], %f1740;
	add.u64 	%rd1233, %SP, 2096;
	mov.b64 	%rd1234, %rd1233;
	st.u64 	[%SP+1864], %rd1234;
	mov.f32 	%f1744, %f24;
$L__tmp1956:
	.loc	20 180 56
	bra.uni	$L__tmp1957;
$L__tmp1957:
	.loc	20 45 5
	ld.u64 	%rd1235, [%SP+1864];
	ld.f32 	%f1745, [%rd1235];
	mul.f32 	%f1746, %f1745, %f1744;
	ld.u64 	%rd1236, [%SP+1864];
	ld.f32 	%f1747, [%rd1236+4];
	mul.f32 	%f1748, %f1747, %f1744;
	ld.u64 	%rd1237, [%SP+1864];
	ld.f32 	%f1749, [%rd1237+8];
	mul.f32 	%f1750, %f1749, %f1744;
	ld.u64 	%rd1238, [%SP+1864];
	ld.f32 	%f1751, [%rd1238+12];
	mul.f32 	%f1752, %f1751, %f1744;
$L__tmp1958:
	.loc	20 45 12
	{ // callseq 142, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1746;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1748;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1750;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1752;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1753, %f1754, %f1755, %f1756}, [retval0+0];
	} // callseq 142
$L__tmp1959:
	.loc	20 180 56
	st.f32 	[%SP+2092], %f1756;
	st.f32 	[%SP+2088], %f1755;
	st.f32 	[%SP+2084], %f1754;
	st.f32 	[%SP+2080], %f1753;
	add.u64 	%rd1239, %SP, 2064;
	mov.b64 	%rd1240, %rd1239;
	st.u64 	[%SP+1848], %rd1240;
	add.u64 	%rd1241, %SP, 2080;
	mov.b64 	%rd1242, %rd1241;
	st.u64 	[%SP+1856], %rd1242;
	.loc	20 180 14
	bra.uni	$L__tmp1960;
$L__tmp1960:
	.loc	20 40 5
	ld.u64 	%rd1243, [%SP+1848];
	ld.f32 	%f1757, [%rd1243];
	ld.u64 	%rd1244, [%SP+1856];
	ld.f32 	%f1758, [%rd1244];
	add.f32 	%f1759, %f1757, %f1758;
	ld.u64 	%rd1245, [%SP+1848];
	ld.f32 	%f1760, [%rd1245+4];
	ld.u64 	%rd1246, [%SP+1856];
	ld.f32 	%f1761, [%rd1246+4];
	add.f32 	%f1762, %f1760, %f1761;
	ld.u64 	%rd1247, [%SP+1848];
	ld.f32 	%f1763, [%rd1247+8];
	ld.u64 	%rd1248, [%SP+1856];
	ld.f32 	%f1764, [%rd1248+8];
	add.f32 	%f1765, %f1763, %f1764;
	ld.u64 	%rd1249, [%SP+1848];
	ld.f32 	%f1766, [%rd1249+12];
	ld.u64 	%rd1250, [%SP+1856];
	ld.f32 	%f1767, [%rd1250+12];
	add.f32 	%f1768, %f1766, %f1767;
$L__tmp1961:
	.loc	20 40 12
	{ // callseq 143, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1759;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1762;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1765;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1768;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1769, %f1770, %f1771, %f1772}, [retval0+0];
	} // callseq 143
$L__tmp1962:
	.loc	20 180 14
	st.f32 	[%rd46+12], %f1772;
	st.f32 	[%rd46+8], %f1771;
	st.f32 	[%rd46+4], %f1770;
	st.f32 	[%rd46], %f1769;
	.loc	20 181 9
	ld.u64 	%rd48, [%SP+2040];
	ld.u64 	%rd1251, [%SP+2040];
	mov.b64 	%rd1252, %rd1251;
	st.u64 	[%SP+1840], %rd1252;
	mov.f32 	%f1773, %f25;
$L__tmp1963:
	.loc	20 181 30
	bra.uni	$L__tmp1964;
$L__tmp1964:
	.loc	20 45 5
	ld.u64 	%rd1253, [%SP+1840];
	ld.f32 	%f1774, [%rd1253];
	mul.f32 	%f1775, %f1774, %f1773;
	ld.u64 	%rd1254, [%SP+1840];
	ld.f32 	%f1776, [%rd1254+4];
	mul.f32 	%f1777, %f1776, %f1773;
	ld.u64 	%rd1255, [%SP+1840];
	ld.f32 	%f1778, [%rd1255+8];
	mul.f32 	%f1779, %f1778, %f1773;
	ld.u64 	%rd1256, [%SP+1840];
	ld.f32 	%f1780, [%rd1256+12];
	mul.f32 	%f1781, %f1780, %f1773;
$L__tmp1965:
	.loc	20 45 12
	{ // callseq 144, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1775;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1777;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1779;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1781;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1782, %f1783, %f1784, %f1785}, [retval0+0];
	} // callseq 144
$L__tmp1966:
	.loc	20 181 30
	st.f32 	[%SP+2124], %f1785;
	st.f32 	[%SP+2120], %f1784;
	st.f32 	[%SP+2116], %f1783;
	st.f32 	[%SP+2112], %f1782;
	ld.u64 	%rd1257, [%SP+2056];
	add.s64 	%rd49, %rd1257, 64;
$L__tmp1967:
	.loc	20 181 72
	bra.uni	$L__tmp1968;
$L__tmp1968:
	.loc	20 63 18
	mov.u32 	%r501, 0;
	mov.b32 	%r82, %r501;
$L__tmp1969:
	.loc	20 63 5
	mov.u32 	%r638, %r82;
$L__tmp1970:
	bra.uni 	$L__BB12_119;

$L__BB12_119:
	mov.u32 	%r83, %r638;
$L__tmp1971:
	cvt.s64.s32 	%rd1258, %r83;
	setp.lt.u64 	%p130, %rd1258, 16;
	not.pred 	%p131, %p130;
	@%p131 bra 	$L__BB12_121;
	bra.uni 	$L__BB12_120;

$L__BB12_120:
$L__tmp1972:
	.loc	20 64 9
	cvt.s64.s32 	%rd1407, %r83;
	add.u64 	%rd1408, %SP, 1824;
	add.s64 	%rd1409, %rd1408, %rd1407;
	cvt.s64.s32 	%rd1410, %r83;
	add.s64 	%rd1405, %rd49, %rd1410;
$L__tmp1973:
	.loc	20 64 40
	bra.uni	$L__tmp1974;
$L__tmp1974:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1404, %rd1405;
	// end inline asm
$L__tmp1975:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r559,%r560,%r561,%r562}, [%rd1404];
	// end inline asm
	st.u32 	[%SP+1808], %r559;
	st.u32 	[%SP+1812], %r560;
	st.u32 	[%SP+1816], %r561;
	st.u32 	[%SP+1820], %r562;
	.loc	20 56 5
	ld.u32 	%r563, [%SP+1808];
	ld.u32 	%r564, [%SP+1812];
	ld.u32 	%r565, [%SP+1816];
	ld.u32 	%r566, [%SP+1820];
$L__tmp1976:
	.loc	20 64 40
	st.u32 	[%rd1409+12], %r566;
	st.u32 	[%rd1409+8], %r565;
	st.u32 	[%rd1409+4], %r564;
	st.u32 	[%rd1409], %r563;
$L__tmp1977:
	.loc	20 63 42
	add.s32 	%r84, %r83, 16;
$L__tmp1978:
	mov.u32 	%r638, %r84;
$L__tmp1979:
	bra.uni 	$L__BB12_119;
$L__tmp1980:

$L__BB12_121:
	.loc	20 65 5
	ld.f32 	%f1786, [%SP+1824];
	ld.f32 	%f1787, [%SP+1828];
	ld.f32 	%f1788, [%SP+1832];
	ld.f32 	%f1789, [%SP+1836];
$L__tmp1981:
	.loc	20 181 72
	st.f32 	[%SP+2156], %f1789;
	st.f32 	[%SP+2152], %f1788;
	st.f32 	[%SP+2148], %f1787;
	st.f32 	[%SP+2144], %f1786;
	add.u64 	%rd1259, %SP, 2144;
	mov.b64 	%rd1260, %rd1259;
	st.u64 	[%SP+1800], %rd1260;
	mov.f32 	%f1790, %f24;
$L__tmp1982:
	.loc	20 181 56
	bra.uni	$L__tmp1983;
$L__tmp1983:
	.loc	20 45 5
	ld.u64 	%rd1261, [%SP+1800];
	ld.f32 	%f1791, [%rd1261];
	mul.f32 	%f1792, %f1791, %f1790;
	ld.u64 	%rd1262, [%SP+1800];
	ld.f32 	%f1793, [%rd1262+4];
	mul.f32 	%f1794, %f1793, %f1790;
	ld.u64 	%rd1263, [%SP+1800];
	ld.f32 	%f1795, [%rd1263+8];
	mul.f32 	%f1796, %f1795, %f1790;
	ld.u64 	%rd1264, [%SP+1800];
	ld.f32 	%f1797, [%rd1264+12];
	mul.f32 	%f1798, %f1797, %f1790;
$L__tmp1984:
	.loc	20 45 12
	{ // callseq 145, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1792;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1794;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1796;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1798;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1799, %f1800, %f1801, %f1802}, [retval0+0];
	} // callseq 145
$L__tmp1985:
	.loc	20 181 56
	st.f32 	[%SP+2140], %f1802;
	st.f32 	[%SP+2136], %f1801;
	st.f32 	[%SP+2132], %f1800;
	st.f32 	[%SP+2128], %f1799;
	add.u64 	%rd1265, %SP, 2112;
	mov.b64 	%rd1266, %rd1265;
	st.u64 	[%SP+1784], %rd1266;
	add.u64 	%rd1267, %SP, 2128;
	mov.b64 	%rd1268, %rd1267;
	st.u64 	[%SP+1792], %rd1268;
	.loc	20 181 14
	bra.uni	$L__tmp1986;
$L__tmp1986:
	.loc	20 40 5
	ld.u64 	%rd1269, [%SP+1784];
	ld.f32 	%f1803, [%rd1269];
	ld.u64 	%rd1270, [%SP+1792];
	ld.f32 	%f1804, [%rd1270];
	add.f32 	%f1805, %f1803, %f1804;
	ld.u64 	%rd1271, [%SP+1784];
	ld.f32 	%f1806, [%rd1271+4];
	ld.u64 	%rd1272, [%SP+1792];
	ld.f32 	%f1807, [%rd1272+4];
	add.f32 	%f1808, %f1806, %f1807;
	ld.u64 	%rd1273, [%SP+1784];
	ld.f32 	%f1809, [%rd1273+8];
	ld.u64 	%rd1274, [%SP+1792];
	ld.f32 	%f1810, [%rd1274+8];
	add.f32 	%f1811, %f1809, %f1810;
	ld.u64 	%rd1275, [%SP+1784];
	ld.f32 	%f1812, [%rd1275+12];
	ld.u64 	%rd1276, [%SP+1792];
	ld.f32 	%f1813, [%rd1276+12];
	add.f32 	%f1814, %f1812, %f1813;
$L__tmp1987:
	.loc	20 40 12
	{ // callseq 146, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1805;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1808;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1811;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1814;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1815, %f1816, %f1817, %f1818}, [retval0+0];
	} // callseq 146
$L__tmp1988:
	.loc	20 181 14
	st.f32 	[%rd48+12], %f1818;
	st.f32 	[%rd48+8], %f1817;
	st.f32 	[%rd48+4], %f1816;
	st.f32 	[%rd48], %f1815;
	.loc	20 182 9
	ld.u64 	%rd50, [%SP+2048];
	ld.u64 	%rd1277, [%SP+2048];
	mov.b64 	%rd1278, %rd1277;
	st.u64 	[%SP+1776], %rd1278;
	mov.f32 	%f1819, %f25;
$L__tmp1989:
	.loc	20 182 30
	bra.uni	$L__tmp1990;
$L__tmp1990:
	.loc	20 45 5
	ld.u64 	%rd1279, [%SP+1776];
	ld.f32 	%f1820, [%rd1279];
	mul.f32 	%f1821, %f1820, %f1819;
	ld.u64 	%rd1280, [%SP+1776];
	ld.f32 	%f1822, [%rd1280+4];
	mul.f32 	%f1823, %f1822, %f1819;
	ld.u64 	%rd1281, [%SP+1776];
	ld.f32 	%f1824, [%rd1281+8];
	mul.f32 	%f1825, %f1824, %f1819;
	ld.u64 	%rd1282, [%SP+1776];
	ld.f32 	%f1826, [%rd1282+12];
	mul.f32 	%f1827, %f1826, %f1819;
$L__tmp1991:
	.loc	20 45 12
	{ // callseq 147, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1821;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1823;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1825;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1827;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1828, %f1829, %f1830, %f1831}, [retval0+0];
	} // callseq 147
$L__tmp1992:
	.loc	20 182 30
	st.f32 	[%SP+2172], %f1831;
	st.f32 	[%SP+2168], %f1830;
	st.f32 	[%SP+2164], %f1829;
	st.f32 	[%SP+2160], %f1828;
	ld.u64 	%rd1283, [%SP+2056];
	add.s64 	%rd51, %rd1283, 80;
$L__tmp1993:
	.loc	20 182 72
	bra.uni	$L__tmp1994;
$L__tmp1994:
	.loc	20 63 18
	mov.u32 	%r502, 0;
	mov.b32 	%r85, %r502;
$L__tmp1995:
	.loc	20 63 5
	mov.u32 	%r639, %r85;
$L__tmp1996:
	bra.uni 	$L__BB12_122;

$L__BB12_122:
	mov.u32 	%r86, %r639;
$L__tmp1997:
	cvt.s64.s32 	%rd1284, %r86;
	setp.lt.u64 	%p132, %rd1284, 16;
	not.pred 	%p133, %p132;
	@%p133 bra 	$L__BB12_124;
	bra.uni 	$L__BB12_123;

$L__BB12_123:
$L__tmp1998:
	.loc	20 64 9
	cvt.s64.s32 	%rd1400, %r86;
	add.u64 	%rd1401, %SP, 1760;
	add.s64 	%rd1402, %rd1401, %rd1400;
	cvt.s64.s32 	%rd1403, %r86;
	add.s64 	%rd1398, %rd51, %rd1403;
$L__tmp1999:
	.loc	20 64 40
	bra.uni	$L__tmp2000;
$L__tmp2000:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1397, %rd1398;
	// end inline asm
$L__tmp2001:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r551,%r552,%r553,%r554}, [%rd1397];
	// end inline asm
	st.u32 	[%SP+1744], %r551;
	st.u32 	[%SP+1748], %r552;
	st.u32 	[%SP+1752], %r553;
	st.u32 	[%SP+1756], %r554;
	.loc	20 56 5
	ld.u32 	%r555, [%SP+1744];
	ld.u32 	%r556, [%SP+1748];
	ld.u32 	%r557, [%SP+1752];
	ld.u32 	%r558, [%SP+1756];
$L__tmp2002:
	.loc	20 64 40
	st.u32 	[%rd1402+12], %r558;
	st.u32 	[%rd1402+8], %r557;
	st.u32 	[%rd1402+4], %r556;
	st.u32 	[%rd1402], %r555;
$L__tmp2003:
	.loc	20 63 42
	add.s32 	%r87, %r86, 16;
$L__tmp2004:
	mov.u32 	%r639, %r87;
$L__tmp2005:
	bra.uni 	$L__BB12_122;
$L__tmp2006:

$L__BB12_124:
	.loc	20 65 5
	ld.f32 	%f1832, [%SP+1760];
	ld.f32 	%f1833, [%SP+1764];
	ld.f32 	%f1834, [%SP+1768];
	ld.f32 	%f1835, [%SP+1772];
$L__tmp2007:
	.loc	20 182 72
	st.f32 	[%SP+2204], %f1835;
	st.f32 	[%SP+2200], %f1834;
	st.f32 	[%SP+2196], %f1833;
	st.f32 	[%SP+2192], %f1832;
	add.u64 	%rd1285, %SP, 2192;
	mov.b64 	%rd1286, %rd1285;
	st.u64 	[%SP+1728], %rd1286;
	mov.f32 	%f1836, %f24;
$L__tmp2008:
	.loc	20 182 56
	bra.uni	$L__tmp2009;
$L__tmp2009:
	.loc	20 45 5
	ld.u64 	%rd1287, [%SP+1728];
	ld.f32 	%f1837, [%rd1287];
	mul.f32 	%f1838, %f1837, %f1836;
	ld.u64 	%rd1288, [%SP+1728];
	ld.f32 	%f1839, [%rd1288+4];
	mul.f32 	%f1840, %f1839, %f1836;
	ld.u64 	%rd1289, [%SP+1728];
	ld.f32 	%f1841, [%rd1289+8];
	mul.f32 	%f1842, %f1841, %f1836;
	ld.u64 	%rd1290, [%SP+1728];
	ld.f32 	%f1843, [%rd1290+12];
	mul.f32 	%f1844, %f1843, %f1836;
$L__tmp2010:
	.loc	20 45 12
	{ // callseq 148, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1838;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1840;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1842;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1844;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1845, %f1846, %f1847, %f1848}, [retval0+0];
	} // callseq 148
$L__tmp2011:
	.loc	20 182 56
	st.f32 	[%SP+2188], %f1848;
	st.f32 	[%SP+2184], %f1847;
	st.f32 	[%SP+2180], %f1846;
	st.f32 	[%SP+2176], %f1845;
	add.u64 	%rd1291, %SP, 2160;
	mov.b64 	%rd1292, %rd1291;
	st.u64 	[%SP+1712], %rd1292;
	add.u64 	%rd1293, %SP, 2176;
	mov.b64 	%rd1294, %rd1293;
	st.u64 	[%SP+1720], %rd1294;
	.loc	20 182 14
	bra.uni	$L__tmp2012;
$L__tmp2012:
	.loc	20 40 5
	ld.u64 	%rd1295, [%SP+1712];
	ld.f32 	%f1849, [%rd1295];
	ld.u64 	%rd1296, [%SP+1720];
	ld.f32 	%f1850, [%rd1296];
	add.f32 	%f1851, %f1849, %f1850;
	ld.u64 	%rd1297, [%SP+1712];
	ld.f32 	%f1852, [%rd1297+4];
	ld.u64 	%rd1298, [%SP+1720];
	ld.f32 	%f1853, [%rd1298+4];
	add.f32 	%f1854, %f1852, %f1853;
	ld.u64 	%rd1299, [%SP+1712];
	ld.f32 	%f1855, [%rd1299+8];
	ld.u64 	%rd1300, [%SP+1720];
	ld.f32 	%f1856, [%rd1300+8];
	add.f32 	%f1857, %f1855, %f1856;
	ld.u64 	%rd1301, [%SP+1712];
	ld.f32 	%f1858, [%rd1301+12];
	ld.u64 	%rd1302, [%SP+1720];
	ld.f32 	%f1859, [%rd1302+12];
	add.f32 	%f1860, %f1858, %f1859;
$L__tmp2013:
	.loc	20 40 12
	{ // callseq 149, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1851;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1854;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1857;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1860;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1861, %f1862, %f1863, %f1864}, [retval0+0];
	} // callseq 149
$L__tmp2014:
	.loc	20 182 14
	st.f32 	[%rd50+12], %f1864;
	st.f32 	[%rd50+8], %f1863;
	st.f32 	[%rd50+4], %f1862;
	st.f32 	[%rd50], %f1861;
	bra.uni 	$L__BB12_125;
$L__tmp2015:

$L__BB12_125:
	.loc	20 291 13
	bra.uni 	$L__BB12_156;
$L__tmp2016:

$L__BB12_126:
	.loc	20 0 13
	mov.b64 	%rd858, %rd40;
$L__tmp2017:
	.loc	20 295 60
	bra.uni	$L__tmp2018;
$L__tmp2018:
	.loc	17 907 5
	// begin inline asm
	call (%rd857), _optix_get_srt_motion_transform_from_handle, (%rd858);
	// end inline asm
$L__tmp2019:
	.loc	20 295 60
	mov.b64 	%rd859, %rd857;
	st.u64 	[%SP+2592], %rd859;
	.loc	20 296 13
	ld.u64 	%rd860, [%SP+2560];
	ld.u64 	%rd861, [%SP+2568];
	ld.u64 	%rd862, [%SP+2576];
	ld.u64 	%rd863, [%SP+2592];
	mov.b64 	%rd864, %rd860;
	st.u64 	[%SP+1432], %rd864;
	mov.b64 	%rd865, %rd861;
	st.u64 	[%SP+1440], %rd865;
	mov.b64 	%rd866, %rd862;
	st.u64 	[%SP+1448], %rd866;
	mov.b64 	%rd867, %rd863;
	st.u64 	[%SP+1456], %rd867;
	mov.f32 	%f26, %f22;
$L__tmp2020:
	.loc	20 296 13
	bra.uni	$L__tmp2021;
$L__tmp2021:
	.loc	20 260 5
	ld.u64 	%rd868, [%SP+1456];
	mov.b64 	%rd869, %rd868;
	st.u64 	[%SP+1264], %rd869;
	.loc	20 260 42
	bra.uni	$L__tmp2022;
$L__tmp2022:
	.loc	20 63 18
	mov.u32 	%r401, 0;
	mov.b32 	%r88, %r401;
$L__tmp2023:
	.loc	20 63 5
	mov.u32 	%r640, %r88;
$L__tmp2024:
	bra.uni 	$L__BB12_127;

$L__BB12_127:
	mov.u32 	%r89, %r640;
$L__tmp2025:
	cvt.s64.s32 	%rd870, %r89;
	setp.lt.u64 	%p98, %rd870, 160;
	not.pred 	%p99, %p98;
	@%p99 bra 	$L__BB12_129;
	bra.uni 	$L__BB12_128;

$L__BB12_128:
$L__tmp2026:
	.loc	20 64 9
	cvt.s64.s32 	%rd1175, %r89;
	add.u64 	%rd1176, %SP, 1272;
	add.s64 	%rd1177, %rd1176, %rd1175;
	ld.u64 	%rd1178, [%SP+1264];
	cvt.s64.s32 	%rd1179, %r89;
	add.s64 	%rd1173, %rd1178, %rd1179;
$L__tmp2027:
	.loc	20 64 40
	bra.uni	$L__tmp2028;
$L__tmp2028:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1172, %rd1173;
	// end inline asm
$L__tmp2029:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r481,%r482,%r483,%r484}, [%rd1172];
	// end inline asm
	st.u32 	[%SP+1248], %r481;
	st.u32 	[%SP+1252], %r482;
	st.u32 	[%SP+1256], %r483;
	st.u32 	[%SP+1260], %r484;
	.loc	20 56 5
	ld.u32 	%r485, [%SP+1248];
	ld.u32 	%r486, [%SP+1252];
	ld.u32 	%r487, [%SP+1256];
	ld.u32 	%r488, [%SP+1260];
$L__tmp2030:
	.loc	20 64 40
	st.u32 	[%rd1177+12], %r488;
	st.u32 	[%rd1177+8], %r487;
	st.u32 	[%rd1177+4], %r486;
	st.u32 	[%rd1177], %r485;
$L__tmp2031:
	.loc	20 63 42
	add.s32 	%r90, %r89, 16;
$L__tmp2032:
	mov.u32 	%r640, %r90;
$L__tmp2033:
	bra.uni 	$L__BB12_127;
$L__tmp2034:

$L__BB12_129:
	.loc	20 65 5
	ld.u64 	%rd871, [%SP+1272];
	ld.u16 	%rs20, [%SP+1280];
	ld.u16 	%rs21, [%SP+1282];
	ld.f32 	%f1188, [%SP+1284];
	ld.f32 	%f1189, [%SP+1288];
	ld.u32 	%r402, [%SP+1292];
	ld.u32 	%r403, [%SP+1296];
	ld.u32 	%r404, [%SP+1300];
	ld.f32 	%f1190, [%SP+1304];
	ld.f32 	%f1191, [%SP+1308];
	ld.f32 	%f1192, [%SP+1312];
	ld.f32 	%f1193, [%SP+1316];
	ld.f32 	%f1194, [%SP+1320];
	ld.f32 	%f1195, [%SP+1324];
	ld.f32 	%f1196, [%SP+1328];
	ld.f32 	%f1197, [%SP+1332];
	ld.f32 	%f1198, [%SP+1336];
	ld.f32 	%f1199, [%SP+1340];
	ld.f32 	%f1200, [%SP+1344];
	ld.f32 	%f1201, [%SP+1348];
	ld.f32 	%f1202, [%SP+1352];
	ld.f32 	%f1203, [%SP+1356];
	ld.f32 	%f1204, [%SP+1360];
	ld.f32 	%f1205, [%SP+1364];
	ld.f32 	%f1206, [%SP+1368];
	ld.f32 	%f1207, [%SP+1372];
	ld.f32 	%f1208, [%SP+1376];
	ld.f32 	%f1209, [%SP+1380];
	ld.f32 	%f1210, [%SP+1384];
	ld.f32 	%f1211, [%SP+1388];
	ld.f32 	%f1212, [%SP+1392];
	ld.f32 	%f1213, [%SP+1396];
	ld.f32 	%f1214, [%SP+1400];
	ld.f32 	%f1215, [%SP+1404];
	ld.f32 	%f1216, [%SP+1408];
	ld.f32 	%f1217, [%SP+1412];
	ld.f32 	%f1218, [%SP+1416];
	ld.f32 	%f1219, [%SP+1420];
	ld.f32 	%f1220, [%SP+1424];
	ld.f32 	%f1221, [%SP+1428];
$L__tmp2035:
	.loc	20 260 42
	st.f32 	[%SP+1708], %f1221;
	st.f32 	[%SP+1704], %f1220;
	st.f32 	[%SP+1700], %f1219;
	st.f32 	[%SP+1696], %f1218;
	st.f32 	[%SP+1692], %f1217;
	st.f32 	[%SP+1688], %f1216;
	st.f32 	[%SP+1684], %f1215;
	st.f32 	[%SP+1680], %f1214;
	st.f32 	[%SP+1676], %f1213;
	st.f32 	[%SP+1672], %f1212;
	st.f32 	[%SP+1668], %f1211;
	st.f32 	[%SP+1664], %f1210;
	st.f32 	[%SP+1660], %f1209;
	st.f32 	[%SP+1656], %f1208;
	st.f32 	[%SP+1652], %f1207;
	st.f32 	[%SP+1648], %f1206;
	st.f32 	[%SP+1644], %f1205;
	st.f32 	[%SP+1640], %f1204;
	st.f32 	[%SP+1636], %f1203;
	st.f32 	[%SP+1632], %f1202;
	st.f32 	[%SP+1628], %f1201;
	st.f32 	[%SP+1624], %f1200;
	st.f32 	[%SP+1620], %f1199;
	st.f32 	[%SP+1616], %f1198;
	st.f32 	[%SP+1612], %f1197;
	st.f32 	[%SP+1608], %f1196;
	st.f32 	[%SP+1604], %f1195;
	st.f32 	[%SP+1600], %f1194;
	st.f32 	[%SP+1596], %f1193;
	st.f32 	[%SP+1592], %f1192;
	st.f32 	[%SP+1588], %f1191;
	st.f32 	[%SP+1584], %f1190;
	st.u32 	[%SP+1580], %r404;
	st.u32 	[%SP+1576], %r403;
	st.u32 	[%SP+1572], %r402;
	st.f32 	[%SP+1568], %f1189;
	st.f32 	[%SP+1564], %f1188;
	st.u16 	[%SP+1562], %rs21;
	st.u16 	[%SP+1560], %rs20;
	st.u64 	[%SP+1552], %rd871;
	add.u64 	%rd872, %SP, 1552;
	add.s64 	%rd873, %rd872, 8;
	ld.u16 	%rs22, [%rd873+2];
	ld.f32 	%f1222, [%rd873+4];
	ld.f32 	%f1223, [%rd873+8];
	ld.u16 	%rs23, [%SP+1560];
	st.f32 	[%SP+1472], %f1223;
	st.f32 	[%SP+1468], %f1222;
	st.u16 	[%SP+1466], %rs22;
	st.u16 	[%SP+1464], %rs23;
	add.u64 	%rd874, %SP, 1476;
	mov.b64 	%rd875, %rd874;
$L__tmp2036:
	.loc	20 0 42
	add.u64 	%rd876, %SP, 1480;
	mov.b64 	%rd877, %rd876;
$L__tmp2037:
	add.u64 	%rd878, %SP, 1464;
	mov.b64 	%rd879, %rd878;
	st.u64 	[%SP+1232], %rd879;
	mov.f32 	%f1224, %f26;
$L__tmp2038:
	.loc	20 260 5
	bra.uni	$L__tmp2039;
$L__tmp2039:
	.loc	20 217 27
	ld.u64 	%rd880, [%SP+1232];
	ld.f32 	%f1225, [%rd880+4];
	mov.f32 	%f1226, %f1225;
$L__tmp2040:
	.loc	20 218 25
	ld.u64 	%rd881, [%SP+1232];
	ld.f32 	%f1227, [%rd881+8];
	mov.f32 	%f1228, %f1227;
$L__tmp2041:
	.loc	20 219 30
	ld.u64 	%rd882, [%SP+1232];
	ld.u16 	%rs24, [%rd882];
	cvt.u32.u16 	%r405, %rs24;
	sub.s32 	%r406, %r405, 1;
	cvt.rn.f32.s32 	%f1229, %r406;
$L__tmp2042:
	.loc	20 224 22
	sub.f32 	%f1230, %f1224, %f1226;
	mul.f32 	%f1231, %f1230, %f1229;
	sub.f32 	%f1232, %f1228, %f1226;
	div.rn.f32 	%f1233, %f1231, %f1232;
	.loc	20 224 34
	{ // callseq 121, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1229;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1233;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3minEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f1234, [retval0+0];
	} // callseq 121
	.loc	20 224 24
	mov.f32 	%f1235, 0f00000000;
	{ // callseq 122, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1235;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1234;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3maxEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f1236, [retval0+0];
$L__tmp2043:
	} // callseq 122
	.loc	20 225 26
	{ // callseq 123, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1236;
	.param .b32 retval0;
	call.uni (retval0), 
	floorf, 
	(
	param0
	);
	ld.param.f32 	%f1237, [retval0+0];
$L__tmp2044:
	} // callseq 123
	.loc	20 227 5
	sub.f32 	%f1238, %f1236, %f1237;
	st.f32 	[%rd875], %f1238;
	.loc	20 228 5
	cvt.rzi.s32.f32 	%r407, %f1237;
	st.u32 	[%rd877], %r407;
$L__tmp2045:
	.loc	20 263 27
	ld.u64 	%rd883, [%SP+1456];
	add.s64 	%rd884, %rd883, 32;
	ld.u32 	%r408, [%SP+1480];
	cvt.s64.s32 	%rd885, %r408;
	shl.b64 	%rd886, %rd885, 6;
	add.s64 	%rd887, %rd884, %rd886;
$L__tmp2046:
	.loc	20 0 27
	add.u64 	%rd888, %SP, 4256;
	.loc	20 267 5
	add.s64 	%rd52, %rd888, 16;
	add.s64 	%rd53, %rd888, 32;
	add.s64 	%rd54, %rd888, 48;
	ld.f32 	%f1239, [%SP+1476];
	mov.b64 	%rd889, %rd888;
	st.u64 	[%SP+1024], %rd889;
$L__tmp2047:
	.loc	20 0 5
	mov.b64 	%rd890, %rd887;
	st.u64 	[%SP+1032], %rd890;
	mov.f32 	%f27, %f1239;
$L__tmp2048:
	.loc	20 267 5
	bra.uni	$L__tmp2049;
$L__tmp2049:
	.loc	20 193 5
	ld.u64 	%rd55, [%SP+1024];
	ld.u64 	%rd891, [%SP+1032];
	mov.b64 	%rd892, %rd891;
	st.u64 	[%SP+992], %rd892;
	.loc	20 193 12
	bra.uni	$L__tmp2050;
$L__tmp2050:
	.loc	20 63 18
	mov.u32 	%r409, 0;
	mov.b32 	%r91, %r409;
$L__tmp2051:
	.loc	20 63 5
	mov.u32 	%r641, %r91;
$L__tmp2052:
	bra.uni 	$L__BB12_130;

$L__BB12_130:
	mov.u32 	%r92, %r641;
$L__tmp2053:
	cvt.s64.s32 	%rd893, %r92;
	setp.lt.u64 	%p100, %rd893, 16;
	not.pred 	%p101, %p100;
	@%p101 bra 	$L__BB12_132;
	bra.uni 	$L__BB12_131;

$L__BB12_131:
$L__tmp2054:
	.loc	20 64 9
	cvt.s64.s32 	%rd1167, %r92;
	add.u64 	%rd1168, %SP, 1008;
	add.s64 	%rd1169, %rd1168, %rd1167;
	ld.u64 	%rd1170, [%SP+992];
	cvt.s64.s32 	%rd1171, %r92;
	add.s64 	%rd1165, %rd1170, %rd1171;
$L__tmp2055:
	.loc	20 64 40
	bra.uni	$L__tmp2056;
$L__tmp2056:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1164, %rd1165;
	// end inline asm
$L__tmp2057:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r473,%r474,%r475,%r476}, [%rd1164];
	// end inline asm
	st.u32 	[%SP+976], %r473;
	st.u32 	[%SP+980], %r474;
	st.u32 	[%SP+984], %r475;
	st.u32 	[%SP+988], %r476;
	.loc	20 56 5
	ld.u32 	%r477, [%SP+976];
	ld.u32 	%r478, [%SP+980];
	ld.u32 	%r479, [%SP+984];
	ld.u32 	%r480, [%SP+988];
$L__tmp2058:
	.loc	20 64 40
	st.u32 	[%rd1169+12], %r480;
	st.u32 	[%rd1169+8], %r479;
	st.u32 	[%rd1169+4], %r478;
	st.u32 	[%rd1169], %r477;
$L__tmp2059:
	.loc	20 63 42
	add.s32 	%r93, %r92, 16;
$L__tmp2060:
	mov.u32 	%r641, %r93;
$L__tmp2061:
	bra.uni 	$L__BB12_130;
$L__tmp2062:

$L__BB12_132:
	.loc	20 65 5
	ld.f32 	%f1240, [%SP+1008];
	ld.f32 	%f1241, [%SP+1012];
	ld.f32 	%f1242, [%SP+1016];
	ld.f32 	%f1243, [%SP+1020];
$L__tmp2063:
	.loc	20 193 12
	st.f32 	[%rd55+12], %f1243;
	st.f32 	[%rd55+8], %f1242;
	st.f32 	[%rd55+4], %f1241;
	st.f32 	[%rd55], %f1240;
	.loc	20 194 5
	ld.u64 	%rd894, [%SP+1032];
	add.s64 	%rd56, %rd894, 16;
$L__tmp2064:
	.loc	20 194 12
	bra.uni	$L__tmp2065;
$L__tmp2065:
	.loc	20 63 18
	mov.u32 	%r410, 0;
	mov.b32 	%r94, %r410;
$L__tmp2066:
	.loc	20 63 5
	mov.u32 	%r642, %r94;
$L__tmp2067:
	bra.uni 	$L__BB12_133;

$L__BB12_133:
	mov.u32 	%r95, %r642;
$L__tmp2068:
	cvt.s64.s32 	%rd895, %r95;
	setp.lt.u64 	%p102, %rd895, 16;
	not.pred 	%p103, %p102;
	@%p103 bra 	$L__BB12_135;
	bra.uni 	$L__BB12_134;

$L__BB12_134:
$L__tmp2069:
	.loc	20 64 9
	cvt.s64.s32 	%rd1160, %r95;
	add.u64 	%rd1161, %SP, 960;
	add.s64 	%rd1162, %rd1161, %rd1160;
	cvt.s64.s32 	%rd1163, %r95;
	add.s64 	%rd1158, %rd56, %rd1163;
$L__tmp2070:
	.loc	20 64 40
	bra.uni	$L__tmp2071;
$L__tmp2071:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1157, %rd1158;
	// end inline asm
$L__tmp2072:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r465,%r466,%r467,%r468}, [%rd1157];
	// end inline asm
	st.u32 	[%SP+944], %r465;
	st.u32 	[%SP+948], %r466;
	st.u32 	[%SP+952], %r467;
	st.u32 	[%SP+956], %r468;
	.loc	20 56 5
	ld.u32 	%r469, [%SP+944];
	ld.u32 	%r470, [%SP+948];
	ld.u32 	%r471, [%SP+952];
	ld.u32 	%r472, [%SP+956];
$L__tmp2073:
	.loc	20 64 40
	st.u32 	[%rd1162+12], %r472;
	st.u32 	[%rd1162+8], %r471;
	st.u32 	[%rd1162+4], %r470;
	st.u32 	[%rd1162], %r469;
$L__tmp2074:
	.loc	20 63 42
	add.s32 	%r96, %r95, 16;
$L__tmp2075:
	mov.u32 	%r642, %r96;
$L__tmp2076:
	bra.uni 	$L__BB12_133;
$L__tmp2077:

$L__BB12_135:
	.loc	20 65 5
	ld.f32 	%f1244, [%SP+960];
	ld.f32 	%f1245, [%SP+964];
	ld.f32 	%f1246, [%SP+968];
	ld.f32 	%f1247, [%SP+972];
$L__tmp2078:
	.loc	20 194 12
	st.f32 	[%rd52+12], %f1247;
	st.f32 	[%rd52+8], %f1246;
	st.f32 	[%rd52+4], %f1245;
	st.f32 	[%rd52], %f1244;
	.loc	20 195 5
	ld.u64 	%rd896, [%SP+1032];
	add.s64 	%rd57, %rd896, 32;
$L__tmp2079:
	.loc	20 195 12
	bra.uni	$L__tmp2080;
$L__tmp2080:
	.loc	20 63 18
	mov.u32 	%r411, 0;
	mov.b32 	%r97, %r411;
$L__tmp2081:
	.loc	20 63 5
	mov.u32 	%r643, %r97;
$L__tmp2082:
	bra.uni 	$L__BB12_136;

$L__BB12_136:
	mov.u32 	%r98, %r643;
$L__tmp2083:
	cvt.s64.s32 	%rd897, %r98;
	setp.lt.u64 	%p104, %rd897, 16;
	not.pred 	%p105, %p104;
	@%p105 bra 	$L__BB12_138;
	bra.uni 	$L__BB12_137;

$L__BB12_137:
$L__tmp2084:
	.loc	20 64 9
	cvt.s64.s32 	%rd1153, %r98;
	add.u64 	%rd1154, %SP, 928;
	add.s64 	%rd1155, %rd1154, %rd1153;
	cvt.s64.s32 	%rd1156, %r98;
	add.s64 	%rd1151, %rd57, %rd1156;
$L__tmp2085:
	.loc	20 64 40
	bra.uni	$L__tmp2086;
$L__tmp2086:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1150, %rd1151;
	// end inline asm
$L__tmp2087:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r457,%r458,%r459,%r460}, [%rd1150];
	// end inline asm
	st.u32 	[%SP+912], %r457;
	st.u32 	[%SP+916], %r458;
	st.u32 	[%SP+920], %r459;
	st.u32 	[%SP+924], %r460;
	.loc	20 56 5
	ld.u32 	%r461, [%SP+912];
	ld.u32 	%r462, [%SP+916];
	ld.u32 	%r463, [%SP+920];
	ld.u32 	%r464, [%SP+924];
$L__tmp2088:
	.loc	20 64 40
	st.u32 	[%rd1155+12], %r464;
	st.u32 	[%rd1155+8], %r463;
	st.u32 	[%rd1155+4], %r462;
	st.u32 	[%rd1155], %r461;
$L__tmp2089:
	.loc	20 63 42
	add.s32 	%r99, %r98, 16;
$L__tmp2090:
	mov.u32 	%r643, %r99;
$L__tmp2091:
	bra.uni 	$L__BB12_136;
$L__tmp2092:

$L__BB12_138:
	.loc	20 65 5
	ld.f32 	%f1248, [%SP+928];
	ld.f32 	%f1249, [%SP+932];
	ld.f32 	%f1250, [%SP+936];
	ld.f32 	%f1251, [%SP+940];
$L__tmp2093:
	.loc	20 195 12
	st.f32 	[%rd53+12], %f1251;
	st.f32 	[%rd53+8], %f1250;
	st.f32 	[%rd53+4], %f1249;
	st.f32 	[%rd53], %f1248;
	.loc	20 196 5
	ld.u64 	%rd898, [%SP+1032];
	add.s64 	%rd58, %rd898, 48;
$L__tmp2094:
	.loc	20 196 12
	bra.uni	$L__tmp2095;
$L__tmp2095:
	.loc	20 63 18
	mov.u32 	%r412, 0;
	mov.b32 	%r100, %r412;
$L__tmp2096:
	.loc	20 63 5
	mov.u32 	%r644, %r100;
$L__tmp2097:
	bra.uni 	$L__BB12_139;

$L__BB12_139:
	mov.u32 	%r101, %r644;
$L__tmp2098:
	cvt.s64.s32 	%rd899, %r101;
	setp.lt.u64 	%p106, %rd899, 16;
	not.pred 	%p107, %p106;
	@%p107 bra 	$L__BB12_141;
	bra.uni 	$L__BB12_140;

$L__BB12_140:
$L__tmp2099:
	.loc	20 64 9
	cvt.s64.s32 	%rd1146, %r101;
	add.u64 	%rd1147, %SP, 896;
	add.s64 	%rd1148, %rd1147, %rd1146;
	cvt.s64.s32 	%rd1149, %r101;
	add.s64 	%rd1144, %rd58, %rd1149;
$L__tmp2100:
	.loc	20 64 40
	bra.uni	$L__tmp2101;
$L__tmp2101:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1143, %rd1144;
	// end inline asm
$L__tmp2102:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r449,%r450,%r451,%r452}, [%rd1143];
	// end inline asm
	st.u32 	[%SP+880], %r449;
	st.u32 	[%SP+884], %r450;
	st.u32 	[%SP+888], %r451;
	st.u32 	[%SP+892], %r452;
	.loc	20 56 5
	ld.u32 	%r453, [%SP+880];
	ld.u32 	%r454, [%SP+884];
	ld.u32 	%r455, [%SP+888];
	ld.u32 	%r456, [%SP+892];
$L__tmp2103:
	.loc	20 64 40
	st.u32 	[%rd1148+12], %r456;
	st.u32 	[%rd1148+8], %r455;
	st.u32 	[%rd1148+4], %r454;
	st.u32 	[%rd1148], %r453;
$L__tmp2104:
	.loc	20 63 42
	add.s32 	%r102, %r101, 16;
$L__tmp2105:
	mov.u32 	%r644, %r102;
$L__tmp2106:
	bra.uni 	$L__BB12_139;
$L__tmp2107:

$L__BB12_141:
	.loc	20 65 5
	ld.f32 	%f1252, [%SP+896];
	ld.f32 	%f1253, [%SP+900];
	ld.f32 	%f1254, [%SP+904];
	ld.f32 	%f1255, [%SP+908];
$L__tmp2108:
	.loc	20 196 12
	st.f32 	[%rd54+12], %f1255;
	st.f32 	[%rd54+8], %f1254;
	st.f32 	[%rd54+4], %f1253;
	st.f32 	[%rd54], %f1252;
	.loc	20 199 5
	setp.gt.f32 	%p108, %f27, 0f00000000;
	not.pred 	%p109, %p108;
	@%p109 bra 	$L__BB12_155;
	bra.uni 	$L__BB12_142;

$L__BB12_142:
$L__tmp2109:
	.loc	20 201 24
	mov.f32 	%f1256, 0f3F800000;
	sub.f32 	%f28, %f1256, %f27;
$L__tmp2110:
	.loc	20 202 9
	ld.u64 	%rd59, [%SP+1024];
	ld.u64 	%rd900, [%SP+1024];
	mov.b64 	%rd901, %rd900;
	st.u64 	[%SP+864], %rd901;
	mov.f32 	%f1257, %f28;
$L__tmp2111:
	.loc	20 202 32
	bra.uni	$L__tmp2112;
$L__tmp2112:
	.loc	20 45 5
	ld.u64 	%rd902, [%SP+864];
	ld.f32 	%f1258, [%rd902];
	mul.f32 	%f1259, %f1258, %f1257;
	ld.u64 	%rd903, [%SP+864];
	ld.f32 	%f1260, [%rd903+4];
	mul.f32 	%f1261, %f1260, %f1257;
	ld.u64 	%rd904, [%SP+864];
	ld.f32 	%f1262, [%rd904+8];
	mul.f32 	%f1263, %f1262, %f1257;
	ld.u64 	%rd905, [%SP+864];
	ld.f32 	%f1264, [%rd905+12];
	mul.f32 	%f1265, %f1264, %f1257;
$L__tmp2113:
	.loc	20 45 12
	{ // callseq 124, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1259;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1261;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1263;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1265;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1266, %f1267, %f1268, %f1269}, [retval0+0];
	} // callseq 124
$L__tmp2114:
	.loc	20 202 32
	st.f32 	[%SP+1052], %f1269;
	st.f32 	[%SP+1048], %f1268;
	st.f32 	[%SP+1044], %f1267;
	st.f32 	[%SP+1040], %f1266;
	ld.u64 	%rd906, [%SP+1032];
	add.s64 	%rd60, %rd906, 64;
$L__tmp2115:
	.loc	20 202 76
	bra.uni	$L__tmp2116;
$L__tmp2116:
	.loc	20 63 18
	mov.u32 	%r413, 0;
	mov.b32 	%r103, %r413;
$L__tmp2117:
	.loc	20 63 5
	mov.u32 	%r645, %r103;
$L__tmp2118:
	bra.uni 	$L__BB12_143;

$L__BB12_143:
	mov.u32 	%r104, %r645;
$L__tmp2119:
	cvt.s64.s32 	%rd907, %r104;
	setp.lt.u64 	%p110, %rd907, 16;
	not.pred 	%p111, %p110;
	@%p111 bra 	$L__BB12_145;
	bra.uni 	$L__BB12_144;

$L__BB12_144:
$L__tmp2120:
	.loc	20 64 9
	cvt.s64.s32 	%rd1139, %r104;
	add.u64 	%rd1140, %SP, 848;
	add.s64 	%rd1141, %rd1140, %rd1139;
	cvt.s64.s32 	%rd1142, %r104;
	add.s64 	%rd1137, %rd60, %rd1142;
$L__tmp2121:
	.loc	20 64 40
	bra.uni	$L__tmp2122;
$L__tmp2122:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1136, %rd1137;
	// end inline asm
$L__tmp2123:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r441,%r442,%r443,%r444}, [%rd1136];
	// end inline asm
	st.u32 	[%SP+832], %r441;
	st.u32 	[%SP+836], %r442;
	st.u32 	[%SP+840], %r443;
	st.u32 	[%SP+844], %r444;
	.loc	20 56 5
	ld.u32 	%r445, [%SP+832];
	ld.u32 	%r446, [%SP+836];
	ld.u32 	%r447, [%SP+840];
	ld.u32 	%r448, [%SP+844];
$L__tmp2124:
	.loc	20 64 40
	st.u32 	[%rd1141+12], %r448;
	st.u32 	[%rd1141+8], %r447;
	st.u32 	[%rd1141+4], %r446;
	st.u32 	[%rd1141], %r445;
$L__tmp2125:
	.loc	20 63 42
	add.s32 	%r105, %r104, 16;
$L__tmp2126:
	mov.u32 	%r645, %r105;
$L__tmp2127:
	bra.uni 	$L__BB12_143;
$L__tmp2128:

$L__BB12_145:
	.loc	20 65 5
	ld.f32 	%f1270, [%SP+848];
	ld.f32 	%f1271, [%SP+852];
	ld.f32 	%f1272, [%SP+856];
	ld.f32 	%f1273, [%SP+860];
$L__tmp2129:
	.loc	20 202 76
	st.f32 	[%SP+1084], %f1273;
	st.f32 	[%SP+1080], %f1272;
	st.f32 	[%SP+1076], %f1271;
	st.f32 	[%SP+1072], %f1270;
	add.u64 	%rd908, %SP, 1072;
	mov.b64 	%rd909, %rd908;
	st.u64 	[%SP+824], %rd909;
	mov.f32 	%f1274, %f27;
$L__tmp2130:
	.loc	20 202 60
	bra.uni	$L__tmp2131;
$L__tmp2131:
	.loc	20 45 5
	ld.u64 	%rd910, [%SP+824];
	ld.f32 	%f1275, [%rd910];
	mul.f32 	%f1276, %f1275, %f1274;
	ld.u64 	%rd911, [%SP+824];
	ld.f32 	%f1277, [%rd911+4];
	mul.f32 	%f1278, %f1277, %f1274;
	ld.u64 	%rd912, [%SP+824];
	ld.f32 	%f1279, [%rd912+8];
	mul.f32 	%f1280, %f1279, %f1274;
	ld.u64 	%rd913, [%SP+824];
	ld.f32 	%f1281, [%rd913+12];
	mul.f32 	%f1282, %f1281, %f1274;
$L__tmp2132:
	.loc	20 45 12
	{ // callseq 125, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1276;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1278;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1280;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1282;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1283, %f1284, %f1285, %f1286}, [retval0+0];
	} // callseq 125
$L__tmp2133:
	.loc	20 202 60
	st.f32 	[%SP+1068], %f1286;
	st.f32 	[%SP+1064], %f1285;
	st.f32 	[%SP+1060], %f1284;
	st.f32 	[%SP+1056], %f1283;
	add.u64 	%rd914, %SP, 1040;
	mov.b64 	%rd915, %rd914;
	st.u64 	[%SP+808], %rd915;
	add.u64 	%rd916, %SP, 1056;
	mov.b64 	%rd917, %rd916;
	st.u64 	[%SP+816], %rd917;
	.loc	20 202 16
	bra.uni	$L__tmp2134;
$L__tmp2134:
	.loc	20 40 5
	ld.u64 	%rd918, [%SP+808];
	ld.f32 	%f1287, [%rd918];
	ld.u64 	%rd919, [%SP+816];
	ld.f32 	%f1288, [%rd919];
	add.f32 	%f1289, %f1287, %f1288;
	ld.u64 	%rd920, [%SP+808];
	ld.f32 	%f1290, [%rd920+4];
	ld.u64 	%rd921, [%SP+816];
	ld.f32 	%f1291, [%rd921+4];
	add.f32 	%f1292, %f1290, %f1291;
	ld.u64 	%rd922, [%SP+808];
	ld.f32 	%f1293, [%rd922+8];
	ld.u64 	%rd923, [%SP+816];
	ld.f32 	%f1294, [%rd923+8];
	add.f32 	%f1295, %f1293, %f1294;
	ld.u64 	%rd924, [%SP+808];
	ld.f32 	%f1296, [%rd924+12];
	ld.u64 	%rd925, [%SP+816];
	ld.f32 	%f1297, [%rd925+12];
	add.f32 	%f1298, %f1296, %f1297;
$L__tmp2135:
	.loc	20 40 12
	{ // callseq 126, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1289;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1292;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1295;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1298;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1299, %f1300, %f1301, %f1302}, [retval0+0];
	} // callseq 126
$L__tmp2136:
	.loc	20 202 16
	st.f32 	[%rd59+12], %f1302;
	st.f32 	[%rd59+8], %f1301;
	st.f32 	[%rd59+4], %f1300;
	st.f32 	[%rd59], %f1299;
	mov.b64 	%rd926, %rd52;
	st.u64 	[%SP+800], %rd926;
	mov.f32 	%f1303, %f28;
$L__tmp2137:
	.loc	20 203 32
	bra.uni	$L__tmp2138;
$L__tmp2138:
	.loc	20 45 5
	ld.u64 	%rd927, [%SP+800];
	ld.f32 	%f1304, [%rd927];
	mul.f32 	%f1305, %f1304, %f1303;
	ld.u64 	%rd928, [%SP+800];
	ld.f32 	%f1306, [%rd928+4];
	mul.f32 	%f1307, %f1306, %f1303;
	ld.u64 	%rd929, [%SP+800];
	ld.f32 	%f1308, [%rd929+8];
	mul.f32 	%f1309, %f1308, %f1303;
	ld.u64 	%rd930, [%SP+800];
	ld.f32 	%f1310, [%rd930+12];
	mul.f32 	%f1311, %f1310, %f1303;
$L__tmp2139:
	.loc	20 45 12
	{ // callseq 127, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1305;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1307;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1309;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1311;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1312, %f1313, %f1314, %f1315}, [retval0+0];
	} // callseq 127
$L__tmp2140:
	.loc	20 203 32
	st.f32 	[%SP+1100], %f1315;
	st.f32 	[%SP+1096], %f1314;
	st.f32 	[%SP+1092], %f1313;
	st.f32 	[%SP+1088], %f1312;
	ld.u64 	%rd931, [%SP+1032];
	add.s64 	%rd61, %rd931, 80;
$L__tmp2141:
	.loc	20 203 76
	bra.uni	$L__tmp2142;
$L__tmp2142:
	.loc	20 63 18
	mov.u32 	%r414, 0;
	mov.b32 	%r106, %r414;
$L__tmp2143:
	.loc	20 63 5
	mov.u32 	%r646, %r106;
$L__tmp2144:
	bra.uni 	$L__BB12_146;

$L__BB12_146:
	mov.u32 	%r107, %r646;
$L__tmp2145:
	cvt.s64.s32 	%rd932, %r107;
	setp.lt.u64 	%p112, %rd932, 16;
	not.pred 	%p113, %p112;
	@%p113 bra 	$L__BB12_148;
	bra.uni 	$L__BB12_147;

$L__BB12_147:
$L__tmp2146:
	.loc	20 64 9
	cvt.s64.s32 	%rd1132, %r107;
	add.u64 	%rd1133, %SP, 784;
	add.s64 	%rd1134, %rd1133, %rd1132;
	cvt.s64.s32 	%rd1135, %r107;
	add.s64 	%rd1130, %rd61, %rd1135;
$L__tmp2147:
	.loc	20 64 40
	bra.uni	$L__tmp2148;
$L__tmp2148:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1129, %rd1130;
	// end inline asm
$L__tmp2149:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r433,%r434,%r435,%r436}, [%rd1129];
	// end inline asm
	st.u32 	[%SP+768], %r433;
	st.u32 	[%SP+772], %r434;
	st.u32 	[%SP+776], %r435;
	st.u32 	[%SP+780], %r436;
	.loc	20 56 5
	ld.u32 	%r437, [%SP+768];
	ld.u32 	%r438, [%SP+772];
	ld.u32 	%r439, [%SP+776];
	ld.u32 	%r440, [%SP+780];
$L__tmp2150:
	.loc	20 64 40
	st.u32 	[%rd1134+12], %r440;
	st.u32 	[%rd1134+8], %r439;
	st.u32 	[%rd1134+4], %r438;
	st.u32 	[%rd1134], %r437;
$L__tmp2151:
	.loc	20 63 42
	add.s32 	%r108, %r107, 16;
$L__tmp2152:
	mov.u32 	%r646, %r108;
$L__tmp2153:
	bra.uni 	$L__BB12_146;
$L__tmp2154:

$L__BB12_148:
	.loc	20 65 5
	ld.f32 	%f1316, [%SP+784];
	ld.f32 	%f1317, [%SP+788];
	ld.f32 	%f1318, [%SP+792];
	ld.f32 	%f1319, [%SP+796];
$L__tmp2155:
	.loc	20 203 76
	st.f32 	[%SP+1132], %f1319;
	st.f32 	[%SP+1128], %f1318;
	st.f32 	[%SP+1124], %f1317;
	st.f32 	[%SP+1120], %f1316;
	add.u64 	%rd933, %SP, 1120;
	mov.b64 	%rd934, %rd933;
	st.u64 	[%SP+760], %rd934;
	mov.f32 	%f1320, %f27;
$L__tmp2156:
	.loc	20 203 60
	bra.uni	$L__tmp2157;
$L__tmp2157:
	.loc	20 45 5
	ld.u64 	%rd935, [%SP+760];
	ld.f32 	%f1321, [%rd935];
	mul.f32 	%f1322, %f1321, %f1320;
	ld.u64 	%rd936, [%SP+760];
	ld.f32 	%f1323, [%rd936+4];
	mul.f32 	%f1324, %f1323, %f1320;
	ld.u64 	%rd937, [%SP+760];
	ld.f32 	%f1325, [%rd937+8];
	mul.f32 	%f1326, %f1325, %f1320;
	ld.u64 	%rd938, [%SP+760];
	ld.f32 	%f1327, [%rd938+12];
	mul.f32 	%f1328, %f1327, %f1320;
$L__tmp2158:
	.loc	20 45 12
	{ // callseq 128, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1322;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1324;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1326;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1328;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1329, %f1330, %f1331, %f1332}, [retval0+0];
	} // callseq 128
$L__tmp2159:
	.loc	20 203 60
	st.f32 	[%SP+1116], %f1332;
	st.f32 	[%SP+1112], %f1331;
	st.f32 	[%SP+1108], %f1330;
	st.f32 	[%SP+1104], %f1329;
	add.u64 	%rd939, %SP, 1088;
	mov.b64 	%rd940, %rd939;
	st.u64 	[%SP+744], %rd940;
	add.u64 	%rd941, %SP, 1104;
	mov.b64 	%rd942, %rd941;
	st.u64 	[%SP+752], %rd942;
	.loc	20 203 16
	bra.uni	$L__tmp2160;
$L__tmp2160:
	.loc	20 40 5
	ld.u64 	%rd943, [%SP+744];
	ld.f32 	%f1333, [%rd943];
	ld.u64 	%rd944, [%SP+752];
	ld.f32 	%f1334, [%rd944];
	add.f32 	%f1335, %f1333, %f1334;
	ld.u64 	%rd945, [%SP+744];
	ld.f32 	%f1336, [%rd945+4];
	ld.u64 	%rd946, [%SP+752];
	ld.f32 	%f1337, [%rd946+4];
	add.f32 	%f1338, %f1336, %f1337;
	ld.u64 	%rd947, [%SP+744];
	ld.f32 	%f1339, [%rd947+8];
	ld.u64 	%rd948, [%SP+752];
	ld.f32 	%f1340, [%rd948+8];
	add.f32 	%f1341, %f1339, %f1340;
	ld.u64 	%rd949, [%SP+744];
	ld.f32 	%f1342, [%rd949+12];
	ld.u64 	%rd950, [%SP+752];
	ld.f32 	%f1343, [%rd950+12];
	add.f32 	%f1344, %f1342, %f1343;
$L__tmp2161:
	.loc	20 40 12
	{ // callseq 129, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1335;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1338;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1341;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1344;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1345, %f1346, %f1347, %f1348}, [retval0+0];
	} // callseq 129
$L__tmp2162:
	.loc	20 203 16
	st.f32 	[%rd52+12], %f1348;
	st.f32 	[%rd52+8], %f1347;
	st.f32 	[%rd52+4], %f1346;
	st.f32 	[%rd52], %f1345;
	mov.b64 	%rd951, %rd53;
	st.u64 	[%SP+736], %rd951;
	mov.f32 	%f1349, %f28;
$L__tmp2163:
	.loc	20 204 32
	bra.uni	$L__tmp2164;
$L__tmp2164:
	.loc	20 45 5
	ld.u64 	%rd952, [%SP+736];
	ld.f32 	%f1350, [%rd952];
	mul.f32 	%f1351, %f1350, %f1349;
	ld.u64 	%rd953, [%SP+736];
	ld.f32 	%f1352, [%rd953+4];
	mul.f32 	%f1353, %f1352, %f1349;
	ld.u64 	%rd954, [%SP+736];
	ld.f32 	%f1354, [%rd954+8];
	mul.f32 	%f1355, %f1354, %f1349;
	ld.u64 	%rd955, [%SP+736];
	ld.f32 	%f1356, [%rd955+12];
	mul.f32 	%f1357, %f1356, %f1349;
$L__tmp2165:
	.loc	20 45 12
	{ // callseq 130, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1351;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1353;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1355;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1357;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1358, %f1359, %f1360, %f1361}, [retval0+0];
	} // callseq 130
$L__tmp2166:
	.loc	20 204 32
	st.f32 	[%SP+1148], %f1361;
	st.f32 	[%SP+1144], %f1360;
	st.f32 	[%SP+1140], %f1359;
	st.f32 	[%SP+1136], %f1358;
	ld.u64 	%rd956, [%SP+1032];
	add.s64 	%rd62, %rd956, 96;
$L__tmp2167:
	.loc	20 204 76
	bra.uni	$L__tmp2168;
$L__tmp2168:
	.loc	20 63 18
	mov.u32 	%r415, 0;
	mov.b32 	%r109, %r415;
$L__tmp2169:
	.loc	20 63 5
	mov.u32 	%r647, %r109;
$L__tmp2170:
	bra.uni 	$L__BB12_149;

$L__BB12_149:
	mov.u32 	%r110, %r647;
$L__tmp2171:
	cvt.s64.s32 	%rd957, %r110;
	setp.lt.u64 	%p114, %rd957, 16;
	not.pred 	%p115, %p114;
	@%p115 bra 	$L__BB12_151;
	bra.uni 	$L__BB12_150;

$L__BB12_150:
$L__tmp2172:
	.loc	20 64 9
	cvt.s64.s32 	%rd1125, %r110;
	add.u64 	%rd1126, %SP, 720;
	add.s64 	%rd1127, %rd1126, %rd1125;
	cvt.s64.s32 	%rd1128, %r110;
	add.s64 	%rd1123, %rd62, %rd1128;
$L__tmp2173:
	.loc	20 64 40
	bra.uni	$L__tmp2174;
$L__tmp2174:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1122, %rd1123;
	// end inline asm
$L__tmp2175:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r425,%r426,%r427,%r428}, [%rd1122];
	// end inline asm
	st.u32 	[%SP+704], %r425;
	st.u32 	[%SP+708], %r426;
	st.u32 	[%SP+712], %r427;
	st.u32 	[%SP+716], %r428;
	.loc	20 56 5
	ld.u32 	%r429, [%SP+704];
	ld.u32 	%r430, [%SP+708];
	ld.u32 	%r431, [%SP+712];
	ld.u32 	%r432, [%SP+716];
$L__tmp2176:
	.loc	20 64 40
	st.u32 	[%rd1127+12], %r432;
	st.u32 	[%rd1127+8], %r431;
	st.u32 	[%rd1127+4], %r430;
	st.u32 	[%rd1127], %r429;
$L__tmp2177:
	.loc	20 63 42
	add.s32 	%r111, %r110, 16;
$L__tmp2178:
	mov.u32 	%r647, %r111;
$L__tmp2179:
	bra.uni 	$L__BB12_149;
$L__tmp2180:

$L__BB12_151:
	.loc	20 65 5
	ld.f32 	%f1362, [%SP+720];
	ld.f32 	%f1363, [%SP+724];
	ld.f32 	%f1364, [%SP+728];
	ld.f32 	%f1365, [%SP+732];
$L__tmp2181:
	.loc	20 204 76
	st.f32 	[%SP+1180], %f1365;
	st.f32 	[%SP+1176], %f1364;
	st.f32 	[%SP+1172], %f1363;
	st.f32 	[%SP+1168], %f1362;
	add.u64 	%rd958, %SP, 1168;
	mov.b64 	%rd959, %rd958;
	st.u64 	[%SP+696], %rd959;
	mov.f32 	%f1366, %f27;
$L__tmp2182:
	.loc	20 204 60
	bra.uni	$L__tmp2183;
$L__tmp2183:
	.loc	20 45 5
	ld.u64 	%rd960, [%SP+696];
	ld.f32 	%f1367, [%rd960];
	mul.f32 	%f1368, %f1367, %f1366;
	ld.u64 	%rd961, [%SP+696];
	ld.f32 	%f1369, [%rd961+4];
	mul.f32 	%f1370, %f1369, %f1366;
	ld.u64 	%rd962, [%SP+696];
	ld.f32 	%f1371, [%rd962+8];
	mul.f32 	%f1372, %f1371, %f1366;
	ld.u64 	%rd963, [%SP+696];
	ld.f32 	%f1373, [%rd963+12];
	mul.f32 	%f1374, %f1373, %f1366;
$L__tmp2184:
	.loc	20 45 12
	{ // callseq 131, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1368;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1370;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1372;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1374;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1375, %f1376, %f1377, %f1378}, [retval0+0];
	} // callseq 131
$L__tmp2185:
	.loc	20 204 60
	st.f32 	[%SP+1164], %f1378;
	st.f32 	[%SP+1160], %f1377;
	st.f32 	[%SP+1156], %f1376;
	st.f32 	[%SP+1152], %f1375;
	add.u64 	%rd964, %SP, 1136;
	mov.b64 	%rd965, %rd964;
	st.u64 	[%SP+680], %rd965;
	add.u64 	%rd966, %SP, 1152;
	mov.b64 	%rd967, %rd966;
	st.u64 	[%SP+688], %rd967;
	.loc	20 204 16
	bra.uni	$L__tmp2186;
$L__tmp2186:
	.loc	20 40 5
	ld.u64 	%rd968, [%SP+680];
	ld.f32 	%f1379, [%rd968];
	ld.u64 	%rd969, [%SP+688];
	ld.f32 	%f1380, [%rd969];
	add.f32 	%f1381, %f1379, %f1380;
	ld.u64 	%rd970, [%SP+680];
	ld.f32 	%f1382, [%rd970+4];
	ld.u64 	%rd971, [%SP+688];
	ld.f32 	%f1383, [%rd971+4];
	add.f32 	%f1384, %f1382, %f1383;
	ld.u64 	%rd972, [%SP+680];
	ld.f32 	%f1385, [%rd972+8];
	ld.u64 	%rd973, [%SP+688];
	ld.f32 	%f1386, [%rd973+8];
	add.f32 	%f1387, %f1385, %f1386;
	ld.u64 	%rd974, [%SP+680];
	ld.f32 	%f1388, [%rd974+12];
	ld.u64 	%rd975, [%SP+688];
	ld.f32 	%f1389, [%rd975+12];
	add.f32 	%f1390, %f1388, %f1389;
$L__tmp2187:
	.loc	20 40 12
	{ // callseq 132, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1381;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1384;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1387;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1390;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1391, %f1392, %f1393, %f1394}, [retval0+0];
	} // callseq 132
$L__tmp2188:
	.loc	20 204 16
	st.f32 	[%rd53+12], %f1394;
	st.f32 	[%rd53+8], %f1393;
	st.f32 	[%rd53+4], %f1392;
	st.f32 	[%rd53], %f1391;
	mov.b64 	%rd976, %rd54;
	st.u64 	[%SP+672], %rd976;
	mov.f32 	%f1395, %f28;
$L__tmp2189:
	.loc	20 205 32
	bra.uni	$L__tmp2190;
$L__tmp2190:
	.loc	20 45 5
	ld.u64 	%rd977, [%SP+672];
	ld.f32 	%f1396, [%rd977];
	mul.f32 	%f1397, %f1396, %f1395;
	ld.u64 	%rd978, [%SP+672];
	ld.f32 	%f1398, [%rd978+4];
	mul.f32 	%f1399, %f1398, %f1395;
	ld.u64 	%rd979, [%SP+672];
	ld.f32 	%f1400, [%rd979+8];
	mul.f32 	%f1401, %f1400, %f1395;
	ld.u64 	%rd980, [%SP+672];
	ld.f32 	%f1402, [%rd980+12];
	mul.f32 	%f1403, %f1402, %f1395;
$L__tmp2191:
	.loc	20 45 12
	{ // callseq 133, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1397;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1399;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1401;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1403;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1404, %f1405, %f1406, %f1407}, [retval0+0];
	} // callseq 133
$L__tmp2192:
	.loc	20 205 32
	st.f32 	[%SP+1196], %f1407;
	st.f32 	[%SP+1192], %f1406;
	st.f32 	[%SP+1188], %f1405;
	st.f32 	[%SP+1184], %f1404;
	ld.u64 	%rd981, [%SP+1032];
	add.s64 	%rd63, %rd981, 112;
$L__tmp2193:
	.loc	20 205 76
	bra.uni	$L__tmp2194;
$L__tmp2194:
	.loc	20 63 18
	mov.u32 	%r416, 0;
	mov.b32 	%r112, %r416;
$L__tmp2195:
	.loc	20 63 5
	mov.u32 	%r648, %r112;
$L__tmp2196:
	bra.uni 	$L__BB12_152;

$L__BB12_152:
	mov.u32 	%r113, %r648;
$L__tmp2197:
	cvt.s64.s32 	%rd982, %r113;
	setp.lt.u64 	%p116, %rd982, 16;
	not.pred 	%p117, %p116;
	@%p117 bra 	$L__BB12_154;
	bra.uni 	$L__BB12_153;

$L__BB12_153:
$L__tmp2198:
	.loc	20 64 9
	cvt.s64.s32 	%rd1118, %r113;
	add.u64 	%rd1119, %SP, 656;
	add.s64 	%rd1120, %rd1119, %rd1118;
	cvt.s64.s32 	%rd1121, %r113;
	add.s64 	%rd1116, %rd63, %rd1121;
$L__tmp2199:
	.loc	20 64 40
	bra.uni	$L__tmp2200;
$L__tmp2200:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1115, %rd1116;
	// end inline asm
$L__tmp2201:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r417,%r418,%r419,%r420}, [%rd1115];
	// end inline asm
	st.u32 	[%SP+640], %r417;
	st.u32 	[%SP+644], %r418;
	st.u32 	[%SP+648], %r419;
	st.u32 	[%SP+652], %r420;
	.loc	20 56 5
	ld.u32 	%r421, [%SP+640];
	ld.u32 	%r422, [%SP+644];
	ld.u32 	%r423, [%SP+648];
	ld.u32 	%r424, [%SP+652];
$L__tmp2202:
	.loc	20 64 40
	st.u32 	[%rd1120+12], %r424;
	st.u32 	[%rd1120+8], %r423;
	st.u32 	[%rd1120+4], %r422;
	st.u32 	[%rd1120], %r421;
$L__tmp2203:
	.loc	20 63 42
	add.s32 	%r114, %r113, 16;
$L__tmp2204:
	mov.u32 	%r648, %r114;
$L__tmp2205:
	bra.uni 	$L__BB12_152;
$L__tmp2206:

$L__BB12_154:
	.loc	20 65 5
	ld.f32 	%f1408, [%SP+656];
	ld.f32 	%f1409, [%SP+660];
	ld.f32 	%f1410, [%SP+664];
	ld.f32 	%f1411, [%SP+668];
$L__tmp2207:
	.loc	20 205 76
	st.f32 	[%SP+1228], %f1411;
	st.f32 	[%SP+1224], %f1410;
	st.f32 	[%SP+1220], %f1409;
	st.f32 	[%SP+1216], %f1408;
	add.u64 	%rd983, %SP, 1216;
	mov.b64 	%rd984, %rd983;
	st.u64 	[%SP+624], %rd984;
	mov.f32 	%f1412, %f27;
$L__tmp2208:
	.loc	20 205 60
	bra.uni	$L__tmp2209;
$L__tmp2209:
	.loc	20 45 5
	ld.u64 	%rd985, [%SP+624];
	ld.f32 	%f1413, [%rd985];
	mul.f32 	%f1414, %f1413, %f1412;
	ld.u64 	%rd986, [%SP+624];
	ld.f32 	%f1415, [%rd986+4];
	mul.f32 	%f1416, %f1415, %f1412;
	ld.u64 	%rd987, [%SP+624];
	ld.f32 	%f1417, [%rd987+8];
	mul.f32 	%f1418, %f1417, %f1412;
	ld.u64 	%rd988, [%SP+624];
	ld.f32 	%f1419, [%rd988+12];
	mul.f32 	%f1420, %f1419, %f1412;
$L__tmp2210:
	.loc	20 45 12
	{ // callseq 134, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1414;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1416;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1418;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1420;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1421, %f1422, %f1423, %f1424}, [retval0+0];
	} // callseq 134
$L__tmp2211:
	.loc	20 205 60
	st.f32 	[%SP+1212], %f1424;
	st.f32 	[%SP+1208], %f1423;
	st.f32 	[%SP+1204], %f1422;
	st.f32 	[%SP+1200], %f1421;
	add.u64 	%rd989, %SP, 1184;
	mov.b64 	%rd990, %rd989;
	st.u64 	[%SP+608], %rd990;
	add.u64 	%rd991, %SP, 1200;
	mov.b64 	%rd992, %rd991;
	st.u64 	[%SP+616], %rd992;
	.loc	20 205 16
	bra.uni	$L__tmp2212;
$L__tmp2212:
	.loc	20 40 5
	ld.u64 	%rd993, [%SP+608];
	ld.f32 	%f1425, [%rd993];
	ld.u64 	%rd994, [%SP+616];
	ld.f32 	%f1426, [%rd994];
	add.f32 	%f1427, %f1425, %f1426;
	ld.u64 	%rd995, [%SP+608];
	ld.f32 	%f1428, [%rd995+4];
	ld.u64 	%rd996, [%SP+616];
	ld.f32 	%f1429, [%rd996+4];
	add.f32 	%f1430, %f1428, %f1429;
	ld.u64 	%rd997, [%SP+608];
	ld.f32 	%f1431, [%rd997+8];
	ld.u64 	%rd998, [%SP+616];
	ld.f32 	%f1432, [%rd998+8];
	add.f32 	%f1433, %f1431, %f1432;
	ld.u64 	%rd999, [%SP+608];
	ld.f32 	%f1434, [%rd999+12];
	ld.u64 	%rd1000, [%SP+616];
	ld.f32 	%f1435, [%rd1000+12];
	add.f32 	%f1436, %f1434, %f1435;
$L__tmp2213:
	.loc	20 40 12
	{ // callseq 135, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1427;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1430;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1433;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1436;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1437, %f1438, %f1439, %f1440}, [retval0+0];
	} // callseq 135
$L__tmp2214:
	.loc	20 205 16
	st.f32 	[%rd54+12], %f1440;
	st.f32 	[%rd54+8], %f1439;
	st.f32 	[%rd54+4], %f1438;
	st.f32 	[%rd54], %f1437;
	.loc	20 207 26
	ld.f32 	%f1441, [%rd53+4];
	ld.f32 	%f1442, [%rd53+4];
	mul.f32 	%f1443, %f1441, %f1442;
	ld.f32 	%f1444, [%rd53+8];
	ld.f32 	%f1445, [%rd53+8];
	mul.f32 	%f1446, %f1444, %f1445;
	add.f32 	%f1447, %f1443, %f1446;
	ld.f32 	%f1448, [%rd53+12];
	ld.f32 	%f1449, [%rd53+12];
	mul.f32 	%f1450, %f1448, %f1449;
	add.f32 	%f1451, %f1447, %f1450;
	ld.f32 	%f1452, [%rd54];
	ld.f32 	%f1453, [%rd54];
	mul.f32 	%f1454, %f1452, %f1453;
	add.f32 	%f1455, %f1451, %f1454;
	.loc	20 207 34
	{ // callseq 136, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1455;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZSt4sqrtf, 
	(
	param0
	);
	ld.param.f32 	%f1456, [retval0+0];
	} // callseq 136
	rcp.rn.f32 	%f1457, %f1456;
$L__tmp2215:
	.loc	20 208 9
	ld.f32 	%f1458, [%rd53+4];
	mul.f32 	%f1459, %f1458, %f1457;
	st.f32 	[%rd53+4], %f1459;
	.loc	20 209 9
	ld.f32 	%f1460, [%rd53+8];
	mul.f32 	%f1461, %f1460, %f1457;
	st.f32 	[%rd53+8], %f1461;
	.loc	20 210 9
	ld.f32 	%f1462, [%rd53+12];
	mul.f32 	%f1463, %f1462, %f1457;
	st.f32 	[%rd53+12], %f1463;
	.loc	20 211 9
	ld.f32 	%f1464, [%rd54];
	mul.f32 	%f1465, %f1464, %f1457;
	st.f32 	[%rd54], %f1465;
	bra.uni 	$L__BB12_155;
$L__tmp2216:

$L__BB12_155:
	.loc	20 269 18
	ld.f32 	%f1466, [%SP+4256];
	st.f32 	[%SP+1484], %f1466;
	ld.f32 	%f1467, [%SP+4260];
	st.f32 	[%SP+1488], %f1467;
	ld.f32 	%f1468, [%SP+4264];
	st.f32 	[%SP+1492], %f1468;
	ld.f32 	%f1469, [%SP+4268];
	st.f32 	[%SP+1496], %f1469;
	ld.f32 	%f1470, [%SP+4272];
	st.f32 	[%SP+1500], %f1470;
	add.u64 	%rd1001, %SP, 4256;
	add.s64 	%rd1002, %rd1001, 16;
	ld.f32 	%f1471, [%rd1002+4];
	st.f32 	[%SP+1504], %f1471;
	add.s64 	%rd1003, %rd1001, 16;
	ld.f32 	%f1472, [%rd1003+8];
	st.f32 	[%SP+1508], %f1472;
	add.s64 	%rd1004, %rd1001, 16;
	ld.f32 	%f1473, [%rd1004+12];
	st.f32 	[%SP+1512], %f1473;
	ld.f32 	%f1474, [%SP+4288];
	st.f32 	[%SP+1516], %f1474;
	add.s64 	%rd1005, %rd1001, 32;
	ld.f32 	%f1475, [%rd1005+4];
	st.f32 	[%SP+1520], %f1475;
	add.s64 	%rd1006, %rd1001, 32;
	ld.f32 	%f1476, [%rd1006+8];
	st.f32 	[%SP+1524], %f1476;
	add.s64 	%rd1007, %rd1001, 32;
	ld.f32 	%f1477, [%rd1007+12];
	st.f32 	[%SP+1528], %f1477;
	ld.f32 	%f1478, [%SP+4304];
	st.f32 	[%SP+1532], %f1478;
	add.s64 	%rd1008, %rd1001, 48;
	ld.f32 	%f1479, [%rd1008+4];
	st.f32 	[%SP+1536], %f1479;
	add.s64 	%rd1009, %rd1001, 48;
	ld.f32 	%f1480, [%rd1009+8];
	st.f32 	[%SP+1540], %f1480;
	add.s64 	%rd1010, %rd1001, 48;
	ld.f32 	%f1481, [%rd1010+12];
	st.f32 	[%SP+1544], %f1481;
	.loc	20 273 5
	ld.u64 	%rd1011, [%SP+1432];
	ld.u64 	%rd1012, [%SP+1440];
	ld.u64 	%rd1013, [%SP+1448];
	mov.b64 	%rd1014, %rd1011;
	st.u64 	[%SP+544], %rd1014;
	mov.b64 	%rd1015, %rd1012;
	st.u64 	[%SP+552], %rd1015;
	mov.b64 	%rd1016, %rd1013;
	st.u64 	[%SP+560], %rd1016;
	add.u64 	%rd1017, %SP, 1484;
	mov.b64 	%rd1018, %rd1017;
	st.u64 	[%SP+568], %rd1018;
	.loc	20 273 5
	bra.uni	$L__tmp2217;
$L__tmp2217:
	.loc	20 84 18
	ld.u64 	%rd1019, [%SP+568];
	ld.f32 	%f1482, [%rd1019+36];
	st.f32 	[%SP+576], %f1482;
	ld.u64 	%rd1020, [%SP+568];
	ld.f32 	%f1483, [%rd1020+40];
	st.f32 	[%SP+580], %f1483;
	ld.u64 	%rd1021, [%SP+568];
	ld.f32 	%f1484, [%rd1021+44];
	st.f32 	[%SP+584], %f1484;
	ld.u64 	%rd1022, [%SP+568];
	ld.f32 	%f1485, [%rd1022+48];
	st.f32 	[%SP+588], %f1485;
	.loc	20 87 25
	ld.u64 	%rd1023, [%SP+568];
	ld.f32 	%f1486, [%rd1023+36];
	ld.u64 	%rd1024, [%SP+568];
	ld.f32 	%f1487, [%rd1024+36];
	mul.f32 	%f1488, %f1486, %f1487;
	ld.u64 	%rd1025, [%SP+568];
	ld.f32 	%f1489, [%rd1025+40];
	ld.u64 	%rd1026, [%SP+568];
	ld.f32 	%f1490, [%rd1026+40];
	mul.f32 	%f1491, %f1489, %f1490;
	add.f32 	%f1492, %f1488, %f1491;
	ld.u64 	%rd1027, [%SP+568];
	ld.f32 	%f1493, [%rd1027+44];
	ld.u64 	%rd1028, [%SP+568];
	ld.f32 	%f1494, [%rd1028+44];
	mul.f32 	%f1495, %f1493, %f1494;
	add.f32 	%f1496, %f1492, %f1495;
	ld.u64 	%rd1029, [%SP+568];
	ld.f32 	%f1497, [%rd1029+48];
	ld.u64 	%rd1030, [%SP+568];
	ld.f32 	%f1498, [%rd1030+48];
	mul.f32 	%f1499, %f1497, %f1498;
	add.f32 	%f1500, %f1496, %f1499;
	rcp.rn.f32 	%f1501, %f1500;
$L__tmp2218:
	.loc	20 0 25
	add.u64 	%rd1031, %SP, 576;
	mov.b64 	%rd1032, %rd1031;
	st.u64 	[%SP+536], %rd1032;
	mov.f32 	%f1502, %f1501;
$L__tmp2219:
	.loc	20 88 23
	bra.uni	$L__tmp2220;
$L__tmp2220:
	.loc	20 45 5
	ld.u64 	%rd1033, [%SP+536];
	ld.f32 	%f1503, [%rd1033];
	mul.f32 	%f1504, %f1503, %f1502;
	ld.u64 	%rd1034, [%SP+536];
	ld.f32 	%f1505, [%rd1034+4];
	mul.f32 	%f1506, %f1505, %f1502;
	ld.u64 	%rd1035, [%SP+536];
	ld.f32 	%f1507, [%rd1035+8];
	mul.f32 	%f1508, %f1507, %f1502;
	ld.u64 	%rd1036, [%SP+536];
	ld.f32 	%f1509, [%rd1036+12];
	mul.f32 	%f1510, %f1509, %f1502;
$L__tmp2221:
	.loc	20 45 12
	{ // callseq 137, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1504;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1506;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1508;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1510;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1511, %f1512, %f1513, %f1514}, [retval0+0];
	} // callseq 137
$L__tmp2222:
	.loc	20 88 23
	st.f32 	[%SP+604], %f1514;
	st.f32 	[%SP+600], %f1513;
	st.f32 	[%SP+596], %f1512;
	st.f32 	[%SP+592], %f1511;
	.loc	20 90 21
	ld.f32 	%f1515, [%SP+588];
	ld.f32 	%f1516, [%SP+604];
	mul.f32 	%f1517, %f1515, %f1516;
$L__tmp2223:
	.loc	20 91 21
	ld.f32 	%f1518, [%SP+576];
	ld.f32 	%f1519, [%SP+592];
	mul.f32 	%f1520, %f1518, %f1519;
$L__tmp2224:
	.loc	20 92 21
	ld.f32 	%f1521, [%SP+580];
	ld.f32 	%f1522, [%SP+596];
	mul.f32 	%f1523, %f1521, %f1522;
$L__tmp2225:
	.loc	20 93 21
	ld.f32 	%f1524, [%SP+584];
	ld.f32 	%f1525, [%SP+600];
	mul.f32 	%f1526, %f1524, %f1525;
$L__tmp2226:
	.loc	20 95 20
	ld.f32 	%f1527, [%SP+576];
	ld.f32 	%f1528, [%SP+596];
	mul.f32 	%f1529, %f1527, %f1528;
$L__tmp2227:
	.loc	20 96 20
	ld.f32 	%f1530, [%SP+584];
	ld.f32 	%f1531, [%SP+604];
	mul.f32 	%f1532, %f1530, %f1531;
$L__tmp2228:
	.loc	20 97 20
	ld.f32 	%f1533, [%SP+576];
	ld.f32 	%f1534, [%SP+600];
	mul.f32 	%f1535, %f1533, %f1534;
$L__tmp2229:
	.loc	20 98 20
	ld.f32 	%f1536, [%SP+580];
	ld.f32 	%f1537, [%SP+604];
	mul.f32 	%f1538, %f1536, %f1537;
$L__tmp2230:
	.loc	20 99 20
	ld.f32 	%f1539, [%SP+580];
	ld.f32 	%f1540, [%SP+600];
	mul.f32 	%f1541, %f1539, %f1540;
$L__tmp2231:
	.loc	20 100 20
	ld.f32 	%f1542, [%SP+576];
	ld.f32 	%f1543, [%SP+604];
	mul.f32 	%f1544, %f1542, %f1543;
$L__tmp2232:
	.loc	20 102 5
	sub.f32 	%f1545, %f1520, %f1523;
	sub.f32 	%f1546, %f1545, %f1526;
	add.f32 	%f1547, %f1546, %f1517;
	ld.u64 	%rd1037, [%SP+544];
	st.f32 	[%rd1037], %f1547;
	.loc	20 103 5
	sub.f32 	%f1548, %f1529, %f1532;
	mul.f32 	%f1549, %f1548, 0f40000000;
	ld.u64 	%rd1038, [%SP+544];
	st.f32 	[%rd1038+4], %f1549;
	.loc	20 104 5
	add.f32 	%f1550, %f1535, %f1538;
	mul.f32 	%f1551, %f1550, 0f40000000;
	ld.u64 	%rd1039, [%SP+544];
	st.f32 	[%rd1039+8], %f1551;
	.loc	20 106 5
	add.f32 	%f1552, %f1529, %f1532;
	mul.f32 	%f1553, %f1552, 0f40000000;
	ld.u64 	%rd1040, [%SP+552];
	st.f32 	[%rd1040], %f1553;
	.loc	20 107 5
	neg.f32 	%f1554, %f1520;
	add.f32 	%f1555, %f1554, %f1523;
	sub.f32 	%f1556, %f1555, %f1526;
	add.f32 	%f1557, %f1556, %f1517;
	ld.u64 	%rd1041, [%SP+552];
	st.f32 	[%rd1041+4], %f1557;
	.loc	20 108 5
	sub.f32 	%f1558, %f1541, %f1544;
	mul.f32 	%f1559, %f1558, 0f40000000;
	ld.u64 	%rd1042, [%SP+552];
	st.f32 	[%rd1042+8], %f1559;
	.loc	20 110 5
	sub.f32 	%f1560, %f1535, %f1538;
	mul.f32 	%f1561, %f1560, 0f40000000;
	ld.u64 	%rd1043, [%SP+560];
	st.f32 	[%rd1043], %f1561;
	.loc	20 111 5
	add.f32 	%f1562, %f1541, %f1544;
	mul.f32 	%f1563, %f1562, 0f40000000;
	ld.u64 	%rd1044, [%SP+560];
	st.f32 	[%rd1044+4], %f1563;
	.loc	20 112 5
	neg.f32 	%f1564, %f1520;
	sub.f32 	%f1565, %f1564, %f1523;
	add.f32 	%f1566, %f1565, %f1526;
	add.f32 	%f1567, %f1566, %f1517;
	ld.u64 	%rd1045, [%SP+560];
	st.f32 	[%rd1045+8], %f1567;
	.loc	20 114 5
	ld.u64 	%rd1046, [%SP+544];
	ld.f32 	%f1568, [%rd1046];
	ld.u64 	%rd1047, [%SP+568];
	ld.f32 	%f1569, [%rd1047+12];
	mul.f32 	%f1570, %f1568, %f1569;
	ld.u64 	%rd1048, [%SP+544];
	ld.f32 	%f1571, [%rd1048+4];
	ld.u64 	%rd1049, [%SP+568];
	ld.f32 	%f1572, [%rd1049+24];
	mul.f32 	%f1573, %f1571, %f1572;
	add.f32 	%f1574, %f1570, %f1573;
	ld.u64 	%rd1050, [%SP+544];
	ld.f32 	%f1575, [%rd1050+8];
	ld.u64 	%rd1051, [%SP+568];
	ld.f32 	%f1576, [%rd1051+32];
	mul.f32 	%f1577, %f1575, %f1576;
	add.f32 	%f1578, %f1574, %f1577;
	ld.u64 	%rd1052, [%SP+568];
	ld.f32 	%f1579, [%rd1052+52];
	add.f32 	%f1580, %f1578, %f1579;
	ld.u64 	%rd1053, [%SP+544];
	st.f32 	[%rd1053+12], %f1580;
	.loc	20 115 5
	ld.u64 	%rd1054, [%SP+552];
	ld.f32 	%f1581, [%rd1054];
	ld.u64 	%rd1055, [%SP+568];
	ld.f32 	%f1582, [%rd1055+12];
	mul.f32 	%f1583, %f1581, %f1582;
	ld.u64 	%rd1056, [%SP+552];
	ld.f32 	%f1584, [%rd1056+4];
	ld.u64 	%rd1057, [%SP+568];
	ld.f32 	%f1585, [%rd1057+24];
	mul.f32 	%f1586, %f1584, %f1585;
	add.f32 	%f1587, %f1583, %f1586;
	ld.u64 	%rd1058, [%SP+552];
	ld.f32 	%f1588, [%rd1058+8];
	ld.u64 	%rd1059, [%SP+568];
	ld.f32 	%f1589, [%rd1059+32];
	mul.f32 	%f1590, %f1588, %f1589;
	add.f32 	%f1591, %f1587, %f1590;
	ld.u64 	%rd1060, [%SP+568];
	ld.f32 	%f1592, [%rd1060+56];
	add.f32 	%f1593, %f1591, %f1592;
	ld.u64 	%rd1061, [%SP+552];
	st.f32 	[%rd1061+12], %f1593;
	.loc	20 116 5
	ld.u64 	%rd1062, [%SP+560];
	ld.f32 	%f1594, [%rd1062];
	ld.u64 	%rd1063, [%SP+568];
	ld.f32 	%f1595, [%rd1063+12];
	mul.f32 	%f1596, %f1594, %f1595;
	ld.u64 	%rd1064, [%SP+560];
	ld.f32 	%f1597, [%rd1064+4];
	ld.u64 	%rd1065, [%SP+568];
	ld.f32 	%f1598, [%rd1065+24];
	mul.f32 	%f1599, %f1597, %f1598;
	add.f32 	%f1600, %f1596, %f1599;
	ld.u64 	%rd1066, [%SP+560];
	ld.f32 	%f1601, [%rd1066+8];
	ld.u64 	%rd1067, [%SP+568];
	ld.f32 	%f1602, [%rd1067+32];
	mul.f32 	%f1603, %f1601, %f1602;
	add.f32 	%f1604, %f1600, %f1603;
	ld.u64 	%rd1068, [%SP+568];
	ld.f32 	%f1605, [%rd1068+60];
	add.f32 	%f1606, %f1604, %f1605;
	ld.u64 	%rd1069, [%SP+560];
	st.f32 	[%rd1069+12], %f1606;
	.loc	20 118 5
	ld.u64 	%rd1070, [%SP+544];
	ld.f32 	%f1607, [%rd1070];
	ld.u64 	%rd1071, [%SP+568];
	ld.f32 	%f1608, [%rd1071+8];
	mul.f32 	%f1609, %f1607, %f1608;
	ld.u64 	%rd1072, [%SP+544];
	ld.f32 	%f1610, [%rd1072+4];
	ld.u64 	%rd1073, [%SP+568];
	ld.f32 	%f1611, [%rd1073+20];
	mul.f32 	%f1612, %f1610, %f1611;
	add.f32 	%f1613, %f1609, %f1612;
	ld.u64 	%rd1074, [%SP+544];
	ld.f32 	%f1614, [%rd1074+8];
	ld.u64 	%rd1075, [%SP+568];
	ld.f32 	%f1615, [%rd1075+28];
	mul.f32 	%f1616, %f1614, %f1615;
	add.f32 	%f1617, %f1613, %f1616;
	ld.u64 	%rd1076, [%SP+544];
	st.f32 	[%rd1076+8], %f1617;
	.loc	20 119 5
	ld.u64 	%rd1077, [%SP+552];
	ld.f32 	%f1618, [%rd1077];
	ld.u64 	%rd1078, [%SP+568];
	ld.f32 	%f1619, [%rd1078+8];
	mul.f32 	%f1620, %f1618, %f1619;
	ld.u64 	%rd1079, [%SP+552];
	ld.f32 	%f1621, [%rd1079+4];
	ld.u64 	%rd1080, [%SP+568];
	ld.f32 	%f1622, [%rd1080+20];
	mul.f32 	%f1623, %f1621, %f1622;
	add.f32 	%f1624, %f1620, %f1623;
	ld.u64 	%rd1081, [%SP+552];
	ld.f32 	%f1625, [%rd1081+8];
	ld.u64 	%rd1082, [%SP+568];
	ld.f32 	%f1626, [%rd1082+28];
	mul.f32 	%f1627, %f1625, %f1626;
	add.f32 	%f1628, %f1624, %f1627;
	ld.u64 	%rd1083, [%SP+552];
	st.f32 	[%rd1083+8], %f1628;
	.loc	20 120 5
	ld.u64 	%rd1084, [%SP+560];
	ld.f32 	%f1629, [%rd1084];
	ld.u64 	%rd1085, [%SP+568];
	ld.f32 	%f1630, [%rd1085+8];
	mul.f32 	%f1631, %f1629, %f1630;
	ld.u64 	%rd1086, [%SP+560];
	ld.f32 	%f1632, [%rd1086+4];
	ld.u64 	%rd1087, [%SP+568];
	ld.f32 	%f1633, [%rd1087+20];
	mul.f32 	%f1634, %f1632, %f1633;
	add.f32 	%f1635, %f1631, %f1634;
	ld.u64 	%rd1088, [%SP+560];
	ld.f32 	%f1636, [%rd1088+8];
	ld.u64 	%rd1089, [%SP+568];
	ld.f32 	%f1637, [%rd1089+28];
	mul.f32 	%f1638, %f1636, %f1637;
	add.f32 	%f1639, %f1635, %f1638;
	ld.u64 	%rd1090, [%SP+560];
	st.f32 	[%rd1090+8], %f1639;
	.loc	20 122 5
	ld.u64 	%rd1091, [%SP+544];
	ld.f32 	%f1640, [%rd1091];
	ld.u64 	%rd1092, [%SP+568];
	ld.f32 	%f1641, [%rd1092+4];
	mul.f32 	%f1642, %f1640, %f1641;
	ld.u64 	%rd1093, [%SP+544];
	ld.f32 	%f1643, [%rd1093+4];
	ld.u64 	%rd1094, [%SP+568];
	ld.f32 	%f1644, [%rd1094+16];
	mul.f32 	%f1645, %f1643, %f1644;
	add.f32 	%f1646, %f1642, %f1645;
	ld.u64 	%rd1095, [%SP+544];
	st.f32 	[%rd1095+4], %f1646;
	.loc	20 123 5
	ld.u64 	%rd1096, [%SP+552];
	ld.f32 	%f1647, [%rd1096];
	ld.u64 	%rd1097, [%SP+568];
	ld.f32 	%f1648, [%rd1097+4];
	mul.f32 	%f1649, %f1647, %f1648;
	ld.u64 	%rd1098, [%SP+552];
	ld.f32 	%f1650, [%rd1098+4];
	ld.u64 	%rd1099, [%SP+568];
	ld.f32 	%f1651, [%rd1099+16];
	mul.f32 	%f1652, %f1650, %f1651;
	add.f32 	%f1653, %f1649, %f1652;
	ld.u64 	%rd1100, [%SP+552];
	st.f32 	[%rd1100+4], %f1653;
	.loc	20 124 5
	ld.u64 	%rd1101, [%SP+560];
	ld.f32 	%f1654, [%rd1101];
	ld.u64 	%rd1102, [%SP+568];
	ld.f32 	%f1655, [%rd1102+4];
	mul.f32 	%f1656, %f1654, %f1655;
	ld.u64 	%rd1103, [%SP+560];
	ld.f32 	%f1657, [%rd1103+4];
	ld.u64 	%rd1104, [%SP+568];
	ld.f32 	%f1658, [%rd1104+16];
	mul.f32 	%f1659, %f1657, %f1658;
	add.f32 	%f1660, %f1656, %f1659;
	ld.u64 	%rd1105, [%SP+560];
	st.f32 	[%rd1105+4], %f1660;
	.loc	20 126 5
	ld.u64 	%rd1106, [%SP+544];
	ld.f32 	%f1661, [%rd1106];
	ld.u64 	%rd1107, [%SP+568];
	ld.f32 	%f1662, [%rd1107];
	mul.f32 	%f1663, %f1661, %f1662;
	ld.u64 	%rd1108, [%SP+544];
	st.f32 	[%rd1108], %f1663;
	.loc	20 127 5
	ld.u64 	%rd1109, [%SP+552];
	ld.f32 	%f1664, [%rd1109];
	ld.u64 	%rd1110, [%SP+568];
	ld.f32 	%f1665, [%rd1110];
	mul.f32 	%f1666, %f1664, %f1665;
	ld.u64 	%rd1111, [%SP+552];
	st.f32 	[%rd1111], %f1666;
	.loc	20 128 5
	ld.u64 	%rd1112, [%SP+560];
	ld.f32 	%f1667, [%rd1112];
	ld.u64 	%rd1113, [%SP+568];
	ld.f32 	%f1668, [%rd1113];
	mul.f32 	%f1669, %f1667, %f1668;
	ld.u64 	%rd1114, [%SP+560];
	st.f32 	[%rd1114], %f1669;
$L__tmp2233:
	.loc	20 296 13
	bra.uni 	$L__BB12_156;
$L__tmp2234:

$L__BB12_156:
	.loc	20 299 9
	and.b16  	%rs30, %rs2, 255;
	setp.ne.s16 	%p134, %rs30, 0;
	not.pred 	%p135, %p134;
	not.pred 	%p136, %p135;
	@%p136 bra 	$L__BB12_158;
	bra.uni 	$L__BB12_157;

$L__BB12_157:
$L__tmp2235:
	.loc	20 300 13
	ld.u64 	%rd1303, [%SP+2560];
	ld.u64 	%rd1304, [%SP+2568];
	ld.u64 	%rd1305, [%SP+2576];
	mov.b64 	%rd1306, %rd1303;
	st.u64 	[%SP+512], %rd1306;
	mov.b64 	%rd1307, %rd1304;
	st.u64 	[%SP+520], %rd1307;
	mov.b64 	%rd1308, %rd1305;
	st.u64 	[%SP+528], %rd1308;
	.loc	20 300 13
	bra.uni	$L__tmp2236;
$L__tmp2236:
	.loc	20 134 22
	ld.u64 	%rd1309, [%SP+512];
	ld.f32 	%f1865, [%rd1309];
	ld.u64 	%rd1310, [%SP+520];
	ld.f32 	%f1866, [%rd1310+4];
	ld.u64 	%rd1311, [%SP+528];
	ld.f32 	%f1867, [%rd1311+8];
	mul.f32 	%f1868, %f1866, %f1867;
	ld.u64 	%rd1312, [%SP+520];
	ld.f32 	%f1869, [%rd1312+8];
	ld.u64 	%rd1313, [%SP+528];
	ld.f32 	%f1870, [%rd1313+4];
	mul.f32 	%f1871, %f1869, %f1870;
	sub.f32 	%f1872, %f1868, %f1871;
	mul.f32 	%f1873, %f1865, %f1872;
	ld.u64 	%rd1314, [%SP+512];
	ld.f32 	%f1874, [%rd1314+4];
	ld.u64 	%rd1315, [%SP+520];
	ld.f32 	%f1875, [%rd1315];
	ld.u64 	%rd1316, [%SP+528];
	ld.f32 	%f1876, [%rd1316+8];
	mul.f32 	%f1877, %f1875, %f1876;
	ld.u64 	%rd1317, [%SP+520];
	ld.f32 	%f1878, [%rd1317+8];
	ld.u64 	%rd1318, [%SP+528];
	ld.f32 	%f1879, [%rd1318];
	mul.f32 	%f1880, %f1878, %f1879;
	sub.f32 	%f1881, %f1877, %f1880;
	mul.f32 	%f1882, %f1874, %f1881;
	sub.f32 	%f1883, %f1873, %f1882;
	ld.u64 	%rd1319, [%SP+512];
	ld.f32 	%f1884, [%rd1319+8];
	ld.u64 	%rd1320, [%SP+520];
	ld.f32 	%f1885, [%rd1320];
	ld.u64 	%rd1321, [%SP+528];
	ld.f32 	%f1886, [%rd1321+4];
	mul.f32 	%f1887, %f1885, %f1886;
	ld.u64 	%rd1322, [%SP+520];
	ld.f32 	%f1888, [%rd1322+4];
	ld.u64 	%rd1323, [%SP+528];
	ld.f32 	%f1889, [%rd1323];
	mul.f32 	%f1890, %f1888, %f1889;
	sub.f32 	%f1891, %f1887, %f1890;
	mul.f32 	%f1892, %f1884, %f1891;
	add.f32 	%f1893, %f1883, %f1892;
$L__tmp2237:
	.loc	20 137 26
	rcp.rn.f32 	%f1894, %f1893;
$L__tmp2238:
	.loc	20 140 5
	ld.u64 	%rd1324, [%SP+520];
	ld.f32 	%f1895, [%rd1324+4];
	ld.u64 	%rd1325, [%SP+528];
	ld.f32 	%f1896, [%rd1325+8];
	mul.f32 	%f1897, %f1895, %f1896;
	ld.u64 	%rd1326, [%SP+528];
	ld.f32 	%f1898, [%rd1326+4];
	ld.u64 	%rd1327, [%SP+520];
	ld.f32 	%f1899, [%rd1327+8];
	mul.f32 	%f1900, %f1898, %f1899;
	sub.f32 	%f1901, %f1897, %f1900;
	mul.f32 	%f1902, %f1894, %f1901;
	st.f32 	[%SP+3256], %f1902;
	.loc	20 141 5
	ld.u64 	%rd1328, [%SP+512];
	ld.f32 	%f1903, [%rd1328+8];
	ld.u64 	%rd1329, [%SP+528];
	ld.f32 	%f1904, [%rd1329+4];
	mul.f32 	%f1905, %f1903, %f1904;
	ld.u64 	%rd1330, [%SP+528];
	ld.f32 	%f1906, [%rd1330+8];
	ld.u64 	%rd1331, [%SP+512];
	ld.f32 	%f1907, [%rd1331+4];
	mul.f32 	%f1908, %f1906, %f1907;
	sub.f32 	%f1909, %f1905, %f1908;
	mul.f32 	%f1910, %f1894, %f1909;
	st.f32 	[%SP+3260], %f1910;
	.loc	20 142 5
	ld.u64 	%rd1332, [%SP+512];
	ld.f32 	%f1911, [%rd1332+4];
	ld.u64 	%rd1333, [%SP+520];
	ld.f32 	%f1912, [%rd1333+8];
	mul.f32 	%f1913, %f1911, %f1912;
	ld.u64 	%rd1334, [%SP+520];
	ld.f32 	%f1914, [%rd1334+4];
	ld.u64 	%rd1335, [%SP+512];
	ld.f32 	%f1915, [%rd1335+8];
	mul.f32 	%f1916, %f1914, %f1915;
	sub.f32 	%f1917, %f1913, %f1916;
	mul.f32 	%f1918, %f1894, %f1917;
	st.f32 	[%SP+3264], %f1918;
	.loc	20 144 5
	ld.u64 	%rd1336, [%SP+520];
	ld.f32 	%f1919, [%rd1336+8];
	ld.u64 	%rd1337, [%SP+528];
	ld.f32 	%f1920, [%rd1337];
	mul.f32 	%f1921, %f1919, %f1920;
	ld.u64 	%rd1338, [%SP+528];
	ld.f32 	%f1922, [%rd1338+8];
	ld.u64 	%rd1339, [%SP+520];
	ld.f32 	%f1923, [%rd1339];
	mul.f32 	%f1924, %f1922, %f1923;
	sub.f32 	%f1925, %f1921, %f1924;
	mul.f32 	%f1926, %f1894, %f1925;
	st.f32 	[%SP+3268], %f1926;
	.loc	20 145 5
	ld.u64 	%rd1340, [%SP+512];
	ld.f32 	%f1927, [%rd1340];
	ld.u64 	%rd1341, [%SP+528];
	ld.f32 	%f1928, [%rd1341+8];
	mul.f32 	%f1929, %f1927, %f1928;
	ld.u64 	%rd1342, [%SP+528];
	ld.f32 	%f1930, [%rd1342];
	ld.u64 	%rd1343, [%SP+512];
	ld.f32 	%f1931, [%rd1343+8];
	mul.f32 	%f1932, %f1930, %f1931;
	sub.f32 	%f1933, %f1929, %f1932;
	mul.f32 	%f1934, %f1894, %f1933;
	add.u64 	%rd1344, %SP, 3256;
	add.s64 	%rd1345, %rd1344, 12;
	st.f32 	[%rd1345+4], %f1934;
	.loc	20 146 5
	ld.u64 	%rd1346, [%SP+512];
	ld.f32 	%f1935, [%rd1346+8];
	ld.u64 	%rd1347, [%SP+520];
	ld.f32 	%f1936, [%rd1347];
	mul.f32 	%f1937, %f1935, %f1936;
	ld.u64 	%rd1348, [%SP+520];
	ld.f32 	%f1938, [%rd1348+8];
	ld.u64 	%rd1349, [%SP+512];
	ld.f32 	%f1939, [%rd1349];
	mul.f32 	%f1940, %f1938, %f1939;
	sub.f32 	%f1941, %f1937, %f1940;
	mul.f32 	%f1942, %f1894, %f1941;
	add.s64 	%rd1350, %rd1344, 12;
	st.f32 	[%rd1350+8], %f1942;
	.loc	20 148 5
	ld.u64 	%rd1351, [%SP+520];
	ld.f32 	%f1943, [%rd1351];
	ld.u64 	%rd1352, [%SP+528];
	ld.f32 	%f1944, [%rd1352+4];
	mul.f32 	%f1945, %f1943, %f1944;
	ld.u64 	%rd1353, [%SP+528];
	ld.f32 	%f1946, [%rd1353];
	ld.u64 	%rd1354, [%SP+520];
	ld.f32 	%f1947, [%rd1354+4];
	mul.f32 	%f1948, %f1946, %f1947;
	sub.f32 	%f1949, %f1945, %f1948;
	mul.f32 	%f1950, %f1894, %f1949;
	st.f32 	[%SP+3280], %f1950;
	.loc	20 149 5
	ld.u64 	%rd1355, [%SP+512];
	ld.f32 	%f1951, [%rd1355+4];
	ld.u64 	%rd1356, [%SP+528];
	ld.f32 	%f1952, [%rd1356];
	mul.f32 	%f1953, %f1951, %f1952;
	ld.u64 	%rd1357, [%SP+528];
	ld.f32 	%f1954, [%rd1357+4];
	ld.u64 	%rd1358, [%SP+512];
	ld.f32 	%f1955, [%rd1358];
	mul.f32 	%f1956, %f1954, %f1955;
	sub.f32 	%f1957, %f1953, %f1956;
	mul.f32 	%f1958, %f1894, %f1957;
	add.s64 	%rd1359, %rd1344, 24;
	st.f32 	[%rd1359+4], %f1958;
	.loc	20 150 5
	ld.u64 	%rd1360, [%SP+512];
	ld.f32 	%f1959, [%rd1360];
	ld.u64 	%rd1361, [%SP+520];
	ld.f32 	%f1960, [%rd1361+4];
	mul.f32 	%f1961, %f1959, %f1960;
	ld.u64 	%rd1362, [%SP+520];
	ld.f32 	%f1962, [%rd1362];
	ld.u64 	%rd1363, [%SP+512];
	ld.f32 	%f1963, [%rd1363+4];
	mul.f32 	%f1964, %f1962, %f1963;
	sub.f32 	%f1965, %f1961, %f1964;
	mul.f32 	%f1966, %f1894, %f1965;
	add.s64 	%rd1364, %rd1344, 24;
	st.f32 	[%rd1364+8], %f1966;
	.loc	20 152 17
	ld.u64 	%rd1365, [%SP+512];
	ld.f32 	%f1967, [%rd1365+12];
	st.f32 	[%SP+3292], %f1967;
	ld.u64 	%rd1366, [%SP+520];
	ld.f32 	%f1968, [%rd1366+12];
	st.f32 	[%SP+3296], %f1968;
	ld.u64 	%rd1367, [%SP+528];
	ld.f32 	%f1969, [%rd1367+12];
	st.f32 	[%SP+3300], %f1969;
	.loc	20 154 5
	ld.f32 	%f1970, [%SP+3256];
	ld.u64 	%rd1368, [%SP+512];
	st.f32 	[%rd1368], %f1970;
	.loc	20 155 5
	ld.f32 	%f1971, [%SP+3260];
	ld.u64 	%rd1369, [%SP+512];
	st.f32 	[%rd1369+4], %f1971;
	.loc	20 156 5
	ld.f32 	%f1972, [%SP+3264];
	ld.u64 	%rd1370, [%SP+512];
	st.f32 	[%rd1370+8], %f1972;
	.loc	20 157 5
	ld.f32 	%f1973, [%SP+3256];
	neg.f32 	%f1974, %f1973;
	ld.f32 	%f1975, [%SP+3292];
	mul.f32 	%f1976, %f1974, %f1975;
	ld.f32 	%f1977, [%SP+3260];
	ld.f32 	%f1978, [%SP+3296];
	mul.f32 	%f1979, %f1977, %f1978;
	sub.f32 	%f1980, %f1976, %f1979;
	ld.f32 	%f1981, [%SP+3264];
	ld.f32 	%f1982, [%SP+3300];
	mul.f32 	%f1983, %f1981, %f1982;
	sub.f32 	%f1984, %f1980, %f1983;
	ld.u64 	%rd1371, [%SP+512];
	st.f32 	[%rd1371+12], %f1984;
	.loc	20 159 5
	ld.f32 	%f1985, [%SP+3268];
	ld.u64 	%rd1372, [%SP+520];
	st.f32 	[%rd1372], %f1985;
	.loc	20 160 5
	add.s64 	%rd1373, %rd1344, 12;
	ld.f32 	%f1986, [%rd1373+4];
	ld.u64 	%rd1374, [%SP+520];
	st.f32 	[%rd1374+4], %f1986;
	.loc	20 161 5
	add.s64 	%rd1375, %rd1344, 12;
	ld.f32 	%f1987, [%rd1375+8];
	ld.u64 	%rd1376, [%SP+520];
	st.f32 	[%rd1376+8], %f1987;
	.loc	20 162 5
	ld.f32 	%f1988, [%SP+3268];
	neg.f32 	%f1989, %f1988;
	ld.f32 	%f1990, [%SP+3292];
	mul.f32 	%f1991, %f1989, %f1990;
	add.s64 	%rd1377, %rd1344, 12;
	ld.f32 	%f1992, [%rd1377+4];
	ld.f32 	%f1993, [%SP+3296];
	mul.f32 	%f1994, %f1992, %f1993;
	sub.f32 	%f1995, %f1991, %f1994;
	add.s64 	%rd1378, %rd1344, 12;
	ld.f32 	%f1996, [%rd1378+8];
	ld.f32 	%f1997, [%SP+3300];
	mul.f32 	%f1998, %f1996, %f1997;
	sub.f32 	%f1999, %f1995, %f1998;
	ld.u64 	%rd1379, [%SP+520];
	st.f32 	[%rd1379+12], %f1999;
	.loc	20 164 5
	ld.f32 	%f2000, [%SP+3280];
	ld.u64 	%rd1380, [%SP+528];
	st.f32 	[%rd1380], %f2000;
	.loc	20 165 5
	add.s64 	%rd1381, %rd1344, 24;
	ld.f32 	%f2001, [%rd1381+4];
	ld.u64 	%rd1382, [%SP+528];
	st.f32 	[%rd1382+4], %f2001;
	.loc	20 166 5
	add.s64 	%rd1383, %rd1344, 24;
	ld.f32 	%f2002, [%rd1383+8];
	ld.u64 	%rd1384, [%SP+528];
	st.f32 	[%rd1384+8], %f2002;
	.loc	20 167 5
	ld.f32 	%f2003, [%SP+3280];
	neg.f32 	%f2004, %f2003;
	ld.f32 	%f2005, [%SP+3292];
	mul.f32 	%f2006, %f2004, %f2005;
	add.s64 	%rd1385, %rd1344, 24;
	ld.f32 	%f2007, [%rd1385+4];
	ld.f32 	%f2008, [%SP+3296];
	mul.f32 	%f2009, %f2007, %f2008;
	sub.f32 	%f2010, %f2006, %f2009;
	add.s64 	%rd1386, %rd1344, 24;
	ld.f32 	%f2011, [%rd1386+8];
	ld.f32 	%f2012, [%SP+3300];
	mul.f32 	%f2013, %f2011, %f2012;
	sub.f32 	%f2014, %f2010, %f2013;
	ld.u64 	%rd1387, [%SP+528];
	st.f32 	[%rd1387+12], %f2014;
$L__tmp2239:
	.loc	20 300 13
	bra.uni 	$L__BB12_158;

$L__BB12_158:
	bra.uni 	$L__BB12_183;
$L__tmp2240:

$L__BB12_159:
	.loc	20 302 10
	setp.eq.s32 	%p82, %r66, 4;
	mov.pred 	%p81, -1;
	mov.pred 	%p156, %p81;
	@%p82 bra 	$L__BB12_161;
	bra.uni 	$L__BB12_160;

$L__BB12_160:
	setp.eq.s32 	%p7, %r66, 1;
	mov.pred 	%p156, %p7;
	bra.uni 	$L__BB12_161;

$L__BB12_161:
	mov.pred 	%p8, %p156;
	not.pred 	%p83, %p8;
	@%p83 bra 	$L__BB12_181;
	bra.uni 	$L__BB12_162;

$L__BB12_162:
$L__tmp2241:
	.loc	20 306 9
	setp.eq.s32 	%p84, %r66, 4;
	not.pred 	%p85, %p84;
	@%p85 bra 	$L__BB12_167;
	bra.uni 	$L__BB12_163;

$L__BB12_163:
$L__tmp2242:
	.loc	20 308 13
	and.b16  	%rs19, %rs2, 255;
	setp.ne.s16 	%p88, %rs19, 0;
	not.pred 	%p89, %p88;
	@%p89 bra 	$L__BB12_165;
	bra.uni 	$L__BB12_164;

$L__BB12_164:
	.loc	20 0 13
	mov.b64 	%rd830, %rd40;
$L__tmp2243:
	.loc	20 308 45
	bra.uni	$L__tmp2244;
$L__tmp2244:
	.loc	17 935 5
	// begin inline asm
	call (%rd829), _optix_get_instance_transform_from_handle, (%rd830);
	// end inline asm
$L__tmp2245:
	.loc	20 308 45
	mov.u64 	%rd1503, %rd829;
$L__tmp2246:
	bra.uni 	$L__BB12_166;

$L__BB12_165:
	.loc	20 0 45
	mov.b64 	%rd828, %rd40;
$L__tmp2247:
	.loc	20 309 45
	bra.uni	$L__tmp2248;
$L__tmp2248:
	.loc	17 942 5
	// begin inline asm
	call (%rd827), _optix_get_instance_inverse_transform_from_handle, (%rd828);
	// end inline asm
$L__tmp2249:
	.loc	20 309 45
	mov.u64 	%rd1503, %rd827;
$L__tmp2250:
	bra.uni 	$L__BB12_166;

$L__BB12_166:
	mov.u64 	%rd66, %rd1503;
$L__tmp2251:
	mov.u64 	%rd1505, %rd66;
$L__tmp2252:
	bra.uni 	$L__BB12_171;
$L__tmp2253:

$L__BB12_167:
	.loc	20 0 45
	mov.b64 	%rd823, %rd40;
$L__tmp2254:
	.loc	20 313 55
	bra.uni	$L__tmp2255;
$L__tmp2255:
	.loc	17 900 5
	// begin inline asm
	call (%rd822), _optix_get_static_transform_from_handle, (%rd823);
	// end inline asm
$L__tmp2256:
	.loc	20 313 55
	mov.b64 	%rd824, %rd822;
	st.u64 	[%SP+2600], %rd824;
	.loc	20 314 13
	and.b16  	%rs18, %rs2, 255;
	setp.ne.s16 	%p86, %rs18, 0;
	not.pred 	%p87, %p86;
	@%p87 bra 	$L__BB12_169;
	bra.uni 	$L__BB12_168;

$L__BB12_168:
	ld.u64 	%rd826, [%SP+2600];
	add.s64 	%rd67, %rd826, 16;
	mov.u64 	%rd1504, %rd67;
	bra.uni 	$L__BB12_170;

$L__BB12_169:
	ld.u64 	%rd825, [%SP+2600];
	add.s64 	%rd68, %rd825, 64;
	mov.u64 	%rd1504, %rd68;
	bra.uni 	$L__BB12_170;

$L__BB12_170:
	mov.u64 	%rd69, %rd1504;
$L__tmp2257:
	mov.u64 	%rd1505, %rd69;
$L__tmp2258:
	bra.uni 	$L__BB12_171;
$L__tmp2259:

$L__BB12_171:
	.loc	20 317 9
	mov.u64 	%rd71, %rd1505;
$L__tmp2260:
	ld.u64 	%rd72, [%SP+2560];
	mov.b64 	%rd831, %rd71;
	st.u64 	[%SP+480], %rd831;
	.loc	20 317 16
	bra.uni	$L__tmp2261;
$L__tmp2261:
	.loc	20 63 18
	mov.u32 	%r374, 0;
	mov.b32 	%r115, %r374;
$L__tmp2262:
	.loc	20 63 5
	mov.u32 	%r649, %r115;
$L__tmp2263:
	bra.uni 	$L__BB12_172;

$L__BB12_172:
	mov.u32 	%r116, %r649;
$L__tmp2264:
	cvt.s64.s32 	%rd832, %r116;
	setp.lt.u64 	%p90, %rd832, 16;
	not.pred 	%p91, %p90;
	@%p91 bra 	$L__BB12_174;
	bra.uni 	$L__BB12_173;

$L__BB12_173:
$L__tmp2265:
	.loc	20 64 9
	cvt.s64.s32 	%rd852, %r116;
	add.u64 	%rd853, %SP, 496;
	add.s64 	%rd854, %rd853, %rd852;
	ld.u64 	%rd855, [%SP+480];
	cvt.s64.s32 	%rd856, %r116;
	add.s64 	%rd850, %rd855, %rd856;
$L__tmp2266:
	.loc	20 64 40
	bra.uni	$L__tmp2267;
$L__tmp2267:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd849, %rd850;
	// end inline asm
$L__tmp2268:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r393,%r394,%r395,%r396}, [%rd849];
	// end inline asm
	st.u32 	[%SP+464], %r393;
	st.u32 	[%SP+468], %r394;
	st.u32 	[%SP+472], %r395;
	st.u32 	[%SP+476], %r396;
	.loc	20 56 5
	ld.u32 	%r397, [%SP+464];
	ld.u32 	%r398, [%SP+468];
	ld.u32 	%r399, [%SP+472];
	ld.u32 	%r400, [%SP+476];
$L__tmp2269:
	.loc	20 64 40
	st.u32 	[%rd854+12], %r400;
	st.u32 	[%rd854+8], %r399;
	st.u32 	[%rd854+4], %r398;
	st.u32 	[%rd854], %r397;
$L__tmp2270:
	.loc	20 63 42
	add.s32 	%r117, %r116, 16;
$L__tmp2271:
	mov.u32 	%r649, %r117;
$L__tmp2272:
	bra.uni 	$L__BB12_172;
$L__tmp2273:

$L__BB12_174:
	.loc	20 65 5
	ld.f32 	%f1176, [%SP+496];
	ld.f32 	%f1177, [%SP+500];
	ld.f32 	%f1178, [%SP+504];
	ld.f32 	%f1179, [%SP+508];
$L__tmp2274:
	.loc	20 317 16
	st.f32 	[%rd72+12], %f1179;
	st.f32 	[%rd72+8], %f1178;
	st.f32 	[%rd72+4], %f1177;
	st.f32 	[%rd72], %f1176;
	.loc	20 318 9
	ld.u64 	%rd73, [%SP+2568];
	add.s64 	%rd74, %rd71, 16;
$L__tmp2275:
	.loc	20 318 16
	bra.uni	$L__tmp2276;
$L__tmp2276:
	.loc	20 63 18
	mov.u32 	%r375, 0;
	mov.b32 	%r118, %r375;
$L__tmp2277:
	.loc	20 63 5
	mov.u32 	%r650, %r118;
$L__tmp2278:
	bra.uni 	$L__BB12_175;

$L__BB12_175:
	mov.u32 	%r119, %r650;
$L__tmp2279:
	cvt.s64.s32 	%rd833, %r119;
	setp.lt.u64 	%p92, %rd833, 16;
	not.pred 	%p93, %p92;
	@%p93 bra 	$L__BB12_177;
	bra.uni 	$L__BB12_176;

$L__BB12_176:
$L__tmp2280:
	.loc	20 64 9
	cvt.s64.s32 	%rd845, %r119;
	add.u64 	%rd846, %SP, 448;
	add.s64 	%rd847, %rd846, %rd845;
	cvt.s64.s32 	%rd848, %r119;
	add.s64 	%rd843, %rd74, %rd848;
$L__tmp2281:
	.loc	20 64 40
	bra.uni	$L__tmp2282;
$L__tmp2282:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd842, %rd843;
	// end inline asm
$L__tmp2283:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r385,%r386,%r387,%r388}, [%rd842];
	// end inline asm
	st.u32 	[%SP+432], %r385;
	st.u32 	[%SP+436], %r386;
	st.u32 	[%SP+440], %r387;
	st.u32 	[%SP+444], %r388;
	.loc	20 56 5
	ld.u32 	%r389, [%SP+432];
	ld.u32 	%r390, [%SP+436];
	ld.u32 	%r391, [%SP+440];
	ld.u32 	%r392, [%SP+444];
$L__tmp2284:
	.loc	20 64 40
	st.u32 	[%rd847+12], %r392;
	st.u32 	[%rd847+8], %r391;
	st.u32 	[%rd847+4], %r390;
	st.u32 	[%rd847], %r389;
$L__tmp2285:
	.loc	20 63 42
	add.s32 	%r120, %r119, 16;
$L__tmp2286:
	mov.u32 	%r650, %r120;
$L__tmp2287:
	bra.uni 	$L__BB12_175;
$L__tmp2288:

$L__BB12_177:
	.loc	20 65 5
	ld.f32 	%f1180, [%SP+448];
	ld.f32 	%f1181, [%SP+452];
	ld.f32 	%f1182, [%SP+456];
	ld.f32 	%f1183, [%SP+460];
$L__tmp2289:
	.loc	20 318 16
	st.f32 	[%rd73+12], %f1183;
	st.f32 	[%rd73+8], %f1182;
	st.f32 	[%rd73+4], %f1181;
	st.f32 	[%rd73], %f1180;
	.loc	20 319 9
	ld.u64 	%rd75, [%SP+2576];
	add.s64 	%rd76, %rd71, 32;
$L__tmp2290:
	.loc	20 319 16
	bra.uni	$L__tmp2291;
$L__tmp2291:
	.loc	20 63 18
	mov.u32 	%r376, 0;
	mov.b32 	%r121, %r376;
$L__tmp2292:
	.loc	20 63 5
	mov.u32 	%r651, %r121;
$L__tmp2293:
	bra.uni 	$L__BB12_178;

$L__BB12_178:
	mov.u32 	%r122, %r651;
$L__tmp2294:
	cvt.s64.s32 	%rd834, %r122;
	setp.lt.u64 	%p94, %rd834, 16;
	not.pred 	%p95, %p94;
	@%p95 bra 	$L__BB12_180;
	bra.uni 	$L__BB12_179;

$L__BB12_179:
$L__tmp2295:
	.loc	20 64 9
	cvt.s64.s32 	%rd838, %r122;
	add.u64 	%rd839, %SP, 416;
	add.s64 	%rd840, %rd839, %rd838;
	cvt.s64.s32 	%rd841, %r122;
	add.s64 	%rd836, %rd76, %rd841;
$L__tmp2296:
	.loc	20 64 40
	bra.uni	$L__tmp2297;
$L__tmp2297:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd835, %rd836;
	// end inline asm
$L__tmp2298:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r377,%r378,%r379,%r380}, [%rd835];
	// end inline asm
	st.u32 	[%SP+400], %r377;
	st.u32 	[%SP+404], %r378;
	st.u32 	[%SP+408], %r379;
	st.u32 	[%SP+412], %r380;
	.loc	20 56 5
	ld.u32 	%r381, [%SP+400];
	ld.u32 	%r382, [%SP+404];
	ld.u32 	%r383, [%SP+408];
	ld.u32 	%r384, [%SP+412];
$L__tmp2299:
	.loc	20 64 40
	st.u32 	[%rd840+12], %r384;
	st.u32 	[%rd840+8], %r383;
	st.u32 	[%rd840+4], %r382;
	st.u32 	[%rd840], %r381;
$L__tmp2300:
	.loc	20 63 42
	add.s32 	%r123, %r122, 16;
$L__tmp2301:
	mov.u32 	%r651, %r123;
$L__tmp2302:
	bra.uni 	$L__BB12_178;
$L__tmp2303:

$L__BB12_180:
	.loc	20 65 5
	ld.f32 	%f1184, [%SP+416];
	ld.f32 	%f1185, [%SP+420];
	ld.f32 	%f1186, [%SP+424];
	ld.f32 	%f1187, [%SP+428];
$L__tmp2304:
	.loc	20 319 16
	st.f32 	[%rd75+12], %f1187;
	st.f32 	[%rd75+8], %f1186;
	st.f32 	[%rd75+4], %f1185;
	st.f32 	[%rd75], %f1184;
	bra.uni 	$L__BB12_182;
$L__tmp2305:

$L__BB12_181:
	.loc	20 323 9
	ld.u64 	%rd819, [%SP+2560];
	mov.f32 	%f1174, 0f00000000;
	st.f32 	[%rd819+12], %f1174;
	st.f32 	[%rd819+8], %f1174;
	st.f32 	[%rd819+4], %f1174;
	mov.f32 	%f1175, 0f3F800000;
	st.f32 	[%rd819], %f1175;
	.loc	20 324 9
	ld.u64 	%rd820, [%SP+2568];
	st.f32 	[%rd820+12], %f1174;
	st.f32 	[%rd820+8], %f1174;
	st.f32 	[%rd820+4], %f1175;
	st.f32 	[%rd820], %f1174;
	.loc	20 325 9
	ld.u64 	%rd821, [%SP+2576];
	st.f32 	[%rd821+12], %f1174;
	st.f32 	[%rd821+8], %f1175;
	st.f32 	[%rd821+4], %f1174;
	st.f32 	[%rd821], %f1174;
	bra.uni 	$L__BB12_182;

$L__BB12_182:
	bra.uni 	$L__BB12_183;
$L__tmp2306:

$L__BB12_183:
	.loc	20 343 9
	setp.eq.s32 	%p137, %r65, 0;
	not.pred 	%p138, %p137;
	@%p138 bra 	$L__BB12_185;
	bra.uni 	$L__BB12_184;

$L__BB12_184:
$L__tmp2307:
	.loc	20 345 13
	ld.u64 	%rd1394, [%SP+2608];
	ld.v4.u32 	{%r527, %r528, %r529, %r530}, [%SP+2640];
	st.v4.u32 	[%rd1394], {%r527, %r528, %r529, %r530};
	.loc	20 346 13
	ld.u64 	%rd1395, [%SP+2616];
	ld.v4.u32 	{%r535, %r536, %r537, %r538}, [%SP+2656];
	st.v4.u32 	[%rd1395], {%r535, %r536, %r537, %r538};
	.loc	20 347 13
	ld.u64 	%rd1396, [%SP+2624];
	ld.v4.u32 	{%r543, %r544, %r545, %r546}, [%SP+2672];
	st.v4.u32 	[%rd1396], {%r543, %r544, %r545, %r546};
	bra.uni 	$L__BB12_186;
$L__tmp2308:

$L__BB12_185:
	.loc	20 352 25
	ld.u64 	%rd1388, [%SP+2608];
	ld.v4.u32 	{%r503, %r504, %r505, %r506}, [%rd1388];
	st.v4.u32 	[%SP+2688], {%r503, %r504, %r505, %r506};
	.loc	20 352 36
	ld.u64 	%rd1389, [%SP+2616];
	ld.v4.u32 	{%r511, %r512, %r513, %r514}, [%rd1389];
	st.v4.u32 	[%SP+2704], {%r511, %r512, %r513, %r514};
	.loc	20 352 47
	ld.u64 	%rd1390, [%SP+2624];
	ld.v4.u32 	{%r519, %r520, %r521, %r522}, [%rd1390];
	st.v4.u32 	[%SP+2720], {%r519, %r520, %r521, %r522};
	.loc	20 353 13
	ld.u64 	%rd1391, [%SP+2608];
	ld.f32 	%f2015, [%SP+2640];
	ld.f32 	%f2016, [%SP+2644];
	ld.f32 	%f2017, [%SP+2648];
	ld.f32 	%f2018, [%SP+2652];
	ld.f32 	%f2019, [%SP+2688];
	ld.f32 	%f2020, [%SP+2692];
	ld.f32 	%f2021, [%SP+2696];
	ld.f32 	%f2022, [%SP+2700];
	ld.f32 	%f2023, [%SP+2704];
	ld.f32 	%f2024, [%SP+2708];
	ld.f32 	%f2025, [%SP+2712];
	ld.f32 	%f2026, [%SP+2716];
	ld.f32 	%f2027, [%SP+2720];
	ld.f32 	%f2028, [%SP+2724];
	ld.f32 	%f2029, [%SP+2728];
	ld.f32 	%f2030, [%SP+2732];
	st.f32 	[%SP+332], %f2018;
	st.f32 	[%SP+328], %f2017;
	st.f32 	[%SP+324], %f2016;
	st.f32 	[%SP+320], %f2015;
	st.f32 	[%SP+348], %f2022;
	st.f32 	[%SP+344], %f2021;
	st.f32 	[%SP+340], %f2020;
	st.f32 	[%SP+336], %f2019;
	st.f32 	[%SP+364], %f2026;
	st.f32 	[%SP+360], %f2025;
	st.f32 	[%SP+356], %f2024;
	st.f32 	[%SP+352], %f2023;
	st.f32 	[%SP+380], %f2030;
	st.f32 	[%SP+376], %f2029;
	st.f32 	[%SP+372], %f2028;
	st.f32 	[%SP+368], %f2027;
	.loc	20 353 18
	bra.uni	$L__tmp2309;
$L__tmp2309:
	.loc	20 73 5
	ld.f32 	%f2031, [%SP+320];
	ld.f32 	%f2032, [%SP+336];
	mul.f32 	%f2033, %f2031, %f2032;
	ld.f32 	%f2034, [%SP+324];
	ld.f32 	%f2035, [%SP+352];
	mul.f32 	%f2036, %f2034, %f2035;
	add.f32 	%f2037, %f2033, %f2036;
	ld.f32 	%f2038, [%SP+328];
	ld.f32 	%f2039, [%SP+368];
	mul.f32 	%f2040, %f2038, %f2039;
	add.f32 	%f2041, %f2037, %f2040;
	st.f32 	[%SP+384], %f2041;
	.loc	20 74 5
	ld.f32 	%f2042, [%SP+320];
	ld.f32 	%f2043, [%SP+340];
	mul.f32 	%f2044, %f2042, %f2043;
	ld.f32 	%f2045, [%SP+324];
	ld.f32 	%f2046, [%SP+356];
	mul.f32 	%f2047, %f2045, %f2046;
	add.f32 	%f2048, %f2044, %f2047;
	ld.f32 	%f2049, [%SP+328];
	ld.f32 	%f2050, [%SP+372];
	mul.f32 	%f2051, %f2049, %f2050;
	add.f32 	%f2052, %f2048, %f2051;
	st.f32 	[%SP+388], %f2052;
	.loc	20 75 5
	ld.f32 	%f2053, [%SP+320];
	ld.f32 	%f2054, [%SP+344];
	mul.f32 	%f2055, %f2053, %f2054;
	ld.f32 	%f2056, [%SP+324];
	ld.f32 	%f2057, [%SP+360];
	mul.f32 	%f2058, %f2056, %f2057;
	add.f32 	%f2059, %f2055, %f2058;
	ld.f32 	%f2060, [%SP+328];
	ld.f32 	%f2061, [%SP+376];
	mul.f32 	%f2062, %f2060, %f2061;
	add.f32 	%f2063, %f2059, %f2062;
	st.f32 	[%SP+392], %f2063;
	.loc	20 76 5
	ld.f32 	%f2064, [%SP+320];
	ld.f32 	%f2065, [%SP+348];
	mul.f32 	%f2066, %f2064, %f2065;
	ld.f32 	%f2067, [%SP+324];
	ld.f32 	%f2068, [%SP+364];
	mul.f32 	%f2069, %f2067, %f2068;
	add.f32 	%f2070, %f2066, %f2069;
	ld.f32 	%f2071, [%SP+328];
	ld.f32 	%f2072, [%SP+380];
	mul.f32 	%f2073, %f2071, %f2072;
	add.f32 	%f2074, %f2070, %f2073;
	ld.f32 	%f2075, [%SP+332];
	add.f32 	%f2076, %f2074, %f2075;
	st.f32 	[%SP+396], %f2076;
	.loc	20 78 5
	ld.f32 	%f2077, [%SP+384];
	ld.f32 	%f2078, [%SP+388];
	ld.f32 	%f2079, [%SP+392];
	ld.f32 	%f2080, [%SP+396];
$L__tmp2310:
	.loc	20 353 18
	st.f32 	[%rd1391+12], %f2080;
	st.f32 	[%rd1391+8], %f2079;
	st.f32 	[%rd1391+4], %f2078;
	st.f32 	[%rd1391], %f2077;
	.loc	20 354 13
	ld.u64 	%rd1392, [%SP+2616];
	ld.f32 	%f2081, [%SP+2656];
	ld.f32 	%f2082, [%SP+2660];
	ld.f32 	%f2083, [%SP+2664];
	ld.f32 	%f2084, [%SP+2668];
	ld.f32 	%f2085, [%SP+2688];
	ld.f32 	%f2086, [%SP+2692];
	ld.f32 	%f2087, [%SP+2696];
	ld.f32 	%f2088, [%SP+2700];
	ld.f32 	%f2089, [%SP+2704];
	ld.f32 	%f2090, [%SP+2708];
	ld.f32 	%f2091, [%SP+2712];
	ld.f32 	%f2092, [%SP+2716];
	ld.f32 	%f2093, [%SP+2720];
	ld.f32 	%f2094, [%SP+2724];
	ld.f32 	%f2095, [%SP+2728];
	ld.f32 	%f2096, [%SP+2732];
	st.f32 	[%SP+252], %f2084;
	st.f32 	[%SP+248], %f2083;
	st.f32 	[%SP+244], %f2082;
	st.f32 	[%SP+240], %f2081;
	st.f32 	[%SP+268], %f2088;
	st.f32 	[%SP+264], %f2087;
	st.f32 	[%SP+260], %f2086;
	st.f32 	[%SP+256], %f2085;
	st.f32 	[%SP+284], %f2092;
	st.f32 	[%SP+280], %f2091;
	st.f32 	[%SP+276], %f2090;
	st.f32 	[%SP+272], %f2089;
	st.f32 	[%SP+300], %f2096;
	st.f32 	[%SP+296], %f2095;
	st.f32 	[%SP+292], %f2094;
	st.f32 	[%SP+288], %f2093;
	.loc	20 354 18
	bra.uni	$L__tmp2311;
$L__tmp2311:
	.loc	20 73 5
	ld.f32 	%f2097, [%SP+240];
	ld.f32 	%f2098, [%SP+256];
	mul.f32 	%f2099, %f2097, %f2098;
	ld.f32 	%f2100, [%SP+244];
	ld.f32 	%f2101, [%SP+272];
	mul.f32 	%f2102, %f2100, %f2101;
	add.f32 	%f2103, %f2099, %f2102;
	ld.f32 	%f2104, [%SP+248];
	ld.f32 	%f2105, [%SP+288];
	mul.f32 	%f2106, %f2104, %f2105;
	add.f32 	%f2107, %f2103, %f2106;
	st.f32 	[%SP+304], %f2107;
	.loc	20 74 5
	ld.f32 	%f2108, [%SP+240];
	ld.f32 	%f2109, [%SP+260];
	mul.f32 	%f2110, %f2108, %f2109;
	ld.f32 	%f2111, [%SP+244];
	ld.f32 	%f2112, [%SP+276];
	mul.f32 	%f2113, %f2111, %f2112;
	add.f32 	%f2114, %f2110, %f2113;
	ld.f32 	%f2115, [%SP+248];
	ld.f32 	%f2116, [%SP+292];
	mul.f32 	%f2117, %f2115, %f2116;
	add.f32 	%f2118, %f2114, %f2117;
	st.f32 	[%SP+308], %f2118;
	.loc	20 75 5
	ld.f32 	%f2119, [%SP+240];
	ld.f32 	%f2120, [%SP+264];
	mul.f32 	%f2121, %f2119, %f2120;
	ld.f32 	%f2122, [%SP+244];
	ld.f32 	%f2123, [%SP+280];
	mul.f32 	%f2124, %f2122, %f2123;
	add.f32 	%f2125, %f2121, %f2124;
	ld.f32 	%f2126, [%SP+248];
	ld.f32 	%f2127, [%SP+296];
	mul.f32 	%f2128, %f2126, %f2127;
	add.f32 	%f2129, %f2125, %f2128;
	st.f32 	[%SP+312], %f2129;
	.loc	20 76 5
	ld.f32 	%f2130, [%SP+240];
	ld.f32 	%f2131, [%SP+268];
	mul.f32 	%f2132, %f2130, %f2131;
	ld.f32 	%f2133, [%SP+244];
	ld.f32 	%f2134, [%SP+284];
	mul.f32 	%f2135, %f2133, %f2134;
	add.f32 	%f2136, %f2132, %f2135;
	ld.f32 	%f2137, [%SP+248];
	ld.f32 	%f2138, [%SP+300];
	mul.f32 	%f2139, %f2137, %f2138;
	add.f32 	%f2140, %f2136, %f2139;
	ld.f32 	%f2141, [%SP+252];
	add.f32 	%f2142, %f2140, %f2141;
	st.f32 	[%SP+316], %f2142;
	.loc	20 78 5
	ld.f32 	%f2143, [%SP+304];
	ld.f32 	%f2144, [%SP+308];
	ld.f32 	%f2145, [%SP+312];
	ld.f32 	%f2146, [%SP+316];
$L__tmp2312:
	.loc	20 354 18
	st.f32 	[%rd1392+12], %f2146;
	st.f32 	[%rd1392+8], %f2145;
	st.f32 	[%rd1392+4], %f2144;
	st.f32 	[%rd1392], %f2143;
	.loc	20 355 13
	ld.u64 	%rd1393, [%SP+2624];
	ld.f32 	%f2147, [%SP+2672];
	ld.f32 	%f2148, [%SP+2676];
	ld.f32 	%f2149, [%SP+2680];
	ld.f32 	%f2150, [%SP+2684];
	ld.f32 	%f2151, [%SP+2688];
	ld.f32 	%f2152, [%SP+2692];
	ld.f32 	%f2153, [%SP+2696];
	ld.f32 	%f2154, [%SP+2700];
	ld.f32 	%f2155, [%SP+2704];
	ld.f32 	%f2156, [%SP+2708];
	ld.f32 	%f2157, [%SP+2712];
	ld.f32 	%f2158, [%SP+2716];
	ld.f32 	%f2159, [%SP+2720];
	ld.f32 	%f2160, [%SP+2724];
	ld.f32 	%f2161, [%SP+2728];
	ld.f32 	%f2162, [%SP+2732];
	st.f32 	[%SP+172], %f2150;
	st.f32 	[%SP+168], %f2149;
	st.f32 	[%SP+164], %f2148;
	st.f32 	[%SP+160], %f2147;
	st.f32 	[%SP+188], %f2154;
	st.f32 	[%SP+184], %f2153;
	st.f32 	[%SP+180], %f2152;
	st.f32 	[%SP+176], %f2151;
	st.f32 	[%SP+204], %f2158;
	st.f32 	[%SP+200], %f2157;
	st.f32 	[%SP+196], %f2156;
	st.f32 	[%SP+192], %f2155;
	st.f32 	[%SP+220], %f2162;
	st.f32 	[%SP+216], %f2161;
	st.f32 	[%SP+212], %f2160;
	st.f32 	[%SP+208], %f2159;
	.loc	20 355 18
	bra.uni	$L__tmp2313;
$L__tmp2313:
	.loc	20 73 5
	ld.f32 	%f2163, [%SP+160];
	ld.f32 	%f2164, [%SP+176];
	mul.f32 	%f2165, %f2163, %f2164;
	ld.f32 	%f2166, [%SP+164];
	ld.f32 	%f2167, [%SP+192];
	mul.f32 	%f2168, %f2166, %f2167;
	add.f32 	%f2169, %f2165, %f2168;
	ld.f32 	%f2170, [%SP+168];
	ld.f32 	%f2171, [%SP+208];
	mul.f32 	%f2172, %f2170, %f2171;
	add.f32 	%f2173, %f2169, %f2172;
	st.f32 	[%SP+224], %f2173;
	.loc	20 74 5
	ld.f32 	%f2174, [%SP+160];
	ld.f32 	%f2175, [%SP+180];
	mul.f32 	%f2176, %f2174, %f2175;
	ld.f32 	%f2177, [%SP+164];
	ld.f32 	%f2178, [%SP+196];
	mul.f32 	%f2179, %f2177, %f2178;
	add.f32 	%f2180, %f2176, %f2179;
	ld.f32 	%f2181, [%SP+168];
	ld.f32 	%f2182, [%SP+212];
	mul.f32 	%f2183, %f2181, %f2182;
	add.f32 	%f2184, %f2180, %f2183;
	st.f32 	[%SP+228], %f2184;
	.loc	20 75 5
	ld.f32 	%f2185, [%SP+160];
	ld.f32 	%f2186, [%SP+184];
	mul.f32 	%f2187, %f2185, %f2186;
	ld.f32 	%f2188, [%SP+164];
	ld.f32 	%f2189, [%SP+200];
	mul.f32 	%f2190, %f2188, %f2189;
	add.f32 	%f2191, %f2187, %f2190;
	ld.f32 	%f2192, [%SP+168];
	ld.f32 	%f2193, [%SP+216];
	mul.f32 	%f2194, %f2192, %f2193;
	add.f32 	%f2195, %f2191, %f2194;
	st.f32 	[%SP+232], %f2195;
	.loc	20 76 5
	ld.f32 	%f2196, [%SP+160];
	ld.f32 	%f2197, [%SP+188];
	mul.f32 	%f2198, %f2196, %f2197;
	ld.f32 	%f2199, [%SP+164];
	ld.f32 	%f2200, [%SP+204];
	mul.f32 	%f2201, %f2199, %f2200;
	add.f32 	%f2202, %f2198, %f2201;
	ld.f32 	%f2203, [%SP+168];
	ld.f32 	%f2204, [%SP+220];
	mul.f32 	%f2205, %f2203, %f2204;
	add.f32 	%f2206, %f2202, %f2205;
	ld.f32 	%f2207, [%SP+172];
	add.f32 	%f2208, %f2206, %f2207;
	st.f32 	[%SP+236], %f2208;
	.loc	20 78 5
	ld.f32 	%f2209, [%SP+224];
	ld.f32 	%f2210, [%SP+228];
	ld.f32 	%f2211, [%SP+232];
	ld.f32 	%f2212, [%SP+236];
$L__tmp2314:
	.loc	20 355 18
	st.f32 	[%rd1393+12], %f2212;
	st.f32 	[%rd1393+8], %f2211;
	st.f32 	[%rd1393+4], %f2210;
	st.f32 	[%rd1393], %f2209;
	bra.uni 	$L__BB12_186;
$L__tmp2315:

$L__BB12_186:
	.loc	20 336 40
	add.s32 	%r124, %r65, 1;
$L__tmp2316:
	mov.u32 	%r632, %r124;
$L__tmp2317:
	bra.uni 	$L__BB12_97;
$L__tmp2318:

$L__BB12_187:
	.loc	20 0 40
	add.u64 	%rd783, %SP, 2752;
	mov.b64 	%rd784, %rd783;
	st.u64 	[%SP+112], %rd784;
	add.u64 	%rd785, %SP, 2768;
	mov.b64 	%rd786, %rd785;
	st.u64 	[%SP+120], %rd786;
	add.u64 	%rd787, %SP, 2784;
	mov.b64 	%rd788, %rd787;
	st.u64 	[%SP+128], %rd788;
	add.u64 	%rd789, %SP, 2736;
	mov.b64 	%rd790, %rd789;
	st.u64 	[%SP+136], %rd790;
	.loc	17 833 12
	bra.uni	$L__tmp2319;
$L__tmp2319:
	.loc	20 405 5
	ld.u64 	%rd791, [%SP+112];
	ld.f32 	%f1141, [%rd791];
	ld.u64 	%rd792, [%SP+136];
	ld.f32 	%f1142, [%rd792];
	mul.f32 	%f1143, %f1141, %f1142;
	ld.u64 	%rd793, [%SP+112];
	ld.f32 	%f1144, [%rd793+4];
	ld.u64 	%rd794, [%SP+136];
	ld.f32 	%f1145, [%rd794+4];
	mul.f32 	%f1146, %f1144, %f1145;
	add.f32 	%f1147, %f1143, %f1146;
	ld.u64 	%rd795, [%SP+112];
	ld.f32 	%f1148, [%rd795+8];
	ld.u64 	%rd796, [%SP+136];
	ld.f32 	%f1149, [%rd796+8];
	mul.f32 	%f1150, %f1148, %f1149;
	add.f32 	%f1151, %f1147, %f1150;
	st.f32 	[%SP+144], %f1151;
	.loc	20 406 5
	ld.u64 	%rd797, [%SP+120];
	ld.f32 	%f1152, [%rd797];
	ld.u64 	%rd798, [%SP+136];
	ld.f32 	%f1153, [%rd798];
	mul.f32 	%f1154, %f1152, %f1153;
	ld.u64 	%rd799, [%SP+120];
	ld.f32 	%f1155, [%rd799+4];
	ld.u64 	%rd800, [%SP+136];
	ld.f32 	%f1156, [%rd800+4];
	mul.f32 	%f1157, %f1155, %f1156;
	add.f32 	%f1158, %f1154, %f1157;
	ld.u64 	%rd801, [%SP+120];
	ld.f32 	%f1159, [%rd801+8];
	ld.u64 	%rd802, [%SP+136];
	ld.f32 	%f1160, [%rd802+8];
	mul.f32 	%f1161, %f1159, %f1160;
	add.f32 	%f1162, %f1158, %f1161;
	st.f32 	[%SP+148], %f1162;
	.loc	20 407 5
	ld.u64 	%rd803, [%SP+128];
	ld.f32 	%f1163, [%rd803];
	ld.u64 	%rd804, [%SP+136];
	ld.f32 	%f1164, [%rd804];
	mul.f32 	%f1165, %f1163, %f1164;
	ld.u64 	%rd805, [%SP+128];
	ld.f32 	%f1166, [%rd805+4];
	ld.u64 	%rd806, [%SP+136];
	ld.f32 	%f1167, [%rd806+4];
	mul.f32 	%f1168, %f1166, %f1167;
	add.f32 	%f1169, %f1165, %f1168;
	ld.u64 	%rd807, [%SP+128];
	ld.f32 	%f1170, [%rd807+8];
	ld.u64 	%rd808, [%SP+136];
	ld.f32 	%f1171, [%rd808+8];
	mul.f32 	%f1172, %f1170, %f1171;
	add.f32 	%f1173, %f1169, %f1172;
	st.f32 	[%SP+152], %f1173;
	.loc	20 408 5
	ld.f32 	%f31, [%SP+152];
	ld.f32 	%f30, [%SP+148];
	ld.f32 	%f29, [%SP+144];
$L__tmp2320:
	.loc	17 833 5
	mov.f32 	%f2253, %f29;
	mov.f32 	%f2254, %f30;
	mov.f32 	%f2255, %f31;
	bra.uni 	$L__BB12_188;

$L__BB12_188:
	mov.f32 	%f34, %f2255;
	mov.f32 	%f33, %f2254;
	mov.f32 	%f32, %f2253;
$L__tmp2321:
	.loc	10 29 27
	st.f32 	[%SP+5652], %f32;
	st.f32 	[%SP+5656], %f33;
	st.f32 	[%SP+5660], %f34;
	add.u64 	%rd1448, %SP, 5652;
	mov.b64 	%rd1449, %rd1448;
	st.u64 	[%SP+80], %rd1449;
	.loc	10 29 13
	bra.uni	$L__tmp2322;
$L__tmp2322:
	.loc	3 260 5
	ld.u64 	%rd1450, [%SP+80];
	ld.f32 	%f2215, [%rd1450];
	ld.u64 	%rd1451, [%SP+80];
	ld.f32 	%f2216, [%rd1451+4];
	ld.u64 	%rd1452, [%SP+80];
	ld.f32 	%f2217, [%rd1452+8];
	add.u64 	%rd1453, %SP, 96;
	mov.b64 	%rd1454, %rd1453;
	st.u64 	[%SP+72], %rd1454;
	mov.f32 	%f2218, %f2215;
$L__tmp2323:
	.loc	3 0 5
	mov.f32 	%f2219, %f2216;
$L__tmp2324:
	mov.f32 	%f2220, %f2217;
$L__tmp2325:
	.loc	3 260 5
	bra.uni	$L__tmp2326;
$L__tmp2326:
	.loc	3 56 9
	ld.u64 	%rd1455, [%SP+72];
	st.f32 	[%rd1455], %f2218;
	.loc	3 56 20
	ld.u64 	%rd1456, [%SP+72];
	st.f32 	[%rd1456+4], %f2219;
	.loc	3 56 31
	ld.u64 	%rd1457, [%SP+72];
	st.f32 	[%rd1457+8], %f2220;
$L__tmp2327:
	.loc	3 260 5
	ld.f32 	%f2221, [%SP+96];
	ld.f32 	%f2222, [%SP+100];
	ld.f32 	%f2223, [%SP+104];
	ld.f32 	%f2224, [%SP+108];
$L__tmp2328:
	.loc	10 29 13
	st.f32 	[%rd39+12], %f2224;
	st.f32 	[%rd39+8], %f2223;
	st.f32 	[%rd39+4], %f2222;
	st.f32 	[%rd39], %f2221;
	.loc	10 31 18
	bra.uni	$L__tmp2329;
$L__tmp2329:
	.loc	17 586 5
	// begin inline asm
	call (%f2213), _optix_get_ray_tmin, ();
	// end inline asm
$L__tmp2330:
	.loc	17 587 5
	mov.f32 	%f2225, %f2213;
$L__tmp2331:
	.loc	10 31 18
	mov.f32 	%f2226, %f2225;
$L__tmp2332:
	.loc	10 32 16
	bra.uni	$L__tmp2333;
$L__tmp2333:
	.loc	17 593 5
	// begin inline asm
	call (%f2214), _optix_get_ray_tmax, ();
	// end inline asm
$L__tmp2334:
	.loc	17 594 5
	mov.f32 	%f2227, %f2214;
$L__tmp2335:
	.loc	10 32 16
	sub.f32 	%f2228, %f2227, %f2226;
	st.f32 	[%SP+5728], %f2228;
	add.u64 	%rd77, %SP, 5696;
	.loc	10 33 5
	add.s64 	%rd78, %rd77, 16;
	add.u64 	%rd1458, %SP, 5680;
	mov.b64 	%rd1459, %rd1458;
	st.u64 	[%SP+64], %rd1459;
	mov.f32 	%f35, %f2226;
$L__tmp2336:
	.loc	10 33 5
	bra.uni	$L__tmp2337;
$L__tmp2337:
	.loc	3 45 23
	mov.u64 	%rd1460, 0;
	mov.b64 	%rd79, %rd1460;
$L__tmp2338:
	.loc	3 45 9
	mov.u64 	%rd1506, %rd79;
$L__tmp2339:
	bra.uni 	$L__BB12_189;

$L__BB12_189:
	mov.u64 	%rd80, %rd1506;
$L__tmp2340:
	setp.lt.u64 	%p139, %rd80, 3;
	not.pred 	%p140, %p139;
	@%p140 bra 	$L__BB12_191;
	bra.uni 	$L__BB12_190;

$L__BB12_190:
$L__tmp2341:
	.loc	3 46 13
	ld.u64 	%rd1497, [%SP+64];
	shl.b64 	%rd1498, %rd80, 2;
	add.s64 	%rd1499, %rd1497, %rd1498;
	st.f32 	[%rd1499], %f35;
$L__tmp2342:
	.loc	3 45 38
	add.s64 	%rd81, %rd80, 1;
$L__tmp2343:
	mov.u64 	%rd1506, %rd81;
$L__tmp2344:
	bra.uni 	$L__BB12_189;
$L__tmp2345:

$L__BB12_191:
	.loc	3 0 38
	add.u64 	%rd1461, %SP, 5680;
	mov.b64 	%rd1462, %rd1461;
	st.u64 	[%SP+40], %rd1462;
	add.u64 	%rd1463, %SP, 48;
	mov.b64 	%rd1464, %rd1463;
	st.u64 	[%SP+32], %rd1464;
	.loc	10 33 14
	bra.uni	$L__tmp2346;
$L__tmp2346:
	.loc	3 99 23
	mov.u64 	%rd1465, 0;
	mov.b64 	%rd82, %rd1465;
$L__tmp2347:
	.loc	3 99 9
	mov.u64 	%rd1507, %rd82;
$L__tmp2348:
	bra.uni 	$L__BB12_192;

$L__BB12_192:
	mov.u64 	%rd83, %rd1507;
$L__tmp2349:
	setp.lt.u64 	%p141, %rd83, 3;
	not.pred 	%p142, %p141;
	@%p142 bra 	$L__BB12_199;
	bra.uni 	$L__BB12_193;

$L__BB12_193:
$L__tmp2350:
	.loc	3 100 13
	shl.b64 	%rd1480, %rd83, 2;
	add.s64 	%rd1481, %rd78, %rd1480;
	ld.f32 	%f2248, [%rd1481];
$L__tmp2351:
	ld.u64 	%rd1482, [%SP+40];
	shl.b64 	%rd1483, %rd83, 2;
	add.s64 	%rd1484, %rd1482, %rd1483;
	ld.f32 	%f2249, [%rd1484];
	mul.f32 	%f36, %f2248, %f2249;
	add.u64 	%rd1485, %SP, 48;
	mov.b64 	%rd1486, %rd1485;
	st.u64 	[%SP+24], %rd1486;
	mov.b64 	%rd84, %rd83;
$L__tmp2352:
	.loc	3 100 13
	bra.uni	$L__tmp2353;
$L__tmp2353:
	.loc	3 141 8
	setp.lt.u64 	%p148, %rd84, 3;
	not.pred 	%p149, %p148;
	@%p149 bra 	$L__BB12_195;
	bra.uni 	$L__BB12_194;

$L__BB12_194:
	bra.uni 	$L__BB12_196;

$L__BB12_195:
	.loc	3 141 23
	mov.u64 	%rd1487, $str;
	cvta.global.u64 	%rd1488, %rd1487;
	mov.u64 	%rd1489, $str$1;
	cvta.global.u64 	%rd1490, %rd1489;
	mov.u64 	%rd1491, __unnamed_2;
	cvta.global.u64 	%rd1492, %rd1491;
	mov.u32 	%r609, 141;
	{ // callseq 150, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1488;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1490;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r609;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1492;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 150
	bra.uni 	$L__BB12_196;

$L__BB12_196:
	.loc	3 142 9
	ld.u64 	%rd1493, [%SP+24];
	setp.ne.s64 	%p150, %rd1493, 0;
	not.pred 	%p151, %p150;
	not.pred 	%p152, %p151;
	@%p152 bra 	$L__BB12_198;
	bra.uni 	$L__BB12_197;

$L__BB12_197:
	mov.u32 	%r610, 0;
	mov.b32 	%r611, %r610;
	bra.uni 	$L__BB12_198;

$L__BB12_198:
	ld.u64 	%rd1494, [%SP+24];
	shl.b64 	%rd1495, %rd84, 2;
	add.s64 	%rd1496, %rd1494, %rd1495;
$L__tmp2354:
	.loc	3 100 13
	st.f32 	[%rd1496], %f36;
$L__tmp2355:
	.loc	3 99 38
	add.s64 	%rd85, %rd83, 1;
$L__tmp2356:
	mov.u64 	%rd1507, %rd85;
$L__tmp2357:
	bra.uni 	$L__BB12_192;
$L__tmp2358:

$L__BB12_199:
	.loc	3 101 9
	ld.f32 	%f2229, [%SP+48];
	ld.f32 	%f2230, [%SP+52];
	ld.f32 	%f2231, [%SP+56];
	ld.f32 	%f2232, [%SP+60];
$L__tmp2359:
	.loc	10 33 14
	st.f32 	[%SP+5676], %f2232;
	st.f32 	[%SP+5672], %f2231;
	st.f32 	[%SP+5668], %f2230;
	st.f32 	[%SP+5664], %f2229;
	mov.b64 	%rd1466, %rd77;
	st.u64 	[%SP+8], %rd1466;
	add.u64 	%rd1467, %SP, 5664;
	mov.b64 	%rd1468, %rd1467;
	st.u64 	[%SP+16], %rd1468;
	.loc	10 33 5
	bra.uni	$L__tmp2360;
$L__tmp2360:
	.loc	3 79 23
	mov.u64 	%rd1469, 0;
	mov.b64 	%rd86, %rd1469;
$L__tmp2361:
	.loc	3 79 9
	mov.u64 	%rd1508, %rd86;
$L__tmp2362:
	bra.uni 	$L__BB12_200;

$L__BB12_200:
	mov.u64 	%rd87, %rd1508;
$L__tmp2363:
	setp.lt.u64 	%p143, %rd87, 3;
	not.pred 	%p144, %p143;
	@%p144 bra 	$L__BB12_202;
	bra.uni 	$L__BB12_201;

$L__BB12_201:
$L__tmp2364:
	.loc	3 80 13
	ld.u64 	%rd1474, [%SP+16];
	shl.b64 	%rd1475, %rd87, 2;
	add.s64 	%rd1476, %rd1474, %rd1475;
	ld.f32 	%f2245, [%rd1476];
	ld.u64 	%rd1477, [%SP+8];
	shl.b64 	%rd1478, %rd87, 2;
	add.s64 	%rd1479, %rd1477, %rd1478;
	ld.f32 	%f2246, [%rd1479];
	add.f32 	%f2247, %f2246, %f2245;
	st.f32 	[%rd1479], %f2247;
$L__tmp2365:
	.loc	3 79 38
	add.s64 	%rd88, %rd87, 1;
$L__tmp2366:
	mov.u64 	%rd1508, %rd88;
$L__tmp2367:
	bra.uni 	$L__BB12_200;
$L__tmp2368:

$L__BB12_202:
	.loc	3 81 9
	ld.u64 	%rd1470, [%SP+8];
	setp.ne.s64 	%p145, %rd1470, 0;
	not.pred 	%p146, %p145;
	not.pred 	%p147, %p146;
	@%p147 bra 	$L__BB12_204;
	bra.uni 	$L__BB12_203;

$L__BB12_203:
	mov.u32 	%r607, 0;
	mov.b32 	%r608, %r607;
	bra.uni 	$L__BB12_204;

$L__BB12_204:
	ld.u64 	%rd1471, [%SP+8];
	mov.b64 	%rd1472, %rd1471;
	st.u64 	[%SP+0], %rd1472;
	ld.u64 	%rd1473, [%SP+0];
$L__tmp2369:
	.loc	10 35 16
	bra.uni	$L__tmp2370;
$L__tmp2370:
	.loc	17 600 5
	// begin inline asm
	call (%f2233), _optix_get_ray_time, ();
	// end inline asm
$L__tmp2371:
	.loc	17 601 5
	mov.f32 	%f2234, %f2233;
$L__tmp2372:
	.loc	10 35 16
	st.f32 	[%SP+5732], %f2234;
	.loc	10 36 5
	ld.f32 	%f2235, [%SP+5732];
	ld.f32 	%f2236, [%SP+5728];
	ld.f32 	%f2237, [%SP+5724];
	ld.f32 	%f2238, [%SP+5720];
	ld.f32 	%f2239, [%SP+5716];
	ld.f32 	%f2240, [%SP+5712];
	ld.f32 	%f2241, [%SP+5708];
	ld.f32 	%f2242, [%SP+5704];
	ld.f32 	%f2243, [%SP+5700];
	ld.f32 	%f2244, [%SP+5696];
	st.param.f32 	[func_retval0+0], %f2244;
	st.param.f32 	[func_retval0+4], %f2243;
	st.param.f32 	[func_retval0+8], %f2242;
	st.param.f32 	[func_retval0+12], %f2241;
	st.param.f32 	[func_retval0+16], %f2240;
	st.param.f32 	[func_retval0+20], %f2239;
	st.param.f32 	[func_retval0+24], %f2238;
	st.param.f32 	[func_retval0+28], %f2237;
	st.param.f32 	[func_retval0+32], %f2236;
	st.param.f32 	[func_retval0+36], %f2235;
	ld.u8 	%rs31, [%SP+5739];
	ld.u8 	%rs32, [%SP+5738];
	ld.u8 	%rs33, [%SP+5737];
	ld.u8 	%rs34, [%SP+5736];
	st.param.v4.b8 	[func_retval0+40], {%rs34, %rs33, %rs32, %rs31};
	ld.u8 	%rs35, [%SP+5743];
	ld.u8 	%rs36, [%SP+5742];
	ld.u8 	%rs37, [%SP+5741];
	ld.u8 	%rs38, [%SP+5740];
	st.param.v4.b8 	[func_retval0+44], {%rs38, %rs37, %rs36, %rs35};
	ret;
$L__tmp2373:
$L__func_end12:

}
	// .globl	_ZN5optix11Transform4f13transform_rayERKNS_5Ray3fE
.visible .func  (.param .align 16 .b8 func_retval0[48]) _ZN5optix11Transform4f13transform_rayERKNS_5Ray3fE(
	.param .b64 _ZN5optix11Transform4f13transform_rayERKNS_5Ray3fE_param_0,
	.param .b64 _ZN5optix11Transform4f13transform_rayERKNS_5Ray3fE_param_1
)
{
	.local .align 16 .b8 	__local_depot13[448];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<96>;
	.reg .b16 	%rs<9>;
	.reg .f32 	%f<72>;
	.reg .b32 	%r<51>;
	.reg .b64 	%rd<244>;
	.loc	9 167 0
$L__func_begin13:
	.loc	9 167 0


	mov.u64 	%SPL, __local_depot13;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd39, [_ZN5optix11Transform4f13transform_rayERKNS_5Ray3fE_param_0];
	ld.param.u64 	%rd40, [_ZN5optix11Transform4f13transform_rayERKNS_5Ray3fE_param_1];
	mov.b64 	%rd41, %rd39;
	st.u64 	[%SP+328], %rd41;
$L__tmp2374:
	.loc	9 168 22
	bra.uni	$L__tmp2375;
$L__tmp2375:
	.loc	9 145 25
	ld.u64 	%rd2, [%SP+328];
$L__tmp2376:
	.loc	9 0 25
	mov.u64 	%rd42, 3;
	mov.b64 	%rd3, %rd42;
$L__tmp2377:
	.loc	9 145 27
	bra.uni	$L__tmp2378;
$L__tmp2378:
	.loc	9 92 8
	setp.lt.u64 	%p1, %rd3, 4;
	not.pred 	%p2, %p1;
	@%p2 bra 	$L__BB13_2;
	bra.uni 	$L__BB13_1;

$L__BB13_1:
	bra.uni 	$L__BB13_3;

$L__BB13_2:
	.loc	9 92 23
	mov.u64 	%rd43, $str;
	cvta.global.u64 	%rd44, %rd43;
	mov.u64 	%rd45, $str$2;
	cvta.global.u64 	%rd46, %rd45;
	mov.u64 	%rd47, __unnamed_3;
	cvta.global.u64 	%rd48, %rd47;
	mov.u32 	%r1, 92;
	{ // callseq 151, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd44;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd46;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r1;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd48;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 151
	bra.uni 	$L__BB13_3;

$L__BB13_3:
	.loc	9 93 9
	setp.ne.s64 	%p3, %rd2, 0;
	not.pred 	%p4, %p3;
	not.pred 	%p5, %p4;
	@%p5 bra 	$L__BB13_5;
	bra.uni 	$L__BB13_4;

$L__BB13_4:
	mov.u32 	%r2, 0;
	mov.b32 	%r3, %r2;
	bra.uni 	$L__BB13_5;

$L__BB13_5:
	shl.b64 	%rd49, %rd3, 4;
	add.s64 	%rd50, %rd2, %rd49;
$L__tmp2379:
	.loc	9 145 27
	ld.f32 	%f10, [%rd50];
	ld.f32 	%f11, [%rd50+4];
	ld.f32 	%f12, [%rd50+8];
	ld.f32 	%f13, [%rd50+12];
	st.f32 	[%SP+364], %f13;
	st.f32 	[%SP+360], %f12;
	st.f32 	[%SP+356], %f11;
	st.f32 	[%SP+352], %f10;
$L__tmp2380:
	.loc	9 146 23
	mov.u64 	%rd51, 0;
	mov.b64 	%rd4, %rd51;
$L__tmp2381:
	.loc	9 146 9
	mov.u64 	%rd238, %rd4;
$L__tmp2382:
	bra.uni 	$L__BB13_6;

$L__BB13_6:
	mov.u64 	%rd5, %rd238;
$L__tmp2383:
	setp.lt.u64 	%p6, %rd5, 3;
	not.pred 	%p7, %p6;
	@%p7 bra 	$L__BB13_31;
	bra.uni 	$L__BB13_7;

$L__BB13_7:
	.loc	9 0 9
	mov.b64 	%rd187, %rd40;
	st.u64 	[%SP+320], %rd187;
	mov.b64 	%rd6, %rd5;
$L__tmp2384:
	.loc	9 147 27
	bra.uni	$L__tmp2385;
$L__tmp2385:
	.loc	3 136 8
	setp.lt.u64 	%p74, %rd6, 3;
	not.pred 	%p75, %p74;
	@%p75 bra 	$L__BB13_9;
	bra.uni 	$L__BB13_8;

$L__BB13_8:
	bra.uni 	$L__BB13_10;

$L__BB13_9:
	.loc	3 136 23
	mov.u64 	%rd188, $str;
	cvta.global.u64 	%rd189, %rd188;
	mov.u64 	%rd190, $str$1;
	cvta.global.u64 	%rd191, %rd190;
	mov.u64 	%rd192, __unnamed_1;
	cvta.global.u64 	%rd193, %rd192;
	mov.u32 	%r39, 136;
	{ // callseq 158, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd189;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd191;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r39;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd193;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 158
	bra.uni 	$L__BB13_10;

$L__BB13_10:
	.loc	3 137 9
	ld.u64 	%rd194, [%SP+320];
	setp.ne.s64 	%p76, %rd194, 0;
	not.pred 	%p77, %p76;
	not.pred 	%p78, %p77;
	@%p78 bra 	$L__BB13_12;
	bra.uni 	$L__BB13_11;

$L__BB13_11:
	mov.u32 	%r40, 0;
	mov.b32 	%r41, %r40;
	bra.uni 	$L__BB13_12;

$L__BB13_12:
	ld.u64 	%rd195, [%SP+320];
	shl.b64 	%rd196, %rd6, 2;
	add.s64 	%rd7, %rd195, %rd196;
$L__tmp2386:
	.loc	9 147 27
	ld.u64 	%rd8, [%SP+328];
$L__tmp2387:
	.loc	9 0 27
	mov.b64 	%rd9, %rd5;
$L__tmp2388:
	.loc	9 147 33
	bra.uni	$L__tmp2389;
$L__tmp2389:
	.loc	9 92 8
	setp.lt.u64 	%p79, %rd9, 4;
	not.pred 	%p80, %p79;
	@%p80 bra 	$L__BB13_14;
	bra.uni 	$L__BB13_13;

$L__BB13_13:
	bra.uni 	$L__BB13_15;

$L__BB13_14:
	.loc	9 92 23
	mov.u64 	%rd197, $str;
	cvta.global.u64 	%rd198, %rd197;
	mov.u64 	%rd199, $str$2;
	cvta.global.u64 	%rd200, %rd199;
	mov.u64 	%rd201, __unnamed_3;
	cvta.global.u64 	%rd202, %rd201;
	mov.u32 	%r42, 92;
	{ // callseq 159, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd198;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd200;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r42;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd202;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 159
	bra.uni 	$L__BB13_15;

$L__BB13_15:
	.loc	9 93 9
	setp.ne.s64 	%p81, %rd8, 0;
	not.pred 	%p82, %p81;
	not.pred 	%p83, %p82;
	@%p83 bra 	$L__BB13_17;
	bra.uni 	$L__BB13_16;

$L__BB13_16:
	mov.u32 	%r43, 0;
	mov.b32 	%r44, %r43;
	bra.uni 	$L__BB13_17;

$L__BB13_17:
	shl.b64 	%rd203, %rd9, 4;
	add.s64 	%rd204, %rd8, %rd203;
	mov.b64 	%rd10, %rd7;
$L__tmp2390:
	.loc	9 0 9
	mov.b64 	%rd205, %rd204;
	st.u64 	[%SP+280], %rd205;
	add.u64 	%rd206, %SP, 352;
	mov.b64 	%rd207, %rd206;
	st.u64 	[%SP+288], %rd207;
	add.u64 	%rd208, %SP, 304;
	mov.b64 	%rd209, %rd208;
	st.u64 	[%SP+272], %rd209;
$L__tmp2391:
	.loc	9 147 22
	bra.uni	$L__tmp2392;
$L__tmp2392:
	.loc	3 230 19
	mov.u64 	%rd210, 0;
	mov.b64 	%rd11, %rd210;
$L__tmp2393:
	.loc	3 230 5
	mov.u64 	%rd239, %rd11;
$L__tmp2394:
	bra.uni 	$L__BB13_18;

$L__BB13_18:
	mov.u64 	%rd12, %rd239;
$L__tmp2395:
	setp.lt.u64 	%p84, %rd12, 4;
	not.pred 	%p85, %p84;
	@%p85 bra 	$L__BB13_30;
	bra.uni 	$L__BB13_19;

$L__BB13_19:
$L__tmp2396:
	.loc	3 231 9
	ld.f32 	%f1, [%rd10];
	ld.u64 	%rd211, [%SP+280];
	mov.b64 	%rd212, %rd211;
	st.u64 	[%SP+264], %rd212;
	mov.b64 	%rd13, %rd12;
$L__tmp2397:
	.loc	3 231 36
	bra.uni	$L__tmp2398;
$L__tmp2398:
	.loc	3 136 8
	setp.lt.u64 	%p86, %rd13, 4;
	not.pred 	%p87, %p86;
	@%p87 bra 	$L__BB13_21;
	bra.uni 	$L__BB13_20;

$L__BB13_20:
	bra.uni 	$L__BB13_22;

$L__BB13_21:
	.loc	3 136 23
	mov.u64 	%rd213, $str;
	cvta.global.u64 	%rd214, %rd213;
	mov.u64 	%rd215, $str$1;
	cvta.global.u64 	%rd216, %rd215;
	mov.u64 	%rd217, __unnamed_4;
	cvta.global.u64 	%rd218, %rd217;
	mov.u32 	%r45, 136;
	{ // callseq 160, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd214;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd216;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r45;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd218;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 160
	bra.uni 	$L__BB13_22;

$L__BB13_22:
	.loc	3 137 9
	ld.u64 	%rd219, [%SP+264];
	setp.ne.s64 	%p88, %rd219, 0;
	not.pred 	%p89, %p88;
	not.pred 	%p90, %p89;
	@%p90 bra 	$L__BB13_24;
	bra.uni 	$L__BB13_23;

$L__BB13_23:
	mov.u32 	%r46, 0;
	mov.b32 	%r47, %r46;
	bra.uni 	$L__BB13_24;

$L__BB13_24:
	ld.u64 	%rd220, [%SP+264];
	shl.b64 	%rd221, %rd13, 2;
	add.s64 	%rd222, %rd220, %rd221;
$L__tmp2399:
	.loc	3 231 36
	ld.f32 	%f2, [%rd222];
	ld.u64 	%rd223, [%SP+288];
	mov.b64 	%rd224, %rd223;
	st.u64 	[%SP+256], %rd224;
	mov.b64 	%rd14, %rd12;
$L__tmp2400:
	.loc	3 231 42
	bra.uni	$L__tmp2401;
$L__tmp2401:
	.loc	3 136 8
	setp.lt.u64 	%p91, %rd14, 4;
	not.pred 	%p92, %p91;
	@%p92 bra 	$L__BB13_26;
	bra.uni 	$L__BB13_25;

$L__BB13_25:
	bra.uni 	$L__BB13_27;

$L__BB13_26:
	.loc	3 136 23
	mov.u64 	%rd225, $str;
	cvta.global.u64 	%rd226, %rd225;
	mov.u64 	%rd227, $str$1;
	cvta.global.u64 	%rd228, %rd227;
	mov.u64 	%rd229, __unnamed_4;
	cvta.global.u64 	%rd230, %rd229;
	mov.u32 	%r48, 136;
	{ // callseq 161, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd226;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd228;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r48;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd230;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 161
	bra.uni 	$L__BB13_27;

$L__BB13_27:
	.loc	3 137 9
	ld.u64 	%rd231, [%SP+256];
	setp.ne.s64 	%p93, %rd231, 0;
	not.pred 	%p94, %p93;
	not.pred 	%p95, %p94;
	@%p95 bra 	$L__BB13_29;
	bra.uni 	$L__BB13_28;

$L__BB13_28:
	mov.u32 	%r49, 0;
	mov.b32 	%r50, %r49;
	bra.uni 	$L__BB13_29;

$L__BB13_29:
	ld.u64 	%rd232, [%SP+256];
	shl.b64 	%rd233, %rd14, 2;
	add.s64 	%rd234, %rd232, %rd233;
$L__tmp2402:
	.loc	3 231 42
	ld.f32 	%f70, [%rd234];
	.loc	3 231 23
	{ // callseq 162, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f2;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f70;
	.param .b32 retval0;
	call.uni (retval0), 
	__fmaf_rn, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32 	%f71, [retval0+0];
	} // callseq 162
	shl.b64 	%rd235, %rd12, 2;
	add.u64 	%rd236, %SP, 304;
	add.s64 	%rd237, %rd236, %rd235;
	st.f32 	[%rd237], %f71;
$L__tmp2403:
	.loc	3 230 34
	add.s64 	%rd15, %rd12, 1;
$L__tmp2404:
	mov.u64 	%rd239, %rd15;
$L__tmp2405:
	bra.uni 	$L__BB13_18;
$L__tmp2406:

$L__BB13_30:
	.loc	3 232 5
	ld.f32 	%f66, [%SP+304];
	ld.f32 	%f67, [%SP+308];
	ld.f32 	%f68, [%SP+312];
	ld.f32 	%f69, [%SP+316];
$L__tmp2407:
	.loc	9 147 22
	st.f32 	[%SP+364], %f69;
	st.f32 	[%SP+360], %f68;
	st.f32 	[%SP+356], %f67;
	st.f32 	[%SP+352], %f66;
$L__tmp2408:
	.loc	9 146 35
	add.s64 	%rd16, %rd5, 1;
$L__tmp2409:
	mov.u64 	%rd238, %rd16;
$L__tmp2410:
	bra.uni 	$L__BB13_6;
$L__tmp2411:

$L__BB13_31:
	.loc	9 0 35
	add.u64 	%rd52, %SP, 352;
	mov.b64 	%rd53, %rd52;
	st.u64 	[%SP+248], %rd53;
	.loc	9 148 25
	bra.uni	$L__tmp2412;
$L__tmp2412:
	.loc	3 148 84
	ld.u64 	%rd54, [%SP+248];
	setp.ne.s64 	%p8, %rd54, 0;
	not.pred 	%p9, %p8;
	not.pred 	%p10, %p9;
	@%p10 bra 	$L__BB13_33;
	bra.uni 	$L__BB13_32;

$L__BB13_32:
	mov.u32 	%r4, 0;
	mov.b32 	%r5, %r4;
	bra.uni 	$L__BB13_33;

$L__BB13_33:
	ld.u64 	%rd55, [%SP+248];
$L__tmp2413:
	.loc	9 148 25
	ld.f32 	%f3, [%rd55];
	add.u64 	%rd56, %SP, 352;
	mov.b64 	%rd57, %rd56;
	st.u64 	[%SP+240], %rd57;
	.loc	9 148 37
	bra.uni	$L__tmp2414;
$L__tmp2414:
	.loc	3 153 84
	ld.u64 	%rd58, [%SP+240];
	setp.ne.s64 	%p11, %rd58, 0;
	not.pred 	%p12, %p11;
	not.pred 	%p13, %p12;
	@%p13 bra 	$L__BB13_35;
	bra.uni 	$L__BB13_34;

$L__BB13_34:
	mov.u32 	%r6, 0;
	mov.b32 	%r7, %r6;
	bra.uni 	$L__BB13_35;

$L__BB13_35:
	ld.u64 	%rd59, [%SP+240];
$L__tmp2415:
	.loc	9 148 37
	ld.f32 	%f4, [%rd59+4];
	add.u64 	%rd60, %SP, 352;
	mov.b64 	%rd61, %rd60;
	st.u64 	[%SP+232], %rd61;
	.loc	9 148 49
	bra.uni	$L__tmp2416;
$L__tmp2416:
	.loc	3 158 84
	ld.u64 	%rd62, [%SP+232];
	setp.ne.s64 	%p14, %rd62, 0;
	not.pred 	%p15, %p14;
	not.pred 	%p16, %p15;
	@%p16 bra 	$L__BB13_37;
	bra.uni 	$L__BB13_36;

$L__BB13_36:
	mov.u32 	%r8, 0;
	mov.b32 	%r9, %r8;
	bra.uni 	$L__BB13_37;

$L__BB13_37:
	ld.u64 	%rd63, [%SP+232];
$L__tmp2417:
	.loc	9 148 49
	ld.f32 	%f14, [%rd63+8];
	add.u64 	%rd64, %SP, 336;
	mov.b64 	%rd65, %rd64;
	st.u64 	[%SP+224], %rd65;
	mov.f32 	%f15, %f3;
$L__tmp2418:
	.loc	9 0 49
	mov.f32 	%f16, %f4;
$L__tmp2419:
	mov.f32 	%f17, %f14;
$L__tmp2420:
	.loc	9 148 49
	bra.uni	$L__tmp2421;
$L__tmp2421:
	.loc	3 56 9
	ld.u64 	%rd66, [%SP+224];
	st.f32 	[%rd66], %f15;
	.loc	3 56 20
	ld.u64 	%rd67, [%SP+224];
	st.f32 	[%rd67+4], %f16;
	.loc	3 56 31
	ld.u64 	%rd68, [%SP+224];
	st.f32 	[%rd68+8], %f17;
$L__tmp2422:
	.loc	9 148 9
	ld.u64 	%rd69, [%SP+328];
	setp.ne.s64 	%p17, %rd69, 0;
	not.pred 	%p18, %p17;
	not.pred 	%p19, %p18;
	@%p19 bra 	$L__BB13_39;
	bra.uni 	$L__BB13_38;

$L__BB13_38:
	mov.u32 	%r10, 0;
	mov.b32 	%r11, %r10;
	bra.uni 	$L__BB13_39;

$L__BB13_39:
	ld.f32 	%f18, [%SP+336];
	ld.f32 	%f19, [%SP+340];
	ld.f32 	%f20, [%SP+344];
	ld.f32 	%f21, [%SP+348];
$L__tmp2423:
	.loc	9 168 22
	st.f32 	[%SP+428], %f21;
	st.f32 	[%SP+424], %f20;
	st.f32 	[%SP+420], %f19;
	st.f32 	[%SP+416], %f18;
	add.s64 	%rd17, %rd40, 16;
$L__tmp2424:
	.loc	9 0 22
	mov.b64 	%rd70, %rd39;
	st.u64 	[%SP+168], %rd70;
	.loc	9 168 46
	bra.uni	$L__tmp2425;
$L__tmp2425:
	.loc	9 160 25
	ld.u64 	%rd18, [%SP+168];
$L__tmp2426:
	.loc	9 0 25
	mov.u64 	%rd71, 0;
	mov.b64 	%rd19, %rd71;
$L__tmp2427:
	.loc	9 160 27
	bra.uni	$L__tmp2428;
$L__tmp2428:
	.loc	9 92 8
	setp.lt.u64 	%p20, %rd19, 4;
	not.pred 	%p21, %p20;
	@%p21 bra 	$L__BB13_41;
	bra.uni 	$L__BB13_40;

$L__BB13_40:
	bra.uni 	$L__BB13_42;

$L__BB13_41:
	.loc	9 92 23
	mov.u64 	%rd72, $str;
	cvta.global.u64 	%rd73, %rd72;
	mov.u64 	%rd74, $str$2;
	cvta.global.u64 	%rd75, %rd74;
	mov.u64 	%rd76, __unnamed_3;
	cvta.global.u64 	%rd77, %rd76;
	mov.u32 	%r12, 92;
	{ // callseq 152, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd73;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd75;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r12;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd77;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 152
	bra.uni 	$L__BB13_42;

$L__BB13_42:
	.loc	9 93 9
	setp.ne.s64 	%p22, %rd18, 0;
	not.pred 	%p23, %p22;
	not.pred 	%p24, %p23;
	@%p24 bra 	$L__BB13_44;
	bra.uni 	$L__BB13_43;

$L__BB13_43:
	mov.u32 	%r13, 0;
	mov.b32 	%r14, %r13;
	bra.uni 	$L__BB13_44;

$L__BB13_44:
	shl.b64 	%rd78, %rd19, 4;
	add.s64 	%rd79, %rd18, %rd78;
$L__tmp2429:
	.loc	9 160 27
	ld.f32 	%f22, [%rd79];
	ld.f32 	%f23, [%rd79+4];
	ld.f32 	%f24, [%rd79+8];
	ld.f32 	%f25, [%rd79+12];
	st.f32 	[%SP+220], %f25;
	st.f32 	[%SP+216], %f24;
	st.f32 	[%SP+212], %f23;
	st.f32 	[%SP+208], %f22;
	mov.b64 	%rd80, %rd17;
	st.u64 	[%SP+160], %rd80;
	.loc	9 161 19
	bra.uni	$L__tmp2430;
$L__tmp2430:
	.loc	3 146 96
	ld.u64 	%rd81, [%SP+160];
	setp.ne.s64 	%p25, %rd81, 0;
	not.pred 	%p26, %p25;
	not.pred 	%p27, %p26;
	@%p27 bra 	$L__BB13_46;
	bra.uni 	$L__BB13_45;

$L__BB13_45:
	mov.u32 	%r15, 0;
	mov.b32 	%r16, %r15;
	bra.uni 	$L__BB13_46;

$L__BB13_46:
	ld.u64 	%rd82, [%SP+160];
$L__tmp2431:
	.loc	9 161 19
	ld.f32 	%f26, [%rd82];
	add.u64 	%rd83, %SP, 176;
	mov.b64 	%rd84, %rd83;
	st.u64 	[%SP+56], %rd84;
	mov.f32 	%f5, %f26;
$L__tmp2432:
	.loc	9 161 19
	bra.uni	$L__tmp2433;
$L__tmp2433:
	.loc	3 45 23
	mov.u64 	%rd85, 0;
	mov.b64 	%rd20, %rd85;
$L__tmp2434:
	.loc	3 45 9
	mov.u64 	%rd240, %rd20;
$L__tmp2435:
	bra.uni 	$L__BB13_47;

$L__BB13_47:
	mov.u64 	%rd21, %rd240;
$L__tmp2436:
	setp.lt.u64 	%p28, %rd21, 4;
	not.pred 	%p29, %p28;
	@%p29 bra 	$L__BB13_49;
	bra.uni 	$L__BB13_48;

$L__BB13_48:
$L__tmp2437:
	.loc	3 46 13
	ld.u64 	%rd184, [%SP+56];
	shl.b64 	%rd185, %rd21, 2;
	add.s64 	%rd186, %rd184, %rd185;
	st.f32 	[%rd186], %f5;
$L__tmp2438:
	.loc	3 45 38
	add.s64 	%rd22, %rd21, 1;
$L__tmp2439:
	mov.u64 	%rd240, %rd22;
$L__tmp2440:
	bra.uni 	$L__BB13_47;
$L__tmp2441:

$L__BB13_49:
	.loc	3 0 38
	add.u64 	%rd86, %SP, 208;
	mov.b64 	%rd87, %rd86;
	st.u64 	[%SP+40], %rd87;
	add.u64 	%rd88, %SP, 176;
	mov.b64 	%rd89, %rd88;
	st.u64 	[%SP+48], %rd89;
	.loc	9 161 9
	bra.uni	$L__tmp2442;
$L__tmp2442:
	.loc	3 105 23
	mov.u64 	%rd90, 0;
	mov.b64 	%rd23, %rd90;
$L__tmp2443:
	.loc	3 105 9
	mov.u64 	%rd241, %rd23;
$L__tmp2444:
	bra.uni 	$L__BB13_50;

$L__BB13_50:
	mov.u64 	%rd24, %rd241;
$L__tmp2445:
	setp.lt.u64 	%p30, %rd24, 4;
	not.pred 	%p31, %p30;
	@%p31 bra 	$L__BB13_52;
	bra.uni 	$L__BB13_51;

$L__BB13_51:
$L__tmp2446:
	.loc	3 106 13
	ld.u64 	%rd178, [%SP+48];
	shl.b64 	%rd179, %rd24, 2;
	add.s64 	%rd180, %rd178, %rd179;
	ld.f32 	%f63, [%rd180];
	ld.u64 	%rd181, [%SP+40];
	shl.b64 	%rd182, %rd24, 2;
	add.s64 	%rd183, %rd181, %rd182;
	ld.f32 	%f64, [%rd183];
	mul.f32 	%f65, %f64, %f63;
	st.f32 	[%rd183], %f65;
$L__tmp2447:
	.loc	3 105 38
	add.s64 	%rd25, %rd24, 1;
$L__tmp2448:
	mov.u64 	%rd241, %rd25;
$L__tmp2449:
	bra.uni 	$L__BB13_50;
$L__tmp2450:

$L__BB13_52:
	.loc	3 107 9
	ld.u64 	%rd91, [%SP+40];
	setp.ne.s64 	%p32, %rd91, 0;
	not.pred 	%p33, %p32;
	not.pred 	%p34, %p33;
	@%p34 bra 	$L__BB13_54;
	bra.uni 	$L__BB13_53;

$L__BB13_53:
	mov.u32 	%r17, 0;
	mov.b32 	%r18, %r17;
	bra.uni 	$L__BB13_54;

$L__BB13_54:
	ld.u64 	%rd92, [%SP+40];
	mov.b64 	%rd93, %rd92;
	st.u64 	[%SP+32], %rd93;
	ld.u64 	%rd94, [%SP+32];
$L__tmp2451:
	.loc	9 162 23
	mov.u64 	%rd95, 1;
	mov.b64 	%rd26, %rd95;
$L__tmp2452:
	.loc	9 162 9
	mov.u64 	%rd242, %rd26;
$L__tmp2453:
	bra.uni 	$L__BB13_55;

$L__BB13_55:
	mov.u64 	%rd27, %rd242;
$L__tmp2454:
	setp.lt.u64 	%p35, %rd27, 3;
	not.pred 	%p36, %p35;
	@%p36 bra 	$L__BB13_80;
	bra.uni 	$L__BB13_56;

$L__BB13_56:
	.loc	9 0 9
	mov.b64 	%rd127, %rd17;
	st.u64 	[%SP+24], %rd127;
	mov.b64 	%rd28, %rd27;
$L__tmp2455:
	.loc	9 163 27
	bra.uni	$L__tmp2456;
$L__tmp2456:
	.loc	3 136 8
	setp.lt.u64 	%p52, %rd28, 3;
	not.pred 	%p53, %p52;
	@%p53 bra 	$L__BB13_58;
	bra.uni 	$L__BB13_57;

$L__BB13_57:
	bra.uni 	$L__BB13_59;

$L__BB13_58:
	.loc	3 136 23
	mov.u64 	%rd128, $str;
	cvta.global.u64 	%rd129, %rd128;
	mov.u64 	%rd130, $str$1;
	cvta.global.u64 	%rd131, %rd130;
	mov.u64 	%rd132, __unnamed_1;
	cvta.global.u64 	%rd133, %rd132;
	mov.u32 	%r27, 136;
	{ // callseq 153, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd129;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd131;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r27;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd133;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 153
	bra.uni 	$L__BB13_59;

$L__BB13_59:
	.loc	3 137 9
	ld.u64 	%rd134, [%SP+24];
	setp.ne.s64 	%p54, %rd134, 0;
	not.pred 	%p55, %p54;
	not.pred 	%p56, %p55;
	@%p56 bra 	$L__BB13_61;
	bra.uni 	$L__BB13_60;

$L__BB13_60:
	mov.u32 	%r28, 0;
	mov.b32 	%r29, %r28;
	bra.uni 	$L__BB13_61;

$L__BB13_61:
	ld.u64 	%rd135, [%SP+24];
	shl.b64 	%rd136, %rd28, 2;
	add.s64 	%rd29, %rd135, %rd136;
$L__tmp2457:
	.loc	9 163 27
	ld.u64 	%rd30, [%SP+168];
$L__tmp2458:
	.loc	9 0 27
	mov.b64 	%rd31, %rd27;
$L__tmp2459:
	.loc	9 163 33
	bra.uni	$L__tmp2460;
$L__tmp2460:
	.loc	9 92 8
	setp.lt.u64 	%p57, %rd31, 4;
	not.pred 	%p58, %p57;
	@%p58 bra 	$L__BB13_63;
	bra.uni 	$L__BB13_62;

$L__BB13_62:
	bra.uni 	$L__BB13_64;

$L__BB13_63:
	.loc	9 92 23
	mov.u64 	%rd137, $str;
	cvta.global.u64 	%rd138, %rd137;
	mov.u64 	%rd139, $str$2;
	cvta.global.u64 	%rd140, %rd139;
	mov.u64 	%rd141, __unnamed_3;
	cvta.global.u64 	%rd142, %rd141;
	mov.u32 	%r30, 92;
	{ // callseq 154, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd138;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd140;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r30;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd142;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 154
	bra.uni 	$L__BB13_64;

$L__BB13_64:
	.loc	9 93 9
	setp.ne.s64 	%p59, %rd30, 0;
	not.pred 	%p60, %p59;
	not.pred 	%p61, %p60;
	@%p61 bra 	$L__BB13_66;
	bra.uni 	$L__BB13_65;

$L__BB13_65:
	mov.u32 	%r31, 0;
	mov.b32 	%r32, %r31;
	bra.uni 	$L__BB13_66;

$L__BB13_66:
	shl.b64 	%rd143, %rd31, 4;
	add.s64 	%rd144, %rd30, %rd143;
	mov.b64 	%rd32, %rd29;
$L__tmp2461:
	.loc	9 0 9
	mov.b64 	%rd145, %rd144;
	st.u64 	[%SP+88], %rd145;
	add.u64 	%rd146, %SP, 208;
	mov.b64 	%rd147, %rd146;
	st.u64 	[%SP+96], %rd147;
	add.u64 	%rd148, %SP, 112;
	mov.b64 	%rd149, %rd148;
	st.u64 	[%SP+80], %rd149;
$L__tmp2462:
	.loc	9 163 22
	bra.uni	$L__tmp2463;
$L__tmp2463:
	.loc	3 230 19
	mov.u64 	%rd150, 0;
	mov.b64 	%rd33, %rd150;
$L__tmp2464:
	.loc	3 230 5
	mov.u64 	%rd243, %rd33;
$L__tmp2465:
	bra.uni 	$L__BB13_67;

$L__BB13_67:
	mov.u64 	%rd34, %rd243;
$L__tmp2466:
	setp.lt.u64 	%p62, %rd34, 4;
	not.pred 	%p63, %p62;
	@%p63 bra 	$L__BB13_79;
	bra.uni 	$L__BB13_68;

$L__BB13_68:
$L__tmp2467:
	.loc	3 231 9
	ld.f32 	%f6, [%rd32];
	ld.u64 	%rd151, [%SP+88];
	mov.b64 	%rd152, %rd151;
	st.u64 	[%SP+72], %rd152;
	mov.b64 	%rd35, %rd34;
$L__tmp2468:
	.loc	3 231 36
	bra.uni	$L__tmp2469;
$L__tmp2469:
	.loc	3 136 8
	setp.lt.u64 	%p64, %rd35, 4;
	not.pred 	%p65, %p64;
	@%p65 bra 	$L__BB13_70;
	bra.uni 	$L__BB13_69;

$L__BB13_69:
	bra.uni 	$L__BB13_71;

$L__BB13_70:
	.loc	3 136 23
	mov.u64 	%rd153, $str;
	cvta.global.u64 	%rd154, %rd153;
	mov.u64 	%rd155, $str$1;
	cvta.global.u64 	%rd156, %rd155;
	mov.u64 	%rd157, __unnamed_4;
	cvta.global.u64 	%rd158, %rd157;
	mov.u32 	%r33, 136;
	{ // callseq 155, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd154;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd156;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r33;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd158;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 155
	bra.uni 	$L__BB13_71;

$L__BB13_71:
	.loc	3 137 9
	ld.u64 	%rd159, [%SP+72];
	setp.ne.s64 	%p66, %rd159, 0;
	not.pred 	%p67, %p66;
	not.pred 	%p68, %p67;
	@%p68 bra 	$L__BB13_73;
	bra.uni 	$L__BB13_72;

$L__BB13_72:
	mov.u32 	%r34, 0;
	mov.b32 	%r35, %r34;
	bra.uni 	$L__BB13_73;

$L__BB13_73:
	ld.u64 	%rd160, [%SP+72];
	shl.b64 	%rd161, %rd35, 2;
	add.s64 	%rd162, %rd160, %rd161;
$L__tmp2470:
	.loc	3 231 36
	ld.f32 	%f7, [%rd162];
	ld.u64 	%rd163, [%SP+96];
	mov.b64 	%rd164, %rd163;
	st.u64 	[%SP+64], %rd164;
	mov.b64 	%rd36, %rd34;
$L__tmp2471:
	.loc	3 231 42
	bra.uni	$L__tmp2472;
$L__tmp2472:
	.loc	3 136 8
	setp.lt.u64 	%p69, %rd36, 4;
	not.pred 	%p70, %p69;
	@%p70 bra 	$L__BB13_75;
	bra.uni 	$L__BB13_74;

$L__BB13_74:
	bra.uni 	$L__BB13_76;

$L__BB13_75:
	.loc	3 136 23
	mov.u64 	%rd165, $str;
	cvta.global.u64 	%rd166, %rd165;
	mov.u64 	%rd167, $str$1;
	cvta.global.u64 	%rd168, %rd167;
	mov.u64 	%rd169, __unnamed_4;
	cvta.global.u64 	%rd170, %rd169;
	mov.u32 	%r36, 136;
	{ // callseq 156, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd166;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd168;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r36;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd170;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 156
	bra.uni 	$L__BB13_76;

$L__BB13_76:
	.loc	3 137 9
	ld.u64 	%rd171, [%SP+64];
	setp.ne.s64 	%p71, %rd171, 0;
	not.pred 	%p72, %p71;
	not.pred 	%p73, %p72;
	@%p73 bra 	$L__BB13_78;
	bra.uni 	$L__BB13_77;

$L__BB13_77:
	mov.u32 	%r37, 0;
	mov.b32 	%r38, %r37;
	bra.uni 	$L__BB13_78;

$L__BB13_78:
	ld.u64 	%rd172, [%SP+64];
	shl.b64 	%rd173, %rd36, 2;
	add.s64 	%rd174, %rd172, %rd173;
$L__tmp2473:
	.loc	3 231 42
	ld.f32 	%f61, [%rd174];
	.loc	3 231 23
	{ // callseq 157, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f6;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f7;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f61;
	.param .b32 retval0;
	call.uni (retval0), 
	__fmaf_rn, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32 	%f62, [retval0+0];
	} // callseq 157
	shl.b64 	%rd175, %rd34, 2;
	add.u64 	%rd176, %SP, 112;
	add.s64 	%rd177, %rd176, %rd175;
	st.f32 	[%rd177], %f62;
$L__tmp2474:
	.loc	3 230 34
	add.s64 	%rd37, %rd34, 1;
$L__tmp2475:
	mov.u64 	%rd243, %rd37;
$L__tmp2476:
	bra.uni 	$L__BB13_67;
$L__tmp2477:

$L__BB13_79:
	.loc	3 232 5
	ld.f32 	%f57, [%SP+112];
	ld.f32 	%f58, [%SP+116];
	ld.f32 	%f59, [%SP+120];
	ld.f32 	%f60, [%SP+124];
$L__tmp2478:
	.loc	9 163 22
	st.f32 	[%SP+220], %f60;
	st.f32 	[%SP+216], %f59;
	st.f32 	[%SP+212], %f58;
	st.f32 	[%SP+208], %f57;
$L__tmp2479:
	.loc	9 162 35
	add.s64 	%rd38, %rd27, 1;
$L__tmp2480:
	mov.u64 	%rd242, %rd38;
$L__tmp2481:
	bra.uni 	$L__BB13_55;
$L__tmp2482:

$L__BB13_80:
	.loc	9 0 35
	add.u64 	%rd96, %SP, 208;
	mov.b64 	%rd97, %rd96;
	st.u64 	[%SP+128], %rd97;
	.loc	9 164 25
	bra.uni	$L__tmp2483;
$L__tmp2483:
	.loc	3 148 84
	ld.u64 	%rd98, [%SP+128];
	setp.ne.s64 	%p37, %rd98, 0;
	not.pred 	%p38, %p37;
	not.pred 	%p39, %p38;
	@%p39 bra 	$L__BB13_82;
	bra.uni 	$L__BB13_81;

$L__BB13_81:
	mov.u32 	%r19, 0;
	mov.b32 	%r20, %r19;
	bra.uni 	$L__BB13_82;

$L__BB13_82:
	ld.u64 	%rd99, [%SP+128];
$L__tmp2484:
	.loc	9 164 25
	ld.f32 	%f8, [%rd99];
	add.u64 	%rd100, %SP, 208;
	mov.b64 	%rd101, %rd100;
	st.u64 	[%SP+136], %rd101;
	.loc	9 164 37
	bra.uni	$L__tmp2485;
$L__tmp2485:
	.loc	3 153 84
	ld.u64 	%rd102, [%SP+136];
	setp.ne.s64 	%p40, %rd102, 0;
	not.pred 	%p41, %p40;
	not.pred 	%p42, %p41;
	@%p42 bra 	$L__BB13_84;
	bra.uni 	$L__BB13_83;

$L__BB13_83:
	mov.u32 	%r21, 0;
	mov.b32 	%r22, %r21;
	bra.uni 	$L__BB13_84;

$L__BB13_84:
	ld.u64 	%rd103, [%SP+136];
$L__tmp2486:
	.loc	9 164 37
	ld.f32 	%f9, [%rd103+4];
	add.u64 	%rd104, %SP, 208;
	mov.b64 	%rd105, %rd104;
	st.u64 	[%SP+144], %rd105;
	.loc	9 164 49
	bra.uni	$L__tmp2487;
$L__tmp2487:
	.loc	3 158 84
	ld.u64 	%rd106, [%SP+144];
	setp.ne.s64 	%p43, %rd106, 0;
	not.pred 	%p44, %p43;
	not.pred 	%p45, %p44;
	@%p45 bra 	$L__BB13_86;
	bra.uni 	$L__BB13_85;

$L__BB13_85:
	mov.u32 	%r23, 0;
	mov.b32 	%r24, %r23;
	bra.uni 	$L__BB13_86;

$L__BB13_86:
	ld.u64 	%rd107, [%SP+144];
$L__tmp2488:
	.loc	9 164 49
	ld.f32 	%f27, [%rd107+8];
	add.u64 	%rd108, %SP, 192;
	mov.b64 	%rd109, %rd108;
	st.u64 	[%SP+152], %rd109;
	mov.f32 	%f28, %f8;
$L__tmp2489:
	.loc	9 0 49
	mov.f32 	%f29, %f9;
$L__tmp2490:
	mov.f32 	%f30, %f27;
$L__tmp2491:
	.loc	9 164 49
	bra.uni	$L__tmp2492;
$L__tmp2492:
	.loc	3 56 9
	ld.u64 	%rd110, [%SP+152];
	st.f32 	[%rd110], %f28;
	.loc	3 56 20
	ld.u64 	%rd111, [%SP+152];
	st.f32 	[%rd111+4], %f29;
	.loc	3 56 31
	ld.u64 	%rd112, [%SP+152];
	st.f32 	[%rd112+8], %f30;
$L__tmp2493:
	.loc	9 164 9
	ld.u64 	%rd113, [%SP+168];
	setp.ne.s64 	%p46, %rd113, 0;
	not.pred 	%p47, %p46;
	not.pred 	%p48, %p47;
	@%p48 bra 	$L__BB13_88;
	bra.uni 	$L__BB13_87;

$L__BB13_87:
	mov.u32 	%r25, 0;
	mov.b32 	%r26, %r25;
	bra.uni 	$L__BB13_88;

$L__BB13_88:
	ld.f32 	%f31, [%SP+192];
	ld.f32 	%f32, [%SP+196];
	ld.f32 	%f33, [%SP+200];
	ld.f32 	%f34, [%SP+204];
$L__tmp2494:
	.loc	9 168 46
	st.f32 	[%SP+444], %f34;
	st.f32 	[%SP+440], %f33;
	st.f32 	[%SP+436], %f32;
	st.f32 	[%SP+432], %f31;
	ld.f32 	%f35, [%rd40+32];
	ld.f32 	%f36, [%rd40+36];
	add.u64 	%rd114, %SP, 368;
	mov.b64 	%rd115, %rd114;
	st.u64 	[%SP+0], %rd115;
	add.u64 	%rd116, %SP, 416;
	mov.b64 	%rd117, %rd116;
	st.u64 	[%SP+8], %rd117;
	add.u64 	%rd118, %SP, 432;
	mov.b64 	%rd119, %rd118;
	st.u64 	[%SP+16], %rd119;
	mov.f32 	%f37, %f35;
$L__tmp2495:
	.loc	9 0 46
	mov.f32 	%f38, %f36;
$L__tmp2496:
	.loc	9 168 46
	bra.uni	$L__tmp2497;
$L__tmp2497:
	.loc	10 19 11
	ld.u64 	%rd120, [%SP+0];
	ld.u64 	%rd121, [%SP+8];
	ld.f32 	%f39, [%rd121];
	ld.f32 	%f40, [%rd121+4];
	ld.f32 	%f41, [%rd121+8];
	ld.f32 	%f42, [%rd121+12];
	st.f32 	[%rd120+12], %f42;
	st.f32 	[%rd120+8], %f41;
	st.f32 	[%rd120+4], %f40;
	st.f32 	[%rd120], %f39;
	.loc	10 19 17
	ld.u64 	%rd122, [%SP+0];
	add.s64 	%rd123, %rd122, 16;
	ld.u64 	%rd124, [%SP+16];
	ld.f32 	%f43, [%rd124];
	ld.f32 	%f44, [%rd124+4];
	ld.f32 	%f45, [%rd124+8];
	ld.f32 	%f46, [%rd124+12];
	st.f32 	[%rd123+12], %f46;
	st.f32 	[%rd123+8], %f45;
	st.f32 	[%rd123+4], %f44;
	st.f32 	[%rd122+16], %f43;
	.loc	10 19 23
	ld.u64 	%rd125, [%SP+0];
	st.f32 	[%rd125+32], %f37;
	.loc	10 19 35
	ld.u64 	%rd126, [%SP+0];
	st.f32 	[%rd126+36], %f38;
$L__tmp2498:
	.loc	9 168 9
	setp.ne.s64 	%p49, %rd39, 0;
	not.pred 	%p50, %p49;
	not.pred 	%p51, %p50;
	@%p51 bra 	$L__BB13_90;
	bra.uni 	$L__BB13_89;

$L__BB13_89:
	bra.uni 	$L__BB13_90;

$L__BB13_90:
	ld.f32 	%f47, [%SP+404];
	ld.f32 	%f48, [%SP+400];
	ld.f32 	%f49, [%SP+396];
	ld.f32 	%f50, [%SP+392];
	ld.f32 	%f51, [%SP+388];
	ld.f32 	%f52, [%SP+384];
	ld.f32 	%f53, [%SP+380];
	ld.f32 	%f54, [%SP+376];
	ld.f32 	%f55, [%SP+372];
	ld.f32 	%f56, [%SP+368];
	st.param.f32 	[func_retval0+0], %f56;
	st.param.f32 	[func_retval0+4], %f55;
	st.param.f32 	[func_retval0+8], %f54;
	st.param.f32 	[func_retval0+12], %f53;
	st.param.f32 	[func_retval0+16], %f52;
	st.param.f32 	[func_retval0+20], %f51;
	st.param.f32 	[func_retval0+24], %f50;
	st.param.f32 	[func_retval0+28], %f49;
	st.param.f32 	[func_retval0+32], %f48;
	st.param.f32 	[func_retval0+36], %f47;
	ld.u8 	%rs1, [%SP+411];
	ld.u8 	%rs2, [%SP+410];
	ld.u8 	%rs3, [%SP+409];
	ld.u8 	%rs4, [%SP+408];
	st.param.v4.b8 	[func_retval0+40], {%rs4, %rs3, %rs2, %rs1};
	ld.u8 	%rs5, [%SP+415];
	ld.u8 	%rs6, [%SP+414];
	ld.u8 	%rs7, [%SP+413];
	ld.u8 	%rs8, [%SP+412];
	st.param.v4.b8 	[func_retval0+44], {%rs8, %rs7, %rs6, %rs5};
	ret;
$L__tmp2499:
$L__func_end13:

}
	// .globl	_ZN5optix5ArrayIfLm3EE1xILm3ELi0EEERfv
.visible .func  (.param .b64 func_retval0) _ZN5optix5ArrayIfLm3EE1xILm3ELi0EEERfv(
	.param .b64 _ZN5optix5ArrayIfLm3EE1xILm3ELi0EEERfv_param_0
)
{
	.reg .pred 	%p<4>;
	.reg .b64 	%rd<2>;
	.loc	3 148 0
$L__func_begin14:
	.loc	3 148 0


	ld.param.u64 	%rd1, [_ZN5optix5ArrayIfLm3EE1xILm3ELi0EEERfv_param_0];
$L__tmp2500:
	.loc	3 148 84
	setp.ne.s64 	%p1, %rd1, 0;
	not.pred 	%p2, %p1;
	not.pred 	%p3, %p2;
	@%p3 bra 	$L__BB14_2;
	bra.uni 	$L__BB14_1;

$L__BB14_1:
	bra.uni 	$L__BB14_2;

$L__BB14_2:
	st.param.b64 	[func_retval0+0], %rd1;
	ret;
$L__tmp2501:
$L__func_end14:

}
	// .globl	_ZN5optix5ArrayIfLm3EE1yILm3ELi0EEERfv
.visible .func  (.param .b64 func_retval0) _ZN5optix5ArrayIfLm3EE1yILm3ELi0EEERfv(
	.param .b64 _ZN5optix5ArrayIfLm3EE1yILm3ELi0EEERfv_param_0
)
{
	.reg .pred 	%p<4>;
	.reg .b64 	%rd<3>;
	.loc	3 153 0
$L__func_begin15:
	.loc	3 153 0


	ld.param.u64 	%rd1, [_ZN5optix5ArrayIfLm3EE1yILm3ELi0EEERfv_param_0];
$L__tmp2502:
	.loc	3 153 84
	setp.ne.s64 	%p1, %rd1, 0;
	not.pred 	%p2, %p1;
	not.pred 	%p3, %p2;
	@%p3 bra 	$L__BB15_2;
	bra.uni 	$L__BB15_1;

$L__BB15_1:
	bra.uni 	$L__BB15_2;

$L__BB15_2:
	add.s64 	%rd2, %rd1, 4;
	st.param.b64 	[func_retval0+0], %rd2;
	ret;
$L__tmp2503:
$L__func_end15:

}
	// .globl	_ZN5optix5ArrayIfLm3EE1zILm3ELi0EEERfv
.visible .func  (.param .b64 func_retval0) _ZN5optix5ArrayIfLm3EE1zILm3ELi0EEERfv(
	.param .b64 _ZN5optix5ArrayIfLm3EE1zILm3ELi0EEERfv_param_0
)
{
	.reg .pred 	%p<4>;
	.reg .b64 	%rd<3>;
	.loc	3 158 0
$L__func_begin16:
	.loc	3 158 0


	ld.param.u64 	%rd1, [_ZN5optix5ArrayIfLm3EE1zILm3ELi0EEERfv_param_0];
$L__tmp2504:
	.loc	3 158 84
	setp.ne.s64 	%p1, %rd1, 0;
	not.pred 	%p2, %p1;
	not.pred 	%p3, %p2;
	@%p3 bra 	$L__BB16_2;
	bra.uni 	$L__BB16_1;

$L__BB16_1:
	bra.uni 	$L__BB16_2;

$L__BB16_2:
	add.s64 	%rd2, %rd1, 8;
	st.param.b64 	[func_retval0+0], %rd2;
	ret;
$L__tmp2505:
$L__func_end16:

}
	// .globl	__closesthit__cylinder
.visible .entry __closesthit__cylinder()
{
	.local .align 16 .b8 	__local_depot17[32];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<3>;
	.reg .b64 	%rd<5>;
	.loc	8 58 0
$L__func_begin17:
	.loc	8 58 0


	mov.u64 	%SPL, __local_depot17;
	cvta.local.u64 	%SP, %SPL;
	.loc	8 59 63
	bra.uni	$L__tmp2506;
$L__tmp2506:
	.loc	17 1264 5
	// begin inline asm
	call (%rd1), _optix_get_sbt_data_ptr_64, ();
	// end inline asm
$L__tmp2507:
	.loc	17 1265 5
	mov.b64 	%rd2, %rd1;
$L__tmp2508:
	.loc	8 60 45
	bra.uni	$L__tmp2509;
$L__tmp2509:
	.loc	17 593 5
	// begin inline asm
	call (%f1), _optix_get_ray_tmax, ();
	// end inline asm
$L__tmp2510:
	.loc	17 594 5
	mov.f32 	%f2, %f1;
	add.u64 	%rd3, %SP, 16;
	mov.b64 	%rd4, %rd3;
	st.u64 	[%SP+0], %rd4;
$L__tmp2511:
	.loc	8 60 45
	ld.u32 	%r1, [%rd2];
	.loc	8 60 5
	mov.u32 	%r2, 0;
	{ // callseq 163, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f2;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd3;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r2;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r1;
	call.uni 
	_Z39set_preliminary_intersection_to_payloadfRKN5optix5ArrayIfLm2EEEjj, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 163
	.loc	8 62 1
	ret;
$L__tmp2512:
$L__func_end17:

}
	// .globl	_ZN5optix5ArrayIfLm2EEC1Ev
.visible .func _ZN5optix5ArrayIfLm2EEC1Ev(
	.param .b64 _ZN5optix5ArrayIfLm2EEC1Ev_param_0
)
{
	.local .align 8 .b8 	__local_depot18[8];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .b64 	%rd<3>;
	.loc	3 26 0
$L__func_begin18:
	.loc	3 26 0


	mov.u64 	%SPL, __local_depot18;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd1, [_ZN5optix5ArrayIfLm2EEC1Ev_param_0];
	mov.b64 	%rd2, %rd1;
	st.u64 	[%SP+0], %rd2;
$L__tmp2513:
	.loc	3 26 81
	ret;
$L__tmp2514:
$L__func_end18:

}
	// .globl	__intersection__disk
.visible .entry __intersection__disk()
{
	.local .align 16 .b8 	__local_depot19[6416];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<289>;
	.reg .b16 	%rs<48>;
	.reg .f32 	%f<2348>;
	.reg .b32 	%r<727>;
	.reg .b64 	%rd<1830>;
	.loc	11 12 0
$L__func_begin19:
	.loc	11 12 0


	mov.u64 	%SPL, __local_depot19;
	cvta.local.u64 	%SP, %SPL;
	.loc	11 13 62
	bra.uni	$L__tmp2515;
$L__tmp2515:
	.loc	17 1264 5
	// begin inline asm
	call (%rd142), _optix_get_sbt_data_ptr_64, ();
	// end inline asm
$L__tmp2516:
	.loc	17 1265 5
	mov.b64 	%rd143, %rd142;
$L__tmp2517:
	.loc	11 14 25
	ld.u64 	%rd1, [%rd143+8];
	add.u64 	%rd2, %SP, 6256;
$L__tmp2518:
	.loc	11 0 25
	mov.b64 	%rd144, %rd2;
	st.u64 	[%SP+6192], %rd144;
	.loc	10 27 11
	bra.uni	$L__tmp2519;
$L__tmp2519:
	.loc	10 15 79
	ld.u64 	%rd145, [%SP+6192];
	ld.u64 	%rd146, [%SP+6192];
$L__tmp2520:
	.loc	10 28 69
	bra.uni	$L__tmp2521;
$L__tmp2521:
	.loc	17 550 5
	// begin inline asm
	call (%f57), _optix_get_world_ray_origin_x, ();
	// end inline asm
$L__tmp2522:
	.loc	17 551 5
	// begin inline asm
	call (%f58), _optix_get_world_ray_origin_y, ();
	// end inline asm
$L__tmp2523:
	.loc	17 552 5
	// begin inline asm
	call (%f59), _optix_get_world_ray_origin_z, ();
	// end inline asm
$L__tmp2524:
	.loc	17 553 12
	{ // callseq 164, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f57;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f58;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f59;
	.param .align 4 .b8 retval0[12];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float3Efff, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32 	%f60, [retval0+0];
	ld.param.f32 	%f61, [retval0+4];
	ld.param.f32 	%f62, [retval0+8];
	} // callseq 164
	st.f32 	[%SP+6136], %f62;
	st.f32 	[%SP+6132], %f61;
	st.f32 	[%SP+6128], %f60;
$L__tmp2525:
	.loc	17 818 9
	bra.uni	$L__tmp2526;
$L__tmp2526:
	.loc	17 879 5
	// begin inline asm
	call (%r125), _optix_get_transform_list_size, ();
	// end inline asm
$L__tmp2527:
	.loc	17 880 5
	mov.b32 	%r126, %r125;
$L__tmp2528:
	.loc	17 818 9
	setp.eq.s32 	%p9, %r126, 0;
	not.pred 	%p10, %p9;
	@%p10 bra 	$L__BB19_2;
	bra.uni 	$L__BB19_1;

$L__BB19_1:
	.loc	10 28 27
	bra.uni	$L__tmp2529;
$L__tmp2529:
	.loc	17 819 9
	ld.f32 	%f3, [%SP+6136];
	ld.f32 	%f2, [%SP+6132];
	ld.f32 	%f1, [%SP+6128];
	mov.f32 	%f2342, %f1;
	mov.f32 	%f2343, %f2;
	mov.f32 	%f2344, %f3;
	bra.uni 	$L__BB19_94;
$L__tmp2530:

$L__BB19_2:
	.loc	17 0 9
	add.u64 	%rd147, %SP, 6144;
	mov.b64 	%rd148, %rd147;
	st.u64 	[%SP+6000], %rd148;
	add.u64 	%rd149, %SP, 6160;
	mov.b64 	%rd150, %rd149;
	st.u64 	[%SP+6008], %rd150;
	add.u64 	%rd151, %SP, 6176;
	mov.b64 	%rd152, %rd151;
	st.u64 	[%SP+6016], %rd152;
	.loc	20 332 31
	bra.uni	$L__tmp2531;
$L__tmp2531:
	.loc	17 879 5
	// begin inline asm
	call (%r127), _optix_get_transform_list_size, ();
	// end inline asm
$L__tmp2532:
	.loc	17 880 5
	mov.b32 	%r128, %r127;
$L__tmp2533:
	.loc	20 332 31
	mov.b32 	%r1, %r128;
$L__tmp2534:
	.loc	20 333 24
	bra.uni	$L__tmp2535;
$L__tmp2535:
	.loc	17 600 5
	// begin inline asm
	call (%f63), _optix_get_ray_time, ();
	// end inline asm
$L__tmp2536:
	.loc	17 601 5
	mov.f32 	%f64, %f63;
$L__tmp2537:
	.loc	20 333 24
	mov.f32 	%f4, %f64;
$L__tmp2538:
	.loc	17 822 5
	bra.uni	$L__tmp2539;
$L__tmp2539:
	.loc	20 336 25
	mov.u32 	%r129, 0;
	mov.b32 	%r2, %r129;
$L__tmp2540:
	.loc	20 336 5
	mov.u32 	%r687, %r2;
$L__tmp2541:
	bra.uni 	$L__BB19_3;

$L__BB19_3:
	mov.u32 	%r3, %r687;
$L__tmp2542:
	setp.lt.u32 	%p11, %r3, %r1;
	not.pred 	%p12, %p11;
	@%p12 bra 	$L__BB19_93;
	bra.uni 	$L__BB19_4;

$L__BB19_4:
	.loc	20 0 5
	mov.b32 	%r130, %r3;
$L__tmp2543:
	.loc	20 338 41
	bra.uni	$L__tmp2544;
$L__tmp2544:
	.loc	17 886 5
	// begin inline asm
	call (%rd182), _optix_get_transform_list_handle, (%r130);
	// end inline asm
$L__tmp2545:
	.loc	17 887 5
	mov.b64 	%rd184, %rd182;
$L__tmp2546:
	.loc	20 338 41
	mov.b64 	%rd185, %rd184;
$L__tmp2547:
	.loc	20 0 41
	add.u64 	%rd186, %SP, 6032;
	mov.b64 	%rd187, %rd186;
	st.u64 	[%SP+5952], %rd187;
	add.u64 	%rd188, %SP, 6048;
	mov.b64 	%rd189, %rd188;
	st.u64 	[%SP+5960], %rd189;
	add.u64 	%rd190, %SP, 6064;
	mov.b64 	%rd191, %rd190;
	st.u64 	[%SP+5968], %rd191;
	mov.b64 	%rd3, %rd185;
$L__tmp2548:
	mov.f32 	%f5, %f4;
$L__tmp2549:
	mov.u16 	%rs3, 0;
	mov.b16 	%rs1, %rs3;
$L__tmp2550:
	mov.b64 	%rd183, %rd3;
$L__tmp2551:
	.loc	20 284 37
	bra.uni	$L__tmp2552;
$L__tmp2552:
	.loc	17 893 5
	// begin inline asm
	call (%r131), _optix_get_transform_type_from_handle, (%rd183);
	// end inline asm
$L__tmp2553:
	.loc	17 894 5
	mov.b32 	%r132, %r131;
$L__tmp2554:
	.loc	20 284 37
	mov.b32 	%r4, %r132;
$L__tmp2555:
	.loc	20 286 5
	setp.eq.s32 	%p14, %r4, 2;
	mov.pred 	%p13, -1;
	mov.pred 	%p285, %p13;
	@%p14 bra 	$L__BB19_6;
	bra.uni 	$L__BB19_5;

$L__BB19_5:
	setp.eq.s32 	%p1, %r4, 3;
	mov.pred 	%p285, %p1;
	bra.uni 	$L__BB19_6;

$L__BB19_6:
	mov.pred 	%p2, %p285;
	not.pred 	%p15, %p2;
	@%p15 bra 	$L__BB19_65;
	bra.uni 	$L__BB19_7;

$L__BB19_7:
	.loc	20 341 9
	bra.uni	$L__tmp2556;
$L__tmp2556:
	.loc	20 288 9
	setp.eq.s32 	%p31, %r4, 2;
	not.pred 	%p32, %p31;
	@%p32 bra 	$L__BB19_32;
	bra.uni 	$L__BB19_8;

$L__BB19_8:
	.loc	20 0 9
	mov.b64 	%rd554, %rd3;
$L__tmp2557:
	.loc	20 290 63
	bra.uni	$L__tmp2558;
$L__tmp2558:
	.loc	17 914 5
	// begin inline asm
	call (%rd553), _optix_get_matrix_motion_transform_from_handle, (%rd554);
	// end inline asm
$L__tmp2559:
	.loc	20 290 63
	mov.b64 	%rd555, %rd553;
	st.u64 	[%SP+5976], %rd555;
	.loc	20 291 13
	ld.u64 	%rd556, [%SP+5952];
	ld.u64 	%rd557, [%SP+5960];
	ld.u64 	%rd558, [%SP+5968];
	ld.u64 	%rd559, [%SP+5976];
	mov.b64 	%rd560, %rd556;
	st.u64 	[%SP+5768], %rd560;
	mov.b64 	%rd561, %rd557;
	st.u64 	[%SP+5776], %rd561;
	mov.b64 	%rd562, %rd558;
	st.u64 	[%SP+5784], %rd562;
	mov.b64 	%rd563, %rd559;
	st.u64 	[%SP+5792], %rd563;
	mov.f32 	%f6, %f5;
$L__tmp2560:
	.loc	20 291 13
	bra.uni	$L__tmp2561;
$L__tmp2561:
	.loc	20 241 5
	ld.u64 	%rd564, [%SP+5792];
	mov.b64 	%rd565, %rd564;
	st.u64 	[%SP+5632], %rd565;
	.loc	20 241 42
	bra.uni	$L__tmp2562;
$L__tmp2562:
	.loc	20 63 18
	mov.u32 	%r248, 0;
	mov.b32 	%r5, %r248;
$L__tmp2563:
	.loc	20 63 5
	mov.u32 	%r688, %r5;
$L__tmp2564:
	bra.uni 	$L__BB19_9;

$L__BB19_9:
	mov.u32 	%r6, %r688;
$L__tmp2565:
	cvt.s64.s32 	%rd566, %r6;
	setp.lt.u64 	%p53, %rd566, 128;
	not.pred 	%p54, %p53;
	@%p54 bra 	$L__BB19_11;
	bra.uni 	$L__BB19_10;

$L__BB19_10:
$L__tmp2566:
	.loc	20 64 9
	cvt.s64.s32 	%rd816, %r6;
	add.u64 	%rd817, %SP, 5640;
	add.s64 	%rd818, %rd817, %rd816;
	ld.u64 	%rd819, [%SP+5632];
	cvt.s64.s32 	%rd820, %r6;
	add.s64 	%rd814, %rd819, %rd820;
$L__tmp2567:
	.loc	20 64 40
	bra.uni	$L__tmp2568;
$L__tmp2568:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd813, %rd814;
	// end inline asm
$L__tmp2569:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r358,%r359,%r360,%r361}, [%rd813];
	// end inline asm
	st.u32 	[%SP+5616], %r358;
	st.u32 	[%SP+5620], %r359;
	st.u32 	[%SP+5624], %r360;
	st.u32 	[%SP+5628], %r361;
	.loc	20 56 5
	ld.u32 	%r362, [%SP+5616];
	ld.u32 	%r363, [%SP+5620];
	ld.u32 	%r364, [%SP+5624];
	ld.u32 	%r365, [%SP+5628];
$L__tmp2570:
	.loc	20 64 40
	st.u32 	[%rd818+12], %r365;
	st.u32 	[%rd818+8], %r364;
	st.u32 	[%rd818+4], %r363;
	st.u32 	[%rd818], %r362;
$L__tmp2571:
	.loc	20 63 42
	add.s32 	%r7, %r6, 16;
$L__tmp2572:
	mov.u32 	%r688, %r7;
$L__tmp2573:
	bra.uni 	$L__BB19_9;
$L__tmp2574:

$L__BB19_11:
	.loc	20 65 5
	ld.u64 	%rd567, [%SP+5640];
	ld.u16 	%rs11, [%SP+5648];
	ld.u16 	%rs12, [%SP+5650];
	ld.f32 	%f600, [%SP+5652];
	ld.f32 	%f601, [%SP+5656];
	ld.u32 	%r249, [%SP+5660];
	ld.u32 	%r250, [%SP+5664];
	ld.u32 	%r251, [%SP+5668];
	ld.f32 	%f602, [%SP+5672];
	ld.f32 	%f603, [%SP+5676];
	ld.f32 	%f604, [%SP+5680];
	ld.f32 	%f605, [%SP+5684];
	ld.f32 	%f606, [%SP+5688];
	ld.f32 	%f607, [%SP+5692];
	ld.f32 	%f608, [%SP+5696];
	ld.f32 	%f609, [%SP+5700];
	ld.f32 	%f610, [%SP+5704];
	ld.f32 	%f611, [%SP+5708];
	ld.f32 	%f612, [%SP+5712];
	ld.f32 	%f613, [%SP+5716];
	ld.f32 	%f614, [%SP+5720];
	ld.f32 	%f615, [%SP+5724];
	ld.f32 	%f616, [%SP+5728];
	ld.f32 	%f617, [%SP+5732];
	ld.f32 	%f618, [%SP+5736];
	ld.f32 	%f619, [%SP+5740];
	ld.f32 	%f620, [%SP+5744];
	ld.f32 	%f621, [%SP+5748];
	ld.f32 	%f622, [%SP+5752];
	ld.f32 	%f623, [%SP+5756];
	ld.f32 	%f624, [%SP+5760];
	ld.f32 	%f625, [%SP+5764];
$L__tmp2575:
	.loc	20 241 42
	st.f32 	[%SP+5948], %f625;
	st.f32 	[%SP+5944], %f624;
	st.f32 	[%SP+5940], %f623;
	st.f32 	[%SP+5936], %f622;
	st.f32 	[%SP+5932], %f621;
	st.f32 	[%SP+5928], %f620;
	st.f32 	[%SP+5924], %f619;
	st.f32 	[%SP+5920], %f618;
	st.f32 	[%SP+5916], %f617;
	st.f32 	[%SP+5912], %f616;
	st.f32 	[%SP+5908], %f615;
	st.f32 	[%SP+5904], %f614;
	st.f32 	[%SP+5900], %f613;
	st.f32 	[%SP+5896], %f612;
	st.f32 	[%SP+5892], %f611;
	st.f32 	[%SP+5888], %f610;
	st.f32 	[%SP+5884], %f609;
	st.f32 	[%SP+5880], %f608;
	st.f32 	[%SP+5876], %f607;
	st.f32 	[%SP+5872], %f606;
	st.f32 	[%SP+5868], %f605;
	st.f32 	[%SP+5864], %f604;
	st.f32 	[%SP+5860], %f603;
	st.f32 	[%SP+5856], %f602;
	st.u32 	[%SP+5852], %r251;
	st.u32 	[%SP+5848], %r250;
	st.u32 	[%SP+5844], %r249;
	st.f32 	[%SP+5840], %f601;
	st.f32 	[%SP+5836], %f600;
	st.u16 	[%SP+5834], %rs12;
	st.u16 	[%SP+5832], %rs11;
	st.u64 	[%SP+5824], %rd567;
	add.u64 	%rd568, %SP, 5824;
	add.s64 	%rd569, %rd568, 8;
	ld.u16 	%rs13, [%rd569+2];
	ld.f32 	%f626, [%rd569+4];
	ld.f32 	%f627, [%rd569+8];
	ld.u16 	%rs14, [%SP+5832];
	st.f32 	[%SP+5808], %f627;
	st.f32 	[%SP+5804], %f626;
	st.u16 	[%SP+5802], %rs13;
	st.u16 	[%SP+5800], %rs14;
	add.u64 	%rd570, %SP, 5812;
	mov.b64 	%rd571, %rd570;
$L__tmp2576:
	.loc	20 0 42
	add.u64 	%rd572, %SP, 5816;
	mov.b64 	%rd573, %rd572;
$L__tmp2577:
	add.u64 	%rd574, %SP, 5800;
	mov.b64 	%rd575, %rd574;
	st.u64 	[%SP+5600], %rd575;
	mov.f32 	%f628, %f6;
$L__tmp2578:
	.loc	20 241 5
	bra.uni	$L__tmp2579;
$L__tmp2579:
	.loc	20 217 27
	ld.u64 	%rd576, [%SP+5600];
	ld.f32 	%f629, [%rd576+4];
	mov.f32 	%f630, %f629;
$L__tmp2580:
	.loc	20 218 25
	ld.u64 	%rd577, [%SP+5600];
	ld.f32 	%f631, [%rd577+8];
	mov.f32 	%f632, %f631;
$L__tmp2581:
	.loc	20 219 30
	ld.u64 	%rd578, [%SP+5600];
	ld.u16 	%rs15, [%rd578];
	cvt.u32.u16 	%r252, %rs15;
	sub.s32 	%r253, %r252, 1;
	cvt.rn.f32.s32 	%f633, %r253;
$L__tmp2582:
	.loc	20 224 22
	sub.f32 	%f634, %f628, %f630;
	mul.f32 	%f635, %f634, %f633;
	sub.f32 	%f636, %f632, %f630;
	div.rn.f32 	%f637, %f635, %f636;
	.loc	20 224 34
	{ // callseq 182, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f633;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f637;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3minEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f638, [retval0+0];
	} // callseq 182
	.loc	20 224 24
	mov.f32 	%f639, 0f00000000;
	{ // callseq 183, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f639;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f638;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3maxEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f640, [retval0+0];
$L__tmp2583:
	} // callseq 183
	.loc	20 225 26
	{ // callseq 184, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f640;
	.param .b32 retval0;
	call.uni (retval0), 
	floorf, 
	(
	param0
	);
	ld.param.f32 	%f641, [retval0+0];
$L__tmp2584:
	} // callseq 184
	.loc	20 227 5
	sub.f32 	%f642, %f640, %f641;
	st.f32 	[%rd571], %f642;
	.loc	20 228 5
	cvt.rzi.s32.f32 	%r254, %f641;
	st.u32 	[%rd573], %r254;
$L__tmp2585:
	.loc	20 244 29
	ld.u64 	%rd579, [%SP+5792];
	add.s64 	%rd580, %rd579, 32;
	ld.u32 	%r255, [%SP+5816];
	cvt.s64.s32 	%rd581, %r255;
	mul.lo.s64 	%rd582, %rd581, 48;
	add.s64 	%rd583, %rd580, %rd582;
$L__tmp2586:
	.loc	20 247 5
	ld.u64 	%rd584, [%SP+5768];
	ld.u64 	%rd585, [%SP+5776];
	ld.u64 	%rd586, [%SP+5784];
	ld.f32 	%f643, [%SP+5812];
	mov.b64 	%rd587, %rd584;
	st.u64 	[%SP+5424], %rd587;
	mov.b64 	%rd588, %rd585;
	st.u64 	[%SP+5432], %rd588;
	mov.b64 	%rd589, %rd586;
	st.u64 	[%SP+5440], %rd589;
	mov.b64 	%rd590, %rd583;
	st.u64 	[%SP+5448], %rd590;
	mov.f32 	%f7, %f643;
$L__tmp2587:
	.loc	20 247 5
	bra.uni	$L__tmp2588;
$L__tmp2588:
	.loc	20 172 5
	ld.u64 	%rd4, [%SP+5424];
	ld.u64 	%rd591, [%SP+5448];
	mov.b64 	%rd592, %rd591;
	st.u64 	[%SP+5392], %rd592;
	.loc	20 172 10
	bra.uni	$L__tmp2589;
$L__tmp2589:
	.loc	20 63 18
	mov.u32 	%r256, 0;
	mov.b32 	%r8, %r256;
$L__tmp2590:
	.loc	20 63 5
	mov.u32 	%r689, %r8;
$L__tmp2591:
	bra.uni 	$L__BB19_12;

$L__BB19_12:
	mov.u32 	%r9, %r689;
$L__tmp2592:
	cvt.s64.s32 	%rd593, %r9;
	setp.lt.u64 	%p55, %rd593, 16;
	not.pred 	%p56, %p55;
	@%p56 bra 	$L__BB19_14;
	bra.uni 	$L__BB19_13;

$L__BB19_13:
$L__tmp2593:
	.loc	20 64 9
	cvt.s64.s32 	%rd808, %r9;
	add.u64 	%rd809, %SP, 5408;
	add.s64 	%rd810, %rd809, %rd808;
	ld.u64 	%rd811, [%SP+5392];
	cvt.s64.s32 	%rd812, %r9;
	add.s64 	%rd806, %rd811, %rd812;
$L__tmp2594:
	.loc	20 64 40
	bra.uni	$L__tmp2595;
$L__tmp2595:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd805, %rd806;
	// end inline asm
$L__tmp2596:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r350,%r351,%r352,%r353}, [%rd805];
	// end inline asm
	st.u32 	[%SP+5376], %r350;
	st.u32 	[%SP+5380], %r351;
	st.u32 	[%SP+5384], %r352;
	st.u32 	[%SP+5388], %r353;
	.loc	20 56 5
	ld.u32 	%r354, [%SP+5376];
	ld.u32 	%r355, [%SP+5380];
	ld.u32 	%r356, [%SP+5384];
	ld.u32 	%r357, [%SP+5388];
$L__tmp2597:
	.loc	20 64 40
	st.u32 	[%rd810+12], %r357;
	st.u32 	[%rd810+8], %r356;
	st.u32 	[%rd810+4], %r355;
	st.u32 	[%rd810], %r354;
$L__tmp2598:
	.loc	20 63 42
	add.s32 	%r10, %r9, 16;
$L__tmp2599:
	mov.u32 	%r689, %r10;
$L__tmp2600:
	bra.uni 	$L__BB19_12;
$L__tmp2601:

$L__BB19_14:
	.loc	20 65 5
	ld.f32 	%f644, [%SP+5408];
	ld.f32 	%f645, [%SP+5412];
	ld.f32 	%f646, [%SP+5416];
	ld.f32 	%f647, [%SP+5420];
$L__tmp2602:
	.loc	20 172 10
	st.f32 	[%rd4+12], %f647;
	st.f32 	[%rd4+8], %f646;
	st.f32 	[%rd4+4], %f645;
	st.f32 	[%rd4], %f644;
	.loc	20 173 5
	ld.u64 	%rd5, [%SP+5432];
	ld.u64 	%rd594, [%SP+5448];
	add.s64 	%rd6, %rd594, 16;
$L__tmp2603:
	.loc	20 173 10
	bra.uni	$L__tmp2604;
$L__tmp2604:
	.loc	20 63 18
	mov.u32 	%r257, 0;
	mov.b32 	%r11, %r257;
$L__tmp2605:
	.loc	20 63 5
	mov.u32 	%r690, %r11;
$L__tmp2606:
	bra.uni 	$L__BB19_15;

$L__BB19_15:
	mov.u32 	%r12, %r690;
$L__tmp2607:
	cvt.s64.s32 	%rd595, %r12;
	setp.lt.u64 	%p57, %rd595, 16;
	not.pred 	%p58, %p57;
	@%p58 bra 	$L__BB19_17;
	bra.uni 	$L__BB19_16;

$L__BB19_16:
$L__tmp2608:
	.loc	20 64 9
	cvt.s64.s32 	%rd801, %r12;
	add.u64 	%rd802, %SP, 5360;
	add.s64 	%rd803, %rd802, %rd801;
	cvt.s64.s32 	%rd804, %r12;
	add.s64 	%rd799, %rd6, %rd804;
$L__tmp2609:
	.loc	20 64 40
	bra.uni	$L__tmp2610;
$L__tmp2610:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd798, %rd799;
	// end inline asm
$L__tmp2611:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r342,%r343,%r344,%r345}, [%rd798];
	// end inline asm
	st.u32 	[%SP+5344], %r342;
	st.u32 	[%SP+5348], %r343;
	st.u32 	[%SP+5352], %r344;
	st.u32 	[%SP+5356], %r345;
	.loc	20 56 5
	ld.u32 	%r346, [%SP+5344];
	ld.u32 	%r347, [%SP+5348];
	ld.u32 	%r348, [%SP+5352];
	ld.u32 	%r349, [%SP+5356];
$L__tmp2612:
	.loc	20 64 40
	st.u32 	[%rd803+12], %r349;
	st.u32 	[%rd803+8], %r348;
	st.u32 	[%rd803+4], %r347;
	st.u32 	[%rd803], %r346;
$L__tmp2613:
	.loc	20 63 42
	add.s32 	%r13, %r12, 16;
$L__tmp2614:
	mov.u32 	%r690, %r13;
$L__tmp2615:
	bra.uni 	$L__BB19_15;
$L__tmp2616:

$L__BB19_17:
	.loc	20 65 5
	ld.f32 	%f648, [%SP+5360];
	ld.f32 	%f649, [%SP+5364];
	ld.f32 	%f650, [%SP+5368];
	ld.f32 	%f651, [%SP+5372];
$L__tmp2617:
	.loc	20 173 10
	st.f32 	[%rd5+12], %f651;
	st.f32 	[%rd5+8], %f650;
	st.f32 	[%rd5+4], %f649;
	st.f32 	[%rd5], %f648;
	.loc	20 174 5
	ld.u64 	%rd7, [%SP+5440];
	ld.u64 	%rd596, [%SP+5448];
	add.s64 	%rd8, %rd596, 32;
$L__tmp2618:
	.loc	20 174 10
	bra.uni	$L__tmp2619;
$L__tmp2619:
	.loc	20 63 18
	mov.u32 	%r258, 0;
	mov.b32 	%r14, %r258;
$L__tmp2620:
	.loc	20 63 5
	mov.u32 	%r691, %r14;
$L__tmp2621:
	bra.uni 	$L__BB19_18;

$L__BB19_18:
	mov.u32 	%r15, %r691;
$L__tmp2622:
	cvt.s64.s32 	%rd597, %r15;
	setp.lt.u64 	%p59, %rd597, 16;
	not.pred 	%p60, %p59;
	@%p60 bra 	$L__BB19_20;
	bra.uni 	$L__BB19_19;

$L__BB19_19:
$L__tmp2623:
	.loc	20 64 9
	cvt.s64.s32 	%rd794, %r15;
	add.u64 	%rd795, %SP, 5328;
	add.s64 	%rd796, %rd795, %rd794;
	cvt.s64.s32 	%rd797, %r15;
	add.s64 	%rd792, %rd8, %rd797;
$L__tmp2624:
	.loc	20 64 40
	bra.uni	$L__tmp2625;
$L__tmp2625:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd791, %rd792;
	// end inline asm
$L__tmp2626:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r334,%r335,%r336,%r337}, [%rd791];
	// end inline asm
	st.u32 	[%SP+5312], %r334;
	st.u32 	[%SP+5316], %r335;
	st.u32 	[%SP+5320], %r336;
	st.u32 	[%SP+5324], %r337;
	.loc	20 56 5
	ld.u32 	%r338, [%SP+5312];
	ld.u32 	%r339, [%SP+5316];
	ld.u32 	%r340, [%SP+5320];
	ld.u32 	%r341, [%SP+5324];
$L__tmp2627:
	.loc	20 64 40
	st.u32 	[%rd796+12], %r341;
	st.u32 	[%rd796+8], %r340;
	st.u32 	[%rd796+4], %r339;
	st.u32 	[%rd796], %r338;
$L__tmp2628:
	.loc	20 63 42
	add.s32 	%r16, %r15, 16;
$L__tmp2629:
	mov.u32 	%r691, %r16;
$L__tmp2630:
	bra.uni 	$L__BB19_18;
$L__tmp2631:

$L__BB19_20:
	.loc	20 65 5
	ld.f32 	%f652, [%SP+5328];
	ld.f32 	%f653, [%SP+5332];
	ld.f32 	%f654, [%SP+5336];
	ld.f32 	%f655, [%SP+5340];
$L__tmp2632:
	.loc	20 174 10
	st.f32 	[%rd7+12], %f655;
	st.f32 	[%rd7+8], %f654;
	st.f32 	[%rd7+4], %f653;
	st.f32 	[%rd7], %f652;
	.loc	20 177 5
	setp.gt.f32 	%p61, %f7, 0f00000000;
	not.pred 	%p62, %p61;
	@%p62 bra 	$L__BB19_31;
	bra.uni 	$L__BB19_21;

$L__BB19_21:
$L__tmp2633:
	.loc	20 179 24
	mov.f32 	%f656, 0f3F800000;
	sub.f32 	%f8, %f656, %f7;
$L__tmp2634:
	.loc	20 180 9
	ld.u64 	%rd9, [%SP+5424];
	ld.u64 	%rd598, [%SP+5424];
	mov.b64 	%rd599, %rd598;
	st.u64 	[%SP+5296], %rd599;
	mov.f32 	%f657, %f8;
$L__tmp2635:
	.loc	20 180 30
	bra.uni	$L__tmp2636;
$L__tmp2636:
	.loc	20 45 5
	ld.u64 	%rd600, [%SP+5296];
	ld.f32 	%f658, [%rd600];
	mul.f32 	%f659, %f658, %f657;
	ld.u64 	%rd601, [%SP+5296];
	ld.f32 	%f660, [%rd601+4];
	mul.f32 	%f661, %f660, %f657;
	ld.u64 	%rd602, [%SP+5296];
	ld.f32 	%f662, [%rd602+8];
	mul.f32 	%f663, %f662, %f657;
	ld.u64 	%rd603, [%SP+5296];
	ld.f32 	%f664, [%rd603+12];
	mul.f32 	%f665, %f664, %f657;
$L__tmp2637:
	.loc	20 45 12
	{ // callseq 185, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f659;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f661;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f663;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f665;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f666, %f667, %f668, %f669}, [retval0+0];
	} // callseq 185
$L__tmp2638:
	.loc	20 180 30
	st.f32 	[%SP+5468], %f669;
	st.f32 	[%SP+5464], %f668;
	st.f32 	[%SP+5460], %f667;
	st.f32 	[%SP+5456], %f666;
	ld.u64 	%rd604, [%SP+5448];
	add.s64 	%rd10, %rd604, 48;
$L__tmp2639:
	.loc	20 180 72
	bra.uni	$L__tmp2640;
$L__tmp2640:
	.loc	20 63 18
	mov.u32 	%r259, 0;
	mov.b32 	%r17, %r259;
$L__tmp2641:
	.loc	20 63 5
	mov.u32 	%r692, %r17;
$L__tmp2642:
	bra.uni 	$L__BB19_22;

$L__BB19_22:
	mov.u32 	%r18, %r692;
$L__tmp2643:
	cvt.s64.s32 	%rd605, %r18;
	setp.lt.u64 	%p63, %rd605, 16;
	not.pred 	%p64, %p63;
	@%p64 bra 	$L__BB19_24;
	bra.uni 	$L__BB19_23;

$L__BB19_23:
$L__tmp2644:
	.loc	20 64 9
	cvt.s64.s32 	%rd787, %r18;
	add.u64 	%rd788, %SP, 5280;
	add.s64 	%rd789, %rd788, %rd787;
	cvt.s64.s32 	%rd790, %r18;
	add.s64 	%rd785, %rd10, %rd790;
$L__tmp2645:
	.loc	20 64 40
	bra.uni	$L__tmp2646;
$L__tmp2646:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd784, %rd785;
	// end inline asm
$L__tmp2647:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r326,%r327,%r328,%r329}, [%rd784];
	// end inline asm
	st.u32 	[%SP+5264], %r326;
	st.u32 	[%SP+5268], %r327;
	st.u32 	[%SP+5272], %r328;
	st.u32 	[%SP+5276], %r329;
	.loc	20 56 5
	ld.u32 	%r330, [%SP+5264];
	ld.u32 	%r331, [%SP+5268];
	ld.u32 	%r332, [%SP+5272];
	ld.u32 	%r333, [%SP+5276];
$L__tmp2648:
	.loc	20 64 40
	st.u32 	[%rd789+12], %r333;
	st.u32 	[%rd789+8], %r332;
	st.u32 	[%rd789+4], %r331;
	st.u32 	[%rd789], %r330;
$L__tmp2649:
	.loc	20 63 42
	add.s32 	%r19, %r18, 16;
$L__tmp2650:
	mov.u32 	%r692, %r19;
$L__tmp2651:
	bra.uni 	$L__BB19_22;
$L__tmp2652:

$L__BB19_24:
	.loc	20 65 5
	ld.f32 	%f670, [%SP+5280];
	ld.f32 	%f671, [%SP+5284];
	ld.f32 	%f672, [%SP+5288];
	ld.f32 	%f673, [%SP+5292];
$L__tmp2653:
	.loc	20 180 72
	st.f32 	[%SP+5500], %f673;
	st.f32 	[%SP+5496], %f672;
	st.f32 	[%SP+5492], %f671;
	st.f32 	[%SP+5488], %f670;
	add.u64 	%rd606, %SP, 5488;
	mov.b64 	%rd607, %rd606;
	st.u64 	[%SP+5256], %rd607;
	mov.f32 	%f674, %f7;
$L__tmp2654:
	.loc	20 180 56
	bra.uni	$L__tmp2655;
$L__tmp2655:
	.loc	20 45 5
	ld.u64 	%rd608, [%SP+5256];
	ld.f32 	%f675, [%rd608];
	mul.f32 	%f676, %f675, %f674;
	ld.u64 	%rd609, [%SP+5256];
	ld.f32 	%f677, [%rd609+4];
	mul.f32 	%f678, %f677, %f674;
	ld.u64 	%rd610, [%SP+5256];
	ld.f32 	%f679, [%rd610+8];
	mul.f32 	%f680, %f679, %f674;
	ld.u64 	%rd611, [%SP+5256];
	ld.f32 	%f681, [%rd611+12];
	mul.f32 	%f682, %f681, %f674;
$L__tmp2656:
	.loc	20 45 12
	{ // callseq 186, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f676;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f678;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f680;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f682;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f683, %f684, %f685, %f686}, [retval0+0];
	} // callseq 186
$L__tmp2657:
	.loc	20 180 56
	st.f32 	[%SP+5484], %f686;
	st.f32 	[%SP+5480], %f685;
	st.f32 	[%SP+5476], %f684;
	st.f32 	[%SP+5472], %f683;
	add.u64 	%rd612, %SP, 5456;
	mov.b64 	%rd613, %rd612;
	st.u64 	[%SP+5240], %rd613;
	add.u64 	%rd614, %SP, 5472;
	mov.b64 	%rd615, %rd614;
	st.u64 	[%SP+5248], %rd615;
	.loc	20 180 14
	bra.uni	$L__tmp2658;
$L__tmp2658:
	.loc	20 40 5
	ld.u64 	%rd616, [%SP+5240];
	ld.f32 	%f687, [%rd616];
	ld.u64 	%rd617, [%SP+5248];
	ld.f32 	%f688, [%rd617];
	add.f32 	%f689, %f687, %f688;
	ld.u64 	%rd618, [%SP+5240];
	ld.f32 	%f690, [%rd618+4];
	ld.u64 	%rd619, [%SP+5248];
	ld.f32 	%f691, [%rd619+4];
	add.f32 	%f692, %f690, %f691;
	ld.u64 	%rd620, [%SP+5240];
	ld.f32 	%f693, [%rd620+8];
	ld.u64 	%rd621, [%SP+5248];
	ld.f32 	%f694, [%rd621+8];
	add.f32 	%f695, %f693, %f694;
	ld.u64 	%rd622, [%SP+5240];
	ld.f32 	%f696, [%rd622+12];
	ld.u64 	%rd623, [%SP+5248];
	ld.f32 	%f697, [%rd623+12];
	add.f32 	%f698, %f696, %f697;
$L__tmp2659:
	.loc	20 40 12
	{ // callseq 187, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f689;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f692;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f695;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f698;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f699, %f700, %f701, %f702}, [retval0+0];
	} // callseq 187
$L__tmp2660:
	.loc	20 180 14
	st.f32 	[%rd9+12], %f702;
	st.f32 	[%rd9+8], %f701;
	st.f32 	[%rd9+4], %f700;
	st.f32 	[%rd9], %f699;
	.loc	20 181 9
	ld.u64 	%rd11, [%SP+5432];
	ld.u64 	%rd624, [%SP+5432];
	mov.b64 	%rd625, %rd624;
	st.u64 	[%SP+5232], %rd625;
	mov.f32 	%f703, %f8;
$L__tmp2661:
	.loc	20 181 30
	bra.uni	$L__tmp2662;
$L__tmp2662:
	.loc	20 45 5
	ld.u64 	%rd626, [%SP+5232];
	ld.f32 	%f704, [%rd626];
	mul.f32 	%f705, %f704, %f703;
	ld.u64 	%rd627, [%SP+5232];
	ld.f32 	%f706, [%rd627+4];
	mul.f32 	%f707, %f706, %f703;
	ld.u64 	%rd628, [%SP+5232];
	ld.f32 	%f708, [%rd628+8];
	mul.f32 	%f709, %f708, %f703;
	ld.u64 	%rd629, [%SP+5232];
	ld.f32 	%f710, [%rd629+12];
	mul.f32 	%f711, %f710, %f703;
$L__tmp2663:
	.loc	20 45 12
	{ // callseq 188, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f705;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f707;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f709;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f711;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f712, %f713, %f714, %f715}, [retval0+0];
	} // callseq 188
$L__tmp2664:
	.loc	20 181 30
	st.f32 	[%SP+5516], %f715;
	st.f32 	[%SP+5512], %f714;
	st.f32 	[%SP+5508], %f713;
	st.f32 	[%SP+5504], %f712;
	ld.u64 	%rd630, [%SP+5448];
	add.s64 	%rd12, %rd630, 64;
$L__tmp2665:
	.loc	20 181 72
	bra.uni	$L__tmp2666;
$L__tmp2666:
	.loc	20 63 18
	mov.u32 	%r260, 0;
	mov.b32 	%r20, %r260;
$L__tmp2667:
	.loc	20 63 5
	mov.u32 	%r693, %r20;
$L__tmp2668:
	bra.uni 	$L__BB19_25;

$L__BB19_25:
	mov.u32 	%r21, %r693;
$L__tmp2669:
	cvt.s64.s32 	%rd631, %r21;
	setp.lt.u64 	%p65, %rd631, 16;
	not.pred 	%p66, %p65;
	@%p66 bra 	$L__BB19_27;
	bra.uni 	$L__BB19_26;

$L__BB19_26:
$L__tmp2670:
	.loc	20 64 9
	cvt.s64.s32 	%rd780, %r21;
	add.u64 	%rd781, %SP, 5216;
	add.s64 	%rd782, %rd781, %rd780;
	cvt.s64.s32 	%rd783, %r21;
	add.s64 	%rd778, %rd12, %rd783;
$L__tmp2671:
	.loc	20 64 40
	bra.uni	$L__tmp2672;
$L__tmp2672:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd777, %rd778;
	// end inline asm
$L__tmp2673:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r318,%r319,%r320,%r321}, [%rd777];
	// end inline asm
	st.u32 	[%SP+5200], %r318;
	st.u32 	[%SP+5204], %r319;
	st.u32 	[%SP+5208], %r320;
	st.u32 	[%SP+5212], %r321;
	.loc	20 56 5
	ld.u32 	%r322, [%SP+5200];
	ld.u32 	%r323, [%SP+5204];
	ld.u32 	%r324, [%SP+5208];
	ld.u32 	%r325, [%SP+5212];
$L__tmp2674:
	.loc	20 64 40
	st.u32 	[%rd782+12], %r325;
	st.u32 	[%rd782+8], %r324;
	st.u32 	[%rd782+4], %r323;
	st.u32 	[%rd782], %r322;
$L__tmp2675:
	.loc	20 63 42
	add.s32 	%r22, %r21, 16;
$L__tmp2676:
	mov.u32 	%r693, %r22;
$L__tmp2677:
	bra.uni 	$L__BB19_25;
$L__tmp2678:

$L__BB19_27:
	.loc	20 65 5
	ld.f32 	%f716, [%SP+5216];
	ld.f32 	%f717, [%SP+5220];
	ld.f32 	%f718, [%SP+5224];
	ld.f32 	%f719, [%SP+5228];
$L__tmp2679:
	.loc	20 181 72
	st.f32 	[%SP+5548], %f719;
	st.f32 	[%SP+5544], %f718;
	st.f32 	[%SP+5540], %f717;
	st.f32 	[%SP+5536], %f716;
	add.u64 	%rd632, %SP, 5536;
	mov.b64 	%rd633, %rd632;
	st.u64 	[%SP+5192], %rd633;
	mov.f32 	%f720, %f7;
$L__tmp2680:
	.loc	20 181 56
	bra.uni	$L__tmp2681;
$L__tmp2681:
	.loc	20 45 5
	ld.u64 	%rd634, [%SP+5192];
	ld.f32 	%f721, [%rd634];
	mul.f32 	%f722, %f721, %f720;
	ld.u64 	%rd635, [%SP+5192];
	ld.f32 	%f723, [%rd635+4];
	mul.f32 	%f724, %f723, %f720;
	ld.u64 	%rd636, [%SP+5192];
	ld.f32 	%f725, [%rd636+8];
	mul.f32 	%f726, %f725, %f720;
	ld.u64 	%rd637, [%SP+5192];
	ld.f32 	%f727, [%rd637+12];
	mul.f32 	%f728, %f727, %f720;
$L__tmp2682:
	.loc	20 45 12
	{ // callseq 189, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f722;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f724;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f726;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f728;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f729, %f730, %f731, %f732}, [retval0+0];
	} // callseq 189
$L__tmp2683:
	.loc	20 181 56
	st.f32 	[%SP+5532], %f732;
	st.f32 	[%SP+5528], %f731;
	st.f32 	[%SP+5524], %f730;
	st.f32 	[%SP+5520], %f729;
	add.u64 	%rd638, %SP, 5504;
	mov.b64 	%rd639, %rd638;
	st.u64 	[%SP+5176], %rd639;
	add.u64 	%rd640, %SP, 5520;
	mov.b64 	%rd641, %rd640;
	st.u64 	[%SP+5184], %rd641;
	.loc	20 181 14
	bra.uni	$L__tmp2684;
$L__tmp2684:
	.loc	20 40 5
	ld.u64 	%rd642, [%SP+5176];
	ld.f32 	%f733, [%rd642];
	ld.u64 	%rd643, [%SP+5184];
	ld.f32 	%f734, [%rd643];
	add.f32 	%f735, %f733, %f734;
	ld.u64 	%rd644, [%SP+5176];
	ld.f32 	%f736, [%rd644+4];
	ld.u64 	%rd645, [%SP+5184];
	ld.f32 	%f737, [%rd645+4];
	add.f32 	%f738, %f736, %f737;
	ld.u64 	%rd646, [%SP+5176];
	ld.f32 	%f739, [%rd646+8];
	ld.u64 	%rd647, [%SP+5184];
	ld.f32 	%f740, [%rd647+8];
	add.f32 	%f741, %f739, %f740;
	ld.u64 	%rd648, [%SP+5176];
	ld.f32 	%f742, [%rd648+12];
	ld.u64 	%rd649, [%SP+5184];
	ld.f32 	%f743, [%rd649+12];
	add.f32 	%f744, %f742, %f743;
$L__tmp2685:
	.loc	20 40 12
	{ // callseq 190, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f735;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f738;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f741;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f744;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f745, %f746, %f747, %f748}, [retval0+0];
	} // callseq 190
$L__tmp2686:
	.loc	20 181 14
	st.f32 	[%rd11+12], %f748;
	st.f32 	[%rd11+8], %f747;
	st.f32 	[%rd11+4], %f746;
	st.f32 	[%rd11], %f745;
	.loc	20 182 9
	ld.u64 	%rd13, [%SP+5440];
	ld.u64 	%rd650, [%SP+5440];
	mov.b64 	%rd651, %rd650;
	st.u64 	[%SP+5168], %rd651;
	mov.f32 	%f749, %f8;
$L__tmp2687:
	.loc	20 182 30
	bra.uni	$L__tmp2688;
$L__tmp2688:
	.loc	20 45 5
	ld.u64 	%rd652, [%SP+5168];
	ld.f32 	%f750, [%rd652];
	mul.f32 	%f751, %f750, %f749;
	ld.u64 	%rd653, [%SP+5168];
	ld.f32 	%f752, [%rd653+4];
	mul.f32 	%f753, %f752, %f749;
	ld.u64 	%rd654, [%SP+5168];
	ld.f32 	%f754, [%rd654+8];
	mul.f32 	%f755, %f754, %f749;
	ld.u64 	%rd655, [%SP+5168];
	ld.f32 	%f756, [%rd655+12];
	mul.f32 	%f757, %f756, %f749;
$L__tmp2689:
	.loc	20 45 12
	{ // callseq 191, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f751;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f753;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f755;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f757;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f758, %f759, %f760, %f761}, [retval0+0];
	} // callseq 191
$L__tmp2690:
	.loc	20 182 30
	st.f32 	[%SP+5564], %f761;
	st.f32 	[%SP+5560], %f760;
	st.f32 	[%SP+5556], %f759;
	st.f32 	[%SP+5552], %f758;
	ld.u64 	%rd656, [%SP+5448];
	add.s64 	%rd14, %rd656, 80;
$L__tmp2691:
	.loc	20 182 72
	bra.uni	$L__tmp2692;
$L__tmp2692:
	.loc	20 63 18
	mov.u32 	%r261, 0;
	mov.b32 	%r23, %r261;
$L__tmp2693:
	.loc	20 63 5
	mov.u32 	%r694, %r23;
$L__tmp2694:
	bra.uni 	$L__BB19_28;

$L__BB19_28:
	mov.u32 	%r24, %r694;
$L__tmp2695:
	cvt.s64.s32 	%rd657, %r24;
	setp.lt.u64 	%p67, %rd657, 16;
	not.pred 	%p68, %p67;
	@%p68 bra 	$L__BB19_30;
	bra.uni 	$L__BB19_29;

$L__BB19_29:
$L__tmp2696:
	.loc	20 64 9
	cvt.s64.s32 	%rd773, %r24;
	add.u64 	%rd774, %SP, 5152;
	add.s64 	%rd775, %rd774, %rd773;
	cvt.s64.s32 	%rd776, %r24;
	add.s64 	%rd771, %rd14, %rd776;
$L__tmp2697:
	.loc	20 64 40
	bra.uni	$L__tmp2698;
$L__tmp2698:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd770, %rd771;
	// end inline asm
$L__tmp2699:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r310,%r311,%r312,%r313}, [%rd770];
	// end inline asm
	st.u32 	[%SP+5136], %r310;
	st.u32 	[%SP+5140], %r311;
	st.u32 	[%SP+5144], %r312;
	st.u32 	[%SP+5148], %r313;
	.loc	20 56 5
	ld.u32 	%r314, [%SP+5136];
	ld.u32 	%r315, [%SP+5140];
	ld.u32 	%r316, [%SP+5144];
	ld.u32 	%r317, [%SP+5148];
$L__tmp2700:
	.loc	20 64 40
	st.u32 	[%rd775+12], %r317;
	st.u32 	[%rd775+8], %r316;
	st.u32 	[%rd775+4], %r315;
	st.u32 	[%rd775], %r314;
$L__tmp2701:
	.loc	20 63 42
	add.s32 	%r25, %r24, 16;
$L__tmp2702:
	mov.u32 	%r694, %r25;
$L__tmp2703:
	bra.uni 	$L__BB19_28;
$L__tmp2704:

$L__BB19_30:
	.loc	20 65 5
	ld.f32 	%f762, [%SP+5152];
	ld.f32 	%f763, [%SP+5156];
	ld.f32 	%f764, [%SP+5160];
	ld.f32 	%f765, [%SP+5164];
$L__tmp2705:
	.loc	20 182 72
	st.f32 	[%SP+5596], %f765;
	st.f32 	[%SP+5592], %f764;
	st.f32 	[%SP+5588], %f763;
	st.f32 	[%SP+5584], %f762;
	add.u64 	%rd658, %SP, 5584;
	mov.b64 	%rd659, %rd658;
	st.u64 	[%SP+5120], %rd659;
	mov.f32 	%f766, %f7;
$L__tmp2706:
	.loc	20 182 56
	bra.uni	$L__tmp2707;
$L__tmp2707:
	.loc	20 45 5
	ld.u64 	%rd660, [%SP+5120];
	ld.f32 	%f767, [%rd660];
	mul.f32 	%f768, %f767, %f766;
	ld.u64 	%rd661, [%SP+5120];
	ld.f32 	%f769, [%rd661+4];
	mul.f32 	%f770, %f769, %f766;
	ld.u64 	%rd662, [%SP+5120];
	ld.f32 	%f771, [%rd662+8];
	mul.f32 	%f772, %f771, %f766;
	ld.u64 	%rd663, [%SP+5120];
	ld.f32 	%f773, [%rd663+12];
	mul.f32 	%f774, %f773, %f766;
$L__tmp2708:
	.loc	20 45 12
	{ // callseq 192, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f768;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f770;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f772;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f774;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f775, %f776, %f777, %f778}, [retval0+0];
	} // callseq 192
$L__tmp2709:
	.loc	20 182 56
	st.f32 	[%SP+5580], %f778;
	st.f32 	[%SP+5576], %f777;
	st.f32 	[%SP+5572], %f776;
	st.f32 	[%SP+5568], %f775;
	add.u64 	%rd664, %SP, 5552;
	mov.b64 	%rd665, %rd664;
	st.u64 	[%SP+5104], %rd665;
	add.u64 	%rd666, %SP, 5568;
	mov.b64 	%rd667, %rd666;
	st.u64 	[%SP+5112], %rd667;
	.loc	20 182 14
	bra.uni	$L__tmp2710;
$L__tmp2710:
	.loc	20 40 5
	ld.u64 	%rd668, [%SP+5104];
	ld.f32 	%f779, [%rd668];
	ld.u64 	%rd669, [%SP+5112];
	ld.f32 	%f780, [%rd669];
	add.f32 	%f781, %f779, %f780;
	ld.u64 	%rd670, [%SP+5104];
	ld.f32 	%f782, [%rd670+4];
	ld.u64 	%rd671, [%SP+5112];
	ld.f32 	%f783, [%rd671+4];
	add.f32 	%f784, %f782, %f783;
	ld.u64 	%rd672, [%SP+5104];
	ld.f32 	%f785, [%rd672+8];
	ld.u64 	%rd673, [%SP+5112];
	ld.f32 	%f786, [%rd673+8];
	add.f32 	%f787, %f785, %f786;
	ld.u64 	%rd674, [%SP+5104];
	ld.f32 	%f788, [%rd674+12];
	ld.u64 	%rd675, [%SP+5112];
	ld.f32 	%f789, [%rd675+12];
	add.f32 	%f790, %f788, %f789;
$L__tmp2711:
	.loc	20 40 12
	{ // callseq 193, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f781;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f784;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f787;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f790;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f791, %f792, %f793, %f794}, [retval0+0];
	} // callseq 193
$L__tmp2712:
	.loc	20 182 14
	st.f32 	[%rd13+12], %f794;
	st.f32 	[%rd13+8], %f793;
	st.f32 	[%rd13+4], %f792;
	st.f32 	[%rd13], %f791;
	bra.uni 	$L__BB19_31;
$L__tmp2713:

$L__BB19_31:
	.loc	20 291 13
	bra.uni 	$L__BB19_62;
$L__tmp2714:

$L__BB19_32:
	.loc	20 0 13
	mov.b64 	%rd231, %rd3;
$L__tmp2715:
	.loc	20 295 60
	bra.uni	$L__tmp2716;
$L__tmp2716:
	.loc	17 907 5
	// begin inline asm
	call (%rd230), _optix_get_srt_motion_transform_from_handle, (%rd231);
	// end inline asm
$L__tmp2717:
	.loc	20 295 60
	mov.b64 	%rd232, %rd230;
	st.u64 	[%SP+5984], %rd232;
	.loc	20 296 13
	ld.u64 	%rd233, [%SP+5952];
	ld.u64 	%rd234, [%SP+5960];
	ld.u64 	%rd235, [%SP+5968];
	ld.u64 	%rd236, [%SP+5984];
	mov.b64 	%rd237, %rd233;
	st.u64 	[%SP+4760], %rd237;
	mov.b64 	%rd238, %rd234;
	st.u64 	[%SP+4768], %rd238;
	mov.b64 	%rd239, %rd235;
	st.u64 	[%SP+4776], %rd239;
	mov.b64 	%rd240, %rd236;
	st.u64 	[%SP+4784], %rd240;
	mov.f32 	%f9, %f5;
$L__tmp2718:
	.loc	20 296 13
	bra.uni	$L__tmp2719;
$L__tmp2719:
	.loc	20 260 5
	ld.u64 	%rd241, [%SP+4784];
	mov.b64 	%rd242, %rd241;
	st.u64 	[%SP+4592], %rd242;
	.loc	20 260 42
	bra.uni	$L__tmp2720;
$L__tmp2720:
	.loc	20 63 18
	mov.u32 	%r160, 0;
	mov.b32 	%r26, %r160;
$L__tmp2721:
	.loc	20 63 5
	mov.u32 	%r695, %r26;
$L__tmp2722:
	bra.uni 	$L__BB19_33;

$L__BB19_33:
	mov.u32 	%r27, %r695;
$L__tmp2723:
	cvt.s64.s32 	%rd243, %r27;
	setp.lt.u64 	%p33, %rd243, 160;
	not.pred 	%p34, %p33;
	@%p34 bra 	$L__BB19_35;
	bra.uni 	$L__BB19_34;

$L__BB19_34:
$L__tmp2724:
	.loc	20 64 9
	cvt.s64.s32 	%rd548, %r27;
	add.u64 	%rd549, %SP, 4600;
	add.s64 	%rd550, %rd549, %rd548;
	ld.u64 	%rd551, [%SP+4592];
	cvt.s64.s32 	%rd552, %r27;
	add.s64 	%rd546, %rd551, %rd552;
$L__tmp2725:
	.loc	20 64 40
	bra.uni	$L__tmp2726;
$L__tmp2726:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd545, %rd546;
	// end inline asm
$L__tmp2727:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r240,%r241,%r242,%r243}, [%rd545];
	// end inline asm
	st.u32 	[%SP+4576], %r240;
	st.u32 	[%SP+4580], %r241;
	st.u32 	[%SP+4584], %r242;
	st.u32 	[%SP+4588], %r243;
	.loc	20 56 5
	ld.u32 	%r244, [%SP+4576];
	ld.u32 	%r245, [%SP+4580];
	ld.u32 	%r246, [%SP+4584];
	ld.u32 	%r247, [%SP+4588];
$L__tmp2728:
	.loc	20 64 40
	st.u32 	[%rd550+12], %r247;
	st.u32 	[%rd550+8], %r246;
	st.u32 	[%rd550+4], %r245;
	st.u32 	[%rd550], %r244;
$L__tmp2729:
	.loc	20 63 42
	add.s32 	%r28, %r27, 16;
$L__tmp2730:
	mov.u32 	%r695, %r28;
$L__tmp2731:
	bra.uni 	$L__BB19_33;
$L__tmp2732:

$L__BB19_35:
	.loc	20 65 5
	ld.u64 	%rd244, [%SP+4600];
	ld.u16 	%rs6, [%SP+4608];
	ld.u16 	%rs7, [%SP+4610];
	ld.f32 	%f118, [%SP+4612];
	ld.f32 	%f119, [%SP+4616];
	ld.u32 	%r161, [%SP+4620];
	ld.u32 	%r162, [%SP+4624];
	ld.u32 	%r163, [%SP+4628];
	ld.f32 	%f120, [%SP+4632];
	ld.f32 	%f121, [%SP+4636];
	ld.f32 	%f122, [%SP+4640];
	ld.f32 	%f123, [%SP+4644];
	ld.f32 	%f124, [%SP+4648];
	ld.f32 	%f125, [%SP+4652];
	ld.f32 	%f126, [%SP+4656];
	ld.f32 	%f127, [%SP+4660];
	ld.f32 	%f128, [%SP+4664];
	ld.f32 	%f129, [%SP+4668];
	ld.f32 	%f130, [%SP+4672];
	ld.f32 	%f131, [%SP+4676];
	ld.f32 	%f132, [%SP+4680];
	ld.f32 	%f133, [%SP+4684];
	ld.f32 	%f134, [%SP+4688];
	ld.f32 	%f135, [%SP+4692];
	ld.f32 	%f136, [%SP+4696];
	ld.f32 	%f137, [%SP+4700];
	ld.f32 	%f138, [%SP+4704];
	ld.f32 	%f139, [%SP+4708];
	ld.f32 	%f140, [%SP+4712];
	ld.f32 	%f141, [%SP+4716];
	ld.f32 	%f142, [%SP+4720];
	ld.f32 	%f143, [%SP+4724];
	ld.f32 	%f144, [%SP+4728];
	ld.f32 	%f145, [%SP+4732];
	ld.f32 	%f146, [%SP+4736];
	ld.f32 	%f147, [%SP+4740];
	ld.f32 	%f148, [%SP+4744];
	ld.f32 	%f149, [%SP+4748];
	ld.f32 	%f150, [%SP+4752];
	ld.f32 	%f151, [%SP+4756];
$L__tmp2733:
	.loc	20 260 42
	st.f32 	[%SP+5100], %f151;
	st.f32 	[%SP+5096], %f150;
	st.f32 	[%SP+5092], %f149;
	st.f32 	[%SP+5088], %f148;
	st.f32 	[%SP+5084], %f147;
	st.f32 	[%SP+5080], %f146;
	st.f32 	[%SP+5076], %f145;
	st.f32 	[%SP+5072], %f144;
	st.f32 	[%SP+5068], %f143;
	st.f32 	[%SP+5064], %f142;
	st.f32 	[%SP+5060], %f141;
	st.f32 	[%SP+5056], %f140;
	st.f32 	[%SP+5052], %f139;
	st.f32 	[%SP+5048], %f138;
	st.f32 	[%SP+5044], %f137;
	st.f32 	[%SP+5040], %f136;
	st.f32 	[%SP+5036], %f135;
	st.f32 	[%SP+5032], %f134;
	st.f32 	[%SP+5028], %f133;
	st.f32 	[%SP+5024], %f132;
	st.f32 	[%SP+5020], %f131;
	st.f32 	[%SP+5016], %f130;
	st.f32 	[%SP+5012], %f129;
	st.f32 	[%SP+5008], %f128;
	st.f32 	[%SP+5004], %f127;
	st.f32 	[%SP+5000], %f126;
	st.f32 	[%SP+4996], %f125;
	st.f32 	[%SP+4992], %f124;
	st.f32 	[%SP+4988], %f123;
	st.f32 	[%SP+4984], %f122;
	st.f32 	[%SP+4980], %f121;
	st.f32 	[%SP+4976], %f120;
	st.u32 	[%SP+4972], %r163;
	st.u32 	[%SP+4968], %r162;
	st.u32 	[%SP+4964], %r161;
	st.f32 	[%SP+4960], %f119;
	st.f32 	[%SP+4956], %f118;
	st.u16 	[%SP+4954], %rs7;
	st.u16 	[%SP+4952], %rs6;
	st.u64 	[%SP+4944], %rd244;
	add.u64 	%rd245, %SP, 4944;
	add.s64 	%rd246, %rd245, 8;
	ld.u16 	%rs8, [%rd246+2];
	ld.f32 	%f152, [%rd246+4];
	ld.f32 	%f153, [%rd246+8];
	ld.u16 	%rs9, [%SP+4952];
	st.f32 	[%SP+4800], %f153;
	st.f32 	[%SP+4796], %f152;
	st.u16 	[%SP+4794], %rs8;
	st.u16 	[%SP+4792], %rs9;
	add.u64 	%rd247, %SP, 4804;
	mov.b64 	%rd248, %rd247;
$L__tmp2734:
	.loc	20 0 42
	add.u64 	%rd249, %SP, 4808;
	mov.b64 	%rd250, %rd249;
$L__tmp2735:
	add.u64 	%rd251, %SP, 4792;
	mov.b64 	%rd252, %rd251;
	st.u64 	[%SP+4560], %rd252;
	mov.f32 	%f154, %f9;
$L__tmp2736:
	.loc	20 260 5
	bra.uni	$L__tmp2737;
$L__tmp2737:
	.loc	20 217 27
	ld.u64 	%rd253, [%SP+4560];
	ld.f32 	%f155, [%rd253+4];
	mov.f32 	%f156, %f155;
$L__tmp2738:
	.loc	20 218 25
	ld.u64 	%rd254, [%SP+4560];
	ld.f32 	%f157, [%rd254+8];
	mov.f32 	%f158, %f157;
$L__tmp2739:
	.loc	20 219 30
	ld.u64 	%rd255, [%SP+4560];
	ld.u16 	%rs10, [%rd255];
	cvt.u32.u16 	%r164, %rs10;
	sub.s32 	%r165, %r164, 1;
	cvt.rn.f32.s32 	%f159, %r165;
$L__tmp2740:
	.loc	20 224 22
	sub.f32 	%f160, %f154, %f156;
	mul.f32 	%f161, %f160, %f159;
	sub.f32 	%f162, %f158, %f156;
	div.rn.f32 	%f163, %f161, %f162;
	.loc	20 224 34
	{ // callseq 165, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f159;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f163;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3minEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f164, [retval0+0];
	} // callseq 165
	.loc	20 224 24
	mov.f32 	%f165, 0f00000000;
	{ // callseq 166, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f165;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f164;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3maxEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f166, [retval0+0];
$L__tmp2741:
	} // callseq 166
	.loc	20 225 26
	{ // callseq 167, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f166;
	.param .b32 retval0;
	call.uni (retval0), 
	floorf, 
	(
	param0
	);
	ld.param.f32 	%f167, [retval0+0];
$L__tmp2742:
	} // callseq 167
	.loc	20 227 5
	sub.f32 	%f168, %f166, %f167;
	st.f32 	[%rd248], %f168;
	.loc	20 228 5
	cvt.rzi.s32.f32 	%r166, %f167;
	st.u32 	[%rd250], %r166;
$L__tmp2743:
	.loc	20 263 27
	ld.u64 	%rd256, [%SP+4784];
	add.s64 	%rd257, %rd256, 32;
	ld.u32 	%r167, [%SP+4808];
	cvt.s64.s32 	%rd258, %r167;
	shl.b64 	%rd259, %rd258, 6;
	add.s64 	%rd260, %rd257, %rd259;
$L__tmp2744:
	.loc	20 0 27
	add.u64 	%rd261, %SP, 4816;
	.loc	20 267 5
	add.s64 	%rd15, %rd261, 16;
	add.s64 	%rd16, %rd261, 32;
	add.s64 	%rd17, %rd261, 48;
	ld.f32 	%f169, [%SP+4804];
	mov.b64 	%rd262, %rd261;
	st.u64 	[%SP+4352], %rd262;
$L__tmp2745:
	.loc	20 0 5
	mov.b64 	%rd263, %rd260;
	st.u64 	[%SP+4360], %rd263;
	mov.f32 	%f10, %f169;
$L__tmp2746:
	.loc	20 267 5
	bra.uni	$L__tmp2747;
$L__tmp2747:
	.loc	20 193 5
	ld.u64 	%rd18, [%SP+4352];
	ld.u64 	%rd264, [%SP+4360];
	mov.b64 	%rd265, %rd264;
	st.u64 	[%SP+4320], %rd265;
	.loc	20 193 12
	bra.uni	$L__tmp2748;
$L__tmp2748:
	.loc	20 63 18
	mov.u32 	%r168, 0;
	mov.b32 	%r29, %r168;
$L__tmp2749:
	.loc	20 63 5
	mov.u32 	%r696, %r29;
$L__tmp2750:
	bra.uni 	$L__BB19_36;

$L__BB19_36:
	mov.u32 	%r30, %r696;
$L__tmp2751:
	cvt.s64.s32 	%rd266, %r30;
	setp.lt.u64 	%p35, %rd266, 16;
	not.pred 	%p36, %p35;
	@%p36 bra 	$L__BB19_38;
	bra.uni 	$L__BB19_37;

$L__BB19_37:
$L__tmp2752:
	.loc	20 64 9
	cvt.s64.s32 	%rd540, %r30;
	add.u64 	%rd541, %SP, 4336;
	add.s64 	%rd542, %rd541, %rd540;
	ld.u64 	%rd543, [%SP+4320];
	cvt.s64.s32 	%rd544, %r30;
	add.s64 	%rd538, %rd543, %rd544;
$L__tmp2753:
	.loc	20 64 40
	bra.uni	$L__tmp2754;
$L__tmp2754:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd537, %rd538;
	// end inline asm
$L__tmp2755:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r232,%r233,%r234,%r235}, [%rd537];
	// end inline asm
	st.u32 	[%SP+4304], %r232;
	st.u32 	[%SP+4308], %r233;
	st.u32 	[%SP+4312], %r234;
	st.u32 	[%SP+4316], %r235;
	.loc	20 56 5
	ld.u32 	%r236, [%SP+4304];
	ld.u32 	%r237, [%SP+4308];
	ld.u32 	%r238, [%SP+4312];
	ld.u32 	%r239, [%SP+4316];
$L__tmp2756:
	.loc	20 64 40
	st.u32 	[%rd542+12], %r239;
	st.u32 	[%rd542+8], %r238;
	st.u32 	[%rd542+4], %r237;
	st.u32 	[%rd542], %r236;
$L__tmp2757:
	.loc	20 63 42
	add.s32 	%r31, %r30, 16;
$L__tmp2758:
	mov.u32 	%r696, %r31;
$L__tmp2759:
	bra.uni 	$L__BB19_36;
$L__tmp2760:

$L__BB19_38:
	.loc	20 65 5
	ld.f32 	%f170, [%SP+4336];
	ld.f32 	%f171, [%SP+4340];
	ld.f32 	%f172, [%SP+4344];
	ld.f32 	%f173, [%SP+4348];
$L__tmp2761:
	.loc	20 193 12
	st.f32 	[%rd18+12], %f173;
	st.f32 	[%rd18+8], %f172;
	st.f32 	[%rd18+4], %f171;
	st.f32 	[%rd18], %f170;
	.loc	20 194 5
	ld.u64 	%rd267, [%SP+4360];
	add.s64 	%rd19, %rd267, 16;
$L__tmp2762:
	.loc	20 194 12
	bra.uni	$L__tmp2763;
$L__tmp2763:
	.loc	20 63 18
	mov.u32 	%r169, 0;
	mov.b32 	%r32, %r169;
$L__tmp2764:
	.loc	20 63 5
	mov.u32 	%r697, %r32;
$L__tmp2765:
	bra.uni 	$L__BB19_39;

$L__BB19_39:
	mov.u32 	%r33, %r697;
$L__tmp2766:
	cvt.s64.s32 	%rd268, %r33;
	setp.lt.u64 	%p37, %rd268, 16;
	not.pred 	%p38, %p37;
	@%p38 bra 	$L__BB19_41;
	bra.uni 	$L__BB19_40;

$L__BB19_40:
$L__tmp2767:
	.loc	20 64 9
	cvt.s64.s32 	%rd533, %r33;
	add.u64 	%rd534, %SP, 4288;
	add.s64 	%rd535, %rd534, %rd533;
	cvt.s64.s32 	%rd536, %r33;
	add.s64 	%rd531, %rd19, %rd536;
$L__tmp2768:
	.loc	20 64 40
	bra.uni	$L__tmp2769;
$L__tmp2769:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd530, %rd531;
	// end inline asm
$L__tmp2770:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r224,%r225,%r226,%r227}, [%rd530];
	// end inline asm
	st.u32 	[%SP+4272], %r224;
	st.u32 	[%SP+4276], %r225;
	st.u32 	[%SP+4280], %r226;
	st.u32 	[%SP+4284], %r227;
	.loc	20 56 5
	ld.u32 	%r228, [%SP+4272];
	ld.u32 	%r229, [%SP+4276];
	ld.u32 	%r230, [%SP+4280];
	ld.u32 	%r231, [%SP+4284];
$L__tmp2771:
	.loc	20 64 40
	st.u32 	[%rd535+12], %r231;
	st.u32 	[%rd535+8], %r230;
	st.u32 	[%rd535+4], %r229;
	st.u32 	[%rd535], %r228;
$L__tmp2772:
	.loc	20 63 42
	add.s32 	%r34, %r33, 16;
$L__tmp2773:
	mov.u32 	%r697, %r34;
$L__tmp2774:
	bra.uni 	$L__BB19_39;
$L__tmp2775:

$L__BB19_41:
	.loc	20 65 5
	ld.f32 	%f174, [%SP+4288];
	ld.f32 	%f175, [%SP+4292];
	ld.f32 	%f176, [%SP+4296];
	ld.f32 	%f177, [%SP+4300];
$L__tmp2776:
	.loc	20 194 12
	st.f32 	[%rd15+12], %f177;
	st.f32 	[%rd15+8], %f176;
	st.f32 	[%rd15+4], %f175;
	st.f32 	[%rd15], %f174;
	.loc	20 195 5
	ld.u64 	%rd269, [%SP+4360];
	add.s64 	%rd20, %rd269, 32;
$L__tmp2777:
	.loc	20 195 12
	bra.uni	$L__tmp2778;
$L__tmp2778:
	.loc	20 63 18
	mov.u32 	%r170, 0;
	mov.b32 	%r35, %r170;
$L__tmp2779:
	.loc	20 63 5
	mov.u32 	%r698, %r35;
$L__tmp2780:
	bra.uni 	$L__BB19_42;

$L__BB19_42:
	mov.u32 	%r36, %r698;
$L__tmp2781:
	cvt.s64.s32 	%rd270, %r36;
	setp.lt.u64 	%p39, %rd270, 16;
	not.pred 	%p40, %p39;
	@%p40 bra 	$L__BB19_44;
	bra.uni 	$L__BB19_43;

$L__BB19_43:
$L__tmp2782:
	.loc	20 64 9
	cvt.s64.s32 	%rd526, %r36;
	add.u64 	%rd527, %SP, 4256;
	add.s64 	%rd528, %rd527, %rd526;
	cvt.s64.s32 	%rd529, %r36;
	add.s64 	%rd524, %rd20, %rd529;
$L__tmp2783:
	.loc	20 64 40
	bra.uni	$L__tmp2784;
$L__tmp2784:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd523, %rd524;
	// end inline asm
$L__tmp2785:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r216,%r217,%r218,%r219}, [%rd523];
	// end inline asm
	st.u32 	[%SP+4240], %r216;
	st.u32 	[%SP+4244], %r217;
	st.u32 	[%SP+4248], %r218;
	st.u32 	[%SP+4252], %r219;
	.loc	20 56 5
	ld.u32 	%r220, [%SP+4240];
	ld.u32 	%r221, [%SP+4244];
	ld.u32 	%r222, [%SP+4248];
	ld.u32 	%r223, [%SP+4252];
$L__tmp2786:
	.loc	20 64 40
	st.u32 	[%rd528+12], %r223;
	st.u32 	[%rd528+8], %r222;
	st.u32 	[%rd528+4], %r221;
	st.u32 	[%rd528], %r220;
$L__tmp2787:
	.loc	20 63 42
	add.s32 	%r37, %r36, 16;
$L__tmp2788:
	mov.u32 	%r698, %r37;
$L__tmp2789:
	bra.uni 	$L__BB19_42;
$L__tmp2790:

$L__BB19_44:
	.loc	20 65 5
	ld.f32 	%f178, [%SP+4256];
	ld.f32 	%f179, [%SP+4260];
	ld.f32 	%f180, [%SP+4264];
	ld.f32 	%f181, [%SP+4268];
$L__tmp2791:
	.loc	20 195 12
	st.f32 	[%rd16+12], %f181;
	st.f32 	[%rd16+8], %f180;
	st.f32 	[%rd16+4], %f179;
	st.f32 	[%rd16], %f178;
	.loc	20 196 5
	ld.u64 	%rd271, [%SP+4360];
	add.s64 	%rd21, %rd271, 48;
$L__tmp2792:
	.loc	20 196 12
	bra.uni	$L__tmp2793;
$L__tmp2793:
	.loc	20 63 18
	mov.u32 	%r171, 0;
	mov.b32 	%r38, %r171;
$L__tmp2794:
	.loc	20 63 5
	mov.u32 	%r699, %r38;
$L__tmp2795:
	bra.uni 	$L__BB19_45;

$L__BB19_45:
	mov.u32 	%r39, %r699;
$L__tmp2796:
	cvt.s64.s32 	%rd272, %r39;
	setp.lt.u64 	%p41, %rd272, 16;
	not.pred 	%p42, %p41;
	@%p42 bra 	$L__BB19_47;
	bra.uni 	$L__BB19_46;

$L__BB19_46:
$L__tmp2797:
	.loc	20 64 9
	cvt.s64.s32 	%rd519, %r39;
	add.u64 	%rd520, %SP, 4224;
	add.s64 	%rd521, %rd520, %rd519;
	cvt.s64.s32 	%rd522, %r39;
	add.s64 	%rd517, %rd21, %rd522;
$L__tmp2798:
	.loc	20 64 40
	bra.uni	$L__tmp2799;
$L__tmp2799:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd516, %rd517;
	// end inline asm
$L__tmp2800:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r208,%r209,%r210,%r211}, [%rd516];
	// end inline asm
	st.u32 	[%SP+4208], %r208;
	st.u32 	[%SP+4212], %r209;
	st.u32 	[%SP+4216], %r210;
	st.u32 	[%SP+4220], %r211;
	.loc	20 56 5
	ld.u32 	%r212, [%SP+4208];
	ld.u32 	%r213, [%SP+4212];
	ld.u32 	%r214, [%SP+4216];
	ld.u32 	%r215, [%SP+4220];
$L__tmp2801:
	.loc	20 64 40
	st.u32 	[%rd521+12], %r215;
	st.u32 	[%rd521+8], %r214;
	st.u32 	[%rd521+4], %r213;
	st.u32 	[%rd521], %r212;
$L__tmp2802:
	.loc	20 63 42
	add.s32 	%r40, %r39, 16;
$L__tmp2803:
	mov.u32 	%r699, %r40;
$L__tmp2804:
	bra.uni 	$L__BB19_45;
$L__tmp2805:

$L__BB19_47:
	.loc	20 65 5
	ld.f32 	%f182, [%SP+4224];
	ld.f32 	%f183, [%SP+4228];
	ld.f32 	%f184, [%SP+4232];
	ld.f32 	%f185, [%SP+4236];
$L__tmp2806:
	.loc	20 196 12
	st.f32 	[%rd17+12], %f185;
	st.f32 	[%rd17+8], %f184;
	st.f32 	[%rd17+4], %f183;
	st.f32 	[%rd17], %f182;
	.loc	20 199 5
	setp.gt.f32 	%p43, %f10, 0f00000000;
	not.pred 	%p44, %p43;
	@%p44 bra 	$L__BB19_61;
	bra.uni 	$L__BB19_48;

$L__BB19_48:
$L__tmp2807:
	.loc	20 201 24
	mov.f32 	%f186, 0f3F800000;
	sub.f32 	%f11, %f186, %f10;
$L__tmp2808:
	.loc	20 202 9
	ld.u64 	%rd22, [%SP+4352];
	ld.u64 	%rd273, [%SP+4352];
	mov.b64 	%rd274, %rd273;
	st.u64 	[%SP+4192], %rd274;
	mov.f32 	%f187, %f11;
$L__tmp2809:
	.loc	20 202 32
	bra.uni	$L__tmp2810;
$L__tmp2810:
	.loc	20 45 5
	ld.u64 	%rd275, [%SP+4192];
	ld.f32 	%f188, [%rd275];
	mul.f32 	%f189, %f188, %f187;
	ld.u64 	%rd276, [%SP+4192];
	ld.f32 	%f190, [%rd276+4];
	mul.f32 	%f191, %f190, %f187;
	ld.u64 	%rd277, [%SP+4192];
	ld.f32 	%f192, [%rd277+8];
	mul.f32 	%f193, %f192, %f187;
	ld.u64 	%rd278, [%SP+4192];
	ld.f32 	%f194, [%rd278+12];
	mul.f32 	%f195, %f194, %f187;
$L__tmp2811:
	.loc	20 45 12
	{ // callseq 168, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f189;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f191;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f193;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f195;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f196, %f197, %f198, %f199}, [retval0+0];
	} // callseq 168
$L__tmp2812:
	.loc	20 202 32
	st.f32 	[%SP+4380], %f199;
	st.f32 	[%SP+4376], %f198;
	st.f32 	[%SP+4372], %f197;
	st.f32 	[%SP+4368], %f196;
	ld.u64 	%rd279, [%SP+4360];
	add.s64 	%rd23, %rd279, 64;
$L__tmp2813:
	.loc	20 202 76
	bra.uni	$L__tmp2814;
$L__tmp2814:
	.loc	20 63 18
	mov.u32 	%r172, 0;
	mov.b32 	%r41, %r172;
$L__tmp2815:
	.loc	20 63 5
	mov.u32 	%r700, %r41;
$L__tmp2816:
	bra.uni 	$L__BB19_49;

$L__BB19_49:
	mov.u32 	%r42, %r700;
$L__tmp2817:
	cvt.s64.s32 	%rd280, %r42;
	setp.lt.u64 	%p45, %rd280, 16;
	not.pred 	%p46, %p45;
	@%p46 bra 	$L__BB19_51;
	bra.uni 	$L__BB19_50;

$L__BB19_50:
$L__tmp2818:
	.loc	20 64 9
	cvt.s64.s32 	%rd512, %r42;
	add.u64 	%rd513, %SP, 4176;
	add.s64 	%rd514, %rd513, %rd512;
	cvt.s64.s32 	%rd515, %r42;
	add.s64 	%rd510, %rd23, %rd515;
$L__tmp2819:
	.loc	20 64 40
	bra.uni	$L__tmp2820;
$L__tmp2820:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd509, %rd510;
	// end inline asm
$L__tmp2821:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r200,%r201,%r202,%r203}, [%rd509];
	// end inline asm
	st.u32 	[%SP+4160], %r200;
	st.u32 	[%SP+4164], %r201;
	st.u32 	[%SP+4168], %r202;
	st.u32 	[%SP+4172], %r203;
	.loc	20 56 5
	ld.u32 	%r204, [%SP+4160];
	ld.u32 	%r205, [%SP+4164];
	ld.u32 	%r206, [%SP+4168];
	ld.u32 	%r207, [%SP+4172];
$L__tmp2822:
	.loc	20 64 40
	st.u32 	[%rd514+12], %r207;
	st.u32 	[%rd514+8], %r206;
	st.u32 	[%rd514+4], %r205;
	st.u32 	[%rd514], %r204;
$L__tmp2823:
	.loc	20 63 42
	add.s32 	%r43, %r42, 16;
$L__tmp2824:
	mov.u32 	%r700, %r43;
$L__tmp2825:
	bra.uni 	$L__BB19_49;
$L__tmp2826:

$L__BB19_51:
	.loc	20 65 5
	ld.f32 	%f200, [%SP+4176];
	ld.f32 	%f201, [%SP+4180];
	ld.f32 	%f202, [%SP+4184];
	ld.f32 	%f203, [%SP+4188];
$L__tmp2827:
	.loc	20 202 76
	st.f32 	[%SP+4412], %f203;
	st.f32 	[%SP+4408], %f202;
	st.f32 	[%SP+4404], %f201;
	st.f32 	[%SP+4400], %f200;
	add.u64 	%rd281, %SP, 4400;
	mov.b64 	%rd282, %rd281;
	st.u64 	[%SP+4152], %rd282;
	mov.f32 	%f204, %f10;
$L__tmp2828:
	.loc	20 202 60
	bra.uni	$L__tmp2829;
$L__tmp2829:
	.loc	20 45 5
	ld.u64 	%rd283, [%SP+4152];
	ld.f32 	%f205, [%rd283];
	mul.f32 	%f206, %f205, %f204;
	ld.u64 	%rd284, [%SP+4152];
	ld.f32 	%f207, [%rd284+4];
	mul.f32 	%f208, %f207, %f204;
	ld.u64 	%rd285, [%SP+4152];
	ld.f32 	%f209, [%rd285+8];
	mul.f32 	%f210, %f209, %f204;
	ld.u64 	%rd286, [%SP+4152];
	ld.f32 	%f211, [%rd286+12];
	mul.f32 	%f212, %f211, %f204;
$L__tmp2830:
	.loc	20 45 12
	{ // callseq 169, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f206;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f208;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f210;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f212;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f213, %f214, %f215, %f216}, [retval0+0];
	} // callseq 169
$L__tmp2831:
	.loc	20 202 60
	st.f32 	[%SP+4396], %f216;
	st.f32 	[%SP+4392], %f215;
	st.f32 	[%SP+4388], %f214;
	st.f32 	[%SP+4384], %f213;
	add.u64 	%rd287, %SP, 4368;
	mov.b64 	%rd288, %rd287;
	st.u64 	[%SP+4136], %rd288;
	add.u64 	%rd289, %SP, 4384;
	mov.b64 	%rd290, %rd289;
	st.u64 	[%SP+4144], %rd290;
	.loc	20 202 16
	bra.uni	$L__tmp2832;
$L__tmp2832:
	.loc	20 40 5
	ld.u64 	%rd291, [%SP+4136];
	ld.f32 	%f217, [%rd291];
	ld.u64 	%rd292, [%SP+4144];
	ld.f32 	%f218, [%rd292];
	add.f32 	%f219, %f217, %f218;
	ld.u64 	%rd293, [%SP+4136];
	ld.f32 	%f220, [%rd293+4];
	ld.u64 	%rd294, [%SP+4144];
	ld.f32 	%f221, [%rd294+4];
	add.f32 	%f222, %f220, %f221;
	ld.u64 	%rd295, [%SP+4136];
	ld.f32 	%f223, [%rd295+8];
	ld.u64 	%rd296, [%SP+4144];
	ld.f32 	%f224, [%rd296+8];
	add.f32 	%f225, %f223, %f224;
	ld.u64 	%rd297, [%SP+4136];
	ld.f32 	%f226, [%rd297+12];
	ld.u64 	%rd298, [%SP+4144];
	ld.f32 	%f227, [%rd298+12];
	add.f32 	%f228, %f226, %f227;
$L__tmp2833:
	.loc	20 40 12
	{ // callseq 170, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f219;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f222;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f225;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f228;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f229, %f230, %f231, %f232}, [retval0+0];
	} // callseq 170
$L__tmp2834:
	.loc	20 202 16
	st.f32 	[%rd22+12], %f232;
	st.f32 	[%rd22+8], %f231;
	st.f32 	[%rd22+4], %f230;
	st.f32 	[%rd22], %f229;
	mov.b64 	%rd299, %rd15;
	st.u64 	[%SP+4128], %rd299;
	mov.f32 	%f233, %f11;
$L__tmp2835:
	.loc	20 203 32
	bra.uni	$L__tmp2836;
$L__tmp2836:
	.loc	20 45 5
	ld.u64 	%rd300, [%SP+4128];
	ld.f32 	%f234, [%rd300];
	mul.f32 	%f235, %f234, %f233;
	ld.u64 	%rd301, [%SP+4128];
	ld.f32 	%f236, [%rd301+4];
	mul.f32 	%f237, %f236, %f233;
	ld.u64 	%rd302, [%SP+4128];
	ld.f32 	%f238, [%rd302+8];
	mul.f32 	%f239, %f238, %f233;
	ld.u64 	%rd303, [%SP+4128];
	ld.f32 	%f240, [%rd303+12];
	mul.f32 	%f241, %f240, %f233;
$L__tmp2837:
	.loc	20 45 12
	{ // callseq 171, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f235;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f237;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f239;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f241;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f242, %f243, %f244, %f245}, [retval0+0];
	} // callseq 171
$L__tmp2838:
	.loc	20 203 32
	st.f32 	[%SP+4428], %f245;
	st.f32 	[%SP+4424], %f244;
	st.f32 	[%SP+4420], %f243;
	st.f32 	[%SP+4416], %f242;
	ld.u64 	%rd304, [%SP+4360];
	add.s64 	%rd24, %rd304, 80;
$L__tmp2839:
	.loc	20 203 76
	bra.uni	$L__tmp2840;
$L__tmp2840:
	.loc	20 63 18
	mov.u32 	%r173, 0;
	mov.b32 	%r44, %r173;
$L__tmp2841:
	.loc	20 63 5
	mov.u32 	%r701, %r44;
$L__tmp2842:
	bra.uni 	$L__BB19_52;

$L__BB19_52:
	mov.u32 	%r45, %r701;
$L__tmp2843:
	cvt.s64.s32 	%rd305, %r45;
	setp.lt.u64 	%p47, %rd305, 16;
	not.pred 	%p48, %p47;
	@%p48 bra 	$L__BB19_54;
	bra.uni 	$L__BB19_53;

$L__BB19_53:
$L__tmp2844:
	.loc	20 64 9
	cvt.s64.s32 	%rd505, %r45;
	add.u64 	%rd506, %SP, 4112;
	add.s64 	%rd507, %rd506, %rd505;
	cvt.s64.s32 	%rd508, %r45;
	add.s64 	%rd503, %rd24, %rd508;
$L__tmp2845:
	.loc	20 64 40
	bra.uni	$L__tmp2846;
$L__tmp2846:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd502, %rd503;
	// end inline asm
$L__tmp2847:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r192,%r193,%r194,%r195}, [%rd502];
	// end inline asm
	st.u32 	[%SP+4096], %r192;
	st.u32 	[%SP+4100], %r193;
	st.u32 	[%SP+4104], %r194;
	st.u32 	[%SP+4108], %r195;
	.loc	20 56 5
	ld.u32 	%r196, [%SP+4096];
	ld.u32 	%r197, [%SP+4100];
	ld.u32 	%r198, [%SP+4104];
	ld.u32 	%r199, [%SP+4108];
$L__tmp2848:
	.loc	20 64 40
	st.u32 	[%rd507+12], %r199;
	st.u32 	[%rd507+8], %r198;
	st.u32 	[%rd507+4], %r197;
	st.u32 	[%rd507], %r196;
$L__tmp2849:
	.loc	20 63 42
	add.s32 	%r46, %r45, 16;
$L__tmp2850:
	mov.u32 	%r701, %r46;
$L__tmp2851:
	bra.uni 	$L__BB19_52;
$L__tmp2852:

$L__BB19_54:
	.loc	20 65 5
	ld.f32 	%f246, [%SP+4112];
	ld.f32 	%f247, [%SP+4116];
	ld.f32 	%f248, [%SP+4120];
	ld.f32 	%f249, [%SP+4124];
$L__tmp2853:
	.loc	20 203 76
	st.f32 	[%SP+4460], %f249;
	st.f32 	[%SP+4456], %f248;
	st.f32 	[%SP+4452], %f247;
	st.f32 	[%SP+4448], %f246;
	add.u64 	%rd306, %SP, 4448;
	mov.b64 	%rd307, %rd306;
	st.u64 	[%SP+4088], %rd307;
	mov.f32 	%f250, %f10;
$L__tmp2854:
	.loc	20 203 60
	bra.uni	$L__tmp2855;
$L__tmp2855:
	.loc	20 45 5
	ld.u64 	%rd308, [%SP+4088];
	ld.f32 	%f251, [%rd308];
	mul.f32 	%f252, %f251, %f250;
	ld.u64 	%rd309, [%SP+4088];
	ld.f32 	%f253, [%rd309+4];
	mul.f32 	%f254, %f253, %f250;
	ld.u64 	%rd310, [%SP+4088];
	ld.f32 	%f255, [%rd310+8];
	mul.f32 	%f256, %f255, %f250;
	ld.u64 	%rd311, [%SP+4088];
	ld.f32 	%f257, [%rd311+12];
	mul.f32 	%f258, %f257, %f250;
$L__tmp2856:
	.loc	20 45 12
	{ // callseq 172, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f252;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f254;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f256;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f258;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f259, %f260, %f261, %f262}, [retval0+0];
	} // callseq 172
$L__tmp2857:
	.loc	20 203 60
	st.f32 	[%SP+4444], %f262;
	st.f32 	[%SP+4440], %f261;
	st.f32 	[%SP+4436], %f260;
	st.f32 	[%SP+4432], %f259;
	add.u64 	%rd312, %SP, 4416;
	mov.b64 	%rd313, %rd312;
	st.u64 	[%SP+4072], %rd313;
	add.u64 	%rd314, %SP, 4432;
	mov.b64 	%rd315, %rd314;
	st.u64 	[%SP+4080], %rd315;
	.loc	20 203 16
	bra.uni	$L__tmp2858;
$L__tmp2858:
	.loc	20 40 5
	ld.u64 	%rd316, [%SP+4072];
	ld.f32 	%f263, [%rd316];
	ld.u64 	%rd317, [%SP+4080];
	ld.f32 	%f264, [%rd317];
	add.f32 	%f265, %f263, %f264;
	ld.u64 	%rd318, [%SP+4072];
	ld.f32 	%f266, [%rd318+4];
	ld.u64 	%rd319, [%SP+4080];
	ld.f32 	%f267, [%rd319+4];
	add.f32 	%f268, %f266, %f267;
	ld.u64 	%rd320, [%SP+4072];
	ld.f32 	%f269, [%rd320+8];
	ld.u64 	%rd321, [%SP+4080];
	ld.f32 	%f270, [%rd321+8];
	add.f32 	%f271, %f269, %f270;
	ld.u64 	%rd322, [%SP+4072];
	ld.f32 	%f272, [%rd322+12];
	ld.u64 	%rd323, [%SP+4080];
	ld.f32 	%f273, [%rd323+12];
	add.f32 	%f274, %f272, %f273;
$L__tmp2859:
	.loc	20 40 12
	{ // callseq 173, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f265;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f268;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f271;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f274;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f275, %f276, %f277, %f278}, [retval0+0];
	} // callseq 173
$L__tmp2860:
	.loc	20 203 16
	st.f32 	[%rd15+12], %f278;
	st.f32 	[%rd15+8], %f277;
	st.f32 	[%rd15+4], %f276;
	st.f32 	[%rd15], %f275;
	mov.b64 	%rd324, %rd16;
	st.u64 	[%SP+4064], %rd324;
	mov.f32 	%f279, %f11;
$L__tmp2861:
	.loc	20 204 32
	bra.uni	$L__tmp2862;
$L__tmp2862:
	.loc	20 45 5
	ld.u64 	%rd325, [%SP+4064];
	ld.f32 	%f280, [%rd325];
	mul.f32 	%f281, %f280, %f279;
	ld.u64 	%rd326, [%SP+4064];
	ld.f32 	%f282, [%rd326+4];
	mul.f32 	%f283, %f282, %f279;
	ld.u64 	%rd327, [%SP+4064];
	ld.f32 	%f284, [%rd327+8];
	mul.f32 	%f285, %f284, %f279;
	ld.u64 	%rd328, [%SP+4064];
	ld.f32 	%f286, [%rd328+12];
	mul.f32 	%f287, %f286, %f279;
$L__tmp2863:
	.loc	20 45 12
	{ // callseq 174, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f281;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f283;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f285;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f287;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f288, %f289, %f290, %f291}, [retval0+0];
	} // callseq 174
$L__tmp2864:
	.loc	20 204 32
	st.f32 	[%SP+4476], %f291;
	st.f32 	[%SP+4472], %f290;
	st.f32 	[%SP+4468], %f289;
	st.f32 	[%SP+4464], %f288;
	ld.u64 	%rd329, [%SP+4360];
	add.s64 	%rd25, %rd329, 96;
$L__tmp2865:
	.loc	20 204 76
	bra.uni	$L__tmp2866;
$L__tmp2866:
	.loc	20 63 18
	mov.u32 	%r174, 0;
	mov.b32 	%r47, %r174;
$L__tmp2867:
	.loc	20 63 5
	mov.u32 	%r702, %r47;
$L__tmp2868:
	bra.uni 	$L__BB19_55;

$L__BB19_55:
	mov.u32 	%r48, %r702;
$L__tmp2869:
	cvt.s64.s32 	%rd330, %r48;
	setp.lt.u64 	%p49, %rd330, 16;
	not.pred 	%p50, %p49;
	@%p50 bra 	$L__BB19_57;
	bra.uni 	$L__BB19_56;

$L__BB19_56:
$L__tmp2870:
	.loc	20 64 9
	cvt.s64.s32 	%rd498, %r48;
	add.u64 	%rd499, %SP, 4048;
	add.s64 	%rd500, %rd499, %rd498;
	cvt.s64.s32 	%rd501, %r48;
	add.s64 	%rd496, %rd25, %rd501;
$L__tmp2871:
	.loc	20 64 40
	bra.uni	$L__tmp2872;
$L__tmp2872:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd495, %rd496;
	// end inline asm
$L__tmp2873:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r184,%r185,%r186,%r187}, [%rd495];
	// end inline asm
	st.u32 	[%SP+4032], %r184;
	st.u32 	[%SP+4036], %r185;
	st.u32 	[%SP+4040], %r186;
	st.u32 	[%SP+4044], %r187;
	.loc	20 56 5
	ld.u32 	%r188, [%SP+4032];
	ld.u32 	%r189, [%SP+4036];
	ld.u32 	%r190, [%SP+4040];
	ld.u32 	%r191, [%SP+4044];
$L__tmp2874:
	.loc	20 64 40
	st.u32 	[%rd500+12], %r191;
	st.u32 	[%rd500+8], %r190;
	st.u32 	[%rd500+4], %r189;
	st.u32 	[%rd500], %r188;
$L__tmp2875:
	.loc	20 63 42
	add.s32 	%r49, %r48, 16;
$L__tmp2876:
	mov.u32 	%r702, %r49;
$L__tmp2877:
	bra.uni 	$L__BB19_55;
$L__tmp2878:

$L__BB19_57:
	.loc	20 65 5
	ld.f32 	%f292, [%SP+4048];
	ld.f32 	%f293, [%SP+4052];
	ld.f32 	%f294, [%SP+4056];
	ld.f32 	%f295, [%SP+4060];
$L__tmp2879:
	.loc	20 204 76
	st.f32 	[%SP+4508], %f295;
	st.f32 	[%SP+4504], %f294;
	st.f32 	[%SP+4500], %f293;
	st.f32 	[%SP+4496], %f292;
	add.u64 	%rd331, %SP, 4496;
	mov.b64 	%rd332, %rd331;
	st.u64 	[%SP+4024], %rd332;
	mov.f32 	%f296, %f10;
$L__tmp2880:
	.loc	20 204 60
	bra.uni	$L__tmp2881;
$L__tmp2881:
	.loc	20 45 5
	ld.u64 	%rd333, [%SP+4024];
	ld.f32 	%f297, [%rd333];
	mul.f32 	%f298, %f297, %f296;
	ld.u64 	%rd334, [%SP+4024];
	ld.f32 	%f299, [%rd334+4];
	mul.f32 	%f300, %f299, %f296;
	ld.u64 	%rd335, [%SP+4024];
	ld.f32 	%f301, [%rd335+8];
	mul.f32 	%f302, %f301, %f296;
	ld.u64 	%rd336, [%SP+4024];
	ld.f32 	%f303, [%rd336+12];
	mul.f32 	%f304, %f303, %f296;
$L__tmp2882:
	.loc	20 45 12
	{ // callseq 175, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f298;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f300;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f302;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f304;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f305, %f306, %f307, %f308}, [retval0+0];
	} // callseq 175
$L__tmp2883:
	.loc	20 204 60
	st.f32 	[%SP+4492], %f308;
	st.f32 	[%SP+4488], %f307;
	st.f32 	[%SP+4484], %f306;
	st.f32 	[%SP+4480], %f305;
	add.u64 	%rd337, %SP, 4464;
	mov.b64 	%rd338, %rd337;
	st.u64 	[%SP+4008], %rd338;
	add.u64 	%rd339, %SP, 4480;
	mov.b64 	%rd340, %rd339;
	st.u64 	[%SP+4016], %rd340;
	.loc	20 204 16
	bra.uni	$L__tmp2884;
$L__tmp2884:
	.loc	20 40 5
	ld.u64 	%rd341, [%SP+4008];
	ld.f32 	%f309, [%rd341];
	ld.u64 	%rd342, [%SP+4016];
	ld.f32 	%f310, [%rd342];
	add.f32 	%f311, %f309, %f310;
	ld.u64 	%rd343, [%SP+4008];
	ld.f32 	%f312, [%rd343+4];
	ld.u64 	%rd344, [%SP+4016];
	ld.f32 	%f313, [%rd344+4];
	add.f32 	%f314, %f312, %f313;
	ld.u64 	%rd345, [%SP+4008];
	ld.f32 	%f315, [%rd345+8];
	ld.u64 	%rd346, [%SP+4016];
	ld.f32 	%f316, [%rd346+8];
	add.f32 	%f317, %f315, %f316;
	ld.u64 	%rd347, [%SP+4008];
	ld.f32 	%f318, [%rd347+12];
	ld.u64 	%rd348, [%SP+4016];
	ld.f32 	%f319, [%rd348+12];
	add.f32 	%f320, %f318, %f319;
$L__tmp2885:
	.loc	20 40 12
	{ // callseq 176, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f311;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f314;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f317;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f320;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f321, %f322, %f323, %f324}, [retval0+0];
	} // callseq 176
$L__tmp2886:
	.loc	20 204 16
	st.f32 	[%rd16+12], %f324;
	st.f32 	[%rd16+8], %f323;
	st.f32 	[%rd16+4], %f322;
	st.f32 	[%rd16], %f321;
	mov.b64 	%rd349, %rd17;
	st.u64 	[%SP+4000], %rd349;
	mov.f32 	%f325, %f11;
$L__tmp2887:
	.loc	20 205 32
	bra.uni	$L__tmp2888;
$L__tmp2888:
	.loc	20 45 5
	ld.u64 	%rd350, [%SP+4000];
	ld.f32 	%f326, [%rd350];
	mul.f32 	%f327, %f326, %f325;
	ld.u64 	%rd351, [%SP+4000];
	ld.f32 	%f328, [%rd351+4];
	mul.f32 	%f329, %f328, %f325;
	ld.u64 	%rd352, [%SP+4000];
	ld.f32 	%f330, [%rd352+8];
	mul.f32 	%f331, %f330, %f325;
	ld.u64 	%rd353, [%SP+4000];
	ld.f32 	%f332, [%rd353+12];
	mul.f32 	%f333, %f332, %f325;
$L__tmp2889:
	.loc	20 45 12
	{ // callseq 177, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f327;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f329;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f331;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f333;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f334, %f335, %f336, %f337}, [retval0+0];
	} // callseq 177
$L__tmp2890:
	.loc	20 205 32
	st.f32 	[%SP+4524], %f337;
	st.f32 	[%SP+4520], %f336;
	st.f32 	[%SP+4516], %f335;
	st.f32 	[%SP+4512], %f334;
	ld.u64 	%rd354, [%SP+4360];
	add.s64 	%rd26, %rd354, 112;
$L__tmp2891:
	.loc	20 205 76
	bra.uni	$L__tmp2892;
$L__tmp2892:
	.loc	20 63 18
	mov.u32 	%r175, 0;
	mov.b32 	%r50, %r175;
$L__tmp2893:
	.loc	20 63 5
	mov.u32 	%r703, %r50;
$L__tmp2894:
	bra.uni 	$L__BB19_58;

$L__BB19_58:
	mov.u32 	%r51, %r703;
$L__tmp2895:
	cvt.s64.s32 	%rd355, %r51;
	setp.lt.u64 	%p51, %rd355, 16;
	not.pred 	%p52, %p51;
	@%p52 bra 	$L__BB19_60;
	bra.uni 	$L__BB19_59;

$L__BB19_59:
$L__tmp2896:
	.loc	20 64 9
	cvt.s64.s32 	%rd491, %r51;
	add.u64 	%rd492, %SP, 3984;
	add.s64 	%rd493, %rd492, %rd491;
	cvt.s64.s32 	%rd494, %r51;
	add.s64 	%rd489, %rd26, %rd494;
$L__tmp2897:
	.loc	20 64 40
	bra.uni	$L__tmp2898;
$L__tmp2898:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd488, %rd489;
	// end inline asm
$L__tmp2899:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r176,%r177,%r178,%r179}, [%rd488];
	// end inline asm
	st.u32 	[%SP+3968], %r176;
	st.u32 	[%SP+3972], %r177;
	st.u32 	[%SP+3976], %r178;
	st.u32 	[%SP+3980], %r179;
	.loc	20 56 5
	ld.u32 	%r180, [%SP+3968];
	ld.u32 	%r181, [%SP+3972];
	ld.u32 	%r182, [%SP+3976];
	ld.u32 	%r183, [%SP+3980];
$L__tmp2900:
	.loc	20 64 40
	st.u32 	[%rd493+12], %r183;
	st.u32 	[%rd493+8], %r182;
	st.u32 	[%rd493+4], %r181;
	st.u32 	[%rd493], %r180;
$L__tmp2901:
	.loc	20 63 42
	add.s32 	%r52, %r51, 16;
$L__tmp2902:
	mov.u32 	%r703, %r52;
$L__tmp2903:
	bra.uni 	$L__BB19_58;
$L__tmp2904:

$L__BB19_60:
	.loc	20 65 5
	ld.f32 	%f338, [%SP+3984];
	ld.f32 	%f339, [%SP+3988];
	ld.f32 	%f340, [%SP+3992];
	ld.f32 	%f341, [%SP+3996];
$L__tmp2905:
	.loc	20 205 76
	st.f32 	[%SP+4556], %f341;
	st.f32 	[%SP+4552], %f340;
	st.f32 	[%SP+4548], %f339;
	st.f32 	[%SP+4544], %f338;
	add.u64 	%rd356, %SP, 4544;
	mov.b64 	%rd357, %rd356;
	st.u64 	[%SP+3952], %rd357;
	mov.f32 	%f342, %f10;
$L__tmp2906:
	.loc	20 205 60
	bra.uni	$L__tmp2907;
$L__tmp2907:
	.loc	20 45 5
	ld.u64 	%rd358, [%SP+3952];
	ld.f32 	%f343, [%rd358];
	mul.f32 	%f344, %f343, %f342;
	ld.u64 	%rd359, [%SP+3952];
	ld.f32 	%f345, [%rd359+4];
	mul.f32 	%f346, %f345, %f342;
	ld.u64 	%rd360, [%SP+3952];
	ld.f32 	%f347, [%rd360+8];
	mul.f32 	%f348, %f347, %f342;
	ld.u64 	%rd361, [%SP+3952];
	ld.f32 	%f349, [%rd361+12];
	mul.f32 	%f350, %f349, %f342;
$L__tmp2908:
	.loc	20 45 12
	{ // callseq 178, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f344;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f346;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f348;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f350;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f351, %f352, %f353, %f354}, [retval0+0];
	} // callseq 178
$L__tmp2909:
	.loc	20 205 60
	st.f32 	[%SP+4540], %f354;
	st.f32 	[%SP+4536], %f353;
	st.f32 	[%SP+4532], %f352;
	st.f32 	[%SP+4528], %f351;
	add.u64 	%rd362, %SP, 4512;
	mov.b64 	%rd363, %rd362;
	st.u64 	[%SP+3936], %rd363;
	add.u64 	%rd364, %SP, 4528;
	mov.b64 	%rd365, %rd364;
	st.u64 	[%SP+3944], %rd365;
	.loc	20 205 16
	bra.uni	$L__tmp2910;
$L__tmp2910:
	.loc	20 40 5
	ld.u64 	%rd366, [%SP+3936];
	ld.f32 	%f355, [%rd366];
	ld.u64 	%rd367, [%SP+3944];
	ld.f32 	%f356, [%rd367];
	add.f32 	%f357, %f355, %f356;
	ld.u64 	%rd368, [%SP+3936];
	ld.f32 	%f358, [%rd368+4];
	ld.u64 	%rd369, [%SP+3944];
	ld.f32 	%f359, [%rd369+4];
	add.f32 	%f360, %f358, %f359;
	ld.u64 	%rd370, [%SP+3936];
	ld.f32 	%f361, [%rd370+8];
	ld.u64 	%rd371, [%SP+3944];
	ld.f32 	%f362, [%rd371+8];
	add.f32 	%f363, %f361, %f362;
	ld.u64 	%rd372, [%SP+3936];
	ld.f32 	%f364, [%rd372+12];
	ld.u64 	%rd373, [%SP+3944];
	ld.f32 	%f365, [%rd373+12];
	add.f32 	%f366, %f364, %f365;
$L__tmp2911:
	.loc	20 40 12
	{ // callseq 179, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f357;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f360;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f363;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f366;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f367, %f368, %f369, %f370}, [retval0+0];
	} // callseq 179
$L__tmp2912:
	.loc	20 205 16
	st.f32 	[%rd17+12], %f370;
	st.f32 	[%rd17+8], %f369;
	st.f32 	[%rd17+4], %f368;
	st.f32 	[%rd17], %f367;
	.loc	20 207 26
	ld.f32 	%f371, [%rd16+4];
	ld.f32 	%f372, [%rd16+4];
	mul.f32 	%f373, %f371, %f372;
	ld.f32 	%f374, [%rd16+8];
	ld.f32 	%f375, [%rd16+8];
	mul.f32 	%f376, %f374, %f375;
	add.f32 	%f377, %f373, %f376;
	ld.f32 	%f378, [%rd16+12];
	ld.f32 	%f379, [%rd16+12];
	mul.f32 	%f380, %f378, %f379;
	add.f32 	%f381, %f377, %f380;
	ld.f32 	%f382, [%rd17];
	ld.f32 	%f383, [%rd17];
	mul.f32 	%f384, %f382, %f383;
	add.f32 	%f385, %f381, %f384;
	.loc	20 207 34
	{ // callseq 180, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f385;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZSt4sqrtf, 
	(
	param0
	);
	ld.param.f32 	%f386, [retval0+0];
	} // callseq 180
	rcp.rn.f32 	%f387, %f386;
$L__tmp2913:
	.loc	20 208 9
	ld.f32 	%f388, [%rd16+4];
	mul.f32 	%f389, %f388, %f387;
	st.f32 	[%rd16+4], %f389;
	.loc	20 209 9
	ld.f32 	%f390, [%rd16+8];
	mul.f32 	%f391, %f390, %f387;
	st.f32 	[%rd16+8], %f391;
	.loc	20 210 9
	ld.f32 	%f392, [%rd16+12];
	mul.f32 	%f393, %f392, %f387;
	st.f32 	[%rd16+12], %f393;
	.loc	20 211 9
	ld.f32 	%f394, [%rd17];
	mul.f32 	%f395, %f394, %f387;
	st.f32 	[%rd17], %f395;
	bra.uni 	$L__BB19_61;
$L__tmp2914:

$L__BB19_61:
	.loc	20 269 18
	ld.f32 	%f396, [%SP+4816];
	st.f32 	[%SP+4880], %f396;
	ld.f32 	%f397, [%SP+4820];
	st.f32 	[%SP+4884], %f397;
	ld.f32 	%f398, [%SP+4824];
	st.f32 	[%SP+4888], %f398;
	ld.f32 	%f399, [%SP+4828];
	st.f32 	[%SP+4892], %f399;
	ld.f32 	%f400, [%SP+4832];
	st.f32 	[%SP+4896], %f400;
	add.u64 	%rd374, %SP, 4816;
	add.s64 	%rd375, %rd374, 16;
	ld.f32 	%f401, [%rd375+4];
	st.f32 	[%SP+4900], %f401;
	add.s64 	%rd376, %rd374, 16;
	ld.f32 	%f402, [%rd376+8];
	st.f32 	[%SP+4904], %f402;
	add.s64 	%rd377, %rd374, 16;
	ld.f32 	%f403, [%rd377+12];
	st.f32 	[%SP+4908], %f403;
	ld.f32 	%f404, [%SP+4848];
	st.f32 	[%SP+4912], %f404;
	add.s64 	%rd378, %rd374, 32;
	ld.f32 	%f405, [%rd378+4];
	st.f32 	[%SP+4916], %f405;
	add.s64 	%rd379, %rd374, 32;
	ld.f32 	%f406, [%rd379+8];
	st.f32 	[%SP+4920], %f406;
	add.s64 	%rd380, %rd374, 32;
	ld.f32 	%f407, [%rd380+12];
	st.f32 	[%SP+4924], %f407;
	ld.f32 	%f408, [%SP+4864];
	st.f32 	[%SP+4928], %f408;
	add.s64 	%rd381, %rd374, 48;
	ld.f32 	%f409, [%rd381+4];
	st.f32 	[%SP+4932], %f409;
	add.s64 	%rd382, %rd374, 48;
	ld.f32 	%f410, [%rd382+8];
	st.f32 	[%SP+4936], %f410;
	add.s64 	%rd383, %rd374, 48;
	ld.f32 	%f411, [%rd383+12];
	st.f32 	[%SP+4940], %f411;
	.loc	20 273 5
	ld.u64 	%rd384, [%SP+4760];
	ld.u64 	%rd385, [%SP+4768];
	ld.u64 	%rd386, [%SP+4776];
	mov.b64 	%rd387, %rd384;
	st.u64 	[%SP+3872], %rd387;
	mov.b64 	%rd388, %rd385;
	st.u64 	[%SP+3880], %rd388;
	mov.b64 	%rd389, %rd386;
	st.u64 	[%SP+3888], %rd389;
	add.u64 	%rd390, %SP, 4880;
	mov.b64 	%rd391, %rd390;
	st.u64 	[%SP+3896], %rd391;
	.loc	20 273 5
	bra.uni	$L__tmp2915;
$L__tmp2915:
	.loc	20 84 18
	ld.u64 	%rd392, [%SP+3896];
	ld.f32 	%f412, [%rd392+36];
	st.f32 	[%SP+3904], %f412;
	ld.u64 	%rd393, [%SP+3896];
	ld.f32 	%f413, [%rd393+40];
	st.f32 	[%SP+3908], %f413;
	ld.u64 	%rd394, [%SP+3896];
	ld.f32 	%f414, [%rd394+44];
	st.f32 	[%SP+3912], %f414;
	ld.u64 	%rd395, [%SP+3896];
	ld.f32 	%f415, [%rd395+48];
	st.f32 	[%SP+3916], %f415;
	.loc	20 87 25
	ld.u64 	%rd396, [%SP+3896];
	ld.f32 	%f416, [%rd396+36];
	ld.u64 	%rd397, [%SP+3896];
	ld.f32 	%f417, [%rd397+36];
	mul.f32 	%f418, %f416, %f417;
	ld.u64 	%rd398, [%SP+3896];
	ld.f32 	%f419, [%rd398+40];
	ld.u64 	%rd399, [%SP+3896];
	ld.f32 	%f420, [%rd399+40];
	mul.f32 	%f421, %f419, %f420;
	add.f32 	%f422, %f418, %f421;
	ld.u64 	%rd400, [%SP+3896];
	ld.f32 	%f423, [%rd400+44];
	ld.u64 	%rd401, [%SP+3896];
	ld.f32 	%f424, [%rd401+44];
	mul.f32 	%f425, %f423, %f424;
	add.f32 	%f426, %f422, %f425;
	ld.u64 	%rd402, [%SP+3896];
	ld.f32 	%f427, [%rd402+48];
	ld.u64 	%rd403, [%SP+3896];
	ld.f32 	%f428, [%rd403+48];
	mul.f32 	%f429, %f427, %f428;
	add.f32 	%f430, %f426, %f429;
	rcp.rn.f32 	%f431, %f430;
$L__tmp2916:
	.loc	20 0 25
	add.u64 	%rd404, %SP, 3904;
	mov.b64 	%rd405, %rd404;
	st.u64 	[%SP+3864], %rd405;
	mov.f32 	%f432, %f431;
$L__tmp2917:
	.loc	20 88 23
	bra.uni	$L__tmp2918;
$L__tmp2918:
	.loc	20 45 5
	ld.u64 	%rd406, [%SP+3864];
	ld.f32 	%f433, [%rd406];
	mul.f32 	%f434, %f433, %f432;
	ld.u64 	%rd407, [%SP+3864];
	ld.f32 	%f435, [%rd407+4];
	mul.f32 	%f436, %f435, %f432;
	ld.u64 	%rd408, [%SP+3864];
	ld.f32 	%f437, [%rd408+8];
	mul.f32 	%f438, %f437, %f432;
	ld.u64 	%rd409, [%SP+3864];
	ld.f32 	%f439, [%rd409+12];
	mul.f32 	%f440, %f439, %f432;
$L__tmp2919:
	.loc	20 45 12
	{ // callseq 181, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f434;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f436;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f438;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f440;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f441, %f442, %f443, %f444}, [retval0+0];
	} // callseq 181
$L__tmp2920:
	.loc	20 88 23
	st.f32 	[%SP+3932], %f444;
	st.f32 	[%SP+3928], %f443;
	st.f32 	[%SP+3924], %f442;
	st.f32 	[%SP+3920], %f441;
	.loc	20 90 21
	ld.f32 	%f445, [%SP+3916];
	ld.f32 	%f446, [%SP+3932];
	mul.f32 	%f447, %f445, %f446;
$L__tmp2921:
	.loc	20 91 21
	ld.f32 	%f448, [%SP+3904];
	ld.f32 	%f449, [%SP+3920];
	mul.f32 	%f450, %f448, %f449;
$L__tmp2922:
	.loc	20 92 21
	ld.f32 	%f451, [%SP+3908];
	ld.f32 	%f452, [%SP+3924];
	mul.f32 	%f453, %f451, %f452;
$L__tmp2923:
	.loc	20 93 21
	ld.f32 	%f454, [%SP+3912];
	ld.f32 	%f455, [%SP+3928];
	mul.f32 	%f456, %f454, %f455;
$L__tmp2924:
	.loc	20 95 20
	ld.f32 	%f457, [%SP+3904];
	ld.f32 	%f458, [%SP+3924];
	mul.f32 	%f459, %f457, %f458;
$L__tmp2925:
	.loc	20 96 20
	ld.f32 	%f460, [%SP+3912];
	ld.f32 	%f461, [%SP+3932];
	mul.f32 	%f462, %f460, %f461;
$L__tmp2926:
	.loc	20 97 20
	ld.f32 	%f463, [%SP+3904];
	ld.f32 	%f464, [%SP+3928];
	mul.f32 	%f465, %f463, %f464;
$L__tmp2927:
	.loc	20 98 20
	ld.f32 	%f466, [%SP+3908];
	ld.f32 	%f467, [%SP+3932];
	mul.f32 	%f468, %f466, %f467;
$L__tmp2928:
	.loc	20 99 20
	ld.f32 	%f469, [%SP+3908];
	ld.f32 	%f470, [%SP+3928];
	mul.f32 	%f471, %f469, %f470;
$L__tmp2929:
	.loc	20 100 20
	ld.f32 	%f472, [%SP+3904];
	ld.f32 	%f473, [%SP+3932];
	mul.f32 	%f474, %f472, %f473;
$L__tmp2930:
	.loc	20 102 5
	sub.f32 	%f475, %f450, %f453;
	sub.f32 	%f476, %f475, %f456;
	add.f32 	%f477, %f476, %f447;
	ld.u64 	%rd410, [%SP+3872];
	st.f32 	[%rd410], %f477;
	.loc	20 103 5
	sub.f32 	%f478, %f459, %f462;
	mul.f32 	%f479, %f478, 0f40000000;
	ld.u64 	%rd411, [%SP+3872];
	st.f32 	[%rd411+4], %f479;
	.loc	20 104 5
	add.f32 	%f480, %f465, %f468;
	mul.f32 	%f481, %f480, 0f40000000;
	ld.u64 	%rd412, [%SP+3872];
	st.f32 	[%rd412+8], %f481;
	.loc	20 106 5
	add.f32 	%f482, %f459, %f462;
	mul.f32 	%f483, %f482, 0f40000000;
	ld.u64 	%rd413, [%SP+3880];
	st.f32 	[%rd413], %f483;
	.loc	20 107 5
	neg.f32 	%f484, %f450;
	add.f32 	%f485, %f484, %f453;
	sub.f32 	%f486, %f485, %f456;
	add.f32 	%f487, %f486, %f447;
	ld.u64 	%rd414, [%SP+3880];
	st.f32 	[%rd414+4], %f487;
	.loc	20 108 5
	sub.f32 	%f488, %f471, %f474;
	mul.f32 	%f489, %f488, 0f40000000;
	ld.u64 	%rd415, [%SP+3880];
	st.f32 	[%rd415+8], %f489;
	.loc	20 110 5
	sub.f32 	%f490, %f465, %f468;
	mul.f32 	%f491, %f490, 0f40000000;
	ld.u64 	%rd416, [%SP+3888];
	st.f32 	[%rd416], %f491;
	.loc	20 111 5
	add.f32 	%f492, %f471, %f474;
	mul.f32 	%f493, %f492, 0f40000000;
	ld.u64 	%rd417, [%SP+3888];
	st.f32 	[%rd417+4], %f493;
	.loc	20 112 5
	neg.f32 	%f494, %f450;
	sub.f32 	%f495, %f494, %f453;
	add.f32 	%f496, %f495, %f456;
	add.f32 	%f497, %f496, %f447;
	ld.u64 	%rd418, [%SP+3888];
	st.f32 	[%rd418+8], %f497;
	.loc	20 114 5
	ld.u64 	%rd419, [%SP+3872];
	ld.f32 	%f498, [%rd419];
	ld.u64 	%rd420, [%SP+3896];
	ld.f32 	%f499, [%rd420+12];
	mul.f32 	%f500, %f498, %f499;
	ld.u64 	%rd421, [%SP+3872];
	ld.f32 	%f501, [%rd421+4];
	ld.u64 	%rd422, [%SP+3896];
	ld.f32 	%f502, [%rd422+24];
	mul.f32 	%f503, %f501, %f502;
	add.f32 	%f504, %f500, %f503;
	ld.u64 	%rd423, [%SP+3872];
	ld.f32 	%f505, [%rd423+8];
	ld.u64 	%rd424, [%SP+3896];
	ld.f32 	%f506, [%rd424+32];
	mul.f32 	%f507, %f505, %f506;
	add.f32 	%f508, %f504, %f507;
	ld.u64 	%rd425, [%SP+3896];
	ld.f32 	%f509, [%rd425+52];
	add.f32 	%f510, %f508, %f509;
	ld.u64 	%rd426, [%SP+3872];
	st.f32 	[%rd426+12], %f510;
	.loc	20 115 5
	ld.u64 	%rd427, [%SP+3880];
	ld.f32 	%f511, [%rd427];
	ld.u64 	%rd428, [%SP+3896];
	ld.f32 	%f512, [%rd428+12];
	mul.f32 	%f513, %f511, %f512;
	ld.u64 	%rd429, [%SP+3880];
	ld.f32 	%f514, [%rd429+4];
	ld.u64 	%rd430, [%SP+3896];
	ld.f32 	%f515, [%rd430+24];
	mul.f32 	%f516, %f514, %f515;
	add.f32 	%f517, %f513, %f516;
	ld.u64 	%rd431, [%SP+3880];
	ld.f32 	%f518, [%rd431+8];
	ld.u64 	%rd432, [%SP+3896];
	ld.f32 	%f519, [%rd432+32];
	mul.f32 	%f520, %f518, %f519;
	add.f32 	%f521, %f517, %f520;
	ld.u64 	%rd433, [%SP+3896];
	ld.f32 	%f522, [%rd433+56];
	add.f32 	%f523, %f521, %f522;
	ld.u64 	%rd434, [%SP+3880];
	st.f32 	[%rd434+12], %f523;
	.loc	20 116 5
	ld.u64 	%rd435, [%SP+3888];
	ld.f32 	%f524, [%rd435];
	ld.u64 	%rd436, [%SP+3896];
	ld.f32 	%f525, [%rd436+12];
	mul.f32 	%f526, %f524, %f525;
	ld.u64 	%rd437, [%SP+3888];
	ld.f32 	%f527, [%rd437+4];
	ld.u64 	%rd438, [%SP+3896];
	ld.f32 	%f528, [%rd438+24];
	mul.f32 	%f529, %f527, %f528;
	add.f32 	%f530, %f526, %f529;
	ld.u64 	%rd439, [%SP+3888];
	ld.f32 	%f531, [%rd439+8];
	ld.u64 	%rd440, [%SP+3896];
	ld.f32 	%f532, [%rd440+32];
	mul.f32 	%f533, %f531, %f532;
	add.f32 	%f534, %f530, %f533;
	ld.u64 	%rd441, [%SP+3896];
	ld.f32 	%f535, [%rd441+60];
	add.f32 	%f536, %f534, %f535;
	ld.u64 	%rd442, [%SP+3888];
	st.f32 	[%rd442+12], %f536;
	.loc	20 118 5
	ld.u64 	%rd443, [%SP+3872];
	ld.f32 	%f537, [%rd443];
	ld.u64 	%rd444, [%SP+3896];
	ld.f32 	%f538, [%rd444+8];
	mul.f32 	%f539, %f537, %f538;
	ld.u64 	%rd445, [%SP+3872];
	ld.f32 	%f540, [%rd445+4];
	ld.u64 	%rd446, [%SP+3896];
	ld.f32 	%f541, [%rd446+20];
	mul.f32 	%f542, %f540, %f541;
	add.f32 	%f543, %f539, %f542;
	ld.u64 	%rd447, [%SP+3872];
	ld.f32 	%f544, [%rd447+8];
	ld.u64 	%rd448, [%SP+3896];
	ld.f32 	%f545, [%rd448+28];
	mul.f32 	%f546, %f544, %f545;
	add.f32 	%f547, %f543, %f546;
	ld.u64 	%rd449, [%SP+3872];
	st.f32 	[%rd449+8], %f547;
	.loc	20 119 5
	ld.u64 	%rd450, [%SP+3880];
	ld.f32 	%f548, [%rd450];
	ld.u64 	%rd451, [%SP+3896];
	ld.f32 	%f549, [%rd451+8];
	mul.f32 	%f550, %f548, %f549;
	ld.u64 	%rd452, [%SP+3880];
	ld.f32 	%f551, [%rd452+4];
	ld.u64 	%rd453, [%SP+3896];
	ld.f32 	%f552, [%rd453+20];
	mul.f32 	%f553, %f551, %f552;
	add.f32 	%f554, %f550, %f553;
	ld.u64 	%rd454, [%SP+3880];
	ld.f32 	%f555, [%rd454+8];
	ld.u64 	%rd455, [%SP+3896];
	ld.f32 	%f556, [%rd455+28];
	mul.f32 	%f557, %f555, %f556;
	add.f32 	%f558, %f554, %f557;
	ld.u64 	%rd456, [%SP+3880];
	st.f32 	[%rd456+8], %f558;
	.loc	20 120 5
	ld.u64 	%rd457, [%SP+3888];
	ld.f32 	%f559, [%rd457];
	ld.u64 	%rd458, [%SP+3896];
	ld.f32 	%f560, [%rd458+8];
	mul.f32 	%f561, %f559, %f560;
	ld.u64 	%rd459, [%SP+3888];
	ld.f32 	%f562, [%rd459+4];
	ld.u64 	%rd460, [%SP+3896];
	ld.f32 	%f563, [%rd460+20];
	mul.f32 	%f564, %f562, %f563;
	add.f32 	%f565, %f561, %f564;
	ld.u64 	%rd461, [%SP+3888];
	ld.f32 	%f566, [%rd461+8];
	ld.u64 	%rd462, [%SP+3896];
	ld.f32 	%f567, [%rd462+28];
	mul.f32 	%f568, %f566, %f567;
	add.f32 	%f569, %f565, %f568;
	ld.u64 	%rd463, [%SP+3888];
	st.f32 	[%rd463+8], %f569;
	.loc	20 122 5
	ld.u64 	%rd464, [%SP+3872];
	ld.f32 	%f570, [%rd464];
	ld.u64 	%rd465, [%SP+3896];
	ld.f32 	%f571, [%rd465+4];
	mul.f32 	%f572, %f570, %f571;
	ld.u64 	%rd466, [%SP+3872];
	ld.f32 	%f573, [%rd466+4];
	ld.u64 	%rd467, [%SP+3896];
	ld.f32 	%f574, [%rd467+16];
	mul.f32 	%f575, %f573, %f574;
	add.f32 	%f576, %f572, %f575;
	ld.u64 	%rd468, [%SP+3872];
	st.f32 	[%rd468+4], %f576;
	.loc	20 123 5
	ld.u64 	%rd469, [%SP+3880];
	ld.f32 	%f577, [%rd469];
	ld.u64 	%rd470, [%SP+3896];
	ld.f32 	%f578, [%rd470+4];
	mul.f32 	%f579, %f577, %f578;
	ld.u64 	%rd471, [%SP+3880];
	ld.f32 	%f580, [%rd471+4];
	ld.u64 	%rd472, [%SP+3896];
	ld.f32 	%f581, [%rd472+16];
	mul.f32 	%f582, %f580, %f581;
	add.f32 	%f583, %f579, %f582;
	ld.u64 	%rd473, [%SP+3880];
	st.f32 	[%rd473+4], %f583;
	.loc	20 124 5
	ld.u64 	%rd474, [%SP+3888];
	ld.f32 	%f584, [%rd474];
	ld.u64 	%rd475, [%SP+3896];
	ld.f32 	%f585, [%rd475+4];
	mul.f32 	%f586, %f584, %f585;
	ld.u64 	%rd476, [%SP+3888];
	ld.f32 	%f587, [%rd476+4];
	ld.u64 	%rd477, [%SP+3896];
	ld.f32 	%f588, [%rd477+16];
	mul.f32 	%f589, %f587, %f588;
	add.f32 	%f590, %f586, %f589;
	ld.u64 	%rd478, [%SP+3888];
	st.f32 	[%rd478+4], %f590;
	.loc	20 126 5
	ld.u64 	%rd479, [%SP+3872];
	ld.f32 	%f591, [%rd479];
	ld.u64 	%rd480, [%SP+3896];
	ld.f32 	%f592, [%rd480];
	mul.f32 	%f593, %f591, %f592;
	ld.u64 	%rd481, [%SP+3872];
	st.f32 	[%rd481], %f593;
	.loc	20 127 5
	ld.u64 	%rd482, [%SP+3880];
	ld.f32 	%f594, [%rd482];
	ld.u64 	%rd483, [%SP+3896];
	ld.f32 	%f595, [%rd483];
	mul.f32 	%f596, %f594, %f595;
	ld.u64 	%rd484, [%SP+3880];
	st.f32 	[%rd484], %f596;
	.loc	20 128 5
	ld.u64 	%rd485, [%SP+3888];
	ld.f32 	%f597, [%rd485];
	ld.u64 	%rd486, [%SP+3896];
	ld.f32 	%f598, [%rd486];
	mul.f32 	%f599, %f597, %f598;
	ld.u64 	%rd487, [%SP+3888];
	st.f32 	[%rd487], %f599;
$L__tmp2931:
	.loc	20 296 13
	bra.uni 	$L__BB19_62;
$L__tmp2932:

$L__BB19_62:
	.loc	20 299 9
	and.b16  	%rs16, %rs1, 255;
	setp.ne.s16 	%p69, %rs16, 0;
	not.pred 	%p70, %p69;
	not.pred 	%p71, %p70;
	@%p71 bra 	$L__BB19_64;
	bra.uni 	$L__BB19_63;

$L__BB19_63:
$L__tmp2933:
	.loc	20 300 13
	ld.u64 	%rd676, [%SP+5952];
	ld.u64 	%rd677, [%SP+5960];
	ld.u64 	%rd678, [%SP+5968];
	mov.b64 	%rd679, %rd676;
	st.u64 	[%SP+3792], %rd679;
	mov.b64 	%rd680, %rd677;
	st.u64 	[%SP+3800], %rd680;
	mov.b64 	%rd681, %rd678;
	st.u64 	[%SP+3808], %rd681;
	.loc	20 300 13
	bra.uni	$L__tmp2934;
$L__tmp2934:
	.loc	20 134 22
	ld.u64 	%rd682, [%SP+3792];
	ld.f32 	%f795, [%rd682];
	ld.u64 	%rd683, [%SP+3800];
	ld.f32 	%f796, [%rd683+4];
	ld.u64 	%rd684, [%SP+3808];
	ld.f32 	%f797, [%rd684+8];
	mul.f32 	%f798, %f796, %f797;
	ld.u64 	%rd685, [%SP+3800];
	ld.f32 	%f799, [%rd685+8];
	ld.u64 	%rd686, [%SP+3808];
	ld.f32 	%f800, [%rd686+4];
	mul.f32 	%f801, %f799, %f800;
	sub.f32 	%f802, %f798, %f801;
	mul.f32 	%f803, %f795, %f802;
	ld.u64 	%rd687, [%SP+3792];
	ld.f32 	%f804, [%rd687+4];
	ld.u64 	%rd688, [%SP+3800];
	ld.f32 	%f805, [%rd688];
	ld.u64 	%rd689, [%SP+3808];
	ld.f32 	%f806, [%rd689+8];
	mul.f32 	%f807, %f805, %f806;
	ld.u64 	%rd690, [%SP+3800];
	ld.f32 	%f808, [%rd690+8];
	ld.u64 	%rd691, [%SP+3808];
	ld.f32 	%f809, [%rd691];
	mul.f32 	%f810, %f808, %f809;
	sub.f32 	%f811, %f807, %f810;
	mul.f32 	%f812, %f804, %f811;
	sub.f32 	%f813, %f803, %f812;
	ld.u64 	%rd692, [%SP+3792];
	ld.f32 	%f814, [%rd692+8];
	ld.u64 	%rd693, [%SP+3800];
	ld.f32 	%f815, [%rd693];
	ld.u64 	%rd694, [%SP+3808];
	ld.f32 	%f816, [%rd694+4];
	mul.f32 	%f817, %f815, %f816;
	ld.u64 	%rd695, [%SP+3800];
	ld.f32 	%f818, [%rd695+4];
	ld.u64 	%rd696, [%SP+3808];
	ld.f32 	%f819, [%rd696];
	mul.f32 	%f820, %f818, %f819;
	sub.f32 	%f821, %f817, %f820;
	mul.f32 	%f822, %f814, %f821;
	add.f32 	%f823, %f813, %f822;
$L__tmp2935:
	.loc	20 137 26
	rcp.rn.f32 	%f824, %f823;
$L__tmp2936:
	.loc	20 140 5
	ld.u64 	%rd697, [%SP+3800];
	ld.f32 	%f825, [%rd697+4];
	ld.u64 	%rd698, [%SP+3808];
	ld.f32 	%f826, [%rd698+8];
	mul.f32 	%f827, %f825, %f826;
	ld.u64 	%rd699, [%SP+3808];
	ld.f32 	%f828, [%rd699+4];
	ld.u64 	%rd700, [%SP+3800];
	ld.f32 	%f829, [%rd700+8];
	mul.f32 	%f830, %f828, %f829;
	sub.f32 	%f831, %f827, %f830;
	mul.f32 	%f832, %f824, %f831;
	st.f32 	[%SP+3816], %f832;
	.loc	20 141 5
	ld.u64 	%rd701, [%SP+3792];
	ld.f32 	%f833, [%rd701+8];
	ld.u64 	%rd702, [%SP+3808];
	ld.f32 	%f834, [%rd702+4];
	mul.f32 	%f835, %f833, %f834;
	ld.u64 	%rd703, [%SP+3808];
	ld.f32 	%f836, [%rd703+8];
	ld.u64 	%rd704, [%SP+3792];
	ld.f32 	%f837, [%rd704+4];
	mul.f32 	%f838, %f836, %f837;
	sub.f32 	%f839, %f835, %f838;
	mul.f32 	%f840, %f824, %f839;
	st.f32 	[%SP+3820], %f840;
	.loc	20 142 5
	ld.u64 	%rd705, [%SP+3792];
	ld.f32 	%f841, [%rd705+4];
	ld.u64 	%rd706, [%SP+3800];
	ld.f32 	%f842, [%rd706+8];
	mul.f32 	%f843, %f841, %f842;
	ld.u64 	%rd707, [%SP+3800];
	ld.f32 	%f844, [%rd707+4];
	ld.u64 	%rd708, [%SP+3792];
	ld.f32 	%f845, [%rd708+8];
	mul.f32 	%f846, %f844, %f845;
	sub.f32 	%f847, %f843, %f846;
	mul.f32 	%f848, %f824, %f847;
	st.f32 	[%SP+3824], %f848;
	.loc	20 144 5
	ld.u64 	%rd709, [%SP+3800];
	ld.f32 	%f849, [%rd709+8];
	ld.u64 	%rd710, [%SP+3808];
	ld.f32 	%f850, [%rd710];
	mul.f32 	%f851, %f849, %f850;
	ld.u64 	%rd711, [%SP+3808];
	ld.f32 	%f852, [%rd711+8];
	ld.u64 	%rd712, [%SP+3800];
	ld.f32 	%f853, [%rd712];
	mul.f32 	%f854, %f852, %f853;
	sub.f32 	%f855, %f851, %f854;
	mul.f32 	%f856, %f824, %f855;
	st.f32 	[%SP+3828], %f856;
	.loc	20 145 5
	ld.u64 	%rd713, [%SP+3792];
	ld.f32 	%f857, [%rd713];
	ld.u64 	%rd714, [%SP+3808];
	ld.f32 	%f858, [%rd714+8];
	mul.f32 	%f859, %f857, %f858;
	ld.u64 	%rd715, [%SP+3808];
	ld.f32 	%f860, [%rd715];
	ld.u64 	%rd716, [%SP+3792];
	ld.f32 	%f861, [%rd716+8];
	mul.f32 	%f862, %f860, %f861;
	sub.f32 	%f863, %f859, %f862;
	mul.f32 	%f864, %f824, %f863;
	add.u64 	%rd717, %SP, 3816;
	add.s64 	%rd718, %rd717, 12;
	st.f32 	[%rd718+4], %f864;
	.loc	20 146 5
	ld.u64 	%rd719, [%SP+3792];
	ld.f32 	%f865, [%rd719+8];
	ld.u64 	%rd720, [%SP+3800];
	ld.f32 	%f866, [%rd720];
	mul.f32 	%f867, %f865, %f866;
	ld.u64 	%rd721, [%SP+3800];
	ld.f32 	%f868, [%rd721+8];
	ld.u64 	%rd722, [%SP+3792];
	ld.f32 	%f869, [%rd722];
	mul.f32 	%f870, %f868, %f869;
	sub.f32 	%f871, %f867, %f870;
	mul.f32 	%f872, %f824, %f871;
	add.s64 	%rd723, %rd717, 12;
	st.f32 	[%rd723+8], %f872;
	.loc	20 148 5
	ld.u64 	%rd724, [%SP+3800];
	ld.f32 	%f873, [%rd724];
	ld.u64 	%rd725, [%SP+3808];
	ld.f32 	%f874, [%rd725+4];
	mul.f32 	%f875, %f873, %f874;
	ld.u64 	%rd726, [%SP+3808];
	ld.f32 	%f876, [%rd726];
	ld.u64 	%rd727, [%SP+3800];
	ld.f32 	%f877, [%rd727+4];
	mul.f32 	%f878, %f876, %f877;
	sub.f32 	%f879, %f875, %f878;
	mul.f32 	%f880, %f824, %f879;
	st.f32 	[%SP+3840], %f880;
	.loc	20 149 5
	ld.u64 	%rd728, [%SP+3792];
	ld.f32 	%f881, [%rd728+4];
	ld.u64 	%rd729, [%SP+3808];
	ld.f32 	%f882, [%rd729];
	mul.f32 	%f883, %f881, %f882;
	ld.u64 	%rd730, [%SP+3808];
	ld.f32 	%f884, [%rd730+4];
	ld.u64 	%rd731, [%SP+3792];
	ld.f32 	%f885, [%rd731];
	mul.f32 	%f886, %f884, %f885;
	sub.f32 	%f887, %f883, %f886;
	mul.f32 	%f888, %f824, %f887;
	add.s64 	%rd732, %rd717, 24;
	st.f32 	[%rd732+4], %f888;
	.loc	20 150 5
	ld.u64 	%rd733, [%SP+3792];
	ld.f32 	%f889, [%rd733];
	ld.u64 	%rd734, [%SP+3800];
	ld.f32 	%f890, [%rd734+4];
	mul.f32 	%f891, %f889, %f890;
	ld.u64 	%rd735, [%SP+3800];
	ld.f32 	%f892, [%rd735];
	ld.u64 	%rd736, [%SP+3792];
	ld.f32 	%f893, [%rd736+4];
	mul.f32 	%f894, %f892, %f893;
	sub.f32 	%f895, %f891, %f894;
	mul.f32 	%f896, %f824, %f895;
	add.s64 	%rd737, %rd717, 24;
	st.f32 	[%rd737+8], %f896;
	.loc	20 152 17
	ld.u64 	%rd738, [%SP+3792];
	ld.f32 	%f897, [%rd738+12];
	st.f32 	[%SP+3852], %f897;
	ld.u64 	%rd739, [%SP+3800];
	ld.f32 	%f898, [%rd739+12];
	st.f32 	[%SP+3856], %f898;
	ld.u64 	%rd740, [%SP+3808];
	ld.f32 	%f899, [%rd740+12];
	st.f32 	[%SP+3860], %f899;
	.loc	20 154 5
	ld.f32 	%f900, [%SP+3816];
	ld.u64 	%rd741, [%SP+3792];
	st.f32 	[%rd741], %f900;
	.loc	20 155 5
	ld.f32 	%f901, [%SP+3820];
	ld.u64 	%rd742, [%SP+3792];
	st.f32 	[%rd742+4], %f901;
	.loc	20 156 5
	ld.f32 	%f902, [%SP+3824];
	ld.u64 	%rd743, [%SP+3792];
	st.f32 	[%rd743+8], %f902;
	.loc	20 157 5
	ld.f32 	%f903, [%SP+3816];
	neg.f32 	%f904, %f903;
	ld.f32 	%f905, [%SP+3852];
	mul.f32 	%f906, %f904, %f905;
	ld.f32 	%f907, [%SP+3820];
	ld.f32 	%f908, [%SP+3856];
	mul.f32 	%f909, %f907, %f908;
	sub.f32 	%f910, %f906, %f909;
	ld.f32 	%f911, [%SP+3824];
	ld.f32 	%f912, [%SP+3860];
	mul.f32 	%f913, %f911, %f912;
	sub.f32 	%f914, %f910, %f913;
	ld.u64 	%rd744, [%SP+3792];
	st.f32 	[%rd744+12], %f914;
	.loc	20 159 5
	ld.f32 	%f915, [%SP+3828];
	ld.u64 	%rd745, [%SP+3800];
	st.f32 	[%rd745], %f915;
	.loc	20 160 5
	add.s64 	%rd746, %rd717, 12;
	ld.f32 	%f916, [%rd746+4];
	ld.u64 	%rd747, [%SP+3800];
	st.f32 	[%rd747+4], %f916;
	.loc	20 161 5
	add.s64 	%rd748, %rd717, 12;
	ld.f32 	%f917, [%rd748+8];
	ld.u64 	%rd749, [%SP+3800];
	st.f32 	[%rd749+8], %f917;
	.loc	20 162 5
	ld.f32 	%f918, [%SP+3828];
	neg.f32 	%f919, %f918;
	ld.f32 	%f920, [%SP+3852];
	mul.f32 	%f921, %f919, %f920;
	add.s64 	%rd750, %rd717, 12;
	ld.f32 	%f922, [%rd750+4];
	ld.f32 	%f923, [%SP+3856];
	mul.f32 	%f924, %f922, %f923;
	sub.f32 	%f925, %f921, %f924;
	add.s64 	%rd751, %rd717, 12;
	ld.f32 	%f926, [%rd751+8];
	ld.f32 	%f927, [%SP+3860];
	mul.f32 	%f928, %f926, %f927;
	sub.f32 	%f929, %f925, %f928;
	ld.u64 	%rd752, [%SP+3800];
	st.f32 	[%rd752+12], %f929;
	.loc	20 164 5
	ld.f32 	%f930, [%SP+3840];
	ld.u64 	%rd753, [%SP+3808];
	st.f32 	[%rd753], %f930;
	.loc	20 165 5
	add.s64 	%rd754, %rd717, 24;
	ld.f32 	%f931, [%rd754+4];
	ld.u64 	%rd755, [%SP+3808];
	st.f32 	[%rd755+4], %f931;
	.loc	20 166 5
	add.s64 	%rd756, %rd717, 24;
	ld.f32 	%f932, [%rd756+8];
	ld.u64 	%rd757, [%SP+3808];
	st.f32 	[%rd757+8], %f932;
	.loc	20 167 5
	ld.f32 	%f933, [%SP+3840];
	neg.f32 	%f934, %f933;
	ld.f32 	%f935, [%SP+3852];
	mul.f32 	%f936, %f934, %f935;
	add.s64 	%rd758, %rd717, 24;
	ld.f32 	%f937, [%rd758+4];
	ld.f32 	%f938, [%SP+3856];
	mul.f32 	%f939, %f937, %f938;
	sub.f32 	%f940, %f936, %f939;
	add.s64 	%rd759, %rd717, 24;
	ld.f32 	%f941, [%rd759+8];
	ld.f32 	%f942, [%SP+3860];
	mul.f32 	%f943, %f941, %f942;
	sub.f32 	%f944, %f940, %f943;
	ld.u64 	%rd760, [%SP+3808];
	st.f32 	[%rd760+12], %f944;
$L__tmp2937:
	.loc	20 300 13
	bra.uni 	$L__BB19_64;

$L__BB19_64:
	bra.uni 	$L__BB19_89;
$L__tmp2938:

$L__BB19_65:
	.loc	20 302 10
	setp.eq.s32 	%p17, %r4, 4;
	mov.pred 	%p16, -1;
	mov.pred 	%p286, %p16;
	@%p17 bra 	$L__BB19_67;
	bra.uni 	$L__BB19_66;

$L__BB19_66:
	setp.eq.s32 	%p3, %r4, 1;
	mov.pred 	%p286, %p3;
	bra.uni 	$L__BB19_67;

$L__BB19_67:
	mov.pred 	%p4, %p286;
	not.pred 	%p18, %p4;
	@%p18 bra 	$L__BB19_87;
	bra.uni 	$L__BB19_68;

$L__BB19_68:
$L__tmp2939:
	.loc	20 306 9
	setp.eq.s32 	%p19, %r4, 4;
	not.pred 	%p20, %p19;
	@%p20 bra 	$L__BB19_73;
	bra.uni 	$L__BB19_69;

$L__BB19_69:
$L__tmp2940:
	.loc	20 308 13
	and.b16  	%rs5, %rs1, 255;
	setp.ne.s16 	%p23, %rs5, 0;
	not.pred 	%p24, %p23;
	@%p24 bra 	$L__BB19_71;
	bra.uni 	$L__BB19_70;

$L__BB19_70:
	.loc	20 0 13
	mov.b64 	%rd203, %rd3;
$L__tmp2941:
	.loc	20 308 45
	bra.uni	$L__tmp2942;
$L__tmp2942:
	.loc	17 935 5
	// begin inline asm
	call (%rd202), _optix_get_instance_transform_from_handle, (%rd203);
	// end inline asm
$L__tmp2943:
	.loc	20 308 45
	mov.u64 	%rd1813, %rd202;
$L__tmp2944:
	bra.uni 	$L__BB19_72;

$L__BB19_71:
	.loc	20 0 45
	mov.b64 	%rd201, %rd3;
$L__tmp2945:
	.loc	20 309 45
	bra.uni	$L__tmp2946;
$L__tmp2946:
	.loc	17 942 5
	// begin inline asm
	call (%rd200), _optix_get_instance_inverse_transform_from_handle, (%rd201);
	// end inline asm
$L__tmp2947:
	.loc	20 309 45
	mov.u64 	%rd1813, %rd200;
$L__tmp2948:
	bra.uni 	$L__BB19_72;

$L__BB19_72:
	mov.u64 	%rd29, %rd1813;
$L__tmp2949:
	mov.u64 	%rd1815, %rd29;
$L__tmp2950:
	bra.uni 	$L__BB19_77;
$L__tmp2951:

$L__BB19_73:
	.loc	20 0 45
	mov.b64 	%rd196, %rd3;
$L__tmp2952:
	.loc	20 313 55
	bra.uni	$L__tmp2953;
$L__tmp2953:
	.loc	17 900 5
	// begin inline asm
	call (%rd195), _optix_get_static_transform_from_handle, (%rd196);
	// end inline asm
$L__tmp2954:
	.loc	20 313 55
	mov.b64 	%rd197, %rd195;
	st.u64 	[%SP+5992], %rd197;
	.loc	20 314 13
	and.b16  	%rs4, %rs1, 255;
	setp.ne.s16 	%p21, %rs4, 0;
	not.pred 	%p22, %p21;
	@%p22 bra 	$L__BB19_75;
	bra.uni 	$L__BB19_74;

$L__BB19_74:
	ld.u64 	%rd199, [%SP+5992];
	add.s64 	%rd30, %rd199, 16;
	mov.u64 	%rd1814, %rd30;
	bra.uni 	$L__BB19_76;

$L__BB19_75:
	ld.u64 	%rd198, [%SP+5992];
	add.s64 	%rd31, %rd198, 64;
	mov.u64 	%rd1814, %rd31;
	bra.uni 	$L__BB19_76;

$L__BB19_76:
	mov.u64 	%rd32, %rd1814;
$L__tmp2955:
	mov.u64 	%rd1815, %rd32;
$L__tmp2956:
	bra.uni 	$L__BB19_77;
$L__tmp2957:

$L__BB19_77:
	.loc	20 317 9
	mov.u64 	%rd34, %rd1815;
$L__tmp2958:
	ld.u64 	%rd35, [%SP+5952];
	mov.b64 	%rd204, %rd34;
	st.u64 	[%SP+3760], %rd204;
	.loc	20 317 16
	bra.uni	$L__tmp2959;
$L__tmp2959:
	.loc	20 63 18
	mov.u32 	%r133, 0;
	mov.b32 	%r53, %r133;
$L__tmp2960:
	.loc	20 63 5
	mov.u32 	%r704, %r53;
$L__tmp2961:
	bra.uni 	$L__BB19_78;

$L__BB19_78:
	mov.u32 	%r54, %r704;
$L__tmp2962:
	cvt.s64.s32 	%rd205, %r54;
	setp.lt.u64 	%p25, %rd205, 16;
	not.pred 	%p26, %p25;
	@%p26 bra 	$L__BB19_80;
	bra.uni 	$L__BB19_79;

$L__BB19_79:
$L__tmp2963:
	.loc	20 64 9
	cvt.s64.s32 	%rd225, %r54;
	add.u64 	%rd226, %SP, 3776;
	add.s64 	%rd227, %rd226, %rd225;
	ld.u64 	%rd228, [%SP+3760];
	cvt.s64.s32 	%rd229, %r54;
	add.s64 	%rd223, %rd228, %rd229;
$L__tmp2964:
	.loc	20 64 40
	bra.uni	$L__tmp2965;
$L__tmp2965:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd222, %rd223;
	// end inline asm
$L__tmp2966:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r152,%r153,%r154,%r155}, [%rd222];
	// end inline asm
	st.u32 	[%SP+3744], %r152;
	st.u32 	[%SP+3748], %r153;
	st.u32 	[%SP+3752], %r154;
	st.u32 	[%SP+3756], %r155;
	.loc	20 56 5
	ld.u32 	%r156, [%SP+3744];
	ld.u32 	%r157, [%SP+3748];
	ld.u32 	%r158, [%SP+3752];
	ld.u32 	%r159, [%SP+3756];
$L__tmp2967:
	.loc	20 64 40
	st.u32 	[%rd227+12], %r159;
	st.u32 	[%rd227+8], %r158;
	st.u32 	[%rd227+4], %r157;
	st.u32 	[%rd227], %r156;
$L__tmp2968:
	.loc	20 63 42
	add.s32 	%r55, %r54, 16;
$L__tmp2969:
	mov.u32 	%r704, %r55;
$L__tmp2970:
	bra.uni 	$L__BB19_78;
$L__tmp2971:

$L__BB19_80:
	.loc	20 65 5
	ld.f32 	%f106, [%SP+3776];
	ld.f32 	%f107, [%SP+3780];
	ld.f32 	%f108, [%SP+3784];
	ld.f32 	%f109, [%SP+3788];
$L__tmp2972:
	.loc	20 317 16
	st.f32 	[%rd35+12], %f109;
	st.f32 	[%rd35+8], %f108;
	st.f32 	[%rd35+4], %f107;
	st.f32 	[%rd35], %f106;
	.loc	20 318 9
	ld.u64 	%rd36, [%SP+5960];
	add.s64 	%rd37, %rd34, 16;
$L__tmp2973:
	.loc	20 318 16
	bra.uni	$L__tmp2974;
$L__tmp2974:
	.loc	20 63 18
	mov.u32 	%r134, 0;
	mov.b32 	%r56, %r134;
$L__tmp2975:
	.loc	20 63 5
	mov.u32 	%r705, %r56;
$L__tmp2976:
	bra.uni 	$L__BB19_81;

$L__BB19_81:
	mov.u32 	%r57, %r705;
$L__tmp2977:
	cvt.s64.s32 	%rd206, %r57;
	setp.lt.u64 	%p27, %rd206, 16;
	not.pred 	%p28, %p27;
	@%p28 bra 	$L__BB19_83;
	bra.uni 	$L__BB19_82;

$L__BB19_82:
$L__tmp2978:
	.loc	20 64 9
	cvt.s64.s32 	%rd218, %r57;
	add.u64 	%rd219, %SP, 3728;
	add.s64 	%rd220, %rd219, %rd218;
	cvt.s64.s32 	%rd221, %r57;
	add.s64 	%rd216, %rd37, %rd221;
$L__tmp2979:
	.loc	20 64 40
	bra.uni	$L__tmp2980;
$L__tmp2980:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd215, %rd216;
	// end inline asm
$L__tmp2981:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r144,%r145,%r146,%r147}, [%rd215];
	// end inline asm
	st.u32 	[%SP+3712], %r144;
	st.u32 	[%SP+3716], %r145;
	st.u32 	[%SP+3720], %r146;
	st.u32 	[%SP+3724], %r147;
	.loc	20 56 5
	ld.u32 	%r148, [%SP+3712];
	ld.u32 	%r149, [%SP+3716];
	ld.u32 	%r150, [%SP+3720];
	ld.u32 	%r151, [%SP+3724];
$L__tmp2982:
	.loc	20 64 40
	st.u32 	[%rd220+12], %r151;
	st.u32 	[%rd220+8], %r150;
	st.u32 	[%rd220+4], %r149;
	st.u32 	[%rd220], %r148;
$L__tmp2983:
	.loc	20 63 42
	add.s32 	%r58, %r57, 16;
$L__tmp2984:
	mov.u32 	%r705, %r58;
$L__tmp2985:
	bra.uni 	$L__BB19_81;
$L__tmp2986:

$L__BB19_83:
	.loc	20 65 5
	ld.f32 	%f110, [%SP+3728];
	ld.f32 	%f111, [%SP+3732];
	ld.f32 	%f112, [%SP+3736];
	ld.f32 	%f113, [%SP+3740];
$L__tmp2987:
	.loc	20 318 16
	st.f32 	[%rd36+12], %f113;
	st.f32 	[%rd36+8], %f112;
	st.f32 	[%rd36+4], %f111;
	st.f32 	[%rd36], %f110;
	.loc	20 319 9
	ld.u64 	%rd38, [%SP+5968];
	add.s64 	%rd39, %rd34, 32;
$L__tmp2988:
	.loc	20 319 16
	bra.uni	$L__tmp2989;
$L__tmp2989:
	.loc	20 63 18
	mov.u32 	%r135, 0;
	mov.b32 	%r59, %r135;
$L__tmp2990:
	.loc	20 63 5
	mov.u32 	%r706, %r59;
$L__tmp2991:
	bra.uni 	$L__BB19_84;

$L__BB19_84:
	mov.u32 	%r60, %r706;
$L__tmp2992:
	cvt.s64.s32 	%rd207, %r60;
	setp.lt.u64 	%p29, %rd207, 16;
	not.pred 	%p30, %p29;
	@%p30 bra 	$L__BB19_86;
	bra.uni 	$L__BB19_85;

$L__BB19_85:
$L__tmp2993:
	.loc	20 64 9
	cvt.s64.s32 	%rd211, %r60;
	add.u64 	%rd212, %SP, 3696;
	add.s64 	%rd213, %rd212, %rd211;
	cvt.s64.s32 	%rd214, %r60;
	add.s64 	%rd209, %rd39, %rd214;
$L__tmp2994:
	.loc	20 64 40
	bra.uni	$L__tmp2995;
$L__tmp2995:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd208, %rd209;
	// end inline asm
$L__tmp2996:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r136,%r137,%r138,%r139}, [%rd208];
	// end inline asm
	st.u32 	[%SP+3680], %r136;
	st.u32 	[%SP+3684], %r137;
	st.u32 	[%SP+3688], %r138;
	st.u32 	[%SP+3692], %r139;
	.loc	20 56 5
	ld.u32 	%r140, [%SP+3680];
	ld.u32 	%r141, [%SP+3684];
	ld.u32 	%r142, [%SP+3688];
	ld.u32 	%r143, [%SP+3692];
$L__tmp2997:
	.loc	20 64 40
	st.u32 	[%rd213+12], %r143;
	st.u32 	[%rd213+8], %r142;
	st.u32 	[%rd213+4], %r141;
	st.u32 	[%rd213], %r140;
$L__tmp2998:
	.loc	20 63 42
	add.s32 	%r61, %r60, 16;
$L__tmp2999:
	mov.u32 	%r706, %r61;
$L__tmp3000:
	bra.uni 	$L__BB19_84;
$L__tmp3001:

$L__BB19_86:
	.loc	20 65 5
	ld.f32 	%f114, [%SP+3696];
	ld.f32 	%f115, [%SP+3700];
	ld.f32 	%f116, [%SP+3704];
	ld.f32 	%f117, [%SP+3708];
$L__tmp3002:
	.loc	20 319 16
	st.f32 	[%rd38+12], %f117;
	st.f32 	[%rd38+8], %f116;
	st.f32 	[%rd38+4], %f115;
	st.f32 	[%rd38], %f114;
	bra.uni 	$L__BB19_88;
$L__tmp3003:

$L__BB19_87:
	.loc	20 323 9
	ld.u64 	%rd192, [%SP+5952];
	mov.f32 	%f104, 0f00000000;
	st.f32 	[%rd192+12], %f104;
	st.f32 	[%rd192+8], %f104;
	st.f32 	[%rd192+4], %f104;
	mov.f32 	%f105, 0f3F800000;
	st.f32 	[%rd192], %f105;
	.loc	20 324 9
	ld.u64 	%rd193, [%SP+5960];
	st.f32 	[%rd193+12], %f104;
	st.f32 	[%rd193+8], %f104;
	st.f32 	[%rd193+4], %f105;
	st.f32 	[%rd193], %f104;
	.loc	20 325 9
	ld.u64 	%rd194, [%SP+5968];
	st.f32 	[%rd194+12], %f104;
	st.f32 	[%rd194+8], %f105;
	st.f32 	[%rd194+4], %f104;
	st.f32 	[%rd194], %f104;
	bra.uni 	$L__BB19_88;

$L__BB19_88:
	bra.uni 	$L__BB19_89;
$L__tmp3004:

$L__BB19_89:
	.loc	20 343 9
	setp.eq.s32 	%p72, %r3, 0;
	not.pred 	%p73, %p72;
	@%p73 bra 	$L__BB19_91;
	bra.uni 	$L__BB19_90;

$L__BB19_90:
$L__tmp3005:
	.loc	20 345 13
	ld.u64 	%rd767, [%SP+6000];
	ld.v4.u32 	{%r286, %r287, %r288, %r289}, [%SP+6032];
	st.v4.u32 	[%rd767], {%r286, %r287, %r288, %r289};
	.loc	20 346 13
	ld.u64 	%rd768, [%SP+6008];
	ld.v4.u32 	{%r294, %r295, %r296, %r297}, [%SP+6048];
	st.v4.u32 	[%rd768], {%r294, %r295, %r296, %r297};
	.loc	20 347 13
	ld.u64 	%rd769, [%SP+6016];
	ld.v4.u32 	{%r302, %r303, %r304, %r305}, [%SP+6064];
	st.v4.u32 	[%rd769], {%r302, %r303, %r304, %r305};
	bra.uni 	$L__BB19_92;
$L__tmp3006:

$L__BB19_91:
	.loc	20 352 25
	ld.u64 	%rd761, [%SP+6000];
	ld.v4.u32 	{%r262, %r263, %r264, %r265}, [%rd761];
	st.v4.u32 	[%SP+6080], {%r262, %r263, %r264, %r265};
	.loc	20 352 36
	ld.u64 	%rd762, [%SP+6008];
	ld.v4.u32 	{%r270, %r271, %r272, %r273}, [%rd762];
	st.v4.u32 	[%SP+6096], {%r270, %r271, %r272, %r273};
	.loc	20 352 47
	ld.u64 	%rd763, [%SP+6016];
	ld.v4.u32 	{%r278, %r279, %r280, %r281}, [%rd763];
	st.v4.u32 	[%SP+6112], {%r278, %r279, %r280, %r281};
	.loc	20 353 13
	ld.u64 	%rd764, [%SP+6000];
	ld.f32 	%f945, [%SP+6032];
	ld.f32 	%f946, [%SP+6036];
	ld.f32 	%f947, [%SP+6040];
	ld.f32 	%f948, [%SP+6044];
	ld.f32 	%f949, [%SP+6080];
	ld.f32 	%f950, [%SP+6084];
	ld.f32 	%f951, [%SP+6088];
	ld.f32 	%f952, [%SP+6092];
	ld.f32 	%f953, [%SP+6096];
	ld.f32 	%f954, [%SP+6100];
	ld.f32 	%f955, [%SP+6104];
	ld.f32 	%f956, [%SP+6108];
	ld.f32 	%f957, [%SP+6112];
	ld.f32 	%f958, [%SP+6116];
	ld.f32 	%f959, [%SP+6120];
	ld.f32 	%f960, [%SP+6124];
	st.f32 	[%SP+3612], %f948;
	st.f32 	[%SP+3608], %f947;
	st.f32 	[%SP+3604], %f946;
	st.f32 	[%SP+3600], %f945;
	st.f32 	[%SP+3628], %f952;
	st.f32 	[%SP+3624], %f951;
	st.f32 	[%SP+3620], %f950;
	st.f32 	[%SP+3616], %f949;
	st.f32 	[%SP+3644], %f956;
	st.f32 	[%SP+3640], %f955;
	st.f32 	[%SP+3636], %f954;
	st.f32 	[%SP+3632], %f953;
	st.f32 	[%SP+3660], %f960;
	st.f32 	[%SP+3656], %f959;
	st.f32 	[%SP+3652], %f958;
	st.f32 	[%SP+3648], %f957;
	.loc	20 353 18
	bra.uni	$L__tmp3007;
$L__tmp3007:
	.loc	20 73 5
	ld.f32 	%f961, [%SP+3600];
	ld.f32 	%f962, [%SP+3616];
	mul.f32 	%f963, %f961, %f962;
	ld.f32 	%f964, [%SP+3604];
	ld.f32 	%f965, [%SP+3632];
	mul.f32 	%f966, %f964, %f965;
	add.f32 	%f967, %f963, %f966;
	ld.f32 	%f968, [%SP+3608];
	ld.f32 	%f969, [%SP+3648];
	mul.f32 	%f970, %f968, %f969;
	add.f32 	%f971, %f967, %f970;
	st.f32 	[%SP+3664], %f971;
	.loc	20 74 5
	ld.f32 	%f972, [%SP+3600];
	ld.f32 	%f973, [%SP+3620];
	mul.f32 	%f974, %f972, %f973;
	ld.f32 	%f975, [%SP+3604];
	ld.f32 	%f976, [%SP+3636];
	mul.f32 	%f977, %f975, %f976;
	add.f32 	%f978, %f974, %f977;
	ld.f32 	%f979, [%SP+3608];
	ld.f32 	%f980, [%SP+3652];
	mul.f32 	%f981, %f979, %f980;
	add.f32 	%f982, %f978, %f981;
	st.f32 	[%SP+3668], %f982;
	.loc	20 75 5
	ld.f32 	%f983, [%SP+3600];
	ld.f32 	%f984, [%SP+3624];
	mul.f32 	%f985, %f983, %f984;
	ld.f32 	%f986, [%SP+3604];
	ld.f32 	%f987, [%SP+3640];
	mul.f32 	%f988, %f986, %f987;
	add.f32 	%f989, %f985, %f988;
	ld.f32 	%f990, [%SP+3608];
	ld.f32 	%f991, [%SP+3656];
	mul.f32 	%f992, %f990, %f991;
	add.f32 	%f993, %f989, %f992;
	st.f32 	[%SP+3672], %f993;
	.loc	20 76 5
	ld.f32 	%f994, [%SP+3600];
	ld.f32 	%f995, [%SP+3628];
	mul.f32 	%f996, %f994, %f995;
	ld.f32 	%f997, [%SP+3604];
	ld.f32 	%f998, [%SP+3644];
	mul.f32 	%f999, %f997, %f998;
	add.f32 	%f1000, %f996, %f999;
	ld.f32 	%f1001, [%SP+3608];
	ld.f32 	%f1002, [%SP+3660];
	mul.f32 	%f1003, %f1001, %f1002;
	add.f32 	%f1004, %f1000, %f1003;
	ld.f32 	%f1005, [%SP+3612];
	add.f32 	%f1006, %f1004, %f1005;
	st.f32 	[%SP+3676], %f1006;
	.loc	20 78 5
	ld.f32 	%f1007, [%SP+3664];
	ld.f32 	%f1008, [%SP+3668];
	ld.f32 	%f1009, [%SP+3672];
	ld.f32 	%f1010, [%SP+3676];
$L__tmp3008:
	.loc	20 353 18
	st.f32 	[%rd764+12], %f1010;
	st.f32 	[%rd764+8], %f1009;
	st.f32 	[%rd764+4], %f1008;
	st.f32 	[%rd764], %f1007;
	.loc	20 354 13
	ld.u64 	%rd765, [%SP+6008];
	ld.f32 	%f1011, [%SP+6048];
	ld.f32 	%f1012, [%SP+6052];
	ld.f32 	%f1013, [%SP+6056];
	ld.f32 	%f1014, [%SP+6060];
	ld.f32 	%f1015, [%SP+6080];
	ld.f32 	%f1016, [%SP+6084];
	ld.f32 	%f1017, [%SP+6088];
	ld.f32 	%f1018, [%SP+6092];
	ld.f32 	%f1019, [%SP+6096];
	ld.f32 	%f1020, [%SP+6100];
	ld.f32 	%f1021, [%SP+6104];
	ld.f32 	%f1022, [%SP+6108];
	ld.f32 	%f1023, [%SP+6112];
	ld.f32 	%f1024, [%SP+6116];
	ld.f32 	%f1025, [%SP+6120];
	ld.f32 	%f1026, [%SP+6124];
	st.f32 	[%SP+3532], %f1014;
	st.f32 	[%SP+3528], %f1013;
	st.f32 	[%SP+3524], %f1012;
	st.f32 	[%SP+3520], %f1011;
	st.f32 	[%SP+3548], %f1018;
	st.f32 	[%SP+3544], %f1017;
	st.f32 	[%SP+3540], %f1016;
	st.f32 	[%SP+3536], %f1015;
	st.f32 	[%SP+3564], %f1022;
	st.f32 	[%SP+3560], %f1021;
	st.f32 	[%SP+3556], %f1020;
	st.f32 	[%SP+3552], %f1019;
	st.f32 	[%SP+3580], %f1026;
	st.f32 	[%SP+3576], %f1025;
	st.f32 	[%SP+3572], %f1024;
	st.f32 	[%SP+3568], %f1023;
	.loc	20 354 18
	bra.uni	$L__tmp3009;
$L__tmp3009:
	.loc	20 73 5
	ld.f32 	%f1027, [%SP+3520];
	ld.f32 	%f1028, [%SP+3536];
	mul.f32 	%f1029, %f1027, %f1028;
	ld.f32 	%f1030, [%SP+3524];
	ld.f32 	%f1031, [%SP+3552];
	mul.f32 	%f1032, %f1030, %f1031;
	add.f32 	%f1033, %f1029, %f1032;
	ld.f32 	%f1034, [%SP+3528];
	ld.f32 	%f1035, [%SP+3568];
	mul.f32 	%f1036, %f1034, %f1035;
	add.f32 	%f1037, %f1033, %f1036;
	st.f32 	[%SP+3584], %f1037;
	.loc	20 74 5
	ld.f32 	%f1038, [%SP+3520];
	ld.f32 	%f1039, [%SP+3540];
	mul.f32 	%f1040, %f1038, %f1039;
	ld.f32 	%f1041, [%SP+3524];
	ld.f32 	%f1042, [%SP+3556];
	mul.f32 	%f1043, %f1041, %f1042;
	add.f32 	%f1044, %f1040, %f1043;
	ld.f32 	%f1045, [%SP+3528];
	ld.f32 	%f1046, [%SP+3572];
	mul.f32 	%f1047, %f1045, %f1046;
	add.f32 	%f1048, %f1044, %f1047;
	st.f32 	[%SP+3588], %f1048;
	.loc	20 75 5
	ld.f32 	%f1049, [%SP+3520];
	ld.f32 	%f1050, [%SP+3544];
	mul.f32 	%f1051, %f1049, %f1050;
	ld.f32 	%f1052, [%SP+3524];
	ld.f32 	%f1053, [%SP+3560];
	mul.f32 	%f1054, %f1052, %f1053;
	add.f32 	%f1055, %f1051, %f1054;
	ld.f32 	%f1056, [%SP+3528];
	ld.f32 	%f1057, [%SP+3576];
	mul.f32 	%f1058, %f1056, %f1057;
	add.f32 	%f1059, %f1055, %f1058;
	st.f32 	[%SP+3592], %f1059;
	.loc	20 76 5
	ld.f32 	%f1060, [%SP+3520];
	ld.f32 	%f1061, [%SP+3548];
	mul.f32 	%f1062, %f1060, %f1061;
	ld.f32 	%f1063, [%SP+3524];
	ld.f32 	%f1064, [%SP+3564];
	mul.f32 	%f1065, %f1063, %f1064;
	add.f32 	%f1066, %f1062, %f1065;
	ld.f32 	%f1067, [%SP+3528];
	ld.f32 	%f1068, [%SP+3580];
	mul.f32 	%f1069, %f1067, %f1068;
	add.f32 	%f1070, %f1066, %f1069;
	ld.f32 	%f1071, [%SP+3532];
	add.f32 	%f1072, %f1070, %f1071;
	st.f32 	[%SP+3596], %f1072;
	.loc	20 78 5
	ld.f32 	%f1073, [%SP+3584];
	ld.f32 	%f1074, [%SP+3588];
	ld.f32 	%f1075, [%SP+3592];
	ld.f32 	%f1076, [%SP+3596];
$L__tmp3010:
	.loc	20 354 18
	st.f32 	[%rd765+12], %f1076;
	st.f32 	[%rd765+8], %f1075;
	st.f32 	[%rd765+4], %f1074;
	st.f32 	[%rd765], %f1073;
	.loc	20 355 13
	ld.u64 	%rd766, [%SP+6016];
	ld.f32 	%f1077, [%SP+6064];
	ld.f32 	%f1078, [%SP+6068];
	ld.f32 	%f1079, [%SP+6072];
	ld.f32 	%f1080, [%SP+6076];
	ld.f32 	%f1081, [%SP+6080];
	ld.f32 	%f1082, [%SP+6084];
	ld.f32 	%f1083, [%SP+6088];
	ld.f32 	%f1084, [%SP+6092];
	ld.f32 	%f1085, [%SP+6096];
	ld.f32 	%f1086, [%SP+6100];
	ld.f32 	%f1087, [%SP+6104];
	ld.f32 	%f1088, [%SP+6108];
	ld.f32 	%f1089, [%SP+6112];
	ld.f32 	%f1090, [%SP+6116];
	ld.f32 	%f1091, [%SP+6120];
	ld.f32 	%f1092, [%SP+6124];
	st.f32 	[%SP+3452], %f1080;
	st.f32 	[%SP+3448], %f1079;
	st.f32 	[%SP+3444], %f1078;
	st.f32 	[%SP+3440], %f1077;
	st.f32 	[%SP+3468], %f1084;
	st.f32 	[%SP+3464], %f1083;
	st.f32 	[%SP+3460], %f1082;
	st.f32 	[%SP+3456], %f1081;
	st.f32 	[%SP+3484], %f1088;
	st.f32 	[%SP+3480], %f1087;
	st.f32 	[%SP+3476], %f1086;
	st.f32 	[%SP+3472], %f1085;
	st.f32 	[%SP+3500], %f1092;
	st.f32 	[%SP+3496], %f1091;
	st.f32 	[%SP+3492], %f1090;
	st.f32 	[%SP+3488], %f1089;
	.loc	20 355 18
	bra.uni	$L__tmp3011;
$L__tmp3011:
	.loc	20 73 5
	ld.f32 	%f1093, [%SP+3440];
	ld.f32 	%f1094, [%SP+3456];
	mul.f32 	%f1095, %f1093, %f1094;
	ld.f32 	%f1096, [%SP+3444];
	ld.f32 	%f1097, [%SP+3472];
	mul.f32 	%f1098, %f1096, %f1097;
	add.f32 	%f1099, %f1095, %f1098;
	ld.f32 	%f1100, [%SP+3448];
	ld.f32 	%f1101, [%SP+3488];
	mul.f32 	%f1102, %f1100, %f1101;
	add.f32 	%f1103, %f1099, %f1102;
	st.f32 	[%SP+3504], %f1103;
	.loc	20 74 5
	ld.f32 	%f1104, [%SP+3440];
	ld.f32 	%f1105, [%SP+3460];
	mul.f32 	%f1106, %f1104, %f1105;
	ld.f32 	%f1107, [%SP+3444];
	ld.f32 	%f1108, [%SP+3476];
	mul.f32 	%f1109, %f1107, %f1108;
	add.f32 	%f1110, %f1106, %f1109;
	ld.f32 	%f1111, [%SP+3448];
	ld.f32 	%f1112, [%SP+3492];
	mul.f32 	%f1113, %f1111, %f1112;
	add.f32 	%f1114, %f1110, %f1113;
	st.f32 	[%SP+3508], %f1114;
	.loc	20 75 5
	ld.f32 	%f1115, [%SP+3440];
	ld.f32 	%f1116, [%SP+3464];
	mul.f32 	%f1117, %f1115, %f1116;
	ld.f32 	%f1118, [%SP+3444];
	ld.f32 	%f1119, [%SP+3480];
	mul.f32 	%f1120, %f1118, %f1119;
	add.f32 	%f1121, %f1117, %f1120;
	ld.f32 	%f1122, [%SP+3448];
	ld.f32 	%f1123, [%SP+3496];
	mul.f32 	%f1124, %f1122, %f1123;
	add.f32 	%f1125, %f1121, %f1124;
	st.f32 	[%SP+3512], %f1125;
	.loc	20 76 5
	ld.f32 	%f1126, [%SP+3440];
	ld.f32 	%f1127, [%SP+3468];
	mul.f32 	%f1128, %f1126, %f1127;
	ld.f32 	%f1129, [%SP+3444];
	ld.f32 	%f1130, [%SP+3484];
	mul.f32 	%f1131, %f1129, %f1130;
	add.f32 	%f1132, %f1128, %f1131;
	ld.f32 	%f1133, [%SP+3448];
	ld.f32 	%f1134, [%SP+3500];
	mul.f32 	%f1135, %f1133, %f1134;
	add.f32 	%f1136, %f1132, %f1135;
	ld.f32 	%f1137, [%SP+3452];
	add.f32 	%f1138, %f1136, %f1137;
	st.f32 	[%SP+3516], %f1138;
	.loc	20 78 5
	ld.f32 	%f1139, [%SP+3504];
	ld.f32 	%f1140, [%SP+3508];
	ld.f32 	%f1141, [%SP+3512];
	ld.f32 	%f1142, [%SP+3516];
$L__tmp3012:
	.loc	20 355 18
	st.f32 	[%rd766+12], %f1142;
	st.f32 	[%rd766+8], %f1141;
	st.f32 	[%rd766+4], %f1140;
	st.f32 	[%rd766], %f1139;
	bra.uni 	$L__BB19_92;
$L__tmp3013:

$L__BB19_92:
	.loc	20 336 40
	add.s32 	%r62, %r3, 1;
$L__tmp3014:
	mov.u32 	%r687, %r62;
$L__tmp3015:
	bra.uni 	$L__BB19_3;
$L__tmp3016:

$L__BB19_93:
	.loc	20 0 40
	add.u64 	%rd153, %SP, 6144;
	mov.b64 	%rd154, %rd153;
	st.u64 	[%SP+3392], %rd154;
	add.u64 	%rd155, %SP, 6160;
	mov.b64 	%rd156, %rd155;
	st.u64 	[%SP+3400], %rd156;
	add.u64 	%rd157, %SP, 6176;
	mov.b64 	%rd158, %rd157;
	st.u64 	[%SP+3408], %rd158;
	add.u64 	%rd159, %SP, 6128;
	mov.b64 	%rd160, %rd159;
	st.u64 	[%SP+3416], %rd160;
	.loc	17 823 12
	bra.uni	$L__tmp3017;
$L__tmp3017:
	.loc	20 395 5
	ld.u64 	%rd161, [%SP+3392];
	ld.f32 	%f65, [%rd161];
	ld.u64 	%rd162, [%SP+3416];
	ld.f32 	%f66, [%rd162];
	mul.f32 	%f67, %f65, %f66;
	ld.u64 	%rd163, [%SP+3392];
	ld.f32 	%f68, [%rd163+4];
	ld.u64 	%rd164, [%SP+3416];
	ld.f32 	%f69, [%rd164+4];
	mul.f32 	%f70, %f68, %f69;
	add.f32 	%f71, %f67, %f70;
	ld.u64 	%rd165, [%SP+3392];
	ld.f32 	%f72, [%rd165+8];
	ld.u64 	%rd166, [%SP+3416];
	ld.f32 	%f73, [%rd166+8];
	mul.f32 	%f74, %f72, %f73;
	add.f32 	%f75, %f71, %f74;
	ld.u64 	%rd167, [%SP+3392];
	ld.f32 	%f76, [%rd167+12];
	add.f32 	%f77, %f75, %f76;
	st.f32 	[%SP+3424], %f77;
	.loc	20 396 5
	ld.u64 	%rd168, [%SP+3400];
	ld.f32 	%f78, [%rd168];
	ld.u64 	%rd169, [%SP+3416];
	ld.f32 	%f79, [%rd169];
	mul.f32 	%f80, %f78, %f79;
	ld.u64 	%rd170, [%SP+3400];
	ld.f32 	%f81, [%rd170+4];
	ld.u64 	%rd171, [%SP+3416];
	ld.f32 	%f82, [%rd171+4];
	mul.f32 	%f83, %f81, %f82;
	add.f32 	%f84, %f80, %f83;
	ld.u64 	%rd172, [%SP+3400];
	ld.f32 	%f85, [%rd172+8];
	ld.u64 	%rd173, [%SP+3416];
	ld.f32 	%f86, [%rd173+8];
	mul.f32 	%f87, %f85, %f86;
	add.f32 	%f88, %f84, %f87;
	ld.u64 	%rd174, [%SP+3400];
	ld.f32 	%f89, [%rd174+12];
	add.f32 	%f90, %f88, %f89;
	st.f32 	[%SP+3428], %f90;
	.loc	20 397 5
	ld.u64 	%rd175, [%SP+3408];
	ld.f32 	%f91, [%rd175];
	ld.u64 	%rd176, [%SP+3416];
	ld.f32 	%f92, [%rd176];
	mul.f32 	%f93, %f91, %f92;
	ld.u64 	%rd177, [%SP+3408];
	ld.f32 	%f94, [%rd177+4];
	ld.u64 	%rd178, [%SP+3416];
	ld.f32 	%f95, [%rd178+4];
	mul.f32 	%f96, %f94, %f95;
	add.f32 	%f97, %f93, %f96;
	ld.u64 	%rd179, [%SP+3408];
	ld.f32 	%f98, [%rd179+8];
	ld.u64 	%rd180, [%SP+3416];
	ld.f32 	%f99, [%rd180+8];
	mul.f32 	%f100, %f98, %f99;
	add.f32 	%f101, %f97, %f100;
	ld.u64 	%rd181, [%SP+3408];
	ld.f32 	%f102, [%rd181+12];
	add.f32 	%f103, %f101, %f102;
	st.f32 	[%SP+3432], %f103;
	.loc	20 398 5
	ld.f32 	%f14, [%SP+3432];
	ld.f32 	%f13, [%SP+3428];
	ld.f32 	%f12, [%SP+3424];
$L__tmp3018:
	.loc	17 823 5
	mov.f32 	%f2342, %f12;
	mov.f32 	%f2343, %f13;
	mov.f32 	%f2344, %f14;
	bra.uni 	$L__BB19_94;

$L__BB19_94:
	mov.f32 	%f17, %f2344;
	mov.f32 	%f16, %f2343;
	mov.f32 	%f15, %f2342;
$L__tmp3019:
	.loc	10 28 27
	st.f32 	[%SP+6200], %f15;
	st.f32 	[%SP+6204], %f16;
	st.f32 	[%SP+6208], %f17;
	add.u64 	%rd821, %SP, 6200;
	mov.b64 	%rd822, %rd821;
	st.u64 	[%SP+3368], %rd822;
	.loc	10 28 13
	bra.uni	$L__tmp3020;
$L__tmp3020:
	.loc	3 260 5
	ld.u64 	%rd823, [%SP+3368];
	ld.f32 	%f1146, [%rd823];
	ld.u64 	%rd824, [%SP+3368];
	ld.f32 	%f1147, [%rd824+4];
	ld.u64 	%rd825, [%SP+3368];
	ld.f32 	%f1148, [%rd825+8];
	add.u64 	%rd826, %SP, 3376;
	mov.b64 	%rd827, %rd826;
	st.u64 	[%SP+3360], %rd827;
	mov.f32 	%f1149, %f1146;
$L__tmp3021:
	.loc	3 0 5
	mov.f32 	%f1150, %f1147;
$L__tmp3022:
	mov.f32 	%f1151, %f1148;
$L__tmp3023:
	.loc	3 260 5
	bra.uni	$L__tmp3024;
$L__tmp3024:
	.loc	3 56 9
	ld.u64 	%rd828, [%SP+3360];
	st.f32 	[%rd828], %f1149;
	.loc	3 56 20
	ld.u64 	%rd829, [%SP+3360];
	st.f32 	[%rd829+4], %f1150;
	.loc	3 56 31
	ld.u64 	%rd830, [%SP+3360];
	st.f32 	[%rd830+8], %f1151;
$L__tmp3025:
	.loc	3 260 5
	ld.f32 	%f1152, [%SP+3376];
	ld.f32 	%f1153, [%SP+3380];
	ld.f32 	%f1154, [%SP+3384];
	ld.f32 	%f1155, [%SP+3388];
$L__tmp3026:
	.loc	10 28 13
	st.f32 	[%rd2+12], %f1155;
	st.f32 	[%rd2+8], %f1154;
	st.f32 	[%rd2+4], %f1153;
	st.f32 	[%rd2], %f1152;
	add.u64 	%rd831, %SP, 6256;
	.loc	10 29 5
	add.s64 	%rd40, %rd831, 16;
	.loc	10 29 70
	bra.uni	$L__tmp3027;
$L__tmp3027:
	.loc	17 559 5
	// begin inline asm
	call (%f1143), _optix_get_world_ray_direction_x, ();
	// end inline asm
$L__tmp3028:
	.loc	17 560 5
	// begin inline asm
	call (%f1144), _optix_get_world_ray_direction_y, ();
	// end inline asm
$L__tmp3029:
	.loc	17 561 5
	// begin inline asm
	call (%f1145), _optix_get_world_ray_direction_z, ();
	// end inline asm
$L__tmp3030:
	.loc	17 562 12
	{ // callseq 194, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1143;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1144;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1145;
	.param .align 4 .b8 retval0[12];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float3Efff, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32 	%f1156, [retval0+0];
	ld.param.f32 	%f1157, [retval0+4];
	ld.param.f32 	%f1158, [retval0+8];
	} // callseq 194
	st.f32 	[%SP+3304], %f1158;
	st.f32 	[%SP+3300], %f1157;
	st.f32 	[%SP+3296], %f1156;
$L__tmp3031:
	.loc	17 828 9
	bra.uni	$L__tmp3032;
$L__tmp3032:
	.loc	17 879 5
	// begin inline asm
	call (%r366), _optix_get_transform_list_size, ();
	// end inline asm
$L__tmp3033:
	.loc	17 880 5
	mov.b32 	%r367, %r366;
$L__tmp3034:
	.loc	17 828 9
	setp.eq.s32 	%p74, %r367, 0;
	not.pred 	%p75, %p74;
	@%p75 bra 	$L__BB19_96;
	bra.uni 	$L__BB19_95;

$L__BB19_95:
	.loc	10 29 27
	bra.uni	$L__tmp3035;
$L__tmp3035:
	.loc	17 829 9
	ld.f32 	%f20, [%SP+3304];
	ld.f32 	%f19, [%SP+3300];
	ld.f32 	%f18, [%SP+3296];
	mov.f32 	%f2345, %f18;
	mov.f32 	%f2346, %f19;
	mov.f32 	%f2347, %f20;
	bra.uni 	$L__BB19_188;
$L__tmp3036:

$L__BB19_96:
	.loc	17 0 9
	add.u64 	%rd832, %SP, 3312;
	mov.b64 	%rd833, %rd832;
	st.u64 	[%SP+3168], %rd833;
	add.u64 	%rd834, %SP, 3328;
	mov.b64 	%rd835, %rd834;
	st.u64 	[%SP+3176], %rd835;
	add.u64 	%rd836, %SP, 3344;
	mov.b64 	%rd837, %rd836;
	st.u64 	[%SP+3184], %rd837;
	.loc	20 332 31
	bra.uni	$L__tmp3037;
$L__tmp3037:
	.loc	17 879 5
	// begin inline asm
	call (%r368), _optix_get_transform_list_size, ();
	// end inline asm
$L__tmp3038:
	.loc	17 880 5
	mov.b32 	%r369, %r368;
$L__tmp3039:
	.loc	20 332 31
	mov.b32 	%r63, %r369;
$L__tmp3040:
	.loc	20 333 24
	bra.uni	$L__tmp3041;
$L__tmp3041:
	.loc	17 600 5
	// begin inline asm
	call (%f1159), _optix_get_ray_time, ();
	// end inline asm
$L__tmp3042:
	.loc	17 601 5
	mov.f32 	%f1160, %f1159;
$L__tmp3043:
	.loc	20 333 24
	mov.f32 	%f21, %f1160;
$L__tmp3044:
	.loc	17 832 5
	bra.uni	$L__tmp3045;
$L__tmp3045:
	.loc	20 336 25
	mov.u32 	%r370, 0;
	mov.b32 	%r64, %r370;
$L__tmp3046:
	.loc	20 336 5
	mov.u32 	%r707, %r64;
$L__tmp3047:
	bra.uni 	$L__BB19_97;

$L__BB19_97:
	mov.u32 	%r65, %r707;
$L__tmp3048:
	setp.lt.u32 	%p76, %r65, %r63;
	not.pred 	%p77, %p76;
	@%p77 bra 	$L__BB19_187;
	bra.uni 	$L__BB19_98;

$L__BB19_98:
	.loc	20 0 5
	mov.b32 	%r371, %r65;
$L__tmp3049:
	.loc	20 338 41
	bra.uni	$L__tmp3050;
$L__tmp3050:
	.loc	17 886 5
	// begin inline asm
	call (%rd864), _optix_get_transform_list_handle, (%r371);
	// end inline asm
$L__tmp3051:
	.loc	17 887 5
	mov.b64 	%rd866, %rd864;
$L__tmp3052:
	.loc	20 338 41
	mov.b64 	%rd867, %rd866;
$L__tmp3053:
	.loc	20 0 41
	add.u64 	%rd868, %SP, 3200;
	mov.b64 	%rd869, %rd868;
	st.u64 	[%SP+3120], %rd869;
	add.u64 	%rd870, %SP, 3216;
	mov.b64 	%rd871, %rd870;
	st.u64 	[%SP+3128], %rd871;
	add.u64 	%rd872, %SP, 3232;
	mov.b64 	%rd873, %rd872;
	st.u64 	[%SP+3136], %rd873;
	mov.b64 	%rd41, %rd867;
$L__tmp3054:
	mov.f32 	%f22, %f21;
$L__tmp3055:
	mov.u16 	%rs17, 0;
	mov.b16 	%rs2, %rs17;
$L__tmp3056:
	mov.b64 	%rd865, %rd41;
$L__tmp3057:
	.loc	20 284 37
	bra.uni	$L__tmp3058;
$L__tmp3058:
	.loc	17 893 5
	// begin inline asm
	call (%r372), _optix_get_transform_type_from_handle, (%rd865);
	// end inline asm
$L__tmp3059:
	.loc	17 894 5
	mov.b32 	%r373, %r372;
$L__tmp3060:
	.loc	20 284 37
	mov.b32 	%r66, %r373;
$L__tmp3061:
	.loc	20 286 5
	setp.eq.s32 	%p79, %r66, 2;
	mov.pred 	%p78, -1;
	mov.pred 	%p287, %p78;
	@%p79 bra 	$L__BB19_100;
	bra.uni 	$L__BB19_99;

$L__BB19_99:
	setp.eq.s32 	%p5, %r66, 3;
	mov.pred 	%p287, %p5;
	bra.uni 	$L__BB19_100;

$L__BB19_100:
	mov.pred 	%p6, %p287;
	not.pred 	%p80, %p6;
	@%p80 bra 	$L__BB19_159;
	bra.uni 	$L__BB19_101;

$L__BB19_101:
	.loc	20 341 9
	bra.uni	$L__tmp3062;
$L__tmp3062:
	.loc	20 288 9
	setp.eq.s32 	%p96, %r66, 2;
	not.pred 	%p97, %p96;
	@%p97 bra 	$L__BB19_126;
	bra.uni 	$L__BB19_102;

$L__BB19_102:
	.loc	20 0 9
	mov.b64 	%rd1236, %rd41;
$L__tmp3063:
	.loc	20 290 63
	bra.uni	$L__tmp3064;
$L__tmp3064:
	.loc	17 914 5
	// begin inline asm
	call (%rd1235), _optix_get_matrix_motion_transform_from_handle, (%rd1236);
	// end inline asm
$L__tmp3065:
	.loc	20 290 63
	mov.b64 	%rd1237, %rd1235;
	st.u64 	[%SP+3144], %rd1237;
	.loc	20 291 13
	ld.u64 	%rd1238, [%SP+3120];
	ld.u64 	%rd1239, [%SP+3128];
	ld.u64 	%rd1240, [%SP+3136];
	ld.u64 	%rd1241, [%SP+3144];
	mov.b64 	%rd1242, %rd1238;
	st.u64 	[%SP+2936], %rd1242;
	mov.b64 	%rd1243, %rd1239;
	st.u64 	[%SP+2944], %rd1243;
	mov.b64 	%rd1244, %rd1240;
	st.u64 	[%SP+2952], %rd1244;
	mov.b64 	%rd1245, %rd1241;
	st.u64 	[%SP+2960], %rd1245;
	mov.f32 	%f23, %f22;
$L__tmp3066:
	.loc	20 291 13
	bra.uni	$L__tmp3067;
$L__tmp3067:
	.loc	20 241 5
	ld.u64 	%rd1246, [%SP+2960];
	mov.b64 	%rd1247, %rd1246;
	st.u64 	[%SP+2800], %rd1247;
	.loc	20 241 42
	bra.uni	$L__tmp3068;
$L__tmp3068:
	.loc	20 63 18
	mov.u32 	%r489, 0;
	mov.b32 	%r67, %r489;
$L__tmp3069:
	.loc	20 63 5
	mov.u32 	%r708, %r67;
$L__tmp3070:
	bra.uni 	$L__BB19_103;

$L__BB19_103:
	mov.u32 	%r68, %r708;
$L__tmp3071:
	cvt.s64.s32 	%rd1248, %r68;
	setp.lt.u64 	%p118, %rd1248, 128;
	not.pred 	%p119, %p118;
	@%p119 bra 	$L__BB19_105;
	bra.uni 	$L__BB19_104;

$L__BB19_104:
$L__tmp3072:
	.loc	20 64 9
	cvt.s64.s32 	%rd1498, %r68;
	add.u64 	%rd1499, %SP, 2808;
	add.s64 	%rd1500, %rd1499, %rd1498;
	ld.u64 	%rd1501, [%SP+2800];
	cvt.s64.s32 	%rd1502, %r68;
	add.s64 	%rd1496, %rd1501, %rd1502;
$L__tmp3073:
	.loc	20 64 40
	bra.uni	$L__tmp3074;
$L__tmp3074:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1495, %rd1496;
	// end inline asm
$L__tmp3075:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r599,%r600,%r601,%r602}, [%rd1495];
	// end inline asm
	st.u32 	[%SP+2784], %r599;
	st.u32 	[%SP+2788], %r600;
	st.u32 	[%SP+2792], %r601;
	st.u32 	[%SP+2796], %r602;
	.loc	20 56 5
	ld.u32 	%r603, [%SP+2784];
	ld.u32 	%r604, [%SP+2788];
	ld.u32 	%r605, [%SP+2792];
	ld.u32 	%r606, [%SP+2796];
$L__tmp3076:
	.loc	20 64 40
	st.u32 	[%rd1500+12], %r606;
	st.u32 	[%rd1500+8], %r605;
	st.u32 	[%rd1500+4], %r604;
	st.u32 	[%rd1500], %r603;
$L__tmp3077:
	.loc	20 63 42
	add.s32 	%r69, %r68, 16;
$L__tmp3078:
	mov.u32 	%r708, %r69;
$L__tmp3079:
	bra.uni 	$L__BB19_103;
$L__tmp3080:

$L__BB19_105:
	.loc	20 65 5
	ld.u64 	%rd1249, [%SP+2808];
	ld.u16 	%rs25, [%SP+2816];
	ld.u16 	%rs26, [%SP+2818];
	ld.f32 	%f1690, [%SP+2820];
	ld.f32 	%f1691, [%SP+2824];
	ld.u32 	%r490, [%SP+2828];
	ld.u32 	%r491, [%SP+2832];
	ld.u32 	%r492, [%SP+2836];
	ld.f32 	%f1692, [%SP+2840];
	ld.f32 	%f1693, [%SP+2844];
	ld.f32 	%f1694, [%SP+2848];
	ld.f32 	%f1695, [%SP+2852];
	ld.f32 	%f1696, [%SP+2856];
	ld.f32 	%f1697, [%SP+2860];
	ld.f32 	%f1698, [%SP+2864];
	ld.f32 	%f1699, [%SP+2868];
	ld.f32 	%f1700, [%SP+2872];
	ld.f32 	%f1701, [%SP+2876];
	ld.f32 	%f1702, [%SP+2880];
	ld.f32 	%f1703, [%SP+2884];
	ld.f32 	%f1704, [%SP+2888];
	ld.f32 	%f1705, [%SP+2892];
	ld.f32 	%f1706, [%SP+2896];
	ld.f32 	%f1707, [%SP+2900];
	ld.f32 	%f1708, [%SP+2904];
	ld.f32 	%f1709, [%SP+2908];
	ld.f32 	%f1710, [%SP+2912];
	ld.f32 	%f1711, [%SP+2916];
	ld.f32 	%f1712, [%SP+2920];
	ld.f32 	%f1713, [%SP+2924];
	ld.f32 	%f1714, [%SP+2928];
	ld.f32 	%f1715, [%SP+2932];
$L__tmp3081:
	.loc	20 241 42
	st.f32 	[%SP+3116], %f1715;
	st.f32 	[%SP+3112], %f1714;
	st.f32 	[%SP+3108], %f1713;
	st.f32 	[%SP+3104], %f1712;
	st.f32 	[%SP+3100], %f1711;
	st.f32 	[%SP+3096], %f1710;
	st.f32 	[%SP+3092], %f1709;
	st.f32 	[%SP+3088], %f1708;
	st.f32 	[%SP+3084], %f1707;
	st.f32 	[%SP+3080], %f1706;
	st.f32 	[%SP+3076], %f1705;
	st.f32 	[%SP+3072], %f1704;
	st.f32 	[%SP+3068], %f1703;
	st.f32 	[%SP+3064], %f1702;
	st.f32 	[%SP+3060], %f1701;
	st.f32 	[%SP+3056], %f1700;
	st.f32 	[%SP+3052], %f1699;
	st.f32 	[%SP+3048], %f1698;
	st.f32 	[%SP+3044], %f1697;
	st.f32 	[%SP+3040], %f1696;
	st.f32 	[%SP+3036], %f1695;
	st.f32 	[%SP+3032], %f1694;
	st.f32 	[%SP+3028], %f1693;
	st.f32 	[%SP+3024], %f1692;
	st.u32 	[%SP+3020], %r492;
	st.u32 	[%SP+3016], %r491;
	st.u32 	[%SP+3012], %r490;
	st.f32 	[%SP+3008], %f1691;
	st.f32 	[%SP+3004], %f1690;
	st.u16 	[%SP+3002], %rs26;
	st.u16 	[%SP+3000], %rs25;
	st.u64 	[%SP+2992], %rd1249;
	add.u64 	%rd1250, %SP, 2992;
	add.s64 	%rd1251, %rd1250, 8;
	ld.u16 	%rs27, [%rd1251+2];
	ld.f32 	%f1716, [%rd1251+4];
	ld.f32 	%f1717, [%rd1251+8];
	ld.u16 	%rs28, [%SP+3000];
	st.f32 	[%SP+2976], %f1717;
	st.f32 	[%SP+2972], %f1716;
	st.u16 	[%SP+2970], %rs27;
	st.u16 	[%SP+2968], %rs28;
	add.u64 	%rd1252, %SP, 2980;
	mov.b64 	%rd1253, %rd1252;
$L__tmp3082:
	.loc	20 0 42
	add.u64 	%rd1254, %SP, 2984;
	mov.b64 	%rd1255, %rd1254;
$L__tmp3083:
	add.u64 	%rd1256, %SP, 2968;
	mov.b64 	%rd1257, %rd1256;
	st.u64 	[%SP+2768], %rd1257;
	mov.f32 	%f1718, %f23;
$L__tmp3084:
	.loc	20 241 5
	bra.uni	$L__tmp3085;
$L__tmp3085:
	.loc	20 217 27
	ld.u64 	%rd1258, [%SP+2768];
	ld.f32 	%f1719, [%rd1258+4];
	mov.f32 	%f1720, %f1719;
$L__tmp3086:
	.loc	20 218 25
	ld.u64 	%rd1259, [%SP+2768];
	ld.f32 	%f1721, [%rd1259+8];
	mov.f32 	%f1722, %f1721;
$L__tmp3087:
	.loc	20 219 30
	ld.u64 	%rd1260, [%SP+2768];
	ld.u16 	%rs29, [%rd1260];
	cvt.u32.u16 	%r493, %rs29;
	sub.s32 	%r494, %r493, 1;
	cvt.rn.f32.s32 	%f1723, %r494;
$L__tmp3088:
	.loc	20 224 22
	sub.f32 	%f1724, %f1718, %f1720;
	mul.f32 	%f1725, %f1724, %f1723;
	sub.f32 	%f1726, %f1722, %f1720;
	div.rn.f32 	%f1727, %f1725, %f1726;
	.loc	20 224 34
	{ // callseq 212, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1723;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1727;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3minEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f1728, [retval0+0];
	} // callseq 212
	.loc	20 224 24
	mov.f32 	%f1729, 0f00000000;
	{ // callseq 213, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1729;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1728;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3maxEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f1730, [retval0+0];
$L__tmp3089:
	} // callseq 213
	.loc	20 225 26
	{ // callseq 214, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1730;
	.param .b32 retval0;
	call.uni (retval0), 
	floorf, 
	(
	param0
	);
	ld.param.f32 	%f1731, [retval0+0];
$L__tmp3090:
	} // callseq 214
	.loc	20 227 5
	sub.f32 	%f1732, %f1730, %f1731;
	st.f32 	[%rd1253], %f1732;
	.loc	20 228 5
	cvt.rzi.s32.f32 	%r495, %f1731;
	st.u32 	[%rd1255], %r495;
$L__tmp3091:
	.loc	20 244 29
	ld.u64 	%rd1261, [%SP+2960];
	add.s64 	%rd1262, %rd1261, 32;
	ld.u32 	%r496, [%SP+2984];
	cvt.s64.s32 	%rd1263, %r496;
	mul.lo.s64 	%rd1264, %rd1263, 48;
	add.s64 	%rd1265, %rd1262, %rd1264;
$L__tmp3092:
	.loc	20 247 5
	ld.u64 	%rd1266, [%SP+2936];
	ld.u64 	%rd1267, [%SP+2944];
	ld.u64 	%rd1268, [%SP+2952];
	ld.f32 	%f1733, [%SP+2980];
	mov.b64 	%rd1269, %rd1266;
	st.u64 	[%SP+2592], %rd1269;
	mov.b64 	%rd1270, %rd1267;
	st.u64 	[%SP+2600], %rd1270;
	mov.b64 	%rd1271, %rd1268;
	st.u64 	[%SP+2608], %rd1271;
	mov.b64 	%rd1272, %rd1265;
	st.u64 	[%SP+2616], %rd1272;
	mov.f32 	%f24, %f1733;
$L__tmp3093:
	.loc	20 247 5
	bra.uni	$L__tmp3094;
$L__tmp3094:
	.loc	20 172 5
	ld.u64 	%rd42, [%SP+2592];
	ld.u64 	%rd1273, [%SP+2616];
	mov.b64 	%rd1274, %rd1273;
	st.u64 	[%SP+2560], %rd1274;
	.loc	20 172 10
	bra.uni	$L__tmp3095;
$L__tmp3095:
	.loc	20 63 18
	mov.u32 	%r497, 0;
	mov.b32 	%r70, %r497;
$L__tmp3096:
	.loc	20 63 5
	mov.u32 	%r709, %r70;
$L__tmp3097:
	bra.uni 	$L__BB19_106;

$L__BB19_106:
	mov.u32 	%r71, %r709;
$L__tmp3098:
	cvt.s64.s32 	%rd1275, %r71;
	setp.lt.u64 	%p120, %rd1275, 16;
	not.pred 	%p121, %p120;
	@%p121 bra 	$L__BB19_108;
	bra.uni 	$L__BB19_107;

$L__BB19_107:
$L__tmp3099:
	.loc	20 64 9
	cvt.s64.s32 	%rd1490, %r71;
	add.u64 	%rd1491, %SP, 2576;
	add.s64 	%rd1492, %rd1491, %rd1490;
	ld.u64 	%rd1493, [%SP+2560];
	cvt.s64.s32 	%rd1494, %r71;
	add.s64 	%rd1488, %rd1493, %rd1494;
$L__tmp3100:
	.loc	20 64 40
	bra.uni	$L__tmp3101;
$L__tmp3101:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1487, %rd1488;
	// end inline asm
$L__tmp3102:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r591,%r592,%r593,%r594}, [%rd1487];
	// end inline asm
	st.u32 	[%SP+2544], %r591;
	st.u32 	[%SP+2548], %r592;
	st.u32 	[%SP+2552], %r593;
	st.u32 	[%SP+2556], %r594;
	.loc	20 56 5
	ld.u32 	%r595, [%SP+2544];
	ld.u32 	%r596, [%SP+2548];
	ld.u32 	%r597, [%SP+2552];
	ld.u32 	%r598, [%SP+2556];
$L__tmp3103:
	.loc	20 64 40
	st.u32 	[%rd1492+12], %r598;
	st.u32 	[%rd1492+8], %r597;
	st.u32 	[%rd1492+4], %r596;
	st.u32 	[%rd1492], %r595;
$L__tmp3104:
	.loc	20 63 42
	add.s32 	%r72, %r71, 16;
$L__tmp3105:
	mov.u32 	%r709, %r72;
$L__tmp3106:
	bra.uni 	$L__BB19_106;
$L__tmp3107:

$L__BB19_108:
	.loc	20 65 5
	ld.f32 	%f1734, [%SP+2576];
	ld.f32 	%f1735, [%SP+2580];
	ld.f32 	%f1736, [%SP+2584];
	ld.f32 	%f1737, [%SP+2588];
$L__tmp3108:
	.loc	20 172 10
	st.f32 	[%rd42+12], %f1737;
	st.f32 	[%rd42+8], %f1736;
	st.f32 	[%rd42+4], %f1735;
	st.f32 	[%rd42], %f1734;
	.loc	20 173 5
	ld.u64 	%rd43, [%SP+2600];
	ld.u64 	%rd1276, [%SP+2616];
	add.s64 	%rd44, %rd1276, 16;
$L__tmp3109:
	.loc	20 173 10
	bra.uni	$L__tmp3110;
$L__tmp3110:
	.loc	20 63 18
	mov.u32 	%r498, 0;
	mov.b32 	%r73, %r498;
$L__tmp3111:
	.loc	20 63 5
	mov.u32 	%r710, %r73;
$L__tmp3112:
	bra.uni 	$L__BB19_109;

$L__BB19_109:
	mov.u32 	%r74, %r710;
$L__tmp3113:
	cvt.s64.s32 	%rd1277, %r74;
	setp.lt.u64 	%p122, %rd1277, 16;
	not.pred 	%p123, %p122;
	@%p123 bra 	$L__BB19_111;
	bra.uni 	$L__BB19_110;

$L__BB19_110:
$L__tmp3114:
	.loc	20 64 9
	cvt.s64.s32 	%rd1483, %r74;
	add.u64 	%rd1484, %SP, 2528;
	add.s64 	%rd1485, %rd1484, %rd1483;
	cvt.s64.s32 	%rd1486, %r74;
	add.s64 	%rd1481, %rd44, %rd1486;
$L__tmp3115:
	.loc	20 64 40
	bra.uni	$L__tmp3116;
$L__tmp3116:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1480, %rd1481;
	// end inline asm
$L__tmp3117:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r583,%r584,%r585,%r586}, [%rd1480];
	// end inline asm
	st.u32 	[%SP+2512], %r583;
	st.u32 	[%SP+2516], %r584;
	st.u32 	[%SP+2520], %r585;
	st.u32 	[%SP+2524], %r586;
	.loc	20 56 5
	ld.u32 	%r587, [%SP+2512];
	ld.u32 	%r588, [%SP+2516];
	ld.u32 	%r589, [%SP+2520];
	ld.u32 	%r590, [%SP+2524];
$L__tmp3118:
	.loc	20 64 40
	st.u32 	[%rd1485+12], %r590;
	st.u32 	[%rd1485+8], %r589;
	st.u32 	[%rd1485+4], %r588;
	st.u32 	[%rd1485], %r587;
$L__tmp3119:
	.loc	20 63 42
	add.s32 	%r75, %r74, 16;
$L__tmp3120:
	mov.u32 	%r710, %r75;
$L__tmp3121:
	bra.uni 	$L__BB19_109;
$L__tmp3122:

$L__BB19_111:
	.loc	20 65 5
	ld.f32 	%f1738, [%SP+2528];
	ld.f32 	%f1739, [%SP+2532];
	ld.f32 	%f1740, [%SP+2536];
	ld.f32 	%f1741, [%SP+2540];
$L__tmp3123:
	.loc	20 173 10
	st.f32 	[%rd43+12], %f1741;
	st.f32 	[%rd43+8], %f1740;
	st.f32 	[%rd43+4], %f1739;
	st.f32 	[%rd43], %f1738;
	.loc	20 174 5
	ld.u64 	%rd45, [%SP+2608];
	ld.u64 	%rd1278, [%SP+2616];
	add.s64 	%rd46, %rd1278, 32;
$L__tmp3124:
	.loc	20 174 10
	bra.uni	$L__tmp3125;
$L__tmp3125:
	.loc	20 63 18
	mov.u32 	%r499, 0;
	mov.b32 	%r76, %r499;
$L__tmp3126:
	.loc	20 63 5
	mov.u32 	%r711, %r76;
$L__tmp3127:
	bra.uni 	$L__BB19_112;

$L__BB19_112:
	mov.u32 	%r77, %r711;
$L__tmp3128:
	cvt.s64.s32 	%rd1279, %r77;
	setp.lt.u64 	%p124, %rd1279, 16;
	not.pred 	%p125, %p124;
	@%p125 bra 	$L__BB19_114;
	bra.uni 	$L__BB19_113;

$L__BB19_113:
$L__tmp3129:
	.loc	20 64 9
	cvt.s64.s32 	%rd1476, %r77;
	add.u64 	%rd1477, %SP, 2496;
	add.s64 	%rd1478, %rd1477, %rd1476;
	cvt.s64.s32 	%rd1479, %r77;
	add.s64 	%rd1474, %rd46, %rd1479;
$L__tmp3130:
	.loc	20 64 40
	bra.uni	$L__tmp3131;
$L__tmp3131:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1473, %rd1474;
	// end inline asm
$L__tmp3132:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r575,%r576,%r577,%r578}, [%rd1473];
	// end inline asm
	st.u32 	[%SP+2480], %r575;
	st.u32 	[%SP+2484], %r576;
	st.u32 	[%SP+2488], %r577;
	st.u32 	[%SP+2492], %r578;
	.loc	20 56 5
	ld.u32 	%r579, [%SP+2480];
	ld.u32 	%r580, [%SP+2484];
	ld.u32 	%r581, [%SP+2488];
	ld.u32 	%r582, [%SP+2492];
$L__tmp3133:
	.loc	20 64 40
	st.u32 	[%rd1478+12], %r582;
	st.u32 	[%rd1478+8], %r581;
	st.u32 	[%rd1478+4], %r580;
	st.u32 	[%rd1478], %r579;
$L__tmp3134:
	.loc	20 63 42
	add.s32 	%r78, %r77, 16;
$L__tmp3135:
	mov.u32 	%r711, %r78;
$L__tmp3136:
	bra.uni 	$L__BB19_112;
$L__tmp3137:

$L__BB19_114:
	.loc	20 65 5
	ld.f32 	%f1742, [%SP+2496];
	ld.f32 	%f1743, [%SP+2500];
	ld.f32 	%f1744, [%SP+2504];
	ld.f32 	%f1745, [%SP+2508];
$L__tmp3138:
	.loc	20 174 10
	st.f32 	[%rd45+12], %f1745;
	st.f32 	[%rd45+8], %f1744;
	st.f32 	[%rd45+4], %f1743;
	st.f32 	[%rd45], %f1742;
	.loc	20 177 5
	setp.gt.f32 	%p126, %f24, 0f00000000;
	not.pred 	%p127, %p126;
	@%p127 bra 	$L__BB19_125;
	bra.uni 	$L__BB19_115;

$L__BB19_115:
$L__tmp3139:
	.loc	20 179 24
	mov.f32 	%f1746, 0f3F800000;
	sub.f32 	%f25, %f1746, %f24;
$L__tmp3140:
	.loc	20 180 9
	ld.u64 	%rd47, [%SP+2592];
	ld.u64 	%rd1280, [%SP+2592];
	mov.b64 	%rd1281, %rd1280;
	st.u64 	[%SP+2464], %rd1281;
	mov.f32 	%f1747, %f25;
$L__tmp3141:
	.loc	20 180 30
	bra.uni	$L__tmp3142;
$L__tmp3142:
	.loc	20 45 5
	ld.u64 	%rd1282, [%SP+2464];
	ld.f32 	%f1748, [%rd1282];
	mul.f32 	%f1749, %f1748, %f1747;
	ld.u64 	%rd1283, [%SP+2464];
	ld.f32 	%f1750, [%rd1283+4];
	mul.f32 	%f1751, %f1750, %f1747;
	ld.u64 	%rd1284, [%SP+2464];
	ld.f32 	%f1752, [%rd1284+8];
	mul.f32 	%f1753, %f1752, %f1747;
	ld.u64 	%rd1285, [%SP+2464];
	ld.f32 	%f1754, [%rd1285+12];
	mul.f32 	%f1755, %f1754, %f1747;
$L__tmp3143:
	.loc	20 45 12
	{ // callseq 215, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1749;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1751;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1753;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1755;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1756, %f1757, %f1758, %f1759}, [retval0+0];
	} // callseq 215
$L__tmp3144:
	.loc	20 180 30
	st.f32 	[%SP+2636], %f1759;
	st.f32 	[%SP+2632], %f1758;
	st.f32 	[%SP+2628], %f1757;
	st.f32 	[%SP+2624], %f1756;
	ld.u64 	%rd1286, [%SP+2616];
	add.s64 	%rd48, %rd1286, 48;
$L__tmp3145:
	.loc	20 180 72
	bra.uni	$L__tmp3146;
$L__tmp3146:
	.loc	20 63 18
	mov.u32 	%r500, 0;
	mov.b32 	%r79, %r500;
$L__tmp3147:
	.loc	20 63 5
	mov.u32 	%r712, %r79;
$L__tmp3148:
	bra.uni 	$L__BB19_116;

$L__BB19_116:
	mov.u32 	%r80, %r712;
$L__tmp3149:
	cvt.s64.s32 	%rd1287, %r80;
	setp.lt.u64 	%p128, %rd1287, 16;
	not.pred 	%p129, %p128;
	@%p129 bra 	$L__BB19_118;
	bra.uni 	$L__BB19_117;

$L__BB19_117:
$L__tmp3150:
	.loc	20 64 9
	cvt.s64.s32 	%rd1469, %r80;
	add.u64 	%rd1470, %SP, 2448;
	add.s64 	%rd1471, %rd1470, %rd1469;
	cvt.s64.s32 	%rd1472, %r80;
	add.s64 	%rd1467, %rd48, %rd1472;
$L__tmp3151:
	.loc	20 64 40
	bra.uni	$L__tmp3152;
$L__tmp3152:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1466, %rd1467;
	// end inline asm
$L__tmp3153:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r567,%r568,%r569,%r570}, [%rd1466];
	// end inline asm
	st.u32 	[%SP+2432], %r567;
	st.u32 	[%SP+2436], %r568;
	st.u32 	[%SP+2440], %r569;
	st.u32 	[%SP+2444], %r570;
	.loc	20 56 5
	ld.u32 	%r571, [%SP+2432];
	ld.u32 	%r572, [%SP+2436];
	ld.u32 	%r573, [%SP+2440];
	ld.u32 	%r574, [%SP+2444];
$L__tmp3154:
	.loc	20 64 40
	st.u32 	[%rd1471+12], %r574;
	st.u32 	[%rd1471+8], %r573;
	st.u32 	[%rd1471+4], %r572;
	st.u32 	[%rd1471], %r571;
$L__tmp3155:
	.loc	20 63 42
	add.s32 	%r81, %r80, 16;
$L__tmp3156:
	mov.u32 	%r712, %r81;
$L__tmp3157:
	bra.uni 	$L__BB19_116;
$L__tmp3158:

$L__BB19_118:
	.loc	20 65 5
	ld.f32 	%f1760, [%SP+2448];
	ld.f32 	%f1761, [%SP+2452];
	ld.f32 	%f1762, [%SP+2456];
	ld.f32 	%f1763, [%SP+2460];
$L__tmp3159:
	.loc	20 180 72
	st.f32 	[%SP+2668], %f1763;
	st.f32 	[%SP+2664], %f1762;
	st.f32 	[%SP+2660], %f1761;
	st.f32 	[%SP+2656], %f1760;
	add.u64 	%rd1288, %SP, 2656;
	mov.b64 	%rd1289, %rd1288;
	st.u64 	[%SP+2424], %rd1289;
	mov.f32 	%f1764, %f24;
$L__tmp3160:
	.loc	20 180 56
	bra.uni	$L__tmp3161;
$L__tmp3161:
	.loc	20 45 5
	ld.u64 	%rd1290, [%SP+2424];
	ld.f32 	%f1765, [%rd1290];
	mul.f32 	%f1766, %f1765, %f1764;
	ld.u64 	%rd1291, [%SP+2424];
	ld.f32 	%f1767, [%rd1291+4];
	mul.f32 	%f1768, %f1767, %f1764;
	ld.u64 	%rd1292, [%SP+2424];
	ld.f32 	%f1769, [%rd1292+8];
	mul.f32 	%f1770, %f1769, %f1764;
	ld.u64 	%rd1293, [%SP+2424];
	ld.f32 	%f1771, [%rd1293+12];
	mul.f32 	%f1772, %f1771, %f1764;
$L__tmp3162:
	.loc	20 45 12
	{ // callseq 216, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1766;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1768;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1770;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1772;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1773, %f1774, %f1775, %f1776}, [retval0+0];
	} // callseq 216
$L__tmp3163:
	.loc	20 180 56
	st.f32 	[%SP+2652], %f1776;
	st.f32 	[%SP+2648], %f1775;
	st.f32 	[%SP+2644], %f1774;
	st.f32 	[%SP+2640], %f1773;
	add.u64 	%rd1294, %SP, 2624;
	mov.b64 	%rd1295, %rd1294;
	st.u64 	[%SP+2408], %rd1295;
	add.u64 	%rd1296, %SP, 2640;
	mov.b64 	%rd1297, %rd1296;
	st.u64 	[%SP+2416], %rd1297;
	.loc	20 180 14
	bra.uni	$L__tmp3164;
$L__tmp3164:
	.loc	20 40 5
	ld.u64 	%rd1298, [%SP+2408];
	ld.f32 	%f1777, [%rd1298];
	ld.u64 	%rd1299, [%SP+2416];
	ld.f32 	%f1778, [%rd1299];
	add.f32 	%f1779, %f1777, %f1778;
	ld.u64 	%rd1300, [%SP+2408];
	ld.f32 	%f1780, [%rd1300+4];
	ld.u64 	%rd1301, [%SP+2416];
	ld.f32 	%f1781, [%rd1301+4];
	add.f32 	%f1782, %f1780, %f1781;
	ld.u64 	%rd1302, [%SP+2408];
	ld.f32 	%f1783, [%rd1302+8];
	ld.u64 	%rd1303, [%SP+2416];
	ld.f32 	%f1784, [%rd1303+8];
	add.f32 	%f1785, %f1783, %f1784;
	ld.u64 	%rd1304, [%SP+2408];
	ld.f32 	%f1786, [%rd1304+12];
	ld.u64 	%rd1305, [%SP+2416];
	ld.f32 	%f1787, [%rd1305+12];
	add.f32 	%f1788, %f1786, %f1787;
$L__tmp3165:
	.loc	20 40 12
	{ // callseq 217, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1779;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1782;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1785;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1788;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1789, %f1790, %f1791, %f1792}, [retval0+0];
	} // callseq 217
$L__tmp3166:
	.loc	20 180 14
	st.f32 	[%rd47+12], %f1792;
	st.f32 	[%rd47+8], %f1791;
	st.f32 	[%rd47+4], %f1790;
	st.f32 	[%rd47], %f1789;
	.loc	20 181 9
	ld.u64 	%rd49, [%SP+2600];
	ld.u64 	%rd1306, [%SP+2600];
	mov.b64 	%rd1307, %rd1306;
	st.u64 	[%SP+2400], %rd1307;
	mov.f32 	%f1793, %f25;
$L__tmp3167:
	.loc	20 181 30
	bra.uni	$L__tmp3168;
$L__tmp3168:
	.loc	20 45 5
	ld.u64 	%rd1308, [%SP+2400];
	ld.f32 	%f1794, [%rd1308];
	mul.f32 	%f1795, %f1794, %f1793;
	ld.u64 	%rd1309, [%SP+2400];
	ld.f32 	%f1796, [%rd1309+4];
	mul.f32 	%f1797, %f1796, %f1793;
	ld.u64 	%rd1310, [%SP+2400];
	ld.f32 	%f1798, [%rd1310+8];
	mul.f32 	%f1799, %f1798, %f1793;
	ld.u64 	%rd1311, [%SP+2400];
	ld.f32 	%f1800, [%rd1311+12];
	mul.f32 	%f1801, %f1800, %f1793;
$L__tmp3169:
	.loc	20 45 12
	{ // callseq 218, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1795;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1797;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1799;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1801;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1802, %f1803, %f1804, %f1805}, [retval0+0];
	} // callseq 218
$L__tmp3170:
	.loc	20 181 30
	st.f32 	[%SP+2684], %f1805;
	st.f32 	[%SP+2680], %f1804;
	st.f32 	[%SP+2676], %f1803;
	st.f32 	[%SP+2672], %f1802;
	ld.u64 	%rd1312, [%SP+2616];
	add.s64 	%rd50, %rd1312, 64;
$L__tmp3171:
	.loc	20 181 72
	bra.uni	$L__tmp3172;
$L__tmp3172:
	.loc	20 63 18
	mov.u32 	%r501, 0;
	mov.b32 	%r82, %r501;
$L__tmp3173:
	.loc	20 63 5
	mov.u32 	%r713, %r82;
$L__tmp3174:
	bra.uni 	$L__BB19_119;

$L__BB19_119:
	mov.u32 	%r83, %r713;
$L__tmp3175:
	cvt.s64.s32 	%rd1313, %r83;
	setp.lt.u64 	%p130, %rd1313, 16;
	not.pred 	%p131, %p130;
	@%p131 bra 	$L__BB19_121;
	bra.uni 	$L__BB19_120;

$L__BB19_120:
$L__tmp3176:
	.loc	20 64 9
	cvt.s64.s32 	%rd1462, %r83;
	add.u64 	%rd1463, %SP, 2384;
	add.s64 	%rd1464, %rd1463, %rd1462;
	cvt.s64.s32 	%rd1465, %r83;
	add.s64 	%rd1460, %rd50, %rd1465;
$L__tmp3177:
	.loc	20 64 40
	bra.uni	$L__tmp3178;
$L__tmp3178:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1459, %rd1460;
	// end inline asm
$L__tmp3179:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r559,%r560,%r561,%r562}, [%rd1459];
	// end inline asm
	st.u32 	[%SP+2368], %r559;
	st.u32 	[%SP+2372], %r560;
	st.u32 	[%SP+2376], %r561;
	st.u32 	[%SP+2380], %r562;
	.loc	20 56 5
	ld.u32 	%r563, [%SP+2368];
	ld.u32 	%r564, [%SP+2372];
	ld.u32 	%r565, [%SP+2376];
	ld.u32 	%r566, [%SP+2380];
$L__tmp3180:
	.loc	20 64 40
	st.u32 	[%rd1464+12], %r566;
	st.u32 	[%rd1464+8], %r565;
	st.u32 	[%rd1464+4], %r564;
	st.u32 	[%rd1464], %r563;
$L__tmp3181:
	.loc	20 63 42
	add.s32 	%r84, %r83, 16;
$L__tmp3182:
	mov.u32 	%r713, %r84;
$L__tmp3183:
	bra.uni 	$L__BB19_119;
$L__tmp3184:

$L__BB19_121:
	.loc	20 65 5
	ld.f32 	%f1806, [%SP+2384];
	ld.f32 	%f1807, [%SP+2388];
	ld.f32 	%f1808, [%SP+2392];
	ld.f32 	%f1809, [%SP+2396];
$L__tmp3185:
	.loc	20 181 72
	st.f32 	[%SP+2716], %f1809;
	st.f32 	[%SP+2712], %f1808;
	st.f32 	[%SP+2708], %f1807;
	st.f32 	[%SP+2704], %f1806;
	add.u64 	%rd1314, %SP, 2704;
	mov.b64 	%rd1315, %rd1314;
	st.u64 	[%SP+2360], %rd1315;
	mov.f32 	%f1810, %f24;
$L__tmp3186:
	.loc	20 181 56
	bra.uni	$L__tmp3187;
$L__tmp3187:
	.loc	20 45 5
	ld.u64 	%rd1316, [%SP+2360];
	ld.f32 	%f1811, [%rd1316];
	mul.f32 	%f1812, %f1811, %f1810;
	ld.u64 	%rd1317, [%SP+2360];
	ld.f32 	%f1813, [%rd1317+4];
	mul.f32 	%f1814, %f1813, %f1810;
	ld.u64 	%rd1318, [%SP+2360];
	ld.f32 	%f1815, [%rd1318+8];
	mul.f32 	%f1816, %f1815, %f1810;
	ld.u64 	%rd1319, [%SP+2360];
	ld.f32 	%f1817, [%rd1319+12];
	mul.f32 	%f1818, %f1817, %f1810;
$L__tmp3188:
	.loc	20 45 12
	{ // callseq 219, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1812;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1814;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1816;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1818;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1819, %f1820, %f1821, %f1822}, [retval0+0];
	} // callseq 219
$L__tmp3189:
	.loc	20 181 56
	st.f32 	[%SP+2700], %f1822;
	st.f32 	[%SP+2696], %f1821;
	st.f32 	[%SP+2692], %f1820;
	st.f32 	[%SP+2688], %f1819;
	add.u64 	%rd1320, %SP, 2672;
	mov.b64 	%rd1321, %rd1320;
	st.u64 	[%SP+2344], %rd1321;
	add.u64 	%rd1322, %SP, 2688;
	mov.b64 	%rd1323, %rd1322;
	st.u64 	[%SP+2352], %rd1323;
	.loc	20 181 14
	bra.uni	$L__tmp3190;
$L__tmp3190:
	.loc	20 40 5
	ld.u64 	%rd1324, [%SP+2344];
	ld.f32 	%f1823, [%rd1324];
	ld.u64 	%rd1325, [%SP+2352];
	ld.f32 	%f1824, [%rd1325];
	add.f32 	%f1825, %f1823, %f1824;
	ld.u64 	%rd1326, [%SP+2344];
	ld.f32 	%f1826, [%rd1326+4];
	ld.u64 	%rd1327, [%SP+2352];
	ld.f32 	%f1827, [%rd1327+4];
	add.f32 	%f1828, %f1826, %f1827;
	ld.u64 	%rd1328, [%SP+2344];
	ld.f32 	%f1829, [%rd1328+8];
	ld.u64 	%rd1329, [%SP+2352];
	ld.f32 	%f1830, [%rd1329+8];
	add.f32 	%f1831, %f1829, %f1830;
	ld.u64 	%rd1330, [%SP+2344];
	ld.f32 	%f1832, [%rd1330+12];
	ld.u64 	%rd1331, [%SP+2352];
	ld.f32 	%f1833, [%rd1331+12];
	add.f32 	%f1834, %f1832, %f1833;
$L__tmp3191:
	.loc	20 40 12
	{ // callseq 220, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1825;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1828;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1831;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1834;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1835, %f1836, %f1837, %f1838}, [retval0+0];
	} // callseq 220
$L__tmp3192:
	.loc	20 181 14
	st.f32 	[%rd49+12], %f1838;
	st.f32 	[%rd49+8], %f1837;
	st.f32 	[%rd49+4], %f1836;
	st.f32 	[%rd49], %f1835;
	.loc	20 182 9
	ld.u64 	%rd51, [%SP+2608];
	ld.u64 	%rd1332, [%SP+2608];
	mov.b64 	%rd1333, %rd1332;
	st.u64 	[%SP+2336], %rd1333;
	mov.f32 	%f1839, %f25;
$L__tmp3193:
	.loc	20 182 30
	bra.uni	$L__tmp3194;
$L__tmp3194:
	.loc	20 45 5
	ld.u64 	%rd1334, [%SP+2336];
	ld.f32 	%f1840, [%rd1334];
	mul.f32 	%f1841, %f1840, %f1839;
	ld.u64 	%rd1335, [%SP+2336];
	ld.f32 	%f1842, [%rd1335+4];
	mul.f32 	%f1843, %f1842, %f1839;
	ld.u64 	%rd1336, [%SP+2336];
	ld.f32 	%f1844, [%rd1336+8];
	mul.f32 	%f1845, %f1844, %f1839;
	ld.u64 	%rd1337, [%SP+2336];
	ld.f32 	%f1846, [%rd1337+12];
	mul.f32 	%f1847, %f1846, %f1839;
$L__tmp3195:
	.loc	20 45 12
	{ // callseq 221, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1841;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1843;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1845;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1847;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1848, %f1849, %f1850, %f1851}, [retval0+0];
	} // callseq 221
$L__tmp3196:
	.loc	20 182 30
	st.f32 	[%SP+2732], %f1851;
	st.f32 	[%SP+2728], %f1850;
	st.f32 	[%SP+2724], %f1849;
	st.f32 	[%SP+2720], %f1848;
	ld.u64 	%rd1338, [%SP+2616];
	add.s64 	%rd52, %rd1338, 80;
$L__tmp3197:
	.loc	20 182 72
	bra.uni	$L__tmp3198;
$L__tmp3198:
	.loc	20 63 18
	mov.u32 	%r502, 0;
	mov.b32 	%r85, %r502;
$L__tmp3199:
	.loc	20 63 5
	mov.u32 	%r714, %r85;
$L__tmp3200:
	bra.uni 	$L__BB19_122;

$L__BB19_122:
	mov.u32 	%r86, %r714;
$L__tmp3201:
	cvt.s64.s32 	%rd1339, %r86;
	setp.lt.u64 	%p132, %rd1339, 16;
	not.pred 	%p133, %p132;
	@%p133 bra 	$L__BB19_124;
	bra.uni 	$L__BB19_123;

$L__BB19_123:
$L__tmp3202:
	.loc	20 64 9
	cvt.s64.s32 	%rd1455, %r86;
	add.u64 	%rd1456, %SP, 2320;
	add.s64 	%rd1457, %rd1456, %rd1455;
	cvt.s64.s32 	%rd1458, %r86;
	add.s64 	%rd1453, %rd52, %rd1458;
$L__tmp3203:
	.loc	20 64 40
	bra.uni	$L__tmp3204;
$L__tmp3204:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1452, %rd1453;
	// end inline asm
$L__tmp3205:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r551,%r552,%r553,%r554}, [%rd1452];
	// end inline asm
	st.u32 	[%SP+2304], %r551;
	st.u32 	[%SP+2308], %r552;
	st.u32 	[%SP+2312], %r553;
	st.u32 	[%SP+2316], %r554;
	.loc	20 56 5
	ld.u32 	%r555, [%SP+2304];
	ld.u32 	%r556, [%SP+2308];
	ld.u32 	%r557, [%SP+2312];
	ld.u32 	%r558, [%SP+2316];
$L__tmp3206:
	.loc	20 64 40
	st.u32 	[%rd1457+12], %r558;
	st.u32 	[%rd1457+8], %r557;
	st.u32 	[%rd1457+4], %r556;
	st.u32 	[%rd1457], %r555;
$L__tmp3207:
	.loc	20 63 42
	add.s32 	%r87, %r86, 16;
$L__tmp3208:
	mov.u32 	%r714, %r87;
$L__tmp3209:
	bra.uni 	$L__BB19_122;
$L__tmp3210:

$L__BB19_124:
	.loc	20 65 5
	ld.f32 	%f1852, [%SP+2320];
	ld.f32 	%f1853, [%SP+2324];
	ld.f32 	%f1854, [%SP+2328];
	ld.f32 	%f1855, [%SP+2332];
$L__tmp3211:
	.loc	20 182 72
	st.f32 	[%SP+2764], %f1855;
	st.f32 	[%SP+2760], %f1854;
	st.f32 	[%SP+2756], %f1853;
	st.f32 	[%SP+2752], %f1852;
	add.u64 	%rd1340, %SP, 2752;
	mov.b64 	%rd1341, %rd1340;
	st.u64 	[%SP+2288], %rd1341;
	mov.f32 	%f1856, %f24;
$L__tmp3212:
	.loc	20 182 56
	bra.uni	$L__tmp3213;
$L__tmp3213:
	.loc	20 45 5
	ld.u64 	%rd1342, [%SP+2288];
	ld.f32 	%f1857, [%rd1342];
	mul.f32 	%f1858, %f1857, %f1856;
	ld.u64 	%rd1343, [%SP+2288];
	ld.f32 	%f1859, [%rd1343+4];
	mul.f32 	%f1860, %f1859, %f1856;
	ld.u64 	%rd1344, [%SP+2288];
	ld.f32 	%f1861, [%rd1344+8];
	mul.f32 	%f1862, %f1861, %f1856;
	ld.u64 	%rd1345, [%SP+2288];
	ld.f32 	%f1863, [%rd1345+12];
	mul.f32 	%f1864, %f1863, %f1856;
$L__tmp3214:
	.loc	20 45 12
	{ // callseq 222, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1858;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1860;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1862;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1864;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1865, %f1866, %f1867, %f1868}, [retval0+0];
	} // callseq 222
$L__tmp3215:
	.loc	20 182 56
	st.f32 	[%SP+2748], %f1868;
	st.f32 	[%SP+2744], %f1867;
	st.f32 	[%SP+2740], %f1866;
	st.f32 	[%SP+2736], %f1865;
	add.u64 	%rd1346, %SP, 2720;
	mov.b64 	%rd1347, %rd1346;
	st.u64 	[%SP+2272], %rd1347;
	add.u64 	%rd1348, %SP, 2736;
	mov.b64 	%rd1349, %rd1348;
	st.u64 	[%SP+2280], %rd1349;
	.loc	20 182 14
	bra.uni	$L__tmp3216;
$L__tmp3216:
	.loc	20 40 5
	ld.u64 	%rd1350, [%SP+2272];
	ld.f32 	%f1869, [%rd1350];
	ld.u64 	%rd1351, [%SP+2280];
	ld.f32 	%f1870, [%rd1351];
	add.f32 	%f1871, %f1869, %f1870;
	ld.u64 	%rd1352, [%SP+2272];
	ld.f32 	%f1872, [%rd1352+4];
	ld.u64 	%rd1353, [%SP+2280];
	ld.f32 	%f1873, [%rd1353+4];
	add.f32 	%f1874, %f1872, %f1873;
	ld.u64 	%rd1354, [%SP+2272];
	ld.f32 	%f1875, [%rd1354+8];
	ld.u64 	%rd1355, [%SP+2280];
	ld.f32 	%f1876, [%rd1355+8];
	add.f32 	%f1877, %f1875, %f1876;
	ld.u64 	%rd1356, [%SP+2272];
	ld.f32 	%f1878, [%rd1356+12];
	ld.u64 	%rd1357, [%SP+2280];
	ld.f32 	%f1879, [%rd1357+12];
	add.f32 	%f1880, %f1878, %f1879;
$L__tmp3217:
	.loc	20 40 12
	{ // callseq 223, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1871;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1874;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1877;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1880;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1881, %f1882, %f1883, %f1884}, [retval0+0];
	} // callseq 223
$L__tmp3218:
	.loc	20 182 14
	st.f32 	[%rd51+12], %f1884;
	st.f32 	[%rd51+8], %f1883;
	st.f32 	[%rd51+4], %f1882;
	st.f32 	[%rd51], %f1881;
	bra.uni 	$L__BB19_125;
$L__tmp3219:

$L__BB19_125:
	.loc	20 291 13
	bra.uni 	$L__BB19_156;
$L__tmp3220:

$L__BB19_126:
	.loc	20 0 13
	mov.b64 	%rd913, %rd41;
$L__tmp3221:
	.loc	20 295 60
	bra.uni	$L__tmp3222;
$L__tmp3222:
	.loc	17 907 5
	// begin inline asm
	call (%rd912), _optix_get_srt_motion_transform_from_handle, (%rd913);
	// end inline asm
$L__tmp3223:
	.loc	20 295 60
	mov.b64 	%rd914, %rd912;
	st.u64 	[%SP+3152], %rd914;
	.loc	20 296 13
	ld.u64 	%rd915, [%SP+3120];
	ld.u64 	%rd916, [%SP+3128];
	ld.u64 	%rd917, [%SP+3136];
	ld.u64 	%rd918, [%SP+3152];
	mov.b64 	%rd919, %rd915;
	st.u64 	[%SP+1992], %rd919;
	mov.b64 	%rd920, %rd916;
	st.u64 	[%SP+2000], %rd920;
	mov.b64 	%rd921, %rd917;
	st.u64 	[%SP+2008], %rd921;
	mov.b64 	%rd922, %rd918;
	st.u64 	[%SP+2016], %rd922;
	mov.f32 	%f26, %f22;
$L__tmp3224:
	.loc	20 296 13
	bra.uni	$L__tmp3225;
$L__tmp3225:
	.loc	20 260 5
	ld.u64 	%rd923, [%SP+2016];
	mov.b64 	%rd924, %rd923;
	st.u64 	[%SP+1824], %rd924;
	.loc	20 260 42
	bra.uni	$L__tmp3226;
$L__tmp3226:
	.loc	20 63 18
	mov.u32 	%r401, 0;
	mov.b32 	%r88, %r401;
$L__tmp3227:
	.loc	20 63 5
	mov.u32 	%r715, %r88;
$L__tmp3228:
	bra.uni 	$L__BB19_127;

$L__BB19_127:
	mov.u32 	%r89, %r715;
$L__tmp3229:
	cvt.s64.s32 	%rd925, %r89;
	setp.lt.u64 	%p98, %rd925, 160;
	not.pred 	%p99, %p98;
	@%p99 bra 	$L__BB19_129;
	bra.uni 	$L__BB19_128;

$L__BB19_128:
$L__tmp3230:
	.loc	20 64 9
	cvt.s64.s32 	%rd1230, %r89;
	add.u64 	%rd1231, %SP, 1832;
	add.s64 	%rd1232, %rd1231, %rd1230;
	ld.u64 	%rd1233, [%SP+1824];
	cvt.s64.s32 	%rd1234, %r89;
	add.s64 	%rd1228, %rd1233, %rd1234;
$L__tmp3231:
	.loc	20 64 40
	bra.uni	$L__tmp3232;
$L__tmp3232:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1227, %rd1228;
	// end inline asm
$L__tmp3233:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r481,%r482,%r483,%r484}, [%rd1227];
	// end inline asm
	st.u32 	[%SP+1808], %r481;
	st.u32 	[%SP+1812], %r482;
	st.u32 	[%SP+1816], %r483;
	st.u32 	[%SP+1820], %r484;
	.loc	20 56 5
	ld.u32 	%r485, [%SP+1808];
	ld.u32 	%r486, [%SP+1812];
	ld.u32 	%r487, [%SP+1816];
	ld.u32 	%r488, [%SP+1820];
$L__tmp3234:
	.loc	20 64 40
	st.u32 	[%rd1232+12], %r488;
	st.u32 	[%rd1232+8], %r487;
	st.u32 	[%rd1232+4], %r486;
	st.u32 	[%rd1232], %r485;
$L__tmp3235:
	.loc	20 63 42
	add.s32 	%r90, %r89, 16;
$L__tmp3236:
	mov.u32 	%r715, %r90;
$L__tmp3237:
	bra.uni 	$L__BB19_127;
$L__tmp3238:

$L__BB19_129:
	.loc	20 65 5
	ld.u64 	%rd926, [%SP+1832];
	ld.u16 	%rs20, [%SP+1840];
	ld.u16 	%rs21, [%SP+1842];
	ld.f32 	%f1208, [%SP+1844];
	ld.f32 	%f1209, [%SP+1848];
	ld.u32 	%r402, [%SP+1852];
	ld.u32 	%r403, [%SP+1856];
	ld.u32 	%r404, [%SP+1860];
	ld.f32 	%f1210, [%SP+1864];
	ld.f32 	%f1211, [%SP+1868];
	ld.f32 	%f1212, [%SP+1872];
	ld.f32 	%f1213, [%SP+1876];
	ld.f32 	%f1214, [%SP+1880];
	ld.f32 	%f1215, [%SP+1884];
	ld.f32 	%f1216, [%SP+1888];
	ld.f32 	%f1217, [%SP+1892];
	ld.f32 	%f1218, [%SP+1896];
	ld.f32 	%f1219, [%SP+1900];
	ld.f32 	%f1220, [%SP+1904];
	ld.f32 	%f1221, [%SP+1908];
	ld.f32 	%f1222, [%SP+1912];
	ld.f32 	%f1223, [%SP+1916];
	ld.f32 	%f1224, [%SP+1920];
	ld.f32 	%f1225, [%SP+1924];
	ld.f32 	%f1226, [%SP+1928];
	ld.f32 	%f1227, [%SP+1932];
	ld.f32 	%f1228, [%SP+1936];
	ld.f32 	%f1229, [%SP+1940];
	ld.f32 	%f1230, [%SP+1944];
	ld.f32 	%f1231, [%SP+1948];
	ld.f32 	%f1232, [%SP+1952];
	ld.f32 	%f1233, [%SP+1956];
	ld.f32 	%f1234, [%SP+1960];
	ld.f32 	%f1235, [%SP+1964];
	ld.f32 	%f1236, [%SP+1968];
	ld.f32 	%f1237, [%SP+1972];
	ld.f32 	%f1238, [%SP+1976];
	ld.f32 	%f1239, [%SP+1980];
	ld.f32 	%f1240, [%SP+1984];
	ld.f32 	%f1241, [%SP+1988];
$L__tmp3239:
	.loc	20 260 42
	st.f32 	[%SP+2268], %f1241;
	st.f32 	[%SP+2264], %f1240;
	st.f32 	[%SP+2260], %f1239;
	st.f32 	[%SP+2256], %f1238;
	st.f32 	[%SP+2252], %f1237;
	st.f32 	[%SP+2248], %f1236;
	st.f32 	[%SP+2244], %f1235;
	st.f32 	[%SP+2240], %f1234;
	st.f32 	[%SP+2236], %f1233;
	st.f32 	[%SP+2232], %f1232;
	st.f32 	[%SP+2228], %f1231;
	st.f32 	[%SP+2224], %f1230;
	st.f32 	[%SP+2220], %f1229;
	st.f32 	[%SP+2216], %f1228;
	st.f32 	[%SP+2212], %f1227;
	st.f32 	[%SP+2208], %f1226;
	st.f32 	[%SP+2204], %f1225;
	st.f32 	[%SP+2200], %f1224;
	st.f32 	[%SP+2196], %f1223;
	st.f32 	[%SP+2192], %f1222;
	st.f32 	[%SP+2188], %f1221;
	st.f32 	[%SP+2184], %f1220;
	st.f32 	[%SP+2180], %f1219;
	st.f32 	[%SP+2176], %f1218;
	st.f32 	[%SP+2172], %f1217;
	st.f32 	[%SP+2168], %f1216;
	st.f32 	[%SP+2164], %f1215;
	st.f32 	[%SP+2160], %f1214;
	st.f32 	[%SP+2156], %f1213;
	st.f32 	[%SP+2152], %f1212;
	st.f32 	[%SP+2148], %f1211;
	st.f32 	[%SP+2144], %f1210;
	st.u32 	[%SP+2140], %r404;
	st.u32 	[%SP+2136], %r403;
	st.u32 	[%SP+2132], %r402;
	st.f32 	[%SP+2128], %f1209;
	st.f32 	[%SP+2124], %f1208;
	st.u16 	[%SP+2122], %rs21;
	st.u16 	[%SP+2120], %rs20;
	st.u64 	[%SP+2112], %rd926;
	add.u64 	%rd927, %SP, 2112;
	add.s64 	%rd928, %rd927, 8;
	ld.u16 	%rs22, [%rd928+2];
	ld.f32 	%f1242, [%rd928+4];
	ld.f32 	%f1243, [%rd928+8];
	ld.u16 	%rs23, [%SP+2120];
	st.f32 	[%SP+2032], %f1243;
	st.f32 	[%SP+2028], %f1242;
	st.u16 	[%SP+2026], %rs22;
	st.u16 	[%SP+2024], %rs23;
	add.u64 	%rd929, %SP, 2036;
	mov.b64 	%rd930, %rd929;
$L__tmp3240:
	.loc	20 0 42
	add.u64 	%rd931, %SP, 2040;
	mov.b64 	%rd932, %rd931;
$L__tmp3241:
	add.u64 	%rd933, %SP, 2024;
	mov.b64 	%rd934, %rd933;
	st.u64 	[%SP+1792], %rd934;
	mov.f32 	%f1244, %f26;
$L__tmp3242:
	.loc	20 260 5
	bra.uni	$L__tmp3243;
$L__tmp3243:
	.loc	20 217 27
	ld.u64 	%rd935, [%SP+1792];
	ld.f32 	%f1245, [%rd935+4];
	mov.f32 	%f1246, %f1245;
$L__tmp3244:
	.loc	20 218 25
	ld.u64 	%rd936, [%SP+1792];
	ld.f32 	%f1247, [%rd936+8];
	mov.f32 	%f1248, %f1247;
$L__tmp3245:
	.loc	20 219 30
	ld.u64 	%rd937, [%SP+1792];
	ld.u16 	%rs24, [%rd937];
	cvt.u32.u16 	%r405, %rs24;
	sub.s32 	%r406, %r405, 1;
	cvt.rn.f32.s32 	%f1249, %r406;
$L__tmp3246:
	.loc	20 224 22
	sub.f32 	%f1250, %f1244, %f1246;
	mul.f32 	%f1251, %f1250, %f1249;
	sub.f32 	%f1252, %f1248, %f1246;
	div.rn.f32 	%f1253, %f1251, %f1252;
	.loc	20 224 34
	{ // callseq 195, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1249;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1253;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3minEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f1254, [retval0+0];
	} // callseq 195
	.loc	20 224 24
	mov.f32 	%f1255, 0f00000000;
	{ // callseq 196, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1255;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1254;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3maxEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f1256, [retval0+0];
$L__tmp3247:
	} // callseq 196
	.loc	20 225 26
	{ // callseq 197, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1256;
	.param .b32 retval0;
	call.uni (retval0), 
	floorf, 
	(
	param0
	);
	ld.param.f32 	%f1257, [retval0+0];
$L__tmp3248:
	} // callseq 197
	.loc	20 227 5
	sub.f32 	%f1258, %f1256, %f1257;
	st.f32 	[%rd930], %f1258;
	.loc	20 228 5
	cvt.rzi.s32.f32 	%r407, %f1257;
	st.u32 	[%rd932], %r407;
$L__tmp3249:
	.loc	20 263 27
	ld.u64 	%rd938, [%SP+2016];
	add.s64 	%rd939, %rd938, 32;
	ld.u32 	%r408, [%SP+2040];
	cvt.s64.s32 	%rd940, %r408;
	shl.b64 	%rd941, %rd940, 6;
	add.s64 	%rd942, %rd939, %rd941;
$L__tmp3250:
	.loc	20 0 27
	add.u64 	%rd943, %SP, 4816;
	.loc	20 267 5
	add.s64 	%rd53, %rd943, 16;
	add.s64 	%rd54, %rd943, 32;
	add.s64 	%rd55, %rd943, 48;
	ld.f32 	%f1259, [%SP+2036];
	mov.b64 	%rd944, %rd943;
	st.u64 	[%SP+1584], %rd944;
$L__tmp3251:
	.loc	20 0 5
	mov.b64 	%rd945, %rd942;
	st.u64 	[%SP+1592], %rd945;
	mov.f32 	%f27, %f1259;
$L__tmp3252:
	.loc	20 267 5
	bra.uni	$L__tmp3253;
$L__tmp3253:
	.loc	20 193 5
	ld.u64 	%rd56, [%SP+1584];
	ld.u64 	%rd946, [%SP+1592];
	mov.b64 	%rd947, %rd946;
	st.u64 	[%SP+1552], %rd947;
	.loc	20 193 12
	bra.uni	$L__tmp3254;
$L__tmp3254:
	.loc	20 63 18
	mov.u32 	%r409, 0;
	mov.b32 	%r91, %r409;
$L__tmp3255:
	.loc	20 63 5
	mov.u32 	%r716, %r91;
$L__tmp3256:
	bra.uni 	$L__BB19_130;

$L__BB19_130:
	mov.u32 	%r92, %r716;
$L__tmp3257:
	cvt.s64.s32 	%rd948, %r92;
	setp.lt.u64 	%p100, %rd948, 16;
	not.pred 	%p101, %p100;
	@%p101 bra 	$L__BB19_132;
	bra.uni 	$L__BB19_131;

$L__BB19_131:
$L__tmp3258:
	.loc	20 64 9
	cvt.s64.s32 	%rd1222, %r92;
	add.u64 	%rd1223, %SP, 1568;
	add.s64 	%rd1224, %rd1223, %rd1222;
	ld.u64 	%rd1225, [%SP+1552];
	cvt.s64.s32 	%rd1226, %r92;
	add.s64 	%rd1220, %rd1225, %rd1226;
$L__tmp3259:
	.loc	20 64 40
	bra.uni	$L__tmp3260;
$L__tmp3260:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1219, %rd1220;
	// end inline asm
$L__tmp3261:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r473,%r474,%r475,%r476}, [%rd1219];
	// end inline asm
	st.u32 	[%SP+1536], %r473;
	st.u32 	[%SP+1540], %r474;
	st.u32 	[%SP+1544], %r475;
	st.u32 	[%SP+1548], %r476;
	.loc	20 56 5
	ld.u32 	%r477, [%SP+1536];
	ld.u32 	%r478, [%SP+1540];
	ld.u32 	%r479, [%SP+1544];
	ld.u32 	%r480, [%SP+1548];
$L__tmp3262:
	.loc	20 64 40
	st.u32 	[%rd1224+12], %r480;
	st.u32 	[%rd1224+8], %r479;
	st.u32 	[%rd1224+4], %r478;
	st.u32 	[%rd1224], %r477;
$L__tmp3263:
	.loc	20 63 42
	add.s32 	%r93, %r92, 16;
$L__tmp3264:
	mov.u32 	%r716, %r93;
$L__tmp3265:
	bra.uni 	$L__BB19_130;
$L__tmp3266:

$L__BB19_132:
	.loc	20 65 5
	ld.f32 	%f1260, [%SP+1568];
	ld.f32 	%f1261, [%SP+1572];
	ld.f32 	%f1262, [%SP+1576];
	ld.f32 	%f1263, [%SP+1580];
$L__tmp3267:
	.loc	20 193 12
	st.f32 	[%rd56+12], %f1263;
	st.f32 	[%rd56+8], %f1262;
	st.f32 	[%rd56+4], %f1261;
	st.f32 	[%rd56], %f1260;
	.loc	20 194 5
	ld.u64 	%rd949, [%SP+1592];
	add.s64 	%rd57, %rd949, 16;
$L__tmp3268:
	.loc	20 194 12
	bra.uni	$L__tmp3269;
$L__tmp3269:
	.loc	20 63 18
	mov.u32 	%r410, 0;
	mov.b32 	%r94, %r410;
$L__tmp3270:
	.loc	20 63 5
	mov.u32 	%r717, %r94;
$L__tmp3271:
	bra.uni 	$L__BB19_133;

$L__BB19_133:
	mov.u32 	%r95, %r717;
$L__tmp3272:
	cvt.s64.s32 	%rd950, %r95;
	setp.lt.u64 	%p102, %rd950, 16;
	not.pred 	%p103, %p102;
	@%p103 bra 	$L__BB19_135;
	bra.uni 	$L__BB19_134;

$L__BB19_134:
$L__tmp3273:
	.loc	20 64 9
	cvt.s64.s32 	%rd1215, %r95;
	add.u64 	%rd1216, %SP, 1520;
	add.s64 	%rd1217, %rd1216, %rd1215;
	cvt.s64.s32 	%rd1218, %r95;
	add.s64 	%rd1213, %rd57, %rd1218;
$L__tmp3274:
	.loc	20 64 40
	bra.uni	$L__tmp3275;
$L__tmp3275:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1212, %rd1213;
	// end inline asm
$L__tmp3276:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r465,%r466,%r467,%r468}, [%rd1212];
	// end inline asm
	st.u32 	[%SP+1504], %r465;
	st.u32 	[%SP+1508], %r466;
	st.u32 	[%SP+1512], %r467;
	st.u32 	[%SP+1516], %r468;
	.loc	20 56 5
	ld.u32 	%r469, [%SP+1504];
	ld.u32 	%r470, [%SP+1508];
	ld.u32 	%r471, [%SP+1512];
	ld.u32 	%r472, [%SP+1516];
$L__tmp3277:
	.loc	20 64 40
	st.u32 	[%rd1217+12], %r472;
	st.u32 	[%rd1217+8], %r471;
	st.u32 	[%rd1217+4], %r470;
	st.u32 	[%rd1217], %r469;
$L__tmp3278:
	.loc	20 63 42
	add.s32 	%r96, %r95, 16;
$L__tmp3279:
	mov.u32 	%r717, %r96;
$L__tmp3280:
	bra.uni 	$L__BB19_133;
$L__tmp3281:

$L__BB19_135:
	.loc	20 65 5
	ld.f32 	%f1264, [%SP+1520];
	ld.f32 	%f1265, [%SP+1524];
	ld.f32 	%f1266, [%SP+1528];
	ld.f32 	%f1267, [%SP+1532];
$L__tmp3282:
	.loc	20 194 12
	st.f32 	[%rd53+12], %f1267;
	st.f32 	[%rd53+8], %f1266;
	st.f32 	[%rd53+4], %f1265;
	st.f32 	[%rd53], %f1264;
	.loc	20 195 5
	ld.u64 	%rd951, [%SP+1592];
	add.s64 	%rd58, %rd951, 32;
$L__tmp3283:
	.loc	20 195 12
	bra.uni	$L__tmp3284;
$L__tmp3284:
	.loc	20 63 18
	mov.u32 	%r411, 0;
	mov.b32 	%r97, %r411;
$L__tmp3285:
	.loc	20 63 5
	mov.u32 	%r718, %r97;
$L__tmp3286:
	bra.uni 	$L__BB19_136;

$L__BB19_136:
	mov.u32 	%r98, %r718;
$L__tmp3287:
	cvt.s64.s32 	%rd952, %r98;
	setp.lt.u64 	%p104, %rd952, 16;
	not.pred 	%p105, %p104;
	@%p105 bra 	$L__BB19_138;
	bra.uni 	$L__BB19_137;

$L__BB19_137:
$L__tmp3288:
	.loc	20 64 9
	cvt.s64.s32 	%rd1208, %r98;
	add.u64 	%rd1209, %SP, 1488;
	add.s64 	%rd1210, %rd1209, %rd1208;
	cvt.s64.s32 	%rd1211, %r98;
	add.s64 	%rd1206, %rd58, %rd1211;
$L__tmp3289:
	.loc	20 64 40
	bra.uni	$L__tmp3290;
$L__tmp3290:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1205, %rd1206;
	// end inline asm
$L__tmp3291:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r457,%r458,%r459,%r460}, [%rd1205];
	// end inline asm
	st.u32 	[%SP+1472], %r457;
	st.u32 	[%SP+1476], %r458;
	st.u32 	[%SP+1480], %r459;
	st.u32 	[%SP+1484], %r460;
	.loc	20 56 5
	ld.u32 	%r461, [%SP+1472];
	ld.u32 	%r462, [%SP+1476];
	ld.u32 	%r463, [%SP+1480];
	ld.u32 	%r464, [%SP+1484];
$L__tmp3292:
	.loc	20 64 40
	st.u32 	[%rd1210+12], %r464;
	st.u32 	[%rd1210+8], %r463;
	st.u32 	[%rd1210+4], %r462;
	st.u32 	[%rd1210], %r461;
$L__tmp3293:
	.loc	20 63 42
	add.s32 	%r99, %r98, 16;
$L__tmp3294:
	mov.u32 	%r718, %r99;
$L__tmp3295:
	bra.uni 	$L__BB19_136;
$L__tmp3296:

$L__BB19_138:
	.loc	20 65 5
	ld.f32 	%f1268, [%SP+1488];
	ld.f32 	%f1269, [%SP+1492];
	ld.f32 	%f1270, [%SP+1496];
	ld.f32 	%f1271, [%SP+1500];
$L__tmp3297:
	.loc	20 195 12
	st.f32 	[%rd54+12], %f1271;
	st.f32 	[%rd54+8], %f1270;
	st.f32 	[%rd54+4], %f1269;
	st.f32 	[%rd54], %f1268;
	.loc	20 196 5
	ld.u64 	%rd953, [%SP+1592];
	add.s64 	%rd59, %rd953, 48;
$L__tmp3298:
	.loc	20 196 12
	bra.uni	$L__tmp3299;
$L__tmp3299:
	.loc	20 63 18
	mov.u32 	%r412, 0;
	mov.b32 	%r100, %r412;
$L__tmp3300:
	.loc	20 63 5
	mov.u32 	%r719, %r100;
$L__tmp3301:
	bra.uni 	$L__BB19_139;

$L__BB19_139:
	mov.u32 	%r101, %r719;
$L__tmp3302:
	cvt.s64.s32 	%rd954, %r101;
	setp.lt.u64 	%p106, %rd954, 16;
	not.pred 	%p107, %p106;
	@%p107 bra 	$L__BB19_141;
	bra.uni 	$L__BB19_140;

$L__BB19_140:
$L__tmp3303:
	.loc	20 64 9
	cvt.s64.s32 	%rd1201, %r101;
	add.u64 	%rd1202, %SP, 1456;
	add.s64 	%rd1203, %rd1202, %rd1201;
	cvt.s64.s32 	%rd1204, %r101;
	add.s64 	%rd1199, %rd59, %rd1204;
$L__tmp3304:
	.loc	20 64 40
	bra.uni	$L__tmp3305;
$L__tmp3305:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1198, %rd1199;
	// end inline asm
$L__tmp3306:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r449,%r450,%r451,%r452}, [%rd1198];
	// end inline asm
	st.u32 	[%SP+1440], %r449;
	st.u32 	[%SP+1444], %r450;
	st.u32 	[%SP+1448], %r451;
	st.u32 	[%SP+1452], %r452;
	.loc	20 56 5
	ld.u32 	%r453, [%SP+1440];
	ld.u32 	%r454, [%SP+1444];
	ld.u32 	%r455, [%SP+1448];
	ld.u32 	%r456, [%SP+1452];
$L__tmp3307:
	.loc	20 64 40
	st.u32 	[%rd1203+12], %r456;
	st.u32 	[%rd1203+8], %r455;
	st.u32 	[%rd1203+4], %r454;
	st.u32 	[%rd1203], %r453;
$L__tmp3308:
	.loc	20 63 42
	add.s32 	%r102, %r101, 16;
$L__tmp3309:
	mov.u32 	%r719, %r102;
$L__tmp3310:
	bra.uni 	$L__BB19_139;
$L__tmp3311:

$L__BB19_141:
	.loc	20 65 5
	ld.f32 	%f1272, [%SP+1456];
	ld.f32 	%f1273, [%SP+1460];
	ld.f32 	%f1274, [%SP+1464];
	ld.f32 	%f1275, [%SP+1468];
$L__tmp3312:
	.loc	20 196 12
	st.f32 	[%rd55+12], %f1275;
	st.f32 	[%rd55+8], %f1274;
	st.f32 	[%rd55+4], %f1273;
	st.f32 	[%rd55], %f1272;
	.loc	20 199 5
	setp.gt.f32 	%p108, %f27, 0f00000000;
	not.pred 	%p109, %p108;
	@%p109 bra 	$L__BB19_155;
	bra.uni 	$L__BB19_142;

$L__BB19_142:
$L__tmp3313:
	.loc	20 201 24
	mov.f32 	%f1276, 0f3F800000;
	sub.f32 	%f28, %f1276, %f27;
$L__tmp3314:
	.loc	20 202 9
	ld.u64 	%rd60, [%SP+1584];
	ld.u64 	%rd955, [%SP+1584];
	mov.b64 	%rd956, %rd955;
	st.u64 	[%SP+1424], %rd956;
	mov.f32 	%f1277, %f28;
$L__tmp3315:
	.loc	20 202 32
	bra.uni	$L__tmp3316;
$L__tmp3316:
	.loc	20 45 5
	ld.u64 	%rd957, [%SP+1424];
	ld.f32 	%f1278, [%rd957];
	mul.f32 	%f1279, %f1278, %f1277;
	ld.u64 	%rd958, [%SP+1424];
	ld.f32 	%f1280, [%rd958+4];
	mul.f32 	%f1281, %f1280, %f1277;
	ld.u64 	%rd959, [%SP+1424];
	ld.f32 	%f1282, [%rd959+8];
	mul.f32 	%f1283, %f1282, %f1277;
	ld.u64 	%rd960, [%SP+1424];
	ld.f32 	%f1284, [%rd960+12];
	mul.f32 	%f1285, %f1284, %f1277;
$L__tmp3317:
	.loc	20 45 12
	{ // callseq 198, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1279;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1281;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1283;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1285;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1286, %f1287, %f1288, %f1289}, [retval0+0];
	} // callseq 198
$L__tmp3318:
	.loc	20 202 32
	st.f32 	[%SP+1612], %f1289;
	st.f32 	[%SP+1608], %f1288;
	st.f32 	[%SP+1604], %f1287;
	st.f32 	[%SP+1600], %f1286;
	ld.u64 	%rd961, [%SP+1592];
	add.s64 	%rd61, %rd961, 64;
$L__tmp3319:
	.loc	20 202 76
	bra.uni	$L__tmp3320;
$L__tmp3320:
	.loc	20 63 18
	mov.u32 	%r413, 0;
	mov.b32 	%r103, %r413;
$L__tmp3321:
	.loc	20 63 5
	mov.u32 	%r720, %r103;
$L__tmp3322:
	bra.uni 	$L__BB19_143;

$L__BB19_143:
	mov.u32 	%r104, %r720;
$L__tmp3323:
	cvt.s64.s32 	%rd962, %r104;
	setp.lt.u64 	%p110, %rd962, 16;
	not.pred 	%p111, %p110;
	@%p111 bra 	$L__BB19_145;
	bra.uni 	$L__BB19_144;

$L__BB19_144:
$L__tmp3324:
	.loc	20 64 9
	cvt.s64.s32 	%rd1194, %r104;
	add.u64 	%rd1195, %SP, 1408;
	add.s64 	%rd1196, %rd1195, %rd1194;
	cvt.s64.s32 	%rd1197, %r104;
	add.s64 	%rd1192, %rd61, %rd1197;
$L__tmp3325:
	.loc	20 64 40
	bra.uni	$L__tmp3326;
$L__tmp3326:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1191, %rd1192;
	// end inline asm
$L__tmp3327:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r441,%r442,%r443,%r444}, [%rd1191];
	// end inline asm
	st.u32 	[%SP+1392], %r441;
	st.u32 	[%SP+1396], %r442;
	st.u32 	[%SP+1400], %r443;
	st.u32 	[%SP+1404], %r444;
	.loc	20 56 5
	ld.u32 	%r445, [%SP+1392];
	ld.u32 	%r446, [%SP+1396];
	ld.u32 	%r447, [%SP+1400];
	ld.u32 	%r448, [%SP+1404];
$L__tmp3328:
	.loc	20 64 40
	st.u32 	[%rd1196+12], %r448;
	st.u32 	[%rd1196+8], %r447;
	st.u32 	[%rd1196+4], %r446;
	st.u32 	[%rd1196], %r445;
$L__tmp3329:
	.loc	20 63 42
	add.s32 	%r105, %r104, 16;
$L__tmp3330:
	mov.u32 	%r720, %r105;
$L__tmp3331:
	bra.uni 	$L__BB19_143;
$L__tmp3332:

$L__BB19_145:
	.loc	20 65 5
	ld.f32 	%f1290, [%SP+1408];
	ld.f32 	%f1291, [%SP+1412];
	ld.f32 	%f1292, [%SP+1416];
	ld.f32 	%f1293, [%SP+1420];
$L__tmp3333:
	.loc	20 202 76
	st.f32 	[%SP+1644], %f1293;
	st.f32 	[%SP+1640], %f1292;
	st.f32 	[%SP+1636], %f1291;
	st.f32 	[%SP+1632], %f1290;
	add.u64 	%rd963, %SP, 1632;
	mov.b64 	%rd964, %rd963;
	st.u64 	[%SP+1384], %rd964;
	mov.f32 	%f1294, %f27;
$L__tmp3334:
	.loc	20 202 60
	bra.uni	$L__tmp3335;
$L__tmp3335:
	.loc	20 45 5
	ld.u64 	%rd965, [%SP+1384];
	ld.f32 	%f1295, [%rd965];
	mul.f32 	%f1296, %f1295, %f1294;
	ld.u64 	%rd966, [%SP+1384];
	ld.f32 	%f1297, [%rd966+4];
	mul.f32 	%f1298, %f1297, %f1294;
	ld.u64 	%rd967, [%SP+1384];
	ld.f32 	%f1299, [%rd967+8];
	mul.f32 	%f1300, %f1299, %f1294;
	ld.u64 	%rd968, [%SP+1384];
	ld.f32 	%f1301, [%rd968+12];
	mul.f32 	%f1302, %f1301, %f1294;
$L__tmp3336:
	.loc	20 45 12
	{ // callseq 199, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1296;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1298;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1300;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1302;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1303, %f1304, %f1305, %f1306}, [retval0+0];
	} // callseq 199
$L__tmp3337:
	.loc	20 202 60
	st.f32 	[%SP+1628], %f1306;
	st.f32 	[%SP+1624], %f1305;
	st.f32 	[%SP+1620], %f1304;
	st.f32 	[%SP+1616], %f1303;
	add.u64 	%rd969, %SP, 1600;
	mov.b64 	%rd970, %rd969;
	st.u64 	[%SP+1368], %rd970;
	add.u64 	%rd971, %SP, 1616;
	mov.b64 	%rd972, %rd971;
	st.u64 	[%SP+1376], %rd972;
	.loc	20 202 16
	bra.uni	$L__tmp3338;
$L__tmp3338:
	.loc	20 40 5
	ld.u64 	%rd973, [%SP+1368];
	ld.f32 	%f1307, [%rd973];
	ld.u64 	%rd974, [%SP+1376];
	ld.f32 	%f1308, [%rd974];
	add.f32 	%f1309, %f1307, %f1308;
	ld.u64 	%rd975, [%SP+1368];
	ld.f32 	%f1310, [%rd975+4];
	ld.u64 	%rd976, [%SP+1376];
	ld.f32 	%f1311, [%rd976+4];
	add.f32 	%f1312, %f1310, %f1311;
	ld.u64 	%rd977, [%SP+1368];
	ld.f32 	%f1313, [%rd977+8];
	ld.u64 	%rd978, [%SP+1376];
	ld.f32 	%f1314, [%rd978+8];
	add.f32 	%f1315, %f1313, %f1314;
	ld.u64 	%rd979, [%SP+1368];
	ld.f32 	%f1316, [%rd979+12];
	ld.u64 	%rd980, [%SP+1376];
	ld.f32 	%f1317, [%rd980+12];
	add.f32 	%f1318, %f1316, %f1317;
$L__tmp3339:
	.loc	20 40 12
	{ // callseq 200, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1309;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1312;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1315;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1318;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1319, %f1320, %f1321, %f1322}, [retval0+0];
	} // callseq 200
$L__tmp3340:
	.loc	20 202 16
	st.f32 	[%rd60+12], %f1322;
	st.f32 	[%rd60+8], %f1321;
	st.f32 	[%rd60+4], %f1320;
	st.f32 	[%rd60], %f1319;
	mov.b64 	%rd981, %rd53;
	st.u64 	[%SP+1360], %rd981;
	mov.f32 	%f1323, %f28;
$L__tmp3341:
	.loc	20 203 32
	bra.uni	$L__tmp3342;
$L__tmp3342:
	.loc	20 45 5
	ld.u64 	%rd982, [%SP+1360];
	ld.f32 	%f1324, [%rd982];
	mul.f32 	%f1325, %f1324, %f1323;
	ld.u64 	%rd983, [%SP+1360];
	ld.f32 	%f1326, [%rd983+4];
	mul.f32 	%f1327, %f1326, %f1323;
	ld.u64 	%rd984, [%SP+1360];
	ld.f32 	%f1328, [%rd984+8];
	mul.f32 	%f1329, %f1328, %f1323;
	ld.u64 	%rd985, [%SP+1360];
	ld.f32 	%f1330, [%rd985+12];
	mul.f32 	%f1331, %f1330, %f1323;
$L__tmp3343:
	.loc	20 45 12
	{ // callseq 201, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1325;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1327;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1329;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1331;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1332, %f1333, %f1334, %f1335}, [retval0+0];
	} // callseq 201
$L__tmp3344:
	.loc	20 203 32
	st.f32 	[%SP+1660], %f1335;
	st.f32 	[%SP+1656], %f1334;
	st.f32 	[%SP+1652], %f1333;
	st.f32 	[%SP+1648], %f1332;
	ld.u64 	%rd986, [%SP+1592];
	add.s64 	%rd62, %rd986, 80;
$L__tmp3345:
	.loc	20 203 76
	bra.uni	$L__tmp3346;
$L__tmp3346:
	.loc	20 63 18
	mov.u32 	%r414, 0;
	mov.b32 	%r106, %r414;
$L__tmp3347:
	.loc	20 63 5
	mov.u32 	%r721, %r106;
$L__tmp3348:
	bra.uni 	$L__BB19_146;

$L__BB19_146:
	mov.u32 	%r107, %r721;
$L__tmp3349:
	cvt.s64.s32 	%rd987, %r107;
	setp.lt.u64 	%p112, %rd987, 16;
	not.pred 	%p113, %p112;
	@%p113 bra 	$L__BB19_148;
	bra.uni 	$L__BB19_147;

$L__BB19_147:
$L__tmp3350:
	.loc	20 64 9
	cvt.s64.s32 	%rd1187, %r107;
	add.u64 	%rd1188, %SP, 1344;
	add.s64 	%rd1189, %rd1188, %rd1187;
	cvt.s64.s32 	%rd1190, %r107;
	add.s64 	%rd1185, %rd62, %rd1190;
$L__tmp3351:
	.loc	20 64 40
	bra.uni	$L__tmp3352;
$L__tmp3352:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1184, %rd1185;
	// end inline asm
$L__tmp3353:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r433,%r434,%r435,%r436}, [%rd1184];
	// end inline asm
	st.u32 	[%SP+1328], %r433;
	st.u32 	[%SP+1332], %r434;
	st.u32 	[%SP+1336], %r435;
	st.u32 	[%SP+1340], %r436;
	.loc	20 56 5
	ld.u32 	%r437, [%SP+1328];
	ld.u32 	%r438, [%SP+1332];
	ld.u32 	%r439, [%SP+1336];
	ld.u32 	%r440, [%SP+1340];
$L__tmp3354:
	.loc	20 64 40
	st.u32 	[%rd1189+12], %r440;
	st.u32 	[%rd1189+8], %r439;
	st.u32 	[%rd1189+4], %r438;
	st.u32 	[%rd1189], %r437;
$L__tmp3355:
	.loc	20 63 42
	add.s32 	%r108, %r107, 16;
$L__tmp3356:
	mov.u32 	%r721, %r108;
$L__tmp3357:
	bra.uni 	$L__BB19_146;
$L__tmp3358:

$L__BB19_148:
	.loc	20 65 5
	ld.f32 	%f1336, [%SP+1344];
	ld.f32 	%f1337, [%SP+1348];
	ld.f32 	%f1338, [%SP+1352];
	ld.f32 	%f1339, [%SP+1356];
$L__tmp3359:
	.loc	20 203 76
	st.f32 	[%SP+1692], %f1339;
	st.f32 	[%SP+1688], %f1338;
	st.f32 	[%SP+1684], %f1337;
	st.f32 	[%SP+1680], %f1336;
	add.u64 	%rd988, %SP, 1680;
	mov.b64 	%rd989, %rd988;
	st.u64 	[%SP+1320], %rd989;
	mov.f32 	%f1340, %f27;
$L__tmp3360:
	.loc	20 203 60
	bra.uni	$L__tmp3361;
$L__tmp3361:
	.loc	20 45 5
	ld.u64 	%rd990, [%SP+1320];
	ld.f32 	%f1341, [%rd990];
	mul.f32 	%f1342, %f1341, %f1340;
	ld.u64 	%rd991, [%SP+1320];
	ld.f32 	%f1343, [%rd991+4];
	mul.f32 	%f1344, %f1343, %f1340;
	ld.u64 	%rd992, [%SP+1320];
	ld.f32 	%f1345, [%rd992+8];
	mul.f32 	%f1346, %f1345, %f1340;
	ld.u64 	%rd993, [%SP+1320];
	ld.f32 	%f1347, [%rd993+12];
	mul.f32 	%f1348, %f1347, %f1340;
$L__tmp3362:
	.loc	20 45 12
	{ // callseq 202, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1342;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1344;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1346;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1348;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1349, %f1350, %f1351, %f1352}, [retval0+0];
	} // callseq 202
$L__tmp3363:
	.loc	20 203 60
	st.f32 	[%SP+1676], %f1352;
	st.f32 	[%SP+1672], %f1351;
	st.f32 	[%SP+1668], %f1350;
	st.f32 	[%SP+1664], %f1349;
	add.u64 	%rd994, %SP, 1648;
	mov.b64 	%rd995, %rd994;
	st.u64 	[%SP+1304], %rd995;
	add.u64 	%rd996, %SP, 1664;
	mov.b64 	%rd997, %rd996;
	st.u64 	[%SP+1312], %rd997;
	.loc	20 203 16
	bra.uni	$L__tmp3364;
$L__tmp3364:
	.loc	20 40 5
	ld.u64 	%rd998, [%SP+1304];
	ld.f32 	%f1353, [%rd998];
	ld.u64 	%rd999, [%SP+1312];
	ld.f32 	%f1354, [%rd999];
	add.f32 	%f1355, %f1353, %f1354;
	ld.u64 	%rd1000, [%SP+1304];
	ld.f32 	%f1356, [%rd1000+4];
	ld.u64 	%rd1001, [%SP+1312];
	ld.f32 	%f1357, [%rd1001+4];
	add.f32 	%f1358, %f1356, %f1357;
	ld.u64 	%rd1002, [%SP+1304];
	ld.f32 	%f1359, [%rd1002+8];
	ld.u64 	%rd1003, [%SP+1312];
	ld.f32 	%f1360, [%rd1003+8];
	add.f32 	%f1361, %f1359, %f1360;
	ld.u64 	%rd1004, [%SP+1304];
	ld.f32 	%f1362, [%rd1004+12];
	ld.u64 	%rd1005, [%SP+1312];
	ld.f32 	%f1363, [%rd1005+12];
	add.f32 	%f1364, %f1362, %f1363;
$L__tmp3365:
	.loc	20 40 12
	{ // callseq 203, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1355;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1358;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1361;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1364;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1365, %f1366, %f1367, %f1368}, [retval0+0];
	} // callseq 203
$L__tmp3366:
	.loc	20 203 16
	st.f32 	[%rd53+12], %f1368;
	st.f32 	[%rd53+8], %f1367;
	st.f32 	[%rd53+4], %f1366;
	st.f32 	[%rd53], %f1365;
	mov.b64 	%rd1006, %rd54;
	st.u64 	[%SP+1296], %rd1006;
	mov.f32 	%f1369, %f28;
$L__tmp3367:
	.loc	20 204 32
	bra.uni	$L__tmp3368;
$L__tmp3368:
	.loc	20 45 5
	ld.u64 	%rd1007, [%SP+1296];
	ld.f32 	%f1370, [%rd1007];
	mul.f32 	%f1371, %f1370, %f1369;
	ld.u64 	%rd1008, [%SP+1296];
	ld.f32 	%f1372, [%rd1008+4];
	mul.f32 	%f1373, %f1372, %f1369;
	ld.u64 	%rd1009, [%SP+1296];
	ld.f32 	%f1374, [%rd1009+8];
	mul.f32 	%f1375, %f1374, %f1369;
	ld.u64 	%rd1010, [%SP+1296];
	ld.f32 	%f1376, [%rd1010+12];
	mul.f32 	%f1377, %f1376, %f1369;
$L__tmp3369:
	.loc	20 45 12
	{ // callseq 204, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1371;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1373;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1375;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1377;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1378, %f1379, %f1380, %f1381}, [retval0+0];
	} // callseq 204
$L__tmp3370:
	.loc	20 204 32
	st.f32 	[%SP+1708], %f1381;
	st.f32 	[%SP+1704], %f1380;
	st.f32 	[%SP+1700], %f1379;
	st.f32 	[%SP+1696], %f1378;
	ld.u64 	%rd1011, [%SP+1592];
	add.s64 	%rd63, %rd1011, 96;
$L__tmp3371:
	.loc	20 204 76
	bra.uni	$L__tmp3372;
$L__tmp3372:
	.loc	20 63 18
	mov.u32 	%r415, 0;
	mov.b32 	%r109, %r415;
$L__tmp3373:
	.loc	20 63 5
	mov.u32 	%r722, %r109;
$L__tmp3374:
	bra.uni 	$L__BB19_149;

$L__BB19_149:
	mov.u32 	%r110, %r722;
$L__tmp3375:
	cvt.s64.s32 	%rd1012, %r110;
	setp.lt.u64 	%p114, %rd1012, 16;
	not.pred 	%p115, %p114;
	@%p115 bra 	$L__BB19_151;
	bra.uni 	$L__BB19_150;

$L__BB19_150:
$L__tmp3376:
	.loc	20 64 9
	cvt.s64.s32 	%rd1180, %r110;
	add.u64 	%rd1181, %SP, 1280;
	add.s64 	%rd1182, %rd1181, %rd1180;
	cvt.s64.s32 	%rd1183, %r110;
	add.s64 	%rd1178, %rd63, %rd1183;
$L__tmp3377:
	.loc	20 64 40
	bra.uni	$L__tmp3378;
$L__tmp3378:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1177, %rd1178;
	// end inline asm
$L__tmp3379:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r425,%r426,%r427,%r428}, [%rd1177];
	// end inline asm
	st.u32 	[%SP+1264], %r425;
	st.u32 	[%SP+1268], %r426;
	st.u32 	[%SP+1272], %r427;
	st.u32 	[%SP+1276], %r428;
	.loc	20 56 5
	ld.u32 	%r429, [%SP+1264];
	ld.u32 	%r430, [%SP+1268];
	ld.u32 	%r431, [%SP+1272];
	ld.u32 	%r432, [%SP+1276];
$L__tmp3380:
	.loc	20 64 40
	st.u32 	[%rd1182+12], %r432;
	st.u32 	[%rd1182+8], %r431;
	st.u32 	[%rd1182+4], %r430;
	st.u32 	[%rd1182], %r429;
$L__tmp3381:
	.loc	20 63 42
	add.s32 	%r111, %r110, 16;
$L__tmp3382:
	mov.u32 	%r722, %r111;
$L__tmp3383:
	bra.uni 	$L__BB19_149;
$L__tmp3384:

$L__BB19_151:
	.loc	20 65 5
	ld.f32 	%f1382, [%SP+1280];
	ld.f32 	%f1383, [%SP+1284];
	ld.f32 	%f1384, [%SP+1288];
	ld.f32 	%f1385, [%SP+1292];
$L__tmp3385:
	.loc	20 204 76
	st.f32 	[%SP+1740], %f1385;
	st.f32 	[%SP+1736], %f1384;
	st.f32 	[%SP+1732], %f1383;
	st.f32 	[%SP+1728], %f1382;
	add.u64 	%rd1013, %SP, 1728;
	mov.b64 	%rd1014, %rd1013;
	st.u64 	[%SP+1256], %rd1014;
	mov.f32 	%f1386, %f27;
$L__tmp3386:
	.loc	20 204 60
	bra.uni	$L__tmp3387;
$L__tmp3387:
	.loc	20 45 5
	ld.u64 	%rd1015, [%SP+1256];
	ld.f32 	%f1387, [%rd1015];
	mul.f32 	%f1388, %f1387, %f1386;
	ld.u64 	%rd1016, [%SP+1256];
	ld.f32 	%f1389, [%rd1016+4];
	mul.f32 	%f1390, %f1389, %f1386;
	ld.u64 	%rd1017, [%SP+1256];
	ld.f32 	%f1391, [%rd1017+8];
	mul.f32 	%f1392, %f1391, %f1386;
	ld.u64 	%rd1018, [%SP+1256];
	ld.f32 	%f1393, [%rd1018+12];
	mul.f32 	%f1394, %f1393, %f1386;
$L__tmp3388:
	.loc	20 45 12
	{ // callseq 205, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1388;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1390;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1392;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1394;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1395, %f1396, %f1397, %f1398}, [retval0+0];
	} // callseq 205
$L__tmp3389:
	.loc	20 204 60
	st.f32 	[%SP+1724], %f1398;
	st.f32 	[%SP+1720], %f1397;
	st.f32 	[%SP+1716], %f1396;
	st.f32 	[%SP+1712], %f1395;
	add.u64 	%rd1019, %SP, 1696;
	mov.b64 	%rd1020, %rd1019;
	st.u64 	[%SP+1240], %rd1020;
	add.u64 	%rd1021, %SP, 1712;
	mov.b64 	%rd1022, %rd1021;
	st.u64 	[%SP+1248], %rd1022;
	.loc	20 204 16
	bra.uni	$L__tmp3390;
$L__tmp3390:
	.loc	20 40 5
	ld.u64 	%rd1023, [%SP+1240];
	ld.f32 	%f1399, [%rd1023];
	ld.u64 	%rd1024, [%SP+1248];
	ld.f32 	%f1400, [%rd1024];
	add.f32 	%f1401, %f1399, %f1400;
	ld.u64 	%rd1025, [%SP+1240];
	ld.f32 	%f1402, [%rd1025+4];
	ld.u64 	%rd1026, [%SP+1248];
	ld.f32 	%f1403, [%rd1026+4];
	add.f32 	%f1404, %f1402, %f1403;
	ld.u64 	%rd1027, [%SP+1240];
	ld.f32 	%f1405, [%rd1027+8];
	ld.u64 	%rd1028, [%SP+1248];
	ld.f32 	%f1406, [%rd1028+8];
	add.f32 	%f1407, %f1405, %f1406;
	ld.u64 	%rd1029, [%SP+1240];
	ld.f32 	%f1408, [%rd1029+12];
	ld.u64 	%rd1030, [%SP+1248];
	ld.f32 	%f1409, [%rd1030+12];
	add.f32 	%f1410, %f1408, %f1409;
$L__tmp3391:
	.loc	20 40 12
	{ // callseq 206, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1401;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1404;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1407;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1410;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1411, %f1412, %f1413, %f1414}, [retval0+0];
	} // callseq 206
$L__tmp3392:
	.loc	20 204 16
	st.f32 	[%rd54+12], %f1414;
	st.f32 	[%rd54+8], %f1413;
	st.f32 	[%rd54+4], %f1412;
	st.f32 	[%rd54], %f1411;
	mov.b64 	%rd1031, %rd55;
	st.u64 	[%SP+1232], %rd1031;
	mov.f32 	%f1415, %f28;
$L__tmp3393:
	.loc	20 205 32
	bra.uni	$L__tmp3394;
$L__tmp3394:
	.loc	20 45 5
	ld.u64 	%rd1032, [%SP+1232];
	ld.f32 	%f1416, [%rd1032];
	mul.f32 	%f1417, %f1416, %f1415;
	ld.u64 	%rd1033, [%SP+1232];
	ld.f32 	%f1418, [%rd1033+4];
	mul.f32 	%f1419, %f1418, %f1415;
	ld.u64 	%rd1034, [%SP+1232];
	ld.f32 	%f1420, [%rd1034+8];
	mul.f32 	%f1421, %f1420, %f1415;
	ld.u64 	%rd1035, [%SP+1232];
	ld.f32 	%f1422, [%rd1035+12];
	mul.f32 	%f1423, %f1422, %f1415;
$L__tmp3395:
	.loc	20 45 12
	{ // callseq 207, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1417;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1419;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1421;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1423;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1424, %f1425, %f1426, %f1427}, [retval0+0];
	} // callseq 207
$L__tmp3396:
	.loc	20 205 32
	st.f32 	[%SP+1756], %f1427;
	st.f32 	[%SP+1752], %f1426;
	st.f32 	[%SP+1748], %f1425;
	st.f32 	[%SP+1744], %f1424;
	ld.u64 	%rd1036, [%SP+1592];
	add.s64 	%rd64, %rd1036, 112;
$L__tmp3397:
	.loc	20 205 76
	bra.uni	$L__tmp3398;
$L__tmp3398:
	.loc	20 63 18
	mov.u32 	%r416, 0;
	mov.b32 	%r112, %r416;
$L__tmp3399:
	.loc	20 63 5
	mov.u32 	%r723, %r112;
$L__tmp3400:
	bra.uni 	$L__BB19_152;

$L__BB19_152:
	mov.u32 	%r113, %r723;
$L__tmp3401:
	cvt.s64.s32 	%rd1037, %r113;
	setp.lt.u64 	%p116, %rd1037, 16;
	not.pred 	%p117, %p116;
	@%p117 bra 	$L__BB19_154;
	bra.uni 	$L__BB19_153;

$L__BB19_153:
$L__tmp3402:
	.loc	20 64 9
	cvt.s64.s32 	%rd1173, %r113;
	add.u64 	%rd1174, %SP, 1216;
	add.s64 	%rd1175, %rd1174, %rd1173;
	cvt.s64.s32 	%rd1176, %r113;
	add.s64 	%rd1171, %rd64, %rd1176;
$L__tmp3403:
	.loc	20 64 40
	bra.uni	$L__tmp3404;
$L__tmp3404:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1170, %rd1171;
	// end inline asm
$L__tmp3405:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r417,%r418,%r419,%r420}, [%rd1170];
	// end inline asm
	st.u32 	[%SP+1200], %r417;
	st.u32 	[%SP+1204], %r418;
	st.u32 	[%SP+1208], %r419;
	st.u32 	[%SP+1212], %r420;
	.loc	20 56 5
	ld.u32 	%r421, [%SP+1200];
	ld.u32 	%r422, [%SP+1204];
	ld.u32 	%r423, [%SP+1208];
	ld.u32 	%r424, [%SP+1212];
$L__tmp3406:
	.loc	20 64 40
	st.u32 	[%rd1175+12], %r424;
	st.u32 	[%rd1175+8], %r423;
	st.u32 	[%rd1175+4], %r422;
	st.u32 	[%rd1175], %r421;
$L__tmp3407:
	.loc	20 63 42
	add.s32 	%r114, %r113, 16;
$L__tmp3408:
	mov.u32 	%r723, %r114;
$L__tmp3409:
	bra.uni 	$L__BB19_152;
$L__tmp3410:

$L__BB19_154:
	.loc	20 65 5
	ld.f32 	%f1428, [%SP+1216];
	ld.f32 	%f1429, [%SP+1220];
	ld.f32 	%f1430, [%SP+1224];
	ld.f32 	%f1431, [%SP+1228];
$L__tmp3411:
	.loc	20 205 76
	st.f32 	[%SP+1788], %f1431;
	st.f32 	[%SP+1784], %f1430;
	st.f32 	[%SP+1780], %f1429;
	st.f32 	[%SP+1776], %f1428;
	add.u64 	%rd1038, %SP, 1776;
	mov.b64 	%rd1039, %rd1038;
	st.u64 	[%SP+1184], %rd1039;
	mov.f32 	%f1432, %f27;
$L__tmp3412:
	.loc	20 205 60
	bra.uni	$L__tmp3413;
$L__tmp3413:
	.loc	20 45 5
	ld.u64 	%rd1040, [%SP+1184];
	ld.f32 	%f1433, [%rd1040];
	mul.f32 	%f1434, %f1433, %f1432;
	ld.u64 	%rd1041, [%SP+1184];
	ld.f32 	%f1435, [%rd1041+4];
	mul.f32 	%f1436, %f1435, %f1432;
	ld.u64 	%rd1042, [%SP+1184];
	ld.f32 	%f1437, [%rd1042+8];
	mul.f32 	%f1438, %f1437, %f1432;
	ld.u64 	%rd1043, [%SP+1184];
	ld.f32 	%f1439, [%rd1043+12];
	mul.f32 	%f1440, %f1439, %f1432;
$L__tmp3414:
	.loc	20 45 12
	{ // callseq 208, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1434;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1436;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1438;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1440;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1441, %f1442, %f1443, %f1444}, [retval0+0];
	} // callseq 208
$L__tmp3415:
	.loc	20 205 60
	st.f32 	[%SP+1772], %f1444;
	st.f32 	[%SP+1768], %f1443;
	st.f32 	[%SP+1764], %f1442;
	st.f32 	[%SP+1760], %f1441;
	add.u64 	%rd1044, %SP, 1744;
	mov.b64 	%rd1045, %rd1044;
	st.u64 	[%SP+1168], %rd1045;
	add.u64 	%rd1046, %SP, 1760;
	mov.b64 	%rd1047, %rd1046;
	st.u64 	[%SP+1176], %rd1047;
	.loc	20 205 16
	bra.uni	$L__tmp3416;
$L__tmp3416:
	.loc	20 40 5
	ld.u64 	%rd1048, [%SP+1168];
	ld.f32 	%f1445, [%rd1048];
	ld.u64 	%rd1049, [%SP+1176];
	ld.f32 	%f1446, [%rd1049];
	add.f32 	%f1447, %f1445, %f1446;
	ld.u64 	%rd1050, [%SP+1168];
	ld.f32 	%f1448, [%rd1050+4];
	ld.u64 	%rd1051, [%SP+1176];
	ld.f32 	%f1449, [%rd1051+4];
	add.f32 	%f1450, %f1448, %f1449;
	ld.u64 	%rd1052, [%SP+1168];
	ld.f32 	%f1451, [%rd1052+8];
	ld.u64 	%rd1053, [%SP+1176];
	ld.f32 	%f1452, [%rd1053+8];
	add.f32 	%f1453, %f1451, %f1452;
	ld.u64 	%rd1054, [%SP+1168];
	ld.f32 	%f1454, [%rd1054+12];
	ld.u64 	%rd1055, [%SP+1176];
	ld.f32 	%f1455, [%rd1055+12];
	add.f32 	%f1456, %f1454, %f1455;
$L__tmp3417:
	.loc	20 40 12
	{ // callseq 209, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1447;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1450;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1453;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1456;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1457, %f1458, %f1459, %f1460}, [retval0+0];
	} // callseq 209
$L__tmp3418:
	.loc	20 205 16
	st.f32 	[%rd55+12], %f1460;
	st.f32 	[%rd55+8], %f1459;
	st.f32 	[%rd55+4], %f1458;
	st.f32 	[%rd55], %f1457;
	.loc	20 207 26
	ld.f32 	%f1461, [%rd54+4];
	ld.f32 	%f1462, [%rd54+4];
	mul.f32 	%f1463, %f1461, %f1462;
	ld.f32 	%f1464, [%rd54+8];
	ld.f32 	%f1465, [%rd54+8];
	mul.f32 	%f1466, %f1464, %f1465;
	add.f32 	%f1467, %f1463, %f1466;
	ld.f32 	%f1468, [%rd54+12];
	ld.f32 	%f1469, [%rd54+12];
	mul.f32 	%f1470, %f1468, %f1469;
	add.f32 	%f1471, %f1467, %f1470;
	ld.f32 	%f1472, [%rd55];
	ld.f32 	%f1473, [%rd55];
	mul.f32 	%f1474, %f1472, %f1473;
	add.f32 	%f1475, %f1471, %f1474;
	.loc	20 207 34
	{ // callseq 210, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1475;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZSt4sqrtf, 
	(
	param0
	);
	ld.param.f32 	%f1476, [retval0+0];
	} // callseq 210
	rcp.rn.f32 	%f1477, %f1476;
$L__tmp3419:
	.loc	20 208 9
	ld.f32 	%f1478, [%rd54+4];
	mul.f32 	%f1479, %f1478, %f1477;
	st.f32 	[%rd54+4], %f1479;
	.loc	20 209 9
	ld.f32 	%f1480, [%rd54+8];
	mul.f32 	%f1481, %f1480, %f1477;
	st.f32 	[%rd54+8], %f1481;
	.loc	20 210 9
	ld.f32 	%f1482, [%rd54+12];
	mul.f32 	%f1483, %f1482, %f1477;
	st.f32 	[%rd54+12], %f1483;
	.loc	20 211 9
	ld.f32 	%f1484, [%rd55];
	mul.f32 	%f1485, %f1484, %f1477;
	st.f32 	[%rd55], %f1485;
	bra.uni 	$L__BB19_155;
$L__tmp3420:

$L__BB19_155:
	.loc	20 269 18
	ld.f32 	%f1486, [%SP+4816];
	st.f32 	[%SP+2044], %f1486;
	ld.f32 	%f1487, [%SP+4820];
	st.f32 	[%SP+2048], %f1487;
	ld.f32 	%f1488, [%SP+4824];
	st.f32 	[%SP+2052], %f1488;
	ld.f32 	%f1489, [%SP+4828];
	st.f32 	[%SP+2056], %f1489;
	ld.f32 	%f1490, [%SP+4832];
	st.f32 	[%SP+2060], %f1490;
	add.u64 	%rd1056, %SP, 4816;
	add.s64 	%rd1057, %rd1056, 16;
	ld.f32 	%f1491, [%rd1057+4];
	st.f32 	[%SP+2064], %f1491;
	add.s64 	%rd1058, %rd1056, 16;
	ld.f32 	%f1492, [%rd1058+8];
	st.f32 	[%SP+2068], %f1492;
	add.s64 	%rd1059, %rd1056, 16;
	ld.f32 	%f1493, [%rd1059+12];
	st.f32 	[%SP+2072], %f1493;
	ld.f32 	%f1494, [%SP+4848];
	st.f32 	[%SP+2076], %f1494;
	add.s64 	%rd1060, %rd1056, 32;
	ld.f32 	%f1495, [%rd1060+4];
	st.f32 	[%SP+2080], %f1495;
	add.s64 	%rd1061, %rd1056, 32;
	ld.f32 	%f1496, [%rd1061+8];
	st.f32 	[%SP+2084], %f1496;
	add.s64 	%rd1062, %rd1056, 32;
	ld.f32 	%f1497, [%rd1062+12];
	st.f32 	[%SP+2088], %f1497;
	ld.f32 	%f1498, [%SP+4864];
	st.f32 	[%SP+2092], %f1498;
	add.s64 	%rd1063, %rd1056, 48;
	ld.f32 	%f1499, [%rd1063+4];
	st.f32 	[%SP+2096], %f1499;
	add.s64 	%rd1064, %rd1056, 48;
	ld.f32 	%f1500, [%rd1064+8];
	st.f32 	[%SP+2100], %f1500;
	add.s64 	%rd1065, %rd1056, 48;
	ld.f32 	%f1501, [%rd1065+12];
	st.f32 	[%SP+2104], %f1501;
	.loc	20 273 5
	ld.u64 	%rd1066, [%SP+1992];
	ld.u64 	%rd1067, [%SP+2000];
	ld.u64 	%rd1068, [%SP+2008];
	mov.b64 	%rd1069, %rd1066;
	st.u64 	[%SP+1104], %rd1069;
	mov.b64 	%rd1070, %rd1067;
	st.u64 	[%SP+1112], %rd1070;
	mov.b64 	%rd1071, %rd1068;
	st.u64 	[%SP+1120], %rd1071;
	add.u64 	%rd1072, %SP, 2044;
	mov.b64 	%rd1073, %rd1072;
	st.u64 	[%SP+1128], %rd1073;
	.loc	20 273 5
	bra.uni	$L__tmp3421;
$L__tmp3421:
	.loc	20 84 18
	ld.u64 	%rd1074, [%SP+1128];
	ld.f32 	%f1502, [%rd1074+36];
	st.f32 	[%SP+1136], %f1502;
	ld.u64 	%rd1075, [%SP+1128];
	ld.f32 	%f1503, [%rd1075+40];
	st.f32 	[%SP+1140], %f1503;
	ld.u64 	%rd1076, [%SP+1128];
	ld.f32 	%f1504, [%rd1076+44];
	st.f32 	[%SP+1144], %f1504;
	ld.u64 	%rd1077, [%SP+1128];
	ld.f32 	%f1505, [%rd1077+48];
	st.f32 	[%SP+1148], %f1505;
	.loc	20 87 25
	ld.u64 	%rd1078, [%SP+1128];
	ld.f32 	%f1506, [%rd1078+36];
	ld.u64 	%rd1079, [%SP+1128];
	ld.f32 	%f1507, [%rd1079+36];
	mul.f32 	%f1508, %f1506, %f1507;
	ld.u64 	%rd1080, [%SP+1128];
	ld.f32 	%f1509, [%rd1080+40];
	ld.u64 	%rd1081, [%SP+1128];
	ld.f32 	%f1510, [%rd1081+40];
	mul.f32 	%f1511, %f1509, %f1510;
	add.f32 	%f1512, %f1508, %f1511;
	ld.u64 	%rd1082, [%SP+1128];
	ld.f32 	%f1513, [%rd1082+44];
	ld.u64 	%rd1083, [%SP+1128];
	ld.f32 	%f1514, [%rd1083+44];
	mul.f32 	%f1515, %f1513, %f1514;
	add.f32 	%f1516, %f1512, %f1515;
	ld.u64 	%rd1084, [%SP+1128];
	ld.f32 	%f1517, [%rd1084+48];
	ld.u64 	%rd1085, [%SP+1128];
	ld.f32 	%f1518, [%rd1085+48];
	mul.f32 	%f1519, %f1517, %f1518;
	add.f32 	%f1520, %f1516, %f1519;
	rcp.rn.f32 	%f1521, %f1520;
$L__tmp3422:
	.loc	20 0 25
	add.u64 	%rd1086, %SP, 1136;
	mov.b64 	%rd1087, %rd1086;
	st.u64 	[%SP+1096], %rd1087;
	mov.f32 	%f1522, %f1521;
$L__tmp3423:
	.loc	20 88 23
	bra.uni	$L__tmp3424;
$L__tmp3424:
	.loc	20 45 5
	ld.u64 	%rd1088, [%SP+1096];
	ld.f32 	%f1523, [%rd1088];
	mul.f32 	%f1524, %f1523, %f1522;
	ld.u64 	%rd1089, [%SP+1096];
	ld.f32 	%f1525, [%rd1089+4];
	mul.f32 	%f1526, %f1525, %f1522;
	ld.u64 	%rd1090, [%SP+1096];
	ld.f32 	%f1527, [%rd1090+8];
	mul.f32 	%f1528, %f1527, %f1522;
	ld.u64 	%rd1091, [%SP+1096];
	ld.f32 	%f1529, [%rd1091+12];
	mul.f32 	%f1530, %f1529, %f1522;
$L__tmp3425:
	.loc	20 45 12
	{ // callseq 211, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1524;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1526;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1528;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1530;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1531, %f1532, %f1533, %f1534}, [retval0+0];
	} // callseq 211
$L__tmp3426:
	.loc	20 88 23
	st.f32 	[%SP+1164], %f1534;
	st.f32 	[%SP+1160], %f1533;
	st.f32 	[%SP+1156], %f1532;
	st.f32 	[%SP+1152], %f1531;
	.loc	20 90 21
	ld.f32 	%f1535, [%SP+1148];
	ld.f32 	%f1536, [%SP+1164];
	mul.f32 	%f1537, %f1535, %f1536;
$L__tmp3427:
	.loc	20 91 21
	ld.f32 	%f1538, [%SP+1136];
	ld.f32 	%f1539, [%SP+1152];
	mul.f32 	%f1540, %f1538, %f1539;
$L__tmp3428:
	.loc	20 92 21
	ld.f32 	%f1541, [%SP+1140];
	ld.f32 	%f1542, [%SP+1156];
	mul.f32 	%f1543, %f1541, %f1542;
$L__tmp3429:
	.loc	20 93 21
	ld.f32 	%f1544, [%SP+1144];
	ld.f32 	%f1545, [%SP+1160];
	mul.f32 	%f1546, %f1544, %f1545;
$L__tmp3430:
	.loc	20 95 20
	ld.f32 	%f1547, [%SP+1136];
	ld.f32 	%f1548, [%SP+1156];
	mul.f32 	%f1549, %f1547, %f1548;
$L__tmp3431:
	.loc	20 96 20
	ld.f32 	%f1550, [%SP+1144];
	ld.f32 	%f1551, [%SP+1164];
	mul.f32 	%f1552, %f1550, %f1551;
$L__tmp3432:
	.loc	20 97 20
	ld.f32 	%f1553, [%SP+1136];
	ld.f32 	%f1554, [%SP+1160];
	mul.f32 	%f1555, %f1553, %f1554;
$L__tmp3433:
	.loc	20 98 20
	ld.f32 	%f1556, [%SP+1140];
	ld.f32 	%f1557, [%SP+1164];
	mul.f32 	%f1558, %f1556, %f1557;
$L__tmp3434:
	.loc	20 99 20
	ld.f32 	%f1559, [%SP+1140];
	ld.f32 	%f1560, [%SP+1160];
	mul.f32 	%f1561, %f1559, %f1560;
$L__tmp3435:
	.loc	20 100 20
	ld.f32 	%f1562, [%SP+1136];
	ld.f32 	%f1563, [%SP+1164];
	mul.f32 	%f1564, %f1562, %f1563;
$L__tmp3436:
	.loc	20 102 5
	sub.f32 	%f1565, %f1540, %f1543;
	sub.f32 	%f1566, %f1565, %f1546;
	add.f32 	%f1567, %f1566, %f1537;
	ld.u64 	%rd1092, [%SP+1104];
	st.f32 	[%rd1092], %f1567;
	.loc	20 103 5
	sub.f32 	%f1568, %f1549, %f1552;
	mul.f32 	%f1569, %f1568, 0f40000000;
	ld.u64 	%rd1093, [%SP+1104];
	st.f32 	[%rd1093+4], %f1569;
	.loc	20 104 5
	add.f32 	%f1570, %f1555, %f1558;
	mul.f32 	%f1571, %f1570, 0f40000000;
	ld.u64 	%rd1094, [%SP+1104];
	st.f32 	[%rd1094+8], %f1571;
	.loc	20 106 5
	add.f32 	%f1572, %f1549, %f1552;
	mul.f32 	%f1573, %f1572, 0f40000000;
	ld.u64 	%rd1095, [%SP+1112];
	st.f32 	[%rd1095], %f1573;
	.loc	20 107 5
	neg.f32 	%f1574, %f1540;
	add.f32 	%f1575, %f1574, %f1543;
	sub.f32 	%f1576, %f1575, %f1546;
	add.f32 	%f1577, %f1576, %f1537;
	ld.u64 	%rd1096, [%SP+1112];
	st.f32 	[%rd1096+4], %f1577;
	.loc	20 108 5
	sub.f32 	%f1578, %f1561, %f1564;
	mul.f32 	%f1579, %f1578, 0f40000000;
	ld.u64 	%rd1097, [%SP+1112];
	st.f32 	[%rd1097+8], %f1579;
	.loc	20 110 5
	sub.f32 	%f1580, %f1555, %f1558;
	mul.f32 	%f1581, %f1580, 0f40000000;
	ld.u64 	%rd1098, [%SP+1120];
	st.f32 	[%rd1098], %f1581;
	.loc	20 111 5
	add.f32 	%f1582, %f1561, %f1564;
	mul.f32 	%f1583, %f1582, 0f40000000;
	ld.u64 	%rd1099, [%SP+1120];
	st.f32 	[%rd1099+4], %f1583;
	.loc	20 112 5
	neg.f32 	%f1584, %f1540;
	sub.f32 	%f1585, %f1584, %f1543;
	add.f32 	%f1586, %f1585, %f1546;
	add.f32 	%f1587, %f1586, %f1537;
	ld.u64 	%rd1100, [%SP+1120];
	st.f32 	[%rd1100+8], %f1587;
	.loc	20 114 5
	ld.u64 	%rd1101, [%SP+1104];
	ld.f32 	%f1588, [%rd1101];
	ld.u64 	%rd1102, [%SP+1128];
	ld.f32 	%f1589, [%rd1102+12];
	mul.f32 	%f1590, %f1588, %f1589;
	ld.u64 	%rd1103, [%SP+1104];
	ld.f32 	%f1591, [%rd1103+4];
	ld.u64 	%rd1104, [%SP+1128];
	ld.f32 	%f1592, [%rd1104+24];
	mul.f32 	%f1593, %f1591, %f1592;
	add.f32 	%f1594, %f1590, %f1593;
	ld.u64 	%rd1105, [%SP+1104];
	ld.f32 	%f1595, [%rd1105+8];
	ld.u64 	%rd1106, [%SP+1128];
	ld.f32 	%f1596, [%rd1106+32];
	mul.f32 	%f1597, %f1595, %f1596;
	add.f32 	%f1598, %f1594, %f1597;
	ld.u64 	%rd1107, [%SP+1128];
	ld.f32 	%f1599, [%rd1107+52];
	add.f32 	%f1600, %f1598, %f1599;
	ld.u64 	%rd1108, [%SP+1104];
	st.f32 	[%rd1108+12], %f1600;
	.loc	20 115 5
	ld.u64 	%rd1109, [%SP+1112];
	ld.f32 	%f1601, [%rd1109];
	ld.u64 	%rd1110, [%SP+1128];
	ld.f32 	%f1602, [%rd1110+12];
	mul.f32 	%f1603, %f1601, %f1602;
	ld.u64 	%rd1111, [%SP+1112];
	ld.f32 	%f1604, [%rd1111+4];
	ld.u64 	%rd1112, [%SP+1128];
	ld.f32 	%f1605, [%rd1112+24];
	mul.f32 	%f1606, %f1604, %f1605;
	add.f32 	%f1607, %f1603, %f1606;
	ld.u64 	%rd1113, [%SP+1112];
	ld.f32 	%f1608, [%rd1113+8];
	ld.u64 	%rd1114, [%SP+1128];
	ld.f32 	%f1609, [%rd1114+32];
	mul.f32 	%f1610, %f1608, %f1609;
	add.f32 	%f1611, %f1607, %f1610;
	ld.u64 	%rd1115, [%SP+1128];
	ld.f32 	%f1612, [%rd1115+56];
	add.f32 	%f1613, %f1611, %f1612;
	ld.u64 	%rd1116, [%SP+1112];
	st.f32 	[%rd1116+12], %f1613;
	.loc	20 116 5
	ld.u64 	%rd1117, [%SP+1120];
	ld.f32 	%f1614, [%rd1117];
	ld.u64 	%rd1118, [%SP+1128];
	ld.f32 	%f1615, [%rd1118+12];
	mul.f32 	%f1616, %f1614, %f1615;
	ld.u64 	%rd1119, [%SP+1120];
	ld.f32 	%f1617, [%rd1119+4];
	ld.u64 	%rd1120, [%SP+1128];
	ld.f32 	%f1618, [%rd1120+24];
	mul.f32 	%f1619, %f1617, %f1618;
	add.f32 	%f1620, %f1616, %f1619;
	ld.u64 	%rd1121, [%SP+1120];
	ld.f32 	%f1621, [%rd1121+8];
	ld.u64 	%rd1122, [%SP+1128];
	ld.f32 	%f1622, [%rd1122+32];
	mul.f32 	%f1623, %f1621, %f1622;
	add.f32 	%f1624, %f1620, %f1623;
	ld.u64 	%rd1123, [%SP+1128];
	ld.f32 	%f1625, [%rd1123+60];
	add.f32 	%f1626, %f1624, %f1625;
	ld.u64 	%rd1124, [%SP+1120];
	st.f32 	[%rd1124+12], %f1626;
	.loc	20 118 5
	ld.u64 	%rd1125, [%SP+1104];
	ld.f32 	%f1627, [%rd1125];
	ld.u64 	%rd1126, [%SP+1128];
	ld.f32 	%f1628, [%rd1126+8];
	mul.f32 	%f1629, %f1627, %f1628;
	ld.u64 	%rd1127, [%SP+1104];
	ld.f32 	%f1630, [%rd1127+4];
	ld.u64 	%rd1128, [%SP+1128];
	ld.f32 	%f1631, [%rd1128+20];
	mul.f32 	%f1632, %f1630, %f1631;
	add.f32 	%f1633, %f1629, %f1632;
	ld.u64 	%rd1129, [%SP+1104];
	ld.f32 	%f1634, [%rd1129+8];
	ld.u64 	%rd1130, [%SP+1128];
	ld.f32 	%f1635, [%rd1130+28];
	mul.f32 	%f1636, %f1634, %f1635;
	add.f32 	%f1637, %f1633, %f1636;
	ld.u64 	%rd1131, [%SP+1104];
	st.f32 	[%rd1131+8], %f1637;
	.loc	20 119 5
	ld.u64 	%rd1132, [%SP+1112];
	ld.f32 	%f1638, [%rd1132];
	ld.u64 	%rd1133, [%SP+1128];
	ld.f32 	%f1639, [%rd1133+8];
	mul.f32 	%f1640, %f1638, %f1639;
	ld.u64 	%rd1134, [%SP+1112];
	ld.f32 	%f1641, [%rd1134+4];
	ld.u64 	%rd1135, [%SP+1128];
	ld.f32 	%f1642, [%rd1135+20];
	mul.f32 	%f1643, %f1641, %f1642;
	add.f32 	%f1644, %f1640, %f1643;
	ld.u64 	%rd1136, [%SP+1112];
	ld.f32 	%f1645, [%rd1136+8];
	ld.u64 	%rd1137, [%SP+1128];
	ld.f32 	%f1646, [%rd1137+28];
	mul.f32 	%f1647, %f1645, %f1646;
	add.f32 	%f1648, %f1644, %f1647;
	ld.u64 	%rd1138, [%SP+1112];
	st.f32 	[%rd1138+8], %f1648;
	.loc	20 120 5
	ld.u64 	%rd1139, [%SP+1120];
	ld.f32 	%f1649, [%rd1139];
	ld.u64 	%rd1140, [%SP+1128];
	ld.f32 	%f1650, [%rd1140+8];
	mul.f32 	%f1651, %f1649, %f1650;
	ld.u64 	%rd1141, [%SP+1120];
	ld.f32 	%f1652, [%rd1141+4];
	ld.u64 	%rd1142, [%SP+1128];
	ld.f32 	%f1653, [%rd1142+20];
	mul.f32 	%f1654, %f1652, %f1653;
	add.f32 	%f1655, %f1651, %f1654;
	ld.u64 	%rd1143, [%SP+1120];
	ld.f32 	%f1656, [%rd1143+8];
	ld.u64 	%rd1144, [%SP+1128];
	ld.f32 	%f1657, [%rd1144+28];
	mul.f32 	%f1658, %f1656, %f1657;
	add.f32 	%f1659, %f1655, %f1658;
	ld.u64 	%rd1145, [%SP+1120];
	st.f32 	[%rd1145+8], %f1659;
	.loc	20 122 5
	ld.u64 	%rd1146, [%SP+1104];
	ld.f32 	%f1660, [%rd1146];
	ld.u64 	%rd1147, [%SP+1128];
	ld.f32 	%f1661, [%rd1147+4];
	mul.f32 	%f1662, %f1660, %f1661;
	ld.u64 	%rd1148, [%SP+1104];
	ld.f32 	%f1663, [%rd1148+4];
	ld.u64 	%rd1149, [%SP+1128];
	ld.f32 	%f1664, [%rd1149+16];
	mul.f32 	%f1665, %f1663, %f1664;
	add.f32 	%f1666, %f1662, %f1665;
	ld.u64 	%rd1150, [%SP+1104];
	st.f32 	[%rd1150+4], %f1666;
	.loc	20 123 5
	ld.u64 	%rd1151, [%SP+1112];
	ld.f32 	%f1667, [%rd1151];
	ld.u64 	%rd1152, [%SP+1128];
	ld.f32 	%f1668, [%rd1152+4];
	mul.f32 	%f1669, %f1667, %f1668;
	ld.u64 	%rd1153, [%SP+1112];
	ld.f32 	%f1670, [%rd1153+4];
	ld.u64 	%rd1154, [%SP+1128];
	ld.f32 	%f1671, [%rd1154+16];
	mul.f32 	%f1672, %f1670, %f1671;
	add.f32 	%f1673, %f1669, %f1672;
	ld.u64 	%rd1155, [%SP+1112];
	st.f32 	[%rd1155+4], %f1673;
	.loc	20 124 5
	ld.u64 	%rd1156, [%SP+1120];
	ld.f32 	%f1674, [%rd1156];
	ld.u64 	%rd1157, [%SP+1128];
	ld.f32 	%f1675, [%rd1157+4];
	mul.f32 	%f1676, %f1674, %f1675;
	ld.u64 	%rd1158, [%SP+1120];
	ld.f32 	%f1677, [%rd1158+4];
	ld.u64 	%rd1159, [%SP+1128];
	ld.f32 	%f1678, [%rd1159+16];
	mul.f32 	%f1679, %f1677, %f1678;
	add.f32 	%f1680, %f1676, %f1679;
	ld.u64 	%rd1160, [%SP+1120];
	st.f32 	[%rd1160+4], %f1680;
	.loc	20 126 5
	ld.u64 	%rd1161, [%SP+1104];
	ld.f32 	%f1681, [%rd1161];
	ld.u64 	%rd1162, [%SP+1128];
	ld.f32 	%f1682, [%rd1162];
	mul.f32 	%f1683, %f1681, %f1682;
	ld.u64 	%rd1163, [%SP+1104];
	st.f32 	[%rd1163], %f1683;
	.loc	20 127 5
	ld.u64 	%rd1164, [%SP+1112];
	ld.f32 	%f1684, [%rd1164];
	ld.u64 	%rd1165, [%SP+1128];
	ld.f32 	%f1685, [%rd1165];
	mul.f32 	%f1686, %f1684, %f1685;
	ld.u64 	%rd1166, [%SP+1112];
	st.f32 	[%rd1166], %f1686;
	.loc	20 128 5
	ld.u64 	%rd1167, [%SP+1120];
	ld.f32 	%f1687, [%rd1167];
	ld.u64 	%rd1168, [%SP+1128];
	ld.f32 	%f1688, [%rd1168];
	mul.f32 	%f1689, %f1687, %f1688;
	ld.u64 	%rd1169, [%SP+1120];
	st.f32 	[%rd1169], %f1689;
$L__tmp3437:
	.loc	20 296 13
	bra.uni 	$L__BB19_156;
$L__tmp3438:

$L__BB19_156:
	.loc	20 299 9
	and.b16  	%rs30, %rs2, 255;
	setp.ne.s16 	%p134, %rs30, 0;
	not.pred 	%p135, %p134;
	not.pred 	%p136, %p135;
	@%p136 bra 	$L__BB19_158;
	bra.uni 	$L__BB19_157;

$L__BB19_157:
$L__tmp3439:
	.loc	20 300 13
	ld.u64 	%rd1358, [%SP+3120];
	ld.u64 	%rd1359, [%SP+3128];
	ld.u64 	%rd1360, [%SP+3136];
	mov.b64 	%rd1361, %rd1358;
	st.u64 	[%SP+1072], %rd1361;
	mov.b64 	%rd1362, %rd1359;
	st.u64 	[%SP+1080], %rd1362;
	mov.b64 	%rd1363, %rd1360;
	st.u64 	[%SP+1088], %rd1363;
	.loc	20 300 13
	bra.uni	$L__tmp3440;
$L__tmp3440:
	.loc	20 134 22
	ld.u64 	%rd1364, [%SP+1072];
	ld.f32 	%f1885, [%rd1364];
	ld.u64 	%rd1365, [%SP+1080];
	ld.f32 	%f1886, [%rd1365+4];
	ld.u64 	%rd1366, [%SP+1088];
	ld.f32 	%f1887, [%rd1366+8];
	mul.f32 	%f1888, %f1886, %f1887;
	ld.u64 	%rd1367, [%SP+1080];
	ld.f32 	%f1889, [%rd1367+8];
	ld.u64 	%rd1368, [%SP+1088];
	ld.f32 	%f1890, [%rd1368+4];
	mul.f32 	%f1891, %f1889, %f1890;
	sub.f32 	%f1892, %f1888, %f1891;
	mul.f32 	%f1893, %f1885, %f1892;
	ld.u64 	%rd1369, [%SP+1072];
	ld.f32 	%f1894, [%rd1369+4];
	ld.u64 	%rd1370, [%SP+1080];
	ld.f32 	%f1895, [%rd1370];
	ld.u64 	%rd1371, [%SP+1088];
	ld.f32 	%f1896, [%rd1371+8];
	mul.f32 	%f1897, %f1895, %f1896;
	ld.u64 	%rd1372, [%SP+1080];
	ld.f32 	%f1898, [%rd1372+8];
	ld.u64 	%rd1373, [%SP+1088];
	ld.f32 	%f1899, [%rd1373];
	mul.f32 	%f1900, %f1898, %f1899;
	sub.f32 	%f1901, %f1897, %f1900;
	mul.f32 	%f1902, %f1894, %f1901;
	sub.f32 	%f1903, %f1893, %f1902;
	ld.u64 	%rd1374, [%SP+1072];
	ld.f32 	%f1904, [%rd1374+8];
	ld.u64 	%rd1375, [%SP+1080];
	ld.f32 	%f1905, [%rd1375];
	ld.u64 	%rd1376, [%SP+1088];
	ld.f32 	%f1906, [%rd1376+4];
	mul.f32 	%f1907, %f1905, %f1906;
	ld.u64 	%rd1377, [%SP+1080];
	ld.f32 	%f1908, [%rd1377+4];
	ld.u64 	%rd1378, [%SP+1088];
	ld.f32 	%f1909, [%rd1378];
	mul.f32 	%f1910, %f1908, %f1909;
	sub.f32 	%f1911, %f1907, %f1910;
	mul.f32 	%f1912, %f1904, %f1911;
	add.f32 	%f1913, %f1903, %f1912;
$L__tmp3441:
	.loc	20 137 26
	rcp.rn.f32 	%f1914, %f1913;
$L__tmp3442:
	.loc	20 140 5
	ld.u64 	%rd1379, [%SP+1080];
	ld.f32 	%f1915, [%rd1379+4];
	ld.u64 	%rd1380, [%SP+1088];
	ld.f32 	%f1916, [%rd1380+8];
	mul.f32 	%f1917, %f1915, %f1916;
	ld.u64 	%rd1381, [%SP+1088];
	ld.f32 	%f1918, [%rd1381+4];
	ld.u64 	%rd1382, [%SP+1080];
	ld.f32 	%f1919, [%rd1382+8];
	mul.f32 	%f1920, %f1918, %f1919;
	sub.f32 	%f1921, %f1917, %f1920;
	mul.f32 	%f1922, %f1914, %f1921;
	st.f32 	[%SP+3816], %f1922;
	.loc	20 141 5
	ld.u64 	%rd1383, [%SP+1072];
	ld.f32 	%f1923, [%rd1383+8];
	ld.u64 	%rd1384, [%SP+1088];
	ld.f32 	%f1924, [%rd1384+4];
	mul.f32 	%f1925, %f1923, %f1924;
	ld.u64 	%rd1385, [%SP+1088];
	ld.f32 	%f1926, [%rd1385+8];
	ld.u64 	%rd1386, [%SP+1072];
	ld.f32 	%f1927, [%rd1386+4];
	mul.f32 	%f1928, %f1926, %f1927;
	sub.f32 	%f1929, %f1925, %f1928;
	mul.f32 	%f1930, %f1914, %f1929;
	st.f32 	[%SP+3820], %f1930;
	.loc	20 142 5
	ld.u64 	%rd1387, [%SP+1072];
	ld.f32 	%f1931, [%rd1387+4];
	ld.u64 	%rd1388, [%SP+1080];
	ld.f32 	%f1932, [%rd1388+8];
	mul.f32 	%f1933, %f1931, %f1932;
	ld.u64 	%rd1389, [%SP+1080];
	ld.f32 	%f1934, [%rd1389+4];
	ld.u64 	%rd1390, [%SP+1072];
	ld.f32 	%f1935, [%rd1390+8];
	mul.f32 	%f1936, %f1934, %f1935;
	sub.f32 	%f1937, %f1933, %f1936;
	mul.f32 	%f1938, %f1914, %f1937;
	st.f32 	[%SP+3824], %f1938;
	.loc	20 144 5
	ld.u64 	%rd1391, [%SP+1080];
	ld.f32 	%f1939, [%rd1391+8];
	ld.u64 	%rd1392, [%SP+1088];
	ld.f32 	%f1940, [%rd1392];
	mul.f32 	%f1941, %f1939, %f1940;
	ld.u64 	%rd1393, [%SP+1088];
	ld.f32 	%f1942, [%rd1393+8];
	ld.u64 	%rd1394, [%SP+1080];
	ld.f32 	%f1943, [%rd1394];
	mul.f32 	%f1944, %f1942, %f1943;
	sub.f32 	%f1945, %f1941, %f1944;
	mul.f32 	%f1946, %f1914, %f1945;
	st.f32 	[%SP+3828], %f1946;
	.loc	20 145 5
	ld.u64 	%rd1395, [%SP+1072];
	ld.f32 	%f1947, [%rd1395];
	ld.u64 	%rd1396, [%SP+1088];
	ld.f32 	%f1948, [%rd1396+8];
	mul.f32 	%f1949, %f1947, %f1948;
	ld.u64 	%rd1397, [%SP+1088];
	ld.f32 	%f1950, [%rd1397];
	ld.u64 	%rd1398, [%SP+1072];
	ld.f32 	%f1951, [%rd1398+8];
	mul.f32 	%f1952, %f1950, %f1951;
	sub.f32 	%f1953, %f1949, %f1952;
	mul.f32 	%f1954, %f1914, %f1953;
	add.u64 	%rd1399, %SP, 3816;
	add.s64 	%rd1400, %rd1399, 12;
	st.f32 	[%rd1400+4], %f1954;
	.loc	20 146 5
	ld.u64 	%rd1401, [%SP+1072];
	ld.f32 	%f1955, [%rd1401+8];
	ld.u64 	%rd1402, [%SP+1080];
	ld.f32 	%f1956, [%rd1402];
	mul.f32 	%f1957, %f1955, %f1956;
	ld.u64 	%rd1403, [%SP+1080];
	ld.f32 	%f1958, [%rd1403+8];
	ld.u64 	%rd1404, [%SP+1072];
	ld.f32 	%f1959, [%rd1404];
	mul.f32 	%f1960, %f1958, %f1959;
	sub.f32 	%f1961, %f1957, %f1960;
	mul.f32 	%f1962, %f1914, %f1961;
	add.s64 	%rd1405, %rd1399, 12;
	st.f32 	[%rd1405+8], %f1962;
	.loc	20 148 5
	ld.u64 	%rd1406, [%SP+1080];
	ld.f32 	%f1963, [%rd1406];
	ld.u64 	%rd1407, [%SP+1088];
	ld.f32 	%f1964, [%rd1407+4];
	mul.f32 	%f1965, %f1963, %f1964;
	ld.u64 	%rd1408, [%SP+1088];
	ld.f32 	%f1966, [%rd1408];
	ld.u64 	%rd1409, [%SP+1080];
	ld.f32 	%f1967, [%rd1409+4];
	mul.f32 	%f1968, %f1966, %f1967;
	sub.f32 	%f1969, %f1965, %f1968;
	mul.f32 	%f1970, %f1914, %f1969;
	st.f32 	[%SP+3840], %f1970;
	.loc	20 149 5
	ld.u64 	%rd1410, [%SP+1072];
	ld.f32 	%f1971, [%rd1410+4];
	ld.u64 	%rd1411, [%SP+1088];
	ld.f32 	%f1972, [%rd1411];
	mul.f32 	%f1973, %f1971, %f1972;
	ld.u64 	%rd1412, [%SP+1088];
	ld.f32 	%f1974, [%rd1412+4];
	ld.u64 	%rd1413, [%SP+1072];
	ld.f32 	%f1975, [%rd1413];
	mul.f32 	%f1976, %f1974, %f1975;
	sub.f32 	%f1977, %f1973, %f1976;
	mul.f32 	%f1978, %f1914, %f1977;
	add.s64 	%rd1414, %rd1399, 24;
	st.f32 	[%rd1414+4], %f1978;
	.loc	20 150 5
	ld.u64 	%rd1415, [%SP+1072];
	ld.f32 	%f1979, [%rd1415];
	ld.u64 	%rd1416, [%SP+1080];
	ld.f32 	%f1980, [%rd1416+4];
	mul.f32 	%f1981, %f1979, %f1980;
	ld.u64 	%rd1417, [%SP+1080];
	ld.f32 	%f1982, [%rd1417];
	ld.u64 	%rd1418, [%SP+1072];
	ld.f32 	%f1983, [%rd1418+4];
	mul.f32 	%f1984, %f1982, %f1983;
	sub.f32 	%f1985, %f1981, %f1984;
	mul.f32 	%f1986, %f1914, %f1985;
	add.s64 	%rd1419, %rd1399, 24;
	st.f32 	[%rd1419+8], %f1986;
	.loc	20 152 17
	ld.u64 	%rd1420, [%SP+1072];
	ld.f32 	%f1987, [%rd1420+12];
	st.f32 	[%SP+3852], %f1987;
	ld.u64 	%rd1421, [%SP+1080];
	ld.f32 	%f1988, [%rd1421+12];
	st.f32 	[%SP+3856], %f1988;
	ld.u64 	%rd1422, [%SP+1088];
	ld.f32 	%f1989, [%rd1422+12];
	st.f32 	[%SP+3860], %f1989;
	.loc	20 154 5
	ld.f32 	%f1990, [%SP+3816];
	ld.u64 	%rd1423, [%SP+1072];
	st.f32 	[%rd1423], %f1990;
	.loc	20 155 5
	ld.f32 	%f1991, [%SP+3820];
	ld.u64 	%rd1424, [%SP+1072];
	st.f32 	[%rd1424+4], %f1991;
	.loc	20 156 5
	ld.f32 	%f1992, [%SP+3824];
	ld.u64 	%rd1425, [%SP+1072];
	st.f32 	[%rd1425+8], %f1992;
	.loc	20 157 5
	ld.f32 	%f1993, [%SP+3816];
	neg.f32 	%f1994, %f1993;
	ld.f32 	%f1995, [%SP+3852];
	mul.f32 	%f1996, %f1994, %f1995;
	ld.f32 	%f1997, [%SP+3820];
	ld.f32 	%f1998, [%SP+3856];
	mul.f32 	%f1999, %f1997, %f1998;
	sub.f32 	%f2000, %f1996, %f1999;
	ld.f32 	%f2001, [%SP+3824];
	ld.f32 	%f2002, [%SP+3860];
	mul.f32 	%f2003, %f2001, %f2002;
	sub.f32 	%f2004, %f2000, %f2003;
	ld.u64 	%rd1426, [%SP+1072];
	st.f32 	[%rd1426+12], %f2004;
	.loc	20 159 5
	ld.f32 	%f2005, [%SP+3828];
	ld.u64 	%rd1427, [%SP+1080];
	st.f32 	[%rd1427], %f2005;
	.loc	20 160 5
	add.s64 	%rd1428, %rd1399, 12;
	ld.f32 	%f2006, [%rd1428+4];
	ld.u64 	%rd1429, [%SP+1080];
	st.f32 	[%rd1429+4], %f2006;
	.loc	20 161 5
	add.s64 	%rd1430, %rd1399, 12;
	ld.f32 	%f2007, [%rd1430+8];
	ld.u64 	%rd1431, [%SP+1080];
	st.f32 	[%rd1431+8], %f2007;
	.loc	20 162 5
	ld.f32 	%f2008, [%SP+3828];
	neg.f32 	%f2009, %f2008;
	ld.f32 	%f2010, [%SP+3852];
	mul.f32 	%f2011, %f2009, %f2010;
	add.s64 	%rd1432, %rd1399, 12;
	ld.f32 	%f2012, [%rd1432+4];
	ld.f32 	%f2013, [%SP+3856];
	mul.f32 	%f2014, %f2012, %f2013;
	sub.f32 	%f2015, %f2011, %f2014;
	add.s64 	%rd1433, %rd1399, 12;
	ld.f32 	%f2016, [%rd1433+8];
	ld.f32 	%f2017, [%SP+3860];
	mul.f32 	%f2018, %f2016, %f2017;
	sub.f32 	%f2019, %f2015, %f2018;
	ld.u64 	%rd1434, [%SP+1080];
	st.f32 	[%rd1434+12], %f2019;
	.loc	20 164 5
	ld.f32 	%f2020, [%SP+3840];
	ld.u64 	%rd1435, [%SP+1088];
	st.f32 	[%rd1435], %f2020;
	.loc	20 165 5
	add.s64 	%rd1436, %rd1399, 24;
	ld.f32 	%f2021, [%rd1436+4];
	ld.u64 	%rd1437, [%SP+1088];
	st.f32 	[%rd1437+4], %f2021;
	.loc	20 166 5
	add.s64 	%rd1438, %rd1399, 24;
	ld.f32 	%f2022, [%rd1438+8];
	ld.u64 	%rd1439, [%SP+1088];
	st.f32 	[%rd1439+8], %f2022;
	.loc	20 167 5
	ld.f32 	%f2023, [%SP+3840];
	neg.f32 	%f2024, %f2023;
	ld.f32 	%f2025, [%SP+3852];
	mul.f32 	%f2026, %f2024, %f2025;
	add.s64 	%rd1440, %rd1399, 24;
	ld.f32 	%f2027, [%rd1440+4];
	ld.f32 	%f2028, [%SP+3856];
	mul.f32 	%f2029, %f2027, %f2028;
	sub.f32 	%f2030, %f2026, %f2029;
	add.s64 	%rd1441, %rd1399, 24;
	ld.f32 	%f2031, [%rd1441+8];
	ld.f32 	%f2032, [%SP+3860];
	mul.f32 	%f2033, %f2031, %f2032;
	sub.f32 	%f2034, %f2030, %f2033;
	ld.u64 	%rd1442, [%SP+1088];
	st.f32 	[%rd1442+12], %f2034;
$L__tmp3443:
	.loc	20 300 13
	bra.uni 	$L__BB19_158;

$L__BB19_158:
	bra.uni 	$L__BB19_183;
$L__tmp3444:

$L__BB19_159:
	.loc	20 302 10
	setp.eq.s32 	%p82, %r66, 4;
	mov.pred 	%p81, -1;
	mov.pred 	%p288, %p81;
	@%p82 bra 	$L__BB19_161;
	bra.uni 	$L__BB19_160;

$L__BB19_160:
	setp.eq.s32 	%p7, %r66, 1;
	mov.pred 	%p288, %p7;
	bra.uni 	$L__BB19_161;

$L__BB19_161:
	mov.pred 	%p8, %p288;
	not.pred 	%p83, %p8;
	@%p83 bra 	$L__BB19_181;
	bra.uni 	$L__BB19_162;

$L__BB19_162:
$L__tmp3445:
	.loc	20 306 9
	setp.eq.s32 	%p84, %r66, 4;
	not.pred 	%p85, %p84;
	@%p85 bra 	$L__BB19_167;
	bra.uni 	$L__BB19_163;

$L__BB19_163:
$L__tmp3446:
	.loc	20 308 13
	and.b16  	%rs19, %rs2, 255;
	setp.ne.s16 	%p88, %rs19, 0;
	not.pred 	%p89, %p88;
	@%p89 bra 	$L__BB19_165;
	bra.uni 	$L__BB19_164;

$L__BB19_164:
	.loc	20 0 13
	mov.b64 	%rd885, %rd41;
$L__tmp3447:
	.loc	20 308 45
	bra.uni	$L__tmp3448;
$L__tmp3448:
	.loc	17 935 5
	// begin inline asm
	call (%rd884), _optix_get_instance_transform_from_handle, (%rd885);
	// end inline asm
$L__tmp3449:
	.loc	20 308 45
	mov.u64 	%rd1816, %rd884;
$L__tmp3450:
	bra.uni 	$L__BB19_166;

$L__BB19_165:
	.loc	20 0 45
	mov.b64 	%rd883, %rd41;
$L__tmp3451:
	.loc	20 309 45
	bra.uni	$L__tmp3452;
$L__tmp3452:
	.loc	17 942 5
	// begin inline asm
	call (%rd882), _optix_get_instance_inverse_transform_from_handle, (%rd883);
	// end inline asm
$L__tmp3453:
	.loc	20 309 45
	mov.u64 	%rd1816, %rd882;
$L__tmp3454:
	bra.uni 	$L__BB19_166;

$L__BB19_166:
	mov.u64 	%rd67, %rd1816;
$L__tmp3455:
	mov.u64 	%rd1818, %rd67;
$L__tmp3456:
	bra.uni 	$L__BB19_171;
$L__tmp3457:

$L__BB19_167:
	.loc	20 0 45
	mov.b64 	%rd878, %rd41;
$L__tmp3458:
	.loc	20 313 55
	bra.uni	$L__tmp3459;
$L__tmp3459:
	.loc	17 900 5
	// begin inline asm
	call (%rd877), _optix_get_static_transform_from_handle, (%rd878);
	// end inline asm
$L__tmp3460:
	.loc	20 313 55
	mov.b64 	%rd879, %rd877;
	st.u64 	[%SP+3160], %rd879;
	.loc	20 314 13
	and.b16  	%rs18, %rs2, 255;
	setp.ne.s16 	%p86, %rs18, 0;
	not.pred 	%p87, %p86;
	@%p87 bra 	$L__BB19_169;
	bra.uni 	$L__BB19_168;

$L__BB19_168:
	ld.u64 	%rd881, [%SP+3160];
	add.s64 	%rd68, %rd881, 16;
	mov.u64 	%rd1817, %rd68;
	bra.uni 	$L__BB19_170;

$L__BB19_169:
	ld.u64 	%rd880, [%SP+3160];
	add.s64 	%rd69, %rd880, 64;
	mov.u64 	%rd1817, %rd69;
	bra.uni 	$L__BB19_170;

$L__BB19_170:
	mov.u64 	%rd70, %rd1817;
$L__tmp3461:
	mov.u64 	%rd1818, %rd70;
$L__tmp3462:
	bra.uni 	$L__BB19_171;
$L__tmp3463:

$L__BB19_171:
	.loc	20 317 9
	mov.u64 	%rd72, %rd1818;
$L__tmp3464:
	ld.u64 	%rd73, [%SP+3120];
	mov.b64 	%rd886, %rd72;
	st.u64 	[%SP+1040], %rd886;
	.loc	20 317 16
	bra.uni	$L__tmp3465;
$L__tmp3465:
	.loc	20 63 18
	mov.u32 	%r374, 0;
	mov.b32 	%r115, %r374;
$L__tmp3466:
	.loc	20 63 5
	mov.u32 	%r724, %r115;
$L__tmp3467:
	bra.uni 	$L__BB19_172;

$L__BB19_172:
	mov.u32 	%r116, %r724;
$L__tmp3468:
	cvt.s64.s32 	%rd887, %r116;
	setp.lt.u64 	%p90, %rd887, 16;
	not.pred 	%p91, %p90;
	@%p91 bra 	$L__BB19_174;
	bra.uni 	$L__BB19_173;

$L__BB19_173:
$L__tmp3469:
	.loc	20 64 9
	cvt.s64.s32 	%rd907, %r116;
	add.u64 	%rd908, %SP, 1056;
	add.s64 	%rd909, %rd908, %rd907;
	ld.u64 	%rd910, [%SP+1040];
	cvt.s64.s32 	%rd911, %r116;
	add.s64 	%rd905, %rd910, %rd911;
$L__tmp3470:
	.loc	20 64 40
	bra.uni	$L__tmp3471;
$L__tmp3471:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd904, %rd905;
	// end inline asm
$L__tmp3472:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r393,%r394,%r395,%r396}, [%rd904];
	// end inline asm
	st.u32 	[%SP+1024], %r393;
	st.u32 	[%SP+1028], %r394;
	st.u32 	[%SP+1032], %r395;
	st.u32 	[%SP+1036], %r396;
	.loc	20 56 5
	ld.u32 	%r397, [%SP+1024];
	ld.u32 	%r398, [%SP+1028];
	ld.u32 	%r399, [%SP+1032];
	ld.u32 	%r400, [%SP+1036];
$L__tmp3473:
	.loc	20 64 40
	st.u32 	[%rd909+12], %r400;
	st.u32 	[%rd909+8], %r399;
	st.u32 	[%rd909+4], %r398;
	st.u32 	[%rd909], %r397;
$L__tmp3474:
	.loc	20 63 42
	add.s32 	%r117, %r116, 16;
$L__tmp3475:
	mov.u32 	%r724, %r117;
$L__tmp3476:
	bra.uni 	$L__BB19_172;
$L__tmp3477:

$L__BB19_174:
	.loc	20 65 5
	ld.f32 	%f1196, [%SP+1056];
	ld.f32 	%f1197, [%SP+1060];
	ld.f32 	%f1198, [%SP+1064];
	ld.f32 	%f1199, [%SP+1068];
$L__tmp3478:
	.loc	20 317 16
	st.f32 	[%rd73+12], %f1199;
	st.f32 	[%rd73+8], %f1198;
	st.f32 	[%rd73+4], %f1197;
	st.f32 	[%rd73], %f1196;
	.loc	20 318 9
	ld.u64 	%rd74, [%SP+3128];
	add.s64 	%rd75, %rd72, 16;
$L__tmp3479:
	.loc	20 318 16
	bra.uni	$L__tmp3480;
$L__tmp3480:
	.loc	20 63 18
	mov.u32 	%r375, 0;
	mov.b32 	%r118, %r375;
$L__tmp3481:
	.loc	20 63 5
	mov.u32 	%r725, %r118;
$L__tmp3482:
	bra.uni 	$L__BB19_175;

$L__BB19_175:
	mov.u32 	%r119, %r725;
$L__tmp3483:
	cvt.s64.s32 	%rd888, %r119;
	setp.lt.u64 	%p92, %rd888, 16;
	not.pred 	%p93, %p92;
	@%p93 bra 	$L__BB19_177;
	bra.uni 	$L__BB19_176;

$L__BB19_176:
$L__tmp3484:
	.loc	20 64 9
	cvt.s64.s32 	%rd900, %r119;
	add.u64 	%rd901, %SP, 1008;
	add.s64 	%rd902, %rd901, %rd900;
	cvt.s64.s32 	%rd903, %r119;
	add.s64 	%rd898, %rd75, %rd903;
$L__tmp3485:
	.loc	20 64 40
	bra.uni	$L__tmp3486;
$L__tmp3486:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd897, %rd898;
	// end inline asm
$L__tmp3487:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r385,%r386,%r387,%r388}, [%rd897];
	// end inline asm
	st.u32 	[%SP+992], %r385;
	st.u32 	[%SP+996], %r386;
	st.u32 	[%SP+1000], %r387;
	st.u32 	[%SP+1004], %r388;
	.loc	20 56 5
	ld.u32 	%r389, [%SP+992];
	ld.u32 	%r390, [%SP+996];
	ld.u32 	%r391, [%SP+1000];
	ld.u32 	%r392, [%SP+1004];
$L__tmp3488:
	.loc	20 64 40
	st.u32 	[%rd902+12], %r392;
	st.u32 	[%rd902+8], %r391;
	st.u32 	[%rd902+4], %r390;
	st.u32 	[%rd902], %r389;
$L__tmp3489:
	.loc	20 63 42
	add.s32 	%r120, %r119, 16;
$L__tmp3490:
	mov.u32 	%r725, %r120;
$L__tmp3491:
	bra.uni 	$L__BB19_175;
$L__tmp3492:

$L__BB19_177:
	.loc	20 65 5
	ld.f32 	%f1200, [%SP+1008];
	ld.f32 	%f1201, [%SP+1012];
	ld.f32 	%f1202, [%SP+1016];
	ld.f32 	%f1203, [%SP+1020];
$L__tmp3493:
	.loc	20 318 16
	st.f32 	[%rd74+12], %f1203;
	st.f32 	[%rd74+8], %f1202;
	st.f32 	[%rd74+4], %f1201;
	st.f32 	[%rd74], %f1200;
	.loc	20 319 9
	ld.u64 	%rd76, [%SP+3136];
	add.s64 	%rd77, %rd72, 32;
$L__tmp3494:
	.loc	20 319 16
	bra.uni	$L__tmp3495;
$L__tmp3495:
	.loc	20 63 18
	mov.u32 	%r376, 0;
	mov.b32 	%r121, %r376;
$L__tmp3496:
	.loc	20 63 5
	mov.u32 	%r726, %r121;
$L__tmp3497:
	bra.uni 	$L__BB19_178;

$L__BB19_178:
	mov.u32 	%r122, %r726;
$L__tmp3498:
	cvt.s64.s32 	%rd889, %r122;
	setp.lt.u64 	%p94, %rd889, 16;
	not.pred 	%p95, %p94;
	@%p95 bra 	$L__BB19_180;
	bra.uni 	$L__BB19_179;

$L__BB19_179:
$L__tmp3499:
	.loc	20 64 9
	cvt.s64.s32 	%rd893, %r122;
	add.u64 	%rd894, %SP, 976;
	add.s64 	%rd895, %rd894, %rd893;
	cvt.s64.s32 	%rd896, %r122;
	add.s64 	%rd891, %rd77, %rd896;
$L__tmp3500:
	.loc	20 64 40
	bra.uni	$L__tmp3501;
$L__tmp3501:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd890, %rd891;
	// end inline asm
$L__tmp3502:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r377,%r378,%r379,%r380}, [%rd890];
	// end inline asm
	st.u32 	[%SP+960], %r377;
	st.u32 	[%SP+964], %r378;
	st.u32 	[%SP+968], %r379;
	st.u32 	[%SP+972], %r380;
	.loc	20 56 5
	ld.u32 	%r381, [%SP+960];
	ld.u32 	%r382, [%SP+964];
	ld.u32 	%r383, [%SP+968];
	ld.u32 	%r384, [%SP+972];
$L__tmp3503:
	.loc	20 64 40
	st.u32 	[%rd895+12], %r384;
	st.u32 	[%rd895+8], %r383;
	st.u32 	[%rd895+4], %r382;
	st.u32 	[%rd895], %r381;
$L__tmp3504:
	.loc	20 63 42
	add.s32 	%r123, %r122, 16;
$L__tmp3505:
	mov.u32 	%r726, %r123;
$L__tmp3506:
	bra.uni 	$L__BB19_178;
$L__tmp3507:

$L__BB19_180:
	.loc	20 65 5
	ld.f32 	%f1204, [%SP+976];
	ld.f32 	%f1205, [%SP+980];
	ld.f32 	%f1206, [%SP+984];
	ld.f32 	%f1207, [%SP+988];
$L__tmp3508:
	.loc	20 319 16
	st.f32 	[%rd76+12], %f1207;
	st.f32 	[%rd76+8], %f1206;
	st.f32 	[%rd76+4], %f1205;
	st.f32 	[%rd76], %f1204;
	bra.uni 	$L__BB19_182;
$L__tmp3509:

$L__BB19_181:
	.loc	20 323 9
	ld.u64 	%rd874, [%SP+3120];
	mov.f32 	%f1194, 0f00000000;
	st.f32 	[%rd874+12], %f1194;
	st.f32 	[%rd874+8], %f1194;
	st.f32 	[%rd874+4], %f1194;
	mov.f32 	%f1195, 0f3F800000;
	st.f32 	[%rd874], %f1195;
	.loc	20 324 9
	ld.u64 	%rd875, [%SP+3128];
	st.f32 	[%rd875+12], %f1194;
	st.f32 	[%rd875+8], %f1194;
	st.f32 	[%rd875+4], %f1195;
	st.f32 	[%rd875], %f1194;
	.loc	20 325 9
	ld.u64 	%rd876, [%SP+3136];
	st.f32 	[%rd876+12], %f1194;
	st.f32 	[%rd876+8], %f1195;
	st.f32 	[%rd876+4], %f1194;
	st.f32 	[%rd876], %f1194;
	bra.uni 	$L__BB19_182;

$L__BB19_182:
	bra.uni 	$L__BB19_183;
$L__tmp3510:

$L__BB19_183:
	.loc	20 343 9
	setp.eq.s32 	%p137, %r65, 0;
	not.pred 	%p138, %p137;
	@%p138 bra 	$L__BB19_185;
	bra.uni 	$L__BB19_184;

$L__BB19_184:
$L__tmp3511:
	.loc	20 345 13
	ld.u64 	%rd1449, [%SP+3168];
	ld.v4.u32 	{%r527, %r528, %r529, %r530}, [%SP+3200];
	st.v4.u32 	[%rd1449], {%r527, %r528, %r529, %r530};
	.loc	20 346 13
	ld.u64 	%rd1450, [%SP+3176];
	ld.v4.u32 	{%r535, %r536, %r537, %r538}, [%SP+3216];
	st.v4.u32 	[%rd1450], {%r535, %r536, %r537, %r538};
	.loc	20 347 13
	ld.u64 	%rd1451, [%SP+3184];
	ld.v4.u32 	{%r543, %r544, %r545, %r546}, [%SP+3232];
	st.v4.u32 	[%rd1451], {%r543, %r544, %r545, %r546};
	bra.uni 	$L__BB19_186;
$L__tmp3512:

$L__BB19_185:
	.loc	20 352 25
	ld.u64 	%rd1443, [%SP+3168];
	ld.v4.u32 	{%r503, %r504, %r505, %r506}, [%rd1443];
	st.v4.u32 	[%SP+3248], {%r503, %r504, %r505, %r506};
	.loc	20 352 36
	ld.u64 	%rd1444, [%SP+3176];
	ld.v4.u32 	{%r511, %r512, %r513, %r514}, [%rd1444];
	st.v4.u32 	[%SP+3264], {%r511, %r512, %r513, %r514};
	.loc	20 352 47
	ld.u64 	%rd1445, [%SP+3184];
	ld.v4.u32 	{%r519, %r520, %r521, %r522}, [%rd1445];
	st.v4.u32 	[%SP+3280], {%r519, %r520, %r521, %r522};
	.loc	20 353 13
	ld.u64 	%rd1446, [%SP+3168];
	ld.f32 	%f2035, [%SP+3200];
	ld.f32 	%f2036, [%SP+3204];
	ld.f32 	%f2037, [%SP+3208];
	ld.f32 	%f2038, [%SP+3212];
	ld.f32 	%f2039, [%SP+3248];
	ld.f32 	%f2040, [%SP+3252];
	ld.f32 	%f2041, [%SP+3256];
	ld.f32 	%f2042, [%SP+3260];
	ld.f32 	%f2043, [%SP+3264];
	ld.f32 	%f2044, [%SP+3268];
	ld.f32 	%f2045, [%SP+3272];
	ld.f32 	%f2046, [%SP+3276];
	ld.f32 	%f2047, [%SP+3280];
	ld.f32 	%f2048, [%SP+3284];
	ld.f32 	%f2049, [%SP+3288];
	ld.f32 	%f2050, [%SP+3292];
	st.f32 	[%SP+892], %f2038;
	st.f32 	[%SP+888], %f2037;
	st.f32 	[%SP+884], %f2036;
	st.f32 	[%SP+880], %f2035;
	st.f32 	[%SP+908], %f2042;
	st.f32 	[%SP+904], %f2041;
	st.f32 	[%SP+900], %f2040;
	st.f32 	[%SP+896], %f2039;
	st.f32 	[%SP+924], %f2046;
	st.f32 	[%SP+920], %f2045;
	st.f32 	[%SP+916], %f2044;
	st.f32 	[%SP+912], %f2043;
	st.f32 	[%SP+940], %f2050;
	st.f32 	[%SP+936], %f2049;
	st.f32 	[%SP+932], %f2048;
	st.f32 	[%SP+928], %f2047;
	.loc	20 353 18
	bra.uni	$L__tmp3513;
$L__tmp3513:
	.loc	20 73 5
	ld.f32 	%f2051, [%SP+880];
	ld.f32 	%f2052, [%SP+896];
	mul.f32 	%f2053, %f2051, %f2052;
	ld.f32 	%f2054, [%SP+884];
	ld.f32 	%f2055, [%SP+912];
	mul.f32 	%f2056, %f2054, %f2055;
	add.f32 	%f2057, %f2053, %f2056;
	ld.f32 	%f2058, [%SP+888];
	ld.f32 	%f2059, [%SP+928];
	mul.f32 	%f2060, %f2058, %f2059;
	add.f32 	%f2061, %f2057, %f2060;
	st.f32 	[%SP+944], %f2061;
	.loc	20 74 5
	ld.f32 	%f2062, [%SP+880];
	ld.f32 	%f2063, [%SP+900];
	mul.f32 	%f2064, %f2062, %f2063;
	ld.f32 	%f2065, [%SP+884];
	ld.f32 	%f2066, [%SP+916];
	mul.f32 	%f2067, %f2065, %f2066;
	add.f32 	%f2068, %f2064, %f2067;
	ld.f32 	%f2069, [%SP+888];
	ld.f32 	%f2070, [%SP+932];
	mul.f32 	%f2071, %f2069, %f2070;
	add.f32 	%f2072, %f2068, %f2071;
	st.f32 	[%SP+948], %f2072;
	.loc	20 75 5
	ld.f32 	%f2073, [%SP+880];
	ld.f32 	%f2074, [%SP+904];
	mul.f32 	%f2075, %f2073, %f2074;
	ld.f32 	%f2076, [%SP+884];
	ld.f32 	%f2077, [%SP+920];
	mul.f32 	%f2078, %f2076, %f2077;
	add.f32 	%f2079, %f2075, %f2078;
	ld.f32 	%f2080, [%SP+888];
	ld.f32 	%f2081, [%SP+936];
	mul.f32 	%f2082, %f2080, %f2081;
	add.f32 	%f2083, %f2079, %f2082;
	st.f32 	[%SP+952], %f2083;
	.loc	20 76 5
	ld.f32 	%f2084, [%SP+880];
	ld.f32 	%f2085, [%SP+908];
	mul.f32 	%f2086, %f2084, %f2085;
	ld.f32 	%f2087, [%SP+884];
	ld.f32 	%f2088, [%SP+924];
	mul.f32 	%f2089, %f2087, %f2088;
	add.f32 	%f2090, %f2086, %f2089;
	ld.f32 	%f2091, [%SP+888];
	ld.f32 	%f2092, [%SP+940];
	mul.f32 	%f2093, %f2091, %f2092;
	add.f32 	%f2094, %f2090, %f2093;
	ld.f32 	%f2095, [%SP+892];
	add.f32 	%f2096, %f2094, %f2095;
	st.f32 	[%SP+956], %f2096;
	.loc	20 78 5
	ld.f32 	%f2097, [%SP+944];
	ld.f32 	%f2098, [%SP+948];
	ld.f32 	%f2099, [%SP+952];
	ld.f32 	%f2100, [%SP+956];
$L__tmp3514:
	.loc	20 353 18
	st.f32 	[%rd1446+12], %f2100;
	st.f32 	[%rd1446+8], %f2099;
	st.f32 	[%rd1446+4], %f2098;
	st.f32 	[%rd1446], %f2097;
	.loc	20 354 13
	ld.u64 	%rd1447, [%SP+3176];
	ld.f32 	%f2101, [%SP+3216];
	ld.f32 	%f2102, [%SP+3220];
	ld.f32 	%f2103, [%SP+3224];
	ld.f32 	%f2104, [%SP+3228];
	ld.f32 	%f2105, [%SP+3248];
	ld.f32 	%f2106, [%SP+3252];
	ld.f32 	%f2107, [%SP+3256];
	ld.f32 	%f2108, [%SP+3260];
	ld.f32 	%f2109, [%SP+3264];
	ld.f32 	%f2110, [%SP+3268];
	ld.f32 	%f2111, [%SP+3272];
	ld.f32 	%f2112, [%SP+3276];
	ld.f32 	%f2113, [%SP+3280];
	ld.f32 	%f2114, [%SP+3284];
	ld.f32 	%f2115, [%SP+3288];
	ld.f32 	%f2116, [%SP+3292];
	st.f32 	[%SP+812], %f2104;
	st.f32 	[%SP+808], %f2103;
	st.f32 	[%SP+804], %f2102;
	st.f32 	[%SP+800], %f2101;
	st.f32 	[%SP+828], %f2108;
	st.f32 	[%SP+824], %f2107;
	st.f32 	[%SP+820], %f2106;
	st.f32 	[%SP+816], %f2105;
	st.f32 	[%SP+844], %f2112;
	st.f32 	[%SP+840], %f2111;
	st.f32 	[%SP+836], %f2110;
	st.f32 	[%SP+832], %f2109;
	st.f32 	[%SP+860], %f2116;
	st.f32 	[%SP+856], %f2115;
	st.f32 	[%SP+852], %f2114;
	st.f32 	[%SP+848], %f2113;
	.loc	20 354 18
	bra.uni	$L__tmp3515;
$L__tmp3515:
	.loc	20 73 5
	ld.f32 	%f2117, [%SP+800];
	ld.f32 	%f2118, [%SP+816];
	mul.f32 	%f2119, %f2117, %f2118;
	ld.f32 	%f2120, [%SP+804];
	ld.f32 	%f2121, [%SP+832];
	mul.f32 	%f2122, %f2120, %f2121;
	add.f32 	%f2123, %f2119, %f2122;
	ld.f32 	%f2124, [%SP+808];
	ld.f32 	%f2125, [%SP+848];
	mul.f32 	%f2126, %f2124, %f2125;
	add.f32 	%f2127, %f2123, %f2126;
	st.f32 	[%SP+864], %f2127;
	.loc	20 74 5
	ld.f32 	%f2128, [%SP+800];
	ld.f32 	%f2129, [%SP+820];
	mul.f32 	%f2130, %f2128, %f2129;
	ld.f32 	%f2131, [%SP+804];
	ld.f32 	%f2132, [%SP+836];
	mul.f32 	%f2133, %f2131, %f2132;
	add.f32 	%f2134, %f2130, %f2133;
	ld.f32 	%f2135, [%SP+808];
	ld.f32 	%f2136, [%SP+852];
	mul.f32 	%f2137, %f2135, %f2136;
	add.f32 	%f2138, %f2134, %f2137;
	st.f32 	[%SP+868], %f2138;
	.loc	20 75 5
	ld.f32 	%f2139, [%SP+800];
	ld.f32 	%f2140, [%SP+824];
	mul.f32 	%f2141, %f2139, %f2140;
	ld.f32 	%f2142, [%SP+804];
	ld.f32 	%f2143, [%SP+840];
	mul.f32 	%f2144, %f2142, %f2143;
	add.f32 	%f2145, %f2141, %f2144;
	ld.f32 	%f2146, [%SP+808];
	ld.f32 	%f2147, [%SP+856];
	mul.f32 	%f2148, %f2146, %f2147;
	add.f32 	%f2149, %f2145, %f2148;
	st.f32 	[%SP+872], %f2149;
	.loc	20 76 5
	ld.f32 	%f2150, [%SP+800];
	ld.f32 	%f2151, [%SP+828];
	mul.f32 	%f2152, %f2150, %f2151;
	ld.f32 	%f2153, [%SP+804];
	ld.f32 	%f2154, [%SP+844];
	mul.f32 	%f2155, %f2153, %f2154;
	add.f32 	%f2156, %f2152, %f2155;
	ld.f32 	%f2157, [%SP+808];
	ld.f32 	%f2158, [%SP+860];
	mul.f32 	%f2159, %f2157, %f2158;
	add.f32 	%f2160, %f2156, %f2159;
	ld.f32 	%f2161, [%SP+812];
	add.f32 	%f2162, %f2160, %f2161;
	st.f32 	[%SP+876], %f2162;
	.loc	20 78 5
	ld.f32 	%f2163, [%SP+864];
	ld.f32 	%f2164, [%SP+868];
	ld.f32 	%f2165, [%SP+872];
	ld.f32 	%f2166, [%SP+876];
$L__tmp3516:
	.loc	20 354 18
	st.f32 	[%rd1447+12], %f2166;
	st.f32 	[%rd1447+8], %f2165;
	st.f32 	[%rd1447+4], %f2164;
	st.f32 	[%rd1447], %f2163;
	.loc	20 355 13
	ld.u64 	%rd1448, [%SP+3184];
	ld.f32 	%f2167, [%SP+3232];
	ld.f32 	%f2168, [%SP+3236];
	ld.f32 	%f2169, [%SP+3240];
	ld.f32 	%f2170, [%SP+3244];
	ld.f32 	%f2171, [%SP+3248];
	ld.f32 	%f2172, [%SP+3252];
	ld.f32 	%f2173, [%SP+3256];
	ld.f32 	%f2174, [%SP+3260];
	ld.f32 	%f2175, [%SP+3264];
	ld.f32 	%f2176, [%SP+3268];
	ld.f32 	%f2177, [%SP+3272];
	ld.f32 	%f2178, [%SP+3276];
	ld.f32 	%f2179, [%SP+3280];
	ld.f32 	%f2180, [%SP+3284];
	ld.f32 	%f2181, [%SP+3288];
	ld.f32 	%f2182, [%SP+3292];
	st.f32 	[%SP+732], %f2170;
	st.f32 	[%SP+728], %f2169;
	st.f32 	[%SP+724], %f2168;
	st.f32 	[%SP+720], %f2167;
	st.f32 	[%SP+748], %f2174;
	st.f32 	[%SP+744], %f2173;
	st.f32 	[%SP+740], %f2172;
	st.f32 	[%SP+736], %f2171;
	st.f32 	[%SP+764], %f2178;
	st.f32 	[%SP+760], %f2177;
	st.f32 	[%SP+756], %f2176;
	st.f32 	[%SP+752], %f2175;
	st.f32 	[%SP+780], %f2182;
	st.f32 	[%SP+776], %f2181;
	st.f32 	[%SP+772], %f2180;
	st.f32 	[%SP+768], %f2179;
	.loc	20 355 18
	bra.uni	$L__tmp3517;
$L__tmp3517:
	.loc	20 73 5
	ld.f32 	%f2183, [%SP+720];
	ld.f32 	%f2184, [%SP+736];
	mul.f32 	%f2185, %f2183, %f2184;
	ld.f32 	%f2186, [%SP+724];
	ld.f32 	%f2187, [%SP+752];
	mul.f32 	%f2188, %f2186, %f2187;
	add.f32 	%f2189, %f2185, %f2188;
	ld.f32 	%f2190, [%SP+728];
	ld.f32 	%f2191, [%SP+768];
	mul.f32 	%f2192, %f2190, %f2191;
	add.f32 	%f2193, %f2189, %f2192;
	st.f32 	[%SP+784], %f2193;
	.loc	20 74 5
	ld.f32 	%f2194, [%SP+720];
	ld.f32 	%f2195, [%SP+740];
	mul.f32 	%f2196, %f2194, %f2195;
	ld.f32 	%f2197, [%SP+724];
	ld.f32 	%f2198, [%SP+756];
	mul.f32 	%f2199, %f2197, %f2198;
	add.f32 	%f2200, %f2196, %f2199;
	ld.f32 	%f2201, [%SP+728];
	ld.f32 	%f2202, [%SP+772];
	mul.f32 	%f2203, %f2201, %f2202;
	add.f32 	%f2204, %f2200, %f2203;
	st.f32 	[%SP+788], %f2204;
	.loc	20 75 5
	ld.f32 	%f2205, [%SP+720];
	ld.f32 	%f2206, [%SP+744];
	mul.f32 	%f2207, %f2205, %f2206;
	ld.f32 	%f2208, [%SP+724];
	ld.f32 	%f2209, [%SP+760];
	mul.f32 	%f2210, %f2208, %f2209;
	add.f32 	%f2211, %f2207, %f2210;
	ld.f32 	%f2212, [%SP+728];
	ld.f32 	%f2213, [%SP+776];
	mul.f32 	%f2214, %f2212, %f2213;
	add.f32 	%f2215, %f2211, %f2214;
	st.f32 	[%SP+792], %f2215;
	.loc	20 76 5
	ld.f32 	%f2216, [%SP+720];
	ld.f32 	%f2217, [%SP+748];
	mul.f32 	%f2218, %f2216, %f2217;
	ld.f32 	%f2219, [%SP+724];
	ld.f32 	%f2220, [%SP+764];
	mul.f32 	%f2221, %f2219, %f2220;
	add.f32 	%f2222, %f2218, %f2221;
	ld.f32 	%f2223, [%SP+728];
	ld.f32 	%f2224, [%SP+780];
	mul.f32 	%f2225, %f2223, %f2224;
	add.f32 	%f2226, %f2222, %f2225;
	ld.f32 	%f2227, [%SP+732];
	add.f32 	%f2228, %f2226, %f2227;
	st.f32 	[%SP+796], %f2228;
	.loc	20 78 5
	ld.f32 	%f2229, [%SP+784];
	ld.f32 	%f2230, [%SP+788];
	ld.f32 	%f2231, [%SP+792];
	ld.f32 	%f2232, [%SP+796];
$L__tmp3518:
	.loc	20 355 18
	st.f32 	[%rd1448+12], %f2232;
	st.f32 	[%rd1448+8], %f2231;
	st.f32 	[%rd1448+4], %f2230;
	st.f32 	[%rd1448], %f2229;
	bra.uni 	$L__BB19_186;
$L__tmp3519:

$L__BB19_186:
	.loc	20 336 40
	add.s32 	%r124, %r65, 1;
$L__tmp3520:
	mov.u32 	%r707, %r124;
$L__tmp3521:
	bra.uni 	$L__BB19_97;
$L__tmp3522:

$L__BB19_187:
	.loc	20 0 40
	add.u64 	%rd838, %SP, 3312;
	mov.b64 	%rd839, %rd838;
	st.u64 	[%SP+672], %rd839;
	add.u64 	%rd840, %SP, 3328;
	mov.b64 	%rd841, %rd840;
	st.u64 	[%SP+680], %rd841;
	add.u64 	%rd842, %SP, 3344;
	mov.b64 	%rd843, %rd842;
	st.u64 	[%SP+688], %rd843;
	add.u64 	%rd844, %SP, 3296;
	mov.b64 	%rd845, %rd844;
	st.u64 	[%SP+696], %rd845;
	.loc	17 833 12
	bra.uni	$L__tmp3523;
$L__tmp3523:
	.loc	20 405 5
	ld.u64 	%rd846, [%SP+672];
	ld.f32 	%f1161, [%rd846];
	ld.u64 	%rd847, [%SP+696];
	ld.f32 	%f1162, [%rd847];
	mul.f32 	%f1163, %f1161, %f1162;
	ld.u64 	%rd848, [%SP+672];
	ld.f32 	%f1164, [%rd848+4];
	ld.u64 	%rd849, [%SP+696];
	ld.f32 	%f1165, [%rd849+4];
	mul.f32 	%f1166, %f1164, %f1165;
	add.f32 	%f1167, %f1163, %f1166;
	ld.u64 	%rd850, [%SP+672];
	ld.f32 	%f1168, [%rd850+8];
	ld.u64 	%rd851, [%SP+696];
	ld.f32 	%f1169, [%rd851+8];
	mul.f32 	%f1170, %f1168, %f1169;
	add.f32 	%f1171, %f1167, %f1170;
	st.f32 	[%SP+704], %f1171;
	.loc	20 406 5
	ld.u64 	%rd852, [%SP+680];
	ld.f32 	%f1172, [%rd852];
	ld.u64 	%rd853, [%SP+696];
	ld.f32 	%f1173, [%rd853];
	mul.f32 	%f1174, %f1172, %f1173;
	ld.u64 	%rd854, [%SP+680];
	ld.f32 	%f1175, [%rd854+4];
	ld.u64 	%rd855, [%SP+696];
	ld.f32 	%f1176, [%rd855+4];
	mul.f32 	%f1177, %f1175, %f1176;
	add.f32 	%f1178, %f1174, %f1177;
	ld.u64 	%rd856, [%SP+680];
	ld.f32 	%f1179, [%rd856+8];
	ld.u64 	%rd857, [%SP+696];
	ld.f32 	%f1180, [%rd857+8];
	mul.f32 	%f1181, %f1179, %f1180;
	add.f32 	%f1182, %f1178, %f1181;
	st.f32 	[%SP+708], %f1182;
	.loc	20 407 5
	ld.u64 	%rd858, [%SP+688];
	ld.f32 	%f1183, [%rd858];
	ld.u64 	%rd859, [%SP+696];
	ld.f32 	%f1184, [%rd859];
	mul.f32 	%f1185, %f1183, %f1184;
	ld.u64 	%rd860, [%SP+688];
	ld.f32 	%f1186, [%rd860+4];
	ld.u64 	%rd861, [%SP+696];
	ld.f32 	%f1187, [%rd861+4];
	mul.f32 	%f1188, %f1186, %f1187;
	add.f32 	%f1189, %f1185, %f1188;
	ld.u64 	%rd862, [%SP+688];
	ld.f32 	%f1190, [%rd862+8];
	ld.u64 	%rd863, [%SP+696];
	ld.f32 	%f1191, [%rd863+8];
	mul.f32 	%f1192, %f1190, %f1191;
	add.f32 	%f1193, %f1189, %f1192;
	st.f32 	[%SP+712], %f1193;
	.loc	20 408 5
	ld.f32 	%f31, [%SP+712];
	ld.f32 	%f30, [%SP+708];
	ld.f32 	%f29, [%SP+704];
$L__tmp3524:
	.loc	17 833 5
	mov.f32 	%f2345, %f29;
	mov.f32 	%f2346, %f30;
	mov.f32 	%f2347, %f31;
	bra.uni 	$L__BB19_188;

$L__BB19_188:
	mov.f32 	%f34, %f2347;
	mov.f32 	%f33, %f2346;
	mov.f32 	%f32, %f2345;
$L__tmp3525:
	.loc	10 29 27
	st.f32 	[%SP+6212], %f32;
	st.f32 	[%SP+6216], %f33;
	st.f32 	[%SP+6220], %f34;
	add.u64 	%rd1503, %SP, 6212;
	mov.b64 	%rd1504, %rd1503;
	st.u64 	[%SP+640], %rd1504;
	.loc	10 29 13
	bra.uni	$L__tmp3526;
$L__tmp3526:
	.loc	3 260 5
	ld.u64 	%rd1505, [%SP+640];
	ld.f32 	%f2235, [%rd1505];
	ld.u64 	%rd1506, [%SP+640];
	ld.f32 	%f2236, [%rd1506+4];
	ld.u64 	%rd1507, [%SP+640];
	ld.f32 	%f2237, [%rd1507+8];
	add.u64 	%rd1508, %SP, 656;
	mov.b64 	%rd1509, %rd1508;
	st.u64 	[%SP+632], %rd1509;
	mov.f32 	%f2238, %f2235;
$L__tmp3527:
	.loc	3 0 5
	mov.f32 	%f2239, %f2236;
$L__tmp3528:
	mov.f32 	%f2240, %f2237;
$L__tmp3529:
	.loc	3 260 5
	bra.uni	$L__tmp3530;
$L__tmp3530:
	.loc	3 56 9
	ld.u64 	%rd1510, [%SP+632];
	st.f32 	[%rd1510], %f2238;
	.loc	3 56 20
	ld.u64 	%rd1511, [%SP+632];
	st.f32 	[%rd1511+4], %f2239;
	.loc	3 56 31
	ld.u64 	%rd1512, [%SP+632];
	st.f32 	[%rd1512+8], %f2240;
$L__tmp3531:
	.loc	3 260 5
	ld.f32 	%f2241, [%SP+656];
	ld.f32 	%f2242, [%SP+660];
	ld.f32 	%f2243, [%SP+664];
	ld.f32 	%f2244, [%SP+668];
$L__tmp3532:
	.loc	10 29 13
	st.f32 	[%rd40+12], %f2244;
	st.f32 	[%rd40+8], %f2243;
	st.f32 	[%rd40+4], %f2242;
	st.f32 	[%rd40], %f2241;
	.loc	10 31 18
	bra.uni	$L__tmp3533;
$L__tmp3533:
	.loc	17 586 5
	// begin inline asm
	call (%f2233), _optix_get_ray_tmin, ();
	// end inline asm
$L__tmp3534:
	.loc	17 587 5
	mov.f32 	%f2245, %f2233;
$L__tmp3535:
	.loc	10 31 18
	mov.f32 	%f2246, %f2245;
$L__tmp3536:
	.loc	10 32 16
	bra.uni	$L__tmp3537;
$L__tmp3537:
	.loc	17 593 5
	// begin inline asm
	call (%f2234), _optix_get_ray_tmax, ();
	// end inline asm
$L__tmp3538:
	.loc	17 594 5
	mov.f32 	%f2247, %f2234;
$L__tmp3539:
	.loc	10 32 16
	sub.f32 	%f2248, %f2247, %f2246;
	st.f32 	[%SP+6288], %f2248;
	add.u64 	%rd78, %SP, 6256;
	.loc	10 33 5
	add.s64 	%rd79, %rd78, 16;
	add.u64 	%rd1513, %SP, 6240;
	mov.b64 	%rd1514, %rd1513;
	st.u64 	[%SP+624], %rd1514;
	mov.f32 	%f35, %f2246;
$L__tmp3540:
	.loc	10 33 5
	bra.uni	$L__tmp3541;
$L__tmp3541:
	.loc	3 45 23
	mov.u64 	%rd1515, 0;
	mov.b64 	%rd80, %rd1515;
$L__tmp3542:
	.loc	3 45 9
	mov.u64 	%rd1819, %rd80;
$L__tmp3543:
	bra.uni 	$L__BB19_189;

$L__BB19_189:
	mov.u64 	%rd81, %rd1819;
$L__tmp3544:
	setp.lt.u64 	%p139, %rd81, 3;
	not.pred 	%p140, %p139;
	@%p140 bra 	$L__BB19_191;
	bra.uni 	$L__BB19_190;

$L__BB19_190:
$L__tmp3545:
	.loc	3 46 13
	ld.u64 	%rd1810, [%SP+624];
	shl.b64 	%rd1811, %rd81, 2;
	add.s64 	%rd1812, %rd1810, %rd1811;
	st.f32 	[%rd1812], %f35;
$L__tmp3546:
	.loc	3 45 38
	add.s64 	%rd82, %rd81, 1;
$L__tmp3547:
	mov.u64 	%rd1819, %rd82;
$L__tmp3548:
	bra.uni 	$L__BB19_189;
$L__tmp3549:

$L__BB19_191:
	.loc	3 0 38
	add.u64 	%rd1516, %SP, 6240;
	mov.b64 	%rd1517, %rd1516;
	st.u64 	[%SP+600], %rd1517;
	add.u64 	%rd1518, %SP, 608;
	mov.b64 	%rd1519, %rd1518;
	st.u64 	[%SP+592], %rd1519;
	.loc	10 33 14
	bra.uni	$L__tmp3550;
$L__tmp3550:
	.loc	3 99 23
	mov.u64 	%rd1520, 0;
	mov.b64 	%rd83, %rd1520;
$L__tmp3551:
	.loc	3 99 9
	mov.u64 	%rd1820, %rd83;
$L__tmp3552:
	bra.uni 	$L__BB19_192;

$L__BB19_192:
	mov.u64 	%rd84, %rd1820;
$L__tmp3553:
	setp.lt.u64 	%p141, %rd84, 3;
	not.pred 	%p142, %p141;
	@%p142 bra 	$L__BB19_199;
	bra.uni 	$L__BB19_193;

$L__BB19_193:
$L__tmp3554:
	.loc	3 100 13
	shl.b64 	%rd1793, %rd84, 2;
	add.s64 	%rd1794, %rd79, %rd1793;
	ld.f32 	%f2340, [%rd1794];
$L__tmp3555:
	ld.u64 	%rd1795, [%SP+600];
	shl.b64 	%rd1796, %rd84, 2;
	add.s64 	%rd1797, %rd1795, %rd1796;
	ld.f32 	%f2341, [%rd1797];
	mul.f32 	%f36, %f2340, %f2341;
	add.u64 	%rd1798, %SP, 608;
	mov.b64 	%rd1799, %rd1798;
	st.u64 	[%SP+584], %rd1799;
	mov.b64 	%rd85, %rd84;
$L__tmp3556:
	.loc	3 100 13
	bra.uni	$L__tmp3557;
$L__tmp3557:
	.loc	3 141 8
	setp.lt.u64 	%p280, %rd85, 3;
	not.pred 	%p281, %p280;
	@%p281 bra 	$L__BB19_195;
	bra.uni 	$L__BB19_194;

$L__BB19_194:
	bra.uni 	$L__BB19_196;

$L__BB19_195:
	.loc	3 141 23
	mov.u64 	%rd1800, $str;
	cvta.global.u64 	%rd1801, %rd1800;
	mov.u64 	%rd1802, $str$1;
	cvta.global.u64 	%rd1803, %rd1802;
	mov.u64 	%rd1804, __unnamed_2;
	cvta.global.u64 	%rd1805, %rd1804;
	mov.u32 	%r684, 141;
	{ // callseq 239, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1801;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1803;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r684;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1805;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 239
	bra.uni 	$L__BB19_196;

$L__BB19_196:
	.loc	3 142 9
	ld.u64 	%rd1806, [%SP+584];
	setp.ne.s64 	%p282, %rd1806, 0;
	not.pred 	%p283, %p282;
	not.pred 	%p284, %p283;
	@%p284 bra 	$L__BB19_198;
	bra.uni 	$L__BB19_197;

$L__BB19_197:
	mov.u32 	%r685, 0;
	mov.b32 	%r686, %r685;
	bra.uni 	$L__BB19_198;

$L__BB19_198:
	ld.u64 	%rd1807, [%SP+584];
	shl.b64 	%rd1808, %rd85, 2;
	add.s64 	%rd1809, %rd1807, %rd1808;
$L__tmp3558:
	.loc	3 100 13
	st.f32 	[%rd1809], %f36;
$L__tmp3559:
	.loc	3 99 38
	add.s64 	%rd86, %rd84, 1;
$L__tmp3560:
	mov.u64 	%rd1820, %rd86;
$L__tmp3561:
	bra.uni 	$L__BB19_192;
$L__tmp3562:

$L__BB19_199:
	.loc	3 101 9
	ld.f32 	%f2249, [%SP+608];
	ld.f32 	%f2250, [%SP+612];
	ld.f32 	%f2251, [%SP+616];
	ld.f32 	%f2252, [%SP+620];
$L__tmp3563:
	.loc	10 33 14
	st.f32 	[%SP+6236], %f2252;
	st.f32 	[%SP+6232], %f2251;
	st.f32 	[%SP+6228], %f2250;
	st.f32 	[%SP+6224], %f2249;
	mov.b64 	%rd1521, %rd78;
	st.u64 	[%SP+568], %rd1521;
	add.u64 	%rd1522, %SP, 6224;
	mov.b64 	%rd1523, %rd1522;
	st.u64 	[%SP+576], %rd1523;
	.loc	10 33 5
	bra.uni	$L__tmp3564;
$L__tmp3564:
	.loc	3 79 23
	mov.u64 	%rd1524, 0;
	mov.b64 	%rd87, %rd1524;
$L__tmp3565:
	.loc	3 79 9
	mov.u64 	%rd1821, %rd87;
$L__tmp3566:
	bra.uni 	$L__BB19_200;

$L__BB19_200:
	mov.u64 	%rd88, %rd1821;
$L__tmp3567:
	setp.lt.u64 	%p143, %rd88, 3;
	not.pred 	%p144, %p143;
	@%p144 bra 	$L__BB19_202;
	bra.uni 	$L__BB19_201;

$L__BB19_201:
$L__tmp3568:
	.loc	3 80 13
	ld.u64 	%rd1787, [%SP+576];
	shl.b64 	%rd1788, %rd88, 2;
	add.s64 	%rd1789, %rd1787, %rd1788;
	ld.f32 	%f2337, [%rd1789];
	ld.u64 	%rd1790, [%SP+568];
	shl.b64 	%rd1791, %rd88, 2;
	add.s64 	%rd1792, %rd1790, %rd1791;
	ld.f32 	%f2338, [%rd1792];
	add.f32 	%f2339, %f2338, %f2337;
	st.f32 	[%rd1792], %f2339;
$L__tmp3569:
	.loc	3 79 38
	add.s64 	%rd89, %rd88, 1;
$L__tmp3570:
	mov.u64 	%rd1821, %rd89;
$L__tmp3571:
	bra.uni 	$L__BB19_200;
$L__tmp3572:

$L__BB19_202:
	.loc	3 81 9
	ld.u64 	%rd1525, [%SP+568];
	setp.ne.s64 	%p145, %rd1525, 0;
	not.pred 	%p146, %p145;
	not.pred 	%p147, %p146;
	@%p147 bra 	$L__BB19_204;
	bra.uni 	$L__BB19_203;

$L__BB19_203:
	mov.u32 	%r607, 0;
	mov.b32 	%r608, %r607;
	bra.uni 	$L__BB19_204;

$L__BB19_204:
	ld.u64 	%rd1526, [%SP+568];
	mov.b64 	%rd1527, %rd1526;
	st.u64 	[%SP+560], %rd1527;
	ld.u64 	%rd1528, [%SP+560];
$L__tmp3573:
	.loc	10 35 16
	bra.uni	$L__tmp3574;
$L__tmp3574:
	.loc	17 600 5
	// begin inline asm
	call (%f2253), _optix_get_ray_time, ();
	// end inline asm
$L__tmp3575:
	.loc	17 601 5
	mov.f32 	%f2254, %f2253;
$L__tmp3576:
	.loc	10 35 16
	st.f32 	[%SP+6292], %f2254;
	.loc	10 36 5
	ld.f32 	%f2255, [%SP+6256];
	ld.f32 	%f2256, [%SP+6260];
	ld.f32 	%f2257, [%SP+6264];
	ld.f32 	%f2258, [%SP+6268];
	ld.f32 	%f2259, [%SP+6272];
	ld.f32 	%f2260, [%SP+6276];
	ld.f32 	%f2261, [%SP+6280];
	ld.f32 	%f2262, [%SP+6284];
	ld.f32 	%f2263, [%SP+6288];
	ld.f32 	%f2264, [%SP+6292];
	ld.u8 	%rs31, [%SP+6296];
	ld.u8 	%rs32, [%SP+6297];
	ld.u8 	%rs33, [%SP+6298];
	ld.u8 	%rs34, [%SP+6299];
	ld.u8 	%rs35, [%SP+6300];
	ld.u8 	%rs36, [%SP+6301];
	ld.u8 	%rs37, [%SP+6302];
	ld.u8 	%rs38, [%SP+6303];
$L__tmp3577:
	.loc	11 17 17
	st.u8 	[%SP+6399], %rs38;
	st.u8 	[%SP+6398], %rs37;
	st.u8 	[%SP+6397], %rs36;
	st.u8 	[%SP+6396], %rs35;
	st.u8 	[%SP+6395], %rs34;
	st.u8 	[%SP+6394], %rs33;
	st.u8 	[%SP+6393], %rs32;
	st.u8 	[%SP+6392], %rs31;
	st.f32 	[%SP+6388], %f2264;
	st.f32 	[%SP+6384], %f2263;
	st.f32 	[%SP+6380], %f2262;
	st.f32 	[%SP+6376], %f2261;
	st.f32 	[%SP+6372], %f2260;
	st.f32 	[%SP+6368], %f2259;
	st.f32 	[%SP+6364], %f2258;
	st.f32 	[%SP+6360], %f2257;
	st.f32 	[%SP+6356], %f2256;
	st.f32 	[%SP+6352], %f2255;
	add.u64 	%rd90, %SP, 6352;
	.loc	11 19 5
	add.s64 	%rd91, %rd1, 32;
$L__tmp3578:
	.loc	11 0 5
	mov.b64 	%rd1529, %rd90;
	st.u64 	[%SP+464], %rd1529;
	.loc	11 19 11
	bra.uni	$L__tmp3579;
$L__tmp3579:
	.loc	9 168 9
	ld.u64 	%rd92, [%SP+464];
	mov.b64 	%rd1530, %rd91;
	st.u64 	[%SP+424], %rd1530;
$L__tmp3580:
	.loc	9 168 22
	bra.uni	$L__tmp3581;
$L__tmp3581:
	.loc	9 145 25
	ld.u64 	%rd93, [%SP+424];
$L__tmp3582:
	.loc	9 0 25
	mov.u64 	%rd1531, 3;
	mov.b64 	%rd94, %rd1531;
$L__tmp3583:
	.loc	9 145 27
	bra.uni	$L__tmp3584;
$L__tmp3584:
	.loc	9 92 8
	setp.lt.u64 	%p148, %rd94, 4;
	not.pred 	%p149, %p148;
	@%p149 bra 	$L__BB19_206;
	bra.uni 	$L__BB19_205;

$L__BB19_205:
	bra.uni 	$L__BB19_207;

$L__BB19_206:
	.loc	9 92 23
	mov.u64 	%rd1532, $str;
	cvta.global.u64 	%rd1533, %rd1532;
	mov.u64 	%rd1534, $str$2;
	cvta.global.u64 	%rd1535, %rd1534;
	mov.u64 	%rd1536, __unnamed_3;
	cvta.global.u64 	%rd1537, %rd1536;
	mov.u32 	%r609, 92;
	{ // callseq 224, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1533;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1535;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r609;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1537;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 224
	bra.uni 	$L__BB19_207;

$L__BB19_207:
	.loc	9 93 9
	setp.ne.s64 	%p150, %rd93, 0;
	not.pred 	%p151, %p150;
	not.pred 	%p152, %p151;
	@%p152 bra 	$L__BB19_209;
	bra.uni 	$L__BB19_208;

$L__BB19_208:
	mov.u32 	%r610, 0;
	mov.b32 	%r611, %r610;
	bra.uni 	$L__BB19_209;

$L__BB19_209:
	shl.b64 	%rd1538, %rd94, 4;
	add.s64 	%rd1539, %rd93, %rd1538;
$L__tmp3585:
	.loc	9 145 27
	ld.f32 	%f2265, [%rd1539];
	ld.f32 	%f2266, [%rd1539+4];
	ld.f32 	%f2267, [%rd1539+8];
	ld.f32 	%f2268, [%rd1539+12];
	st.f32 	[%SP+460], %f2268;
	st.f32 	[%SP+456], %f2267;
	st.f32 	[%SP+452], %f2266;
	st.f32 	[%SP+448], %f2265;
$L__tmp3586:
	.loc	9 146 23
	mov.u64 	%rd1540, 0;
	mov.b64 	%rd95, %rd1540;
$L__tmp3587:
	.loc	9 146 9
	mov.u64 	%rd1822, %rd95;
$L__tmp3588:
	bra.uni 	$L__BB19_210;

$L__BB19_210:
	mov.u64 	%rd96, %rd1822;
$L__tmp3589:
	setp.lt.u64 	%p153, %rd96, 3;
	not.pred 	%p154, %p153;
	@%p154 bra 	$L__BB19_235;
	bra.uni 	$L__BB19_211;

$L__BB19_211:
	.loc	9 0 9
	mov.b64 	%rd1736, %rd92;
	st.u64 	[%SP+416], %rd1736;
	mov.b64 	%rd97, %rd96;
$L__tmp3590:
	.loc	9 147 27
	bra.uni	$L__tmp3591;
$L__tmp3591:
	.loc	3 136 8
	setp.lt.u64 	%p258, %rd97, 3;
	not.pred 	%p259, %p258;
	@%p259 bra 	$L__BB19_213;
	bra.uni 	$L__BB19_212;

$L__BB19_212:
	bra.uni 	$L__BB19_214;

$L__BB19_213:
	.loc	3 136 23
	mov.u64 	%rd1737, $str;
	cvta.global.u64 	%rd1738, %rd1737;
	mov.u64 	%rd1739, $str$1;
	cvta.global.u64 	%rd1740, %rd1739;
	mov.u64 	%rd1741, __unnamed_1;
	cvta.global.u64 	%rd1742, %rd1741;
	mov.u32 	%r672, 136;
	{ // callseq 234, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1738;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1740;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r672;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1742;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 234
	bra.uni 	$L__BB19_214;

$L__BB19_214:
	.loc	3 137 9
	ld.u64 	%rd1743, [%SP+416];
	setp.ne.s64 	%p260, %rd1743, 0;
	not.pred 	%p261, %p260;
	not.pred 	%p262, %p261;
	@%p262 bra 	$L__BB19_216;
	bra.uni 	$L__BB19_215;

$L__BB19_215:
	mov.u32 	%r673, 0;
	mov.b32 	%r674, %r673;
	bra.uni 	$L__BB19_216;

$L__BB19_216:
	ld.u64 	%rd1744, [%SP+416];
	shl.b64 	%rd1745, %rd97, 2;
	add.s64 	%rd98, %rd1744, %rd1745;
$L__tmp3592:
	.loc	9 147 27
	ld.u64 	%rd99, [%SP+424];
$L__tmp3593:
	.loc	9 0 27
	mov.b64 	%rd100, %rd96;
$L__tmp3594:
	.loc	9 147 33
	bra.uni	$L__tmp3595;
$L__tmp3595:
	.loc	9 92 8
	setp.lt.u64 	%p263, %rd100, 4;
	not.pred 	%p264, %p263;
	@%p264 bra 	$L__BB19_218;
	bra.uni 	$L__BB19_217;

$L__BB19_217:
	bra.uni 	$L__BB19_219;

$L__BB19_218:
	.loc	9 92 23
	mov.u64 	%rd1746, $str;
	cvta.global.u64 	%rd1747, %rd1746;
	mov.u64 	%rd1748, $str$2;
	cvta.global.u64 	%rd1749, %rd1748;
	mov.u64 	%rd1750, __unnamed_3;
	cvta.global.u64 	%rd1751, %rd1750;
	mov.u32 	%r675, 92;
	{ // callseq 235, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1747;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1749;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r675;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1751;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 235
	bra.uni 	$L__BB19_219;

$L__BB19_219:
	.loc	9 93 9
	setp.ne.s64 	%p265, %rd99, 0;
	not.pred 	%p266, %p265;
	not.pred 	%p267, %p266;
	@%p267 bra 	$L__BB19_221;
	bra.uni 	$L__BB19_220;

$L__BB19_220:
	mov.u32 	%r676, 0;
	mov.b32 	%r677, %r676;
	bra.uni 	$L__BB19_221;

$L__BB19_221:
	shl.b64 	%rd1752, %rd100, 4;
	add.s64 	%rd1753, %rd99, %rd1752;
	mov.b64 	%rd101, %rd98;
$L__tmp3596:
	.loc	9 0 9
	mov.b64 	%rd1754, %rd1753;
	st.u64 	[%SP+376], %rd1754;
	add.u64 	%rd1755, %SP, 448;
	mov.b64 	%rd1756, %rd1755;
	st.u64 	[%SP+384], %rd1756;
	add.u64 	%rd1757, %SP, 400;
	mov.b64 	%rd1758, %rd1757;
	st.u64 	[%SP+368], %rd1758;
$L__tmp3597:
	.loc	9 147 22
	bra.uni	$L__tmp3598;
$L__tmp3598:
	.loc	3 230 19
	mov.u64 	%rd1759, 0;
	mov.b64 	%rd102, %rd1759;
$L__tmp3599:
	.loc	3 230 5
	mov.u64 	%rd1823, %rd102;
$L__tmp3600:
	bra.uni 	$L__BB19_222;

$L__BB19_222:
	mov.u64 	%rd103, %rd1823;
$L__tmp3601:
	setp.lt.u64 	%p268, %rd103, 4;
	not.pred 	%p269, %p268;
	@%p269 bra 	$L__BB19_234;
	bra.uni 	$L__BB19_223;

$L__BB19_223:
$L__tmp3602:
	.loc	3 231 9
	ld.f32 	%f37, [%rd101];
	ld.u64 	%rd1760, [%SP+376];
	mov.b64 	%rd1761, %rd1760;
	st.u64 	[%SP+360], %rd1761;
	mov.b64 	%rd104, %rd103;
$L__tmp3603:
	.loc	3 231 36
	bra.uni	$L__tmp3604;
$L__tmp3604:
	.loc	3 136 8
	setp.lt.u64 	%p270, %rd104, 4;
	not.pred 	%p271, %p270;
	@%p271 bra 	$L__BB19_225;
	bra.uni 	$L__BB19_224;

$L__BB19_224:
	bra.uni 	$L__BB19_226;

$L__BB19_225:
	.loc	3 136 23
	mov.u64 	%rd1762, $str;
	cvta.global.u64 	%rd1763, %rd1762;
	mov.u64 	%rd1764, $str$1;
	cvta.global.u64 	%rd1765, %rd1764;
	mov.u64 	%rd1766, __unnamed_4;
	cvta.global.u64 	%rd1767, %rd1766;
	mov.u32 	%r678, 136;
	{ // callseq 236, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1763;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1765;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r678;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1767;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 236
	bra.uni 	$L__BB19_226;

$L__BB19_226:
	.loc	3 137 9
	ld.u64 	%rd1768, [%SP+360];
	setp.ne.s64 	%p272, %rd1768, 0;
	not.pred 	%p273, %p272;
	not.pred 	%p274, %p273;
	@%p274 bra 	$L__BB19_228;
	bra.uni 	$L__BB19_227;

$L__BB19_227:
	mov.u32 	%r679, 0;
	mov.b32 	%r680, %r679;
	bra.uni 	$L__BB19_228;

$L__BB19_228:
	ld.u64 	%rd1769, [%SP+360];
	shl.b64 	%rd1770, %rd104, 2;
	add.s64 	%rd1771, %rd1769, %rd1770;
$L__tmp3605:
	.loc	3 231 36
	ld.f32 	%f38, [%rd1771];
	ld.u64 	%rd1772, [%SP+384];
	mov.b64 	%rd1773, %rd1772;
	st.u64 	[%SP+352], %rd1773;
	mov.b64 	%rd105, %rd103;
$L__tmp3606:
	.loc	3 231 42
	bra.uni	$L__tmp3607;
$L__tmp3607:
	.loc	3 136 8
	setp.lt.u64 	%p275, %rd105, 4;
	not.pred 	%p276, %p275;
	@%p276 bra 	$L__BB19_230;
	bra.uni 	$L__BB19_229;

$L__BB19_229:
	bra.uni 	$L__BB19_231;

$L__BB19_230:
	.loc	3 136 23
	mov.u64 	%rd1774, $str;
	cvta.global.u64 	%rd1775, %rd1774;
	mov.u64 	%rd1776, $str$1;
	cvta.global.u64 	%rd1777, %rd1776;
	mov.u64 	%rd1778, __unnamed_4;
	cvta.global.u64 	%rd1779, %rd1778;
	mov.u32 	%r681, 136;
	{ // callseq 237, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1775;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1777;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r681;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1779;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 237
	bra.uni 	$L__BB19_231;

$L__BB19_231:
	.loc	3 137 9
	ld.u64 	%rd1780, [%SP+352];
	setp.ne.s64 	%p277, %rd1780, 0;
	not.pred 	%p278, %p277;
	not.pred 	%p279, %p278;
	@%p279 bra 	$L__BB19_233;
	bra.uni 	$L__BB19_232;

$L__BB19_232:
	mov.u32 	%r682, 0;
	mov.b32 	%r683, %r682;
	bra.uni 	$L__BB19_233;

$L__BB19_233:
	ld.u64 	%rd1781, [%SP+352];
	shl.b64 	%rd1782, %rd105, 2;
	add.s64 	%rd1783, %rd1781, %rd1782;
$L__tmp3608:
	.loc	3 231 42
	ld.f32 	%f2335, [%rd1783];
	.loc	3 231 23
	{ // callseq 238, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f37;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f38;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f2335;
	.param .b32 retval0;
	call.uni (retval0), 
	__fmaf_rn, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32 	%f2336, [retval0+0];
	} // callseq 238
	shl.b64 	%rd1784, %rd103, 2;
	add.u64 	%rd1785, %SP, 400;
	add.s64 	%rd1786, %rd1785, %rd1784;
	st.f32 	[%rd1786], %f2336;
$L__tmp3609:
	.loc	3 230 34
	add.s64 	%rd106, %rd103, 1;
$L__tmp3610:
	mov.u64 	%rd1823, %rd106;
$L__tmp3611:
	bra.uni 	$L__BB19_222;
$L__tmp3612:

$L__BB19_234:
	.loc	3 232 5
	ld.f32 	%f2331, [%SP+400];
	ld.f32 	%f2332, [%SP+404];
	ld.f32 	%f2333, [%SP+408];
	ld.f32 	%f2334, [%SP+412];
$L__tmp3613:
	.loc	9 147 22
	st.f32 	[%SP+460], %f2334;
	st.f32 	[%SP+456], %f2333;
	st.f32 	[%SP+452], %f2332;
	st.f32 	[%SP+448], %f2331;
$L__tmp3614:
	.loc	9 146 35
	add.s64 	%rd107, %rd96, 1;
$L__tmp3615:
	mov.u64 	%rd1822, %rd107;
$L__tmp3616:
	bra.uni 	$L__BB19_210;
$L__tmp3617:

$L__BB19_235:
	.loc	9 0 35
	add.u64 	%rd1541, %SP, 448;
	mov.b64 	%rd1542, %rd1541;
	st.u64 	[%SP+344], %rd1542;
	.loc	9 148 25
	bra.uni	$L__tmp3618;
$L__tmp3618:
	.loc	3 148 84
	ld.u64 	%rd1543, [%SP+344];
	setp.ne.s64 	%p155, %rd1543, 0;
	not.pred 	%p156, %p155;
	not.pred 	%p157, %p156;
	@%p157 bra 	$L__BB19_237;
	bra.uni 	$L__BB19_236;

$L__BB19_236:
	mov.u32 	%r612, 0;
	mov.b32 	%r613, %r612;
	bra.uni 	$L__BB19_237;

$L__BB19_237:
	ld.u64 	%rd1544, [%SP+344];
$L__tmp3619:
	.loc	9 148 25
	ld.f32 	%f39, [%rd1544];
	add.u64 	%rd1545, %SP, 448;
	mov.b64 	%rd1546, %rd1545;
	st.u64 	[%SP+336], %rd1546;
	.loc	9 148 37
	bra.uni	$L__tmp3620;
$L__tmp3620:
	.loc	3 153 84
	ld.u64 	%rd1547, [%SP+336];
	setp.ne.s64 	%p158, %rd1547, 0;
	not.pred 	%p159, %p158;
	not.pred 	%p160, %p159;
	@%p160 bra 	$L__BB19_239;
	bra.uni 	$L__BB19_238;

$L__BB19_238:
	mov.u32 	%r614, 0;
	mov.b32 	%r615, %r614;
	bra.uni 	$L__BB19_239;

$L__BB19_239:
	ld.u64 	%rd1548, [%SP+336];
$L__tmp3621:
	.loc	9 148 37
	ld.f32 	%f40, [%rd1548+4];
	add.u64 	%rd1549, %SP, 448;
	mov.b64 	%rd1550, %rd1549;
	st.u64 	[%SP+328], %rd1550;
	.loc	9 148 49
	bra.uni	$L__tmp3622;
$L__tmp3622:
	.loc	3 158 84
	ld.u64 	%rd1551, [%SP+328];
	setp.ne.s64 	%p161, %rd1551, 0;
	not.pred 	%p162, %p161;
	not.pred 	%p163, %p162;
	@%p163 bra 	$L__BB19_241;
	bra.uni 	$L__BB19_240;

$L__BB19_240:
	mov.u32 	%r616, 0;
	mov.b32 	%r617, %r616;
	bra.uni 	$L__BB19_241;

$L__BB19_241:
	ld.u64 	%rd1552, [%SP+328];
$L__tmp3623:
	.loc	9 148 49
	ld.f32 	%f2269, [%rd1552+8];
	add.u64 	%rd1553, %SP, 432;
	mov.b64 	%rd1554, %rd1553;
	st.u64 	[%SP+320], %rd1554;
	mov.f32 	%f2270, %f39;
$L__tmp3624:
	.loc	9 0 49
	mov.f32 	%f2271, %f40;
$L__tmp3625:
	mov.f32 	%f2272, %f2269;
$L__tmp3626:
	.loc	9 148 49
	bra.uni	$L__tmp3627;
$L__tmp3627:
	.loc	3 56 9
	ld.u64 	%rd1555, [%SP+320];
	st.f32 	[%rd1555], %f2270;
	.loc	3 56 20
	ld.u64 	%rd1556, [%SP+320];
	st.f32 	[%rd1556+4], %f2271;
	.loc	3 56 31
	ld.u64 	%rd1557, [%SP+320];
	st.f32 	[%rd1557+8], %f2272;
$L__tmp3628:
	.loc	9 148 9
	ld.u64 	%rd1558, [%SP+424];
	setp.ne.s64 	%p164, %rd1558, 0;
	not.pred 	%p165, %p164;
	not.pred 	%p166, %p165;
	@%p166 bra 	$L__BB19_243;
	bra.uni 	$L__BB19_242;

$L__BB19_242:
	mov.u32 	%r618, 0;
	mov.b32 	%r619, %r618;
	bra.uni 	$L__BB19_243;

$L__BB19_243:
	ld.f32 	%f2273, [%SP+432];
	ld.f32 	%f2274, [%SP+436];
	ld.f32 	%f2275, [%SP+440];
	ld.f32 	%f2276, [%SP+444];
$L__tmp3629:
	.loc	9 168 22
	st.f32 	[%SP+540], %f2276;
	st.f32 	[%SP+536], %f2275;
	st.f32 	[%SP+532], %f2274;
	st.f32 	[%SP+528], %f2273;
	ld.u64 	%rd1559, [%SP+464];
	add.s64 	%rd108, %rd1559, 16;
	mov.b64 	%rd1560, %rd91;
	st.u64 	[%SP+264], %rd1560;
$L__tmp3630:
	.loc	9 168 46
	bra.uni	$L__tmp3631;
$L__tmp3631:
	.loc	9 160 25
	ld.u64 	%rd109, [%SP+264];
$L__tmp3632:
	.loc	9 0 25
	mov.u64 	%rd1561, 0;
	mov.b64 	%rd110, %rd1561;
$L__tmp3633:
	.loc	9 160 27
	bra.uni	$L__tmp3634;
$L__tmp3634:
	.loc	9 92 8
	setp.lt.u64 	%p167, %rd110, 4;
	not.pred 	%p168, %p167;
	@%p168 bra 	$L__BB19_245;
	bra.uni 	$L__BB19_244;

$L__BB19_244:
	bra.uni 	$L__BB19_246;

$L__BB19_245:
	.loc	9 92 23
	mov.u64 	%rd1562, $str;
	cvta.global.u64 	%rd1563, %rd1562;
	mov.u64 	%rd1564, $str$2;
	cvta.global.u64 	%rd1565, %rd1564;
	mov.u64 	%rd1566, __unnamed_3;
	cvta.global.u64 	%rd1567, %rd1566;
	mov.u32 	%r620, 92;
	{ // callseq 225, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1563;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1565;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r620;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1567;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 225
	bra.uni 	$L__BB19_246;

$L__BB19_246:
	.loc	9 93 9
	setp.ne.s64 	%p169, %rd109, 0;
	not.pred 	%p170, %p169;
	not.pred 	%p171, %p170;
	@%p171 bra 	$L__BB19_248;
	bra.uni 	$L__BB19_247;

$L__BB19_247:
	mov.u32 	%r621, 0;
	mov.b32 	%r622, %r621;
	bra.uni 	$L__BB19_248;

$L__BB19_248:
	shl.b64 	%rd1568, %rd110, 4;
	add.s64 	%rd1569, %rd109, %rd1568;
$L__tmp3635:
	.loc	9 160 27
	ld.f32 	%f2277, [%rd1569];
	ld.f32 	%f2278, [%rd1569+4];
	ld.f32 	%f2279, [%rd1569+8];
	ld.f32 	%f2280, [%rd1569+12];
	st.f32 	[%SP+316], %f2280;
	st.f32 	[%SP+312], %f2279;
	st.f32 	[%SP+308], %f2278;
	st.f32 	[%SP+304], %f2277;
	mov.b64 	%rd1570, %rd108;
	st.u64 	[%SP+256], %rd1570;
	.loc	9 161 19
	bra.uni	$L__tmp3636;
$L__tmp3636:
	.loc	3 146 96
	ld.u64 	%rd1571, [%SP+256];
	setp.ne.s64 	%p172, %rd1571, 0;
	not.pred 	%p173, %p172;
	not.pred 	%p174, %p173;
	@%p174 bra 	$L__BB19_250;
	bra.uni 	$L__BB19_249;

$L__BB19_249:
	mov.u32 	%r623, 0;
	mov.b32 	%r624, %r623;
	bra.uni 	$L__BB19_250;

$L__BB19_250:
	ld.u64 	%rd1572, [%SP+256];
$L__tmp3637:
	.loc	9 161 19
	ld.f32 	%f2281, [%rd1572];
	add.u64 	%rd1573, %SP, 272;
	mov.b64 	%rd1574, %rd1573;
	st.u64 	[%SP+160], %rd1574;
	mov.f32 	%f41, %f2281;
$L__tmp3638:
	.loc	9 161 19
	bra.uni	$L__tmp3639;
$L__tmp3639:
	.loc	3 45 23
	mov.u64 	%rd1575, 0;
	mov.b64 	%rd111, %rd1575;
$L__tmp3640:
	.loc	3 45 9
	mov.u64 	%rd1824, %rd111;
$L__tmp3641:
	bra.uni 	$L__BB19_251;

$L__BB19_251:
	mov.u64 	%rd112, %rd1824;
$L__tmp3642:
	setp.lt.u64 	%p175, %rd112, 4;
	not.pred 	%p176, %p175;
	@%p176 bra 	$L__BB19_253;
	bra.uni 	$L__BB19_252;

$L__BB19_252:
$L__tmp3643:
	.loc	3 46 13
	ld.u64 	%rd1733, [%SP+160];
	shl.b64 	%rd1734, %rd112, 2;
	add.s64 	%rd1735, %rd1733, %rd1734;
	st.f32 	[%rd1735], %f41;
$L__tmp3644:
	.loc	3 45 38
	add.s64 	%rd113, %rd112, 1;
$L__tmp3645:
	mov.u64 	%rd1824, %rd113;
$L__tmp3646:
	bra.uni 	$L__BB19_251;
$L__tmp3647:

$L__BB19_253:
	.loc	3 0 38
	add.u64 	%rd1576, %SP, 304;
	mov.b64 	%rd1577, %rd1576;
	st.u64 	[%SP+144], %rd1577;
	add.u64 	%rd1578, %SP, 272;
	mov.b64 	%rd1579, %rd1578;
	st.u64 	[%SP+152], %rd1579;
	.loc	9 161 9
	bra.uni	$L__tmp3648;
$L__tmp3648:
	.loc	3 105 23
	mov.u64 	%rd1580, 0;
	mov.b64 	%rd114, %rd1580;
$L__tmp3649:
	.loc	3 105 9
	mov.u64 	%rd1825, %rd114;
$L__tmp3650:
	bra.uni 	$L__BB19_254;

$L__BB19_254:
	mov.u64 	%rd115, %rd1825;
$L__tmp3651:
	setp.lt.u64 	%p177, %rd115, 4;
	not.pred 	%p178, %p177;
	@%p178 bra 	$L__BB19_256;
	bra.uni 	$L__BB19_255;

$L__BB19_255:
$L__tmp3652:
	.loc	3 106 13
	ld.u64 	%rd1727, [%SP+152];
	shl.b64 	%rd1728, %rd115, 2;
	add.s64 	%rd1729, %rd1727, %rd1728;
	ld.f32 	%f2328, [%rd1729];
	ld.u64 	%rd1730, [%SP+144];
	shl.b64 	%rd1731, %rd115, 2;
	add.s64 	%rd1732, %rd1730, %rd1731;
	ld.f32 	%f2329, [%rd1732];
	mul.f32 	%f2330, %f2329, %f2328;
	st.f32 	[%rd1732], %f2330;
$L__tmp3653:
	.loc	3 105 38
	add.s64 	%rd116, %rd115, 1;
$L__tmp3654:
	mov.u64 	%rd1825, %rd116;
$L__tmp3655:
	bra.uni 	$L__BB19_254;
$L__tmp3656:

$L__BB19_256:
	.loc	3 107 9
	ld.u64 	%rd1581, [%SP+144];
	setp.ne.s64 	%p179, %rd1581, 0;
	not.pred 	%p180, %p179;
	not.pred 	%p181, %p180;
	@%p181 bra 	$L__BB19_258;
	bra.uni 	$L__BB19_257;

$L__BB19_257:
	mov.u32 	%r625, 0;
	mov.b32 	%r626, %r625;
	bra.uni 	$L__BB19_258;

$L__BB19_258:
	ld.u64 	%rd1582, [%SP+144];
	mov.b64 	%rd1583, %rd1582;
	st.u64 	[%SP+136], %rd1583;
	ld.u64 	%rd1584, [%SP+136];
$L__tmp3657:
	.loc	9 162 23
	mov.u64 	%rd1585, 1;
	mov.b64 	%rd117, %rd1585;
$L__tmp3658:
	.loc	9 162 9
	mov.u64 	%rd1826, %rd117;
$L__tmp3659:
	bra.uni 	$L__BB19_259;

$L__BB19_259:
	mov.u64 	%rd118, %rd1826;
$L__tmp3660:
	setp.lt.u64 	%p182, %rd118, 3;
	not.pred 	%p183, %p182;
	@%p183 bra 	$L__BB19_284;
	bra.uni 	$L__BB19_260;

$L__BB19_260:
	.loc	9 0 9
	mov.b64 	%rd1676, %rd108;
	st.u64 	[%SP+128], %rd1676;
	mov.b64 	%rd119, %rd118;
$L__tmp3661:
	.loc	9 163 27
	bra.uni	$L__tmp3662;
$L__tmp3662:
	.loc	3 136 8
	setp.lt.u64 	%p236, %rd119, 3;
	not.pred 	%p237, %p236;
	@%p237 bra 	$L__BB19_262;
	bra.uni 	$L__BB19_261;

$L__BB19_261:
	bra.uni 	$L__BB19_263;

$L__BB19_262:
	.loc	3 136 23
	mov.u64 	%rd1677, $str;
	cvta.global.u64 	%rd1678, %rd1677;
	mov.u64 	%rd1679, $str$1;
	cvta.global.u64 	%rd1680, %rd1679;
	mov.u64 	%rd1681, __unnamed_1;
	cvta.global.u64 	%rd1682, %rd1681;
	mov.u32 	%r660, 136;
	{ // callseq 229, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1678;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1680;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r660;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1682;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 229
	bra.uni 	$L__BB19_263;

$L__BB19_263:
	.loc	3 137 9
	ld.u64 	%rd1683, [%SP+128];
	setp.ne.s64 	%p238, %rd1683, 0;
	not.pred 	%p239, %p238;
	not.pred 	%p240, %p239;
	@%p240 bra 	$L__BB19_265;
	bra.uni 	$L__BB19_264;

$L__BB19_264:
	mov.u32 	%r661, 0;
	mov.b32 	%r662, %r661;
	bra.uni 	$L__BB19_265;

$L__BB19_265:
	ld.u64 	%rd1684, [%SP+128];
	shl.b64 	%rd1685, %rd119, 2;
	add.s64 	%rd120, %rd1684, %rd1685;
$L__tmp3663:
	.loc	9 163 27
	ld.u64 	%rd121, [%SP+264];
$L__tmp3664:
	.loc	9 0 27
	mov.b64 	%rd122, %rd118;
$L__tmp3665:
	.loc	9 163 33
	bra.uni	$L__tmp3666;
$L__tmp3666:
	.loc	9 92 8
	setp.lt.u64 	%p241, %rd122, 4;
	not.pred 	%p242, %p241;
	@%p242 bra 	$L__BB19_267;
	bra.uni 	$L__BB19_266;

$L__BB19_266:
	bra.uni 	$L__BB19_268;

$L__BB19_267:
	.loc	9 92 23
	mov.u64 	%rd1686, $str;
	cvta.global.u64 	%rd1687, %rd1686;
	mov.u64 	%rd1688, $str$2;
	cvta.global.u64 	%rd1689, %rd1688;
	mov.u64 	%rd1690, __unnamed_3;
	cvta.global.u64 	%rd1691, %rd1690;
	mov.u32 	%r663, 92;
	{ // callseq 230, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1687;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1689;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r663;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1691;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 230
	bra.uni 	$L__BB19_268;

$L__BB19_268:
	.loc	9 93 9
	setp.ne.s64 	%p243, %rd121, 0;
	not.pred 	%p244, %p243;
	not.pred 	%p245, %p244;
	@%p245 bra 	$L__BB19_270;
	bra.uni 	$L__BB19_269;

$L__BB19_269:
	mov.u32 	%r664, 0;
	mov.b32 	%r665, %r664;
	bra.uni 	$L__BB19_270;

$L__BB19_270:
	shl.b64 	%rd1692, %rd122, 4;
	add.s64 	%rd1693, %rd121, %rd1692;
	mov.b64 	%rd123, %rd120;
$L__tmp3667:
	.loc	9 0 9
	mov.b64 	%rd1694, %rd1693;
	st.u64 	[%SP+192], %rd1694;
	add.u64 	%rd1695, %SP, 304;
	mov.b64 	%rd1696, %rd1695;
	st.u64 	[%SP+200], %rd1696;
	add.u64 	%rd1697, %SP, 208;
	mov.b64 	%rd1698, %rd1697;
	st.u64 	[%SP+184], %rd1698;
$L__tmp3668:
	.loc	9 163 22
	bra.uni	$L__tmp3669;
$L__tmp3669:
	.loc	3 230 19
	mov.u64 	%rd1699, 0;
	mov.b64 	%rd124, %rd1699;
$L__tmp3670:
	.loc	3 230 5
	mov.u64 	%rd1827, %rd124;
$L__tmp3671:
	bra.uni 	$L__BB19_271;

$L__BB19_271:
	mov.u64 	%rd125, %rd1827;
$L__tmp3672:
	setp.lt.u64 	%p246, %rd125, 4;
	not.pred 	%p247, %p246;
	@%p247 bra 	$L__BB19_283;
	bra.uni 	$L__BB19_272;

$L__BB19_272:
$L__tmp3673:
	.loc	3 231 9
	ld.f32 	%f42, [%rd123];
	ld.u64 	%rd1700, [%SP+192];
	mov.b64 	%rd1701, %rd1700;
	st.u64 	[%SP+176], %rd1701;
	mov.b64 	%rd126, %rd125;
$L__tmp3674:
	.loc	3 231 36
	bra.uni	$L__tmp3675;
$L__tmp3675:
	.loc	3 136 8
	setp.lt.u64 	%p248, %rd126, 4;
	not.pred 	%p249, %p248;
	@%p249 bra 	$L__BB19_274;
	bra.uni 	$L__BB19_273;

$L__BB19_273:
	bra.uni 	$L__BB19_275;

$L__BB19_274:
	.loc	3 136 23
	mov.u64 	%rd1702, $str;
	cvta.global.u64 	%rd1703, %rd1702;
	mov.u64 	%rd1704, $str$1;
	cvta.global.u64 	%rd1705, %rd1704;
	mov.u64 	%rd1706, __unnamed_4;
	cvta.global.u64 	%rd1707, %rd1706;
	mov.u32 	%r666, 136;
	{ // callseq 231, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1703;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1705;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r666;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1707;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 231
	bra.uni 	$L__BB19_275;

$L__BB19_275:
	.loc	3 137 9
	ld.u64 	%rd1708, [%SP+176];
	setp.ne.s64 	%p250, %rd1708, 0;
	not.pred 	%p251, %p250;
	not.pred 	%p252, %p251;
	@%p252 bra 	$L__BB19_277;
	bra.uni 	$L__BB19_276;

$L__BB19_276:
	mov.u32 	%r667, 0;
	mov.b32 	%r668, %r667;
	bra.uni 	$L__BB19_277;

$L__BB19_277:
	ld.u64 	%rd1709, [%SP+176];
	shl.b64 	%rd1710, %rd126, 2;
	add.s64 	%rd1711, %rd1709, %rd1710;
$L__tmp3676:
	.loc	3 231 36
	ld.f32 	%f43, [%rd1711];
	ld.u64 	%rd1712, [%SP+200];
	mov.b64 	%rd1713, %rd1712;
	st.u64 	[%SP+168], %rd1713;
	mov.b64 	%rd127, %rd125;
$L__tmp3677:
	.loc	3 231 42
	bra.uni	$L__tmp3678;
$L__tmp3678:
	.loc	3 136 8
	setp.lt.u64 	%p253, %rd127, 4;
	not.pred 	%p254, %p253;
	@%p254 bra 	$L__BB19_279;
	bra.uni 	$L__BB19_278;

$L__BB19_278:
	bra.uni 	$L__BB19_280;

$L__BB19_279:
	.loc	3 136 23
	mov.u64 	%rd1714, $str;
	cvta.global.u64 	%rd1715, %rd1714;
	mov.u64 	%rd1716, $str$1;
	cvta.global.u64 	%rd1717, %rd1716;
	mov.u64 	%rd1718, __unnamed_4;
	cvta.global.u64 	%rd1719, %rd1718;
	mov.u32 	%r669, 136;
	{ // callseq 232, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1715;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1717;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r669;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1719;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 232
	bra.uni 	$L__BB19_280;

$L__BB19_280:
	.loc	3 137 9
	ld.u64 	%rd1720, [%SP+168];
	setp.ne.s64 	%p255, %rd1720, 0;
	not.pred 	%p256, %p255;
	not.pred 	%p257, %p256;
	@%p257 bra 	$L__BB19_282;
	bra.uni 	$L__BB19_281;

$L__BB19_281:
	mov.u32 	%r670, 0;
	mov.b32 	%r671, %r670;
	bra.uni 	$L__BB19_282;

$L__BB19_282:
	ld.u64 	%rd1721, [%SP+168];
	shl.b64 	%rd1722, %rd127, 2;
	add.s64 	%rd1723, %rd1721, %rd1722;
$L__tmp3679:
	.loc	3 231 42
	ld.f32 	%f2326, [%rd1723];
	.loc	3 231 23
	{ // callseq 233, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f42;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f43;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f2326;
	.param .b32 retval0;
	call.uni (retval0), 
	__fmaf_rn, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32 	%f2327, [retval0+0];
	} // callseq 233
	shl.b64 	%rd1724, %rd125, 2;
	add.u64 	%rd1725, %SP, 208;
	add.s64 	%rd1726, %rd1725, %rd1724;
	st.f32 	[%rd1726], %f2327;
$L__tmp3680:
	.loc	3 230 34
	add.s64 	%rd128, %rd125, 1;
$L__tmp3681:
	mov.u64 	%rd1827, %rd128;
$L__tmp3682:
	bra.uni 	$L__BB19_271;
$L__tmp3683:

$L__BB19_283:
	.loc	3 232 5
	ld.f32 	%f2322, [%SP+208];
	ld.f32 	%f2323, [%SP+212];
	ld.f32 	%f2324, [%SP+216];
	ld.f32 	%f2325, [%SP+220];
$L__tmp3684:
	.loc	9 163 22
	st.f32 	[%SP+316], %f2325;
	st.f32 	[%SP+312], %f2324;
	st.f32 	[%SP+308], %f2323;
	st.f32 	[%SP+304], %f2322;
$L__tmp3685:
	.loc	9 162 35
	add.s64 	%rd129, %rd118, 1;
$L__tmp3686:
	mov.u64 	%rd1826, %rd129;
$L__tmp3687:
	bra.uni 	$L__BB19_259;
$L__tmp3688:

$L__BB19_284:
	.loc	9 0 35
	add.u64 	%rd1586, %SP, 304;
	mov.b64 	%rd1587, %rd1586;
	st.u64 	[%SP+224], %rd1587;
	.loc	9 164 25
	bra.uni	$L__tmp3689;
$L__tmp3689:
	.loc	3 148 84
	ld.u64 	%rd1588, [%SP+224];
	setp.ne.s64 	%p184, %rd1588, 0;
	not.pred 	%p185, %p184;
	not.pred 	%p186, %p185;
	@%p186 bra 	$L__BB19_286;
	bra.uni 	$L__BB19_285;

$L__BB19_285:
	mov.u32 	%r627, 0;
	mov.b32 	%r628, %r627;
	bra.uni 	$L__BB19_286;

$L__BB19_286:
	ld.u64 	%rd1589, [%SP+224];
$L__tmp3690:
	.loc	9 164 25
	ld.f32 	%f44, [%rd1589];
	add.u64 	%rd1590, %SP, 304;
	mov.b64 	%rd1591, %rd1590;
	st.u64 	[%SP+232], %rd1591;
	.loc	9 164 37
	bra.uni	$L__tmp3691;
$L__tmp3691:
	.loc	3 153 84
	ld.u64 	%rd1592, [%SP+232];
	setp.ne.s64 	%p187, %rd1592, 0;
	not.pred 	%p188, %p187;
	not.pred 	%p189, %p188;
	@%p189 bra 	$L__BB19_288;
	bra.uni 	$L__BB19_287;

$L__BB19_287:
	mov.u32 	%r629, 0;
	mov.b32 	%r630, %r629;
	bra.uni 	$L__BB19_288;

$L__BB19_288:
	ld.u64 	%rd1593, [%SP+232];
$L__tmp3692:
	.loc	9 164 37
	ld.f32 	%f45, [%rd1593+4];
	add.u64 	%rd1594, %SP, 304;
	mov.b64 	%rd1595, %rd1594;
	st.u64 	[%SP+240], %rd1595;
	.loc	9 164 49
	bra.uni	$L__tmp3693;
$L__tmp3693:
	.loc	3 158 84
	ld.u64 	%rd1596, [%SP+240];
	setp.ne.s64 	%p190, %rd1596, 0;
	not.pred 	%p191, %p190;
	not.pred 	%p192, %p191;
	@%p192 bra 	$L__BB19_290;
	bra.uni 	$L__BB19_289;

$L__BB19_289:
	mov.u32 	%r631, 0;
	mov.b32 	%r632, %r631;
	bra.uni 	$L__BB19_290;

$L__BB19_290:
	ld.u64 	%rd1597, [%SP+240];
$L__tmp3694:
	.loc	9 164 49
	ld.f32 	%f2282, [%rd1597+8];
	add.u64 	%rd1598, %SP, 288;
	mov.b64 	%rd1599, %rd1598;
	st.u64 	[%SP+248], %rd1599;
	mov.f32 	%f2283, %f44;
$L__tmp3695:
	.loc	9 0 49
	mov.f32 	%f2284, %f45;
$L__tmp3696:
	mov.f32 	%f2285, %f2282;
$L__tmp3697:
	.loc	9 164 49
	bra.uni	$L__tmp3698;
$L__tmp3698:
	.loc	3 56 9
	ld.u64 	%rd1600, [%SP+248];
	st.f32 	[%rd1600], %f2283;
	.loc	3 56 20
	ld.u64 	%rd1601, [%SP+248];
	st.f32 	[%rd1601+4], %f2284;
	.loc	3 56 31
	ld.u64 	%rd1602, [%SP+248];
	st.f32 	[%rd1602+8], %f2285;
$L__tmp3699:
	.loc	9 164 9
	ld.u64 	%rd1603, [%SP+264];
	setp.ne.s64 	%p193, %rd1603, 0;
	not.pred 	%p194, %p193;
	not.pred 	%p195, %p194;
	@%p195 bra 	$L__BB19_292;
	bra.uni 	$L__BB19_291;

$L__BB19_291:
	mov.u32 	%r633, 0;
	mov.b32 	%r634, %r633;
	bra.uni 	$L__BB19_292;

$L__BB19_292:
	ld.f32 	%f2286, [%SP+288];
	ld.f32 	%f2287, [%SP+292];
	ld.f32 	%f2288, [%SP+296];
	ld.f32 	%f2289, [%SP+300];
$L__tmp3700:
	.loc	9 168 46
	st.f32 	[%SP+556], %f2289;
	st.f32 	[%SP+552], %f2288;
	st.f32 	[%SP+548], %f2287;
	st.f32 	[%SP+544], %f2286;
	ld.u64 	%rd1604, [%SP+464];
	ld.f32 	%f2290, [%rd1604+32];
	ld.u64 	%rd1605, [%SP+464];
	ld.f32 	%f2291, [%rd1605+36];
	add.u64 	%rd1606, %SP, 480;
	mov.b64 	%rd1607, %rd1606;
	st.u64 	[%SP+104], %rd1607;
	add.u64 	%rd1608, %SP, 528;
	mov.b64 	%rd1609, %rd1608;
	st.u64 	[%SP+112], %rd1609;
	add.u64 	%rd1610, %SP, 544;
	mov.b64 	%rd1611, %rd1610;
	st.u64 	[%SP+120], %rd1611;
	mov.f32 	%f2292, %f2290;
$L__tmp3701:
	.loc	9 0 46
	mov.f32 	%f2293, %f2291;
$L__tmp3702:
	.loc	9 168 46
	bra.uni	$L__tmp3703;
$L__tmp3703:
	.loc	10 19 11
	ld.u64 	%rd1612, [%SP+104];
	ld.u64 	%rd1613, [%SP+112];
	ld.f32 	%f2294, [%rd1613];
	ld.f32 	%f2295, [%rd1613+4];
	ld.f32 	%f2296, [%rd1613+8];
	ld.f32 	%f2297, [%rd1613+12];
	st.f32 	[%rd1612+12], %f2297;
	st.f32 	[%rd1612+8], %f2296;
	st.f32 	[%rd1612+4], %f2295;
	st.f32 	[%rd1612], %f2294;
	.loc	10 19 17
	ld.u64 	%rd1614, [%SP+104];
	add.s64 	%rd1615, %rd1614, 16;
	ld.u64 	%rd1616, [%SP+120];
	ld.f32 	%f2298, [%rd1616];
	ld.f32 	%f2299, [%rd1616+4];
	ld.f32 	%f2300, [%rd1616+8];
	ld.f32 	%f2301, [%rd1616+12];
	st.f32 	[%rd1615+12], %f2301;
	st.f32 	[%rd1615+8], %f2300;
	st.f32 	[%rd1615+4], %f2299;
	st.f32 	[%rd1614+16], %f2298;
	.loc	10 19 23
	ld.u64 	%rd1617, [%SP+104];
	st.f32 	[%rd1617+32], %f2292;
	.loc	10 19 35
	ld.u64 	%rd1618, [%SP+104];
	st.f32 	[%rd1618+36], %f2293;
$L__tmp3704:
	.loc	9 168 9
	setp.ne.s64 	%p196, %rd91, 0;
	not.pred 	%p197, %p196;
	not.pred 	%p198, %p197;
	@%p198 bra 	$L__BB19_294;
	bra.uni 	$L__BB19_293;

$L__BB19_293:
	mov.u32 	%r635, 0;
	mov.b32 	%r636, %r635;
	bra.uni 	$L__BB19_294;

$L__BB19_294:
	ld.f32 	%f2302, [%SP+480];
	ld.f32 	%f2303, [%SP+484];
	ld.f32 	%f2304, [%SP+488];
	ld.f32 	%f2305, [%SP+492];
	ld.f32 	%f2306, [%SP+496];
	ld.f32 	%f2307, [%SP+500];
	ld.f32 	%f2308, [%SP+504];
	ld.f32 	%f2309, [%SP+508];
	ld.f32 	%f2310, [%SP+512];
	ld.f32 	%f2311, [%SP+516];
	ld.u8 	%rs39, [%SP+520];
	ld.u8 	%rs40, [%SP+521];
	ld.u8 	%rs41, [%SP+522];
	ld.u8 	%rs42, [%SP+523];
	ld.u8 	%rs43, [%SP+524];
	ld.u8 	%rs44, [%SP+525];
	ld.u8 	%rs45, [%SP+526];
	ld.u8 	%rs46, [%SP+527];
$L__tmp3705:
	.loc	11 19 11
	st.u8 	[%SP+6351], %rs46;
	st.u8 	[%SP+6350], %rs45;
	st.u8 	[%SP+6349], %rs44;
	st.u8 	[%SP+6348], %rs43;
	st.u8 	[%SP+6347], %rs42;
	st.u8 	[%SP+6346], %rs41;
	st.u8 	[%SP+6345], %rs40;
	st.u8 	[%SP+6344], %rs39;
	st.f32 	[%SP+6340], %f2311;
	st.f32 	[%SP+6336], %f2310;
	st.f32 	[%SP+6332], %f2309;
	st.f32 	[%SP+6328], %f2308;
	st.f32 	[%SP+6324], %f2307;
	st.f32 	[%SP+6320], %f2306;
	st.f32 	[%SP+6316], %f2305;
	st.f32 	[%SP+6312], %f2304;
	st.f32 	[%SP+6308], %f2303;
	st.f32 	[%SP+6304], %f2302;
	mov.u64 	%rd1619, 0;
	add.u64 	%rd130, %SP, 6304;
	mov.pred 	%p199, 0;
	mov.u64 	%rd1828, %rd1619;
	@%p199 bra 	$L__BB19_296;
	bra.uni 	$L__BB19_295;

$L__BB19_295:
	.loc	11 0 11
	mov.u64 	%rd131, %rd1828;
	add.s64 	%rd1620, %rd130, %rd131;
	ld.u8 	%rs47, [%rd1620];
	add.s64 	%rd1621, %rd90, %rd131;
	st.u8 	[%rd1621], %rs47;
	add.s64 	%rd132, %rd131, 1;
	setp.lt.u64 	%p200, %rd132, 40;
	mov.u64 	%rd1828, %rd132;
	@%p200 bra 	$L__BB19_295;
	bra.uni 	$L__BB19_296;

$L__BB19_296:
	add.u64 	%rd1622, %SP, 6352;
	mov.b64 	%rd1623, %rd1622;
	st.u64 	[%SP+96], %rd1623;
	.loc	11 21 16
	bra.uni	$L__tmp3706;
$L__tmp3706:
	.loc	3 158 84
	ld.u64 	%rd1624, [%SP+96];
	setp.ne.s64 	%p201, %rd1624, 0;
	not.pred 	%p202, %p201;
	not.pred 	%p203, %p202;
	@%p203 bra 	$L__BB19_298;
	bra.uni 	$L__BB19_297;

$L__BB19_297:
	mov.u32 	%r637, 0;
	mov.b32 	%r638, %r637;
	bra.uni 	$L__BB19_298;

$L__BB19_298:
	ld.u64 	%rd1625, [%SP+96];
$L__tmp3707:
	.loc	11 21 16
	ld.f32 	%f2312, [%rd1625+8];
	neg.f32 	%f46, %f2312;
	add.u64 	%rd1626, %SP, 6352;
	add.s64 	%rd133, %rd1626, 16;
$L__tmp3708:
	.loc	11 21 28
	bra.uni	$L__tmp3709;
$L__tmp3709:
	.loc	3 158 84
	setp.ne.s64 	%p204, %rd133, 0;
	not.pred 	%p205, %p204;
	not.pred 	%p206, %p205;
	@%p206 bra 	$L__BB19_300;
	bra.uni 	$L__BB19_299;

$L__BB19_299:
	mov.u32 	%r639, 0;
	mov.b32 	%r640, %r639;
	bra.uni 	$L__BB19_300;
$L__tmp3710:

$L__BB19_300:
	.loc	11 21 28
	ld.f32 	%f2313, [%rd133+8];
	div.rn.f32 	%f47, %f46, %f2313;
$L__tmp3711:
	.loc	11 0 28
	add.u64 	%rd1627, %SP, 6352;
	mov.b64 	%rd1628, %rd1627;
	st.u64 	[%SP+80], %rd1628;
	mov.f32 	%f2314, %f47;
	st.f32 	[%SP+88], %f2314;
	.loc	11 22 22
	bra.uni	$L__tmp3712;
$L__tmp3712:
	.loc	10 22 109
	ld.u64 	%rd1629, [%SP+80];
	add.s64 	%rd134, %rd1629, 16;
	ld.u64 	%rd135, [%SP+80];
	add.u64 	%rd1630, %SP, 88;
	mov.b64 	%rd136, %rd1630;
$L__tmp3713:
	.loc	10 0 109
	add.u64 	%rd1631, %SP, 64;
$L__tmp3714:
	mov.b64 	%rd1632, %rd1631;
	st.u64 	[%SP+48], %rd1632;
	.loc	10 22 116
	bra.uni	$L__tmp3715;
$L__tmp3715:
	.loc	3 230 19
	mov.u64 	%rd1633, 0;
	mov.b64 	%rd137, %rd1633;
$L__tmp3716:
	.loc	3 230 5
	mov.u64 	%rd1829, %rd137;
$L__tmp3717:
	bra.uni 	$L__BB19_301;

$L__BB19_301:
	mov.u64 	%rd138, %rd1829;
$L__tmp3718:
	setp.lt.u64 	%p207, %rd138, 3;
	not.pred 	%p208, %p207;
	@%p208 bra 	$L__BB19_313;
	bra.uni 	$L__BB19_302;

$L__BB19_302:
$L__tmp3719:
	.loc	3 231 9
	ld.f32 	%f48, [%rd136];
	mov.b64 	%rd1651, %rd134;
	st.u64 	[%SP+40], %rd1651;
	mov.b64 	%rd139, %rd138;
$L__tmp3720:
	.loc	3 231 36
	bra.uni	$L__tmp3721;
$L__tmp3721:
	.loc	3 136 8
	setp.lt.u64 	%p226, %rd139, 3;
	not.pred 	%p227, %p226;
	@%p227 bra 	$L__BB19_304;
	bra.uni 	$L__BB19_303;

$L__BB19_303:
	bra.uni 	$L__BB19_305;

$L__BB19_304:
	.loc	3 136 23
	mov.u64 	%rd1652, $str;
	cvta.global.u64 	%rd1653, %rd1652;
	mov.u64 	%rd1654, $str$1;
	cvta.global.u64 	%rd1655, %rd1654;
	mov.u64 	%rd1656, __unnamed_1;
	cvta.global.u64 	%rd1657, %rd1656;
	mov.u32 	%r654, 136;
	{ // callseq 226, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1653;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1655;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r654;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1657;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 226
	bra.uni 	$L__BB19_305;

$L__BB19_305:
	.loc	3 137 9
	ld.u64 	%rd1658, [%SP+40];
	setp.ne.s64 	%p228, %rd1658, 0;
	not.pred 	%p229, %p228;
	not.pred 	%p230, %p229;
	@%p230 bra 	$L__BB19_307;
	bra.uni 	$L__BB19_306;

$L__BB19_306:
	mov.u32 	%r655, 0;
	mov.b32 	%r656, %r655;
	bra.uni 	$L__BB19_307;

$L__BB19_307:
	ld.u64 	%rd1659, [%SP+40];
	shl.b64 	%rd1660, %rd139, 2;
	add.s64 	%rd1661, %rd1659, %rd1660;
$L__tmp3722:
	.loc	3 231 36
	ld.f32 	%f49, [%rd1661];
	mov.b64 	%rd1662, %rd135;
	st.u64 	[%SP+32], %rd1662;
	mov.b64 	%rd140, %rd138;
$L__tmp3723:
	.loc	3 231 42
	bra.uni	$L__tmp3724;
$L__tmp3724:
	.loc	3 136 8
	setp.lt.u64 	%p231, %rd140, 3;
	not.pred 	%p232, %p231;
	@%p232 bra 	$L__BB19_309;
	bra.uni 	$L__BB19_308;

$L__BB19_308:
	bra.uni 	$L__BB19_310;

$L__BB19_309:
	.loc	3 136 23
	mov.u64 	%rd1663, $str;
	cvta.global.u64 	%rd1664, %rd1663;
	mov.u64 	%rd1665, $str$1;
	cvta.global.u64 	%rd1666, %rd1665;
	mov.u64 	%rd1667, __unnamed_1;
	cvta.global.u64 	%rd1668, %rd1667;
	mov.u32 	%r657, 136;
	{ // callseq 227, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1664;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1666;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r657;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1668;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 227
	bra.uni 	$L__BB19_310;

$L__BB19_310:
	.loc	3 137 9
	ld.u64 	%rd1669, [%SP+32];
	setp.ne.s64 	%p233, %rd1669, 0;
	not.pred 	%p234, %p233;
	not.pred 	%p235, %p234;
	@%p235 bra 	$L__BB19_312;
	bra.uni 	$L__BB19_311;

$L__BB19_311:
	mov.u32 	%r658, 0;
	mov.b32 	%r659, %r658;
	bra.uni 	$L__BB19_312;

$L__BB19_312:
	ld.u64 	%rd1670, [%SP+32];
	shl.b64 	%rd1671, %rd140, 2;
	add.s64 	%rd1672, %rd1670, %rd1671;
$L__tmp3725:
	.loc	3 231 42
	ld.f32 	%f2320, [%rd1672];
	.loc	3 231 23
	{ // callseq 228, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f48;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f49;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f2320;
	.param .b32 retval0;
	call.uni (retval0), 
	__fmaf_rn, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32 	%f2321, [retval0+0];
	} // callseq 228
	shl.b64 	%rd1673, %rd138, 2;
	add.u64 	%rd1674, %SP, 64;
	add.s64 	%rd1675, %rd1674, %rd1673;
	st.f32 	[%rd1675], %f2321;
$L__tmp3726:
	.loc	3 230 34
	add.s64 	%rd141, %rd138, 1;
$L__tmp3727:
	mov.u64 	%rd1829, %rd141;
$L__tmp3728:
	bra.uni 	$L__BB19_301;
$L__tmp3729:

$L__BB19_313:
	.loc	3 232 5
	ld.f32 	%f53, [%SP+76];
	ld.f32 	%f52, [%SP+72];
	ld.f32 	%f51, [%SP+68];
	ld.f32 	%f50, [%SP+64];
$L__tmp3730:
	.loc	10 22 109
	ld.u64 	%rd1634, [%SP+80];
	setp.ne.s64 	%p209, %rd1634, 0;
	not.pred 	%p210, %p209;
	not.pred 	%p211, %p210;
	@%p211 bra 	$L__BB19_315;
	bra.uni 	$L__BB19_314;

$L__BB19_314:
	mov.u32 	%r641, 0;
	mov.b32 	%r642, %r641;
	bra.uni 	$L__BB19_315;
$L__tmp3731:

$L__BB19_315:
	.loc	11 22 22
	st.f32 	[%SP+6400], %f50;
	st.f32 	[%SP+6404], %f51;
	st.f32 	[%SP+6408], %f52;
	st.f32 	[%SP+6412], %f53;
	add.u64 	%rd1635, %SP, 6400;
	mov.b64 	%rd1636, %rd1635;
	st.u64 	[%SP+24], %rd1636;
	.loc	11 24 9
	bra.uni	$L__tmp3732;
$L__tmp3732:
	.loc	3 148 84
	ld.u64 	%rd1637, [%SP+24];
	setp.ne.s64 	%p212, %rd1637, 0;
	not.pred 	%p213, %p212;
	not.pred 	%p214, %p213;
	@%p214 bra 	$L__BB19_317;
	bra.uni 	$L__BB19_316;

$L__BB19_316:
	mov.u32 	%r643, 0;
	mov.b32 	%r644, %r643;
	bra.uni 	$L__BB19_317;

$L__BB19_317:
	ld.u64 	%rd1638, [%SP+24];
$L__tmp3733:
	.loc	11 24 9
	ld.f32 	%f54, [%rd1638];
	add.u64 	%rd1639, %SP, 6400;
	mov.b64 	%rd1640, %rd1639;
	st.u64 	[%SP+16], %rd1640;
	.loc	11 24 21
	bra.uni	$L__tmp3734;
$L__tmp3734:
	.loc	3 148 84
	ld.u64 	%rd1641, [%SP+16];
	setp.ne.s64 	%p215, %rd1641, 0;
	not.pred 	%p216, %p215;
	not.pred 	%p217, %p216;
	@%p217 bra 	$L__BB19_319;
	bra.uni 	$L__BB19_318;

$L__BB19_318:
	mov.u32 	%r645, 0;
	mov.b32 	%r646, %r645;
	bra.uni 	$L__BB19_319;

$L__BB19_319:
	ld.u64 	%rd1642, [%SP+16];
$L__tmp3735:
	.loc	11 24 21
	ld.f32 	%f2315, [%rd1642];
	mul.f32 	%f55, %f54, %f2315;
	add.u64 	%rd1643, %SP, 6400;
	mov.b64 	%rd1644, %rd1643;
	st.u64 	[%SP+8], %rd1644;
	.loc	11 24 33
	bra.uni	$L__tmp3736;
$L__tmp3736:
	.loc	3 153 84
	ld.u64 	%rd1645, [%SP+8];
	setp.ne.s64 	%p218, %rd1645, 0;
	not.pred 	%p219, %p218;
	not.pred 	%p220, %p219;
	@%p220 bra 	$L__BB19_321;
	bra.uni 	$L__BB19_320;

$L__BB19_320:
	mov.u32 	%r647, 0;
	mov.b32 	%r648, %r647;
	bra.uni 	$L__BB19_321;

$L__BB19_321:
	ld.u64 	%rd1646, [%SP+8];
$L__tmp3737:
	.loc	11 24 33
	ld.f32 	%f56, [%rd1646+4];
	add.u64 	%rd1647, %SP, 6400;
	mov.b64 	%rd1648, %rd1647;
	st.u64 	[%SP+0], %rd1648;
	.loc	11 24 45
	bra.uni	$L__tmp3738;
$L__tmp3738:
	.loc	3 153 84
	ld.u64 	%rd1649, [%SP+0];
	setp.ne.s64 	%p221, %rd1649, 0;
	not.pred 	%p222, %p221;
	not.pred 	%p223, %p222;
	@%p223 bra 	$L__BB19_323;
	bra.uni 	$L__BB19_322;

$L__BB19_322:
	mov.u32 	%r649, 0;
	mov.b32 	%r650, %r649;
	bra.uni 	$L__BB19_323;

$L__BB19_323:
	ld.u64 	%rd1650, [%SP+0];
$L__tmp3739:
	.loc	11 24 45
	ld.f32 	%f2316, [%rd1650+4];
	mul.f32 	%f2317, %f56, %f2316;
	add.f32 	%f2318, %f55, %f2317;
	setp.le.f32 	%p224, %f2318, 0f3F800000;
	not.pred 	%p225, %p224;
	@%p225 bra 	$L__BB19_325;
	bra.uni 	$L__BB19_324;

$L__BB19_324:
	.loc	11 0 45
	mov.f32 	%f2319, %f47;
$L__tmp3740:
	mov.u32 	%r653, 254;
	mov.b32 	%r652, %r653;
$L__tmp3741:
	.loc	11 25 9
	bra.uni	$L__tmp3742;
$L__tmp3742:
	.loc	17 949 5
	// begin inline asm
	call (%r651), _optix_report_intersection_0, (%f2319, %r652);
	// end inline asm
$L__tmp3743:
	.loc	11 25 9
	bra.uni 	$L__BB19_325;
$L__tmp3744:

$L__BB19_325:
	.loc	11 26 1
	ret;
$L__tmp3745:
$L__func_end19:

}
	// .globl	_ZNK5optix5Ray3fclEf
.visible .func  (.param .align 16 .b8 func_retval0[16]) _ZNK5optix5Ray3fclEf(
	.param .b64 _ZNK5optix5Ray3fclEf_param_0,
	.param .b32 _ZNK5optix5Ray3fclEf_param_1
)
{
	.local .align 16 .b8 	__local_depot20[64];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<16>;
	.reg .f32 	%f<10>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<40>;
	.loc	10 22 0
$L__func_begin20:
	.loc	10 22 0


	mov.u64 	%SPL, __local_depot20;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd9, [_ZNK5optix5Ray3fclEf_param_0];
	ld.param.f32 	%f7, [_ZNK5optix5Ray3fclEf_param_1];
	st.f32 	[%SP+48], %f7;
$L__tmp3746:
	.loc	10 22 109
	add.s64 	%rd1, %rd9, 16;
	add.u64 	%rd10, %SP, 48;
	mov.b64 	%rd3, %rd10;
$L__tmp3747:
	.loc	10 0 109
	add.u64 	%rd11, %SP, 32;
$L__tmp3748:
	mov.b64 	%rd12, %rd11;
	st.u64 	[%SP+16], %rd12;
	.loc	10 22 116
	bra.uni	$L__tmp3749;
$L__tmp3749:
	.loc	3 230 19
	mov.u64 	%rd13, 0;
	mov.b64 	%rd4, %rd13;
$L__tmp3750:
	.loc	3 230 5
	mov.u64 	%rd39, %rd4;
$L__tmp3751:
	bra.uni 	$L__BB20_1;

$L__BB20_1:
	mov.u64 	%rd5, %rd39;
$L__tmp3752:
	setp.lt.u64 	%p1, %rd5, 3;
	not.pred 	%p2, %p1;
	@%p2 bra 	$L__BB20_13;
	bra.uni 	$L__BB20_2;

$L__BB20_2:
$L__tmp3753:
	.loc	3 231 9
	ld.f32 	%f1, [%rd3];
	mov.b64 	%rd14, %rd1;
	st.u64 	[%SP+8], %rd14;
	mov.b64 	%rd6, %rd5;
$L__tmp3754:
	.loc	3 231 36
	bra.uni	$L__tmp3755;
$L__tmp3755:
	.loc	3 136 8
	setp.lt.u64 	%p6, %rd6, 3;
	not.pred 	%p7, %p6;
	@%p7 bra 	$L__BB20_4;
	bra.uni 	$L__BB20_3;

$L__BB20_3:
	bra.uni 	$L__BB20_5;

$L__BB20_4:
	.loc	3 136 23
	mov.u64 	%rd15, $str;
	cvta.global.u64 	%rd16, %rd15;
	mov.u64 	%rd17, $str$1;
	cvta.global.u64 	%rd18, %rd17;
	mov.u64 	%rd19, __unnamed_1;
	cvta.global.u64 	%rd20, %rd19;
	mov.u32 	%r1, 136;
	{ // callseq 240, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd16;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd18;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r1;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd20;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 240
	bra.uni 	$L__BB20_5;

$L__BB20_5:
	.loc	3 137 9
	ld.u64 	%rd21, [%SP+8];
	setp.ne.s64 	%p8, %rd21, 0;
	not.pred 	%p9, %p8;
	not.pred 	%p10, %p9;
	@%p10 bra 	$L__BB20_7;
	bra.uni 	$L__BB20_6;

$L__BB20_6:
	mov.u32 	%r2, 0;
	mov.b32 	%r3, %r2;
	bra.uni 	$L__BB20_7;

$L__BB20_7:
	ld.u64 	%rd22, [%SP+8];
	shl.b64 	%rd23, %rd6, 2;
	add.s64 	%rd24, %rd22, %rd23;
$L__tmp3756:
	.loc	3 231 36
	ld.f32 	%f2, [%rd24];
	mov.b64 	%rd25, %rd9;
	st.u64 	[%SP+0], %rd25;
	mov.b64 	%rd7, %rd5;
$L__tmp3757:
	.loc	3 231 42
	bra.uni	$L__tmp3758;
$L__tmp3758:
	.loc	3 136 8
	setp.lt.u64 	%p11, %rd7, 3;
	not.pred 	%p12, %p11;
	@%p12 bra 	$L__BB20_9;
	bra.uni 	$L__BB20_8;

$L__BB20_8:
	bra.uni 	$L__BB20_10;

$L__BB20_9:
	.loc	3 136 23
	mov.u64 	%rd26, $str;
	cvta.global.u64 	%rd27, %rd26;
	mov.u64 	%rd28, $str$1;
	cvta.global.u64 	%rd29, %rd28;
	mov.u64 	%rd30, __unnamed_1;
	cvta.global.u64 	%rd31, %rd30;
	mov.u32 	%r4, 136;
	{ // callseq 241, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd27;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd29;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r4;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd31;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 241
	bra.uni 	$L__BB20_10;

$L__BB20_10:
	.loc	3 137 9
	ld.u64 	%rd32, [%SP+0];
	setp.ne.s64 	%p13, %rd32, 0;
	not.pred 	%p14, %p13;
	not.pred 	%p15, %p14;
	@%p15 bra 	$L__BB20_12;
	bra.uni 	$L__BB20_11;

$L__BB20_11:
	mov.u32 	%r5, 0;
	mov.b32 	%r6, %r5;
	bra.uni 	$L__BB20_12;

$L__BB20_12:
	ld.u64 	%rd33, [%SP+0];
	shl.b64 	%rd34, %rd7, 2;
	add.s64 	%rd35, %rd33, %rd34;
$L__tmp3759:
	.loc	3 231 42
	ld.f32 	%f8, [%rd35];
	.loc	3 231 23
	{ // callseq 242, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f2;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f8;
	.param .b32 retval0;
	call.uni (retval0), 
	__fmaf_rn, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32 	%f9, [retval0+0];
	} // callseq 242
	shl.b64 	%rd36, %rd5, 2;
	add.u64 	%rd37, %SP, 32;
	add.s64 	%rd38, %rd37, %rd36;
	st.f32 	[%rd38], %f9;
$L__tmp3760:
	.loc	3 230 34
	add.s64 	%rd8, %rd5, 1;
$L__tmp3761:
	mov.u64 	%rd39, %rd8;
$L__tmp3762:
	bra.uni 	$L__BB20_1;
$L__tmp3763:

$L__BB20_13:
	.loc	3 232 5
	ld.f32 	%f6, [%SP+44];
	ld.f32 	%f5, [%SP+40];
	ld.f32 	%f4, [%SP+36];
	ld.f32 	%f3, [%SP+32];
$L__tmp3764:
	.loc	10 22 109
	setp.ne.s64 	%p3, %rd9, 0;
	not.pred 	%p4, %p3;
	not.pred 	%p5, %p4;
	@%p5 bra 	$L__BB20_15;
	bra.uni 	$L__BB20_14;

$L__BB20_14:
	bra.uni 	$L__BB20_15;

$L__BB20_15:
	st.param.f32 	[func_retval0+0], %f3;
	st.param.f32 	[func_retval0+4], %f4;
	st.param.f32 	[func_retval0+8], %f5;
	st.param.f32 	[func_retval0+12], %f6;
	ret;
$L__tmp3765:
$L__func_end20:

}
	// .globl	__closesthit__disk
.visible .entry __closesthit__disk()
{
	.local .align 16 .b8 	__local_depot21[6416];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<279>;
	.reg .b16 	%rs<47>;
	.reg .f32 	%f<2344>;
	.reg .b32 	%r<722>;
	.reg .b64 	%rd<1819>;
	.loc	11 28 0
$L__func_begin21:
	.loc	11 28 0


	mov.u64 	%SPL, __local_depot21;
	cvta.local.u64 	%SP, %SPL;
	.loc	11 29 63
	bra.uni	$L__tmp3766;
$L__tmp3766:
	.loc	17 1264 5
	// begin inline asm
	call (%rd139), _optix_get_sbt_data_ptr_64, ();
	// end inline asm
$L__tmp3767:
	.loc	17 1265 5
	mov.b64 	%rd1, %rd139;
$L__tmp3768:
	.loc	11 30 25
	ld.u64 	%rd2, [%rd1+8];
	add.u64 	%rd3, %SP, 6240;
$L__tmp3769:
	.loc	11 0 25
	mov.b64 	%rd140, %rd3;
	st.u64 	[%SP+6176], %rd140;
	.loc	10 27 11
	bra.uni	$L__tmp3770;
$L__tmp3770:
	.loc	10 15 79
	ld.u64 	%rd141, [%SP+6176];
	ld.u64 	%rd142, [%SP+6176];
$L__tmp3771:
	.loc	10 28 69
	bra.uni	$L__tmp3772;
$L__tmp3772:
	.loc	17 550 5
	// begin inline asm
	call (%f55), _optix_get_world_ray_origin_x, ();
	// end inline asm
$L__tmp3773:
	.loc	17 551 5
	// begin inline asm
	call (%f56), _optix_get_world_ray_origin_y, ();
	// end inline asm
$L__tmp3774:
	.loc	17 552 5
	// begin inline asm
	call (%f57), _optix_get_world_ray_origin_z, ();
	// end inline asm
$L__tmp3775:
	.loc	17 553 12
	{ // callseq 243, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f55;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f56;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f57;
	.param .align 4 .b8 retval0[12];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float3Efff, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32 	%f58, [retval0+0];
	ld.param.f32 	%f59, [retval0+4];
	ld.param.f32 	%f60, [retval0+8];
	} // callseq 243
	st.f32 	[%SP+6120], %f60;
	st.f32 	[%SP+6116], %f59;
	st.f32 	[%SP+6112], %f58;
$L__tmp3776:
	.loc	17 818 9
	bra.uni	$L__tmp3777;
$L__tmp3777:
	.loc	17 879 5
	// begin inline asm
	call (%r125), _optix_get_transform_list_size, ();
	// end inline asm
$L__tmp3778:
	.loc	17 880 5
	mov.b32 	%r126, %r125;
$L__tmp3779:
	.loc	17 818 9
	setp.eq.s32 	%p9, %r126, 0;
	not.pred 	%p10, %p9;
	@%p10 bra 	$L__BB21_2;
	bra.uni 	$L__BB21_1;

$L__BB21_1:
	.loc	10 28 27
	bra.uni	$L__tmp3780;
$L__tmp3780:
	.loc	17 819 9
	ld.f32 	%f3, [%SP+6120];
	ld.f32 	%f2, [%SP+6116];
	ld.f32 	%f1, [%SP+6112];
	mov.f32 	%f2338, %f1;
	mov.f32 	%f2339, %f2;
	mov.f32 	%f2340, %f3;
	bra.uni 	$L__BB21_94;
$L__tmp3781:

$L__BB21_2:
	.loc	17 0 9
	add.u64 	%rd143, %SP, 6128;
	mov.b64 	%rd144, %rd143;
	st.u64 	[%SP+5984], %rd144;
	add.u64 	%rd145, %SP, 6144;
	mov.b64 	%rd146, %rd145;
	st.u64 	[%SP+5992], %rd146;
	add.u64 	%rd147, %SP, 6160;
	mov.b64 	%rd148, %rd147;
	st.u64 	[%SP+6000], %rd148;
	.loc	20 332 31
	bra.uni	$L__tmp3782;
$L__tmp3782:
	.loc	17 879 5
	// begin inline asm
	call (%r127), _optix_get_transform_list_size, ();
	// end inline asm
$L__tmp3783:
	.loc	17 880 5
	mov.b32 	%r128, %r127;
$L__tmp3784:
	.loc	20 332 31
	mov.b32 	%r1, %r128;
$L__tmp3785:
	.loc	20 333 24
	bra.uni	$L__tmp3786;
$L__tmp3786:
	.loc	17 600 5
	// begin inline asm
	call (%f61), _optix_get_ray_time, ();
	// end inline asm
$L__tmp3787:
	.loc	17 601 5
	mov.f32 	%f62, %f61;
$L__tmp3788:
	.loc	20 333 24
	mov.f32 	%f4, %f62;
$L__tmp3789:
	.loc	17 822 5
	bra.uni	$L__tmp3790;
$L__tmp3790:
	.loc	20 336 25
	mov.u32 	%r129, 0;
	mov.b32 	%r2, %r129;
$L__tmp3791:
	.loc	20 336 5
	mov.u32 	%r682, %r2;
$L__tmp3792:
	bra.uni 	$L__BB21_3;

$L__BB21_3:
	mov.u32 	%r3, %r682;
$L__tmp3793:
	setp.lt.u32 	%p11, %r3, %r1;
	not.pred 	%p12, %p11;
	@%p12 bra 	$L__BB21_93;
	bra.uni 	$L__BB21_4;

$L__BB21_4:
	.loc	20 0 5
	mov.b32 	%r130, %r3;
$L__tmp3794:
	.loc	20 338 41
	bra.uni	$L__tmp3795;
$L__tmp3795:
	.loc	17 886 5
	// begin inline asm
	call (%rd178), _optix_get_transform_list_handle, (%r130);
	// end inline asm
$L__tmp3796:
	.loc	17 887 5
	mov.b64 	%rd180, %rd178;
$L__tmp3797:
	.loc	20 338 41
	mov.b64 	%rd181, %rd180;
$L__tmp3798:
	.loc	20 0 41
	add.u64 	%rd182, %SP, 6016;
	mov.b64 	%rd183, %rd182;
	st.u64 	[%SP+5936], %rd183;
	add.u64 	%rd184, %SP, 6032;
	mov.b64 	%rd185, %rd184;
	st.u64 	[%SP+5944], %rd185;
	add.u64 	%rd186, %SP, 6048;
	mov.b64 	%rd187, %rd186;
	st.u64 	[%SP+5952], %rd187;
	mov.b64 	%rd4, %rd181;
$L__tmp3799:
	mov.f32 	%f5, %f4;
$L__tmp3800:
	mov.u16 	%rs3, 0;
	mov.b16 	%rs1, %rs3;
$L__tmp3801:
	mov.b64 	%rd179, %rd4;
$L__tmp3802:
	.loc	20 284 37
	bra.uni	$L__tmp3803;
$L__tmp3803:
	.loc	17 893 5
	// begin inline asm
	call (%r131), _optix_get_transform_type_from_handle, (%rd179);
	// end inline asm
$L__tmp3804:
	.loc	17 894 5
	mov.b32 	%r132, %r131;
$L__tmp3805:
	.loc	20 284 37
	mov.b32 	%r4, %r132;
$L__tmp3806:
	.loc	20 286 5
	setp.eq.s32 	%p14, %r4, 2;
	mov.pred 	%p13, -1;
	mov.pred 	%p275, %p13;
	@%p14 bra 	$L__BB21_6;
	bra.uni 	$L__BB21_5;

$L__BB21_5:
	setp.eq.s32 	%p1, %r4, 3;
	mov.pred 	%p275, %p1;
	bra.uni 	$L__BB21_6;

$L__BB21_6:
	mov.pred 	%p2, %p275;
	not.pred 	%p15, %p2;
	@%p15 bra 	$L__BB21_65;
	bra.uni 	$L__BB21_7;

$L__BB21_7:
	.loc	20 341 9
	bra.uni	$L__tmp3807;
$L__tmp3807:
	.loc	20 288 9
	setp.eq.s32 	%p31, %r4, 2;
	not.pred 	%p32, %p31;
	@%p32 bra 	$L__BB21_32;
	bra.uni 	$L__BB21_8;

$L__BB21_8:
	.loc	20 0 9
	mov.b64 	%rd550, %rd4;
$L__tmp3808:
	.loc	20 290 63
	bra.uni	$L__tmp3809;
$L__tmp3809:
	.loc	17 914 5
	// begin inline asm
	call (%rd549), _optix_get_matrix_motion_transform_from_handle, (%rd550);
	// end inline asm
$L__tmp3810:
	.loc	20 290 63
	mov.b64 	%rd551, %rd549;
	st.u64 	[%SP+5960], %rd551;
	.loc	20 291 13
	ld.u64 	%rd552, [%SP+5936];
	ld.u64 	%rd553, [%SP+5944];
	ld.u64 	%rd554, [%SP+5952];
	ld.u64 	%rd555, [%SP+5960];
	mov.b64 	%rd556, %rd552;
	st.u64 	[%SP+5752], %rd556;
	mov.b64 	%rd557, %rd553;
	st.u64 	[%SP+5760], %rd557;
	mov.b64 	%rd558, %rd554;
	st.u64 	[%SP+5768], %rd558;
	mov.b64 	%rd559, %rd555;
	st.u64 	[%SP+5776], %rd559;
	mov.f32 	%f6, %f5;
$L__tmp3811:
	.loc	20 291 13
	bra.uni	$L__tmp3812;
$L__tmp3812:
	.loc	20 241 5
	ld.u64 	%rd560, [%SP+5776];
	mov.b64 	%rd561, %rd560;
	st.u64 	[%SP+5616], %rd561;
	.loc	20 241 42
	bra.uni	$L__tmp3813;
$L__tmp3813:
	.loc	20 63 18
	mov.u32 	%r248, 0;
	mov.b32 	%r5, %r248;
$L__tmp3814:
	.loc	20 63 5
	mov.u32 	%r683, %r5;
$L__tmp3815:
	bra.uni 	$L__BB21_9;

$L__BB21_9:
	mov.u32 	%r6, %r683;
$L__tmp3816:
	cvt.s64.s32 	%rd562, %r6;
	setp.lt.u64 	%p53, %rd562, 128;
	not.pred 	%p54, %p53;
	@%p54 bra 	$L__BB21_11;
	bra.uni 	$L__BB21_10;

$L__BB21_10:
$L__tmp3817:
	.loc	20 64 9
	cvt.s64.s32 	%rd812, %r6;
	add.u64 	%rd813, %SP, 5624;
	add.s64 	%rd814, %rd813, %rd812;
	ld.u64 	%rd815, [%SP+5616];
	cvt.s64.s32 	%rd816, %r6;
	add.s64 	%rd810, %rd815, %rd816;
$L__tmp3818:
	.loc	20 64 40
	bra.uni	$L__tmp3819;
$L__tmp3819:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd809, %rd810;
	// end inline asm
$L__tmp3820:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r358,%r359,%r360,%r361}, [%rd809];
	// end inline asm
	st.u32 	[%SP+5600], %r358;
	st.u32 	[%SP+5604], %r359;
	st.u32 	[%SP+5608], %r360;
	st.u32 	[%SP+5612], %r361;
	.loc	20 56 5
	ld.u32 	%r362, [%SP+5600];
	ld.u32 	%r363, [%SP+5604];
	ld.u32 	%r364, [%SP+5608];
	ld.u32 	%r365, [%SP+5612];
$L__tmp3821:
	.loc	20 64 40
	st.u32 	[%rd814+12], %r365;
	st.u32 	[%rd814+8], %r364;
	st.u32 	[%rd814+4], %r363;
	st.u32 	[%rd814], %r362;
$L__tmp3822:
	.loc	20 63 42
	add.s32 	%r7, %r6, 16;
$L__tmp3823:
	mov.u32 	%r683, %r7;
$L__tmp3824:
	bra.uni 	$L__BB21_9;
$L__tmp3825:

$L__BB21_11:
	.loc	20 65 5
	ld.u64 	%rd563, [%SP+5624];
	ld.u16 	%rs11, [%SP+5632];
	ld.u16 	%rs12, [%SP+5634];
	ld.f32 	%f598, [%SP+5636];
	ld.f32 	%f599, [%SP+5640];
	ld.u32 	%r249, [%SP+5644];
	ld.u32 	%r250, [%SP+5648];
	ld.u32 	%r251, [%SP+5652];
	ld.f32 	%f600, [%SP+5656];
	ld.f32 	%f601, [%SP+5660];
	ld.f32 	%f602, [%SP+5664];
	ld.f32 	%f603, [%SP+5668];
	ld.f32 	%f604, [%SP+5672];
	ld.f32 	%f605, [%SP+5676];
	ld.f32 	%f606, [%SP+5680];
	ld.f32 	%f607, [%SP+5684];
	ld.f32 	%f608, [%SP+5688];
	ld.f32 	%f609, [%SP+5692];
	ld.f32 	%f610, [%SP+5696];
	ld.f32 	%f611, [%SP+5700];
	ld.f32 	%f612, [%SP+5704];
	ld.f32 	%f613, [%SP+5708];
	ld.f32 	%f614, [%SP+5712];
	ld.f32 	%f615, [%SP+5716];
	ld.f32 	%f616, [%SP+5720];
	ld.f32 	%f617, [%SP+5724];
	ld.f32 	%f618, [%SP+5728];
	ld.f32 	%f619, [%SP+5732];
	ld.f32 	%f620, [%SP+5736];
	ld.f32 	%f621, [%SP+5740];
	ld.f32 	%f622, [%SP+5744];
	ld.f32 	%f623, [%SP+5748];
$L__tmp3826:
	.loc	20 241 42
	st.f32 	[%SP+5932], %f623;
	st.f32 	[%SP+5928], %f622;
	st.f32 	[%SP+5924], %f621;
	st.f32 	[%SP+5920], %f620;
	st.f32 	[%SP+5916], %f619;
	st.f32 	[%SP+5912], %f618;
	st.f32 	[%SP+5908], %f617;
	st.f32 	[%SP+5904], %f616;
	st.f32 	[%SP+5900], %f615;
	st.f32 	[%SP+5896], %f614;
	st.f32 	[%SP+5892], %f613;
	st.f32 	[%SP+5888], %f612;
	st.f32 	[%SP+5884], %f611;
	st.f32 	[%SP+5880], %f610;
	st.f32 	[%SP+5876], %f609;
	st.f32 	[%SP+5872], %f608;
	st.f32 	[%SP+5868], %f607;
	st.f32 	[%SP+5864], %f606;
	st.f32 	[%SP+5860], %f605;
	st.f32 	[%SP+5856], %f604;
	st.f32 	[%SP+5852], %f603;
	st.f32 	[%SP+5848], %f602;
	st.f32 	[%SP+5844], %f601;
	st.f32 	[%SP+5840], %f600;
	st.u32 	[%SP+5836], %r251;
	st.u32 	[%SP+5832], %r250;
	st.u32 	[%SP+5828], %r249;
	st.f32 	[%SP+5824], %f599;
	st.f32 	[%SP+5820], %f598;
	st.u16 	[%SP+5818], %rs12;
	st.u16 	[%SP+5816], %rs11;
	st.u64 	[%SP+5808], %rd563;
	add.u64 	%rd564, %SP, 5808;
	add.s64 	%rd565, %rd564, 8;
	ld.u16 	%rs13, [%rd565+2];
	ld.f32 	%f624, [%rd565+4];
	ld.f32 	%f625, [%rd565+8];
	ld.u16 	%rs14, [%SP+5816];
	st.f32 	[%SP+5792], %f625;
	st.f32 	[%SP+5788], %f624;
	st.u16 	[%SP+5786], %rs13;
	st.u16 	[%SP+5784], %rs14;
	add.u64 	%rd566, %SP, 5796;
	mov.b64 	%rd567, %rd566;
$L__tmp3827:
	.loc	20 0 42
	add.u64 	%rd568, %SP, 5800;
	mov.b64 	%rd569, %rd568;
$L__tmp3828:
	add.u64 	%rd570, %SP, 5784;
	mov.b64 	%rd571, %rd570;
	st.u64 	[%SP+5584], %rd571;
	mov.f32 	%f626, %f6;
$L__tmp3829:
	.loc	20 241 5
	bra.uni	$L__tmp3830;
$L__tmp3830:
	.loc	20 217 27
	ld.u64 	%rd572, [%SP+5584];
	ld.f32 	%f627, [%rd572+4];
	mov.f32 	%f628, %f627;
$L__tmp3831:
	.loc	20 218 25
	ld.u64 	%rd573, [%SP+5584];
	ld.f32 	%f629, [%rd573+8];
	mov.f32 	%f630, %f629;
$L__tmp3832:
	.loc	20 219 30
	ld.u64 	%rd574, [%SP+5584];
	ld.u16 	%rs15, [%rd574];
	cvt.u32.u16 	%r252, %rs15;
	sub.s32 	%r253, %r252, 1;
	cvt.rn.f32.s32 	%f631, %r253;
$L__tmp3833:
	.loc	20 224 22
	sub.f32 	%f632, %f626, %f628;
	mul.f32 	%f633, %f632, %f631;
	sub.f32 	%f634, %f630, %f628;
	div.rn.f32 	%f635, %f633, %f634;
	.loc	20 224 34
	{ // callseq 261, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f631;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f635;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3minEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f636, [retval0+0];
	} // callseq 261
	.loc	20 224 24
	mov.f32 	%f637, 0f00000000;
	{ // callseq 262, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f637;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f636;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3maxEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f638, [retval0+0];
$L__tmp3834:
	} // callseq 262
	.loc	20 225 26
	{ // callseq 263, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f638;
	.param .b32 retval0;
	call.uni (retval0), 
	floorf, 
	(
	param0
	);
	ld.param.f32 	%f639, [retval0+0];
$L__tmp3835:
	} // callseq 263
	.loc	20 227 5
	sub.f32 	%f640, %f638, %f639;
	st.f32 	[%rd567], %f640;
	.loc	20 228 5
	cvt.rzi.s32.f32 	%r254, %f639;
	st.u32 	[%rd569], %r254;
$L__tmp3836:
	.loc	20 244 29
	ld.u64 	%rd575, [%SP+5776];
	add.s64 	%rd576, %rd575, 32;
	ld.u32 	%r255, [%SP+5800];
	cvt.s64.s32 	%rd577, %r255;
	mul.lo.s64 	%rd578, %rd577, 48;
	add.s64 	%rd579, %rd576, %rd578;
$L__tmp3837:
	.loc	20 247 5
	ld.u64 	%rd580, [%SP+5752];
	ld.u64 	%rd581, [%SP+5760];
	ld.u64 	%rd582, [%SP+5768];
	ld.f32 	%f641, [%SP+5796];
	mov.b64 	%rd583, %rd580;
	st.u64 	[%SP+5408], %rd583;
	mov.b64 	%rd584, %rd581;
	st.u64 	[%SP+5416], %rd584;
	mov.b64 	%rd585, %rd582;
	st.u64 	[%SP+5424], %rd585;
	mov.b64 	%rd586, %rd579;
	st.u64 	[%SP+5432], %rd586;
	mov.f32 	%f7, %f641;
$L__tmp3838:
	.loc	20 247 5
	bra.uni	$L__tmp3839;
$L__tmp3839:
	.loc	20 172 5
	ld.u64 	%rd5, [%SP+5408];
	ld.u64 	%rd587, [%SP+5432];
	mov.b64 	%rd588, %rd587;
	st.u64 	[%SP+5376], %rd588;
	.loc	20 172 10
	bra.uni	$L__tmp3840;
$L__tmp3840:
	.loc	20 63 18
	mov.u32 	%r256, 0;
	mov.b32 	%r8, %r256;
$L__tmp3841:
	.loc	20 63 5
	mov.u32 	%r684, %r8;
$L__tmp3842:
	bra.uni 	$L__BB21_12;

$L__BB21_12:
	mov.u32 	%r9, %r684;
$L__tmp3843:
	cvt.s64.s32 	%rd589, %r9;
	setp.lt.u64 	%p55, %rd589, 16;
	not.pred 	%p56, %p55;
	@%p56 bra 	$L__BB21_14;
	bra.uni 	$L__BB21_13;

$L__BB21_13:
$L__tmp3844:
	.loc	20 64 9
	cvt.s64.s32 	%rd804, %r9;
	add.u64 	%rd805, %SP, 5392;
	add.s64 	%rd806, %rd805, %rd804;
	ld.u64 	%rd807, [%SP+5376];
	cvt.s64.s32 	%rd808, %r9;
	add.s64 	%rd802, %rd807, %rd808;
$L__tmp3845:
	.loc	20 64 40
	bra.uni	$L__tmp3846;
$L__tmp3846:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd801, %rd802;
	// end inline asm
$L__tmp3847:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r350,%r351,%r352,%r353}, [%rd801];
	// end inline asm
	st.u32 	[%SP+5360], %r350;
	st.u32 	[%SP+5364], %r351;
	st.u32 	[%SP+5368], %r352;
	st.u32 	[%SP+5372], %r353;
	.loc	20 56 5
	ld.u32 	%r354, [%SP+5360];
	ld.u32 	%r355, [%SP+5364];
	ld.u32 	%r356, [%SP+5368];
	ld.u32 	%r357, [%SP+5372];
$L__tmp3848:
	.loc	20 64 40
	st.u32 	[%rd806+12], %r357;
	st.u32 	[%rd806+8], %r356;
	st.u32 	[%rd806+4], %r355;
	st.u32 	[%rd806], %r354;
$L__tmp3849:
	.loc	20 63 42
	add.s32 	%r10, %r9, 16;
$L__tmp3850:
	mov.u32 	%r684, %r10;
$L__tmp3851:
	bra.uni 	$L__BB21_12;
$L__tmp3852:

$L__BB21_14:
	.loc	20 65 5
	ld.f32 	%f642, [%SP+5392];
	ld.f32 	%f643, [%SP+5396];
	ld.f32 	%f644, [%SP+5400];
	ld.f32 	%f645, [%SP+5404];
$L__tmp3853:
	.loc	20 172 10
	st.f32 	[%rd5+12], %f645;
	st.f32 	[%rd5+8], %f644;
	st.f32 	[%rd5+4], %f643;
	st.f32 	[%rd5], %f642;
	.loc	20 173 5
	ld.u64 	%rd6, [%SP+5416];
	ld.u64 	%rd590, [%SP+5432];
	add.s64 	%rd7, %rd590, 16;
$L__tmp3854:
	.loc	20 173 10
	bra.uni	$L__tmp3855;
$L__tmp3855:
	.loc	20 63 18
	mov.u32 	%r257, 0;
	mov.b32 	%r11, %r257;
$L__tmp3856:
	.loc	20 63 5
	mov.u32 	%r685, %r11;
$L__tmp3857:
	bra.uni 	$L__BB21_15;

$L__BB21_15:
	mov.u32 	%r12, %r685;
$L__tmp3858:
	cvt.s64.s32 	%rd591, %r12;
	setp.lt.u64 	%p57, %rd591, 16;
	not.pred 	%p58, %p57;
	@%p58 bra 	$L__BB21_17;
	bra.uni 	$L__BB21_16;

$L__BB21_16:
$L__tmp3859:
	.loc	20 64 9
	cvt.s64.s32 	%rd797, %r12;
	add.u64 	%rd798, %SP, 5344;
	add.s64 	%rd799, %rd798, %rd797;
	cvt.s64.s32 	%rd800, %r12;
	add.s64 	%rd795, %rd7, %rd800;
$L__tmp3860:
	.loc	20 64 40
	bra.uni	$L__tmp3861;
$L__tmp3861:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd794, %rd795;
	// end inline asm
$L__tmp3862:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r342,%r343,%r344,%r345}, [%rd794];
	// end inline asm
	st.u32 	[%SP+5328], %r342;
	st.u32 	[%SP+5332], %r343;
	st.u32 	[%SP+5336], %r344;
	st.u32 	[%SP+5340], %r345;
	.loc	20 56 5
	ld.u32 	%r346, [%SP+5328];
	ld.u32 	%r347, [%SP+5332];
	ld.u32 	%r348, [%SP+5336];
	ld.u32 	%r349, [%SP+5340];
$L__tmp3863:
	.loc	20 64 40
	st.u32 	[%rd799+12], %r349;
	st.u32 	[%rd799+8], %r348;
	st.u32 	[%rd799+4], %r347;
	st.u32 	[%rd799], %r346;
$L__tmp3864:
	.loc	20 63 42
	add.s32 	%r13, %r12, 16;
$L__tmp3865:
	mov.u32 	%r685, %r13;
$L__tmp3866:
	bra.uni 	$L__BB21_15;
$L__tmp3867:

$L__BB21_17:
	.loc	20 65 5
	ld.f32 	%f646, [%SP+5344];
	ld.f32 	%f647, [%SP+5348];
	ld.f32 	%f648, [%SP+5352];
	ld.f32 	%f649, [%SP+5356];
$L__tmp3868:
	.loc	20 173 10
	st.f32 	[%rd6+12], %f649;
	st.f32 	[%rd6+8], %f648;
	st.f32 	[%rd6+4], %f647;
	st.f32 	[%rd6], %f646;
	.loc	20 174 5
	ld.u64 	%rd8, [%SP+5424];
	ld.u64 	%rd592, [%SP+5432];
	add.s64 	%rd9, %rd592, 32;
$L__tmp3869:
	.loc	20 174 10
	bra.uni	$L__tmp3870;
$L__tmp3870:
	.loc	20 63 18
	mov.u32 	%r258, 0;
	mov.b32 	%r14, %r258;
$L__tmp3871:
	.loc	20 63 5
	mov.u32 	%r686, %r14;
$L__tmp3872:
	bra.uni 	$L__BB21_18;

$L__BB21_18:
	mov.u32 	%r15, %r686;
$L__tmp3873:
	cvt.s64.s32 	%rd593, %r15;
	setp.lt.u64 	%p59, %rd593, 16;
	not.pred 	%p60, %p59;
	@%p60 bra 	$L__BB21_20;
	bra.uni 	$L__BB21_19;

$L__BB21_19:
$L__tmp3874:
	.loc	20 64 9
	cvt.s64.s32 	%rd790, %r15;
	add.u64 	%rd791, %SP, 5312;
	add.s64 	%rd792, %rd791, %rd790;
	cvt.s64.s32 	%rd793, %r15;
	add.s64 	%rd788, %rd9, %rd793;
$L__tmp3875:
	.loc	20 64 40
	bra.uni	$L__tmp3876;
$L__tmp3876:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd787, %rd788;
	// end inline asm
$L__tmp3877:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r334,%r335,%r336,%r337}, [%rd787];
	// end inline asm
	st.u32 	[%SP+5296], %r334;
	st.u32 	[%SP+5300], %r335;
	st.u32 	[%SP+5304], %r336;
	st.u32 	[%SP+5308], %r337;
	.loc	20 56 5
	ld.u32 	%r338, [%SP+5296];
	ld.u32 	%r339, [%SP+5300];
	ld.u32 	%r340, [%SP+5304];
	ld.u32 	%r341, [%SP+5308];
$L__tmp3878:
	.loc	20 64 40
	st.u32 	[%rd792+12], %r341;
	st.u32 	[%rd792+8], %r340;
	st.u32 	[%rd792+4], %r339;
	st.u32 	[%rd792], %r338;
$L__tmp3879:
	.loc	20 63 42
	add.s32 	%r16, %r15, 16;
$L__tmp3880:
	mov.u32 	%r686, %r16;
$L__tmp3881:
	bra.uni 	$L__BB21_18;
$L__tmp3882:

$L__BB21_20:
	.loc	20 65 5
	ld.f32 	%f650, [%SP+5312];
	ld.f32 	%f651, [%SP+5316];
	ld.f32 	%f652, [%SP+5320];
	ld.f32 	%f653, [%SP+5324];
$L__tmp3883:
	.loc	20 174 10
	st.f32 	[%rd8+12], %f653;
	st.f32 	[%rd8+8], %f652;
	st.f32 	[%rd8+4], %f651;
	st.f32 	[%rd8], %f650;
	.loc	20 177 5
	setp.gt.f32 	%p61, %f7, 0f00000000;
	not.pred 	%p62, %p61;
	@%p62 bra 	$L__BB21_31;
	bra.uni 	$L__BB21_21;

$L__BB21_21:
$L__tmp3884:
	.loc	20 179 24
	mov.f32 	%f654, 0f3F800000;
	sub.f32 	%f8, %f654, %f7;
$L__tmp3885:
	.loc	20 180 9
	ld.u64 	%rd10, [%SP+5408];
	ld.u64 	%rd594, [%SP+5408];
	mov.b64 	%rd595, %rd594;
	st.u64 	[%SP+5280], %rd595;
	mov.f32 	%f655, %f8;
$L__tmp3886:
	.loc	20 180 30
	bra.uni	$L__tmp3887;
$L__tmp3887:
	.loc	20 45 5
	ld.u64 	%rd596, [%SP+5280];
	ld.f32 	%f656, [%rd596];
	mul.f32 	%f657, %f656, %f655;
	ld.u64 	%rd597, [%SP+5280];
	ld.f32 	%f658, [%rd597+4];
	mul.f32 	%f659, %f658, %f655;
	ld.u64 	%rd598, [%SP+5280];
	ld.f32 	%f660, [%rd598+8];
	mul.f32 	%f661, %f660, %f655;
	ld.u64 	%rd599, [%SP+5280];
	ld.f32 	%f662, [%rd599+12];
	mul.f32 	%f663, %f662, %f655;
$L__tmp3888:
	.loc	20 45 12
	{ // callseq 264, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f657;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f659;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f661;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f663;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f664, %f665, %f666, %f667}, [retval0+0];
	} // callseq 264
$L__tmp3889:
	.loc	20 180 30
	st.f32 	[%SP+5452], %f667;
	st.f32 	[%SP+5448], %f666;
	st.f32 	[%SP+5444], %f665;
	st.f32 	[%SP+5440], %f664;
	ld.u64 	%rd600, [%SP+5432];
	add.s64 	%rd11, %rd600, 48;
$L__tmp3890:
	.loc	20 180 72
	bra.uni	$L__tmp3891;
$L__tmp3891:
	.loc	20 63 18
	mov.u32 	%r259, 0;
	mov.b32 	%r17, %r259;
$L__tmp3892:
	.loc	20 63 5
	mov.u32 	%r687, %r17;
$L__tmp3893:
	bra.uni 	$L__BB21_22;

$L__BB21_22:
	mov.u32 	%r18, %r687;
$L__tmp3894:
	cvt.s64.s32 	%rd601, %r18;
	setp.lt.u64 	%p63, %rd601, 16;
	not.pred 	%p64, %p63;
	@%p64 bra 	$L__BB21_24;
	bra.uni 	$L__BB21_23;

$L__BB21_23:
$L__tmp3895:
	.loc	20 64 9
	cvt.s64.s32 	%rd783, %r18;
	add.u64 	%rd784, %SP, 5264;
	add.s64 	%rd785, %rd784, %rd783;
	cvt.s64.s32 	%rd786, %r18;
	add.s64 	%rd781, %rd11, %rd786;
$L__tmp3896:
	.loc	20 64 40
	bra.uni	$L__tmp3897;
$L__tmp3897:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd780, %rd781;
	// end inline asm
$L__tmp3898:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r326,%r327,%r328,%r329}, [%rd780];
	// end inline asm
	st.u32 	[%SP+5248], %r326;
	st.u32 	[%SP+5252], %r327;
	st.u32 	[%SP+5256], %r328;
	st.u32 	[%SP+5260], %r329;
	.loc	20 56 5
	ld.u32 	%r330, [%SP+5248];
	ld.u32 	%r331, [%SP+5252];
	ld.u32 	%r332, [%SP+5256];
	ld.u32 	%r333, [%SP+5260];
$L__tmp3899:
	.loc	20 64 40
	st.u32 	[%rd785+12], %r333;
	st.u32 	[%rd785+8], %r332;
	st.u32 	[%rd785+4], %r331;
	st.u32 	[%rd785], %r330;
$L__tmp3900:
	.loc	20 63 42
	add.s32 	%r19, %r18, 16;
$L__tmp3901:
	mov.u32 	%r687, %r19;
$L__tmp3902:
	bra.uni 	$L__BB21_22;
$L__tmp3903:

$L__BB21_24:
	.loc	20 65 5
	ld.f32 	%f668, [%SP+5264];
	ld.f32 	%f669, [%SP+5268];
	ld.f32 	%f670, [%SP+5272];
	ld.f32 	%f671, [%SP+5276];
$L__tmp3904:
	.loc	20 180 72
	st.f32 	[%SP+5484], %f671;
	st.f32 	[%SP+5480], %f670;
	st.f32 	[%SP+5476], %f669;
	st.f32 	[%SP+5472], %f668;
	add.u64 	%rd602, %SP, 5472;
	mov.b64 	%rd603, %rd602;
	st.u64 	[%SP+5240], %rd603;
	mov.f32 	%f672, %f7;
$L__tmp3905:
	.loc	20 180 56
	bra.uni	$L__tmp3906;
$L__tmp3906:
	.loc	20 45 5
	ld.u64 	%rd604, [%SP+5240];
	ld.f32 	%f673, [%rd604];
	mul.f32 	%f674, %f673, %f672;
	ld.u64 	%rd605, [%SP+5240];
	ld.f32 	%f675, [%rd605+4];
	mul.f32 	%f676, %f675, %f672;
	ld.u64 	%rd606, [%SP+5240];
	ld.f32 	%f677, [%rd606+8];
	mul.f32 	%f678, %f677, %f672;
	ld.u64 	%rd607, [%SP+5240];
	ld.f32 	%f679, [%rd607+12];
	mul.f32 	%f680, %f679, %f672;
$L__tmp3907:
	.loc	20 45 12
	{ // callseq 265, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f674;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f676;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f678;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f680;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f681, %f682, %f683, %f684}, [retval0+0];
	} // callseq 265
$L__tmp3908:
	.loc	20 180 56
	st.f32 	[%SP+5468], %f684;
	st.f32 	[%SP+5464], %f683;
	st.f32 	[%SP+5460], %f682;
	st.f32 	[%SP+5456], %f681;
	add.u64 	%rd608, %SP, 5440;
	mov.b64 	%rd609, %rd608;
	st.u64 	[%SP+5224], %rd609;
	add.u64 	%rd610, %SP, 5456;
	mov.b64 	%rd611, %rd610;
	st.u64 	[%SP+5232], %rd611;
	.loc	20 180 14
	bra.uni	$L__tmp3909;
$L__tmp3909:
	.loc	20 40 5
	ld.u64 	%rd612, [%SP+5224];
	ld.f32 	%f685, [%rd612];
	ld.u64 	%rd613, [%SP+5232];
	ld.f32 	%f686, [%rd613];
	add.f32 	%f687, %f685, %f686;
	ld.u64 	%rd614, [%SP+5224];
	ld.f32 	%f688, [%rd614+4];
	ld.u64 	%rd615, [%SP+5232];
	ld.f32 	%f689, [%rd615+4];
	add.f32 	%f690, %f688, %f689;
	ld.u64 	%rd616, [%SP+5224];
	ld.f32 	%f691, [%rd616+8];
	ld.u64 	%rd617, [%SP+5232];
	ld.f32 	%f692, [%rd617+8];
	add.f32 	%f693, %f691, %f692;
	ld.u64 	%rd618, [%SP+5224];
	ld.f32 	%f694, [%rd618+12];
	ld.u64 	%rd619, [%SP+5232];
	ld.f32 	%f695, [%rd619+12];
	add.f32 	%f696, %f694, %f695;
$L__tmp3910:
	.loc	20 40 12
	{ // callseq 266, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f687;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f690;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f693;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f696;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f697, %f698, %f699, %f700}, [retval0+0];
	} // callseq 266
$L__tmp3911:
	.loc	20 180 14
	st.f32 	[%rd10+12], %f700;
	st.f32 	[%rd10+8], %f699;
	st.f32 	[%rd10+4], %f698;
	st.f32 	[%rd10], %f697;
	.loc	20 181 9
	ld.u64 	%rd12, [%SP+5416];
	ld.u64 	%rd620, [%SP+5416];
	mov.b64 	%rd621, %rd620;
	st.u64 	[%SP+5216], %rd621;
	mov.f32 	%f701, %f8;
$L__tmp3912:
	.loc	20 181 30
	bra.uni	$L__tmp3913;
$L__tmp3913:
	.loc	20 45 5
	ld.u64 	%rd622, [%SP+5216];
	ld.f32 	%f702, [%rd622];
	mul.f32 	%f703, %f702, %f701;
	ld.u64 	%rd623, [%SP+5216];
	ld.f32 	%f704, [%rd623+4];
	mul.f32 	%f705, %f704, %f701;
	ld.u64 	%rd624, [%SP+5216];
	ld.f32 	%f706, [%rd624+8];
	mul.f32 	%f707, %f706, %f701;
	ld.u64 	%rd625, [%SP+5216];
	ld.f32 	%f708, [%rd625+12];
	mul.f32 	%f709, %f708, %f701;
$L__tmp3914:
	.loc	20 45 12
	{ // callseq 267, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f703;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f705;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f707;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f709;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f710, %f711, %f712, %f713}, [retval0+0];
	} // callseq 267
$L__tmp3915:
	.loc	20 181 30
	st.f32 	[%SP+5500], %f713;
	st.f32 	[%SP+5496], %f712;
	st.f32 	[%SP+5492], %f711;
	st.f32 	[%SP+5488], %f710;
	ld.u64 	%rd626, [%SP+5432];
	add.s64 	%rd13, %rd626, 64;
$L__tmp3916:
	.loc	20 181 72
	bra.uni	$L__tmp3917;
$L__tmp3917:
	.loc	20 63 18
	mov.u32 	%r260, 0;
	mov.b32 	%r20, %r260;
$L__tmp3918:
	.loc	20 63 5
	mov.u32 	%r688, %r20;
$L__tmp3919:
	bra.uni 	$L__BB21_25;

$L__BB21_25:
	mov.u32 	%r21, %r688;
$L__tmp3920:
	cvt.s64.s32 	%rd627, %r21;
	setp.lt.u64 	%p65, %rd627, 16;
	not.pred 	%p66, %p65;
	@%p66 bra 	$L__BB21_27;
	bra.uni 	$L__BB21_26;

$L__BB21_26:
$L__tmp3921:
	.loc	20 64 9
	cvt.s64.s32 	%rd776, %r21;
	add.u64 	%rd777, %SP, 5200;
	add.s64 	%rd778, %rd777, %rd776;
	cvt.s64.s32 	%rd779, %r21;
	add.s64 	%rd774, %rd13, %rd779;
$L__tmp3922:
	.loc	20 64 40
	bra.uni	$L__tmp3923;
$L__tmp3923:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd773, %rd774;
	// end inline asm
$L__tmp3924:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r318,%r319,%r320,%r321}, [%rd773];
	// end inline asm
	st.u32 	[%SP+5184], %r318;
	st.u32 	[%SP+5188], %r319;
	st.u32 	[%SP+5192], %r320;
	st.u32 	[%SP+5196], %r321;
	.loc	20 56 5
	ld.u32 	%r322, [%SP+5184];
	ld.u32 	%r323, [%SP+5188];
	ld.u32 	%r324, [%SP+5192];
	ld.u32 	%r325, [%SP+5196];
$L__tmp3925:
	.loc	20 64 40
	st.u32 	[%rd778+12], %r325;
	st.u32 	[%rd778+8], %r324;
	st.u32 	[%rd778+4], %r323;
	st.u32 	[%rd778], %r322;
$L__tmp3926:
	.loc	20 63 42
	add.s32 	%r22, %r21, 16;
$L__tmp3927:
	mov.u32 	%r688, %r22;
$L__tmp3928:
	bra.uni 	$L__BB21_25;
$L__tmp3929:

$L__BB21_27:
	.loc	20 65 5
	ld.f32 	%f714, [%SP+5200];
	ld.f32 	%f715, [%SP+5204];
	ld.f32 	%f716, [%SP+5208];
	ld.f32 	%f717, [%SP+5212];
$L__tmp3930:
	.loc	20 181 72
	st.f32 	[%SP+5532], %f717;
	st.f32 	[%SP+5528], %f716;
	st.f32 	[%SP+5524], %f715;
	st.f32 	[%SP+5520], %f714;
	add.u64 	%rd628, %SP, 5520;
	mov.b64 	%rd629, %rd628;
	st.u64 	[%SP+5176], %rd629;
	mov.f32 	%f718, %f7;
$L__tmp3931:
	.loc	20 181 56
	bra.uni	$L__tmp3932;
$L__tmp3932:
	.loc	20 45 5
	ld.u64 	%rd630, [%SP+5176];
	ld.f32 	%f719, [%rd630];
	mul.f32 	%f720, %f719, %f718;
	ld.u64 	%rd631, [%SP+5176];
	ld.f32 	%f721, [%rd631+4];
	mul.f32 	%f722, %f721, %f718;
	ld.u64 	%rd632, [%SP+5176];
	ld.f32 	%f723, [%rd632+8];
	mul.f32 	%f724, %f723, %f718;
	ld.u64 	%rd633, [%SP+5176];
	ld.f32 	%f725, [%rd633+12];
	mul.f32 	%f726, %f725, %f718;
$L__tmp3933:
	.loc	20 45 12
	{ // callseq 268, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f720;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f722;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f724;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f726;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f727, %f728, %f729, %f730}, [retval0+0];
	} // callseq 268
$L__tmp3934:
	.loc	20 181 56
	st.f32 	[%SP+5516], %f730;
	st.f32 	[%SP+5512], %f729;
	st.f32 	[%SP+5508], %f728;
	st.f32 	[%SP+5504], %f727;
	add.u64 	%rd634, %SP, 5488;
	mov.b64 	%rd635, %rd634;
	st.u64 	[%SP+5160], %rd635;
	add.u64 	%rd636, %SP, 5504;
	mov.b64 	%rd637, %rd636;
	st.u64 	[%SP+5168], %rd637;
	.loc	20 181 14
	bra.uni	$L__tmp3935;
$L__tmp3935:
	.loc	20 40 5
	ld.u64 	%rd638, [%SP+5160];
	ld.f32 	%f731, [%rd638];
	ld.u64 	%rd639, [%SP+5168];
	ld.f32 	%f732, [%rd639];
	add.f32 	%f733, %f731, %f732;
	ld.u64 	%rd640, [%SP+5160];
	ld.f32 	%f734, [%rd640+4];
	ld.u64 	%rd641, [%SP+5168];
	ld.f32 	%f735, [%rd641+4];
	add.f32 	%f736, %f734, %f735;
	ld.u64 	%rd642, [%SP+5160];
	ld.f32 	%f737, [%rd642+8];
	ld.u64 	%rd643, [%SP+5168];
	ld.f32 	%f738, [%rd643+8];
	add.f32 	%f739, %f737, %f738;
	ld.u64 	%rd644, [%SP+5160];
	ld.f32 	%f740, [%rd644+12];
	ld.u64 	%rd645, [%SP+5168];
	ld.f32 	%f741, [%rd645+12];
	add.f32 	%f742, %f740, %f741;
$L__tmp3936:
	.loc	20 40 12
	{ // callseq 269, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f733;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f736;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f739;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f742;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f743, %f744, %f745, %f746}, [retval0+0];
	} // callseq 269
$L__tmp3937:
	.loc	20 181 14
	st.f32 	[%rd12+12], %f746;
	st.f32 	[%rd12+8], %f745;
	st.f32 	[%rd12+4], %f744;
	st.f32 	[%rd12], %f743;
	.loc	20 182 9
	ld.u64 	%rd14, [%SP+5424];
	ld.u64 	%rd646, [%SP+5424];
	mov.b64 	%rd647, %rd646;
	st.u64 	[%SP+5152], %rd647;
	mov.f32 	%f747, %f8;
$L__tmp3938:
	.loc	20 182 30
	bra.uni	$L__tmp3939;
$L__tmp3939:
	.loc	20 45 5
	ld.u64 	%rd648, [%SP+5152];
	ld.f32 	%f748, [%rd648];
	mul.f32 	%f749, %f748, %f747;
	ld.u64 	%rd649, [%SP+5152];
	ld.f32 	%f750, [%rd649+4];
	mul.f32 	%f751, %f750, %f747;
	ld.u64 	%rd650, [%SP+5152];
	ld.f32 	%f752, [%rd650+8];
	mul.f32 	%f753, %f752, %f747;
	ld.u64 	%rd651, [%SP+5152];
	ld.f32 	%f754, [%rd651+12];
	mul.f32 	%f755, %f754, %f747;
$L__tmp3940:
	.loc	20 45 12
	{ // callseq 270, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f749;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f751;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f753;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f755;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f756, %f757, %f758, %f759}, [retval0+0];
	} // callseq 270
$L__tmp3941:
	.loc	20 182 30
	st.f32 	[%SP+5548], %f759;
	st.f32 	[%SP+5544], %f758;
	st.f32 	[%SP+5540], %f757;
	st.f32 	[%SP+5536], %f756;
	ld.u64 	%rd652, [%SP+5432];
	add.s64 	%rd15, %rd652, 80;
$L__tmp3942:
	.loc	20 182 72
	bra.uni	$L__tmp3943;
$L__tmp3943:
	.loc	20 63 18
	mov.u32 	%r261, 0;
	mov.b32 	%r23, %r261;
$L__tmp3944:
	.loc	20 63 5
	mov.u32 	%r689, %r23;
$L__tmp3945:
	bra.uni 	$L__BB21_28;

$L__BB21_28:
	mov.u32 	%r24, %r689;
$L__tmp3946:
	cvt.s64.s32 	%rd653, %r24;
	setp.lt.u64 	%p67, %rd653, 16;
	not.pred 	%p68, %p67;
	@%p68 bra 	$L__BB21_30;
	bra.uni 	$L__BB21_29;

$L__BB21_29:
$L__tmp3947:
	.loc	20 64 9
	cvt.s64.s32 	%rd769, %r24;
	add.u64 	%rd770, %SP, 5136;
	add.s64 	%rd771, %rd770, %rd769;
	cvt.s64.s32 	%rd772, %r24;
	add.s64 	%rd767, %rd15, %rd772;
$L__tmp3948:
	.loc	20 64 40
	bra.uni	$L__tmp3949;
$L__tmp3949:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd766, %rd767;
	// end inline asm
$L__tmp3950:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r310,%r311,%r312,%r313}, [%rd766];
	// end inline asm
	st.u32 	[%SP+5120], %r310;
	st.u32 	[%SP+5124], %r311;
	st.u32 	[%SP+5128], %r312;
	st.u32 	[%SP+5132], %r313;
	.loc	20 56 5
	ld.u32 	%r314, [%SP+5120];
	ld.u32 	%r315, [%SP+5124];
	ld.u32 	%r316, [%SP+5128];
	ld.u32 	%r317, [%SP+5132];
$L__tmp3951:
	.loc	20 64 40
	st.u32 	[%rd771+12], %r317;
	st.u32 	[%rd771+8], %r316;
	st.u32 	[%rd771+4], %r315;
	st.u32 	[%rd771], %r314;
$L__tmp3952:
	.loc	20 63 42
	add.s32 	%r25, %r24, 16;
$L__tmp3953:
	mov.u32 	%r689, %r25;
$L__tmp3954:
	bra.uni 	$L__BB21_28;
$L__tmp3955:

$L__BB21_30:
	.loc	20 65 5
	ld.f32 	%f760, [%SP+5136];
	ld.f32 	%f761, [%SP+5140];
	ld.f32 	%f762, [%SP+5144];
	ld.f32 	%f763, [%SP+5148];
$L__tmp3956:
	.loc	20 182 72
	st.f32 	[%SP+5580], %f763;
	st.f32 	[%SP+5576], %f762;
	st.f32 	[%SP+5572], %f761;
	st.f32 	[%SP+5568], %f760;
	add.u64 	%rd654, %SP, 5568;
	mov.b64 	%rd655, %rd654;
	st.u64 	[%SP+5104], %rd655;
	mov.f32 	%f764, %f7;
$L__tmp3957:
	.loc	20 182 56
	bra.uni	$L__tmp3958;
$L__tmp3958:
	.loc	20 45 5
	ld.u64 	%rd656, [%SP+5104];
	ld.f32 	%f765, [%rd656];
	mul.f32 	%f766, %f765, %f764;
	ld.u64 	%rd657, [%SP+5104];
	ld.f32 	%f767, [%rd657+4];
	mul.f32 	%f768, %f767, %f764;
	ld.u64 	%rd658, [%SP+5104];
	ld.f32 	%f769, [%rd658+8];
	mul.f32 	%f770, %f769, %f764;
	ld.u64 	%rd659, [%SP+5104];
	ld.f32 	%f771, [%rd659+12];
	mul.f32 	%f772, %f771, %f764;
$L__tmp3959:
	.loc	20 45 12
	{ // callseq 271, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f766;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f768;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f770;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f772;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f773, %f774, %f775, %f776}, [retval0+0];
	} // callseq 271
$L__tmp3960:
	.loc	20 182 56
	st.f32 	[%SP+5564], %f776;
	st.f32 	[%SP+5560], %f775;
	st.f32 	[%SP+5556], %f774;
	st.f32 	[%SP+5552], %f773;
	add.u64 	%rd660, %SP, 5536;
	mov.b64 	%rd661, %rd660;
	st.u64 	[%SP+5088], %rd661;
	add.u64 	%rd662, %SP, 5552;
	mov.b64 	%rd663, %rd662;
	st.u64 	[%SP+5096], %rd663;
	.loc	20 182 14
	bra.uni	$L__tmp3961;
$L__tmp3961:
	.loc	20 40 5
	ld.u64 	%rd664, [%SP+5088];
	ld.f32 	%f777, [%rd664];
	ld.u64 	%rd665, [%SP+5096];
	ld.f32 	%f778, [%rd665];
	add.f32 	%f779, %f777, %f778;
	ld.u64 	%rd666, [%SP+5088];
	ld.f32 	%f780, [%rd666+4];
	ld.u64 	%rd667, [%SP+5096];
	ld.f32 	%f781, [%rd667+4];
	add.f32 	%f782, %f780, %f781;
	ld.u64 	%rd668, [%SP+5088];
	ld.f32 	%f783, [%rd668+8];
	ld.u64 	%rd669, [%SP+5096];
	ld.f32 	%f784, [%rd669+8];
	add.f32 	%f785, %f783, %f784;
	ld.u64 	%rd670, [%SP+5088];
	ld.f32 	%f786, [%rd670+12];
	ld.u64 	%rd671, [%SP+5096];
	ld.f32 	%f787, [%rd671+12];
	add.f32 	%f788, %f786, %f787;
$L__tmp3962:
	.loc	20 40 12
	{ // callseq 272, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f779;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f782;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f785;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f788;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f789, %f790, %f791, %f792}, [retval0+0];
	} // callseq 272
$L__tmp3963:
	.loc	20 182 14
	st.f32 	[%rd14+12], %f792;
	st.f32 	[%rd14+8], %f791;
	st.f32 	[%rd14+4], %f790;
	st.f32 	[%rd14], %f789;
	bra.uni 	$L__BB21_31;
$L__tmp3964:

$L__BB21_31:
	.loc	20 291 13
	bra.uni 	$L__BB21_62;
$L__tmp3965:

$L__BB21_32:
	.loc	20 0 13
	mov.b64 	%rd227, %rd4;
$L__tmp3966:
	.loc	20 295 60
	bra.uni	$L__tmp3967;
$L__tmp3967:
	.loc	17 907 5
	// begin inline asm
	call (%rd226), _optix_get_srt_motion_transform_from_handle, (%rd227);
	// end inline asm
$L__tmp3968:
	.loc	20 295 60
	mov.b64 	%rd228, %rd226;
	st.u64 	[%SP+5968], %rd228;
	.loc	20 296 13
	ld.u64 	%rd229, [%SP+5936];
	ld.u64 	%rd230, [%SP+5944];
	ld.u64 	%rd231, [%SP+5952];
	ld.u64 	%rd232, [%SP+5968];
	mov.b64 	%rd233, %rd229;
	st.u64 	[%SP+4744], %rd233;
	mov.b64 	%rd234, %rd230;
	st.u64 	[%SP+4752], %rd234;
	mov.b64 	%rd235, %rd231;
	st.u64 	[%SP+4760], %rd235;
	mov.b64 	%rd236, %rd232;
	st.u64 	[%SP+4768], %rd236;
	mov.f32 	%f9, %f5;
$L__tmp3969:
	.loc	20 296 13
	bra.uni	$L__tmp3970;
$L__tmp3970:
	.loc	20 260 5
	ld.u64 	%rd237, [%SP+4768];
	mov.b64 	%rd238, %rd237;
	st.u64 	[%SP+4576], %rd238;
	.loc	20 260 42
	bra.uni	$L__tmp3971;
$L__tmp3971:
	.loc	20 63 18
	mov.u32 	%r160, 0;
	mov.b32 	%r26, %r160;
$L__tmp3972:
	.loc	20 63 5
	mov.u32 	%r690, %r26;
$L__tmp3973:
	bra.uni 	$L__BB21_33;

$L__BB21_33:
	mov.u32 	%r27, %r690;
$L__tmp3974:
	cvt.s64.s32 	%rd239, %r27;
	setp.lt.u64 	%p33, %rd239, 160;
	not.pred 	%p34, %p33;
	@%p34 bra 	$L__BB21_35;
	bra.uni 	$L__BB21_34;

$L__BB21_34:
$L__tmp3975:
	.loc	20 64 9
	cvt.s64.s32 	%rd544, %r27;
	add.u64 	%rd545, %SP, 4584;
	add.s64 	%rd546, %rd545, %rd544;
	ld.u64 	%rd547, [%SP+4576];
	cvt.s64.s32 	%rd548, %r27;
	add.s64 	%rd542, %rd547, %rd548;
$L__tmp3976:
	.loc	20 64 40
	bra.uni	$L__tmp3977;
$L__tmp3977:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd541, %rd542;
	// end inline asm
$L__tmp3978:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r240,%r241,%r242,%r243}, [%rd541];
	// end inline asm
	st.u32 	[%SP+4560], %r240;
	st.u32 	[%SP+4564], %r241;
	st.u32 	[%SP+4568], %r242;
	st.u32 	[%SP+4572], %r243;
	.loc	20 56 5
	ld.u32 	%r244, [%SP+4560];
	ld.u32 	%r245, [%SP+4564];
	ld.u32 	%r246, [%SP+4568];
	ld.u32 	%r247, [%SP+4572];
$L__tmp3979:
	.loc	20 64 40
	st.u32 	[%rd546+12], %r247;
	st.u32 	[%rd546+8], %r246;
	st.u32 	[%rd546+4], %r245;
	st.u32 	[%rd546], %r244;
$L__tmp3980:
	.loc	20 63 42
	add.s32 	%r28, %r27, 16;
$L__tmp3981:
	mov.u32 	%r690, %r28;
$L__tmp3982:
	bra.uni 	$L__BB21_33;
$L__tmp3983:

$L__BB21_35:
	.loc	20 65 5
	ld.u64 	%rd240, [%SP+4584];
	ld.u16 	%rs6, [%SP+4592];
	ld.u16 	%rs7, [%SP+4594];
	ld.f32 	%f116, [%SP+4596];
	ld.f32 	%f117, [%SP+4600];
	ld.u32 	%r161, [%SP+4604];
	ld.u32 	%r162, [%SP+4608];
	ld.u32 	%r163, [%SP+4612];
	ld.f32 	%f118, [%SP+4616];
	ld.f32 	%f119, [%SP+4620];
	ld.f32 	%f120, [%SP+4624];
	ld.f32 	%f121, [%SP+4628];
	ld.f32 	%f122, [%SP+4632];
	ld.f32 	%f123, [%SP+4636];
	ld.f32 	%f124, [%SP+4640];
	ld.f32 	%f125, [%SP+4644];
	ld.f32 	%f126, [%SP+4648];
	ld.f32 	%f127, [%SP+4652];
	ld.f32 	%f128, [%SP+4656];
	ld.f32 	%f129, [%SP+4660];
	ld.f32 	%f130, [%SP+4664];
	ld.f32 	%f131, [%SP+4668];
	ld.f32 	%f132, [%SP+4672];
	ld.f32 	%f133, [%SP+4676];
	ld.f32 	%f134, [%SP+4680];
	ld.f32 	%f135, [%SP+4684];
	ld.f32 	%f136, [%SP+4688];
	ld.f32 	%f137, [%SP+4692];
	ld.f32 	%f138, [%SP+4696];
	ld.f32 	%f139, [%SP+4700];
	ld.f32 	%f140, [%SP+4704];
	ld.f32 	%f141, [%SP+4708];
	ld.f32 	%f142, [%SP+4712];
	ld.f32 	%f143, [%SP+4716];
	ld.f32 	%f144, [%SP+4720];
	ld.f32 	%f145, [%SP+4724];
	ld.f32 	%f146, [%SP+4728];
	ld.f32 	%f147, [%SP+4732];
	ld.f32 	%f148, [%SP+4736];
	ld.f32 	%f149, [%SP+4740];
$L__tmp3984:
	.loc	20 260 42
	st.f32 	[%SP+5084], %f149;
	st.f32 	[%SP+5080], %f148;
	st.f32 	[%SP+5076], %f147;
	st.f32 	[%SP+5072], %f146;
	st.f32 	[%SP+5068], %f145;
	st.f32 	[%SP+5064], %f144;
	st.f32 	[%SP+5060], %f143;
	st.f32 	[%SP+5056], %f142;
	st.f32 	[%SP+5052], %f141;
	st.f32 	[%SP+5048], %f140;
	st.f32 	[%SP+5044], %f139;
	st.f32 	[%SP+5040], %f138;
	st.f32 	[%SP+5036], %f137;
	st.f32 	[%SP+5032], %f136;
	st.f32 	[%SP+5028], %f135;
	st.f32 	[%SP+5024], %f134;
	st.f32 	[%SP+5020], %f133;
	st.f32 	[%SP+5016], %f132;
	st.f32 	[%SP+5012], %f131;
	st.f32 	[%SP+5008], %f130;
	st.f32 	[%SP+5004], %f129;
	st.f32 	[%SP+5000], %f128;
	st.f32 	[%SP+4996], %f127;
	st.f32 	[%SP+4992], %f126;
	st.f32 	[%SP+4988], %f125;
	st.f32 	[%SP+4984], %f124;
	st.f32 	[%SP+4980], %f123;
	st.f32 	[%SP+4976], %f122;
	st.f32 	[%SP+4972], %f121;
	st.f32 	[%SP+4968], %f120;
	st.f32 	[%SP+4964], %f119;
	st.f32 	[%SP+4960], %f118;
	st.u32 	[%SP+4956], %r163;
	st.u32 	[%SP+4952], %r162;
	st.u32 	[%SP+4948], %r161;
	st.f32 	[%SP+4944], %f117;
	st.f32 	[%SP+4940], %f116;
	st.u16 	[%SP+4938], %rs7;
	st.u16 	[%SP+4936], %rs6;
	st.u64 	[%SP+4928], %rd240;
	add.u64 	%rd241, %SP, 4928;
	add.s64 	%rd242, %rd241, 8;
	ld.u16 	%rs8, [%rd242+2];
	ld.f32 	%f150, [%rd242+4];
	ld.f32 	%f151, [%rd242+8];
	ld.u16 	%rs9, [%SP+4936];
	st.f32 	[%SP+4784], %f151;
	st.f32 	[%SP+4780], %f150;
	st.u16 	[%SP+4778], %rs8;
	st.u16 	[%SP+4776], %rs9;
	add.u64 	%rd243, %SP, 4788;
	mov.b64 	%rd244, %rd243;
$L__tmp3985:
	.loc	20 0 42
	add.u64 	%rd245, %SP, 4792;
	mov.b64 	%rd246, %rd245;
$L__tmp3986:
	add.u64 	%rd247, %SP, 4776;
	mov.b64 	%rd248, %rd247;
	st.u64 	[%SP+4544], %rd248;
	mov.f32 	%f152, %f9;
$L__tmp3987:
	.loc	20 260 5
	bra.uni	$L__tmp3988;
$L__tmp3988:
	.loc	20 217 27
	ld.u64 	%rd249, [%SP+4544];
	ld.f32 	%f153, [%rd249+4];
	mov.f32 	%f154, %f153;
$L__tmp3989:
	.loc	20 218 25
	ld.u64 	%rd250, [%SP+4544];
	ld.f32 	%f155, [%rd250+8];
	mov.f32 	%f156, %f155;
$L__tmp3990:
	.loc	20 219 30
	ld.u64 	%rd251, [%SP+4544];
	ld.u16 	%rs10, [%rd251];
	cvt.u32.u16 	%r164, %rs10;
	sub.s32 	%r165, %r164, 1;
	cvt.rn.f32.s32 	%f157, %r165;
$L__tmp3991:
	.loc	20 224 22
	sub.f32 	%f158, %f152, %f154;
	mul.f32 	%f159, %f158, %f157;
	sub.f32 	%f160, %f156, %f154;
	div.rn.f32 	%f161, %f159, %f160;
	.loc	20 224 34
	{ // callseq 244, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f157;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f161;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3minEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f162, [retval0+0];
	} // callseq 244
	.loc	20 224 24
	mov.f32 	%f163, 0f00000000;
	{ // callseq 245, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f163;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f162;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3maxEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f164, [retval0+0];
$L__tmp3992:
	} // callseq 245
	.loc	20 225 26
	{ // callseq 246, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f164;
	.param .b32 retval0;
	call.uni (retval0), 
	floorf, 
	(
	param0
	);
	ld.param.f32 	%f165, [retval0+0];
$L__tmp3993:
	} // callseq 246
	.loc	20 227 5
	sub.f32 	%f166, %f164, %f165;
	st.f32 	[%rd244], %f166;
	.loc	20 228 5
	cvt.rzi.s32.f32 	%r166, %f165;
	st.u32 	[%rd246], %r166;
$L__tmp3994:
	.loc	20 263 27
	ld.u64 	%rd252, [%SP+4768];
	add.s64 	%rd253, %rd252, 32;
	ld.u32 	%r167, [%SP+4792];
	cvt.s64.s32 	%rd254, %r167;
	shl.b64 	%rd255, %rd254, 6;
	add.s64 	%rd256, %rd253, %rd255;
$L__tmp3995:
	.loc	20 0 27
	add.u64 	%rd257, %SP, 4800;
	.loc	20 267 5
	add.s64 	%rd16, %rd257, 16;
	add.s64 	%rd17, %rd257, 32;
	add.s64 	%rd18, %rd257, 48;
	ld.f32 	%f167, [%SP+4788];
	mov.b64 	%rd258, %rd257;
	st.u64 	[%SP+4336], %rd258;
$L__tmp3996:
	.loc	20 0 5
	mov.b64 	%rd259, %rd256;
	st.u64 	[%SP+4344], %rd259;
	mov.f32 	%f10, %f167;
$L__tmp3997:
	.loc	20 267 5
	bra.uni	$L__tmp3998;
$L__tmp3998:
	.loc	20 193 5
	ld.u64 	%rd19, [%SP+4336];
	ld.u64 	%rd260, [%SP+4344];
	mov.b64 	%rd261, %rd260;
	st.u64 	[%SP+4304], %rd261;
	.loc	20 193 12
	bra.uni	$L__tmp3999;
$L__tmp3999:
	.loc	20 63 18
	mov.u32 	%r168, 0;
	mov.b32 	%r29, %r168;
$L__tmp4000:
	.loc	20 63 5
	mov.u32 	%r691, %r29;
$L__tmp4001:
	bra.uni 	$L__BB21_36;

$L__BB21_36:
	mov.u32 	%r30, %r691;
$L__tmp4002:
	cvt.s64.s32 	%rd262, %r30;
	setp.lt.u64 	%p35, %rd262, 16;
	not.pred 	%p36, %p35;
	@%p36 bra 	$L__BB21_38;
	bra.uni 	$L__BB21_37;

$L__BB21_37:
$L__tmp4003:
	.loc	20 64 9
	cvt.s64.s32 	%rd536, %r30;
	add.u64 	%rd537, %SP, 4320;
	add.s64 	%rd538, %rd537, %rd536;
	ld.u64 	%rd539, [%SP+4304];
	cvt.s64.s32 	%rd540, %r30;
	add.s64 	%rd534, %rd539, %rd540;
$L__tmp4004:
	.loc	20 64 40
	bra.uni	$L__tmp4005;
$L__tmp4005:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd533, %rd534;
	// end inline asm
$L__tmp4006:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r232,%r233,%r234,%r235}, [%rd533];
	// end inline asm
	st.u32 	[%SP+4288], %r232;
	st.u32 	[%SP+4292], %r233;
	st.u32 	[%SP+4296], %r234;
	st.u32 	[%SP+4300], %r235;
	.loc	20 56 5
	ld.u32 	%r236, [%SP+4288];
	ld.u32 	%r237, [%SP+4292];
	ld.u32 	%r238, [%SP+4296];
	ld.u32 	%r239, [%SP+4300];
$L__tmp4007:
	.loc	20 64 40
	st.u32 	[%rd538+12], %r239;
	st.u32 	[%rd538+8], %r238;
	st.u32 	[%rd538+4], %r237;
	st.u32 	[%rd538], %r236;
$L__tmp4008:
	.loc	20 63 42
	add.s32 	%r31, %r30, 16;
$L__tmp4009:
	mov.u32 	%r691, %r31;
$L__tmp4010:
	bra.uni 	$L__BB21_36;
$L__tmp4011:

$L__BB21_38:
	.loc	20 65 5
	ld.f32 	%f168, [%SP+4320];
	ld.f32 	%f169, [%SP+4324];
	ld.f32 	%f170, [%SP+4328];
	ld.f32 	%f171, [%SP+4332];
$L__tmp4012:
	.loc	20 193 12
	st.f32 	[%rd19+12], %f171;
	st.f32 	[%rd19+8], %f170;
	st.f32 	[%rd19+4], %f169;
	st.f32 	[%rd19], %f168;
	.loc	20 194 5
	ld.u64 	%rd263, [%SP+4344];
	add.s64 	%rd20, %rd263, 16;
$L__tmp4013:
	.loc	20 194 12
	bra.uni	$L__tmp4014;
$L__tmp4014:
	.loc	20 63 18
	mov.u32 	%r169, 0;
	mov.b32 	%r32, %r169;
$L__tmp4015:
	.loc	20 63 5
	mov.u32 	%r692, %r32;
$L__tmp4016:
	bra.uni 	$L__BB21_39;

$L__BB21_39:
	mov.u32 	%r33, %r692;
$L__tmp4017:
	cvt.s64.s32 	%rd264, %r33;
	setp.lt.u64 	%p37, %rd264, 16;
	not.pred 	%p38, %p37;
	@%p38 bra 	$L__BB21_41;
	bra.uni 	$L__BB21_40;

$L__BB21_40:
$L__tmp4018:
	.loc	20 64 9
	cvt.s64.s32 	%rd529, %r33;
	add.u64 	%rd530, %SP, 4272;
	add.s64 	%rd531, %rd530, %rd529;
	cvt.s64.s32 	%rd532, %r33;
	add.s64 	%rd527, %rd20, %rd532;
$L__tmp4019:
	.loc	20 64 40
	bra.uni	$L__tmp4020;
$L__tmp4020:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd526, %rd527;
	// end inline asm
$L__tmp4021:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r224,%r225,%r226,%r227}, [%rd526];
	// end inline asm
	st.u32 	[%SP+4256], %r224;
	st.u32 	[%SP+4260], %r225;
	st.u32 	[%SP+4264], %r226;
	st.u32 	[%SP+4268], %r227;
	.loc	20 56 5
	ld.u32 	%r228, [%SP+4256];
	ld.u32 	%r229, [%SP+4260];
	ld.u32 	%r230, [%SP+4264];
	ld.u32 	%r231, [%SP+4268];
$L__tmp4022:
	.loc	20 64 40
	st.u32 	[%rd531+12], %r231;
	st.u32 	[%rd531+8], %r230;
	st.u32 	[%rd531+4], %r229;
	st.u32 	[%rd531], %r228;
$L__tmp4023:
	.loc	20 63 42
	add.s32 	%r34, %r33, 16;
$L__tmp4024:
	mov.u32 	%r692, %r34;
$L__tmp4025:
	bra.uni 	$L__BB21_39;
$L__tmp4026:

$L__BB21_41:
	.loc	20 65 5
	ld.f32 	%f172, [%SP+4272];
	ld.f32 	%f173, [%SP+4276];
	ld.f32 	%f174, [%SP+4280];
	ld.f32 	%f175, [%SP+4284];
$L__tmp4027:
	.loc	20 194 12
	st.f32 	[%rd16+12], %f175;
	st.f32 	[%rd16+8], %f174;
	st.f32 	[%rd16+4], %f173;
	st.f32 	[%rd16], %f172;
	.loc	20 195 5
	ld.u64 	%rd265, [%SP+4344];
	add.s64 	%rd21, %rd265, 32;
$L__tmp4028:
	.loc	20 195 12
	bra.uni	$L__tmp4029;
$L__tmp4029:
	.loc	20 63 18
	mov.u32 	%r170, 0;
	mov.b32 	%r35, %r170;
$L__tmp4030:
	.loc	20 63 5
	mov.u32 	%r693, %r35;
$L__tmp4031:
	bra.uni 	$L__BB21_42;

$L__BB21_42:
	mov.u32 	%r36, %r693;
$L__tmp4032:
	cvt.s64.s32 	%rd266, %r36;
	setp.lt.u64 	%p39, %rd266, 16;
	not.pred 	%p40, %p39;
	@%p40 bra 	$L__BB21_44;
	bra.uni 	$L__BB21_43;

$L__BB21_43:
$L__tmp4033:
	.loc	20 64 9
	cvt.s64.s32 	%rd522, %r36;
	add.u64 	%rd523, %SP, 4240;
	add.s64 	%rd524, %rd523, %rd522;
	cvt.s64.s32 	%rd525, %r36;
	add.s64 	%rd520, %rd21, %rd525;
$L__tmp4034:
	.loc	20 64 40
	bra.uni	$L__tmp4035;
$L__tmp4035:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd519, %rd520;
	// end inline asm
$L__tmp4036:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r216,%r217,%r218,%r219}, [%rd519];
	// end inline asm
	st.u32 	[%SP+4224], %r216;
	st.u32 	[%SP+4228], %r217;
	st.u32 	[%SP+4232], %r218;
	st.u32 	[%SP+4236], %r219;
	.loc	20 56 5
	ld.u32 	%r220, [%SP+4224];
	ld.u32 	%r221, [%SP+4228];
	ld.u32 	%r222, [%SP+4232];
	ld.u32 	%r223, [%SP+4236];
$L__tmp4037:
	.loc	20 64 40
	st.u32 	[%rd524+12], %r223;
	st.u32 	[%rd524+8], %r222;
	st.u32 	[%rd524+4], %r221;
	st.u32 	[%rd524], %r220;
$L__tmp4038:
	.loc	20 63 42
	add.s32 	%r37, %r36, 16;
$L__tmp4039:
	mov.u32 	%r693, %r37;
$L__tmp4040:
	bra.uni 	$L__BB21_42;
$L__tmp4041:

$L__BB21_44:
	.loc	20 65 5
	ld.f32 	%f176, [%SP+4240];
	ld.f32 	%f177, [%SP+4244];
	ld.f32 	%f178, [%SP+4248];
	ld.f32 	%f179, [%SP+4252];
$L__tmp4042:
	.loc	20 195 12
	st.f32 	[%rd17+12], %f179;
	st.f32 	[%rd17+8], %f178;
	st.f32 	[%rd17+4], %f177;
	st.f32 	[%rd17], %f176;
	.loc	20 196 5
	ld.u64 	%rd267, [%SP+4344];
	add.s64 	%rd22, %rd267, 48;
$L__tmp4043:
	.loc	20 196 12
	bra.uni	$L__tmp4044;
$L__tmp4044:
	.loc	20 63 18
	mov.u32 	%r171, 0;
	mov.b32 	%r38, %r171;
$L__tmp4045:
	.loc	20 63 5
	mov.u32 	%r694, %r38;
$L__tmp4046:
	bra.uni 	$L__BB21_45;

$L__BB21_45:
	mov.u32 	%r39, %r694;
$L__tmp4047:
	cvt.s64.s32 	%rd268, %r39;
	setp.lt.u64 	%p41, %rd268, 16;
	not.pred 	%p42, %p41;
	@%p42 bra 	$L__BB21_47;
	bra.uni 	$L__BB21_46;

$L__BB21_46:
$L__tmp4048:
	.loc	20 64 9
	cvt.s64.s32 	%rd515, %r39;
	add.u64 	%rd516, %SP, 4208;
	add.s64 	%rd517, %rd516, %rd515;
	cvt.s64.s32 	%rd518, %r39;
	add.s64 	%rd513, %rd22, %rd518;
$L__tmp4049:
	.loc	20 64 40
	bra.uni	$L__tmp4050;
$L__tmp4050:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd512, %rd513;
	// end inline asm
$L__tmp4051:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r208,%r209,%r210,%r211}, [%rd512];
	// end inline asm
	st.u32 	[%SP+4192], %r208;
	st.u32 	[%SP+4196], %r209;
	st.u32 	[%SP+4200], %r210;
	st.u32 	[%SP+4204], %r211;
	.loc	20 56 5
	ld.u32 	%r212, [%SP+4192];
	ld.u32 	%r213, [%SP+4196];
	ld.u32 	%r214, [%SP+4200];
	ld.u32 	%r215, [%SP+4204];
$L__tmp4052:
	.loc	20 64 40
	st.u32 	[%rd517+12], %r215;
	st.u32 	[%rd517+8], %r214;
	st.u32 	[%rd517+4], %r213;
	st.u32 	[%rd517], %r212;
$L__tmp4053:
	.loc	20 63 42
	add.s32 	%r40, %r39, 16;
$L__tmp4054:
	mov.u32 	%r694, %r40;
$L__tmp4055:
	bra.uni 	$L__BB21_45;
$L__tmp4056:

$L__BB21_47:
	.loc	20 65 5
	ld.f32 	%f180, [%SP+4208];
	ld.f32 	%f181, [%SP+4212];
	ld.f32 	%f182, [%SP+4216];
	ld.f32 	%f183, [%SP+4220];
$L__tmp4057:
	.loc	20 196 12
	st.f32 	[%rd18+12], %f183;
	st.f32 	[%rd18+8], %f182;
	st.f32 	[%rd18+4], %f181;
	st.f32 	[%rd18], %f180;
	.loc	20 199 5
	setp.gt.f32 	%p43, %f10, 0f00000000;
	not.pred 	%p44, %p43;
	@%p44 bra 	$L__BB21_61;
	bra.uni 	$L__BB21_48;

$L__BB21_48:
$L__tmp4058:
	.loc	20 201 24
	mov.f32 	%f184, 0f3F800000;
	sub.f32 	%f11, %f184, %f10;
$L__tmp4059:
	.loc	20 202 9
	ld.u64 	%rd23, [%SP+4336];
	ld.u64 	%rd269, [%SP+4336];
	mov.b64 	%rd270, %rd269;
	st.u64 	[%SP+4176], %rd270;
	mov.f32 	%f185, %f11;
$L__tmp4060:
	.loc	20 202 32
	bra.uni	$L__tmp4061;
$L__tmp4061:
	.loc	20 45 5
	ld.u64 	%rd271, [%SP+4176];
	ld.f32 	%f186, [%rd271];
	mul.f32 	%f187, %f186, %f185;
	ld.u64 	%rd272, [%SP+4176];
	ld.f32 	%f188, [%rd272+4];
	mul.f32 	%f189, %f188, %f185;
	ld.u64 	%rd273, [%SP+4176];
	ld.f32 	%f190, [%rd273+8];
	mul.f32 	%f191, %f190, %f185;
	ld.u64 	%rd274, [%SP+4176];
	ld.f32 	%f192, [%rd274+12];
	mul.f32 	%f193, %f192, %f185;
$L__tmp4062:
	.loc	20 45 12
	{ // callseq 247, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f187;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f189;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f191;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f193;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f194, %f195, %f196, %f197}, [retval0+0];
	} // callseq 247
$L__tmp4063:
	.loc	20 202 32
	st.f32 	[%SP+4364], %f197;
	st.f32 	[%SP+4360], %f196;
	st.f32 	[%SP+4356], %f195;
	st.f32 	[%SP+4352], %f194;
	ld.u64 	%rd275, [%SP+4344];
	add.s64 	%rd24, %rd275, 64;
$L__tmp4064:
	.loc	20 202 76
	bra.uni	$L__tmp4065;
$L__tmp4065:
	.loc	20 63 18
	mov.u32 	%r172, 0;
	mov.b32 	%r41, %r172;
$L__tmp4066:
	.loc	20 63 5
	mov.u32 	%r695, %r41;
$L__tmp4067:
	bra.uni 	$L__BB21_49;

$L__BB21_49:
	mov.u32 	%r42, %r695;
$L__tmp4068:
	cvt.s64.s32 	%rd276, %r42;
	setp.lt.u64 	%p45, %rd276, 16;
	not.pred 	%p46, %p45;
	@%p46 bra 	$L__BB21_51;
	bra.uni 	$L__BB21_50;

$L__BB21_50:
$L__tmp4069:
	.loc	20 64 9
	cvt.s64.s32 	%rd508, %r42;
	add.u64 	%rd509, %SP, 4160;
	add.s64 	%rd510, %rd509, %rd508;
	cvt.s64.s32 	%rd511, %r42;
	add.s64 	%rd506, %rd24, %rd511;
$L__tmp4070:
	.loc	20 64 40
	bra.uni	$L__tmp4071;
$L__tmp4071:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd505, %rd506;
	// end inline asm
$L__tmp4072:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r200,%r201,%r202,%r203}, [%rd505];
	// end inline asm
	st.u32 	[%SP+4144], %r200;
	st.u32 	[%SP+4148], %r201;
	st.u32 	[%SP+4152], %r202;
	st.u32 	[%SP+4156], %r203;
	.loc	20 56 5
	ld.u32 	%r204, [%SP+4144];
	ld.u32 	%r205, [%SP+4148];
	ld.u32 	%r206, [%SP+4152];
	ld.u32 	%r207, [%SP+4156];
$L__tmp4073:
	.loc	20 64 40
	st.u32 	[%rd510+12], %r207;
	st.u32 	[%rd510+8], %r206;
	st.u32 	[%rd510+4], %r205;
	st.u32 	[%rd510], %r204;
$L__tmp4074:
	.loc	20 63 42
	add.s32 	%r43, %r42, 16;
$L__tmp4075:
	mov.u32 	%r695, %r43;
$L__tmp4076:
	bra.uni 	$L__BB21_49;
$L__tmp4077:

$L__BB21_51:
	.loc	20 65 5
	ld.f32 	%f198, [%SP+4160];
	ld.f32 	%f199, [%SP+4164];
	ld.f32 	%f200, [%SP+4168];
	ld.f32 	%f201, [%SP+4172];
$L__tmp4078:
	.loc	20 202 76
	st.f32 	[%SP+4396], %f201;
	st.f32 	[%SP+4392], %f200;
	st.f32 	[%SP+4388], %f199;
	st.f32 	[%SP+4384], %f198;
	add.u64 	%rd277, %SP, 4384;
	mov.b64 	%rd278, %rd277;
	st.u64 	[%SP+4136], %rd278;
	mov.f32 	%f202, %f10;
$L__tmp4079:
	.loc	20 202 60
	bra.uni	$L__tmp4080;
$L__tmp4080:
	.loc	20 45 5
	ld.u64 	%rd279, [%SP+4136];
	ld.f32 	%f203, [%rd279];
	mul.f32 	%f204, %f203, %f202;
	ld.u64 	%rd280, [%SP+4136];
	ld.f32 	%f205, [%rd280+4];
	mul.f32 	%f206, %f205, %f202;
	ld.u64 	%rd281, [%SP+4136];
	ld.f32 	%f207, [%rd281+8];
	mul.f32 	%f208, %f207, %f202;
	ld.u64 	%rd282, [%SP+4136];
	ld.f32 	%f209, [%rd282+12];
	mul.f32 	%f210, %f209, %f202;
$L__tmp4081:
	.loc	20 45 12
	{ // callseq 248, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f204;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f206;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f208;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f210;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f211, %f212, %f213, %f214}, [retval0+0];
	} // callseq 248
$L__tmp4082:
	.loc	20 202 60
	st.f32 	[%SP+4380], %f214;
	st.f32 	[%SP+4376], %f213;
	st.f32 	[%SP+4372], %f212;
	st.f32 	[%SP+4368], %f211;
	add.u64 	%rd283, %SP, 4352;
	mov.b64 	%rd284, %rd283;
	st.u64 	[%SP+4120], %rd284;
	add.u64 	%rd285, %SP, 4368;
	mov.b64 	%rd286, %rd285;
	st.u64 	[%SP+4128], %rd286;
	.loc	20 202 16
	bra.uni	$L__tmp4083;
$L__tmp4083:
	.loc	20 40 5
	ld.u64 	%rd287, [%SP+4120];
	ld.f32 	%f215, [%rd287];
	ld.u64 	%rd288, [%SP+4128];
	ld.f32 	%f216, [%rd288];
	add.f32 	%f217, %f215, %f216;
	ld.u64 	%rd289, [%SP+4120];
	ld.f32 	%f218, [%rd289+4];
	ld.u64 	%rd290, [%SP+4128];
	ld.f32 	%f219, [%rd290+4];
	add.f32 	%f220, %f218, %f219;
	ld.u64 	%rd291, [%SP+4120];
	ld.f32 	%f221, [%rd291+8];
	ld.u64 	%rd292, [%SP+4128];
	ld.f32 	%f222, [%rd292+8];
	add.f32 	%f223, %f221, %f222;
	ld.u64 	%rd293, [%SP+4120];
	ld.f32 	%f224, [%rd293+12];
	ld.u64 	%rd294, [%SP+4128];
	ld.f32 	%f225, [%rd294+12];
	add.f32 	%f226, %f224, %f225;
$L__tmp4084:
	.loc	20 40 12
	{ // callseq 249, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f217;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f220;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f223;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f226;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f227, %f228, %f229, %f230}, [retval0+0];
	} // callseq 249
$L__tmp4085:
	.loc	20 202 16
	st.f32 	[%rd23+12], %f230;
	st.f32 	[%rd23+8], %f229;
	st.f32 	[%rd23+4], %f228;
	st.f32 	[%rd23], %f227;
	mov.b64 	%rd295, %rd16;
	st.u64 	[%SP+4112], %rd295;
	mov.f32 	%f231, %f11;
$L__tmp4086:
	.loc	20 203 32
	bra.uni	$L__tmp4087;
$L__tmp4087:
	.loc	20 45 5
	ld.u64 	%rd296, [%SP+4112];
	ld.f32 	%f232, [%rd296];
	mul.f32 	%f233, %f232, %f231;
	ld.u64 	%rd297, [%SP+4112];
	ld.f32 	%f234, [%rd297+4];
	mul.f32 	%f235, %f234, %f231;
	ld.u64 	%rd298, [%SP+4112];
	ld.f32 	%f236, [%rd298+8];
	mul.f32 	%f237, %f236, %f231;
	ld.u64 	%rd299, [%SP+4112];
	ld.f32 	%f238, [%rd299+12];
	mul.f32 	%f239, %f238, %f231;
$L__tmp4088:
	.loc	20 45 12
	{ // callseq 250, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f233;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f235;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f237;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f239;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f240, %f241, %f242, %f243}, [retval0+0];
	} // callseq 250
$L__tmp4089:
	.loc	20 203 32
	st.f32 	[%SP+4412], %f243;
	st.f32 	[%SP+4408], %f242;
	st.f32 	[%SP+4404], %f241;
	st.f32 	[%SP+4400], %f240;
	ld.u64 	%rd300, [%SP+4344];
	add.s64 	%rd25, %rd300, 80;
$L__tmp4090:
	.loc	20 203 76
	bra.uni	$L__tmp4091;
$L__tmp4091:
	.loc	20 63 18
	mov.u32 	%r173, 0;
	mov.b32 	%r44, %r173;
$L__tmp4092:
	.loc	20 63 5
	mov.u32 	%r696, %r44;
$L__tmp4093:
	bra.uni 	$L__BB21_52;

$L__BB21_52:
	mov.u32 	%r45, %r696;
$L__tmp4094:
	cvt.s64.s32 	%rd301, %r45;
	setp.lt.u64 	%p47, %rd301, 16;
	not.pred 	%p48, %p47;
	@%p48 bra 	$L__BB21_54;
	bra.uni 	$L__BB21_53;

$L__BB21_53:
$L__tmp4095:
	.loc	20 64 9
	cvt.s64.s32 	%rd501, %r45;
	add.u64 	%rd502, %SP, 4096;
	add.s64 	%rd503, %rd502, %rd501;
	cvt.s64.s32 	%rd504, %r45;
	add.s64 	%rd499, %rd25, %rd504;
$L__tmp4096:
	.loc	20 64 40
	bra.uni	$L__tmp4097;
$L__tmp4097:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd498, %rd499;
	// end inline asm
$L__tmp4098:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r192,%r193,%r194,%r195}, [%rd498];
	// end inline asm
	st.u32 	[%SP+4080], %r192;
	st.u32 	[%SP+4084], %r193;
	st.u32 	[%SP+4088], %r194;
	st.u32 	[%SP+4092], %r195;
	.loc	20 56 5
	ld.u32 	%r196, [%SP+4080];
	ld.u32 	%r197, [%SP+4084];
	ld.u32 	%r198, [%SP+4088];
	ld.u32 	%r199, [%SP+4092];
$L__tmp4099:
	.loc	20 64 40
	st.u32 	[%rd503+12], %r199;
	st.u32 	[%rd503+8], %r198;
	st.u32 	[%rd503+4], %r197;
	st.u32 	[%rd503], %r196;
$L__tmp4100:
	.loc	20 63 42
	add.s32 	%r46, %r45, 16;
$L__tmp4101:
	mov.u32 	%r696, %r46;
$L__tmp4102:
	bra.uni 	$L__BB21_52;
$L__tmp4103:

$L__BB21_54:
	.loc	20 65 5
	ld.f32 	%f244, [%SP+4096];
	ld.f32 	%f245, [%SP+4100];
	ld.f32 	%f246, [%SP+4104];
	ld.f32 	%f247, [%SP+4108];
$L__tmp4104:
	.loc	20 203 76
	st.f32 	[%SP+4444], %f247;
	st.f32 	[%SP+4440], %f246;
	st.f32 	[%SP+4436], %f245;
	st.f32 	[%SP+4432], %f244;
	add.u64 	%rd302, %SP, 4432;
	mov.b64 	%rd303, %rd302;
	st.u64 	[%SP+4072], %rd303;
	mov.f32 	%f248, %f10;
$L__tmp4105:
	.loc	20 203 60
	bra.uni	$L__tmp4106;
$L__tmp4106:
	.loc	20 45 5
	ld.u64 	%rd304, [%SP+4072];
	ld.f32 	%f249, [%rd304];
	mul.f32 	%f250, %f249, %f248;
	ld.u64 	%rd305, [%SP+4072];
	ld.f32 	%f251, [%rd305+4];
	mul.f32 	%f252, %f251, %f248;
	ld.u64 	%rd306, [%SP+4072];
	ld.f32 	%f253, [%rd306+8];
	mul.f32 	%f254, %f253, %f248;
	ld.u64 	%rd307, [%SP+4072];
	ld.f32 	%f255, [%rd307+12];
	mul.f32 	%f256, %f255, %f248;
$L__tmp4107:
	.loc	20 45 12
	{ // callseq 251, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f250;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f252;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f254;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f256;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f257, %f258, %f259, %f260}, [retval0+0];
	} // callseq 251
$L__tmp4108:
	.loc	20 203 60
	st.f32 	[%SP+4428], %f260;
	st.f32 	[%SP+4424], %f259;
	st.f32 	[%SP+4420], %f258;
	st.f32 	[%SP+4416], %f257;
	add.u64 	%rd308, %SP, 4400;
	mov.b64 	%rd309, %rd308;
	st.u64 	[%SP+4056], %rd309;
	add.u64 	%rd310, %SP, 4416;
	mov.b64 	%rd311, %rd310;
	st.u64 	[%SP+4064], %rd311;
	.loc	20 203 16
	bra.uni	$L__tmp4109;
$L__tmp4109:
	.loc	20 40 5
	ld.u64 	%rd312, [%SP+4056];
	ld.f32 	%f261, [%rd312];
	ld.u64 	%rd313, [%SP+4064];
	ld.f32 	%f262, [%rd313];
	add.f32 	%f263, %f261, %f262;
	ld.u64 	%rd314, [%SP+4056];
	ld.f32 	%f264, [%rd314+4];
	ld.u64 	%rd315, [%SP+4064];
	ld.f32 	%f265, [%rd315+4];
	add.f32 	%f266, %f264, %f265;
	ld.u64 	%rd316, [%SP+4056];
	ld.f32 	%f267, [%rd316+8];
	ld.u64 	%rd317, [%SP+4064];
	ld.f32 	%f268, [%rd317+8];
	add.f32 	%f269, %f267, %f268;
	ld.u64 	%rd318, [%SP+4056];
	ld.f32 	%f270, [%rd318+12];
	ld.u64 	%rd319, [%SP+4064];
	ld.f32 	%f271, [%rd319+12];
	add.f32 	%f272, %f270, %f271;
$L__tmp4110:
	.loc	20 40 12
	{ // callseq 252, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f263;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f266;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f269;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f272;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f273, %f274, %f275, %f276}, [retval0+0];
	} // callseq 252
$L__tmp4111:
	.loc	20 203 16
	st.f32 	[%rd16+12], %f276;
	st.f32 	[%rd16+8], %f275;
	st.f32 	[%rd16+4], %f274;
	st.f32 	[%rd16], %f273;
	mov.b64 	%rd320, %rd17;
	st.u64 	[%SP+4048], %rd320;
	mov.f32 	%f277, %f11;
$L__tmp4112:
	.loc	20 204 32
	bra.uni	$L__tmp4113;
$L__tmp4113:
	.loc	20 45 5
	ld.u64 	%rd321, [%SP+4048];
	ld.f32 	%f278, [%rd321];
	mul.f32 	%f279, %f278, %f277;
	ld.u64 	%rd322, [%SP+4048];
	ld.f32 	%f280, [%rd322+4];
	mul.f32 	%f281, %f280, %f277;
	ld.u64 	%rd323, [%SP+4048];
	ld.f32 	%f282, [%rd323+8];
	mul.f32 	%f283, %f282, %f277;
	ld.u64 	%rd324, [%SP+4048];
	ld.f32 	%f284, [%rd324+12];
	mul.f32 	%f285, %f284, %f277;
$L__tmp4114:
	.loc	20 45 12
	{ // callseq 253, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f279;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f281;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f283;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f285;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f286, %f287, %f288, %f289}, [retval0+0];
	} // callseq 253
$L__tmp4115:
	.loc	20 204 32
	st.f32 	[%SP+4460], %f289;
	st.f32 	[%SP+4456], %f288;
	st.f32 	[%SP+4452], %f287;
	st.f32 	[%SP+4448], %f286;
	ld.u64 	%rd325, [%SP+4344];
	add.s64 	%rd26, %rd325, 96;
$L__tmp4116:
	.loc	20 204 76
	bra.uni	$L__tmp4117;
$L__tmp4117:
	.loc	20 63 18
	mov.u32 	%r174, 0;
	mov.b32 	%r47, %r174;
$L__tmp4118:
	.loc	20 63 5
	mov.u32 	%r697, %r47;
$L__tmp4119:
	bra.uni 	$L__BB21_55;

$L__BB21_55:
	mov.u32 	%r48, %r697;
$L__tmp4120:
	cvt.s64.s32 	%rd326, %r48;
	setp.lt.u64 	%p49, %rd326, 16;
	not.pred 	%p50, %p49;
	@%p50 bra 	$L__BB21_57;
	bra.uni 	$L__BB21_56;

$L__BB21_56:
$L__tmp4121:
	.loc	20 64 9
	cvt.s64.s32 	%rd494, %r48;
	add.u64 	%rd495, %SP, 4032;
	add.s64 	%rd496, %rd495, %rd494;
	cvt.s64.s32 	%rd497, %r48;
	add.s64 	%rd492, %rd26, %rd497;
$L__tmp4122:
	.loc	20 64 40
	bra.uni	$L__tmp4123;
$L__tmp4123:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd491, %rd492;
	// end inline asm
$L__tmp4124:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r184,%r185,%r186,%r187}, [%rd491];
	// end inline asm
	st.u32 	[%SP+4016], %r184;
	st.u32 	[%SP+4020], %r185;
	st.u32 	[%SP+4024], %r186;
	st.u32 	[%SP+4028], %r187;
	.loc	20 56 5
	ld.u32 	%r188, [%SP+4016];
	ld.u32 	%r189, [%SP+4020];
	ld.u32 	%r190, [%SP+4024];
	ld.u32 	%r191, [%SP+4028];
$L__tmp4125:
	.loc	20 64 40
	st.u32 	[%rd496+12], %r191;
	st.u32 	[%rd496+8], %r190;
	st.u32 	[%rd496+4], %r189;
	st.u32 	[%rd496], %r188;
$L__tmp4126:
	.loc	20 63 42
	add.s32 	%r49, %r48, 16;
$L__tmp4127:
	mov.u32 	%r697, %r49;
$L__tmp4128:
	bra.uni 	$L__BB21_55;
$L__tmp4129:

$L__BB21_57:
	.loc	20 65 5
	ld.f32 	%f290, [%SP+4032];
	ld.f32 	%f291, [%SP+4036];
	ld.f32 	%f292, [%SP+4040];
	ld.f32 	%f293, [%SP+4044];
$L__tmp4130:
	.loc	20 204 76
	st.f32 	[%SP+4492], %f293;
	st.f32 	[%SP+4488], %f292;
	st.f32 	[%SP+4484], %f291;
	st.f32 	[%SP+4480], %f290;
	add.u64 	%rd327, %SP, 4480;
	mov.b64 	%rd328, %rd327;
	st.u64 	[%SP+4008], %rd328;
	mov.f32 	%f294, %f10;
$L__tmp4131:
	.loc	20 204 60
	bra.uni	$L__tmp4132;
$L__tmp4132:
	.loc	20 45 5
	ld.u64 	%rd329, [%SP+4008];
	ld.f32 	%f295, [%rd329];
	mul.f32 	%f296, %f295, %f294;
	ld.u64 	%rd330, [%SP+4008];
	ld.f32 	%f297, [%rd330+4];
	mul.f32 	%f298, %f297, %f294;
	ld.u64 	%rd331, [%SP+4008];
	ld.f32 	%f299, [%rd331+8];
	mul.f32 	%f300, %f299, %f294;
	ld.u64 	%rd332, [%SP+4008];
	ld.f32 	%f301, [%rd332+12];
	mul.f32 	%f302, %f301, %f294;
$L__tmp4133:
	.loc	20 45 12
	{ // callseq 254, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f296;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f298;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f300;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f302;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f303, %f304, %f305, %f306}, [retval0+0];
	} // callseq 254
$L__tmp4134:
	.loc	20 204 60
	st.f32 	[%SP+4476], %f306;
	st.f32 	[%SP+4472], %f305;
	st.f32 	[%SP+4468], %f304;
	st.f32 	[%SP+4464], %f303;
	add.u64 	%rd333, %SP, 4448;
	mov.b64 	%rd334, %rd333;
	st.u64 	[%SP+3992], %rd334;
	add.u64 	%rd335, %SP, 4464;
	mov.b64 	%rd336, %rd335;
	st.u64 	[%SP+4000], %rd336;
	.loc	20 204 16
	bra.uni	$L__tmp4135;
$L__tmp4135:
	.loc	20 40 5
	ld.u64 	%rd337, [%SP+3992];
	ld.f32 	%f307, [%rd337];
	ld.u64 	%rd338, [%SP+4000];
	ld.f32 	%f308, [%rd338];
	add.f32 	%f309, %f307, %f308;
	ld.u64 	%rd339, [%SP+3992];
	ld.f32 	%f310, [%rd339+4];
	ld.u64 	%rd340, [%SP+4000];
	ld.f32 	%f311, [%rd340+4];
	add.f32 	%f312, %f310, %f311;
	ld.u64 	%rd341, [%SP+3992];
	ld.f32 	%f313, [%rd341+8];
	ld.u64 	%rd342, [%SP+4000];
	ld.f32 	%f314, [%rd342+8];
	add.f32 	%f315, %f313, %f314;
	ld.u64 	%rd343, [%SP+3992];
	ld.f32 	%f316, [%rd343+12];
	ld.u64 	%rd344, [%SP+4000];
	ld.f32 	%f317, [%rd344+12];
	add.f32 	%f318, %f316, %f317;
$L__tmp4136:
	.loc	20 40 12
	{ // callseq 255, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f309;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f312;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f315;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f318;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f319, %f320, %f321, %f322}, [retval0+0];
	} // callseq 255
$L__tmp4137:
	.loc	20 204 16
	st.f32 	[%rd17+12], %f322;
	st.f32 	[%rd17+8], %f321;
	st.f32 	[%rd17+4], %f320;
	st.f32 	[%rd17], %f319;
	mov.b64 	%rd345, %rd18;
	st.u64 	[%SP+3984], %rd345;
	mov.f32 	%f323, %f11;
$L__tmp4138:
	.loc	20 205 32
	bra.uni	$L__tmp4139;
$L__tmp4139:
	.loc	20 45 5
	ld.u64 	%rd346, [%SP+3984];
	ld.f32 	%f324, [%rd346];
	mul.f32 	%f325, %f324, %f323;
	ld.u64 	%rd347, [%SP+3984];
	ld.f32 	%f326, [%rd347+4];
	mul.f32 	%f327, %f326, %f323;
	ld.u64 	%rd348, [%SP+3984];
	ld.f32 	%f328, [%rd348+8];
	mul.f32 	%f329, %f328, %f323;
	ld.u64 	%rd349, [%SP+3984];
	ld.f32 	%f330, [%rd349+12];
	mul.f32 	%f331, %f330, %f323;
$L__tmp4140:
	.loc	20 45 12
	{ // callseq 256, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f325;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f327;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f329;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f331;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f332, %f333, %f334, %f335}, [retval0+0];
	} // callseq 256
$L__tmp4141:
	.loc	20 205 32
	st.f32 	[%SP+4508], %f335;
	st.f32 	[%SP+4504], %f334;
	st.f32 	[%SP+4500], %f333;
	st.f32 	[%SP+4496], %f332;
	ld.u64 	%rd350, [%SP+4344];
	add.s64 	%rd27, %rd350, 112;
$L__tmp4142:
	.loc	20 205 76
	bra.uni	$L__tmp4143;
$L__tmp4143:
	.loc	20 63 18
	mov.u32 	%r175, 0;
	mov.b32 	%r50, %r175;
$L__tmp4144:
	.loc	20 63 5
	mov.u32 	%r698, %r50;
$L__tmp4145:
	bra.uni 	$L__BB21_58;

$L__BB21_58:
	mov.u32 	%r51, %r698;
$L__tmp4146:
	cvt.s64.s32 	%rd351, %r51;
	setp.lt.u64 	%p51, %rd351, 16;
	not.pred 	%p52, %p51;
	@%p52 bra 	$L__BB21_60;
	bra.uni 	$L__BB21_59;

$L__BB21_59:
$L__tmp4147:
	.loc	20 64 9
	cvt.s64.s32 	%rd487, %r51;
	add.u64 	%rd488, %SP, 3968;
	add.s64 	%rd489, %rd488, %rd487;
	cvt.s64.s32 	%rd490, %r51;
	add.s64 	%rd485, %rd27, %rd490;
$L__tmp4148:
	.loc	20 64 40
	bra.uni	$L__tmp4149;
$L__tmp4149:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd484, %rd485;
	// end inline asm
$L__tmp4150:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r176,%r177,%r178,%r179}, [%rd484];
	// end inline asm
	st.u32 	[%SP+3952], %r176;
	st.u32 	[%SP+3956], %r177;
	st.u32 	[%SP+3960], %r178;
	st.u32 	[%SP+3964], %r179;
	.loc	20 56 5
	ld.u32 	%r180, [%SP+3952];
	ld.u32 	%r181, [%SP+3956];
	ld.u32 	%r182, [%SP+3960];
	ld.u32 	%r183, [%SP+3964];
$L__tmp4151:
	.loc	20 64 40
	st.u32 	[%rd489+12], %r183;
	st.u32 	[%rd489+8], %r182;
	st.u32 	[%rd489+4], %r181;
	st.u32 	[%rd489], %r180;
$L__tmp4152:
	.loc	20 63 42
	add.s32 	%r52, %r51, 16;
$L__tmp4153:
	mov.u32 	%r698, %r52;
$L__tmp4154:
	bra.uni 	$L__BB21_58;
$L__tmp4155:

$L__BB21_60:
	.loc	20 65 5
	ld.f32 	%f336, [%SP+3968];
	ld.f32 	%f337, [%SP+3972];
	ld.f32 	%f338, [%SP+3976];
	ld.f32 	%f339, [%SP+3980];
$L__tmp4156:
	.loc	20 205 76
	st.f32 	[%SP+4540], %f339;
	st.f32 	[%SP+4536], %f338;
	st.f32 	[%SP+4532], %f337;
	st.f32 	[%SP+4528], %f336;
	add.u64 	%rd352, %SP, 4528;
	mov.b64 	%rd353, %rd352;
	st.u64 	[%SP+3936], %rd353;
	mov.f32 	%f340, %f10;
$L__tmp4157:
	.loc	20 205 60
	bra.uni	$L__tmp4158;
$L__tmp4158:
	.loc	20 45 5
	ld.u64 	%rd354, [%SP+3936];
	ld.f32 	%f341, [%rd354];
	mul.f32 	%f342, %f341, %f340;
	ld.u64 	%rd355, [%SP+3936];
	ld.f32 	%f343, [%rd355+4];
	mul.f32 	%f344, %f343, %f340;
	ld.u64 	%rd356, [%SP+3936];
	ld.f32 	%f345, [%rd356+8];
	mul.f32 	%f346, %f345, %f340;
	ld.u64 	%rd357, [%SP+3936];
	ld.f32 	%f347, [%rd357+12];
	mul.f32 	%f348, %f347, %f340;
$L__tmp4159:
	.loc	20 45 12
	{ // callseq 257, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f342;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f344;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f346;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f348;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f349, %f350, %f351, %f352}, [retval0+0];
	} // callseq 257
$L__tmp4160:
	.loc	20 205 60
	st.f32 	[%SP+4524], %f352;
	st.f32 	[%SP+4520], %f351;
	st.f32 	[%SP+4516], %f350;
	st.f32 	[%SP+4512], %f349;
	add.u64 	%rd358, %SP, 4496;
	mov.b64 	%rd359, %rd358;
	st.u64 	[%SP+3920], %rd359;
	add.u64 	%rd360, %SP, 4512;
	mov.b64 	%rd361, %rd360;
	st.u64 	[%SP+3928], %rd361;
	.loc	20 205 16
	bra.uni	$L__tmp4161;
$L__tmp4161:
	.loc	20 40 5
	ld.u64 	%rd362, [%SP+3920];
	ld.f32 	%f353, [%rd362];
	ld.u64 	%rd363, [%SP+3928];
	ld.f32 	%f354, [%rd363];
	add.f32 	%f355, %f353, %f354;
	ld.u64 	%rd364, [%SP+3920];
	ld.f32 	%f356, [%rd364+4];
	ld.u64 	%rd365, [%SP+3928];
	ld.f32 	%f357, [%rd365+4];
	add.f32 	%f358, %f356, %f357;
	ld.u64 	%rd366, [%SP+3920];
	ld.f32 	%f359, [%rd366+8];
	ld.u64 	%rd367, [%SP+3928];
	ld.f32 	%f360, [%rd367+8];
	add.f32 	%f361, %f359, %f360;
	ld.u64 	%rd368, [%SP+3920];
	ld.f32 	%f362, [%rd368+12];
	ld.u64 	%rd369, [%SP+3928];
	ld.f32 	%f363, [%rd369+12];
	add.f32 	%f364, %f362, %f363;
$L__tmp4162:
	.loc	20 40 12
	{ // callseq 258, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f355;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f358;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f361;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f364;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f365, %f366, %f367, %f368}, [retval0+0];
	} // callseq 258
$L__tmp4163:
	.loc	20 205 16
	st.f32 	[%rd18+12], %f368;
	st.f32 	[%rd18+8], %f367;
	st.f32 	[%rd18+4], %f366;
	st.f32 	[%rd18], %f365;
	.loc	20 207 26
	ld.f32 	%f369, [%rd17+4];
	ld.f32 	%f370, [%rd17+4];
	mul.f32 	%f371, %f369, %f370;
	ld.f32 	%f372, [%rd17+8];
	ld.f32 	%f373, [%rd17+8];
	mul.f32 	%f374, %f372, %f373;
	add.f32 	%f375, %f371, %f374;
	ld.f32 	%f376, [%rd17+12];
	ld.f32 	%f377, [%rd17+12];
	mul.f32 	%f378, %f376, %f377;
	add.f32 	%f379, %f375, %f378;
	ld.f32 	%f380, [%rd18];
	ld.f32 	%f381, [%rd18];
	mul.f32 	%f382, %f380, %f381;
	add.f32 	%f383, %f379, %f382;
	.loc	20 207 34
	{ // callseq 259, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f383;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZSt4sqrtf, 
	(
	param0
	);
	ld.param.f32 	%f384, [retval0+0];
	} // callseq 259
	rcp.rn.f32 	%f385, %f384;
$L__tmp4164:
	.loc	20 208 9
	ld.f32 	%f386, [%rd17+4];
	mul.f32 	%f387, %f386, %f385;
	st.f32 	[%rd17+4], %f387;
	.loc	20 209 9
	ld.f32 	%f388, [%rd17+8];
	mul.f32 	%f389, %f388, %f385;
	st.f32 	[%rd17+8], %f389;
	.loc	20 210 9
	ld.f32 	%f390, [%rd17+12];
	mul.f32 	%f391, %f390, %f385;
	st.f32 	[%rd17+12], %f391;
	.loc	20 211 9
	ld.f32 	%f392, [%rd18];
	mul.f32 	%f393, %f392, %f385;
	st.f32 	[%rd18], %f393;
	bra.uni 	$L__BB21_61;
$L__tmp4165:

$L__BB21_61:
	.loc	20 269 18
	ld.f32 	%f394, [%SP+4800];
	st.f32 	[%SP+4864], %f394;
	ld.f32 	%f395, [%SP+4804];
	st.f32 	[%SP+4868], %f395;
	ld.f32 	%f396, [%SP+4808];
	st.f32 	[%SP+4872], %f396;
	ld.f32 	%f397, [%SP+4812];
	st.f32 	[%SP+4876], %f397;
	ld.f32 	%f398, [%SP+4816];
	st.f32 	[%SP+4880], %f398;
	add.u64 	%rd370, %SP, 4800;
	add.s64 	%rd371, %rd370, 16;
	ld.f32 	%f399, [%rd371+4];
	st.f32 	[%SP+4884], %f399;
	add.s64 	%rd372, %rd370, 16;
	ld.f32 	%f400, [%rd372+8];
	st.f32 	[%SP+4888], %f400;
	add.s64 	%rd373, %rd370, 16;
	ld.f32 	%f401, [%rd373+12];
	st.f32 	[%SP+4892], %f401;
	ld.f32 	%f402, [%SP+4832];
	st.f32 	[%SP+4896], %f402;
	add.s64 	%rd374, %rd370, 32;
	ld.f32 	%f403, [%rd374+4];
	st.f32 	[%SP+4900], %f403;
	add.s64 	%rd375, %rd370, 32;
	ld.f32 	%f404, [%rd375+8];
	st.f32 	[%SP+4904], %f404;
	add.s64 	%rd376, %rd370, 32;
	ld.f32 	%f405, [%rd376+12];
	st.f32 	[%SP+4908], %f405;
	ld.f32 	%f406, [%SP+4848];
	st.f32 	[%SP+4912], %f406;
	add.s64 	%rd377, %rd370, 48;
	ld.f32 	%f407, [%rd377+4];
	st.f32 	[%SP+4916], %f407;
	add.s64 	%rd378, %rd370, 48;
	ld.f32 	%f408, [%rd378+8];
	st.f32 	[%SP+4920], %f408;
	add.s64 	%rd379, %rd370, 48;
	ld.f32 	%f409, [%rd379+12];
	st.f32 	[%SP+4924], %f409;
	.loc	20 273 5
	ld.u64 	%rd380, [%SP+4744];
	ld.u64 	%rd381, [%SP+4752];
	ld.u64 	%rd382, [%SP+4760];
	mov.b64 	%rd383, %rd380;
	st.u64 	[%SP+3856], %rd383;
	mov.b64 	%rd384, %rd381;
	st.u64 	[%SP+3864], %rd384;
	mov.b64 	%rd385, %rd382;
	st.u64 	[%SP+3872], %rd385;
	add.u64 	%rd386, %SP, 4864;
	mov.b64 	%rd387, %rd386;
	st.u64 	[%SP+3880], %rd387;
	.loc	20 273 5
	bra.uni	$L__tmp4166;
$L__tmp4166:
	.loc	20 84 18
	ld.u64 	%rd388, [%SP+3880];
	ld.f32 	%f410, [%rd388+36];
	st.f32 	[%SP+3888], %f410;
	ld.u64 	%rd389, [%SP+3880];
	ld.f32 	%f411, [%rd389+40];
	st.f32 	[%SP+3892], %f411;
	ld.u64 	%rd390, [%SP+3880];
	ld.f32 	%f412, [%rd390+44];
	st.f32 	[%SP+3896], %f412;
	ld.u64 	%rd391, [%SP+3880];
	ld.f32 	%f413, [%rd391+48];
	st.f32 	[%SP+3900], %f413;
	.loc	20 87 25
	ld.u64 	%rd392, [%SP+3880];
	ld.f32 	%f414, [%rd392+36];
	ld.u64 	%rd393, [%SP+3880];
	ld.f32 	%f415, [%rd393+36];
	mul.f32 	%f416, %f414, %f415;
	ld.u64 	%rd394, [%SP+3880];
	ld.f32 	%f417, [%rd394+40];
	ld.u64 	%rd395, [%SP+3880];
	ld.f32 	%f418, [%rd395+40];
	mul.f32 	%f419, %f417, %f418;
	add.f32 	%f420, %f416, %f419;
	ld.u64 	%rd396, [%SP+3880];
	ld.f32 	%f421, [%rd396+44];
	ld.u64 	%rd397, [%SP+3880];
	ld.f32 	%f422, [%rd397+44];
	mul.f32 	%f423, %f421, %f422;
	add.f32 	%f424, %f420, %f423;
	ld.u64 	%rd398, [%SP+3880];
	ld.f32 	%f425, [%rd398+48];
	ld.u64 	%rd399, [%SP+3880];
	ld.f32 	%f426, [%rd399+48];
	mul.f32 	%f427, %f425, %f426;
	add.f32 	%f428, %f424, %f427;
	rcp.rn.f32 	%f429, %f428;
$L__tmp4167:
	.loc	20 0 25
	add.u64 	%rd400, %SP, 3888;
	mov.b64 	%rd401, %rd400;
	st.u64 	[%SP+3848], %rd401;
	mov.f32 	%f430, %f429;
$L__tmp4168:
	.loc	20 88 23
	bra.uni	$L__tmp4169;
$L__tmp4169:
	.loc	20 45 5
	ld.u64 	%rd402, [%SP+3848];
	ld.f32 	%f431, [%rd402];
	mul.f32 	%f432, %f431, %f430;
	ld.u64 	%rd403, [%SP+3848];
	ld.f32 	%f433, [%rd403+4];
	mul.f32 	%f434, %f433, %f430;
	ld.u64 	%rd404, [%SP+3848];
	ld.f32 	%f435, [%rd404+8];
	mul.f32 	%f436, %f435, %f430;
	ld.u64 	%rd405, [%SP+3848];
	ld.f32 	%f437, [%rd405+12];
	mul.f32 	%f438, %f437, %f430;
$L__tmp4170:
	.loc	20 45 12
	{ // callseq 260, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f432;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f434;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f436;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f438;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f439, %f440, %f441, %f442}, [retval0+0];
	} // callseq 260
$L__tmp4171:
	.loc	20 88 23
	st.f32 	[%SP+3916], %f442;
	st.f32 	[%SP+3912], %f441;
	st.f32 	[%SP+3908], %f440;
	st.f32 	[%SP+3904], %f439;
	.loc	20 90 21
	ld.f32 	%f443, [%SP+3900];
	ld.f32 	%f444, [%SP+3916];
	mul.f32 	%f445, %f443, %f444;
$L__tmp4172:
	.loc	20 91 21
	ld.f32 	%f446, [%SP+3888];
	ld.f32 	%f447, [%SP+3904];
	mul.f32 	%f448, %f446, %f447;
$L__tmp4173:
	.loc	20 92 21
	ld.f32 	%f449, [%SP+3892];
	ld.f32 	%f450, [%SP+3908];
	mul.f32 	%f451, %f449, %f450;
$L__tmp4174:
	.loc	20 93 21
	ld.f32 	%f452, [%SP+3896];
	ld.f32 	%f453, [%SP+3912];
	mul.f32 	%f454, %f452, %f453;
$L__tmp4175:
	.loc	20 95 20
	ld.f32 	%f455, [%SP+3888];
	ld.f32 	%f456, [%SP+3908];
	mul.f32 	%f457, %f455, %f456;
$L__tmp4176:
	.loc	20 96 20
	ld.f32 	%f458, [%SP+3896];
	ld.f32 	%f459, [%SP+3916];
	mul.f32 	%f460, %f458, %f459;
$L__tmp4177:
	.loc	20 97 20
	ld.f32 	%f461, [%SP+3888];
	ld.f32 	%f462, [%SP+3912];
	mul.f32 	%f463, %f461, %f462;
$L__tmp4178:
	.loc	20 98 20
	ld.f32 	%f464, [%SP+3892];
	ld.f32 	%f465, [%SP+3916];
	mul.f32 	%f466, %f464, %f465;
$L__tmp4179:
	.loc	20 99 20
	ld.f32 	%f467, [%SP+3892];
	ld.f32 	%f468, [%SP+3912];
	mul.f32 	%f469, %f467, %f468;
$L__tmp4180:
	.loc	20 100 20
	ld.f32 	%f470, [%SP+3888];
	ld.f32 	%f471, [%SP+3916];
	mul.f32 	%f472, %f470, %f471;
$L__tmp4181:
	.loc	20 102 5
	sub.f32 	%f473, %f448, %f451;
	sub.f32 	%f474, %f473, %f454;
	add.f32 	%f475, %f474, %f445;
	ld.u64 	%rd406, [%SP+3856];
	st.f32 	[%rd406], %f475;
	.loc	20 103 5
	sub.f32 	%f476, %f457, %f460;
	mul.f32 	%f477, %f476, 0f40000000;
	ld.u64 	%rd407, [%SP+3856];
	st.f32 	[%rd407+4], %f477;
	.loc	20 104 5
	add.f32 	%f478, %f463, %f466;
	mul.f32 	%f479, %f478, 0f40000000;
	ld.u64 	%rd408, [%SP+3856];
	st.f32 	[%rd408+8], %f479;
	.loc	20 106 5
	add.f32 	%f480, %f457, %f460;
	mul.f32 	%f481, %f480, 0f40000000;
	ld.u64 	%rd409, [%SP+3864];
	st.f32 	[%rd409], %f481;
	.loc	20 107 5
	neg.f32 	%f482, %f448;
	add.f32 	%f483, %f482, %f451;
	sub.f32 	%f484, %f483, %f454;
	add.f32 	%f485, %f484, %f445;
	ld.u64 	%rd410, [%SP+3864];
	st.f32 	[%rd410+4], %f485;
	.loc	20 108 5
	sub.f32 	%f486, %f469, %f472;
	mul.f32 	%f487, %f486, 0f40000000;
	ld.u64 	%rd411, [%SP+3864];
	st.f32 	[%rd411+8], %f487;
	.loc	20 110 5
	sub.f32 	%f488, %f463, %f466;
	mul.f32 	%f489, %f488, 0f40000000;
	ld.u64 	%rd412, [%SP+3872];
	st.f32 	[%rd412], %f489;
	.loc	20 111 5
	add.f32 	%f490, %f469, %f472;
	mul.f32 	%f491, %f490, 0f40000000;
	ld.u64 	%rd413, [%SP+3872];
	st.f32 	[%rd413+4], %f491;
	.loc	20 112 5
	neg.f32 	%f492, %f448;
	sub.f32 	%f493, %f492, %f451;
	add.f32 	%f494, %f493, %f454;
	add.f32 	%f495, %f494, %f445;
	ld.u64 	%rd414, [%SP+3872];
	st.f32 	[%rd414+8], %f495;
	.loc	20 114 5
	ld.u64 	%rd415, [%SP+3856];
	ld.f32 	%f496, [%rd415];
	ld.u64 	%rd416, [%SP+3880];
	ld.f32 	%f497, [%rd416+12];
	mul.f32 	%f498, %f496, %f497;
	ld.u64 	%rd417, [%SP+3856];
	ld.f32 	%f499, [%rd417+4];
	ld.u64 	%rd418, [%SP+3880];
	ld.f32 	%f500, [%rd418+24];
	mul.f32 	%f501, %f499, %f500;
	add.f32 	%f502, %f498, %f501;
	ld.u64 	%rd419, [%SP+3856];
	ld.f32 	%f503, [%rd419+8];
	ld.u64 	%rd420, [%SP+3880];
	ld.f32 	%f504, [%rd420+32];
	mul.f32 	%f505, %f503, %f504;
	add.f32 	%f506, %f502, %f505;
	ld.u64 	%rd421, [%SP+3880];
	ld.f32 	%f507, [%rd421+52];
	add.f32 	%f508, %f506, %f507;
	ld.u64 	%rd422, [%SP+3856];
	st.f32 	[%rd422+12], %f508;
	.loc	20 115 5
	ld.u64 	%rd423, [%SP+3864];
	ld.f32 	%f509, [%rd423];
	ld.u64 	%rd424, [%SP+3880];
	ld.f32 	%f510, [%rd424+12];
	mul.f32 	%f511, %f509, %f510;
	ld.u64 	%rd425, [%SP+3864];
	ld.f32 	%f512, [%rd425+4];
	ld.u64 	%rd426, [%SP+3880];
	ld.f32 	%f513, [%rd426+24];
	mul.f32 	%f514, %f512, %f513;
	add.f32 	%f515, %f511, %f514;
	ld.u64 	%rd427, [%SP+3864];
	ld.f32 	%f516, [%rd427+8];
	ld.u64 	%rd428, [%SP+3880];
	ld.f32 	%f517, [%rd428+32];
	mul.f32 	%f518, %f516, %f517;
	add.f32 	%f519, %f515, %f518;
	ld.u64 	%rd429, [%SP+3880];
	ld.f32 	%f520, [%rd429+56];
	add.f32 	%f521, %f519, %f520;
	ld.u64 	%rd430, [%SP+3864];
	st.f32 	[%rd430+12], %f521;
	.loc	20 116 5
	ld.u64 	%rd431, [%SP+3872];
	ld.f32 	%f522, [%rd431];
	ld.u64 	%rd432, [%SP+3880];
	ld.f32 	%f523, [%rd432+12];
	mul.f32 	%f524, %f522, %f523;
	ld.u64 	%rd433, [%SP+3872];
	ld.f32 	%f525, [%rd433+4];
	ld.u64 	%rd434, [%SP+3880];
	ld.f32 	%f526, [%rd434+24];
	mul.f32 	%f527, %f525, %f526;
	add.f32 	%f528, %f524, %f527;
	ld.u64 	%rd435, [%SP+3872];
	ld.f32 	%f529, [%rd435+8];
	ld.u64 	%rd436, [%SP+3880];
	ld.f32 	%f530, [%rd436+32];
	mul.f32 	%f531, %f529, %f530;
	add.f32 	%f532, %f528, %f531;
	ld.u64 	%rd437, [%SP+3880];
	ld.f32 	%f533, [%rd437+60];
	add.f32 	%f534, %f532, %f533;
	ld.u64 	%rd438, [%SP+3872];
	st.f32 	[%rd438+12], %f534;
	.loc	20 118 5
	ld.u64 	%rd439, [%SP+3856];
	ld.f32 	%f535, [%rd439];
	ld.u64 	%rd440, [%SP+3880];
	ld.f32 	%f536, [%rd440+8];
	mul.f32 	%f537, %f535, %f536;
	ld.u64 	%rd441, [%SP+3856];
	ld.f32 	%f538, [%rd441+4];
	ld.u64 	%rd442, [%SP+3880];
	ld.f32 	%f539, [%rd442+20];
	mul.f32 	%f540, %f538, %f539;
	add.f32 	%f541, %f537, %f540;
	ld.u64 	%rd443, [%SP+3856];
	ld.f32 	%f542, [%rd443+8];
	ld.u64 	%rd444, [%SP+3880];
	ld.f32 	%f543, [%rd444+28];
	mul.f32 	%f544, %f542, %f543;
	add.f32 	%f545, %f541, %f544;
	ld.u64 	%rd445, [%SP+3856];
	st.f32 	[%rd445+8], %f545;
	.loc	20 119 5
	ld.u64 	%rd446, [%SP+3864];
	ld.f32 	%f546, [%rd446];
	ld.u64 	%rd447, [%SP+3880];
	ld.f32 	%f547, [%rd447+8];
	mul.f32 	%f548, %f546, %f547;
	ld.u64 	%rd448, [%SP+3864];
	ld.f32 	%f549, [%rd448+4];
	ld.u64 	%rd449, [%SP+3880];
	ld.f32 	%f550, [%rd449+20];
	mul.f32 	%f551, %f549, %f550;
	add.f32 	%f552, %f548, %f551;
	ld.u64 	%rd450, [%SP+3864];
	ld.f32 	%f553, [%rd450+8];
	ld.u64 	%rd451, [%SP+3880];
	ld.f32 	%f554, [%rd451+28];
	mul.f32 	%f555, %f553, %f554;
	add.f32 	%f556, %f552, %f555;
	ld.u64 	%rd452, [%SP+3864];
	st.f32 	[%rd452+8], %f556;
	.loc	20 120 5
	ld.u64 	%rd453, [%SP+3872];
	ld.f32 	%f557, [%rd453];
	ld.u64 	%rd454, [%SP+3880];
	ld.f32 	%f558, [%rd454+8];
	mul.f32 	%f559, %f557, %f558;
	ld.u64 	%rd455, [%SP+3872];
	ld.f32 	%f560, [%rd455+4];
	ld.u64 	%rd456, [%SP+3880];
	ld.f32 	%f561, [%rd456+20];
	mul.f32 	%f562, %f560, %f561;
	add.f32 	%f563, %f559, %f562;
	ld.u64 	%rd457, [%SP+3872];
	ld.f32 	%f564, [%rd457+8];
	ld.u64 	%rd458, [%SP+3880];
	ld.f32 	%f565, [%rd458+28];
	mul.f32 	%f566, %f564, %f565;
	add.f32 	%f567, %f563, %f566;
	ld.u64 	%rd459, [%SP+3872];
	st.f32 	[%rd459+8], %f567;
	.loc	20 122 5
	ld.u64 	%rd460, [%SP+3856];
	ld.f32 	%f568, [%rd460];
	ld.u64 	%rd461, [%SP+3880];
	ld.f32 	%f569, [%rd461+4];
	mul.f32 	%f570, %f568, %f569;
	ld.u64 	%rd462, [%SP+3856];
	ld.f32 	%f571, [%rd462+4];
	ld.u64 	%rd463, [%SP+3880];
	ld.f32 	%f572, [%rd463+16];
	mul.f32 	%f573, %f571, %f572;
	add.f32 	%f574, %f570, %f573;
	ld.u64 	%rd464, [%SP+3856];
	st.f32 	[%rd464+4], %f574;
	.loc	20 123 5
	ld.u64 	%rd465, [%SP+3864];
	ld.f32 	%f575, [%rd465];
	ld.u64 	%rd466, [%SP+3880];
	ld.f32 	%f576, [%rd466+4];
	mul.f32 	%f577, %f575, %f576;
	ld.u64 	%rd467, [%SP+3864];
	ld.f32 	%f578, [%rd467+4];
	ld.u64 	%rd468, [%SP+3880];
	ld.f32 	%f579, [%rd468+16];
	mul.f32 	%f580, %f578, %f579;
	add.f32 	%f581, %f577, %f580;
	ld.u64 	%rd469, [%SP+3864];
	st.f32 	[%rd469+4], %f581;
	.loc	20 124 5
	ld.u64 	%rd470, [%SP+3872];
	ld.f32 	%f582, [%rd470];
	ld.u64 	%rd471, [%SP+3880];
	ld.f32 	%f583, [%rd471+4];
	mul.f32 	%f584, %f582, %f583;
	ld.u64 	%rd472, [%SP+3872];
	ld.f32 	%f585, [%rd472+4];
	ld.u64 	%rd473, [%SP+3880];
	ld.f32 	%f586, [%rd473+16];
	mul.f32 	%f587, %f585, %f586;
	add.f32 	%f588, %f584, %f587;
	ld.u64 	%rd474, [%SP+3872];
	st.f32 	[%rd474+4], %f588;
	.loc	20 126 5
	ld.u64 	%rd475, [%SP+3856];
	ld.f32 	%f589, [%rd475];
	ld.u64 	%rd476, [%SP+3880];
	ld.f32 	%f590, [%rd476];
	mul.f32 	%f591, %f589, %f590;
	ld.u64 	%rd477, [%SP+3856];
	st.f32 	[%rd477], %f591;
	.loc	20 127 5
	ld.u64 	%rd478, [%SP+3864];
	ld.f32 	%f592, [%rd478];
	ld.u64 	%rd479, [%SP+3880];
	ld.f32 	%f593, [%rd479];
	mul.f32 	%f594, %f592, %f593;
	ld.u64 	%rd480, [%SP+3864];
	st.f32 	[%rd480], %f594;
	.loc	20 128 5
	ld.u64 	%rd481, [%SP+3872];
	ld.f32 	%f595, [%rd481];
	ld.u64 	%rd482, [%SP+3880];
	ld.f32 	%f596, [%rd482];
	mul.f32 	%f597, %f595, %f596;
	ld.u64 	%rd483, [%SP+3872];
	st.f32 	[%rd483], %f597;
$L__tmp4182:
	.loc	20 296 13
	bra.uni 	$L__BB21_62;
$L__tmp4183:

$L__BB21_62:
	.loc	20 299 9
	and.b16  	%rs16, %rs1, 255;
	setp.ne.s16 	%p69, %rs16, 0;
	not.pred 	%p70, %p69;
	not.pred 	%p71, %p70;
	@%p71 bra 	$L__BB21_64;
	bra.uni 	$L__BB21_63;

$L__BB21_63:
$L__tmp4184:
	.loc	20 300 13
	ld.u64 	%rd672, [%SP+5936];
	ld.u64 	%rd673, [%SP+5944];
	ld.u64 	%rd674, [%SP+5952];
	mov.b64 	%rd675, %rd672;
	st.u64 	[%SP+3776], %rd675;
	mov.b64 	%rd676, %rd673;
	st.u64 	[%SP+3784], %rd676;
	mov.b64 	%rd677, %rd674;
	st.u64 	[%SP+3792], %rd677;
	.loc	20 300 13
	bra.uni	$L__tmp4185;
$L__tmp4185:
	.loc	20 134 22
	ld.u64 	%rd678, [%SP+3776];
	ld.f32 	%f793, [%rd678];
	ld.u64 	%rd679, [%SP+3784];
	ld.f32 	%f794, [%rd679+4];
	ld.u64 	%rd680, [%SP+3792];
	ld.f32 	%f795, [%rd680+8];
	mul.f32 	%f796, %f794, %f795;
	ld.u64 	%rd681, [%SP+3784];
	ld.f32 	%f797, [%rd681+8];
	ld.u64 	%rd682, [%SP+3792];
	ld.f32 	%f798, [%rd682+4];
	mul.f32 	%f799, %f797, %f798;
	sub.f32 	%f800, %f796, %f799;
	mul.f32 	%f801, %f793, %f800;
	ld.u64 	%rd683, [%SP+3776];
	ld.f32 	%f802, [%rd683+4];
	ld.u64 	%rd684, [%SP+3784];
	ld.f32 	%f803, [%rd684];
	ld.u64 	%rd685, [%SP+3792];
	ld.f32 	%f804, [%rd685+8];
	mul.f32 	%f805, %f803, %f804;
	ld.u64 	%rd686, [%SP+3784];
	ld.f32 	%f806, [%rd686+8];
	ld.u64 	%rd687, [%SP+3792];
	ld.f32 	%f807, [%rd687];
	mul.f32 	%f808, %f806, %f807;
	sub.f32 	%f809, %f805, %f808;
	mul.f32 	%f810, %f802, %f809;
	sub.f32 	%f811, %f801, %f810;
	ld.u64 	%rd688, [%SP+3776];
	ld.f32 	%f812, [%rd688+8];
	ld.u64 	%rd689, [%SP+3784];
	ld.f32 	%f813, [%rd689];
	ld.u64 	%rd690, [%SP+3792];
	ld.f32 	%f814, [%rd690+4];
	mul.f32 	%f815, %f813, %f814;
	ld.u64 	%rd691, [%SP+3784];
	ld.f32 	%f816, [%rd691+4];
	ld.u64 	%rd692, [%SP+3792];
	ld.f32 	%f817, [%rd692];
	mul.f32 	%f818, %f816, %f817;
	sub.f32 	%f819, %f815, %f818;
	mul.f32 	%f820, %f812, %f819;
	add.f32 	%f821, %f811, %f820;
$L__tmp4186:
	.loc	20 137 26
	rcp.rn.f32 	%f822, %f821;
$L__tmp4187:
	.loc	20 140 5
	ld.u64 	%rd693, [%SP+3784];
	ld.f32 	%f823, [%rd693+4];
	ld.u64 	%rd694, [%SP+3792];
	ld.f32 	%f824, [%rd694+8];
	mul.f32 	%f825, %f823, %f824;
	ld.u64 	%rd695, [%SP+3792];
	ld.f32 	%f826, [%rd695+4];
	ld.u64 	%rd696, [%SP+3784];
	ld.f32 	%f827, [%rd696+8];
	mul.f32 	%f828, %f826, %f827;
	sub.f32 	%f829, %f825, %f828;
	mul.f32 	%f830, %f822, %f829;
	st.f32 	[%SP+3800], %f830;
	.loc	20 141 5
	ld.u64 	%rd697, [%SP+3776];
	ld.f32 	%f831, [%rd697+8];
	ld.u64 	%rd698, [%SP+3792];
	ld.f32 	%f832, [%rd698+4];
	mul.f32 	%f833, %f831, %f832;
	ld.u64 	%rd699, [%SP+3792];
	ld.f32 	%f834, [%rd699+8];
	ld.u64 	%rd700, [%SP+3776];
	ld.f32 	%f835, [%rd700+4];
	mul.f32 	%f836, %f834, %f835;
	sub.f32 	%f837, %f833, %f836;
	mul.f32 	%f838, %f822, %f837;
	st.f32 	[%SP+3804], %f838;
	.loc	20 142 5
	ld.u64 	%rd701, [%SP+3776];
	ld.f32 	%f839, [%rd701+4];
	ld.u64 	%rd702, [%SP+3784];
	ld.f32 	%f840, [%rd702+8];
	mul.f32 	%f841, %f839, %f840;
	ld.u64 	%rd703, [%SP+3784];
	ld.f32 	%f842, [%rd703+4];
	ld.u64 	%rd704, [%SP+3776];
	ld.f32 	%f843, [%rd704+8];
	mul.f32 	%f844, %f842, %f843;
	sub.f32 	%f845, %f841, %f844;
	mul.f32 	%f846, %f822, %f845;
	st.f32 	[%SP+3808], %f846;
	.loc	20 144 5
	ld.u64 	%rd705, [%SP+3784];
	ld.f32 	%f847, [%rd705+8];
	ld.u64 	%rd706, [%SP+3792];
	ld.f32 	%f848, [%rd706];
	mul.f32 	%f849, %f847, %f848;
	ld.u64 	%rd707, [%SP+3792];
	ld.f32 	%f850, [%rd707+8];
	ld.u64 	%rd708, [%SP+3784];
	ld.f32 	%f851, [%rd708];
	mul.f32 	%f852, %f850, %f851;
	sub.f32 	%f853, %f849, %f852;
	mul.f32 	%f854, %f822, %f853;
	st.f32 	[%SP+3812], %f854;
	.loc	20 145 5
	ld.u64 	%rd709, [%SP+3776];
	ld.f32 	%f855, [%rd709];
	ld.u64 	%rd710, [%SP+3792];
	ld.f32 	%f856, [%rd710+8];
	mul.f32 	%f857, %f855, %f856;
	ld.u64 	%rd711, [%SP+3792];
	ld.f32 	%f858, [%rd711];
	ld.u64 	%rd712, [%SP+3776];
	ld.f32 	%f859, [%rd712+8];
	mul.f32 	%f860, %f858, %f859;
	sub.f32 	%f861, %f857, %f860;
	mul.f32 	%f862, %f822, %f861;
	add.u64 	%rd713, %SP, 3800;
	add.s64 	%rd714, %rd713, 12;
	st.f32 	[%rd714+4], %f862;
	.loc	20 146 5
	ld.u64 	%rd715, [%SP+3776];
	ld.f32 	%f863, [%rd715+8];
	ld.u64 	%rd716, [%SP+3784];
	ld.f32 	%f864, [%rd716];
	mul.f32 	%f865, %f863, %f864;
	ld.u64 	%rd717, [%SP+3784];
	ld.f32 	%f866, [%rd717+8];
	ld.u64 	%rd718, [%SP+3776];
	ld.f32 	%f867, [%rd718];
	mul.f32 	%f868, %f866, %f867;
	sub.f32 	%f869, %f865, %f868;
	mul.f32 	%f870, %f822, %f869;
	add.s64 	%rd719, %rd713, 12;
	st.f32 	[%rd719+8], %f870;
	.loc	20 148 5
	ld.u64 	%rd720, [%SP+3784];
	ld.f32 	%f871, [%rd720];
	ld.u64 	%rd721, [%SP+3792];
	ld.f32 	%f872, [%rd721+4];
	mul.f32 	%f873, %f871, %f872;
	ld.u64 	%rd722, [%SP+3792];
	ld.f32 	%f874, [%rd722];
	ld.u64 	%rd723, [%SP+3784];
	ld.f32 	%f875, [%rd723+4];
	mul.f32 	%f876, %f874, %f875;
	sub.f32 	%f877, %f873, %f876;
	mul.f32 	%f878, %f822, %f877;
	st.f32 	[%SP+3824], %f878;
	.loc	20 149 5
	ld.u64 	%rd724, [%SP+3776];
	ld.f32 	%f879, [%rd724+4];
	ld.u64 	%rd725, [%SP+3792];
	ld.f32 	%f880, [%rd725];
	mul.f32 	%f881, %f879, %f880;
	ld.u64 	%rd726, [%SP+3792];
	ld.f32 	%f882, [%rd726+4];
	ld.u64 	%rd727, [%SP+3776];
	ld.f32 	%f883, [%rd727];
	mul.f32 	%f884, %f882, %f883;
	sub.f32 	%f885, %f881, %f884;
	mul.f32 	%f886, %f822, %f885;
	add.s64 	%rd728, %rd713, 24;
	st.f32 	[%rd728+4], %f886;
	.loc	20 150 5
	ld.u64 	%rd729, [%SP+3776];
	ld.f32 	%f887, [%rd729];
	ld.u64 	%rd730, [%SP+3784];
	ld.f32 	%f888, [%rd730+4];
	mul.f32 	%f889, %f887, %f888;
	ld.u64 	%rd731, [%SP+3784];
	ld.f32 	%f890, [%rd731];
	ld.u64 	%rd732, [%SP+3776];
	ld.f32 	%f891, [%rd732+4];
	mul.f32 	%f892, %f890, %f891;
	sub.f32 	%f893, %f889, %f892;
	mul.f32 	%f894, %f822, %f893;
	add.s64 	%rd733, %rd713, 24;
	st.f32 	[%rd733+8], %f894;
	.loc	20 152 17
	ld.u64 	%rd734, [%SP+3776];
	ld.f32 	%f895, [%rd734+12];
	st.f32 	[%SP+3836], %f895;
	ld.u64 	%rd735, [%SP+3784];
	ld.f32 	%f896, [%rd735+12];
	st.f32 	[%SP+3840], %f896;
	ld.u64 	%rd736, [%SP+3792];
	ld.f32 	%f897, [%rd736+12];
	st.f32 	[%SP+3844], %f897;
	.loc	20 154 5
	ld.f32 	%f898, [%SP+3800];
	ld.u64 	%rd737, [%SP+3776];
	st.f32 	[%rd737], %f898;
	.loc	20 155 5
	ld.f32 	%f899, [%SP+3804];
	ld.u64 	%rd738, [%SP+3776];
	st.f32 	[%rd738+4], %f899;
	.loc	20 156 5
	ld.f32 	%f900, [%SP+3808];
	ld.u64 	%rd739, [%SP+3776];
	st.f32 	[%rd739+8], %f900;
	.loc	20 157 5
	ld.f32 	%f901, [%SP+3800];
	neg.f32 	%f902, %f901;
	ld.f32 	%f903, [%SP+3836];
	mul.f32 	%f904, %f902, %f903;
	ld.f32 	%f905, [%SP+3804];
	ld.f32 	%f906, [%SP+3840];
	mul.f32 	%f907, %f905, %f906;
	sub.f32 	%f908, %f904, %f907;
	ld.f32 	%f909, [%SP+3808];
	ld.f32 	%f910, [%SP+3844];
	mul.f32 	%f911, %f909, %f910;
	sub.f32 	%f912, %f908, %f911;
	ld.u64 	%rd740, [%SP+3776];
	st.f32 	[%rd740+12], %f912;
	.loc	20 159 5
	ld.f32 	%f913, [%SP+3812];
	ld.u64 	%rd741, [%SP+3784];
	st.f32 	[%rd741], %f913;
	.loc	20 160 5
	add.s64 	%rd742, %rd713, 12;
	ld.f32 	%f914, [%rd742+4];
	ld.u64 	%rd743, [%SP+3784];
	st.f32 	[%rd743+4], %f914;
	.loc	20 161 5
	add.s64 	%rd744, %rd713, 12;
	ld.f32 	%f915, [%rd744+8];
	ld.u64 	%rd745, [%SP+3784];
	st.f32 	[%rd745+8], %f915;
	.loc	20 162 5
	ld.f32 	%f916, [%SP+3812];
	neg.f32 	%f917, %f916;
	ld.f32 	%f918, [%SP+3836];
	mul.f32 	%f919, %f917, %f918;
	add.s64 	%rd746, %rd713, 12;
	ld.f32 	%f920, [%rd746+4];
	ld.f32 	%f921, [%SP+3840];
	mul.f32 	%f922, %f920, %f921;
	sub.f32 	%f923, %f919, %f922;
	add.s64 	%rd747, %rd713, 12;
	ld.f32 	%f924, [%rd747+8];
	ld.f32 	%f925, [%SP+3844];
	mul.f32 	%f926, %f924, %f925;
	sub.f32 	%f927, %f923, %f926;
	ld.u64 	%rd748, [%SP+3784];
	st.f32 	[%rd748+12], %f927;
	.loc	20 164 5
	ld.f32 	%f928, [%SP+3824];
	ld.u64 	%rd749, [%SP+3792];
	st.f32 	[%rd749], %f928;
	.loc	20 165 5
	add.s64 	%rd750, %rd713, 24;
	ld.f32 	%f929, [%rd750+4];
	ld.u64 	%rd751, [%SP+3792];
	st.f32 	[%rd751+4], %f929;
	.loc	20 166 5
	add.s64 	%rd752, %rd713, 24;
	ld.f32 	%f930, [%rd752+8];
	ld.u64 	%rd753, [%SP+3792];
	st.f32 	[%rd753+8], %f930;
	.loc	20 167 5
	ld.f32 	%f931, [%SP+3824];
	neg.f32 	%f932, %f931;
	ld.f32 	%f933, [%SP+3836];
	mul.f32 	%f934, %f932, %f933;
	add.s64 	%rd754, %rd713, 24;
	ld.f32 	%f935, [%rd754+4];
	ld.f32 	%f936, [%SP+3840];
	mul.f32 	%f937, %f935, %f936;
	sub.f32 	%f938, %f934, %f937;
	add.s64 	%rd755, %rd713, 24;
	ld.f32 	%f939, [%rd755+8];
	ld.f32 	%f940, [%SP+3844];
	mul.f32 	%f941, %f939, %f940;
	sub.f32 	%f942, %f938, %f941;
	ld.u64 	%rd756, [%SP+3792];
	st.f32 	[%rd756+12], %f942;
$L__tmp4188:
	.loc	20 300 13
	bra.uni 	$L__BB21_64;

$L__BB21_64:
	bra.uni 	$L__BB21_89;
$L__tmp4189:

$L__BB21_65:
	.loc	20 302 10
	setp.eq.s32 	%p17, %r4, 4;
	mov.pred 	%p16, -1;
	mov.pred 	%p276, %p16;
	@%p17 bra 	$L__BB21_67;
	bra.uni 	$L__BB21_66;

$L__BB21_66:
	setp.eq.s32 	%p3, %r4, 1;
	mov.pred 	%p276, %p3;
	bra.uni 	$L__BB21_67;

$L__BB21_67:
	mov.pred 	%p4, %p276;
	not.pred 	%p18, %p4;
	@%p18 bra 	$L__BB21_87;
	bra.uni 	$L__BB21_68;

$L__BB21_68:
$L__tmp4190:
	.loc	20 306 9
	setp.eq.s32 	%p19, %r4, 4;
	not.pred 	%p20, %p19;
	@%p20 bra 	$L__BB21_73;
	bra.uni 	$L__BB21_69;

$L__BB21_69:
$L__tmp4191:
	.loc	20 308 13
	and.b16  	%rs5, %rs1, 255;
	setp.ne.s16 	%p23, %rs5, 0;
	not.pred 	%p24, %p23;
	@%p24 bra 	$L__BB21_71;
	bra.uni 	$L__BB21_70;

$L__BB21_70:
	.loc	20 0 13
	mov.b64 	%rd199, %rd4;
$L__tmp4192:
	.loc	20 308 45
	bra.uni	$L__tmp4193;
$L__tmp4193:
	.loc	17 935 5
	// begin inline asm
	call (%rd198), _optix_get_instance_transform_from_handle, (%rd199);
	// end inline asm
$L__tmp4194:
	.loc	20 308 45
	mov.u64 	%rd1803, %rd198;
$L__tmp4195:
	bra.uni 	$L__BB21_72;

$L__BB21_71:
	.loc	20 0 45
	mov.b64 	%rd197, %rd4;
$L__tmp4196:
	.loc	20 309 45
	bra.uni	$L__tmp4197;
$L__tmp4197:
	.loc	17 942 5
	// begin inline asm
	call (%rd196), _optix_get_instance_inverse_transform_from_handle, (%rd197);
	// end inline asm
$L__tmp4198:
	.loc	20 309 45
	mov.u64 	%rd1803, %rd196;
$L__tmp4199:
	bra.uni 	$L__BB21_72;

$L__BB21_72:
	mov.u64 	%rd30, %rd1803;
$L__tmp4200:
	mov.u64 	%rd1805, %rd30;
$L__tmp4201:
	bra.uni 	$L__BB21_77;
$L__tmp4202:

$L__BB21_73:
	.loc	20 0 45
	mov.b64 	%rd192, %rd4;
$L__tmp4203:
	.loc	20 313 55
	bra.uni	$L__tmp4204;
$L__tmp4204:
	.loc	17 900 5
	// begin inline asm
	call (%rd191), _optix_get_static_transform_from_handle, (%rd192);
	// end inline asm
$L__tmp4205:
	.loc	20 313 55
	mov.b64 	%rd193, %rd191;
	st.u64 	[%SP+5976], %rd193;
	.loc	20 314 13
	and.b16  	%rs4, %rs1, 255;
	setp.ne.s16 	%p21, %rs4, 0;
	not.pred 	%p22, %p21;
	@%p22 bra 	$L__BB21_75;
	bra.uni 	$L__BB21_74;

$L__BB21_74:
	ld.u64 	%rd195, [%SP+5976];
	add.s64 	%rd31, %rd195, 16;
	mov.u64 	%rd1804, %rd31;
	bra.uni 	$L__BB21_76;

$L__BB21_75:
	ld.u64 	%rd194, [%SP+5976];
	add.s64 	%rd32, %rd194, 64;
	mov.u64 	%rd1804, %rd32;
	bra.uni 	$L__BB21_76;

$L__BB21_76:
	mov.u64 	%rd33, %rd1804;
$L__tmp4206:
	mov.u64 	%rd1805, %rd33;
$L__tmp4207:
	bra.uni 	$L__BB21_77;
$L__tmp4208:

$L__BB21_77:
	.loc	20 317 9
	mov.u64 	%rd35, %rd1805;
$L__tmp4209:
	ld.u64 	%rd36, [%SP+5936];
	mov.b64 	%rd200, %rd35;
	st.u64 	[%SP+3744], %rd200;
	.loc	20 317 16
	bra.uni	$L__tmp4210;
$L__tmp4210:
	.loc	20 63 18
	mov.u32 	%r133, 0;
	mov.b32 	%r53, %r133;
$L__tmp4211:
	.loc	20 63 5
	mov.u32 	%r699, %r53;
$L__tmp4212:
	bra.uni 	$L__BB21_78;

$L__BB21_78:
	mov.u32 	%r54, %r699;
$L__tmp4213:
	cvt.s64.s32 	%rd201, %r54;
	setp.lt.u64 	%p25, %rd201, 16;
	not.pred 	%p26, %p25;
	@%p26 bra 	$L__BB21_80;
	bra.uni 	$L__BB21_79;

$L__BB21_79:
$L__tmp4214:
	.loc	20 64 9
	cvt.s64.s32 	%rd221, %r54;
	add.u64 	%rd222, %SP, 3760;
	add.s64 	%rd223, %rd222, %rd221;
	ld.u64 	%rd224, [%SP+3744];
	cvt.s64.s32 	%rd225, %r54;
	add.s64 	%rd219, %rd224, %rd225;
$L__tmp4215:
	.loc	20 64 40
	bra.uni	$L__tmp4216;
$L__tmp4216:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd218, %rd219;
	// end inline asm
$L__tmp4217:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r152,%r153,%r154,%r155}, [%rd218];
	// end inline asm
	st.u32 	[%SP+3728], %r152;
	st.u32 	[%SP+3732], %r153;
	st.u32 	[%SP+3736], %r154;
	st.u32 	[%SP+3740], %r155;
	.loc	20 56 5
	ld.u32 	%r156, [%SP+3728];
	ld.u32 	%r157, [%SP+3732];
	ld.u32 	%r158, [%SP+3736];
	ld.u32 	%r159, [%SP+3740];
$L__tmp4218:
	.loc	20 64 40
	st.u32 	[%rd223+12], %r159;
	st.u32 	[%rd223+8], %r158;
	st.u32 	[%rd223+4], %r157;
	st.u32 	[%rd223], %r156;
$L__tmp4219:
	.loc	20 63 42
	add.s32 	%r55, %r54, 16;
$L__tmp4220:
	mov.u32 	%r699, %r55;
$L__tmp4221:
	bra.uni 	$L__BB21_78;
$L__tmp4222:

$L__BB21_80:
	.loc	20 65 5
	ld.f32 	%f104, [%SP+3760];
	ld.f32 	%f105, [%SP+3764];
	ld.f32 	%f106, [%SP+3768];
	ld.f32 	%f107, [%SP+3772];
$L__tmp4223:
	.loc	20 317 16
	st.f32 	[%rd36+12], %f107;
	st.f32 	[%rd36+8], %f106;
	st.f32 	[%rd36+4], %f105;
	st.f32 	[%rd36], %f104;
	.loc	20 318 9
	ld.u64 	%rd37, [%SP+5944];
	add.s64 	%rd38, %rd35, 16;
$L__tmp4224:
	.loc	20 318 16
	bra.uni	$L__tmp4225;
$L__tmp4225:
	.loc	20 63 18
	mov.u32 	%r134, 0;
	mov.b32 	%r56, %r134;
$L__tmp4226:
	.loc	20 63 5
	mov.u32 	%r700, %r56;
$L__tmp4227:
	bra.uni 	$L__BB21_81;

$L__BB21_81:
	mov.u32 	%r57, %r700;
$L__tmp4228:
	cvt.s64.s32 	%rd202, %r57;
	setp.lt.u64 	%p27, %rd202, 16;
	not.pred 	%p28, %p27;
	@%p28 bra 	$L__BB21_83;
	bra.uni 	$L__BB21_82;

$L__BB21_82:
$L__tmp4229:
	.loc	20 64 9
	cvt.s64.s32 	%rd214, %r57;
	add.u64 	%rd215, %SP, 3712;
	add.s64 	%rd216, %rd215, %rd214;
	cvt.s64.s32 	%rd217, %r57;
	add.s64 	%rd212, %rd38, %rd217;
$L__tmp4230:
	.loc	20 64 40
	bra.uni	$L__tmp4231;
$L__tmp4231:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd211, %rd212;
	// end inline asm
$L__tmp4232:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r144,%r145,%r146,%r147}, [%rd211];
	// end inline asm
	st.u32 	[%SP+3696], %r144;
	st.u32 	[%SP+3700], %r145;
	st.u32 	[%SP+3704], %r146;
	st.u32 	[%SP+3708], %r147;
	.loc	20 56 5
	ld.u32 	%r148, [%SP+3696];
	ld.u32 	%r149, [%SP+3700];
	ld.u32 	%r150, [%SP+3704];
	ld.u32 	%r151, [%SP+3708];
$L__tmp4233:
	.loc	20 64 40
	st.u32 	[%rd216+12], %r151;
	st.u32 	[%rd216+8], %r150;
	st.u32 	[%rd216+4], %r149;
	st.u32 	[%rd216], %r148;
$L__tmp4234:
	.loc	20 63 42
	add.s32 	%r58, %r57, 16;
$L__tmp4235:
	mov.u32 	%r700, %r58;
$L__tmp4236:
	bra.uni 	$L__BB21_81;
$L__tmp4237:

$L__BB21_83:
	.loc	20 65 5
	ld.f32 	%f108, [%SP+3712];
	ld.f32 	%f109, [%SP+3716];
	ld.f32 	%f110, [%SP+3720];
	ld.f32 	%f111, [%SP+3724];
$L__tmp4238:
	.loc	20 318 16
	st.f32 	[%rd37+12], %f111;
	st.f32 	[%rd37+8], %f110;
	st.f32 	[%rd37+4], %f109;
	st.f32 	[%rd37], %f108;
	.loc	20 319 9
	ld.u64 	%rd39, [%SP+5952];
	add.s64 	%rd40, %rd35, 32;
$L__tmp4239:
	.loc	20 319 16
	bra.uni	$L__tmp4240;
$L__tmp4240:
	.loc	20 63 18
	mov.u32 	%r135, 0;
	mov.b32 	%r59, %r135;
$L__tmp4241:
	.loc	20 63 5
	mov.u32 	%r701, %r59;
$L__tmp4242:
	bra.uni 	$L__BB21_84;

$L__BB21_84:
	mov.u32 	%r60, %r701;
$L__tmp4243:
	cvt.s64.s32 	%rd203, %r60;
	setp.lt.u64 	%p29, %rd203, 16;
	not.pred 	%p30, %p29;
	@%p30 bra 	$L__BB21_86;
	bra.uni 	$L__BB21_85;

$L__BB21_85:
$L__tmp4244:
	.loc	20 64 9
	cvt.s64.s32 	%rd207, %r60;
	add.u64 	%rd208, %SP, 3680;
	add.s64 	%rd209, %rd208, %rd207;
	cvt.s64.s32 	%rd210, %r60;
	add.s64 	%rd205, %rd40, %rd210;
$L__tmp4245:
	.loc	20 64 40
	bra.uni	$L__tmp4246;
$L__tmp4246:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd204, %rd205;
	// end inline asm
$L__tmp4247:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r136,%r137,%r138,%r139}, [%rd204];
	// end inline asm
	st.u32 	[%SP+3664], %r136;
	st.u32 	[%SP+3668], %r137;
	st.u32 	[%SP+3672], %r138;
	st.u32 	[%SP+3676], %r139;
	.loc	20 56 5
	ld.u32 	%r140, [%SP+3664];
	ld.u32 	%r141, [%SP+3668];
	ld.u32 	%r142, [%SP+3672];
	ld.u32 	%r143, [%SP+3676];
$L__tmp4248:
	.loc	20 64 40
	st.u32 	[%rd209+12], %r143;
	st.u32 	[%rd209+8], %r142;
	st.u32 	[%rd209+4], %r141;
	st.u32 	[%rd209], %r140;
$L__tmp4249:
	.loc	20 63 42
	add.s32 	%r61, %r60, 16;
$L__tmp4250:
	mov.u32 	%r701, %r61;
$L__tmp4251:
	bra.uni 	$L__BB21_84;
$L__tmp4252:

$L__BB21_86:
	.loc	20 65 5
	ld.f32 	%f112, [%SP+3680];
	ld.f32 	%f113, [%SP+3684];
	ld.f32 	%f114, [%SP+3688];
	ld.f32 	%f115, [%SP+3692];
$L__tmp4253:
	.loc	20 319 16
	st.f32 	[%rd39+12], %f115;
	st.f32 	[%rd39+8], %f114;
	st.f32 	[%rd39+4], %f113;
	st.f32 	[%rd39], %f112;
	bra.uni 	$L__BB21_88;
$L__tmp4254:

$L__BB21_87:
	.loc	20 323 9
	ld.u64 	%rd188, [%SP+5936];
	mov.f32 	%f102, 0f00000000;
	st.f32 	[%rd188+12], %f102;
	st.f32 	[%rd188+8], %f102;
	st.f32 	[%rd188+4], %f102;
	mov.f32 	%f103, 0f3F800000;
	st.f32 	[%rd188], %f103;
	.loc	20 324 9
	ld.u64 	%rd189, [%SP+5944];
	st.f32 	[%rd189+12], %f102;
	st.f32 	[%rd189+8], %f102;
	st.f32 	[%rd189+4], %f103;
	st.f32 	[%rd189], %f102;
	.loc	20 325 9
	ld.u64 	%rd190, [%SP+5952];
	st.f32 	[%rd190+12], %f102;
	st.f32 	[%rd190+8], %f103;
	st.f32 	[%rd190+4], %f102;
	st.f32 	[%rd190], %f102;
	bra.uni 	$L__BB21_88;

$L__BB21_88:
	bra.uni 	$L__BB21_89;
$L__tmp4255:

$L__BB21_89:
	.loc	20 343 9
	setp.eq.s32 	%p72, %r3, 0;
	not.pred 	%p73, %p72;
	@%p73 bra 	$L__BB21_91;
	bra.uni 	$L__BB21_90;

$L__BB21_90:
$L__tmp4256:
	.loc	20 345 13
	ld.u64 	%rd763, [%SP+5984];
	ld.v4.u32 	{%r286, %r287, %r288, %r289}, [%SP+6016];
	st.v4.u32 	[%rd763], {%r286, %r287, %r288, %r289};
	.loc	20 346 13
	ld.u64 	%rd764, [%SP+5992];
	ld.v4.u32 	{%r294, %r295, %r296, %r297}, [%SP+6032];
	st.v4.u32 	[%rd764], {%r294, %r295, %r296, %r297};
	.loc	20 347 13
	ld.u64 	%rd765, [%SP+6000];
	ld.v4.u32 	{%r302, %r303, %r304, %r305}, [%SP+6048];
	st.v4.u32 	[%rd765], {%r302, %r303, %r304, %r305};
	bra.uni 	$L__BB21_92;
$L__tmp4257:

$L__BB21_91:
	.loc	20 352 25
	ld.u64 	%rd757, [%SP+5984];
	ld.v4.u32 	{%r262, %r263, %r264, %r265}, [%rd757];
	st.v4.u32 	[%SP+6064], {%r262, %r263, %r264, %r265};
	.loc	20 352 36
	ld.u64 	%rd758, [%SP+5992];
	ld.v4.u32 	{%r270, %r271, %r272, %r273}, [%rd758];
	st.v4.u32 	[%SP+6080], {%r270, %r271, %r272, %r273};
	.loc	20 352 47
	ld.u64 	%rd759, [%SP+6000];
	ld.v4.u32 	{%r278, %r279, %r280, %r281}, [%rd759];
	st.v4.u32 	[%SP+6096], {%r278, %r279, %r280, %r281};
	.loc	20 353 13
	ld.u64 	%rd760, [%SP+5984];
	ld.f32 	%f943, [%SP+6016];
	ld.f32 	%f944, [%SP+6020];
	ld.f32 	%f945, [%SP+6024];
	ld.f32 	%f946, [%SP+6028];
	ld.f32 	%f947, [%SP+6064];
	ld.f32 	%f948, [%SP+6068];
	ld.f32 	%f949, [%SP+6072];
	ld.f32 	%f950, [%SP+6076];
	ld.f32 	%f951, [%SP+6080];
	ld.f32 	%f952, [%SP+6084];
	ld.f32 	%f953, [%SP+6088];
	ld.f32 	%f954, [%SP+6092];
	ld.f32 	%f955, [%SP+6096];
	ld.f32 	%f956, [%SP+6100];
	ld.f32 	%f957, [%SP+6104];
	ld.f32 	%f958, [%SP+6108];
	st.f32 	[%SP+3596], %f946;
	st.f32 	[%SP+3592], %f945;
	st.f32 	[%SP+3588], %f944;
	st.f32 	[%SP+3584], %f943;
	st.f32 	[%SP+3612], %f950;
	st.f32 	[%SP+3608], %f949;
	st.f32 	[%SP+3604], %f948;
	st.f32 	[%SP+3600], %f947;
	st.f32 	[%SP+3628], %f954;
	st.f32 	[%SP+3624], %f953;
	st.f32 	[%SP+3620], %f952;
	st.f32 	[%SP+3616], %f951;
	st.f32 	[%SP+3644], %f958;
	st.f32 	[%SP+3640], %f957;
	st.f32 	[%SP+3636], %f956;
	st.f32 	[%SP+3632], %f955;
	.loc	20 353 18
	bra.uni	$L__tmp4258;
$L__tmp4258:
	.loc	20 73 5
	ld.f32 	%f959, [%SP+3584];
	ld.f32 	%f960, [%SP+3600];
	mul.f32 	%f961, %f959, %f960;
	ld.f32 	%f962, [%SP+3588];
	ld.f32 	%f963, [%SP+3616];
	mul.f32 	%f964, %f962, %f963;
	add.f32 	%f965, %f961, %f964;
	ld.f32 	%f966, [%SP+3592];
	ld.f32 	%f967, [%SP+3632];
	mul.f32 	%f968, %f966, %f967;
	add.f32 	%f969, %f965, %f968;
	st.f32 	[%SP+3648], %f969;
	.loc	20 74 5
	ld.f32 	%f970, [%SP+3584];
	ld.f32 	%f971, [%SP+3604];
	mul.f32 	%f972, %f970, %f971;
	ld.f32 	%f973, [%SP+3588];
	ld.f32 	%f974, [%SP+3620];
	mul.f32 	%f975, %f973, %f974;
	add.f32 	%f976, %f972, %f975;
	ld.f32 	%f977, [%SP+3592];
	ld.f32 	%f978, [%SP+3636];
	mul.f32 	%f979, %f977, %f978;
	add.f32 	%f980, %f976, %f979;
	st.f32 	[%SP+3652], %f980;
	.loc	20 75 5
	ld.f32 	%f981, [%SP+3584];
	ld.f32 	%f982, [%SP+3608];
	mul.f32 	%f983, %f981, %f982;
	ld.f32 	%f984, [%SP+3588];
	ld.f32 	%f985, [%SP+3624];
	mul.f32 	%f986, %f984, %f985;
	add.f32 	%f987, %f983, %f986;
	ld.f32 	%f988, [%SP+3592];
	ld.f32 	%f989, [%SP+3640];
	mul.f32 	%f990, %f988, %f989;
	add.f32 	%f991, %f987, %f990;
	st.f32 	[%SP+3656], %f991;
	.loc	20 76 5
	ld.f32 	%f992, [%SP+3584];
	ld.f32 	%f993, [%SP+3612];
	mul.f32 	%f994, %f992, %f993;
	ld.f32 	%f995, [%SP+3588];
	ld.f32 	%f996, [%SP+3628];
	mul.f32 	%f997, %f995, %f996;
	add.f32 	%f998, %f994, %f997;
	ld.f32 	%f999, [%SP+3592];
	ld.f32 	%f1000, [%SP+3644];
	mul.f32 	%f1001, %f999, %f1000;
	add.f32 	%f1002, %f998, %f1001;
	ld.f32 	%f1003, [%SP+3596];
	add.f32 	%f1004, %f1002, %f1003;
	st.f32 	[%SP+3660], %f1004;
	.loc	20 78 5
	ld.f32 	%f1005, [%SP+3648];
	ld.f32 	%f1006, [%SP+3652];
	ld.f32 	%f1007, [%SP+3656];
	ld.f32 	%f1008, [%SP+3660];
$L__tmp4259:
	.loc	20 353 18
	st.f32 	[%rd760+12], %f1008;
	st.f32 	[%rd760+8], %f1007;
	st.f32 	[%rd760+4], %f1006;
	st.f32 	[%rd760], %f1005;
	.loc	20 354 13
	ld.u64 	%rd761, [%SP+5992];
	ld.f32 	%f1009, [%SP+6032];
	ld.f32 	%f1010, [%SP+6036];
	ld.f32 	%f1011, [%SP+6040];
	ld.f32 	%f1012, [%SP+6044];
	ld.f32 	%f1013, [%SP+6064];
	ld.f32 	%f1014, [%SP+6068];
	ld.f32 	%f1015, [%SP+6072];
	ld.f32 	%f1016, [%SP+6076];
	ld.f32 	%f1017, [%SP+6080];
	ld.f32 	%f1018, [%SP+6084];
	ld.f32 	%f1019, [%SP+6088];
	ld.f32 	%f1020, [%SP+6092];
	ld.f32 	%f1021, [%SP+6096];
	ld.f32 	%f1022, [%SP+6100];
	ld.f32 	%f1023, [%SP+6104];
	ld.f32 	%f1024, [%SP+6108];
	st.f32 	[%SP+3516], %f1012;
	st.f32 	[%SP+3512], %f1011;
	st.f32 	[%SP+3508], %f1010;
	st.f32 	[%SP+3504], %f1009;
	st.f32 	[%SP+3532], %f1016;
	st.f32 	[%SP+3528], %f1015;
	st.f32 	[%SP+3524], %f1014;
	st.f32 	[%SP+3520], %f1013;
	st.f32 	[%SP+3548], %f1020;
	st.f32 	[%SP+3544], %f1019;
	st.f32 	[%SP+3540], %f1018;
	st.f32 	[%SP+3536], %f1017;
	st.f32 	[%SP+3564], %f1024;
	st.f32 	[%SP+3560], %f1023;
	st.f32 	[%SP+3556], %f1022;
	st.f32 	[%SP+3552], %f1021;
	.loc	20 354 18
	bra.uni	$L__tmp4260;
$L__tmp4260:
	.loc	20 73 5
	ld.f32 	%f1025, [%SP+3504];
	ld.f32 	%f1026, [%SP+3520];
	mul.f32 	%f1027, %f1025, %f1026;
	ld.f32 	%f1028, [%SP+3508];
	ld.f32 	%f1029, [%SP+3536];
	mul.f32 	%f1030, %f1028, %f1029;
	add.f32 	%f1031, %f1027, %f1030;
	ld.f32 	%f1032, [%SP+3512];
	ld.f32 	%f1033, [%SP+3552];
	mul.f32 	%f1034, %f1032, %f1033;
	add.f32 	%f1035, %f1031, %f1034;
	st.f32 	[%SP+3568], %f1035;
	.loc	20 74 5
	ld.f32 	%f1036, [%SP+3504];
	ld.f32 	%f1037, [%SP+3524];
	mul.f32 	%f1038, %f1036, %f1037;
	ld.f32 	%f1039, [%SP+3508];
	ld.f32 	%f1040, [%SP+3540];
	mul.f32 	%f1041, %f1039, %f1040;
	add.f32 	%f1042, %f1038, %f1041;
	ld.f32 	%f1043, [%SP+3512];
	ld.f32 	%f1044, [%SP+3556];
	mul.f32 	%f1045, %f1043, %f1044;
	add.f32 	%f1046, %f1042, %f1045;
	st.f32 	[%SP+3572], %f1046;
	.loc	20 75 5
	ld.f32 	%f1047, [%SP+3504];
	ld.f32 	%f1048, [%SP+3528];
	mul.f32 	%f1049, %f1047, %f1048;
	ld.f32 	%f1050, [%SP+3508];
	ld.f32 	%f1051, [%SP+3544];
	mul.f32 	%f1052, %f1050, %f1051;
	add.f32 	%f1053, %f1049, %f1052;
	ld.f32 	%f1054, [%SP+3512];
	ld.f32 	%f1055, [%SP+3560];
	mul.f32 	%f1056, %f1054, %f1055;
	add.f32 	%f1057, %f1053, %f1056;
	st.f32 	[%SP+3576], %f1057;
	.loc	20 76 5
	ld.f32 	%f1058, [%SP+3504];
	ld.f32 	%f1059, [%SP+3532];
	mul.f32 	%f1060, %f1058, %f1059;
	ld.f32 	%f1061, [%SP+3508];
	ld.f32 	%f1062, [%SP+3548];
	mul.f32 	%f1063, %f1061, %f1062;
	add.f32 	%f1064, %f1060, %f1063;
	ld.f32 	%f1065, [%SP+3512];
	ld.f32 	%f1066, [%SP+3564];
	mul.f32 	%f1067, %f1065, %f1066;
	add.f32 	%f1068, %f1064, %f1067;
	ld.f32 	%f1069, [%SP+3516];
	add.f32 	%f1070, %f1068, %f1069;
	st.f32 	[%SP+3580], %f1070;
	.loc	20 78 5
	ld.f32 	%f1071, [%SP+3568];
	ld.f32 	%f1072, [%SP+3572];
	ld.f32 	%f1073, [%SP+3576];
	ld.f32 	%f1074, [%SP+3580];
$L__tmp4261:
	.loc	20 354 18
	st.f32 	[%rd761+12], %f1074;
	st.f32 	[%rd761+8], %f1073;
	st.f32 	[%rd761+4], %f1072;
	st.f32 	[%rd761], %f1071;
	.loc	20 355 13
	ld.u64 	%rd762, [%SP+6000];
	ld.f32 	%f1075, [%SP+6048];
	ld.f32 	%f1076, [%SP+6052];
	ld.f32 	%f1077, [%SP+6056];
	ld.f32 	%f1078, [%SP+6060];
	ld.f32 	%f1079, [%SP+6064];
	ld.f32 	%f1080, [%SP+6068];
	ld.f32 	%f1081, [%SP+6072];
	ld.f32 	%f1082, [%SP+6076];
	ld.f32 	%f1083, [%SP+6080];
	ld.f32 	%f1084, [%SP+6084];
	ld.f32 	%f1085, [%SP+6088];
	ld.f32 	%f1086, [%SP+6092];
	ld.f32 	%f1087, [%SP+6096];
	ld.f32 	%f1088, [%SP+6100];
	ld.f32 	%f1089, [%SP+6104];
	ld.f32 	%f1090, [%SP+6108];
	st.f32 	[%SP+3436], %f1078;
	st.f32 	[%SP+3432], %f1077;
	st.f32 	[%SP+3428], %f1076;
	st.f32 	[%SP+3424], %f1075;
	st.f32 	[%SP+3452], %f1082;
	st.f32 	[%SP+3448], %f1081;
	st.f32 	[%SP+3444], %f1080;
	st.f32 	[%SP+3440], %f1079;
	st.f32 	[%SP+3468], %f1086;
	st.f32 	[%SP+3464], %f1085;
	st.f32 	[%SP+3460], %f1084;
	st.f32 	[%SP+3456], %f1083;
	st.f32 	[%SP+3484], %f1090;
	st.f32 	[%SP+3480], %f1089;
	st.f32 	[%SP+3476], %f1088;
	st.f32 	[%SP+3472], %f1087;
	.loc	20 355 18
	bra.uni	$L__tmp4262;
$L__tmp4262:
	.loc	20 73 5
	ld.f32 	%f1091, [%SP+3424];
	ld.f32 	%f1092, [%SP+3440];
	mul.f32 	%f1093, %f1091, %f1092;
	ld.f32 	%f1094, [%SP+3428];
	ld.f32 	%f1095, [%SP+3456];
	mul.f32 	%f1096, %f1094, %f1095;
	add.f32 	%f1097, %f1093, %f1096;
	ld.f32 	%f1098, [%SP+3432];
	ld.f32 	%f1099, [%SP+3472];
	mul.f32 	%f1100, %f1098, %f1099;
	add.f32 	%f1101, %f1097, %f1100;
	st.f32 	[%SP+3488], %f1101;
	.loc	20 74 5
	ld.f32 	%f1102, [%SP+3424];
	ld.f32 	%f1103, [%SP+3444];
	mul.f32 	%f1104, %f1102, %f1103;
	ld.f32 	%f1105, [%SP+3428];
	ld.f32 	%f1106, [%SP+3460];
	mul.f32 	%f1107, %f1105, %f1106;
	add.f32 	%f1108, %f1104, %f1107;
	ld.f32 	%f1109, [%SP+3432];
	ld.f32 	%f1110, [%SP+3476];
	mul.f32 	%f1111, %f1109, %f1110;
	add.f32 	%f1112, %f1108, %f1111;
	st.f32 	[%SP+3492], %f1112;
	.loc	20 75 5
	ld.f32 	%f1113, [%SP+3424];
	ld.f32 	%f1114, [%SP+3448];
	mul.f32 	%f1115, %f1113, %f1114;
	ld.f32 	%f1116, [%SP+3428];
	ld.f32 	%f1117, [%SP+3464];
	mul.f32 	%f1118, %f1116, %f1117;
	add.f32 	%f1119, %f1115, %f1118;
	ld.f32 	%f1120, [%SP+3432];
	ld.f32 	%f1121, [%SP+3480];
	mul.f32 	%f1122, %f1120, %f1121;
	add.f32 	%f1123, %f1119, %f1122;
	st.f32 	[%SP+3496], %f1123;
	.loc	20 76 5
	ld.f32 	%f1124, [%SP+3424];
	ld.f32 	%f1125, [%SP+3452];
	mul.f32 	%f1126, %f1124, %f1125;
	ld.f32 	%f1127, [%SP+3428];
	ld.f32 	%f1128, [%SP+3468];
	mul.f32 	%f1129, %f1127, %f1128;
	add.f32 	%f1130, %f1126, %f1129;
	ld.f32 	%f1131, [%SP+3432];
	ld.f32 	%f1132, [%SP+3484];
	mul.f32 	%f1133, %f1131, %f1132;
	add.f32 	%f1134, %f1130, %f1133;
	ld.f32 	%f1135, [%SP+3436];
	add.f32 	%f1136, %f1134, %f1135;
	st.f32 	[%SP+3500], %f1136;
	.loc	20 78 5
	ld.f32 	%f1137, [%SP+3488];
	ld.f32 	%f1138, [%SP+3492];
	ld.f32 	%f1139, [%SP+3496];
	ld.f32 	%f1140, [%SP+3500];
$L__tmp4263:
	.loc	20 355 18
	st.f32 	[%rd762+12], %f1140;
	st.f32 	[%rd762+8], %f1139;
	st.f32 	[%rd762+4], %f1138;
	st.f32 	[%rd762], %f1137;
	bra.uni 	$L__BB21_92;
$L__tmp4264:

$L__BB21_92:
	.loc	20 336 40
	add.s32 	%r62, %r3, 1;
$L__tmp4265:
	mov.u32 	%r682, %r62;
$L__tmp4266:
	bra.uni 	$L__BB21_3;
$L__tmp4267:

$L__BB21_93:
	.loc	20 0 40
	add.u64 	%rd149, %SP, 6128;
	mov.b64 	%rd150, %rd149;
	st.u64 	[%SP+3376], %rd150;
	add.u64 	%rd151, %SP, 6144;
	mov.b64 	%rd152, %rd151;
	st.u64 	[%SP+3384], %rd152;
	add.u64 	%rd153, %SP, 6160;
	mov.b64 	%rd154, %rd153;
	st.u64 	[%SP+3392], %rd154;
	add.u64 	%rd155, %SP, 6112;
	mov.b64 	%rd156, %rd155;
	st.u64 	[%SP+3400], %rd156;
	.loc	17 823 12
	bra.uni	$L__tmp4268;
$L__tmp4268:
	.loc	20 395 5
	ld.u64 	%rd157, [%SP+3376];
	ld.f32 	%f63, [%rd157];
	ld.u64 	%rd158, [%SP+3400];
	ld.f32 	%f64, [%rd158];
	mul.f32 	%f65, %f63, %f64;
	ld.u64 	%rd159, [%SP+3376];
	ld.f32 	%f66, [%rd159+4];
	ld.u64 	%rd160, [%SP+3400];
	ld.f32 	%f67, [%rd160+4];
	mul.f32 	%f68, %f66, %f67;
	add.f32 	%f69, %f65, %f68;
	ld.u64 	%rd161, [%SP+3376];
	ld.f32 	%f70, [%rd161+8];
	ld.u64 	%rd162, [%SP+3400];
	ld.f32 	%f71, [%rd162+8];
	mul.f32 	%f72, %f70, %f71;
	add.f32 	%f73, %f69, %f72;
	ld.u64 	%rd163, [%SP+3376];
	ld.f32 	%f74, [%rd163+12];
	add.f32 	%f75, %f73, %f74;
	st.f32 	[%SP+3408], %f75;
	.loc	20 396 5
	ld.u64 	%rd164, [%SP+3384];
	ld.f32 	%f76, [%rd164];
	ld.u64 	%rd165, [%SP+3400];
	ld.f32 	%f77, [%rd165];
	mul.f32 	%f78, %f76, %f77;
	ld.u64 	%rd166, [%SP+3384];
	ld.f32 	%f79, [%rd166+4];
	ld.u64 	%rd167, [%SP+3400];
	ld.f32 	%f80, [%rd167+4];
	mul.f32 	%f81, %f79, %f80;
	add.f32 	%f82, %f78, %f81;
	ld.u64 	%rd168, [%SP+3384];
	ld.f32 	%f83, [%rd168+8];
	ld.u64 	%rd169, [%SP+3400];
	ld.f32 	%f84, [%rd169+8];
	mul.f32 	%f85, %f83, %f84;
	add.f32 	%f86, %f82, %f85;
	ld.u64 	%rd170, [%SP+3384];
	ld.f32 	%f87, [%rd170+12];
	add.f32 	%f88, %f86, %f87;
	st.f32 	[%SP+3412], %f88;
	.loc	20 397 5
	ld.u64 	%rd171, [%SP+3392];
	ld.f32 	%f89, [%rd171];
	ld.u64 	%rd172, [%SP+3400];
	ld.f32 	%f90, [%rd172];
	mul.f32 	%f91, %f89, %f90;
	ld.u64 	%rd173, [%SP+3392];
	ld.f32 	%f92, [%rd173+4];
	ld.u64 	%rd174, [%SP+3400];
	ld.f32 	%f93, [%rd174+4];
	mul.f32 	%f94, %f92, %f93;
	add.f32 	%f95, %f91, %f94;
	ld.u64 	%rd175, [%SP+3392];
	ld.f32 	%f96, [%rd175+8];
	ld.u64 	%rd176, [%SP+3400];
	ld.f32 	%f97, [%rd176+8];
	mul.f32 	%f98, %f96, %f97;
	add.f32 	%f99, %f95, %f98;
	ld.u64 	%rd177, [%SP+3392];
	ld.f32 	%f100, [%rd177+12];
	add.f32 	%f101, %f99, %f100;
	st.f32 	[%SP+3416], %f101;
	.loc	20 398 5
	ld.f32 	%f14, [%SP+3416];
	ld.f32 	%f13, [%SP+3412];
	ld.f32 	%f12, [%SP+3408];
$L__tmp4269:
	.loc	17 823 5
	mov.f32 	%f2338, %f12;
	mov.f32 	%f2339, %f13;
	mov.f32 	%f2340, %f14;
	bra.uni 	$L__BB21_94;

$L__BB21_94:
	mov.f32 	%f17, %f2340;
	mov.f32 	%f16, %f2339;
	mov.f32 	%f15, %f2338;
$L__tmp4270:
	.loc	10 28 27
	st.f32 	[%SP+6184], %f15;
	st.f32 	[%SP+6188], %f16;
	st.f32 	[%SP+6192], %f17;
	add.u64 	%rd817, %SP, 6184;
	mov.b64 	%rd818, %rd817;
	st.u64 	[%SP+3352], %rd818;
	.loc	10 28 13
	bra.uni	$L__tmp4271;
$L__tmp4271:
	.loc	3 260 5
	ld.u64 	%rd819, [%SP+3352];
	ld.f32 	%f1144, [%rd819];
	ld.u64 	%rd820, [%SP+3352];
	ld.f32 	%f1145, [%rd820+4];
	ld.u64 	%rd821, [%SP+3352];
	ld.f32 	%f1146, [%rd821+8];
	add.u64 	%rd822, %SP, 3360;
	mov.b64 	%rd823, %rd822;
	st.u64 	[%SP+3344], %rd823;
	mov.f32 	%f1147, %f1144;
$L__tmp4272:
	.loc	3 0 5
	mov.f32 	%f1148, %f1145;
$L__tmp4273:
	mov.f32 	%f1149, %f1146;
$L__tmp4274:
	.loc	3 260 5
	bra.uni	$L__tmp4275;
$L__tmp4275:
	.loc	3 56 9
	ld.u64 	%rd824, [%SP+3344];
	st.f32 	[%rd824], %f1147;
	.loc	3 56 20
	ld.u64 	%rd825, [%SP+3344];
	st.f32 	[%rd825+4], %f1148;
	.loc	3 56 31
	ld.u64 	%rd826, [%SP+3344];
	st.f32 	[%rd826+8], %f1149;
$L__tmp4276:
	.loc	3 260 5
	ld.f32 	%f1150, [%SP+3360];
	ld.f32 	%f1151, [%SP+3364];
	ld.f32 	%f1152, [%SP+3368];
	ld.f32 	%f1153, [%SP+3372];
$L__tmp4277:
	.loc	10 28 13
	st.f32 	[%rd3+12], %f1153;
	st.f32 	[%rd3+8], %f1152;
	st.f32 	[%rd3+4], %f1151;
	st.f32 	[%rd3], %f1150;
	add.u64 	%rd827, %SP, 6240;
	.loc	10 29 5
	add.s64 	%rd41, %rd827, 16;
	.loc	10 29 70
	bra.uni	$L__tmp4278;
$L__tmp4278:
	.loc	17 559 5
	// begin inline asm
	call (%f1141), _optix_get_world_ray_direction_x, ();
	// end inline asm
$L__tmp4279:
	.loc	17 560 5
	// begin inline asm
	call (%f1142), _optix_get_world_ray_direction_y, ();
	// end inline asm
$L__tmp4280:
	.loc	17 561 5
	// begin inline asm
	call (%f1143), _optix_get_world_ray_direction_z, ();
	// end inline asm
$L__tmp4281:
	.loc	17 562 12
	{ // callseq 273, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1141;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1142;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1143;
	.param .align 4 .b8 retval0[12];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float3Efff, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32 	%f1154, [retval0+0];
	ld.param.f32 	%f1155, [retval0+4];
	ld.param.f32 	%f1156, [retval0+8];
	} // callseq 273
	st.f32 	[%SP+3288], %f1156;
	st.f32 	[%SP+3284], %f1155;
	st.f32 	[%SP+3280], %f1154;
$L__tmp4282:
	.loc	17 828 9
	bra.uni	$L__tmp4283;
$L__tmp4283:
	.loc	17 879 5
	// begin inline asm
	call (%r366), _optix_get_transform_list_size, ();
	// end inline asm
$L__tmp4284:
	.loc	17 880 5
	mov.b32 	%r367, %r366;
$L__tmp4285:
	.loc	17 828 9
	setp.eq.s32 	%p74, %r367, 0;
	not.pred 	%p75, %p74;
	@%p75 bra 	$L__BB21_96;
	bra.uni 	$L__BB21_95;

$L__BB21_95:
	.loc	10 29 27
	bra.uni	$L__tmp4286;
$L__tmp4286:
	.loc	17 829 9
	ld.f32 	%f20, [%SP+3288];
	ld.f32 	%f19, [%SP+3284];
	ld.f32 	%f18, [%SP+3280];
	mov.f32 	%f2341, %f18;
	mov.f32 	%f2342, %f19;
	mov.f32 	%f2343, %f20;
	bra.uni 	$L__BB21_188;
$L__tmp4287:

$L__BB21_96:
	.loc	17 0 9
	add.u64 	%rd828, %SP, 3296;
	mov.b64 	%rd829, %rd828;
	st.u64 	[%SP+3152], %rd829;
	add.u64 	%rd830, %SP, 3312;
	mov.b64 	%rd831, %rd830;
	st.u64 	[%SP+3160], %rd831;
	add.u64 	%rd832, %SP, 3328;
	mov.b64 	%rd833, %rd832;
	st.u64 	[%SP+3168], %rd833;
	.loc	20 332 31
	bra.uni	$L__tmp4288;
$L__tmp4288:
	.loc	17 879 5
	// begin inline asm
	call (%r368), _optix_get_transform_list_size, ();
	// end inline asm
$L__tmp4289:
	.loc	17 880 5
	mov.b32 	%r369, %r368;
$L__tmp4290:
	.loc	20 332 31
	mov.b32 	%r63, %r369;
$L__tmp4291:
	.loc	20 333 24
	bra.uni	$L__tmp4292;
$L__tmp4292:
	.loc	17 600 5
	// begin inline asm
	call (%f1157), _optix_get_ray_time, ();
	// end inline asm
$L__tmp4293:
	.loc	17 601 5
	mov.f32 	%f1158, %f1157;
$L__tmp4294:
	.loc	20 333 24
	mov.f32 	%f21, %f1158;
$L__tmp4295:
	.loc	17 832 5
	bra.uni	$L__tmp4296;
$L__tmp4296:
	.loc	20 336 25
	mov.u32 	%r370, 0;
	mov.b32 	%r64, %r370;
$L__tmp4297:
	.loc	20 336 5
	mov.u32 	%r702, %r64;
$L__tmp4298:
	bra.uni 	$L__BB21_97;

$L__BB21_97:
	mov.u32 	%r65, %r702;
$L__tmp4299:
	setp.lt.u32 	%p76, %r65, %r63;
	not.pred 	%p77, %p76;
	@%p77 bra 	$L__BB21_187;
	bra.uni 	$L__BB21_98;

$L__BB21_98:
	.loc	20 0 5
	mov.b32 	%r371, %r65;
$L__tmp4300:
	.loc	20 338 41
	bra.uni	$L__tmp4301;
$L__tmp4301:
	.loc	17 886 5
	// begin inline asm
	call (%rd860), _optix_get_transform_list_handle, (%r371);
	// end inline asm
$L__tmp4302:
	.loc	17 887 5
	mov.b64 	%rd862, %rd860;
$L__tmp4303:
	.loc	20 338 41
	mov.b64 	%rd863, %rd862;
$L__tmp4304:
	.loc	20 0 41
	add.u64 	%rd864, %SP, 3184;
	mov.b64 	%rd865, %rd864;
	st.u64 	[%SP+3104], %rd865;
	add.u64 	%rd866, %SP, 3200;
	mov.b64 	%rd867, %rd866;
	st.u64 	[%SP+3112], %rd867;
	add.u64 	%rd868, %SP, 3216;
	mov.b64 	%rd869, %rd868;
	st.u64 	[%SP+3120], %rd869;
	mov.b64 	%rd42, %rd863;
$L__tmp4305:
	mov.f32 	%f22, %f21;
$L__tmp4306:
	mov.u16 	%rs17, 0;
	mov.b16 	%rs2, %rs17;
$L__tmp4307:
	mov.b64 	%rd861, %rd42;
$L__tmp4308:
	.loc	20 284 37
	bra.uni	$L__tmp4309;
$L__tmp4309:
	.loc	17 893 5
	// begin inline asm
	call (%r372), _optix_get_transform_type_from_handle, (%rd861);
	// end inline asm
$L__tmp4310:
	.loc	17 894 5
	mov.b32 	%r373, %r372;
$L__tmp4311:
	.loc	20 284 37
	mov.b32 	%r66, %r373;
$L__tmp4312:
	.loc	20 286 5
	setp.eq.s32 	%p79, %r66, 2;
	mov.pred 	%p78, -1;
	mov.pred 	%p277, %p78;
	@%p79 bra 	$L__BB21_100;
	bra.uni 	$L__BB21_99;

$L__BB21_99:
	setp.eq.s32 	%p5, %r66, 3;
	mov.pred 	%p277, %p5;
	bra.uni 	$L__BB21_100;

$L__BB21_100:
	mov.pred 	%p6, %p277;
	not.pred 	%p80, %p6;
	@%p80 bra 	$L__BB21_159;
	bra.uni 	$L__BB21_101;

$L__BB21_101:
	.loc	20 341 9
	bra.uni	$L__tmp4313;
$L__tmp4313:
	.loc	20 288 9
	setp.eq.s32 	%p96, %r66, 2;
	not.pred 	%p97, %p96;
	@%p97 bra 	$L__BB21_126;
	bra.uni 	$L__BB21_102;

$L__BB21_102:
	.loc	20 0 9
	mov.b64 	%rd1232, %rd42;
$L__tmp4314:
	.loc	20 290 63
	bra.uni	$L__tmp4315;
$L__tmp4315:
	.loc	17 914 5
	// begin inline asm
	call (%rd1231), _optix_get_matrix_motion_transform_from_handle, (%rd1232);
	// end inline asm
$L__tmp4316:
	.loc	20 290 63
	mov.b64 	%rd1233, %rd1231;
	st.u64 	[%SP+3128], %rd1233;
	.loc	20 291 13
	ld.u64 	%rd1234, [%SP+3104];
	ld.u64 	%rd1235, [%SP+3112];
	ld.u64 	%rd1236, [%SP+3120];
	ld.u64 	%rd1237, [%SP+3128];
	mov.b64 	%rd1238, %rd1234;
	st.u64 	[%SP+2920], %rd1238;
	mov.b64 	%rd1239, %rd1235;
	st.u64 	[%SP+2928], %rd1239;
	mov.b64 	%rd1240, %rd1236;
	st.u64 	[%SP+2936], %rd1240;
	mov.b64 	%rd1241, %rd1237;
	st.u64 	[%SP+2944], %rd1241;
	mov.f32 	%f23, %f22;
$L__tmp4317:
	.loc	20 291 13
	bra.uni	$L__tmp4318;
$L__tmp4318:
	.loc	20 241 5
	ld.u64 	%rd1242, [%SP+2944];
	mov.b64 	%rd1243, %rd1242;
	st.u64 	[%SP+2784], %rd1243;
	.loc	20 241 42
	bra.uni	$L__tmp4319;
$L__tmp4319:
	.loc	20 63 18
	mov.u32 	%r489, 0;
	mov.b32 	%r67, %r489;
$L__tmp4320:
	.loc	20 63 5
	mov.u32 	%r703, %r67;
$L__tmp4321:
	bra.uni 	$L__BB21_103;

$L__BB21_103:
	mov.u32 	%r68, %r703;
$L__tmp4322:
	cvt.s64.s32 	%rd1244, %r68;
	setp.lt.u64 	%p118, %rd1244, 128;
	not.pred 	%p119, %p118;
	@%p119 bra 	$L__BB21_105;
	bra.uni 	$L__BB21_104;

$L__BB21_104:
$L__tmp4323:
	.loc	20 64 9
	cvt.s64.s32 	%rd1494, %r68;
	add.u64 	%rd1495, %SP, 2792;
	add.s64 	%rd1496, %rd1495, %rd1494;
	ld.u64 	%rd1497, [%SP+2784];
	cvt.s64.s32 	%rd1498, %r68;
	add.s64 	%rd1492, %rd1497, %rd1498;
$L__tmp4324:
	.loc	20 64 40
	bra.uni	$L__tmp4325;
$L__tmp4325:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1491, %rd1492;
	// end inline asm
$L__tmp4326:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r599,%r600,%r601,%r602}, [%rd1491];
	// end inline asm
	st.u32 	[%SP+2768], %r599;
	st.u32 	[%SP+2772], %r600;
	st.u32 	[%SP+2776], %r601;
	st.u32 	[%SP+2780], %r602;
	.loc	20 56 5
	ld.u32 	%r603, [%SP+2768];
	ld.u32 	%r604, [%SP+2772];
	ld.u32 	%r605, [%SP+2776];
	ld.u32 	%r606, [%SP+2780];
$L__tmp4327:
	.loc	20 64 40
	st.u32 	[%rd1496+12], %r606;
	st.u32 	[%rd1496+8], %r605;
	st.u32 	[%rd1496+4], %r604;
	st.u32 	[%rd1496], %r603;
$L__tmp4328:
	.loc	20 63 42
	add.s32 	%r69, %r68, 16;
$L__tmp4329:
	mov.u32 	%r703, %r69;
$L__tmp4330:
	bra.uni 	$L__BB21_103;
$L__tmp4331:

$L__BB21_105:
	.loc	20 65 5
	ld.u64 	%rd1245, [%SP+2792];
	ld.u16 	%rs25, [%SP+2800];
	ld.u16 	%rs26, [%SP+2802];
	ld.f32 	%f1688, [%SP+2804];
	ld.f32 	%f1689, [%SP+2808];
	ld.u32 	%r490, [%SP+2812];
	ld.u32 	%r491, [%SP+2816];
	ld.u32 	%r492, [%SP+2820];
	ld.f32 	%f1690, [%SP+2824];
	ld.f32 	%f1691, [%SP+2828];
	ld.f32 	%f1692, [%SP+2832];
	ld.f32 	%f1693, [%SP+2836];
	ld.f32 	%f1694, [%SP+2840];
	ld.f32 	%f1695, [%SP+2844];
	ld.f32 	%f1696, [%SP+2848];
	ld.f32 	%f1697, [%SP+2852];
	ld.f32 	%f1698, [%SP+2856];
	ld.f32 	%f1699, [%SP+2860];
	ld.f32 	%f1700, [%SP+2864];
	ld.f32 	%f1701, [%SP+2868];
	ld.f32 	%f1702, [%SP+2872];
	ld.f32 	%f1703, [%SP+2876];
	ld.f32 	%f1704, [%SP+2880];
	ld.f32 	%f1705, [%SP+2884];
	ld.f32 	%f1706, [%SP+2888];
	ld.f32 	%f1707, [%SP+2892];
	ld.f32 	%f1708, [%SP+2896];
	ld.f32 	%f1709, [%SP+2900];
	ld.f32 	%f1710, [%SP+2904];
	ld.f32 	%f1711, [%SP+2908];
	ld.f32 	%f1712, [%SP+2912];
	ld.f32 	%f1713, [%SP+2916];
$L__tmp4332:
	.loc	20 241 42
	st.f32 	[%SP+3100], %f1713;
	st.f32 	[%SP+3096], %f1712;
	st.f32 	[%SP+3092], %f1711;
	st.f32 	[%SP+3088], %f1710;
	st.f32 	[%SP+3084], %f1709;
	st.f32 	[%SP+3080], %f1708;
	st.f32 	[%SP+3076], %f1707;
	st.f32 	[%SP+3072], %f1706;
	st.f32 	[%SP+3068], %f1705;
	st.f32 	[%SP+3064], %f1704;
	st.f32 	[%SP+3060], %f1703;
	st.f32 	[%SP+3056], %f1702;
	st.f32 	[%SP+3052], %f1701;
	st.f32 	[%SP+3048], %f1700;
	st.f32 	[%SP+3044], %f1699;
	st.f32 	[%SP+3040], %f1698;
	st.f32 	[%SP+3036], %f1697;
	st.f32 	[%SP+3032], %f1696;
	st.f32 	[%SP+3028], %f1695;
	st.f32 	[%SP+3024], %f1694;
	st.f32 	[%SP+3020], %f1693;
	st.f32 	[%SP+3016], %f1692;
	st.f32 	[%SP+3012], %f1691;
	st.f32 	[%SP+3008], %f1690;
	st.u32 	[%SP+3004], %r492;
	st.u32 	[%SP+3000], %r491;
	st.u32 	[%SP+2996], %r490;
	st.f32 	[%SP+2992], %f1689;
	st.f32 	[%SP+2988], %f1688;
	st.u16 	[%SP+2986], %rs26;
	st.u16 	[%SP+2984], %rs25;
	st.u64 	[%SP+2976], %rd1245;
	add.u64 	%rd1246, %SP, 2976;
	add.s64 	%rd1247, %rd1246, 8;
	ld.u16 	%rs27, [%rd1247+2];
	ld.f32 	%f1714, [%rd1247+4];
	ld.f32 	%f1715, [%rd1247+8];
	ld.u16 	%rs28, [%SP+2984];
	st.f32 	[%SP+2960], %f1715;
	st.f32 	[%SP+2956], %f1714;
	st.u16 	[%SP+2954], %rs27;
	st.u16 	[%SP+2952], %rs28;
	add.u64 	%rd1248, %SP, 2964;
	mov.b64 	%rd1249, %rd1248;
$L__tmp4333:
	.loc	20 0 42
	add.u64 	%rd1250, %SP, 2968;
	mov.b64 	%rd1251, %rd1250;
$L__tmp4334:
	add.u64 	%rd1252, %SP, 2952;
	mov.b64 	%rd1253, %rd1252;
	st.u64 	[%SP+2752], %rd1253;
	mov.f32 	%f1716, %f23;
$L__tmp4335:
	.loc	20 241 5
	bra.uni	$L__tmp4336;
$L__tmp4336:
	.loc	20 217 27
	ld.u64 	%rd1254, [%SP+2752];
	ld.f32 	%f1717, [%rd1254+4];
	mov.f32 	%f1718, %f1717;
$L__tmp4337:
	.loc	20 218 25
	ld.u64 	%rd1255, [%SP+2752];
	ld.f32 	%f1719, [%rd1255+8];
	mov.f32 	%f1720, %f1719;
$L__tmp4338:
	.loc	20 219 30
	ld.u64 	%rd1256, [%SP+2752];
	ld.u16 	%rs29, [%rd1256];
	cvt.u32.u16 	%r493, %rs29;
	sub.s32 	%r494, %r493, 1;
	cvt.rn.f32.s32 	%f1721, %r494;
$L__tmp4339:
	.loc	20 224 22
	sub.f32 	%f1722, %f1716, %f1718;
	mul.f32 	%f1723, %f1722, %f1721;
	sub.f32 	%f1724, %f1720, %f1718;
	div.rn.f32 	%f1725, %f1723, %f1724;
	.loc	20 224 34
	{ // callseq 291, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1721;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1725;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3minEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f1726, [retval0+0];
	} // callseq 291
	.loc	20 224 24
	mov.f32 	%f1727, 0f00000000;
	{ // callseq 292, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1727;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1726;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3maxEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f1728, [retval0+0];
$L__tmp4340:
	} // callseq 292
	.loc	20 225 26
	{ // callseq 293, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1728;
	.param .b32 retval0;
	call.uni (retval0), 
	floorf, 
	(
	param0
	);
	ld.param.f32 	%f1729, [retval0+0];
$L__tmp4341:
	} // callseq 293
	.loc	20 227 5
	sub.f32 	%f1730, %f1728, %f1729;
	st.f32 	[%rd1249], %f1730;
	.loc	20 228 5
	cvt.rzi.s32.f32 	%r495, %f1729;
	st.u32 	[%rd1251], %r495;
$L__tmp4342:
	.loc	20 244 29
	ld.u64 	%rd1257, [%SP+2944];
	add.s64 	%rd1258, %rd1257, 32;
	ld.u32 	%r496, [%SP+2968];
	cvt.s64.s32 	%rd1259, %r496;
	mul.lo.s64 	%rd1260, %rd1259, 48;
	add.s64 	%rd1261, %rd1258, %rd1260;
$L__tmp4343:
	.loc	20 247 5
	ld.u64 	%rd1262, [%SP+2920];
	ld.u64 	%rd1263, [%SP+2928];
	ld.u64 	%rd1264, [%SP+2936];
	ld.f32 	%f1731, [%SP+2964];
	mov.b64 	%rd1265, %rd1262;
	st.u64 	[%SP+2576], %rd1265;
	mov.b64 	%rd1266, %rd1263;
	st.u64 	[%SP+2584], %rd1266;
	mov.b64 	%rd1267, %rd1264;
	st.u64 	[%SP+2592], %rd1267;
	mov.b64 	%rd1268, %rd1261;
	st.u64 	[%SP+2600], %rd1268;
	mov.f32 	%f24, %f1731;
$L__tmp4344:
	.loc	20 247 5
	bra.uni	$L__tmp4345;
$L__tmp4345:
	.loc	20 172 5
	ld.u64 	%rd43, [%SP+2576];
	ld.u64 	%rd1269, [%SP+2600];
	mov.b64 	%rd1270, %rd1269;
	st.u64 	[%SP+2544], %rd1270;
	.loc	20 172 10
	bra.uni	$L__tmp4346;
$L__tmp4346:
	.loc	20 63 18
	mov.u32 	%r497, 0;
	mov.b32 	%r70, %r497;
$L__tmp4347:
	.loc	20 63 5
	mov.u32 	%r704, %r70;
$L__tmp4348:
	bra.uni 	$L__BB21_106;

$L__BB21_106:
	mov.u32 	%r71, %r704;
$L__tmp4349:
	cvt.s64.s32 	%rd1271, %r71;
	setp.lt.u64 	%p120, %rd1271, 16;
	not.pred 	%p121, %p120;
	@%p121 bra 	$L__BB21_108;
	bra.uni 	$L__BB21_107;

$L__BB21_107:
$L__tmp4350:
	.loc	20 64 9
	cvt.s64.s32 	%rd1486, %r71;
	add.u64 	%rd1487, %SP, 2560;
	add.s64 	%rd1488, %rd1487, %rd1486;
	ld.u64 	%rd1489, [%SP+2544];
	cvt.s64.s32 	%rd1490, %r71;
	add.s64 	%rd1484, %rd1489, %rd1490;
$L__tmp4351:
	.loc	20 64 40
	bra.uni	$L__tmp4352;
$L__tmp4352:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1483, %rd1484;
	// end inline asm
$L__tmp4353:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r591,%r592,%r593,%r594}, [%rd1483];
	// end inline asm
	st.u32 	[%SP+2528], %r591;
	st.u32 	[%SP+2532], %r592;
	st.u32 	[%SP+2536], %r593;
	st.u32 	[%SP+2540], %r594;
	.loc	20 56 5
	ld.u32 	%r595, [%SP+2528];
	ld.u32 	%r596, [%SP+2532];
	ld.u32 	%r597, [%SP+2536];
	ld.u32 	%r598, [%SP+2540];
$L__tmp4354:
	.loc	20 64 40
	st.u32 	[%rd1488+12], %r598;
	st.u32 	[%rd1488+8], %r597;
	st.u32 	[%rd1488+4], %r596;
	st.u32 	[%rd1488], %r595;
$L__tmp4355:
	.loc	20 63 42
	add.s32 	%r72, %r71, 16;
$L__tmp4356:
	mov.u32 	%r704, %r72;
$L__tmp4357:
	bra.uni 	$L__BB21_106;
$L__tmp4358:

$L__BB21_108:
	.loc	20 65 5
	ld.f32 	%f1732, [%SP+2560];
	ld.f32 	%f1733, [%SP+2564];
	ld.f32 	%f1734, [%SP+2568];
	ld.f32 	%f1735, [%SP+2572];
$L__tmp4359:
	.loc	20 172 10
	st.f32 	[%rd43+12], %f1735;
	st.f32 	[%rd43+8], %f1734;
	st.f32 	[%rd43+4], %f1733;
	st.f32 	[%rd43], %f1732;
	.loc	20 173 5
	ld.u64 	%rd44, [%SP+2584];
	ld.u64 	%rd1272, [%SP+2600];
	add.s64 	%rd45, %rd1272, 16;
$L__tmp4360:
	.loc	20 173 10
	bra.uni	$L__tmp4361;
$L__tmp4361:
	.loc	20 63 18
	mov.u32 	%r498, 0;
	mov.b32 	%r73, %r498;
$L__tmp4362:
	.loc	20 63 5
	mov.u32 	%r705, %r73;
$L__tmp4363:
	bra.uni 	$L__BB21_109;

$L__BB21_109:
	mov.u32 	%r74, %r705;
$L__tmp4364:
	cvt.s64.s32 	%rd1273, %r74;
	setp.lt.u64 	%p122, %rd1273, 16;
	not.pred 	%p123, %p122;
	@%p123 bra 	$L__BB21_111;
	bra.uni 	$L__BB21_110;

$L__BB21_110:
$L__tmp4365:
	.loc	20 64 9
	cvt.s64.s32 	%rd1479, %r74;
	add.u64 	%rd1480, %SP, 2512;
	add.s64 	%rd1481, %rd1480, %rd1479;
	cvt.s64.s32 	%rd1482, %r74;
	add.s64 	%rd1477, %rd45, %rd1482;
$L__tmp4366:
	.loc	20 64 40
	bra.uni	$L__tmp4367;
$L__tmp4367:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1476, %rd1477;
	// end inline asm
$L__tmp4368:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r583,%r584,%r585,%r586}, [%rd1476];
	// end inline asm
	st.u32 	[%SP+2496], %r583;
	st.u32 	[%SP+2500], %r584;
	st.u32 	[%SP+2504], %r585;
	st.u32 	[%SP+2508], %r586;
	.loc	20 56 5
	ld.u32 	%r587, [%SP+2496];
	ld.u32 	%r588, [%SP+2500];
	ld.u32 	%r589, [%SP+2504];
	ld.u32 	%r590, [%SP+2508];
$L__tmp4369:
	.loc	20 64 40
	st.u32 	[%rd1481+12], %r590;
	st.u32 	[%rd1481+8], %r589;
	st.u32 	[%rd1481+4], %r588;
	st.u32 	[%rd1481], %r587;
$L__tmp4370:
	.loc	20 63 42
	add.s32 	%r75, %r74, 16;
$L__tmp4371:
	mov.u32 	%r705, %r75;
$L__tmp4372:
	bra.uni 	$L__BB21_109;
$L__tmp4373:

$L__BB21_111:
	.loc	20 65 5
	ld.f32 	%f1736, [%SP+2512];
	ld.f32 	%f1737, [%SP+2516];
	ld.f32 	%f1738, [%SP+2520];
	ld.f32 	%f1739, [%SP+2524];
$L__tmp4374:
	.loc	20 173 10
	st.f32 	[%rd44+12], %f1739;
	st.f32 	[%rd44+8], %f1738;
	st.f32 	[%rd44+4], %f1737;
	st.f32 	[%rd44], %f1736;
	.loc	20 174 5
	ld.u64 	%rd46, [%SP+2592];
	ld.u64 	%rd1274, [%SP+2600];
	add.s64 	%rd47, %rd1274, 32;
$L__tmp4375:
	.loc	20 174 10
	bra.uni	$L__tmp4376;
$L__tmp4376:
	.loc	20 63 18
	mov.u32 	%r499, 0;
	mov.b32 	%r76, %r499;
$L__tmp4377:
	.loc	20 63 5
	mov.u32 	%r706, %r76;
$L__tmp4378:
	bra.uni 	$L__BB21_112;

$L__BB21_112:
	mov.u32 	%r77, %r706;
$L__tmp4379:
	cvt.s64.s32 	%rd1275, %r77;
	setp.lt.u64 	%p124, %rd1275, 16;
	not.pred 	%p125, %p124;
	@%p125 bra 	$L__BB21_114;
	bra.uni 	$L__BB21_113;

$L__BB21_113:
$L__tmp4380:
	.loc	20 64 9
	cvt.s64.s32 	%rd1472, %r77;
	add.u64 	%rd1473, %SP, 2480;
	add.s64 	%rd1474, %rd1473, %rd1472;
	cvt.s64.s32 	%rd1475, %r77;
	add.s64 	%rd1470, %rd47, %rd1475;
$L__tmp4381:
	.loc	20 64 40
	bra.uni	$L__tmp4382;
$L__tmp4382:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1469, %rd1470;
	// end inline asm
$L__tmp4383:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r575,%r576,%r577,%r578}, [%rd1469];
	// end inline asm
	st.u32 	[%SP+2464], %r575;
	st.u32 	[%SP+2468], %r576;
	st.u32 	[%SP+2472], %r577;
	st.u32 	[%SP+2476], %r578;
	.loc	20 56 5
	ld.u32 	%r579, [%SP+2464];
	ld.u32 	%r580, [%SP+2468];
	ld.u32 	%r581, [%SP+2472];
	ld.u32 	%r582, [%SP+2476];
$L__tmp4384:
	.loc	20 64 40
	st.u32 	[%rd1474+12], %r582;
	st.u32 	[%rd1474+8], %r581;
	st.u32 	[%rd1474+4], %r580;
	st.u32 	[%rd1474], %r579;
$L__tmp4385:
	.loc	20 63 42
	add.s32 	%r78, %r77, 16;
$L__tmp4386:
	mov.u32 	%r706, %r78;
$L__tmp4387:
	bra.uni 	$L__BB21_112;
$L__tmp4388:

$L__BB21_114:
	.loc	20 65 5
	ld.f32 	%f1740, [%SP+2480];
	ld.f32 	%f1741, [%SP+2484];
	ld.f32 	%f1742, [%SP+2488];
	ld.f32 	%f1743, [%SP+2492];
$L__tmp4389:
	.loc	20 174 10
	st.f32 	[%rd46+12], %f1743;
	st.f32 	[%rd46+8], %f1742;
	st.f32 	[%rd46+4], %f1741;
	st.f32 	[%rd46], %f1740;
	.loc	20 177 5
	setp.gt.f32 	%p126, %f24, 0f00000000;
	not.pred 	%p127, %p126;
	@%p127 bra 	$L__BB21_125;
	bra.uni 	$L__BB21_115;

$L__BB21_115:
$L__tmp4390:
	.loc	20 179 24
	mov.f32 	%f1744, 0f3F800000;
	sub.f32 	%f25, %f1744, %f24;
$L__tmp4391:
	.loc	20 180 9
	ld.u64 	%rd48, [%SP+2576];
	ld.u64 	%rd1276, [%SP+2576];
	mov.b64 	%rd1277, %rd1276;
	st.u64 	[%SP+2448], %rd1277;
	mov.f32 	%f1745, %f25;
$L__tmp4392:
	.loc	20 180 30
	bra.uni	$L__tmp4393;
$L__tmp4393:
	.loc	20 45 5
	ld.u64 	%rd1278, [%SP+2448];
	ld.f32 	%f1746, [%rd1278];
	mul.f32 	%f1747, %f1746, %f1745;
	ld.u64 	%rd1279, [%SP+2448];
	ld.f32 	%f1748, [%rd1279+4];
	mul.f32 	%f1749, %f1748, %f1745;
	ld.u64 	%rd1280, [%SP+2448];
	ld.f32 	%f1750, [%rd1280+8];
	mul.f32 	%f1751, %f1750, %f1745;
	ld.u64 	%rd1281, [%SP+2448];
	ld.f32 	%f1752, [%rd1281+12];
	mul.f32 	%f1753, %f1752, %f1745;
$L__tmp4394:
	.loc	20 45 12
	{ // callseq 294, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1747;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1749;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1751;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1753;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1754, %f1755, %f1756, %f1757}, [retval0+0];
	} // callseq 294
$L__tmp4395:
	.loc	20 180 30
	st.f32 	[%SP+2620], %f1757;
	st.f32 	[%SP+2616], %f1756;
	st.f32 	[%SP+2612], %f1755;
	st.f32 	[%SP+2608], %f1754;
	ld.u64 	%rd1282, [%SP+2600];
	add.s64 	%rd49, %rd1282, 48;
$L__tmp4396:
	.loc	20 180 72
	bra.uni	$L__tmp4397;
$L__tmp4397:
	.loc	20 63 18
	mov.u32 	%r500, 0;
	mov.b32 	%r79, %r500;
$L__tmp4398:
	.loc	20 63 5
	mov.u32 	%r707, %r79;
$L__tmp4399:
	bra.uni 	$L__BB21_116;

$L__BB21_116:
	mov.u32 	%r80, %r707;
$L__tmp4400:
	cvt.s64.s32 	%rd1283, %r80;
	setp.lt.u64 	%p128, %rd1283, 16;
	not.pred 	%p129, %p128;
	@%p129 bra 	$L__BB21_118;
	bra.uni 	$L__BB21_117;

$L__BB21_117:
$L__tmp4401:
	.loc	20 64 9
	cvt.s64.s32 	%rd1465, %r80;
	add.u64 	%rd1466, %SP, 2432;
	add.s64 	%rd1467, %rd1466, %rd1465;
	cvt.s64.s32 	%rd1468, %r80;
	add.s64 	%rd1463, %rd49, %rd1468;
$L__tmp4402:
	.loc	20 64 40
	bra.uni	$L__tmp4403;
$L__tmp4403:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1462, %rd1463;
	// end inline asm
$L__tmp4404:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r567,%r568,%r569,%r570}, [%rd1462];
	// end inline asm
	st.u32 	[%SP+2416], %r567;
	st.u32 	[%SP+2420], %r568;
	st.u32 	[%SP+2424], %r569;
	st.u32 	[%SP+2428], %r570;
	.loc	20 56 5
	ld.u32 	%r571, [%SP+2416];
	ld.u32 	%r572, [%SP+2420];
	ld.u32 	%r573, [%SP+2424];
	ld.u32 	%r574, [%SP+2428];
$L__tmp4405:
	.loc	20 64 40
	st.u32 	[%rd1467+12], %r574;
	st.u32 	[%rd1467+8], %r573;
	st.u32 	[%rd1467+4], %r572;
	st.u32 	[%rd1467], %r571;
$L__tmp4406:
	.loc	20 63 42
	add.s32 	%r81, %r80, 16;
$L__tmp4407:
	mov.u32 	%r707, %r81;
$L__tmp4408:
	bra.uni 	$L__BB21_116;
$L__tmp4409:

$L__BB21_118:
	.loc	20 65 5
	ld.f32 	%f1758, [%SP+2432];
	ld.f32 	%f1759, [%SP+2436];
	ld.f32 	%f1760, [%SP+2440];
	ld.f32 	%f1761, [%SP+2444];
$L__tmp4410:
	.loc	20 180 72
	st.f32 	[%SP+2652], %f1761;
	st.f32 	[%SP+2648], %f1760;
	st.f32 	[%SP+2644], %f1759;
	st.f32 	[%SP+2640], %f1758;
	add.u64 	%rd1284, %SP, 2640;
	mov.b64 	%rd1285, %rd1284;
	st.u64 	[%SP+2408], %rd1285;
	mov.f32 	%f1762, %f24;
$L__tmp4411:
	.loc	20 180 56
	bra.uni	$L__tmp4412;
$L__tmp4412:
	.loc	20 45 5
	ld.u64 	%rd1286, [%SP+2408];
	ld.f32 	%f1763, [%rd1286];
	mul.f32 	%f1764, %f1763, %f1762;
	ld.u64 	%rd1287, [%SP+2408];
	ld.f32 	%f1765, [%rd1287+4];
	mul.f32 	%f1766, %f1765, %f1762;
	ld.u64 	%rd1288, [%SP+2408];
	ld.f32 	%f1767, [%rd1288+8];
	mul.f32 	%f1768, %f1767, %f1762;
	ld.u64 	%rd1289, [%SP+2408];
	ld.f32 	%f1769, [%rd1289+12];
	mul.f32 	%f1770, %f1769, %f1762;
$L__tmp4413:
	.loc	20 45 12
	{ // callseq 295, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1764;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1766;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1768;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1770;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1771, %f1772, %f1773, %f1774}, [retval0+0];
	} // callseq 295
$L__tmp4414:
	.loc	20 180 56
	st.f32 	[%SP+2636], %f1774;
	st.f32 	[%SP+2632], %f1773;
	st.f32 	[%SP+2628], %f1772;
	st.f32 	[%SP+2624], %f1771;
	add.u64 	%rd1290, %SP, 2608;
	mov.b64 	%rd1291, %rd1290;
	st.u64 	[%SP+2392], %rd1291;
	add.u64 	%rd1292, %SP, 2624;
	mov.b64 	%rd1293, %rd1292;
	st.u64 	[%SP+2400], %rd1293;
	.loc	20 180 14
	bra.uni	$L__tmp4415;
$L__tmp4415:
	.loc	20 40 5
	ld.u64 	%rd1294, [%SP+2392];
	ld.f32 	%f1775, [%rd1294];
	ld.u64 	%rd1295, [%SP+2400];
	ld.f32 	%f1776, [%rd1295];
	add.f32 	%f1777, %f1775, %f1776;
	ld.u64 	%rd1296, [%SP+2392];
	ld.f32 	%f1778, [%rd1296+4];
	ld.u64 	%rd1297, [%SP+2400];
	ld.f32 	%f1779, [%rd1297+4];
	add.f32 	%f1780, %f1778, %f1779;
	ld.u64 	%rd1298, [%SP+2392];
	ld.f32 	%f1781, [%rd1298+8];
	ld.u64 	%rd1299, [%SP+2400];
	ld.f32 	%f1782, [%rd1299+8];
	add.f32 	%f1783, %f1781, %f1782;
	ld.u64 	%rd1300, [%SP+2392];
	ld.f32 	%f1784, [%rd1300+12];
	ld.u64 	%rd1301, [%SP+2400];
	ld.f32 	%f1785, [%rd1301+12];
	add.f32 	%f1786, %f1784, %f1785;
$L__tmp4416:
	.loc	20 40 12
	{ // callseq 296, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1777;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1780;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1783;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1786;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1787, %f1788, %f1789, %f1790}, [retval0+0];
	} // callseq 296
$L__tmp4417:
	.loc	20 180 14
	st.f32 	[%rd48+12], %f1790;
	st.f32 	[%rd48+8], %f1789;
	st.f32 	[%rd48+4], %f1788;
	st.f32 	[%rd48], %f1787;
	.loc	20 181 9
	ld.u64 	%rd50, [%SP+2584];
	ld.u64 	%rd1302, [%SP+2584];
	mov.b64 	%rd1303, %rd1302;
	st.u64 	[%SP+2384], %rd1303;
	mov.f32 	%f1791, %f25;
$L__tmp4418:
	.loc	20 181 30
	bra.uni	$L__tmp4419;
$L__tmp4419:
	.loc	20 45 5
	ld.u64 	%rd1304, [%SP+2384];
	ld.f32 	%f1792, [%rd1304];
	mul.f32 	%f1793, %f1792, %f1791;
	ld.u64 	%rd1305, [%SP+2384];
	ld.f32 	%f1794, [%rd1305+4];
	mul.f32 	%f1795, %f1794, %f1791;
	ld.u64 	%rd1306, [%SP+2384];
	ld.f32 	%f1796, [%rd1306+8];
	mul.f32 	%f1797, %f1796, %f1791;
	ld.u64 	%rd1307, [%SP+2384];
	ld.f32 	%f1798, [%rd1307+12];
	mul.f32 	%f1799, %f1798, %f1791;
$L__tmp4420:
	.loc	20 45 12
	{ // callseq 297, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1793;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1795;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1797;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1799;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1800, %f1801, %f1802, %f1803}, [retval0+0];
	} // callseq 297
$L__tmp4421:
	.loc	20 181 30
	st.f32 	[%SP+2668], %f1803;
	st.f32 	[%SP+2664], %f1802;
	st.f32 	[%SP+2660], %f1801;
	st.f32 	[%SP+2656], %f1800;
	ld.u64 	%rd1308, [%SP+2600];
	add.s64 	%rd51, %rd1308, 64;
$L__tmp4422:
	.loc	20 181 72
	bra.uni	$L__tmp4423;
$L__tmp4423:
	.loc	20 63 18
	mov.u32 	%r501, 0;
	mov.b32 	%r82, %r501;
$L__tmp4424:
	.loc	20 63 5
	mov.u32 	%r708, %r82;
$L__tmp4425:
	bra.uni 	$L__BB21_119;

$L__BB21_119:
	mov.u32 	%r83, %r708;
$L__tmp4426:
	cvt.s64.s32 	%rd1309, %r83;
	setp.lt.u64 	%p130, %rd1309, 16;
	not.pred 	%p131, %p130;
	@%p131 bra 	$L__BB21_121;
	bra.uni 	$L__BB21_120;

$L__BB21_120:
$L__tmp4427:
	.loc	20 64 9
	cvt.s64.s32 	%rd1458, %r83;
	add.u64 	%rd1459, %SP, 2368;
	add.s64 	%rd1460, %rd1459, %rd1458;
	cvt.s64.s32 	%rd1461, %r83;
	add.s64 	%rd1456, %rd51, %rd1461;
$L__tmp4428:
	.loc	20 64 40
	bra.uni	$L__tmp4429;
$L__tmp4429:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1455, %rd1456;
	// end inline asm
$L__tmp4430:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r559,%r560,%r561,%r562}, [%rd1455];
	// end inline asm
	st.u32 	[%SP+2352], %r559;
	st.u32 	[%SP+2356], %r560;
	st.u32 	[%SP+2360], %r561;
	st.u32 	[%SP+2364], %r562;
	.loc	20 56 5
	ld.u32 	%r563, [%SP+2352];
	ld.u32 	%r564, [%SP+2356];
	ld.u32 	%r565, [%SP+2360];
	ld.u32 	%r566, [%SP+2364];
$L__tmp4431:
	.loc	20 64 40
	st.u32 	[%rd1460+12], %r566;
	st.u32 	[%rd1460+8], %r565;
	st.u32 	[%rd1460+4], %r564;
	st.u32 	[%rd1460], %r563;
$L__tmp4432:
	.loc	20 63 42
	add.s32 	%r84, %r83, 16;
$L__tmp4433:
	mov.u32 	%r708, %r84;
$L__tmp4434:
	bra.uni 	$L__BB21_119;
$L__tmp4435:

$L__BB21_121:
	.loc	20 65 5
	ld.f32 	%f1804, [%SP+2368];
	ld.f32 	%f1805, [%SP+2372];
	ld.f32 	%f1806, [%SP+2376];
	ld.f32 	%f1807, [%SP+2380];
$L__tmp4436:
	.loc	20 181 72
	st.f32 	[%SP+2700], %f1807;
	st.f32 	[%SP+2696], %f1806;
	st.f32 	[%SP+2692], %f1805;
	st.f32 	[%SP+2688], %f1804;
	add.u64 	%rd1310, %SP, 2688;
	mov.b64 	%rd1311, %rd1310;
	st.u64 	[%SP+2344], %rd1311;
	mov.f32 	%f1808, %f24;
$L__tmp4437:
	.loc	20 181 56
	bra.uni	$L__tmp4438;
$L__tmp4438:
	.loc	20 45 5
	ld.u64 	%rd1312, [%SP+2344];
	ld.f32 	%f1809, [%rd1312];
	mul.f32 	%f1810, %f1809, %f1808;
	ld.u64 	%rd1313, [%SP+2344];
	ld.f32 	%f1811, [%rd1313+4];
	mul.f32 	%f1812, %f1811, %f1808;
	ld.u64 	%rd1314, [%SP+2344];
	ld.f32 	%f1813, [%rd1314+8];
	mul.f32 	%f1814, %f1813, %f1808;
	ld.u64 	%rd1315, [%SP+2344];
	ld.f32 	%f1815, [%rd1315+12];
	mul.f32 	%f1816, %f1815, %f1808;
$L__tmp4439:
	.loc	20 45 12
	{ // callseq 298, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1810;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1812;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1814;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1816;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1817, %f1818, %f1819, %f1820}, [retval0+0];
	} // callseq 298
$L__tmp4440:
	.loc	20 181 56
	st.f32 	[%SP+2684], %f1820;
	st.f32 	[%SP+2680], %f1819;
	st.f32 	[%SP+2676], %f1818;
	st.f32 	[%SP+2672], %f1817;
	add.u64 	%rd1316, %SP, 2656;
	mov.b64 	%rd1317, %rd1316;
	st.u64 	[%SP+2328], %rd1317;
	add.u64 	%rd1318, %SP, 2672;
	mov.b64 	%rd1319, %rd1318;
	st.u64 	[%SP+2336], %rd1319;
	.loc	20 181 14
	bra.uni	$L__tmp4441;
$L__tmp4441:
	.loc	20 40 5
	ld.u64 	%rd1320, [%SP+2328];
	ld.f32 	%f1821, [%rd1320];
	ld.u64 	%rd1321, [%SP+2336];
	ld.f32 	%f1822, [%rd1321];
	add.f32 	%f1823, %f1821, %f1822;
	ld.u64 	%rd1322, [%SP+2328];
	ld.f32 	%f1824, [%rd1322+4];
	ld.u64 	%rd1323, [%SP+2336];
	ld.f32 	%f1825, [%rd1323+4];
	add.f32 	%f1826, %f1824, %f1825;
	ld.u64 	%rd1324, [%SP+2328];
	ld.f32 	%f1827, [%rd1324+8];
	ld.u64 	%rd1325, [%SP+2336];
	ld.f32 	%f1828, [%rd1325+8];
	add.f32 	%f1829, %f1827, %f1828;
	ld.u64 	%rd1326, [%SP+2328];
	ld.f32 	%f1830, [%rd1326+12];
	ld.u64 	%rd1327, [%SP+2336];
	ld.f32 	%f1831, [%rd1327+12];
	add.f32 	%f1832, %f1830, %f1831;
$L__tmp4442:
	.loc	20 40 12
	{ // callseq 299, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1823;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1826;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1829;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1832;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1833, %f1834, %f1835, %f1836}, [retval0+0];
	} // callseq 299
$L__tmp4443:
	.loc	20 181 14
	st.f32 	[%rd50+12], %f1836;
	st.f32 	[%rd50+8], %f1835;
	st.f32 	[%rd50+4], %f1834;
	st.f32 	[%rd50], %f1833;
	.loc	20 182 9
	ld.u64 	%rd52, [%SP+2592];
	ld.u64 	%rd1328, [%SP+2592];
	mov.b64 	%rd1329, %rd1328;
	st.u64 	[%SP+2320], %rd1329;
	mov.f32 	%f1837, %f25;
$L__tmp4444:
	.loc	20 182 30
	bra.uni	$L__tmp4445;
$L__tmp4445:
	.loc	20 45 5
	ld.u64 	%rd1330, [%SP+2320];
	ld.f32 	%f1838, [%rd1330];
	mul.f32 	%f1839, %f1838, %f1837;
	ld.u64 	%rd1331, [%SP+2320];
	ld.f32 	%f1840, [%rd1331+4];
	mul.f32 	%f1841, %f1840, %f1837;
	ld.u64 	%rd1332, [%SP+2320];
	ld.f32 	%f1842, [%rd1332+8];
	mul.f32 	%f1843, %f1842, %f1837;
	ld.u64 	%rd1333, [%SP+2320];
	ld.f32 	%f1844, [%rd1333+12];
	mul.f32 	%f1845, %f1844, %f1837;
$L__tmp4446:
	.loc	20 45 12
	{ // callseq 300, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1839;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1841;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1843;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1845;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1846, %f1847, %f1848, %f1849}, [retval0+0];
	} // callseq 300
$L__tmp4447:
	.loc	20 182 30
	st.f32 	[%SP+2716], %f1849;
	st.f32 	[%SP+2712], %f1848;
	st.f32 	[%SP+2708], %f1847;
	st.f32 	[%SP+2704], %f1846;
	ld.u64 	%rd1334, [%SP+2600];
	add.s64 	%rd53, %rd1334, 80;
$L__tmp4448:
	.loc	20 182 72
	bra.uni	$L__tmp4449;
$L__tmp4449:
	.loc	20 63 18
	mov.u32 	%r502, 0;
	mov.b32 	%r85, %r502;
$L__tmp4450:
	.loc	20 63 5
	mov.u32 	%r709, %r85;
$L__tmp4451:
	bra.uni 	$L__BB21_122;

$L__BB21_122:
	mov.u32 	%r86, %r709;
$L__tmp4452:
	cvt.s64.s32 	%rd1335, %r86;
	setp.lt.u64 	%p132, %rd1335, 16;
	not.pred 	%p133, %p132;
	@%p133 bra 	$L__BB21_124;
	bra.uni 	$L__BB21_123;

$L__BB21_123:
$L__tmp4453:
	.loc	20 64 9
	cvt.s64.s32 	%rd1451, %r86;
	add.u64 	%rd1452, %SP, 2304;
	add.s64 	%rd1453, %rd1452, %rd1451;
	cvt.s64.s32 	%rd1454, %r86;
	add.s64 	%rd1449, %rd53, %rd1454;
$L__tmp4454:
	.loc	20 64 40
	bra.uni	$L__tmp4455;
$L__tmp4455:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1448, %rd1449;
	// end inline asm
$L__tmp4456:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r551,%r552,%r553,%r554}, [%rd1448];
	// end inline asm
	st.u32 	[%SP+2288], %r551;
	st.u32 	[%SP+2292], %r552;
	st.u32 	[%SP+2296], %r553;
	st.u32 	[%SP+2300], %r554;
	.loc	20 56 5
	ld.u32 	%r555, [%SP+2288];
	ld.u32 	%r556, [%SP+2292];
	ld.u32 	%r557, [%SP+2296];
	ld.u32 	%r558, [%SP+2300];
$L__tmp4457:
	.loc	20 64 40
	st.u32 	[%rd1453+12], %r558;
	st.u32 	[%rd1453+8], %r557;
	st.u32 	[%rd1453+4], %r556;
	st.u32 	[%rd1453], %r555;
$L__tmp4458:
	.loc	20 63 42
	add.s32 	%r87, %r86, 16;
$L__tmp4459:
	mov.u32 	%r709, %r87;
$L__tmp4460:
	bra.uni 	$L__BB21_122;
$L__tmp4461:

$L__BB21_124:
	.loc	20 65 5
	ld.f32 	%f1850, [%SP+2304];
	ld.f32 	%f1851, [%SP+2308];
	ld.f32 	%f1852, [%SP+2312];
	ld.f32 	%f1853, [%SP+2316];
$L__tmp4462:
	.loc	20 182 72
	st.f32 	[%SP+2748], %f1853;
	st.f32 	[%SP+2744], %f1852;
	st.f32 	[%SP+2740], %f1851;
	st.f32 	[%SP+2736], %f1850;
	add.u64 	%rd1336, %SP, 2736;
	mov.b64 	%rd1337, %rd1336;
	st.u64 	[%SP+2272], %rd1337;
	mov.f32 	%f1854, %f24;
$L__tmp4463:
	.loc	20 182 56
	bra.uni	$L__tmp4464;
$L__tmp4464:
	.loc	20 45 5
	ld.u64 	%rd1338, [%SP+2272];
	ld.f32 	%f1855, [%rd1338];
	mul.f32 	%f1856, %f1855, %f1854;
	ld.u64 	%rd1339, [%SP+2272];
	ld.f32 	%f1857, [%rd1339+4];
	mul.f32 	%f1858, %f1857, %f1854;
	ld.u64 	%rd1340, [%SP+2272];
	ld.f32 	%f1859, [%rd1340+8];
	mul.f32 	%f1860, %f1859, %f1854;
	ld.u64 	%rd1341, [%SP+2272];
	ld.f32 	%f1861, [%rd1341+12];
	mul.f32 	%f1862, %f1861, %f1854;
$L__tmp4465:
	.loc	20 45 12
	{ // callseq 301, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1856;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1858;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1860;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1862;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1863, %f1864, %f1865, %f1866}, [retval0+0];
	} // callseq 301
$L__tmp4466:
	.loc	20 182 56
	st.f32 	[%SP+2732], %f1866;
	st.f32 	[%SP+2728], %f1865;
	st.f32 	[%SP+2724], %f1864;
	st.f32 	[%SP+2720], %f1863;
	add.u64 	%rd1342, %SP, 2704;
	mov.b64 	%rd1343, %rd1342;
	st.u64 	[%SP+2256], %rd1343;
	add.u64 	%rd1344, %SP, 2720;
	mov.b64 	%rd1345, %rd1344;
	st.u64 	[%SP+2264], %rd1345;
	.loc	20 182 14
	bra.uni	$L__tmp4467;
$L__tmp4467:
	.loc	20 40 5
	ld.u64 	%rd1346, [%SP+2256];
	ld.f32 	%f1867, [%rd1346];
	ld.u64 	%rd1347, [%SP+2264];
	ld.f32 	%f1868, [%rd1347];
	add.f32 	%f1869, %f1867, %f1868;
	ld.u64 	%rd1348, [%SP+2256];
	ld.f32 	%f1870, [%rd1348+4];
	ld.u64 	%rd1349, [%SP+2264];
	ld.f32 	%f1871, [%rd1349+4];
	add.f32 	%f1872, %f1870, %f1871;
	ld.u64 	%rd1350, [%SP+2256];
	ld.f32 	%f1873, [%rd1350+8];
	ld.u64 	%rd1351, [%SP+2264];
	ld.f32 	%f1874, [%rd1351+8];
	add.f32 	%f1875, %f1873, %f1874;
	ld.u64 	%rd1352, [%SP+2256];
	ld.f32 	%f1876, [%rd1352+12];
	ld.u64 	%rd1353, [%SP+2264];
	ld.f32 	%f1877, [%rd1353+12];
	add.f32 	%f1878, %f1876, %f1877;
$L__tmp4468:
	.loc	20 40 12
	{ // callseq 302, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1869;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1872;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1875;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1878;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1879, %f1880, %f1881, %f1882}, [retval0+0];
	} // callseq 302
$L__tmp4469:
	.loc	20 182 14
	st.f32 	[%rd52+12], %f1882;
	st.f32 	[%rd52+8], %f1881;
	st.f32 	[%rd52+4], %f1880;
	st.f32 	[%rd52], %f1879;
	bra.uni 	$L__BB21_125;
$L__tmp4470:

$L__BB21_125:
	.loc	20 291 13
	bra.uni 	$L__BB21_156;
$L__tmp4471:

$L__BB21_126:
	.loc	20 0 13
	mov.b64 	%rd909, %rd42;
$L__tmp4472:
	.loc	20 295 60
	bra.uni	$L__tmp4473;
$L__tmp4473:
	.loc	17 907 5
	// begin inline asm
	call (%rd908), _optix_get_srt_motion_transform_from_handle, (%rd909);
	// end inline asm
$L__tmp4474:
	.loc	20 295 60
	mov.b64 	%rd910, %rd908;
	st.u64 	[%SP+3136], %rd910;
	.loc	20 296 13
	ld.u64 	%rd911, [%SP+3104];
	ld.u64 	%rd912, [%SP+3112];
	ld.u64 	%rd913, [%SP+3120];
	ld.u64 	%rd914, [%SP+3136];
	mov.b64 	%rd915, %rd911;
	st.u64 	[%SP+1976], %rd915;
	mov.b64 	%rd916, %rd912;
	st.u64 	[%SP+1984], %rd916;
	mov.b64 	%rd917, %rd913;
	st.u64 	[%SP+1992], %rd917;
	mov.b64 	%rd918, %rd914;
	st.u64 	[%SP+2000], %rd918;
	mov.f32 	%f26, %f22;
$L__tmp4475:
	.loc	20 296 13
	bra.uni	$L__tmp4476;
$L__tmp4476:
	.loc	20 260 5
	ld.u64 	%rd919, [%SP+2000];
	mov.b64 	%rd920, %rd919;
	st.u64 	[%SP+1808], %rd920;
	.loc	20 260 42
	bra.uni	$L__tmp4477;
$L__tmp4477:
	.loc	20 63 18
	mov.u32 	%r401, 0;
	mov.b32 	%r88, %r401;
$L__tmp4478:
	.loc	20 63 5
	mov.u32 	%r710, %r88;
$L__tmp4479:
	bra.uni 	$L__BB21_127;

$L__BB21_127:
	mov.u32 	%r89, %r710;
$L__tmp4480:
	cvt.s64.s32 	%rd921, %r89;
	setp.lt.u64 	%p98, %rd921, 160;
	not.pred 	%p99, %p98;
	@%p99 bra 	$L__BB21_129;
	bra.uni 	$L__BB21_128;

$L__BB21_128:
$L__tmp4481:
	.loc	20 64 9
	cvt.s64.s32 	%rd1226, %r89;
	add.u64 	%rd1227, %SP, 1816;
	add.s64 	%rd1228, %rd1227, %rd1226;
	ld.u64 	%rd1229, [%SP+1808];
	cvt.s64.s32 	%rd1230, %r89;
	add.s64 	%rd1224, %rd1229, %rd1230;
$L__tmp4482:
	.loc	20 64 40
	bra.uni	$L__tmp4483;
$L__tmp4483:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1223, %rd1224;
	// end inline asm
$L__tmp4484:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r481,%r482,%r483,%r484}, [%rd1223];
	// end inline asm
	st.u32 	[%SP+1792], %r481;
	st.u32 	[%SP+1796], %r482;
	st.u32 	[%SP+1800], %r483;
	st.u32 	[%SP+1804], %r484;
	.loc	20 56 5
	ld.u32 	%r485, [%SP+1792];
	ld.u32 	%r486, [%SP+1796];
	ld.u32 	%r487, [%SP+1800];
	ld.u32 	%r488, [%SP+1804];
$L__tmp4485:
	.loc	20 64 40
	st.u32 	[%rd1228+12], %r488;
	st.u32 	[%rd1228+8], %r487;
	st.u32 	[%rd1228+4], %r486;
	st.u32 	[%rd1228], %r485;
$L__tmp4486:
	.loc	20 63 42
	add.s32 	%r90, %r89, 16;
$L__tmp4487:
	mov.u32 	%r710, %r90;
$L__tmp4488:
	bra.uni 	$L__BB21_127;
$L__tmp4489:

$L__BB21_129:
	.loc	20 65 5
	ld.u64 	%rd922, [%SP+1816];
	ld.u16 	%rs20, [%SP+1824];
	ld.u16 	%rs21, [%SP+1826];
	ld.f32 	%f1206, [%SP+1828];
	ld.f32 	%f1207, [%SP+1832];
	ld.u32 	%r402, [%SP+1836];
	ld.u32 	%r403, [%SP+1840];
	ld.u32 	%r404, [%SP+1844];
	ld.f32 	%f1208, [%SP+1848];
	ld.f32 	%f1209, [%SP+1852];
	ld.f32 	%f1210, [%SP+1856];
	ld.f32 	%f1211, [%SP+1860];
	ld.f32 	%f1212, [%SP+1864];
	ld.f32 	%f1213, [%SP+1868];
	ld.f32 	%f1214, [%SP+1872];
	ld.f32 	%f1215, [%SP+1876];
	ld.f32 	%f1216, [%SP+1880];
	ld.f32 	%f1217, [%SP+1884];
	ld.f32 	%f1218, [%SP+1888];
	ld.f32 	%f1219, [%SP+1892];
	ld.f32 	%f1220, [%SP+1896];
	ld.f32 	%f1221, [%SP+1900];
	ld.f32 	%f1222, [%SP+1904];
	ld.f32 	%f1223, [%SP+1908];
	ld.f32 	%f1224, [%SP+1912];
	ld.f32 	%f1225, [%SP+1916];
	ld.f32 	%f1226, [%SP+1920];
	ld.f32 	%f1227, [%SP+1924];
	ld.f32 	%f1228, [%SP+1928];
	ld.f32 	%f1229, [%SP+1932];
	ld.f32 	%f1230, [%SP+1936];
	ld.f32 	%f1231, [%SP+1940];
	ld.f32 	%f1232, [%SP+1944];
	ld.f32 	%f1233, [%SP+1948];
	ld.f32 	%f1234, [%SP+1952];
	ld.f32 	%f1235, [%SP+1956];
	ld.f32 	%f1236, [%SP+1960];
	ld.f32 	%f1237, [%SP+1964];
	ld.f32 	%f1238, [%SP+1968];
	ld.f32 	%f1239, [%SP+1972];
$L__tmp4490:
	.loc	20 260 42
	st.f32 	[%SP+2252], %f1239;
	st.f32 	[%SP+2248], %f1238;
	st.f32 	[%SP+2244], %f1237;
	st.f32 	[%SP+2240], %f1236;
	st.f32 	[%SP+2236], %f1235;
	st.f32 	[%SP+2232], %f1234;
	st.f32 	[%SP+2228], %f1233;
	st.f32 	[%SP+2224], %f1232;
	st.f32 	[%SP+2220], %f1231;
	st.f32 	[%SP+2216], %f1230;
	st.f32 	[%SP+2212], %f1229;
	st.f32 	[%SP+2208], %f1228;
	st.f32 	[%SP+2204], %f1227;
	st.f32 	[%SP+2200], %f1226;
	st.f32 	[%SP+2196], %f1225;
	st.f32 	[%SP+2192], %f1224;
	st.f32 	[%SP+2188], %f1223;
	st.f32 	[%SP+2184], %f1222;
	st.f32 	[%SP+2180], %f1221;
	st.f32 	[%SP+2176], %f1220;
	st.f32 	[%SP+2172], %f1219;
	st.f32 	[%SP+2168], %f1218;
	st.f32 	[%SP+2164], %f1217;
	st.f32 	[%SP+2160], %f1216;
	st.f32 	[%SP+2156], %f1215;
	st.f32 	[%SP+2152], %f1214;
	st.f32 	[%SP+2148], %f1213;
	st.f32 	[%SP+2144], %f1212;
	st.f32 	[%SP+2140], %f1211;
	st.f32 	[%SP+2136], %f1210;
	st.f32 	[%SP+2132], %f1209;
	st.f32 	[%SP+2128], %f1208;
	st.u32 	[%SP+2124], %r404;
	st.u32 	[%SP+2120], %r403;
	st.u32 	[%SP+2116], %r402;
	st.f32 	[%SP+2112], %f1207;
	st.f32 	[%SP+2108], %f1206;
	st.u16 	[%SP+2106], %rs21;
	st.u16 	[%SP+2104], %rs20;
	st.u64 	[%SP+2096], %rd922;
	add.u64 	%rd923, %SP, 2096;
	add.s64 	%rd924, %rd923, 8;
	ld.u16 	%rs22, [%rd924+2];
	ld.f32 	%f1240, [%rd924+4];
	ld.f32 	%f1241, [%rd924+8];
	ld.u16 	%rs23, [%SP+2104];
	st.f32 	[%SP+2016], %f1241;
	st.f32 	[%SP+2012], %f1240;
	st.u16 	[%SP+2010], %rs22;
	st.u16 	[%SP+2008], %rs23;
	add.u64 	%rd925, %SP, 2020;
	mov.b64 	%rd926, %rd925;
$L__tmp4491:
	.loc	20 0 42
	add.u64 	%rd927, %SP, 2024;
	mov.b64 	%rd928, %rd927;
$L__tmp4492:
	add.u64 	%rd929, %SP, 2008;
	mov.b64 	%rd930, %rd929;
	st.u64 	[%SP+1776], %rd930;
	mov.f32 	%f1242, %f26;
$L__tmp4493:
	.loc	20 260 5
	bra.uni	$L__tmp4494;
$L__tmp4494:
	.loc	20 217 27
	ld.u64 	%rd931, [%SP+1776];
	ld.f32 	%f1243, [%rd931+4];
	mov.f32 	%f1244, %f1243;
$L__tmp4495:
	.loc	20 218 25
	ld.u64 	%rd932, [%SP+1776];
	ld.f32 	%f1245, [%rd932+8];
	mov.f32 	%f1246, %f1245;
$L__tmp4496:
	.loc	20 219 30
	ld.u64 	%rd933, [%SP+1776];
	ld.u16 	%rs24, [%rd933];
	cvt.u32.u16 	%r405, %rs24;
	sub.s32 	%r406, %r405, 1;
	cvt.rn.f32.s32 	%f1247, %r406;
$L__tmp4497:
	.loc	20 224 22
	sub.f32 	%f1248, %f1242, %f1244;
	mul.f32 	%f1249, %f1248, %f1247;
	sub.f32 	%f1250, %f1246, %f1244;
	div.rn.f32 	%f1251, %f1249, %f1250;
	.loc	20 224 34
	{ // callseq 274, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1247;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1251;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3minEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f1252, [retval0+0];
	} // callseq 274
	.loc	20 224 24
	mov.f32 	%f1253, 0f00000000;
	{ // callseq 275, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1253;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1252;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3maxEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f1254, [retval0+0];
$L__tmp4498:
	} // callseq 275
	.loc	20 225 26
	{ // callseq 276, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1254;
	.param .b32 retval0;
	call.uni (retval0), 
	floorf, 
	(
	param0
	);
	ld.param.f32 	%f1255, [retval0+0];
$L__tmp4499:
	} // callseq 276
	.loc	20 227 5
	sub.f32 	%f1256, %f1254, %f1255;
	st.f32 	[%rd926], %f1256;
	.loc	20 228 5
	cvt.rzi.s32.f32 	%r407, %f1255;
	st.u32 	[%rd928], %r407;
$L__tmp4500:
	.loc	20 263 27
	ld.u64 	%rd934, [%SP+2000];
	add.s64 	%rd935, %rd934, 32;
	ld.u32 	%r408, [%SP+2024];
	cvt.s64.s32 	%rd936, %r408;
	shl.b64 	%rd937, %rd936, 6;
	add.s64 	%rd938, %rd935, %rd937;
$L__tmp4501:
	.loc	20 0 27
	add.u64 	%rd939, %SP, 4800;
	.loc	20 267 5
	add.s64 	%rd54, %rd939, 16;
	add.s64 	%rd55, %rd939, 32;
	add.s64 	%rd56, %rd939, 48;
	ld.f32 	%f1257, [%SP+2020];
	mov.b64 	%rd940, %rd939;
	st.u64 	[%SP+1568], %rd940;
$L__tmp4502:
	.loc	20 0 5
	mov.b64 	%rd941, %rd938;
	st.u64 	[%SP+1576], %rd941;
	mov.f32 	%f27, %f1257;
$L__tmp4503:
	.loc	20 267 5
	bra.uni	$L__tmp4504;
$L__tmp4504:
	.loc	20 193 5
	ld.u64 	%rd57, [%SP+1568];
	ld.u64 	%rd942, [%SP+1576];
	mov.b64 	%rd943, %rd942;
	st.u64 	[%SP+1536], %rd943;
	.loc	20 193 12
	bra.uni	$L__tmp4505;
$L__tmp4505:
	.loc	20 63 18
	mov.u32 	%r409, 0;
	mov.b32 	%r91, %r409;
$L__tmp4506:
	.loc	20 63 5
	mov.u32 	%r711, %r91;
$L__tmp4507:
	bra.uni 	$L__BB21_130;

$L__BB21_130:
	mov.u32 	%r92, %r711;
$L__tmp4508:
	cvt.s64.s32 	%rd944, %r92;
	setp.lt.u64 	%p100, %rd944, 16;
	not.pred 	%p101, %p100;
	@%p101 bra 	$L__BB21_132;
	bra.uni 	$L__BB21_131;

$L__BB21_131:
$L__tmp4509:
	.loc	20 64 9
	cvt.s64.s32 	%rd1218, %r92;
	add.u64 	%rd1219, %SP, 1552;
	add.s64 	%rd1220, %rd1219, %rd1218;
	ld.u64 	%rd1221, [%SP+1536];
	cvt.s64.s32 	%rd1222, %r92;
	add.s64 	%rd1216, %rd1221, %rd1222;
$L__tmp4510:
	.loc	20 64 40
	bra.uni	$L__tmp4511;
$L__tmp4511:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1215, %rd1216;
	// end inline asm
$L__tmp4512:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r473,%r474,%r475,%r476}, [%rd1215];
	// end inline asm
	st.u32 	[%SP+1520], %r473;
	st.u32 	[%SP+1524], %r474;
	st.u32 	[%SP+1528], %r475;
	st.u32 	[%SP+1532], %r476;
	.loc	20 56 5
	ld.u32 	%r477, [%SP+1520];
	ld.u32 	%r478, [%SP+1524];
	ld.u32 	%r479, [%SP+1528];
	ld.u32 	%r480, [%SP+1532];
$L__tmp4513:
	.loc	20 64 40
	st.u32 	[%rd1220+12], %r480;
	st.u32 	[%rd1220+8], %r479;
	st.u32 	[%rd1220+4], %r478;
	st.u32 	[%rd1220], %r477;
$L__tmp4514:
	.loc	20 63 42
	add.s32 	%r93, %r92, 16;
$L__tmp4515:
	mov.u32 	%r711, %r93;
$L__tmp4516:
	bra.uni 	$L__BB21_130;
$L__tmp4517:

$L__BB21_132:
	.loc	20 65 5
	ld.f32 	%f1258, [%SP+1552];
	ld.f32 	%f1259, [%SP+1556];
	ld.f32 	%f1260, [%SP+1560];
	ld.f32 	%f1261, [%SP+1564];
$L__tmp4518:
	.loc	20 193 12
	st.f32 	[%rd57+12], %f1261;
	st.f32 	[%rd57+8], %f1260;
	st.f32 	[%rd57+4], %f1259;
	st.f32 	[%rd57], %f1258;
	.loc	20 194 5
	ld.u64 	%rd945, [%SP+1576];
	add.s64 	%rd58, %rd945, 16;
$L__tmp4519:
	.loc	20 194 12
	bra.uni	$L__tmp4520;
$L__tmp4520:
	.loc	20 63 18
	mov.u32 	%r410, 0;
	mov.b32 	%r94, %r410;
$L__tmp4521:
	.loc	20 63 5
	mov.u32 	%r712, %r94;
$L__tmp4522:
	bra.uni 	$L__BB21_133;

$L__BB21_133:
	mov.u32 	%r95, %r712;
$L__tmp4523:
	cvt.s64.s32 	%rd946, %r95;
	setp.lt.u64 	%p102, %rd946, 16;
	not.pred 	%p103, %p102;
	@%p103 bra 	$L__BB21_135;
	bra.uni 	$L__BB21_134;

$L__BB21_134:
$L__tmp4524:
	.loc	20 64 9
	cvt.s64.s32 	%rd1211, %r95;
	add.u64 	%rd1212, %SP, 1504;
	add.s64 	%rd1213, %rd1212, %rd1211;
	cvt.s64.s32 	%rd1214, %r95;
	add.s64 	%rd1209, %rd58, %rd1214;
$L__tmp4525:
	.loc	20 64 40
	bra.uni	$L__tmp4526;
$L__tmp4526:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1208, %rd1209;
	// end inline asm
$L__tmp4527:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r465,%r466,%r467,%r468}, [%rd1208];
	// end inline asm
	st.u32 	[%SP+1488], %r465;
	st.u32 	[%SP+1492], %r466;
	st.u32 	[%SP+1496], %r467;
	st.u32 	[%SP+1500], %r468;
	.loc	20 56 5
	ld.u32 	%r469, [%SP+1488];
	ld.u32 	%r470, [%SP+1492];
	ld.u32 	%r471, [%SP+1496];
	ld.u32 	%r472, [%SP+1500];
$L__tmp4528:
	.loc	20 64 40
	st.u32 	[%rd1213+12], %r472;
	st.u32 	[%rd1213+8], %r471;
	st.u32 	[%rd1213+4], %r470;
	st.u32 	[%rd1213], %r469;
$L__tmp4529:
	.loc	20 63 42
	add.s32 	%r96, %r95, 16;
$L__tmp4530:
	mov.u32 	%r712, %r96;
$L__tmp4531:
	bra.uni 	$L__BB21_133;
$L__tmp4532:

$L__BB21_135:
	.loc	20 65 5
	ld.f32 	%f1262, [%SP+1504];
	ld.f32 	%f1263, [%SP+1508];
	ld.f32 	%f1264, [%SP+1512];
	ld.f32 	%f1265, [%SP+1516];
$L__tmp4533:
	.loc	20 194 12
	st.f32 	[%rd54+12], %f1265;
	st.f32 	[%rd54+8], %f1264;
	st.f32 	[%rd54+4], %f1263;
	st.f32 	[%rd54], %f1262;
	.loc	20 195 5
	ld.u64 	%rd947, [%SP+1576];
	add.s64 	%rd59, %rd947, 32;
$L__tmp4534:
	.loc	20 195 12
	bra.uni	$L__tmp4535;
$L__tmp4535:
	.loc	20 63 18
	mov.u32 	%r411, 0;
	mov.b32 	%r97, %r411;
$L__tmp4536:
	.loc	20 63 5
	mov.u32 	%r713, %r97;
$L__tmp4537:
	bra.uni 	$L__BB21_136;

$L__BB21_136:
	mov.u32 	%r98, %r713;
$L__tmp4538:
	cvt.s64.s32 	%rd948, %r98;
	setp.lt.u64 	%p104, %rd948, 16;
	not.pred 	%p105, %p104;
	@%p105 bra 	$L__BB21_138;
	bra.uni 	$L__BB21_137;

$L__BB21_137:
$L__tmp4539:
	.loc	20 64 9
	cvt.s64.s32 	%rd1204, %r98;
	add.u64 	%rd1205, %SP, 1472;
	add.s64 	%rd1206, %rd1205, %rd1204;
	cvt.s64.s32 	%rd1207, %r98;
	add.s64 	%rd1202, %rd59, %rd1207;
$L__tmp4540:
	.loc	20 64 40
	bra.uni	$L__tmp4541;
$L__tmp4541:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1201, %rd1202;
	// end inline asm
$L__tmp4542:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r457,%r458,%r459,%r460}, [%rd1201];
	// end inline asm
	st.u32 	[%SP+1456], %r457;
	st.u32 	[%SP+1460], %r458;
	st.u32 	[%SP+1464], %r459;
	st.u32 	[%SP+1468], %r460;
	.loc	20 56 5
	ld.u32 	%r461, [%SP+1456];
	ld.u32 	%r462, [%SP+1460];
	ld.u32 	%r463, [%SP+1464];
	ld.u32 	%r464, [%SP+1468];
$L__tmp4543:
	.loc	20 64 40
	st.u32 	[%rd1206+12], %r464;
	st.u32 	[%rd1206+8], %r463;
	st.u32 	[%rd1206+4], %r462;
	st.u32 	[%rd1206], %r461;
$L__tmp4544:
	.loc	20 63 42
	add.s32 	%r99, %r98, 16;
$L__tmp4545:
	mov.u32 	%r713, %r99;
$L__tmp4546:
	bra.uni 	$L__BB21_136;
$L__tmp4547:

$L__BB21_138:
	.loc	20 65 5
	ld.f32 	%f1266, [%SP+1472];
	ld.f32 	%f1267, [%SP+1476];
	ld.f32 	%f1268, [%SP+1480];
	ld.f32 	%f1269, [%SP+1484];
$L__tmp4548:
	.loc	20 195 12
	st.f32 	[%rd55+12], %f1269;
	st.f32 	[%rd55+8], %f1268;
	st.f32 	[%rd55+4], %f1267;
	st.f32 	[%rd55], %f1266;
	.loc	20 196 5
	ld.u64 	%rd949, [%SP+1576];
	add.s64 	%rd60, %rd949, 48;
$L__tmp4549:
	.loc	20 196 12
	bra.uni	$L__tmp4550;
$L__tmp4550:
	.loc	20 63 18
	mov.u32 	%r412, 0;
	mov.b32 	%r100, %r412;
$L__tmp4551:
	.loc	20 63 5
	mov.u32 	%r714, %r100;
$L__tmp4552:
	bra.uni 	$L__BB21_139;

$L__BB21_139:
	mov.u32 	%r101, %r714;
$L__tmp4553:
	cvt.s64.s32 	%rd950, %r101;
	setp.lt.u64 	%p106, %rd950, 16;
	not.pred 	%p107, %p106;
	@%p107 bra 	$L__BB21_141;
	bra.uni 	$L__BB21_140;

$L__BB21_140:
$L__tmp4554:
	.loc	20 64 9
	cvt.s64.s32 	%rd1197, %r101;
	add.u64 	%rd1198, %SP, 1440;
	add.s64 	%rd1199, %rd1198, %rd1197;
	cvt.s64.s32 	%rd1200, %r101;
	add.s64 	%rd1195, %rd60, %rd1200;
$L__tmp4555:
	.loc	20 64 40
	bra.uni	$L__tmp4556;
$L__tmp4556:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1194, %rd1195;
	// end inline asm
$L__tmp4557:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r449,%r450,%r451,%r452}, [%rd1194];
	// end inline asm
	st.u32 	[%SP+1424], %r449;
	st.u32 	[%SP+1428], %r450;
	st.u32 	[%SP+1432], %r451;
	st.u32 	[%SP+1436], %r452;
	.loc	20 56 5
	ld.u32 	%r453, [%SP+1424];
	ld.u32 	%r454, [%SP+1428];
	ld.u32 	%r455, [%SP+1432];
	ld.u32 	%r456, [%SP+1436];
$L__tmp4558:
	.loc	20 64 40
	st.u32 	[%rd1199+12], %r456;
	st.u32 	[%rd1199+8], %r455;
	st.u32 	[%rd1199+4], %r454;
	st.u32 	[%rd1199], %r453;
$L__tmp4559:
	.loc	20 63 42
	add.s32 	%r102, %r101, 16;
$L__tmp4560:
	mov.u32 	%r714, %r102;
$L__tmp4561:
	bra.uni 	$L__BB21_139;
$L__tmp4562:

$L__BB21_141:
	.loc	20 65 5
	ld.f32 	%f1270, [%SP+1440];
	ld.f32 	%f1271, [%SP+1444];
	ld.f32 	%f1272, [%SP+1448];
	ld.f32 	%f1273, [%SP+1452];
$L__tmp4563:
	.loc	20 196 12
	st.f32 	[%rd56+12], %f1273;
	st.f32 	[%rd56+8], %f1272;
	st.f32 	[%rd56+4], %f1271;
	st.f32 	[%rd56], %f1270;
	.loc	20 199 5
	setp.gt.f32 	%p108, %f27, 0f00000000;
	not.pred 	%p109, %p108;
	@%p109 bra 	$L__BB21_155;
	bra.uni 	$L__BB21_142;

$L__BB21_142:
$L__tmp4564:
	.loc	20 201 24
	mov.f32 	%f1274, 0f3F800000;
	sub.f32 	%f28, %f1274, %f27;
$L__tmp4565:
	.loc	20 202 9
	ld.u64 	%rd61, [%SP+1568];
	ld.u64 	%rd951, [%SP+1568];
	mov.b64 	%rd952, %rd951;
	st.u64 	[%SP+1408], %rd952;
	mov.f32 	%f1275, %f28;
$L__tmp4566:
	.loc	20 202 32
	bra.uni	$L__tmp4567;
$L__tmp4567:
	.loc	20 45 5
	ld.u64 	%rd953, [%SP+1408];
	ld.f32 	%f1276, [%rd953];
	mul.f32 	%f1277, %f1276, %f1275;
	ld.u64 	%rd954, [%SP+1408];
	ld.f32 	%f1278, [%rd954+4];
	mul.f32 	%f1279, %f1278, %f1275;
	ld.u64 	%rd955, [%SP+1408];
	ld.f32 	%f1280, [%rd955+8];
	mul.f32 	%f1281, %f1280, %f1275;
	ld.u64 	%rd956, [%SP+1408];
	ld.f32 	%f1282, [%rd956+12];
	mul.f32 	%f1283, %f1282, %f1275;
$L__tmp4568:
	.loc	20 45 12
	{ // callseq 277, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1277;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1279;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1281;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1283;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1284, %f1285, %f1286, %f1287}, [retval0+0];
	} // callseq 277
$L__tmp4569:
	.loc	20 202 32
	st.f32 	[%SP+1596], %f1287;
	st.f32 	[%SP+1592], %f1286;
	st.f32 	[%SP+1588], %f1285;
	st.f32 	[%SP+1584], %f1284;
	ld.u64 	%rd957, [%SP+1576];
	add.s64 	%rd62, %rd957, 64;
$L__tmp4570:
	.loc	20 202 76
	bra.uni	$L__tmp4571;
$L__tmp4571:
	.loc	20 63 18
	mov.u32 	%r413, 0;
	mov.b32 	%r103, %r413;
$L__tmp4572:
	.loc	20 63 5
	mov.u32 	%r715, %r103;
$L__tmp4573:
	bra.uni 	$L__BB21_143;

$L__BB21_143:
	mov.u32 	%r104, %r715;
$L__tmp4574:
	cvt.s64.s32 	%rd958, %r104;
	setp.lt.u64 	%p110, %rd958, 16;
	not.pred 	%p111, %p110;
	@%p111 bra 	$L__BB21_145;
	bra.uni 	$L__BB21_144;

$L__BB21_144:
$L__tmp4575:
	.loc	20 64 9
	cvt.s64.s32 	%rd1190, %r104;
	add.u64 	%rd1191, %SP, 1392;
	add.s64 	%rd1192, %rd1191, %rd1190;
	cvt.s64.s32 	%rd1193, %r104;
	add.s64 	%rd1188, %rd62, %rd1193;
$L__tmp4576:
	.loc	20 64 40
	bra.uni	$L__tmp4577;
$L__tmp4577:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1187, %rd1188;
	// end inline asm
$L__tmp4578:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r441,%r442,%r443,%r444}, [%rd1187];
	// end inline asm
	st.u32 	[%SP+1376], %r441;
	st.u32 	[%SP+1380], %r442;
	st.u32 	[%SP+1384], %r443;
	st.u32 	[%SP+1388], %r444;
	.loc	20 56 5
	ld.u32 	%r445, [%SP+1376];
	ld.u32 	%r446, [%SP+1380];
	ld.u32 	%r447, [%SP+1384];
	ld.u32 	%r448, [%SP+1388];
$L__tmp4579:
	.loc	20 64 40
	st.u32 	[%rd1192+12], %r448;
	st.u32 	[%rd1192+8], %r447;
	st.u32 	[%rd1192+4], %r446;
	st.u32 	[%rd1192], %r445;
$L__tmp4580:
	.loc	20 63 42
	add.s32 	%r105, %r104, 16;
$L__tmp4581:
	mov.u32 	%r715, %r105;
$L__tmp4582:
	bra.uni 	$L__BB21_143;
$L__tmp4583:

$L__BB21_145:
	.loc	20 65 5
	ld.f32 	%f1288, [%SP+1392];
	ld.f32 	%f1289, [%SP+1396];
	ld.f32 	%f1290, [%SP+1400];
	ld.f32 	%f1291, [%SP+1404];
$L__tmp4584:
	.loc	20 202 76
	st.f32 	[%SP+1628], %f1291;
	st.f32 	[%SP+1624], %f1290;
	st.f32 	[%SP+1620], %f1289;
	st.f32 	[%SP+1616], %f1288;
	add.u64 	%rd959, %SP, 1616;
	mov.b64 	%rd960, %rd959;
	st.u64 	[%SP+1368], %rd960;
	mov.f32 	%f1292, %f27;
$L__tmp4585:
	.loc	20 202 60
	bra.uni	$L__tmp4586;
$L__tmp4586:
	.loc	20 45 5
	ld.u64 	%rd961, [%SP+1368];
	ld.f32 	%f1293, [%rd961];
	mul.f32 	%f1294, %f1293, %f1292;
	ld.u64 	%rd962, [%SP+1368];
	ld.f32 	%f1295, [%rd962+4];
	mul.f32 	%f1296, %f1295, %f1292;
	ld.u64 	%rd963, [%SP+1368];
	ld.f32 	%f1297, [%rd963+8];
	mul.f32 	%f1298, %f1297, %f1292;
	ld.u64 	%rd964, [%SP+1368];
	ld.f32 	%f1299, [%rd964+12];
	mul.f32 	%f1300, %f1299, %f1292;
$L__tmp4587:
	.loc	20 45 12
	{ // callseq 278, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1294;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1296;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1298;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1300;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1301, %f1302, %f1303, %f1304}, [retval0+0];
	} // callseq 278
$L__tmp4588:
	.loc	20 202 60
	st.f32 	[%SP+1612], %f1304;
	st.f32 	[%SP+1608], %f1303;
	st.f32 	[%SP+1604], %f1302;
	st.f32 	[%SP+1600], %f1301;
	add.u64 	%rd965, %SP, 1584;
	mov.b64 	%rd966, %rd965;
	st.u64 	[%SP+1352], %rd966;
	add.u64 	%rd967, %SP, 1600;
	mov.b64 	%rd968, %rd967;
	st.u64 	[%SP+1360], %rd968;
	.loc	20 202 16
	bra.uni	$L__tmp4589;
$L__tmp4589:
	.loc	20 40 5
	ld.u64 	%rd969, [%SP+1352];
	ld.f32 	%f1305, [%rd969];
	ld.u64 	%rd970, [%SP+1360];
	ld.f32 	%f1306, [%rd970];
	add.f32 	%f1307, %f1305, %f1306;
	ld.u64 	%rd971, [%SP+1352];
	ld.f32 	%f1308, [%rd971+4];
	ld.u64 	%rd972, [%SP+1360];
	ld.f32 	%f1309, [%rd972+4];
	add.f32 	%f1310, %f1308, %f1309;
	ld.u64 	%rd973, [%SP+1352];
	ld.f32 	%f1311, [%rd973+8];
	ld.u64 	%rd974, [%SP+1360];
	ld.f32 	%f1312, [%rd974+8];
	add.f32 	%f1313, %f1311, %f1312;
	ld.u64 	%rd975, [%SP+1352];
	ld.f32 	%f1314, [%rd975+12];
	ld.u64 	%rd976, [%SP+1360];
	ld.f32 	%f1315, [%rd976+12];
	add.f32 	%f1316, %f1314, %f1315;
$L__tmp4590:
	.loc	20 40 12
	{ // callseq 279, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1307;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1310;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1313;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1316;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1317, %f1318, %f1319, %f1320}, [retval0+0];
	} // callseq 279
$L__tmp4591:
	.loc	20 202 16
	st.f32 	[%rd61+12], %f1320;
	st.f32 	[%rd61+8], %f1319;
	st.f32 	[%rd61+4], %f1318;
	st.f32 	[%rd61], %f1317;
	mov.b64 	%rd977, %rd54;
	st.u64 	[%SP+1344], %rd977;
	mov.f32 	%f1321, %f28;
$L__tmp4592:
	.loc	20 203 32
	bra.uni	$L__tmp4593;
$L__tmp4593:
	.loc	20 45 5
	ld.u64 	%rd978, [%SP+1344];
	ld.f32 	%f1322, [%rd978];
	mul.f32 	%f1323, %f1322, %f1321;
	ld.u64 	%rd979, [%SP+1344];
	ld.f32 	%f1324, [%rd979+4];
	mul.f32 	%f1325, %f1324, %f1321;
	ld.u64 	%rd980, [%SP+1344];
	ld.f32 	%f1326, [%rd980+8];
	mul.f32 	%f1327, %f1326, %f1321;
	ld.u64 	%rd981, [%SP+1344];
	ld.f32 	%f1328, [%rd981+12];
	mul.f32 	%f1329, %f1328, %f1321;
$L__tmp4594:
	.loc	20 45 12
	{ // callseq 280, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1323;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1325;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1327;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1329;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1330, %f1331, %f1332, %f1333}, [retval0+0];
	} // callseq 280
$L__tmp4595:
	.loc	20 203 32
	st.f32 	[%SP+1644], %f1333;
	st.f32 	[%SP+1640], %f1332;
	st.f32 	[%SP+1636], %f1331;
	st.f32 	[%SP+1632], %f1330;
	ld.u64 	%rd982, [%SP+1576];
	add.s64 	%rd63, %rd982, 80;
$L__tmp4596:
	.loc	20 203 76
	bra.uni	$L__tmp4597;
$L__tmp4597:
	.loc	20 63 18
	mov.u32 	%r414, 0;
	mov.b32 	%r106, %r414;
$L__tmp4598:
	.loc	20 63 5
	mov.u32 	%r716, %r106;
$L__tmp4599:
	bra.uni 	$L__BB21_146;

$L__BB21_146:
	mov.u32 	%r107, %r716;
$L__tmp4600:
	cvt.s64.s32 	%rd983, %r107;
	setp.lt.u64 	%p112, %rd983, 16;
	not.pred 	%p113, %p112;
	@%p113 bra 	$L__BB21_148;
	bra.uni 	$L__BB21_147;

$L__BB21_147:
$L__tmp4601:
	.loc	20 64 9
	cvt.s64.s32 	%rd1183, %r107;
	add.u64 	%rd1184, %SP, 1328;
	add.s64 	%rd1185, %rd1184, %rd1183;
	cvt.s64.s32 	%rd1186, %r107;
	add.s64 	%rd1181, %rd63, %rd1186;
$L__tmp4602:
	.loc	20 64 40
	bra.uni	$L__tmp4603;
$L__tmp4603:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1180, %rd1181;
	// end inline asm
$L__tmp4604:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r433,%r434,%r435,%r436}, [%rd1180];
	// end inline asm
	st.u32 	[%SP+1312], %r433;
	st.u32 	[%SP+1316], %r434;
	st.u32 	[%SP+1320], %r435;
	st.u32 	[%SP+1324], %r436;
	.loc	20 56 5
	ld.u32 	%r437, [%SP+1312];
	ld.u32 	%r438, [%SP+1316];
	ld.u32 	%r439, [%SP+1320];
	ld.u32 	%r440, [%SP+1324];
$L__tmp4605:
	.loc	20 64 40
	st.u32 	[%rd1185+12], %r440;
	st.u32 	[%rd1185+8], %r439;
	st.u32 	[%rd1185+4], %r438;
	st.u32 	[%rd1185], %r437;
$L__tmp4606:
	.loc	20 63 42
	add.s32 	%r108, %r107, 16;
$L__tmp4607:
	mov.u32 	%r716, %r108;
$L__tmp4608:
	bra.uni 	$L__BB21_146;
$L__tmp4609:

$L__BB21_148:
	.loc	20 65 5
	ld.f32 	%f1334, [%SP+1328];
	ld.f32 	%f1335, [%SP+1332];
	ld.f32 	%f1336, [%SP+1336];
	ld.f32 	%f1337, [%SP+1340];
$L__tmp4610:
	.loc	20 203 76
	st.f32 	[%SP+1676], %f1337;
	st.f32 	[%SP+1672], %f1336;
	st.f32 	[%SP+1668], %f1335;
	st.f32 	[%SP+1664], %f1334;
	add.u64 	%rd984, %SP, 1664;
	mov.b64 	%rd985, %rd984;
	st.u64 	[%SP+1304], %rd985;
	mov.f32 	%f1338, %f27;
$L__tmp4611:
	.loc	20 203 60
	bra.uni	$L__tmp4612;
$L__tmp4612:
	.loc	20 45 5
	ld.u64 	%rd986, [%SP+1304];
	ld.f32 	%f1339, [%rd986];
	mul.f32 	%f1340, %f1339, %f1338;
	ld.u64 	%rd987, [%SP+1304];
	ld.f32 	%f1341, [%rd987+4];
	mul.f32 	%f1342, %f1341, %f1338;
	ld.u64 	%rd988, [%SP+1304];
	ld.f32 	%f1343, [%rd988+8];
	mul.f32 	%f1344, %f1343, %f1338;
	ld.u64 	%rd989, [%SP+1304];
	ld.f32 	%f1345, [%rd989+12];
	mul.f32 	%f1346, %f1345, %f1338;
$L__tmp4613:
	.loc	20 45 12
	{ // callseq 281, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1340;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1342;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1344;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1346;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1347, %f1348, %f1349, %f1350}, [retval0+0];
	} // callseq 281
$L__tmp4614:
	.loc	20 203 60
	st.f32 	[%SP+1660], %f1350;
	st.f32 	[%SP+1656], %f1349;
	st.f32 	[%SP+1652], %f1348;
	st.f32 	[%SP+1648], %f1347;
	add.u64 	%rd990, %SP, 1632;
	mov.b64 	%rd991, %rd990;
	st.u64 	[%SP+1288], %rd991;
	add.u64 	%rd992, %SP, 1648;
	mov.b64 	%rd993, %rd992;
	st.u64 	[%SP+1296], %rd993;
	.loc	20 203 16
	bra.uni	$L__tmp4615;
$L__tmp4615:
	.loc	20 40 5
	ld.u64 	%rd994, [%SP+1288];
	ld.f32 	%f1351, [%rd994];
	ld.u64 	%rd995, [%SP+1296];
	ld.f32 	%f1352, [%rd995];
	add.f32 	%f1353, %f1351, %f1352;
	ld.u64 	%rd996, [%SP+1288];
	ld.f32 	%f1354, [%rd996+4];
	ld.u64 	%rd997, [%SP+1296];
	ld.f32 	%f1355, [%rd997+4];
	add.f32 	%f1356, %f1354, %f1355;
	ld.u64 	%rd998, [%SP+1288];
	ld.f32 	%f1357, [%rd998+8];
	ld.u64 	%rd999, [%SP+1296];
	ld.f32 	%f1358, [%rd999+8];
	add.f32 	%f1359, %f1357, %f1358;
	ld.u64 	%rd1000, [%SP+1288];
	ld.f32 	%f1360, [%rd1000+12];
	ld.u64 	%rd1001, [%SP+1296];
	ld.f32 	%f1361, [%rd1001+12];
	add.f32 	%f1362, %f1360, %f1361;
$L__tmp4616:
	.loc	20 40 12
	{ // callseq 282, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1353;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1356;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1359;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1362;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1363, %f1364, %f1365, %f1366}, [retval0+0];
	} // callseq 282
$L__tmp4617:
	.loc	20 203 16
	st.f32 	[%rd54+12], %f1366;
	st.f32 	[%rd54+8], %f1365;
	st.f32 	[%rd54+4], %f1364;
	st.f32 	[%rd54], %f1363;
	mov.b64 	%rd1002, %rd55;
	st.u64 	[%SP+1280], %rd1002;
	mov.f32 	%f1367, %f28;
$L__tmp4618:
	.loc	20 204 32
	bra.uni	$L__tmp4619;
$L__tmp4619:
	.loc	20 45 5
	ld.u64 	%rd1003, [%SP+1280];
	ld.f32 	%f1368, [%rd1003];
	mul.f32 	%f1369, %f1368, %f1367;
	ld.u64 	%rd1004, [%SP+1280];
	ld.f32 	%f1370, [%rd1004+4];
	mul.f32 	%f1371, %f1370, %f1367;
	ld.u64 	%rd1005, [%SP+1280];
	ld.f32 	%f1372, [%rd1005+8];
	mul.f32 	%f1373, %f1372, %f1367;
	ld.u64 	%rd1006, [%SP+1280];
	ld.f32 	%f1374, [%rd1006+12];
	mul.f32 	%f1375, %f1374, %f1367;
$L__tmp4620:
	.loc	20 45 12
	{ // callseq 283, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1369;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1371;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1373;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1375;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1376, %f1377, %f1378, %f1379}, [retval0+0];
	} // callseq 283
$L__tmp4621:
	.loc	20 204 32
	st.f32 	[%SP+1692], %f1379;
	st.f32 	[%SP+1688], %f1378;
	st.f32 	[%SP+1684], %f1377;
	st.f32 	[%SP+1680], %f1376;
	ld.u64 	%rd1007, [%SP+1576];
	add.s64 	%rd64, %rd1007, 96;
$L__tmp4622:
	.loc	20 204 76
	bra.uni	$L__tmp4623;
$L__tmp4623:
	.loc	20 63 18
	mov.u32 	%r415, 0;
	mov.b32 	%r109, %r415;
$L__tmp4624:
	.loc	20 63 5
	mov.u32 	%r717, %r109;
$L__tmp4625:
	bra.uni 	$L__BB21_149;

$L__BB21_149:
	mov.u32 	%r110, %r717;
$L__tmp4626:
	cvt.s64.s32 	%rd1008, %r110;
	setp.lt.u64 	%p114, %rd1008, 16;
	not.pred 	%p115, %p114;
	@%p115 bra 	$L__BB21_151;
	bra.uni 	$L__BB21_150;

$L__BB21_150:
$L__tmp4627:
	.loc	20 64 9
	cvt.s64.s32 	%rd1176, %r110;
	add.u64 	%rd1177, %SP, 1264;
	add.s64 	%rd1178, %rd1177, %rd1176;
	cvt.s64.s32 	%rd1179, %r110;
	add.s64 	%rd1174, %rd64, %rd1179;
$L__tmp4628:
	.loc	20 64 40
	bra.uni	$L__tmp4629;
$L__tmp4629:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1173, %rd1174;
	// end inline asm
$L__tmp4630:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r425,%r426,%r427,%r428}, [%rd1173];
	// end inline asm
	st.u32 	[%SP+1248], %r425;
	st.u32 	[%SP+1252], %r426;
	st.u32 	[%SP+1256], %r427;
	st.u32 	[%SP+1260], %r428;
	.loc	20 56 5
	ld.u32 	%r429, [%SP+1248];
	ld.u32 	%r430, [%SP+1252];
	ld.u32 	%r431, [%SP+1256];
	ld.u32 	%r432, [%SP+1260];
$L__tmp4631:
	.loc	20 64 40
	st.u32 	[%rd1178+12], %r432;
	st.u32 	[%rd1178+8], %r431;
	st.u32 	[%rd1178+4], %r430;
	st.u32 	[%rd1178], %r429;
$L__tmp4632:
	.loc	20 63 42
	add.s32 	%r111, %r110, 16;
$L__tmp4633:
	mov.u32 	%r717, %r111;
$L__tmp4634:
	bra.uni 	$L__BB21_149;
$L__tmp4635:

$L__BB21_151:
	.loc	20 65 5
	ld.f32 	%f1380, [%SP+1264];
	ld.f32 	%f1381, [%SP+1268];
	ld.f32 	%f1382, [%SP+1272];
	ld.f32 	%f1383, [%SP+1276];
$L__tmp4636:
	.loc	20 204 76
	st.f32 	[%SP+1724], %f1383;
	st.f32 	[%SP+1720], %f1382;
	st.f32 	[%SP+1716], %f1381;
	st.f32 	[%SP+1712], %f1380;
	add.u64 	%rd1009, %SP, 1712;
	mov.b64 	%rd1010, %rd1009;
	st.u64 	[%SP+1240], %rd1010;
	mov.f32 	%f1384, %f27;
$L__tmp4637:
	.loc	20 204 60
	bra.uni	$L__tmp4638;
$L__tmp4638:
	.loc	20 45 5
	ld.u64 	%rd1011, [%SP+1240];
	ld.f32 	%f1385, [%rd1011];
	mul.f32 	%f1386, %f1385, %f1384;
	ld.u64 	%rd1012, [%SP+1240];
	ld.f32 	%f1387, [%rd1012+4];
	mul.f32 	%f1388, %f1387, %f1384;
	ld.u64 	%rd1013, [%SP+1240];
	ld.f32 	%f1389, [%rd1013+8];
	mul.f32 	%f1390, %f1389, %f1384;
	ld.u64 	%rd1014, [%SP+1240];
	ld.f32 	%f1391, [%rd1014+12];
	mul.f32 	%f1392, %f1391, %f1384;
$L__tmp4639:
	.loc	20 45 12
	{ // callseq 284, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1386;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1388;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1390;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1392;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1393, %f1394, %f1395, %f1396}, [retval0+0];
	} // callseq 284
$L__tmp4640:
	.loc	20 204 60
	st.f32 	[%SP+1708], %f1396;
	st.f32 	[%SP+1704], %f1395;
	st.f32 	[%SP+1700], %f1394;
	st.f32 	[%SP+1696], %f1393;
	add.u64 	%rd1015, %SP, 1680;
	mov.b64 	%rd1016, %rd1015;
	st.u64 	[%SP+1224], %rd1016;
	add.u64 	%rd1017, %SP, 1696;
	mov.b64 	%rd1018, %rd1017;
	st.u64 	[%SP+1232], %rd1018;
	.loc	20 204 16
	bra.uni	$L__tmp4641;
$L__tmp4641:
	.loc	20 40 5
	ld.u64 	%rd1019, [%SP+1224];
	ld.f32 	%f1397, [%rd1019];
	ld.u64 	%rd1020, [%SP+1232];
	ld.f32 	%f1398, [%rd1020];
	add.f32 	%f1399, %f1397, %f1398;
	ld.u64 	%rd1021, [%SP+1224];
	ld.f32 	%f1400, [%rd1021+4];
	ld.u64 	%rd1022, [%SP+1232];
	ld.f32 	%f1401, [%rd1022+4];
	add.f32 	%f1402, %f1400, %f1401;
	ld.u64 	%rd1023, [%SP+1224];
	ld.f32 	%f1403, [%rd1023+8];
	ld.u64 	%rd1024, [%SP+1232];
	ld.f32 	%f1404, [%rd1024+8];
	add.f32 	%f1405, %f1403, %f1404;
	ld.u64 	%rd1025, [%SP+1224];
	ld.f32 	%f1406, [%rd1025+12];
	ld.u64 	%rd1026, [%SP+1232];
	ld.f32 	%f1407, [%rd1026+12];
	add.f32 	%f1408, %f1406, %f1407;
$L__tmp4642:
	.loc	20 40 12
	{ // callseq 285, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1399;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1402;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1405;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1408;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1409, %f1410, %f1411, %f1412}, [retval0+0];
	} // callseq 285
$L__tmp4643:
	.loc	20 204 16
	st.f32 	[%rd55+12], %f1412;
	st.f32 	[%rd55+8], %f1411;
	st.f32 	[%rd55+4], %f1410;
	st.f32 	[%rd55], %f1409;
	mov.b64 	%rd1027, %rd56;
	st.u64 	[%SP+1216], %rd1027;
	mov.f32 	%f1413, %f28;
$L__tmp4644:
	.loc	20 205 32
	bra.uni	$L__tmp4645;
$L__tmp4645:
	.loc	20 45 5
	ld.u64 	%rd1028, [%SP+1216];
	ld.f32 	%f1414, [%rd1028];
	mul.f32 	%f1415, %f1414, %f1413;
	ld.u64 	%rd1029, [%SP+1216];
	ld.f32 	%f1416, [%rd1029+4];
	mul.f32 	%f1417, %f1416, %f1413;
	ld.u64 	%rd1030, [%SP+1216];
	ld.f32 	%f1418, [%rd1030+8];
	mul.f32 	%f1419, %f1418, %f1413;
	ld.u64 	%rd1031, [%SP+1216];
	ld.f32 	%f1420, [%rd1031+12];
	mul.f32 	%f1421, %f1420, %f1413;
$L__tmp4646:
	.loc	20 45 12
	{ // callseq 286, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1415;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1417;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1419;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1421;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1422, %f1423, %f1424, %f1425}, [retval0+0];
	} // callseq 286
$L__tmp4647:
	.loc	20 205 32
	st.f32 	[%SP+1740], %f1425;
	st.f32 	[%SP+1736], %f1424;
	st.f32 	[%SP+1732], %f1423;
	st.f32 	[%SP+1728], %f1422;
	ld.u64 	%rd1032, [%SP+1576];
	add.s64 	%rd65, %rd1032, 112;
$L__tmp4648:
	.loc	20 205 76
	bra.uni	$L__tmp4649;
$L__tmp4649:
	.loc	20 63 18
	mov.u32 	%r416, 0;
	mov.b32 	%r112, %r416;
$L__tmp4650:
	.loc	20 63 5
	mov.u32 	%r718, %r112;
$L__tmp4651:
	bra.uni 	$L__BB21_152;

$L__BB21_152:
	mov.u32 	%r113, %r718;
$L__tmp4652:
	cvt.s64.s32 	%rd1033, %r113;
	setp.lt.u64 	%p116, %rd1033, 16;
	not.pred 	%p117, %p116;
	@%p117 bra 	$L__BB21_154;
	bra.uni 	$L__BB21_153;

$L__BB21_153:
$L__tmp4653:
	.loc	20 64 9
	cvt.s64.s32 	%rd1169, %r113;
	add.u64 	%rd1170, %SP, 1200;
	add.s64 	%rd1171, %rd1170, %rd1169;
	cvt.s64.s32 	%rd1172, %r113;
	add.s64 	%rd1167, %rd65, %rd1172;
$L__tmp4654:
	.loc	20 64 40
	bra.uni	$L__tmp4655;
$L__tmp4655:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1166, %rd1167;
	// end inline asm
$L__tmp4656:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r417,%r418,%r419,%r420}, [%rd1166];
	// end inline asm
	st.u32 	[%SP+1184], %r417;
	st.u32 	[%SP+1188], %r418;
	st.u32 	[%SP+1192], %r419;
	st.u32 	[%SP+1196], %r420;
	.loc	20 56 5
	ld.u32 	%r421, [%SP+1184];
	ld.u32 	%r422, [%SP+1188];
	ld.u32 	%r423, [%SP+1192];
	ld.u32 	%r424, [%SP+1196];
$L__tmp4657:
	.loc	20 64 40
	st.u32 	[%rd1171+12], %r424;
	st.u32 	[%rd1171+8], %r423;
	st.u32 	[%rd1171+4], %r422;
	st.u32 	[%rd1171], %r421;
$L__tmp4658:
	.loc	20 63 42
	add.s32 	%r114, %r113, 16;
$L__tmp4659:
	mov.u32 	%r718, %r114;
$L__tmp4660:
	bra.uni 	$L__BB21_152;
$L__tmp4661:

$L__BB21_154:
	.loc	20 65 5
	ld.f32 	%f1426, [%SP+1200];
	ld.f32 	%f1427, [%SP+1204];
	ld.f32 	%f1428, [%SP+1208];
	ld.f32 	%f1429, [%SP+1212];
$L__tmp4662:
	.loc	20 205 76
	st.f32 	[%SP+1772], %f1429;
	st.f32 	[%SP+1768], %f1428;
	st.f32 	[%SP+1764], %f1427;
	st.f32 	[%SP+1760], %f1426;
	add.u64 	%rd1034, %SP, 1760;
	mov.b64 	%rd1035, %rd1034;
	st.u64 	[%SP+1168], %rd1035;
	mov.f32 	%f1430, %f27;
$L__tmp4663:
	.loc	20 205 60
	bra.uni	$L__tmp4664;
$L__tmp4664:
	.loc	20 45 5
	ld.u64 	%rd1036, [%SP+1168];
	ld.f32 	%f1431, [%rd1036];
	mul.f32 	%f1432, %f1431, %f1430;
	ld.u64 	%rd1037, [%SP+1168];
	ld.f32 	%f1433, [%rd1037+4];
	mul.f32 	%f1434, %f1433, %f1430;
	ld.u64 	%rd1038, [%SP+1168];
	ld.f32 	%f1435, [%rd1038+8];
	mul.f32 	%f1436, %f1435, %f1430;
	ld.u64 	%rd1039, [%SP+1168];
	ld.f32 	%f1437, [%rd1039+12];
	mul.f32 	%f1438, %f1437, %f1430;
$L__tmp4665:
	.loc	20 45 12
	{ // callseq 287, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1432;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1434;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1436;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1438;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1439, %f1440, %f1441, %f1442}, [retval0+0];
	} // callseq 287
$L__tmp4666:
	.loc	20 205 60
	st.f32 	[%SP+1756], %f1442;
	st.f32 	[%SP+1752], %f1441;
	st.f32 	[%SP+1748], %f1440;
	st.f32 	[%SP+1744], %f1439;
	add.u64 	%rd1040, %SP, 1728;
	mov.b64 	%rd1041, %rd1040;
	st.u64 	[%SP+1152], %rd1041;
	add.u64 	%rd1042, %SP, 1744;
	mov.b64 	%rd1043, %rd1042;
	st.u64 	[%SP+1160], %rd1043;
	.loc	20 205 16
	bra.uni	$L__tmp4667;
$L__tmp4667:
	.loc	20 40 5
	ld.u64 	%rd1044, [%SP+1152];
	ld.f32 	%f1443, [%rd1044];
	ld.u64 	%rd1045, [%SP+1160];
	ld.f32 	%f1444, [%rd1045];
	add.f32 	%f1445, %f1443, %f1444;
	ld.u64 	%rd1046, [%SP+1152];
	ld.f32 	%f1446, [%rd1046+4];
	ld.u64 	%rd1047, [%SP+1160];
	ld.f32 	%f1447, [%rd1047+4];
	add.f32 	%f1448, %f1446, %f1447;
	ld.u64 	%rd1048, [%SP+1152];
	ld.f32 	%f1449, [%rd1048+8];
	ld.u64 	%rd1049, [%SP+1160];
	ld.f32 	%f1450, [%rd1049+8];
	add.f32 	%f1451, %f1449, %f1450;
	ld.u64 	%rd1050, [%SP+1152];
	ld.f32 	%f1452, [%rd1050+12];
	ld.u64 	%rd1051, [%SP+1160];
	ld.f32 	%f1453, [%rd1051+12];
	add.f32 	%f1454, %f1452, %f1453;
$L__tmp4668:
	.loc	20 40 12
	{ // callseq 288, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1445;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1448;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1451;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1454;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1455, %f1456, %f1457, %f1458}, [retval0+0];
	} // callseq 288
$L__tmp4669:
	.loc	20 205 16
	st.f32 	[%rd56+12], %f1458;
	st.f32 	[%rd56+8], %f1457;
	st.f32 	[%rd56+4], %f1456;
	st.f32 	[%rd56], %f1455;
	.loc	20 207 26
	ld.f32 	%f1459, [%rd55+4];
	ld.f32 	%f1460, [%rd55+4];
	mul.f32 	%f1461, %f1459, %f1460;
	ld.f32 	%f1462, [%rd55+8];
	ld.f32 	%f1463, [%rd55+8];
	mul.f32 	%f1464, %f1462, %f1463;
	add.f32 	%f1465, %f1461, %f1464;
	ld.f32 	%f1466, [%rd55+12];
	ld.f32 	%f1467, [%rd55+12];
	mul.f32 	%f1468, %f1466, %f1467;
	add.f32 	%f1469, %f1465, %f1468;
	ld.f32 	%f1470, [%rd56];
	ld.f32 	%f1471, [%rd56];
	mul.f32 	%f1472, %f1470, %f1471;
	add.f32 	%f1473, %f1469, %f1472;
	.loc	20 207 34
	{ // callseq 289, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1473;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZSt4sqrtf, 
	(
	param0
	);
	ld.param.f32 	%f1474, [retval0+0];
	} // callseq 289
	rcp.rn.f32 	%f1475, %f1474;
$L__tmp4670:
	.loc	20 208 9
	ld.f32 	%f1476, [%rd55+4];
	mul.f32 	%f1477, %f1476, %f1475;
	st.f32 	[%rd55+4], %f1477;
	.loc	20 209 9
	ld.f32 	%f1478, [%rd55+8];
	mul.f32 	%f1479, %f1478, %f1475;
	st.f32 	[%rd55+8], %f1479;
	.loc	20 210 9
	ld.f32 	%f1480, [%rd55+12];
	mul.f32 	%f1481, %f1480, %f1475;
	st.f32 	[%rd55+12], %f1481;
	.loc	20 211 9
	ld.f32 	%f1482, [%rd56];
	mul.f32 	%f1483, %f1482, %f1475;
	st.f32 	[%rd56], %f1483;
	bra.uni 	$L__BB21_155;
$L__tmp4671:

$L__BB21_155:
	.loc	20 269 18
	ld.f32 	%f1484, [%SP+4800];
	st.f32 	[%SP+2028], %f1484;
	ld.f32 	%f1485, [%SP+4804];
	st.f32 	[%SP+2032], %f1485;
	ld.f32 	%f1486, [%SP+4808];
	st.f32 	[%SP+2036], %f1486;
	ld.f32 	%f1487, [%SP+4812];
	st.f32 	[%SP+2040], %f1487;
	ld.f32 	%f1488, [%SP+4816];
	st.f32 	[%SP+2044], %f1488;
	add.u64 	%rd1052, %SP, 4800;
	add.s64 	%rd1053, %rd1052, 16;
	ld.f32 	%f1489, [%rd1053+4];
	st.f32 	[%SP+2048], %f1489;
	add.s64 	%rd1054, %rd1052, 16;
	ld.f32 	%f1490, [%rd1054+8];
	st.f32 	[%SP+2052], %f1490;
	add.s64 	%rd1055, %rd1052, 16;
	ld.f32 	%f1491, [%rd1055+12];
	st.f32 	[%SP+2056], %f1491;
	ld.f32 	%f1492, [%SP+4832];
	st.f32 	[%SP+2060], %f1492;
	add.s64 	%rd1056, %rd1052, 32;
	ld.f32 	%f1493, [%rd1056+4];
	st.f32 	[%SP+2064], %f1493;
	add.s64 	%rd1057, %rd1052, 32;
	ld.f32 	%f1494, [%rd1057+8];
	st.f32 	[%SP+2068], %f1494;
	add.s64 	%rd1058, %rd1052, 32;
	ld.f32 	%f1495, [%rd1058+12];
	st.f32 	[%SP+2072], %f1495;
	ld.f32 	%f1496, [%SP+4848];
	st.f32 	[%SP+2076], %f1496;
	add.s64 	%rd1059, %rd1052, 48;
	ld.f32 	%f1497, [%rd1059+4];
	st.f32 	[%SP+2080], %f1497;
	add.s64 	%rd1060, %rd1052, 48;
	ld.f32 	%f1498, [%rd1060+8];
	st.f32 	[%SP+2084], %f1498;
	add.s64 	%rd1061, %rd1052, 48;
	ld.f32 	%f1499, [%rd1061+12];
	st.f32 	[%SP+2088], %f1499;
	.loc	20 273 5
	ld.u64 	%rd1062, [%SP+1976];
	ld.u64 	%rd1063, [%SP+1984];
	ld.u64 	%rd1064, [%SP+1992];
	mov.b64 	%rd1065, %rd1062;
	st.u64 	[%SP+1088], %rd1065;
	mov.b64 	%rd1066, %rd1063;
	st.u64 	[%SP+1096], %rd1066;
	mov.b64 	%rd1067, %rd1064;
	st.u64 	[%SP+1104], %rd1067;
	add.u64 	%rd1068, %SP, 2028;
	mov.b64 	%rd1069, %rd1068;
	st.u64 	[%SP+1112], %rd1069;
	.loc	20 273 5
	bra.uni	$L__tmp4672;
$L__tmp4672:
	.loc	20 84 18
	ld.u64 	%rd1070, [%SP+1112];
	ld.f32 	%f1500, [%rd1070+36];
	st.f32 	[%SP+1120], %f1500;
	ld.u64 	%rd1071, [%SP+1112];
	ld.f32 	%f1501, [%rd1071+40];
	st.f32 	[%SP+1124], %f1501;
	ld.u64 	%rd1072, [%SP+1112];
	ld.f32 	%f1502, [%rd1072+44];
	st.f32 	[%SP+1128], %f1502;
	ld.u64 	%rd1073, [%SP+1112];
	ld.f32 	%f1503, [%rd1073+48];
	st.f32 	[%SP+1132], %f1503;
	.loc	20 87 25
	ld.u64 	%rd1074, [%SP+1112];
	ld.f32 	%f1504, [%rd1074+36];
	ld.u64 	%rd1075, [%SP+1112];
	ld.f32 	%f1505, [%rd1075+36];
	mul.f32 	%f1506, %f1504, %f1505;
	ld.u64 	%rd1076, [%SP+1112];
	ld.f32 	%f1507, [%rd1076+40];
	ld.u64 	%rd1077, [%SP+1112];
	ld.f32 	%f1508, [%rd1077+40];
	mul.f32 	%f1509, %f1507, %f1508;
	add.f32 	%f1510, %f1506, %f1509;
	ld.u64 	%rd1078, [%SP+1112];
	ld.f32 	%f1511, [%rd1078+44];
	ld.u64 	%rd1079, [%SP+1112];
	ld.f32 	%f1512, [%rd1079+44];
	mul.f32 	%f1513, %f1511, %f1512;
	add.f32 	%f1514, %f1510, %f1513;
	ld.u64 	%rd1080, [%SP+1112];
	ld.f32 	%f1515, [%rd1080+48];
	ld.u64 	%rd1081, [%SP+1112];
	ld.f32 	%f1516, [%rd1081+48];
	mul.f32 	%f1517, %f1515, %f1516;
	add.f32 	%f1518, %f1514, %f1517;
	rcp.rn.f32 	%f1519, %f1518;
$L__tmp4673:
	.loc	20 0 25
	add.u64 	%rd1082, %SP, 1120;
	mov.b64 	%rd1083, %rd1082;
	st.u64 	[%SP+1080], %rd1083;
	mov.f32 	%f1520, %f1519;
$L__tmp4674:
	.loc	20 88 23
	bra.uni	$L__tmp4675;
$L__tmp4675:
	.loc	20 45 5
	ld.u64 	%rd1084, [%SP+1080];
	ld.f32 	%f1521, [%rd1084];
	mul.f32 	%f1522, %f1521, %f1520;
	ld.u64 	%rd1085, [%SP+1080];
	ld.f32 	%f1523, [%rd1085+4];
	mul.f32 	%f1524, %f1523, %f1520;
	ld.u64 	%rd1086, [%SP+1080];
	ld.f32 	%f1525, [%rd1086+8];
	mul.f32 	%f1526, %f1525, %f1520;
	ld.u64 	%rd1087, [%SP+1080];
	ld.f32 	%f1527, [%rd1087+12];
	mul.f32 	%f1528, %f1527, %f1520;
$L__tmp4676:
	.loc	20 45 12
	{ // callseq 290, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1522;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1524;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1526;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1528;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1529, %f1530, %f1531, %f1532}, [retval0+0];
	} // callseq 290
$L__tmp4677:
	.loc	20 88 23
	st.f32 	[%SP+1148], %f1532;
	st.f32 	[%SP+1144], %f1531;
	st.f32 	[%SP+1140], %f1530;
	st.f32 	[%SP+1136], %f1529;
	.loc	20 90 21
	ld.f32 	%f1533, [%SP+1132];
	ld.f32 	%f1534, [%SP+1148];
	mul.f32 	%f1535, %f1533, %f1534;
$L__tmp4678:
	.loc	20 91 21
	ld.f32 	%f1536, [%SP+1120];
	ld.f32 	%f1537, [%SP+1136];
	mul.f32 	%f1538, %f1536, %f1537;
$L__tmp4679:
	.loc	20 92 21
	ld.f32 	%f1539, [%SP+1124];
	ld.f32 	%f1540, [%SP+1140];
	mul.f32 	%f1541, %f1539, %f1540;
$L__tmp4680:
	.loc	20 93 21
	ld.f32 	%f1542, [%SP+1128];
	ld.f32 	%f1543, [%SP+1144];
	mul.f32 	%f1544, %f1542, %f1543;
$L__tmp4681:
	.loc	20 95 20
	ld.f32 	%f1545, [%SP+1120];
	ld.f32 	%f1546, [%SP+1140];
	mul.f32 	%f1547, %f1545, %f1546;
$L__tmp4682:
	.loc	20 96 20
	ld.f32 	%f1548, [%SP+1128];
	ld.f32 	%f1549, [%SP+1148];
	mul.f32 	%f1550, %f1548, %f1549;
$L__tmp4683:
	.loc	20 97 20
	ld.f32 	%f1551, [%SP+1120];
	ld.f32 	%f1552, [%SP+1144];
	mul.f32 	%f1553, %f1551, %f1552;
$L__tmp4684:
	.loc	20 98 20
	ld.f32 	%f1554, [%SP+1124];
	ld.f32 	%f1555, [%SP+1148];
	mul.f32 	%f1556, %f1554, %f1555;
$L__tmp4685:
	.loc	20 99 20
	ld.f32 	%f1557, [%SP+1124];
	ld.f32 	%f1558, [%SP+1144];
	mul.f32 	%f1559, %f1557, %f1558;
$L__tmp4686:
	.loc	20 100 20
	ld.f32 	%f1560, [%SP+1120];
	ld.f32 	%f1561, [%SP+1148];
	mul.f32 	%f1562, %f1560, %f1561;
$L__tmp4687:
	.loc	20 102 5
	sub.f32 	%f1563, %f1538, %f1541;
	sub.f32 	%f1564, %f1563, %f1544;
	add.f32 	%f1565, %f1564, %f1535;
	ld.u64 	%rd1088, [%SP+1088];
	st.f32 	[%rd1088], %f1565;
	.loc	20 103 5
	sub.f32 	%f1566, %f1547, %f1550;
	mul.f32 	%f1567, %f1566, 0f40000000;
	ld.u64 	%rd1089, [%SP+1088];
	st.f32 	[%rd1089+4], %f1567;
	.loc	20 104 5
	add.f32 	%f1568, %f1553, %f1556;
	mul.f32 	%f1569, %f1568, 0f40000000;
	ld.u64 	%rd1090, [%SP+1088];
	st.f32 	[%rd1090+8], %f1569;
	.loc	20 106 5
	add.f32 	%f1570, %f1547, %f1550;
	mul.f32 	%f1571, %f1570, 0f40000000;
	ld.u64 	%rd1091, [%SP+1096];
	st.f32 	[%rd1091], %f1571;
	.loc	20 107 5
	neg.f32 	%f1572, %f1538;
	add.f32 	%f1573, %f1572, %f1541;
	sub.f32 	%f1574, %f1573, %f1544;
	add.f32 	%f1575, %f1574, %f1535;
	ld.u64 	%rd1092, [%SP+1096];
	st.f32 	[%rd1092+4], %f1575;
	.loc	20 108 5
	sub.f32 	%f1576, %f1559, %f1562;
	mul.f32 	%f1577, %f1576, 0f40000000;
	ld.u64 	%rd1093, [%SP+1096];
	st.f32 	[%rd1093+8], %f1577;
	.loc	20 110 5
	sub.f32 	%f1578, %f1553, %f1556;
	mul.f32 	%f1579, %f1578, 0f40000000;
	ld.u64 	%rd1094, [%SP+1104];
	st.f32 	[%rd1094], %f1579;
	.loc	20 111 5
	add.f32 	%f1580, %f1559, %f1562;
	mul.f32 	%f1581, %f1580, 0f40000000;
	ld.u64 	%rd1095, [%SP+1104];
	st.f32 	[%rd1095+4], %f1581;
	.loc	20 112 5
	neg.f32 	%f1582, %f1538;
	sub.f32 	%f1583, %f1582, %f1541;
	add.f32 	%f1584, %f1583, %f1544;
	add.f32 	%f1585, %f1584, %f1535;
	ld.u64 	%rd1096, [%SP+1104];
	st.f32 	[%rd1096+8], %f1585;
	.loc	20 114 5
	ld.u64 	%rd1097, [%SP+1088];
	ld.f32 	%f1586, [%rd1097];
	ld.u64 	%rd1098, [%SP+1112];
	ld.f32 	%f1587, [%rd1098+12];
	mul.f32 	%f1588, %f1586, %f1587;
	ld.u64 	%rd1099, [%SP+1088];
	ld.f32 	%f1589, [%rd1099+4];
	ld.u64 	%rd1100, [%SP+1112];
	ld.f32 	%f1590, [%rd1100+24];
	mul.f32 	%f1591, %f1589, %f1590;
	add.f32 	%f1592, %f1588, %f1591;
	ld.u64 	%rd1101, [%SP+1088];
	ld.f32 	%f1593, [%rd1101+8];
	ld.u64 	%rd1102, [%SP+1112];
	ld.f32 	%f1594, [%rd1102+32];
	mul.f32 	%f1595, %f1593, %f1594;
	add.f32 	%f1596, %f1592, %f1595;
	ld.u64 	%rd1103, [%SP+1112];
	ld.f32 	%f1597, [%rd1103+52];
	add.f32 	%f1598, %f1596, %f1597;
	ld.u64 	%rd1104, [%SP+1088];
	st.f32 	[%rd1104+12], %f1598;
	.loc	20 115 5
	ld.u64 	%rd1105, [%SP+1096];
	ld.f32 	%f1599, [%rd1105];
	ld.u64 	%rd1106, [%SP+1112];
	ld.f32 	%f1600, [%rd1106+12];
	mul.f32 	%f1601, %f1599, %f1600;
	ld.u64 	%rd1107, [%SP+1096];
	ld.f32 	%f1602, [%rd1107+4];
	ld.u64 	%rd1108, [%SP+1112];
	ld.f32 	%f1603, [%rd1108+24];
	mul.f32 	%f1604, %f1602, %f1603;
	add.f32 	%f1605, %f1601, %f1604;
	ld.u64 	%rd1109, [%SP+1096];
	ld.f32 	%f1606, [%rd1109+8];
	ld.u64 	%rd1110, [%SP+1112];
	ld.f32 	%f1607, [%rd1110+32];
	mul.f32 	%f1608, %f1606, %f1607;
	add.f32 	%f1609, %f1605, %f1608;
	ld.u64 	%rd1111, [%SP+1112];
	ld.f32 	%f1610, [%rd1111+56];
	add.f32 	%f1611, %f1609, %f1610;
	ld.u64 	%rd1112, [%SP+1096];
	st.f32 	[%rd1112+12], %f1611;
	.loc	20 116 5
	ld.u64 	%rd1113, [%SP+1104];
	ld.f32 	%f1612, [%rd1113];
	ld.u64 	%rd1114, [%SP+1112];
	ld.f32 	%f1613, [%rd1114+12];
	mul.f32 	%f1614, %f1612, %f1613;
	ld.u64 	%rd1115, [%SP+1104];
	ld.f32 	%f1615, [%rd1115+4];
	ld.u64 	%rd1116, [%SP+1112];
	ld.f32 	%f1616, [%rd1116+24];
	mul.f32 	%f1617, %f1615, %f1616;
	add.f32 	%f1618, %f1614, %f1617;
	ld.u64 	%rd1117, [%SP+1104];
	ld.f32 	%f1619, [%rd1117+8];
	ld.u64 	%rd1118, [%SP+1112];
	ld.f32 	%f1620, [%rd1118+32];
	mul.f32 	%f1621, %f1619, %f1620;
	add.f32 	%f1622, %f1618, %f1621;
	ld.u64 	%rd1119, [%SP+1112];
	ld.f32 	%f1623, [%rd1119+60];
	add.f32 	%f1624, %f1622, %f1623;
	ld.u64 	%rd1120, [%SP+1104];
	st.f32 	[%rd1120+12], %f1624;
	.loc	20 118 5
	ld.u64 	%rd1121, [%SP+1088];
	ld.f32 	%f1625, [%rd1121];
	ld.u64 	%rd1122, [%SP+1112];
	ld.f32 	%f1626, [%rd1122+8];
	mul.f32 	%f1627, %f1625, %f1626;
	ld.u64 	%rd1123, [%SP+1088];
	ld.f32 	%f1628, [%rd1123+4];
	ld.u64 	%rd1124, [%SP+1112];
	ld.f32 	%f1629, [%rd1124+20];
	mul.f32 	%f1630, %f1628, %f1629;
	add.f32 	%f1631, %f1627, %f1630;
	ld.u64 	%rd1125, [%SP+1088];
	ld.f32 	%f1632, [%rd1125+8];
	ld.u64 	%rd1126, [%SP+1112];
	ld.f32 	%f1633, [%rd1126+28];
	mul.f32 	%f1634, %f1632, %f1633;
	add.f32 	%f1635, %f1631, %f1634;
	ld.u64 	%rd1127, [%SP+1088];
	st.f32 	[%rd1127+8], %f1635;
	.loc	20 119 5
	ld.u64 	%rd1128, [%SP+1096];
	ld.f32 	%f1636, [%rd1128];
	ld.u64 	%rd1129, [%SP+1112];
	ld.f32 	%f1637, [%rd1129+8];
	mul.f32 	%f1638, %f1636, %f1637;
	ld.u64 	%rd1130, [%SP+1096];
	ld.f32 	%f1639, [%rd1130+4];
	ld.u64 	%rd1131, [%SP+1112];
	ld.f32 	%f1640, [%rd1131+20];
	mul.f32 	%f1641, %f1639, %f1640;
	add.f32 	%f1642, %f1638, %f1641;
	ld.u64 	%rd1132, [%SP+1096];
	ld.f32 	%f1643, [%rd1132+8];
	ld.u64 	%rd1133, [%SP+1112];
	ld.f32 	%f1644, [%rd1133+28];
	mul.f32 	%f1645, %f1643, %f1644;
	add.f32 	%f1646, %f1642, %f1645;
	ld.u64 	%rd1134, [%SP+1096];
	st.f32 	[%rd1134+8], %f1646;
	.loc	20 120 5
	ld.u64 	%rd1135, [%SP+1104];
	ld.f32 	%f1647, [%rd1135];
	ld.u64 	%rd1136, [%SP+1112];
	ld.f32 	%f1648, [%rd1136+8];
	mul.f32 	%f1649, %f1647, %f1648;
	ld.u64 	%rd1137, [%SP+1104];
	ld.f32 	%f1650, [%rd1137+4];
	ld.u64 	%rd1138, [%SP+1112];
	ld.f32 	%f1651, [%rd1138+20];
	mul.f32 	%f1652, %f1650, %f1651;
	add.f32 	%f1653, %f1649, %f1652;
	ld.u64 	%rd1139, [%SP+1104];
	ld.f32 	%f1654, [%rd1139+8];
	ld.u64 	%rd1140, [%SP+1112];
	ld.f32 	%f1655, [%rd1140+28];
	mul.f32 	%f1656, %f1654, %f1655;
	add.f32 	%f1657, %f1653, %f1656;
	ld.u64 	%rd1141, [%SP+1104];
	st.f32 	[%rd1141+8], %f1657;
	.loc	20 122 5
	ld.u64 	%rd1142, [%SP+1088];
	ld.f32 	%f1658, [%rd1142];
	ld.u64 	%rd1143, [%SP+1112];
	ld.f32 	%f1659, [%rd1143+4];
	mul.f32 	%f1660, %f1658, %f1659;
	ld.u64 	%rd1144, [%SP+1088];
	ld.f32 	%f1661, [%rd1144+4];
	ld.u64 	%rd1145, [%SP+1112];
	ld.f32 	%f1662, [%rd1145+16];
	mul.f32 	%f1663, %f1661, %f1662;
	add.f32 	%f1664, %f1660, %f1663;
	ld.u64 	%rd1146, [%SP+1088];
	st.f32 	[%rd1146+4], %f1664;
	.loc	20 123 5
	ld.u64 	%rd1147, [%SP+1096];
	ld.f32 	%f1665, [%rd1147];
	ld.u64 	%rd1148, [%SP+1112];
	ld.f32 	%f1666, [%rd1148+4];
	mul.f32 	%f1667, %f1665, %f1666;
	ld.u64 	%rd1149, [%SP+1096];
	ld.f32 	%f1668, [%rd1149+4];
	ld.u64 	%rd1150, [%SP+1112];
	ld.f32 	%f1669, [%rd1150+16];
	mul.f32 	%f1670, %f1668, %f1669;
	add.f32 	%f1671, %f1667, %f1670;
	ld.u64 	%rd1151, [%SP+1096];
	st.f32 	[%rd1151+4], %f1671;
	.loc	20 124 5
	ld.u64 	%rd1152, [%SP+1104];
	ld.f32 	%f1672, [%rd1152];
	ld.u64 	%rd1153, [%SP+1112];
	ld.f32 	%f1673, [%rd1153+4];
	mul.f32 	%f1674, %f1672, %f1673;
	ld.u64 	%rd1154, [%SP+1104];
	ld.f32 	%f1675, [%rd1154+4];
	ld.u64 	%rd1155, [%SP+1112];
	ld.f32 	%f1676, [%rd1155+16];
	mul.f32 	%f1677, %f1675, %f1676;
	add.f32 	%f1678, %f1674, %f1677;
	ld.u64 	%rd1156, [%SP+1104];
	st.f32 	[%rd1156+4], %f1678;
	.loc	20 126 5
	ld.u64 	%rd1157, [%SP+1088];
	ld.f32 	%f1679, [%rd1157];
	ld.u64 	%rd1158, [%SP+1112];
	ld.f32 	%f1680, [%rd1158];
	mul.f32 	%f1681, %f1679, %f1680;
	ld.u64 	%rd1159, [%SP+1088];
	st.f32 	[%rd1159], %f1681;
	.loc	20 127 5
	ld.u64 	%rd1160, [%SP+1096];
	ld.f32 	%f1682, [%rd1160];
	ld.u64 	%rd1161, [%SP+1112];
	ld.f32 	%f1683, [%rd1161];
	mul.f32 	%f1684, %f1682, %f1683;
	ld.u64 	%rd1162, [%SP+1096];
	st.f32 	[%rd1162], %f1684;
	.loc	20 128 5
	ld.u64 	%rd1163, [%SP+1104];
	ld.f32 	%f1685, [%rd1163];
	ld.u64 	%rd1164, [%SP+1112];
	ld.f32 	%f1686, [%rd1164];
	mul.f32 	%f1687, %f1685, %f1686;
	ld.u64 	%rd1165, [%SP+1104];
	st.f32 	[%rd1165], %f1687;
$L__tmp4688:
	.loc	20 296 13
	bra.uni 	$L__BB21_156;
$L__tmp4689:

$L__BB21_156:
	.loc	20 299 9
	and.b16  	%rs30, %rs2, 255;
	setp.ne.s16 	%p134, %rs30, 0;
	not.pred 	%p135, %p134;
	not.pred 	%p136, %p135;
	@%p136 bra 	$L__BB21_158;
	bra.uni 	$L__BB21_157;

$L__BB21_157:
$L__tmp4690:
	.loc	20 300 13
	ld.u64 	%rd1354, [%SP+3104];
	ld.u64 	%rd1355, [%SP+3112];
	ld.u64 	%rd1356, [%SP+3120];
	mov.b64 	%rd1357, %rd1354;
	st.u64 	[%SP+1056], %rd1357;
	mov.b64 	%rd1358, %rd1355;
	st.u64 	[%SP+1064], %rd1358;
	mov.b64 	%rd1359, %rd1356;
	st.u64 	[%SP+1072], %rd1359;
	.loc	20 300 13
	bra.uni	$L__tmp4691;
$L__tmp4691:
	.loc	20 134 22
	ld.u64 	%rd1360, [%SP+1056];
	ld.f32 	%f1883, [%rd1360];
	ld.u64 	%rd1361, [%SP+1064];
	ld.f32 	%f1884, [%rd1361+4];
	ld.u64 	%rd1362, [%SP+1072];
	ld.f32 	%f1885, [%rd1362+8];
	mul.f32 	%f1886, %f1884, %f1885;
	ld.u64 	%rd1363, [%SP+1064];
	ld.f32 	%f1887, [%rd1363+8];
	ld.u64 	%rd1364, [%SP+1072];
	ld.f32 	%f1888, [%rd1364+4];
	mul.f32 	%f1889, %f1887, %f1888;
	sub.f32 	%f1890, %f1886, %f1889;
	mul.f32 	%f1891, %f1883, %f1890;
	ld.u64 	%rd1365, [%SP+1056];
	ld.f32 	%f1892, [%rd1365+4];
	ld.u64 	%rd1366, [%SP+1064];
	ld.f32 	%f1893, [%rd1366];
	ld.u64 	%rd1367, [%SP+1072];
	ld.f32 	%f1894, [%rd1367+8];
	mul.f32 	%f1895, %f1893, %f1894;
	ld.u64 	%rd1368, [%SP+1064];
	ld.f32 	%f1896, [%rd1368+8];
	ld.u64 	%rd1369, [%SP+1072];
	ld.f32 	%f1897, [%rd1369];
	mul.f32 	%f1898, %f1896, %f1897;
	sub.f32 	%f1899, %f1895, %f1898;
	mul.f32 	%f1900, %f1892, %f1899;
	sub.f32 	%f1901, %f1891, %f1900;
	ld.u64 	%rd1370, [%SP+1056];
	ld.f32 	%f1902, [%rd1370+8];
	ld.u64 	%rd1371, [%SP+1064];
	ld.f32 	%f1903, [%rd1371];
	ld.u64 	%rd1372, [%SP+1072];
	ld.f32 	%f1904, [%rd1372+4];
	mul.f32 	%f1905, %f1903, %f1904;
	ld.u64 	%rd1373, [%SP+1064];
	ld.f32 	%f1906, [%rd1373+4];
	ld.u64 	%rd1374, [%SP+1072];
	ld.f32 	%f1907, [%rd1374];
	mul.f32 	%f1908, %f1906, %f1907;
	sub.f32 	%f1909, %f1905, %f1908;
	mul.f32 	%f1910, %f1902, %f1909;
	add.f32 	%f1911, %f1901, %f1910;
$L__tmp4692:
	.loc	20 137 26
	rcp.rn.f32 	%f1912, %f1911;
$L__tmp4693:
	.loc	20 140 5
	ld.u64 	%rd1375, [%SP+1064];
	ld.f32 	%f1913, [%rd1375+4];
	ld.u64 	%rd1376, [%SP+1072];
	ld.f32 	%f1914, [%rd1376+8];
	mul.f32 	%f1915, %f1913, %f1914;
	ld.u64 	%rd1377, [%SP+1072];
	ld.f32 	%f1916, [%rd1377+4];
	ld.u64 	%rd1378, [%SP+1064];
	ld.f32 	%f1917, [%rd1378+8];
	mul.f32 	%f1918, %f1916, %f1917;
	sub.f32 	%f1919, %f1915, %f1918;
	mul.f32 	%f1920, %f1912, %f1919;
	st.f32 	[%SP+3800], %f1920;
	.loc	20 141 5
	ld.u64 	%rd1379, [%SP+1056];
	ld.f32 	%f1921, [%rd1379+8];
	ld.u64 	%rd1380, [%SP+1072];
	ld.f32 	%f1922, [%rd1380+4];
	mul.f32 	%f1923, %f1921, %f1922;
	ld.u64 	%rd1381, [%SP+1072];
	ld.f32 	%f1924, [%rd1381+8];
	ld.u64 	%rd1382, [%SP+1056];
	ld.f32 	%f1925, [%rd1382+4];
	mul.f32 	%f1926, %f1924, %f1925;
	sub.f32 	%f1927, %f1923, %f1926;
	mul.f32 	%f1928, %f1912, %f1927;
	st.f32 	[%SP+3804], %f1928;
	.loc	20 142 5
	ld.u64 	%rd1383, [%SP+1056];
	ld.f32 	%f1929, [%rd1383+4];
	ld.u64 	%rd1384, [%SP+1064];
	ld.f32 	%f1930, [%rd1384+8];
	mul.f32 	%f1931, %f1929, %f1930;
	ld.u64 	%rd1385, [%SP+1064];
	ld.f32 	%f1932, [%rd1385+4];
	ld.u64 	%rd1386, [%SP+1056];
	ld.f32 	%f1933, [%rd1386+8];
	mul.f32 	%f1934, %f1932, %f1933;
	sub.f32 	%f1935, %f1931, %f1934;
	mul.f32 	%f1936, %f1912, %f1935;
	st.f32 	[%SP+3808], %f1936;
	.loc	20 144 5
	ld.u64 	%rd1387, [%SP+1064];
	ld.f32 	%f1937, [%rd1387+8];
	ld.u64 	%rd1388, [%SP+1072];
	ld.f32 	%f1938, [%rd1388];
	mul.f32 	%f1939, %f1937, %f1938;
	ld.u64 	%rd1389, [%SP+1072];
	ld.f32 	%f1940, [%rd1389+8];
	ld.u64 	%rd1390, [%SP+1064];
	ld.f32 	%f1941, [%rd1390];
	mul.f32 	%f1942, %f1940, %f1941;
	sub.f32 	%f1943, %f1939, %f1942;
	mul.f32 	%f1944, %f1912, %f1943;
	st.f32 	[%SP+3812], %f1944;
	.loc	20 145 5
	ld.u64 	%rd1391, [%SP+1056];
	ld.f32 	%f1945, [%rd1391];
	ld.u64 	%rd1392, [%SP+1072];
	ld.f32 	%f1946, [%rd1392+8];
	mul.f32 	%f1947, %f1945, %f1946;
	ld.u64 	%rd1393, [%SP+1072];
	ld.f32 	%f1948, [%rd1393];
	ld.u64 	%rd1394, [%SP+1056];
	ld.f32 	%f1949, [%rd1394+8];
	mul.f32 	%f1950, %f1948, %f1949;
	sub.f32 	%f1951, %f1947, %f1950;
	mul.f32 	%f1952, %f1912, %f1951;
	add.u64 	%rd1395, %SP, 3800;
	add.s64 	%rd1396, %rd1395, 12;
	st.f32 	[%rd1396+4], %f1952;
	.loc	20 146 5
	ld.u64 	%rd1397, [%SP+1056];
	ld.f32 	%f1953, [%rd1397+8];
	ld.u64 	%rd1398, [%SP+1064];
	ld.f32 	%f1954, [%rd1398];
	mul.f32 	%f1955, %f1953, %f1954;
	ld.u64 	%rd1399, [%SP+1064];
	ld.f32 	%f1956, [%rd1399+8];
	ld.u64 	%rd1400, [%SP+1056];
	ld.f32 	%f1957, [%rd1400];
	mul.f32 	%f1958, %f1956, %f1957;
	sub.f32 	%f1959, %f1955, %f1958;
	mul.f32 	%f1960, %f1912, %f1959;
	add.s64 	%rd1401, %rd1395, 12;
	st.f32 	[%rd1401+8], %f1960;
	.loc	20 148 5
	ld.u64 	%rd1402, [%SP+1064];
	ld.f32 	%f1961, [%rd1402];
	ld.u64 	%rd1403, [%SP+1072];
	ld.f32 	%f1962, [%rd1403+4];
	mul.f32 	%f1963, %f1961, %f1962;
	ld.u64 	%rd1404, [%SP+1072];
	ld.f32 	%f1964, [%rd1404];
	ld.u64 	%rd1405, [%SP+1064];
	ld.f32 	%f1965, [%rd1405+4];
	mul.f32 	%f1966, %f1964, %f1965;
	sub.f32 	%f1967, %f1963, %f1966;
	mul.f32 	%f1968, %f1912, %f1967;
	st.f32 	[%SP+3824], %f1968;
	.loc	20 149 5
	ld.u64 	%rd1406, [%SP+1056];
	ld.f32 	%f1969, [%rd1406+4];
	ld.u64 	%rd1407, [%SP+1072];
	ld.f32 	%f1970, [%rd1407];
	mul.f32 	%f1971, %f1969, %f1970;
	ld.u64 	%rd1408, [%SP+1072];
	ld.f32 	%f1972, [%rd1408+4];
	ld.u64 	%rd1409, [%SP+1056];
	ld.f32 	%f1973, [%rd1409];
	mul.f32 	%f1974, %f1972, %f1973;
	sub.f32 	%f1975, %f1971, %f1974;
	mul.f32 	%f1976, %f1912, %f1975;
	add.s64 	%rd1410, %rd1395, 24;
	st.f32 	[%rd1410+4], %f1976;
	.loc	20 150 5
	ld.u64 	%rd1411, [%SP+1056];
	ld.f32 	%f1977, [%rd1411];
	ld.u64 	%rd1412, [%SP+1064];
	ld.f32 	%f1978, [%rd1412+4];
	mul.f32 	%f1979, %f1977, %f1978;
	ld.u64 	%rd1413, [%SP+1064];
	ld.f32 	%f1980, [%rd1413];
	ld.u64 	%rd1414, [%SP+1056];
	ld.f32 	%f1981, [%rd1414+4];
	mul.f32 	%f1982, %f1980, %f1981;
	sub.f32 	%f1983, %f1979, %f1982;
	mul.f32 	%f1984, %f1912, %f1983;
	add.s64 	%rd1415, %rd1395, 24;
	st.f32 	[%rd1415+8], %f1984;
	.loc	20 152 17
	ld.u64 	%rd1416, [%SP+1056];
	ld.f32 	%f1985, [%rd1416+12];
	st.f32 	[%SP+3836], %f1985;
	ld.u64 	%rd1417, [%SP+1064];
	ld.f32 	%f1986, [%rd1417+12];
	st.f32 	[%SP+3840], %f1986;
	ld.u64 	%rd1418, [%SP+1072];
	ld.f32 	%f1987, [%rd1418+12];
	st.f32 	[%SP+3844], %f1987;
	.loc	20 154 5
	ld.f32 	%f1988, [%SP+3800];
	ld.u64 	%rd1419, [%SP+1056];
	st.f32 	[%rd1419], %f1988;
	.loc	20 155 5
	ld.f32 	%f1989, [%SP+3804];
	ld.u64 	%rd1420, [%SP+1056];
	st.f32 	[%rd1420+4], %f1989;
	.loc	20 156 5
	ld.f32 	%f1990, [%SP+3808];
	ld.u64 	%rd1421, [%SP+1056];
	st.f32 	[%rd1421+8], %f1990;
	.loc	20 157 5
	ld.f32 	%f1991, [%SP+3800];
	neg.f32 	%f1992, %f1991;
	ld.f32 	%f1993, [%SP+3836];
	mul.f32 	%f1994, %f1992, %f1993;
	ld.f32 	%f1995, [%SP+3804];
	ld.f32 	%f1996, [%SP+3840];
	mul.f32 	%f1997, %f1995, %f1996;
	sub.f32 	%f1998, %f1994, %f1997;
	ld.f32 	%f1999, [%SP+3808];
	ld.f32 	%f2000, [%SP+3844];
	mul.f32 	%f2001, %f1999, %f2000;
	sub.f32 	%f2002, %f1998, %f2001;
	ld.u64 	%rd1422, [%SP+1056];
	st.f32 	[%rd1422+12], %f2002;
	.loc	20 159 5
	ld.f32 	%f2003, [%SP+3812];
	ld.u64 	%rd1423, [%SP+1064];
	st.f32 	[%rd1423], %f2003;
	.loc	20 160 5
	add.s64 	%rd1424, %rd1395, 12;
	ld.f32 	%f2004, [%rd1424+4];
	ld.u64 	%rd1425, [%SP+1064];
	st.f32 	[%rd1425+4], %f2004;
	.loc	20 161 5
	add.s64 	%rd1426, %rd1395, 12;
	ld.f32 	%f2005, [%rd1426+8];
	ld.u64 	%rd1427, [%SP+1064];
	st.f32 	[%rd1427+8], %f2005;
	.loc	20 162 5
	ld.f32 	%f2006, [%SP+3812];
	neg.f32 	%f2007, %f2006;
	ld.f32 	%f2008, [%SP+3836];
	mul.f32 	%f2009, %f2007, %f2008;
	add.s64 	%rd1428, %rd1395, 12;
	ld.f32 	%f2010, [%rd1428+4];
	ld.f32 	%f2011, [%SP+3840];
	mul.f32 	%f2012, %f2010, %f2011;
	sub.f32 	%f2013, %f2009, %f2012;
	add.s64 	%rd1429, %rd1395, 12;
	ld.f32 	%f2014, [%rd1429+8];
	ld.f32 	%f2015, [%SP+3844];
	mul.f32 	%f2016, %f2014, %f2015;
	sub.f32 	%f2017, %f2013, %f2016;
	ld.u64 	%rd1430, [%SP+1064];
	st.f32 	[%rd1430+12], %f2017;
	.loc	20 164 5
	ld.f32 	%f2018, [%SP+3824];
	ld.u64 	%rd1431, [%SP+1072];
	st.f32 	[%rd1431], %f2018;
	.loc	20 165 5
	add.s64 	%rd1432, %rd1395, 24;
	ld.f32 	%f2019, [%rd1432+4];
	ld.u64 	%rd1433, [%SP+1072];
	st.f32 	[%rd1433+4], %f2019;
	.loc	20 166 5
	add.s64 	%rd1434, %rd1395, 24;
	ld.f32 	%f2020, [%rd1434+8];
	ld.u64 	%rd1435, [%SP+1072];
	st.f32 	[%rd1435+8], %f2020;
	.loc	20 167 5
	ld.f32 	%f2021, [%SP+3824];
	neg.f32 	%f2022, %f2021;
	ld.f32 	%f2023, [%SP+3836];
	mul.f32 	%f2024, %f2022, %f2023;
	add.s64 	%rd1436, %rd1395, 24;
	ld.f32 	%f2025, [%rd1436+4];
	ld.f32 	%f2026, [%SP+3840];
	mul.f32 	%f2027, %f2025, %f2026;
	sub.f32 	%f2028, %f2024, %f2027;
	add.s64 	%rd1437, %rd1395, 24;
	ld.f32 	%f2029, [%rd1437+8];
	ld.f32 	%f2030, [%SP+3844];
	mul.f32 	%f2031, %f2029, %f2030;
	sub.f32 	%f2032, %f2028, %f2031;
	ld.u64 	%rd1438, [%SP+1072];
	st.f32 	[%rd1438+12], %f2032;
$L__tmp4694:
	.loc	20 300 13
	bra.uni 	$L__BB21_158;

$L__BB21_158:
	bra.uni 	$L__BB21_183;
$L__tmp4695:

$L__BB21_159:
	.loc	20 302 10
	setp.eq.s32 	%p82, %r66, 4;
	mov.pred 	%p81, -1;
	mov.pred 	%p278, %p81;
	@%p82 bra 	$L__BB21_161;
	bra.uni 	$L__BB21_160;

$L__BB21_160:
	setp.eq.s32 	%p7, %r66, 1;
	mov.pred 	%p278, %p7;
	bra.uni 	$L__BB21_161;

$L__BB21_161:
	mov.pred 	%p8, %p278;
	not.pred 	%p83, %p8;
	@%p83 bra 	$L__BB21_181;
	bra.uni 	$L__BB21_162;

$L__BB21_162:
$L__tmp4696:
	.loc	20 306 9
	setp.eq.s32 	%p84, %r66, 4;
	not.pred 	%p85, %p84;
	@%p85 bra 	$L__BB21_167;
	bra.uni 	$L__BB21_163;

$L__BB21_163:
$L__tmp4697:
	.loc	20 308 13
	and.b16  	%rs19, %rs2, 255;
	setp.ne.s16 	%p88, %rs19, 0;
	not.pred 	%p89, %p88;
	@%p89 bra 	$L__BB21_165;
	bra.uni 	$L__BB21_164;

$L__BB21_164:
	.loc	20 0 13
	mov.b64 	%rd881, %rd42;
$L__tmp4698:
	.loc	20 308 45
	bra.uni	$L__tmp4699;
$L__tmp4699:
	.loc	17 935 5
	// begin inline asm
	call (%rd880), _optix_get_instance_transform_from_handle, (%rd881);
	// end inline asm
$L__tmp4700:
	.loc	20 308 45
	mov.u64 	%rd1806, %rd880;
$L__tmp4701:
	bra.uni 	$L__BB21_166;

$L__BB21_165:
	.loc	20 0 45
	mov.b64 	%rd879, %rd42;
$L__tmp4702:
	.loc	20 309 45
	bra.uni	$L__tmp4703;
$L__tmp4703:
	.loc	17 942 5
	// begin inline asm
	call (%rd878), _optix_get_instance_inverse_transform_from_handle, (%rd879);
	// end inline asm
$L__tmp4704:
	.loc	20 309 45
	mov.u64 	%rd1806, %rd878;
$L__tmp4705:
	bra.uni 	$L__BB21_166;

$L__BB21_166:
	mov.u64 	%rd68, %rd1806;
$L__tmp4706:
	mov.u64 	%rd1808, %rd68;
$L__tmp4707:
	bra.uni 	$L__BB21_171;
$L__tmp4708:

$L__BB21_167:
	.loc	20 0 45
	mov.b64 	%rd874, %rd42;
$L__tmp4709:
	.loc	20 313 55
	bra.uni	$L__tmp4710;
$L__tmp4710:
	.loc	17 900 5
	// begin inline asm
	call (%rd873), _optix_get_static_transform_from_handle, (%rd874);
	// end inline asm
$L__tmp4711:
	.loc	20 313 55
	mov.b64 	%rd875, %rd873;
	st.u64 	[%SP+3144], %rd875;
	.loc	20 314 13
	and.b16  	%rs18, %rs2, 255;
	setp.ne.s16 	%p86, %rs18, 0;
	not.pred 	%p87, %p86;
	@%p87 bra 	$L__BB21_169;
	bra.uni 	$L__BB21_168;

$L__BB21_168:
	ld.u64 	%rd877, [%SP+3144];
	add.s64 	%rd69, %rd877, 16;
	mov.u64 	%rd1807, %rd69;
	bra.uni 	$L__BB21_170;

$L__BB21_169:
	ld.u64 	%rd876, [%SP+3144];
	add.s64 	%rd70, %rd876, 64;
	mov.u64 	%rd1807, %rd70;
	bra.uni 	$L__BB21_170;

$L__BB21_170:
	mov.u64 	%rd71, %rd1807;
$L__tmp4712:
	mov.u64 	%rd1808, %rd71;
$L__tmp4713:
	bra.uni 	$L__BB21_171;
$L__tmp4714:

$L__BB21_171:
	.loc	20 317 9
	mov.u64 	%rd73, %rd1808;
$L__tmp4715:
	ld.u64 	%rd74, [%SP+3104];
	mov.b64 	%rd882, %rd73;
	st.u64 	[%SP+1024], %rd882;
	.loc	20 317 16
	bra.uni	$L__tmp4716;
$L__tmp4716:
	.loc	20 63 18
	mov.u32 	%r374, 0;
	mov.b32 	%r115, %r374;
$L__tmp4717:
	.loc	20 63 5
	mov.u32 	%r719, %r115;
$L__tmp4718:
	bra.uni 	$L__BB21_172;

$L__BB21_172:
	mov.u32 	%r116, %r719;
$L__tmp4719:
	cvt.s64.s32 	%rd883, %r116;
	setp.lt.u64 	%p90, %rd883, 16;
	not.pred 	%p91, %p90;
	@%p91 bra 	$L__BB21_174;
	bra.uni 	$L__BB21_173;

$L__BB21_173:
$L__tmp4720:
	.loc	20 64 9
	cvt.s64.s32 	%rd903, %r116;
	add.u64 	%rd904, %SP, 1040;
	add.s64 	%rd905, %rd904, %rd903;
	ld.u64 	%rd906, [%SP+1024];
	cvt.s64.s32 	%rd907, %r116;
	add.s64 	%rd901, %rd906, %rd907;
$L__tmp4721:
	.loc	20 64 40
	bra.uni	$L__tmp4722;
$L__tmp4722:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd900, %rd901;
	// end inline asm
$L__tmp4723:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r393,%r394,%r395,%r396}, [%rd900];
	// end inline asm
	st.u32 	[%SP+1008], %r393;
	st.u32 	[%SP+1012], %r394;
	st.u32 	[%SP+1016], %r395;
	st.u32 	[%SP+1020], %r396;
	.loc	20 56 5
	ld.u32 	%r397, [%SP+1008];
	ld.u32 	%r398, [%SP+1012];
	ld.u32 	%r399, [%SP+1016];
	ld.u32 	%r400, [%SP+1020];
$L__tmp4724:
	.loc	20 64 40
	st.u32 	[%rd905+12], %r400;
	st.u32 	[%rd905+8], %r399;
	st.u32 	[%rd905+4], %r398;
	st.u32 	[%rd905], %r397;
$L__tmp4725:
	.loc	20 63 42
	add.s32 	%r117, %r116, 16;
$L__tmp4726:
	mov.u32 	%r719, %r117;
$L__tmp4727:
	bra.uni 	$L__BB21_172;
$L__tmp4728:

$L__BB21_174:
	.loc	20 65 5
	ld.f32 	%f1194, [%SP+1040];
	ld.f32 	%f1195, [%SP+1044];
	ld.f32 	%f1196, [%SP+1048];
	ld.f32 	%f1197, [%SP+1052];
$L__tmp4729:
	.loc	20 317 16
	st.f32 	[%rd74+12], %f1197;
	st.f32 	[%rd74+8], %f1196;
	st.f32 	[%rd74+4], %f1195;
	st.f32 	[%rd74], %f1194;
	.loc	20 318 9
	ld.u64 	%rd75, [%SP+3112];
	add.s64 	%rd76, %rd73, 16;
$L__tmp4730:
	.loc	20 318 16
	bra.uni	$L__tmp4731;
$L__tmp4731:
	.loc	20 63 18
	mov.u32 	%r375, 0;
	mov.b32 	%r118, %r375;
$L__tmp4732:
	.loc	20 63 5
	mov.u32 	%r720, %r118;
$L__tmp4733:
	bra.uni 	$L__BB21_175;

$L__BB21_175:
	mov.u32 	%r119, %r720;
$L__tmp4734:
	cvt.s64.s32 	%rd884, %r119;
	setp.lt.u64 	%p92, %rd884, 16;
	not.pred 	%p93, %p92;
	@%p93 bra 	$L__BB21_177;
	bra.uni 	$L__BB21_176;

$L__BB21_176:
$L__tmp4735:
	.loc	20 64 9
	cvt.s64.s32 	%rd896, %r119;
	add.u64 	%rd897, %SP, 992;
	add.s64 	%rd898, %rd897, %rd896;
	cvt.s64.s32 	%rd899, %r119;
	add.s64 	%rd894, %rd76, %rd899;
$L__tmp4736:
	.loc	20 64 40
	bra.uni	$L__tmp4737;
$L__tmp4737:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd893, %rd894;
	// end inline asm
$L__tmp4738:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r385,%r386,%r387,%r388}, [%rd893];
	// end inline asm
	st.u32 	[%SP+976], %r385;
	st.u32 	[%SP+980], %r386;
	st.u32 	[%SP+984], %r387;
	st.u32 	[%SP+988], %r388;
	.loc	20 56 5
	ld.u32 	%r389, [%SP+976];
	ld.u32 	%r390, [%SP+980];
	ld.u32 	%r391, [%SP+984];
	ld.u32 	%r392, [%SP+988];
$L__tmp4739:
	.loc	20 64 40
	st.u32 	[%rd898+12], %r392;
	st.u32 	[%rd898+8], %r391;
	st.u32 	[%rd898+4], %r390;
	st.u32 	[%rd898], %r389;
$L__tmp4740:
	.loc	20 63 42
	add.s32 	%r120, %r119, 16;
$L__tmp4741:
	mov.u32 	%r720, %r120;
$L__tmp4742:
	bra.uni 	$L__BB21_175;
$L__tmp4743:

$L__BB21_177:
	.loc	20 65 5
	ld.f32 	%f1198, [%SP+992];
	ld.f32 	%f1199, [%SP+996];
	ld.f32 	%f1200, [%SP+1000];
	ld.f32 	%f1201, [%SP+1004];
$L__tmp4744:
	.loc	20 318 16
	st.f32 	[%rd75+12], %f1201;
	st.f32 	[%rd75+8], %f1200;
	st.f32 	[%rd75+4], %f1199;
	st.f32 	[%rd75], %f1198;
	.loc	20 319 9
	ld.u64 	%rd77, [%SP+3120];
	add.s64 	%rd78, %rd73, 32;
$L__tmp4745:
	.loc	20 319 16
	bra.uni	$L__tmp4746;
$L__tmp4746:
	.loc	20 63 18
	mov.u32 	%r376, 0;
	mov.b32 	%r121, %r376;
$L__tmp4747:
	.loc	20 63 5
	mov.u32 	%r721, %r121;
$L__tmp4748:
	bra.uni 	$L__BB21_178;

$L__BB21_178:
	mov.u32 	%r122, %r721;
$L__tmp4749:
	cvt.s64.s32 	%rd885, %r122;
	setp.lt.u64 	%p94, %rd885, 16;
	not.pred 	%p95, %p94;
	@%p95 bra 	$L__BB21_180;
	bra.uni 	$L__BB21_179;

$L__BB21_179:
$L__tmp4750:
	.loc	20 64 9
	cvt.s64.s32 	%rd889, %r122;
	add.u64 	%rd890, %SP, 960;
	add.s64 	%rd891, %rd890, %rd889;
	cvt.s64.s32 	%rd892, %r122;
	add.s64 	%rd887, %rd78, %rd892;
$L__tmp4751:
	.loc	20 64 40
	bra.uni	$L__tmp4752;
$L__tmp4752:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd886, %rd887;
	// end inline asm
$L__tmp4753:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r377,%r378,%r379,%r380}, [%rd886];
	// end inline asm
	st.u32 	[%SP+944], %r377;
	st.u32 	[%SP+948], %r378;
	st.u32 	[%SP+952], %r379;
	st.u32 	[%SP+956], %r380;
	.loc	20 56 5
	ld.u32 	%r381, [%SP+944];
	ld.u32 	%r382, [%SP+948];
	ld.u32 	%r383, [%SP+952];
	ld.u32 	%r384, [%SP+956];
$L__tmp4754:
	.loc	20 64 40
	st.u32 	[%rd891+12], %r384;
	st.u32 	[%rd891+8], %r383;
	st.u32 	[%rd891+4], %r382;
	st.u32 	[%rd891], %r381;
$L__tmp4755:
	.loc	20 63 42
	add.s32 	%r123, %r122, 16;
$L__tmp4756:
	mov.u32 	%r721, %r123;
$L__tmp4757:
	bra.uni 	$L__BB21_178;
$L__tmp4758:

$L__BB21_180:
	.loc	20 65 5
	ld.f32 	%f1202, [%SP+960];
	ld.f32 	%f1203, [%SP+964];
	ld.f32 	%f1204, [%SP+968];
	ld.f32 	%f1205, [%SP+972];
$L__tmp4759:
	.loc	20 319 16
	st.f32 	[%rd77+12], %f1205;
	st.f32 	[%rd77+8], %f1204;
	st.f32 	[%rd77+4], %f1203;
	st.f32 	[%rd77], %f1202;
	bra.uni 	$L__BB21_182;
$L__tmp4760:

$L__BB21_181:
	.loc	20 323 9
	ld.u64 	%rd870, [%SP+3104];
	mov.f32 	%f1192, 0f00000000;
	st.f32 	[%rd870+12], %f1192;
	st.f32 	[%rd870+8], %f1192;
	st.f32 	[%rd870+4], %f1192;
	mov.f32 	%f1193, 0f3F800000;
	st.f32 	[%rd870], %f1193;
	.loc	20 324 9
	ld.u64 	%rd871, [%SP+3112];
	st.f32 	[%rd871+12], %f1192;
	st.f32 	[%rd871+8], %f1192;
	st.f32 	[%rd871+4], %f1193;
	st.f32 	[%rd871], %f1192;
	.loc	20 325 9
	ld.u64 	%rd872, [%SP+3120];
	st.f32 	[%rd872+12], %f1192;
	st.f32 	[%rd872+8], %f1193;
	st.f32 	[%rd872+4], %f1192;
	st.f32 	[%rd872], %f1192;
	bra.uni 	$L__BB21_182;

$L__BB21_182:
	bra.uni 	$L__BB21_183;
$L__tmp4761:

$L__BB21_183:
	.loc	20 343 9
	setp.eq.s32 	%p137, %r65, 0;
	not.pred 	%p138, %p137;
	@%p138 bra 	$L__BB21_185;
	bra.uni 	$L__BB21_184;

$L__BB21_184:
$L__tmp4762:
	.loc	20 345 13
	ld.u64 	%rd1445, [%SP+3152];
	ld.v4.u32 	{%r527, %r528, %r529, %r530}, [%SP+3184];
	st.v4.u32 	[%rd1445], {%r527, %r528, %r529, %r530};
	.loc	20 346 13
	ld.u64 	%rd1446, [%SP+3160];
	ld.v4.u32 	{%r535, %r536, %r537, %r538}, [%SP+3200];
	st.v4.u32 	[%rd1446], {%r535, %r536, %r537, %r538};
	.loc	20 347 13
	ld.u64 	%rd1447, [%SP+3168];
	ld.v4.u32 	{%r543, %r544, %r545, %r546}, [%SP+3216];
	st.v4.u32 	[%rd1447], {%r543, %r544, %r545, %r546};
	bra.uni 	$L__BB21_186;
$L__tmp4763:

$L__BB21_185:
	.loc	20 352 25
	ld.u64 	%rd1439, [%SP+3152];
	ld.v4.u32 	{%r503, %r504, %r505, %r506}, [%rd1439];
	st.v4.u32 	[%SP+3232], {%r503, %r504, %r505, %r506};
	.loc	20 352 36
	ld.u64 	%rd1440, [%SP+3160];
	ld.v4.u32 	{%r511, %r512, %r513, %r514}, [%rd1440];
	st.v4.u32 	[%SP+3248], {%r511, %r512, %r513, %r514};
	.loc	20 352 47
	ld.u64 	%rd1441, [%SP+3168];
	ld.v4.u32 	{%r519, %r520, %r521, %r522}, [%rd1441];
	st.v4.u32 	[%SP+3264], {%r519, %r520, %r521, %r522};
	.loc	20 353 13
	ld.u64 	%rd1442, [%SP+3152];
	ld.f32 	%f2033, [%SP+3184];
	ld.f32 	%f2034, [%SP+3188];
	ld.f32 	%f2035, [%SP+3192];
	ld.f32 	%f2036, [%SP+3196];
	ld.f32 	%f2037, [%SP+3232];
	ld.f32 	%f2038, [%SP+3236];
	ld.f32 	%f2039, [%SP+3240];
	ld.f32 	%f2040, [%SP+3244];
	ld.f32 	%f2041, [%SP+3248];
	ld.f32 	%f2042, [%SP+3252];
	ld.f32 	%f2043, [%SP+3256];
	ld.f32 	%f2044, [%SP+3260];
	ld.f32 	%f2045, [%SP+3264];
	ld.f32 	%f2046, [%SP+3268];
	ld.f32 	%f2047, [%SP+3272];
	ld.f32 	%f2048, [%SP+3276];
	st.f32 	[%SP+876], %f2036;
	st.f32 	[%SP+872], %f2035;
	st.f32 	[%SP+868], %f2034;
	st.f32 	[%SP+864], %f2033;
	st.f32 	[%SP+892], %f2040;
	st.f32 	[%SP+888], %f2039;
	st.f32 	[%SP+884], %f2038;
	st.f32 	[%SP+880], %f2037;
	st.f32 	[%SP+908], %f2044;
	st.f32 	[%SP+904], %f2043;
	st.f32 	[%SP+900], %f2042;
	st.f32 	[%SP+896], %f2041;
	st.f32 	[%SP+924], %f2048;
	st.f32 	[%SP+920], %f2047;
	st.f32 	[%SP+916], %f2046;
	st.f32 	[%SP+912], %f2045;
	.loc	20 353 18
	bra.uni	$L__tmp4764;
$L__tmp4764:
	.loc	20 73 5
	ld.f32 	%f2049, [%SP+864];
	ld.f32 	%f2050, [%SP+880];
	mul.f32 	%f2051, %f2049, %f2050;
	ld.f32 	%f2052, [%SP+868];
	ld.f32 	%f2053, [%SP+896];
	mul.f32 	%f2054, %f2052, %f2053;
	add.f32 	%f2055, %f2051, %f2054;
	ld.f32 	%f2056, [%SP+872];
	ld.f32 	%f2057, [%SP+912];
	mul.f32 	%f2058, %f2056, %f2057;
	add.f32 	%f2059, %f2055, %f2058;
	st.f32 	[%SP+928], %f2059;
	.loc	20 74 5
	ld.f32 	%f2060, [%SP+864];
	ld.f32 	%f2061, [%SP+884];
	mul.f32 	%f2062, %f2060, %f2061;
	ld.f32 	%f2063, [%SP+868];
	ld.f32 	%f2064, [%SP+900];
	mul.f32 	%f2065, %f2063, %f2064;
	add.f32 	%f2066, %f2062, %f2065;
	ld.f32 	%f2067, [%SP+872];
	ld.f32 	%f2068, [%SP+916];
	mul.f32 	%f2069, %f2067, %f2068;
	add.f32 	%f2070, %f2066, %f2069;
	st.f32 	[%SP+932], %f2070;
	.loc	20 75 5
	ld.f32 	%f2071, [%SP+864];
	ld.f32 	%f2072, [%SP+888];
	mul.f32 	%f2073, %f2071, %f2072;
	ld.f32 	%f2074, [%SP+868];
	ld.f32 	%f2075, [%SP+904];
	mul.f32 	%f2076, %f2074, %f2075;
	add.f32 	%f2077, %f2073, %f2076;
	ld.f32 	%f2078, [%SP+872];
	ld.f32 	%f2079, [%SP+920];
	mul.f32 	%f2080, %f2078, %f2079;
	add.f32 	%f2081, %f2077, %f2080;
	st.f32 	[%SP+936], %f2081;
	.loc	20 76 5
	ld.f32 	%f2082, [%SP+864];
	ld.f32 	%f2083, [%SP+892];
	mul.f32 	%f2084, %f2082, %f2083;
	ld.f32 	%f2085, [%SP+868];
	ld.f32 	%f2086, [%SP+908];
	mul.f32 	%f2087, %f2085, %f2086;
	add.f32 	%f2088, %f2084, %f2087;
	ld.f32 	%f2089, [%SP+872];
	ld.f32 	%f2090, [%SP+924];
	mul.f32 	%f2091, %f2089, %f2090;
	add.f32 	%f2092, %f2088, %f2091;
	ld.f32 	%f2093, [%SP+876];
	add.f32 	%f2094, %f2092, %f2093;
	st.f32 	[%SP+940], %f2094;
	.loc	20 78 5
	ld.f32 	%f2095, [%SP+928];
	ld.f32 	%f2096, [%SP+932];
	ld.f32 	%f2097, [%SP+936];
	ld.f32 	%f2098, [%SP+940];
$L__tmp4765:
	.loc	20 353 18
	st.f32 	[%rd1442+12], %f2098;
	st.f32 	[%rd1442+8], %f2097;
	st.f32 	[%rd1442+4], %f2096;
	st.f32 	[%rd1442], %f2095;
	.loc	20 354 13
	ld.u64 	%rd1443, [%SP+3160];
	ld.f32 	%f2099, [%SP+3200];
	ld.f32 	%f2100, [%SP+3204];
	ld.f32 	%f2101, [%SP+3208];
	ld.f32 	%f2102, [%SP+3212];
	ld.f32 	%f2103, [%SP+3232];
	ld.f32 	%f2104, [%SP+3236];
	ld.f32 	%f2105, [%SP+3240];
	ld.f32 	%f2106, [%SP+3244];
	ld.f32 	%f2107, [%SP+3248];
	ld.f32 	%f2108, [%SP+3252];
	ld.f32 	%f2109, [%SP+3256];
	ld.f32 	%f2110, [%SP+3260];
	ld.f32 	%f2111, [%SP+3264];
	ld.f32 	%f2112, [%SP+3268];
	ld.f32 	%f2113, [%SP+3272];
	ld.f32 	%f2114, [%SP+3276];
	st.f32 	[%SP+796], %f2102;
	st.f32 	[%SP+792], %f2101;
	st.f32 	[%SP+788], %f2100;
	st.f32 	[%SP+784], %f2099;
	st.f32 	[%SP+812], %f2106;
	st.f32 	[%SP+808], %f2105;
	st.f32 	[%SP+804], %f2104;
	st.f32 	[%SP+800], %f2103;
	st.f32 	[%SP+828], %f2110;
	st.f32 	[%SP+824], %f2109;
	st.f32 	[%SP+820], %f2108;
	st.f32 	[%SP+816], %f2107;
	st.f32 	[%SP+844], %f2114;
	st.f32 	[%SP+840], %f2113;
	st.f32 	[%SP+836], %f2112;
	st.f32 	[%SP+832], %f2111;
	.loc	20 354 18
	bra.uni	$L__tmp4766;
$L__tmp4766:
	.loc	20 73 5
	ld.f32 	%f2115, [%SP+784];
	ld.f32 	%f2116, [%SP+800];
	mul.f32 	%f2117, %f2115, %f2116;
	ld.f32 	%f2118, [%SP+788];
	ld.f32 	%f2119, [%SP+816];
	mul.f32 	%f2120, %f2118, %f2119;
	add.f32 	%f2121, %f2117, %f2120;
	ld.f32 	%f2122, [%SP+792];
	ld.f32 	%f2123, [%SP+832];
	mul.f32 	%f2124, %f2122, %f2123;
	add.f32 	%f2125, %f2121, %f2124;
	st.f32 	[%SP+848], %f2125;
	.loc	20 74 5
	ld.f32 	%f2126, [%SP+784];
	ld.f32 	%f2127, [%SP+804];
	mul.f32 	%f2128, %f2126, %f2127;
	ld.f32 	%f2129, [%SP+788];
	ld.f32 	%f2130, [%SP+820];
	mul.f32 	%f2131, %f2129, %f2130;
	add.f32 	%f2132, %f2128, %f2131;
	ld.f32 	%f2133, [%SP+792];
	ld.f32 	%f2134, [%SP+836];
	mul.f32 	%f2135, %f2133, %f2134;
	add.f32 	%f2136, %f2132, %f2135;
	st.f32 	[%SP+852], %f2136;
	.loc	20 75 5
	ld.f32 	%f2137, [%SP+784];
	ld.f32 	%f2138, [%SP+808];
	mul.f32 	%f2139, %f2137, %f2138;
	ld.f32 	%f2140, [%SP+788];
	ld.f32 	%f2141, [%SP+824];
	mul.f32 	%f2142, %f2140, %f2141;
	add.f32 	%f2143, %f2139, %f2142;
	ld.f32 	%f2144, [%SP+792];
	ld.f32 	%f2145, [%SP+840];
	mul.f32 	%f2146, %f2144, %f2145;
	add.f32 	%f2147, %f2143, %f2146;
	st.f32 	[%SP+856], %f2147;
	.loc	20 76 5
	ld.f32 	%f2148, [%SP+784];
	ld.f32 	%f2149, [%SP+812];
	mul.f32 	%f2150, %f2148, %f2149;
	ld.f32 	%f2151, [%SP+788];
	ld.f32 	%f2152, [%SP+828];
	mul.f32 	%f2153, %f2151, %f2152;
	add.f32 	%f2154, %f2150, %f2153;
	ld.f32 	%f2155, [%SP+792];
	ld.f32 	%f2156, [%SP+844];
	mul.f32 	%f2157, %f2155, %f2156;
	add.f32 	%f2158, %f2154, %f2157;
	ld.f32 	%f2159, [%SP+796];
	add.f32 	%f2160, %f2158, %f2159;
	st.f32 	[%SP+860], %f2160;
	.loc	20 78 5
	ld.f32 	%f2161, [%SP+848];
	ld.f32 	%f2162, [%SP+852];
	ld.f32 	%f2163, [%SP+856];
	ld.f32 	%f2164, [%SP+860];
$L__tmp4767:
	.loc	20 354 18
	st.f32 	[%rd1443+12], %f2164;
	st.f32 	[%rd1443+8], %f2163;
	st.f32 	[%rd1443+4], %f2162;
	st.f32 	[%rd1443], %f2161;
	.loc	20 355 13
	ld.u64 	%rd1444, [%SP+3168];
	ld.f32 	%f2165, [%SP+3216];
	ld.f32 	%f2166, [%SP+3220];
	ld.f32 	%f2167, [%SP+3224];
	ld.f32 	%f2168, [%SP+3228];
	ld.f32 	%f2169, [%SP+3232];
	ld.f32 	%f2170, [%SP+3236];
	ld.f32 	%f2171, [%SP+3240];
	ld.f32 	%f2172, [%SP+3244];
	ld.f32 	%f2173, [%SP+3248];
	ld.f32 	%f2174, [%SP+3252];
	ld.f32 	%f2175, [%SP+3256];
	ld.f32 	%f2176, [%SP+3260];
	ld.f32 	%f2177, [%SP+3264];
	ld.f32 	%f2178, [%SP+3268];
	ld.f32 	%f2179, [%SP+3272];
	ld.f32 	%f2180, [%SP+3276];
	st.f32 	[%SP+716], %f2168;
	st.f32 	[%SP+712], %f2167;
	st.f32 	[%SP+708], %f2166;
	st.f32 	[%SP+704], %f2165;
	st.f32 	[%SP+732], %f2172;
	st.f32 	[%SP+728], %f2171;
	st.f32 	[%SP+724], %f2170;
	st.f32 	[%SP+720], %f2169;
	st.f32 	[%SP+748], %f2176;
	st.f32 	[%SP+744], %f2175;
	st.f32 	[%SP+740], %f2174;
	st.f32 	[%SP+736], %f2173;
	st.f32 	[%SP+764], %f2180;
	st.f32 	[%SP+760], %f2179;
	st.f32 	[%SP+756], %f2178;
	st.f32 	[%SP+752], %f2177;
	.loc	20 355 18
	bra.uni	$L__tmp4768;
$L__tmp4768:
	.loc	20 73 5
	ld.f32 	%f2181, [%SP+704];
	ld.f32 	%f2182, [%SP+720];
	mul.f32 	%f2183, %f2181, %f2182;
	ld.f32 	%f2184, [%SP+708];
	ld.f32 	%f2185, [%SP+736];
	mul.f32 	%f2186, %f2184, %f2185;
	add.f32 	%f2187, %f2183, %f2186;
	ld.f32 	%f2188, [%SP+712];
	ld.f32 	%f2189, [%SP+752];
	mul.f32 	%f2190, %f2188, %f2189;
	add.f32 	%f2191, %f2187, %f2190;
	st.f32 	[%SP+768], %f2191;
	.loc	20 74 5
	ld.f32 	%f2192, [%SP+704];
	ld.f32 	%f2193, [%SP+724];
	mul.f32 	%f2194, %f2192, %f2193;
	ld.f32 	%f2195, [%SP+708];
	ld.f32 	%f2196, [%SP+740];
	mul.f32 	%f2197, %f2195, %f2196;
	add.f32 	%f2198, %f2194, %f2197;
	ld.f32 	%f2199, [%SP+712];
	ld.f32 	%f2200, [%SP+756];
	mul.f32 	%f2201, %f2199, %f2200;
	add.f32 	%f2202, %f2198, %f2201;
	st.f32 	[%SP+772], %f2202;
	.loc	20 75 5
	ld.f32 	%f2203, [%SP+704];
	ld.f32 	%f2204, [%SP+728];
	mul.f32 	%f2205, %f2203, %f2204;
	ld.f32 	%f2206, [%SP+708];
	ld.f32 	%f2207, [%SP+744];
	mul.f32 	%f2208, %f2206, %f2207;
	add.f32 	%f2209, %f2205, %f2208;
	ld.f32 	%f2210, [%SP+712];
	ld.f32 	%f2211, [%SP+760];
	mul.f32 	%f2212, %f2210, %f2211;
	add.f32 	%f2213, %f2209, %f2212;
	st.f32 	[%SP+776], %f2213;
	.loc	20 76 5
	ld.f32 	%f2214, [%SP+704];
	ld.f32 	%f2215, [%SP+732];
	mul.f32 	%f2216, %f2214, %f2215;
	ld.f32 	%f2217, [%SP+708];
	ld.f32 	%f2218, [%SP+748];
	mul.f32 	%f2219, %f2217, %f2218;
	add.f32 	%f2220, %f2216, %f2219;
	ld.f32 	%f2221, [%SP+712];
	ld.f32 	%f2222, [%SP+764];
	mul.f32 	%f2223, %f2221, %f2222;
	add.f32 	%f2224, %f2220, %f2223;
	ld.f32 	%f2225, [%SP+716];
	add.f32 	%f2226, %f2224, %f2225;
	st.f32 	[%SP+780], %f2226;
	.loc	20 78 5
	ld.f32 	%f2227, [%SP+768];
	ld.f32 	%f2228, [%SP+772];
	ld.f32 	%f2229, [%SP+776];
	ld.f32 	%f2230, [%SP+780];
$L__tmp4769:
	.loc	20 355 18
	st.f32 	[%rd1444+12], %f2230;
	st.f32 	[%rd1444+8], %f2229;
	st.f32 	[%rd1444+4], %f2228;
	st.f32 	[%rd1444], %f2227;
	bra.uni 	$L__BB21_186;
$L__tmp4770:

$L__BB21_186:
	.loc	20 336 40
	add.s32 	%r124, %r65, 1;
$L__tmp4771:
	mov.u32 	%r702, %r124;
$L__tmp4772:
	bra.uni 	$L__BB21_97;
$L__tmp4773:

$L__BB21_187:
	.loc	20 0 40
	add.u64 	%rd834, %SP, 3296;
	mov.b64 	%rd835, %rd834;
	st.u64 	[%SP+656], %rd835;
	add.u64 	%rd836, %SP, 3312;
	mov.b64 	%rd837, %rd836;
	st.u64 	[%SP+664], %rd837;
	add.u64 	%rd838, %SP, 3328;
	mov.b64 	%rd839, %rd838;
	st.u64 	[%SP+672], %rd839;
	add.u64 	%rd840, %SP, 3280;
	mov.b64 	%rd841, %rd840;
	st.u64 	[%SP+680], %rd841;
	.loc	17 833 12
	bra.uni	$L__tmp4774;
$L__tmp4774:
	.loc	20 405 5
	ld.u64 	%rd842, [%SP+656];
	ld.f32 	%f1159, [%rd842];
	ld.u64 	%rd843, [%SP+680];
	ld.f32 	%f1160, [%rd843];
	mul.f32 	%f1161, %f1159, %f1160;
	ld.u64 	%rd844, [%SP+656];
	ld.f32 	%f1162, [%rd844+4];
	ld.u64 	%rd845, [%SP+680];
	ld.f32 	%f1163, [%rd845+4];
	mul.f32 	%f1164, %f1162, %f1163;
	add.f32 	%f1165, %f1161, %f1164;
	ld.u64 	%rd846, [%SP+656];
	ld.f32 	%f1166, [%rd846+8];
	ld.u64 	%rd847, [%SP+680];
	ld.f32 	%f1167, [%rd847+8];
	mul.f32 	%f1168, %f1166, %f1167;
	add.f32 	%f1169, %f1165, %f1168;
	st.f32 	[%SP+688], %f1169;
	.loc	20 406 5
	ld.u64 	%rd848, [%SP+664];
	ld.f32 	%f1170, [%rd848];
	ld.u64 	%rd849, [%SP+680];
	ld.f32 	%f1171, [%rd849];
	mul.f32 	%f1172, %f1170, %f1171;
	ld.u64 	%rd850, [%SP+664];
	ld.f32 	%f1173, [%rd850+4];
	ld.u64 	%rd851, [%SP+680];
	ld.f32 	%f1174, [%rd851+4];
	mul.f32 	%f1175, %f1173, %f1174;
	add.f32 	%f1176, %f1172, %f1175;
	ld.u64 	%rd852, [%SP+664];
	ld.f32 	%f1177, [%rd852+8];
	ld.u64 	%rd853, [%SP+680];
	ld.f32 	%f1178, [%rd853+8];
	mul.f32 	%f1179, %f1177, %f1178;
	add.f32 	%f1180, %f1176, %f1179;
	st.f32 	[%SP+692], %f1180;
	.loc	20 407 5
	ld.u64 	%rd854, [%SP+672];
	ld.f32 	%f1181, [%rd854];
	ld.u64 	%rd855, [%SP+680];
	ld.f32 	%f1182, [%rd855];
	mul.f32 	%f1183, %f1181, %f1182;
	ld.u64 	%rd856, [%SP+672];
	ld.f32 	%f1184, [%rd856+4];
	ld.u64 	%rd857, [%SP+680];
	ld.f32 	%f1185, [%rd857+4];
	mul.f32 	%f1186, %f1184, %f1185;
	add.f32 	%f1187, %f1183, %f1186;
	ld.u64 	%rd858, [%SP+672];
	ld.f32 	%f1188, [%rd858+8];
	ld.u64 	%rd859, [%SP+680];
	ld.f32 	%f1189, [%rd859+8];
	mul.f32 	%f1190, %f1188, %f1189;
	add.f32 	%f1191, %f1187, %f1190;
	st.f32 	[%SP+696], %f1191;
	.loc	20 408 5
	ld.f32 	%f31, [%SP+696];
	ld.f32 	%f30, [%SP+692];
	ld.f32 	%f29, [%SP+688];
$L__tmp4775:
	.loc	17 833 5
	mov.f32 	%f2341, %f29;
	mov.f32 	%f2342, %f30;
	mov.f32 	%f2343, %f31;
	bra.uni 	$L__BB21_188;

$L__BB21_188:
	mov.f32 	%f34, %f2343;
	mov.f32 	%f33, %f2342;
	mov.f32 	%f32, %f2341;
$L__tmp4776:
	.loc	10 29 27
	st.f32 	[%SP+6196], %f32;
	st.f32 	[%SP+6200], %f33;
	st.f32 	[%SP+6204], %f34;
	add.u64 	%rd1499, %SP, 6196;
	mov.b64 	%rd1500, %rd1499;
	st.u64 	[%SP+624], %rd1500;
	.loc	10 29 13
	bra.uni	$L__tmp4777;
$L__tmp4777:
	.loc	3 260 5
	ld.u64 	%rd1501, [%SP+624];
	ld.f32 	%f2233, [%rd1501];
	ld.u64 	%rd1502, [%SP+624];
	ld.f32 	%f2234, [%rd1502+4];
	ld.u64 	%rd1503, [%SP+624];
	ld.f32 	%f2235, [%rd1503+8];
	add.u64 	%rd1504, %SP, 640;
	mov.b64 	%rd1505, %rd1504;
	st.u64 	[%SP+616], %rd1505;
	mov.f32 	%f2236, %f2233;
$L__tmp4778:
	.loc	3 0 5
	mov.f32 	%f2237, %f2234;
$L__tmp4779:
	mov.f32 	%f2238, %f2235;
$L__tmp4780:
	.loc	3 260 5
	bra.uni	$L__tmp4781;
$L__tmp4781:
	.loc	3 56 9
	ld.u64 	%rd1506, [%SP+616];
	st.f32 	[%rd1506], %f2236;
	.loc	3 56 20
	ld.u64 	%rd1507, [%SP+616];
	st.f32 	[%rd1507+4], %f2237;
	.loc	3 56 31
	ld.u64 	%rd1508, [%SP+616];
	st.f32 	[%rd1508+8], %f2238;
$L__tmp4782:
	.loc	3 260 5
	ld.f32 	%f2239, [%SP+640];
	ld.f32 	%f2240, [%SP+644];
	ld.f32 	%f2241, [%SP+648];
	ld.f32 	%f2242, [%SP+652];
$L__tmp4783:
	.loc	10 29 13
	st.f32 	[%rd41+12], %f2242;
	st.f32 	[%rd41+8], %f2241;
	st.f32 	[%rd41+4], %f2240;
	st.f32 	[%rd41], %f2239;
	.loc	10 31 18
	bra.uni	$L__tmp4784;
$L__tmp4784:
	.loc	17 586 5
	// begin inline asm
	call (%f2231), _optix_get_ray_tmin, ();
	// end inline asm
$L__tmp4785:
	.loc	17 587 5
	mov.f32 	%f2243, %f2231;
$L__tmp4786:
	.loc	10 31 18
	mov.f32 	%f2244, %f2243;
$L__tmp4787:
	.loc	10 32 16
	bra.uni	$L__tmp4788;
$L__tmp4788:
	.loc	17 593 5
	// begin inline asm
	call (%f2232), _optix_get_ray_tmax, ();
	// end inline asm
$L__tmp4789:
	.loc	17 594 5
	mov.f32 	%f2245, %f2232;
$L__tmp4790:
	.loc	10 32 16
	sub.f32 	%f2246, %f2245, %f2244;
	st.f32 	[%SP+6272], %f2246;
	add.u64 	%rd79, %SP, 6240;
	.loc	10 33 5
	add.s64 	%rd80, %rd79, 16;
	add.u64 	%rd1509, %SP, 6224;
	mov.b64 	%rd1510, %rd1509;
	st.u64 	[%SP+608], %rd1510;
	mov.f32 	%f35, %f2244;
$L__tmp4791:
	.loc	10 33 5
	bra.uni	$L__tmp4792;
$L__tmp4792:
	.loc	3 45 23
	mov.u64 	%rd1511, 0;
	mov.b64 	%rd81, %rd1511;
$L__tmp4793:
	.loc	3 45 9
	mov.u64 	%rd1809, %rd81;
$L__tmp4794:
	bra.uni 	$L__BB21_189;

$L__BB21_189:
	mov.u64 	%rd82, %rd1809;
$L__tmp4795:
	setp.lt.u64 	%p139, %rd82, 3;
	not.pred 	%p140, %p139;
	@%p140 bra 	$L__BB21_191;
	bra.uni 	$L__BB21_190;

$L__BB21_190:
$L__tmp4796:
	.loc	3 46 13
	ld.u64 	%rd1800, [%SP+608];
	shl.b64 	%rd1801, %rd82, 2;
	add.s64 	%rd1802, %rd1800, %rd1801;
	st.f32 	[%rd1802], %f35;
$L__tmp4797:
	.loc	3 45 38
	add.s64 	%rd83, %rd82, 1;
$L__tmp4798:
	mov.u64 	%rd1809, %rd83;
$L__tmp4799:
	bra.uni 	$L__BB21_189;
$L__tmp4800:

$L__BB21_191:
	.loc	3 0 38
	add.u64 	%rd1512, %SP, 6224;
	mov.b64 	%rd1513, %rd1512;
	st.u64 	[%SP+584], %rd1513;
	add.u64 	%rd1514, %SP, 592;
	mov.b64 	%rd1515, %rd1514;
	st.u64 	[%SP+576], %rd1515;
	.loc	10 33 14
	bra.uni	$L__tmp4801;
$L__tmp4801:
	.loc	3 99 23
	mov.u64 	%rd1516, 0;
	mov.b64 	%rd84, %rd1516;
$L__tmp4802:
	.loc	3 99 9
	mov.u64 	%rd1810, %rd84;
$L__tmp4803:
	bra.uni 	$L__BB21_192;

$L__BB21_192:
	mov.u64 	%rd85, %rd1810;
$L__tmp4804:
	setp.lt.u64 	%p141, %rd85, 3;
	not.pred 	%p142, %p141;
	@%p142 bra 	$L__BB21_199;
	bra.uni 	$L__BB21_193;

$L__BB21_193:
$L__tmp4805:
	.loc	3 100 13
	shl.b64 	%rd1783, %rd85, 2;
	add.s64 	%rd1784, %rd80, %rd1783;
	ld.f32 	%f2336, [%rd1784];
$L__tmp4806:
	ld.u64 	%rd1785, [%SP+584];
	shl.b64 	%rd1786, %rd85, 2;
	add.s64 	%rd1787, %rd1785, %rd1786;
	ld.f32 	%f2337, [%rd1787];
	mul.f32 	%f36, %f2336, %f2337;
	add.u64 	%rd1788, %SP, 592;
	mov.b64 	%rd1789, %rd1788;
	st.u64 	[%SP+568], %rd1789;
	mov.b64 	%rd86, %rd85;
$L__tmp4807:
	.loc	3 100 13
	bra.uni	$L__tmp4808;
$L__tmp4808:
	.loc	3 141 8
	setp.lt.u64 	%p270, %rd86, 3;
	not.pred 	%p271, %p270;
	@%p271 bra 	$L__BB21_195;
	bra.uni 	$L__BB21_194;

$L__BB21_194:
	bra.uni 	$L__BB21_196;

$L__BB21_195:
	.loc	3 141 23
	mov.u64 	%rd1790, $str;
	cvta.global.u64 	%rd1791, %rd1790;
	mov.u64 	%rd1792, $str$1;
	cvta.global.u64 	%rd1793, %rd1792;
	mov.u64 	%rd1794, __unnamed_2;
	cvta.global.u64 	%rd1795, %rd1794;
	mov.u32 	%r679, 141;
	{ // callseq 319, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1791;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1793;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r679;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1795;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 319
	bra.uni 	$L__BB21_196;

$L__BB21_196:
	.loc	3 142 9
	ld.u64 	%rd1796, [%SP+568];
	setp.ne.s64 	%p272, %rd1796, 0;
	not.pred 	%p273, %p272;
	not.pred 	%p274, %p273;
	@%p274 bra 	$L__BB21_198;
	bra.uni 	$L__BB21_197;

$L__BB21_197:
	mov.u32 	%r680, 0;
	mov.b32 	%r681, %r680;
	bra.uni 	$L__BB21_198;

$L__BB21_198:
	ld.u64 	%rd1797, [%SP+568];
	shl.b64 	%rd1798, %rd86, 2;
	add.s64 	%rd1799, %rd1797, %rd1798;
$L__tmp4809:
	.loc	3 100 13
	st.f32 	[%rd1799], %f36;
$L__tmp4810:
	.loc	3 99 38
	add.s64 	%rd87, %rd85, 1;
$L__tmp4811:
	mov.u64 	%rd1810, %rd87;
$L__tmp4812:
	bra.uni 	$L__BB21_192;
$L__tmp4813:

$L__BB21_199:
	.loc	3 101 9
	ld.f32 	%f2247, [%SP+592];
	ld.f32 	%f2248, [%SP+596];
	ld.f32 	%f2249, [%SP+600];
	ld.f32 	%f2250, [%SP+604];
$L__tmp4814:
	.loc	10 33 14
	st.f32 	[%SP+6220], %f2250;
	st.f32 	[%SP+6216], %f2249;
	st.f32 	[%SP+6212], %f2248;
	st.f32 	[%SP+6208], %f2247;
	mov.b64 	%rd1517, %rd79;
	st.u64 	[%SP+552], %rd1517;
	add.u64 	%rd1518, %SP, 6208;
	mov.b64 	%rd1519, %rd1518;
	st.u64 	[%SP+560], %rd1519;
	.loc	10 33 5
	bra.uni	$L__tmp4815;
$L__tmp4815:
	.loc	3 79 23
	mov.u64 	%rd1520, 0;
	mov.b64 	%rd88, %rd1520;
$L__tmp4816:
	.loc	3 79 9
	mov.u64 	%rd1811, %rd88;
$L__tmp4817:
	bra.uni 	$L__BB21_200;

$L__BB21_200:
	mov.u64 	%rd89, %rd1811;
$L__tmp4818:
	setp.lt.u64 	%p143, %rd89, 3;
	not.pred 	%p144, %p143;
	@%p144 bra 	$L__BB21_202;
	bra.uni 	$L__BB21_201;

$L__BB21_201:
$L__tmp4819:
	.loc	3 80 13
	ld.u64 	%rd1777, [%SP+560];
	shl.b64 	%rd1778, %rd89, 2;
	add.s64 	%rd1779, %rd1777, %rd1778;
	ld.f32 	%f2333, [%rd1779];
	ld.u64 	%rd1780, [%SP+552];
	shl.b64 	%rd1781, %rd89, 2;
	add.s64 	%rd1782, %rd1780, %rd1781;
	ld.f32 	%f2334, [%rd1782];
	add.f32 	%f2335, %f2334, %f2333;
	st.f32 	[%rd1782], %f2335;
$L__tmp4820:
	.loc	3 79 38
	add.s64 	%rd90, %rd89, 1;
$L__tmp4821:
	mov.u64 	%rd1811, %rd90;
$L__tmp4822:
	bra.uni 	$L__BB21_200;
$L__tmp4823:

$L__BB21_202:
	.loc	3 81 9
	ld.u64 	%rd1521, [%SP+552];
	setp.ne.s64 	%p145, %rd1521, 0;
	not.pred 	%p146, %p145;
	not.pred 	%p147, %p146;
	@%p147 bra 	$L__BB21_204;
	bra.uni 	$L__BB21_203;

$L__BB21_203:
	mov.u32 	%r607, 0;
	mov.b32 	%r608, %r607;
	bra.uni 	$L__BB21_204;

$L__BB21_204:
	ld.u64 	%rd1522, [%SP+552];
	mov.b64 	%rd1523, %rd1522;
	st.u64 	[%SP+544], %rd1523;
	ld.u64 	%rd1524, [%SP+544];
$L__tmp4824:
	.loc	10 35 16
	bra.uni	$L__tmp4825;
$L__tmp4825:
	.loc	17 600 5
	// begin inline asm
	call (%f2251), _optix_get_ray_time, ();
	// end inline asm
$L__tmp4826:
	.loc	17 601 5
	mov.f32 	%f2252, %f2251;
$L__tmp4827:
	.loc	10 35 16
	st.f32 	[%SP+6276], %f2252;
	.loc	10 36 5
	ld.f32 	%f2253, [%SP+6240];
	ld.f32 	%f2254, [%SP+6244];
	ld.f32 	%f2255, [%SP+6248];
	ld.f32 	%f2256, [%SP+6252];
	ld.f32 	%f2257, [%SP+6256];
	ld.f32 	%f2258, [%SP+6260];
	ld.f32 	%f2259, [%SP+6264];
	ld.f32 	%f2260, [%SP+6268];
	ld.f32 	%f2261, [%SP+6272];
	ld.f32 	%f2262, [%SP+6276];
	ld.u8 	%rs31, [%SP+6280];
	ld.u8 	%rs32, [%SP+6281];
	ld.u8 	%rs33, [%SP+6282];
	ld.u8 	%rs34, [%SP+6283];
	ld.u8 	%rs35, [%SP+6284];
	ld.u8 	%rs36, [%SP+6285];
	ld.u8 	%rs37, [%SP+6286];
	ld.u8 	%rs38, [%SP+6287];
$L__tmp4828:
	.loc	11 33 18
	st.u8 	[%SP+6335], %rs38;
	st.u8 	[%SP+6334], %rs37;
	st.u8 	[%SP+6333], %rs36;
	st.u8 	[%SP+6332], %rs35;
	st.u8 	[%SP+6331], %rs34;
	st.u8 	[%SP+6330], %rs33;
	st.u8 	[%SP+6329], %rs32;
	st.u8 	[%SP+6328], %rs31;
	st.f32 	[%SP+6324], %f2262;
	st.f32 	[%SP+6320], %f2261;
	st.f32 	[%SP+6316], %f2260;
	st.f32 	[%SP+6312], %f2259;
	st.f32 	[%SP+6308], %f2258;
	st.f32 	[%SP+6304], %f2257;
	st.f32 	[%SP+6300], %f2256;
	st.f32 	[%SP+6296], %f2255;
	st.f32 	[%SP+6292], %f2254;
	st.f32 	[%SP+6288], %f2253;
	.loc	11 36 15
	add.s64 	%rd91, %rd2, 32;
$L__tmp4829:
	.loc	11 0 15
	add.u64 	%rd1525, %SP, 6288;
	mov.b64 	%rd1526, %rd1525;
	st.u64 	[%SP+448], %rd1526;
	.loc	11 36 17
	bra.uni	$L__tmp4830;
$L__tmp4830:
	.loc	9 168 9
	ld.u64 	%rd92, [%SP+448];
	mov.b64 	%rd1527, %rd91;
	st.u64 	[%SP+408], %rd1527;
$L__tmp4831:
	.loc	9 168 22
	bra.uni	$L__tmp4832;
$L__tmp4832:
	.loc	9 145 25
	ld.u64 	%rd93, [%SP+408];
$L__tmp4833:
	.loc	9 0 25
	mov.u64 	%rd1528, 3;
	mov.b64 	%rd94, %rd1528;
$L__tmp4834:
	.loc	9 145 27
	bra.uni	$L__tmp4835;
$L__tmp4835:
	.loc	9 92 8
	setp.lt.u64 	%p148, %rd94, 4;
	not.pred 	%p149, %p148;
	@%p149 bra 	$L__BB21_206;
	bra.uni 	$L__BB21_205;

$L__BB21_205:
	bra.uni 	$L__BB21_207;

$L__BB21_206:
	.loc	9 92 23
	mov.u64 	%rd1529, $str;
	cvta.global.u64 	%rd1530, %rd1529;
	mov.u64 	%rd1531, $str$2;
	cvta.global.u64 	%rd1532, %rd1531;
	mov.u64 	%rd1533, __unnamed_3;
	cvta.global.u64 	%rd1534, %rd1533;
	mov.u32 	%r609, 92;
	{ // callseq 303, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1530;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1532;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r609;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1534;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 303
	bra.uni 	$L__BB21_207;

$L__BB21_207:
	.loc	9 93 9
	setp.ne.s64 	%p150, %rd93, 0;
	not.pred 	%p151, %p150;
	not.pred 	%p152, %p151;
	@%p152 bra 	$L__BB21_209;
	bra.uni 	$L__BB21_208;

$L__BB21_208:
	mov.u32 	%r610, 0;
	mov.b32 	%r611, %r610;
	bra.uni 	$L__BB21_209;

$L__BB21_209:
	shl.b64 	%rd1535, %rd94, 4;
	add.s64 	%rd1536, %rd93, %rd1535;
$L__tmp4836:
	.loc	9 145 27
	ld.f32 	%f2263, [%rd1536];
	ld.f32 	%f2264, [%rd1536+4];
	ld.f32 	%f2265, [%rd1536+8];
	ld.f32 	%f2266, [%rd1536+12];
	st.f32 	[%SP+444], %f2266;
	st.f32 	[%SP+440], %f2265;
	st.f32 	[%SP+436], %f2264;
	st.f32 	[%SP+432], %f2263;
$L__tmp4837:
	.loc	9 146 23
	mov.u64 	%rd1537, 0;
	mov.b64 	%rd95, %rd1537;
$L__tmp4838:
	.loc	9 146 9
	mov.u64 	%rd1812, %rd95;
$L__tmp4839:
	bra.uni 	$L__BB21_210;

$L__BB21_210:
	mov.u64 	%rd96, %rd1812;
$L__tmp4840:
	setp.lt.u64 	%p153, %rd96, 3;
	not.pred 	%p154, %p153;
	@%p154 bra 	$L__BB21_235;
	bra.uni 	$L__BB21_211;

$L__BB21_211:
	.loc	9 0 9
	mov.b64 	%rd1726, %rd92;
	st.u64 	[%SP+400], %rd1726;
	mov.b64 	%rd97, %rd96;
$L__tmp4841:
	.loc	9 147 27
	bra.uni	$L__tmp4842;
$L__tmp4842:
	.loc	3 136 8
	setp.lt.u64 	%p248, %rd97, 3;
	not.pred 	%p249, %p248;
	@%p249 bra 	$L__BB21_213;
	bra.uni 	$L__BB21_212;

$L__BB21_212:
	bra.uni 	$L__BB21_214;

$L__BB21_213:
	.loc	3 136 23
	mov.u64 	%rd1727, $str;
	cvta.global.u64 	%rd1728, %rd1727;
	mov.u64 	%rd1729, $str$1;
	cvta.global.u64 	%rd1730, %rd1729;
	mov.u64 	%rd1731, __unnamed_1;
	cvta.global.u64 	%rd1732, %rd1731;
	mov.u32 	%r667, 136;
	{ // callseq 314, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1728;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1730;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r667;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1732;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 314
	bra.uni 	$L__BB21_214;

$L__BB21_214:
	.loc	3 137 9
	ld.u64 	%rd1733, [%SP+400];
	setp.ne.s64 	%p250, %rd1733, 0;
	not.pred 	%p251, %p250;
	not.pred 	%p252, %p251;
	@%p252 bra 	$L__BB21_216;
	bra.uni 	$L__BB21_215;

$L__BB21_215:
	mov.u32 	%r668, 0;
	mov.b32 	%r669, %r668;
	bra.uni 	$L__BB21_216;

$L__BB21_216:
	ld.u64 	%rd1734, [%SP+400];
	shl.b64 	%rd1735, %rd97, 2;
	add.s64 	%rd98, %rd1734, %rd1735;
$L__tmp4843:
	.loc	9 147 27
	ld.u64 	%rd99, [%SP+408];
$L__tmp4844:
	.loc	9 0 27
	mov.b64 	%rd100, %rd96;
$L__tmp4845:
	.loc	9 147 33
	bra.uni	$L__tmp4846;
$L__tmp4846:
	.loc	9 92 8
	setp.lt.u64 	%p253, %rd100, 4;
	not.pred 	%p254, %p253;
	@%p254 bra 	$L__BB21_218;
	bra.uni 	$L__BB21_217;

$L__BB21_217:
	bra.uni 	$L__BB21_219;

$L__BB21_218:
	.loc	9 92 23
	mov.u64 	%rd1736, $str;
	cvta.global.u64 	%rd1737, %rd1736;
	mov.u64 	%rd1738, $str$2;
	cvta.global.u64 	%rd1739, %rd1738;
	mov.u64 	%rd1740, __unnamed_3;
	cvta.global.u64 	%rd1741, %rd1740;
	mov.u32 	%r670, 92;
	{ // callseq 315, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1737;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1739;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r670;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1741;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 315
	bra.uni 	$L__BB21_219;

$L__BB21_219:
	.loc	9 93 9
	setp.ne.s64 	%p255, %rd99, 0;
	not.pred 	%p256, %p255;
	not.pred 	%p257, %p256;
	@%p257 bra 	$L__BB21_221;
	bra.uni 	$L__BB21_220;

$L__BB21_220:
	mov.u32 	%r671, 0;
	mov.b32 	%r672, %r671;
	bra.uni 	$L__BB21_221;

$L__BB21_221:
	shl.b64 	%rd1742, %rd100, 4;
	add.s64 	%rd1743, %rd99, %rd1742;
	mov.b64 	%rd101, %rd98;
$L__tmp4847:
	.loc	9 0 9
	mov.b64 	%rd1744, %rd1743;
	st.u64 	[%SP+360], %rd1744;
	add.u64 	%rd1745, %SP, 432;
	mov.b64 	%rd1746, %rd1745;
	st.u64 	[%SP+368], %rd1746;
	add.u64 	%rd1747, %SP, 384;
	mov.b64 	%rd1748, %rd1747;
	st.u64 	[%SP+352], %rd1748;
$L__tmp4848:
	.loc	9 147 22
	bra.uni	$L__tmp4849;
$L__tmp4849:
	.loc	3 230 19
	mov.u64 	%rd1749, 0;
	mov.b64 	%rd102, %rd1749;
$L__tmp4850:
	.loc	3 230 5
	mov.u64 	%rd1813, %rd102;
$L__tmp4851:
	bra.uni 	$L__BB21_222;

$L__BB21_222:
	mov.u64 	%rd103, %rd1813;
$L__tmp4852:
	setp.lt.u64 	%p258, %rd103, 4;
	not.pred 	%p259, %p258;
	@%p259 bra 	$L__BB21_234;
	bra.uni 	$L__BB21_223;

$L__BB21_223:
$L__tmp4853:
	.loc	3 231 9
	ld.f32 	%f37, [%rd101];
	ld.u64 	%rd1750, [%SP+360];
	mov.b64 	%rd1751, %rd1750;
	st.u64 	[%SP+344], %rd1751;
	mov.b64 	%rd104, %rd103;
$L__tmp4854:
	.loc	3 231 36
	bra.uni	$L__tmp4855;
$L__tmp4855:
	.loc	3 136 8
	setp.lt.u64 	%p260, %rd104, 4;
	not.pred 	%p261, %p260;
	@%p261 bra 	$L__BB21_225;
	bra.uni 	$L__BB21_224;

$L__BB21_224:
	bra.uni 	$L__BB21_226;

$L__BB21_225:
	.loc	3 136 23
	mov.u64 	%rd1752, $str;
	cvta.global.u64 	%rd1753, %rd1752;
	mov.u64 	%rd1754, $str$1;
	cvta.global.u64 	%rd1755, %rd1754;
	mov.u64 	%rd1756, __unnamed_4;
	cvta.global.u64 	%rd1757, %rd1756;
	mov.u32 	%r673, 136;
	{ // callseq 316, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1753;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1755;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r673;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1757;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 316
	bra.uni 	$L__BB21_226;

$L__BB21_226:
	.loc	3 137 9
	ld.u64 	%rd1758, [%SP+344];
	setp.ne.s64 	%p262, %rd1758, 0;
	not.pred 	%p263, %p262;
	not.pred 	%p264, %p263;
	@%p264 bra 	$L__BB21_228;
	bra.uni 	$L__BB21_227;

$L__BB21_227:
	mov.u32 	%r674, 0;
	mov.b32 	%r675, %r674;
	bra.uni 	$L__BB21_228;

$L__BB21_228:
	ld.u64 	%rd1759, [%SP+344];
	shl.b64 	%rd1760, %rd104, 2;
	add.s64 	%rd1761, %rd1759, %rd1760;
$L__tmp4856:
	.loc	3 231 36
	ld.f32 	%f38, [%rd1761];
	ld.u64 	%rd1762, [%SP+368];
	mov.b64 	%rd1763, %rd1762;
	st.u64 	[%SP+336], %rd1763;
	mov.b64 	%rd105, %rd103;
$L__tmp4857:
	.loc	3 231 42
	bra.uni	$L__tmp4858;
$L__tmp4858:
	.loc	3 136 8
	setp.lt.u64 	%p265, %rd105, 4;
	not.pred 	%p266, %p265;
	@%p266 bra 	$L__BB21_230;
	bra.uni 	$L__BB21_229;

$L__BB21_229:
	bra.uni 	$L__BB21_231;

$L__BB21_230:
	.loc	3 136 23
	mov.u64 	%rd1764, $str;
	cvta.global.u64 	%rd1765, %rd1764;
	mov.u64 	%rd1766, $str$1;
	cvta.global.u64 	%rd1767, %rd1766;
	mov.u64 	%rd1768, __unnamed_4;
	cvta.global.u64 	%rd1769, %rd1768;
	mov.u32 	%r676, 136;
	{ // callseq 317, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1765;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1767;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r676;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1769;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 317
	bra.uni 	$L__BB21_231;

$L__BB21_231:
	.loc	3 137 9
	ld.u64 	%rd1770, [%SP+336];
	setp.ne.s64 	%p267, %rd1770, 0;
	not.pred 	%p268, %p267;
	not.pred 	%p269, %p268;
	@%p269 bra 	$L__BB21_233;
	bra.uni 	$L__BB21_232;

$L__BB21_232:
	mov.u32 	%r677, 0;
	mov.b32 	%r678, %r677;
	bra.uni 	$L__BB21_233;

$L__BB21_233:
	ld.u64 	%rd1771, [%SP+336];
	shl.b64 	%rd1772, %rd105, 2;
	add.s64 	%rd1773, %rd1771, %rd1772;
$L__tmp4859:
	.loc	3 231 42
	ld.f32 	%f2331, [%rd1773];
	.loc	3 231 23
	{ // callseq 318, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f37;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f38;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f2331;
	.param .b32 retval0;
	call.uni (retval0), 
	__fmaf_rn, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32 	%f2332, [retval0+0];
	} // callseq 318
	shl.b64 	%rd1774, %rd103, 2;
	add.u64 	%rd1775, %SP, 384;
	add.s64 	%rd1776, %rd1775, %rd1774;
	st.f32 	[%rd1776], %f2332;
$L__tmp4860:
	.loc	3 230 34
	add.s64 	%rd106, %rd103, 1;
$L__tmp4861:
	mov.u64 	%rd1813, %rd106;
$L__tmp4862:
	bra.uni 	$L__BB21_222;
$L__tmp4863:

$L__BB21_234:
	.loc	3 232 5
	ld.f32 	%f2327, [%SP+384];
	ld.f32 	%f2328, [%SP+388];
	ld.f32 	%f2329, [%SP+392];
	ld.f32 	%f2330, [%SP+396];
$L__tmp4864:
	.loc	9 147 22
	st.f32 	[%SP+444], %f2330;
	st.f32 	[%SP+440], %f2329;
	st.f32 	[%SP+436], %f2328;
	st.f32 	[%SP+432], %f2327;
$L__tmp4865:
	.loc	9 146 35
	add.s64 	%rd107, %rd96, 1;
$L__tmp4866:
	mov.u64 	%rd1812, %rd107;
$L__tmp4867:
	bra.uni 	$L__BB21_210;
$L__tmp4868:

$L__BB21_235:
	.loc	9 0 35
	add.u64 	%rd1538, %SP, 432;
	mov.b64 	%rd1539, %rd1538;
	st.u64 	[%SP+328], %rd1539;
	.loc	9 148 25
	bra.uni	$L__tmp4869;
$L__tmp4869:
	.loc	3 148 84
	ld.u64 	%rd1540, [%SP+328];
	setp.ne.s64 	%p155, %rd1540, 0;
	not.pred 	%p156, %p155;
	not.pred 	%p157, %p156;
	@%p157 bra 	$L__BB21_237;
	bra.uni 	$L__BB21_236;

$L__BB21_236:
	mov.u32 	%r612, 0;
	mov.b32 	%r613, %r612;
	bra.uni 	$L__BB21_237;

$L__BB21_237:
	ld.u64 	%rd1541, [%SP+328];
$L__tmp4870:
	.loc	9 148 25
	ld.f32 	%f39, [%rd1541];
	add.u64 	%rd1542, %SP, 432;
	mov.b64 	%rd1543, %rd1542;
	st.u64 	[%SP+320], %rd1543;
	.loc	9 148 37
	bra.uni	$L__tmp4871;
$L__tmp4871:
	.loc	3 153 84
	ld.u64 	%rd1544, [%SP+320];
	setp.ne.s64 	%p158, %rd1544, 0;
	not.pred 	%p159, %p158;
	not.pred 	%p160, %p159;
	@%p160 bra 	$L__BB21_239;
	bra.uni 	$L__BB21_238;

$L__BB21_238:
	mov.u32 	%r614, 0;
	mov.b32 	%r615, %r614;
	bra.uni 	$L__BB21_239;

$L__BB21_239:
	ld.u64 	%rd1545, [%SP+320];
$L__tmp4872:
	.loc	9 148 37
	ld.f32 	%f40, [%rd1545+4];
	add.u64 	%rd1546, %SP, 432;
	mov.b64 	%rd1547, %rd1546;
	st.u64 	[%SP+312], %rd1547;
	.loc	9 148 49
	bra.uni	$L__tmp4873;
$L__tmp4873:
	.loc	3 158 84
	ld.u64 	%rd1548, [%SP+312];
	setp.ne.s64 	%p161, %rd1548, 0;
	not.pred 	%p162, %p161;
	not.pred 	%p163, %p162;
	@%p163 bra 	$L__BB21_241;
	bra.uni 	$L__BB21_240;

$L__BB21_240:
	mov.u32 	%r616, 0;
	mov.b32 	%r617, %r616;
	bra.uni 	$L__BB21_241;

$L__BB21_241:
	ld.u64 	%rd1549, [%SP+312];
$L__tmp4874:
	.loc	9 148 49
	ld.f32 	%f2267, [%rd1549+8];
	add.u64 	%rd1550, %SP, 416;
	mov.b64 	%rd1551, %rd1550;
	st.u64 	[%SP+304], %rd1551;
	mov.f32 	%f2268, %f39;
$L__tmp4875:
	.loc	9 0 49
	mov.f32 	%f2269, %f40;
$L__tmp4876:
	mov.f32 	%f2270, %f2267;
$L__tmp4877:
	.loc	9 148 49
	bra.uni	$L__tmp4878;
$L__tmp4878:
	.loc	3 56 9
	ld.u64 	%rd1552, [%SP+304];
	st.f32 	[%rd1552], %f2268;
	.loc	3 56 20
	ld.u64 	%rd1553, [%SP+304];
	st.f32 	[%rd1553+4], %f2269;
	.loc	3 56 31
	ld.u64 	%rd1554, [%SP+304];
	st.f32 	[%rd1554+8], %f2270;
$L__tmp4879:
	.loc	9 148 9
	ld.u64 	%rd1555, [%SP+408];
	setp.ne.s64 	%p164, %rd1555, 0;
	not.pred 	%p165, %p164;
	not.pred 	%p166, %p165;
	@%p166 bra 	$L__BB21_243;
	bra.uni 	$L__BB21_242;

$L__BB21_242:
	mov.u32 	%r618, 0;
	mov.b32 	%r619, %r618;
	bra.uni 	$L__BB21_243;

$L__BB21_243:
	ld.f32 	%f2271, [%SP+416];
	ld.f32 	%f2272, [%SP+420];
	ld.f32 	%f2273, [%SP+424];
	ld.f32 	%f2274, [%SP+428];
$L__tmp4880:
	.loc	9 168 22
	st.f32 	[%SP+524], %f2274;
	st.f32 	[%SP+520], %f2273;
	st.f32 	[%SP+516], %f2272;
	st.f32 	[%SP+512], %f2271;
	ld.u64 	%rd1556, [%SP+448];
	add.s64 	%rd108, %rd1556, 16;
	mov.b64 	%rd1557, %rd91;
	st.u64 	[%SP+248], %rd1557;
$L__tmp4881:
	.loc	9 168 46
	bra.uni	$L__tmp4882;
$L__tmp4882:
	.loc	9 160 25
	ld.u64 	%rd109, [%SP+248];
$L__tmp4883:
	.loc	9 0 25
	mov.u64 	%rd1558, 0;
	mov.b64 	%rd110, %rd1558;
$L__tmp4884:
	.loc	9 160 27
	bra.uni	$L__tmp4885;
$L__tmp4885:
	.loc	9 92 8
	setp.lt.u64 	%p167, %rd110, 4;
	not.pred 	%p168, %p167;
	@%p168 bra 	$L__BB21_245;
	bra.uni 	$L__BB21_244;

$L__BB21_244:
	bra.uni 	$L__BB21_246;

$L__BB21_245:
	.loc	9 92 23
	mov.u64 	%rd1559, $str;
	cvta.global.u64 	%rd1560, %rd1559;
	mov.u64 	%rd1561, $str$2;
	cvta.global.u64 	%rd1562, %rd1561;
	mov.u64 	%rd1563, __unnamed_3;
	cvta.global.u64 	%rd1564, %rd1563;
	mov.u32 	%r620, 92;
	{ // callseq 304, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1560;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1562;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r620;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1564;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 304
	bra.uni 	$L__BB21_246;

$L__BB21_246:
	.loc	9 93 9
	setp.ne.s64 	%p169, %rd109, 0;
	not.pred 	%p170, %p169;
	not.pred 	%p171, %p170;
	@%p171 bra 	$L__BB21_248;
	bra.uni 	$L__BB21_247;

$L__BB21_247:
	mov.u32 	%r621, 0;
	mov.b32 	%r622, %r621;
	bra.uni 	$L__BB21_248;

$L__BB21_248:
	shl.b64 	%rd1565, %rd110, 4;
	add.s64 	%rd1566, %rd109, %rd1565;
$L__tmp4886:
	.loc	9 160 27
	ld.f32 	%f2275, [%rd1566];
	ld.f32 	%f2276, [%rd1566+4];
	ld.f32 	%f2277, [%rd1566+8];
	ld.f32 	%f2278, [%rd1566+12];
	st.f32 	[%SP+300], %f2278;
	st.f32 	[%SP+296], %f2277;
	st.f32 	[%SP+292], %f2276;
	st.f32 	[%SP+288], %f2275;
	mov.b64 	%rd1567, %rd108;
	st.u64 	[%SP+240], %rd1567;
	.loc	9 161 19
	bra.uni	$L__tmp4887;
$L__tmp4887:
	.loc	3 146 96
	ld.u64 	%rd1568, [%SP+240];
	setp.ne.s64 	%p172, %rd1568, 0;
	not.pred 	%p173, %p172;
	not.pred 	%p174, %p173;
	@%p174 bra 	$L__BB21_250;
	bra.uni 	$L__BB21_249;

$L__BB21_249:
	mov.u32 	%r623, 0;
	mov.b32 	%r624, %r623;
	bra.uni 	$L__BB21_250;

$L__BB21_250:
	ld.u64 	%rd1569, [%SP+240];
$L__tmp4888:
	.loc	9 161 19
	ld.f32 	%f2279, [%rd1569];
	add.u64 	%rd1570, %SP, 256;
	mov.b64 	%rd1571, %rd1570;
	st.u64 	[%SP+144], %rd1571;
	mov.f32 	%f41, %f2279;
$L__tmp4889:
	.loc	9 161 19
	bra.uni	$L__tmp4890;
$L__tmp4890:
	.loc	3 45 23
	mov.u64 	%rd1572, 0;
	mov.b64 	%rd111, %rd1572;
$L__tmp4891:
	.loc	3 45 9
	mov.u64 	%rd1814, %rd111;
$L__tmp4892:
	bra.uni 	$L__BB21_251;

$L__BB21_251:
	mov.u64 	%rd112, %rd1814;
$L__tmp4893:
	setp.lt.u64 	%p175, %rd112, 4;
	not.pred 	%p176, %p175;
	@%p176 bra 	$L__BB21_253;
	bra.uni 	$L__BB21_252;

$L__BB21_252:
$L__tmp4894:
	.loc	3 46 13
	ld.u64 	%rd1723, [%SP+144];
	shl.b64 	%rd1724, %rd112, 2;
	add.s64 	%rd1725, %rd1723, %rd1724;
	st.f32 	[%rd1725], %f41;
$L__tmp4895:
	.loc	3 45 38
	add.s64 	%rd113, %rd112, 1;
$L__tmp4896:
	mov.u64 	%rd1814, %rd113;
$L__tmp4897:
	bra.uni 	$L__BB21_251;
$L__tmp4898:

$L__BB21_253:
	.loc	3 0 38
	add.u64 	%rd1573, %SP, 288;
	mov.b64 	%rd1574, %rd1573;
	st.u64 	[%SP+128], %rd1574;
	add.u64 	%rd1575, %SP, 256;
	mov.b64 	%rd1576, %rd1575;
	st.u64 	[%SP+136], %rd1576;
	.loc	9 161 9
	bra.uni	$L__tmp4899;
$L__tmp4899:
	.loc	3 105 23
	mov.u64 	%rd1577, 0;
	mov.b64 	%rd114, %rd1577;
$L__tmp4900:
	.loc	3 105 9
	mov.u64 	%rd1815, %rd114;
$L__tmp4901:
	bra.uni 	$L__BB21_254;

$L__BB21_254:
	mov.u64 	%rd115, %rd1815;
$L__tmp4902:
	setp.lt.u64 	%p177, %rd115, 4;
	not.pred 	%p178, %p177;
	@%p178 bra 	$L__BB21_256;
	bra.uni 	$L__BB21_255;

$L__BB21_255:
$L__tmp4903:
	.loc	3 106 13
	ld.u64 	%rd1717, [%SP+136];
	shl.b64 	%rd1718, %rd115, 2;
	add.s64 	%rd1719, %rd1717, %rd1718;
	ld.f32 	%f2324, [%rd1719];
	ld.u64 	%rd1720, [%SP+128];
	shl.b64 	%rd1721, %rd115, 2;
	add.s64 	%rd1722, %rd1720, %rd1721;
	ld.f32 	%f2325, [%rd1722];
	mul.f32 	%f2326, %f2325, %f2324;
	st.f32 	[%rd1722], %f2326;
$L__tmp4904:
	.loc	3 105 38
	add.s64 	%rd116, %rd115, 1;
$L__tmp4905:
	mov.u64 	%rd1815, %rd116;
$L__tmp4906:
	bra.uni 	$L__BB21_254;
$L__tmp4907:

$L__BB21_256:
	.loc	3 107 9
	ld.u64 	%rd1578, [%SP+128];
	setp.ne.s64 	%p179, %rd1578, 0;
	not.pred 	%p180, %p179;
	not.pred 	%p181, %p180;
	@%p181 bra 	$L__BB21_258;
	bra.uni 	$L__BB21_257;

$L__BB21_257:
	mov.u32 	%r625, 0;
	mov.b32 	%r626, %r625;
	bra.uni 	$L__BB21_258;

$L__BB21_258:
	ld.u64 	%rd1579, [%SP+128];
	mov.b64 	%rd1580, %rd1579;
	st.u64 	[%SP+120], %rd1580;
	ld.u64 	%rd1581, [%SP+120];
$L__tmp4908:
	.loc	9 162 23
	mov.u64 	%rd1582, 1;
	mov.b64 	%rd117, %rd1582;
$L__tmp4909:
	.loc	9 162 9
	mov.u64 	%rd1816, %rd117;
$L__tmp4910:
	bra.uni 	$L__BB21_259;

$L__BB21_259:
	mov.u64 	%rd118, %rd1816;
$L__tmp4911:
	setp.lt.u64 	%p182, %rd118, 3;
	not.pred 	%p183, %p182;
	@%p183 bra 	$L__BB21_284;
	bra.uni 	$L__BB21_260;

$L__BB21_260:
	.loc	9 0 9
	mov.b64 	%rd1666, %rd108;
	st.u64 	[%SP+112], %rd1666;
	mov.b64 	%rd119, %rd118;
$L__tmp4912:
	.loc	9 163 27
	bra.uni	$L__tmp4913;
$L__tmp4913:
	.loc	3 136 8
	setp.lt.u64 	%p226, %rd119, 3;
	not.pred 	%p227, %p226;
	@%p227 bra 	$L__BB21_262;
	bra.uni 	$L__BB21_261;

$L__BB21_261:
	bra.uni 	$L__BB21_263;

$L__BB21_262:
	.loc	3 136 23
	mov.u64 	%rd1667, $str;
	cvta.global.u64 	%rd1668, %rd1667;
	mov.u64 	%rd1669, $str$1;
	cvta.global.u64 	%rd1670, %rd1669;
	mov.u64 	%rd1671, __unnamed_1;
	cvta.global.u64 	%rd1672, %rd1671;
	mov.u32 	%r655, 136;
	{ // callseq 309, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1668;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1670;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r655;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1672;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 309
	bra.uni 	$L__BB21_263;

$L__BB21_263:
	.loc	3 137 9
	ld.u64 	%rd1673, [%SP+112];
	setp.ne.s64 	%p228, %rd1673, 0;
	not.pred 	%p229, %p228;
	not.pred 	%p230, %p229;
	@%p230 bra 	$L__BB21_265;
	bra.uni 	$L__BB21_264;

$L__BB21_264:
	mov.u32 	%r656, 0;
	mov.b32 	%r657, %r656;
	bra.uni 	$L__BB21_265;

$L__BB21_265:
	ld.u64 	%rd1674, [%SP+112];
	shl.b64 	%rd1675, %rd119, 2;
	add.s64 	%rd120, %rd1674, %rd1675;
$L__tmp4914:
	.loc	9 163 27
	ld.u64 	%rd121, [%SP+248];
$L__tmp4915:
	.loc	9 0 27
	mov.b64 	%rd122, %rd118;
$L__tmp4916:
	.loc	9 163 33
	bra.uni	$L__tmp4917;
$L__tmp4917:
	.loc	9 92 8
	setp.lt.u64 	%p231, %rd122, 4;
	not.pred 	%p232, %p231;
	@%p232 bra 	$L__BB21_267;
	bra.uni 	$L__BB21_266;

$L__BB21_266:
	bra.uni 	$L__BB21_268;

$L__BB21_267:
	.loc	9 92 23
	mov.u64 	%rd1676, $str;
	cvta.global.u64 	%rd1677, %rd1676;
	mov.u64 	%rd1678, $str$2;
	cvta.global.u64 	%rd1679, %rd1678;
	mov.u64 	%rd1680, __unnamed_3;
	cvta.global.u64 	%rd1681, %rd1680;
	mov.u32 	%r658, 92;
	{ // callseq 310, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1677;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1679;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r658;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1681;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 310
	bra.uni 	$L__BB21_268;

$L__BB21_268:
	.loc	9 93 9
	setp.ne.s64 	%p233, %rd121, 0;
	not.pred 	%p234, %p233;
	not.pred 	%p235, %p234;
	@%p235 bra 	$L__BB21_270;
	bra.uni 	$L__BB21_269;

$L__BB21_269:
	mov.u32 	%r659, 0;
	mov.b32 	%r660, %r659;
	bra.uni 	$L__BB21_270;

$L__BB21_270:
	shl.b64 	%rd1682, %rd122, 4;
	add.s64 	%rd1683, %rd121, %rd1682;
	mov.b64 	%rd123, %rd120;
$L__tmp4918:
	.loc	9 0 9
	mov.b64 	%rd1684, %rd1683;
	st.u64 	[%SP+176], %rd1684;
	add.u64 	%rd1685, %SP, 288;
	mov.b64 	%rd1686, %rd1685;
	st.u64 	[%SP+184], %rd1686;
	add.u64 	%rd1687, %SP, 192;
	mov.b64 	%rd1688, %rd1687;
	st.u64 	[%SP+168], %rd1688;
$L__tmp4919:
	.loc	9 163 22
	bra.uni	$L__tmp4920;
$L__tmp4920:
	.loc	3 230 19
	mov.u64 	%rd1689, 0;
	mov.b64 	%rd124, %rd1689;
$L__tmp4921:
	.loc	3 230 5
	mov.u64 	%rd1817, %rd124;
$L__tmp4922:
	bra.uni 	$L__BB21_271;

$L__BB21_271:
	mov.u64 	%rd125, %rd1817;
$L__tmp4923:
	setp.lt.u64 	%p236, %rd125, 4;
	not.pred 	%p237, %p236;
	@%p237 bra 	$L__BB21_283;
	bra.uni 	$L__BB21_272;

$L__BB21_272:
$L__tmp4924:
	.loc	3 231 9
	ld.f32 	%f42, [%rd123];
	ld.u64 	%rd1690, [%SP+176];
	mov.b64 	%rd1691, %rd1690;
	st.u64 	[%SP+160], %rd1691;
	mov.b64 	%rd126, %rd125;
$L__tmp4925:
	.loc	3 231 36
	bra.uni	$L__tmp4926;
$L__tmp4926:
	.loc	3 136 8
	setp.lt.u64 	%p238, %rd126, 4;
	not.pred 	%p239, %p238;
	@%p239 bra 	$L__BB21_274;
	bra.uni 	$L__BB21_273;

$L__BB21_273:
	bra.uni 	$L__BB21_275;

$L__BB21_274:
	.loc	3 136 23
	mov.u64 	%rd1692, $str;
	cvta.global.u64 	%rd1693, %rd1692;
	mov.u64 	%rd1694, $str$1;
	cvta.global.u64 	%rd1695, %rd1694;
	mov.u64 	%rd1696, __unnamed_4;
	cvta.global.u64 	%rd1697, %rd1696;
	mov.u32 	%r661, 136;
	{ // callseq 311, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1693;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1695;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r661;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1697;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 311
	bra.uni 	$L__BB21_275;

$L__BB21_275:
	.loc	3 137 9
	ld.u64 	%rd1698, [%SP+160];
	setp.ne.s64 	%p240, %rd1698, 0;
	not.pred 	%p241, %p240;
	not.pred 	%p242, %p241;
	@%p242 bra 	$L__BB21_277;
	bra.uni 	$L__BB21_276;

$L__BB21_276:
	mov.u32 	%r662, 0;
	mov.b32 	%r663, %r662;
	bra.uni 	$L__BB21_277;

$L__BB21_277:
	ld.u64 	%rd1699, [%SP+160];
	shl.b64 	%rd1700, %rd126, 2;
	add.s64 	%rd1701, %rd1699, %rd1700;
$L__tmp4927:
	.loc	3 231 36
	ld.f32 	%f43, [%rd1701];
	ld.u64 	%rd1702, [%SP+184];
	mov.b64 	%rd1703, %rd1702;
	st.u64 	[%SP+152], %rd1703;
	mov.b64 	%rd127, %rd125;
$L__tmp4928:
	.loc	3 231 42
	bra.uni	$L__tmp4929;
$L__tmp4929:
	.loc	3 136 8
	setp.lt.u64 	%p243, %rd127, 4;
	not.pred 	%p244, %p243;
	@%p244 bra 	$L__BB21_279;
	bra.uni 	$L__BB21_278;

$L__BB21_278:
	bra.uni 	$L__BB21_280;

$L__BB21_279:
	.loc	3 136 23
	mov.u64 	%rd1704, $str;
	cvta.global.u64 	%rd1705, %rd1704;
	mov.u64 	%rd1706, $str$1;
	cvta.global.u64 	%rd1707, %rd1706;
	mov.u64 	%rd1708, __unnamed_4;
	cvta.global.u64 	%rd1709, %rd1708;
	mov.u32 	%r664, 136;
	{ // callseq 312, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1705;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1707;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r664;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1709;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 312
	bra.uni 	$L__BB21_280;

$L__BB21_280:
	.loc	3 137 9
	ld.u64 	%rd1710, [%SP+152];
	setp.ne.s64 	%p245, %rd1710, 0;
	not.pred 	%p246, %p245;
	not.pred 	%p247, %p246;
	@%p247 bra 	$L__BB21_282;
	bra.uni 	$L__BB21_281;

$L__BB21_281:
	mov.u32 	%r665, 0;
	mov.b32 	%r666, %r665;
	bra.uni 	$L__BB21_282;

$L__BB21_282:
	ld.u64 	%rd1711, [%SP+152];
	shl.b64 	%rd1712, %rd127, 2;
	add.s64 	%rd1713, %rd1711, %rd1712;
$L__tmp4930:
	.loc	3 231 42
	ld.f32 	%f2322, [%rd1713];
	.loc	3 231 23
	{ // callseq 313, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f42;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f43;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f2322;
	.param .b32 retval0;
	call.uni (retval0), 
	__fmaf_rn, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32 	%f2323, [retval0+0];
	} // callseq 313
	shl.b64 	%rd1714, %rd125, 2;
	add.u64 	%rd1715, %SP, 192;
	add.s64 	%rd1716, %rd1715, %rd1714;
	st.f32 	[%rd1716], %f2323;
$L__tmp4931:
	.loc	3 230 34
	add.s64 	%rd128, %rd125, 1;
$L__tmp4932:
	mov.u64 	%rd1817, %rd128;
$L__tmp4933:
	bra.uni 	$L__BB21_271;
$L__tmp4934:

$L__BB21_283:
	.loc	3 232 5
	ld.f32 	%f2318, [%SP+192];
	ld.f32 	%f2319, [%SP+196];
	ld.f32 	%f2320, [%SP+200];
	ld.f32 	%f2321, [%SP+204];
$L__tmp4935:
	.loc	9 163 22
	st.f32 	[%SP+300], %f2321;
	st.f32 	[%SP+296], %f2320;
	st.f32 	[%SP+292], %f2319;
	st.f32 	[%SP+288], %f2318;
$L__tmp4936:
	.loc	9 162 35
	add.s64 	%rd129, %rd118, 1;
$L__tmp4937:
	mov.u64 	%rd1816, %rd129;
$L__tmp4938:
	bra.uni 	$L__BB21_259;
$L__tmp4939:

$L__BB21_284:
	.loc	9 0 35
	add.u64 	%rd1583, %SP, 288;
	mov.b64 	%rd1584, %rd1583;
	st.u64 	[%SP+208], %rd1584;
	.loc	9 164 25
	bra.uni	$L__tmp4940;
$L__tmp4940:
	.loc	3 148 84
	ld.u64 	%rd1585, [%SP+208];
	setp.ne.s64 	%p184, %rd1585, 0;
	not.pred 	%p185, %p184;
	not.pred 	%p186, %p185;
	@%p186 bra 	$L__BB21_286;
	bra.uni 	$L__BB21_285;

$L__BB21_285:
	mov.u32 	%r627, 0;
	mov.b32 	%r628, %r627;
	bra.uni 	$L__BB21_286;

$L__BB21_286:
	ld.u64 	%rd1586, [%SP+208];
$L__tmp4941:
	.loc	9 164 25
	ld.f32 	%f44, [%rd1586];
	add.u64 	%rd1587, %SP, 288;
	mov.b64 	%rd1588, %rd1587;
	st.u64 	[%SP+216], %rd1588;
	.loc	9 164 37
	bra.uni	$L__tmp4942;
$L__tmp4942:
	.loc	3 153 84
	ld.u64 	%rd1589, [%SP+216];
	setp.ne.s64 	%p187, %rd1589, 0;
	not.pred 	%p188, %p187;
	not.pred 	%p189, %p188;
	@%p189 bra 	$L__BB21_288;
	bra.uni 	$L__BB21_287;

$L__BB21_287:
	mov.u32 	%r629, 0;
	mov.b32 	%r630, %r629;
	bra.uni 	$L__BB21_288;

$L__BB21_288:
	ld.u64 	%rd1590, [%SP+216];
$L__tmp4943:
	.loc	9 164 37
	ld.f32 	%f45, [%rd1590+4];
	add.u64 	%rd1591, %SP, 288;
	mov.b64 	%rd1592, %rd1591;
	st.u64 	[%SP+224], %rd1592;
	.loc	9 164 49
	bra.uni	$L__tmp4944;
$L__tmp4944:
	.loc	3 158 84
	ld.u64 	%rd1593, [%SP+224];
	setp.ne.s64 	%p190, %rd1593, 0;
	not.pred 	%p191, %p190;
	not.pred 	%p192, %p191;
	@%p192 bra 	$L__BB21_290;
	bra.uni 	$L__BB21_289;

$L__BB21_289:
	mov.u32 	%r631, 0;
	mov.b32 	%r632, %r631;
	bra.uni 	$L__BB21_290;

$L__BB21_290:
	ld.u64 	%rd1594, [%SP+224];
$L__tmp4945:
	.loc	9 164 49
	ld.f32 	%f2280, [%rd1594+8];
	add.u64 	%rd1595, %SP, 272;
	mov.b64 	%rd1596, %rd1595;
	st.u64 	[%SP+232], %rd1596;
	mov.f32 	%f2281, %f44;
$L__tmp4946:
	.loc	9 0 49
	mov.f32 	%f2282, %f45;
$L__tmp4947:
	mov.f32 	%f2283, %f2280;
$L__tmp4948:
	.loc	9 164 49
	bra.uni	$L__tmp4949;
$L__tmp4949:
	.loc	3 56 9
	ld.u64 	%rd1597, [%SP+232];
	st.f32 	[%rd1597], %f2281;
	.loc	3 56 20
	ld.u64 	%rd1598, [%SP+232];
	st.f32 	[%rd1598+4], %f2282;
	.loc	3 56 31
	ld.u64 	%rd1599, [%SP+232];
	st.f32 	[%rd1599+8], %f2283;
$L__tmp4950:
	.loc	9 164 9
	ld.u64 	%rd1600, [%SP+248];
	setp.ne.s64 	%p193, %rd1600, 0;
	not.pred 	%p194, %p193;
	not.pred 	%p195, %p194;
	@%p195 bra 	$L__BB21_292;
	bra.uni 	$L__BB21_291;

$L__BB21_291:
	mov.u32 	%r633, 0;
	mov.b32 	%r634, %r633;
	bra.uni 	$L__BB21_292;

$L__BB21_292:
	ld.f32 	%f2284, [%SP+272];
	ld.f32 	%f2285, [%SP+276];
	ld.f32 	%f2286, [%SP+280];
	ld.f32 	%f2287, [%SP+284];
$L__tmp4951:
	.loc	9 168 46
	st.f32 	[%SP+540], %f2287;
	st.f32 	[%SP+536], %f2286;
	st.f32 	[%SP+532], %f2285;
	st.f32 	[%SP+528], %f2284;
	ld.u64 	%rd1601, [%SP+448];
	ld.f32 	%f2288, [%rd1601+32];
	ld.u64 	%rd1602, [%SP+448];
	ld.f32 	%f2289, [%rd1602+36];
	add.u64 	%rd1603, %SP, 464;
	mov.b64 	%rd1604, %rd1603;
	st.u64 	[%SP+88], %rd1604;
	add.u64 	%rd1605, %SP, 512;
	mov.b64 	%rd1606, %rd1605;
	st.u64 	[%SP+96], %rd1606;
	add.u64 	%rd1607, %SP, 528;
	mov.b64 	%rd1608, %rd1607;
	st.u64 	[%SP+104], %rd1608;
	mov.f32 	%f2290, %f2288;
$L__tmp4952:
	.loc	9 0 46
	mov.f32 	%f2291, %f2289;
$L__tmp4953:
	.loc	9 168 46
	bra.uni	$L__tmp4954;
$L__tmp4954:
	.loc	10 19 11
	ld.u64 	%rd1609, [%SP+88];
	ld.u64 	%rd1610, [%SP+96];
	ld.f32 	%f2292, [%rd1610];
	ld.f32 	%f2293, [%rd1610+4];
	ld.f32 	%f2294, [%rd1610+8];
	ld.f32 	%f2295, [%rd1610+12];
	st.f32 	[%rd1609+12], %f2295;
	st.f32 	[%rd1609+8], %f2294;
	st.f32 	[%rd1609+4], %f2293;
	st.f32 	[%rd1609], %f2292;
	.loc	10 19 17
	ld.u64 	%rd1611, [%SP+88];
	add.s64 	%rd1612, %rd1611, 16;
	ld.u64 	%rd1613, [%SP+104];
	ld.f32 	%f2296, [%rd1613];
	ld.f32 	%f2297, [%rd1613+4];
	ld.f32 	%f2298, [%rd1613+8];
	ld.f32 	%f2299, [%rd1613+12];
	st.f32 	[%rd1612+12], %f2299;
	st.f32 	[%rd1612+8], %f2298;
	st.f32 	[%rd1612+4], %f2297;
	st.f32 	[%rd1611+16], %f2296;
	.loc	10 19 23
	ld.u64 	%rd1614, [%SP+88];
	st.f32 	[%rd1614+32], %f2290;
	.loc	10 19 35
	ld.u64 	%rd1615, [%SP+88];
	st.f32 	[%rd1615+36], %f2291;
$L__tmp4955:
	.loc	9 168 9
	setp.ne.s64 	%p196, %rd91, 0;
	not.pred 	%p197, %p196;
	not.pred 	%p198, %p197;
	@%p198 bra 	$L__BB21_294;
	bra.uni 	$L__BB21_293;

$L__BB21_293:
	mov.u32 	%r635, 0;
	mov.b32 	%r636, %r635;
	bra.uni 	$L__BB21_294;

$L__BB21_294:
	ld.f32 	%f2300, [%SP+464];
	ld.f32 	%f2301, [%SP+468];
	ld.f32 	%f2302, [%SP+472];
	ld.f32 	%f2303, [%SP+476];
	ld.f32 	%f2304, [%SP+480];
	ld.f32 	%f2305, [%SP+484];
	ld.f32 	%f2306, [%SP+488];
	ld.f32 	%f2307, [%SP+492];
	ld.f32 	%f2308, [%SP+496];
	ld.f32 	%f2309, [%SP+500];
	ld.u8 	%rs39, [%SP+504];
	ld.u8 	%rs40, [%SP+505];
	ld.u8 	%rs41, [%SP+506];
	ld.u8 	%rs42, [%SP+507];
	ld.u8 	%rs43, [%SP+508];
	ld.u8 	%rs44, [%SP+509];
	ld.u8 	%rs45, [%SP+510];
	ld.u8 	%rs46, [%SP+511];
$L__tmp4956:
	.loc	11 36 17
	st.u8 	[%SP+6383], %rs46;
	st.u8 	[%SP+6382], %rs45;
	st.u8 	[%SP+6381], %rs44;
	st.u8 	[%SP+6380], %rs43;
	st.u8 	[%SP+6379], %rs42;
	st.u8 	[%SP+6378], %rs41;
	st.u8 	[%SP+6377], %rs40;
	st.u8 	[%SP+6376], %rs39;
	st.f32 	[%SP+6372], %f2309;
	st.f32 	[%SP+6368], %f2308;
	st.f32 	[%SP+6364], %f2307;
	st.f32 	[%SP+6360], %f2306;
	st.f32 	[%SP+6356], %f2305;
	st.f32 	[%SP+6352], %f2304;
	st.f32 	[%SP+6348], %f2303;
	st.f32 	[%SP+6344], %f2302;
	st.f32 	[%SP+6340], %f2301;
	st.f32 	[%SP+6336], %f2300;
	add.u64 	%rd1616, %SP, 6336;
	mov.b64 	%rd1617, %rd1616;
	st.u64 	[%SP+80], %rd1617;
	.loc	11 38 16
	bra.uni	$L__tmp4957;
$L__tmp4957:
	.loc	3 158 84
	ld.u64 	%rd1618, [%SP+80];
	setp.ne.s64 	%p199, %rd1618, 0;
	not.pred 	%p200, %p199;
	not.pred 	%p201, %p200;
	@%p201 bra 	$L__BB21_296;
	bra.uni 	$L__BB21_295;

$L__BB21_295:
	mov.u32 	%r637, 0;
	mov.b32 	%r638, %r637;
	bra.uni 	$L__BB21_296;

$L__BB21_296:
	ld.u64 	%rd1619, [%SP+80];
$L__tmp4958:
	.loc	11 38 16
	ld.f32 	%f2310, [%rd1619+8];
	neg.f32 	%f46, %f2310;
	add.u64 	%rd1620, %SP, 6336;
	add.s64 	%rd130, %rd1620, 16;
$L__tmp4959:
	.loc	11 38 28
	bra.uni	$L__tmp4960;
$L__tmp4960:
	.loc	3 158 84
	setp.ne.s64 	%p202, %rd130, 0;
	not.pred 	%p203, %p202;
	not.pred 	%p204, %p203;
	@%p204 bra 	$L__BB21_298;
	bra.uni 	$L__BB21_297;

$L__BB21_297:
	mov.u32 	%r639, 0;
	mov.b32 	%r640, %r639;
	bra.uni 	$L__BB21_298;
$L__tmp4961:

$L__BB21_298:
	.loc	11 38 28
	ld.f32 	%f2311, [%rd130+8];
	div.rn.f32 	%f47, %f46, %f2311;
$L__tmp4962:
	.loc	11 0 28
	add.u64 	%rd1621, %SP, 6336;
	mov.b64 	%rd1622, %rd1621;
	st.u64 	[%SP+64], %rd1622;
	mov.f32 	%f2312, %f47;
	st.f32 	[%SP+72], %f2312;
	.loc	11 40 22
	bra.uni	$L__tmp4963;
$L__tmp4963:
	.loc	10 22 109
	ld.u64 	%rd1623, [%SP+64];
	add.s64 	%rd131, %rd1623, 16;
	ld.u64 	%rd132, [%SP+64];
	add.u64 	%rd1624, %SP, 72;
	mov.b64 	%rd133, %rd1624;
$L__tmp4964:
	.loc	10 0 109
	add.u64 	%rd1625, %SP, 48;
$L__tmp4965:
	mov.b64 	%rd1626, %rd1625;
	st.u64 	[%SP+40], %rd1626;
	.loc	10 22 116
	bra.uni	$L__tmp4966;
$L__tmp4966:
	.loc	3 230 19
	mov.u64 	%rd1627, 0;
	mov.b64 	%rd134, %rd1627;
$L__tmp4967:
	.loc	3 230 5
	mov.u64 	%rd1818, %rd134;
$L__tmp4968:
	bra.uni 	$L__BB21_299;

$L__BB21_299:
	mov.u64 	%rd135, %rd1818;
$L__tmp4969:
	setp.lt.u64 	%p205, %rd135, 3;
	not.pred 	%p206, %p205;
	@%p206 bra 	$L__BB21_311;
	bra.uni 	$L__BB21_300;

$L__BB21_300:
$L__tmp4970:
	.loc	3 231 9
	ld.f32 	%f48, [%rd133];
	mov.b64 	%rd1641, %rd131;
	st.u64 	[%SP+32], %rd1641;
	mov.b64 	%rd136, %rd135;
$L__tmp4971:
	.loc	3 231 36
	bra.uni	$L__tmp4972;
$L__tmp4972:
	.loc	3 136 8
	setp.lt.u64 	%p216, %rd136, 3;
	not.pred 	%p217, %p216;
	@%p217 bra 	$L__BB21_302;
	bra.uni 	$L__BB21_301;

$L__BB21_301:
	bra.uni 	$L__BB21_303;

$L__BB21_302:
	.loc	3 136 23
	mov.u64 	%rd1642, $str;
	cvta.global.u64 	%rd1643, %rd1642;
	mov.u64 	%rd1644, $str$1;
	cvta.global.u64 	%rd1645, %rd1644;
	mov.u64 	%rd1646, __unnamed_1;
	cvta.global.u64 	%rd1647, %rd1646;
	mov.u32 	%r649, 136;
	{ // callseq 306, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1643;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1645;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r649;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1647;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 306
	bra.uni 	$L__BB21_303;

$L__BB21_303:
	.loc	3 137 9
	ld.u64 	%rd1648, [%SP+32];
	setp.ne.s64 	%p218, %rd1648, 0;
	not.pred 	%p219, %p218;
	not.pred 	%p220, %p219;
	@%p220 bra 	$L__BB21_305;
	bra.uni 	$L__BB21_304;

$L__BB21_304:
	mov.u32 	%r650, 0;
	mov.b32 	%r651, %r650;
	bra.uni 	$L__BB21_305;

$L__BB21_305:
	ld.u64 	%rd1649, [%SP+32];
	shl.b64 	%rd1650, %rd136, 2;
	add.s64 	%rd1651, %rd1649, %rd1650;
$L__tmp4973:
	.loc	3 231 36
	ld.f32 	%f49, [%rd1651];
	mov.b64 	%rd1652, %rd132;
	st.u64 	[%SP+24], %rd1652;
	mov.b64 	%rd137, %rd135;
$L__tmp4974:
	.loc	3 231 42
	bra.uni	$L__tmp4975;
$L__tmp4975:
	.loc	3 136 8
	setp.lt.u64 	%p221, %rd137, 3;
	not.pred 	%p222, %p221;
	@%p222 bra 	$L__BB21_307;
	bra.uni 	$L__BB21_306;

$L__BB21_306:
	bra.uni 	$L__BB21_308;

$L__BB21_307:
	.loc	3 136 23
	mov.u64 	%rd1653, $str;
	cvta.global.u64 	%rd1654, %rd1653;
	mov.u64 	%rd1655, $str$1;
	cvta.global.u64 	%rd1656, %rd1655;
	mov.u64 	%rd1657, __unnamed_1;
	cvta.global.u64 	%rd1658, %rd1657;
	mov.u32 	%r652, 136;
	{ // callseq 307, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1654;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1656;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r652;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1658;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 307
	bra.uni 	$L__BB21_308;

$L__BB21_308:
	.loc	3 137 9
	ld.u64 	%rd1659, [%SP+24];
	setp.ne.s64 	%p223, %rd1659, 0;
	not.pred 	%p224, %p223;
	not.pred 	%p225, %p224;
	@%p225 bra 	$L__BB21_310;
	bra.uni 	$L__BB21_309;

$L__BB21_309:
	mov.u32 	%r653, 0;
	mov.b32 	%r654, %r653;
	bra.uni 	$L__BB21_310;

$L__BB21_310:
	ld.u64 	%rd1660, [%SP+24];
	shl.b64 	%rd1661, %rd137, 2;
	add.s64 	%rd1662, %rd1660, %rd1661;
$L__tmp4976:
	.loc	3 231 42
	ld.f32 	%f2316, [%rd1662];
	.loc	3 231 23
	{ // callseq 308, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f48;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f49;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f2316;
	.param .b32 retval0;
	call.uni (retval0), 
	__fmaf_rn, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32 	%f2317, [retval0+0];
	} // callseq 308
	shl.b64 	%rd1663, %rd135, 2;
	add.u64 	%rd1664, %SP, 48;
	add.s64 	%rd1665, %rd1664, %rd1663;
	st.f32 	[%rd1665], %f2317;
$L__tmp4977:
	.loc	3 230 34
	add.s64 	%rd138, %rd135, 1;
$L__tmp4978:
	mov.u64 	%rd1818, %rd138;
$L__tmp4979:
	bra.uni 	$L__BB21_299;
$L__tmp4980:

$L__BB21_311:
	.loc	3 232 5
	ld.f32 	%f53, [%SP+60];
	ld.f32 	%f52, [%SP+56];
	ld.f32 	%f51, [%SP+52];
	ld.f32 	%f50, [%SP+48];
$L__tmp4981:
	.loc	10 22 109
	ld.u64 	%rd1628, [%SP+64];
	setp.ne.s64 	%p207, %rd1628, 0;
	not.pred 	%p208, %p207;
	not.pred 	%p209, %p208;
	@%p209 bra 	$L__BB21_313;
	bra.uni 	$L__BB21_312;

$L__BB21_312:
	mov.u32 	%r641, 0;
	mov.b32 	%r642, %r641;
	bra.uni 	$L__BB21_313;
$L__tmp4982:

$L__BB21_313:
	.loc	11 40 22
	st.f32 	[%SP+6384], %f50;
	st.f32 	[%SP+6388], %f51;
	st.f32 	[%SP+6392], %f52;
	st.f32 	[%SP+6396], %f53;
	add.u64 	%rd1629, %SP, 6384;
	mov.b64 	%rd1630, %rd1629;
	st.u64 	[%SP+16], %rd1630;
	.loc	11 41 33
	bra.uni	$L__tmp4983;
$L__tmp4983:
	.loc	3 148 84
	ld.u64 	%rd1631, [%SP+16];
	setp.ne.s64 	%p210, %rd1631, 0;
	not.pred 	%p211, %p210;
	not.pred 	%p212, %p211;
	@%p212 bra 	$L__BB21_315;
	bra.uni 	$L__BB21_314;

$L__BB21_314:
	mov.u32 	%r643, 0;
	mov.b32 	%r644, %r643;
	bra.uni 	$L__BB21_315;

$L__BB21_315:
	ld.u64 	%rd1632, [%SP+16];
$L__tmp4984:
	.loc	11 41 33
	ld.f32 	%f54, [%rd1632];
	add.u64 	%rd1633, %SP, 6384;
	mov.b64 	%rd1634, %rd1633;
	st.u64 	[%SP+8], %rd1634;
	.loc	11 41 44
	bra.uni	$L__tmp4985;
$L__tmp4985:
	.loc	3 153 84
	ld.u64 	%rd1635, [%SP+8];
	setp.ne.s64 	%p213, %rd1635, 0;
	not.pred 	%p214, %p213;
	not.pred 	%p215, %p214;
	@%p215 bra 	$L__BB21_317;
	bra.uni 	$L__BB21_316;

$L__BB21_316:
	mov.u32 	%r645, 0;
	mov.b32 	%r646, %r645;
	bra.uni 	$L__BB21_317;

$L__BB21_317:
	ld.u64 	%rd1636, [%SP+8];
$L__tmp4986:
	.loc	11 41 44
	ld.f32 	%f2313, [%rd1636+4];
	add.u64 	%rd1637, %SP, 6400;
	mov.b64 	%rd1638, %rd1637;
	st.u64 	[%SP+0], %rd1638;
	mov.f32 	%f2314, %f54;
$L__tmp4987:
	.loc	11 0 44
	mov.f32 	%f2315, %f2313;
$L__tmp4988:
	.loc	11 41 44
	bra.uni	$L__tmp4989;
$L__tmp4989:
	.loc	3 51 9
	ld.u64 	%rd1639, [%SP+0];
	st.f32 	[%rd1639], %f2314;
	.loc	3 51 20
	ld.u64 	%rd1640, [%SP+0];
	st.f32 	[%rd1640+4], %f2315;
$L__tmp4990:
	.loc	11 43 5
	ld.u32 	%r647, [%rd1];
	mov.u32 	%r648, 0;
	{ // callseq 305, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f47;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1637;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r648;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r647;
	call.uni 
	_Z39set_preliminary_intersection_to_payloadfRKN5optix5ArrayIfLm2EEEjj, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 305
	.loc	11 45 1
	ret;
$L__tmp4991:
$L__func_end21:

}
	// .globl	_ZN5optix5ArrayIfLm2EEC1ILm2ELi0EEEff
.visible .func _ZN5optix5ArrayIfLm2EEC1ILm2ELi0EEEff(
	.param .b64 _ZN5optix5ArrayIfLm2EEC1ILm2ELi0EEEff_param_0,
	.param .b32 _ZN5optix5ArrayIfLm2EEC1ILm2ELi0EEEff_param_1,
	.param .b32 _ZN5optix5ArrayIfLm2EEC1ILm2ELi0EEEff_param_2
)
{
	.reg .f32 	%f<3>;
	.reg .b64 	%rd<2>;
	.loc	3 50 0
$L__func_begin22:
	.loc	3 50 0


	ld.param.u64 	%rd1, [_ZN5optix5ArrayIfLm2EEC1ILm2ELi0EEEff_param_0];
	ld.param.f32 	%f1, [_ZN5optix5ArrayIfLm2EEC1ILm2ELi0EEEff_param_1];
	ld.param.f32 	%f2, [_ZN5optix5ArrayIfLm2EEC1ILm2ELi0EEEff_param_2];
$L__tmp4992:
	.loc	3 51 9
	st.f32 	[%rd1], %f1;
	.loc	3 51 20
	st.f32 	[%rd1+4], %f2;
	.loc	3 52 5
	ret;
$L__tmp4993:
$L__func_end22:

}
	// .globl	__closesthit__mesh
.visible .entry __closesthit__mesh()
{
	.local .align 16 .b8 	__local_depot23[32];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .f32 	%f<12>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<7>;
	.loc	21 8 0
$L__func_begin23:
	.loc	21 8 0


	mov.u64 	%SPL, __local_depot23;
	cvta.local.u64 	%SP, %SPL;
	.loc	21 9 63
	bra.uni	$L__tmp4994;
$L__tmp4994:
	.loc	17 1264 5
	// begin inline asm
	call (%rd1), _optix_get_sbt_data_ptr_64, ();
	// end inline asm
$L__tmp4995:
	.loc	17 1265 5
	mov.b64 	%rd2, %rd1;
$L__tmp4996:
	.loc	21 10 31
	bra.uni	$L__tmp4997;
$L__tmp4997:
	.loc	17 1149 5
	// begin inline asm
	call (%r1), _optix_read_primitive_idx, ();
	// end inline asm
$L__tmp4998:
	.loc	17 1150 5
	mov.b32 	%r2, %r1;
$L__tmp4999:
	.loc	21 10 31
	mov.b32 	%r3, %r2;
$L__tmp5000:
	.loc	21 12 15
	bra.uni	$L__tmp5001;
$L__tmp5001:
	.loc	17 593 5
	// begin inline asm
	call (%f1), _optix_get_ray_tmax, ();
	// end inline asm
$L__tmp5002:
	.loc	17 594 5
	mov.f32 	%f4, %f1;
$L__tmp5003:
	.loc	21 12 15
	mov.f32 	%f5, %f4;
$L__tmp5004:
	.loc	21 13 24
	bra.uni	$L__tmp5005;
$L__tmp5005:
	.loc	17 1239 5
	// begin inline asm
	call (%f2, %f3), _optix_get_triangle_barycentrics, ();
	// end inline asm
$L__tmp5006:
	.loc	17 1240 12
	{ // callseq 320, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f2;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f3;
	.param .align 8 .b8 retval0[8];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float2Eff, 
	(
	param0, 
	param1
	);
	ld.param.v2.f32 	{%f6, %f7}, [retval0+0];
	} // callseq 320
$L__tmp5007:
	.loc	21 13 24
	st.f32 	[%SP+12], %f7;
	st.f32 	[%SP+8], %f6;
	.loc	21 14 14
	ld.f32 	%f8, [%SP+8];
	ld.f32 	%f9, [%SP+12];
	add.u64 	%rd3, %SP, 16;
	mov.b64 	%rd4, %rd3;
	st.u64 	[%SP+0], %rd4;
	mov.f32 	%f10, %f8;
$L__tmp5008:
	.loc	21 0 14
	mov.f32 	%f11, %f9;
$L__tmp5009:
	.loc	21 14 14
	bra.uni	$L__tmp5010;
$L__tmp5010:
	.loc	3 51 9
	ld.u64 	%rd5, [%SP+0];
	st.f32 	[%rd5], %f10;
	.loc	3 51 20
	ld.u64 	%rd6, [%SP+0];
	st.f32 	[%rd6+4], %f11;
$L__tmp5011:
	.loc	21 16 5
	ld.u32 	%r4, [%rd2];
	{ // callseq 321, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f5;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd3;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r3;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r4;
	call.uni 
	_Z39set_preliminary_intersection_to_payloadfRKN5optix5ArrayIfLm2EEEjj, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 321
	.loc	21 18 1
	ret;
$L__tmp5012:
$L__func_end23:

}
	// .globl	__intersection__rectangle
.visible .entry __intersection__rectangle()
{
	.local .align 16 .b8 	__local_depot24[6400];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<288>;
	.reg .b16 	%rs<48>;
	.reg .f32 	%f<2345>;
	.reg .b32 	%r<723>;
	.reg .b64 	%rd<1822>;
	.loc	12 12 0
$L__func_begin24:
	.loc	12 12 0


	mov.u64 	%SPL, __local_depot24;
	cvta.local.u64 	%SP, %SPL;
	.loc	12 13 62
	bra.uni	$L__tmp5013;
$L__tmp5013:
	.loc	17 1264 5
	// begin inline asm
	call (%rd142), _optix_get_sbt_data_ptr_64, ();
	// end inline asm
$L__tmp5014:
	.loc	17 1265 5
	mov.b64 	%rd143, %rd142;
$L__tmp5015:
	.loc	12 14 30
	ld.u64 	%rd1, [%rd143+8];
	add.u64 	%rd2, %SP, 6240;
$L__tmp5016:
	.loc	12 0 30
	mov.b64 	%rd144, %rd2;
	st.u64 	[%SP+6176], %rd144;
	.loc	10 27 11
	bra.uni	$L__tmp5017;
$L__tmp5017:
	.loc	10 15 79
	ld.u64 	%rd145, [%SP+6176];
	ld.u64 	%rd146, [%SP+6176];
$L__tmp5018:
	.loc	10 28 69
	bra.uni	$L__tmp5019;
$L__tmp5019:
	.loc	17 550 5
	// begin inline asm
	call (%f54), _optix_get_world_ray_origin_x, ();
	// end inline asm
$L__tmp5020:
	.loc	17 551 5
	// begin inline asm
	call (%f55), _optix_get_world_ray_origin_y, ();
	// end inline asm
$L__tmp5021:
	.loc	17 552 5
	// begin inline asm
	call (%f56), _optix_get_world_ray_origin_z, ();
	// end inline asm
$L__tmp5022:
	.loc	17 553 12
	{ // callseq 322, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f54;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f55;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f56;
	.param .align 4 .b8 retval0[12];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float3Efff, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32 	%f57, [retval0+0];
	ld.param.f32 	%f58, [retval0+4];
	ld.param.f32 	%f59, [retval0+8];
	} // callseq 322
	st.f32 	[%SP+6120], %f59;
	st.f32 	[%SP+6116], %f58;
	st.f32 	[%SP+6112], %f57;
$L__tmp5023:
	.loc	17 818 9
	bra.uni	$L__tmp5024;
$L__tmp5024:
	.loc	17 879 5
	// begin inline asm
	call (%r125), _optix_get_transform_list_size, ();
	// end inline asm
$L__tmp5025:
	.loc	17 880 5
	mov.b32 	%r126, %r125;
$L__tmp5026:
	.loc	17 818 9
	setp.eq.s32 	%p11, %r126, 0;
	not.pred 	%p12, %p11;
	@%p12 bra 	$L__BB24_2;
	bra.uni 	$L__BB24_1;

$L__BB24_1:
	.loc	10 28 27
	bra.uni	$L__tmp5027;
$L__tmp5027:
	.loc	17 819 9
	ld.f32 	%f3, [%SP+6120];
	ld.f32 	%f2, [%SP+6116];
	ld.f32 	%f1, [%SP+6112];
	mov.f32 	%f2339, %f1;
	mov.f32 	%f2340, %f2;
	mov.f32 	%f2341, %f3;
	bra.uni 	$L__BB24_94;
$L__tmp5028:

$L__BB24_2:
	.loc	17 0 9
	add.u64 	%rd147, %SP, 6128;
	mov.b64 	%rd148, %rd147;
	st.u64 	[%SP+5984], %rd148;
	add.u64 	%rd149, %SP, 6144;
	mov.b64 	%rd150, %rd149;
	st.u64 	[%SP+5992], %rd150;
	add.u64 	%rd151, %SP, 6160;
	mov.b64 	%rd152, %rd151;
	st.u64 	[%SP+6000], %rd152;
	.loc	20 332 31
	bra.uni	$L__tmp5029;
$L__tmp5029:
	.loc	17 879 5
	// begin inline asm
	call (%r127), _optix_get_transform_list_size, ();
	// end inline asm
$L__tmp5030:
	.loc	17 880 5
	mov.b32 	%r128, %r127;
$L__tmp5031:
	.loc	20 332 31
	mov.b32 	%r1, %r128;
$L__tmp5032:
	.loc	20 333 24
	bra.uni	$L__tmp5033;
$L__tmp5033:
	.loc	17 600 5
	// begin inline asm
	call (%f60), _optix_get_ray_time, ();
	// end inline asm
$L__tmp5034:
	.loc	17 601 5
	mov.f32 	%f61, %f60;
$L__tmp5035:
	.loc	20 333 24
	mov.f32 	%f4, %f61;
$L__tmp5036:
	.loc	17 822 5
	bra.uni	$L__tmp5037;
$L__tmp5037:
	.loc	20 336 25
	mov.u32 	%r129, 0;
	mov.b32 	%r2, %r129;
$L__tmp5038:
	.loc	20 336 5
	mov.u32 	%r683, %r2;
$L__tmp5039:
	bra.uni 	$L__BB24_3;

$L__BB24_3:
	mov.u32 	%r3, %r683;
$L__tmp5040:
	setp.lt.u32 	%p13, %r3, %r1;
	not.pred 	%p14, %p13;
	@%p14 bra 	$L__BB24_93;
	bra.uni 	$L__BB24_4;

$L__BB24_4:
	.loc	20 0 5
	mov.b32 	%r130, %r3;
$L__tmp5041:
	.loc	20 338 41
	bra.uni	$L__tmp5042;
$L__tmp5042:
	.loc	17 886 5
	// begin inline asm
	call (%rd182), _optix_get_transform_list_handle, (%r130);
	// end inline asm
$L__tmp5043:
	.loc	17 887 5
	mov.b64 	%rd184, %rd182;
$L__tmp5044:
	.loc	20 338 41
	mov.b64 	%rd185, %rd184;
$L__tmp5045:
	.loc	20 0 41
	add.u64 	%rd186, %SP, 6016;
	mov.b64 	%rd187, %rd186;
	st.u64 	[%SP+5936], %rd187;
	add.u64 	%rd188, %SP, 6032;
	mov.b64 	%rd189, %rd188;
	st.u64 	[%SP+5944], %rd189;
	add.u64 	%rd190, %SP, 6048;
	mov.b64 	%rd191, %rd190;
	st.u64 	[%SP+5952], %rd191;
	mov.b64 	%rd3, %rd185;
$L__tmp5046:
	mov.f32 	%f5, %f4;
$L__tmp5047:
	mov.u16 	%rs3, 0;
	mov.b16 	%rs1, %rs3;
$L__tmp5048:
	mov.b64 	%rd183, %rd3;
$L__tmp5049:
	.loc	20 284 37
	bra.uni	$L__tmp5050;
$L__tmp5050:
	.loc	17 893 5
	// begin inline asm
	call (%r131), _optix_get_transform_type_from_handle, (%rd183);
	// end inline asm
$L__tmp5051:
	.loc	17 894 5
	mov.b32 	%r132, %r131;
$L__tmp5052:
	.loc	20 284 37
	mov.b32 	%r4, %r132;
$L__tmp5053:
	.loc	20 286 5
	setp.eq.s32 	%p16, %r4, 2;
	mov.pred 	%p15, -1;
	mov.pred 	%p283, %p15;
	@%p16 bra 	$L__BB24_6;
	bra.uni 	$L__BB24_5;

$L__BB24_5:
	setp.eq.s32 	%p1, %r4, 3;
	mov.pred 	%p283, %p1;
	bra.uni 	$L__BB24_6;

$L__BB24_6:
	mov.pred 	%p2, %p283;
	not.pred 	%p17, %p2;
	@%p17 bra 	$L__BB24_65;
	bra.uni 	$L__BB24_7;

$L__BB24_7:
	.loc	20 341 9
	bra.uni	$L__tmp5054;
$L__tmp5054:
	.loc	20 288 9
	setp.eq.s32 	%p33, %r4, 2;
	not.pred 	%p34, %p33;
	@%p34 bra 	$L__BB24_32;
	bra.uni 	$L__BB24_8;

$L__BB24_8:
	.loc	20 0 9
	mov.b64 	%rd554, %rd3;
$L__tmp5055:
	.loc	20 290 63
	bra.uni	$L__tmp5056;
$L__tmp5056:
	.loc	17 914 5
	// begin inline asm
	call (%rd553), _optix_get_matrix_motion_transform_from_handle, (%rd554);
	// end inline asm
$L__tmp5057:
	.loc	20 290 63
	mov.b64 	%rd555, %rd553;
	st.u64 	[%SP+5960], %rd555;
	.loc	20 291 13
	ld.u64 	%rd556, [%SP+5936];
	ld.u64 	%rd557, [%SP+5944];
	ld.u64 	%rd558, [%SP+5952];
	ld.u64 	%rd559, [%SP+5960];
	mov.b64 	%rd560, %rd556;
	st.u64 	[%SP+5752], %rd560;
	mov.b64 	%rd561, %rd557;
	st.u64 	[%SP+5760], %rd561;
	mov.b64 	%rd562, %rd558;
	st.u64 	[%SP+5768], %rd562;
	mov.b64 	%rd563, %rd559;
	st.u64 	[%SP+5776], %rd563;
	mov.f32 	%f6, %f5;
$L__tmp5058:
	.loc	20 291 13
	bra.uni	$L__tmp5059;
$L__tmp5059:
	.loc	20 241 5
	ld.u64 	%rd564, [%SP+5776];
	mov.b64 	%rd565, %rd564;
	st.u64 	[%SP+5616], %rd565;
	.loc	20 241 42
	bra.uni	$L__tmp5060;
$L__tmp5060:
	.loc	20 63 18
	mov.u32 	%r248, 0;
	mov.b32 	%r5, %r248;
$L__tmp5061:
	.loc	20 63 5
	mov.u32 	%r684, %r5;
$L__tmp5062:
	bra.uni 	$L__BB24_9;

$L__BB24_9:
	mov.u32 	%r6, %r684;
$L__tmp5063:
	cvt.s64.s32 	%rd566, %r6;
	setp.lt.u64 	%p55, %rd566, 128;
	not.pred 	%p56, %p55;
	@%p56 bra 	$L__BB24_11;
	bra.uni 	$L__BB24_10;

$L__BB24_10:
$L__tmp5064:
	.loc	20 64 9
	cvt.s64.s32 	%rd816, %r6;
	add.u64 	%rd817, %SP, 5624;
	add.s64 	%rd818, %rd817, %rd816;
	ld.u64 	%rd819, [%SP+5616];
	cvt.s64.s32 	%rd820, %r6;
	add.s64 	%rd814, %rd819, %rd820;
$L__tmp5065:
	.loc	20 64 40
	bra.uni	$L__tmp5066;
$L__tmp5066:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd813, %rd814;
	// end inline asm
$L__tmp5067:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r358,%r359,%r360,%r361}, [%rd813];
	// end inline asm
	st.u32 	[%SP+5600], %r358;
	st.u32 	[%SP+5604], %r359;
	st.u32 	[%SP+5608], %r360;
	st.u32 	[%SP+5612], %r361;
	.loc	20 56 5
	ld.u32 	%r362, [%SP+5600];
	ld.u32 	%r363, [%SP+5604];
	ld.u32 	%r364, [%SP+5608];
	ld.u32 	%r365, [%SP+5612];
$L__tmp5068:
	.loc	20 64 40
	st.u32 	[%rd818+12], %r365;
	st.u32 	[%rd818+8], %r364;
	st.u32 	[%rd818+4], %r363;
	st.u32 	[%rd818], %r362;
$L__tmp5069:
	.loc	20 63 42
	add.s32 	%r7, %r6, 16;
$L__tmp5070:
	mov.u32 	%r684, %r7;
$L__tmp5071:
	bra.uni 	$L__BB24_9;
$L__tmp5072:

$L__BB24_11:
	.loc	20 65 5
	ld.u64 	%rd567, [%SP+5624];
	ld.u16 	%rs11, [%SP+5632];
	ld.u16 	%rs12, [%SP+5634];
	ld.f32 	%f597, [%SP+5636];
	ld.f32 	%f598, [%SP+5640];
	ld.u32 	%r249, [%SP+5644];
	ld.u32 	%r250, [%SP+5648];
	ld.u32 	%r251, [%SP+5652];
	ld.f32 	%f599, [%SP+5656];
	ld.f32 	%f600, [%SP+5660];
	ld.f32 	%f601, [%SP+5664];
	ld.f32 	%f602, [%SP+5668];
	ld.f32 	%f603, [%SP+5672];
	ld.f32 	%f604, [%SP+5676];
	ld.f32 	%f605, [%SP+5680];
	ld.f32 	%f606, [%SP+5684];
	ld.f32 	%f607, [%SP+5688];
	ld.f32 	%f608, [%SP+5692];
	ld.f32 	%f609, [%SP+5696];
	ld.f32 	%f610, [%SP+5700];
	ld.f32 	%f611, [%SP+5704];
	ld.f32 	%f612, [%SP+5708];
	ld.f32 	%f613, [%SP+5712];
	ld.f32 	%f614, [%SP+5716];
	ld.f32 	%f615, [%SP+5720];
	ld.f32 	%f616, [%SP+5724];
	ld.f32 	%f617, [%SP+5728];
	ld.f32 	%f618, [%SP+5732];
	ld.f32 	%f619, [%SP+5736];
	ld.f32 	%f620, [%SP+5740];
	ld.f32 	%f621, [%SP+5744];
	ld.f32 	%f622, [%SP+5748];
$L__tmp5073:
	.loc	20 241 42
	st.f32 	[%SP+5932], %f622;
	st.f32 	[%SP+5928], %f621;
	st.f32 	[%SP+5924], %f620;
	st.f32 	[%SP+5920], %f619;
	st.f32 	[%SP+5916], %f618;
	st.f32 	[%SP+5912], %f617;
	st.f32 	[%SP+5908], %f616;
	st.f32 	[%SP+5904], %f615;
	st.f32 	[%SP+5900], %f614;
	st.f32 	[%SP+5896], %f613;
	st.f32 	[%SP+5892], %f612;
	st.f32 	[%SP+5888], %f611;
	st.f32 	[%SP+5884], %f610;
	st.f32 	[%SP+5880], %f609;
	st.f32 	[%SP+5876], %f608;
	st.f32 	[%SP+5872], %f607;
	st.f32 	[%SP+5868], %f606;
	st.f32 	[%SP+5864], %f605;
	st.f32 	[%SP+5860], %f604;
	st.f32 	[%SP+5856], %f603;
	st.f32 	[%SP+5852], %f602;
	st.f32 	[%SP+5848], %f601;
	st.f32 	[%SP+5844], %f600;
	st.f32 	[%SP+5840], %f599;
	st.u32 	[%SP+5836], %r251;
	st.u32 	[%SP+5832], %r250;
	st.u32 	[%SP+5828], %r249;
	st.f32 	[%SP+5824], %f598;
	st.f32 	[%SP+5820], %f597;
	st.u16 	[%SP+5818], %rs12;
	st.u16 	[%SP+5816], %rs11;
	st.u64 	[%SP+5808], %rd567;
	add.u64 	%rd568, %SP, 5808;
	add.s64 	%rd569, %rd568, 8;
	ld.u16 	%rs13, [%rd569+2];
	ld.f32 	%f623, [%rd569+4];
	ld.f32 	%f624, [%rd569+8];
	ld.u16 	%rs14, [%SP+5816];
	st.f32 	[%SP+5792], %f624;
	st.f32 	[%SP+5788], %f623;
	st.u16 	[%SP+5786], %rs13;
	st.u16 	[%SP+5784], %rs14;
	add.u64 	%rd570, %SP, 5796;
	mov.b64 	%rd571, %rd570;
$L__tmp5074:
	.loc	20 0 42
	add.u64 	%rd572, %SP, 5800;
	mov.b64 	%rd573, %rd572;
$L__tmp5075:
	add.u64 	%rd574, %SP, 5784;
	mov.b64 	%rd575, %rd574;
	st.u64 	[%SP+5584], %rd575;
	mov.f32 	%f625, %f6;
$L__tmp5076:
	.loc	20 241 5
	bra.uni	$L__tmp5077;
$L__tmp5077:
	.loc	20 217 27
	ld.u64 	%rd576, [%SP+5584];
	ld.f32 	%f626, [%rd576+4];
	mov.f32 	%f627, %f626;
$L__tmp5078:
	.loc	20 218 25
	ld.u64 	%rd577, [%SP+5584];
	ld.f32 	%f628, [%rd577+8];
	mov.f32 	%f629, %f628;
$L__tmp5079:
	.loc	20 219 30
	ld.u64 	%rd578, [%SP+5584];
	ld.u16 	%rs15, [%rd578];
	cvt.u32.u16 	%r252, %rs15;
	sub.s32 	%r253, %r252, 1;
	cvt.rn.f32.s32 	%f630, %r253;
$L__tmp5080:
	.loc	20 224 22
	sub.f32 	%f631, %f625, %f627;
	mul.f32 	%f632, %f631, %f630;
	sub.f32 	%f633, %f629, %f627;
	div.rn.f32 	%f634, %f632, %f633;
	.loc	20 224 34
	{ // callseq 340, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f630;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f634;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3minEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f635, [retval0+0];
	} // callseq 340
	.loc	20 224 24
	mov.f32 	%f636, 0f00000000;
	{ // callseq 341, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f636;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f635;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3maxEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f637, [retval0+0];
$L__tmp5081:
	} // callseq 341
	.loc	20 225 26
	{ // callseq 342, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f637;
	.param .b32 retval0;
	call.uni (retval0), 
	floorf, 
	(
	param0
	);
	ld.param.f32 	%f638, [retval0+0];
$L__tmp5082:
	} // callseq 342
	.loc	20 227 5
	sub.f32 	%f639, %f637, %f638;
	st.f32 	[%rd571], %f639;
	.loc	20 228 5
	cvt.rzi.s32.f32 	%r254, %f638;
	st.u32 	[%rd573], %r254;
$L__tmp5083:
	.loc	20 244 29
	ld.u64 	%rd579, [%SP+5776];
	add.s64 	%rd580, %rd579, 32;
	ld.u32 	%r255, [%SP+5800];
	cvt.s64.s32 	%rd581, %r255;
	mul.lo.s64 	%rd582, %rd581, 48;
	add.s64 	%rd583, %rd580, %rd582;
$L__tmp5084:
	.loc	20 247 5
	ld.u64 	%rd584, [%SP+5752];
	ld.u64 	%rd585, [%SP+5760];
	ld.u64 	%rd586, [%SP+5768];
	ld.f32 	%f640, [%SP+5796];
	mov.b64 	%rd587, %rd584;
	st.u64 	[%SP+5408], %rd587;
	mov.b64 	%rd588, %rd585;
	st.u64 	[%SP+5416], %rd588;
	mov.b64 	%rd589, %rd586;
	st.u64 	[%SP+5424], %rd589;
	mov.b64 	%rd590, %rd583;
	st.u64 	[%SP+5432], %rd590;
	mov.f32 	%f7, %f640;
$L__tmp5085:
	.loc	20 247 5
	bra.uni	$L__tmp5086;
$L__tmp5086:
	.loc	20 172 5
	ld.u64 	%rd4, [%SP+5408];
	ld.u64 	%rd591, [%SP+5432];
	mov.b64 	%rd592, %rd591;
	st.u64 	[%SP+5376], %rd592;
	.loc	20 172 10
	bra.uni	$L__tmp5087;
$L__tmp5087:
	.loc	20 63 18
	mov.u32 	%r256, 0;
	mov.b32 	%r8, %r256;
$L__tmp5088:
	.loc	20 63 5
	mov.u32 	%r685, %r8;
$L__tmp5089:
	bra.uni 	$L__BB24_12;

$L__BB24_12:
	mov.u32 	%r9, %r685;
$L__tmp5090:
	cvt.s64.s32 	%rd593, %r9;
	setp.lt.u64 	%p57, %rd593, 16;
	not.pred 	%p58, %p57;
	@%p58 bra 	$L__BB24_14;
	bra.uni 	$L__BB24_13;

$L__BB24_13:
$L__tmp5091:
	.loc	20 64 9
	cvt.s64.s32 	%rd808, %r9;
	add.u64 	%rd809, %SP, 5392;
	add.s64 	%rd810, %rd809, %rd808;
	ld.u64 	%rd811, [%SP+5376];
	cvt.s64.s32 	%rd812, %r9;
	add.s64 	%rd806, %rd811, %rd812;
$L__tmp5092:
	.loc	20 64 40
	bra.uni	$L__tmp5093;
$L__tmp5093:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd805, %rd806;
	// end inline asm
$L__tmp5094:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r350,%r351,%r352,%r353}, [%rd805];
	// end inline asm
	st.u32 	[%SP+5360], %r350;
	st.u32 	[%SP+5364], %r351;
	st.u32 	[%SP+5368], %r352;
	st.u32 	[%SP+5372], %r353;
	.loc	20 56 5
	ld.u32 	%r354, [%SP+5360];
	ld.u32 	%r355, [%SP+5364];
	ld.u32 	%r356, [%SP+5368];
	ld.u32 	%r357, [%SP+5372];
$L__tmp5095:
	.loc	20 64 40
	st.u32 	[%rd810+12], %r357;
	st.u32 	[%rd810+8], %r356;
	st.u32 	[%rd810+4], %r355;
	st.u32 	[%rd810], %r354;
$L__tmp5096:
	.loc	20 63 42
	add.s32 	%r10, %r9, 16;
$L__tmp5097:
	mov.u32 	%r685, %r10;
$L__tmp5098:
	bra.uni 	$L__BB24_12;
$L__tmp5099:

$L__BB24_14:
	.loc	20 65 5
	ld.f32 	%f641, [%SP+5392];
	ld.f32 	%f642, [%SP+5396];
	ld.f32 	%f643, [%SP+5400];
	ld.f32 	%f644, [%SP+5404];
$L__tmp5100:
	.loc	20 172 10
	st.f32 	[%rd4+12], %f644;
	st.f32 	[%rd4+8], %f643;
	st.f32 	[%rd4+4], %f642;
	st.f32 	[%rd4], %f641;
	.loc	20 173 5
	ld.u64 	%rd5, [%SP+5416];
	ld.u64 	%rd594, [%SP+5432];
	add.s64 	%rd6, %rd594, 16;
$L__tmp5101:
	.loc	20 173 10
	bra.uni	$L__tmp5102;
$L__tmp5102:
	.loc	20 63 18
	mov.u32 	%r257, 0;
	mov.b32 	%r11, %r257;
$L__tmp5103:
	.loc	20 63 5
	mov.u32 	%r686, %r11;
$L__tmp5104:
	bra.uni 	$L__BB24_15;

$L__BB24_15:
	mov.u32 	%r12, %r686;
$L__tmp5105:
	cvt.s64.s32 	%rd595, %r12;
	setp.lt.u64 	%p59, %rd595, 16;
	not.pred 	%p60, %p59;
	@%p60 bra 	$L__BB24_17;
	bra.uni 	$L__BB24_16;

$L__BB24_16:
$L__tmp5106:
	.loc	20 64 9
	cvt.s64.s32 	%rd801, %r12;
	add.u64 	%rd802, %SP, 5344;
	add.s64 	%rd803, %rd802, %rd801;
	cvt.s64.s32 	%rd804, %r12;
	add.s64 	%rd799, %rd6, %rd804;
$L__tmp5107:
	.loc	20 64 40
	bra.uni	$L__tmp5108;
$L__tmp5108:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd798, %rd799;
	// end inline asm
$L__tmp5109:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r342,%r343,%r344,%r345}, [%rd798];
	// end inline asm
	st.u32 	[%SP+5328], %r342;
	st.u32 	[%SP+5332], %r343;
	st.u32 	[%SP+5336], %r344;
	st.u32 	[%SP+5340], %r345;
	.loc	20 56 5
	ld.u32 	%r346, [%SP+5328];
	ld.u32 	%r347, [%SP+5332];
	ld.u32 	%r348, [%SP+5336];
	ld.u32 	%r349, [%SP+5340];
$L__tmp5110:
	.loc	20 64 40
	st.u32 	[%rd803+12], %r349;
	st.u32 	[%rd803+8], %r348;
	st.u32 	[%rd803+4], %r347;
	st.u32 	[%rd803], %r346;
$L__tmp5111:
	.loc	20 63 42
	add.s32 	%r13, %r12, 16;
$L__tmp5112:
	mov.u32 	%r686, %r13;
$L__tmp5113:
	bra.uni 	$L__BB24_15;
$L__tmp5114:

$L__BB24_17:
	.loc	20 65 5
	ld.f32 	%f645, [%SP+5344];
	ld.f32 	%f646, [%SP+5348];
	ld.f32 	%f647, [%SP+5352];
	ld.f32 	%f648, [%SP+5356];
$L__tmp5115:
	.loc	20 173 10
	st.f32 	[%rd5+12], %f648;
	st.f32 	[%rd5+8], %f647;
	st.f32 	[%rd5+4], %f646;
	st.f32 	[%rd5], %f645;
	.loc	20 174 5
	ld.u64 	%rd7, [%SP+5424];
	ld.u64 	%rd596, [%SP+5432];
	add.s64 	%rd8, %rd596, 32;
$L__tmp5116:
	.loc	20 174 10
	bra.uni	$L__tmp5117;
$L__tmp5117:
	.loc	20 63 18
	mov.u32 	%r258, 0;
	mov.b32 	%r14, %r258;
$L__tmp5118:
	.loc	20 63 5
	mov.u32 	%r687, %r14;
$L__tmp5119:
	bra.uni 	$L__BB24_18;

$L__BB24_18:
	mov.u32 	%r15, %r687;
$L__tmp5120:
	cvt.s64.s32 	%rd597, %r15;
	setp.lt.u64 	%p61, %rd597, 16;
	not.pred 	%p62, %p61;
	@%p62 bra 	$L__BB24_20;
	bra.uni 	$L__BB24_19;

$L__BB24_19:
$L__tmp5121:
	.loc	20 64 9
	cvt.s64.s32 	%rd794, %r15;
	add.u64 	%rd795, %SP, 5312;
	add.s64 	%rd796, %rd795, %rd794;
	cvt.s64.s32 	%rd797, %r15;
	add.s64 	%rd792, %rd8, %rd797;
$L__tmp5122:
	.loc	20 64 40
	bra.uni	$L__tmp5123;
$L__tmp5123:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd791, %rd792;
	// end inline asm
$L__tmp5124:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r334,%r335,%r336,%r337}, [%rd791];
	// end inline asm
	st.u32 	[%SP+5296], %r334;
	st.u32 	[%SP+5300], %r335;
	st.u32 	[%SP+5304], %r336;
	st.u32 	[%SP+5308], %r337;
	.loc	20 56 5
	ld.u32 	%r338, [%SP+5296];
	ld.u32 	%r339, [%SP+5300];
	ld.u32 	%r340, [%SP+5304];
	ld.u32 	%r341, [%SP+5308];
$L__tmp5125:
	.loc	20 64 40
	st.u32 	[%rd796+12], %r341;
	st.u32 	[%rd796+8], %r340;
	st.u32 	[%rd796+4], %r339;
	st.u32 	[%rd796], %r338;
$L__tmp5126:
	.loc	20 63 42
	add.s32 	%r16, %r15, 16;
$L__tmp5127:
	mov.u32 	%r687, %r16;
$L__tmp5128:
	bra.uni 	$L__BB24_18;
$L__tmp5129:

$L__BB24_20:
	.loc	20 65 5
	ld.f32 	%f649, [%SP+5312];
	ld.f32 	%f650, [%SP+5316];
	ld.f32 	%f651, [%SP+5320];
	ld.f32 	%f652, [%SP+5324];
$L__tmp5130:
	.loc	20 174 10
	st.f32 	[%rd7+12], %f652;
	st.f32 	[%rd7+8], %f651;
	st.f32 	[%rd7+4], %f650;
	st.f32 	[%rd7], %f649;
	.loc	20 177 5
	setp.gt.f32 	%p63, %f7, 0f00000000;
	not.pred 	%p64, %p63;
	@%p64 bra 	$L__BB24_31;
	bra.uni 	$L__BB24_21;

$L__BB24_21:
$L__tmp5131:
	.loc	20 179 24
	mov.f32 	%f653, 0f3F800000;
	sub.f32 	%f8, %f653, %f7;
$L__tmp5132:
	.loc	20 180 9
	ld.u64 	%rd9, [%SP+5408];
	ld.u64 	%rd598, [%SP+5408];
	mov.b64 	%rd599, %rd598;
	st.u64 	[%SP+5280], %rd599;
	mov.f32 	%f654, %f8;
$L__tmp5133:
	.loc	20 180 30
	bra.uni	$L__tmp5134;
$L__tmp5134:
	.loc	20 45 5
	ld.u64 	%rd600, [%SP+5280];
	ld.f32 	%f655, [%rd600];
	mul.f32 	%f656, %f655, %f654;
	ld.u64 	%rd601, [%SP+5280];
	ld.f32 	%f657, [%rd601+4];
	mul.f32 	%f658, %f657, %f654;
	ld.u64 	%rd602, [%SP+5280];
	ld.f32 	%f659, [%rd602+8];
	mul.f32 	%f660, %f659, %f654;
	ld.u64 	%rd603, [%SP+5280];
	ld.f32 	%f661, [%rd603+12];
	mul.f32 	%f662, %f661, %f654;
$L__tmp5135:
	.loc	20 45 12
	{ // callseq 343, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f656;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f658;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f660;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f662;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f663, %f664, %f665, %f666}, [retval0+0];
	} // callseq 343
$L__tmp5136:
	.loc	20 180 30
	st.f32 	[%SP+5452], %f666;
	st.f32 	[%SP+5448], %f665;
	st.f32 	[%SP+5444], %f664;
	st.f32 	[%SP+5440], %f663;
	ld.u64 	%rd604, [%SP+5432];
	add.s64 	%rd10, %rd604, 48;
$L__tmp5137:
	.loc	20 180 72
	bra.uni	$L__tmp5138;
$L__tmp5138:
	.loc	20 63 18
	mov.u32 	%r259, 0;
	mov.b32 	%r17, %r259;
$L__tmp5139:
	.loc	20 63 5
	mov.u32 	%r688, %r17;
$L__tmp5140:
	bra.uni 	$L__BB24_22;

$L__BB24_22:
	mov.u32 	%r18, %r688;
$L__tmp5141:
	cvt.s64.s32 	%rd605, %r18;
	setp.lt.u64 	%p65, %rd605, 16;
	not.pred 	%p66, %p65;
	@%p66 bra 	$L__BB24_24;
	bra.uni 	$L__BB24_23;

$L__BB24_23:
$L__tmp5142:
	.loc	20 64 9
	cvt.s64.s32 	%rd787, %r18;
	add.u64 	%rd788, %SP, 5264;
	add.s64 	%rd789, %rd788, %rd787;
	cvt.s64.s32 	%rd790, %r18;
	add.s64 	%rd785, %rd10, %rd790;
$L__tmp5143:
	.loc	20 64 40
	bra.uni	$L__tmp5144;
$L__tmp5144:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd784, %rd785;
	// end inline asm
$L__tmp5145:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r326,%r327,%r328,%r329}, [%rd784];
	// end inline asm
	st.u32 	[%SP+5248], %r326;
	st.u32 	[%SP+5252], %r327;
	st.u32 	[%SP+5256], %r328;
	st.u32 	[%SP+5260], %r329;
	.loc	20 56 5
	ld.u32 	%r330, [%SP+5248];
	ld.u32 	%r331, [%SP+5252];
	ld.u32 	%r332, [%SP+5256];
	ld.u32 	%r333, [%SP+5260];
$L__tmp5146:
	.loc	20 64 40
	st.u32 	[%rd789+12], %r333;
	st.u32 	[%rd789+8], %r332;
	st.u32 	[%rd789+4], %r331;
	st.u32 	[%rd789], %r330;
$L__tmp5147:
	.loc	20 63 42
	add.s32 	%r19, %r18, 16;
$L__tmp5148:
	mov.u32 	%r688, %r19;
$L__tmp5149:
	bra.uni 	$L__BB24_22;
$L__tmp5150:

$L__BB24_24:
	.loc	20 65 5
	ld.f32 	%f667, [%SP+5264];
	ld.f32 	%f668, [%SP+5268];
	ld.f32 	%f669, [%SP+5272];
	ld.f32 	%f670, [%SP+5276];
$L__tmp5151:
	.loc	20 180 72
	st.f32 	[%SP+5484], %f670;
	st.f32 	[%SP+5480], %f669;
	st.f32 	[%SP+5476], %f668;
	st.f32 	[%SP+5472], %f667;
	add.u64 	%rd606, %SP, 5472;
	mov.b64 	%rd607, %rd606;
	st.u64 	[%SP+5240], %rd607;
	mov.f32 	%f671, %f7;
$L__tmp5152:
	.loc	20 180 56
	bra.uni	$L__tmp5153;
$L__tmp5153:
	.loc	20 45 5
	ld.u64 	%rd608, [%SP+5240];
	ld.f32 	%f672, [%rd608];
	mul.f32 	%f673, %f672, %f671;
	ld.u64 	%rd609, [%SP+5240];
	ld.f32 	%f674, [%rd609+4];
	mul.f32 	%f675, %f674, %f671;
	ld.u64 	%rd610, [%SP+5240];
	ld.f32 	%f676, [%rd610+8];
	mul.f32 	%f677, %f676, %f671;
	ld.u64 	%rd611, [%SP+5240];
	ld.f32 	%f678, [%rd611+12];
	mul.f32 	%f679, %f678, %f671;
$L__tmp5154:
	.loc	20 45 12
	{ // callseq 344, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f673;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f675;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f677;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f679;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f680, %f681, %f682, %f683}, [retval0+0];
	} // callseq 344
$L__tmp5155:
	.loc	20 180 56
	st.f32 	[%SP+5468], %f683;
	st.f32 	[%SP+5464], %f682;
	st.f32 	[%SP+5460], %f681;
	st.f32 	[%SP+5456], %f680;
	add.u64 	%rd612, %SP, 5440;
	mov.b64 	%rd613, %rd612;
	st.u64 	[%SP+5224], %rd613;
	add.u64 	%rd614, %SP, 5456;
	mov.b64 	%rd615, %rd614;
	st.u64 	[%SP+5232], %rd615;
	.loc	20 180 14
	bra.uni	$L__tmp5156;
$L__tmp5156:
	.loc	20 40 5
	ld.u64 	%rd616, [%SP+5224];
	ld.f32 	%f684, [%rd616];
	ld.u64 	%rd617, [%SP+5232];
	ld.f32 	%f685, [%rd617];
	add.f32 	%f686, %f684, %f685;
	ld.u64 	%rd618, [%SP+5224];
	ld.f32 	%f687, [%rd618+4];
	ld.u64 	%rd619, [%SP+5232];
	ld.f32 	%f688, [%rd619+4];
	add.f32 	%f689, %f687, %f688;
	ld.u64 	%rd620, [%SP+5224];
	ld.f32 	%f690, [%rd620+8];
	ld.u64 	%rd621, [%SP+5232];
	ld.f32 	%f691, [%rd621+8];
	add.f32 	%f692, %f690, %f691;
	ld.u64 	%rd622, [%SP+5224];
	ld.f32 	%f693, [%rd622+12];
	ld.u64 	%rd623, [%SP+5232];
	ld.f32 	%f694, [%rd623+12];
	add.f32 	%f695, %f693, %f694;
$L__tmp5157:
	.loc	20 40 12
	{ // callseq 345, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f686;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f689;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f692;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f695;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f696, %f697, %f698, %f699}, [retval0+0];
	} // callseq 345
$L__tmp5158:
	.loc	20 180 14
	st.f32 	[%rd9+12], %f699;
	st.f32 	[%rd9+8], %f698;
	st.f32 	[%rd9+4], %f697;
	st.f32 	[%rd9], %f696;
	.loc	20 181 9
	ld.u64 	%rd11, [%SP+5416];
	ld.u64 	%rd624, [%SP+5416];
	mov.b64 	%rd625, %rd624;
	st.u64 	[%SP+5216], %rd625;
	mov.f32 	%f700, %f8;
$L__tmp5159:
	.loc	20 181 30
	bra.uni	$L__tmp5160;
$L__tmp5160:
	.loc	20 45 5
	ld.u64 	%rd626, [%SP+5216];
	ld.f32 	%f701, [%rd626];
	mul.f32 	%f702, %f701, %f700;
	ld.u64 	%rd627, [%SP+5216];
	ld.f32 	%f703, [%rd627+4];
	mul.f32 	%f704, %f703, %f700;
	ld.u64 	%rd628, [%SP+5216];
	ld.f32 	%f705, [%rd628+8];
	mul.f32 	%f706, %f705, %f700;
	ld.u64 	%rd629, [%SP+5216];
	ld.f32 	%f707, [%rd629+12];
	mul.f32 	%f708, %f707, %f700;
$L__tmp5161:
	.loc	20 45 12
	{ // callseq 346, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f702;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f704;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f706;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f708;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f709, %f710, %f711, %f712}, [retval0+0];
	} // callseq 346
$L__tmp5162:
	.loc	20 181 30
	st.f32 	[%SP+5500], %f712;
	st.f32 	[%SP+5496], %f711;
	st.f32 	[%SP+5492], %f710;
	st.f32 	[%SP+5488], %f709;
	ld.u64 	%rd630, [%SP+5432];
	add.s64 	%rd12, %rd630, 64;
$L__tmp5163:
	.loc	20 181 72
	bra.uni	$L__tmp5164;
$L__tmp5164:
	.loc	20 63 18
	mov.u32 	%r260, 0;
	mov.b32 	%r20, %r260;
$L__tmp5165:
	.loc	20 63 5
	mov.u32 	%r689, %r20;
$L__tmp5166:
	bra.uni 	$L__BB24_25;

$L__BB24_25:
	mov.u32 	%r21, %r689;
$L__tmp5167:
	cvt.s64.s32 	%rd631, %r21;
	setp.lt.u64 	%p67, %rd631, 16;
	not.pred 	%p68, %p67;
	@%p68 bra 	$L__BB24_27;
	bra.uni 	$L__BB24_26;

$L__BB24_26:
$L__tmp5168:
	.loc	20 64 9
	cvt.s64.s32 	%rd780, %r21;
	add.u64 	%rd781, %SP, 5200;
	add.s64 	%rd782, %rd781, %rd780;
	cvt.s64.s32 	%rd783, %r21;
	add.s64 	%rd778, %rd12, %rd783;
$L__tmp5169:
	.loc	20 64 40
	bra.uni	$L__tmp5170;
$L__tmp5170:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd777, %rd778;
	// end inline asm
$L__tmp5171:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r318,%r319,%r320,%r321}, [%rd777];
	// end inline asm
	st.u32 	[%SP+5184], %r318;
	st.u32 	[%SP+5188], %r319;
	st.u32 	[%SP+5192], %r320;
	st.u32 	[%SP+5196], %r321;
	.loc	20 56 5
	ld.u32 	%r322, [%SP+5184];
	ld.u32 	%r323, [%SP+5188];
	ld.u32 	%r324, [%SP+5192];
	ld.u32 	%r325, [%SP+5196];
$L__tmp5172:
	.loc	20 64 40
	st.u32 	[%rd782+12], %r325;
	st.u32 	[%rd782+8], %r324;
	st.u32 	[%rd782+4], %r323;
	st.u32 	[%rd782], %r322;
$L__tmp5173:
	.loc	20 63 42
	add.s32 	%r22, %r21, 16;
$L__tmp5174:
	mov.u32 	%r689, %r22;
$L__tmp5175:
	bra.uni 	$L__BB24_25;
$L__tmp5176:

$L__BB24_27:
	.loc	20 65 5
	ld.f32 	%f713, [%SP+5200];
	ld.f32 	%f714, [%SP+5204];
	ld.f32 	%f715, [%SP+5208];
	ld.f32 	%f716, [%SP+5212];
$L__tmp5177:
	.loc	20 181 72
	st.f32 	[%SP+5532], %f716;
	st.f32 	[%SP+5528], %f715;
	st.f32 	[%SP+5524], %f714;
	st.f32 	[%SP+5520], %f713;
	add.u64 	%rd632, %SP, 5520;
	mov.b64 	%rd633, %rd632;
	st.u64 	[%SP+5176], %rd633;
	mov.f32 	%f717, %f7;
$L__tmp5178:
	.loc	20 181 56
	bra.uni	$L__tmp5179;
$L__tmp5179:
	.loc	20 45 5
	ld.u64 	%rd634, [%SP+5176];
	ld.f32 	%f718, [%rd634];
	mul.f32 	%f719, %f718, %f717;
	ld.u64 	%rd635, [%SP+5176];
	ld.f32 	%f720, [%rd635+4];
	mul.f32 	%f721, %f720, %f717;
	ld.u64 	%rd636, [%SP+5176];
	ld.f32 	%f722, [%rd636+8];
	mul.f32 	%f723, %f722, %f717;
	ld.u64 	%rd637, [%SP+5176];
	ld.f32 	%f724, [%rd637+12];
	mul.f32 	%f725, %f724, %f717;
$L__tmp5180:
	.loc	20 45 12
	{ // callseq 347, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f719;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f721;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f723;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f725;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f726, %f727, %f728, %f729}, [retval0+0];
	} // callseq 347
$L__tmp5181:
	.loc	20 181 56
	st.f32 	[%SP+5516], %f729;
	st.f32 	[%SP+5512], %f728;
	st.f32 	[%SP+5508], %f727;
	st.f32 	[%SP+5504], %f726;
	add.u64 	%rd638, %SP, 5488;
	mov.b64 	%rd639, %rd638;
	st.u64 	[%SP+5160], %rd639;
	add.u64 	%rd640, %SP, 5504;
	mov.b64 	%rd641, %rd640;
	st.u64 	[%SP+5168], %rd641;
	.loc	20 181 14
	bra.uni	$L__tmp5182;
$L__tmp5182:
	.loc	20 40 5
	ld.u64 	%rd642, [%SP+5160];
	ld.f32 	%f730, [%rd642];
	ld.u64 	%rd643, [%SP+5168];
	ld.f32 	%f731, [%rd643];
	add.f32 	%f732, %f730, %f731;
	ld.u64 	%rd644, [%SP+5160];
	ld.f32 	%f733, [%rd644+4];
	ld.u64 	%rd645, [%SP+5168];
	ld.f32 	%f734, [%rd645+4];
	add.f32 	%f735, %f733, %f734;
	ld.u64 	%rd646, [%SP+5160];
	ld.f32 	%f736, [%rd646+8];
	ld.u64 	%rd647, [%SP+5168];
	ld.f32 	%f737, [%rd647+8];
	add.f32 	%f738, %f736, %f737;
	ld.u64 	%rd648, [%SP+5160];
	ld.f32 	%f739, [%rd648+12];
	ld.u64 	%rd649, [%SP+5168];
	ld.f32 	%f740, [%rd649+12];
	add.f32 	%f741, %f739, %f740;
$L__tmp5183:
	.loc	20 40 12
	{ // callseq 348, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f732;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f735;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f738;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f741;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f742, %f743, %f744, %f745}, [retval0+0];
	} // callseq 348
$L__tmp5184:
	.loc	20 181 14
	st.f32 	[%rd11+12], %f745;
	st.f32 	[%rd11+8], %f744;
	st.f32 	[%rd11+4], %f743;
	st.f32 	[%rd11], %f742;
	.loc	20 182 9
	ld.u64 	%rd13, [%SP+5424];
	ld.u64 	%rd650, [%SP+5424];
	mov.b64 	%rd651, %rd650;
	st.u64 	[%SP+5152], %rd651;
	mov.f32 	%f746, %f8;
$L__tmp5185:
	.loc	20 182 30
	bra.uni	$L__tmp5186;
$L__tmp5186:
	.loc	20 45 5
	ld.u64 	%rd652, [%SP+5152];
	ld.f32 	%f747, [%rd652];
	mul.f32 	%f748, %f747, %f746;
	ld.u64 	%rd653, [%SP+5152];
	ld.f32 	%f749, [%rd653+4];
	mul.f32 	%f750, %f749, %f746;
	ld.u64 	%rd654, [%SP+5152];
	ld.f32 	%f751, [%rd654+8];
	mul.f32 	%f752, %f751, %f746;
	ld.u64 	%rd655, [%SP+5152];
	ld.f32 	%f753, [%rd655+12];
	mul.f32 	%f754, %f753, %f746;
$L__tmp5187:
	.loc	20 45 12
	{ // callseq 349, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f748;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f750;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f752;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f754;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f755, %f756, %f757, %f758}, [retval0+0];
	} // callseq 349
$L__tmp5188:
	.loc	20 182 30
	st.f32 	[%SP+5548], %f758;
	st.f32 	[%SP+5544], %f757;
	st.f32 	[%SP+5540], %f756;
	st.f32 	[%SP+5536], %f755;
	ld.u64 	%rd656, [%SP+5432];
	add.s64 	%rd14, %rd656, 80;
$L__tmp5189:
	.loc	20 182 72
	bra.uni	$L__tmp5190;
$L__tmp5190:
	.loc	20 63 18
	mov.u32 	%r261, 0;
	mov.b32 	%r23, %r261;
$L__tmp5191:
	.loc	20 63 5
	mov.u32 	%r690, %r23;
$L__tmp5192:
	bra.uni 	$L__BB24_28;

$L__BB24_28:
	mov.u32 	%r24, %r690;
$L__tmp5193:
	cvt.s64.s32 	%rd657, %r24;
	setp.lt.u64 	%p69, %rd657, 16;
	not.pred 	%p70, %p69;
	@%p70 bra 	$L__BB24_30;
	bra.uni 	$L__BB24_29;

$L__BB24_29:
$L__tmp5194:
	.loc	20 64 9
	cvt.s64.s32 	%rd773, %r24;
	add.u64 	%rd774, %SP, 5136;
	add.s64 	%rd775, %rd774, %rd773;
	cvt.s64.s32 	%rd776, %r24;
	add.s64 	%rd771, %rd14, %rd776;
$L__tmp5195:
	.loc	20 64 40
	bra.uni	$L__tmp5196;
$L__tmp5196:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd770, %rd771;
	// end inline asm
$L__tmp5197:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r310,%r311,%r312,%r313}, [%rd770];
	// end inline asm
	st.u32 	[%SP+5120], %r310;
	st.u32 	[%SP+5124], %r311;
	st.u32 	[%SP+5128], %r312;
	st.u32 	[%SP+5132], %r313;
	.loc	20 56 5
	ld.u32 	%r314, [%SP+5120];
	ld.u32 	%r315, [%SP+5124];
	ld.u32 	%r316, [%SP+5128];
	ld.u32 	%r317, [%SP+5132];
$L__tmp5198:
	.loc	20 64 40
	st.u32 	[%rd775+12], %r317;
	st.u32 	[%rd775+8], %r316;
	st.u32 	[%rd775+4], %r315;
	st.u32 	[%rd775], %r314;
$L__tmp5199:
	.loc	20 63 42
	add.s32 	%r25, %r24, 16;
$L__tmp5200:
	mov.u32 	%r690, %r25;
$L__tmp5201:
	bra.uni 	$L__BB24_28;
$L__tmp5202:

$L__BB24_30:
	.loc	20 65 5
	ld.f32 	%f759, [%SP+5136];
	ld.f32 	%f760, [%SP+5140];
	ld.f32 	%f761, [%SP+5144];
	ld.f32 	%f762, [%SP+5148];
$L__tmp5203:
	.loc	20 182 72
	st.f32 	[%SP+5580], %f762;
	st.f32 	[%SP+5576], %f761;
	st.f32 	[%SP+5572], %f760;
	st.f32 	[%SP+5568], %f759;
	add.u64 	%rd658, %SP, 5568;
	mov.b64 	%rd659, %rd658;
	st.u64 	[%SP+5104], %rd659;
	mov.f32 	%f763, %f7;
$L__tmp5204:
	.loc	20 182 56
	bra.uni	$L__tmp5205;
$L__tmp5205:
	.loc	20 45 5
	ld.u64 	%rd660, [%SP+5104];
	ld.f32 	%f764, [%rd660];
	mul.f32 	%f765, %f764, %f763;
	ld.u64 	%rd661, [%SP+5104];
	ld.f32 	%f766, [%rd661+4];
	mul.f32 	%f767, %f766, %f763;
	ld.u64 	%rd662, [%SP+5104];
	ld.f32 	%f768, [%rd662+8];
	mul.f32 	%f769, %f768, %f763;
	ld.u64 	%rd663, [%SP+5104];
	ld.f32 	%f770, [%rd663+12];
	mul.f32 	%f771, %f770, %f763;
$L__tmp5206:
	.loc	20 45 12
	{ // callseq 350, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f765;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f767;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f769;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f771;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f772, %f773, %f774, %f775}, [retval0+0];
	} // callseq 350
$L__tmp5207:
	.loc	20 182 56
	st.f32 	[%SP+5564], %f775;
	st.f32 	[%SP+5560], %f774;
	st.f32 	[%SP+5556], %f773;
	st.f32 	[%SP+5552], %f772;
	add.u64 	%rd664, %SP, 5536;
	mov.b64 	%rd665, %rd664;
	st.u64 	[%SP+5088], %rd665;
	add.u64 	%rd666, %SP, 5552;
	mov.b64 	%rd667, %rd666;
	st.u64 	[%SP+5096], %rd667;
	.loc	20 182 14
	bra.uni	$L__tmp5208;
$L__tmp5208:
	.loc	20 40 5
	ld.u64 	%rd668, [%SP+5088];
	ld.f32 	%f776, [%rd668];
	ld.u64 	%rd669, [%SP+5096];
	ld.f32 	%f777, [%rd669];
	add.f32 	%f778, %f776, %f777;
	ld.u64 	%rd670, [%SP+5088];
	ld.f32 	%f779, [%rd670+4];
	ld.u64 	%rd671, [%SP+5096];
	ld.f32 	%f780, [%rd671+4];
	add.f32 	%f781, %f779, %f780;
	ld.u64 	%rd672, [%SP+5088];
	ld.f32 	%f782, [%rd672+8];
	ld.u64 	%rd673, [%SP+5096];
	ld.f32 	%f783, [%rd673+8];
	add.f32 	%f784, %f782, %f783;
	ld.u64 	%rd674, [%SP+5088];
	ld.f32 	%f785, [%rd674+12];
	ld.u64 	%rd675, [%SP+5096];
	ld.f32 	%f786, [%rd675+12];
	add.f32 	%f787, %f785, %f786;
$L__tmp5209:
	.loc	20 40 12
	{ // callseq 351, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f778;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f781;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f784;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f787;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f788, %f789, %f790, %f791}, [retval0+0];
	} // callseq 351
$L__tmp5210:
	.loc	20 182 14
	st.f32 	[%rd13+12], %f791;
	st.f32 	[%rd13+8], %f790;
	st.f32 	[%rd13+4], %f789;
	st.f32 	[%rd13], %f788;
	bra.uni 	$L__BB24_31;
$L__tmp5211:

$L__BB24_31:
	.loc	20 291 13
	bra.uni 	$L__BB24_62;
$L__tmp5212:

$L__BB24_32:
	.loc	20 0 13
	mov.b64 	%rd231, %rd3;
$L__tmp5213:
	.loc	20 295 60
	bra.uni	$L__tmp5214;
$L__tmp5214:
	.loc	17 907 5
	// begin inline asm
	call (%rd230), _optix_get_srt_motion_transform_from_handle, (%rd231);
	// end inline asm
$L__tmp5215:
	.loc	20 295 60
	mov.b64 	%rd232, %rd230;
	st.u64 	[%SP+5968], %rd232;
	.loc	20 296 13
	ld.u64 	%rd233, [%SP+5936];
	ld.u64 	%rd234, [%SP+5944];
	ld.u64 	%rd235, [%SP+5952];
	ld.u64 	%rd236, [%SP+5968];
	mov.b64 	%rd237, %rd233;
	st.u64 	[%SP+4744], %rd237;
	mov.b64 	%rd238, %rd234;
	st.u64 	[%SP+4752], %rd238;
	mov.b64 	%rd239, %rd235;
	st.u64 	[%SP+4760], %rd239;
	mov.b64 	%rd240, %rd236;
	st.u64 	[%SP+4768], %rd240;
	mov.f32 	%f9, %f5;
$L__tmp5216:
	.loc	20 296 13
	bra.uni	$L__tmp5217;
$L__tmp5217:
	.loc	20 260 5
	ld.u64 	%rd241, [%SP+4768];
	mov.b64 	%rd242, %rd241;
	st.u64 	[%SP+4576], %rd242;
	.loc	20 260 42
	bra.uni	$L__tmp5218;
$L__tmp5218:
	.loc	20 63 18
	mov.u32 	%r160, 0;
	mov.b32 	%r26, %r160;
$L__tmp5219:
	.loc	20 63 5
	mov.u32 	%r691, %r26;
$L__tmp5220:
	bra.uni 	$L__BB24_33;

$L__BB24_33:
	mov.u32 	%r27, %r691;
$L__tmp5221:
	cvt.s64.s32 	%rd243, %r27;
	setp.lt.u64 	%p35, %rd243, 160;
	not.pred 	%p36, %p35;
	@%p36 bra 	$L__BB24_35;
	bra.uni 	$L__BB24_34;

$L__BB24_34:
$L__tmp5222:
	.loc	20 64 9
	cvt.s64.s32 	%rd548, %r27;
	add.u64 	%rd549, %SP, 4584;
	add.s64 	%rd550, %rd549, %rd548;
	ld.u64 	%rd551, [%SP+4576];
	cvt.s64.s32 	%rd552, %r27;
	add.s64 	%rd546, %rd551, %rd552;
$L__tmp5223:
	.loc	20 64 40
	bra.uni	$L__tmp5224;
$L__tmp5224:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd545, %rd546;
	// end inline asm
$L__tmp5225:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r240,%r241,%r242,%r243}, [%rd545];
	// end inline asm
	st.u32 	[%SP+4560], %r240;
	st.u32 	[%SP+4564], %r241;
	st.u32 	[%SP+4568], %r242;
	st.u32 	[%SP+4572], %r243;
	.loc	20 56 5
	ld.u32 	%r244, [%SP+4560];
	ld.u32 	%r245, [%SP+4564];
	ld.u32 	%r246, [%SP+4568];
	ld.u32 	%r247, [%SP+4572];
$L__tmp5226:
	.loc	20 64 40
	st.u32 	[%rd550+12], %r247;
	st.u32 	[%rd550+8], %r246;
	st.u32 	[%rd550+4], %r245;
	st.u32 	[%rd550], %r244;
$L__tmp5227:
	.loc	20 63 42
	add.s32 	%r28, %r27, 16;
$L__tmp5228:
	mov.u32 	%r691, %r28;
$L__tmp5229:
	bra.uni 	$L__BB24_33;
$L__tmp5230:

$L__BB24_35:
	.loc	20 65 5
	ld.u64 	%rd244, [%SP+4584];
	ld.u16 	%rs6, [%SP+4592];
	ld.u16 	%rs7, [%SP+4594];
	ld.f32 	%f115, [%SP+4596];
	ld.f32 	%f116, [%SP+4600];
	ld.u32 	%r161, [%SP+4604];
	ld.u32 	%r162, [%SP+4608];
	ld.u32 	%r163, [%SP+4612];
	ld.f32 	%f117, [%SP+4616];
	ld.f32 	%f118, [%SP+4620];
	ld.f32 	%f119, [%SP+4624];
	ld.f32 	%f120, [%SP+4628];
	ld.f32 	%f121, [%SP+4632];
	ld.f32 	%f122, [%SP+4636];
	ld.f32 	%f123, [%SP+4640];
	ld.f32 	%f124, [%SP+4644];
	ld.f32 	%f125, [%SP+4648];
	ld.f32 	%f126, [%SP+4652];
	ld.f32 	%f127, [%SP+4656];
	ld.f32 	%f128, [%SP+4660];
	ld.f32 	%f129, [%SP+4664];
	ld.f32 	%f130, [%SP+4668];
	ld.f32 	%f131, [%SP+4672];
	ld.f32 	%f132, [%SP+4676];
	ld.f32 	%f133, [%SP+4680];
	ld.f32 	%f134, [%SP+4684];
	ld.f32 	%f135, [%SP+4688];
	ld.f32 	%f136, [%SP+4692];
	ld.f32 	%f137, [%SP+4696];
	ld.f32 	%f138, [%SP+4700];
	ld.f32 	%f139, [%SP+4704];
	ld.f32 	%f140, [%SP+4708];
	ld.f32 	%f141, [%SP+4712];
	ld.f32 	%f142, [%SP+4716];
	ld.f32 	%f143, [%SP+4720];
	ld.f32 	%f144, [%SP+4724];
	ld.f32 	%f145, [%SP+4728];
	ld.f32 	%f146, [%SP+4732];
	ld.f32 	%f147, [%SP+4736];
	ld.f32 	%f148, [%SP+4740];
$L__tmp5231:
	.loc	20 260 42
	st.f32 	[%SP+5084], %f148;
	st.f32 	[%SP+5080], %f147;
	st.f32 	[%SP+5076], %f146;
	st.f32 	[%SP+5072], %f145;
	st.f32 	[%SP+5068], %f144;
	st.f32 	[%SP+5064], %f143;
	st.f32 	[%SP+5060], %f142;
	st.f32 	[%SP+5056], %f141;
	st.f32 	[%SP+5052], %f140;
	st.f32 	[%SP+5048], %f139;
	st.f32 	[%SP+5044], %f138;
	st.f32 	[%SP+5040], %f137;
	st.f32 	[%SP+5036], %f136;
	st.f32 	[%SP+5032], %f135;
	st.f32 	[%SP+5028], %f134;
	st.f32 	[%SP+5024], %f133;
	st.f32 	[%SP+5020], %f132;
	st.f32 	[%SP+5016], %f131;
	st.f32 	[%SP+5012], %f130;
	st.f32 	[%SP+5008], %f129;
	st.f32 	[%SP+5004], %f128;
	st.f32 	[%SP+5000], %f127;
	st.f32 	[%SP+4996], %f126;
	st.f32 	[%SP+4992], %f125;
	st.f32 	[%SP+4988], %f124;
	st.f32 	[%SP+4984], %f123;
	st.f32 	[%SP+4980], %f122;
	st.f32 	[%SP+4976], %f121;
	st.f32 	[%SP+4972], %f120;
	st.f32 	[%SP+4968], %f119;
	st.f32 	[%SP+4964], %f118;
	st.f32 	[%SP+4960], %f117;
	st.u32 	[%SP+4956], %r163;
	st.u32 	[%SP+4952], %r162;
	st.u32 	[%SP+4948], %r161;
	st.f32 	[%SP+4944], %f116;
	st.f32 	[%SP+4940], %f115;
	st.u16 	[%SP+4938], %rs7;
	st.u16 	[%SP+4936], %rs6;
	st.u64 	[%SP+4928], %rd244;
	add.u64 	%rd245, %SP, 4928;
	add.s64 	%rd246, %rd245, 8;
	ld.u16 	%rs8, [%rd246+2];
	ld.f32 	%f149, [%rd246+4];
	ld.f32 	%f150, [%rd246+8];
	ld.u16 	%rs9, [%SP+4936];
	st.f32 	[%SP+4784], %f150;
	st.f32 	[%SP+4780], %f149;
	st.u16 	[%SP+4778], %rs8;
	st.u16 	[%SP+4776], %rs9;
	add.u64 	%rd247, %SP, 4788;
	mov.b64 	%rd248, %rd247;
$L__tmp5232:
	.loc	20 0 42
	add.u64 	%rd249, %SP, 4792;
	mov.b64 	%rd250, %rd249;
$L__tmp5233:
	add.u64 	%rd251, %SP, 4776;
	mov.b64 	%rd252, %rd251;
	st.u64 	[%SP+4544], %rd252;
	mov.f32 	%f151, %f9;
$L__tmp5234:
	.loc	20 260 5
	bra.uni	$L__tmp5235;
$L__tmp5235:
	.loc	20 217 27
	ld.u64 	%rd253, [%SP+4544];
	ld.f32 	%f152, [%rd253+4];
	mov.f32 	%f153, %f152;
$L__tmp5236:
	.loc	20 218 25
	ld.u64 	%rd254, [%SP+4544];
	ld.f32 	%f154, [%rd254+8];
	mov.f32 	%f155, %f154;
$L__tmp5237:
	.loc	20 219 30
	ld.u64 	%rd255, [%SP+4544];
	ld.u16 	%rs10, [%rd255];
	cvt.u32.u16 	%r164, %rs10;
	sub.s32 	%r165, %r164, 1;
	cvt.rn.f32.s32 	%f156, %r165;
$L__tmp5238:
	.loc	20 224 22
	sub.f32 	%f157, %f151, %f153;
	mul.f32 	%f158, %f157, %f156;
	sub.f32 	%f159, %f155, %f153;
	div.rn.f32 	%f160, %f158, %f159;
	.loc	20 224 34
	{ // callseq 323, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f156;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f160;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3minEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f161, [retval0+0];
	} // callseq 323
	.loc	20 224 24
	mov.f32 	%f162, 0f00000000;
	{ // callseq 324, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f162;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f161;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3maxEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f163, [retval0+0];
$L__tmp5239:
	} // callseq 324
	.loc	20 225 26
	{ // callseq 325, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f163;
	.param .b32 retval0;
	call.uni (retval0), 
	floorf, 
	(
	param0
	);
	ld.param.f32 	%f164, [retval0+0];
$L__tmp5240:
	} // callseq 325
	.loc	20 227 5
	sub.f32 	%f165, %f163, %f164;
	st.f32 	[%rd248], %f165;
	.loc	20 228 5
	cvt.rzi.s32.f32 	%r166, %f164;
	st.u32 	[%rd250], %r166;
$L__tmp5241:
	.loc	20 263 27
	ld.u64 	%rd256, [%SP+4768];
	add.s64 	%rd257, %rd256, 32;
	ld.u32 	%r167, [%SP+4792];
	cvt.s64.s32 	%rd258, %r167;
	shl.b64 	%rd259, %rd258, 6;
	add.s64 	%rd260, %rd257, %rd259;
$L__tmp5242:
	.loc	20 0 27
	add.u64 	%rd261, %SP, 4800;
	.loc	20 267 5
	add.s64 	%rd15, %rd261, 16;
	add.s64 	%rd16, %rd261, 32;
	add.s64 	%rd17, %rd261, 48;
	ld.f32 	%f166, [%SP+4788];
	mov.b64 	%rd262, %rd261;
	st.u64 	[%SP+4336], %rd262;
$L__tmp5243:
	.loc	20 0 5
	mov.b64 	%rd263, %rd260;
	st.u64 	[%SP+4344], %rd263;
	mov.f32 	%f10, %f166;
$L__tmp5244:
	.loc	20 267 5
	bra.uni	$L__tmp5245;
$L__tmp5245:
	.loc	20 193 5
	ld.u64 	%rd18, [%SP+4336];
	ld.u64 	%rd264, [%SP+4344];
	mov.b64 	%rd265, %rd264;
	st.u64 	[%SP+4304], %rd265;
	.loc	20 193 12
	bra.uni	$L__tmp5246;
$L__tmp5246:
	.loc	20 63 18
	mov.u32 	%r168, 0;
	mov.b32 	%r29, %r168;
$L__tmp5247:
	.loc	20 63 5
	mov.u32 	%r692, %r29;
$L__tmp5248:
	bra.uni 	$L__BB24_36;

$L__BB24_36:
	mov.u32 	%r30, %r692;
$L__tmp5249:
	cvt.s64.s32 	%rd266, %r30;
	setp.lt.u64 	%p37, %rd266, 16;
	not.pred 	%p38, %p37;
	@%p38 bra 	$L__BB24_38;
	bra.uni 	$L__BB24_37;

$L__BB24_37:
$L__tmp5250:
	.loc	20 64 9
	cvt.s64.s32 	%rd540, %r30;
	add.u64 	%rd541, %SP, 4320;
	add.s64 	%rd542, %rd541, %rd540;
	ld.u64 	%rd543, [%SP+4304];
	cvt.s64.s32 	%rd544, %r30;
	add.s64 	%rd538, %rd543, %rd544;
$L__tmp5251:
	.loc	20 64 40
	bra.uni	$L__tmp5252;
$L__tmp5252:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd537, %rd538;
	// end inline asm
$L__tmp5253:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r232,%r233,%r234,%r235}, [%rd537];
	// end inline asm
	st.u32 	[%SP+4288], %r232;
	st.u32 	[%SP+4292], %r233;
	st.u32 	[%SP+4296], %r234;
	st.u32 	[%SP+4300], %r235;
	.loc	20 56 5
	ld.u32 	%r236, [%SP+4288];
	ld.u32 	%r237, [%SP+4292];
	ld.u32 	%r238, [%SP+4296];
	ld.u32 	%r239, [%SP+4300];
$L__tmp5254:
	.loc	20 64 40
	st.u32 	[%rd542+12], %r239;
	st.u32 	[%rd542+8], %r238;
	st.u32 	[%rd542+4], %r237;
	st.u32 	[%rd542], %r236;
$L__tmp5255:
	.loc	20 63 42
	add.s32 	%r31, %r30, 16;
$L__tmp5256:
	mov.u32 	%r692, %r31;
$L__tmp5257:
	bra.uni 	$L__BB24_36;
$L__tmp5258:

$L__BB24_38:
	.loc	20 65 5
	ld.f32 	%f167, [%SP+4320];
	ld.f32 	%f168, [%SP+4324];
	ld.f32 	%f169, [%SP+4328];
	ld.f32 	%f170, [%SP+4332];
$L__tmp5259:
	.loc	20 193 12
	st.f32 	[%rd18+12], %f170;
	st.f32 	[%rd18+8], %f169;
	st.f32 	[%rd18+4], %f168;
	st.f32 	[%rd18], %f167;
	.loc	20 194 5
	ld.u64 	%rd267, [%SP+4344];
	add.s64 	%rd19, %rd267, 16;
$L__tmp5260:
	.loc	20 194 12
	bra.uni	$L__tmp5261;
$L__tmp5261:
	.loc	20 63 18
	mov.u32 	%r169, 0;
	mov.b32 	%r32, %r169;
$L__tmp5262:
	.loc	20 63 5
	mov.u32 	%r693, %r32;
$L__tmp5263:
	bra.uni 	$L__BB24_39;

$L__BB24_39:
	mov.u32 	%r33, %r693;
$L__tmp5264:
	cvt.s64.s32 	%rd268, %r33;
	setp.lt.u64 	%p39, %rd268, 16;
	not.pred 	%p40, %p39;
	@%p40 bra 	$L__BB24_41;
	bra.uni 	$L__BB24_40;

$L__BB24_40:
$L__tmp5265:
	.loc	20 64 9
	cvt.s64.s32 	%rd533, %r33;
	add.u64 	%rd534, %SP, 4272;
	add.s64 	%rd535, %rd534, %rd533;
	cvt.s64.s32 	%rd536, %r33;
	add.s64 	%rd531, %rd19, %rd536;
$L__tmp5266:
	.loc	20 64 40
	bra.uni	$L__tmp5267;
$L__tmp5267:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd530, %rd531;
	// end inline asm
$L__tmp5268:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r224,%r225,%r226,%r227}, [%rd530];
	// end inline asm
	st.u32 	[%SP+4256], %r224;
	st.u32 	[%SP+4260], %r225;
	st.u32 	[%SP+4264], %r226;
	st.u32 	[%SP+4268], %r227;
	.loc	20 56 5
	ld.u32 	%r228, [%SP+4256];
	ld.u32 	%r229, [%SP+4260];
	ld.u32 	%r230, [%SP+4264];
	ld.u32 	%r231, [%SP+4268];
$L__tmp5269:
	.loc	20 64 40
	st.u32 	[%rd535+12], %r231;
	st.u32 	[%rd535+8], %r230;
	st.u32 	[%rd535+4], %r229;
	st.u32 	[%rd535], %r228;
$L__tmp5270:
	.loc	20 63 42
	add.s32 	%r34, %r33, 16;
$L__tmp5271:
	mov.u32 	%r693, %r34;
$L__tmp5272:
	bra.uni 	$L__BB24_39;
$L__tmp5273:

$L__BB24_41:
	.loc	20 65 5
	ld.f32 	%f171, [%SP+4272];
	ld.f32 	%f172, [%SP+4276];
	ld.f32 	%f173, [%SP+4280];
	ld.f32 	%f174, [%SP+4284];
$L__tmp5274:
	.loc	20 194 12
	st.f32 	[%rd15+12], %f174;
	st.f32 	[%rd15+8], %f173;
	st.f32 	[%rd15+4], %f172;
	st.f32 	[%rd15], %f171;
	.loc	20 195 5
	ld.u64 	%rd269, [%SP+4344];
	add.s64 	%rd20, %rd269, 32;
$L__tmp5275:
	.loc	20 195 12
	bra.uni	$L__tmp5276;
$L__tmp5276:
	.loc	20 63 18
	mov.u32 	%r170, 0;
	mov.b32 	%r35, %r170;
$L__tmp5277:
	.loc	20 63 5
	mov.u32 	%r694, %r35;
$L__tmp5278:
	bra.uni 	$L__BB24_42;

$L__BB24_42:
	mov.u32 	%r36, %r694;
$L__tmp5279:
	cvt.s64.s32 	%rd270, %r36;
	setp.lt.u64 	%p41, %rd270, 16;
	not.pred 	%p42, %p41;
	@%p42 bra 	$L__BB24_44;
	bra.uni 	$L__BB24_43;

$L__BB24_43:
$L__tmp5280:
	.loc	20 64 9
	cvt.s64.s32 	%rd526, %r36;
	add.u64 	%rd527, %SP, 4240;
	add.s64 	%rd528, %rd527, %rd526;
	cvt.s64.s32 	%rd529, %r36;
	add.s64 	%rd524, %rd20, %rd529;
$L__tmp5281:
	.loc	20 64 40
	bra.uni	$L__tmp5282;
$L__tmp5282:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd523, %rd524;
	// end inline asm
$L__tmp5283:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r216,%r217,%r218,%r219}, [%rd523];
	// end inline asm
	st.u32 	[%SP+4224], %r216;
	st.u32 	[%SP+4228], %r217;
	st.u32 	[%SP+4232], %r218;
	st.u32 	[%SP+4236], %r219;
	.loc	20 56 5
	ld.u32 	%r220, [%SP+4224];
	ld.u32 	%r221, [%SP+4228];
	ld.u32 	%r222, [%SP+4232];
	ld.u32 	%r223, [%SP+4236];
$L__tmp5284:
	.loc	20 64 40
	st.u32 	[%rd528+12], %r223;
	st.u32 	[%rd528+8], %r222;
	st.u32 	[%rd528+4], %r221;
	st.u32 	[%rd528], %r220;
$L__tmp5285:
	.loc	20 63 42
	add.s32 	%r37, %r36, 16;
$L__tmp5286:
	mov.u32 	%r694, %r37;
$L__tmp5287:
	bra.uni 	$L__BB24_42;
$L__tmp5288:

$L__BB24_44:
	.loc	20 65 5
	ld.f32 	%f175, [%SP+4240];
	ld.f32 	%f176, [%SP+4244];
	ld.f32 	%f177, [%SP+4248];
	ld.f32 	%f178, [%SP+4252];
$L__tmp5289:
	.loc	20 195 12
	st.f32 	[%rd16+12], %f178;
	st.f32 	[%rd16+8], %f177;
	st.f32 	[%rd16+4], %f176;
	st.f32 	[%rd16], %f175;
	.loc	20 196 5
	ld.u64 	%rd271, [%SP+4344];
	add.s64 	%rd21, %rd271, 48;
$L__tmp5290:
	.loc	20 196 12
	bra.uni	$L__tmp5291;
$L__tmp5291:
	.loc	20 63 18
	mov.u32 	%r171, 0;
	mov.b32 	%r38, %r171;
$L__tmp5292:
	.loc	20 63 5
	mov.u32 	%r695, %r38;
$L__tmp5293:
	bra.uni 	$L__BB24_45;

$L__BB24_45:
	mov.u32 	%r39, %r695;
$L__tmp5294:
	cvt.s64.s32 	%rd272, %r39;
	setp.lt.u64 	%p43, %rd272, 16;
	not.pred 	%p44, %p43;
	@%p44 bra 	$L__BB24_47;
	bra.uni 	$L__BB24_46;

$L__BB24_46:
$L__tmp5295:
	.loc	20 64 9
	cvt.s64.s32 	%rd519, %r39;
	add.u64 	%rd520, %SP, 4208;
	add.s64 	%rd521, %rd520, %rd519;
	cvt.s64.s32 	%rd522, %r39;
	add.s64 	%rd517, %rd21, %rd522;
$L__tmp5296:
	.loc	20 64 40
	bra.uni	$L__tmp5297;
$L__tmp5297:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd516, %rd517;
	// end inline asm
$L__tmp5298:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r208,%r209,%r210,%r211}, [%rd516];
	// end inline asm
	st.u32 	[%SP+4192], %r208;
	st.u32 	[%SP+4196], %r209;
	st.u32 	[%SP+4200], %r210;
	st.u32 	[%SP+4204], %r211;
	.loc	20 56 5
	ld.u32 	%r212, [%SP+4192];
	ld.u32 	%r213, [%SP+4196];
	ld.u32 	%r214, [%SP+4200];
	ld.u32 	%r215, [%SP+4204];
$L__tmp5299:
	.loc	20 64 40
	st.u32 	[%rd521+12], %r215;
	st.u32 	[%rd521+8], %r214;
	st.u32 	[%rd521+4], %r213;
	st.u32 	[%rd521], %r212;
$L__tmp5300:
	.loc	20 63 42
	add.s32 	%r40, %r39, 16;
$L__tmp5301:
	mov.u32 	%r695, %r40;
$L__tmp5302:
	bra.uni 	$L__BB24_45;
$L__tmp5303:

$L__BB24_47:
	.loc	20 65 5
	ld.f32 	%f179, [%SP+4208];
	ld.f32 	%f180, [%SP+4212];
	ld.f32 	%f181, [%SP+4216];
	ld.f32 	%f182, [%SP+4220];
$L__tmp5304:
	.loc	20 196 12
	st.f32 	[%rd17+12], %f182;
	st.f32 	[%rd17+8], %f181;
	st.f32 	[%rd17+4], %f180;
	st.f32 	[%rd17], %f179;
	.loc	20 199 5
	setp.gt.f32 	%p45, %f10, 0f00000000;
	not.pred 	%p46, %p45;
	@%p46 bra 	$L__BB24_61;
	bra.uni 	$L__BB24_48;

$L__BB24_48:
$L__tmp5305:
	.loc	20 201 24
	mov.f32 	%f183, 0f3F800000;
	sub.f32 	%f11, %f183, %f10;
$L__tmp5306:
	.loc	20 202 9
	ld.u64 	%rd22, [%SP+4336];
	ld.u64 	%rd273, [%SP+4336];
	mov.b64 	%rd274, %rd273;
	st.u64 	[%SP+4176], %rd274;
	mov.f32 	%f184, %f11;
$L__tmp5307:
	.loc	20 202 32
	bra.uni	$L__tmp5308;
$L__tmp5308:
	.loc	20 45 5
	ld.u64 	%rd275, [%SP+4176];
	ld.f32 	%f185, [%rd275];
	mul.f32 	%f186, %f185, %f184;
	ld.u64 	%rd276, [%SP+4176];
	ld.f32 	%f187, [%rd276+4];
	mul.f32 	%f188, %f187, %f184;
	ld.u64 	%rd277, [%SP+4176];
	ld.f32 	%f189, [%rd277+8];
	mul.f32 	%f190, %f189, %f184;
	ld.u64 	%rd278, [%SP+4176];
	ld.f32 	%f191, [%rd278+12];
	mul.f32 	%f192, %f191, %f184;
$L__tmp5309:
	.loc	20 45 12
	{ // callseq 326, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f186;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f188;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f190;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f192;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f193, %f194, %f195, %f196}, [retval0+0];
	} // callseq 326
$L__tmp5310:
	.loc	20 202 32
	st.f32 	[%SP+4364], %f196;
	st.f32 	[%SP+4360], %f195;
	st.f32 	[%SP+4356], %f194;
	st.f32 	[%SP+4352], %f193;
	ld.u64 	%rd279, [%SP+4344];
	add.s64 	%rd23, %rd279, 64;
$L__tmp5311:
	.loc	20 202 76
	bra.uni	$L__tmp5312;
$L__tmp5312:
	.loc	20 63 18
	mov.u32 	%r172, 0;
	mov.b32 	%r41, %r172;
$L__tmp5313:
	.loc	20 63 5
	mov.u32 	%r696, %r41;
$L__tmp5314:
	bra.uni 	$L__BB24_49;

$L__BB24_49:
	mov.u32 	%r42, %r696;
$L__tmp5315:
	cvt.s64.s32 	%rd280, %r42;
	setp.lt.u64 	%p47, %rd280, 16;
	not.pred 	%p48, %p47;
	@%p48 bra 	$L__BB24_51;
	bra.uni 	$L__BB24_50;

$L__BB24_50:
$L__tmp5316:
	.loc	20 64 9
	cvt.s64.s32 	%rd512, %r42;
	add.u64 	%rd513, %SP, 4160;
	add.s64 	%rd514, %rd513, %rd512;
	cvt.s64.s32 	%rd515, %r42;
	add.s64 	%rd510, %rd23, %rd515;
$L__tmp5317:
	.loc	20 64 40
	bra.uni	$L__tmp5318;
$L__tmp5318:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd509, %rd510;
	// end inline asm
$L__tmp5319:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r200,%r201,%r202,%r203}, [%rd509];
	// end inline asm
	st.u32 	[%SP+4144], %r200;
	st.u32 	[%SP+4148], %r201;
	st.u32 	[%SP+4152], %r202;
	st.u32 	[%SP+4156], %r203;
	.loc	20 56 5
	ld.u32 	%r204, [%SP+4144];
	ld.u32 	%r205, [%SP+4148];
	ld.u32 	%r206, [%SP+4152];
	ld.u32 	%r207, [%SP+4156];
$L__tmp5320:
	.loc	20 64 40
	st.u32 	[%rd514+12], %r207;
	st.u32 	[%rd514+8], %r206;
	st.u32 	[%rd514+4], %r205;
	st.u32 	[%rd514], %r204;
$L__tmp5321:
	.loc	20 63 42
	add.s32 	%r43, %r42, 16;
$L__tmp5322:
	mov.u32 	%r696, %r43;
$L__tmp5323:
	bra.uni 	$L__BB24_49;
$L__tmp5324:

$L__BB24_51:
	.loc	20 65 5
	ld.f32 	%f197, [%SP+4160];
	ld.f32 	%f198, [%SP+4164];
	ld.f32 	%f199, [%SP+4168];
	ld.f32 	%f200, [%SP+4172];
$L__tmp5325:
	.loc	20 202 76
	st.f32 	[%SP+4396], %f200;
	st.f32 	[%SP+4392], %f199;
	st.f32 	[%SP+4388], %f198;
	st.f32 	[%SP+4384], %f197;
	add.u64 	%rd281, %SP, 4384;
	mov.b64 	%rd282, %rd281;
	st.u64 	[%SP+4136], %rd282;
	mov.f32 	%f201, %f10;
$L__tmp5326:
	.loc	20 202 60
	bra.uni	$L__tmp5327;
$L__tmp5327:
	.loc	20 45 5
	ld.u64 	%rd283, [%SP+4136];
	ld.f32 	%f202, [%rd283];
	mul.f32 	%f203, %f202, %f201;
	ld.u64 	%rd284, [%SP+4136];
	ld.f32 	%f204, [%rd284+4];
	mul.f32 	%f205, %f204, %f201;
	ld.u64 	%rd285, [%SP+4136];
	ld.f32 	%f206, [%rd285+8];
	mul.f32 	%f207, %f206, %f201;
	ld.u64 	%rd286, [%SP+4136];
	ld.f32 	%f208, [%rd286+12];
	mul.f32 	%f209, %f208, %f201;
$L__tmp5328:
	.loc	20 45 12
	{ // callseq 327, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f203;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f205;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f207;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f209;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f210, %f211, %f212, %f213}, [retval0+0];
	} // callseq 327
$L__tmp5329:
	.loc	20 202 60
	st.f32 	[%SP+4380], %f213;
	st.f32 	[%SP+4376], %f212;
	st.f32 	[%SP+4372], %f211;
	st.f32 	[%SP+4368], %f210;
	add.u64 	%rd287, %SP, 4352;
	mov.b64 	%rd288, %rd287;
	st.u64 	[%SP+4120], %rd288;
	add.u64 	%rd289, %SP, 4368;
	mov.b64 	%rd290, %rd289;
	st.u64 	[%SP+4128], %rd290;
	.loc	20 202 16
	bra.uni	$L__tmp5330;
$L__tmp5330:
	.loc	20 40 5
	ld.u64 	%rd291, [%SP+4120];
	ld.f32 	%f214, [%rd291];
	ld.u64 	%rd292, [%SP+4128];
	ld.f32 	%f215, [%rd292];
	add.f32 	%f216, %f214, %f215;
	ld.u64 	%rd293, [%SP+4120];
	ld.f32 	%f217, [%rd293+4];
	ld.u64 	%rd294, [%SP+4128];
	ld.f32 	%f218, [%rd294+4];
	add.f32 	%f219, %f217, %f218;
	ld.u64 	%rd295, [%SP+4120];
	ld.f32 	%f220, [%rd295+8];
	ld.u64 	%rd296, [%SP+4128];
	ld.f32 	%f221, [%rd296+8];
	add.f32 	%f222, %f220, %f221;
	ld.u64 	%rd297, [%SP+4120];
	ld.f32 	%f223, [%rd297+12];
	ld.u64 	%rd298, [%SP+4128];
	ld.f32 	%f224, [%rd298+12];
	add.f32 	%f225, %f223, %f224;
$L__tmp5331:
	.loc	20 40 12
	{ // callseq 328, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f216;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f219;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f222;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f225;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f226, %f227, %f228, %f229}, [retval0+0];
	} // callseq 328
$L__tmp5332:
	.loc	20 202 16
	st.f32 	[%rd22+12], %f229;
	st.f32 	[%rd22+8], %f228;
	st.f32 	[%rd22+4], %f227;
	st.f32 	[%rd22], %f226;
	mov.b64 	%rd299, %rd15;
	st.u64 	[%SP+4112], %rd299;
	mov.f32 	%f230, %f11;
$L__tmp5333:
	.loc	20 203 32
	bra.uni	$L__tmp5334;
$L__tmp5334:
	.loc	20 45 5
	ld.u64 	%rd300, [%SP+4112];
	ld.f32 	%f231, [%rd300];
	mul.f32 	%f232, %f231, %f230;
	ld.u64 	%rd301, [%SP+4112];
	ld.f32 	%f233, [%rd301+4];
	mul.f32 	%f234, %f233, %f230;
	ld.u64 	%rd302, [%SP+4112];
	ld.f32 	%f235, [%rd302+8];
	mul.f32 	%f236, %f235, %f230;
	ld.u64 	%rd303, [%SP+4112];
	ld.f32 	%f237, [%rd303+12];
	mul.f32 	%f238, %f237, %f230;
$L__tmp5335:
	.loc	20 45 12
	{ // callseq 329, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f232;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f234;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f236;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f238;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f239, %f240, %f241, %f242}, [retval0+0];
	} // callseq 329
$L__tmp5336:
	.loc	20 203 32
	st.f32 	[%SP+4412], %f242;
	st.f32 	[%SP+4408], %f241;
	st.f32 	[%SP+4404], %f240;
	st.f32 	[%SP+4400], %f239;
	ld.u64 	%rd304, [%SP+4344];
	add.s64 	%rd24, %rd304, 80;
$L__tmp5337:
	.loc	20 203 76
	bra.uni	$L__tmp5338;
$L__tmp5338:
	.loc	20 63 18
	mov.u32 	%r173, 0;
	mov.b32 	%r44, %r173;
$L__tmp5339:
	.loc	20 63 5
	mov.u32 	%r697, %r44;
$L__tmp5340:
	bra.uni 	$L__BB24_52;

$L__BB24_52:
	mov.u32 	%r45, %r697;
$L__tmp5341:
	cvt.s64.s32 	%rd305, %r45;
	setp.lt.u64 	%p49, %rd305, 16;
	not.pred 	%p50, %p49;
	@%p50 bra 	$L__BB24_54;
	bra.uni 	$L__BB24_53;

$L__BB24_53:
$L__tmp5342:
	.loc	20 64 9
	cvt.s64.s32 	%rd505, %r45;
	add.u64 	%rd506, %SP, 4096;
	add.s64 	%rd507, %rd506, %rd505;
	cvt.s64.s32 	%rd508, %r45;
	add.s64 	%rd503, %rd24, %rd508;
$L__tmp5343:
	.loc	20 64 40
	bra.uni	$L__tmp5344;
$L__tmp5344:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd502, %rd503;
	// end inline asm
$L__tmp5345:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r192,%r193,%r194,%r195}, [%rd502];
	// end inline asm
	st.u32 	[%SP+4080], %r192;
	st.u32 	[%SP+4084], %r193;
	st.u32 	[%SP+4088], %r194;
	st.u32 	[%SP+4092], %r195;
	.loc	20 56 5
	ld.u32 	%r196, [%SP+4080];
	ld.u32 	%r197, [%SP+4084];
	ld.u32 	%r198, [%SP+4088];
	ld.u32 	%r199, [%SP+4092];
$L__tmp5346:
	.loc	20 64 40
	st.u32 	[%rd507+12], %r199;
	st.u32 	[%rd507+8], %r198;
	st.u32 	[%rd507+4], %r197;
	st.u32 	[%rd507], %r196;
$L__tmp5347:
	.loc	20 63 42
	add.s32 	%r46, %r45, 16;
$L__tmp5348:
	mov.u32 	%r697, %r46;
$L__tmp5349:
	bra.uni 	$L__BB24_52;
$L__tmp5350:

$L__BB24_54:
	.loc	20 65 5
	ld.f32 	%f243, [%SP+4096];
	ld.f32 	%f244, [%SP+4100];
	ld.f32 	%f245, [%SP+4104];
	ld.f32 	%f246, [%SP+4108];
$L__tmp5351:
	.loc	20 203 76
	st.f32 	[%SP+4444], %f246;
	st.f32 	[%SP+4440], %f245;
	st.f32 	[%SP+4436], %f244;
	st.f32 	[%SP+4432], %f243;
	add.u64 	%rd306, %SP, 4432;
	mov.b64 	%rd307, %rd306;
	st.u64 	[%SP+4072], %rd307;
	mov.f32 	%f247, %f10;
$L__tmp5352:
	.loc	20 203 60
	bra.uni	$L__tmp5353;
$L__tmp5353:
	.loc	20 45 5
	ld.u64 	%rd308, [%SP+4072];
	ld.f32 	%f248, [%rd308];
	mul.f32 	%f249, %f248, %f247;
	ld.u64 	%rd309, [%SP+4072];
	ld.f32 	%f250, [%rd309+4];
	mul.f32 	%f251, %f250, %f247;
	ld.u64 	%rd310, [%SP+4072];
	ld.f32 	%f252, [%rd310+8];
	mul.f32 	%f253, %f252, %f247;
	ld.u64 	%rd311, [%SP+4072];
	ld.f32 	%f254, [%rd311+12];
	mul.f32 	%f255, %f254, %f247;
$L__tmp5354:
	.loc	20 45 12
	{ // callseq 330, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f249;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f251;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f253;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f255;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f256, %f257, %f258, %f259}, [retval0+0];
	} // callseq 330
$L__tmp5355:
	.loc	20 203 60
	st.f32 	[%SP+4428], %f259;
	st.f32 	[%SP+4424], %f258;
	st.f32 	[%SP+4420], %f257;
	st.f32 	[%SP+4416], %f256;
	add.u64 	%rd312, %SP, 4400;
	mov.b64 	%rd313, %rd312;
	st.u64 	[%SP+4056], %rd313;
	add.u64 	%rd314, %SP, 4416;
	mov.b64 	%rd315, %rd314;
	st.u64 	[%SP+4064], %rd315;
	.loc	20 203 16
	bra.uni	$L__tmp5356;
$L__tmp5356:
	.loc	20 40 5
	ld.u64 	%rd316, [%SP+4056];
	ld.f32 	%f260, [%rd316];
	ld.u64 	%rd317, [%SP+4064];
	ld.f32 	%f261, [%rd317];
	add.f32 	%f262, %f260, %f261;
	ld.u64 	%rd318, [%SP+4056];
	ld.f32 	%f263, [%rd318+4];
	ld.u64 	%rd319, [%SP+4064];
	ld.f32 	%f264, [%rd319+4];
	add.f32 	%f265, %f263, %f264;
	ld.u64 	%rd320, [%SP+4056];
	ld.f32 	%f266, [%rd320+8];
	ld.u64 	%rd321, [%SP+4064];
	ld.f32 	%f267, [%rd321+8];
	add.f32 	%f268, %f266, %f267;
	ld.u64 	%rd322, [%SP+4056];
	ld.f32 	%f269, [%rd322+12];
	ld.u64 	%rd323, [%SP+4064];
	ld.f32 	%f270, [%rd323+12];
	add.f32 	%f271, %f269, %f270;
$L__tmp5357:
	.loc	20 40 12
	{ // callseq 331, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f262;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f265;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f268;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f271;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f272, %f273, %f274, %f275}, [retval0+0];
	} // callseq 331
$L__tmp5358:
	.loc	20 203 16
	st.f32 	[%rd15+12], %f275;
	st.f32 	[%rd15+8], %f274;
	st.f32 	[%rd15+4], %f273;
	st.f32 	[%rd15], %f272;
	mov.b64 	%rd324, %rd16;
	st.u64 	[%SP+4048], %rd324;
	mov.f32 	%f276, %f11;
$L__tmp5359:
	.loc	20 204 32
	bra.uni	$L__tmp5360;
$L__tmp5360:
	.loc	20 45 5
	ld.u64 	%rd325, [%SP+4048];
	ld.f32 	%f277, [%rd325];
	mul.f32 	%f278, %f277, %f276;
	ld.u64 	%rd326, [%SP+4048];
	ld.f32 	%f279, [%rd326+4];
	mul.f32 	%f280, %f279, %f276;
	ld.u64 	%rd327, [%SP+4048];
	ld.f32 	%f281, [%rd327+8];
	mul.f32 	%f282, %f281, %f276;
	ld.u64 	%rd328, [%SP+4048];
	ld.f32 	%f283, [%rd328+12];
	mul.f32 	%f284, %f283, %f276;
$L__tmp5361:
	.loc	20 45 12
	{ // callseq 332, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f278;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f280;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f282;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f284;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f285, %f286, %f287, %f288}, [retval0+0];
	} // callseq 332
$L__tmp5362:
	.loc	20 204 32
	st.f32 	[%SP+4460], %f288;
	st.f32 	[%SP+4456], %f287;
	st.f32 	[%SP+4452], %f286;
	st.f32 	[%SP+4448], %f285;
	ld.u64 	%rd329, [%SP+4344];
	add.s64 	%rd25, %rd329, 96;
$L__tmp5363:
	.loc	20 204 76
	bra.uni	$L__tmp5364;
$L__tmp5364:
	.loc	20 63 18
	mov.u32 	%r174, 0;
	mov.b32 	%r47, %r174;
$L__tmp5365:
	.loc	20 63 5
	mov.u32 	%r698, %r47;
$L__tmp5366:
	bra.uni 	$L__BB24_55;

$L__BB24_55:
	mov.u32 	%r48, %r698;
$L__tmp5367:
	cvt.s64.s32 	%rd330, %r48;
	setp.lt.u64 	%p51, %rd330, 16;
	not.pred 	%p52, %p51;
	@%p52 bra 	$L__BB24_57;
	bra.uni 	$L__BB24_56;

$L__BB24_56:
$L__tmp5368:
	.loc	20 64 9
	cvt.s64.s32 	%rd498, %r48;
	add.u64 	%rd499, %SP, 4032;
	add.s64 	%rd500, %rd499, %rd498;
	cvt.s64.s32 	%rd501, %r48;
	add.s64 	%rd496, %rd25, %rd501;
$L__tmp5369:
	.loc	20 64 40
	bra.uni	$L__tmp5370;
$L__tmp5370:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd495, %rd496;
	// end inline asm
$L__tmp5371:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r184,%r185,%r186,%r187}, [%rd495];
	// end inline asm
	st.u32 	[%SP+4016], %r184;
	st.u32 	[%SP+4020], %r185;
	st.u32 	[%SP+4024], %r186;
	st.u32 	[%SP+4028], %r187;
	.loc	20 56 5
	ld.u32 	%r188, [%SP+4016];
	ld.u32 	%r189, [%SP+4020];
	ld.u32 	%r190, [%SP+4024];
	ld.u32 	%r191, [%SP+4028];
$L__tmp5372:
	.loc	20 64 40
	st.u32 	[%rd500+12], %r191;
	st.u32 	[%rd500+8], %r190;
	st.u32 	[%rd500+4], %r189;
	st.u32 	[%rd500], %r188;
$L__tmp5373:
	.loc	20 63 42
	add.s32 	%r49, %r48, 16;
$L__tmp5374:
	mov.u32 	%r698, %r49;
$L__tmp5375:
	bra.uni 	$L__BB24_55;
$L__tmp5376:

$L__BB24_57:
	.loc	20 65 5
	ld.f32 	%f289, [%SP+4032];
	ld.f32 	%f290, [%SP+4036];
	ld.f32 	%f291, [%SP+4040];
	ld.f32 	%f292, [%SP+4044];
$L__tmp5377:
	.loc	20 204 76
	st.f32 	[%SP+4492], %f292;
	st.f32 	[%SP+4488], %f291;
	st.f32 	[%SP+4484], %f290;
	st.f32 	[%SP+4480], %f289;
	add.u64 	%rd331, %SP, 4480;
	mov.b64 	%rd332, %rd331;
	st.u64 	[%SP+4008], %rd332;
	mov.f32 	%f293, %f10;
$L__tmp5378:
	.loc	20 204 60
	bra.uni	$L__tmp5379;
$L__tmp5379:
	.loc	20 45 5
	ld.u64 	%rd333, [%SP+4008];
	ld.f32 	%f294, [%rd333];
	mul.f32 	%f295, %f294, %f293;
	ld.u64 	%rd334, [%SP+4008];
	ld.f32 	%f296, [%rd334+4];
	mul.f32 	%f297, %f296, %f293;
	ld.u64 	%rd335, [%SP+4008];
	ld.f32 	%f298, [%rd335+8];
	mul.f32 	%f299, %f298, %f293;
	ld.u64 	%rd336, [%SP+4008];
	ld.f32 	%f300, [%rd336+12];
	mul.f32 	%f301, %f300, %f293;
$L__tmp5380:
	.loc	20 45 12
	{ // callseq 333, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f295;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f297;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f299;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f301;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f302, %f303, %f304, %f305}, [retval0+0];
	} // callseq 333
$L__tmp5381:
	.loc	20 204 60
	st.f32 	[%SP+4476], %f305;
	st.f32 	[%SP+4472], %f304;
	st.f32 	[%SP+4468], %f303;
	st.f32 	[%SP+4464], %f302;
	add.u64 	%rd337, %SP, 4448;
	mov.b64 	%rd338, %rd337;
	st.u64 	[%SP+3992], %rd338;
	add.u64 	%rd339, %SP, 4464;
	mov.b64 	%rd340, %rd339;
	st.u64 	[%SP+4000], %rd340;
	.loc	20 204 16
	bra.uni	$L__tmp5382;
$L__tmp5382:
	.loc	20 40 5
	ld.u64 	%rd341, [%SP+3992];
	ld.f32 	%f306, [%rd341];
	ld.u64 	%rd342, [%SP+4000];
	ld.f32 	%f307, [%rd342];
	add.f32 	%f308, %f306, %f307;
	ld.u64 	%rd343, [%SP+3992];
	ld.f32 	%f309, [%rd343+4];
	ld.u64 	%rd344, [%SP+4000];
	ld.f32 	%f310, [%rd344+4];
	add.f32 	%f311, %f309, %f310;
	ld.u64 	%rd345, [%SP+3992];
	ld.f32 	%f312, [%rd345+8];
	ld.u64 	%rd346, [%SP+4000];
	ld.f32 	%f313, [%rd346+8];
	add.f32 	%f314, %f312, %f313;
	ld.u64 	%rd347, [%SP+3992];
	ld.f32 	%f315, [%rd347+12];
	ld.u64 	%rd348, [%SP+4000];
	ld.f32 	%f316, [%rd348+12];
	add.f32 	%f317, %f315, %f316;
$L__tmp5383:
	.loc	20 40 12
	{ // callseq 334, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f308;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f311;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f314;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f317;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f318, %f319, %f320, %f321}, [retval0+0];
	} // callseq 334
$L__tmp5384:
	.loc	20 204 16
	st.f32 	[%rd16+12], %f321;
	st.f32 	[%rd16+8], %f320;
	st.f32 	[%rd16+4], %f319;
	st.f32 	[%rd16], %f318;
	mov.b64 	%rd349, %rd17;
	st.u64 	[%SP+3984], %rd349;
	mov.f32 	%f322, %f11;
$L__tmp5385:
	.loc	20 205 32
	bra.uni	$L__tmp5386;
$L__tmp5386:
	.loc	20 45 5
	ld.u64 	%rd350, [%SP+3984];
	ld.f32 	%f323, [%rd350];
	mul.f32 	%f324, %f323, %f322;
	ld.u64 	%rd351, [%SP+3984];
	ld.f32 	%f325, [%rd351+4];
	mul.f32 	%f326, %f325, %f322;
	ld.u64 	%rd352, [%SP+3984];
	ld.f32 	%f327, [%rd352+8];
	mul.f32 	%f328, %f327, %f322;
	ld.u64 	%rd353, [%SP+3984];
	ld.f32 	%f329, [%rd353+12];
	mul.f32 	%f330, %f329, %f322;
$L__tmp5387:
	.loc	20 45 12
	{ // callseq 335, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f324;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f326;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f328;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f330;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f331, %f332, %f333, %f334}, [retval0+0];
	} // callseq 335
$L__tmp5388:
	.loc	20 205 32
	st.f32 	[%SP+4508], %f334;
	st.f32 	[%SP+4504], %f333;
	st.f32 	[%SP+4500], %f332;
	st.f32 	[%SP+4496], %f331;
	ld.u64 	%rd354, [%SP+4344];
	add.s64 	%rd26, %rd354, 112;
$L__tmp5389:
	.loc	20 205 76
	bra.uni	$L__tmp5390;
$L__tmp5390:
	.loc	20 63 18
	mov.u32 	%r175, 0;
	mov.b32 	%r50, %r175;
$L__tmp5391:
	.loc	20 63 5
	mov.u32 	%r699, %r50;
$L__tmp5392:
	bra.uni 	$L__BB24_58;

$L__BB24_58:
	mov.u32 	%r51, %r699;
$L__tmp5393:
	cvt.s64.s32 	%rd355, %r51;
	setp.lt.u64 	%p53, %rd355, 16;
	not.pred 	%p54, %p53;
	@%p54 bra 	$L__BB24_60;
	bra.uni 	$L__BB24_59;

$L__BB24_59:
$L__tmp5394:
	.loc	20 64 9
	cvt.s64.s32 	%rd491, %r51;
	add.u64 	%rd492, %SP, 3968;
	add.s64 	%rd493, %rd492, %rd491;
	cvt.s64.s32 	%rd494, %r51;
	add.s64 	%rd489, %rd26, %rd494;
$L__tmp5395:
	.loc	20 64 40
	bra.uni	$L__tmp5396;
$L__tmp5396:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd488, %rd489;
	// end inline asm
$L__tmp5397:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r176,%r177,%r178,%r179}, [%rd488];
	// end inline asm
	st.u32 	[%SP+3952], %r176;
	st.u32 	[%SP+3956], %r177;
	st.u32 	[%SP+3960], %r178;
	st.u32 	[%SP+3964], %r179;
	.loc	20 56 5
	ld.u32 	%r180, [%SP+3952];
	ld.u32 	%r181, [%SP+3956];
	ld.u32 	%r182, [%SP+3960];
	ld.u32 	%r183, [%SP+3964];
$L__tmp5398:
	.loc	20 64 40
	st.u32 	[%rd493+12], %r183;
	st.u32 	[%rd493+8], %r182;
	st.u32 	[%rd493+4], %r181;
	st.u32 	[%rd493], %r180;
$L__tmp5399:
	.loc	20 63 42
	add.s32 	%r52, %r51, 16;
$L__tmp5400:
	mov.u32 	%r699, %r52;
$L__tmp5401:
	bra.uni 	$L__BB24_58;
$L__tmp5402:

$L__BB24_60:
	.loc	20 65 5
	ld.f32 	%f335, [%SP+3968];
	ld.f32 	%f336, [%SP+3972];
	ld.f32 	%f337, [%SP+3976];
	ld.f32 	%f338, [%SP+3980];
$L__tmp5403:
	.loc	20 205 76
	st.f32 	[%SP+4540], %f338;
	st.f32 	[%SP+4536], %f337;
	st.f32 	[%SP+4532], %f336;
	st.f32 	[%SP+4528], %f335;
	add.u64 	%rd356, %SP, 4528;
	mov.b64 	%rd357, %rd356;
	st.u64 	[%SP+3936], %rd357;
	mov.f32 	%f339, %f10;
$L__tmp5404:
	.loc	20 205 60
	bra.uni	$L__tmp5405;
$L__tmp5405:
	.loc	20 45 5
	ld.u64 	%rd358, [%SP+3936];
	ld.f32 	%f340, [%rd358];
	mul.f32 	%f341, %f340, %f339;
	ld.u64 	%rd359, [%SP+3936];
	ld.f32 	%f342, [%rd359+4];
	mul.f32 	%f343, %f342, %f339;
	ld.u64 	%rd360, [%SP+3936];
	ld.f32 	%f344, [%rd360+8];
	mul.f32 	%f345, %f344, %f339;
	ld.u64 	%rd361, [%SP+3936];
	ld.f32 	%f346, [%rd361+12];
	mul.f32 	%f347, %f346, %f339;
$L__tmp5406:
	.loc	20 45 12
	{ // callseq 336, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f341;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f343;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f345;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f347;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f348, %f349, %f350, %f351}, [retval0+0];
	} // callseq 336
$L__tmp5407:
	.loc	20 205 60
	st.f32 	[%SP+4524], %f351;
	st.f32 	[%SP+4520], %f350;
	st.f32 	[%SP+4516], %f349;
	st.f32 	[%SP+4512], %f348;
	add.u64 	%rd362, %SP, 4496;
	mov.b64 	%rd363, %rd362;
	st.u64 	[%SP+3920], %rd363;
	add.u64 	%rd364, %SP, 4512;
	mov.b64 	%rd365, %rd364;
	st.u64 	[%SP+3928], %rd365;
	.loc	20 205 16
	bra.uni	$L__tmp5408;
$L__tmp5408:
	.loc	20 40 5
	ld.u64 	%rd366, [%SP+3920];
	ld.f32 	%f352, [%rd366];
	ld.u64 	%rd367, [%SP+3928];
	ld.f32 	%f353, [%rd367];
	add.f32 	%f354, %f352, %f353;
	ld.u64 	%rd368, [%SP+3920];
	ld.f32 	%f355, [%rd368+4];
	ld.u64 	%rd369, [%SP+3928];
	ld.f32 	%f356, [%rd369+4];
	add.f32 	%f357, %f355, %f356;
	ld.u64 	%rd370, [%SP+3920];
	ld.f32 	%f358, [%rd370+8];
	ld.u64 	%rd371, [%SP+3928];
	ld.f32 	%f359, [%rd371+8];
	add.f32 	%f360, %f358, %f359;
	ld.u64 	%rd372, [%SP+3920];
	ld.f32 	%f361, [%rd372+12];
	ld.u64 	%rd373, [%SP+3928];
	ld.f32 	%f362, [%rd373+12];
	add.f32 	%f363, %f361, %f362;
$L__tmp5409:
	.loc	20 40 12
	{ // callseq 337, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f354;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f357;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f360;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f363;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f364, %f365, %f366, %f367}, [retval0+0];
	} // callseq 337
$L__tmp5410:
	.loc	20 205 16
	st.f32 	[%rd17+12], %f367;
	st.f32 	[%rd17+8], %f366;
	st.f32 	[%rd17+4], %f365;
	st.f32 	[%rd17], %f364;
	.loc	20 207 26
	ld.f32 	%f368, [%rd16+4];
	ld.f32 	%f369, [%rd16+4];
	mul.f32 	%f370, %f368, %f369;
	ld.f32 	%f371, [%rd16+8];
	ld.f32 	%f372, [%rd16+8];
	mul.f32 	%f373, %f371, %f372;
	add.f32 	%f374, %f370, %f373;
	ld.f32 	%f375, [%rd16+12];
	ld.f32 	%f376, [%rd16+12];
	mul.f32 	%f377, %f375, %f376;
	add.f32 	%f378, %f374, %f377;
	ld.f32 	%f379, [%rd17];
	ld.f32 	%f380, [%rd17];
	mul.f32 	%f381, %f379, %f380;
	add.f32 	%f382, %f378, %f381;
	.loc	20 207 34
	{ // callseq 338, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f382;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZSt4sqrtf, 
	(
	param0
	);
	ld.param.f32 	%f383, [retval0+0];
	} // callseq 338
	rcp.rn.f32 	%f384, %f383;
$L__tmp5411:
	.loc	20 208 9
	ld.f32 	%f385, [%rd16+4];
	mul.f32 	%f386, %f385, %f384;
	st.f32 	[%rd16+4], %f386;
	.loc	20 209 9
	ld.f32 	%f387, [%rd16+8];
	mul.f32 	%f388, %f387, %f384;
	st.f32 	[%rd16+8], %f388;
	.loc	20 210 9
	ld.f32 	%f389, [%rd16+12];
	mul.f32 	%f390, %f389, %f384;
	st.f32 	[%rd16+12], %f390;
	.loc	20 211 9
	ld.f32 	%f391, [%rd17];
	mul.f32 	%f392, %f391, %f384;
	st.f32 	[%rd17], %f392;
	bra.uni 	$L__BB24_61;
$L__tmp5412:

$L__BB24_61:
	.loc	20 269 18
	ld.f32 	%f393, [%SP+4800];
	st.f32 	[%SP+4864], %f393;
	ld.f32 	%f394, [%SP+4804];
	st.f32 	[%SP+4868], %f394;
	ld.f32 	%f395, [%SP+4808];
	st.f32 	[%SP+4872], %f395;
	ld.f32 	%f396, [%SP+4812];
	st.f32 	[%SP+4876], %f396;
	ld.f32 	%f397, [%SP+4816];
	st.f32 	[%SP+4880], %f397;
	add.u64 	%rd374, %SP, 4800;
	add.s64 	%rd375, %rd374, 16;
	ld.f32 	%f398, [%rd375+4];
	st.f32 	[%SP+4884], %f398;
	add.s64 	%rd376, %rd374, 16;
	ld.f32 	%f399, [%rd376+8];
	st.f32 	[%SP+4888], %f399;
	add.s64 	%rd377, %rd374, 16;
	ld.f32 	%f400, [%rd377+12];
	st.f32 	[%SP+4892], %f400;
	ld.f32 	%f401, [%SP+4832];
	st.f32 	[%SP+4896], %f401;
	add.s64 	%rd378, %rd374, 32;
	ld.f32 	%f402, [%rd378+4];
	st.f32 	[%SP+4900], %f402;
	add.s64 	%rd379, %rd374, 32;
	ld.f32 	%f403, [%rd379+8];
	st.f32 	[%SP+4904], %f403;
	add.s64 	%rd380, %rd374, 32;
	ld.f32 	%f404, [%rd380+12];
	st.f32 	[%SP+4908], %f404;
	ld.f32 	%f405, [%SP+4848];
	st.f32 	[%SP+4912], %f405;
	add.s64 	%rd381, %rd374, 48;
	ld.f32 	%f406, [%rd381+4];
	st.f32 	[%SP+4916], %f406;
	add.s64 	%rd382, %rd374, 48;
	ld.f32 	%f407, [%rd382+8];
	st.f32 	[%SP+4920], %f407;
	add.s64 	%rd383, %rd374, 48;
	ld.f32 	%f408, [%rd383+12];
	st.f32 	[%SP+4924], %f408;
	.loc	20 273 5
	ld.u64 	%rd384, [%SP+4744];
	ld.u64 	%rd385, [%SP+4752];
	ld.u64 	%rd386, [%SP+4760];
	mov.b64 	%rd387, %rd384;
	st.u64 	[%SP+3856], %rd387;
	mov.b64 	%rd388, %rd385;
	st.u64 	[%SP+3864], %rd388;
	mov.b64 	%rd389, %rd386;
	st.u64 	[%SP+3872], %rd389;
	add.u64 	%rd390, %SP, 4864;
	mov.b64 	%rd391, %rd390;
	st.u64 	[%SP+3880], %rd391;
	.loc	20 273 5
	bra.uni	$L__tmp5413;
$L__tmp5413:
	.loc	20 84 18
	ld.u64 	%rd392, [%SP+3880];
	ld.f32 	%f409, [%rd392+36];
	st.f32 	[%SP+3888], %f409;
	ld.u64 	%rd393, [%SP+3880];
	ld.f32 	%f410, [%rd393+40];
	st.f32 	[%SP+3892], %f410;
	ld.u64 	%rd394, [%SP+3880];
	ld.f32 	%f411, [%rd394+44];
	st.f32 	[%SP+3896], %f411;
	ld.u64 	%rd395, [%SP+3880];
	ld.f32 	%f412, [%rd395+48];
	st.f32 	[%SP+3900], %f412;
	.loc	20 87 25
	ld.u64 	%rd396, [%SP+3880];
	ld.f32 	%f413, [%rd396+36];
	ld.u64 	%rd397, [%SP+3880];
	ld.f32 	%f414, [%rd397+36];
	mul.f32 	%f415, %f413, %f414;
	ld.u64 	%rd398, [%SP+3880];
	ld.f32 	%f416, [%rd398+40];
	ld.u64 	%rd399, [%SP+3880];
	ld.f32 	%f417, [%rd399+40];
	mul.f32 	%f418, %f416, %f417;
	add.f32 	%f419, %f415, %f418;
	ld.u64 	%rd400, [%SP+3880];
	ld.f32 	%f420, [%rd400+44];
	ld.u64 	%rd401, [%SP+3880];
	ld.f32 	%f421, [%rd401+44];
	mul.f32 	%f422, %f420, %f421;
	add.f32 	%f423, %f419, %f422;
	ld.u64 	%rd402, [%SP+3880];
	ld.f32 	%f424, [%rd402+48];
	ld.u64 	%rd403, [%SP+3880];
	ld.f32 	%f425, [%rd403+48];
	mul.f32 	%f426, %f424, %f425;
	add.f32 	%f427, %f423, %f426;
	rcp.rn.f32 	%f428, %f427;
$L__tmp5414:
	.loc	20 0 25
	add.u64 	%rd404, %SP, 3888;
	mov.b64 	%rd405, %rd404;
	st.u64 	[%SP+3848], %rd405;
	mov.f32 	%f429, %f428;
$L__tmp5415:
	.loc	20 88 23
	bra.uni	$L__tmp5416;
$L__tmp5416:
	.loc	20 45 5
	ld.u64 	%rd406, [%SP+3848];
	ld.f32 	%f430, [%rd406];
	mul.f32 	%f431, %f430, %f429;
	ld.u64 	%rd407, [%SP+3848];
	ld.f32 	%f432, [%rd407+4];
	mul.f32 	%f433, %f432, %f429;
	ld.u64 	%rd408, [%SP+3848];
	ld.f32 	%f434, [%rd408+8];
	mul.f32 	%f435, %f434, %f429;
	ld.u64 	%rd409, [%SP+3848];
	ld.f32 	%f436, [%rd409+12];
	mul.f32 	%f437, %f436, %f429;
$L__tmp5417:
	.loc	20 45 12
	{ // callseq 339, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f431;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f433;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f435;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f437;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f438, %f439, %f440, %f441}, [retval0+0];
	} // callseq 339
$L__tmp5418:
	.loc	20 88 23
	st.f32 	[%SP+3916], %f441;
	st.f32 	[%SP+3912], %f440;
	st.f32 	[%SP+3908], %f439;
	st.f32 	[%SP+3904], %f438;
	.loc	20 90 21
	ld.f32 	%f442, [%SP+3900];
	ld.f32 	%f443, [%SP+3916];
	mul.f32 	%f444, %f442, %f443;
$L__tmp5419:
	.loc	20 91 21
	ld.f32 	%f445, [%SP+3888];
	ld.f32 	%f446, [%SP+3904];
	mul.f32 	%f447, %f445, %f446;
$L__tmp5420:
	.loc	20 92 21
	ld.f32 	%f448, [%SP+3892];
	ld.f32 	%f449, [%SP+3908];
	mul.f32 	%f450, %f448, %f449;
$L__tmp5421:
	.loc	20 93 21
	ld.f32 	%f451, [%SP+3896];
	ld.f32 	%f452, [%SP+3912];
	mul.f32 	%f453, %f451, %f452;
$L__tmp5422:
	.loc	20 95 20
	ld.f32 	%f454, [%SP+3888];
	ld.f32 	%f455, [%SP+3908];
	mul.f32 	%f456, %f454, %f455;
$L__tmp5423:
	.loc	20 96 20
	ld.f32 	%f457, [%SP+3896];
	ld.f32 	%f458, [%SP+3916];
	mul.f32 	%f459, %f457, %f458;
$L__tmp5424:
	.loc	20 97 20
	ld.f32 	%f460, [%SP+3888];
	ld.f32 	%f461, [%SP+3912];
	mul.f32 	%f462, %f460, %f461;
$L__tmp5425:
	.loc	20 98 20
	ld.f32 	%f463, [%SP+3892];
	ld.f32 	%f464, [%SP+3916];
	mul.f32 	%f465, %f463, %f464;
$L__tmp5426:
	.loc	20 99 20
	ld.f32 	%f466, [%SP+3892];
	ld.f32 	%f467, [%SP+3912];
	mul.f32 	%f468, %f466, %f467;
$L__tmp5427:
	.loc	20 100 20
	ld.f32 	%f469, [%SP+3888];
	ld.f32 	%f470, [%SP+3916];
	mul.f32 	%f471, %f469, %f470;
$L__tmp5428:
	.loc	20 102 5
	sub.f32 	%f472, %f447, %f450;
	sub.f32 	%f473, %f472, %f453;
	add.f32 	%f474, %f473, %f444;
	ld.u64 	%rd410, [%SP+3856];
	st.f32 	[%rd410], %f474;
	.loc	20 103 5
	sub.f32 	%f475, %f456, %f459;
	mul.f32 	%f476, %f475, 0f40000000;
	ld.u64 	%rd411, [%SP+3856];
	st.f32 	[%rd411+4], %f476;
	.loc	20 104 5
	add.f32 	%f477, %f462, %f465;
	mul.f32 	%f478, %f477, 0f40000000;
	ld.u64 	%rd412, [%SP+3856];
	st.f32 	[%rd412+8], %f478;
	.loc	20 106 5
	add.f32 	%f479, %f456, %f459;
	mul.f32 	%f480, %f479, 0f40000000;
	ld.u64 	%rd413, [%SP+3864];
	st.f32 	[%rd413], %f480;
	.loc	20 107 5
	neg.f32 	%f481, %f447;
	add.f32 	%f482, %f481, %f450;
	sub.f32 	%f483, %f482, %f453;
	add.f32 	%f484, %f483, %f444;
	ld.u64 	%rd414, [%SP+3864];
	st.f32 	[%rd414+4], %f484;
	.loc	20 108 5
	sub.f32 	%f485, %f468, %f471;
	mul.f32 	%f486, %f485, 0f40000000;
	ld.u64 	%rd415, [%SP+3864];
	st.f32 	[%rd415+8], %f486;
	.loc	20 110 5
	sub.f32 	%f487, %f462, %f465;
	mul.f32 	%f488, %f487, 0f40000000;
	ld.u64 	%rd416, [%SP+3872];
	st.f32 	[%rd416], %f488;
	.loc	20 111 5
	add.f32 	%f489, %f468, %f471;
	mul.f32 	%f490, %f489, 0f40000000;
	ld.u64 	%rd417, [%SP+3872];
	st.f32 	[%rd417+4], %f490;
	.loc	20 112 5
	neg.f32 	%f491, %f447;
	sub.f32 	%f492, %f491, %f450;
	add.f32 	%f493, %f492, %f453;
	add.f32 	%f494, %f493, %f444;
	ld.u64 	%rd418, [%SP+3872];
	st.f32 	[%rd418+8], %f494;
	.loc	20 114 5
	ld.u64 	%rd419, [%SP+3856];
	ld.f32 	%f495, [%rd419];
	ld.u64 	%rd420, [%SP+3880];
	ld.f32 	%f496, [%rd420+12];
	mul.f32 	%f497, %f495, %f496;
	ld.u64 	%rd421, [%SP+3856];
	ld.f32 	%f498, [%rd421+4];
	ld.u64 	%rd422, [%SP+3880];
	ld.f32 	%f499, [%rd422+24];
	mul.f32 	%f500, %f498, %f499;
	add.f32 	%f501, %f497, %f500;
	ld.u64 	%rd423, [%SP+3856];
	ld.f32 	%f502, [%rd423+8];
	ld.u64 	%rd424, [%SP+3880];
	ld.f32 	%f503, [%rd424+32];
	mul.f32 	%f504, %f502, %f503;
	add.f32 	%f505, %f501, %f504;
	ld.u64 	%rd425, [%SP+3880];
	ld.f32 	%f506, [%rd425+52];
	add.f32 	%f507, %f505, %f506;
	ld.u64 	%rd426, [%SP+3856];
	st.f32 	[%rd426+12], %f507;
	.loc	20 115 5
	ld.u64 	%rd427, [%SP+3864];
	ld.f32 	%f508, [%rd427];
	ld.u64 	%rd428, [%SP+3880];
	ld.f32 	%f509, [%rd428+12];
	mul.f32 	%f510, %f508, %f509;
	ld.u64 	%rd429, [%SP+3864];
	ld.f32 	%f511, [%rd429+4];
	ld.u64 	%rd430, [%SP+3880];
	ld.f32 	%f512, [%rd430+24];
	mul.f32 	%f513, %f511, %f512;
	add.f32 	%f514, %f510, %f513;
	ld.u64 	%rd431, [%SP+3864];
	ld.f32 	%f515, [%rd431+8];
	ld.u64 	%rd432, [%SP+3880];
	ld.f32 	%f516, [%rd432+32];
	mul.f32 	%f517, %f515, %f516;
	add.f32 	%f518, %f514, %f517;
	ld.u64 	%rd433, [%SP+3880];
	ld.f32 	%f519, [%rd433+56];
	add.f32 	%f520, %f518, %f519;
	ld.u64 	%rd434, [%SP+3864];
	st.f32 	[%rd434+12], %f520;
	.loc	20 116 5
	ld.u64 	%rd435, [%SP+3872];
	ld.f32 	%f521, [%rd435];
	ld.u64 	%rd436, [%SP+3880];
	ld.f32 	%f522, [%rd436+12];
	mul.f32 	%f523, %f521, %f522;
	ld.u64 	%rd437, [%SP+3872];
	ld.f32 	%f524, [%rd437+4];
	ld.u64 	%rd438, [%SP+3880];
	ld.f32 	%f525, [%rd438+24];
	mul.f32 	%f526, %f524, %f525;
	add.f32 	%f527, %f523, %f526;
	ld.u64 	%rd439, [%SP+3872];
	ld.f32 	%f528, [%rd439+8];
	ld.u64 	%rd440, [%SP+3880];
	ld.f32 	%f529, [%rd440+32];
	mul.f32 	%f530, %f528, %f529;
	add.f32 	%f531, %f527, %f530;
	ld.u64 	%rd441, [%SP+3880];
	ld.f32 	%f532, [%rd441+60];
	add.f32 	%f533, %f531, %f532;
	ld.u64 	%rd442, [%SP+3872];
	st.f32 	[%rd442+12], %f533;
	.loc	20 118 5
	ld.u64 	%rd443, [%SP+3856];
	ld.f32 	%f534, [%rd443];
	ld.u64 	%rd444, [%SP+3880];
	ld.f32 	%f535, [%rd444+8];
	mul.f32 	%f536, %f534, %f535;
	ld.u64 	%rd445, [%SP+3856];
	ld.f32 	%f537, [%rd445+4];
	ld.u64 	%rd446, [%SP+3880];
	ld.f32 	%f538, [%rd446+20];
	mul.f32 	%f539, %f537, %f538;
	add.f32 	%f540, %f536, %f539;
	ld.u64 	%rd447, [%SP+3856];
	ld.f32 	%f541, [%rd447+8];
	ld.u64 	%rd448, [%SP+3880];
	ld.f32 	%f542, [%rd448+28];
	mul.f32 	%f543, %f541, %f542;
	add.f32 	%f544, %f540, %f543;
	ld.u64 	%rd449, [%SP+3856];
	st.f32 	[%rd449+8], %f544;
	.loc	20 119 5
	ld.u64 	%rd450, [%SP+3864];
	ld.f32 	%f545, [%rd450];
	ld.u64 	%rd451, [%SP+3880];
	ld.f32 	%f546, [%rd451+8];
	mul.f32 	%f547, %f545, %f546;
	ld.u64 	%rd452, [%SP+3864];
	ld.f32 	%f548, [%rd452+4];
	ld.u64 	%rd453, [%SP+3880];
	ld.f32 	%f549, [%rd453+20];
	mul.f32 	%f550, %f548, %f549;
	add.f32 	%f551, %f547, %f550;
	ld.u64 	%rd454, [%SP+3864];
	ld.f32 	%f552, [%rd454+8];
	ld.u64 	%rd455, [%SP+3880];
	ld.f32 	%f553, [%rd455+28];
	mul.f32 	%f554, %f552, %f553;
	add.f32 	%f555, %f551, %f554;
	ld.u64 	%rd456, [%SP+3864];
	st.f32 	[%rd456+8], %f555;
	.loc	20 120 5
	ld.u64 	%rd457, [%SP+3872];
	ld.f32 	%f556, [%rd457];
	ld.u64 	%rd458, [%SP+3880];
	ld.f32 	%f557, [%rd458+8];
	mul.f32 	%f558, %f556, %f557;
	ld.u64 	%rd459, [%SP+3872];
	ld.f32 	%f559, [%rd459+4];
	ld.u64 	%rd460, [%SP+3880];
	ld.f32 	%f560, [%rd460+20];
	mul.f32 	%f561, %f559, %f560;
	add.f32 	%f562, %f558, %f561;
	ld.u64 	%rd461, [%SP+3872];
	ld.f32 	%f563, [%rd461+8];
	ld.u64 	%rd462, [%SP+3880];
	ld.f32 	%f564, [%rd462+28];
	mul.f32 	%f565, %f563, %f564;
	add.f32 	%f566, %f562, %f565;
	ld.u64 	%rd463, [%SP+3872];
	st.f32 	[%rd463+8], %f566;
	.loc	20 122 5
	ld.u64 	%rd464, [%SP+3856];
	ld.f32 	%f567, [%rd464];
	ld.u64 	%rd465, [%SP+3880];
	ld.f32 	%f568, [%rd465+4];
	mul.f32 	%f569, %f567, %f568;
	ld.u64 	%rd466, [%SP+3856];
	ld.f32 	%f570, [%rd466+4];
	ld.u64 	%rd467, [%SP+3880];
	ld.f32 	%f571, [%rd467+16];
	mul.f32 	%f572, %f570, %f571;
	add.f32 	%f573, %f569, %f572;
	ld.u64 	%rd468, [%SP+3856];
	st.f32 	[%rd468+4], %f573;
	.loc	20 123 5
	ld.u64 	%rd469, [%SP+3864];
	ld.f32 	%f574, [%rd469];
	ld.u64 	%rd470, [%SP+3880];
	ld.f32 	%f575, [%rd470+4];
	mul.f32 	%f576, %f574, %f575;
	ld.u64 	%rd471, [%SP+3864];
	ld.f32 	%f577, [%rd471+4];
	ld.u64 	%rd472, [%SP+3880];
	ld.f32 	%f578, [%rd472+16];
	mul.f32 	%f579, %f577, %f578;
	add.f32 	%f580, %f576, %f579;
	ld.u64 	%rd473, [%SP+3864];
	st.f32 	[%rd473+4], %f580;
	.loc	20 124 5
	ld.u64 	%rd474, [%SP+3872];
	ld.f32 	%f581, [%rd474];
	ld.u64 	%rd475, [%SP+3880];
	ld.f32 	%f582, [%rd475+4];
	mul.f32 	%f583, %f581, %f582;
	ld.u64 	%rd476, [%SP+3872];
	ld.f32 	%f584, [%rd476+4];
	ld.u64 	%rd477, [%SP+3880];
	ld.f32 	%f585, [%rd477+16];
	mul.f32 	%f586, %f584, %f585;
	add.f32 	%f587, %f583, %f586;
	ld.u64 	%rd478, [%SP+3872];
	st.f32 	[%rd478+4], %f587;
	.loc	20 126 5
	ld.u64 	%rd479, [%SP+3856];
	ld.f32 	%f588, [%rd479];
	ld.u64 	%rd480, [%SP+3880];
	ld.f32 	%f589, [%rd480];
	mul.f32 	%f590, %f588, %f589;
	ld.u64 	%rd481, [%SP+3856];
	st.f32 	[%rd481], %f590;
	.loc	20 127 5
	ld.u64 	%rd482, [%SP+3864];
	ld.f32 	%f591, [%rd482];
	ld.u64 	%rd483, [%SP+3880];
	ld.f32 	%f592, [%rd483];
	mul.f32 	%f593, %f591, %f592;
	ld.u64 	%rd484, [%SP+3864];
	st.f32 	[%rd484], %f593;
	.loc	20 128 5
	ld.u64 	%rd485, [%SP+3872];
	ld.f32 	%f594, [%rd485];
	ld.u64 	%rd486, [%SP+3880];
	ld.f32 	%f595, [%rd486];
	mul.f32 	%f596, %f594, %f595;
	ld.u64 	%rd487, [%SP+3872];
	st.f32 	[%rd487], %f596;
$L__tmp5429:
	.loc	20 296 13
	bra.uni 	$L__BB24_62;
$L__tmp5430:

$L__BB24_62:
	.loc	20 299 9
	and.b16  	%rs16, %rs1, 255;
	setp.ne.s16 	%p71, %rs16, 0;
	not.pred 	%p72, %p71;
	not.pred 	%p73, %p72;
	@%p73 bra 	$L__BB24_64;
	bra.uni 	$L__BB24_63;

$L__BB24_63:
$L__tmp5431:
	.loc	20 300 13
	ld.u64 	%rd676, [%SP+5936];
	ld.u64 	%rd677, [%SP+5944];
	ld.u64 	%rd678, [%SP+5952];
	mov.b64 	%rd679, %rd676;
	st.u64 	[%SP+3776], %rd679;
	mov.b64 	%rd680, %rd677;
	st.u64 	[%SP+3784], %rd680;
	mov.b64 	%rd681, %rd678;
	st.u64 	[%SP+3792], %rd681;
	.loc	20 300 13
	bra.uni	$L__tmp5432;
$L__tmp5432:
	.loc	20 134 22
	ld.u64 	%rd682, [%SP+3776];
	ld.f32 	%f792, [%rd682];
	ld.u64 	%rd683, [%SP+3784];
	ld.f32 	%f793, [%rd683+4];
	ld.u64 	%rd684, [%SP+3792];
	ld.f32 	%f794, [%rd684+8];
	mul.f32 	%f795, %f793, %f794;
	ld.u64 	%rd685, [%SP+3784];
	ld.f32 	%f796, [%rd685+8];
	ld.u64 	%rd686, [%SP+3792];
	ld.f32 	%f797, [%rd686+4];
	mul.f32 	%f798, %f796, %f797;
	sub.f32 	%f799, %f795, %f798;
	mul.f32 	%f800, %f792, %f799;
	ld.u64 	%rd687, [%SP+3776];
	ld.f32 	%f801, [%rd687+4];
	ld.u64 	%rd688, [%SP+3784];
	ld.f32 	%f802, [%rd688];
	ld.u64 	%rd689, [%SP+3792];
	ld.f32 	%f803, [%rd689+8];
	mul.f32 	%f804, %f802, %f803;
	ld.u64 	%rd690, [%SP+3784];
	ld.f32 	%f805, [%rd690+8];
	ld.u64 	%rd691, [%SP+3792];
	ld.f32 	%f806, [%rd691];
	mul.f32 	%f807, %f805, %f806;
	sub.f32 	%f808, %f804, %f807;
	mul.f32 	%f809, %f801, %f808;
	sub.f32 	%f810, %f800, %f809;
	ld.u64 	%rd692, [%SP+3776];
	ld.f32 	%f811, [%rd692+8];
	ld.u64 	%rd693, [%SP+3784];
	ld.f32 	%f812, [%rd693];
	ld.u64 	%rd694, [%SP+3792];
	ld.f32 	%f813, [%rd694+4];
	mul.f32 	%f814, %f812, %f813;
	ld.u64 	%rd695, [%SP+3784];
	ld.f32 	%f815, [%rd695+4];
	ld.u64 	%rd696, [%SP+3792];
	ld.f32 	%f816, [%rd696];
	mul.f32 	%f817, %f815, %f816;
	sub.f32 	%f818, %f814, %f817;
	mul.f32 	%f819, %f811, %f818;
	add.f32 	%f820, %f810, %f819;
$L__tmp5433:
	.loc	20 137 26
	rcp.rn.f32 	%f821, %f820;
$L__tmp5434:
	.loc	20 140 5
	ld.u64 	%rd697, [%SP+3784];
	ld.f32 	%f822, [%rd697+4];
	ld.u64 	%rd698, [%SP+3792];
	ld.f32 	%f823, [%rd698+8];
	mul.f32 	%f824, %f822, %f823;
	ld.u64 	%rd699, [%SP+3792];
	ld.f32 	%f825, [%rd699+4];
	ld.u64 	%rd700, [%SP+3784];
	ld.f32 	%f826, [%rd700+8];
	mul.f32 	%f827, %f825, %f826;
	sub.f32 	%f828, %f824, %f827;
	mul.f32 	%f829, %f821, %f828;
	st.f32 	[%SP+3800], %f829;
	.loc	20 141 5
	ld.u64 	%rd701, [%SP+3776];
	ld.f32 	%f830, [%rd701+8];
	ld.u64 	%rd702, [%SP+3792];
	ld.f32 	%f831, [%rd702+4];
	mul.f32 	%f832, %f830, %f831;
	ld.u64 	%rd703, [%SP+3792];
	ld.f32 	%f833, [%rd703+8];
	ld.u64 	%rd704, [%SP+3776];
	ld.f32 	%f834, [%rd704+4];
	mul.f32 	%f835, %f833, %f834;
	sub.f32 	%f836, %f832, %f835;
	mul.f32 	%f837, %f821, %f836;
	st.f32 	[%SP+3804], %f837;
	.loc	20 142 5
	ld.u64 	%rd705, [%SP+3776];
	ld.f32 	%f838, [%rd705+4];
	ld.u64 	%rd706, [%SP+3784];
	ld.f32 	%f839, [%rd706+8];
	mul.f32 	%f840, %f838, %f839;
	ld.u64 	%rd707, [%SP+3784];
	ld.f32 	%f841, [%rd707+4];
	ld.u64 	%rd708, [%SP+3776];
	ld.f32 	%f842, [%rd708+8];
	mul.f32 	%f843, %f841, %f842;
	sub.f32 	%f844, %f840, %f843;
	mul.f32 	%f845, %f821, %f844;
	st.f32 	[%SP+3808], %f845;
	.loc	20 144 5
	ld.u64 	%rd709, [%SP+3784];
	ld.f32 	%f846, [%rd709+8];
	ld.u64 	%rd710, [%SP+3792];
	ld.f32 	%f847, [%rd710];
	mul.f32 	%f848, %f846, %f847;
	ld.u64 	%rd711, [%SP+3792];
	ld.f32 	%f849, [%rd711+8];
	ld.u64 	%rd712, [%SP+3784];
	ld.f32 	%f850, [%rd712];
	mul.f32 	%f851, %f849, %f850;
	sub.f32 	%f852, %f848, %f851;
	mul.f32 	%f853, %f821, %f852;
	st.f32 	[%SP+3812], %f853;
	.loc	20 145 5
	ld.u64 	%rd713, [%SP+3776];
	ld.f32 	%f854, [%rd713];
	ld.u64 	%rd714, [%SP+3792];
	ld.f32 	%f855, [%rd714+8];
	mul.f32 	%f856, %f854, %f855;
	ld.u64 	%rd715, [%SP+3792];
	ld.f32 	%f857, [%rd715];
	ld.u64 	%rd716, [%SP+3776];
	ld.f32 	%f858, [%rd716+8];
	mul.f32 	%f859, %f857, %f858;
	sub.f32 	%f860, %f856, %f859;
	mul.f32 	%f861, %f821, %f860;
	add.u64 	%rd717, %SP, 3800;
	add.s64 	%rd718, %rd717, 12;
	st.f32 	[%rd718+4], %f861;
	.loc	20 146 5
	ld.u64 	%rd719, [%SP+3776];
	ld.f32 	%f862, [%rd719+8];
	ld.u64 	%rd720, [%SP+3784];
	ld.f32 	%f863, [%rd720];
	mul.f32 	%f864, %f862, %f863;
	ld.u64 	%rd721, [%SP+3784];
	ld.f32 	%f865, [%rd721+8];
	ld.u64 	%rd722, [%SP+3776];
	ld.f32 	%f866, [%rd722];
	mul.f32 	%f867, %f865, %f866;
	sub.f32 	%f868, %f864, %f867;
	mul.f32 	%f869, %f821, %f868;
	add.s64 	%rd723, %rd717, 12;
	st.f32 	[%rd723+8], %f869;
	.loc	20 148 5
	ld.u64 	%rd724, [%SP+3784];
	ld.f32 	%f870, [%rd724];
	ld.u64 	%rd725, [%SP+3792];
	ld.f32 	%f871, [%rd725+4];
	mul.f32 	%f872, %f870, %f871;
	ld.u64 	%rd726, [%SP+3792];
	ld.f32 	%f873, [%rd726];
	ld.u64 	%rd727, [%SP+3784];
	ld.f32 	%f874, [%rd727+4];
	mul.f32 	%f875, %f873, %f874;
	sub.f32 	%f876, %f872, %f875;
	mul.f32 	%f877, %f821, %f876;
	st.f32 	[%SP+3824], %f877;
	.loc	20 149 5
	ld.u64 	%rd728, [%SP+3776];
	ld.f32 	%f878, [%rd728+4];
	ld.u64 	%rd729, [%SP+3792];
	ld.f32 	%f879, [%rd729];
	mul.f32 	%f880, %f878, %f879;
	ld.u64 	%rd730, [%SP+3792];
	ld.f32 	%f881, [%rd730+4];
	ld.u64 	%rd731, [%SP+3776];
	ld.f32 	%f882, [%rd731];
	mul.f32 	%f883, %f881, %f882;
	sub.f32 	%f884, %f880, %f883;
	mul.f32 	%f885, %f821, %f884;
	add.s64 	%rd732, %rd717, 24;
	st.f32 	[%rd732+4], %f885;
	.loc	20 150 5
	ld.u64 	%rd733, [%SP+3776];
	ld.f32 	%f886, [%rd733];
	ld.u64 	%rd734, [%SP+3784];
	ld.f32 	%f887, [%rd734+4];
	mul.f32 	%f888, %f886, %f887;
	ld.u64 	%rd735, [%SP+3784];
	ld.f32 	%f889, [%rd735];
	ld.u64 	%rd736, [%SP+3776];
	ld.f32 	%f890, [%rd736+4];
	mul.f32 	%f891, %f889, %f890;
	sub.f32 	%f892, %f888, %f891;
	mul.f32 	%f893, %f821, %f892;
	add.s64 	%rd737, %rd717, 24;
	st.f32 	[%rd737+8], %f893;
	.loc	20 152 17
	ld.u64 	%rd738, [%SP+3776];
	ld.f32 	%f894, [%rd738+12];
	st.f32 	[%SP+3836], %f894;
	ld.u64 	%rd739, [%SP+3784];
	ld.f32 	%f895, [%rd739+12];
	st.f32 	[%SP+3840], %f895;
	ld.u64 	%rd740, [%SP+3792];
	ld.f32 	%f896, [%rd740+12];
	st.f32 	[%SP+3844], %f896;
	.loc	20 154 5
	ld.f32 	%f897, [%SP+3800];
	ld.u64 	%rd741, [%SP+3776];
	st.f32 	[%rd741], %f897;
	.loc	20 155 5
	ld.f32 	%f898, [%SP+3804];
	ld.u64 	%rd742, [%SP+3776];
	st.f32 	[%rd742+4], %f898;
	.loc	20 156 5
	ld.f32 	%f899, [%SP+3808];
	ld.u64 	%rd743, [%SP+3776];
	st.f32 	[%rd743+8], %f899;
	.loc	20 157 5
	ld.f32 	%f900, [%SP+3800];
	neg.f32 	%f901, %f900;
	ld.f32 	%f902, [%SP+3836];
	mul.f32 	%f903, %f901, %f902;
	ld.f32 	%f904, [%SP+3804];
	ld.f32 	%f905, [%SP+3840];
	mul.f32 	%f906, %f904, %f905;
	sub.f32 	%f907, %f903, %f906;
	ld.f32 	%f908, [%SP+3808];
	ld.f32 	%f909, [%SP+3844];
	mul.f32 	%f910, %f908, %f909;
	sub.f32 	%f911, %f907, %f910;
	ld.u64 	%rd744, [%SP+3776];
	st.f32 	[%rd744+12], %f911;
	.loc	20 159 5
	ld.f32 	%f912, [%SP+3812];
	ld.u64 	%rd745, [%SP+3784];
	st.f32 	[%rd745], %f912;
	.loc	20 160 5
	add.s64 	%rd746, %rd717, 12;
	ld.f32 	%f913, [%rd746+4];
	ld.u64 	%rd747, [%SP+3784];
	st.f32 	[%rd747+4], %f913;
	.loc	20 161 5
	add.s64 	%rd748, %rd717, 12;
	ld.f32 	%f914, [%rd748+8];
	ld.u64 	%rd749, [%SP+3784];
	st.f32 	[%rd749+8], %f914;
	.loc	20 162 5
	ld.f32 	%f915, [%SP+3812];
	neg.f32 	%f916, %f915;
	ld.f32 	%f917, [%SP+3836];
	mul.f32 	%f918, %f916, %f917;
	add.s64 	%rd750, %rd717, 12;
	ld.f32 	%f919, [%rd750+4];
	ld.f32 	%f920, [%SP+3840];
	mul.f32 	%f921, %f919, %f920;
	sub.f32 	%f922, %f918, %f921;
	add.s64 	%rd751, %rd717, 12;
	ld.f32 	%f923, [%rd751+8];
	ld.f32 	%f924, [%SP+3844];
	mul.f32 	%f925, %f923, %f924;
	sub.f32 	%f926, %f922, %f925;
	ld.u64 	%rd752, [%SP+3784];
	st.f32 	[%rd752+12], %f926;
	.loc	20 164 5
	ld.f32 	%f927, [%SP+3824];
	ld.u64 	%rd753, [%SP+3792];
	st.f32 	[%rd753], %f927;
	.loc	20 165 5
	add.s64 	%rd754, %rd717, 24;
	ld.f32 	%f928, [%rd754+4];
	ld.u64 	%rd755, [%SP+3792];
	st.f32 	[%rd755+4], %f928;
	.loc	20 166 5
	add.s64 	%rd756, %rd717, 24;
	ld.f32 	%f929, [%rd756+8];
	ld.u64 	%rd757, [%SP+3792];
	st.f32 	[%rd757+8], %f929;
	.loc	20 167 5
	ld.f32 	%f930, [%SP+3824];
	neg.f32 	%f931, %f930;
	ld.f32 	%f932, [%SP+3836];
	mul.f32 	%f933, %f931, %f932;
	add.s64 	%rd758, %rd717, 24;
	ld.f32 	%f934, [%rd758+4];
	ld.f32 	%f935, [%SP+3840];
	mul.f32 	%f936, %f934, %f935;
	sub.f32 	%f937, %f933, %f936;
	add.s64 	%rd759, %rd717, 24;
	ld.f32 	%f938, [%rd759+8];
	ld.f32 	%f939, [%SP+3844];
	mul.f32 	%f940, %f938, %f939;
	sub.f32 	%f941, %f937, %f940;
	ld.u64 	%rd760, [%SP+3792];
	st.f32 	[%rd760+12], %f941;
$L__tmp5435:
	.loc	20 300 13
	bra.uni 	$L__BB24_64;

$L__BB24_64:
	bra.uni 	$L__BB24_89;
$L__tmp5436:

$L__BB24_65:
	.loc	20 302 10
	setp.eq.s32 	%p19, %r4, 4;
	mov.pred 	%p18, -1;
	mov.pred 	%p284, %p18;
	@%p19 bra 	$L__BB24_67;
	bra.uni 	$L__BB24_66;

$L__BB24_66:
	setp.eq.s32 	%p3, %r4, 1;
	mov.pred 	%p284, %p3;
	bra.uni 	$L__BB24_67;

$L__BB24_67:
	mov.pred 	%p4, %p284;
	not.pred 	%p20, %p4;
	@%p20 bra 	$L__BB24_87;
	bra.uni 	$L__BB24_68;

$L__BB24_68:
$L__tmp5437:
	.loc	20 306 9
	setp.eq.s32 	%p21, %r4, 4;
	not.pred 	%p22, %p21;
	@%p22 bra 	$L__BB24_73;
	bra.uni 	$L__BB24_69;

$L__BB24_69:
$L__tmp5438:
	.loc	20 308 13
	and.b16  	%rs5, %rs1, 255;
	setp.ne.s16 	%p25, %rs5, 0;
	not.pred 	%p26, %p25;
	@%p26 bra 	$L__BB24_71;
	bra.uni 	$L__BB24_70;

$L__BB24_70:
	.loc	20 0 13
	mov.b64 	%rd203, %rd3;
$L__tmp5439:
	.loc	20 308 45
	bra.uni	$L__tmp5440;
$L__tmp5440:
	.loc	17 935 5
	// begin inline asm
	call (%rd202), _optix_get_instance_transform_from_handle, (%rd203);
	// end inline asm
$L__tmp5441:
	.loc	20 308 45
	mov.u64 	%rd1805, %rd202;
$L__tmp5442:
	bra.uni 	$L__BB24_72;

$L__BB24_71:
	.loc	20 0 45
	mov.b64 	%rd201, %rd3;
$L__tmp5443:
	.loc	20 309 45
	bra.uni	$L__tmp5444;
$L__tmp5444:
	.loc	17 942 5
	// begin inline asm
	call (%rd200), _optix_get_instance_inverse_transform_from_handle, (%rd201);
	// end inline asm
$L__tmp5445:
	.loc	20 309 45
	mov.u64 	%rd1805, %rd200;
$L__tmp5446:
	bra.uni 	$L__BB24_72;

$L__BB24_72:
	mov.u64 	%rd29, %rd1805;
$L__tmp5447:
	mov.u64 	%rd1807, %rd29;
$L__tmp5448:
	bra.uni 	$L__BB24_77;
$L__tmp5449:

$L__BB24_73:
	.loc	20 0 45
	mov.b64 	%rd196, %rd3;
$L__tmp5450:
	.loc	20 313 55
	bra.uni	$L__tmp5451;
$L__tmp5451:
	.loc	17 900 5
	// begin inline asm
	call (%rd195), _optix_get_static_transform_from_handle, (%rd196);
	// end inline asm
$L__tmp5452:
	.loc	20 313 55
	mov.b64 	%rd197, %rd195;
	st.u64 	[%SP+5976], %rd197;
	.loc	20 314 13
	and.b16  	%rs4, %rs1, 255;
	setp.ne.s16 	%p23, %rs4, 0;
	not.pred 	%p24, %p23;
	@%p24 bra 	$L__BB24_75;
	bra.uni 	$L__BB24_74;

$L__BB24_74:
	ld.u64 	%rd199, [%SP+5976];
	add.s64 	%rd30, %rd199, 16;
	mov.u64 	%rd1806, %rd30;
	bra.uni 	$L__BB24_76;

$L__BB24_75:
	ld.u64 	%rd198, [%SP+5976];
	add.s64 	%rd31, %rd198, 64;
	mov.u64 	%rd1806, %rd31;
	bra.uni 	$L__BB24_76;

$L__BB24_76:
	mov.u64 	%rd32, %rd1806;
$L__tmp5453:
	mov.u64 	%rd1807, %rd32;
$L__tmp5454:
	bra.uni 	$L__BB24_77;
$L__tmp5455:

$L__BB24_77:
	.loc	20 317 9
	mov.u64 	%rd34, %rd1807;
$L__tmp5456:
	ld.u64 	%rd35, [%SP+5936];
	mov.b64 	%rd204, %rd34;
	st.u64 	[%SP+3744], %rd204;
	.loc	20 317 16
	bra.uni	$L__tmp5457;
$L__tmp5457:
	.loc	20 63 18
	mov.u32 	%r133, 0;
	mov.b32 	%r53, %r133;
$L__tmp5458:
	.loc	20 63 5
	mov.u32 	%r700, %r53;
$L__tmp5459:
	bra.uni 	$L__BB24_78;

$L__BB24_78:
	mov.u32 	%r54, %r700;
$L__tmp5460:
	cvt.s64.s32 	%rd205, %r54;
	setp.lt.u64 	%p27, %rd205, 16;
	not.pred 	%p28, %p27;
	@%p28 bra 	$L__BB24_80;
	bra.uni 	$L__BB24_79;

$L__BB24_79:
$L__tmp5461:
	.loc	20 64 9
	cvt.s64.s32 	%rd225, %r54;
	add.u64 	%rd226, %SP, 3760;
	add.s64 	%rd227, %rd226, %rd225;
	ld.u64 	%rd228, [%SP+3744];
	cvt.s64.s32 	%rd229, %r54;
	add.s64 	%rd223, %rd228, %rd229;
$L__tmp5462:
	.loc	20 64 40
	bra.uni	$L__tmp5463;
$L__tmp5463:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd222, %rd223;
	// end inline asm
$L__tmp5464:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r152,%r153,%r154,%r155}, [%rd222];
	// end inline asm
	st.u32 	[%SP+3728], %r152;
	st.u32 	[%SP+3732], %r153;
	st.u32 	[%SP+3736], %r154;
	st.u32 	[%SP+3740], %r155;
	.loc	20 56 5
	ld.u32 	%r156, [%SP+3728];
	ld.u32 	%r157, [%SP+3732];
	ld.u32 	%r158, [%SP+3736];
	ld.u32 	%r159, [%SP+3740];
$L__tmp5465:
	.loc	20 64 40
	st.u32 	[%rd227+12], %r159;
	st.u32 	[%rd227+8], %r158;
	st.u32 	[%rd227+4], %r157;
	st.u32 	[%rd227], %r156;
$L__tmp5466:
	.loc	20 63 42
	add.s32 	%r55, %r54, 16;
$L__tmp5467:
	mov.u32 	%r700, %r55;
$L__tmp5468:
	bra.uni 	$L__BB24_78;
$L__tmp5469:

$L__BB24_80:
	.loc	20 65 5
	ld.f32 	%f103, [%SP+3760];
	ld.f32 	%f104, [%SP+3764];
	ld.f32 	%f105, [%SP+3768];
	ld.f32 	%f106, [%SP+3772];
$L__tmp5470:
	.loc	20 317 16
	st.f32 	[%rd35+12], %f106;
	st.f32 	[%rd35+8], %f105;
	st.f32 	[%rd35+4], %f104;
	st.f32 	[%rd35], %f103;
	.loc	20 318 9
	ld.u64 	%rd36, [%SP+5944];
	add.s64 	%rd37, %rd34, 16;
$L__tmp5471:
	.loc	20 318 16
	bra.uni	$L__tmp5472;
$L__tmp5472:
	.loc	20 63 18
	mov.u32 	%r134, 0;
	mov.b32 	%r56, %r134;
$L__tmp5473:
	.loc	20 63 5
	mov.u32 	%r701, %r56;
$L__tmp5474:
	bra.uni 	$L__BB24_81;

$L__BB24_81:
	mov.u32 	%r57, %r701;
$L__tmp5475:
	cvt.s64.s32 	%rd206, %r57;
	setp.lt.u64 	%p29, %rd206, 16;
	not.pred 	%p30, %p29;
	@%p30 bra 	$L__BB24_83;
	bra.uni 	$L__BB24_82;

$L__BB24_82:
$L__tmp5476:
	.loc	20 64 9
	cvt.s64.s32 	%rd218, %r57;
	add.u64 	%rd219, %SP, 3712;
	add.s64 	%rd220, %rd219, %rd218;
	cvt.s64.s32 	%rd221, %r57;
	add.s64 	%rd216, %rd37, %rd221;
$L__tmp5477:
	.loc	20 64 40
	bra.uni	$L__tmp5478;
$L__tmp5478:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd215, %rd216;
	// end inline asm
$L__tmp5479:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r144,%r145,%r146,%r147}, [%rd215];
	// end inline asm
	st.u32 	[%SP+3696], %r144;
	st.u32 	[%SP+3700], %r145;
	st.u32 	[%SP+3704], %r146;
	st.u32 	[%SP+3708], %r147;
	.loc	20 56 5
	ld.u32 	%r148, [%SP+3696];
	ld.u32 	%r149, [%SP+3700];
	ld.u32 	%r150, [%SP+3704];
	ld.u32 	%r151, [%SP+3708];
$L__tmp5480:
	.loc	20 64 40
	st.u32 	[%rd220+12], %r151;
	st.u32 	[%rd220+8], %r150;
	st.u32 	[%rd220+4], %r149;
	st.u32 	[%rd220], %r148;
$L__tmp5481:
	.loc	20 63 42
	add.s32 	%r58, %r57, 16;
$L__tmp5482:
	mov.u32 	%r701, %r58;
$L__tmp5483:
	bra.uni 	$L__BB24_81;
$L__tmp5484:

$L__BB24_83:
	.loc	20 65 5
	ld.f32 	%f107, [%SP+3712];
	ld.f32 	%f108, [%SP+3716];
	ld.f32 	%f109, [%SP+3720];
	ld.f32 	%f110, [%SP+3724];
$L__tmp5485:
	.loc	20 318 16
	st.f32 	[%rd36+12], %f110;
	st.f32 	[%rd36+8], %f109;
	st.f32 	[%rd36+4], %f108;
	st.f32 	[%rd36], %f107;
	.loc	20 319 9
	ld.u64 	%rd38, [%SP+5952];
	add.s64 	%rd39, %rd34, 32;
$L__tmp5486:
	.loc	20 319 16
	bra.uni	$L__tmp5487;
$L__tmp5487:
	.loc	20 63 18
	mov.u32 	%r135, 0;
	mov.b32 	%r59, %r135;
$L__tmp5488:
	.loc	20 63 5
	mov.u32 	%r702, %r59;
$L__tmp5489:
	bra.uni 	$L__BB24_84;

$L__BB24_84:
	mov.u32 	%r60, %r702;
$L__tmp5490:
	cvt.s64.s32 	%rd207, %r60;
	setp.lt.u64 	%p31, %rd207, 16;
	not.pred 	%p32, %p31;
	@%p32 bra 	$L__BB24_86;
	bra.uni 	$L__BB24_85;

$L__BB24_85:
$L__tmp5491:
	.loc	20 64 9
	cvt.s64.s32 	%rd211, %r60;
	add.u64 	%rd212, %SP, 3680;
	add.s64 	%rd213, %rd212, %rd211;
	cvt.s64.s32 	%rd214, %r60;
	add.s64 	%rd209, %rd39, %rd214;
$L__tmp5492:
	.loc	20 64 40
	bra.uni	$L__tmp5493;
$L__tmp5493:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd208, %rd209;
	// end inline asm
$L__tmp5494:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r136,%r137,%r138,%r139}, [%rd208];
	// end inline asm
	st.u32 	[%SP+3664], %r136;
	st.u32 	[%SP+3668], %r137;
	st.u32 	[%SP+3672], %r138;
	st.u32 	[%SP+3676], %r139;
	.loc	20 56 5
	ld.u32 	%r140, [%SP+3664];
	ld.u32 	%r141, [%SP+3668];
	ld.u32 	%r142, [%SP+3672];
	ld.u32 	%r143, [%SP+3676];
$L__tmp5495:
	.loc	20 64 40
	st.u32 	[%rd213+12], %r143;
	st.u32 	[%rd213+8], %r142;
	st.u32 	[%rd213+4], %r141;
	st.u32 	[%rd213], %r140;
$L__tmp5496:
	.loc	20 63 42
	add.s32 	%r61, %r60, 16;
$L__tmp5497:
	mov.u32 	%r702, %r61;
$L__tmp5498:
	bra.uni 	$L__BB24_84;
$L__tmp5499:

$L__BB24_86:
	.loc	20 65 5
	ld.f32 	%f111, [%SP+3680];
	ld.f32 	%f112, [%SP+3684];
	ld.f32 	%f113, [%SP+3688];
	ld.f32 	%f114, [%SP+3692];
$L__tmp5500:
	.loc	20 319 16
	st.f32 	[%rd38+12], %f114;
	st.f32 	[%rd38+8], %f113;
	st.f32 	[%rd38+4], %f112;
	st.f32 	[%rd38], %f111;
	bra.uni 	$L__BB24_88;
$L__tmp5501:

$L__BB24_87:
	.loc	20 323 9
	ld.u64 	%rd192, [%SP+5936];
	mov.f32 	%f101, 0f00000000;
	st.f32 	[%rd192+12], %f101;
	st.f32 	[%rd192+8], %f101;
	st.f32 	[%rd192+4], %f101;
	mov.f32 	%f102, 0f3F800000;
	st.f32 	[%rd192], %f102;
	.loc	20 324 9
	ld.u64 	%rd193, [%SP+5944];
	st.f32 	[%rd193+12], %f101;
	st.f32 	[%rd193+8], %f101;
	st.f32 	[%rd193+4], %f102;
	st.f32 	[%rd193], %f101;
	.loc	20 325 9
	ld.u64 	%rd194, [%SP+5952];
	st.f32 	[%rd194+12], %f101;
	st.f32 	[%rd194+8], %f102;
	st.f32 	[%rd194+4], %f101;
	st.f32 	[%rd194], %f101;
	bra.uni 	$L__BB24_88;

$L__BB24_88:
	bra.uni 	$L__BB24_89;
$L__tmp5502:

$L__BB24_89:
	.loc	20 343 9
	setp.eq.s32 	%p74, %r3, 0;
	not.pred 	%p75, %p74;
	@%p75 bra 	$L__BB24_91;
	bra.uni 	$L__BB24_90;

$L__BB24_90:
$L__tmp5503:
	.loc	20 345 13
	ld.u64 	%rd767, [%SP+5984];
	ld.v4.u32 	{%r286, %r287, %r288, %r289}, [%SP+6016];
	st.v4.u32 	[%rd767], {%r286, %r287, %r288, %r289};
	.loc	20 346 13
	ld.u64 	%rd768, [%SP+5992];
	ld.v4.u32 	{%r294, %r295, %r296, %r297}, [%SP+6032];
	st.v4.u32 	[%rd768], {%r294, %r295, %r296, %r297};
	.loc	20 347 13
	ld.u64 	%rd769, [%SP+6000];
	ld.v4.u32 	{%r302, %r303, %r304, %r305}, [%SP+6048];
	st.v4.u32 	[%rd769], {%r302, %r303, %r304, %r305};
	bra.uni 	$L__BB24_92;
$L__tmp5504:

$L__BB24_91:
	.loc	20 352 25
	ld.u64 	%rd761, [%SP+5984];
	ld.v4.u32 	{%r262, %r263, %r264, %r265}, [%rd761];
	st.v4.u32 	[%SP+6064], {%r262, %r263, %r264, %r265};
	.loc	20 352 36
	ld.u64 	%rd762, [%SP+5992];
	ld.v4.u32 	{%r270, %r271, %r272, %r273}, [%rd762];
	st.v4.u32 	[%SP+6080], {%r270, %r271, %r272, %r273};
	.loc	20 352 47
	ld.u64 	%rd763, [%SP+6000];
	ld.v4.u32 	{%r278, %r279, %r280, %r281}, [%rd763];
	st.v4.u32 	[%SP+6096], {%r278, %r279, %r280, %r281};
	.loc	20 353 13
	ld.u64 	%rd764, [%SP+5984];
	ld.f32 	%f942, [%SP+6016];
	ld.f32 	%f943, [%SP+6020];
	ld.f32 	%f944, [%SP+6024];
	ld.f32 	%f945, [%SP+6028];
	ld.f32 	%f946, [%SP+6064];
	ld.f32 	%f947, [%SP+6068];
	ld.f32 	%f948, [%SP+6072];
	ld.f32 	%f949, [%SP+6076];
	ld.f32 	%f950, [%SP+6080];
	ld.f32 	%f951, [%SP+6084];
	ld.f32 	%f952, [%SP+6088];
	ld.f32 	%f953, [%SP+6092];
	ld.f32 	%f954, [%SP+6096];
	ld.f32 	%f955, [%SP+6100];
	ld.f32 	%f956, [%SP+6104];
	ld.f32 	%f957, [%SP+6108];
	st.f32 	[%SP+3596], %f945;
	st.f32 	[%SP+3592], %f944;
	st.f32 	[%SP+3588], %f943;
	st.f32 	[%SP+3584], %f942;
	st.f32 	[%SP+3612], %f949;
	st.f32 	[%SP+3608], %f948;
	st.f32 	[%SP+3604], %f947;
	st.f32 	[%SP+3600], %f946;
	st.f32 	[%SP+3628], %f953;
	st.f32 	[%SP+3624], %f952;
	st.f32 	[%SP+3620], %f951;
	st.f32 	[%SP+3616], %f950;
	st.f32 	[%SP+3644], %f957;
	st.f32 	[%SP+3640], %f956;
	st.f32 	[%SP+3636], %f955;
	st.f32 	[%SP+3632], %f954;
	.loc	20 353 18
	bra.uni	$L__tmp5505;
$L__tmp5505:
	.loc	20 73 5
	ld.f32 	%f958, [%SP+3584];
	ld.f32 	%f959, [%SP+3600];
	mul.f32 	%f960, %f958, %f959;
	ld.f32 	%f961, [%SP+3588];
	ld.f32 	%f962, [%SP+3616];
	mul.f32 	%f963, %f961, %f962;
	add.f32 	%f964, %f960, %f963;
	ld.f32 	%f965, [%SP+3592];
	ld.f32 	%f966, [%SP+3632];
	mul.f32 	%f967, %f965, %f966;
	add.f32 	%f968, %f964, %f967;
	st.f32 	[%SP+3648], %f968;
	.loc	20 74 5
	ld.f32 	%f969, [%SP+3584];
	ld.f32 	%f970, [%SP+3604];
	mul.f32 	%f971, %f969, %f970;
	ld.f32 	%f972, [%SP+3588];
	ld.f32 	%f973, [%SP+3620];
	mul.f32 	%f974, %f972, %f973;
	add.f32 	%f975, %f971, %f974;
	ld.f32 	%f976, [%SP+3592];
	ld.f32 	%f977, [%SP+3636];
	mul.f32 	%f978, %f976, %f977;
	add.f32 	%f979, %f975, %f978;
	st.f32 	[%SP+3652], %f979;
	.loc	20 75 5
	ld.f32 	%f980, [%SP+3584];
	ld.f32 	%f981, [%SP+3608];
	mul.f32 	%f982, %f980, %f981;
	ld.f32 	%f983, [%SP+3588];
	ld.f32 	%f984, [%SP+3624];
	mul.f32 	%f985, %f983, %f984;
	add.f32 	%f986, %f982, %f985;
	ld.f32 	%f987, [%SP+3592];
	ld.f32 	%f988, [%SP+3640];
	mul.f32 	%f989, %f987, %f988;
	add.f32 	%f990, %f986, %f989;
	st.f32 	[%SP+3656], %f990;
	.loc	20 76 5
	ld.f32 	%f991, [%SP+3584];
	ld.f32 	%f992, [%SP+3612];
	mul.f32 	%f993, %f991, %f992;
	ld.f32 	%f994, [%SP+3588];
	ld.f32 	%f995, [%SP+3628];
	mul.f32 	%f996, %f994, %f995;
	add.f32 	%f997, %f993, %f996;
	ld.f32 	%f998, [%SP+3592];
	ld.f32 	%f999, [%SP+3644];
	mul.f32 	%f1000, %f998, %f999;
	add.f32 	%f1001, %f997, %f1000;
	ld.f32 	%f1002, [%SP+3596];
	add.f32 	%f1003, %f1001, %f1002;
	st.f32 	[%SP+3660], %f1003;
	.loc	20 78 5
	ld.f32 	%f1004, [%SP+3648];
	ld.f32 	%f1005, [%SP+3652];
	ld.f32 	%f1006, [%SP+3656];
	ld.f32 	%f1007, [%SP+3660];
$L__tmp5506:
	.loc	20 353 18
	st.f32 	[%rd764+12], %f1007;
	st.f32 	[%rd764+8], %f1006;
	st.f32 	[%rd764+4], %f1005;
	st.f32 	[%rd764], %f1004;
	.loc	20 354 13
	ld.u64 	%rd765, [%SP+5992];
	ld.f32 	%f1008, [%SP+6032];
	ld.f32 	%f1009, [%SP+6036];
	ld.f32 	%f1010, [%SP+6040];
	ld.f32 	%f1011, [%SP+6044];
	ld.f32 	%f1012, [%SP+6064];
	ld.f32 	%f1013, [%SP+6068];
	ld.f32 	%f1014, [%SP+6072];
	ld.f32 	%f1015, [%SP+6076];
	ld.f32 	%f1016, [%SP+6080];
	ld.f32 	%f1017, [%SP+6084];
	ld.f32 	%f1018, [%SP+6088];
	ld.f32 	%f1019, [%SP+6092];
	ld.f32 	%f1020, [%SP+6096];
	ld.f32 	%f1021, [%SP+6100];
	ld.f32 	%f1022, [%SP+6104];
	ld.f32 	%f1023, [%SP+6108];
	st.f32 	[%SP+3516], %f1011;
	st.f32 	[%SP+3512], %f1010;
	st.f32 	[%SP+3508], %f1009;
	st.f32 	[%SP+3504], %f1008;
	st.f32 	[%SP+3532], %f1015;
	st.f32 	[%SP+3528], %f1014;
	st.f32 	[%SP+3524], %f1013;
	st.f32 	[%SP+3520], %f1012;
	st.f32 	[%SP+3548], %f1019;
	st.f32 	[%SP+3544], %f1018;
	st.f32 	[%SP+3540], %f1017;
	st.f32 	[%SP+3536], %f1016;
	st.f32 	[%SP+3564], %f1023;
	st.f32 	[%SP+3560], %f1022;
	st.f32 	[%SP+3556], %f1021;
	st.f32 	[%SP+3552], %f1020;
	.loc	20 354 18
	bra.uni	$L__tmp5507;
$L__tmp5507:
	.loc	20 73 5
	ld.f32 	%f1024, [%SP+3504];
	ld.f32 	%f1025, [%SP+3520];
	mul.f32 	%f1026, %f1024, %f1025;
	ld.f32 	%f1027, [%SP+3508];
	ld.f32 	%f1028, [%SP+3536];
	mul.f32 	%f1029, %f1027, %f1028;
	add.f32 	%f1030, %f1026, %f1029;
	ld.f32 	%f1031, [%SP+3512];
	ld.f32 	%f1032, [%SP+3552];
	mul.f32 	%f1033, %f1031, %f1032;
	add.f32 	%f1034, %f1030, %f1033;
	st.f32 	[%SP+3568], %f1034;
	.loc	20 74 5
	ld.f32 	%f1035, [%SP+3504];
	ld.f32 	%f1036, [%SP+3524];
	mul.f32 	%f1037, %f1035, %f1036;
	ld.f32 	%f1038, [%SP+3508];
	ld.f32 	%f1039, [%SP+3540];
	mul.f32 	%f1040, %f1038, %f1039;
	add.f32 	%f1041, %f1037, %f1040;
	ld.f32 	%f1042, [%SP+3512];
	ld.f32 	%f1043, [%SP+3556];
	mul.f32 	%f1044, %f1042, %f1043;
	add.f32 	%f1045, %f1041, %f1044;
	st.f32 	[%SP+3572], %f1045;
	.loc	20 75 5
	ld.f32 	%f1046, [%SP+3504];
	ld.f32 	%f1047, [%SP+3528];
	mul.f32 	%f1048, %f1046, %f1047;
	ld.f32 	%f1049, [%SP+3508];
	ld.f32 	%f1050, [%SP+3544];
	mul.f32 	%f1051, %f1049, %f1050;
	add.f32 	%f1052, %f1048, %f1051;
	ld.f32 	%f1053, [%SP+3512];
	ld.f32 	%f1054, [%SP+3560];
	mul.f32 	%f1055, %f1053, %f1054;
	add.f32 	%f1056, %f1052, %f1055;
	st.f32 	[%SP+3576], %f1056;
	.loc	20 76 5
	ld.f32 	%f1057, [%SP+3504];
	ld.f32 	%f1058, [%SP+3532];
	mul.f32 	%f1059, %f1057, %f1058;
	ld.f32 	%f1060, [%SP+3508];
	ld.f32 	%f1061, [%SP+3548];
	mul.f32 	%f1062, %f1060, %f1061;
	add.f32 	%f1063, %f1059, %f1062;
	ld.f32 	%f1064, [%SP+3512];
	ld.f32 	%f1065, [%SP+3564];
	mul.f32 	%f1066, %f1064, %f1065;
	add.f32 	%f1067, %f1063, %f1066;
	ld.f32 	%f1068, [%SP+3516];
	add.f32 	%f1069, %f1067, %f1068;
	st.f32 	[%SP+3580], %f1069;
	.loc	20 78 5
	ld.f32 	%f1070, [%SP+3568];
	ld.f32 	%f1071, [%SP+3572];
	ld.f32 	%f1072, [%SP+3576];
	ld.f32 	%f1073, [%SP+3580];
$L__tmp5508:
	.loc	20 354 18
	st.f32 	[%rd765+12], %f1073;
	st.f32 	[%rd765+8], %f1072;
	st.f32 	[%rd765+4], %f1071;
	st.f32 	[%rd765], %f1070;
	.loc	20 355 13
	ld.u64 	%rd766, [%SP+6000];
	ld.f32 	%f1074, [%SP+6048];
	ld.f32 	%f1075, [%SP+6052];
	ld.f32 	%f1076, [%SP+6056];
	ld.f32 	%f1077, [%SP+6060];
	ld.f32 	%f1078, [%SP+6064];
	ld.f32 	%f1079, [%SP+6068];
	ld.f32 	%f1080, [%SP+6072];
	ld.f32 	%f1081, [%SP+6076];
	ld.f32 	%f1082, [%SP+6080];
	ld.f32 	%f1083, [%SP+6084];
	ld.f32 	%f1084, [%SP+6088];
	ld.f32 	%f1085, [%SP+6092];
	ld.f32 	%f1086, [%SP+6096];
	ld.f32 	%f1087, [%SP+6100];
	ld.f32 	%f1088, [%SP+6104];
	ld.f32 	%f1089, [%SP+6108];
	st.f32 	[%SP+3436], %f1077;
	st.f32 	[%SP+3432], %f1076;
	st.f32 	[%SP+3428], %f1075;
	st.f32 	[%SP+3424], %f1074;
	st.f32 	[%SP+3452], %f1081;
	st.f32 	[%SP+3448], %f1080;
	st.f32 	[%SP+3444], %f1079;
	st.f32 	[%SP+3440], %f1078;
	st.f32 	[%SP+3468], %f1085;
	st.f32 	[%SP+3464], %f1084;
	st.f32 	[%SP+3460], %f1083;
	st.f32 	[%SP+3456], %f1082;
	st.f32 	[%SP+3484], %f1089;
	st.f32 	[%SP+3480], %f1088;
	st.f32 	[%SP+3476], %f1087;
	st.f32 	[%SP+3472], %f1086;
	.loc	20 355 18
	bra.uni	$L__tmp5509;
$L__tmp5509:
	.loc	20 73 5
	ld.f32 	%f1090, [%SP+3424];
	ld.f32 	%f1091, [%SP+3440];
	mul.f32 	%f1092, %f1090, %f1091;
	ld.f32 	%f1093, [%SP+3428];
	ld.f32 	%f1094, [%SP+3456];
	mul.f32 	%f1095, %f1093, %f1094;
	add.f32 	%f1096, %f1092, %f1095;
	ld.f32 	%f1097, [%SP+3432];
	ld.f32 	%f1098, [%SP+3472];
	mul.f32 	%f1099, %f1097, %f1098;
	add.f32 	%f1100, %f1096, %f1099;
	st.f32 	[%SP+3488], %f1100;
	.loc	20 74 5
	ld.f32 	%f1101, [%SP+3424];
	ld.f32 	%f1102, [%SP+3444];
	mul.f32 	%f1103, %f1101, %f1102;
	ld.f32 	%f1104, [%SP+3428];
	ld.f32 	%f1105, [%SP+3460];
	mul.f32 	%f1106, %f1104, %f1105;
	add.f32 	%f1107, %f1103, %f1106;
	ld.f32 	%f1108, [%SP+3432];
	ld.f32 	%f1109, [%SP+3476];
	mul.f32 	%f1110, %f1108, %f1109;
	add.f32 	%f1111, %f1107, %f1110;
	st.f32 	[%SP+3492], %f1111;
	.loc	20 75 5
	ld.f32 	%f1112, [%SP+3424];
	ld.f32 	%f1113, [%SP+3448];
	mul.f32 	%f1114, %f1112, %f1113;
	ld.f32 	%f1115, [%SP+3428];
	ld.f32 	%f1116, [%SP+3464];
	mul.f32 	%f1117, %f1115, %f1116;
	add.f32 	%f1118, %f1114, %f1117;
	ld.f32 	%f1119, [%SP+3432];
	ld.f32 	%f1120, [%SP+3480];
	mul.f32 	%f1121, %f1119, %f1120;
	add.f32 	%f1122, %f1118, %f1121;
	st.f32 	[%SP+3496], %f1122;
	.loc	20 76 5
	ld.f32 	%f1123, [%SP+3424];
	ld.f32 	%f1124, [%SP+3452];
	mul.f32 	%f1125, %f1123, %f1124;
	ld.f32 	%f1126, [%SP+3428];
	ld.f32 	%f1127, [%SP+3468];
	mul.f32 	%f1128, %f1126, %f1127;
	add.f32 	%f1129, %f1125, %f1128;
	ld.f32 	%f1130, [%SP+3432];
	ld.f32 	%f1131, [%SP+3484];
	mul.f32 	%f1132, %f1130, %f1131;
	add.f32 	%f1133, %f1129, %f1132;
	ld.f32 	%f1134, [%SP+3436];
	add.f32 	%f1135, %f1133, %f1134;
	st.f32 	[%SP+3500], %f1135;
	.loc	20 78 5
	ld.f32 	%f1136, [%SP+3488];
	ld.f32 	%f1137, [%SP+3492];
	ld.f32 	%f1138, [%SP+3496];
	ld.f32 	%f1139, [%SP+3500];
$L__tmp5510:
	.loc	20 355 18
	st.f32 	[%rd766+12], %f1139;
	st.f32 	[%rd766+8], %f1138;
	st.f32 	[%rd766+4], %f1137;
	st.f32 	[%rd766], %f1136;
	bra.uni 	$L__BB24_92;
$L__tmp5511:

$L__BB24_92:
	.loc	20 336 40
	add.s32 	%r62, %r3, 1;
$L__tmp5512:
	mov.u32 	%r683, %r62;
$L__tmp5513:
	bra.uni 	$L__BB24_3;
$L__tmp5514:

$L__BB24_93:
	.loc	20 0 40
	add.u64 	%rd153, %SP, 6128;
	mov.b64 	%rd154, %rd153;
	st.u64 	[%SP+3376], %rd154;
	add.u64 	%rd155, %SP, 6144;
	mov.b64 	%rd156, %rd155;
	st.u64 	[%SP+3384], %rd156;
	add.u64 	%rd157, %SP, 6160;
	mov.b64 	%rd158, %rd157;
	st.u64 	[%SP+3392], %rd158;
	add.u64 	%rd159, %SP, 6112;
	mov.b64 	%rd160, %rd159;
	st.u64 	[%SP+3400], %rd160;
	.loc	17 823 12
	bra.uni	$L__tmp5515;
$L__tmp5515:
	.loc	20 395 5
	ld.u64 	%rd161, [%SP+3376];
	ld.f32 	%f62, [%rd161];
	ld.u64 	%rd162, [%SP+3400];
	ld.f32 	%f63, [%rd162];
	mul.f32 	%f64, %f62, %f63;
	ld.u64 	%rd163, [%SP+3376];
	ld.f32 	%f65, [%rd163+4];
	ld.u64 	%rd164, [%SP+3400];
	ld.f32 	%f66, [%rd164+4];
	mul.f32 	%f67, %f65, %f66;
	add.f32 	%f68, %f64, %f67;
	ld.u64 	%rd165, [%SP+3376];
	ld.f32 	%f69, [%rd165+8];
	ld.u64 	%rd166, [%SP+3400];
	ld.f32 	%f70, [%rd166+8];
	mul.f32 	%f71, %f69, %f70;
	add.f32 	%f72, %f68, %f71;
	ld.u64 	%rd167, [%SP+3376];
	ld.f32 	%f73, [%rd167+12];
	add.f32 	%f74, %f72, %f73;
	st.f32 	[%SP+3408], %f74;
	.loc	20 396 5
	ld.u64 	%rd168, [%SP+3384];
	ld.f32 	%f75, [%rd168];
	ld.u64 	%rd169, [%SP+3400];
	ld.f32 	%f76, [%rd169];
	mul.f32 	%f77, %f75, %f76;
	ld.u64 	%rd170, [%SP+3384];
	ld.f32 	%f78, [%rd170+4];
	ld.u64 	%rd171, [%SP+3400];
	ld.f32 	%f79, [%rd171+4];
	mul.f32 	%f80, %f78, %f79;
	add.f32 	%f81, %f77, %f80;
	ld.u64 	%rd172, [%SP+3384];
	ld.f32 	%f82, [%rd172+8];
	ld.u64 	%rd173, [%SP+3400];
	ld.f32 	%f83, [%rd173+8];
	mul.f32 	%f84, %f82, %f83;
	add.f32 	%f85, %f81, %f84;
	ld.u64 	%rd174, [%SP+3384];
	ld.f32 	%f86, [%rd174+12];
	add.f32 	%f87, %f85, %f86;
	st.f32 	[%SP+3412], %f87;
	.loc	20 397 5
	ld.u64 	%rd175, [%SP+3392];
	ld.f32 	%f88, [%rd175];
	ld.u64 	%rd176, [%SP+3400];
	ld.f32 	%f89, [%rd176];
	mul.f32 	%f90, %f88, %f89;
	ld.u64 	%rd177, [%SP+3392];
	ld.f32 	%f91, [%rd177+4];
	ld.u64 	%rd178, [%SP+3400];
	ld.f32 	%f92, [%rd178+4];
	mul.f32 	%f93, %f91, %f92;
	add.f32 	%f94, %f90, %f93;
	ld.u64 	%rd179, [%SP+3392];
	ld.f32 	%f95, [%rd179+8];
	ld.u64 	%rd180, [%SP+3400];
	ld.f32 	%f96, [%rd180+8];
	mul.f32 	%f97, %f95, %f96;
	add.f32 	%f98, %f94, %f97;
	ld.u64 	%rd181, [%SP+3392];
	ld.f32 	%f99, [%rd181+12];
	add.f32 	%f100, %f98, %f99;
	st.f32 	[%SP+3416], %f100;
	.loc	20 398 5
	ld.f32 	%f14, [%SP+3416];
	ld.f32 	%f13, [%SP+3412];
	ld.f32 	%f12, [%SP+3408];
$L__tmp5516:
	.loc	17 823 5
	mov.f32 	%f2339, %f12;
	mov.f32 	%f2340, %f13;
	mov.f32 	%f2341, %f14;
	bra.uni 	$L__BB24_94;

$L__BB24_94:
	mov.f32 	%f17, %f2341;
	mov.f32 	%f16, %f2340;
	mov.f32 	%f15, %f2339;
$L__tmp5517:
	.loc	10 28 27
	st.f32 	[%SP+6184], %f15;
	st.f32 	[%SP+6188], %f16;
	st.f32 	[%SP+6192], %f17;
	add.u64 	%rd821, %SP, 6184;
	mov.b64 	%rd822, %rd821;
	st.u64 	[%SP+3352], %rd822;
	.loc	10 28 13
	bra.uni	$L__tmp5518;
$L__tmp5518:
	.loc	3 260 5
	ld.u64 	%rd823, [%SP+3352];
	ld.f32 	%f1143, [%rd823];
	ld.u64 	%rd824, [%SP+3352];
	ld.f32 	%f1144, [%rd824+4];
	ld.u64 	%rd825, [%SP+3352];
	ld.f32 	%f1145, [%rd825+8];
	add.u64 	%rd826, %SP, 3360;
	mov.b64 	%rd827, %rd826;
	st.u64 	[%SP+3344], %rd827;
	mov.f32 	%f1146, %f1143;
$L__tmp5519:
	.loc	3 0 5
	mov.f32 	%f1147, %f1144;
$L__tmp5520:
	mov.f32 	%f1148, %f1145;
$L__tmp5521:
	.loc	3 260 5
	bra.uni	$L__tmp5522;
$L__tmp5522:
	.loc	3 56 9
	ld.u64 	%rd828, [%SP+3344];
	st.f32 	[%rd828], %f1146;
	.loc	3 56 20
	ld.u64 	%rd829, [%SP+3344];
	st.f32 	[%rd829+4], %f1147;
	.loc	3 56 31
	ld.u64 	%rd830, [%SP+3344];
	st.f32 	[%rd830+8], %f1148;
$L__tmp5523:
	.loc	3 260 5
	ld.f32 	%f1149, [%SP+3360];
	ld.f32 	%f1150, [%SP+3364];
	ld.f32 	%f1151, [%SP+3368];
	ld.f32 	%f1152, [%SP+3372];
$L__tmp5524:
	.loc	10 28 13
	st.f32 	[%rd2+12], %f1152;
	st.f32 	[%rd2+8], %f1151;
	st.f32 	[%rd2+4], %f1150;
	st.f32 	[%rd2], %f1149;
	add.u64 	%rd831, %SP, 6240;
	.loc	10 29 5
	add.s64 	%rd40, %rd831, 16;
	.loc	10 29 70
	bra.uni	$L__tmp5525;
$L__tmp5525:
	.loc	17 559 5
	// begin inline asm
	call (%f1140), _optix_get_world_ray_direction_x, ();
	// end inline asm
$L__tmp5526:
	.loc	17 560 5
	// begin inline asm
	call (%f1141), _optix_get_world_ray_direction_y, ();
	// end inline asm
$L__tmp5527:
	.loc	17 561 5
	// begin inline asm
	call (%f1142), _optix_get_world_ray_direction_z, ();
	// end inline asm
$L__tmp5528:
	.loc	17 562 12
	{ // callseq 352, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1140;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1141;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1142;
	.param .align 4 .b8 retval0[12];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float3Efff, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32 	%f1153, [retval0+0];
	ld.param.f32 	%f1154, [retval0+4];
	ld.param.f32 	%f1155, [retval0+8];
	} // callseq 352
	st.f32 	[%SP+3288], %f1155;
	st.f32 	[%SP+3284], %f1154;
	st.f32 	[%SP+3280], %f1153;
$L__tmp5529:
	.loc	17 828 9
	bra.uni	$L__tmp5530;
$L__tmp5530:
	.loc	17 879 5
	// begin inline asm
	call (%r366), _optix_get_transform_list_size, ();
	// end inline asm
$L__tmp5531:
	.loc	17 880 5
	mov.b32 	%r367, %r366;
$L__tmp5532:
	.loc	17 828 9
	setp.eq.s32 	%p76, %r367, 0;
	not.pred 	%p77, %p76;
	@%p77 bra 	$L__BB24_96;
	bra.uni 	$L__BB24_95;

$L__BB24_95:
	.loc	10 29 27
	bra.uni	$L__tmp5533;
$L__tmp5533:
	.loc	17 829 9
	ld.f32 	%f20, [%SP+3288];
	ld.f32 	%f19, [%SP+3284];
	ld.f32 	%f18, [%SP+3280];
	mov.f32 	%f2342, %f18;
	mov.f32 	%f2343, %f19;
	mov.f32 	%f2344, %f20;
	bra.uni 	$L__BB24_188;
$L__tmp5534:

$L__BB24_96:
	.loc	17 0 9
	add.u64 	%rd832, %SP, 3296;
	mov.b64 	%rd833, %rd832;
	st.u64 	[%SP+3152], %rd833;
	add.u64 	%rd834, %SP, 3312;
	mov.b64 	%rd835, %rd834;
	st.u64 	[%SP+3160], %rd835;
	add.u64 	%rd836, %SP, 3328;
	mov.b64 	%rd837, %rd836;
	st.u64 	[%SP+3168], %rd837;
	.loc	20 332 31
	bra.uni	$L__tmp5535;
$L__tmp5535:
	.loc	17 879 5
	// begin inline asm
	call (%r368), _optix_get_transform_list_size, ();
	// end inline asm
$L__tmp5536:
	.loc	17 880 5
	mov.b32 	%r369, %r368;
$L__tmp5537:
	.loc	20 332 31
	mov.b32 	%r63, %r369;
$L__tmp5538:
	.loc	20 333 24
	bra.uni	$L__tmp5539;
$L__tmp5539:
	.loc	17 600 5
	// begin inline asm
	call (%f1156), _optix_get_ray_time, ();
	// end inline asm
$L__tmp5540:
	.loc	17 601 5
	mov.f32 	%f1157, %f1156;
$L__tmp5541:
	.loc	20 333 24
	mov.f32 	%f21, %f1157;
$L__tmp5542:
	.loc	17 832 5
	bra.uni	$L__tmp5543;
$L__tmp5543:
	.loc	20 336 25
	mov.u32 	%r370, 0;
	mov.b32 	%r64, %r370;
$L__tmp5544:
	.loc	20 336 5
	mov.u32 	%r703, %r64;
$L__tmp5545:
	bra.uni 	$L__BB24_97;

$L__BB24_97:
	mov.u32 	%r65, %r703;
$L__tmp5546:
	setp.lt.u32 	%p78, %r65, %r63;
	not.pred 	%p79, %p78;
	@%p79 bra 	$L__BB24_187;
	bra.uni 	$L__BB24_98;

$L__BB24_98:
	.loc	20 0 5
	mov.b32 	%r371, %r65;
$L__tmp5547:
	.loc	20 338 41
	bra.uni	$L__tmp5548;
$L__tmp5548:
	.loc	17 886 5
	// begin inline asm
	call (%rd864), _optix_get_transform_list_handle, (%r371);
	// end inline asm
$L__tmp5549:
	.loc	17 887 5
	mov.b64 	%rd866, %rd864;
$L__tmp5550:
	.loc	20 338 41
	mov.b64 	%rd867, %rd866;
$L__tmp5551:
	.loc	20 0 41
	add.u64 	%rd868, %SP, 3184;
	mov.b64 	%rd869, %rd868;
	st.u64 	[%SP+3104], %rd869;
	add.u64 	%rd870, %SP, 3200;
	mov.b64 	%rd871, %rd870;
	st.u64 	[%SP+3112], %rd871;
	add.u64 	%rd872, %SP, 3216;
	mov.b64 	%rd873, %rd872;
	st.u64 	[%SP+3120], %rd873;
	mov.b64 	%rd41, %rd867;
$L__tmp5552:
	mov.f32 	%f22, %f21;
$L__tmp5553:
	mov.u16 	%rs17, 0;
	mov.b16 	%rs2, %rs17;
$L__tmp5554:
	mov.b64 	%rd865, %rd41;
$L__tmp5555:
	.loc	20 284 37
	bra.uni	$L__tmp5556;
$L__tmp5556:
	.loc	17 893 5
	// begin inline asm
	call (%r372), _optix_get_transform_type_from_handle, (%rd865);
	// end inline asm
$L__tmp5557:
	.loc	17 894 5
	mov.b32 	%r373, %r372;
$L__tmp5558:
	.loc	20 284 37
	mov.b32 	%r66, %r373;
$L__tmp5559:
	.loc	20 286 5
	setp.eq.s32 	%p81, %r66, 2;
	mov.pred 	%p80, -1;
	mov.pred 	%p285, %p80;
	@%p81 bra 	$L__BB24_100;
	bra.uni 	$L__BB24_99;

$L__BB24_99:
	setp.eq.s32 	%p5, %r66, 3;
	mov.pred 	%p285, %p5;
	bra.uni 	$L__BB24_100;

$L__BB24_100:
	mov.pred 	%p6, %p285;
	not.pred 	%p82, %p6;
	@%p82 bra 	$L__BB24_159;
	bra.uni 	$L__BB24_101;

$L__BB24_101:
	.loc	20 341 9
	bra.uni	$L__tmp5560;
$L__tmp5560:
	.loc	20 288 9
	setp.eq.s32 	%p98, %r66, 2;
	not.pred 	%p99, %p98;
	@%p99 bra 	$L__BB24_126;
	bra.uni 	$L__BB24_102;

$L__BB24_102:
	.loc	20 0 9
	mov.b64 	%rd1236, %rd41;
$L__tmp5561:
	.loc	20 290 63
	bra.uni	$L__tmp5562;
$L__tmp5562:
	.loc	17 914 5
	// begin inline asm
	call (%rd1235), _optix_get_matrix_motion_transform_from_handle, (%rd1236);
	// end inline asm
$L__tmp5563:
	.loc	20 290 63
	mov.b64 	%rd1237, %rd1235;
	st.u64 	[%SP+3128], %rd1237;
	.loc	20 291 13
	ld.u64 	%rd1238, [%SP+3104];
	ld.u64 	%rd1239, [%SP+3112];
	ld.u64 	%rd1240, [%SP+3120];
	ld.u64 	%rd1241, [%SP+3128];
	mov.b64 	%rd1242, %rd1238;
	st.u64 	[%SP+2920], %rd1242;
	mov.b64 	%rd1243, %rd1239;
	st.u64 	[%SP+2928], %rd1243;
	mov.b64 	%rd1244, %rd1240;
	st.u64 	[%SP+2936], %rd1244;
	mov.b64 	%rd1245, %rd1241;
	st.u64 	[%SP+2944], %rd1245;
	mov.f32 	%f23, %f22;
$L__tmp5564:
	.loc	20 291 13
	bra.uni	$L__tmp5565;
$L__tmp5565:
	.loc	20 241 5
	ld.u64 	%rd1246, [%SP+2944];
	mov.b64 	%rd1247, %rd1246;
	st.u64 	[%SP+2784], %rd1247;
	.loc	20 241 42
	bra.uni	$L__tmp5566;
$L__tmp5566:
	.loc	20 63 18
	mov.u32 	%r489, 0;
	mov.b32 	%r67, %r489;
$L__tmp5567:
	.loc	20 63 5
	mov.u32 	%r704, %r67;
$L__tmp5568:
	bra.uni 	$L__BB24_103;

$L__BB24_103:
	mov.u32 	%r68, %r704;
$L__tmp5569:
	cvt.s64.s32 	%rd1248, %r68;
	setp.lt.u64 	%p120, %rd1248, 128;
	not.pred 	%p121, %p120;
	@%p121 bra 	$L__BB24_105;
	bra.uni 	$L__BB24_104;

$L__BB24_104:
$L__tmp5570:
	.loc	20 64 9
	cvt.s64.s32 	%rd1498, %r68;
	add.u64 	%rd1499, %SP, 2792;
	add.s64 	%rd1500, %rd1499, %rd1498;
	ld.u64 	%rd1501, [%SP+2784];
	cvt.s64.s32 	%rd1502, %r68;
	add.s64 	%rd1496, %rd1501, %rd1502;
$L__tmp5571:
	.loc	20 64 40
	bra.uni	$L__tmp5572;
$L__tmp5572:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1495, %rd1496;
	// end inline asm
$L__tmp5573:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r599,%r600,%r601,%r602}, [%rd1495];
	// end inline asm
	st.u32 	[%SP+2768], %r599;
	st.u32 	[%SP+2772], %r600;
	st.u32 	[%SP+2776], %r601;
	st.u32 	[%SP+2780], %r602;
	.loc	20 56 5
	ld.u32 	%r603, [%SP+2768];
	ld.u32 	%r604, [%SP+2772];
	ld.u32 	%r605, [%SP+2776];
	ld.u32 	%r606, [%SP+2780];
$L__tmp5574:
	.loc	20 64 40
	st.u32 	[%rd1500+12], %r606;
	st.u32 	[%rd1500+8], %r605;
	st.u32 	[%rd1500+4], %r604;
	st.u32 	[%rd1500], %r603;
$L__tmp5575:
	.loc	20 63 42
	add.s32 	%r69, %r68, 16;
$L__tmp5576:
	mov.u32 	%r704, %r69;
$L__tmp5577:
	bra.uni 	$L__BB24_103;
$L__tmp5578:

$L__BB24_105:
	.loc	20 65 5
	ld.u64 	%rd1249, [%SP+2792];
	ld.u16 	%rs25, [%SP+2800];
	ld.u16 	%rs26, [%SP+2802];
	ld.f32 	%f1687, [%SP+2804];
	ld.f32 	%f1688, [%SP+2808];
	ld.u32 	%r490, [%SP+2812];
	ld.u32 	%r491, [%SP+2816];
	ld.u32 	%r492, [%SP+2820];
	ld.f32 	%f1689, [%SP+2824];
	ld.f32 	%f1690, [%SP+2828];
	ld.f32 	%f1691, [%SP+2832];
	ld.f32 	%f1692, [%SP+2836];
	ld.f32 	%f1693, [%SP+2840];
	ld.f32 	%f1694, [%SP+2844];
	ld.f32 	%f1695, [%SP+2848];
	ld.f32 	%f1696, [%SP+2852];
	ld.f32 	%f1697, [%SP+2856];
	ld.f32 	%f1698, [%SP+2860];
	ld.f32 	%f1699, [%SP+2864];
	ld.f32 	%f1700, [%SP+2868];
	ld.f32 	%f1701, [%SP+2872];
	ld.f32 	%f1702, [%SP+2876];
	ld.f32 	%f1703, [%SP+2880];
	ld.f32 	%f1704, [%SP+2884];
	ld.f32 	%f1705, [%SP+2888];
	ld.f32 	%f1706, [%SP+2892];
	ld.f32 	%f1707, [%SP+2896];
	ld.f32 	%f1708, [%SP+2900];
	ld.f32 	%f1709, [%SP+2904];
	ld.f32 	%f1710, [%SP+2908];
	ld.f32 	%f1711, [%SP+2912];
	ld.f32 	%f1712, [%SP+2916];
$L__tmp5579:
	.loc	20 241 42
	st.f32 	[%SP+3100], %f1712;
	st.f32 	[%SP+3096], %f1711;
	st.f32 	[%SP+3092], %f1710;
	st.f32 	[%SP+3088], %f1709;
	st.f32 	[%SP+3084], %f1708;
	st.f32 	[%SP+3080], %f1707;
	st.f32 	[%SP+3076], %f1706;
	st.f32 	[%SP+3072], %f1705;
	st.f32 	[%SP+3068], %f1704;
	st.f32 	[%SP+3064], %f1703;
	st.f32 	[%SP+3060], %f1702;
	st.f32 	[%SP+3056], %f1701;
	st.f32 	[%SP+3052], %f1700;
	st.f32 	[%SP+3048], %f1699;
	st.f32 	[%SP+3044], %f1698;
	st.f32 	[%SP+3040], %f1697;
	st.f32 	[%SP+3036], %f1696;
	st.f32 	[%SP+3032], %f1695;
	st.f32 	[%SP+3028], %f1694;
	st.f32 	[%SP+3024], %f1693;
	st.f32 	[%SP+3020], %f1692;
	st.f32 	[%SP+3016], %f1691;
	st.f32 	[%SP+3012], %f1690;
	st.f32 	[%SP+3008], %f1689;
	st.u32 	[%SP+3004], %r492;
	st.u32 	[%SP+3000], %r491;
	st.u32 	[%SP+2996], %r490;
	st.f32 	[%SP+2992], %f1688;
	st.f32 	[%SP+2988], %f1687;
	st.u16 	[%SP+2986], %rs26;
	st.u16 	[%SP+2984], %rs25;
	st.u64 	[%SP+2976], %rd1249;
	add.u64 	%rd1250, %SP, 2976;
	add.s64 	%rd1251, %rd1250, 8;
	ld.u16 	%rs27, [%rd1251+2];
	ld.f32 	%f1713, [%rd1251+4];
	ld.f32 	%f1714, [%rd1251+8];
	ld.u16 	%rs28, [%SP+2984];
	st.f32 	[%SP+2960], %f1714;
	st.f32 	[%SP+2956], %f1713;
	st.u16 	[%SP+2954], %rs27;
	st.u16 	[%SP+2952], %rs28;
	add.u64 	%rd1252, %SP, 2964;
	mov.b64 	%rd1253, %rd1252;
$L__tmp5580:
	.loc	20 0 42
	add.u64 	%rd1254, %SP, 2968;
	mov.b64 	%rd1255, %rd1254;
$L__tmp5581:
	add.u64 	%rd1256, %SP, 2952;
	mov.b64 	%rd1257, %rd1256;
	st.u64 	[%SP+2752], %rd1257;
	mov.f32 	%f1715, %f23;
$L__tmp5582:
	.loc	20 241 5
	bra.uni	$L__tmp5583;
$L__tmp5583:
	.loc	20 217 27
	ld.u64 	%rd1258, [%SP+2752];
	ld.f32 	%f1716, [%rd1258+4];
	mov.f32 	%f1717, %f1716;
$L__tmp5584:
	.loc	20 218 25
	ld.u64 	%rd1259, [%SP+2752];
	ld.f32 	%f1718, [%rd1259+8];
	mov.f32 	%f1719, %f1718;
$L__tmp5585:
	.loc	20 219 30
	ld.u64 	%rd1260, [%SP+2752];
	ld.u16 	%rs29, [%rd1260];
	cvt.u32.u16 	%r493, %rs29;
	sub.s32 	%r494, %r493, 1;
	cvt.rn.f32.s32 	%f1720, %r494;
$L__tmp5586:
	.loc	20 224 22
	sub.f32 	%f1721, %f1715, %f1717;
	mul.f32 	%f1722, %f1721, %f1720;
	sub.f32 	%f1723, %f1719, %f1717;
	div.rn.f32 	%f1724, %f1722, %f1723;
	.loc	20 224 34
	{ // callseq 370, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1720;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1724;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3minEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f1725, [retval0+0];
	} // callseq 370
	.loc	20 224 24
	mov.f32 	%f1726, 0f00000000;
	{ // callseq 371, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1726;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1725;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3maxEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f1727, [retval0+0];
$L__tmp5587:
	} // callseq 371
	.loc	20 225 26
	{ // callseq 372, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1727;
	.param .b32 retval0;
	call.uni (retval0), 
	floorf, 
	(
	param0
	);
	ld.param.f32 	%f1728, [retval0+0];
$L__tmp5588:
	} // callseq 372
	.loc	20 227 5
	sub.f32 	%f1729, %f1727, %f1728;
	st.f32 	[%rd1253], %f1729;
	.loc	20 228 5
	cvt.rzi.s32.f32 	%r495, %f1728;
	st.u32 	[%rd1255], %r495;
$L__tmp5589:
	.loc	20 244 29
	ld.u64 	%rd1261, [%SP+2944];
	add.s64 	%rd1262, %rd1261, 32;
	ld.u32 	%r496, [%SP+2968];
	cvt.s64.s32 	%rd1263, %r496;
	mul.lo.s64 	%rd1264, %rd1263, 48;
	add.s64 	%rd1265, %rd1262, %rd1264;
$L__tmp5590:
	.loc	20 247 5
	ld.u64 	%rd1266, [%SP+2920];
	ld.u64 	%rd1267, [%SP+2928];
	ld.u64 	%rd1268, [%SP+2936];
	ld.f32 	%f1730, [%SP+2964];
	mov.b64 	%rd1269, %rd1266;
	st.u64 	[%SP+2576], %rd1269;
	mov.b64 	%rd1270, %rd1267;
	st.u64 	[%SP+2584], %rd1270;
	mov.b64 	%rd1271, %rd1268;
	st.u64 	[%SP+2592], %rd1271;
	mov.b64 	%rd1272, %rd1265;
	st.u64 	[%SP+2600], %rd1272;
	mov.f32 	%f24, %f1730;
$L__tmp5591:
	.loc	20 247 5
	bra.uni	$L__tmp5592;
$L__tmp5592:
	.loc	20 172 5
	ld.u64 	%rd42, [%SP+2576];
	ld.u64 	%rd1273, [%SP+2600];
	mov.b64 	%rd1274, %rd1273;
	st.u64 	[%SP+2544], %rd1274;
	.loc	20 172 10
	bra.uni	$L__tmp5593;
$L__tmp5593:
	.loc	20 63 18
	mov.u32 	%r497, 0;
	mov.b32 	%r70, %r497;
$L__tmp5594:
	.loc	20 63 5
	mov.u32 	%r705, %r70;
$L__tmp5595:
	bra.uni 	$L__BB24_106;

$L__BB24_106:
	mov.u32 	%r71, %r705;
$L__tmp5596:
	cvt.s64.s32 	%rd1275, %r71;
	setp.lt.u64 	%p122, %rd1275, 16;
	not.pred 	%p123, %p122;
	@%p123 bra 	$L__BB24_108;
	bra.uni 	$L__BB24_107;

$L__BB24_107:
$L__tmp5597:
	.loc	20 64 9
	cvt.s64.s32 	%rd1490, %r71;
	add.u64 	%rd1491, %SP, 2560;
	add.s64 	%rd1492, %rd1491, %rd1490;
	ld.u64 	%rd1493, [%SP+2544];
	cvt.s64.s32 	%rd1494, %r71;
	add.s64 	%rd1488, %rd1493, %rd1494;
$L__tmp5598:
	.loc	20 64 40
	bra.uni	$L__tmp5599;
$L__tmp5599:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1487, %rd1488;
	// end inline asm
$L__tmp5600:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r591,%r592,%r593,%r594}, [%rd1487];
	// end inline asm
	st.u32 	[%SP+2528], %r591;
	st.u32 	[%SP+2532], %r592;
	st.u32 	[%SP+2536], %r593;
	st.u32 	[%SP+2540], %r594;
	.loc	20 56 5
	ld.u32 	%r595, [%SP+2528];
	ld.u32 	%r596, [%SP+2532];
	ld.u32 	%r597, [%SP+2536];
	ld.u32 	%r598, [%SP+2540];
$L__tmp5601:
	.loc	20 64 40
	st.u32 	[%rd1492+12], %r598;
	st.u32 	[%rd1492+8], %r597;
	st.u32 	[%rd1492+4], %r596;
	st.u32 	[%rd1492], %r595;
$L__tmp5602:
	.loc	20 63 42
	add.s32 	%r72, %r71, 16;
$L__tmp5603:
	mov.u32 	%r705, %r72;
$L__tmp5604:
	bra.uni 	$L__BB24_106;
$L__tmp5605:

$L__BB24_108:
	.loc	20 65 5
	ld.f32 	%f1731, [%SP+2560];
	ld.f32 	%f1732, [%SP+2564];
	ld.f32 	%f1733, [%SP+2568];
	ld.f32 	%f1734, [%SP+2572];
$L__tmp5606:
	.loc	20 172 10
	st.f32 	[%rd42+12], %f1734;
	st.f32 	[%rd42+8], %f1733;
	st.f32 	[%rd42+4], %f1732;
	st.f32 	[%rd42], %f1731;
	.loc	20 173 5
	ld.u64 	%rd43, [%SP+2584];
	ld.u64 	%rd1276, [%SP+2600];
	add.s64 	%rd44, %rd1276, 16;
$L__tmp5607:
	.loc	20 173 10
	bra.uni	$L__tmp5608;
$L__tmp5608:
	.loc	20 63 18
	mov.u32 	%r498, 0;
	mov.b32 	%r73, %r498;
$L__tmp5609:
	.loc	20 63 5
	mov.u32 	%r706, %r73;
$L__tmp5610:
	bra.uni 	$L__BB24_109;

$L__BB24_109:
	mov.u32 	%r74, %r706;
$L__tmp5611:
	cvt.s64.s32 	%rd1277, %r74;
	setp.lt.u64 	%p124, %rd1277, 16;
	not.pred 	%p125, %p124;
	@%p125 bra 	$L__BB24_111;
	bra.uni 	$L__BB24_110;

$L__BB24_110:
$L__tmp5612:
	.loc	20 64 9
	cvt.s64.s32 	%rd1483, %r74;
	add.u64 	%rd1484, %SP, 2512;
	add.s64 	%rd1485, %rd1484, %rd1483;
	cvt.s64.s32 	%rd1486, %r74;
	add.s64 	%rd1481, %rd44, %rd1486;
$L__tmp5613:
	.loc	20 64 40
	bra.uni	$L__tmp5614;
$L__tmp5614:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1480, %rd1481;
	// end inline asm
$L__tmp5615:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r583,%r584,%r585,%r586}, [%rd1480];
	// end inline asm
	st.u32 	[%SP+2496], %r583;
	st.u32 	[%SP+2500], %r584;
	st.u32 	[%SP+2504], %r585;
	st.u32 	[%SP+2508], %r586;
	.loc	20 56 5
	ld.u32 	%r587, [%SP+2496];
	ld.u32 	%r588, [%SP+2500];
	ld.u32 	%r589, [%SP+2504];
	ld.u32 	%r590, [%SP+2508];
$L__tmp5616:
	.loc	20 64 40
	st.u32 	[%rd1485+12], %r590;
	st.u32 	[%rd1485+8], %r589;
	st.u32 	[%rd1485+4], %r588;
	st.u32 	[%rd1485], %r587;
$L__tmp5617:
	.loc	20 63 42
	add.s32 	%r75, %r74, 16;
$L__tmp5618:
	mov.u32 	%r706, %r75;
$L__tmp5619:
	bra.uni 	$L__BB24_109;
$L__tmp5620:

$L__BB24_111:
	.loc	20 65 5
	ld.f32 	%f1735, [%SP+2512];
	ld.f32 	%f1736, [%SP+2516];
	ld.f32 	%f1737, [%SP+2520];
	ld.f32 	%f1738, [%SP+2524];
$L__tmp5621:
	.loc	20 173 10
	st.f32 	[%rd43+12], %f1738;
	st.f32 	[%rd43+8], %f1737;
	st.f32 	[%rd43+4], %f1736;
	st.f32 	[%rd43], %f1735;
	.loc	20 174 5
	ld.u64 	%rd45, [%SP+2592];
	ld.u64 	%rd1278, [%SP+2600];
	add.s64 	%rd46, %rd1278, 32;
$L__tmp5622:
	.loc	20 174 10
	bra.uni	$L__tmp5623;
$L__tmp5623:
	.loc	20 63 18
	mov.u32 	%r499, 0;
	mov.b32 	%r76, %r499;
$L__tmp5624:
	.loc	20 63 5
	mov.u32 	%r707, %r76;
$L__tmp5625:
	bra.uni 	$L__BB24_112;

$L__BB24_112:
	mov.u32 	%r77, %r707;
$L__tmp5626:
	cvt.s64.s32 	%rd1279, %r77;
	setp.lt.u64 	%p126, %rd1279, 16;
	not.pred 	%p127, %p126;
	@%p127 bra 	$L__BB24_114;
	bra.uni 	$L__BB24_113;

$L__BB24_113:
$L__tmp5627:
	.loc	20 64 9
	cvt.s64.s32 	%rd1476, %r77;
	add.u64 	%rd1477, %SP, 2480;
	add.s64 	%rd1478, %rd1477, %rd1476;
	cvt.s64.s32 	%rd1479, %r77;
	add.s64 	%rd1474, %rd46, %rd1479;
$L__tmp5628:
	.loc	20 64 40
	bra.uni	$L__tmp5629;
$L__tmp5629:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1473, %rd1474;
	// end inline asm
$L__tmp5630:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r575,%r576,%r577,%r578}, [%rd1473];
	// end inline asm
	st.u32 	[%SP+2464], %r575;
	st.u32 	[%SP+2468], %r576;
	st.u32 	[%SP+2472], %r577;
	st.u32 	[%SP+2476], %r578;
	.loc	20 56 5
	ld.u32 	%r579, [%SP+2464];
	ld.u32 	%r580, [%SP+2468];
	ld.u32 	%r581, [%SP+2472];
	ld.u32 	%r582, [%SP+2476];
$L__tmp5631:
	.loc	20 64 40
	st.u32 	[%rd1478+12], %r582;
	st.u32 	[%rd1478+8], %r581;
	st.u32 	[%rd1478+4], %r580;
	st.u32 	[%rd1478], %r579;
$L__tmp5632:
	.loc	20 63 42
	add.s32 	%r78, %r77, 16;
$L__tmp5633:
	mov.u32 	%r707, %r78;
$L__tmp5634:
	bra.uni 	$L__BB24_112;
$L__tmp5635:

$L__BB24_114:
	.loc	20 65 5
	ld.f32 	%f1739, [%SP+2480];
	ld.f32 	%f1740, [%SP+2484];
	ld.f32 	%f1741, [%SP+2488];
	ld.f32 	%f1742, [%SP+2492];
$L__tmp5636:
	.loc	20 174 10
	st.f32 	[%rd45+12], %f1742;
	st.f32 	[%rd45+8], %f1741;
	st.f32 	[%rd45+4], %f1740;
	st.f32 	[%rd45], %f1739;
	.loc	20 177 5
	setp.gt.f32 	%p128, %f24, 0f00000000;
	not.pred 	%p129, %p128;
	@%p129 bra 	$L__BB24_125;
	bra.uni 	$L__BB24_115;

$L__BB24_115:
$L__tmp5637:
	.loc	20 179 24
	mov.f32 	%f1743, 0f3F800000;
	sub.f32 	%f25, %f1743, %f24;
$L__tmp5638:
	.loc	20 180 9
	ld.u64 	%rd47, [%SP+2576];
	ld.u64 	%rd1280, [%SP+2576];
	mov.b64 	%rd1281, %rd1280;
	st.u64 	[%SP+2448], %rd1281;
	mov.f32 	%f1744, %f25;
$L__tmp5639:
	.loc	20 180 30
	bra.uni	$L__tmp5640;
$L__tmp5640:
	.loc	20 45 5
	ld.u64 	%rd1282, [%SP+2448];
	ld.f32 	%f1745, [%rd1282];
	mul.f32 	%f1746, %f1745, %f1744;
	ld.u64 	%rd1283, [%SP+2448];
	ld.f32 	%f1747, [%rd1283+4];
	mul.f32 	%f1748, %f1747, %f1744;
	ld.u64 	%rd1284, [%SP+2448];
	ld.f32 	%f1749, [%rd1284+8];
	mul.f32 	%f1750, %f1749, %f1744;
	ld.u64 	%rd1285, [%SP+2448];
	ld.f32 	%f1751, [%rd1285+12];
	mul.f32 	%f1752, %f1751, %f1744;
$L__tmp5641:
	.loc	20 45 12
	{ // callseq 373, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1746;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1748;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1750;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1752;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1753, %f1754, %f1755, %f1756}, [retval0+0];
	} // callseq 373
$L__tmp5642:
	.loc	20 180 30
	st.f32 	[%SP+2620], %f1756;
	st.f32 	[%SP+2616], %f1755;
	st.f32 	[%SP+2612], %f1754;
	st.f32 	[%SP+2608], %f1753;
	ld.u64 	%rd1286, [%SP+2600];
	add.s64 	%rd48, %rd1286, 48;
$L__tmp5643:
	.loc	20 180 72
	bra.uni	$L__tmp5644;
$L__tmp5644:
	.loc	20 63 18
	mov.u32 	%r500, 0;
	mov.b32 	%r79, %r500;
$L__tmp5645:
	.loc	20 63 5
	mov.u32 	%r708, %r79;
$L__tmp5646:
	bra.uni 	$L__BB24_116;

$L__BB24_116:
	mov.u32 	%r80, %r708;
$L__tmp5647:
	cvt.s64.s32 	%rd1287, %r80;
	setp.lt.u64 	%p130, %rd1287, 16;
	not.pred 	%p131, %p130;
	@%p131 bra 	$L__BB24_118;
	bra.uni 	$L__BB24_117;

$L__BB24_117:
$L__tmp5648:
	.loc	20 64 9
	cvt.s64.s32 	%rd1469, %r80;
	add.u64 	%rd1470, %SP, 2432;
	add.s64 	%rd1471, %rd1470, %rd1469;
	cvt.s64.s32 	%rd1472, %r80;
	add.s64 	%rd1467, %rd48, %rd1472;
$L__tmp5649:
	.loc	20 64 40
	bra.uni	$L__tmp5650;
$L__tmp5650:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1466, %rd1467;
	// end inline asm
$L__tmp5651:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r567,%r568,%r569,%r570}, [%rd1466];
	// end inline asm
	st.u32 	[%SP+2416], %r567;
	st.u32 	[%SP+2420], %r568;
	st.u32 	[%SP+2424], %r569;
	st.u32 	[%SP+2428], %r570;
	.loc	20 56 5
	ld.u32 	%r571, [%SP+2416];
	ld.u32 	%r572, [%SP+2420];
	ld.u32 	%r573, [%SP+2424];
	ld.u32 	%r574, [%SP+2428];
$L__tmp5652:
	.loc	20 64 40
	st.u32 	[%rd1471+12], %r574;
	st.u32 	[%rd1471+8], %r573;
	st.u32 	[%rd1471+4], %r572;
	st.u32 	[%rd1471], %r571;
$L__tmp5653:
	.loc	20 63 42
	add.s32 	%r81, %r80, 16;
$L__tmp5654:
	mov.u32 	%r708, %r81;
$L__tmp5655:
	bra.uni 	$L__BB24_116;
$L__tmp5656:

$L__BB24_118:
	.loc	20 65 5
	ld.f32 	%f1757, [%SP+2432];
	ld.f32 	%f1758, [%SP+2436];
	ld.f32 	%f1759, [%SP+2440];
	ld.f32 	%f1760, [%SP+2444];
$L__tmp5657:
	.loc	20 180 72
	st.f32 	[%SP+2652], %f1760;
	st.f32 	[%SP+2648], %f1759;
	st.f32 	[%SP+2644], %f1758;
	st.f32 	[%SP+2640], %f1757;
	add.u64 	%rd1288, %SP, 2640;
	mov.b64 	%rd1289, %rd1288;
	st.u64 	[%SP+2408], %rd1289;
	mov.f32 	%f1761, %f24;
$L__tmp5658:
	.loc	20 180 56
	bra.uni	$L__tmp5659;
$L__tmp5659:
	.loc	20 45 5
	ld.u64 	%rd1290, [%SP+2408];
	ld.f32 	%f1762, [%rd1290];
	mul.f32 	%f1763, %f1762, %f1761;
	ld.u64 	%rd1291, [%SP+2408];
	ld.f32 	%f1764, [%rd1291+4];
	mul.f32 	%f1765, %f1764, %f1761;
	ld.u64 	%rd1292, [%SP+2408];
	ld.f32 	%f1766, [%rd1292+8];
	mul.f32 	%f1767, %f1766, %f1761;
	ld.u64 	%rd1293, [%SP+2408];
	ld.f32 	%f1768, [%rd1293+12];
	mul.f32 	%f1769, %f1768, %f1761;
$L__tmp5660:
	.loc	20 45 12
	{ // callseq 374, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1763;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1765;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1767;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1769;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1770, %f1771, %f1772, %f1773}, [retval0+0];
	} // callseq 374
$L__tmp5661:
	.loc	20 180 56
	st.f32 	[%SP+2636], %f1773;
	st.f32 	[%SP+2632], %f1772;
	st.f32 	[%SP+2628], %f1771;
	st.f32 	[%SP+2624], %f1770;
	add.u64 	%rd1294, %SP, 2608;
	mov.b64 	%rd1295, %rd1294;
	st.u64 	[%SP+2392], %rd1295;
	add.u64 	%rd1296, %SP, 2624;
	mov.b64 	%rd1297, %rd1296;
	st.u64 	[%SP+2400], %rd1297;
	.loc	20 180 14
	bra.uni	$L__tmp5662;
$L__tmp5662:
	.loc	20 40 5
	ld.u64 	%rd1298, [%SP+2392];
	ld.f32 	%f1774, [%rd1298];
	ld.u64 	%rd1299, [%SP+2400];
	ld.f32 	%f1775, [%rd1299];
	add.f32 	%f1776, %f1774, %f1775;
	ld.u64 	%rd1300, [%SP+2392];
	ld.f32 	%f1777, [%rd1300+4];
	ld.u64 	%rd1301, [%SP+2400];
	ld.f32 	%f1778, [%rd1301+4];
	add.f32 	%f1779, %f1777, %f1778;
	ld.u64 	%rd1302, [%SP+2392];
	ld.f32 	%f1780, [%rd1302+8];
	ld.u64 	%rd1303, [%SP+2400];
	ld.f32 	%f1781, [%rd1303+8];
	add.f32 	%f1782, %f1780, %f1781;
	ld.u64 	%rd1304, [%SP+2392];
	ld.f32 	%f1783, [%rd1304+12];
	ld.u64 	%rd1305, [%SP+2400];
	ld.f32 	%f1784, [%rd1305+12];
	add.f32 	%f1785, %f1783, %f1784;
$L__tmp5663:
	.loc	20 40 12
	{ // callseq 375, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1776;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1779;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1782;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1785;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1786, %f1787, %f1788, %f1789}, [retval0+0];
	} // callseq 375
$L__tmp5664:
	.loc	20 180 14
	st.f32 	[%rd47+12], %f1789;
	st.f32 	[%rd47+8], %f1788;
	st.f32 	[%rd47+4], %f1787;
	st.f32 	[%rd47], %f1786;
	.loc	20 181 9
	ld.u64 	%rd49, [%SP+2584];
	ld.u64 	%rd1306, [%SP+2584];
	mov.b64 	%rd1307, %rd1306;
	st.u64 	[%SP+2384], %rd1307;
	mov.f32 	%f1790, %f25;
$L__tmp5665:
	.loc	20 181 30
	bra.uni	$L__tmp5666;
$L__tmp5666:
	.loc	20 45 5
	ld.u64 	%rd1308, [%SP+2384];
	ld.f32 	%f1791, [%rd1308];
	mul.f32 	%f1792, %f1791, %f1790;
	ld.u64 	%rd1309, [%SP+2384];
	ld.f32 	%f1793, [%rd1309+4];
	mul.f32 	%f1794, %f1793, %f1790;
	ld.u64 	%rd1310, [%SP+2384];
	ld.f32 	%f1795, [%rd1310+8];
	mul.f32 	%f1796, %f1795, %f1790;
	ld.u64 	%rd1311, [%SP+2384];
	ld.f32 	%f1797, [%rd1311+12];
	mul.f32 	%f1798, %f1797, %f1790;
$L__tmp5667:
	.loc	20 45 12
	{ // callseq 376, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1792;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1794;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1796;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1798;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1799, %f1800, %f1801, %f1802}, [retval0+0];
	} // callseq 376
$L__tmp5668:
	.loc	20 181 30
	st.f32 	[%SP+2668], %f1802;
	st.f32 	[%SP+2664], %f1801;
	st.f32 	[%SP+2660], %f1800;
	st.f32 	[%SP+2656], %f1799;
	ld.u64 	%rd1312, [%SP+2600];
	add.s64 	%rd50, %rd1312, 64;
$L__tmp5669:
	.loc	20 181 72
	bra.uni	$L__tmp5670;
$L__tmp5670:
	.loc	20 63 18
	mov.u32 	%r501, 0;
	mov.b32 	%r82, %r501;
$L__tmp5671:
	.loc	20 63 5
	mov.u32 	%r709, %r82;
$L__tmp5672:
	bra.uni 	$L__BB24_119;

$L__BB24_119:
	mov.u32 	%r83, %r709;
$L__tmp5673:
	cvt.s64.s32 	%rd1313, %r83;
	setp.lt.u64 	%p132, %rd1313, 16;
	not.pred 	%p133, %p132;
	@%p133 bra 	$L__BB24_121;
	bra.uni 	$L__BB24_120;

$L__BB24_120:
$L__tmp5674:
	.loc	20 64 9
	cvt.s64.s32 	%rd1462, %r83;
	add.u64 	%rd1463, %SP, 2368;
	add.s64 	%rd1464, %rd1463, %rd1462;
	cvt.s64.s32 	%rd1465, %r83;
	add.s64 	%rd1460, %rd50, %rd1465;
$L__tmp5675:
	.loc	20 64 40
	bra.uni	$L__tmp5676;
$L__tmp5676:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1459, %rd1460;
	// end inline asm
$L__tmp5677:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r559,%r560,%r561,%r562}, [%rd1459];
	// end inline asm
	st.u32 	[%SP+2352], %r559;
	st.u32 	[%SP+2356], %r560;
	st.u32 	[%SP+2360], %r561;
	st.u32 	[%SP+2364], %r562;
	.loc	20 56 5
	ld.u32 	%r563, [%SP+2352];
	ld.u32 	%r564, [%SP+2356];
	ld.u32 	%r565, [%SP+2360];
	ld.u32 	%r566, [%SP+2364];
$L__tmp5678:
	.loc	20 64 40
	st.u32 	[%rd1464+12], %r566;
	st.u32 	[%rd1464+8], %r565;
	st.u32 	[%rd1464+4], %r564;
	st.u32 	[%rd1464], %r563;
$L__tmp5679:
	.loc	20 63 42
	add.s32 	%r84, %r83, 16;
$L__tmp5680:
	mov.u32 	%r709, %r84;
$L__tmp5681:
	bra.uni 	$L__BB24_119;
$L__tmp5682:

$L__BB24_121:
	.loc	20 65 5
	ld.f32 	%f1803, [%SP+2368];
	ld.f32 	%f1804, [%SP+2372];
	ld.f32 	%f1805, [%SP+2376];
	ld.f32 	%f1806, [%SP+2380];
$L__tmp5683:
	.loc	20 181 72
	st.f32 	[%SP+2700], %f1806;
	st.f32 	[%SP+2696], %f1805;
	st.f32 	[%SP+2692], %f1804;
	st.f32 	[%SP+2688], %f1803;
	add.u64 	%rd1314, %SP, 2688;
	mov.b64 	%rd1315, %rd1314;
	st.u64 	[%SP+2344], %rd1315;
	mov.f32 	%f1807, %f24;
$L__tmp5684:
	.loc	20 181 56
	bra.uni	$L__tmp5685;
$L__tmp5685:
	.loc	20 45 5
	ld.u64 	%rd1316, [%SP+2344];
	ld.f32 	%f1808, [%rd1316];
	mul.f32 	%f1809, %f1808, %f1807;
	ld.u64 	%rd1317, [%SP+2344];
	ld.f32 	%f1810, [%rd1317+4];
	mul.f32 	%f1811, %f1810, %f1807;
	ld.u64 	%rd1318, [%SP+2344];
	ld.f32 	%f1812, [%rd1318+8];
	mul.f32 	%f1813, %f1812, %f1807;
	ld.u64 	%rd1319, [%SP+2344];
	ld.f32 	%f1814, [%rd1319+12];
	mul.f32 	%f1815, %f1814, %f1807;
$L__tmp5686:
	.loc	20 45 12
	{ // callseq 377, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1809;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1811;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1813;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1815;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1816, %f1817, %f1818, %f1819}, [retval0+0];
	} // callseq 377
$L__tmp5687:
	.loc	20 181 56
	st.f32 	[%SP+2684], %f1819;
	st.f32 	[%SP+2680], %f1818;
	st.f32 	[%SP+2676], %f1817;
	st.f32 	[%SP+2672], %f1816;
	add.u64 	%rd1320, %SP, 2656;
	mov.b64 	%rd1321, %rd1320;
	st.u64 	[%SP+2328], %rd1321;
	add.u64 	%rd1322, %SP, 2672;
	mov.b64 	%rd1323, %rd1322;
	st.u64 	[%SP+2336], %rd1323;
	.loc	20 181 14
	bra.uni	$L__tmp5688;
$L__tmp5688:
	.loc	20 40 5
	ld.u64 	%rd1324, [%SP+2328];
	ld.f32 	%f1820, [%rd1324];
	ld.u64 	%rd1325, [%SP+2336];
	ld.f32 	%f1821, [%rd1325];
	add.f32 	%f1822, %f1820, %f1821;
	ld.u64 	%rd1326, [%SP+2328];
	ld.f32 	%f1823, [%rd1326+4];
	ld.u64 	%rd1327, [%SP+2336];
	ld.f32 	%f1824, [%rd1327+4];
	add.f32 	%f1825, %f1823, %f1824;
	ld.u64 	%rd1328, [%SP+2328];
	ld.f32 	%f1826, [%rd1328+8];
	ld.u64 	%rd1329, [%SP+2336];
	ld.f32 	%f1827, [%rd1329+8];
	add.f32 	%f1828, %f1826, %f1827;
	ld.u64 	%rd1330, [%SP+2328];
	ld.f32 	%f1829, [%rd1330+12];
	ld.u64 	%rd1331, [%SP+2336];
	ld.f32 	%f1830, [%rd1331+12];
	add.f32 	%f1831, %f1829, %f1830;
$L__tmp5689:
	.loc	20 40 12
	{ // callseq 378, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1822;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1825;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1828;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1831;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1832, %f1833, %f1834, %f1835}, [retval0+0];
	} // callseq 378
$L__tmp5690:
	.loc	20 181 14
	st.f32 	[%rd49+12], %f1835;
	st.f32 	[%rd49+8], %f1834;
	st.f32 	[%rd49+4], %f1833;
	st.f32 	[%rd49], %f1832;
	.loc	20 182 9
	ld.u64 	%rd51, [%SP+2592];
	ld.u64 	%rd1332, [%SP+2592];
	mov.b64 	%rd1333, %rd1332;
	st.u64 	[%SP+2320], %rd1333;
	mov.f32 	%f1836, %f25;
$L__tmp5691:
	.loc	20 182 30
	bra.uni	$L__tmp5692;
$L__tmp5692:
	.loc	20 45 5
	ld.u64 	%rd1334, [%SP+2320];
	ld.f32 	%f1837, [%rd1334];
	mul.f32 	%f1838, %f1837, %f1836;
	ld.u64 	%rd1335, [%SP+2320];
	ld.f32 	%f1839, [%rd1335+4];
	mul.f32 	%f1840, %f1839, %f1836;
	ld.u64 	%rd1336, [%SP+2320];
	ld.f32 	%f1841, [%rd1336+8];
	mul.f32 	%f1842, %f1841, %f1836;
	ld.u64 	%rd1337, [%SP+2320];
	ld.f32 	%f1843, [%rd1337+12];
	mul.f32 	%f1844, %f1843, %f1836;
$L__tmp5693:
	.loc	20 45 12
	{ // callseq 379, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1838;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1840;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1842;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1844;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1845, %f1846, %f1847, %f1848}, [retval0+0];
	} // callseq 379
$L__tmp5694:
	.loc	20 182 30
	st.f32 	[%SP+2716], %f1848;
	st.f32 	[%SP+2712], %f1847;
	st.f32 	[%SP+2708], %f1846;
	st.f32 	[%SP+2704], %f1845;
	ld.u64 	%rd1338, [%SP+2600];
	add.s64 	%rd52, %rd1338, 80;
$L__tmp5695:
	.loc	20 182 72
	bra.uni	$L__tmp5696;
$L__tmp5696:
	.loc	20 63 18
	mov.u32 	%r502, 0;
	mov.b32 	%r85, %r502;
$L__tmp5697:
	.loc	20 63 5
	mov.u32 	%r710, %r85;
$L__tmp5698:
	bra.uni 	$L__BB24_122;

$L__BB24_122:
	mov.u32 	%r86, %r710;
$L__tmp5699:
	cvt.s64.s32 	%rd1339, %r86;
	setp.lt.u64 	%p134, %rd1339, 16;
	not.pred 	%p135, %p134;
	@%p135 bra 	$L__BB24_124;
	bra.uni 	$L__BB24_123;

$L__BB24_123:
$L__tmp5700:
	.loc	20 64 9
	cvt.s64.s32 	%rd1455, %r86;
	add.u64 	%rd1456, %SP, 2304;
	add.s64 	%rd1457, %rd1456, %rd1455;
	cvt.s64.s32 	%rd1458, %r86;
	add.s64 	%rd1453, %rd52, %rd1458;
$L__tmp5701:
	.loc	20 64 40
	bra.uni	$L__tmp5702;
$L__tmp5702:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1452, %rd1453;
	// end inline asm
$L__tmp5703:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r551,%r552,%r553,%r554}, [%rd1452];
	// end inline asm
	st.u32 	[%SP+2288], %r551;
	st.u32 	[%SP+2292], %r552;
	st.u32 	[%SP+2296], %r553;
	st.u32 	[%SP+2300], %r554;
	.loc	20 56 5
	ld.u32 	%r555, [%SP+2288];
	ld.u32 	%r556, [%SP+2292];
	ld.u32 	%r557, [%SP+2296];
	ld.u32 	%r558, [%SP+2300];
$L__tmp5704:
	.loc	20 64 40
	st.u32 	[%rd1457+12], %r558;
	st.u32 	[%rd1457+8], %r557;
	st.u32 	[%rd1457+4], %r556;
	st.u32 	[%rd1457], %r555;
$L__tmp5705:
	.loc	20 63 42
	add.s32 	%r87, %r86, 16;
$L__tmp5706:
	mov.u32 	%r710, %r87;
$L__tmp5707:
	bra.uni 	$L__BB24_122;
$L__tmp5708:

$L__BB24_124:
	.loc	20 65 5
	ld.f32 	%f1849, [%SP+2304];
	ld.f32 	%f1850, [%SP+2308];
	ld.f32 	%f1851, [%SP+2312];
	ld.f32 	%f1852, [%SP+2316];
$L__tmp5709:
	.loc	20 182 72
	st.f32 	[%SP+2748], %f1852;
	st.f32 	[%SP+2744], %f1851;
	st.f32 	[%SP+2740], %f1850;
	st.f32 	[%SP+2736], %f1849;
	add.u64 	%rd1340, %SP, 2736;
	mov.b64 	%rd1341, %rd1340;
	st.u64 	[%SP+2272], %rd1341;
	mov.f32 	%f1853, %f24;
$L__tmp5710:
	.loc	20 182 56
	bra.uni	$L__tmp5711;
$L__tmp5711:
	.loc	20 45 5
	ld.u64 	%rd1342, [%SP+2272];
	ld.f32 	%f1854, [%rd1342];
	mul.f32 	%f1855, %f1854, %f1853;
	ld.u64 	%rd1343, [%SP+2272];
	ld.f32 	%f1856, [%rd1343+4];
	mul.f32 	%f1857, %f1856, %f1853;
	ld.u64 	%rd1344, [%SP+2272];
	ld.f32 	%f1858, [%rd1344+8];
	mul.f32 	%f1859, %f1858, %f1853;
	ld.u64 	%rd1345, [%SP+2272];
	ld.f32 	%f1860, [%rd1345+12];
	mul.f32 	%f1861, %f1860, %f1853;
$L__tmp5712:
	.loc	20 45 12
	{ // callseq 380, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1855;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1857;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1859;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1861;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1862, %f1863, %f1864, %f1865}, [retval0+0];
	} // callseq 380
$L__tmp5713:
	.loc	20 182 56
	st.f32 	[%SP+2732], %f1865;
	st.f32 	[%SP+2728], %f1864;
	st.f32 	[%SP+2724], %f1863;
	st.f32 	[%SP+2720], %f1862;
	add.u64 	%rd1346, %SP, 2704;
	mov.b64 	%rd1347, %rd1346;
	st.u64 	[%SP+2256], %rd1347;
	add.u64 	%rd1348, %SP, 2720;
	mov.b64 	%rd1349, %rd1348;
	st.u64 	[%SP+2264], %rd1349;
	.loc	20 182 14
	bra.uni	$L__tmp5714;
$L__tmp5714:
	.loc	20 40 5
	ld.u64 	%rd1350, [%SP+2256];
	ld.f32 	%f1866, [%rd1350];
	ld.u64 	%rd1351, [%SP+2264];
	ld.f32 	%f1867, [%rd1351];
	add.f32 	%f1868, %f1866, %f1867;
	ld.u64 	%rd1352, [%SP+2256];
	ld.f32 	%f1869, [%rd1352+4];
	ld.u64 	%rd1353, [%SP+2264];
	ld.f32 	%f1870, [%rd1353+4];
	add.f32 	%f1871, %f1869, %f1870;
	ld.u64 	%rd1354, [%SP+2256];
	ld.f32 	%f1872, [%rd1354+8];
	ld.u64 	%rd1355, [%SP+2264];
	ld.f32 	%f1873, [%rd1355+8];
	add.f32 	%f1874, %f1872, %f1873;
	ld.u64 	%rd1356, [%SP+2256];
	ld.f32 	%f1875, [%rd1356+12];
	ld.u64 	%rd1357, [%SP+2264];
	ld.f32 	%f1876, [%rd1357+12];
	add.f32 	%f1877, %f1875, %f1876;
$L__tmp5715:
	.loc	20 40 12
	{ // callseq 381, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1868;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1871;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1874;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1877;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1878, %f1879, %f1880, %f1881}, [retval0+0];
	} // callseq 381
$L__tmp5716:
	.loc	20 182 14
	st.f32 	[%rd51+12], %f1881;
	st.f32 	[%rd51+8], %f1880;
	st.f32 	[%rd51+4], %f1879;
	st.f32 	[%rd51], %f1878;
	bra.uni 	$L__BB24_125;
$L__tmp5717:

$L__BB24_125:
	.loc	20 291 13
	bra.uni 	$L__BB24_156;
$L__tmp5718:

$L__BB24_126:
	.loc	20 0 13
	mov.b64 	%rd913, %rd41;
$L__tmp5719:
	.loc	20 295 60
	bra.uni	$L__tmp5720;
$L__tmp5720:
	.loc	17 907 5
	// begin inline asm
	call (%rd912), _optix_get_srt_motion_transform_from_handle, (%rd913);
	// end inline asm
$L__tmp5721:
	.loc	20 295 60
	mov.b64 	%rd914, %rd912;
	st.u64 	[%SP+3136], %rd914;
	.loc	20 296 13
	ld.u64 	%rd915, [%SP+3104];
	ld.u64 	%rd916, [%SP+3112];
	ld.u64 	%rd917, [%SP+3120];
	ld.u64 	%rd918, [%SP+3136];
	mov.b64 	%rd919, %rd915;
	st.u64 	[%SP+1976], %rd919;
	mov.b64 	%rd920, %rd916;
	st.u64 	[%SP+1984], %rd920;
	mov.b64 	%rd921, %rd917;
	st.u64 	[%SP+1992], %rd921;
	mov.b64 	%rd922, %rd918;
	st.u64 	[%SP+2000], %rd922;
	mov.f32 	%f26, %f22;
$L__tmp5722:
	.loc	20 296 13
	bra.uni	$L__tmp5723;
$L__tmp5723:
	.loc	20 260 5
	ld.u64 	%rd923, [%SP+2000];
	mov.b64 	%rd924, %rd923;
	st.u64 	[%SP+1808], %rd924;
	.loc	20 260 42
	bra.uni	$L__tmp5724;
$L__tmp5724:
	.loc	20 63 18
	mov.u32 	%r401, 0;
	mov.b32 	%r88, %r401;
$L__tmp5725:
	.loc	20 63 5
	mov.u32 	%r711, %r88;
$L__tmp5726:
	bra.uni 	$L__BB24_127;

$L__BB24_127:
	mov.u32 	%r89, %r711;
$L__tmp5727:
	cvt.s64.s32 	%rd925, %r89;
	setp.lt.u64 	%p100, %rd925, 160;
	not.pred 	%p101, %p100;
	@%p101 bra 	$L__BB24_129;
	bra.uni 	$L__BB24_128;

$L__BB24_128:
$L__tmp5728:
	.loc	20 64 9
	cvt.s64.s32 	%rd1230, %r89;
	add.u64 	%rd1231, %SP, 1816;
	add.s64 	%rd1232, %rd1231, %rd1230;
	ld.u64 	%rd1233, [%SP+1808];
	cvt.s64.s32 	%rd1234, %r89;
	add.s64 	%rd1228, %rd1233, %rd1234;
$L__tmp5729:
	.loc	20 64 40
	bra.uni	$L__tmp5730;
$L__tmp5730:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1227, %rd1228;
	// end inline asm
$L__tmp5731:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r481,%r482,%r483,%r484}, [%rd1227];
	// end inline asm
	st.u32 	[%SP+1792], %r481;
	st.u32 	[%SP+1796], %r482;
	st.u32 	[%SP+1800], %r483;
	st.u32 	[%SP+1804], %r484;
	.loc	20 56 5
	ld.u32 	%r485, [%SP+1792];
	ld.u32 	%r486, [%SP+1796];
	ld.u32 	%r487, [%SP+1800];
	ld.u32 	%r488, [%SP+1804];
$L__tmp5732:
	.loc	20 64 40
	st.u32 	[%rd1232+12], %r488;
	st.u32 	[%rd1232+8], %r487;
	st.u32 	[%rd1232+4], %r486;
	st.u32 	[%rd1232], %r485;
$L__tmp5733:
	.loc	20 63 42
	add.s32 	%r90, %r89, 16;
$L__tmp5734:
	mov.u32 	%r711, %r90;
$L__tmp5735:
	bra.uni 	$L__BB24_127;
$L__tmp5736:

$L__BB24_129:
	.loc	20 65 5
	ld.u64 	%rd926, [%SP+1816];
	ld.u16 	%rs20, [%SP+1824];
	ld.u16 	%rs21, [%SP+1826];
	ld.f32 	%f1205, [%SP+1828];
	ld.f32 	%f1206, [%SP+1832];
	ld.u32 	%r402, [%SP+1836];
	ld.u32 	%r403, [%SP+1840];
	ld.u32 	%r404, [%SP+1844];
	ld.f32 	%f1207, [%SP+1848];
	ld.f32 	%f1208, [%SP+1852];
	ld.f32 	%f1209, [%SP+1856];
	ld.f32 	%f1210, [%SP+1860];
	ld.f32 	%f1211, [%SP+1864];
	ld.f32 	%f1212, [%SP+1868];
	ld.f32 	%f1213, [%SP+1872];
	ld.f32 	%f1214, [%SP+1876];
	ld.f32 	%f1215, [%SP+1880];
	ld.f32 	%f1216, [%SP+1884];
	ld.f32 	%f1217, [%SP+1888];
	ld.f32 	%f1218, [%SP+1892];
	ld.f32 	%f1219, [%SP+1896];
	ld.f32 	%f1220, [%SP+1900];
	ld.f32 	%f1221, [%SP+1904];
	ld.f32 	%f1222, [%SP+1908];
	ld.f32 	%f1223, [%SP+1912];
	ld.f32 	%f1224, [%SP+1916];
	ld.f32 	%f1225, [%SP+1920];
	ld.f32 	%f1226, [%SP+1924];
	ld.f32 	%f1227, [%SP+1928];
	ld.f32 	%f1228, [%SP+1932];
	ld.f32 	%f1229, [%SP+1936];
	ld.f32 	%f1230, [%SP+1940];
	ld.f32 	%f1231, [%SP+1944];
	ld.f32 	%f1232, [%SP+1948];
	ld.f32 	%f1233, [%SP+1952];
	ld.f32 	%f1234, [%SP+1956];
	ld.f32 	%f1235, [%SP+1960];
	ld.f32 	%f1236, [%SP+1964];
	ld.f32 	%f1237, [%SP+1968];
	ld.f32 	%f1238, [%SP+1972];
$L__tmp5737:
	.loc	20 260 42
	st.f32 	[%SP+2252], %f1238;
	st.f32 	[%SP+2248], %f1237;
	st.f32 	[%SP+2244], %f1236;
	st.f32 	[%SP+2240], %f1235;
	st.f32 	[%SP+2236], %f1234;
	st.f32 	[%SP+2232], %f1233;
	st.f32 	[%SP+2228], %f1232;
	st.f32 	[%SP+2224], %f1231;
	st.f32 	[%SP+2220], %f1230;
	st.f32 	[%SP+2216], %f1229;
	st.f32 	[%SP+2212], %f1228;
	st.f32 	[%SP+2208], %f1227;
	st.f32 	[%SP+2204], %f1226;
	st.f32 	[%SP+2200], %f1225;
	st.f32 	[%SP+2196], %f1224;
	st.f32 	[%SP+2192], %f1223;
	st.f32 	[%SP+2188], %f1222;
	st.f32 	[%SP+2184], %f1221;
	st.f32 	[%SP+2180], %f1220;
	st.f32 	[%SP+2176], %f1219;
	st.f32 	[%SP+2172], %f1218;
	st.f32 	[%SP+2168], %f1217;
	st.f32 	[%SP+2164], %f1216;
	st.f32 	[%SP+2160], %f1215;
	st.f32 	[%SP+2156], %f1214;
	st.f32 	[%SP+2152], %f1213;
	st.f32 	[%SP+2148], %f1212;
	st.f32 	[%SP+2144], %f1211;
	st.f32 	[%SP+2140], %f1210;
	st.f32 	[%SP+2136], %f1209;
	st.f32 	[%SP+2132], %f1208;
	st.f32 	[%SP+2128], %f1207;
	st.u32 	[%SP+2124], %r404;
	st.u32 	[%SP+2120], %r403;
	st.u32 	[%SP+2116], %r402;
	st.f32 	[%SP+2112], %f1206;
	st.f32 	[%SP+2108], %f1205;
	st.u16 	[%SP+2106], %rs21;
	st.u16 	[%SP+2104], %rs20;
	st.u64 	[%SP+2096], %rd926;
	add.u64 	%rd927, %SP, 2096;
	add.s64 	%rd928, %rd927, 8;
	ld.u16 	%rs22, [%rd928+2];
	ld.f32 	%f1239, [%rd928+4];
	ld.f32 	%f1240, [%rd928+8];
	ld.u16 	%rs23, [%SP+2104];
	st.f32 	[%SP+2016], %f1240;
	st.f32 	[%SP+2012], %f1239;
	st.u16 	[%SP+2010], %rs22;
	st.u16 	[%SP+2008], %rs23;
	add.u64 	%rd929, %SP, 2020;
	mov.b64 	%rd930, %rd929;
$L__tmp5738:
	.loc	20 0 42
	add.u64 	%rd931, %SP, 2024;
	mov.b64 	%rd932, %rd931;
$L__tmp5739:
	add.u64 	%rd933, %SP, 2008;
	mov.b64 	%rd934, %rd933;
	st.u64 	[%SP+1776], %rd934;
	mov.f32 	%f1241, %f26;
$L__tmp5740:
	.loc	20 260 5
	bra.uni	$L__tmp5741;
$L__tmp5741:
	.loc	20 217 27
	ld.u64 	%rd935, [%SP+1776];
	ld.f32 	%f1242, [%rd935+4];
	mov.f32 	%f1243, %f1242;
$L__tmp5742:
	.loc	20 218 25
	ld.u64 	%rd936, [%SP+1776];
	ld.f32 	%f1244, [%rd936+8];
	mov.f32 	%f1245, %f1244;
$L__tmp5743:
	.loc	20 219 30
	ld.u64 	%rd937, [%SP+1776];
	ld.u16 	%rs24, [%rd937];
	cvt.u32.u16 	%r405, %rs24;
	sub.s32 	%r406, %r405, 1;
	cvt.rn.f32.s32 	%f1246, %r406;
$L__tmp5744:
	.loc	20 224 22
	sub.f32 	%f1247, %f1241, %f1243;
	mul.f32 	%f1248, %f1247, %f1246;
	sub.f32 	%f1249, %f1245, %f1243;
	div.rn.f32 	%f1250, %f1248, %f1249;
	.loc	20 224 34
	{ // callseq 353, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1246;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1250;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3minEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f1251, [retval0+0];
	} // callseq 353
	.loc	20 224 24
	mov.f32 	%f1252, 0f00000000;
	{ // callseq 354, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1252;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1251;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3maxEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f1253, [retval0+0];
$L__tmp5745:
	} // callseq 354
	.loc	20 225 26
	{ // callseq 355, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1253;
	.param .b32 retval0;
	call.uni (retval0), 
	floorf, 
	(
	param0
	);
	ld.param.f32 	%f1254, [retval0+0];
$L__tmp5746:
	} // callseq 355
	.loc	20 227 5
	sub.f32 	%f1255, %f1253, %f1254;
	st.f32 	[%rd930], %f1255;
	.loc	20 228 5
	cvt.rzi.s32.f32 	%r407, %f1254;
	st.u32 	[%rd932], %r407;
$L__tmp5747:
	.loc	20 263 27
	ld.u64 	%rd938, [%SP+2000];
	add.s64 	%rd939, %rd938, 32;
	ld.u32 	%r408, [%SP+2024];
	cvt.s64.s32 	%rd940, %r408;
	shl.b64 	%rd941, %rd940, 6;
	add.s64 	%rd942, %rd939, %rd941;
$L__tmp5748:
	.loc	20 0 27
	add.u64 	%rd943, %SP, 4800;
	.loc	20 267 5
	add.s64 	%rd53, %rd943, 16;
	add.s64 	%rd54, %rd943, 32;
	add.s64 	%rd55, %rd943, 48;
	ld.f32 	%f1256, [%SP+2020];
	mov.b64 	%rd944, %rd943;
	st.u64 	[%SP+1568], %rd944;
$L__tmp5749:
	.loc	20 0 5
	mov.b64 	%rd945, %rd942;
	st.u64 	[%SP+1576], %rd945;
	mov.f32 	%f27, %f1256;
$L__tmp5750:
	.loc	20 267 5
	bra.uni	$L__tmp5751;
$L__tmp5751:
	.loc	20 193 5
	ld.u64 	%rd56, [%SP+1568];
	ld.u64 	%rd946, [%SP+1576];
	mov.b64 	%rd947, %rd946;
	st.u64 	[%SP+1536], %rd947;
	.loc	20 193 12
	bra.uni	$L__tmp5752;
$L__tmp5752:
	.loc	20 63 18
	mov.u32 	%r409, 0;
	mov.b32 	%r91, %r409;
$L__tmp5753:
	.loc	20 63 5
	mov.u32 	%r712, %r91;
$L__tmp5754:
	bra.uni 	$L__BB24_130;

$L__BB24_130:
	mov.u32 	%r92, %r712;
$L__tmp5755:
	cvt.s64.s32 	%rd948, %r92;
	setp.lt.u64 	%p102, %rd948, 16;
	not.pred 	%p103, %p102;
	@%p103 bra 	$L__BB24_132;
	bra.uni 	$L__BB24_131;

$L__BB24_131:
$L__tmp5756:
	.loc	20 64 9
	cvt.s64.s32 	%rd1222, %r92;
	add.u64 	%rd1223, %SP, 1552;
	add.s64 	%rd1224, %rd1223, %rd1222;
	ld.u64 	%rd1225, [%SP+1536];
	cvt.s64.s32 	%rd1226, %r92;
	add.s64 	%rd1220, %rd1225, %rd1226;
$L__tmp5757:
	.loc	20 64 40
	bra.uni	$L__tmp5758;
$L__tmp5758:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1219, %rd1220;
	// end inline asm
$L__tmp5759:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r473,%r474,%r475,%r476}, [%rd1219];
	// end inline asm
	st.u32 	[%SP+1520], %r473;
	st.u32 	[%SP+1524], %r474;
	st.u32 	[%SP+1528], %r475;
	st.u32 	[%SP+1532], %r476;
	.loc	20 56 5
	ld.u32 	%r477, [%SP+1520];
	ld.u32 	%r478, [%SP+1524];
	ld.u32 	%r479, [%SP+1528];
	ld.u32 	%r480, [%SP+1532];
$L__tmp5760:
	.loc	20 64 40
	st.u32 	[%rd1224+12], %r480;
	st.u32 	[%rd1224+8], %r479;
	st.u32 	[%rd1224+4], %r478;
	st.u32 	[%rd1224], %r477;
$L__tmp5761:
	.loc	20 63 42
	add.s32 	%r93, %r92, 16;
$L__tmp5762:
	mov.u32 	%r712, %r93;
$L__tmp5763:
	bra.uni 	$L__BB24_130;
$L__tmp5764:

$L__BB24_132:
	.loc	20 65 5
	ld.f32 	%f1257, [%SP+1552];
	ld.f32 	%f1258, [%SP+1556];
	ld.f32 	%f1259, [%SP+1560];
	ld.f32 	%f1260, [%SP+1564];
$L__tmp5765:
	.loc	20 193 12
	st.f32 	[%rd56+12], %f1260;
	st.f32 	[%rd56+8], %f1259;
	st.f32 	[%rd56+4], %f1258;
	st.f32 	[%rd56], %f1257;
	.loc	20 194 5
	ld.u64 	%rd949, [%SP+1576];
	add.s64 	%rd57, %rd949, 16;
$L__tmp5766:
	.loc	20 194 12
	bra.uni	$L__tmp5767;
$L__tmp5767:
	.loc	20 63 18
	mov.u32 	%r410, 0;
	mov.b32 	%r94, %r410;
$L__tmp5768:
	.loc	20 63 5
	mov.u32 	%r713, %r94;
$L__tmp5769:
	bra.uni 	$L__BB24_133;

$L__BB24_133:
	mov.u32 	%r95, %r713;
$L__tmp5770:
	cvt.s64.s32 	%rd950, %r95;
	setp.lt.u64 	%p104, %rd950, 16;
	not.pred 	%p105, %p104;
	@%p105 bra 	$L__BB24_135;
	bra.uni 	$L__BB24_134;

$L__BB24_134:
$L__tmp5771:
	.loc	20 64 9
	cvt.s64.s32 	%rd1215, %r95;
	add.u64 	%rd1216, %SP, 1504;
	add.s64 	%rd1217, %rd1216, %rd1215;
	cvt.s64.s32 	%rd1218, %r95;
	add.s64 	%rd1213, %rd57, %rd1218;
$L__tmp5772:
	.loc	20 64 40
	bra.uni	$L__tmp5773;
$L__tmp5773:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1212, %rd1213;
	// end inline asm
$L__tmp5774:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r465,%r466,%r467,%r468}, [%rd1212];
	// end inline asm
	st.u32 	[%SP+1488], %r465;
	st.u32 	[%SP+1492], %r466;
	st.u32 	[%SP+1496], %r467;
	st.u32 	[%SP+1500], %r468;
	.loc	20 56 5
	ld.u32 	%r469, [%SP+1488];
	ld.u32 	%r470, [%SP+1492];
	ld.u32 	%r471, [%SP+1496];
	ld.u32 	%r472, [%SP+1500];
$L__tmp5775:
	.loc	20 64 40
	st.u32 	[%rd1217+12], %r472;
	st.u32 	[%rd1217+8], %r471;
	st.u32 	[%rd1217+4], %r470;
	st.u32 	[%rd1217], %r469;
$L__tmp5776:
	.loc	20 63 42
	add.s32 	%r96, %r95, 16;
$L__tmp5777:
	mov.u32 	%r713, %r96;
$L__tmp5778:
	bra.uni 	$L__BB24_133;
$L__tmp5779:

$L__BB24_135:
	.loc	20 65 5
	ld.f32 	%f1261, [%SP+1504];
	ld.f32 	%f1262, [%SP+1508];
	ld.f32 	%f1263, [%SP+1512];
	ld.f32 	%f1264, [%SP+1516];
$L__tmp5780:
	.loc	20 194 12
	st.f32 	[%rd53+12], %f1264;
	st.f32 	[%rd53+8], %f1263;
	st.f32 	[%rd53+4], %f1262;
	st.f32 	[%rd53], %f1261;
	.loc	20 195 5
	ld.u64 	%rd951, [%SP+1576];
	add.s64 	%rd58, %rd951, 32;
$L__tmp5781:
	.loc	20 195 12
	bra.uni	$L__tmp5782;
$L__tmp5782:
	.loc	20 63 18
	mov.u32 	%r411, 0;
	mov.b32 	%r97, %r411;
$L__tmp5783:
	.loc	20 63 5
	mov.u32 	%r714, %r97;
$L__tmp5784:
	bra.uni 	$L__BB24_136;

$L__BB24_136:
	mov.u32 	%r98, %r714;
$L__tmp5785:
	cvt.s64.s32 	%rd952, %r98;
	setp.lt.u64 	%p106, %rd952, 16;
	not.pred 	%p107, %p106;
	@%p107 bra 	$L__BB24_138;
	bra.uni 	$L__BB24_137;

$L__BB24_137:
$L__tmp5786:
	.loc	20 64 9
	cvt.s64.s32 	%rd1208, %r98;
	add.u64 	%rd1209, %SP, 1472;
	add.s64 	%rd1210, %rd1209, %rd1208;
	cvt.s64.s32 	%rd1211, %r98;
	add.s64 	%rd1206, %rd58, %rd1211;
$L__tmp5787:
	.loc	20 64 40
	bra.uni	$L__tmp5788;
$L__tmp5788:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1205, %rd1206;
	// end inline asm
$L__tmp5789:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r457,%r458,%r459,%r460}, [%rd1205];
	// end inline asm
	st.u32 	[%SP+1456], %r457;
	st.u32 	[%SP+1460], %r458;
	st.u32 	[%SP+1464], %r459;
	st.u32 	[%SP+1468], %r460;
	.loc	20 56 5
	ld.u32 	%r461, [%SP+1456];
	ld.u32 	%r462, [%SP+1460];
	ld.u32 	%r463, [%SP+1464];
	ld.u32 	%r464, [%SP+1468];
$L__tmp5790:
	.loc	20 64 40
	st.u32 	[%rd1210+12], %r464;
	st.u32 	[%rd1210+8], %r463;
	st.u32 	[%rd1210+4], %r462;
	st.u32 	[%rd1210], %r461;
$L__tmp5791:
	.loc	20 63 42
	add.s32 	%r99, %r98, 16;
$L__tmp5792:
	mov.u32 	%r714, %r99;
$L__tmp5793:
	bra.uni 	$L__BB24_136;
$L__tmp5794:

$L__BB24_138:
	.loc	20 65 5
	ld.f32 	%f1265, [%SP+1472];
	ld.f32 	%f1266, [%SP+1476];
	ld.f32 	%f1267, [%SP+1480];
	ld.f32 	%f1268, [%SP+1484];
$L__tmp5795:
	.loc	20 195 12
	st.f32 	[%rd54+12], %f1268;
	st.f32 	[%rd54+8], %f1267;
	st.f32 	[%rd54+4], %f1266;
	st.f32 	[%rd54], %f1265;
	.loc	20 196 5
	ld.u64 	%rd953, [%SP+1576];
	add.s64 	%rd59, %rd953, 48;
$L__tmp5796:
	.loc	20 196 12
	bra.uni	$L__tmp5797;
$L__tmp5797:
	.loc	20 63 18
	mov.u32 	%r412, 0;
	mov.b32 	%r100, %r412;
$L__tmp5798:
	.loc	20 63 5
	mov.u32 	%r715, %r100;
$L__tmp5799:
	bra.uni 	$L__BB24_139;

$L__BB24_139:
	mov.u32 	%r101, %r715;
$L__tmp5800:
	cvt.s64.s32 	%rd954, %r101;
	setp.lt.u64 	%p108, %rd954, 16;
	not.pred 	%p109, %p108;
	@%p109 bra 	$L__BB24_141;
	bra.uni 	$L__BB24_140;

$L__BB24_140:
$L__tmp5801:
	.loc	20 64 9
	cvt.s64.s32 	%rd1201, %r101;
	add.u64 	%rd1202, %SP, 1440;
	add.s64 	%rd1203, %rd1202, %rd1201;
	cvt.s64.s32 	%rd1204, %r101;
	add.s64 	%rd1199, %rd59, %rd1204;
$L__tmp5802:
	.loc	20 64 40
	bra.uni	$L__tmp5803;
$L__tmp5803:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1198, %rd1199;
	// end inline asm
$L__tmp5804:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r449,%r450,%r451,%r452}, [%rd1198];
	// end inline asm
	st.u32 	[%SP+1424], %r449;
	st.u32 	[%SP+1428], %r450;
	st.u32 	[%SP+1432], %r451;
	st.u32 	[%SP+1436], %r452;
	.loc	20 56 5
	ld.u32 	%r453, [%SP+1424];
	ld.u32 	%r454, [%SP+1428];
	ld.u32 	%r455, [%SP+1432];
	ld.u32 	%r456, [%SP+1436];
$L__tmp5805:
	.loc	20 64 40
	st.u32 	[%rd1203+12], %r456;
	st.u32 	[%rd1203+8], %r455;
	st.u32 	[%rd1203+4], %r454;
	st.u32 	[%rd1203], %r453;
$L__tmp5806:
	.loc	20 63 42
	add.s32 	%r102, %r101, 16;
$L__tmp5807:
	mov.u32 	%r715, %r102;
$L__tmp5808:
	bra.uni 	$L__BB24_139;
$L__tmp5809:

$L__BB24_141:
	.loc	20 65 5
	ld.f32 	%f1269, [%SP+1440];
	ld.f32 	%f1270, [%SP+1444];
	ld.f32 	%f1271, [%SP+1448];
	ld.f32 	%f1272, [%SP+1452];
$L__tmp5810:
	.loc	20 196 12
	st.f32 	[%rd55+12], %f1272;
	st.f32 	[%rd55+8], %f1271;
	st.f32 	[%rd55+4], %f1270;
	st.f32 	[%rd55], %f1269;
	.loc	20 199 5
	setp.gt.f32 	%p110, %f27, 0f00000000;
	not.pred 	%p111, %p110;
	@%p111 bra 	$L__BB24_155;
	bra.uni 	$L__BB24_142;

$L__BB24_142:
$L__tmp5811:
	.loc	20 201 24
	mov.f32 	%f1273, 0f3F800000;
	sub.f32 	%f28, %f1273, %f27;
$L__tmp5812:
	.loc	20 202 9
	ld.u64 	%rd60, [%SP+1568];
	ld.u64 	%rd955, [%SP+1568];
	mov.b64 	%rd956, %rd955;
	st.u64 	[%SP+1408], %rd956;
	mov.f32 	%f1274, %f28;
$L__tmp5813:
	.loc	20 202 32
	bra.uni	$L__tmp5814;
$L__tmp5814:
	.loc	20 45 5
	ld.u64 	%rd957, [%SP+1408];
	ld.f32 	%f1275, [%rd957];
	mul.f32 	%f1276, %f1275, %f1274;
	ld.u64 	%rd958, [%SP+1408];
	ld.f32 	%f1277, [%rd958+4];
	mul.f32 	%f1278, %f1277, %f1274;
	ld.u64 	%rd959, [%SP+1408];
	ld.f32 	%f1279, [%rd959+8];
	mul.f32 	%f1280, %f1279, %f1274;
	ld.u64 	%rd960, [%SP+1408];
	ld.f32 	%f1281, [%rd960+12];
	mul.f32 	%f1282, %f1281, %f1274;
$L__tmp5815:
	.loc	20 45 12
	{ // callseq 356, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1276;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1278;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1280;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1282;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1283, %f1284, %f1285, %f1286}, [retval0+0];
	} // callseq 356
$L__tmp5816:
	.loc	20 202 32
	st.f32 	[%SP+1596], %f1286;
	st.f32 	[%SP+1592], %f1285;
	st.f32 	[%SP+1588], %f1284;
	st.f32 	[%SP+1584], %f1283;
	ld.u64 	%rd961, [%SP+1576];
	add.s64 	%rd61, %rd961, 64;
$L__tmp5817:
	.loc	20 202 76
	bra.uni	$L__tmp5818;
$L__tmp5818:
	.loc	20 63 18
	mov.u32 	%r413, 0;
	mov.b32 	%r103, %r413;
$L__tmp5819:
	.loc	20 63 5
	mov.u32 	%r716, %r103;
$L__tmp5820:
	bra.uni 	$L__BB24_143;

$L__BB24_143:
	mov.u32 	%r104, %r716;
$L__tmp5821:
	cvt.s64.s32 	%rd962, %r104;
	setp.lt.u64 	%p112, %rd962, 16;
	not.pred 	%p113, %p112;
	@%p113 bra 	$L__BB24_145;
	bra.uni 	$L__BB24_144;

$L__BB24_144:
$L__tmp5822:
	.loc	20 64 9
	cvt.s64.s32 	%rd1194, %r104;
	add.u64 	%rd1195, %SP, 1392;
	add.s64 	%rd1196, %rd1195, %rd1194;
	cvt.s64.s32 	%rd1197, %r104;
	add.s64 	%rd1192, %rd61, %rd1197;
$L__tmp5823:
	.loc	20 64 40
	bra.uni	$L__tmp5824;
$L__tmp5824:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1191, %rd1192;
	// end inline asm
$L__tmp5825:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r441,%r442,%r443,%r444}, [%rd1191];
	// end inline asm
	st.u32 	[%SP+1376], %r441;
	st.u32 	[%SP+1380], %r442;
	st.u32 	[%SP+1384], %r443;
	st.u32 	[%SP+1388], %r444;
	.loc	20 56 5
	ld.u32 	%r445, [%SP+1376];
	ld.u32 	%r446, [%SP+1380];
	ld.u32 	%r447, [%SP+1384];
	ld.u32 	%r448, [%SP+1388];
$L__tmp5826:
	.loc	20 64 40
	st.u32 	[%rd1196+12], %r448;
	st.u32 	[%rd1196+8], %r447;
	st.u32 	[%rd1196+4], %r446;
	st.u32 	[%rd1196], %r445;
$L__tmp5827:
	.loc	20 63 42
	add.s32 	%r105, %r104, 16;
$L__tmp5828:
	mov.u32 	%r716, %r105;
$L__tmp5829:
	bra.uni 	$L__BB24_143;
$L__tmp5830:

$L__BB24_145:
	.loc	20 65 5
	ld.f32 	%f1287, [%SP+1392];
	ld.f32 	%f1288, [%SP+1396];
	ld.f32 	%f1289, [%SP+1400];
	ld.f32 	%f1290, [%SP+1404];
$L__tmp5831:
	.loc	20 202 76
	st.f32 	[%SP+1628], %f1290;
	st.f32 	[%SP+1624], %f1289;
	st.f32 	[%SP+1620], %f1288;
	st.f32 	[%SP+1616], %f1287;
	add.u64 	%rd963, %SP, 1616;
	mov.b64 	%rd964, %rd963;
	st.u64 	[%SP+1368], %rd964;
	mov.f32 	%f1291, %f27;
$L__tmp5832:
	.loc	20 202 60
	bra.uni	$L__tmp5833;
$L__tmp5833:
	.loc	20 45 5
	ld.u64 	%rd965, [%SP+1368];
	ld.f32 	%f1292, [%rd965];
	mul.f32 	%f1293, %f1292, %f1291;
	ld.u64 	%rd966, [%SP+1368];
	ld.f32 	%f1294, [%rd966+4];
	mul.f32 	%f1295, %f1294, %f1291;
	ld.u64 	%rd967, [%SP+1368];
	ld.f32 	%f1296, [%rd967+8];
	mul.f32 	%f1297, %f1296, %f1291;
	ld.u64 	%rd968, [%SP+1368];
	ld.f32 	%f1298, [%rd968+12];
	mul.f32 	%f1299, %f1298, %f1291;
$L__tmp5834:
	.loc	20 45 12
	{ // callseq 357, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1293;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1295;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1297;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1299;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1300, %f1301, %f1302, %f1303}, [retval0+0];
	} // callseq 357
$L__tmp5835:
	.loc	20 202 60
	st.f32 	[%SP+1612], %f1303;
	st.f32 	[%SP+1608], %f1302;
	st.f32 	[%SP+1604], %f1301;
	st.f32 	[%SP+1600], %f1300;
	add.u64 	%rd969, %SP, 1584;
	mov.b64 	%rd970, %rd969;
	st.u64 	[%SP+1352], %rd970;
	add.u64 	%rd971, %SP, 1600;
	mov.b64 	%rd972, %rd971;
	st.u64 	[%SP+1360], %rd972;
	.loc	20 202 16
	bra.uni	$L__tmp5836;
$L__tmp5836:
	.loc	20 40 5
	ld.u64 	%rd973, [%SP+1352];
	ld.f32 	%f1304, [%rd973];
	ld.u64 	%rd974, [%SP+1360];
	ld.f32 	%f1305, [%rd974];
	add.f32 	%f1306, %f1304, %f1305;
	ld.u64 	%rd975, [%SP+1352];
	ld.f32 	%f1307, [%rd975+4];
	ld.u64 	%rd976, [%SP+1360];
	ld.f32 	%f1308, [%rd976+4];
	add.f32 	%f1309, %f1307, %f1308;
	ld.u64 	%rd977, [%SP+1352];
	ld.f32 	%f1310, [%rd977+8];
	ld.u64 	%rd978, [%SP+1360];
	ld.f32 	%f1311, [%rd978+8];
	add.f32 	%f1312, %f1310, %f1311;
	ld.u64 	%rd979, [%SP+1352];
	ld.f32 	%f1313, [%rd979+12];
	ld.u64 	%rd980, [%SP+1360];
	ld.f32 	%f1314, [%rd980+12];
	add.f32 	%f1315, %f1313, %f1314;
$L__tmp5837:
	.loc	20 40 12
	{ // callseq 358, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1306;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1309;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1312;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1315;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1316, %f1317, %f1318, %f1319}, [retval0+0];
	} // callseq 358
$L__tmp5838:
	.loc	20 202 16
	st.f32 	[%rd60+12], %f1319;
	st.f32 	[%rd60+8], %f1318;
	st.f32 	[%rd60+4], %f1317;
	st.f32 	[%rd60], %f1316;
	mov.b64 	%rd981, %rd53;
	st.u64 	[%SP+1344], %rd981;
	mov.f32 	%f1320, %f28;
$L__tmp5839:
	.loc	20 203 32
	bra.uni	$L__tmp5840;
$L__tmp5840:
	.loc	20 45 5
	ld.u64 	%rd982, [%SP+1344];
	ld.f32 	%f1321, [%rd982];
	mul.f32 	%f1322, %f1321, %f1320;
	ld.u64 	%rd983, [%SP+1344];
	ld.f32 	%f1323, [%rd983+4];
	mul.f32 	%f1324, %f1323, %f1320;
	ld.u64 	%rd984, [%SP+1344];
	ld.f32 	%f1325, [%rd984+8];
	mul.f32 	%f1326, %f1325, %f1320;
	ld.u64 	%rd985, [%SP+1344];
	ld.f32 	%f1327, [%rd985+12];
	mul.f32 	%f1328, %f1327, %f1320;
$L__tmp5841:
	.loc	20 45 12
	{ // callseq 359, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1322;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1324;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1326;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1328;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1329, %f1330, %f1331, %f1332}, [retval0+0];
	} // callseq 359
$L__tmp5842:
	.loc	20 203 32
	st.f32 	[%SP+1644], %f1332;
	st.f32 	[%SP+1640], %f1331;
	st.f32 	[%SP+1636], %f1330;
	st.f32 	[%SP+1632], %f1329;
	ld.u64 	%rd986, [%SP+1576];
	add.s64 	%rd62, %rd986, 80;
$L__tmp5843:
	.loc	20 203 76
	bra.uni	$L__tmp5844;
$L__tmp5844:
	.loc	20 63 18
	mov.u32 	%r414, 0;
	mov.b32 	%r106, %r414;
$L__tmp5845:
	.loc	20 63 5
	mov.u32 	%r717, %r106;
$L__tmp5846:
	bra.uni 	$L__BB24_146;

$L__BB24_146:
	mov.u32 	%r107, %r717;
$L__tmp5847:
	cvt.s64.s32 	%rd987, %r107;
	setp.lt.u64 	%p114, %rd987, 16;
	not.pred 	%p115, %p114;
	@%p115 bra 	$L__BB24_148;
	bra.uni 	$L__BB24_147;

$L__BB24_147:
$L__tmp5848:
	.loc	20 64 9
	cvt.s64.s32 	%rd1187, %r107;
	add.u64 	%rd1188, %SP, 1328;
	add.s64 	%rd1189, %rd1188, %rd1187;
	cvt.s64.s32 	%rd1190, %r107;
	add.s64 	%rd1185, %rd62, %rd1190;
$L__tmp5849:
	.loc	20 64 40
	bra.uni	$L__tmp5850;
$L__tmp5850:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1184, %rd1185;
	// end inline asm
$L__tmp5851:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r433,%r434,%r435,%r436}, [%rd1184];
	// end inline asm
	st.u32 	[%SP+1312], %r433;
	st.u32 	[%SP+1316], %r434;
	st.u32 	[%SP+1320], %r435;
	st.u32 	[%SP+1324], %r436;
	.loc	20 56 5
	ld.u32 	%r437, [%SP+1312];
	ld.u32 	%r438, [%SP+1316];
	ld.u32 	%r439, [%SP+1320];
	ld.u32 	%r440, [%SP+1324];
$L__tmp5852:
	.loc	20 64 40
	st.u32 	[%rd1189+12], %r440;
	st.u32 	[%rd1189+8], %r439;
	st.u32 	[%rd1189+4], %r438;
	st.u32 	[%rd1189], %r437;
$L__tmp5853:
	.loc	20 63 42
	add.s32 	%r108, %r107, 16;
$L__tmp5854:
	mov.u32 	%r717, %r108;
$L__tmp5855:
	bra.uni 	$L__BB24_146;
$L__tmp5856:

$L__BB24_148:
	.loc	20 65 5
	ld.f32 	%f1333, [%SP+1328];
	ld.f32 	%f1334, [%SP+1332];
	ld.f32 	%f1335, [%SP+1336];
	ld.f32 	%f1336, [%SP+1340];
$L__tmp5857:
	.loc	20 203 76
	st.f32 	[%SP+1676], %f1336;
	st.f32 	[%SP+1672], %f1335;
	st.f32 	[%SP+1668], %f1334;
	st.f32 	[%SP+1664], %f1333;
	add.u64 	%rd988, %SP, 1664;
	mov.b64 	%rd989, %rd988;
	st.u64 	[%SP+1304], %rd989;
	mov.f32 	%f1337, %f27;
$L__tmp5858:
	.loc	20 203 60
	bra.uni	$L__tmp5859;
$L__tmp5859:
	.loc	20 45 5
	ld.u64 	%rd990, [%SP+1304];
	ld.f32 	%f1338, [%rd990];
	mul.f32 	%f1339, %f1338, %f1337;
	ld.u64 	%rd991, [%SP+1304];
	ld.f32 	%f1340, [%rd991+4];
	mul.f32 	%f1341, %f1340, %f1337;
	ld.u64 	%rd992, [%SP+1304];
	ld.f32 	%f1342, [%rd992+8];
	mul.f32 	%f1343, %f1342, %f1337;
	ld.u64 	%rd993, [%SP+1304];
	ld.f32 	%f1344, [%rd993+12];
	mul.f32 	%f1345, %f1344, %f1337;
$L__tmp5860:
	.loc	20 45 12
	{ // callseq 360, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1339;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1341;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1343;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1345;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1346, %f1347, %f1348, %f1349}, [retval0+0];
	} // callseq 360
$L__tmp5861:
	.loc	20 203 60
	st.f32 	[%SP+1660], %f1349;
	st.f32 	[%SP+1656], %f1348;
	st.f32 	[%SP+1652], %f1347;
	st.f32 	[%SP+1648], %f1346;
	add.u64 	%rd994, %SP, 1632;
	mov.b64 	%rd995, %rd994;
	st.u64 	[%SP+1288], %rd995;
	add.u64 	%rd996, %SP, 1648;
	mov.b64 	%rd997, %rd996;
	st.u64 	[%SP+1296], %rd997;
	.loc	20 203 16
	bra.uni	$L__tmp5862;
$L__tmp5862:
	.loc	20 40 5
	ld.u64 	%rd998, [%SP+1288];
	ld.f32 	%f1350, [%rd998];
	ld.u64 	%rd999, [%SP+1296];
	ld.f32 	%f1351, [%rd999];
	add.f32 	%f1352, %f1350, %f1351;
	ld.u64 	%rd1000, [%SP+1288];
	ld.f32 	%f1353, [%rd1000+4];
	ld.u64 	%rd1001, [%SP+1296];
	ld.f32 	%f1354, [%rd1001+4];
	add.f32 	%f1355, %f1353, %f1354;
	ld.u64 	%rd1002, [%SP+1288];
	ld.f32 	%f1356, [%rd1002+8];
	ld.u64 	%rd1003, [%SP+1296];
	ld.f32 	%f1357, [%rd1003+8];
	add.f32 	%f1358, %f1356, %f1357;
	ld.u64 	%rd1004, [%SP+1288];
	ld.f32 	%f1359, [%rd1004+12];
	ld.u64 	%rd1005, [%SP+1296];
	ld.f32 	%f1360, [%rd1005+12];
	add.f32 	%f1361, %f1359, %f1360;
$L__tmp5863:
	.loc	20 40 12
	{ // callseq 361, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1352;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1355;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1358;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1361;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1362, %f1363, %f1364, %f1365}, [retval0+0];
	} // callseq 361
$L__tmp5864:
	.loc	20 203 16
	st.f32 	[%rd53+12], %f1365;
	st.f32 	[%rd53+8], %f1364;
	st.f32 	[%rd53+4], %f1363;
	st.f32 	[%rd53], %f1362;
	mov.b64 	%rd1006, %rd54;
	st.u64 	[%SP+1280], %rd1006;
	mov.f32 	%f1366, %f28;
$L__tmp5865:
	.loc	20 204 32
	bra.uni	$L__tmp5866;
$L__tmp5866:
	.loc	20 45 5
	ld.u64 	%rd1007, [%SP+1280];
	ld.f32 	%f1367, [%rd1007];
	mul.f32 	%f1368, %f1367, %f1366;
	ld.u64 	%rd1008, [%SP+1280];
	ld.f32 	%f1369, [%rd1008+4];
	mul.f32 	%f1370, %f1369, %f1366;
	ld.u64 	%rd1009, [%SP+1280];
	ld.f32 	%f1371, [%rd1009+8];
	mul.f32 	%f1372, %f1371, %f1366;
	ld.u64 	%rd1010, [%SP+1280];
	ld.f32 	%f1373, [%rd1010+12];
	mul.f32 	%f1374, %f1373, %f1366;
$L__tmp5867:
	.loc	20 45 12
	{ // callseq 362, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1368;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1370;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1372;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1374;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1375, %f1376, %f1377, %f1378}, [retval0+0];
	} // callseq 362
$L__tmp5868:
	.loc	20 204 32
	st.f32 	[%SP+1692], %f1378;
	st.f32 	[%SP+1688], %f1377;
	st.f32 	[%SP+1684], %f1376;
	st.f32 	[%SP+1680], %f1375;
	ld.u64 	%rd1011, [%SP+1576];
	add.s64 	%rd63, %rd1011, 96;
$L__tmp5869:
	.loc	20 204 76
	bra.uni	$L__tmp5870;
$L__tmp5870:
	.loc	20 63 18
	mov.u32 	%r415, 0;
	mov.b32 	%r109, %r415;
$L__tmp5871:
	.loc	20 63 5
	mov.u32 	%r718, %r109;
$L__tmp5872:
	bra.uni 	$L__BB24_149;

$L__BB24_149:
	mov.u32 	%r110, %r718;
$L__tmp5873:
	cvt.s64.s32 	%rd1012, %r110;
	setp.lt.u64 	%p116, %rd1012, 16;
	not.pred 	%p117, %p116;
	@%p117 bra 	$L__BB24_151;
	bra.uni 	$L__BB24_150;

$L__BB24_150:
$L__tmp5874:
	.loc	20 64 9
	cvt.s64.s32 	%rd1180, %r110;
	add.u64 	%rd1181, %SP, 1264;
	add.s64 	%rd1182, %rd1181, %rd1180;
	cvt.s64.s32 	%rd1183, %r110;
	add.s64 	%rd1178, %rd63, %rd1183;
$L__tmp5875:
	.loc	20 64 40
	bra.uni	$L__tmp5876;
$L__tmp5876:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1177, %rd1178;
	// end inline asm
$L__tmp5877:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r425,%r426,%r427,%r428}, [%rd1177];
	// end inline asm
	st.u32 	[%SP+1248], %r425;
	st.u32 	[%SP+1252], %r426;
	st.u32 	[%SP+1256], %r427;
	st.u32 	[%SP+1260], %r428;
	.loc	20 56 5
	ld.u32 	%r429, [%SP+1248];
	ld.u32 	%r430, [%SP+1252];
	ld.u32 	%r431, [%SP+1256];
	ld.u32 	%r432, [%SP+1260];
$L__tmp5878:
	.loc	20 64 40
	st.u32 	[%rd1182+12], %r432;
	st.u32 	[%rd1182+8], %r431;
	st.u32 	[%rd1182+4], %r430;
	st.u32 	[%rd1182], %r429;
$L__tmp5879:
	.loc	20 63 42
	add.s32 	%r111, %r110, 16;
$L__tmp5880:
	mov.u32 	%r718, %r111;
$L__tmp5881:
	bra.uni 	$L__BB24_149;
$L__tmp5882:

$L__BB24_151:
	.loc	20 65 5
	ld.f32 	%f1379, [%SP+1264];
	ld.f32 	%f1380, [%SP+1268];
	ld.f32 	%f1381, [%SP+1272];
	ld.f32 	%f1382, [%SP+1276];
$L__tmp5883:
	.loc	20 204 76
	st.f32 	[%SP+1724], %f1382;
	st.f32 	[%SP+1720], %f1381;
	st.f32 	[%SP+1716], %f1380;
	st.f32 	[%SP+1712], %f1379;
	add.u64 	%rd1013, %SP, 1712;
	mov.b64 	%rd1014, %rd1013;
	st.u64 	[%SP+1240], %rd1014;
	mov.f32 	%f1383, %f27;
$L__tmp5884:
	.loc	20 204 60
	bra.uni	$L__tmp5885;
$L__tmp5885:
	.loc	20 45 5
	ld.u64 	%rd1015, [%SP+1240];
	ld.f32 	%f1384, [%rd1015];
	mul.f32 	%f1385, %f1384, %f1383;
	ld.u64 	%rd1016, [%SP+1240];
	ld.f32 	%f1386, [%rd1016+4];
	mul.f32 	%f1387, %f1386, %f1383;
	ld.u64 	%rd1017, [%SP+1240];
	ld.f32 	%f1388, [%rd1017+8];
	mul.f32 	%f1389, %f1388, %f1383;
	ld.u64 	%rd1018, [%SP+1240];
	ld.f32 	%f1390, [%rd1018+12];
	mul.f32 	%f1391, %f1390, %f1383;
$L__tmp5886:
	.loc	20 45 12
	{ // callseq 363, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1385;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1387;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1389;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1391;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1392, %f1393, %f1394, %f1395}, [retval0+0];
	} // callseq 363
$L__tmp5887:
	.loc	20 204 60
	st.f32 	[%SP+1708], %f1395;
	st.f32 	[%SP+1704], %f1394;
	st.f32 	[%SP+1700], %f1393;
	st.f32 	[%SP+1696], %f1392;
	add.u64 	%rd1019, %SP, 1680;
	mov.b64 	%rd1020, %rd1019;
	st.u64 	[%SP+1224], %rd1020;
	add.u64 	%rd1021, %SP, 1696;
	mov.b64 	%rd1022, %rd1021;
	st.u64 	[%SP+1232], %rd1022;
	.loc	20 204 16
	bra.uni	$L__tmp5888;
$L__tmp5888:
	.loc	20 40 5
	ld.u64 	%rd1023, [%SP+1224];
	ld.f32 	%f1396, [%rd1023];
	ld.u64 	%rd1024, [%SP+1232];
	ld.f32 	%f1397, [%rd1024];
	add.f32 	%f1398, %f1396, %f1397;
	ld.u64 	%rd1025, [%SP+1224];
	ld.f32 	%f1399, [%rd1025+4];
	ld.u64 	%rd1026, [%SP+1232];
	ld.f32 	%f1400, [%rd1026+4];
	add.f32 	%f1401, %f1399, %f1400;
	ld.u64 	%rd1027, [%SP+1224];
	ld.f32 	%f1402, [%rd1027+8];
	ld.u64 	%rd1028, [%SP+1232];
	ld.f32 	%f1403, [%rd1028+8];
	add.f32 	%f1404, %f1402, %f1403;
	ld.u64 	%rd1029, [%SP+1224];
	ld.f32 	%f1405, [%rd1029+12];
	ld.u64 	%rd1030, [%SP+1232];
	ld.f32 	%f1406, [%rd1030+12];
	add.f32 	%f1407, %f1405, %f1406;
$L__tmp5889:
	.loc	20 40 12
	{ // callseq 364, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1398;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1401;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1404;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1407;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1408, %f1409, %f1410, %f1411}, [retval0+0];
	} // callseq 364
$L__tmp5890:
	.loc	20 204 16
	st.f32 	[%rd54+12], %f1411;
	st.f32 	[%rd54+8], %f1410;
	st.f32 	[%rd54+4], %f1409;
	st.f32 	[%rd54], %f1408;
	mov.b64 	%rd1031, %rd55;
	st.u64 	[%SP+1216], %rd1031;
	mov.f32 	%f1412, %f28;
$L__tmp5891:
	.loc	20 205 32
	bra.uni	$L__tmp5892;
$L__tmp5892:
	.loc	20 45 5
	ld.u64 	%rd1032, [%SP+1216];
	ld.f32 	%f1413, [%rd1032];
	mul.f32 	%f1414, %f1413, %f1412;
	ld.u64 	%rd1033, [%SP+1216];
	ld.f32 	%f1415, [%rd1033+4];
	mul.f32 	%f1416, %f1415, %f1412;
	ld.u64 	%rd1034, [%SP+1216];
	ld.f32 	%f1417, [%rd1034+8];
	mul.f32 	%f1418, %f1417, %f1412;
	ld.u64 	%rd1035, [%SP+1216];
	ld.f32 	%f1419, [%rd1035+12];
	mul.f32 	%f1420, %f1419, %f1412;
$L__tmp5893:
	.loc	20 45 12
	{ // callseq 365, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1414;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1416;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1418;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1420;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1421, %f1422, %f1423, %f1424}, [retval0+0];
	} // callseq 365
$L__tmp5894:
	.loc	20 205 32
	st.f32 	[%SP+1740], %f1424;
	st.f32 	[%SP+1736], %f1423;
	st.f32 	[%SP+1732], %f1422;
	st.f32 	[%SP+1728], %f1421;
	ld.u64 	%rd1036, [%SP+1576];
	add.s64 	%rd64, %rd1036, 112;
$L__tmp5895:
	.loc	20 205 76
	bra.uni	$L__tmp5896;
$L__tmp5896:
	.loc	20 63 18
	mov.u32 	%r416, 0;
	mov.b32 	%r112, %r416;
$L__tmp5897:
	.loc	20 63 5
	mov.u32 	%r719, %r112;
$L__tmp5898:
	bra.uni 	$L__BB24_152;

$L__BB24_152:
	mov.u32 	%r113, %r719;
$L__tmp5899:
	cvt.s64.s32 	%rd1037, %r113;
	setp.lt.u64 	%p118, %rd1037, 16;
	not.pred 	%p119, %p118;
	@%p119 bra 	$L__BB24_154;
	bra.uni 	$L__BB24_153;

$L__BB24_153:
$L__tmp5900:
	.loc	20 64 9
	cvt.s64.s32 	%rd1173, %r113;
	add.u64 	%rd1174, %SP, 1200;
	add.s64 	%rd1175, %rd1174, %rd1173;
	cvt.s64.s32 	%rd1176, %r113;
	add.s64 	%rd1171, %rd64, %rd1176;
$L__tmp5901:
	.loc	20 64 40
	bra.uni	$L__tmp5902;
$L__tmp5902:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1170, %rd1171;
	// end inline asm
$L__tmp5903:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r417,%r418,%r419,%r420}, [%rd1170];
	// end inline asm
	st.u32 	[%SP+1184], %r417;
	st.u32 	[%SP+1188], %r418;
	st.u32 	[%SP+1192], %r419;
	st.u32 	[%SP+1196], %r420;
	.loc	20 56 5
	ld.u32 	%r421, [%SP+1184];
	ld.u32 	%r422, [%SP+1188];
	ld.u32 	%r423, [%SP+1192];
	ld.u32 	%r424, [%SP+1196];
$L__tmp5904:
	.loc	20 64 40
	st.u32 	[%rd1175+12], %r424;
	st.u32 	[%rd1175+8], %r423;
	st.u32 	[%rd1175+4], %r422;
	st.u32 	[%rd1175], %r421;
$L__tmp5905:
	.loc	20 63 42
	add.s32 	%r114, %r113, 16;
$L__tmp5906:
	mov.u32 	%r719, %r114;
$L__tmp5907:
	bra.uni 	$L__BB24_152;
$L__tmp5908:

$L__BB24_154:
	.loc	20 65 5
	ld.f32 	%f1425, [%SP+1200];
	ld.f32 	%f1426, [%SP+1204];
	ld.f32 	%f1427, [%SP+1208];
	ld.f32 	%f1428, [%SP+1212];
$L__tmp5909:
	.loc	20 205 76
	st.f32 	[%SP+1772], %f1428;
	st.f32 	[%SP+1768], %f1427;
	st.f32 	[%SP+1764], %f1426;
	st.f32 	[%SP+1760], %f1425;
	add.u64 	%rd1038, %SP, 1760;
	mov.b64 	%rd1039, %rd1038;
	st.u64 	[%SP+1168], %rd1039;
	mov.f32 	%f1429, %f27;
$L__tmp5910:
	.loc	20 205 60
	bra.uni	$L__tmp5911;
$L__tmp5911:
	.loc	20 45 5
	ld.u64 	%rd1040, [%SP+1168];
	ld.f32 	%f1430, [%rd1040];
	mul.f32 	%f1431, %f1430, %f1429;
	ld.u64 	%rd1041, [%SP+1168];
	ld.f32 	%f1432, [%rd1041+4];
	mul.f32 	%f1433, %f1432, %f1429;
	ld.u64 	%rd1042, [%SP+1168];
	ld.f32 	%f1434, [%rd1042+8];
	mul.f32 	%f1435, %f1434, %f1429;
	ld.u64 	%rd1043, [%SP+1168];
	ld.f32 	%f1436, [%rd1043+12];
	mul.f32 	%f1437, %f1436, %f1429;
$L__tmp5912:
	.loc	20 45 12
	{ // callseq 366, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1431;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1433;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1435;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1437;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1438, %f1439, %f1440, %f1441}, [retval0+0];
	} // callseq 366
$L__tmp5913:
	.loc	20 205 60
	st.f32 	[%SP+1756], %f1441;
	st.f32 	[%SP+1752], %f1440;
	st.f32 	[%SP+1748], %f1439;
	st.f32 	[%SP+1744], %f1438;
	add.u64 	%rd1044, %SP, 1728;
	mov.b64 	%rd1045, %rd1044;
	st.u64 	[%SP+1152], %rd1045;
	add.u64 	%rd1046, %SP, 1744;
	mov.b64 	%rd1047, %rd1046;
	st.u64 	[%SP+1160], %rd1047;
	.loc	20 205 16
	bra.uni	$L__tmp5914;
$L__tmp5914:
	.loc	20 40 5
	ld.u64 	%rd1048, [%SP+1152];
	ld.f32 	%f1442, [%rd1048];
	ld.u64 	%rd1049, [%SP+1160];
	ld.f32 	%f1443, [%rd1049];
	add.f32 	%f1444, %f1442, %f1443;
	ld.u64 	%rd1050, [%SP+1152];
	ld.f32 	%f1445, [%rd1050+4];
	ld.u64 	%rd1051, [%SP+1160];
	ld.f32 	%f1446, [%rd1051+4];
	add.f32 	%f1447, %f1445, %f1446;
	ld.u64 	%rd1052, [%SP+1152];
	ld.f32 	%f1448, [%rd1052+8];
	ld.u64 	%rd1053, [%SP+1160];
	ld.f32 	%f1449, [%rd1053+8];
	add.f32 	%f1450, %f1448, %f1449;
	ld.u64 	%rd1054, [%SP+1152];
	ld.f32 	%f1451, [%rd1054+12];
	ld.u64 	%rd1055, [%SP+1160];
	ld.f32 	%f1452, [%rd1055+12];
	add.f32 	%f1453, %f1451, %f1452;
$L__tmp5915:
	.loc	20 40 12
	{ // callseq 367, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1444;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1447;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1450;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1453;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1454, %f1455, %f1456, %f1457}, [retval0+0];
	} // callseq 367
$L__tmp5916:
	.loc	20 205 16
	st.f32 	[%rd55+12], %f1457;
	st.f32 	[%rd55+8], %f1456;
	st.f32 	[%rd55+4], %f1455;
	st.f32 	[%rd55], %f1454;
	.loc	20 207 26
	ld.f32 	%f1458, [%rd54+4];
	ld.f32 	%f1459, [%rd54+4];
	mul.f32 	%f1460, %f1458, %f1459;
	ld.f32 	%f1461, [%rd54+8];
	ld.f32 	%f1462, [%rd54+8];
	mul.f32 	%f1463, %f1461, %f1462;
	add.f32 	%f1464, %f1460, %f1463;
	ld.f32 	%f1465, [%rd54+12];
	ld.f32 	%f1466, [%rd54+12];
	mul.f32 	%f1467, %f1465, %f1466;
	add.f32 	%f1468, %f1464, %f1467;
	ld.f32 	%f1469, [%rd55];
	ld.f32 	%f1470, [%rd55];
	mul.f32 	%f1471, %f1469, %f1470;
	add.f32 	%f1472, %f1468, %f1471;
	.loc	20 207 34
	{ // callseq 368, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1472;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZSt4sqrtf, 
	(
	param0
	);
	ld.param.f32 	%f1473, [retval0+0];
	} // callseq 368
	rcp.rn.f32 	%f1474, %f1473;
$L__tmp5917:
	.loc	20 208 9
	ld.f32 	%f1475, [%rd54+4];
	mul.f32 	%f1476, %f1475, %f1474;
	st.f32 	[%rd54+4], %f1476;
	.loc	20 209 9
	ld.f32 	%f1477, [%rd54+8];
	mul.f32 	%f1478, %f1477, %f1474;
	st.f32 	[%rd54+8], %f1478;
	.loc	20 210 9
	ld.f32 	%f1479, [%rd54+12];
	mul.f32 	%f1480, %f1479, %f1474;
	st.f32 	[%rd54+12], %f1480;
	.loc	20 211 9
	ld.f32 	%f1481, [%rd55];
	mul.f32 	%f1482, %f1481, %f1474;
	st.f32 	[%rd55], %f1482;
	bra.uni 	$L__BB24_155;
$L__tmp5918:

$L__BB24_155:
	.loc	20 269 18
	ld.f32 	%f1483, [%SP+4800];
	st.f32 	[%SP+2028], %f1483;
	ld.f32 	%f1484, [%SP+4804];
	st.f32 	[%SP+2032], %f1484;
	ld.f32 	%f1485, [%SP+4808];
	st.f32 	[%SP+2036], %f1485;
	ld.f32 	%f1486, [%SP+4812];
	st.f32 	[%SP+2040], %f1486;
	ld.f32 	%f1487, [%SP+4816];
	st.f32 	[%SP+2044], %f1487;
	add.u64 	%rd1056, %SP, 4800;
	add.s64 	%rd1057, %rd1056, 16;
	ld.f32 	%f1488, [%rd1057+4];
	st.f32 	[%SP+2048], %f1488;
	add.s64 	%rd1058, %rd1056, 16;
	ld.f32 	%f1489, [%rd1058+8];
	st.f32 	[%SP+2052], %f1489;
	add.s64 	%rd1059, %rd1056, 16;
	ld.f32 	%f1490, [%rd1059+12];
	st.f32 	[%SP+2056], %f1490;
	ld.f32 	%f1491, [%SP+4832];
	st.f32 	[%SP+2060], %f1491;
	add.s64 	%rd1060, %rd1056, 32;
	ld.f32 	%f1492, [%rd1060+4];
	st.f32 	[%SP+2064], %f1492;
	add.s64 	%rd1061, %rd1056, 32;
	ld.f32 	%f1493, [%rd1061+8];
	st.f32 	[%SP+2068], %f1493;
	add.s64 	%rd1062, %rd1056, 32;
	ld.f32 	%f1494, [%rd1062+12];
	st.f32 	[%SP+2072], %f1494;
	ld.f32 	%f1495, [%SP+4848];
	st.f32 	[%SP+2076], %f1495;
	add.s64 	%rd1063, %rd1056, 48;
	ld.f32 	%f1496, [%rd1063+4];
	st.f32 	[%SP+2080], %f1496;
	add.s64 	%rd1064, %rd1056, 48;
	ld.f32 	%f1497, [%rd1064+8];
	st.f32 	[%SP+2084], %f1497;
	add.s64 	%rd1065, %rd1056, 48;
	ld.f32 	%f1498, [%rd1065+12];
	st.f32 	[%SP+2088], %f1498;
	.loc	20 273 5
	ld.u64 	%rd1066, [%SP+1976];
	ld.u64 	%rd1067, [%SP+1984];
	ld.u64 	%rd1068, [%SP+1992];
	mov.b64 	%rd1069, %rd1066;
	st.u64 	[%SP+1088], %rd1069;
	mov.b64 	%rd1070, %rd1067;
	st.u64 	[%SP+1096], %rd1070;
	mov.b64 	%rd1071, %rd1068;
	st.u64 	[%SP+1104], %rd1071;
	add.u64 	%rd1072, %SP, 2028;
	mov.b64 	%rd1073, %rd1072;
	st.u64 	[%SP+1112], %rd1073;
	.loc	20 273 5
	bra.uni	$L__tmp5919;
$L__tmp5919:
	.loc	20 84 18
	ld.u64 	%rd1074, [%SP+1112];
	ld.f32 	%f1499, [%rd1074+36];
	st.f32 	[%SP+1120], %f1499;
	ld.u64 	%rd1075, [%SP+1112];
	ld.f32 	%f1500, [%rd1075+40];
	st.f32 	[%SP+1124], %f1500;
	ld.u64 	%rd1076, [%SP+1112];
	ld.f32 	%f1501, [%rd1076+44];
	st.f32 	[%SP+1128], %f1501;
	ld.u64 	%rd1077, [%SP+1112];
	ld.f32 	%f1502, [%rd1077+48];
	st.f32 	[%SP+1132], %f1502;
	.loc	20 87 25
	ld.u64 	%rd1078, [%SP+1112];
	ld.f32 	%f1503, [%rd1078+36];
	ld.u64 	%rd1079, [%SP+1112];
	ld.f32 	%f1504, [%rd1079+36];
	mul.f32 	%f1505, %f1503, %f1504;
	ld.u64 	%rd1080, [%SP+1112];
	ld.f32 	%f1506, [%rd1080+40];
	ld.u64 	%rd1081, [%SP+1112];
	ld.f32 	%f1507, [%rd1081+40];
	mul.f32 	%f1508, %f1506, %f1507;
	add.f32 	%f1509, %f1505, %f1508;
	ld.u64 	%rd1082, [%SP+1112];
	ld.f32 	%f1510, [%rd1082+44];
	ld.u64 	%rd1083, [%SP+1112];
	ld.f32 	%f1511, [%rd1083+44];
	mul.f32 	%f1512, %f1510, %f1511;
	add.f32 	%f1513, %f1509, %f1512;
	ld.u64 	%rd1084, [%SP+1112];
	ld.f32 	%f1514, [%rd1084+48];
	ld.u64 	%rd1085, [%SP+1112];
	ld.f32 	%f1515, [%rd1085+48];
	mul.f32 	%f1516, %f1514, %f1515;
	add.f32 	%f1517, %f1513, %f1516;
	rcp.rn.f32 	%f1518, %f1517;
$L__tmp5920:
	.loc	20 0 25
	add.u64 	%rd1086, %SP, 1120;
	mov.b64 	%rd1087, %rd1086;
	st.u64 	[%SP+1080], %rd1087;
	mov.f32 	%f1519, %f1518;
$L__tmp5921:
	.loc	20 88 23
	bra.uni	$L__tmp5922;
$L__tmp5922:
	.loc	20 45 5
	ld.u64 	%rd1088, [%SP+1080];
	ld.f32 	%f1520, [%rd1088];
	mul.f32 	%f1521, %f1520, %f1519;
	ld.u64 	%rd1089, [%SP+1080];
	ld.f32 	%f1522, [%rd1089+4];
	mul.f32 	%f1523, %f1522, %f1519;
	ld.u64 	%rd1090, [%SP+1080];
	ld.f32 	%f1524, [%rd1090+8];
	mul.f32 	%f1525, %f1524, %f1519;
	ld.u64 	%rd1091, [%SP+1080];
	ld.f32 	%f1526, [%rd1091+12];
	mul.f32 	%f1527, %f1526, %f1519;
$L__tmp5923:
	.loc	20 45 12
	{ // callseq 369, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1521;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1523;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1525;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1527;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1528, %f1529, %f1530, %f1531}, [retval0+0];
	} // callseq 369
$L__tmp5924:
	.loc	20 88 23
	st.f32 	[%SP+1148], %f1531;
	st.f32 	[%SP+1144], %f1530;
	st.f32 	[%SP+1140], %f1529;
	st.f32 	[%SP+1136], %f1528;
	.loc	20 90 21
	ld.f32 	%f1532, [%SP+1132];
	ld.f32 	%f1533, [%SP+1148];
	mul.f32 	%f1534, %f1532, %f1533;
$L__tmp5925:
	.loc	20 91 21
	ld.f32 	%f1535, [%SP+1120];
	ld.f32 	%f1536, [%SP+1136];
	mul.f32 	%f1537, %f1535, %f1536;
$L__tmp5926:
	.loc	20 92 21
	ld.f32 	%f1538, [%SP+1124];
	ld.f32 	%f1539, [%SP+1140];
	mul.f32 	%f1540, %f1538, %f1539;
$L__tmp5927:
	.loc	20 93 21
	ld.f32 	%f1541, [%SP+1128];
	ld.f32 	%f1542, [%SP+1144];
	mul.f32 	%f1543, %f1541, %f1542;
$L__tmp5928:
	.loc	20 95 20
	ld.f32 	%f1544, [%SP+1120];
	ld.f32 	%f1545, [%SP+1140];
	mul.f32 	%f1546, %f1544, %f1545;
$L__tmp5929:
	.loc	20 96 20
	ld.f32 	%f1547, [%SP+1128];
	ld.f32 	%f1548, [%SP+1148];
	mul.f32 	%f1549, %f1547, %f1548;
$L__tmp5930:
	.loc	20 97 20
	ld.f32 	%f1550, [%SP+1120];
	ld.f32 	%f1551, [%SP+1144];
	mul.f32 	%f1552, %f1550, %f1551;
$L__tmp5931:
	.loc	20 98 20
	ld.f32 	%f1553, [%SP+1124];
	ld.f32 	%f1554, [%SP+1148];
	mul.f32 	%f1555, %f1553, %f1554;
$L__tmp5932:
	.loc	20 99 20
	ld.f32 	%f1556, [%SP+1124];
	ld.f32 	%f1557, [%SP+1144];
	mul.f32 	%f1558, %f1556, %f1557;
$L__tmp5933:
	.loc	20 100 20
	ld.f32 	%f1559, [%SP+1120];
	ld.f32 	%f1560, [%SP+1148];
	mul.f32 	%f1561, %f1559, %f1560;
$L__tmp5934:
	.loc	20 102 5
	sub.f32 	%f1562, %f1537, %f1540;
	sub.f32 	%f1563, %f1562, %f1543;
	add.f32 	%f1564, %f1563, %f1534;
	ld.u64 	%rd1092, [%SP+1088];
	st.f32 	[%rd1092], %f1564;
	.loc	20 103 5
	sub.f32 	%f1565, %f1546, %f1549;
	mul.f32 	%f1566, %f1565, 0f40000000;
	ld.u64 	%rd1093, [%SP+1088];
	st.f32 	[%rd1093+4], %f1566;
	.loc	20 104 5
	add.f32 	%f1567, %f1552, %f1555;
	mul.f32 	%f1568, %f1567, 0f40000000;
	ld.u64 	%rd1094, [%SP+1088];
	st.f32 	[%rd1094+8], %f1568;
	.loc	20 106 5
	add.f32 	%f1569, %f1546, %f1549;
	mul.f32 	%f1570, %f1569, 0f40000000;
	ld.u64 	%rd1095, [%SP+1096];
	st.f32 	[%rd1095], %f1570;
	.loc	20 107 5
	neg.f32 	%f1571, %f1537;
	add.f32 	%f1572, %f1571, %f1540;
	sub.f32 	%f1573, %f1572, %f1543;
	add.f32 	%f1574, %f1573, %f1534;
	ld.u64 	%rd1096, [%SP+1096];
	st.f32 	[%rd1096+4], %f1574;
	.loc	20 108 5
	sub.f32 	%f1575, %f1558, %f1561;
	mul.f32 	%f1576, %f1575, 0f40000000;
	ld.u64 	%rd1097, [%SP+1096];
	st.f32 	[%rd1097+8], %f1576;
	.loc	20 110 5
	sub.f32 	%f1577, %f1552, %f1555;
	mul.f32 	%f1578, %f1577, 0f40000000;
	ld.u64 	%rd1098, [%SP+1104];
	st.f32 	[%rd1098], %f1578;
	.loc	20 111 5
	add.f32 	%f1579, %f1558, %f1561;
	mul.f32 	%f1580, %f1579, 0f40000000;
	ld.u64 	%rd1099, [%SP+1104];
	st.f32 	[%rd1099+4], %f1580;
	.loc	20 112 5
	neg.f32 	%f1581, %f1537;
	sub.f32 	%f1582, %f1581, %f1540;
	add.f32 	%f1583, %f1582, %f1543;
	add.f32 	%f1584, %f1583, %f1534;
	ld.u64 	%rd1100, [%SP+1104];
	st.f32 	[%rd1100+8], %f1584;
	.loc	20 114 5
	ld.u64 	%rd1101, [%SP+1088];
	ld.f32 	%f1585, [%rd1101];
	ld.u64 	%rd1102, [%SP+1112];
	ld.f32 	%f1586, [%rd1102+12];
	mul.f32 	%f1587, %f1585, %f1586;
	ld.u64 	%rd1103, [%SP+1088];
	ld.f32 	%f1588, [%rd1103+4];
	ld.u64 	%rd1104, [%SP+1112];
	ld.f32 	%f1589, [%rd1104+24];
	mul.f32 	%f1590, %f1588, %f1589;
	add.f32 	%f1591, %f1587, %f1590;
	ld.u64 	%rd1105, [%SP+1088];
	ld.f32 	%f1592, [%rd1105+8];
	ld.u64 	%rd1106, [%SP+1112];
	ld.f32 	%f1593, [%rd1106+32];
	mul.f32 	%f1594, %f1592, %f1593;
	add.f32 	%f1595, %f1591, %f1594;
	ld.u64 	%rd1107, [%SP+1112];
	ld.f32 	%f1596, [%rd1107+52];
	add.f32 	%f1597, %f1595, %f1596;
	ld.u64 	%rd1108, [%SP+1088];
	st.f32 	[%rd1108+12], %f1597;
	.loc	20 115 5
	ld.u64 	%rd1109, [%SP+1096];
	ld.f32 	%f1598, [%rd1109];
	ld.u64 	%rd1110, [%SP+1112];
	ld.f32 	%f1599, [%rd1110+12];
	mul.f32 	%f1600, %f1598, %f1599;
	ld.u64 	%rd1111, [%SP+1096];
	ld.f32 	%f1601, [%rd1111+4];
	ld.u64 	%rd1112, [%SP+1112];
	ld.f32 	%f1602, [%rd1112+24];
	mul.f32 	%f1603, %f1601, %f1602;
	add.f32 	%f1604, %f1600, %f1603;
	ld.u64 	%rd1113, [%SP+1096];
	ld.f32 	%f1605, [%rd1113+8];
	ld.u64 	%rd1114, [%SP+1112];
	ld.f32 	%f1606, [%rd1114+32];
	mul.f32 	%f1607, %f1605, %f1606;
	add.f32 	%f1608, %f1604, %f1607;
	ld.u64 	%rd1115, [%SP+1112];
	ld.f32 	%f1609, [%rd1115+56];
	add.f32 	%f1610, %f1608, %f1609;
	ld.u64 	%rd1116, [%SP+1096];
	st.f32 	[%rd1116+12], %f1610;
	.loc	20 116 5
	ld.u64 	%rd1117, [%SP+1104];
	ld.f32 	%f1611, [%rd1117];
	ld.u64 	%rd1118, [%SP+1112];
	ld.f32 	%f1612, [%rd1118+12];
	mul.f32 	%f1613, %f1611, %f1612;
	ld.u64 	%rd1119, [%SP+1104];
	ld.f32 	%f1614, [%rd1119+4];
	ld.u64 	%rd1120, [%SP+1112];
	ld.f32 	%f1615, [%rd1120+24];
	mul.f32 	%f1616, %f1614, %f1615;
	add.f32 	%f1617, %f1613, %f1616;
	ld.u64 	%rd1121, [%SP+1104];
	ld.f32 	%f1618, [%rd1121+8];
	ld.u64 	%rd1122, [%SP+1112];
	ld.f32 	%f1619, [%rd1122+32];
	mul.f32 	%f1620, %f1618, %f1619;
	add.f32 	%f1621, %f1617, %f1620;
	ld.u64 	%rd1123, [%SP+1112];
	ld.f32 	%f1622, [%rd1123+60];
	add.f32 	%f1623, %f1621, %f1622;
	ld.u64 	%rd1124, [%SP+1104];
	st.f32 	[%rd1124+12], %f1623;
	.loc	20 118 5
	ld.u64 	%rd1125, [%SP+1088];
	ld.f32 	%f1624, [%rd1125];
	ld.u64 	%rd1126, [%SP+1112];
	ld.f32 	%f1625, [%rd1126+8];
	mul.f32 	%f1626, %f1624, %f1625;
	ld.u64 	%rd1127, [%SP+1088];
	ld.f32 	%f1627, [%rd1127+4];
	ld.u64 	%rd1128, [%SP+1112];
	ld.f32 	%f1628, [%rd1128+20];
	mul.f32 	%f1629, %f1627, %f1628;
	add.f32 	%f1630, %f1626, %f1629;
	ld.u64 	%rd1129, [%SP+1088];
	ld.f32 	%f1631, [%rd1129+8];
	ld.u64 	%rd1130, [%SP+1112];
	ld.f32 	%f1632, [%rd1130+28];
	mul.f32 	%f1633, %f1631, %f1632;
	add.f32 	%f1634, %f1630, %f1633;
	ld.u64 	%rd1131, [%SP+1088];
	st.f32 	[%rd1131+8], %f1634;
	.loc	20 119 5
	ld.u64 	%rd1132, [%SP+1096];
	ld.f32 	%f1635, [%rd1132];
	ld.u64 	%rd1133, [%SP+1112];
	ld.f32 	%f1636, [%rd1133+8];
	mul.f32 	%f1637, %f1635, %f1636;
	ld.u64 	%rd1134, [%SP+1096];
	ld.f32 	%f1638, [%rd1134+4];
	ld.u64 	%rd1135, [%SP+1112];
	ld.f32 	%f1639, [%rd1135+20];
	mul.f32 	%f1640, %f1638, %f1639;
	add.f32 	%f1641, %f1637, %f1640;
	ld.u64 	%rd1136, [%SP+1096];
	ld.f32 	%f1642, [%rd1136+8];
	ld.u64 	%rd1137, [%SP+1112];
	ld.f32 	%f1643, [%rd1137+28];
	mul.f32 	%f1644, %f1642, %f1643;
	add.f32 	%f1645, %f1641, %f1644;
	ld.u64 	%rd1138, [%SP+1096];
	st.f32 	[%rd1138+8], %f1645;
	.loc	20 120 5
	ld.u64 	%rd1139, [%SP+1104];
	ld.f32 	%f1646, [%rd1139];
	ld.u64 	%rd1140, [%SP+1112];
	ld.f32 	%f1647, [%rd1140+8];
	mul.f32 	%f1648, %f1646, %f1647;
	ld.u64 	%rd1141, [%SP+1104];
	ld.f32 	%f1649, [%rd1141+4];
	ld.u64 	%rd1142, [%SP+1112];
	ld.f32 	%f1650, [%rd1142+20];
	mul.f32 	%f1651, %f1649, %f1650;
	add.f32 	%f1652, %f1648, %f1651;
	ld.u64 	%rd1143, [%SP+1104];
	ld.f32 	%f1653, [%rd1143+8];
	ld.u64 	%rd1144, [%SP+1112];
	ld.f32 	%f1654, [%rd1144+28];
	mul.f32 	%f1655, %f1653, %f1654;
	add.f32 	%f1656, %f1652, %f1655;
	ld.u64 	%rd1145, [%SP+1104];
	st.f32 	[%rd1145+8], %f1656;
	.loc	20 122 5
	ld.u64 	%rd1146, [%SP+1088];
	ld.f32 	%f1657, [%rd1146];
	ld.u64 	%rd1147, [%SP+1112];
	ld.f32 	%f1658, [%rd1147+4];
	mul.f32 	%f1659, %f1657, %f1658;
	ld.u64 	%rd1148, [%SP+1088];
	ld.f32 	%f1660, [%rd1148+4];
	ld.u64 	%rd1149, [%SP+1112];
	ld.f32 	%f1661, [%rd1149+16];
	mul.f32 	%f1662, %f1660, %f1661;
	add.f32 	%f1663, %f1659, %f1662;
	ld.u64 	%rd1150, [%SP+1088];
	st.f32 	[%rd1150+4], %f1663;
	.loc	20 123 5
	ld.u64 	%rd1151, [%SP+1096];
	ld.f32 	%f1664, [%rd1151];
	ld.u64 	%rd1152, [%SP+1112];
	ld.f32 	%f1665, [%rd1152+4];
	mul.f32 	%f1666, %f1664, %f1665;
	ld.u64 	%rd1153, [%SP+1096];
	ld.f32 	%f1667, [%rd1153+4];
	ld.u64 	%rd1154, [%SP+1112];
	ld.f32 	%f1668, [%rd1154+16];
	mul.f32 	%f1669, %f1667, %f1668;
	add.f32 	%f1670, %f1666, %f1669;
	ld.u64 	%rd1155, [%SP+1096];
	st.f32 	[%rd1155+4], %f1670;
	.loc	20 124 5
	ld.u64 	%rd1156, [%SP+1104];
	ld.f32 	%f1671, [%rd1156];
	ld.u64 	%rd1157, [%SP+1112];
	ld.f32 	%f1672, [%rd1157+4];
	mul.f32 	%f1673, %f1671, %f1672;
	ld.u64 	%rd1158, [%SP+1104];
	ld.f32 	%f1674, [%rd1158+4];
	ld.u64 	%rd1159, [%SP+1112];
	ld.f32 	%f1675, [%rd1159+16];
	mul.f32 	%f1676, %f1674, %f1675;
	add.f32 	%f1677, %f1673, %f1676;
	ld.u64 	%rd1160, [%SP+1104];
	st.f32 	[%rd1160+4], %f1677;
	.loc	20 126 5
	ld.u64 	%rd1161, [%SP+1088];
	ld.f32 	%f1678, [%rd1161];
	ld.u64 	%rd1162, [%SP+1112];
	ld.f32 	%f1679, [%rd1162];
	mul.f32 	%f1680, %f1678, %f1679;
	ld.u64 	%rd1163, [%SP+1088];
	st.f32 	[%rd1163], %f1680;
	.loc	20 127 5
	ld.u64 	%rd1164, [%SP+1096];
	ld.f32 	%f1681, [%rd1164];
	ld.u64 	%rd1165, [%SP+1112];
	ld.f32 	%f1682, [%rd1165];
	mul.f32 	%f1683, %f1681, %f1682;
	ld.u64 	%rd1166, [%SP+1096];
	st.f32 	[%rd1166], %f1683;
	.loc	20 128 5
	ld.u64 	%rd1167, [%SP+1104];
	ld.f32 	%f1684, [%rd1167];
	ld.u64 	%rd1168, [%SP+1112];
	ld.f32 	%f1685, [%rd1168];
	mul.f32 	%f1686, %f1684, %f1685;
	ld.u64 	%rd1169, [%SP+1104];
	st.f32 	[%rd1169], %f1686;
$L__tmp5935:
	.loc	20 296 13
	bra.uni 	$L__BB24_156;
$L__tmp5936:

$L__BB24_156:
	.loc	20 299 9
	and.b16  	%rs30, %rs2, 255;
	setp.ne.s16 	%p136, %rs30, 0;
	not.pred 	%p137, %p136;
	not.pred 	%p138, %p137;
	@%p138 bra 	$L__BB24_158;
	bra.uni 	$L__BB24_157;

$L__BB24_157:
$L__tmp5937:
	.loc	20 300 13
	ld.u64 	%rd1358, [%SP+3104];
	ld.u64 	%rd1359, [%SP+3112];
	ld.u64 	%rd1360, [%SP+3120];
	mov.b64 	%rd1361, %rd1358;
	st.u64 	[%SP+1056], %rd1361;
	mov.b64 	%rd1362, %rd1359;
	st.u64 	[%SP+1064], %rd1362;
	mov.b64 	%rd1363, %rd1360;
	st.u64 	[%SP+1072], %rd1363;
	.loc	20 300 13
	bra.uni	$L__tmp5938;
$L__tmp5938:
	.loc	20 134 22
	ld.u64 	%rd1364, [%SP+1056];
	ld.f32 	%f1882, [%rd1364];
	ld.u64 	%rd1365, [%SP+1064];
	ld.f32 	%f1883, [%rd1365+4];
	ld.u64 	%rd1366, [%SP+1072];
	ld.f32 	%f1884, [%rd1366+8];
	mul.f32 	%f1885, %f1883, %f1884;
	ld.u64 	%rd1367, [%SP+1064];
	ld.f32 	%f1886, [%rd1367+8];
	ld.u64 	%rd1368, [%SP+1072];
	ld.f32 	%f1887, [%rd1368+4];
	mul.f32 	%f1888, %f1886, %f1887;
	sub.f32 	%f1889, %f1885, %f1888;
	mul.f32 	%f1890, %f1882, %f1889;
	ld.u64 	%rd1369, [%SP+1056];
	ld.f32 	%f1891, [%rd1369+4];
	ld.u64 	%rd1370, [%SP+1064];
	ld.f32 	%f1892, [%rd1370];
	ld.u64 	%rd1371, [%SP+1072];
	ld.f32 	%f1893, [%rd1371+8];
	mul.f32 	%f1894, %f1892, %f1893;
	ld.u64 	%rd1372, [%SP+1064];
	ld.f32 	%f1895, [%rd1372+8];
	ld.u64 	%rd1373, [%SP+1072];
	ld.f32 	%f1896, [%rd1373];
	mul.f32 	%f1897, %f1895, %f1896;
	sub.f32 	%f1898, %f1894, %f1897;
	mul.f32 	%f1899, %f1891, %f1898;
	sub.f32 	%f1900, %f1890, %f1899;
	ld.u64 	%rd1374, [%SP+1056];
	ld.f32 	%f1901, [%rd1374+8];
	ld.u64 	%rd1375, [%SP+1064];
	ld.f32 	%f1902, [%rd1375];
	ld.u64 	%rd1376, [%SP+1072];
	ld.f32 	%f1903, [%rd1376+4];
	mul.f32 	%f1904, %f1902, %f1903;
	ld.u64 	%rd1377, [%SP+1064];
	ld.f32 	%f1905, [%rd1377+4];
	ld.u64 	%rd1378, [%SP+1072];
	ld.f32 	%f1906, [%rd1378];
	mul.f32 	%f1907, %f1905, %f1906;
	sub.f32 	%f1908, %f1904, %f1907;
	mul.f32 	%f1909, %f1901, %f1908;
	add.f32 	%f1910, %f1900, %f1909;
$L__tmp5939:
	.loc	20 137 26
	rcp.rn.f32 	%f1911, %f1910;
$L__tmp5940:
	.loc	20 140 5
	ld.u64 	%rd1379, [%SP+1064];
	ld.f32 	%f1912, [%rd1379+4];
	ld.u64 	%rd1380, [%SP+1072];
	ld.f32 	%f1913, [%rd1380+8];
	mul.f32 	%f1914, %f1912, %f1913;
	ld.u64 	%rd1381, [%SP+1072];
	ld.f32 	%f1915, [%rd1381+4];
	ld.u64 	%rd1382, [%SP+1064];
	ld.f32 	%f1916, [%rd1382+8];
	mul.f32 	%f1917, %f1915, %f1916;
	sub.f32 	%f1918, %f1914, %f1917;
	mul.f32 	%f1919, %f1911, %f1918;
	st.f32 	[%SP+3800], %f1919;
	.loc	20 141 5
	ld.u64 	%rd1383, [%SP+1056];
	ld.f32 	%f1920, [%rd1383+8];
	ld.u64 	%rd1384, [%SP+1072];
	ld.f32 	%f1921, [%rd1384+4];
	mul.f32 	%f1922, %f1920, %f1921;
	ld.u64 	%rd1385, [%SP+1072];
	ld.f32 	%f1923, [%rd1385+8];
	ld.u64 	%rd1386, [%SP+1056];
	ld.f32 	%f1924, [%rd1386+4];
	mul.f32 	%f1925, %f1923, %f1924;
	sub.f32 	%f1926, %f1922, %f1925;
	mul.f32 	%f1927, %f1911, %f1926;
	st.f32 	[%SP+3804], %f1927;
	.loc	20 142 5
	ld.u64 	%rd1387, [%SP+1056];
	ld.f32 	%f1928, [%rd1387+4];
	ld.u64 	%rd1388, [%SP+1064];
	ld.f32 	%f1929, [%rd1388+8];
	mul.f32 	%f1930, %f1928, %f1929;
	ld.u64 	%rd1389, [%SP+1064];
	ld.f32 	%f1931, [%rd1389+4];
	ld.u64 	%rd1390, [%SP+1056];
	ld.f32 	%f1932, [%rd1390+8];
	mul.f32 	%f1933, %f1931, %f1932;
	sub.f32 	%f1934, %f1930, %f1933;
	mul.f32 	%f1935, %f1911, %f1934;
	st.f32 	[%SP+3808], %f1935;
	.loc	20 144 5
	ld.u64 	%rd1391, [%SP+1064];
	ld.f32 	%f1936, [%rd1391+8];
	ld.u64 	%rd1392, [%SP+1072];
	ld.f32 	%f1937, [%rd1392];
	mul.f32 	%f1938, %f1936, %f1937;
	ld.u64 	%rd1393, [%SP+1072];
	ld.f32 	%f1939, [%rd1393+8];
	ld.u64 	%rd1394, [%SP+1064];
	ld.f32 	%f1940, [%rd1394];
	mul.f32 	%f1941, %f1939, %f1940;
	sub.f32 	%f1942, %f1938, %f1941;
	mul.f32 	%f1943, %f1911, %f1942;
	st.f32 	[%SP+3812], %f1943;
	.loc	20 145 5
	ld.u64 	%rd1395, [%SP+1056];
	ld.f32 	%f1944, [%rd1395];
	ld.u64 	%rd1396, [%SP+1072];
	ld.f32 	%f1945, [%rd1396+8];
	mul.f32 	%f1946, %f1944, %f1945;
	ld.u64 	%rd1397, [%SP+1072];
	ld.f32 	%f1947, [%rd1397];
	ld.u64 	%rd1398, [%SP+1056];
	ld.f32 	%f1948, [%rd1398+8];
	mul.f32 	%f1949, %f1947, %f1948;
	sub.f32 	%f1950, %f1946, %f1949;
	mul.f32 	%f1951, %f1911, %f1950;
	add.u64 	%rd1399, %SP, 3800;
	add.s64 	%rd1400, %rd1399, 12;
	st.f32 	[%rd1400+4], %f1951;
	.loc	20 146 5
	ld.u64 	%rd1401, [%SP+1056];
	ld.f32 	%f1952, [%rd1401+8];
	ld.u64 	%rd1402, [%SP+1064];
	ld.f32 	%f1953, [%rd1402];
	mul.f32 	%f1954, %f1952, %f1953;
	ld.u64 	%rd1403, [%SP+1064];
	ld.f32 	%f1955, [%rd1403+8];
	ld.u64 	%rd1404, [%SP+1056];
	ld.f32 	%f1956, [%rd1404];
	mul.f32 	%f1957, %f1955, %f1956;
	sub.f32 	%f1958, %f1954, %f1957;
	mul.f32 	%f1959, %f1911, %f1958;
	add.s64 	%rd1405, %rd1399, 12;
	st.f32 	[%rd1405+8], %f1959;
	.loc	20 148 5
	ld.u64 	%rd1406, [%SP+1064];
	ld.f32 	%f1960, [%rd1406];
	ld.u64 	%rd1407, [%SP+1072];
	ld.f32 	%f1961, [%rd1407+4];
	mul.f32 	%f1962, %f1960, %f1961;
	ld.u64 	%rd1408, [%SP+1072];
	ld.f32 	%f1963, [%rd1408];
	ld.u64 	%rd1409, [%SP+1064];
	ld.f32 	%f1964, [%rd1409+4];
	mul.f32 	%f1965, %f1963, %f1964;
	sub.f32 	%f1966, %f1962, %f1965;
	mul.f32 	%f1967, %f1911, %f1966;
	st.f32 	[%SP+3824], %f1967;
	.loc	20 149 5
	ld.u64 	%rd1410, [%SP+1056];
	ld.f32 	%f1968, [%rd1410+4];
	ld.u64 	%rd1411, [%SP+1072];
	ld.f32 	%f1969, [%rd1411];
	mul.f32 	%f1970, %f1968, %f1969;
	ld.u64 	%rd1412, [%SP+1072];
	ld.f32 	%f1971, [%rd1412+4];
	ld.u64 	%rd1413, [%SP+1056];
	ld.f32 	%f1972, [%rd1413];
	mul.f32 	%f1973, %f1971, %f1972;
	sub.f32 	%f1974, %f1970, %f1973;
	mul.f32 	%f1975, %f1911, %f1974;
	add.s64 	%rd1414, %rd1399, 24;
	st.f32 	[%rd1414+4], %f1975;
	.loc	20 150 5
	ld.u64 	%rd1415, [%SP+1056];
	ld.f32 	%f1976, [%rd1415];
	ld.u64 	%rd1416, [%SP+1064];
	ld.f32 	%f1977, [%rd1416+4];
	mul.f32 	%f1978, %f1976, %f1977;
	ld.u64 	%rd1417, [%SP+1064];
	ld.f32 	%f1979, [%rd1417];
	ld.u64 	%rd1418, [%SP+1056];
	ld.f32 	%f1980, [%rd1418+4];
	mul.f32 	%f1981, %f1979, %f1980;
	sub.f32 	%f1982, %f1978, %f1981;
	mul.f32 	%f1983, %f1911, %f1982;
	add.s64 	%rd1419, %rd1399, 24;
	st.f32 	[%rd1419+8], %f1983;
	.loc	20 152 17
	ld.u64 	%rd1420, [%SP+1056];
	ld.f32 	%f1984, [%rd1420+12];
	st.f32 	[%SP+3836], %f1984;
	ld.u64 	%rd1421, [%SP+1064];
	ld.f32 	%f1985, [%rd1421+12];
	st.f32 	[%SP+3840], %f1985;
	ld.u64 	%rd1422, [%SP+1072];
	ld.f32 	%f1986, [%rd1422+12];
	st.f32 	[%SP+3844], %f1986;
	.loc	20 154 5
	ld.f32 	%f1987, [%SP+3800];
	ld.u64 	%rd1423, [%SP+1056];
	st.f32 	[%rd1423], %f1987;
	.loc	20 155 5
	ld.f32 	%f1988, [%SP+3804];
	ld.u64 	%rd1424, [%SP+1056];
	st.f32 	[%rd1424+4], %f1988;
	.loc	20 156 5
	ld.f32 	%f1989, [%SP+3808];
	ld.u64 	%rd1425, [%SP+1056];
	st.f32 	[%rd1425+8], %f1989;
	.loc	20 157 5
	ld.f32 	%f1990, [%SP+3800];
	neg.f32 	%f1991, %f1990;
	ld.f32 	%f1992, [%SP+3836];
	mul.f32 	%f1993, %f1991, %f1992;
	ld.f32 	%f1994, [%SP+3804];
	ld.f32 	%f1995, [%SP+3840];
	mul.f32 	%f1996, %f1994, %f1995;
	sub.f32 	%f1997, %f1993, %f1996;
	ld.f32 	%f1998, [%SP+3808];
	ld.f32 	%f1999, [%SP+3844];
	mul.f32 	%f2000, %f1998, %f1999;
	sub.f32 	%f2001, %f1997, %f2000;
	ld.u64 	%rd1426, [%SP+1056];
	st.f32 	[%rd1426+12], %f2001;
	.loc	20 159 5
	ld.f32 	%f2002, [%SP+3812];
	ld.u64 	%rd1427, [%SP+1064];
	st.f32 	[%rd1427], %f2002;
	.loc	20 160 5
	add.s64 	%rd1428, %rd1399, 12;
	ld.f32 	%f2003, [%rd1428+4];
	ld.u64 	%rd1429, [%SP+1064];
	st.f32 	[%rd1429+4], %f2003;
	.loc	20 161 5
	add.s64 	%rd1430, %rd1399, 12;
	ld.f32 	%f2004, [%rd1430+8];
	ld.u64 	%rd1431, [%SP+1064];
	st.f32 	[%rd1431+8], %f2004;
	.loc	20 162 5
	ld.f32 	%f2005, [%SP+3812];
	neg.f32 	%f2006, %f2005;
	ld.f32 	%f2007, [%SP+3836];
	mul.f32 	%f2008, %f2006, %f2007;
	add.s64 	%rd1432, %rd1399, 12;
	ld.f32 	%f2009, [%rd1432+4];
	ld.f32 	%f2010, [%SP+3840];
	mul.f32 	%f2011, %f2009, %f2010;
	sub.f32 	%f2012, %f2008, %f2011;
	add.s64 	%rd1433, %rd1399, 12;
	ld.f32 	%f2013, [%rd1433+8];
	ld.f32 	%f2014, [%SP+3844];
	mul.f32 	%f2015, %f2013, %f2014;
	sub.f32 	%f2016, %f2012, %f2015;
	ld.u64 	%rd1434, [%SP+1064];
	st.f32 	[%rd1434+12], %f2016;
	.loc	20 164 5
	ld.f32 	%f2017, [%SP+3824];
	ld.u64 	%rd1435, [%SP+1072];
	st.f32 	[%rd1435], %f2017;
	.loc	20 165 5
	add.s64 	%rd1436, %rd1399, 24;
	ld.f32 	%f2018, [%rd1436+4];
	ld.u64 	%rd1437, [%SP+1072];
	st.f32 	[%rd1437+4], %f2018;
	.loc	20 166 5
	add.s64 	%rd1438, %rd1399, 24;
	ld.f32 	%f2019, [%rd1438+8];
	ld.u64 	%rd1439, [%SP+1072];
	st.f32 	[%rd1439+8], %f2019;
	.loc	20 167 5
	ld.f32 	%f2020, [%SP+3824];
	neg.f32 	%f2021, %f2020;
	ld.f32 	%f2022, [%SP+3836];
	mul.f32 	%f2023, %f2021, %f2022;
	add.s64 	%rd1440, %rd1399, 24;
	ld.f32 	%f2024, [%rd1440+4];
	ld.f32 	%f2025, [%SP+3840];
	mul.f32 	%f2026, %f2024, %f2025;
	sub.f32 	%f2027, %f2023, %f2026;
	add.s64 	%rd1441, %rd1399, 24;
	ld.f32 	%f2028, [%rd1441+8];
	ld.f32 	%f2029, [%SP+3844];
	mul.f32 	%f2030, %f2028, %f2029;
	sub.f32 	%f2031, %f2027, %f2030;
	ld.u64 	%rd1442, [%SP+1072];
	st.f32 	[%rd1442+12], %f2031;
$L__tmp5941:
	.loc	20 300 13
	bra.uni 	$L__BB24_158;

$L__BB24_158:
	bra.uni 	$L__BB24_183;
$L__tmp5942:

$L__BB24_159:
	.loc	20 302 10
	setp.eq.s32 	%p84, %r66, 4;
	mov.pred 	%p83, -1;
	mov.pred 	%p286, %p83;
	@%p84 bra 	$L__BB24_161;
	bra.uni 	$L__BB24_160;

$L__BB24_160:
	setp.eq.s32 	%p7, %r66, 1;
	mov.pred 	%p286, %p7;
	bra.uni 	$L__BB24_161;

$L__BB24_161:
	mov.pred 	%p8, %p286;
	not.pred 	%p85, %p8;
	@%p85 bra 	$L__BB24_181;
	bra.uni 	$L__BB24_162;

$L__BB24_162:
$L__tmp5943:
	.loc	20 306 9
	setp.eq.s32 	%p86, %r66, 4;
	not.pred 	%p87, %p86;
	@%p87 bra 	$L__BB24_167;
	bra.uni 	$L__BB24_163;

$L__BB24_163:
$L__tmp5944:
	.loc	20 308 13
	and.b16  	%rs19, %rs2, 255;
	setp.ne.s16 	%p90, %rs19, 0;
	not.pred 	%p91, %p90;
	@%p91 bra 	$L__BB24_165;
	bra.uni 	$L__BB24_164;

$L__BB24_164:
	.loc	20 0 13
	mov.b64 	%rd885, %rd41;
$L__tmp5945:
	.loc	20 308 45
	bra.uni	$L__tmp5946;
$L__tmp5946:
	.loc	17 935 5
	// begin inline asm
	call (%rd884), _optix_get_instance_transform_from_handle, (%rd885);
	// end inline asm
$L__tmp5947:
	.loc	20 308 45
	mov.u64 	%rd1808, %rd884;
$L__tmp5948:
	bra.uni 	$L__BB24_166;

$L__BB24_165:
	.loc	20 0 45
	mov.b64 	%rd883, %rd41;
$L__tmp5949:
	.loc	20 309 45
	bra.uni	$L__tmp5950;
$L__tmp5950:
	.loc	17 942 5
	// begin inline asm
	call (%rd882), _optix_get_instance_inverse_transform_from_handle, (%rd883);
	// end inline asm
$L__tmp5951:
	.loc	20 309 45
	mov.u64 	%rd1808, %rd882;
$L__tmp5952:
	bra.uni 	$L__BB24_166;

$L__BB24_166:
	mov.u64 	%rd67, %rd1808;
$L__tmp5953:
	mov.u64 	%rd1810, %rd67;
$L__tmp5954:
	bra.uni 	$L__BB24_171;
$L__tmp5955:

$L__BB24_167:
	.loc	20 0 45
	mov.b64 	%rd878, %rd41;
$L__tmp5956:
	.loc	20 313 55
	bra.uni	$L__tmp5957;
$L__tmp5957:
	.loc	17 900 5
	// begin inline asm
	call (%rd877), _optix_get_static_transform_from_handle, (%rd878);
	// end inline asm
$L__tmp5958:
	.loc	20 313 55
	mov.b64 	%rd879, %rd877;
	st.u64 	[%SP+3144], %rd879;
	.loc	20 314 13
	and.b16  	%rs18, %rs2, 255;
	setp.ne.s16 	%p88, %rs18, 0;
	not.pred 	%p89, %p88;
	@%p89 bra 	$L__BB24_169;
	bra.uni 	$L__BB24_168;

$L__BB24_168:
	ld.u64 	%rd881, [%SP+3144];
	add.s64 	%rd68, %rd881, 16;
	mov.u64 	%rd1809, %rd68;
	bra.uni 	$L__BB24_170;

$L__BB24_169:
	ld.u64 	%rd880, [%SP+3144];
	add.s64 	%rd69, %rd880, 64;
	mov.u64 	%rd1809, %rd69;
	bra.uni 	$L__BB24_170;

$L__BB24_170:
	mov.u64 	%rd70, %rd1809;
$L__tmp5959:
	mov.u64 	%rd1810, %rd70;
$L__tmp5960:
	bra.uni 	$L__BB24_171;
$L__tmp5961:

$L__BB24_171:
	.loc	20 317 9
	mov.u64 	%rd72, %rd1810;
$L__tmp5962:
	ld.u64 	%rd73, [%SP+3104];
	mov.b64 	%rd886, %rd72;
	st.u64 	[%SP+1024], %rd886;
	.loc	20 317 16
	bra.uni	$L__tmp5963;
$L__tmp5963:
	.loc	20 63 18
	mov.u32 	%r374, 0;
	mov.b32 	%r115, %r374;
$L__tmp5964:
	.loc	20 63 5
	mov.u32 	%r720, %r115;
$L__tmp5965:
	bra.uni 	$L__BB24_172;

$L__BB24_172:
	mov.u32 	%r116, %r720;
$L__tmp5966:
	cvt.s64.s32 	%rd887, %r116;
	setp.lt.u64 	%p92, %rd887, 16;
	not.pred 	%p93, %p92;
	@%p93 bra 	$L__BB24_174;
	bra.uni 	$L__BB24_173;

$L__BB24_173:
$L__tmp5967:
	.loc	20 64 9
	cvt.s64.s32 	%rd907, %r116;
	add.u64 	%rd908, %SP, 1040;
	add.s64 	%rd909, %rd908, %rd907;
	ld.u64 	%rd910, [%SP+1024];
	cvt.s64.s32 	%rd911, %r116;
	add.s64 	%rd905, %rd910, %rd911;
$L__tmp5968:
	.loc	20 64 40
	bra.uni	$L__tmp5969;
$L__tmp5969:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd904, %rd905;
	// end inline asm
$L__tmp5970:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r393,%r394,%r395,%r396}, [%rd904];
	// end inline asm
	st.u32 	[%SP+1008], %r393;
	st.u32 	[%SP+1012], %r394;
	st.u32 	[%SP+1016], %r395;
	st.u32 	[%SP+1020], %r396;
	.loc	20 56 5
	ld.u32 	%r397, [%SP+1008];
	ld.u32 	%r398, [%SP+1012];
	ld.u32 	%r399, [%SP+1016];
	ld.u32 	%r400, [%SP+1020];
$L__tmp5971:
	.loc	20 64 40
	st.u32 	[%rd909+12], %r400;
	st.u32 	[%rd909+8], %r399;
	st.u32 	[%rd909+4], %r398;
	st.u32 	[%rd909], %r397;
$L__tmp5972:
	.loc	20 63 42
	add.s32 	%r117, %r116, 16;
$L__tmp5973:
	mov.u32 	%r720, %r117;
$L__tmp5974:
	bra.uni 	$L__BB24_172;
$L__tmp5975:

$L__BB24_174:
	.loc	20 65 5
	ld.f32 	%f1193, [%SP+1040];
	ld.f32 	%f1194, [%SP+1044];
	ld.f32 	%f1195, [%SP+1048];
	ld.f32 	%f1196, [%SP+1052];
$L__tmp5976:
	.loc	20 317 16
	st.f32 	[%rd73+12], %f1196;
	st.f32 	[%rd73+8], %f1195;
	st.f32 	[%rd73+4], %f1194;
	st.f32 	[%rd73], %f1193;
	.loc	20 318 9
	ld.u64 	%rd74, [%SP+3112];
	add.s64 	%rd75, %rd72, 16;
$L__tmp5977:
	.loc	20 318 16
	bra.uni	$L__tmp5978;
$L__tmp5978:
	.loc	20 63 18
	mov.u32 	%r375, 0;
	mov.b32 	%r118, %r375;
$L__tmp5979:
	.loc	20 63 5
	mov.u32 	%r721, %r118;
$L__tmp5980:
	bra.uni 	$L__BB24_175;

$L__BB24_175:
	mov.u32 	%r119, %r721;
$L__tmp5981:
	cvt.s64.s32 	%rd888, %r119;
	setp.lt.u64 	%p94, %rd888, 16;
	not.pred 	%p95, %p94;
	@%p95 bra 	$L__BB24_177;
	bra.uni 	$L__BB24_176;

$L__BB24_176:
$L__tmp5982:
	.loc	20 64 9
	cvt.s64.s32 	%rd900, %r119;
	add.u64 	%rd901, %SP, 992;
	add.s64 	%rd902, %rd901, %rd900;
	cvt.s64.s32 	%rd903, %r119;
	add.s64 	%rd898, %rd75, %rd903;
$L__tmp5983:
	.loc	20 64 40
	bra.uni	$L__tmp5984;
$L__tmp5984:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd897, %rd898;
	// end inline asm
$L__tmp5985:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r385,%r386,%r387,%r388}, [%rd897];
	// end inline asm
	st.u32 	[%SP+976], %r385;
	st.u32 	[%SP+980], %r386;
	st.u32 	[%SP+984], %r387;
	st.u32 	[%SP+988], %r388;
	.loc	20 56 5
	ld.u32 	%r389, [%SP+976];
	ld.u32 	%r390, [%SP+980];
	ld.u32 	%r391, [%SP+984];
	ld.u32 	%r392, [%SP+988];
$L__tmp5986:
	.loc	20 64 40
	st.u32 	[%rd902+12], %r392;
	st.u32 	[%rd902+8], %r391;
	st.u32 	[%rd902+4], %r390;
	st.u32 	[%rd902], %r389;
$L__tmp5987:
	.loc	20 63 42
	add.s32 	%r120, %r119, 16;
$L__tmp5988:
	mov.u32 	%r721, %r120;
$L__tmp5989:
	bra.uni 	$L__BB24_175;
$L__tmp5990:

$L__BB24_177:
	.loc	20 65 5
	ld.f32 	%f1197, [%SP+992];
	ld.f32 	%f1198, [%SP+996];
	ld.f32 	%f1199, [%SP+1000];
	ld.f32 	%f1200, [%SP+1004];
$L__tmp5991:
	.loc	20 318 16
	st.f32 	[%rd74+12], %f1200;
	st.f32 	[%rd74+8], %f1199;
	st.f32 	[%rd74+4], %f1198;
	st.f32 	[%rd74], %f1197;
	.loc	20 319 9
	ld.u64 	%rd76, [%SP+3120];
	add.s64 	%rd77, %rd72, 32;
$L__tmp5992:
	.loc	20 319 16
	bra.uni	$L__tmp5993;
$L__tmp5993:
	.loc	20 63 18
	mov.u32 	%r376, 0;
	mov.b32 	%r121, %r376;
$L__tmp5994:
	.loc	20 63 5
	mov.u32 	%r722, %r121;
$L__tmp5995:
	bra.uni 	$L__BB24_178;

$L__BB24_178:
	mov.u32 	%r122, %r722;
$L__tmp5996:
	cvt.s64.s32 	%rd889, %r122;
	setp.lt.u64 	%p96, %rd889, 16;
	not.pred 	%p97, %p96;
	@%p97 bra 	$L__BB24_180;
	bra.uni 	$L__BB24_179;

$L__BB24_179:
$L__tmp5997:
	.loc	20 64 9
	cvt.s64.s32 	%rd893, %r122;
	add.u64 	%rd894, %SP, 960;
	add.s64 	%rd895, %rd894, %rd893;
	cvt.s64.s32 	%rd896, %r122;
	add.s64 	%rd891, %rd77, %rd896;
$L__tmp5998:
	.loc	20 64 40
	bra.uni	$L__tmp5999;
$L__tmp5999:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd890, %rd891;
	// end inline asm
$L__tmp6000:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r377,%r378,%r379,%r380}, [%rd890];
	// end inline asm
	st.u32 	[%SP+944], %r377;
	st.u32 	[%SP+948], %r378;
	st.u32 	[%SP+952], %r379;
	st.u32 	[%SP+956], %r380;
	.loc	20 56 5
	ld.u32 	%r381, [%SP+944];
	ld.u32 	%r382, [%SP+948];
	ld.u32 	%r383, [%SP+952];
	ld.u32 	%r384, [%SP+956];
$L__tmp6001:
	.loc	20 64 40
	st.u32 	[%rd895+12], %r384;
	st.u32 	[%rd895+8], %r383;
	st.u32 	[%rd895+4], %r382;
	st.u32 	[%rd895], %r381;
$L__tmp6002:
	.loc	20 63 42
	add.s32 	%r123, %r122, 16;
$L__tmp6003:
	mov.u32 	%r722, %r123;
$L__tmp6004:
	bra.uni 	$L__BB24_178;
$L__tmp6005:

$L__BB24_180:
	.loc	20 65 5
	ld.f32 	%f1201, [%SP+960];
	ld.f32 	%f1202, [%SP+964];
	ld.f32 	%f1203, [%SP+968];
	ld.f32 	%f1204, [%SP+972];
$L__tmp6006:
	.loc	20 319 16
	st.f32 	[%rd76+12], %f1204;
	st.f32 	[%rd76+8], %f1203;
	st.f32 	[%rd76+4], %f1202;
	st.f32 	[%rd76], %f1201;
	bra.uni 	$L__BB24_182;
$L__tmp6007:

$L__BB24_181:
	.loc	20 323 9
	ld.u64 	%rd874, [%SP+3104];
	mov.f32 	%f1191, 0f00000000;
	st.f32 	[%rd874+12], %f1191;
	st.f32 	[%rd874+8], %f1191;
	st.f32 	[%rd874+4], %f1191;
	mov.f32 	%f1192, 0f3F800000;
	st.f32 	[%rd874], %f1192;
	.loc	20 324 9
	ld.u64 	%rd875, [%SP+3112];
	st.f32 	[%rd875+12], %f1191;
	st.f32 	[%rd875+8], %f1191;
	st.f32 	[%rd875+4], %f1192;
	st.f32 	[%rd875], %f1191;
	.loc	20 325 9
	ld.u64 	%rd876, [%SP+3120];
	st.f32 	[%rd876+12], %f1191;
	st.f32 	[%rd876+8], %f1192;
	st.f32 	[%rd876+4], %f1191;
	st.f32 	[%rd876], %f1191;
	bra.uni 	$L__BB24_182;

$L__BB24_182:
	bra.uni 	$L__BB24_183;
$L__tmp6008:

$L__BB24_183:
	.loc	20 343 9
	setp.eq.s32 	%p139, %r65, 0;
	not.pred 	%p140, %p139;
	@%p140 bra 	$L__BB24_185;
	bra.uni 	$L__BB24_184;

$L__BB24_184:
$L__tmp6009:
	.loc	20 345 13
	ld.u64 	%rd1449, [%SP+3152];
	ld.v4.u32 	{%r527, %r528, %r529, %r530}, [%SP+3184];
	st.v4.u32 	[%rd1449], {%r527, %r528, %r529, %r530};
	.loc	20 346 13
	ld.u64 	%rd1450, [%SP+3160];
	ld.v4.u32 	{%r535, %r536, %r537, %r538}, [%SP+3200];
	st.v4.u32 	[%rd1450], {%r535, %r536, %r537, %r538};
	.loc	20 347 13
	ld.u64 	%rd1451, [%SP+3168];
	ld.v4.u32 	{%r543, %r544, %r545, %r546}, [%SP+3216];
	st.v4.u32 	[%rd1451], {%r543, %r544, %r545, %r546};
	bra.uni 	$L__BB24_186;
$L__tmp6010:

$L__BB24_185:
	.loc	20 352 25
	ld.u64 	%rd1443, [%SP+3152];
	ld.v4.u32 	{%r503, %r504, %r505, %r506}, [%rd1443];
	st.v4.u32 	[%SP+3232], {%r503, %r504, %r505, %r506};
	.loc	20 352 36
	ld.u64 	%rd1444, [%SP+3160];
	ld.v4.u32 	{%r511, %r512, %r513, %r514}, [%rd1444];
	st.v4.u32 	[%SP+3248], {%r511, %r512, %r513, %r514};
	.loc	20 352 47
	ld.u64 	%rd1445, [%SP+3168];
	ld.v4.u32 	{%r519, %r520, %r521, %r522}, [%rd1445];
	st.v4.u32 	[%SP+3264], {%r519, %r520, %r521, %r522};
	.loc	20 353 13
	ld.u64 	%rd1446, [%SP+3152];
	ld.f32 	%f2032, [%SP+3184];
	ld.f32 	%f2033, [%SP+3188];
	ld.f32 	%f2034, [%SP+3192];
	ld.f32 	%f2035, [%SP+3196];
	ld.f32 	%f2036, [%SP+3232];
	ld.f32 	%f2037, [%SP+3236];
	ld.f32 	%f2038, [%SP+3240];
	ld.f32 	%f2039, [%SP+3244];
	ld.f32 	%f2040, [%SP+3248];
	ld.f32 	%f2041, [%SP+3252];
	ld.f32 	%f2042, [%SP+3256];
	ld.f32 	%f2043, [%SP+3260];
	ld.f32 	%f2044, [%SP+3264];
	ld.f32 	%f2045, [%SP+3268];
	ld.f32 	%f2046, [%SP+3272];
	ld.f32 	%f2047, [%SP+3276];
	st.f32 	[%SP+876], %f2035;
	st.f32 	[%SP+872], %f2034;
	st.f32 	[%SP+868], %f2033;
	st.f32 	[%SP+864], %f2032;
	st.f32 	[%SP+892], %f2039;
	st.f32 	[%SP+888], %f2038;
	st.f32 	[%SP+884], %f2037;
	st.f32 	[%SP+880], %f2036;
	st.f32 	[%SP+908], %f2043;
	st.f32 	[%SP+904], %f2042;
	st.f32 	[%SP+900], %f2041;
	st.f32 	[%SP+896], %f2040;
	st.f32 	[%SP+924], %f2047;
	st.f32 	[%SP+920], %f2046;
	st.f32 	[%SP+916], %f2045;
	st.f32 	[%SP+912], %f2044;
	.loc	20 353 18
	bra.uni	$L__tmp6011;
$L__tmp6011:
	.loc	20 73 5
	ld.f32 	%f2048, [%SP+864];
	ld.f32 	%f2049, [%SP+880];
	mul.f32 	%f2050, %f2048, %f2049;
	ld.f32 	%f2051, [%SP+868];
	ld.f32 	%f2052, [%SP+896];
	mul.f32 	%f2053, %f2051, %f2052;
	add.f32 	%f2054, %f2050, %f2053;
	ld.f32 	%f2055, [%SP+872];
	ld.f32 	%f2056, [%SP+912];
	mul.f32 	%f2057, %f2055, %f2056;
	add.f32 	%f2058, %f2054, %f2057;
	st.f32 	[%SP+928], %f2058;
	.loc	20 74 5
	ld.f32 	%f2059, [%SP+864];
	ld.f32 	%f2060, [%SP+884];
	mul.f32 	%f2061, %f2059, %f2060;
	ld.f32 	%f2062, [%SP+868];
	ld.f32 	%f2063, [%SP+900];
	mul.f32 	%f2064, %f2062, %f2063;
	add.f32 	%f2065, %f2061, %f2064;
	ld.f32 	%f2066, [%SP+872];
	ld.f32 	%f2067, [%SP+916];
	mul.f32 	%f2068, %f2066, %f2067;
	add.f32 	%f2069, %f2065, %f2068;
	st.f32 	[%SP+932], %f2069;
	.loc	20 75 5
	ld.f32 	%f2070, [%SP+864];
	ld.f32 	%f2071, [%SP+888];
	mul.f32 	%f2072, %f2070, %f2071;
	ld.f32 	%f2073, [%SP+868];
	ld.f32 	%f2074, [%SP+904];
	mul.f32 	%f2075, %f2073, %f2074;
	add.f32 	%f2076, %f2072, %f2075;
	ld.f32 	%f2077, [%SP+872];
	ld.f32 	%f2078, [%SP+920];
	mul.f32 	%f2079, %f2077, %f2078;
	add.f32 	%f2080, %f2076, %f2079;
	st.f32 	[%SP+936], %f2080;
	.loc	20 76 5
	ld.f32 	%f2081, [%SP+864];
	ld.f32 	%f2082, [%SP+892];
	mul.f32 	%f2083, %f2081, %f2082;
	ld.f32 	%f2084, [%SP+868];
	ld.f32 	%f2085, [%SP+908];
	mul.f32 	%f2086, %f2084, %f2085;
	add.f32 	%f2087, %f2083, %f2086;
	ld.f32 	%f2088, [%SP+872];
	ld.f32 	%f2089, [%SP+924];
	mul.f32 	%f2090, %f2088, %f2089;
	add.f32 	%f2091, %f2087, %f2090;
	ld.f32 	%f2092, [%SP+876];
	add.f32 	%f2093, %f2091, %f2092;
	st.f32 	[%SP+940], %f2093;
	.loc	20 78 5
	ld.f32 	%f2094, [%SP+928];
	ld.f32 	%f2095, [%SP+932];
	ld.f32 	%f2096, [%SP+936];
	ld.f32 	%f2097, [%SP+940];
$L__tmp6012:
	.loc	20 353 18
	st.f32 	[%rd1446+12], %f2097;
	st.f32 	[%rd1446+8], %f2096;
	st.f32 	[%rd1446+4], %f2095;
	st.f32 	[%rd1446], %f2094;
	.loc	20 354 13
	ld.u64 	%rd1447, [%SP+3160];
	ld.f32 	%f2098, [%SP+3200];
	ld.f32 	%f2099, [%SP+3204];
	ld.f32 	%f2100, [%SP+3208];
	ld.f32 	%f2101, [%SP+3212];
	ld.f32 	%f2102, [%SP+3232];
	ld.f32 	%f2103, [%SP+3236];
	ld.f32 	%f2104, [%SP+3240];
	ld.f32 	%f2105, [%SP+3244];
	ld.f32 	%f2106, [%SP+3248];
	ld.f32 	%f2107, [%SP+3252];
	ld.f32 	%f2108, [%SP+3256];
	ld.f32 	%f2109, [%SP+3260];
	ld.f32 	%f2110, [%SP+3264];
	ld.f32 	%f2111, [%SP+3268];
	ld.f32 	%f2112, [%SP+3272];
	ld.f32 	%f2113, [%SP+3276];
	st.f32 	[%SP+796], %f2101;
	st.f32 	[%SP+792], %f2100;
	st.f32 	[%SP+788], %f2099;
	st.f32 	[%SP+784], %f2098;
	st.f32 	[%SP+812], %f2105;
	st.f32 	[%SP+808], %f2104;
	st.f32 	[%SP+804], %f2103;
	st.f32 	[%SP+800], %f2102;
	st.f32 	[%SP+828], %f2109;
	st.f32 	[%SP+824], %f2108;
	st.f32 	[%SP+820], %f2107;
	st.f32 	[%SP+816], %f2106;
	st.f32 	[%SP+844], %f2113;
	st.f32 	[%SP+840], %f2112;
	st.f32 	[%SP+836], %f2111;
	st.f32 	[%SP+832], %f2110;
	.loc	20 354 18
	bra.uni	$L__tmp6013;
$L__tmp6013:
	.loc	20 73 5
	ld.f32 	%f2114, [%SP+784];
	ld.f32 	%f2115, [%SP+800];
	mul.f32 	%f2116, %f2114, %f2115;
	ld.f32 	%f2117, [%SP+788];
	ld.f32 	%f2118, [%SP+816];
	mul.f32 	%f2119, %f2117, %f2118;
	add.f32 	%f2120, %f2116, %f2119;
	ld.f32 	%f2121, [%SP+792];
	ld.f32 	%f2122, [%SP+832];
	mul.f32 	%f2123, %f2121, %f2122;
	add.f32 	%f2124, %f2120, %f2123;
	st.f32 	[%SP+848], %f2124;
	.loc	20 74 5
	ld.f32 	%f2125, [%SP+784];
	ld.f32 	%f2126, [%SP+804];
	mul.f32 	%f2127, %f2125, %f2126;
	ld.f32 	%f2128, [%SP+788];
	ld.f32 	%f2129, [%SP+820];
	mul.f32 	%f2130, %f2128, %f2129;
	add.f32 	%f2131, %f2127, %f2130;
	ld.f32 	%f2132, [%SP+792];
	ld.f32 	%f2133, [%SP+836];
	mul.f32 	%f2134, %f2132, %f2133;
	add.f32 	%f2135, %f2131, %f2134;
	st.f32 	[%SP+852], %f2135;
	.loc	20 75 5
	ld.f32 	%f2136, [%SP+784];
	ld.f32 	%f2137, [%SP+808];
	mul.f32 	%f2138, %f2136, %f2137;
	ld.f32 	%f2139, [%SP+788];
	ld.f32 	%f2140, [%SP+824];
	mul.f32 	%f2141, %f2139, %f2140;
	add.f32 	%f2142, %f2138, %f2141;
	ld.f32 	%f2143, [%SP+792];
	ld.f32 	%f2144, [%SP+840];
	mul.f32 	%f2145, %f2143, %f2144;
	add.f32 	%f2146, %f2142, %f2145;
	st.f32 	[%SP+856], %f2146;
	.loc	20 76 5
	ld.f32 	%f2147, [%SP+784];
	ld.f32 	%f2148, [%SP+812];
	mul.f32 	%f2149, %f2147, %f2148;
	ld.f32 	%f2150, [%SP+788];
	ld.f32 	%f2151, [%SP+828];
	mul.f32 	%f2152, %f2150, %f2151;
	add.f32 	%f2153, %f2149, %f2152;
	ld.f32 	%f2154, [%SP+792];
	ld.f32 	%f2155, [%SP+844];
	mul.f32 	%f2156, %f2154, %f2155;
	add.f32 	%f2157, %f2153, %f2156;
	ld.f32 	%f2158, [%SP+796];
	add.f32 	%f2159, %f2157, %f2158;
	st.f32 	[%SP+860], %f2159;
	.loc	20 78 5
	ld.f32 	%f2160, [%SP+848];
	ld.f32 	%f2161, [%SP+852];
	ld.f32 	%f2162, [%SP+856];
	ld.f32 	%f2163, [%SP+860];
$L__tmp6014:
	.loc	20 354 18
	st.f32 	[%rd1447+12], %f2163;
	st.f32 	[%rd1447+8], %f2162;
	st.f32 	[%rd1447+4], %f2161;
	st.f32 	[%rd1447], %f2160;
	.loc	20 355 13
	ld.u64 	%rd1448, [%SP+3168];
	ld.f32 	%f2164, [%SP+3216];
	ld.f32 	%f2165, [%SP+3220];
	ld.f32 	%f2166, [%SP+3224];
	ld.f32 	%f2167, [%SP+3228];
	ld.f32 	%f2168, [%SP+3232];
	ld.f32 	%f2169, [%SP+3236];
	ld.f32 	%f2170, [%SP+3240];
	ld.f32 	%f2171, [%SP+3244];
	ld.f32 	%f2172, [%SP+3248];
	ld.f32 	%f2173, [%SP+3252];
	ld.f32 	%f2174, [%SP+3256];
	ld.f32 	%f2175, [%SP+3260];
	ld.f32 	%f2176, [%SP+3264];
	ld.f32 	%f2177, [%SP+3268];
	ld.f32 	%f2178, [%SP+3272];
	ld.f32 	%f2179, [%SP+3276];
	st.f32 	[%SP+716], %f2167;
	st.f32 	[%SP+712], %f2166;
	st.f32 	[%SP+708], %f2165;
	st.f32 	[%SP+704], %f2164;
	st.f32 	[%SP+732], %f2171;
	st.f32 	[%SP+728], %f2170;
	st.f32 	[%SP+724], %f2169;
	st.f32 	[%SP+720], %f2168;
	st.f32 	[%SP+748], %f2175;
	st.f32 	[%SP+744], %f2174;
	st.f32 	[%SP+740], %f2173;
	st.f32 	[%SP+736], %f2172;
	st.f32 	[%SP+764], %f2179;
	st.f32 	[%SP+760], %f2178;
	st.f32 	[%SP+756], %f2177;
	st.f32 	[%SP+752], %f2176;
	.loc	20 355 18
	bra.uni	$L__tmp6015;
$L__tmp6015:
	.loc	20 73 5
	ld.f32 	%f2180, [%SP+704];
	ld.f32 	%f2181, [%SP+720];
	mul.f32 	%f2182, %f2180, %f2181;
	ld.f32 	%f2183, [%SP+708];
	ld.f32 	%f2184, [%SP+736];
	mul.f32 	%f2185, %f2183, %f2184;
	add.f32 	%f2186, %f2182, %f2185;
	ld.f32 	%f2187, [%SP+712];
	ld.f32 	%f2188, [%SP+752];
	mul.f32 	%f2189, %f2187, %f2188;
	add.f32 	%f2190, %f2186, %f2189;
	st.f32 	[%SP+768], %f2190;
	.loc	20 74 5
	ld.f32 	%f2191, [%SP+704];
	ld.f32 	%f2192, [%SP+724];
	mul.f32 	%f2193, %f2191, %f2192;
	ld.f32 	%f2194, [%SP+708];
	ld.f32 	%f2195, [%SP+740];
	mul.f32 	%f2196, %f2194, %f2195;
	add.f32 	%f2197, %f2193, %f2196;
	ld.f32 	%f2198, [%SP+712];
	ld.f32 	%f2199, [%SP+756];
	mul.f32 	%f2200, %f2198, %f2199;
	add.f32 	%f2201, %f2197, %f2200;
	st.f32 	[%SP+772], %f2201;
	.loc	20 75 5
	ld.f32 	%f2202, [%SP+704];
	ld.f32 	%f2203, [%SP+728];
	mul.f32 	%f2204, %f2202, %f2203;
	ld.f32 	%f2205, [%SP+708];
	ld.f32 	%f2206, [%SP+744];
	mul.f32 	%f2207, %f2205, %f2206;
	add.f32 	%f2208, %f2204, %f2207;
	ld.f32 	%f2209, [%SP+712];
	ld.f32 	%f2210, [%SP+760];
	mul.f32 	%f2211, %f2209, %f2210;
	add.f32 	%f2212, %f2208, %f2211;
	st.f32 	[%SP+776], %f2212;
	.loc	20 76 5
	ld.f32 	%f2213, [%SP+704];
	ld.f32 	%f2214, [%SP+732];
	mul.f32 	%f2215, %f2213, %f2214;
	ld.f32 	%f2216, [%SP+708];
	ld.f32 	%f2217, [%SP+748];
	mul.f32 	%f2218, %f2216, %f2217;
	add.f32 	%f2219, %f2215, %f2218;
	ld.f32 	%f2220, [%SP+712];
	ld.f32 	%f2221, [%SP+764];
	mul.f32 	%f2222, %f2220, %f2221;
	add.f32 	%f2223, %f2219, %f2222;
	ld.f32 	%f2224, [%SP+716];
	add.f32 	%f2225, %f2223, %f2224;
	st.f32 	[%SP+780], %f2225;
	.loc	20 78 5
	ld.f32 	%f2226, [%SP+768];
	ld.f32 	%f2227, [%SP+772];
	ld.f32 	%f2228, [%SP+776];
	ld.f32 	%f2229, [%SP+780];
$L__tmp6016:
	.loc	20 355 18
	st.f32 	[%rd1448+12], %f2229;
	st.f32 	[%rd1448+8], %f2228;
	st.f32 	[%rd1448+4], %f2227;
	st.f32 	[%rd1448], %f2226;
	bra.uni 	$L__BB24_186;
$L__tmp6017:

$L__BB24_186:
	.loc	20 336 40
	add.s32 	%r124, %r65, 1;
$L__tmp6018:
	mov.u32 	%r703, %r124;
$L__tmp6019:
	bra.uni 	$L__BB24_97;
$L__tmp6020:

$L__BB24_187:
	.loc	20 0 40
	add.u64 	%rd838, %SP, 3296;
	mov.b64 	%rd839, %rd838;
	st.u64 	[%SP+656], %rd839;
	add.u64 	%rd840, %SP, 3312;
	mov.b64 	%rd841, %rd840;
	st.u64 	[%SP+664], %rd841;
	add.u64 	%rd842, %SP, 3328;
	mov.b64 	%rd843, %rd842;
	st.u64 	[%SP+672], %rd843;
	add.u64 	%rd844, %SP, 3280;
	mov.b64 	%rd845, %rd844;
	st.u64 	[%SP+680], %rd845;
	.loc	17 833 12
	bra.uni	$L__tmp6021;
$L__tmp6021:
	.loc	20 405 5
	ld.u64 	%rd846, [%SP+656];
	ld.f32 	%f1158, [%rd846];
	ld.u64 	%rd847, [%SP+680];
	ld.f32 	%f1159, [%rd847];
	mul.f32 	%f1160, %f1158, %f1159;
	ld.u64 	%rd848, [%SP+656];
	ld.f32 	%f1161, [%rd848+4];
	ld.u64 	%rd849, [%SP+680];
	ld.f32 	%f1162, [%rd849+4];
	mul.f32 	%f1163, %f1161, %f1162;
	add.f32 	%f1164, %f1160, %f1163;
	ld.u64 	%rd850, [%SP+656];
	ld.f32 	%f1165, [%rd850+8];
	ld.u64 	%rd851, [%SP+680];
	ld.f32 	%f1166, [%rd851+8];
	mul.f32 	%f1167, %f1165, %f1166;
	add.f32 	%f1168, %f1164, %f1167;
	st.f32 	[%SP+688], %f1168;
	.loc	20 406 5
	ld.u64 	%rd852, [%SP+664];
	ld.f32 	%f1169, [%rd852];
	ld.u64 	%rd853, [%SP+680];
	ld.f32 	%f1170, [%rd853];
	mul.f32 	%f1171, %f1169, %f1170;
	ld.u64 	%rd854, [%SP+664];
	ld.f32 	%f1172, [%rd854+4];
	ld.u64 	%rd855, [%SP+680];
	ld.f32 	%f1173, [%rd855+4];
	mul.f32 	%f1174, %f1172, %f1173;
	add.f32 	%f1175, %f1171, %f1174;
	ld.u64 	%rd856, [%SP+664];
	ld.f32 	%f1176, [%rd856+8];
	ld.u64 	%rd857, [%SP+680];
	ld.f32 	%f1177, [%rd857+8];
	mul.f32 	%f1178, %f1176, %f1177;
	add.f32 	%f1179, %f1175, %f1178;
	st.f32 	[%SP+692], %f1179;
	.loc	20 407 5
	ld.u64 	%rd858, [%SP+672];
	ld.f32 	%f1180, [%rd858];
	ld.u64 	%rd859, [%SP+680];
	ld.f32 	%f1181, [%rd859];
	mul.f32 	%f1182, %f1180, %f1181;
	ld.u64 	%rd860, [%SP+672];
	ld.f32 	%f1183, [%rd860+4];
	ld.u64 	%rd861, [%SP+680];
	ld.f32 	%f1184, [%rd861+4];
	mul.f32 	%f1185, %f1183, %f1184;
	add.f32 	%f1186, %f1182, %f1185;
	ld.u64 	%rd862, [%SP+672];
	ld.f32 	%f1187, [%rd862+8];
	ld.u64 	%rd863, [%SP+680];
	ld.f32 	%f1188, [%rd863+8];
	mul.f32 	%f1189, %f1187, %f1188;
	add.f32 	%f1190, %f1186, %f1189;
	st.f32 	[%SP+696], %f1190;
	.loc	20 408 5
	ld.f32 	%f31, [%SP+696];
	ld.f32 	%f30, [%SP+692];
	ld.f32 	%f29, [%SP+688];
$L__tmp6022:
	.loc	17 833 5
	mov.f32 	%f2342, %f29;
	mov.f32 	%f2343, %f30;
	mov.f32 	%f2344, %f31;
	bra.uni 	$L__BB24_188;

$L__BB24_188:
	mov.f32 	%f34, %f2344;
	mov.f32 	%f33, %f2343;
	mov.f32 	%f32, %f2342;
$L__tmp6023:
	.loc	10 29 27
	st.f32 	[%SP+6196], %f32;
	st.f32 	[%SP+6200], %f33;
	st.f32 	[%SP+6204], %f34;
	add.u64 	%rd1503, %SP, 6196;
	mov.b64 	%rd1504, %rd1503;
	st.u64 	[%SP+624], %rd1504;
	.loc	10 29 13
	bra.uni	$L__tmp6024;
$L__tmp6024:
	.loc	3 260 5
	ld.u64 	%rd1505, [%SP+624];
	ld.f32 	%f2232, [%rd1505];
	ld.u64 	%rd1506, [%SP+624];
	ld.f32 	%f2233, [%rd1506+4];
	ld.u64 	%rd1507, [%SP+624];
	ld.f32 	%f2234, [%rd1507+8];
	add.u64 	%rd1508, %SP, 640;
	mov.b64 	%rd1509, %rd1508;
	st.u64 	[%SP+616], %rd1509;
	mov.f32 	%f2235, %f2232;
$L__tmp6025:
	.loc	3 0 5
	mov.f32 	%f2236, %f2233;
$L__tmp6026:
	mov.f32 	%f2237, %f2234;
$L__tmp6027:
	.loc	3 260 5
	bra.uni	$L__tmp6028;
$L__tmp6028:
	.loc	3 56 9
	ld.u64 	%rd1510, [%SP+616];
	st.f32 	[%rd1510], %f2235;
	.loc	3 56 20
	ld.u64 	%rd1511, [%SP+616];
	st.f32 	[%rd1511+4], %f2236;
	.loc	3 56 31
	ld.u64 	%rd1512, [%SP+616];
	st.f32 	[%rd1512+8], %f2237;
$L__tmp6029:
	.loc	3 260 5
	ld.f32 	%f2238, [%SP+640];
	ld.f32 	%f2239, [%SP+644];
	ld.f32 	%f2240, [%SP+648];
	ld.f32 	%f2241, [%SP+652];
$L__tmp6030:
	.loc	10 29 13
	st.f32 	[%rd40+12], %f2241;
	st.f32 	[%rd40+8], %f2240;
	st.f32 	[%rd40+4], %f2239;
	st.f32 	[%rd40], %f2238;
	.loc	10 31 18
	bra.uni	$L__tmp6031;
$L__tmp6031:
	.loc	17 586 5
	// begin inline asm
	call (%f2230), _optix_get_ray_tmin, ();
	// end inline asm
$L__tmp6032:
	.loc	17 587 5
	mov.f32 	%f2242, %f2230;
$L__tmp6033:
	.loc	10 31 18
	mov.f32 	%f2243, %f2242;
$L__tmp6034:
	.loc	10 32 16
	bra.uni	$L__tmp6035;
$L__tmp6035:
	.loc	17 593 5
	// begin inline asm
	call (%f2231), _optix_get_ray_tmax, ();
	// end inline asm
$L__tmp6036:
	.loc	17 594 5
	mov.f32 	%f2244, %f2231;
$L__tmp6037:
	.loc	10 32 16
	sub.f32 	%f2245, %f2244, %f2243;
	st.f32 	[%SP+6272], %f2245;
	add.u64 	%rd78, %SP, 6240;
	.loc	10 33 5
	add.s64 	%rd79, %rd78, 16;
	add.u64 	%rd1513, %SP, 6224;
	mov.b64 	%rd1514, %rd1513;
	st.u64 	[%SP+608], %rd1514;
	mov.f32 	%f35, %f2243;
$L__tmp6038:
	.loc	10 33 5
	bra.uni	$L__tmp6039;
$L__tmp6039:
	.loc	3 45 23
	mov.u64 	%rd1515, 0;
	mov.b64 	%rd80, %rd1515;
$L__tmp6040:
	.loc	3 45 9
	mov.u64 	%rd1811, %rd80;
$L__tmp6041:
	bra.uni 	$L__BB24_189;

$L__BB24_189:
	mov.u64 	%rd81, %rd1811;
$L__tmp6042:
	setp.lt.u64 	%p141, %rd81, 3;
	not.pred 	%p142, %p141;
	@%p142 bra 	$L__BB24_191;
	bra.uni 	$L__BB24_190;

$L__BB24_190:
$L__tmp6043:
	.loc	3 46 13
	ld.u64 	%rd1802, [%SP+608];
	shl.b64 	%rd1803, %rd81, 2;
	add.s64 	%rd1804, %rd1802, %rd1803;
	st.f32 	[%rd1804], %f35;
$L__tmp6044:
	.loc	3 45 38
	add.s64 	%rd82, %rd81, 1;
$L__tmp6045:
	mov.u64 	%rd1811, %rd82;
$L__tmp6046:
	bra.uni 	$L__BB24_189;
$L__tmp6047:

$L__BB24_191:
	.loc	3 0 38
	add.u64 	%rd1516, %SP, 6224;
	mov.b64 	%rd1517, %rd1516;
	st.u64 	[%SP+584], %rd1517;
	add.u64 	%rd1518, %SP, 592;
	mov.b64 	%rd1519, %rd1518;
	st.u64 	[%SP+576], %rd1519;
	.loc	10 33 14
	bra.uni	$L__tmp6048;
$L__tmp6048:
	.loc	3 99 23
	mov.u64 	%rd1520, 0;
	mov.b64 	%rd83, %rd1520;
$L__tmp6049:
	.loc	3 99 9
	mov.u64 	%rd1812, %rd83;
$L__tmp6050:
	bra.uni 	$L__BB24_192;

$L__BB24_192:
	mov.u64 	%rd84, %rd1812;
$L__tmp6051:
	setp.lt.u64 	%p143, %rd84, 3;
	not.pred 	%p144, %p143;
	@%p144 bra 	$L__BB24_199;
	bra.uni 	$L__BB24_193;

$L__BB24_193:
$L__tmp6052:
	.loc	3 100 13
	shl.b64 	%rd1785, %rd84, 2;
	add.s64 	%rd1786, %rd79, %rd1785;
	ld.f32 	%f2337, [%rd1786];
$L__tmp6053:
	ld.u64 	%rd1787, [%SP+584];
	shl.b64 	%rd1788, %rd84, 2;
	add.s64 	%rd1789, %rd1787, %rd1788;
	ld.f32 	%f2338, [%rd1789];
	mul.f32 	%f36, %f2337, %f2338;
	add.u64 	%rd1790, %SP, 592;
	mov.b64 	%rd1791, %rd1790;
	st.u64 	[%SP+568], %rd1791;
	mov.b64 	%rd85, %rd84;
$L__tmp6054:
	.loc	3 100 13
	bra.uni	$L__tmp6055;
$L__tmp6055:
	.loc	3 141 8
	setp.lt.u64 	%p278, %rd85, 3;
	not.pred 	%p279, %p278;
	@%p279 bra 	$L__BB24_195;
	bra.uni 	$L__BB24_194;

$L__BB24_194:
	bra.uni 	$L__BB24_196;

$L__BB24_195:
	.loc	3 141 23
	mov.u64 	%rd1792, $str;
	cvta.global.u64 	%rd1793, %rd1792;
	mov.u64 	%rd1794, $str$1;
	cvta.global.u64 	%rd1795, %rd1794;
	mov.u64 	%rd1796, __unnamed_2;
	cvta.global.u64 	%rd1797, %rd1796;
	mov.u32 	%r680, 141;
	{ // callseq 399, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1793;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1795;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r680;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1797;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 399
	bra.uni 	$L__BB24_196;

$L__BB24_196:
	.loc	3 142 9
	ld.u64 	%rd1798, [%SP+568];
	setp.ne.s64 	%p280, %rd1798, 0;
	not.pred 	%p281, %p280;
	not.pred 	%p282, %p281;
	@%p282 bra 	$L__BB24_198;
	bra.uni 	$L__BB24_197;

$L__BB24_197:
	mov.u32 	%r681, 0;
	mov.b32 	%r682, %r681;
	bra.uni 	$L__BB24_198;

$L__BB24_198:
	ld.u64 	%rd1799, [%SP+568];
	shl.b64 	%rd1800, %rd85, 2;
	add.s64 	%rd1801, %rd1799, %rd1800;
$L__tmp6056:
	.loc	3 100 13
	st.f32 	[%rd1801], %f36;
$L__tmp6057:
	.loc	3 99 38
	add.s64 	%rd86, %rd84, 1;
$L__tmp6058:
	mov.u64 	%rd1812, %rd86;
$L__tmp6059:
	bra.uni 	$L__BB24_192;
$L__tmp6060:

$L__BB24_199:
	.loc	3 101 9
	ld.f32 	%f2246, [%SP+592];
	ld.f32 	%f2247, [%SP+596];
	ld.f32 	%f2248, [%SP+600];
	ld.f32 	%f2249, [%SP+604];
$L__tmp6061:
	.loc	10 33 14
	st.f32 	[%SP+6220], %f2249;
	st.f32 	[%SP+6216], %f2248;
	st.f32 	[%SP+6212], %f2247;
	st.f32 	[%SP+6208], %f2246;
	mov.b64 	%rd1521, %rd78;
	st.u64 	[%SP+552], %rd1521;
	add.u64 	%rd1522, %SP, 6208;
	mov.b64 	%rd1523, %rd1522;
	st.u64 	[%SP+560], %rd1523;
	.loc	10 33 5
	bra.uni	$L__tmp6062;
$L__tmp6062:
	.loc	3 79 23
	mov.u64 	%rd1524, 0;
	mov.b64 	%rd87, %rd1524;
$L__tmp6063:
	.loc	3 79 9
	mov.u64 	%rd1813, %rd87;
$L__tmp6064:
	bra.uni 	$L__BB24_200;

$L__BB24_200:
	mov.u64 	%rd88, %rd1813;
$L__tmp6065:
	setp.lt.u64 	%p145, %rd88, 3;
	not.pred 	%p146, %p145;
	@%p146 bra 	$L__BB24_202;
	bra.uni 	$L__BB24_201;

$L__BB24_201:
$L__tmp6066:
	.loc	3 80 13
	ld.u64 	%rd1779, [%SP+560];
	shl.b64 	%rd1780, %rd88, 2;
	add.s64 	%rd1781, %rd1779, %rd1780;
	ld.f32 	%f2334, [%rd1781];
	ld.u64 	%rd1782, [%SP+552];
	shl.b64 	%rd1783, %rd88, 2;
	add.s64 	%rd1784, %rd1782, %rd1783;
	ld.f32 	%f2335, [%rd1784];
	add.f32 	%f2336, %f2335, %f2334;
	st.f32 	[%rd1784], %f2336;
$L__tmp6067:
	.loc	3 79 38
	add.s64 	%rd89, %rd88, 1;
$L__tmp6068:
	mov.u64 	%rd1813, %rd89;
$L__tmp6069:
	bra.uni 	$L__BB24_200;
$L__tmp6070:

$L__BB24_202:
	.loc	3 81 9
	ld.u64 	%rd1525, [%SP+552];
	setp.ne.s64 	%p147, %rd1525, 0;
	not.pred 	%p148, %p147;
	not.pred 	%p149, %p148;
	@%p149 bra 	$L__BB24_204;
	bra.uni 	$L__BB24_203;

$L__BB24_203:
	mov.u32 	%r607, 0;
	mov.b32 	%r608, %r607;
	bra.uni 	$L__BB24_204;

$L__BB24_204:
	ld.u64 	%rd1526, [%SP+552];
	mov.b64 	%rd1527, %rd1526;
	st.u64 	[%SP+544], %rd1527;
	ld.u64 	%rd1528, [%SP+544];
$L__tmp6071:
	.loc	10 35 16
	bra.uni	$L__tmp6072;
$L__tmp6072:
	.loc	17 600 5
	// begin inline asm
	call (%f2250), _optix_get_ray_time, ();
	// end inline asm
$L__tmp6073:
	.loc	17 601 5
	mov.f32 	%f2251, %f2250;
$L__tmp6074:
	.loc	10 35 16
	st.f32 	[%SP+6276], %f2251;
	.loc	10 36 5
	ld.f32 	%f2252, [%SP+6240];
	ld.f32 	%f2253, [%SP+6244];
	ld.f32 	%f2254, [%SP+6248];
	ld.f32 	%f2255, [%SP+6252];
	ld.f32 	%f2256, [%SP+6256];
	ld.f32 	%f2257, [%SP+6260];
	ld.f32 	%f2258, [%SP+6264];
	ld.f32 	%f2259, [%SP+6268];
	ld.f32 	%f2260, [%SP+6272];
	ld.f32 	%f2261, [%SP+6276];
	ld.u8 	%rs31, [%SP+6280];
	ld.u8 	%rs32, [%SP+6281];
	ld.u8 	%rs33, [%SP+6282];
	ld.u8 	%rs34, [%SP+6283];
	ld.u8 	%rs35, [%SP+6284];
	ld.u8 	%rs36, [%SP+6285];
	ld.u8 	%rs37, [%SP+6286];
	ld.u8 	%rs38, [%SP+6287];
$L__tmp6075:
	.loc	12 17 17
	st.u8 	[%SP+6383], %rs38;
	st.u8 	[%SP+6382], %rs37;
	st.u8 	[%SP+6381], %rs36;
	st.u8 	[%SP+6380], %rs35;
	st.u8 	[%SP+6379], %rs34;
	st.u8 	[%SP+6378], %rs33;
	st.u8 	[%SP+6377], %rs32;
	st.u8 	[%SP+6376], %rs31;
	st.f32 	[%SP+6372], %f2261;
	st.f32 	[%SP+6368], %f2260;
	st.f32 	[%SP+6364], %f2259;
	st.f32 	[%SP+6360], %f2258;
	st.f32 	[%SP+6356], %f2257;
	st.f32 	[%SP+6352], %f2256;
	st.f32 	[%SP+6348], %f2255;
	st.f32 	[%SP+6344], %f2254;
	st.f32 	[%SP+6340], %f2253;
	st.f32 	[%SP+6336], %f2252;
	add.u64 	%rd90, %SP, 6336;
	.loc	12 19 5
	add.s64 	%rd91, %rd1, 32;
$L__tmp6076:
	.loc	12 0 5
	mov.b64 	%rd1529, %rd90;
	st.u64 	[%SP+448], %rd1529;
	.loc	12 19 11
	bra.uni	$L__tmp6077;
$L__tmp6077:
	.loc	9 168 9
	ld.u64 	%rd92, [%SP+448];
	mov.b64 	%rd1530, %rd91;
	st.u64 	[%SP+408], %rd1530;
$L__tmp6078:
	.loc	9 168 22
	bra.uni	$L__tmp6079;
$L__tmp6079:
	.loc	9 145 25
	ld.u64 	%rd93, [%SP+408];
$L__tmp6080:
	.loc	9 0 25
	mov.u64 	%rd1531, 3;
	mov.b64 	%rd94, %rd1531;
$L__tmp6081:
	.loc	9 145 27
	bra.uni	$L__tmp6082;
$L__tmp6082:
	.loc	9 92 8
	setp.lt.u64 	%p150, %rd94, 4;
	not.pred 	%p151, %p150;
	@%p151 bra 	$L__BB24_206;
	bra.uni 	$L__BB24_205;

$L__BB24_205:
	bra.uni 	$L__BB24_207;

$L__BB24_206:
	.loc	9 92 23
	mov.u64 	%rd1532, $str;
	cvta.global.u64 	%rd1533, %rd1532;
	mov.u64 	%rd1534, $str$2;
	cvta.global.u64 	%rd1535, %rd1534;
	mov.u64 	%rd1536, __unnamed_3;
	cvta.global.u64 	%rd1537, %rd1536;
	mov.u32 	%r609, 92;
	{ // callseq 382, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1533;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1535;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r609;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1537;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 382
	bra.uni 	$L__BB24_207;

$L__BB24_207:
	.loc	9 93 9
	setp.ne.s64 	%p152, %rd93, 0;
	not.pred 	%p153, %p152;
	not.pred 	%p154, %p153;
	@%p154 bra 	$L__BB24_209;
	bra.uni 	$L__BB24_208;

$L__BB24_208:
	mov.u32 	%r610, 0;
	mov.b32 	%r611, %r610;
	bra.uni 	$L__BB24_209;

$L__BB24_209:
	shl.b64 	%rd1538, %rd94, 4;
	add.s64 	%rd1539, %rd93, %rd1538;
$L__tmp6083:
	.loc	9 145 27
	ld.f32 	%f2262, [%rd1539];
	ld.f32 	%f2263, [%rd1539+4];
	ld.f32 	%f2264, [%rd1539+8];
	ld.f32 	%f2265, [%rd1539+12];
	st.f32 	[%SP+444], %f2265;
	st.f32 	[%SP+440], %f2264;
	st.f32 	[%SP+436], %f2263;
	st.f32 	[%SP+432], %f2262;
$L__tmp6084:
	.loc	9 146 23
	mov.u64 	%rd1540, 0;
	mov.b64 	%rd95, %rd1540;
$L__tmp6085:
	.loc	9 146 9
	mov.u64 	%rd1814, %rd95;
$L__tmp6086:
	bra.uni 	$L__BB24_210;

$L__BB24_210:
	mov.u64 	%rd96, %rd1814;
$L__tmp6087:
	setp.lt.u64 	%p155, %rd96, 3;
	not.pred 	%p156, %p155;
	@%p156 bra 	$L__BB24_235;
	bra.uni 	$L__BB24_211;

$L__BB24_211:
	.loc	9 0 9
	mov.b64 	%rd1728, %rd92;
	st.u64 	[%SP+400], %rd1728;
	mov.b64 	%rd97, %rd96;
$L__tmp6088:
	.loc	9 147 27
	bra.uni	$L__tmp6089;
$L__tmp6089:
	.loc	3 136 8
	setp.lt.u64 	%p256, %rd97, 3;
	not.pred 	%p257, %p256;
	@%p257 bra 	$L__BB24_213;
	bra.uni 	$L__BB24_212;

$L__BB24_212:
	bra.uni 	$L__BB24_214;

$L__BB24_213:
	.loc	3 136 23
	mov.u64 	%rd1729, $str;
	cvta.global.u64 	%rd1730, %rd1729;
	mov.u64 	%rd1731, $str$1;
	cvta.global.u64 	%rd1732, %rd1731;
	mov.u64 	%rd1733, __unnamed_1;
	cvta.global.u64 	%rd1734, %rd1733;
	mov.u32 	%r668, 136;
	{ // callseq 394, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1730;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1732;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r668;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1734;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 394
	bra.uni 	$L__BB24_214;

$L__BB24_214:
	.loc	3 137 9
	ld.u64 	%rd1735, [%SP+400];
	setp.ne.s64 	%p258, %rd1735, 0;
	not.pred 	%p259, %p258;
	not.pred 	%p260, %p259;
	@%p260 bra 	$L__BB24_216;
	bra.uni 	$L__BB24_215;

$L__BB24_215:
	mov.u32 	%r669, 0;
	mov.b32 	%r670, %r669;
	bra.uni 	$L__BB24_216;

$L__BB24_216:
	ld.u64 	%rd1736, [%SP+400];
	shl.b64 	%rd1737, %rd97, 2;
	add.s64 	%rd98, %rd1736, %rd1737;
$L__tmp6090:
	.loc	9 147 27
	ld.u64 	%rd99, [%SP+408];
$L__tmp6091:
	.loc	9 0 27
	mov.b64 	%rd100, %rd96;
$L__tmp6092:
	.loc	9 147 33
	bra.uni	$L__tmp6093;
$L__tmp6093:
	.loc	9 92 8
	setp.lt.u64 	%p261, %rd100, 4;
	not.pred 	%p262, %p261;
	@%p262 bra 	$L__BB24_218;
	bra.uni 	$L__BB24_217;

$L__BB24_217:
	bra.uni 	$L__BB24_219;

$L__BB24_218:
	.loc	9 92 23
	mov.u64 	%rd1738, $str;
	cvta.global.u64 	%rd1739, %rd1738;
	mov.u64 	%rd1740, $str$2;
	cvta.global.u64 	%rd1741, %rd1740;
	mov.u64 	%rd1742, __unnamed_3;
	cvta.global.u64 	%rd1743, %rd1742;
	mov.u32 	%r671, 92;
	{ // callseq 395, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1739;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1741;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r671;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1743;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 395
	bra.uni 	$L__BB24_219;

$L__BB24_219:
	.loc	9 93 9
	setp.ne.s64 	%p263, %rd99, 0;
	not.pred 	%p264, %p263;
	not.pred 	%p265, %p264;
	@%p265 bra 	$L__BB24_221;
	bra.uni 	$L__BB24_220;

$L__BB24_220:
	mov.u32 	%r672, 0;
	mov.b32 	%r673, %r672;
	bra.uni 	$L__BB24_221;

$L__BB24_221:
	shl.b64 	%rd1744, %rd100, 4;
	add.s64 	%rd1745, %rd99, %rd1744;
	mov.b64 	%rd101, %rd98;
$L__tmp6094:
	.loc	9 0 9
	mov.b64 	%rd1746, %rd1745;
	st.u64 	[%SP+360], %rd1746;
	add.u64 	%rd1747, %SP, 432;
	mov.b64 	%rd1748, %rd1747;
	st.u64 	[%SP+368], %rd1748;
	add.u64 	%rd1749, %SP, 384;
	mov.b64 	%rd1750, %rd1749;
	st.u64 	[%SP+352], %rd1750;
$L__tmp6095:
	.loc	9 147 22
	bra.uni	$L__tmp6096;
$L__tmp6096:
	.loc	3 230 19
	mov.u64 	%rd1751, 0;
	mov.b64 	%rd102, %rd1751;
$L__tmp6097:
	.loc	3 230 5
	mov.u64 	%rd1815, %rd102;
$L__tmp6098:
	bra.uni 	$L__BB24_222;

$L__BB24_222:
	mov.u64 	%rd103, %rd1815;
$L__tmp6099:
	setp.lt.u64 	%p266, %rd103, 4;
	not.pred 	%p267, %p266;
	@%p267 bra 	$L__BB24_234;
	bra.uni 	$L__BB24_223;

$L__BB24_223:
$L__tmp6100:
	.loc	3 231 9
	ld.f32 	%f37, [%rd101];
	ld.u64 	%rd1752, [%SP+360];
	mov.b64 	%rd1753, %rd1752;
	st.u64 	[%SP+344], %rd1753;
	mov.b64 	%rd104, %rd103;
$L__tmp6101:
	.loc	3 231 36
	bra.uni	$L__tmp6102;
$L__tmp6102:
	.loc	3 136 8
	setp.lt.u64 	%p268, %rd104, 4;
	not.pred 	%p269, %p268;
	@%p269 bra 	$L__BB24_225;
	bra.uni 	$L__BB24_224;

$L__BB24_224:
	bra.uni 	$L__BB24_226;

$L__BB24_225:
	.loc	3 136 23
	mov.u64 	%rd1754, $str;
	cvta.global.u64 	%rd1755, %rd1754;
	mov.u64 	%rd1756, $str$1;
	cvta.global.u64 	%rd1757, %rd1756;
	mov.u64 	%rd1758, __unnamed_4;
	cvta.global.u64 	%rd1759, %rd1758;
	mov.u32 	%r674, 136;
	{ // callseq 396, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1755;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1757;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r674;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1759;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 396
	bra.uni 	$L__BB24_226;

$L__BB24_226:
	.loc	3 137 9
	ld.u64 	%rd1760, [%SP+344];
	setp.ne.s64 	%p270, %rd1760, 0;
	not.pred 	%p271, %p270;
	not.pred 	%p272, %p271;
	@%p272 bra 	$L__BB24_228;
	bra.uni 	$L__BB24_227;

$L__BB24_227:
	mov.u32 	%r675, 0;
	mov.b32 	%r676, %r675;
	bra.uni 	$L__BB24_228;

$L__BB24_228:
	ld.u64 	%rd1761, [%SP+344];
	shl.b64 	%rd1762, %rd104, 2;
	add.s64 	%rd1763, %rd1761, %rd1762;
$L__tmp6103:
	.loc	3 231 36
	ld.f32 	%f38, [%rd1763];
	ld.u64 	%rd1764, [%SP+368];
	mov.b64 	%rd1765, %rd1764;
	st.u64 	[%SP+336], %rd1765;
	mov.b64 	%rd105, %rd103;
$L__tmp6104:
	.loc	3 231 42
	bra.uni	$L__tmp6105;
$L__tmp6105:
	.loc	3 136 8
	setp.lt.u64 	%p273, %rd105, 4;
	not.pred 	%p274, %p273;
	@%p274 bra 	$L__BB24_230;
	bra.uni 	$L__BB24_229;

$L__BB24_229:
	bra.uni 	$L__BB24_231;

$L__BB24_230:
	.loc	3 136 23
	mov.u64 	%rd1766, $str;
	cvta.global.u64 	%rd1767, %rd1766;
	mov.u64 	%rd1768, $str$1;
	cvta.global.u64 	%rd1769, %rd1768;
	mov.u64 	%rd1770, __unnamed_4;
	cvta.global.u64 	%rd1771, %rd1770;
	mov.u32 	%r677, 136;
	{ // callseq 397, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1767;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1769;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r677;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1771;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 397
	bra.uni 	$L__BB24_231;

$L__BB24_231:
	.loc	3 137 9
	ld.u64 	%rd1772, [%SP+336];
	setp.ne.s64 	%p275, %rd1772, 0;
	not.pred 	%p276, %p275;
	not.pred 	%p277, %p276;
	@%p277 bra 	$L__BB24_233;
	bra.uni 	$L__BB24_232;

$L__BB24_232:
	mov.u32 	%r678, 0;
	mov.b32 	%r679, %r678;
	bra.uni 	$L__BB24_233;

$L__BB24_233:
	ld.u64 	%rd1773, [%SP+336];
	shl.b64 	%rd1774, %rd105, 2;
	add.s64 	%rd1775, %rd1773, %rd1774;
$L__tmp6106:
	.loc	3 231 42
	ld.f32 	%f2332, [%rd1775];
	.loc	3 231 23
	{ // callseq 398, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f37;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f38;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f2332;
	.param .b32 retval0;
	call.uni (retval0), 
	__fmaf_rn, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32 	%f2333, [retval0+0];
	} // callseq 398
	shl.b64 	%rd1776, %rd103, 2;
	add.u64 	%rd1777, %SP, 384;
	add.s64 	%rd1778, %rd1777, %rd1776;
	st.f32 	[%rd1778], %f2333;
$L__tmp6107:
	.loc	3 230 34
	add.s64 	%rd106, %rd103, 1;
$L__tmp6108:
	mov.u64 	%rd1815, %rd106;
$L__tmp6109:
	bra.uni 	$L__BB24_222;
$L__tmp6110:

$L__BB24_234:
	.loc	3 232 5
	ld.f32 	%f2328, [%SP+384];
	ld.f32 	%f2329, [%SP+388];
	ld.f32 	%f2330, [%SP+392];
	ld.f32 	%f2331, [%SP+396];
$L__tmp6111:
	.loc	9 147 22
	st.f32 	[%SP+444], %f2331;
	st.f32 	[%SP+440], %f2330;
	st.f32 	[%SP+436], %f2329;
	st.f32 	[%SP+432], %f2328;
$L__tmp6112:
	.loc	9 146 35
	add.s64 	%rd107, %rd96, 1;
$L__tmp6113:
	mov.u64 	%rd1814, %rd107;
$L__tmp6114:
	bra.uni 	$L__BB24_210;
$L__tmp6115:

$L__BB24_235:
	.loc	9 0 35
	add.u64 	%rd1541, %SP, 432;
	mov.b64 	%rd1542, %rd1541;
	st.u64 	[%SP+328], %rd1542;
	.loc	9 148 25
	bra.uni	$L__tmp6116;
$L__tmp6116:
	.loc	3 148 84
	ld.u64 	%rd1543, [%SP+328];
	setp.ne.s64 	%p157, %rd1543, 0;
	not.pred 	%p158, %p157;
	not.pred 	%p159, %p158;
	@%p159 bra 	$L__BB24_237;
	bra.uni 	$L__BB24_236;

$L__BB24_236:
	mov.u32 	%r612, 0;
	mov.b32 	%r613, %r612;
	bra.uni 	$L__BB24_237;

$L__BB24_237:
	ld.u64 	%rd1544, [%SP+328];
$L__tmp6117:
	.loc	9 148 25
	ld.f32 	%f39, [%rd1544];
	add.u64 	%rd1545, %SP, 432;
	mov.b64 	%rd1546, %rd1545;
	st.u64 	[%SP+320], %rd1546;
	.loc	9 148 37
	bra.uni	$L__tmp6118;
$L__tmp6118:
	.loc	3 153 84
	ld.u64 	%rd1547, [%SP+320];
	setp.ne.s64 	%p160, %rd1547, 0;
	not.pred 	%p161, %p160;
	not.pred 	%p162, %p161;
	@%p162 bra 	$L__BB24_239;
	bra.uni 	$L__BB24_238;

$L__BB24_238:
	mov.u32 	%r614, 0;
	mov.b32 	%r615, %r614;
	bra.uni 	$L__BB24_239;

$L__BB24_239:
	ld.u64 	%rd1548, [%SP+320];
$L__tmp6119:
	.loc	9 148 37
	ld.f32 	%f40, [%rd1548+4];
	add.u64 	%rd1549, %SP, 432;
	mov.b64 	%rd1550, %rd1549;
	st.u64 	[%SP+312], %rd1550;
	.loc	9 148 49
	bra.uni	$L__tmp6120;
$L__tmp6120:
	.loc	3 158 84
	ld.u64 	%rd1551, [%SP+312];
	setp.ne.s64 	%p163, %rd1551, 0;
	not.pred 	%p164, %p163;
	not.pred 	%p165, %p164;
	@%p165 bra 	$L__BB24_241;
	bra.uni 	$L__BB24_240;

$L__BB24_240:
	mov.u32 	%r616, 0;
	mov.b32 	%r617, %r616;
	bra.uni 	$L__BB24_241;

$L__BB24_241:
	ld.u64 	%rd1552, [%SP+312];
$L__tmp6121:
	.loc	9 148 49
	ld.f32 	%f2266, [%rd1552+8];
	add.u64 	%rd1553, %SP, 416;
	mov.b64 	%rd1554, %rd1553;
	st.u64 	[%SP+304], %rd1554;
	mov.f32 	%f2267, %f39;
$L__tmp6122:
	.loc	9 0 49
	mov.f32 	%f2268, %f40;
$L__tmp6123:
	mov.f32 	%f2269, %f2266;
$L__tmp6124:
	.loc	9 148 49
	bra.uni	$L__tmp6125;
$L__tmp6125:
	.loc	3 56 9
	ld.u64 	%rd1555, [%SP+304];
	st.f32 	[%rd1555], %f2267;
	.loc	3 56 20
	ld.u64 	%rd1556, [%SP+304];
	st.f32 	[%rd1556+4], %f2268;
	.loc	3 56 31
	ld.u64 	%rd1557, [%SP+304];
	st.f32 	[%rd1557+8], %f2269;
$L__tmp6126:
	.loc	9 148 9
	ld.u64 	%rd1558, [%SP+408];
	setp.ne.s64 	%p166, %rd1558, 0;
	not.pred 	%p167, %p166;
	not.pred 	%p168, %p167;
	@%p168 bra 	$L__BB24_243;
	bra.uni 	$L__BB24_242;

$L__BB24_242:
	mov.u32 	%r618, 0;
	mov.b32 	%r619, %r618;
	bra.uni 	$L__BB24_243;

$L__BB24_243:
	ld.f32 	%f2270, [%SP+416];
	ld.f32 	%f2271, [%SP+420];
	ld.f32 	%f2272, [%SP+424];
	ld.f32 	%f2273, [%SP+428];
$L__tmp6127:
	.loc	9 168 22
	st.f32 	[%SP+524], %f2273;
	st.f32 	[%SP+520], %f2272;
	st.f32 	[%SP+516], %f2271;
	st.f32 	[%SP+512], %f2270;
	ld.u64 	%rd1559, [%SP+448];
	add.s64 	%rd108, %rd1559, 16;
	mov.b64 	%rd1560, %rd91;
	st.u64 	[%SP+248], %rd1560;
$L__tmp6128:
	.loc	9 168 46
	bra.uni	$L__tmp6129;
$L__tmp6129:
	.loc	9 160 25
	ld.u64 	%rd109, [%SP+248];
$L__tmp6130:
	.loc	9 0 25
	mov.u64 	%rd1561, 0;
	mov.b64 	%rd110, %rd1561;
$L__tmp6131:
	.loc	9 160 27
	bra.uni	$L__tmp6132;
$L__tmp6132:
	.loc	9 92 8
	setp.lt.u64 	%p169, %rd110, 4;
	not.pred 	%p170, %p169;
	@%p170 bra 	$L__BB24_245;
	bra.uni 	$L__BB24_244;

$L__BB24_244:
	bra.uni 	$L__BB24_246;

$L__BB24_245:
	.loc	9 92 23
	mov.u64 	%rd1562, $str;
	cvta.global.u64 	%rd1563, %rd1562;
	mov.u64 	%rd1564, $str$2;
	cvta.global.u64 	%rd1565, %rd1564;
	mov.u64 	%rd1566, __unnamed_3;
	cvta.global.u64 	%rd1567, %rd1566;
	mov.u32 	%r620, 92;
	{ // callseq 383, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1563;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1565;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r620;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1567;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 383
	bra.uni 	$L__BB24_246;

$L__BB24_246:
	.loc	9 93 9
	setp.ne.s64 	%p171, %rd109, 0;
	not.pred 	%p172, %p171;
	not.pred 	%p173, %p172;
	@%p173 bra 	$L__BB24_248;
	bra.uni 	$L__BB24_247;

$L__BB24_247:
	mov.u32 	%r621, 0;
	mov.b32 	%r622, %r621;
	bra.uni 	$L__BB24_248;

$L__BB24_248:
	shl.b64 	%rd1568, %rd110, 4;
	add.s64 	%rd1569, %rd109, %rd1568;
$L__tmp6133:
	.loc	9 160 27
	ld.f32 	%f2274, [%rd1569];
	ld.f32 	%f2275, [%rd1569+4];
	ld.f32 	%f2276, [%rd1569+8];
	ld.f32 	%f2277, [%rd1569+12];
	st.f32 	[%SP+300], %f2277;
	st.f32 	[%SP+296], %f2276;
	st.f32 	[%SP+292], %f2275;
	st.f32 	[%SP+288], %f2274;
	mov.b64 	%rd1570, %rd108;
	st.u64 	[%SP+240], %rd1570;
	.loc	9 161 19
	bra.uni	$L__tmp6134;
$L__tmp6134:
	.loc	3 146 96
	ld.u64 	%rd1571, [%SP+240];
	setp.ne.s64 	%p174, %rd1571, 0;
	not.pred 	%p175, %p174;
	not.pred 	%p176, %p175;
	@%p176 bra 	$L__BB24_250;
	bra.uni 	$L__BB24_249;

$L__BB24_249:
	mov.u32 	%r623, 0;
	mov.b32 	%r624, %r623;
	bra.uni 	$L__BB24_250;

$L__BB24_250:
	ld.u64 	%rd1572, [%SP+240];
$L__tmp6135:
	.loc	9 161 19
	ld.f32 	%f2278, [%rd1572];
	add.u64 	%rd1573, %SP, 256;
	mov.b64 	%rd1574, %rd1573;
	st.u64 	[%SP+144], %rd1574;
	mov.f32 	%f41, %f2278;
$L__tmp6136:
	.loc	9 161 19
	bra.uni	$L__tmp6137;
$L__tmp6137:
	.loc	3 45 23
	mov.u64 	%rd1575, 0;
	mov.b64 	%rd111, %rd1575;
$L__tmp6138:
	.loc	3 45 9
	mov.u64 	%rd1816, %rd111;
$L__tmp6139:
	bra.uni 	$L__BB24_251;

$L__BB24_251:
	mov.u64 	%rd112, %rd1816;
$L__tmp6140:
	setp.lt.u64 	%p177, %rd112, 4;
	not.pred 	%p178, %p177;
	@%p178 bra 	$L__BB24_253;
	bra.uni 	$L__BB24_252;

$L__BB24_252:
$L__tmp6141:
	.loc	3 46 13
	ld.u64 	%rd1725, [%SP+144];
	shl.b64 	%rd1726, %rd112, 2;
	add.s64 	%rd1727, %rd1725, %rd1726;
	st.f32 	[%rd1727], %f41;
$L__tmp6142:
	.loc	3 45 38
	add.s64 	%rd113, %rd112, 1;
$L__tmp6143:
	mov.u64 	%rd1816, %rd113;
$L__tmp6144:
	bra.uni 	$L__BB24_251;
$L__tmp6145:

$L__BB24_253:
	.loc	3 0 38
	add.u64 	%rd1576, %SP, 288;
	mov.b64 	%rd1577, %rd1576;
	st.u64 	[%SP+128], %rd1577;
	add.u64 	%rd1578, %SP, 256;
	mov.b64 	%rd1579, %rd1578;
	st.u64 	[%SP+136], %rd1579;
	.loc	9 161 9
	bra.uni	$L__tmp6146;
$L__tmp6146:
	.loc	3 105 23
	mov.u64 	%rd1580, 0;
	mov.b64 	%rd114, %rd1580;
$L__tmp6147:
	.loc	3 105 9
	mov.u64 	%rd1817, %rd114;
$L__tmp6148:
	bra.uni 	$L__BB24_254;

$L__BB24_254:
	mov.u64 	%rd115, %rd1817;
$L__tmp6149:
	setp.lt.u64 	%p179, %rd115, 4;
	not.pred 	%p180, %p179;
	@%p180 bra 	$L__BB24_256;
	bra.uni 	$L__BB24_255;

$L__BB24_255:
$L__tmp6150:
	.loc	3 106 13
	ld.u64 	%rd1719, [%SP+136];
	shl.b64 	%rd1720, %rd115, 2;
	add.s64 	%rd1721, %rd1719, %rd1720;
	ld.f32 	%f2325, [%rd1721];
	ld.u64 	%rd1722, [%SP+128];
	shl.b64 	%rd1723, %rd115, 2;
	add.s64 	%rd1724, %rd1722, %rd1723;
	ld.f32 	%f2326, [%rd1724];
	mul.f32 	%f2327, %f2326, %f2325;
	st.f32 	[%rd1724], %f2327;
$L__tmp6151:
	.loc	3 105 38
	add.s64 	%rd116, %rd115, 1;
$L__tmp6152:
	mov.u64 	%rd1817, %rd116;
$L__tmp6153:
	bra.uni 	$L__BB24_254;
$L__tmp6154:

$L__BB24_256:
	.loc	3 107 9
	ld.u64 	%rd1581, [%SP+128];
	setp.ne.s64 	%p181, %rd1581, 0;
	not.pred 	%p182, %p181;
	not.pred 	%p183, %p182;
	@%p183 bra 	$L__BB24_258;
	bra.uni 	$L__BB24_257;

$L__BB24_257:
	mov.u32 	%r625, 0;
	mov.b32 	%r626, %r625;
	bra.uni 	$L__BB24_258;

$L__BB24_258:
	ld.u64 	%rd1582, [%SP+128];
	mov.b64 	%rd1583, %rd1582;
	st.u64 	[%SP+120], %rd1583;
	ld.u64 	%rd1584, [%SP+120];
$L__tmp6155:
	.loc	9 162 23
	mov.u64 	%rd1585, 1;
	mov.b64 	%rd117, %rd1585;
$L__tmp6156:
	.loc	9 162 9
	mov.u64 	%rd1818, %rd117;
$L__tmp6157:
	bra.uni 	$L__BB24_259;

$L__BB24_259:
	mov.u64 	%rd118, %rd1818;
$L__tmp6158:
	setp.lt.u64 	%p184, %rd118, 3;
	not.pred 	%p185, %p184;
	@%p185 bra 	$L__BB24_284;
	bra.uni 	$L__BB24_260;

$L__BB24_260:
	.loc	9 0 9
	mov.b64 	%rd1668, %rd108;
	st.u64 	[%SP+112], %rd1668;
	mov.b64 	%rd119, %rd118;
$L__tmp6159:
	.loc	9 163 27
	bra.uni	$L__tmp6160;
$L__tmp6160:
	.loc	3 136 8
	setp.lt.u64 	%p234, %rd119, 3;
	not.pred 	%p235, %p234;
	@%p235 bra 	$L__BB24_262;
	bra.uni 	$L__BB24_261;

$L__BB24_261:
	bra.uni 	$L__BB24_263;

$L__BB24_262:
	.loc	3 136 23
	mov.u64 	%rd1669, $str;
	cvta.global.u64 	%rd1670, %rd1669;
	mov.u64 	%rd1671, $str$1;
	cvta.global.u64 	%rd1672, %rd1671;
	mov.u64 	%rd1673, __unnamed_1;
	cvta.global.u64 	%rd1674, %rd1673;
	mov.u32 	%r656, 136;
	{ // callseq 389, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1670;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1672;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r656;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1674;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 389
	bra.uni 	$L__BB24_263;

$L__BB24_263:
	.loc	3 137 9
	ld.u64 	%rd1675, [%SP+112];
	setp.ne.s64 	%p236, %rd1675, 0;
	not.pred 	%p237, %p236;
	not.pred 	%p238, %p237;
	@%p238 bra 	$L__BB24_265;
	bra.uni 	$L__BB24_264;

$L__BB24_264:
	mov.u32 	%r657, 0;
	mov.b32 	%r658, %r657;
	bra.uni 	$L__BB24_265;

$L__BB24_265:
	ld.u64 	%rd1676, [%SP+112];
	shl.b64 	%rd1677, %rd119, 2;
	add.s64 	%rd120, %rd1676, %rd1677;
$L__tmp6161:
	.loc	9 163 27
	ld.u64 	%rd121, [%SP+248];
$L__tmp6162:
	.loc	9 0 27
	mov.b64 	%rd122, %rd118;
$L__tmp6163:
	.loc	9 163 33
	bra.uni	$L__tmp6164;
$L__tmp6164:
	.loc	9 92 8
	setp.lt.u64 	%p239, %rd122, 4;
	not.pred 	%p240, %p239;
	@%p240 bra 	$L__BB24_267;
	bra.uni 	$L__BB24_266;

$L__BB24_266:
	bra.uni 	$L__BB24_268;

$L__BB24_267:
	.loc	9 92 23
	mov.u64 	%rd1678, $str;
	cvta.global.u64 	%rd1679, %rd1678;
	mov.u64 	%rd1680, $str$2;
	cvta.global.u64 	%rd1681, %rd1680;
	mov.u64 	%rd1682, __unnamed_3;
	cvta.global.u64 	%rd1683, %rd1682;
	mov.u32 	%r659, 92;
	{ // callseq 390, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1679;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1681;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r659;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1683;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 390
	bra.uni 	$L__BB24_268;

$L__BB24_268:
	.loc	9 93 9
	setp.ne.s64 	%p241, %rd121, 0;
	not.pred 	%p242, %p241;
	not.pred 	%p243, %p242;
	@%p243 bra 	$L__BB24_270;
	bra.uni 	$L__BB24_269;

$L__BB24_269:
	mov.u32 	%r660, 0;
	mov.b32 	%r661, %r660;
	bra.uni 	$L__BB24_270;

$L__BB24_270:
	shl.b64 	%rd1684, %rd122, 4;
	add.s64 	%rd1685, %rd121, %rd1684;
	mov.b64 	%rd123, %rd120;
$L__tmp6165:
	.loc	9 0 9
	mov.b64 	%rd1686, %rd1685;
	st.u64 	[%SP+176], %rd1686;
	add.u64 	%rd1687, %SP, 288;
	mov.b64 	%rd1688, %rd1687;
	st.u64 	[%SP+184], %rd1688;
	add.u64 	%rd1689, %SP, 192;
	mov.b64 	%rd1690, %rd1689;
	st.u64 	[%SP+168], %rd1690;
$L__tmp6166:
	.loc	9 163 22
	bra.uni	$L__tmp6167;
$L__tmp6167:
	.loc	3 230 19
	mov.u64 	%rd1691, 0;
	mov.b64 	%rd124, %rd1691;
$L__tmp6168:
	.loc	3 230 5
	mov.u64 	%rd1819, %rd124;
$L__tmp6169:
	bra.uni 	$L__BB24_271;

$L__BB24_271:
	mov.u64 	%rd125, %rd1819;
$L__tmp6170:
	setp.lt.u64 	%p244, %rd125, 4;
	not.pred 	%p245, %p244;
	@%p245 bra 	$L__BB24_283;
	bra.uni 	$L__BB24_272;

$L__BB24_272:
$L__tmp6171:
	.loc	3 231 9
	ld.f32 	%f42, [%rd123];
	ld.u64 	%rd1692, [%SP+176];
	mov.b64 	%rd1693, %rd1692;
	st.u64 	[%SP+160], %rd1693;
	mov.b64 	%rd126, %rd125;
$L__tmp6172:
	.loc	3 231 36
	bra.uni	$L__tmp6173;
$L__tmp6173:
	.loc	3 136 8
	setp.lt.u64 	%p246, %rd126, 4;
	not.pred 	%p247, %p246;
	@%p247 bra 	$L__BB24_274;
	bra.uni 	$L__BB24_273;

$L__BB24_273:
	bra.uni 	$L__BB24_275;

$L__BB24_274:
	.loc	3 136 23
	mov.u64 	%rd1694, $str;
	cvta.global.u64 	%rd1695, %rd1694;
	mov.u64 	%rd1696, $str$1;
	cvta.global.u64 	%rd1697, %rd1696;
	mov.u64 	%rd1698, __unnamed_4;
	cvta.global.u64 	%rd1699, %rd1698;
	mov.u32 	%r662, 136;
	{ // callseq 391, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1695;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1697;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r662;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1699;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 391
	bra.uni 	$L__BB24_275;

$L__BB24_275:
	.loc	3 137 9
	ld.u64 	%rd1700, [%SP+160];
	setp.ne.s64 	%p248, %rd1700, 0;
	not.pred 	%p249, %p248;
	not.pred 	%p250, %p249;
	@%p250 bra 	$L__BB24_277;
	bra.uni 	$L__BB24_276;

$L__BB24_276:
	mov.u32 	%r663, 0;
	mov.b32 	%r664, %r663;
	bra.uni 	$L__BB24_277;

$L__BB24_277:
	ld.u64 	%rd1701, [%SP+160];
	shl.b64 	%rd1702, %rd126, 2;
	add.s64 	%rd1703, %rd1701, %rd1702;
$L__tmp6174:
	.loc	3 231 36
	ld.f32 	%f43, [%rd1703];
	ld.u64 	%rd1704, [%SP+184];
	mov.b64 	%rd1705, %rd1704;
	st.u64 	[%SP+152], %rd1705;
	mov.b64 	%rd127, %rd125;
$L__tmp6175:
	.loc	3 231 42
	bra.uni	$L__tmp6176;
$L__tmp6176:
	.loc	3 136 8
	setp.lt.u64 	%p251, %rd127, 4;
	not.pred 	%p252, %p251;
	@%p252 bra 	$L__BB24_279;
	bra.uni 	$L__BB24_278;

$L__BB24_278:
	bra.uni 	$L__BB24_280;

$L__BB24_279:
	.loc	3 136 23
	mov.u64 	%rd1706, $str;
	cvta.global.u64 	%rd1707, %rd1706;
	mov.u64 	%rd1708, $str$1;
	cvta.global.u64 	%rd1709, %rd1708;
	mov.u64 	%rd1710, __unnamed_4;
	cvta.global.u64 	%rd1711, %rd1710;
	mov.u32 	%r665, 136;
	{ // callseq 392, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1707;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1709;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r665;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1711;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 392
	bra.uni 	$L__BB24_280;

$L__BB24_280:
	.loc	3 137 9
	ld.u64 	%rd1712, [%SP+152];
	setp.ne.s64 	%p253, %rd1712, 0;
	not.pred 	%p254, %p253;
	not.pred 	%p255, %p254;
	@%p255 bra 	$L__BB24_282;
	bra.uni 	$L__BB24_281;

$L__BB24_281:
	mov.u32 	%r666, 0;
	mov.b32 	%r667, %r666;
	bra.uni 	$L__BB24_282;

$L__BB24_282:
	ld.u64 	%rd1713, [%SP+152];
	shl.b64 	%rd1714, %rd127, 2;
	add.s64 	%rd1715, %rd1713, %rd1714;
$L__tmp6177:
	.loc	3 231 42
	ld.f32 	%f2323, [%rd1715];
	.loc	3 231 23
	{ // callseq 393, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f42;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f43;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f2323;
	.param .b32 retval0;
	call.uni (retval0), 
	__fmaf_rn, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32 	%f2324, [retval0+0];
	} // callseq 393
	shl.b64 	%rd1716, %rd125, 2;
	add.u64 	%rd1717, %SP, 192;
	add.s64 	%rd1718, %rd1717, %rd1716;
	st.f32 	[%rd1718], %f2324;
$L__tmp6178:
	.loc	3 230 34
	add.s64 	%rd128, %rd125, 1;
$L__tmp6179:
	mov.u64 	%rd1819, %rd128;
$L__tmp6180:
	bra.uni 	$L__BB24_271;
$L__tmp6181:

$L__BB24_283:
	.loc	3 232 5
	ld.f32 	%f2319, [%SP+192];
	ld.f32 	%f2320, [%SP+196];
	ld.f32 	%f2321, [%SP+200];
	ld.f32 	%f2322, [%SP+204];
$L__tmp6182:
	.loc	9 163 22
	st.f32 	[%SP+300], %f2322;
	st.f32 	[%SP+296], %f2321;
	st.f32 	[%SP+292], %f2320;
	st.f32 	[%SP+288], %f2319;
$L__tmp6183:
	.loc	9 162 35
	add.s64 	%rd129, %rd118, 1;
$L__tmp6184:
	mov.u64 	%rd1818, %rd129;
$L__tmp6185:
	bra.uni 	$L__BB24_259;
$L__tmp6186:

$L__BB24_284:
	.loc	9 0 35
	add.u64 	%rd1586, %SP, 288;
	mov.b64 	%rd1587, %rd1586;
	st.u64 	[%SP+208], %rd1587;
	.loc	9 164 25
	bra.uni	$L__tmp6187;
$L__tmp6187:
	.loc	3 148 84
	ld.u64 	%rd1588, [%SP+208];
	setp.ne.s64 	%p186, %rd1588, 0;
	not.pred 	%p187, %p186;
	not.pred 	%p188, %p187;
	@%p188 bra 	$L__BB24_286;
	bra.uni 	$L__BB24_285;

$L__BB24_285:
	mov.u32 	%r627, 0;
	mov.b32 	%r628, %r627;
	bra.uni 	$L__BB24_286;

$L__BB24_286:
	ld.u64 	%rd1589, [%SP+208];
$L__tmp6188:
	.loc	9 164 25
	ld.f32 	%f44, [%rd1589];
	add.u64 	%rd1590, %SP, 288;
	mov.b64 	%rd1591, %rd1590;
	st.u64 	[%SP+216], %rd1591;
	.loc	9 164 37
	bra.uni	$L__tmp6189;
$L__tmp6189:
	.loc	3 153 84
	ld.u64 	%rd1592, [%SP+216];
	setp.ne.s64 	%p189, %rd1592, 0;
	not.pred 	%p190, %p189;
	not.pred 	%p191, %p190;
	@%p191 bra 	$L__BB24_288;
	bra.uni 	$L__BB24_287;

$L__BB24_287:
	mov.u32 	%r629, 0;
	mov.b32 	%r630, %r629;
	bra.uni 	$L__BB24_288;

$L__BB24_288:
	ld.u64 	%rd1593, [%SP+216];
$L__tmp6190:
	.loc	9 164 37
	ld.f32 	%f45, [%rd1593+4];
	add.u64 	%rd1594, %SP, 288;
	mov.b64 	%rd1595, %rd1594;
	st.u64 	[%SP+224], %rd1595;
	.loc	9 164 49
	bra.uni	$L__tmp6191;
$L__tmp6191:
	.loc	3 158 84
	ld.u64 	%rd1596, [%SP+224];
	setp.ne.s64 	%p192, %rd1596, 0;
	not.pred 	%p193, %p192;
	not.pred 	%p194, %p193;
	@%p194 bra 	$L__BB24_290;
	bra.uni 	$L__BB24_289;

$L__BB24_289:
	mov.u32 	%r631, 0;
	mov.b32 	%r632, %r631;
	bra.uni 	$L__BB24_290;

$L__BB24_290:
	ld.u64 	%rd1597, [%SP+224];
$L__tmp6192:
	.loc	9 164 49
	ld.f32 	%f2279, [%rd1597+8];
	add.u64 	%rd1598, %SP, 272;
	mov.b64 	%rd1599, %rd1598;
	st.u64 	[%SP+232], %rd1599;
	mov.f32 	%f2280, %f44;
$L__tmp6193:
	.loc	9 0 49
	mov.f32 	%f2281, %f45;
$L__tmp6194:
	mov.f32 	%f2282, %f2279;
$L__tmp6195:
	.loc	9 164 49
	bra.uni	$L__tmp6196;
$L__tmp6196:
	.loc	3 56 9
	ld.u64 	%rd1600, [%SP+232];
	st.f32 	[%rd1600], %f2280;
	.loc	3 56 20
	ld.u64 	%rd1601, [%SP+232];
	st.f32 	[%rd1601+4], %f2281;
	.loc	3 56 31
	ld.u64 	%rd1602, [%SP+232];
	st.f32 	[%rd1602+8], %f2282;
$L__tmp6197:
	.loc	9 164 9
	ld.u64 	%rd1603, [%SP+248];
	setp.ne.s64 	%p195, %rd1603, 0;
	not.pred 	%p196, %p195;
	not.pred 	%p197, %p196;
	@%p197 bra 	$L__BB24_292;
	bra.uni 	$L__BB24_291;

$L__BB24_291:
	mov.u32 	%r633, 0;
	mov.b32 	%r634, %r633;
	bra.uni 	$L__BB24_292;

$L__BB24_292:
	ld.f32 	%f2283, [%SP+272];
	ld.f32 	%f2284, [%SP+276];
	ld.f32 	%f2285, [%SP+280];
	ld.f32 	%f2286, [%SP+284];
$L__tmp6198:
	.loc	9 168 46
	st.f32 	[%SP+540], %f2286;
	st.f32 	[%SP+536], %f2285;
	st.f32 	[%SP+532], %f2284;
	st.f32 	[%SP+528], %f2283;
	ld.u64 	%rd1604, [%SP+448];
	ld.f32 	%f2287, [%rd1604+32];
	ld.u64 	%rd1605, [%SP+448];
	ld.f32 	%f2288, [%rd1605+36];
	add.u64 	%rd1606, %SP, 464;
	mov.b64 	%rd1607, %rd1606;
	st.u64 	[%SP+88], %rd1607;
	add.u64 	%rd1608, %SP, 512;
	mov.b64 	%rd1609, %rd1608;
	st.u64 	[%SP+96], %rd1609;
	add.u64 	%rd1610, %SP, 528;
	mov.b64 	%rd1611, %rd1610;
	st.u64 	[%SP+104], %rd1611;
	mov.f32 	%f2289, %f2287;
$L__tmp6199:
	.loc	9 0 46
	mov.f32 	%f2290, %f2288;
$L__tmp6200:
	.loc	9 168 46
	bra.uni	$L__tmp6201;
$L__tmp6201:
	.loc	10 19 11
	ld.u64 	%rd1612, [%SP+88];
	ld.u64 	%rd1613, [%SP+96];
	ld.f32 	%f2291, [%rd1613];
	ld.f32 	%f2292, [%rd1613+4];
	ld.f32 	%f2293, [%rd1613+8];
	ld.f32 	%f2294, [%rd1613+12];
	st.f32 	[%rd1612+12], %f2294;
	st.f32 	[%rd1612+8], %f2293;
	st.f32 	[%rd1612+4], %f2292;
	st.f32 	[%rd1612], %f2291;
	.loc	10 19 17
	ld.u64 	%rd1614, [%SP+88];
	add.s64 	%rd1615, %rd1614, 16;
	ld.u64 	%rd1616, [%SP+104];
	ld.f32 	%f2295, [%rd1616];
	ld.f32 	%f2296, [%rd1616+4];
	ld.f32 	%f2297, [%rd1616+8];
	ld.f32 	%f2298, [%rd1616+12];
	st.f32 	[%rd1615+12], %f2298;
	st.f32 	[%rd1615+8], %f2297;
	st.f32 	[%rd1615+4], %f2296;
	st.f32 	[%rd1614+16], %f2295;
	.loc	10 19 23
	ld.u64 	%rd1617, [%SP+88];
	st.f32 	[%rd1617+32], %f2289;
	.loc	10 19 35
	ld.u64 	%rd1618, [%SP+88];
	st.f32 	[%rd1618+36], %f2290;
$L__tmp6202:
	.loc	9 168 9
	setp.ne.s64 	%p198, %rd91, 0;
	not.pred 	%p199, %p198;
	not.pred 	%p200, %p199;
	@%p200 bra 	$L__BB24_294;
	bra.uni 	$L__BB24_293;

$L__BB24_293:
	mov.u32 	%r635, 0;
	mov.b32 	%r636, %r635;
	bra.uni 	$L__BB24_294;

$L__BB24_294:
	ld.f32 	%f2299, [%SP+464];
	ld.f32 	%f2300, [%SP+468];
	ld.f32 	%f2301, [%SP+472];
	ld.f32 	%f2302, [%SP+476];
	ld.f32 	%f2303, [%SP+480];
	ld.f32 	%f2304, [%SP+484];
	ld.f32 	%f2305, [%SP+488];
	ld.f32 	%f2306, [%SP+492];
	ld.f32 	%f2307, [%SP+496];
	ld.f32 	%f2308, [%SP+500];
	ld.u8 	%rs39, [%SP+504];
	ld.u8 	%rs40, [%SP+505];
	ld.u8 	%rs41, [%SP+506];
	ld.u8 	%rs42, [%SP+507];
	ld.u8 	%rs43, [%SP+508];
	ld.u8 	%rs44, [%SP+509];
	ld.u8 	%rs45, [%SP+510];
	ld.u8 	%rs46, [%SP+511];
$L__tmp6203:
	.loc	12 19 11
	st.u8 	[%SP+6335], %rs46;
	st.u8 	[%SP+6334], %rs45;
	st.u8 	[%SP+6333], %rs44;
	st.u8 	[%SP+6332], %rs43;
	st.u8 	[%SP+6331], %rs42;
	st.u8 	[%SP+6330], %rs41;
	st.u8 	[%SP+6329], %rs40;
	st.u8 	[%SP+6328], %rs39;
	st.f32 	[%SP+6324], %f2308;
	st.f32 	[%SP+6320], %f2307;
	st.f32 	[%SP+6316], %f2306;
	st.f32 	[%SP+6312], %f2305;
	st.f32 	[%SP+6308], %f2304;
	st.f32 	[%SP+6304], %f2303;
	st.f32 	[%SP+6300], %f2302;
	st.f32 	[%SP+6296], %f2301;
	st.f32 	[%SP+6292], %f2300;
	st.f32 	[%SP+6288], %f2299;
	mov.u64 	%rd1619, 0;
	add.u64 	%rd130, %SP, 6288;
	mov.pred 	%p201, 0;
	mov.u64 	%rd1820, %rd1619;
	@%p201 bra 	$L__BB24_296;
	bra.uni 	$L__BB24_295;

$L__BB24_295:
	.loc	12 0 11
	mov.u64 	%rd131, %rd1820;
	add.s64 	%rd1620, %rd130, %rd131;
	ld.u8 	%rs47, [%rd1620];
	add.s64 	%rd1621, %rd90, %rd131;
	st.u8 	[%rd1621], %rs47;
	add.s64 	%rd132, %rd131, 1;
	setp.lt.u64 	%p202, %rd132, 40;
	mov.u64 	%rd1820, %rd132;
	@%p202 bra 	$L__BB24_295;
	bra.uni 	$L__BB24_296;

$L__BB24_296:
	add.u64 	%rd1622, %SP, 6336;
	mov.b64 	%rd1623, %rd1622;
	st.u64 	[%SP+80], %rd1623;
	.loc	12 21 16
	bra.uni	$L__tmp6204;
$L__tmp6204:
	.loc	3 158 84
	ld.u64 	%rd1624, [%SP+80];
	setp.ne.s64 	%p203, %rd1624, 0;
	not.pred 	%p204, %p203;
	not.pred 	%p205, %p204;
	@%p205 bra 	$L__BB24_298;
	bra.uni 	$L__BB24_297;

$L__BB24_297:
	mov.u32 	%r637, 0;
	mov.b32 	%r638, %r637;
	bra.uni 	$L__BB24_298;

$L__BB24_298:
	ld.u64 	%rd1625, [%SP+80];
$L__tmp6205:
	.loc	12 21 16
	ld.f32 	%f2309, [%rd1625+8];
	neg.f32 	%f46, %f2309;
	add.u64 	%rd1626, %SP, 6336;
	add.s64 	%rd133, %rd1626, 16;
$L__tmp6206:
	.loc	12 21 28
	bra.uni	$L__tmp6207;
$L__tmp6207:
	.loc	3 158 84
	setp.ne.s64 	%p206, %rd133, 0;
	not.pred 	%p207, %p206;
	not.pred 	%p208, %p207;
	@%p208 bra 	$L__BB24_300;
	bra.uni 	$L__BB24_299;

$L__BB24_299:
	mov.u32 	%r639, 0;
	mov.b32 	%r640, %r639;
	bra.uni 	$L__BB24_300;
$L__tmp6208:

$L__BB24_300:
	.loc	12 21 28
	ld.f32 	%f2310, [%rd133+8];
	div.rn.f32 	%f47, %f46, %f2310;
$L__tmp6209:
	.loc	12 0 28
	add.u64 	%rd1627, %SP, 6336;
	mov.b64 	%rd1628, %rd1627;
	st.u64 	[%SP+64], %rd1628;
	mov.f32 	%f2311, %f47;
	st.f32 	[%SP+72], %f2311;
	.loc	12 22 22
	bra.uni	$L__tmp6210;
$L__tmp6210:
	.loc	10 22 109
	ld.u64 	%rd1629, [%SP+64];
	add.s64 	%rd134, %rd1629, 16;
	ld.u64 	%rd135, [%SP+64];
	add.u64 	%rd1630, %SP, 72;
	mov.b64 	%rd136, %rd1630;
$L__tmp6211:
	.loc	10 0 109
	add.u64 	%rd1631, %SP, 48;
$L__tmp6212:
	mov.b64 	%rd1632, %rd1631;
	st.u64 	[%SP+32], %rd1632;
	.loc	10 22 116
	bra.uni	$L__tmp6213;
$L__tmp6213:
	.loc	3 230 19
	mov.u64 	%rd1633, 0;
	mov.b64 	%rd137, %rd1633;
$L__tmp6214:
	.loc	3 230 5
	mov.u64 	%rd1821, %rd137;
$L__tmp6215:
	bra.uni 	$L__BB24_301;

$L__BB24_301:
	mov.u64 	%rd138, %rd1821;
$L__tmp6216:
	setp.lt.u64 	%p209, %rd138, 3;
	not.pred 	%p210, %p209;
	@%p210 bra 	$L__BB24_313;
	bra.uni 	$L__BB24_302;

$L__BB24_302:
$L__tmp6217:
	.loc	3 231 9
	ld.f32 	%f48, [%rd136];
	mov.b64 	%rd1643, %rd134;
	st.u64 	[%SP+24], %rd1643;
	mov.b64 	%rd139, %rd138;
$L__tmp6218:
	.loc	3 231 36
	bra.uni	$L__tmp6219;
$L__tmp6219:
	.loc	3 136 8
	setp.lt.u64 	%p224, %rd139, 3;
	not.pred 	%p225, %p224;
	@%p225 bra 	$L__BB24_304;
	bra.uni 	$L__BB24_303;

$L__BB24_303:
	bra.uni 	$L__BB24_305;

$L__BB24_304:
	.loc	3 136 23
	mov.u64 	%rd1644, $str;
	cvta.global.u64 	%rd1645, %rd1644;
	mov.u64 	%rd1646, $str$1;
	cvta.global.u64 	%rd1647, %rd1646;
	mov.u64 	%rd1648, __unnamed_1;
	cvta.global.u64 	%rd1649, %rd1648;
	mov.u32 	%r650, 136;
	{ // callseq 386, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1645;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1647;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r650;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1649;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 386
	bra.uni 	$L__BB24_305;

$L__BB24_305:
	.loc	3 137 9
	ld.u64 	%rd1650, [%SP+24];
	setp.ne.s64 	%p226, %rd1650, 0;
	not.pred 	%p227, %p226;
	not.pred 	%p228, %p227;
	@%p228 bra 	$L__BB24_307;
	bra.uni 	$L__BB24_306;

$L__BB24_306:
	mov.u32 	%r651, 0;
	mov.b32 	%r652, %r651;
	bra.uni 	$L__BB24_307;

$L__BB24_307:
	ld.u64 	%rd1651, [%SP+24];
	shl.b64 	%rd1652, %rd139, 2;
	add.s64 	%rd1653, %rd1651, %rd1652;
$L__tmp6220:
	.loc	3 231 36
	ld.f32 	%f49, [%rd1653];
	mov.b64 	%rd1654, %rd135;
	st.u64 	[%SP+16], %rd1654;
	mov.b64 	%rd140, %rd138;
$L__tmp6221:
	.loc	3 231 42
	bra.uni	$L__tmp6222;
$L__tmp6222:
	.loc	3 136 8
	setp.lt.u64 	%p229, %rd140, 3;
	not.pred 	%p230, %p229;
	@%p230 bra 	$L__BB24_309;
	bra.uni 	$L__BB24_308;

$L__BB24_308:
	bra.uni 	$L__BB24_310;

$L__BB24_309:
	.loc	3 136 23
	mov.u64 	%rd1655, $str;
	cvta.global.u64 	%rd1656, %rd1655;
	mov.u64 	%rd1657, $str$1;
	cvta.global.u64 	%rd1658, %rd1657;
	mov.u64 	%rd1659, __unnamed_1;
	cvta.global.u64 	%rd1660, %rd1659;
	mov.u32 	%r653, 136;
	{ // callseq 387, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1656;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1658;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r653;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1660;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 387
	bra.uni 	$L__BB24_310;

$L__BB24_310:
	.loc	3 137 9
	ld.u64 	%rd1661, [%SP+16];
	setp.ne.s64 	%p231, %rd1661, 0;
	not.pred 	%p232, %p231;
	not.pred 	%p233, %p232;
	@%p233 bra 	$L__BB24_312;
	bra.uni 	$L__BB24_311;

$L__BB24_311:
	mov.u32 	%r654, 0;
	mov.b32 	%r655, %r654;
	bra.uni 	$L__BB24_312;

$L__BB24_312:
	ld.u64 	%rd1662, [%SP+16];
	shl.b64 	%rd1663, %rd140, 2;
	add.s64 	%rd1664, %rd1662, %rd1663;
$L__tmp6223:
	.loc	3 231 42
	ld.f32 	%f2317, [%rd1664];
	.loc	3 231 23
	{ // callseq 388, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f48;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f49;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f2317;
	.param .b32 retval0;
	call.uni (retval0), 
	__fmaf_rn, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32 	%f2318, [retval0+0];
	} // callseq 388
	shl.b64 	%rd1665, %rd138, 2;
	add.u64 	%rd1666, %SP, 48;
	add.s64 	%rd1667, %rd1666, %rd1665;
	st.f32 	[%rd1667], %f2318;
$L__tmp6224:
	.loc	3 230 34
	add.s64 	%rd141, %rd138, 1;
$L__tmp6225:
	mov.u64 	%rd1821, %rd141;
$L__tmp6226:
	bra.uni 	$L__BB24_301;
$L__tmp6227:

$L__BB24_313:
	.loc	3 232 5
	ld.f32 	%f53, [%SP+60];
	ld.f32 	%f52, [%SP+56];
	ld.f32 	%f51, [%SP+52];
	ld.f32 	%f50, [%SP+48];
$L__tmp6228:
	.loc	10 22 109
	ld.u64 	%rd1634, [%SP+64];
	setp.ne.s64 	%p211, %rd1634, 0;
	not.pred 	%p212, %p211;
	not.pred 	%p213, %p212;
	@%p213 bra 	$L__BB24_315;
	bra.uni 	$L__BB24_314;

$L__BB24_314:
	mov.u32 	%r641, 0;
	mov.b32 	%r642, %r641;
	bra.uni 	$L__BB24_315;
$L__tmp6229:

$L__BB24_315:
	.loc	12 22 22
	st.f32 	[%SP+6384], %f50;
	st.f32 	[%SP+6388], %f51;
	st.f32 	[%SP+6392], %f52;
	st.f32 	[%SP+6396], %f53;
	add.u64 	%rd1635, %SP, 6384;
	mov.b64 	%rd1636, %rd1635;
	st.u64 	[%SP+8], %rd1636;
	.loc	12 24 13
	bra.uni	$L__tmp6230;
$L__tmp6230:
	.loc	3 148 84
	ld.u64 	%rd1637, [%SP+8];
	setp.ne.s64 	%p214, %rd1637, 0;
	not.pred 	%p215, %p214;
	not.pred 	%p216, %p215;
	@%p216 bra 	$L__BB24_317;
	bra.uni 	$L__BB24_316;

$L__BB24_316:
	mov.u32 	%r643, 0;
	mov.b32 	%r644, %r643;
	bra.uni 	$L__BB24_317;

$L__BB24_317:
	ld.u64 	%rd1638, [%SP+8];
$L__tmp6231:
	.loc	12 24 13
	ld.f32 	%f2312, [%rd1638];
	.loc	12 24 9
	{ // callseq 384, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f2312;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZSt3absf, 
	(
	param0
	);
	ld.param.f32 	%f2313, [retval0+0];
	} // callseq 384
	setp.le.f32 	%p218, %f2313, 0f3F800000;
	mov.pred 	%p217, 0;
	not.pred 	%p219, %p218;
	mov.pred 	%p287, %p217;
	@%p219 bra 	$L__BB24_321;
	bra.uni 	$L__BB24_318;

$L__BB24_318:
	.loc	12 0 9
	add.u64 	%rd1639, %SP, 6384;
	mov.b64 	%rd1640, %rd1639;
	st.u64 	[%SP+0], %rd1640;
	.loc	12 24 38
	bra.uni	$L__tmp6232;
$L__tmp6232:
	.loc	3 153 84
	ld.u64 	%rd1641, [%SP+0];
	setp.ne.s64 	%p220, %rd1641, 0;
	not.pred 	%p221, %p220;
	not.pred 	%p222, %p221;
	@%p222 bra 	$L__BB24_320;
	bra.uni 	$L__BB24_319;

$L__BB24_319:
	mov.u32 	%r645, 0;
	mov.b32 	%r646, %r645;
	bra.uni 	$L__BB24_320;

$L__BB24_320:
	ld.u64 	%rd1642, [%SP+0];
$L__tmp6233:
	.loc	12 24 38
	ld.f32 	%f2314, [%rd1642+4];
	.loc	12 24 34
	{ // callseq 385, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f2314;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZSt3absf, 
	(
	param0
	);
	ld.param.f32 	%f2315, [retval0+0];
	} // callseq 385
	setp.le.f32 	%p9, %f2315, 0f3F800000;
	mov.pred 	%p287, %p9;
	bra.uni 	$L__BB24_321;

$L__BB24_321:
	mov.pred 	%p10, %p287;
	not.pred 	%p223, %p10;
	@%p223 bra 	$L__BB24_323;
	bra.uni 	$L__BB24_322;

$L__BB24_322:
	.loc	12 0 34
	mov.f32 	%f2316, %f47;
$L__tmp6234:
	mov.u32 	%r649, 254;
	mov.b32 	%r648, %r649;
$L__tmp6235:
	.loc	12 25 9
	bra.uni	$L__tmp6236;
$L__tmp6236:
	.loc	17 949 5
	// begin inline asm
	call (%r647), _optix_report_intersection_0, (%f2316, %r648);
	// end inline asm
$L__tmp6237:
	.loc	12 25 9
	bra.uni 	$L__BB24_323;
$L__tmp6238:

$L__BB24_323:
	.loc	12 26 1
	ret;
$L__tmp6239:
$L__func_end24:

}
	// .globl	_ZSt3absf
.visible .func  (.param .b32 func_retval0) _ZSt3absf(
	.param .b32 _ZSt3absf_param_0
)
{
	.reg .f32 	%f<3>;
	.loc	22 75 0
$L__func_begin25:
	.loc	22 75 0


	ld.param.f32 	%f1, [_ZSt3absf_param_0];
$L__tmp6240:
	.loc	22 76 12
	{ // callseq 400, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1;
	.param .b32 retval0;
	call.uni (retval0), 
	fabsf, 
	(
	param0
	);
	ld.param.f32 	%f2, [retval0+0];
	} // callseq 400
	st.param.f32 	[func_retval0+0], %f2;
	ret;
$L__tmp6241:
$L__func_end25:

}
	// .globl	__closesthit__rectangle
.visible .entry __closesthit__rectangle()
{
	.local .align 16 .b8 	__local_depot26[6416];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<279>;
	.reg .b16 	%rs<47>;
	.reg .f32 	%f<2344>;
	.reg .b32 	%r<722>;
	.reg .b64 	%rd<1819>;
	.loc	12 28 0
$L__func_begin26:
	.loc	12 28 0


	mov.u64 	%SPL, __local_depot26;
	cvta.local.u64 	%SP, %SPL;
	.loc	12 29 63
	bra.uni	$L__tmp6242;
$L__tmp6242:
	.loc	17 1264 5
	// begin inline asm
	call (%rd139), _optix_get_sbt_data_ptr_64, ();
	// end inline asm
$L__tmp6243:
	.loc	17 1265 5
	mov.b64 	%rd1, %rd139;
$L__tmp6244:
	.loc	12 30 30
	ld.u64 	%rd2, [%rd1+8];
	add.u64 	%rd3, %SP, 6240;
$L__tmp6245:
	.loc	12 0 30
	mov.b64 	%rd140, %rd3;
	st.u64 	[%SP+6176], %rd140;
	.loc	10 27 11
	bra.uni	$L__tmp6246;
$L__tmp6246:
	.loc	10 15 79
	ld.u64 	%rd141, [%SP+6176];
	ld.u64 	%rd142, [%SP+6176];
$L__tmp6247:
	.loc	10 28 69
	bra.uni	$L__tmp6248;
$L__tmp6248:
	.loc	17 550 5
	// begin inline asm
	call (%f55), _optix_get_world_ray_origin_x, ();
	// end inline asm
$L__tmp6249:
	.loc	17 551 5
	// begin inline asm
	call (%f56), _optix_get_world_ray_origin_y, ();
	// end inline asm
$L__tmp6250:
	.loc	17 552 5
	// begin inline asm
	call (%f57), _optix_get_world_ray_origin_z, ();
	// end inline asm
$L__tmp6251:
	.loc	17 553 12
	{ // callseq 401, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f55;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f56;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f57;
	.param .align 4 .b8 retval0[12];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float3Efff, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32 	%f58, [retval0+0];
	ld.param.f32 	%f59, [retval0+4];
	ld.param.f32 	%f60, [retval0+8];
	} // callseq 401
	st.f32 	[%SP+6120], %f60;
	st.f32 	[%SP+6116], %f59;
	st.f32 	[%SP+6112], %f58;
$L__tmp6252:
	.loc	17 818 9
	bra.uni	$L__tmp6253;
$L__tmp6253:
	.loc	17 879 5
	// begin inline asm
	call (%r125), _optix_get_transform_list_size, ();
	// end inline asm
$L__tmp6254:
	.loc	17 880 5
	mov.b32 	%r126, %r125;
$L__tmp6255:
	.loc	17 818 9
	setp.eq.s32 	%p9, %r126, 0;
	not.pred 	%p10, %p9;
	@%p10 bra 	$L__BB26_2;
	bra.uni 	$L__BB26_1;

$L__BB26_1:
	.loc	10 28 27
	bra.uni	$L__tmp6256;
$L__tmp6256:
	.loc	17 819 9
	ld.f32 	%f3, [%SP+6120];
	ld.f32 	%f2, [%SP+6116];
	ld.f32 	%f1, [%SP+6112];
	mov.f32 	%f2338, %f1;
	mov.f32 	%f2339, %f2;
	mov.f32 	%f2340, %f3;
	bra.uni 	$L__BB26_94;
$L__tmp6257:

$L__BB26_2:
	.loc	17 0 9
	add.u64 	%rd143, %SP, 6128;
	mov.b64 	%rd144, %rd143;
	st.u64 	[%SP+5984], %rd144;
	add.u64 	%rd145, %SP, 6144;
	mov.b64 	%rd146, %rd145;
	st.u64 	[%SP+5992], %rd146;
	add.u64 	%rd147, %SP, 6160;
	mov.b64 	%rd148, %rd147;
	st.u64 	[%SP+6000], %rd148;
	.loc	20 332 31
	bra.uni	$L__tmp6258;
$L__tmp6258:
	.loc	17 879 5
	// begin inline asm
	call (%r127), _optix_get_transform_list_size, ();
	// end inline asm
$L__tmp6259:
	.loc	17 880 5
	mov.b32 	%r128, %r127;
$L__tmp6260:
	.loc	20 332 31
	mov.b32 	%r1, %r128;
$L__tmp6261:
	.loc	20 333 24
	bra.uni	$L__tmp6262;
$L__tmp6262:
	.loc	17 600 5
	// begin inline asm
	call (%f61), _optix_get_ray_time, ();
	// end inline asm
$L__tmp6263:
	.loc	17 601 5
	mov.f32 	%f62, %f61;
$L__tmp6264:
	.loc	20 333 24
	mov.f32 	%f4, %f62;
$L__tmp6265:
	.loc	17 822 5
	bra.uni	$L__tmp6266;
$L__tmp6266:
	.loc	20 336 25
	mov.u32 	%r129, 0;
	mov.b32 	%r2, %r129;
$L__tmp6267:
	.loc	20 336 5
	mov.u32 	%r682, %r2;
$L__tmp6268:
	bra.uni 	$L__BB26_3;

$L__BB26_3:
	mov.u32 	%r3, %r682;
$L__tmp6269:
	setp.lt.u32 	%p11, %r3, %r1;
	not.pred 	%p12, %p11;
	@%p12 bra 	$L__BB26_93;
	bra.uni 	$L__BB26_4;

$L__BB26_4:
	.loc	20 0 5
	mov.b32 	%r130, %r3;
$L__tmp6270:
	.loc	20 338 41
	bra.uni	$L__tmp6271;
$L__tmp6271:
	.loc	17 886 5
	// begin inline asm
	call (%rd178), _optix_get_transform_list_handle, (%r130);
	// end inline asm
$L__tmp6272:
	.loc	17 887 5
	mov.b64 	%rd180, %rd178;
$L__tmp6273:
	.loc	20 338 41
	mov.b64 	%rd181, %rd180;
$L__tmp6274:
	.loc	20 0 41
	add.u64 	%rd182, %SP, 6016;
	mov.b64 	%rd183, %rd182;
	st.u64 	[%SP+5936], %rd183;
	add.u64 	%rd184, %SP, 6032;
	mov.b64 	%rd185, %rd184;
	st.u64 	[%SP+5944], %rd185;
	add.u64 	%rd186, %SP, 6048;
	mov.b64 	%rd187, %rd186;
	st.u64 	[%SP+5952], %rd187;
	mov.b64 	%rd4, %rd181;
$L__tmp6275:
	mov.f32 	%f5, %f4;
$L__tmp6276:
	mov.u16 	%rs3, 0;
	mov.b16 	%rs1, %rs3;
$L__tmp6277:
	mov.b64 	%rd179, %rd4;
$L__tmp6278:
	.loc	20 284 37
	bra.uni	$L__tmp6279;
$L__tmp6279:
	.loc	17 893 5
	// begin inline asm
	call (%r131), _optix_get_transform_type_from_handle, (%rd179);
	// end inline asm
$L__tmp6280:
	.loc	17 894 5
	mov.b32 	%r132, %r131;
$L__tmp6281:
	.loc	20 284 37
	mov.b32 	%r4, %r132;
$L__tmp6282:
	.loc	20 286 5
	setp.eq.s32 	%p14, %r4, 2;
	mov.pred 	%p13, -1;
	mov.pred 	%p275, %p13;
	@%p14 bra 	$L__BB26_6;
	bra.uni 	$L__BB26_5;

$L__BB26_5:
	setp.eq.s32 	%p1, %r4, 3;
	mov.pred 	%p275, %p1;
	bra.uni 	$L__BB26_6;

$L__BB26_6:
	mov.pred 	%p2, %p275;
	not.pred 	%p15, %p2;
	@%p15 bra 	$L__BB26_65;
	bra.uni 	$L__BB26_7;

$L__BB26_7:
	.loc	20 341 9
	bra.uni	$L__tmp6283;
$L__tmp6283:
	.loc	20 288 9
	setp.eq.s32 	%p31, %r4, 2;
	not.pred 	%p32, %p31;
	@%p32 bra 	$L__BB26_32;
	bra.uni 	$L__BB26_8;

$L__BB26_8:
	.loc	20 0 9
	mov.b64 	%rd550, %rd4;
$L__tmp6284:
	.loc	20 290 63
	bra.uni	$L__tmp6285;
$L__tmp6285:
	.loc	17 914 5
	// begin inline asm
	call (%rd549), _optix_get_matrix_motion_transform_from_handle, (%rd550);
	// end inline asm
$L__tmp6286:
	.loc	20 290 63
	mov.b64 	%rd551, %rd549;
	st.u64 	[%SP+5960], %rd551;
	.loc	20 291 13
	ld.u64 	%rd552, [%SP+5936];
	ld.u64 	%rd553, [%SP+5944];
	ld.u64 	%rd554, [%SP+5952];
	ld.u64 	%rd555, [%SP+5960];
	mov.b64 	%rd556, %rd552;
	st.u64 	[%SP+5752], %rd556;
	mov.b64 	%rd557, %rd553;
	st.u64 	[%SP+5760], %rd557;
	mov.b64 	%rd558, %rd554;
	st.u64 	[%SP+5768], %rd558;
	mov.b64 	%rd559, %rd555;
	st.u64 	[%SP+5776], %rd559;
	mov.f32 	%f6, %f5;
$L__tmp6287:
	.loc	20 291 13
	bra.uni	$L__tmp6288;
$L__tmp6288:
	.loc	20 241 5
	ld.u64 	%rd560, [%SP+5776];
	mov.b64 	%rd561, %rd560;
	st.u64 	[%SP+5616], %rd561;
	.loc	20 241 42
	bra.uni	$L__tmp6289;
$L__tmp6289:
	.loc	20 63 18
	mov.u32 	%r248, 0;
	mov.b32 	%r5, %r248;
$L__tmp6290:
	.loc	20 63 5
	mov.u32 	%r683, %r5;
$L__tmp6291:
	bra.uni 	$L__BB26_9;

$L__BB26_9:
	mov.u32 	%r6, %r683;
$L__tmp6292:
	cvt.s64.s32 	%rd562, %r6;
	setp.lt.u64 	%p53, %rd562, 128;
	not.pred 	%p54, %p53;
	@%p54 bra 	$L__BB26_11;
	bra.uni 	$L__BB26_10;

$L__BB26_10:
$L__tmp6293:
	.loc	20 64 9
	cvt.s64.s32 	%rd812, %r6;
	add.u64 	%rd813, %SP, 5624;
	add.s64 	%rd814, %rd813, %rd812;
	ld.u64 	%rd815, [%SP+5616];
	cvt.s64.s32 	%rd816, %r6;
	add.s64 	%rd810, %rd815, %rd816;
$L__tmp6294:
	.loc	20 64 40
	bra.uni	$L__tmp6295;
$L__tmp6295:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd809, %rd810;
	// end inline asm
$L__tmp6296:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r358,%r359,%r360,%r361}, [%rd809];
	// end inline asm
	st.u32 	[%SP+5600], %r358;
	st.u32 	[%SP+5604], %r359;
	st.u32 	[%SP+5608], %r360;
	st.u32 	[%SP+5612], %r361;
	.loc	20 56 5
	ld.u32 	%r362, [%SP+5600];
	ld.u32 	%r363, [%SP+5604];
	ld.u32 	%r364, [%SP+5608];
	ld.u32 	%r365, [%SP+5612];
$L__tmp6297:
	.loc	20 64 40
	st.u32 	[%rd814+12], %r365;
	st.u32 	[%rd814+8], %r364;
	st.u32 	[%rd814+4], %r363;
	st.u32 	[%rd814], %r362;
$L__tmp6298:
	.loc	20 63 42
	add.s32 	%r7, %r6, 16;
$L__tmp6299:
	mov.u32 	%r683, %r7;
$L__tmp6300:
	bra.uni 	$L__BB26_9;
$L__tmp6301:

$L__BB26_11:
	.loc	20 65 5
	ld.u64 	%rd563, [%SP+5624];
	ld.u16 	%rs11, [%SP+5632];
	ld.u16 	%rs12, [%SP+5634];
	ld.f32 	%f598, [%SP+5636];
	ld.f32 	%f599, [%SP+5640];
	ld.u32 	%r249, [%SP+5644];
	ld.u32 	%r250, [%SP+5648];
	ld.u32 	%r251, [%SP+5652];
	ld.f32 	%f600, [%SP+5656];
	ld.f32 	%f601, [%SP+5660];
	ld.f32 	%f602, [%SP+5664];
	ld.f32 	%f603, [%SP+5668];
	ld.f32 	%f604, [%SP+5672];
	ld.f32 	%f605, [%SP+5676];
	ld.f32 	%f606, [%SP+5680];
	ld.f32 	%f607, [%SP+5684];
	ld.f32 	%f608, [%SP+5688];
	ld.f32 	%f609, [%SP+5692];
	ld.f32 	%f610, [%SP+5696];
	ld.f32 	%f611, [%SP+5700];
	ld.f32 	%f612, [%SP+5704];
	ld.f32 	%f613, [%SP+5708];
	ld.f32 	%f614, [%SP+5712];
	ld.f32 	%f615, [%SP+5716];
	ld.f32 	%f616, [%SP+5720];
	ld.f32 	%f617, [%SP+5724];
	ld.f32 	%f618, [%SP+5728];
	ld.f32 	%f619, [%SP+5732];
	ld.f32 	%f620, [%SP+5736];
	ld.f32 	%f621, [%SP+5740];
	ld.f32 	%f622, [%SP+5744];
	ld.f32 	%f623, [%SP+5748];
$L__tmp6302:
	.loc	20 241 42
	st.f32 	[%SP+5932], %f623;
	st.f32 	[%SP+5928], %f622;
	st.f32 	[%SP+5924], %f621;
	st.f32 	[%SP+5920], %f620;
	st.f32 	[%SP+5916], %f619;
	st.f32 	[%SP+5912], %f618;
	st.f32 	[%SP+5908], %f617;
	st.f32 	[%SP+5904], %f616;
	st.f32 	[%SP+5900], %f615;
	st.f32 	[%SP+5896], %f614;
	st.f32 	[%SP+5892], %f613;
	st.f32 	[%SP+5888], %f612;
	st.f32 	[%SP+5884], %f611;
	st.f32 	[%SP+5880], %f610;
	st.f32 	[%SP+5876], %f609;
	st.f32 	[%SP+5872], %f608;
	st.f32 	[%SP+5868], %f607;
	st.f32 	[%SP+5864], %f606;
	st.f32 	[%SP+5860], %f605;
	st.f32 	[%SP+5856], %f604;
	st.f32 	[%SP+5852], %f603;
	st.f32 	[%SP+5848], %f602;
	st.f32 	[%SP+5844], %f601;
	st.f32 	[%SP+5840], %f600;
	st.u32 	[%SP+5836], %r251;
	st.u32 	[%SP+5832], %r250;
	st.u32 	[%SP+5828], %r249;
	st.f32 	[%SP+5824], %f599;
	st.f32 	[%SP+5820], %f598;
	st.u16 	[%SP+5818], %rs12;
	st.u16 	[%SP+5816], %rs11;
	st.u64 	[%SP+5808], %rd563;
	add.u64 	%rd564, %SP, 5808;
	add.s64 	%rd565, %rd564, 8;
	ld.u16 	%rs13, [%rd565+2];
	ld.f32 	%f624, [%rd565+4];
	ld.f32 	%f625, [%rd565+8];
	ld.u16 	%rs14, [%SP+5816];
	st.f32 	[%SP+5792], %f625;
	st.f32 	[%SP+5788], %f624;
	st.u16 	[%SP+5786], %rs13;
	st.u16 	[%SP+5784], %rs14;
	add.u64 	%rd566, %SP, 5796;
	mov.b64 	%rd567, %rd566;
$L__tmp6303:
	.loc	20 0 42
	add.u64 	%rd568, %SP, 5800;
	mov.b64 	%rd569, %rd568;
$L__tmp6304:
	add.u64 	%rd570, %SP, 5784;
	mov.b64 	%rd571, %rd570;
	st.u64 	[%SP+5584], %rd571;
	mov.f32 	%f626, %f6;
$L__tmp6305:
	.loc	20 241 5
	bra.uni	$L__tmp6306;
$L__tmp6306:
	.loc	20 217 27
	ld.u64 	%rd572, [%SP+5584];
	ld.f32 	%f627, [%rd572+4];
	mov.f32 	%f628, %f627;
$L__tmp6307:
	.loc	20 218 25
	ld.u64 	%rd573, [%SP+5584];
	ld.f32 	%f629, [%rd573+8];
	mov.f32 	%f630, %f629;
$L__tmp6308:
	.loc	20 219 30
	ld.u64 	%rd574, [%SP+5584];
	ld.u16 	%rs15, [%rd574];
	cvt.u32.u16 	%r252, %rs15;
	sub.s32 	%r253, %r252, 1;
	cvt.rn.f32.s32 	%f631, %r253;
$L__tmp6309:
	.loc	20 224 22
	sub.f32 	%f632, %f626, %f628;
	mul.f32 	%f633, %f632, %f631;
	sub.f32 	%f634, %f630, %f628;
	div.rn.f32 	%f635, %f633, %f634;
	.loc	20 224 34
	{ // callseq 419, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f631;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f635;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3minEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f636, [retval0+0];
	} // callseq 419
	.loc	20 224 24
	mov.f32 	%f637, 0f00000000;
	{ // callseq 420, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f637;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f636;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3maxEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f638, [retval0+0];
$L__tmp6310:
	} // callseq 420
	.loc	20 225 26
	{ // callseq 421, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f638;
	.param .b32 retval0;
	call.uni (retval0), 
	floorf, 
	(
	param0
	);
	ld.param.f32 	%f639, [retval0+0];
$L__tmp6311:
	} // callseq 421
	.loc	20 227 5
	sub.f32 	%f640, %f638, %f639;
	st.f32 	[%rd567], %f640;
	.loc	20 228 5
	cvt.rzi.s32.f32 	%r254, %f639;
	st.u32 	[%rd569], %r254;
$L__tmp6312:
	.loc	20 244 29
	ld.u64 	%rd575, [%SP+5776];
	add.s64 	%rd576, %rd575, 32;
	ld.u32 	%r255, [%SP+5800];
	cvt.s64.s32 	%rd577, %r255;
	mul.lo.s64 	%rd578, %rd577, 48;
	add.s64 	%rd579, %rd576, %rd578;
$L__tmp6313:
	.loc	20 247 5
	ld.u64 	%rd580, [%SP+5752];
	ld.u64 	%rd581, [%SP+5760];
	ld.u64 	%rd582, [%SP+5768];
	ld.f32 	%f641, [%SP+5796];
	mov.b64 	%rd583, %rd580;
	st.u64 	[%SP+5408], %rd583;
	mov.b64 	%rd584, %rd581;
	st.u64 	[%SP+5416], %rd584;
	mov.b64 	%rd585, %rd582;
	st.u64 	[%SP+5424], %rd585;
	mov.b64 	%rd586, %rd579;
	st.u64 	[%SP+5432], %rd586;
	mov.f32 	%f7, %f641;
$L__tmp6314:
	.loc	20 247 5
	bra.uni	$L__tmp6315;
$L__tmp6315:
	.loc	20 172 5
	ld.u64 	%rd5, [%SP+5408];
	ld.u64 	%rd587, [%SP+5432];
	mov.b64 	%rd588, %rd587;
	st.u64 	[%SP+5376], %rd588;
	.loc	20 172 10
	bra.uni	$L__tmp6316;
$L__tmp6316:
	.loc	20 63 18
	mov.u32 	%r256, 0;
	mov.b32 	%r8, %r256;
$L__tmp6317:
	.loc	20 63 5
	mov.u32 	%r684, %r8;
$L__tmp6318:
	bra.uni 	$L__BB26_12;

$L__BB26_12:
	mov.u32 	%r9, %r684;
$L__tmp6319:
	cvt.s64.s32 	%rd589, %r9;
	setp.lt.u64 	%p55, %rd589, 16;
	not.pred 	%p56, %p55;
	@%p56 bra 	$L__BB26_14;
	bra.uni 	$L__BB26_13;

$L__BB26_13:
$L__tmp6320:
	.loc	20 64 9
	cvt.s64.s32 	%rd804, %r9;
	add.u64 	%rd805, %SP, 5392;
	add.s64 	%rd806, %rd805, %rd804;
	ld.u64 	%rd807, [%SP+5376];
	cvt.s64.s32 	%rd808, %r9;
	add.s64 	%rd802, %rd807, %rd808;
$L__tmp6321:
	.loc	20 64 40
	bra.uni	$L__tmp6322;
$L__tmp6322:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd801, %rd802;
	// end inline asm
$L__tmp6323:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r350,%r351,%r352,%r353}, [%rd801];
	// end inline asm
	st.u32 	[%SP+5360], %r350;
	st.u32 	[%SP+5364], %r351;
	st.u32 	[%SP+5368], %r352;
	st.u32 	[%SP+5372], %r353;
	.loc	20 56 5
	ld.u32 	%r354, [%SP+5360];
	ld.u32 	%r355, [%SP+5364];
	ld.u32 	%r356, [%SP+5368];
	ld.u32 	%r357, [%SP+5372];
$L__tmp6324:
	.loc	20 64 40
	st.u32 	[%rd806+12], %r357;
	st.u32 	[%rd806+8], %r356;
	st.u32 	[%rd806+4], %r355;
	st.u32 	[%rd806], %r354;
$L__tmp6325:
	.loc	20 63 42
	add.s32 	%r10, %r9, 16;
$L__tmp6326:
	mov.u32 	%r684, %r10;
$L__tmp6327:
	bra.uni 	$L__BB26_12;
$L__tmp6328:

$L__BB26_14:
	.loc	20 65 5
	ld.f32 	%f642, [%SP+5392];
	ld.f32 	%f643, [%SP+5396];
	ld.f32 	%f644, [%SP+5400];
	ld.f32 	%f645, [%SP+5404];
$L__tmp6329:
	.loc	20 172 10
	st.f32 	[%rd5+12], %f645;
	st.f32 	[%rd5+8], %f644;
	st.f32 	[%rd5+4], %f643;
	st.f32 	[%rd5], %f642;
	.loc	20 173 5
	ld.u64 	%rd6, [%SP+5416];
	ld.u64 	%rd590, [%SP+5432];
	add.s64 	%rd7, %rd590, 16;
$L__tmp6330:
	.loc	20 173 10
	bra.uni	$L__tmp6331;
$L__tmp6331:
	.loc	20 63 18
	mov.u32 	%r257, 0;
	mov.b32 	%r11, %r257;
$L__tmp6332:
	.loc	20 63 5
	mov.u32 	%r685, %r11;
$L__tmp6333:
	bra.uni 	$L__BB26_15;

$L__BB26_15:
	mov.u32 	%r12, %r685;
$L__tmp6334:
	cvt.s64.s32 	%rd591, %r12;
	setp.lt.u64 	%p57, %rd591, 16;
	not.pred 	%p58, %p57;
	@%p58 bra 	$L__BB26_17;
	bra.uni 	$L__BB26_16;

$L__BB26_16:
$L__tmp6335:
	.loc	20 64 9
	cvt.s64.s32 	%rd797, %r12;
	add.u64 	%rd798, %SP, 5344;
	add.s64 	%rd799, %rd798, %rd797;
	cvt.s64.s32 	%rd800, %r12;
	add.s64 	%rd795, %rd7, %rd800;
$L__tmp6336:
	.loc	20 64 40
	bra.uni	$L__tmp6337;
$L__tmp6337:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd794, %rd795;
	// end inline asm
$L__tmp6338:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r342,%r343,%r344,%r345}, [%rd794];
	// end inline asm
	st.u32 	[%SP+5328], %r342;
	st.u32 	[%SP+5332], %r343;
	st.u32 	[%SP+5336], %r344;
	st.u32 	[%SP+5340], %r345;
	.loc	20 56 5
	ld.u32 	%r346, [%SP+5328];
	ld.u32 	%r347, [%SP+5332];
	ld.u32 	%r348, [%SP+5336];
	ld.u32 	%r349, [%SP+5340];
$L__tmp6339:
	.loc	20 64 40
	st.u32 	[%rd799+12], %r349;
	st.u32 	[%rd799+8], %r348;
	st.u32 	[%rd799+4], %r347;
	st.u32 	[%rd799], %r346;
$L__tmp6340:
	.loc	20 63 42
	add.s32 	%r13, %r12, 16;
$L__tmp6341:
	mov.u32 	%r685, %r13;
$L__tmp6342:
	bra.uni 	$L__BB26_15;
$L__tmp6343:

$L__BB26_17:
	.loc	20 65 5
	ld.f32 	%f646, [%SP+5344];
	ld.f32 	%f647, [%SP+5348];
	ld.f32 	%f648, [%SP+5352];
	ld.f32 	%f649, [%SP+5356];
$L__tmp6344:
	.loc	20 173 10
	st.f32 	[%rd6+12], %f649;
	st.f32 	[%rd6+8], %f648;
	st.f32 	[%rd6+4], %f647;
	st.f32 	[%rd6], %f646;
	.loc	20 174 5
	ld.u64 	%rd8, [%SP+5424];
	ld.u64 	%rd592, [%SP+5432];
	add.s64 	%rd9, %rd592, 32;
$L__tmp6345:
	.loc	20 174 10
	bra.uni	$L__tmp6346;
$L__tmp6346:
	.loc	20 63 18
	mov.u32 	%r258, 0;
	mov.b32 	%r14, %r258;
$L__tmp6347:
	.loc	20 63 5
	mov.u32 	%r686, %r14;
$L__tmp6348:
	bra.uni 	$L__BB26_18;

$L__BB26_18:
	mov.u32 	%r15, %r686;
$L__tmp6349:
	cvt.s64.s32 	%rd593, %r15;
	setp.lt.u64 	%p59, %rd593, 16;
	not.pred 	%p60, %p59;
	@%p60 bra 	$L__BB26_20;
	bra.uni 	$L__BB26_19;

$L__BB26_19:
$L__tmp6350:
	.loc	20 64 9
	cvt.s64.s32 	%rd790, %r15;
	add.u64 	%rd791, %SP, 5312;
	add.s64 	%rd792, %rd791, %rd790;
	cvt.s64.s32 	%rd793, %r15;
	add.s64 	%rd788, %rd9, %rd793;
$L__tmp6351:
	.loc	20 64 40
	bra.uni	$L__tmp6352;
$L__tmp6352:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd787, %rd788;
	// end inline asm
$L__tmp6353:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r334,%r335,%r336,%r337}, [%rd787];
	// end inline asm
	st.u32 	[%SP+5296], %r334;
	st.u32 	[%SP+5300], %r335;
	st.u32 	[%SP+5304], %r336;
	st.u32 	[%SP+5308], %r337;
	.loc	20 56 5
	ld.u32 	%r338, [%SP+5296];
	ld.u32 	%r339, [%SP+5300];
	ld.u32 	%r340, [%SP+5304];
	ld.u32 	%r341, [%SP+5308];
$L__tmp6354:
	.loc	20 64 40
	st.u32 	[%rd792+12], %r341;
	st.u32 	[%rd792+8], %r340;
	st.u32 	[%rd792+4], %r339;
	st.u32 	[%rd792], %r338;
$L__tmp6355:
	.loc	20 63 42
	add.s32 	%r16, %r15, 16;
$L__tmp6356:
	mov.u32 	%r686, %r16;
$L__tmp6357:
	bra.uni 	$L__BB26_18;
$L__tmp6358:

$L__BB26_20:
	.loc	20 65 5
	ld.f32 	%f650, [%SP+5312];
	ld.f32 	%f651, [%SP+5316];
	ld.f32 	%f652, [%SP+5320];
	ld.f32 	%f653, [%SP+5324];
$L__tmp6359:
	.loc	20 174 10
	st.f32 	[%rd8+12], %f653;
	st.f32 	[%rd8+8], %f652;
	st.f32 	[%rd8+4], %f651;
	st.f32 	[%rd8], %f650;
	.loc	20 177 5
	setp.gt.f32 	%p61, %f7, 0f00000000;
	not.pred 	%p62, %p61;
	@%p62 bra 	$L__BB26_31;
	bra.uni 	$L__BB26_21;

$L__BB26_21:
$L__tmp6360:
	.loc	20 179 24
	mov.f32 	%f654, 0f3F800000;
	sub.f32 	%f8, %f654, %f7;
$L__tmp6361:
	.loc	20 180 9
	ld.u64 	%rd10, [%SP+5408];
	ld.u64 	%rd594, [%SP+5408];
	mov.b64 	%rd595, %rd594;
	st.u64 	[%SP+5280], %rd595;
	mov.f32 	%f655, %f8;
$L__tmp6362:
	.loc	20 180 30
	bra.uni	$L__tmp6363;
$L__tmp6363:
	.loc	20 45 5
	ld.u64 	%rd596, [%SP+5280];
	ld.f32 	%f656, [%rd596];
	mul.f32 	%f657, %f656, %f655;
	ld.u64 	%rd597, [%SP+5280];
	ld.f32 	%f658, [%rd597+4];
	mul.f32 	%f659, %f658, %f655;
	ld.u64 	%rd598, [%SP+5280];
	ld.f32 	%f660, [%rd598+8];
	mul.f32 	%f661, %f660, %f655;
	ld.u64 	%rd599, [%SP+5280];
	ld.f32 	%f662, [%rd599+12];
	mul.f32 	%f663, %f662, %f655;
$L__tmp6364:
	.loc	20 45 12
	{ // callseq 422, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f657;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f659;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f661;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f663;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f664, %f665, %f666, %f667}, [retval0+0];
	} // callseq 422
$L__tmp6365:
	.loc	20 180 30
	st.f32 	[%SP+5452], %f667;
	st.f32 	[%SP+5448], %f666;
	st.f32 	[%SP+5444], %f665;
	st.f32 	[%SP+5440], %f664;
	ld.u64 	%rd600, [%SP+5432];
	add.s64 	%rd11, %rd600, 48;
$L__tmp6366:
	.loc	20 180 72
	bra.uni	$L__tmp6367;
$L__tmp6367:
	.loc	20 63 18
	mov.u32 	%r259, 0;
	mov.b32 	%r17, %r259;
$L__tmp6368:
	.loc	20 63 5
	mov.u32 	%r687, %r17;
$L__tmp6369:
	bra.uni 	$L__BB26_22;

$L__BB26_22:
	mov.u32 	%r18, %r687;
$L__tmp6370:
	cvt.s64.s32 	%rd601, %r18;
	setp.lt.u64 	%p63, %rd601, 16;
	not.pred 	%p64, %p63;
	@%p64 bra 	$L__BB26_24;
	bra.uni 	$L__BB26_23;

$L__BB26_23:
$L__tmp6371:
	.loc	20 64 9
	cvt.s64.s32 	%rd783, %r18;
	add.u64 	%rd784, %SP, 5264;
	add.s64 	%rd785, %rd784, %rd783;
	cvt.s64.s32 	%rd786, %r18;
	add.s64 	%rd781, %rd11, %rd786;
$L__tmp6372:
	.loc	20 64 40
	bra.uni	$L__tmp6373;
$L__tmp6373:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd780, %rd781;
	// end inline asm
$L__tmp6374:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r326,%r327,%r328,%r329}, [%rd780];
	// end inline asm
	st.u32 	[%SP+5248], %r326;
	st.u32 	[%SP+5252], %r327;
	st.u32 	[%SP+5256], %r328;
	st.u32 	[%SP+5260], %r329;
	.loc	20 56 5
	ld.u32 	%r330, [%SP+5248];
	ld.u32 	%r331, [%SP+5252];
	ld.u32 	%r332, [%SP+5256];
	ld.u32 	%r333, [%SP+5260];
$L__tmp6375:
	.loc	20 64 40
	st.u32 	[%rd785+12], %r333;
	st.u32 	[%rd785+8], %r332;
	st.u32 	[%rd785+4], %r331;
	st.u32 	[%rd785], %r330;
$L__tmp6376:
	.loc	20 63 42
	add.s32 	%r19, %r18, 16;
$L__tmp6377:
	mov.u32 	%r687, %r19;
$L__tmp6378:
	bra.uni 	$L__BB26_22;
$L__tmp6379:

$L__BB26_24:
	.loc	20 65 5
	ld.f32 	%f668, [%SP+5264];
	ld.f32 	%f669, [%SP+5268];
	ld.f32 	%f670, [%SP+5272];
	ld.f32 	%f671, [%SP+5276];
$L__tmp6380:
	.loc	20 180 72
	st.f32 	[%SP+5484], %f671;
	st.f32 	[%SP+5480], %f670;
	st.f32 	[%SP+5476], %f669;
	st.f32 	[%SP+5472], %f668;
	add.u64 	%rd602, %SP, 5472;
	mov.b64 	%rd603, %rd602;
	st.u64 	[%SP+5240], %rd603;
	mov.f32 	%f672, %f7;
$L__tmp6381:
	.loc	20 180 56
	bra.uni	$L__tmp6382;
$L__tmp6382:
	.loc	20 45 5
	ld.u64 	%rd604, [%SP+5240];
	ld.f32 	%f673, [%rd604];
	mul.f32 	%f674, %f673, %f672;
	ld.u64 	%rd605, [%SP+5240];
	ld.f32 	%f675, [%rd605+4];
	mul.f32 	%f676, %f675, %f672;
	ld.u64 	%rd606, [%SP+5240];
	ld.f32 	%f677, [%rd606+8];
	mul.f32 	%f678, %f677, %f672;
	ld.u64 	%rd607, [%SP+5240];
	ld.f32 	%f679, [%rd607+12];
	mul.f32 	%f680, %f679, %f672;
$L__tmp6383:
	.loc	20 45 12
	{ // callseq 423, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f674;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f676;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f678;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f680;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f681, %f682, %f683, %f684}, [retval0+0];
	} // callseq 423
$L__tmp6384:
	.loc	20 180 56
	st.f32 	[%SP+5468], %f684;
	st.f32 	[%SP+5464], %f683;
	st.f32 	[%SP+5460], %f682;
	st.f32 	[%SP+5456], %f681;
	add.u64 	%rd608, %SP, 5440;
	mov.b64 	%rd609, %rd608;
	st.u64 	[%SP+5224], %rd609;
	add.u64 	%rd610, %SP, 5456;
	mov.b64 	%rd611, %rd610;
	st.u64 	[%SP+5232], %rd611;
	.loc	20 180 14
	bra.uni	$L__tmp6385;
$L__tmp6385:
	.loc	20 40 5
	ld.u64 	%rd612, [%SP+5224];
	ld.f32 	%f685, [%rd612];
	ld.u64 	%rd613, [%SP+5232];
	ld.f32 	%f686, [%rd613];
	add.f32 	%f687, %f685, %f686;
	ld.u64 	%rd614, [%SP+5224];
	ld.f32 	%f688, [%rd614+4];
	ld.u64 	%rd615, [%SP+5232];
	ld.f32 	%f689, [%rd615+4];
	add.f32 	%f690, %f688, %f689;
	ld.u64 	%rd616, [%SP+5224];
	ld.f32 	%f691, [%rd616+8];
	ld.u64 	%rd617, [%SP+5232];
	ld.f32 	%f692, [%rd617+8];
	add.f32 	%f693, %f691, %f692;
	ld.u64 	%rd618, [%SP+5224];
	ld.f32 	%f694, [%rd618+12];
	ld.u64 	%rd619, [%SP+5232];
	ld.f32 	%f695, [%rd619+12];
	add.f32 	%f696, %f694, %f695;
$L__tmp6386:
	.loc	20 40 12
	{ // callseq 424, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f687;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f690;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f693;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f696;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f697, %f698, %f699, %f700}, [retval0+0];
	} // callseq 424
$L__tmp6387:
	.loc	20 180 14
	st.f32 	[%rd10+12], %f700;
	st.f32 	[%rd10+8], %f699;
	st.f32 	[%rd10+4], %f698;
	st.f32 	[%rd10], %f697;
	.loc	20 181 9
	ld.u64 	%rd12, [%SP+5416];
	ld.u64 	%rd620, [%SP+5416];
	mov.b64 	%rd621, %rd620;
	st.u64 	[%SP+5216], %rd621;
	mov.f32 	%f701, %f8;
$L__tmp6388:
	.loc	20 181 30
	bra.uni	$L__tmp6389;
$L__tmp6389:
	.loc	20 45 5
	ld.u64 	%rd622, [%SP+5216];
	ld.f32 	%f702, [%rd622];
	mul.f32 	%f703, %f702, %f701;
	ld.u64 	%rd623, [%SP+5216];
	ld.f32 	%f704, [%rd623+4];
	mul.f32 	%f705, %f704, %f701;
	ld.u64 	%rd624, [%SP+5216];
	ld.f32 	%f706, [%rd624+8];
	mul.f32 	%f707, %f706, %f701;
	ld.u64 	%rd625, [%SP+5216];
	ld.f32 	%f708, [%rd625+12];
	mul.f32 	%f709, %f708, %f701;
$L__tmp6390:
	.loc	20 45 12
	{ // callseq 425, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f703;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f705;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f707;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f709;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f710, %f711, %f712, %f713}, [retval0+0];
	} // callseq 425
$L__tmp6391:
	.loc	20 181 30
	st.f32 	[%SP+5500], %f713;
	st.f32 	[%SP+5496], %f712;
	st.f32 	[%SP+5492], %f711;
	st.f32 	[%SP+5488], %f710;
	ld.u64 	%rd626, [%SP+5432];
	add.s64 	%rd13, %rd626, 64;
$L__tmp6392:
	.loc	20 181 72
	bra.uni	$L__tmp6393;
$L__tmp6393:
	.loc	20 63 18
	mov.u32 	%r260, 0;
	mov.b32 	%r20, %r260;
$L__tmp6394:
	.loc	20 63 5
	mov.u32 	%r688, %r20;
$L__tmp6395:
	bra.uni 	$L__BB26_25;

$L__BB26_25:
	mov.u32 	%r21, %r688;
$L__tmp6396:
	cvt.s64.s32 	%rd627, %r21;
	setp.lt.u64 	%p65, %rd627, 16;
	not.pred 	%p66, %p65;
	@%p66 bra 	$L__BB26_27;
	bra.uni 	$L__BB26_26;

$L__BB26_26:
$L__tmp6397:
	.loc	20 64 9
	cvt.s64.s32 	%rd776, %r21;
	add.u64 	%rd777, %SP, 5200;
	add.s64 	%rd778, %rd777, %rd776;
	cvt.s64.s32 	%rd779, %r21;
	add.s64 	%rd774, %rd13, %rd779;
$L__tmp6398:
	.loc	20 64 40
	bra.uni	$L__tmp6399;
$L__tmp6399:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd773, %rd774;
	// end inline asm
$L__tmp6400:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r318,%r319,%r320,%r321}, [%rd773];
	// end inline asm
	st.u32 	[%SP+5184], %r318;
	st.u32 	[%SP+5188], %r319;
	st.u32 	[%SP+5192], %r320;
	st.u32 	[%SP+5196], %r321;
	.loc	20 56 5
	ld.u32 	%r322, [%SP+5184];
	ld.u32 	%r323, [%SP+5188];
	ld.u32 	%r324, [%SP+5192];
	ld.u32 	%r325, [%SP+5196];
$L__tmp6401:
	.loc	20 64 40
	st.u32 	[%rd778+12], %r325;
	st.u32 	[%rd778+8], %r324;
	st.u32 	[%rd778+4], %r323;
	st.u32 	[%rd778], %r322;
$L__tmp6402:
	.loc	20 63 42
	add.s32 	%r22, %r21, 16;
$L__tmp6403:
	mov.u32 	%r688, %r22;
$L__tmp6404:
	bra.uni 	$L__BB26_25;
$L__tmp6405:

$L__BB26_27:
	.loc	20 65 5
	ld.f32 	%f714, [%SP+5200];
	ld.f32 	%f715, [%SP+5204];
	ld.f32 	%f716, [%SP+5208];
	ld.f32 	%f717, [%SP+5212];
$L__tmp6406:
	.loc	20 181 72
	st.f32 	[%SP+5532], %f717;
	st.f32 	[%SP+5528], %f716;
	st.f32 	[%SP+5524], %f715;
	st.f32 	[%SP+5520], %f714;
	add.u64 	%rd628, %SP, 5520;
	mov.b64 	%rd629, %rd628;
	st.u64 	[%SP+5176], %rd629;
	mov.f32 	%f718, %f7;
$L__tmp6407:
	.loc	20 181 56
	bra.uni	$L__tmp6408;
$L__tmp6408:
	.loc	20 45 5
	ld.u64 	%rd630, [%SP+5176];
	ld.f32 	%f719, [%rd630];
	mul.f32 	%f720, %f719, %f718;
	ld.u64 	%rd631, [%SP+5176];
	ld.f32 	%f721, [%rd631+4];
	mul.f32 	%f722, %f721, %f718;
	ld.u64 	%rd632, [%SP+5176];
	ld.f32 	%f723, [%rd632+8];
	mul.f32 	%f724, %f723, %f718;
	ld.u64 	%rd633, [%SP+5176];
	ld.f32 	%f725, [%rd633+12];
	mul.f32 	%f726, %f725, %f718;
$L__tmp6409:
	.loc	20 45 12
	{ // callseq 426, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f720;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f722;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f724;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f726;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f727, %f728, %f729, %f730}, [retval0+0];
	} // callseq 426
$L__tmp6410:
	.loc	20 181 56
	st.f32 	[%SP+5516], %f730;
	st.f32 	[%SP+5512], %f729;
	st.f32 	[%SP+5508], %f728;
	st.f32 	[%SP+5504], %f727;
	add.u64 	%rd634, %SP, 5488;
	mov.b64 	%rd635, %rd634;
	st.u64 	[%SP+5160], %rd635;
	add.u64 	%rd636, %SP, 5504;
	mov.b64 	%rd637, %rd636;
	st.u64 	[%SP+5168], %rd637;
	.loc	20 181 14
	bra.uni	$L__tmp6411;
$L__tmp6411:
	.loc	20 40 5
	ld.u64 	%rd638, [%SP+5160];
	ld.f32 	%f731, [%rd638];
	ld.u64 	%rd639, [%SP+5168];
	ld.f32 	%f732, [%rd639];
	add.f32 	%f733, %f731, %f732;
	ld.u64 	%rd640, [%SP+5160];
	ld.f32 	%f734, [%rd640+4];
	ld.u64 	%rd641, [%SP+5168];
	ld.f32 	%f735, [%rd641+4];
	add.f32 	%f736, %f734, %f735;
	ld.u64 	%rd642, [%SP+5160];
	ld.f32 	%f737, [%rd642+8];
	ld.u64 	%rd643, [%SP+5168];
	ld.f32 	%f738, [%rd643+8];
	add.f32 	%f739, %f737, %f738;
	ld.u64 	%rd644, [%SP+5160];
	ld.f32 	%f740, [%rd644+12];
	ld.u64 	%rd645, [%SP+5168];
	ld.f32 	%f741, [%rd645+12];
	add.f32 	%f742, %f740, %f741;
$L__tmp6412:
	.loc	20 40 12
	{ // callseq 427, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f733;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f736;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f739;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f742;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f743, %f744, %f745, %f746}, [retval0+0];
	} // callseq 427
$L__tmp6413:
	.loc	20 181 14
	st.f32 	[%rd12+12], %f746;
	st.f32 	[%rd12+8], %f745;
	st.f32 	[%rd12+4], %f744;
	st.f32 	[%rd12], %f743;
	.loc	20 182 9
	ld.u64 	%rd14, [%SP+5424];
	ld.u64 	%rd646, [%SP+5424];
	mov.b64 	%rd647, %rd646;
	st.u64 	[%SP+5152], %rd647;
	mov.f32 	%f747, %f8;
$L__tmp6414:
	.loc	20 182 30
	bra.uni	$L__tmp6415;
$L__tmp6415:
	.loc	20 45 5
	ld.u64 	%rd648, [%SP+5152];
	ld.f32 	%f748, [%rd648];
	mul.f32 	%f749, %f748, %f747;
	ld.u64 	%rd649, [%SP+5152];
	ld.f32 	%f750, [%rd649+4];
	mul.f32 	%f751, %f750, %f747;
	ld.u64 	%rd650, [%SP+5152];
	ld.f32 	%f752, [%rd650+8];
	mul.f32 	%f753, %f752, %f747;
	ld.u64 	%rd651, [%SP+5152];
	ld.f32 	%f754, [%rd651+12];
	mul.f32 	%f755, %f754, %f747;
$L__tmp6416:
	.loc	20 45 12
	{ // callseq 428, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f749;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f751;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f753;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f755;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f756, %f757, %f758, %f759}, [retval0+0];
	} // callseq 428
$L__tmp6417:
	.loc	20 182 30
	st.f32 	[%SP+5548], %f759;
	st.f32 	[%SP+5544], %f758;
	st.f32 	[%SP+5540], %f757;
	st.f32 	[%SP+5536], %f756;
	ld.u64 	%rd652, [%SP+5432];
	add.s64 	%rd15, %rd652, 80;
$L__tmp6418:
	.loc	20 182 72
	bra.uni	$L__tmp6419;
$L__tmp6419:
	.loc	20 63 18
	mov.u32 	%r261, 0;
	mov.b32 	%r23, %r261;
$L__tmp6420:
	.loc	20 63 5
	mov.u32 	%r689, %r23;
$L__tmp6421:
	bra.uni 	$L__BB26_28;

$L__BB26_28:
	mov.u32 	%r24, %r689;
$L__tmp6422:
	cvt.s64.s32 	%rd653, %r24;
	setp.lt.u64 	%p67, %rd653, 16;
	not.pred 	%p68, %p67;
	@%p68 bra 	$L__BB26_30;
	bra.uni 	$L__BB26_29;

$L__BB26_29:
$L__tmp6423:
	.loc	20 64 9
	cvt.s64.s32 	%rd769, %r24;
	add.u64 	%rd770, %SP, 5136;
	add.s64 	%rd771, %rd770, %rd769;
	cvt.s64.s32 	%rd772, %r24;
	add.s64 	%rd767, %rd15, %rd772;
$L__tmp6424:
	.loc	20 64 40
	bra.uni	$L__tmp6425;
$L__tmp6425:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd766, %rd767;
	// end inline asm
$L__tmp6426:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r310,%r311,%r312,%r313}, [%rd766];
	// end inline asm
	st.u32 	[%SP+5120], %r310;
	st.u32 	[%SP+5124], %r311;
	st.u32 	[%SP+5128], %r312;
	st.u32 	[%SP+5132], %r313;
	.loc	20 56 5
	ld.u32 	%r314, [%SP+5120];
	ld.u32 	%r315, [%SP+5124];
	ld.u32 	%r316, [%SP+5128];
	ld.u32 	%r317, [%SP+5132];
$L__tmp6427:
	.loc	20 64 40
	st.u32 	[%rd771+12], %r317;
	st.u32 	[%rd771+8], %r316;
	st.u32 	[%rd771+4], %r315;
	st.u32 	[%rd771], %r314;
$L__tmp6428:
	.loc	20 63 42
	add.s32 	%r25, %r24, 16;
$L__tmp6429:
	mov.u32 	%r689, %r25;
$L__tmp6430:
	bra.uni 	$L__BB26_28;
$L__tmp6431:

$L__BB26_30:
	.loc	20 65 5
	ld.f32 	%f760, [%SP+5136];
	ld.f32 	%f761, [%SP+5140];
	ld.f32 	%f762, [%SP+5144];
	ld.f32 	%f763, [%SP+5148];
$L__tmp6432:
	.loc	20 182 72
	st.f32 	[%SP+5580], %f763;
	st.f32 	[%SP+5576], %f762;
	st.f32 	[%SP+5572], %f761;
	st.f32 	[%SP+5568], %f760;
	add.u64 	%rd654, %SP, 5568;
	mov.b64 	%rd655, %rd654;
	st.u64 	[%SP+5104], %rd655;
	mov.f32 	%f764, %f7;
$L__tmp6433:
	.loc	20 182 56
	bra.uni	$L__tmp6434;
$L__tmp6434:
	.loc	20 45 5
	ld.u64 	%rd656, [%SP+5104];
	ld.f32 	%f765, [%rd656];
	mul.f32 	%f766, %f765, %f764;
	ld.u64 	%rd657, [%SP+5104];
	ld.f32 	%f767, [%rd657+4];
	mul.f32 	%f768, %f767, %f764;
	ld.u64 	%rd658, [%SP+5104];
	ld.f32 	%f769, [%rd658+8];
	mul.f32 	%f770, %f769, %f764;
	ld.u64 	%rd659, [%SP+5104];
	ld.f32 	%f771, [%rd659+12];
	mul.f32 	%f772, %f771, %f764;
$L__tmp6435:
	.loc	20 45 12
	{ // callseq 429, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f766;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f768;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f770;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f772;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f773, %f774, %f775, %f776}, [retval0+0];
	} // callseq 429
$L__tmp6436:
	.loc	20 182 56
	st.f32 	[%SP+5564], %f776;
	st.f32 	[%SP+5560], %f775;
	st.f32 	[%SP+5556], %f774;
	st.f32 	[%SP+5552], %f773;
	add.u64 	%rd660, %SP, 5536;
	mov.b64 	%rd661, %rd660;
	st.u64 	[%SP+5088], %rd661;
	add.u64 	%rd662, %SP, 5552;
	mov.b64 	%rd663, %rd662;
	st.u64 	[%SP+5096], %rd663;
	.loc	20 182 14
	bra.uni	$L__tmp6437;
$L__tmp6437:
	.loc	20 40 5
	ld.u64 	%rd664, [%SP+5088];
	ld.f32 	%f777, [%rd664];
	ld.u64 	%rd665, [%SP+5096];
	ld.f32 	%f778, [%rd665];
	add.f32 	%f779, %f777, %f778;
	ld.u64 	%rd666, [%SP+5088];
	ld.f32 	%f780, [%rd666+4];
	ld.u64 	%rd667, [%SP+5096];
	ld.f32 	%f781, [%rd667+4];
	add.f32 	%f782, %f780, %f781;
	ld.u64 	%rd668, [%SP+5088];
	ld.f32 	%f783, [%rd668+8];
	ld.u64 	%rd669, [%SP+5096];
	ld.f32 	%f784, [%rd669+8];
	add.f32 	%f785, %f783, %f784;
	ld.u64 	%rd670, [%SP+5088];
	ld.f32 	%f786, [%rd670+12];
	ld.u64 	%rd671, [%SP+5096];
	ld.f32 	%f787, [%rd671+12];
	add.f32 	%f788, %f786, %f787;
$L__tmp6438:
	.loc	20 40 12
	{ // callseq 430, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f779;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f782;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f785;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f788;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f789, %f790, %f791, %f792}, [retval0+0];
	} // callseq 430
$L__tmp6439:
	.loc	20 182 14
	st.f32 	[%rd14+12], %f792;
	st.f32 	[%rd14+8], %f791;
	st.f32 	[%rd14+4], %f790;
	st.f32 	[%rd14], %f789;
	bra.uni 	$L__BB26_31;
$L__tmp6440:

$L__BB26_31:
	.loc	20 291 13
	bra.uni 	$L__BB26_62;
$L__tmp6441:

$L__BB26_32:
	.loc	20 0 13
	mov.b64 	%rd227, %rd4;
$L__tmp6442:
	.loc	20 295 60
	bra.uni	$L__tmp6443;
$L__tmp6443:
	.loc	17 907 5
	// begin inline asm
	call (%rd226), _optix_get_srt_motion_transform_from_handle, (%rd227);
	// end inline asm
$L__tmp6444:
	.loc	20 295 60
	mov.b64 	%rd228, %rd226;
	st.u64 	[%SP+5968], %rd228;
	.loc	20 296 13
	ld.u64 	%rd229, [%SP+5936];
	ld.u64 	%rd230, [%SP+5944];
	ld.u64 	%rd231, [%SP+5952];
	ld.u64 	%rd232, [%SP+5968];
	mov.b64 	%rd233, %rd229;
	st.u64 	[%SP+4744], %rd233;
	mov.b64 	%rd234, %rd230;
	st.u64 	[%SP+4752], %rd234;
	mov.b64 	%rd235, %rd231;
	st.u64 	[%SP+4760], %rd235;
	mov.b64 	%rd236, %rd232;
	st.u64 	[%SP+4768], %rd236;
	mov.f32 	%f9, %f5;
$L__tmp6445:
	.loc	20 296 13
	bra.uni	$L__tmp6446;
$L__tmp6446:
	.loc	20 260 5
	ld.u64 	%rd237, [%SP+4768];
	mov.b64 	%rd238, %rd237;
	st.u64 	[%SP+4576], %rd238;
	.loc	20 260 42
	bra.uni	$L__tmp6447;
$L__tmp6447:
	.loc	20 63 18
	mov.u32 	%r160, 0;
	mov.b32 	%r26, %r160;
$L__tmp6448:
	.loc	20 63 5
	mov.u32 	%r690, %r26;
$L__tmp6449:
	bra.uni 	$L__BB26_33;

$L__BB26_33:
	mov.u32 	%r27, %r690;
$L__tmp6450:
	cvt.s64.s32 	%rd239, %r27;
	setp.lt.u64 	%p33, %rd239, 160;
	not.pred 	%p34, %p33;
	@%p34 bra 	$L__BB26_35;
	bra.uni 	$L__BB26_34;

$L__BB26_34:
$L__tmp6451:
	.loc	20 64 9
	cvt.s64.s32 	%rd544, %r27;
	add.u64 	%rd545, %SP, 4584;
	add.s64 	%rd546, %rd545, %rd544;
	ld.u64 	%rd547, [%SP+4576];
	cvt.s64.s32 	%rd548, %r27;
	add.s64 	%rd542, %rd547, %rd548;
$L__tmp6452:
	.loc	20 64 40
	bra.uni	$L__tmp6453;
$L__tmp6453:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd541, %rd542;
	// end inline asm
$L__tmp6454:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r240,%r241,%r242,%r243}, [%rd541];
	// end inline asm
	st.u32 	[%SP+4560], %r240;
	st.u32 	[%SP+4564], %r241;
	st.u32 	[%SP+4568], %r242;
	st.u32 	[%SP+4572], %r243;
	.loc	20 56 5
	ld.u32 	%r244, [%SP+4560];
	ld.u32 	%r245, [%SP+4564];
	ld.u32 	%r246, [%SP+4568];
	ld.u32 	%r247, [%SP+4572];
$L__tmp6455:
	.loc	20 64 40
	st.u32 	[%rd546+12], %r247;
	st.u32 	[%rd546+8], %r246;
	st.u32 	[%rd546+4], %r245;
	st.u32 	[%rd546], %r244;
$L__tmp6456:
	.loc	20 63 42
	add.s32 	%r28, %r27, 16;
$L__tmp6457:
	mov.u32 	%r690, %r28;
$L__tmp6458:
	bra.uni 	$L__BB26_33;
$L__tmp6459:

$L__BB26_35:
	.loc	20 65 5
	ld.u64 	%rd240, [%SP+4584];
	ld.u16 	%rs6, [%SP+4592];
	ld.u16 	%rs7, [%SP+4594];
	ld.f32 	%f116, [%SP+4596];
	ld.f32 	%f117, [%SP+4600];
	ld.u32 	%r161, [%SP+4604];
	ld.u32 	%r162, [%SP+4608];
	ld.u32 	%r163, [%SP+4612];
	ld.f32 	%f118, [%SP+4616];
	ld.f32 	%f119, [%SP+4620];
	ld.f32 	%f120, [%SP+4624];
	ld.f32 	%f121, [%SP+4628];
	ld.f32 	%f122, [%SP+4632];
	ld.f32 	%f123, [%SP+4636];
	ld.f32 	%f124, [%SP+4640];
	ld.f32 	%f125, [%SP+4644];
	ld.f32 	%f126, [%SP+4648];
	ld.f32 	%f127, [%SP+4652];
	ld.f32 	%f128, [%SP+4656];
	ld.f32 	%f129, [%SP+4660];
	ld.f32 	%f130, [%SP+4664];
	ld.f32 	%f131, [%SP+4668];
	ld.f32 	%f132, [%SP+4672];
	ld.f32 	%f133, [%SP+4676];
	ld.f32 	%f134, [%SP+4680];
	ld.f32 	%f135, [%SP+4684];
	ld.f32 	%f136, [%SP+4688];
	ld.f32 	%f137, [%SP+4692];
	ld.f32 	%f138, [%SP+4696];
	ld.f32 	%f139, [%SP+4700];
	ld.f32 	%f140, [%SP+4704];
	ld.f32 	%f141, [%SP+4708];
	ld.f32 	%f142, [%SP+4712];
	ld.f32 	%f143, [%SP+4716];
	ld.f32 	%f144, [%SP+4720];
	ld.f32 	%f145, [%SP+4724];
	ld.f32 	%f146, [%SP+4728];
	ld.f32 	%f147, [%SP+4732];
	ld.f32 	%f148, [%SP+4736];
	ld.f32 	%f149, [%SP+4740];
$L__tmp6460:
	.loc	20 260 42
	st.f32 	[%SP+5084], %f149;
	st.f32 	[%SP+5080], %f148;
	st.f32 	[%SP+5076], %f147;
	st.f32 	[%SP+5072], %f146;
	st.f32 	[%SP+5068], %f145;
	st.f32 	[%SP+5064], %f144;
	st.f32 	[%SP+5060], %f143;
	st.f32 	[%SP+5056], %f142;
	st.f32 	[%SP+5052], %f141;
	st.f32 	[%SP+5048], %f140;
	st.f32 	[%SP+5044], %f139;
	st.f32 	[%SP+5040], %f138;
	st.f32 	[%SP+5036], %f137;
	st.f32 	[%SP+5032], %f136;
	st.f32 	[%SP+5028], %f135;
	st.f32 	[%SP+5024], %f134;
	st.f32 	[%SP+5020], %f133;
	st.f32 	[%SP+5016], %f132;
	st.f32 	[%SP+5012], %f131;
	st.f32 	[%SP+5008], %f130;
	st.f32 	[%SP+5004], %f129;
	st.f32 	[%SP+5000], %f128;
	st.f32 	[%SP+4996], %f127;
	st.f32 	[%SP+4992], %f126;
	st.f32 	[%SP+4988], %f125;
	st.f32 	[%SP+4984], %f124;
	st.f32 	[%SP+4980], %f123;
	st.f32 	[%SP+4976], %f122;
	st.f32 	[%SP+4972], %f121;
	st.f32 	[%SP+4968], %f120;
	st.f32 	[%SP+4964], %f119;
	st.f32 	[%SP+4960], %f118;
	st.u32 	[%SP+4956], %r163;
	st.u32 	[%SP+4952], %r162;
	st.u32 	[%SP+4948], %r161;
	st.f32 	[%SP+4944], %f117;
	st.f32 	[%SP+4940], %f116;
	st.u16 	[%SP+4938], %rs7;
	st.u16 	[%SP+4936], %rs6;
	st.u64 	[%SP+4928], %rd240;
	add.u64 	%rd241, %SP, 4928;
	add.s64 	%rd242, %rd241, 8;
	ld.u16 	%rs8, [%rd242+2];
	ld.f32 	%f150, [%rd242+4];
	ld.f32 	%f151, [%rd242+8];
	ld.u16 	%rs9, [%SP+4936];
	st.f32 	[%SP+4784], %f151;
	st.f32 	[%SP+4780], %f150;
	st.u16 	[%SP+4778], %rs8;
	st.u16 	[%SP+4776], %rs9;
	add.u64 	%rd243, %SP, 4788;
	mov.b64 	%rd244, %rd243;
$L__tmp6461:
	.loc	20 0 42
	add.u64 	%rd245, %SP, 4792;
	mov.b64 	%rd246, %rd245;
$L__tmp6462:
	add.u64 	%rd247, %SP, 4776;
	mov.b64 	%rd248, %rd247;
	st.u64 	[%SP+4544], %rd248;
	mov.f32 	%f152, %f9;
$L__tmp6463:
	.loc	20 260 5
	bra.uni	$L__tmp6464;
$L__tmp6464:
	.loc	20 217 27
	ld.u64 	%rd249, [%SP+4544];
	ld.f32 	%f153, [%rd249+4];
	mov.f32 	%f154, %f153;
$L__tmp6465:
	.loc	20 218 25
	ld.u64 	%rd250, [%SP+4544];
	ld.f32 	%f155, [%rd250+8];
	mov.f32 	%f156, %f155;
$L__tmp6466:
	.loc	20 219 30
	ld.u64 	%rd251, [%SP+4544];
	ld.u16 	%rs10, [%rd251];
	cvt.u32.u16 	%r164, %rs10;
	sub.s32 	%r165, %r164, 1;
	cvt.rn.f32.s32 	%f157, %r165;
$L__tmp6467:
	.loc	20 224 22
	sub.f32 	%f158, %f152, %f154;
	mul.f32 	%f159, %f158, %f157;
	sub.f32 	%f160, %f156, %f154;
	div.rn.f32 	%f161, %f159, %f160;
	.loc	20 224 34
	{ // callseq 402, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f157;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f161;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3minEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f162, [retval0+0];
	} // callseq 402
	.loc	20 224 24
	mov.f32 	%f163, 0f00000000;
	{ // callseq 403, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f163;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f162;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3maxEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f164, [retval0+0];
$L__tmp6468:
	} // callseq 403
	.loc	20 225 26
	{ // callseq 404, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f164;
	.param .b32 retval0;
	call.uni (retval0), 
	floorf, 
	(
	param0
	);
	ld.param.f32 	%f165, [retval0+0];
$L__tmp6469:
	} // callseq 404
	.loc	20 227 5
	sub.f32 	%f166, %f164, %f165;
	st.f32 	[%rd244], %f166;
	.loc	20 228 5
	cvt.rzi.s32.f32 	%r166, %f165;
	st.u32 	[%rd246], %r166;
$L__tmp6470:
	.loc	20 263 27
	ld.u64 	%rd252, [%SP+4768];
	add.s64 	%rd253, %rd252, 32;
	ld.u32 	%r167, [%SP+4792];
	cvt.s64.s32 	%rd254, %r167;
	shl.b64 	%rd255, %rd254, 6;
	add.s64 	%rd256, %rd253, %rd255;
$L__tmp6471:
	.loc	20 0 27
	add.u64 	%rd257, %SP, 4800;
	.loc	20 267 5
	add.s64 	%rd16, %rd257, 16;
	add.s64 	%rd17, %rd257, 32;
	add.s64 	%rd18, %rd257, 48;
	ld.f32 	%f167, [%SP+4788];
	mov.b64 	%rd258, %rd257;
	st.u64 	[%SP+4336], %rd258;
$L__tmp6472:
	.loc	20 0 5
	mov.b64 	%rd259, %rd256;
	st.u64 	[%SP+4344], %rd259;
	mov.f32 	%f10, %f167;
$L__tmp6473:
	.loc	20 267 5
	bra.uni	$L__tmp6474;
$L__tmp6474:
	.loc	20 193 5
	ld.u64 	%rd19, [%SP+4336];
	ld.u64 	%rd260, [%SP+4344];
	mov.b64 	%rd261, %rd260;
	st.u64 	[%SP+4304], %rd261;
	.loc	20 193 12
	bra.uni	$L__tmp6475;
$L__tmp6475:
	.loc	20 63 18
	mov.u32 	%r168, 0;
	mov.b32 	%r29, %r168;
$L__tmp6476:
	.loc	20 63 5
	mov.u32 	%r691, %r29;
$L__tmp6477:
	bra.uni 	$L__BB26_36;

$L__BB26_36:
	mov.u32 	%r30, %r691;
$L__tmp6478:
	cvt.s64.s32 	%rd262, %r30;
	setp.lt.u64 	%p35, %rd262, 16;
	not.pred 	%p36, %p35;
	@%p36 bra 	$L__BB26_38;
	bra.uni 	$L__BB26_37;

$L__BB26_37:
$L__tmp6479:
	.loc	20 64 9
	cvt.s64.s32 	%rd536, %r30;
	add.u64 	%rd537, %SP, 4320;
	add.s64 	%rd538, %rd537, %rd536;
	ld.u64 	%rd539, [%SP+4304];
	cvt.s64.s32 	%rd540, %r30;
	add.s64 	%rd534, %rd539, %rd540;
$L__tmp6480:
	.loc	20 64 40
	bra.uni	$L__tmp6481;
$L__tmp6481:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd533, %rd534;
	// end inline asm
$L__tmp6482:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r232,%r233,%r234,%r235}, [%rd533];
	// end inline asm
	st.u32 	[%SP+4288], %r232;
	st.u32 	[%SP+4292], %r233;
	st.u32 	[%SP+4296], %r234;
	st.u32 	[%SP+4300], %r235;
	.loc	20 56 5
	ld.u32 	%r236, [%SP+4288];
	ld.u32 	%r237, [%SP+4292];
	ld.u32 	%r238, [%SP+4296];
	ld.u32 	%r239, [%SP+4300];
$L__tmp6483:
	.loc	20 64 40
	st.u32 	[%rd538+12], %r239;
	st.u32 	[%rd538+8], %r238;
	st.u32 	[%rd538+4], %r237;
	st.u32 	[%rd538], %r236;
$L__tmp6484:
	.loc	20 63 42
	add.s32 	%r31, %r30, 16;
$L__tmp6485:
	mov.u32 	%r691, %r31;
$L__tmp6486:
	bra.uni 	$L__BB26_36;
$L__tmp6487:

$L__BB26_38:
	.loc	20 65 5
	ld.f32 	%f168, [%SP+4320];
	ld.f32 	%f169, [%SP+4324];
	ld.f32 	%f170, [%SP+4328];
	ld.f32 	%f171, [%SP+4332];
$L__tmp6488:
	.loc	20 193 12
	st.f32 	[%rd19+12], %f171;
	st.f32 	[%rd19+8], %f170;
	st.f32 	[%rd19+4], %f169;
	st.f32 	[%rd19], %f168;
	.loc	20 194 5
	ld.u64 	%rd263, [%SP+4344];
	add.s64 	%rd20, %rd263, 16;
$L__tmp6489:
	.loc	20 194 12
	bra.uni	$L__tmp6490;
$L__tmp6490:
	.loc	20 63 18
	mov.u32 	%r169, 0;
	mov.b32 	%r32, %r169;
$L__tmp6491:
	.loc	20 63 5
	mov.u32 	%r692, %r32;
$L__tmp6492:
	bra.uni 	$L__BB26_39;

$L__BB26_39:
	mov.u32 	%r33, %r692;
$L__tmp6493:
	cvt.s64.s32 	%rd264, %r33;
	setp.lt.u64 	%p37, %rd264, 16;
	not.pred 	%p38, %p37;
	@%p38 bra 	$L__BB26_41;
	bra.uni 	$L__BB26_40;

$L__BB26_40:
$L__tmp6494:
	.loc	20 64 9
	cvt.s64.s32 	%rd529, %r33;
	add.u64 	%rd530, %SP, 4272;
	add.s64 	%rd531, %rd530, %rd529;
	cvt.s64.s32 	%rd532, %r33;
	add.s64 	%rd527, %rd20, %rd532;
$L__tmp6495:
	.loc	20 64 40
	bra.uni	$L__tmp6496;
$L__tmp6496:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd526, %rd527;
	// end inline asm
$L__tmp6497:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r224,%r225,%r226,%r227}, [%rd526];
	// end inline asm
	st.u32 	[%SP+4256], %r224;
	st.u32 	[%SP+4260], %r225;
	st.u32 	[%SP+4264], %r226;
	st.u32 	[%SP+4268], %r227;
	.loc	20 56 5
	ld.u32 	%r228, [%SP+4256];
	ld.u32 	%r229, [%SP+4260];
	ld.u32 	%r230, [%SP+4264];
	ld.u32 	%r231, [%SP+4268];
$L__tmp6498:
	.loc	20 64 40
	st.u32 	[%rd531+12], %r231;
	st.u32 	[%rd531+8], %r230;
	st.u32 	[%rd531+4], %r229;
	st.u32 	[%rd531], %r228;
$L__tmp6499:
	.loc	20 63 42
	add.s32 	%r34, %r33, 16;
$L__tmp6500:
	mov.u32 	%r692, %r34;
$L__tmp6501:
	bra.uni 	$L__BB26_39;
$L__tmp6502:

$L__BB26_41:
	.loc	20 65 5
	ld.f32 	%f172, [%SP+4272];
	ld.f32 	%f173, [%SP+4276];
	ld.f32 	%f174, [%SP+4280];
	ld.f32 	%f175, [%SP+4284];
$L__tmp6503:
	.loc	20 194 12
	st.f32 	[%rd16+12], %f175;
	st.f32 	[%rd16+8], %f174;
	st.f32 	[%rd16+4], %f173;
	st.f32 	[%rd16], %f172;
	.loc	20 195 5
	ld.u64 	%rd265, [%SP+4344];
	add.s64 	%rd21, %rd265, 32;
$L__tmp6504:
	.loc	20 195 12
	bra.uni	$L__tmp6505;
$L__tmp6505:
	.loc	20 63 18
	mov.u32 	%r170, 0;
	mov.b32 	%r35, %r170;
$L__tmp6506:
	.loc	20 63 5
	mov.u32 	%r693, %r35;
$L__tmp6507:
	bra.uni 	$L__BB26_42;

$L__BB26_42:
	mov.u32 	%r36, %r693;
$L__tmp6508:
	cvt.s64.s32 	%rd266, %r36;
	setp.lt.u64 	%p39, %rd266, 16;
	not.pred 	%p40, %p39;
	@%p40 bra 	$L__BB26_44;
	bra.uni 	$L__BB26_43;

$L__BB26_43:
$L__tmp6509:
	.loc	20 64 9
	cvt.s64.s32 	%rd522, %r36;
	add.u64 	%rd523, %SP, 4240;
	add.s64 	%rd524, %rd523, %rd522;
	cvt.s64.s32 	%rd525, %r36;
	add.s64 	%rd520, %rd21, %rd525;
$L__tmp6510:
	.loc	20 64 40
	bra.uni	$L__tmp6511;
$L__tmp6511:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd519, %rd520;
	// end inline asm
$L__tmp6512:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r216,%r217,%r218,%r219}, [%rd519];
	// end inline asm
	st.u32 	[%SP+4224], %r216;
	st.u32 	[%SP+4228], %r217;
	st.u32 	[%SP+4232], %r218;
	st.u32 	[%SP+4236], %r219;
	.loc	20 56 5
	ld.u32 	%r220, [%SP+4224];
	ld.u32 	%r221, [%SP+4228];
	ld.u32 	%r222, [%SP+4232];
	ld.u32 	%r223, [%SP+4236];
$L__tmp6513:
	.loc	20 64 40
	st.u32 	[%rd524+12], %r223;
	st.u32 	[%rd524+8], %r222;
	st.u32 	[%rd524+4], %r221;
	st.u32 	[%rd524], %r220;
$L__tmp6514:
	.loc	20 63 42
	add.s32 	%r37, %r36, 16;
$L__tmp6515:
	mov.u32 	%r693, %r37;
$L__tmp6516:
	bra.uni 	$L__BB26_42;
$L__tmp6517:

$L__BB26_44:
	.loc	20 65 5
	ld.f32 	%f176, [%SP+4240];
	ld.f32 	%f177, [%SP+4244];
	ld.f32 	%f178, [%SP+4248];
	ld.f32 	%f179, [%SP+4252];
$L__tmp6518:
	.loc	20 195 12
	st.f32 	[%rd17+12], %f179;
	st.f32 	[%rd17+8], %f178;
	st.f32 	[%rd17+4], %f177;
	st.f32 	[%rd17], %f176;
	.loc	20 196 5
	ld.u64 	%rd267, [%SP+4344];
	add.s64 	%rd22, %rd267, 48;
$L__tmp6519:
	.loc	20 196 12
	bra.uni	$L__tmp6520;
$L__tmp6520:
	.loc	20 63 18
	mov.u32 	%r171, 0;
	mov.b32 	%r38, %r171;
$L__tmp6521:
	.loc	20 63 5
	mov.u32 	%r694, %r38;
$L__tmp6522:
	bra.uni 	$L__BB26_45;

$L__BB26_45:
	mov.u32 	%r39, %r694;
$L__tmp6523:
	cvt.s64.s32 	%rd268, %r39;
	setp.lt.u64 	%p41, %rd268, 16;
	not.pred 	%p42, %p41;
	@%p42 bra 	$L__BB26_47;
	bra.uni 	$L__BB26_46;

$L__BB26_46:
$L__tmp6524:
	.loc	20 64 9
	cvt.s64.s32 	%rd515, %r39;
	add.u64 	%rd516, %SP, 4208;
	add.s64 	%rd517, %rd516, %rd515;
	cvt.s64.s32 	%rd518, %r39;
	add.s64 	%rd513, %rd22, %rd518;
$L__tmp6525:
	.loc	20 64 40
	bra.uni	$L__tmp6526;
$L__tmp6526:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd512, %rd513;
	// end inline asm
$L__tmp6527:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r208,%r209,%r210,%r211}, [%rd512];
	// end inline asm
	st.u32 	[%SP+4192], %r208;
	st.u32 	[%SP+4196], %r209;
	st.u32 	[%SP+4200], %r210;
	st.u32 	[%SP+4204], %r211;
	.loc	20 56 5
	ld.u32 	%r212, [%SP+4192];
	ld.u32 	%r213, [%SP+4196];
	ld.u32 	%r214, [%SP+4200];
	ld.u32 	%r215, [%SP+4204];
$L__tmp6528:
	.loc	20 64 40
	st.u32 	[%rd517+12], %r215;
	st.u32 	[%rd517+8], %r214;
	st.u32 	[%rd517+4], %r213;
	st.u32 	[%rd517], %r212;
$L__tmp6529:
	.loc	20 63 42
	add.s32 	%r40, %r39, 16;
$L__tmp6530:
	mov.u32 	%r694, %r40;
$L__tmp6531:
	bra.uni 	$L__BB26_45;
$L__tmp6532:

$L__BB26_47:
	.loc	20 65 5
	ld.f32 	%f180, [%SP+4208];
	ld.f32 	%f181, [%SP+4212];
	ld.f32 	%f182, [%SP+4216];
	ld.f32 	%f183, [%SP+4220];
$L__tmp6533:
	.loc	20 196 12
	st.f32 	[%rd18+12], %f183;
	st.f32 	[%rd18+8], %f182;
	st.f32 	[%rd18+4], %f181;
	st.f32 	[%rd18], %f180;
	.loc	20 199 5
	setp.gt.f32 	%p43, %f10, 0f00000000;
	not.pred 	%p44, %p43;
	@%p44 bra 	$L__BB26_61;
	bra.uni 	$L__BB26_48;

$L__BB26_48:
$L__tmp6534:
	.loc	20 201 24
	mov.f32 	%f184, 0f3F800000;
	sub.f32 	%f11, %f184, %f10;
$L__tmp6535:
	.loc	20 202 9
	ld.u64 	%rd23, [%SP+4336];
	ld.u64 	%rd269, [%SP+4336];
	mov.b64 	%rd270, %rd269;
	st.u64 	[%SP+4176], %rd270;
	mov.f32 	%f185, %f11;
$L__tmp6536:
	.loc	20 202 32
	bra.uni	$L__tmp6537;
$L__tmp6537:
	.loc	20 45 5
	ld.u64 	%rd271, [%SP+4176];
	ld.f32 	%f186, [%rd271];
	mul.f32 	%f187, %f186, %f185;
	ld.u64 	%rd272, [%SP+4176];
	ld.f32 	%f188, [%rd272+4];
	mul.f32 	%f189, %f188, %f185;
	ld.u64 	%rd273, [%SP+4176];
	ld.f32 	%f190, [%rd273+8];
	mul.f32 	%f191, %f190, %f185;
	ld.u64 	%rd274, [%SP+4176];
	ld.f32 	%f192, [%rd274+12];
	mul.f32 	%f193, %f192, %f185;
$L__tmp6538:
	.loc	20 45 12
	{ // callseq 405, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f187;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f189;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f191;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f193;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f194, %f195, %f196, %f197}, [retval0+0];
	} // callseq 405
$L__tmp6539:
	.loc	20 202 32
	st.f32 	[%SP+4364], %f197;
	st.f32 	[%SP+4360], %f196;
	st.f32 	[%SP+4356], %f195;
	st.f32 	[%SP+4352], %f194;
	ld.u64 	%rd275, [%SP+4344];
	add.s64 	%rd24, %rd275, 64;
$L__tmp6540:
	.loc	20 202 76
	bra.uni	$L__tmp6541;
$L__tmp6541:
	.loc	20 63 18
	mov.u32 	%r172, 0;
	mov.b32 	%r41, %r172;
$L__tmp6542:
	.loc	20 63 5
	mov.u32 	%r695, %r41;
$L__tmp6543:
	bra.uni 	$L__BB26_49;

$L__BB26_49:
	mov.u32 	%r42, %r695;
$L__tmp6544:
	cvt.s64.s32 	%rd276, %r42;
	setp.lt.u64 	%p45, %rd276, 16;
	not.pred 	%p46, %p45;
	@%p46 bra 	$L__BB26_51;
	bra.uni 	$L__BB26_50;

$L__BB26_50:
$L__tmp6545:
	.loc	20 64 9
	cvt.s64.s32 	%rd508, %r42;
	add.u64 	%rd509, %SP, 4160;
	add.s64 	%rd510, %rd509, %rd508;
	cvt.s64.s32 	%rd511, %r42;
	add.s64 	%rd506, %rd24, %rd511;
$L__tmp6546:
	.loc	20 64 40
	bra.uni	$L__tmp6547;
$L__tmp6547:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd505, %rd506;
	// end inline asm
$L__tmp6548:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r200,%r201,%r202,%r203}, [%rd505];
	// end inline asm
	st.u32 	[%SP+4144], %r200;
	st.u32 	[%SP+4148], %r201;
	st.u32 	[%SP+4152], %r202;
	st.u32 	[%SP+4156], %r203;
	.loc	20 56 5
	ld.u32 	%r204, [%SP+4144];
	ld.u32 	%r205, [%SP+4148];
	ld.u32 	%r206, [%SP+4152];
	ld.u32 	%r207, [%SP+4156];
$L__tmp6549:
	.loc	20 64 40
	st.u32 	[%rd510+12], %r207;
	st.u32 	[%rd510+8], %r206;
	st.u32 	[%rd510+4], %r205;
	st.u32 	[%rd510], %r204;
$L__tmp6550:
	.loc	20 63 42
	add.s32 	%r43, %r42, 16;
$L__tmp6551:
	mov.u32 	%r695, %r43;
$L__tmp6552:
	bra.uni 	$L__BB26_49;
$L__tmp6553:

$L__BB26_51:
	.loc	20 65 5
	ld.f32 	%f198, [%SP+4160];
	ld.f32 	%f199, [%SP+4164];
	ld.f32 	%f200, [%SP+4168];
	ld.f32 	%f201, [%SP+4172];
$L__tmp6554:
	.loc	20 202 76
	st.f32 	[%SP+4396], %f201;
	st.f32 	[%SP+4392], %f200;
	st.f32 	[%SP+4388], %f199;
	st.f32 	[%SP+4384], %f198;
	add.u64 	%rd277, %SP, 4384;
	mov.b64 	%rd278, %rd277;
	st.u64 	[%SP+4136], %rd278;
	mov.f32 	%f202, %f10;
$L__tmp6555:
	.loc	20 202 60
	bra.uni	$L__tmp6556;
$L__tmp6556:
	.loc	20 45 5
	ld.u64 	%rd279, [%SP+4136];
	ld.f32 	%f203, [%rd279];
	mul.f32 	%f204, %f203, %f202;
	ld.u64 	%rd280, [%SP+4136];
	ld.f32 	%f205, [%rd280+4];
	mul.f32 	%f206, %f205, %f202;
	ld.u64 	%rd281, [%SP+4136];
	ld.f32 	%f207, [%rd281+8];
	mul.f32 	%f208, %f207, %f202;
	ld.u64 	%rd282, [%SP+4136];
	ld.f32 	%f209, [%rd282+12];
	mul.f32 	%f210, %f209, %f202;
$L__tmp6557:
	.loc	20 45 12
	{ // callseq 406, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f204;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f206;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f208;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f210;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f211, %f212, %f213, %f214}, [retval0+0];
	} // callseq 406
$L__tmp6558:
	.loc	20 202 60
	st.f32 	[%SP+4380], %f214;
	st.f32 	[%SP+4376], %f213;
	st.f32 	[%SP+4372], %f212;
	st.f32 	[%SP+4368], %f211;
	add.u64 	%rd283, %SP, 4352;
	mov.b64 	%rd284, %rd283;
	st.u64 	[%SP+4120], %rd284;
	add.u64 	%rd285, %SP, 4368;
	mov.b64 	%rd286, %rd285;
	st.u64 	[%SP+4128], %rd286;
	.loc	20 202 16
	bra.uni	$L__tmp6559;
$L__tmp6559:
	.loc	20 40 5
	ld.u64 	%rd287, [%SP+4120];
	ld.f32 	%f215, [%rd287];
	ld.u64 	%rd288, [%SP+4128];
	ld.f32 	%f216, [%rd288];
	add.f32 	%f217, %f215, %f216;
	ld.u64 	%rd289, [%SP+4120];
	ld.f32 	%f218, [%rd289+4];
	ld.u64 	%rd290, [%SP+4128];
	ld.f32 	%f219, [%rd290+4];
	add.f32 	%f220, %f218, %f219;
	ld.u64 	%rd291, [%SP+4120];
	ld.f32 	%f221, [%rd291+8];
	ld.u64 	%rd292, [%SP+4128];
	ld.f32 	%f222, [%rd292+8];
	add.f32 	%f223, %f221, %f222;
	ld.u64 	%rd293, [%SP+4120];
	ld.f32 	%f224, [%rd293+12];
	ld.u64 	%rd294, [%SP+4128];
	ld.f32 	%f225, [%rd294+12];
	add.f32 	%f226, %f224, %f225;
$L__tmp6560:
	.loc	20 40 12
	{ // callseq 407, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f217;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f220;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f223;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f226;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f227, %f228, %f229, %f230}, [retval0+0];
	} // callseq 407
$L__tmp6561:
	.loc	20 202 16
	st.f32 	[%rd23+12], %f230;
	st.f32 	[%rd23+8], %f229;
	st.f32 	[%rd23+4], %f228;
	st.f32 	[%rd23], %f227;
	mov.b64 	%rd295, %rd16;
	st.u64 	[%SP+4112], %rd295;
	mov.f32 	%f231, %f11;
$L__tmp6562:
	.loc	20 203 32
	bra.uni	$L__tmp6563;
$L__tmp6563:
	.loc	20 45 5
	ld.u64 	%rd296, [%SP+4112];
	ld.f32 	%f232, [%rd296];
	mul.f32 	%f233, %f232, %f231;
	ld.u64 	%rd297, [%SP+4112];
	ld.f32 	%f234, [%rd297+4];
	mul.f32 	%f235, %f234, %f231;
	ld.u64 	%rd298, [%SP+4112];
	ld.f32 	%f236, [%rd298+8];
	mul.f32 	%f237, %f236, %f231;
	ld.u64 	%rd299, [%SP+4112];
	ld.f32 	%f238, [%rd299+12];
	mul.f32 	%f239, %f238, %f231;
$L__tmp6564:
	.loc	20 45 12
	{ // callseq 408, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f233;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f235;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f237;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f239;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f240, %f241, %f242, %f243}, [retval0+0];
	} // callseq 408
$L__tmp6565:
	.loc	20 203 32
	st.f32 	[%SP+4412], %f243;
	st.f32 	[%SP+4408], %f242;
	st.f32 	[%SP+4404], %f241;
	st.f32 	[%SP+4400], %f240;
	ld.u64 	%rd300, [%SP+4344];
	add.s64 	%rd25, %rd300, 80;
$L__tmp6566:
	.loc	20 203 76
	bra.uni	$L__tmp6567;
$L__tmp6567:
	.loc	20 63 18
	mov.u32 	%r173, 0;
	mov.b32 	%r44, %r173;
$L__tmp6568:
	.loc	20 63 5
	mov.u32 	%r696, %r44;
$L__tmp6569:
	bra.uni 	$L__BB26_52;

$L__BB26_52:
	mov.u32 	%r45, %r696;
$L__tmp6570:
	cvt.s64.s32 	%rd301, %r45;
	setp.lt.u64 	%p47, %rd301, 16;
	not.pred 	%p48, %p47;
	@%p48 bra 	$L__BB26_54;
	bra.uni 	$L__BB26_53;

$L__BB26_53:
$L__tmp6571:
	.loc	20 64 9
	cvt.s64.s32 	%rd501, %r45;
	add.u64 	%rd502, %SP, 4096;
	add.s64 	%rd503, %rd502, %rd501;
	cvt.s64.s32 	%rd504, %r45;
	add.s64 	%rd499, %rd25, %rd504;
$L__tmp6572:
	.loc	20 64 40
	bra.uni	$L__tmp6573;
$L__tmp6573:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd498, %rd499;
	// end inline asm
$L__tmp6574:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r192,%r193,%r194,%r195}, [%rd498];
	// end inline asm
	st.u32 	[%SP+4080], %r192;
	st.u32 	[%SP+4084], %r193;
	st.u32 	[%SP+4088], %r194;
	st.u32 	[%SP+4092], %r195;
	.loc	20 56 5
	ld.u32 	%r196, [%SP+4080];
	ld.u32 	%r197, [%SP+4084];
	ld.u32 	%r198, [%SP+4088];
	ld.u32 	%r199, [%SP+4092];
$L__tmp6575:
	.loc	20 64 40
	st.u32 	[%rd503+12], %r199;
	st.u32 	[%rd503+8], %r198;
	st.u32 	[%rd503+4], %r197;
	st.u32 	[%rd503], %r196;
$L__tmp6576:
	.loc	20 63 42
	add.s32 	%r46, %r45, 16;
$L__tmp6577:
	mov.u32 	%r696, %r46;
$L__tmp6578:
	bra.uni 	$L__BB26_52;
$L__tmp6579:

$L__BB26_54:
	.loc	20 65 5
	ld.f32 	%f244, [%SP+4096];
	ld.f32 	%f245, [%SP+4100];
	ld.f32 	%f246, [%SP+4104];
	ld.f32 	%f247, [%SP+4108];
$L__tmp6580:
	.loc	20 203 76
	st.f32 	[%SP+4444], %f247;
	st.f32 	[%SP+4440], %f246;
	st.f32 	[%SP+4436], %f245;
	st.f32 	[%SP+4432], %f244;
	add.u64 	%rd302, %SP, 4432;
	mov.b64 	%rd303, %rd302;
	st.u64 	[%SP+4072], %rd303;
	mov.f32 	%f248, %f10;
$L__tmp6581:
	.loc	20 203 60
	bra.uni	$L__tmp6582;
$L__tmp6582:
	.loc	20 45 5
	ld.u64 	%rd304, [%SP+4072];
	ld.f32 	%f249, [%rd304];
	mul.f32 	%f250, %f249, %f248;
	ld.u64 	%rd305, [%SP+4072];
	ld.f32 	%f251, [%rd305+4];
	mul.f32 	%f252, %f251, %f248;
	ld.u64 	%rd306, [%SP+4072];
	ld.f32 	%f253, [%rd306+8];
	mul.f32 	%f254, %f253, %f248;
	ld.u64 	%rd307, [%SP+4072];
	ld.f32 	%f255, [%rd307+12];
	mul.f32 	%f256, %f255, %f248;
$L__tmp6583:
	.loc	20 45 12
	{ // callseq 409, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f250;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f252;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f254;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f256;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f257, %f258, %f259, %f260}, [retval0+0];
	} // callseq 409
$L__tmp6584:
	.loc	20 203 60
	st.f32 	[%SP+4428], %f260;
	st.f32 	[%SP+4424], %f259;
	st.f32 	[%SP+4420], %f258;
	st.f32 	[%SP+4416], %f257;
	add.u64 	%rd308, %SP, 4400;
	mov.b64 	%rd309, %rd308;
	st.u64 	[%SP+4056], %rd309;
	add.u64 	%rd310, %SP, 4416;
	mov.b64 	%rd311, %rd310;
	st.u64 	[%SP+4064], %rd311;
	.loc	20 203 16
	bra.uni	$L__tmp6585;
$L__tmp6585:
	.loc	20 40 5
	ld.u64 	%rd312, [%SP+4056];
	ld.f32 	%f261, [%rd312];
	ld.u64 	%rd313, [%SP+4064];
	ld.f32 	%f262, [%rd313];
	add.f32 	%f263, %f261, %f262;
	ld.u64 	%rd314, [%SP+4056];
	ld.f32 	%f264, [%rd314+4];
	ld.u64 	%rd315, [%SP+4064];
	ld.f32 	%f265, [%rd315+4];
	add.f32 	%f266, %f264, %f265;
	ld.u64 	%rd316, [%SP+4056];
	ld.f32 	%f267, [%rd316+8];
	ld.u64 	%rd317, [%SP+4064];
	ld.f32 	%f268, [%rd317+8];
	add.f32 	%f269, %f267, %f268;
	ld.u64 	%rd318, [%SP+4056];
	ld.f32 	%f270, [%rd318+12];
	ld.u64 	%rd319, [%SP+4064];
	ld.f32 	%f271, [%rd319+12];
	add.f32 	%f272, %f270, %f271;
$L__tmp6586:
	.loc	20 40 12
	{ // callseq 410, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f263;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f266;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f269;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f272;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f273, %f274, %f275, %f276}, [retval0+0];
	} // callseq 410
$L__tmp6587:
	.loc	20 203 16
	st.f32 	[%rd16+12], %f276;
	st.f32 	[%rd16+8], %f275;
	st.f32 	[%rd16+4], %f274;
	st.f32 	[%rd16], %f273;
	mov.b64 	%rd320, %rd17;
	st.u64 	[%SP+4048], %rd320;
	mov.f32 	%f277, %f11;
$L__tmp6588:
	.loc	20 204 32
	bra.uni	$L__tmp6589;
$L__tmp6589:
	.loc	20 45 5
	ld.u64 	%rd321, [%SP+4048];
	ld.f32 	%f278, [%rd321];
	mul.f32 	%f279, %f278, %f277;
	ld.u64 	%rd322, [%SP+4048];
	ld.f32 	%f280, [%rd322+4];
	mul.f32 	%f281, %f280, %f277;
	ld.u64 	%rd323, [%SP+4048];
	ld.f32 	%f282, [%rd323+8];
	mul.f32 	%f283, %f282, %f277;
	ld.u64 	%rd324, [%SP+4048];
	ld.f32 	%f284, [%rd324+12];
	mul.f32 	%f285, %f284, %f277;
$L__tmp6590:
	.loc	20 45 12
	{ // callseq 411, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f279;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f281;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f283;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f285;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f286, %f287, %f288, %f289}, [retval0+0];
	} // callseq 411
$L__tmp6591:
	.loc	20 204 32
	st.f32 	[%SP+4460], %f289;
	st.f32 	[%SP+4456], %f288;
	st.f32 	[%SP+4452], %f287;
	st.f32 	[%SP+4448], %f286;
	ld.u64 	%rd325, [%SP+4344];
	add.s64 	%rd26, %rd325, 96;
$L__tmp6592:
	.loc	20 204 76
	bra.uni	$L__tmp6593;
$L__tmp6593:
	.loc	20 63 18
	mov.u32 	%r174, 0;
	mov.b32 	%r47, %r174;
$L__tmp6594:
	.loc	20 63 5
	mov.u32 	%r697, %r47;
$L__tmp6595:
	bra.uni 	$L__BB26_55;

$L__BB26_55:
	mov.u32 	%r48, %r697;
$L__tmp6596:
	cvt.s64.s32 	%rd326, %r48;
	setp.lt.u64 	%p49, %rd326, 16;
	not.pred 	%p50, %p49;
	@%p50 bra 	$L__BB26_57;
	bra.uni 	$L__BB26_56;

$L__BB26_56:
$L__tmp6597:
	.loc	20 64 9
	cvt.s64.s32 	%rd494, %r48;
	add.u64 	%rd495, %SP, 4032;
	add.s64 	%rd496, %rd495, %rd494;
	cvt.s64.s32 	%rd497, %r48;
	add.s64 	%rd492, %rd26, %rd497;
$L__tmp6598:
	.loc	20 64 40
	bra.uni	$L__tmp6599;
$L__tmp6599:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd491, %rd492;
	// end inline asm
$L__tmp6600:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r184,%r185,%r186,%r187}, [%rd491];
	// end inline asm
	st.u32 	[%SP+4016], %r184;
	st.u32 	[%SP+4020], %r185;
	st.u32 	[%SP+4024], %r186;
	st.u32 	[%SP+4028], %r187;
	.loc	20 56 5
	ld.u32 	%r188, [%SP+4016];
	ld.u32 	%r189, [%SP+4020];
	ld.u32 	%r190, [%SP+4024];
	ld.u32 	%r191, [%SP+4028];
$L__tmp6601:
	.loc	20 64 40
	st.u32 	[%rd496+12], %r191;
	st.u32 	[%rd496+8], %r190;
	st.u32 	[%rd496+4], %r189;
	st.u32 	[%rd496], %r188;
$L__tmp6602:
	.loc	20 63 42
	add.s32 	%r49, %r48, 16;
$L__tmp6603:
	mov.u32 	%r697, %r49;
$L__tmp6604:
	bra.uni 	$L__BB26_55;
$L__tmp6605:

$L__BB26_57:
	.loc	20 65 5
	ld.f32 	%f290, [%SP+4032];
	ld.f32 	%f291, [%SP+4036];
	ld.f32 	%f292, [%SP+4040];
	ld.f32 	%f293, [%SP+4044];
$L__tmp6606:
	.loc	20 204 76
	st.f32 	[%SP+4492], %f293;
	st.f32 	[%SP+4488], %f292;
	st.f32 	[%SP+4484], %f291;
	st.f32 	[%SP+4480], %f290;
	add.u64 	%rd327, %SP, 4480;
	mov.b64 	%rd328, %rd327;
	st.u64 	[%SP+4008], %rd328;
	mov.f32 	%f294, %f10;
$L__tmp6607:
	.loc	20 204 60
	bra.uni	$L__tmp6608;
$L__tmp6608:
	.loc	20 45 5
	ld.u64 	%rd329, [%SP+4008];
	ld.f32 	%f295, [%rd329];
	mul.f32 	%f296, %f295, %f294;
	ld.u64 	%rd330, [%SP+4008];
	ld.f32 	%f297, [%rd330+4];
	mul.f32 	%f298, %f297, %f294;
	ld.u64 	%rd331, [%SP+4008];
	ld.f32 	%f299, [%rd331+8];
	mul.f32 	%f300, %f299, %f294;
	ld.u64 	%rd332, [%SP+4008];
	ld.f32 	%f301, [%rd332+12];
	mul.f32 	%f302, %f301, %f294;
$L__tmp6609:
	.loc	20 45 12
	{ // callseq 412, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f296;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f298;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f300;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f302;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f303, %f304, %f305, %f306}, [retval0+0];
	} // callseq 412
$L__tmp6610:
	.loc	20 204 60
	st.f32 	[%SP+4476], %f306;
	st.f32 	[%SP+4472], %f305;
	st.f32 	[%SP+4468], %f304;
	st.f32 	[%SP+4464], %f303;
	add.u64 	%rd333, %SP, 4448;
	mov.b64 	%rd334, %rd333;
	st.u64 	[%SP+3992], %rd334;
	add.u64 	%rd335, %SP, 4464;
	mov.b64 	%rd336, %rd335;
	st.u64 	[%SP+4000], %rd336;
	.loc	20 204 16
	bra.uni	$L__tmp6611;
$L__tmp6611:
	.loc	20 40 5
	ld.u64 	%rd337, [%SP+3992];
	ld.f32 	%f307, [%rd337];
	ld.u64 	%rd338, [%SP+4000];
	ld.f32 	%f308, [%rd338];
	add.f32 	%f309, %f307, %f308;
	ld.u64 	%rd339, [%SP+3992];
	ld.f32 	%f310, [%rd339+4];
	ld.u64 	%rd340, [%SP+4000];
	ld.f32 	%f311, [%rd340+4];
	add.f32 	%f312, %f310, %f311;
	ld.u64 	%rd341, [%SP+3992];
	ld.f32 	%f313, [%rd341+8];
	ld.u64 	%rd342, [%SP+4000];
	ld.f32 	%f314, [%rd342+8];
	add.f32 	%f315, %f313, %f314;
	ld.u64 	%rd343, [%SP+3992];
	ld.f32 	%f316, [%rd343+12];
	ld.u64 	%rd344, [%SP+4000];
	ld.f32 	%f317, [%rd344+12];
	add.f32 	%f318, %f316, %f317;
$L__tmp6612:
	.loc	20 40 12
	{ // callseq 413, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f309;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f312;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f315;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f318;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f319, %f320, %f321, %f322}, [retval0+0];
	} // callseq 413
$L__tmp6613:
	.loc	20 204 16
	st.f32 	[%rd17+12], %f322;
	st.f32 	[%rd17+8], %f321;
	st.f32 	[%rd17+4], %f320;
	st.f32 	[%rd17], %f319;
	mov.b64 	%rd345, %rd18;
	st.u64 	[%SP+3984], %rd345;
	mov.f32 	%f323, %f11;
$L__tmp6614:
	.loc	20 205 32
	bra.uni	$L__tmp6615;
$L__tmp6615:
	.loc	20 45 5
	ld.u64 	%rd346, [%SP+3984];
	ld.f32 	%f324, [%rd346];
	mul.f32 	%f325, %f324, %f323;
	ld.u64 	%rd347, [%SP+3984];
	ld.f32 	%f326, [%rd347+4];
	mul.f32 	%f327, %f326, %f323;
	ld.u64 	%rd348, [%SP+3984];
	ld.f32 	%f328, [%rd348+8];
	mul.f32 	%f329, %f328, %f323;
	ld.u64 	%rd349, [%SP+3984];
	ld.f32 	%f330, [%rd349+12];
	mul.f32 	%f331, %f330, %f323;
$L__tmp6616:
	.loc	20 45 12
	{ // callseq 414, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f325;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f327;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f329;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f331;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f332, %f333, %f334, %f335}, [retval0+0];
	} // callseq 414
$L__tmp6617:
	.loc	20 205 32
	st.f32 	[%SP+4508], %f335;
	st.f32 	[%SP+4504], %f334;
	st.f32 	[%SP+4500], %f333;
	st.f32 	[%SP+4496], %f332;
	ld.u64 	%rd350, [%SP+4344];
	add.s64 	%rd27, %rd350, 112;
$L__tmp6618:
	.loc	20 205 76
	bra.uni	$L__tmp6619;
$L__tmp6619:
	.loc	20 63 18
	mov.u32 	%r175, 0;
	mov.b32 	%r50, %r175;
$L__tmp6620:
	.loc	20 63 5
	mov.u32 	%r698, %r50;
$L__tmp6621:
	bra.uni 	$L__BB26_58;

$L__BB26_58:
	mov.u32 	%r51, %r698;
$L__tmp6622:
	cvt.s64.s32 	%rd351, %r51;
	setp.lt.u64 	%p51, %rd351, 16;
	not.pred 	%p52, %p51;
	@%p52 bra 	$L__BB26_60;
	bra.uni 	$L__BB26_59;

$L__BB26_59:
$L__tmp6623:
	.loc	20 64 9
	cvt.s64.s32 	%rd487, %r51;
	add.u64 	%rd488, %SP, 3968;
	add.s64 	%rd489, %rd488, %rd487;
	cvt.s64.s32 	%rd490, %r51;
	add.s64 	%rd485, %rd27, %rd490;
$L__tmp6624:
	.loc	20 64 40
	bra.uni	$L__tmp6625;
$L__tmp6625:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd484, %rd485;
	// end inline asm
$L__tmp6626:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r176,%r177,%r178,%r179}, [%rd484];
	// end inline asm
	st.u32 	[%SP+3952], %r176;
	st.u32 	[%SP+3956], %r177;
	st.u32 	[%SP+3960], %r178;
	st.u32 	[%SP+3964], %r179;
	.loc	20 56 5
	ld.u32 	%r180, [%SP+3952];
	ld.u32 	%r181, [%SP+3956];
	ld.u32 	%r182, [%SP+3960];
	ld.u32 	%r183, [%SP+3964];
$L__tmp6627:
	.loc	20 64 40
	st.u32 	[%rd489+12], %r183;
	st.u32 	[%rd489+8], %r182;
	st.u32 	[%rd489+4], %r181;
	st.u32 	[%rd489], %r180;
$L__tmp6628:
	.loc	20 63 42
	add.s32 	%r52, %r51, 16;
$L__tmp6629:
	mov.u32 	%r698, %r52;
$L__tmp6630:
	bra.uni 	$L__BB26_58;
$L__tmp6631:

$L__BB26_60:
	.loc	20 65 5
	ld.f32 	%f336, [%SP+3968];
	ld.f32 	%f337, [%SP+3972];
	ld.f32 	%f338, [%SP+3976];
	ld.f32 	%f339, [%SP+3980];
$L__tmp6632:
	.loc	20 205 76
	st.f32 	[%SP+4540], %f339;
	st.f32 	[%SP+4536], %f338;
	st.f32 	[%SP+4532], %f337;
	st.f32 	[%SP+4528], %f336;
	add.u64 	%rd352, %SP, 4528;
	mov.b64 	%rd353, %rd352;
	st.u64 	[%SP+3936], %rd353;
	mov.f32 	%f340, %f10;
$L__tmp6633:
	.loc	20 205 60
	bra.uni	$L__tmp6634;
$L__tmp6634:
	.loc	20 45 5
	ld.u64 	%rd354, [%SP+3936];
	ld.f32 	%f341, [%rd354];
	mul.f32 	%f342, %f341, %f340;
	ld.u64 	%rd355, [%SP+3936];
	ld.f32 	%f343, [%rd355+4];
	mul.f32 	%f344, %f343, %f340;
	ld.u64 	%rd356, [%SP+3936];
	ld.f32 	%f345, [%rd356+8];
	mul.f32 	%f346, %f345, %f340;
	ld.u64 	%rd357, [%SP+3936];
	ld.f32 	%f347, [%rd357+12];
	mul.f32 	%f348, %f347, %f340;
$L__tmp6635:
	.loc	20 45 12
	{ // callseq 415, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f342;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f344;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f346;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f348;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f349, %f350, %f351, %f352}, [retval0+0];
	} // callseq 415
$L__tmp6636:
	.loc	20 205 60
	st.f32 	[%SP+4524], %f352;
	st.f32 	[%SP+4520], %f351;
	st.f32 	[%SP+4516], %f350;
	st.f32 	[%SP+4512], %f349;
	add.u64 	%rd358, %SP, 4496;
	mov.b64 	%rd359, %rd358;
	st.u64 	[%SP+3920], %rd359;
	add.u64 	%rd360, %SP, 4512;
	mov.b64 	%rd361, %rd360;
	st.u64 	[%SP+3928], %rd361;
	.loc	20 205 16
	bra.uni	$L__tmp6637;
$L__tmp6637:
	.loc	20 40 5
	ld.u64 	%rd362, [%SP+3920];
	ld.f32 	%f353, [%rd362];
	ld.u64 	%rd363, [%SP+3928];
	ld.f32 	%f354, [%rd363];
	add.f32 	%f355, %f353, %f354;
	ld.u64 	%rd364, [%SP+3920];
	ld.f32 	%f356, [%rd364+4];
	ld.u64 	%rd365, [%SP+3928];
	ld.f32 	%f357, [%rd365+4];
	add.f32 	%f358, %f356, %f357;
	ld.u64 	%rd366, [%SP+3920];
	ld.f32 	%f359, [%rd366+8];
	ld.u64 	%rd367, [%SP+3928];
	ld.f32 	%f360, [%rd367+8];
	add.f32 	%f361, %f359, %f360;
	ld.u64 	%rd368, [%SP+3920];
	ld.f32 	%f362, [%rd368+12];
	ld.u64 	%rd369, [%SP+3928];
	ld.f32 	%f363, [%rd369+12];
	add.f32 	%f364, %f362, %f363;
$L__tmp6638:
	.loc	20 40 12
	{ // callseq 416, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f355;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f358;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f361;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f364;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f365, %f366, %f367, %f368}, [retval0+0];
	} // callseq 416
$L__tmp6639:
	.loc	20 205 16
	st.f32 	[%rd18+12], %f368;
	st.f32 	[%rd18+8], %f367;
	st.f32 	[%rd18+4], %f366;
	st.f32 	[%rd18], %f365;
	.loc	20 207 26
	ld.f32 	%f369, [%rd17+4];
	ld.f32 	%f370, [%rd17+4];
	mul.f32 	%f371, %f369, %f370;
	ld.f32 	%f372, [%rd17+8];
	ld.f32 	%f373, [%rd17+8];
	mul.f32 	%f374, %f372, %f373;
	add.f32 	%f375, %f371, %f374;
	ld.f32 	%f376, [%rd17+12];
	ld.f32 	%f377, [%rd17+12];
	mul.f32 	%f378, %f376, %f377;
	add.f32 	%f379, %f375, %f378;
	ld.f32 	%f380, [%rd18];
	ld.f32 	%f381, [%rd18];
	mul.f32 	%f382, %f380, %f381;
	add.f32 	%f383, %f379, %f382;
	.loc	20 207 34
	{ // callseq 417, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f383;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZSt4sqrtf, 
	(
	param0
	);
	ld.param.f32 	%f384, [retval0+0];
	} // callseq 417
	rcp.rn.f32 	%f385, %f384;
$L__tmp6640:
	.loc	20 208 9
	ld.f32 	%f386, [%rd17+4];
	mul.f32 	%f387, %f386, %f385;
	st.f32 	[%rd17+4], %f387;
	.loc	20 209 9
	ld.f32 	%f388, [%rd17+8];
	mul.f32 	%f389, %f388, %f385;
	st.f32 	[%rd17+8], %f389;
	.loc	20 210 9
	ld.f32 	%f390, [%rd17+12];
	mul.f32 	%f391, %f390, %f385;
	st.f32 	[%rd17+12], %f391;
	.loc	20 211 9
	ld.f32 	%f392, [%rd18];
	mul.f32 	%f393, %f392, %f385;
	st.f32 	[%rd18], %f393;
	bra.uni 	$L__BB26_61;
$L__tmp6641:

$L__BB26_61:
	.loc	20 269 18
	ld.f32 	%f394, [%SP+4800];
	st.f32 	[%SP+4864], %f394;
	ld.f32 	%f395, [%SP+4804];
	st.f32 	[%SP+4868], %f395;
	ld.f32 	%f396, [%SP+4808];
	st.f32 	[%SP+4872], %f396;
	ld.f32 	%f397, [%SP+4812];
	st.f32 	[%SP+4876], %f397;
	ld.f32 	%f398, [%SP+4816];
	st.f32 	[%SP+4880], %f398;
	add.u64 	%rd370, %SP, 4800;
	add.s64 	%rd371, %rd370, 16;
	ld.f32 	%f399, [%rd371+4];
	st.f32 	[%SP+4884], %f399;
	add.s64 	%rd372, %rd370, 16;
	ld.f32 	%f400, [%rd372+8];
	st.f32 	[%SP+4888], %f400;
	add.s64 	%rd373, %rd370, 16;
	ld.f32 	%f401, [%rd373+12];
	st.f32 	[%SP+4892], %f401;
	ld.f32 	%f402, [%SP+4832];
	st.f32 	[%SP+4896], %f402;
	add.s64 	%rd374, %rd370, 32;
	ld.f32 	%f403, [%rd374+4];
	st.f32 	[%SP+4900], %f403;
	add.s64 	%rd375, %rd370, 32;
	ld.f32 	%f404, [%rd375+8];
	st.f32 	[%SP+4904], %f404;
	add.s64 	%rd376, %rd370, 32;
	ld.f32 	%f405, [%rd376+12];
	st.f32 	[%SP+4908], %f405;
	ld.f32 	%f406, [%SP+4848];
	st.f32 	[%SP+4912], %f406;
	add.s64 	%rd377, %rd370, 48;
	ld.f32 	%f407, [%rd377+4];
	st.f32 	[%SP+4916], %f407;
	add.s64 	%rd378, %rd370, 48;
	ld.f32 	%f408, [%rd378+8];
	st.f32 	[%SP+4920], %f408;
	add.s64 	%rd379, %rd370, 48;
	ld.f32 	%f409, [%rd379+12];
	st.f32 	[%SP+4924], %f409;
	.loc	20 273 5
	ld.u64 	%rd380, [%SP+4744];
	ld.u64 	%rd381, [%SP+4752];
	ld.u64 	%rd382, [%SP+4760];
	mov.b64 	%rd383, %rd380;
	st.u64 	[%SP+3856], %rd383;
	mov.b64 	%rd384, %rd381;
	st.u64 	[%SP+3864], %rd384;
	mov.b64 	%rd385, %rd382;
	st.u64 	[%SP+3872], %rd385;
	add.u64 	%rd386, %SP, 4864;
	mov.b64 	%rd387, %rd386;
	st.u64 	[%SP+3880], %rd387;
	.loc	20 273 5
	bra.uni	$L__tmp6642;
$L__tmp6642:
	.loc	20 84 18
	ld.u64 	%rd388, [%SP+3880];
	ld.f32 	%f410, [%rd388+36];
	st.f32 	[%SP+3888], %f410;
	ld.u64 	%rd389, [%SP+3880];
	ld.f32 	%f411, [%rd389+40];
	st.f32 	[%SP+3892], %f411;
	ld.u64 	%rd390, [%SP+3880];
	ld.f32 	%f412, [%rd390+44];
	st.f32 	[%SP+3896], %f412;
	ld.u64 	%rd391, [%SP+3880];
	ld.f32 	%f413, [%rd391+48];
	st.f32 	[%SP+3900], %f413;
	.loc	20 87 25
	ld.u64 	%rd392, [%SP+3880];
	ld.f32 	%f414, [%rd392+36];
	ld.u64 	%rd393, [%SP+3880];
	ld.f32 	%f415, [%rd393+36];
	mul.f32 	%f416, %f414, %f415;
	ld.u64 	%rd394, [%SP+3880];
	ld.f32 	%f417, [%rd394+40];
	ld.u64 	%rd395, [%SP+3880];
	ld.f32 	%f418, [%rd395+40];
	mul.f32 	%f419, %f417, %f418;
	add.f32 	%f420, %f416, %f419;
	ld.u64 	%rd396, [%SP+3880];
	ld.f32 	%f421, [%rd396+44];
	ld.u64 	%rd397, [%SP+3880];
	ld.f32 	%f422, [%rd397+44];
	mul.f32 	%f423, %f421, %f422;
	add.f32 	%f424, %f420, %f423;
	ld.u64 	%rd398, [%SP+3880];
	ld.f32 	%f425, [%rd398+48];
	ld.u64 	%rd399, [%SP+3880];
	ld.f32 	%f426, [%rd399+48];
	mul.f32 	%f427, %f425, %f426;
	add.f32 	%f428, %f424, %f427;
	rcp.rn.f32 	%f429, %f428;
$L__tmp6643:
	.loc	20 0 25
	add.u64 	%rd400, %SP, 3888;
	mov.b64 	%rd401, %rd400;
	st.u64 	[%SP+3848], %rd401;
	mov.f32 	%f430, %f429;
$L__tmp6644:
	.loc	20 88 23
	bra.uni	$L__tmp6645;
$L__tmp6645:
	.loc	20 45 5
	ld.u64 	%rd402, [%SP+3848];
	ld.f32 	%f431, [%rd402];
	mul.f32 	%f432, %f431, %f430;
	ld.u64 	%rd403, [%SP+3848];
	ld.f32 	%f433, [%rd403+4];
	mul.f32 	%f434, %f433, %f430;
	ld.u64 	%rd404, [%SP+3848];
	ld.f32 	%f435, [%rd404+8];
	mul.f32 	%f436, %f435, %f430;
	ld.u64 	%rd405, [%SP+3848];
	ld.f32 	%f437, [%rd405+12];
	mul.f32 	%f438, %f437, %f430;
$L__tmp6646:
	.loc	20 45 12
	{ // callseq 418, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f432;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f434;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f436;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f438;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f439, %f440, %f441, %f442}, [retval0+0];
	} // callseq 418
$L__tmp6647:
	.loc	20 88 23
	st.f32 	[%SP+3916], %f442;
	st.f32 	[%SP+3912], %f441;
	st.f32 	[%SP+3908], %f440;
	st.f32 	[%SP+3904], %f439;
	.loc	20 90 21
	ld.f32 	%f443, [%SP+3900];
	ld.f32 	%f444, [%SP+3916];
	mul.f32 	%f445, %f443, %f444;
$L__tmp6648:
	.loc	20 91 21
	ld.f32 	%f446, [%SP+3888];
	ld.f32 	%f447, [%SP+3904];
	mul.f32 	%f448, %f446, %f447;
$L__tmp6649:
	.loc	20 92 21
	ld.f32 	%f449, [%SP+3892];
	ld.f32 	%f450, [%SP+3908];
	mul.f32 	%f451, %f449, %f450;
$L__tmp6650:
	.loc	20 93 21
	ld.f32 	%f452, [%SP+3896];
	ld.f32 	%f453, [%SP+3912];
	mul.f32 	%f454, %f452, %f453;
$L__tmp6651:
	.loc	20 95 20
	ld.f32 	%f455, [%SP+3888];
	ld.f32 	%f456, [%SP+3908];
	mul.f32 	%f457, %f455, %f456;
$L__tmp6652:
	.loc	20 96 20
	ld.f32 	%f458, [%SP+3896];
	ld.f32 	%f459, [%SP+3916];
	mul.f32 	%f460, %f458, %f459;
$L__tmp6653:
	.loc	20 97 20
	ld.f32 	%f461, [%SP+3888];
	ld.f32 	%f462, [%SP+3912];
	mul.f32 	%f463, %f461, %f462;
$L__tmp6654:
	.loc	20 98 20
	ld.f32 	%f464, [%SP+3892];
	ld.f32 	%f465, [%SP+3916];
	mul.f32 	%f466, %f464, %f465;
$L__tmp6655:
	.loc	20 99 20
	ld.f32 	%f467, [%SP+3892];
	ld.f32 	%f468, [%SP+3912];
	mul.f32 	%f469, %f467, %f468;
$L__tmp6656:
	.loc	20 100 20
	ld.f32 	%f470, [%SP+3888];
	ld.f32 	%f471, [%SP+3916];
	mul.f32 	%f472, %f470, %f471;
$L__tmp6657:
	.loc	20 102 5
	sub.f32 	%f473, %f448, %f451;
	sub.f32 	%f474, %f473, %f454;
	add.f32 	%f475, %f474, %f445;
	ld.u64 	%rd406, [%SP+3856];
	st.f32 	[%rd406], %f475;
	.loc	20 103 5
	sub.f32 	%f476, %f457, %f460;
	mul.f32 	%f477, %f476, 0f40000000;
	ld.u64 	%rd407, [%SP+3856];
	st.f32 	[%rd407+4], %f477;
	.loc	20 104 5
	add.f32 	%f478, %f463, %f466;
	mul.f32 	%f479, %f478, 0f40000000;
	ld.u64 	%rd408, [%SP+3856];
	st.f32 	[%rd408+8], %f479;
	.loc	20 106 5
	add.f32 	%f480, %f457, %f460;
	mul.f32 	%f481, %f480, 0f40000000;
	ld.u64 	%rd409, [%SP+3864];
	st.f32 	[%rd409], %f481;
	.loc	20 107 5
	neg.f32 	%f482, %f448;
	add.f32 	%f483, %f482, %f451;
	sub.f32 	%f484, %f483, %f454;
	add.f32 	%f485, %f484, %f445;
	ld.u64 	%rd410, [%SP+3864];
	st.f32 	[%rd410+4], %f485;
	.loc	20 108 5
	sub.f32 	%f486, %f469, %f472;
	mul.f32 	%f487, %f486, 0f40000000;
	ld.u64 	%rd411, [%SP+3864];
	st.f32 	[%rd411+8], %f487;
	.loc	20 110 5
	sub.f32 	%f488, %f463, %f466;
	mul.f32 	%f489, %f488, 0f40000000;
	ld.u64 	%rd412, [%SP+3872];
	st.f32 	[%rd412], %f489;
	.loc	20 111 5
	add.f32 	%f490, %f469, %f472;
	mul.f32 	%f491, %f490, 0f40000000;
	ld.u64 	%rd413, [%SP+3872];
	st.f32 	[%rd413+4], %f491;
	.loc	20 112 5
	neg.f32 	%f492, %f448;
	sub.f32 	%f493, %f492, %f451;
	add.f32 	%f494, %f493, %f454;
	add.f32 	%f495, %f494, %f445;
	ld.u64 	%rd414, [%SP+3872];
	st.f32 	[%rd414+8], %f495;
	.loc	20 114 5
	ld.u64 	%rd415, [%SP+3856];
	ld.f32 	%f496, [%rd415];
	ld.u64 	%rd416, [%SP+3880];
	ld.f32 	%f497, [%rd416+12];
	mul.f32 	%f498, %f496, %f497;
	ld.u64 	%rd417, [%SP+3856];
	ld.f32 	%f499, [%rd417+4];
	ld.u64 	%rd418, [%SP+3880];
	ld.f32 	%f500, [%rd418+24];
	mul.f32 	%f501, %f499, %f500;
	add.f32 	%f502, %f498, %f501;
	ld.u64 	%rd419, [%SP+3856];
	ld.f32 	%f503, [%rd419+8];
	ld.u64 	%rd420, [%SP+3880];
	ld.f32 	%f504, [%rd420+32];
	mul.f32 	%f505, %f503, %f504;
	add.f32 	%f506, %f502, %f505;
	ld.u64 	%rd421, [%SP+3880];
	ld.f32 	%f507, [%rd421+52];
	add.f32 	%f508, %f506, %f507;
	ld.u64 	%rd422, [%SP+3856];
	st.f32 	[%rd422+12], %f508;
	.loc	20 115 5
	ld.u64 	%rd423, [%SP+3864];
	ld.f32 	%f509, [%rd423];
	ld.u64 	%rd424, [%SP+3880];
	ld.f32 	%f510, [%rd424+12];
	mul.f32 	%f511, %f509, %f510;
	ld.u64 	%rd425, [%SP+3864];
	ld.f32 	%f512, [%rd425+4];
	ld.u64 	%rd426, [%SP+3880];
	ld.f32 	%f513, [%rd426+24];
	mul.f32 	%f514, %f512, %f513;
	add.f32 	%f515, %f511, %f514;
	ld.u64 	%rd427, [%SP+3864];
	ld.f32 	%f516, [%rd427+8];
	ld.u64 	%rd428, [%SP+3880];
	ld.f32 	%f517, [%rd428+32];
	mul.f32 	%f518, %f516, %f517;
	add.f32 	%f519, %f515, %f518;
	ld.u64 	%rd429, [%SP+3880];
	ld.f32 	%f520, [%rd429+56];
	add.f32 	%f521, %f519, %f520;
	ld.u64 	%rd430, [%SP+3864];
	st.f32 	[%rd430+12], %f521;
	.loc	20 116 5
	ld.u64 	%rd431, [%SP+3872];
	ld.f32 	%f522, [%rd431];
	ld.u64 	%rd432, [%SP+3880];
	ld.f32 	%f523, [%rd432+12];
	mul.f32 	%f524, %f522, %f523;
	ld.u64 	%rd433, [%SP+3872];
	ld.f32 	%f525, [%rd433+4];
	ld.u64 	%rd434, [%SP+3880];
	ld.f32 	%f526, [%rd434+24];
	mul.f32 	%f527, %f525, %f526;
	add.f32 	%f528, %f524, %f527;
	ld.u64 	%rd435, [%SP+3872];
	ld.f32 	%f529, [%rd435+8];
	ld.u64 	%rd436, [%SP+3880];
	ld.f32 	%f530, [%rd436+32];
	mul.f32 	%f531, %f529, %f530;
	add.f32 	%f532, %f528, %f531;
	ld.u64 	%rd437, [%SP+3880];
	ld.f32 	%f533, [%rd437+60];
	add.f32 	%f534, %f532, %f533;
	ld.u64 	%rd438, [%SP+3872];
	st.f32 	[%rd438+12], %f534;
	.loc	20 118 5
	ld.u64 	%rd439, [%SP+3856];
	ld.f32 	%f535, [%rd439];
	ld.u64 	%rd440, [%SP+3880];
	ld.f32 	%f536, [%rd440+8];
	mul.f32 	%f537, %f535, %f536;
	ld.u64 	%rd441, [%SP+3856];
	ld.f32 	%f538, [%rd441+4];
	ld.u64 	%rd442, [%SP+3880];
	ld.f32 	%f539, [%rd442+20];
	mul.f32 	%f540, %f538, %f539;
	add.f32 	%f541, %f537, %f540;
	ld.u64 	%rd443, [%SP+3856];
	ld.f32 	%f542, [%rd443+8];
	ld.u64 	%rd444, [%SP+3880];
	ld.f32 	%f543, [%rd444+28];
	mul.f32 	%f544, %f542, %f543;
	add.f32 	%f545, %f541, %f544;
	ld.u64 	%rd445, [%SP+3856];
	st.f32 	[%rd445+8], %f545;
	.loc	20 119 5
	ld.u64 	%rd446, [%SP+3864];
	ld.f32 	%f546, [%rd446];
	ld.u64 	%rd447, [%SP+3880];
	ld.f32 	%f547, [%rd447+8];
	mul.f32 	%f548, %f546, %f547;
	ld.u64 	%rd448, [%SP+3864];
	ld.f32 	%f549, [%rd448+4];
	ld.u64 	%rd449, [%SP+3880];
	ld.f32 	%f550, [%rd449+20];
	mul.f32 	%f551, %f549, %f550;
	add.f32 	%f552, %f548, %f551;
	ld.u64 	%rd450, [%SP+3864];
	ld.f32 	%f553, [%rd450+8];
	ld.u64 	%rd451, [%SP+3880];
	ld.f32 	%f554, [%rd451+28];
	mul.f32 	%f555, %f553, %f554;
	add.f32 	%f556, %f552, %f555;
	ld.u64 	%rd452, [%SP+3864];
	st.f32 	[%rd452+8], %f556;
	.loc	20 120 5
	ld.u64 	%rd453, [%SP+3872];
	ld.f32 	%f557, [%rd453];
	ld.u64 	%rd454, [%SP+3880];
	ld.f32 	%f558, [%rd454+8];
	mul.f32 	%f559, %f557, %f558;
	ld.u64 	%rd455, [%SP+3872];
	ld.f32 	%f560, [%rd455+4];
	ld.u64 	%rd456, [%SP+3880];
	ld.f32 	%f561, [%rd456+20];
	mul.f32 	%f562, %f560, %f561;
	add.f32 	%f563, %f559, %f562;
	ld.u64 	%rd457, [%SP+3872];
	ld.f32 	%f564, [%rd457+8];
	ld.u64 	%rd458, [%SP+3880];
	ld.f32 	%f565, [%rd458+28];
	mul.f32 	%f566, %f564, %f565;
	add.f32 	%f567, %f563, %f566;
	ld.u64 	%rd459, [%SP+3872];
	st.f32 	[%rd459+8], %f567;
	.loc	20 122 5
	ld.u64 	%rd460, [%SP+3856];
	ld.f32 	%f568, [%rd460];
	ld.u64 	%rd461, [%SP+3880];
	ld.f32 	%f569, [%rd461+4];
	mul.f32 	%f570, %f568, %f569;
	ld.u64 	%rd462, [%SP+3856];
	ld.f32 	%f571, [%rd462+4];
	ld.u64 	%rd463, [%SP+3880];
	ld.f32 	%f572, [%rd463+16];
	mul.f32 	%f573, %f571, %f572;
	add.f32 	%f574, %f570, %f573;
	ld.u64 	%rd464, [%SP+3856];
	st.f32 	[%rd464+4], %f574;
	.loc	20 123 5
	ld.u64 	%rd465, [%SP+3864];
	ld.f32 	%f575, [%rd465];
	ld.u64 	%rd466, [%SP+3880];
	ld.f32 	%f576, [%rd466+4];
	mul.f32 	%f577, %f575, %f576;
	ld.u64 	%rd467, [%SP+3864];
	ld.f32 	%f578, [%rd467+4];
	ld.u64 	%rd468, [%SP+3880];
	ld.f32 	%f579, [%rd468+16];
	mul.f32 	%f580, %f578, %f579;
	add.f32 	%f581, %f577, %f580;
	ld.u64 	%rd469, [%SP+3864];
	st.f32 	[%rd469+4], %f581;
	.loc	20 124 5
	ld.u64 	%rd470, [%SP+3872];
	ld.f32 	%f582, [%rd470];
	ld.u64 	%rd471, [%SP+3880];
	ld.f32 	%f583, [%rd471+4];
	mul.f32 	%f584, %f582, %f583;
	ld.u64 	%rd472, [%SP+3872];
	ld.f32 	%f585, [%rd472+4];
	ld.u64 	%rd473, [%SP+3880];
	ld.f32 	%f586, [%rd473+16];
	mul.f32 	%f587, %f585, %f586;
	add.f32 	%f588, %f584, %f587;
	ld.u64 	%rd474, [%SP+3872];
	st.f32 	[%rd474+4], %f588;
	.loc	20 126 5
	ld.u64 	%rd475, [%SP+3856];
	ld.f32 	%f589, [%rd475];
	ld.u64 	%rd476, [%SP+3880];
	ld.f32 	%f590, [%rd476];
	mul.f32 	%f591, %f589, %f590;
	ld.u64 	%rd477, [%SP+3856];
	st.f32 	[%rd477], %f591;
	.loc	20 127 5
	ld.u64 	%rd478, [%SP+3864];
	ld.f32 	%f592, [%rd478];
	ld.u64 	%rd479, [%SP+3880];
	ld.f32 	%f593, [%rd479];
	mul.f32 	%f594, %f592, %f593;
	ld.u64 	%rd480, [%SP+3864];
	st.f32 	[%rd480], %f594;
	.loc	20 128 5
	ld.u64 	%rd481, [%SP+3872];
	ld.f32 	%f595, [%rd481];
	ld.u64 	%rd482, [%SP+3880];
	ld.f32 	%f596, [%rd482];
	mul.f32 	%f597, %f595, %f596;
	ld.u64 	%rd483, [%SP+3872];
	st.f32 	[%rd483], %f597;
$L__tmp6658:
	.loc	20 296 13
	bra.uni 	$L__BB26_62;
$L__tmp6659:

$L__BB26_62:
	.loc	20 299 9
	and.b16  	%rs16, %rs1, 255;
	setp.ne.s16 	%p69, %rs16, 0;
	not.pred 	%p70, %p69;
	not.pred 	%p71, %p70;
	@%p71 bra 	$L__BB26_64;
	bra.uni 	$L__BB26_63;

$L__BB26_63:
$L__tmp6660:
	.loc	20 300 13
	ld.u64 	%rd672, [%SP+5936];
	ld.u64 	%rd673, [%SP+5944];
	ld.u64 	%rd674, [%SP+5952];
	mov.b64 	%rd675, %rd672;
	st.u64 	[%SP+3776], %rd675;
	mov.b64 	%rd676, %rd673;
	st.u64 	[%SP+3784], %rd676;
	mov.b64 	%rd677, %rd674;
	st.u64 	[%SP+3792], %rd677;
	.loc	20 300 13
	bra.uni	$L__tmp6661;
$L__tmp6661:
	.loc	20 134 22
	ld.u64 	%rd678, [%SP+3776];
	ld.f32 	%f793, [%rd678];
	ld.u64 	%rd679, [%SP+3784];
	ld.f32 	%f794, [%rd679+4];
	ld.u64 	%rd680, [%SP+3792];
	ld.f32 	%f795, [%rd680+8];
	mul.f32 	%f796, %f794, %f795;
	ld.u64 	%rd681, [%SP+3784];
	ld.f32 	%f797, [%rd681+8];
	ld.u64 	%rd682, [%SP+3792];
	ld.f32 	%f798, [%rd682+4];
	mul.f32 	%f799, %f797, %f798;
	sub.f32 	%f800, %f796, %f799;
	mul.f32 	%f801, %f793, %f800;
	ld.u64 	%rd683, [%SP+3776];
	ld.f32 	%f802, [%rd683+4];
	ld.u64 	%rd684, [%SP+3784];
	ld.f32 	%f803, [%rd684];
	ld.u64 	%rd685, [%SP+3792];
	ld.f32 	%f804, [%rd685+8];
	mul.f32 	%f805, %f803, %f804;
	ld.u64 	%rd686, [%SP+3784];
	ld.f32 	%f806, [%rd686+8];
	ld.u64 	%rd687, [%SP+3792];
	ld.f32 	%f807, [%rd687];
	mul.f32 	%f808, %f806, %f807;
	sub.f32 	%f809, %f805, %f808;
	mul.f32 	%f810, %f802, %f809;
	sub.f32 	%f811, %f801, %f810;
	ld.u64 	%rd688, [%SP+3776];
	ld.f32 	%f812, [%rd688+8];
	ld.u64 	%rd689, [%SP+3784];
	ld.f32 	%f813, [%rd689];
	ld.u64 	%rd690, [%SP+3792];
	ld.f32 	%f814, [%rd690+4];
	mul.f32 	%f815, %f813, %f814;
	ld.u64 	%rd691, [%SP+3784];
	ld.f32 	%f816, [%rd691+4];
	ld.u64 	%rd692, [%SP+3792];
	ld.f32 	%f817, [%rd692];
	mul.f32 	%f818, %f816, %f817;
	sub.f32 	%f819, %f815, %f818;
	mul.f32 	%f820, %f812, %f819;
	add.f32 	%f821, %f811, %f820;
$L__tmp6662:
	.loc	20 137 26
	rcp.rn.f32 	%f822, %f821;
$L__tmp6663:
	.loc	20 140 5
	ld.u64 	%rd693, [%SP+3784];
	ld.f32 	%f823, [%rd693+4];
	ld.u64 	%rd694, [%SP+3792];
	ld.f32 	%f824, [%rd694+8];
	mul.f32 	%f825, %f823, %f824;
	ld.u64 	%rd695, [%SP+3792];
	ld.f32 	%f826, [%rd695+4];
	ld.u64 	%rd696, [%SP+3784];
	ld.f32 	%f827, [%rd696+8];
	mul.f32 	%f828, %f826, %f827;
	sub.f32 	%f829, %f825, %f828;
	mul.f32 	%f830, %f822, %f829;
	st.f32 	[%SP+3800], %f830;
	.loc	20 141 5
	ld.u64 	%rd697, [%SP+3776];
	ld.f32 	%f831, [%rd697+8];
	ld.u64 	%rd698, [%SP+3792];
	ld.f32 	%f832, [%rd698+4];
	mul.f32 	%f833, %f831, %f832;
	ld.u64 	%rd699, [%SP+3792];
	ld.f32 	%f834, [%rd699+8];
	ld.u64 	%rd700, [%SP+3776];
	ld.f32 	%f835, [%rd700+4];
	mul.f32 	%f836, %f834, %f835;
	sub.f32 	%f837, %f833, %f836;
	mul.f32 	%f838, %f822, %f837;
	st.f32 	[%SP+3804], %f838;
	.loc	20 142 5
	ld.u64 	%rd701, [%SP+3776];
	ld.f32 	%f839, [%rd701+4];
	ld.u64 	%rd702, [%SP+3784];
	ld.f32 	%f840, [%rd702+8];
	mul.f32 	%f841, %f839, %f840;
	ld.u64 	%rd703, [%SP+3784];
	ld.f32 	%f842, [%rd703+4];
	ld.u64 	%rd704, [%SP+3776];
	ld.f32 	%f843, [%rd704+8];
	mul.f32 	%f844, %f842, %f843;
	sub.f32 	%f845, %f841, %f844;
	mul.f32 	%f846, %f822, %f845;
	st.f32 	[%SP+3808], %f846;
	.loc	20 144 5
	ld.u64 	%rd705, [%SP+3784];
	ld.f32 	%f847, [%rd705+8];
	ld.u64 	%rd706, [%SP+3792];
	ld.f32 	%f848, [%rd706];
	mul.f32 	%f849, %f847, %f848;
	ld.u64 	%rd707, [%SP+3792];
	ld.f32 	%f850, [%rd707+8];
	ld.u64 	%rd708, [%SP+3784];
	ld.f32 	%f851, [%rd708];
	mul.f32 	%f852, %f850, %f851;
	sub.f32 	%f853, %f849, %f852;
	mul.f32 	%f854, %f822, %f853;
	st.f32 	[%SP+3812], %f854;
	.loc	20 145 5
	ld.u64 	%rd709, [%SP+3776];
	ld.f32 	%f855, [%rd709];
	ld.u64 	%rd710, [%SP+3792];
	ld.f32 	%f856, [%rd710+8];
	mul.f32 	%f857, %f855, %f856;
	ld.u64 	%rd711, [%SP+3792];
	ld.f32 	%f858, [%rd711];
	ld.u64 	%rd712, [%SP+3776];
	ld.f32 	%f859, [%rd712+8];
	mul.f32 	%f860, %f858, %f859;
	sub.f32 	%f861, %f857, %f860;
	mul.f32 	%f862, %f822, %f861;
	add.u64 	%rd713, %SP, 3800;
	add.s64 	%rd714, %rd713, 12;
	st.f32 	[%rd714+4], %f862;
	.loc	20 146 5
	ld.u64 	%rd715, [%SP+3776];
	ld.f32 	%f863, [%rd715+8];
	ld.u64 	%rd716, [%SP+3784];
	ld.f32 	%f864, [%rd716];
	mul.f32 	%f865, %f863, %f864;
	ld.u64 	%rd717, [%SP+3784];
	ld.f32 	%f866, [%rd717+8];
	ld.u64 	%rd718, [%SP+3776];
	ld.f32 	%f867, [%rd718];
	mul.f32 	%f868, %f866, %f867;
	sub.f32 	%f869, %f865, %f868;
	mul.f32 	%f870, %f822, %f869;
	add.s64 	%rd719, %rd713, 12;
	st.f32 	[%rd719+8], %f870;
	.loc	20 148 5
	ld.u64 	%rd720, [%SP+3784];
	ld.f32 	%f871, [%rd720];
	ld.u64 	%rd721, [%SP+3792];
	ld.f32 	%f872, [%rd721+4];
	mul.f32 	%f873, %f871, %f872;
	ld.u64 	%rd722, [%SP+3792];
	ld.f32 	%f874, [%rd722];
	ld.u64 	%rd723, [%SP+3784];
	ld.f32 	%f875, [%rd723+4];
	mul.f32 	%f876, %f874, %f875;
	sub.f32 	%f877, %f873, %f876;
	mul.f32 	%f878, %f822, %f877;
	st.f32 	[%SP+3824], %f878;
	.loc	20 149 5
	ld.u64 	%rd724, [%SP+3776];
	ld.f32 	%f879, [%rd724+4];
	ld.u64 	%rd725, [%SP+3792];
	ld.f32 	%f880, [%rd725];
	mul.f32 	%f881, %f879, %f880;
	ld.u64 	%rd726, [%SP+3792];
	ld.f32 	%f882, [%rd726+4];
	ld.u64 	%rd727, [%SP+3776];
	ld.f32 	%f883, [%rd727];
	mul.f32 	%f884, %f882, %f883;
	sub.f32 	%f885, %f881, %f884;
	mul.f32 	%f886, %f822, %f885;
	add.s64 	%rd728, %rd713, 24;
	st.f32 	[%rd728+4], %f886;
	.loc	20 150 5
	ld.u64 	%rd729, [%SP+3776];
	ld.f32 	%f887, [%rd729];
	ld.u64 	%rd730, [%SP+3784];
	ld.f32 	%f888, [%rd730+4];
	mul.f32 	%f889, %f887, %f888;
	ld.u64 	%rd731, [%SP+3784];
	ld.f32 	%f890, [%rd731];
	ld.u64 	%rd732, [%SP+3776];
	ld.f32 	%f891, [%rd732+4];
	mul.f32 	%f892, %f890, %f891;
	sub.f32 	%f893, %f889, %f892;
	mul.f32 	%f894, %f822, %f893;
	add.s64 	%rd733, %rd713, 24;
	st.f32 	[%rd733+8], %f894;
	.loc	20 152 17
	ld.u64 	%rd734, [%SP+3776];
	ld.f32 	%f895, [%rd734+12];
	st.f32 	[%SP+3836], %f895;
	ld.u64 	%rd735, [%SP+3784];
	ld.f32 	%f896, [%rd735+12];
	st.f32 	[%SP+3840], %f896;
	ld.u64 	%rd736, [%SP+3792];
	ld.f32 	%f897, [%rd736+12];
	st.f32 	[%SP+3844], %f897;
	.loc	20 154 5
	ld.f32 	%f898, [%SP+3800];
	ld.u64 	%rd737, [%SP+3776];
	st.f32 	[%rd737], %f898;
	.loc	20 155 5
	ld.f32 	%f899, [%SP+3804];
	ld.u64 	%rd738, [%SP+3776];
	st.f32 	[%rd738+4], %f899;
	.loc	20 156 5
	ld.f32 	%f900, [%SP+3808];
	ld.u64 	%rd739, [%SP+3776];
	st.f32 	[%rd739+8], %f900;
	.loc	20 157 5
	ld.f32 	%f901, [%SP+3800];
	neg.f32 	%f902, %f901;
	ld.f32 	%f903, [%SP+3836];
	mul.f32 	%f904, %f902, %f903;
	ld.f32 	%f905, [%SP+3804];
	ld.f32 	%f906, [%SP+3840];
	mul.f32 	%f907, %f905, %f906;
	sub.f32 	%f908, %f904, %f907;
	ld.f32 	%f909, [%SP+3808];
	ld.f32 	%f910, [%SP+3844];
	mul.f32 	%f911, %f909, %f910;
	sub.f32 	%f912, %f908, %f911;
	ld.u64 	%rd740, [%SP+3776];
	st.f32 	[%rd740+12], %f912;
	.loc	20 159 5
	ld.f32 	%f913, [%SP+3812];
	ld.u64 	%rd741, [%SP+3784];
	st.f32 	[%rd741], %f913;
	.loc	20 160 5
	add.s64 	%rd742, %rd713, 12;
	ld.f32 	%f914, [%rd742+4];
	ld.u64 	%rd743, [%SP+3784];
	st.f32 	[%rd743+4], %f914;
	.loc	20 161 5
	add.s64 	%rd744, %rd713, 12;
	ld.f32 	%f915, [%rd744+8];
	ld.u64 	%rd745, [%SP+3784];
	st.f32 	[%rd745+8], %f915;
	.loc	20 162 5
	ld.f32 	%f916, [%SP+3812];
	neg.f32 	%f917, %f916;
	ld.f32 	%f918, [%SP+3836];
	mul.f32 	%f919, %f917, %f918;
	add.s64 	%rd746, %rd713, 12;
	ld.f32 	%f920, [%rd746+4];
	ld.f32 	%f921, [%SP+3840];
	mul.f32 	%f922, %f920, %f921;
	sub.f32 	%f923, %f919, %f922;
	add.s64 	%rd747, %rd713, 12;
	ld.f32 	%f924, [%rd747+8];
	ld.f32 	%f925, [%SP+3844];
	mul.f32 	%f926, %f924, %f925;
	sub.f32 	%f927, %f923, %f926;
	ld.u64 	%rd748, [%SP+3784];
	st.f32 	[%rd748+12], %f927;
	.loc	20 164 5
	ld.f32 	%f928, [%SP+3824];
	ld.u64 	%rd749, [%SP+3792];
	st.f32 	[%rd749], %f928;
	.loc	20 165 5
	add.s64 	%rd750, %rd713, 24;
	ld.f32 	%f929, [%rd750+4];
	ld.u64 	%rd751, [%SP+3792];
	st.f32 	[%rd751+4], %f929;
	.loc	20 166 5
	add.s64 	%rd752, %rd713, 24;
	ld.f32 	%f930, [%rd752+8];
	ld.u64 	%rd753, [%SP+3792];
	st.f32 	[%rd753+8], %f930;
	.loc	20 167 5
	ld.f32 	%f931, [%SP+3824];
	neg.f32 	%f932, %f931;
	ld.f32 	%f933, [%SP+3836];
	mul.f32 	%f934, %f932, %f933;
	add.s64 	%rd754, %rd713, 24;
	ld.f32 	%f935, [%rd754+4];
	ld.f32 	%f936, [%SP+3840];
	mul.f32 	%f937, %f935, %f936;
	sub.f32 	%f938, %f934, %f937;
	add.s64 	%rd755, %rd713, 24;
	ld.f32 	%f939, [%rd755+8];
	ld.f32 	%f940, [%SP+3844];
	mul.f32 	%f941, %f939, %f940;
	sub.f32 	%f942, %f938, %f941;
	ld.u64 	%rd756, [%SP+3792];
	st.f32 	[%rd756+12], %f942;
$L__tmp6664:
	.loc	20 300 13
	bra.uni 	$L__BB26_64;

$L__BB26_64:
	bra.uni 	$L__BB26_89;
$L__tmp6665:

$L__BB26_65:
	.loc	20 302 10
	setp.eq.s32 	%p17, %r4, 4;
	mov.pred 	%p16, -1;
	mov.pred 	%p276, %p16;
	@%p17 bra 	$L__BB26_67;
	bra.uni 	$L__BB26_66;

$L__BB26_66:
	setp.eq.s32 	%p3, %r4, 1;
	mov.pred 	%p276, %p3;
	bra.uni 	$L__BB26_67;

$L__BB26_67:
	mov.pred 	%p4, %p276;
	not.pred 	%p18, %p4;
	@%p18 bra 	$L__BB26_87;
	bra.uni 	$L__BB26_68;

$L__BB26_68:
$L__tmp6666:
	.loc	20 306 9
	setp.eq.s32 	%p19, %r4, 4;
	not.pred 	%p20, %p19;
	@%p20 bra 	$L__BB26_73;
	bra.uni 	$L__BB26_69;

$L__BB26_69:
$L__tmp6667:
	.loc	20 308 13
	and.b16  	%rs5, %rs1, 255;
	setp.ne.s16 	%p23, %rs5, 0;
	not.pred 	%p24, %p23;
	@%p24 bra 	$L__BB26_71;
	bra.uni 	$L__BB26_70;

$L__BB26_70:
	.loc	20 0 13
	mov.b64 	%rd199, %rd4;
$L__tmp6668:
	.loc	20 308 45
	bra.uni	$L__tmp6669;
$L__tmp6669:
	.loc	17 935 5
	// begin inline asm
	call (%rd198), _optix_get_instance_transform_from_handle, (%rd199);
	// end inline asm
$L__tmp6670:
	.loc	20 308 45
	mov.u64 	%rd1803, %rd198;
$L__tmp6671:
	bra.uni 	$L__BB26_72;

$L__BB26_71:
	.loc	20 0 45
	mov.b64 	%rd197, %rd4;
$L__tmp6672:
	.loc	20 309 45
	bra.uni	$L__tmp6673;
$L__tmp6673:
	.loc	17 942 5
	// begin inline asm
	call (%rd196), _optix_get_instance_inverse_transform_from_handle, (%rd197);
	// end inline asm
$L__tmp6674:
	.loc	20 309 45
	mov.u64 	%rd1803, %rd196;
$L__tmp6675:
	bra.uni 	$L__BB26_72;

$L__BB26_72:
	mov.u64 	%rd30, %rd1803;
$L__tmp6676:
	mov.u64 	%rd1805, %rd30;
$L__tmp6677:
	bra.uni 	$L__BB26_77;
$L__tmp6678:

$L__BB26_73:
	.loc	20 0 45
	mov.b64 	%rd192, %rd4;
$L__tmp6679:
	.loc	20 313 55
	bra.uni	$L__tmp6680;
$L__tmp6680:
	.loc	17 900 5
	// begin inline asm
	call (%rd191), _optix_get_static_transform_from_handle, (%rd192);
	// end inline asm
$L__tmp6681:
	.loc	20 313 55
	mov.b64 	%rd193, %rd191;
	st.u64 	[%SP+5976], %rd193;
	.loc	20 314 13
	and.b16  	%rs4, %rs1, 255;
	setp.ne.s16 	%p21, %rs4, 0;
	not.pred 	%p22, %p21;
	@%p22 bra 	$L__BB26_75;
	bra.uni 	$L__BB26_74;

$L__BB26_74:
	ld.u64 	%rd195, [%SP+5976];
	add.s64 	%rd31, %rd195, 16;
	mov.u64 	%rd1804, %rd31;
	bra.uni 	$L__BB26_76;

$L__BB26_75:
	ld.u64 	%rd194, [%SP+5976];
	add.s64 	%rd32, %rd194, 64;
	mov.u64 	%rd1804, %rd32;
	bra.uni 	$L__BB26_76;

$L__BB26_76:
	mov.u64 	%rd33, %rd1804;
$L__tmp6682:
	mov.u64 	%rd1805, %rd33;
$L__tmp6683:
	bra.uni 	$L__BB26_77;
$L__tmp6684:

$L__BB26_77:
	.loc	20 317 9
	mov.u64 	%rd35, %rd1805;
$L__tmp6685:
	ld.u64 	%rd36, [%SP+5936];
	mov.b64 	%rd200, %rd35;
	st.u64 	[%SP+3744], %rd200;
	.loc	20 317 16
	bra.uni	$L__tmp6686;
$L__tmp6686:
	.loc	20 63 18
	mov.u32 	%r133, 0;
	mov.b32 	%r53, %r133;
$L__tmp6687:
	.loc	20 63 5
	mov.u32 	%r699, %r53;
$L__tmp6688:
	bra.uni 	$L__BB26_78;

$L__BB26_78:
	mov.u32 	%r54, %r699;
$L__tmp6689:
	cvt.s64.s32 	%rd201, %r54;
	setp.lt.u64 	%p25, %rd201, 16;
	not.pred 	%p26, %p25;
	@%p26 bra 	$L__BB26_80;
	bra.uni 	$L__BB26_79;

$L__BB26_79:
$L__tmp6690:
	.loc	20 64 9
	cvt.s64.s32 	%rd221, %r54;
	add.u64 	%rd222, %SP, 3760;
	add.s64 	%rd223, %rd222, %rd221;
	ld.u64 	%rd224, [%SP+3744];
	cvt.s64.s32 	%rd225, %r54;
	add.s64 	%rd219, %rd224, %rd225;
$L__tmp6691:
	.loc	20 64 40
	bra.uni	$L__tmp6692;
$L__tmp6692:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd218, %rd219;
	// end inline asm
$L__tmp6693:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r152,%r153,%r154,%r155}, [%rd218];
	// end inline asm
	st.u32 	[%SP+3728], %r152;
	st.u32 	[%SP+3732], %r153;
	st.u32 	[%SP+3736], %r154;
	st.u32 	[%SP+3740], %r155;
	.loc	20 56 5
	ld.u32 	%r156, [%SP+3728];
	ld.u32 	%r157, [%SP+3732];
	ld.u32 	%r158, [%SP+3736];
	ld.u32 	%r159, [%SP+3740];
$L__tmp6694:
	.loc	20 64 40
	st.u32 	[%rd223+12], %r159;
	st.u32 	[%rd223+8], %r158;
	st.u32 	[%rd223+4], %r157;
	st.u32 	[%rd223], %r156;
$L__tmp6695:
	.loc	20 63 42
	add.s32 	%r55, %r54, 16;
$L__tmp6696:
	mov.u32 	%r699, %r55;
$L__tmp6697:
	bra.uni 	$L__BB26_78;
$L__tmp6698:

$L__BB26_80:
	.loc	20 65 5
	ld.f32 	%f104, [%SP+3760];
	ld.f32 	%f105, [%SP+3764];
	ld.f32 	%f106, [%SP+3768];
	ld.f32 	%f107, [%SP+3772];
$L__tmp6699:
	.loc	20 317 16
	st.f32 	[%rd36+12], %f107;
	st.f32 	[%rd36+8], %f106;
	st.f32 	[%rd36+4], %f105;
	st.f32 	[%rd36], %f104;
	.loc	20 318 9
	ld.u64 	%rd37, [%SP+5944];
	add.s64 	%rd38, %rd35, 16;
$L__tmp6700:
	.loc	20 318 16
	bra.uni	$L__tmp6701;
$L__tmp6701:
	.loc	20 63 18
	mov.u32 	%r134, 0;
	mov.b32 	%r56, %r134;
$L__tmp6702:
	.loc	20 63 5
	mov.u32 	%r700, %r56;
$L__tmp6703:
	bra.uni 	$L__BB26_81;

$L__BB26_81:
	mov.u32 	%r57, %r700;
$L__tmp6704:
	cvt.s64.s32 	%rd202, %r57;
	setp.lt.u64 	%p27, %rd202, 16;
	not.pred 	%p28, %p27;
	@%p28 bra 	$L__BB26_83;
	bra.uni 	$L__BB26_82;

$L__BB26_82:
$L__tmp6705:
	.loc	20 64 9
	cvt.s64.s32 	%rd214, %r57;
	add.u64 	%rd215, %SP, 3712;
	add.s64 	%rd216, %rd215, %rd214;
	cvt.s64.s32 	%rd217, %r57;
	add.s64 	%rd212, %rd38, %rd217;
$L__tmp6706:
	.loc	20 64 40
	bra.uni	$L__tmp6707;
$L__tmp6707:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd211, %rd212;
	// end inline asm
$L__tmp6708:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r144,%r145,%r146,%r147}, [%rd211];
	// end inline asm
	st.u32 	[%SP+3696], %r144;
	st.u32 	[%SP+3700], %r145;
	st.u32 	[%SP+3704], %r146;
	st.u32 	[%SP+3708], %r147;
	.loc	20 56 5
	ld.u32 	%r148, [%SP+3696];
	ld.u32 	%r149, [%SP+3700];
	ld.u32 	%r150, [%SP+3704];
	ld.u32 	%r151, [%SP+3708];
$L__tmp6709:
	.loc	20 64 40
	st.u32 	[%rd216+12], %r151;
	st.u32 	[%rd216+8], %r150;
	st.u32 	[%rd216+4], %r149;
	st.u32 	[%rd216], %r148;
$L__tmp6710:
	.loc	20 63 42
	add.s32 	%r58, %r57, 16;
$L__tmp6711:
	mov.u32 	%r700, %r58;
$L__tmp6712:
	bra.uni 	$L__BB26_81;
$L__tmp6713:

$L__BB26_83:
	.loc	20 65 5
	ld.f32 	%f108, [%SP+3712];
	ld.f32 	%f109, [%SP+3716];
	ld.f32 	%f110, [%SP+3720];
	ld.f32 	%f111, [%SP+3724];
$L__tmp6714:
	.loc	20 318 16
	st.f32 	[%rd37+12], %f111;
	st.f32 	[%rd37+8], %f110;
	st.f32 	[%rd37+4], %f109;
	st.f32 	[%rd37], %f108;
	.loc	20 319 9
	ld.u64 	%rd39, [%SP+5952];
	add.s64 	%rd40, %rd35, 32;
$L__tmp6715:
	.loc	20 319 16
	bra.uni	$L__tmp6716;
$L__tmp6716:
	.loc	20 63 18
	mov.u32 	%r135, 0;
	mov.b32 	%r59, %r135;
$L__tmp6717:
	.loc	20 63 5
	mov.u32 	%r701, %r59;
$L__tmp6718:
	bra.uni 	$L__BB26_84;

$L__BB26_84:
	mov.u32 	%r60, %r701;
$L__tmp6719:
	cvt.s64.s32 	%rd203, %r60;
	setp.lt.u64 	%p29, %rd203, 16;
	not.pred 	%p30, %p29;
	@%p30 bra 	$L__BB26_86;
	bra.uni 	$L__BB26_85;

$L__BB26_85:
$L__tmp6720:
	.loc	20 64 9
	cvt.s64.s32 	%rd207, %r60;
	add.u64 	%rd208, %SP, 3680;
	add.s64 	%rd209, %rd208, %rd207;
	cvt.s64.s32 	%rd210, %r60;
	add.s64 	%rd205, %rd40, %rd210;
$L__tmp6721:
	.loc	20 64 40
	bra.uni	$L__tmp6722;
$L__tmp6722:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd204, %rd205;
	// end inline asm
$L__tmp6723:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r136,%r137,%r138,%r139}, [%rd204];
	// end inline asm
	st.u32 	[%SP+3664], %r136;
	st.u32 	[%SP+3668], %r137;
	st.u32 	[%SP+3672], %r138;
	st.u32 	[%SP+3676], %r139;
	.loc	20 56 5
	ld.u32 	%r140, [%SP+3664];
	ld.u32 	%r141, [%SP+3668];
	ld.u32 	%r142, [%SP+3672];
	ld.u32 	%r143, [%SP+3676];
$L__tmp6724:
	.loc	20 64 40
	st.u32 	[%rd209+12], %r143;
	st.u32 	[%rd209+8], %r142;
	st.u32 	[%rd209+4], %r141;
	st.u32 	[%rd209], %r140;
$L__tmp6725:
	.loc	20 63 42
	add.s32 	%r61, %r60, 16;
$L__tmp6726:
	mov.u32 	%r701, %r61;
$L__tmp6727:
	bra.uni 	$L__BB26_84;
$L__tmp6728:

$L__BB26_86:
	.loc	20 65 5
	ld.f32 	%f112, [%SP+3680];
	ld.f32 	%f113, [%SP+3684];
	ld.f32 	%f114, [%SP+3688];
	ld.f32 	%f115, [%SP+3692];
$L__tmp6729:
	.loc	20 319 16
	st.f32 	[%rd39+12], %f115;
	st.f32 	[%rd39+8], %f114;
	st.f32 	[%rd39+4], %f113;
	st.f32 	[%rd39], %f112;
	bra.uni 	$L__BB26_88;
$L__tmp6730:

$L__BB26_87:
	.loc	20 323 9
	ld.u64 	%rd188, [%SP+5936];
	mov.f32 	%f102, 0f00000000;
	st.f32 	[%rd188+12], %f102;
	st.f32 	[%rd188+8], %f102;
	st.f32 	[%rd188+4], %f102;
	mov.f32 	%f103, 0f3F800000;
	st.f32 	[%rd188], %f103;
	.loc	20 324 9
	ld.u64 	%rd189, [%SP+5944];
	st.f32 	[%rd189+12], %f102;
	st.f32 	[%rd189+8], %f102;
	st.f32 	[%rd189+4], %f103;
	st.f32 	[%rd189], %f102;
	.loc	20 325 9
	ld.u64 	%rd190, [%SP+5952];
	st.f32 	[%rd190+12], %f102;
	st.f32 	[%rd190+8], %f103;
	st.f32 	[%rd190+4], %f102;
	st.f32 	[%rd190], %f102;
	bra.uni 	$L__BB26_88;

$L__BB26_88:
	bra.uni 	$L__BB26_89;
$L__tmp6731:

$L__BB26_89:
	.loc	20 343 9
	setp.eq.s32 	%p72, %r3, 0;
	not.pred 	%p73, %p72;
	@%p73 bra 	$L__BB26_91;
	bra.uni 	$L__BB26_90;

$L__BB26_90:
$L__tmp6732:
	.loc	20 345 13
	ld.u64 	%rd763, [%SP+5984];
	ld.v4.u32 	{%r286, %r287, %r288, %r289}, [%SP+6016];
	st.v4.u32 	[%rd763], {%r286, %r287, %r288, %r289};
	.loc	20 346 13
	ld.u64 	%rd764, [%SP+5992];
	ld.v4.u32 	{%r294, %r295, %r296, %r297}, [%SP+6032];
	st.v4.u32 	[%rd764], {%r294, %r295, %r296, %r297};
	.loc	20 347 13
	ld.u64 	%rd765, [%SP+6000];
	ld.v4.u32 	{%r302, %r303, %r304, %r305}, [%SP+6048];
	st.v4.u32 	[%rd765], {%r302, %r303, %r304, %r305};
	bra.uni 	$L__BB26_92;
$L__tmp6733:

$L__BB26_91:
	.loc	20 352 25
	ld.u64 	%rd757, [%SP+5984];
	ld.v4.u32 	{%r262, %r263, %r264, %r265}, [%rd757];
	st.v4.u32 	[%SP+6064], {%r262, %r263, %r264, %r265};
	.loc	20 352 36
	ld.u64 	%rd758, [%SP+5992];
	ld.v4.u32 	{%r270, %r271, %r272, %r273}, [%rd758];
	st.v4.u32 	[%SP+6080], {%r270, %r271, %r272, %r273};
	.loc	20 352 47
	ld.u64 	%rd759, [%SP+6000];
	ld.v4.u32 	{%r278, %r279, %r280, %r281}, [%rd759];
	st.v4.u32 	[%SP+6096], {%r278, %r279, %r280, %r281};
	.loc	20 353 13
	ld.u64 	%rd760, [%SP+5984];
	ld.f32 	%f943, [%SP+6016];
	ld.f32 	%f944, [%SP+6020];
	ld.f32 	%f945, [%SP+6024];
	ld.f32 	%f946, [%SP+6028];
	ld.f32 	%f947, [%SP+6064];
	ld.f32 	%f948, [%SP+6068];
	ld.f32 	%f949, [%SP+6072];
	ld.f32 	%f950, [%SP+6076];
	ld.f32 	%f951, [%SP+6080];
	ld.f32 	%f952, [%SP+6084];
	ld.f32 	%f953, [%SP+6088];
	ld.f32 	%f954, [%SP+6092];
	ld.f32 	%f955, [%SP+6096];
	ld.f32 	%f956, [%SP+6100];
	ld.f32 	%f957, [%SP+6104];
	ld.f32 	%f958, [%SP+6108];
	st.f32 	[%SP+3596], %f946;
	st.f32 	[%SP+3592], %f945;
	st.f32 	[%SP+3588], %f944;
	st.f32 	[%SP+3584], %f943;
	st.f32 	[%SP+3612], %f950;
	st.f32 	[%SP+3608], %f949;
	st.f32 	[%SP+3604], %f948;
	st.f32 	[%SP+3600], %f947;
	st.f32 	[%SP+3628], %f954;
	st.f32 	[%SP+3624], %f953;
	st.f32 	[%SP+3620], %f952;
	st.f32 	[%SP+3616], %f951;
	st.f32 	[%SP+3644], %f958;
	st.f32 	[%SP+3640], %f957;
	st.f32 	[%SP+3636], %f956;
	st.f32 	[%SP+3632], %f955;
	.loc	20 353 18
	bra.uni	$L__tmp6734;
$L__tmp6734:
	.loc	20 73 5
	ld.f32 	%f959, [%SP+3584];
	ld.f32 	%f960, [%SP+3600];
	mul.f32 	%f961, %f959, %f960;
	ld.f32 	%f962, [%SP+3588];
	ld.f32 	%f963, [%SP+3616];
	mul.f32 	%f964, %f962, %f963;
	add.f32 	%f965, %f961, %f964;
	ld.f32 	%f966, [%SP+3592];
	ld.f32 	%f967, [%SP+3632];
	mul.f32 	%f968, %f966, %f967;
	add.f32 	%f969, %f965, %f968;
	st.f32 	[%SP+3648], %f969;
	.loc	20 74 5
	ld.f32 	%f970, [%SP+3584];
	ld.f32 	%f971, [%SP+3604];
	mul.f32 	%f972, %f970, %f971;
	ld.f32 	%f973, [%SP+3588];
	ld.f32 	%f974, [%SP+3620];
	mul.f32 	%f975, %f973, %f974;
	add.f32 	%f976, %f972, %f975;
	ld.f32 	%f977, [%SP+3592];
	ld.f32 	%f978, [%SP+3636];
	mul.f32 	%f979, %f977, %f978;
	add.f32 	%f980, %f976, %f979;
	st.f32 	[%SP+3652], %f980;
	.loc	20 75 5
	ld.f32 	%f981, [%SP+3584];
	ld.f32 	%f982, [%SP+3608];
	mul.f32 	%f983, %f981, %f982;
	ld.f32 	%f984, [%SP+3588];
	ld.f32 	%f985, [%SP+3624];
	mul.f32 	%f986, %f984, %f985;
	add.f32 	%f987, %f983, %f986;
	ld.f32 	%f988, [%SP+3592];
	ld.f32 	%f989, [%SP+3640];
	mul.f32 	%f990, %f988, %f989;
	add.f32 	%f991, %f987, %f990;
	st.f32 	[%SP+3656], %f991;
	.loc	20 76 5
	ld.f32 	%f992, [%SP+3584];
	ld.f32 	%f993, [%SP+3612];
	mul.f32 	%f994, %f992, %f993;
	ld.f32 	%f995, [%SP+3588];
	ld.f32 	%f996, [%SP+3628];
	mul.f32 	%f997, %f995, %f996;
	add.f32 	%f998, %f994, %f997;
	ld.f32 	%f999, [%SP+3592];
	ld.f32 	%f1000, [%SP+3644];
	mul.f32 	%f1001, %f999, %f1000;
	add.f32 	%f1002, %f998, %f1001;
	ld.f32 	%f1003, [%SP+3596];
	add.f32 	%f1004, %f1002, %f1003;
	st.f32 	[%SP+3660], %f1004;
	.loc	20 78 5
	ld.f32 	%f1005, [%SP+3648];
	ld.f32 	%f1006, [%SP+3652];
	ld.f32 	%f1007, [%SP+3656];
	ld.f32 	%f1008, [%SP+3660];
$L__tmp6735:
	.loc	20 353 18
	st.f32 	[%rd760+12], %f1008;
	st.f32 	[%rd760+8], %f1007;
	st.f32 	[%rd760+4], %f1006;
	st.f32 	[%rd760], %f1005;
	.loc	20 354 13
	ld.u64 	%rd761, [%SP+5992];
	ld.f32 	%f1009, [%SP+6032];
	ld.f32 	%f1010, [%SP+6036];
	ld.f32 	%f1011, [%SP+6040];
	ld.f32 	%f1012, [%SP+6044];
	ld.f32 	%f1013, [%SP+6064];
	ld.f32 	%f1014, [%SP+6068];
	ld.f32 	%f1015, [%SP+6072];
	ld.f32 	%f1016, [%SP+6076];
	ld.f32 	%f1017, [%SP+6080];
	ld.f32 	%f1018, [%SP+6084];
	ld.f32 	%f1019, [%SP+6088];
	ld.f32 	%f1020, [%SP+6092];
	ld.f32 	%f1021, [%SP+6096];
	ld.f32 	%f1022, [%SP+6100];
	ld.f32 	%f1023, [%SP+6104];
	ld.f32 	%f1024, [%SP+6108];
	st.f32 	[%SP+3516], %f1012;
	st.f32 	[%SP+3512], %f1011;
	st.f32 	[%SP+3508], %f1010;
	st.f32 	[%SP+3504], %f1009;
	st.f32 	[%SP+3532], %f1016;
	st.f32 	[%SP+3528], %f1015;
	st.f32 	[%SP+3524], %f1014;
	st.f32 	[%SP+3520], %f1013;
	st.f32 	[%SP+3548], %f1020;
	st.f32 	[%SP+3544], %f1019;
	st.f32 	[%SP+3540], %f1018;
	st.f32 	[%SP+3536], %f1017;
	st.f32 	[%SP+3564], %f1024;
	st.f32 	[%SP+3560], %f1023;
	st.f32 	[%SP+3556], %f1022;
	st.f32 	[%SP+3552], %f1021;
	.loc	20 354 18
	bra.uni	$L__tmp6736;
$L__tmp6736:
	.loc	20 73 5
	ld.f32 	%f1025, [%SP+3504];
	ld.f32 	%f1026, [%SP+3520];
	mul.f32 	%f1027, %f1025, %f1026;
	ld.f32 	%f1028, [%SP+3508];
	ld.f32 	%f1029, [%SP+3536];
	mul.f32 	%f1030, %f1028, %f1029;
	add.f32 	%f1031, %f1027, %f1030;
	ld.f32 	%f1032, [%SP+3512];
	ld.f32 	%f1033, [%SP+3552];
	mul.f32 	%f1034, %f1032, %f1033;
	add.f32 	%f1035, %f1031, %f1034;
	st.f32 	[%SP+3568], %f1035;
	.loc	20 74 5
	ld.f32 	%f1036, [%SP+3504];
	ld.f32 	%f1037, [%SP+3524];
	mul.f32 	%f1038, %f1036, %f1037;
	ld.f32 	%f1039, [%SP+3508];
	ld.f32 	%f1040, [%SP+3540];
	mul.f32 	%f1041, %f1039, %f1040;
	add.f32 	%f1042, %f1038, %f1041;
	ld.f32 	%f1043, [%SP+3512];
	ld.f32 	%f1044, [%SP+3556];
	mul.f32 	%f1045, %f1043, %f1044;
	add.f32 	%f1046, %f1042, %f1045;
	st.f32 	[%SP+3572], %f1046;
	.loc	20 75 5
	ld.f32 	%f1047, [%SP+3504];
	ld.f32 	%f1048, [%SP+3528];
	mul.f32 	%f1049, %f1047, %f1048;
	ld.f32 	%f1050, [%SP+3508];
	ld.f32 	%f1051, [%SP+3544];
	mul.f32 	%f1052, %f1050, %f1051;
	add.f32 	%f1053, %f1049, %f1052;
	ld.f32 	%f1054, [%SP+3512];
	ld.f32 	%f1055, [%SP+3560];
	mul.f32 	%f1056, %f1054, %f1055;
	add.f32 	%f1057, %f1053, %f1056;
	st.f32 	[%SP+3576], %f1057;
	.loc	20 76 5
	ld.f32 	%f1058, [%SP+3504];
	ld.f32 	%f1059, [%SP+3532];
	mul.f32 	%f1060, %f1058, %f1059;
	ld.f32 	%f1061, [%SP+3508];
	ld.f32 	%f1062, [%SP+3548];
	mul.f32 	%f1063, %f1061, %f1062;
	add.f32 	%f1064, %f1060, %f1063;
	ld.f32 	%f1065, [%SP+3512];
	ld.f32 	%f1066, [%SP+3564];
	mul.f32 	%f1067, %f1065, %f1066;
	add.f32 	%f1068, %f1064, %f1067;
	ld.f32 	%f1069, [%SP+3516];
	add.f32 	%f1070, %f1068, %f1069;
	st.f32 	[%SP+3580], %f1070;
	.loc	20 78 5
	ld.f32 	%f1071, [%SP+3568];
	ld.f32 	%f1072, [%SP+3572];
	ld.f32 	%f1073, [%SP+3576];
	ld.f32 	%f1074, [%SP+3580];
$L__tmp6737:
	.loc	20 354 18
	st.f32 	[%rd761+12], %f1074;
	st.f32 	[%rd761+8], %f1073;
	st.f32 	[%rd761+4], %f1072;
	st.f32 	[%rd761], %f1071;
	.loc	20 355 13
	ld.u64 	%rd762, [%SP+6000];
	ld.f32 	%f1075, [%SP+6048];
	ld.f32 	%f1076, [%SP+6052];
	ld.f32 	%f1077, [%SP+6056];
	ld.f32 	%f1078, [%SP+6060];
	ld.f32 	%f1079, [%SP+6064];
	ld.f32 	%f1080, [%SP+6068];
	ld.f32 	%f1081, [%SP+6072];
	ld.f32 	%f1082, [%SP+6076];
	ld.f32 	%f1083, [%SP+6080];
	ld.f32 	%f1084, [%SP+6084];
	ld.f32 	%f1085, [%SP+6088];
	ld.f32 	%f1086, [%SP+6092];
	ld.f32 	%f1087, [%SP+6096];
	ld.f32 	%f1088, [%SP+6100];
	ld.f32 	%f1089, [%SP+6104];
	ld.f32 	%f1090, [%SP+6108];
	st.f32 	[%SP+3436], %f1078;
	st.f32 	[%SP+3432], %f1077;
	st.f32 	[%SP+3428], %f1076;
	st.f32 	[%SP+3424], %f1075;
	st.f32 	[%SP+3452], %f1082;
	st.f32 	[%SP+3448], %f1081;
	st.f32 	[%SP+3444], %f1080;
	st.f32 	[%SP+3440], %f1079;
	st.f32 	[%SP+3468], %f1086;
	st.f32 	[%SP+3464], %f1085;
	st.f32 	[%SP+3460], %f1084;
	st.f32 	[%SP+3456], %f1083;
	st.f32 	[%SP+3484], %f1090;
	st.f32 	[%SP+3480], %f1089;
	st.f32 	[%SP+3476], %f1088;
	st.f32 	[%SP+3472], %f1087;
	.loc	20 355 18
	bra.uni	$L__tmp6738;
$L__tmp6738:
	.loc	20 73 5
	ld.f32 	%f1091, [%SP+3424];
	ld.f32 	%f1092, [%SP+3440];
	mul.f32 	%f1093, %f1091, %f1092;
	ld.f32 	%f1094, [%SP+3428];
	ld.f32 	%f1095, [%SP+3456];
	mul.f32 	%f1096, %f1094, %f1095;
	add.f32 	%f1097, %f1093, %f1096;
	ld.f32 	%f1098, [%SP+3432];
	ld.f32 	%f1099, [%SP+3472];
	mul.f32 	%f1100, %f1098, %f1099;
	add.f32 	%f1101, %f1097, %f1100;
	st.f32 	[%SP+3488], %f1101;
	.loc	20 74 5
	ld.f32 	%f1102, [%SP+3424];
	ld.f32 	%f1103, [%SP+3444];
	mul.f32 	%f1104, %f1102, %f1103;
	ld.f32 	%f1105, [%SP+3428];
	ld.f32 	%f1106, [%SP+3460];
	mul.f32 	%f1107, %f1105, %f1106;
	add.f32 	%f1108, %f1104, %f1107;
	ld.f32 	%f1109, [%SP+3432];
	ld.f32 	%f1110, [%SP+3476];
	mul.f32 	%f1111, %f1109, %f1110;
	add.f32 	%f1112, %f1108, %f1111;
	st.f32 	[%SP+3492], %f1112;
	.loc	20 75 5
	ld.f32 	%f1113, [%SP+3424];
	ld.f32 	%f1114, [%SP+3448];
	mul.f32 	%f1115, %f1113, %f1114;
	ld.f32 	%f1116, [%SP+3428];
	ld.f32 	%f1117, [%SP+3464];
	mul.f32 	%f1118, %f1116, %f1117;
	add.f32 	%f1119, %f1115, %f1118;
	ld.f32 	%f1120, [%SP+3432];
	ld.f32 	%f1121, [%SP+3480];
	mul.f32 	%f1122, %f1120, %f1121;
	add.f32 	%f1123, %f1119, %f1122;
	st.f32 	[%SP+3496], %f1123;
	.loc	20 76 5
	ld.f32 	%f1124, [%SP+3424];
	ld.f32 	%f1125, [%SP+3452];
	mul.f32 	%f1126, %f1124, %f1125;
	ld.f32 	%f1127, [%SP+3428];
	ld.f32 	%f1128, [%SP+3468];
	mul.f32 	%f1129, %f1127, %f1128;
	add.f32 	%f1130, %f1126, %f1129;
	ld.f32 	%f1131, [%SP+3432];
	ld.f32 	%f1132, [%SP+3484];
	mul.f32 	%f1133, %f1131, %f1132;
	add.f32 	%f1134, %f1130, %f1133;
	ld.f32 	%f1135, [%SP+3436];
	add.f32 	%f1136, %f1134, %f1135;
	st.f32 	[%SP+3500], %f1136;
	.loc	20 78 5
	ld.f32 	%f1137, [%SP+3488];
	ld.f32 	%f1138, [%SP+3492];
	ld.f32 	%f1139, [%SP+3496];
	ld.f32 	%f1140, [%SP+3500];
$L__tmp6739:
	.loc	20 355 18
	st.f32 	[%rd762+12], %f1140;
	st.f32 	[%rd762+8], %f1139;
	st.f32 	[%rd762+4], %f1138;
	st.f32 	[%rd762], %f1137;
	bra.uni 	$L__BB26_92;
$L__tmp6740:

$L__BB26_92:
	.loc	20 336 40
	add.s32 	%r62, %r3, 1;
$L__tmp6741:
	mov.u32 	%r682, %r62;
$L__tmp6742:
	bra.uni 	$L__BB26_3;
$L__tmp6743:

$L__BB26_93:
	.loc	20 0 40
	add.u64 	%rd149, %SP, 6128;
	mov.b64 	%rd150, %rd149;
	st.u64 	[%SP+3376], %rd150;
	add.u64 	%rd151, %SP, 6144;
	mov.b64 	%rd152, %rd151;
	st.u64 	[%SP+3384], %rd152;
	add.u64 	%rd153, %SP, 6160;
	mov.b64 	%rd154, %rd153;
	st.u64 	[%SP+3392], %rd154;
	add.u64 	%rd155, %SP, 6112;
	mov.b64 	%rd156, %rd155;
	st.u64 	[%SP+3400], %rd156;
	.loc	17 823 12
	bra.uni	$L__tmp6744;
$L__tmp6744:
	.loc	20 395 5
	ld.u64 	%rd157, [%SP+3376];
	ld.f32 	%f63, [%rd157];
	ld.u64 	%rd158, [%SP+3400];
	ld.f32 	%f64, [%rd158];
	mul.f32 	%f65, %f63, %f64;
	ld.u64 	%rd159, [%SP+3376];
	ld.f32 	%f66, [%rd159+4];
	ld.u64 	%rd160, [%SP+3400];
	ld.f32 	%f67, [%rd160+4];
	mul.f32 	%f68, %f66, %f67;
	add.f32 	%f69, %f65, %f68;
	ld.u64 	%rd161, [%SP+3376];
	ld.f32 	%f70, [%rd161+8];
	ld.u64 	%rd162, [%SP+3400];
	ld.f32 	%f71, [%rd162+8];
	mul.f32 	%f72, %f70, %f71;
	add.f32 	%f73, %f69, %f72;
	ld.u64 	%rd163, [%SP+3376];
	ld.f32 	%f74, [%rd163+12];
	add.f32 	%f75, %f73, %f74;
	st.f32 	[%SP+3408], %f75;
	.loc	20 396 5
	ld.u64 	%rd164, [%SP+3384];
	ld.f32 	%f76, [%rd164];
	ld.u64 	%rd165, [%SP+3400];
	ld.f32 	%f77, [%rd165];
	mul.f32 	%f78, %f76, %f77;
	ld.u64 	%rd166, [%SP+3384];
	ld.f32 	%f79, [%rd166+4];
	ld.u64 	%rd167, [%SP+3400];
	ld.f32 	%f80, [%rd167+4];
	mul.f32 	%f81, %f79, %f80;
	add.f32 	%f82, %f78, %f81;
	ld.u64 	%rd168, [%SP+3384];
	ld.f32 	%f83, [%rd168+8];
	ld.u64 	%rd169, [%SP+3400];
	ld.f32 	%f84, [%rd169+8];
	mul.f32 	%f85, %f83, %f84;
	add.f32 	%f86, %f82, %f85;
	ld.u64 	%rd170, [%SP+3384];
	ld.f32 	%f87, [%rd170+12];
	add.f32 	%f88, %f86, %f87;
	st.f32 	[%SP+3412], %f88;
	.loc	20 397 5
	ld.u64 	%rd171, [%SP+3392];
	ld.f32 	%f89, [%rd171];
	ld.u64 	%rd172, [%SP+3400];
	ld.f32 	%f90, [%rd172];
	mul.f32 	%f91, %f89, %f90;
	ld.u64 	%rd173, [%SP+3392];
	ld.f32 	%f92, [%rd173+4];
	ld.u64 	%rd174, [%SP+3400];
	ld.f32 	%f93, [%rd174+4];
	mul.f32 	%f94, %f92, %f93;
	add.f32 	%f95, %f91, %f94;
	ld.u64 	%rd175, [%SP+3392];
	ld.f32 	%f96, [%rd175+8];
	ld.u64 	%rd176, [%SP+3400];
	ld.f32 	%f97, [%rd176+8];
	mul.f32 	%f98, %f96, %f97;
	add.f32 	%f99, %f95, %f98;
	ld.u64 	%rd177, [%SP+3392];
	ld.f32 	%f100, [%rd177+12];
	add.f32 	%f101, %f99, %f100;
	st.f32 	[%SP+3416], %f101;
	.loc	20 398 5
	ld.f32 	%f14, [%SP+3416];
	ld.f32 	%f13, [%SP+3412];
	ld.f32 	%f12, [%SP+3408];
$L__tmp6745:
	.loc	17 823 5
	mov.f32 	%f2338, %f12;
	mov.f32 	%f2339, %f13;
	mov.f32 	%f2340, %f14;
	bra.uni 	$L__BB26_94;

$L__BB26_94:
	mov.f32 	%f17, %f2340;
	mov.f32 	%f16, %f2339;
	mov.f32 	%f15, %f2338;
$L__tmp6746:
	.loc	10 28 27
	st.f32 	[%SP+6184], %f15;
	st.f32 	[%SP+6188], %f16;
	st.f32 	[%SP+6192], %f17;
	add.u64 	%rd817, %SP, 6184;
	mov.b64 	%rd818, %rd817;
	st.u64 	[%SP+3352], %rd818;
	.loc	10 28 13
	bra.uni	$L__tmp6747;
$L__tmp6747:
	.loc	3 260 5
	ld.u64 	%rd819, [%SP+3352];
	ld.f32 	%f1144, [%rd819];
	ld.u64 	%rd820, [%SP+3352];
	ld.f32 	%f1145, [%rd820+4];
	ld.u64 	%rd821, [%SP+3352];
	ld.f32 	%f1146, [%rd821+8];
	add.u64 	%rd822, %SP, 3360;
	mov.b64 	%rd823, %rd822;
	st.u64 	[%SP+3344], %rd823;
	mov.f32 	%f1147, %f1144;
$L__tmp6748:
	.loc	3 0 5
	mov.f32 	%f1148, %f1145;
$L__tmp6749:
	mov.f32 	%f1149, %f1146;
$L__tmp6750:
	.loc	3 260 5
	bra.uni	$L__tmp6751;
$L__tmp6751:
	.loc	3 56 9
	ld.u64 	%rd824, [%SP+3344];
	st.f32 	[%rd824], %f1147;
	.loc	3 56 20
	ld.u64 	%rd825, [%SP+3344];
	st.f32 	[%rd825+4], %f1148;
	.loc	3 56 31
	ld.u64 	%rd826, [%SP+3344];
	st.f32 	[%rd826+8], %f1149;
$L__tmp6752:
	.loc	3 260 5
	ld.f32 	%f1150, [%SP+3360];
	ld.f32 	%f1151, [%SP+3364];
	ld.f32 	%f1152, [%SP+3368];
	ld.f32 	%f1153, [%SP+3372];
$L__tmp6753:
	.loc	10 28 13
	st.f32 	[%rd3+12], %f1153;
	st.f32 	[%rd3+8], %f1152;
	st.f32 	[%rd3+4], %f1151;
	st.f32 	[%rd3], %f1150;
	add.u64 	%rd827, %SP, 6240;
	.loc	10 29 5
	add.s64 	%rd41, %rd827, 16;
	.loc	10 29 70
	bra.uni	$L__tmp6754;
$L__tmp6754:
	.loc	17 559 5
	// begin inline asm
	call (%f1141), _optix_get_world_ray_direction_x, ();
	// end inline asm
$L__tmp6755:
	.loc	17 560 5
	// begin inline asm
	call (%f1142), _optix_get_world_ray_direction_y, ();
	// end inline asm
$L__tmp6756:
	.loc	17 561 5
	// begin inline asm
	call (%f1143), _optix_get_world_ray_direction_z, ();
	// end inline asm
$L__tmp6757:
	.loc	17 562 12
	{ // callseq 431, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1141;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1142;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1143;
	.param .align 4 .b8 retval0[12];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float3Efff, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32 	%f1154, [retval0+0];
	ld.param.f32 	%f1155, [retval0+4];
	ld.param.f32 	%f1156, [retval0+8];
	} // callseq 431
	st.f32 	[%SP+3288], %f1156;
	st.f32 	[%SP+3284], %f1155;
	st.f32 	[%SP+3280], %f1154;
$L__tmp6758:
	.loc	17 828 9
	bra.uni	$L__tmp6759;
$L__tmp6759:
	.loc	17 879 5
	// begin inline asm
	call (%r366), _optix_get_transform_list_size, ();
	// end inline asm
$L__tmp6760:
	.loc	17 880 5
	mov.b32 	%r367, %r366;
$L__tmp6761:
	.loc	17 828 9
	setp.eq.s32 	%p74, %r367, 0;
	not.pred 	%p75, %p74;
	@%p75 bra 	$L__BB26_96;
	bra.uni 	$L__BB26_95;

$L__BB26_95:
	.loc	10 29 27
	bra.uni	$L__tmp6762;
$L__tmp6762:
	.loc	17 829 9
	ld.f32 	%f20, [%SP+3288];
	ld.f32 	%f19, [%SP+3284];
	ld.f32 	%f18, [%SP+3280];
	mov.f32 	%f2341, %f18;
	mov.f32 	%f2342, %f19;
	mov.f32 	%f2343, %f20;
	bra.uni 	$L__BB26_188;
$L__tmp6763:

$L__BB26_96:
	.loc	17 0 9
	add.u64 	%rd828, %SP, 3296;
	mov.b64 	%rd829, %rd828;
	st.u64 	[%SP+3152], %rd829;
	add.u64 	%rd830, %SP, 3312;
	mov.b64 	%rd831, %rd830;
	st.u64 	[%SP+3160], %rd831;
	add.u64 	%rd832, %SP, 3328;
	mov.b64 	%rd833, %rd832;
	st.u64 	[%SP+3168], %rd833;
	.loc	20 332 31
	bra.uni	$L__tmp6764;
$L__tmp6764:
	.loc	17 879 5
	// begin inline asm
	call (%r368), _optix_get_transform_list_size, ();
	// end inline asm
$L__tmp6765:
	.loc	17 880 5
	mov.b32 	%r369, %r368;
$L__tmp6766:
	.loc	20 332 31
	mov.b32 	%r63, %r369;
$L__tmp6767:
	.loc	20 333 24
	bra.uni	$L__tmp6768;
$L__tmp6768:
	.loc	17 600 5
	// begin inline asm
	call (%f1157), _optix_get_ray_time, ();
	// end inline asm
$L__tmp6769:
	.loc	17 601 5
	mov.f32 	%f1158, %f1157;
$L__tmp6770:
	.loc	20 333 24
	mov.f32 	%f21, %f1158;
$L__tmp6771:
	.loc	17 832 5
	bra.uni	$L__tmp6772;
$L__tmp6772:
	.loc	20 336 25
	mov.u32 	%r370, 0;
	mov.b32 	%r64, %r370;
$L__tmp6773:
	.loc	20 336 5
	mov.u32 	%r702, %r64;
$L__tmp6774:
	bra.uni 	$L__BB26_97;

$L__BB26_97:
	mov.u32 	%r65, %r702;
$L__tmp6775:
	setp.lt.u32 	%p76, %r65, %r63;
	not.pred 	%p77, %p76;
	@%p77 bra 	$L__BB26_187;
	bra.uni 	$L__BB26_98;

$L__BB26_98:
	.loc	20 0 5
	mov.b32 	%r371, %r65;
$L__tmp6776:
	.loc	20 338 41
	bra.uni	$L__tmp6777;
$L__tmp6777:
	.loc	17 886 5
	// begin inline asm
	call (%rd860), _optix_get_transform_list_handle, (%r371);
	// end inline asm
$L__tmp6778:
	.loc	17 887 5
	mov.b64 	%rd862, %rd860;
$L__tmp6779:
	.loc	20 338 41
	mov.b64 	%rd863, %rd862;
$L__tmp6780:
	.loc	20 0 41
	add.u64 	%rd864, %SP, 3184;
	mov.b64 	%rd865, %rd864;
	st.u64 	[%SP+3104], %rd865;
	add.u64 	%rd866, %SP, 3200;
	mov.b64 	%rd867, %rd866;
	st.u64 	[%SP+3112], %rd867;
	add.u64 	%rd868, %SP, 3216;
	mov.b64 	%rd869, %rd868;
	st.u64 	[%SP+3120], %rd869;
	mov.b64 	%rd42, %rd863;
$L__tmp6781:
	mov.f32 	%f22, %f21;
$L__tmp6782:
	mov.u16 	%rs17, 0;
	mov.b16 	%rs2, %rs17;
$L__tmp6783:
	mov.b64 	%rd861, %rd42;
$L__tmp6784:
	.loc	20 284 37
	bra.uni	$L__tmp6785;
$L__tmp6785:
	.loc	17 893 5
	// begin inline asm
	call (%r372), _optix_get_transform_type_from_handle, (%rd861);
	// end inline asm
$L__tmp6786:
	.loc	17 894 5
	mov.b32 	%r373, %r372;
$L__tmp6787:
	.loc	20 284 37
	mov.b32 	%r66, %r373;
$L__tmp6788:
	.loc	20 286 5
	setp.eq.s32 	%p79, %r66, 2;
	mov.pred 	%p78, -1;
	mov.pred 	%p277, %p78;
	@%p79 bra 	$L__BB26_100;
	bra.uni 	$L__BB26_99;

$L__BB26_99:
	setp.eq.s32 	%p5, %r66, 3;
	mov.pred 	%p277, %p5;
	bra.uni 	$L__BB26_100;

$L__BB26_100:
	mov.pred 	%p6, %p277;
	not.pred 	%p80, %p6;
	@%p80 bra 	$L__BB26_159;
	bra.uni 	$L__BB26_101;

$L__BB26_101:
	.loc	20 341 9
	bra.uni	$L__tmp6789;
$L__tmp6789:
	.loc	20 288 9
	setp.eq.s32 	%p96, %r66, 2;
	not.pred 	%p97, %p96;
	@%p97 bra 	$L__BB26_126;
	bra.uni 	$L__BB26_102;

$L__BB26_102:
	.loc	20 0 9
	mov.b64 	%rd1232, %rd42;
$L__tmp6790:
	.loc	20 290 63
	bra.uni	$L__tmp6791;
$L__tmp6791:
	.loc	17 914 5
	// begin inline asm
	call (%rd1231), _optix_get_matrix_motion_transform_from_handle, (%rd1232);
	// end inline asm
$L__tmp6792:
	.loc	20 290 63
	mov.b64 	%rd1233, %rd1231;
	st.u64 	[%SP+3128], %rd1233;
	.loc	20 291 13
	ld.u64 	%rd1234, [%SP+3104];
	ld.u64 	%rd1235, [%SP+3112];
	ld.u64 	%rd1236, [%SP+3120];
	ld.u64 	%rd1237, [%SP+3128];
	mov.b64 	%rd1238, %rd1234;
	st.u64 	[%SP+2920], %rd1238;
	mov.b64 	%rd1239, %rd1235;
	st.u64 	[%SP+2928], %rd1239;
	mov.b64 	%rd1240, %rd1236;
	st.u64 	[%SP+2936], %rd1240;
	mov.b64 	%rd1241, %rd1237;
	st.u64 	[%SP+2944], %rd1241;
	mov.f32 	%f23, %f22;
$L__tmp6793:
	.loc	20 291 13
	bra.uni	$L__tmp6794;
$L__tmp6794:
	.loc	20 241 5
	ld.u64 	%rd1242, [%SP+2944];
	mov.b64 	%rd1243, %rd1242;
	st.u64 	[%SP+2784], %rd1243;
	.loc	20 241 42
	bra.uni	$L__tmp6795;
$L__tmp6795:
	.loc	20 63 18
	mov.u32 	%r489, 0;
	mov.b32 	%r67, %r489;
$L__tmp6796:
	.loc	20 63 5
	mov.u32 	%r703, %r67;
$L__tmp6797:
	bra.uni 	$L__BB26_103;

$L__BB26_103:
	mov.u32 	%r68, %r703;
$L__tmp6798:
	cvt.s64.s32 	%rd1244, %r68;
	setp.lt.u64 	%p118, %rd1244, 128;
	not.pred 	%p119, %p118;
	@%p119 bra 	$L__BB26_105;
	bra.uni 	$L__BB26_104;

$L__BB26_104:
$L__tmp6799:
	.loc	20 64 9
	cvt.s64.s32 	%rd1494, %r68;
	add.u64 	%rd1495, %SP, 2792;
	add.s64 	%rd1496, %rd1495, %rd1494;
	ld.u64 	%rd1497, [%SP+2784];
	cvt.s64.s32 	%rd1498, %r68;
	add.s64 	%rd1492, %rd1497, %rd1498;
$L__tmp6800:
	.loc	20 64 40
	bra.uni	$L__tmp6801;
$L__tmp6801:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1491, %rd1492;
	// end inline asm
$L__tmp6802:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r599,%r600,%r601,%r602}, [%rd1491];
	// end inline asm
	st.u32 	[%SP+2768], %r599;
	st.u32 	[%SP+2772], %r600;
	st.u32 	[%SP+2776], %r601;
	st.u32 	[%SP+2780], %r602;
	.loc	20 56 5
	ld.u32 	%r603, [%SP+2768];
	ld.u32 	%r604, [%SP+2772];
	ld.u32 	%r605, [%SP+2776];
	ld.u32 	%r606, [%SP+2780];
$L__tmp6803:
	.loc	20 64 40
	st.u32 	[%rd1496+12], %r606;
	st.u32 	[%rd1496+8], %r605;
	st.u32 	[%rd1496+4], %r604;
	st.u32 	[%rd1496], %r603;
$L__tmp6804:
	.loc	20 63 42
	add.s32 	%r69, %r68, 16;
$L__tmp6805:
	mov.u32 	%r703, %r69;
$L__tmp6806:
	bra.uni 	$L__BB26_103;
$L__tmp6807:

$L__BB26_105:
	.loc	20 65 5
	ld.u64 	%rd1245, [%SP+2792];
	ld.u16 	%rs25, [%SP+2800];
	ld.u16 	%rs26, [%SP+2802];
	ld.f32 	%f1688, [%SP+2804];
	ld.f32 	%f1689, [%SP+2808];
	ld.u32 	%r490, [%SP+2812];
	ld.u32 	%r491, [%SP+2816];
	ld.u32 	%r492, [%SP+2820];
	ld.f32 	%f1690, [%SP+2824];
	ld.f32 	%f1691, [%SP+2828];
	ld.f32 	%f1692, [%SP+2832];
	ld.f32 	%f1693, [%SP+2836];
	ld.f32 	%f1694, [%SP+2840];
	ld.f32 	%f1695, [%SP+2844];
	ld.f32 	%f1696, [%SP+2848];
	ld.f32 	%f1697, [%SP+2852];
	ld.f32 	%f1698, [%SP+2856];
	ld.f32 	%f1699, [%SP+2860];
	ld.f32 	%f1700, [%SP+2864];
	ld.f32 	%f1701, [%SP+2868];
	ld.f32 	%f1702, [%SP+2872];
	ld.f32 	%f1703, [%SP+2876];
	ld.f32 	%f1704, [%SP+2880];
	ld.f32 	%f1705, [%SP+2884];
	ld.f32 	%f1706, [%SP+2888];
	ld.f32 	%f1707, [%SP+2892];
	ld.f32 	%f1708, [%SP+2896];
	ld.f32 	%f1709, [%SP+2900];
	ld.f32 	%f1710, [%SP+2904];
	ld.f32 	%f1711, [%SP+2908];
	ld.f32 	%f1712, [%SP+2912];
	ld.f32 	%f1713, [%SP+2916];
$L__tmp6808:
	.loc	20 241 42
	st.f32 	[%SP+3100], %f1713;
	st.f32 	[%SP+3096], %f1712;
	st.f32 	[%SP+3092], %f1711;
	st.f32 	[%SP+3088], %f1710;
	st.f32 	[%SP+3084], %f1709;
	st.f32 	[%SP+3080], %f1708;
	st.f32 	[%SP+3076], %f1707;
	st.f32 	[%SP+3072], %f1706;
	st.f32 	[%SP+3068], %f1705;
	st.f32 	[%SP+3064], %f1704;
	st.f32 	[%SP+3060], %f1703;
	st.f32 	[%SP+3056], %f1702;
	st.f32 	[%SP+3052], %f1701;
	st.f32 	[%SP+3048], %f1700;
	st.f32 	[%SP+3044], %f1699;
	st.f32 	[%SP+3040], %f1698;
	st.f32 	[%SP+3036], %f1697;
	st.f32 	[%SP+3032], %f1696;
	st.f32 	[%SP+3028], %f1695;
	st.f32 	[%SP+3024], %f1694;
	st.f32 	[%SP+3020], %f1693;
	st.f32 	[%SP+3016], %f1692;
	st.f32 	[%SP+3012], %f1691;
	st.f32 	[%SP+3008], %f1690;
	st.u32 	[%SP+3004], %r492;
	st.u32 	[%SP+3000], %r491;
	st.u32 	[%SP+2996], %r490;
	st.f32 	[%SP+2992], %f1689;
	st.f32 	[%SP+2988], %f1688;
	st.u16 	[%SP+2986], %rs26;
	st.u16 	[%SP+2984], %rs25;
	st.u64 	[%SP+2976], %rd1245;
	add.u64 	%rd1246, %SP, 2976;
	add.s64 	%rd1247, %rd1246, 8;
	ld.u16 	%rs27, [%rd1247+2];
	ld.f32 	%f1714, [%rd1247+4];
	ld.f32 	%f1715, [%rd1247+8];
	ld.u16 	%rs28, [%SP+2984];
	st.f32 	[%SP+2960], %f1715;
	st.f32 	[%SP+2956], %f1714;
	st.u16 	[%SP+2954], %rs27;
	st.u16 	[%SP+2952], %rs28;
	add.u64 	%rd1248, %SP, 2964;
	mov.b64 	%rd1249, %rd1248;
$L__tmp6809:
	.loc	20 0 42
	add.u64 	%rd1250, %SP, 2968;
	mov.b64 	%rd1251, %rd1250;
$L__tmp6810:
	add.u64 	%rd1252, %SP, 2952;
	mov.b64 	%rd1253, %rd1252;
	st.u64 	[%SP+2752], %rd1253;
	mov.f32 	%f1716, %f23;
$L__tmp6811:
	.loc	20 241 5
	bra.uni	$L__tmp6812;
$L__tmp6812:
	.loc	20 217 27
	ld.u64 	%rd1254, [%SP+2752];
	ld.f32 	%f1717, [%rd1254+4];
	mov.f32 	%f1718, %f1717;
$L__tmp6813:
	.loc	20 218 25
	ld.u64 	%rd1255, [%SP+2752];
	ld.f32 	%f1719, [%rd1255+8];
	mov.f32 	%f1720, %f1719;
$L__tmp6814:
	.loc	20 219 30
	ld.u64 	%rd1256, [%SP+2752];
	ld.u16 	%rs29, [%rd1256];
	cvt.u32.u16 	%r493, %rs29;
	sub.s32 	%r494, %r493, 1;
	cvt.rn.f32.s32 	%f1721, %r494;
$L__tmp6815:
	.loc	20 224 22
	sub.f32 	%f1722, %f1716, %f1718;
	mul.f32 	%f1723, %f1722, %f1721;
	sub.f32 	%f1724, %f1720, %f1718;
	div.rn.f32 	%f1725, %f1723, %f1724;
	.loc	20 224 34
	{ // callseq 449, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1721;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1725;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3minEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f1726, [retval0+0];
	} // callseq 449
	.loc	20 224 24
	mov.f32 	%f1727, 0f00000000;
	{ // callseq 450, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1727;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1726;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3maxEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f1728, [retval0+0];
$L__tmp6816:
	} // callseq 450
	.loc	20 225 26
	{ // callseq 451, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1728;
	.param .b32 retval0;
	call.uni (retval0), 
	floorf, 
	(
	param0
	);
	ld.param.f32 	%f1729, [retval0+0];
$L__tmp6817:
	} // callseq 451
	.loc	20 227 5
	sub.f32 	%f1730, %f1728, %f1729;
	st.f32 	[%rd1249], %f1730;
	.loc	20 228 5
	cvt.rzi.s32.f32 	%r495, %f1729;
	st.u32 	[%rd1251], %r495;
$L__tmp6818:
	.loc	20 244 29
	ld.u64 	%rd1257, [%SP+2944];
	add.s64 	%rd1258, %rd1257, 32;
	ld.u32 	%r496, [%SP+2968];
	cvt.s64.s32 	%rd1259, %r496;
	mul.lo.s64 	%rd1260, %rd1259, 48;
	add.s64 	%rd1261, %rd1258, %rd1260;
$L__tmp6819:
	.loc	20 247 5
	ld.u64 	%rd1262, [%SP+2920];
	ld.u64 	%rd1263, [%SP+2928];
	ld.u64 	%rd1264, [%SP+2936];
	ld.f32 	%f1731, [%SP+2964];
	mov.b64 	%rd1265, %rd1262;
	st.u64 	[%SP+2576], %rd1265;
	mov.b64 	%rd1266, %rd1263;
	st.u64 	[%SP+2584], %rd1266;
	mov.b64 	%rd1267, %rd1264;
	st.u64 	[%SP+2592], %rd1267;
	mov.b64 	%rd1268, %rd1261;
	st.u64 	[%SP+2600], %rd1268;
	mov.f32 	%f24, %f1731;
$L__tmp6820:
	.loc	20 247 5
	bra.uni	$L__tmp6821;
$L__tmp6821:
	.loc	20 172 5
	ld.u64 	%rd43, [%SP+2576];
	ld.u64 	%rd1269, [%SP+2600];
	mov.b64 	%rd1270, %rd1269;
	st.u64 	[%SP+2544], %rd1270;
	.loc	20 172 10
	bra.uni	$L__tmp6822;
$L__tmp6822:
	.loc	20 63 18
	mov.u32 	%r497, 0;
	mov.b32 	%r70, %r497;
$L__tmp6823:
	.loc	20 63 5
	mov.u32 	%r704, %r70;
$L__tmp6824:
	bra.uni 	$L__BB26_106;

$L__BB26_106:
	mov.u32 	%r71, %r704;
$L__tmp6825:
	cvt.s64.s32 	%rd1271, %r71;
	setp.lt.u64 	%p120, %rd1271, 16;
	not.pred 	%p121, %p120;
	@%p121 bra 	$L__BB26_108;
	bra.uni 	$L__BB26_107;

$L__BB26_107:
$L__tmp6826:
	.loc	20 64 9
	cvt.s64.s32 	%rd1486, %r71;
	add.u64 	%rd1487, %SP, 2560;
	add.s64 	%rd1488, %rd1487, %rd1486;
	ld.u64 	%rd1489, [%SP+2544];
	cvt.s64.s32 	%rd1490, %r71;
	add.s64 	%rd1484, %rd1489, %rd1490;
$L__tmp6827:
	.loc	20 64 40
	bra.uni	$L__tmp6828;
$L__tmp6828:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1483, %rd1484;
	// end inline asm
$L__tmp6829:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r591,%r592,%r593,%r594}, [%rd1483];
	// end inline asm
	st.u32 	[%SP+2528], %r591;
	st.u32 	[%SP+2532], %r592;
	st.u32 	[%SP+2536], %r593;
	st.u32 	[%SP+2540], %r594;
	.loc	20 56 5
	ld.u32 	%r595, [%SP+2528];
	ld.u32 	%r596, [%SP+2532];
	ld.u32 	%r597, [%SP+2536];
	ld.u32 	%r598, [%SP+2540];
$L__tmp6830:
	.loc	20 64 40
	st.u32 	[%rd1488+12], %r598;
	st.u32 	[%rd1488+8], %r597;
	st.u32 	[%rd1488+4], %r596;
	st.u32 	[%rd1488], %r595;
$L__tmp6831:
	.loc	20 63 42
	add.s32 	%r72, %r71, 16;
$L__tmp6832:
	mov.u32 	%r704, %r72;
$L__tmp6833:
	bra.uni 	$L__BB26_106;
$L__tmp6834:

$L__BB26_108:
	.loc	20 65 5
	ld.f32 	%f1732, [%SP+2560];
	ld.f32 	%f1733, [%SP+2564];
	ld.f32 	%f1734, [%SP+2568];
	ld.f32 	%f1735, [%SP+2572];
$L__tmp6835:
	.loc	20 172 10
	st.f32 	[%rd43+12], %f1735;
	st.f32 	[%rd43+8], %f1734;
	st.f32 	[%rd43+4], %f1733;
	st.f32 	[%rd43], %f1732;
	.loc	20 173 5
	ld.u64 	%rd44, [%SP+2584];
	ld.u64 	%rd1272, [%SP+2600];
	add.s64 	%rd45, %rd1272, 16;
$L__tmp6836:
	.loc	20 173 10
	bra.uni	$L__tmp6837;
$L__tmp6837:
	.loc	20 63 18
	mov.u32 	%r498, 0;
	mov.b32 	%r73, %r498;
$L__tmp6838:
	.loc	20 63 5
	mov.u32 	%r705, %r73;
$L__tmp6839:
	bra.uni 	$L__BB26_109;

$L__BB26_109:
	mov.u32 	%r74, %r705;
$L__tmp6840:
	cvt.s64.s32 	%rd1273, %r74;
	setp.lt.u64 	%p122, %rd1273, 16;
	not.pred 	%p123, %p122;
	@%p123 bra 	$L__BB26_111;
	bra.uni 	$L__BB26_110;

$L__BB26_110:
$L__tmp6841:
	.loc	20 64 9
	cvt.s64.s32 	%rd1479, %r74;
	add.u64 	%rd1480, %SP, 2512;
	add.s64 	%rd1481, %rd1480, %rd1479;
	cvt.s64.s32 	%rd1482, %r74;
	add.s64 	%rd1477, %rd45, %rd1482;
$L__tmp6842:
	.loc	20 64 40
	bra.uni	$L__tmp6843;
$L__tmp6843:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1476, %rd1477;
	// end inline asm
$L__tmp6844:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r583,%r584,%r585,%r586}, [%rd1476];
	// end inline asm
	st.u32 	[%SP+2496], %r583;
	st.u32 	[%SP+2500], %r584;
	st.u32 	[%SP+2504], %r585;
	st.u32 	[%SP+2508], %r586;
	.loc	20 56 5
	ld.u32 	%r587, [%SP+2496];
	ld.u32 	%r588, [%SP+2500];
	ld.u32 	%r589, [%SP+2504];
	ld.u32 	%r590, [%SP+2508];
$L__tmp6845:
	.loc	20 64 40
	st.u32 	[%rd1481+12], %r590;
	st.u32 	[%rd1481+8], %r589;
	st.u32 	[%rd1481+4], %r588;
	st.u32 	[%rd1481], %r587;
$L__tmp6846:
	.loc	20 63 42
	add.s32 	%r75, %r74, 16;
$L__tmp6847:
	mov.u32 	%r705, %r75;
$L__tmp6848:
	bra.uni 	$L__BB26_109;
$L__tmp6849:

$L__BB26_111:
	.loc	20 65 5
	ld.f32 	%f1736, [%SP+2512];
	ld.f32 	%f1737, [%SP+2516];
	ld.f32 	%f1738, [%SP+2520];
	ld.f32 	%f1739, [%SP+2524];
$L__tmp6850:
	.loc	20 173 10
	st.f32 	[%rd44+12], %f1739;
	st.f32 	[%rd44+8], %f1738;
	st.f32 	[%rd44+4], %f1737;
	st.f32 	[%rd44], %f1736;
	.loc	20 174 5
	ld.u64 	%rd46, [%SP+2592];
	ld.u64 	%rd1274, [%SP+2600];
	add.s64 	%rd47, %rd1274, 32;
$L__tmp6851:
	.loc	20 174 10
	bra.uni	$L__tmp6852;
$L__tmp6852:
	.loc	20 63 18
	mov.u32 	%r499, 0;
	mov.b32 	%r76, %r499;
$L__tmp6853:
	.loc	20 63 5
	mov.u32 	%r706, %r76;
$L__tmp6854:
	bra.uni 	$L__BB26_112;

$L__BB26_112:
	mov.u32 	%r77, %r706;
$L__tmp6855:
	cvt.s64.s32 	%rd1275, %r77;
	setp.lt.u64 	%p124, %rd1275, 16;
	not.pred 	%p125, %p124;
	@%p125 bra 	$L__BB26_114;
	bra.uni 	$L__BB26_113;

$L__BB26_113:
$L__tmp6856:
	.loc	20 64 9
	cvt.s64.s32 	%rd1472, %r77;
	add.u64 	%rd1473, %SP, 2480;
	add.s64 	%rd1474, %rd1473, %rd1472;
	cvt.s64.s32 	%rd1475, %r77;
	add.s64 	%rd1470, %rd47, %rd1475;
$L__tmp6857:
	.loc	20 64 40
	bra.uni	$L__tmp6858;
$L__tmp6858:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1469, %rd1470;
	// end inline asm
$L__tmp6859:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r575,%r576,%r577,%r578}, [%rd1469];
	// end inline asm
	st.u32 	[%SP+2464], %r575;
	st.u32 	[%SP+2468], %r576;
	st.u32 	[%SP+2472], %r577;
	st.u32 	[%SP+2476], %r578;
	.loc	20 56 5
	ld.u32 	%r579, [%SP+2464];
	ld.u32 	%r580, [%SP+2468];
	ld.u32 	%r581, [%SP+2472];
	ld.u32 	%r582, [%SP+2476];
$L__tmp6860:
	.loc	20 64 40
	st.u32 	[%rd1474+12], %r582;
	st.u32 	[%rd1474+8], %r581;
	st.u32 	[%rd1474+4], %r580;
	st.u32 	[%rd1474], %r579;
$L__tmp6861:
	.loc	20 63 42
	add.s32 	%r78, %r77, 16;
$L__tmp6862:
	mov.u32 	%r706, %r78;
$L__tmp6863:
	bra.uni 	$L__BB26_112;
$L__tmp6864:

$L__BB26_114:
	.loc	20 65 5
	ld.f32 	%f1740, [%SP+2480];
	ld.f32 	%f1741, [%SP+2484];
	ld.f32 	%f1742, [%SP+2488];
	ld.f32 	%f1743, [%SP+2492];
$L__tmp6865:
	.loc	20 174 10
	st.f32 	[%rd46+12], %f1743;
	st.f32 	[%rd46+8], %f1742;
	st.f32 	[%rd46+4], %f1741;
	st.f32 	[%rd46], %f1740;
	.loc	20 177 5
	setp.gt.f32 	%p126, %f24, 0f00000000;
	not.pred 	%p127, %p126;
	@%p127 bra 	$L__BB26_125;
	bra.uni 	$L__BB26_115;

$L__BB26_115:
$L__tmp6866:
	.loc	20 179 24
	mov.f32 	%f1744, 0f3F800000;
	sub.f32 	%f25, %f1744, %f24;
$L__tmp6867:
	.loc	20 180 9
	ld.u64 	%rd48, [%SP+2576];
	ld.u64 	%rd1276, [%SP+2576];
	mov.b64 	%rd1277, %rd1276;
	st.u64 	[%SP+2448], %rd1277;
	mov.f32 	%f1745, %f25;
$L__tmp6868:
	.loc	20 180 30
	bra.uni	$L__tmp6869;
$L__tmp6869:
	.loc	20 45 5
	ld.u64 	%rd1278, [%SP+2448];
	ld.f32 	%f1746, [%rd1278];
	mul.f32 	%f1747, %f1746, %f1745;
	ld.u64 	%rd1279, [%SP+2448];
	ld.f32 	%f1748, [%rd1279+4];
	mul.f32 	%f1749, %f1748, %f1745;
	ld.u64 	%rd1280, [%SP+2448];
	ld.f32 	%f1750, [%rd1280+8];
	mul.f32 	%f1751, %f1750, %f1745;
	ld.u64 	%rd1281, [%SP+2448];
	ld.f32 	%f1752, [%rd1281+12];
	mul.f32 	%f1753, %f1752, %f1745;
$L__tmp6870:
	.loc	20 45 12
	{ // callseq 452, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1747;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1749;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1751;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1753;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1754, %f1755, %f1756, %f1757}, [retval0+0];
	} // callseq 452
$L__tmp6871:
	.loc	20 180 30
	st.f32 	[%SP+2620], %f1757;
	st.f32 	[%SP+2616], %f1756;
	st.f32 	[%SP+2612], %f1755;
	st.f32 	[%SP+2608], %f1754;
	ld.u64 	%rd1282, [%SP+2600];
	add.s64 	%rd49, %rd1282, 48;
$L__tmp6872:
	.loc	20 180 72
	bra.uni	$L__tmp6873;
$L__tmp6873:
	.loc	20 63 18
	mov.u32 	%r500, 0;
	mov.b32 	%r79, %r500;
$L__tmp6874:
	.loc	20 63 5
	mov.u32 	%r707, %r79;
$L__tmp6875:
	bra.uni 	$L__BB26_116;

$L__BB26_116:
	mov.u32 	%r80, %r707;
$L__tmp6876:
	cvt.s64.s32 	%rd1283, %r80;
	setp.lt.u64 	%p128, %rd1283, 16;
	not.pred 	%p129, %p128;
	@%p129 bra 	$L__BB26_118;
	bra.uni 	$L__BB26_117;

$L__BB26_117:
$L__tmp6877:
	.loc	20 64 9
	cvt.s64.s32 	%rd1465, %r80;
	add.u64 	%rd1466, %SP, 2432;
	add.s64 	%rd1467, %rd1466, %rd1465;
	cvt.s64.s32 	%rd1468, %r80;
	add.s64 	%rd1463, %rd49, %rd1468;
$L__tmp6878:
	.loc	20 64 40
	bra.uni	$L__tmp6879;
$L__tmp6879:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1462, %rd1463;
	// end inline asm
$L__tmp6880:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r567,%r568,%r569,%r570}, [%rd1462];
	// end inline asm
	st.u32 	[%SP+2416], %r567;
	st.u32 	[%SP+2420], %r568;
	st.u32 	[%SP+2424], %r569;
	st.u32 	[%SP+2428], %r570;
	.loc	20 56 5
	ld.u32 	%r571, [%SP+2416];
	ld.u32 	%r572, [%SP+2420];
	ld.u32 	%r573, [%SP+2424];
	ld.u32 	%r574, [%SP+2428];
$L__tmp6881:
	.loc	20 64 40
	st.u32 	[%rd1467+12], %r574;
	st.u32 	[%rd1467+8], %r573;
	st.u32 	[%rd1467+4], %r572;
	st.u32 	[%rd1467], %r571;
$L__tmp6882:
	.loc	20 63 42
	add.s32 	%r81, %r80, 16;
$L__tmp6883:
	mov.u32 	%r707, %r81;
$L__tmp6884:
	bra.uni 	$L__BB26_116;
$L__tmp6885:

$L__BB26_118:
	.loc	20 65 5
	ld.f32 	%f1758, [%SP+2432];
	ld.f32 	%f1759, [%SP+2436];
	ld.f32 	%f1760, [%SP+2440];
	ld.f32 	%f1761, [%SP+2444];
$L__tmp6886:
	.loc	20 180 72
	st.f32 	[%SP+2652], %f1761;
	st.f32 	[%SP+2648], %f1760;
	st.f32 	[%SP+2644], %f1759;
	st.f32 	[%SP+2640], %f1758;
	add.u64 	%rd1284, %SP, 2640;
	mov.b64 	%rd1285, %rd1284;
	st.u64 	[%SP+2408], %rd1285;
	mov.f32 	%f1762, %f24;
$L__tmp6887:
	.loc	20 180 56
	bra.uni	$L__tmp6888;
$L__tmp6888:
	.loc	20 45 5
	ld.u64 	%rd1286, [%SP+2408];
	ld.f32 	%f1763, [%rd1286];
	mul.f32 	%f1764, %f1763, %f1762;
	ld.u64 	%rd1287, [%SP+2408];
	ld.f32 	%f1765, [%rd1287+4];
	mul.f32 	%f1766, %f1765, %f1762;
	ld.u64 	%rd1288, [%SP+2408];
	ld.f32 	%f1767, [%rd1288+8];
	mul.f32 	%f1768, %f1767, %f1762;
	ld.u64 	%rd1289, [%SP+2408];
	ld.f32 	%f1769, [%rd1289+12];
	mul.f32 	%f1770, %f1769, %f1762;
$L__tmp6889:
	.loc	20 45 12
	{ // callseq 453, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1764;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1766;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1768;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1770;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1771, %f1772, %f1773, %f1774}, [retval0+0];
	} // callseq 453
$L__tmp6890:
	.loc	20 180 56
	st.f32 	[%SP+2636], %f1774;
	st.f32 	[%SP+2632], %f1773;
	st.f32 	[%SP+2628], %f1772;
	st.f32 	[%SP+2624], %f1771;
	add.u64 	%rd1290, %SP, 2608;
	mov.b64 	%rd1291, %rd1290;
	st.u64 	[%SP+2392], %rd1291;
	add.u64 	%rd1292, %SP, 2624;
	mov.b64 	%rd1293, %rd1292;
	st.u64 	[%SP+2400], %rd1293;
	.loc	20 180 14
	bra.uni	$L__tmp6891;
$L__tmp6891:
	.loc	20 40 5
	ld.u64 	%rd1294, [%SP+2392];
	ld.f32 	%f1775, [%rd1294];
	ld.u64 	%rd1295, [%SP+2400];
	ld.f32 	%f1776, [%rd1295];
	add.f32 	%f1777, %f1775, %f1776;
	ld.u64 	%rd1296, [%SP+2392];
	ld.f32 	%f1778, [%rd1296+4];
	ld.u64 	%rd1297, [%SP+2400];
	ld.f32 	%f1779, [%rd1297+4];
	add.f32 	%f1780, %f1778, %f1779;
	ld.u64 	%rd1298, [%SP+2392];
	ld.f32 	%f1781, [%rd1298+8];
	ld.u64 	%rd1299, [%SP+2400];
	ld.f32 	%f1782, [%rd1299+8];
	add.f32 	%f1783, %f1781, %f1782;
	ld.u64 	%rd1300, [%SP+2392];
	ld.f32 	%f1784, [%rd1300+12];
	ld.u64 	%rd1301, [%SP+2400];
	ld.f32 	%f1785, [%rd1301+12];
	add.f32 	%f1786, %f1784, %f1785;
$L__tmp6892:
	.loc	20 40 12
	{ // callseq 454, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1777;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1780;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1783;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1786;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1787, %f1788, %f1789, %f1790}, [retval0+0];
	} // callseq 454
$L__tmp6893:
	.loc	20 180 14
	st.f32 	[%rd48+12], %f1790;
	st.f32 	[%rd48+8], %f1789;
	st.f32 	[%rd48+4], %f1788;
	st.f32 	[%rd48], %f1787;
	.loc	20 181 9
	ld.u64 	%rd50, [%SP+2584];
	ld.u64 	%rd1302, [%SP+2584];
	mov.b64 	%rd1303, %rd1302;
	st.u64 	[%SP+2384], %rd1303;
	mov.f32 	%f1791, %f25;
$L__tmp6894:
	.loc	20 181 30
	bra.uni	$L__tmp6895;
$L__tmp6895:
	.loc	20 45 5
	ld.u64 	%rd1304, [%SP+2384];
	ld.f32 	%f1792, [%rd1304];
	mul.f32 	%f1793, %f1792, %f1791;
	ld.u64 	%rd1305, [%SP+2384];
	ld.f32 	%f1794, [%rd1305+4];
	mul.f32 	%f1795, %f1794, %f1791;
	ld.u64 	%rd1306, [%SP+2384];
	ld.f32 	%f1796, [%rd1306+8];
	mul.f32 	%f1797, %f1796, %f1791;
	ld.u64 	%rd1307, [%SP+2384];
	ld.f32 	%f1798, [%rd1307+12];
	mul.f32 	%f1799, %f1798, %f1791;
$L__tmp6896:
	.loc	20 45 12
	{ // callseq 455, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1793;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1795;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1797;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1799;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1800, %f1801, %f1802, %f1803}, [retval0+0];
	} // callseq 455
$L__tmp6897:
	.loc	20 181 30
	st.f32 	[%SP+2668], %f1803;
	st.f32 	[%SP+2664], %f1802;
	st.f32 	[%SP+2660], %f1801;
	st.f32 	[%SP+2656], %f1800;
	ld.u64 	%rd1308, [%SP+2600];
	add.s64 	%rd51, %rd1308, 64;
$L__tmp6898:
	.loc	20 181 72
	bra.uni	$L__tmp6899;
$L__tmp6899:
	.loc	20 63 18
	mov.u32 	%r501, 0;
	mov.b32 	%r82, %r501;
$L__tmp6900:
	.loc	20 63 5
	mov.u32 	%r708, %r82;
$L__tmp6901:
	bra.uni 	$L__BB26_119;

$L__BB26_119:
	mov.u32 	%r83, %r708;
$L__tmp6902:
	cvt.s64.s32 	%rd1309, %r83;
	setp.lt.u64 	%p130, %rd1309, 16;
	not.pred 	%p131, %p130;
	@%p131 bra 	$L__BB26_121;
	bra.uni 	$L__BB26_120;

$L__BB26_120:
$L__tmp6903:
	.loc	20 64 9
	cvt.s64.s32 	%rd1458, %r83;
	add.u64 	%rd1459, %SP, 2368;
	add.s64 	%rd1460, %rd1459, %rd1458;
	cvt.s64.s32 	%rd1461, %r83;
	add.s64 	%rd1456, %rd51, %rd1461;
$L__tmp6904:
	.loc	20 64 40
	bra.uni	$L__tmp6905;
$L__tmp6905:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1455, %rd1456;
	// end inline asm
$L__tmp6906:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r559,%r560,%r561,%r562}, [%rd1455];
	// end inline asm
	st.u32 	[%SP+2352], %r559;
	st.u32 	[%SP+2356], %r560;
	st.u32 	[%SP+2360], %r561;
	st.u32 	[%SP+2364], %r562;
	.loc	20 56 5
	ld.u32 	%r563, [%SP+2352];
	ld.u32 	%r564, [%SP+2356];
	ld.u32 	%r565, [%SP+2360];
	ld.u32 	%r566, [%SP+2364];
$L__tmp6907:
	.loc	20 64 40
	st.u32 	[%rd1460+12], %r566;
	st.u32 	[%rd1460+8], %r565;
	st.u32 	[%rd1460+4], %r564;
	st.u32 	[%rd1460], %r563;
$L__tmp6908:
	.loc	20 63 42
	add.s32 	%r84, %r83, 16;
$L__tmp6909:
	mov.u32 	%r708, %r84;
$L__tmp6910:
	bra.uni 	$L__BB26_119;
$L__tmp6911:

$L__BB26_121:
	.loc	20 65 5
	ld.f32 	%f1804, [%SP+2368];
	ld.f32 	%f1805, [%SP+2372];
	ld.f32 	%f1806, [%SP+2376];
	ld.f32 	%f1807, [%SP+2380];
$L__tmp6912:
	.loc	20 181 72
	st.f32 	[%SP+2700], %f1807;
	st.f32 	[%SP+2696], %f1806;
	st.f32 	[%SP+2692], %f1805;
	st.f32 	[%SP+2688], %f1804;
	add.u64 	%rd1310, %SP, 2688;
	mov.b64 	%rd1311, %rd1310;
	st.u64 	[%SP+2344], %rd1311;
	mov.f32 	%f1808, %f24;
$L__tmp6913:
	.loc	20 181 56
	bra.uni	$L__tmp6914;
$L__tmp6914:
	.loc	20 45 5
	ld.u64 	%rd1312, [%SP+2344];
	ld.f32 	%f1809, [%rd1312];
	mul.f32 	%f1810, %f1809, %f1808;
	ld.u64 	%rd1313, [%SP+2344];
	ld.f32 	%f1811, [%rd1313+4];
	mul.f32 	%f1812, %f1811, %f1808;
	ld.u64 	%rd1314, [%SP+2344];
	ld.f32 	%f1813, [%rd1314+8];
	mul.f32 	%f1814, %f1813, %f1808;
	ld.u64 	%rd1315, [%SP+2344];
	ld.f32 	%f1815, [%rd1315+12];
	mul.f32 	%f1816, %f1815, %f1808;
$L__tmp6915:
	.loc	20 45 12
	{ // callseq 456, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1810;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1812;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1814;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1816;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1817, %f1818, %f1819, %f1820}, [retval0+0];
	} // callseq 456
$L__tmp6916:
	.loc	20 181 56
	st.f32 	[%SP+2684], %f1820;
	st.f32 	[%SP+2680], %f1819;
	st.f32 	[%SP+2676], %f1818;
	st.f32 	[%SP+2672], %f1817;
	add.u64 	%rd1316, %SP, 2656;
	mov.b64 	%rd1317, %rd1316;
	st.u64 	[%SP+2328], %rd1317;
	add.u64 	%rd1318, %SP, 2672;
	mov.b64 	%rd1319, %rd1318;
	st.u64 	[%SP+2336], %rd1319;
	.loc	20 181 14
	bra.uni	$L__tmp6917;
$L__tmp6917:
	.loc	20 40 5
	ld.u64 	%rd1320, [%SP+2328];
	ld.f32 	%f1821, [%rd1320];
	ld.u64 	%rd1321, [%SP+2336];
	ld.f32 	%f1822, [%rd1321];
	add.f32 	%f1823, %f1821, %f1822;
	ld.u64 	%rd1322, [%SP+2328];
	ld.f32 	%f1824, [%rd1322+4];
	ld.u64 	%rd1323, [%SP+2336];
	ld.f32 	%f1825, [%rd1323+4];
	add.f32 	%f1826, %f1824, %f1825;
	ld.u64 	%rd1324, [%SP+2328];
	ld.f32 	%f1827, [%rd1324+8];
	ld.u64 	%rd1325, [%SP+2336];
	ld.f32 	%f1828, [%rd1325+8];
	add.f32 	%f1829, %f1827, %f1828;
	ld.u64 	%rd1326, [%SP+2328];
	ld.f32 	%f1830, [%rd1326+12];
	ld.u64 	%rd1327, [%SP+2336];
	ld.f32 	%f1831, [%rd1327+12];
	add.f32 	%f1832, %f1830, %f1831;
$L__tmp6918:
	.loc	20 40 12
	{ // callseq 457, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1823;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1826;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1829;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1832;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1833, %f1834, %f1835, %f1836}, [retval0+0];
	} // callseq 457
$L__tmp6919:
	.loc	20 181 14
	st.f32 	[%rd50+12], %f1836;
	st.f32 	[%rd50+8], %f1835;
	st.f32 	[%rd50+4], %f1834;
	st.f32 	[%rd50], %f1833;
	.loc	20 182 9
	ld.u64 	%rd52, [%SP+2592];
	ld.u64 	%rd1328, [%SP+2592];
	mov.b64 	%rd1329, %rd1328;
	st.u64 	[%SP+2320], %rd1329;
	mov.f32 	%f1837, %f25;
$L__tmp6920:
	.loc	20 182 30
	bra.uni	$L__tmp6921;
$L__tmp6921:
	.loc	20 45 5
	ld.u64 	%rd1330, [%SP+2320];
	ld.f32 	%f1838, [%rd1330];
	mul.f32 	%f1839, %f1838, %f1837;
	ld.u64 	%rd1331, [%SP+2320];
	ld.f32 	%f1840, [%rd1331+4];
	mul.f32 	%f1841, %f1840, %f1837;
	ld.u64 	%rd1332, [%SP+2320];
	ld.f32 	%f1842, [%rd1332+8];
	mul.f32 	%f1843, %f1842, %f1837;
	ld.u64 	%rd1333, [%SP+2320];
	ld.f32 	%f1844, [%rd1333+12];
	mul.f32 	%f1845, %f1844, %f1837;
$L__tmp6922:
	.loc	20 45 12
	{ // callseq 458, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1839;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1841;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1843;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1845;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1846, %f1847, %f1848, %f1849}, [retval0+0];
	} // callseq 458
$L__tmp6923:
	.loc	20 182 30
	st.f32 	[%SP+2716], %f1849;
	st.f32 	[%SP+2712], %f1848;
	st.f32 	[%SP+2708], %f1847;
	st.f32 	[%SP+2704], %f1846;
	ld.u64 	%rd1334, [%SP+2600];
	add.s64 	%rd53, %rd1334, 80;
$L__tmp6924:
	.loc	20 182 72
	bra.uni	$L__tmp6925;
$L__tmp6925:
	.loc	20 63 18
	mov.u32 	%r502, 0;
	mov.b32 	%r85, %r502;
$L__tmp6926:
	.loc	20 63 5
	mov.u32 	%r709, %r85;
$L__tmp6927:
	bra.uni 	$L__BB26_122;

$L__BB26_122:
	mov.u32 	%r86, %r709;
$L__tmp6928:
	cvt.s64.s32 	%rd1335, %r86;
	setp.lt.u64 	%p132, %rd1335, 16;
	not.pred 	%p133, %p132;
	@%p133 bra 	$L__BB26_124;
	bra.uni 	$L__BB26_123;

$L__BB26_123:
$L__tmp6929:
	.loc	20 64 9
	cvt.s64.s32 	%rd1451, %r86;
	add.u64 	%rd1452, %SP, 2304;
	add.s64 	%rd1453, %rd1452, %rd1451;
	cvt.s64.s32 	%rd1454, %r86;
	add.s64 	%rd1449, %rd53, %rd1454;
$L__tmp6930:
	.loc	20 64 40
	bra.uni	$L__tmp6931;
$L__tmp6931:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1448, %rd1449;
	// end inline asm
$L__tmp6932:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r551,%r552,%r553,%r554}, [%rd1448];
	// end inline asm
	st.u32 	[%SP+2288], %r551;
	st.u32 	[%SP+2292], %r552;
	st.u32 	[%SP+2296], %r553;
	st.u32 	[%SP+2300], %r554;
	.loc	20 56 5
	ld.u32 	%r555, [%SP+2288];
	ld.u32 	%r556, [%SP+2292];
	ld.u32 	%r557, [%SP+2296];
	ld.u32 	%r558, [%SP+2300];
$L__tmp6933:
	.loc	20 64 40
	st.u32 	[%rd1453+12], %r558;
	st.u32 	[%rd1453+8], %r557;
	st.u32 	[%rd1453+4], %r556;
	st.u32 	[%rd1453], %r555;
$L__tmp6934:
	.loc	20 63 42
	add.s32 	%r87, %r86, 16;
$L__tmp6935:
	mov.u32 	%r709, %r87;
$L__tmp6936:
	bra.uni 	$L__BB26_122;
$L__tmp6937:

$L__BB26_124:
	.loc	20 65 5
	ld.f32 	%f1850, [%SP+2304];
	ld.f32 	%f1851, [%SP+2308];
	ld.f32 	%f1852, [%SP+2312];
	ld.f32 	%f1853, [%SP+2316];
$L__tmp6938:
	.loc	20 182 72
	st.f32 	[%SP+2748], %f1853;
	st.f32 	[%SP+2744], %f1852;
	st.f32 	[%SP+2740], %f1851;
	st.f32 	[%SP+2736], %f1850;
	add.u64 	%rd1336, %SP, 2736;
	mov.b64 	%rd1337, %rd1336;
	st.u64 	[%SP+2272], %rd1337;
	mov.f32 	%f1854, %f24;
$L__tmp6939:
	.loc	20 182 56
	bra.uni	$L__tmp6940;
$L__tmp6940:
	.loc	20 45 5
	ld.u64 	%rd1338, [%SP+2272];
	ld.f32 	%f1855, [%rd1338];
	mul.f32 	%f1856, %f1855, %f1854;
	ld.u64 	%rd1339, [%SP+2272];
	ld.f32 	%f1857, [%rd1339+4];
	mul.f32 	%f1858, %f1857, %f1854;
	ld.u64 	%rd1340, [%SP+2272];
	ld.f32 	%f1859, [%rd1340+8];
	mul.f32 	%f1860, %f1859, %f1854;
	ld.u64 	%rd1341, [%SP+2272];
	ld.f32 	%f1861, [%rd1341+12];
	mul.f32 	%f1862, %f1861, %f1854;
$L__tmp6941:
	.loc	20 45 12
	{ // callseq 459, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1856;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1858;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1860;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1862;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1863, %f1864, %f1865, %f1866}, [retval0+0];
	} // callseq 459
$L__tmp6942:
	.loc	20 182 56
	st.f32 	[%SP+2732], %f1866;
	st.f32 	[%SP+2728], %f1865;
	st.f32 	[%SP+2724], %f1864;
	st.f32 	[%SP+2720], %f1863;
	add.u64 	%rd1342, %SP, 2704;
	mov.b64 	%rd1343, %rd1342;
	st.u64 	[%SP+2256], %rd1343;
	add.u64 	%rd1344, %SP, 2720;
	mov.b64 	%rd1345, %rd1344;
	st.u64 	[%SP+2264], %rd1345;
	.loc	20 182 14
	bra.uni	$L__tmp6943;
$L__tmp6943:
	.loc	20 40 5
	ld.u64 	%rd1346, [%SP+2256];
	ld.f32 	%f1867, [%rd1346];
	ld.u64 	%rd1347, [%SP+2264];
	ld.f32 	%f1868, [%rd1347];
	add.f32 	%f1869, %f1867, %f1868;
	ld.u64 	%rd1348, [%SP+2256];
	ld.f32 	%f1870, [%rd1348+4];
	ld.u64 	%rd1349, [%SP+2264];
	ld.f32 	%f1871, [%rd1349+4];
	add.f32 	%f1872, %f1870, %f1871;
	ld.u64 	%rd1350, [%SP+2256];
	ld.f32 	%f1873, [%rd1350+8];
	ld.u64 	%rd1351, [%SP+2264];
	ld.f32 	%f1874, [%rd1351+8];
	add.f32 	%f1875, %f1873, %f1874;
	ld.u64 	%rd1352, [%SP+2256];
	ld.f32 	%f1876, [%rd1352+12];
	ld.u64 	%rd1353, [%SP+2264];
	ld.f32 	%f1877, [%rd1353+12];
	add.f32 	%f1878, %f1876, %f1877;
$L__tmp6944:
	.loc	20 40 12
	{ // callseq 460, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1869;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1872;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1875;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1878;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1879, %f1880, %f1881, %f1882}, [retval0+0];
	} // callseq 460
$L__tmp6945:
	.loc	20 182 14
	st.f32 	[%rd52+12], %f1882;
	st.f32 	[%rd52+8], %f1881;
	st.f32 	[%rd52+4], %f1880;
	st.f32 	[%rd52], %f1879;
	bra.uni 	$L__BB26_125;
$L__tmp6946:

$L__BB26_125:
	.loc	20 291 13
	bra.uni 	$L__BB26_156;
$L__tmp6947:

$L__BB26_126:
	.loc	20 0 13
	mov.b64 	%rd909, %rd42;
$L__tmp6948:
	.loc	20 295 60
	bra.uni	$L__tmp6949;
$L__tmp6949:
	.loc	17 907 5
	// begin inline asm
	call (%rd908), _optix_get_srt_motion_transform_from_handle, (%rd909);
	// end inline asm
$L__tmp6950:
	.loc	20 295 60
	mov.b64 	%rd910, %rd908;
	st.u64 	[%SP+3136], %rd910;
	.loc	20 296 13
	ld.u64 	%rd911, [%SP+3104];
	ld.u64 	%rd912, [%SP+3112];
	ld.u64 	%rd913, [%SP+3120];
	ld.u64 	%rd914, [%SP+3136];
	mov.b64 	%rd915, %rd911;
	st.u64 	[%SP+1976], %rd915;
	mov.b64 	%rd916, %rd912;
	st.u64 	[%SP+1984], %rd916;
	mov.b64 	%rd917, %rd913;
	st.u64 	[%SP+1992], %rd917;
	mov.b64 	%rd918, %rd914;
	st.u64 	[%SP+2000], %rd918;
	mov.f32 	%f26, %f22;
$L__tmp6951:
	.loc	20 296 13
	bra.uni	$L__tmp6952;
$L__tmp6952:
	.loc	20 260 5
	ld.u64 	%rd919, [%SP+2000];
	mov.b64 	%rd920, %rd919;
	st.u64 	[%SP+1808], %rd920;
	.loc	20 260 42
	bra.uni	$L__tmp6953;
$L__tmp6953:
	.loc	20 63 18
	mov.u32 	%r401, 0;
	mov.b32 	%r88, %r401;
$L__tmp6954:
	.loc	20 63 5
	mov.u32 	%r710, %r88;
$L__tmp6955:
	bra.uni 	$L__BB26_127;

$L__BB26_127:
	mov.u32 	%r89, %r710;
$L__tmp6956:
	cvt.s64.s32 	%rd921, %r89;
	setp.lt.u64 	%p98, %rd921, 160;
	not.pred 	%p99, %p98;
	@%p99 bra 	$L__BB26_129;
	bra.uni 	$L__BB26_128;

$L__BB26_128:
$L__tmp6957:
	.loc	20 64 9
	cvt.s64.s32 	%rd1226, %r89;
	add.u64 	%rd1227, %SP, 1816;
	add.s64 	%rd1228, %rd1227, %rd1226;
	ld.u64 	%rd1229, [%SP+1808];
	cvt.s64.s32 	%rd1230, %r89;
	add.s64 	%rd1224, %rd1229, %rd1230;
$L__tmp6958:
	.loc	20 64 40
	bra.uni	$L__tmp6959;
$L__tmp6959:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1223, %rd1224;
	// end inline asm
$L__tmp6960:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r481,%r482,%r483,%r484}, [%rd1223];
	// end inline asm
	st.u32 	[%SP+1792], %r481;
	st.u32 	[%SP+1796], %r482;
	st.u32 	[%SP+1800], %r483;
	st.u32 	[%SP+1804], %r484;
	.loc	20 56 5
	ld.u32 	%r485, [%SP+1792];
	ld.u32 	%r486, [%SP+1796];
	ld.u32 	%r487, [%SP+1800];
	ld.u32 	%r488, [%SP+1804];
$L__tmp6961:
	.loc	20 64 40
	st.u32 	[%rd1228+12], %r488;
	st.u32 	[%rd1228+8], %r487;
	st.u32 	[%rd1228+4], %r486;
	st.u32 	[%rd1228], %r485;
$L__tmp6962:
	.loc	20 63 42
	add.s32 	%r90, %r89, 16;
$L__tmp6963:
	mov.u32 	%r710, %r90;
$L__tmp6964:
	bra.uni 	$L__BB26_127;
$L__tmp6965:

$L__BB26_129:
	.loc	20 65 5
	ld.u64 	%rd922, [%SP+1816];
	ld.u16 	%rs20, [%SP+1824];
	ld.u16 	%rs21, [%SP+1826];
	ld.f32 	%f1206, [%SP+1828];
	ld.f32 	%f1207, [%SP+1832];
	ld.u32 	%r402, [%SP+1836];
	ld.u32 	%r403, [%SP+1840];
	ld.u32 	%r404, [%SP+1844];
	ld.f32 	%f1208, [%SP+1848];
	ld.f32 	%f1209, [%SP+1852];
	ld.f32 	%f1210, [%SP+1856];
	ld.f32 	%f1211, [%SP+1860];
	ld.f32 	%f1212, [%SP+1864];
	ld.f32 	%f1213, [%SP+1868];
	ld.f32 	%f1214, [%SP+1872];
	ld.f32 	%f1215, [%SP+1876];
	ld.f32 	%f1216, [%SP+1880];
	ld.f32 	%f1217, [%SP+1884];
	ld.f32 	%f1218, [%SP+1888];
	ld.f32 	%f1219, [%SP+1892];
	ld.f32 	%f1220, [%SP+1896];
	ld.f32 	%f1221, [%SP+1900];
	ld.f32 	%f1222, [%SP+1904];
	ld.f32 	%f1223, [%SP+1908];
	ld.f32 	%f1224, [%SP+1912];
	ld.f32 	%f1225, [%SP+1916];
	ld.f32 	%f1226, [%SP+1920];
	ld.f32 	%f1227, [%SP+1924];
	ld.f32 	%f1228, [%SP+1928];
	ld.f32 	%f1229, [%SP+1932];
	ld.f32 	%f1230, [%SP+1936];
	ld.f32 	%f1231, [%SP+1940];
	ld.f32 	%f1232, [%SP+1944];
	ld.f32 	%f1233, [%SP+1948];
	ld.f32 	%f1234, [%SP+1952];
	ld.f32 	%f1235, [%SP+1956];
	ld.f32 	%f1236, [%SP+1960];
	ld.f32 	%f1237, [%SP+1964];
	ld.f32 	%f1238, [%SP+1968];
	ld.f32 	%f1239, [%SP+1972];
$L__tmp6966:
	.loc	20 260 42
	st.f32 	[%SP+2252], %f1239;
	st.f32 	[%SP+2248], %f1238;
	st.f32 	[%SP+2244], %f1237;
	st.f32 	[%SP+2240], %f1236;
	st.f32 	[%SP+2236], %f1235;
	st.f32 	[%SP+2232], %f1234;
	st.f32 	[%SP+2228], %f1233;
	st.f32 	[%SP+2224], %f1232;
	st.f32 	[%SP+2220], %f1231;
	st.f32 	[%SP+2216], %f1230;
	st.f32 	[%SP+2212], %f1229;
	st.f32 	[%SP+2208], %f1228;
	st.f32 	[%SP+2204], %f1227;
	st.f32 	[%SP+2200], %f1226;
	st.f32 	[%SP+2196], %f1225;
	st.f32 	[%SP+2192], %f1224;
	st.f32 	[%SP+2188], %f1223;
	st.f32 	[%SP+2184], %f1222;
	st.f32 	[%SP+2180], %f1221;
	st.f32 	[%SP+2176], %f1220;
	st.f32 	[%SP+2172], %f1219;
	st.f32 	[%SP+2168], %f1218;
	st.f32 	[%SP+2164], %f1217;
	st.f32 	[%SP+2160], %f1216;
	st.f32 	[%SP+2156], %f1215;
	st.f32 	[%SP+2152], %f1214;
	st.f32 	[%SP+2148], %f1213;
	st.f32 	[%SP+2144], %f1212;
	st.f32 	[%SP+2140], %f1211;
	st.f32 	[%SP+2136], %f1210;
	st.f32 	[%SP+2132], %f1209;
	st.f32 	[%SP+2128], %f1208;
	st.u32 	[%SP+2124], %r404;
	st.u32 	[%SP+2120], %r403;
	st.u32 	[%SP+2116], %r402;
	st.f32 	[%SP+2112], %f1207;
	st.f32 	[%SP+2108], %f1206;
	st.u16 	[%SP+2106], %rs21;
	st.u16 	[%SP+2104], %rs20;
	st.u64 	[%SP+2096], %rd922;
	add.u64 	%rd923, %SP, 2096;
	add.s64 	%rd924, %rd923, 8;
	ld.u16 	%rs22, [%rd924+2];
	ld.f32 	%f1240, [%rd924+4];
	ld.f32 	%f1241, [%rd924+8];
	ld.u16 	%rs23, [%SP+2104];
	st.f32 	[%SP+2016], %f1241;
	st.f32 	[%SP+2012], %f1240;
	st.u16 	[%SP+2010], %rs22;
	st.u16 	[%SP+2008], %rs23;
	add.u64 	%rd925, %SP, 2020;
	mov.b64 	%rd926, %rd925;
$L__tmp6967:
	.loc	20 0 42
	add.u64 	%rd927, %SP, 2024;
	mov.b64 	%rd928, %rd927;
$L__tmp6968:
	add.u64 	%rd929, %SP, 2008;
	mov.b64 	%rd930, %rd929;
	st.u64 	[%SP+1776], %rd930;
	mov.f32 	%f1242, %f26;
$L__tmp6969:
	.loc	20 260 5
	bra.uni	$L__tmp6970;
$L__tmp6970:
	.loc	20 217 27
	ld.u64 	%rd931, [%SP+1776];
	ld.f32 	%f1243, [%rd931+4];
	mov.f32 	%f1244, %f1243;
$L__tmp6971:
	.loc	20 218 25
	ld.u64 	%rd932, [%SP+1776];
	ld.f32 	%f1245, [%rd932+8];
	mov.f32 	%f1246, %f1245;
$L__tmp6972:
	.loc	20 219 30
	ld.u64 	%rd933, [%SP+1776];
	ld.u16 	%rs24, [%rd933];
	cvt.u32.u16 	%r405, %rs24;
	sub.s32 	%r406, %r405, 1;
	cvt.rn.f32.s32 	%f1247, %r406;
$L__tmp6973:
	.loc	20 224 22
	sub.f32 	%f1248, %f1242, %f1244;
	mul.f32 	%f1249, %f1248, %f1247;
	sub.f32 	%f1250, %f1246, %f1244;
	div.rn.f32 	%f1251, %f1249, %f1250;
	.loc	20 224 34
	{ // callseq 432, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1247;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1251;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3minEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f1252, [retval0+0];
	} // callseq 432
	.loc	20 224 24
	mov.f32 	%f1253, 0f00000000;
	{ // callseq 433, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1253;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1252;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3maxEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f1254, [retval0+0];
$L__tmp6974:
	} // callseq 433
	.loc	20 225 26
	{ // callseq 434, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1254;
	.param .b32 retval0;
	call.uni (retval0), 
	floorf, 
	(
	param0
	);
	ld.param.f32 	%f1255, [retval0+0];
$L__tmp6975:
	} // callseq 434
	.loc	20 227 5
	sub.f32 	%f1256, %f1254, %f1255;
	st.f32 	[%rd926], %f1256;
	.loc	20 228 5
	cvt.rzi.s32.f32 	%r407, %f1255;
	st.u32 	[%rd928], %r407;
$L__tmp6976:
	.loc	20 263 27
	ld.u64 	%rd934, [%SP+2000];
	add.s64 	%rd935, %rd934, 32;
	ld.u32 	%r408, [%SP+2024];
	cvt.s64.s32 	%rd936, %r408;
	shl.b64 	%rd937, %rd936, 6;
	add.s64 	%rd938, %rd935, %rd937;
$L__tmp6977:
	.loc	20 0 27
	add.u64 	%rd939, %SP, 4800;
	.loc	20 267 5
	add.s64 	%rd54, %rd939, 16;
	add.s64 	%rd55, %rd939, 32;
	add.s64 	%rd56, %rd939, 48;
	ld.f32 	%f1257, [%SP+2020];
	mov.b64 	%rd940, %rd939;
	st.u64 	[%SP+1568], %rd940;
$L__tmp6978:
	.loc	20 0 5
	mov.b64 	%rd941, %rd938;
	st.u64 	[%SP+1576], %rd941;
	mov.f32 	%f27, %f1257;
$L__tmp6979:
	.loc	20 267 5
	bra.uni	$L__tmp6980;
$L__tmp6980:
	.loc	20 193 5
	ld.u64 	%rd57, [%SP+1568];
	ld.u64 	%rd942, [%SP+1576];
	mov.b64 	%rd943, %rd942;
	st.u64 	[%SP+1536], %rd943;
	.loc	20 193 12
	bra.uni	$L__tmp6981;
$L__tmp6981:
	.loc	20 63 18
	mov.u32 	%r409, 0;
	mov.b32 	%r91, %r409;
$L__tmp6982:
	.loc	20 63 5
	mov.u32 	%r711, %r91;
$L__tmp6983:
	bra.uni 	$L__BB26_130;

$L__BB26_130:
	mov.u32 	%r92, %r711;
$L__tmp6984:
	cvt.s64.s32 	%rd944, %r92;
	setp.lt.u64 	%p100, %rd944, 16;
	not.pred 	%p101, %p100;
	@%p101 bra 	$L__BB26_132;
	bra.uni 	$L__BB26_131;

$L__BB26_131:
$L__tmp6985:
	.loc	20 64 9
	cvt.s64.s32 	%rd1218, %r92;
	add.u64 	%rd1219, %SP, 1552;
	add.s64 	%rd1220, %rd1219, %rd1218;
	ld.u64 	%rd1221, [%SP+1536];
	cvt.s64.s32 	%rd1222, %r92;
	add.s64 	%rd1216, %rd1221, %rd1222;
$L__tmp6986:
	.loc	20 64 40
	bra.uni	$L__tmp6987;
$L__tmp6987:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1215, %rd1216;
	// end inline asm
$L__tmp6988:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r473,%r474,%r475,%r476}, [%rd1215];
	// end inline asm
	st.u32 	[%SP+1520], %r473;
	st.u32 	[%SP+1524], %r474;
	st.u32 	[%SP+1528], %r475;
	st.u32 	[%SP+1532], %r476;
	.loc	20 56 5
	ld.u32 	%r477, [%SP+1520];
	ld.u32 	%r478, [%SP+1524];
	ld.u32 	%r479, [%SP+1528];
	ld.u32 	%r480, [%SP+1532];
$L__tmp6989:
	.loc	20 64 40
	st.u32 	[%rd1220+12], %r480;
	st.u32 	[%rd1220+8], %r479;
	st.u32 	[%rd1220+4], %r478;
	st.u32 	[%rd1220], %r477;
$L__tmp6990:
	.loc	20 63 42
	add.s32 	%r93, %r92, 16;
$L__tmp6991:
	mov.u32 	%r711, %r93;
$L__tmp6992:
	bra.uni 	$L__BB26_130;
$L__tmp6993:

$L__BB26_132:
	.loc	20 65 5
	ld.f32 	%f1258, [%SP+1552];
	ld.f32 	%f1259, [%SP+1556];
	ld.f32 	%f1260, [%SP+1560];
	ld.f32 	%f1261, [%SP+1564];
$L__tmp6994:
	.loc	20 193 12
	st.f32 	[%rd57+12], %f1261;
	st.f32 	[%rd57+8], %f1260;
	st.f32 	[%rd57+4], %f1259;
	st.f32 	[%rd57], %f1258;
	.loc	20 194 5
	ld.u64 	%rd945, [%SP+1576];
	add.s64 	%rd58, %rd945, 16;
$L__tmp6995:
	.loc	20 194 12
	bra.uni	$L__tmp6996;
$L__tmp6996:
	.loc	20 63 18
	mov.u32 	%r410, 0;
	mov.b32 	%r94, %r410;
$L__tmp6997:
	.loc	20 63 5
	mov.u32 	%r712, %r94;
$L__tmp6998:
	bra.uni 	$L__BB26_133;

$L__BB26_133:
	mov.u32 	%r95, %r712;
$L__tmp6999:
	cvt.s64.s32 	%rd946, %r95;
	setp.lt.u64 	%p102, %rd946, 16;
	not.pred 	%p103, %p102;
	@%p103 bra 	$L__BB26_135;
	bra.uni 	$L__BB26_134;

$L__BB26_134:
$L__tmp7000:
	.loc	20 64 9
	cvt.s64.s32 	%rd1211, %r95;
	add.u64 	%rd1212, %SP, 1504;
	add.s64 	%rd1213, %rd1212, %rd1211;
	cvt.s64.s32 	%rd1214, %r95;
	add.s64 	%rd1209, %rd58, %rd1214;
$L__tmp7001:
	.loc	20 64 40
	bra.uni	$L__tmp7002;
$L__tmp7002:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1208, %rd1209;
	// end inline asm
$L__tmp7003:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r465,%r466,%r467,%r468}, [%rd1208];
	// end inline asm
	st.u32 	[%SP+1488], %r465;
	st.u32 	[%SP+1492], %r466;
	st.u32 	[%SP+1496], %r467;
	st.u32 	[%SP+1500], %r468;
	.loc	20 56 5
	ld.u32 	%r469, [%SP+1488];
	ld.u32 	%r470, [%SP+1492];
	ld.u32 	%r471, [%SP+1496];
	ld.u32 	%r472, [%SP+1500];
$L__tmp7004:
	.loc	20 64 40
	st.u32 	[%rd1213+12], %r472;
	st.u32 	[%rd1213+8], %r471;
	st.u32 	[%rd1213+4], %r470;
	st.u32 	[%rd1213], %r469;
$L__tmp7005:
	.loc	20 63 42
	add.s32 	%r96, %r95, 16;
$L__tmp7006:
	mov.u32 	%r712, %r96;
$L__tmp7007:
	bra.uni 	$L__BB26_133;
$L__tmp7008:

$L__BB26_135:
	.loc	20 65 5
	ld.f32 	%f1262, [%SP+1504];
	ld.f32 	%f1263, [%SP+1508];
	ld.f32 	%f1264, [%SP+1512];
	ld.f32 	%f1265, [%SP+1516];
$L__tmp7009:
	.loc	20 194 12
	st.f32 	[%rd54+12], %f1265;
	st.f32 	[%rd54+8], %f1264;
	st.f32 	[%rd54+4], %f1263;
	st.f32 	[%rd54], %f1262;
	.loc	20 195 5
	ld.u64 	%rd947, [%SP+1576];
	add.s64 	%rd59, %rd947, 32;
$L__tmp7010:
	.loc	20 195 12
	bra.uni	$L__tmp7011;
$L__tmp7011:
	.loc	20 63 18
	mov.u32 	%r411, 0;
	mov.b32 	%r97, %r411;
$L__tmp7012:
	.loc	20 63 5
	mov.u32 	%r713, %r97;
$L__tmp7013:
	bra.uni 	$L__BB26_136;

$L__BB26_136:
	mov.u32 	%r98, %r713;
$L__tmp7014:
	cvt.s64.s32 	%rd948, %r98;
	setp.lt.u64 	%p104, %rd948, 16;
	not.pred 	%p105, %p104;
	@%p105 bra 	$L__BB26_138;
	bra.uni 	$L__BB26_137;

$L__BB26_137:
$L__tmp7015:
	.loc	20 64 9
	cvt.s64.s32 	%rd1204, %r98;
	add.u64 	%rd1205, %SP, 1472;
	add.s64 	%rd1206, %rd1205, %rd1204;
	cvt.s64.s32 	%rd1207, %r98;
	add.s64 	%rd1202, %rd59, %rd1207;
$L__tmp7016:
	.loc	20 64 40
	bra.uni	$L__tmp7017;
$L__tmp7017:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1201, %rd1202;
	// end inline asm
$L__tmp7018:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r457,%r458,%r459,%r460}, [%rd1201];
	// end inline asm
	st.u32 	[%SP+1456], %r457;
	st.u32 	[%SP+1460], %r458;
	st.u32 	[%SP+1464], %r459;
	st.u32 	[%SP+1468], %r460;
	.loc	20 56 5
	ld.u32 	%r461, [%SP+1456];
	ld.u32 	%r462, [%SP+1460];
	ld.u32 	%r463, [%SP+1464];
	ld.u32 	%r464, [%SP+1468];
$L__tmp7019:
	.loc	20 64 40
	st.u32 	[%rd1206+12], %r464;
	st.u32 	[%rd1206+8], %r463;
	st.u32 	[%rd1206+4], %r462;
	st.u32 	[%rd1206], %r461;
$L__tmp7020:
	.loc	20 63 42
	add.s32 	%r99, %r98, 16;
$L__tmp7021:
	mov.u32 	%r713, %r99;
$L__tmp7022:
	bra.uni 	$L__BB26_136;
$L__tmp7023:

$L__BB26_138:
	.loc	20 65 5
	ld.f32 	%f1266, [%SP+1472];
	ld.f32 	%f1267, [%SP+1476];
	ld.f32 	%f1268, [%SP+1480];
	ld.f32 	%f1269, [%SP+1484];
$L__tmp7024:
	.loc	20 195 12
	st.f32 	[%rd55+12], %f1269;
	st.f32 	[%rd55+8], %f1268;
	st.f32 	[%rd55+4], %f1267;
	st.f32 	[%rd55], %f1266;
	.loc	20 196 5
	ld.u64 	%rd949, [%SP+1576];
	add.s64 	%rd60, %rd949, 48;
$L__tmp7025:
	.loc	20 196 12
	bra.uni	$L__tmp7026;
$L__tmp7026:
	.loc	20 63 18
	mov.u32 	%r412, 0;
	mov.b32 	%r100, %r412;
$L__tmp7027:
	.loc	20 63 5
	mov.u32 	%r714, %r100;
$L__tmp7028:
	bra.uni 	$L__BB26_139;

$L__BB26_139:
	mov.u32 	%r101, %r714;
$L__tmp7029:
	cvt.s64.s32 	%rd950, %r101;
	setp.lt.u64 	%p106, %rd950, 16;
	not.pred 	%p107, %p106;
	@%p107 bra 	$L__BB26_141;
	bra.uni 	$L__BB26_140;

$L__BB26_140:
$L__tmp7030:
	.loc	20 64 9
	cvt.s64.s32 	%rd1197, %r101;
	add.u64 	%rd1198, %SP, 1440;
	add.s64 	%rd1199, %rd1198, %rd1197;
	cvt.s64.s32 	%rd1200, %r101;
	add.s64 	%rd1195, %rd60, %rd1200;
$L__tmp7031:
	.loc	20 64 40
	bra.uni	$L__tmp7032;
$L__tmp7032:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1194, %rd1195;
	// end inline asm
$L__tmp7033:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r449,%r450,%r451,%r452}, [%rd1194];
	// end inline asm
	st.u32 	[%SP+1424], %r449;
	st.u32 	[%SP+1428], %r450;
	st.u32 	[%SP+1432], %r451;
	st.u32 	[%SP+1436], %r452;
	.loc	20 56 5
	ld.u32 	%r453, [%SP+1424];
	ld.u32 	%r454, [%SP+1428];
	ld.u32 	%r455, [%SP+1432];
	ld.u32 	%r456, [%SP+1436];
$L__tmp7034:
	.loc	20 64 40
	st.u32 	[%rd1199+12], %r456;
	st.u32 	[%rd1199+8], %r455;
	st.u32 	[%rd1199+4], %r454;
	st.u32 	[%rd1199], %r453;
$L__tmp7035:
	.loc	20 63 42
	add.s32 	%r102, %r101, 16;
$L__tmp7036:
	mov.u32 	%r714, %r102;
$L__tmp7037:
	bra.uni 	$L__BB26_139;
$L__tmp7038:

$L__BB26_141:
	.loc	20 65 5
	ld.f32 	%f1270, [%SP+1440];
	ld.f32 	%f1271, [%SP+1444];
	ld.f32 	%f1272, [%SP+1448];
	ld.f32 	%f1273, [%SP+1452];
$L__tmp7039:
	.loc	20 196 12
	st.f32 	[%rd56+12], %f1273;
	st.f32 	[%rd56+8], %f1272;
	st.f32 	[%rd56+4], %f1271;
	st.f32 	[%rd56], %f1270;
	.loc	20 199 5
	setp.gt.f32 	%p108, %f27, 0f00000000;
	not.pred 	%p109, %p108;
	@%p109 bra 	$L__BB26_155;
	bra.uni 	$L__BB26_142;

$L__BB26_142:
$L__tmp7040:
	.loc	20 201 24
	mov.f32 	%f1274, 0f3F800000;
	sub.f32 	%f28, %f1274, %f27;
$L__tmp7041:
	.loc	20 202 9
	ld.u64 	%rd61, [%SP+1568];
	ld.u64 	%rd951, [%SP+1568];
	mov.b64 	%rd952, %rd951;
	st.u64 	[%SP+1408], %rd952;
	mov.f32 	%f1275, %f28;
$L__tmp7042:
	.loc	20 202 32
	bra.uni	$L__tmp7043;
$L__tmp7043:
	.loc	20 45 5
	ld.u64 	%rd953, [%SP+1408];
	ld.f32 	%f1276, [%rd953];
	mul.f32 	%f1277, %f1276, %f1275;
	ld.u64 	%rd954, [%SP+1408];
	ld.f32 	%f1278, [%rd954+4];
	mul.f32 	%f1279, %f1278, %f1275;
	ld.u64 	%rd955, [%SP+1408];
	ld.f32 	%f1280, [%rd955+8];
	mul.f32 	%f1281, %f1280, %f1275;
	ld.u64 	%rd956, [%SP+1408];
	ld.f32 	%f1282, [%rd956+12];
	mul.f32 	%f1283, %f1282, %f1275;
$L__tmp7044:
	.loc	20 45 12
	{ // callseq 435, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1277;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1279;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1281;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1283;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1284, %f1285, %f1286, %f1287}, [retval0+0];
	} // callseq 435
$L__tmp7045:
	.loc	20 202 32
	st.f32 	[%SP+1596], %f1287;
	st.f32 	[%SP+1592], %f1286;
	st.f32 	[%SP+1588], %f1285;
	st.f32 	[%SP+1584], %f1284;
	ld.u64 	%rd957, [%SP+1576];
	add.s64 	%rd62, %rd957, 64;
$L__tmp7046:
	.loc	20 202 76
	bra.uni	$L__tmp7047;
$L__tmp7047:
	.loc	20 63 18
	mov.u32 	%r413, 0;
	mov.b32 	%r103, %r413;
$L__tmp7048:
	.loc	20 63 5
	mov.u32 	%r715, %r103;
$L__tmp7049:
	bra.uni 	$L__BB26_143;

$L__BB26_143:
	mov.u32 	%r104, %r715;
$L__tmp7050:
	cvt.s64.s32 	%rd958, %r104;
	setp.lt.u64 	%p110, %rd958, 16;
	not.pred 	%p111, %p110;
	@%p111 bra 	$L__BB26_145;
	bra.uni 	$L__BB26_144;

$L__BB26_144:
$L__tmp7051:
	.loc	20 64 9
	cvt.s64.s32 	%rd1190, %r104;
	add.u64 	%rd1191, %SP, 1392;
	add.s64 	%rd1192, %rd1191, %rd1190;
	cvt.s64.s32 	%rd1193, %r104;
	add.s64 	%rd1188, %rd62, %rd1193;
$L__tmp7052:
	.loc	20 64 40
	bra.uni	$L__tmp7053;
$L__tmp7053:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1187, %rd1188;
	// end inline asm
$L__tmp7054:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r441,%r442,%r443,%r444}, [%rd1187];
	// end inline asm
	st.u32 	[%SP+1376], %r441;
	st.u32 	[%SP+1380], %r442;
	st.u32 	[%SP+1384], %r443;
	st.u32 	[%SP+1388], %r444;
	.loc	20 56 5
	ld.u32 	%r445, [%SP+1376];
	ld.u32 	%r446, [%SP+1380];
	ld.u32 	%r447, [%SP+1384];
	ld.u32 	%r448, [%SP+1388];
$L__tmp7055:
	.loc	20 64 40
	st.u32 	[%rd1192+12], %r448;
	st.u32 	[%rd1192+8], %r447;
	st.u32 	[%rd1192+4], %r446;
	st.u32 	[%rd1192], %r445;
$L__tmp7056:
	.loc	20 63 42
	add.s32 	%r105, %r104, 16;
$L__tmp7057:
	mov.u32 	%r715, %r105;
$L__tmp7058:
	bra.uni 	$L__BB26_143;
$L__tmp7059:

$L__BB26_145:
	.loc	20 65 5
	ld.f32 	%f1288, [%SP+1392];
	ld.f32 	%f1289, [%SP+1396];
	ld.f32 	%f1290, [%SP+1400];
	ld.f32 	%f1291, [%SP+1404];
$L__tmp7060:
	.loc	20 202 76
	st.f32 	[%SP+1628], %f1291;
	st.f32 	[%SP+1624], %f1290;
	st.f32 	[%SP+1620], %f1289;
	st.f32 	[%SP+1616], %f1288;
	add.u64 	%rd959, %SP, 1616;
	mov.b64 	%rd960, %rd959;
	st.u64 	[%SP+1368], %rd960;
	mov.f32 	%f1292, %f27;
$L__tmp7061:
	.loc	20 202 60
	bra.uni	$L__tmp7062;
$L__tmp7062:
	.loc	20 45 5
	ld.u64 	%rd961, [%SP+1368];
	ld.f32 	%f1293, [%rd961];
	mul.f32 	%f1294, %f1293, %f1292;
	ld.u64 	%rd962, [%SP+1368];
	ld.f32 	%f1295, [%rd962+4];
	mul.f32 	%f1296, %f1295, %f1292;
	ld.u64 	%rd963, [%SP+1368];
	ld.f32 	%f1297, [%rd963+8];
	mul.f32 	%f1298, %f1297, %f1292;
	ld.u64 	%rd964, [%SP+1368];
	ld.f32 	%f1299, [%rd964+12];
	mul.f32 	%f1300, %f1299, %f1292;
$L__tmp7063:
	.loc	20 45 12
	{ // callseq 436, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1294;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1296;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1298;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1300;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1301, %f1302, %f1303, %f1304}, [retval0+0];
	} // callseq 436
$L__tmp7064:
	.loc	20 202 60
	st.f32 	[%SP+1612], %f1304;
	st.f32 	[%SP+1608], %f1303;
	st.f32 	[%SP+1604], %f1302;
	st.f32 	[%SP+1600], %f1301;
	add.u64 	%rd965, %SP, 1584;
	mov.b64 	%rd966, %rd965;
	st.u64 	[%SP+1352], %rd966;
	add.u64 	%rd967, %SP, 1600;
	mov.b64 	%rd968, %rd967;
	st.u64 	[%SP+1360], %rd968;
	.loc	20 202 16
	bra.uni	$L__tmp7065;
$L__tmp7065:
	.loc	20 40 5
	ld.u64 	%rd969, [%SP+1352];
	ld.f32 	%f1305, [%rd969];
	ld.u64 	%rd970, [%SP+1360];
	ld.f32 	%f1306, [%rd970];
	add.f32 	%f1307, %f1305, %f1306;
	ld.u64 	%rd971, [%SP+1352];
	ld.f32 	%f1308, [%rd971+4];
	ld.u64 	%rd972, [%SP+1360];
	ld.f32 	%f1309, [%rd972+4];
	add.f32 	%f1310, %f1308, %f1309;
	ld.u64 	%rd973, [%SP+1352];
	ld.f32 	%f1311, [%rd973+8];
	ld.u64 	%rd974, [%SP+1360];
	ld.f32 	%f1312, [%rd974+8];
	add.f32 	%f1313, %f1311, %f1312;
	ld.u64 	%rd975, [%SP+1352];
	ld.f32 	%f1314, [%rd975+12];
	ld.u64 	%rd976, [%SP+1360];
	ld.f32 	%f1315, [%rd976+12];
	add.f32 	%f1316, %f1314, %f1315;
$L__tmp7066:
	.loc	20 40 12
	{ // callseq 437, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1307;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1310;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1313;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1316;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1317, %f1318, %f1319, %f1320}, [retval0+0];
	} // callseq 437
$L__tmp7067:
	.loc	20 202 16
	st.f32 	[%rd61+12], %f1320;
	st.f32 	[%rd61+8], %f1319;
	st.f32 	[%rd61+4], %f1318;
	st.f32 	[%rd61], %f1317;
	mov.b64 	%rd977, %rd54;
	st.u64 	[%SP+1344], %rd977;
	mov.f32 	%f1321, %f28;
$L__tmp7068:
	.loc	20 203 32
	bra.uni	$L__tmp7069;
$L__tmp7069:
	.loc	20 45 5
	ld.u64 	%rd978, [%SP+1344];
	ld.f32 	%f1322, [%rd978];
	mul.f32 	%f1323, %f1322, %f1321;
	ld.u64 	%rd979, [%SP+1344];
	ld.f32 	%f1324, [%rd979+4];
	mul.f32 	%f1325, %f1324, %f1321;
	ld.u64 	%rd980, [%SP+1344];
	ld.f32 	%f1326, [%rd980+8];
	mul.f32 	%f1327, %f1326, %f1321;
	ld.u64 	%rd981, [%SP+1344];
	ld.f32 	%f1328, [%rd981+12];
	mul.f32 	%f1329, %f1328, %f1321;
$L__tmp7070:
	.loc	20 45 12
	{ // callseq 438, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1323;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1325;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1327;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1329;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1330, %f1331, %f1332, %f1333}, [retval0+0];
	} // callseq 438
$L__tmp7071:
	.loc	20 203 32
	st.f32 	[%SP+1644], %f1333;
	st.f32 	[%SP+1640], %f1332;
	st.f32 	[%SP+1636], %f1331;
	st.f32 	[%SP+1632], %f1330;
	ld.u64 	%rd982, [%SP+1576];
	add.s64 	%rd63, %rd982, 80;
$L__tmp7072:
	.loc	20 203 76
	bra.uni	$L__tmp7073;
$L__tmp7073:
	.loc	20 63 18
	mov.u32 	%r414, 0;
	mov.b32 	%r106, %r414;
$L__tmp7074:
	.loc	20 63 5
	mov.u32 	%r716, %r106;
$L__tmp7075:
	bra.uni 	$L__BB26_146;

$L__BB26_146:
	mov.u32 	%r107, %r716;
$L__tmp7076:
	cvt.s64.s32 	%rd983, %r107;
	setp.lt.u64 	%p112, %rd983, 16;
	not.pred 	%p113, %p112;
	@%p113 bra 	$L__BB26_148;
	bra.uni 	$L__BB26_147;

$L__BB26_147:
$L__tmp7077:
	.loc	20 64 9
	cvt.s64.s32 	%rd1183, %r107;
	add.u64 	%rd1184, %SP, 1328;
	add.s64 	%rd1185, %rd1184, %rd1183;
	cvt.s64.s32 	%rd1186, %r107;
	add.s64 	%rd1181, %rd63, %rd1186;
$L__tmp7078:
	.loc	20 64 40
	bra.uni	$L__tmp7079;
$L__tmp7079:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1180, %rd1181;
	// end inline asm
$L__tmp7080:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r433,%r434,%r435,%r436}, [%rd1180];
	// end inline asm
	st.u32 	[%SP+1312], %r433;
	st.u32 	[%SP+1316], %r434;
	st.u32 	[%SP+1320], %r435;
	st.u32 	[%SP+1324], %r436;
	.loc	20 56 5
	ld.u32 	%r437, [%SP+1312];
	ld.u32 	%r438, [%SP+1316];
	ld.u32 	%r439, [%SP+1320];
	ld.u32 	%r440, [%SP+1324];
$L__tmp7081:
	.loc	20 64 40
	st.u32 	[%rd1185+12], %r440;
	st.u32 	[%rd1185+8], %r439;
	st.u32 	[%rd1185+4], %r438;
	st.u32 	[%rd1185], %r437;
$L__tmp7082:
	.loc	20 63 42
	add.s32 	%r108, %r107, 16;
$L__tmp7083:
	mov.u32 	%r716, %r108;
$L__tmp7084:
	bra.uni 	$L__BB26_146;
$L__tmp7085:

$L__BB26_148:
	.loc	20 65 5
	ld.f32 	%f1334, [%SP+1328];
	ld.f32 	%f1335, [%SP+1332];
	ld.f32 	%f1336, [%SP+1336];
	ld.f32 	%f1337, [%SP+1340];
$L__tmp7086:
	.loc	20 203 76
	st.f32 	[%SP+1676], %f1337;
	st.f32 	[%SP+1672], %f1336;
	st.f32 	[%SP+1668], %f1335;
	st.f32 	[%SP+1664], %f1334;
	add.u64 	%rd984, %SP, 1664;
	mov.b64 	%rd985, %rd984;
	st.u64 	[%SP+1304], %rd985;
	mov.f32 	%f1338, %f27;
$L__tmp7087:
	.loc	20 203 60
	bra.uni	$L__tmp7088;
$L__tmp7088:
	.loc	20 45 5
	ld.u64 	%rd986, [%SP+1304];
	ld.f32 	%f1339, [%rd986];
	mul.f32 	%f1340, %f1339, %f1338;
	ld.u64 	%rd987, [%SP+1304];
	ld.f32 	%f1341, [%rd987+4];
	mul.f32 	%f1342, %f1341, %f1338;
	ld.u64 	%rd988, [%SP+1304];
	ld.f32 	%f1343, [%rd988+8];
	mul.f32 	%f1344, %f1343, %f1338;
	ld.u64 	%rd989, [%SP+1304];
	ld.f32 	%f1345, [%rd989+12];
	mul.f32 	%f1346, %f1345, %f1338;
$L__tmp7089:
	.loc	20 45 12
	{ // callseq 439, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1340;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1342;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1344;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1346;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1347, %f1348, %f1349, %f1350}, [retval0+0];
	} // callseq 439
$L__tmp7090:
	.loc	20 203 60
	st.f32 	[%SP+1660], %f1350;
	st.f32 	[%SP+1656], %f1349;
	st.f32 	[%SP+1652], %f1348;
	st.f32 	[%SP+1648], %f1347;
	add.u64 	%rd990, %SP, 1632;
	mov.b64 	%rd991, %rd990;
	st.u64 	[%SP+1288], %rd991;
	add.u64 	%rd992, %SP, 1648;
	mov.b64 	%rd993, %rd992;
	st.u64 	[%SP+1296], %rd993;
	.loc	20 203 16
	bra.uni	$L__tmp7091;
$L__tmp7091:
	.loc	20 40 5
	ld.u64 	%rd994, [%SP+1288];
	ld.f32 	%f1351, [%rd994];
	ld.u64 	%rd995, [%SP+1296];
	ld.f32 	%f1352, [%rd995];
	add.f32 	%f1353, %f1351, %f1352;
	ld.u64 	%rd996, [%SP+1288];
	ld.f32 	%f1354, [%rd996+4];
	ld.u64 	%rd997, [%SP+1296];
	ld.f32 	%f1355, [%rd997+4];
	add.f32 	%f1356, %f1354, %f1355;
	ld.u64 	%rd998, [%SP+1288];
	ld.f32 	%f1357, [%rd998+8];
	ld.u64 	%rd999, [%SP+1296];
	ld.f32 	%f1358, [%rd999+8];
	add.f32 	%f1359, %f1357, %f1358;
	ld.u64 	%rd1000, [%SP+1288];
	ld.f32 	%f1360, [%rd1000+12];
	ld.u64 	%rd1001, [%SP+1296];
	ld.f32 	%f1361, [%rd1001+12];
	add.f32 	%f1362, %f1360, %f1361;
$L__tmp7092:
	.loc	20 40 12
	{ // callseq 440, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1353;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1356;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1359;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1362;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1363, %f1364, %f1365, %f1366}, [retval0+0];
	} // callseq 440
$L__tmp7093:
	.loc	20 203 16
	st.f32 	[%rd54+12], %f1366;
	st.f32 	[%rd54+8], %f1365;
	st.f32 	[%rd54+4], %f1364;
	st.f32 	[%rd54], %f1363;
	mov.b64 	%rd1002, %rd55;
	st.u64 	[%SP+1280], %rd1002;
	mov.f32 	%f1367, %f28;
$L__tmp7094:
	.loc	20 204 32
	bra.uni	$L__tmp7095;
$L__tmp7095:
	.loc	20 45 5
	ld.u64 	%rd1003, [%SP+1280];
	ld.f32 	%f1368, [%rd1003];
	mul.f32 	%f1369, %f1368, %f1367;
	ld.u64 	%rd1004, [%SP+1280];
	ld.f32 	%f1370, [%rd1004+4];
	mul.f32 	%f1371, %f1370, %f1367;
	ld.u64 	%rd1005, [%SP+1280];
	ld.f32 	%f1372, [%rd1005+8];
	mul.f32 	%f1373, %f1372, %f1367;
	ld.u64 	%rd1006, [%SP+1280];
	ld.f32 	%f1374, [%rd1006+12];
	mul.f32 	%f1375, %f1374, %f1367;
$L__tmp7096:
	.loc	20 45 12
	{ // callseq 441, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1369;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1371;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1373;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1375;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1376, %f1377, %f1378, %f1379}, [retval0+0];
	} // callseq 441
$L__tmp7097:
	.loc	20 204 32
	st.f32 	[%SP+1692], %f1379;
	st.f32 	[%SP+1688], %f1378;
	st.f32 	[%SP+1684], %f1377;
	st.f32 	[%SP+1680], %f1376;
	ld.u64 	%rd1007, [%SP+1576];
	add.s64 	%rd64, %rd1007, 96;
$L__tmp7098:
	.loc	20 204 76
	bra.uni	$L__tmp7099;
$L__tmp7099:
	.loc	20 63 18
	mov.u32 	%r415, 0;
	mov.b32 	%r109, %r415;
$L__tmp7100:
	.loc	20 63 5
	mov.u32 	%r717, %r109;
$L__tmp7101:
	bra.uni 	$L__BB26_149;

$L__BB26_149:
	mov.u32 	%r110, %r717;
$L__tmp7102:
	cvt.s64.s32 	%rd1008, %r110;
	setp.lt.u64 	%p114, %rd1008, 16;
	not.pred 	%p115, %p114;
	@%p115 bra 	$L__BB26_151;
	bra.uni 	$L__BB26_150;

$L__BB26_150:
$L__tmp7103:
	.loc	20 64 9
	cvt.s64.s32 	%rd1176, %r110;
	add.u64 	%rd1177, %SP, 1264;
	add.s64 	%rd1178, %rd1177, %rd1176;
	cvt.s64.s32 	%rd1179, %r110;
	add.s64 	%rd1174, %rd64, %rd1179;
$L__tmp7104:
	.loc	20 64 40
	bra.uni	$L__tmp7105;
$L__tmp7105:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1173, %rd1174;
	// end inline asm
$L__tmp7106:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r425,%r426,%r427,%r428}, [%rd1173];
	// end inline asm
	st.u32 	[%SP+1248], %r425;
	st.u32 	[%SP+1252], %r426;
	st.u32 	[%SP+1256], %r427;
	st.u32 	[%SP+1260], %r428;
	.loc	20 56 5
	ld.u32 	%r429, [%SP+1248];
	ld.u32 	%r430, [%SP+1252];
	ld.u32 	%r431, [%SP+1256];
	ld.u32 	%r432, [%SP+1260];
$L__tmp7107:
	.loc	20 64 40
	st.u32 	[%rd1178+12], %r432;
	st.u32 	[%rd1178+8], %r431;
	st.u32 	[%rd1178+4], %r430;
	st.u32 	[%rd1178], %r429;
$L__tmp7108:
	.loc	20 63 42
	add.s32 	%r111, %r110, 16;
$L__tmp7109:
	mov.u32 	%r717, %r111;
$L__tmp7110:
	bra.uni 	$L__BB26_149;
$L__tmp7111:

$L__BB26_151:
	.loc	20 65 5
	ld.f32 	%f1380, [%SP+1264];
	ld.f32 	%f1381, [%SP+1268];
	ld.f32 	%f1382, [%SP+1272];
	ld.f32 	%f1383, [%SP+1276];
$L__tmp7112:
	.loc	20 204 76
	st.f32 	[%SP+1724], %f1383;
	st.f32 	[%SP+1720], %f1382;
	st.f32 	[%SP+1716], %f1381;
	st.f32 	[%SP+1712], %f1380;
	add.u64 	%rd1009, %SP, 1712;
	mov.b64 	%rd1010, %rd1009;
	st.u64 	[%SP+1240], %rd1010;
	mov.f32 	%f1384, %f27;
$L__tmp7113:
	.loc	20 204 60
	bra.uni	$L__tmp7114;
$L__tmp7114:
	.loc	20 45 5
	ld.u64 	%rd1011, [%SP+1240];
	ld.f32 	%f1385, [%rd1011];
	mul.f32 	%f1386, %f1385, %f1384;
	ld.u64 	%rd1012, [%SP+1240];
	ld.f32 	%f1387, [%rd1012+4];
	mul.f32 	%f1388, %f1387, %f1384;
	ld.u64 	%rd1013, [%SP+1240];
	ld.f32 	%f1389, [%rd1013+8];
	mul.f32 	%f1390, %f1389, %f1384;
	ld.u64 	%rd1014, [%SP+1240];
	ld.f32 	%f1391, [%rd1014+12];
	mul.f32 	%f1392, %f1391, %f1384;
$L__tmp7115:
	.loc	20 45 12
	{ // callseq 442, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1386;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1388;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1390;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1392;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1393, %f1394, %f1395, %f1396}, [retval0+0];
	} // callseq 442
$L__tmp7116:
	.loc	20 204 60
	st.f32 	[%SP+1708], %f1396;
	st.f32 	[%SP+1704], %f1395;
	st.f32 	[%SP+1700], %f1394;
	st.f32 	[%SP+1696], %f1393;
	add.u64 	%rd1015, %SP, 1680;
	mov.b64 	%rd1016, %rd1015;
	st.u64 	[%SP+1224], %rd1016;
	add.u64 	%rd1017, %SP, 1696;
	mov.b64 	%rd1018, %rd1017;
	st.u64 	[%SP+1232], %rd1018;
	.loc	20 204 16
	bra.uni	$L__tmp7117;
$L__tmp7117:
	.loc	20 40 5
	ld.u64 	%rd1019, [%SP+1224];
	ld.f32 	%f1397, [%rd1019];
	ld.u64 	%rd1020, [%SP+1232];
	ld.f32 	%f1398, [%rd1020];
	add.f32 	%f1399, %f1397, %f1398;
	ld.u64 	%rd1021, [%SP+1224];
	ld.f32 	%f1400, [%rd1021+4];
	ld.u64 	%rd1022, [%SP+1232];
	ld.f32 	%f1401, [%rd1022+4];
	add.f32 	%f1402, %f1400, %f1401;
	ld.u64 	%rd1023, [%SP+1224];
	ld.f32 	%f1403, [%rd1023+8];
	ld.u64 	%rd1024, [%SP+1232];
	ld.f32 	%f1404, [%rd1024+8];
	add.f32 	%f1405, %f1403, %f1404;
	ld.u64 	%rd1025, [%SP+1224];
	ld.f32 	%f1406, [%rd1025+12];
	ld.u64 	%rd1026, [%SP+1232];
	ld.f32 	%f1407, [%rd1026+12];
	add.f32 	%f1408, %f1406, %f1407;
$L__tmp7118:
	.loc	20 40 12
	{ // callseq 443, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1399;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1402;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1405;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1408;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1409, %f1410, %f1411, %f1412}, [retval0+0];
	} // callseq 443
$L__tmp7119:
	.loc	20 204 16
	st.f32 	[%rd55+12], %f1412;
	st.f32 	[%rd55+8], %f1411;
	st.f32 	[%rd55+4], %f1410;
	st.f32 	[%rd55], %f1409;
	mov.b64 	%rd1027, %rd56;
	st.u64 	[%SP+1216], %rd1027;
	mov.f32 	%f1413, %f28;
$L__tmp7120:
	.loc	20 205 32
	bra.uni	$L__tmp7121;
$L__tmp7121:
	.loc	20 45 5
	ld.u64 	%rd1028, [%SP+1216];
	ld.f32 	%f1414, [%rd1028];
	mul.f32 	%f1415, %f1414, %f1413;
	ld.u64 	%rd1029, [%SP+1216];
	ld.f32 	%f1416, [%rd1029+4];
	mul.f32 	%f1417, %f1416, %f1413;
	ld.u64 	%rd1030, [%SP+1216];
	ld.f32 	%f1418, [%rd1030+8];
	mul.f32 	%f1419, %f1418, %f1413;
	ld.u64 	%rd1031, [%SP+1216];
	ld.f32 	%f1420, [%rd1031+12];
	mul.f32 	%f1421, %f1420, %f1413;
$L__tmp7122:
	.loc	20 45 12
	{ // callseq 444, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1415;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1417;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1419;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1421;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1422, %f1423, %f1424, %f1425}, [retval0+0];
	} // callseq 444
$L__tmp7123:
	.loc	20 205 32
	st.f32 	[%SP+1740], %f1425;
	st.f32 	[%SP+1736], %f1424;
	st.f32 	[%SP+1732], %f1423;
	st.f32 	[%SP+1728], %f1422;
	ld.u64 	%rd1032, [%SP+1576];
	add.s64 	%rd65, %rd1032, 112;
$L__tmp7124:
	.loc	20 205 76
	bra.uni	$L__tmp7125;
$L__tmp7125:
	.loc	20 63 18
	mov.u32 	%r416, 0;
	mov.b32 	%r112, %r416;
$L__tmp7126:
	.loc	20 63 5
	mov.u32 	%r718, %r112;
$L__tmp7127:
	bra.uni 	$L__BB26_152;

$L__BB26_152:
	mov.u32 	%r113, %r718;
$L__tmp7128:
	cvt.s64.s32 	%rd1033, %r113;
	setp.lt.u64 	%p116, %rd1033, 16;
	not.pred 	%p117, %p116;
	@%p117 bra 	$L__BB26_154;
	bra.uni 	$L__BB26_153;

$L__BB26_153:
$L__tmp7129:
	.loc	20 64 9
	cvt.s64.s32 	%rd1169, %r113;
	add.u64 	%rd1170, %SP, 1200;
	add.s64 	%rd1171, %rd1170, %rd1169;
	cvt.s64.s32 	%rd1172, %r113;
	add.s64 	%rd1167, %rd65, %rd1172;
$L__tmp7130:
	.loc	20 64 40
	bra.uni	$L__tmp7131;
$L__tmp7131:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1166, %rd1167;
	// end inline asm
$L__tmp7132:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r417,%r418,%r419,%r420}, [%rd1166];
	// end inline asm
	st.u32 	[%SP+1184], %r417;
	st.u32 	[%SP+1188], %r418;
	st.u32 	[%SP+1192], %r419;
	st.u32 	[%SP+1196], %r420;
	.loc	20 56 5
	ld.u32 	%r421, [%SP+1184];
	ld.u32 	%r422, [%SP+1188];
	ld.u32 	%r423, [%SP+1192];
	ld.u32 	%r424, [%SP+1196];
$L__tmp7133:
	.loc	20 64 40
	st.u32 	[%rd1171+12], %r424;
	st.u32 	[%rd1171+8], %r423;
	st.u32 	[%rd1171+4], %r422;
	st.u32 	[%rd1171], %r421;
$L__tmp7134:
	.loc	20 63 42
	add.s32 	%r114, %r113, 16;
$L__tmp7135:
	mov.u32 	%r718, %r114;
$L__tmp7136:
	bra.uni 	$L__BB26_152;
$L__tmp7137:

$L__BB26_154:
	.loc	20 65 5
	ld.f32 	%f1426, [%SP+1200];
	ld.f32 	%f1427, [%SP+1204];
	ld.f32 	%f1428, [%SP+1208];
	ld.f32 	%f1429, [%SP+1212];
$L__tmp7138:
	.loc	20 205 76
	st.f32 	[%SP+1772], %f1429;
	st.f32 	[%SP+1768], %f1428;
	st.f32 	[%SP+1764], %f1427;
	st.f32 	[%SP+1760], %f1426;
	add.u64 	%rd1034, %SP, 1760;
	mov.b64 	%rd1035, %rd1034;
	st.u64 	[%SP+1168], %rd1035;
	mov.f32 	%f1430, %f27;
$L__tmp7139:
	.loc	20 205 60
	bra.uni	$L__tmp7140;
$L__tmp7140:
	.loc	20 45 5
	ld.u64 	%rd1036, [%SP+1168];
	ld.f32 	%f1431, [%rd1036];
	mul.f32 	%f1432, %f1431, %f1430;
	ld.u64 	%rd1037, [%SP+1168];
	ld.f32 	%f1433, [%rd1037+4];
	mul.f32 	%f1434, %f1433, %f1430;
	ld.u64 	%rd1038, [%SP+1168];
	ld.f32 	%f1435, [%rd1038+8];
	mul.f32 	%f1436, %f1435, %f1430;
	ld.u64 	%rd1039, [%SP+1168];
	ld.f32 	%f1437, [%rd1039+12];
	mul.f32 	%f1438, %f1437, %f1430;
$L__tmp7141:
	.loc	20 45 12
	{ // callseq 445, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1432;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1434;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1436;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1438;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1439, %f1440, %f1441, %f1442}, [retval0+0];
	} // callseq 445
$L__tmp7142:
	.loc	20 205 60
	st.f32 	[%SP+1756], %f1442;
	st.f32 	[%SP+1752], %f1441;
	st.f32 	[%SP+1748], %f1440;
	st.f32 	[%SP+1744], %f1439;
	add.u64 	%rd1040, %SP, 1728;
	mov.b64 	%rd1041, %rd1040;
	st.u64 	[%SP+1152], %rd1041;
	add.u64 	%rd1042, %SP, 1744;
	mov.b64 	%rd1043, %rd1042;
	st.u64 	[%SP+1160], %rd1043;
	.loc	20 205 16
	bra.uni	$L__tmp7143;
$L__tmp7143:
	.loc	20 40 5
	ld.u64 	%rd1044, [%SP+1152];
	ld.f32 	%f1443, [%rd1044];
	ld.u64 	%rd1045, [%SP+1160];
	ld.f32 	%f1444, [%rd1045];
	add.f32 	%f1445, %f1443, %f1444;
	ld.u64 	%rd1046, [%SP+1152];
	ld.f32 	%f1446, [%rd1046+4];
	ld.u64 	%rd1047, [%SP+1160];
	ld.f32 	%f1447, [%rd1047+4];
	add.f32 	%f1448, %f1446, %f1447;
	ld.u64 	%rd1048, [%SP+1152];
	ld.f32 	%f1449, [%rd1048+8];
	ld.u64 	%rd1049, [%SP+1160];
	ld.f32 	%f1450, [%rd1049+8];
	add.f32 	%f1451, %f1449, %f1450;
	ld.u64 	%rd1050, [%SP+1152];
	ld.f32 	%f1452, [%rd1050+12];
	ld.u64 	%rd1051, [%SP+1160];
	ld.f32 	%f1453, [%rd1051+12];
	add.f32 	%f1454, %f1452, %f1453;
$L__tmp7144:
	.loc	20 40 12
	{ // callseq 446, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1445;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1448;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1451;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1454;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1455, %f1456, %f1457, %f1458}, [retval0+0];
	} // callseq 446
$L__tmp7145:
	.loc	20 205 16
	st.f32 	[%rd56+12], %f1458;
	st.f32 	[%rd56+8], %f1457;
	st.f32 	[%rd56+4], %f1456;
	st.f32 	[%rd56], %f1455;
	.loc	20 207 26
	ld.f32 	%f1459, [%rd55+4];
	ld.f32 	%f1460, [%rd55+4];
	mul.f32 	%f1461, %f1459, %f1460;
	ld.f32 	%f1462, [%rd55+8];
	ld.f32 	%f1463, [%rd55+8];
	mul.f32 	%f1464, %f1462, %f1463;
	add.f32 	%f1465, %f1461, %f1464;
	ld.f32 	%f1466, [%rd55+12];
	ld.f32 	%f1467, [%rd55+12];
	mul.f32 	%f1468, %f1466, %f1467;
	add.f32 	%f1469, %f1465, %f1468;
	ld.f32 	%f1470, [%rd56];
	ld.f32 	%f1471, [%rd56];
	mul.f32 	%f1472, %f1470, %f1471;
	add.f32 	%f1473, %f1469, %f1472;
	.loc	20 207 34
	{ // callseq 447, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1473;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZSt4sqrtf, 
	(
	param0
	);
	ld.param.f32 	%f1474, [retval0+0];
	} // callseq 447
	rcp.rn.f32 	%f1475, %f1474;
$L__tmp7146:
	.loc	20 208 9
	ld.f32 	%f1476, [%rd55+4];
	mul.f32 	%f1477, %f1476, %f1475;
	st.f32 	[%rd55+4], %f1477;
	.loc	20 209 9
	ld.f32 	%f1478, [%rd55+8];
	mul.f32 	%f1479, %f1478, %f1475;
	st.f32 	[%rd55+8], %f1479;
	.loc	20 210 9
	ld.f32 	%f1480, [%rd55+12];
	mul.f32 	%f1481, %f1480, %f1475;
	st.f32 	[%rd55+12], %f1481;
	.loc	20 211 9
	ld.f32 	%f1482, [%rd56];
	mul.f32 	%f1483, %f1482, %f1475;
	st.f32 	[%rd56], %f1483;
	bra.uni 	$L__BB26_155;
$L__tmp7147:

$L__BB26_155:
	.loc	20 269 18
	ld.f32 	%f1484, [%SP+4800];
	st.f32 	[%SP+2028], %f1484;
	ld.f32 	%f1485, [%SP+4804];
	st.f32 	[%SP+2032], %f1485;
	ld.f32 	%f1486, [%SP+4808];
	st.f32 	[%SP+2036], %f1486;
	ld.f32 	%f1487, [%SP+4812];
	st.f32 	[%SP+2040], %f1487;
	ld.f32 	%f1488, [%SP+4816];
	st.f32 	[%SP+2044], %f1488;
	add.u64 	%rd1052, %SP, 4800;
	add.s64 	%rd1053, %rd1052, 16;
	ld.f32 	%f1489, [%rd1053+4];
	st.f32 	[%SP+2048], %f1489;
	add.s64 	%rd1054, %rd1052, 16;
	ld.f32 	%f1490, [%rd1054+8];
	st.f32 	[%SP+2052], %f1490;
	add.s64 	%rd1055, %rd1052, 16;
	ld.f32 	%f1491, [%rd1055+12];
	st.f32 	[%SP+2056], %f1491;
	ld.f32 	%f1492, [%SP+4832];
	st.f32 	[%SP+2060], %f1492;
	add.s64 	%rd1056, %rd1052, 32;
	ld.f32 	%f1493, [%rd1056+4];
	st.f32 	[%SP+2064], %f1493;
	add.s64 	%rd1057, %rd1052, 32;
	ld.f32 	%f1494, [%rd1057+8];
	st.f32 	[%SP+2068], %f1494;
	add.s64 	%rd1058, %rd1052, 32;
	ld.f32 	%f1495, [%rd1058+12];
	st.f32 	[%SP+2072], %f1495;
	ld.f32 	%f1496, [%SP+4848];
	st.f32 	[%SP+2076], %f1496;
	add.s64 	%rd1059, %rd1052, 48;
	ld.f32 	%f1497, [%rd1059+4];
	st.f32 	[%SP+2080], %f1497;
	add.s64 	%rd1060, %rd1052, 48;
	ld.f32 	%f1498, [%rd1060+8];
	st.f32 	[%SP+2084], %f1498;
	add.s64 	%rd1061, %rd1052, 48;
	ld.f32 	%f1499, [%rd1061+12];
	st.f32 	[%SP+2088], %f1499;
	.loc	20 273 5
	ld.u64 	%rd1062, [%SP+1976];
	ld.u64 	%rd1063, [%SP+1984];
	ld.u64 	%rd1064, [%SP+1992];
	mov.b64 	%rd1065, %rd1062;
	st.u64 	[%SP+1088], %rd1065;
	mov.b64 	%rd1066, %rd1063;
	st.u64 	[%SP+1096], %rd1066;
	mov.b64 	%rd1067, %rd1064;
	st.u64 	[%SP+1104], %rd1067;
	add.u64 	%rd1068, %SP, 2028;
	mov.b64 	%rd1069, %rd1068;
	st.u64 	[%SP+1112], %rd1069;
	.loc	20 273 5
	bra.uni	$L__tmp7148;
$L__tmp7148:
	.loc	20 84 18
	ld.u64 	%rd1070, [%SP+1112];
	ld.f32 	%f1500, [%rd1070+36];
	st.f32 	[%SP+1120], %f1500;
	ld.u64 	%rd1071, [%SP+1112];
	ld.f32 	%f1501, [%rd1071+40];
	st.f32 	[%SP+1124], %f1501;
	ld.u64 	%rd1072, [%SP+1112];
	ld.f32 	%f1502, [%rd1072+44];
	st.f32 	[%SP+1128], %f1502;
	ld.u64 	%rd1073, [%SP+1112];
	ld.f32 	%f1503, [%rd1073+48];
	st.f32 	[%SP+1132], %f1503;
	.loc	20 87 25
	ld.u64 	%rd1074, [%SP+1112];
	ld.f32 	%f1504, [%rd1074+36];
	ld.u64 	%rd1075, [%SP+1112];
	ld.f32 	%f1505, [%rd1075+36];
	mul.f32 	%f1506, %f1504, %f1505;
	ld.u64 	%rd1076, [%SP+1112];
	ld.f32 	%f1507, [%rd1076+40];
	ld.u64 	%rd1077, [%SP+1112];
	ld.f32 	%f1508, [%rd1077+40];
	mul.f32 	%f1509, %f1507, %f1508;
	add.f32 	%f1510, %f1506, %f1509;
	ld.u64 	%rd1078, [%SP+1112];
	ld.f32 	%f1511, [%rd1078+44];
	ld.u64 	%rd1079, [%SP+1112];
	ld.f32 	%f1512, [%rd1079+44];
	mul.f32 	%f1513, %f1511, %f1512;
	add.f32 	%f1514, %f1510, %f1513;
	ld.u64 	%rd1080, [%SP+1112];
	ld.f32 	%f1515, [%rd1080+48];
	ld.u64 	%rd1081, [%SP+1112];
	ld.f32 	%f1516, [%rd1081+48];
	mul.f32 	%f1517, %f1515, %f1516;
	add.f32 	%f1518, %f1514, %f1517;
	rcp.rn.f32 	%f1519, %f1518;
$L__tmp7149:
	.loc	20 0 25
	add.u64 	%rd1082, %SP, 1120;
	mov.b64 	%rd1083, %rd1082;
	st.u64 	[%SP+1080], %rd1083;
	mov.f32 	%f1520, %f1519;
$L__tmp7150:
	.loc	20 88 23
	bra.uni	$L__tmp7151;
$L__tmp7151:
	.loc	20 45 5
	ld.u64 	%rd1084, [%SP+1080];
	ld.f32 	%f1521, [%rd1084];
	mul.f32 	%f1522, %f1521, %f1520;
	ld.u64 	%rd1085, [%SP+1080];
	ld.f32 	%f1523, [%rd1085+4];
	mul.f32 	%f1524, %f1523, %f1520;
	ld.u64 	%rd1086, [%SP+1080];
	ld.f32 	%f1525, [%rd1086+8];
	mul.f32 	%f1526, %f1525, %f1520;
	ld.u64 	%rd1087, [%SP+1080];
	ld.f32 	%f1527, [%rd1087+12];
	mul.f32 	%f1528, %f1527, %f1520;
$L__tmp7152:
	.loc	20 45 12
	{ // callseq 448, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1522;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1524;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1526;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1528;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1529, %f1530, %f1531, %f1532}, [retval0+0];
	} // callseq 448
$L__tmp7153:
	.loc	20 88 23
	st.f32 	[%SP+1148], %f1532;
	st.f32 	[%SP+1144], %f1531;
	st.f32 	[%SP+1140], %f1530;
	st.f32 	[%SP+1136], %f1529;
	.loc	20 90 21
	ld.f32 	%f1533, [%SP+1132];
	ld.f32 	%f1534, [%SP+1148];
	mul.f32 	%f1535, %f1533, %f1534;
$L__tmp7154:
	.loc	20 91 21
	ld.f32 	%f1536, [%SP+1120];
	ld.f32 	%f1537, [%SP+1136];
	mul.f32 	%f1538, %f1536, %f1537;
$L__tmp7155:
	.loc	20 92 21
	ld.f32 	%f1539, [%SP+1124];
	ld.f32 	%f1540, [%SP+1140];
	mul.f32 	%f1541, %f1539, %f1540;
$L__tmp7156:
	.loc	20 93 21
	ld.f32 	%f1542, [%SP+1128];
	ld.f32 	%f1543, [%SP+1144];
	mul.f32 	%f1544, %f1542, %f1543;
$L__tmp7157:
	.loc	20 95 20
	ld.f32 	%f1545, [%SP+1120];
	ld.f32 	%f1546, [%SP+1140];
	mul.f32 	%f1547, %f1545, %f1546;
$L__tmp7158:
	.loc	20 96 20
	ld.f32 	%f1548, [%SP+1128];
	ld.f32 	%f1549, [%SP+1148];
	mul.f32 	%f1550, %f1548, %f1549;
$L__tmp7159:
	.loc	20 97 20
	ld.f32 	%f1551, [%SP+1120];
	ld.f32 	%f1552, [%SP+1144];
	mul.f32 	%f1553, %f1551, %f1552;
$L__tmp7160:
	.loc	20 98 20
	ld.f32 	%f1554, [%SP+1124];
	ld.f32 	%f1555, [%SP+1148];
	mul.f32 	%f1556, %f1554, %f1555;
$L__tmp7161:
	.loc	20 99 20
	ld.f32 	%f1557, [%SP+1124];
	ld.f32 	%f1558, [%SP+1144];
	mul.f32 	%f1559, %f1557, %f1558;
$L__tmp7162:
	.loc	20 100 20
	ld.f32 	%f1560, [%SP+1120];
	ld.f32 	%f1561, [%SP+1148];
	mul.f32 	%f1562, %f1560, %f1561;
$L__tmp7163:
	.loc	20 102 5
	sub.f32 	%f1563, %f1538, %f1541;
	sub.f32 	%f1564, %f1563, %f1544;
	add.f32 	%f1565, %f1564, %f1535;
	ld.u64 	%rd1088, [%SP+1088];
	st.f32 	[%rd1088], %f1565;
	.loc	20 103 5
	sub.f32 	%f1566, %f1547, %f1550;
	mul.f32 	%f1567, %f1566, 0f40000000;
	ld.u64 	%rd1089, [%SP+1088];
	st.f32 	[%rd1089+4], %f1567;
	.loc	20 104 5
	add.f32 	%f1568, %f1553, %f1556;
	mul.f32 	%f1569, %f1568, 0f40000000;
	ld.u64 	%rd1090, [%SP+1088];
	st.f32 	[%rd1090+8], %f1569;
	.loc	20 106 5
	add.f32 	%f1570, %f1547, %f1550;
	mul.f32 	%f1571, %f1570, 0f40000000;
	ld.u64 	%rd1091, [%SP+1096];
	st.f32 	[%rd1091], %f1571;
	.loc	20 107 5
	neg.f32 	%f1572, %f1538;
	add.f32 	%f1573, %f1572, %f1541;
	sub.f32 	%f1574, %f1573, %f1544;
	add.f32 	%f1575, %f1574, %f1535;
	ld.u64 	%rd1092, [%SP+1096];
	st.f32 	[%rd1092+4], %f1575;
	.loc	20 108 5
	sub.f32 	%f1576, %f1559, %f1562;
	mul.f32 	%f1577, %f1576, 0f40000000;
	ld.u64 	%rd1093, [%SP+1096];
	st.f32 	[%rd1093+8], %f1577;
	.loc	20 110 5
	sub.f32 	%f1578, %f1553, %f1556;
	mul.f32 	%f1579, %f1578, 0f40000000;
	ld.u64 	%rd1094, [%SP+1104];
	st.f32 	[%rd1094], %f1579;
	.loc	20 111 5
	add.f32 	%f1580, %f1559, %f1562;
	mul.f32 	%f1581, %f1580, 0f40000000;
	ld.u64 	%rd1095, [%SP+1104];
	st.f32 	[%rd1095+4], %f1581;
	.loc	20 112 5
	neg.f32 	%f1582, %f1538;
	sub.f32 	%f1583, %f1582, %f1541;
	add.f32 	%f1584, %f1583, %f1544;
	add.f32 	%f1585, %f1584, %f1535;
	ld.u64 	%rd1096, [%SP+1104];
	st.f32 	[%rd1096+8], %f1585;
	.loc	20 114 5
	ld.u64 	%rd1097, [%SP+1088];
	ld.f32 	%f1586, [%rd1097];
	ld.u64 	%rd1098, [%SP+1112];
	ld.f32 	%f1587, [%rd1098+12];
	mul.f32 	%f1588, %f1586, %f1587;
	ld.u64 	%rd1099, [%SP+1088];
	ld.f32 	%f1589, [%rd1099+4];
	ld.u64 	%rd1100, [%SP+1112];
	ld.f32 	%f1590, [%rd1100+24];
	mul.f32 	%f1591, %f1589, %f1590;
	add.f32 	%f1592, %f1588, %f1591;
	ld.u64 	%rd1101, [%SP+1088];
	ld.f32 	%f1593, [%rd1101+8];
	ld.u64 	%rd1102, [%SP+1112];
	ld.f32 	%f1594, [%rd1102+32];
	mul.f32 	%f1595, %f1593, %f1594;
	add.f32 	%f1596, %f1592, %f1595;
	ld.u64 	%rd1103, [%SP+1112];
	ld.f32 	%f1597, [%rd1103+52];
	add.f32 	%f1598, %f1596, %f1597;
	ld.u64 	%rd1104, [%SP+1088];
	st.f32 	[%rd1104+12], %f1598;
	.loc	20 115 5
	ld.u64 	%rd1105, [%SP+1096];
	ld.f32 	%f1599, [%rd1105];
	ld.u64 	%rd1106, [%SP+1112];
	ld.f32 	%f1600, [%rd1106+12];
	mul.f32 	%f1601, %f1599, %f1600;
	ld.u64 	%rd1107, [%SP+1096];
	ld.f32 	%f1602, [%rd1107+4];
	ld.u64 	%rd1108, [%SP+1112];
	ld.f32 	%f1603, [%rd1108+24];
	mul.f32 	%f1604, %f1602, %f1603;
	add.f32 	%f1605, %f1601, %f1604;
	ld.u64 	%rd1109, [%SP+1096];
	ld.f32 	%f1606, [%rd1109+8];
	ld.u64 	%rd1110, [%SP+1112];
	ld.f32 	%f1607, [%rd1110+32];
	mul.f32 	%f1608, %f1606, %f1607;
	add.f32 	%f1609, %f1605, %f1608;
	ld.u64 	%rd1111, [%SP+1112];
	ld.f32 	%f1610, [%rd1111+56];
	add.f32 	%f1611, %f1609, %f1610;
	ld.u64 	%rd1112, [%SP+1096];
	st.f32 	[%rd1112+12], %f1611;
	.loc	20 116 5
	ld.u64 	%rd1113, [%SP+1104];
	ld.f32 	%f1612, [%rd1113];
	ld.u64 	%rd1114, [%SP+1112];
	ld.f32 	%f1613, [%rd1114+12];
	mul.f32 	%f1614, %f1612, %f1613;
	ld.u64 	%rd1115, [%SP+1104];
	ld.f32 	%f1615, [%rd1115+4];
	ld.u64 	%rd1116, [%SP+1112];
	ld.f32 	%f1616, [%rd1116+24];
	mul.f32 	%f1617, %f1615, %f1616;
	add.f32 	%f1618, %f1614, %f1617;
	ld.u64 	%rd1117, [%SP+1104];
	ld.f32 	%f1619, [%rd1117+8];
	ld.u64 	%rd1118, [%SP+1112];
	ld.f32 	%f1620, [%rd1118+32];
	mul.f32 	%f1621, %f1619, %f1620;
	add.f32 	%f1622, %f1618, %f1621;
	ld.u64 	%rd1119, [%SP+1112];
	ld.f32 	%f1623, [%rd1119+60];
	add.f32 	%f1624, %f1622, %f1623;
	ld.u64 	%rd1120, [%SP+1104];
	st.f32 	[%rd1120+12], %f1624;
	.loc	20 118 5
	ld.u64 	%rd1121, [%SP+1088];
	ld.f32 	%f1625, [%rd1121];
	ld.u64 	%rd1122, [%SP+1112];
	ld.f32 	%f1626, [%rd1122+8];
	mul.f32 	%f1627, %f1625, %f1626;
	ld.u64 	%rd1123, [%SP+1088];
	ld.f32 	%f1628, [%rd1123+4];
	ld.u64 	%rd1124, [%SP+1112];
	ld.f32 	%f1629, [%rd1124+20];
	mul.f32 	%f1630, %f1628, %f1629;
	add.f32 	%f1631, %f1627, %f1630;
	ld.u64 	%rd1125, [%SP+1088];
	ld.f32 	%f1632, [%rd1125+8];
	ld.u64 	%rd1126, [%SP+1112];
	ld.f32 	%f1633, [%rd1126+28];
	mul.f32 	%f1634, %f1632, %f1633;
	add.f32 	%f1635, %f1631, %f1634;
	ld.u64 	%rd1127, [%SP+1088];
	st.f32 	[%rd1127+8], %f1635;
	.loc	20 119 5
	ld.u64 	%rd1128, [%SP+1096];
	ld.f32 	%f1636, [%rd1128];
	ld.u64 	%rd1129, [%SP+1112];
	ld.f32 	%f1637, [%rd1129+8];
	mul.f32 	%f1638, %f1636, %f1637;
	ld.u64 	%rd1130, [%SP+1096];
	ld.f32 	%f1639, [%rd1130+4];
	ld.u64 	%rd1131, [%SP+1112];
	ld.f32 	%f1640, [%rd1131+20];
	mul.f32 	%f1641, %f1639, %f1640;
	add.f32 	%f1642, %f1638, %f1641;
	ld.u64 	%rd1132, [%SP+1096];
	ld.f32 	%f1643, [%rd1132+8];
	ld.u64 	%rd1133, [%SP+1112];
	ld.f32 	%f1644, [%rd1133+28];
	mul.f32 	%f1645, %f1643, %f1644;
	add.f32 	%f1646, %f1642, %f1645;
	ld.u64 	%rd1134, [%SP+1096];
	st.f32 	[%rd1134+8], %f1646;
	.loc	20 120 5
	ld.u64 	%rd1135, [%SP+1104];
	ld.f32 	%f1647, [%rd1135];
	ld.u64 	%rd1136, [%SP+1112];
	ld.f32 	%f1648, [%rd1136+8];
	mul.f32 	%f1649, %f1647, %f1648;
	ld.u64 	%rd1137, [%SP+1104];
	ld.f32 	%f1650, [%rd1137+4];
	ld.u64 	%rd1138, [%SP+1112];
	ld.f32 	%f1651, [%rd1138+20];
	mul.f32 	%f1652, %f1650, %f1651;
	add.f32 	%f1653, %f1649, %f1652;
	ld.u64 	%rd1139, [%SP+1104];
	ld.f32 	%f1654, [%rd1139+8];
	ld.u64 	%rd1140, [%SP+1112];
	ld.f32 	%f1655, [%rd1140+28];
	mul.f32 	%f1656, %f1654, %f1655;
	add.f32 	%f1657, %f1653, %f1656;
	ld.u64 	%rd1141, [%SP+1104];
	st.f32 	[%rd1141+8], %f1657;
	.loc	20 122 5
	ld.u64 	%rd1142, [%SP+1088];
	ld.f32 	%f1658, [%rd1142];
	ld.u64 	%rd1143, [%SP+1112];
	ld.f32 	%f1659, [%rd1143+4];
	mul.f32 	%f1660, %f1658, %f1659;
	ld.u64 	%rd1144, [%SP+1088];
	ld.f32 	%f1661, [%rd1144+4];
	ld.u64 	%rd1145, [%SP+1112];
	ld.f32 	%f1662, [%rd1145+16];
	mul.f32 	%f1663, %f1661, %f1662;
	add.f32 	%f1664, %f1660, %f1663;
	ld.u64 	%rd1146, [%SP+1088];
	st.f32 	[%rd1146+4], %f1664;
	.loc	20 123 5
	ld.u64 	%rd1147, [%SP+1096];
	ld.f32 	%f1665, [%rd1147];
	ld.u64 	%rd1148, [%SP+1112];
	ld.f32 	%f1666, [%rd1148+4];
	mul.f32 	%f1667, %f1665, %f1666;
	ld.u64 	%rd1149, [%SP+1096];
	ld.f32 	%f1668, [%rd1149+4];
	ld.u64 	%rd1150, [%SP+1112];
	ld.f32 	%f1669, [%rd1150+16];
	mul.f32 	%f1670, %f1668, %f1669;
	add.f32 	%f1671, %f1667, %f1670;
	ld.u64 	%rd1151, [%SP+1096];
	st.f32 	[%rd1151+4], %f1671;
	.loc	20 124 5
	ld.u64 	%rd1152, [%SP+1104];
	ld.f32 	%f1672, [%rd1152];
	ld.u64 	%rd1153, [%SP+1112];
	ld.f32 	%f1673, [%rd1153+4];
	mul.f32 	%f1674, %f1672, %f1673;
	ld.u64 	%rd1154, [%SP+1104];
	ld.f32 	%f1675, [%rd1154+4];
	ld.u64 	%rd1155, [%SP+1112];
	ld.f32 	%f1676, [%rd1155+16];
	mul.f32 	%f1677, %f1675, %f1676;
	add.f32 	%f1678, %f1674, %f1677;
	ld.u64 	%rd1156, [%SP+1104];
	st.f32 	[%rd1156+4], %f1678;
	.loc	20 126 5
	ld.u64 	%rd1157, [%SP+1088];
	ld.f32 	%f1679, [%rd1157];
	ld.u64 	%rd1158, [%SP+1112];
	ld.f32 	%f1680, [%rd1158];
	mul.f32 	%f1681, %f1679, %f1680;
	ld.u64 	%rd1159, [%SP+1088];
	st.f32 	[%rd1159], %f1681;
	.loc	20 127 5
	ld.u64 	%rd1160, [%SP+1096];
	ld.f32 	%f1682, [%rd1160];
	ld.u64 	%rd1161, [%SP+1112];
	ld.f32 	%f1683, [%rd1161];
	mul.f32 	%f1684, %f1682, %f1683;
	ld.u64 	%rd1162, [%SP+1096];
	st.f32 	[%rd1162], %f1684;
	.loc	20 128 5
	ld.u64 	%rd1163, [%SP+1104];
	ld.f32 	%f1685, [%rd1163];
	ld.u64 	%rd1164, [%SP+1112];
	ld.f32 	%f1686, [%rd1164];
	mul.f32 	%f1687, %f1685, %f1686;
	ld.u64 	%rd1165, [%SP+1104];
	st.f32 	[%rd1165], %f1687;
$L__tmp7164:
	.loc	20 296 13
	bra.uni 	$L__BB26_156;
$L__tmp7165:

$L__BB26_156:
	.loc	20 299 9
	and.b16  	%rs30, %rs2, 255;
	setp.ne.s16 	%p134, %rs30, 0;
	not.pred 	%p135, %p134;
	not.pred 	%p136, %p135;
	@%p136 bra 	$L__BB26_158;
	bra.uni 	$L__BB26_157;

$L__BB26_157:
$L__tmp7166:
	.loc	20 300 13
	ld.u64 	%rd1354, [%SP+3104];
	ld.u64 	%rd1355, [%SP+3112];
	ld.u64 	%rd1356, [%SP+3120];
	mov.b64 	%rd1357, %rd1354;
	st.u64 	[%SP+1056], %rd1357;
	mov.b64 	%rd1358, %rd1355;
	st.u64 	[%SP+1064], %rd1358;
	mov.b64 	%rd1359, %rd1356;
	st.u64 	[%SP+1072], %rd1359;
	.loc	20 300 13
	bra.uni	$L__tmp7167;
$L__tmp7167:
	.loc	20 134 22
	ld.u64 	%rd1360, [%SP+1056];
	ld.f32 	%f1883, [%rd1360];
	ld.u64 	%rd1361, [%SP+1064];
	ld.f32 	%f1884, [%rd1361+4];
	ld.u64 	%rd1362, [%SP+1072];
	ld.f32 	%f1885, [%rd1362+8];
	mul.f32 	%f1886, %f1884, %f1885;
	ld.u64 	%rd1363, [%SP+1064];
	ld.f32 	%f1887, [%rd1363+8];
	ld.u64 	%rd1364, [%SP+1072];
	ld.f32 	%f1888, [%rd1364+4];
	mul.f32 	%f1889, %f1887, %f1888;
	sub.f32 	%f1890, %f1886, %f1889;
	mul.f32 	%f1891, %f1883, %f1890;
	ld.u64 	%rd1365, [%SP+1056];
	ld.f32 	%f1892, [%rd1365+4];
	ld.u64 	%rd1366, [%SP+1064];
	ld.f32 	%f1893, [%rd1366];
	ld.u64 	%rd1367, [%SP+1072];
	ld.f32 	%f1894, [%rd1367+8];
	mul.f32 	%f1895, %f1893, %f1894;
	ld.u64 	%rd1368, [%SP+1064];
	ld.f32 	%f1896, [%rd1368+8];
	ld.u64 	%rd1369, [%SP+1072];
	ld.f32 	%f1897, [%rd1369];
	mul.f32 	%f1898, %f1896, %f1897;
	sub.f32 	%f1899, %f1895, %f1898;
	mul.f32 	%f1900, %f1892, %f1899;
	sub.f32 	%f1901, %f1891, %f1900;
	ld.u64 	%rd1370, [%SP+1056];
	ld.f32 	%f1902, [%rd1370+8];
	ld.u64 	%rd1371, [%SP+1064];
	ld.f32 	%f1903, [%rd1371];
	ld.u64 	%rd1372, [%SP+1072];
	ld.f32 	%f1904, [%rd1372+4];
	mul.f32 	%f1905, %f1903, %f1904;
	ld.u64 	%rd1373, [%SP+1064];
	ld.f32 	%f1906, [%rd1373+4];
	ld.u64 	%rd1374, [%SP+1072];
	ld.f32 	%f1907, [%rd1374];
	mul.f32 	%f1908, %f1906, %f1907;
	sub.f32 	%f1909, %f1905, %f1908;
	mul.f32 	%f1910, %f1902, %f1909;
	add.f32 	%f1911, %f1901, %f1910;
$L__tmp7168:
	.loc	20 137 26
	rcp.rn.f32 	%f1912, %f1911;
$L__tmp7169:
	.loc	20 140 5
	ld.u64 	%rd1375, [%SP+1064];
	ld.f32 	%f1913, [%rd1375+4];
	ld.u64 	%rd1376, [%SP+1072];
	ld.f32 	%f1914, [%rd1376+8];
	mul.f32 	%f1915, %f1913, %f1914;
	ld.u64 	%rd1377, [%SP+1072];
	ld.f32 	%f1916, [%rd1377+4];
	ld.u64 	%rd1378, [%SP+1064];
	ld.f32 	%f1917, [%rd1378+8];
	mul.f32 	%f1918, %f1916, %f1917;
	sub.f32 	%f1919, %f1915, %f1918;
	mul.f32 	%f1920, %f1912, %f1919;
	st.f32 	[%SP+3800], %f1920;
	.loc	20 141 5
	ld.u64 	%rd1379, [%SP+1056];
	ld.f32 	%f1921, [%rd1379+8];
	ld.u64 	%rd1380, [%SP+1072];
	ld.f32 	%f1922, [%rd1380+4];
	mul.f32 	%f1923, %f1921, %f1922;
	ld.u64 	%rd1381, [%SP+1072];
	ld.f32 	%f1924, [%rd1381+8];
	ld.u64 	%rd1382, [%SP+1056];
	ld.f32 	%f1925, [%rd1382+4];
	mul.f32 	%f1926, %f1924, %f1925;
	sub.f32 	%f1927, %f1923, %f1926;
	mul.f32 	%f1928, %f1912, %f1927;
	st.f32 	[%SP+3804], %f1928;
	.loc	20 142 5
	ld.u64 	%rd1383, [%SP+1056];
	ld.f32 	%f1929, [%rd1383+4];
	ld.u64 	%rd1384, [%SP+1064];
	ld.f32 	%f1930, [%rd1384+8];
	mul.f32 	%f1931, %f1929, %f1930;
	ld.u64 	%rd1385, [%SP+1064];
	ld.f32 	%f1932, [%rd1385+4];
	ld.u64 	%rd1386, [%SP+1056];
	ld.f32 	%f1933, [%rd1386+8];
	mul.f32 	%f1934, %f1932, %f1933;
	sub.f32 	%f1935, %f1931, %f1934;
	mul.f32 	%f1936, %f1912, %f1935;
	st.f32 	[%SP+3808], %f1936;
	.loc	20 144 5
	ld.u64 	%rd1387, [%SP+1064];
	ld.f32 	%f1937, [%rd1387+8];
	ld.u64 	%rd1388, [%SP+1072];
	ld.f32 	%f1938, [%rd1388];
	mul.f32 	%f1939, %f1937, %f1938;
	ld.u64 	%rd1389, [%SP+1072];
	ld.f32 	%f1940, [%rd1389+8];
	ld.u64 	%rd1390, [%SP+1064];
	ld.f32 	%f1941, [%rd1390];
	mul.f32 	%f1942, %f1940, %f1941;
	sub.f32 	%f1943, %f1939, %f1942;
	mul.f32 	%f1944, %f1912, %f1943;
	st.f32 	[%SP+3812], %f1944;
	.loc	20 145 5
	ld.u64 	%rd1391, [%SP+1056];
	ld.f32 	%f1945, [%rd1391];
	ld.u64 	%rd1392, [%SP+1072];
	ld.f32 	%f1946, [%rd1392+8];
	mul.f32 	%f1947, %f1945, %f1946;
	ld.u64 	%rd1393, [%SP+1072];
	ld.f32 	%f1948, [%rd1393];
	ld.u64 	%rd1394, [%SP+1056];
	ld.f32 	%f1949, [%rd1394+8];
	mul.f32 	%f1950, %f1948, %f1949;
	sub.f32 	%f1951, %f1947, %f1950;
	mul.f32 	%f1952, %f1912, %f1951;
	add.u64 	%rd1395, %SP, 3800;
	add.s64 	%rd1396, %rd1395, 12;
	st.f32 	[%rd1396+4], %f1952;
	.loc	20 146 5
	ld.u64 	%rd1397, [%SP+1056];
	ld.f32 	%f1953, [%rd1397+8];
	ld.u64 	%rd1398, [%SP+1064];
	ld.f32 	%f1954, [%rd1398];
	mul.f32 	%f1955, %f1953, %f1954;
	ld.u64 	%rd1399, [%SP+1064];
	ld.f32 	%f1956, [%rd1399+8];
	ld.u64 	%rd1400, [%SP+1056];
	ld.f32 	%f1957, [%rd1400];
	mul.f32 	%f1958, %f1956, %f1957;
	sub.f32 	%f1959, %f1955, %f1958;
	mul.f32 	%f1960, %f1912, %f1959;
	add.s64 	%rd1401, %rd1395, 12;
	st.f32 	[%rd1401+8], %f1960;
	.loc	20 148 5
	ld.u64 	%rd1402, [%SP+1064];
	ld.f32 	%f1961, [%rd1402];
	ld.u64 	%rd1403, [%SP+1072];
	ld.f32 	%f1962, [%rd1403+4];
	mul.f32 	%f1963, %f1961, %f1962;
	ld.u64 	%rd1404, [%SP+1072];
	ld.f32 	%f1964, [%rd1404];
	ld.u64 	%rd1405, [%SP+1064];
	ld.f32 	%f1965, [%rd1405+4];
	mul.f32 	%f1966, %f1964, %f1965;
	sub.f32 	%f1967, %f1963, %f1966;
	mul.f32 	%f1968, %f1912, %f1967;
	st.f32 	[%SP+3824], %f1968;
	.loc	20 149 5
	ld.u64 	%rd1406, [%SP+1056];
	ld.f32 	%f1969, [%rd1406+4];
	ld.u64 	%rd1407, [%SP+1072];
	ld.f32 	%f1970, [%rd1407];
	mul.f32 	%f1971, %f1969, %f1970;
	ld.u64 	%rd1408, [%SP+1072];
	ld.f32 	%f1972, [%rd1408+4];
	ld.u64 	%rd1409, [%SP+1056];
	ld.f32 	%f1973, [%rd1409];
	mul.f32 	%f1974, %f1972, %f1973;
	sub.f32 	%f1975, %f1971, %f1974;
	mul.f32 	%f1976, %f1912, %f1975;
	add.s64 	%rd1410, %rd1395, 24;
	st.f32 	[%rd1410+4], %f1976;
	.loc	20 150 5
	ld.u64 	%rd1411, [%SP+1056];
	ld.f32 	%f1977, [%rd1411];
	ld.u64 	%rd1412, [%SP+1064];
	ld.f32 	%f1978, [%rd1412+4];
	mul.f32 	%f1979, %f1977, %f1978;
	ld.u64 	%rd1413, [%SP+1064];
	ld.f32 	%f1980, [%rd1413];
	ld.u64 	%rd1414, [%SP+1056];
	ld.f32 	%f1981, [%rd1414+4];
	mul.f32 	%f1982, %f1980, %f1981;
	sub.f32 	%f1983, %f1979, %f1982;
	mul.f32 	%f1984, %f1912, %f1983;
	add.s64 	%rd1415, %rd1395, 24;
	st.f32 	[%rd1415+8], %f1984;
	.loc	20 152 17
	ld.u64 	%rd1416, [%SP+1056];
	ld.f32 	%f1985, [%rd1416+12];
	st.f32 	[%SP+3836], %f1985;
	ld.u64 	%rd1417, [%SP+1064];
	ld.f32 	%f1986, [%rd1417+12];
	st.f32 	[%SP+3840], %f1986;
	ld.u64 	%rd1418, [%SP+1072];
	ld.f32 	%f1987, [%rd1418+12];
	st.f32 	[%SP+3844], %f1987;
	.loc	20 154 5
	ld.f32 	%f1988, [%SP+3800];
	ld.u64 	%rd1419, [%SP+1056];
	st.f32 	[%rd1419], %f1988;
	.loc	20 155 5
	ld.f32 	%f1989, [%SP+3804];
	ld.u64 	%rd1420, [%SP+1056];
	st.f32 	[%rd1420+4], %f1989;
	.loc	20 156 5
	ld.f32 	%f1990, [%SP+3808];
	ld.u64 	%rd1421, [%SP+1056];
	st.f32 	[%rd1421+8], %f1990;
	.loc	20 157 5
	ld.f32 	%f1991, [%SP+3800];
	neg.f32 	%f1992, %f1991;
	ld.f32 	%f1993, [%SP+3836];
	mul.f32 	%f1994, %f1992, %f1993;
	ld.f32 	%f1995, [%SP+3804];
	ld.f32 	%f1996, [%SP+3840];
	mul.f32 	%f1997, %f1995, %f1996;
	sub.f32 	%f1998, %f1994, %f1997;
	ld.f32 	%f1999, [%SP+3808];
	ld.f32 	%f2000, [%SP+3844];
	mul.f32 	%f2001, %f1999, %f2000;
	sub.f32 	%f2002, %f1998, %f2001;
	ld.u64 	%rd1422, [%SP+1056];
	st.f32 	[%rd1422+12], %f2002;
	.loc	20 159 5
	ld.f32 	%f2003, [%SP+3812];
	ld.u64 	%rd1423, [%SP+1064];
	st.f32 	[%rd1423], %f2003;
	.loc	20 160 5
	add.s64 	%rd1424, %rd1395, 12;
	ld.f32 	%f2004, [%rd1424+4];
	ld.u64 	%rd1425, [%SP+1064];
	st.f32 	[%rd1425+4], %f2004;
	.loc	20 161 5
	add.s64 	%rd1426, %rd1395, 12;
	ld.f32 	%f2005, [%rd1426+8];
	ld.u64 	%rd1427, [%SP+1064];
	st.f32 	[%rd1427+8], %f2005;
	.loc	20 162 5
	ld.f32 	%f2006, [%SP+3812];
	neg.f32 	%f2007, %f2006;
	ld.f32 	%f2008, [%SP+3836];
	mul.f32 	%f2009, %f2007, %f2008;
	add.s64 	%rd1428, %rd1395, 12;
	ld.f32 	%f2010, [%rd1428+4];
	ld.f32 	%f2011, [%SP+3840];
	mul.f32 	%f2012, %f2010, %f2011;
	sub.f32 	%f2013, %f2009, %f2012;
	add.s64 	%rd1429, %rd1395, 12;
	ld.f32 	%f2014, [%rd1429+8];
	ld.f32 	%f2015, [%SP+3844];
	mul.f32 	%f2016, %f2014, %f2015;
	sub.f32 	%f2017, %f2013, %f2016;
	ld.u64 	%rd1430, [%SP+1064];
	st.f32 	[%rd1430+12], %f2017;
	.loc	20 164 5
	ld.f32 	%f2018, [%SP+3824];
	ld.u64 	%rd1431, [%SP+1072];
	st.f32 	[%rd1431], %f2018;
	.loc	20 165 5
	add.s64 	%rd1432, %rd1395, 24;
	ld.f32 	%f2019, [%rd1432+4];
	ld.u64 	%rd1433, [%SP+1072];
	st.f32 	[%rd1433+4], %f2019;
	.loc	20 166 5
	add.s64 	%rd1434, %rd1395, 24;
	ld.f32 	%f2020, [%rd1434+8];
	ld.u64 	%rd1435, [%SP+1072];
	st.f32 	[%rd1435+8], %f2020;
	.loc	20 167 5
	ld.f32 	%f2021, [%SP+3824];
	neg.f32 	%f2022, %f2021;
	ld.f32 	%f2023, [%SP+3836];
	mul.f32 	%f2024, %f2022, %f2023;
	add.s64 	%rd1436, %rd1395, 24;
	ld.f32 	%f2025, [%rd1436+4];
	ld.f32 	%f2026, [%SP+3840];
	mul.f32 	%f2027, %f2025, %f2026;
	sub.f32 	%f2028, %f2024, %f2027;
	add.s64 	%rd1437, %rd1395, 24;
	ld.f32 	%f2029, [%rd1437+8];
	ld.f32 	%f2030, [%SP+3844];
	mul.f32 	%f2031, %f2029, %f2030;
	sub.f32 	%f2032, %f2028, %f2031;
	ld.u64 	%rd1438, [%SP+1072];
	st.f32 	[%rd1438+12], %f2032;
$L__tmp7170:
	.loc	20 300 13
	bra.uni 	$L__BB26_158;

$L__BB26_158:
	bra.uni 	$L__BB26_183;
$L__tmp7171:

$L__BB26_159:
	.loc	20 302 10
	setp.eq.s32 	%p82, %r66, 4;
	mov.pred 	%p81, -1;
	mov.pred 	%p278, %p81;
	@%p82 bra 	$L__BB26_161;
	bra.uni 	$L__BB26_160;

$L__BB26_160:
	setp.eq.s32 	%p7, %r66, 1;
	mov.pred 	%p278, %p7;
	bra.uni 	$L__BB26_161;

$L__BB26_161:
	mov.pred 	%p8, %p278;
	not.pred 	%p83, %p8;
	@%p83 bra 	$L__BB26_181;
	bra.uni 	$L__BB26_162;

$L__BB26_162:
$L__tmp7172:
	.loc	20 306 9
	setp.eq.s32 	%p84, %r66, 4;
	not.pred 	%p85, %p84;
	@%p85 bra 	$L__BB26_167;
	bra.uni 	$L__BB26_163;

$L__BB26_163:
$L__tmp7173:
	.loc	20 308 13
	and.b16  	%rs19, %rs2, 255;
	setp.ne.s16 	%p88, %rs19, 0;
	not.pred 	%p89, %p88;
	@%p89 bra 	$L__BB26_165;
	bra.uni 	$L__BB26_164;

$L__BB26_164:
	.loc	20 0 13
	mov.b64 	%rd881, %rd42;
$L__tmp7174:
	.loc	20 308 45
	bra.uni	$L__tmp7175;
$L__tmp7175:
	.loc	17 935 5
	// begin inline asm
	call (%rd880), _optix_get_instance_transform_from_handle, (%rd881);
	// end inline asm
$L__tmp7176:
	.loc	20 308 45
	mov.u64 	%rd1806, %rd880;
$L__tmp7177:
	bra.uni 	$L__BB26_166;

$L__BB26_165:
	.loc	20 0 45
	mov.b64 	%rd879, %rd42;
$L__tmp7178:
	.loc	20 309 45
	bra.uni	$L__tmp7179;
$L__tmp7179:
	.loc	17 942 5
	// begin inline asm
	call (%rd878), _optix_get_instance_inverse_transform_from_handle, (%rd879);
	// end inline asm
$L__tmp7180:
	.loc	20 309 45
	mov.u64 	%rd1806, %rd878;
$L__tmp7181:
	bra.uni 	$L__BB26_166;

$L__BB26_166:
	mov.u64 	%rd68, %rd1806;
$L__tmp7182:
	mov.u64 	%rd1808, %rd68;
$L__tmp7183:
	bra.uni 	$L__BB26_171;
$L__tmp7184:

$L__BB26_167:
	.loc	20 0 45
	mov.b64 	%rd874, %rd42;
$L__tmp7185:
	.loc	20 313 55
	bra.uni	$L__tmp7186;
$L__tmp7186:
	.loc	17 900 5
	// begin inline asm
	call (%rd873), _optix_get_static_transform_from_handle, (%rd874);
	// end inline asm
$L__tmp7187:
	.loc	20 313 55
	mov.b64 	%rd875, %rd873;
	st.u64 	[%SP+3144], %rd875;
	.loc	20 314 13
	and.b16  	%rs18, %rs2, 255;
	setp.ne.s16 	%p86, %rs18, 0;
	not.pred 	%p87, %p86;
	@%p87 bra 	$L__BB26_169;
	bra.uni 	$L__BB26_168;

$L__BB26_168:
	ld.u64 	%rd877, [%SP+3144];
	add.s64 	%rd69, %rd877, 16;
	mov.u64 	%rd1807, %rd69;
	bra.uni 	$L__BB26_170;

$L__BB26_169:
	ld.u64 	%rd876, [%SP+3144];
	add.s64 	%rd70, %rd876, 64;
	mov.u64 	%rd1807, %rd70;
	bra.uni 	$L__BB26_170;

$L__BB26_170:
	mov.u64 	%rd71, %rd1807;
$L__tmp7188:
	mov.u64 	%rd1808, %rd71;
$L__tmp7189:
	bra.uni 	$L__BB26_171;
$L__tmp7190:

$L__BB26_171:
	.loc	20 317 9
	mov.u64 	%rd73, %rd1808;
$L__tmp7191:
	ld.u64 	%rd74, [%SP+3104];
	mov.b64 	%rd882, %rd73;
	st.u64 	[%SP+1024], %rd882;
	.loc	20 317 16
	bra.uni	$L__tmp7192;
$L__tmp7192:
	.loc	20 63 18
	mov.u32 	%r374, 0;
	mov.b32 	%r115, %r374;
$L__tmp7193:
	.loc	20 63 5
	mov.u32 	%r719, %r115;
$L__tmp7194:
	bra.uni 	$L__BB26_172;

$L__BB26_172:
	mov.u32 	%r116, %r719;
$L__tmp7195:
	cvt.s64.s32 	%rd883, %r116;
	setp.lt.u64 	%p90, %rd883, 16;
	not.pred 	%p91, %p90;
	@%p91 bra 	$L__BB26_174;
	bra.uni 	$L__BB26_173;

$L__BB26_173:
$L__tmp7196:
	.loc	20 64 9
	cvt.s64.s32 	%rd903, %r116;
	add.u64 	%rd904, %SP, 1040;
	add.s64 	%rd905, %rd904, %rd903;
	ld.u64 	%rd906, [%SP+1024];
	cvt.s64.s32 	%rd907, %r116;
	add.s64 	%rd901, %rd906, %rd907;
$L__tmp7197:
	.loc	20 64 40
	bra.uni	$L__tmp7198;
$L__tmp7198:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd900, %rd901;
	// end inline asm
$L__tmp7199:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r393,%r394,%r395,%r396}, [%rd900];
	// end inline asm
	st.u32 	[%SP+1008], %r393;
	st.u32 	[%SP+1012], %r394;
	st.u32 	[%SP+1016], %r395;
	st.u32 	[%SP+1020], %r396;
	.loc	20 56 5
	ld.u32 	%r397, [%SP+1008];
	ld.u32 	%r398, [%SP+1012];
	ld.u32 	%r399, [%SP+1016];
	ld.u32 	%r400, [%SP+1020];
$L__tmp7200:
	.loc	20 64 40
	st.u32 	[%rd905+12], %r400;
	st.u32 	[%rd905+8], %r399;
	st.u32 	[%rd905+4], %r398;
	st.u32 	[%rd905], %r397;
$L__tmp7201:
	.loc	20 63 42
	add.s32 	%r117, %r116, 16;
$L__tmp7202:
	mov.u32 	%r719, %r117;
$L__tmp7203:
	bra.uni 	$L__BB26_172;
$L__tmp7204:

$L__BB26_174:
	.loc	20 65 5
	ld.f32 	%f1194, [%SP+1040];
	ld.f32 	%f1195, [%SP+1044];
	ld.f32 	%f1196, [%SP+1048];
	ld.f32 	%f1197, [%SP+1052];
$L__tmp7205:
	.loc	20 317 16
	st.f32 	[%rd74+12], %f1197;
	st.f32 	[%rd74+8], %f1196;
	st.f32 	[%rd74+4], %f1195;
	st.f32 	[%rd74], %f1194;
	.loc	20 318 9
	ld.u64 	%rd75, [%SP+3112];
	add.s64 	%rd76, %rd73, 16;
$L__tmp7206:
	.loc	20 318 16
	bra.uni	$L__tmp7207;
$L__tmp7207:
	.loc	20 63 18
	mov.u32 	%r375, 0;
	mov.b32 	%r118, %r375;
$L__tmp7208:
	.loc	20 63 5
	mov.u32 	%r720, %r118;
$L__tmp7209:
	bra.uni 	$L__BB26_175;

$L__BB26_175:
	mov.u32 	%r119, %r720;
$L__tmp7210:
	cvt.s64.s32 	%rd884, %r119;
	setp.lt.u64 	%p92, %rd884, 16;
	not.pred 	%p93, %p92;
	@%p93 bra 	$L__BB26_177;
	bra.uni 	$L__BB26_176;

$L__BB26_176:
$L__tmp7211:
	.loc	20 64 9
	cvt.s64.s32 	%rd896, %r119;
	add.u64 	%rd897, %SP, 992;
	add.s64 	%rd898, %rd897, %rd896;
	cvt.s64.s32 	%rd899, %r119;
	add.s64 	%rd894, %rd76, %rd899;
$L__tmp7212:
	.loc	20 64 40
	bra.uni	$L__tmp7213;
$L__tmp7213:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd893, %rd894;
	// end inline asm
$L__tmp7214:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r385,%r386,%r387,%r388}, [%rd893];
	// end inline asm
	st.u32 	[%SP+976], %r385;
	st.u32 	[%SP+980], %r386;
	st.u32 	[%SP+984], %r387;
	st.u32 	[%SP+988], %r388;
	.loc	20 56 5
	ld.u32 	%r389, [%SP+976];
	ld.u32 	%r390, [%SP+980];
	ld.u32 	%r391, [%SP+984];
	ld.u32 	%r392, [%SP+988];
$L__tmp7215:
	.loc	20 64 40
	st.u32 	[%rd898+12], %r392;
	st.u32 	[%rd898+8], %r391;
	st.u32 	[%rd898+4], %r390;
	st.u32 	[%rd898], %r389;
$L__tmp7216:
	.loc	20 63 42
	add.s32 	%r120, %r119, 16;
$L__tmp7217:
	mov.u32 	%r720, %r120;
$L__tmp7218:
	bra.uni 	$L__BB26_175;
$L__tmp7219:

$L__BB26_177:
	.loc	20 65 5
	ld.f32 	%f1198, [%SP+992];
	ld.f32 	%f1199, [%SP+996];
	ld.f32 	%f1200, [%SP+1000];
	ld.f32 	%f1201, [%SP+1004];
$L__tmp7220:
	.loc	20 318 16
	st.f32 	[%rd75+12], %f1201;
	st.f32 	[%rd75+8], %f1200;
	st.f32 	[%rd75+4], %f1199;
	st.f32 	[%rd75], %f1198;
	.loc	20 319 9
	ld.u64 	%rd77, [%SP+3120];
	add.s64 	%rd78, %rd73, 32;
$L__tmp7221:
	.loc	20 319 16
	bra.uni	$L__tmp7222;
$L__tmp7222:
	.loc	20 63 18
	mov.u32 	%r376, 0;
	mov.b32 	%r121, %r376;
$L__tmp7223:
	.loc	20 63 5
	mov.u32 	%r721, %r121;
$L__tmp7224:
	bra.uni 	$L__BB26_178;

$L__BB26_178:
	mov.u32 	%r122, %r721;
$L__tmp7225:
	cvt.s64.s32 	%rd885, %r122;
	setp.lt.u64 	%p94, %rd885, 16;
	not.pred 	%p95, %p94;
	@%p95 bra 	$L__BB26_180;
	bra.uni 	$L__BB26_179;

$L__BB26_179:
$L__tmp7226:
	.loc	20 64 9
	cvt.s64.s32 	%rd889, %r122;
	add.u64 	%rd890, %SP, 960;
	add.s64 	%rd891, %rd890, %rd889;
	cvt.s64.s32 	%rd892, %r122;
	add.s64 	%rd887, %rd78, %rd892;
$L__tmp7227:
	.loc	20 64 40
	bra.uni	$L__tmp7228;
$L__tmp7228:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd886, %rd887;
	// end inline asm
$L__tmp7229:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r377,%r378,%r379,%r380}, [%rd886];
	// end inline asm
	st.u32 	[%SP+944], %r377;
	st.u32 	[%SP+948], %r378;
	st.u32 	[%SP+952], %r379;
	st.u32 	[%SP+956], %r380;
	.loc	20 56 5
	ld.u32 	%r381, [%SP+944];
	ld.u32 	%r382, [%SP+948];
	ld.u32 	%r383, [%SP+952];
	ld.u32 	%r384, [%SP+956];
$L__tmp7230:
	.loc	20 64 40
	st.u32 	[%rd891+12], %r384;
	st.u32 	[%rd891+8], %r383;
	st.u32 	[%rd891+4], %r382;
	st.u32 	[%rd891], %r381;
$L__tmp7231:
	.loc	20 63 42
	add.s32 	%r123, %r122, 16;
$L__tmp7232:
	mov.u32 	%r721, %r123;
$L__tmp7233:
	bra.uni 	$L__BB26_178;
$L__tmp7234:

$L__BB26_180:
	.loc	20 65 5
	ld.f32 	%f1202, [%SP+960];
	ld.f32 	%f1203, [%SP+964];
	ld.f32 	%f1204, [%SP+968];
	ld.f32 	%f1205, [%SP+972];
$L__tmp7235:
	.loc	20 319 16
	st.f32 	[%rd77+12], %f1205;
	st.f32 	[%rd77+8], %f1204;
	st.f32 	[%rd77+4], %f1203;
	st.f32 	[%rd77], %f1202;
	bra.uni 	$L__BB26_182;
$L__tmp7236:

$L__BB26_181:
	.loc	20 323 9
	ld.u64 	%rd870, [%SP+3104];
	mov.f32 	%f1192, 0f00000000;
	st.f32 	[%rd870+12], %f1192;
	st.f32 	[%rd870+8], %f1192;
	st.f32 	[%rd870+4], %f1192;
	mov.f32 	%f1193, 0f3F800000;
	st.f32 	[%rd870], %f1193;
	.loc	20 324 9
	ld.u64 	%rd871, [%SP+3112];
	st.f32 	[%rd871+12], %f1192;
	st.f32 	[%rd871+8], %f1192;
	st.f32 	[%rd871+4], %f1193;
	st.f32 	[%rd871], %f1192;
	.loc	20 325 9
	ld.u64 	%rd872, [%SP+3120];
	st.f32 	[%rd872+12], %f1192;
	st.f32 	[%rd872+8], %f1193;
	st.f32 	[%rd872+4], %f1192;
	st.f32 	[%rd872], %f1192;
	bra.uni 	$L__BB26_182;

$L__BB26_182:
	bra.uni 	$L__BB26_183;
$L__tmp7237:

$L__BB26_183:
	.loc	20 343 9
	setp.eq.s32 	%p137, %r65, 0;
	not.pred 	%p138, %p137;
	@%p138 bra 	$L__BB26_185;
	bra.uni 	$L__BB26_184;

$L__BB26_184:
$L__tmp7238:
	.loc	20 345 13
	ld.u64 	%rd1445, [%SP+3152];
	ld.v4.u32 	{%r527, %r528, %r529, %r530}, [%SP+3184];
	st.v4.u32 	[%rd1445], {%r527, %r528, %r529, %r530};
	.loc	20 346 13
	ld.u64 	%rd1446, [%SP+3160];
	ld.v4.u32 	{%r535, %r536, %r537, %r538}, [%SP+3200];
	st.v4.u32 	[%rd1446], {%r535, %r536, %r537, %r538};
	.loc	20 347 13
	ld.u64 	%rd1447, [%SP+3168];
	ld.v4.u32 	{%r543, %r544, %r545, %r546}, [%SP+3216];
	st.v4.u32 	[%rd1447], {%r543, %r544, %r545, %r546};
	bra.uni 	$L__BB26_186;
$L__tmp7239:

$L__BB26_185:
	.loc	20 352 25
	ld.u64 	%rd1439, [%SP+3152];
	ld.v4.u32 	{%r503, %r504, %r505, %r506}, [%rd1439];
	st.v4.u32 	[%SP+3232], {%r503, %r504, %r505, %r506};
	.loc	20 352 36
	ld.u64 	%rd1440, [%SP+3160];
	ld.v4.u32 	{%r511, %r512, %r513, %r514}, [%rd1440];
	st.v4.u32 	[%SP+3248], {%r511, %r512, %r513, %r514};
	.loc	20 352 47
	ld.u64 	%rd1441, [%SP+3168];
	ld.v4.u32 	{%r519, %r520, %r521, %r522}, [%rd1441];
	st.v4.u32 	[%SP+3264], {%r519, %r520, %r521, %r522};
	.loc	20 353 13
	ld.u64 	%rd1442, [%SP+3152];
	ld.f32 	%f2033, [%SP+3184];
	ld.f32 	%f2034, [%SP+3188];
	ld.f32 	%f2035, [%SP+3192];
	ld.f32 	%f2036, [%SP+3196];
	ld.f32 	%f2037, [%SP+3232];
	ld.f32 	%f2038, [%SP+3236];
	ld.f32 	%f2039, [%SP+3240];
	ld.f32 	%f2040, [%SP+3244];
	ld.f32 	%f2041, [%SP+3248];
	ld.f32 	%f2042, [%SP+3252];
	ld.f32 	%f2043, [%SP+3256];
	ld.f32 	%f2044, [%SP+3260];
	ld.f32 	%f2045, [%SP+3264];
	ld.f32 	%f2046, [%SP+3268];
	ld.f32 	%f2047, [%SP+3272];
	ld.f32 	%f2048, [%SP+3276];
	st.f32 	[%SP+876], %f2036;
	st.f32 	[%SP+872], %f2035;
	st.f32 	[%SP+868], %f2034;
	st.f32 	[%SP+864], %f2033;
	st.f32 	[%SP+892], %f2040;
	st.f32 	[%SP+888], %f2039;
	st.f32 	[%SP+884], %f2038;
	st.f32 	[%SP+880], %f2037;
	st.f32 	[%SP+908], %f2044;
	st.f32 	[%SP+904], %f2043;
	st.f32 	[%SP+900], %f2042;
	st.f32 	[%SP+896], %f2041;
	st.f32 	[%SP+924], %f2048;
	st.f32 	[%SP+920], %f2047;
	st.f32 	[%SP+916], %f2046;
	st.f32 	[%SP+912], %f2045;
	.loc	20 353 18
	bra.uni	$L__tmp7240;
$L__tmp7240:
	.loc	20 73 5
	ld.f32 	%f2049, [%SP+864];
	ld.f32 	%f2050, [%SP+880];
	mul.f32 	%f2051, %f2049, %f2050;
	ld.f32 	%f2052, [%SP+868];
	ld.f32 	%f2053, [%SP+896];
	mul.f32 	%f2054, %f2052, %f2053;
	add.f32 	%f2055, %f2051, %f2054;
	ld.f32 	%f2056, [%SP+872];
	ld.f32 	%f2057, [%SP+912];
	mul.f32 	%f2058, %f2056, %f2057;
	add.f32 	%f2059, %f2055, %f2058;
	st.f32 	[%SP+928], %f2059;
	.loc	20 74 5
	ld.f32 	%f2060, [%SP+864];
	ld.f32 	%f2061, [%SP+884];
	mul.f32 	%f2062, %f2060, %f2061;
	ld.f32 	%f2063, [%SP+868];
	ld.f32 	%f2064, [%SP+900];
	mul.f32 	%f2065, %f2063, %f2064;
	add.f32 	%f2066, %f2062, %f2065;
	ld.f32 	%f2067, [%SP+872];
	ld.f32 	%f2068, [%SP+916];
	mul.f32 	%f2069, %f2067, %f2068;
	add.f32 	%f2070, %f2066, %f2069;
	st.f32 	[%SP+932], %f2070;
	.loc	20 75 5
	ld.f32 	%f2071, [%SP+864];
	ld.f32 	%f2072, [%SP+888];
	mul.f32 	%f2073, %f2071, %f2072;
	ld.f32 	%f2074, [%SP+868];
	ld.f32 	%f2075, [%SP+904];
	mul.f32 	%f2076, %f2074, %f2075;
	add.f32 	%f2077, %f2073, %f2076;
	ld.f32 	%f2078, [%SP+872];
	ld.f32 	%f2079, [%SP+920];
	mul.f32 	%f2080, %f2078, %f2079;
	add.f32 	%f2081, %f2077, %f2080;
	st.f32 	[%SP+936], %f2081;
	.loc	20 76 5
	ld.f32 	%f2082, [%SP+864];
	ld.f32 	%f2083, [%SP+892];
	mul.f32 	%f2084, %f2082, %f2083;
	ld.f32 	%f2085, [%SP+868];
	ld.f32 	%f2086, [%SP+908];
	mul.f32 	%f2087, %f2085, %f2086;
	add.f32 	%f2088, %f2084, %f2087;
	ld.f32 	%f2089, [%SP+872];
	ld.f32 	%f2090, [%SP+924];
	mul.f32 	%f2091, %f2089, %f2090;
	add.f32 	%f2092, %f2088, %f2091;
	ld.f32 	%f2093, [%SP+876];
	add.f32 	%f2094, %f2092, %f2093;
	st.f32 	[%SP+940], %f2094;
	.loc	20 78 5
	ld.f32 	%f2095, [%SP+928];
	ld.f32 	%f2096, [%SP+932];
	ld.f32 	%f2097, [%SP+936];
	ld.f32 	%f2098, [%SP+940];
$L__tmp7241:
	.loc	20 353 18
	st.f32 	[%rd1442+12], %f2098;
	st.f32 	[%rd1442+8], %f2097;
	st.f32 	[%rd1442+4], %f2096;
	st.f32 	[%rd1442], %f2095;
	.loc	20 354 13
	ld.u64 	%rd1443, [%SP+3160];
	ld.f32 	%f2099, [%SP+3200];
	ld.f32 	%f2100, [%SP+3204];
	ld.f32 	%f2101, [%SP+3208];
	ld.f32 	%f2102, [%SP+3212];
	ld.f32 	%f2103, [%SP+3232];
	ld.f32 	%f2104, [%SP+3236];
	ld.f32 	%f2105, [%SP+3240];
	ld.f32 	%f2106, [%SP+3244];
	ld.f32 	%f2107, [%SP+3248];
	ld.f32 	%f2108, [%SP+3252];
	ld.f32 	%f2109, [%SP+3256];
	ld.f32 	%f2110, [%SP+3260];
	ld.f32 	%f2111, [%SP+3264];
	ld.f32 	%f2112, [%SP+3268];
	ld.f32 	%f2113, [%SP+3272];
	ld.f32 	%f2114, [%SP+3276];
	st.f32 	[%SP+796], %f2102;
	st.f32 	[%SP+792], %f2101;
	st.f32 	[%SP+788], %f2100;
	st.f32 	[%SP+784], %f2099;
	st.f32 	[%SP+812], %f2106;
	st.f32 	[%SP+808], %f2105;
	st.f32 	[%SP+804], %f2104;
	st.f32 	[%SP+800], %f2103;
	st.f32 	[%SP+828], %f2110;
	st.f32 	[%SP+824], %f2109;
	st.f32 	[%SP+820], %f2108;
	st.f32 	[%SP+816], %f2107;
	st.f32 	[%SP+844], %f2114;
	st.f32 	[%SP+840], %f2113;
	st.f32 	[%SP+836], %f2112;
	st.f32 	[%SP+832], %f2111;
	.loc	20 354 18
	bra.uni	$L__tmp7242;
$L__tmp7242:
	.loc	20 73 5
	ld.f32 	%f2115, [%SP+784];
	ld.f32 	%f2116, [%SP+800];
	mul.f32 	%f2117, %f2115, %f2116;
	ld.f32 	%f2118, [%SP+788];
	ld.f32 	%f2119, [%SP+816];
	mul.f32 	%f2120, %f2118, %f2119;
	add.f32 	%f2121, %f2117, %f2120;
	ld.f32 	%f2122, [%SP+792];
	ld.f32 	%f2123, [%SP+832];
	mul.f32 	%f2124, %f2122, %f2123;
	add.f32 	%f2125, %f2121, %f2124;
	st.f32 	[%SP+848], %f2125;
	.loc	20 74 5
	ld.f32 	%f2126, [%SP+784];
	ld.f32 	%f2127, [%SP+804];
	mul.f32 	%f2128, %f2126, %f2127;
	ld.f32 	%f2129, [%SP+788];
	ld.f32 	%f2130, [%SP+820];
	mul.f32 	%f2131, %f2129, %f2130;
	add.f32 	%f2132, %f2128, %f2131;
	ld.f32 	%f2133, [%SP+792];
	ld.f32 	%f2134, [%SP+836];
	mul.f32 	%f2135, %f2133, %f2134;
	add.f32 	%f2136, %f2132, %f2135;
	st.f32 	[%SP+852], %f2136;
	.loc	20 75 5
	ld.f32 	%f2137, [%SP+784];
	ld.f32 	%f2138, [%SP+808];
	mul.f32 	%f2139, %f2137, %f2138;
	ld.f32 	%f2140, [%SP+788];
	ld.f32 	%f2141, [%SP+824];
	mul.f32 	%f2142, %f2140, %f2141;
	add.f32 	%f2143, %f2139, %f2142;
	ld.f32 	%f2144, [%SP+792];
	ld.f32 	%f2145, [%SP+840];
	mul.f32 	%f2146, %f2144, %f2145;
	add.f32 	%f2147, %f2143, %f2146;
	st.f32 	[%SP+856], %f2147;
	.loc	20 76 5
	ld.f32 	%f2148, [%SP+784];
	ld.f32 	%f2149, [%SP+812];
	mul.f32 	%f2150, %f2148, %f2149;
	ld.f32 	%f2151, [%SP+788];
	ld.f32 	%f2152, [%SP+828];
	mul.f32 	%f2153, %f2151, %f2152;
	add.f32 	%f2154, %f2150, %f2153;
	ld.f32 	%f2155, [%SP+792];
	ld.f32 	%f2156, [%SP+844];
	mul.f32 	%f2157, %f2155, %f2156;
	add.f32 	%f2158, %f2154, %f2157;
	ld.f32 	%f2159, [%SP+796];
	add.f32 	%f2160, %f2158, %f2159;
	st.f32 	[%SP+860], %f2160;
	.loc	20 78 5
	ld.f32 	%f2161, [%SP+848];
	ld.f32 	%f2162, [%SP+852];
	ld.f32 	%f2163, [%SP+856];
	ld.f32 	%f2164, [%SP+860];
$L__tmp7243:
	.loc	20 354 18
	st.f32 	[%rd1443+12], %f2164;
	st.f32 	[%rd1443+8], %f2163;
	st.f32 	[%rd1443+4], %f2162;
	st.f32 	[%rd1443], %f2161;
	.loc	20 355 13
	ld.u64 	%rd1444, [%SP+3168];
	ld.f32 	%f2165, [%SP+3216];
	ld.f32 	%f2166, [%SP+3220];
	ld.f32 	%f2167, [%SP+3224];
	ld.f32 	%f2168, [%SP+3228];
	ld.f32 	%f2169, [%SP+3232];
	ld.f32 	%f2170, [%SP+3236];
	ld.f32 	%f2171, [%SP+3240];
	ld.f32 	%f2172, [%SP+3244];
	ld.f32 	%f2173, [%SP+3248];
	ld.f32 	%f2174, [%SP+3252];
	ld.f32 	%f2175, [%SP+3256];
	ld.f32 	%f2176, [%SP+3260];
	ld.f32 	%f2177, [%SP+3264];
	ld.f32 	%f2178, [%SP+3268];
	ld.f32 	%f2179, [%SP+3272];
	ld.f32 	%f2180, [%SP+3276];
	st.f32 	[%SP+716], %f2168;
	st.f32 	[%SP+712], %f2167;
	st.f32 	[%SP+708], %f2166;
	st.f32 	[%SP+704], %f2165;
	st.f32 	[%SP+732], %f2172;
	st.f32 	[%SP+728], %f2171;
	st.f32 	[%SP+724], %f2170;
	st.f32 	[%SP+720], %f2169;
	st.f32 	[%SP+748], %f2176;
	st.f32 	[%SP+744], %f2175;
	st.f32 	[%SP+740], %f2174;
	st.f32 	[%SP+736], %f2173;
	st.f32 	[%SP+764], %f2180;
	st.f32 	[%SP+760], %f2179;
	st.f32 	[%SP+756], %f2178;
	st.f32 	[%SP+752], %f2177;
	.loc	20 355 18
	bra.uni	$L__tmp7244;
$L__tmp7244:
	.loc	20 73 5
	ld.f32 	%f2181, [%SP+704];
	ld.f32 	%f2182, [%SP+720];
	mul.f32 	%f2183, %f2181, %f2182;
	ld.f32 	%f2184, [%SP+708];
	ld.f32 	%f2185, [%SP+736];
	mul.f32 	%f2186, %f2184, %f2185;
	add.f32 	%f2187, %f2183, %f2186;
	ld.f32 	%f2188, [%SP+712];
	ld.f32 	%f2189, [%SP+752];
	mul.f32 	%f2190, %f2188, %f2189;
	add.f32 	%f2191, %f2187, %f2190;
	st.f32 	[%SP+768], %f2191;
	.loc	20 74 5
	ld.f32 	%f2192, [%SP+704];
	ld.f32 	%f2193, [%SP+724];
	mul.f32 	%f2194, %f2192, %f2193;
	ld.f32 	%f2195, [%SP+708];
	ld.f32 	%f2196, [%SP+740];
	mul.f32 	%f2197, %f2195, %f2196;
	add.f32 	%f2198, %f2194, %f2197;
	ld.f32 	%f2199, [%SP+712];
	ld.f32 	%f2200, [%SP+756];
	mul.f32 	%f2201, %f2199, %f2200;
	add.f32 	%f2202, %f2198, %f2201;
	st.f32 	[%SP+772], %f2202;
	.loc	20 75 5
	ld.f32 	%f2203, [%SP+704];
	ld.f32 	%f2204, [%SP+728];
	mul.f32 	%f2205, %f2203, %f2204;
	ld.f32 	%f2206, [%SP+708];
	ld.f32 	%f2207, [%SP+744];
	mul.f32 	%f2208, %f2206, %f2207;
	add.f32 	%f2209, %f2205, %f2208;
	ld.f32 	%f2210, [%SP+712];
	ld.f32 	%f2211, [%SP+760];
	mul.f32 	%f2212, %f2210, %f2211;
	add.f32 	%f2213, %f2209, %f2212;
	st.f32 	[%SP+776], %f2213;
	.loc	20 76 5
	ld.f32 	%f2214, [%SP+704];
	ld.f32 	%f2215, [%SP+732];
	mul.f32 	%f2216, %f2214, %f2215;
	ld.f32 	%f2217, [%SP+708];
	ld.f32 	%f2218, [%SP+748];
	mul.f32 	%f2219, %f2217, %f2218;
	add.f32 	%f2220, %f2216, %f2219;
	ld.f32 	%f2221, [%SP+712];
	ld.f32 	%f2222, [%SP+764];
	mul.f32 	%f2223, %f2221, %f2222;
	add.f32 	%f2224, %f2220, %f2223;
	ld.f32 	%f2225, [%SP+716];
	add.f32 	%f2226, %f2224, %f2225;
	st.f32 	[%SP+780], %f2226;
	.loc	20 78 5
	ld.f32 	%f2227, [%SP+768];
	ld.f32 	%f2228, [%SP+772];
	ld.f32 	%f2229, [%SP+776];
	ld.f32 	%f2230, [%SP+780];
$L__tmp7245:
	.loc	20 355 18
	st.f32 	[%rd1444+12], %f2230;
	st.f32 	[%rd1444+8], %f2229;
	st.f32 	[%rd1444+4], %f2228;
	st.f32 	[%rd1444], %f2227;
	bra.uni 	$L__BB26_186;
$L__tmp7246:

$L__BB26_186:
	.loc	20 336 40
	add.s32 	%r124, %r65, 1;
$L__tmp7247:
	mov.u32 	%r702, %r124;
$L__tmp7248:
	bra.uni 	$L__BB26_97;
$L__tmp7249:

$L__BB26_187:
	.loc	20 0 40
	add.u64 	%rd834, %SP, 3296;
	mov.b64 	%rd835, %rd834;
	st.u64 	[%SP+656], %rd835;
	add.u64 	%rd836, %SP, 3312;
	mov.b64 	%rd837, %rd836;
	st.u64 	[%SP+664], %rd837;
	add.u64 	%rd838, %SP, 3328;
	mov.b64 	%rd839, %rd838;
	st.u64 	[%SP+672], %rd839;
	add.u64 	%rd840, %SP, 3280;
	mov.b64 	%rd841, %rd840;
	st.u64 	[%SP+680], %rd841;
	.loc	17 833 12
	bra.uni	$L__tmp7250;
$L__tmp7250:
	.loc	20 405 5
	ld.u64 	%rd842, [%SP+656];
	ld.f32 	%f1159, [%rd842];
	ld.u64 	%rd843, [%SP+680];
	ld.f32 	%f1160, [%rd843];
	mul.f32 	%f1161, %f1159, %f1160;
	ld.u64 	%rd844, [%SP+656];
	ld.f32 	%f1162, [%rd844+4];
	ld.u64 	%rd845, [%SP+680];
	ld.f32 	%f1163, [%rd845+4];
	mul.f32 	%f1164, %f1162, %f1163;
	add.f32 	%f1165, %f1161, %f1164;
	ld.u64 	%rd846, [%SP+656];
	ld.f32 	%f1166, [%rd846+8];
	ld.u64 	%rd847, [%SP+680];
	ld.f32 	%f1167, [%rd847+8];
	mul.f32 	%f1168, %f1166, %f1167;
	add.f32 	%f1169, %f1165, %f1168;
	st.f32 	[%SP+688], %f1169;
	.loc	20 406 5
	ld.u64 	%rd848, [%SP+664];
	ld.f32 	%f1170, [%rd848];
	ld.u64 	%rd849, [%SP+680];
	ld.f32 	%f1171, [%rd849];
	mul.f32 	%f1172, %f1170, %f1171;
	ld.u64 	%rd850, [%SP+664];
	ld.f32 	%f1173, [%rd850+4];
	ld.u64 	%rd851, [%SP+680];
	ld.f32 	%f1174, [%rd851+4];
	mul.f32 	%f1175, %f1173, %f1174;
	add.f32 	%f1176, %f1172, %f1175;
	ld.u64 	%rd852, [%SP+664];
	ld.f32 	%f1177, [%rd852+8];
	ld.u64 	%rd853, [%SP+680];
	ld.f32 	%f1178, [%rd853+8];
	mul.f32 	%f1179, %f1177, %f1178;
	add.f32 	%f1180, %f1176, %f1179;
	st.f32 	[%SP+692], %f1180;
	.loc	20 407 5
	ld.u64 	%rd854, [%SP+672];
	ld.f32 	%f1181, [%rd854];
	ld.u64 	%rd855, [%SP+680];
	ld.f32 	%f1182, [%rd855];
	mul.f32 	%f1183, %f1181, %f1182;
	ld.u64 	%rd856, [%SP+672];
	ld.f32 	%f1184, [%rd856+4];
	ld.u64 	%rd857, [%SP+680];
	ld.f32 	%f1185, [%rd857+4];
	mul.f32 	%f1186, %f1184, %f1185;
	add.f32 	%f1187, %f1183, %f1186;
	ld.u64 	%rd858, [%SP+672];
	ld.f32 	%f1188, [%rd858+8];
	ld.u64 	%rd859, [%SP+680];
	ld.f32 	%f1189, [%rd859+8];
	mul.f32 	%f1190, %f1188, %f1189;
	add.f32 	%f1191, %f1187, %f1190;
	st.f32 	[%SP+696], %f1191;
	.loc	20 408 5
	ld.f32 	%f31, [%SP+696];
	ld.f32 	%f30, [%SP+692];
	ld.f32 	%f29, [%SP+688];
$L__tmp7251:
	.loc	17 833 5
	mov.f32 	%f2341, %f29;
	mov.f32 	%f2342, %f30;
	mov.f32 	%f2343, %f31;
	bra.uni 	$L__BB26_188;

$L__BB26_188:
	mov.f32 	%f34, %f2343;
	mov.f32 	%f33, %f2342;
	mov.f32 	%f32, %f2341;
$L__tmp7252:
	.loc	10 29 27
	st.f32 	[%SP+6196], %f32;
	st.f32 	[%SP+6200], %f33;
	st.f32 	[%SP+6204], %f34;
	add.u64 	%rd1499, %SP, 6196;
	mov.b64 	%rd1500, %rd1499;
	st.u64 	[%SP+624], %rd1500;
	.loc	10 29 13
	bra.uni	$L__tmp7253;
$L__tmp7253:
	.loc	3 260 5
	ld.u64 	%rd1501, [%SP+624];
	ld.f32 	%f2233, [%rd1501];
	ld.u64 	%rd1502, [%SP+624];
	ld.f32 	%f2234, [%rd1502+4];
	ld.u64 	%rd1503, [%SP+624];
	ld.f32 	%f2235, [%rd1503+8];
	add.u64 	%rd1504, %SP, 640;
	mov.b64 	%rd1505, %rd1504;
	st.u64 	[%SP+616], %rd1505;
	mov.f32 	%f2236, %f2233;
$L__tmp7254:
	.loc	3 0 5
	mov.f32 	%f2237, %f2234;
$L__tmp7255:
	mov.f32 	%f2238, %f2235;
$L__tmp7256:
	.loc	3 260 5
	bra.uni	$L__tmp7257;
$L__tmp7257:
	.loc	3 56 9
	ld.u64 	%rd1506, [%SP+616];
	st.f32 	[%rd1506], %f2236;
	.loc	3 56 20
	ld.u64 	%rd1507, [%SP+616];
	st.f32 	[%rd1507+4], %f2237;
	.loc	3 56 31
	ld.u64 	%rd1508, [%SP+616];
	st.f32 	[%rd1508+8], %f2238;
$L__tmp7258:
	.loc	3 260 5
	ld.f32 	%f2239, [%SP+640];
	ld.f32 	%f2240, [%SP+644];
	ld.f32 	%f2241, [%SP+648];
	ld.f32 	%f2242, [%SP+652];
$L__tmp7259:
	.loc	10 29 13
	st.f32 	[%rd41+12], %f2242;
	st.f32 	[%rd41+8], %f2241;
	st.f32 	[%rd41+4], %f2240;
	st.f32 	[%rd41], %f2239;
	.loc	10 31 18
	bra.uni	$L__tmp7260;
$L__tmp7260:
	.loc	17 586 5
	// begin inline asm
	call (%f2231), _optix_get_ray_tmin, ();
	// end inline asm
$L__tmp7261:
	.loc	17 587 5
	mov.f32 	%f2243, %f2231;
$L__tmp7262:
	.loc	10 31 18
	mov.f32 	%f2244, %f2243;
$L__tmp7263:
	.loc	10 32 16
	bra.uni	$L__tmp7264;
$L__tmp7264:
	.loc	17 593 5
	// begin inline asm
	call (%f2232), _optix_get_ray_tmax, ();
	// end inline asm
$L__tmp7265:
	.loc	17 594 5
	mov.f32 	%f2245, %f2232;
$L__tmp7266:
	.loc	10 32 16
	sub.f32 	%f2246, %f2245, %f2244;
	st.f32 	[%SP+6272], %f2246;
	add.u64 	%rd79, %SP, 6240;
	.loc	10 33 5
	add.s64 	%rd80, %rd79, 16;
	add.u64 	%rd1509, %SP, 6224;
	mov.b64 	%rd1510, %rd1509;
	st.u64 	[%SP+608], %rd1510;
	mov.f32 	%f35, %f2244;
$L__tmp7267:
	.loc	10 33 5
	bra.uni	$L__tmp7268;
$L__tmp7268:
	.loc	3 45 23
	mov.u64 	%rd1511, 0;
	mov.b64 	%rd81, %rd1511;
$L__tmp7269:
	.loc	3 45 9
	mov.u64 	%rd1809, %rd81;
$L__tmp7270:
	bra.uni 	$L__BB26_189;

$L__BB26_189:
	mov.u64 	%rd82, %rd1809;
$L__tmp7271:
	setp.lt.u64 	%p139, %rd82, 3;
	not.pred 	%p140, %p139;
	@%p140 bra 	$L__BB26_191;
	bra.uni 	$L__BB26_190;

$L__BB26_190:
$L__tmp7272:
	.loc	3 46 13
	ld.u64 	%rd1800, [%SP+608];
	shl.b64 	%rd1801, %rd82, 2;
	add.s64 	%rd1802, %rd1800, %rd1801;
	st.f32 	[%rd1802], %f35;
$L__tmp7273:
	.loc	3 45 38
	add.s64 	%rd83, %rd82, 1;
$L__tmp7274:
	mov.u64 	%rd1809, %rd83;
$L__tmp7275:
	bra.uni 	$L__BB26_189;
$L__tmp7276:

$L__BB26_191:
	.loc	3 0 38
	add.u64 	%rd1512, %SP, 6224;
	mov.b64 	%rd1513, %rd1512;
	st.u64 	[%SP+584], %rd1513;
	add.u64 	%rd1514, %SP, 592;
	mov.b64 	%rd1515, %rd1514;
	st.u64 	[%SP+576], %rd1515;
	.loc	10 33 14
	bra.uni	$L__tmp7277;
$L__tmp7277:
	.loc	3 99 23
	mov.u64 	%rd1516, 0;
	mov.b64 	%rd84, %rd1516;
$L__tmp7278:
	.loc	3 99 9
	mov.u64 	%rd1810, %rd84;
$L__tmp7279:
	bra.uni 	$L__BB26_192;

$L__BB26_192:
	mov.u64 	%rd85, %rd1810;
$L__tmp7280:
	setp.lt.u64 	%p141, %rd85, 3;
	not.pred 	%p142, %p141;
	@%p142 bra 	$L__BB26_199;
	bra.uni 	$L__BB26_193;

$L__BB26_193:
$L__tmp7281:
	.loc	3 100 13
	shl.b64 	%rd1783, %rd85, 2;
	add.s64 	%rd1784, %rd80, %rd1783;
	ld.f32 	%f2336, [%rd1784];
$L__tmp7282:
	ld.u64 	%rd1785, [%SP+584];
	shl.b64 	%rd1786, %rd85, 2;
	add.s64 	%rd1787, %rd1785, %rd1786;
	ld.f32 	%f2337, [%rd1787];
	mul.f32 	%f36, %f2336, %f2337;
	add.u64 	%rd1788, %SP, 592;
	mov.b64 	%rd1789, %rd1788;
	st.u64 	[%SP+568], %rd1789;
	mov.b64 	%rd86, %rd85;
$L__tmp7283:
	.loc	3 100 13
	bra.uni	$L__tmp7284;
$L__tmp7284:
	.loc	3 141 8
	setp.lt.u64 	%p270, %rd86, 3;
	not.pred 	%p271, %p270;
	@%p271 bra 	$L__BB26_195;
	bra.uni 	$L__BB26_194;

$L__BB26_194:
	bra.uni 	$L__BB26_196;

$L__BB26_195:
	.loc	3 141 23
	mov.u64 	%rd1790, $str;
	cvta.global.u64 	%rd1791, %rd1790;
	mov.u64 	%rd1792, $str$1;
	cvta.global.u64 	%rd1793, %rd1792;
	mov.u64 	%rd1794, __unnamed_2;
	cvta.global.u64 	%rd1795, %rd1794;
	mov.u32 	%r679, 141;
	{ // callseq 477, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1791;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1793;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r679;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1795;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 477
	bra.uni 	$L__BB26_196;

$L__BB26_196:
	.loc	3 142 9
	ld.u64 	%rd1796, [%SP+568];
	setp.ne.s64 	%p272, %rd1796, 0;
	not.pred 	%p273, %p272;
	not.pred 	%p274, %p273;
	@%p274 bra 	$L__BB26_198;
	bra.uni 	$L__BB26_197;

$L__BB26_197:
	mov.u32 	%r680, 0;
	mov.b32 	%r681, %r680;
	bra.uni 	$L__BB26_198;

$L__BB26_198:
	ld.u64 	%rd1797, [%SP+568];
	shl.b64 	%rd1798, %rd86, 2;
	add.s64 	%rd1799, %rd1797, %rd1798;
$L__tmp7285:
	.loc	3 100 13
	st.f32 	[%rd1799], %f36;
$L__tmp7286:
	.loc	3 99 38
	add.s64 	%rd87, %rd85, 1;
$L__tmp7287:
	mov.u64 	%rd1810, %rd87;
$L__tmp7288:
	bra.uni 	$L__BB26_192;
$L__tmp7289:

$L__BB26_199:
	.loc	3 101 9
	ld.f32 	%f2247, [%SP+592];
	ld.f32 	%f2248, [%SP+596];
	ld.f32 	%f2249, [%SP+600];
	ld.f32 	%f2250, [%SP+604];
$L__tmp7290:
	.loc	10 33 14
	st.f32 	[%SP+6220], %f2250;
	st.f32 	[%SP+6216], %f2249;
	st.f32 	[%SP+6212], %f2248;
	st.f32 	[%SP+6208], %f2247;
	mov.b64 	%rd1517, %rd79;
	st.u64 	[%SP+552], %rd1517;
	add.u64 	%rd1518, %SP, 6208;
	mov.b64 	%rd1519, %rd1518;
	st.u64 	[%SP+560], %rd1519;
	.loc	10 33 5
	bra.uni	$L__tmp7291;
$L__tmp7291:
	.loc	3 79 23
	mov.u64 	%rd1520, 0;
	mov.b64 	%rd88, %rd1520;
$L__tmp7292:
	.loc	3 79 9
	mov.u64 	%rd1811, %rd88;
$L__tmp7293:
	bra.uni 	$L__BB26_200;

$L__BB26_200:
	mov.u64 	%rd89, %rd1811;
$L__tmp7294:
	setp.lt.u64 	%p143, %rd89, 3;
	not.pred 	%p144, %p143;
	@%p144 bra 	$L__BB26_202;
	bra.uni 	$L__BB26_201;

$L__BB26_201:
$L__tmp7295:
	.loc	3 80 13
	ld.u64 	%rd1777, [%SP+560];
	shl.b64 	%rd1778, %rd89, 2;
	add.s64 	%rd1779, %rd1777, %rd1778;
	ld.f32 	%f2333, [%rd1779];
	ld.u64 	%rd1780, [%SP+552];
	shl.b64 	%rd1781, %rd89, 2;
	add.s64 	%rd1782, %rd1780, %rd1781;
	ld.f32 	%f2334, [%rd1782];
	add.f32 	%f2335, %f2334, %f2333;
	st.f32 	[%rd1782], %f2335;
$L__tmp7296:
	.loc	3 79 38
	add.s64 	%rd90, %rd89, 1;
$L__tmp7297:
	mov.u64 	%rd1811, %rd90;
$L__tmp7298:
	bra.uni 	$L__BB26_200;
$L__tmp7299:

$L__BB26_202:
	.loc	3 81 9
	ld.u64 	%rd1521, [%SP+552];
	setp.ne.s64 	%p145, %rd1521, 0;
	not.pred 	%p146, %p145;
	not.pred 	%p147, %p146;
	@%p147 bra 	$L__BB26_204;
	bra.uni 	$L__BB26_203;

$L__BB26_203:
	mov.u32 	%r607, 0;
	mov.b32 	%r608, %r607;
	bra.uni 	$L__BB26_204;

$L__BB26_204:
	ld.u64 	%rd1522, [%SP+552];
	mov.b64 	%rd1523, %rd1522;
	st.u64 	[%SP+544], %rd1523;
	ld.u64 	%rd1524, [%SP+544];
$L__tmp7300:
	.loc	10 35 16
	bra.uni	$L__tmp7301;
$L__tmp7301:
	.loc	17 600 5
	// begin inline asm
	call (%f2251), _optix_get_ray_time, ();
	// end inline asm
$L__tmp7302:
	.loc	17 601 5
	mov.f32 	%f2252, %f2251;
$L__tmp7303:
	.loc	10 35 16
	st.f32 	[%SP+6276], %f2252;
	.loc	10 36 5
	ld.f32 	%f2253, [%SP+6240];
	ld.f32 	%f2254, [%SP+6244];
	ld.f32 	%f2255, [%SP+6248];
	ld.f32 	%f2256, [%SP+6252];
	ld.f32 	%f2257, [%SP+6256];
	ld.f32 	%f2258, [%SP+6260];
	ld.f32 	%f2259, [%SP+6264];
	ld.f32 	%f2260, [%SP+6268];
	ld.f32 	%f2261, [%SP+6272];
	ld.f32 	%f2262, [%SP+6276];
	ld.u8 	%rs31, [%SP+6280];
	ld.u8 	%rs32, [%SP+6281];
	ld.u8 	%rs33, [%SP+6282];
	ld.u8 	%rs34, [%SP+6283];
	ld.u8 	%rs35, [%SP+6284];
	ld.u8 	%rs36, [%SP+6285];
	ld.u8 	%rs37, [%SP+6286];
	ld.u8 	%rs38, [%SP+6287];
$L__tmp7304:
	.loc	12 33 18
	st.u8 	[%SP+6335], %rs38;
	st.u8 	[%SP+6334], %rs37;
	st.u8 	[%SP+6333], %rs36;
	st.u8 	[%SP+6332], %rs35;
	st.u8 	[%SP+6331], %rs34;
	st.u8 	[%SP+6330], %rs33;
	st.u8 	[%SP+6329], %rs32;
	st.u8 	[%SP+6328], %rs31;
	st.f32 	[%SP+6324], %f2262;
	st.f32 	[%SP+6320], %f2261;
	st.f32 	[%SP+6316], %f2260;
	st.f32 	[%SP+6312], %f2259;
	st.f32 	[%SP+6308], %f2258;
	st.f32 	[%SP+6304], %f2257;
	st.f32 	[%SP+6300], %f2256;
	st.f32 	[%SP+6296], %f2255;
	st.f32 	[%SP+6292], %f2254;
	st.f32 	[%SP+6288], %f2253;
	.loc	12 36 15
	add.s64 	%rd91, %rd2, 32;
$L__tmp7305:
	.loc	12 0 15
	add.u64 	%rd1525, %SP, 6288;
	mov.b64 	%rd1526, %rd1525;
	st.u64 	[%SP+448], %rd1526;
	.loc	12 36 17
	bra.uni	$L__tmp7306;
$L__tmp7306:
	.loc	9 168 9
	ld.u64 	%rd92, [%SP+448];
	mov.b64 	%rd1527, %rd91;
	st.u64 	[%SP+408], %rd1527;
$L__tmp7307:
	.loc	9 168 22
	bra.uni	$L__tmp7308;
$L__tmp7308:
	.loc	9 145 25
	ld.u64 	%rd93, [%SP+408];
$L__tmp7309:
	.loc	9 0 25
	mov.u64 	%rd1528, 3;
	mov.b64 	%rd94, %rd1528;
$L__tmp7310:
	.loc	9 145 27
	bra.uni	$L__tmp7311;
$L__tmp7311:
	.loc	9 92 8
	setp.lt.u64 	%p148, %rd94, 4;
	not.pred 	%p149, %p148;
	@%p149 bra 	$L__BB26_206;
	bra.uni 	$L__BB26_205;

$L__BB26_205:
	bra.uni 	$L__BB26_207;

$L__BB26_206:
	.loc	9 92 23
	mov.u64 	%rd1529, $str;
	cvta.global.u64 	%rd1530, %rd1529;
	mov.u64 	%rd1531, $str$2;
	cvta.global.u64 	%rd1532, %rd1531;
	mov.u64 	%rd1533, __unnamed_3;
	cvta.global.u64 	%rd1534, %rd1533;
	mov.u32 	%r609, 92;
	{ // callseq 461, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1530;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1532;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r609;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1534;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 461
	bra.uni 	$L__BB26_207;

$L__BB26_207:
	.loc	9 93 9
	setp.ne.s64 	%p150, %rd93, 0;
	not.pred 	%p151, %p150;
	not.pred 	%p152, %p151;
	@%p152 bra 	$L__BB26_209;
	bra.uni 	$L__BB26_208;

$L__BB26_208:
	mov.u32 	%r610, 0;
	mov.b32 	%r611, %r610;
	bra.uni 	$L__BB26_209;

$L__BB26_209:
	shl.b64 	%rd1535, %rd94, 4;
	add.s64 	%rd1536, %rd93, %rd1535;
$L__tmp7312:
	.loc	9 145 27
	ld.f32 	%f2263, [%rd1536];
	ld.f32 	%f2264, [%rd1536+4];
	ld.f32 	%f2265, [%rd1536+8];
	ld.f32 	%f2266, [%rd1536+12];
	st.f32 	[%SP+444], %f2266;
	st.f32 	[%SP+440], %f2265;
	st.f32 	[%SP+436], %f2264;
	st.f32 	[%SP+432], %f2263;
$L__tmp7313:
	.loc	9 146 23
	mov.u64 	%rd1537, 0;
	mov.b64 	%rd95, %rd1537;
$L__tmp7314:
	.loc	9 146 9
	mov.u64 	%rd1812, %rd95;
$L__tmp7315:
	bra.uni 	$L__BB26_210;

$L__BB26_210:
	mov.u64 	%rd96, %rd1812;
$L__tmp7316:
	setp.lt.u64 	%p153, %rd96, 3;
	not.pred 	%p154, %p153;
	@%p154 bra 	$L__BB26_235;
	bra.uni 	$L__BB26_211;

$L__BB26_211:
	.loc	9 0 9
	mov.b64 	%rd1726, %rd92;
	st.u64 	[%SP+400], %rd1726;
	mov.b64 	%rd97, %rd96;
$L__tmp7317:
	.loc	9 147 27
	bra.uni	$L__tmp7318;
$L__tmp7318:
	.loc	3 136 8
	setp.lt.u64 	%p248, %rd97, 3;
	not.pred 	%p249, %p248;
	@%p249 bra 	$L__BB26_213;
	bra.uni 	$L__BB26_212;

$L__BB26_212:
	bra.uni 	$L__BB26_214;

$L__BB26_213:
	.loc	3 136 23
	mov.u64 	%rd1727, $str;
	cvta.global.u64 	%rd1728, %rd1727;
	mov.u64 	%rd1729, $str$1;
	cvta.global.u64 	%rd1730, %rd1729;
	mov.u64 	%rd1731, __unnamed_1;
	cvta.global.u64 	%rd1732, %rd1731;
	mov.u32 	%r667, 136;
	{ // callseq 472, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1728;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1730;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r667;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1732;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 472
	bra.uni 	$L__BB26_214;

$L__BB26_214:
	.loc	3 137 9
	ld.u64 	%rd1733, [%SP+400];
	setp.ne.s64 	%p250, %rd1733, 0;
	not.pred 	%p251, %p250;
	not.pred 	%p252, %p251;
	@%p252 bra 	$L__BB26_216;
	bra.uni 	$L__BB26_215;

$L__BB26_215:
	mov.u32 	%r668, 0;
	mov.b32 	%r669, %r668;
	bra.uni 	$L__BB26_216;

$L__BB26_216:
	ld.u64 	%rd1734, [%SP+400];
	shl.b64 	%rd1735, %rd97, 2;
	add.s64 	%rd98, %rd1734, %rd1735;
$L__tmp7319:
	.loc	9 147 27
	ld.u64 	%rd99, [%SP+408];
$L__tmp7320:
	.loc	9 0 27
	mov.b64 	%rd100, %rd96;
$L__tmp7321:
	.loc	9 147 33
	bra.uni	$L__tmp7322;
$L__tmp7322:
	.loc	9 92 8
	setp.lt.u64 	%p253, %rd100, 4;
	not.pred 	%p254, %p253;
	@%p254 bra 	$L__BB26_218;
	bra.uni 	$L__BB26_217;

$L__BB26_217:
	bra.uni 	$L__BB26_219;

$L__BB26_218:
	.loc	9 92 23
	mov.u64 	%rd1736, $str;
	cvta.global.u64 	%rd1737, %rd1736;
	mov.u64 	%rd1738, $str$2;
	cvta.global.u64 	%rd1739, %rd1738;
	mov.u64 	%rd1740, __unnamed_3;
	cvta.global.u64 	%rd1741, %rd1740;
	mov.u32 	%r670, 92;
	{ // callseq 473, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1737;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1739;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r670;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1741;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 473
	bra.uni 	$L__BB26_219;

$L__BB26_219:
	.loc	9 93 9
	setp.ne.s64 	%p255, %rd99, 0;
	not.pred 	%p256, %p255;
	not.pred 	%p257, %p256;
	@%p257 bra 	$L__BB26_221;
	bra.uni 	$L__BB26_220;

$L__BB26_220:
	mov.u32 	%r671, 0;
	mov.b32 	%r672, %r671;
	bra.uni 	$L__BB26_221;

$L__BB26_221:
	shl.b64 	%rd1742, %rd100, 4;
	add.s64 	%rd1743, %rd99, %rd1742;
	mov.b64 	%rd101, %rd98;
$L__tmp7323:
	.loc	9 0 9
	mov.b64 	%rd1744, %rd1743;
	st.u64 	[%SP+360], %rd1744;
	add.u64 	%rd1745, %SP, 432;
	mov.b64 	%rd1746, %rd1745;
	st.u64 	[%SP+368], %rd1746;
	add.u64 	%rd1747, %SP, 384;
	mov.b64 	%rd1748, %rd1747;
	st.u64 	[%SP+352], %rd1748;
$L__tmp7324:
	.loc	9 147 22
	bra.uni	$L__tmp7325;
$L__tmp7325:
	.loc	3 230 19
	mov.u64 	%rd1749, 0;
	mov.b64 	%rd102, %rd1749;
$L__tmp7326:
	.loc	3 230 5
	mov.u64 	%rd1813, %rd102;
$L__tmp7327:
	bra.uni 	$L__BB26_222;

$L__BB26_222:
	mov.u64 	%rd103, %rd1813;
$L__tmp7328:
	setp.lt.u64 	%p258, %rd103, 4;
	not.pred 	%p259, %p258;
	@%p259 bra 	$L__BB26_234;
	bra.uni 	$L__BB26_223;

$L__BB26_223:
$L__tmp7329:
	.loc	3 231 9
	ld.f32 	%f37, [%rd101];
	ld.u64 	%rd1750, [%SP+360];
	mov.b64 	%rd1751, %rd1750;
	st.u64 	[%SP+344], %rd1751;
	mov.b64 	%rd104, %rd103;
$L__tmp7330:
	.loc	3 231 36
	bra.uni	$L__tmp7331;
$L__tmp7331:
	.loc	3 136 8
	setp.lt.u64 	%p260, %rd104, 4;
	not.pred 	%p261, %p260;
	@%p261 bra 	$L__BB26_225;
	bra.uni 	$L__BB26_224;

$L__BB26_224:
	bra.uni 	$L__BB26_226;

$L__BB26_225:
	.loc	3 136 23
	mov.u64 	%rd1752, $str;
	cvta.global.u64 	%rd1753, %rd1752;
	mov.u64 	%rd1754, $str$1;
	cvta.global.u64 	%rd1755, %rd1754;
	mov.u64 	%rd1756, __unnamed_4;
	cvta.global.u64 	%rd1757, %rd1756;
	mov.u32 	%r673, 136;
	{ // callseq 474, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1753;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1755;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r673;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1757;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 474
	bra.uni 	$L__BB26_226;

$L__BB26_226:
	.loc	3 137 9
	ld.u64 	%rd1758, [%SP+344];
	setp.ne.s64 	%p262, %rd1758, 0;
	not.pred 	%p263, %p262;
	not.pred 	%p264, %p263;
	@%p264 bra 	$L__BB26_228;
	bra.uni 	$L__BB26_227;

$L__BB26_227:
	mov.u32 	%r674, 0;
	mov.b32 	%r675, %r674;
	bra.uni 	$L__BB26_228;

$L__BB26_228:
	ld.u64 	%rd1759, [%SP+344];
	shl.b64 	%rd1760, %rd104, 2;
	add.s64 	%rd1761, %rd1759, %rd1760;
$L__tmp7332:
	.loc	3 231 36
	ld.f32 	%f38, [%rd1761];
	ld.u64 	%rd1762, [%SP+368];
	mov.b64 	%rd1763, %rd1762;
	st.u64 	[%SP+336], %rd1763;
	mov.b64 	%rd105, %rd103;
$L__tmp7333:
	.loc	3 231 42
	bra.uni	$L__tmp7334;
$L__tmp7334:
	.loc	3 136 8
	setp.lt.u64 	%p265, %rd105, 4;
	not.pred 	%p266, %p265;
	@%p266 bra 	$L__BB26_230;
	bra.uni 	$L__BB26_229;

$L__BB26_229:
	bra.uni 	$L__BB26_231;

$L__BB26_230:
	.loc	3 136 23
	mov.u64 	%rd1764, $str;
	cvta.global.u64 	%rd1765, %rd1764;
	mov.u64 	%rd1766, $str$1;
	cvta.global.u64 	%rd1767, %rd1766;
	mov.u64 	%rd1768, __unnamed_4;
	cvta.global.u64 	%rd1769, %rd1768;
	mov.u32 	%r676, 136;
	{ // callseq 475, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1765;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1767;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r676;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1769;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 475
	bra.uni 	$L__BB26_231;

$L__BB26_231:
	.loc	3 137 9
	ld.u64 	%rd1770, [%SP+336];
	setp.ne.s64 	%p267, %rd1770, 0;
	not.pred 	%p268, %p267;
	not.pred 	%p269, %p268;
	@%p269 bra 	$L__BB26_233;
	bra.uni 	$L__BB26_232;

$L__BB26_232:
	mov.u32 	%r677, 0;
	mov.b32 	%r678, %r677;
	bra.uni 	$L__BB26_233;

$L__BB26_233:
	ld.u64 	%rd1771, [%SP+336];
	shl.b64 	%rd1772, %rd105, 2;
	add.s64 	%rd1773, %rd1771, %rd1772;
$L__tmp7335:
	.loc	3 231 42
	ld.f32 	%f2331, [%rd1773];
	.loc	3 231 23
	{ // callseq 476, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f37;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f38;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f2331;
	.param .b32 retval0;
	call.uni (retval0), 
	__fmaf_rn, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32 	%f2332, [retval0+0];
	} // callseq 476
	shl.b64 	%rd1774, %rd103, 2;
	add.u64 	%rd1775, %SP, 384;
	add.s64 	%rd1776, %rd1775, %rd1774;
	st.f32 	[%rd1776], %f2332;
$L__tmp7336:
	.loc	3 230 34
	add.s64 	%rd106, %rd103, 1;
$L__tmp7337:
	mov.u64 	%rd1813, %rd106;
$L__tmp7338:
	bra.uni 	$L__BB26_222;
$L__tmp7339:

$L__BB26_234:
	.loc	3 232 5
	ld.f32 	%f2327, [%SP+384];
	ld.f32 	%f2328, [%SP+388];
	ld.f32 	%f2329, [%SP+392];
	ld.f32 	%f2330, [%SP+396];
$L__tmp7340:
	.loc	9 147 22
	st.f32 	[%SP+444], %f2330;
	st.f32 	[%SP+440], %f2329;
	st.f32 	[%SP+436], %f2328;
	st.f32 	[%SP+432], %f2327;
$L__tmp7341:
	.loc	9 146 35
	add.s64 	%rd107, %rd96, 1;
$L__tmp7342:
	mov.u64 	%rd1812, %rd107;
$L__tmp7343:
	bra.uni 	$L__BB26_210;
$L__tmp7344:

$L__BB26_235:
	.loc	9 0 35
	add.u64 	%rd1538, %SP, 432;
	mov.b64 	%rd1539, %rd1538;
	st.u64 	[%SP+328], %rd1539;
	.loc	9 148 25
	bra.uni	$L__tmp7345;
$L__tmp7345:
	.loc	3 148 84
	ld.u64 	%rd1540, [%SP+328];
	setp.ne.s64 	%p155, %rd1540, 0;
	not.pred 	%p156, %p155;
	not.pred 	%p157, %p156;
	@%p157 bra 	$L__BB26_237;
	bra.uni 	$L__BB26_236;

$L__BB26_236:
	mov.u32 	%r612, 0;
	mov.b32 	%r613, %r612;
	bra.uni 	$L__BB26_237;

$L__BB26_237:
	ld.u64 	%rd1541, [%SP+328];
$L__tmp7346:
	.loc	9 148 25
	ld.f32 	%f39, [%rd1541];
	add.u64 	%rd1542, %SP, 432;
	mov.b64 	%rd1543, %rd1542;
	st.u64 	[%SP+320], %rd1543;
	.loc	9 148 37
	bra.uni	$L__tmp7347;
$L__tmp7347:
	.loc	3 153 84
	ld.u64 	%rd1544, [%SP+320];
	setp.ne.s64 	%p158, %rd1544, 0;
	not.pred 	%p159, %p158;
	not.pred 	%p160, %p159;
	@%p160 bra 	$L__BB26_239;
	bra.uni 	$L__BB26_238;

$L__BB26_238:
	mov.u32 	%r614, 0;
	mov.b32 	%r615, %r614;
	bra.uni 	$L__BB26_239;

$L__BB26_239:
	ld.u64 	%rd1545, [%SP+320];
$L__tmp7348:
	.loc	9 148 37
	ld.f32 	%f40, [%rd1545+4];
	add.u64 	%rd1546, %SP, 432;
	mov.b64 	%rd1547, %rd1546;
	st.u64 	[%SP+312], %rd1547;
	.loc	9 148 49
	bra.uni	$L__tmp7349;
$L__tmp7349:
	.loc	3 158 84
	ld.u64 	%rd1548, [%SP+312];
	setp.ne.s64 	%p161, %rd1548, 0;
	not.pred 	%p162, %p161;
	not.pred 	%p163, %p162;
	@%p163 bra 	$L__BB26_241;
	bra.uni 	$L__BB26_240;

$L__BB26_240:
	mov.u32 	%r616, 0;
	mov.b32 	%r617, %r616;
	bra.uni 	$L__BB26_241;

$L__BB26_241:
	ld.u64 	%rd1549, [%SP+312];
$L__tmp7350:
	.loc	9 148 49
	ld.f32 	%f2267, [%rd1549+8];
	add.u64 	%rd1550, %SP, 416;
	mov.b64 	%rd1551, %rd1550;
	st.u64 	[%SP+304], %rd1551;
	mov.f32 	%f2268, %f39;
$L__tmp7351:
	.loc	9 0 49
	mov.f32 	%f2269, %f40;
$L__tmp7352:
	mov.f32 	%f2270, %f2267;
$L__tmp7353:
	.loc	9 148 49
	bra.uni	$L__tmp7354;
$L__tmp7354:
	.loc	3 56 9
	ld.u64 	%rd1552, [%SP+304];
	st.f32 	[%rd1552], %f2268;
	.loc	3 56 20
	ld.u64 	%rd1553, [%SP+304];
	st.f32 	[%rd1553+4], %f2269;
	.loc	3 56 31
	ld.u64 	%rd1554, [%SP+304];
	st.f32 	[%rd1554+8], %f2270;
$L__tmp7355:
	.loc	9 148 9
	ld.u64 	%rd1555, [%SP+408];
	setp.ne.s64 	%p164, %rd1555, 0;
	not.pred 	%p165, %p164;
	not.pred 	%p166, %p165;
	@%p166 bra 	$L__BB26_243;
	bra.uni 	$L__BB26_242;

$L__BB26_242:
	mov.u32 	%r618, 0;
	mov.b32 	%r619, %r618;
	bra.uni 	$L__BB26_243;

$L__BB26_243:
	ld.f32 	%f2271, [%SP+416];
	ld.f32 	%f2272, [%SP+420];
	ld.f32 	%f2273, [%SP+424];
	ld.f32 	%f2274, [%SP+428];
$L__tmp7356:
	.loc	9 168 22
	st.f32 	[%SP+524], %f2274;
	st.f32 	[%SP+520], %f2273;
	st.f32 	[%SP+516], %f2272;
	st.f32 	[%SP+512], %f2271;
	ld.u64 	%rd1556, [%SP+448];
	add.s64 	%rd108, %rd1556, 16;
	mov.b64 	%rd1557, %rd91;
	st.u64 	[%SP+248], %rd1557;
$L__tmp7357:
	.loc	9 168 46
	bra.uni	$L__tmp7358;
$L__tmp7358:
	.loc	9 160 25
	ld.u64 	%rd109, [%SP+248];
$L__tmp7359:
	.loc	9 0 25
	mov.u64 	%rd1558, 0;
	mov.b64 	%rd110, %rd1558;
$L__tmp7360:
	.loc	9 160 27
	bra.uni	$L__tmp7361;
$L__tmp7361:
	.loc	9 92 8
	setp.lt.u64 	%p167, %rd110, 4;
	not.pred 	%p168, %p167;
	@%p168 bra 	$L__BB26_245;
	bra.uni 	$L__BB26_244;

$L__BB26_244:
	bra.uni 	$L__BB26_246;

$L__BB26_245:
	.loc	9 92 23
	mov.u64 	%rd1559, $str;
	cvta.global.u64 	%rd1560, %rd1559;
	mov.u64 	%rd1561, $str$2;
	cvta.global.u64 	%rd1562, %rd1561;
	mov.u64 	%rd1563, __unnamed_3;
	cvta.global.u64 	%rd1564, %rd1563;
	mov.u32 	%r620, 92;
	{ // callseq 462, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1560;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1562;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r620;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1564;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 462
	bra.uni 	$L__BB26_246;

$L__BB26_246:
	.loc	9 93 9
	setp.ne.s64 	%p169, %rd109, 0;
	not.pred 	%p170, %p169;
	not.pred 	%p171, %p170;
	@%p171 bra 	$L__BB26_248;
	bra.uni 	$L__BB26_247;

$L__BB26_247:
	mov.u32 	%r621, 0;
	mov.b32 	%r622, %r621;
	bra.uni 	$L__BB26_248;

$L__BB26_248:
	shl.b64 	%rd1565, %rd110, 4;
	add.s64 	%rd1566, %rd109, %rd1565;
$L__tmp7362:
	.loc	9 160 27
	ld.f32 	%f2275, [%rd1566];
	ld.f32 	%f2276, [%rd1566+4];
	ld.f32 	%f2277, [%rd1566+8];
	ld.f32 	%f2278, [%rd1566+12];
	st.f32 	[%SP+300], %f2278;
	st.f32 	[%SP+296], %f2277;
	st.f32 	[%SP+292], %f2276;
	st.f32 	[%SP+288], %f2275;
	mov.b64 	%rd1567, %rd108;
	st.u64 	[%SP+240], %rd1567;
	.loc	9 161 19
	bra.uni	$L__tmp7363;
$L__tmp7363:
	.loc	3 146 96
	ld.u64 	%rd1568, [%SP+240];
	setp.ne.s64 	%p172, %rd1568, 0;
	not.pred 	%p173, %p172;
	not.pred 	%p174, %p173;
	@%p174 bra 	$L__BB26_250;
	bra.uni 	$L__BB26_249;

$L__BB26_249:
	mov.u32 	%r623, 0;
	mov.b32 	%r624, %r623;
	bra.uni 	$L__BB26_250;

$L__BB26_250:
	ld.u64 	%rd1569, [%SP+240];
$L__tmp7364:
	.loc	9 161 19
	ld.f32 	%f2279, [%rd1569];
	add.u64 	%rd1570, %SP, 256;
	mov.b64 	%rd1571, %rd1570;
	st.u64 	[%SP+144], %rd1571;
	mov.f32 	%f41, %f2279;
$L__tmp7365:
	.loc	9 161 19
	bra.uni	$L__tmp7366;
$L__tmp7366:
	.loc	3 45 23
	mov.u64 	%rd1572, 0;
	mov.b64 	%rd111, %rd1572;
$L__tmp7367:
	.loc	3 45 9
	mov.u64 	%rd1814, %rd111;
$L__tmp7368:
	bra.uni 	$L__BB26_251;

$L__BB26_251:
	mov.u64 	%rd112, %rd1814;
$L__tmp7369:
	setp.lt.u64 	%p175, %rd112, 4;
	not.pred 	%p176, %p175;
	@%p176 bra 	$L__BB26_253;
	bra.uni 	$L__BB26_252;

$L__BB26_252:
$L__tmp7370:
	.loc	3 46 13
	ld.u64 	%rd1723, [%SP+144];
	shl.b64 	%rd1724, %rd112, 2;
	add.s64 	%rd1725, %rd1723, %rd1724;
	st.f32 	[%rd1725], %f41;
$L__tmp7371:
	.loc	3 45 38
	add.s64 	%rd113, %rd112, 1;
$L__tmp7372:
	mov.u64 	%rd1814, %rd113;
$L__tmp7373:
	bra.uni 	$L__BB26_251;
$L__tmp7374:

$L__BB26_253:
	.loc	3 0 38
	add.u64 	%rd1573, %SP, 288;
	mov.b64 	%rd1574, %rd1573;
	st.u64 	[%SP+128], %rd1574;
	add.u64 	%rd1575, %SP, 256;
	mov.b64 	%rd1576, %rd1575;
	st.u64 	[%SP+136], %rd1576;
	.loc	9 161 9
	bra.uni	$L__tmp7375;
$L__tmp7375:
	.loc	3 105 23
	mov.u64 	%rd1577, 0;
	mov.b64 	%rd114, %rd1577;
$L__tmp7376:
	.loc	3 105 9
	mov.u64 	%rd1815, %rd114;
$L__tmp7377:
	bra.uni 	$L__BB26_254;

$L__BB26_254:
	mov.u64 	%rd115, %rd1815;
$L__tmp7378:
	setp.lt.u64 	%p177, %rd115, 4;
	not.pred 	%p178, %p177;
	@%p178 bra 	$L__BB26_256;
	bra.uni 	$L__BB26_255;

$L__BB26_255:
$L__tmp7379:
	.loc	3 106 13
	ld.u64 	%rd1717, [%SP+136];
	shl.b64 	%rd1718, %rd115, 2;
	add.s64 	%rd1719, %rd1717, %rd1718;
	ld.f32 	%f2324, [%rd1719];
	ld.u64 	%rd1720, [%SP+128];
	shl.b64 	%rd1721, %rd115, 2;
	add.s64 	%rd1722, %rd1720, %rd1721;
	ld.f32 	%f2325, [%rd1722];
	mul.f32 	%f2326, %f2325, %f2324;
	st.f32 	[%rd1722], %f2326;
$L__tmp7380:
	.loc	3 105 38
	add.s64 	%rd116, %rd115, 1;
$L__tmp7381:
	mov.u64 	%rd1815, %rd116;
$L__tmp7382:
	bra.uni 	$L__BB26_254;
$L__tmp7383:

$L__BB26_256:
	.loc	3 107 9
	ld.u64 	%rd1578, [%SP+128];
	setp.ne.s64 	%p179, %rd1578, 0;
	not.pred 	%p180, %p179;
	not.pred 	%p181, %p180;
	@%p181 bra 	$L__BB26_258;
	bra.uni 	$L__BB26_257;

$L__BB26_257:
	mov.u32 	%r625, 0;
	mov.b32 	%r626, %r625;
	bra.uni 	$L__BB26_258;

$L__BB26_258:
	ld.u64 	%rd1579, [%SP+128];
	mov.b64 	%rd1580, %rd1579;
	st.u64 	[%SP+120], %rd1580;
	ld.u64 	%rd1581, [%SP+120];
$L__tmp7384:
	.loc	9 162 23
	mov.u64 	%rd1582, 1;
	mov.b64 	%rd117, %rd1582;
$L__tmp7385:
	.loc	9 162 9
	mov.u64 	%rd1816, %rd117;
$L__tmp7386:
	bra.uni 	$L__BB26_259;

$L__BB26_259:
	mov.u64 	%rd118, %rd1816;
$L__tmp7387:
	setp.lt.u64 	%p182, %rd118, 3;
	not.pred 	%p183, %p182;
	@%p183 bra 	$L__BB26_284;
	bra.uni 	$L__BB26_260;

$L__BB26_260:
	.loc	9 0 9
	mov.b64 	%rd1666, %rd108;
	st.u64 	[%SP+112], %rd1666;
	mov.b64 	%rd119, %rd118;
$L__tmp7388:
	.loc	9 163 27
	bra.uni	$L__tmp7389;
$L__tmp7389:
	.loc	3 136 8
	setp.lt.u64 	%p226, %rd119, 3;
	not.pred 	%p227, %p226;
	@%p227 bra 	$L__BB26_262;
	bra.uni 	$L__BB26_261;

$L__BB26_261:
	bra.uni 	$L__BB26_263;

$L__BB26_262:
	.loc	3 136 23
	mov.u64 	%rd1667, $str;
	cvta.global.u64 	%rd1668, %rd1667;
	mov.u64 	%rd1669, $str$1;
	cvta.global.u64 	%rd1670, %rd1669;
	mov.u64 	%rd1671, __unnamed_1;
	cvta.global.u64 	%rd1672, %rd1671;
	mov.u32 	%r655, 136;
	{ // callseq 467, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1668;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1670;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r655;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1672;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 467
	bra.uni 	$L__BB26_263;

$L__BB26_263:
	.loc	3 137 9
	ld.u64 	%rd1673, [%SP+112];
	setp.ne.s64 	%p228, %rd1673, 0;
	not.pred 	%p229, %p228;
	not.pred 	%p230, %p229;
	@%p230 bra 	$L__BB26_265;
	bra.uni 	$L__BB26_264;

$L__BB26_264:
	mov.u32 	%r656, 0;
	mov.b32 	%r657, %r656;
	bra.uni 	$L__BB26_265;

$L__BB26_265:
	ld.u64 	%rd1674, [%SP+112];
	shl.b64 	%rd1675, %rd119, 2;
	add.s64 	%rd120, %rd1674, %rd1675;
$L__tmp7390:
	.loc	9 163 27
	ld.u64 	%rd121, [%SP+248];
$L__tmp7391:
	.loc	9 0 27
	mov.b64 	%rd122, %rd118;
$L__tmp7392:
	.loc	9 163 33
	bra.uni	$L__tmp7393;
$L__tmp7393:
	.loc	9 92 8
	setp.lt.u64 	%p231, %rd122, 4;
	not.pred 	%p232, %p231;
	@%p232 bra 	$L__BB26_267;
	bra.uni 	$L__BB26_266;

$L__BB26_266:
	bra.uni 	$L__BB26_268;

$L__BB26_267:
	.loc	9 92 23
	mov.u64 	%rd1676, $str;
	cvta.global.u64 	%rd1677, %rd1676;
	mov.u64 	%rd1678, $str$2;
	cvta.global.u64 	%rd1679, %rd1678;
	mov.u64 	%rd1680, __unnamed_3;
	cvta.global.u64 	%rd1681, %rd1680;
	mov.u32 	%r658, 92;
	{ // callseq 468, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1677;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1679;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r658;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1681;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 468
	bra.uni 	$L__BB26_268;

$L__BB26_268:
	.loc	9 93 9
	setp.ne.s64 	%p233, %rd121, 0;
	not.pred 	%p234, %p233;
	not.pred 	%p235, %p234;
	@%p235 bra 	$L__BB26_270;
	bra.uni 	$L__BB26_269;

$L__BB26_269:
	mov.u32 	%r659, 0;
	mov.b32 	%r660, %r659;
	bra.uni 	$L__BB26_270;

$L__BB26_270:
	shl.b64 	%rd1682, %rd122, 4;
	add.s64 	%rd1683, %rd121, %rd1682;
	mov.b64 	%rd123, %rd120;
$L__tmp7394:
	.loc	9 0 9
	mov.b64 	%rd1684, %rd1683;
	st.u64 	[%SP+176], %rd1684;
	add.u64 	%rd1685, %SP, 288;
	mov.b64 	%rd1686, %rd1685;
	st.u64 	[%SP+184], %rd1686;
	add.u64 	%rd1687, %SP, 192;
	mov.b64 	%rd1688, %rd1687;
	st.u64 	[%SP+168], %rd1688;
$L__tmp7395:
	.loc	9 163 22
	bra.uni	$L__tmp7396;
$L__tmp7396:
	.loc	3 230 19
	mov.u64 	%rd1689, 0;
	mov.b64 	%rd124, %rd1689;
$L__tmp7397:
	.loc	3 230 5
	mov.u64 	%rd1817, %rd124;
$L__tmp7398:
	bra.uni 	$L__BB26_271;

$L__BB26_271:
	mov.u64 	%rd125, %rd1817;
$L__tmp7399:
	setp.lt.u64 	%p236, %rd125, 4;
	not.pred 	%p237, %p236;
	@%p237 bra 	$L__BB26_283;
	bra.uni 	$L__BB26_272;

$L__BB26_272:
$L__tmp7400:
	.loc	3 231 9
	ld.f32 	%f42, [%rd123];
	ld.u64 	%rd1690, [%SP+176];
	mov.b64 	%rd1691, %rd1690;
	st.u64 	[%SP+160], %rd1691;
	mov.b64 	%rd126, %rd125;
$L__tmp7401:
	.loc	3 231 36
	bra.uni	$L__tmp7402;
$L__tmp7402:
	.loc	3 136 8
	setp.lt.u64 	%p238, %rd126, 4;
	not.pred 	%p239, %p238;
	@%p239 bra 	$L__BB26_274;
	bra.uni 	$L__BB26_273;

$L__BB26_273:
	bra.uni 	$L__BB26_275;

$L__BB26_274:
	.loc	3 136 23
	mov.u64 	%rd1692, $str;
	cvta.global.u64 	%rd1693, %rd1692;
	mov.u64 	%rd1694, $str$1;
	cvta.global.u64 	%rd1695, %rd1694;
	mov.u64 	%rd1696, __unnamed_4;
	cvta.global.u64 	%rd1697, %rd1696;
	mov.u32 	%r661, 136;
	{ // callseq 469, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1693;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1695;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r661;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1697;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 469
	bra.uni 	$L__BB26_275;

$L__BB26_275:
	.loc	3 137 9
	ld.u64 	%rd1698, [%SP+160];
	setp.ne.s64 	%p240, %rd1698, 0;
	not.pred 	%p241, %p240;
	not.pred 	%p242, %p241;
	@%p242 bra 	$L__BB26_277;
	bra.uni 	$L__BB26_276;

$L__BB26_276:
	mov.u32 	%r662, 0;
	mov.b32 	%r663, %r662;
	bra.uni 	$L__BB26_277;

$L__BB26_277:
	ld.u64 	%rd1699, [%SP+160];
	shl.b64 	%rd1700, %rd126, 2;
	add.s64 	%rd1701, %rd1699, %rd1700;
$L__tmp7403:
	.loc	3 231 36
	ld.f32 	%f43, [%rd1701];
	ld.u64 	%rd1702, [%SP+184];
	mov.b64 	%rd1703, %rd1702;
	st.u64 	[%SP+152], %rd1703;
	mov.b64 	%rd127, %rd125;
$L__tmp7404:
	.loc	3 231 42
	bra.uni	$L__tmp7405;
$L__tmp7405:
	.loc	3 136 8
	setp.lt.u64 	%p243, %rd127, 4;
	not.pred 	%p244, %p243;
	@%p244 bra 	$L__BB26_279;
	bra.uni 	$L__BB26_278;

$L__BB26_278:
	bra.uni 	$L__BB26_280;

$L__BB26_279:
	.loc	3 136 23
	mov.u64 	%rd1704, $str;
	cvta.global.u64 	%rd1705, %rd1704;
	mov.u64 	%rd1706, $str$1;
	cvta.global.u64 	%rd1707, %rd1706;
	mov.u64 	%rd1708, __unnamed_4;
	cvta.global.u64 	%rd1709, %rd1708;
	mov.u32 	%r664, 136;
	{ // callseq 470, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1705;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1707;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r664;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1709;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 470
	bra.uni 	$L__BB26_280;

$L__BB26_280:
	.loc	3 137 9
	ld.u64 	%rd1710, [%SP+152];
	setp.ne.s64 	%p245, %rd1710, 0;
	not.pred 	%p246, %p245;
	not.pred 	%p247, %p246;
	@%p247 bra 	$L__BB26_282;
	bra.uni 	$L__BB26_281;

$L__BB26_281:
	mov.u32 	%r665, 0;
	mov.b32 	%r666, %r665;
	bra.uni 	$L__BB26_282;

$L__BB26_282:
	ld.u64 	%rd1711, [%SP+152];
	shl.b64 	%rd1712, %rd127, 2;
	add.s64 	%rd1713, %rd1711, %rd1712;
$L__tmp7406:
	.loc	3 231 42
	ld.f32 	%f2322, [%rd1713];
	.loc	3 231 23
	{ // callseq 471, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f42;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f43;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f2322;
	.param .b32 retval0;
	call.uni (retval0), 
	__fmaf_rn, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32 	%f2323, [retval0+0];
	} // callseq 471
	shl.b64 	%rd1714, %rd125, 2;
	add.u64 	%rd1715, %SP, 192;
	add.s64 	%rd1716, %rd1715, %rd1714;
	st.f32 	[%rd1716], %f2323;
$L__tmp7407:
	.loc	3 230 34
	add.s64 	%rd128, %rd125, 1;
$L__tmp7408:
	mov.u64 	%rd1817, %rd128;
$L__tmp7409:
	bra.uni 	$L__BB26_271;
$L__tmp7410:

$L__BB26_283:
	.loc	3 232 5
	ld.f32 	%f2318, [%SP+192];
	ld.f32 	%f2319, [%SP+196];
	ld.f32 	%f2320, [%SP+200];
	ld.f32 	%f2321, [%SP+204];
$L__tmp7411:
	.loc	9 163 22
	st.f32 	[%SP+300], %f2321;
	st.f32 	[%SP+296], %f2320;
	st.f32 	[%SP+292], %f2319;
	st.f32 	[%SP+288], %f2318;
$L__tmp7412:
	.loc	9 162 35
	add.s64 	%rd129, %rd118, 1;
$L__tmp7413:
	mov.u64 	%rd1816, %rd129;
$L__tmp7414:
	bra.uni 	$L__BB26_259;
$L__tmp7415:

$L__BB26_284:
	.loc	9 0 35
	add.u64 	%rd1583, %SP, 288;
	mov.b64 	%rd1584, %rd1583;
	st.u64 	[%SP+208], %rd1584;
	.loc	9 164 25
	bra.uni	$L__tmp7416;
$L__tmp7416:
	.loc	3 148 84
	ld.u64 	%rd1585, [%SP+208];
	setp.ne.s64 	%p184, %rd1585, 0;
	not.pred 	%p185, %p184;
	not.pred 	%p186, %p185;
	@%p186 bra 	$L__BB26_286;
	bra.uni 	$L__BB26_285;

$L__BB26_285:
	mov.u32 	%r627, 0;
	mov.b32 	%r628, %r627;
	bra.uni 	$L__BB26_286;

$L__BB26_286:
	ld.u64 	%rd1586, [%SP+208];
$L__tmp7417:
	.loc	9 164 25
	ld.f32 	%f44, [%rd1586];
	add.u64 	%rd1587, %SP, 288;
	mov.b64 	%rd1588, %rd1587;
	st.u64 	[%SP+216], %rd1588;
	.loc	9 164 37
	bra.uni	$L__tmp7418;
$L__tmp7418:
	.loc	3 153 84
	ld.u64 	%rd1589, [%SP+216];
	setp.ne.s64 	%p187, %rd1589, 0;
	not.pred 	%p188, %p187;
	not.pred 	%p189, %p188;
	@%p189 bra 	$L__BB26_288;
	bra.uni 	$L__BB26_287;

$L__BB26_287:
	mov.u32 	%r629, 0;
	mov.b32 	%r630, %r629;
	bra.uni 	$L__BB26_288;

$L__BB26_288:
	ld.u64 	%rd1590, [%SP+216];
$L__tmp7419:
	.loc	9 164 37
	ld.f32 	%f45, [%rd1590+4];
	add.u64 	%rd1591, %SP, 288;
	mov.b64 	%rd1592, %rd1591;
	st.u64 	[%SP+224], %rd1592;
	.loc	9 164 49
	bra.uni	$L__tmp7420;
$L__tmp7420:
	.loc	3 158 84
	ld.u64 	%rd1593, [%SP+224];
	setp.ne.s64 	%p190, %rd1593, 0;
	not.pred 	%p191, %p190;
	not.pred 	%p192, %p191;
	@%p192 bra 	$L__BB26_290;
	bra.uni 	$L__BB26_289;

$L__BB26_289:
	mov.u32 	%r631, 0;
	mov.b32 	%r632, %r631;
	bra.uni 	$L__BB26_290;

$L__BB26_290:
	ld.u64 	%rd1594, [%SP+224];
$L__tmp7421:
	.loc	9 164 49
	ld.f32 	%f2280, [%rd1594+8];
	add.u64 	%rd1595, %SP, 272;
	mov.b64 	%rd1596, %rd1595;
	st.u64 	[%SP+232], %rd1596;
	mov.f32 	%f2281, %f44;
$L__tmp7422:
	.loc	9 0 49
	mov.f32 	%f2282, %f45;
$L__tmp7423:
	mov.f32 	%f2283, %f2280;
$L__tmp7424:
	.loc	9 164 49
	bra.uni	$L__tmp7425;
$L__tmp7425:
	.loc	3 56 9
	ld.u64 	%rd1597, [%SP+232];
	st.f32 	[%rd1597], %f2281;
	.loc	3 56 20
	ld.u64 	%rd1598, [%SP+232];
	st.f32 	[%rd1598+4], %f2282;
	.loc	3 56 31
	ld.u64 	%rd1599, [%SP+232];
	st.f32 	[%rd1599+8], %f2283;
$L__tmp7426:
	.loc	9 164 9
	ld.u64 	%rd1600, [%SP+248];
	setp.ne.s64 	%p193, %rd1600, 0;
	not.pred 	%p194, %p193;
	not.pred 	%p195, %p194;
	@%p195 bra 	$L__BB26_292;
	bra.uni 	$L__BB26_291;

$L__BB26_291:
	mov.u32 	%r633, 0;
	mov.b32 	%r634, %r633;
	bra.uni 	$L__BB26_292;

$L__BB26_292:
	ld.f32 	%f2284, [%SP+272];
	ld.f32 	%f2285, [%SP+276];
	ld.f32 	%f2286, [%SP+280];
	ld.f32 	%f2287, [%SP+284];
$L__tmp7427:
	.loc	9 168 46
	st.f32 	[%SP+540], %f2287;
	st.f32 	[%SP+536], %f2286;
	st.f32 	[%SP+532], %f2285;
	st.f32 	[%SP+528], %f2284;
	ld.u64 	%rd1601, [%SP+448];
	ld.f32 	%f2288, [%rd1601+32];
	ld.u64 	%rd1602, [%SP+448];
	ld.f32 	%f2289, [%rd1602+36];
	add.u64 	%rd1603, %SP, 464;
	mov.b64 	%rd1604, %rd1603;
	st.u64 	[%SP+88], %rd1604;
	add.u64 	%rd1605, %SP, 512;
	mov.b64 	%rd1606, %rd1605;
	st.u64 	[%SP+96], %rd1606;
	add.u64 	%rd1607, %SP, 528;
	mov.b64 	%rd1608, %rd1607;
	st.u64 	[%SP+104], %rd1608;
	mov.f32 	%f2290, %f2288;
$L__tmp7428:
	.loc	9 0 46
	mov.f32 	%f2291, %f2289;
$L__tmp7429:
	.loc	9 168 46
	bra.uni	$L__tmp7430;
$L__tmp7430:
	.loc	10 19 11
	ld.u64 	%rd1609, [%SP+88];
	ld.u64 	%rd1610, [%SP+96];
	ld.f32 	%f2292, [%rd1610];
	ld.f32 	%f2293, [%rd1610+4];
	ld.f32 	%f2294, [%rd1610+8];
	ld.f32 	%f2295, [%rd1610+12];
	st.f32 	[%rd1609+12], %f2295;
	st.f32 	[%rd1609+8], %f2294;
	st.f32 	[%rd1609+4], %f2293;
	st.f32 	[%rd1609], %f2292;
	.loc	10 19 17
	ld.u64 	%rd1611, [%SP+88];
	add.s64 	%rd1612, %rd1611, 16;
	ld.u64 	%rd1613, [%SP+104];
	ld.f32 	%f2296, [%rd1613];
	ld.f32 	%f2297, [%rd1613+4];
	ld.f32 	%f2298, [%rd1613+8];
	ld.f32 	%f2299, [%rd1613+12];
	st.f32 	[%rd1612+12], %f2299;
	st.f32 	[%rd1612+8], %f2298;
	st.f32 	[%rd1612+4], %f2297;
	st.f32 	[%rd1611+16], %f2296;
	.loc	10 19 23
	ld.u64 	%rd1614, [%SP+88];
	st.f32 	[%rd1614+32], %f2290;
	.loc	10 19 35
	ld.u64 	%rd1615, [%SP+88];
	st.f32 	[%rd1615+36], %f2291;
$L__tmp7431:
	.loc	9 168 9
	setp.ne.s64 	%p196, %rd91, 0;
	not.pred 	%p197, %p196;
	not.pred 	%p198, %p197;
	@%p198 bra 	$L__BB26_294;
	bra.uni 	$L__BB26_293;

$L__BB26_293:
	mov.u32 	%r635, 0;
	mov.b32 	%r636, %r635;
	bra.uni 	$L__BB26_294;

$L__BB26_294:
	ld.f32 	%f2300, [%SP+464];
	ld.f32 	%f2301, [%SP+468];
	ld.f32 	%f2302, [%SP+472];
	ld.f32 	%f2303, [%SP+476];
	ld.f32 	%f2304, [%SP+480];
	ld.f32 	%f2305, [%SP+484];
	ld.f32 	%f2306, [%SP+488];
	ld.f32 	%f2307, [%SP+492];
	ld.f32 	%f2308, [%SP+496];
	ld.f32 	%f2309, [%SP+500];
	ld.u8 	%rs39, [%SP+504];
	ld.u8 	%rs40, [%SP+505];
	ld.u8 	%rs41, [%SP+506];
	ld.u8 	%rs42, [%SP+507];
	ld.u8 	%rs43, [%SP+508];
	ld.u8 	%rs44, [%SP+509];
	ld.u8 	%rs45, [%SP+510];
	ld.u8 	%rs46, [%SP+511];
$L__tmp7432:
	.loc	12 36 17
	st.u8 	[%SP+6383], %rs46;
	st.u8 	[%SP+6382], %rs45;
	st.u8 	[%SP+6381], %rs44;
	st.u8 	[%SP+6380], %rs43;
	st.u8 	[%SP+6379], %rs42;
	st.u8 	[%SP+6378], %rs41;
	st.u8 	[%SP+6377], %rs40;
	st.u8 	[%SP+6376], %rs39;
	st.f32 	[%SP+6372], %f2309;
	st.f32 	[%SP+6368], %f2308;
	st.f32 	[%SP+6364], %f2307;
	st.f32 	[%SP+6360], %f2306;
	st.f32 	[%SP+6356], %f2305;
	st.f32 	[%SP+6352], %f2304;
	st.f32 	[%SP+6348], %f2303;
	st.f32 	[%SP+6344], %f2302;
	st.f32 	[%SP+6340], %f2301;
	st.f32 	[%SP+6336], %f2300;
	add.u64 	%rd1616, %SP, 6336;
	mov.b64 	%rd1617, %rd1616;
	st.u64 	[%SP+80], %rd1617;
	.loc	12 38 16
	bra.uni	$L__tmp7433;
$L__tmp7433:
	.loc	3 158 84
	ld.u64 	%rd1618, [%SP+80];
	setp.ne.s64 	%p199, %rd1618, 0;
	not.pred 	%p200, %p199;
	not.pred 	%p201, %p200;
	@%p201 bra 	$L__BB26_296;
	bra.uni 	$L__BB26_295;

$L__BB26_295:
	mov.u32 	%r637, 0;
	mov.b32 	%r638, %r637;
	bra.uni 	$L__BB26_296;

$L__BB26_296:
	ld.u64 	%rd1619, [%SP+80];
$L__tmp7434:
	.loc	12 38 16
	ld.f32 	%f2310, [%rd1619+8];
	neg.f32 	%f46, %f2310;
	add.u64 	%rd1620, %SP, 6336;
	add.s64 	%rd130, %rd1620, 16;
$L__tmp7435:
	.loc	12 38 28
	bra.uni	$L__tmp7436;
$L__tmp7436:
	.loc	3 158 84
	setp.ne.s64 	%p202, %rd130, 0;
	not.pred 	%p203, %p202;
	not.pred 	%p204, %p203;
	@%p204 bra 	$L__BB26_298;
	bra.uni 	$L__BB26_297;

$L__BB26_297:
	mov.u32 	%r639, 0;
	mov.b32 	%r640, %r639;
	bra.uni 	$L__BB26_298;
$L__tmp7437:

$L__BB26_298:
	.loc	12 38 28
	ld.f32 	%f2311, [%rd130+8];
	div.rn.f32 	%f47, %f46, %f2311;
$L__tmp7438:
	.loc	12 0 28
	add.u64 	%rd1621, %SP, 6336;
	mov.b64 	%rd1622, %rd1621;
	st.u64 	[%SP+64], %rd1622;
	mov.f32 	%f2312, %f47;
	st.f32 	[%SP+72], %f2312;
	.loc	12 39 22
	bra.uni	$L__tmp7439;
$L__tmp7439:
	.loc	10 22 109
	ld.u64 	%rd1623, [%SP+64];
	add.s64 	%rd131, %rd1623, 16;
	ld.u64 	%rd132, [%SP+64];
	add.u64 	%rd1624, %SP, 72;
	mov.b64 	%rd133, %rd1624;
$L__tmp7440:
	.loc	10 0 109
	add.u64 	%rd1625, %SP, 48;
$L__tmp7441:
	mov.b64 	%rd1626, %rd1625;
	st.u64 	[%SP+40], %rd1626;
	.loc	10 22 116
	bra.uni	$L__tmp7442;
$L__tmp7442:
	.loc	3 230 19
	mov.u64 	%rd1627, 0;
	mov.b64 	%rd134, %rd1627;
$L__tmp7443:
	.loc	3 230 5
	mov.u64 	%rd1818, %rd134;
$L__tmp7444:
	bra.uni 	$L__BB26_299;

$L__BB26_299:
	mov.u64 	%rd135, %rd1818;
$L__tmp7445:
	setp.lt.u64 	%p205, %rd135, 3;
	not.pred 	%p206, %p205;
	@%p206 bra 	$L__BB26_311;
	bra.uni 	$L__BB26_300;

$L__BB26_300:
$L__tmp7446:
	.loc	3 231 9
	ld.f32 	%f48, [%rd133];
	mov.b64 	%rd1641, %rd131;
	st.u64 	[%SP+32], %rd1641;
	mov.b64 	%rd136, %rd135;
$L__tmp7447:
	.loc	3 231 36
	bra.uni	$L__tmp7448;
$L__tmp7448:
	.loc	3 136 8
	setp.lt.u64 	%p216, %rd136, 3;
	not.pred 	%p217, %p216;
	@%p217 bra 	$L__BB26_302;
	bra.uni 	$L__BB26_301;

$L__BB26_301:
	bra.uni 	$L__BB26_303;

$L__BB26_302:
	.loc	3 136 23
	mov.u64 	%rd1642, $str;
	cvta.global.u64 	%rd1643, %rd1642;
	mov.u64 	%rd1644, $str$1;
	cvta.global.u64 	%rd1645, %rd1644;
	mov.u64 	%rd1646, __unnamed_1;
	cvta.global.u64 	%rd1647, %rd1646;
	mov.u32 	%r649, 136;
	{ // callseq 464, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1643;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1645;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r649;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1647;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 464
	bra.uni 	$L__BB26_303;

$L__BB26_303:
	.loc	3 137 9
	ld.u64 	%rd1648, [%SP+32];
	setp.ne.s64 	%p218, %rd1648, 0;
	not.pred 	%p219, %p218;
	not.pred 	%p220, %p219;
	@%p220 bra 	$L__BB26_305;
	bra.uni 	$L__BB26_304;

$L__BB26_304:
	mov.u32 	%r650, 0;
	mov.b32 	%r651, %r650;
	bra.uni 	$L__BB26_305;

$L__BB26_305:
	ld.u64 	%rd1649, [%SP+32];
	shl.b64 	%rd1650, %rd136, 2;
	add.s64 	%rd1651, %rd1649, %rd1650;
$L__tmp7449:
	.loc	3 231 36
	ld.f32 	%f49, [%rd1651];
	mov.b64 	%rd1652, %rd132;
	st.u64 	[%SP+24], %rd1652;
	mov.b64 	%rd137, %rd135;
$L__tmp7450:
	.loc	3 231 42
	bra.uni	$L__tmp7451;
$L__tmp7451:
	.loc	3 136 8
	setp.lt.u64 	%p221, %rd137, 3;
	not.pred 	%p222, %p221;
	@%p222 bra 	$L__BB26_307;
	bra.uni 	$L__BB26_306;

$L__BB26_306:
	bra.uni 	$L__BB26_308;

$L__BB26_307:
	.loc	3 136 23
	mov.u64 	%rd1653, $str;
	cvta.global.u64 	%rd1654, %rd1653;
	mov.u64 	%rd1655, $str$1;
	cvta.global.u64 	%rd1656, %rd1655;
	mov.u64 	%rd1657, __unnamed_1;
	cvta.global.u64 	%rd1658, %rd1657;
	mov.u32 	%r652, 136;
	{ // callseq 465, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1654;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1656;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r652;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1658;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 465
	bra.uni 	$L__BB26_308;

$L__BB26_308:
	.loc	3 137 9
	ld.u64 	%rd1659, [%SP+24];
	setp.ne.s64 	%p223, %rd1659, 0;
	not.pred 	%p224, %p223;
	not.pred 	%p225, %p224;
	@%p225 bra 	$L__BB26_310;
	bra.uni 	$L__BB26_309;

$L__BB26_309:
	mov.u32 	%r653, 0;
	mov.b32 	%r654, %r653;
	bra.uni 	$L__BB26_310;

$L__BB26_310:
	ld.u64 	%rd1660, [%SP+24];
	shl.b64 	%rd1661, %rd137, 2;
	add.s64 	%rd1662, %rd1660, %rd1661;
$L__tmp7452:
	.loc	3 231 42
	ld.f32 	%f2316, [%rd1662];
	.loc	3 231 23
	{ // callseq 466, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f48;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f49;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f2316;
	.param .b32 retval0;
	call.uni (retval0), 
	__fmaf_rn, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32 	%f2317, [retval0+0];
	} // callseq 466
	shl.b64 	%rd1663, %rd135, 2;
	add.u64 	%rd1664, %SP, 48;
	add.s64 	%rd1665, %rd1664, %rd1663;
	st.f32 	[%rd1665], %f2317;
$L__tmp7453:
	.loc	3 230 34
	add.s64 	%rd138, %rd135, 1;
$L__tmp7454:
	mov.u64 	%rd1818, %rd138;
$L__tmp7455:
	bra.uni 	$L__BB26_299;
$L__tmp7456:

$L__BB26_311:
	.loc	3 232 5
	ld.f32 	%f53, [%SP+60];
	ld.f32 	%f52, [%SP+56];
	ld.f32 	%f51, [%SP+52];
	ld.f32 	%f50, [%SP+48];
$L__tmp7457:
	.loc	10 22 109
	ld.u64 	%rd1628, [%SP+64];
	setp.ne.s64 	%p207, %rd1628, 0;
	not.pred 	%p208, %p207;
	not.pred 	%p209, %p208;
	@%p209 bra 	$L__BB26_313;
	bra.uni 	$L__BB26_312;

$L__BB26_312:
	mov.u32 	%r641, 0;
	mov.b32 	%r642, %r641;
	bra.uni 	$L__BB26_313;
$L__tmp7458:

$L__BB26_313:
	.loc	12 39 22
	st.f32 	[%SP+6384], %f50;
	st.f32 	[%SP+6388], %f51;
	st.f32 	[%SP+6392], %f52;
	st.f32 	[%SP+6396], %f53;
	add.u64 	%rd1629, %SP, 6384;
	mov.b64 	%rd1630, %rd1629;
	st.u64 	[%SP+16], %rd1630;
	.loc	12 40 33
	bra.uni	$L__tmp7459;
$L__tmp7459:
	.loc	3 148 84
	ld.u64 	%rd1631, [%SP+16];
	setp.ne.s64 	%p210, %rd1631, 0;
	not.pred 	%p211, %p210;
	not.pred 	%p212, %p211;
	@%p212 bra 	$L__BB26_315;
	bra.uni 	$L__BB26_314;

$L__BB26_314:
	mov.u32 	%r643, 0;
	mov.b32 	%r644, %r643;
	bra.uni 	$L__BB26_315;

$L__BB26_315:
	ld.u64 	%rd1632, [%SP+16];
$L__tmp7460:
	.loc	12 40 33
	ld.f32 	%f54, [%rd1632];
	add.u64 	%rd1633, %SP, 6384;
	mov.b64 	%rd1634, %rd1633;
	st.u64 	[%SP+8], %rd1634;
	.loc	12 40 44
	bra.uni	$L__tmp7461;
$L__tmp7461:
	.loc	3 153 84
	ld.u64 	%rd1635, [%SP+8];
	setp.ne.s64 	%p213, %rd1635, 0;
	not.pred 	%p214, %p213;
	not.pred 	%p215, %p214;
	@%p215 bra 	$L__BB26_317;
	bra.uni 	$L__BB26_316;

$L__BB26_316:
	mov.u32 	%r645, 0;
	mov.b32 	%r646, %r645;
	bra.uni 	$L__BB26_317;

$L__BB26_317:
	ld.u64 	%rd1636, [%SP+8];
$L__tmp7462:
	.loc	12 40 44
	ld.f32 	%f2313, [%rd1636+4];
	add.u64 	%rd1637, %SP, 6400;
	mov.b64 	%rd1638, %rd1637;
	st.u64 	[%SP+0], %rd1638;
	mov.f32 	%f2314, %f54;
$L__tmp7463:
	.loc	12 0 44
	mov.f32 	%f2315, %f2313;
$L__tmp7464:
	.loc	12 40 44
	bra.uni	$L__tmp7465;
$L__tmp7465:
	.loc	3 51 9
	ld.u64 	%rd1639, [%SP+0];
	st.f32 	[%rd1639], %f2314;
	.loc	3 51 20
	ld.u64 	%rd1640, [%SP+0];
	st.f32 	[%rd1640+4], %f2315;
$L__tmp7466:
	.loc	12 42 5
	ld.u32 	%r647, [%rd1];
	mov.u32 	%r648, 0;
	{ // callseq 463, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f47;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1637;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r648;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r647;
	call.uni 
	_Z39set_preliminary_intersection_to_payloadfRKN5optix5ArrayIfLm2EEEjj, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 463
	.loc	12 44 1
	ret;
$L__tmp7467:
$L__func_end26:

}
	// .globl	__intersection__sphere
.visible .entry __intersection__sphere()
{
	.local .align 16 .b8 	__local_depot27[5920];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<219>;
	.reg .b16 	%rs<59>;
	.reg .f32 	%f<2335>;
	.reg .b32 	%r<658>;
	.reg .b64 	%rd<1594>;
	.loc	13 15 0
$L__func_begin27:
	.loc	13 15 0


	mov.u64 	%SPL, __local_depot27;
	cvta.local.u64 	%SP, %SPL;
	.loc	13 16 62
	bra.uni	$L__tmp7468;
$L__tmp7468:
	.loc	17 1264 5
	// begin inline asm
	call (%rd106), _optix_get_sbt_data_ptr_64, ();
	// end inline asm
$L__tmp7469:
	.loc	17 1265 5
	mov.b64 	%rd107, %rd106;
$L__tmp7470:
	.loc	13 17 29
	ld.u64 	%rd1, [%rd107+8];
	add.u64 	%rd2, %SP, 5776;
$L__tmp7471:
	.loc	13 0 29
	mov.b64 	%rd108, %rd2;
	st.u64 	[%SP+5712], %rd108;
	.loc	10 27 11
	bra.uni	$L__tmp7472;
$L__tmp7472:
	.loc	10 15 79
	ld.u64 	%rd109, [%SP+5712];
	ld.u64 	%rd110, [%SP+5712];
$L__tmp7473:
	.loc	10 28 69
	bra.uni	$L__tmp7474;
$L__tmp7474:
	.loc	17 550 5
	// begin inline asm
	call (%f62), _optix_get_world_ray_origin_x, ();
	// end inline asm
$L__tmp7475:
	.loc	17 551 5
	// begin inline asm
	call (%f63), _optix_get_world_ray_origin_y, ();
	// end inline asm
$L__tmp7476:
	.loc	17 552 5
	// begin inline asm
	call (%f64), _optix_get_world_ray_origin_z, ();
	// end inline asm
$L__tmp7477:
	.loc	17 553 12
	{ // callseq 478, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f62;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f63;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f64;
	.param .align 4 .b8 retval0[12];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float3Efff, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32 	%f65, [retval0+0];
	ld.param.f32 	%f66, [retval0+4];
	ld.param.f32 	%f67, [retval0+8];
	} // callseq 478
	st.f32 	[%SP+5656], %f67;
	st.f32 	[%SP+5652], %f66;
	st.f32 	[%SP+5648], %f65;
$L__tmp7478:
	.loc	17 818 9
	bra.uni	$L__tmp7479;
$L__tmp7479:
	.loc	17 879 5
	// begin inline asm
	call (%r125), _optix_get_transform_list_size, ();
	// end inline asm
$L__tmp7480:
	.loc	17 880 5
	mov.b32 	%r126, %r125;
$L__tmp7481:
	.loc	17 818 9
	setp.eq.s32 	%p21, %r126, 0;
	not.pred 	%p22, %p21;
	@%p22 bra 	$L__BB27_2;
	bra.uni 	$L__BB27_1;

$L__BB27_1:
	.loc	10 28 27
	bra.uni	$L__tmp7482;
$L__tmp7482:
	.loc	17 819 9
	ld.f32 	%f3, [%SP+5656];
	ld.f32 	%f2, [%SP+5652];
	ld.f32 	%f1, [%SP+5648];
	mov.f32 	%f2323, %f1;
	mov.f32 	%f2324, %f2;
	mov.f32 	%f2325, %f3;
	bra.uni 	$L__BB27_94;
$L__tmp7483:

$L__BB27_2:
	.loc	17 0 9
	add.u64 	%rd111, %SP, 5664;
	mov.b64 	%rd112, %rd111;
	st.u64 	[%SP+5520], %rd112;
	add.u64 	%rd113, %SP, 5680;
	mov.b64 	%rd114, %rd113;
	st.u64 	[%SP+5528], %rd114;
	add.u64 	%rd115, %SP, 5696;
	mov.b64 	%rd116, %rd115;
	st.u64 	[%SP+5536], %rd116;
	.loc	20 332 31
	bra.uni	$L__tmp7484;
$L__tmp7484:
	.loc	17 879 5
	// begin inline asm
	call (%r127), _optix_get_transform_list_size, ();
	// end inline asm
$L__tmp7485:
	.loc	17 880 5
	mov.b32 	%r128, %r127;
$L__tmp7486:
	.loc	20 332 31
	mov.b32 	%r1, %r128;
$L__tmp7487:
	.loc	20 333 24
	bra.uni	$L__tmp7488;
$L__tmp7488:
	.loc	17 600 5
	// begin inline asm
	call (%f68), _optix_get_ray_time, ();
	// end inline asm
$L__tmp7489:
	.loc	17 601 5
	mov.f32 	%f69, %f68;
$L__tmp7490:
	.loc	20 333 24
	mov.f32 	%f4, %f69;
$L__tmp7491:
	.loc	17 822 5
	bra.uni	$L__tmp7492;
$L__tmp7492:
	.loc	20 336 25
	mov.u32 	%r129, 0;
	mov.b32 	%r2, %r129;
$L__tmp7493:
	.loc	20 336 5
	mov.u32 	%r618, %r2;
$L__tmp7494:
	bra.uni 	$L__BB27_3;

$L__BB27_3:
	mov.u32 	%r3, %r618;
$L__tmp7495:
	setp.lt.u32 	%p23, %r3, %r1;
	not.pred 	%p24, %p23;
	@%p24 bra 	$L__BB27_93;
	bra.uni 	$L__BB27_4;

$L__BB27_4:
	.loc	20 0 5
	mov.b32 	%r130, %r3;
$L__tmp7496:
	.loc	20 338 41
	bra.uni	$L__tmp7497;
$L__tmp7497:
	.loc	17 886 5
	// begin inline asm
	call (%rd146), _optix_get_transform_list_handle, (%r130);
	// end inline asm
$L__tmp7498:
	.loc	17 887 5
	mov.b64 	%rd148, %rd146;
$L__tmp7499:
	.loc	20 338 41
	mov.b64 	%rd149, %rd148;
$L__tmp7500:
	.loc	20 0 41
	add.u64 	%rd150, %SP, 5552;
	mov.b64 	%rd151, %rd150;
	st.u64 	[%SP+5472], %rd151;
	add.u64 	%rd152, %SP, 5568;
	mov.b64 	%rd153, %rd152;
	st.u64 	[%SP+5480], %rd153;
	add.u64 	%rd154, %SP, 5584;
	mov.b64 	%rd155, %rd154;
	st.u64 	[%SP+5488], %rd155;
	mov.b64 	%rd3, %rd149;
$L__tmp7501:
	mov.f32 	%f5, %f4;
$L__tmp7502:
	mov.u16 	%rs11, 0;
	mov.b16 	%rs1, %rs11;
$L__tmp7503:
	mov.b64 	%rd147, %rd3;
$L__tmp7504:
	.loc	20 284 37
	bra.uni	$L__tmp7505;
$L__tmp7505:
	.loc	17 893 5
	// begin inline asm
	call (%r131), _optix_get_transform_type_from_handle, (%rd147);
	// end inline asm
$L__tmp7506:
	.loc	17 894 5
	mov.b32 	%r132, %r131;
$L__tmp7507:
	.loc	20 284 37
	mov.b32 	%r4, %r132;
$L__tmp7508:
	.loc	20 286 5
	setp.eq.s32 	%p26, %r4, 2;
	mov.pred 	%p25, -1;
	mov.pred 	%p209, %p25;
	@%p26 bra 	$L__BB27_6;
	bra.uni 	$L__BB27_5;

$L__BB27_5:
	setp.eq.s32 	%p1, %r4, 3;
	mov.pred 	%p209, %p1;
	bra.uni 	$L__BB27_6;

$L__BB27_6:
	mov.pred 	%p2, %p209;
	not.pred 	%p27, %p2;
	@%p27 bra 	$L__BB27_65;
	bra.uni 	$L__BB27_7;

$L__BB27_7:
	.loc	20 341 9
	bra.uni	$L__tmp7509;
$L__tmp7509:
	.loc	20 288 9
	setp.eq.s32 	%p43, %r4, 2;
	not.pred 	%p44, %p43;
	@%p44 bra 	$L__BB27_32;
	bra.uni 	$L__BB27_8;

$L__BB27_8:
	.loc	20 0 9
	mov.b64 	%rd518, %rd3;
$L__tmp7510:
	.loc	20 290 63
	bra.uni	$L__tmp7511;
$L__tmp7511:
	.loc	17 914 5
	// begin inline asm
	call (%rd517), _optix_get_matrix_motion_transform_from_handle, (%rd518);
	// end inline asm
$L__tmp7512:
	.loc	20 290 63
	mov.b64 	%rd519, %rd517;
	st.u64 	[%SP+5496], %rd519;
	.loc	20 291 13
	ld.u64 	%rd520, [%SP+5472];
	ld.u64 	%rd521, [%SP+5480];
	ld.u64 	%rd522, [%SP+5488];
	ld.u64 	%rd523, [%SP+5496];
	mov.b64 	%rd524, %rd520;
	st.u64 	[%SP+5288], %rd524;
	mov.b64 	%rd525, %rd521;
	st.u64 	[%SP+5296], %rd525;
	mov.b64 	%rd526, %rd522;
	st.u64 	[%SP+5304], %rd526;
	mov.b64 	%rd527, %rd523;
	st.u64 	[%SP+5312], %rd527;
	mov.f32 	%f6, %f5;
$L__tmp7513:
	.loc	20 291 13
	bra.uni	$L__tmp7514;
$L__tmp7514:
	.loc	20 241 5
	ld.u64 	%rd528, [%SP+5312];
	mov.b64 	%rd529, %rd528;
	st.u64 	[%SP+5152], %rd529;
	.loc	20 241 42
	bra.uni	$L__tmp7515;
$L__tmp7515:
	.loc	20 63 18
	mov.u32 	%r248, 0;
	mov.b32 	%r5, %r248;
$L__tmp7516:
	.loc	20 63 5
	mov.u32 	%r619, %r5;
$L__tmp7517:
	bra.uni 	$L__BB27_9;

$L__BB27_9:
	mov.u32 	%r6, %r619;
$L__tmp7518:
	cvt.s64.s32 	%rd530, %r6;
	setp.lt.u64 	%p65, %rd530, 128;
	not.pred 	%p66, %p65;
	@%p66 bra 	$L__BB27_11;
	bra.uni 	$L__BB27_10;

$L__BB27_10:
$L__tmp7519:
	.loc	20 64 9
	cvt.s64.s32 	%rd780, %r6;
	add.u64 	%rd781, %SP, 5160;
	add.s64 	%rd782, %rd781, %rd780;
	ld.u64 	%rd783, [%SP+5152];
	cvt.s64.s32 	%rd784, %r6;
	add.s64 	%rd778, %rd783, %rd784;
$L__tmp7520:
	.loc	20 64 40
	bra.uni	$L__tmp7521;
$L__tmp7521:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd777, %rd778;
	// end inline asm
$L__tmp7522:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r358,%r359,%r360,%r361}, [%rd777];
	// end inline asm
	st.u32 	[%SP+5136], %r358;
	st.u32 	[%SP+5140], %r359;
	st.u32 	[%SP+5144], %r360;
	st.u32 	[%SP+5148], %r361;
	.loc	20 56 5
	ld.u32 	%r362, [%SP+5136];
	ld.u32 	%r363, [%SP+5140];
	ld.u32 	%r364, [%SP+5144];
	ld.u32 	%r365, [%SP+5148];
$L__tmp7523:
	.loc	20 64 40
	st.u32 	[%rd782+12], %r365;
	st.u32 	[%rd782+8], %r364;
	st.u32 	[%rd782+4], %r363;
	st.u32 	[%rd782], %r362;
$L__tmp7524:
	.loc	20 63 42
	add.s32 	%r7, %r6, 16;
$L__tmp7525:
	mov.u32 	%r619, %r7;
$L__tmp7526:
	bra.uni 	$L__BB27_9;
$L__tmp7527:

$L__BB27_11:
	.loc	20 65 5
	ld.u64 	%rd531, [%SP+5160];
	ld.u16 	%rs19, [%SP+5168];
	ld.u16 	%rs20, [%SP+5170];
	ld.f32 	%f605, [%SP+5172];
	ld.f32 	%f606, [%SP+5176];
	ld.u32 	%r249, [%SP+5180];
	ld.u32 	%r250, [%SP+5184];
	ld.u32 	%r251, [%SP+5188];
	ld.f32 	%f607, [%SP+5192];
	ld.f32 	%f608, [%SP+5196];
	ld.f32 	%f609, [%SP+5200];
	ld.f32 	%f610, [%SP+5204];
	ld.f32 	%f611, [%SP+5208];
	ld.f32 	%f612, [%SP+5212];
	ld.f32 	%f613, [%SP+5216];
	ld.f32 	%f614, [%SP+5220];
	ld.f32 	%f615, [%SP+5224];
	ld.f32 	%f616, [%SP+5228];
	ld.f32 	%f617, [%SP+5232];
	ld.f32 	%f618, [%SP+5236];
	ld.f32 	%f619, [%SP+5240];
	ld.f32 	%f620, [%SP+5244];
	ld.f32 	%f621, [%SP+5248];
	ld.f32 	%f622, [%SP+5252];
	ld.f32 	%f623, [%SP+5256];
	ld.f32 	%f624, [%SP+5260];
	ld.f32 	%f625, [%SP+5264];
	ld.f32 	%f626, [%SP+5268];
	ld.f32 	%f627, [%SP+5272];
	ld.f32 	%f628, [%SP+5276];
	ld.f32 	%f629, [%SP+5280];
	ld.f32 	%f630, [%SP+5284];
$L__tmp7528:
	.loc	20 241 42
	st.f32 	[%SP+5468], %f630;
	st.f32 	[%SP+5464], %f629;
	st.f32 	[%SP+5460], %f628;
	st.f32 	[%SP+5456], %f627;
	st.f32 	[%SP+5452], %f626;
	st.f32 	[%SP+5448], %f625;
	st.f32 	[%SP+5444], %f624;
	st.f32 	[%SP+5440], %f623;
	st.f32 	[%SP+5436], %f622;
	st.f32 	[%SP+5432], %f621;
	st.f32 	[%SP+5428], %f620;
	st.f32 	[%SP+5424], %f619;
	st.f32 	[%SP+5420], %f618;
	st.f32 	[%SP+5416], %f617;
	st.f32 	[%SP+5412], %f616;
	st.f32 	[%SP+5408], %f615;
	st.f32 	[%SP+5404], %f614;
	st.f32 	[%SP+5400], %f613;
	st.f32 	[%SP+5396], %f612;
	st.f32 	[%SP+5392], %f611;
	st.f32 	[%SP+5388], %f610;
	st.f32 	[%SP+5384], %f609;
	st.f32 	[%SP+5380], %f608;
	st.f32 	[%SP+5376], %f607;
	st.u32 	[%SP+5372], %r251;
	st.u32 	[%SP+5368], %r250;
	st.u32 	[%SP+5364], %r249;
	st.f32 	[%SP+5360], %f606;
	st.f32 	[%SP+5356], %f605;
	st.u16 	[%SP+5354], %rs20;
	st.u16 	[%SP+5352], %rs19;
	st.u64 	[%SP+5344], %rd531;
	add.u64 	%rd532, %SP, 5344;
	add.s64 	%rd533, %rd532, 8;
	ld.u16 	%rs21, [%rd533+2];
	ld.f32 	%f631, [%rd533+4];
	ld.f32 	%f632, [%rd533+8];
	ld.u16 	%rs22, [%SP+5352];
	st.f32 	[%SP+5328], %f632;
	st.f32 	[%SP+5324], %f631;
	st.u16 	[%SP+5322], %rs21;
	st.u16 	[%SP+5320], %rs22;
	add.u64 	%rd534, %SP, 5332;
	mov.b64 	%rd535, %rd534;
$L__tmp7529:
	.loc	20 0 42
	add.u64 	%rd536, %SP, 5336;
	mov.b64 	%rd537, %rd536;
$L__tmp7530:
	add.u64 	%rd538, %SP, 5320;
	mov.b64 	%rd539, %rd538;
	st.u64 	[%SP+5120], %rd539;
	mov.f32 	%f633, %f6;
$L__tmp7531:
	.loc	20 241 5
	bra.uni	$L__tmp7532;
$L__tmp7532:
	.loc	20 217 27
	ld.u64 	%rd540, [%SP+5120];
	ld.f32 	%f634, [%rd540+4];
	mov.f32 	%f635, %f634;
$L__tmp7533:
	.loc	20 218 25
	ld.u64 	%rd541, [%SP+5120];
	ld.f32 	%f636, [%rd541+8];
	mov.f32 	%f637, %f636;
$L__tmp7534:
	.loc	20 219 30
	ld.u64 	%rd542, [%SP+5120];
	ld.u16 	%rs23, [%rd542];
	cvt.u32.u16 	%r252, %rs23;
	sub.s32 	%r253, %r252, 1;
	cvt.rn.f32.s32 	%f638, %r253;
$L__tmp7535:
	.loc	20 224 22
	sub.f32 	%f639, %f633, %f635;
	mul.f32 	%f640, %f639, %f638;
	sub.f32 	%f641, %f637, %f635;
	div.rn.f32 	%f642, %f640, %f641;
	.loc	20 224 34
	{ // callseq 496, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f638;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f642;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3minEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f643, [retval0+0];
	} // callseq 496
	.loc	20 224 24
	mov.f32 	%f644, 0f00000000;
	{ // callseq 497, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f644;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f643;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3maxEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f645, [retval0+0];
$L__tmp7536:
	} // callseq 497
	.loc	20 225 26
	{ // callseq 498, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f645;
	.param .b32 retval0;
	call.uni (retval0), 
	floorf, 
	(
	param0
	);
	ld.param.f32 	%f646, [retval0+0];
$L__tmp7537:
	} // callseq 498
	.loc	20 227 5
	sub.f32 	%f647, %f645, %f646;
	st.f32 	[%rd535], %f647;
	.loc	20 228 5
	cvt.rzi.s32.f32 	%r254, %f646;
	st.u32 	[%rd537], %r254;
$L__tmp7538:
	.loc	20 244 29
	ld.u64 	%rd543, [%SP+5312];
	add.s64 	%rd544, %rd543, 32;
	ld.u32 	%r255, [%SP+5336];
	cvt.s64.s32 	%rd545, %r255;
	mul.lo.s64 	%rd546, %rd545, 48;
	add.s64 	%rd547, %rd544, %rd546;
$L__tmp7539:
	.loc	20 247 5
	ld.u64 	%rd548, [%SP+5288];
	ld.u64 	%rd549, [%SP+5296];
	ld.u64 	%rd550, [%SP+5304];
	ld.f32 	%f648, [%SP+5332];
	mov.b64 	%rd551, %rd548;
	st.u64 	[%SP+4944], %rd551;
	mov.b64 	%rd552, %rd549;
	st.u64 	[%SP+4952], %rd552;
	mov.b64 	%rd553, %rd550;
	st.u64 	[%SP+4960], %rd553;
	mov.b64 	%rd554, %rd547;
	st.u64 	[%SP+4968], %rd554;
	mov.f32 	%f7, %f648;
$L__tmp7540:
	.loc	20 247 5
	bra.uni	$L__tmp7541;
$L__tmp7541:
	.loc	20 172 5
	ld.u64 	%rd4, [%SP+4944];
	ld.u64 	%rd555, [%SP+4968];
	mov.b64 	%rd556, %rd555;
	st.u64 	[%SP+4912], %rd556;
	.loc	20 172 10
	bra.uni	$L__tmp7542;
$L__tmp7542:
	.loc	20 63 18
	mov.u32 	%r256, 0;
	mov.b32 	%r8, %r256;
$L__tmp7543:
	.loc	20 63 5
	mov.u32 	%r620, %r8;
$L__tmp7544:
	bra.uni 	$L__BB27_12;

$L__BB27_12:
	mov.u32 	%r9, %r620;
$L__tmp7545:
	cvt.s64.s32 	%rd557, %r9;
	setp.lt.u64 	%p67, %rd557, 16;
	not.pred 	%p68, %p67;
	@%p68 bra 	$L__BB27_14;
	bra.uni 	$L__BB27_13;

$L__BB27_13:
$L__tmp7546:
	.loc	20 64 9
	cvt.s64.s32 	%rd772, %r9;
	add.u64 	%rd773, %SP, 4928;
	add.s64 	%rd774, %rd773, %rd772;
	ld.u64 	%rd775, [%SP+4912];
	cvt.s64.s32 	%rd776, %r9;
	add.s64 	%rd770, %rd775, %rd776;
$L__tmp7547:
	.loc	20 64 40
	bra.uni	$L__tmp7548;
$L__tmp7548:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd769, %rd770;
	// end inline asm
$L__tmp7549:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r350,%r351,%r352,%r353}, [%rd769];
	// end inline asm
	st.u32 	[%SP+4896], %r350;
	st.u32 	[%SP+4900], %r351;
	st.u32 	[%SP+4904], %r352;
	st.u32 	[%SP+4908], %r353;
	.loc	20 56 5
	ld.u32 	%r354, [%SP+4896];
	ld.u32 	%r355, [%SP+4900];
	ld.u32 	%r356, [%SP+4904];
	ld.u32 	%r357, [%SP+4908];
$L__tmp7550:
	.loc	20 64 40
	st.u32 	[%rd774+12], %r357;
	st.u32 	[%rd774+8], %r356;
	st.u32 	[%rd774+4], %r355;
	st.u32 	[%rd774], %r354;
$L__tmp7551:
	.loc	20 63 42
	add.s32 	%r10, %r9, 16;
$L__tmp7552:
	mov.u32 	%r620, %r10;
$L__tmp7553:
	bra.uni 	$L__BB27_12;
$L__tmp7554:

$L__BB27_14:
	.loc	20 65 5
	ld.f32 	%f649, [%SP+4928];
	ld.f32 	%f650, [%SP+4932];
	ld.f32 	%f651, [%SP+4936];
	ld.f32 	%f652, [%SP+4940];
$L__tmp7555:
	.loc	20 172 10
	st.f32 	[%rd4+12], %f652;
	st.f32 	[%rd4+8], %f651;
	st.f32 	[%rd4+4], %f650;
	st.f32 	[%rd4], %f649;
	.loc	20 173 5
	ld.u64 	%rd5, [%SP+4952];
	ld.u64 	%rd558, [%SP+4968];
	add.s64 	%rd6, %rd558, 16;
$L__tmp7556:
	.loc	20 173 10
	bra.uni	$L__tmp7557;
$L__tmp7557:
	.loc	20 63 18
	mov.u32 	%r257, 0;
	mov.b32 	%r11, %r257;
$L__tmp7558:
	.loc	20 63 5
	mov.u32 	%r621, %r11;
$L__tmp7559:
	bra.uni 	$L__BB27_15;

$L__BB27_15:
	mov.u32 	%r12, %r621;
$L__tmp7560:
	cvt.s64.s32 	%rd559, %r12;
	setp.lt.u64 	%p69, %rd559, 16;
	not.pred 	%p70, %p69;
	@%p70 bra 	$L__BB27_17;
	bra.uni 	$L__BB27_16;

$L__BB27_16:
$L__tmp7561:
	.loc	20 64 9
	cvt.s64.s32 	%rd765, %r12;
	add.u64 	%rd766, %SP, 4880;
	add.s64 	%rd767, %rd766, %rd765;
	cvt.s64.s32 	%rd768, %r12;
	add.s64 	%rd763, %rd6, %rd768;
$L__tmp7562:
	.loc	20 64 40
	bra.uni	$L__tmp7563;
$L__tmp7563:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd762, %rd763;
	// end inline asm
$L__tmp7564:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r342,%r343,%r344,%r345}, [%rd762];
	// end inline asm
	st.u32 	[%SP+4864], %r342;
	st.u32 	[%SP+4868], %r343;
	st.u32 	[%SP+4872], %r344;
	st.u32 	[%SP+4876], %r345;
	.loc	20 56 5
	ld.u32 	%r346, [%SP+4864];
	ld.u32 	%r347, [%SP+4868];
	ld.u32 	%r348, [%SP+4872];
	ld.u32 	%r349, [%SP+4876];
$L__tmp7565:
	.loc	20 64 40
	st.u32 	[%rd767+12], %r349;
	st.u32 	[%rd767+8], %r348;
	st.u32 	[%rd767+4], %r347;
	st.u32 	[%rd767], %r346;
$L__tmp7566:
	.loc	20 63 42
	add.s32 	%r13, %r12, 16;
$L__tmp7567:
	mov.u32 	%r621, %r13;
$L__tmp7568:
	bra.uni 	$L__BB27_15;
$L__tmp7569:

$L__BB27_17:
	.loc	20 65 5
	ld.f32 	%f653, [%SP+4880];
	ld.f32 	%f654, [%SP+4884];
	ld.f32 	%f655, [%SP+4888];
	ld.f32 	%f656, [%SP+4892];
$L__tmp7570:
	.loc	20 173 10
	st.f32 	[%rd5+12], %f656;
	st.f32 	[%rd5+8], %f655;
	st.f32 	[%rd5+4], %f654;
	st.f32 	[%rd5], %f653;
	.loc	20 174 5
	ld.u64 	%rd7, [%SP+4960];
	ld.u64 	%rd560, [%SP+4968];
	add.s64 	%rd8, %rd560, 32;
$L__tmp7571:
	.loc	20 174 10
	bra.uni	$L__tmp7572;
$L__tmp7572:
	.loc	20 63 18
	mov.u32 	%r258, 0;
	mov.b32 	%r14, %r258;
$L__tmp7573:
	.loc	20 63 5
	mov.u32 	%r622, %r14;
$L__tmp7574:
	bra.uni 	$L__BB27_18;

$L__BB27_18:
	mov.u32 	%r15, %r622;
$L__tmp7575:
	cvt.s64.s32 	%rd561, %r15;
	setp.lt.u64 	%p71, %rd561, 16;
	not.pred 	%p72, %p71;
	@%p72 bra 	$L__BB27_20;
	bra.uni 	$L__BB27_19;

$L__BB27_19:
$L__tmp7576:
	.loc	20 64 9
	cvt.s64.s32 	%rd758, %r15;
	add.u64 	%rd759, %SP, 4848;
	add.s64 	%rd760, %rd759, %rd758;
	cvt.s64.s32 	%rd761, %r15;
	add.s64 	%rd756, %rd8, %rd761;
$L__tmp7577:
	.loc	20 64 40
	bra.uni	$L__tmp7578;
$L__tmp7578:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd755, %rd756;
	// end inline asm
$L__tmp7579:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r334,%r335,%r336,%r337}, [%rd755];
	// end inline asm
	st.u32 	[%SP+4832], %r334;
	st.u32 	[%SP+4836], %r335;
	st.u32 	[%SP+4840], %r336;
	st.u32 	[%SP+4844], %r337;
	.loc	20 56 5
	ld.u32 	%r338, [%SP+4832];
	ld.u32 	%r339, [%SP+4836];
	ld.u32 	%r340, [%SP+4840];
	ld.u32 	%r341, [%SP+4844];
$L__tmp7580:
	.loc	20 64 40
	st.u32 	[%rd760+12], %r341;
	st.u32 	[%rd760+8], %r340;
	st.u32 	[%rd760+4], %r339;
	st.u32 	[%rd760], %r338;
$L__tmp7581:
	.loc	20 63 42
	add.s32 	%r16, %r15, 16;
$L__tmp7582:
	mov.u32 	%r622, %r16;
$L__tmp7583:
	bra.uni 	$L__BB27_18;
$L__tmp7584:

$L__BB27_20:
	.loc	20 65 5
	ld.f32 	%f657, [%SP+4848];
	ld.f32 	%f658, [%SP+4852];
	ld.f32 	%f659, [%SP+4856];
	ld.f32 	%f660, [%SP+4860];
$L__tmp7585:
	.loc	20 174 10
	st.f32 	[%rd7+12], %f660;
	st.f32 	[%rd7+8], %f659;
	st.f32 	[%rd7+4], %f658;
	st.f32 	[%rd7], %f657;
	.loc	20 177 5
	setp.gt.f32 	%p73, %f7, 0f00000000;
	not.pred 	%p74, %p73;
	@%p74 bra 	$L__BB27_31;
	bra.uni 	$L__BB27_21;

$L__BB27_21:
$L__tmp7586:
	.loc	20 179 24
	mov.f32 	%f661, 0f3F800000;
	sub.f32 	%f8, %f661, %f7;
$L__tmp7587:
	.loc	20 180 9
	ld.u64 	%rd9, [%SP+4944];
	ld.u64 	%rd562, [%SP+4944];
	mov.b64 	%rd563, %rd562;
	st.u64 	[%SP+4816], %rd563;
	mov.f32 	%f662, %f8;
$L__tmp7588:
	.loc	20 180 30
	bra.uni	$L__tmp7589;
$L__tmp7589:
	.loc	20 45 5
	ld.u64 	%rd564, [%SP+4816];
	ld.f32 	%f663, [%rd564];
	mul.f32 	%f664, %f663, %f662;
	ld.u64 	%rd565, [%SP+4816];
	ld.f32 	%f665, [%rd565+4];
	mul.f32 	%f666, %f665, %f662;
	ld.u64 	%rd566, [%SP+4816];
	ld.f32 	%f667, [%rd566+8];
	mul.f32 	%f668, %f667, %f662;
	ld.u64 	%rd567, [%SP+4816];
	ld.f32 	%f669, [%rd567+12];
	mul.f32 	%f670, %f669, %f662;
$L__tmp7590:
	.loc	20 45 12
	{ // callseq 499, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f664;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f666;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f668;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f670;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f671, %f672, %f673, %f674}, [retval0+0];
	} // callseq 499
$L__tmp7591:
	.loc	20 180 30
	st.f32 	[%SP+4988], %f674;
	st.f32 	[%SP+4984], %f673;
	st.f32 	[%SP+4980], %f672;
	st.f32 	[%SP+4976], %f671;
	ld.u64 	%rd568, [%SP+4968];
	add.s64 	%rd10, %rd568, 48;
$L__tmp7592:
	.loc	20 180 72
	bra.uni	$L__tmp7593;
$L__tmp7593:
	.loc	20 63 18
	mov.u32 	%r259, 0;
	mov.b32 	%r17, %r259;
$L__tmp7594:
	.loc	20 63 5
	mov.u32 	%r623, %r17;
$L__tmp7595:
	bra.uni 	$L__BB27_22;

$L__BB27_22:
	mov.u32 	%r18, %r623;
$L__tmp7596:
	cvt.s64.s32 	%rd569, %r18;
	setp.lt.u64 	%p75, %rd569, 16;
	not.pred 	%p76, %p75;
	@%p76 bra 	$L__BB27_24;
	bra.uni 	$L__BB27_23;

$L__BB27_23:
$L__tmp7597:
	.loc	20 64 9
	cvt.s64.s32 	%rd751, %r18;
	add.u64 	%rd752, %SP, 4800;
	add.s64 	%rd753, %rd752, %rd751;
	cvt.s64.s32 	%rd754, %r18;
	add.s64 	%rd749, %rd10, %rd754;
$L__tmp7598:
	.loc	20 64 40
	bra.uni	$L__tmp7599;
$L__tmp7599:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd748, %rd749;
	// end inline asm
$L__tmp7600:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r326,%r327,%r328,%r329}, [%rd748];
	// end inline asm
	st.u32 	[%SP+4784], %r326;
	st.u32 	[%SP+4788], %r327;
	st.u32 	[%SP+4792], %r328;
	st.u32 	[%SP+4796], %r329;
	.loc	20 56 5
	ld.u32 	%r330, [%SP+4784];
	ld.u32 	%r331, [%SP+4788];
	ld.u32 	%r332, [%SP+4792];
	ld.u32 	%r333, [%SP+4796];
$L__tmp7601:
	.loc	20 64 40
	st.u32 	[%rd753+12], %r333;
	st.u32 	[%rd753+8], %r332;
	st.u32 	[%rd753+4], %r331;
	st.u32 	[%rd753], %r330;
$L__tmp7602:
	.loc	20 63 42
	add.s32 	%r19, %r18, 16;
$L__tmp7603:
	mov.u32 	%r623, %r19;
$L__tmp7604:
	bra.uni 	$L__BB27_22;
$L__tmp7605:

$L__BB27_24:
	.loc	20 65 5
	ld.f32 	%f675, [%SP+4800];
	ld.f32 	%f676, [%SP+4804];
	ld.f32 	%f677, [%SP+4808];
	ld.f32 	%f678, [%SP+4812];
$L__tmp7606:
	.loc	20 180 72
	st.f32 	[%SP+5020], %f678;
	st.f32 	[%SP+5016], %f677;
	st.f32 	[%SP+5012], %f676;
	st.f32 	[%SP+5008], %f675;
	add.u64 	%rd570, %SP, 5008;
	mov.b64 	%rd571, %rd570;
	st.u64 	[%SP+4776], %rd571;
	mov.f32 	%f679, %f7;
$L__tmp7607:
	.loc	20 180 56
	bra.uni	$L__tmp7608;
$L__tmp7608:
	.loc	20 45 5
	ld.u64 	%rd572, [%SP+4776];
	ld.f32 	%f680, [%rd572];
	mul.f32 	%f681, %f680, %f679;
	ld.u64 	%rd573, [%SP+4776];
	ld.f32 	%f682, [%rd573+4];
	mul.f32 	%f683, %f682, %f679;
	ld.u64 	%rd574, [%SP+4776];
	ld.f32 	%f684, [%rd574+8];
	mul.f32 	%f685, %f684, %f679;
	ld.u64 	%rd575, [%SP+4776];
	ld.f32 	%f686, [%rd575+12];
	mul.f32 	%f687, %f686, %f679;
$L__tmp7609:
	.loc	20 45 12
	{ // callseq 500, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f681;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f683;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f685;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f687;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f688, %f689, %f690, %f691}, [retval0+0];
	} // callseq 500
$L__tmp7610:
	.loc	20 180 56
	st.f32 	[%SP+5004], %f691;
	st.f32 	[%SP+5000], %f690;
	st.f32 	[%SP+4996], %f689;
	st.f32 	[%SP+4992], %f688;
	add.u64 	%rd576, %SP, 4976;
	mov.b64 	%rd577, %rd576;
	st.u64 	[%SP+4760], %rd577;
	add.u64 	%rd578, %SP, 4992;
	mov.b64 	%rd579, %rd578;
	st.u64 	[%SP+4768], %rd579;
	.loc	20 180 14
	bra.uni	$L__tmp7611;
$L__tmp7611:
	.loc	20 40 5
	ld.u64 	%rd580, [%SP+4760];
	ld.f32 	%f692, [%rd580];
	ld.u64 	%rd581, [%SP+4768];
	ld.f32 	%f693, [%rd581];
	add.f32 	%f694, %f692, %f693;
	ld.u64 	%rd582, [%SP+4760];
	ld.f32 	%f695, [%rd582+4];
	ld.u64 	%rd583, [%SP+4768];
	ld.f32 	%f696, [%rd583+4];
	add.f32 	%f697, %f695, %f696;
	ld.u64 	%rd584, [%SP+4760];
	ld.f32 	%f698, [%rd584+8];
	ld.u64 	%rd585, [%SP+4768];
	ld.f32 	%f699, [%rd585+8];
	add.f32 	%f700, %f698, %f699;
	ld.u64 	%rd586, [%SP+4760];
	ld.f32 	%f701, [%rd586+12];
	ld.u64 	%rd587, [%SP+4768];
	ld.f32 	%f702, [%rd587+12];
	add.f32 	%f703, %f701, %f702;
$L__tmp7612:
	.loc	20 40 12
	{ // callseq 501, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f694;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f697;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f700;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f703;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f704, %f705, %f706, %f707}, [retval0+0];
	} // callseq 501
$L__tmp7613:
	.loc	20 180 14
	st.f32 	[%rd9+12], %f707;
	st.f32 	[%rd9+8], %f706;
	st.f32 	[%rd9+4], %f705;
	st.f32 	[%rd9], %f704;
	.loc	20 181 9
	ld.u64 	%rd11, [%SP+4952];
	ld.u64 	%rd588, [%SP+4952];
	mov.b64 	%rd589, %rd588;
	st.u64 	[%SP+4752], %rd589;
	mov.f32 	%f708, %f8;
$L__tmp7614:
	.loc	20 181 30
	bra.uni	$L__tmp7615;
$L__tmp7615:
	.loc	20 45 5
	ld.u64 	%rd590, [%SP+4752];
	ld.f32 	%f709, [%rd590];
	mul.f32 	%f710, %f709, %f708;
	ld.u64 	%rd591, [%SP+4752];
	ld.f32 	%f711, [%rd591+4];
	mul.f32 	%f712, %f711, %f708;
	ld.u64 	%rd592, [%SP+4752];
	ld.f32 	%f713, [%rd592+8];
	mul.f32 	%f714, %f713, %f708;
	ld.u64 	%rd593, [%SP+4752];
	ld.f32 	%f715, [%rd593+12];
	mul.f32 	%f716, %f715, %f708;
$L__tmp7616:
	.loc	20 45 12
	{ // callseq 502, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f710;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f712;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f714;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f716;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f717, %f718, %f719, %f720}, [retval0+0];
	} // callseq 502
$L__tmp7617:
	.loc	20 181 30
	st.f32 	[%SP+5036], %f720;
	st.f32 	[%SP+5032], %f719;
	st.f32 	[%SP+5028], %f718;
	st.f32 	[%SP+5024], %f717;
	ld.u64 	%rd594, [%SP+4968];
	add.s64 	%rd12, %rd594, 64;
$L__tmp7618:
	.loc	20 181 72
	bra.uni	$L__tmp7619;
$L__tmp7619:
	.loc	20 63 18
	mov.u32 	%r260, 0;
	mov.b32 	%r20, %r260;
$L__tmp7620:
	.loc	20 63 5
	mov.u32 	%r624, %r20;
$L__tmp7621:
	bra.uni 	$L__BB27_25;

$L__BB27_25:
	mov.u32 	%r21, %r624;
$L__tmp7622:
	cvt.s64.s32 	%rd595, %r21;
	setp.lt.u64 	%p77, %rd595, 16;
	not.pred 	%p78, %p77;
	@%p78 bra 	$L__BB27_27;
	bra.uni 	$L__BB27_26;

$L__BB27_26:
$L__tmp7623:
	.loc	20 64 9
	cvt.s64.s32 	%rd744, %r21;
	add.u64 	%rd745, %SP, 4736;
	add.s64 	%rd746, %rd745, %rd744;
	cvt.s64.s32 	%rd747, %r21;
	add.s64 	%rd742, %rd12, %rd747;
$L__tmp7624:
	.loc	20 64 40
	bra.uni	$L__tmp7625;
$L__tmp7625:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd741, %rd742;
	// end inline asm
$L__tmp7626:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r318,%r319,%r320,%r321}, [%rd741];
	// end inline asm
	st.u32 	[%SP+4720], %r318;
	st.u32 	[%SP+4724], %r319;
	st.u32 	[%SP+4728], %r320;
	st.u32 	[%SP+4732], %r321;
	.loc	20 56 5
	ld.u32 	%r322, [%SP+4720];
	ld.u32 	%r323, [%SP+4724];
	ld.u32 	%r324, [%SP+4728];
	ld.u32 	%r325, [%SP+4732];
$L__tmp7627:
	.loc	20 64 40
	st.u32 	[%rd746+12], %r325;
	st.u32 	[%rd746+8], %r324;
	st.u32 	[%rd746+4], %r323;
	st.u32 	[%rd746], %r322;
$L__tmp7628:
	.loc	20 63 42
	add.s32 	%r22, %r21, 16;
$L__tmp7629:
	mov.u32 	%r624, %r22;
$L__tmp7630:
	bra.uni 	$L__BB27_25;
$L__tmp7631:

$L__BB27_27:
	.loc	20 65 5
	ld.f32 	%f721, [%SP+4736];
	ld.f32 	%f722, [%SP+4740];
	ld.f32 	%f723, [%SP+4744];
	ld.f32 	%f724, [%SP+4748];
$L__tmp7632:
	.loc	20 181 72
	st.f32 	[%SP+5068], %f724;
	st.f32 	[%SP+5064], %f723;
	st.f32 	[%SP+5060], %f722;
	st.f32 	[%SP+5056], %f721;
	add.u64 	%rd596, %SP, 5056;
	mov.b64 	%rd597, %rd596;
	st.u64 	[%SP+4712], %rd597;
	mov.f32 	%f725, %f7;
$L__tmp7633:
	.loc	20 181 56
	bra.uni	$L__tmp7634;
$L__tmp7634:
	.loc	20 45 5
	ld.u64 	%rd598, [%SP+4712];
	ld.f32 	%f726, [%rd598];
	mul.f32 	%f727, %f726, %f725;
	ld.u64 	%rd599, [%SP+4712];
	ld.f32 	%f728, [%rd599+4];
	mul.f32 	%f729, %f728, %f725;
	ld.u64 	%rd600, [%SP+4712];
	ld.f32 	%f730, [%rd600+8];
	mul.f32 	%f731, %f730, %f725;
	ld.u64 	%rd601, [%SP+4712];
	ld.f32 	%f732, [%rd601+12];
	mul.f32 	%f733, %f732, %f725;
$L__tmp7635:
	.loc	20 45 12
	{ // callseq 503, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f727;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f729;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f731;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f733;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f734, %f735, %f736, %f737}, [retval0+0];
	} // callseq 503
$L__tmp7636:
	.loc	20 181 56
	st.f32 	[%SP+5052], %f737;
	st.f32 	[%SP+5048], %f736;
	st.f32 	[%SP+5044], %f735;
	st.f32 	[%SP+5040], %f734;
	add.u64 	%rd602, %SP, 5024;
	mov.b64 	%rd603, %rd602;
	st.u64 	[%SP+4696], %rd603;
	add.u64 	%rd604, %SP, 5040;
	mov.b64 	%rd605, %rd604;
	st.u64 	[%SP+4704], %rd605;
	.loc	20 181 14
	bra.uni	$L__tmp7637;
$L__tmp7637:
	.loc	20 40 5
	ld.u64 	%rd606, [%SP+4696];
	ld.f32 	%f738, [%rd606];
	ld.u64 	%rd607, [%SP+4704];
	ld.f32 	%f739, [%rd607];
	add.f32 	%f740, %f738, %f739;
	ld.u64 	%rd608, [%SP+4696];
	ld.f32 	%f741, [%rd608+4];
	ld.u64 	%rd609, [%SP+4704];
	ld.f32 	%f742, [%rd609+4];
	add.f32 	%f743, %f741, %f742;
	ld.u64 	%rd610, [%SP+4696];
	ld.f32 	%f744, [%rd610+8];
	ld.u64 	%rd611, [%SP+4704];
	ld.f32 	%f745, [%rd611+8];
	add.f32 	%f746, %f744, %f745;
	ld.u64 	%rd612, [%SP+4696];
	ld.f32 	%f747, [%rd612+12];
	ld.u64 	%rd613, [%SP+4704];
	ld.f32 	%f748, [%rd613+12];
	add.f32 	%f749, %f747, %f748;
$L__tmp7638:
	.loc	20 40 12
	{ // callseq 504, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f740;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f743;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f746;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f749;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f750, %f751, %f752, %f753}, [retval0+0];
	} // callseq 504
$L__tmp7639:
	.loc	20 181 14
	st.f32 	[%rd11+12], %f753;
	st.f32 	[%rd11+8], %f752;
	st.f32 	[%rd11+4], %f751;
	st.f32 	[%rd11], %f750;
	.loc	20 182 9
	ld.u64 	%rd13, [%SP+4960];
	ld.u64 	%rd614, [%SP+4960];
	mov.b64 	%rd615, %rd614;
	st.u64 	[%SP+4688], %rd615;
	mov.f32 	%f754, %f8;
$L__tmp7640:
	.loc	20 182 30
	bra.uni	$L__tmp7641;
$L__tmp7641:
	.loc	20 45 5
	ld.u64 	%rd616, [%SP+4688];
	ld.f32 	%f755, [%rd616];
	mul.f32 	%f756, %f755, %f754;
	ld.u64 	%rd617, [%SP+4688];
	ld.f32 	%f757, [%rd617+4];
	mul.f32 	%f758, %f757, %f754;
	ld.u64 	%rd618, [%SP+4688];
	ld.f32 	%f759, [%rd618+8];
	mul.f32 	%f760, %f759, %f754;
	ld.u64 	%rd619, [%SP+4688];
	ld.f32 	%f761, [%rd619+12];
	mul.f32 	%f762, %f761, %f754;
$L__tmp7642:
	.loc	20 45 12
	{ // callseq 505, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f756;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f758;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f760;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f762;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f763, %f764, %f765, %f766}, [retval0+0];
	} // callseq 505
$L__tmp7643:
	.loc	20 182 30
	st.f32 	[%SP+5084], %f766;
	st.f32 	[%SP+5080], %f765;
	st.f32 	[%SP+5076], %f764;
	st.f32 	[%SP+5072], %f763;
	ld.u64 	%rd620, [%SP+4968];
	add.s64 	%rd14, %rd620, 80;
$L__tmp7644:
	.loc	20 182 72
	bra.uni	$L__tmp7645;
$L__tmp7645:
	.loc	20 63 18
	mov.u32 	%r261, 0;
	mov.b32 	%r23, %r261;
$L__tmp7646:
	.loc	20 63 5
	mov.u32 	%r625, %r23;
$L__tmp7647:
	bra.uni 	$L__BB27_28;

$L__BB27_28:
	mov.u32 	%r24, %r625;
$L__tmp7648:
	cvt.s64.s32 	%rd621, %r24;
	setp.lt.u64 	%p79, %rd621, 16;
	not.pred 	%p80, %p79;
	@%p80 bra 	$L__BB27_30;
	bra.uni 	$L__BB27_29;

$L__BB27_29:
$L__tmp7649:
	.loc	20 64 9
	cvt.s64.s32 	%rd737, %r24;
	add.u64 	%rd738, %SP, 4672;
	add.s64 	%rd739, %rd738, %rd737;
	cvt.s64.s32 	%rd740, %r24;
	add.s64 	%rd735, %rd14, %rd740;
$L__tmp7650:
	.loc	20 64 40
	bra.uni	$L__tmp7651;
$L__tmp7651:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd734, %rd735;
	// end inline asm
$L__tmp7652:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r310,%r311,%r312,%r313}, [%rd734];
	// end inline asm
	st.u32 	[%SP+4656], %r310;
	st.u32 	[%SP+4660], %r311;
	st.u32 	[%SP+4664], %r312;
	st.u32 	[%SP+4668], %r313;
	.loc	20 56 5
	ld.u32 	%r314, [%SP+4656];
	ld.u32 	%r315, [%SP+4660];
	ld.u32 	%r316, [%SP+4664];
	ld.u32 	%r317, [%SP+4668];
$L__tmp7653:
	.loc	20 64 40
	st.u32 	[%rd739+12], %r317;
	st.u32 	[%rd739+8], %r316;
	st.u32 	[%rd739+4], %r315;
	st.u32 	[%rd739], %r314;
$L__tmp7654:
	.loc	20 63 42
	add.s32 	%r25, %r24, 16;
$L__tmp7655:
	mov.u32 	%r625, %r25;
$L__tmp7656:
	bra.uni 	$L__BB27_28;
$L__tmp7657:

$L__BB27_30:
	.loc	20 65 5
	ld.f32 	%f767, [%SP+4672];
	ld.f32 	%f768, [%SP+4676];
	ld.f32 	%f769, [%SP+4680];
	ld.f32 	%f770, [%SP+4684];
$L__tmp7658:
	.loc	20 182 72
	st.f32 	[%SP+5116], %f770;
	st.f32 	[%SP+5112], %f769;
	st.f32 	[%SP+5108], %f768;
	st.f32 	[%SP+5104], %f767;
	add.u64 	%rd622, %SP, 5104;
	mov.b64 	%rd623, %rd622;
	st.u64 	[%SP+4640], %rd623;
	mov.f32 	%f771, %f7;
$L__tmp7659:
	.loc	20 182 56
	bra.uni	$L__tmp7660;
$L__tmp7660:
	.loc	20 45 5
	ld.u64 	%rd624, [%SP+4640];
	ld.f32 	%f772, [%rd624];
	mul.f32 	%f773, %f772, %f771;
	ld.u64 	%rd625, [%SP+4640];
	ld.f32 	%f774, [%rd625+4];
	mul.f32 	%f775, %f774, %f771;
	ld.u64 	%rd626, [%SP+4640];
	ld.f32 	%f776, [%rd626+8];
	mul.f32 	%f777, %f776, %f771;
	ld.u64 	%rd627, [%SP+4640];
	ld.f32 	%f778, [%rd627+12];
	mul.f32 	%f779, %f778, %f771;
$L__tmp7661:
	.loc	20 45 12
	{ // callseq 506, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f773;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f775;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f777;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f779;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f780, %f781, %f782, %f783}, [retval0+0];
	} // callseq 506
$L__tmp7662:
	.loc	20 182 56
	st.f32 	[%SP+5100], %f783;
	st.f32 	[%SP+5096], %f782;
	st.f32 	[%SP+5092], %f781;
	st.f32 	[%SP+5088], %f780;
	add.u64 	%rd628, %SP, 5072;
	mov.b64 	%rd629, %rd628;
	st.u64 	[%SP+4624], %rd629;
	add.u64 	%rd630, %SP, 5088;
	mov.b64 	%rd631, %rd630;
	st.u64 	[%SP+4632], %rd631;
	.loc	20 182 14
	bra.uni	$L__tmp7663;
$L__tmp7663:
	.loc	20 40 5
	ld.u64 	%rd632, [%SP+4624];
	ld.f32 	%f784, [%rd632];
	ld.u64 	%rd633, [%SP+4632];
	ld.f32 	%f785, [%rd633];
	add.f32 	%f786, %f784, %f785;
	ld.u64 	%rd634, [%SP+4624];
	ld.f32 	%f787, [%rd634+4];
	ld.u64 	%rd635, [%SP+4632];
	ld.f32 	%f788, [%rd635+4];
	add.f32 	%f789, %f787, %f788;
	ld.u64 	%rd636, [%SP+4624];
	ld.f32 	%f790, [%rd636+8];
	ld.u64 	%rd637, [%SP+4632];
	ld.f32 	%f791, [%rd637+8];
	add.f32 	%f792, %f790, %f791;
	ld.u64 	%rd638, [%SP+4624];
	ld.f32 	%f793, [%rd638+12];
	ld.u64 	%rd639, [%SP+4632];
	ld.f32 	%f794, [%rd639+12];
	add.f32 	%f795, %f793, %f794;
$L__tmp7664:
	.loc	20 40 12
	{ // callseq 507, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f786;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f789;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f792;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f795;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f796, %f797, %f798, %f799}, [retval0+0];
	} // callseq 507
$L__tmp7665:
	.loc	20 182 14
	st.f32 	[%rd13+12], %f799;
	st.f32 	[%rd13+8], %f798;
	st.f32 	[%rd13+4], %f797;
	st.f32 	[%rd13], %f796;
	bra.uni 	$L__BB27_31;
$L__tmp7666:

$L__BB27_31:
	.loc	20 291 13
	bra.uni 	$L__BB27_62;
$L__tmp7667:

$L__BB27_32:
	.loc	20 0 13
	mov.b64 	%rd195, %rd3;
$L__tmp7668:
	.loc	20 295 60
	bra.uni	$L__tmp7669;
$L__tmp7669:
	.loc	17 907 5
	// begin inline asm
	call (%rd194), _optix_get_srt_motion_transform_from_handle, (%rd195);
	// end inline asm
$L__tmp7670:
	.loc	20 295 60
	mov.b64 	%rd196, %rd194;
	st.u64 	[%SP+5504], %rd196;
	.loc	20 296 13
	ld.u64 	%rd197, [%SP+5472];
	ld.u64 	%rd198, [%SP+5480];
	ld.u64 	%rd199, [%SP+5488];
	ld.u64 	%rd200, [%SP+5504];
	mov.b64 	%rd201, %rd197;
	st.u64 	[%SP+4280], %rd201;
	mov.b64 	%rd202, %rd198;
	st.u64 	[%SP+4288], %rd202;
	mov.b64 	%rd203, %rd199;
	st.u64 	[%SP+4296], %rd203;
	mov.b64 	%rd204, %rd200;
	st.u64 	[%SP+4304], %rd204;
	mov.f32 	%f9, %f5;
$L__tmp7671:
	.loc	20 296 13
	bra.uni	$L__tmp7672;
$L__tmp7672:
	.loc	20 260 5
	ld.u64 	%rd205, [%SP+4304];
	mov.b64 	%rd206, %rd205;
	st.u64 	[%SP+4112], %rd206;
	.loc	20 260 42
	bra.uni	$L__tmp7673;
$L__tmp7673:
	.loc	20 63 18
	mov.u32 	%r160, 0;
	mov.b32 	%r26, %r160;
$L__tmp7674:
	.loc	20 63 5
	mov.u32 	%r626, %r26;
$L__tmp7675:
	bra.uni 	$L__BB27_33;

$L__BB27_33:
	mov.u32 	%r27, %r626;
$L__tmp7676:
	cvt.s64.s32 	%rd207, %r27;
	setp.lt.u64 	%p45, %rd207, 160;
	not.pred 	%p46, %p45;
	@%p46 bra 	$L__BB27_35;
	bra.uni 	$L__BB27_34;

$L__BB27_34:
$L__tmp7677:
	.loc	20 64 9
	cvt.s64.s32 	%rd512, %r27;
	add.u64 	%rd513, %SP, 4120;
	add.s64 	%rd514, %rd513, %rd512;
	ld.u64 	%rd515, [%SP+4112];
	cvt.s64.s32 	%rd516, %r27;
	add.s64 	%rd510, %rd515, %rd516;
$L__tmp7678:
	.loc	20 64 40
	bra.uni	$L__tmp7679;
$L__tmp7679:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd509, %rd510;
	// end inline asm
$L__tmp7680:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r240,%r241,%r242,%r243}, [%rd509];
	// end inline asm
	st.u32 	[%SP+4096], %r240;
	st.u32 	[%SP+4100], %r241;
	st.u32 	[%SP+4104], %r242;
	st.u32 	[%SP+4108], %r243;
	.loc	20 56 5
	ld.u32 	%r244, [%SP+4096];
	ld.u32 	%r245, [%SP+4100];
	ld.u32 	%r246, [%SP+4104];
	ld.u32 	%r247, [%SP+4108];
$L__tmp7681:
	.loc	20 64 40
	st.u32 	[%rd514+12], %r247;
	st.u32 	[%rd514+8], %r246;
	st.u32 	[%rd514+4], %r245;
	st.u32 	[%rd514], %r244;
$L__tmp7682:
	.loc	20 63 42
	add.s32 	%r28, %r27, 16;
$L__tmp7683:
	mov.u32 	%r626, %r28;
$L__tmp7684:
	bra.uni 	$L__BB27_33;
$L__tmp7685:

$L__BB27_35:
	.loc	20 65 5
	ld.u64 	%rd208, [%SP+4120];
	ld.u16 	%rs14, [%SP+4128];
	ld.u16 	%rs15, [%SP+4130];
	ld.f32 	%f123, [%SP+4132];
	ld.f32 	%f124, [%SP+4136];
	ld.u32 	%r161, [%SP+4140];
	ld.u32 	%r162, [%SP+4144];
	ld.u32 	%r163, [%SP+4148];
	ld.f32 	%f125, [%SP+4152];
	ld.f32 	%f126, [%SP+4156];
	ld.f32 	%f127, [%SP+4160];
	ld.f32 	%f128, [%SP+4164];
	ld.f32 	%f129, [%SP+4168];
	ld.f32 	%f130, [%SP+4172];
	ld.f32 	%f131, [%SP+4176];
	ld.f32 	%f132, [%SP+4180];
	ld.f32 	%f133, [%SP+4184];
	ld.f32 	%f134, [%SP+4188];
	ld.f32 	%f135, [%SP+4192];
	ld.f32 	%f136, [%SP+4196];
	ld.f32 	%f137, [%SP+4200];
	ld.f32 	%f138, [%SP+4204];
	ld.f32 	%f139, [%SP+4208];
	ld.f32 	%f140, [%SP+4212];
	ld.f32 	%f141, [%SP+4216];
	ld.f32 	%f142, [%SP+4220];
	ld.f32 	%f143, [%SP+4224];
	ld.f32 	%f144, [%SP+4228];
	ld.f32 	%f145, [%SP+4232];
	ld.f32 	%f146, [%SP+4236];
	ld.f32 	%f147, [%SP+4240];
	ld.f32 	%f148, [%SP+4244];
	ld.f32 	%f149, [%SP+4248];
	ld.f32 	%f150, [%SP+4252];
	ld.f32 	%f151, [%SP+4256];
	ld.f32 	%f152, [%SP+4260];
	ld.f32 	%f153, [%SP+4264];
	ld.f32 	%f154, [%SP+4268];
	ld.f32 	%f155, [%SP+4272];
	ld.f32 	%f156, [%SP+4276];
$L__tmp7686:
	.loc	20 260 42
	st.f32 	[%SP+4620], %f156;
	st.f32 	[%SP+4616], %f155;
	st.f32 	[%SP+4612], %f154;
	st.f32 	[%SP+4608], %f153;
	st.f32 	[%SP+4604], %f152;
	st.f32 	[%SP+4600], %f151;
	st.f32 	[%SP+4596], %f150;
	st.f32 	[%SP+4592], %f149;
	st.f32 	[%SP+4588], %f148;
	st.f32 	[%SP+4584], %f147;
	st.f32 	[%SP+4580], %f146;
	st.f32 	[%SP+4576], %f145;
	st.f32 	[%SP+4572], %f144;
	st.f32 	[%SP+4568], %f143;
	st.f32 	[%SP+4564], %f142;
	st.f32 	[%SP+4560], %f141;
	st.f32 	[%SP+4556], %f140;
	st.f32 	[%SP+4552], %f139;
	st.f32 	[%SP+4548], %f138;
	st.f32 	[%SP+4544], %f137;
	st.f32 	[%SP+4540], %f136;
	st.f32 	[%SP+4536], %f135;
	st.f32 	[%SP+4532], %f134;
	st.f32 	[%SP+4528], %f133;
	st.f32 	[%SP+4524], %f132;
	st.f32 	[%SP+4520], %f131;
	st.f32 	[%SP+4516], %f130;
	st.f32 	[%SP+4512], %f129;
	st.f32 	[%SP+4508], %f128;
	st.f32 	[%SP+4504], %f127;
	st.f32 	[%SP+4500], %f126;
	st.f32 	[%SP+4496], %f125;
	st.u32 	[%SP+4492], %r163;
	st.u32 	[%SP+4488], %r162;
	st.u32 	[%SP+4484], %r161;
	st.f32 	[%SP+4480], %f124;
	st.f32 	[%SP+4476], %f123;
	st.u16 	[%SP+4474], %rs15;
	st.u16 	[%SP+4472], %rs14;
	st.u64 	[%SP+4464], %rd208;
	add.u64 	%rd209, %SP, 4464;
	add.s64 	%rd210, %rd209, 8;
	ld.u16 	%rs16, [%rd210+2];
	ld.f32 	%f157, [%rd210+4];
	ld.f32 	%f158, [%rd210+8];
	ld.u16 	%rs17, [%SP+4472];
	st.f32 	[%SP+4320], %f158;
	st.f32 	[%SP+4316], %f157;
	st.u16 	[%SP+4314], %rs16;
	st.u16 	[%SP+4312], %rs17;
	add.u64 	%rd211, %SP, 4324;
	mov.b64 	%rd212, %rd211;
$L__tmp7687:
	.loc	20 0 42
	add.u64 	%rd213, %SP, 4328;
	mov.b64 	%rd214, %rd213;
$L__tmp7688:
	add.u64 	%rd215, %SP, 4312;
	mov.b64 	%rd216, %rd215;
	st.u64 	[%SP+4080], %rd216;
	mov.f32 	%f159, %f9;
$L__tmp7689:
	.loc	20 260 5
	bra.uni	$L__tmp7690;
$L__tmp7690:
	.loc	20 217 27
	ld.u64 	%rd217, [%SP+4080];
	ld.f32 	%f160, [%rd217+4];
	mov.f32 	%f161, %f160;
$L__tmp7691:
	.loc	20 218 25
	ld.u64 	%rd218, [%SP+4080];
	ld.f32 	%f162, [%rd218+8];
	mov.f32 	%f163, %f162;
$L__tmp7692:
	.loc	20 219 30
	ld.u64 	%rd219, [%SP+4080];
	ld.u16 	%rs18, [%rd219];
	cvt.u32.u16 	%r164, %rs18;
	sub.s32 	%r165, %r164, 1;
	cvt.rn.f32.s32 	%f164, %r165;
$L__tmp7693:
	.loc	20 224 22
	sub.f32 	%f165, %f159, %f161;
	mul.f32 	%f166, %f165, %f164;
	sub.f32 	%f167, %f163, %f161;
	div.rn.f32 	%f168, %f166, %f167;
	.loc	20 224 34
	{ // callseq 479, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f164;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f168;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3minEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f169, [retval0+0];
	} // callseq 479
	.loc	20 224 24
	mov.f32 	%f170, 0f00000000;
	{ // callseq 480, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f170;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f169;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3maxEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f171, [retval0+0];
$L__tmp7694:
	} // callseq 480
	.loc	20 225 26
	{ // callseq 481, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f171;
	.param .b32 retval0;
	call.uni (retval0), 
	floorf, 
	(
	param0
	);
	ld.param.f32 	%f172, [retval0+0];
$L__tmp7695:
	} // callseq 481
	.loc	20 227 5
	sub.f32 	%f173, %f171, %f172;
	st.f32 	[%rd212], %f173;
	.loc	20 228 5
	cvt.rzi.s32.f32 	%r166, %f172;
	st.u32 	[%rd214], %r166;
$L__tmp7696:
	.loc	20 263 27
	ld.u64 	%rd220, [%SP+4304];
	add.s64 	%rd221, %rd220, 32;
	ld.u32 	%r167, [%SP+4328];
	cvt.s64.s32 	%rd222, %r167;
	shl.b64 	%rd223, %rd222, 6;
	add.s64 	%rd224, %rd221, %rd223;
$L__tmp7697:
	.loc	20 0 27
	add.u64 	%rd225, %SP, 4336;
	.loc	20 267 5
	add.s64 	%rd15, %rd225, 16;
	add.s64 	%rd16, %rd225, 32;
	add.s64 	%rd17, %rd225, 48;
	ld.f32 	%f174, [%SP+4324];
	mov.b64 	%rd226, %rd225;
	st.u64 	[%SP+3872], %rd226;
$L__tmp7698:
	.loc	20 0 5
	mov.b64 	%rd227, %rd224;
	st.u64 	[%SP+3880], %rd227;
	mov.f32 	%f10, %f174;
$L__tmp7699:
	.loc	20 267 5
	bra.uni	$L__tmp7700;
$L__tmp7700:
	.loc	20 193 5
	ld.u64 	%rd18, [%SP+3872];
	ld.u64 	%rd228, [%SP+3880];
	mov.b64 	%rd229, %rd228;
	st.u64 	[%SP+3840], %rd229;
	.loc	20 193 12
	bra.uni	$L__tmp7701;
$L__tmp7701:
	.loc	20 63 18
	mov.u32 	%r168, 0;
	mov.b32 	%r29, %r168;
$L__tmp7702:
	.loc	20 63 5
	mov.u32 	%r627, %r29;
$L__tmp7703:
	bra.uni 	$L__BB27_36;

$L__BB27_36:
	mov.u32 	%r30, %r627;
$L__tmp7704:
	cvt.s64.s32 	%rd230, %r30;
	setp.lt.u64 	%p47, %rd230, 16;
	not.pred 	%p48, %p47;
	@%p48 bra 	$L__BB27_38;
	bra.uni 	$L__BB27_37;

$L__BB27_37:
$L__tmp7705:
	.loc	20 64 9
	cvt.s64.s32 	%rd504, %r30;
	add.u64 	%rd505, %SP, 3856;
	add.s64 	%rd506, %rd505, %rd504;
	ld.u64 	%rd507, [%SP+3840];
	cvt.s64.s32 	%rd508, %r30;
	add.s64 	%rd502, %rd507, %rd508;
$L__tmp7706:
	.loc	20 64 40
	bra.uni	$L__tmp7707;
$L__tmp7707:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd501, %rd502;
	// end inline asm
$L__tmp7708:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r232,%r233,%r234,%r235}, [%rd501];
	// end inline asm
	st.u32 	[%SP+3824], %r232;
	st.u32 	[%SP+3828], %r233;
	st.u32 	[%SP+3832], %r234;
	st.u32 	[%SP+3836], %r235;
	.loc	20 56 5
	ld.u32 	%r236, [%SP+3824];
	ld.u32 	%r237, [%SP+3828];
	ld.u32 	%r238, [%SP+3832];
	ld.u32 	%r239, [%SP+3836];
$L__tmp7709:
	.loc	20 64 40
	st.u32 	[%rd506+12], %r239;
	st.u32 	[%rd506+8], %r238;
	st.u32 	[%rd506+4], %r237;
	st.u32 	[%rd506], %r236;
$L__tmp7710:
	.loc	20 63 42
	add.s32 	%r31, %r30, 16;
$L__tmp7711:
	mov.u32 	%r627, %r31;
$L__tmp7712:
	bra.uni 	$L__BB27_36;
$L__tmp7713:

$L__BB27_38:
	.loc	20 65 5
	ld.f32 	%f175, [%SP+3856];
	ld.f32 	%f176, [%SP+3860];
	ld.f32 	%f177, [%SP+3864];
	ld.f32 	%f178, [%SP+3868];
$L__tmp7714:
	.loc	20 193 12
	st.f32 	[%rd18+12], %f178;
	st.f32 	[%rd18+8], %f177;
	st.f32 	[%rd18+4], %f176;
	st.f32 	[%rd18], %f175;
	.loc	20 194 5
	ld.u64 	%rd231, [%SP+3880];
	add.s64 	%rd19, %rd231, 16;
$L__tmp7715:
	.loc	20 194 12
	bra.uni	$L__tmp7716;
$L__tmp7716:
	.loc	20 63 18
	mov.u32 	%r169, 0;
	mov.b32 	%r32, %r169;
$L__tmp7717:
	.loc	20 63 5
	mov.u32 	%r628, %r32;
$L__tmp7718:
	bra.uni 	$L__BB27_39;

$L__BB27_39:
	mov.u32 	%r33, %r628;
$L__tmp7719:
	cvt.s64.s32 	%rd232, %r33;
	setp.lt.u64 	%p49, %rd232, 16;
	not.pred 	%p50, %p49;
	@%p50 bra 	$L__BB27_41;
	bra.uni 	$L__BB27_40;

$L__BB27_40:
$L__tmp7720:
	.loc	20 64 9
	cvt.s64.s32 	%rd497, %r33;
	add.u64 	%rd498, %SP, 3808;
	add.s64 	%rd499, %rd498, %rd497;
	cvt.s64.s32 	%rd500, %r33;
	add.s64 	%rd495, %rd19, %rd500;
$L__tmp7721:
	.loc	20 64 40
	bra.uni	$L__tmp7722;
$L__tmp7722:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd494, %rd495;
	// end inline asm
$L__tmp7723:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r224,%r225,%r226,%r227}, [%rd494];
	// end inline asm
	st.u32 	[%SP+3792], %r224;
	st.u32 	[%SP+3796], %r225;
	st.u32 	[%SP+3800], %r226;
	st.u32 	[%SP+3804], %r227;
	.loc	20 56 5
	ld.u32 	%r228, [%SP+3792];
	ld.u32 	%r229, [%SP+3796];
	ld.u32 	%r230, [%SP+3800];
	ld.u32 	%r231, [%SP+3804];
$L__tmp7724:
	.loc	20 64 40
	st.u32 	[%rd499+12], %r231;
	st.u32 	[%rd499+8], %r230;
	st.u32 	[%rd499+4], %r229;
	st.u32 	[%rd499], %r228;
$L__tmp7725:
	.loc	20 63 42
	add.s32 	%r34, %r33, 16;
$L__tmp7726:
	mov.u32 	%r628, %r34;
$L__tmp7727:
	bra.uni 	$L__BB27_39;
$L__tmp7728:

$L__BB27_41:
	.loc	20 65 5
	ld.f32 	%f179, [%SP+3808];
	ld.f32 	%f180, [%SP+3812];
	ld.f32 	%f181, [%SP+3816];
	ld.f32 	%f182, [%SP+3820];
$L__tmp7729:
	.loc	20 194 12
	st.f32 	[%rd15+12], %f182;
	st.f32 	[%rd15+8], %f181;
	st.f32 	[%rd15+4], %f180;
	st.f32 	[%rd15], %f179;
	.loc	20 195 5
	ld.u64 	%rd233, [%SP+3880];
	add.s64 	%rd20, %rd233, 32;
$L__tmp7730:
	.loc	20 195 12
	bra.uni	$L__tmp7731;
$L__tmp7731:
	.loc	20 63 18
	mov.u32 	%r170, 0;
	mov.b32 	%r35, %r170;
$L__tmp7732:
	.loc	20 63 5
	mov.u32 	%r629, %r35;
$L__tmp7733:
	bra.uni 	$L__BB27_42;

$L__BB27_42:
	mov.u32 	%r36, %r629;
$L__tmp7734:
	cvt.s64.s32 	%rd234, %r36;
	setp.lt.u64 	%p51, %rd234, 16;
	not.pred 	%p52, %p51;
	@%p52 bra 	$L__BB27_44;
	bra.uni 	$L__BB27_43;

$L__BB27_43:
$L__tmp7735:
	.loc	20 64 9
	cvt.s64.s32 	%rd490, %r36;
	add.u64 	%rd491, %SP, 3776;
	add.s64 	%rd492, %rd491, %rd490;
	cvt.s64.s32 	%rd493, %r36;
	add.s64 	%rd488, %rd20, %rd493;
$L__tmp7736:
	.loc	20 64 40
	bra.uni	$L__tmp7737;
$L__tmp7737:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd487, %rd488;
	// end inline asm
$L__tmp7738:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r216,%r217,%r218,%r219}, [%rd487];
	// end inline asm
	st.u32 	[%SP+3760], %r216;
	st.u32 	[%SP+3764], %r217;
	st.u32 	[%SP+3768], %r218;
	st.u32 	[%SP+3772], %r219;
	.loc	20 56 5
	ld.u32 	%r220, [%SP+3760];
	ld.u32 	%r221, [%SP+3764];
	ld.u32 	%r222, [%SP+3768];
	ld.u32 	%r223, [%SP+3772];
$L__tmp7739:
	.loc	20 64 40
	st.u32 	[%rd492+12], %r223;
	st.u32 	[%rd492+8], %r222;
	st.u32 	[%rd492+4], %r221;
	st.u32 	[%rd492], %r220;
$L__tmp7740:
	.loc	20 63 42
	add.s32 	%r37, %r36, 16;
$L__tmp7741:
	mov.u32 	%r629, %r37;
$L__tmp7742:
	bra.uni 	$L__BB27_42;
$L__tmp7743:

$L__BB27_44:
	.loc	20 65 5
	ld.f32 	%f183, [%SP+3776];
	ld.f32 	%f184, [%SP+3780];
	ld.f32 	%f185, [%SP+3784];
	ld.f32 	%f186, [%SP+3788];
$L__tmp7744:
	.loc	20 195 12
	st.f32 	[%rd16+12], %f186;
	st.f32 	[%rd16+8], %f185;
	st.f32 	[%rd16+4], %f184;
	st.f32 	[%rd16], %f183;
	.loc	20 196 5
	ld.u64 	%rd235, [%SP+3880];
	add.s64 	%rd21, %rd235, 48;
$L__tmp7745:
	.loc	20 196 12
	bra.uni	$L__tmp7746;
$L__tmp7746:
	.loc	20 63 18
	mov.u32 	%r171, 0;
	mov.b32 	%r38, %r171;
$L__tmp7747:
	.loc	20 63 5
	mov.u32 	%r630, %r38;
$L__tmp7748:
	bra.uni 	$L__BB27_45;

$L__BB27_45:
	mov.u32 	%r39, %r630;
$L__tmp7749:
	cvt.s64.s32 	%rd236, %r39;
	setp.lt.u64 	%p53, %rd236, 16;
	not.pred 	%p54, %p53;
	@%p54 bra 	$L__BB27_47;
	bra.uni 	$L__BB27_46;

$L__BB27_46:
$L__tmp7750:
	.loc	20 64 9
	cvt.s64.s32 	%rd483, %r39;
	add.u64 	%rd484, %SP, 3744;
	add.s64 	%rd485, %rd484, %rd483;
	cvt.s64.s32 	%rd486, %r39;
	add.s64 	%rd481, %rd21, %rd486;
$L__tmp7751:
	.loc	20 64 40
	bra.uni	$L__tmp7752;
$L__tmp7752:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd480, %rd481;
	// end inline asm
$L__tmp7753:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r208,%r209,%r210,%r211}, [%rd480];
	// end inline asm
	st.u32 	[%SP+3728], %r208;
	st.u32 	[%SP+3732], %r209;
	st.u32 	[%SP+3736], %r210;
	st.u32 	[%SP+3740], %r211;
	.loc	20 56 5
	ld.u32 	%r212, [%SP+3728];
	ld.u32 	%r213, [%SP+3732];
	ld.u32 	%r214, [%SP+3736];
	ld.u32 	%r215, [%SP+3740];
$L__tmp7754:
	.loc	20 64 40
	st.u32 	[%rd485+12], %r215;
	st.u32 	[%rd485+8], %r214;
	st.u32 	[%rd485+4], %r213;
	st.u32 	[%rd485], %r212;
$L__tmp7755:
	.loc	20 63 42
	add.s32 	%r40, %r39, 16;
$L__tmp7756:
	mov.u32 	%r630, %r40;
$L__tmp7757:
	bra.uni 	$L__BB27_45;
$L__tmp7758:

$L__BB27_47:
	.loc	20 65 5
	ld.f32 	%f187, [%SP+3744];
	ld.f32 	%f188, [%SP+3748];
	ld.f32 	%f189, [%SP+3752];
	ld.f32 	%f190, [%SP+3756];
$L__tmp7759:
	.loc	20 196 12
	st.f32 	[%rd17+12], %f190;
	st.f32 	[%rd17+8], %f189;
	st.f32 	[%rd17+4], %f188;
	st.f32 	[%rd17], %f187;
	.loc	20 199 5
	setp.gt.f32 	%p55, %f10, 0f00000000;
	not.pred 	%p56, %p55;
	@%p56 bra 	$L__BB27_61;
	bra.uni 	$L__BB27_48;

$L__BB27_48:
$L__tmp7760:
	.loc	20 201 24
	mov.f32 	%f191, 0f3F800000;
	sub.f32 	%f11, %f191, %f10;
$L__tmp7761:
	.loc	20 202 9
	ld.u64 	%rd22, [%SP+3872];
	ld.u64 	%rd237, [%SP+3872];
	mov.b64 	%rd238, %rd237;
	st.u64 	[%SP+3712], %rd238;
	mov.f32 	%f192, %f11;
$L__tmp7762:
	.loc	20 202 32
	bra.uni	$L__tmp7763;
$L__tmp7763:
	.loc	20 45 5
	ld.u64 	%rd239, [%SP+3712];
	ld.f32 	%f193, [%rd239];
	mul.f32 	%f194, %f193, %f192;
	ld.u64 	%rd240, [%SP+3712];
	ld.f32 	%f195, [%rd240+4];
	mul.f32 	%f196, %f195, %f192;
	ld.u64 	%rd241, [%SP+3712];
	ld.f32 	%f197, [%rd241+8];
	mul.f32 	%f198, %f197, %f192;
	ld.u64 	%rd242, [%SP+3712];
	ld.f32 	%f199, [%rd242+12];
	mul.f32 	%f200, %f199, %f192;
$L__tmp7764:
	.loc	20 45 12
	{ // callseq 482, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f194;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f196;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f198;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f200;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f201, %f202, %f203, %f204}, [retval0+0];
	} // callseq 482
$L__tmp7765:
	.loc	20 202 32
	st.f32 	[%SP+3900], %f204;
	st.f32 	[%SP+3896], %f203;
	st.f32 	[%SP+3892], %f202;
	st.f32 	[%SP+3888], %f201;
	ld.u64 	%rd243, [%SP+3880];
	add.s64 	%rd23, %rd243, 64;
$L__tmp7766:
	.loc	20 202 76
	bra.uni	$L__tmp7767;
$L__tmp7767:
	.loc	20 63 18
	mov.u32 	%r172, 0;
	mov.b32 	%r41, %r172;
$L__tmp7768:
	.loc	20 63 5
	mov.u32 	%r631, %r41;
$L__tmp7769:
	bra.uni 	$L__BB27_49;

$L__BB27_49:
	mov.u32 	%r42, %r631;
$L__tmp7770:
	cvt.s64.s32 	%rd244, %r42;
	setp.lt.u64 	%p57, %rd244, 16;
	not.pred 	%p58, %p57;
	@%p58 bra 	$L__BB27_51;
	bra.uni 	$L__BB27_50;

$L__BB27_50:
$L__tmp7771:
	.loc	20 64 9
	cvt.s64.s32 	%rd476, %r42;
	add.u64 	%rd477, %SP, 3696;
	add.s64 	%rd478, %rd477, %rd476;
	cvt.s64.s32 	%rd479, %r42;
	add.s64 	%rd474, %rd23, %rd479;
$L__tmp7772:
	.loc	20 64 40
	bra.uni	$L__tmp7773;
$L__tmp7773:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd473, %rd474;
	// end inline asm
$L__tmp7774:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r200,%r201,%r202,%r203}, [%rd473];
	// end inline asm
	st.u32 	[%SP+3680], %r200;
	st.u32 	[%SP+3684], %r201;
	st.u32 	[%SP+3688], %r202;
	st.u32 	[%SP+3692], %r203;
	.loc	20 56 5
	ld.u32 	%r204, [%SP+3680];
	ld.u32 	%r205, [%SP+3684];
	ld.u32 	%r206, [%SP+3688];
	ld.u32 	%r207, [%SP+3692];
$L__tmp7775:
	.loc	20 64 40
	st.u32 	[%rd478+12], %r207;
	st.u32 	[%rd478+8], %r206;
	st.u32 	[%rd478+4], %r205;
	st.u32 	[%rd478], %r204;
$L__tmp7776:
	.loc	20 63 42
	add.s32 	%r43, %r42, 16;
$L__tmp7777:
	mov.u32 	%r631, %r43;
$L__tmp7778:
	bra.uni 	$L__BB27_49;
$L__tmp7779:

$L__BB27_51:
	.loc	20 65 5
	ld.f32 	%f205, [%SP+3696];
	ld.f32 	%f206, [%SP+3700];
	ld.f32 	%f207, [%SP+3704];
	ld.f32 	%f208, [%SP+3708];
$L__tmp7780:
	.loc	20 202 76
	st.f32 	[%SP+3932], %f208;
	st.f32 	[%SP+3928], %f207;
	st.f32 	[%SP+3924], %f206;
	st.f32 	[%SP+3920], %f205;
	add.u64 	%rd245, %SP, 3920;
	mov.b64 	%rd246, %rd245;
	st.u64 	[%SP+3672], %rd246;
	mov.f32 	%f209, %f10;
$L__tmp7781:
	.loc	20 202 60
	bra.uni	$L__tmp7782;
$L__tmp7782:
	.loc	20 45 5
	ld.u64 	%rd247, [%SP+3672];
	ld.f32 	%f210, [%rd247];
	mul.f32 	%f211, %f210, %f209;
	ld.u64 	%rd248, [%SP+3672];
	ld.f32 	%f212, [%rd248+4];
	mul.f32 	%f213, %f212, %f209;
	ld.u64 	%rd249, [%SP+3672];
	ld.f32 	%f214, [%rd249+8];
	mul.f32 	%f215, %f214, %f209;
	ld.u64 	%rd250, [%SP+3672];
	ld.f32 	%f216, [%rd250+12];
	mul.f32 	%f217, %f216, %f209;
$L__tmp7783:
	.loc	20 45 12
	{ // callseq 483, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f211;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f213;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f215;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f217;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f218, %f219, %f220, %f221}, [retval0+0];
	} // callseq 483
$L__tmp7784:
	.loc	20 202 60
	st.f32 	[%SP+3916], %f221;
	st.f32 	[%SP+3912], %f220;
	st.f32 	[%SP+3908], %f219;
	st.f32 	[%SP+3904], %f218;
	add.u64 	%rd251, %SP, 3888;
	mov.b64 	%rd252, %rd251;
	st.u64 	[%SP+3656], %rd252;
	add.u64 	%rd253, %SP, 3904;
	mov.b64 	%rd254, %rd253;
	st.u64 	[%SP+3664], %rd254;
	.loc	20 202 16
	bra.uni	$L__tmp7785;
$L__tmp7785:
	.loc	20 40 5
	ld.u64 	%rd255, [%SP+3656];
	ld.f32 	%f222, [%rd255];
	ld.u64 	%rd256, [%SP+3664];
	ld.f32 	%f223, [%rd256];
	add.f32 	%f224, %f222, %f223;
	ld.u64 	%rd257, [%SP+3656];
	ld.f32 	%f225, [%rd257+4];
	ld.u64 	%rd258, [%SP+3664];
	ld.f32 	%f226, [%rd258+4];
	add.f32 	%f227, %f225, %f226;
	ld.u64 	%rd259, [%SP+3656];
	ld.f32 	%f228, [%rd259+8];
	ld.u64 	%rd260, [%SP+3664];
	ld.f32 	%f229, [%rd260+8];
	add.f32 	%f230, %f228, %f229;
	ld.u64 	%rd261, [%SP+3656];
	ld.f32 	%f231, [%rd261+12];
	ld.u64 	%rd262, [%SP+3664];
	ld.f32 	%f232, [%rd262+12];
	add.f32 	%f233, %f231, %f232;
$L__tmp7786:
	.loc	20 40 12
	{ // callseq 484, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f224;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f227;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f230;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f233;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f234, %f235, %f236, %f237}, [retval0+0];
	} // callseq 484
$L__tmp7787:
	.loc	20 202 16
	st.f32 	[%rd22+12], %f237;
	st.f32 	[%rd22+8], %f236;
	st.f32 	[%rd22+4], %f235;
	st.f32 	[%rd22], %f234;
	mov.b64 	%rd263, %rd15;
	st.u64 	[%SP+3648], %rd263;
	mov.f32 	%f238, %f11;
$L__tmp7788:
	.loc	20 203 32
	bra.uni	$L__tmp7789;
$L__tmp7789:
	.loc	20 45 5
	ld.u64 	%rd264, [%SP+3648];
	ld.f32 	%f239, [%rd264];
	mul.f32 	%f240, %f239, %f238;
	ld.u64 	%rd265, [%SP+3648];
	ld.f32 	%f241, [%rd265+4];
	mul.f32 	%f242, %f241, %f238;
	ld.u64 	%rd266, [%SP+3648];
	ld.f32 	%f243, [%rd266+8];
	mul.f32 	%f244, %f243, %f238;
	ld.u64 	%rd267, [%SP+3648];
	ld.f32 	%f245, [%rd267+12];
	mul.f32 	%f246, %f245, %f238;
$L__tmp7790:
	.loc	20 45 12
	{ // callseq 485, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f240;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f242;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f244;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f246;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f247, %f248, %f249, %f250}, [retval0+0];
	} // callseq 485
$L__tmp7791:
	.loc	20 203 32
	st.f32 	[%SP+3948], %f250;
	st.f32 	[%SP+3944], %f249;
	st.f32 	[%SP+3940], %f248;
	st.f32 	[%SP+3936], %f247;
	ld.u64 	%rd268, [%SP+3880];
	add.s64 	%rd24, %rd268, 80;
$L__tmp7792:
	.loc	20 203 76
	bra.uni	$L__tmp7793;
$L__tmp7793:
	.loc	20 63 18
	mov.u32 	%r173, 0;
	mov.b32 	%r44, %r173;
$L__tmp7794:
	.loc	20 63 5
	mov.u32 	%r632, %r44;
$L__tmp7795:
	bra.uni 	$L__BB27_52;

$L__BB27_52:
	mov.u32 	%r45, %r632;
$L__tmp7796:
	cvt.s64.s32 	%rd269, %r45;
	setp.lt.u64 	%p59, %rd269, 16;
	not.pred 	%p60, %p59;
	@%p60 bra 	$L__BB27_54;
	bra.uni 	$L__BB27_53;

$L__BB27_53:
$L__tmp7797:
	.loc	20 64 9
	cvt.s64.s32 	%rd469, %r45;
	add.u64 	%rd470, %SP, 3632;
	add.s64 	%rd471, %rd470, %rd469;
	cvt.s64.s32 	%rd472, %r45;
	add.s64 	%rd467, %rd24, %rd472;
$L__tmp7798:
	.loc	20 64 40
	bra.uni	$L__tmp7799;
$L__tmp7799:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd466, %rd467;
	// end inline asm
$L__tmp7800:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r192,%r193,%r194,%r195}, [%rd466];
	// end inline asm
	st.u32 	[%SP+3616], %r192;
	st.u32 	[%SP+3620], %r193;
	st.u32 	[%SP+3624], %r194;
	st.u32 	[%SP+3628], %r195;
	.loc	20 56 5
	ld.u32 	%r196, [%SP+3616];
	ld.u32 	%r197, [%SP+3620];
	ld.u32 	%r198, [%SP+3624];
	ld.u32 	%r199, [%SP+3628];
$L__tmp7801:
	.loc	20 64 40
	st.u32 	[%rd471+12], %r199;
	st.u32 	[%rd471+8], %r198;
	st.u32 	[%rd471+4], %r197;
	st.u32 	[%rd471], %r196;
$L__tmp7802:
	.loc	20 63 42
	add.s32 	%r46, %r45, 16;
$L__tmp7803:
	mov.u32 	%r632, %r46;
$L__tmp7804:
	bra.uni 	$L__BB27_52;
$L__tmp7805:

$L__BB27_54:
	.loc	20 65 5
	ld.f32 	%f251, [%SP+3632];
	ld.f32 	%f252, [%SP+3636];
	ld.f32 	%f253, [%SP+3640];
	ld.f32 	%f254, [%SP+3644];
$L__tmp7806:
	.loc	20 203 76
	st.f32 	[%SP+3980], %f254;
	st.f32 	[%SP+3976], %f253;
	st.f32 	[%SP+3972], %f252;
	st.f32 	[%SP+3968], %f251;
	add.u64 	%rd270, %SP, 3968;
	mov.b64 	%rd271, %rd270;
	st.u64 	[%SP+3608], %rd271;
	mov.f32 	%f255, %f10;
$L__tmp7807:
	.loc	20 203 60
	bra.uni	$L__tmp7808;
$L__tmp7808:
	.loc	20 45 5
	ld.u64 	%rd272, [%SP+3608];
	ld.f32 	%f256, [%rd272];
	mul.f32 	%f257, %f256, %f255;
	ld.u64 	%rd273, [%SP+3608];
	ld.f32 	%f258, [%rd273+4];
	mul.f32 	%f259, %f258, %f255;
	ld.u64 	%rd274, [%SP+3608];
	ld.f32 	%f260, [%rd274+8];
	mul.f32 	%f261, %f260, %f255;
	ld.u64 	%rd275, [%SP+3608];
	ld.f32 	%f262, [%rd275+12];
	mul.f32 	%f263, %f262, %f255;
$L__tmp7809:
	.loc	20 45 12
	{ // callseq 486, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f257;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f259;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f261;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f263;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f264, %f265, %f266, %f267}, [retval0+0];
	} // callseq 486
$L__tmp7810:
	.loc	20 203 60
	st.f32 	[%SP+3964], %f267;
	st.f32 	[%SP+3960], %f266;
	st.f32 	[%SP+3956], %f265;
	st.f32 	[%SP+3952], %f264;
	add.u64 	%rd276, %SP, 3936;
	mov.b64 	%rd277, %rd276;
	st.u64 	[%SP+3592], %rd277;
	add.u64 	%rd278, %SP, 3952;
	mov.b64 	%rd279, %rd278;
	st.u64 	[%SP+3600], %rd279;
	.loc	20 203 16
	bra.uni	$L__tmp7811;
$L__tmp7811:
	.loc	20 40 5
	ld.u64 	%rd280, [%SP+3592];
	ld.f32 	%f268, [%rd280];
	ld.u64 	%rd281, [%SP+3600];
	ld.f32 	%f269, [%rd281];
	add.f32 	%f270, %f268, %f269;
	ld.u64 	%rd282, [%SP+3592];
	ld.f32 	%f271, [%rd282+4];
	ld.u64 	%rd283, [%SP+3600];
	ld.f32 	%f272, [%rd283+4];
	add.f32 	%f273, %f271, %f272;
	ld.u64 	%rd284, [%SP+3592];
	ld.f32 	%f274, [%rd284+8];
	ld.u64 	%rd285, [%SP+3600];
	ld.f32 	%f275, [%rd285+8];
	add.f32 	%f276, %f274, %f275;
	ld.u64 	%rd286, [%SP+3592];
	ld.f32 	%f277, [%rd286+12];
	ld.u64 	%rd287, [%SP+3600];
	ld.f32 	%f278, [%rd287+12];
	add.f32 	%f279, %f277, %f278;
$L__tmp7812:
	.loc	20 40 12
	{ // callseq 487, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f270;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f273;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f276;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f279;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f280, %f281, %f282, %f283}, [retval0+0];
	} // callseq 487
$L__tmp7813:
	.loc	20 203 16
	st.f32 	[%rd15+12], %f283;
	st.f32 	[%rd15+8], %f282;
	st.f32 	[%rd15+4], %f281;
	st.f32 	[%rd15], %f280;
	mov.b64 	%rd288, %rd16;
	st.u64 	[%SP+3584], %rd288;
	mov.f32 	%f284, %f11;
$L__tmp7814:
	.loc	20 204 32
	bra.uni	$L__tmp7815;
$L__tmp7815:
	.loc	20 45 5
	ld.u64 	%rd289, [%SP+3584];
	ld.f32 	%f285, [%rd289];
	mul.f32 	%f286, %f285, %f284;
	ld.u64 	%rd290, [%SP+3584];
	ld.f32 	%f287, [%rd290+4];
	mul.f32 	%f288, %f287, %f284;
	ld.u64 	%rd291, [%SP+3584];
	ld.f32 	%f289, [%rd291+8];
	mul.f32 	%f290, %f289, %f284;
	ld.u64 	%rd292, [%SP+3584];
	ld.f32 	%f291, [%rd292+12];
	mul.f32 	%f292, %f291, %f284;
$L__tmp7816:
	.loc	20 45 12
	{ // callseq 488, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f286;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f288;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f290;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f292;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f293, %f294, %f295, %f296}, [retval0+0];
	} // callseq 488
$L__tmp7817:
	.loc	20 204 32
	st.f32 	[%SP+3996], %f296;
	st.f32 	[%SP+3992], %f295;
	st.f32 	[%SP+3988], %f294;
	st.f32 	[%SP+3984], %f293;
	ld.u64 	%rd293, [%SP+3880];
	add.s64 	%rd25, %rd293, 96;
$L__tmp7818:
	.loc	20 204 76
	bra.uni	$L__tmp7819;
$L__tmp7819:
	.loc	20 63 18
	mov.u32 	%r174, 0;
	mov.b32 	%r47, %r174;
$L__tmp7820:
	.loc	20 63 5
	mov.u32 	%r633, %r47;
$L__tmp7821:
	bra.uni 	$L__BB27_55;

$L__BB27_55:
	mov.u32 	%r48, %r633;
$L__tmp7822:
	cvt.s64.s32 	%rd294, %r48;
	setp.lt.u64 	%p61, %rd294, 16;
	not.pred 	%p62, %p61;
	@%p62 bra 	$L__BB27_57;
	bra.uni 	$L__BB27_56;

$L__BB27_56:
$L__tmp7823:
	.loc	20 64 9
	cvt.s64.s32 	%rd462, %r48;
	add.u64 	%rd463, %SP, 3568;
	add.s64 	%rd464, %rd463, %rd462;
	cvt.s64.s32 	%rd465, %r48;
	add.s64 	%rd460, %rd25, %rd465;
$L__tmp7824:
	.loc	20 64 40
	bra.uni	$L__tmp7825;
$L__tmp7825:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd459, %rd460;
	// end inline asm
$L__tmp7826:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r184,%r185,%r186,%r187}, [%rd459];
	// end inline asm
	st.u32 	[%SP+3552], %r184;
	st.u32 	[%SP+3556], %r185;
	st.u32 	[%SP+3560], %r186;
	st.u32 	[%SP+3564], %r187;
	.loc	20 56 5
	ld.u32 	%r188, [%SP+3552];
	ld.u32 	%r189, [%SP+3556];
	ld.u32 	%r190, [%SP+3560];
	ld.u32 	%r191, [%SP+3564];
$L__tmp7827:
	.loc	20 64 40
	st.u32 	[%rd464+12], %r191;
	st.u32 	[%rd464+8], %r190;
	st.u32 	[%rd464+4], %r189;
	st.u32 	[%rd464], %r188;
$L__tmp7828:
	.loc	20 63 42
	add.s32 	%r49, %r48, 16;
$L__tmp7829:
	mov.u32 	%r633, %r49;
$L__tmp7830:
	bra.uni 	$L__BB27_55;
$L__tmp7831:

$L__BB27_57:
	.loc	20 65 5
	ld.f32 	%f297, [%SP+3568];
	ld.f32 	%f298, [%SP+3572];
	ld.f32 	%f299, [%SP+3576];
	ld.f32 	%f300, [%SP+3580];
$L__tmp7832:
	.loc	20 204 76
	st.f32 	[%SP+4028], %f300;
	st.f32 	[%SP+4024], %f299;
	st.f32 	[%SP+4020], %f298;
	st.f32 	[%SP+4016], %f297;
	add.u64 	%rd295, %SP, 4016;
	mov.b64 	%rd296, %rd295;
	st.u64 	[%SP+3544], %rd296;
	mov.f32 	%f301, %f10;
$L__tmp7833:
	.loc	20 204 60
	bra.uni	$L__tmp7834;
$L__tmp7834:
	.loc	20 45 5
	ld.u64 	%rd297, [%SP+3544];
	ld.f32 	%f302, [%rd297];
	mul.f32 	%f303, %f302, %f301;
	ld.u64 	%rd298, [%SP+3544];
	ld.f32 	%f304, [%rd298+4];
	mul.f32 	%f305, %f304, %f301;
	ld.u64 	%rd299, [%SP+3544];
	ld.f32 	%f306, [%rd299+8];
	mul.f32 	%f307, %f306, %f301;
	ld.u64 	%rd300, [%SP+3544];
	ld.f32 	%f308, [%rd300+12];
	mul.f32 	%f309, %f308, %f301;
$L__tmp7835:
	.loc	20 45 12
	{ // callseq 489, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f303;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f305;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f307;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f309;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f310, %f311, %f312, %f313}, [retval0+0];
	} // callseq 489
$L__tmp7836:
	.loc	20 204 60
	st.f32 	[%SP+4012], %f313;
	st.f32 	[%SP+4008], %f312;
	st.f32 	[%SP+4004], %f311;
	st.f32 	[%SP+4000], %f310;
	add.u64 	%rd301, %SP, 3984;
	mov.b64 	%rd302, %rd301;
	st.u64 	[%SP+3528], %rd302;
	add.u64 	%rd303, %SP, 4000;
	mov.b64 	%rd304, %rd303;
	st.u64 	[%SP+3536], %rd304;
	.loc	20 204 16
	bra.uni	$L__tmp7837;
$L__tmp7837:
	.loc	20 40 5
	ld.u64 	%rd305, [%SP+3528];
	ld.f32 	%f314, [%rd305];
	ld.u64 	%rd306, [%SP+3536];
	ld.f32 	%f315, [%rd306];
	add.f32 	%f316, %f314, %f315;
	ld.u64 	%rd307, [%SP+3528];
	ld.f32 	%f317, [%rd307+4];
	ld.u64 	%rd308, [%SP+3536];
	ld.f32 	%f318, [%rd308+4];
	add.f32 	%f319, %f317, %f318;
	ld.u64 	%rd309, [%SP+3528];
	ld.f32 	%f320, [%rd309+8];
	ld.u64 	%rd310, [%SP+3536];
	ld.f32 	%f321, [%rd310+8];
	add.f32 	%f322, %f320, %f321;
	ld.u64 	%rd311, [%SP+3528];
	ld.f32 	%f323, [%rd311+12];
	ld.u64 	%rd312, [%SP+3536];
	ld.f32 	%f324, [%rd312+12];
	add.f32 	%f325, %f323, %f324;
$L__tmp7838:
	.loc	20 40 12
	{ // callseq 490, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f316;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f319;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f322;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f325;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f326, %f327, %f328, %f329}, [retval0+0];
	} // callseq 490
$L__tmp7839:
	.loc	20 204 16
	st.f32 	[%rd16+12], %f329;
	st.f32 	[%rd16+8], %f328;
	st.f32 	[%rd16+4], %f327;
	st.f32 	[%rd16], %f326;
	mov.b64 	%rd313, %rd17;
	st.u64 	[%SP+3520], %rd313;
	mov.f32 	%f330, %f11;
$L__tmp7840:
	.loc	20 205 32
	bra.uni	$L__tmp7841;
$L__tmp7841:
	.loc	20 45 5
	ld.u64 	%rd314, [%SP+3520];
	ld.f32 	%f331, [%rd314];
	mul.f32 	%f332, %f331, %f330;
	ld.u64 	%rd315, [%SP+3520];
	ld.f32 	%f333, [%rd315+4];
	mul.f32 	%f334, %f333, %f330;
	ld.u64 	%rd316, [%SP+3520];
	ld.f32 	%f335, [%rd316+8];
	mul.f32 	%f336, %f335, %f330;
	ld.u64 	%rd317, [%SP+3520];
	ld.f32 	%f337, [%rd317+12];
	mul.f32 	%f338, %f337, %f330;
$L__tmp7842:
	.loc	20 45 12
	{ // callseq 491, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f332;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f334;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f336;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f338;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f339, %f340, %f341, %f342}, [retval0+0];
	} // callseq 491
$L__tmp7843:
	.loc	20 205 32
	st.f32 	[%SP+4044], %f342;
	st.f32 	[%SP+4040], %f341;
	st.f32 	[%SP+4036], %f340;
	st.f32 	[%SP+4032], %f339;
	ld.u64 	%rd318, [%SP+3880];
	add.s64 	%rd26, %rd318, 112;
$L__tmp7844:
	.loc	20 205 76
	bra.uni	$L__tmp7845;
$L__tmp7845:
	.loc	20 63 18
	mov.u32 	%r175, 0;
	mov.b32 	%r50, %r175;
$L__tmp7846:
	.loc	20 63 5
	mov.u32 	%r634, %r50;
$L__tmp7847:
	bra.uni 	$L__BB27_58;

$L__BB27_58:
	mov.u32 	%r51, %r634;
$L__tmp7848:
	cvt.s64.s32 	%rd319, %r51;
	setp.lt.u64 	%p63, %rd319, 16;
	not.pred 	%p64, %p63;
	@%p64 bra 	$L__BB27_60;
	bra.uni 	$L__BB27_59;

$L__BB27_59:
$L__tmp7849:
	.loc	20 64 9
	cvt.s64.s32 	%rd455, %r51;
	add.u64 	%rd456, %SP, 3504;
	add.s64 	%rd457, %rd456, %rd455;
	cvt.s64.s32 	%rd458, %r51;
	add.s64 	%rd453, %rd26, %rd458;
$L__tmp7850:
	.loc	20 64 40
	bra.uni	$L__tmp7851;
$L__tmp7851:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd452, %rd453;
	// end inline asm
$L__tmp7852:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r176,%r177,%r178,%r179}, [%rd452];
	// end inline asm
	st.u32 	[%SP+3488], %r176;
	st.u32 	[%SP+3492], %r177;
	st.u32 	[%SP+3496], %r178;
	st.u32 	[%SP+3500], %r179;
	.loc	20 56 5
	ld.u32 	%r180, [%SP+3488];
	ld.u32 	%r181, [%SP+3492];
	ld.u32 	%r182, [%SP+3496];
	ld.u32 	%r183, [%SP+3500];
$L__tmp7853:
	.loc	20 64 40
	st.u32 	[%rd457+12], %r183;
	st.u32 	[%rd457+8], %r182;
	st.u32 	[%rd457+4], %r181;
	st.u32 	[%rd457], %r180;
$L__tmp7854:
	.loc	20 63 42
	add.s32 	%r52, %r51, 16;
$L__tmp7855:
	mov.u32 	%r634, %r52;
$L__tmp7856:
	bra.uni 	$L__BB27_58;
$L__tmp7857:

$L__BB27_60:
	.loc	20 65 5
	ld.f32 	%f343, [%SP+3504];
	ld.f32 	%f344, [%SP+3508];
	ld.f32 	%f345, [%SP+3512];
	ld.f32 	%f346, [%SP+3516];
$L__tmp7858:
	.loc	20 205 76
	st.f32 	[%SP+4076], %f346;
	st.f32 	[%SP+4072], %f345;
	st.f32 	[%SP+4068], %f344;
	st.f32 	[%SP+4064], %f343;
	add.u64 	%rd320, %SP, 4064;
	mov.b64 	%rd321, %rd320;
	st.u64 	[%SP+3472], %rd321;
	mov.f32 	%f347, %f10;
$L__tmp7859:
	.loc	20 205 60
	bra.uni	$L__tmp7860;
$L__tmp7860:
	.loc	20 45 5
	ld.u64 	%rd322, [%SP+3472];
	ld.f32 	%f348, [%rd322];
	mul.f32 	%f349, %f348, %f347;
	ld.u64 	%rd323, [%SP+3472];
	ld.f32 	%f350, [%rd323+4];
	mul.f32 	%f351, %f350, %f347;
	ld.u64 	%rd324, [%SP+3472];
	ld.f32 	%f352, [%rd324+8];
	mul.f32 	%f353, %f352, %f347;
	ld.u64 	%rd325, [%SP+3472];
	ld.f32 	%f354, [%rd325+12];
	mul.f32 	%f355, %f354, %f347;
$L__tmp7861:
	.loc	20 45 12
	{ // callseq 492, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f349;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f351;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f353;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f355;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f356, %f357, %f358, %f359}, [retval0+0];
	} // callseq 492
$L__tmp7862:
	.loc	20 205 60
	st.f32 	[%SP+4060], %f359;
	st.f32 	[%SP+4056], %f358;
	st.f32 	[%SP+4052], %f357;
	st.f32 	[%SP+4048], %f356;
	add.u64 	%rd326, %SP, 4032;
	mov.b64 	%rd327, %rd326;
	st.u64 	[%SP+3456], %rd327;
	add.u64 	%rd328, %SP, 4048;
	mov.b64 	%rd329, %rd328;
	st.u64 	[%SP+3464], %rd329;
	.loc	20 205 16
	bra.uni	$L__tmp7863;
$L__tmp7863:
	.loc	20 40 5
	ld.u64 	%rd330, [%SP+3456];
	ld.f32 	%f360, [%rd330];
	ld.u64 	%rd331, [%SP+3464];
	ld.f32 	%f361, [%rd331];
	add.f32 	%f362, %f360, %f361;
	ld.u64 	%rd332, [%SP+3456];
	ld.f32 	%f363, [%rd332+4];
	ld.u64 	%rd333, [%SP+3464];
	ld.f32 	%f364, [%rd333+4];
	add.f32 	%f365, %f363, %f364;
	ld.u64 	%rd334, [%SP+3456];
	ld.f32 	%f366, [%rd334+8];
	ld.u64 	%rd335, [%SP+3464];
	ld.f32 	%f367, [%rd335+8];
	add.f32 	%f368, %f366, %f367;
	ld.u64 	%rd336, [%SP+3456];
	ld.f32 	%f369, [%rd336+12];
	ld.u64 	%rd337, [%SP+3464];
	ld.f32 	%f370, [%rd337+12];
	add.f32 	%f371, %f369, %f370;
$L__tmp7864:
	.loc	20 40 12
	{ // callseq 493, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f362;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f365;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f368;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f371;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f372, %f373, %f374, %f375}, [retval0+0];
	} // callseq 493
$L__tmp7865:
	.loc	20 205 16
	st.f32 	[%rd17+12], %f375;
	st.f32 	[%rd17+8], %f374;
	st.f32 	[%rd17+4], %f373;
	st.f32 	[%rd17], %f372;
	.loc	20 207 26
	ld.f32 	%f376, [%rd16+4];
	ld.f32 	%f377, [%rd16+4];
	mul.f32 	%f378, %f376, %f377;
	ld.f32 	%f379, [%rd16+8];
	ld.f32 	%f380, [%rd16+8];
	mul.f32 	%f381, %f379, %f380;
	add.f32 	%f382, %f378, %f381;
	ld.f32 	%f383, [%rd16+12];
	ld.f32 	%f384, [%rd16+12];
	mul.f32 	%f385, %f383, %f384;
	add.f32 	%f386, %f382, %f385;
	ld.f32 	%f387, [%rd17];
	ld.f32 	%f388, [%rd17];
	mul.f32 	%f389, %f387, %f388;
	add.f32 	%f390, %f386, %f389;
	.loc	20 207 34
	{ // callseq 494, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f390;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZSt4sqrtf, 
	(
	param0
	);
	ld.param.f32 	%f391, [retval0+0];
	} // callseq 494
	rcp.rn.f32 	%f392, %f391;
$L__tmp7866:
	.loc	20 208 9
	ld.f32 	%f393, [%rd16+4];
	mul.f32 	%f394, %f393, %f392;
	st.f32 	[%rd16+4], %f394;
	.loc	20 209 9
	ld.f32 	%f395, [%rd16+8];
	mul.f32 	%f396, %f395, %f392;
	st.f32 	[%rd16+8], %f396;
	.loc	20 210 9
	ld.f32 	%f397, [%rd16+12];
	mul.f32 	%f398, %f397, %f392;
	st.f32 	[%rd16+12], %f398;
	.loc	20 211 9
	ld.f32 	%f399, [%rd17];
	mul.f32 	%f400, %f399, %f392;
	st.f32 	[%rd17], %f400;
	bra.uni 	$L__BB27_61;
$L__tmp7867:

$L__BB27_61:
	.loc	20 269 18
	ld.f32 	%f401, [%SP+4336];
	st.f32 	[%SP+4400], %f401;
	ld.f32 	%f402, [%SP+4340];
	st.f32 	[%SP+4404], %f402;
	ld.f32 	%f403, [%SP+4344];
	st.f32 	[%SP+4408], %f403;
	ld.f32 	%f404, [%SP+4348];
	st.f32 	[%SP+4412], %f404;
	ld.f32 	%f405, [%SP+4352];
	st.f32 	[%SP+4416], %f405;
	add.u64 	%rd338, %SP, 4336;
	add.s64 	%rd339, %rd338, 16;
	ld.f32 	%f406, [%rd339+4];
	st.f32 	[%SP+4420], %f406;
	add.s64 	%rd340, %rd338, 16;
	ld.f32 	%f407, [%rd340+8];
	st.f32 	[%SP+4424], %f407;
	add.s64 	%rd341, %rd338, 16;
	ld.f32 	%f408, [%rd341+12];
	st.f32 	[%SP+4428], %f408;
	ld.f32 	%f409, [%SP+4368];
	st.f32 	[%SP+4432], %f409;
	add.s64 	%rd342, %rd338, 32;
	ld.f32 	%f410, [%rd342+4];
	st.f32 	[%SP+4436], %f410;
	add.s64 	%rd343, %rd338, 32;
	ld.f32 	%f411, [%rd343+8];
	st.f32 	[%SP+4440], %f411;
	add.s64 	%rd344, %rd338, 32;
	ld.f32 	%f412, [%rd344+12];
	st.f32 	[%SP+4444], %f412;
	ld.f32 	%f413, [%SP+4384];
	st.f32 	[%SP+4448], %f413;
	add.s64 	%rd345, %rd338, 48;
	ld.f32 	%f414, [%rd345+4];
	st.f32 	[%SP+4452], %f414;
	add.s64 	%rd346, %rd338, 48;
	ld.f32 	%f415, [%rd346+8];
	st.f32 	[%SP+4456], %f415;
	add.s64 	%rd347, %rd338, 48;
	ld.f32 	%f416, [%rd347+12];
	st.f32 	[%SP+4460], %f416;
	.loc	20 273 5
	ld.u64 	%rd348, [%SP+4280];
	ld.u64 	%rd349, [%SP+4288];
	ld.u64 	%rd350, [%SP+4296];
	mov.b64 	%rd351, %rd348;
	st.u64 	[%SP+3392], %rd351;
	mov.b64 	%rd352, %rd349;
	st.u64 	[%SP+3400], %rd352;
	mov.b64 	%rd353, %rd350;
	st.u64 	[%SP+3408], %rd353;
	add.u64 	%rd354, %SP, 4400;
	mov.b64 	%rd355, %rd354;
	st.u64 	[%SP+3416], %rd355;
	.loc	20 273 5
	bra.uni	$L__tmp7868;
$L__tmp7868:
	.loc	20 84 18
	ld.u64 	%rd356, [%SP+3416];
	ld.f32 	%f417, [%rd356+36];
	st.f32 	[%SP+3424], %f417;
	ld.u64 	%rd357, [%SP+3416];
	ld.f32 	%f418, [%rd357+40];
	st.f32 	[%SP+3428], %f418;
	ld.u64 	%rd358, [%SP+3416];
	ld.f32 	%f419, [%rd358+44];
	st.f32 	[%SP+3432], %f419;
	ld.u64 	%rd359, [%SP+3416];
	ld.f32 	%f420, [%rd359+48];
	st.f32 	[%SP+3436], %f420;
	.loc	20 87 25
	ld.u64 	%rd360, [%SP+3416];
	ld.f32 	%f421, [%rd360+36];
	ld.u64 	%rd361, [%SP+3416];
	ld.f32 	%f422, [%rd361+36];
	mul.f32 	%f423, %f421, %f422;
	ld.u64 	%rd362, [%SP+3416];
	ld.f32 	%f424, [%rd362+40];
	ld.u64 	%rd363, [%SP+3416];
	ld.f32 	%f425, [%rd363+40];
	mul.f32 	%f426, %f424, %f425;
	add.f32 	%f427, %f423, %f426;
	ld.u64 	%rd364, [%SP+3416];
	ld.f32 	%f428, [%rd364+44];
	ld.u64 	%rd365, [%SP+3416];
	ld.f32 	%f429, [%rd365+44];
	mul.f32 	%f430, %f428, %f429;
	add.f32 	%f431, %f427, %f430;
	ld.u64 	%rd366, [%SP+3416];
	ld.f32 	%f432, [%rd366+48];
	ld.u64 	%rd367, [%SP+3416];
	ld.f32 	%f433, [%rd367+48];
	mul.f32 	%f434, %f432, %f433;
	add.f32 	%f435, %f431, %f434;
	rcp.rn.f32 	%f436, %f435;
$L__tmp7869:
	.loc	20 0 25
	add.u64 	%rd368, %SP, 3424;
	mov.b64 	%rd369, %rd368;
	st.u64 	[%SP+3384], %rd369;
	mov.f32 	%f437, %f436;
$L__tmp7870:
	.loc	20 88 23
	bra.uni	$L__tmp7871;
$L__tmp7871:
	.loc	20 45 5
	ld.u64 	%rd370, [%SP+3384];
	ld.f32 	%f438, [%rd370];
	mul.f32 	%f439, %f438, %f437;
	ld.u64 	%rd371, [%SP+3384];
	ld.f32 	%f440, [%rd371+4];
	mul.f32 	%f441, %f440, %f437;
	ld.u64 	%rd372, [%SP+3384];
	ld.f32 	%f442, [%rd372+8];
	mul.f32 	%f443, %f442, %f437;
	ld.u64 	%rd373, [%SP+3384];
	ld.f32 	%f444, [%rd373+12];
	mul.f32 	%f445, %f444, %f437;
$L__tmp7872:
	.loc	20 45 12
	{ // callseq 495, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f439;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f441;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f443;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f445;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f446, %f447, %f448, %f449}, [retval0+0];
	} // callseq 495
$L__tmp7873:
	.loc	20 88 23
	st.f32 	[%SP+3452], %f449;
	st.f32 	[%SP+3448], %f448;
	st.f32 	[%SP+3444], %f447;
	st.f32 	[%SP+3440], %f446;
	.loc	20 90 21
	ld.f32 	%f450, [%SP+3436];
	ld.f32 	%f451, [%SP+3452];
	mul.f32 	%f452, %f450, %f451;
$L__tmp7874:
	.loc	20 91 21
	ld.f32 	%f453, [%SP+3424];
	ld.f32 	%f454, [%SP+3440];
	mul.f32 	%f455, %f453, %f454;
$L__tmp7875:
	.loc	20 92 21
	ld.f32 	%f456, [%SP+3428];
	ld.f32 	%f457, [%SP+3444];
	mul.f32 	%f458, %f456, %f457;
$L__tmp7876:
	.loc	20 93 21
	ld.f32 	%f459, [%SP+3432];
	ld.f32 	%f460, [%SP+3448];
	mul.f32 	%f461, %f459, %f460;
$L__tmp7877:
	.loc	20 95 20
	ld.f32 	%f462, [%SP+3424];
	ld.f32 	%f463, [%SP+3444];
	mul.f32 	%f464, %f462, %f463;
$L__tmp7878:
	.loc	20 96 20
	ld.f32 	%f465, [%SP+3432];
	ld.f32 	%f466, [%SP+3452];
	mul.f32 	%f467, %f465, %f466;
$L__tmp7879:
	.loc	20 97 20
	ld.f32 	%f468, [%SP+3424];
	ld.f32 	%f469, [%SP+3448];
	mul.f32 	%f470, %f468, %f469;
$L__tmp7880:
	.loc	20 98 20
	ld.f32 	%f471, [%SP+3428];
	ld.f32 	%f472, [%SP+3452];
	mul.f32 	%f473, %f471, %f472;
$L__tmp7881:
	.loc	20 99 20
	ld.f32 	%f474, [%SP+3428];
	ld.f32 	%f475, [%SP+3448];
	mul.f32 	%f476, %f474, %f475;
$L__tmp7882:
	.loc	20 100 20
	ld.f32 	%f477, [%SP+3424];
	ld.f32 	%f478, [%SP+3452];
	mul.f32 	%f479, %f477, %f478;
$L__tmp7883:
	.loc	20 102 5
	sub.f32 	%f480, %f455, %f458;
	sub.f32 	%f481, %f480, %f461;
	add.f32 	%f482, %f481, %f452;
	ld.u64 	%rd374, [%SP+3392];
	st.f32 	[%rd374], %f482;
	.loc	20 103 5
	sub.f32 	%f483, %f464, %f467;
	mul.f32 	%f484, %f483, 0f40000000;
	ld.u64 	%rd375, [%SP+3392];
	st.f32 	[%rd375+4], %f484;
	.loc	20 104 5
	add.f32 	%f485, %f470, %f473;
	mul.f32 	%f486, %f485, 0f40000000;
	ld.u64 	%rd376, [%SP+3392];
	st.f32 	[%rd376+8], %f486;
	.loc	20 106 5
	add.f32 	%f487, %f464, %f467;
	mul.f32 	%f488, %f487, 0f40000000;
	ld.u64 	%rd377, [%SP+3400];
	st.f32 	[%rd377], %f488;
	.loc	20 107 5
	neg.f32 	%f489, %f455;
	add.f32 	%f490, %f489, %f458;
	sub.f32 	%f491, %f490, %f461;
	add.f32 	%f492, %f491, %f452;
	ld.u64 	%rd378, [%SP+3400];
	st.f32 	[%rd378+4], %f492;
	.loc	20 108 5
	sub.f32 	%f493, %f476, %f479;
	mul.f32 	%f494, %f493, 0f40000000;
	ld.u64 	%rd379, [%SP+3400];
	st.f32 	[%rd379+8], %f494;
	.loc	20 110 5
	sub.f32 	%f495, %f470, %f473;
	mul.f32 	%f496, %f495, 0f40000000;
	ld.u64 	%rd380, [%SP+3408];
	st.f32 	[%rd380], %f496;
	.loc	20 111 5
	add.f32 	%f497, %f476, %f479;
	mul.f32 	%f498, %f497, 0f40000000;
	ld.u64 	%rd381, [%SP+3408];
	st.f32 	[%rd381+4], %f498;
	.loc	20 112 5
	neg.f32 	%f499, %f455;
	sub.f32 	%f500, %f499, %f458;
	add.f32 	%f501, %f500, %f461;
	add.f32 	%f502, %f501, %f452;
	ld.u64 	%rd382, [%SP+3408];
	st.f32 	[%rd382+8], %f502;
	.loc	20 114 5
	ld.u64 	%rd383, [%SP+3392];
	ld.f32 	%f503, [%rd383];
	ld.u64 	%rd384, [%SP+3416];
	ld.f32 	%f504, [%rd384+12];
	mul.f32 	%f505, %f503, %f504;
	ld.u64 	%rd385, [%SP+3392];
	ld.f32 	%f506, [%rd385+4];
	ld.u64 	%rd386, [%SP+3416];
	ld.f32 	%f507, [%rd386+24];
	mul.f32 	%f508, %f506, %f507;
	add.f32 	%f509, %f505, %f508;
	ld.u64 	%rd387, [%SP+3392];
	ld.f32 	%f510, [%rd387+8];
	ld.u64 	%rd388, [%SP+3416];
	ld.f32 	%f511, [%rd388+32];
	mul.f32 	%f512, %f510, %f511;
	add.f32 	%f513, %f509, %f512;
	ld.u64 	%rd389, [%SP+3416];
	ld.f32 	%f514, [%rd389+52];
	add.f32 	%f515, %f513, %f514;
	ld.u64 	%rd390, [%SP+3392];
	st.f32 	[%rd390+12], %f515;
	.loc	20 115 5
	ld.u64 	%rd391, [%SP+3400];
	ld.f32 	%f516, [%rd391];
	ld.u64 	%rd392, [%SP+3416];
	ld.f32 	%f517, [%rd392+12];
	mul.f32 	%f518, %f516, %f517;
	ld.u64 	%rd393, [%SP+3400];
	ld.f32 	%f519, [%rd393+4];
	ld.u64 	%rd394, [%SP+3416];
	ld.f32 	%f520, [%rd394+24];
	mul.f32 	%f521, %f519, %f520;
	add.f32 	%f522, %f518, %f521;
	ld.u64 	%rd395, [%SP+3400];
	ld.f32 	%f523, [%rd395+8];
	ld.u64 	%rd396, [%SP+3416];
	ld.f32 	%f524, [%rd396+32];
	mul.f32 	%f525, %f523, %f524;
	add.f32 	%f526, %f522, %f525;
	ld.u64 	%rd397, [%SP+3416];
	ld.f32 	%f527, [%rd397+56];
	add.f32 	%f528, %f526, %f527;
	ld.u64 	%rd398, [%SP+3400];
	st.f32 	[%rd398+12], %f528;
	.loc	20 116 5
	ld.u64 	%rd399, [%SP+3408];
	ld.f32 	%f529, [%rd399];
	ld.u64 	%rd400, [%SP+3416];
	ld.f32 	%f530, [%rd400+12];
	mul.f32 	%f531, %f529, %f530;
	ld.u64 	%rd401, [%SP+3408];
	ld.f32 	%f532, [%rd401+4];
	ld.u64 	%rd402, [%SP+3416];
	ld.f32 	%f533, [%rd402+24];
	mul.f32 	%f534, %f532, %f533;
	add.f32 	%f535, %f531, %f534;
	ld.u64 	%rd403, [%SP+3408];
	ld.f32 	%f536, [%rd403+8];
	ld.u64 	%rd404, [%SP+3416];
	ld.f32 	%f537, [%rd404+32];
	mul.f32 	%f538, %f536, %f537;
	add.f32 	%f539, %f535, %f538;
	ld.u64 	%rd405, [%SP+3416];
	ld.f32 	%f540, [%rd405+60];
	add.f32 	%f541, %f539, %f540;
	ld.u64 	%rd406, [%SP+3408];
	st.f32 	[%rd406+12], %f541;
	.loc	20 118 5
	ld.u64 	%rd407, [%SP+3392];
	ld.f32 	%f542, [%rd407];
	ld.u64 	%rd408, [%SP+3416];
	ld.f32 	%f543, [%rd408+8];
	mul.f32 	%f544, %f542, %f543;
	ld.u64 	%rd409, [%SP+3392];
	ld.f32 	%f545, [%rd409+4];
	ld.u64 	%rd410, [%SP+3416];
	ld.f32 	%f546, [%rd410+20];
	mul.f32 	%f547, %f545, %f546;
	add.f32 	%f548, %f544, %f547;
	ld.u64 	%rd411, [%SP+3392];
	ld.f32 	%f549, [%rd411+8];
	ld.u64 	%rd412, [%SP+3416];
	ld.f32 	%f550, [%rd412+28];
	mul.f32 	%f551, %f549, %f550;
	add.f32 	%f552, %f548, %f551;
	ld.u64 	%rd413, [%SP+3392];
	st.f32 	[%rd413+8], %f552;
	.loc	20 119 5
	ld.u64 	%rd414, [%SP+3400];
	ld.f32 	%f553, [%rd414];
	ld.u64 	%rd415, [%SP+3416];
	ld.f32 	%f554, [%rd415+8];
	mul.f32 	%f555, %f553, %f554;
	ld.u64 	%rd416, [%SP+3400];
	ld.f32 	%f556, [%rd416+4];
	ld.u64 	%rd417, [%SP+3416];
	ld.f32 	%f557, [%rd417+20];
	mul.f32 	%f558, %f556, %f557;
	add.f32 	%f559, %f555, %f558;
	ld.u64 	%rd418, [%SP+3400];
	ld.f32 	%f560, [%rd418+8];
	ld.u64 	%rd419, [%SP+3416];
	ld.f32 	%f561, [%rd419+28];
	mul.f32 	%f562, %f560, %f561;
	add.f32 	%f563, %f559, %f562;
	ld.u64 	%rd420, [%SP+3400];
	st.f32 	[%rd420+8], %f563;
	.loc	20 120 5
	ld.u64 	%rd421, [%SP+3408];
	ld.f32 	%f564, [%rd421];
	ld.u64 	%rd422, [%SP+3416];
	ld.f32 	%f565, [%rd422+8];
	mul.f32 	%f566, %f564, %f565;
	ld.u64 	%rd423, [%SP+3408];
	ld.f32 	%f567, [%rd423+4];
	ld.u64 	%rd424, [%SP+3416];
	ld.f32 	%f568, [%rd424+20];
	mul.f32 	%f569, %f567, %f568;
	add.f32 	%f570, %f566, %f569;
	ld.u64 	%rd425, [%SP+3408];
	ld.f32 	%f571, [%rd425+8];
	ld.u64 	%rd426, [%SP+3416];
	ld.f32 	%f572, [%rd426+28];
	mul.f32 	%f573, %f571, %f572;
	add.f32 	%f574, %f570, %f573;
	ld.u64 	%rd427, [%SP+3408];
	st.f32 	[%rd427+8], %f574;
	.loc	20 122 5
	ld.u64 	%rd428, [%SP+3392];
	ld.f32 	%f575, [%rd428];
	ld.u64 	%rd429, [%SP+3416];
	ld.f32 	%f576, [%rd429+4];
	mul.f32 	%f577, %f575, %f576;
	ld.u64 	%rd430, [%SP+3392];
	ld.f32 	%f578, [%rd430+4];
	ld.u64 	%rd431, [%SP+3416];
	ld.f32 	%f579, [%rd431+16];
	mul.f32 	%f580, %f578, %f579;
	add.f32 	%f581, %f577, %f580;
	ld.u64 	%rd432, [%SP+3392];
	st.f32 	[%rd432+4], %f581;
	.loc	20 123 5
	ld.u64 	%rd433, [%SP+3400];
	ld.f32 	%f582, [%rd433];
	ld.u64 	%rd434, [%SP+3416];
	ld.f32 	%f583, [%rd434+4];
	mul.f32 	%f584, %f582, %f583;
	ld.u64 	%rd435, [%SP+3400];
	ld.f32 	%f585, [%rd435+4];
	ld.u64 	%rd436, [%SP+3416];
	ld.f32 	%f586, [%rd436+16];
	mul.f32 	%f587, %f585, %f586;
	add.f32 	%f588, %f584, %f587;
	ld.u64 	%rd437, [%SP+3400];
	st.f32 	[%rd437+4], %f588;
	.loc	20 124 5
	ld.u64 	%rd438, [%SP+3408];
	ld.f32 	%f589, [%rd438];
	ld.u64 	%rd439, [%SP+3416];
	ld.f32 	%f590, [%rd439+4];
	mul.f32 	%f591, %f589, %f590;
	ld.u64 	%rd440, [%SP+3408];
	ld.f32 	%f592, [%rd440+4];
	ld.u64 	%rd441, [%SP+3416];
	ld.f32 	%f593, [%rd441+16];
	mul.f32 	%f594, %f592, %f593;
	add.f32 	%f595, %f591, %f594;
	ld.u64 	%rd442, [%SP+3408];
	st.f32 	[%rd442+4], %f595;
	.loc	20 126 5
	ld.u64 	%rd443, [%SP+3392];
	ld.f32 	%f596, [%rd443];
	ld.u64 	%rd444, [%SP+3416];
	ld.f32 	%f597, [%rd444];
	mul.f32 	%f598, %f596, %f597;
	ld.u64 	%rd445, [%SP+3392];
	st.f32 	[%rd445], %f598;
	.loc	20 127 5
	ld.u64 	%rd446, [%SP+3400];
	ld.f32 	%f599, [%rd446];
	ld.u64 	%rd447, [%SP+3416];
	ld.f32 	%f600, [%rd447];
	mul.f32 	%f601, %f599, %f600;
	ld.u64 	%rd448, [%SP+3400];
	st.f32 	[%rd448], %f601;
	.loc	20 128 5
	ld.u64 	%rd449, [%SP+3408];
	ld.f32 	%f602, [%rd449];
	ld.u64 	%rd450, [%SP+3416];
	ld.f32 	%f603, [%rd450];
	mul.f32 	%f604, %f602, %f603;
	ld.u64 	%rd451, [%SP+3408];
	st.f32 	[%rd451], %f604;
$L__tmp7884:
	.loc	20 296 13
	bra.uni 	$L__BB27_62;
$L__tmp7885:

$L__BB27_62:
	.loc	20 299 9
	and.b16  	%rs24, %rs1, 255;
	setp.ne.s16 	%p81, %rs24, 0;
	not.pred 	%p82, %p81;
	not.pred 	%p83, %p82;
	@%p83 bra 	$L__BB27_64;
	bra.uni 	$L__BB27_63;

$L__BB27_63:
$L__tmp7886:
	.loc	20 300 13
	ld.u64 	%rd640, [%SP+5472];
	ld.u64 	%rd641, [%SP+5480];
	ld.u64 	%rd642, [%SP+5488];
	mov.b64 	%rd643, %rd640;
	st.u64 	[%SP+3312], %rd643;
	mov.b64 	%rd644, %rd641;
	st.u64 	[%SP+3320], %rd644;
	mov.b64 	%rd645, %rd642;
	st.u64 	[%SP+3328], %rd645;
	.loc	20 300 13
	bra.uni	$L__tmp7887;
$L__tmp7887:
	.loc	20 134 22
	ld.u64 	%rd646, [%SP+3312];
	ld.f32 	%f800, [%rd646];
	ld.u64 	%rd647, [%SP+3320];
	ld.f32 	%f801, [%rd647+4];
	ld.u64 	%rd648, [%SP+3328];
	ld.f32 	%f802, [%rd648+8];
	mul.f32 	%f803, %f801, %f802;
	ld.u64 	%rd649, [%SP+3320];
	ld.f32 	%f804, [%rd649+8];
	ld.u64 	%rd650, [%SP+3328];
	ld.f32 	%f805, [%rd650+4];
	mul.f32 	%f806, %f804, %f805;
	sub.f32 	%f807, %f803, %f806;
	mul.f32 	%f808, %f800, %f807;
	ld.u64 	%rd651, [%SP+3312];
	ld.f32 	%f809, [%rd651+4];
	ld.u64 	%rd652, [%SP+3320];
	ld.f32 	%f810, [%rd652];
	ld.u64 	%rd653, [%SP+3328];
	ld.f32 	%f811, [%rd653+8];
	mul.f32 	%f812, %f810, %f811;
	ld.u64 	%rd654, [%SP+3320];
	ld.f32 	%f813, [%rd654+8];
	ld.u64 	%rd655, [%SP+3328];
	ld.f32 	%f814, [%rd655];
	mul.f32 	%f815, %f813, %f814;
	sub.f32 	%f816, %f812, %f815;
	mul.f32 	%f817, %f809, %f816;
	sub.f32 	%f818, %f808, %f817;
	ld.u64 	%rd656, [%SP+3312];
	ld.f32 	%f819, [%rd656+8];
	ld.u64 	%rd657, [%SP+3320];
	ld.f32 	%f820, [%rd657];
	ld.u64 	%rd658, [%SP+3328];
	ld.f32 	%f821, [%rd658+4];
	mul.f32 	%f822, %f820, %f821;
	ld.u64 	%rd659, [%SP+3320];
	ld.f32 	%f823, [%rd659+4];
	ld.u64 	%rd660, [%SP+3328];
	ld.f32 	%f824, [%rd660];
	mul.f32 	%f825, %f823, %f824;
	sub.f32 	%f826, %f822, %f825;
	mul.f32 	%f827, %f819, %f826;
	add.f32 	%f828, %f818, %f827;
$L__tmp7888:
	.loc	20 137 26
	rcp.rn.f32 	%f829, %f828;
$L__tmp7889:
	.loc	20 140 5
	ld.u64 	%rd661, [%SP+3320];
	ld.f32 	%f830, [%rd661+4];
	ld.u64 	%rd662, [%SP+3328];
	ld.f32 	%f831, [%rd662+8];
	mul.f32 	%f832, %f830, %f831;
	ld.u64 	%rd663, [%SP+3328];
	ld.f32 	%f833, [%rd663+4];
	ld.u64 	%rd664, [%SP+3320];
	ld.f32 	%f834, [%rd664+8];
	mul.f32 	%f835, %f833, %f834;
	sub.f32 	%f836, %f832, %f835;
	mul.f32 	%f837, %f829, %f836;
	st.f32 	[%SP+3336], %f837;
	.loc	20 141 5
	ld.u64 	%rd665, [%SP+3312];
	ld.f32 	%f838, [%rd665+8];
	ld.u64 	%rd666, [%SP+3328];
	ld.f32 	%f839, [%rd666+4];
	mul.f32 	%f840, %f838, %f839;
	ld.u64 	%rd667, [%SP+3328];
	ld.f32 	%f841, [%rd667+8];
	ld.u64 	%rd668, [%SP+3312];
	ld.f32 	%f842, [%rd668+4];
	mul.f32 	%f843, %f841, %f842;
	sub.f32 	%f844, %f840, %f843;
	mul.f32 	%f845, %f829, %f844;
	st.f32 	[%SP+3340], %f845;
	.loc	20 142 5
	ld.u64 	%rd669, [%SP+3312];
	ld.f32 	%f846, [%rd669+4];
	ld.u64 	%rd670, [%SP+3320];
	ld.f32 	%f847, [%rd670+8];
	mul.f32 	%f848, %f846, %f847;
	ld.u64 	%rd671, [%SP+3320];
	ld.f32 	%f849, [%rd671+4];
	ld.u64 	%rd672, [%SP+3312];
	ld.f32 	%f850, [%rd672+8];
	mul.f32 	%f851, %f849, %f850;
	sub.f32 	%f852, %f848, %f851;
	mul.f32 	%f853, %f829, %f852;
	st.f32 	[%SP+3344], %f853;
	.loc	20 144 5
	ld.u64 	%rd673, [%SP+3320];
	ld.f32 	%f854, [%rd673+8];
	ld.u64 	%rd674, [%SP+3328];
	ld.f32 	%f855, [%rd674];
	mul.f32 	%f856, %f854, %f855;
	ld.u64 	%rd675, [%SP+3328];
	ld.f32 	%f857, [%rd675+8];
	ld.u64 	%rd676, [%SP+3320];
	ld.f32 	%f858, [%rd676];
	mul.f32 	%f859, %f857, %f858;
	sub.f32 	%f860, %f856, %f859;
	mul.f32 	%f861, %f829, %f860;
	st.f32 	[%SP+3348], %f861;
	.loc	20 145 5
	ld.u64 	%rd677, [%SP+3312];
	ld.f32 	%f862, [%rd677];
	ld.u64 	%rd678, [%SP+3328];
	ld.f32 	%f863, [%rd678+8];
	mul.f32 	%f864, %f862, %f863;
	ld.u64 	%rd679, [%SP+3328];
	ld.f32 	%f865, [%rd679];
	ld.u64 	%rd680, [%SP+3312];
	ld.f32 	%f866, [%rd680+8];
	mul.f32 	%f867, %f865, %f866;
	sub.f32 	%f868, %f864, %f867;
	mul.f32 	%f869, %f829, %f868;
	add.u64 	%rd681, %SP, 3336;
	add.s64 	%rd682, %rd681, 12;
	st.f32 	[%rd682+4], %f869;
	.loc	20 146 5
	ld.u64 	%rd683, [%SP+3312];
	ld.f32 	%f870, [%rd683+8];
	ld.u64 	%rd684, [%SP+3320];
	ld.f32 	%f871, [%rd684];
	mul.f32 	%f872, %f870, %f871;
	ld.u64 	%rd685, [%SP+3320];
	ld.f32 	%f873, [%rd685+8];
	ld.u64 	%rd686, [%SP+3312];
	ld.f32 	%f874, [%rd686];
	mul.f32 	%f875, %f873, %f874;
	sub.f32 	%f876, %f872, %f875;
	mul.f32 	%f877, %f829, %f876;
	add.s64 	%rd687, %rd681, 12;
	st.f32 	[%rd687+8], %f877;
	.loc	20 148 5
	ld.u64 	%rd688, [%SP+3320];
	ld.f32 	%f878, [%rd688];
	ld.u64 	%rd689, [%SP+3328];
	ld.f32 	%f879, [%rd689+4];
	mul.f32 	%f880, %f878, %f879;
	ld.u64 	%rd690, [%SP+3328];
	ld.f32 	%f881, [%rd690];
	ld.u64 	%rd691, [%SP+3320];
	ld.f32 	%f882, [%rd691+4];
	mul.f32 	%f883, %f881, %f882;
	sub.f32 	%f884, %f880, %f883;
	mul.f32 	%f885, %f829, %f884;
	st.f32 	[%SP+3360], %f885;
	.loc	20 149 5
	ld.u64 	%rd692, [%SP+3312];
	ld.f32 	%f886, [%rd692+4];
	ld.u64 	%rd693, [%SP+3328];
	ld.f32 	%f887, [%rd693];
	mul.f32 	%f888, %f886, %f887;
	ld.u64 	%rd694, [%SP+3328];
	ld.f32 	%f889, [%rd694+4];
	ld.u64 	%rd695, [%SP+3312];
	ld.f32 	%f890, [%rd695];
	mul.f32 	%f891, %f889, %f890;
	sub.f32 	%f892, %f888, %f891;
	mul.f32 	%f893, %f829, %f892;
	add.s64 	%rd696, %rd681, 24;
	st.f32 	[%rd696+4], %f893;
	.loc	20 150 5
	ld.u64 	%rd697, [%SP+3312];
	ld.f32 	%f894, [%rd697];
	ld.u64 	%rd698, [%SP+3320];
	ld.f32 	%f895, [%rd698+4];
	mul.f32 	%f896, %f894, %f895;
	ld.u64 	%rd699, [%SP+3320];
	ld.f32 	%f897, [%rd699];
	ld.u64 	%rd700, [%SP+3312];
	ld.f32 	%f898, [%rd700+4];
	mul.f32 	%f899, %f897, %f898;
	sub.f32 	%f900, %f896, %f899;
	mul.f32 	%f901, %f829, %f900;
	add.s64 	%rd701, %rd681, 24;
	st.f32 	[%rd701+8], %f901;
	.loc	20 152 17
	ld.u64 	%rd702, [%SP+3312];
	ld.f32 	%f902, [%rd702+12];
	st.f32 	[%SP+3372], %f902;
	ld.u64 	%rd703, [%SP+3320];
	ld.f32 	%f903, [%rd703+12];
	st.f32 	[%SP+3376], %f903;
	ld.u64 	%rd704, [%SP+3328];
	ld.f32 	%f904, [%rd704+12];
	st.f32 	[%SP+3380], %f904;
	.loc	20 154 5
	ld.f32 	%f905, [%SP+3336];
	ld.u64 	%rd705, [%SP+3312];
	st.f32 	[%rd705], %f905;
	.loc	20 155 5
	ld.f32 	%f906, [%SP+3340];
	ld.u64 	%rd706, [%SP+3312];
	st.f32 	[%rd706+4], %f906;
	.loc	20 156 5
	ld.f32 	%f907, [%SP+3344];
	ld.u64 	%rd707, [%SP+3312];
	st.f32 	[%rd707+8], %f907;
	.loc	20 157 5
	ld.f32 	%f908, [%SP+3336];
	neg.f32 	%f909, %f908;
	ld.f32 	%f910, [%SP+3372];
	mul.f32 	%f911, %f909, %f910;
	ld.f32 	%f912, [%SP+3340];
	ld.f32 	%f913, [%SP+3376];
	mul.f32 	%f914, %f912, %f913;
	sub.f32 	%f915, %f911, %f914;
	ld.f32 	%f916, [%SP+3344];
	ld.f32 	%f917, [%SP+3380];
	mul.f32 	%f918, %f916, %f917;
	sub.f32 	%f919, %f915, %f918;
	ld.u64 	%rd708, [%SP+3312];
	st.f32 	[%rd708+12], %f919;
	.loc	20 159 5
	ld.f32 	%f920, [%SP+3348];
	ld.u64 	%rd709, [%SP+3320];
	st.f32 	[%rd709], %f920;
	.loc	20 160 5
	add.s64 	%rd710, %rd681, 12;
	ld.f32 	%f921, [%rd710+4];
	ld.u64 	%rd711, [%SP+3320];
	st.f32 	[%rd711+4], %f921;
	.loc	20 161 5
	add.s64 	%rd712, %rd681, 12;
	ld.f32 	%f922, [%rd712+8];
	ld.u64 	%rd713, [%SP+3320];
	st.f32 	[%rd713+8], %f922;
	.loc	20 162 5
	ld.f32 	%f923, [%SP+3348];
	neg.f32 	%f924, %f923;
	ld.f32 	%f925, [%SP+3372];
	mul.f32 	%f926, %f924, %f925;
	add.s64 	%rd714, %rd681, 12;
	ld.f32 	%f927, [%rd714+4];
	ld.f32 	%f928, [%SP+3376];
	mul.f32 	%f929, %f927, %f928;
	sub.f32 	%f930, %f926, %f929;
	add.s64 	%rd715, %rd681, 12;
	ld.f32 	%f931, [%rd715+8];
	ld.f32 	%f932, [%SP+3380];
	mul.f32 	%f933, %f931, %f932;
	sub.f32 	%f934, %f930, %f933;
	ld.u64 	%rd716, [%SP+3320];
	st.f32 	[%rd716+12], %f934;
	.loc	20 164 5
	ld.f32 	%f935, [%SP+3360];
	ld.u64 	%rd717, [%SP+3328];
	st.f32 	[%rd717], %f935;
	.loc	20 165 5
	add.s64 	%rd718, %rd681, 24;
	ld.f32 	%f936, [%rd718+4];
	ld.u64 	%rd719, [%SP+3328];
	st.f32 	[%rd719+4], %f936;
	.loc	20 166 5
	add.s64 	%rd720, %rd681, 24;
	ld.f32 	%f937, [%rd720+8];
	ld.u64 	%rd721, [%SP+3328];
	st.f32 	[%rd721+8], %f937;
	.loc	20 167 5
	ld.f32 	%f938, [%SP+3360];
	neg.f32 	%f939, %f938;
	ld.f32 	%f940, [%SP+3372];
	mul.f32 	%f941, %f939, %f940;
	add.s64 	%rd722, %rd681, 24;
	ld.f32 	%f942, [%rd722+4];
	ld.f32 	%f943, [%SP+3376];
	mul.f32 	%f944, %f942, %f943;
	sub.f32 	%f945, %f941, %f944;
	add.s64 	%rd723, %rd681, 24;
	ld.f32 	%f946, [%rd723+8];
	ld.f32 	%f947, [%SP+3380];
	mul.f32 	%f948, %f946, %f947;
	sub.f32 	%f949, %f945, %f948;
	ld.u64 	%rd724, [%SP+3328];
	st.f32 	[%rd724+12], %f949;
$L__tmp7890:
	.loc	20 300 13
	bra.uni 	$L__BB27_64;

$L__BB27_64:
	bra.uni 	$L__BB27_89;
$L__tmp7891:

$L__BB27_65:
	.loc	20 302 10
	setp.eq.s32 	%p29, %r4, 4;
	mov.pred 	%p28, -1;
	mov.pred 	%p210, %p28;
	@%p29 bra 	$L__BB27_67;
	bra.uni 	$L__BB27_66;

$L__BB27_66:
	setp.eq.s32 	%p3, %r4, 1;
	mov.pred 	%p210, %p3;
	bra.uni 	$L__BB27_67;

$L__BB27_67:
	mov.pred 	%p4, %p210;
	not.pred 	%p30, %p4;
	@%p30 bra 	$L__BB27_87;
	bra.uni 	$L__BB27_68;

$L__BB27_68:
$L__tmp7892:
	.loc	20 306 9
	setp.eq.s32 	%p31, %r4, 4;
	not.pred 	%p32, %p31;
	@%p32 bra 	$L__BB27_73;
	bra.uni 	$L__BB27_69;

$L__BB27_69:
$L__tmp7893:
	.loc	20 308 13
	and.b16  	%rs13, %rs1, 255;
	setp.ne.s16 	%p35, %rs13, 0;
	not.pred 	%p36, %p35;
	@%p36 bra 	$L__BB27_71;
	bra.uni 	$L__BB27_70;

$L__BB27_70:
	.loc	20 0 13
	mov.b64 	%rd167, %rd3;
$L__tmp7894:
	.loc	20 308 45
	bra.uni	$L__tmp7895;
$L__tmp7895:
	.loc	17 935 5
	// begin inline asm
	call (%rd166), _optix_get_instance_transform_from_handle, (%rd167);
	// end inline asm
$L__tmp7896:
	.loc	20 308 45
	mov.u64 	%rd1581, %rd166;
$L__tmp7897:
	bra.uni 	$L__BB27_72;

$L__BB27_71:
	.loc	20 0 45
	mov.b64 	%rd165, %rd3;
$L__tmp7898:
	.loc	20 309 45
	bra.uni	$L__tmp7899;
$L__tmp7899:
	.loc	17 942 5
	// begin inline asm
	call (%rd164), _optix_get_instance_inverse_transform_from_handle, (%rd165);
	// end inline asm
$L__tmp7900:
	.loc	20 309 45
	mov.u64 	%rd1581, %rd164;
$L__tmp7901:
	bra.uni 	$L__BB27_72;

$L__BB27_72:
	mov.u64 	%rd29, %rd1581;
$L__tmp7902:
	mov.u64 	%rd1583, %rd29;
$L__tmp7903:
	bra.uni 	$L__BB27_77;
$L__tmp7904:

$L__BB27_73:
	.loc	20 0 45
	mov.b64 	%rd160, %rd3;
$L__tmp7905:
	.loc	20 313 55
	bra.uni	$L__tmp7906;
$L__tmp7906:
	.loc	17 900 5
	// begin inline asm
	call (%rd159), _optix_get_static_transform_from_handle, (%rd160);
	// end inline asm
$L__tmp7907:
	.loc	20 313 55
	mov.b64 	%rd161, %rd159;
	st.u64 	[%SP+5512], %rd161;
	.loc	20 314 13
	and.b16  	%rs12, %rs1, 255;
	setp.ne.s16 	%p33, %rs12, 0;
	not.pred 	%p34, %p33;
	@%p34 bra 	$L__BB27_75;
	bra.uni 	$L__BB27_74;

$L__BB27_74:
	ld.u64 	%rd163, [%SP+5512];
	add.s64 	%rd30, %rd163, 16;
	mov.u64 	%rd1582, %rd30;
	bra.uni 	$L__BB27_76;

$L__BB27_75:
	ld.u64 	%rd162, [%SP+5512];
	add.s64 	%rd31, %rd162, 64;
	mov.u64 	%rd1582, %rd31;
	bra.uni 	$L__BB27_76;

$L__BB27_76:
	mov.u64 	%rd32, %rd1582;
$L__tmp7908:
	mov.u64 	%rd1583, %rd32;
$L__tmp7909:
	bra.uni 	$L__BB27_77;
$L__tmp7910:

$L__BB27_77:
	.loc	20 317 9
	mov.u64 	%rd34, %rd1583;
$L__tmp7911:
	ld.u64 	%rd35, [%SP+5472];
	mov.b64 	%rd168, %rd34;
	st.u64 	[%SP+3280], %rd168;
	.loc	20 317 16
	bra.uni	$L__tmp7912;
$L__tmp7912:
	.loc	20 63 18
	mov.u32 	%r133, 0;
	mov.b32 	%r53, %r133;
$L__tmp7913:
	.loc	20 63 5
	mov.u32 	%r635, %r53;
$L__tmp7914:
	bra.uni 	$L__BB27_78;

$L__BB27_78:
	mov.u32 	%r54, %r635;
$L__tmp7915:
	cvt.s64.s32 	%rd169, %r54;
	setp.lt.u64 	%p37, %rd169, 16;
	not.pred 	%p38, %p37;
	@%p38 bra 	$L__BB27_80;
	bra.uni 	$L__BB27_79;

$L__BB27_79:
$L__tmp7916:
	.loc	20 64 9
	cvt.s64.s32 	%rd189, %r54;
	add.u64 	%rd190, %SP, 3296;
	add.s64 	%rd191, %rd190, %rd189;
	ld.u64 	%rd192, [%SP+3280];
	cvt.s64.s32 	%rd193, %r54;
	add.s64 	%rd187, %rd192, %rd193;
$L__tmp7917:
	.loc	20 64 40
	bra.uni	$L__tmp7918;
$L__tmp7918:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd186, %rd187;
	// end inline asm
$L__tmp7919:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r152,%r153,%r154,%r155}, [%rd186];
	// end inline asm
	st.u32 	[%SP+3264], %r152;
	st.u32 	[%SP+3268], %r153;
	st.u32 	[%SP+3272], %r154;
	st.u32 	[%SP+3276], %r155;
	.loc	20 56 5
	ld.u32 	%r156, [%SP+3264];
	ld.u32 	%r157, [%SP+3268];
	ld.u32 	%r158, [%SP+3272];
	ld.u32 	%r159, [%SP+3276];
$L__tmp7920:
	.loc	20 64 40
	st.u32 	[%rd191+12], %r159;
	st.u32 	[%rd191+8], %r158;
	st.u32 	[%rd191+4], %r157;
	st.u32 	[%rd191], %r156;
$L__tmp7921:
	.loc	20 63 42
	add.s32 	%r55, %r54, 16;
$L__tmp7922:
	mov.u32 	%r635, %r55;
$L__tmp7923:
	bra.uni 	$L__BB27_78;
$L__tmp7924:

$L__BB27_80:
	.loc	20 65 5
	ld.f32 	%f111, [%SP+3296];
	ld.f32 	%f112, [%SP+3300];
	ld.f32 	%f113, [%SP+3304];
	ld.f32 	%f114, [%SP+3308];
$L__tmp7925:
	.loc	20 317 16
	st.f32 	[%rd35+12], %f114;
	st.f32 	[%rd35+8], %f113;
	st.f32 	[%rd35+4], %f112;
	st.f32 	[%rd35], %f111;
	.loc	20 318 9
	ld.u64 	%rd36, [%SP+5480];
	add.s64 	%rd37, %rd34, 16;
$L__tmp7926:
	.loc	20 318 16
	bra.uni	$L__tmp7927;
$L__tmp7927:
	.loc	20 63 18
	mov.u32 	%r134, 0;
	mov.b32 	%r56, %r134;
$L__tmp7928:
	.loc	20 63 5
	mov.u32 	%r636, %r56;
$L__tmp7929:
	bra.uni 	$L__BB27_81;

$L__BB27_81:
	mov.u32 	%r57, %r636;
$L__tmp7930:
	cvt.s64.s32 	%rd170, %r57;
	setp.lt.u64 	%p39, %rd170, 16;
	not.pred 	%p40, %p39;
	@%p40 bra 	$L__BB27_83;
	bra.uni 	$L__BB27_82;

$L__BB27_82:
$L__tmp7931:
	.loc	20 64 9
	cvt.s64.s32 	%rd182, %r57;
	add.u64 	%rd183, %SP, 3248;
	add.s64 	%rd184, %rd183, %rd182;
	cvt.s64.s32 	%rd185, %r57;
	add.s64 	%rd180, %rd37, %rd185;
$L__tmp7932:
	.loc	20 64 40
	bra.uni	$L__tmp7933;
$L__tmp7933:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd179, %rd180;
	// end inline asm
$L__tmp7934:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r144,%r145,%r146,%r147}, [%rd179];
	// end inline asm
	st.u32 	[%SP+3232], %r144;
	st.u32 	[%SP+3236], %r145;
	st.u32 	[%SP+3240], %r146;
	st.u32 	[%SP+3244], %r147;
	.loc	20 56 5
	ld.u32 	%r148, [%SP+3232];
	ld.u32 	%r149, [%SP+3236];
	ld.u32 	%r150, [%SP+3240];
	ld.u32 	%r151, [%SP+3244];
$L__tmp7935:
	.loc	20 64 40
	st.u32 	[%rd184+12], %r151;
	st.u32 	[%rd184+8], %r150;
	st.u32 	[%rd184+4], %r149;
	st.u32 	[%rd184], %r148;
$L__tmp7936:
	.loc	20 63 42
	add.s32 	%r58, %r57, 16;
$L__tmp7937:
	mov.u32 	%r636, %r58;
$L__tmp7938:
	bra.uni 	$L__BB27_81;
$L__tmp7939:

$L__BB27_83:
	.loc	20 65 5
	ld.f32 	%f115, [%SP+3248];
	ld.f32 	%f116, [%SP+3252];
	ld.f32 	%f117, [%SP+3256];
	ld.f32 	%f118, [%SP+3260];
$L__tmp7940:
	.loc	20 318 16
	st.f32 	[%rd36+12], %f118;
	st.f32 	[%rd36+8], %f117;
	st.f32 	[%rd36+4], %f116;
	st.f32 	[%rd36], %f115;
	.loc	20 319 9
	ld.u64 	%rd38, [%SP+5488];
	add.s64 	%rd39, %rd34, 32;
$L__tmp7941:
	.loc	20 319 16
	bra.uni	$L__tmp7942;
$L__tmp7942:
	.loc	20 63 18
	mov.u32 	%r135, 0;
	mov.b32 	%r59, %r135;
$L__tmp7943:
	.loc	20 63 5
	mov.u32 	%r637, %r59;
$L__tmp7944:
	bra.uni 	$L__BB27_84;

$L__BB27_84:
	mov.u32 	%r60, %r637;
$L__tmp7945:
	cvt.s64.s32 	%rd171, %r60;
	setp.lt.u64 	%p41, %rd171, 16;
	not.pred 	%p42, %p41;
	@%p42 bra 	$L__BB27_86;
	bra.uni 	$L__BB27_85;

$L__BB27_85:
$L__tmp7946:
	.loc	20 64 9
	cvt.s64.s32 	%rd175, %r60;
	add.u64 	%rd176, %SP, 3216;
	add.s64 	%rd177, %rd176, %rd175;
	cvt.s64.s32 	%rd178, %r60;
	add.s64 	%rd173, %rd39, %rd178;
$L__tmp7947:
	.loc	20 64 40
	bra.uni	$L__tmp7948;
$L__tmp7948:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd172, %rd173;
	// end inline asm
$L__tmp7949:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r136,%r137,%r138,%r139}, [%rd172];
	// end inline asm
	st.u32 	[%SP+3200], %r136;
	st.u32 	[%SP+3204], %r137;
	st.u32 	[%SP+3208], %r138;
	st.u32 	[%SP+3212], %r139;
	.loc	20 56 5
	ld.u32 	%r140, [%SP+3200];
	ld.u32 	%r141, [%SP+3204];
	ld.u32 	%r142, [%SP+3208];
	ld.u32 	%r143, [%SP+3212];
$L__tmp7950:
	.loc	20 64 40
	st.u32 	[%rd177+12], %r143;
	st.u32 	[%rd177+8], %r142;
	st.u32 	[%rd177+4], %r141;
	st.u32 	[%rd177], %r140;
$L__tmp7951:
	.loc	20 63 42
	add.s32 	%r61, %r60, 16;
$L__tmp7952:
	mov.u32 	%r637, %r61;
$L__tmp7953:
	bra.uni 	$L__BB27_84;
$L__tmp7954:

$L__BB27_86:
	.loc	20 65 5
	ld.f32 	%f119, [%SP+3216];
	ld.f32 	%f120, [%SP+3220];
	ld.f32 	%f121, [%SP+3224];
	ld.f32 	%f122, [%SP+3228];
$L__tmp7955:
	.loc	20 319 16
	st.f32 	[%rd38+12], %f122;
	st.f32 	[%rd38+8], %f121;
	st.f32 	[%rd38+4], %f120;
	st.f32 	[%rd38], %f119;
	bra.uni 	$L__BB27_88;
$L__tmp7956:

$L__BB27_87:
	.loc	20 323 9
	ld.u64 	%rd156, [%SP+5472];
	mov.f32 	%f109, 0f00000000;
	st.f32 	[%rd156+12], %f109;
	st.f32 	[%rd156+8], %f109;
	st.f32 	[%rd156+4], %f109;
	mov.f32 	%f110, 0f3F800000;
	st.f32 	[%rd156], %f110;
	.loc	20 324 9
	ld.u64 	%rd157, [%SP+5480];
	st.f32 	[%rd157+12], %f109;
	st.f32 	[%rd157+8], %f109;
	st.f32 	[%rd157+4], %f110;
	st.f32 	[%rd157], %f109;
	.loc	20 325 9
	ld.u64 	%rd158, [%SP+5488];
	st.f32 	[%rd158+12], %f109;
	st.f32 	[%rd158+8], %f110;
	st.f32 	[%rd158+4], %f109;
	st.f32 	[%rd158], %f109;
	bra.uni 	$L__BB27_88;

$L__BB27_88:
	bra.uni 	$L__BB27_89;
$L__tmp7957:

$L__BB27_89:
	.loc	20 343 9
	setp.eq.s32 	%p84, %r3, 0;
	not.pred 	%p85, %p84;
	@%p85 bra 	$L__BB27_91;
	bra.uni 	$L__BB27_90;

$L__BB27_90:
$L__tmp7958:
	.loc	20 345 13
	ld.u64 	%rd731, [%SP+5520];
	ld.v4.u32 	{%r286, %r287, %r288, %r289}, [%SP+5552];
	st.v4.u32 	[%rd731], {%r286, %r287, %r288, %r289};
	.loc	20 346 13
	ld.u64 	%rd732, [%SP+5528];
	ld.v4.u32 	{%r294, %r295, %r296, %r297}, [%SP+5568];
	st.v4.u32 	[%rd732], {%r294, %r295, %r296, %r297};
	.loc	20 347 13
	ld.u64 	%rd733, [%SP+5536];
	ld.v4.u32 	{%r302, %r303, %r304, %r305}, [%SP+5584];
	st.v4.u32 	[%rd733], {%r302, %r303, %r304, %r305};
	bra.uni 	$L__BB27_92;
$L__tmp7959:

$L__BB27_91:
	.loc	20 352 25
	ld.u64 	%rd725, [%SP+5520];
	ld.v4.u32 	{%r262, %r263, %r264, %r265}, [%rd725];
	st.v4.u32 	[%SP+5600], {%r262, %r263, %r264, %r265};
	.loc	20 352 36
	ld.u64 	%rd726, [%SP+5528];
	ld.v4.u32 	{%r270, %r271, %r272, %r273}, [%rd726];
	st.v4.u32 	[%SP+5616], {%r270, %r271, %r272, %r273};
	.loc	20 352 47
	ld.u64 	%rd727, [%SP+5536];
	ld.v4.u32 	{%r278, %r279, %r280, %r281}, [%rd727];
	st.v4.u32 	[%SP+5632], {%r278, %r279, %r280, %r281};
	.loc	20 353 13
	ld.u64 	%rd728, [%SP+5520];
	ld.f32 	%f950, [%SP+5552];
	ld.f32 	%f951, [%SP+5556];
	ld.f32 	%f952, [%SP+5560];
	ld.f32 	%f953, [%SP+5564];
	ld.f32 	%f954, [%SP+5600];
	ld.f32 	%f955, [%SP+5604];
	ld.f32 	%f956, [%SP+5608];
	ld.f32 	%f957, [%SP+5612];
	ld.f32 	%f958, [%SP+5616];
	ld.f32 	%f959, [%SP+5620];
	ld.f32 	%f960, [%SP+5624];
	ld.f32 	%f961, [%SP+5628];
	ld.f32 	%f962, [%SP+5632];
	ld.f32 	%f963, [%SP+5636];
	ld.f32 	%f964, [%SP+5640];
	ld.f32 	%f965, [%SP+5644];
	st.f32 	[%SP+3132], %f953;
	st.f32 	[%SP+3128], %f952;
	st.f32 	[%SP+3124], %f951;
	st.f32 	[%SP+3120], %f950;
	st.f32 	[%SP+3148], %f957;
	st.f32 	[%SP+3144], %f956;
	st.f32 	[%SP+3140], %f955;
	st.f32 	[%SP+3136], %f954;
	st.f32 	[%SP+3164], %f961;
	st.f32 	[%SP+3160], %f960;
	st.f32 	[%SP+3156], %f959;
	st.f32 	[%SP+3152], %f958;
	st.f32 	[%SP+3180], %f965;
	st.f32 	[%SP+3176], %f964;
	st.f32 	[%SP+3172], %f963;
	st.f32 	[%SP+3168], %f962;
	.loc	20 353 18
	bra.uni	$L__tmp7960;
$L__tmp7960:
	.loc	20 73 5
	ld.f32 	%f966, [%SP+3120];
	ld.f32 	%f967, [%SP+3136];
	mul.f32 	%f968, %f966, %f967;
	ld.f32 	%f969, [%SP+3124];
	ld.f32 	%f970, [%SP+3152];
	mul.f32 	%f971, %f969, %f970;
	add.f32 	%f972, %f968, %f971;
	ld.f32 	%f973, [%SP+3128];
	ld.f32 	%f974, [%SP+3168];
	mul.f32 	%f975, %f973, %f974;
	add.f32 	%f976, %f972, %f975;
	st.f32 	[%SP+3184], %f976;
	.loc	20 74 5
	ld.f32 	%f977, [%SP+3120];
	ld.f32 	%f978, [%SP+3140];
	mul.f32 	%f979, %f977, %f978;
	ld.f32 	%f980, [%SP+3124];
	ld.f32 	%f981, [%SP+3156];
	mul.f32 	%f982, %f980, %f981;
	add.f32 	%f983, %f979, %f982;
	ld.f32 	%f984, [%SP+3128];
	ld.f32 	%f985, [%SP+3172];
	mul.f32 	%f986, %f984, %f985;
	add.f32 	%f987, %f983, %f986;
	st.f32 	[%SP+3188], %f987;
	.loc	20 75 5
	ld.f32 	%f988, [%SP+3120];
	ld.f32 	%f989, [%SP+3144];
	mul.f32 	%f990, %f988, %f989;
	ld.f32 	%f991, [%SP+3124];
	ld.f32 	%f992, [%SP+3160];
	mul.f32 	%f993, %f991, %f992;
	add.f32 	%f994, %f990, %f993;
	ld.f32 	%f995, [%SP+3128];
	ld.f32 	%f996, [%SP+3176];
	mul.f32 	%f997, %f995, %f996;
	add.f32 	%f998, %f994, %f997;
	st.f32 	[%SP+3192], %f998;
	.loc	20 76 5
	ld.f32 	%f999, [%SP+3120];
	ld.f32 	%f1000, [%SP+3148];
	mul.f32 	%f1001, %f999, %f1000;
	ld.f32 	%f1002, [%SP+3124];
	ld.f32 	%f1003, [%SP+3164];
	mul.f32 	%f1004, %f1002, %f1003;
	add.f32 	%f1005, %f1001, %f1004;
	ld.f32 	%f1006, [%SP+3128];
	ld.f32 	%f1007, [%SP+3180];
	mul.f32 	%f1008, %f1006, %f1007;
	add.f32 	%f1009, %f1005, %f1008;
	ld.f32 	%f1010, [%SP+3132];
	add.f32 	%f1011, %f1009, %f1010;
	st.f32 	[%SP+3196], %f1011;
	.loc	20 78 5
	ld.f32 	%f1012, [%SP+3184];
	ld.f32 	%f1013, [%SP+3188];
	ld.f32 	%f1014, [%SP+3192];
	ld.f32 	%f1015, [%SP+3196];
$L__tmp7961:
	.loc	20 353 18
	st.f32 	[%rd728+12], %f1015;
	st.f32 	[%rd728+8], %f1014;
	st.f32 	[%rd728+4], %f1013;
	st.f32 	[%rd728], %f1012;
	.loc	20 354 13
	ld.u64 	%rd729, [%SP+5528];
	ld.f32 	%f1016, [%SP+5568];
	ld.f32 	%f1017, [%SP+5572];
	ld.f32 	%f1018, [%SP+5576];
	ld.f32 	%f1019, [%SP+5580];
	ld.f32 	%f1020, [%SP+5600];
	ld.f32 	%f1021, [%SP+5604];
	ld.f32 	%f1022, [%SP+5608];
	ld.f32 	%f1023, [%SP+5612];
	ld.f32 	%f1024, [%SP+5616];
	ld.f32 	%f1025, [%SP+5620];
	ld.f32 	%f1026, [%SP+5624];
	ld.f32 	%f1027, [%SP+5628];
	ld.f32 	%f1028, [%SP+5632];
	ld.f32 	%f1029, [%SP+5636];
	ld.f32 	%f1030, [%SP+5640];
	ld.f32 	%f1031, [%SP+5644];
	st.f32 	[%SP+3052], %f1019;
	st.f32 	[%SP+3048], %f1018;
	st.f32 	[%SP+3044], %f1017;
	st.f32 	[%SP+3040], %f1016;
	st.f32 	[%SP+3068], %f1023;
	st.f32 	[%SP+3064], %f1022;
	st.f32 	[%SP+3060], %f1021;
	st.f32 	[%SP+3056], %f1020;
	st.f32 	[%SP+3084], %f1027;
	st.f32 	[%SP+3080], %f1026;
	st.f32 	[%SP+3076], %f1025;
	st.f32 	[%SP+3072], %f1024;
	st.f32 	[%SP+3100], %f1031;
	st.f32 	[%SP+3096], %f1030;
	st.f32 	[%SP+3092], %f1029;
	st.f32 	[%SP+3088], %f1028;
	.loc	20 354 18
	bra.uni	$L__tmp7962;
$L__tmp7962:
	.loc	20 73 5
	ld.f32 	%f1032, [%SP+3040];
	ld.f32 	%f1033, [%SP+3056];
	mul.f32 	%f1034, %f1032, %f1033;
	ld.f32 	%f1035, [%SP+3044];
	ld.f32 	%f1036, [%SP+3072];
	mul.f32 	%f1037, %f1035, %f1036;
	add.f32 	%f1038, %f1034, %f1037;
	ld.f32 	%f1039, [%SP+3048];
	ld.f32 	%f1040, [%SP+3088];
	mul.f32 	%f1041, %f1039, %f1040;
	add.f32 	%f1042, %f1038, %f1041;
	st.f32 	[%SP+3104], %f1042;
	.loc	20 74 5
	ld.f32 	%f1043, [%SP+3040];
	ld.f32 	%f1044, [%SP+3060];
	mul.f32 	%f1045, %f1043, %f1044;
	ld.f32 	%f1046, [%SP+3044];
	ld.f32 	%f1047, [%SP+3076];
	mul.f32 	%f1048, %f1046, %f1047;
	add.f32 	%f1049, %f1045, %f1048;
	ld.f32 	%f1050, [%SP+3048];
	ld.f32 	%f1051, [%SP+3092];
	mul.f32 	%f1052, %f1050, %f1051;
	add.f32 	%f1053, %f1049, %f1052;
	st.f32 	[%SP+3108], %f1053;
	.loc	20 75 5
	ld.f32 	%f1054, [%SP+3040];
	ld.f32 	%f1055, [%SP+3064];
	mul.f32 	%f1056, %f1054, %f1055;
	ld.f32 	%f1057, [%SP+3044];
	ld.f32 	%f1058, [%SP+3080];
	mul.f32 	%f1059, %f1057, %f1058;
	add.f32 	%f1060, %f1056, %f1059;
	ld.f32 	%f1061, [%SP+3048];
	ld.f32 	%f1062, [%SP+3096];
	mul.f32 	%f1063, %f1061, %f1062;
	add.f32 	%f1064, %f1060, %f1063;
	st.f32 	[%SP+3112], %f1064;
	.loc	20 76 5
	ld.f32 	%f1065, [%SP+3040];
	ld.f32 	%f1066, [%SP+3068];
	mul.f32 	%f1067, %f1065, %f1066;
	ld.f32 	%f1068, [%SP+3044];
	ld.f32 	%f1069, [%SP+3084];
	mul.f32 	%f1070, %f1068, %f1069;
	add.f32 	%f1071, %f1067, %f1070;
	ld.f32 	%f1072, [%SP+3048];
	ld.f32 	%f1073, [%SP+3100];
	mul.f32 	%f1074, %f1072, %f1073;
	add.f32 	%f1075, %f1071, %f1074;
	ld.f32 	%f1076, [%SP+3052];
	add.f32 	%f1077, %f1075, %f1076;
	st.f32 	[%SP+3116], %f1077;
	.loc	20 78 5
	ld.f32 	%f1078, [%SP+3104];
	ld.f32 	%f1079, [%SP+3108];
	ld.f32 	%f1080, [%SP+3112];
	ld.f32 	%f1081, [%SP+3116];
$L__tmp7963:
	.loc	20 354 18
	st.f32 	[%rd729+12], %f1081;
	st.f32 	[%rd729+8], %f1080;
	st.f32 	[%rd729+4], %f1079;
	st.f32 	[%rd729], %f1078;
	.loc	20 355 13
	ld.u64 	%rd730, [%SP+5536];
	ld.f32 	%f1082, [%SP+5584];
	ld.f32 	%f1083, [%SP+5588];
	ld.f32 	%f1084, [%SP+5592];
	ld.f32 	%f1085, [%SP+5596];
	ld.f32 	%f1086, [%SP+5600];
	ld.f32 	%f1087, [%SP+5604];
	ld.f32 	%f1088, [%SP+5608];
	ld.f32 	%f1089, [%SP+5612];
	ld.f32 	%f1090, [%SP+5616];
	ld.f32 	%f1091, [%SP+5620];
	ld.f32 	%f1092, [%SP+5624];
	ld.f32 	%f1093, [%SP+5628];
	ld.f32 	%f1094, [%SP+5632];
	ld.f32 	%f1095, [%SP+5636];
	ld.f32 	%f1096, [%SP+5640];
	ld.f32 	%f1097, [%SP+5644];
	st.f32 	[%SP+2972], %f1085;
	st.f32 	[%SP+2968], %f1084;
	st.f32 	[%SP+2964], %f1083;
	st.f32 	[%SP+2960], %f1082;
	st.f32 	[%SP+2988], %f1089;
	st.f32 	[%SP+2984], %f1088;
	st.f32 	[%SP+2980], %f1087;
	st.f32 	[%SP+2976], %f1086;
	st.f32 	[%SP+3004], %f1093;
	st.f32 	[%SP+3000], %f1092;
	st.f32 	[%SP+2996], %f1091;
	st.f32 	[%SP+2992], %f1090;
	st.f32 	[%SP+3020], %f1097;
	st.f32 	[%SP+3016], %f1096;
	st.f32 	[%SP+3012], %f1095;
	st.f32 	[%SP+3008], %f1094;
	.loc	20 355 18
	bra.uni	$L__tmp7964;
$L__tmp7964:
	.loc	20 73 5
	ld.f32 	%f1098, [%SP+2960];
	ld.f32 	%f1099, [%SP+2976];
	mul.f32 	%f1100, %f1098, %f1099;
	ld.f32 	%f1101, [%SP+2964];
	ld.f32 	%f1102, [%SP+2992];
	mul.f32 	%f1103, %f1101, %f1102;
	add.f32 	%f1104, %f1100, %f1103;
	ld.f32 	%f1105, [%SP+2968];
	ld.f32 	%f1106, [%SP+3008];
	mul.f32 	%f1107, %f1105, %f1106;
	add.f32 	%f1108, %f1104, %f1107;
	st.f32 	[%SP+3024], %f1108;
	.loc	20 74 5
	ld.f32 	%f1109, [%SP+2960];
	ld.f32 	%f1110, [%SP+2980];
	mul.f32 	%f1111, %f1109, %f1110;
	ld.f32 	%f1112, [%SP+2964];
	ld.f32 	%f1113, [%SP+2996];
	mul.f32 	%f1114, %f1112, %f1113;
	add.f32 	%f1115, %f1111, %f1114;
	ld.f32 	%f1116, [%SP+2968];
	ld.f32 	%f1117, [%SP+3012];
	mul.f32 	%f1118, %f1116, %f1117;
	add.f32 	%f1119, %f1115, %f1118;
	st.f32 	[%SP+3028], %f1119;
	.loc	20 75 5
	ld.f32 	%f1120, [%SP+2960];
	ld.f32 	%f1121, [%SP+2984];
	mul.f32 	%f1122, %f1120, %f1121;
	ld.f32 	%f1123, [%SP+2964];
	ld.f32 	%f1124, [%SP+3000];
	mul.f32 	%f1125, %f1123, %f1124;
	add.f32 	%f1126, %f1122, %f1125;
	ld.f32 	%f1127, [%SP+2968];
	ld.f32 	%f1128, [%SP+3016];
	mul.f32 	%f1129, %f1127, %f1128;
	add.f32 	%f1130, %f1126, %f1129;
	st.f32 	[%SP+3032], %f1130;
	.loc	20 76 5
	ld.f32 	%f1131, [%SP+2960];
	ld.f32 	%f1132, [%SP+2988];
	mul.f32 	%f1133, %f1131, %f1132;
	ld.f32 	%f1134, [%SP+2964];
	ld.f32 	%f1135, [%SP+3004];
	mul.f32 	%f1136, %f1134, %f1135;
	add.f32 	%f1137, %f1133, %f1136;
	ld.f32 	%f1138, [%SP+2968];
	ld.f32 	%f1139, [%SP+3020];
	mul.f32 	%f1140, %f1138, %f1139;
	add.f32 	%f1141, %f1137, %f1140;
	ld.f32 	%f1142, [%SP+2972];
	add.f32 	%f1143, %f1141, %f1142;
	st.f32 	[%SP+3036], %f1143;
	.loc	20 78 5
	ld.f32 	%f1144, [%SP+3024];
	ld.f32 	%f1145, [%SP+3028];
	ld.f32 	%f1146, [%SP+3032];
	ld.f32 	%f1147, [%SP+3036];
$L__tmp7965:
	.loc	20 355 18
	st.f32 	[%rd730+12], %f1147;
	st.f32 	[%rd730+8], %f1146;
	st.f32 	[%rd730+4], %f1145;
	st.f32 	[%rd730], %f1144;
	bra.uni 	$L__BB27_92;
$L__tmp7966:

$L__BB27_92:
	.loc	20 336 40
	add.s32 	%r62, %r3, 1;
$L__tmp7967:
	mov.u32 	%r618, %r62;
$L__tmp7968:
	bra.uni 	$L__BB27_3;
$L__tmp7969:

$L__BB27_93:
	.loc	20 0 40
	add.u64 	%rd117, %SP, 5664;
	mov.b64 	%rd118, %rd117;
	st.u64 	[%SP+2912], %rd118;
	add.u64 	%rd119, %SP, 5680;
	mov.b64 	%rd120, %rd119;
	st.u64 	[%SP+2920], %rd120;
	add.u64 	%rd121, %SP, 5696;
	mov.b64 	%rd122, %rd121;
	st.u64 	[%SP+2928], %rd122;
	add.u64 	%rd123, %SP, 5648;
	mov.b64 	%rd124, %rd123;
	st.u64 	[%SP+2936], %rd124;
	.loc	17 823 12
	bra.uni	$L__tmp7970;
$L__tmp7970:
	.loc	20 395 5
	ld.u64 	%rd125, [%SP+2912];
	ld.f32 	%f70, [%rd125];
	ld.u64 	%rd126, [%SP+2936];
	ld.f32 	%f71, [%rd126];
	mul.f32 	%f72, %f70, %f71;
	ld.u64 	%rd127, [%SP+2912];
	ld.f32 	%f73, [%rd127+4];
	ld.u64 	%rd128, [%SP+2936];
	ld.f32 	%f74, [%rd128+4];
	mul.f32 	%f75, %f73, %f74;
	add.f32 	%f76, %f72, %f75;
	ld.u64 	%rd129, [%SP+2912];
	ld.f32 	%f77, [%rd129+8];
	ld.u64 	%rd130, [%SP+2936];
	ld.f32 	%f78, [%rd130+8];
	mul.f32 	%f79, %f77, %f78;
	add.f32 	%f80, %f76, %f79;
	ld.u64 	%rd131, [%SP+2912];
	ld.f32 	%f81, [%rd131+12];
	add.f32 	%f82, %f80, %f81;
	st.f32 	[%SP+2944], %f82;
	.loc	20 396 5
	ld.u64 	%rd132, [%SP+2920];
	ld.f32 	%f83, [%rd132];
	ld.u64 	%rd133, [%SP+2936];
	ld.f32 	%f84, [%rd133];
	mul.f32 	%f85, %f83, %f84;
	ld.u64 	%rd134, [%SP+2920];
	ld.f32 	%f86, [%rd134+4];
	ld.u64 	%rd135, [%SP+2936];
	ld.f32 	%f87, [%rd135+4];
	mul.f32 	%f88, %f86, %f87;
	add.f32 	%f89, %f85, %f88;
	ld.u64 	%rd136, [%SP+2920];
	ld.f32 	%f90, [%rd136+8];
	ld.u64 	%rd137, [%SP+2936];
	ld.f32 	%f91, [%rd137+8];
	mul.f32 	%f92, %f90, %f91;
	add.f32 	%f93, %f89, %f92;
	ld.u64 	%rd138, [%SP+2920];
	ld.f32 	%f94, [%rd138+12];
	add.f32 	%f95, %f93, %f94;
	st.f32 	[%SP+2948], %f95;
	.loc	20 397 5
	ld.u64 	%rd139, [%SP+2928];
	ld.f32 	%f96, [%rd139];
	ld.u64 	%rd140, [%SP+2936];
	ld.f32 	%f97, [%rd140];
	mul.f32 	%f98, %f96, %f97;
	ld.u64 	%rd141, [%SP+2928];
	ld.f32 	%f99, [%rd141+4];
	ld.u64 	%rd142, [%SP+2936];
	ld.f32 	%f100, [%rd142+4];
	mul.f32 	%f101, %f99, %f100;
	add.f32 	%f102, %f98, %f101;
	ld.u64 	%rd143, [%SP+2928];
	ld.f32 	%f103, [%rd143+8];
	ld.u64 	%rd144, [%SP+2936];
	ld.f32 	%f104, [%rd144+8];
	mul.f32 	%f105, %f103, %f104;
	add.f32 	%f106, %f102, %f105;
	ld.u64 	%rd145, [%SP+2928];
	ld.f32 	%f107, [%rd145+12];
	add.f32 	%f108, %f106, %f107;
	st.f32 	[%SP+2952], %f108;
	.loc	20 398 5
	ld.f32 	%f14, [%SP+2952];
	ld.f32 	%f13, [%SP+2948];
	ld.f32 	%f12, [%SP+2944];
$L__tmp7971:
	.loc	17 823 5
	mov.f32 	%f2323, %f12;
	mov.f32 	%f2324, %f13;
	mov.f32 	%f2325, %f14;
	bra.uni 	$L__BB27_94;

$L__BB27_94:
	mov.f32 	%f17, %f2325;
	mov.f32 	%f16, %f2324;
	mov.f32 	%f15, %f2323;
$L__tmp7972:
	.loc	10 28 27
	st.f32 	[%SP+5720], %f15;
	st.f32 	[%SP+5724], %f16;
	st.f32 	[%SP+5728], %f17;
	add.u64 	%rd785, %SP, 5720;
	mov.b64 	%rd786, %rd785;
	st.u64 	[%SP+2888], %rd786;
	.loc	10 28 13
	bra.uni	$L__tmp7973;
$L__tmp7973:
	.loc	3 260 5
	ld.u64 	%rd787, [%SP+2888];
	ld.f32 	%f1151, [%rd787];
	ld.u64 	%rd788, [%SP+2888];
	ld.f32 	%f1152, [%rd788+4];
	ld.u64 	%rd789, [%SP+2888];
	ld.f32 	%f1153, [%rd789+8];
	add.u64 	%rd790, %SP, 2896;
	mov.b64 	%rd791, %rd790;
	st.u64 	[%SP+2880], %rd791;
	mov.f32 	%f1154, %f1151;
$L__tmp7974:
	.loc	3 0 5
	mov.f32 	%f1155, %f1152;
$L__tmp7975:
	mov.f32 	%f1156, %f1153;
$L__tmp7976:
	.loc	3 260 5
	bra.uni	$L__tmp7977;
$L__tmp7977:
	.loc	3 56 9
	ld.u64 	%rd792, [%SP+2880];
	st.f32 	[%rd792], %f1154;
	.loc	3 56 20
	ld.u64 	%rd793, [%SP+2880];
	st.f32 	[%rd793+4], %f1155;
	.loc	3 56 31
	ld.u64 	%rd794, [%SP+2880];
	st.f32 	[%rd794+8], %f1156;
$L__tmp7978:
	.loc	3 260 5
	ld.f32 	%f1157, [%SP+2896];
	ld.f32 	%f1158, [%SP+2900];
	ld.f32 	%f1159, [%SP+2904];
	ld.f32 	%f1160, [%SP+2908];
$L__tmp7979:
	.loc	10 28 13
	st.f32 	[%rd2+12], %f1160;
	st.f32 	[%rd2+8], %f1159;
	st.f32 	[%rd2+4], %f1158;
	st.f32 	[%rd2], %f1157;
	add.u64 	%rd795, %SP, 5776;
	.loc	10 29 5
	add.s64 	%rd40, %rd795, 16;
	.loc	10 29 70
	bra.uni	$L__tmp7980;
$L__tmp7980:
	.loc	17 559 5
	// begin inline asm
	call (%f1148), _optix_get_world_ray_direction_x, ();
	// end inline asm
$L__tmp7981:
	.loc	17 560 5
	// begin inline asm
	call (%f1149), _optix_get_world_ray_direction_y, ();
	// end inline asm
$L__tmp7982:
	.loc	17 561 5
	// begin inline asm
	call (%f1150), _optix_get_world_ray_direction_z, ();
	// end inline asm
$L__tmp7983:
	.loc	17 562 12
	{ // callseq 508, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1148;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1149;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1150;
	.param .align 4 .b8 retval0[12];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float3Efff, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32 	%f1161, [retval0+0];
	ld.param.f32 	%f1162, [retval0+4];
	ld.param.f32 	%f1163, [retval0+8];
	} // callseq 508
	st.f32 	[%SP+2824], %f1163;
	st.f32 	[%SP+2820], %f1162;
	st.f32 	[%SP+2816], %f1161;
$L__tmp7984:
	.loc	17 828 9
	bra.uni	$L__tmp7985;
$L__tmp7985:
	.loc	17 879 5
	// begin inline asm
	call (%r366), _optix_get_transform_list_size, ();
	// end inline asm
$L__tmp7986:
	.loc	17 880 5
	mov.b32 	%r367, %r366;
$L__tmp7987:
	.loc	17 828 9
	setp.eq.s32 	%p86, %r367, 0;
	not.pred 	%p87, %p86;
	@%p87 bra 	$L__BB27_96;
	bra.uni 	$L__BB27_95;

$L__BB27_95:
	.loc	10 29 27
	bra.uni	$L__tmp7988;
$L__tmp7988:
	.loc	17 829 9
	ld.f32 	%f20, [%SP+2824];
	ld.f32 	%f19, [%SP+2820];
	ld.f32 	%f18, [%SP+2816];
	mov.f32 	%f2326, %f18;
	mov.f32 	%f2327, %f19;
	mov.f32 	%f2328, %f20;
	bra.uni 	$L__BB27_188;
$L__tmp7989:

$L__BB27_96:
	.loc	17 0 9
	add.u64 	%rd796, %SP, 2832;
	mov.b64 	%rd797, %rd796;
	st.u64 	[%SP+2688], %rd797;
	add.u64 	%rd798, %SP, 2848;
	mov.b64 	%rd799, %rd798;
	st.u64 	[%SP+2696], %rd799;
	add.u64 	%rd800, %SP, 2864;
	mov.b64 	%rd801, %rd800;
	st.u64 	[%SP+2704], %rd801;
	.loc	20 332 31
	bra.uni	$L__tmp7990;
$L__tmp7990:
	.loc	17 879 5
	// begin inline asm
	call (%r368), _optix_get_transform_list_size, ();
	// end inline asm
$L__tmp7991:
	.loc	17 880 5
	mov.b32 	%r369, %r368;
$L__tmp7992:
	.loc	20 332 31
	mov.b32 	%r63, %r369;
$L__tmp7993:
	.loc	20 333 24
	bra.uni	$L__tmp7994;
$L__tmp7994:
	.loc	17 600 5
	// begin inline asm
	call (%f1164), _optix_get_ray_time, ();
	// end inline asm
$L__tmp7995:
	.loc	17 601 5
	mov.f32 	%f1165, %f1164;
$L__tmp7996:
	.loc	20 333 24
	mov.f32 	%f21, %f1165;
$L__tmp7997:
	.loc	17 832 5
	bra.uni	$L__tmp7998;
$L__tmp7998:
	.loc	20 336 25
	mov.u32 	%r370, 0;
	mov.b32 	%r64, %r370;
$L__tmp7999:
	.loc	20 336 5
	mov.u32 	%r638, %r64;
$L__tmp8000:
	bra.uni 	$L__BB27_97;

$L__BB27_97:
	mov.u32 	%r65, %r638;
$L__tmp8001:
	setp.lt.u32 	%p88, %r65, %r63;
	not.pred 	%p89, %p88;
	@%p89 bra 	$L__BB27_187;
	bra.uni 	$L__BB27_98;

$L__BB27_98:
	.loc	20 0 5
	mov.b32 	%r371, %r65;
$L__tmp8002:
	.loc	20 338 41
	bra.uni	$L__tmp8003;
$L__tmp8003:
	.loc	17 886 5
	// begin inline asm
	call (%rd828), _optix_get_transform_list_handle, (%r371);
	// end inline asm
$L__tmp8004:
	.loc	17 887 5
	mov.b64 	%rd830, %rd828;
$L__tmp8005:
	.loc	20 338 41
	mov.b64 	%rd831, %rd830;
$L__tmp8006:
	.loc	20 0 41
	add.u64 	%rd832, %SP, 2720;
	mov.b64 	%rd833, %rd832;
	st.u64 	[%SP+2640], %rd833;
	add.u64 	%rd834, %SP, 2736;
	mov.b64 	%rd835, %rd834;
	st.u64 	[%SP+2648], %rd835;
	add.u64 	%rd836, %SP, 2752;
	mov.b64 	%rd837, %rd836;
	st.u64 	[%SP+2656], %rd837;
	mov.b64 	%rd41, %rd831;
$L__tmp8007:
	mov.f32 	%f22, %f21;
$L__tmp8008:
	mov.u16 	%rs25, 0;
	mov.b16 	%rs2, %rs25;
$L__tmp8009:
	mov.b64 	%rd829, %rd41;
$L__tmp8010:
	.loc	20 284 37
	bra.uni	$L__tmp8011;
$L__tmp8011:
	.loc	17 893 5
	// begin inline asm
	call (%r372), _optix_get_transform_type_from_handle, (%rd829);
	// end inline asm
$L__tmp8012:
	.loc	17 894 5
	mov.b32 	%r373, %r372;
$L__tmp8013:
	.loc	20 284 37
	mov.b32 	%r66, %r373;
$L__tmp8014:
	.loc	20 286 5
	setp.eq.s32 	%p91, %r66, 2;
	mov.pred 	%p90, -1;
	mov.pred 	%p211, %p90;
	@%p91 bra 	$L__BB27_100;
	bra.uni 	$L__BB27_99;

$L__BB27_99:
	setp.eq.s32 	%p5, %r66, 3;
	mov.pred 	%p211, %p5;
	bra.uni 	$L__BB27_100;

$L__BB27_100:
	mov.pred 	%p6, %p211;
	not.pred 	%p92, %p6;
	@%p92 bra 	$L__BB27_159;
	bra.uni 	$L__BB27_101;

$L__BB27_101:
	.loc	20 341 9
	bra.uni	$L__tmp8015;
$L__tmp8015:
	.loc	20 288 9
	setp.eq.s32 	%p108, %r66, 2;
	not.pred 	%p109, %p108;
	@%p109 bra 	$L__BB27_126;
	bra.uni 	$L__BB27_102;

$L__BB27_102:
	.loc	20 0 9
	mov.b64 	%rd1200, %rd41;
$L__tmp8016:
	.loc	20 290 63
	bra.uni	$L__tmp8017;
$L__tmp8017:
	.loc	17 914 5
	// begin inline asm
	call (%rd1199), _optix_get_matrix_motion_transform_from_handle, (%rd1200);
	// end inline asm
$L__tmp8018:
	.loc	20 290 63
	mov.b64 	%rd1201, %rd1199;
	st.u64 	[%SP+2664], %rd1201;
	.loc	20 291 13
	ld.u64 	%rd1202, [%SP+2640];
	ld.u64 	%rd1203, [%SP+2648];
	ld.u64 	%rd1204, [%SP+2656];
	ld.u64 	%rd1205, [%SP+2664];
	mov.b64 	%rd1206, %rd1202;
	st.u64 	[%SP+2456], %rd1206;
	mov.b64 	%rd1207, %rd1203;
	st.u64 	[%SP+2464], %rd1207;
	mov.b64 	%rd1208, %rd1204;
	st.u64 	[%SP+2472], %rd1208;
	mov.b64 	%rd1209, %rd1205;
	st.u64 	[%SP+2480], %rd1209;
	mov.f32 	%f23, %f22;
$L__tmp8019:
	.loc	20 291 13
	bra.uni	$L__tmp8020;
$L__tmp8020:
	.loc	20 241 5
	ld.u64 	%rd1210, [%SP+2480];
	mov.b64 	%rd1211, %rd1210;
	st.u64 	[%SP+2320], %rd1211;
	.loc	20 241 42
	bra.uni	$L__tmp8021;
$L__tmp8021:
	.loc	20 63 18
	mov.u32 	%r489, 0;
	mov.b32 	%r67, %r489;
$L__tmp8022:
	.loc	20 63 5
	mov.u32 	%r639, %r67;
$L__tmp8023:
	bra.uni 	$L__BB27_103;

$L__BB27_103:
	mov.u32 	%r68, %r639;
$L__tmp8024:
	cvt.s64.s32 	%rd1212, %r68;
	setp.lt.u64 	%p130, %rd1212, 128;
	not.pred 	%p131, %p130;
	@%p131 bra 	$L__BB27_105;
	bra.uni 	$L__BB27_104;

$L__BB27_104:
$L__tmp8025:
	.loc	20 64 9
	cvt.s64.s32 	%rd1462, %r68;
	add.u64 	%rd1463, %SP, 2328;
	add.s64 	%rd1464, %rd1463, %rd1462;
	ld.u64 	%rd1465, [%SP+2320];
	cvt.s64.s32 	%rd1466, %r68;
	add.s64 	%rd1460, %rd1465, %rd1466;
$L__tmp8026:
	.loc	20 64 40
	bra.uni	$L__tmp8027;
$L__tmp8027:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1459, %rd1460;
	// end inline asm
$L__tmp8028:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r599,%r600,%r601,%r602}, [%rd1459];
	// end inline asm
	st.u32 	[%SP+2304], %r599;
	st.u32 	[%SP+2308], %r600;
	st.u32 	[%SP+2312], %r601;
	st.u32 	[%SP+2316], %r602;
	.loc	20 56 5
	ld.u32 	%r603, [%SP+2304];
	ld.u32 	%r604, [%SP+2308];
	ld.u32 	%r605, [%SP+2312];
	ld.u32 	%r606, [%SP+2316];
$L__tmp8029:
	.loc	20 64 40
	st.u32 	[%rd1464+12], %r606;
	st.u32 	[%rd1464+8], %r605;
	st.u32 	[%rd1464+4], %r604;
	st.u32 	[%rd1464], %r603;
$L__tmp8030:
	.loc	20 63 42
	add.s32 	%r69, %r68, 16;
$L__tmp8031:
	mov.u32 	%r639, %r69;
$L__tmp8032:
	bra.uni 	$L__BB27_103;
$L__tmp8033:

$L__BB27_105:
	.loc	20 65 5
	ld.u64 	%rd1213, [%SP+2328];
	ld.u16 	%rs33, [%SP+2336];
	ld.u16 	%rs34, [%SP+2338];
	ld.f32 	%f1695, [%SP+2340];
	ld.f32 	%f1696, [%SP+2344];
	ld.u32 	%r490, [%SP+2348];
	ld.u32 	%r491, [%SP+2352];
	ld.u32 	%r492, [%SP+2356];
	ld.f32 	%f1697, [%SP+2360];
	ld.f32 	%f1698, [%SP+2364];
	ld.f32 	%f1699, [%SP+2368];
	ld.f32 	%f1700, [%SP+2372];
	ld.f32 	%f1701, [%SP+2376];
	ld.f32 	%f1702, [%SP+2380];
	ld.f32 	%f1703, [%SP+2384];
	ld.f32 	%f1704, [%SP+2388];
	ld.f32 	%f1705, [%SP+2392];
	ld.f32 	%f1706, [%SP+2396];
	ld.f32 	%f1707, [%SP+2400];
	ld.f32 	%f1708, [%SP+2404];
	ld.f32 	%f1709, [%SP+2408];
	ld.f32 	%f1710, [%SP+2412];
	ld.f32 	%f1711, [%SP+2416];
	ld.f32 	%f1712, [%SP+2420];
	ld.f32 	%f1713, [%SP+2424];
	ld.f32 	%f1714, [%SP+2428];
	ld.f32 	%f1715, [%SP+2432];
	ld.f32 	%f1716, [%SP+2436];
	ld.f32 	%f1717, [%SP+2440];
	ld.f32 	%f1718, [%SP+2444];
	ld.f32 	%f1719, [%SP+2448];
	ld.f32 	%f1720, [%SP+2452];
$L__tmp8034:
	.loc	20 241 42
	st.f32 	[%SP+2636], %f1720;
	st.f32 	[%SP+2632], %f1719;
	st.f32 	[%SP+2628], %f1718;
	st.f32 	[%SP+2624], %f1717;
	st.f32 	[%SP+2620], %f1716;
	st.f32 	[%SP+2616], %f1715;
	st.f32 	[%SP+2612], %f1714;
	st.f32 	[%SP+2608], %f1713;
	st.f32 	[%SP+2604], %f1712;
	st.f32 	[%SP+2600], %f1711;
	st.f32 	[%SP+2596], %f1710;
	st.f32 	[%SP+2592], %f1709;
	st.f32 	[%SP+2588], %f1708;
	st.f32 	[%SP+2584], %f1707;
	st.f32 	[%SP+2580], %f1706;
	st.f32 	[%SP+2576], %f1705;
	st.f32 	[%SP+2572], %f1704;
	st.f32 	[%SP+2568], %f1703;
	st.f32 	[%SP+2564], %f1702;
	st.f32 	[%SP+2560], %f1701;
	st.f32 	[%SP+2556], %f1700;
	st.f32 	[%SP+2552], %f1699;
	st.f32 	[%SP+2548], %f1698;
	st.f32 	[%SP+2544], %f1697;
	st.u32 	[%SP+2540], %r492;
	st.u32 	[%SP+2536], %r491;
	st.u32 	[%SP+2532], %r490;
	st.f32 	[%SP+2528], %f1696;
	st.f32 	[%SP+2524], %f1695;
	st.u16 	[%SP+2522], %rs34;
	st.u16 	[%SP+2520], %rs33;
	st.u64 	[%SP+2512], %rd1213;
	add.u64 	%rd1214, %SP, 2512;
	add.s64 	%rd1215, %rd1214, 8;
	ld.u16 	%rs35, [%rd1215+2];
	ld.f32 	%f1721, [%rd1215+4];
	ld.f32 	%f1722, [%rd1215+8];
	ld.u16 	%rs36, [%SP+2520];
	st.f32 	[%SP+2496], %f1722;
	st.f32 	[%SP+2492], %f1721;
	st.u16 	[%SP+2490], %rs35;
	st.u16 	[%SP+2488], %rs36;
	add.u64 	%rd1216, %SP, 2500;
	mov.b64 	%rd1217, %rd1216;
$L__tmp8035:
	.loc	20 0 42
	add.u64 	%rd1218, %SP, 2504;
	mov.b64 	%rd1219, %rd1218;
$L__tmp8036:
	add.u64 	%rd1220, %SP, 2488;
	mov.b64 	%rd1221, %rd1220;
	st.u64 	[%SP+2288], %rd1221;
	mov.f32 	%f1723, %f23;
$L__tmp8037:
	.loc	20 241 5
	bra.uni	$L__tmp8038;
$L__tmp8038:
	.loc	20 217 27
	ld.u64 	%rd1222, [%SP+2288];
	ld.f32 	%f1724, [%rd1222+4];
	mov.f32 	%f1725, %f1724;
$L__tmp8039:
	.loc	20 218 25
	ld.u64 	%rd1223, [%SP+2288];
	ld.f32 	%f1726, [%rd1223+8];
	mov.f32 	%f1727, %f1726;
$L__tmp8040:
	.loc	20 219 30
	ld.u64 	%rd1224, [%SP+2288];
	ld.u16 	%rs37, [%rd1224];
	cvt.u32.u16 	%r493, %rs37;
	sub.s32 	%r494, %r493, 1;
	cvt.rn.f32.s32 	%f1728, %r494;
$L__tmp8041:
	.loc	20 224 22
	sub.f32 	%f1729, %f1723, %f1725;
	mul.f32 	%f1730, %f1729, %f1728;
	sub.f32 	%f1731, %f1727, %f1725;
	div.rn.f32 	%f1732, %f1730, %f1731;
	.loc	20 224 34
	{ // callseq 526, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1728;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1732;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3minEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f1733, [retval0+0];
	} // callseq 526
	.loc	20 224 24
	mov.f32 	%f1734, 0f00000000;
	{ // callseq 527, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1734;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1733;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3maxEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f1735, [retval0+0];
$L__tmp8042:
	} // callseq 527
	.loc	20 225 26
	{ // callseq 528, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1735;
	.param .b32 retval0;
	call.uni (retval0), 
	floorf, 
	(
	param0
	);
	ld.param.f32 	%f1736, [retval0+0];
$L__tmp8043:
	} // callseq 528
	.loc	20 227 5
	sub.f32 	%f1737, %f1735, %f1736;
	st.f32 	[%rd1217], %f1737;
	.loc	20 228 5
	cvt.rzi.s32.f32 	%r495, %f1736;
	st.u32 	[%rd1219], %r495;
$L__tmp8044:
	.loc	20 244 29
	ld.u64 	%rd1225, [%SP+2480];
	add.s64 	%rd1226, %rd1225, 32;
	ld.u32 	%r496, [%SP+2504];
	cvt.s64.s32 	%rd1227, %r496;
	mul.lo.s64 	%rd1228, %rd1227, 48;
	add.s64 	%rd1229, %rd1226, %rd1228;
$L__tmp8045:
	.loc	20 247 5
	ld.u64 	%rd1230, [%SP+2456];
	ld.u64 	%rd1231, [%SP+2464];
	ld.u64 	%rd1232, [%SP+2472];
	ld.f32 	%f1738, [%SP+2500];
	mov.b64 	%rd1233, %rd1230;
	st.u64 	[%SP+2112], %rd1233;
	mov.b64 	%rd1234, %rd1231;
	st.u64 	[%SP+2120], %rd1234;
	mov.b64 	%rd1235, %rd1232;
	st.u64 	[%SP+2128], %rd1235;
	mov.b64 	%rd1236, %rd1229;
	st.u64 	[%SP+2136], %rd1236;
	mov.f32 	%f24, %f1738;
$L__tmp8046:
	.loc	20 247 5
	bra.uni	$L__tmp8047;
$L__tmp8047:
	.loc	20 172 5
	ld.u64 	%rd42, [%SP+2112];
	ld.u64 	%rd1237, [%SP+2136];
	mov.b64 	%rd1238, %rd1237;
	st.u64 	[%SP+2080], %rd1238;
	.loc	20 172 10
	bra.uni	$L__tmp8048;
$L__tmp8048:
	.loc	20 63 18
	mov.u32 	%r497, 0;
	mov.b32 	%r70, %r497;
$L__tmp8049:
	.loc	20 63 5
	mov.u32 	%r640, %r70;
$L__tmp8050:
	bra.uni 	$L__BB27_106;

$L__BB27_106:
	mov.u32 	%r71, %r640;
$L__tmp8051:
	cvt.s64.s32 	%rd1239, %r71;
	setp.lt.u64 	%p132, %rd1239, 16;
	not.pred 	%p133, %p132;
	@%p133 bra 	$L__BB27_108;
	bra.uni 	$L__BB27_107;

$L__BB27_107:
$L__tmp8052:
	.loc	20 64 9
	cvt.s64.s32 	%rd1454, %r71;
	add.u64 	%rd1455, %SP, 2096;
	add.s64 	%rd1456, %rd1455, %rd1454;
	ld.u64 	%rd1457, [%SP+2080];
	cvt.s64.s32 	%rd1458, %r71;
	add.s64 	%rd1452, %rd1457, %rd1458;
$L__tmp8053:
	.loc	20 64 40
	bra.uni	$L__tmp8054;
$L__tmp8054:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1451, %rd1452;
	// end inline asm
$L__tmp8055:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r591,%r592,%r593,%r594}, [%rd1451];
	// end inline asm
	st.u32 	[%SP+2064], %r591;
	st.u32 	[%SP+2068], %r592;
	st.u32 	[%SP+2072], %r593;
	st.u32 	[%SP+2076], %r594;
	.loc	20 56 5
	ld.u32 	%r595, [%SP+2064];
	ld.u32 	%r596, [%SP+2068];
	ld.u32 	%r597, [%SP+2072];
	ld.u32 	%r598, [%SP+2076];
$L__tmp8056:
	.loc	20 64 40
	st.u32 	[%rd1456+12], %r598;
	st.u32 	[%rd1456+8], %r597;
	st.u32 	[%rd1456+4], %r596;
	st.u32 	[%rd1456], %r595;
$L__tmp8057:
	.loc	20 63 42
	add.s32 	%r72, %r71, 16;
$L__tmp8058:
	mov.u32 	%r640, %r72;
$L__tmp8059:
	bra.uni 	$L__BB27_106;
$L__tmp8060:

$L__BB27_108:
	.loc	20 65 5
	ld.f32 	%f1739, [%SP+2096];
	ld.f32 	%f1740, [%SP+2100];
	ld.f32 	%f1741, [%SP+2104];
	ld.f32 	%f1742, [%SP+2108];
$L__tmp8061:
	.loc	20 172 10
	st.f32 	[%rd42+12], %f1742;
	st.f32 	[%rd42+8], %f1741;
	st.f32 	[%rd42+4], %f1740;
	st.f32 	[%rd42], %f1739;
	.loc	20 173 5
	ld.u64 	%rd43, [%SP+2120];
	ld.u64 	%rd1240, [%SP+2136];
	add.s64 	%rd44, %rd1240, 16;
$L__tmp8062:
	.loc	20 173 10
	bra.uni	$L__tmp8063;
$L__tmp8063:
	.loc	20 63 18
	mov.u32 	%r498, 0;
	mov.b32 	%r73, %r498;
$L__tmp8064:
	.loc	20 63 5
	mov.u32 	%r641, %r73;
$L__tmp8065:
	bra.uni 	$L__BB27_109;

$L__BB27_109:
	mov.u32 	%r74, %r641;
$L__tmp8066:
	cvt.s64.s32 	%rd1241, %r74;
	setp.lt.u64 	%p134, %rd1241, 16;
	not.pred 	%p135, %p134;
	@%p135 bra 	$L__BB27_111;
	bra.uni 	$L__BB27_110;

$L__BB27_110:
$L__tmp8067:
	.loc	20 64 9
	cvt.s64.s32 	%rd1447, %r74;
	add.u64 	%rd1448, %SP, 2048;
	add.s64 	%rd1449, %rd1448, %rd1447;
	cvt.s64.s32 	%rd1450, %r74;
	add.s64 	%rd1445, %rd44, %rd1450;
$L__tmp8068:
	.loc	20 64 40
	bra.uni	$L__tmp8069;
$L__tmp8069:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1444, %rd1445;
	// end inline asm
$L__tmp8070:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r583,%r584,%r585,%r586}, [%rd1444];
	// end inline asm
	st.u32 	[%SP+2032], %r583;
	st.u32 	[%SP+2036], %r584;
	st.u32 	[%SP+2040], %r585;
	st.u32 	[%SP+2044], %r586;
	.loc	20 56 5
	ld.u32 	%r587, [%SP+2032];
	ld.u32 	%r588, [%SP+2036];
	ld.u32 	%r589, [%SP+2040];
	ld.u32 	%r590, [%SP+2044];
$L__tmp8071:
	.loc	20 64 40
	st.u32 	[%rd1449+12], %r590;
	st.u32 	[%rd1449+8], %r589;
	st.u32 	[%rd1449+4], %r588;
	st.u32 	[%rd1449], %r587;
$L__tmp8072:
	.loc	20 63 42
	add.s32 	%r75, %r74, 16;
$L__tmp8073:
	mov.u32 	%r641, %r75;
$L__tmp8074:
	bra.uni 	$L__BB27_109;
$L__tmp8075:

$L__BB27_111:
	.loc	20 65 5
	ld.f32 	%f1743, [%SP+2048];
	ld.f32 	%f1744, [%SP+2052];
	ld.f32 	%f1745, [%SP+2056];
	ld.f32 	%f1746, [%SP+2060];
$L__tmp8076:
	.loc	20 173 10
	st.f32 	[%rd43+12], %f1746;
	st.f32 	[%rd43+8], %f1745;
	st.f32 	[%rd43+4], %f1744;
	st.f32 	[%rd43], %f1743;
	.loc	20 174 5
	ld.u64 	%rd45, [%SP+2128];
	ld.u64 	%rd1242, [%SP+2136];
	add.s64 	%rd46, %rd1242, 32;
$L__tmp8077:
	.loc	20 174 10
	bra.uni	$L__tmp8078;
$L__tmp8078:
	.loc	20 63 18
	mov.u32 	%r499, 0;
	mov.b32 	%r76, %r499;
$L__tmp8079:
	.loc	20 63 5
	mov.u32 	%r642, %r76;
$L__tmp8080:
	bra.uni 	$L__BB27_112;

$L__BB27_112:
	mov.u32 	%r77, %r642;
$L__tmp8081:
	cvt.s64.s32 	%rd1243, %r77;
	setp.lt.u64 	%p136, %rd1243, 16;
	not.pred 	%p137, %p136;
	@%p137 bra 	$L__BB27_114;
	bra.uni 	$L__BB27_113;

$L__BB27_113:
$L__tmp8082:
	.loc	20 64 9
	cvt.s64.s32 	%rd1440, %r77;
	add.u64 	%rd1441, %SP, 2016;
	add.s64 	%rd1442, %rd1441, %rd1440;
	cvt.s64.s32 	%rd1443, %r77;
	add.s64 	%rd1438, %rd46, %rd1443;
$L__tmp8083:
	.loc	20 64 40
	bra.uni	$L__tmp8084;
$L__tmp8084:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1437, %rd1438;
	// end inline asm
$L__tmp8085:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r575,%r576,%r577,%r578}, [%rd1437];
	// end inline asm
	st.u32 	[%SP+2000], %r575;
	st.u32 	[%SP+2004], %r576;
	st.u32 	[%SP+2008], %r577;
	st.u32 	[%SP+2012], %r578;
	.loc	20 56 5
	ld.u32 	%r579, [%SP+2000];
	ld.u32 	%r580, [%SP+2004];
	ld.u32 	%r581, [%SP+2008];
	ld.u32 	%r582, [%SP+2012];
$L__tmp8086:
	.loc	20 64 40
	st.u32 	[%rd1442+12], %r582;
	st.u32 	[%rd1442+8], %r581;
	st.u32 	[%rd1442+4], %r580;
	st.u32 	[%rd1442], %r579;
$L__tmp8087:
	.loc	20 63 42
	add.s32 	%r78, %r77, 16;
$L__tmp8088:
	mov.u32 	%r642, %r78;
$L__tmp8089:
	bra.uni 	$L__BB27_112;
$L__tmp8090:

$L__BB27_114:
	.loc	20 65 5
	ld.f32 	%f1747, [%SP+2016];
	ld.f32 	%f1748, [%SP+2020];
	ld.f32 	%f1749, [%SP+2024];
	ld.f32 	%f1750, [%SP+2028];
$L__tmp8091:
	.loc	20 174 10
	st.f32 	[%rd45+12], %f1750;
	st.f32 	[%rd45+8], %f1749;
	st.f32 	[%rd45+4], %f1748;
	st.f32 	[%rd45], %f1747;
	.loc	20 177 5
	setp.gt.f32 	%p138, %f24, 0f00000000;
	not.pred 	%p139, %p138;
	@%p139 bra 	$L__BB27_125;
	bra.uni 	$L__BB27_115;

$L__BB27_115:
$L__tmp8092:
	.loc	20 179 24
	mov.f32 	%f1751, 0f3F800000;
	sub.f32 	%f25, %f1751, %f24;
$L__tmp8093:
	.loc	20 180 9
	ld.u64 	%rd47, [%SP+2112];
	ld.u64 	%rd1244, [%SP+2112];
	mov.b64 	%rd1245, %rd1244;
	st.u64 	[%SP+1984], %rd1245;
	mov.f32 	%f1752, %f25;
$L__tmp8094:
	.loc	20 180 30
	bra.uni	$L__tmp8095;
$L__tmp8095:
	.loc	20 45 5
	ld.u64 	%rd1246, [%SP+1984];
	ld.f32 	%f1753, [%rd1246];
	mul.f32 	%f1754, %f1753, %f1752;
	ld.u64 	%rd1247, [%SP+1984];
	ld.f32 	%f1755, [%rd1247+4];
	mul.f32 	%f1756, %f1755, %f1752;
	ld.u64 	%rd1248, [%SP+1984];
	ld.f32 	%f1757, [%rd1248+8];
	mul.f32 	%f1758, %f1757, %f1752;
	ld.u64 	%rd1249, [%SP+1984];
	ld.f32 	%f1759, [%rd1249+12];
	mul.f32 	%f1760, %f1759, %f1752;
$L__tmp8096:
	.loc	20 45 12
	{ // callseq 529, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1754;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1756;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1758;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1760;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1761, %f1762, %f1763, %f1764}, [retval0+0];
	} // callseq 529
$L__tmp8097:
	.loc	20 180 30
	st.f32 	[%SP+2156], %f1764;
	st.f32 	[%SP+2152], %f1763;
	st.f32 	[%SP+2148], %f1762;
	st.f32 	[%SP+2144], %f1761;
	ld.u64 	%rd1250, [%SP+2136];
	add.s64 	%rd48, %rd1250, 48;
$L__tmp8098:
	.loc	20 180 72
	bra.uni	$L__tmp8099;
$L__tmp8099:
	.loc	20 63 18
	mov.u32 	%r500, 0;
	mov.b32 	%r79, %r500;
$L__tmp8100:
	.loc	20 63 5
	mov.u32 	%r643, %r79;
$L__tmp8101:
	bra.uni 	$L__BB27_116;

$L__BB27_116:
	mov.u32 	%r80, %r643;
$L__tmp8102:
	cvt.s64.s32 	%rd1251, %r80;
	setp.lt.u64 	%p140, %rd1251, 16;
	not.pred 	%p141, %p140;
	@%p141 bra 	$L__BB27_118;
	bra.uni 	$L__BB27_117;

$L__BB27_117:
$L__tmp8103:
	.loc	20 64 9
	cvt.s64.s32 	%rd1433, %r80;
	add.u64 	%rd1434, %SP, 1968;
	add.s64 	%rd1435, %rd1434, %rd1433;
	cvt.s64.s32 	%rd1436, %r80;
	add.s64 	%rd1431, %rd48, %rd1436;
$L__tmp8104:
	.loc	20 64 40
	bra.uni	$L__tmp8105;
$L__tmp8105:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1430, %rd1431;
	// end inline asm
$L__tmp8106:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r567,%r568,%r569,%r570}, [%rd1430];
	// end inline asm
	st.u32 	[%SP+1952], %r567;
	st.u32 	[%SP+1956], %r568;
	st.u32 	[%SP+1960], %r569;
	st.u32 	[%SP+1964], %r570;
	.loc	20 56 5
	ld.u32 	%r571, [%SP+1952];
	ld.u32 	%r572, [%SP+1956];
	ld.u32 	%r573, [%SP+1960];
	ld.u32 	%r574, [%SP+1964];
$L__tmp8107:
	.loc	20 64 40
	st.u32 	[%rd1435+12], %r574;
	st.u32 	[%rd1435+8], %r573;
	st.u32 	[%rd1435+4], %r572;
	st.u32 	[%rd1435], %r571;
$L__tmp8108:
	.loc	20 63 42
	add.s32 	%r81, %r80, 16;
$L__tmp8109:
	mov.u32 	%r643, %r81;
$L__tmp8110:
	bra.uni 	$L__BB27_116;
$L__tmp8111:

$L__BB27_118:
	.loc	20 65 5
	ld.f32 	%f1765, [%SP+1968];
	ld.f32 	%f1766, [%SP+1972];
	ld.f32 	%f1767, [%SP+1976];
	ld.f32 	%f1768, [%SP+1980];
$L__tmp8112:
	.loc	20 180 72
	st.f32 	[%SP+2188], %f1768;
	st.f32 	[%SP+2184], %f1767;
	st.f32 	[%SP+2180], %f1766;
	st.f32 	[%SP+2176], %f1765;
	add.u64 	%rd1252, %SP, 2176;
	mov.b64 	%rd1253, %rd1252;
	st.u64 	[%SP+1944], %rd1253;
	mov.f32 	%f1769, %f24;
$L__tmp8113:
	.loc	20 180 56
	bra.uni	$L__tmp8114;
$L__tmp8114:
	.loc	20 45 5
	ld.u64 	%rd1254, [%SP+1944];
	ld.f32 	%f1770, [%rd1254];
	mul.f32 	%f1771, %f1770, %f1769;
	ld.u64 	%rd1255, [%SP+1944];
	ld.f32 	%f1772, [%rd1255+4];
	mul.f32 	%f1773, %f1772, %f1769;
	ld.u64 	%rd1256, [%SP+1944];
	ld.f32 	%f1774, [%rd1256+8];
	mul.f32 	%f1775, %f1774, %f1769;
	ld.u64 	%rd1257, [%SP+1944];
	ld.f32 	%f1776, [%rd1257+12];
	mul.f32 	%f1777, %f1776, %f1769;
$L__tmp8115:
	.loc	20 45 12
	{ // callseq 530, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1771;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1773;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1775;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1777;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1778, %f1779, %f1780, %f1781}, [retval0+0];
	} // callseq 530
$L__tmp8116:
	.loc	20 180 56
	st.f32 	[%SP+2172], %f1781;
	st.f32 	[%SP+2168], %f1780;
	st.f32 	[%SP+2164], %f1779;
	st.f32 	[%SP+2160], %f1778;
	add.u64 	%rd1258, %SP, 2144;
	mov.b64 	%rd1259, %rd1258;
	st.u64 	[%SP+1928], %rd1259;
	add.u64 	%rd1260, %SP, 2160;
	mov.b64 	%rd1261, %rd1260;
	st.u64 	[%SP+1936], %rd1261;
	.loc	20 180 14
	bra.uni	$L__tmp8117;
$L__tmp8117:
	.loc	20 40 5
	ld.u64 	%rd1262, [%SP+1928];
	ld.f32 	%f1782, [%rd1262];
	ld.u64 	%rd1263, [%SP+1936];
	ld.f32 	%f1783, [%rd1263];
	add.f32 	%f1784, %f1782, %f1783;
	ld.u64 	%rd1264, [%SP+1928];
	ld.f32 	%f1785, [%rd1264+4];
	ld.u64 	%rd1265, [%SP+1936];
	ld.f32 	%f1786, [%rd1265+4];
	add.f32 	%f1787, %f1785, %f1786;
	ld.u64 	%rd1266, [%SP+1928];
	ld.f32 	%f1788, [%rd1266+8];
	ld.u64 	%rd1267, [%SP+1936];
	ld.f32 	%f1789, [%rd1267+8];
	add.f32 	%f1790, %f1788, %f1789;
	ld.u64 	%rd1268, [%SP+1928];
	ld.f32 	%f1791, [%rd1268+12];
	ld.u64 	%rd1269, [%SP+1936];
	ld.f32 	%f1792, [%rd1269+12];
	add.f32 	%f1793, %f1791, %f1792;
$L__tmp8118:
	.loc	20 40 12
	{ // callseq 531, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1784;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1787;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1790;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1793;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1794, %f1795, %f1796, %f1797}, [retval0+0];
	} // callseq 531
$L__tmp8119:
	.loc	20 180 14
	st.f32 	[%rd47+12], %f1797;
	st.f32 	[%rd47+8], %f1796;
	st.f32 	[%rd47+4], %f1795;
	st.f32 	[%rd47], %f1794;
	.loc	20 181 9
	ld.u64 	%rd49, [%SP+2120];
	ld.u64 	%rd1270, [%SP+2120];
	mov.b64 	%rd1271, %rd1270;
	st.u64 	[%SP+1920], %rd1271;
	mov.f32 	%f1798, %f25;
$L__tmp8120:
	.loc	20 181 30
	bra.uni	$L__tmp8121;
$L__tmp8121:
	.loc	20 45 5
	ld.u64 	%rd1272, [%SP+1920];
	ld.f32 	%f1799, [%rd1272];
	mul.f32 	%f1800, %f1799, %f1798;
	ld.u64 	%rd1273, [%SP+1920];
	ld.f32 	%f1801, [%rd1273+4];
	mul.f32 	%f1802, %f1801, %f1798;
	ld.u64 	%rd1274, [%SP+1920];
	ld.f32 	%f1803, [%rd1274+8];
	mul.f32 	%f1804, %f1803, %f1798;
	ld.u64 	%rd1275, [%SP+1920];
	ld.f32 	%f1805, [%rd1275+12];
	mul.f32 	%f1806, %f1805, %f1798;
$L__tmp8122:
	.loc	20 45 12
	{ // callseq 532, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1800;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1802;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1804;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1806;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1807, %f1808, %f1809, %f1810}, [retval0+0];
	} // callseq 532
$L__tmp8123:
	.loc	20 181 30
	st.f32 	[%SP+2204], %f1810;
	st.f32 	[%SP+2200], %f1809;
	st.f32 	[%SP+2196], %f1808;
	st.f32 	[%SP+2192], %f1807;
	ld.u64 	%rd1276, [%SP+2136];
	add.s64 	%rd50, %rd1276, 64;
$L__tmp8124:
	.loc	20 181 72
	bra.uni	$L__tmp8125;
$L__tmp8125:
	.loc	20 63 18
	mov.u32 	%r501, 0;
	mov.b32 	%r82, %r501;
$L__tmp8126:
	.loc	20 63 5
	mov.u32 	%r644, %r82;
$L__tmp8127:
	bra.uni 	$L__BB27_119;

$L__BB27_119:
	mov.u32 	%r83, %r644;
$L__tmp8128:
	cvt.s64.s32 	%rd1277, %r83;
	setp.lt.u64 	%p142, %rd1277, 16;
	not.pred 	%p143, %p142;
	@%p143 bra 	$L__BB27_121;
	bra.uni 	$L__BB27_120;

$L__BB27_120:
$L__tmp8129:
	.loc	20 64 9
	cvt.s64.s32 	%rd1426, %r83;
	add.u64 	%rd1427, %SP, 1904;
	add.s64 	%rd1428, %rd1427, %rd1426;
	cvt.s64.s32 	%rd1429, %r83;
	add.s64 	%rd1424, %rd50, %rd1429;
$L__tmp8130:
	.loc	20 64 40
	bra.uni	$L__tmp8131;
$L__tmp8131:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1423, %rd1424;
	// end inline asm
$L__tmp8132:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r559,%r560,%r561,%r562}, [%rd1423];
	// end inline asm
	st.u32 	[%SP+1888], %r559;
	st.u32 	[%SP+1892], %r560;
	st.u32 	[%SP+1896], %r561;
	st.u32 	[%SP+1900], %r562;
	.loc	20 56 5
	ld.u32 	%r563, [%SP+1888];
	ld.u32 	%r564, [%SP+1892];
	ld.u32 	%r565, [%SP+1896];
	ld.u32 	%r566, [%SP+1900];
$L__tmp8133:
	.loc	20 64 40
	st.u32 	[%rd1428+12], %r566;
	st.u32 	[%rd1428+8], %r565;
	st.u32 	[%rd1428+4], %r564;
	st.u32 	[%rd1428], %r563;
$L__tmp8134:
	.loc	20 63 42
	add.s32 	%r84, %r83, 16;
$L__tmp8135:
	mov.u32 	%r644, %r84;
$L__tmp8136:
	bra.uni 	$L__BB27_119;
$L__tmp8137:

$L__BB27_121:
	.loc	20 65 5
	ld.f32 	%f1811, [%SP+1904];
	ld.f32 	%f1812, [%SP+1908];
	ld.f32 	%f1813, [%SP+1912];
	ld.f32 	%f1814, [%SP+1916];
$L__tmp8138:
	.loc	20 181 72
	st.f32 	[%SP+2236], %f1814;
	st.f32 	[%SP+2232], %f1813;
	st.f32 	[%SP+2228], %f1812;
	st.f32 	[%SP+2224], %f1811;
	add.u64 	%rd1278, %SP, 2224;
	mov.b64 	%rd1279, %rd1278;
	st.u64 	[%SP+1880], %rd1279;
	mov.f32 	%f1815, %f24;
$L__tmp8139:
	.loc	20 181 56
	bra.uni	$L__tmp8140;
$L__tmp8140:
	.loc	20 45 5
	ld.u64 	%rd1280, [%SP+1880];
	ld.f32 	%f1816, [%rd1280];
	mul.f32 	%f1817, %f1816, %f1815;
	ld.u64 	%rd1281, [%SP+1880];
	ld.f32 	%f1818, [%rd1281+4];
	mul.f32 	%f1819, %f1818, %f1815;
	ld.u64 	%rd1282, [%SP+1880];
	ld.f32 	%f1820, [%rd1282+8];
	mul.f32 	%f1821, %f1820, %f1815;
	ld.u64 	%rd1283, [%SP+1880];
	ld.f32 	%f1822, [%rd1283+12];
	mul.f32 	%f1823, %f1822, %f1815;
$L__tmp8141:
	.loc	20 45 12
	{ // callseq 533, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1817;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1819;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1821;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1823;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1824, %f1825, %f1826, %f1827}, [retval0+0];
	} // callseq 533
$L__tmp8142:
	.loc	20 181 56
	st.f32 	[%SP+2220], %f1827;
	st.f32 	[%SP+2216], %f1826;
	st.f32 	[%SP+2212], %f1825;
	st.f32 	[%SP+2208], %f1824;
	add.u64 	%rd1284, %SP, 2192;
	mov.b64 	%rd1285, %rd1284;
	st.u64 	[%SP+1864], %rd1285;
	add.u64 	%rd1286, %SP, 2208;
	mov.b64 	%rd1287, %rd1286;
	st.u64 	[%SP+1872], %rd1287;
	.loc	20 181 14
	bra.uni	$L__tmp8143;
$L__tmp8143:
	.loc	20 40 5
	ld.u64 	%rd1288, [%SP+1864];
	ld.f32 	%f1828, [%rd1288];
	ld.u64 	%rd1289, [%SP+1872];
	ld.f32 	%f1829, [%rd1289];
	add.f32 	%f1830, %f1828, %f1829;
	ld.u64 	%rd1290, [%SP+1864];
	ld.f32 	%f1831, [%rd1290+4];
	ld.u64 	%rd1291, [%SP+1872];
	ld.f32 	%f1832, [%rd1291+4];
	add.f32 	%f1833, %f1831, %f1832;
	ld.u64 	%rd1292, [%SP+1864];
	ld.f32 	%f1834, [%rd1292+8];
	ld.u64 	%rd1293, [%SP+1872];
	ld.f32 	%f1835, [%rd1293+8];
	add.f32 	%f1836, %f1834, %f1835;
	ld.u64 	%rd1294, [%SP+1864];
	ld.f32 	%f1837, [%rd1294+12];
	ld.u64 	%rd1295, [%SP+1872];
	ld.f32 	%f1838, [%rd1295+12];
	add.f32 	%f1839, %f1837, %f1838;
$L__tmp8144:
	.loc	20 40 12
	{ // callseq 534, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1830;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1833;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1836;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1839;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1840, %f1841, %f1842, %f1843}, [retval0+0];
	} // callseq 534
$L__tmp8145:
	.loc	20 181 14
	st.f32 	[%rd49+12], %f1843;
	st.f32 	[%rd49+8], %f1842;
	st.f32 	[%rd49+4], %f1841;
	st.f32 	[%rd49], %f1840;
	.loc	20 182 9
	ld.u64 	%rd51, [%SP+2128];
	ld.u64 	%rd1296, [%SP+2128];
	mov.b64 	%rd1297, %rd1296;
	st.u64 	[%SP+1856], %rd1297;
	mov.f32 	%f1844, %f25;
$L__tmp8146:
	.loc	20 182 30
	bra.uni	$L__tmp8147;
$L__tmp8147:
	.loc	20 45 5
	ld.u64 	%rd1298, [%SP+1856];
	ld.f32 	%f1845, [%rd1298];
	mul.f32 	%f1846, %f1845, %f1844;
	ld.u64 	%rd1299, [%SP+1856];
	ld.f32 	%f1847, [%rd1299+4];
	mul.f32 	%f1848, %f1847, %f1844;
	ld.u64 	%rd1300, [%SP+1856];
	ld.f32 	%f1849, [%rd1300+8];
	mul.f32 	%f1850, %f1849, %f1844;
	ld.u64 	%rd1301, [%SP+1856];
	ld.f32 	%f1851, [%rd1301+12];
	mul.f32 	%f1852, %f1851, %f1844;
$L__tmp8148:
	.loc	20 45 12
	{ // callseq 535, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1846;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1848;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1850;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1852;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1853, %f1854, %f1855, %f1856}, [retval0+0];
	} // callseq 535
$L__tmp8149:
	.loc	20 182 30
	st.f32 	[%SP+2252], %f1856;
	st.f32 	[%SP+2248], %f1855;
	st.f32 	[%SP+2244], %f1854;
	st.f32 	[%SP+2240], %f1853;
	ld.u64 	%rd1302, [%SP+2136];
	add.s64 	%rd52, %rd1302, 80;
$L__tmp8150:
	.loc	20 182 72
	bra.uni	$L__tmp8151;
$L__tmp8151:
	.loc	20 63 18
	mov.u32 	%r502, 0;
	mov.b32 	%r85, %r502;
$L__tmp8152:
	.loc	20 63 5
	mov.u32 	%r645, %r85;
$L__tmp8153:
	bra.uni 	$L__BB27_122;

$L__BB27_122:
	mov.u32 	%r86, %r645;
$L__tmp8154:
	cvt.s64.s32 	%rd1303, %r86;
	setp.lt.u64 	%p144, %rd1303, 16;
	not.pred 	%p145, %p144;
	@%p145 bra 	$L__BB27_124;
	bra.uni 	$L__BB27_123;

$L__BB27_123:
$L__tmp8155:
	.loc	20 64 9
	cvt.s64.s32 	%rd1419, %r86;
	add.u64 	%rd1420, %SP, 1840;
	add.s64 	%rd1421, %rd1420, %rd1419;
	cvt.s64.s32 	%rd1422, %r86;
	add.s64 	%rd1417, %rd52, %rd1422;
$L__tmp8156:
	.loc	20 64 40
	bra.uni	$L__tmp8157;
$L__tmp8157:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1416, %rd1417;
	// end inline asm
$L__tmp8158:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r551,%r552,%r553,%r554}, [%rd1416];
	// end inline asm
	st.u32 	[%SP+1824], %r551;
	st.u32 	[%SP+1828], %r552;
	st.u32 	[%SP+1832], %r553;
	st.u32 	[%SP+1836], %r554;
	.loc	20 56 5
	ld.u32 	%r555, [%SP+1824];
	ld.u32 	%r556, [%SP+1828];
	ld.u32 	%r557, [%SP+1832];
	ld.u32 	%r558, [%SP+1836];
$L__tmp8159:
	.loc	20 64 40
	st.u32 	[%rd1421+12], %r558;
	st.u32 	[%rd1421+8], %r557;
	st.u32 	[%rd1421+4], %r556;
	st.u32 	[%rd1421], %r555;
$L__tmp8160:
	.loc	20 63 42
	add.s32 	%r87, %r86, 16;
$L__tmp8161:
	mov.u32 	%r645, %r87;
$L__tmp8162:
	bra.uni 	$L__BB27_122;
$L__tmp8163:

$L__BB27_124:
	.loc	20 65 5
	ld.f32 	%f1857, [%SP+1840];
	ld.f32 	%f1858, [%SP+1844];
	ld.f32 	%f1859, [%SP+1848];
	ld.f32 	%f1860, [%SP+1852];
$L__tmp8164:
	.loc	20 182 72
	st.f32 	[%SP+2284], %f1860;
	st.f32 	[%SP+2280], %f1859;
	st.f32 	[%SP+2276], %f1858;
	st.f32 	[%SP+2272], %f1857;
	add.u64 	%rd1304, %SP, 2272;
	mov.b64 	%rd1305, %rd1304;
	st.u64 	[%SP+1808], %rd1305;
	mov.f32 	%f1861, %f24;
$L__tmp8165:
	.loc	20 182 56
	bra.uni	$L__tmp8166;
$L__tmp8166:
	.loc	20 45 5
	ld.u64 	%rd1306, [%SP+1808];
	ld.f32 	%f1862, [%rd1306];
	mul.f32 	%f1863, %f1862, %f1861;
	ld.u64 	%rd1307, [%SP+1808];
	ld.f32 	%f1864, [%rd1307+4];
	mul.f32 	%f1865, %f1864, %f1861;
	ld.u64 	%rd1308, [%SP+1808];
	ld.f32 	%f1866, [%rd1308+8];
	mul.f32 	%f1867, %f1866, %f1861;
	ld.u64 	%rd1309, [%SP+1808];
	ld.f32 	%f1868, [%rd1309+12];
	mul.f32 	%f1869, %f1868, %f1861;
$L__tmp8167:
	.loc	20 45 12
	{ // callseq 536, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1863;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1865;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1867;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1869;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1870, %f1871, %f1872, %f1873}, [retval0+0];
	} // callseq 536
$L__tmp8168:
	.loc	20 182 56
	st.f32 	[%SP+2268], %f1873;
	st.f32 	[%SP+2264], %f1872;
	st.f32 	[%SP+2260], %f1871;
	st.f32 	[%SP+2256], %f1870;
	add.u64 	%rd1310, %SP, 2240;
	mov.b64 	%rd1311, %rd1310;
	st.u64 	[%SP+1792], %rd1311;
	add.u64 	%rd1312, %SP, 2256;
	mov.b64 	%rd1313, %rd1312;
	st.u64 	[%SP+1800], %rd1313;
	.loc	20 182 14
	bra.uni	$L__tmp8169;
$L__tmp8169:
	.loc	20 40 5
	ld.u64 	%rd1314, [%SP+1792];
	ld.f32 	%f1874, [%rd1314];
	ld.u64 	%rd1315, [%SP+1800];
	ld.f32 	%f1875, [%rd1315];
	add.f32 	%f1876, %f1874, %f1875;
	ld.u64 	%rd1316, [%SP+1792];
	ld.f32 	%f1877, [%rd1316+4];
	ld.u64 	%rd1317, [%SP+1800];
	ld.f32 	%f1878, [%rd1317+4];
	add.f32 	%f1879, %f1877, %f1878;
	ld.u64 	%rd1318, [%SP+1792];
	ld.f32 	%f1880, [%rd1318+8];
	ld.u64 	%rd1319, [%SP+1800];
	ld.f32 	%f1881, [%rd1319+8];
	add.f32 	%f1882, %f1880, %f1881;
	ld.u64 	%rd1320, [%SP+1792];
	ld.f32 	%f1883, [%rd1320+12];
	ld.u64 	%rd1321, [%SP+1800];
	ld.f32 	%f1884, [%rd1321+12];
	add.f32 	%f1885, %f1883, %f1884;
$L__tmp8170:
	.loc	20 40 12
	{ // callseq 537, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1876;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1879;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1882;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1885;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1886, %f1887, %f1888, %f1889}, [retval0+0];
	} // callseq 537
$L__tmp8171:
	.loc	20 182 14
	st.f32 	[%rd51+12], %f1889;
	st.f32 	[%rd51+8], %f1888;
	st.f32 	[%rd51+4], %f1887;
	st.f32 	[%rd51], %f1886;
	bra.uni 	$L__BB27_125;
$L__tmp8172:

$L__BB27_125:
	.loc	20 291 13
	bra.uni 	$L__BB27_156;
$L__tmp8173:

$L__BB27_126:
	.loc	20 0 13
	mov.b64 	%rd877, %rd41;
$L__tmp8174:
	.loc	20 295 60
	bra.uni	$L__tmp8175;
$L__tmp8175:
	.loc	17 907 5
	// begin inline asm
	call (%rd876), _optix_get_srt_motion_transform_from_handle, (%rd877);
	// end inline asm
$L__tmp8176:
	.loc	20 295 60
	mov.b64 	%rd878, %rd876;
	st.u64 	[%SP+2672], %rd878;
	.loc	20 296 13
	ld.u64 	%rd879, [%SP+2640];
	ld.u64 	%rd880, [%SP+2648];
	ld.u64 	%rd881, [%SP+2656];
	ld.u64 	%rd882, [%SP+2672];
	mov.b64 	%rd883, %rd879;
	st.u64 	[%SP+1512], %rd883;
	mov.b64 	%rd884, %rd880;
	st.u64 	[%SP+1520], %rd884;
	mov.b64 	%rd885, %rd881;
	st.u64 	[%SP+1528], %rd885;
	mov.b64 	%rd886, %rd882;
	st.u64 	[%SP+1536], %rd886;
	mov.f32 	%f26, %f22;
$L__tmp8177:
	.loc	20 296 13
	bra.uni	$L__tmp8178;
$L__tmp8178:
	.loc	20 260 5
	ld.u64 	%rd887, [%SP+1536];
	mov.b64 	%rd888, %rd887;
	st.u64 	[%SP+1344], %rd888;
	.loc	20 260 42
	bra.uni	$L__tmp8179;
$L__tmp8179:
	.loc	20 63 18
	mov.u32 	%r401, 0;
	mov.b32 	%r88, %r401;
$L__tmp8180:
	.loc	20 63 5
	mov.u32 	%r646, %r88;
$L__tmp8181:
	bra.uni 	$L__BB27_127;

$L__BB27_127:
	mov.u32 	%r89, %r646;
$L__tmp8182:
	cvt.s64.s32 	%rd889, %r89;
	setp.lt.u64 	%p110, %rd889, 160;
	not.pred 	%p111, %p110;
	@%p111 bra 	$L__BB27_129;
	bra.uni 	$L__BB27_128;

$L__BB27_128:
$L__tmp8183:
	.loc	20 64 9
	cvt.s64.s32 	%rd1194, %r89;
	add.u64 	%rd1195, %SP, 1352;
	add.s64 	%rd1196, %rd1195, %rd1194;
	ld.u64 	%rd1197, [%SP+1344];
	cvt.s64.s32 	%rd1198, %r89;
	add.s64 	%rd1192, %rd1197, %rd1198;
$L__tmp8184:
	.loc	20 64 40
	bra.uni	$L__tmp8185;
$L__tmp8185:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1191, %rd1192;
	// end inline asm
$L__tmp8186:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r481,%r482,%r483,%r484}, [%rd1191];
	// end inline asm
	st.u32 	[%SP+1328], %r481;
	st.u32 	[%SP+1332], %r482;
	st.u32 	[%SP+1336], %r483;
	st.u32 	[%SP+1340], %r484;
	.loc	20 56 5
	ld.u32 	%r485, [%SP+1328];
	ld.u32 	%r486, [%SP+1332];
	ld.u32 	%r487, [%SP+1336];
	ld.u32 	%r488, [%SP+1340];
$L__tmp8187:
	.loc	20 64 40
	st.u32 	[%rd1196+12], %r488;
	st.u32 	[%rd1196+8], %r487;
	st.u32 	[%rd1196+4], %r486;
	st.u32 	[%rd1196], %r485;
$L__tmp8188:
	.loc	20 63 42
	add.s32 	%r90, %r89, 16;
$L__tmp8189:
	mov.u32 	%r646, %r90;
$L__tmp8190:
	bra.uni 	$L__BB27_127;
$L__tmp8191:

$L__BB27_129:
	.loc	20 65 5
	ld.u64 	%rd890, [%SP+1352];
	ld.u16 	%rs28, [%SP+1360];
	ld.u16 	%rs29, [%SP+1362];
	ld.f32 	%f1213, [%SP+1364];
	ld.f32 	%f1214, [%SP+1368];
	ld.u32 	%r402, [%SP+1372];
	ld.u32 	%r403, [%SP+1376];
	ld.u32 	%r404, [%SP+1380];
	ld.f32 	%f1215, [%SP+1384];
	ld.f32 	%f1216, [%SP+1388];
	ld.f32 	%f1217, [%SP+1392];
	ld.f32 	%f1218, [%SP+1396];
	ld.f32 	%f1219, [%SP+1400];
	ld.f32 	%f1220, [%SP+1404];
	ld.f32 	%f1221, [%SP+1408];
	ld.f32 	%f1222, [%SP+1412];
	ld.f32 	%f1223, [%SP+1416];
	ld.f32 	%f1224, [%SP+1420];
	ld.f32 	%f1225, [%SP+1424];
	ld.f32 	%f1226, [%SP+1428];
	ld.f32 	%f1227, [%SP+1432];
	ld.f32 	%f1228, [%SP+1436];
	ld.f32 	%f1229, [%SP+1440];
	ld.f32 	%f1230, [%SP+1444];
	ld.f32 	%f1231, [%SP+1448];
	ld.f32 	%f1232, [%SP+1452];
	ld.f32 	%f1233, [%SP+1456];
	ld.f32 	%f1234, [%SP+1460];
	ld.f32 	%f1235, [%SP+1464];
	ld.f32 	%f1236, [%SP+1468];
	ld.f32 	%f1237, [%SP+1472];
	ld.f32 	%f1238, [%SP+1476];
	ld.f32 	%f1239, [%SP+1480];
	ld.f32 	%f1240, [%SP+1484];
	ld.f32 	%f1241, [%SP+1488];
	ld.f32 	%f1242, [%SP+1492];
	ld.f32 	%f1243, [%SP+1496];
	ld.f32 	%f1244, [%SP+1500];
	ld.f32 	%f1245, [%SP+1504];
	ld.f32 	%f1246, [%SP+1508];
$L__tmp8192:
	.loc	20 260 42
	st.f32 	[%SP+1788], %f1246;
	st.f32 	[%SP+1784], %f1245;
	st.f32 	[%SP+1780], %f1244;
	st.f32 	[%SP+1776], %f1243;
	st.f32 	[%SP+1772], %f1242;
	st.f32 	[%SP+1768], %f1241;
	st.f32 	[%SP+1764], %f1240;
	st.f32 	[%SP+1760], %f1239;
	st.f32 	[%SP+1756], %f1238;
	st.f32 	[%SP+1752], %f1237;
	st.f32 	[%SP+1748], %f1236;
	st.f32 	[%SP+1744], %f1235;
	st.f32 	[%SP+1740], %f1234;
	st.f32 	[%SP+1736], %f1233;
	st.f32 	[%SP+1732], %f1232;
	st.f32 	[%SP+1728], %f1231;
	st.f32 	[%SP+1724], %f1230;
	st.f32 	[%SP+1720], %f1229;
	st.f32 	[%SP+1716], %f1228;
	st.f32 	[%SP+1712], %f1227;
	st.f32 	[%SP+1708], %f1226;
	st.f32 	[%SP+1704], %f1225;
	st.f32 	[%SP+1700], %f1224;
	st.f32 	[%SP+1696], %f1223;
	st.f32 	[%SP+1692], %f1222;
	st.f32 	[%SP+1688], %f1221;
	st.f32 	[%SP+1684], %f1220;
	st.f32 	[%SP+1680], %f1219;
	st.f32 	[%SP+1676], %f1218;
	st.f32 	[%SP+1672], %f1217;
	st.f32 	[%SP+1668], %f1216;
	st.f32 	[%SP+1664], %f1215;
	st.u32 	[%SP+1660], %r404;
	st.u32 	[%SP+1656], %r403;
	st.u32 	[%SP+1652], %r402;
	st.f32 	[%SP+1648], %f1214;
	st.f32 	[%SP+1644], %f1213;
	st.u16 	[%SP+1642], %rs29;
	st.u16 	[%SP+1640], %rs28;
	st.u64 	[%SP+1632], %rd890;
	add.u64 	%rd891, %SP, 1632;
	add.s64 	%rd892, %rd891, 8;
	ld.u16 	%rs30, [%rd892+2];
	ld.f32 	%f1247, [%rd892+4];
	ld.f32 	%f1248, [%rd892+8];
	ld.u16 	%rs31, [%SP+1640];
	st.f32 	[%SP+1552], %f1248;
	st.f32 	[%SP+1548], %f1247;
	st.u16 	[%SP+1546], %rs30;
	st.u16 	[%SP+1544], %rs31;
	add.u64 	%rd893, %SP, 1556;
	mov.b64 	%rd894, %rd893;
$L__tmp8193:
	.loc	20 0 42
	add.u64 	%rd895, %SP, 1560;
	mov.b64 	%rd896, %rd895;
$L__tmp8194:
	add.u64 	%rd897, %SP, 1544;
	mov.b64 	%rd898, %rd897;
	st.u64 	[%SP+1312], %rd898;
	mov.f32 	%f1249, %f26;
$L__tmp8195:
	.loc	20 260 5
	bra.uni	$L__tmp8196;
$L__tmp8196:
	.loc	20 217 27
	ld.u64 	%rd899, [%SP+1312];
	ld.f32 	%f1250, [%rd899+4];
	mov.f32 	%f1251, %f1250;
$L__tmp8197:
	.loc	20 218 25
	ld.u64 	%rd900, [%SP+1312];
	ld.f32 	%f1252, [%rd900+8];
	mov.f32 	%f1253, %f1252;
$L__tmp8198:
	.loc	20 219 30
	ld.u64 	%rd901, [%SP+1312];
	ld.u16 	%rs32, [%rd901];
	cvt.u32.u16 	%r405, %rs32;
	sub.s32 	%r406, %r405, 1;
	cvt.rn.f32.s32 	%f1254, %r406;
$L__tmp8199:
	.loc	20 224 22
	sub.f32 	%f1255, %f1249, %f1251;
	mul.f32 	%f1256, %f1255, %f1254;
	sub.f32 	%f1257, %f1253, %f1251;
	div.rn.f32 	%f1258, %f1256, %f1257;
	.loc	20 224 34
	{ // callseq 509, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1254;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1258;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3minEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f1259, [retval0+0];
	} // callseq 509
	.loc	20 224 24
	mov.f32 	%f1260, 0f00000000;
	{ // callseq 510, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1260;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1259;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3maxEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f1261, [retval0+0];
$L__tmp8200:
	} // callseq 510
	.loc	20 225 26
	{ // callseq 511, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1261;
	.param .b32 retval0;
	call.uni (retval0), 
	floorf, 
	(
	param0
	);
	ld.param.f32 	%f1262, [retval0+0];
$L__tmp8201:
	} // callseq 511
	.loc	20 227 5
	sub.f32 	%f1263, %f1261, %f1262;
	st.f32 	[%rd894], %f1263;
	.loc	20 228 5
	cvt.rzi.s32.f32 	%r407, %f1262;
	st.u32 	[%rd896], %r407;
$L__tmp8202:
	.loc	20 263 27
	ld.u64 	%rd902, [%SP+1536];
	add.s64 	%rd903, %rd902, 32;
	ld.u32 	%r408, [%SP+1560];
	cvt.s64.s32 	%rd904, %r408;
	shl.b64 	%rd905, %rd904, 6;
	add.s64 	%rd906, %rd903, %rd905;
$L__tmp8203:
	.loc	20 0 27
	add.u64 	%rd907, %SP, 4336;
	.loc	20 267 5
	add.s64 	%rd53, %rd907, 16;
	add.s64 	%rd54, %rd907, 32;
	add.s64 	%rd55, %rd907, 48;
	ld.f32 	%f1264, [%SP+1556];
	mov.b64 	%rd908, %rd907;
	st.u64 	[%SP+1104], %rd908;
$L__tmp8204:
	.loc	20 0 5
	mov.b64 	%rd909, %rd906;
	st.u64 	[%SP+1112], %rd909;
	mov.f32 	%f27, %f1264;
$L__tmp8205:
	.loc	20 267 5
	bra.uni	$L__tmp8206;
$L__tmp8206:
	.loc	20 193 5
	ld.u64 	%rd56, [%SP+1104];
	ld.u64 	%rd910, [%SP+1112];
	mov.b64 	%rd911, %rd910;
	st.u64 	[%SP+1072], %rd911;
	.loc	20 193 12
	bra.uni	$L__tmp8207;
$L__tmp8207:
	.loc	20 63 18
	mov.u32 	%r409, 0;
	mov.b32 	%r91, %r409;
$L__tmp8208:
	.loc	20 63 5
	mov.u32 	%r647, %r91;
$L__tmp8209:
	bra.uni 	$L__BB27_130;

$L__BB27_130:
	mov.u32 	%r92, %r647;
$L__tmp8210:
	cvt.s64.s32 	%rd912, %r92;
	setp.lt.u64 	%p112, %rd912, 16;
	not.pred 	%p113, %p112;
	@%p113 bra 	$L__BB27_132;
	bra.uni 	$L__BB27_131;

$L__BB27_131:
$L__tmp8211:
	.loc	20 64 9
	cvt.s64.s32 	%rd1186, %r92;
	add.u64 	%rd1187, %SP, 1088;
	add.s64 	%rd1188, %rd1187, %rd1186;
	ld.u64 	%rd1189, [%SP+1072];
	cvt.s64.s32 	%rd1190, %r92;
	add.s64 	%rd1184, %rd1189, %rd1190;
$L__tmp8212:
	.loc	20 64 40
	bra.uni	$L__tmp8213;
$L__tmp8213:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1183, %rd1184;
	// end inline asm
$L__tmp8214:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r473,%r474,%r475,%r476}, [%rd1183];
	// end inline asm
	st.u32 	[%SP+1056], %r473;
	st.u32 	[%SP+1060], %r474;
	st.u32 	[%SP+1064], %r475;
	st.u32 	[%SP+1068], %r476;
	.loc	20 56 5
	ld.u32 	%r477, [%SP+1056];
	ld.u32 	%r478, [%SP+1060];
	ld.u32 	%r479, [%SP+1064];
	ld.u32 	%r480, [%SP+1068];
$L__tmp8215:
	.loc	20 64 40
	st.u32 	[%rd1188+12], %r480;
	st.u32 	[%rd1188+8], %r479;
	st.u32 	[%rd1188+4], %r478;
	st.u32 	[%rd1188], %r477;
$L__tmp8216:
	.loc	20 63 42
	add.s32 	%r93, %r92, 16;
$L__tmp8217:
	mov.u32 	%r647, %r93;
$L__tmp8218:
	bra.uni 	$L__BB27_130;
$L__tmp8219:

$L__BB27_132:
	.loc	20 65 5
	ld.f32 	%f1265, [%SP+1088];
	ld.f32 	%f1266, [%SP+1092];
	ld.f32 	%f1267, [%SP+1096];
	ld.f32 	%f1268, [%SP+1100];
$L__tmp8220:
	.loc	20 193 12
	st.f32 	[%rd56+12], %f1268;
	st.f32 	[%rd56+8], %f1267;
	st.f32 	[%rd56+4], %f1266;
	st.f32 	[%rd56], %f1265;
	.loc	20 194 5
	ld.u64 	%rd913, [%SP+1112];
	add.s64 	%rd57, %rd913, 16;
$L__tmp8221:
	.loc	20 194 12
	bra.uni	$L__tmp8222;
$L__tmp8222:
	.loc	20 63 18
	mov.u32 	%r410, 0;
	mov.b32 	%r94, %r410;
$L__tmp8223:
	.loc	20 63 5
	mov.u32 	%r648, %r94;
$L__tmp8224:
	bra.uni 	$L__BB27_133;

$L__BB27_133:
	mov.u32 	%r95, %r648;
$L__tmp8225:
	cvt.s64.s32 	%rd914, %r95;
	setp.lt.u64 	%p114, %rd914, 16;
	not.pred 	%p115, %p114;
	@%p115 bra 	$L__BB27_135;
	bra.uni 	$L__BB27_134;

$L__BB27_134:
$L__tmp8226:
	.loc	20 64 9
	cvt.s64.s32 	%rd1179, %r95;
	add.u64 	%rd1180, %SP, 1040;
	add.s64 	%rd1181, %rd1180, %rd1179;
	cvt.s64.s32 	%rd1182, %r95;
	add.s64 	%rd1177, %rd57, %rd1182;
$L__tmp8227:
	.loc	20 64 40
	bra.uni	$L__tmp8228;
$L__tmp8228:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1176, %rd1177;
	// end inline asm
$L__tmp8229:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r465,%r466,%r467,%r468}, [%rd1176];
	// end inline asm
	st.u32 	[%SP+1024], %r465;
	st.u32 	[%SP+1028], %r466;
	st.u32 	[%SP+1032], %r467;
	st.u32 	[%SP+1036], %r468;
	.loc	20 56 5
	ld.u32 	%r469, [%SP+1024];
	ld.u32 	%r470, [%SP+1028];
	ld.u32 	%r471, [%SP+1032];
	ld.u32 	%r472, [%SP+1036];
$L__tmp8230:
	.loc	20 64 40
	st.u32 	[%rd1181+12], %r472;
	st.u32 	[%rd1181+8], %r471;
	st.u32 	[%rd1181+4], %r470;
	st.u32 	[%rd1181], %r469;
$L__tmp8231:
	.loc	20 63 42
	add.s32 	%r96, %r95, 16;
$L__tmp8232:
	mov.u32 	%r648, %r96;
$L__tmp8233:
	bra.uni 	$L__BB27_133;
$L__tmp8234:

$L__BB27_135:
	.loc	20 65 5
	ld.f32 	%f1269, [%SP+1040];
	ld.f32 	%f1270, [%SP+1044];
	ld.f32 	%f1271, [%SP+1048];
	ld.f32 	%f1272, [%SP+1052];
$L__tmp8235:
	.loc	20 194 12
	st.f32 	[%rd53+12], %f1272;
	st.f32 	[%rd53+8], %f1271;
	st.f32 	[%rd53+4], %f1270;
	st.f32 	[%rd53], %f1269;
	.loc	20 195 5
	ld.u64 	%rd915, [%SP+1112];
	add.s64 	%rd58, %rd915, 32;
$L__tmp8236:
	.loc	20 195 12
	bra.uni	$L__tmp8237;
$L__tmp8237:
	.loc	20 63 18
	mov.u32 	%r411, 0;
	mov.b32 	%r97, %r411;
$L__tmp8238:
	.loc	20 63 5
	mov.u32 	%r649, %r97;
$L__tmp8239:
	bra.uni 	$L__BB27_136;

$L__BB27_136:
	mov.u32 	%r98, %r649;
$L__tmp8240:
	cvt.s64.s32 	%rd916, %r98;
	setp.lt.u64 	%p116, %rd916, 16;
	not.pred 	%p117, %p116;
	@%p117 bra 	$L__BB27_138;
	bra.uni 	$L__BB27_137;

$L__BB27_137:
$L__tmp8241:
	.loc	20 64 9
	cvt.s64.s32 	%rd1172, %r98;
	add.u64 	%rd1173, %SP, 1008;
	add.s64 	%rd1174, %rd1173, %rd1172;
	cvt.s64.s32 	%rd1175, %r98;
	add.s64 	%rd1170, %rd58, %rd1175;
$L__tmp8242:
	.loc	20 64 40
	bra.uni	$L__tmp8243;
$L__tmp8243:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1169, %rd1170;
	// end inline asm
$L__tmp8244:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r457,%r458,%r459,%r460}, [%rd1169];
	// end inline asm
	st.u32 	[%SP+992], %r457;
	st.u32 	[%SP+996], %r458;
	st.u32 	[%SP+1000], %r459;
	st.u32 	[%SP+1004], %r460;
	.loc	20 56 5
	ld.u32 	%r461, [%SP+992];
	ld.u32 	%r462, [%SP+996];
	ld.u32 	%r463, [%SP+1000];
	ld.u32 	%r464, [%SP+1004];
$L__tmp8245:
	.loc	20 64 40
	st.u32 	[%rd1174+12], %r464;
	st.u32 	[%rd1174+8], %r463;
	st.u32 	[%rd1174+4], %r462;
	st.u32 	[%rd1174], %r461;
$L__tmp8246:
	.loc	20 63 42
	add.s32 	%r99, %r98, 16;
$L__tmp8247:
	mov.u32 	%r649, %r99;
$L__tmp8248:
	bra.uni 	$L__BB27_136;
$L__tmp8249:

$L__BB27_138:
	.loc	20 65 5
	ld.f32 	%f1273, [%SP+1008];
	ld.f32 	%f1274, [%SP+1012];
	ld.f32 	%f1275, [%SP+1016];
	ld.f32 	%f1276, [%SP+1020];
$L__tmp8250:
	.loc	20 195 12
	st.f32 	[%rd54+12], %f1276;
	st.f32 	[%rd54+8], %f1275;
	st.f32 	[%rd54+4], %f1274;
	st.f32 	[%rd54], %f1273;
	.loc	20 196 5
	ld.u64 	%rd917, [%SP+1112];
	add.s64 	%rd59, %rd917, 48;
$L__tmp8251:
	.loc	20 196 12
	bra.uni	$L__tmp8252;
$L__tmp8252:
	.loc	20 63 18
	mov.u32 	%r412, 0;
	mov.b32 	%r100, %r412;
$L__tmp8253:
	.loc	20 63 5
	mov.u32 	%r650, %r100;
$L__tmp8254:
	bra.uni 	$L__BB27_139;

$L__BB27_139:
	mov.u32 	%r101, %r650;
$L__tmp8255:
	cvt.s64.s32 	%rd918, %r101;
	setp.lt.u64 	%p118, %rd918, 16;
	not.pred 	%p119, %p118;
	@%p119 bra 	$L__BB27_141;
	bra.uni 	$L__BB27_140;

$L__BB27_140:
$L__tmp8256:
	.loc	20 64 9
	cvt.s64.s32 	%rd1165, %r101;
	add.u64 	%rd1166, %SP, 976;
	add.s64 	%rd1167, %rd1166, %rd1165;
	cvt.s64.s32 	%rd1168, %r101;
	add.s64 	%rd1163, %rd59, %rd1168;
$L__tmp8257:
	.loc	20 64 40
	bra.uni	$L__tmp8258;
$L__tmp8258:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1162, %rd1163;
	// end inline asm
$L__tmp8259:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r449,%r450,%r451,%r452}, [%rd1162];
	// end inline asm
	st.u32 	[%SP+960], %r449;
	st.u32 	[%SP+964], %r450;
	st.u32 	[%SP+968], %r451;
	st.u32 	[%SP+972], %r452;
	.loc	20 56 5
	ld.u32 	%r453, [%SP+960];
	ld.u32 	%r454, [%SP+964];
	ld.u32 	%r455, [%SP+968];
	ld.u32 	%r456, [%SP+972];
$L__tmp8260:
	.loc	20 64 40
	st.u32 	[%rd1167+12], %r456;
	st.u32 	[%rd1167+8], %r455;
	st.u32 	[%rd1167+4], %r454;
	st.u32 	[%rd1167], %r453;
$L__tmp8261:
	.loc	20 63 42
	add.s32 	%r102, %r101, 16;
$L__tmp8262:
	mov.u32 	%r650, %r102;
$L__tmp8263:
	bra.uni 	$L__BB27_139;
$L__tmp8264:

$L__BB27_141:
	.loc	20 65 5
	ld.f32 	%f1277, [%SP+976];
	ld.f32 	%f1278, [%SP+980];
	ld.f32 	%f1279, [%SP+984];
	ld.f32 	%f1280, [%SP+988];
$L__tmp8265:
	.loc	20 196 12
	st.f32 	[%rd55+12], %f1280;
	st.f32 	[%rd55+8], %f1279;
	st.f32 	[%rd55+4], %f1278;
	st.f32 	[%rd55], %f1277;
	.loc	20 199 5
	setp.gt.f32 	%p120, %f27, 0f00000000;
	not.pred 	%p121, %p120;
	@%p121 bra 	$L__BB27_155;
	bra.uni 	$L__BB27_142;

$L__BB27_142:
$L__tmp8266:
	.loc	20 201 24
	mov.f32 	%f1281, 0f3F800000;
	sub.f32 	%f28, %f1281, %f27;
$L__tmp8267:
	.loc	20 202 9
	ld.u64 	%rd60, [%SP+1104];
	ld.u64 	%rd919, [%SP+1104];
	mov.b64 	%rd920, %rd919;
	st.u64 	[%SP+944], %rd920;
	mov.f32 	%f1282, %f28;
$L__tmp8268:
	.loc	20 202 32
	bra.uni	$L__tmp8269;
$L__tmp8269:
	.loc	20 45 5
	ld.u64 	%rd921, [%SP+944];
	ld.f32 	%f1283, [%rd921];
	mul.f32 	%f1284, %f1283, %f1282;
	ld.u64 	%rd922, [%SP+944];
	ld.f32 	%f1285, [%rd922+4];
	mul.f32 	%f1286, %f1285, %f1282;
	ld.u64 	%rd923, [%SP+944];
	ld.f32 	%f1287, [%rd923+8];
	mul.f32 	%f1288, %f1287, %f1282;
	ld.u64 	%rd924, [%SP+944];
	ld.f32 	%f1289, [%rd924+12];
	mul.f32 	%f1290, %f1289, %f1282;
$L__tmp8270:
	.loc	20 45 12
	{ // callseq 512, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1284;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1286;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1288;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1290;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1291, %f1292, %f1293, %f1294}, [retval0+0];
	} // callseq 512
$L__tmp8271:
	.loc	20 202 32
	st.f32 	[%SP+1132], %f1294;
	st.f32 	[%SP+1128], %f1293;
	st.f32 	[%SP+1124], %f1292;
	st.f32 	[%SP+1120], %f1291;
	ld.u64 	%rd925, [%SP+1112];
	add.s64 	%rd61, %rd925, 64;
$L__tmp8272:
	.loc	20 202 76
	bra.uni	$L__tmp8273;
$L__tmp8273:
	.loc	20 63 18
	mov.u32 	%r413, 0;
	mov.b32 	%r103, %r413;
$L__tmp8274:
	.loc	20 63 5
	mov.u32 	%r651, %r103;
$L__tmp8275:
	bra.uni 	$L__BB27_143;

$L__BB27_143:
	mov.u32 	%r104, %r651;
$L__tmp8276:
	cvt.s64.s32 	%rd926, %r104;
	setp.lt.u64 	%p122, %rd926, 16;
	not.pred 	%p123, %p122;
	@%p123 bra 	$L__BB27_145;
	bra.uni 	$L__BB27_144;

$L__BB27_144:
$L__tmp8277:
	.loc	20 64 9
	cvt.s64.s32 	%rd1158, %r104;
	add.u64 	%rd1159, %SP, 928;
	add.s64 	%rd1160, %rd1159, %rd1158;
	cvt.s64.s32 	%rd1161, %r104;
	add.s64 	%rd1156, %rd61, %rd1161;
$L__tmp8278:
	.loc	20 64 40
	bra.uni	$L__tmp8279;
$L__tmp8279:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1155, %rd1156;
	// end inline asm
$L__tmp8280:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r441,%r442,%r443,%r444}, [%rd1155];
	// end inline asm
	st.u32 	[%SP+912], %r441;
	st.u32 	[%SP+916], %r442;
	st.u32 	[%SP+920], %r443;
	st.u32 	[%SP+924], %r444;
	.loc	20 56 5
	ld.u32 	%r445, [%SP+912];
	ld.u32 	%r446, [%SP+916];
	ld.u32 	%r447, [%SP+920];
	ld.u32 	%r448, [%SP+924];
$L__tmp8281:
	.loc	20 64 40
	st.u32 	[%rd1160+12], %r448;
	st.u32 	[%rd1160+8], %r447;
	st.u32 	[%rd1160+4], %r446;
	st.u32 	[%rd1160], %r445;
$L__tmp8282:
	.loc	20 63 42
	add.s32 	%r105, %r104, 16;
$L__tmp8283:
	mov.u32 	%r651, %r105;
$L__tmp8284:
	bra.uni 	$L__BB27_143;
$L__tmp8285:

$L__BB27_145:
	.loc	20 65 5
	ld.f32 	%f1295, [%SP+928];
	ld.f32 	%f1296, [%SP+932];
	ld.f32 	%f1297, [%SP+936];
	ld.f32 	%f1298, [%SP+940];
$L__tmp8286:
	.loc	20 202 76
	st.f32 	[%SP+1164], %f1298;
	st.f32 	[%SP+1160], %f1297;
	st.f32 	[%SP+1156], %f1296;
	st.f32 	[%SP+1152], %f1295;
	add.u64 	%rd927, %SP, 1152;
	mov.b64 	%rd928, %rd927;
	st.u64 	[%SP+904], %rd928;
	mov.f32 	%f1299, %f27;
$L__tmp8287:
	.loc	20 202 60
	bra.uni	$L__tmp8288;
$L__tmp8288:
	.loc	20 45 5
	ld.u64 	%rd929, [%SP+904];
	ld.f32 	%f1300, [%rd929];
	mul.f32 	%f1301, %f1300, %f1299;
	ld.u64 	%rd930, [%SP+904];
	ld.f32 	%f1302, [%rd930+4];
	mul.f32 	%f1303, %f1302, %f1299;
	ld.u64 	%rd931, [%SP+904];
	ld.f32 	%f1304, [%rd931+8];
	mul.f32 	%f1305, %f1304, %f1299;
	ld.u64 	%rd932, [%SP+904];
	ld.f32 	%f1306, [%rd932+12];
	mul.f32 	%f1307, %f1306, %f1299;
$L__tmp8289:
	.loc	20 45 12
	{ // callseq 513, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1301;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1303;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1305;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1307;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1308, %f1309, %f1310, %f1311}, [retval0+0];
	} // callseq 513
$L__tmp8290:
	.loc	20 202 60
	st.f32 	[%SP+1148], %f1311;
	st.f32 	[%SP+1144], %f1310;
	st.f32 	[%SP+1140], %f1309;
	st.f32 	[%SP+1136], %f1308;
	add.u64 	%rd933, %SP, 1120;
	mov.b64 	%rd934, %rd933;
	st.u64 	[%SP+888], %rd934;
	add.u64 	%rd935, %SP, 1136;
	mov.b64 	%rd936, %rd935;
	st.u64 	[%SP+896], %rd936;
	.loc	20 202 16
	bra.uni	$L__tmp8291;
$L__tmp8291:
	.loc	20 40 5
	ld.u64 	%rd937, [%SP+888];
	ld.f32 	%f1312, [%rd937];
	ld.u64 	%rd938, [%SP+896];
	ld.f32 	%f1313, [%rd938];
	add.f32 	%f1314, %f1312, %f1313;
	ld.u64 	%rd939, [%SP+888];
	ld.f32 	%f1315, [%rd939+4];
	ld.u64 	%rd940, [%SP+896];
	ld.f32 	%f1316, [%rd940+4];
	add.f32 	%f1317, %f1315, %f1316;
	ld.u64 	%rd941, [%SP+888];
	ld.f32 	%f1318, [%rd941+8];
	ld.u64 	%rd942, [%SP+896];
	ld.f32 	%f1319, [%rd942+8];
	add.f32 	%f1320, %f1318, %f1319;
	ld.u64 	%rd943, [%SP+888];
	ld.f32 	%f1321, [%rd943+12];
	ld.u64 	%rd944, [%SP+896];
	ld.f32 	%f1322, [%rd944+12];
	add.f32 	%f1323, %f1321, %f1322;
$L__tmp8292:
	.loc	20 40 12
	{ // callseq 514, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1314;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1317;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1320;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1323;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1324, %f1325, %f1326, %f1327}, [retval0+0];
	} // callseq 514
$L__tmp8293:
	.loc	20 202 16
	st.f32 	[%rd60+12], %f1327;
	st.f32 	[%rd60+8], %f1326;
	st.f32 	[%rd60+4], %f1325;
	st.f32 	[%rd60], %f1324;
	mov.b64 	%rd945, %rd53;
	st.u64 	[%SP+880], %rd945;
	mov.f32 	%f1328, %f28;
$L__tmp8294:
	.loc	20 203 32
	bra.uni	$L__tmp8295;
$L__tmp8295:
	.loc	20 45 5
	ld.u64 	%rd946, [%SP+880];
	ld.f32 	%f1329, [%rd946];
	mul.f32 	%f1330, %f1329, %f1328;
	ld.u64 	%rd947, [%SP+880];
	ld.f32 	%f1331, [%rd947+4];
	mul.f32 	%f1332, %f1331, %f1328;
	ld.u64 	%rd948, [%SP+880];
	ld.f32 	%f1333, [%rd948+8];
	mul.f32 	%f1334, %f1333, %f1328;
	ld.u64 	%rd949, [%SP+880];
	ld.f32 	%f1335, [%rd949+12];
	mul.f32 	%f1336, %f1335, %f1328;
$L__tmp8296:
	.loc	20 45 12
	{ // callseq 515, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1330;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1332;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1334;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1336;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1337, %f1338, %f1339, %f1340}, [retval0+0];
	} // callseq 515
$L__tmp8297:
	.loc	20 203 32
	st.f32 	[%SP+1180], %f1340;
	st.f32 	[%SP+1176], %f1339;
	st.f32 	[%SP+1172], %f1338;
	st.f32 	[%SP+1168], %f1337;
	ld.u64 	%rd950, [%SP+1112];
	add.s64 	%rd62, %rd950, 80;
$L__tmp8298:
	.loc	20 203 76
	bra.uni	$L__tmp8299;
$L__tmp8299:
	.loc	20 63 18
	mov.u32 	%r414, 0;
	mov.b32 	%r106, %r414;
$L__tmp8300:
	.loc	20 63 5
	mov.u32 	%r652, %r106;
$L__tmp8301:
	bra.uni 	$L__BB27_146;

$L__BB27_146:
	mov.u32 	%r107, %r652;
$L__tmp8302:
	cvt.s64.s32 	%rd951, %r107;
	setp.lt.u64 	%p124, %rd951, 16;
	not.pred 	%p125, %p124;
	@%p125 bra 	$L__BB27_148;
	bra.uni 	$L__BB27_147;

$L__BB27_147:
$L__tmp8303:
	.loc	20 64 9
	cvt.s64.s32 	%rd1151, %r107;
	add.u64 	%rd1152, %SP, 864;
	add.s64 	%rd1153, %rd1152, %rd1151;
	cvt.s64.s32 	%rd1154, %r107;
	add.s64 	%rd1149, %rd62, %rd1154;
$L__tmp8304:
	.loc	20 64 40
	bra.uni	$L__tmp8305;
$L__tmp8305:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1148, %rd1149;
	// end inline asm
$L__tmp8306:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r433,%r434,%r435,%r436}, [%rd1148];
	// end inline asm
	st.u32 	[%SP+848], %r433;
	st.u32 	[%SP+852], %r434;
	st.u32 	[%SP+856], %r435;
	st.u32 	[%SP+860], %r436;
	.loc	20 56 5
	ld.u32 	%r437, [%SP+848];
	ld.u32 	%r438, [%SP+852];
	ld.u32 	%r439, [%SP+856];
	ld.u32 	%r440, [%SP+860];
$L__tmp8307:
	.loc	20 64 40
	st.u32 	[%rd1153+12], %r440;
	st.u32 	[%rd1153+8], %r439;
	st.u32 	[%rd1153+4], %r438;
	st.u32 	[%rd1153], %r437;
$L__tmp8308:
	.loc	20 63 42
	add.s32 	%r108, %r107, 16;
$L__tmp8309:
	mov.u32 	%r652, %r108;
$L__tmp8310:
	bra.uni 	$L__BB27_146;
$L__tmp8311:

$L__BB27_148:
	.loc	20 65 5
	ld.f32 	%f1341, [%SP+864];
	ld.f32 	%f1342, [%SP+868];
	ld.f32 	%f1343, [%SP+872];
	ld.f32 	%f1344, [%SP+876];
$L__tmp8312:
	.loc	20 203 76
	st.f32 	[%SP+1212], %f1344;
	st.f32 	[%SP+1208], %f1343;
	st.f32 	[%SP+1204], %f1342;
	st.f32 	[%SP+1200], %f1341;
	add.u64 	%rd952, %SP, 1200;
	mov.b64 	%rd953, %rd952;
	st.u64 	[%SP+840], %rd953;
	mov.f32 	%f1345, %f27;
$L__tmp8313:
	.loc	20 203 60
	bra.uni	$L__tmp8314;
$L__tmp8314:
	.loc	20 45 5
	ld.u64 	%rd954, [%SP+840];
	ld.f32 	%f1346, [%rd954];
	mul.f32 	%f1347, %f1346, %f1345;
	ld.u64 	%rd955, [%SP+840];
	ld.f32 	%f1348, [%rd955+4];
	mul.f32 	%f1349, %f1348, %f1345;
	ld.u64 	%rd956, [%SP+840];
	ld.f32 	%f1350, [%rd956+8];
	mul.f32 	%f1351, %f1350, %f1345;
	ld.u64 	%rd957, [%SP+840];
	ld.f32 	%f1352, [%rd957+12];
	mul.f32 	%f1353, %f1352, %f1345;
$L__tmp8315:
	.loc	20 45 12
	{ // callseq 516, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1347;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1349;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1351;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1353;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1354, %f1355, %f1356, %f1357}, [retval0+0];
	} // callseq 516
$L__tmp8316:
	.loc	20 203 60
	st.f32 	[%SP+1196], %f1357;
	st.f32 	[%SP+1192], %f1356;
	st.f32 	[%SP+1188], %f1355;
	st.f32 	[%SP+1184], %f1354;
	add.u64 	%rd958, %SP, 1168;
	mov.b64 	%rd959, %rd958;
	st.u64 	[%SP+824], %rd959;
	add.u64 	%rd960, %SP, 1184;
	mov.b64 	%rd961, %rd960;
	st.u64 	[%SP+832], %rd961;
	.loc	20 203 16
	bra.uni	$L__tmp8317;
$L__tmp8317:
	.loc	20 40 5
	ld.u64 	%rd962, [%SP+824];
	ld.f32 	%f1358, [%rd962];
	ld.u64 	%rd963, [%SP+832];
	ld.f32 	%f1359, [%rd963];
	add.f32 	%f1360, %f1358, %f1359;
	ld.u64 	%rd964, [%SP+824];
	ld.f32 	%f1361, [%rd964+4];
	ld.u64 	%rd965, [%SP+832];
	ld.f32 	%f1362, [%rd965+4];
	add.f32 	%f1363, %f1361, %f1362;
	ld.u64 	%rd966, [%SP+824];
	ld.f32 	%f1364, [%rd966+8];
	ld.u64 	%rd967, [%SP+832];
	ld.f32 	%f1365, [%rd967+8];
	add.f32 	%f1366, %f1364, %f1365;
	ld.u64 	%rd968, [%SP+824];
	ld.f32 	%f1367, [%rd968+12];
	ld.u64 	%rd969, [%SP+832];
	ld.f32 	%f1368, [%rd969+12];
	add.f32 	%f1369, %f1367, %f1368;
$L__tmp8318:
	.loc	20 40 12
	{ // callseq 517, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1360;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1363;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1366;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1369;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1370, %f1371, %f1372, %f1373}, [retval0+0];
	} // callseq 517
$L__tmp8319:
	.loc	20 203 16
	st.f32 	[%rd53+12], %f1373;
	st.f32 	[%rd53+8], %f1372;
	st.f32 	[%rd53+4], %f1371;
	st.f32 	[%rd53], %f1370;
	mov.b64 	%rd970, %rd54;
	st.u64 	[%SP+816], %rd970;
	mov.f32 	%f1374, %f28;
$L__tmp8320:
	.loc	20 204 32
	bra.uni	$L__tmp8321;
$L__tmp8321:
	.loc	20 45 5
	ld.u64 	%rd971, [%SP+816];
	ld.f32 	%f1375, [%rd971];
	mul.f32 	%f1376, %f1375, %f1374;
	ld.u64 	%rd972, [%SP+816];
	ld.f32 	%f1377, [%rd972+4];
	mul.f32 	%f1378, %f1377, %f1374;
	ld.u64 	%rd973, [%SP+816];
	ld.f32 	%f1379, [%rd973+8];
	mul.f32 	%f1380, %f1379, %f1374;
	ld.u64 	%rd974, [%SP+816];
	ld.f32 	%f1381, [%rd974+12];
	mul.f32 	%f1382, %f1381, %f1374;
$L__tmp8322:
	.loc	20 45 12
	{ // callseq 518, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1376;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1378;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1380;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1382;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1383, %f1384, %f1385, %f1386}, [retval0+0];
	} // callseq 518
$L__tmp8323:
	.loc	20 204 32
	st.f32 	[%SP+1228], %f1386;
	st.f32 	[%SP+1224], %f1385;
	st.f32 	[%SP+1220], %f1384;
	st.f32 	[%SP+1216], %f1383;
	ld.u64 	%rd975, [%SP+1112];
	add.s64 	%rd63, %rd975, 96;
$L__tmp8324:
	.loc	20 204 76
	bra.uni	$L__tmp8325;
$L__tmp8325:
	.loc	20 63 18
	mov.u32 	%r415, 0;
	mov.b32 	%r109, %r415;
$L__tmp8326:
	.loc	20 63 5
	mov.u32 	%r653, %r109;
$L__tmp8327:
	bra.uni 	$L__BB27_149;

$L__BB27_149:
	mov.u32 	%r110, %r653;
$L__tmp8328:
	cvt.s64.s32 	%rd976, %r110;
	setp.lt.u64 	%p126, %rd976, 16;
	not.pred 	%p127, %p126;
	@%p127 bra 	$L__BB27_151;
	bra.uni 	$L__BB27_150;

$L__BB27_150:
$L__tmp8329:
	.loc	20 64 9
	cvt.s64.s32 	%rd1144, %r110;
	add.u64 	%rd1145, %SP, 800;
	add.s64 	%rd1146, %rd1145, %rd1144;
	cvt.s64.s32 	%rd1147, %r110;
	add.s64 	%rd1142, %rd63, %rd1147;
$L__tmp8330:
	.loc	20 64 40
	bra.uni	$L__tmp8331;
$L__tmp8331:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1141, %rd1142;
	// end inline asm
$L__tmp8332:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r425,%r426,%r427,%r428}, [%rd1141];
	// end inline asm
	st.u32 	[%SP+784], %r425;
	st.u32 	[%SP+788], %r426;
	st.u32 	[%SP+792], %r427;
	st.u32 	[%SP+796], %r428;
	.loc	20 56 5
	ld.u32 	%r429, [%SP+784];
	ld.u32 	%r430, [%SP+788];
	ld.u32 	%r431, [%SP+792];
	ld.u32 	%r432, [%SP+796];
$L__tmp8333:
	.loc	20 64 40
	st.u32 	[%rd1146+12], %r432;
	st.u32 	[%rd1146+8], %r431;
	st.u32 	[%rd1146+4], %r430;
	st.u32 	[%rd1146], %r429;
$L__tmp8334:
	.loc	20 63 42
	add.s32 	%r111, %r110, 16;
$L__tmp8335:
	mov.u32 	%r653, %r111;
$L__tmp8336:
	bra.uni 	$L__BB27_149;
$L__tmp8337:

$L__BB27_151:
	.loc	20 65 5
	ld.f32 	%f1387, [%SP+800];
	ld.f32 	%f1388, [%SP+804];
	ld.f32 	%f1389, [%SP+808];
	ld.f32 	%f1390, [%SP+812];
$L__tmp8338:
	.loc	20 204 76
	st.f32 	[%SP+1260], %f1390;
	st.f32 	[%SP+1256], %f1389;
	st.f32 	[%SP+1252], %f1388;
	st.f32 	[%SP+1248], %f1387;
	add.u64 	%rd977, %SP, 1248;
	mov.b64 	%rd978, %rd977;
	st.u64 	[%SP+776], %rd978;
	mov.f32 	%f1391, %f27;
$L__tmp8339:
	.loc	20 204 60
	bra.uni	$L__tmp8340;
$L__tmp8340:
	.loc	20 45 5
	ld.u64 	%rd979, [%SP+776];
	ld.f32 	%f1392, [%rd979];
	mul.f32 	%f1393, %f1392, %f1391;
	ld.u64 	%rd980, [%SP+776];
	ld.f32 	%f1394, [%rd980+4];
	mul.f32 	%f1395, %f1394, %f1391;
	ld.u64 	%rd981, [%SP+776];
	ld.f32 	%f1396, [%rd981+8];
	mul.f32 	%f1397, %f1396, %f1391;
	ld.u64 	%rd982, [%SP+776];
	ld.f32 	%f1398, [%rd982+12];
	mul.f32 	%f1399, %f1398, %f1391;
$L__tmp8341:
	.loc	20 45 12
	{ // callseq 519, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1393;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1395;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1397;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1399;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1400, %f1401, %f1402, %f1403}, [retval0+0];
	} // callseq 519
$L__tmp8342:
	.loc	20 204 60
	st.f32 	[%SP+1244], %f1403;
	st.f32 	[%SP+1240], %f1402;
	st.f32 	[%SP+1236], %f1401;
	st.f32 	[%SP+1232], %f1400;
	add.u64 	%rd983, %SP, 1216;
	mov.b64 	%rd984, %rd983;
	st.u64 	[%SP+760], %rd984;
	add.u64 	%rd985, %SP, 1232;
	mov.b64 	%rd986, %rd985;
	st.u64 	[%SP+768], %rd986;
	.loc	20 204 16
	bra.uni	$L__tmp8343;
$L__tmp8343:
	.loc	20 40 5
	ld.u64 	%rd987, [%SP+760];
	ld.f32 	%f1404, [%rd987];
	ld.u64 	%rd988, [%SP+768];
	ld.f32 	%f1405, [%rd988];
	add.f32 	%f1406, %f1404, %f1405;
	ld.u64 	%rd989, [%SP+760];
	ld.f32 	%f1407, [%rd989+4];
	ld.u64 	%rd990, [%SP+768];
	ld.f32 	%f1408, [%rd990+4];
	add.f32 	%f1409, %f1407, %f1408;
	ld.u64 	%rd991, [%SP+760];
	ld.f32 	%f1410, [%rd991+8];
	ld.u64 	%rd992, [%SP+768];
	ld.f32 	%f1411, [%rd992+8];
	add.f32 	%f1412, %f1410, %f1411;
	ld.u64 	%rd993, [%SP+760];
	ld.f32 	%f1413, [%rd993+12];
	ld.u64 	%rd994, [%SP+768];
	ld.f32 	%f1414, [%rd994+12];
	add.f32 	%f1415, %f1413, %f1414;
$L__tmp8344:
	.loc	20 40 12
	{ // callseq 520, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1406;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1409;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1412;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1415;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1416, %f1417, %f1418, %f1419}, [retval0+0];
	} // callseq 520
$L__tmp8345:
	.loc	20 204 16
	st.f32 	[%rd54+12], %f1419;
	st.f32 	[%rd54+8], %f1418;
	st.f32 	[%rd54+4], %f1417;
	st.f32 	[%rd54], %f1416;
	mov.b64 	%rd995, %rd55;
	st.u64 	[%SP+752], %rd995;
	mov.f32 	%f1420, %f28;
$L__tmp8346:
	.loc	20 205 32
	bra.uni	$L__tmp8347;
$L__tmp8347:
	.loc	20 45 5
	ld.u64 	%rd996, [%SP+752];
	ld.f32 	%f1421, [%rd996];
	mul.f32 	%f1422, %f1421, %f1420;
	ld.u64 	%rd997, [%SP+752];
	ld.f32 	%f1423, [%rd997+4];
	mul.f32 	%f1424, %f1423, %f1420;
	ld.u64 	%rd998, [%SP+752];
	ld.f32 	%f1425, [%rd998+8];
	mul.f32 	%f1426, %f1425, %f1420;
	ld.u64 	%rd999, [%SP+752];
	ld.f32 	%f1427, [%rd999+12];
	mul.f32 	%f1428, %f1427, %f1420;
$L__tmp8348:
	.loc	20 45 12
	{ // callseq 521, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1422;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1424;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1426;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1428;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1429, %f1430, %f1431, %f1432}, [retval0+0];
	} // callseq 521
$L__tmp8349:
	.loc	20 205 32
	st.f32 	[%SP+1276], %f1432;
	st.f32 	[%SP+1272], %f1431;
	st.f32 	[%SP+1268], %f1430;
	st.f32 	[%SP+1264], %f1429;
	ld.u64 	%rd1000, [%SP+1112];
	add.s64 	%rd64, %rd1000, 112;
$L__tmp8350:
	.loc	20 205 76
	bra.uni	$L__tmp8351;
$L__tmp8351:
	.loc	20 63 18
	mov.u32 	%r416, 0;
	mov.b32 	%r112, %r416;
$L__tmp8352:
	.loc	20 63 5
	mov.u32 	%r654, %r112;
$L__tmp8353:
	bra.uni 	$L__BB27_152;

$L__BB27_152:
	mov.u32 	%r113, %r654;
$L__tmp8354:
	cvt.s64.s32 	%rd1001, %r113;
	setp.lt.u64 	%p128, %rd1001, 16;
	not.pred 	%p129, %p128;
	@%p129 bra 	$L__BB27_154;
	bra.uni 	$L__BB27_153;

$L__BB27_153:
$L__tmp8355:
	.loc	20 64 9
	cvt.s64.s32 	%rd1137, %r113;
	add.u64 	%rd1138, %SP, 736;
	add.s64 	%rd1139, %rd1138, %rd1137;
	cvt.s64.s32 	%rd1140, %r113;
	add.s64 	%rd1135, %rd64, %rd1140;
$L__tmp8356:
	.loc	20 64 40
	bra.uni	$L__tmp8357;
$L__tmp8357:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd1134, %rd1135;
	// end inline asm
$L__tmp8358:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r417,%r418,%r419,%r420}, [%rd1134];
	// end inline asm
	st.u32 	[%SP+720], %r417;
	st.u32 	[%SP+724], %r418;
	st.u32 	[%SP+728], %r419;
	st.u32 	[%SP+732], %r420;
	.loc	20 56 5
	ld.u32 	%r421, [%SP+720];
	ld.u32 	%r422, [%SP+724];
	ld.u32 	%r423, [%SP+728];
	ld.u32 	%r424, [%SP+732];
$L__tmp8359:
	.loc	20 64 40
	st.u32 	[%rd1139+12], %r424;
	st.u32 	[%rd1139+8], %r423;
	st.u32 	[%rd1139+4], %r422;
	st.u32 	[%rd1139], %r421;
$L__tmp8360:
	.loc	20 63 42
	add.s32 	%r114, %r113, 16;
$L__tmp8361:
	mov.u32 	%r654, %r114;
$L__tmp8362:
	bra.uni 	$L__BB27_152;
$L__tmp8363:

$L__BB27_154:
	.loc	20 65 5
	ld.f32 	%f1433, [%SP+736];
	ld.f32 	%f1434, [%SP+740];
	ld.f32 	%f1435, [%SP+744];
	ld.f32 	%f1436, [%SP+748];
$L__tmp8364:
	.loc	20 205 76
	st.f32 	[%SP+1308], %f1436;
	st.f32 	[%SP+1304], %f1435;
	st.f32 	[%SP+1300], %f1434;
	st.f32 	[%SP+1296], %f1433;
	add.u64 	%rd1002, %SP, 1296;
	mov.b64 	%rd1003, %rd1002;
	st.u64 	[%SP+704], %rd1003;
	mov.f32 	%f1437, %f27;
$L__tmp8365:
	.loc	20 205 60
	bra.uni	$L__tmp8366;
$L__tmp8366:
	.loc	20 45 5
	ld.u64 	%rd1004, [%SP+704];
	ld.f32 	%f1438, [%rd1004];
	mul.f32 	%f1439, %f1438, %f1437;
	ld.u64 	%rd1005, [%SP+704];
	ld.f32 	%f1440, [%rd1005+4];
	mul.f32 	%f1441, %f1440, %f1437;
	ld.u64 	%rd1006, [%SP+704];
	ld.f32 	%f1442, [%rd1006+8];
	mul.f32 	%f1443, %f1442, %f1437;
	ld.u64 	%rd1007, [%SP+704];
	ld.f32 	%f1444, [%rd1007+12];
	mul.f32 	%f1445, %f1444, %f1437;
$L__tmp8367:
	.loc	20 45 12
	{ // callseq 522, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1439;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1441;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1443;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1445;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1446, %f1447, %f1448, %f1449}, [retval0+0];
	} // callseq 522
$L__tmp8368:
	.loc	20 205 60
	st.f32 	[%SP+1292], %f1449;
	st.f32 	[%SP+1288], %f1448;
	st.f32 	[%SP+1284], %f1447;
	st.f32 	[%SP+1280], %f1446;
	add.u64 	%rd1008, %SP, 1264;
	mov.b64 	%rd1009, %rd1008;
	st.u64 	[%SP+688], %rd1009;
	add.u64 	%rd1010, %SP, 1280;
	mov.b64 	%rd1011, %rd1010;
	st.u64 	[%SP+696], %rd1011;
	.loc	20 205 16
	bra.uni	$L__tmp8369;
$L__tmp8369:
	.loc	20 40 5
	ld.u64 	%rd1012, [%SP+688];
	ld.f32 	%f1450, [%rd1012];
	ld.u64 	%rd1013, [%SP+696];
	ld.f32 	%f1451, [%rd1013];
	add.f32 	%f1452, %f1450, %f1451;
	ld.u64 	%rd1014, [%SP+688];
	ld.f32 	%f1453, [%rd1014+4];
	ld.u64 	%rd1015, [%SP+696];
	ld.f32 	%f1454, [%rd1015+4];
	add.f32 	%f1455, %f1453, %f1454;
	ld.u64 	%rd1016, [%SP+688];
	ld.f32 	%f1456, [%rd1016+8];
	ld.u64 	%rd1017, [%SP+696];
	ld.f32 	%f1457, [%rd1017+8];
	add.f32 	%f1458, %f1456, %f1457;
	ld.u64 	%rd1018, [%SP+688];
	ld.f32 	%f1459, [%rd1018+12];
	ld.u64 	%rd1019, [%SP+696];
	ld.f32 	%f1460, [%rd1019+12];
	add.f32 	%f1461, %f1459, %f1460;
$L__tmp8370:
	.loc	20 40 12
	{ // callseq 523, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1452;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1455;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1458;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1461;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1462, %f1463, %f1464, %f1465}, [retval0+0];
	} // callseq 523
$L__tmp8371:
	.loc	20 205 16
	st.f32 	[%rd55+12], %f1465;
	st.f32 	[%rd55+8], %f1464;
	st.f32 	[%rd55+4], %f1463;
	st.f32 	[%rd55], %f1462;
	.loc	20 207 26
	ld.f32 	%f1466, [%rd54+4];
	ld.f32 	%f1467, [%rd54+4];
	mul.f32 	%f1468, %f1466, %f1467;
	ld.f32 	%f1469, [%rd54+8];
	ld.f32 	%f1470, [%rd54+8];
	mul.f32 	%f1471, %f1469, %f1470;
	add.f32 	%f1472, %f1468, %f1471;
	ld.f32 	%f1473, [%rd54+12];
	ld.f32 	%f1474, [%rd54+12];
	mul.f32 	%f1475, %f1473, %f1474;
	add.f32 	%f1476, %f1472, %f1475;
	ld.f32 	%f1477, [%rd55];
	ld.f32 	%f1478, [%rd55];
	mul.f32 	%f1479, %f1477, %f1478;
	add.f32 	%f1480, %f1476, %f1479;
	.loc	20 207 34
	{ // callseq 524, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1480;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZSt4sqrtf, 
	(
	param0
	);
	ld.param.f32 	%f1481, [retval0+0];
	} // callseq 524
	rcp.rn.f32 	%f1482, %f1481;
$L__tmp8372:
	.loc	20 208 9
	ld.f32 	%f1483, [%rd54+4];
	mul.f32 	%f1484, %f1483, %f1482;
	st.f32 	[%rd54+4], %f1484;
	.loc	20 209 9
	ld.f32 	%f1485, [%rd54+8];
	mul.f32 	%f1486, %f1485, %f1482;
	st.f32 	[%rd54+8], %f1486;
	.loc	20 210 9
	ld.f32 	%f1487, [%rd54+12];
	mul.f32 	%f1488, %f1487, %f1482;
	st.f32 	[%rd54+12], %f1488;
	.loc	20 211 9
	ld.f32 	%f1489, [%rd55];
	mul.f32 	%f1490, %f1489, %f1482;
	st.f32 	[%rd55], %f1490;
	bra.uni 	$L__BB27_155;
$L__tmp8373:

$L__BB27_155:
	.loc	20 269 18
	ld.f32 	%f1491, [%SP+4336];
	st.f32 	[%SP+1564], %f1491;
	ld.f32 	%f1492, [%SP+4340];
	st.f32 	[%SP+1568], %f1492;
	ld.f32 	%f1493, [%SP+4344];
	st.f32 	[%SP+1572], %f1493;
	ld.f32 	%f1494, [%SP+4348];
	st.f32 	[%SP+1576], %f1494;
	ld.f32 	%f1495, [%SP+4352];
	st.f32 	[%SP+1580], %f1495;
	add.u64 	%rd1020, %SP, 4336;
	add.s64 	%rd1021, %rd1020, 16;
	ld.f32 	%f1496, [%rd1021+4];
	st.f32 	[%SP+1584], %f1496;
	add.s64 	%rd1022, %rd1020, 16;
	ld.f32 	%f1497, [%rd1022+8];
	st.f32 	[%SP+1588], %f1497;
	add.s64 	%rd1023, %rd1020, 16;
	ld.f32 	%f1498, [%rd1023+12];
	st.f32 	[%SP+1592], %f1498;
	ld.f32 	%f1499, [%SP+4368];
	st.f32 	[%SP+1596], %f1499;
	add.s64 	%rd1024, %rd1020, 32;
	ld.f32 	%f1500, [%rd1024+4];
	st.f32 	[%SP+1600], %f1500;
	add.s64 	%rd1025, %rd1020, 32;
	ld.f32 	%f1501, [%rd1025+8];
	st.f32 	[%SP+1604], %f1501;
	add.s64 	%rd1026, %rd1020, 32;
	ld.f32 	%f1502, [%rd1026+12];
	st.f32 	[%SP+1608], %f1502;
	ld.f32 	%f1503, [%SP+4384];
	st.f32 	[%SP+1612], %f1503;
	add.s64 	%rd1027, %rd1020, 48;
	ld.f32 	%f1504, [%rd1027+4];
	st.f32 	[%SP+1616], %f1504;
	add.s64 	%rd1028, %rd1020, 48;
	ld.f32 	%f1505, [%rd1028+8];
	st.f32 	[%SP+1620], %f1505;
	add.s64 	%rd1029, %rd1020, 48;
	ld.f32 	%f1506, [%rd1029+12];
	st.f32 	[%SP+1624], %f1506;
	.loc	20 273 5
	ld.u64 	%rd1030, [%SP+1512];
	ld.u64 	%rd1031, [%SP+1520];
	ld.u64 	%rd1032, [%SP+1528];
	mov.b64 	%rd1033, %rd1030;
	st.u64 	[%SP+624], %rd1033;
	mov.b64 	%rd1034, %rd1031;
	st.u64 	[%SP+632], %rd1034;
	mov.b64 	%rd1035, %rd1032;
	st.u64 	[%SP+640], %rd1035;
	add.u64 	%rd1036, %SP, 1564;
	mov.b64 	%rd1037, %rd1036;
	st.u64 	[%SP+648], %rd1037;
	.loc	20 273 5
	bra.uni	$L__tmp8374;
$L__tmp8374:
	.loc	20 84 18
	ld.u64 	%rd1038, [%SP+648];
	ld.f32 	%f1507, [%rd1038+36];
	st.f32 	[%SP+656], %f1507;
	ld.u64 	%rd1039, [%SP+648];
	ld.f32 	%f1508, [%rd1039+40];
	st.f32 	[%SP+660], %f1508;
	ld.u64 	%rd1040, [%SP+648];
	ld.f32 	%f1509, [%rd1040+44];
	st.f32 	[%SP+664], %f1509;
	ld.u64 	%rd1041, [%SP+648];
	ld.f32 	%f1510, [%rd1041+48];
	st.f32 	[%SP+668], %f1510;
	.loc	20 87 25
	ld.u64 	%rd1042, [%SP+648];
	ld.f32 	%f1511, [%rd1042+36];
	ld.u64 	%rd1043, [%SP+648];
	ld.f32 	%f1512, [%rd1043+36];
	mul.f32 	%f1513, %f1511, %f1512;
	ld.u64 	%rd1044, [%SP+648];
	ld.f32 	%f1514, [%rd1044+40];
	ld.u64 	%rd1045, [%SP+648];
	ld.f32 	%f1515, [%rd1045+40];
	mul.f32 	%f1516, %f1514, %f1515;
	add.f32 	%f1517, %f1513, %f1516;
	ld.u64 	%rd1046, [%SP+648];
	ld.f32 	%f1518, [%rd1046+44];
	ld.u64 	%rd1047, [%SP+648];
	ld.f32 	%f1519, [%rd1047+44];
	mul.f32 	%f1520, %f1518, %f1519;
	add.f32 	%f1521, %f1517, %f1520;
	ld.u64 	%rd1048, [%SP+648];
	ld.f32 	%f1522, [%rd1048+48];
	ld.u64 	%rd1049, [%SP+648];
	ld.f32 	%f1523, [%rd1049+48];
	mul.f32 	%f1524, %f1522, %f1523;
	add.f32 	%f1525, %f1521, %f1524;
	rcp.rn.f32 	%f1526, %f1525;
$L__tmp8375:
	.loc	20 0 25
	add.u64 	%rd1050, %SP, 656;
	mov.b64 	%rd1051, %rd1050;
	st.u64 	[%SP+616], %rd1051;
	mov.f32 	%f1527, %f1526;
$L__tmp8376:
	.loc	20 88 23
	bra.uni	$L__tmp8377;
$L__tmp8377:
	.loc	20 45 5
	ld.u64 	%rd1052, [%SP+616];
	ld.f32 	%f1528, [%rd1052];
	mul.f32 	%f1529, %f1528, %f1527;
	ld.u64 	%rd1053, [%SP+616];
	ld.f32 	%f1530, [%rd1053+4];
	mul.f32 	%f1531, %f1530, %f1527;
	ld.u64 	%rd1054, [%SP+616];
	ld.f32 	%f1532, [%rd1054+8];
	mul.f32 	%f1533, %f1532, %f1527;
	ld.u64 	%rd1055, [%SP+616];
	ld.f32 	%f1534, [%rd1055+12];
	mul.f32 	%f1535, %f1534, %f1527;
$L__tmp8378:
	.loc	20 45 12
	{ // callseq 525, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1529;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f1531;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f1533;
	.param .b32 param3;
	st.param.f32 	[param3+0], %f1535;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e11make_float4Effff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.v4.f32 	{%f1536, %f1537, %f1538, %f1539}, [retval0+0];
	} // callseq 525
$L__tmp8379:
	.loc	20 88 23
	st.f32 	[%SP+684], %f1539;
	st.f32 	[%SP+680], %f1538;
	st.f32 	[%SP+676], %f1537;
	st.f32 	[%SP+672], %f1536;
	.loc	20 90 21
	ld.f32 	%f1540, [%SP+668];
	ld.f32 	%f1541, [%SP+684];
	mul.f32 	%f1542, %f1540, %f1541;
$L__tmp8380:
	.loc	20 91 21
	ld.f32 	%f1543, [%SP+656];
	ld.f32 	%f1544, [%SP+672];
	mul.f32 	%f1545, %f1543, %f1544;
$L__tmp8381:
	.loc	20 92 21
	ld.f32 	%f1546, [%SP+660];
	ld.f32 	%f1547, [%SP+676];
	mul.f32 	%f1548, %f1546, %f1547;
$L__tmp8382:
	.loc	20 93 21
	ld.f32 	%f1549, [%SP+664];
	ld.f32 	%f1550, [%SP+680];
	mul.f32 	%f1551, %f1549, %f1550;
$L__tmp8383:
	.loc	20 95 20
	ld.f32 	%f1552, [%SP+656];
	ld.f32 	%f1553, [%SP+676];
	mul.f32 	%f1554, %f1552, %f1553;
$L__tmp8384:
	.loc	20 96 20
	ld.f32 	%f1555, [%SP+664];
	ld.f32 	%f1556, [%SP+684];
	mul.f32 	%f1557, %f1555, %f1556;
$L__tmp8385:
	.loc	20 97 20
	ld.f32 	%f1558, [%SP+656];
	ld.f32 	%f1559, [%SP+680];
	mul.f32 	%f1560, %f1558, %f1559;
$L__tmp8386:
	.loc	20 98 20
	ld.f32 	%f1561, [%SP+660];
	ld.f32 	%f1562, [%SP+684];
	mul.f32 	%f1563, %f1561, %f1562;
$L__tmp8387:
	.loc	20 99 20
	ld.f32 	%f1564, [%SP+660];
	ld.f32 	%f1565, [%SP+680];
	mul.f32 	%f1566, %f1564, %f1565;
$L__tmp8388:
	.loc	20 100 20
	ld.f32 	%f1567, [%SP+656];
	ld.f32 	%f1568, [%SP+684];
	mul.f32 	%f1569, %f1567, %f1568;
$L__tmp8389:
	.loc	20 102 5
	sub.f32 	%f1570, %f1545, %f1548;
	sub.f32 	%f1571, %f1570, %f1551;
	add.f32 	%f1572, %f1571, %f1542;
	ld.u64 	%rd1056, [%SP+624];
	st.f32 	[%rd1056], %f1572;
	.loc	20 103 5
	sub.f32 	%f1573, %f1554, %f1557;
	mul.f32 	%f1574, %f1573, 0f40000000;
	ld.u64 	%rd1057, [%SP+624];
	st.f32 	[%rd1057+4], %f1574;
	.loc	20 104 5
	add.f32 	%f1575, %f1560, %f1563;
	mul.f32 	%f1576, %f1575, 0f40000000;
	ld.u64 	%rd1058, [%SP+624];
	st.f32 	[%rd1058+8], %f1576;
	.loc	20 106 5
	add.f32 	%f1577, %f1554, %f1557;
	mul.f32 	%f1578, %f1577, 0f40000000;
	ld.u64 	%rd1059, [%SP+632];
	st.f32 	[%rd1059], %f1578;
	.loc	20 107 5
	neg.f32 	%f1579, %f1545;
	add.f32 	%f1580, %f1579, %f1548;
	sub.f32 	%f1581, %f1580, %f1551;
	add.f32 	%f1582, %f1581, %f1542;
	ld.u64 	%rd1060, [%SP+632];
	st.f32 	[%rd1060+4], %f1582;
	.loc	20 108 5
	sub.f32 	%f1583, %f1566, %f1569;
	mul.f32 	%f1584, %f1583, 0f40000000;
	ld.u64 	%rd1061, [%SP+632];
	st.f32 	[%rd1061+8], %f1584;
	.loc	20 110 5
	sub.f32 	%f1585, %f1560, %f1563;
	mul.f32 	%f1586, %f1585, 0f40000000;
	ld.u64 	%rd1062, [%SP+640];
	st.f32 	[%rd1062], %f1586;
	.loc	20 111 5
	add.f32 	%f1587, %f1566, %f1569;
	mul.f32 	%f1588, %f1587, 0f40000000;
	ld.u64 	%rd1063, [%SP+640];
	st.f32 	[%rd1063+4], %f1588;
	.loc	20 112 5
	neg.f32 	%f1589, %f1545;
	sub.f32 	%f1590, %f1589, %f1548;
	add.f32 	%f1591, %f1590, %f1551;
	add.f32 	%f1592, %f1591, %f1542;
	ld.u64 	%rd1064, [%SP+640];
	st.f32 	[%rd1064+8], %f1592;
	.loc	20 114 5
	ld.u64 	%rd1065, [%SP+624];
	ld.f32 	%f1593, [%rd1065];
	ld.u64 	%rd1066, [%SP+648];
	ld.f32 	%f1594, [%rd1066+12];
	mul.f32 	%f1595, %f1593, %f1594;
	ld.u64 	%rd1067, [%SP+624];
	ld.f32 	%f1596, [%rd1067+4];
	ld.u64 	%rd1068, [%SP+648];
	ld.f32 	%f1597, [%rd1068+24];
	mul.f32 	%f1598, %f1596, %f1597;
	add.f32 	%f1599, %f1595, %f1598;
	ld.u64 	%rd1069, [%SP+624];
	ld.f32 	%f1600, [%rd1069+8];
	ld.u64 	%rd1070, [%SP+648];
	ld.f32 	%f1601, [%rd1070+32];
	mul.f32 	%f1602, %f1600, %f1601;
	add.f32 	%f1603, %f1599, %f1602;
	ld.u64 	%rd1071, [%SP+648];
	ld.f32 	%f1604, [%rd1071+52];
	add.f32 	%f1605, %f1603, %f1604;
	ld.u64 	%rd1072, [%SP+624];
	st.f32 	[%rd1072+12], %f1605;
	.loc	20 115 5
	ld.u64 	%rd1073, [%SP+632];
	ld.f32 	%f1606, [%rd1073];
	ld.u64 	%rd1074, [%SP+648];
	ld.f32 	%f1607, [%rd1074+12];
	mul.f32 	%f1608, %f1606, %f1607;
	ld.u64 	%rd1075, [%SP+632];
	ld.f32 	%f1609, [%rd1075+4];
	ld.u64 	%rd1076, [%SP+648];
	ld.f32 	%f1610, [%rd1076+24];
	mul.f32 	%f1611, %f1609, %f1610;
	add.f32 	%f1612, %f1608, %f1611;
	ld.u64 	%rd1077, [%SP+632];
	ld.f32 	%f1613, [%rd1077+8];
	ld.u64 	%rd1078, [%SP+648];
	ld.f32 	%f1614, [%rd1078+32];
	mul.f32 	%f1615, %f1613, %f1614;
	add.f32 	%f1616, %f1612, %f1615;
	ld.u64 	%rd1079, [%SP+648];
	ld.f32 	%f1617, [%rd1079+56];
	add.f32 	%f1618, %f1616, %f1617;
	ld.u64 	%rd1080, [%SP+632];
	st.f32 	[%rd1080+12], %f1618;
	.loc	20 116 5
	ld.u64 	%rd1081, [%SP+640];
	ld.f32 	%f1619, [%rd1081];
	ld.u64 	%rd1082, [%SP+648];
	ld.f32 	%f1620, [%rd1082+12];
	mul.f32 	%f1621, %f1619, %f1620;
	ld.u64 	%rd1083, [%SP+640];
	ld.f32 	%f1622, [%rd1083+4];
	ld.u64 	%rd1084, [%SP+648];
	ld.f32 	%f1623, [%rd1084+24];
	mul.f32 	%f1624, %f1622, %f1623;
	add.f32 	%f1625, %f1621, %f1624;
	ld.u64 	%rd1085, [%SP+640];
	ld.f32 	%f1626, [%rd1085+8];
	ld.u64 	%rd1086, [%SP+648];
	ld.f32 	%f1627, [%rd1086+32];
	mul.f32 	%f1628, %f1626, %f1627;
	add.f32 	%f1629, %f1625, %f1628;
	ld.u64 	%rd1087, [%SP+648];
	ld.f32 	%f1630, [%rd1087+60];
	add.f32 	%f1631, %f1629, %f1630;
	ld.u64 	%rd1088, [%SP+640];
	st.f32 	[%rd1088+12], %f1631;
	.loc	20 118 5
	ld.u64 	%rd1089, [%SP+624];
	ld.f32 	%f1632, [%rd1089];
	ld.u64 	%rd1090, [%SP+648];
	ld.f32 	%f1633, [%rd1090+8];
	mul.f32 	%f1634, %f1632, %f1633;
	ld.u64 	%rd1091, [%SP+624];
	ld.f32 	%f1635, [%rd1091+4];
	ld.u64 	%rd1092, [%SP+648];
	ld.f32 	%f1636, [%rd1092+20];
	mul.f32 	%f1637, %f1635, %f1636;
	add.f32 	%f1638, %f1634, %f1637;
	ld.u64 	%rd1093, [%SP+624];
	ld.f32 	%f1639, [%rd1093+8];
	ld.u64 	%rd1094, [%SP+648];
	ld.f32 	%f1640, [%rd1094+28];
	mul.f32 	%f1641, %f1639, %f1640;
	add.f32 	%f1642, %f1638, %f1641;
	ld.u64 	%rd1095, [%SP+624];
	st.f32 	[%rd1095+8], %f1642;
	.loc	20 119 5
	ld.u64 	%rd1096, [%SP+632];
	ld.f32 	%f1643, [%rd1096];
	ld.u64 	%rd1097, [%SP+648];
	ld.f32 	%f1644, [%rd1097+8];
	mul.f32 	%f1645, %f1643, %f1644;
	ld.u64 	%rd1098, [%SP+632];
	ld.f32 	%f1646, [%rd1098+4];
	ld.u64 	%rd1099, [%SP+648];
	ld.f32 	%f1647, [%rd1099+20];
	mul.f32 	%f1648, %f1646, %f1647;
	add.f32 	%f1649, %f1645, %f1648;
	ld.u64 	%rd1100, [%SP+632];
	ld.f32 	%f1650, [%rd1100+8];
	ld.u64 	%rd1101, [%SP+648];
	ld.f32 	%f1651, [%rd1101+28];
	mul.f32 	%f1652, %f1650, %f1651;
	add.f32 	%f1653, %f1649, %f1652;
	ld.u64 	%rd1102, [%SP+632];
	st.f32 	[%rd1102+8], %f1653;
	.loc	20 120 5
	ld.u64 	%rd1103, [%SP+640];
	ld.f32 	%f1654, [%rd1103];
	ld.u64 	%rd1104, [%SP+648];
	ld.f32 	%f1655, [%rd1104+8];
	mul.f32 	%f1656, %f1654, %f1655;
	ld.u64 	%rd1105, [%SP+640];
	ld.f32 	%f1657, [%rd1105+4];
	ld.u64 	%rd1106, [%SP+648];
	ld.f32 	%f1658, [%rd1106+20];
	mul.f32 	%f1659, %f1657, %f1658;
	add.f32 	%f1660, %f1656, %f1659;
	ld.u64 	%rd1107, [%SP+640];
	ld.f32 	%f1661, [%rd1107+8];
	ld.u64 	%rd1108, [%SP+648];
	ld.f32 	%f1662, [%rd1108+28];
	mul.f32 	%f1663, %f1661, %f1662;
	add.f32 	%f1664, %f1660, %f1663;
	ld.u64 	%rd1109, [%SP+640];
	st.f32 	[%rd1109+8], %f1664;
	.loc	20 122 5
	ld.u64 	%rd1110, [%SP+624];
	ld.f32 	%f1665, [%rd1110];
	ld.u64 	%rd1111, [%SP+648];
	ld.f32 	%f1666, [%rd1111+4];
	mul.f32 	%f1667, %f1665, %f1666;
	ld.u64 	%rd1112, [%SP+624];
	ld.f32 	%f1668, [%rd1112+4];
	ld.u64 	%rd1113, [%SP+648];
	ld.f32 	%f1669, [%rd1113+16];
	mul.f32 	%f1670, %f1668, %f1669;
	add.f32 	%f1671, %f1667, %f1670;
	ld.u64 	%rd1114, [%SP+624];
	st.f32 	[%rd1114+4], %f1671;
	.loc	20 123 5
	ld.u64 	%rd1115, [%SP+632];
	ld.f32 	%f1672, [%rd1115];
	ld.u64 	%rd1116, [%SP+648];
	ld.f32 	%f1673, [%rd1116+4];
	mul.f32 	%f1674, %f1672, %f1673;
	ld.u64 	%rd1117, [%SP+632];
	ld.f32 	%f1675, [%rd1117+4];
	ld.u64 	%rd1118, [%SP+648];
	ld.f32 	%f1676, [%rd1118+16];
	mul.f32 	%f1677, %f1675, %f1676;
	add.f32 	%f1678, %f1674, %f1677;
	ld.u64 	%rd1119, [%SP+632];
	st.f32 	[%rd1119+4], %f1678;
	.loc	20 124 5
	ld.u64 	%rd1120, [%SP+640];
	ld.f32 	%f1679, [%rd1120];
	ld.u64 	%rd1121, [%SP+648];
	ld.f32 	%f1680, [%rd1121+4];
	mul.f32 	%f1681, %f1679, %f1680;
	ld.u64 	%rd1122, [%SP+640];
	ld.f32 	%f1682, [%rd1122+4];
	ld.u64 	%rd1123, [%SP+648];
	ld.f32 	%f1683, [%rd1123+16];
	mul.f32 	%f1684, %f1682, %f1683;
	add.f32 	%f1685, %f1681, %f1684;
	ld.u64 	%rd1124, [%SP+640];
	st.f32 	[%rd1124+4], %f1685;
	.loc	20 126 5
	ld.u64 	%rd1125, [%SP+624];
	ld.f32 	%f1686, [%rd1125];
	ld.u64 	%rd1126, [%SP+648];
	ld.f32 	%f1687, [%rd1126];
	mul.f32 	%f1688, %f1686, %f1687;
	ld.u64 	%rd1127, [%SP+624];
	st.f32 	[%rd1127], %f1688;
	.loc	20 127 5
	ld.u64 	%rd1128, [%SP+632];
	ld.f32 	%f1689, [%rd1128];
	ld.u64 	%rd1129, [%SP+648];
	ld.f32 	%f1690, [%rd1129];
	mul.f32 	%f1691, %f1689, %f1690;
	ld.u64 	%rd1130, [%SP+632];
	st.f32 	[%rd1130], %f1691;
	.loc	20 128 5
	ld.u64 	%rd1131, [%SP+640];
	ld.f32 	%f1692, [%rd1131];
	ld.u64 	%rd1132, [%SP+648];
	ld.f32 	%f1693, [%rd1132];
	mul.f32 	%f1694, %f1692, %f1693;
	ld.u64 	%rd1133, [%SP+640];
	st.f32 	[%rd1133], %f1694;
$L__tmp8390:
	.loc	20 296 13
	bra.uni 	$L__BB27_156;
$L__tmp8391:

$L__BB27_156:
	.loc	20 299 9
	and.b16  	%rs38, %rs2, 255;
	setp.ne.s16 	%p146, %rs38, 0;
	not.pred 	%p147, %p146;
	not.pred 	%p148, %p147;
	@%p148 bra 	$L__BB27_158;
	bra.uni 	$L__BB27_157;

$L__BB27_157:
$L__tmp8392:
	.loc	20 300 13
	ld.u64 	%rd1322, [%SP+2640];
	ld.u64 	%rd1323, [%SP+2648];
	ld.u64 	%rd1324, [%SP+2656];
	mov.b64 	%rd1325, %rd1322;
	st.u64 	[%SP+592], %rd1325;
	mov.b64 	%rd1326, %rd1323;
	st.u64 	[%SP+600], %rd1326;
	mov.b64 	%rd1327, %rd1324;
	st.u64 	[%SP+608], %rd1327;
	.loc	20 300 13
	bra.uni	$L__tmp8393;
$L__tmp8393:
	.loc	20 134 22
	ld.u64 	%rd1328, [%SP+592];
	ld.f32 	%f1890, [%rd1328];
	ld.u64 	%rd1329, [%SP+600];
	ld.f32 	%f1891, [%rd1329+4];
	ld.u64 	%rd1330, [%SP+608];
	ld.f32 	%f1892, [%rd1330+8];
	mul.f32 	%f1893, %f1891, %f1892;
	ld.u64 	%rd1331, [%SP+600];
	ld.f32 	%f1894, [%rd1331+8];
	ld.u64 	%rd1332, [%SP+608];
	ld.f32 	%f1895, [%rd1332+4];
	mul.f32 	%f1896, %f1894, %f1895;
	sub.f32 	%f1897, %f1893, %f1896;
	mul.f32 	%f1898, %f1890, %f1897;
	ld.u64 	%rd1333, [%SP+592];
	ld.f32 	%f1899, [%rd1333+4];
	ld.u64 	%rd1334, [%SP+600];
	ld.f32 	%f1900, [%rd1334];
	ld.u64 	%rd1335, [%SP+608];
	ld.f32 	%f1901, [%rd1335+8];
	mul.f32 	%f1902, %f1900, %f1901;
	ld.u64 	%rd1336, [%SP+600];
	ld.f32 	%f1903, [%rd1336+8];
	ld.u64 	%rd1337, [%SP+608];
	ld.f32 	%f1904, [%rd1337];
	mul.f32 	%f1905, %f1903, %f1904;
	sub.f32 	%f1906, %f1902, %f1905;
	mul.f32 	%f1907, %f1899, %f1906;
	sub.f32 	%f1908, %f1898, %f1907;
	ld.u64 	%rd1338, [%SP+592];
	ld.f32 	%f1909, [%rd1338+8];
	ld.u64 	%rd1339, [%SP+600];
	ld.f32 	%f1910, [%rd1339];
	ld.u64 	%rd1340, [%SP+608];
	ld.f32 	%f1911, [%rd1340+4];
	mul.f32 	%f1912, %f1910, %f1911;
	ld.u64 	%rd1341, [%SP+600];
	ld.f32 	%f1913, [%rd1341+4];
	ld.u64 	%rd1342, [%SP+608];
	ld.f32 	%f1914, [%rd1342];
	mul.f32 	%f1915, %f1913, %f1914;
	sub.f32 	%f1916, %f1912, %f1915;
	mul.f32 	%f1917, %f1909, %f1916;
	add.f32 	%f1918, %f1908, %f1917;
$L__tmp8394:
	.loc	20 137 26
	rcp.rn.f32 	%f1919, %f1918;
$L__tmp8395:
	.loc	20 140 5
	ld.u64 	%rd1343, [%SP+600];
	ld.f32 	%f1920, [%rd1343+4];
	ld.u64 	%rd1344, [%SP+608];
	ld.f32 	%f1921, [%rd1344+8];
	mul.f32 	%f1922, %f1920, %f1921;
	ld.u64 	%rd1345, [%SP+608];
	ld.f32 	%f1923, [%rd1345+4];
	ld.u64 	%rd1346, [%SP+600];
	ld.f32 	%f1924, [%rd1346+8];
	mul.f32 	%f1925, %f1923, %f1924;
	sub.f32 	%f1926, %f1922, %f1925;
	mul.f32 	%f1927, %f1919, %f1926;
	st.f32 	[%SP+3336], %f1927;
	.loc	20 141 5
	ld.u64 	%rd1347, [%SP+592];
	ld.f32 	%f1928, [%rd1347+8];
	ld.u64 	%rd1348, [%SP+608];
	ld.f32 	%f1929, [%rd1348+4];
	mul.f32 	%f1930, %f1928, %f1929;
	ld.u64 	%rd1349, [%SP+608];
	ld.f32 	%f1931, [%rd1349+8];
	ld.u64 	%rd1350, [%SP+592];
	ld.f32 	%f1932, [%rd1350+4];
	mul.f32 	%f1933, %f1931, %f1932;
	sub.f32 	%f1934, %f1930, %f1933;
	mul.f32 	%f1935, %f1919, %f1934;
	st.f32 	[%SP+3340], %f1935;
	.loc	20 142 5
	ld.u64 	%rd1351, [%SP+592];
	ld.f32 	%f1936, [%rd1351+4];
	ld.u64 	%rd1352, [%SP+600];
	ld.f32 	%f1937, [%rd1352+8];
	mul.f32 	%f1938, %f1936, %f1937;
	ld.u64 	%rd1353, [%SP+600];
	ld.f32 	%f1939, [%rd1353+4];
	ld.u64 	%rd1354, [%SP+592];
	ld.f32 	%f1940, [%rd1354+8];
	mul.f32 	%f1941, %f1939, %f1940;
	sub.f32 	%f1942, %f1938, %f1941;
	mul.f32 	%f1943, %f1919, %f1942;
	st.f32 	[%SP+3344], %f1943;
	.loc	20 144 5
	ld.u64 	%rd1355, [%SP+600];
	ld.f32 	%f1944, [%rd1355+8];
	ld.u64 	%rd1356, [%SP+608];
	ld.f32 	%f1945, [%rd1356];
	mul.f32 	%f1946, %f1944, %f1945;
	ld.u64 	%rd1357, [%SP+608];
	ld.f32 	%f1947, [%rd1357+8];
	ld.u64 	%rd1358, [%SP+600];
	ld.f32 	%f1948, [%rd1358];
	mul.f32 	%f1949, %f1947, %f1948;
	sub.f32 	%f1950, %f1946, %f1949;
	mul.f32 	%f1951, %f1919, %f1950;
	st.f32 	[%SP+3348], %f1951;
	.loc	20 145 5
	ld.u64 	%rd1359, [%SP+592];
	ld.f32 	%f1952, [%rd1359];
	ld.u64 	%rd1360, [%SP+608];
	ld.f32 	%f1953, [%rd1360+8];
	mul.f32 	%f1954, %f1952, %f1953;
	ld.u64 	%rd1361, [%SP+608];
	ld.f32 	%f1955, [%rd1361];
	ld.u64 	%rd1362, [%SP+592];
	ld.f32 	%f1956, [%rd1362+8];
	mul.f32 	%f1957, %f1955, %f1956;
	sub.f32 	%f1958, %f1954, %f1957;
	mul.f32 	%f1959, %f1919, %f1958;
	add.u64 	%rd1363, %SP, 3336;
	add.s64 	%rd1364, %rd1363, 12;
	st.f32 	[%rd1364+4], %f1959;
	.loc	20 146 5
	ld.u64 	%rd1365, [%SP+592];
	ld.f32 	%f1960, [%rd1365+8];
	ld.u64 	%rd1366, [%SP+600];
	ld.f32 	%f1961, [%rd1366];
	mul.f32 	%f1962, %f1960, %f1961;
	ld.u64 	%rd1367, [%SP+600];
	ld.f32 	%f1963, [%rd1367+8];
	ld.u64 	%rd1368, [%SP+592];
	ld.f32 	%f1964, [%rd1368];
	mul.f32 	%f1965, %f1963, %f1964;
	sub.f32 	%f1966, %f1962, %f1965;
	mul.f32 	%f1967, %f1919, %f1966;
	add.s64 	%rd1369, %rd1363, 12;
	st.f32 	[%rd1369+8], %f1967;
	.loc	20 148 5
	ld.u64 	%rd1370, [%SP+600];
	ld.f32 	%f1968, [%rd1370];
	ld.u64 	%rd1371, [%SP+608];
	ld.f32 	%f1969, [%rd1371+4];
	mul.f32 	%f1970, %f1968, %f1969;
	ld.u64 	%rd1372, [%SP+608];
	ld.f32 	%f1971, [%rd1372];
	ld.u64 	%rd1373, [%SP+600];
	ld.f32 	%f1972, [%rd1373+4];
	mul.f32 	%f1973, %f1971, %f1972;
	sub.f32 	%f1974, %f1970, %f1973;
	mul.f32 	%f1975, %f1919, %f1974;
	st.f32 	[%SP+3360], %f1975;
	.loc	20 149 5
	ld.u64 	%rd1374, [%SP+592];
	ld.f32 	%f1976, [%rd1374+4];
	ld.u64 	%rd1375, [%SP+608];
	ld.f32 	%f1977, [%rd1375];
	mul.f32 	%f1978, %f1976, %f1977;
	ld.u64 	%rd1376, [%SP+608];
	ld.f32 	%f1979, [%rd1376+4];
	ld.u64 	%rd1377, [%SP+592];
	ld.f32 	%f1980, [%rd1377];
	mul.f32 	%f1981, %f1979, %f1980;
	sub.f32 	%f1982, %f1978, %f1981;
	mul.f32 	%f1983, %f1919, %f1982;
	add.s64 	%rd1378, %rd1363, 24;
	st.f32 	[%rd1378+4], %f1983;
	.loc	20 150 5
	ld.u64 	%rd1379, [%SP+592];
	ld.f32 	%f1984, [%rd1379];
	ld.u64 	%rd1380, [%SP+600];
	ld.f32 	%f1985, [%rd1380+4];
	mul.f32 	%f1986, %f1984, %f1985;
	ld.u64 	%rd1381, [%SP+600];
	ld.f32 	%f1987, [%rd1381];
	ld.u64 	%rd1382, [%SP+592];
	ld.f32 	%f1988, [%rd1382+4];
	mul.f32 	%f1989, %f1987, %f1988;
	sub.f32 	%f1990, %f1986, %f1989;
	mul.f32 	%f1991, %f1919, %f1990;
	add.s64 	%rd1383, %rd1363, 24;
	st.f32 	[%rd1383+8], %f1991;
	.loc	20 152 17
	ld.u64 	%rd1384, [%SP+592];
	ld.f32 	%f1992, [%rd1384+12];
	st.f32 	[%SP+3372], %f1992;
	ld.u64 	%rd1385, [%SP+600];
	ld.f32 	%f1993, [%rd1385+12];
	st.f32 	[%SP+3376], %f1993;
	ld.u64 	%rd1386, [%SP+608];
	ld.f32 	%f1994, [%rd1386+12];
	st.f32 	[%SP+3380], %f1994;
	.loc	20 154 5
	ld.f32 	%f1995, [%SP+3336];
	ld.u64 	%rd1387, [%SP+592];
	st.f32 	[%rd1387], %f1995;
	.loc	20 155 5
	ld.f32 	%f1996, [%SP+3340];
	ld.u64 	%rd1388, [%SP+592];
	st.f32 	[%rd1388+4], %f1996;
	.loc	20 156 5
	ld.f32 	%f1997, [%SP+3344];
	ld.u64 	%rd1389, [%SP+592];
	st.f32 	[%rd1389+8], %f1997;
	.loc	20 157 5
	ld.f32 	%f1998, [%SP+3336];
	neg.f32 	%f1999, %f1998;
	ld.f32 	%f2000, [%SP+3372];
	mul.f32 	%f2001, %f1999, %f2000;
	ld.f32 	%f2002, [%SP+3340];
	ld.f32 	%f2003, [%SP+3376];
	mul.f32 	%f2004, %f2002, %f2003;
	sub.f32 	%f2005, %f2001, %f2004;
	ld.f32 	%f2006, [%SP+3344];
	ld.f32 	%f2007, [%SP+3380];
	mul.f32 	%f2008, %f2006, %f2007;
	sub.f32 	%f2009, %f2005, %f2008;
	ld.u64 	%rd1390, [%SP+592];
	st.f32 	[%rd1390+12], %f2009;
	.loc	20 159 5
	ld.f32 	%f2010, [%SP+3348];
	ld.u64 	%rd1391, [%SP+600];
	st.f32 	[%rd1391], %f2010;
	.loc	20 160 5
	add.s64 	%rd1392, %rd1363, 12;
	ld.f32 	%f2011, [%rd1392+4];
	ld.u64 	%rd1393, [%SP+600];
	st.f32 	[%rd1393+4], %f2011;
	.loc	20 161 5
	add.s64 	%rd1394, %rd1363, 12;
	ld.f32 	%f2012, [%rd1394+8];
	ld.u64 	%rd1395, [%SP+600];
	st.f32 	[%rd1395+8], %f2012;
	.loc	20 162 5
	ld.f32 	%f2013, [%SP+3348];
	neg.f32 	%f2014, %f2013;
	ld.f32 	%f2015, [%SP+3372];
	mul.f32 	%f2016, %f2014, %f2015;
	add.s64 	%rd1396, %rd1363, 12;
	ld.f32 	%f2017, [%rd1396+4];
	ld.f32 	%f2018, [%SP+3376];
	mul.f32 	%f2019, %f2017, %f2018;
	sub.f32 	%f2020, %f2016, %f2019;
	add.s64 	%rd1397, %rd1363, 12;
	ld.f32 	%f2021, [%rd1397+8];
	ld.f32 	%f2022, [%SP+3380];
	mul.f32 	%f2023, %f2021, %f2022;
	sub.f32 	%f2024, %f2020, %f2023;
	ld.u64 	%rd1398, [%SP+600];
	st.f32 	[%rd1398+12], %f2024;
	.loc	20 164 5
	ld.f32 	%f2025, [%SP+3360];
	ld.u64 	%rd1399, [%SP+608];
	st.f32 	[%rd1399], %f2025;
	.loc	20 165 5
	add.s64 	%rd1400, %rd1363, 24;
	ld.f32 	%f2026, [%rd1400+4];
	ld.u64 	%rd1401, [%SP+608];
	st.f32 	[%rd1401+4], %f2026;
	.loc	20 166 5
	add.s64 	%rd1402, %rd1363, 24;
	ld.f32 	%f2027, [%rd1402+8];
	ld.u64 	%rd1403, [%SP+608];
	st.f32 	[%rd1403+8], %f2027;
	.loc	20 167 5
	ld.f32 	%f2028, [%SP+3360];
	neg.f32 	%f2029, %f2028;
	ld.f32 	%f2030, [%SP+3372];
	mul.f32 	%f2031, %f2029, %f2030;
	add.s64 	%rd1404, %rd1363, 24;
	ld.f32 	%f2032, [%rd1404+4];
	ld.f32 	%f2033, [%SP+3376];
	mul.f32 	%f2034, %f2032, %f2033;
	sub.f32 	%f2035, %f2031, %f2034;
	add.s64 	%rd1405, %rd1363, 24;
	ld.f32 	%f2036, [%rd1405+8];
	ld.f32 	%f2037, [%SP+3380];
	mul.f32 	%f2038, %f2036, %f2037;
	sub.f32 	%f2039, %f2035, %f2038;
	ld.u64 	%rd1406, [%SP+608];
	st.f32 	[%rd1406+12], %f2039;
$L__tmp8396:
	.loc	20 300 13
	bra.uni 	$L__BB27_158;

$L__BB27_158:
	bra.uni 	$L__BB27_183;
$L__tmp8397:

$L__BB27_159:
	.loc	20 302 10
	setp.eq.s32 	%p94, %r66, 4;
	mov.pred 	%p93, -1;
	mov.pred 	%p212, %p93;
	@%p94 bra 	$L__BB27_161;
	bra.uni 	$L__BB27_160;

$L__BB27_160:
	setp.eq.s32 	%p7, %r66, 1;
	mov.pred 	%p212, %p7;
	bra.uni 	$L__BB27_161;

$L__BB27_161:
	mov.pred 	%p8, %p212;
	not.pred 	%p95, %p8;
	@%p95 bra 	$L__BB27_181;
	bra.uni 	$L__BB27_162;

$L__BB27_162:
$L__tmp8398:
	.loc	20 306 9
	setp.eq.s32 	%p96, %r66, 4;
	not.pred 	%p97, %p96;
	@%p97 bra 	$L__BB27_167;
	bra.uni 	$L__BB27_163;

$L__BB27_163:
$L__tmp8399:
	.loc	20 308 13
	and.b16  	%rs27, %rs2, 255;
	setp.ne.s16 	%p100, %rs27, 0;
	not.pred 	%p101, %p100;
	@%p101 bra 	$L__BB27_165;
	bra.uni 	$L__BB27_164;

$L__BB27_164:
	.loc	20 0 13
	mov.b64 	%rd849, %rd41;
$L__tmp8400:
	.loc	20 308 45
	bra.uni	$L__tmp8401;
$L__tmp8401:
	.loc	17 935 5
	// begin inline asm
	call (%rd848), _optix_get_instance_transform_from_handle, (%rd849);
	// end inline asm
$L__tmp8402:
	.loc	20 308 45
	mov.u64 	%rd1584, %rd848;
$L__tmp8403:
	bra.uni 	$L__BB27_166;

$L__BB27_165:
	.loc	20 0 45
	mov.b64 	%rd847, %rd41;
$L__tmp8404:
	.loc	20 309 45
	bra.uni	$L__tmp8405;
$L__tmp8405:
	.loc	17 942 5
	// begin inline asm
	call (%rd846), _optix_get_instance_inverse_transform_from_handle, (%rd847);
	// end inline asm
$L__tmp8406:
	.loc	20 309 45
	mov.u64 	%rd1584, %rd846;
$L__tmp8407:
	bra.uni 	$L__BB27_166;

$L__BB27_166:
	mov.u64 	%rd67, %rd1584;
$L__tmp8408:
	mov.u64 	%rd1586, %rd67;
$L__tmp8409:
	bra.uni 	$L__BB27_171;
$L__tmp8410:

$L__BB27_167:
	.loc	20 0 45
	mov.b64 	%rd842, %rd41;
$L__tmp8411:
	.loc	20 313 55
	bra.uni	$L__tmp8412;
$L__tmp8412:
	.loc	17 900 5
	// begin inline asm
	call (%rd841), _optix_get_static_transform_from_handle, (%rd842);
	// end inline asm
$L__tmp8413:
	.loc	20 313 55
	mov.b64 	%rd843, %rd841;
	st.u64 	[%SP+2680], %rd843;
	.loc	20 314 13
	and.b16  	%rs26, %rs2, 255;
	setp.ne.s16 	%p98, %rs26, 0;
	not.pred 	%p99, %p98;
	@%p99 bra 	$L__BB27_169;
	bra.uni 	$L__BB27_168;

$L__BB27_168:
	ld.u64 	%rd845, [%SP+2680];
	add.s64 	%rd68, %rd845, 16;
	mov.u64 	%rd1585, %rd68;
	bra.uni 	$L__BB27_170;

$L__BB27_169:
	ld.u64 	%rd844, [%SP+2680];
	add.s64 	%rd69, %rd844, 64;
	mov.u64 	%rd1585, %rd69;
	bra.uni 	$L__BB27_170;

$L__BB27_170:
	mov.u64 	%rd70, %rd1585;
$L__tmp8414:
	mov.u64 	%rd1586, %rd70;
$L__tmp8415:
	bra.uni 	$L__BB27_171;
$L__tmp8416:

$L__BB27_171:
	.loc	20 317 9
	mov.u64 	%rd72, %rd1586;
$L__tmp8417:
	ld.u64 	%rd73, [%SP+2640];
	mov.b64 	%rd850, %rd72;
	st.u64 	[%SP+560], %rd850;
	.loc	20 317 16
	bra.uni	$L__tmp8418;
$L__tmp8418:
	.loc	20 63 18
	mov.u32 	%r374, 0;
	mov.b32 	%r115, %r374;
$L__tmp8419:
	.loc	20 63 5
	mov.u32 	%r655, %r115;
$L__tmp8420:
	bra.uni 	$L__BB27_172;

$L__BB27_172:
	mov.u32 	%r116, %r655;
$L__tmp8421:
	cvt.s64.s32 	%rd851, %r116;
	setp.lt.u64 	%p102, %rd851, 16;
	not.pred 	%p103, %p102;
	@%p103 bra 	$L__BB27_174;
	bra.uni 	$L__BB27_173;

$L__BB27_173:
$L__tmp8422:
	.loc	20 64 9
	cvt.s64.s32 	%rd871, %r116;
	add.u64 	%rd872, %SP, 576;
	add.s64 	%rd873, %rd872, %rd871;
	ld.u64 	%rd874, [%SP+560];
	cvt.s64.s32 	%rd875, %r116;
	add.s64 	%rd869, %rd874, %rd875;
$L__tmp8423:
	.loc	20 64 40
	bra.uni	$L__tmp8424;
$L__tmp8424:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd868, %rd869;
	// end inline asm
$L__tmp8425:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r393,%r394,%r395,%r396}, [%rd868];
	// end inline asm
	st.u32 	[%SP+544], %r393;
	st.u32 	[%SP+548], %r394;
	st.u32 	[%SP+552], %r395;
	st.u32 	[%SP+556], %r396;
	.loc	20 56 5
	ld.u32 	%r397, [%SP+544];
	ld.u32 	%r398, [%SP+548];
	ld.u32 	%r399, [%SP+552];
	ld.u32 	%r400, [%SP+556];
$L__tmp8426:
	.loc	20 64 40
	st.u32 	[%rd873+12], %r400;
	st.u32 	[%rd873+8], %r399;
	st.u32 	[%rd873+4], %r398;
	st.u32 	[%rd873], %r397;
$L__tmp8427:
	.loc	20 63 42
	add.s32 	%r117, %r116, 16;
$L__tmp8428:
	mov.u32 	%r655, %r117;
$L__tmp8429:
	bra.uni 	$L__BB27_172;
$L__tmp8430:

$L__BB27_174:
	.loc	20 65 5
	ld.f32 	%f1201, [%SP+576];
	ld.f32 	%f1202, [%SP+580];
	ld.f32 	%f1203, [%SP+584];
	ld.f32 	%f1204, [%SP+588];
$L__tmp8431:
	.loc	20 317 16
	st.f32 	[%rd73+12], %f1204;
	st.f32 	[%rd73+8], %f1203;
	st.f32 	[%rd73+4], %f1202;
	st.f32 	[%rd73], %f1201;
	.loc	20 318 9
	ld.u64 	%rd74, [%SP+2648];
	add.s64 	%rd75, %rd72, 16;
$L__tmp8432:
	.loc	20 318 16
	bra.uni	$L__tmp8433;
$L__tmp8433:
	.loc	20 63 18
	mov.u32 	%r375, 0;
	mov.b32 	%r118, %r375;
$L__tmp8434:
	.loc	20 63 5
	mov.u32 	%r656, %r118;
$L__tmp8435:
	bra.uni 	$L__BB27_175;

$L__BB27_175:
	mov.u32 	%r119, %r656;
$L__tmp8436:
	cvt.s64.s32 	%rd852, %r119;
	setp.lt.u64 	%p104, %rd852, 16;
	not.pred 	%p105, %p104;
	@%p105 bra 	$L__BB27_177;
	bra.uni 	$L__BB27_176;

$L__BB27_176:
$L__tmp8437:
	.loc	20 64 9
	cvt.s64.s32 	%rd864, %r119;
	add.u64 	%rd865, %SP, 528;
	add.s64 	%rd866, %rd865, %rd864;
	cvt.s64.s32 	%rd867, %r119;
	add.s64 	%rd862, %rd75, %rd867;
$L__tmp8438:
	.loc	20 64 40
	bra.uni	$L__tmp8439;
$L__tmp8439:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd861, %rd862;
	// end inline asm
$L__tmp8440:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r385,%r386,%r387,%r388}, [%rd861];
	// end inline asm
	st.u32 	[%SP+512], %r385;
	st.u32 	[%SP+516], %r386;
	st.u32 	[%SP+520], %r387;
	st.u32 	[%SP+524], %r388;
	.loc	20 56 5
	ld.u32 	%r389, [%SP+512];
	ld.u32 	%r390, [%SP+516];
	ld.u32 	%r391, [%SP+520];
	ld.u32 	%r392, [%SP+524];
$L__tmp8441:
	.loc	20 64 40
	st.u32 	[%rd866+12], %r392;
	st.u32 	[%rd866+8], %r391;
	st.u32 	[%rd866+4], %r390;
	st.u32 	[%rd866], %r389;
$L__tmp8442:
	.loc	20 63 42
	add.s32 	%r120, %r119, 16;
$L__tmp8443:
	mov.u32 	%r656, %r120;
$L__tmp8444:
	bra.uni 	$L__BB27_175;
$L__tmp8445:

$L__BB27_177:
	.loc	20 65 5
	ld.f32 	%f1205, [%SP+528];
	ld.f32 	%f1206, [%SP+532];
	ld.f32 	%f1207, [%SP+536];
	ld.f32 	%f1208, [%SP+540];
$L__tmp8446:
	.loc	20 318 16
	st.f32 	[%rd74+12], %f1208;
	st.f32 	[%rd74+8], %f1207;
	st.f32 	[%rd74+4], %f1206;
	st.f32 	[%rd74], %f1205;
	.loc	20 319 9
	ld.u64 	%rd76, [%SP+2656];
	add.s64 	%rd77, %rd72, 32;
$L__tmp8447:
	.loc	20 319 16
	bra.uni	$L__tmp8448;
$L__tmp8448:
	.loc	20 63 18
	mov.u32 	%r376, 0;
	mov.b32 	%r121, %r376;
$L__tmp8449:
	.loc	20 63 5
	mov.u32 	%r657, %r121;
$L__tmp8450:
	bra.uni 	$L__BB27_178;

$L__BB27_178:
	mov.u32 	%r122, %r657;
$L__tmp8451:
	cvt.s64.s32 	%rd853, %r122;
	setp.lt.u64 	%p106, %rd853, 16;
	not.pred 	%p107, %p106;
	@%p107 bra 	$L__BB27_180;
	bra.uni 	$L__BB27_179;

$L__BB27_179:
$L__tmp8452:
	.loc	20 64 9
	cvt.s64.s32 	%rd857, %r122;
	add.u64 	%rd858, %SP, 496;
	add.s64 	%rd859, %rd858, %rd857;
	cvt.s64.s32 	%rd860, %r122;
	add.s64 	%rd855, %rd77, %rd860;
$L__tmp8453:
	.loc	20 64 40
	bra.uni	$L__tmp8454;
$L__tmp8454:
	.loc	20 51 5
	// begin inline asm
	cvta.to.global.u64 %rd854, %rd855;
	// end inline asm
$L__tmp8455:
	.loc	20 53 5
	// begin inline asm
	ld.global.v4.u32 {%r377,%r378,%r379,%r380}, [%rd854];
	// end inline asm
	st.u32 	[%SP+480], %r377;
	st.u32 	[%SP+484], %r378;
	st.u32 	[%SP+488], %r379;
	st.u32 	[%SP+492], %r380;
	.loc	20 56 5
	ld.u32 	%r381, [%SP+480];
	ld.u32 	%r382, [%SP+484];
	ld.u32 	%r383, [%SP+488];
	ld.u32 	%r384, [%SP+492];
$L__tmp8456:
	.loc	20 64 40
	st.u32 	[%rd859+12], %r384;
	st.u32 	[%rd859+8], %r383;
	st.u32 	[%rd859+4], %r382;
	st.u32 	[%rd859], %r381;
$L__tmp8457:
	.loc	20 63 42
	add.s32 	%r123, %r122, 16;
$L__tmp8458:
	mov.u32 	%r657, %r123;
$L__tmp8459:
	bra.uni 	$L__BB27_178;
$L__tmp8460:

$L__BB27_180:
	.loc	20 65 5
	ld.f32 	%f1209, [%SP+496];
	ld.f32 	%f1210, [%SP+500];
	ld.f32 	%f1211, [%SP+504];
	ld.f32 	%f1212, [%SP+508];
$L__tmp8461:
	.loc	20 319 16
	st.f32 	[%rd76+12], %f1212;
	st.f32 	[%rd76+8], %f1211;
	st.f32 	[%rd76+4], %f1210;
	st.f32 	[%rd76], %f1209;
	bra.uni 	$L__BB27_182;
$L__tmp8462:

$L__BB27_181:
	.loc	20 323 9
	ld.u64 	%rd838, [%SP+2640];
	mov.f32 	%f1199, 0f00000000;
	st.f32 	[%rd838+12], %f1199;
	st.f32 	[%rd838+8], %f1199;
	st.f32 	[%rd838+4], %f1199;
	mov.f32 	%f1200, 0f3F800000;
	st.f32 	[%rd838], %f1200;
	.loc	20 324 9
	ld.u64 	%rd839, [%SP+2648];
	st.f32 	[%rd839+12], %f1199;
	st.f32 	[%rd839+8], %f1199;
	st.f32 	[%rd839+4], %f1200;
	st.f32 	[%rd839], %f1199;
	.loc	20 325 9
	ld.u64 	%rd840, [%SP+2656];
	st.f32 	[%rd840+12], %f1199;
	st.f32 	[%rd840+8], %f1200;
	st.f32 	[%rd840+4], %f1199;
	st.f32 	[%rd840], %f1199;
	bra.uni 	$L__BB27_182;

$L__BB27_182:
	bra.uni 	$L__BB27_183;
$L__tmp8463:

$L__BB27_183:
	.loc	20 343 9
	setp.eq.s32 	%p149, %r65, 0;
	not.pred 	%p150, %p149;
	@%p150 bra 	$L__BB27_185;
	bra.uni 	$L__BB27_184;

$L__BB27_184:
$L__tmp8464:
	.loc	20 345 13
	ld.u64 	%rd1413, [%SP+2688];
	ld.v4.u32 	{%r527, %r528, %r529, %r530}, [%SP+2720];
	st.v4.u32 	[%rd1413], {%r527, %r528, %r529, %r530};
	.loc	20 346 13
	ld.u64 	%rd1414, [%SP+2696];
	ld.v4.u32 	{%r535, %r536, %r537, %r538}, [%SP+2736];
	st.v4.u32 	[%rd1414], {%r535, %r536, %r537, %r538};
	.loc	20 347 13
	ld.u64 	%rd1415, [%SP+2704];
	ld.v4.u32 	{%r543, %r544, %r545, %r546}, [%SP+2752];
	st.v4.u32 	[%rd1415], {%r543, %r544, %r545, %r546};
	bra.uni 	$L__BB27_186;
$L__tmp8465:

$L__BB27_185:
	.loc	20 352 25
	ld.u64 	%rd1407, [%SP+2688];
	ld.v4.u32 	{%r503, %r504, %r505, %r506}, [%rd1407];
	st.v4.u32 	[%SP+2768], {%r503, %r504, %r505, %r506};
	.loc	20 352 36
	ld.u64 	%rd1408, [%SP+2696];
	ld.v4.u32 	{%r511, %r512, %r513, %r514}, [%rd1408];
	st.v4.u32 	[%SP+2784], {%r511, %r512, %r513, %r514};
	.loc	20 352 47
	ld.u64 	%rd1409, [%SP+2704];
	ld.v4.u32 	{%r519, %r520, %r521, %r522}, [%rd1409];
	st.v4.u32 	[%SP+2800], {%r519, %r520, %r521, %r522};
	.loc	20 353 13
	ld.u64 	%rd1410, [%SP+2688];
	ld.f32 	%f2040, [%SP+2720];
	ld.f32 	%f2041, [%SP+2724];
	ld.f32 	%f2042, [%SP+2728];
	ld.f32 	%f2043, [%SP+2732];
	ld.f32 	%f2044, [%SP+2768];
	ld.f32 	%f2045, [%SP+2772];
	ld.f32 	%f2046, [%SP+2776];
	ld.f32 	%f2047, [%SP+2780];
	ld.f32 	%f2048, [%SP+2784];
	ld.f32 	%f2049, [%SP+2788];
	ld.f32 	%f2050, [%SP+2792];
	ld.f32 	%f2051, [%SP+2796];
	ld.f32 	%f2052, [%SP+2800];
	ld.f32 	%f2053, [%SP+2804];
	ld.f32 	%f2054, [%SP+2808];
	ld.f32 	%f2055, [%SP+2812];
	st.f32 	[%SP+412], %f2043;
	st.f32 	[%SP+408], %f2042;
	st.f32 	[%SP+404], %f2041;
	st.f32 	[%SP+400], %f2040;
	st.f32 	[%SP+428], %f2047;
	st.f32 	[%SP+424], %f2046;
	st.f32 	[%SP+420], %f2045;
	st.f32 	[%SP+416], %f2044;
	st.f32 	[%SP+444], %f2051;
	st.f32 	[%SP+440], %f2050;
	st.f32 	[%SP+436], %f2049;
	st.f32 	[%SP+432], %f2048;
	st.f32 	[%SP+460], %f2055;
	st.f32 	[%SP+456], %f2054;
	st.f32 	[%SP+452], %f2053;
	st.f32 	[%SP+448], %f2052;
	.loc	20 353 18
	bra.uni	$L__tmp8466;
$L__tmp8466:
	.loc	20 73 5
	ld.f32 	%f2056, [%SP+400];
	ld.f32 	%f2057, [%SP+416];
	mul.f32 	%f2058, %f2056, %f2057;
	ld.f32 	%f2059, [%SP+404];
	ld.f32 	%f2060, [%SP+432];
	mul.f32 	%f2061, %f2059, %f2060;
	add.f32 	%f2062, %f2058, %f2061;
	ld.f32 	%f2063, [%SP+408];
	ld.f32 	%f2064, [%SP+448];
	mul.f32 	%f2065, %f2063, %f2064;
	add.f32 	%f2066, %f2062, %f2065;
	st.f32 	[%SP+464], %f2066;
	.loc	20 74 5
	ld.f32 	%f2067, [%SP+400];
	ld.f32 	%f2068, [%SP+420];
	mul.f32 	%f2069, %f2067, %f2068;
	ld.f32 	%f2070, [%SP+404];
	ld.f32 	%f2071, [%SP+436];
	mul.f32 	%f2072, %f2070, %f2071;
	add.f32 	%f2073, %f2069, %f2072;
	ld.f32 	%f2074, [%SP+408];
	ld.f32 	%f2075, [%SP+452];
	mul.f32 	%f2076, %f2074, %f2075;
	add.f32 	%f2077, %f2073, %f2076;
	st.f32 	[%SP+468], %f2077;
	.loc	20 75 5
	ld.f32 	%f2078, [%SP+400];
	ld.f32 	%f2079, [%SP+424];
	mul.f32 	%f2080, %f2078, %f2079;
	ld.f32 	%f2081, [%SP+404];
	ld.f32 	%f2082, [%SP+440];
	mul.f32 	%f2083, %f2081, %f2082;
	add.f32 	%f2084, %f2080, %f2083;
	ld.f32 	%f2085, [%SP+408];
	ld.f32 	%f2086, [%SP+456];
	mul.f32 	%f2087, %f2085, %f2086;
	add.f32 	%f2088, %f2084, %f2087;
	st.f32 	[%SP+472], %f2088;
	.loc	20 76 5
	ld.f32 	%f2089, [%SP+400];
	ld.f32 	%f2090, [%SP+428];
	mul.f32 	%f2091, %f2089, %f2090;
	ld.f32 	%f2092, [%SP+404];
	ld.f32 	%f2093, [%SP+444];
	mul.f32 	%f2094, %f2092, %f2093;
	add.f32 	%f2095, %f2091, %f2094;
	ld.f32 	%f2096, [%SP+408];
	ld.f32 	%f2097, [%SP+460];
	mul.f32 	%f2098, %f2096, %f2097;
	add.f32 	%f2099, %f2095, %f2098;
	ld.f32 	%f2100, [%SP+412];
	add.f32 	%f2101, %f2099, %f2100;
	st.f32 	[%SP+476], %f2101;
	.loc	20 78 5
	ld.f32 	%f2102, [%SP+464];
	ld.f32 	%f2103, [%SP+468];
	ld.f32 	%f2104, [%SP+472];
	ld.f32 	%f2105, [%SP+476];
$L__tmp8467:
	.loc	20 353 18
	st.f32 	[%rd1410+12], %f2105;
	st.f32 	[%rd1410+8], %f2104;
	st.f32 	[%rd1410+4], %f2103;
	st.f32 	[%rd1410], %f2102;
	.loc	20 354 13
	ld.u64 	%rd1411, [%SP+2696];
	ld.f32 	%f2106, [%SP+2736];
	ld.f32 	%f2107, [%SP+2740];
	ld.f32 	%f2108, [%SP+2744];
	ld.f32 	%f2109, [%SP+2748];
	ld.f32 	%f2110, [%SP+2768];
	ld.f32 	%f2111, [%SP+2772];
	ld.f32 	%f2112, [%SP+2776];
	ld.f32 	%f2113, [%SP+2780];
	ld.f32 	%f2114, [%SP+2784];
	ld.f32 	%f2115, [%SP+2788];
	ld.f32 	%f2116, [%SP+2792];
	ld.f32 	%f2117, [%SP+2796];
	ld.f32 	%f2118, [%SP+2800];
	ld.f32 	%f2119, [%SP+2804];
	ld.f32 	%f2120, [%SP+2808];
	ld.f32 	%f2121, [%SP+2812];
	st.f32 	[%SP+332], %f2109;
	st.f32 	[%SP+328], %f2108;
	st.f32 	[%SP+324], %f2107;
	st.f32 	[%SP+320], %f2106;
	st.f32 	[%SP+348], %f2113;
	st.f32 	[%SP+344], %f2112;
	st.f32 	[%SP+340], %f2111;
	st.f32 	[%SP+336], %f2110;
	st.f32 	[%SP+364], %f2117;
	st.f32 	[%SP+360], %f2116;
	st.f32 	[%SP+356], %f2115;
	st.f32 	[%SP+352], %f2114;
	st.f32 	[%SP+380], %f2121;
	st.f32 	[%SP+376], %f2120;
	st.f32 	[%SP+372], %f2119;
	st.f32 	[%SP+368], %f2118;
	.loc	20 354 18
	bra.uni	$L__tmp8468;
$L__tmp8468:
	.loc	20 73 5
	ld.f32 	%f2122, [%SP+320];
	ld.f32 	%f2123, [%SP+336];
	mul.f32 	%f2124, %f2122, %f2123;
	ld.f32 	%f2125, [%SP+324];
	ld.f32 	%f2126, [%SP+352];
	mul.f32 	%f2127, %f2125, %f2126;
	add.f32 	%f2128, %f2124, %f2127;
	ld.f32 	%f2129, [%SP+328];
	ld.f32 	%f2130, [%SP+368];
	mul.f32 	%f2131, %f2129, %f2130;
	add.f32 	%f2132, %f2128, %f2131;
	st.f32 	[%SP+384], %f2132;
	.loc	20 74 5
	ld.f32 	%f2133, [%SP+320];
	ld.f32 	%f2134, [%SP+340];
	mul.f32 	%f2135, %f2133, %f2134;
	ld.f32 	%f2136, [%SP+324];
	ld.f32 	%f2137, [%SP+356];
	mul.f32 	%f2138, %f2136, %f2137;
	add.f32 	%f2139, %f2135, %f2138;
	ld.f32 	%f2140, [%SP+328];
	ld.f32 	%f2141, [%SP+372];
	mul.f32 	%f2142, %f2140, %f2141;
	add.f32 	%f2143, %f2139, %f2142;
	st.f32 	[%SP+388], %f2143;
	.loc	20 75 5
	ld.f32 	%f2144, [%SP+320];
	ld.f32 	%f2145, [%SP+344];
	mul.f32 	%f2146, %f2144, %f2145;
	ld.f32 	%f2147, [%SP+324];
	ld.f32 	%f2148, [%SP+360];
	mul.f32 	%f2149, %f2147, %f2148;
	add.f32 	%f2150, %f2146, %f2149;
	ld.f32 	%f2151, [%SP+328];
	ld.f32 	%f2152, [%SP+376];
	mul.f32 	%f2153, %f2151, %f2152;
	add.f32 	%f2154, %f2150, %f2153;
	st.f32 	[%SP+392], %f2154;
	.loc	20 76 5
	ld.f32 	%f2155, [%SP+320];
	ld.f32 	%f2156, [%SP+348];
	mul.f32 	%f2157, %f2155, %f2156;
	ld.f32 	%f2158, [%SP+324];
	ld.f32 	%f2159, [%SP+364];
	mul.f32 	%f2160, %f2158, %f2159;
	add.f32 	%f2161, %f2157, %f2160;
	ld.f32 	%f2162, [%SP+328];
	ld.f32 	%f2163, [%SP+380];
	mul.f32 	%f2164, %f2162, %f2163;
	add.f32 	%f2165, %f2161, %f2164;
	ld.f32 	%f2166, [%SP+332];
	add.f32 	%f2167, %f2165, %f2166;
	st.f32 	[%SP+396], %f2167;
	.loc	20 78 5
	ld.f32 	%f2168, [%SP+384];
	ld.f32 	%f2169, [%SP+388];
	ld.f32 	%f2170, [%SP+392];
	ld.f32 	%f2171, [%SP+396];
$L__tmp8469:
	.loc	20 354 18
	st.f32 	[%rd1411+12], %f2171;
	st.f32 	[%rd1411+8], %f2170;
	st.f32 	[%rd1411+4], %f2169;
	st.f32 	[%rd1411], %f2168;
	.loc	20 355 13
	ld.u64 	%rd1412, [%SP+2704];
	ld.f32 	%f2172, [%SP+2752];
	ld.f32 	%f2173, [%SP+2756];
	ld.f32 	%f2174, [%SP+2760];
	ld.f32 	%f2175, [%SP+2764];
	ld.f32 	%f2176, [%SP+2768];
	ld.f32 	%f2177, [%SP+2772];
	ld.f32 	%f2178, [%SP+2776];
	ld.f32 	%f2179, [%SP+2780];
	ld.f32 	%f2180, [%SP+2784];
	ld.f32 	%f2181, [%SP+2788];
	ld.f32 	%f2182, [%SP+2792];
	ld.f32 	%f2183, [%SP+2796];
	ld.f32 	%f2184, [%SP+2800];
	ld.f32 	%f2185, [%SP+2804];
	ld.f32 	%f2186, [%SP+2808];
	ld.f32 	%f2187, [%SP+2812];
	st.f32 	[%SP+252], %f2175;
	st.f32 	[%SP+248], %f2174;
	st.f32 	[%SP+244], %f2173;
	st.f32 	[%SP+240], %f2172;
	st.f32 	[%SP+268], %f2179;
	st.f32 	[%SP+264], %f2178;
	st.f32 	[%SP+260], %f2177;
	st.f32 	[%SP+256], %f2176;
	st.f32 	[%SP+284], %f2183;
	st.f32 	[%SP+280], %f2182;
	st.f32 	[%SP+276], %f2181;
	st.f32 	[%SP+272], %f2180;
	st.f32 	[%SP+300], %f2187;
	st.f32 	[%SP+296], %f2186;
	st.f32 	[%SP+292], %f2185;
	st.f32 	[%SP+288], %f2184;
	.loc	20 355 18
	bra.uni	$L__tmp8470;
$L__tmp8470:
	.loc	20 73 5
	ld.f32 	%f2188, [%SP+240];
	ld.f32 	%f2189, [%SP+256];
	mul.f32 	%f2190, %f2188, %f2189;
	ld.f32 	%f2191, [%SP+244];
	ld.f32 	%f2192, [%SP+272];
	mul.f32 	%f2193, %f2191, %f2192;
	add.f32 	%f2194, %f2190, %f2193;
	ld.f32 	%f2195, [%SP+248];
	ld.f32 	%f2196, [%SP+288];
	mul.f32 	%f2197, %f2195, %f2196;
	add.f32 	%f2198, %f2194, %f2197;
	st.f32 	[%SP+304], %f2198;
	.loc	20 74 5
	ld.f32 	%f2199, [%SP+240];
	ld.f32 	%f2200, [%SP+260];
	mul.f32 	%f2201, %f2199, %f2200;
	ld.f32 	%f2202, [%SP+244];
	ld.f32 	%f2203, [%SP+276];
	mul.f32 	%f2204, %f2202, %f2203;
	add.f32 	%f2205, %f2201, %f2204;
	ld.f32 	%f2206, [%SP+248];
	ld.f32 	%f2207, [%SP+292];
	mul.f32 	%f2208, %f2206, %f2207;
	add.f32 	%f2209, %f2205, %f2208;
	st.f32 	[%SP+308], %f2209;
	.loc	20 75 5
	ld.f32 	%f2210, [%SP+240];
	ld.f32 	%f2211, [%SP+264];
	mul.f32 	%f2212, %f2210, %f2211;
	ld.f32 	%f2213, [%SP+244];
	ld.f32 	%f2214, [%SP+280];
	mul.f32 	%f2215, %f2213, %f2214;
	add.f32 	%f2216, %f2212, %f2215;
	ld.f32 	%f2217, [%SP+248];
	ld.f32 	%f2218, [%SP+296];
	mul.f32 	%f2219, %f2217, %f2218;
	add.f32 	%f2220, %f2216, %f2219;
	st.f32 	[%SP+312], %f2220;
	.loc	20 76 5
	ld.f32 	%f2221, [%SP+240];
	ld.f32 	%f2222, [%SP+268];
	mul.f32 	%f2223, %f2221, %f2222;
	ld.f32 	%f2224, [%SP+244];
	ld.f32 	%f2225, [%SP+284];
	mul.f32 	%f2226, %f2224, %f2225;
	add.f32 	%f2227, %f2223, %f2226;
	ld.f32 	%f2228, [%SP+248];
	ld.f32 	%f2229, [%SP+300];
	mul.f32 	%f2230, %f2228, %f2229;
	add.f32 	%f2231, %f2227, %f2230;
	ld.f32 	%f2232, [%SP+252];
	add.f32 	%f2233, %f2231, %f2232;
	st.f32 	[%SP+316], %f2233;
	.loc	20 78 5
	ld.f32 	%f2234, [%SP+304];
	ld.f32 	%f2235, [%SP+308];
	ld.f32 	%f2236, [%SP+312];
	ld.f32 	%f2237, [%SP+316];
$L__tmp8471:
	.loc	20 355 18
	st.f32 	[%rd1412+12], %f2237;
	st.f32 	[%rd1412+8], %f2236;
	st.f32 	[%rd1412+4], %f2235;
	st.f32 	[%rd1412], %f2234;
	bra.uni 	$L__BB27_186;
$L__tmp8472:

$L__BB27_186:
	.loc	20 336 40
	add.s32 	%r124, %r65, 1;
$L__tmp8473:
	mov.u32 	%r638, %r124;
$L__tmp8474:
	bra.uni 	$L__BB27_97;
$L__tmp8475:

$L__BB27_187:
	.loc	20 0 40
	add.u64 	%rd802, %SP, 2832;
	mov.b64 	%rd803, %rd802;
	st.u64 	[%SP+192], %rd803;
	add.u64 	%rd804, %SP, 2848;
	mov.b64 	%rd805, %rd804;
	st.u64 	[%SP+200], %rd805;
	add.u64 	%rd806, %SP, 2864;
	mov.b64 	%rd807, %rd806;
	st.u64 	[%SP+208], %rd807;
	add.u64 	%rd808, %SP, 2816;
	mov.b64 	%rd809, %rd808;
	st.u64 	[%SP+216], %rd809;
	.loc	17 833 12
	bra.uni	$L__tmp8476;
$L__tmp8476:
	.loc	20 405 5
	ld.u64 	%rd810, [%SP+192];
	ld.f32 	%f1166, [%rd810];
	ld.u64 	%rd811, [%SP+216];
	ld.f32 	%f1167, [%rd811];
	mul.f32 	%f1168, %f1166, %f1167;
	ld.u64 	%rd812, [%SP+192];
	ld.f32 	%f1169, [%rd812+4];
	ld.u64 	%rd813, [%SP+216];
	ld.f32 	%f1170, [%rd813+4];
	mul.f32 	%f1171, %f1169, %f1170;
	add.f32 	%f1172, %f1168, %f1171;
	ld.u64 	%rd814, [%SP+192];
	ld.f32 	%f1173, [%rd814+8];
	ld.u64 	%rd815, [%SP+216];
	ld.f32 	%f1174, [%rd815+8];
	mul.f32 	%f1175, %f1173, %f1174;
	add.f32 	%f1176, %f1172, %f1175;
	st.f32 	[%SP+224], %f1176;
	.loc	20 406 5
	ld.u64 	%rd816, [%SP+200];
	ld.f32 	%f1177, [%rd816];
	ld.u64 	%rd817, [%SP+216];
	ld.f32 	%f1178, [%rd817];
	mul.f32 	%f1179, %f1177, %f1178;
	ld.u64 	%rd818, [%SP+200];
	ld.f32 	%f1180, [%rd818+4];
	ld.u64 	%rd819, [%SP+216];
	ld.f32 	%f1181, [%rd819+4];
	mul.f32 	%f1182, %f1180, %f1181;
	add.f32 	%f1183, %f1179, %f1182;
	ld.u64 	%rd820, [%SP+200];
	ld.f32 	%f1184, [%rd820+8];
	ld.u64 	%rd821, [%SP+216];
	ld.f32 	%f1185, [%rd821+8];
	mul.f32 	%f1186, %f1184, %f1185;
	add.f32 	%f1187, %f1183, %f1186;
	st.f32 	[%SP+228], %f1187;
	.loc	20 407 5
	ld.u64 	%rd822, [%SP+208];
	ld.f32 	%f1188, [%rd822];
	ld.u64 	%rd823, [%SP+216];
	ld.f32 	%f1189, [%rd823];
	mul.f32 	%f1190, %f1188, %f1189;
	ld.u64 	%rd824, [%SP+208];
	ld.f32 	%f1191, [%rd824+4];
	ld.u64 	%rd825, [%SP+216];
	ld.f32 	%f1192, [%rd825+4];
	mul.f32 	%f1193, %f1191, %f1192;
	add.f32 	%f1194, %f1190, %f1193;
	ld.u64 	%rd826, [%SP+208];
	ld.f32 	%f1195, [%rd826+8];
	ld.u64 	%rd827, [%SP+216];
	ld.f32 	%f1196, [%rd827+8];
	mul.f32 	%f1197, %f1195, %f1196;
	add.f32 	%f1198, %f1194, %f1197;
	st.f32 	[%SP+232], %f1198;
	.loc	20 408 5
	ld.f32 	%f31, [%SP+232];
	ld.f32 	%f30, [%SP+228];
	ld.f32 	%f29, [%SP+224];
$L__tmp8477:
	.loc	17 833 5
	mov.f32 	%f2326, %f29;
	mov.f32 	%f2327, %f30;
	mov.f32 	%f2328, %f31;
	bra.uni 	$L__BB27_188;

$L__BB27_188:
	mov.f32 	%f34, %f2328;
	mov.f32 	%f33, %f2327;
	mov.f32 	%f32, %f2326;
$L__tmp8478:
	.loc	10 29 27
	st.f32 	[%SP+5732], %f32;
	st.f32 	[%SP+5736], %f33;
	st.f32 	[%SP+5740], %f34;
	add.u64 	%rd1467, %SP, 5732;
	mov.b64 	%rd1468, %rd1467;
	st.u64 	[%SP+160], %rd1468;
	.loc	10 29 13
	bra.uni	$L__tmp8479;
$L__tmp8479:
	.loc	3 260 5
	ld.u64 	%rd1469, [%SP+160];
	ld.f32 	%f2240, [%rd1469];
	ld.u64 	%rd1470, [%SP+160];
	ld.f32 	%f2241, [%rd1470+4];
	ld.u64 	%rd1471, [%SP+160];
	ld.f32 	%f2242, [%rd1471+8];
	add.u64 	%rd1472, %SP, 176;
	mov.b64 	%rd1473, %rd1472;
	st.u64 	[%SP+152], %rd1473;
	mov.f32 	%f2243, %f2240;
$L__tmp8480:
	.loc	3 0 5
	mov.f32 	%f2244, %f2241;
$L__tmp8481:
	mov.f32 	%f2245, %f2242;
$L__tmp8482:
	.loc	3 260 5
	bra.uni	$L__tmp8483;
$L__tmp8483:
	.loc	3 56 9
	ld.u64 	%rd1474, [%SP+152];
	st.f32 	[%rd1474], %f2243;
	.loc	3 56 20
	ld.u64 	%rd1475, [%SP+152];
	st.f32 	[%rd1475+4], %f2244;
	.loc	3 56 31
	ld.u64 	%rd1476, [%SP+152];
	st.f32 	[%rd1476+8], %f2245;
$L__tmp8484:
	.loc	3 260 5
	ld.f32 	%f2246, [%SP+176];
	ld.f32 	%f2247, [%SP+180];
	ld.f32 	%f2248, [%SP+184];
	ld.f32 	%f2249, [%SP+188];
$L__tmp8485:
	.loc	10 29 13
	st.f32 	[%rd40+12], %f2249;
	st.f32 	[%rd40+8], %f2248;
	st.f32 	[%rd40+4], %f2247;
	st.f32 	[%rd40], %f2246;
	.loc	10 31 18
	bra.uni	$L__tmp8486;
$L__tmp8486:
	.loc	17 586 5
	// begin inline asm
	call (%f2238), _optix_get_ray_tmin, ();
	// end inline asm
$L__tmp8487:
	.loc	17 587 5
	mov.f32 	%f2250, %f2238;
$L__tmp8488:
	.loc	10 31 18
	mov.f32 	%f2251, %f2250;
$L__tmp8489:
	.loc	10 32 16
	bra.uni	$L__tmp8490;
$L__tmp8490:
	.loc	17 593 5
	// begin inline asm
	call (%f2239), _optix_get_ray_tmax, ();
	// end inline asm
$L__tmp8491:
	.loc	17 594 5
	mov.f32 	%f2252, %f2239;
$L__tmp8492:
	.loc	10 32 16
	sub.f32 	%f2253, %f2252, %f2251;
	st.f32 	[%SP+5808], %f2253;
	add.u64 	%rd78, %SP, 5776;
	.loc	10 33 5
	add.s64 	%rd79, %rd78, 16;
	add.u64 	%rd1477, %SP, 5760;
	mov.b64 	%rd1478, %rd1477;
	st.u64 	[%SP+144], %rd1478;
	mov.f32 	%f35, %f2251;
$L__tmp8493:
	.loc	10 33 5
	bra.uni	$L__tmp8494;
$L__tmp8494:
	.loc	3 45 23
	mov.u64 	%rd1479, 0;
	mov.b64 	%rd80, %rd1479;
$L__tmp8495:
	.loc	3 45 9
	mov.u64 	%rd1587, %rd80;
$L__tmp8496:
	bra.uni 	$L__BB27_189;

$L__BB27_189:
	mov.u64 	%rd81, %rd1587;
$L__tmp8497:
	setp.lt.u64 	%p151, %rd81, 3;
	not.pred 	%p152, %p151;
	@%p152 bra 	$L__BB27_191;
	bra.uni 	$L__BB27_190;

$L__BB27_190:
$L__tmp8498:
	.loc	3 46 13
	ld.u64 	%rd1578, [%SP+144];
	shl.b64 	%rd1579, %rd81, 2;
	add.s64 	%rd1580, %rd1578, %rd1579;
	st.f32 	[%rd1580], %f35;
$L__tmp8499:
	.loc	3 45 38
	add.s64 	%rd82, %rd81, 1;
$L__tmp8500:
	mov.u64 	%rd1587, %rd82;
$L__tmp8501:
	bra.uni 	$L__BB27_189;
$L__tmp8502:

$L__BB27_191:
	.loc	3 0 38
	add.u64 	%rd1480, %SP, 5760;
	mov.b64 	%rd1481, %rd1480;
	st.u64 	[%SP+120], %rd1481;
	add.u64 	%rd1482, %SP, 128;
	mov.b64 	%rd1483, %rd1482;
	st.u64 	[%SP+112], %rd1483;
	.loc	10 33 14
	bra.uni	$L__tmp8503;
$L__tmp8503:
	.loc	3 99 23
	mov.u64 	%rd1484, 0;
	mov.b64 	%rd83, %rd1484;
$L__tmp8504:
	.loc	3 99 9
	mov.u64 	%rd1588, %rd83;
$L__tmp8505:
	bra.uni 	$L__BB27_192;

$L__BB27_192:
	mov.u64 	%rd84, %rd1588;
$L__tmp8506:
	setp.lt.u64 	%p153, %rd84, 3;
	not.pred 	%p154, %p153;
	@%p154 bra 	$L__BB27_199;
	bra.uni 	$L__BB27_193;

$L__BB27_193:
$L__tmp8507:
	.loc	3 100 13
	shl.b64 	%rd1561, %rd84, 2;
	add.s64 	%rd1562, %rd79, %rd1561;
	ld.f32 	%f2321, [%rd1562];
$L__tmp8508:
	ld.u64 	%rd1563, [%SP+120];
	shl.b64 	%rd1564, %rd84, 2;
	add.s64 	%rd1565, %rd1563, %rd1564;
	ld.f32 	%f2322, [%rd1565];
	mul.f32 	%f36, %f2321, %f2322;
	add.u64 	%rd1566, %SP, 128;
	mov.b64 	%rd1567, %rd1566;
	st.u64 	[%SP+104], %rd1567;
	mov.b64 	%rd85, %rd84;
$L__tmp8509:
	.loc	3 100 13
	bra.uni	$L__tmp8510;
$L__tmp8510:
	.loc	3 141 8
	setp.lt.u64 	%p204, %rd85, 3;
	not.pred 	%p205, %p204;
	@%p205 bra 	$L__BB27_195;
	bra.uni 	$L__BB27_194;

$L__BB27_194:
	bra.uni 	$L__BB27_196;

$L__BB27_195:
	.loc	3 141 23
	mov.u64 	%rd1568, $str;
	cvta.global.u64 	%rd1569, %rd1568;
	mov.u64 	%rd1570, $str$1;
	cvta.global.u64 	%rd1571, %rd1570;
	mov.u64 	%rd1572, __unnamed_2;
	cvta.global.u64 	%rd1573, %rd1572;
	mov.u32 	%r615, 141;
	{ // callseq 547, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1569;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1571;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r615;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1573;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 547
	bra.uni 	$L__BB27_196;

$L__BB27_196:
	.loc	3 142 9
	ld.u64 	%rd1574, [%SP+104];
	setp.ne.s64 	%p206, %rd1574, 0;
	not.pred 	%p207, %p206;
	not.pred 	%p208, %p207;
	@%p208 bra 	$L__BB27_198;
	bra.uni 	$L__BB27_197;

$L__BB27_197:
	mov.u32 	%r616, 0;
	mov.b32 	%r617, %r616;
	bra.uni 	$L__BB27_198;

$L__BB27_198:
	ld.u64 	%rd1575, [%SP+104];
	shl.b64 	%rd1576, %rd85, 2;
	add.s64 	%rd1577, %rd1575, %rd1576;
$L__tmp8511:
	.loc	3 100 13
	st.f32 	[%rd1577], %f36;
$L__tmp8512:
	.loc	3 99 38
	add.s64 	%rd86, %rd84, 1;
$L__tmp8513:
	mov.u64 	%rd1588, %rd86;
$L__tmp8514:
	bra.uni 	$L__BB27_192;
$L__tmp8515:

$L__BB27_199:
	.loc	3 101 9
	ld.f32 	%f2254, [%SP+128];
	ld.f32 	%f2255, [%SP+132];
	ld.f32 	%f2256, [%SP+136];
	ld.f32 	%f2257, [%SP+140];
$L__tmp8516:
	.loc	10 33 14
	st.f32 	[%SP+5756], %f2257;
	st.f32 	[%SP+5752], %f2256;
	st.f32 	[%SP+5748], %f2255;
	st.f32 	[%SP+5744], %f2254;
	mov.b64 	%rd1485, %rd78;
	st.u64 	[%SP+88], %rd1485;
	add.u64 	%rd1486, %SP, 5744;
	mov.b64 	%rd1487, %rd1486;
	st.u64 	[%SP+96], %rd1487;
	.loc	10 33 5
	bra.uni	$L__tmp8517;
$L__tmp8517:
	.loc	3 79 23
	mov.u64 	%rd1488, 0;
	mov.b64 	%rd87, %rd1488;
$L__tmp8518:
	.loc	3 79 9
	mov.u64 	%rd1589, %rd87;
$L__tmp8519:
	bra.uni 	$L__BB27_200;

$L__BB27_200:
	mov.u64 	%rd88, %rd1589;
$L__tmp8520:
	setp.lt.u64 	%p155, %rd88, 3;
	not.pred 	%p156, %p155;
	@%p156 bra 	$L__BB27_202;
	bra.uni 	$L__BB27_201;

$L__BB27_201:
$L__tmp8521:
	.loc	3 80 13
	ld.u64 	%rd1555, [%SP+96];
	shl.b64 	%rd1556, %rd88, 2;
	add.s64 	%rd1557, %rd1555, %rd1556;
	ld.f32 	%f2318, [%rd1557];
	ld.u64 	%rd1558, [%SP+88];
	shl.b64 	%rd1559, %rd88, 2;
	add.s64 	%rd1560, %rd1558, %rd1559;
	ld.f32 	%f2319, [%rd1560];
	add.f32 	%f2320, %f2319, %f2318;
	st.f32 	[%rd1560], %f2320;
$L__tmp8522:
	.loc	3 79 38
	add.s64 	%rd89, %rd88, 1;
$L__tmp8523:
	mov.u64 	%rd1589, %rd89;
$L__tmp8524:
	bra.uni 	$L__BB27_200;
$L__tmp8525:

$L__BB27_202:
	.loc	3 81 9
	ld.u64 	%rd1489, [%SP+88];
	setp.ne.s64 	%p157, %rd1489, 0;
	not.pred 	%p158, %p157;
	not.pred 	%p159, %p158;
	@%p159 bra 	$L__BB27_204;
	bra.uni 	$L__BB27_203;

$L__BB27_203:
	mov.u32 	%r607, 0;
	mov.b32 	%r608, %r607;
	bra.uni 	$L__BB27_204;

$L__BB27_204:
	ld.u64 	%rd1490, [%SP+88];
	mov.b64 	%rd1491, %rd1490;
	st.u64 	[%SP+80], %rd1491;
	ld.u64 	%rd1492, [%SP+80];
$L__tmp8526:
	.loc	10 35 16
	bra.uni	$L__tmp8527;
$L__tmp8527:
	.loc	17 600 5
	// begin inline asm
	call (%f2258), _optix_get_ray_time, ();
	// end inline asm
$L__tmp8528:
	.loc	17 601 5
	mov.f32 	%f2259, %f2258;
$L__tmp8529:
	.loc	10 35 16
	st.f32 	[%SP+5812], %f2259;
	.loc	10 36 5
	ld.f32 	%f2260, [%SP+5776];
	ld.f32 	%f2261, [%SP+5780];
	ld.f32 	%f2262, [%SP+5784];
	ld.f32 	%f2263, [%SP+5788];
	ld.f32 	%f2264, [%SP+5792];
	ld.f32 	%f2265, [%SP+5796];
	ld.f32 	%f2266, [%SP+5800];
	ld.f32 	%f2267, [%SP+5804];
	ld.f32 	%f2268, [%SP+5808];
	ld.f32 	%f2269, [%SP+5812];
	ld.u8 	%rs39, [%SP+5816];
	ld.u8 	%rs40, [%SP+5817];
	ld.u8 	%rs41, [%SP+5818];
	ld.u8 	%rs42, [%SP+5819];
	ld.u8 	%rs43, [%SP+5820];
	ld.u8 	%rs44, [%SP+5821];
	ld.u8 	%rs45, [%SP+5822];
	ld.u8 	%rs46, [%SP+5823];
$L__tmp8530:
	.loc	13 20 17
	st.u8 	[%SP+5871], %rs46;
	st.u8 	[%SP+5870], %rs45;
	st.u8 	[%SP+5869], %rs44;
	st.u8 	[%SP+5868], %rs43;
	st.u8 	[%SP+5867], %rs42;
	st.u8 	[%SP+5866], %rs41;
	st.u8 	[%SP+5865], %rs40;
	st.u8 	[%SP+5864], %rs39;
	st.f32 	[%SP+5860], %f2269;
	st.f32 	[%SP+5856], %f2268;
	st.f32 	[%SP+5852], %f2267;
	st.f32 	[%SP+5848], %f2266;
	st.f32 	[%SP+5844], %f2265;
	st.f32 	[%SP+5840], %f2264;
	st.f32 	[%SP+5836], %f2263;
	st.f32 	[%SP+5832], %f2262;
	st.f32 	[%SP+5828], %f2261;
	st.f32 	[%SP+5824], %f2260;
	.loc	13 22 16
	add.s64 	%rd90, %rd1, 32;
$L__tmp8531:
	.loc	13 0 16
	add.u64 	%rd1493, %SP, 5824;
	mov.b64 	%rd1494, %rd1493;
	st.u64 	[%SP+48], %rd1494;
	add.u64 	%rd1495, %SP, 64;
	mov.b64 	%rd1496, %rd1495;
	st.u64 	[%SP+40], %rd1496;
	.loc	13 22 18
	bra.uni	$L__tmp8532;
$L__tmp8532:
	.loc	3 86 23
	mov.u64 	%rd1497, 0;
	mov.b64 	%rd91, %rd1497;
$L__tmp8533:
	.loc	3 86 9
	mov.u64 	%rd1590, %rd91;
$L__tmp8534:
	bra.uni 	$L__BB27_205;

$L__BB27_205:
	mov.u64 	%rd92, %rd1590;
$L__tmp8535:
	setp.lt.u64 	%p160, %rd92, 3;
	not.pred 	%p161, %p160;
	@%p161 bra 	$L__BB27_212;
	bra.uni 	$L__BB27_206;

$L__BB27_206:
$L__tmp8536:
	.loc	3 87 13
	ld.u64 	%rd1538, [%SP+48];
	shl.b64 	%rd1539, %rd92, 2;
	add.s64 	%rd1540, %rd1538, %rd1539;
	ld.f32 	%f2316, [%rd1540];
	shl.b64 	%rd1541, %rd92, 2;
	add.s64 	%rd1542, %rd90, %rd1541;
	ld.f32 	%f2317, [%rd1542];
	sub.f32 	%f37, %f2316, %f2317;
	add.u64 	%rd1543, %SP, 64;
	mov.b64 	%rd1544, %rd1543;
	st.u64 	[%SP+32], %rd1544;
	mov.b64 	%rd93, %rd92;
$L__tmp8537:
	.loc	3 87 13
	bra.uni	$L__tmp8538;
$L__tmp8538:
	.loc	3 141 8
	setp.lt.u64 	%p199, %rd93, 3;
	not.pred 	%p200, %p199;
	@%p200 bra 	$L__BB27_208;
	bra.uni 	$L__BB27_207;

$L__BB27_207:
	bra.uni 	$L__BB27_209;

$L__BB27_208:
	.loc	3 141 23
	mov.u64 	%rd1545, $str;
	cvta.global.u64 	%rd1546, %rd1545;
	mov.u64 	%rd1547, $str$1;
	cvta.global.u64 	%rd1548, %rd1547;
	mov.u64 	%rd1549, __unnamed_2;
	cvta.global.u64 	%rd1550, %rd1549;
	mov.u32 	%r612, 141;
	{ // callseq 546, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1546;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1548;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r612;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd1550;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 546
	bra.uni 	$L__BB27_209;

$L__BB27_209:
	.loc	3 142 9
	ld.u64 	%rd1551, [%SP+32];
	setp.ne.s64 	%p201, %rd1551, 0;
	not.pred 	%p202, %p201;
	not.pred 	%p203, %p202;
	@%p203 bra 	$L__BB27_211;
	bra.uni 	$L__BB27_210;

$L__BB27_210:
	mov.u32 	%r613, 0;
	mov.b32 	%r614, %r613;
	bra.uni 	$L__BB27_211;

$L__BB27_211:
	ld.u64 	%rd1552, [%SP+32];
	shl.b64 	%rd1553, %rd93, 2;
	add.s64 	%rd1554, %rd1552, %rd1553;
$L__tmp8539:
	.loc	3 87 13
	st.f32 	[%rd1554], %f37;
$L__tmp8540:
	.loc	3 86 38
	add.s64 	%rd94, %rd92, 1;
$L__tmp8541:
	mov.u64 	%rd1590, %rd94;
$L__tmp8542:
	bra.uni 	$L__BB27_205;
$L__tmp8543:

$L__BB27_212:
	.loc	3 88 9
	ld.f32 	%f2270, [%SP+64];
	ld.f32 	%f2271, [%SP+68];
	ld.f32 	%f2272, [%SP+72];
	ld.f32 	%f2273, [%SP+76];
$L__tmp8544:
	.loc	13 22 18
	st.f32 	[%SP+5884], %f2273;
	st.f32 	[%SP+5880], %f2272;
	st.f32 	[%SP+5876], %f2271;
	st.f32 	[%SP+5872], %f2270;
	add.u64 	%rd1498, %SP, 5824;
	.loc	13 23 16
	add.s64 	%rd1499, %rd1498, 16;
	ld.f32 	%f2274, [%rd1499+4];
	ld.f32 	%f2275, [%rd1499+8];
	ld.f32 	%f2276, [%rd1499+12];
	ld.f32 	%f2277, [%SP+5840];
	st.f32 	[%SP+5900], %f2276;
	st.f32 	[%SP+5896], %f2275;
	st.f32 	[%SP+5892], %f2274;
	st.f32 	[%SP+5888], %f2277;
	add.u64 	%rd1500, %SP, 5888;
	mov.b64 	%rd1501, %rd1500;
	st.u64 	[%SP+24], %rd1501;
	.loc	13 25 15
	bra.uni	$L__tmp8545;
$L__tmp8545:
	.loc	3 188 18
	ld.u64 	%rd1502, [%SP+24];
	ld.f32 	%f2278, [%rd1502];
	ld.u64 	%rd1503, [%SP+24];
	ld.f32 	%f2279, [%rd1503];
	mul.f32 	%f38, %f2278, %f2279;
$L__tmp8546:
	.loc	3 189 19
	mov.u64 	%rd1504, 1;
	mov.b64 	%rd95, %rd1504;
$L__tmp8547:
	.loc	3 189 5
	mov.u64 	%rd1591, %rd95;
$L__tmp8548:
	mov.f32 	%f2329, %f38;
$L__tmp8549:
	bra.uni 	$L__BB27_213;

$L__BB27_213:
	mov.f32 	%f39, %f2329;
	mov.u64 	%rd96, %rd1591;
$L__tmp8550:
	setp.lt.u64 	%p162, %rd96, 3;
	not.pred 	%p163, %p162;
	@%p163 bra 	$L__BB27_215;
	bra.uni 	$L__BB27_214;

$L__BB27_214:
$L__tmp8551:
	.loc	3 190 9
	ld.u64 	%rd1532, [%SP+24];
	shl.b64 	%rd1533, %rd96, 2;
	add.s64 	%rd1534, %rd1532, %rd1533;
	ld.f32 	%f2314, [%rd1534];
	ld.u64 	%rd1535, [%SP+24];
	shl.b64 	%rd1536, %rd96, 2;
	add.s64 	%rd1537, %rd1535, %rd1536;
	ld.f32 	%f2315, [%rd1537];
	.loc	3 190 18
	{ // callseq 545, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f2314;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f2315;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f39;
	.param .b32 retval0;
	call.uni (retval0), 
	fmaf, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32 	%f40, [retval0+0];
$L__tmp8552:
	} // callseq 545
$L__tmp8553:
	.loc	3 189 34
	add.s64 	%rd97, %rd96, 1;
$L__tmp8554:
	mov.u64 	%rd1591, %rd97;
$L__tmp8555:
	mov.f32 	%f2329, %f40;
$L__tmp8556:
	bra.uni 	$L__BB27_213;
$L__tmp8557:

$L__BB27_215:
	.loc	3 191 5
	mov.f32 	%f2280, %f39;
$L__tmp8558:
	.loc	13 25 15
	mov.f32 	%f41, %f2280;
$L__tmp8559:
	.loc	13 0 15
	add.u64 	%rd1505, %SP, 5872;
	mov.b64 	%rd1506, %rd1505;
	st.u64 	[%SP+8], %rd1506;
	add.u64 	%rd1507, %SP, 5888;
	mov.b64 	%rd1508, %rd1507;
	st.u64 	[%SP+16], %rd1508;
	.loc	13 26 21
	bra.uni	$L__tmp8560;
$L__tmp8560:
	.loc	3 180 18
	ld.u64 	%rd1509, [%SP+8];
	ld.f32 	%f2281, [%rd1509];
	ld.u64 	%rd1510, [%SP+16];
	ld.f32 	%f2282, [%rd1510];
	mul.f32 	%f42, %f2281, %f2282;
$L__tmp8561:
	.loc	3 181 19
	mov.u64 	%rd1511, 1;
	mov.b64 	%rd98, %rd1511;
$L__tmp8562:
	.loc	3 181 5
	mov.u64 	%rd1592, %rd98;
$L__tmp8563:
	mov.f32 	%f2330, %f42;
$L__tmp8564:
	bra.uni 	$L__BB27_216;

$L__BB27_216:
	mov.f32 	%f43, %f2330;
	mov.u64 	%rd99, %rd1592;
$L__tmp8565:
	setp.lt.u64 	%p164, %rd99, 3;
	not.pred 	%p165, %p164;
	@%p165 bra 	$L__BB27_218;
	bra.uni 	$L__BB27_217;

$L__BB27_217:
$L__tmp8566:
	.loc	3 182 9
	ld.u64 	%rd1526, [%SP+8];
	shl.b64 	%rd1527, %rd99, 2;
	add.s64 	%rd1528, %rd1526, %rd1527;
	ld.f32 	%f2312, [%rd1528];
	ld.u64 	%rd1529, [%SP+16];
	shl.b64 	%rd1530, %rd99, 2;
	add.s64 	%rd1531, %rd1529, %rd1530;
	ld.f32 	%f2313, [%rd1531];
	.loc	3 182 18
	{ // callseq 544, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f2312;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f2313;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f43;
	.param .b32 retval0;
	call.uni (retval0), 
	fmaf, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32 	%f44, [retval0+0];
$L__tmp8567:
	} // callseq 544
$L__tmp8568:
	.loc	3 181 34
	add.s64 	%rd100, %rd99, 1;
$L__tmp8569:
	mov.u64 	%rd1592, %rd100;
$L__tmp8570:
	mov.f32 	%f2330, %f44;
$L__tmp8571:
	bra.uni 	$L__BB27_216;
$L__tmp8572:

$L__BB27_218:
	.loc	3 183 5
	mov.f32 	%f2283, %f43;
$L__tmp8573:
	.loc	13 26 21
	mul.f32 	%f45, %f2283, 0f40000000;
$L__tmp8574:
	.loc	13 0 21
	add.u64 	%rd1512, %SP, 5872;
	mov.b64 	%rd1513, %rd1512;
	st.u64 	[%SP+0], %rd1513;
	.loc	13 27 15
	bra.uni	$L__tmp8575;
$L__tmp8575:
	.loc	3 188 18
	ld.u64 	%rd1514, [%SP+0];
	ld.f32 	%f2284, [%rd1514];
	ld.u64 	%rd1515, [%SP+0];
	ld.f32 	%f2285, [%rd1515];
	mul.f32 	%f46, %f2284, %f2285;
$L__tmp8576:
	.loc	3 189 19
	mov.u64 	%rd1516, 1;
	mov.b64 	%rd101, %rd1516;
$L__tmp8577:
	.loc	3 189 5
	mov.u64 	%rd1593, %rd101;
$L__tmp8578:
	mov.f32 	%f2331, %f46;
$L__tmp8579:
	bra.uni 	$L__BB27_219;

$L__BB27_219:
	mov.f32 	%f47, %f2331;
	mov.u64 	%rd102, %rd1593;
$L__tmp8580:
	setp.lt.u64 	%p166, %rd102, 3;
	not.pred 	%p167, %p166;
	@%p167 bra 	$L__BB27_221;
	bra.uni 	$L__BB27_220;

$L__BB27_220:
$L__tmp8581:
	.loc	3 190 9
	ld.u64 	%rd1520, [%SP+0];
	shl.b64 	%rd1521, %rd102, 2;
	add.s64 	%rd1522, %rd1520, %rd1521;
	ld.f32 	%f2310, [%rd1522];
	ld.u64 	%rd1523, [%SP+0];
	shl.b64 	%rd1524, %rd102, 2;
	add.s64 	%rd1525, %rd1523, %rd1524;
	ld.f32 	%f2311, [%rd1525];
	.loc	3 190 18
	{ // callseq 543, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f2310;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f2311;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f47;
	.param .b32 retval0;
	call.uni (retval0), 
	fmaf, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32 	%f48, [retval0+0];
$L__tmp8582:
	} // callseq 543
$L__tmp8583:
	.loc	3 189 34
	add.s64 	%rd103, %rd102, 1;
$L__tmp8584:
	mov.u64 	%rd1593, %rd103;
$L__tmp8585:
	mov.f32 	%f2331, %f48;
$L__tmp8586:
	bra.uni 	$L__BB27_219;
$L__tmp8587:

$L__BB27_221:
	.loc	3 191 5
	mov.f32 	%f2286, %f47;
$L__tmp8588:
	.loc	13 27 15
	add.s64 	%rd1517, %rd1, 48;
$L__tmp8589:
	.loc	13 27 33
	bra.uni	$L__tmp8590;
$L__tmp8590:
	.loc	18 8 5
	ld.f32 	%f2287, [%rd1517];
	ld.f32 	%f2288, [%rd1517];
	mul.f32 	%f2289, %f2287, %f2288;
$L__tmp8591:
	.loc	13 27 33
	sub.f32 	%f2290, %f2286, %f2289;
$L__tmp8592:
	.loc	13 0 33
	mov.f32 	%f49, %f41;
$L__tmp8593:
	mov.f32 	%f50, %f45;
$L__tmp8594:
	mov.f32 	%f51, %f2290;
$L__tmp8595:
	add.u64 	%rd1518, %SP, 5904;
	mov.b64 	%rd104, %rd1518;
$L__tmp8596:
	add.u64 	%rd1519, %SP, 5908;
	mov.b64 	%rd105, %rd1519;
$L__tmp8597:
	.loc	13 30 27
	bra.uni	$L__tmp8598;
$L__tmp8598:
	.loc	18 12 22
	setp.eq.f32 	%p169, %f49, 0f00000000;
	selp.u16 	%rs3, 1, 0, %p169;
	selp.u16 	%rs47, 1, 0, %p169;
$L__tmp8599:
	.loc	18 14 5
	setp.ne.s16 	%p170, %rs47, 0;
	mov.pred 	%p168, 0;
	not.pred 	%p171, %p170;
	mov.pred 	%p213, %p168;
	@%p171 bra 	$L__BB27_223;
	bra.uni 	$L__BB27_222;

$L__BB27_222:
	setp.eq.f32 	%p9, %f50, 0f00000000;
	mov.pred 	%p213, %p9;
	bra.uni 	$L__BB27_223;

$L__BB27_223:
	mov.pred 	%p10, %p213;
	not.pred 	%p172, %p10;
	@%p172 bra 	$L__BB27_225;
	bra.uni 	$L__BB27_224;

$L__BB27_224:
$L__tmp8600:
	.loc	18 15 9
	mov.u16 	%rs53, 0;
	mov.b16 	%rs4, %rs53;
	mov.u16 	%rs58, %rs4;
	bra.uni 	$L__BB27_236;
$L__tmp8601:

$L__BB27_225:
	.loc	18 17 5
	neg.f32 	%f2291, %f51;
	div.rn.f32 	%f2292, %f2291, %f50;
	st.f32 	[%rd105], %f2292;
	ld.f32 	%f2293, [%rd105];
	st.f32 	[%rd104], %f2293;
	.loc	18 18 19
	mul.f32 	%f2294, %f49, 0fC0800000;
	mul.f32 	%f2295, %f2294, %f51;
	.loc	18 18 21
	{ // callseq 538, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f50;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f50;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f2295;
	.param .b32 retval0;
	call.uni (retval0), 
	fmaf, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32 	%f52, [retval0+0];
$L__tmp8602:
	} // callseq 538
	.loc	18 21 5
	and.b16  	%rs48, %rs3, 255;
	setp.ne.s16 	%p174, %rs48, 0;
	not.pred 	%p175, %p174;
	mov.pred 	%p173, 0;
	not.pred 	%p176, %p175;
	mov.pred 	%p214, %p173;
	@%p176 bra 	$L__BB27_227;
	bra.uni 	$L__BB27_226;

$L__BB27_226:
	setp.lt.f32 	%p11, %f52, 0f00000000;
	mov.pred 	%p214, %p11;
	bra.uni 	$L__BB27_227;

$L__BB27_227:
	mov.pred 	%p12, %p214;
	not.pred 	%p177, %p12;
	@%p177 bra 	$L__BB27_229;
	bra.uni 	$L__BB27_228;

$L__BB27_228:
$L__tmp8603:
	.loc	18 22 9
	mov.u16 	%rs52, 0;
	mov.b16 	%rs5, %rs52;
	mov.u16 	%rs58, %rs5;
	bra.uni 	$L__BB27_236;
$L__tmp8604:

$L__BB27_229:
	.loc	18 31 40
	{ // callseq 539, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f52;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZSt4sqrtf, 
	(
	param0
	);
	ld.param.f32 	%f2296, [retval0+0];
	} // callseq 539
	.loc	18 31 31
	{ // callseq 540, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f2296;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f50;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZSt8copysignff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f2297, [retval0+0];
	} // callseq 540
	add.f32 	%f2298, %f50, %f2297;
	mul.f32 	%f2299, %f2298, 0fBF000000;
$L__tmp8605:
	.loc	18 33 15
	div.rn.f32 	%f2300, %f2299, %f49;
$L__tmp8606:
	.loc	18 34 15
	div.rn.f32 	%f2301, %f51, %f2299;
$L__tmp8607:
	.loc	18 37 17
	{ // callseq 541, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f2300;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f2301;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3minEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f53, [retval0+0];
$L__tmp8608:
	} // callseq 541
	.loc	18 38 17
	{ // callseq 542, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f2300;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f2301;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN42_INTERNAL_30fb23f3_11_optix_rt_cu_730bde5e3maxEff, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f54, [retval0+0];
$L__tmp8609:
	} // callseq 542
	.loc	18 40 5
	and.b16  	%rs49, %rs3, 255;
	setp.ne.s16 	%p178, %rs49, 0;
	not.pred 	%p179, %p178;
	@%p179 bra 	$L__BB27_231;
	bra.uni 	$L__BB27_230;

$L__BB27_230:
	ld.f32 	%f55, [%rd104];
	mov.f32 	%f2332, %f55;
	bra.uni 	$L__BB27_232;

$L__BB27_231:
	mov.f32 	%f2332, %f53;
$L__tmp8610:
	bra.uni 	$L__BB27_232;

$L__BB27_232:
	mov.f32 	%f56, %f2332;
	st.f32 	[%rd104], %f56;
	.loc	18 41 5
	and.b16  	%rs50, %rs3, 255;
	setp.ne.s16 	%p180, %rs50, 0;
	not.pred 	%p181, %p180;
	@%p181 bra 	$L__BB27_234;
	bra.uni 	$L__BB27_233;

$L__BB27_233:
	ld.f32 	%f57, [%rd104];
	mov.f32 	%f2333, %f57;
	bra.uni 	$L__BB27_235;

$L__BB27_234:
	mov.f32 	%f2333, %f54;
$L__tmp8611:
	bra.uni 	$L__BB27_235;

$L__BB27_235:
	mov.f32 	%f58, %f2333;
	st.f32 	[%rd105], %f58;
	.loc	18 43 5
	mov.u16 	%rs51, 1;
	mov.b16 	%rs6, %rs51;
	mov.u16 	%rs58, %rs6;
	bra.uni 	$L__BB27_236;

$L__BB27_236:
	mov.u16 	%rs7, %rs58;
$L__tmp8612:
	.loc	13 30 27
	cvt.s16.s8 	%rs54, %rs7;
	mov.b16 	%rs8, %rs54;
$L__tmp8613:
	.loc	13 33 21
	ld.f32 	%f2302, [%SP+5904];
	ld.f32 	%f2303, [%SP+5856];
	setp.le.f32 	%p183, %f2302, %f2303;
	mov.pred 	%p182, 0;
	not.pred 	%p184, %p183;
	mov.pred 	%p215, %p182;
	@%p184 bra 	$L__BB27_238;
	bra.uni 	$L__BB27_237;

$L__BB27_237:
	ld.f32 	%f2304, [%SP+5908];
	setp.ge.f32 	%p13, %f2304, 0f00000000;
	mov.pred 	%p215, %p13;
	bra.uni 	$L__BB27_238;

$L__BB27_238:
	mov.pred 	%p14, %p215;
	not.pred 	%p186, %p14;
	selp.u16 	%rs9, 1, 0, %p186;
	.loc	13 36 20
	ld.f32 	%f2305, [%SP+5904];
	setp.lt.f32 	%p187, %f2305, 0f00000000;
	mov.pred 	%p185, 0;
	not.pred 	%p188, %p187;
	mov.pred 	%p216, %p185;
	@%p188 bra 	$L__BB27_240;
	bra.uni 	$L__BB27_239;

$L__BB27_239:
	ld.f32 	%f2306, [%SP+5908];
	ld.f32 	%f2307, [%SP+5856];
	setp.gt.f32 	%p15, %f2306, %f2307;
	mov.pred 	%p216, %p15;
	bra.uni 	$L__BB27_240;

$L__BB27_240:
	mov.pred 	%p16, %p216;
	selp.u16 	%rs10, 1, 0, %p16;
	.loc	13 38 13
	ld.f32 	%f2308, [%SP+5904];
	setp.lt.f32 	%p189, %f2308, 0f00000000;
	not.pred 	%p190, %p189;
	@%p190 bra 	$L__BB27_242;
	bra.uni 	$L__BB27_241;

$L__BB27_241:
	ld.f32 	%f59, [%SP+5908];
	mov.f32 	%f2334, %f59;
	bra.uni 	$L__BB27_243;

$L__BB27_242:
	ld.f32 	%f60, [%SP+5904];
	mov.f32 	%f2334, %f60;
	bra.uni 	$L__BB27_243;

$L__BB27_243:
	mov.f32 	%f61, %f2334;
$L__tmp8614:
	.loc	13 40 5
	and.b16  	%rs55, %rs8, 255;
	setp.ne.s16 	%p192, %rs55, 0;
	mov.pred 	%p191, 0;
	not.pred 	%p193, %p192;
	mov.pred 	%p217, %p191;
	@%p193 bra 	$L__BB27_245;
	bra.uni 	$L__BB27_244;

$L__BB27_244:
	and.b16  	%rs56, %rs9, 255;
	setp.ne.s16 	%p194, %rs56, 0;
	not.pred 	%p17, %p194;
	mov.pred 	%p217, %p17;
	bra.uni 	$L__BB27_245;

$L__BB27_245:
	mov.pred 	%p18, %p217;
	mov.pred 	%p195, 0;
	not.pred 	%p196, %p18;
	mov.pred 	%p218, %p195;
	@%p196 bra 	$L__BB27_247;
	bra.uni 	$L__BB27_246;

$L__BB27_246:
	and.b16  	%rs57, %rs10, 255;
	setp.ne.s16 	%p197, %rs57, 0;
	not.pred 	%p19, %p197;
	mov.pred 	%p218, %p19;
	bra.uni 	$L__BB27_247;

$L__BB27_247:
	mov.pred 	%p20, %p218;
	not.pred 	%p198, %p20;
	@%p198 bra 	$L__BB27_249;
	bra.uni 	$L__BB27_248;

$L__BB27_248:
	.loc	13 0 5
	mov.f32 	%f2309, %f61;
$L__tmp8615:
	mov.u32 	%r611, 254;
	mov.b32 	%r610, %r611;
$L__tmp8616:
	.loc	13 41 9
	bra.uni	$L__tmp8617;
$L__tmp8617:
	.loc	17 949 5
	// begin inline asm
	call (%r609), _optix_report_intersection_0, (%f2309, %r610);
	// end inline asm
$L__tmp8618:
	.loc	13 41 9
	bra.uni 	$L__BB27_249;
$L__tmp8619:

$L__BB27_249:
	.loc	13 42 1
	ret;
$L__tmp8620:
$L__func_end27:

}
	// .globl	_ZN5optixmiERKNS_5ArrayIfLm3EEES3_
.visible .func  (.param .align 16 .b8 func_retval0[16]) _ZN5optixmiERKNS_5ArrayIfLm3EEES3_(
	.param .b64 _ZN5optixmiERKNS_5ArrayIfLm3EEES3__param_0,
	.param .b64 _ZN5optixmiERKNS_5ArrayIfLm3EEES3__param_1
)
{
	.local .align 16 .b8 	__local_depot28[32];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<8>;
	.reg .f32 	%f<8>;
	.reg .b32 	%r<4>;
	.reg .b64 	%rd<27>;
	.loc	3 84 0
$L__func_begin28:
	.loc	3 84 0


	mov.u64 	%SPL, __local_depot28;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [_ZN5optixmiERKNS_5ArrayIfLm3EEES3__param_0];
	ld.param.u64 	%rd6, [_ZN5optixmiERKNS_5ArrayIfLm3EEES3__param_1];
	add.u64 	%rd7, %SP, 16;
	mov.b64 	%rd8, %rd7;
	st.u64 	[%SP+8], %rd8;
$L__tmp8621:
	.loc	3 86 23
	mov.u64 	%rd9, 0;
	mov.b64 	%rd1, %rd9;
$L__tmp8622:
	.loc	3 86 9
	mov.u64 	%rd26, %rd1;
$L__tmp8623:
	bra.uni 	$L__BB28_1;

$L__BB28_1:
	mov.u64 	%rd2, %rd26;
$L__tmp8624:
	setp.lt.u64 	%p1, %rd2, 3;
	not.pred 	%p2, %p1;
	@%p2 bra 	$L__BB28_9;
	bra.uni 	$L__BB28_2;

$L__BB28_2:
$L__tmp8625:
	.loc	3 87 13
	shl.b64 	%rd10, %rd2, 2;
	add.s64 	%rd11, %rd5, %rd10;
	ld.f32 	%f6, [%rd11];
	shl.b64 	%rd12, %rd2, 2;
	add.s64 	%rd13, %rd6, %rd12;
	ld.f32 	%f7, [%rd13];
	sub.f32 	%f1, %f6, %f7;
	add.u64 	%rd14, %SP, 16;
	mov.b64 	%rd15, %rd14;
	st.u64 	[%SP+0], %rd15;
	mov.b64 	%rd3, %rd2;
$L__tmp8626:
	.loc	3 87 13
	bra.uni	$L__tmp8627;
$L__tmp8627:
	.loc	3 141 8
	setp.lt.u64 	%p3, %rd3, 3;
	not.pred 	%p4, %p3;
	@%p4 bra 	$L__BB28_4;
	bra.uni 	$L__BB28_3;

$L__BB28_3:
	bra.uni 	$L__BB28_5;

$L__BB28_4:
	.loc	3 141 23
	mov.u64 	%rd16, $str;
	cvta.global.u64 	%rd17, %rd16;
	mov.u64 	%rd18, $str$1;
	cvta.global.u64 	%rd19, %rd18;
	mov.u64 	%rd20, __unnamed_2;
	cvta.global.u64 	%rd21, %rd20;
	mov.u32 	%r1, 141;
	{ // callseq 548, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd17;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd19;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r1;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd21;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 548
	bra.uni 	$L__BB28_5;

$L__BB28_5:
	.loc	3 142 9
	ld.u64 	%rd22, [%SP+0];
	setp.ne.s64 	%p5, %rd22, 0;
	not.pred 	%p6, %p5;
	not.pred 	%p7, %p6;
	@%p7 bra 	$L__BB28_7;
	bra.uni 	$L__BB28_6;

$L__BB28_6:
	mov.u32 	%r2, 0;
	mov.b32 	%r3, %r2;
	bra.uni 	$L__BB28_7;

$L__BB28_7:
	ld.u64 	%rd23, [%SP+0];
	shl.b64 	%rd24, %rd3, 2;
	add.s64 	%rd25, %rd23, %rd24;
$L__tmp8628:
	.loc	3 87 13
	st.f32 	[%rd25], %f1;
$L__tmp8629:
	.loc	3 86 38
	bra.uni 	$L__BB28_8;

$L__BB28_8:
	add.s64 	%rd4, %rd2, 1;
$L__tmp8630:
	mov.u64 	%rd26, %rd4;
$L__tmp8631:
	bra.uni 	$L__BB28_1;
$L__tmp8632:

$L__BB28_9:
	.loc	3 88 9
	ld.f32 	%f2, [%SP+28];
	ld.f32 	%f3, [%SP+24];
	ld.f32 	%f4, [%SP+20];
	ld.f32 	%f5, [%SP+16];
	st.param.f32 	[func_retval0+0], %f5;
	st.param.f32 	[func_retval0+4], %f4;
	st.param.f32 	[func_retval0+8], %f3;
	st.param.f32 	[func_retval0+12], %f2;
	ret;
$L__tmp8633:
$L__func_end28:

}
	// .globl	_ZN5optix12squared_normIfLm3EEET_RKNS_5ArrayIS1_XT0_EEE
.visible .func  (.param .b32 func_retval0) _ZN5optix12squared_normIfLm3EEET_RKNS_5ArrayIS1_XT0_EEE(
	.param .b64 _ZN5optix12squared_normIfLm3EEET_RKNS_5ArrayIS1_XT0_EEE_param_0
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<10>;
	.reg .b64 	%rd<11>;
	.loc	3 187 0
$L__func_begin29:
	.loc	3 187 0


	ld.param.u64 	%rd4, [_ZN5optix12squared_normIfLm3EEET_RKNS_5ArrayIS1_XT0_EEE_param_0];
$L__tmp8634:
	.loc	3 188 18
	ld.f32 	%f4, [%rd4];
	ld.f32 	%f5, [%rd4];
	mul.f32 	%f1, %f4, %f5;
$L__tmp8635:
	.loc	3 189 19
	mov.u64 	%rd5, 1;
	mov.b64 	%rd1, %rd5;
$L__tmp8636:
	.loc	3 189 5
	mov.f32 	%f9, %f1;
$L__tmp8637:
	mov.u64 	%rd10, %rd1;
$L__tmp8638:
	bra.uni 	$L__BB29_1;

$L__BB29_1:
	mov.u64 	%rd2, %rd10;
	mov.f32 	%f2, %f9;
$L__tmp8639:
	setp.lt.u64 	%p1, %rd2, 3;
	not.pred 	%p2, %p1;
	@%p2 bra 	$L__BB29_4;
	bra.uni 	$L__BB29_2;

$L__BB29_2:
$L__tmp8640:
	.loc	3 190 9
	shl.b64 	%rd6, %rd2, 2;
	add.s64 	%rd7, %rd4, %rd6;
	ld.f32 	%f7, [%rd7];
	shl.b64 	%rd8, %rd2, 2;
	add.s64 	%rd9, %rd4, %rd8;
	ld.f32 	%f8, [%rd9];
	.loc	3 190 18
	{ // callseq 549, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f7;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f8;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f2;
	.param .b32 retval0;
	call.uni (retval0), 
	fmaf, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32 	%f3, [retval0+0];
$L__tmp8641:
	} // callseq 549
$L__tmp8642:
	.loc	3 189 34
	bra.uni 	$L__BB29_3;

$L__BB29_3:
	add.s64 	%rd3, %rd2, 1;
$L__tmp8643:
	mov.f32 	%f9, %f3;
$L__tmp8644:
	mov.u64 	%rd10, %rd3;
$L__tmp8645:
	bra.uni 	$L__BB29_1;
$L__tmp8646:

$L__BB29_4:
	.loc	3 191 5
	mov.f32 	%f6, %f2;
	st.param.f32 	[func_retval0+0], %f6;
	ret;
$L__tmp8647:
$L__func_end29:

}
	// .globl	_ZN5optix3dotIfLm3EEET_RKNS_5ArrayIS1_XT0_EEES5_
.visible .func  (.param .b32 func_retval0) _ZN5optix3dotIfLm3EEET_RKNS_5ArrayIS1_XT0_EEES5_(
	.param .b64 _ZN5optix3dotIfLm3EEET_RKNS_5ArrayIS1_XT0_EEES5__param_0,
	.param .b64 _ZN5optix3dotIfLm3EEET_RKNS_5ArrayIS1_XT0_EEES5__param_1
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<10>;
	.reg .b64 	%rd<12>;
	.loc	3 179 0
$L__func_begin30:
	.loc	3 179 0


	ld.param.u64 	%rd4, [_ZN5optix3dotIfLm3EEET_RKNS_5ArrayIS1_XT0_EEES5__param_0];
	ld.param.u64 	%rd5, [_ZN5optix3dotIfLm3EEET_RKNS_5ArrayIS1_XT0_EEES5__param_1];
$L__tmp8648:
	.loc	3 180 18
	ld.f32 	%f4, [%rd4];
	ld.f32 	%f5, [%rd5];
	mul.f32 	%f1, %f4, %f5;
$L__tmp8649:
	.loc	3 181 19
	mov.u64 	%rd6, 1;
	mov.b64 	%rd1, %rd6;
$L__tmp8650:
	.loc	3 181 5
	mov.f32 	%f9, %f1;
$L__tmp8651:
	mov.u64 	%rd11, %rd1;
$L__tmp8652:
	bra.uni 	$L__BB30_1;

$L__BB30_1:
	mov.u64 	%rd2, %rd11;
	mov.f32 	%f2, %f9;
$L__tmp8653:
	setp.lt.u64 	%p1, %rd2, 3;
	not.pred 	%p2, %p1;
	@%p2 bra 	$L__BB30_4;
	bra.uni 	$L__BB30_2;

$L__BB30_2:
$L__tmp8654:
	.loc	3 182 9
	shl.b64 	%rd7, %rd2, 2;
	add.s64 	%rd8, %rd4, %rd7;
	ld.f32 	%f7, [%rd8];
	shl.b64 	%rd9, %rd2, 2;
	add.s64 	%rd10, %rd5, %rd9;
	ld.f32 	%f8, [%rd10];
	.loc	3 182 18
	{ // callseq 550, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f7;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f8;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f2;
	.param .b32 retval0;
	call.uni (retval0), 
	fmaf, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32 	%f3, [retval0+0];
$L__tmp8655:
	} // callseq 550
$L__tmp8656:
	.loc	3 181 34
	bra.uni 	$L__BB30_3;

$L__BB30_3:
	add.s64 	%rd3, %rd2, 1;
$L__tmp8657:
	mov.f32 	%f9, %f3;
$L__tmp8658:
	mov.u64 	%rd11, %rd3;
$L__tmp8659:
	bra.uni 	$L__BB30_1;
$L__tmp8660:

$L__BB30_4:
	.loc	3 183 5
	mov.f32 	%f6, %f2;
	st.param.f32 	[func_retval0+0], %f6;
	ret;
$L__tmp8661:
$L__func_end30:

}
	// .globl	__closesthit__sphere
.visible .entry __closesthit__sphere()
{
	.local .align 16 .b8 	__local_depot31[32];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<3>;
	.reg .b64 	%rd<5>;
	.loc	13 44 0
$L__func_begin31:
	.loc	13 44 0


	mov.u64 	%SPL, __local_depot31;
	cvta.local.u64 	%SP, %SPL;
	.loc	13 45 63
	bra.uni	$L__tmp8662;
$L__tmp8662:
	.loc	17 1264 5
	// begin inline asm
	call (%rd1), _optix_get_sbt_data_ptr_64, ();
	// end inline asm
$L__tmp8663:
	.loc	17 1265 5
	mov.b64 	%rd2, %rd1;
$L__tmp8664:
	.loc	13 47 9
	bra.uni	$L__tmp8665;
$L__tmp8665:
	.loc	17 593 5
	// begin inline asm
	call (%f1), _optix_get_ray_tmax, ();
	// end inline asm
$L__tmp8666:
	.loc	17 594 5
	mov.f32 	%f2, %f1;
	add.u64 	%rd3, %SP, 16;
	mov.b64 	%rd4, %rd3;
	st.u64 	[%SP+0], %rd4;
$L__tmp8667:
	.loc	13 47 9
	ld.u32 	%r1, [%rd2];
	.loc	13 46 5
	mov.u32 	%r2, 0;
	{ // callseq 551, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f2;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd3;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r2;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r1;
	call.uni 
	_Z39set_preliminary_intersection_to_payloadfRKN5optix5ArrayIfLm2EEEjj, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 551
	.loc	13 48 1
	ret;
$L__tmp8668:
$L__func_end31:

}
	// .globl	__miss__ms
.visible .entry __miss__ms()
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<12>;
	.loc	23 9 0
$L__func_begin32:
	.loc	23 9 0


	.loc	23 10 9
	bra.uni	$L__tmp8669;
$L__tmp8669:
	.loc	17 607 5
	// begin inline asm
	call (%r1), _optix_get_ray_flags, ();
	// end inline asm
$L__tmp8670:
	.loc	17 608 5
	mov.b32 	%r2, %r1;
$L__tmp8671:
	.loc	23 10 9
	setp.eq.s32 	%p1, %r2, 12;
	not.pred 	%p2, %p1;
	@%p2 bra 	$L__BB32_2;
	bra.uni 	$L__BB32_1;

$L__BB32_1:
	.loc	23 0 9
	mov.u32 	%r10, 0;
	mov.b32 	%r11, %r10;
$L__tmp8672:
	.loc	23 12 9
	bra.uni	$L__tmp8673;
$L__tmp8673:
	.loc	17 153 5
	// begin inline asm
	call _optix_set_payload, (%r10, %r11);
	// end inline asm
$L__tmp8674:
	.loc	23 12 9
	bra.uni 	$L__BB32_3;
$L__tmp8675:

$L__BB32_2:
	.loc	23 14 42
	mov.u32 	%r7, 2139095040;
	mov.b32 	%r8, %r7;
	mov.b32 	%f1, %r8;
	.loc	23 14 27
	mov.f32 	%f2, %f1;
	mov.b32 	%r9, %f2;
	mov.b32 	%r4, %r9;
$L__tmp8676:
	.loc	23 14 9
	bra.uni	$L__tmp8677;
$L__tmp8677:
	.loc	17 153 5
	mov.u32 	%r3, 0;
	// begin inline asm
	call _optix_set_payload, (%r3, %r4);
	// end inline asm
	mov.b32 	%r6, %r3;
$L__tmp8678:
	.loc	23 15 9
	bra.uni	$L__tmp8679;
$L__tmp8679:
	.loc	17 173 5
	mov.u32 	%r5, 4;
	// begin inline asm
	call _optix_set_payload, (%r5, %r6);
	// end inline asm
$L__tmp8680:
	.loc	23 15 9
	bra.uni 	$L__BB32_3;
$L__tmp8681:

$L__BB32_3:
	.loc	23 17 1
	ret;
$L__tmp8682:
$L__func_end32:

}
	// .globl	_ZN5optix5ArrayIfLm3EEC1Ev
.visible .func _ZN5optix5ArrayIfLm3EEC1Ev(
	.param .b64 _ZN5optix5ArrayIfLm3EEC1Ev_param_0
)
{
	.local .align 8 .b8 	__local_depot33[8];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .b64 	%rd<3>;
	.loc	3 26 0
$L__func_begin33:
	.loc	3 26 0


	mov.u64 	%SPL, __local_depot33;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd1, [_ZN5optix5ArrayIfLm3EEC1Ev_param_0];
	mov.b64 	%rd2, %rd1;
	st.u64 	[%SP+0], %rd2;
$L__tmp8683:
	.loc	3 26 81
	ret;
$L__tmp8684:
$L__func_end33:

}
	// .globl	_ZN5optix5ArrayIfLm3EEC2Ev
.visible .func _ZN5optix5ArrayIfLm3EEC2Ev(
	.param .b64 _ZN5optix5ArrayIfLm3EEC2Ev_param_0
)
{
	.local .align 8 .b8 	__local_depot34[8];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .b64 	%rd<3>;


	mov.u64 	%SPL, __local_depot34;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd1, [_ZN5optix5ArrayIfLm3EEC2Ev_param_0];
	mov.b64 	%rd2, %rd1;
	st.u64 	[%SP+0], %rd2;
	ret;

}
	// .globl	_ZN5optix5ArrayIfLm3EEC1Ef
.visible .func _ZN5optix5ArrayIfLm3EEC1Ef(
	.param .b64 _ZN5optix5ArrayIfLm3EEC1Ef_param_0,
	.param .b32 _ZN5optix5ArrayIfLm3EEC1Ef_param_1
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<9>;
	.loc	3 44 0
$L__func_begin34:
	.loc	3 44 0


	ld.param.u64 	%rd4, [_ZN5optix5ArrayIfLm3EEC1Ef_param_0];
	ld.param.f32 	%f1, [_ZN5optix5ArrayIfLm3EEC1Ef_param_1];
$L__tmp8685:
	.loc	3 45 23
	mov.u64 	%rd5, 0;
	mov.b64 	%rd1, %rd5;
$L__tmp8686:
	.loc	3 45 9
	mov.u64 	%rd8, %rd1;
$L__tmp8687:
	bra.uni 	$L__BB35_1;

$L__BB35_1:
	mov.u64 	%rd2, %rd8;
$L__tmp8688:
	setp.lt.u64 	%p1, %rd2, 3;
	not.pred 	%p2, %p1;
	@%p2 bra 	$L__BB35_4;
	bra.uni 	$L__BB35_2;

$L__BB35_2:
$L__tmp8689:
	.loc	3 46 13
	shl.b64 	%rd6, %rd2, 2;
	add.s64 	%rd7, %rd4, %rd6;
	st.f32 	[%rd7], %f1;
$L__tmp8690:
	.loc	3 45 38
	bra.uni 	$L__BB35_3;

$L__BB35_3:
	add.s64 	%rd3, %rd2, 1;
$L__tmp8691:
	mov.u64 	%rd8, %rd3;
$L__tmp8692:
	bra.uni 	$L__BB35_1;
$L__tmp8693:

$L__BB35_4:
	.loc	3 47 5
	ret;
$L__tmp8694:
$L__func_end34:

}
	// .globl	_ZN5optix5ArrayIfLm3EEC2Ef
.visible .func _ZN5optix5ArrayIfLm3EEC2Ef(
	.param .b64 _ZN5optix5ArrayIfLm3EEC2Ef_param_0,
	.param .b32 _ZN5optix5ArrayIfLm3EEC2Ef_param_1
)
{
	.local .align 8 .b8 	__local_depot36[8];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<3>;
	.reg .b64 	%rd<11>;


	mov.u64 	%SPL, __local_depot36;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [_ZN5optix5ArrayIfLm3EEC2Ef_param_0];
	ld.param.f32 	%f2, [_ZN5optix5ArrayIfLm3EEC2Ef_param_1];
	mov.b64 	%rd5, %rd4;
	st.u64 	[%SP+0], %rd5;
	mov.f32 	%f1, %f2;
	mov.u64 	%rd6, 0;
	mov.b64 	%rd1, %rd6;
	mov.u64 	%rd10, %rd1;
	bra.uni 	$L__BB36_1;

$L__BB36_1:
	mov.u64 	%rd2, %rd10;
	setp.lt.u64 	%p1, %rd2, 3;
	not.pred 	%p2, %p1;
	@%p2 bra 	$L__BB36_3;
	bra.uni 	$L__BB36_2;

$L__BB36_2:
	ld.u64 	%rd7, [%SP+0];
	shl.b64 	%rd8, %rd2, 2;
	add.s64 	%rd9, %rd7, %rd8;
	st.f32 	[%rd9], %f1;
	add.s64 	%rd3, %rd2, 1;
	mov.u64 	%rd10, %rd3;
	bra.uni 	$L__BB36_1;

$L__BB36_3:
	ret;

}
	// .globl	_ZN5optix5ArrayIfLm3EEpLERKS1_
.visible .func  (.param .b64 func_retval0) _ZN5optix5ArrayIfLm3EEpLERKS1_(
	.param .b64 _ZN5optix5ArrayIfLm3EEpLERKS1__param_0,
	.param .b64 _ZN5optix5ArrayIfLm3EEpLERKS1__param_1
)
{
	.local .align 8 .b8 	__local_depot37[8];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<14>;
	.loc	3 78 0
$L__func_begin35:
	.loc	3 78 0


	mov.u64 	%SPL, __local_depot37;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [_ZN5optix5ArrayIfLm3EEpLERKS1__param_0];
	ld.param.u64 	%rd5, [_ZN5optix5ArrayIfLm3EEpLERKS1__param_1];
$L__tmp8695:
	.loc	3 79 23
	mov.u64 	%rd6, 0;
	mov.b64 	%rd1, %rd6;
$L__tmp8696:
	.loc	3 79 9
	mov.u64 	%rd13, %rd1;
$L__tmp8697:
	bra.uni 	$L__BB37_1;

$L__BB37_1:
	mov.u64 	%rd2, %rd13;
$L__tmp8698:
	setp.lt.u64 	%p1, %rd2, 3;
	not.pred 	%p2, %p1;
	@%p2 bra 	$L__BB37_4;
	bra.uni 	$L__BB37_2;

$L__BB37_2:
$L__tmp8699:
	.loc	3 80 13
	shl.b64 	%rd9, %rd2, 2;
	add.s64 	%rd10, %rd5, %rd9;
	ld.f32 	%f1, [%rd10];
	shl.b64 	%rd11, %rd2, 2;
	add.s64 	%rd12, %rd4, %rd11;
	ld.f32 	%f2, [%rd12];
	add.f32 	%f3, %f2, %f1;
	st.f32 	[%rd12], %f3;
$L__tmp8700:
	.loc	3 79 38
	bra.uni 	$L__BB37_3;

$L__BB37_3:
	add.s64 	%rd3, %rd2, 1;
$L__tmp8701:
	mov.u64 	%rd13, %rd3;
$L__tmp8702:
	bra.uni 	$L__BB37_1;
$L__tmp8703:

$L__BB37_4:
	.loc	3 81 9
	setp.ne.s64 	%p3, %rd4, 0;
	not.pred 	%p4, %p3;
	not.pred 	%p5, %p4;
	@%p5 bra 	$L__BB37_6;
	bra.uni 	$L__BB37_5;

$L__BB37_5:
	bra.uni 	$L__BB37_6;

$L__BB37_6:
	mov.b64 	%rd7, %rd4;
	st.u64 	[%SP+0], %rd7;
	ld.u64 	%rd8, [%SP+0];
	st.param.b64 	[func_retval0+0], %rd8;
	ret;
$L__tmp8704:
$L__func_end35:

}
	// .globl	_ZNK5optix5ArrayIfLm3EEixEm
.visible .func  (.param .b64 func_retval0) _ZNK5optix5ArrayIfLm3EEixEm(
	.param .b64 _ZNK5optix5ArrayIfLm3EEixEm_param_0,
	.param .b64 _ZNK5optix5ArrayIfLm3EEixEm_param_1
)
{
	.reg .pred 	%p<6>;
	.reg .b32 	%r<2>;
	.reg .b64 	%rd<11>;
	.loc	3 135 0
$L__func_begin36:
	.loc	3 135 0


	ld.param.u64 	%rd1, [_ZNK5optix5ArrayIfLm3EEixEm_param_0];
	ld.param.u64 	%rd2, [_ZNK5optix5ArrayIfLm3EEixEm_param_1];
$L__tmp8705:
	.loc	3 136 8
	setp.lt.u64 	%p1, %rd2, 3;
	not.pred 	%p2, %p1;
	@%p2 bra 	$L__BB38_2;
	bra.uni 	$L__BB38_1;

$L__BB38_1:
	bra.uni 	$L__BB38_3;

$L__BB38_2:
	.loc	3 136 23
	mov.u64 	%rd3, $str;
	cvta.global.u64 	%rd4, %rd3;
	mov.u64 	%rd5, $str$1;
	cvta.global.u64 	%rd6, %rd5;
	mov.u64 	%rd7, __unnamed_1;
	cvta.global.u64 	%rd8, %rd7;
	mov.u32 	%r1, 136;
	{ // callseq 552, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd4;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd6;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r1;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd8;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 552
	bra.uni 	$L__BB38_3;

$L__BB38_3:
	.loc	3 137 9
	setp.ne.s64 	%p3, %rd1, 0;
	not.pred 	%p4, %p3;
	not.pred 	%p5, %p4;
	@%p5 bra 	$L__BB38_5;
	bra.uni 	$L__BB38_4;

$L__BB38_4:
	bra.uni 	$L__BB38_5;

$L__BB38_5:
	shl.b64 	%rd9, %rd2, 2;
	add.s64 	%rd10, %rd1, %rd9;
	st.param.b64 	[func_retval0+0], %rd10;
	ret;
$L__tmp8706:
$L__func_end36:

}
	// .globl	_ZN5optix5ArrayIfLm3EEixEm
.visible .func  (.param .b64 func_retval0) _ZN5optix5ArrayIfLm3EEixEm(
	.param .b64 _ZN5optix5ArrayIfLm3EEixEm_param_0,
	.param .b64 _ZN5optix5ArrayIfLm3EEixEm_param_1
)
{
	.reg .pred 	%p<6>;
	.reg .b32 	%r<2>;
	.reg .b64 	%rd<11>;
	.loc	3 140 0
$L__func_begin37:
	.loc	3 140 0


	ld.param.u64 	%rd1, [_ZN5optix5ArrayIfLm3EEixEm_param_0];
	ld.param.u64 	%rd2, [_ZN5optix5ArrayIfLm3EEixEm_param_1];
$L__tmp8707:
	.loc	3 141 8
	setp.lt.u64 	%p1, %rd2, 3;
	not.pred 	%p2, %p1;
	@%p2 bra 	$L__BB39_2;
	bra.uni 	$L__BB39_1;

$L__BB39_1:
	bra.uni 	$L__BB39_3;

$L__BB39_2:
	.loc	3 141 23
	mov.u64 	%rd3, $str;
	cvta.global.u64 	%rd4, %rd3;
	mov.u64 	%rd5, $str$1;
	cvta.global.u64 	%rd6, %rd5;
	mov.u64 	%rd7, __unnamed_2;
	cvta.global.u64 	%rd8, %rd7;
	mov.u32 	%r1, 141;
	{ // callseq 553, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd4;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd6;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r1;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd8;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 553
	bra.uni 	$L__BB39_3;

$L__BB39_3:
	.loc	3 142 9
	setp.ne.s64 	%p3, %rd1, 0;
	not.pred 	%p4, %p3;
	not.pred 	%p5, %p4;
	@%p5 bra 	$L__BB39_5;
	bra.uni 	$L__BB39_4;

$L__BB39_4:
	bra.uni 	$L__BB39_5;

$L__BB39_5:
	shl.b64 	%rd9, %rd2, 2;
	add.s64 	%rd10, %rd1, %rd9;
	st.param.b64 	[func_retval0+0], %rd10;
	ret;
$L__tmp8708:
$L__func_end37:

}
	// .globl	_ZNK5optix5ArrayIfLm3EE1xILm3ELi0EEERKfv
.visible .func  (.param .b64 func_retval0) _ZNK5optix5ArrayIfLm3EE1xILm3ELi0EEERKfv(
	.param .b64 _ZNK5optix5ArrayIfLm3EE1xILm3ELi0EEERKfv_param_0
)
{
	.reg .pred 	%p<4>;
	.reg .b64 	%rd<2>;
	.loc	3 146 0
$L__func_begin38:
	.loc	3 146 0


	ld.param.u64 	%rd1, [_ZNK5optix5ArrayIfLm3EE1xILm3ELi0EEERKfv_param_0];
$L__tmp8709:
	.loc	3 146 96
	setp.ne.s64 	%p1, %rd1, 0;
	not.pred 	%p2, %p1;
	not.pred 	%p3, %p2;
	@%p3 bra 	$L__BB40_2;
	bra.uni 	$L__BB40_1;

$L__BB40_1:
	bra.uni 	$L__BB40_2;

$L__BB40_2:
	st.param.b64 	[func_retval0+0], %rd1;
	ret;
$L__tmp8710:
$L__func_end38:

}
	// .globl	_ZN5optix5ArrayIfLm3EEC1ILm3ELi0EEEfff
.visible .func _ZN5optix5ArrayIfLm3EEC1ILm3ELi0EEEfff(
	.param .b64 _ZN5optix5ArrayIfLm3EEC1ILm3ELi0EEEfff_param_0,
	.param .b32 _ZN5optix5ArrayIfLm3EEC1ILm3ELi0EEEfff_param_1,
	.param .b32 _ZN5optix5ArrayIfLm3EEC1ILm3ELi0EEEfff_param_2,
	.param .b32 _ZN5optix5ArrayIfLm3EEC1ILm3ELi0EEEfff_param_3
)
{
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<2>;
	.loc	3 55 0
$L__func_begin39:
	.loc	3 55 0


	ld.param.u64 	%rd1, [_ZN5optix5ArrayIfLm3EEC1ILm3ELi0EEEfff_param_0];
	ld.param.f32 	%f1, [_ZN5optix5ArrayIfLm3EEC1ILm3ELi0EEEfff_param_1];
	ld.param.f32 	%f2, [_ZN5optix5ArrayIfLm3EEC1ILm3ELi0EEEfff_param_2];
	ld.param.f32 	%f3, [_ZN5optix5ArrayIfLm3EEC1ILm3ELi0EEEfff_param_3];
$L__tmp8711:
	.loc	3 56 9
	st.f32 	[%rd1], %f1;
	.loc	3 56 20
	st.f32 	[%rd1+4], %f2;
	.loc	3 56 31
	st.f32 	[%rd1+8], %f3;
	.loc	3 57 5
	ret;
$L__tmp8712:
$L__func_end39:

}
	// .globl	_ZN5optix5ArrayIfLm3EEC2ILm3ELi0EEEfff
.visible .func _ZN5optix5ArrayIfLm3EEC2ILm3ELi0EEEfff(
	.param .b64 _ZN5optix5ArrayIfLm3EEC2ILm3ELi0EEEfff_param_0,
	.param .b32 _ZN5optix5ArrayIfLm3EEC2ILm3ELi0EEEfff_param_1,
	.param .b32 _ZN5optix5ArrayIfLm3EEC2ILm3ELi0EEEfff_param_2,
	.param .b32 _ZN5optix5ArrayIfLm3EEC2ILm3ELi0EEEfff_param_3
)
{
	.local .align 8 .b8 	__local_depot42[8];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .f32 	%f<7>;
	.reg .b64 	%rd<6>;


	mov.u64 	%SPL, __local_depot42;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd1, [_ZN5optix5ArrayIfLm3EEC2ILm3ELi0EEEfff_param_0];
	ld.param.f32 	%f1, [_ZN5optix5ArrayIfLm3EEC2ILm3ELi0EEEfff_param_1];
	ld.param.f32 	%f2, [_ZN5optix5ArrayIfLm3EEC2ILm3ELi0EEEfff_param_2];
	ld.param.f32 	%f3, [_ZN5optix5ArrayIfLm3EEC2ILm3ELi0EEEfff_param_3];
	mov.b64 	%rd2, %rd1;
	st.u64 	[%SP+0], %rd2;
	mov.f32 	%f4, %f1;
	mov.f32 	%f5, %f2;
	mov.f32 	%f6, %f3;
	ld.u64 	%rd3, [%SP+0];
	st.f32 	[%rd3], %f4;
	ld.u64 	%rd4, [%SP+0];
	st.f32 	[%rd4+4], %f5;
	ld.u64 	%rd5, [%SP+0];
	st.f32 	[%rd5+8], %f6;
	ret;

}
	// .globl	_ZN5optix5Ray3fC1Ev
.visible .func _ZN5optix5Ray3fC1Ev(
	.param .b64 _ZN5optix5Ray3fC1Ev_param_0
)
{
	.reg .b64 	%rd<2>;
	.loc	10 15 0
$L__func_begin40:
	.loc	10 15 0


	ld.param.u64 	%rd1, [_ZN5optix5Ray3fC1Ev_param_0];
$L__tmp8713:
	.loc	10 15 80
	ret;
$L__tmp8714:
$L__func_end40:

}
	// .globl	_ZN5optix5Ray3fC2Ev
.visible .func _ZN5optix5Ray3fC2Ev(
	.param .b64 _ZN5optix5Ray3fC2Ev_param_0
)
{
	.local .align 8 .b8 	__local_depot44[8];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .b64 	%rd<3>;


	mov.u64 	%SPL, __local_depot44;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd1, [_ZN5optix5Ray3fC2Ev_param_0];
	mov.b64 	%rd2, %rd1;
	st.u64 	[%SP+0], %rd2;
	ret;

}
	// .globl	_ZN5optix5Ray3fC1ERKNS_5ArrayIfLm3EEES4_ff
.visible .func _ZN5optix5Ray3fC1ERKNS_5ArrayIfLm3EEES4_ff(
	.param .b64 _ZN5optix5Ray3fC1ERKNS_5ArrayIfLm3EEES4_ff_param_0,
	.param .b64 _ZN5optix5Ray3fC1ERKNS_5ArrayIfLm3EEES4_ff_param_1,
	.param .b64 _ZN5optix5Ray3fC1ERKNS_5ArrayIfLm3EEES4_ff_param_2,
	.param .b32 _ZN5optix5Ray3fC1ERKNS_5ArrayIfLm3EEES4_ff_param_3,
	.param .b32 _ZN5optix5Ray3fC1ERKNS_5ArrayIfLm3EEES4_ff_param_4
)
{
	.reg .f32 	%f<11>;
	.reg .b64 	%rd<5>;
	.loc	10 18 0
$L__func_begin41:
	.loc	10 18 0


	ld.param.u64 	%rd1, [_ZN5optix5Ray3fC1ERKNS_5ArrayIfLm3EEES4_ff_param_0];
	ld.param.u64 	%rd2, [_ZN5optix5Ray3fC1ERKNS_5ArrayIfLm3EEES4_ff_param_1];
	ld.param.u64 	%rd3, [_ZN5optix5Ray3fC1ERKNS_5ArrayIfLm3EEES4_ff_param_2];
	ld.param.f32 	%f1, [_ZN5optix5Ray3fC1ERKNS_5ArrayIfLm3EEES4_ff_param_3];
	ld.param.f32 	%f2, [_ZN5optix5Ray3fC1ERKNS_5ArrayIfLm3EEES4_ff_param_4];
$L__tmp8715:
	.loc	10 19 11
	ld.f32 	%f3, [%rd2];
	ld.f32 	%f4, [%rd2+4];
	ld.f32 	%f5, [%rd2+8];
	ld.f32 	%f6, [%rd2+12];
	st.f32 	[%rd1+12], %f6;
	st.f32 	[%rd1+8], %f5;
	st.f32 	[%rd1+4], %f4;
	st.f32 	[%rd1], %f3;
	.loc	10 19 17
	add.s64 	%rd4, %rd1, 16;
	ld.f32 	%f7, [%rd3];
	ld.f32 	%f8, [%rd3+4];
	ld.f32 	%f9, [%rd3+8];
	ld.f32 	%f10, [%rd3+12];
	st.f32 	[%rd4+12], %f10;
	st.f32 	[%rd4+8], %f9;
	st.f32 	[%rd4+4], %f8;
	st.f32 	[%rd1+16], %f7;
	.loc	10 19 23
	st.f32 	[%rd1+32], %f1;
	.loc	10 19 35
	st.f32 	[%rd1+36], %f2;
	.loc	10 19 48
	ret;
$L__tmp8716:
$L__func_end41:

}
	// .globl	_ZN5optix5Ray3fC2ERKNS_5ArrayIfLm3EEES4_ff
.visible .func _ZN5optix5Ray3fC2ERKNS_5ArrayIfLm3EEES4_ff(
	.param .b64 _ZN5optix5Ray3fC2ERKNS_5ArrayIfLm3EEES4_ff_param_0,
	.param .b64 _ZN5optix5Ray3fC2ERKNS_5ArrayIfLm3EEES4_ff_param_1,
	.param .b64 _ZN5optix5Ray3fC2ERKNS_5ArrayIfLm3EEES4_ff_param_2,
	.param .b32 _ZN5optix5Ray3fC2ERKNS_5ArrayIfLm3EEES4_ff_param_3,
	.param .b32 _ZN5optix5Ray3fC2ERKNS_5ArrayIfLm3EEES4_ff_param_4
)
{
	.local .align 8 .b8 	__local_depot46[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .f32 	%f<13>;
	.reg .b64 	%rd<14>;


	mov.u64 	%SPL, __local_depot46;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd1, [_ZN5optix5Ray3fC2ERKNS_5ArrayIfLm3EEES4_ff_param_0];
	ld.param.u64 	%rd2, [_ZN5optix5Ray3fC2ERKNS_5ArrayIfLm3EEES4_ff_param_1];
	ld.param.u64 	%rd3, [_ZN5optix5Ray3fC2ERKNS_5ArrayIfLm3EEES4_ff_param_2];
	ld.param.f32 	%f1, [_ZN5optix5Ray3fC2ERKNS_5ArrayIfLm3EEES4_ff_param_3];
	ld.param.f32 	%f2, [_ZN5optix5Ray3fC2ERKNS_5ArrayIfLm3EEES4_ff_param_4];
	mov.b64 	%rd4, %rd1;
	st.u64 	[%SP+0], %rd4;
	mov.b64 	%rd5, %rd2;
	st.u64 	[%SP+8], %rd5;
	mov.b64 	%rd6, %rd3;
	st.u64 	[%SP+16], %rd6;
	mov.f32 	%f3, %f1;
	mov.f32 	%f4, %f2;
	ld.u64 	%rd7, [%SP+0];
	ld.u64 	%rd8, [%SP+8];
	ld.f32 	%f5, [%rd8];
	ld.f32 	%f6, [%rd8+4];
	ld.f32 	%f7, [%rd8+8];
	ld.f32 	%f8, [%rd8+12];
	st.f32 	[%rd7+12], %f8;
	st.f32 	[%rd7+8], %f7;
	st.f32 	[%rd7+4], %f6;
	st.f32 	[%rd7], %f5;
	ld.u64 	%rd9, [%SP+0];
	add.s64 	%rd10, %rd9, 16;
	ld.u64 	%rd11, [%SP+16];
	ld.f32 	%f9, [%rd11];
	ld.f32 	%f10, [%rd11+4];
	ld.f32 	%f11, [%rd11+8];
	ld.f32 	%f12, [%rd11+12];
	st.f32 	[%rd10+12], %f12;
	st.f32 	[%rd10+8], %f11;
	st.f32 	[%rd10+4], %f10;
	st.f32 	[%rd9+16], %f9;
	ld.u64 	%rd12, [%SP+0];
	st.f32 	[%rd12+32], %f3;
	ld.u64 	%rd13, [%SP+0];
	st.f32 	[%rd13+36], %f4;
	ret;

}
	// .globl	_ZN5optix4fmafIfLm3EEENS_5ArrayIT_XT0_EEERKS2_RKS3_S7_
.visible .func  (.param .align 16 .b8 func_retval0[16]) _ZN5optix4fmafIfLm3EEENS_5ArrayIT_XT0_EEERKS2_RKS3_S7_(
	.param .b64 _ZN5optix4fmafIfLm3EEENS_5ArrayIT_XT0_EEERKS2_RKS3_S7__param_0,
	.param .b64 _ZN5optix4fmafIfLm3EEENS_5ArrayIT_XT0_EEERKS2_RKS3_S7__param_1,
	.param .b64 _ZN5optix4fmafIfLm3EEENS_5ArrayIT_XT0_EEERKS2_RKS3_S7__param_2
)
{
	.local .align 16 .b8 	__local_depot47[48];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<38>;
	.loc	3 228 0
$L__func_begin42:
	.loc	3 228 0


	mov.u64 	%SPL, __local_depot47;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd6, [_ZN5optix4fmafIfLm3EEENS_5ArrayIT_XT0_EEERKS2_RKS3_S7__param_0];
	ld.param.u64 	%rd7, [_ZN5optix4fmafIfLm3EEENS_5ArrayIT_XT0_EEERKS2_RKS3_S7__param_1];
	ld.param.u64 	%rd8, [_ZN5optix4fmafIfLm3EEENS_5ArrayIT_XT0_EEERKS2_RKS3_S7__param_2];
	add.u64 	%rd9, %SP, 32;
	mov.b64 	%rd10, %rd9;
	st.u64 	[%SP+16], %rd10;
$L__tmp8717:
	.loc	3 230 19
	mov.u64 	%rd11, 0;
	mov.b64 	%rd1, %rd11;
$L__tmp8718:
	.loc	3 230 5
	mov.u64 	%rd37, %rd1;
$L__tmp8719:
	bra.uni 	$L__BB47_1;

$L__BB47_1:
	mov.u64 	%rd2, %rd37;
$L__tmp8720:
	setp.lt.u64 	%p1, %rd2, 3;
	not.pred 	%p2, %p1;
	@%p2 bra 	$L__BB47_14;
	bra.uni 	$L__BB47_2;

$L__BB47_2:
$L__tmp8721:
	.loc	3 231 9
	ld.f32 	%f1, [%rd6];
	mov.b64 	%rd12, %rd7;
	st.u64 	[%SP+8], %rd12;
	mov.b64 	%rd3, %rd2;
$L__tmp8722:
	.loc	3 231 36
	bra.uni	$L__tmp8723;
$L__tmp8723:
	.loc	3 136 8
	setp.lt.u64 	%p3, %rd3, 3;
	not.pred 	%p4, %p3;
	@%p4 bra 	$L__BB47_4;
	bra.uni 	$L__BB47_3;

$L__BB47_3:
	bra.uni 	$L__BB47_5;

$L__BB47_4:
	.loc	3 136 23
	mov.u64 	%rd13, $str;
	cvta.global.u64 	%rd14, %rd13;
	mov.u64 	%rd15, $str$1;
	cvta.global.u64 	%rd16, %rd15;
	mov.u64 	%rd17, __unnamed_1;
	cvta.global.u64 	%rd18, %rd17;
	mov.u32 	%r1, 136;
	{ // callseq 554, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd14;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd16;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r1;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd18;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 554
	bra.uni 	$L__BB47_5;

$L__BB47_5:
	.loc	3 137 9
	ld.u64 	%rd19, [%SP+8];
	setp.ne.s64 	%p5, %rd19, 0;
	not.pred 	%p6, %p5;
	not.pred 	%p7, %p6;
	@%p7 bra 	$L__BB47_7;
	bra.uni 	$L__BB47_6;

$L__BB47_6:
	mov.u32 	%r2, 0;
	mov.b32 	%r3, %r2;
	bra.uni 	$L__BB47_7;

$L__BB47_7:
	ld.u64 	%rd20, [%SP+8];
	shl.b64 	%rd21, %rd3, 2;
	add.s64 	%rd22, %rd20, %rd21;
$L__tmp8724:
	.loc	3 231 36
	ld.f32 	%f2, [%rd22];
	mov.b64 	%rd23, %rd8;
	st.u64 	[%SP+0], %rd23;
	mov.b64 	%rd4, %rd2;
$L__tmp8725:
	.loc	3 231 42
	bra.uni	$L__tmp8726;
$L__tmp8726:
	.loc	3 136 8
	setp.lt.u64 	%p8, %rd4, 3;
	not.pred 	%p9, %p8;
	@%p9 bra 	$L__BB47_9;
	bra.uni 	$L__BB47_8;

$L__BB47_8:
	bra.uni 	$L__BB47_10;

$L__BB47_9:
	.loc	3 136 23
	mov.u64 	%rd24, $str;
	cvta.global.u64 	%rd25, %rd24;
	mov.u64 	%rd26, $str$1;
	cvta.global.u64 	%rd27, %rd26;
	mov.u64 	%rd28, __unnamed_1;
	cvta.global.u64 	%rd29, %rd28;
	mov.u32 	%r4, 136;
	{ // callseq 555, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd25;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd27;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r4;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd29;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 555
	bra.uni 	$L__BB47_10;

$L__BB47_10:
	.loc	3 137 9
	ld.u64 	%rd30, [%SP+0];
	setp.ne.s64 	%p10, %rd30, 0;
	not.pred 	%p11, %p10;
	not.pred 	%p12, %p11;
	@%p12 bra 	$L__BB47_12;
	bra.uni 	$L__BB47_11;

$L__BB47_11:
	mov.u32 	%r5, 0;
	mov.b32 	%r6, %r5;
	bra.uni 	$L__BB47_12;

$L__BB47_12:
	ld.u64 	%rd31, [%SP+0];
	shl.b64 	%rd32, %rd4, 2;
	add.s64 	%rd33, %rd31, %rd32;
$L__tmp8727:
	.loc	3 231 42
	ld.f32 	%f7, [%rd33];
	.loc	3 231 23
	{ // callseq 556, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f2;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f7;
	.param .b32 retval0;
	call.uni (retval0), 
	__fmaf_rn, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32 	%f8, [retval0+0];
	} // callseq 556
	shl.b64 	%rd34, %rd2, 2;
	add.u64 	%rd35, %SP, 32;
	add.s64 	%rd36, %rd35, %rd34;
	st.f32 	[%rd36], %f8;
$L__tmp8728:
	.loc	3 230 34
	bra.uni 	$L__BB47_13;

$L__BB47_13:
	add.s64 	%rd5, %rd2, 1;
$L__tmp8729:
	mov.u64 	%rd37, %rd5;
$L__tmp8730:
	bra.uni 	$L__BB47_1;
$L__tmp8731:

$L__BB47_14:
	.loc	3 232 5
	ld.f32 	%f3, [%SP+44];
	ld.f32 	%f4, [%SP+40];
	ld.f32 	%f5, [%SP+36];
	ld.f32 	%f6, [%SP+32];
	st.param.f32 	[func_retval0+0], %f6;
	st.param.f32 	[func_retval0+4], %f5;
	st.param.f32 	[func_retval0+8], %f4;
	st.param.f32 	[func_retval0+12], %f3;
	ret;
$L__tmp8732:
$L__func_end42:

}
	// .globl	_ZN5optix5ArrayIfLm4EEC1Ev
.visible .func _ZN5optix5ArrayIfLm4EEC1Ev(
	.param .b64 _ZN5optix5ArrayIfLm4EEC1Ev_param_0
)
{
	.local .align 8 .b8 	__local_depot48[8];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .b64 	%rd<3>;
	.loc	3 26 0
$L__func_begin43:
	.loc	3 26 0


	mov.u64 	%SPL, __local_depot48;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd1, [_ZN5optix5ArrayIfLm4EEC1Ev_param_0];
	mov.b64 	%rd2, %rd1;
	st.u64 	[%SP+0], %rd2;
$L__tmp8733:
	.loc	3 26 81
	ret;
$L__tmp8734:
$L__func_end43:

}
	// .globl	_ZN5optix5ArrayIfLm4EEC2Ev
.visible .func _ZN5optix5ArrayIfLm4EEC2Ev(
	.param .b64 _ZN5optix5ArrayIfLm4EEC2Ev_param_0
)
{
	.local .align 8 .b8 	__local_depot49[8];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .b64 	%rd<3>;


	mov.u64 	%SPL, __local_depot49;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd1, [_ZN5optix5ArrayIfLm4EEC2Ev_param_0];
	mov.b64 	%rd2, %rd1;
	st.u64 	[%SP+0], %rd2;
	ret;

}
	// .globl	_ZN5optix5ArrayIfLm4EEC1Ef
.visible .func _ZN5optix5ArrayIfLm4EEC1Ef(
	.param .b64 _ZN5optix5ArrayIfLm4EEC1Ef_param_0,
	.param .b32 _ZN5optix5ArrayIfLm4EEC1Ef_param_1
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<9>;
	.loc	3 44 0
$L__func_begin44:
	.loc	3 44 0


	ld.param.u64 	%rd4, [_ZN5optix5ArrayIfLm4EEC1Ef_param_0];
	ld.param.f32 	%f1, [_ZN5optix5ArrayIfLm4EEC1Ef_param_1];
$L__tmp8735:
	.loc	3 45 23
	mov.u64 	%rd5, 0;
	mov.b64 	%rd1, %rd5;
$L__tmp8736:
	.loc	3 45 9
	mov.u64 	%rd8, %rd1;
$L__tmp8737:
	bra.uni 	$L__BB50_1;

$L__BB50_1:
	mov.u64 	%rd2, %rd8;
$L__tmp8738:
	setp.lt.u64 	%p1, %rd2, 4;
	not.pred 	%p2, %p1;
	@%p2 bra 	$L__BB50_4;
	bra.uni 	$L__BB50_2;

$L__BB50_2:
$L__tmp8739:
	.loc	3 46 13
	shl.b64 	%rd6, %rd2, 2;
	add.s64 	%rd7, %rd4, %rd6;
	st.f32 	[%rd7], %f1;
$L__tmp8740:
	.loc	3 45 38
	bra.uni 	$L__BB50_3;

$L__BB50_3:
	add.s64 	%rd3, %rd2, 1;
$L__tmp8741:
	mov.u64 	%rd8, %rd3;
$L__tmp8742:
	bra.uni 	$L__BB50_1;
$L__tmp8743:

$L__BB50_4:
	.loc	3 47 5
	ret;
$L__tmp8744:
$L__func_end44:

}
	// .globl	_ZN5optix5ArrayIfLm4EEC2Ef
.visible .func _ZN5optix5ArrayIfLm4EEC2Ef(
	.param .b64 _ZN5optix5ArrayIfLm4EEC2Ef_param_0,
	.param .b32 _ZN5optix5ArrayIfLm4EEC2Ef_param_1
)
{
	.local .align 8 .b8 	__local_depot51[8];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<3>;
	.reg .b64 	%rd<11>;


	mov.u64 	%SPL, __local_depot51;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [_ZN5optix5ArrayIfLm4EEC2Ef_param_0];
	ld.param.f32 	%f2, [_ZN5optix5ArrayIfLm4EEC2Ef_param_1];
	mov.b64 	%rd5, %rd4;
	st.u64 	[%SP+0], %rd5;
	mov.f32 	%f1, %f2;
	mov.u64 	%rd6, 0;
	mov.b64 	%rd1, %rd6;
	mov.u64 	%rd10, %rd1;
	bra.uni 	$L__BB51_1;

$L__BB51_1:
	mov.u64 	%rd2, %rd10;
	setp.lt.u64 	%p1, %rd2, 4;
	not.pred 	%p2, %p1;
	@%p2 bra 	$L__BB51_3;
	bra.uni 	$L__BB51_2;

$L__BB51_2:
	ld.u64 	%rd7, [%SP+0];
	shl.b64 	%rd8, %rd2, 2;
	add.s64 	%rd9, %rd7, %rd8;
	st.f32 	[%rd9], %f1;
	add.s64 	%rd3, %rd2, 1;
	mov.u64 	%rd10, %rd3;
	bra.uni 	$L__BB51_1;

$L__BB51_3:
	ret;

}
	// .globl	_ZN5optix5ArrayIfLm4EEmLERKS1_
.visible .func  (.param .b64 func_retval0) _ZN5optix5ArrayIfLm4EEmLERKS1_(
	.param .b64 _ZN5optix5ArrayIfLm4EEmLERKS1__param_0,
	.param .b64 _ZN5optix5ArrayIfLm4EEmLERKS1__param_1
)
{
	.local .align 8 .b8 	__local_depot52[8];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<14>;
	.loc	3 104 0
$L__func_begin45:
	.loc	3 104 0


	mov.u64 	%SPL, __local_depot52;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [_ZN5optix5ArrayIfLm4EEmLERKS1__param_0];
	ld.param.u64 	%rd5, [_ZN5optix5ArrayIfLm4EEmLERKS1__param_1];
$L__tmp8745:
	.loc	3 105 23
	mov.u64 	%rd6, 0;
	mov.b64 	%rd1, %rd6;
$L__tmp8746:
	.loc	3 105 9
	mov.u64 	%rd13, %rd1;
$L__tmp8747:
	bra.uni 	$L__BB52_1;

$L__BB52_1:
	mov.u64 	%rd2, %rd13;
$L__tmp8748:
	setp.lt.u64 	%p1, %rd2, 4;
	not.pred 	%p2, %p1;
	@%p2 bra 	$L__BB52_4;
	bra.uni 	$L__BB52_2;

$L__BB52_2:
$L__tmp8749:
	.loc	3 106 13
	shl.b64 	%rd9, %rd2, 2;
	add.s64 	%rd10, %rd5, %rd9;
	ld.f32 	%f1, [%rd10];
	shl.b64 	%rd11, %rd2, 2;
	add.s64 	%rd12, %rd4, %rd11;
	ld.f32 	%f2, [%rd12];
	mul.f32 	%f3, %f2, %f1;
	st.f32 	[%rd12], %f3;
$L__tmp8750:
	.loc	3 105 38
	bra.uni 	$L__BB52_3;

$L__BB52_3:
	add.s64 	%rd3, %rd2, 1;
$L__tmp8751:
	mov.u64 	%rd13, %rd3;
$L__tmp8752:
	bra.uni 	$L__BB52_1;
$L__tmp8753:

$L__BB52_4:
	.loc	3 107 9
	setp.ne.s64 	%p3, %rd4, 0;
	not.pred 	%p4, %p3;
	not.pred 	%p5, %p4;
	@%p5 bra 	$L__BB52_6;
	bra.uni 	$L__BB52_5;

$L__BB52_5:
	bra.uni 	$L__BB52_6;

$L__BB52_6:
	mov.b64 	%rd7, %rd4;
	st.u64 	[%SP+0], %rd7;
	ld.u64 	%rd8, [%SP+0];
	st.param.b64 	[func_retval0+0], %rd8;
	ret;
$L__tmp8754:
$L__func_end45:

}
	// .globl	_ZNK5optix5ArrayIfLm4EEixEm
.visible .func  (.param .b64 func_retval0) _ZNK5optix5ArrayIfLm4EEixEm(
	.param .b64 _ZNK5optix5ArrayIfLm4EEixEm_param_0,
	.param .b64 _ZNK5optix5ArrayIfLm4EEixEm_param_1
)
{
	.reg .pred 	%p<6>;
	.reg .b32 	%r<2>;
	.reg .b64 	%rd<11>;
	.loc	3 135 0
$L__func_begin46:
	.loc	3 135 0


	ld.param.u64 	%rd1, [_ZNK5optix5ArrayIfLm4EEixEm_param_0];
	ld.param.u64 	%rd2, [_ZNK5optix5ArrayIfLm4EEixEm_param_1];
$L__tmp8755:
	.loc	3 136 8
	setp.lt.u64 	%p1, %rd2, 4;
	not.pred 	%p2, %p1;
	@%p2 bra 	$L__BB53_2;
	bra.uni 	$L__BB53_1;

$L__BB53_1:
	bra.uni 	$L__BB53_3;

$L__BB53_2:
	.loc	3 136 23
	mov.u64 	%rd3, $str;
	cvta.global.u64 	%rd4, %rd3;
	mov.u64 	%rd5, $str$1;
	cvta.global.u64 	%rd6, %rd5;
	mov.u64 	%rd7, __unnamed_4;
	cvta.global.u64 	%rd8, %rd7;
	mov.u32 	%r1, 136;
	{ // callseq 557, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd4;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd6;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r1;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd8;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 557
	bra.uni 	$L__BB53_3;

$L__BB53_3:
	.loc	3 137 9
	setp.ne.s64 	%p3, %rd1, 0;
	not.pred 	%p4, %p3;
	not.pred 	%p5, %p4;
	@%p5 bra 	$L__BB53_5;
	bra.uni 	$L__BB53_4;

$L__BB53_4:
	bra.uni 	$L__BB53_5;

$L__BB53_5:
	shl.b64 	%rd9, %rd2, 2;
	add.s64 	%rd10, %rd1, %rd9;
	st.param.b64 	[func_retval0+0], %rd10;
	ret;
$L__tmp8756:
$L__func_end46:

}
	// .globl	_ZN5optix5ArrayIfLm4EE1xILm4ELi0EEERfv
.visible .func  (.param .b64 func_retval0) _ZN5optix5ArrayIfLm4EE1xILm4ELi0EEERfv(
	.param .b64 _ZN5optix5ArrayIfLm4EE1xILm4ELi0EEERfv_param_0
)
{
	.reg .pred 	%p<4>;
	.reg .b64 	%rd<2>;
	.loc	3 148 0
$L__func_begin47:
	.loc	3 148 0


	ld.param.u64 	%rd1, [_ZN5optix5ArrayIfLm4EE1xILm4ELi0EEERfv_param_0];
$L__tmp8757:
	.loc	3 148 84
	setp.ne.s64 	%p1, %rd1, 0;
	not.pred 	%p2, %p1;
	not.pred 	%p3, %p2;
	@%p3 bra 	$L__BB54_2;
	bra.uni 	$L__BB54_1;

$L__BB54_1:
	bra.uni 	$L__BB54_2;

$L__BB54_2:
	st.param.b64 	[func_retval0+0], %rd1;
	ret;
$L__tmp8758:
$L__func_end47:

}
	// .globl	_ZN5optix5ArrayIfLm4EE1yILm4ELi0EEERfv
.visible .func  (.param .b64 func_retval0) _ZN5optix5ArrayIfLm4EE1yILm4ELi0EEERfv(
	.param .b64 _ZN5optix5ArrayIfLm4EE1yILm4ELi0EEERfv_param_0
)
{
	.reg .pred 	%p<4>;
	.reg .b64 	%rd<3>;
	.loc	3 153 0
$L__func_begin48:
	.loc	3 153 0


	ld.param.u64 	%rd1, [_ZN5optix5ArrayIfLm4EE1yILm4ELi0EEERfv_param_0];
$L__tmp8759:
	.loc	3 153 84
	setp.ne.s64 	%p1, %rd1, 0;
	not.pred 	%p2, %p1;
	not.pred 	%p3, %p2;
	@%p3 bra 	$L__BB55_2;
	bra.uni 	$L__BB55_1;

$L__BB55_1:
	bra.uni 	$L__BB55_2;

$L__BB55_2:
	add.s64 	%rd2, %rd1, 4;
	st.param.b64 	[func_retval0+0], %rd2;
	ret;
$L__tmp8760:
$L__func_end48:

}
	// .globl	_ZN5optix5ArrayIfLm4EE1zILm4ELi0EEERfv
.visible .func  (.param .b64 func_retval0) _ZN5optix5ArrayIfLm4EE1zILm4ELi0EEERfv(
	.param .b64 _ZN5optix5ArrayIfLm4EE1zILm4ELi0EEERfv_param_0
)
{
	.reg .pred 	%p<4>;
	.reg .b64 	%rd<3>;
	.loc	3 158 0
$L__func_begin49:
	.loc	3 158 0


	ld.param.u64 	%rd1, [_ZN5optix5ArrayIfLm4EE1zILm4ELi0EEERfv_param_0];
$L__tmp8761:
	.loc	3 158 84
	setp.ne.s64 	%p1, %rd1, 0;
	not.pred 	%p2, %p1;
	not.pred 	%p3, %p2;
	@%p3 bra 	$L__BB56_2;
	bra.uni 	$L__BB56_1;

$L__BB56_1:
	bra.uni 	$L__BB56_2;

$L__BB56_2:
	add.s64 	%rd2, %rd1, 8;
	st.param.b64 	[func_retval0+0], %rd2;
	ret;
$L__tmp8762:
$L__func_end49:

}
	// .globl	_ZN5optix6MatrixIfLm4EEixEm
.visible .func  (.param .b64 func_retval0) _ZN5optix6MatrixIfLm4EEixEm(
	.param .b64 _ZN5optix6MatrixIfLm4EEixEm_param_0,
	.param .b64 _ZN5optix6MatrixIfLm4EEixEm_param_1
)
{
	.reg .pred 	%p<6>;
	.reg .b32 	%r<2>;
	.reg .b64 	%rd<11>;
	.loc	9 91 0
$L__func_begin50:
	.loc	9 91 0


	ld.param.u64 	%rd1, [_ZN5optix6MatrixIfLm4EEixEm_param_0];
	ld.param.u64 	%rd2, [_ZN5optix6MatrixIfLm4EEixEm_param_1];
$L__tmp8763:
	.loc	9 92 8
	setp.lt.u64 	%p1, %rd2, 4;
	not.pred 	%p2, %p1;
	@%p2 bra 	$L__BB57_2;
	bra.uni 	$L__BB57_1;

$L__BB57_1:
	bra.uni 	$L__BB57_3;

$L__BB57_2:
	.loc	9 92 23
	mov.u64 	%rd3, $str;
	cvta.global.u64 	%rd4, %rd3;
	mov.u64 	%rd5, $str$2;
	cvta.global.u64 	%rd6, %rd5;
	mov.u64 	%rd7, __unnamed_3;
	cvta.global.u64 	%rd8, %rd7;
	mov.u32 	%r1, 92;
	{ // callseq 558, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd4;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd6;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r1;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd8;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 558
	bra.uni 	$L__BB57_3;

$L__BB57_3:
	.loc	9 93 9
	setp.ne.s64 	%p3, %rd1, 0;
	not.pred 	%p4, %p3;
	not.pred 	%p5, %p4;
	@%p5 bra 	$L__BB57_5;
	bra.uni 	$L__BB57_4;

$L__BB57_4:
	bra.uni 	$L__BB57_5;

$L__BB57_5:
	shl.b64 	%rd9, %rd2, 4;
	add.s64 	%rd10, %rd1, %rd9;
	st.param.b64 	[func_retval0+0], %rd10;
	ret;
$L__tmp8764:
$L__func_end50:

}
	// .globl	_ZN5optix11Transform4f15transform_pointERKNS_5ArrayIfLm3EEE
.visible .func  (.param .align 16 .b8 func_retval0[16]) _ZN5optix11Transform4f15transform_pointERKNS_5ArrayIfLm3EEE(
	.param .b64 _ZN5optix11Transform4f15transform_pointERKNS_5ArrayIfLm3EEE_param_0,
	.param .b64 _ZN5optix11Transform4f15transform_pointERKNS_5ArrayIfLm3EEE_param_1
)
{
	.local .align 16 .b8 	__local_depot58[144];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<42>;
	.reg .f32 	%f<23>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<98>;
	.loc	9 144 0
$L__func_begin51:
	.loc	9 144 0


	mov.u64 	%SPL, __local_depot58;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd16, [_ZN5optix11Transform4f15transform_pointERKNS_5ArrayIfLm3EEE_param_0];
	ld.param.u64 	%rd17, [_ZN5optix11Transform4f15transform_pointERKNS_5ArrayIfLm3EEE_param_1];
$L__tmp8765:
	mov.u64 	%rd18, 3;
	mov.b64 	%rd2, %rd18;
$L__tmp8766:
	.loc	9 145 27
	bra.uni	$L__tmp8767;
$L__tmp8767:
	.loc	9 92 8
	setp.lt.u64 	%p1, %rd2, 4;
	not.pred 	%p2, %p1;
	@%p2 bra 	$L__BB58_2;
	bra.uni 	$L__BB58_1;

$L__BB58_1:
	bra.uni 	$L__BB58_3;

$L__BB58_2:
	.loc	9 92 23
	mov.u64 	%rd19, $str;
	cvta.global.u64 	%rd20, %rd19;
	mov.u64 	%rd21, $str$2;
	cvta.global.u64 	%rd22, %rd21;
	mov.u64 	%rd23, __unnamed_3;
	cvta.global.u64 	%rd24, %rd23;
	mov.u32 	%r1, 92;
	{ // callseq 559, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd20;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd22;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r1;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd24;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 559
	bra.uni 	$L__BB58_3;

$L__BB58_3:
	.loc	9 93 9
	setp.ne.s64 	%p3, %rd16, 0;
	not.pred 	%p4, %p3;
	not.pred 	%p5, %p4;
	@%p5 bra 	$L__BB58_5;
	bra.uni 	$L__BB58_4;

$L__BB58_4:
	mov.u32 	%r2, 0;
	mov.b32 	%r3, %r2;
	bra.uni 	$L__BB58_5;

$L__BB58_5:
	shl.b64 	%rd25, %rd2, 4;
	add.s64 	%rd26, %rd16, %rd25;
$L__tmp8768:
	.loc	9 145 27
	ld.f32 	%f5, [%rd26];
	ld.f32 	%f6, [%rd26+4];
	ld.f32 	%f7, [%rd26+8];
	ld.f32 	%f8, [%rd26+12];
	st.f32 	[%SP+140], %f8;
	st.f32 	[%SP+136], %f7;
	st.f32 	[%SP+132], %f6;
	st.f32 	[%SP+128], %f5;
$L__tmp8769:
	.loc	9 146 23
	mov.u64 	%rd27, 0;
	mov.b64 	%rd3, %rd27;
$L__tmp8770:
	.loc	9 146 9
	mov.u64 	%rd96, %rd3;
$L__tmp8771:
	bra.uni 	$L__BB58_6;

$L__BB58_6:
	mov.u64 	%rd4, %rd96;
$L__tmp8772:
	setp.lt.u64 	%p6, %rd4, 3;
	not.pred 	%p7, %p6;
	@%p7 bra 	$L__BB58_32;
	bra.uni 	$L__BB58_7;

$L__BB58_7:
	.loc	9 0 9
	mov.b64 	%rd45, %rd17;
	st.u64 	[%SP+96], %rd45;
	mov.b64 	%rd5, %rd4;
$L__tmp8773:
	.loc	9 147 27
	bra.uni	$L__tmp8774;
$L__tmp8774:
	.loc	3 136 8
	setp.lt.u64 	%p20, %rd5, 3;
	not.pred 	%p21, %p20;
	@%p21 bra 	$L__BB58_9;
	bra.uni 	$L__BB58_8;

$L__BB58_8:
	bra.uni 	$L__BB58_10;

$L__BB58_9:
	.loc	3 136 23
	mov.u64 	%rd46, $str;
	cvta.global.u64 	%rd47, %rd46;
	mov.u64 	%rd48, $str$1;
	cvta.global.u64 	%rd49, %rd48;
	mov.u64 	%rd50, __unnamed_1;
	cvta.global.u64 	%rd51, %rd50;
	mov.u32 	%r10, 136;
	{ // callseq 560, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd47;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd49;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r10;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd51;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 560
	bra.uni 	$L__BB58_10;

$L__BB58_10:
	.loc	3 137 9
	ld.u64 	%rd52, [%SP+96];
	setp.ne.s64 	%p22, %rd52, 0;
	not.pred 	%p23, %p22;
	not.pred 	%p24, %p23;
	@%p24 bra 	$L__BB58_12;
	bra.uni 	$L__BB58_11;

$L__BB58_11:
	mov.u32 	%r11, 0;
	mov.b32 	%r12, %r11;
	bra.uni 	$L__BB58_12;

$L__BB58_12:
	ld.u64 	%rd53, [%SP+96];
	shl.b64 	%rd54, %rd5, 2;
	add.s64 	%rd6, %rd53, %rd54;
$L__tmp8775:
	.loc	3 0 9
	mov.b64 	%rd8, %rd4;
$L__tmp8776:
	.loc	9 147 33
	bra.uni	$L__tmp8777;
$L__tmp8777:
	.loc	9 92 8
	setp.lt.u64 	%p25, %rd8, 4;
	not.pred 	%p26, %p25;
	@%p26 bra 	$L__BB58_14;
	bra.uni 	$L__BB58_13;

$L__BB58_13:
	bra.uni 	$L__BB58_15;

$L__BB58_14:
	.loc	9 92 23
	mov.u64 	%rd55, $str;
	cvta.global.u64 	%rd56, %rd55;
	mov.u64 	%rd57, $str$2;
	cvta.global.u64 	%rd58, %rd57;
	mov.u64 	%rd59, __unnamed_3;
	cvta.global.u64 	%rd60, %rd59;
	mov.u32 	%r13, 92;
	{ // callseq 561, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd56;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd58;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r13;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd60;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 561
	bra.uni 	$L__BB58_15;

$L__BB58_15:
	.loc	9 93 9
	setp.ne.s64 	%p27, %rd16, 0;
	not.pred 	%p28, %p27;
	not.pred 	%p29, %p28;
	@%p29 bra 	$L__BB58_17;
	bra.uni 	$L__BB58_16;

$L__BB58_16:
	mov.u32 	%r14, 0;
	mov.b32 	%r15, %r14;
	bra.uni 	$L__BB58_17;

$L__BB58_17:
	shl.b64 	%rd61, %rd8, 4;
	add.s64 	%rd62, %rd16, %rd61;
	mov.b64 	%rd9, %rd6;
$L__tmp8778:
	.loc	9 0 9
	mov.b64 	%rd63, %rd62;
	st.u64 	[%SP+56], %rd63;
	add.u64 	%rd64, %SP, 128;
	mov.b64 	%rd65, %rd64;
	st.u64 	[%SP+64], %rd65;
	add.u64 	%rd66, %SP, 80;
	mov.b64 	%rd67, %rd66;
	st.u64 	[%SP+48], %rd67;
$L__tmp8779:
	.loc	9 147 22
	bra.uni	$L__tmp8780;
$L__tmp8780:
	.loc	3 230 19
	mov.u64 	%rd68, 0;
	mov.b64 	%rd10, %rd68;
$L__tmp8781:
	.loc	3 230 5
	mov.u64 	%rd97, %rd10;
$L__tmp8782:
	bra.uni 	$L__BB58_18;

$L__BB58_18:
	mov.u64 	%rd11, %rd97;
$L__tmp8783:
	setp.lt.u64 	%p30, %rd11, 4;
	not.pred 	%p31, %p30;
	@%p31 bra 	$L__BB58_30;
	bra.uni 	$L__BB58_19;

$L__BB58_19:
$L__tmp8784:
	.loc	3 231 9
	ld.f32 	%f1, [%rd9];
	ld.u64 	%rd69, [%SP+56];
	mov.b64 	%rd70, %rd69;
	st.u64 	[%SP+40], %rd70;
	mov.b64 	%rd12, %rd11;
$L__tmp8785:
	.loc	3 231 36
	bra.uni	$L__tmp8786;
$L__tmp8786:
	.loc	3 136 8
	setp.lt.u64 	%p32, %rd12, 4;
	not.pred 	%p33, %p32;
	@%p33 bra 	$L__BB58_21;
	bra.uni 	$L__BB58_20;

$L__BB58_20:
	bra.uni 	$L__BB58_22;

$L__BB58_21:
	.loc	3 136 23
	mov.u64 	%rd71, $str;
	cvta.global.u64 	%rd72, %rd71;
	mov.u64 	%rd73, $str$1;
	cvta.global.u64 	%rd74, %rd73;
	mov.u64 	%rd75, __unnamed_4;
	cvta.global.u64 	%rd76, %rd75;
	mov.u32 	%r16, 136;
	{ // callseq 562, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd72;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd74;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r16;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd76;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 562
	bra.uni 	$L__BB58_22;

$L__BB58_22:
	.loc	3 137 9
	ld.u64 	%rd77, [%SP+40];
	setp.ne.s64 	%p34, %rd77, 0;
	not.pred 	%p35, %p34;
	not.pred 	%p36, %p35;
	@%p36 bra 	$L__BB58_24;
	bra.uni 	$L__BB58_23;

$L__BB58_23:
	mov.u32 	%r17, 0;
	mov.b32 	%r18, %r17;
	bra.uni 	$L__BB58_24;

$L__BB58_24:
	ld.u64 	%rd78, [%SP+40];
	shl.b64 	%rd79, %rd12, 2;
	add.s64 	%rd80, %rd78, %rd79;
$L__tmp8787:
	.loc	3 231 36
	ld.f32 	%f2, [%rd80];
	ld.u64 	%rd81, [%SP+64];
	mov.b64 	%rd82, %rd81;
	st.u64 	[%SP+32], %rd82;
	mov.b64 	%rd13, %rd11;
$L__tmp8788:
	.loc	3 231 42
	bra.uni	$L__tmp8789;
$L__tmp8789:
	.loc	3 136 8
	setp.lt.u64 	%p37, %rd13, 4;
	not.pred 	%p38, %p37;
	@%p38 bra 	$L__BB58_26;
	bra.uni 	$L__BB58_25;

$L__BB58_25:
	bra.uni 	$L__BB58_27;

$L__BB58_26:
	.loc	3 136 23
	mov.u64 	%rd83, $str;
	cvta.global.u64 	%rd84, %rd83;
	mov.u64 	%rd85, $str$1;
	cvta.global.u64 	%rd86, %rd85;
	mov.u64 	%rd87, __unnamed_4;
	cvta.global.u64 	%rd88, %rd87;
	mov.u32 	%r19, 136;
	{ // callseq 563, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd84;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd86;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r19;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd88;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 563
	bra.uni 	$L__BB58_27;

$L__BB58_27:
	.loc	3 137 9
	ld.u64 	%rd89, [%SP+32];
	setp.ne.s64 	%p39, %rd89, 0;
	not.pred 	%p40, %p39;
	not.pred 	%p41, %p40;
	@%p41 bra 	$L__BB58_29;
	bra.uni 	$L__BB58_28;

$L__BB58_28:
	mov.u32 	%r20, 0;
	mov.b32 	%r21, %r20;
	bra.uni 	$L__BB58_29;

$L__BB58_29:
	ld.u64 	%rd90, [%SP+32];
	shl.b64 	%rd91, %rd13, 2;
	add.s64 	%rd92, %rd90, %rd91;
$L__tmp8790:
	.loc	3 231 42
	ld.f32 	%f21, [%rd92];
	.loc	3 231 23
	{ // callseq 564, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f2;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f21;
	.param .b32 retval0;
	call.uni (retval0), 
	__fmaf_rn, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32 	%f22, [retval0+0];
	} // callseq 564
	shl.b64 	%rd93, %rd11, 2;
	add.u64 	%rd94, %SP, 80;
	add.s64 	%rd95, %rd94, %rd93;
	st.f32 	[%rd95], %f22;
$L__tmp8791:
	.loc	3 230 34
	add.s64 	%rd14, %rd11, 1;
$L__tmp8792:
	mov.u64 	%rd97, %rd14;
$L__tmp8793:
	bra.uni 	$L__BB58_18;
$L__tmp8794:

$L__BB58_30:
	.loc	3 232 5
	ld.f32 	%f17, [%SP+80];
	ld.f32 	%f18, [%SP+84];
	ld.f32 	%f19, [%SP+88];
	ld.f32 	%f20, [%SP+92];
$L__tmp8795:
	.loc	9 147 22
	st.f32 	[%SP+140], %f20;
	st.f32 	[%SP+136], %f19;
	st.f32 	[%SP+132], %f18;
	st.f32 	[%SP+128], %f17;
$L__tmp8796:
	.loc	9 146 35
	bra.uni 	$L__BB58_31;

$L__BB58_31:
	add.s64 	%rd15, %rd4, 1;
$L__tmp8797:
	mov.u64 	%rd96, %rd15;
$L__tmp8798:
	bra.uni 	$L__BB58_6;
$L__tmp8799:

$L__BB58_32:
	.loc	9 0 35
	add.u64 	%rd28, %SP, 128;
	mov.b64 	%rd29, %rd28;
	st.u64 	[%SP+24], %rd29;
	.loc	9 148 25
	bra.uni	$L__tmp8800;
$L__tmp8800:
	.loc	3 148 84
	ld.u64 	%rd30, [%SP+24];
	setp.ne.s64 	%p8, %rd30, 0;
	not.pred 	%p9, %p8;
	not.pred 	%p10, %p9;
	@%p10 bra 	$L__BB58_34;
	bra.uni 	$L__BB58_33;

$L__BB58_33:
	mov.u32 	%r4, 0;
	mov.b32 	%r5, %r4;
	bra.uni 	$L__BB58_34;

$L__BB58_34:
	ld.u64 	%rd31, [%SP+24];
$L__tmp8801:
	.loc	9 148 25
	ld.f32 	%f3, [%rd31];
	add.u64 	%rd32, %SP, 128;
	mov.b64 	%rd33, %rd32;
	st.u64 	[%SP+16], %rd33;
	.loc	9 148 37
	bra.uni	$L__tmp8802;
$L__tmp8802:
	.loc	3 153 84
	ld.u64 	%rd34, [%SP+16];
	setp.ne.s64 	%p11, %rd34, 0;
	not.pred 	%p12, %p11;
	not.pred 	%p13, %p12;
	@%p13 bra 	$L__BB58_36;
	bra.uni 	$L__BB58_35;

$L__BB58_35:
	mov.u32 	%r6, 0;
	mov.b32 	%r7, %r6;
	bra.uni 	$L__BB58_36;

$L__BB58_36:
	ld.u64 	%rd35, [%SP+16];
$L__tmp8803:
	.loc	9 148 37
	ld.f32 	%f4, [%rd35+4];
	add.u64 	%rd36, %SP, 128;
	mov.b64 	%rd37, %rd36;
	st.u64 	[%SP+8], %rd37;
	.loc	9 148 49
	bra.uni	$L__tmp8804;
$L__tmp8804:
	.loc	3 158 84
	ld.u64 	%rd38, [%SP+8];
	setp.ne.s64 	%p14, %rd38, 0;
	not.pred 	%p15, %p14;
	not.pred 	%p16, %p15;
	@%p16 bra 	$L__BB58_38;
	bra.uni 	$L__BB58_37;

$L__BB58_37:
	mov.u32 	%r8, 0;
	mov.b32 	%r9, %r8;
	bra.uni 	$L__BB58_38;

$L__BB58_38:
	ld.u64 	%rd39, [%SP+8];
$L__tmp8805:
	.loc	9 148 49
	ld.f32 	%f9, [%rd39+8];
	add.u64 	%rd40, %SP, 112;
	mov.b64 	%rd41, %rd40;
	st.u64 	[%SP+0], %rd41;
	mov.f32 	%f10, %f3;
$L__tmp8806:
	.loc	9 0 49
	mov.f32 	%f11, %f4;
$L__tmp8807:
	mov.f32 	%f12, %f9;
$L__tmp8808:
	.loc	9 148 49
	bra.uni	$L__tmp8809;
$L__tmp8809:
	.loc	3 56 9
	ld.u64 	%rd42, [%SP+0];
	st.f32 	[%rd42], %f10;
	.loc	3 56 20
	ld.u64 	%rd43, [%SP+0];
	st.f32 	[%rd43+4], %f11;
	.loc	3 56 31
	ld.u64 	%rd44, [%SP+0];
	st.f32 	[%rd44+8], %f12;
$L__tmp8810:
	.loc	9 148 9
	setp.ne.s64 	%p17, %rd16, 0;
	not.pred 	%p18, %p17;
	not.pred 	%p19, %p18;
	@%p19 bra 	$L__BB58_40;
	bra.uni 	$L__BB58_39;

$L__BB58_39:
	bra.uni 	$L__BB58_40;

$L__BB58_40:
	ld.f32 	%f13, [%SP+124];
	ld.f32 	%f14, [%SP+120];
	ld.f32 	%f15, [%SP+116];
	ld.f32 	%f16, [%SP+112];
	st.param.f32 	[func_retval0+0], %f16;
	st.param.f32 	[func_retval0+4], %f15;
	st.param.f32 	[func_retval0+8], %f14;
	st.param.f32 	[func_retval0+12], %f13;
	ret;
$L__tmp8811:
$L__func_end51:

}
	// .globl	_ZN5optix4fmafIfLm4EEENS_5ArrayIT_XT0_EEERKS2_RKS3_S7_
.visible .func  (.param .align 16 .b8 func_retval0[16]) _ZN5optix4fmafIfLm4EEENS_5ArrayIT_XT0_EEERKS2_RKS3_S7_(
	.param .b64 _ZN5optix4fmafIfLm4EEENS_5ArrayIT_XT0_EEERKS2_RKS3_S7__param_0,
	.param .b64 _ZN5optix4fmafIfLm4EEENS_5ArrayIT_XT0_EEERKS2_RKS3_S7__param_1,
	.param .b64 _ZN5optix4fmafIfLm4EEENS_5ArrayIT_XT0_EEERKS2_RKS3_S7__param_2
)
{
	.local .align 16 .b8 	__local_depot59[48];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<38>;
	.loc	3 228 0
$L__func_begin52:
	.loc	3 228 0


	mov.u64 	%SPL, __local_depot59;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd6, [_ZN5optix4fmafIfLm4EEENS_5ArrayIT_XT0_EEERKS2_RKS3_S7__param_0];
	ld.param.u64 	%rd7, [_ZN5optix4fmafIfLm4EEENS_5ArrayIT_XT0_EEERKS2_RKS3_S7__param_1];
	ld.param.u64 	%rd8, [_ZN5optix4fmafIfLm4EEENS_5ArrayIT_XT0_EEERKS2_RKS3_S7__param_2];
	add.u64 	%rd9, %SP, 32;
	mov.b64 	%rd10, %rd9;
	st.u64 	[%SP+16], %rd10;
$L__tmp8812:
	.loc	3 230 19
	mov.u64 	%rd11, 0;
	mov.b64 	%rd1, %rd11;
$L__tmp8813:
	.loc	3 230 5
	mov.u64 	%rd37, %rd1;
$L__tmp8814:
	bra.uni 	$L__BB59_1;

$L__BB59_1:
	mov.u64 	%rd2, %rd37;
$L__tmp8815:
	setp.lt.u64 	%p1, %rd2, 4;
	not.pred 	%p2, %p1;
	@%p2 bra 	$L__BB59_14;
	bra.uni 	$L__BB59_2;

$L__BB59_2:
$L__tmp8816:
	.loc	3 231 9
	ld.f32 	%f1, [%rd6];
	mov.b64 	%rd12, %rd7;
	st.u64 	[%SP+8], %rd12;
	mov.b64 	%rd3, %rd2;
$L__tmp8817:
	.loc	3 231 36
	bra.uni	$L__tmp8818;
$L__tmp8818:
	.loc	3 136 8
	setp.lt.u64 	%p3, %rd3, 4;
	not.pred 	%p4, %p3;
	@%p4 bra 	$L__BB59_4;
	bra.uni 	$L__BB59_3;

$L__BB59_3:
	bra.uni 	$L__BB59_5;

$L__BB59_4:
	.loc	3 136 23
	mov.u64 	%rd13, $str;
	cvta.global.u64 	%rd14, %rd13;
	mov.u64 	%rd15, $str$1;
	cvta.global.u64 	%rd16, %rd15;
	mov.u64 	%rd17, __unnamed_4;
	cvta.global.u64 	%rd18, %rd17;
	mov.u32 	%r1, 136;
	{ // callseq 565, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd14;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd16;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r1;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd18;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 565
	bra.uni 	$L__BB59_5;

$L__BB59_5:
	.loc	3 137 9
	ld.u64 	%rd19, [%SP+8];
	setp.ne.s64 	%p5, %rd19, 0;
	not.pred 	%p6, %p5;
	not.pred 	%p7, %p6;
	@%p7 bra 	$L__BB59_7;
	bra.uni 	$L__BB59_6;

$L__BB59_6:
	mov.u32 	%r2, 0;
	mov.b32 	%r3, %r2;
	bra.uni 	$L__BB59_7;

$L__BB59_7:
	ld.u64 	%rd20, [%SP+8];
	shl.b64 	%rd21, %rd3, 2;
	add.s64 	%rd22, %rd20, %rd21;
$L__tmp8819:
	.loc	3 231 36
	ld.f32 	%f2, [%rd22];
	mov.b64 	%rd23, %rd8;
	st.u64 	[%SP+0], %rd23;
	mov.b64 	%rd4, %rd2;
$L__tmp8820:
	.loc	3 231 42
	bra.uni	$L__tmp8821;
$L__tmp8821:
	.loc	3 136 8
	setp.lt.u64 	%p8, %rd4, 4;
	not.pred 	%p9, %p8;
	@%p9 bra 	$L__BB59_9;
	bra.uni 	$L__BB59_8;

$L__BB59_8:
	bra.uni 	$L__BB59_10;

$L__BB59_9:
	.loc	3 136 23
	mov.u64 	%rd24, $str;
	cvta.global.u64 	%rd25, %rd24;
	mov.u64 	%rd26, $str$1;
	cvta.global.u64 	%rd27, %rd26;
	mov.u64 	%rd28, __unnamed_4;
	cvta.global.u64 	%rd29, %rd28;
	mov.u32 	%r4, 136;
	{ // callseq 566, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd25;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd27;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r4;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd29;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 566
	bra.uni 	$L__BB59_10;

$L__BB59_10:
	.loc	3 137 9
	ld.u64 	%rd30, [%SP+0];
	setp.ne.s64 	%p10, %rd30, 0;
	not.pred 	%p11, %p10;
	not.pred 	%p12, %p11;
	@%p12 bra 	$L__BB59_12;
	bra.uni 	$L__BB59_11;

$L__BB59_11:
	mov.u32 	%r5, 0;
	mov.b32 	%r6, %r5;
	bra.uni 	$L__BB59_12;

$L__BB59_12:
	ld.u64 	%rd31, [%SP+0];
	shl.b64 	%rd32, %rd4, 2;
	add.s64 	%rd33, %rd31, %rd32;
$L__tmp8822:
	.loc	3 231 42
	ld.f32 	%f7, [%rd33];
	.loc	3 231 23
	{ // callseq 567, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f1;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f2;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f7;
	.param .b32 retval0;
	call.uni (retval0), 
	__fmaf_rn, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32 	%f8, [retval0+0];
	} // callseq 567
	shl.b64 	%rd34, %rd2, 2;
	add.u64 	%rd35, %SP, 32;
	add.s64 	%rd36, %rd35, %rd34;
	st.f32 	[%rd36], %f8;
$L__tmp8823:
	.loc	3 230 34
	bra.uni 	$L__BB59_13;

$L__BB59_13:
	add.s64 	%rd5, %rd2, 1;
$L__tmp8824:
	mov.u64 	%rd37, %rd5;
$L__tmp8825:
	bra.uni 	$L__BB59_1;
$L__tmp8826:

$L__BB59_14:
	.loc	3 232 5
	ld.f32 	%f3, [%SP+44];
	ld.f32 	%f4, [%SP+40];
	ld.f32 	%f5, [%SP+36];
	ld.f32 	%f6, [%SP+32];
	st.param.f32 	[func_retval0+0], %f6;
	st.param.f32 	[func_retval0+4], %f5;
	st.param.f32 	[func_retval0+8], %f4;
	st.param.f32 	[func_retval0+12], %f3;
	ret;
$L__tmp8827:
$L__func_end52:

}
	// .globl	_ZN5optix11Transform4f16transform_vectorERKNS_5ArrayIfLm3EEE
.visible .func  (.param .align 16 .b8 func_retval0[16]) _ZN5optix11Transform4f16transform_vectorERKNS_5ArrayIfLm3EEE(
	.param .b64 _ZN5optix11Transform4f16transform_vectorERKNS_5ArrayIfLm3EEE_param_0,
	.param .b64 _ZN5optix11Transform4f16transform_vectorERKNS_5ArrayIfLm3EEE_param_1
)
{
	.local .align 16 .b8 	__local_depot60[192];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<52>;
	.reg .f32 	%f<28>;
	.reg .b32 	%r<26>;
	.reg .b64 	%rd<130>;
	.loc	9 159 0
$L__func_begin53:
	.loc	9 159 0


	mov.u64 	%SPL, __local_depot60;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd22, [_ZN5optix11Transform4f16transform_vectorERKNS_5ArrayIfLm3EEE_param_0];
	ld.param.u64 	%rd23, [_ZN5optix11Transform4f16transform_vectorERKNS_5ArrayIfLm3EEE_param_1];
$L__tmp8828:
	mov.u64 	%rd24, 0;
	mov.b64 	%rd2, %rd24;
$L__tmp8829:
	.loc	9 160 27
	bra.uni	$L__tmp8830;
$L__tmp8830:
	.loc	9 92 8
	setp.lt.u64 	%p1, %rd2, 4;
	not.pred 	%p2, %p1;
	@%p2 bra 	$L__BB60_2;
	bra.uni 	$L__BB60_1;

$L__BB60_1:
	bra.uni 	$L__BB60_3;

$L__BB60_2:
	.loc	9 92 23
	mov.u64 	%rd25, $str;
	cvta.global.u64 	%rd26, %rd25;
	mov.u64 	%rd27, $str$2;
	cvta.global.u64 	%rd28, %rd27;
	mov.u64 	%rd29, __unnamed_3;
	cvta.global.u64 	%rd30, %rd29;
	mov.u32 	%r1, 92;
	{ // callseq 568, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd26;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd28;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r1;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd30;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 568
	bra.uni 	$L__BB60_3;

$L__BB60_3:
	.loc	9 93 9
	setp.ne.s64 	%p3, %rd22, 0;
	not.pred 	%p4, %p3;
	not.pred 	%p5, %p4;
	@%p5 bra 	$L__BB60_5;
	bra.uni 	$L__BB60_4;

$L__BB60_4:
	mov.u32 	%r2, 0;
	mov.b32 	%r3, %r2;
	bra.uni 	$L__BB60_5;

$L__BB60_5:
	shl.b64 	%rd31, %rd2, 4;
	add.s64 	%rd32, %rd22, %rd31;
$L__tmp8831:
	.loc	9 160 27
	ld.f32 	%f6, [%rd32];
	ld.f32 	%f7, [%rd32+4];
	ld.f32 	%f8, [%rd32+8];
	ld.f32 	%f9, [%rd32+12];
	st.f32 	[%SP+188], %f9;
	st.f32 	[%SP+184], %f8;
	st.f32 	[%SP+180], %f7;
	st.f32 	[%SP+176], %f6;
	mov.b64 	%rd33, %rd23;
	st.u64 	[%SP+128], %rd33;
	.loc	9 161 19
	bra.uni	$L__tmp8832;
$L__tmp8832:
	.loc	3 146 96
	ld.u64 	%rd34, [%SP+128];
	setp.ne.s64 	%p6, %rd34, 0;
	not.pred 	%p7, %p6;
	not.pred 	%p8, %p7;
	@%p8 bra 	$L__BB60_7;
	bra.uni 	$L__BB60_6;

$L__BB60_6:
	mov.u32 	%r4, 0;
	mov.b32 	%r5, %r4;
	bra.uni 	$L__BB60_7;

$L__BB60_7:
	ld.u64 	%rd35, [%SP+128];
$L__tmp8833:
	.loc	9 161 19
	ld.f32 	%f10, [%rd35];
	add.u64 	%rd36, %SP, 144;
	mov.b64 	%rd37, %rd36;
	st.u64 	[%SP+32], %rd37;
	mov.f32 	%f1, %f10;
$L__tmp8834:
	.loc	9 161 19
	bra.uni	$L__tmp8835;
$L__tmp8835:
	.loc	3 45 23
	mov.u64 	%rd38, 0;
	mov.b64 	%rd3, %rd38;
$L__tmp8836:
	.loc	3 45 9
	mov.u64 	%rd126, %rd3;
$L__tmp8837:
	bra.uni 	$L__BB60_8;

$L__BB60_8:
	mov.u64 	%rd4, %rd126;
$L__tmp8838:
	setp.lt.u64 	%p9, %rd4, 4;
	not.pred 	%p10, %p9;
	@%p10 bra 	$L__BB60_10;
	bra.uni 	$L__BB60_9;

$L__BB60_9:
$L__tmp8839:
	.loc	3 46 13
	ld.u64 	%rd123, [%SP+32];
	shl.b64 	%rd124, %rd4, 2;
	add.s64 	%rd125, %rd123, %rd124;
	st.f32 	[%rd125], %f1;
$L__tmp8840:
	.loc	3 45 38
	add.s64 	%rd5, %rd4, 1;
$L__tmp8841:
	mov.u64 	%rd126, %rd5;
$L__tmp8842:
	bra.uni 	$L__BB60_8;
$L__tmp8843:

$L__BB60_10:
	.loc	3 0 38
	add.u64 	%rd39, %SP, 176;
	mov.b64 	%rd40, %rd39;
	st.u64 	[%SP+16], %rd40;
	add.u64 	%rd41, %SP, 144;
	mov.b64 	%rd42, %rd41;
	st.u64 	[%SP+24], %rd42;
	.loc	9 161 9
	bra.uni	$L__tmp8844;
$L__tmp8844:
	.loc	3 105 23
	mov.u64 	%rd43, 0;
	mov.b64 	%rd6, %rd43;
$L__tmp8845:
	.loc	3 105 9
	mov.u64 	%rd127, %rd6;
$L__tmp8846:
	bra.uni 	$L__BB60_11;

$L__BB60_11:
	mov.u64 	%rd7, %rd127;
$L__tmp8847:
	setp.lt.u64 	%p11, %rd7, 4;
	not.pred 	%p12, %p11;
	@%p12 bra 	$L__BB60_13;
	bra.uni 	$L__BB60_12;

$L__BB60_12:
$L__tmp8848:
	.loc	3 106 13
	ld.u64 	%rd117, [%SP+24];
	shl.b64 	%rd118, %rd7, 2;
	add.s64 	%rd119, %rd117, %rd118;
	ld.f32 	%f25, [%rd119];
	ld.u64 	%rd120, [%SP+16];
	shl.b64 	%rd121, %rd7, 2;
	add.s64 	%rd122, %rd120, %rd121;
	ld.f32 	%f26, [%rd122];
	mul.f32 	%f27, %f26, %f25;
	st.f32 	[%rd122], %f27;
$L__tmp8849:
	.loc	3 105 38
	add.s64 	%rd8, %rd7, 1;
$L__tmp8850:
	mov.u64 	%rd127, %rd8;
$L__tmp8851:
	bra.uni 	$L__BB60_11;
$L__tmp8852:

$L__BB60_13:
	.loc	3 107 9
	ld.u64 	%rd44, [%SP+16];
	setp.ne.s64 	%p13, %rd44, 0;
	not.pred 	%p14, %p13;
	not.pred 	%p15, %p14;
	@%p15 bra 	$L__BB60_15;
	bra.uni 	$L__BB60_14;

$L__BB60_14:
	mov.u32 	%r6, 0;
	mov.b32 	%r7, %r6;
	bra.uni 	$L__BB60_15;

$L__BB60_15:
	ld.u64 	%rd45, [%SP+16];
	mov.b64 	%rd46, %rd45;
	st.u64 	[%SP+8], %rd46;
	ld.u64 	%rd47, [%SP+8];
$L__tmp8853:
	.loc	9 162 23
	mov.u64 	%rd48, 1;
	mov.b64 	%rd9, %rd48;
$L__tmp8854:
	.loc	9 162 9
	mov.u64 	%rd128, %rd9;
$L__tmp8855:
	bra.uni 	$L__BB60_16;

$L__BB60_16:
	mov.u64 	%rd10, %rd128;
$L__tmp8856:
	setp.lt.u64 	%p16, %rd10, 3;
	not.pred 	%p17, %p16;
	@%p17 bra 	$L__BB60_42;
	bra.uni 	$L__BB60_17;

$L__BB60_17:
	.loc	9 0 9
	mov.b64 	%rd66, %rd23;
	st.u64 	[%SP+0], %rd66;
	mov.b64 	%rd11, %rd10;
$L__tmp8857:
	.loc	9 163 27
	bra.uni	$L__tmp8858;
$L__tmp8858:
	.loc	3 136 8
	setp.lt.u64 	%p30, %rd11, 3;
	not.pred 	%p31, %p30;
	@%p31 bra 	$L__BB60_19;
	bra.uni 	$L__BB60_18;

$L__BB60_18:
	bra.uni 	$L__BB60_20;

$L__BB60_19:
	.loc	3 136 23
	mov.u64 	%rd67, $str;
	cvta.global.u64 	%rd68, %rd67;
	mov.u64 	%rd69, $str$1;
	cvta.global.u64 	%rd70, %rd69;
	mov.u64 	%rd71, __unnamed_1;
	cvta.global.u64 	%rd72, %rd71;
	mov.u32 	%r14, 136;
	{ // callseq 569, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd68;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd70;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r14;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd72;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 569
	bra.uni 	$L__BB60_20;

$L__BB60_20:
	.loc	3 137 9
	ld.u64 	%rd73, [%SP+0];
	setp.ne.s64 	%p32, %rd73, 0;
	not.pred 	%p33, %p32;
	not.pred 	%p34, %p33;
	@%p34 bra 	$L__BB60_22;
	bra.uni 	$L__BB60_21;

$L__BB60_21:
	mov.u32 	%r15, 0;
	mov.b32 	%r16, %r15;
	bra.uni 	$L__BB60_22;

$L__BB60_22:
	ld.u64 	%rd74, [%SP+0];
	shl.b64 	%rd75, %rd11, 2;
	add.s64 	%rd12, %rd74, %rd75;
$L__tmp8859:
	.loc	3 0 9
	mov.b64 	%rd14, %rd10;
$L__tmp8860:
	.loc	9 163 33
	bra.uni	$L__tmp8861;
$L__tmp8861:
	.loc	9 92 8
	setp.lt.u64 	%p35, %rd14, 4;
	not.pred 	%p36, %p35;
	@%p36 bra 	$L__BB60_24;
	bra.uni 	$L__BB60_23;

$L__BB60_23:
	bra.uni 	$L__BB60_25;

$L__BB60_24:
	.loc	9 92 23
	mov.u64 	%rd76, $str;
	cvta.global.u64 	%rd77, %rd76;
	mov.u64 	%rd78, $str$2;
	cvta.global.u64 	%rd79, %rd78;
	mov.u64 	%rd80, __unnamed_3;
	cvta.global.u64 	%rd81, %rd80;
	mov.u32 	%r17, 92;
	{ // callseq 570, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd77;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd79;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r17;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd81;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 570
	bra.uni 	$L__BB60_25;

$L__BB60_25:
	.loc	9 93 9
	setp.ne.s64 	%p37, %rd22, 0;
	not.pred 	%p38, %p37;
	not.pred 	%p39, %p38;
	@%p39 bra 	$L__BB60_27;
	bra.uni 	$L__BB60_26;

$L__BB60_26:
	mov.u32 	%r18, 0;
	mov.b32 	%r19, %r18;
	bra.uni 	$L__BB60_27;

$L__BB60_27:
	shl.b64 	%rd82, %rd14, 4;
	add.s64 	%rd83, %rd22, %rd82;
	mov.b64 	%rd15, %rd12;
$L__tmp8862:
	.loc	9 0 9
	mov.b64 	%rd84, %rd83;
	st.u64 	[%SP+64], %rd84;
	add.u64 	%rd85, %SP, 176;
	mov.b64 	%rd86, %rd85;
	st.u64 	[%SP+72], %rd86;
	add.u64 	%rd87, %SP, 80;
	mov.b64 	%rd88, %rd87;
	st.u64 	[%SP+56], %rd88;
$L__tmp8863:
	.loc	9 163 22
	bra.uni	$L__tmp8864;
$L__tmp8864:
	.loc	3 230 19
	mov.u64 	%rd89, 0;
	mov.b64 	%rd16, %rd89;
$L__tmp8865:
	.loc	3 230 5
	mov.u64 	%rd129, %rd16;
$L__tmp8866:
	bra.uni 	$L__BB60_28;

$L__BB60_28:
	mov.u64 	%rd17, %rd129;
$L__tmp8867:
	setp.lt.u64 	%p40, %rd17, 4;
	not.pred 	%p41, %p40;
	@%p41 bra 	$L__BB60_40;
	bra.uni 	$L__BB60_29;

$L__BB60_29:
$L__tmp8868:
	.loc	3 231 9
	ld.f32 	%f2, [%rd15];
	ld.u64 	%rd90, [%SP+64];
	mov.b64 	%rd91, %rd90;
	st.u64 	[%SP+48], %rd91;
	mov.b64 	%rd18, %rd17;
$L__tmp8869:
	.loc	3 231 36
	bra.uni	$L__tmp8870;
$L__tmp8870:
	.loc	3 136 8
	setp.lt.u64 	%p42, %rd18, 4;
	not.pred 	%p43, %p42;
	@%p43 bra 	$L__BB60_31;
	bra.uni 	$L__BB60_30;

$L__BB60_30:
	bra.uni 	$L__BB60_32;

$L__BB60_31:
	.loc	3 136 23
	mov.u64 	%rd92, $str;
	cvta.global.u64 	%rd93, %rd92;
	mov.u64 	%rd94, $str$1;
	cvta.global.u64 	%rd95, %rd94;
	mov.u64 	%rd96, __unnamed_4;
	cvta.global.u64 	%rd97, %rd96;
	mov.u32 	%r20, 136;
	{ // callseq 571, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd93;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd95;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r20;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd97;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 571
	bra.uni 	$L__BB60_32;

$L__BB60_32:
	.loc	3 137 9
	ld.u64 	%rd98, [%SP+48];
	setp.ne.s64 	%p44, %rd98, 0;
	not.pred 	%p45, %p44;
	not.pred 	%p46, %p45;
	@%p46 bra 	$L__BB60_34;
	bra.uni 	$L__BB60_33;

$L__BB60_33:
	mov.u32 	%r21, 0;
	mov.b32 	%r22, %r21;
	bra.uni 	$L__BB60_34;

$L__BB60_34:
	ld.u64 	%rd99, [%SP+48];
	shl.b64 	%rd100, %rd18, 2;
	add.s64 	%rd101, %rd99, %rd100;
$L__tmp8871:
	.loc	3 231 36
	ld.f32 	%f3, [%rd101];
	ld.u64 	%rd102, [%SP+72];
	mov.b64 	%rd103, %rd102;
	st.u64 	[%SP+40], %rd103;
	mov.b64 	%rd19, %rd17;
$L__tmp8872:
	.loc	3 231 42
	bra.uni	$L__tmp8873;
$L__tmp8873:
	.loc	3 136 8
	setp.lt.u64 	%p47, %rd19, 4;
	not.pred 	%p48, %p47;
	@%p48 bra 	$L__BB60_36;
	bra.uni 	$L__BB60_35;

$L__BB60_35:
	bra.uni 	$L__BB60_37;

$L__BB60_36:
	.loc	3 136 23
	mov.u64 	%rd104, $str;
	cvta.global.u64 	%rd105, %rd104;
	mov.u64 	%rd106, $str$1;
	cvta.global.u64 	%rd107, %rd106;
	mov.u64 	%rd108, __unnamed_4;
	cvta.global.u64 	%rd109, %rd108;
	mov.u32 	%r23, 136;
	{ // callseq 572, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd105;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd107;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r23;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd109;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 572
	bra.uni 	$L__BB60_37;

$L__BB60_37:
	.loc	3 137 9
	ld.u64 	%rd110, [%SP+40];
	setp.ne.s64 	%p49, %rd110, 0;
	not.pred 	%p50, %p49;
	not.pred 	%p51, %p50;
	@%p51 bra 	$L__BB60_39;
	bra.uni 	$L__BB60_38;

$L__BB60_38:
	mov.u32 	%r24, 0;
	mov.b32 	%r25, %r24;
	bra.uni 	$L__BB60_39;

$L__BB60_39:
	ld.u64 	%rd111, [%SP+40];
	shl.b64 	%rd112, %rd19, 2;
	add.s64 	%rd113, %rd111, %rd112;
$L__tmp8874:
	.loc	3 231 42
	ld.f32 	%f23, [%rd113];
	.loc	3 231 23
	{ // callseq 573, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f2;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f3;
	.param .b32 param2;
	st.param.f32 	[param2+0], %f23;
	.param .b32 retval0;
	call.uni (retval0), 
	__fmaf_rn, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.f32 	%f24, [retval0+0];
	} // callseq 573
	shl.b64 	%rd114, %rd17, 2;
	add.u64 	%rd115, %SP, 80;
	add.s64 	%rd116, %rd115, %rd114;
	st.f32 	[%rd116], %f24;
$L__tmp8875:
	.loc	3 230 34
	add.s64 	%rd20, %rd17, 1;
$L__tmp8876:
	mov.u64 	%rd129, %rd20;
$L__tmp8877:
	bra.uni 	$L__BB60_28;
$L__tmp8878:

$L__BB60_40:
	.loc	3 232 5
	ld.f32 	%f19, [%SP+80];
	ld.f32 	%f20, [%SP+84];
	ld.f32 	%f21, [%SP+88];
	ld.f32 	%f22, [%SP+92];
$L__tmp8879:
	.loc	9 163 22
	st.f32 	[%SP+188], %f22;
	st.f32 	[%SP+184], %f21;
	st.f32 	[%SP+180], %f20;
	st.f32 	[%SP+176], %f19;
$L__tmp8880:
	.loc	9 162 35
	bra.uni 	$L__BB60_41;

$L__BB60_41:
	add.s64 	%rd21, %rd10, 1;
$L__tmp8881:
	mov.u64 	%rd128, %rd21;
$L__tmp8882:
	bra.uni 	$L__BB60_16;
$L__tmp8883:

$L__BB60_42:
	.loc	9 0 35
	add.u64 	%rd49, %SP, 176;
	mov.b64 	%rd50, %rd49;
	st.u64 	[%SP+96], %rd50;
	.loc	9 164 25
	bra.uni	$L__tmp8884;
$L__tmp8884:
	.loc	3 148 84
	ld.u64 	%rd51, [%SP+96];
	setp.ne.s64 	%p18, %rd51, 0;
	not.pred 	%p19, %p18;
	not.pred 	%p20, %p19;
	@%p20 bra 	$L__BB60_44;
	bra.uni 	$L__BB60_43;

$L__BB60_43:
	mov.u32 	%r8, 0;
	mov.b32 	%r9, %r8;
	bra.uni 	$L__BB60_44;

$L__BB60_44:
	ld.u64 	%rd52, [%SP+96];
$L__tmp8885:
	.loc	9 164 25
	ld.f32 	%f4, [%rd52];
	add.u64 	%rd53, %SP, 176;
	mov.b64 	%rd54, %rd53;
	st.u64 	[%SP+104], %rd54;
	.loc	9 164 37
	bra.uni	$L__tmp8886;
$L__tmp8886:
	.loc	3 153 84
	ld.u64 	%rd55, [%SP+104];
	setp.ne.s64 	%p21, %rd55, 0;
	not.pred 	%p22, %p21;
	not.pred 	%p23, %p22;
	@%p23 bra 	$L__BB60_46;
	bra.uni 	$L__BB60_45;

$L__BB60_45:
	mov.u32 	%r10, 0;
	mov.b32 	%r11, %r10;
	bra.uni 	$L__BB60_46;

$L__BB60_46:
	ld.u64 	%rd56, [%SP+104];
$L__tmp8887:
	.loc	9 164 37
	ld.f32 	%f5, [%rd56+4];
	add.u64 	%rd57, %SP, 176;
	mov.b64 	%rd58, %rd57;
	st.u64 	[%SP+112], %rd58;
	.loc	9 164 49
	bra.uni	$L__tmp8888;
$L__tmp8888:
	.loc	3 158 84
	ld.u64 	%rd59, [%SP+112];
	setp.ne.s64 	%p24, %rd59, 0;
	not.pred 	%p25, %p24;
	not.pred 	%p26, %p25;
	@%p26 bra 	$L__BB60_48;
	bra.uni 	$L__BB60_47;

$L__BB60_47:
	mov.u32 	%r12, 0;
	mov.b32 	%r13, %r12;
	bra.uni 	$L__BB60_48;

$L__BB60_48:
	ld.u64 	%rd60, [%SP+112];
$L__tmp8889:
	.loc	9 164 49
	ld.f32 	%f11, [%rd60+8];
	add.u64 	%rd61, %SP, 160;
	mov.b64 	%rd62, %rd61;
	st.u64 	[%SP+120], %rd62;
	mov.f32 	%f12, %f4;
$L__tmp8890:
	.loc	9 0 49
	mov.f32 	%f13, %f5;
$L__tmp8891:
	mov.f32 	%f14, %f11;
$L__tmp8892:
	.loc	9 164 49
	bra.uni	$L__tmp8893;
$L__tmp8893:
	.loc	3 56 9
	ld.u64 	%rd63, [%SP+120];
	st.f32 	[%rd63], %f12;
	.loc	3 56 20
	ld.u64 	%rd64, [%SP+120];
	st.f32 	[%rd64+4], %f13;
	.loc	3 56 31
	ld.u64 	%rd65, [%SP+120];
	st.f32 	[%rd65+8], %f14;
$L__tmp8894:
	.loc	9 164 9
	setp.ne.s64 	%p27, %rd22, 0;
	not.pred 	%p28, %p27;
	not.pred 	%p29, %p28;
	@%p29 bra 	$L__BB60_50;
	bra.uni 	$L__BB60_49;

$L__BB60_49:
	bra.uni 	$L__BB60_50;

$L__BB60_50:
	ld.f32 	%f15, [%SP+172];
	ld.f32 	%f16, [%SP+168];
	ld.f32 	%f17, [%SP+164];
	ld.f32 	%f18, [%SP+160];
	st.param.f32 	[func_retval0+0], %f18;
	st.param.f32 	[func_retval0+4], %f17;
	st.param.f32 	[func_retval0+8], %f16;
	st.param.f32 	[func_retval0+12], %f15;
	ret;
$L__tmp8895:
$L__func_end53:

}
	// .globl	_ZN5optix5ArrayIfLm2EEC2Ev
.visible .func _ZN5optix5ArrayIfLm2EEC2Ev(
	.param .b64 _ZN5optix5ArrayIfLm2EEC2Ev_param_0
)
{
	.local .align 8 .b8 	__local_depot61[8];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .b64 	%rd<3>;


	mov.u64 	%SPL, __local_depot61;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd1, [_ZN5optix5ArrayIfLm2EEC2Ev_param_0];
	mov.b64 	%rd2, %rd1;
	st.u64 	[%SP+0], %rd2;
	ret;

}
	// .globl	_ZN5optix5ArrayIfLm2EEC2ILm2ELi0EEEff
.visible .func _ZN5optix5ArrayIfLm2EEC2ILm2ELi0EEEff(
	.param .b64 _ZN5optix5ArrayIfLm2EEC2ILm2ELi0EEEff_param_0,
	.param .b32 _ZN5optix5ArrayIfLm2EEC2ILm2ELi0EEEff_param_1,
	.param .b32 _ZN5optix5ArrayIfLm2EEC2ILm2ELi0EEEff_param_2
)
{
	.local .align 8 .b8 	__local_depot62[8];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .f32 	%f<5>;
	.reg .b64 	%rd<5>;


	mov.u64 	%SPL, __local_depot62;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd1, [_ZN5optix5ArrayIfLm2EEC2ILm2ELi0EEEff_param_0];
	ld.param.f32 	%f1, [_ZN5optix5ArrayIfLm2EEC2ILm2ELi0EEEff_param_1];
	ld.param.f32 	%f2, [_ZN5optix5ArrayIfLm2EEC2ILm2ELi0EEEff_param_2];
	mov.b64 	%rd2, %rd1;
	st.u64 	[%SP+0], %rd2;
	mov.f32 	%f3, %f1;
	mov.f32 	%f4, %f2;
	ld.u64 	%rd3, [%SP+0];
	st.f32 	[%rd3], %f3;
	ld.u64 	%rd4, [%SP+0];
	st.f32 	[%rd4+4], %f4;
	ret;

}
	// .globl	_ZN5optixmlERKNS_5ArrayIfLm3EEES3_
.visible .func  (.param .align 16 .b8 func_retval0[16]) _ZN5optixmlERKNS_5ArrayIfLm3EEES3_(
	.param .b64 _ZN5optixmlERKNS_5ArrayIfLm3EEES3__param_0,
	.param .b64 _ZN5optixmlERKNS_5ArrayIfLm3EEES3__param_1
)
{
	.local .align 16 .b8 	__local_depot63[32];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<8>;
	.reg .f32 	%f<8>;
	.reg .b32 	%r<4>;
	.reg .b64 	%rd<27>;
	.loc	3 97 0
$L__func_begin54:
	.loc	3 97 0


	mov.u64 	%SPL, __local_depot63;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [_ZN5optixmlERKNS_5ArrayIfLm3EEES3__param_0];
	ld.param.u64 	%rd6, [_ZN5optixmlERKNS_5ArrayIfLm3EEES3__param_1];
	add.u64 	%rd7, %SP, 16;
	mov.b64 	%rd8, %rd7;
	st.u64 	[%SP+8], %rd8;
$L__tmp8896:
	.loc	3 99 23
	mov.u64 	%rd9, 0;
	mov.b64 	%rd1, %rd9;
$L__tmp8897:
	.loc	3 99 9
	mov.u64 	%rd26, %rd1;
$L__tmp8898:
	bra.uni 	$L__BB63_1;

$L__BB63_1:
	mov.u64 	%rd2, %rd26;
$L__tmp8899:
	setp.lt.u64 	%p1, %rd2, 3;
	not.pred 	%p2, %p1;
	@%p2 bra 	$L__BB63_9;
	bra.uni 	$L__BB63_2;

$L__BB63_2:
$L__tmp8900:
	.loc	3 100 13
	shl.b64 	%rd10, %rd2, 2;
	add.s64 	%rd11, %rd5, %rd10;
	ld.f32 	%f6, [%rd11];
	shl.b64 	%rd12, %rd2, 2;
	add.s64 	%rd13, %rd6, %rd12;
	ld.f32 	%f7, [%rd13];
	mul.f32 	%f1, %f6, %f7;
	add.u64 	%rd14, %SP, 16;
	mov.b64 	%rd15, %rd14;
	st.u64 	[%SP+0], %rd15;
	mov.b64 	%rd3, %rd2;
$L__tmp8901:
	.loc	3 100 13
	bra.uni	$L__tmp8902;
$L__tmp8902:
	.loc	3 141 8
	setp.lt.u64 	%p3, %rd3, 3;
	not.pred 	%p4, %p3;
	@%p4 bra 	$L__BB63_4;
	bra.uni 	$L__BB63_3;

$L__BB63_3:
	bra.uni 	$L__BB63_5;

$L__BB63_4:
	.loc	3 141 23
	mov.u64 	%rd16, $str;
	cvta.global.u64 	%rd17, %rd16;
	mov.u64 	%rd18, $str$1;
	cvta.global.u64 	%rd19, %rd18;
	mov.u64 	%rd20, __unnamed_2;
	cvta.global.u64 	%rd21, %rd20;
	mov.u32 	%r1, 141;
	{ // callseq 574, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd17;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd19;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r1;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd21;
	call.uni 
	__assert_fail, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	} // callseq 574
	bra.uni 	$L__BB63_5;

$L__BB63_5:
	.loc	3 142 9
	ld.u64 	%rd22, [%SP+0];
	setp.ne.s64 	%p5, %rd22, 0;
	not.pred 	%p6, %p5;
	not.pred 	%p7, %p6;
	@%p7 bra 	$L__BB63_7;
	bra.uni 	$L__BB63_6;

$L__BB63_6:
	mov.u32 	%r2, 0;
	mov.b32 	%r3, %r2;
	bra.uni 	$L__BB63_7;

$L__BB63_7:
	ld.u64 	%rd23, [%SP+0];
	shl.b64 	%rd24, %rd3, 2;
	add.s64 	%rd25, %rd23, %rd24;
$L__tmp8903:
	.loc	3 100 13
	st.f32 	[%rd25], %f1;
$L__tmp8904:
	.loc	3 99 38
	bra.uni 	$L__BB63_8;

$L__BB63_8:
	add.s64 	%rd4, %rd2, 1;
$L__tmp8905:
	mov.u64 	%rd26, %rd4;
$L__tmp8906:
	bra.uni 	$L__BB63_1;
$L__tmp8907:

$L__BB63_9:
	.loc	3 101 9
	ld.f32 	%f2, [%SP+28];
	ld.f32 	%f3, [%SP+24];
	ld.f32 	%f4, [%SP+20];
	ld.f32 	%f5, [%SP+16];
	st.param.f32 	[func_retval0+0], %f5;
	st.param.f32 	[func_retval0+4], %f4;
	st.param.f32 	[func_retval0+8], %f3;
	st.param.f32 	[func_retval0+12], %f2;
	ret;
$L__tmp8908:
$L__func_end54:

}
	// .globl	_ZN5optix13make_vector3fERK6float3
.visible .func  (.param .align 16 .b8 func_retval0[16]) _ZN5optix13make_vector3fERK6float3(
	.param .b64 _ZN5optix13make_vector3fERK6float3_param_0
)
{
	.local .align 16 .b8 	__local_depot64[32];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .f32 	%f<11>;
	.reg .b64 	%rd<7>;
	.loc	3 259 0
$L__func_begin55:
	.loc	3 259 0


	mov.u64 	%SPL, __local_depot64;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd1, [_ZN5optix13make_vector3fERK6float3_param_0];
$L__tmp8909:
	.loc	3 260 5
	ld.f32 	%f1, [%rd1];
	ld.f32 	%f2, [%rd1+4];
	ld.f32 	%f3, [%rd1+8];
	add.u64 	%rd2, %SP, 16;
	mov.b64 	%rd3, %rd2;
	st.u64 	[%SP+0], %rd3;
	mov.f32 	%f4, %f1;
$L__tmp8910:
	.loc	3 0 5
	mov.f32 	%f5, %f2;
$L__tmp8911:
	mov.f32 	%f6, %f3;
$L__tmp8912:
	.loc	3 260 5
	bra.uni	$L__tmp8913;
$L__tmp8913:
	.loc	3 56 9
	ld.u64 	%rd4, [%SP+0];
	st.f32 	[%rd4], %f4;
	.loc	3 56 20
	ld.u64 	%rd5, [%SP+0];
	st.f32 	[%rd5+4], %f5;
	.loc	3 56 31
	ld.u64 	%rd6, [%SP+0];
	st.f32 	[%rd6+8], %f6;
$L__tmp8914:
	.loc	3 260 5
	ld.f32 	%f7, [%SP+28];
	ld.f32 	%f8, [%SP+24];
	ld.f32 	%f9, [%SP+20];
	ld.f32 	%f10, [%SP+16];
	st.param.f32 	[func_retval0+0], %f10;
	st.param.f32 	[func_retval0+4], %f9;
	st.param.f32 	[func_retval0+8], %f8;
	st.param.f32 	[func_retval0+12], %f7;
	ret;
$L__tmp8915:
$L__func_end55:

}
	// .globl	_ZN5optix17coordinate_systemENS_5ArrayIfLm3EEERS1_S2_
.visible .func _ZN5optix17coordinate_systemENS_5ArrayIfLm3EEERS1_S2_(
	.param .align 16 .b8 _ZN5optix17coordinate_systemENS_5ArrayIfLm3EEERS1_S2__param_0[16],
	.param .b64 _ZN5optix17coordinate_systemENS_5ArrayIfLm3EEERS1_S2__param_1,
	.param .b64 _ZN5optix17coordinate_systemENS_5ArrayIfLm3EEERS1_S2__param_2
)
{
	.local .align 16 .b8 	__local_depot65[144];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<31>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<21>;
	.reg .b64 	%rd<53>;
	.loc	3 263 0
$L__func_begin56:
	.loc	3 263 0


	mov.u64 	%SPL, __local_depot65;
	cvta.local.u64 	%SP, %SPL;
	ld.param.f32 	%f11, [_ZN5optix17coordinate_systemENS_5ArrayIfLm3EEERS1_S2__param_0+4];
	ld.param.f32 	%f12, [_ZN5optix17coordinate_systemENS_5ArrayIfLm3EEERS1_S2__param_0+8];
	ld.param.f32 	%f13, [_ZN5optix17coordinate_systemENS_5ArrayIfLm3EEERS1_S2__param_0+12];
	ld.param.u64 	%rd1, [_ZN5optix17coordinate_systemENS_5ArrayIfLm3EEERS1_S2__param_1];
	ld.param.u64 	%rd2, [_ZN5optix17coordinate_systemENS_5ArrayIfLm3EEERS1_S2__param_2];
	ld.param.f32 	%f10, [_ZN5optix17coordinate_systemENS_5ArrayIfLm3EEERS1_S2__param_0];
	st.f32 	[%SP+108], %f13;
	st.f32 	[%SP+104], %f12;
	st.f32 	[%SP+100], %f11;
	st.f32 	[%SP+96], %f10;
	add.u64 	%rd3, %SP, 96;
	mov.b64 	%rd4, %rd3;
	st.u64 	[%SP+88], %rd4;
	.loc	3 269 30
	bra.uni	$L__tmp8916;
$L__tmp8916:
	.loc	3 158 84
	ld.u64 	%rd5, [%SP+88];
	setp.ne.s64 	%p1, %rd5, 0;
	not.pred 	%p2, %p1;
	not.pred 	%p3, %p2;
	@%p3 bra 	$L__BB65_2;
	bra.uni 	$L__BB65_1;

$L__BB65_1:
	mov.u32 	%r1, 0;
	mov.b32 	%r2, %r1;
	bra.uni 	$L__BB65_2;

$L__BB65_2:
	ld.u64 	%rd6, [%SP+88];
$L__tmp8917:
	.loc	3 269 30
	ld.f32 	%f14, [%rd6+8];
	.loc	3 269 15
	mov.f32 	%f15, 0f3F800000;
	{ // callseq 575, 0
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.f32 	[param0+0], %f15;
	.param .b32 param1;
	st.param.f32 	[param1+0], %f14;
	.param .b32 retval0;
	call.uni (retval0), 
	copysignf, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f1, [retval0+0];
$L__tmp8918:
	} // callseq 575
	add.u64 	%rd7, %SP, 96;
	mov.b64 	%rd8, %rd7;
	st.u64 	[%SP+0], %rd8;
	.loc	3 270 27
	bra.uni	$L__tmp8919;
$L__tmp8919:
	.loc	3 158 84
	ld.u64 	%rd9, [%SP+0];
	setp.ne.s64 	%p4, %rd9, 0;
	not.pred 	%p5, %p4;
	not.pred 	%p6, %p5;
	@%p6 bra 	$L__BB65_4;
	bra.uni 	$L__BB65_3;

$L__BB65_3:
	mov.u32 	%r3, 0;
	mov.b32 	%r4, %r3;
	bra.uni 	$L__BB65_4;

$L__BB65_4:
	ld.u64 	%rd10, [%SP+0];
$L__tmp8920:
	.loc	3 270 27
	ld.f32 	%f16, [%rd10+8];
	add.f32 	%f17, %f1, %f16;
	mov.f32 	%f18, 0fBF800000;
	div.rn.f32 	%f2, %f18, %f17;
$L__tmp8921:
	.loc	3 0 27
	add.u64 	%rd11, %SP, 96;
	mov.b64 	%rd12, %rd11;
	st.u64 	[%SP+8], %rd12;
	.loc	3 271 15
	bra.uni	$L__tmp8922;
$L__tmp8922:
	.loc	3 148 84
	ld.u64 	%rd13, [%SP+8];
	setp.ne.s64 	%p7, %rd13, 0;
	not.pred 	%p8, %p7;
	not.pred 	%p9, %p8;
	@%p9 bra 	$L__BB65_6;
	bra.uni 	$L__BB65_5;

$L__BB65_5:
	mov.u32 	%r5, 0;
	mov.b32 	%r6, %r5;
	bra.uni 	$L__BB65_6;

$L__BB65_6:
	ld.u64 	%rd14, [%SP+8];
$L__tmp8923:
	.loc	3 271 15
	ld.f32 	%f3, [%rd14];
	add.u64 	%rd15, %SP, 96;
	mov.b64 	%rd16, %rd15;
	st.u64 	[%SP+16], %rd16;
	.loc	3 271 23
	bra.uni	$L__tmp8924;
$L__tmp8924:
	.loc	3 153 84
	ld.u64 	%rd17, [%SP+16];
	setp.ne.s64 	%p10, %rd17, 0;
	not.pred 	%p11, %p10;
	not.pred 	%p12, %p11;
	@%p12 bra 	$L__BB65_8;
	bra.uni 	$L__BB65_7;

$L__BB65_7:
	mov.u32 	%r7, 0;
	mov.b32 	%r8, %r7;
	bra.uni 	$L__BB65_8;

$L__BB65_8:
	ld.u64 	%rd18, [%SP+16];
$L__tmp8925:
	.loc	3 271 23
	ld.f32 	%f19, [%rd18+4];
	mul.f32 	%f20, %f3, %f19;
	mul.f32 	%f4, %f20, %f2;
$L__tmp8926:
	.loc	3 0 23
	add.u64 	%rd19, %SP, 96;
	mov.b64 	%rd20, %rd19;
	st.u64 	[%SP+24], %rd20;
	.loc	3 273 18
	bra.uni	$L__tmp8927;
$L__tmp8927:
	.loc	3 148 84
	ld.u64 	%rd21, [%SP+24];
	setp.ne.s64 	%p13, %rd21, 0;
	not.pred 	%p14, %p13;
	not.pred 	%p15, %p14;
	@%p15 bra 	$L__BB65_10;
	bra.uni 	$L__BB65_9;

$L__BB65_9:
	mov.u32 	%r9, 0;
	mov.b32 	%r10, %r9;
	bra.uni 	$L__BB65_10;

$L__BB65_10:
	ld.u64 	%rd22, [%SP+24];
$L__tmp8928:
	.loc	3 273 18
	ld.f32 	%f5, [%rd22];
	add.u64 	%rd23, %SP, 96;
	mov.b64 	%rd24, %rd23;
	st.u64 	[%SP+32], %rd24;
	.loc	3 273 26
	bra.uni	$L__tmp8929;
$L__tmp8929:
	.loc	3 148 84
	ld.u64 	%rd25, [%SP+32];
	setp.ne.s64 	%p16, %rd25, 0;
	not.pred 	%p17, %p16;
	not.pred 	%p18, %p17;
	@%p18 bra 	$L__BB65_12;
	bra.uni 	$L__BB65_11;

$L__BB65_11:
	mov.u32 	%r11, 0;
	mov.b32 	%r12, %r11;
	bra.uni 	$L__BB65_12;

$L__BB65_12:
	ld.u64 	%rd26, [%SP+32];
$L__tmp8930:
	.loc	3 273 26
	ld.f32 	%f21, [%rd26];
	mul.f32 	%f22, %f5, %f21;
	mul.f32 	%f23, %f22, %f2;
	mul.f32 	%f24, %f23, %f1;
	add.f32 	%f6, %f24, 0f3F800000;
	mul.f32 	%f7, %f4, %f1;
	add.u64 	%rd27, %SP, 96;
	mov.b64 	%rd28, %rd27;
	st.u64 	[%SP+40], %rd28;
	.loc	3 273 55
	bra.uni	$L__tmp8931;
$L__tmp8931:
	.loc	3 148 84
	ld.u64 	%rd29, [%SP+40];
	setp.ne.s64 	%p19, %rd29, 0;
	not.pred 	%p20, %p19;
	not.pred 	%p21, %p20;
	@%p21 bra 	$L__BB65_14;
	bra.uni 	$L__BB65_13;

$L__BB65_13:
	mov.u32 	%r13, 0;
	mov.b32 	%r14, %r13;
	bra.uni 	$L__BB65_14;

$L__BB65_14:
	ld.u64 	%rd30, [%SP+40];
$L__tmp8932:
	.loc	3 273 55
	ld.f32 	%f25, [%rd30];
	neg.f32 	%f26, %f25;
	mul.f32 	%f27, %f26, %f1;
$L__tmp8933:
	.loc	3 0 55
	add.u64 	%rd31, %SP, 112;
	mov.b64 	%rd32, %rd31;
	st.u64 	[%SP+48], %rd32;
	.loc	3 273 55
	bra.uni	$L__tmp8934;
$L__tmp8934:
	.loc	3 56 9
	ld.u64 	%rd33, [%SP+48];
$L__tmp8935:
	st.f32 	[%rd33], %f6;
	.loc	3 56 20
	ld.u64 	%rd34, [%SP+48];
$L__tmp8936:
	st.f32 	[%rd34+4], %f7;
	.loc	3 56 31
	ld.u64 	%rd35, [%SP+48];
	st.f32 	[%rd35+8], %f27;
$L__tmp8937:
	.loc	3 273 55
	ld.f32 	%f28, [%SP+112];
	ld.f32 	%f29, [%SP+116];
	ld.f32 	%f30, [%SP+120];
	ld.f32 	%f31, [%SP+124];
	st.f32 	[%rd1+12], %f31;
	st.f32 	[%rd1+8], %f30;
	st.f32 	[%rd1+4], %f29;
	st.f32 	[%rd1], %f28;
	add.u64 	%rd36, %SP, 96;
	mov.b64 	%rd37, %rd36;
	st.u64 	[%SP+56], %rd37;
	.loc	3 274 25
	bra.uni	$L__tmp8938;
$L__tmp8938:
	.loc	3 153 84
	ld.u64 	%rd38, [%SP+56];
	setp.ne.s64 	%p22, %rd38, 0;
	not.pred 	%p23, %p22;
	not.pred 	%p24, %p23;
	@%p24 bra 	$L__BB65_16;
	bra.uni 	$L__BB65_15;

$L__BB65_15:
	mov.u32 	%r15, 0;
	mov.b32 	%r16, %r15;
	bra.uni 	$L__BB65_16;

$L__BB65_16:
	ld.u64 	%rd39, [%SP+56];
$L__tmp8939:
	.loc	3 274 25
	ld.f32 	%f8, [%rd39+4];
	add.u64 	%rd40, %SP, 96;
	mov.b64 	%rd41, %rd40;
	st.u64 	[%SP+64], %rd41;
	.loc	3 274 33
	bra.uni	$L__tmp8940;
$L__tmp8940:
	.loc	3 153 84
	ld.u64 	%rd42, [%SP+64];
	setp.ne.s64 	%p25, %rd42, 0;
	not.pred 	%p26, %p25;
	not.pred 	%p27, %p26;
	@%p27 bra 	$L__BB65_18;
	bra.uni 	$L__BB65_17;

$L__BB65_17:
	mov.u32 	%r17, 0;
	mov.b32 	%r18, %r17;
	bra.uni 	$L__BB65_18;

$L__BB65_18:
	ld.u64 	%rd43, [%SP+64];
$L__tmp8941:
	.loc	3 274 33
	ld.f32 	%f32, [%rd43+4];
	mul.f32 	%f33, %f8, %f32;
	mul.f32 	%f34, %f33, %f2;
	add.f32 	%f9, %f1, %f34;
	add.u64 	%rd44, %SP, 96;
	mov.b64 	%rd45, %rd44;
	st.u64 	[%SP+72], %rd45;
	.loc	3 274 45
	bra.uni	$L__tmp8942;
$L__tmp8942:
	.loc	3 153 84
	ld.u64 	%rd46, [%SP+72];
	setp.ne.s64 	%p28, %rd46, 0;
	not.pred 	%p29, %p28;
	not.pred 	%p30, %p29;
	@%p30 bra 	$L__BB65_20;
	bra.uni 	$L__BB65_19;

$L__BB65_19:
	mov.u32 	%r19, 0;
	mov.b32 	%r20, %r19;
	bra.uni 	$L__BB65_20;

$L__BB65_20:
	ld.u64 	%rd47, [%SP+72];
$L__tmp8943:
	.loc	3 274 45
	ld.f32 	%f35, [%rd47+4];
	neg.f32 	%f36, %f35;
	add.u64 	%rd48, %SP, 128;
	mov.b64 	%rd49, %rd48;
	st.u64 	[%SP+80], %rd49;
	mov.f32 	%f37, %f4;
$L__tmp8944:
	.loc	3 274 45
	bra.uni	$L__tmp8945;
$L__tmp8945:
	.loc	3 56 9
	ld.u64 	%rd50, [%SP+80];
	st.f32 	[%rd50], %f37;
	.loc	3 56 20
	ld.u64 	%rd51, [%SP+80];
$L__tmp8946:
	st.f32 	[%rd51+4], %f9;
	.loc	3 56 31
	ld.u64 	%rd52, [%SP+80];
	st.f32 	[%rd52+8], %f36;
$L__tmp8947:
	.loc	3 274 45
	ld.f32 	%f38, [%SP+128];
	ld.f32 	%f39, [%SP+132];
	ld.f32 	%f40, [%SP+136];
	ld.f32 	%f41, [%SP+140];
	st.f32 	[%rd2+12], %f41;
	st.f32 	[%rd2+8], %f40;
	st.f32 	[%rd2+4], %f39;
	st.f32 	[%rd2], %f38;
	.loc	3 275 1
	ret;
$L__tmp8948:
$L__func_end56:

}
.func __assert_fail(
	.param .b64 __assert_fail_param_0,
	.param .b64 __assert_fail_param_1,
	.param .b32 __assert_fail_param_2,
	.param .b64 __assert_fail_param_3
)
{
	.reg .b32 	%r<2>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd1, [__assert_fail_param_0];
	ld.param.u64 	%rd2, [__assert_fail_param_1];
	ld.param.u32 	%r1, [__assert_fail_param_2];
	ld.param.u64 	%rd3, [__assert_fail_param_3];
	mov.u64 	%rd4, 1;
	{ // callseq 576, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd2;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r1;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd3;
	.param .b64 param4;
	st.param.b64 	[param4+0], %rd4;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	} // callseq 576
	ret;

}
.func  (.param .b32 func_retval0) copysignf(
	.param .b32 copysignf_param_0,
	.param .b32 copysignf_param_1
)
{
	.reg .f32 	%f<4>;
	.reg .b32 	%r<6>;


	ld.param.f32 	%f1, [copysignf_param_0];
	ld.param.f32 	%f2, [copysignf_param_1];
	mov.b32 	%r1, %f2;
	and.b32  	%r2, %r1, -2147483648;
	mov.b32 	%r3, %f1;
	and.b32  	%r4, %r3, 2147483647;
	or.b32  	%r5, %r2, %r4;
	mov.b32 	%f3, %r5;
	st.param.f32 	[func_retval0+0], %f3;
	ret;

}
.func  (.param .b32 func_retval0) fmaf(
	.param .b32 fmaf_param_0,
	.param .b32 fmaf_param_1,
	.param .b32 fmaf_param_2
)
{
	.reg .f32 	%f<5>;


	ld.param.f32 	%f1, [fmaf_param_0];
	ld.param.f32 	%f2, [fmaf_param_1];
	ld.param.f32 	%f3, [fmaf_param_2];
	fma.rn.f32 	%f4, %f1, %f2, %f3;
	st.param.f32 	[func_retval0+0], %f4;
	ret;

}
.func  (.param .b32 func_retval0) floorf(
	.param .b32 floorf_param_0
)
{
	.reg .f32 	%f<3>;


	ld.param.f32 	%f1, [floorf_param_0];
	cvt.rmi.f32.f32 	%f2, %f1;
	st.param.f32 	[func_retval0+0], %f2;
	ret;

}
.func  (.param .b32 func_retval0) fabsf(
	.param .b32 fabsf_param_0
)
{
	.reg .f32 	%f<3>;


	ld.param.f32 	%f1, [fabsf_param_0];
	abs.f32 	%f2, %f1;
	st.param.f32 	[func_retval0+0], %f2;
	ret;

}
.func  (.param .b32 func_retval0) fminf(
	.param .b32 fminf_param_0,
	.param .b32 fminf_param_1
)
{
	.reg .f32 	%f<4>;


	ld.param.f32 	%f1, [fminf_param_0];
	ld.param.f32 	%f2, [fminf_param_1];
	min.f32 	%f3, %f1, %f2;
	st.param.f32 	[func_retval0+0], %f3;
	ret;

}
.func  (.param .b32 func_retval0) fmaxf(
	.param .b32 fmaxf_param_0,
	.param .b32 fmaxf_param_1
)
{
	.reg .f32 	%f<4>;


	ld.param.f32 	%f1, [fmaxf_param_0];
	ld.param.f32 	%f2, [fmaxf_param_1];
	max.f32 	%f3, %f1, %f2;
	st.param.f32 	[func_retval0+0], %f3;
	ret;

}
.func  (.param .b32 func_retval0) __fmaf_rn(
	.param .b32 __fmaf_rn_param_0,
	.param .b32 __fmaf_rn_param_1,
	.param .b32 __fmaf_rn_param_2
)
{
	.reg .f32 	%f<5>;


	ld.param.f32 	%f1, [__fmaf_rn_param_0];
	ld.param.f32 	%f2, [__fmaf_rn_param_1];
	ld.param.f32 	%f3, [__fmaf_rn_param_2];
	fma.rn.f32 	%f4, %f1, %f2, %f3;
	st.param.f32 	[func_retval0+0], %f4;
	ret;

}
.func  (.param .b32 func_retval0) sqrtf(
	.param .b32 sqrtf_param_0
)
{
	.reg .f32 	%f<3>;


	ld.param.f32 	%f1, [sqrtf_param_0];
	sqrt.rn.f32 	%f2, %f1;
	st.param.f32 	[func_retval0+0], %f2;
	ret;

}
	.file	1 "/home/nroussel/rgl/nvidia-optix/NVIDIA-OptiX-SDK-7.5.0-linux64-x86_64/include/optix_7_types.h"
	.file	2 "/usr/local/cuda-11.7/bin/../targets/x86_64-linux/include/vector_types.h"
	.file	3 "/home/nroussel/rgl/mitsuba3/resources/ptx/../../include/mitsuba/render/optix/vector.cuh"
	.file	4 "/usr/include/x86_64-linux-gnu/bits/types.h"
	.file	5 "/usr/include/x86_64-linux-gnu/bits/stdint-uintn.h"
	.file	6 "/home/nroussel/rgl/mitsuba3/resources/ptx/../../include/mitsuba/render/optix/common.h"
	.file	7 "/home/nroussel/rgl/mitsuba3/resources/ptx/../../include/mitsuba/render/optix/bbox.cuh"
	.file	8 "/home/nroussel/rgl/mitsuba3/resources/ptx/../../src/shapes/optix/cylinder.cuh"
	.file	9 "/home/nroussel/rgl/mitsuba3/resources/ptx/../../include/mitsuba/render/optix/matrix.cuh"
	.file	10 "/home/nroussel/rgl/mitsuba3/resources/ptx/../../include/mitsuba/render/optix/ray.cuh"
	.file	11 "/home/nroussel/rgl/mitsuba3/resources/ptx/../../src/shapes/optix/disk.cuh"
	.file	12 "/home/nroussel/rgl/mitsuba3/resources/ptx/../../src/shapes/optix/rectangle.cuh"
	.file	13 "/home/nroussel/rgl/mitsuba3/resources/ptx/../../src/shapes/optix/sphere.cuh"
	.file	14 "/usr/lib/gcc/x86_64-linux-gnu/9/include/stddef.h"
	.file	15 "/usr/local/cuda-11.7/bin/../targets/x86_64-linux/include/vector_functions.hpp"
	.file	16 "/usr/local/cuda-11.7/bin/../targets/x86_64-linux/include/crt/math_functions.hpp"
	.file	17 "/home/nroussel/rgl/nvidia-optix/NVIDIA-OptiX-SDK-7.5.0-linux64-x86_64/include/internal/optix_7_device_impl.h"
	.file	18 "/home/nroussel/rgl/mitsuba3/resources/ptx/../../include/mitsuba/render/optix/math.cuh"
	.file	19 "/usr/include/c++/9/cmath"
	.file	20 "/home/nroussel/rgl/nvidia-optix/NVIDIA-OptiX-SDK-7.5.0-linux64-x86_64/include/internal/optix_7_device_impl_transformations.h"
	.file	21 "/home/nroussel/rgl/mitsuba3/resources/ptx/../../src/shapes/optix/mesh.cuh"
	.file	22 "/usr/include/c++/9/bits/std_abs.h"
	.file	23 "/home/nroussel/rgl/mitsuba3/resources/ptx/../../src/render/optix/optix_rt.cu"
	.section	.debug_loc
	{
.b64 $L__tmp50
.b64 $L__tmp52
.b8 5
.b8 0
.b8 144
.b8 178
.b8 204
.b8 149
.b8 1
.b64 $L__tmp52
.b64 $L__func_end7
.b8 6
.b8 0
.b8 144
.b8 178
.b8 228
.b8 152
.b8 171
.b8 2
.b64 0
.b64 0
.b64 $L__tmp51
.b64 $L__tmp53
.b8 5
.b8 0
.b8 144
.b8 179
.b8 204
.b8 149
.b8 1
.b64 $L__tmp53
.b64 $L__func_end7
.b8 6
.b8 0
.b8 144
.b8 179
.b8 228
.b8 152
.b8 171
.b8 2
.b64 0
.b64 0
.b64 $L__tmp86
.b64 $L__tmp87
.b8 5
.b8 0
.b8 144
.b8 178
.b8 228
.b8 149
.b8 1
.b64 $L__tmp87
.b64 $L__tmp88
.b8 7
.b8 0
.b8 144
.b8 185
.b8 238
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp88
.b64 $L__tmp560
.b8 5
.b8 0
.b8 144
.b8 179
.b8 228
.b8 149
.b8 1
.b64 $L__tmp560
.b64 $L__tmp561
.b8 6
.b8 0
.b8 144
.b8 178
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp561
.b64 $L__func_end11
.b8 7
.b8 0
.b8 144
.b8 185
.b8 238
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp109
.b64 $L__tmp110
.b8 5
.b8 0
.b8 144
.b8 181
.b8 228
.b8 149
.b8 1
.b64 $L__tmp110
.b64 $L__tmp111
.b8 7
.b8 0
.b8 144
.b8 176
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp111
.b64 $L__tmp118
.b8 5
.b8 0
.b8 144
.b8 182
.b8 228
.b8 149
.b8 1
.b64 $L__tmp118
.b64 $L__tmp119
.b8 5
.b8 0
.b8 144
.b8 183
.b8 228
.b8 149
.b8 1
.b64 $L__tmp119
.b64 $L__func_end11
.b8 7
.b8 0
.b8 144
.b8 176
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp136
.b64 $L__tmp137
.b8 5
.b8 0
.b8 144
.b8 184
.b8 228
.b8 149
.b8 1
.b64 $L__tmp137
.b64 $L__tmp138
.b8 7
.b8 0
.b8 144
.b8 177
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp138
.b64 $L__tmp145
.b8 5
.b8 0
.b8 144
.b8 185
.b8 228
.b8 149
.b8 1
.b64 $L__tmp145
.b64 $L__tmp146
.b8 6
.b8 0
.b8 144
.b8 176
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp146
.b64 $L__func_end11
.b8 7
.b8 0
.b8 144
.b8 177
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp151
.b64 $L__tmp152
.b8 6
.b8 0
.b8 144
.b8 177
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp152
.b64 $L__tmp153
.b8 7
.b8 0
.b8 144
.b8 178
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp153
.b64 $L__tmp160
.b8 6
.b8 0
.b8 144
.b8 178
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp160
.b64 $L__tmp161
.b8 6
.b8 0
.b8 144
.b8 179
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp161
.b64 $L__func_end11
.b8 7
.b8 0
.b8 144
.b8 178
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp166
.b64 $L__tmp167
.b8 6
.b8 0
.b8 144
.b8 180
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp167
.b64 $L__tmp168
.b8 7
.b8 0
.b8 144
.b8 179
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp168
.b64 $L__tmp175
.b8 6
.b8 0
.b8 144
.b8 181
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp175
.b64 $L__tmp176
.b8 6
.b8 0
.b8 144
.b8 182
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp176
.b64 $L__func_end11
.b8 7
.b8 0
.b8 144
.b8 179
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp187
.b64 $L__tmp188
.b8 6
.b8 0
.b8 144
.b8 183
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp188
.b64 $L__tmp189
.b8 7
.b8 0
.b8 144
.b8 180
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp189
.b64 $L__tmp196
.b8 6
.b8 0
.b8 144
.b8 184
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp196
.b64 $L__tmp197
.b8 6
.b8 0
.b8 144
.b8 185
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp197
.b64 $L__func_end11
.b8 7
.b8 0
.b8 144
.b8 180
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp213
.b64 $L__tmp214
.b8 6
.b8 0
.b8 144
.b8 176
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp214
.b64 $L__tmp215
.b8 7
.b8 0
.b8 144
.b8 181
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp215
.b64 $L__tmp222
.b8 6
.b8 0
.b8 144
.b8 177
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp222
.b64 $L__tmp223
.b8 6
.b8 0
.b8 144
.b8 178
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp223
.b64 $L__func_end11
.b8 7
.b8 0
.b8 144
.b8 181
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp239
.b64 $L__tmp240
.b8 6
.b8 0
.b8 144
.b8 179
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp240
.b64 $L__tmp241
.b8 7
.b8 0
.b8 144
.b8 182
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp241
.b64 $L__tmp248
.b8 6
.b8 0
.b8 144
.b8 180
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp248
.b64 $L__tmp249
.b8 6
.b8 0
.b8 144
.b8 181
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp249
.b64 $L__func_end11
.b8 7
.b8 0
.b8 144
.b8 182
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp267
.b64 $L__tmp268
.b8 6
.b8 0
.b8 144
.b8 182
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp268
.b64 $L__tmp269
.b8 7
.b8 0
.b8 144
.b8 183
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp269
.b64 $L__tmp276
.b8 6
.b8 0
.b8 144
.b8 183
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp276
.b64 $L__tmp277
.b8 6
.b8 0
.b8 144
.b8 184
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp277
.b64 $L__func_end11
.b8 7
.b8 0
.b8 144
.b8 183
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp295
.b64 $L__tmp296
.b8 6
.b8 0
.b8 144
.b8 185
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp296
.b64 $L__tmp297
.b8 7
.b8 0
.b8 144
.b8 184
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp297
.b64 $L__tmp304
.b8 6
.b8 0
.b8 144
.b8 176
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp304
.b64 $L__tmp305
.b8 6
.b8 0
.b8 144
.b8 177
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp305
.b64 $L__func_end11
.b8 7
.b8 0
.b8 144
.b8 184
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp310
.b64 $L__tmp311
.b8 6
.b8 0
.b8 144
.b8 178
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp311
.b64 $L__tmp312
.b8 7
.b8 0
.b8 144
.b8 185
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp312
.b64 $L__tmp319
.b8 6
.b8 0
.b8 144
.b8 179
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp319
.b64 $L__tmp320
.b8 6
.b8 0
.b8 144
.b8 180
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp320
.b64 $L__func_end11
.b8 7
.b8 0
.b8 144
.b8 185
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp325
.b64 $L__tmp326
.b8 6
.b8 0
.b8 144
.b8 181
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp326
.b64 $L__tmp327
.b8 7
.b8 0
.b8 144
.b8 176
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp327
.b64 $L__tmp334
.b8 6
.b8 0
.b8 144
.b8 182
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp334
.b64 $L__tmp335
.b8 6
.b8 0
.b8 144
.b8 183
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp335
.b64 $L__func_end11
.b8 7
.b8 0
.b8 144
.b8 176
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp340
.b64 $L__tmp341
.b8 6
.b8 0
.b8 144
.b8 184
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp341
.b64 $L__tmp342
.b8 7
.b8 0
.b8 144
.b8 177
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp342
.b64 $L__tmp349
.b8 6
.b8 0
.b8 144
.b8 185
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp349
.b64 $L__tmp350
.b8 6
.b8 0
.b8 144
.b8 176
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp350
.b64 $L__func_end11
.b8 7
.b8 0
.b8 144
.b8 177
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp361
.b64 $L__tmp362
.b8 6
.b8 0
.b8 144
.b8 177
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp362
.b64 $L__tmp363
.b8 7
.b8 0
.b8 144
.b8 178
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp363
.b64 $L__tmp370
.b8 6
.b8 0
.b8 144
.b8 178
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp370
.b64 $L__tmp371
.b8 6
.b8 0
.b8 144
.b8 179
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp371
.b64 $L__func_end11
.b8 7
.b8 0
.b8 144
.b8 178
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp387
.b64 $L__tmp388
.b8 6
.b8 0
.b8 144
.b8 180
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp388
.b64 $L__tmp389
.b8 7
.b8 0
.b8 144
.b8 179
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp389
.b64 $L__tmp396
.b8 6
.b8 0
.b8 144
.b8 181
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp396
.b64 $L__tmp397
.b8 6
.b8 0
.b8 144
.b8 182
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp397
.b64 $L__func_end11
.b8 7
.b8 0
.b8 144
.b8 179
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp413
.b64 $L__tmp414
.b8 6
.b8 0
.b8 144
.b8 183
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp414
.b64 $L__tmp415
.b8 7
.b8 0
.b8 144
.b8 180
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp415
.b64 $L__tmp422
.b8 6
.b8 0
.b8 144
.b8 184
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp422
.b64 $L__tmp423
.b8 6
.b8 0
.b8 144
.b8 185
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp423
.b64 $L__func_end11
.b8 7
.b8 0
.b8 144
.b8 180
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp439
.b64 $L__tmp440
.b8 6
.b8 0
.b8 144
.b8 176
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp440
.b64 $L__tmp441
.b8 7
.b8 0
.b8 144
.b8 181
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp441
.b64 $L__tmp448
.b8 6
.b8 0
.b8 144
.b8 177
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp448
.b64 $L__tmp449
.b8 6
.b8 0
.b8 144
.b8 178
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp449
.b64 $L__func_end11
.b8 7
.b8 0
.b8 144
.b8 181
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp489
.b64 $L__tmp490
.b8 8
.b8 0
.b8 144
.b8 184
.b8 242
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp490
.b64 $L__tmp494
.b8 9
.b8 0
.b8 144
.b8 177
.b8 240
.b8 220
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp493
.b64 $L__tmp494
.b8 8
.b8 0
.b8 144
.b8 182
.b8 242
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp494
.b64 $L__func_end11
.b8 9
.b8 0
.b8 144
.b8 177
.b8 240
.b8 220
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp495
.b64 $L__tmp496
.b8 7
.b8 0
.b8 144
.b8 185
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp496
.b64 $L__tmp501
.b8 9
.b8 0
.b8 144
.b8 179
.b8 240
.b8 220
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp501
.b64 $L__tmp502
.b8 7
.b8 0
.b8 144
.b8 178
.b8 230
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp502
.b64 $L__tmp504
.b8 9
.b8 0
.b8 144
.b8 179
.b8 240
.b8 220
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp504
.b64 $L__func_end11
.b8 7
.b8 0
.b8 144
.b8 180
.b8 230
.b8 144
.b8 147
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp506
.b64 $L__tmp507
.b8 6
.b8 0
.b8 144
.b8 179
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp507
.b64 $L__tmp508
.b8 7
.b8 0
.b8 144
.b8 182
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp508
.b64 $L__tmp515
.b8 6
.b8 0
.b8 144
.b8 180
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp515
.b64 $L__tmp516
.b8 6
.b8 0
.b8 144
.b8 181
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp516
.b64 $L__func_end11
.b8 7
.b8 0
.b8 144
.b8 182
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp521
.b64 $L__tmp522
.b8 6
.b8 0
.b8 144
.b8 182
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp522
.b64 $L__tmp523
.b8 7
.b8 0
.b8 144
.b8 183
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp523
.b64 $L__tmp530
.b8 6
.b8 0
.b8 144
.b8 183
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp530
.b64 $L__tmp531
.b8 6
.b8 0
.b8 144
.b8 184
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp531
.b64 $L__func_end11
.b8 7
.b8 0
.b8 144
.b8 183
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp536
.b64 $L__tmp537
.b8 6
.b8 0
.b8 144
.b8 185
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp537
.b64 $L__tmp538
.b8 7
.b8 0
.b8 144
.b8 184
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp538
.b64 $L__tmp545
.b8 6
.b8 0
.b8 144
.b8 176
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp545
.b64 $L__tmp546
.b8 6
.b8 0
.b8 144
.b8 177
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp546
.b64 $L__func_end11
.b8 7
.b8 0
.b8 144
.b8 184
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp592
.b64 $L__tmp593
.b8 6
.b8 0
.b8 144
.b8 180
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp593
.b64 $L__tmp594
.b8 7
.b8 0
.b8 144
.b8 185
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp594
.b64 $L__tmp1066
.b8 6
.b8 0
.b8 144
.b8 181
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1066
.b64 $L__tmp1067
.b8 7
.b8 0
.b8 144
.b8 180
.b8 228
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp1067
.b64 $L__func_end11
.b8 7
.b8 0
.b8 144
.b8 185
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp615
.b64 $L__tmp616
.b8 6
.b8 0
.b8 144
.b8 183
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp616
.b64 $L__tmp617
.b8 7
.b8 0
.b8 144
.b8 176
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp617
.b64 $L__tmp624
.b8 6
.b8 0
.b8 144
.b8 184
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp624
.b64 $L__tmp625
.b8 6
.b8 0
.b8 144
.b8 185
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp625
.b64 $L__func_end11
.b8 7
.b8 0
.b8 144
.b8 176
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp642
.b64 $L__tmp643
.b8 6
.b8 0
.b8 144
.b8 176
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp643
.b64 $L__tmp644
.b8 7
.b8 0
.b8 144
.b8 177
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp644
.b64 $L__tmp651
.b8 6
.b8 0
.b8 144
.b8 177
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp651
.b64 $L__tmp652
.b8 6
.b8 0
.b8 144
.b8 178
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp652
.b64 $L__func_end11
.b8 7
.b8 0
.b8 144
.b8 177
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp657
.b64 $L__tmp658
.b8 6
.b8 0
.b8 144
.b8 179
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp658
.b64 $L__tmp659
.b8 7
.b8 0
.b8 144
.b8 178
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp659
.b64 $L__tmp666
.b8 6
.b8 0
.b8 144
.b8 180
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp666
.b64 $L__tmp667
.b8 6
.b8 0
.b8 144
.b8 181
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp667
.b64 $L__func_end11
.b8 7
.b8 0
.b8 144
.b8 178
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp672
.b64 $L__tmp673
.b8 6
.b8 0
.b8 144
.b8 182
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp673
.b64 $L__tmp674
.b8 7
.b8 0
.b8 144
.b8 179
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp674
.b64 $L__tmp681
.b8 6
.b8 0
.b8 144
.b8 183
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp681
.b64 $L__tmp682
.b8 6
.b8 0
.b8 144
.b8 184
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp682
.b64 $L__func_end11
.b8 7
.b8 0
.b8 144
.b8 179
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp693
.b64 $L__tmp694
.b8 6
.b8 0
.b8 144
.b8 185
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp694
.b64 $L__tmp695
.b8 7
.b8 0
.b8 144
.b8 180
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp695
.b64 $L__tmp702
.b8 6
.b8 0
.b8 144
.b8 176
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp702
.b64 $L__tmp703
.b8 6
.b8 0
.b8 144
.b8 177
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp703
.b64 $L__func_end11
.b8 7
.b8 0
.b8 144
.b8 180
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp719
.b64 $L__tmp720
.b8 6
.b8 0
.b8 144
.b8 178
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp720
.b64 $L__tmp721
.b8 7
.b8 0
.b8 144
.b8 181
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp721
.b64 $L__tmp728
.b8 6
.b8 0
.b8 144
.b8 179
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp728
.b64 $L__tmp729
.b8 6
.b8 0
.b8 144
.b8 180
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp729
.b64 $L__func_end11
.b8 7
.b8 0
.b8 144
.b8 181
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp745
.b64 $L__tmp746
.b8 6
.b8 0
.b8 144
.b8 181
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp746
.b64 $L__tmp747
.b8 7
.b8 0
.b8 144
.b8 182
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp747
.b64 $L__tmp754
.b8 6
.b8 0
.b8 144
.b8 182
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp754
.b64 $L__tmp755
.b8 6
.b8 0
.b8 144
.b8 183
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp755
.b64 $L__func_end11
.b8 7
.b8 0
.b8 144
.b8 182
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp773
.b64 $L__tmp774
.b8 6
.b8 0
.b8 144
.b8 184
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp774
.b64 $L__tmp775
.b8 7
.b8 0
.b8 144
.b8 183
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp775
.b64 $L__tmp782
.b8 6
.b8 0
.b8 144
.b8 185
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp782
.b64 $L__tmp783
.b8 6
.b8 0
.b8 144
.b8 176
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp783
.b64 $L__func_end11
.b8 7
.b8 0
.b8 144
.b8 183
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp801
.b64 $L__tmp802
.b8 6
.b8 0
.b8 144
.b8 177
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp802
.b64 $L__tmp803
.b8 7
.b8 0
.b8 144
.b8 184
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp803
.b64 $L__tmp810
.b8 6
.b8 0
.b8 144
.b8 178
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp810
.b64 $L__tmp811
.b8 6
.b8 0
.b8 144
.b8 179
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp811
.b64 $L__func_end11
.b8 7
.b8 0
.b8 144
.b8 184
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp816
.b64 $L__tmp817
.b8 6
.b8 0
.b8 144
.b8 180
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp817
.b64 $L__tmp818
.b8 7
.b8 0
.b8 144
.b8 185
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp818
.b64 $L__tmp825
.b8 6
.b8 0
.b8 144
.b8 181
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp825
.b64 $L__tmp826
.b8 6
.b8 0
.b8 144
.b8 182
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp826
.b64 $L__func_end11
.b8 7
.b8 0
.b8 144
.b8 185
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp831
.b64 $L__tmp832
.b8 6
.b8 0
.b8 144
.b8 183
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp832
.b64 $L__tmp833
.b8 7
.b8 0
.b8 144
.b8 176
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp833
.b64 $L__tmp840
.b8 6
.b8 0
.b8 144
.b8 184
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp840
.b64 $L__tmp841
.b8 6
.b8 0
.b8 144
.b8 185
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp841
.b64 $L__func_end11
.b8 7
.b8 0
.b8 144
.b8 176
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp846
.b64 $L__tmp847
.b8 7
.b8 0
.b8 144
.b8 176
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp847
.b64 $L__tmp848
.b8 7
.b8 0
.b8 144
.b8 177
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp848
.b64 $L__tmp855
.b8 7
.b8 0
.b8 144
.b8 177
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp855
.b64 $L__tmp856
.b8 7
.b8 0
.b8 144
.b8 178
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp856
.b64 $L__func_end11
.b8 7
.b8 0
.b8 144
.b8 177
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp867
.b64 $L__tmp868
.b8 7
.b8 0
.b8 144
.b8 179
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp868
.b64 $L__tmp869
.b8 7
.b8 0
.b8 144
.b8 178
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp869
.b64 $L__tmp876
.b8 7
.b8 0
.b8 144
.b8 180
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp876
.b64 $L__tmp877
.b8 7
.b8 0
.b8 144
.b8 181
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp877
.b64 $L__func_end11
.b8 7
.b8 0
.b8 144
.b8 178
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp893
.b64 $L__tmp894
.b8 7
.b8 0
.b8 144
.b8 182
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp894
.b64 $L__tmp895
.b8 7
.b8 0
.b8 144
.b8 179
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp895
.b64 $L__tmp902
.b8 7
.b8 0
.b8 144
.b8 183
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp902
.b64 $L__tmp903
.b8 7
.b8 0
.b8 144
.b8 184
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp903
.b64 $L__func_end11
.b8 7
.b8 0
.b8 144
.b8 179
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp919
.b64 $L__tmp920
.b8 7
.b8 0
.b8 144
.b8 185
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp920
.b64 $L__tmp921
.b8 7
.b8 0
.b8 144
.b8 180
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp921
.b64 $L__tmp928
.b8 7
.b8 0
.b8 144
.b8 176
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp928
.b64 $L__tmp929
.b8 7
.b8 0
.b8 144
.b8 177
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp929
.b64 $L__func_end11
.b8 7
.b8 0
.b8 144
.b8 180
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp945
.b64 $L__tmp946
.b8 7
.b8 0
.b8 144
.b8 178
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp946
.b64 $L__tmp947
.b8 7
.b8 0
.b8 144
.b8 181
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp947
.b64 $L__tmp954
.b8 7
.b8 0
.b8 144
.b8 179
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp954
.b64 $L__tmp955
.b8 7
.b8 0
.b8 144
.b8 180
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp955
.b64 $L__func_end11
.b8 7
.b8 0
.b8 144
.b8 181
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp995
.b64 $L__tmp996
.b8 8
.b8 0
.b8 144
.b8 176
.b8 240
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp996
.b64 $L__tmp1000
.b8 9
.b8 0
.b8 144
.b8 180
.b8 240
.b8 220
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp999
.b64 $L__tmp1000
.b8 8
.b8 0
.b8 144
.b8 184
.b8 238
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp1000
.b64 $L__func_end11
.b8 9
.b8 0
.b8 144
.b8 180
.b8 240
.b8 220
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp1001
.b64 $L__tmp1002
.b8 7
.b8 0
.b8 144
.b8 183
.b8 236
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp1002
.b64 $L__tmp1007
.b8 9
.b8 0
.b8 144
.b8 182
.b8 240
.b8 220
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp1007
.b64 $L__tmp1008
.b8 7
.b8 0
.b8 144
.b8 176
.b8 238
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp1008
.b64 $L__tmp1010
.b8 9
.b8 0
.b8 144
.b8 182
.b8 240
.b8 220
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp1010
.b64 $L__func_end11
.b8 7
.b8 0
.b8 144
.b8 178
.b8 238
.b8 144
.b8 147
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp1012
.b64 $L__tmp1013
.b8 7
.b8 0
.b8 144
.b8 181
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp1013
.b64 $L__tmp1014
.b8 7
.b8 0
.b8 144
.b8 182
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp1014
.b64 $L__tmp1021
.b8 7
.b8 0
.b8 144
.b8 182
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp1021
.b64 $L__tmp1022
.b8 7
.b8 0
.b8 144
.b8 183
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp1022
.b64 $L__func_end11
.b8 7
.b8 0
.b8 144
.b8 182
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp1027
.b64 $L__tmp1028
.b8 7
.b8 0
.b8 144
.b8 184
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp1028
.b64 $L__tmp1029
.b8 7
.b8 0
.b8 144
.b8 183
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp1029
.b64 $L__tmp1036
.b8 7
.b8 0
.b8 144
.b8 185
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp1036
.b64 $L__tmp1037
.b8 7
.b8 0
.b8 144
.b8 176
.b8 228
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp1037
.b64 $L__func_end11
.b8 7
.b8 0
.b8 144
.b8 183
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp1042
.b64 $L__tmp1043
.b8 7
.b8 0
.b8 144
.b8 177
.b8 228
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp1043
.b64 $L__tmp1044
.b8 7
.b8 0
.b8 144
.b8 184
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp1044
.b64 $L__tmp1051
.b8 7
.b8 0
.b8 144
.b8 178
.b8 228
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp1051
.b64 $L__tmp1052
.b8 7
.b8 0
.b8 144
.b8 179
.b8 228
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp1052
.b64 $L__func_end11
.b8 7
.b8 0
.b8 144
.b8 184
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp1088
.b64 $L__tmp1089
.b8 7
.b8 0
.b8 144
.b8 176
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp1089
.b64 $L__tmp1090
.b8 9
.b8 0
.b8 144
.b8 183
.b8 240
.b8 220
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp1090
.b64 $L__tmp1093
.b8 7
.b8 0
.b8 144
.b8 177
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp1093
.b64 $L__tmp1094
.b8 7
.b8 0
.b8 144
.b8 178
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp1094
.b64 $L__func_end11
.b8 9
.b8 0
.b8 144
.b8 183
.b8 240
.b8 220
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp1097
.b64 $L__tmp1098
.b8 7
.b8 0
.b8 144
.b8 179
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp1098
.b64 $L__tmp1099
.b8 9
.b8 0
.b8 144
.b8 184
.b8 240
.b8 220
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp1099
.b64 $L__tmp1106
.b8 7
.b8 0
.b8 144
.b8 180
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp1106
.b64 $L__tmp1107
.b8 7
.b8 0
.b8 144
.b8 182
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp1107
.b64 $L__func_end11
.b8 9
.b8 0
.b8 144
.b8 184
.b8 240
.b8 220
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp1111
.b64 $L__tmp1112
.b8 7
.b8 0
.b8 144
.b8 183
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp1112
.b64 $L__tmp1113
.b8 9
.b8 0
.b8 144
.b8 185
.b8 240
.b8 220
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp1113
.b64 $L__tmp1116
.b8 7
.b8 0
.b8 144
.b8 184
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp1116
.b64 $L__tmp1117
.b8 7
.b8 0
.b8 144
.b8 185
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp1117
.b64 $L__func_end11
.b8 9
.b8 0
.b8 144
.b8 185
.b8 240
.b8 220
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp1133
.b64 $L__tmp1134
.b8 7
.b8 0
.b8 144
.b8 181
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp1134
.b64 $L__tmp1135
.b8 9
.b8 0
.b8 144
.b8 176
.b8 242
.b8 220
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp1135
.b64 $L__tmp1161
.b8 7
.b8 0
.b8 144
.b8 182
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp1161
.b64 $L__tmp1162
.b8 8
.b8 0
.b8 144
.b8 183
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp1162
.b64 $L__func_end11
.b8 9
.b8 0
.b8 144
.b8 176
.b8 242
.b8 220
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp1145
.b64 $L__tmp1146
.b8 8
.b8 0
.b8 144
.b8 178
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp1146
.b64 $L__tmp1147
.b8 9
.b8 0
.b8 144
.b8 177
.b8 242
.b8 220
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp1147
.b64 $L__tmp1156
.b8 8
.b8 0
.b8 144
.b8 179
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp1156
.b64 $L__tmp1157
.b8 8
.b8 0
.b8 144
.b8 182
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp1157
.b64 $L__func_end11
.b8 9
.b8 0
.b8 144
.b8 177
.b8 242
.b8 220
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp1186
.b64 $L__tmp1187
.b8 8
.b8 0
.b8 144
.b8 177
.b8 226
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp1187
.b64 $L__tmp1188
.b8 9
.b8 0
.b8 144
.b8 178
.b8 242
.b8 220
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp1188
.b64 $L__tmp1191
.b8 8
.b8 0
.b8 144
.b8 178
.b8 226
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp1191
.b64 $L__tmp1192
.b8 8
.b8 0
.b8 144
.b8 179
.b8 226
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp1192
.b64 $L__func_end11
.b8 9
.b8 0
.b8 144
.b8 178
.b8 242
.b8 220
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp1195
.b64 $L__tmp1196
.b8 8
.b8 0
.b8 144
.b8 180
.b8 226
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp1196
.b64 $L__tmp1197
.b8 9
.b8 0
.b8 144
.b8 179
.b8 242
.b8 220
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp1197
.b64 $L__tmp1200
.b8 8
.b8 0
.b8 144
.b8 181
.b8 226
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp1200
.b64 $L__tmp1201
.b8 8
.b8 0
.b8 144
.b8 182
.b8 226
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp1201
.b64 $L__func_end11
.b8 9
.b8 0
.b8 144
.b8 179
.b8 242
.b8 220
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp1204
.b64 $L__tmp1205
.b8 8
.b8 0
.b8 144
.b8 183
.b8 226
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp1205
.b64 $L__tmp1206
.b8 9
.b8 0
.b8 144
.b8 180
.b8 242
.b8 220
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp1206
.b64 $L__tmp1232
.b8 8
.b8 0
.b8 144
.b8 184
.b8 226
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp1232
.b64 $L__tmp1233
.b8 8
.b8 0
.b8 144
.b8 185
.b8 228
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp1233
.b64 $L__func_end11
.b8 9
.b8 0
.b8 144
.b8 180
.b8 242
.b8 220
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp1216
.b64 $L__tmp1217
.b8 8
.b8 0
.b8 144
.b8 180
.b8 228
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp1217
.b64 $L__tmp1218
.b8 9
.b8 0
.b8 144
.b8 181
.b8 242
.b8 220
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp1218
.b64 $L__tmp1227
.b8 8
.b8 0
.b8 144
.b8 181
.b8 228
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp1227
.b64 $L__tmp1228
.b8 8
.b8 0
.b8 144
.b8 184
.b8 228
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp1228
.b64 $L__func_end11
.b8 9
.b8 0
.b8 144
.b8 181
.b8 242
.b8 220
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp1300
.b64 $L__tmp1302
.b8 6
.b8 0
.b8 144
.b8 178
.b8 234
.b8 152
.b8 171
.b8 2
.b64 $L__tmp1302
.b64 $L__func_end11
.b8 8
.b8 0
.b8 144
.b8 185
.b8 224
.b8 208
.b8 145
.b8 227
.b8 172
.b8 9
.b64 0
.b64 0
.b64 $L__tmp1301
.b64 $L__tmp1303
.b8 6
.b8 0
.b8 144
.b8 179
.b8 234
.b8 152
.b8 171
.b8 2
.b64 $L__tmp1303
.b64 $L__func_end11
.b8 8
.b8 0
.b8 144
.b8 176
.b8 226
.b8 208
.b8 145
.b8 227
.b8 172
.b8 9
.b64 0
.b64 0
.b64 $L__tmp1336
.b64 $L__tmp1337
.b8 5
.b8 0
.b8 144
.b8 178
.b8 228
.b8 149
.b8 1
.b64 $L__tmp1337
.b64 $L__tmp1338
.b8 7
.b8 0
.b8 144
.b8 178
.b8 226
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp1338
.b64 $L__tmp1810
.b8 5
.b8 0
.b8 144
.b8 179
.b8 228
.b8 149
.b8 1
.b64 $L__tmp1810
.b64 $L__tmp1811
.b8 6
.b8 0
.b8 144
.b8 178
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1811
.b64 $L__func_end12
.b8 7
.b8 0
.b8 144
.b8 178
.b8 226
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp1359
.b64 $L__tmp1360
.b8 5
.b8 0
.b8 144
.b8 181
.b8 228
.b8 149
.b8 1
.b64 $L__tmp1360
.b64 $L__tmp1361
.b8 7
.b8 0
.b8 144
.b8 179
.b8 226
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp1361
.b64 $L__tmp1368
.b8 5
.b8 0
.b8 144
.b8 182
.b8 228
.b8 149
.b8 1
.b64 $L__tmp1368
.b64 $L__tmp1369
.b8 5
.b8 0
.b8 144
.b8 183
.b8 228
.b8 149
.b8 1
.b64 $L__tmp1369
.b64 $L__func_end12
.b8 7
.b8 0
.b8 144
.b8 179
.b8 226
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp1386
.b64 $L__tmp1387
.b8 5
.b8 0
.b8 144
.b8 184
.b8 228
.b8 149
.b8 1
.b64 $L__tmp1387
.b64 $L__tmp1388
.b8 7
.b8 0
.b8 144
.b8 180
.b8 226
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp1388
.b64 $L__tmp1395
.b8 5
.b8 0
.b8 144
.b8 185
.b8 228
.b8 149
.b8 1
.b64 $L__tmp1395
.b64 $L__tmp1396
.b8 6
.b8 0
.b8 144
.b8 176
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1396
.b64 $L__func_end12
.b8 7
.b8 0
.b8 144
.b8 180
.b8 226
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp1401
.b64 $L__tmp1402
.b8 6
.b8 0
.b8 144
.b8 177
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1402
.b64 $L__tmp1403
.b8 7
.b8 0
.b8 144
.b8 181
.b8 226
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp1403
.b64 $L__tmp1410
.b8 6
.b8 0
.b8 144
.b8 178
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1410
.b64 $L__tmp1411
.b8 6
.b8 0
.b8 144
.b8 179
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1411
.b64 $L__func_end12
.b8 7
.b8 0
.b8 144
.b8 181
.b8 226
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp1416
.b64 $L__tmp1417
.b8 6
.b8 0
.b8 144
.b8 180
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1417
.b64 $L__tmp1418
.b8 7
.b8 0
.b8 144
.b8 182
.b8 226
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp1418
.b64 $L__tmp1425
.b8 6
.b8 0
.b8 144
.b8 181
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1425
.b64 $L__tmp1426
.b8 6
.b8 0
.b8 144
.b8 182
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1426
.b64 $L__func_end12
.b8 7
.b8 0
.b8 144
.b8 182
.b8 226
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp1437
.b64 $L__tmp1438
.b8 6
.b8 0
.b8 144
.b8 183
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1438
.b64 $L__tmp1439
.b8 7
.b8 0
.b8 144
.b8 183
.b8 226
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp1439
.b64 $L__tmp1446
.b8 6
.b8 0
.b8 144
.b8 184
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1446
.b64 $L__tmp1447
.b8 6
.b8 0
.b8 144
.b8 185
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1447
.b64 $L__func_end12
.b8 7
.b8 0
.b8 144
.b8 183
.b8 226
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp1463
.b64 $L__tmp1464
.b8 6
.b8 0
.b8 144
.b8 176
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1464
.b64 $L__tmp1465
.b8 7
.b8 0
.b8 144
.b8 184
.b8 226
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp1465
.b64 $L__tmp1472
.b8 6
.b8 0
.b8 144
.b8 177
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1472
.b64 $L__tmp1473
.b8 6
.b8 0
.b8 144
.b8 178
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1473
.b64 $L__func_end12
.b8 7
.b8 0
.b8 144
.b8 184
.b8 226
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp1489
.b64 $L__tmp1490
.b8 6
.b8 0
.b8 144
.b8 179
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1490
.b64 $L__tmp1491
.b8 7
.b8 0
.b8 144
.b8 185
.b8 226
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp1491
.b64 $L__tmp1498
.b8 6
.b8 0
.b8 144
.b8 180
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1498
.b64 $L__tmp1499
.b8 6
.b8 0
.b8 144
.b8 181
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1499
.b64 $L__func_end12
.b8 7
.b8 0
.b8 144
.b8 185
.b8 226
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp1517
.b64 $L__tmp1518
.b8 6
.b8 0
.b8 144
.b8 182
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1518
.b64 $L__tmp1519
.b8 7
.b8 0
.b8 144
.b8 176
.b8 228
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp1519
.b64 $L__tmp1526
.b8 6
.b8 0
.b8 144
.b8 183
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1526
.b64 $L__tmp1527
.b8 6
.b8 0
.b8 144
.b8 184
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1527
.b64 $L__func_end12
.b8 7
.b8 0
.b8 144
.b8 176
.b8 228
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp1545
.b64 $L__tmp1546
.b8 6
.b8 0
.b8 144
.b8 185
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1546
.b64 $L__tmp1547
.b8 7
.b8 0
.b8 144
.b8 177
.b8 228
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp1547
.b64 $L__tmp1554
.b8 6
.b8 0
.b8 144
.b8 176
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1554
.b64 $L__tmp1555
.b8 6
.b8 0
.b8 144
.b8 177
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1555
.b64 $L__func_end12
.b8 7
.b8 0
.b8 144
.b8 177
.b8 228
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp1560
.b64 $L__tmp1561
.b8 6
.b8 0
.b8 144
.b8 178
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1561
.b64 $L__tmp1562
.b8 7
.b8 0
.b8 144
.b8 178
.b8 228
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp1562
.b64 $L__tmp1569
.b8 6
.b8 0
.b8 144
.b8 179
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1569
.b64 $L__tmp1570
.b8 6
.b8 0
.b8 144
.b8 180
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1570
.b64 $L__func_end12
.b8 7
.b8 0
.b8 144
.b8 178
.b8 228
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp1575
.b64 $L__tmp1576
.b8 6
.b8 0
.b8 144
.b8 181
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1576
.b64 $L__tmp1577
.b8 7
.b8 0
.b8 144
.b8 179
.b8 228
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp1577
.b64 $L__tmp1584
.b8 6
.b8 0
.b8 144
.b8 182
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1584
.b64 $L__tmp1585
.b8 6
.b8 0
.b8 144
.b8 183
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1585
.b64 $L__func_end12
.b8 7
.b8 0
.b8 144
.b8 179
.b8 228
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp1590
.b64 $L__tmp1591
.b8 6
.b8 0
.b8 144
.b8 184
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1591
.b64 $L__tmp1592
.b8 7
.b8 0
.b8 144
.b8 180
.b8 228
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp1592
.b64 $L__tmp1599
.b8 6
.b8 0
.b8 144
.b8 185
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1599
.b64 $L__tmp1600
.b8 6
.b8 0
.b8 144
.b8 176
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1600
.b64 $L__func_end12
.b8 7
.b8 0
.b8 144
.b8 180
.b8 228
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp1611
.b64 $L__tmp1612
.b8 6
.b8 0
.b8 144
.b8 177
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1612
.b64 $L__tmp1613
.b8 7
.b8 0
.b8 144
.b8 181
.b8 228
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp1613
.b64 $L__tmp1620
.b8 6
.b8 0
.b8 144
.b8 178
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1620
.b64 $L__tmp1621
.b8 6
.b8 0
.b8 144
.b8 179
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1621
.b64 $L__func_end12
.b8 7
.b8 0
.b8 144
.b8 181
.b8 228
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp1637
.b64 $L__tmp1638
.b8 6
.b8 0
.b8 144
.b8 180
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1638
.b64 $L__tmp1639
.b8 7
.b8 0
.b8 144
.b8 182
.b8 228
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp1639
.b64 $L__tmp1646
.b8 6
.b8 0
.b8 144
.b8 181
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1646
.b64 $L__tmp1647
.b8 6
.b8 0
.b8 144
.b8 182
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1647
.b64 $L__func_end12
.b8 7
.b8 0
.b8 144
.b8 182
.b8 228
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp1663
.b64 $L__tmp1664
.b8 6
.b8 0
.b8 144
.b8 183
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1664
.b64 $L__tmp1665
.b8 7
.b8 0
.b8 144
.b8 183
.b8 228
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp1665
.b64 $L__tmp1672
.b8 6
.b8 0
.b8 144
.b8 184
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1672
.b64 $L__tmp1673
.b8 6
.b8 0
.b8 144
.b8 185
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1673
.b64 $L__func_end12
.b8 7
.b8 0
.b8 144
.b8 183
.b8 228
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp1689
.b64 $L__tmp1690
.b8 6
.b8 0
.b8 144
.b8 176
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1690
.b64 $L__tmp1691
.b8 7
.b8 0
.b8 144
.b8 184
.b8 228
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp1691
.b64 $L__tmp1698
.b8 6
.b8 0
.b8 144
.b8 177
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1698
.b64 $L__tmp1699
.b8 6
.b8 0
.b8 144
.b8 178
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1699
.b64 $L__func_end12
.b8 7
.b8 0
.b8 144
.b8 184
.b8 228
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp1739
.b64 $L__tmp1740
.b8 8
.b8 0
.b8 144
.b8 183
.b8 232
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp1740
.b64 $L__tmp1744
.b8 9
.b8 0
.b8 144
.b8 176
.b8 224
.b8 212
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp1743
.b64 $L__tmp1744
.b8 8
.b8 0
.b8 144
.b8 181
.b8 232
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp1744
.b64 $L__func_end12
.b8 9
.b8 0
.b8 144
.b8 176
.b8 224
.b8 212
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp1745
.b64 $L__tmp1746
.b8 7
.b8 0
.b8 144
.b8 184
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp1746
.b64 $L__tmp1751
.b8 9
.b8 0
.b8 144
.b8 178
.b8 224
.b8 212
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp1751
.b64 $L__tmp1752
.b8 7
.b8 0
.b8 144
.b8 177
.b8 230
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp1752
.b64 $L__tmp1754
.b8 9
.b8 0
.b8 144
.b8 178
.b8 224
.b8 212
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp1754
.b64 $L__func_end12
.b8 7
.b8 0
.b8 144
.b8 179
.b8 230
.b8 144
.b8 147
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp1756
.b64 $L__tmp1757
.b8 6
.b8 0
.b8 144
.b8 179
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1757
.b64 $L__tmp1758
.b8 7
.b8 0
.b8 144
.b8 185
.b8 228
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp1758
.b64 $L__tmp1765
.b8 6
.b8 0
.b8 144
.b8 180
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1765
.b64 $L__tmp1766
.b8 6
.b8 0
.b8 144
.b8 181
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1766
.b64 $L__func_end12
.b8 7
.b8 0
.b8 144
.b8 185
.b8 228
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp1771
.b64 $L__tmp1772
.b8 6
.b8 0
.b8 144
.b8 182
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1772
.b64 $L__tmp1773
.b8 7
.b8 0
.b8 144
.b8 176
.b8 230
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp1773
.b64 $L__tmp1780
.b8 6
.b8 0
.b8 144
.b8 183
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1780
.b64 $L__tmp1781
.b8 6
.b8 0
.b8 144
.b8 184
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1781
.b64 $L__func_end12
.b8 7
.b8 0
.b8 144
.b8 176
.b8 230
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp1786
.b64 $L__tmp1787
.b8 6
.b8 0
.b8 144
.b8 185
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1787
.b64 $L__tmp1788
.b8 7
.b8 0
.b8 144
.b8 177
.b8 230
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp1788
.b64 $L__tmp1795
.b8 6
.b8 0
.b8 144
.b8 176
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1795
.b64 $L__tmp1796
.b8 6
.b8 0
.b8 144
.b8 177
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1796
.b64 $L__func_end12
.b8 7
.b8 0
.b8 144
.b8 177
.b8 230
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp1842
.b64 $L__tmp1843
.b8 6
.b8 0
.b8 144
.b8 180
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1843
.b64 $L__tmp1844
.b8 7
.b8 0
.b8 144
.b8 178
.b8 230
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp1844
.b64 $L__tmp2316
.b8 6
.b8 0
.b8 144
.b8 181
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2316
.b64 $L__tmp2317
.b8 7
.b8 0
.b8 144
.b8 180
.b8 228
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2317
.b64 $L__func_end12
.b8 7
.b8 0
.b8 144
.b8 178
.b8 230
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp1865
.b64 $L__tmp1866
.b8 6
.b8 0
.b8 144
.b8 183
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1866
.b64 $L__tmp1867
.b8 7
.b8 0
.b8 144
.b8 179
.b8 230
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp1867
.b64 $L__tmp1874
.b8 6
.b8 0
.b8 144
.b8 184
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1874
.b64 $L__tmp1875
.b8 6
.b8 0
.b8 144
.b8 185
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1875
.b64 $L__func_end12
.b8 7
.b8 0
.b8 144
.b8 179
.b8 230
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp1892
.b64 $L__tmp1893
.b8 6
.b8 0
.b8 144
.b8 176
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1893
.b64 $L__tmp1894
.b8 7
.b8 0
.b8 144
.b8 180
.b8 230
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp1894
.b64 $L__tmp1901
.b8 6
.b8 0
.b8 144
.b8 177
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1901
.b64 $L__tmp1902
.b8 6
.b8 0
.b8 144
.b8 178
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1902
.b64 $L__func_end12
.b8 7
.b8 0
.b8 144
.b8 180
.b8 230
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp1907
.b64 $L__tmp1908
.b8 6
.b8 0
.b8 144
.b8 179
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1908
.b64 $L__tmp1909
.b8 7
.b8 0
.b8 144
.b8 181
.b8 230
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp1909
.b64 $L__tmp1916
.b8 6
.b8 0
.b8 144
.b8 180
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1916
.b64 $L__tmp1917
.b8 6
.b8 0
.b8 144
.b8 181
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1917
.b64 $L__func_end12
.b8 7
.b8 0
.b8 144
.b8 181
.b8 230
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp1922
.b64 $L__tmp1923
.b8 6
.b8 0
.b8 144
.b8 182
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1923
.b64 $L__tmp1924
.b8 7
.b8 0
.b8 144
.b8 182
.b8 230
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp1924
.b64 $L__tmp1931
.b8 6
.b8 0
.b8 144
.b8 183
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1931
.b64 $L__tmp1932
.b8 6
.b8 0
.b8 144
.b8 184
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1932
.b64 $L__func_end12
.b8 7
.b8 0
.b8 144
.b8 182
.b8 230
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp1943
.b64 $L__tmp1944
.b8 6
.b8 0
.b8 144
.b8 185
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1944
.b64 $L__tmp1945
.b8 7
.b8 0
.b8 144
.b8 183
.b8 230
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp1945
.b64 $L__tmp1952
.b8 6
.b8 0
.b8 144
.b8 176
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1952
.b64 $L__tmp1953
.b8 6
.b8 0
.b8 144
.b8 177
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1953
.b64 $L__func_end12
.b8 7
.b8 0
.b8 144
.b8 183
.b8 230
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp1969
.b64 $L__tmp1970
.b8 6
.b8 0
.b8 144
.b8 178
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1970
.b64 $L__tmp1971
.b8 7
.b8 0
.b8 144
.b8 184
.b8 230
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp1971
.b64 $L__tmp1978
.b8 6
.b8 0
.b8 144
.b8 179
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1978
.b64 $L__tmp1979
.b8 6
.b8 0
.b8 144
.b8 180
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1979
.b64 $L__func_end12
.b8 7
.b8 0
.b8 144
.b8 184
.b8 230
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp1995
.b64 $L__tmp1996
.b8 6
.b8 0
.b8 144
.b8 181
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp1996
.b64 $L__tmp1997
.b8 7
.b8 0
.b8 144
.b8 185
.b8 230
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp1997
.b64 $L__tmp2004
.b8 6
.b8 0
.b8 144
.b8 182
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2004
.b64 $L__tmp2005
.b8 6
.b8 0
.b8 144
.b8 183
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2005
.b64 $L__func_end12
.b8 7
.b8 0
.b8 144
.b8 185
.b8 230
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp2023
.b64 $L__tmp2024
.b8 6
.b8 0
.b8 144
.b8 184
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2024
.b64 $L__tmp2025
.b8 7
.b8 0
.b8 144
.b8 176
.b8 232
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2025
.b64 $L__tmp2032
.b8 6
.b8 0
.b8 144
.b8 185
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2032
.b64 $L__tmp2033
.b8 6
.b8 0
.b8 144
.b8 176
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2033
.b64 $L__func_end12
.b8 7
.b8 0
.b8 144
.b8 176
.b8 232
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp2051
.b64 $L__tmp2052
.b8 6
.b8 0
.b8 144
.b8 177
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2052
.b64 $L__tmp2053
.b8 7
.b8 0
.b8 144
.b8 177
.b8 232
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2053
.b64 $L__tmp2060
.b8 6
.b8 0
.b8 144
.b8 178
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2060
.b64 $L__tmp2061
.b8 6
.b8 0
.b8 144
.b8 179
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2061
.b64 $L__func_end12
.b8 7
.b8 0
.b8 144
.b8 177
.b8 232
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp2066
.b64 $L__tmp2067
.b8 6
.b8 0
.b8 144
.b8 180
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2067
.b64 $L__tmp2068
.b8 7
.b8 0
.b8 144
.b8 178
.b8 232
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2068
.b64 $L__tmp2075
.b8 6
.b8 0
.b8 144
.b8 181
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2075
.b64 $L__tmp2076
.b8 6
.b8 0
.b8 144
.b8 182
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2076
.b64 $L__func_end12
.b8 7
.b8 0
.b8 144
.b8 178
.b8 232
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp2081
.b64 $L__tmp2082
.b8 6
.b8 0
.b8 144
.b8 183
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2082
.b64 $L__tmp2083
.b8 7
.b8 0
.b8 144
.b8 179
.b8 232
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2083
.b64 $L__tmp2090
.b8 6
.b8 0
.b8 144
.b8 184
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2090
.b64 $L__tmp2091
.b8 6
.b8 0
.b8 144
.b8 185
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2091
.b64 $L__func_end12
.b8 7
.b8 0
.b8 144
.b8 179
.b8 232
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp2096
.b64 $L__tmp2097
.b8 7
.b8 0
.b8 144
.b8 176
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2097
.b64 $L__tmp2098
.b8 7
.b8 0
.b8 144
.b8 180
.b8 232
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2098
.b64 $L__tmp2105
.b8 7
.b8 0
.b8 144
.b8 177
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2105
.b64 $L__tmp2106
.b8 7
.b8 0
.b8 144
.b8 178
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2106
.b64 $L__func_end12
.b8 7
.b8 0
.b8 144
.b8 180
.b8 232
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp2117
.b64 $L__tmp2118
.b8 7
.b8 0
.b8 144
.b8 179
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2118
.b64 $L__tmp2119
.b8 7
.b8 0
.b8 144
.b8 181
.b8 232
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2119
.b64 $L__tmp2126
.b8 7
.b8 0
.b8 144
.b8 180
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2126
.b64 $L__tmp2127
.b8 7
.b8 0
.b8 144
.b8 181
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2127
.b64 $L__func_end12
.b8 7
.b8 0
.b8 144
.b8 181
.b8 232
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp2143
.b64 $L__tmp2144
.b8 7
.b8 0
.b8 144
.b8 182
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2144
.b64 $L__tmp2145
.b8 7
.b8 0
.b8 144
.b8 182
.b8 232
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2145
.b64 $L__tmp2152
.b8 7
.b8 0
.b8 144
.b8 183
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2152
.b64 $L__tmp2153
.b8 7
.b8 0
.b8 144
.b8 184
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2153
.b64 $L__func_end12
.b8 7
.b8 0
.b8 144
.b8 182
.b8 232
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp2169
.b64 $L__tmp2170
.b8 7
.b8 0
.b8 144
.b8 185
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2170
.b64 $L__tmp2171
.b8 7
.b8 0
.b8 144
.b8 183
.b8 232
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2171
.b64 $L__tmp2178
.b8 7
.b8 0
.b8 144
.b8 176
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2178
.b64 $L__tmp2179
.b8 7
.b8 0
.b8 144
.b8 177
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2179
.b64 $L__func_end12
.b8 7
.b8 0
.b8 144
.b8 183
.b8 232
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp2195
.b64 $L__tmp2196
.b8 7
.b8 0
.b8 144
.b8 178
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2196
.b64 $L__tmp2197
.b8 7
.b8 0
.b8 144
.b8 184
.b8 232
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2197
.b64 $L__tmp2204
.b8 7
.b8 0
.b8 144
.b8 179
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2204
.b64 $L__tmp2205
.b8 7
.b8 0
.b8 144
.b8 180
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2205
.b64 $L__func_end12
.b8 7
.b8 0
.b8 144
.b8 184
.b8 232
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp2245
.b64 $L__tmp2246
.b8 8
.b8 0
.b8 144
.b8 185
.b8 228
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp2246
.b64 $L__tmp2250
.b8 9
.b8 0
.b8 144
.b8 179
.b8 224
.b8 212
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp2249
.b64 $L__tmp2250
.b8 8
.b8 0
.b8 144
.b8 183
.b8 228
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp2250
.b64 $L__func_end12
.b8 9
.b8 0
.b8 144
.b8 179
.b8 224
.b8 212
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp2251
.b64 $L__tmp2252
.b8 7
.b8 0
.b8 144
.b8 182
.b8 236
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp2252
.b64 $L__tmp2257
.b8 9
.b8 0
.b8 144
.b8 181
.b8 224
.b8 212
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp2257
.b64 $L__tmp2258
.b8 7
.b8 0
.b8 144
.b8 185
.b8 236
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp2258
.b64 $L__tmp2260
.b8 9
.b8 0
.b8 144
.b8 181
.b8 224
.b8 212
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp2260
.b64 $L__func_end12
.b8 7
.b8 0
.b8 144
.b8 177
.b8 238
.b8 144
.b8 147
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp2262
.b64 $L__tmp2263
.b8 7
.b8 0
.b8 144
.b8 181
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2263
.b64 $L__tmp2264
.b8 7
.b8 0
.b8 144
.b8 185
.b8 232
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2264
.b64 $L__tmp2271
.b8 7
.b8 0
.b8 144
.b8 182
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2271
.b64 $L__tmp2272
.b8 7
.b8 0
.b8 144
.b8 183
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2272
.b64 $L__func_end12
.b8 7
.b8 0
.b8 144
.b8 185
.b8 232
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp2277
.b64 $L__tmp2278
.b8 7
.b8 0
.b8 144
.b8 184
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2278
.b64 $L__tmp2279
.b8 7
.b8 0
.b8 144
.b8 176
.b8 234
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2279
.b64 $L__tmp2286
.b8 7
.b8 0
.b8 144
.b8 185
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2286
.b64 $L__tmp2287
.b8 7
.b8 0
.b8 144
.b8 176
.b8 228
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2287
.b64 $L__func_end12
.b8 7
.b8 0
.b8 144
.b8 176
.b8 234
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp2292
.b64 $L__tmp2293
.b8 7
.b8 0
.b8 144
.b8 177
.b8 228
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2293
.b64 $L__tmp2294
.b8 7
.b8 0
.b8 144
.b8 177
.b8 234
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2294
.b64 $L__tmp2301
.b8 7
.b8 0
.b8 144
.b8 178
.b8 228
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2301
.b64 $L__tmp2302
.b8 7
.b8 0
.b8 144
.b8 179
.b8 228
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2302
.b64 $L__func_end12
.b8 7
.b8 0
.b8 144
.b8 177
.b8 234
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp2338
.b64 $L__tmp2339
.b8 7
.b8 0
.b8 144
.b8 185
.b8 238
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp2339
.b64 $L__tmp2340
.b8 9
.b8 0
.b8 144
.b8 182
.b8 224
.b8 212
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp2340
.b64 $L__tmp2343
.b8 7
.b8 0
.b8 144
.b8 176
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp2343
.b64 $L__tmp2344
.b8 7
.b8 0
.b8 144
.b8 177
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp2344
.b64 $L__func_end12
.b8 9
.b8 0
.b8 144
.b8 182
.b8 224
.b8 212
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp2347
.b64 $L__tmp2348
.b8 7
.b8 0
.b8 144
.b8 178
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp2348
.b64 $L__tmp2349
.b8 9
.b8 0
.b8 144
.b8 183
.b8 224
.b8 212
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp2349
.b64 $L__tmp2356
.b8 7
.b8 0
.b8 144
.b8 179
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp2356
.b64 $L__tmp2357
.b8 7
.b8 0
.b8 144
.b8 181
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp2357
.b64 $L__func_end12
.b8 9
.b8 0
.b8 144
.b8 183
.b8 224
.b8 212
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp2361
.b64 $L__tmp2362
.b8 7
.b8 0
.b8 144
.b8 182
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp2362
.b64 $L__tmp2363
.b8 9
.b8 0
.b8 144
.b8 184
.b8 224
.b8 212
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp2363
.b64 $L__tmp2366
.b8 7
.b8 0
.b8 144
.b8 183
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp2366
.b64 $L__tmp2367
.b8 7
.b8 0
.b8 144
.b8 184
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp2367
.b64 $L__func_end12
.b8 9
.b8 0
.b8 144
.b8 184
.b8 224
.b8 212
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp2381
.b64 $L__tmp2382
.b8 6
.b8 0
.b8 144
.b8 180
.b8 200
.b8 201
.b8 171
.b8 2
.b64 $L__tmp2382
.b64 $L__tmp2383
.b8 8
.b8 0
.b8 144
.b8 184
.b8 230
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp2383
.b64 $L__tmp2409
.b8 6
.b8 0
.b8 144
.b8 181
.b8 200
.b8 201
.b8 171
.b8 2
.b64 $L__tmp2409
.b64 $L__tmp2410
.b8 7
.b8 0
.b8 144
.b8 182
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp2410
.b64 $L__func_end13
.b8 8
.b8 0
.b8 144
.b8 184
.b8 230
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b64 0
.b64 0
.b64 $L__tmp2393
.b64 $L__tmp2394
.b8 7
.b8 0
.b8 144
.b8 177
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp2394
.b64 $L__tmp2395
.b8 8
.b8 0
.b8 144
.b8 185
.b8 230
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp2395
.b64 $L__tmp2404
.b8 7
.b8 0
.b8 144
.b8 178
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp2404
.b64 $L__tmp2405
.b8 7
.b8 0
.b8 144
.b8 181
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp2405
.b64 $L__func_end13
.b8 8
.b8 0
.b8 144
.b8 185
.b8 230
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b64 0
.b64 0
.b64 $L__tmp2434
.b64 $L__tmp2435
.b8 7
.b8 0
.b8 144
.b8 176
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp2435
.b64 $L__tmp2436
.b8 8
.b8 0
.b8 144
.b8 176
.b8 232
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp2436
.b64 $L__tmp2439
.b8 7
.b8 0
.b8 144
.b8 177
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp2439
.b64 $L__tmp2440
.b8 7
.b8 0
.b8 144
.b8 178
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp2440
.b64 $L__func_end13
.b8 8
.b8 0
.b8 144
.b8 176
.b8 232
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b64 0
.b64 0
.b64 $L__tmp2443
.b64 $L__tmp2444
.b8 7
.b8 0
.b8 144
.b8 179
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp2444
.b64 $L__tmp2445
.b8 8
.b8 0
.b8 144
.b8 177
.b8 232
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp2445
.b64 $L__tmp2448
.b8 7
.b8 0
.b8 144
.b8 180
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp2448
.b64 $L__tmp2449
.b8 7
.b8 0
.b8 144
.b8 181
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp2449
.b64 $L__func_end13
.b8 8
.b8 0
.b8 144
.b8 177
.b8 232
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b64 0
.b64 0
.b64 $L__tmp2452
.b64 $L__tmp2453
.b8 7
.b8 0
.b8 144
.b8 182
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp2453
.b64 $L__tmp2454
.b8 8
.b8 0
.b8 144
.b8 178
.b8 232
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp2454
.b64 $L__tmp2480
.b8 7
.b8 0
.b8 144
.b8 183
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp2480
.b64 $L__tmp2481
.b8 7
.b8 0
.b8 144
.b8 184
.b8 230
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp2481
.b64 $L__func_end13
.b8 8
.b8 0
.b8 144
.b8 178
.b8 232
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b64 0
.b64 0
.b64 $L__tmp2464
.b64 $L__tmp2465
.b8 7
.b8 0
.b8 144
.b8 179
.b8 230
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp2465
.b64 $L__tmp2466
.b8 8
.b8 0
.b8 144
.b8 179
.b8 232
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp2466
.b64 $L__tmp2475
.b8 7
.b8 0
.b8 144
.b8 180
.b8 230
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp2475
.b64 $L__tmp2476
.b8 7
.b8 0
.b8 144
.b8 183
.b8 230
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp2476
.b64 $L__func_end13
.b8 8
.b8 0
.b8 144
.b8 179
.b8 232
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b64 0
.b64 0
.b64 $L__tmp2540
.b64 $L__tmp2541
.b8 5
.b8 0
.b8 144
.b8 178
.b8 228
.b8 149
.b8 1
.b64 $L__tmp2541
.b64 $L__tmp2542
.b8 7
.b8 0
.b8 144
.b8 183
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2542
.b64 $L__tmp3014
.b8 5
.b8 0
.b8 144
.b8 179
.b8 228
.b8 149
.b8 1
.b64 $L__tmp3014
.b64 $L__tmp3015
.b8 6
.b8 0
.b8 144
.b8 178
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3015
.b64 $L__func_end19
.b8 7
.b8 0
.b8 144
.b8 183
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp2563
.b64 $L__tmp2564
.b8 5
.b8 0
.b8 144
.b8 181
.b8 228
.b8 149
.b8 1
.b64 $L__tmp2564
.b64 $L__tmp2565
.b8 7
.b8 0
.b8 144
.b8 184
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2565
.b64 $L__tmp2572
.b8 5
.b8 0
.b8 144
.b8 182
.b8 228
.b8 149
.b8 1
.b64 $L__tmp2572
.b64 $L__tmp2573
.b8 5
.b8 0
.b8 144
.b8 183
.b8 228
.b8 149
.b8 1
.b64 $L__tmp2573
.b64 $L__func_end19
.b8 7
.b8 0
.b8 144
.b8 184
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp2590
.b64 $L__tmp2591
.b8 5
.b8 0
.b8 144
.b8 184
.b8 228
.b8 149
.b8 1
.b64 $L__tmp2591
.b64 $L__tmp2592
.b8 7
.b8 0
.b8 144
.b8 185
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2592
.b64 $L__tmp2599
.b8 5
.b8 0
.b8 144
.b8 185
.b8 228
.b8 149
.b8 1
.b64 $L__tmp2599
.b64 $L__tmp2600
.b8 6
.b8 0
.b8 144
.b8 176
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2600
.b64 $L__func_end19
.b8 7
.b8 0
.b8 144
.b8 185
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp2605
.b64 $L__tmp2606
.b8 6
.b8 0
.b8 144
.b8 177
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2606
.b64 $L__tmp2607
.b8 7
.b8 0
.b8 144
.b8 176
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2607
.b64 $L__tmp2614
.b8 6
.b8 0
.b8 144
.b8 178
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2614
.b64 $L__tmp2615
.b8 6
.b8 0
.b8 144
.b8 179
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2615
.b64 $L__func_end19
.b8 7
.b8 0
.b8 144
.b8 176
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp2620
.b64 $L__tmp2621
.b8 6
.b8 0
.b8 144
.b8 180
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2621
.b64 $L__tmp2622
.b8 7
.b8 0
.b8 144
.b8 177
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2622
.b64 $L__tmp2629
.b8 6
.b8 0
.b8 144
.b8 181
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2629
.b64 $L__tmp2630
.b8 6
.b8 0
.b8 144
.b8 182
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2630
.b64 $L__func_end19
.b8 7
.b8 0
.b8 144
.b8 177
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp2641
.b64 $L__tmp2642
.b8 6
.b8 0
.b8 144
.b8 183
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2642
.b64 $L__tmp2643
.b8 7
.b8 0
.b8 144
.b8 178
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2643
.b64 $L__tmp2650
.b8 6
.b8 0
.b8 144
.b8 184
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2650
.b64 $L__tmp2651
.b8 6
.b8 0
.b8 144
.b8 185
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2651
.b64 $L__func_end19
.b8 7
.b8 0
.b8 144
.b8 178
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp2667
.b64 $L__tmp2668
.b8 6
.b8 0
.b8 144
.b8 176
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2668
.b64 $L__tmp2669
.b8 7
.b8 0
.b8 144
.b8 179
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2669
.b64 $L__tmp2676
.b8 6
.b8 0
.b8 144
.b8 177
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2676
.b64 $L__tmp2677
.b8 6
.b8 0
.b8 144
.b8 178
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2677
.b64 $L__func_end19
.b8 7
.b8 0
.b8 144
.b8 179
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp2693
.b64 $L__tmp2694
.b8 6
.b8 0
.b8 144
.b8 179
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2694
.b64 $L__tmp2695
.b8 7
.b8 0
.b8 144
.b8 180
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2695
.b64 $L__tmp2702
.b8 6
.b8 0
.b8 144
.b8 180
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2702
.b64 $L__tmp2703
.b8 6
.b8 0
.b8 144
.b8 181
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2703
.b64 $L__func_end19
.b8 7
.b8 0
.b8 144
.b8 180
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp2721
.b64 $L__tmp2722
.b8 6
.b8 0
.b8 144
.b8 182
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2722
.b64 $L__tmp2723
.b8 7
.b8 0
.b8 144
.b8 181
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2723
.b64 $L__tmp2730
.b8 6
.b8 0
.b8 144
.b8 183
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2730
.b64 $L__tmp2731
.b8 6
.b8 0
.b8 144
.b8 184
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2731
.b64 $L__func_end19
.b8 7
.b8 0
.b8 144
.b8 181
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp2749
.b64 $L__tmp2750
.b8 6
.b8 0
.b8 144
.b8 185
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2750
.b64 $L__tmp2751
.b8 7
.b8 0
.b8 144
.b8 182
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2751
.b64 $L__tmp2758
.b8 6
.b8 0
.b8 144
.b8 176
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2758
.b64 $L__tmp2759
.b8 6
.b8 0
.b8 144
.b8 177
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2759
.b64 $L__func_end19
.b8 7
.b8 0
.b8 144
.b8 182
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp2764
.b64 $L__tmp2765
.b8 6
.b8 0
.b8 144
.b8 178
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2765
.b64 $L__tmp2766
.b8 7
.b8 0
.b8 144
.b8 183
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2766
.b64 $L__tmp2773
.b8 6
.b8 0
.b8 144
.b8 179
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2773
.b64 $L__tmp2774
.b8 6
.b8 0
.b8 144
.b8 180
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2774
.b64 $L__func_end19
.b8 7
.b8 0
.b8 144
.b8 183
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp2779
.b64 $L__tmp2780
.b8 6
.b8 0
.b8 144
.b8 181
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2780
.b64 $L__tmp2781
.b8 7
.b8 0
.b8 144
.b8 184
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2781
.b64 $L__tmp2788
.b8 6
.b8 0
.b8 144
.b8 182
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2788
.b64 $L__tmp2789
.b8 6
.b8 0
.b8 144
.b8 183
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2789
.b64 $L__func_end19
.b8 7
.b8 0
.b8 144
.b8 184
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp2794
.b64 $L__tmp2795
.b8 6
.b8 0
.b8 144
.b8 184
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2795
.b64 $L__tmp2796
.b8 7
.b8 0
.b8 144
.b8 185
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2796
.b64 $L__tmp2803
.b8 6
.b8 0
.b8 144
.b8 185
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2803
.b64 $L__tmp2804
.b8 6
.b8 0
.b8 144
.b8 176
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2804
.b64 $L__func_end19
.b8 7
.b8 0
.b8 144
.b8 185
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp2815
.b64 $L__tmp2816
.b8 6
.b8 0
.b8 144
.b8 177
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2816
.b64 $L__tmp2817
.b8 7
.b8 0
.b8 144
.b8 176
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2817
.b64 $L__tmp2824
.b8 6
.b8 0
.b8 144
.b8 178
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2824
.b64 $L__tmp2825
.b8 6
.b8 0
.b8 144
.b8 179
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2825
.b64 $L__func_end19
.b8 7
.b8 0
.b8 144
.b8 176
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp2841
.b64 $L__tmp2842
.b8 6
.b8 0
.b8 144
.b8 180
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2842
.b64 $L__tmp2843
.b8 7
.b8 0
.b8 144
.b8 177
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2843
.b64 $L__tmp2850
.b8 6
.b8 0
.b8 144
.b8 181
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2850
.b64 $L__tmp2851
.b8 6
.b8 0
.b8 144
.b8 182
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2851
.b64 $L__func_end19
.b8 7
.b8 0
.b8 144
.b8 177
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp2867
.b64 $L__tmp2868
.b8 6
.b8 0
.b8 144
.b8 183
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2868
.b64 $L__tmp2869
.b8 7
.b8 0
.b8 144
.b8 178
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2869
.b64 $L__tmp2876
.b8 6
.b8 0
.b8 144
.b8 184
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2876
.b64 $L__tmp2877
.b8 6
.b8 0
.b8 144
.b8 185
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2877
.b64 $L__func_end19
.b8 7
.b8 0
.b8 144
.b8 178
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp2893
.b64 $L__tmp2894
.b8 6
.b8 0
.b8 144
.b8 176
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2894
.b64 $L__tmp2895
.b8 7
.b8 0
.b8 144
.b8 179
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2895
.b64 $L__tmp2902
.b8 6
.b8 0
.b8 144
.b8 177
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2902
.b64 $L__tmp2903
.b8 6
.b8 0
.b8 144
.b8 178
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2903
.b64 $L__func_end19
.b8 7
.b8 0
.b8 144
.b8 179
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp2943
.b64 $L__tmp2944
.b8 8
.b8 0
.b8 144
.b8 178
.b8 224
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp2944
.b64 $L__tmp2948
.b8 9
.b8 0
.b8 144
.b8 179
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp2947
.b64 $L__tmp2948
.b8 8
.b8 0
.b8 144
.b8 176
.b8 224
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp2948
.b64 $L__func_end19
.b8 9
.b8 0
.b8 144
.b8 179
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp2949
.b64 $L__tmp2950
.b8 7
.b8 0
.b8 144
.b8 185
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp2950
.b64 $L__tmp2955
.b8 9
.b8 0
.b8 144
.b8 181
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp2955
.b64 $L__tmp2956
.b8 7
.b8 0
.b8 144
.b8 178
.b8 230
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp2956
.b64 $L__tmp2958
.b8 9
.b8 0
.b8 144
.b8 181
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp2958
.b64 $L__func_end19
.b8 7
.b8 0
.b8 144
.b8 180
.b8 230
.b8 144
.b8 147
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp2960
.b64 $L__tmp2961
.b8 6
.b8 0
.b8 144
.b8 179
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2961
.b64 $L__tmp2962
.b8 7
.b8 0
.b8 144
.b8 180
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2962
.b64 $L__tmp2969
.b8 6
.b8 0
.b8 144
.b8 180
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2969
.b64 $L__tmp2970
.b8 6
.b8 0
.b8 144
.b8 181
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2970
.b64 $L__func_end19
.b8 7
.b8 0
.b8 144
.b8 180
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp2975
.b64 $L__tmp2976
.b8 6
.b8 0
.b8 144
.b8 182
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2976
.b64 $L__tmp2977
.b8 7
.b8 0
.b8 144
.b8 181
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2977
.b64 $L__tmp2984
.b8 6
.b8 0
.b8 144
.b8 183
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2984
.b64 $L__tmp2985
.b8 6
.b8 0
.b8 144
.b8 184
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2985
.b64 $L__func_end19
.b8 7
.b8 0
.b8 144
.b8 181
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp2990
.b64 $L__tmp2991
.b8 6
.b8 0
.b8 144
.b8 185
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2991
.b64 $L__tmp2992
.b8 7
.b8 0
.b8 144
.b8 182
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp2992
.b64 $L__tmp2999
.b8 6
.b8 0
.b8 144
.b8 176
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp2999
.b64 $L__tmp3000
.b8 6
.b8 0
.b8 144
.b8 177
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3000
.b64 $L__func_end19
.b8 7
.b8 0
.b8 144
.b8 182
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp3046
.b64 $L__tmp3047
.b8 6
.b8 0
.b8 144
.b8 180
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3047
.b64 $L__tmp3048
.b8 7
.b8 0
.b8 144
.b8 183
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp3048
.b64 $L__tmp3520
.b8 6
.b8 0
.b8 144
.b8 181
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3520
.b64 $L__tmp3521
.b8 7
.b8 0
.b8 144
.b8 180
.b8 228
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp3521
.b64 $L__func_end19
.b8 7
.b8 0
.b8 144
.b8 183
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp3069
.b64 $L__tmp3070
.b8 6
.b8 0
.b8 144
.b8 183
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3070
.b64 $L__tmp3071
.b8 7
.b8 0
.b8 144
.b8 184
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp3071
.b64 $L__tmp3078
.b8 6
.b8 0
.b8 144
.b8 184
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3078
.b64 $L__tmp3079
.b8 6
.b8 0
.b8 144
.b8 185
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3079
.b64 $L__func_end19
.b8 7
.b8 0
.b8 144
.b8 184
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp3096
.b64 $L__tmp3097
.b8 6
.b8 0
.b8 144
.b8 176
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3097
.b64 $L__tmp3098
.b8 7
.b8 0
.b8 144
.b8 185
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp3098
.b64 $L__tmp3105
.b8 6
.b8 0
.b8 144
.b8 177
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3105
.b64 $L__tmp3106
.b8 6
.b8 0
.b8 144
.b8 178
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3106
.b64 $L__func_end19
.b8 7
.b8 0
.b8 144
.b8 185
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp3111
.b64 $L__tmp3112
.b8 6
.b8 0
.b8 144
.b8 179
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3112
.b64 $L__tmp3113
.b8 7
.b8 0
.b8 144
.b8 176
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp3113
.b64 $L__tmp3120
.b8 6
.b8 0
.b8 144
.b8 180
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3120
.b64 $L__tmp3121
.b8 6
.b8 0
.b8 144
.b8 181
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3121
.b64 $L__func_end19
.b8 7
.b8 0
.b8 144
.b8 176
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp3126
.b64 $L__tmp3127
.b8 6
.b8 0
.b8 144
.b8 182
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3127
.b64 $L__tmp3128
.b8 7
.b8 0
.b8 144
.b8 177
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp3128
.b64 $L__tmp3135
.b8 6
.b8 0
.b8 144
.b8 183
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3135
.b64 $L__tmp3136
.b8 6
.b8 0
.b8 144
.b8 184
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3136
.b64 $L__func_end19
.b8 7
.b8 0
.b8 144
.b8 177
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp3147
.b64 $L__tmp3148
.b8 6
.b8 0
.b8 144
.b8 185
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3148
.b64 $L__tmp3149
.b8 7
.b8 0
.b8 144
.b8 178
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp3149
.b64 $L__tmp3156
.b8 6
.b8 0
.b8 144
.b8 176
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3156
.b64 $L__tmp3157
.b8 6
.b8 0
.b8 144
.b8 177
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3157
.b64 $L__func_end19
.b8 7
.b8 0
.b8 144
.b8 178
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp3173
.b64 $L__tmp3174
.b8 6
.b8 0
.b8 144
.b8 178
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3174
.b64 $L__tmp3175
.b8 7
.b8 0
.b8 144
.b8 179
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp3175
.b64 $L__tmp3182
.b8 6
.b8 0
.b8 144
.b8 179
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3182
.b64 $L__tmp3183
.b8 6
.b8 0
.b8 144
.b8 180
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3183
.b64 $L__func_end19
.b8 7
.b8 0
.b8 144
.b8 179
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp3199
.b64 $L__tmp3200
.b8 6
.b8 0
.b8 144
.b8 181
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3200
.b64 $L__tmp3201
.b8 7
.b8 0
.b8 144
.b8 180
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp3201
.b64 $L__tmp3208
.b8 6
.b8 0
.b8 144
.b8 182
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3208
.b64 $L__tmp3209
.b8 6
.b8 0
.b8 144
.b8 183
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3209
.b64 $L__func_end19
.b8 7
.b8 0
.b8 144
.b8 180
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp3227
.b64 $L__tmp3228
.b8 6
.b8 0
.b8 144
.b8 184
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3228
.b64 $L__tmp3229
.b8 7
.b8 0
.b8 144
.b8 181
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp3229
.b64 $L__tmp3236
.b8 6
.b8 0
.b8 144
.b8 185
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3236
.b64 $L__tmp3237
.b8 6
.b8 0
.b8 144
.b8 176
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3237
.b64 $L__func_end19
.b8 7
.b8 0
.b8 144
.b8 181
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp3255
.b64 $L__tmp3256
.b8 6
.b8 0
.b8 144
.b8 177
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3256
.b64 $L__tmp3257
.b8 7
.b8 0
.b8 144
.b8 182
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp3257
.b64 $L__tmp3264
.b8 6
.b8 0
.b8 144
.b8 178
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3264
.b64 $L__tmp3265
.b8 6
.b8 0
.b8 144
.b8 179
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3265
.b64 $L__func_end19
.b8 7
.b8 0
.b8 144
.b8 182
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp3270
.b64 $L__tmp3271
.b8 6
.b8 0
.b8 144
.b8 180
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3271
.b64 $L__tmp3272
.b8 7
.b8 0
.b8 144
.b8 183
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp3272
.b64 $L__tmp3279
.b8 6
.b8 0
.b8 144
.b8 181
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3279
.b64 $L__tmp3280
.b8 6
.b8 0
.b8 144
.b8 182
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3280
.b64 $L__func_end19
.b8 7
.b8 0
.b8 144
.b8 183
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp3285
.b64 $L__tmp3286
.b8 6
.b8 0
.b8 144
.b8 183
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3286
.b64 $L__tmp3287
.b8 7
.b8 0
.b8 144
.b8 184
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp3287
.b64 $L__tmp3294
.b8 6
.b8 0
.b8 144
.b8 184
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3294
.b64 $L__tmp3295
.b8 6
.b8 0
.b8 144
.b8 185
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3295
.b64 $L__func_end19
.b8 7
.b8 0
.b8 144
.b8 184
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp3300
.b64 $L__tmp3301
.b8 7
.b8 0
.b8 144
.b8 176
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp3301
.b64 $L__tmp3302
.b8 7
.b8 0
.b8 144
.b8 185
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp3302
.b64 $L__tmp3309
.b8 7
.b8 0
.b8 144
.b8 177
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp3309
.b64 $L__tmp3310
.b8 7
.b8 0
.b8 144
.b8 178
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp3310
.b64 $L__func_end19
.b8 7
.b8 0
.b8 144
.b8 185
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp3321
.b64 $L__tmp3322
.b8 7
.b8 0
.b8 144
.b8 179
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp3322
.b64 $L__tmp3323
.b8 7
.b8 0
.b8 144
.b8 176
.b8 228
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp3323
.b64 $L__tmp3330
.b8 7
.b8 0
.b8 144
.b8 180
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp3330
.b64 $L__tmp3331
.b8 7
.b8 0
.b8 144
.b8 181
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp3331
.b64 $L__func_end19
.b8 7
.b8 0
.b8 144
.b8 176
.b8 228
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp3347
.b64 $L__tmp3348
.b8 7
.b8 0
.b8 144
.b8 182
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp3348
.b64 $L__tmp3349
.b8 7
.b8 0
.b8 144
.b8 177
.b8 228
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp3349
.b64 $L__tmp3356
.b8 7
.b8 0
.b8 144
.b8 183
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp3356
.b64 $L__tmp3357
.b8 7
.b8 0
.b8 144
.b8 184
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp3357
.b64 $L__func_end19
.b8 7
.b8 0
.b8 144
.b8 177
.b8 228
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp3373
.b64 $L__tmp3374
.b8 7
.b8 0
.b8 144
.b8 185
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp3374
.b64 $L__tmp3375
.b8 7
.b8 0
.b8 144
.b8 178
.b8 228
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp3375
.b64 $L__tmp3382
.b8 7
.b8 0
.b8 144
.b8 176
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp3382
.b64 $L__tmp3383
.b8 7
.b8 0
.b8 144
.b8 177
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp3383
.b64 $L__func_end19
.b8 7
.b8 0
.b8 144
.b8 178
.b8 228
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp3399
.b64 $L__tmp3400
.b8 7
.b8 0
.b8 144
.b8 178
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp3400
.b64 $L__tmp3401
.b8 7
.b8 0
.b8 144
.b8 179
.b8 228
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp3401
.b64 $L__tmp3408
.b8 7
.b8 0
.b8 144
.b8 179
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp3408
.b64 $L__tmp3409
.b8 7
.b8 0
.b8 144
.b8 180
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp3409
.b64 $L__func_end19
.b8 7
.b8 0
.b8 144
.b8 179
.b8 228
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp3449
.b64 $L__tmp3450
.b8 8
.b8 0
.b8 144
.b8 180
.b8 240
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp3450
.b64 $L__tmp3454
.b8 9
.b8 0
.b8 144
.b8 182
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp3453
.b64 $L__tmp3454
.b8 8
.b8 0
.b8 144
.b8 178
.b8 240
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp3454
.b64 $L__func_end19
.b8 9
.b8 0
.b8 144
.b8 182
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp3455
.b64 $L__tmp3456
.b8 7
.b8 0
.b8 144
.b8 183
.b8 236
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp3456
.b64 $L__tmp3461
.b8 9
.b8 0
.b8 144
.b8 184
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp3461
.b64 $L__tmp3462
.b8 7
.b8 0
.b8 144
.b8 176
.b8 238
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp3462
.b64 $L__tmp3464
.b8 9
.b8 0
.b8 144
.b8 184
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp3464
.b64 $L__func_end19
.b8 7
.b8 0
.b8 144
.b8 178
.b8 238
.b8 144
.b8 147
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp3466
.b64 $L__tmp3467
.b8 7
.b8 0
.b8 144
.b8 181
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp3467
.b64 $L__tmp3468
.b8 7
.b8 0
.b8 144
.b8 180
.b8 228
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp3468
.b64 $L__tmp3475
.b8 7
.b8 0
.b8 144
.b8 182
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp3475
.b64 $L__tmp3476
.b8 7
.b8 0
.b8 144
.b8 183
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp3476
.b64 $L__func_end19
.b8 7
.b8 0
.b8 144
.b8 180
.b8 228
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp3481
.b64 $L__tmp3482
.b8 7
.b8 0
.b8 144
.b8 184
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp3482
.b64 $L__tmp3483
.b8 7
.b8 0
.b8 144
.b8 181
.b8 228
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp3483
.b64 $L__tmp3490
.b8 7
.b8 0
.b8 144
.b8 185
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp3490
.b64 $L__tmp3491
.b8 7
.b8 0
.b8 144
.b8 176
.b8 228
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp3491
.b64 $L__func_end19
.b8 7
.b8 0
.b8 144
.b8 181
.b8 228
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp3496
.b64 $L__tmp3497
.b8 7
.b8 0
.b8 144
.b8 177
.b8 228
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp3497
.b64 $L__tmp3498
.b8 7
.b8 0
.b8 144
.b8 182
.b8 228
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp3498
.b64 $L__tmp3505
.b8 7
.b8 0
.b8 144
.b8 178
.b8 228
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp3505
.b64 $L__tmp3506
.b8 7
.b8 0
.b8 144
.b8 179
.b8 228
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp3506
.b64 $L__func_end19
.b8 7
.b8 0
.b8 144
.b8 182
.b8 228
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp3542
.b64 $L__tmp3543
.b8 7
.b8 0
.b8 144
.b8 176
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp3543
.b64 $L__tmp3544
.b8 9
.b8 0
.b8 144
.b8 185
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp3544
.b64 $L__tmp3547
.b8 7
.b8 0
.b8 144
.b8 177
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp3547
.b64 $L__tmp3548
.b8 7
.b8 0
.b8 144
.b8 178
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp3548
.b64 $L__func_end19
.b8 9
.b8 0
.b8 144
.b8 185
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp3551
.b64 $L__tmp3552
.b8 7
.b8 0
.b8 144
.b8 179
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp3552
.b64 $L__tmp3553
.b8 9
.b8 0
.b8 144
.b8 176
.b8 228
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp3553
.b64 $L__tmp3560
.b8 7
.b8 0
.b8 144
.b8 180
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp3560
.b64 $L__tmp3561
.b8 7
.b8 0
.b8 144
.b8 182
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp3561
.b64 $L__func_end19
.b8 9
.b8 0
.b8 144
.b8 176
.b8 228
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp3565
.b64 $L__tmp3566
.b8 7
.b8 0
.b8 144
.b8 183
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp3566
.b64 $L__tmp3567
.b8 9
.b8 0
.b8 144
.b8 177
.b8 228
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp3567
.b64 $L__tmp3570
.b8 7
.b8 0
.b8 144
.b8 184
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp3570
.b64 $L__tmp3571
.b8 7
.b8 0
.b8 144
.b8 185
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp3571
.b64 $L__func_end19
.b8 9
.b8 0
.b8 144
.b8 177
.b8 228
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp3587
.b64 $L__tmp3588
.b8 7
.b8 0
.b8 144
.b8 181
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp3588
.b64 $L__tmp3589
.b8 9
.b8 0
.b8 144
.b8 178
.b8 228
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp3589
.b64 $L__tmp3615
.b8 7
.b8 0
.b8 144
.b8 182
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp3615
.b64 $L__tmp3616
.b8 8
.b8 0
.b8 144
.b8 183
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp3616
.b64 $L__func_end19
.b8 9
.b8 0
.b8 144
.b8 178
.b8 228
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp3599
.b64 $L__tmp3600
.b8 8
.b8 0
.b8 144
.b8 178
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp3600
.b64 $L__tmp3601
.b8 9
.b8 0
.b8 144
.b8 179
.b8 228
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp3601
.b64 $L__tmp3610
.b8 8
.b8 0
.b8 144
.b8 179
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp3610
.b64 $L__tmp3611
.b8 8
.b8 0
.b8 144
.b8 182
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp3611
.b64 $L__func_end19
.b8 9
.b8 0
.b8 144
.b8 179
.b8 228
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp3640
.b64 $L__tmp3641
.b8 8
.b8 0
.b8 144
.b8 177
.b8 226
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp3641
.b64 $L__tmp3642
.b8 9
.b8 0
.b8 144
.b8 180
.b8 228
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp3642
.b64 $L__tmp3645
.b8 8
.b8 0
.b8 144
.b8 178
.b8 226
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp3645
.b64 $L__tmp3646
.b8 8
.b8 0
.b8 144
.b8 179
.b8 226
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp3646
.b64 $L__func_end19
.b8 9
.b8 0
.b8 144
.b8 180
.b8 228
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp3649
.b64 $L__tmp3650
.b8 8
.b8 0
.b8 144
.b8 180
.b8 226
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp3650
.b64 $L__tmp3651
.b8 9
.b8 0
.b8 144
.b8 181
.b8 228
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp3651
.b64 $L__tmp3654
.b8 8
.b8 0
.b8 144
.b8 181
.b8 226
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp3654
.b64 $L__tmp3655
.b8 8
.b8 0
.b8 144
.b8 182
.b8 226
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp3655
.b64 $L__func_end19
.b8 9
.b8 0
.b8 144
.b8 181
.b8 228
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp3658
.b64 $L__tmp3659
.b8 8
.b8 0
.b8 144
.b8 183
.b8 226
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp3659
.b64 $L__tmp3660
.b8 9
.b8 0
.b8 144
.b8 182
.b8 228
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp3660
.b64 $L__tmp3686
.b8 8
.b8 0
.b8 144
.b8 184
.b8 226
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp3686
.b64 $L__tmp3687
.b8 8
.b8 0
.b8 144
.b8 185
.b8 228
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp3687
.b64 $L__func_end19
.b8 9
.b8 0
.b8 144
.b8 182
.b8 228
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp3670
.b64 $L__tmp3671
.b8 8
.b8 0
.b8 144
.b8 180
.b8 228
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp3671
.b64 $L__tmp3672
.b8 9
.b8 0
.b8 144
.b8 183
.b8 228
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp3672
.b64 $L__tmp3681
.b8 8
.b8 0
.b8 144
.b8 181
.b8 228
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp3681
.b64 $L__tmp3682
.b8 8
.b8 0
.b8 144
.b8 184
.b8 228
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp3682
.b64 $L__func_end19
.b8 9
.b8 0
.b8 144
.b8 183
.b8 228
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp3716
.b64 $L__tmp3717
.b8 8
.b8 0
.b8 144
.b8 183
.b8 230
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp3717
.b64 $L__tmp3718
.b8 9
.b8 0
.b8 144
.b8 185
.b8 228
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp3718
.b64 $L__tmp3727
.b8 8
.b8 0
.b8 144
.b8 184
.b8 230
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp3727
.b64 $L__tmp3728
.b8 8
.b8 0
.b8 144
.b8 177
.b8 232
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp3728
.b64 $L__func_end19
.b8 9
.b8 0
.b8 144
.b8 185
.b8 228
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp3750
.b64 $L__tmp3751
.b8 6
.b8 0
.b8 144
.b8 180
.b8 200
.b8 201
.b8 171
.b8 2
.b64 $L__tmp3751
.b64 $L__tmp3752
.b8 7
.b8 0
.b8 144
.b8 185
.b8 230
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp3752
.b64 $L__tmp3761
.b8 6
.b8 0
.b8 144
.b8 181
.b8 200
.b8 201
.b8 171
.b8 2
.b64 $L__tmp3761
.b64 $L__tmp3762
.b8 6
.b8 0
.b8 144
.b8 184
.b8 200
.b8 201
.b8 171
.b8 2
.b64 $L__tmp3762
.b64 $L__func_end20
.b8 7
.b8 0
.b8 144
.b8 185
.b8 230
.b8 144
.b8 147
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp3791
.b64 $L__tmp3792
.b8 5
.b8 0
.b8 144
.b8 178
.b8 228
.b8 149
.b8 1
.b64 $L__tmp3792
.b64 $L__tmp3793
.b8 7
.b8 0
.b8 144
.b8 178
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp3793
.b64 $L__tmp4265
.b8 5
.b8 0
.b8 144
.b8 179
.b8 228
.b8 149
.b8 1
.b64 $L__tmp4265
.b64 $L__tmp4266
.b8 6
.b8 0
.b8 144
.b8 178
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4266
.b64 $L__func_end21
.b8 7
.b8 0
.b8 144
.b8 178
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp3814
.b64 $L__tmp3815
.b8 5
.b8 0
.b8 144
.b8 181
.b8 228
.b8 149
.b8 1
.b64 $L__tmp3815
.b64 $L__tmp3816
.b8 7
.b8 0
.b8 144
.b8 179
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp3816
.b64 $L__tmp3823
.b8 5
.b8 0
.b8 144
.b8 182
.b8 228
.b8 149
.b8 1
.b64 $L__tmp3823
.b64 $L__tmp3824
.b8 5
.b8 0
.b8 144
.b8 183
.b8 228
.b8 149
.b8 1
.b64 $L__tmp3824
.b64 $L__func_end21
.b8 7
.b8 0
.b8 144
.b8 179
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp3841
.b64 $L__tmp3842
.b8 5
.b8 0
.b8 144
.b8 184
.b8 228
.b8 149
.b8 1
.b64 $L__tmp3842
.b64 $L__tmp3843
.b8 7
.b8 0
.b8 144
.b8 180
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp3843
.b64 $L__tmp3850
.b8 5
.b8 0
.b8 144
.b8 185
.b8 228
.b8 149
.b8 1
.b64 $L__tmp3850
.b64 $L__tmp3851
.b8 6
.b8 0
.b8 144
.b8 176
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3851
.b64 $L__func_end21
.b8 7
.b8 0
.b8 144
.b8 180
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp3856
.b64 $L__tmp3857
.b8 6
.b8 0
.b8 144
.b8 177
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3857
.b64 $L__tmp3858
.b8 7
.b8 0
.b8 144
.b8 181
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp3858
.b64 $L__tmp3865
.b8 6
.b8 0
.b8 144
.b8 178
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3865
.b64 $L__tmp3866
.b8 6
.b8 0
.b8 144
.b8 179
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3866
.b64 $L__func_end21
.b8 7
.b8 0
.b8 144
.b8 181
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp3871
.b64 $L__tmp3872
.b8 6
.b8 0
.b8 144
.b8 180
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3872
.b64 $L__tmp3873
.b8 7
.b8 0
.b8 144
.b8 182
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp3873
.b64 $L__tmp3880
.b8 6
.b8 0
.b8 144
.b8 181
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3880
.b64 $L__tmp3881
.b8 6
.b8 0
.b8 144
.b8 182
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3881
.b64 $L__func_end21
.b8 7
.b8 0
.b8 144
.b8 182
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp3892
.b64 $L__tmp3893
.b8 6
.b8 0
.b8 144
.b8 183
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3893
.b64 $L__tmp3894
.b8 7
.b8 0
.b8 144
.b8 183
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp3894
.b64 $L__tmp3901
.b8 6
.b8 0
.b8 144
.b8 184
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3901
.b64 $L__tmp3902
.b8 6
.b8 0
.b8 144
.b8 185
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3902
.b64 $L__func_end21
.b8 7
.b8 0
.b8 144
.b8 183
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp3918
.b64 $L__tmp3919
.b8 6
.b8 0
.b8 144
.b8 176
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3919
.b64 $L__tmp3920
.b8 7
.b8 0
.b8 144
.b8 184
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp3920
.b64 $L__tmp3927
.b8 6
.b8 0
.b8 144
.b8 177
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3927
.b64 $L__tmp3928
.b8 6
.b8 0
.b8 144
.b8 178
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3928
.b64 $L__func_end21
.b8 7
.b8 0
.b8 144
.b8 184
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp3944
.b64 $L__tmp3945
.b8 6
.b8 0
.b8 144
.b8 179
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3945
.b64 $L__tmp3946
.b8 7
.b8 0
.b8 144
.b8 185
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp3946
.b64 $L__tmp3953
.b8 6
.b8 0
.b8 144
.b8 180
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3953
.b64 $L__tmp3954
.b8 6
.b8 0
.b8 144
.b8 181
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3954
.b64 $L__func_end21
.b8 7
.b8 0
.b8 144
.b8 185
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp3972
.b64 $L__tmp3973
.b8 6
.b8 0
.b8 144
.b8 182
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3973
.b64 $L__tmp3974
.b8 7
.b8 0
.b8 144
.b8 176
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp3974
.b64 $L__tmp3981
.b8 6
.b8 0
.b8 144
.b8 183
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3981
.b64 $L__tmp3982
.b8 6
.b8 0
.b8 144
.b8 184
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp3982
.b64 $L__func_end21
.b8 7
.b8 0
.b8 144
.b8 176
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp4000
.b64 $L__tmp4001
.b8 6
.b8 0
.b8 144
.b8 185
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4001
.b64 $L__tmp4002
.b8 7
.b8 0
.b8 144
.b8 177
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4002
.b64 $L__tmp4009
.b8 6
.b8 0
.b8 144
.b8 176
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4009
.b64 $L__tmp4010
.b8 6
.b8 0
.b8 144
.b8 177
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4010
.b64 $L__func_end21
.b8 7
.b8 0
.b8 144
.b8 177
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp4015
.b64 $L__tmp4016
.b8 6
.b8 0
.b8 144
.b8 178
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4016
.b64 $L__tmp4017
.b8 7
.b8 0
.b8 144
.b8 178
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4017
.b64 $L__tmp4024
.b8 6
.b8 0
.b8 144
.b8 179
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4024
.b64 $L__tmp4025
.b8 6
.b8 0
.b8 144
.b8 180
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4025
.b64 $L__func_end21
.b8 7
.b8 0
.b8 144
.b8 178
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp4030
.b64 $L__tmp4031
.b8 6
.b8 0
.b8 144
.b8 181
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4031
.b64 $L__tmp4032
.b8 7
.b8 0
.b8 144
.b8 179
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4032
.b64 $L__tmp4039
.b8 6
.b8 0
.b8 144
.b8 182
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4039
.b64 $L__tmp4040
.b8 6
.b8 0
.b8 144
.b8 183
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4040
.b64 $L__func_end21
.b8 7
.b8 0
.b8 144
.b8 179
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp4045
.b64 $L__tmp4046
.b8 6
.b8 0
.b8 144
.b8 184
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4046
.b64 $L__tmp4047
.b8 7
.b8 0
.b8 144
.b8 180
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4047
.b64 $L__tmp4054
.b8 6
.b8 0
.b8 144
.b8 185
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4054
.b64 $L__tmp4055
.b8 6
.b8 0
.b8 144
.b8 176
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4055
.b64 $L__func_end21
.b8 7
.b8 0
.b8 144
.b8 180
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp4066
.b64 $L__tmp4067
.b8 6
.b8 0
.b8 144
.b8 177
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4067
.b64 $L__tmp4068
.b8 7
.b8 0
.b8 144
.b8 181
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4068
.b64 $L__tmp4075
.b8 6
.b8 0
.b8 144
.b8 178
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4075
.b64 $L__tmp4076
.b8 6
.b8 0
.b8 144
.b8 179
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4076
.b64 $L__func_end21
.b8 7
.b8 0
.b8 144
.b8 181
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp4092
.b64 $L__tmp4093
.b8 6
.b8 0
.b8 144
.b8 180
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4093
.b64 $L__tmp4094
.b8 7
.b8 0
.b8 144
.b8 182
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4094
.b64 $L__tmp4101
.b8 6
.b8 0
.b8 144
.b8 181
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4101
.b64 $L__tmp4102
.b8 6
.b8 0
.b8 144
.b8 182
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4102
.b64 $L__func_end21
.b8 7
.b8 0
.b8 144
.b8 182
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp4118
.b64 $L__tmp4119
.b8 6
.b8 0
.b8 144
.b8 183
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4119
.b64 $L__tmp4120
.b8 7
.b8 0
.b8 144
.b8 183
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4120
.b64 $L__tmp4127
.b8 6
.b8 0
.b8 144
.b8 184
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4127
.b64 $L__tmp4128
.b8 6
.b8 0
.b8 144
.b8 185
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4128
.b64 $L__func_end21
.b8 7
.b8 0
.b8 144
.b8 183
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp4144
.b64 $L__tmp4145
.b8 6
.b8 0
.b8 144
.b8 176
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4145
.b64 $L__tmp4146
.b8 7
.b8 0
.b8 144
.b8 184
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4146
.b64 $L__tmp4153
.b8 6
.b8 0
.b8 144
.b8 177
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4153
.b64 $L__tmp4154
.b8 6
.b8 0
.b8 144
.b8 178
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4154
.b64 $L__func_end21
.b8 7
.b8 0
.b8 144
.b8 184
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp4194
.b64 $L__tmp4195
.b8 8
.b8 0
.b8 144
.b8 184
.b8 242
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp4195
.b64 $L__tmp4199
.b8 9
.b8 0
.b8 144
.b8 179
.b8 224
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp4198
.b64 $L__tmp4199
.b8 8
.b8 0
.b8 144
.b8 182
.b8 242
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp4199
.b64 $L__func_end21
.b8 9
.b8 0
.b8 144
.b8 179
.b8 224
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp4200
.b64 $L__tmp4201
.b8 7
.b8 0
.b8 144
.b8 176
.b8 230
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp4201
.b64 $L__tmp4206
.b8 9
.b8 0
.b8 144
.b8 181
.b8 224
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp4206
.b64 $L__tmp4207
.b8 7
.b8 0
.b8 144
.b8 179
.b8 230
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp4207
.b64 $L__tmp4209
.b8 9
.b8 0
.b8 144
.b8 181
.b8 224
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp4209
.b64 $L__func_end21
.b8 7
.b8 0
.b8 144
.b8 181
.b8 230
.b8 144
.b8 147
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp4211
.b64 $L__tmp4212
.b8 6
.b8 0
.b8 144
.b8 179
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4212
.b64 $L__tmp4213
.b8 7
.b8 0
.b8 144
.b8 185
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4213
.b64 $L__tmp4220
.b8 6
.b8 0
.b8 144
.b8 180
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4220
.b64 $L__tmp4221
.b8 6
.b8 0
.b8 144
.b8 181
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4221
.b64 $L__func_end21
.b8 7
.b8 0
.b8 144
.b8 185
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp4226
.b64 $L__tmp4227
.b8 6
.b8 0
.b8 144
.b8 182
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4227
.b64 $L__tmp4228
.b8 7
.b8 0
.b8 144
.b8 176
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4228
.b64 $L__tmp4235
.b8 6
.b8 0
.b8 144
.b8 183
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4235
.b64 $L__tmp4236
.b8 6
.b8 0
.b8 144
.b8 184
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4236
.b64 $L__func_end21
.b8 7
.b8 0
.b8 144
.b8 176
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp4241
.b64 $L__tmp4242
.b8 6
.b8 0
.b8 144
.b8 185
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4242
.b64 $L__tmp4243
.b8 7
.b8 0
.b8 144
.b8 177
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4243
.b64 $L__tmp4250
.b8 6
.b8 0
.b8 144
.b8 176
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4250
.b64 $L__tmp4251
.b8 6
.b8 0
.b8 144
.b8 177
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4251
.b64 $L__func_end21
.b8 7
.b8 0
.b8 144
.b8 177
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp4297
.b64 $L__tmp4298
.b8 6
.b8 0
.b8 144
.b8 180
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4298
.b64 $L__tmp4299
.b8 7
.b8 0
.b8 144
.b8 178
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4299
.b64 $L__tmp4771
.b8 6
.b8 0
.b8 144
.b8 181
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4771
.b64 $L__tmp4772
.b8 7
.b8 0
.b8 144
.b8 180
.b8 228
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4772
.b64 $L__func_end21
.b8 7
.b8 0
.b8 144
.b8 178
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp4320
.b64 $L__tmp4321
.b8 6
.b8 0
.b8 144
.b8 183
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4321
.b64 $L__tmp4322
.b8 7
.b8 0
.b8 144
.b8 179
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4322
.b64 $L__tmp4329
.b8 6
.b8 0
.b8 144
.b8 184
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4329
.b64 $L__tmp4330
.b8 6
.b8 0
.b8 144
.b8 185
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4330
.b64 $L__func_end21
.b8 7
.b8 0
.b8 144
.b8 179
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp4347
.b64 $L__tmp4348
.b8 6
.b8 0
.b8 144
.b8 176
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4348
.b64 $L__tmp4349
.b8 7
.b8 0
.b8 144
.b8 180
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4349
.b64 $L__tmp4356
.b8 6
.b8 0
.b8 144
.b8 177
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4356
.b64 $L__tmp4357
.b8 6
.b8 0
.b8 144
.b8 178
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4357
.b64 $L__func_end21
.b8 7
.b8 0
.b8 144
.b8 180
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp4362
.b64 $L__tmp4363
.b8 6
.b8 0
.b8 144
.b8 179
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4363
.b64 $L__tmp4364
.b8 7
.b8 0
.b8 144
.b8 181
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4364
.b64 $L__tmp4371
.b8 6
.b8 0
.b8 144
.b8 180
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4371
.b64 $L__tmp4372
.b8 6
.b8 0
.b8 144
.b8 181
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4372
.b64 $L__func_end21
.b8 7
.b8 0
.b8 144
.b8 181
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp4377
.b64 $L__tmp4378
.b8 6
.b8 0
.b8 144
.b8 182
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4378
.b64 $L__tmp4379
.b8 7
.b8 0
.b8 144
.b8 182
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4379
.b64 $L__tmp4386
.b8 6
.b8 0
.b8 144
.b8 183
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4386
.b64 $L__tmp4387
.b8 6
.b8 0
.b8 144
.b8 184
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4387
.b64 $L__func_end21
.b8 7
.b8 0
.b8 144
.b8 182
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp4398
.b64 $L__tmp4399
.b8 6
.b8 0
.b8 144
.b8 185
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4399
.b64 $L__tmp4400
.b8 7
.b8 0
.b8 144
.b8 183
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4400
.b64 $L__tmp4407
.b8 6
.b8 0
.b8 144
.b8 176
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4407
.b64 $L__tmp4408
.b8 6
.b8 0
.b8 144
.b8 177
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4408
.b64 $L__func_end21
.b8 7
.b8 0
.b8 144
.b8 183
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp4424
.b64 $L__tmp4425
.b8 6
.b8 0
.b8 144
.b8 178
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4425
.b64 $L__tmp4426
.b8 7
.b8 0
.b8 144
.b8 184
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4426
.b64 $L__tmp4433
.b8 6
.b8 0
.b8 144
.b8 179
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4433
.b64 $L__tmp4434
.b8 6
.b8 0
.b8 144
.b8 180
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4434
.b64 $L__func_end21
.b8 7
.b8 0
.b8 144
.b8 184
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp4450
.b64 $L__tmp4451
.b8 6
.b8 0
.b8 144
.b8 181
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4451
.b64 $L__tmp4452
.b8 7
.b8 0
.b8 144
.b8 185
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4452
.b64 $L__tmp4459
.b8 6
.b8 0
.b8 144
.b8 182
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4459
.b64 $L__tmp4460
.b8 6
.b8 0
.b8 144
.b8 183
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4460
.b64 $L__func_end21
.b8 7
.b8 0
.b8 144
.b8 185
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp4478
.b64 $L__tmp4479
.b8 6
.b8 0
.b8 144
.b8 184
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4479
.b64 $L__tmp4480
.b8 7
.b8 0
.b8 144
.b8 176
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4480
.b64 $L__tmp4487
.b8 6
.b8 0
.b8 144
.b8 185
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4487
.b64 $L__tmp4488
.b8 6
.b8 0
.b8 144
.b8 176
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4488
.b64 $L__func_end21
.b8 7
.b8 0
.b8 144
.b8 176
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp4506
.b64 $L__tmp4507
.b8 6
.b8 0
.b8 144
.b8 177
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4507
.b64 $L__tmp4508
.b8 7
.b8 0
.b8 144
.b8 177
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4508
.b64 $L__tmp4515
.b8 6
.b8 0
.b8 144
.b8 178
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4515
.b64 $L__tmp4516
.b8 6
.b8 0
.b8 144
.b8 179
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4516
.b64 $L__func_end21
.b8 7
.b8 0
.b8 144
.b8 177
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp4521
.b64 $L__tmp4522
.b8 6
.b8 0
.b8 144
.b8 180
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4522
.b64 $L__tmp4523
.b8 7
.b8 0
.b8 144
.b8 178
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4523
.b64 $L__tmp4530
.b8 6
.b8 0
.b8 144
.b8 181
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4530
.b64 $L__tmp4531
.b8 6
.b8 0
.b8 144
.b8 182
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4531
.b64 $L__func_end21
.b8 7
.b8 0
.b8 144
.b8 178
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp4536
.b64 $L__tmp4537
.b8 6
.b8 0
.b8 144
.b8 183
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4537
.b64 $L__tmp4538
.b8 7
.b8 0
.b8 144
.b8 179
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4538
.b64 $L__tmp4545
.b8 6
.b8 0
.b8 144
.b8 184
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4545
.b64 $L__tmp4546
.b8 6
.b8 0
.b8 144
.b8 185
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp4546
.b64 $L__func_end21
.b8 7
.b8 0
.b8 144
.b8 179
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp4551
.b64 $L__tmp4552
.b8 7
.b8 0
.b8 144
.b8 176
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4552
.b64 $L__tmp4553
.b8 7
.b8 0
.b8 144
.b8 180
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4553
.b64 $L__tmp4560
.b8 7
.b8 0
.b8 144
.b8 177
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4560
.b64 $L__tmp4561
.b8 7
.b8 0
.b8 144
.b8 178
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4561
.b64 $L__func_end21
.b8 7
.b8 0
.b8 144
.b8 180
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp4572
.b64 $L__tmp4573
.b8 7
.b8 0
.b8 144
.b8 179
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4573
.b64 $L__tmp4574
.b8 7
.b8 0
.b8 144
.b8 181
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4574
.b64 $L__tmp4581
.b8 7
.b8 0
.b8 144
.b8 180
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4581
.b64 $L__tmp4582
.b8 7
.b8 0
.b8 144
.b8 181
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4582
.b64 $L__func_end21
.b8 7
.b8 0
.b8 144
.b8 181
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp4598
.b64 $L__tmp4599
.b8 7
.b8 0
.b8 144
.b8 182
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4599
.b64 $L__tmp4600
.b8 7
.b8 0
.b8 144
.b8 182
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4600
.b64 $L__tmp4607
.b8 7
.b8 0
.b8 144
.b8 183
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4607
.b64 $L__tmp4608
.b8 7
.b8 0
.b8 144
.b8 184
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4608
.b64 $L__func_end21
.b8 7
.b8 0
.b8 144
.b8 182
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp4624
.b64 $L__tmp4625
.b8 7
.b8 0
.b8 144
.b8 185
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4625
.b64 $L__tmp4626
.b8 7
.b8 0
.b8 144
.b8 183
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4626
.b64 $L__tmp4633
.b8 7
.b8 0
.b8 144
.b8 176
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4633
.b64 $L__tmp4634
.b8 7
.b8 0
.b8 144
.b8 177
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4634
.b64 $L__func_end21
.b8 7
.b8 0
.b8 144
.b8 183
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp4650
.b64 $L__tmp4651
.b8 7
.b8 0
.b8 144
.b8 178
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4651
.b64 $L__tmp4652
.b8 7
.b8 0
.b8 144
.b8 184
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4652
.b64 $L__tmp4659
.b8 7
.b8 0
.b8 144
.b8 179
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4659
.b64 $L__tmp4660
.b8 7
.b8 0
.b8 144
.b8 180
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4660
.b64 $L__func_end21
.b8 7
.b8 0
.b8 144
.b8 184
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp4700
.b64 $L__tmp4701
.b8 8
.b8 0
.b8 144
.b8 176
.b8 240
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp4701
.b64 $L__tmp4705
.b8 9
.b8 0
.b8 144
.b8 182
.b8 224
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp4704
.b64 $L__tmp4705
.b8 8
.b8 0
.b8 144
.b8 184
.b8 238
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp4705
.b64 $L__func_end21
.b8 9
.b8 0
.b8 144
.b8 182
.b8 224
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp4706
.b64 $L__tmp4707
.b8 7
.b8 0
.b8 144
.b8 184
.b8 236
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp4707
.b64 $L__tmp4712
.b8 9
.b8 0
.b8 144
.b8 184
.b8 224
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp4712
.b64 $L__tmp4713
.b8 7
.b8 0
.b8 144
.b8 177
.b8 238
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp4713
.b64 $L__tmp4715
.b8 9
.b8 0
.b8 144
.b8 184
.b8 224
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp4715
.b64 $L__func_end21
.b8 7
.b8 0
.b8 144
.b8 179
.b8 238
.b8 144
.b8 147
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp4717
.b64 $L__tmp4718
.b8 7
.b8 0
.b8 144
.b8 181
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4718
.b64 $L__tmp4719
.b8 7
.b8 0
.b8 144
.b8 185
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4719
.b64 $L__tmp4726
.b8 7
.b8 0
.b8 144
.b8 182
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4726
.b64 $L__tmp4727
.b8 7
.b8 0
.b8 144
.b8 183
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4727
.b64 $L__func_end21
.b8 7
.b8 0
.b8 144
.b8 185
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp4732
.b64 $L__tmp4733
.b8 7
.b8 0
.b8 144
.b8 184
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4733
.b64 $L__tmp4734
.b8 7
.b8 0
.b8 144
.b8 176
.b8 228
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4734
.b64 $L__tmp4741
.b8 7
.b8 0
.b8 144
.b8 185
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4741
.b64 $L__tmp4742
.b8 7
.b8 0
.b8 144
.b8 176
.b8 228
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4742
.b64 $L__func_end21
.b8 7
.b8 0
.b8 144
.b8 176
.b8 228
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp4747
.b64 $L__tmp4748
.b8 7
.b8 0
.b8 144
.b8 177
.b8 228
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4748
.b64 $L__tmp4749
.b8 7
.b8 0
.b8 144
.b8 177
.b8 228
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4749
.b64 $L__tmp4756
.b8 7
.b8 0
.b8 144
.b8 178
.b8 228
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4756
.b64 $L__tmp4757
.b8 7
.b8 0
.b8 144
.b8 179
.b8 228
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp4757
.b64 $L__func_end21
.b8 7
.b8 0
.b8 144
.b8 177
.b8 228
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp4793
.b64 $L__tmp4794
.b8 7
.b8 0
.b8 144
.b8 177
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp4794
.b64 $L__tmp4795
.b8 9
.b8 0
.b8 144
.b8 185
.b8 224
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp4795
.b64 $L__tmp4798
.b8 7
.b8 0
.b8 144
.b8 178
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp4798
.b64 $L__tmp4799
.b8 7
.b8 0
.b8 144
.b8 179
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp4799
.b64 $L__func_end21
.b8 9
.b8 0
.b8 144
.b8 185
.b8 224
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp4802
.b64 $L__tmp4803
.b8 7
.b8 0
.b8 144
.b8 180
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp4803
.b64 $L__tmp4804
.b8 9
.b8 0
.b8 144
.b8 176
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp4804
.b64 $L__tmp4811
.b8 7
.b8 0
.b8 144
.b8 181
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp4811
.b64 $L__tmp4812
.b8 7
.b8 0
.b8 144
.b8 183
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp4812
.b64 $L__func_end21
.b8 9
.b8 0
.b8 144
.b8 176
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp4816
.b64 $L__tmp4817
.b8 7
.b8 0
.b8 144
.b8 184
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp4817
.b64 $L__tmp4818
.b8 9
.b8 0
.b8 144
.b8 177
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp4818
.b64 $L__tmp4821
.b8 7
.b8 0
.b8 144
.b8 185
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp4821
.b64 $L__tmp4822
.b8 7
.b8 0
.b8 144
.b8 176
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp4822
.b64 $L__func_end21
.b8 9
.b8 0
.b8 144
.b8 177
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp4838
.b64 $L__tmp4839
.b8 7
.b8 0
.b8 144
.b8 181
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp4839
.b64 $L__tmp4840
.b8 9
.b8 0
.b8 144
.b8 178
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp4840
.b64 $L__tmp4866
.b8 7
.b8 0
.b8 144
.b8 182
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp4866
.b64 $L__tmp4867
.b8 8
.b8 0
.b8 144
.b8 183
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp4867
.b64 $L__func_end21
.b8 9
.b8 0
.b8 144
.b8 178
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp4850
.b64 $L__tmp4851
.b8 8
.b8 0
.b8 144
.b8 178
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp4851
.b64 $L__tmp4852
.b8 9
.b8 0
.b8 144
.b8 179
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp4852
.b64 $L__tmp4861
.b8 8
.b8 0
.b8 144
.b8 179
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp4861
.b64 $L__tmp4862
.b8 8
.b8 0
.b8 144
.b8 182
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp4862
.b64 $L__func_end21
.b8 9
.b8 0
.b8 144
.b8 179
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp4891
.b64 $L__tmp4892
.b8 8
.b8 0
.b8 144
.b8 177
.b8 226
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp4892
.b64 $L__tmp4893
.b8 9
.b8 0
.b8 144
.b8 180
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp4893
.b64 $L__tmp4896
.b8 8
.b8 0
.b8 144
.b8 178
.b8 226
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp4896
.b64 $L__tmp4897
.b8 8
.b8 0
.b8 144
.b8 179
.b8 226
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp4897
.b64 $L__func_end21
.b8 9
.b8 0
.b8 144
.b8 180
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp4900
.b64 $L__tmp4901
.b8 8
.b8 0
.b8 144
.b8 180
.b8 226
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp4901
.b64 $L__tmp4902
.b8 9
.b8 0
.b8 144
.b8 181
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp4902
.b64 $L__tmp4905
.b8 8
.b8 0
.b8 144
.b8 181
.b8 226
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp4905
.b64 $L__tmp4906
.b8 8
.b8 0
.b8 144
.b8 182
.b8 226
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp4906
.b64 $L__func_end21
.b8 9
.b8 0
.b8 144
.b8 181
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp4909
.b64 $L__tmp4910
.b8 8
.b8 0
.b8 144
.b8 183
.b8 226
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp4910
.b64 $L__tmp4911
.b8 9
.b8 0
.b8 144
.b8 182
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp4911
.b64 $L__tmp4937
.b8 8
.b8 0
.b8 144
.b8 184
.b8 226
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp4937
.b64 $L__tmp4938
.b8 8
.b8 0
.b8 144
.b8 185
.b8 228
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp4938
.b64 $L__func_end21
.b8 9
.b8 0
.b8 144
.b8 182
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp4921
.b64 $L__tmp4922
.b8 8
.b8 0
.b8 144
.b8 180
.b8 228
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp4922
.b64 $L__tmp4923
.b8 9
.b8 0
.b8 144
.b8 183
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp4923
.b64 $L__tmp4932
.b8 8
.b8 0
.b8 144
.b8 181
.b8 228
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp4932
.b64 $L__tmp4933
.b8 8
.b8 0
.b8 144
.b8 184
.b8 228
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp4933
.b64 $L__func_end21
.b8 9
.b8 0
.b8 144
.b8 183
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp4967
.b64 $L__tmp4968
.b8 8
.b8 0
.b8 144
.b8 180
.b8 230
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp4968
.b64 $L__tmp4969
.b8 9
.b8 0
.b8 144
.b8 184
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp4969
.b64 $L__tmp4978
.b8 8
.b8 0
.b8 144
.b8 181
.b8 230
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp4978
.b64 $L__tmp4979
.b8 8
.b8 0
.b8 144
.b8 184
.b8 230
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp4979
.b64 $L__func_end21
.b8 9
.b8 0
.b8 144
.b8 184
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp5038
.b64 $L__tmp5039
.b8 5
.b8 0
.b8 144
.b8 178
.b8 228
.b8 149
.b8 1
.b64 $L__tmp5039
.b64 $L__tmp5040
.b8 7
.b8 0
.b8 144
.b8 179
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5040
.b64 $L__tmp5512
.b8 5
.b8 0
.b8 144
.b8 179
.b8 228
.b8 149
.b8 1
.b64 $L__tmp5512
.b64 $L__tmp5513
.b8 6
.b8 0
.b8 144
.b8 178
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5513
.b64 $L__func_end24
.b8 7
.b8 0
.b8 144
.b8 179
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp5061
.b64 $L__tmp5062
.b8 5
.b8 0
.b8 144
.b8 181
.b8 228
.b8 149
.b8 1
.b64 $L__tmp5062
.b64 $L__tmp5063
.b8 7
.b8 0
.b8 144
.b8 180
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5063
.b64 $L__tmp5070
.b8 5
.b8 0
.b8 144
.b8 182
.b8 228
.b8 149
.b8 1
.b64 $L__tmp5070
.b64 $L__tmp5071
.b8 5
.b8 0
.b8 144
.b8 183
.b8 228
.b8 149
.b8 1
.b64 $L__tmp5071
.b64 $L__func_end24
.b8 7
.b8 0
.b8 144
.b8 180
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp5088
.b64 $L__tmp5089
.b8 5
.b8 0
.b8 144
.b8 184
.b8 228
.b8 149
.b8 1
.b64 $L__tmp5089
.b64 $L__tmp5090
.b8 7
.b8 0
.b8 144
.b8 181
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5090
.b64 $L__tmp5097
.b8 5
.b8 0
.b8 144
.b8 185
.b8 228
.b8 149
.b8 1
.b64 $L__tmp5097
.b64 $L__tmp5098
.b8 6
.b8 0
.b8 144
.b8 176
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5098
.b64 $L__func_end24
.b8 7
.b8 0
.b8 144
.b8 181
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp5103
.b64 $L__tmp5104
.b8 6
.b8 0
.b8 144
.b8 177
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5104
.b64 $L__tmp5105
.b8 7
.b8 0
.b8 144
.b8 182
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5105
.b64 $L__tmp5112
.b8 6
.b8 0
.b8 144
.b8 178
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5112
.b64 $L__tmp5113
.b8 6
.b8 0
.b8 144
.b8 179
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5113
.b64 $L__func_end24
.b8 7
.b8 0
.b8 144
.b8 182
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp5118
.b64 $L__tmp5119
.b8 6
.b8 0
.b8 144
.b8 180
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5119
.b64 $L__tmp5120
.b8 7
.b8 0
.b8 144
.b8 183
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5120
.b64 $L__tmp5127
.b8 6
.b8 0
.b8 144
.b8 181
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5127
.b64 $L__tmp5128
.b8 6
.b8 0
.b8 144
.b8 182
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5128
.b64 $L__func_end24
.b8 7
.b8 0
.b8 144
.b8 183
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp5139
.b64 $L__tmp5140
.b8 6
.b8 0
.b8 144
.b8 183
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5140
.b64 $L__tmp5141
.b8 7
.b8 0
.b8 144
.b8 184
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5141
.b64 $L__tmp5148
.b8 6
.b8 0
.b8 144
.b8 184
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5148
.b64 $L__tmp5149
.b8 6
.b8 0
.b8 144
.b8 185
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5149
.b64 $L__func_end24
.b8 7
.b8 0
.b8 144
.b8 184
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp5165
.b64 $L__tmp5166
.b8 6
.b8 0
.b8 144
.b8 176
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5166
.b64 $L__tmp5167
.b8 7
.b8 0
.b8 144
.b8 185
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5167
.b64 $L__tmp5174
.b8 6
.b8 0
.b8 144
.b8 177
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5174
.b64 $L__tmp5175
.b8 6
.b8 0
.b8 144
.b8 178
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5175
.b64 $L__func_end24
.b8 7
.b8 0
.b8 144
.b8 185
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp5191
.b64 $L__tmp5192
.b8 6
.b8 0
.b8 144
.b8 179
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5192
.b64 $L__tmp5193
.b8 7
.b8 0
.b8 144
.b8 176
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5193
.b64 $L__tmp5200
.b8 6
.b8 0
.b8 144
.b8 180
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5200
.b64 $L__tmp5201
.b8 6
.b8 0
.b8 144
.b8 181
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5201
.b64 $L__func_end24
.b8 7
.b8 0
.b8 144
.b8 176
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp5219
.b64 $L__tmp5220
.b8 6
.b8 0
.b8 144
.b8 182
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5220
.b64 $L__tmp5221
.b8 7
.b8 0
.b8 144
.b8 177
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5221
.b64 $L__tmp5228
.b8 6
.b8 0
.b8 144
.b8 183
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5228
.b64 $L__tmp5229
.b8 6
.b8 0
.b8 144
.b8 184
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5229
.b64 $L__func_end24
.b8 7
.b8 0
.b8 144
.b8 177
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp5247
.b64 $L__tmp5248
.b8 6
.b8 0
.b8 144
.b8 185
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5248
.b64 $L__tmp5249
.b8 7
.b8 0
.b8 144
.b8 178
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5249
.b64 $L__tmp5256
.b8 6
.b8 0
.b8 144
.b8 176
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5256
.b64 $L__tmp5257
.b8 6
.b8 0
.b8 144
.b8 177
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5257
.b64 $L__func_end24
.b8 7
.b8 0
.b8 144
.b8 178
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp5262
.b64 $L__tmp5263
.b8 6
.b8 0
.b8 144
.b8 178
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5263
.b64 $L__tmp5264
.b8 7
.b8 0
.b8 144
.b8 179
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5264
.b64 $L__tmp5271
.b8 6
.b8 0
.b8 144
.b8 179
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5271
.b64 $L__tmp5272
.b8 6
.b8 0
.b8 144
.b8 180
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5272
.b64 $L__func_end24
.b8 7
.b8 0
.b8 144
.b8 179
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp5277
.b64 $L__tmp5278
.b8 6
.b8 0
.b8 144
.b8 181
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5278
.b64 $L__tmp5279
.b8 7
.b8 0
.b8 144
.b8 180
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5279
.b64 $L__tmp5286
.b8 6
.b8 0
.b8 144
.b8 182
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5286
.b64 $L__tmp5287
.b8 6
.b8 0
.b8 144
.b8 183
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5287
.b64 $L__func_end24
.b8 7
.b8 0
.b8 144
.b8 180
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp5292
.b64 $L__tmp5293
.b8 6
.b8 0
.b8 144
.b8 184
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5293
.b64 $L__tmp5294
.b8 7
.b8 0
.b8 144
.b8 181
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5294
.b64 $L__tmp5301
.b8 6
.b8 0
.b8 144
.b8 185
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5301
.b64 $L__tmp5302
.b8 6
.b8 0
.b8 144
.b8 176
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5302
.b64 $L__func_end24
.b8 7
.b8 0
.b8 144
.b8 181
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp5313
.b64 $L__tmp5314
.b8 6
.b8 0
.b8 144
.b8 177
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5314
.b64 $L__tmp5315
.b8 7
.b8 0
.b8 144
.b8 182
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5315
.b64 $L__tmp5322
.b8 6
.b8 0
.b8 144
.b8 178
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5322
.b64 $L__tmp5323
.b8 6
.b8 0
.b8 144
.b8 179
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5323
.b64 $L__func_end24
.b8 7
.b8 0
.b8 144
.b8 182
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp5339
.b64 $L__tmp5340
.b8 6
.b8 0
.b8 144
.b8 180
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5340
.b64 $L__tmp5341
.b8 7
.b8 0
.b8 144
.b8 183
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5341
.b64 $L__tmp5348
.b8 6
.b8 0
.b8 144
.b8 181
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5348
.b64 $L__tmp5349
.b8 6
.b8 0
.b8 144
.b8 182
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5349
.b64 $L__func_end24
.b8 7
.b8 0
.b8 144
.b8 183
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp5365
.b64 $L__tmp5366
.b8 6
.b8 0
.b8 144
.b8 183
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5366
.b64 $L__tmp5367
.b8 7
.b8 0
.b8 144
.b8 184
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5367
.b64 $L__tmp5374
.b8 6
.b8 0
.b8 144
.b8 184
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5374
.b64 $L__tmp5375
.b8 6
.b8 0
.b8 144
.b8 185
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5375
.b64 $L__func_end24
.b8 7
.b8 0
.b8 144
.b8 184
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp5391
.b64 $L__tmp5392
.b8 6
.b8 0
.b8 144
.b8 176
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5392
.b64 $L__tmp5393
.b8 7
.b8 0
.b8 144
.b8 185
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5393
.b64 $L__tmp5400
.b8 6
.b8 0
.b8 144
.b8 177
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5400
.b64 $L__tmp5401
.b8 6
.b8 0
.b8 144
.b8 178
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5401
.b64 $L__func_end24
.b8 7
.b8 0
.b8 144
.b8 185
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp5441
.b64 $L__tmp5442
.b8 8
.b8 0
.b8 144
.b8 178
.b8 224
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp5442
.b64 $L__tmp5446
.b8 9
.b8 0
.b8 144
.b8 181
.b8 224
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp5445
.b64 $L__tmp5446
.b8 8
.b8 0
.b8 144
.b8 176
.b8 224
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp5446
.b64 $L__func_end24
.b8 9
.b8 0
.b8 144
.b8 181
.b8 224
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp5447
.b64 $L__tmp5448
.b8 7
.b8 0
.b8 144
.b8 185
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp5448
.b64 $L__tmp5453
.b8 9
.b8 0
.b8 144
.b8 183
.b8 224
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp5453
.b64 $L__tmp5454
.b8 7
.b8 0
.b8 144
.b8 178
.b8 230
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp5454
.b64 $L__tmp5456
.b8 9
.b8 0
.b8 144
.b8 183
.b8 224
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp5456
.b64 $L__func_end24
.b8 7
.b8 0
.b8 144
.b8 180
.b8 230
.b8 144
.b8 147
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp5458
.b64 $L__tmp5459
.b8 6
.b8 0
.b8 144
.b8 179
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5459
.b64 $L__tmp5460
.b8 7
.b8 0
.b8 144
.b8 176
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5460
.b64 $L__tmp5467
.b8 6
.b8 0
.b8 144
.b8 180
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5467
.b64 $L__tmp5468
.b8 6
.b8 0
.b8 144
.b8 181
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5468
.b64 $L__func_end24
.b8 7
.b8 0
.b8 144
.b8 176
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp5473
.b64 $L__tmp5474
.b8 6
.b8 0
.b8 144
.b8 182
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5474
.b64 $L__tmp5475
.b8 7
.b8 0
.b8 144
.b8 177
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5475
.b64 $L__tmp5482
.b8 6
.b8 0
.b8 144
.b8 183
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5482
.b64 $L__tmp5483
.b8 6
.b8 0
.b8 144
.b8 184
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5483
.b64 $L__func_end24
.b8 7
.b8 0
.b8 144
.b8 177
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp5488
.b64 $L__tmp5489
.b8 6
.b8 0
.b8 144
.b8 185
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5489
.b64 $L__tmp5490
.b8 7
.b8 0
.b8 144
.b8 178
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5490
.b64 $L__tmp5497
.b8 6
.b8 0
.b8 144
.b8 176
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5497
.b64 $L__tmp5498
.b8 6
.b8 0
.b8 144
.b8 177
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5498
.b64 $L__func_end24
.b8 7
.b8 0
.b8 144
.b8 178
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp5544
.b64 $L__tmp5545
.b8 6
.b8 0
.b8 144
.b8 180
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5545
.b64 $L__tmp5546
.b8 7
.b8 0
.b8 144
.b8 179
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5546
.b64 $L__tmp6018
.b8 6
.b8 0
.b8 144
.b8 181
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6018
.b64 $L__tmp6019
.b8 7
.b8 0
.b8 144
.b8 180
.b8 228
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp6019
.b64 $L__func_end24
.b8 7
.b8 0
.b8 144
.b8 179
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp5567
.b64 $L__tmp5568
.b8 6
.b8 0
.b8 144
.b8 183
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5568
.b64 $L__tmp5569
.b8 7
.b8 0
.b8 144
.b8 180
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5569
.b64 $L__tmp5576
.b8 6
.b8 0
.b8 144
.b8 184
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5576
.b64 $L__tmp5577
.b8 6
.b8 0
.b8 144
.b8 185
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5577
.b64 $L__func_end24
.b8 7
.b8 0
.b8 144
.b8 180
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp5594
.b64 $L__tmp5595
.b8 6
.b8 0
.b8 144
.b8 176
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5595
.b64 $L__tmp5596
.b8 7
.b8 0
.b8 144
.b8 181
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5596
.b64 $L__tmp5603
.b8 6
.b8 0
.b8 144
.b8 177
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5603
.b64 $L__tmp5604
.b8 6
.b8 0
.b8 144
.b8 178
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5604
.b64 $L__func_end24
.b8 7
.b8 0
.b8 144
.b8 181
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp5609
.b64 $L__tmp5610
.b8 6
.b8 0
.b8 144
.b8 179
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5610
.b64 $L__tmp5611
.b8 7
.b8 0
.b8 144
.b8 182
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5611
.b64 $L__tmp5618
.b8 6
.b8 0
.b8 144
.b8 180
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5618
.b64 $L__tmp5619
.b8 6
.b8 0
.b8 144
.b8 181
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5619
.b64 $L__func_end24
.b8 7
.b8 0
.b8 144
.b8 182
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp5624
.b64 $L__tmp5625
.b8 6
.b8 0
.b8 144
.b8 182
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5625
.b64 $L__tmp5626
.b8 7
.b8 0
.b8 144
.b8 183
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5626
.b64 $L__tmp5633
.b8 6
.b8 0
.b8 144
.b8 183
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5633
.b64 $L__tmp5634
.b8 6
.b8 0
.b8 144
.b8 184
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5634
.b64 $L__func_end24
.b8 7
.b8 0
.b8 144
.b8 183
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp5645
.b64 $L__tmp5646
.b8 6
.b8 0
.b8 144
.b8 185
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5646
.b64 $L__tmp5647
.b8 7
.b8 0
.b8 144
.b8 184
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5647
.b64 $L__tmp5654
.b8 6
.b8 0
.b8 144
.b8 176
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5654
.b64 $L__tmp5655
.b8 6
.b8 0
.b8 144
.b8 177
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5655
.b64 $L__func_end24
.b8 7
.b8 0
.b8 144
.b8 184
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp5671
.b64 $L__tmp5672
.b8 6
.b8 0
.b8 144
.b8 178
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5672
.b64 $L__tmp5673
.b8 7
.b8 0
.b8 144
.b8 185
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5673
.b64 $L__tmp5680
.b8 6
.b8 0
.b8 144
.b8 179
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5680
.b64 $L__tmp5681
.b8 6
.b8 0
.b8 144
.b8 180
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5681
.b64 $L__func_end24
.b8 7
.b8 0
.b8 144
.b8 185
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp5697
.b64 $L__tmp5698
.b8 6
.b8 0
.b8 144
.b8 181
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5698
.b64 $L__tmp5699
.b8 7
.b8 0
.b8 144
.b8 176
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5699
.b64 $L__tmp5706
.b8 6
.b8 0
.b8 144
.b8 182
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5706
.b64 $L__tmp5707
.b8 6
.b8 0
.b8 144
.b8 183
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5707
.b64 $L__func_end24
.b8 7
.b8 0
.b8 144
.b8 176
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp5725
.b64 $L__tmp5726
.b8 6
.b8 0
.b8 144
.b8 184
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5726
.b64 $L__tmp5727
.b8 7
.b8 0
.b8 144
.b8 177
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5727
.b64 $L__tmp5734
.b8 6
.b8 0
.b8 144
.b8 185
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5734
.b64 $L__tmp5735
.b8 6
.b8 0
.b8 144
.b8 176
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5735
.b64 $L__func_end24
.b8 7
.b8 0
.b8 144
.b8 177
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp5753
.b64 $L__tmp5754
.b8 6
.b8 0
.b8 144
.b8 177
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5754
.b64 $L__tmp5755
.b8 7
.b8 0
.b8 144
.b8 178
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5755
.b64 $L__tmp5762
.b8 6
.b8 0
.b8 144
.b8 178
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5762
.b64 $L__tmp5763
.b8 6
.b8 0
.b8 144
.b8 179
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5763
.b64 $L__func_end24
.b8 7
.b8 0
.b8 144
.b8 178
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp5768
.b64 $L__tmp5769
.b8 6
.b8 0
.b8 144
.b8 180
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5769
.b64 $L__tmp5770
.b8 7
.b8 0
.b8 144
.b8 179
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5770
.b64 $L__tmp5777
.b8 6
.b8 0
.b8 144
.b8 181
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5777
.b64 $L__tmp5778
.b8 6
.b8 0
.b8 144
.b8 182
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5778
.b64 $L__func_end24
.b8 7
.b8 0
.b8 144
.b8 179
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp5783
.b64 $L__tmp5784
.b8 6
.b8 0
.b8 144
.b8 183
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5784
.b64 $L__tmp5785
.b8 7
.b8 0
.b8 144
.b8 180
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5785
.b64 $L__tmp5792
.b8 6
.b8 0
.b8 144
.b8 184
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5792
.b64 $L__tmp5793
.b8 6
.b8 0
.b8 144
.b8 185
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp5793
.b64 $L__func_end24
.b8 7
.b8 0
.b8 144
.b8 180
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp5798
.b64 $L__tmp5799
.b8 7
.b8 0
.b8 144
.b8 176
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5799
.b64 $L__tmp5800
.b8 7
.b8 0
.b8 144
.b8 181
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5800
.b64 $L__tmp5807
.b8 7
.b8 0
.b8 144
.b8 177
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5807
.b64 $L__tmp5808
.b8 7
.b8 0
.b8 144
.b8 178
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5808
.b64 $L__func_end24
.b8 7
.b8 0
.b8 144
.b8 181
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp5819
.b64 $L__tmp5820
.b8 7
.b8 0
.b8 144
.b8 179
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5820
.b64 $L__tmp5821
.b8 7
.b8 0
.b8 144
.b8 182
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5821
.b64 $L__tmp5828
.b8 7
.b8 0
.b8 144
.b8 180
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5828
.b64 $L__tmp5829
.b8 7
.b8 0
.b8 144
.b8 181
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5829
.b64 $L__func_end24
.b8 7
.b8 0
.b8 144
.b8 182
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp5845
.b64 $L__tmp5846
.b8 7
.b8 0
.b8 144
.b8 182
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5846
.b64 $L__tmp5847
.b8 7
.b8 0
.b8 144
.b8 183
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5847
.b64 $L__tmp5854
.b8 7
.b8 0
.b8 144
.b8 183
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5854
.b64 $L__tmp5855
.b8 7
.b8 0
.b8 144
.b8 184
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5855
.b64 $L__func_end24
.b8 7
.b8 0
.b8 144
.b8 183
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp5871
.b64 $L__tmp5872
.b8 7
.b8 0
.b8 144
.b8 185
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5872
.b64 $L__tmp5873
.b8 7
.b8 0
.b8 144
.b8 184
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5873
.b64 $L__tmp5880
.b8 7
.b8 0
.b8 144
.b8 176
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5880
.b64 $L__tmp5881
.b8 7
.b8 0
.b8 144
.b8 177
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5881
.b64 $L__func_end24
.b8 7
.b8 0
.b8 144
.b8 184
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp5897
.b64 $L__tmp5898
.b8 7
.b8 0
.b8 144
.b8 178
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5898
.b64 $L__tmp5899
.b8 7
.b8 0
.b8 144
.b8 185
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5899
.b64 $L__tmp5906
.b8 7
.b8 0
.b8 144
.b8 179
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5906
.b64 $L__tmp5907
.b8 7
.b8 0
.b8 144
.b8 180
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5907
.b64 $L__func_end24
.b8 7
.b8 0
.b8 144
.b8 185
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp5947
.b64 $L__tmp5948
.b8 8
.b8 0
.b8 144
.b8 180
.b8 240
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp5948
.b64 $L__tmp5952
.b8 9
.b8 0
.b8 144
.b8 184
.b8 224
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp5951
.b64 $L__tmp5952
.b8 8
.b8 0
.b8 144
.b8 178
.b8 240
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp5952
.b64 $L__func_end24
.b8 9
.b8 0
.b8 144
.b8 184
.b8 224
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp5953
.b64 $L__tmp5954
.b8 7
.b8 0
.b8 144
.b8 183
.b8 236
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp5954
.b64 $L__tmp5959
.b8 9
.b8 0
.b8 144
.b8 176
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp5959
.b64 $L__tmp5960
.b8 7
.b8 0
.b8 144
.b8 176
.b8 238
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp5960
.b64 $L__tmp5962
.b8 9
.b8 0
.b8 144
.b8 176
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp5962
.b64 $L__func_end24
.b8 7
.b8 0
.b8 144
.b8 178
.b8 238
.b8 144
.b8 147
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp5964
.b64 $L__tmp5965
.b8 7
.b8 0
.b8 144
.b8 181
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5965
.b64 $L__tmp5966
.b8 7
.b8 0
.b8 144
.b8 176
.b8 228
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5966
.b64 $L__tmp5973
.b8 7
.b8 0
.b8 144
.b8 182
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5973
.b64 $L__tmp5974
.b8 7
.b8 0
.b8 144
.b8 183
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5974
.b64 $L__func_end24
.b8 7
.b8 0
.b8 144
.b8 176
.b8 228
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp5979
.b64 $L__tmp5980
.b8 7
.b8 0
.b8 144
.b8 184
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5980
.b64 $L__tmp5981
.b8 7
.b8 0
.b8 144
.b8 177
.b8 228
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5981
.b64 $L__tmp5988
.b8 7
.b8 0
.b8 144
.b8 185
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5988
.b64 $L__tmp5989
.b8 7
.b8 0
.b8 144
.b8 176
.b8 228
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5989
.b64 $L__func_end24
.b8 7
.b8 0
.b8 144
.b8 177
.b8 228
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp5994
.b64 $L__tmp5995
.b8 7
.b8 0
.b8 144
.b8 177
.b8 228
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5995
.b64 $L__tmp5996
.b8 7
.b8 0
.b8 144
.b8 178
.b8 228
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp5996
.b64 $L__tmp6003
.b8 7
.b8 0
.b8 144
.b8 178
.b8 228
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp6003
.b64 $L__tmp6004
.b8 7
.b8 0
.b8 144
.b8 179
.b8 228
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp6004
.b64 $L__func_end24
.b8 7
.b8 0
.b8 144
.b8 178
.b8 228
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp6040
.b64 $L__tmp6041
.b8 7
.b8 0
.b8 144
.b8 176
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp6041
.b64 $L__tmp6042
.b8 9
.b8 0
.b8 144
.b8 177
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp6042
.b64 $L__tmp6045
.b8 7
.b8 0
.b8 144
.b8 177
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp6045
.b64 $L__tmp6046
.b8 7
.b8 0
.b8 144
.b8 178
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp6046
.b64 $L__func_end24
.b8 9
.b8 0
.b8 144
.b8 177
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp6049
.b64 $L__tmp6050
.b8 7
.b8 0
.b8 144
.b8 179
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp6050
.b64 $L__tmp6051
.b8 9
.b8 0
.b8 144
.b8 178
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp6051
.b64 $L__tmp6058
.b8 7
.b8 0
.b8 144
.b8 180
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp6058
.b64 $L__tmp6059
.b8 7
.b8 0
.b8 144
.b8 182
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp6059
.b64 $L__func_end24
.b8 9
.b8 0
.b8 144
.b8 178
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp6063
.b64 $L__tmp6064
.b8 7
.b8 0
.b8 144
.b8 183
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp6064
.b64 $L__tmp6065
.b8 9
.b8 0
.b8 144
.b8 179
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp6065
.b64 $L__tmp6068
.b8 7
.b8 0
.b8 144
.b8 184
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp6068
.b64 $L__tmp6069
.b8 7
.b8 0
.b8 144
.b8 185
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp6069
.b64 $L__func_end24
.b8 9
.b8 0
.b8 144
.b8 179
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp6085
.b64 $L__tmp6086
.b8 7
.b8 0
.b8 144
.b8 181
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp6086
.b64 $L__tmp6087
.b8 9
.b8 0
.b8 144
.b8 180
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp6087
.b64 $L__tmp6113
.b8 7
.b8 0
.b8 144
.b8 182
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp6113
.b64 $L__tmp6114
.b8 8
.b8 0
.b8 144
.b8 183
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp6114
.b64 $L__func_end24
.b8 9
.b8 0
.b8 144
.b8 180
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp6097
.b64 $L__tmp6098
.b8 8
.b8 0
.b8 144
.b8 178
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp6098
.b64 $L__tmp6099
.b8 9
.b8 0
.b8 144
.b8 181
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp6099
.b64 $L__tmp6108
.b8 8
.b8 0
.b8 144
.b8 179
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp6108
.b64 $L__tmp6109
.b8 8
.b8 0
.b8 144
.b8 182
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp6109
.b64 $L__func_end24
.b8 9
.b8 0
.b8 144
.b8 181
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp6138
.b64 $L__tmp6139
.b8 8
.b8 0
.b8 144
.b8 177
.b8 226
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp6139
.b64 $L__tmp6140
.b8 9
.b8 0
.b8 144
.b8 182
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp6140
.b64 $L__tmp6143
.b8 8
.b8 0
.b8 144
.b8 178
.b8 226
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp6143
.b64 $L__tmp6144
.b8 8
.b8 0
.b8 144
.b8 179
.b8 226
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp6144
.b64 $L__func_end24
.b8 9
.b8 0
.b8 144
.b8 182
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp6147
.b64 $L__tmp6148
.b8 8
.b8 0
.b8 144
.b8 180
.b8 226
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp6148
.b64 $L__tmp6149
.b8 9
.b8 0
.b8 144
.b8 183
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp6149
.b64 $L__tmp6152
.b8 8
.b8 0
.b8 144
.b8 181
.b8 226
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp6152
.b64 $L__tmp6153
.b8 8
.b8 0
.b8 144
.b8 182
.b8 226
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp6153
.b64 $L__func_end24
.b8 9
.b8 0
.b8 144
.b8 183
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp6156
.b64 $L__tmp6157
.b8 8
.b8 0
.b8 144
.b8 183
.b8 226
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp6157
.b64 $L__tmp6158
.b8 9
.b8 0
.b8 144
.b8 184
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp6158
.b64 $L__tmp6184
.b8 8
.b8 0
.b8 144
.b8 184
.b8 226
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp6184
.b64 $L__tmp6185
.b8 8
.b8 0
.b8 144
.b8 185
.b8 228
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp6185
.b64 $L__func_end24
.b8 9
.b8 0
.b8 144
.b8 184
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp6168
.b64 $L__tmp6169
.b8 8
.b8 0
.b8 144
.b8 180
.b8 228
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp6169
.b64 $L__tmp6170
.b8 9
.b8 0
.b8 144
.b8 185
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp6170
.b64 $L__tmp6179
.b8 8
.b8 0
.b8 144
.b8 181
.b8 228
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp6179
.b64 $L__tmp6180
.b8 8
.b8 0
.b8 144
.b8 184
.b8 228
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp6180
.b64 $L__func_end24
.b8 9
.b8 0
.b8 144
.b8 185
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp6214
.b64 $L__tmp6215
.b8 8
.b8 0
.b8 144
.b8 183
.b8 230
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp6215
.b64 $L__tmp6216
.b8 9
.b8 0
.b8 144
.b8 177
.b8 228
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp6216
.b64 $L__tmp6225
.b8 8
.b8 0
.b8 144
.b8 184
.b8 230
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp6225
.b64 $L__tmp6226
.b8 8
.b8 0
.b8 144
.b8 177
.b8 232
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp6226
.b64 $L__func_end24
.b8 9
.b8 0
.b8 144
.b8 177
.b8 228
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp6267
.b64 $L__tmp6268
.b8 5
.b8 0
.b8 144
.b8 178
.b8 228
.b8 149
.b8 1
.b64 $L__tmp6268
.b64 $L__tmp6269
.b8 7
.b8 0
.b8 144
.b8 178
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp6269
.b64 $L__tmp6741
.b8 5
.b8 0
.b8 144
.b8 179
.b8 228
.b8 149
.b8 1
.b64 $L__tmp6741
.b64 $L__tmp6742
.b8 6
.b8 0
.b8 144
.b8 178
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6742
.b64 $L__func_end26
.b8 7
.b8 0
.b8 144
.b8 178
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp6290
.b64 $L__tmp6291
.b8 5
.b8 0
.b8 144
.b8 181
.b8 228
.b8 149
.b8 1
.b64 $L__tmp6291
.b64 $L__tmp6292
.b8 7
.b8 0
.b8 144
.b8 179
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp6292
.b64 $L__tmp6299
.b8 5
.b8 0
.b8 144
.b8 182
.b8 228
.b8 149
.b8 1
.b64 $L__tmp6299
.b64 $L__tmp6300
.b8 5
.b8 0
.b8 144
.b8 183
.b8 228
.b8 149
.b8 1
.b64 $L__tmp6300
.b64 $L__func_end26
.b8 7
.b8 0
.b8 144
.b8 179
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp6317
.b64 $L__tmp6318
.b8 5
.b8 0
.b8 144
.b8 184
.b8 228
.b8 149
.b8 1
.b64 $L__tmp6318
.b64 $L__tmp6319
.b8 7
.b8 0
.b8 144
.b8 180
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp6319
.b64 $L__tmp6326
.b8 5
.b8 0
.b8 144
.b8 185
.b8 228
.b8 149
.b8 1
.b64 $L__tmp6326
.b64 $L__tmp6327
.b8 6
.b8 0
.b8 144
.b8 176
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6327
.b64 $L__func_end26
.b8 7
.b8 0
.b8 144
.b8 180
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp6332
.b64 $L__tmp6333
.b8 6
.b8 0
.b8 144
.b8 177
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6333
.b64 $L__tmp6334
.b8 7
.b8 0
.b8 144
.b8 181
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp6334
.b64 $L__tmp6341
.b8 6
.b8 0
.b8 144
.b8 178
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6341
.b64 $L__tmp6342
.b8 6
.b8 0
.b8 144
.b8 179
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6342
.b64 $L__func_end26
.b8 7
.b8 0
.b8 144
.b8 181
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp6347
.b64 $L__tmp6348
.b8 6
.b8 0
.b8 144
.b8 180
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6348
.b64 $L__tmp6349
.b8 7
.b8 0
.b8 144
.b8 182
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp6349
.b64 $L__tmp6356
.b8 6
.b8 0
.b8 144
.b8 181
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6356
.b64 $L__tmp6357
.b8 6
.b8 0
.b8 144
.b8 182
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6357
.b64 $L__func_end26
.b8 7
.b8 0
.b8 144
.b8 182
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp6368
.b64 $L__tmp6369
.b8 6
.b8 0
.b8 144
.b8 183
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6369
.b64 $L__tmp6370
.b8 7
.b8 0
.b8 144
.b8 183
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp6370
.b64 $L__tmp6377
.b8 6
.b8 0
.b8 144
.b8 184
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6377
.b64 $L__tmp6378
.b8 6
.b8 0
.b8 144
.b8 185
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6378
.b64 $L__func_end26
.b8 7
.b8 0
.b8 144
.b8 183
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp6394
.b64 $L__tmp6395
.b8 6
.b8 0
.b8 144
.b8 176
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6395
.b64 $L__tmp6396
.b8 7
.b8 0
.b8 144
.b8 184
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp6396
.b64 $L__tmp6403
.b8 6
.b8 0
.b8 144
.b8 177
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6403
.b64 $L__tmp6404
.b8 6
.b8 0
.b8 144
.b8 178
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6404
.b64 $L__func_end26
.b8 7
.b8 0
.b8 144
.b8 184
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp6420
.b64 $L__tmp6421
.b8 6
.b8 0
.b8 144
.b8 179
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6421
.b64 $L__tmp6422
.b8 7
.b8 0
.b8 144
.b8 185
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp6422
.b64 $L__tmp6429
.b8 6
.b8 0
.b8 144
.b8 180
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6429
.b64 $L__tmp6430
.b8 6
.b8 0
.b8 144
.b8 181
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6430
.b64 $L__func_end26
.b8 7
.b8 0
.b8 144
.b8 185
.b8 240
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp6448
.b64 $L__tmp6449
.b8 6
.b8 0
.b8 144
.b8 182
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6449
.b64 $L__tmp6450
.b8 7
.b8 0
.b8 144
.b8 176
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp6450
.b64 $L__tmp6457
.b8 6
.b8 0
.b8 144
.b8 183
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6457
.b64 $L__tmp6458
.b8 6
.b8 0
.b8 144
.b8 184
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6458
.b64 $L__func_end26
.b8 7
.b8 0
.b8 144
.b8 176
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp6476
.b64 $L__tmp6477
.b8 6
.b8 0
.b8 144
.b8 185
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6477
.b64 $L__tmp6478
.b8 7
.b8 0
.b8 144
.b8 177
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp6478
.b64 $L__tmp6485
.b8 6
.b8 0
.b8 144
.b8 176
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6485
.b64 $L__tmp6486
.b8 6
.b8 0
.b8 144
.b8 177
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6486
.b64 $L__func_end26
.b8 7
.b8 0
.b8 144
.b8 177
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp6491
.b64 $L__tmp6492
.b8 6
.b8 0
.b8 144
.b8 178
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6492
.b64 $L__tmp6493
.b8 7
.b8 0
.b8 144
.b8 178
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp6493
.b64 $L__tmp6500
.b8 6
.b8 0
.b8 144
.b8 179
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6500
.b64 $L__tmp6501
.b8 6
.b8 0
.b8 144
.b8 180
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6501
.b64 $L__func_end26
.b8 7
.b8 0
.b8 144
.b8 178
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp6506
.b64 $L__tmp6507
.b8 6
.b8 0
.b8 144
.b8 181
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6507
.b64 $L__tmp6508
.b8 7
.b8 0
.b8 144
.b8 179
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp6508
.b64 $L__tmp6515
.b8 6
.b8 0
.b8 144
.b8 182
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6515
.b64 $L__tmp6516
.b8 6
.b8 0
.b8 144
.b8 183
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6516
.b64 $L__func_end26
.b8 7
.b8 0
.b8 144
.b8 179
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp6521
.b64 $L__tmp6522
.b8 6
.b8 0
.b8 144
.b8 184
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6522
.b64 $L__tmp6523
.b8 7
.b8 0
.b8 144
.b8 180
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp6523
.b64 $L__tmp6530
.b8 6
.b8 0
.b8 144
.b8 185
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6530
.b64 $L__tmp6531
.b8 6
.b8 0
.b8 144
.b8 176
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6531
.b64 $L__func_end26
.b8 7
.b8 0
.b8 144
.b8 180
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp6542
.b64 $L__tmp6543
.b8 6
.b8 0
.b8 144
.b8 177
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6543
.b64 $L__tmp6544
.b8 7
.b8 0
.b8 144
.b8 181
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp6544
.b64 $L__tmp6551
.b8 6
.b8 0
.b8 144
.b8 178
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6551
.b64 $L__tmp6552
.b8 6
.b8 0
.b8 144
.b8 179
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6552
.b64 $L__func_end26
.b8 7
.b8 0
.b8 144
.b8 181
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp6568
.b64 $L__tmp6569
.b8 6
.b8 0
.b8 144
.b8 180
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6569
.b64 $L__tmp6570
.b8 7
.b8 0
.b8 144
.b8 182
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp6570
.b64 $L__tmp6577
.b8 6
.b8 0
.b8 144
.b8 181
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6577
.b64 $L__tmp6578
.b8 6
.b8 0
.b8 144
.b8 182
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6578
.b64 $L__func_end26
.b8 7
.b8 0
.b8 144
.b8 182
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp6594
.b64 $L__tmp6595
.b8 6
.b8 0
.b8 144
.b8 183
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6595
.b64 $L__tmp6596
.b8 7
.b8 0
.b8 144
.b8 183
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp6596
.b64 $L__tmp6603
.b8 6
.b8 0
.b8 144
.b8 184
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6603
.b64 $L__tmp6604
.b8 6
.b8 0
.b8 144
.b8 185
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6604
.b64 $L__func_end26
.b8 7
.b8 0
.b8 144
.b8 183
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp6620
.b64 $L__tmp6621
.b8 6
.b8 0
.b8 144
.b8 176
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6621
.b64 $L__tmp6622
.b8 7
.b8 0
.b8 144
.b8 184
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp6622
.b64 $L__tmp6629
.b8 6
.b8 0
.b8 144
.b8 177
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6629
.b64 $L__tmp6630
.b8 6
.b8 0
.b8 144
.b8 178
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6630
.b64 $L__func_end26
.b8 7
.b8 0
.b8 144
.b8 184
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp6670
.b64 $L__tmp6671
.b8 8
.b8 0
.b8 144
.b8 184
.b8 242
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp6671
.b64 $L__tmp6675
.b8 9
.b8 0
.b8 144
.b8 179
.b8 224
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp6674
.b64 $L__tmp6675
.b8 8
.b8 0
.b8 144
.b8 182
.b8 242
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp6675
.b64 $L__func_end26
.b8 9
.b8 0
.b8 144
.b8 179
.b8 224
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp6676
.b64 $L__tmp6677
.b8 7
.b8 0
.b8 144
.b8 176
.b8 230
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp6677
.b64 $L__tmp6682
.b8 9
.b8 0
.b8 144
.b8 181
.b8 224
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp6682
.b64 $L__tmp6683
.b8 7
.b8 0
.b8 144
.b8 179
.b8 230
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp6683
.b64 $L__tmp6685
.b8 9
.b8 0
.b8 144
.b8 181
.b8 224
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp6685
.b64 $L__func_end26
.b8 7
.b8 0
.b8 144
.b8 181
.b8 230
.b8 144
.b8 147
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp6687
.b64 $L__tmp6688
.b8 6
.b8 0
.b8 144
.b8 179
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6688
.b64 $L__tmp6689
.b8 7
.b8 0
.b8 144
.b8 185
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp6689
.b64 $L__tmp6696
.b8 6
.b8 0
.b8 144
.b8 180
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6696
.b64 $L__tmp6697
.b8 6
.b8 0
.b8 144
.b8 181
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6697
.b64 $L__func_end26
.b8 7
.b8 0
.b8 144
.b8 185
.b8 242
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp6702
.b64 $L__tmp6703
.b8 6
.b8 0
.b8 144
.b8 182
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6703
.b64 $L__tmp6704
.b8 7
.b8 0
.b8 144
.b8 176
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp6704
.b64 $L__tmp6711
.b8 6
.b8 0
.b8 144
.b8 183
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6711
.b64 $L__tmp6712
.b8 6
.b8 0
.b8 144
.b8 184
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6712
.b64 $L__func_end26
.b8 7
.b8 0
.b8 144
.b8 176
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp6717
.b64 $L__tmp6718
.b8 6
.b8 0
.b8 144
.b8 185
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6718
.b64 $L__tmp6719
.b8 7
.b8 0
.b8 144
.b8 177
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp6719
.b64 $L__tmp6726
.b8 6
.b8 0
.b8 144
.b8 176
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6726
.b64 $L__tmp6727
.b8 6
.b8 0
.b8 144
.b8 177
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6727
.b64 $L__func_end26
.b8 7
.b8 0
.b8 144
.b8 177
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp6773
.b64 $L__tmp6774
.b8 6
.b8 0
.b8 144
.b8 180
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6774
.b64 $L__tmp6775
.b8 7
.b8 0
.b8 144
.b8 178
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp6775
.b64 $L__tmp7247
.b8 6
.b8 0
.b8 144
.b8 181
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7247
.b64 $L__tmp7248
.b8 7
.b8 0
.b8 144
.b8 180
.b8 228
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp7248
.b64 $L__func_end26
.b8 7
.b8 0
.b8 144
.b8 178
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp6796
.b64 $L__tmp6797
.b8 6
.b8 0
.b8 144
.b8 183
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6797
.b64 $L__tmp6798
.b8 7
.b8 0
.b8 144
.b8 179
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp6798
.b64 $L__tmp6805
.b8 6
.b8 0
.b8 144
.b8 184
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6805
.b64 $L__tmp6806
.b8 6
.b8 0
.b8 144
.b8 185
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6806
.b64 $L__func_end26
.b8 7
.b8 0
.b8 144
.b8 179
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp6823
.b64 $L__tmp6824
.b8 6
.b8 0
.b8 144
.b8 176
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6824
.b64 $L__tmp6825
.b8 7
.b8 0
.b8 144
.b8 180
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp6825
.b64 $L__tmp6832
.b8 6
.b8 0
.b8 144
.b8 177
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6832
.b64 $L__tmp6833
.b8 6
.b8 0
.b8 144
.b8 178
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6833
.b64 $L__func_end26
.b8 7
.b8 0
.b8 144
.b8 180
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp6838
.b64 $L__tmp6839
.b8 6
.b8 0
.b8 144
.b8 179
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6839
.b64 $L__tmp6840
.b8 7
.b8 0
.b8 144
.b8 181
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp6840
.b64 $L__tmp6847
.b8 6
.b8 0
.b8 144
.b8 180
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6847
.b64 $L__tmp6848
.b8 6
.b8 0
.b8 144
.b8 181
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6848
.b64 $L__func_end26
.b8 7
.b8 0
.b8 144
.b8 181
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp6853
.b64 $L__tmp6854
.b8 6
.b8 0
.b8 144
.b8 182
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6854
.b64 $L__tmp6855
.b8 7
.b8 0
.b8 144
.b8 182
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp6855
.b64 $L__tmp6862
.b8 6
.b8 0
.b8 144
.b8 183
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6862
.b64 $L__tmp6863
.b8 6
.b8 0
.b8 144
.b8 184
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6863
.b64 $L__func_end26
.b8 7
.b8 0
.b8 144
.b8 182
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp6874
.b64 $L__tmp6875
.b8 6
.b8 0
.b8 144
.b8 185
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6875
.b64 $L__tmp6876
.b8 7
.b8 0
.b8 144
.b8 183
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp6876
.b64 $L__tmp6883
.b8 6
.b8 0
.b8 144
.b8 176
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6883
.b64 $L__tmp6884
.b8 6
.b8 0
.b8 144
.b8 177
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6884
.b64 $L__func_end26
.b8 7
.b8 0
.b8 144
.b8 183
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp6900
.b64 $L__tmp6901
.b8 6
.b8 0
.b8 144
.b8 178
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6901
.b64 $L__tmp6902
.b8 7
.b8 0
.b8 144
.b8 184
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp6902
.b64 $L__tmp6909
.b8 6
.b8 0
.b8 144
.b8 179
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6909
.b64 $L__tmp6910
.b8 6
.b8 0
.b8 144
.b8 180
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6910
.b64 $L__func_end26
.b8 7
.b8 0
.b8 144
.b8 184
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp6926
.b64 $L__tmp6927
.b8 6
.b8 0
.b8 144
.b8 181
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6927
.b64 $L__tmp6928
.b8 7
.b8 0
.b8 144
.b8 185
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp6928
.b64 $L__tmp6935
.b8 6
.b8 0
.b8 144
.b8 182
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6935
.b64 $L__tmp6936
.b8 6
.b8 0
.b8 144
.b8 183
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6936
.b64 $L__func_end26
.b8 7
.b8 0
.b8 144
.b8 185
.b8 224
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp6954
.b64 $L__tmp6955
.b8 6
.b8 0
.b8 144
.b8 184
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6955
.b64 $L__tmp6956
.b8 7
.b8 0
.b8 144
.b8 176
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp6956
.b64 $L__tmp6963
.b8 6
.b8 0
.b8 144
.b8 185
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6963
.b64 $L__tmp6964
.b8 6
.b8 0
.b8 144
.b8 176
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6964
.b64 $L__func_end26
.b8 7
.b8 0
.b8 144
.b8 176
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp6982
.b64 $L__tmp6983
.b8 6
.b8 0
.b8 144
.b8 177
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6983
.b64 $L__tmp6984
.b8 7
.b8 0
.b8 144
.b8 177
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp6984
.b64 $L__tmp6991
.b8 6
.b8 0
.b8 144
.b8 178
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6991
.b64 $L__tmp6992
.b8 6
.b8 0
.b8 144
.b8 179
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6992
.b64 $L__func_end26
.b8 7
.b8 0
.b8 144
.b8 177
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp6997
.b64 $L__tmp6998
.b8 6
.b8 0
.b8 144
.b8 180
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp6998
.b64 $L__tmp6999
.b8 7
.b8 0
.b8 144
.b8 178
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp6999
.b64 $L__tmp7006
.b8 6
.b8 0
.b8 144
.b8 181
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7006
.b64 $L__tmp7007
.b8 6
.b8 0
.b8 144
.b8 182
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7007
.b64 $L__func_end26
.b8 7
.b8 0
.b8 144
.b8 178
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp7012
.b64 $L__tmp7013
.b8 6
.b8 0
.b8 144
.b8 183
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7013
.b64 $L__tmp7014
.b8 7
.b8 0
.b8 144
.b8 179
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp7014
.b64 $L__tmp7021
.b8 6
.b8 0
.b8 144
.b8 184
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7021
.b64 $L__tmp7022
.b8 6
.b8 0
.b8 144
.b8 185
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7022
.b64 $L__func_end26
.b8 7
.b8 0
.b8 144
.b8 179
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp7027
.b64 $L__tmp7028
.b8 7
.b8 0
.b8 144
.b8 176
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp7028
.b64 $L__tmp7029
.b8 7
.b8 0
.b8 144
.b8 180
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp7029
.b64 $L__tmp7036
.b8 7
.b8 0
.b8 144
.b8 177
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp7036
.b64 $L__tmp7037
.b8 7
.b8 0
.b8 144
.b8 178
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp7037
.b64 $L__func_end26
.b8 7
.b8 0
.b8 144
.b8 180
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp7048
.b64 $L__tmp7049
.b8 7
.b8 0
.b8 144
.b8 179
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp7049
.b64 $L__tmp7050
.b8 7
.b8 0
.b8 144
.b8 181
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp7050
.b64 $L__tmp7057
.b8 7
.b8 0
.b8 144
.b8 180
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp7057
.b64 $L__tmp7058
.b8 7
.b8 0
.b8 144
.b8 181
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp7058
.b64 $L__func_end26
.b8 7
.b8 0
.b8 144
.b8 181
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp7074
.b64 $L__tmp7075
.b8 7
.b8 0
.b8 144
.b8 182
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp7075
.b64 $L__tmp7076
.b8 7
.b8 0
.b8 144
.b8 182
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp7076
.b64 $L__tmp7083
.b8 7
.b8 0
.b8 144
.b8 183
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp7083
.b64 $L__tmp7084
.b8 7
.b8 0
.b8 144
.b8 184
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp7084
.b64 $L__func_end26
.b8 7
.b8 0
.b8 144
.b8 182
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp7100
.b64 $L__tmp7101
.b8 7
.b8 0
.b8 144
.b8 185
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp7101
.b64 $L__tmp7102
.b8 7
.b8 0
.b8 144
.b8 183
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp7102
.b64 $L__tmp7109
.b8 7
.b8 0
.b8 144
.b8 176
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp7109
.b64 $L__tmp7110
.b8 7
.b8 0
.b8 144
.b8 177
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp7110
.b64 $L__func_end26
.b8 7
.b8 0
.b8 144
.b8 183
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp7126
.b64 $L__tmp7127
.b8 7
.b8 0
.b8 144
.b8 178
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp7127
.b64 $L__tmp7128
.b8 7
.b8 0
.b8 144
.b8 184
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp7128
.b64 $L__tmp7135
.b8 7
.b8 0
.b8 144
.b8 179
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp7135
.b64 $L__tmp7136
.b8 7
.b8 0
.b8 144
.b8 180
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp7136
.b64 $L__func_end26
.b8 7
.b8 0
.b8 144
.b8 184
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp7176
.b64 $L__tmp7177
.b8 8
.b8 0
.b8 144
.b8 176
.b8 240
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp7177
.b64 $L__tmp7181
.b8 9
.b8 0
.b8 144
.b8 182
.b8 224
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp7180
.b64 $L__tmp7181
.b8 8
.b8 0
.b8 144
.b8 184
.b8 238
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp7181
.b64 $L__func_end26
.b8 9
.b8 0
.b8 144
.b8 182
.b8 224
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp7182
.b64 $L__tmp7183
.b8 7
.b8 0
.b8 144
.b8 184
.b8 236
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp7183
.b64 $L__tmp7188
.b8 9
.b8 0
.b8 144
.b8 184
.b8 224
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp7188
.b64 $L__tmp7189
.b8 7
.b8 0
.b8 144
.b8 177
.b8 238
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp7189
.b64 $L__tmp7191
.b8 9
.b8 0
.b8 144
.b8 184
.b8 224
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp7191
.b64 $L__func_end26
.b8 7
.b8 0
.b8 144
.b8 179
.b8 238
.b8 144
.b8 147
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp7193
.b64 $L__tmp7194
.b8 7
.b8 0
.b8 144
.b8 181
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp7194
.b64 $L__tmp7195
.b8 7
.b8 0
.b8 144
.b8 185
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp7195
.b64 $L__tmp7202
.b8 7
.b8 0
.b8 144
.b8 182
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp7202
.b64 $L__tmp7203
.b8 7
.b8 0
.b8 144
.b8 183
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp7203
.b64 $L__func_end26
.b8 7
.b8 0
.b8 144
.b8 185
.b8 226
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp7208
.b64 $L__tmp7209
.b8 7
.b8 0
.b8 144
.b8 184
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp7209
.b64 $L__tmp7210
.b8 7
.b8 0
.b8 144
.b8 176
.b8 228
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp7210
.b64 $L__tmp7217
.b8 7
.b8 0
.b8 144
.b8 185
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp7217
.b64 $L__tmp7218
.b8 7
.b8 0
.b8 144
.b8 176
.b8 228
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp7218
.b64 $L__func_end26
.b8 7
.b8 0
.b8 144
.b8 176
.b8 228
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp7223
.b64 $L__tmp7224
.b8 7
.b8 0
.b8 144
.b8 177
.b8 228
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp7224
.b64 $L__tmp7225
.b8 7
.b8 0
.b8 144
.b8 177
.b8 228
.b8 220
.b8 145
.b8 215
.b8 4
.b64 $L__tmp7225
.b64 $L__tmp7232
.b8 7
.b8 0
.b8 144
.b8 178
.b8 228
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp7232
.b64 $L__tmp7233
.b8 7
.b8 0
.b8 144
.b8 179
.b8 228
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp7233
.b64 $L__func_end26
.b8 7
.b8 0
.b8 144
.b8 177
.b8 228
.b8 220
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp7269
.b64 $L__tmp7270
.b8 7
.b8 0
.b8 144
.b8 177
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp7270
.b64 $L__tmp7271
.b8 9
.b8 0
.b8 144
.b8 185
.b8 224
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp7271
.b64 $L__tmp7274
.b8 7
.b8 0
.b8 144
.b8 178
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp7274
.b64 $L__tmp7275
.b8 7
.b8 0
.b8 144
.b8 179
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp7275
.b64 $L__func_end26
.b8 9
.b8 0
.b8 144
.b8 185
.b8 224
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp7278
.b64 $L__tmp7279
.b8 7
.b8 0
.b8 144
.b8 180
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp7279
.b64 $L__tmp7280
.b8 9
.b8 0
.b8 144
.b8 176
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp7280
.b64 $L__tmp7287
.b8 7
.b8 0
.b8 144
.b8 181
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp7287
.b64 $L__tmp7288
.b8 7
.b8 0
.b8 144
.b8 183
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp7288
.b64 $L__func_end26
.b8 9
.b8 0
.b8 144
.b8 176
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp7292
.b64 $L__tmp7293
.b8 7
.b8 0
.b8 144
.b8 184
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp7293
.b64 $L__tmp7294
.b8 9
.b8 0
.b8 144
.b8 177
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp7294
.b64 $L__tmp7297
.b8 7
.b8 0
.b8 144
.b8 185
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp7297
.b64 $L__tmp7298
.b8 7
.b8 0
.b8 144
.b8 176
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp7298
.b64 $L__func_end26
.b8 9
.b8 0
.b8 144
.b8 177
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp7314
.b64 $L__tmp7315
.b8 7
.b8 0
.b8 144
.b8 181
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp7315
.b64 $L__tmp7316
.b8 9
.b8 0
.b8 144
.b8 178
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp7316
.b64 $L__tmp7342
.b8 7
.b8 0
.b8 144
.b8 182
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp7342
.b64 $L__tmp7343
.b8 8
.b8 0
.b8 144
.b8 183
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp7343
.b64 $L__func_end26
.b8 9
.b8 0
.b8 144
.b8 178
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp7326
.b64 $L__tmp7327
.b8 8
.b8 0
.b8 144
.b8 178
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp7327
.b64 $L__tmp7328
.b8 9
.b8 0
.b8 144
.b8 179
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp7328
.b64 $L__tmp7337
.b8 8
.b8 0
.b8 144
.b8 179
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp7337
.b64 $L__tmp7338
.b8 8
.b8 0
.b8 144
.b8 182
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp7338
.b64 $L__func_end26
.b8 9
.b8 0
.b8 144
.b8 179
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp7367
.b64 $L__tmp7368
.b8 8
.b8 0
.b8 144
.b8 177
.b8 226
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp7368
.b64 $L__tmp7369
.b8 9
.b8 0
.b8 144
.b8 180
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp7369
.b64 $L__tmp7372
.b8 8
.b8 0
.b8 144
.b8 178
.b8 226
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp7372
.b64 $L__tmp7373
.b8 8
.b8 0
.b8 144
.b8 179
.b8 226
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp7373
.b64 $L__func_end26
.b8 9
.b8 0
.b8 144
.b8 180
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp7376
.b64 $L__tmp7377
.b8 8
.b8 0
.b8 144
.b8 180
.b8 226
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp7377
.b64 $L__tmp7378
.b8 9
.b8 0
.b8 144
.b8 181
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp7378
.b64 $L__tmp7381
.b8 8
.b8 0
.b8 144
.b8 181
.b8 226
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp7381
.b64 $L__tmp7382
.b8 8
.b8 0
.b8 144
.b8 182
.b8 226
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp7382
.b64 $L__func_end26
.b8 9
.b8 0
.b8 144
.b8 181
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp7385
.b64 $L__tmp7386
.b8 8
.b8 0
.b8 144
.b8 183
.b8 226
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp7386
.b64 $L__tmp7387
.b8 9
.b8 0
.b8 144
.b8 182
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp7387
.b64 $L__tmp7413
.b8 8
.b8 0
.b8 144
.b8 184
.b8 226
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp7413
.b64 $L__tmp7414
.b8 8
.b8 0
.b8 144
.b8 185
.b8 228
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp7414
.b64 $L__func_end26
.b8 9
.b8 0
.b8 144
.b8 182
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp7397
.b64 $L__tmp7398
.b8 8
.b8 0
.b8 144
.b8 180
.b8 228
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp7398
.b64 $L__tmp7399
.b8 9
.b8 0
.b8 144
.b8 183
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp7399
.b64 $L__tmp7408
.b8 8
.b8 0
.b8 144
.b8 181
.b8 228
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp7408
.b64 $L__tmp7409
.b8 8
.b8 0
.b8 144
.b8 184
.b8 228
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp7409
.b64 $L__func_end26
.b8 9
.b8 0
.b8 144
.b8 183
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp7443
.b64 $L__tmp7444
.b8 8
.b8 0
.b8 144
.b8 180
.b8 230
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp7444
.b64 $L__tmp7445
.b8 9
.b8 0
.b8 144
.b8 184
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp7445
.b64 $L__tmp7454
.b8 8
.b8 0
.b8 144
.b8 181
.b8 230
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp7454
.b64 $L__tmp7455
.b8 8
.b8 0
.b8 144
.b8 184
.b8 230
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp7455
.b64 $L__func_end26
.b8 9
.b8 0
.b8 144
.b8 184
.b8 226
.b8 224
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp7493
.b64 $L__tmp7494
.b8 5
.b8 0
.b8 144
.b8 178
.b8 228
.b8 149
.b8 1
.b64 $L__tmp7494
.b64 $L__tmp7495
.b8 7
.b8 0
.b8 144
.b8 184
.b8 226
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp7495
.b64 $L__tmp7967
.b8 5
.b8 0
.b8 144
.b8 179
.b8 228
.b8 149
.b8 1
.b64 $L__tmp7967
.b64 $L__tmp7968
.b8 6
.b8 0
.b8 144
.b8 178
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7968
.b64 $L__func_end27
.b8 7
.b8 0
.b8 144
.b8 184
.b8 226
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp7516
.b64 $L__tmp7517
.b8 5
.b8 0
.b8 144
.b8 181
.b8 228
.b8 149
.b8 1
.b64 $L__tmp7517
.b64 $L__tmp7518
.b8 7
.b8 0
.b8 144
.b8 185
.b8 226
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp7518
.b64 $L__tmp7525
.b8 5
.b8 0
.b8 144
.b8 182
.b8 228
.b8 149
.b8 1
.b64 $L__tmp7525
.b64 $L__tmp7526
.b8 5
.b8 0
.b8 144
.b8 183
.b8 228
.b8 149
.b8 1
.b64 $L__tmp7526
.b64 $L__func_end27
.b8 7
.b8 0
.b8 144
.b8 185
.b8 226
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp7543
.b64 $L__tmp7544
.b8 5
.b8 0
.b8 144
.b8 184
.b8 228
.b8 149
.b8 1
.b64 $L__tmp7544
.b64 $L__tmp7545
.b8 7
.b8 0
.b8 144
.b8 176
.b8 228
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp7545
.b64 $L__tmp7552
.b8 5
.b8 0
.b8 144
.b8 185
.b8 228
.b8 149
.b8 1
.b64 $L__tmp7552
.b64 $L__tmp7553
.b8 6
.b8 0
.b8 144
.b8 176
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7553
.b64 $L__func_end27
.b8 7
.b8 0
.b8 144
.b8 176
.b8 228
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp7558
.b64 $L__tmp7559
.b8 6
.b8 0
.b8 144
.b8 177
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7559
.b64 $L__tmp7560
.b8 7
.b8 0
.b8 144
.b8 177
.b8 228
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp7560
.b64 $L__tmp7567
.b8 6
.b8 0
.b8 144
.b8 178
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7567
.b64 $L__tmp7568
.b8 6
.b8 0
.b8 144
.b8 179
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7568
.b64 $L__func_end27
.b8 7
.b8 0
.b8 144
.b8 177
.b8 228
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp7573
.b64 $L__tmp7574
.b8 6
.b8 0
.b8 144
.b8 180
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7574
.b64 $L__tmp7575
.b8 7
.b8 0
.b8 144
.b8 178
.b8 228
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp7575
.b64 $L__tmp7582
.b8 6
.b8 0
.b8 144
.b8 181
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7582
.b64 $L__tmp7583
.b8 6
.b8 0
.b8 144
.b8 182
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7583
.b64 $L__func_end27
.b8 7
.b8 0
.b8 144
.b8 178
.b8 228
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp7594
.b64 $L__tmp7595
.b8 6
.b8 0
.b8 144
.b8 183
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7595
.b64 $L__tmp7596
.b8 7
.b8 0
.b8 144
.b8 179
.b8 228
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp7596
.b64 $L__tmp7603
.b8 6
.b8 0
.b8 144
.b8 184
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7603
.b64 $L__tmp7604
.b8 6
.b8 0
.b8 144
.b8 185
.b8 226
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7604
.b64 $L__func_end27
.b8 7
.b8 0
.b8 144
.b8 179
.b8 228
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp7620
.b64 $L__tmp7621
.b8 6
.b8 0
.b8 144
.b8 176
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7621
.b64 $L__tmp7622
.b8 7
.b8 0
.b8 144
.b8 180
.b8 228
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp7622
.b64 $L__tmp7629
.b8 6
.b8 0
.b8 144
.b8 177
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7629
.b64 $L__tmp7630
.b8 6
.b8 0
.b8 144
.b8 178
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7630
.b64 $L__func_end27
.b8 7
.b8 0
.b8 144
.b8 180
.b8 228
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp7646
.b64 $L__tmp7647
.b8 6
.b8 0
.b8 144
.b8 179
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7647
.b64 $L__tmp7648
.b8 7
.b8 0
.b8 144
.b8 181
.b8 228
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp7648
.b64 $L__tmp7655
.b8 6
.b8 0
.b8 144
.b8 180
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7655
.b64 $L__tmp7656
.b8 6
.b8 0
.b8 144
.b8 181
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7656
.b64 $L__func_end27
.b8 7
.b8 0
.b8 144
.b8 181
.b8 228
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp7674
.b64 $L__tmp7675
.b8 6
.b8 0
.b8 144
.b8 182
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7675
.b64 $L__tmp7676
.b8 7
.b8 0
.b8 144
.b8 182
.b8 228
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp7676
.b64 $L__tmp7683
.b8 6
.b8 0
.b8 144
.b8 183
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7683
.b64 $L__tmp7684
.b8 6
.b8 0
.b8 144
.b8 184
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7684
.b64 $L__func_end27
.b8 7
.b8 0
.b8 144
.b8 182
.b8 228
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp7702
.b64 $L__tmp7703
.b8 6
.b8 0
.b8 144
.b8 185
.b8 228
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7703
.b64 $L__tmp7704
.b8 7
.b8 0
.b8 144
.b8 183
.b8 228
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp7704
.b64 $L__tmp7711
.b8 6
.b8 0
.b8 144
.b8 176
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7711
.b64 $L__tmp7712
.b8 6
.b8 0
.b8 144
.b8 177
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7712
.b64 $L__func_end27
.b8 7
.b8 0
.b8 144
.b8 183
.b8 228
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp7717
.b64 $L__tmp7718
.b8 6
.b8 0
.b8 144
.b8 178
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7718
.b64 $L__tmp7719
.b8 7
.b8 0
.b8 144
.b8 184
.b8 228
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp7719
.b64 $L__tmp7726
.b8 6
.b8 0
.b8 144
.b8 179
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7726
.b64 $L__tmp7727
.b8 6
.b8 0
.b8 144
.b8 180
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7727
.b64 $L__func_end27
.b8 7
.b8 0
.b8 144
.b8 184
.b8 228
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp7732
.b64 $L__tmp7733
.b8 6
.b8 0
.b8 144
.b8 181
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7733
.b64 $L__tmp7734
.b8 7
.b8 0
.b8 144
.b8 185
.b8 228
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp7734
.b64 $L__tmp7741
.b8 6
.b8 0
.b8 144
.b8 182
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7741
.b64 $L__tmp7742
.b8 6
.b8 0
.b8 144
.b8 183
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7742
.b64 $L__func_end27
.b8 7
.b8 0
.b8 144
.b8 185
.b8 228
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp7747
.b64 $L__tmp7748
.b8 6
.b8 0
.b8 144
.b8 184
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7748
.b64 $L__tmp7749
.b8 7
.b8 0
.b8 144
.b8 176
.b8 230
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp7749
.b64 $L__tmp7756
.b8 6
.b8 0
.b8 144
.b8 185
.b8 230
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7756
.b64 $L__tmp7757
.b8 6
.b8 0
.b8 144
.b8 176
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7757
.b64 $L__func_end27
.b8 7
.b8 0
.b8 144
.b8 176
.b8 230
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp7768
.b64 $L__tmp7769
.b8 6
.b8 0
.b8 144
.b8 177
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7769
.b64 $L__tmp7770
.b8 7
.b8 0
.b8 144
.b8 177
.b8 230
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp7770
.b64 $L__tmp7777
.b8 6
.b8 0
.b8 144
.b8 178
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7777
.b64 $L__tmp7778
.b8 6
.b8 0
.b8 144
.b8 179
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7778
.b64 $L__func_end27
.b8 7
.b8 0
.b8 144
.b8 177
.b8 230
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp7794
.b64 $L__tmp7795
.b8 6
.b8 0
.b8 144
.b8 180
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7795
.b64 $L__tmp7796
.b8 7
.b8 0
.b8 144
.b8 178
.b8 230
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp7796
.b64 $L__tmp7803
.b8 6
.b8 0
.b8 144
.b8 181
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7803
.b64 $L__tmp7804
.b8 6
.b8 0
.b8 144
.b8 182
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7804
.b64 $L__func_end27
.b8 7
.b8 0
.b8 144
.b8 178
.b8 230
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp7820
.b64 $L__tmp7821
.b8 6
.b8 0
.b8 144
.b8 183
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7821
.b64 $L__tmp7822
.b8 7
.b8 0
.b8 144
.b8 179
.b8 230
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp7822
.b64 $L__tmp7829
.b8 6
.b8 0
.b8 144
.b8 184
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7829
.b64 $L__tmp7830
.b8 6
.b8 0
.b8 144
.b8 185
.b8 232
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7830
.b64 $L__func_end27
.b8 7
.b8 0
.b8 144
.b8 179
.b8 230
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp7846
.b64 $L__tmp7847
.b8 6
.b8 0
.b8 144
.b8 176
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7847
.b64 $L__tmp7848
.b8 7
.b8 0
.b8 144
.b8 180
.b8 230
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp7848
.b64 $L__tmp7855
.b8 6
.b8 0
.b8 144
.b8 177
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7855
.b64 $L__tmp7856
.b8 6
.b8 0
.b8 144
.b8 178
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7856
.b64 $L__func_end27
.b8 7
.b8 0
.b8 144
.b8 180
.b8 230
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp7896
.b64 $L__tmp7897
.b8 8
.b8 0
.b8 144
.b8 182
.b8 236
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp7897
.b64 $L__tmp7901
.b8 9
.b8 0
.b8 144
.b8 177
.b8 240
.b8 212
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp7900
.b64 $L__tmp7901
.b8 8
.b8 0
.b8 144
.b8 180
.b8 236
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp7901
.b64 $L__func_end27
.b8 9
.b8 0
.b8 144
.b8 177
.b8 240
.b8 212
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp7902
.b64 $L__tmp7903
.b8 7
.b8 0
.b8 144
.b8 185
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp7903
.b64 $L__tmp7908
.b8 9
.b8 0
.b8 144
.b8 179
.b8 240
.b8 212
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp7908
.b64 $L__tmp7909
.b8 7
.b8 0
.b8 144
.b8 178
.b8 230
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp7909
.b64 $L__tmp7911
.b8 9
.b8 0
.b8 144
.b8 179
.b8 240
.b8 212
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp7911
.b64 $L__func_end27
.b8 7
.b8 0
.b8 144
.b8 180
.b8 230
.b8 144
.b8 147
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp7913
.b64 $L__tmp7914
.b8 6
.b8 0
.b8 144
.b8 179
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7914
.b64 $L__tmp7915
.b8 7
.b8 0
.b8 144
.b8 181
.b8 230
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp7915
.b64 $L__tmp7922
.b8 6
.b8 0
.b8 144
.b8 180
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7922
.b64 $L__tmp7923
.b8 6
.b8 0
.b8 144
.b8 181
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7923
.b64 $L__func_end27
.b8 7
.b8 0
.b8 144
.b8 181
.b8 230
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp7928
.b64 $L__tmp7929
.b8 6
.b8 0
.b8 144
.b8 182
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7929
.b64 $L__tmp7930
.b8 7
.b8 0
.b8 144
.b8 182
.b8 230
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp7930
.b64 $L__tmp7937
.b8 6
.b8 0
.b8 144
.b8 183
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7937
.b64 $L__tmp7938
.b8 6
.b8 0
.b8 144
.b8 184
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7938
.b64 $L__func_end27
.b8 7
.b8 0
.b8 144
.b8 182
.b8 230
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp7943
.b64 $L__tmp7944
.b8 6
.b8 0
.b8 144
.b8 185
.b8 234
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7944
.b64 $L__tmp7945
.b8 7
.b8 0
.b8 144
.b8 183
.b8 230
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp7945
.b64 $L__tmp7952
.b8 6
.b8 0
.b8 144
.b8 176
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7952
.b64 $L__tmp7953
.b8 6
.b8 0
.b8 144
.b8 177
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp7953
.b64 $L__func_end27
.b8 7
.b8 0
.b8 144
.b8 183
.b8 230
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp7999
.b64 $L__tmp8000
.b8 6
.b8 0
.b8 144
.b8 180
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp8000
.b64 $L__tmp8001
.b8 7
.b8 0
.b8 144
.b8 184
.b8 230
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp8001
.b64 $L__tmp8473
.b8 6
.b8 0
.b8 144
.b8 181
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp8473
.b64 $L__tmp8474
.b8 7
.b8 0
.b8 144
.b8 180
.b8 228
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp8474
.b64 $L__func_end27
.b8 7
.b8 0
.b8 144
.b8 184
.b8 230
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp8022
.b64 $L__tmp8023
.b8 6
.b8 0
.b8 144
.b8 183
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp8023
.b64 $L__tmp8024
.b8 7
.b8 0
.b8 144
.b8 185
.b8 230
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp8024
.b64 $L__tmp8031
.b8 6
.b8 0
.b8 144
.b8 184
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp8031
.b64 $L__tmp8032
.b8 6
.b8 0
.b8 144
.b8 185
.b8 236
.b8 200
.b8 171
.b8 2
.b64 $L__tmp8032
.b64 $L__func_end27
.b8 7
.b8 0
.b8 144
.b8 185
.b8 230
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp8049
.b64 $L__tmp8050
.b8 6
.b8 0
.b8 144
.b8 176
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp8050
.b64 $L__tmp8051
.b8 7
.b8 0
.b8 144
.b8 176
.b8 232
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp8051
.b64 $L__tmp8058
.b8 6
.b8 0
.b8 144
.b8 177
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp8058
.b64 $L__tmp8059
.b8 6
.b8 0
.b8 144
.b8 178
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp8059
.b64 $L__func_end27
.b8 7
.b8 0
.b8 144
.b8 176
.b8 232
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp8064
.b64 $L__tmp8065
.b8 6
.b8 0
.b8 144
.b8 179
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp8065
.b64 $L__tmp8066
.b8 7
.b8 0
.b8 144
.b8 177
.b8 232
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp8066
.b64 $L__tmp8073
.b8 6
.b8 0
.b8 144
.b8 180
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp8073
.b64 $L__tmp8074
.b8 6
.b8 0
.b8 144
.b8 181
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp8074
.b64 $L__func_end27
.b8 7
.b8 0
.b8 144
.b8 177
.b8 232
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp8079
.b64 $L__tmp8080
.b8 6
.b8 0
.b8 144
.b8 182
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp8080
.b64 $L__tmp8081
.b8 7
.b8 0
.b8 144
.b8 178
.b8 232
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp8081
.b64 $L__tmp8088
.b8 6
.b8 0
.b8 144
.b8 183
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp8088
.b64 $L__tmp8089
.b8 6
.b8 0
.b8 144
.b8 184
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp8089
.b64 $L__func_end27
.b8 7
.b8 0
.b8 144
.b8 178
.b8 232
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp8100
.b64 $L__tmp8101
.b8 6
.b8 0
.b8 144
.b8 185
.b8 238
.b8 200
.b8 171
.b8 2
.b64 $L__tmp8101
.b64 $L__tmp8102
.b8 7
.b8 0
.b8 144
.b8 179
.b8 232
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp8102
.b64 $L__tmp8109
.b8 6
.b8 0
.b8 144
.b8 176
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp8109
.b64 $L__tmp8110
.b8 6
.b8 0
.b8 144
.b8 177
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp8110
.b64 $L__func_end27
.b8 7
.b8 0
.b8 144
.b8 179
.b8 232
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp8126
.b64 $L__tmp8127
.b8 6
.b8 0
.b8 144
.b8 178
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp8127
.b64 $L__tmp8128
.b8 7
.b8 0
.b8 144
.b8 180
.b8 232
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp8128
.b64 $L__tmp8135
.b8 6
.b8 0
.b8 144
.b8 179
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp8135
.b64 $L__tmp8136
.b8 6
.b8 0
.b8 144
.b8 180
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp8136
.b64 $L__func_end27
.b8 7
.b8 0
.b8 144
.b8 180
.b8 232
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp8152
.b64 $L__tmp8153
.b8 6
.b8 0
.b8 144
.b8 181
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp8153
.b64 $L__tmp8154
.b8 7
.b8 0
.b8 144
.b8 181
.b8 232
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp8154
.b64 $L__tmp8161
.b8 6
.b8 0
.b8 144
.b8 182
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp8161
.b64 $L__tmp8162
.b8 6
.b8 0
.b8 144
.b8 183
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp8162
.b64 $L__func_end27
.b8 7
.b8 0
.b8 144
.b8 181
.b8 232
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp8180
.b64 $L__tmp8181
.b8 6
.b8 0
.b8 144
.b8 184
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp8181
.b64 $L__tmp8182
.b8 7
.b8 0
.b8 144
.b8 182
.b8 232
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp8182
.b64 $L__tmp8189
.b8 6
.b8 0
.b8 144
.b8 185
.b8 240
.b8 200
.b8 171
.b8 2
.b64 $L__tmp8189
.b64 $L__tmp8190
.b8 6
.b8 0
.b8 144
.b8 176
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp8190
.b64 $L__func_end27
.b8 7
.b8 0
.b8 144
.b8 182
.b8 232
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp8208
.b64 $L__tmp8209
.b8 6
.b8 0
.b8 144
.b8 177
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp8209
.b64 $L__tmp8210
.b8 7
.b8 0
.b8 144
.b8 183
.b8 232
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp8210
.b64 $L__tmp8217
.b8 6
.b8 0
.b8 144
.b8 178
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp8217
.b64 $L__tmp8218
.b8 6
.b8 0
.b8 144
.b8 179
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp8218
.b64 $L__func_end27
.b8 7
.b8 0
.b8 144
.b8 183
.b8 232
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp8223
.b64 $L__tmp8224
.b8 6
.b8 0
.b8 144
.b8 180
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp8224
.b64 $L__tmp8225
.b8 7
.b8 0
.b8 144
.b8 184
.b8 232
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp8225
.b64 $L__tmp8232
.b8 6
.b8 0
.b8 144
.b8 181
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp8232
.b64 $L__tmp8233
.b8 6
.b8 0
.b8 144
.b8 182
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp8233
.b64 $L__func_end27
.b8 7
.b8 0
.b8 144
.b8 184
.b8 232
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp8238
.b64 $L__tmp8239
.b8 6
.b8 0
.b8 144
.b8 183
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp8239
.b64 $L__tmp8240
.b8 7
.b8 0
.b8 144
.b8 185
.b8 232
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp8240
.b64 $L__tmp8247
.b8 6
.b8 0
.b8 144
.b8 184
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp8247
.b64 $L__tmp8248
.b8 6
.b8 0
.b8 144
.b8 185
.b8 242
.b8 200
.b8 171
.b8 2
.b64 $L__tmp8248
.b64 $L__func_end27
.b8 7
.b8 0
.b8 144
.b8 185
.b8 232
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp8253
.b64 $L__tmp8254
.b8 7
.b8 0
.b8 144
.b8 176
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp8254
.b64 $L__tmp8255
.b8 7
.b8 0
.b8 144
.b8 176
.b8 234
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp8255
.b64 $L__tmp8262
.b8 7
.b8 0
.b8 144
.b8 177
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp8262
.b64 $L__tmp8263
.b8 7
.b8 0
.b8 144
.b8 178
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp8263
.b64 $L__func_end27
.b8 7
.b8 0
.b8 144
.b8 176
.b8 234
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp8274
.b64 $L__tmp8275
.b8 7
.b8 0
.b8 144
.b8 179
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp8275
.b64 $L__tmp8276
.b8 7
.b8 0
.b8 144
.b8 177
.b8 234
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp8276
.b64 $L__tmp8283
.b8 7
.b8 0
.b8 144
.b8 180
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp8283
.b64 $L__tmp8284
.b8 7
.b8 0
.b8 144
.b8 181
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp8284
.b64 $L__func_end27
.b8 7
.b8 0
.b8 144
.b8 177
.b8 234
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp8300
.b64 $L__tmp8301
.b8 7
.b8 0
.b8 144
.b8 182
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp8301
.b64 $L__tmp8302
.b8 7
.b8 0
.b8 144
.b8 178
.b8 234
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp8302
.b64 $L__tmp8309
.b8 7
.b8 0
.b8 144
.b8 183
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp8309
.b64 $L__tmp8310
.b8 7
.b8 0
.b8 144
.b8 184
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp8310
.b64 $L__func_end27
.b8 7
.b8 0
.b8 144
.b8 178
.b8 234
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp8326
.b64 $L__tmp8327
.b8 7
.b8 0
.b8 144
.b8 185
.b8 224
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp8327
.b64 $L__tmp8328
.b8 7
.b8 0
.b8 144
.b8 179
.b8 234
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp8328
.b64 $L__tmp8335
.b8 7
.b8 0
.b8 144
.b8 176
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp8335
.b64 $L__tmp8336
.b8 7
.b8 0
.b8 144
.b8 177
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp8336
.b64 $L__func_end27
.b8 7
.b8 0
.b8 144
.b8 179
.b8 234
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp8352
.b64 $L__tmp8353
.b8 7
.b8 0
.b8 144
.b8 178
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp8353
.b64 $L__tmp8354
.b8 7
.b8 0
.b8 144
.b8 180
.b8 234
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp8354
.b64 $L__tmp8361
.b8 7
.b8 0
.b8 144
.b8 179
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp8361
.b64 $L__tmp8362
.b8 7
.b8 0
.b8 144
.b8 180
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp8362
.b64 $L__func_end27
.b8 7
.b8 0
.b8 144
.b8 180
.b8 234
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp8402
.b64 $L__tmp8403
.b8 8
.b8 0
.b8 144
.b8 184
.b8 232
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp8403
.b64 $L__tmp8407
.b8 9
.b8 0
.b8 144
.b8 180
.b8 240
.b8 212
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp8406
.b64 $L__tmp8407
.b8 8
.b8 0
.b8 144
.b8 182
.b8 232
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp8407
.b64 $L__func_end27
.b8 9
.b8 0
.b8 144
.b8 180
.b8 240
.b8 212
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp8408
.b64 $L__tmp8409
.b8 7
.b8 0
.b8 144
.b8 183
.b8 236
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp8409
.b64 $L__tmp8414
.b8 9
.b8 0
.b8 144
.b8 182
.b8 240
.b8 212
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp8414
.b64 $L__tmp8415
.b8 7
.b8 0
.b8 144
.b8 176
.b8 238
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp8415
.b64 $L__tmp8417
.b8 9
.b8 0
.b8 144
.b8 182
.b8 240
.b8 212
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp8417
.b64 $L__func_end27
.b8 7
.b8 0
.b8 144
.b8 178
.b8 238
.b8 144
.b8 147
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp8419
.b64 $L__tmp8420
.b8 7
.b8 0
.b8 144
.b8 181
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp8420
.b64 $L__tmp8421
.b8 7
.b8 0
.b8 144
.b8 181
.b8 234
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp8421
.b64 $L__tmp8428
.b8 7
.b8 0
.b8 144
.b8 182
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp8428
.b64 $L__tmp8429
.b8 7
.b8 0
.b8 144
.b8 183
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp8429
.b64 $L__func_end27
.b8 7
.b8 0
.b8 144
.b8 181
.b8 234
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp8434
.b64 $L__tmp8435
.b8 7
.b8 0
.b8 144
.b8 184
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp8435
.b64 $L__tmp8436
.b8 7
.b8 0
.b8 144
.b8 182
.b8 234
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp8436
.b64 $L__tmp8443
.b8 7
.b8 0
.b8 144
.b8 185
.b8 226
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp8443
.b64 $L__tmp8444
.b8 7
.b8 0
.b8 144
.b8 176
.b8 228
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp8444
.b64 $L__func_end27
.b8 7
.b8 0
.b8 144
.b8 182
.b8 234
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp8449
.b64 $L__tmp8450
.b8 7
.b8 0
.b8 144
.b8 177
.b8 228
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp8450
.b64 $L__tmp8451
.b8 7
.b8 0
.b8 144
.b8 183
.b8 234
.b8 216
.b8 145
.b8 215
.b8 4
.b64 $L__tmp8451
.b64 $L__tmp8458
.b8 7
.b8 0
.b8 144
.b8 178
.b8 228
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp8458
.b64 $L__tmp8459
.b8 7
.b8 0
.b8 144
.b8 179
.b8 228
.b8 196
.b8 145
.b8 215
.b8 4
.b64 $L__tmp8459
.b64 $L__func_end27
.b8 7
.b8 0
.b8 144
.b8 183
.b8 234
.b8 216
.b8 145
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp8495
.b64 $L__tmp8496
.b8 7
.b8 0
.b8 144
.b8 176
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp8496
.b64 $L__tmp8497
.b8 9
.b8 0
.b8 144
.b8 183
.b8 240
.b8 212
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp8497
.b64 $L__tmp8500
.b8 7
.b8 0
.b8 144
.b8 177
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp8500
.b64 $L__tmp8501
.b8 7
.b8 0
.b8 144
.b8 178
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp8501
.b64 $L__func_end27
.b8 9
.b8 0
.b8 144
.b8 183
.b8 240
.b8 212
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp8504
.b64 $L__tmp8505
.b8 7
.b8 0
.b8 144
.b8 179
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp8505
.b64 $L__tmp8506
.b8 9
.b8 0
.b8 144
.b8 184
.b8 240
.b8 212
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp8506
.b64 $L__tmp8513
.b8 7
.b8 0
.b8 144
.b8 180
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp8513
.b64 $L__tmp8514
.b8 7
.b8 0
.b8 144
.b8 182
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp8514
.b64 $L__func_end27
.b8 9
.b8 0
.b8 144
.b8 184
.b8 240
.b8 212
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp8518
.b64 $L__tmp8519
.b8 7
.b8 0
.b8 144
.b8 183
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp8519
.b64 $L__tmp8520
.b8 9
.b8 0
.b8 144
.b8 185
.b8 240
.b8 212
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp8520
.b64 $L__tmp8523
.b8 7
.b8 0
.b8 144
.b8 184
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp8523
.b64 $L__tmp8524
.b8 7
.b8 0
.b8 144
.b8 185
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp8524
.b64 $L__func_end27
.b8 9
.b8 0
.b8 144
.b8 185
.b8 240
.b8 212
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp8533
.b64 $L__tmp8534
.b8 7
.b8 0
.b8 144
.b8 177
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp8534
.b64 $L__tmp8535
.b8 9
.b8 0
.b8 144
.b8 176
.b8 242
.b8 212
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp8535
.b64 $L__tmp8541
.b8 7
.b8 0
.b8 144
.b8 178
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp8541
.b64 $L__tmp8542
.b8 7
.b8 0
.b8 144
.b8 180
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp8542
.b64 $L__func_end27
.b8 9
.b8 0
.b8 144
.b8 176
.b8 242
.b8 212
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp8546
.b64 $L__tmp8549
.b8 6
.b8 0
.b8 144
.b8 184
.b8 230
.b8 152
.b8 171
.b8 2
.b64 $L__tmp8549
.b64 $L__tmp8550
.b8 8
.b8 0
.b8 144
.b8 185
.b8 228
.b8 204
.b8 145
.b8 227
.b8 172
.b8 9
.b64 $L__tmp8550
.b64 $L__tmp8552
.b8 6
.b8 0
.b8 144
.b8 185
.b8 230
.b8 152
.b8 171
.b8 2
.b64 $L__tmp8552
.b64 $L__tmp8556
.b8 6
.b8 0
.b8 144
.b8 176
.b8 232
.b8 152
.b8 171
.b8 2
.b64 $L__tmp8556
.b64 $L__func_end27
.b8 8
.b8 0
.b8 144
.b8 185
.b8 228
.b8 204
.b8 145
.b8 227
.b8 172
.b8 9
.b64 0
.b64 0
.b64 $L__tmp8547
.b64 $L__tmp8548
.b8 7
.b8 0
.b8 144
.b8 181
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp8548
.b64 $L__tmp8550
.b8 9
.b8 0
.b8 144
.b8 177
.b8 242
.b8 212
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp8550
.b64 $L__tmp8554
.b8 7
.b8 0
.b8 144
.b8 182
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp8554
.b64 $L__tmp8555
.b8 7
.b8 0
.b8 144
.b8 183
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp8555
.b64 $L__func_end27
.b8 9
.b8 0
.b8 144
.b8 177
.b8 242
.b8 212
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp8561
.b64 $L__tmp8564
.b8 6
.b8 0
.b8 144
.b8 178
.b8 232
.b8 152
.b8 171
.b8 2
.b64 $L__tmp8564
.b64 $L__tmp8565
.b8 8
.b8 0
.b8 144
.b8 176
.b8 230
.b8 204
.b8 145
.b8 227
.b8 172
.b8 9
.b64 $L__tmp8565
.b64 $L__tmp8567
.b8 6
.b8 0
.b8 144
.b8 179
.b8 232
.b8 152
.b8 171
.b8 2
.b64 $L__tmp8567
.b64 $L__tmp8571
.b8 6
.b8 0
.b8 144
.b8 180
.b8 232
.b8 152
.b8 171
.b8 2
.b64 $L__tmp8571
.b64 $L__func_end27
.b8 8
.b8 0
.b8 144
.b8 176
.b8 230
.b8 204
.b8 145
.b8 227
.b8 172
.b8 9
.b64 0
.b64 0
.b64 $L__tmp8562
.b64 $L__tmp8563
.b8 7
.b8 0
.b8 144
.b8 184
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp8563
.b64 $L__tmp8565
.b8 9
.b8 0
.b8 144
.b8 178
.b8 242
.b8 212
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp8565
.b64 $L__tmp8569
.b8 7
.b8 0
.b8 144
.b8 185
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp8569
.b64 $L__tmp8570
.b8 8
.b8 0
.b8 144
.b8 176
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp8570
.b64 $L__func_end27
.b8 9
.b8 0
.b8 144
.b8 178
.b8 242
.b8 212
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp8576
.b64 $L__tmp8579
.b8 6
.b8 0
.b8 144
.b8 182
.b8 232
.b8 152
.b8 171
.b8 2
.b64 $L__tmp8579
.b64 $L__tmp8580
.b8 8
.b8 0
.b8 144
.b8 177
.b8 230
.b8 204
.b8 145
.b8 227
.b8 172
.b8 9
.b64 $L__tmp8580
.b64 $L__tmp8582
.b8 6
.b8 0
.b8 144
.b8 183
.b8 232
.b8 152
.b8 171
.b8 2
.b64 $L__tmp8582
.b64 $L__tmp8586
.b8 6
.b8 0
.b8 144
.b8 184
.b8 232
.b8 152
.b8 171
.b8 2
.b64 $L__tmp8586
.b64 $L__func_end27
.b8 8
.b8 0
.b8 144
.b8 177
.b8 230
.b8 204
.b8 145
.b8 227
.b8 172
.b8 9
.b64 0
.b64 0
.b64 $L__tmp8577
.b64 $L__tmp8578
.b8 8
.b8 0
.b8 144
.b8 177
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp8578
.b64 $L__tmp8580
.b8 9
.b8 0
.b8 144
.b8 179
.b8 242
.b8 212
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 $L__tmp8580
.b64 $L__tmp8584
.b8 8
.b8 0
.b8 144
.b8 178
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp8584
.b64 $L__tmp8585
.b8 8
.b8 0
.b8 144
.b8 179
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp8585
.b64 $L__func_end27
.b8 9
.b8 0
.b8 144
.b8 179
.b8 242
.b8 212
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b64 0
.b64 0
.b64 $L__tmp8608
.b64 $L__tmp8610
.b8 6
.b8 0
.b8 144
.b8 179
.b8 234
.b8 152
.b8 171
.b8 2
.b64 $L__tmp8610
.b64 $L__func_end27
.b8 8
.b8 0
.b8 144
.b8 178
.b8 230
.b8 204
.b8 145
.b8 227
.b8 172
.b8 9
.b64 0
.b64 0
.b64 $L__tmp8609
.b64 $L__tmp8611
.b8 6
.b8 0
.b8 144
.b8 180
.b8 234
.b8 152
.b8 171
.b8 2
.b64 $L__tmp8611
.b64 $L__func_end27
.b8 8
.b8 0
.b8 144
.b8 179
.b8 230
.b8 204
.b8 145
.b8 227
.b8 172
.b8 9
.b64 0
.b64 0
.b64 $L__tmp8622
.b64 $L__tmp8623
.b8 6
.b8 0
.b8 144
.b8 177
.b8 200
.b8 201
.b8 171
.b8 2
.b64 $L__tmp8623
.b64 $L__tmp8624
.b8 7
.b8 0
.b8 144
.b8 182
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp8624
.b64 $L__tmp8630
.b8 6
.b8 0
.b8 144
.b8 178
.b8 200
.b8 201
.b8 171
.b8 2
.b64 $L__tmp8630
.b64 $L__tmp8631
.b8 6
.b8 0
.b8 144
.b8 180
.b8 200
.b8 201
.b8 171
.b8 2
.b64 $L__tmp8631
.b64 $L__func_end28
.b8 7
.b8 0
.b8 144
.b8 182
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp8635
.b64 $L__tmp8637
.b8 5
.b8 0
.b8 144
.b8 177
.b8 204
.b8 149
.b8 1
.b64 $L__tmp8637
.b64 $L__tmp8639
.b8 5
.b8 0
.b8 144
.b8 185
.b8 204
.b8 149
.b8 1
.b64 $L__tmp8639
.b64 $L__tmp8641
.b8 5
.b8 0
.b8 144
.b8 178
.b8 204
.b8 149
.b8 1
.b64 $L__tmp8641
.b64 $L__tmp8644
.b8 5
.b8 0
.b8 144
.b8 179
.b8 204
.b8 149
.b8 1
.b64 $L__tmp8644
.b64 $L__func_end29
.b8 5
.b8 0
.b8 144
.b8 185
.b8 204
.b8 149
.b8 1
.b64 0
.b64 0
.b64 $L__tmp8636
.b64 $L__tmp8638
.b8 6
.b8 0
.b8 144
.b8 177
.b8 200
.b8 201
.b8 171
.b8 2
.b64 $L__tmp8638
.b64 $L__tmp8639
.b8 7
.b8 0
.b8 144
.b8 176
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp8639
.b64 $L__tmp8643
.b8 6
.b8 0
.b8 144
.b8 178
.b8 200
.b8 201
.b8 171
.b8 2
.b64 $L__tmp8643
.b64 $L__tmp8645
.b8 6
.b8 0
.b8 144
.b8 179
.b8 200
.b8 201
.b8 171
.b8 2
.b64 $L__tmp8645
.b64 $L__func_end29
.b8 7
.b8 0
.b8 144
.b8 176
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp8649
.b64 $L__tmp8651
.b8 5
.b8 0
.b8 144
.b8 177
.b8 204
.b8 149
.b8 1
.b64 $L__tmp8651
.b64 $L__tmp8653
.b8 5
.b8 0
.b8 144
.b8 185
.b8 204
.b8 149
.b8 1
.b64 $L__tmp8653
.b64 $L__tmp8655
.b8 5
.b8 0
.b8 144
.b8 178
.b8 204
.b8 149
.b8 1
.b64 $L__tmp8655
.b64 $L__tmp8658
.b8 5
.b8 0
.b8 144
.b8 179
.b8 204
.b8 149
.b8 1
.b64 $L__tmp8658
.b64 $L__func_end30
.b8 5
.b8 0
.b8 144
.b8 185
.b8 204
.b8 149
.b8 1
.b64 0
.b64 0
.b64 $L__tmp8650
.b64 $L__tmp8652
.b8 6
.b8 0
.b8 144
.b8 177
.b8 200
.b8 201
.b8 171
.b8 2
.b64 $L__tmp8652
.b64 $L__tmp8653
.b8 7
.b8 0
.b8 144
.b8 177
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp8653
.b64 $L__tmp8657
.b8 6
.b8 0
.b8 144
.b8 178
.b8 200
.b8 201
.b8 171
.b8 2
.b64 $L__tmp8657
.b64 $L__tmp8659
.b8 6
.b8 0
.b8 144
.b8 179
.b8 200
.b8 201
.b8 171
.b8 2
.b64 $L__tmp8659
.b64 $L__func_end30
.b8 7
.b8 0
.b8 144
.b8 177
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp8686
.b64 $L__tmp8687
.b8 6
.b8 0
.b8 144
.b8 177
.b8 200
.b8 201
.b8 171
.b8 2
.b64 $L__tmp8687
.b64 $L__tmp8688
.b8 6
.b8 0
.b8 144
.b8 184
.b8 200
.b8 201
.b8 171
.b8 2
.b64 $L__tmp8688
.b64 $L__tmp8691
.b8 6
.b8 0
.b8 144
.b8 178
.b8 200
.b8 201
.b8 171
.b8 2
.b64 $L__tmp8691
.b64 $L__tmp8692
.b8 6
.b8 0
.b8 144
.b8 179
.b8 200
.b8 201
.b8 171
.b8 2
.b64 $L__tmp8692
.b64 $L__func_end34
.b8 6
.b8 0
.b8 144
.b8 184
.b8 200
.b8 201
.b8 171
.b8 2
.b64 0
.b64 0
.b64 $L__tmp8696
.b64 $L__tmp8697
.b8 6
.b8 0
.b8 144
.b8 177
.b8 200
.b8 201
.b8 171
.b8 2
.b64 $L__tmp8697
.b64 $L__tmp8698
.b8 7
.b8 0
.b8 144
.b8 179
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp8698
.b64 $L__tmp8701
.b8 6
.b8 0
.b8 144
.b8 178
.b8 200
.b8 201
.b8 171
.b8 2
.b64 $L__tmp8701
.b64 $L__tmp8702
.b8 6
.b8 0
.b8 144
.b8 179
.b8 200
.b8 201
.b8 171
.b8 2
.b64 $L__tmp8702
.b64 $L__func_end35
.b8 7
.b8 0
.b8 144
.b8 179
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp8718
.b64 $L__tmp8719
.b8 6
.b8 0
.b8 144
.b8 177
.b8 200
.b8 201
.b8 171
.b8 2
.b64 $L__tmp8719
.b64 $L__tmp8720
.b8 7
.b8 0
.b8 144
.b8 183
.b8 230
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp8720
.b64 $L__tmp8729
.b8 6
.b8 0
.b8 144
.b8 178
.b8 200
.b8 201
.b8 171
.b8 2
.b64 $L__tmp8729
.b64 $L__tmp8730
.b8 6
.b8 0
.b8 144
.b8 181
.b8 200
.b8 201
.b8 171
.b8 2
.b64 $L__tmp8730
.b64 $L__func_end42
.b8 7
.b8 0
.b8 144
.b8 183
.b8 230
.b8 144
.b8 147
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp8736
.b64 $L__tmp8737
.b8 6
.b8 0
.b8 144
.b8 177
.b8 200
.b8 201
.b8 171
.b8 2
.b64 $L__tmp8737
.b64 $L__tmp8738
.b8 6
.b8 0
.b8 144
.b8 184
.b8 200
.b8 201
.b8 171
.b8 2
.b64 $L__tmp8738
.b64 $L__tmp8741
.b8 6
.b8 0
.b8 144
.b8 178
.b8 200
.b8 201
.b8 171
.b8 2
.b64 $L__tmp8741
.b64 $L__tmp8742
.b8 6
.b8 0
.b8 144
.b8 179
.b8 200
.b8 201
.b8 171
.b8 2
.b64 $L__tmp8742
.b64 $L__func_end44
.b8 6
.b8 0
.b8 144
.b8 184
.b8 200
.b8 201
.b8 171
.b8 2
.b64 0
.b64 0
.b64 $L__tmp8746
.b64 $L__tmp8747
.b8 6
.b8 0
.b8 144
.b8 177
.b8 200
.b8 201
.b8 171
.b8 2
.b64 $L__tmp8747
.b64 $L__tmp8748
.b8 7
.b8 0
.b8 144
.b8 179
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp8748
.b64 $L__tmp8751
.b8 6
.b8 0
.b8 144
.b8 178
.b8 200
.b8 201
.b8 171
.b8 2
.b64 $L__tmp8751
.b64 $L__tmp8752
.b8 6
.b8 0
.b8 144
.b8 179
.b8 200
.b8 201
.b8 171
.b8 2
.b64 $L__tmp8752
.b64 $L__func_end45
.b8 7
.b8 0
.b8 144
.b8 179
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp8770
.b64 $L__tmp8771
.b8 6
.b8 0
.b8 144
.b8 179
.b8 200
.b8 201
.b8 171
.b8 2
.b64 $L__tmp8771
.b64 $L__tmp8772
.b8 7
.b8 0
.b8 144
.b8 182
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp8772
.b64 $L__tmp8797
.b8 6
.b8 0
.b8 144
.b8 180
.b8 200
.b8 201
.b8 171
.b8 2
.b64 $L__tmp8797
.b64 $L__tmp8798
.b8 7
.b8 0
.b8 144
.b8 181
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp8798
.b64 $L__func_end51
.b8 7
.b8 0
.b8 144
.b8 182
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp8781
.b64 $L__tmp8782
.b8 7
.b8 0
.b8 144
.b8 176
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp8782
.b64 $L__tmp8783
.b8 7
.b8 0
.b8 144
.b8 183
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp8783
.b64 $L__tmp8792
.b8 7
.b8 0
.b8 144
.b8 177
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp8792
.b64 $L__tmp8793
.b8 7
.b8 0
.b8 144
.b8 180
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp8793
.b64 $L__func_end51
.b8 7
.b8 0
.b8 144
.b8 183
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp8813
.b64 $L__tmp8814
.b8 6
.b8 0
.b8 144
.b8 177
.b8 200
.b8 201
.b8 171
.b8 2
.b64 $L__tmp8814
.b64 $L__tmp8815
.b8 7
.b8 0
.b8 144
.b8 183
.b8 230
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp8815
.b64 $L__tmp8824
.b8 6
.b8 0
.b8 144
.b8 178
.b8 200
.b8 201
.b8 171
.b8 2
.b64 $L__tmp8824
.b64 $L__tmp8825
.b8 6
.b8 0
.b8 144
.b8 181
.b8 200
.b8 201
.b8 171
.b8 2
.b64 $L__tmp8825
.b64 $L__func_end52
.b8 7
.b8 0
.b8 144
.b8 183
.b8 230
.b8 144
.b8 147
.b8 215
.b8 4
.b64 0
.b64 0
.b64 $L__tmp8836
.b64 $L__tmp8837
.b8 6
.b8 0
.b8 144
.b8 179
.b8 200
.b8 201
.b8 171
.b8 2
.b64 $L__tmp8837
.b64 $L__tmp8838
.b8 8
.b8 0
.b8 144
.b8 182
.b8 228
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp8838
.b64 $L__tmp8841
.b8 6
.b8 0
.b8 144
.b8 180
.b8 200
.b8 201
.b8 171
.b8 2
.b64 $L__tmp8841
.b64 $L__tmp8842
.b8 6
.b8 0
.b8 144
.b8 181
.b8 200
.b8 201
.b8 171
.b8 2
.b64 $L__tmp8842
.b64 $L__func_end53
.b8 8
.b8 0
.b8 144
.b8 182
.b8 228
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 0
.b64 0
.b64 $L__tmp8845
.b64 $L__tmp8846
.b8 6
.b8 0
.b8 144
.b8 182
.b8 200
.b8 201
.b8 171
.b8 2
.b64 $L__tmp8846
.b64 $L__tmp8847
.b8 8
.b8 0
.b8 144
.b8 183
.b8 228
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp8847
.b64 $L__tmp8850
.b8 6
.b8 0
.b8 144
.b8 183
.b8 200
.b8 201
.b8 171
.b8 2
.b64 $L__tmp8850
.b64 $L__tmp8851
.b8 6
.b8 0
.b8 144
.b8 184
.b8 200
.b8 201
.b8 171
.b8 2
.b64 $L__tmp8851
.b64 $L__func_end53
.b8 8
.b8 0
.b8 144
.b8 183
.b8 228
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 0
.b64 0
.b64 $L__tmp8854
.b64 $L__tmp8855
.b8 6
.b8 0
.b8 144
.b8 185
.b8 200
.b8 201
.b8 171
.b8 2
.b64 $L__tmp8855
.b64 $L__tmp8856
.b8 8
.b8 0
.b8 144
.b8 184
.b8 228
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp8856
.b64 $L__tmp8881
.b8 7
.b8 0
.b8 144
.b8 176
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp8881
.b64 $L__tmp8882
.b8 7
.b8 0
.b8 144
.b8 177
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp8882
.b64 $L__func_end53
.b8 8
.b8 0
.b8 144
.b8 184
.b8 228
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 0
.b64 0
.b64 $L__tmp8865
.b64 $L__tmp8866
.b8 7
.b8 0
.b8 144
.b8 182
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp8866
.b64 $L__tmp8867
.b8 8
.b8 0
.b8 144
.b8 185
.b8 228
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 $L__tmp8867
.b64 $L__tmp8876
.b8 7
.b8 0
.b8 144
.b8 183
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp8876
.b64 $L__tmp8877
.b8 7
.b8 0
.b8 144
.b8 176
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp8877
.b64 $L__func_end53
.b8 8
.b8 0
.b8 144
.b8 185
.b8 228
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b64 0
.b64 0
.b64 $L__tmp8897
.b64 $L__tmp8898
.b8 6
.b8 0
.b8 144
.b8 177
.b8 200
.b8 201
.b8 171
.b8 2
.b64 $L__tmp8898
.b64 $L__tmp8899
.b8 7
.b8 0
.b8 144
.b8 182
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b64 $L__tmp8899
.b64 $L__tmp8905
.b8 6
.b8 0
.b8 144
.b8 178
.b8 200
.b8 201
.b8 171
.b8 2
.b64 $L__tmp8905
.b64 $L__tmp8906
.b8 6
.b8 0
.b8 144
.b8 180
.b8 200
.b8 201
.b8 171
.b8 2
.b64 $L__tmp8906
.b64 $L__func_end54
.b8 7
.b8 0
.b8 144
.b8 182
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b64 0
.b64 0
	}
	.section	.debug_abbrev
	{
.b8 1
.b8 17
.b8 1
.b8 37
.b8 8
.b8 19
.b8 5
.b8 3
.b8 8
.b8 16
.b8 6
.b8 27
.b8 8
.b8 17
.b8 1
.b8 0
.b8 0
.b8 2
.b8 4
.b8 1
.b8 3
.b8 8
.b8 11
.b8 11
.b8 58
.b8 11
.b8 59
.b8 5
.b8 0
.b8 0
.b8 3
.b8 40
.b8 0
.b8 3
.b8 8
.b8 28
.b8 13
.b8 0
.b8 0
.b8 4
.b8 19
.b8 1
.b8 3
.b8 8
.b8 11
.b8 11
.b8 58
.b8 11
.b8 59
.b8 5
.b8 0
.b8 0
.b8 5
.b8 13
.b8 0
.b8 3
.b8 8
.b8 73
.b8 19
.b8 58
.b8 11
.b8 59
.b8 5
.b8 56
.b8 10
.b8 0
.b8 0
.b8 6
.b8 36
.b8 0
.b8 3
.b8 8
.b8 62
.b8 11
.b8 11
.b8 11
.b8 0
.b8 0
.b8 7
.b8 22
.b8 0
.b8 73
.b8 19
.b8 3
.b8 8
.b8 58
.b8 11
.b8 59
.b8 5
.b8 0
.b8 0
.b8 8
.b8 22
.b8 0
.b8 73
.b8 19
.b8 3
.b8 8
.b8 58
.b8 11
.b8 59
.b8 11
.b8 0
.b8 0
.b8 9
.b8 1
.b8 1
.b8 73
.b8 19
.b8 0
.b8 0
.b8 10
.b8 33
.b8 0
.b8 73
.b8 19
.b8 55
.b8 11
.b8 0
.b8 0
.b8 11
.b8 36
.b8 0
.b8 3
.b8 8
.b8 11
.b8 11
.b8 62
.b8 11
.b8 0
.b8 0
.b8 12
.b8 19
.b8 1
.b8 3
.b8 8
.b8 11
.b8 11
.b8 58
.b8 11
.b8 59
.b8 11
.b8 0
.b8 0
.b8 13
.b8 13
.b8 0
.b8 3
.b8 8
.b8 73
.b8 19
.b8 58
.b8 11
.b8 59
.b8 11
.b8 56
.b8 10
.b8 0
.b8 0
.b8 14
.b8 15
.b8 0
.b8 73
.b8 19
.b8 51
.b8 6
.b8 0
.b8 0
.b8 15
.b8 59
.b8 0
.b8 3
.b8 8
.b8 0
.b8 0
.b8 16
.b8 46
.b8 1
.b8 17
.b8 1
.b8 18
.b8 1
.b8 64
.b8 10
.b8 135,64
.b8 8
.b8 3
.b8 8
.b8 58
.b8 11
.b8 59
.b8 11
.b8 73
.b8 19
.b8 0
.b8 0
.b8 17
.b8 5
.b8 0
.b8 2
.b8 10
.b8 51
.b8 11
.b8 3
.b8 8
.b8 58
.b8 11
.b8 59
.b8 11
.b8 73
.b8 19
.b8 0
.b8 0
.b8 18
.b8 11
.b8 1
.b8 17
.b8 1
.b8 18
.b8 1
.b8 0
.b8 0
.b8 19
.b8 52
.b8 0
.b8 51
.b8 11
.b8 2
.b8 10
.b8 3
.b8 8
.b8 58
.b8 11
.b8 59
.b8 11
.b8 73
.b8 19
.b8 0
.b8 0
.b8 20
.b8 46
.b8 1
.b8 17
.b8 1
.b8 18
.b8 1
.b8 64
.b8 10
.b8 135,64
.b8 8
.b8 3
.b8 8
.b8 58
.b8 11
.b8 59
.b8 5
.b8 73
.b8 19
.b8 0
.b8 0
.b8 21
.b8 5
.b8 0
.b8 2
.b8 10
.b8 51
.b8 11
.b8 3
.b8 8
.b8 58
.b8 11
.b8 59
.b8 5
.b8 73
.b8 19
.b8 0
.b8 0
.b8 22
.b8 46
.b8 1
.b8 135,64
.b8 8
.b8 3
.b8 8
.b8 58
.b8 11
.b8 59
.b8 11
.b8 73
.b8 19
.b8 32
.b8 11
.b8 0
.b8 0
.b8 23
.b8 5
.b8 0
.b8 3
.b8 8
.b8 58
.b8 11
.b8 59
.b8 11
.b8 73
.b8 19
.b8 0
.b8 0
.b8 24
.b8 5
.b8 0
.b8 3
.b8 8
.b8 73
.b8 19
.b8 0
.b8 0
.b8 25
.b8 16
.b8 0
.b8 73
.b8 19
.b8 0
.b8 0
.b8 26
.b8 38
.b8 0
.b8 73
.b8 19
.b8 0
.b8 0
.b8 27
.b8 46
.b8 1
.b8 135,64
.b8 8
.b8 3
.b8 8
.b8 58
.b8 11
.b8 59
.b8 5
.b8 73
.b8 19
.b8 32
.b8 11
.b8 0
.b8 0
.b8 28
.b8 11
.b8 1
.b8 0
.b8 0
.b8 29
.b8 52
.b8 0
.b8 3
.b8 8
.b8 58
.b8 11
.b8 59
.b8 5
.b8 73
.b8 19
.b8 0
.b8 0
.b8 30
.b8 46
.b8 1
.b8 17
.b8 1
.b8 18
.b8 1
.b8 64
.b8 10
.b8 135,64
.b8 8
.b8 3
.b8 8
.b8 58
.b8 11
.b8 59
.b8 11
.b8 73
.b8 19
.b8 63
.b8 12
.b8 0
.b8 0
.b8 31
.b8 29
.b8 1
.b8 49
.b8 19
.b8 17
.b8 1
.b8 18
.b8 1
.b8 88
.b8 11
.b8 89
.b8 11
.b8 0
.b8 0
.b8 32
.b8 5
.b8 0
.b8 2
.b8 10
.b8 51
.b8 11
.b8 49
.b8 19
.b8 0
.b8 0
.b8 33
.b8 5
.b8 0
.b8 51
.b8 11
.b8 2
.b8 10
.b8 49
.b8 19
.b8 0
.b8 0
.b8 34
.b8 52
.b8 0
.b8 2
.b8 10
.b8 51
.b8 11
.b8 49
.b8 19
.b8 0
.b8 0
.b8 35
.b8 46
.b8 1
.b8 17
.b8 1
.b8 18
.b8 1
.b8 64
.b8 10
.b8 49
.b8 19
.b8 0
.b8 0
.b8 36
.b8 52
.b8 0
.b8 2
.b8 6
.b8 49
.b8 19
.b8 0
.b8 0
.b8 37
.b8 46
.b8 1
.b8 17
.b8 1
.b8 18
.b8 1
.b8 64
.b8 10
.b8 135,64
.b8 8
.b8 3
.b8 8
.b8 58
.b8 11
.b8 59
.b8 5
.b8 73
.b8 19
.b8 63
.b8 12
.b8 0
.b8 0
.b8 38
.b8 52
.b8 0
.b8 3
.b8 8
.b8 58
.b8 11
.b8 59
.b8 11
.b8 73
.b8 19
.b8 0
.b8 0
.b8 39
.b8 5
.b8 0
.b8 3
.b8 8
.b8 58
.b8 11
.b8 59
.b8 5
.b8 73
.b8 19
.b8 0
.b8 0
.b8 40
.b8 52
.b8 0
.b8 2
.b8 10
.b8 51
.b8 11
.b8 3
.b8 8
.b8 58
.b8 11
.b8 59
.b8 11
.b8 73
.b8 19
.b8 0
.b8 0
.b8 41
.b8 52
.b8 0
.b8 51
.b8 11
.b8 2
.b8 10
.b8 49
.b8 19
.b8 0
.b8 0
.b8 42
.b8 29
.b8 1
.b8 49
.b8 19
.b8 17
.b8 1
.b8 18
.b8 1
.b8 88
.b8 11
.b8 89
.b8 5
.b8 0
.b8 0
.b8 43
.b8 5
.b8 0
.b8 51
.b8 11
.b8 2
.b8 10
.b8 3
.b8 8
.b8 73
.b8 19
.b8 0
.b8 0
.b8 44
.b8 5
.b8 0
.b8 51
.b8 11
.b8 2
.b8 10
.b8 3
.b8 8
.b8 58
.b8 11
.b8 59
.b8 5
.b8 73
.b8 19
.b8 0
.b8 0
.b8 45
.b8 52
.b8 0
.b8 2
.b8 10
.b8 51
.b8 11
.b8 3
.b8 8
.b8 58
.b8 11
.b8 59
.b8 5
.b8 73
.b8 19
.b8 0
.b8 0
.b8 0
	}
	.section	.debug_info
	{
.b32 166569
.b8 2
.b8 0
.b32 .debug_abbrev
.b8 8
.b8 1
.b8 108,103,101,110,102,101,58,32,69,68,71,32,54,46,51
.b8 0
.b8 4
.b8 0
.b8 46,46,47,46,46,47,115,114,99,47,114,101,110,100,101,114,47,111,112,116,105,120,47,111,112,116,105,120,95,114,116,46,99,117
.b8 0
.b32 .debug_line
.b8 47,104,111,109,101,47,110,114,111,117,115,115,101,108,47,114,103,108,47,109,105,116,115,117,98,97,51,47,114,101,115,111,117,114,99,101,115,47,112,116
.b8 120
.b8 0
.b64 0
.b8 2
.b8 79,112,116,105,120,84,114,97,110,115,102,111,114,109,84,121,112,101
.b8 0
.b8 4
.b8 1
.b8 55
.b8 5
.b8 3
.b8 79,80,84,73,88,95,84,82,65,78,83,70,79,82,77,95,84,89,80,69,95,78,79,78,69
.b8 0
.b8 0
.b8 3
.b8 79,80,84,73,88,95,84,82,65,78,83,70,79,82,77,95,84,89,80,69,95,83,84,65,84,73,67,95,84,82,65,78,83,70,79,82,77
.b8 0
.b8 1
.b8 3
.b8 79,80,84,73,88,95,84,82,65,78,83,70,79,82,77,95,84,89,80,69,95,77,65,84,82,73,88,95,77,79,84,73,79,78,95,84,82,65,78,83
.b8 70,79,82,77
.b8 0
.b8 2
.b8 3
.b8 79,80,84,73,88,95,84,82,65,78,83,70,79,82,77,95,84,89,80,69,95,83,82,84,95,77,79,84,73,79,78,95,84,82,65,78,83,70,79,82
.b8 77
.b8 0
.b8 3
.b8 3
.b8 79,80,84,73,88,95,84,82,65,78,83,70,79,82,77,95,84,89,80,69,95,73,78,83,84,65,78,67,69
.b8 0
.b8 4
.b8 0
.b8 4
.b8 102,108,111,97,116,50
.b8 0
.b8 8
.b8 2
.b8 20
.b8 1
.b8 5
.b8 120
.b8 0
.b32 374
.b8 2
.b8 20
.b8 1
.b8 2
.b8 35
.b8 0
.b8 5
.b8 121
.b8 0
.b32 374
.b8 2
.b8 20
.b8 1
.b8 2
.b8 35
.b8 4
.b8 0
.b8 6
.b8 102,108,111,97,116
.b8 0
.b8 4
.b8 4
.b8 7
.b32 335
.b8 102,108,111,97,116,50
.b8 0
.b8 2
.b8 140
.b8 1
.b8 4
.b8 102,108,111,97,116,51
.b8 0
.b8 12
.b8 2
.b8 25
.b8 1
.b8 5
.b8 120
.b8 0
.b32 374
.b8 2
.b8 27
.b8 1
.b8 2
.b8 35
.b8 0
.b8 5
.b8 121
.b8 0
.b32 374
.b8 2
.b8 27
.b8 1
.b8 2
.b8 35
.b8 4
.b8 5
.b8 122
.b8 0
.b32 374
.b8 2
.b8 27
.b8 1
.b8 2
.b8 35
.b8 8
.b8 0
.b8 7
.b32 398
.b8 102,108,111,97,116,51
.b8 0
.b8 2
.b8 141
.b8 1
.b8 4
.b8 102,108,111,97,116,52
.b8 0
.b8 16
.b8 2
.b8 30
.b8 1
.b8 5
.b8 120
.b8 0
.b32 374
.b8 2
.b8 32
.b8 1
.b8 2
.b8 35
.b8 0
.b8 5
.b8 121
.b8 0
.b32 374
.b8 2
.b8 32
.b8 1
.b8 2
.b8 35
.b8 4
.b8 5
.b8 122
.b8 0
.b32 374
.b8 2
.b8 32
.b8 1
.b8 2
.b8 35
.b8 8
.b8 5
.b8 119
.b8 0
.b32 374
.b8 2
.b8 32
.b8 1
.b8 2
.b8 35
.b8 12
.b8 0
.b8 7
.b32 465
.b8 102,108,111,97,116,52
.b8 0
.b8 2
.b8 142
.b8 1
.b8 8
.b32 575
.b8 79,112,116,105,120,84,114,97,118,101,114,115,97,98,108,101,72,97,110,100,108,101
.b8 0
.b8 1
.b8 77
.b8 6
.b8 117,110,115,105,103,110,101,100,32,108,111,110,103,32,108,111,110,103
.b8 0
.b8 7
.b8 8
.b8 7
.b32 119
.b8 79,112,116,105,120,84,114,97,110,115,102,111,114,109,84,121,112,101
.b8 0
.b8 1
.b8 62
.b8 5
.b8 4
.b8 79,112,116,105,120,83,116,97,116,105,99,84,114,97,110,115,102,111,114,109
.b8 0
.b8 112
.b8 1
.b8 163
.b8 3
.b8 5
.b8 99,104,105,108,100
.b8 0
.b32 545
.b8 1
.b8 166
.b8 3
.b8 2
.b8 35
.b8 0
.b8 5
.b8 112,97,100
.b8 0
.b32 728
.b8 1
.b8 169
.b8 3
.b8 2
.b8 35
.b8 8
.b8 5
.b8 116,114,97,110,115,102,111,114,109
.b8 0
.b32 779
.b8 1
.b8 172
.b8 3
.b8 2
.b8 35
.b8 16
.b8 5
.b8 105,110,118,84,114,97,110,115,102,111,114,109
.b8 0
.b32 779
.b8 1
.b8 176
.b8 3
.b8 2
.b8 35
.b8 64
.b8 0
.b8 9
.b32 740
.b8 10
.b32 756
.b8 2
.b8 0
.b8 6
.b8 117,110,115,105,103,110,101,100,32,105,110,116
.b8 0
.b8 7
.b8 4
.b8 11
.b8 95,95,65,82,82,65,89,95,83,73,90,69,95,84,89,80,69,95,95
.b8 0
.b8 8
.b8 7
.b8 9
.b32 374
.b8 10
.b32 756
.b8 12
.b8 0
.b8 7
.b32 624
.b8 79,112,116,105,120,83,116,97,116,105,99,84,114,97,110,115,102,111,114,109
.b8 0
.b8 1
.b8 177
.b8 3
.b8 4
.b8 79,112,116,105,120,83,82,84,77,111,116,105,111,110,84,114,97,110,115,102,111,114,109
.b8 0
.b8 160
.b8 1
.b8 29
.b8 4
.b8 5
.b8 99,104,105,108,100
.b8 0
.b32 545
.b8 1
.b8 32
.b8 4
.b8 2
.b8 35
.b8 0
.b8 5
.b8 109,111,116,105,111,110,79,112,116,105,111,110,115
.b8 0
.b32 1270
.b8 1
.b8 35
.b8 4
.b8 2
.b8 35
.b8 8
.b8 4
.b8 79,112,116,105,120,77,111,116,105,111,110,79,112,116,105,111,110,115
.b8 0
.b8 12
.b8 1
.b8 69
.b8 3
.b8 5
.b8 110,117,109,75,101,121,115
.b8 0
.b32 1297
.b8 1
.b8 73
.b8 3
.b8 2
.b8 35
.b8 0
.b8 5
.b8 102,108,97,103,115
.b8 0
.b32 1297
.b8 1
.b8 76
.b8 3
.b8 2
.b8 35
.b8 2
.b8 5
.b8 116,105,109,101,66,101,103,105,110
.b8 0
.b32 374
.b8 1
.b8 79
.b8 3
.b8 2
.b8 35
.b8 4
.b8 5
.b8 116,105,109,101,69,110,100
.b8 0
.b32 374
.b8 1
.b8 82
.b8 3
.b8 2
.b8 35
.b8 8
.b8 0
.b8 5
.b8 112,97,100
.b8 0
.b32 1315
.b8 1
.b8 38
.b8 4
.b8 2
.b8 35
.b8 20
.b8 5
.b8 115,114,116,68,97,116,97
.b8 0
.b32 1327
.b8 1
.b8 41
.b8 4
.b8 2
.b8 35
.b8 32
.b8 4
.b8 79,112,116,105,120,83,82,84,68,97,116,97
.b8 0
.b8 64
.b8 1
.b8 248
.b8 3
.b8 5
.b8 115,120
.b8 0
.b32 374
.b8 1
.b8 252
.b8 3
.b8 2
.b8 35
.b8 0
.b8 5
.b8 97
.b8 0
.b32 374
.b8 1
.b8 252
.b8 3
.b8 2
.b8 35
.b8 4
.b8 5
.b8 98
.b8 0
.b32 374
.b8 1
.b8 252
.b8 3
.b8 2
.b8 35
.b8 8
.b8 5
.b8 112,118,120
.b8 0
.b32 374
.b8 1
.b8 252
.b8 3
.b8 2
.b8 35
.b8 12
.b8 5
.b8 115,121
.b8 0
.b32 374
.b8 1
.b8 252
.b8 3
.b8 2
.b8 35
.b8 16
.b8 5
.b8 99
.b8 0
.b32 374
.b8 1
.b8 252
.b8 3
.b8 2
.b8 35
.b8 20
.b8 5
.b8 112,118,121
.b8 0
.b32 374
.b8 1
.b8 252
.b8 3
.b8 2
.b8 35
.b8 24
.b8 5
.b8 115,122
.b8 0
.b32 374
.b8 1
.b8 252
.b8 3
.b8 2
.b8 35
.b8 28
.b8 5
.b8 112,118,122
.b8 0
.b32 374
.b8 1
.b8 252
.b8 3
.b8 2
.b8 35
.b8 32
.b8 5
.b8 113,120
.b8 0
.b32 374
.b8 1
.b8 252
.b8 3
.b8 2
.b8 35
.b8 36
.b8 5
.b8 113,121
.b8 0
.b32 374
.b8 1
.b8 252
.b8 3
.b8 2
.b8 35
.b8 40
.b8 5
.b8 113,122
.b8 0
.b32 374
.b8 1
.b8 252
.b8 3
.b8 2
.b8 35
.b8 44
.b8 5
.b8 113,119
.b8 0
.b32 374
.b8 1
.b8 252
.b8 3
.b8 2
.b8 35
.b8 48
.b8 5
.b8 116,120
.b8 0
.b32 374
.b8 1
.b8 252
.b8 3
.b8 2
.b8 35
.b8 52
.b8 5
.b8 116,121
.b8 0
.b32 374
.b8 1
.b8 252
.b8 3
.b8 2
.b8 35
.b8 56
.b8 5
.b8 116,122
.b8 0
.b32 374
.b8 1
.b8 252
.b8 3
.b8 2
.b8 35
.b8 60
.b8 0
.b8 0
.b8 7
.b32 891
.b8 79,112,116,105,120,77,111,116,105,111,110,79,112,116,105,111,110,115
.b8 0
.b8 1
.b8 83
.b8 3
.b8 6
.b8 117,110,115,105,103,110,101,100,32,115,104,111,114,116
.b8 0
.b8 7
.b8 2
.b8 9
.b32 740
.b8 10
.b32 756
.b8 3
.b8 0
.b8 9
.b32 1339
.b8 10
.b32 756
.b8 2
.b8 0
.b8 7
.b32 1026
.b8 79,112,116,105,120,83,82,84,68,97,116,97
.b8 0
.b8 1
.b8 254
.b8 3
.b8 7
.b32 820
.b8 79,112,116,105,120,83,82,84,77,111,116,105,111,110,84,114,97,110,115,102,111,114,109
.b8 0
.b8 1
.b8 42
.b8 4
.b8 4
.b8 79,112,116,105,120,77,97,116,114,105,120,77,111,116,105,111,110,84,114,97,110,115,102,111,114,109
.b8 0
.b8 128
.b8 1
.b8 203
.b8 3
.b8 5
.b8 99,104,105,108,100
.b8 0
.b32 545
.b8 1
.b8 206
.b8 3
.b8 2
.b8 35
.b8 0
.b8 5
.b8 109,111,116,105,111,110,79,112,116,105,111,110,115
.b8 0
.b32 1270
.b8 1
.b8 209
.b8 3
.b8 2
.b8 35
.b8 8
.b8 5
.b8 112,97,100
.b8 0
.b32 1315
.b8 1
.b8 212
.b8 3
.b8 2
.b8 35
.b8 20
.b8 5
.b8 116,114,97,110,115,102,111,114,109
.b8 0
.b32 1503
.b8 1
.b8 215
.b8 3
.b8 2
.b8 35
.b8 32
.b8 0
.b8 9
.b32 374
.b8 10
.b32 756
.b8 2
.b8 10
.b32 756
.b8 12
.b8 0
.b8 7
.b32 1392
.b8 79,112,116,105,120,77,97,116,114,105,120,77,111,116,105,111,110,84,114,97,110,115,102,111,114,109
.b8 0
.b8 1
.b8 216
.b8 3
.b8 8
.b32 575
.b8 67,85,100,101,118,105,99,101,112,116,114
.b8 0
.b8 1
.b8 52
.b8 8
.b32 374
.b8 95,90,78,53,111,112,116,105,120,53,65,114,114,97,121,73,102,76,109,50,69,69,53,86,97,108,117,101,69
.b8 0
.b8 3
.b8 15
.b8 12
.b8 95,90,78,53,111,112,116,105,120,53,65,114,114,97,121,73,102,76,109,50,69,69,69
.b8 0
.b8 16
.b8 3
.b8 14
.b8 13
.b8 118
.b8 0
.b32 1653
.b8 3
.b8 174
.b8 2
.b8 35
.b8 0
.b8 0
.b8 9
.b32 1575
.b8 10
.b32 756
.b8 2
.b8 0
.b8 8
.b32 1612
.b8 95,90,78,53,111,112,116,105,120,56,86,101,99,116,111,114,50,102,69
.b8 0
.b8 3
.b8 245
.b8 8
.b32 740
.b8 95,95,117,105,110,116,51,50,95,116
.b8 0
.b8 4
.b8 42
.b8 8
.b32 1692
.b8 117,105,110,116,51,50,95,116
.b8 0
.b8 5
.b8 26
.b8 14
.b32 1735
.b32 12
.b8 15
.b8 118,111,105,100
.b8 0
.b8 9
.b32 374
.b8 10
.b32 756
.b8 3
.b8 0
.b8 8
.b32 15079
.b8 95,90,78,53,111,112,116,105,120,56,77,97,116,114,105,120,52,102,69
.b8 0
.b8 9
.b8 114
.b8 9
.b32 1792
.b8 10
.b32 756
.b8 4
.b8 0
.b8 8
.b32 15120
.b8 95,90,78,53,111,112,116,105,120,54,77,97,116,114,105,120,73,102,76,109,52,69,69,54,67,111,108,117,109,110,69
.b8 0
.b8 9
.b8 14
.b8 9
.b32 1843
.b8 10
.b32 756
.b8 4
.b8 0
.b8 8
.b32 374
.b8 95,90,78,53,111,112,116,105,120,53,65,114,114,97,121,73,102,76,109,52,69,69,53,86,97,108,117,101,69
.b8 0
.b8 3
.b8 15
.b8 8
.b32 374
.b8 95,90,78,53,111,112,116,105,120,53,65,114,114,97,121,73,102,76,109,51,69,69,53,86,97,108,117,101,69
.b8 0
.b8 3
.b8 15
.b8 8
.b32 15261
.b8 95,90,78,53,111,112,116,105,120,56,86,101,99,116,111,114,51,102,69
.b8 0
.b8 3
.b8 246
.b8 9
.b32 1880
.b8 10
.b32 756
.b8 4
.b8 0
.b8 8
.b32 1970
.b8 115,105,122,101,95,116
.b8 0
.b8 14
.b8 209
.b8 6
.b8 117,110,115,105,103,110,101,100,32,108,111,110,103
.b8 0
.b8 7
.b8 8
.b8 8
.b32 15120
.b8 95,90,78,53,111,112,116,105,120,56,86,101,99,116,111,114,52,102,69
.b8 0
.b8 3
.b8 247
.b8 12
.b8 117,105,110,116,52
.b8 0
.b8 16
.b8 2
.b8 202
.b8 13
.b8 120
.b8 0
.b32 740
.b8 2
.b8 204
.b8 2
.b8 35
.b8 0
.b8 13
.b8 121
.b8 0
.b32 740
.b8 2
.b8 204
.b8 2
.b8 35
.b8 4
.b8 13
.b8 122
.b8 0
.b32 740
.b8 2
.b8 204
.b8 2
.b8 35
.b8 8
.b8 13
.b8 119
.b8 0
.b32 740
.b8 2
.b8 204
.b8 2
.b8 35
.b8 12
.b8 0
.b8 7
.b32 2014
.b8 117,105,110,116,52
.b8 0
.b8 2
.b8 130
.b8 1
.b8 16
.b64 $L__func_begin0
.b64 $L__func_end0
.b8 1
.b8 156
.b8 95,90,78,52,50,95,73,78,84,69,82,78,65,76,95,51,48,102,98,50,51,102,51,95,49,49,95,111,112,116,105,120,95,114,116,95,99,117,95,55
.b8 51,48,98,100,101,53,101,49,49,109,97,107,101,95,102,108,111,97,116,50,69,102,102
.b8 0
.b8 109,97,107,101,95,102,108,111,97,116,50
.b8 0
.b8 15
.b8 238
.b32 383
.b8 17
.b8 5
.b8 144
.b8 177
.b8 204
.b8 149
.b8 1
.b8 2
.b8 120
.b8 0
.b8 15
.b8 238
.b32 374
.b8 17
.b8 5
.b8 144
.b8 178
.b8 204
.b8 149
.b8 1
.b8 2
.b8 121
.b8 0
.b8 15
.b8 238
.b32 374
.b8 18
.b64 $L__tmp0
.b64 $L__tmp1
.b8 19
.b8 6
.b8 11
.b8 3
.b64 __local_depot0
.b8 35
.b8 0
.b8 116
.b8 0
.b8 15
.b8 240
.b32 383
.b8 0
.b8 0
.b8 16
.b64 $L__func_begin1
.b64 $L__func_end1
.b8 1
.b8 156
.b8 95,90,78,52,50,95,73,78,84,69,82,78,65,76,95,51,48,102,98,50,51,102,51,95,49,49,95,111,112,116,105,120,95,114,116,95,99,117,95,55
.b8 51,48,98,100,101,53,101,49,49,109,97,107,101,95,102,108,111,97,116,51,69,102,102,102
.b8 0
.b8 109,97,107,101,95,102,108,111,97,116,51
.b8 0
.b8 15
.b8 243
.b32 450
.b8 17
.b8 5
.b8 144
.b8 177
.b8 204
.b8 149
.b8 1
.b8 2
.b8 120
.b8 0
.b8 15
.b8 243
.b32 374
.b8 17
.b8 5
.b8 144
.b8 178
.b8 204
.b8 149
.b8 1
.b8 2
.b8 121
.b8 0
.b8 15
.b8 243
.b32 374
.b8 17
.b8 5
.b8 144
.b8 179
.b8 204
.b8 149
.b8 1
.b8 2
.b8 122
.b8 0
.b8 15
.b8 243
.b32 374
.b8 18
.b64 $L__tmp2
.b64 $L__tmp3
.b8 19
.b8 6
.b8 11
.b8 3
.b64 __local_depot1
.b8 35
.b8 0
.b8 116
.b8 0
.b8 15
.b8 245
.b32 450
.b8 0
.b8 0
.b8 16
.b64 $L__func_begin2
.b64 $L__func_end2
.b8 1
.b8 156
.b8 95,90,78,52,50,95,73,78,84,69,82,78,65,76,95,51,48,102,98,50,51,102,51,95,49,49,95,111,112,116,105,120,95,114,116,95,99,117,95,55
.b8 51,48,98,100,101,53,101,49,49,109,97,107,101,95,102,108,111,97,116,52,69,102,102,102,102
.b8 0
.b8 109,97,107,101,95,102,108,111,97,116,52
.b8 0
.b8 15
.b8 248
.b32 530
.b8 17
.b8 5
.b8 144
.b8 177
.b8 204
.b8 149
.b8 1
.b8 2
.b8 120
.b8 0
.b8 15
.b8 248
.b32 374
.b8 17
.b8 5
.b8 144
.b8 178
.b8 204
.b8 149
.b8 1
.b8 2
.b8 121
.b8 0
.b8 15
.b8 248
.b32 374
.b8 17
.b8 5
.b8 144
.b8 179
.b8 204
.b8 149
.b8 1
.b8 2
.b8 122
.b8 0
.b8 15
.b8 248
.b32 374
.b8 17
.b8 5
.b8 144
.b8 180
.b8 204
.b8 149
.b8 1
.b8 2
.b8 119
.b8 0
.b8 15
.b8 248
.b32 374
.b8 18
.b64 $L__tmp4
.b64 $L__tmp5
.b8 19
.b8 6
.b8 11
.b8 3
.b64 __local_depot2
.b8 35
.b8 0
.b8 116
.b8 0
.b8 15
.b8 250
.b32 530
.b8 0
.b8 0
.b8 20
.b64 $L__func_begin3
.b64 $L__func_end3
.b8 1
.b8 156
.b8 95,90,78,52,50,95,73,78,84,69,82,78,65,76,95,51,48,102,98,50,51,102,51,95,49,49,95,111,112,116,105,120,95,114,116,95,99,117,95,55
.b8 51,48,98,100,101,53,101,51,109,105,110,69,102,102
.b8 0
.b8 109,105,110
.b8 0
.b8 16
.b8 205
.b8 3
.b32 374
.b8 21
.b8 5
.b8 144
.b8 177
.b8 204
.b8 149
.b8 1
.b8 2
.b8 97
.b8 0
.b8 16
.b8 205
.b8 3
.b32 6004
.b8 21
.b8 5
.b8 144
.b8 178
.b8 204
.b8 149
.b8 1
.b8 2
.b8 98
.b8 0
.b8 16
.b8 205
.b8 3
.b32 6004
.b8 0
.b8 20
.b64 $L__func_begin4
.b64 $L__func_end4
.b8 1
.b8 156
.b8 95,90,78,52,50,95,73,78,84,69,82,78,65,76,95,51,48,102,98,50,51,102,51,95,49,49,95,111,112,116,105,120,95,114,116,95,99,117,95,55
.b8 51,48,98,100,101,53,101,51,109,97,120,69,102,102
.b8 0
.b8 109,97,120
.b8 0
.b8 16
.b8 73
.b8 4
.b32 374
.b8 21
.b8 5
.b8 144
.b8 177
.b8 204
.b8 149
.b8 1
.b8 2
.b8 97
.b8 0
.b8 16
.b8 73
.b8 4
.b32 6004
.b8 21
.b8 5
.b8 144
.b8 178
.b8 204
.b8 149
.b8 1
.b8 2
.b8 98
.b8 0
.b8 16
.b8 73
.b8 4
.b32 6004
.b8 0
.b8 22
.b8 95,90,78,52,50,95,73,78,84,69,82,78,65,76,95,51,48,102,98,50,51,102,51,95,49,49,95,111,112,116,105,120,95,114,116,95,99,117,95,55
.b8 51,48,98,100,101,53,101,49,55,111,112,116,105,120,83,101,116,80,97,121,108,111,97,100,95,48,69,106
.b8 0
.b8 111,112,116,105,120,83,101,116,80,97,121,108,111,97,100,95,48
.b8 0
.b8 17
.b8 151
.b32 1735
.b8 1
.b8 23
.b8 112
.b8 0
.b8 17
.b8 151
.b32 740
.b8 0
.b8 22
.b8 95,90,78,75,53,111,112,116,105,120,53,65,114,114,97,121,73,102,76,109,50,69,69,105,120,69,109
.b8 0
.b8 111,112,101,114,97,116,111,114,91,93
.b8 0
.b8 3
.b8 135
.b32 3072
.b8 1
.b8 24
.b8 116,104,105,115
.b8 0
.b32 3082
.b8 23
.b8 105
.b8 0
.b8 3
.b8 135
.b32 1956
.b8 0
.b8 25
.b32 3077
.b8 26
.b32 1575
.b8 26
.b32 3087
.b8 14
.b32 3096
.b32 12
.b8 26
.b32 1612
.b8 22
.b8 95,90,78,52,50,95,73,78,84,69,82,78,65,76,95,51,48,102,98,50,51,102,51,95,49,49,95,111,112,116,105,120,95,114,116,95,99,117,95,55
.b8 51,48,98,100,101,53,101,49,55,111,112,116,105,120,83,101,116,80,97,121,108,111,97,100,95,49,69,106
.b8 0
.b8 111,112,116,105,120,83,101,116,80,97,121,108,111,97,100,95,49
.b8 0
.b8 17
.b8 156
.b32 1735
.b8 1
.b8 23
.b8 112
.b8 0
.b8 17
.b8 156
.b32 740
.b8 0
.b8 22
.b8 95,90,78,52,50,95,73,78,84,69,82,78,65,76,95,51,48,102,98,50,51,102,51,95,49,49,95,111,112,116,105,120,95,114,116,95,99,117,95,55
.b8 51,48,98,100,101,53,101,49,55,111,112,116,105,120,83,101,116,80,97,121,108,111,97,100,95,50,69,106
.b8 0
.b8 111,112,116,105,120,83,101,116,80,97,121,108,111,97,100,95,50
.b8 0
.b8 17
.b8 161
.b32 1735
.b8 1
.b8 23
.b8 112
.b8 0
.b8 17
.b8 161
.b32 740
.b8 0
.b8 22
.b8 95,90,78,52,50,95,73,78,84,69,82,78,65,76,95,51,48,102,98,50,51,102,51,95,49,49,95,111,112,116,105,120,95,114,116,95,99,117,95,55
.b8 51,48,98,100,101,53,101,49,55,111,112,116,105,120,83,101,116,80,97,121,108,111,97,100,95,51,69,106
.b8 0
.b8 111,112,116,105,120,83,101,116,80,97,121,108,111,97,100,95,51
.b8 0
.b8 17
.b8 166
.b32 1735
.b8 1
.b8 23
.b8 112
.b8 0
.b8 17
.b8 166
.b32 740
.b8 0
.b8 22
.b8 95,90,78,52,50,95,73,78,84,69,82,78,65,76,95,51,48,102,98,50,51,102,51,95,49,49,95,111,112,116,105,120,95,114,116,95,99,117,95,55
.b8 51,48,98,100,101,53,101,49,55,111,112,116,105,120,83,101,116,80,97,121,108,111,97,100,95,52,69,106
.b8 0
.b8 111,112,116,105,120,83,101,116,80,97,121,108,111,97,100,95,52
.b8 0
.b8 17
.b8 171
.b32 1735
.b8 1
.b8 23
.b8 112
.b8 0
.b8 17
.b8 171
.b32 740
.b8 0
.b8 27
.b8 95,90,78,52,50,95,73,78,84,69,82,78,65,76,95,51,48,102,98,50,51,102,51,95,49,49,95,111,112,116,105,120,95,114,116,95,99,117,95,55
.b8 51,48,98,100,101,53,101,49,55,111,112,116,105,120,71,101,116,80,97,121,108,111,97,100,95,53,69,118
.b8 0
.b8 111,112,116,105,120,71,101,116,80,97,121,108,111,97,100,95,53
.b8 0
.b8 17
.b8 90
.b8 1
.b32 740
.b8 1
.b8 28
.b8 29
.b8 114,101,115,117,108,116
.b8 0
.b8 17
.b8 92
.b8 1
.b32 740
.b8 0
.b8 0
.b8 27
.b8 95,90,78,52,50,95,73,78,84,69,82,78,65,76,95,51,48,102,98,50,51,102,51,95,49,49,95,111,112,116,105,120,95,114,116,95,99,117,95,55
.b8 51,48,98,100,101,53,101,49,56,111,112,116,105,120,71,101,116,73,110,115,116,97,110,99,101,73,100,69,118
.b8 0
.b8 111,112,116,105,120,71,101,116,73,110,115,116,97,110,99,101,73,100
.b8 0
.b8 17
.b8 136
.b8 4
.b32 740
.b8 1
.b8 28
.b8 29
.b8 117,48
.b8 0
.b8 17
.b8 138
.b8 4
.b32 740
.b8 0
.b8 0
.b8 22
.b8 95,90,78,52,50,95,73,78,84,69,82,78,65,76,95,51,48,102,98,50,51,102,51,95,49,49,95,111,112,116,105,120,95,114,116,95,99,117,95,55
.b8 51,48,98,100,101,53,101,49,55,111,112,116,105,120,83,101,116,80,97,121,108,111,97,100,95,53,69,106
.b8 0
.b8 111,112,116,105,120,83,101,116,80,97,121,108,111,97,100,95,53
.b8 0
.b8 17
.b8 176
.b32 1735
.b8 1
.b8 23
.b8 112
.b8 0
.b8 17
.b8 176
.b32 740
.b8 0
.b8 30
.b64 $L__func_begin5
.b64 $L__func_end5
.b8 1
.b8 156
.b8 95,90,51,57,115,101,116,95,112,114,101,108,105,109,105,110,97,114,121,95,105,110,116,101,114,115,101,99,116,105,111,110,95,116,111,95,112,97,121,108
.b8 111,97,100,102,82,75,78,53,111,112,116,105,120,53,65,114,114,97,121,73,102,76,109,50,69,69,69,106,106
.b8 0
.b8 115,101,116,95,112,114,101,108,105,109,105,110,97,114,121,95,105,110,116,101,114,115,101,99,116,105,111,110,95,116,111,95,112,97,121,108,111,97,100
.b8 0
.b8 6
.b8 46
.b32 1735
.b8 1
.b8 17
.b8 5
.b8 144
.b8 177
.b8 204
.b8 149
.b8 1
.b8 2
.b8 116
.b8 0
.b8 6
.b8 46
.b32 374
.b8 17
.b8 6
.b8 144
.b8 179
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b8 112,114,105,109,95,117,118
.b8 0
.b8 6
.b8 47
.b32 166507
.b8 17
.b8 5
.b8 144
.b8 177
.b8 228
.b8 149
.b8 1
.b8 2
.b8 112,114,105,109,95,105,110,100,101,120
.b8 0
.b8 6
.b8 48
.b32 740
.b8 17
.b8 5
.b8 144
.b8 178
.b8 228
.b8 149
.b8 1
.b8 2
.b8 115,104,97,112,101,95,114,101,103,105,115,116,114,121,95,105,100
.b8 0
.b8 6
.b8 49
.b32 740
.b8 31
.b32 2900
.b64 $L__tmp12
.b64 $L__tmp13
.b8 6
.b8 50
.b8 32
.b8 5
.b8 144
.b8 180
.b8 228
.b8 149
.b8 1
.b8 2
.b32 2995
.b8 0
.b8 31
.b32 3005
.b64 $L__tmp14
.b64 $L__tmp15
.b8 6
.b8 51
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot5
.b8 35
.b8 8
.b32 3052
.b8 32
.b8 6
.b8 144
.b8 177
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 3062
.b8 0
.b8 31
.b32 3101
.b64 $L__tmp17
.b64 $L__tmp18
.b8 6
.b8 51
.b8 32
.b8 6
.b8 144
.b8 176
.b8 226
.b8 200
.b8 171
.b8 2
.b8 2
.b32 3196
.b8 0
.b8 31
.b32 3005
.b64 $L__tmp19
.b64 $L__tmp20
.b8 6
.b8 52
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot5
.b8 35
.b8 0
.b32 3052
.b8 32
.b8 6
.b8 144
.b8 178
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 3062
.b8 0
.b8 31
.b32 3206
.b64 $L__tmp22
.b64 $L__tmp23
.b8 6
.b8 52
.b8 32
.b8 6
.b8 144
.b8 182
.b8 226
.b8 200
.b8 171
.b8 2
.b8 2
.b32 3301
.b8 0
.b8 31
.b32 3311
.b64 $L__tmp24
.b64 $L__tmp25
.b8 6
.b8 53
.b8 32
.b8 6
.b8 144
.b8 184
.b8 226
.b8 200
.b8 171
.b8 2
.b8 2
.b32 3406
.b8 0
.b8 31
.b32 3416
.b64 $L__tmp26
.b64 $L__tmp27
.b8 6
.b8 54
.b8 32
.b8 6
.b8 144
.b8 176
.b8 228
.b8 200
.b8 171
.b8 2
.b8 2
.b32 3511
.b8 0
.b8 31
.b32 3521
.b64 $L__tmp28
.b64 $L__tmp30
.b8 6
.b8 57
.b8 18
.b64 $L__tmp28
.b64 $L__tmp30
.b8 34
.b8 6
.b8 144
.b8 177
.b8 228
.b8 200
.b8 171
.b8 2
.b8 2
.b32 3618
.b8 0
.b8 0
.b8 31
.b32 3635
.b64 $L__tmp31
.b64 $L__tmp33
.b8 6
.b8 58
.b8 18
.b64 $L__tmp31
.b64 $L__tmp33
.b8 34
.b8 6
.b8 144
.b8 181
.b8 228
.b8 200
.b8 171
.b8 2
.b8 2
.b32 3734
.b8 0
.b8 0
.b8 31
.b32 3747
.b64 $L__tmp34
.b64 $L__tmp35
.b8 6
.b8 58
.b8 32
.b8 6
.b8 144
.b8 183
.b8 228
.b8 200
.b8 171
.b8 2
.b8 2
.b32 3842
.b8 0
.b8 0
.b8 35
.b64 $L__func_begin6
.b64 $L__func_end6
.b8 1
.b8 156
.b32 3005
.b8 32
.b8 6
.b8 144
.b8 177
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 3052
.b8 32
.b8 6
.b8 144
.b8 178
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 3062
.b8 0
.b8 35
.b64 $L__func_begin7
.b64 $L__func_end7
.b8 1
.b8 156
.b32 13979
.b8 32
.b8 5
.b8 144
.b8 184
.b8 204
.b8 149
.b8 1
.b8 2
.b32 14030
.b8 32
.b8 5
.b8 144
.b8 185
.b8 204
.b8 149
.b8 1
.b8 2
.b32 14039
.b8 32
.b8 6
.b8 144
.b8 176
.b8 226
.b8 152
.b8 171
.b8 2
.b8 2
.b32 14048
.b8 32
.b8 6
.b8 144
.b8 177
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 14057
.b8 32
.b8 6
.b8 144
.b8 178
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 14067
.b8 18
.b64 $L__tmp40
.b64 $L__tmp54
.b8 34
.b8 6
.b8 144
.b8 182
.b8 230
.b8 201
.b8 171
.b8 2
.b8 2
.b32 14078
.b8 34
.b8 5
.b8 144
.b8 177
.b8 204
.b8 149
.b8 1
.b8 2
.b32 14097
.b8 34
.b8 6
.b8 144
.b8 185
.b8 226
.b8 152
.b8 171
.b8 2
.b8 2
.b32 14112
.b8 34
.b8 6
.b8 144
.b8 176
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 14124
.b8 34
.b8 6
.b8 144
.b8 177
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 14135
.b8 36
.b32 .debug_loc
.b32 14146
.b8 36
.b32 .debug_loc+63
.b32 14157
.b8 0
.b8 0
.b8 37
.b64 $L__func_begin8
.b64 $L__func_end8
.b8 1
.b8 156
.b8 95,90,83,116,56,99,111,112,121,115,105,103,110,102,102
.b8 0
.b8 99,111,112,121,115,105,103,110
.b8 0
.b8 19
.b8 6
.b8 5
.b32 374
.b8 1
.b8 21
.b8 5
.b8 144
.b8 177
.b8 204
.b8 149
.b8 1
.b8 2
.b8 95,95,120
.b8 0
.b8 19
.b8 6
.b8 5
.b32 374
.b8 21
.b8 5
.b8 144
.b8 178
.b8 204
.b8 149
.b8 1
.b8 2
.b8 95,95,121
.b8 0
.b8 19
.b8 6
.b8 5
.b32 374
.b8 0
.b8 37
.b64 $L__func_begin9
.b64 $L__func_end9
.b8 1
.b8 156
.b8 95,90,83,116,52,115,113,114,116,102
.b8 0
.b8 115,113,114,116
.b8 0
.b8 19
.b8 207
.b8 1
.b32 374
.b8 1
.b8 21
.b8 5
.b8 144
.b8 177
.b8 204
.b8 149
.b8 1
.b8 2
.b8 95,95,120
.b8 0
.b8 19
.b8 207
.b8 1
.b32 374
.b8 0
.b8 35
.b64 $L__func_begin10
.b64 $L__func_end10
.b8 1
.b8 156
.b32 13928
.b8 32
.b8 6
.b8 144
.b8 177
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 13964
.b8 0
.b8 27
.b8 95,90,78,52,50,95,73,78,84,69,82,78,65,76,95,51,48,102,98,50,51,102,51,95,49,49,95,111,112,116,105,120,95,114,116,95,99,117,95,55
.b8 51,48,98,100,101,53,101,50,50,111,112,116,105,120,71,101,116,83,98,116,68,97,116,97,80,111,105,110,116,101,114,69,118
.b8 0
.b8 111,112,116,105,120,71,101,116,83,98,116,68,97,116,97,80,111,105,110,116,101,114
.b8 0
.b8 17
.b8 237
.b8 4
.b32 1556
.b8 1
.b8 28
.b8 29
.b8 112,116,114
.b8 0
.b8 17
.b8 239
.b8 4
.b32 575
.b8 0
.b8 0
.b8 22
.b8 95,90,78,53,111,112,116,105,120,53,82,97,121,51,102,67,49,69,118
.b8 0
.b8 82,97,121,51,102
.b8 0
.b8 10
.b8 15
.b32 1735
.b8 1
.b8 24
.b8 116,104,105,115
.b8 0
.b32 5120
.b8 0
.b8 26
.b32 5125
.b8 14
.b32 15228
.b32 12
.b8 22
.b8 95,90,78,53,111,112,116,105,120,55,103,101,116,95,114,97,121,69,118
.b8 0
.b8 103,101,116,95,114,97,121
.b8 0
.b8 10
.b8 26
.b32 15228
.b8 1
.b8 28
.b8 38
.b8 114,97,121
.b8 0
.b8 10
.b8 27
.b32 15228
.b8 38
.b8 109,105,110,116
.b8 0
.b8 10
.b8 31
.b32 374
.b8 0
.b8 0
.b8 27
.b8 95,90,78,52,50,95,73,78,84,69,82,78,65,76,95,51,48,102,98,50,51,102,51,95,49,49,95,111,112,116,105,120,95,114,116,95,99,117,95,55
.b8 51,48,98,100,101,53,101,50,50,111,112,116,105,120,71,101,116,87,111,114,108,100,82,97,121,79,114,105,103,105,110,69,118
.b8 0
.b8 111,112,116,105,120,71,101,116,87,111,114,108,100,82,97,121,79,114,105,103,105,110
.b8 0
.b8 17
.b8 35
.b8 2
.b32 450
.b8 1
.b8 28
.b8 29
.b8 102,48
.b8 0
.b8 17
.b8 37
.b8 2
.b32 374
.b8 29
.b8 102,49
.b8 0
.b8 17
.b8 37
.b8 2
.b32 374
.b8 29
.b8 102,50
.b8 0
.b8 17
.b8 37
.b8 2
.b32 374
.b8 0
.b8 0
.b8 27
.b8 95,90,78,52,50,95,73,78,84,69,82,78,65,76,95,51,48,102,98,50,51,102,51,95,49,49,95,111,112,116,105,120,95,114,116,95,99,117,95,55
.b8 51,48,98,100,101,53,101,50,53,111,112,116,105,120,71,101,116,84,114,97,110,115,102,111,114,109,76,105,115,116,83,105,122,101,69,118
.b8 0
.b8 111,112,116,105,120,71,101,116,84,114,97,110,115,102,111,114,109,76,105,115,116,83,105,122,101
.b8 0
.b8 17
.b8 108
.b8 3
.b32 740
.b8 1
.b8 28
.b8 29
.b8 117,48
.b8 0
.b8 17
.b8 110
.b8 3
.b32 740
.b8 0
.b8 0
.b8 27
.b8 95,90,78,52,50,95,73,78,84,69,82,78,65,76,95,51,48,102,98,50,51,102,51,95,49,49,95,111,112,116,105,120,95,114,116,95,99,117,95,55
.b8 51,48,98,100,101,53,101,52,49,111,112,116,105,120,84,114,97,110,115,102,111,114,109,80,111,105,110,116,70,114,111,109,87,111,114,108,100,84,111,79
.b8 98,106,101,99,116,83,112,97,99,101,69,54,102,108,111,97,116,51
.b8 0
.b8 111,112,116,105,120,84,114,97,110,115,102,111,114,109,80,111,105,110,116,70,114,111,109,87,111,114,108,100,84,111,79,98,106,101,99,116,83,112,97,99
.b8 101
.b8 0
.b8 17
.b8 48
.b8 3
.b32 450
.b8 1
.b8 39
.b8 112,111,105,110,116
.b8 0
.b8 17
.b8 48
.b8 3
.b32 450
.b8 28
.b8 29
.b8 109,48
.b8 0
.b8 17
.b8 53
.b8 3
.b32 530
.b8 29
.b8 109,49
.b8 0
.b8 17
.b8 53
.b8 3
.b32 530
.b8 29
.b8 109,50
.b8 0
.b8 17
.b8 53
.b8 3
.b32 530
.b8 0
.b8 0
.b8 27
.b8 95,90,78,52,50,95,73,78,84,69,82,78,65,76,95,51,48,102,98,50,51,102,51,95,49,49,95,111,112,116,105,120,95,114,116,95,99,117,95,55
.b8 51,48,98,100,101,53,101,49,48,111,112,116,105,120,95,105,109,112,108,51,54,111,112,116,105,120,71,101,116,87,111,114,108,100,84,111,79,98,106,101
.b8 99,116,84,114,97,110,115,102,111,114,109,77,97,116,114,105,120,69,82,54,102,108,111,97,116,52,83,50,95,83,50,95
.b8 0
.b8 111,112,116,105,120,71,101,116,87,111,114,108,100,84,111,79,98,106,101,99,116,84,114,97,110,115,102,111,114,109,77,97,116,114,105,120
.b8 0
.b8 20
.b8 74
.b8 1
.b32 1735
.b8 1
.b8 39
.b8 109,48
.b8 0
.b8 20
.b8 74
.b8 1
.b32 5994
.b8 39
.b8 109,49
.b8 0
.b8 20
.b8 74
.b8 1
.b32 5994
.b8 39
.b8 109,50
.b8 0
.b8 20
.b8 74
.b8 1
.b32 5994
.b8 28
.b8 29
.b8 115,105,122,101
.b8 0
.b8 20
.b8 76
.b8 1
.b32 5999
.b8 29
.b8 116,105,109,101
.b8 0
.b8 20
.b8 77
.b8 1
.b32 6004
.b8 28
.b8 29
.b8 105
.b8 0
.b8 20
.b8 80
.b8 1
.b32 740
.b8 28
.b8 29
.b8 116,114,102,48
.b8 0
.b8 20
.b8 84
.b8 1
.b32 530
.b8 29
.b8 116,114,102,49
.b8 0
.b8 20
.b8 84
.b8 1
.b32 530
.b8 29
.b8 116,114,102,50
.b8 0
.b8 20
.b8 84
.b8 1
.b32 530
.b8 29
.b8 104,97,110,100,108,101
.b8 0
.b8 20
.b8 82
.b8 1
.b32 545
.b8 28
.b8 29
.b8 116,109,112,48
.b8 0
.b8 20
.b8 96
.b8 1
.b32 530
.b8 29
.b8 116,109,112,49
.b8 0
.b8 20
.b8 96
.b8 1
.b32 530
.b8 29
.b8 116,109,112,50
.b8 0
.b8 20
.b8 96
.b8 1
.b32 530
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 25
.b32 530
.b8 26
.b32 740
.b8 26
.b32 374
.b8 27
.b8 95,90,78,52,50,95,73,78,84,69,82,78,65,76,95,51,48,102,98,50,51,102,51,95,49,49,95,111,112,116,105,120,95,114,116,95,99,117,95,55
.b8 51,48,98,100,101,53,101,49,53,111,112,116,105,120,71,101,116,82,97,121,84,105,109,101,69,118
.b8 0
.b8 111,112,116,105,120,71,101,116,82,97,121,84,105,109,101
.b8 0
.b8 17
.b8 85
.b8 2
.b32 374
.b8 1
.b8 28
.b8 29
.b8 102,48
.b8 0
.b8 17
.b8 87
.b8 2
.b32 374
.b8 0
.b8 0
.b8 27
.b8 95,90,78,52,50,95,73,78,84,69,82,78,65,76,95,51,48,102,98,50,51,102,51,95,49,49,95,111,112,116,105,120,95,114,116,95,99,117,95,55
.b8 51,48,98,100,101,53,101,50,55,111,112,116,105,120,71,101,116,84,114,97,110,115,102,111,114,109,76,105,115,116,72,97,110,100,108,101,69,106
.b8 0
.b8 111,112,116,105,120,71,101,116,84,114,97,110,115,102,111,114,109,76,105,115,116,72,97,110,100,108,101
.b8 0
.b8 17
.b8 115
.b8 3
.b32 545
.b8 1
.b8 39
.b8 105,110,100,101,120
.b8 0
.b8 17
.b8 115
.b8 3
.b32 740
.b8 28
.b8 29
.b8 117,48
.b8 0
.b8 17
.b8 117
.b8 3
.b32 575
.b8 0
.b8 0
.b8 27
.b8 95,90,78,52,50,95,73,78,84,69,82,78,65,76,95,51,48,102,98,50,51,102,51,95,49,49,95,111,112,116,105,120,95,114,116,95,99,117,95,55
.b8 51,48,98,100,101,53,101,51,49,111,112,116,105,120,71,101,116,84,114,97,110,115,102,111,114,109,84,121,112,101,70,114,111,109,72,97,110,100,108,101
.b8 69,121
.b8 0
.b8 111,112,116,105,120,71,101,116,84,114,97,110,115,102,111,114,109,84,121,112,101,70,114,111,109,72,97,110,100,108,101
.b8 0
.b8 17
.b8 122
.b8 3
.b32 597
.b8 1
.b8 39
.b8 104,97,110,100,108,101
.b8 0
.b8 17
.b8 122
.b8 3
.b32 545
.b8 28
.b8 29
.b8 105,48
.b8 0
.b8 17
.b8 124
.b8 3
.b32 6412
.b8 0
.b8 0
.b8 6
.b8 105,110,116
.b8 0
.b8 5
.b8 4
.b8 27
.b8 95,90,78,52,50,95,73,78,84,69,82,78,65,76,95,51,48,102,98,50,51,102,51,95,49,49,95,111,112,116,105,120,95,114,116,95,99,117,95,55
.b8 51,48,98,100,101,53,101,49,48,111,112,116,105,120,95,105,109,112,108,52,52,111,112,116,105,120,71,101,116,73,110,116,101,114,112,111,108,97,116,101
.b8 100,84,114,97,110,115,102,111,114,109,97,116,105,111,110,70,114,111,109,72,97,110,100,108,101,69,82,54,102,108,111,97,116,52,83,50,95,83,50,95
.b8 121,102,98
.b8 0
.b8 111,112,116,105,120,71,101,116,73,110,116,101,114,112,111,108,97,116,101,100,84,114,97,110,115,102,111,114,109,97,116,105,111,110,70,114,111,109,72,97
.b8 110,100,108,101
.b8 0
.b8 20
.b8 21
.b8 1
.b32 1735
.b8 1
.b8 39
.b8 116,114,102,48
.b8 0
.b8 20
.b8 21
.b8 1
.b32 5994
.b8 39
.b8 116,114,102,49
.b8 0
.b8 20
.b8 22
.b8 1
.b32 5994
.b8 39
.b8 116,114,102,50
.b8 0
.b8 20
.b8 23
.b8 1
.b32 5994
.b8 39
.b8 104,97,110,100,108,101
.b8 0
.b8 20
.b8 24
.b8 1
.b32 6792
.b8 39
.b8 116,105,109,101
.b8 0
.b8 20
.b8 25
.b8 1
.b32 6004
.b8 39
.b8 111,98,106,101,99,116,84,111,87,111,114,108,100
.b8 0
.b8 20
.b8 26
.b8 1
.b32 6797
.b8 28
.b8 29
.b8 116,121,112,101
.b8 0
.b8 20
.b8 28
.b8 1
.b32 6810
.b8 28
.b8 29
.b8 116,114,97,110,115,102,111,114,109,68,97,116,97
.b8 0
.b8 20
.b8 34
.b8 1
.b32 6815
.b8 0
.b8 28
.b8 29
.b8 116,114,97,110,115,102,111,114,109,68,97,116,97
.b8 0
.b8 20
.b8 39
.b8 1
.b32 6829
.b8 0
.b8 28
.b8 29
.b8 116,114,97,110,115,102,111,114,109
.b8 0
.b8 20
.b8 48
.b8 1
.b32 6843
.b8 28
.b8 29
.b8 116,114,97,118,101,114,115,97,98,108,101
.b8 0
.b8 20
.b8 57
.b8 1
.b32 6857
.b8 0
.b8 0
.b8 0
.b8 0
.b8 26
.b32 545
.b8 26
.b32 6802
.b8 6
.b8 98,111,111,108
.b8 0
.b8 2
.b8 1
.b8 26
.b32 597
.b8 14
.b32 6824
.b32 12
.b8 26
.b32 1521
.b8 14
.b32 6838
.b32 12
.b8 26
.b32 1360
.b8 14
.b32 6852
.b32 12
.b8 26
.b32 530
.b8 14
.b32 6866
.b32 12
.b8 26
.b32 791
.b8 27
.b8 95,90,78,52,50,95,73,78,84,69,82,78,65,76,95,51,48,102,98,50,51,102,51,95,49,49,95,111,112,116,105,120,95,114,116,95,99,117,95,55
.b8 51,48,98,100,101,53,101,51,57,111,112,116,105,120,71,101,116,77,97,116,114,105,120,77,111,116,105,111,110,84,114,97,110,115,102,111,114,109,70,114
.b8 111,109,72,97,110,100,108,101,69,121
.b8 0
.b8 111,112,116,105,120,71,101,116,77,97,116,114,105,120,77,111,116,105,111,110,84,114,97,110,115,102,111,114,109,70,114,111,109,72,97,110,100,108,101
.b8 0
.b8 17
.b8 143
.b8 3
.b32 6815
.b8 1
.b8 39
.b8 104,97,110,100,108,101
.b8 0
.b8 17
.b8 143
.b8 3
.b32 545
.b8 28
.b8 29
.b8 112,116,114
.b8 0
.b8 17
.b8 145
.b8 3
.b32 575
.b8 0
.b8 0
.b8 22
.b8 95,90,78,52,50,95,73,78,84,69,82,78,65,76,95,51,48,102,98,50,51,102,51,95,49,49,95,111,112,116,105,120,95,114,116,95,99,117,95,55
.b8 51,48,98,100,101,53,101,49,48,111,112,116,105,120,95,105,109,112,108,51,52,111,112,116,105,120,71,101,116,73,110,116,101,114,112,111,108,97,116,101
.b8 100,84,114,97,110,115,102,111,114,109,97,116,105,111,110,69,82,54,102,108,111,97,116,52,83,50,95,83,50,95,80,75,50,54,79,112,116,105,120,77
.b8 97,116,114,105,120,77,111,116,105,111,110,84,114,97,110,115,102,111,114,109,102
.b8 0
.b8 111,112,116,105,120,71,101,116,73,110,116,101,114,112,111,108,97,116,101,100,84,114,97,110,115,102,111,114,109,97,116,105,111,110
.b8 0
.b8 20
.b8 232
.b32 1735
.b8 1
.b8 23
.b8 116,114,102,48
.b8 0
.b8 20
.b8 232
.b32 5994
.b8 23
.b8 116,114,102,49
.b8 0
.b8 20
.b8 233
.b32 5994
.b8 23
.b8 116,114,102,50
.b8 0
.b8 20
.b8 234
.b32 5994
.b8 23
.b8 116,114,97,110,115,102,111,114,109,68,97,116,97
.b8 0
.b8 20
.b8 235
.b32 6815
.b8 23
.b8 116,105,109,101
.b8 0
.b8 20
.b8 236
.b32 6004
.b8 28
.b8 38
.b8 107,101,121,84,105,109,101
.b8 0
.b8 20
.b8 239
.b32 374
.b8 38
.b8 107,101,121
.b8 0
.b8 20
.b8 240
.b32 6412
.b8 38
.b8 116,114,97,110,115,102,111,114,109
.b8 0
.b8 20
.b8 244
.b32 6843
.b8 0
.b8 0
.b8 22
.b8 95,90,78,52,50,95,73,78,84,69,82,78,65,76,95,51,48,102,98,50,51,102,51,95,49,49,95,111,112,116,105,120,95,114,116,95,99,117,95,55
.b8 51,48,98,100,101,53,101,49,48,111,112,116,105,120,95,105,109,112,108,50,52,111,112,116,105,120,76,111,97,100,82,101,97,100,79,110,108,121,65,108
.b8 105,103,110,49,54,73,50,54,79,112,116,105,120,77,97,116,114,105,120,77,111,116,105,111,110,84,114,97,110,115,102,111,114,109,69,69,84,95,80,75
.b8 83,51,95
.b8 0
.b8 111,112,116,105,120,76,111,97,100,82,101,97,100,79,110,108,121,65,108,105,103,110,49,54,60,79,112,116,105,120,77,97,116,114,105,120,77,111,116,105
.b8 111,110,84,114,97,110,115,102,111,114,109,62
.b8 0
.b8 20
.b8 60
.b32 1521
.b8 1
.b8 23
.b8 112,116,114
.b8 0
.b8 20
.b8 60
.b32 6815
.b8 28
.b8 38
.b8 118
.b8 0
.b8 20
.b8 62
.b32 1521
.b8 28
.b8 38
.b8 111,102,115
.b8 0
.b8 20
.b8 63
.b32 6412
.b8 0
.b8 0
.b8 0
.b8 22
.b8 95,90,78,52,50,95,73,78,84,69,82,78,65,76,95,51,48,102,98,50,51,102,51,95,49,49,95,111,112,116,105,120,95,114,116,95,99,117,95,55
.b8 51,48,98,100,101,53,101,49,48,111,112,116,105,120,95,105,109,112,108,56,111,112,116,105,120,76,100,103,69,121
.b8 0
.b8 111,112,116,105,120,76,100,103
.b8 0
.b8 20
.b8 48
.b32 2073
.b8 1
.b8 23
.b8 97,100,100,114
.b8 0
.b8 20
.b8 48
.b32 575
.b8 28
.b8 38
.b8 114,101,116
.b8 0
.b8 20
.b8 52
.b32 2073
.b8 38
.b8 112,116,114
.b8 0
.b8 20
.b8 50
.b32 7687
.b8 0
.b8 0
.b8 14
.b32 7696
.b32 12
.b8 26
.b32 2073
.b8 22
.b8 95,90,78,52,50,95,73,78,84,69,82,78,65,76,95,51,48,102,98,50,51,102,51,95,49,49,95,111,112,116,105,120,95,114,116,95,99,117,95,55
.b8 51,48,98,100,101,53,101,49,48,111,112,116,105,120,95,105,109,112,108,50,49,111,112,116,105,120,82,101,115,111,108,118,101,77,111,116,105,111,110,75
.b8 101,121,69,82,102,82,105,82,75,49,56,79,112,116,105,120,77,111,116,105,111,110,79,112,116,105,111,110,115,102
.b8 0
.b8 111,112,116,105,120,82,101,115,111,108,118,101,77,111,116,105,111,110,75,101,121
.b8 0
.b8 20
.b8 215
.b32 1735
.b8 1
.b8 23
.b8 108,111,99,97,108,116
.b8 0
.b8 20
.b8 215
.b32 7978
.b8 23
.b8 107,101,121
.b8 0
.b8 20
.b8 215
.b32 7983
.b8 23
.b8 111,112,116,105,111,110,115
.b8 0
.b8 20
.b8 215
.b32 7988
.b8 23
.b8 103,108,111,98,97,108,116
.b8 0
.b8 20
.b8 215
.b32 6004
.b8 28
.b8 38
.b8 116,105,109,101,66,101,103,105,110
.b8 0
.b8 20
.b8 217
.b32 6004
.b8 38
.b8 116,105,109,101,69,110,100
.b8 0
.b8 20
.b8 218
.b32 6004
.b8 38
.b8 110,117,109,73,110,116,101,114,118,97,108,115
.b8 0
.b8 20
.b8 219
.b32 6004
.b8 38
.b8 116,105,109,101
.b8 0
.b8 20
.b8 224
.b32 6004
.b8 38
.b8 102,108,116,75,101,121
.b8 0
.b8 20
.b8 225
.b32 6004
.b8 0
.b8 0
.b8 25
.b32 374
.b8 25
.b32 6412
.b8 25
.b32 7993
.b8 26
.b32 1270
.b8 22
.b8 95,90,78,52,50,95,73,78,84,69,82,78,65,76,95,51,48,102,98,50,51,102,51,95,49,49,95,111,112,116,105,120,95,114,116,95,99,117,95,55
.b8 51,48,98,100,101,53,101,49,48,111,112,116,105,120,95,105,109,112,108,51,48,111,112,116,105,120,76,111,97,100,73,110,116,101,114,112,111,108,97,116
.b8 101,100,77,97,116,114,105,120,75,101,121,69,82,54,102,108,111,97,116,52,83,50,95,83,50,95,80,75,83,49,95,102
.b8 0
.b8 111,112,116,105,120,76,111,97,100,73,110,116,101,114,112,111,108,97,116,101,100,77,97,116,114,105,120,75,101,121
.b8 0
.b8 20
.b8 170
.b32 1735
.b8 1
.b8 23
.b8 109,48
.b8 0
.b8 20
.b8 170
.b32 5994
.b8 23
.b8 109,49
.b8 0
.b8 20
.b8 170
.b32 5994
.b8 23
.b8 109,50
.b8 0
.b8 20
.b8 170
.b32 5994
.b8 23
.b8 109,97,116,114,105,120
.b8 0
.b8 20
.b8 170
.b32 6843
.b8 23
.b8 116,49
.b8 0
.b8 20
.b8 170
.b32 6004
.b8 28
.b8 38
.b8 116,48
.b8 0
.b8 20
.b8 179
.b32 6004
.b8 0
.b8 0
.b8 22
.b8 95,90,78,52,50,95,73,78,84,69,82,78,65,76,95,51,48,102,98,50,51,102,51,95,49,49,95,111,112,116,105,120,95,114,116,95,99,117,95,55
.b8 51,48,98,100,101,53,101,49,48,111,112,116,105,120,95,105,109,112,108,50,52,111,112,116,105,120,76,111,97,100,82,101,97,100,79,110,108,121,65,108
.b8 105,103,110,49,54,73,54,102,108,111,97,116,52,69,69,84,95,80,75,83,51,95
.b8 0
.b8 111,112,116,105,120,76,111,97,100,82,101,97,100,79,110,108,121,65,108,105,103,110,49,54,60,102,108,111,97,116,52,62
.b8 0
.b8 20
.b8 60
.b32 530
.b8 1
.b8 23
.b8 112,116,114
.b8 0
.b8 20
.b8 60
.b32 6843
.b8 28
.b8 38
.b8 118
.b8 0
.b8 20
.b8 62
.b32 530
.b8 28
.b8 38
.b8 111,102,115
.b8 0
.b8 20
.b8 63
.b32 6412
.b8 0
.b8 0
.b8 0
.b8 22
.b8 95,90,78,52,50,95,73,78,84,69,82,78,65,76,95,51,48,102,98,50,51,102,51,95,49,49,95,111,112,116,105,120,95,114,116,95,99,117,95,55
.b8 51,48,98,100,101,53,101,49,48,111,112,116,105,120,95,105,109,112,108,49,52,111,112,116,105,120,77,117,108,70,108,111,97,116,52,69,82,75,54,102
.b8 108,111,97,116,52,102
.b8 0
.b8 111,112,116,105,120,77,117,108,70,108,111,97,116,52
.b8 0
.b8 20
.b8 43
.b32 530
.b8 1
.b8 23
.b8 97
.b8 0
.b8 20
.b8 43
.b32 8526
.b8 23
.b8 98
.b8 0
.b8 20
.b8 43
.b32 374
.b8 0
.b8 25
.b32 6852
.b8 22
.b8 95,90,78,52,50,95,73,78,84,69,82,78,65,76,95,51,48,102,98,50,51,102,51,95,49,49,95,111,112,116,105,120,95,114,116,95,99,117,95,55
.b8 51,48,98,100,101,53,101,49,48,111,112,116,105,120,95,105,109,112,108,49,52,111,112,116,105,120,65,100,100,70,108,111,97,116,52,69,82,75,54,102
.b8 108,111,97,116,52,83,51,95
.b8 0
.b8 111,112,116,105,120,65,100,100,70,108,111,97,116,52
.b8 0
.b8 20
.b8 38
.b32 530
.b8 1
.b8 23
.b8 97
.b8 0
.b8 20
.b8 38
.b32 8526
.b8 23
.b8 98
.b8 0
.b8 20
.b8 38
.b32 8526
.b8 0
.b8 27
.b8 95,90,78,52,50,95,73,78,84,69,82,78,65,76,95,51,48,102,98,50,51,102,51,95,49,49,95,111,112,116,105,120,95,114,116,95,99,117,95,55
.b8 51,48,98,100,101,53,101,51,54,111,112,116,105,120,71,101,116,83,82,84,77,111,116,105,111,110,84,114,97,110,115,102,111,114,109,70,114,111,109,72
.b8 97,110,100,108,101,69,121
.b8 0
.b8 111,112,116,105,120,71,101,116,83,82,84,77,111,116,105,111,110,84,114,97,110,115,102,111,114,109,70,114,111,109,72,97,110,100,108,101
.b8 0
.b8 17
.b8 136
.b8 3
.b32 6829
.b8 1
.b8 39
.b8 104,97,110,100,108,101
.b8 0
.b8 17
.b8 136
.b8 3
.b32 545
.b8 28
.b8 29
.b8 112,116,114
.b8 0
.b8 17
.b8 138
.b8 3
.b32 575
.b8 0
.b8 0
.b8 22
.b8 95,90,78,52,50,95,73,78,84,69,82,78,65,76,95,51,48,102,98,50,51,102,51,95,49,49,95,111,112,116,105,120,95,114,116,95,99,117,95,55
.b8 51,48,98,100,101,53,101,49,48,111,112,116,105,120,95,105,109,112,108,51,52,111,112,116,105,120,71,101,116,73,110,116,101,114,112,111,108,97,116,101
.b8 100,84,114,97,110,115,102,111,114,109,97,116,105,111,110,69,82,54,102,108,111,97,116,52,83,50,95,83,50,95,80,75,50,51,79,112,116,105,120,83
.b8 82,84,77,111,116,105,111,110,84,114,97,110,115,102,111,114,109,102
.b8 0
.b8 111,112,116,105,120,71,101,116,73,110,116,101,114,112,111,108,97,116,101,100,84,114,97,110,115,102,111,114,109,97,116,105,111,110
.b8 0
.b8 20
.b8 251
.b32 1735
.b8 1
.b8 23
.b8 116,114,102,48
.b8 0
.b8 20
.b8 251
.b32 5994
.b8 23
.b8 116,114,102,49
.b8 0
.b8 20
.b8 252
.b32 5994
.b8 23
.b8 116,114,102,50
.b8 0
.b8 20
.b8 253
.b32 5994
.b8 23
.b8 116,114,97,110,115,102,111,114,109,68,97,116,97
.b8 0
.b8 20
.b8 254
.b32 6829
.b8 23
.b8 116,105,109,101
.b8 0
.b8 20
.b8 255
.b32 6004
.b8 28
.b8 29
.b8 107,101,121,84,105,109,101
.b8 0
.b8 20
.b8 2
.b8 1
.b32 374
.b8 29
.b8 107,101,121
.b8 0
.b8 20
.b8 3
.b8 1
.b32 6412
.b8 29
.b8 115,114,116
.b8 0
.b8 20
.b8 13
.b8 1
.b32 1339
.b8 29
.b8 100,97,116,97
.b8 0
.b8 20
.b8 10
.b8 1
.b32 9149
.b8 29
.b8 100,97,116,97,80,116,114
.b8 0
.b8 20
.b8 7
.b8 1
.b32 6843
.b8 0
.b8 0
.b8 9
.b32 530
.b8 10
.b32 756
.b8 4
.b8 0
.b8 22
.b8 95,90,78,52,50,95,73,78,84,69,82,78,65,76,95,51,48,102,98,50,51,102,51,95,49,49,95,111,112,116,105,120,95,114,116,95,99,117,95,55
.b8 51,48,98,100,101,53,101,49,48,111,112,116,105,120,95,105,109,112,108,50,52,111,112,116,105,120,76,111,97,100,82,101,97,100,79,110,108,121,65,108
.b8 105,103,110,49,54,73,50,51,79,112,116,105,120,83,82,84,77,111,116,105,111,110,84,114,97,110,115,102,111,114,109,69,69,84,95,80,75,83,51,95
.b8 0
.b8 111,112,116,105,120,76,111,97,100,82,101,97,100,79,110,108,121,65,108,105,103,110,49,54,60,79,112,116,105,120,83,82,84,77,111,116,105,111,110,84
.b8 114,97,110,115,102,111,114,109,62
.b8 0
.b8 20
.b8 60
.b32 1360
.b8 1
.b8 23
.b8 112,116,114
.b8 0
.b8 20
.b8 60
.b32 6829
.b8 28
.b8 38
.b8 118
.b8 0
.b8 20
.b8 62
.b32 1360
.b8 28
.b8 38
.b8 111,102,115
.b8 0
.b8 20
.b8 63
.b32 6412
.b8 0
.b8 0
.b8 0
.b8 22
.b8 95,90,78,52,50,95,73,78,84,69,82,78,65,76,95,51,48,102,98,50,51,102,51,95,49,49,95,111,112,116,105,120,95,114,116,95,99,117,95,55
.b8 51,48,98,100,101,53,101,49,48,111,112,116,105,120,95,105,109,112,108,50,55,111,112,116,105,120,76,111,97,100,73,110,116,101,114,112,111,108,97,116
.b8 101,100,83,114,116,75,101,121,69,82,54,102,108,111,97,116,52,83,50,95,83,50,95,83,50,95,80,75,83,49,95,102
.b8 0
.b8 111,112,116,105,120,76,111,97,100,73,110,116,101,114,112,111,108,97,116,101,100,83,114,116,75,101,121
.b8 0
.b8 20
.b8 186
.b32 1735
.b8 1
.b8 23
.b8 115,114,116,48
.b8 0
.b8 20
.b8 186
.b32 5994
.b8 23
.b8 115,114,116,49
.b8 0
.b8 20
.b8 187
.b32 5994
.b8 23
.b8 115,114,116,50
.b8 0
.b8 20
.b8 188
.b32 5994
.b8 23
.b8 115,114,116,51
.b8 0
.b8 20
.b8 189
.b32 5994
.b8 23
.b8 115,114,116
.b8 0
.b8 20
.b8 190
.b32 6843
.b8 23
.b8 116,49
.b8 0
.b8 20
.b8 191
.b32 6004
.b8 28
.b8 38
.b8 116,48
.b8 0
.b8 20
.b8 201
.b32 6004
.b8 38
.b8 105,110,118,95,108,101,110,103,116,104
.b8 0
.b8 20
.b8 207
.b32 374
.b8 0
.b8 0
.b8 22
.b8 95,90,78,52,50,95,73,78,84,69,82,78,65,76,95,51,48,102,98,50,51,102,51,95,49,49,95,111,112,116,105,120,95,114,116,95,99,117,95,55
.b8 51,48,98,100,101,53,101,49,48,111,112,116,105,120,95,105,109,112,108,50,49,111,112,116,105,120,71,101,116,77,97,116,114,105,120,70,114,111,109,83
.b8 114,116,69,82,54,102,108,111,97,116,52,83,50,95,83,50,95,82,75,49,50,79,112,116,105,120,83,82,84,68,97,116,97
.b8 0
.b8 111,112,116,105,120,71,101,116,77,97,116,114,105,120,70,114,111,109,83,114,116
.b8 0
.b8 20
.b8 82
.b32 1735
.b8 1
.b8 23
.b8 109,48
.b8 0
.b8 20
.b8 82
.b32 5994
.b8 23
.b8 109,49
.b8 0
.b8 20
.b8 82
.b32 5994
.b8 23
.b8 109,50
.b8 0
.b8 20
.b8 82
.b32 5994
.b8 23
.b8 115,114,116
.b8 0
.b8 20
.b8 82
.b32 9951
.b8 28
.b8 38
.b8 113
.b8 0
.b8 20
.b8 84
.b32 6852
.b8 38
.b8 110,113
.b8 0
.b8 20
.b8 88
.b32 6852
.b8 38
.b8 105,110,118,95,115,113,108
.b8 0
.b8 20
.b8 87
.b32 6004
.b8 38
.b8 115,113,119
.b8 0
.b8 20
.b8 90
.b32 6004
.b8 38
.b8 115,113,120
.b8 0
.b8 20
.b8 91
.b32 6004
.b8 38
.b8 115,113,121
.b8 0
.b8 20
.b8 92
.b32 6004
.b8 38
.b8 115,113,122
.b8 0
.b8 20
.b8 93
.b32 6004
.b8 38
.b8 120,121
.b8 0
.b8 20
.b8 95
.b32 6004
.b8 38
.b8 122,119
.b8 0
.b8 20
.b8 96
.b32 6004
.b8 38
.b8 120,122
.b8 0
.b8 20
.b8 97
.b32 6004
.b8 38
.b8 121,119
.b8 0
.b8 20
.b8 98
.b32 6004
.b8 38
.b8 121,122
.b8 0
.b8 20
.b8 99
.b32 6004
.b8 38
.b8 120,119
.b8 0
.b8 20
.b8 100
.b32 6004
.b8 0
.b8 0
.b8 25
.b32 9956
.b8 26
.b32 1339
.b8 22
.b8 95,90,78,52,50,95,73,78,84,69,82,78,65,76,95,51,48,102,98,50,51,102,51,95,49,49,95,111,112,116,105,120,95,114,116,95,99,117,95,55
.b8 51,48,98,100,101,53,101,49,48,111,112,116,105,120,95,105,109,112,108,49,55,111,112,116,105,120,73,110,118,101,114,116,77,97,116,114,105,120,69,82
.b8 54,102,108,111,97,116,52,83,50,95,83,50,95
.b8 0
.b8 111,112,116,105,120,73,110,118,101,114,116,77,97,116,114,105,120
.b8 0
.b8 20
.b8 132
.b32 1735
.b8 1
.b8 23
.b8 109,48
.b8 0
.b8 20
.b8 132
.b32 5994
.b8 23
.b8 109,49
.b8 0
.b8 20
.b8 132
.b32 5994
.b8 23
.b8 109,50
.b8 0
.b8 20
.b8 132
.b32 5994
.b8 28
.b8 38
.b8 105,110,118,51
.b8 0
.b8 20
.b8 139
.b32 10163
.b8 38
.b8 98
.b8 0
.b8 20
.b8 152
.b32 10181
.b8 38
.b8 100,101,116,51
.b8 0
.b8 20
.b8 134
.b32 6004
.b8 38
.b8 105,110,118,95,100,101,116,51
.b8 0
.b8 20
.b8 137
.b32 6004
.b8 0
.b8 0
.b8 9
.b32 374
.b8 10
.b32 756
.b8 3
.b8 10
.b32 756
.b8 3
.b8 0
.b8 9
.b32 6004
.b8 10
.b32 756
.b8 3
.b8 0
.b8 27
.b8 95,90,78,52,50,95,73,78,84,69,82,78,65,76,95,51,48,102,98,50,51,102,51,95,49,49,95,111,112,116,105,120,95,114,116,95,99,117,95,55
.b8 51,48,98,100,101,53,101,51,53,111,112,116,105,120,71,101,116,73,110,115,116,97,110,99,101,84,114,97,110,115,102,111,114,109,70,114,111,109,72,97
.b8 110,100,108,101,69,121
.b8 0
.b8 111,112,116,105,120,71,101,116,73,110,115,116,97,110,99,101,84,114,97,110,115,102,111,114,109,70,114,111,109,72,97,110,100,108,101
.b8 0
.b8 17
.b8 164
.b8 3
.b32 6843
.b8 1
.b8 39
.b8 104,97,110,100,108,101
.b8 0
.b8 17
.b8 164
.b8 3
.b32 545
.b8 28
.b8 29
.b8 112,116,114
.b8 0
.b8 17
.b8 166
.b8 3
.b32 575
.b8 0
.b8 0
.b8 27
.b8 95,90,78,52,50,95,73,78,84,69,82,78,65,76,95,51,48,102,98,50,51,102,51,95,49,49,95,111,112,116,105,120,95,114,116,95,99,117,95,55
.b8 51,48,98,100,101,53,101,52,50,111,112,116,105,120,71,101,116,73,110,115,116,97,110,99,101,73,110,118,101,114,115,101,84,114,97,110,115,102,111,114
.b8 109,70,114,111,109,72,97,110,100,108,101,69,121
.b8 0
.b8 111,112,116,105,120,71,101,116,73,110,115,116,97,110,99,101,73,110,118,101,114,115,101,84,114,97,110,115,102,111,114,109,70,114,111,109,72,97,110,100
.b8 108,101
.b8 0
.b8 17
.b8 171
.b8 3
.b32 6843
.b8 1
.b8 39
.b8 104,97,110,100,108,101
.b8 0
.b8 17
.b8 171
.b8 3
.b32 545
.b8 28
.b8 29
.b8 112,116,114
.b8 0
.b8 17
.b8 173
.b8 3
.b32 575
.b8 0
.b8 0
.b8 27
.b8 95,90,78,52,50,95,73,78,84,69,82,78,65,76,95,51,48,102,98,50,51,102,51,95,49,49,95,111,112,116,105,120,95,114,116,95,99,117,95,55
.b8 51,48,98,100,101,53,101,51,51,111,112,116,105,120,71,101,116,83,116,97,116,105,99,84,114,97,110,115,102,111,114,109,70,114,111,109,72,97,110,100
.b8 108,101,69,121
.b8 0
.b8 111,112,116,105,120,71,101,116,83,116,97,116,105,99,84,114,97,110,115,102,111,114,109,70,114,111,109,72,97,110,100,108,101
.b8 0
.b8 17
.b8 129
.b8 3
.b32 6857
.b8 1
.b8 39
.b8 104,97,110,100,108,101
.b8 0
.b8 17
.b8 129
.b8 3
.b32 545
.b8 28
.b8 29
.b8 112,116,114
.b8 0
.b8 17
.b8 131
.b8 3
.b32 575
.b8 0
.b8 0
.b8 22
.b8 95,90,78,52,50,95,73,78,84,69,82,78,65,76,95,51,48,102,98,50,51,102,51,95,49,49,95,111,112,116,105,120,95,114,116,95,99,117,95,55
.b8 51,48,98,100,101,53,101,49,48,111,112,116,105,120,95,105,109,112,108,50,50,111,112,116,105,120,77,117,108,116,105,112,108,121,82,111,119,77,97,116
.b8 114,105,120,69,54,102,108,111,97,116,52,83,49,95,83,49,95,83,49,95
.b8 0
.b8 111,112,116,105,120,77,117,108,116,105,112,108,121,82,111,119,77,97,116,114,105,120
.b8 0
.b8 20
.b8 69
.b32 530
.b8 1
.b8 23
.b8 118,101,99
.b8 0
.b8 20
.b8 69
.b32 6852
.b8 23
.b8 109,48
.b8 0
.b8 20
.b8 69
.b32 6852
.b8 23
.b8 109,49
.b8 0
.b8 20
.b8 69
.b32 6852
.b8 23
.b8 109,50
.b8 0
.b8 20
.b8 69
.b32 6852
.b8 28
.b8 38
.b8 114,101,115,117,108,116
.b8 0
.b8 20
.b8 71
.b32 530
.b8 0
.b8 0
.b8 27
.b8 95,90,78,52,50,95,73,78,84,69,82,78,65,76,95,51,48,102,98,50,51,102,51,95,49,49,95,111,112,116,105,120,95,114,116,95,99,117,95,55
.b8 51,48,98,100,101,53,101,49,48,111,112,116,105,120,95,105,109,112,108,49,57,111,112,116,105,120,84,114,97,110,115,102,111,114,109,80,111,105,110,116
.b8 69,82,75,54,102,108,111,97,116,52,83,51,95,83,51,95,82,75,54,102,108,111,97,116,51
.b8 0
.b8 111,112,116,105,120,84,114,97,110,115,102,111,114,109,80,111,105,110,116
.b8 0
.b8 20
.b8 136
.b8 1
.b32 450
.b8 1
.b8 39
.b8 109,48
.b8 0
.b8 20
.b8 136
.b8 1
.b32 8526
.b8 39
.b8 109,49
.b8 0
.b8 20
.b8 136
.b8 1
.b32 8526
.b8 39
.b8 109,50
.b8 0
.b8 20
.b8 136
.b8 1
.b32 8526
.b8 39
.b8 112
.b8 0
.b8 20
.b8 136
.b8 1
.b32 11075
.b8 28
.b8 29
.b8 114,101,115,117,108,116
.b8 0
.b8 20
.b8 138
.b8 1
.b32 450
.b8 0
.b8 0
.b8 25
.b32 11080
.b8 26
.b32 450
.b8 27
.b8 95,90,78,53,111,112,116,105,120,49,51,109,97,107,101,95,118,101,99,116,111,114,51,102,69,82,75,54,102,108,111,97,116,51
.b8 0
.b8 109,97,107,101,95,118,101,99,116,111,114,51,102
.b8 0
.b8 3
.b8 3
.b8 1
.b32 1917
.b8 1
.b8 39
.b8 118
.b8 0
.b8 3
.b8 3
.b8 1
.b32 11075
.b8 0
.b8 22
.b8 95,90,78,53,111,112,116,105,120,53,65,114,114,97,121,73,102,76,109,51,69,69,67,49,73,76,109,51,69,76,105,48,69,69,69,102,102,102
.b8 0
.b8 65,114,114,97,121,60,51,85,76,44,48,62
.b8 0
.b8 3
.b8 55
.b32 1735
.b8 1
.b8 24
.b8 116,104,105,115
.b8 0
.b32 11255
.b8 23
.b8 118,48
.b8 0
.b8 3
.b8 55
.b32 1880
.b8 23
.b8 118,49
.b8 0
.b8 3
.b8 55
.b32 1880
.b8 23
.b8 118,50
.b8 0
.b8 3
.b8 55
.b32 1880
.b8 0
.b8 26
.b32 11260
.b8 14
.b32 15261
.b32 12
.b8 27
.b8 95,90,78,52,50,95,73,78,84,69,82,78,65,76,95,51,48,102,98,50,51,102,51,95,49,49,95,111,112,116,105,120,95,114,116,95,99,117,95,55
.b8 51,48,98,100,101,53,101,50,53,111,112,116,105,120,71,101,116,87,111,114,108,100,82,97,121,68,105,114,101,99,116,105,111,110,69,118
.b8 0
.b8 111,112,116,105,120,71,101,116,87,111,114,108,100,82,97,121,68,105,114,101,99,116,105,111,110
.b8 0
.b8 17
.b8 44
.b8 2
.b32 450
.b8 1
.b8 28
.b8 29
.b8 102,48
.b8 0
.b8 17
.b8 46
.b8 2
.b32 374
.b8 29
.b8 102,49
.b8 0
.b8 17
.b8 46
.b8 2
.b32 374
.b8 29
.b8 102,50
.b8 0
.b8 17
.b8 46
.b8 2
.b32 374
.b8 0
.b8 0
.b8 27
.b8 95,90,78,52,50,95,73,78,84,69,82,78,65,76,95,51,48,102,98,50,51,102,51,95,49,49,95,111,112,116,105,120,95,114,116,95,99,117,95,55
.b8 51,48,98,100,101,53,101,52,50,111,112,116,105,120,84,114,97,110,115,102,111,114,109,86,101,99,116,111,114,70,114,111,109,87,111,114,108,100,84,111
.b8 79,98,106,101,99,116,83,112,97,99,101,69,54,102,108,111,97,116,51
.b8 0
.b8 111,112,116,105,120,84,114,97,110,115,102,111,114,109,86,101,99,116,111,114,70,114,111,109,87,111,114,108,100,84,111,79,98,106,101,99,116,83,112,97
.b8 99,101
.b8 0
.b8 17
.b8 58
.b8 3
.b32 450
.b8 1
.b8 39
.b8 118,101,99
.b8 0
.b8 17
.b8 58
.b8 3
.b32 450
.b8 28
.b8 29
.b8 109,48
.b8 0
.b8 17
.b8 63
.b8 3
.b32 530
.b8 29
.b8 109,49
.b8 0
.b8 17
.b8 63
.b8 3
.b32 530
.b8 29
.b8 109,50
.b8 0
.b8 17
.b8 63
.b8 3
.b32 530
.b8 0
.b8 0
.b8 27
.b8 95,90,78,52,50,95,73,78,84,69,82,78,65,76,95,51,48,102,98,50,51,102,51,95,49,49,95,111,112,116,105,120,95,114,116,95,99,117,95,55
.b8 51,48,98,100,101,53,101,49,48,111,112,116,105,120,95,105,109,112,108,50,48,111,112,116,105,120,84,114,97,110,115,102,111,114,109,86,101,99,116,111
.b8 114,69,82,75,54,102,108,111,97,116,52,83,51,95,83,51,95,82,75,54,102,108,111,97,116,51
.b8 0
.b8 111,112,116,105,120,84,114,97,110,115,102,111,114,109,86,101,99,116,111,114
.b8 0
.b8 20
.b8 146
.b8 1
.b32 450
.b8 1
.b8 39
.b8 109,48
.b8 0
.b8 20
.b8 146
.b8 1
.b32 8526
.b8 39
.b8 109,49
.b8 0
.b8 20
.b8 146
.b8 1
.b32 8526
.b8 39
.b8 109,50
.b8 0
.b8 20
.b8 146
.b8 1
.b32 8526
.b8 39
.b8 118
.b8 0
.b8 20
.b8 146
.b8 1
.b32 11075
.b8 28
.b8 29
.b8 114,101,115,117,108,116
.b8 0
.b8 20
.b8 148
.b8 1
.b32 450
.b8 0
.b8 0
.b8 27
.b8 95,90,78,52,50,95,73,78,84,69,82,78,65,76,95,51,48,102,98,50,51,102,51,95,49,49,95,111,112,116,105,120,95,114,116,95,99,117,95,55
.b8 51,48,98,100,101,53,101,49,53,111,112,116,105,120,71,101,116,82,97,121,84,109,105,110,69,118
.b8 0
.b8 111,112,116,105,120,71,101,116,82,97,121,84,109,105,110
.b8 0
.b8 17
.b8 71
.b8 2
.b32 374
.b8 1
.b8 28
.b8 29
.b8 102,48
.b8 0
.b8 17
.b8 73
.b8 2
.b32 374
.b8 0
.b8 0
.b8 27
.b8 95,90,78,52,50,95,73,78,84,69,82,78,65,76,95,51,48,102,98,50,51,102,51,95,49,49,95,111,112,116,105,120,95,114,116,95,99,117,95,55
.b8 51,48,98,100,101,53,101,49,53,111,112,116,105,120,71,101,116,82,97,121,84,109,97,120,69,118
.b8 0
.b8 111,112,116,105,120,71,101,116,82,97,121,84,109,97,120
.b8 0
.b8 17
.b8 78
.b8 2
.b32 374
.b8 1
.b8 28
.b8 29
.b8 102,48
.b8 0
.b8 17
.b8 80
.b8 2
.b32 374
.b8 0
.b8 0
.b8 22
.b8 95,90,78,53,111,112,116,105,120,53,65,114,114,97,121,73,102,76,109,51,69,69,67,49,69,102
.b8 0
.b8 65,114,114,97,121
.b8 0
.b8 3
.b8 44
.b32 1735
.b8 1
.b8 24
.b8 116,104,105,115
.b8 0
.b32 11255
.b8 23
.b8 115
.b8 0
.b8 3
.b8 44
.b32 1880
.b8 28
.b8 38
.b8 105
.b8 0
.b8 3
.b8 45
.b32 1956
.b8 0
.b8 0
.b8 22
.b8 95,90,78,53,111,112,116,105,120,109,108,69,82,75,78,83,95,53,65,114,114,97,121,73,102,76,109,51,69,69,69,83,51,95
.b8 0
.b8 111,112,101,114,97,116,111,114,42
.b8 0
.b8 3
.b8 97
.b32 15261
.b8 1
.b8 23
.b8 97
.b8 0
.b8 3
.b8 97
.b32 12198
.b8 23
.b8 98
.b8 0
.b8 3
.b8 97
.b32 12198
.b8 28
.b8 38
.b8 114,101,115,117,108,116
.b8 0
.b8 3
.b8 98
.b32 15261
.b8 28
.b8 38
.b8 105
.b8 0
.b8 3
.b8 99
.b32 1956
.b8 0
.b8 0
.b8 0
.b8 25
.b32 12203
.b8 26
.b32 15261
.b8 22
.b8 95,90,78,53,111,112,116,105,120,53,65,114,114,97,121,73,102,76,109,51,69,69,105,120,69,109
.b8 0
.b8 111,112,101,114,97,116,111,114,91,93
.b8 0
.b8 3
.b8 140
.b32 12274
.b8 1
.b8 24
.b8 116,104,105,115
.b8 0
.b32 11255
.b8 23
.b8 105
.b8 0
.b8 3
.b8 140
.b32 1956
.b8 0
.b8 25
.b32 1880
.b8 22
.b8 95,90,78,53,111,112,116,105,120,53,65,114,114,97,121,73,102,76,109,51,69,69,112,76,69,82,75,83,49,95
.b8 0
.b8 111,112,101,114,97,116,111,114,43,61
.b8 0
.b8 3
.b8 78
.b32 12360
.b8 1
.b8 24
.b8 116,104,105,115
.b8 0
.b32 11255
.b8 23
.b8 97
.b8 0
.b8 3
.b8 78
.b32 12198
.b8 28
.b8 38
.b8 105
.b8 0
.b8 3
.b8 79
.b32 1956
.b8 0
.b8 0
.b8 25
.b32 15261
.b8 22
.b8 95,90,78,53,111,112,116,105,120,49,49,84,114,97,110,115,102,111,114,109,52,102,49,51,116,114,97,110,115,102,111,114,109,95,114,97,121,69,82,75
.b8 78,83,95,53,82,97,121,51,102,69
.b8 0
.b8 116,114,97,110,115,102,111,114,109,95,114,97,121
.b8 0
.b8 9
.b8 167
.b32 15228
.b8 1
.b8 24
.b8 116,104,105,115
.b8 0
.b32 12460
.b8 23
.b8 114,97,121
.b8 0
.b8 9
.b8 167
.b32 12474
.b8 0
.b8 26
.b32 12465
.b8 14
.b32 15034
.b32 12
.b8 25
.b32 12479
.b8 26
.b32 15228
.b8 22
.b8 95,90,78,53,111,112,116,105,120,49,49,84,114,97,110,115,102,111,114,109,52,102,49,53,116,114,97,110,115,102,111,114,109,95,112,111,105,110,116,69
.b8 82,75,78,83,95,53,65,114,114,97,121,73,102,76,109,51,69,69,69
.b8 0
.b8 116,114,97,110,115,102,111,114,109,95,112,111,105,110,116
.b8 0
.b8 9
.b8 144
.b32 1917
.b8 1
.b8 24
.b8 116,104,105,115
.b8 0
.b32 12460
.b8 23
.b8 112
.b8 0
.b8 9
.b8 144
.b32 12615
.b8 28
.b8 38
.b8 114,101,115,117,108,116
.b8 0
.b8 9
.b8 145
.b32 1987
.b8 28
.b8 38
.b8 105
.b8 0
.b8 9
.b8 146
.b32 1956
.b8 0
.b8 0
.b8 0
.b8 25
.b32 12620
.b8 26
.b32 1917
.b8 22
.b8 95,90,78,53,111,112,116,105,120,54,77,97,116,114,105,120,73,102,76,109,52,69,69,105,120,69,109
.b8 0
.b8 111,112,101,114,97,116,111,114,91,93
.b8 0
.b8 9
.b8 91
.b32 12692
.b8 1
.b8 24
.b8 116,104,105,115
.b8 0
.b32 12697
.b8 23
.b8 105
.b8 0
.b8 9
.b8 91
.b32 1956
.b8 0
.b8 25
.b32 1792
.b8 26
.b32 12702
.b8 14
.b32 15079
.b32 12
.b8 22
.b8 95,90,78,75,53,111,112,116,105,120,53,65,114,114,97,121,73,102,76,109,51,69,69,105,120,69,109
.b8 0
.b8 111,112,101,114,97,116,111,114,91,93
.b8 0
.b8 3
.b8 135
.b32 12778
.b8 1
.b8 24
.b8 116,104,105,115
.b8 0
.b32 12788
.b8 23
.b8 105
.b8 0
.b8 3
.b8 135
.b32 1956
.b8 0
.b8 25
.b32 12783
.b8 26
.b32 1880
.b8 26
.b32 12793
.b8 14
.b32 12203
.b32 12
.b8 22
.b8 95,90,78,53,111,112,116,105,120,52,102,109,97,102,73,102,76,109,52,69,69,69,78,83,95,53,65,114,114,97,121,73,84,95,88,84,48,95,69,69
.b8 69,82,75,83,50,95,82,75,83,51,95,83,55,95
.b8 0
.b8 102,109,97,102,60,86,97,108,117,101,44,52,85,76,62
.b8 0
.b8 3
.b8 228
.b32 15120
.b8 1
.b8 23
.b8 97
.b8 0
.b8 3
.b8 228
.b32 12778
.b8 23
.b8 98
.b8 0
.b8 3
.b8 228
.b32 12936
.b8 23
.b8 99
.b8 0
.b8 3
.b8 228
.b32 12936
.b8 28
.b8 38
.b8 114,101,115,117,108,116
.b8 0
.b8 3
.b8 229
.b32 15120
.b8 28
.b8 38
.b8 105
.b8 0
.b8 3
.b8 230
.b32 1956
.b8 0
.b8 0
.b8 0
.b8 25
.b32 12941
.b8 26
.b32 15120
.b8 22
.b8 95,90,78,75,53,111,112,116,105,120,53,65,114,114,97,121,73,102,76,109,52,69,69,105,120,69,109
.b8 0
.b8 111,112,101,114,97,116,111,114,91,93
.b8 0
.b8 3
.b8 135
.b32 13013
.b8 1
.b8 24
.b8 116,104,105,115
.b8 0
.b32 13023
.b8 23
.b8 105
.b8 0
.b8 3
.b8 135
.b32 1956
.b8 0
.b8 25
.b32 13018
.b8 26
.b32 1843
.b8 26
.b32 13028
.b8 14
.b32 12941
.b32 12
.b8 22
.b8 95,90,78,53,111,112,116,105,120,53,65,114,114,97,121,73,102,76,109,52,69,69,49,120,73,76,109,52,69,76,105,48,69,69,69,82,102,118
.b8 0
.b8 120,60,52,85,76,44,48,62
.b8 0
.b8 3
.b8 148
.b32 13104
.b8 1
.b8 24
.b8 116,104,105,115
.b8 0
.b32 13109
.b8 0
.b8 25
.b32 1843
.b8 26
.b32 13114
.b8 14
.b32 15120
.b32 12
.b8 22
.b8 95,90,78,53,111,112,116,105,120,53,65,114,114,97,121,73,102,76,109,52,69,69,49,121,73,76,109,52,69,76,105,48,69,69,69,82,102,118
.b8 0
.b8 121,60,52,85,76,44,48,62
.b8 0
.b8 3
.b8 153
.b32 13104
.b8 1
.b8 24
.b8 116,104,105,115
.b8 0
.b32 13109
.b8 0
.b8 22
.b8 95,90,78,53,111,112,116,105,120,53,65,114,114,97,121,73,102,76,109,52,69,69,49,122,73,76,109,52,69,76,105,48,69,69,69,82,102,118
.b8 0
.b8 122,60,52,85,76,44,48,62
.b8 0
.b8 3
.b8 158
.b32 13104
.b8 1
.b8 24
.b8 116,104,105,115
.b8 0
.b32 13109
.b8 0
.b8 22
.b8 95,90,78,53,111,112,116,105,120,49,49,84,114,97,110,115,102,111,114,109,52,102,49,54,116,114,97,110,115,102,111,114,109,95,118,101,99,116,111,114
.b8 69,82,75,78,83,95,53,65,114,114,97,121,73,102,76,109,51,69,69,69
.b8 0
.b8 116,114,97,110,115,102,111,114,109,95,118,101,99,116,111,114
.b8 0
.b8 9
.b8 159
.b32 1917
.b8 1
.b8 24
.b8 116,104,105,115
.b8 0
.b32 12460
.b8 23
.b8 118
.b8 0
.b8 9
.b8 159
.b32 12615
.b8 28
.b8 38
.b8 114,101,115,117,108,116
.b8 0
.b8 9
.b8 160
.b32 1987
.b8 28
.b8 38
.b8 105
.b8 0
.b8 9
.b8 162
.b32 1956
.b8 0
.b8 0
.b8 0
.b8 22
.b8 95,90,78,75,53,111,112,116,105,120,53,65,114,114,97,121,73,102,76,109,51,69,69,49,120,73,76,109,51,69,76,105,48,69,69,69,82,75,102,118
.b8 0
.b8 120,60,51,85,76,44,48,62
.b8 0
.b8 3
.b8 146
.b32 12778
.b8 1
.b8 24
.b8 116,104,105,115
.b8 0
.b32 12788
.b8 0
.b8 22
.b8 95,90,78,53,111,112,116,105,120,53,65,114,114,97,121,73,102,76,109,52,69,69,67,49,69,102
.b8 0
.b8 65,114,114,97,121
.b8 0
.b8 3
.b8 44
.b32 1735
.b8 1
.b8 24
.b8 116,104,105,115
.b8 0
.b32 13109
.b8 23
.b8 115
.b8 0
.b8 3
.b8 44
.b32 1843
.b8 28
.b8 38
.b8 105
.b8 0
.b8 3
.b8 45
.b32 1956
.b8 0
.b8 0
.b8 22
.b8 95,90,78,53,111,112,116,105,120,53,65,114,114,97,121,73,102,76,109,52,69,69,109,76,69,82,75,83,49,95
.b8 0
.b8 111,112,101,114,97,116,111,114,42,61
.b8 0
.b8 3
.b8 104
.b32 13612
.b8 1
.b8 24
.b8 116,104,105,115
.b8 0
.b32 13109
.b8 23
.b8 97
.b8 0
.b8 3
.b8 104
.b32 12936
.b8 28
.b8 38
.b8 105
.b8 0
.b8 3
.b8 105
.b32 1956
.b8 0
.b8 0
.b8 25
.b32 15120
.b8 22
.b8 95,90,78,53,111,112,116,105,120,53,82,97,121,51,102,67,49,69,82,75,78,83,95,53,65,114,114,97,121,73,102,76,109,51,69,69,69,83,52,95
.b8 102,102
.b8 0
.b8 82,97,121,51,102
.b8 0
.b8 10
.b8 18
.b32 1735
.b8 1
.b8 24
.b8 116,104,105,115
.b8 0
.b32 5120
.b8 23
.b8 111
.b8 0
.b8 10
.b8 18
.b32 12615
.b8 23
.b8 100
.b8 0
.b8 10
.b8 18
.b32 12615
.b8 23
.b8 109,97,120,116
.b8 0
.b8 10
.b8 18
.b32 374
.b8 23
.b8 116,105,109,101
.b8 0
.b8 10
.b8 18
.b32 374
.b8 0
.b8 22
.b8 95,90,78,53,111,112,116,105,120,53,65,114,114,97,121,73,102,76,109,51,69,69,49,120,73,76,109,51,69,76,105,48,69,69,69,82,102,118
.b8 0
.b8 120,60,51,85,76,44,48,62
.b8 0
.b8 3
.b8 148
.b32 12274
.b8 1
.b8 24
.b8 116,104,105,115
.b8 0
.b32 11255
.b8 0
.b8 22
.b8 95,90,78,53,111,112,116,105,120,53,65,114,114,97,121,73,102,76,109,51,69,69,49,121,73,76,109,51,69,76,105,48,69,69,69,82,102,118
.b8 0
.b8 121,60,51,85,76,44,48,62
.b8 0
.b8 3
.b8 153
.b32 12274
.b8 1
.b8 24
.b8 116,104,105,115
.b8 0
.b32 11255
.b8 0
.b8 22
.b8 95,90,78,53,111,112,116,105,120,53,65,114,114,97,121,73,102,76,109,51,69,69,49,122,73,76,109,51,69,76,105,48,69,69,69,82,102,118
.b8 0
.b8 122,60,51,85,76,44,48,62
.b8 0
.b8 3
.b8 158
.b32 12274
.b8 1
.b8 24
.b8 116,104,105,115
.b8 0
.b32 11255
.b8 0
.b8 22
.b8 95,90,51,115,113,114,73,102,69,84,95,82,75,83,48,95
.b8 0
.b8 115,113,114,60,102,108,111,97,116,62
.b8 0
.b8 18
.b8 7
.b32 374
.b8 1
.b8 23
.b8 120
.b8 0
.b8 18
.b8 7
.b32 13974
.b8 0
.b8 25
.b32 6004
.b8 22
.b8 95,90,49,53,115,111,108,118,101,95,113,117,97,100,114,97,116,105,99,102,102,102,82,102,83,95
.b8 0
.b8 115,111,108,118,101,95,113,117,97,100,114,97,116,105,99
.b8 0
.b8 18
.b8 11
.b32 6802
.b8 1
.b8 23
.b8 97
.b8 0
.b8 18
.b8 11
.b32 374
.b8 23
.b8 98
.b8 0
.b8 18
.b8 11
.b32 374
.b8 23
.b8 99
.b8 0
.b8 18
.b8 11
.b32 374
.b8 23
.b8 120,48
.b8 0
.b8 18
.b8 11
.b32 7978
.b8 23
.b8 120,49
.b8 0
.b8 18
.b8 11
.b32 7978
.b8 28
.b8 38
.b8 108,105,110,101,97,114,95,99,97,115,101
.b8 0
.b8 18
.b8 12
.b32 6802
.b8 38
.b8 100,105,115,99,114,105,109
.b8 0
.b8 18
.b8 18
.b32 374
.b8 38
.b8 116,101,109,112
.b8 0
.b8 18
.b8 31
.b32 374
.b8 38
.b8 120,48,112
.b8 0
.b8 18
.b8 33
.b32 374
.b8 38
.b8 120,49,112
.b8 0
.b8 18
.b8 34
.b32 374
.b8 38
.b8 120,48,109
.b8 0
.b8 18
.b8 37
.b32 374
.b8 38
.b8 120,49,109
.b8 0
.b8 18
.b8 38
.b32 374
.b8 0
.b8 0
.b8 27
.b8 95,90,78,52,50,95,73,78,84,69,82,78,65,76,95,51,48,102,98,50,51,102,51,95,49,49,95,111,112,116,105,120,95,114,116,95,99,117,95,55
.b8 51,48,98,100,101,53,101,50,51,111,112,116,105,120,82,101,112,111,114,116,73,110,116,101,114,115,101,99,116,105,111,110,69,102,106
.b8 0
.b8 111,112,116,105,120,82,101,112,111,114,116,73,110,116,101,114,115,101,99,116,105,111,110
.b8 0
.b8 17
.b8 178
.b8 3
.b32 6802
.b8 1
.b8 39
.b8 104,105,116,84
.b8 0
.b8 17
.b8 178
.b8 3
.b32 374
.b8 39
.b8 104,105,116,75,105,110,100
.b8 0
.b8 17
.b8 178
.b8 3
.b32 740
.b8 28
.b8 29
.b8 114,101,116
.b8 0
.b8 17
.b8 180
.b8 3
.b32 6412
.b8 0
.b8 0
.b8 30
.b64 $L__func_begin11
.b64 $L__func_end11
.b8 1
.b8 156
.b8 95,95,105,110,116,101,114,115,101,99,116,105,111,110,95,95,99,121,108,105,110,100,101,114
.b8 0
.b8 95,95,100,101,118,105,99,101,95,115,116,117,98,95,95,90,50,52,95,95,105,110,116,101,114,115,101,99,116,105,111,110,95,95,99,121,108,105,110,100
.b8 101,114,118
.b8 0
.b8 8
.b8 15
.b32 1735
.b8 1
.b8 18
.b64 $L__tmp61
.b64 $L__tmp1314
.b8 19
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 128,49
.b8 114,97,121
.b8 0
.b8 8
.b8 20
.b32 15228
.b8 19
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 176,49
.b8 111,120
.b8 0
.b8 8
.b8 24
.b32 374
.b8 19
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 180,49
.b8 111,121
.b8 0
.b8 8
.b8 25
.b32 374
.b8 19
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 184,49
.b8 100,120
.b8 0
.b8 8
.b8 27
.b32 374
.b8 19
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 188,49
.b8 100,121
.b8 0
.b8 8
.b8 28
.b32 374
.b8 19
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 192,49
.b8 110,101,97,114,95,116
.b8 0
.b8 8
.b8 35
.b32 374
.b8 19
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 196,49
.b8 102,97,114,95,116
.b8 0
.b8 8
.b8 35
.b32 374
.b8 40
.b8 8
.b8 144
.b8 185
.b8 230
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b8 115,98,116,95,100,97,116,97
.b8 0
.b8 8
.b8 16
.b32 166517
.b8 40
.b8 6
.b8 144
.b8 177
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b8 99,121,108,105,110,100,101,114
.b8 0
.b8 8
.b8 17
.b32 166531
.b8 40
.b8 6
.b8 144
.b8 182
.b8 232
.b8 152
.b8 171
.b8 2
.b8 2
.b8 111,122
.b8 0
.b8 8
.b8 26
.b32 374
.b8 40
.b8 6
.b8 144
.b8 183
.b8 232
.b8 152
.b8 171
.b8 2
.b8 2
.b8 100,122
.b8 0
.b8 8
.b8 29
.b32 374
.b8 40
.b8 8
.b8 144
.b8 180
.b8 230
.b8 204
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b8 65
.b8 0
.b8 8
.b8 31
.b32 374
.b8 40
.b8 8
.b8 144
.b8 178
.b8 232
.b8 204
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b8 66
.b8 0
.b8 8
.b8 32
.b32 374
.b8 40
.b8 8
.b8 144
.b8 179
.b8 234
.b8 204
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b8 67
.b8 0
.b8 8
.b8 33
.b32 374
.b8 40
.b8 6
.b8 144
.b8 184
.b8 230
.b8 201
.b8 171
.b8 2
.b8 2
.b8 115,111,108,117,116,105,111,110,95,102,111,117,110,100
.b8 0
.b8 8
.b8 36
.b32 6802
.b8 40
.b8 6
.b8 144
.b8 184
.b8 234
.b8 152
.b8 171
.b8 2
.b8 2
.b8 122,95,112,111,115,95,110,101,97,114
.b8 0
.b8 8
.b8 41
.b32 374
.b8 40
.b8 6
.b8 144
.b8 185
.b8 234
.b8 152
.b8 171
.b8 2
.b8 2
.b8 122,95,112,111,115,95,102,97,114
.b8 0
.b8 8
.b8 42
.b32 374
.b8 40
.b8 6
.b8 144
.b8 178
.b8 236
.b8 152
.b8 171
.b8 2
.b8 2
.b8 116
.b8 0
.b8 8
.b8 52
.b32 374
.b8 12
.b8 79,112,116,105,120,72,105,116,71,114,111,117,112,68,97,116,97
.b8 0
.b8 16
.b8 6
.b8 13
.b8 13
.b8 115,104,97,112,101,95,114,101,103,105,115,116,114,121,95,105,100
.b8 0
.b32 1710
.b8 6
.b8 15
.b8 2
.b8 35
.b8 0
.b8 13
.b8 100,97,116,97
.b8 0
.b32 1726
.b8 6
.b8 17
.b8 2
.b8 35
.b8 8
.b8 0
.b8 12
.b8 79,112,116,105,120,67,121,108,105,110,100,101,114,68,97,116,97
.b8 0
.b8 176
.b8 8
.b8 7
.b8 13
.b8 98,98,111,120
.b8 0
.b32 14955
.b8 8
.b8 8
.b8 2
.b8 35
.b8 0
.b8 12
.b8 95,90,78,53,111,112,116,105,120,49,51,66,111,117,110,100,105,110,103,66,111,120,51,102,69
.b8 0
.b8 24
.b8 7
.b8 8
.b8 13
.b8 109,105,110
.b8 0
.b32 1741
.b8 7
.b8 21
.b8 2
.b8 35
.b8 0
.b8 13
.b8 109,97,120
.b8 0
.b32 1741
.b8 7
.b8 22
.b8 2
.b8 35
.b8 12
.b8 0
.b8 13
.b8 116,111,95,111,98,106,101,99,116
.b8 0
.b32 15034
.b8 8
.b8 9
.b8 2
.b8 35
.b8 32
.b8 12
.b8 95,90,78,53,111,112,116,105,120,49,49,84,114,97,110,115,102,111,114,109,52,102,69
.b8 0
.b8 128
.b8 9
.b8 116
.b8 13
.b8 109,97,116,114,105,120
.b8 0
.b32 1753
.b8 9
.b8 117
.b8 2
.b8 35
.b8 0
.b8 12
.b8 95,90,78,53,111,112,116,105,120,54,77,97,116,114,105,120,73,102,76,109,52,69,69,69
.b8 0
.b8 64
.b8 9
.b8 12
.b8 13
.b8 109
.b8 0
.b32 1780
.b8 9
.b8 109
.b8 2
.b8 35
.b8 0
.b8 12
.b8 95,90,78,53,111,112,116,105,120,53,65,114,114,97,121,73,102,76,109,52,69,69,69
.b8 0
.b8 16
.b8 3
.b8 14
.b8 13
.b8 118
.b8 0
.b32 1831
.b8 3
.b8 174
.b8 2
.b8 35
.b8 0
.b8 0
.b8 0
.b8 13
.b8 105,110,118,101,114,115,101,95,116,114,97,110,115,112,111,115,101
.b8 0
.b32 1753
.b8 9
.b8 118
.b8 2
.b8 35
.b8 64
.b8 0
.b8 13
.b8 108,101,110,103,116,104
.b8 0
.b32 374
.b8 8
.b8 10
.b8 3
.b8 35
.b8 160,1
.b8 13
.b8 114,97,100,105,117,115
.b8 0
.b32 374
.b8 8
.b8 11
.b8 3
.b8 35
.b8 164,1
.b8 0
.b8 12
.b8 95,90,78,53,111,112,116,105,120,53,82,97,121,51,102,69
.b8 0
.b8 48
.b8 10
.b8 9
.b8 13
.b8 111
.b8 0
.b32 1917
.b8 10
.b8 10
.b8 2
.b8 35
.b8 0
.b8 12
.b8 95,90,78,53,111,112,116,105,120,53,65,114,114,97,121,73,102,76,109,51,69,69,69
.b8 0
.b8 16
.b8 3
.b8 14
.b8 13
.b8 118
.b8 0
.b32 1944
.b8 3
.b8 174
.b8 2
.b8 35
.b8 0
.b8 0
.b8 13
.b8 100
.b8 0
.b32 1917
.b8 10
.b8 11
.b8 2
.b8 35
.b8 16
.b8 13
.b8 109,97,120,116
.b8 0
.b32 374
.b8 10
.b8 12
.b8 2
.b8 35
.b8 32
.b8 13
.b8 116,105,109,101
.b8 0
.b32 374
.b8 10
.b8 13
.b8 2
.b8 35
.b8 36
.b8 0
.b8 31
.b32 4954
.b64 $L__tmp61
.b64 $L__tmp63
.b8 8
.b8 16
.b8 18
.b64 $L__tmp61
.b64 $L__tmp63
.b8 34
.b8 8
.b8 144
.b8 184
.b8 230
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 5061
.b8 0
.b8 0
.b8 31
.b32 5134
.b64 $L__tmp65
.b64 $L__tmp1123
.b8 8
.b8 20
.b8 18
.b64 $L__tmp65
.b64 $L__tmp1123
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 160,48
.b32 5171
.b8 34
.b8 8
.b8 144
.b8 178
.b8 234
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 5182
.b8 31
.b32 5075
.b64 $L__tmp65
.b64 $L__tmp66
.b8 10
.b8 27
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 224,47
.b32 5109
.b8 0
.b8 31
.b32 5196
.b64 $L__tmp67
.b64 $L__tmp71
.b8 10
.b8 28
.b8 18
.b64 $L__tmp67
.b64 $L__tmp71
.b8 34
.b8 6
.b8 144
.b8 179
.b8 236
.b8 152
.b8 171
.b8 2
.b8 2
.b32 5303
.b8 34
.b8 6
.b8 144
.b8 180
.b8 236
.b8 152
.b8 171
.b8 2
.b8 2
.b32 5314
.b8 34
.b8 6
.b8 144
.b8 181
.b8 236
.b8 152
.b8 171
.b8 2
.b8 2
.b32 5325
.b8 0
.b8 0
.b8 31
.b32 5464
.b64 $L__tmp72
.b64 $L__tmp565
.b8 10
.b8 28
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 160,47
.b32 5614
.b8 18
.b64 $L__tmp72
.b64 $L__tmp565
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 176,47
.b32 5629
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 192,47
.b32 5640
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 208,47
.b32 5651
.b8 42
.b32 5338
.b64 $L__tmp72
.b64 $L__tmp74
.b8 17
.b8 50
.b8 3
.b8 18
.b64 $L__tmp72
.b64 $L__tmp74
.b8 34
.b8 7
.b8 144
.b8 181
.b8 228
.b8 196
.b8 145
.b8 215
.b8 4
.b8 2
.b32 5451
.b8 0
.b8 0
.b8 42
.b32 5664
.b64 $L__tmp77
.b64 $L__tmp562
.b8 17
.b8 54
.b8 3
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 160,46
.b32 5823
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 168,46
.b32 5834
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 176,46
.b32 5845
.b8 18
.b64 $L__tmp77
.b64 $L__tmp562
.b8 34
.b8 5
.b8 144
.b8 177
.b8 228
.b8 149
.b8 1
.b8 2
.b32 5857
.b8 34
.b8 5
.b8 144
.b8 180
.b8 204
.b8 149
.b8 1
.b8 2
.b32 5870
.b8 42
.b32 5338
.b64 $L__tmp77
.b64 $L__tmp79
.b8 20
.b8 76
.b8 1
.b8 18
.b64 $L__tmp77
.b64 $L__tmp79
.b8 34
.b8 7
.b8 144
.b8 183
.b8 228
.b8 196
.b8 145
.b8 215
.b8 4
.b8 2
.b32 5451
.b8 0
.b8 0
.b8 42
.b32 6009
.b64 $L__tmp81
.b64 $L__tmp83
.b8 20
.b8 77
.b8 1
.b8 18
.b64 $L__tmp81
.b64 $L__tmp83
.b8 34
.b8 6
.b8 144
.b8 185
.b8 236
.b8 152
.b8 171
.b8 2
.b8 2
.b32 6102
.b8 0
.b8 0
.b8 18
.b64 $L__tmp85
.b64 $L__tmp562
.b8 36
.b32 .debug_loc+126
.b32 5884
.b8 18
.b64 $L__tmp90
.b64 $L__tmp559
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 192,46
.b32 5895
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 208,46
.b32 5908
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 224,46
.b32 5921
.b8 34
.b8 8
.b8 144
.b8 177
.b8 240
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 5934
.b8 42
.b32 6115
.b64 $L__tmp90
.b64 $L__tmp92
.b8 20
.b8 82
.b8 1
.b8 32
.b8 7
.b8 144
.b8 176
.b8 230
.b8 196
.b8 145
.b8 215
.b8 4
.b8 2
.b32 6231
.b8 18
.b64 $L__tmp90
.b64 $L__tmp92
.b8 34
.b8 8
.b8 144
.b8 184
.b8 238
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 6246
.b8 0
.b8 0
.b8 42
.b32 6419
.b64 $L__tmp98
.b64 $L__tmp550
.b8 20
.b8 85
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 240,45
.b32 6597
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 248,45
.b32 6610
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 128,46
.b32 6623
.b8 32
.b8 6
.b8 144
.b8 179
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 6636
.b8 32
.b8 5
.b8 144
.b8 181
.b8 204
.b8 149
.b8 1
.b8 2
.b32 6651
.b8 32
.b8 6
.b8 144
.b8 177
.b8 230
.b8 201
.b8 171
.b8 2
.b8 2
.b32 6664
.b8 18
.b64 $L__tmp98
.b64 $L__tmp550
.b8 34
.b8 5
.b8 144
.b8 180
.b8 228
.b8 149
.b8 1
.b8 2
.b32 6687
.b8 42
.b32 6259
.b64 $L__tmp98
.b64 $L__tmp100
.b8 20
.b8 28
.b8 1
.b8 32
.b8 8
.b8 144
.b8 185
.b8 238
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 6383
.b8 18
.b64 $L__tmp98
.b64 $L__tmp100
.b8 34
.b8 7
.b8 144
.b8 177
.b8 230
.b8 196
.b8 145
.b8 215
.b8 4
.b8 2
.b32 6399
.b8 0
.b8 0
.b8 18
.b64 $L__tmp104
.b64 $L__tmp260
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 136,46
.b32 6701
.b8 42
.b32 6871
.b64 $L__tmp104
.b64 $L__tmp105
.b8 20
.b8 34
.b8 1
.b8 32
.b8 8
.b8 144
.b8 176
.b8 234
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7011
.b8 18
.b64 $L__tmp104
.b64 $L__tmp105
.b8 34
.b8 8
.b8 144
.b8 185
.b8 232
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7027
.b8 0
.b8 0
.b8 42
.b32 7041
.b64 $L__tmp107
.b64 $L__tmp259
.b8 20
.b8 35
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 184,44
.b32 7226
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 192,44
.b32 7238
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 200,44
.b32 7250
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 208,44
.b32 7262
.b8 32
.b8 5
.b8 144
.b8 182
.b8 204
.b8 149
.b8 1
.b8 2
.b32 7283
.b8 18
.b64 $L__tmp107
.b64 $L__tmp259
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 228,44
.b32 7296
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 232,44
.b32 7311
.b8 34
.b8 8
.b8 144
.b8 185
.b8 238
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7322
.b8 31
.b32 7341
.b64 $L__tmp108
.b64 $L__tmp121
.b8 20
.b8 241
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 176,43
.b32 7526
.b8 18
.b64 $L__tmp108
.b64 $L__tmp121
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 184,43
.b32 7538
.b8 18
.b64 $L__tmp108
.b64 $L__tmp120
.b8 36
.b32 .debug_loc+262
.b32 7548
.b8 31
.b32 7562
.b64 $L__tmp114
.b64 $L__tmp116
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 176
.b8 226
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp114
.b64 $L__tmp116
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 160,43
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 185
.b8 224
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 7701
.b64 $L__tmp125
.b64 $L__tmp131
.b8 20
.b8 241
.b8 32
.b8 8
.b8 144
.b8 183
.b8 236
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7842
.b8 32
.b8 8
.b8 144
.b8 185
.b8 236
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7856
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 144,43
.b32 7867
.b8 32
.b8 7
.b8 144
.b8 180
.b8 230
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7882
.b8 18
.b64 $L__tmp125
.b64 $L__tmp131
.b8 34
.b8 7
.b8 144
.b8 182
.b8 230
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7898
.b8 34
.b8 7
.b8 144
.b8 184
.b8 230
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7915
.b8 34
.b8 7
.b8 144
.b8 185
.b8 230
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7930
.b8 34
.b8 7
.b8 144
.b8 182
.b8 232
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7950
.b8 34
.b8 7
.b8 144
.b8 183
.b8 232
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7962
.b8 0
.b8 0
.b8 31
.b32 7998
.b64 $L__tmp134
.b64 $L__tmp259
.b8 20
.b8 247
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 224,41
.b32 8150
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 232,41
.b32 8160
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 240,41
.b32 8170
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 248,41
.b32 8180
.b8 32
.b8 5
.b8 144
.b8 183
.b8 204
.b8 149
.b8 1
.b8 2
.b32 8194
.b8 31
.b32 8217
.b64 $L__tmp135
.b64 $L__tmp148
.b8 20
.b8 172
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 192,41
.b32 8361
.b8 18
.b64 $L__tmp135
.b64 $L__tmp148
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 208,41
.b32 8373
.b8 18
.b64 $L__tmp135
.b64 $L__tmp147
.b8 36
.b32 .debug_loc+397
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp141
.b64 $L__tmp143
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 178
.b8 224
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp141
.b64 $L__tmp143
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 176,41
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 177
.b8 224
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp150
.b64 $L__tmp163
.b8 20
.b8 173
.b8 32
.b8 6
.b8 144
.b8 182
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp150
.b64 $L__tmp163
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 160,41
.b32 8373
.b8 18
.b64 $L__tmp150
.b64 $L__tmp162
.b8 36
.b32 .debug_loc+533
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp156
.b64 $L__tmp158
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 181
.b8 242
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp156
.b64 $L__tmp158
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 144,41
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 180
.b8 242
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp165
.b64 $L__tmp178
.b8 20
.b8 174
.b8 32
.b8 6
.b8 144
.b8 184
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp165
.b64 $L__tmp178
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 128,41
.b32 8373
.b8 18
.b64 $L__tmp165
.b64 $L__tmp177
.b8 36
.b32 .debug_loc+671
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp171
.b64 $L__tmp173
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 184
.b8 240
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp171
.b64 $L__tmp173
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 240,40
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 183
.b8 240
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp179
.b64 $L__tmp259
.b8 34
.b8 5
.b8 144
.b8 184
.b8 204
.b8 149
.b8 1
.b8 2
.b32 8205
.b8 31
.b32 8397
.b64 $L__tmp182
.b64 $L__tmp184
.b8 20
.b8 180
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 224,40
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 179
.b8 236
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp186
.b64 $L__tmp199
.b8 20
.b8 180
.b8 32
.b8 7
.b8 144
.b8 176
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp186
.b64 $L__tmp199
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 208,40
.b32 8373
.b8 18
.b64 $L__tmp186
.b64 $L__tmp198
.b8 36
.b32 .debug_loc+809
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp192
.b64 $L__tmp194
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 177
.b8 240
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp192
.b64 $L__tmp194
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 192,40
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 176
.b8 240
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp201
.b64 $L__tmp203
.b8 20
.b8 180
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 184,40
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 176
.b8 240
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp204
.b64 $L__tmp206
.b8 20
.b8 180
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 168,40
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 176,40
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp208
.b64 $L__tmp210
.b8 20
.b8 181
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 160,40
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 185
.b8 224
.b8 220
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp212
.b64 $L__tmp225
.b8 20
.b8 181
.b8 32
.b8 7
.b8 144
.b8 178
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp212
.b64 $L__tmp225
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 144,40
.b32 8373
.b8 18
.b64 $L__tmp212
.b64 $L__tmp224
.b8 36
.b32 .debug_loc+947
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp218
.b64 $L__tmp220
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 180
.b8 238
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp218
.b64 $L__tmp220
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 128,40
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 179
.b8 238
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp227
.b64 $L__tmp229
.b8 20
.b8 181
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 248,39
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 182
.b8 228
.b8 220
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp230
.b64 $L__tmp232
.b8 20
.b8 181
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 232,39
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 240,39
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp234
.b64 $L__tmp236
.b8 20
.b8 182
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 224,39
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 181
.b8 234
.b8 220
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp238
.b64 $L__tmp251
.b8 20
.b8 182
.b8 32
.b8 7
.b8 144
.b8 180
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp238
.b64 $L__tmp251
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 208,39
.b32 8373
.b8 18
.b64 $L__tmp238
.b64 $L__tmp250
.b8 36
.b32 .debug_loc+1085
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp244
.b64 $L__tmp246
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 183
.b8 236
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp244
.b64 $L__tmp246
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 192,39
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 182
.b8 236
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp253
.b64 $L__tmp255
.b8 20
.b8 182
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 176,39
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 178
.b8 238
.b8 220
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp256
.b64 $L__tmp258
.b8 20
.b8 182
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 160,39
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 168,39
.b32 8652
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp262
.b64 $L__tmp478
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 144,46
.b32 6725
.b8 42
.b32 8662
.b64 $L__tmp262
.b64 $L__tmp263
.b8 20
.b8 39
.b8 1
.b8 32
.b8 8
.b8 144
.b8 183
.b8 228
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 8796
.b8 18
.b64 $L__tmp262
.b64 $L__tmp263
.b8 34
.b8 8
.b8 144
.b8 182
.b8 228
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 8812
.b8 0
.b8 0
.b8 42
.b32 8826
.b64 $L__tmp265
.b64 $L__tmp477
.b8 20
.b8 40
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 200,36
.b32 9008
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 208,36
.b32 9020
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 216,36
.b32 9032
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 224,36
.b32 9044
.b8 32
.b8 5
.b8 144
.b8 185
.b8 204
.b8 149
.b8 1
.b8 2
.b32 9065
.b8 18
.b64 $L__tmp265
.b64 $L__tmp477
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 244,36
.b32 9078
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 248,36
.b32 9094
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 128,37
.b32 9118
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 192,37
.b32 9106
.b8 34
.b8 8
.b8 144
.b8 182
.b8 234
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 9131
.b8 42
.b32 9161
.b64 $L__tmp266
.b64 $L__tmp279
.b8 20
.b8 4
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 160,35
.b32 9340
.b8 18
.b64 $L__tmp266
.b64 $L__tmp279
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 168,35
.b32 9352
.b8 18
.b64 $L__tmp266
.b64 $L__tmp278
.b8 36
.b32 .debug_loc+1223
.b32 9362
.b8 31
.b32 7562
.b64 $L__tmp272
.b64 $L__tmp274
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 178
.b8 232
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp272
.b64 $L__tmp274
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 144,35
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 177
.b8 232
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 7701
.b64 $L__tmp283
.b64 $L__tmp289
.b8 20
.b8 4
.b8 1
.b8 32
.b8 8
.b8 144
.b8 180
.b8 232
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7842
.b8 32
.b8 8
.b8 144
.b8 182
.b8 232
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7856
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 128,35
.b32 7867
.b8 32
.b8 7
.b8 144
.b8 176
.b8 236
.b8 196
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7882
.b8 18
.b64 $L__tmp283
.b64 $L__tmp289
.b8 34
.b8 7
.b8 144
.b8 178
.b8 236
.b8 196
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7898
.b8 34
.b8 7
.b8 144
.b8 180
.b8 236
.b8 196
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7915
.b8 34
.b8 7
.b8 144
.b8 181
.b8 236
.b8 196
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7930
.b8 34
.b8 7
.b8 144
.b8 178
.b8 238
.b8 196
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7950
.b8 34
.b8 7
.b8 144
.b8 179
.b8 238
.b8 196
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7962
.b8 0
.b8 0
.b8 42
.b32 9376
.b64 $L__tmp293
.b64 $L__tmp460
.b8 20
.b8 11
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 176,33
.b32 9525
.b8 32
.b8 7
.b8 144
.b8 181
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 9537
.b8 32
.b8 7
.b8 144
.b8 182
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 9549
.b8 32
.b8 7
.b8 144
.b8 183
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 9561
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 184,33
.b32 9573
.b8 32
.b8 6
.b8 144
.b8 176
.b8 226
.b8 152
.b8 171
.b8 2
.b8 2
.b32 9584
.b8 31
.b32 8217
.b64 $L__tmp294
.b64 $L__tmp307
.b8 20
.b8 193
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 144,33
.b32 8361
.b8 18
.b64 $L__tmp294
.b64 $L__tmp307
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 160,33
.b32 8373
.b8 18
.b64 $L__tmp294
.b64 $L__tmp306
.b8 36
.b32 .debug_loc+1361
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp300
.b64 $L__tmp302
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 180
.b8 230
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp300
.b64 $L__tmp302
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 128,33
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 179
.b8 230
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp309
.b64 $L__tmp322
.b8 20
.b8 194
.b8 32
.b8 7
.b8 144
.b8 185
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp309
.b64 $L__tmp322
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 240,32
.b32 8373
.b8 18
.b64 $L__tmp309
.b64 $L__tmp321
.b8 36
.b32 .debug_loc+1499
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp315
.b64 $L__tmp317
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 183
.b8 228
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp315
.b64 $L__tmp317
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 224,32
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 182
.b8 228
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp324
.b64 $L__tmp337
.b8 20
.b8 195
.b8 32
.b8 7
.b8 144
.b8 176
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp324
.b64 $L__tmp337
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 208,32
.b32 8373
.b8 18
.b64 $L__tmp324
.b64 $L__tmp336
.b8 36
.b32 .debug_loc+1637
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp330
.b64 $L__tmp332
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 176
.b8 228
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp330
.b64 $L__tmp332
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 192,32
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 185
.b8 226
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp339
.b64 $L__tmp352
.b8 20
.b8 196
.b8 32
.b8 7
.b8 144
.b8 177
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp339
.b64 $L__tmp352
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 176,32
.b32 8373
.b8 18
.b64 $L__tmp339
.b64 $L__tmp351
.b8 36
.b32 .debug_loc+1775
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp345
.b64 $L__tmp347
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 179
.b8 226
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp345
.b64 $L__tmp347
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 160,32
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 178
.b8 226
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp353
.b64 $L__tmp460
.b8 34
.b8 6
.b8 144
.b8 177
.b8 226
.b8 152
.b8 171
.b8 2
.b8 2
.b32 9595
.b8 34
.b8 7
.b8 144
.b8 179
.b8 242
.b8 204
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9605
.b8 31
.b32 8397
.b64 $L__tmp356
.b64 $L__tmp358
.b8 20
.b8 202
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 144,32
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 179
.b8 242
.b8 196
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp360
.b64 $L__tmp373
.b8 20
.b8 202
.b8 32
.b8 7
.b8 144
.b8 179
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp360
.b64 $L__tmp373
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 128,32
.b32 8373
.b8 18
.b64 $L__tmp360
.b64 $L__tmp372
.b8 36
.b32 .debug_loc+1913
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp366
.b64 $L__tmp368
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 182
.b8 224
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp366
.b64 $L__tmp368
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 240,31
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 181
.b8 224
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp375
.b64 $L__tmp377
.b8 20
.b8 202
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 232,31
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 176
.b8 226
.b8 200
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp378
.b64 $L__tmp380
.b8 20
.b8 202
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 216,31
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 224,31
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp382
.b64 $L__tmp384
.b8 20
.b8 203
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 208,31
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 185
.b8 230
.b8 200
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp386
.b64 $L__tmp399
.b8 20
.b8 203
.b8 32
.b8 7
.b8 144
.b8 180
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp386
.b64 $L__tmp399
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 192,31
.b32 8373
.b8 18
.b64 $L__tmp386
.b64 $L__tmp398
.b8 36
.b32 .debug_loc+2051
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp392
.b64 $L__tmp394
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 185
.b8 242
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp392
.b64 $L__tmp394
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 176,31
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 184
.b8 242
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp401
.b64 $L__tmp403
.b8 20
.b8 203
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 168,31
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 182
.b8 234
.b8 200
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp404
.b64 $L__tmp406
.b8 20
.b8 203
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 152,31
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 160,31
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp408
.b64 $L__tmp410
.b8 20
.b8 204
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 144,31
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 181
.b8 240
.b8 200
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp412
.b64 $L__tmp425
.b8 20
.b8 204
.b8 32
.b8 7
.b8 144
.b8 181
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp412
.b64 $L__tmp425
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 128,31
.b32 8373
.b8 18
.b64 $L__tmp412
.b64 $L__tmp424
.b8 36
.b32 .debug_loc+2189
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp418
.b64 $L__tmp420
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 178
.b8 242
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp418
.b64 $L__tmp420
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 240,30
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 177
.b8 242
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp427
.b64 $L__tmp429
.b8 20
.b8 204
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 232,30
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 178
.b8 224
.b8 204
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp430
.b64 $L__tmp432
.b8 20
.b8 204
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 216,30
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 224,30
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp434
.b64 $L__tmp436
.b8 20
.b8 205
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 208,30
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 177
.b8 230
.b8 204
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp438
.b64 $L__tmp451
.b8 20
.b8 205
.b8 32
.b8 7
.b8 144
.b8 182
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp438
.b64 $L__tmp451
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 192,30
.b32 8373
.b8 18
.b64 $L__tmp438
.b64 $L__tmp450
.b8 36
.b32 .debug_loc+2327
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp444
.b64 $L__tmp446
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 181
.b8 240
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp444
.b64 $L__tmp446
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 176,30
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 180
.b8 240
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp453
.b64 $L__tmp455
.b8 20
.b8 205
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 160,30
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 184
.b8 232
.b8 204
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp456
.b64 $L__tmp458
.b8 20
.b8 205
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 144,30
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 152,30
.b32 8652
.b8 0
.b8 0
.b8 0
.b8 42
.b32 9625
.b64 $L__tmp461
.b64 $L__tmp477
.b8 20
.b8 17
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 208,29
.b32 9769
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 216,29
.b32 9779
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 224,29
.b32 9789
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 232,29
.b32 9799
.b8 18
.b64 $L__tmp461
.b64 $L__tmp477
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 240,29
.b32 9811
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 128,30
.b32 9820
.b8 34
.b8 7
.b8 144
.b8 183
.b8 230
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9830
.b8 34
.b8 7
.b8 144
.b8 179
.b8 234
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9845
.b8 34
.b8 7
.b8 144
.b8 182
.b8 234
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9856
.b8 34
.b8 7
.b8 144
.b8 185
.b8 234
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9867
.b8 34
.b8 7
.b8 144
.b8 178
.b8 236
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9878
.b8 34
.b8 7
.b8 144
.b8 181
.b8 236
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9889
.b8 34
.b8 7
.b8 144
.b8 184
.b8 236
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9899
.b8 34
.b8 7
.b8 144
.b8 177
.b8 238
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9909
.b8 34
.b8 7
.b8 144
.b8 180
.b8 238
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9919
.b8 34
.b8 7
.b8 144
.b8 183
.b8 238
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9929
.b8 34
.b8 7
.b8 144
.b8 176
.b8 240
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9939
.b8 31
.b32 8397
.b64 $L__tmp464
.b64 $L__tmp466
.b8 20
.b8 88
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 200,29
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 184
.b8 230
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 9961
.b64 $L__tmp480
.b64 $L__tmp483
.b8 20
.b8 44
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 128,29
.b32 10081
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 136,29
.b32 10091
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 144,29
.b32 10101
.b8 18
.b64 $L__tmp480
.b64 $L__tmp483
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 152,29
.b32 10112
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 188,29
.b32 10124
.b8 34
.b8 7
.b8 144
.b8 185
.b8 228
.b8 224
.b8 177
.b8 214
.b8 4
.b8 2
.b32 10133
.b8 34
.b8 7
.b8 144
.b8 176
.b8 230
.b8 224
.b8 177
.b8 214
.b8 4
.b8 2
.b32 10145
.b8 0
.b8 0
.b8 18
.b64 $L__tmp485
.b64 $L__tmp549
.b8 36
.b32 .debug_loc+2603
.b32 6749
.b8 42
.b32 10193
.b64 $L__tmp488
.b64 $L__tmp489
.b8 20
.b8 52
.b8 1
.b8 32
.b8 8
.b8 144
.b8 185
.b8 242
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10325
.b8 18
.b64 $L__tmp488
.b64 $L__tmp489
.b8 36
.b32 .debug_loc+2465
.b32 10341
.b8 0
.b8 0
.b8 42
.b32 10355
.b64 $L__tmp492
.b64 $L__tmp493
.b8 20
.b8 53
.b8 1
.b8 32
.b8 8
.b8 144
.b8 183
.b8 242
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10501
.b8 18
.b64 $L__tmp492
.b64 $L__tmp493
.b8 36
.b32 .debug_loc+2534
.b32 10517
.b8 0
.b8 0
.b8 18
.b64 $L__tmp499
.b64 $L__tmp503
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 152,46
.b32 6768
.b8 42
.b32 10531
.b64 $L__tmp499
.b64 $L__tmp500
.b8 20
.b8 57
.b8 1
.b8 32
.b8 8
.b8 144
.b8 178
.b8 242
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10659
.b8 18
.b64 $L__tmp499
.b64 $L__tmp500
.b8 34
.b8 8
.b8 144
.b8 177
.b8 242
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10675
.b8 0
.b8 0
.b8 0
.b8 42
.b32 8217
.b64 $L__tmp505
.b64 $L__tmp518
.b8 20
.b8 61
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 224,28
.b32 8361
.b8 18
.b64 $L__tmp505
.b64 $L__tmp518
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 240,28
.b32 8373
.b8 18
.b64 $L__tmp505
.b64 $L__tmp517
.b8 36
.b32 .debug_loc+2748
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp511
.b64 $L__tmp513
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 185
.b8 226
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp511
.b64 $L__tmp513
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 208,28
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 184
.b8 226
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 8217
.b64 $L__tmp520
.b64 $L__tmp533
.b8 20
.b8 62
.b8 1
.b8 32
.b8 7
.b8 144
.b8 183
.b8 230
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp520
.b64 $L__tmp533
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 192,28
.b32 8373
.b8 18
.b64 $L__tmp520
.b64 $L__tmp532
.b8 36
.b32 .debug_loc+2886
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp526
.b64 $L__tmp528
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 178
.b8 226
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp526
.b64 $L__tmp528
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 176,28
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 177
.b8 226
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 8217
.b64 $L__tmp535
.b64 $L__tmp548
.b8 20
.b8 63
.b8 1
.b8 32
.b8 7
.b8 144
.b8 185
.b8 230
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp535
.b64 $L__tmp548
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 160,28
.b32 8373
.b8 18
.b64 $L__tmp535
.b64 $L__tmp547
.b8 36
.b32 .debug_loc+3024
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp541
.b64 $L__tmp543
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 181
.b8 224
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp541
.b64 $L__tmp543
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 144,28
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 180
.b8 224
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp552
.b64 $L__tmp559
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 240,46
.b32 5950
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 128,47
.b32 5963
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 144,47
.b32 5976
.b8 42
.b32 10689
.b64 $L__tmp553
.b64 $L__tmp554
.b8 20
.b8 97
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 192,27
.b32 10821
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 208,27
.b32 10832
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 224,27
.b32 10842
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 240,27
.b32 10852
.b8 18
.b64 $L__tmp553
.b64 $L__tmp554
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 128,28
.b32 10863
.b8 0
.b8 0
.b8 42
.b32 10689
.b64 $L__tmp555
.b64 $L__tmp556
.b8 20
.b8 98
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 240,26
.b32 10821
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 128,27
.b32 10832
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 144,27
.b32 10842
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 160,27
.b32 10852
.b8 18
.b64 $L__tmp555
.b64 $L__tmp556
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 176,27
.b32 10863
.b8 0
.b8 0
.b8 42
.b32 10689
.b64 $L__tmp557
.b64 $L__tmp558
.b8 20
.b8 99
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 160,26
.b32 10821
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 176,26
.b32 10832
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 192,26
.b32 10842
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 208,26
.b32 10852
.b8 18
.b64 $L__tmp557
.b64 $L__tmp558
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 224,26
.b32 10863
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 10879
.b64 $L__tmp563
.b64 $L__tmp564
.b8 17
.b8 55
.b8 3
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 240,25
.b32 11014
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 248,25
.b32 11025
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 128,26
.b32 11036
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 136,26
.b32 11047
.b8 18
.b64 $L__tmp563
.b64 $L__tmp564
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 144,26
.b32 11058
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 11085
.b64 $L__tmp566
.b64 $L__tmp572
.b8 10
.b8 28
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 216,25
.b32 11143
.b8 42
.b32 11154
.b64 $L__tmp570
.b64 $L__tmp571
.b8 3
.b8 4
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 208,25
.b32 11214
.b8 32
.b8 8
.b8 144
.b8 181
.b8 234
.b8 196
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11224
.b8 32
.b8 8
.b8 144
.b8 182
.b8 234
.b8 196
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11234
.b8 32
.b8 8
.b8 144
.b8 183
.b8 234
.b8 196
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11244
.b8 0
.b8 0
.b8 31
.b32 11269
.b64 $L__tmp573
.b64 $L__tmp577
.b8 10
.b8 29
.b8 18
.b64 $L__tmp573
.b64 $L__tmp577
.b8 34
.b8 8
.b8 144
.b8 185
.b8 232
.b8 196
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11382
.b8 34
.b8 8
.b8 144
.b8 176
.b8 234
.b8 196
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11393
.b8 34
.b8 8
.b8 144
.b8 177
.b8 234
.b8 196
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11404
.b8 0
.b8 0
.b8 31
.b32 11417
.b64 $L__tmp578
.b64 $L__tmp1071
.b8 10
.b8 29
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 144,25
.b32 11569
.b8 18
.b64 $L__tmp578
.b64 $L__tmp1071
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 160,25
.b32 11582
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 176,25
.b32 11593
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 192,25
.b32 11604
.b8 42
.b32 5338
.b64 $L__tmp578
.b64 $L__tmp580
.b8 17
.b8 60
.b8 3
.b8 18
.b64 $L__tmp578
.b64 $L__tmp580
.b8 34
.b8 7
.b8 144
.b8 182
.b8 236
.b8 204
.b8 145
.b8 215
.b8 4
.b8 2
.b32 5451
.b8 0
.b8 0
.b8 42
.b32 5664
.b64 $L__tmp583
.b64 $L__tmp1068
.b8 17
.b8 64
.b8 3
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 144,24
.b32 5823
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 152,24
.b32 5834
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 160,24
.b32 5845
.b8 18
.b64 $L__tmp583
.b64 $L__tmp1068
.b8 34
.b8 6
.b8 144
.b8 179
.b8 236
.b8 200
.b8 171
.b8 2
.b8 2
.b32 5857
.b8 34
.b8 6
.b8 144
.b8 177
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 5870
.b8 42
.b32 5338
.b64 $L__tmp583
.b64 $L__tmp585
.b8 20
.b8 76
.b8 1
.b8 18
.b64 $L__tmp583
.b64 $L__tmp585
.b8 34
.b8 7
.b8 144
.b8 184
.b8 236
.b8 204
.b8 145
.b8 215
.b8 4
.b8 2
.b32 5451
.b8 0
.b8 0
.b8 42
.b32 6009
.b64 $L__tmp587
.b64 $L__tmp589
.b8 20
.b8 77
.b8 1
.b8 18
.b64 $L__tmp587
.b64 $L__tmp589
.b8 34
.b8 8
.b8 144
.b8 181
.b8 236
.b8 196
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 6102
.b8 0
.b8 0
.b8 18
.b64 $L__tmp591
.b64 $L__tmp1068
.b8 36
.b32 .debug_loc+3162
.b32 5884
.b8 18
.b64 $L__tmp596
.b64 $L__tmp1065
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 176,24
.b32 5895
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 192,24
.b32 5908
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 208,24
.b32 5921
.b8 34
.b8 8
.b8 144
.b8 179
.b8 236
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 5934
.b8 42
.b32 6115
.b64 $L__tmp596
.b64 $L__tmp598
.b8 20
.b8 82
.b8 1
.b8 32
.b8 7
.b8 144
.b8 177
.b8 238
.b8 204
.b8 145
.b8 215
.b8 4
.b8 2
.b32 6231
.b8 18
.b64 $L__tmp596
.b64 $L__tmp598
.b8 34
.b8 8
.b8 144
.b8 176
.b8 236
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 6246
.b8 0
.b8 0
.b8 42
.b32 6419
.b64 $L__tmp604
.b64 $L__tmp1056
.b8 20
.b8 85
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 224,23
.b32 6597
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 232,23
.b32 6610
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 240,23
.b32 6623
.b8 32
.b8 7
.b8 144
.b8 177
.b8 232
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 6636
.b8 32
.b8 6
.b8 144
.b8 178
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 6651
.b8 32
.b8 6
.b8 144
.b8 178
.b8 230
.b8 201
.b8 171
.b8 2
.b8 2
.b32 6664
.b8 18
.b64 $L__tmp604
.b64 $L__tmp1056
.b8 34
.b8 6
.b8 144
.b8 182
.b8 236
.b8 200
.b8 171
.b8 2
.b8 2
.b32 6687
.b8 42
.b32 6259
.b64 $L__tmp604
.b64 $L__tmp606
.b8 20
.b8 28
.b8 1
.b8 32
.b8 8
.b8 144
.b8 177
.b8 236
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 6383
.b8 18
.b64 $L__tmp604
.b64 $L__tmp606
.b8 34
.b8 7
.b8 144
.b8 178
.b8 238
.b8 204
.b8 145
.b8 215
.b8 4
.b8 2
.b32 6399
.b8 0
.b8 0
.b8 18
.b64 $L__tmp610
.b64 $L__tmp766
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 248,23
.b32 6701
.b8 42
.b32 6871
.b64 $L__tmp610
.b64 $L__tmp611
.b8 20
.b8 34
.b8 1
.b8 32
.b8 9
.b8 144
.b8 178
.b8 230
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7011
.b8 18
.b64 $L__tmp610
.b64 $L__tmp611
.b8 34
.b8 9
.b8 144
.b8 177
.b8 230
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7027
.b8 0
.b8 0
.b8 42
.b32 7041
.b64 $L__tmp613
.b64 $L__tmp765
.b8 20
.b8 35
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 168,22
.b32 7226
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 176,22
.b32 7238
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 184,22
.b32 7250
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 192,22
.b32 7262
.b8 32
.b8 6
.b8 144
.b8 179
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 7283
.b8 18
.b64 $L__tmp613
.b64 $L__tmp765
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 212,22
.b32 7296
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 216,22
.b32 7311
.b8 34
.b8 9
.b8 144
.b8 177
.b8 236
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7322
.b8 31
.b32 7341
.b64 $L__tmp614
.b64 $L__tmp627
.b8 20
.b8 241
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 160,21
.b32 7526
.b8 18
.b64 $L__tmp614
.b64 $L__tmp627
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 168,21
.b32 7538
.b8 18
.b64 $L__tmp614
.b64 $L__tmp626
.b8 36
.b32 .debug_loc+3301
.b32 7548
.b8 31
.b32 7562
.b64 $L__tmp620
.b64 $L__tmp622
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 178
.b8 242
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp620
.b64 $L__tmp622
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 144,21
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 177
.b8 242
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 7701
.b64 $L__tmp631
.b64 $L__tmp637
.b8 20
.b8 241
.b8 32
.b8 9
.b8 144
.b8 185
.b8 232
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7842
.b8 32
.b8 9
.b8 144
.b8 177
.b8 234
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7856
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 128,21
.b32 7867
.b8 32
.b8 8
.b8 144
.b8 180
.b8 228
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7882
.b8 18
.b64 $L__tmp631
.b64 $L__tmp637
.b8 34
.b8 8
.b8 144
.b8 182
.b8 228
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7898
.b8 34
.b8 8
.b8 144
.b8 184
.b8 228
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7915
.b8 34
.b8 8
.b8 144
.b8 185
.b8 228
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7930
.b8 34
.b8 8
.b8 144
.b8 182
.b8 230
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7950
.b8 34
.b8 8
.b8 144
.b8 183
.b8 230
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7962
.b8 0
.b8 0
.b8 31
.b32 7998
.b64 $L__tmp640
.b64 $L__tmp765
.b8 20
.b8 247
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 208,19
.b32 8150
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 216,19
.b32 8160
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 224,19
.b32 8170
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 232,19
.b32 8180
.b8 32
.b8 6
.b8 144
.b8 180
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 8194
.b8 31
.b32 8217
.b64 $L__tmp641
.b64 $L__tmp654
.b8 20
.b8 172
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 176,19
.b32 8361
.b8 18
.b64 $L__tmp641
.b64 $L__tmp654
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 192,19
.b32 8373
.b8 18
.b64 $L__tmp641
.b64 $L__tmp653
.b8 36
.b32 .debug_loc+3439
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp647
.b64 $L__tmp649
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 180
.b8 240
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp647
.b64 $L__tmp649
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 160,19
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 179
.b8 240
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp656
.b64 $L__tmp669
.b8 20
.b8 173
.b8 32
.b8 7
.b8 144
.b8 180
.b8 232
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp656
.b64 $L__tmp669
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 144,19
.b32 8373
.b8 18
.b64 $L__tmp656
.b64 $L__tmp668
.b8 36
.b32 .debug_loc+3577
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp662
.b64 $L__tmp664
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 183
.b8 238
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp662
.b64 $L__tmp664
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 128,19
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 182
.b8 238
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp671
.b64 $L__tmp684
.b8 20
.b8 174
.b8 32
.b8 7
.b8 144
.b8 182
.b8 232
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp671
.b64 $L__tmp684
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 240,18
.b32 8373
.b8 18
.b64 $L__tmp671
.b64 $L__tmp683
.b8 36
.b32 .debug_loc+3715
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp677
.b64 $L__tmp679
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 176
.b8 238
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp677
.b64 $L__tmp679
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 224,18
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 185
.b8 236
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp685
.b64 $L__tmp765
.b8 34
.b8 6
.b8 144
.b8 181
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 8205
.b8 31
.b32 8397
.b64 $L__tmp688
.b64 $L__tmp690
.b8 20
.b8 180
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 208,18
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 179
.b8 234
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp692
.b64 $L__tmp705
.b8 20
.b8 180
.b8 32
.b8 7
.b8 144
.b8 184
.b8 232
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp692
.b64 $L__tmp705
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 192,18
.b32 8373
.b8 18
.b64 $L__tmp692
.b64 $L__tmp704
.b8 36
.b32 .debug_loc+3853
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp698
.b64 $L__tmp700
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 179
.b8 236
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp698
.b64 $L__tmp700
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 176,18
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 178
.b8 236
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp707
.b64 $L__tmp709
.b8 20
.b8 180
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 168,18
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 176
.b8 238
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp710
.b64 $L__tmp712
.b8 20
.b8 180
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 152,18
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 160,18
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp714
.b64 $L__tmp716
.b8 20
.b8 181
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 144,18
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 185
.b8 242
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp718
.b64 $L__tmp731
.b8 20
.b8 181
.b8 32
.b8 7
.b8 144
.b8 176
.b8 234
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp718
.b64 $L__tmp731
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 128,18
.b32 8373
.b8 18
.b64 $L__tmp718
.b64 $L__tmp730
.b8 36
.b32 .debug_loc+3991
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp724
.b64 $L__tmp726
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 182
.b8 234
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp724
.b64 $L__tmp726
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 240,17
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 181
.b8 234
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp733
.b64 $L__tmp735
.b8 20
.b8 181
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 232,17
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 182
.b8 226
.b8 224
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp736
.b64 $L__tmp738
.b8 20
.b8 181
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 216,17
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 224,17
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp740
.b64 $L__tmp742
.b8 20
.b8 182
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 208,17
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 181
.b8 232
.b8 224
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp744
.b64 $L__tmp757
.b8 20
.b8 182
.b8 32
.b8 7
.b8 144
.b8 178
.b8 234
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp744
.b64 $L__tmp757
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 192,17
.b32 8373
.b8 18
.b64 $L__tmp744
.b64 $L__tmp756
.b8 36
.b32 .debug_loc+4129
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp750
.b64 $L__tmp752
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 185
.b8 232
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp750
.b64 $L__tmp752
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 176,17
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 184
.b8 232
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp759
.b64 $L__tmp761
.b8 20
.b8 182
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 160,17
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 178
.b8 236
.b8 224
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp762
.b64 $L__tmp764
.b8 20
.b8 182
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 144,17
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 152,17
.b32 8652
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp768
.b64 $L__tmp984
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 128,24
.b32 6725
.b8 42
.b32 8662
.b64 $L__tmp768
.b64 $L__tmp769
.b8 20
.b8 39
.b8 1
.b8 32
.b8 8
.b8 144
.b8 185
.b8 224
.b8 228
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 8796
.b8 18
.b64 $L__tmp768
.b64 $L__tmp769
.b8 34
.b8 8
.b8 144
.b8 184
.b8 224
.b8 228
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 8812
.b8 0
.b8 0
.b8 42
.b32 8826
.b64 $L__tmp771
.b64 $L__tmp983
.b8 20
.b8 40
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 248,14
.b32 9008
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 128,15
.b32 9020
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 136,15
.b32 9032
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 144,15
.b32 9044
.b8 32
.b8 6
.b8 144
.b8 182
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 9065
.b8 18
.b64 $L__tmp771
.b64 $L__tmp983
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 164,15
.b32 9078
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 168,15
.b32 9094
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 172,15
.b32 9106
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 128,37
.b32 9118
.b8 34
.b8 8
.b8 144
.b8 184
.b8 230
.b8 228
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 9131
.b8 42
.b32 9161
.b64 $L__tmp772
.b64 $L__tmp785
.b8 20
.b8 4
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 208,13
.b32 9340
.b8 18
.b64 $L__tmp772
.b64 $L__tmp785
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 216,13
.b32 9352
.b8 18
.b64 $L__tmp772
.b64 $L__tmp784
.b8 36
.b32 .debug_loc+4267
.b32 9362
.b8 31
.b32 7562
.b64 $L__tmp778
.b64 $L__tmp780
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 180
.b8 228
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp778
.b64 $L__tmp780
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 192,13
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 179
.b8 228
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 7701
.b64 $L__tmp789
.b64 $L__tmp795
.b8 20
.b8 4
.b8 1
.b8 32
.b8 8
.b8 144
.b8 182
.b8 228
.b8 228
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7842
.b8 32
.b8 8
.b8 144
.b8 184
.b8 228
.b8 228
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7856
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 176,13
.b32 7867
.b8 32
.b8 8
.b8 144
.b8 176
.b8 234
.b8 200
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7882
.b8 18
.b64 $L__tmp789
.b64 $L__tmp795
.b8 34
.b8 8
.b8 144
.b8 178
.b8 234
.b8 200
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7898
.b8 34
.b8 8
.b8 144
.b8 180
.b8 234
.b8 200
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7915
.b8 34
.b8 8
.b8 144
.b8 181
.b8 234
.b8 200
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7930
.b8 34
.b8 8
.b8 144
.b8 178
.b8 236
.b8 200
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7950
.b8 34
.b8 8
.b8 144
.b8 179
.b8 236
.b8 200
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7962
.b8 0
.b8 0
.b8 42
.b32 9376
.b64 $L__tmp799
.b64 $L__tmp966
.b8 20
.b8 11
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 224,11
.b32 9525
.b8 32
.b8 7
.b8 144
.b8 179
.b8 234
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 9537
.b8 32
.b8 7
.b8 144
.b8 180
.b8 234
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 9549
.b8 32
.b8 7
.b8 144
.b8 181
.b8 234
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 9561
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 232,11
.b32 9573
.b8 32
.b8 6
.b8 144
.b8 183
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 9584
.b8 31
.b32 8217
.b64 $L__tmp800
.b64 $L__tmp813
.b8 20
.b8 193
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 192,11
.b32 8361
.b8 18
.b64 $L__tmp800
.b64 $L__tmp813
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 208,11
.b32 8373
.b8 18
.b64 $L__tmp800
.b64 $L__tmp812
.b8 36
.b32 .debug_loc+4405
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp806
.b64 $L__tmp808
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 182
.b8 226
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp806
.b64 $L__tmp808
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 176,11
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 181
.b8 226
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp815
.b64 $L__tmp828
.b8 20
.b8 194
.b8 32
.b8 7
.b8 144
.b8 183
.b8 234
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp815
.b64 $L__tmp828
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 160,11
.b32 8373
.b8 18
.b64 $L__tmp815
.b64 $L__tmp827
.b8 36
.b32 .debug_loc+4543
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp821
.b64 $L__tmp823
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 185
.b8 224
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp821
.b64 $L__tmp823
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 144,11
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 184
.b8 224
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp830
.b64 $L__tmp843
.b8 20
.b8 195
.b8 32
.b8 7
.b8 144
.b8 184
.b8 234
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp830
.b64 $L__tmp843
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 128,11
.b32 8373
.b8 18
.b64 $L__tmp830
.b64 $L__tmp842
.b8 36
.b32 .debug_loc+4681
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp836
.b64 $L__tmp838
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 178
.b8 224
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp836
.b64 $L__tmp838
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 240,10
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 177
.b8 224
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp845
.b64 $L__tmp858
.b8 20
.b8 196
.b8 32
.b8 7
.b8 144
.b8 185
.b8 234
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp845
.b64 $L__tmp858
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 224,10
.b32 8373
.b8 18
.b64 $L__tmp845
.b64 $L__tmp857
.b8 36
.b32 .debug_loc+4819
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp851
.b64 $L__tmp853
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 181
.b8 242
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp851
.b64 $L__tmp853
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 208,10
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 180
.b8 242
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp859
.b64 $L__tmp966
.b8 34
.b8 6
.b8 144
.b8 184
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 9595
.b8 34
.b8 8
.b8 144
.b8 179
.b8 240
.b8 208
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9605
.b8 31
.b32 8397
.b64 $L__tmp862
.b64 $L__tmp864
.b8 20
.b8 202
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 192,10
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 179
.b8 240
.b8 200
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp866
.b64 $L__tmp879
.b8 20
.b8 202
.b8 32
.b8 7
.b8 144
.b8 177
.b8 236
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp866
.b64 $L__tmp879
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 176,10
.b32 8373
.b8 18
.b64 $L__tmp866
.b64 $L__tmp878
.b8 36
.b32 .debug_loc+4960
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp872
.b64 $L__tmp874
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 184
.b8 240
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp872
.b64 $L__tmp874
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 160,10
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 183
.b8 240
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp881
.b64 $L__tmp883
.b8 20
.b8 202
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 152,10
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 176
.b8 224
.b8 204
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp884
.b64 $L__tmp886
.b8 20
.b8 202
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 136,10
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 144,10
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp888
.b64 $L__tmp890
.b8 20
.b8 203
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 128,10
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 185
.b8 228
.b8 204
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp892
.b64 $L__tmp905
.b8 20
.b8 203
.b8 32
.b8 7
.b8 144
.b8 178
.b8 236
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp892
.b64 $L__tmp905
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 240,9
.b32 8373
.b8 18
.b64 $L__tmp892
.b64 $L__tmp904
.b8 36
.b32 .debug_loc+5101
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp898
.b64 $L__tmp900
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 177
.b8 240
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp898
.b64 $L__tmp900
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 224,9
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 176
.b8 240
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp907
.b64 $L__tmp909
.b8 20
.b8 203
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 216,9
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 182
.b8 232
.b8 204
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp910
.b64 $L__tmp912
.b8 20
.b8 203
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 200,9
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 208,9
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp914
.b64 $L__tmp916
.b8 20
.b8 204
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 192,9
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 181
.b8 238
.b8 204
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp918
.b64 $L__tmp931
.b8 20
.b8 204
.b8 32
.b8 7
.b8 144
.b8 179
.b8 236
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp918
.b64 $L__tmp931
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 176,9
.b32 8373
.b8 18
.b64 $L__tmp918
.b64 $L__tmp930
.b8 36
.b32 .debug_loc+5242
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp924
.b64 $L__tmp926
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 180
.b8 238
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp924
.b64 $L__tmp926
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 160,9
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 179
.b8 238
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp933
.b64 $L__tmp935
.b8 20
.b8 204
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 152,9
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 178
.b8 242
.b8 204
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp936
.b64 $L__tmp938
.b8 20
.b8 204
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 136,9
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 144,9
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp940
.b64 $L__tmp942
.b8 20
.b8 205
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 128,9
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 177
.b8 228
.b8 208
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp944
.b64 $L__tmp957
.b8 20
.b8 205
.b8 32
.b8 7
.b8 144
.b8 180
.b8 236
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp944
.b64 $L__tmp957
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 240,8
.b32 8373
.b8 18
.b64 $L__tmp944
.b64 $L__tmp956
.b8 36
.b32 .debug_loc+5383
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp950
.b64 $L__tmp952
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 183
.b8 236
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp950
.b64 $L__tmp952
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 224,8
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 182
.b8 236
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp959
.b64 $L__tmp961
.b8 20
.b8 205
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 208,8
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 184
.b8 230
.b8 208
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp962
.b64 $L__tmp964
.b8 20
.b8 205
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 192,8
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 200,8
.b32 8652
.b8 0
.b8 0
.b8 0
.b8 42
.b32 9625
.b64 $L__tmp967
.b64 $L__tmp983
.b8 20
.b8 17
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 128,8
.b32 9769
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 136,8
.b32 9779
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 144,8
.b32 9789
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 152,8
.b32 9799
.b8 18
.b64 $L__tmp967
.b64 $L__tmp983
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 160,8
.b32 9811
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 176,8
.b32 9820
.b8 34
.b8 8
.b8 144
.b8 183
.b8 228
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9830
.b8 34
.b8 8
.b8 144
.b8 179
.b8 232
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9845
.b8 34
.b8 8
.b8 144
.b8 182
.b8 232
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9856
.b8 34
.b8 8
.b8 144
.b8 185
.b8 232
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9867
.b8 34
.b8 8
.b8 144
.b8 178
.b8 234
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9878
.b8 34
.b8 8
.b8 144
.b8 181
.b8 234
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9889
.b8 34
.b8 8
.b8 144
.b8 184
.b8 234
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9899
.b8 34
.b8 8
.b8 144
.b8 177
.b8 236
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9909
.b8 34
.b8 8
.b8 144
.b8 180
.b8 236
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9919
.b8 34
.b8 8
.b8 144
.b8 183
.b8 236
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9929
.b8 34
.b8 8
.b8 144
.b8 176
.b8 238
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9939
.b8 31
.b32 8397
.b64 $L__tmp970
.b64 $L__tmp972
.b8 20
.b8 88
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 248,7
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 184
.b8 228
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 9961
.b64 $L__tmp986
.b64 $L__tmp989
.b8 20
.b8 44
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 224,7
.b32 10081
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 232,7
.b32 10091
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 240,7
.b32 10101
.b8 18
.b64 $L__tmp986
.b64 $L__tmp989
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 152,29
.b32 10112
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 188,29
.b32 10124
.b8 34
.b8 8
.b8 144
.b8 185
.b8 226
.b8 228
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 10133
.b8 34
.b8 8
.b8 144
.b8 176
.b8 228
.b8 228
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 10145
.b8 0
.b8 0
.b8 18
.b64 $L__tmp991
.b64 $L__tmp1055
.b8 36
.b32 .debug_loc+5662
.b32 6749
.b8 42
.b32 10193
.b64 $L__tmp994
.b64 $L__tmp995
.b8 20
.b8 52
.b8 1
.b8 32
.b8 8
.b8 144
.b8 177
.b8 240
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10325
.b8 18
.b64 $L__tmp994
.b64 $L__tmp995
.b8 36
.b32 .debug_loc+5524
.b32 10341
.b8 0
.b8 0
.b8 42
.b32 10355
.b64 $L__tmp998
.b64 $L__tmp999
.b8 20
.b8 53
.b8 1
.b8 32
.b8 8
.b8 144
.b8 185
.b8 238
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10501
.b8 18
.b64 $L__tmp998
.b64 $L__tmp999
.b8 36
.b32 .debug_loc+5593
.b32 10517
.b8 0
.b8 0
.b8 18
.b64 $L__tmp1005
.b64 $L__tmp1009
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 136,24
.b32 6768
.b8 42
.b32 10531
.b64 $L__tmp1005
.b64 $L__tmp1006
.b8 20
.b8 57
.b8 1
.b8 32
.b8 8
.b8 144
.b8 180
.b8 238
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10659
.b8 18
.b64 $L__tmp1005
.b64 $L__tmp1006
.b8 34
.b8 8
.b8 144
.b8 179
.b8 238
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10675
.b8 0
.b8 0
.b8 0
.b8 42
.b32 8217
.b64 $L__tmp1011
.b64 $L__tmp1024
.b8 20
.b8 61
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 192,7
.b32 8361
.b8 18
.b64 $L__tmp1011
.b64 $L__tmp1024
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 208,7
.b32 8373
.b8 18
.b64 $L__tmp1011
.b64 $L__tmp1023
.b8 36
.b32 .debug_loc+5807
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp1017
.b64 $L__tmp1019
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 177
.b8 224
.b8 228
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp1017
.b64 $L__tmp1019
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 176,7
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 176
.b8 224
.b8 228
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 8217
.b64 $L__tmp1026
.b64 $L__tmp1039
.b8 20
.b8 62
.b8 1
.b8 32
.b8 7
.b8 144
.b8 181
.b8 238
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp1026
.b64 $L__tmp1039
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 160,7
.b32 8373
.b8 18
.b64 $L__tmp1026
.b64 $L__tmp1038
.b8 36
.b32 .debug_loc+5948
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp1032
.b64 $L__tmp1034
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 180
.b8 242
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp1032
.b64 $L__tmp1034
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 144,7
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 179
.b8 242
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 8217
.b64 $L__tmp1041
.b64 $L__tmp1054
.b8 20
.b8 63
.b8 1
.b8 32
.b8 7
.b8 144
.b8 183
.b8 238
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp1041
.b64 $L__tmp1054
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 128,7
.b32 8373
.b8 18
.b64 $L__tmp1041
.b64 $L__tmp1053
.b8 36
.b32 .debug_loc+6089
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp1047
.b64 $L__tmp1049
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 183
.b8 240
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp1047
.b64 $L__tmp1049
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 240,6
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 182
.b8 240
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp1058
.b64 $L__tmp1065
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 224,24
.b32 5950
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 240,24
.b32 5963
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 128,25
.b32 5976
.b8 42
.b32 10689
.b64 $L__tmp1059
.b64 $L__tmp1060
.b8 20
.b8 97
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 160,6
.b32 10821
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 176,6
.b32 10832
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 192,6
.b32 10842
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 208,6
.b32 10852
.b8 18
.b64 $L__tmp1059
.b64 $L__tmp1060
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 224,6
.b32 10863
.b8 0
.b8 0
.b8 42
.b32 10689
.b64 $L__tmp1061
.b64 $L__tmp1062
.b8 20
.b8 98
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 208,5
.b32 10821
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 224,5
.b32 10832
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 240,5
.b32 10842
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 128,6
.b32 10852
.b8 18
.b64 $L__tmp1061
.b64 $L__tmp1062
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 144,6
.b32 10863
.b8 0
.b8 0
.b8 42
.b32 10689
.b64 $L__tmp1063
.b64 $L__tmp1064
.b8 20
.b8 99
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 128,5
.b32 10821
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 144,5
.b32 10832
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 160,5
.b32 10842
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 176,5
.b32 10852
.b8 18
.b64 $L__tmp1063
.b64 $L__tmp1064
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 192,5
.b32 10863
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 11617
.b64 $L__tmp1069
.b64 $L__tmp1070
.b8 17
.b8 65
.b8 3
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 208,4
.b32 11754
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 216,4
.b32 11765
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 224,4
.b32 11776
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 232,4
.b32 11787
.b8 18
.b64 $L__tmp1069
.b64 $L__tmp1070
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 240,4
.b32 11798
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 11085
.b64 $L__tmp1072
.b64 $L__tmp1078
.b8 10
.b8 29
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 176,4
.b32 11143
.b8 42
.b32 11154
.b64 $L__tmp1076
.b64 $L__tmp1077
.b8 3
.b8 4
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 168,4
.b32 11214
.b8 32
.b8 8
.b8 144
.b8 180
.b8 232
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11224
.b8 32
.b8 8
.b8 144
.b8 181
.b8 232
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11234
.b8 32
.b8 8
.b8 144
.b8 182
.b8 232
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11244
.b8 0
.b8 0
.b8 31
.b32 11815
.b64 $L__tmp1079
.b64 $L__tmp1081
.b8 10
.b8 31
.b8 18
.b64 $L__tmp1079
.b64 $L__tmp1081
.b8 34
.b8 8
.b8 144
.b8 185
.b8 230
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11908
.b8 0
.b8 0
.b8 31
.b32 11921
.b64 $L__tmp1083
.b64 $L__tmp1085
.b8 10
.b8 32
.b8 18
.b64 $L__tmp1083
.b64 $L__tmp1085
.b8 34
.b8 8
.b8 144
.b8 176
.b8 232
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 12014
.b8 0
.b8 0
.b8 31
.b32 12027
.b64 $L__tmp1087
.b64 $L__tmp1095
.b8 10
.b8 33
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 160,4
.b32 12068
.b8 32
.b8 6
.b8 144
.b8 181
.b8 230
.b8 152
.b8 171
.b8 2
.b8 2
.b32 12078
.b8 18
.b64 $L__tmp1087
.b64 $L__tmp1095
.b8 36
.b32 .debug_loc+6230
.b32 12088
.b8 0
.b8 0
.b8 31
.b32 12099
.b64 $L__tmp1096
.b64 $L__tmp1109
.b8 10
.b8 33
.b8 32
.b8 7
.b8 144
.b8 185
.b8 238
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12152
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 136,4
.b32 12161
.b8 18
.b64 $L__tmp1096
.b64 $L__tmp1109
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 144,4
.b32 12171
.b8 18
.b64 $L__tmp1096
.b64 $L__tmp1108
.b8 36
.b32 .debug_loc+6375
.b32 12186
.b8 31
.b32 12208
.b64 $L__tmp1103
.b64 $L__tmp1104
.b8 3
.b8 100
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 248,3
.b32 12254
.b8 32
.b8 7
.b8 144
.b8 181
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12264
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 12279
.b64 $L__tmp1110
.b64 $L__tmp1119
.b8 10
.b8 33
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 232,3
.b32 12329
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 240,3
.b32 12339
.b8 18
.b64 $L__tmp1110
.b64 $L__tmp1118
.b8 36
.b32 .debug_loc+6520
.b32 12349
.b8 0
.b8 0
.b8 31
.b32 6009
.b64 $L__tmp1120
.b64 $L__tmp1122
.b8 10
.b8 35
.b8 18
.b64 $L__tmp1120
.b64 $L__tmp1122
.b8 34
.b8 8
.b8 144
.b8 185
.b8 234
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 6102
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 12365
.b64 $L__tmp1125
.b64 $L__tmp1251
.b8 8
.b8 22
.b8 32
.b8 7
.b8 144
.b8 177
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12438
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 128,3
.b32 12448
.b8 31
.b32 12484
.b64 $L__tmp1127
.b64 $L__tmp1175
.b8 9
.b8 168
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 216,2
.b32 12568
.b8 32
.b8 7
.b8 144
.b8 178
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12578
.b8 18
.b64 $L__tmp1127
.b64 $L__tmp1175
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 240,2
.b32 12588
.b8 31
.b32 12625
.b64 $L__tmp1130
.b64 $L__tmp1131
.b8 9
.b8 145
.b8 32
.b8 7
.b8 144
.b8 179
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12672
.b8 32
.b8 7
.b8 144
.b8 180
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12682
.b8 0
.b8 18
.b64 $L__tmp1132
.b64 $L__tmp1163
.b8 36
.b32 .debug_loc+6665
.b32 12603
.b8 31
.b32 12711
.b64 $L__tmp1137
.b64 $L__tmp1138
.b8 9
.b8 147
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 208,2
.b32 12758
.b8 32
.b8 7
.b8 144
.b8 183
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12768
.b8 0
.b8 31
.b32 12625
.b64 $L__tmp1141
.b64 $L__tmp1143
.b8 9
.b8 147
.b8 32
.b8 7
.b8 144
.b8 185
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12672
.b8 32
.b8 8
.b8 144
.b8 176
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 12682
.b8 0
.b8 31
.b32 12802
.b64 $L__tmp1144
.b64 $L__tmp1159
.b8 9
.b8 147
.b8 32
.b8 8
.b8 144
.b8 177
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 12881
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 168,2
.b32 12890
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 176,2
.b32 12899
.b8 18
.b64 $L__tmp1144
.b64 $L__tmp1159
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 192,2
.b32 12909
.b8 18
.b64 $L__tmp1144
.b64 $L__tmp1158
.b8 36
.b32 .debug_loc+6811
.b32 12924
.b8 31
.b32 12946
.b64 $L__tmp1150
.b64 $L__tmp1151
.b8 3
.b8 231
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 152,2
.b32 12993
.b8 32
.b8 8
.b8 144
.b8 180
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 13003
.b8 0
.b8 31
.b32 12946
.b64 $L__tmp1153
.b64 $L__tmp1154
.b8 3
.b8 231
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 144,2
.b32 12993
.b8 32
.b8 8
.b8 144
.b8 181
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 13003
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 13037
.b64 $L__tmp1164
.b64 $L__tmp1165
.b8 9
.b8 148
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 136,2
.b32 13093
.b8 0
.b8 31
.b32 13123
.b64 $L__tmp1166
.b64 $L__tmp1167
.b8 9
.b8 148
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 128,2
.b32 13179
.b8 0
.b8 31
.b32 13190
.b64 $L__tmp1168
.b64 $L__tmp1169
.b8 9
.b8 148
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 248,1
.b32 13246
.b8 0
.b8 31
.b32 11154
.b64 $L__tmp1173
.b64 $L__tmp1174
.b8 9
.b8 148
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 240,1
.b32 11214
.b8 32
.b8 8
.b8 144
.b8 182
.b8 238
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11224
.b8 32
.b8 8
.b8 144
.b8 183
.b8 238
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11234
.b8 32
.b8 8
.b8 144
.b8 184
.b8 238
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11244
.b8 0
.b8 0
.b8 0
.b8 31
.b32 13257
.b64 $L__tmp1177
.b64 $L__tmp1246
.b8 9
.b8 168
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 184,1
.b32 13343
.b8 32
.b8 8
.b8 144
.b8 184
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 13353
.b8 18
.b64 $L__tmp1177
.b64 $L__tmp1246
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 224,1
.b32 13363
.b8 31
.b32 12625
.b64 $L__tmp1180
.b64 $L__tmp1181
.b8 9
.b8 160
.b8 32
.b8 8
.b8 144
.b8 185
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 12672
.b8 32
.b8 8
.b8 144
.b8 176
.b8 226
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 12682
.b8 0
.b8 31
.b32 13390
.b64 $L__tmp1182
.b64 $L__tmp1183
.b8 9
.b8 161
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 176,1
.b32 13448
.b8 0
.b8 31
.b32 13459
.b64 $L__tmp1185
.b64 $L__tmp1193
.b8 9
.b8 161
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot11
.b8 35
.b8 80
.b32 13500
.b8 32
.b8 6
.b8 144
.b8 177
.b8 232
.b8 152
.b8 171
.b8 2
.b8 2
.b32 13510
.b8 18
.b64 $L__tmp1185
.b64 $L__tmp1193
.b8 36
.b32 .debug_loc+6959
.b32 13520
.b8 0
.b8 0
.b8 31
.b32 13531
.b64 $L__tmp1194
.b64 $L__tmp1203
.b8 9
.b8 161
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot11
.b8 35
.b8 64
.b32 13581
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot11
.b8 35
.b8 72
.b32 13591
.b8 18
.b64 $L__tmp1194
.b64 $L__tmp1202
.b8 36
.b32 .debug_loc+7107
.b32 13601
.b8 0
.b8 0
.b8 18
.b64 $L__tmp1203
.b64 $L__tmp1234
.b8 36
.b32 .debug_loc+7255
.b32 13378
.b8 31
.b32 12711
.b64 $L__tmp1208
.b64 $L__tmp1209
.b8 9
.b8 163
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot11
.b8 35
.b8 48
.b32 12758
.b8 32
.b8 8
.b8 144
.b8 185
.b8 226
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 12768
.b8 0
.b8 31
.b32 12625
.b64 $L__tmp1212
.b64 $L__tmp1214
.b8 9
.b8 163
.b8 32
.b8 8
.b8 144
.b8 177
.b8 228
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 12672
.b8 32
.b8 8
.b8 144
.b8 178
.b8 228
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 12682
.b8 0
.b8 31
.b32 12802
.b64 $L__tmp1215
.b64 $L__tmp1230
.b8 9
.b8 163
.b8 32
.b8 8
.b8 144
.b8 179
.b8 228
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 12881
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot11
.b8 35
.b8 112
.b32 12890
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot11
.b8 35
.b8 120
.b32 12899
.b8 18
.b64 $L__tmp1215
.b64 $L__tmp1230
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 128,1
.b32 12909
.b8 18
.b64 $L__tmp1215
.b64 $L__tmp1229
.b8 36
.b32 .debug_loc+7403
.b32 12924
.b8 31
.b32 12946
.b64 $L__tmp1221
.b64 $L__tmp1222
.b8 3
.b8 231
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot11
.b8 35
.b8 96
.b32 12993
.b8 32
.b8 8
.b8 144
.b8 182
.b8 228
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 13003
.b8 0
.b8 31
.b32 12946
.b64 $L__tmp1224
.b64 $L__tmp1225
.b8 3
.b8 231
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot11
.b8 35
.b8 88
.b32 12993
.b8 32
.b8 8
.b8 144
.b8 183
.b8 228
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 13003
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 13037
.b64 $L__tmp1235
.b64 $L__tmp1236
.b8 9
.b8 164
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 144,1
.b32 13093
.b8 0
.b8 31
.b32 13123
.b64 $L__tmp1237
.b64 $L__tmp1238
.b8 9
.b8 164
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 152,1
.b32 13179
.b8 0
.b8 31
.b32 13190
.b64 $L__tmp1239
.b64 $L__tmp1240
.b8 9
.b8 164
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 160,1
.b32 13246
.b8 0
.b8 31
.b32 11154
.b64 $L__tmp1244
.b64 $L__tmp1245
.b8 9
.b8 164
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot11
.b8 35
.b8 168,1
.b32 11214
.b8 32
.b8 8
.b8 144
.b8 185
.b8 240
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11224
.b8 32
.b8 8
.b8 144
.b8 176
.b8 242
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11234
.b8 32
.b8 8
.b8 144
.b8 177
.b8 242
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11244
.b8 0
.b8 0
.b8 0
.b8 31
.b32 13617
.b64 $L__tmp1249
.b64 $L__tmp1250
.b8 9
.b8 168
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot11
.b8 35
.b8 24
.b32 13674
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot11
.b8 35
.b8 32
.b32 13684
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot11
.b8 35
.b8 40
.b32 13693
.b8 32
.b8 8
.b8 144
.b8 184
.b8 242
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 13702
.b8 32
.b8 8
.b8 144
.b8 185
.b8 242
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 13714
.b8 0
.b8 0
.b8 31
.b32 13727
.b64 $L__tmp1252
.b64 $L__tmp1253
.b8 8
.b8 24
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot11
.b8 35
.b8 16
.b32 13783
.b8 0
.b8 31
.b32 13794
.b64 $L__tmp1254
.b64 $L__tmp1255
.b8 8
.b8 25
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot11
.b8 35
.b8 8
.b32 13850
.b8 0
.b8 31
.b32 13861
.b64 $L__tmp1256
.b64 $L__tmp1257
.b8 8
.b8 26
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot11
.b8 35
.b8 0
.b32 13917
.b8 0
.b8 31
.b32 13727
.b64 $L__tmp1260
.b64 $L__tmp1261
.b8 8
.b8 27
.b8 32
.b8 8
.b8 144
.b8 179
.b8 230
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 13783
.b8 0
.b8 31
.b32 13794
.b64 $L__tmp1263
.b64 $L__tmp1264
.b8 8
.b8 28
.b8 32
.b8 8
.b8 144
.b8 180
.b8 230
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 13850
.b8 0
.b8 31
.b32 13861
.b64 $L__tmp1266
.b64 $L__tmp1267
.b8 8
.b8 29
.b8 32
.b8 8
.b8 144
.b8 181
.b8 230
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 13917
.b8 0
.b8 31
.b32 13928
.b64 $L__tmp1270
.b64 $L__tmp1271
.b8 8
.b8 31
.b8 32
.b8 9
.b8 144
.b8 180
.b8 230
.b8 216
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 13964
.b8 0
.b8 31
.b32 13928
.b64 $L__tmp1272
.b64 $L__tmp1273
.b8 8
.b8 31
.b8 32
.b8 9
.b8 144
.b8 182
.b8 230
.b8 216
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 13964
.b8 0
.b8 31
.b32 13928
.b64 $L__tmp1277
.b64 $L__tmp1278
.b8 8
.b8 33
.b8 32
.b8 9
.b8 144
.b8 184
.b8 230
.b8 216
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 13964
.b8 0
.b8 31
.b32 13928
.b64 $L__tmp1279
.b64 $L__tmp1280
.b8 8
.b8 33
.b8 32
.b8 9
.b8 144
.b8 176
.b8 232
.b8 216
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 13964
.b8 0
.b8 31
.b32 13928
.b64 $L__tmp1282
.b64 $L__tmp1283
.b8 8
.b8 33
.b8 32
.b8 9
.b8 144
.b8 177
.b8 232
.b8 216
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 13964
.b8 0
.b8 31
.b32 13979
.b64 $L__tmp1290
.b64 $L__tmp1304
.b8 8
.b8 36
.b8 32
.b8 6
.b8 144
.b8 184
.b8 232
.b8 152
.b8 171
.b8 2
.b8 2
.b32 14030
.b8 32
.b8 6
.b8 144
.b8 185
.b8 232
.b8 152
.b8 171
.b8 2
.b8 2
.b32 14039
.b8 32
.b8 6
.b8 144
.b8 176
.b8 234
.b8 152
.b8 171
.b8 2
.b8 2
.b32 14048
.b8 32
.b8 8
.b8 144
.b8 182
.b8 230
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 14057
.b8 32
.b8 8
.b8 144
.b8 183
.b8 230
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 14067
.b8 18
.b64 $L__tmp1290
.b64 $L__tmp1304
.b8 34
.b8 7
.b8 144
.b8 183
.b8 234
.b8 204
.b8 147
.b8 215
.b8 4
.b8 2
.b32 14078
.b8 34
.b8 6
.b8 144
.b8 177
.b8 234
.b8 152
.b8 171
.b8 2
.b8 2
.b32 14097
.b8 34
.b8 8
.b8 144
.b8 178
.b8 236
.b8 204
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 14112
.b8 34
.b8 8
.b8 144
.b8 179
.b8 236
.b8 204
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 14124
.b8 34
.b8 8
.b8 144
.b8 180
.b8 236
.b8 204
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 14135
.b8 36
.b32 .debug_loc+7551
.b32 14146
.b8 36
.b32 .debug_loc+7617
.b32 14157
.b8 0
.b8 0
.b8 31
.b32 14170
.b64 $L__tmp1311
.b64 $L__tmp1312
.b8 8
.b8 55
.b8 32
.b8 8
.b8 144
.b8 178
.b8 240
.b8 204
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 14279
.b8 32
.b8 7
.b8 144
.b8 176
.b8 234
.b8 216
.b8 145
.b8 215
.b8 4
.b8 2
.b32 14292
.b8 18
.b64 $L__tmp1311
.b64 $L__tmp1312
.b8 34
.b8 7
.b8 144
.b8 185
.b8 232
.b8 216
.b8 145
.b8 215
.b8 4
.b8 2
.b32 14309
.b8 0
.b8 0
.b8 0
.b8 0
.b8 35
.b64 $L__func_begin12
.b64 $L__func_end12
.b8 1
.b8 156
.b32 5134
.b8 18
.b64 $L__tmp1315
.b64 $L__tmp2373
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 192,44
.b32 5171
.b8 34
.b8 8
.b8 144
.b8 182
.b8 228
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 5182
.b8 31
.b32 5075
.b64 $L__tmp1315
.b64 $L__tmp1316
.b8 10
.b8 27
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 128,44
.b32 5109
.b8 0
.b8 31
.b32 5196
.b64 $L__tmp1317
.b64 $L__tmp1321
.b8 10
.b8 28
.b8 18
.b64 $L__tmp1317
.b64 $L__tmp1321
.b8 34
.b8 6
.b8 144
.b8 183
.b8 230
.b8 152
.b8 171
.b8 2
.b8 2
.b32 5303
.b8 34
.b8 6
.b8 144
.b8 184
.b8 230
.b8 152
.b8 171
.b8 2
.b8 2
.b32 5314
.b8 34
.b8 6
.b8 144
.b8 185
.b8 230
.b8 152
.b8 171
.b8 2
.b8 2
.b32 5325
.b8 0
.b8 0
.b8 31
.b32 5464
.b64 $L__tmp1322
.b64 $L__tmp1815
.b8 10
.b8 28
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 192,43
.b32 5614
.b8 18
.b64 $L__tmp1322
.b64 $L__tmp1815
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 208,43
.b32 5629
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 224,43
.b32 5640
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 240,43
.b32 5651
.b8 42
.b32 5338
.b64 $L__tmp1322
.b64 $L__tmp1324
.b8 17
.b8 50
.b8 3
.b8 18
.b64 $L__tmp1322
.b64 $L__tmp1324
.b8 34
.b8 7
.b8 144
.b8 181
.b8 228
.b8 196
.b8 145
.b8 215
.b8 4
.b8 2
.b32 5451
.b8 0
.b8 0
.b8 42
.b32 5664
.b64 $L__tmp1327
.b64 $L__tmp1812
.b8 17
.b8 54
.b8 3
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 192,42
.b32 5823
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 200,42
.b32 5834
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 208,42
.b32 5845
.b8 18
.b64 $L__tmp1327
.b64 $L__tmp1812
.b8 34
.b8 5
.b8 144
.b8 177
.b8 228
.b8 149
.b8 1
.b8 2
.b32 5857
.b8 34
.b8 5
.b8 144
.b8 180
.b8 204
.b8 149
.b8 1
.b8 2
.b32 5870
.b8 42
.b32 5338
.b64 $L__tmp1327
.b64 $L__tmp1329
.b8 20
.b8 76
.b8 1
.b8 18
.b64 $L__tmp1327
.b64 $L__tmp1329
.b8 34
.b8 7
.b8 144
.b8 183
.b8 228
.b8 196
.b8 145
.b8 215
.b8 4
.b8 2
.b32 5451
.b8 0
.b8 0
.b8 42
.b32 6009
.b64 $L__tmp1331
.b64 $L__tmp1333
.b8 20
.b8 77
.b8 1
.b8 18
.b64 $L__tmp1331
.b64 $L__tmp1333
.b8 34
.b8 6
.b8 144
.b8 179
.b8 232
.b8 152
.b8 171
.b8 2
.b8 2
.b32 6102
.b8 0
.b8 0
.b8 18
.b64 $L__tmp1335
.b64 $L__tmp1812
.b8 36
.b32 .debug_loc+7683
.b32 5884
.b8 18
.b64 $L__tmp1340
.b64 $L__tmp1809
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 224,42
.b32 5895
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 240,42
.b32 5908
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 128,43
.b32 5921
.b8 34
.b8 8
.b8 144
.b8 176
.b8 230
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 5934
.b8 42
.b32 6115
.b64 $L__tmp1340
.b64 $L__tmp1342
.b8 20
.b8 82
.b8 1
.b8 32
.b8 7
.b8 144
.b8 176
.b8 230
.b8 196
.b8 145
.b8 215
.b8 4
.b8 2
.b32 6231
.b8 18
.b64 $L__tmp1340
.b64 $L__tmp1342
.b8 34
.b8 8
.b8 144
.b8 183
.b8 228
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 6246
.b8 0
.b8 0
.b8 42
.b32 6419
.b64 $L__tmp1348
.b64 $L__tmp1800
.b8 20
.b8 85
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 144,42
.b32 6597
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 152,42
.b32 6610
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 160,42
.b32 6623
.b8 32
.b8 6
.b8 144
.b8 178
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 6636
.b8 32
.b8 5
.b8 144
.b8 181
.b8 204
.b8 149
.b8 1
.b8 2
.b32 6651
.b8 32
.b8 6
.b8 144
.b8 177
.b8 230
.b8 201
.b8 171
.b8 2
.b8 2
.b32 6664
.b8 18
.b64 $L__tmp1348
.b64 $L__tmp1800
.b8 34
.b8 5
.b8 144
.b8 180
.b8 228
.b8 149
.b8 1
.b8 2
.b32 6687
.b8 42
.b32 6259
.b64 $L__tmp1348
.b64 $L__tmp1350
.b8 20
.b8 28
.b8 1
.b8 32
.b8 8
.b8 144
.b8 184
.b8 228
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 6383
.b8 18
.b64 $L__tmp1348
.b64 $L__tmp1350
.b8 34
.b8 7
.b8 144
.b8 177
.b8 230
.b8 196
.b8 145
.b8 215
.b8 4
.b8 2
.b32 6399
.b8 0
.b8 0
.b8 18
.b64 $L__tmp1354
.b64 $L__tmp1510
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 168,42
.b32 6701
.b8 42
.b32 6871
.b64 $L__tmp1354
.b64 $L__tmp1355
.b8 20
.b8 34
.b8 1
.b8 32
.b8 8
.b8 144
.b8 185
.b8 242
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7011
.b8 18
.b64 $L__tmp1354
.b64 $L__tmp1355
.b8 34
.b8 8
.b8 144
.b8 184
.b8 242
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7027
.b8 0
.b8 0
.b8 42
.b32 7041
.b64 $L__tmp1357
.b64 $L__tmp1509
.b8 20
.b8 35
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 216,40
.b32 7226
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 224,40
.b32 7238
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 232,40
.b32 7250
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 240,40
.b32 7262
.b8 32
.b8 5
.b8 144
.b8 182
.b8 204
.b8 149
.b8 1
.b8 2
.b32 7283
.b8 18
.b64 $L__tmp1357
.b64 $L__tmp1509
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 132,41
.b32 7296
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 136,41
.b32 7311
.b8 34
.b8 8
.b8 144
.b8 184
.b8 228
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7322
.b8 31
.b32 7341
.b64 $L__tmp1358
.b64 $L__tmp1371
.b8 20
.b8 241
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 208,39
.b32 7526
.b8 18
.b64 $L__tmp1358
.b64 $L__tmp1371
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 216,39
.b32 7538
.b8 18
.b64 $L__tmp1358
.b64 $L__tmp1370
.b8 36
.b32 .debug_loc+7819
.b32 7548
.b8 31
.b32 7562
.b64 $L__tmp1364
.b64 $L__tmp1366
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 185
.b8 234
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp1364
.b64 $L__tmp1366
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 192,39
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 184
.b8 234
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 7701
.b64 $L__tmp1375
.b64 $L__tmp1381
.b8 20
.b8 241
.b8 32
.b8 8
.b8 144
.b8 182
.b8 226
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7842
.b8 32
.b8 8
.b8 144
.b8 184
.b8 226
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7856
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 176,39
.b32 7867
.b8 32
.b8 7
.b8 144
.b8 184
.b8 224
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7882
.b8 18
.b64 $L__tmp1375
.b64 $L__tmp1381
.b8 34
.b8 7
.b8 144
.b8 176
.b8 226
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7898
.b8 34
.b8 7
.b8 144
.b8 178
.b8 226
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7915
.b8 34
.b8 7
.b8 144
.b8 179
.b8 226
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7930
.b8 34
.b8 7
.b8 144
.b8 176
.b8 228
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7950
.b8 34
.b8 7
.b8 144
.b8 177
.b8 228
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7962
.b8 0
.b8 0
.b8 31
.b32 7998
.b64 $L__tmp1384
.b64 $L__tmp1509
.b8 20
.b8 247
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 128,38
.b32 8150
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 136,38
.b32 8160
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 144,38
.b32 8170
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 152,38
.b32 8180
.b8 32
.b8 5
.b8 144
.b8 183
.b8 204
.b8 149
.b8 1
.b8 2
.b32 8194
.b8 31
.b32 8217
.b64 $L__tmp1385
.b64 $L__tmp1398
.b8 20
.b8 172
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 224,37
.b32 8361
.b8 18
.b64 $L__tmp1385
.b64 $L__tmp1398
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 240,37
.b32 8373
.b8 18
.b64 $L__tmp1385
.b64 $L__tmp1397
.b8 36
.b32 .debug_loc+7954
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp1391
.b64 $L__tmp1393
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 177
.b8 234
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp1391
.b64 $L__tmp1393
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 208,37
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 176
.b8 234
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp1400
.b64 $L__tmp1413
.b8 20
.b8 173
.b8 32
.b8 6
.b8 144
.b8 181
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp1400
.b64 $L__tmp1413
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 192,37
.b32 8373
.b8 18
.b64 $L__tmp1400
.b64 $L__tmp1412
.b8 36
.b32 .debug_loc+8090
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp1406
.b64 $L__tmp1408
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 180
.b8 232
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp1406
.b64 $L__tmp1408
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 176,37
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 179
.b8 232
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp1415
.b64 $L__tmp1428
.b8 20
.b8 174
.b8 32
.b8 6
.b8 144
.b8 183
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp1415
.b64 $L__tmp1428
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 160,37
.b32 8373
.b8 18
.b64 $L__tmp1415
.b64 $L__tmp1427
.b8 36
.b32 .debug_loc+8228
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp1421
.b64 $L__tmp1423
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 183
.b8 230
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp1421
.b64 $L__tmp1423
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 144,37
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 182
.b8 230
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp1429
.b64 $L__tmp1509
.b8 34
.b8 5
.b8 144
.b8 184
.b8 204
.b8 149
.b8 1
.b8 2
.b32 8205
.b8 31
.b32 8397
.b64 $L__tmp1432
.b64 $L__tmp1434
.b8 20
.b8 180
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 128,37
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 183
.b8 230
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp1436
.b64 $L__tmp1449
.b8 20
.b8 180
.b8 32
.b8 6
.b8 144
.b8 185
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp1436
.b64 $L__tmp1449
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 240,36
.b32 8373
.b8 18
.b64 $L__tmp1436
.b64 $L__tmp1448
.b8 36
.b32 .debug_loc+8366
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp1442
.b64 $L__tmp1444
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 176
.b8 230
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp1442
.b64 $L__tmp1444
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 224,36
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 185
.b8 228
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp1451
.b64 $L__tmp1453
.b8 20
.b8 180
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 216,36
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 180
.b8 234
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp1454
.b64 $L__tmp1456
.b8 20
.b8 180
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 200,36
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 208,36
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp1458
.b64 $L__tmp1460
.b8 20
.b8 181
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 192,36
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 179
.b8 240
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp1462
.b64 $L__tmp1475
.b8 20
.b8 181
.b8 32
.b8 7
.b8 144
.b8 177
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp1462
.b64 $L__tmp1475
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 176,36
.b32 8373
.b8 18
.b64 $L__tmp1462
.b64 $L__tmp1474
.b8 36
.b32 .debug_loc+8504
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp1468
.b64 $L__tmp1470
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 179
.b8 228
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp1468
.b64 $L__tmp1470
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 160,36
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 178
.b8 228
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp1477
.b64 $L__tmp1479
.b8 20
.b8 181
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 152,36
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 176
.b8 224
.b8 220
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp1480
.b64 $L__tmp1482
.b8 20
.b8 181
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 136,36
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 144,36
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp1484
.b64 $L__tmp1486
.b8 20
.b8 182
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 128,36
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 185
.b8 228
.b8 220
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp1488
.b64 $L__tmp1501
.b8 20
.b8 182
.b8 32
.b8 7
.b8 144
.b8 179
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp1488
.b64 $L__tmp1501
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 240,35
.b32 8373
.b8 18
.b64 $L__tmp1488
.b64 $L__tmp1500
.b8 36
.b32 .debug_loc+8642
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp1494
.b64 $L__tmp1496
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 182
.b8 226
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp1494
.b64 $L__tmp1496
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 224,35
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 181
.b8 226
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp1503
.b64 $L__tmp1505
.b8 20
.b8 182
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 208,35
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 182
.b8 232
.b8 220
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp1506
.b64 $L__tmp1508
.b8 20
.b8 182
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 192,35
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 200,35
.b32 8652
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp1512
.b64 $L__tmp1728
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 176,42
.b32 6725
.b8 42
.b32 8662
.b64 $L__tmp1512
.b64 $L__tmp1513
.b8 20
.b8 39
.b8 1
.b8 32
.b8 8
.b8 144
.b8 182
.b8 238
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 8796
.b8 18
.b64 $L__tmp1512
.b64 $L__tmp1513
.b8 34
.b8 8
.b8 144
.b8 181
.b8 238
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 8812
.b8 0
.b8 0
.b8 42
.b32 8826
.b64 $L__tmp1515
.b64 $L__tmp1727
.b8 20
.b8 40
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 232,32
.b32 9008
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 240,32
.b32 9020
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 248,32
.b32 9032
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 128,33
.b32 9044
.b8 32
.b8 5
.b8 144
.b8 185
.b8 204
.b8 149
.b8 1
.b8 2
.b32 9065
.b8 18
.b64 $L__tmp1515
.b64 $L__tmp1727
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 148,33
.b32 9078
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 152,33
.b32 9094
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 160,33
.b32 9118
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 224,33
.b32 9106
.b8 34
.b8 8
.b8 144
.b8 181
.b8 224
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 9131
.b8 42
.b32 9161
.b64 $L__tmp1516
.b64 $L__tmp1529
.b8 20
.b8 4
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 192,31
.b32 9340
.b8 18
.b64 $L__tmp1516
.b64 $L__tmp1529
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 200,31
.b32 9352
.b8 18
.b64 $L__tmp1516
.b64 $L__tmp1528
.b8 36
.b32 .debug_loc+8780
.b32 9362
.b8 31
.b32 7562
.b64 $L__tmp1522
.b64 $L__tmp1524
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 177
.b8 242
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp1522
.b64 $L__tmp1524
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 176,31
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 176
.b8 242
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 7701
.b64 $L__tmp1533
.b64 $L__tmp1539
.b8 20
.b8 4
.b8 1
.b8 32
.b8 8
.b8 144
.b8 179
.b8 242
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7842
.b8 32
.b8 8
.b8 144
.b8 181
.b8 242
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7856
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 160,31
.b32 7867
.b8 32
.b8 7
.b8 144
.b8 180
.b8 230
.b8 196
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7882
.b8 18
.b64 $L__tmp1533
.b64 $L__tmp1539
.b8 34
.b8 7
.b8 144
.b8 182
.b8 230
.b8 196
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7898
.b8 34
.b8 7
.b8 144
.b8 184
.b8 230
.b8 196
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7915
.b8 34
.b8 7
.b8 144
.b8 185
.b8 230
.b8 196
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7930
.b8 34
.b8 7
.b8 144
.b8 182
.b8 232
.b8 196
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7950
.b8 34
.b8 7
.b8 144
.b8 183
.b8 232
.b8 196
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7962
.b8 0
.b8 0
.b8 42
.b32 9376
.b64 $L__tmp1543
.b64 $L__tmp1710
.b8 20
.b8 11
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 208,29
.b32 9525
.b8 32
.b8 7
.b8 144
.b8 180
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 9537
.b8 32
.b8 7
.b8 144
.b8 181
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 9549
.b8 32
.b8 7
.b8 144
.b8 182
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 9561
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 216,29
.b32 9573
.b8 32
.b8 6
.b8 144
.b8 176
.b8 226
.b8 152
.b8 171
.b8 2
.b8 2
.b32 9584
.b8 31
.b32 8217
.b64 $L__tmp1544
.b64 $L__tmp1557
.b8 20
.b8 193
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 176,29
.b32 8361
.b8 18
.b64 $L__tmp1544
.b64 $L__tmp1557
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 192,29
.b32 8373
.b8 18
.b64 $L__tmp1544
.b64 $L__tmp1556
.b8 36
.b32 .debug_loc+8918
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp1550
.b64 $L__tmp1552
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 179
.b8 240
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp1550
.b64 $L__tmp1552
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 160,29
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 178
.b8 240
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp1559
.b64 $L__tmp1572
.b8 20
.b8 194
.b8 32
.b8 7
.b8 144
.b8 184
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp1559
.b64 $L__tmp1572
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 144,29
.b32 8373
.b8 18
.b64 $L__tmp1559
.b64 $L__tmp1571
.b8 36
.b32 .debug_loc+9056
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp1565
.b64 $L__tmp1567
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 182
.b8 238
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp1565
.b64 $L__tmp1567
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 128,29
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 181
.b8 238
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp1574
.b64 $L__tmp1587
.b8 20
.b8 195
.b8 32
.b8 7
.b8 144
.b8 185
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp1574
.b64 $L__tmp1587
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 240,28
.b32 8373
.b8 18
.b64 $L__tmp1574
.b64 $L__tmp1586
.b8 36
.b32 .debug_loc+9194
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp1580
.b64 $L__tmp1582
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 185
.b8 236
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp1580
.b64 $L__tmp1582
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 224,28
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 184
.b8 236
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp1589
.b64 $L__tmp1602
.b8 20
.b8 196
.b8 32
.b8 7
.b8 144
.b8 176
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp1589
.b64 $L__tmp1602
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 208,28
.b32 8373
.b8 18
.b64 $L__tmp1589
.b64 $L__tmp1601
.b8 36
.b32 .debug_loc+9332
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp1595
.b64 $L__tmp1597
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 178
.b8 236
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp1595
.b64 $L__tmp1597
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 192,28
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 177
.b8 236
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp1603
.b64 $L__tmp1710
.b8 34
.b8 6
.b8 144
.b8 177
.b8 226
.b8 152
.b8 171
.b8 2
.b8 2
.b32 9595
.b8 34
.b8 7
.b8 144
.b8 183
.b8 236
.b8 204
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9605
.b8 31
.b32 8397
.b64 $L__tmp1606
.b64 $L__tmp1608
.b8 20
.b8 202
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 176,28
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 183
.b8 236
.b8 196
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp1610
.b64 $L__tmp1623
.b8 20
.b8 202
.b8 32
.b8 7
.b8 144
.b8 178
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp1610
.b64 $L__tmp1623
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 160,28
.b32 8373
.b8 18
.b64 $L__tmp1610
.b64 $L__tmp1622
.b8 36
.b32 .debug_loc+9470
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp1616
.b64 $L__tmp1618
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 181
.b8 234
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp1616
.b64 $L__tmp1618
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 144,28
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 180
.b8 234
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp1625
.b64 $L__tmp1627
.b8 20
.b8 202
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 136,28
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 180
.b8 240
.b8 196
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp1628
.b64 $L__tmp1630
.b8 20
.b8 202
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 248,27
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 128,28
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp1632
.b64 $L__tmp1634
.b8 20
.b8 203
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 240,27
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 179
.b8 226
.b8 200
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp1636
.b64 $L__tmp1649
.b8 20
.b8 203
.b8 32
.b8 7
.b8 144
.b8 179
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp1636
.b64 $L__tmp1649
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 224,27
.b32 8373
.b8 18
.b64 $L__tmp1636
.b64 $L__tmp1648
.b8 36
.b32 .debug_loc+9608
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp1642
.b64 $L__tmp1644
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 184
.b8 232
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp1642
.b64 $L__tmp1644
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 208,27
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 183
.b8 232
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp1651
.b64 $L__tmp1653
.b8 20
.b8 203
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 200,27
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 176
.b8 230
.b8 200
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp1654
.b64 $L__tmp1656
.b8 20
.b8 203
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 184,27
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 192,27
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp1658
.b64 $L__tmp1660
.b8 20
.b8 204
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 176,27
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 185
.b8 234
.b8 200
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp1662
.b64 $L__tmp1675
.b8 20
.b8 204
.b8 32
.b8 7
.b8 144
.b8 180
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp1662
.b64 $L__tmp1675
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 160,27
.b32 8373
.b8 18
.b64 $L__tmp1662
.b64 $L__tmp1674
.b8 36
.b32 .debug_loc+9746
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp1668
.b64 $L__tmp1670
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 177
.b8 232
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp1668
.b64 $L__tmp1670
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 144,27
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 176
.b8 232
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp1677
.b64 $L__tmp1679
.b8 20
.b8 204
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 136,27
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 182
.b8 238
.b8 200
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp1680
.b64 $L__tmp1682
.b8 20
.b8 204
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 248,26
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 128,27
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp1684
.b64 $L__tmp1686
.b8 20
.b8 205
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 240,26
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 181
.b8 224
.b8 204
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp1688
.b64 $L__tmp1701
.b8 20
.b8 205
.b8 32
.b8 7
.b8 144
.b8 181
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp1688
.b64 $L__tmp1701
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 224,26
.b32 8373
.b8 18
.b64 $L__tmp1688
.b64 $L__tmp1700
.b8 36
.b32 .debug_loc+9884
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp1694
.b64 $L__tmp1696
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 180
.b8 230
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp1694
.b64 $L__tmp1696
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 208,26
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 179
.b8 230
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp1703
.b64 $L__tmp1705
.b8 20
.b8 205
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 192,26
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 178
.b8 228
.b8 204
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp1706
.b64 $L__tmp1708
.b8 20
.b8 205
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 176,26
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 184,26
.b32 8652
.b8 0
.b8 0
.b8 0
.b8 42
.b32 9625
.b64 $L__tmp1711
.b64 $L__tmp1727
.b8 20
.b8 17
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 240,25
.b32 9769
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 248,25
.b32 9779
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 128,26
.b32 9789
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 136,26
.b32 9799
.b8 18
.b64 $L__tmp1711
.b64 $L__tmp1727
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 144,26
.b32 9811
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 160,26
.b32 9820
.b8 34
.b8 7
.b8 144
.b8 177
.b8 226
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9830
.b8 34
.b8 7
.b8 144
.b8 183
.b8 228
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9845
.b8 34
.b8 7
.b8 144
.b8 176
.b8 230
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9856
.b8 34
.b8 7
.b8 144
.b8 179
.b8 230
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9867
.b8 34
.b8 7
.b8 144
.b8 182
.b8 230
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9878
.b8 34
.b8 7
.b8 144
.b8 185
.b8 230
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9889
.b8 34
.b8 7
.b8 144
.b8 178
.b8 232
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9899
.b8 34
.b8 7
.b8 144
.b8 181
.b8 232
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9909
.b8 34
.b8 7
.b8 144
.b8 184
.b8 232
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9919
.b8 34
.b8 7
.b8 144
.b8 177
.b8 234
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9929
.b8 34
.b8 7
.b8 144
.b8 180
.b8 234
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9939
.b8 31
.b32 8397
.b64 $L__tmp1714
.b64 $L__tmp1716
.b8 20
.b8 88
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 232,25
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 178
.b8 226
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 9961
.b64 $L__tmp1730
.b64 $L__tmp1733
.b8 20
.b8 44
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 160,25
.b32 10081
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 168,25
.b32 10091
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 176,25
.b32 10101
.b8 18
.b64 $L__tmp1730
.b64 $L__tmp1733
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 184,25
.b32 10112
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 220,25
.b32 10124
.b8 34
.b8 7
.b8 144
.b8 179
.b8 224
.b8 224
.b8 177
.b8 214
.b8 4
.b8 2
.b32 10133
.b8 34
.b8 7
.b8 144
.b8 180
.b8 224
.b8 224
.b8 177
.b8 214
.b8 4
.b8 2
.b32 10145
.b8 0
.b8 0
.b8 18
.b64 $L__tmp1735
.b64 $L__tmp1799
.b8 36
.b32 .debug_loc+10160
.b32 6749
.b8 42
.b32 10193
.b64 $L__tmp1738
.b64 $L__tmp1739
.b8 20
.b8 52
.b8 1
.b8 32
.b8 8
.b8 144
.b8 184
.b8 232
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10325
.b8 18
.b64 $L__tmp1738
.b64 $L__tmp1739
.b8 36
.b32 .debug_loc+10022
.b32 10341
.b8 0
.b8 0
.b8 42
.b32 10355
.b64 $L__tmp1742
.b64 $L__tmp1743
.b8 20
.b8 53
.b8 1
.b8 32
.b8 8
.b8 144
.b8 182
.b8 232
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10501
.b8 18
.b64 $L__tmp1742
.b64 $L__tmp1743
.b8 36
.b32 .debug_loc+10091
.b32 10517
.b8 0
.b8 0
.b8 18
.b64 $L__tmp1749
.b64 $L__tmp1753
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 184,42
.b32 6768
.b8 42
.b32 10531
.b64 $L__tmp1749
.b64 $L__tmp1750
.b8 20
.b8 57
.b8 1
.b8 32
.b8 8
.b8 144
.b8 177
.b8 232
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10659
.b8 18
.b64 $L__tmp1749
.b64 $L__tmp1750
.b8 34
.b8 8
.b8 144
.b8 176
.b8 232
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10675
.b8 0
.b8 0
.b8 0
.b8 42
.b32 8217
.b64 $L__tmp1755
.b64 $L__tmp1768
.b8 20
.b8 61
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 128,25
.b32 8361
.b8 18
.b64 $L__tmp1755
.b64 $L__tmp1768
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 144,25
.b32 8373
.b8 18
.b64 $L__tmp1755
.b64 $L__tmp1767
.b8 36
.b32 .debug_loc+10305
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp1761
.b64 $L__tmp1763
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 184
.b8 236
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp1761
.b64 $L__tmp1763
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 240,24
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 183
.b8 236
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 8217
.b64 $L__tmp1770
.b64 $L__tmp1783
.b8 20
.b8 62
.b8 1
.b8 32
.b8 7
.b8 144
.b8 182
.b8 230
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp1770
.b64 $L__tmp1783
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 224,24
.b32 8373
.b8 18
.b64 $L__tmp1770
.b64 $L__tmp1782
.b8 36
.b32 .debug_loc+10443
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp1776
.b64 $L__tmp1778
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 177
.b8 236
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp1776
.b64 $L__tmp1778
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 208,24
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 176
.b8 236
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 8217
.b64 $L__tmp1785
.b64 $L__tmp1798
.b8 20
.b8 63
.b8 1
.b8 32
.b8 7
.b8 144
.b8 184
.b8 230
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp1785
.b64 $L__tmp1798
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 192,24
.b32 8373
.b8 18
.b64 $L__tmp1785
.b64 $L__tmp1797
.b8 36
.b32 .debug_loc+10581
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp1791
.b64 $L__tmp1793
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 180
.b8 234
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp1791
.b64 $L__tmp1793
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 176,24
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 179
.b8 234
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp1802
.b64 $L__tmp1809
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 144,43
.b32 5950
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 160,43
.b32 5963
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 176,43
.b32 5976
.b8 42
.b32 10689
.b64 $L__tmp1803
.b64 $L__tmp1804
.b8 20
.b8 97
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 224,23
.b32 10821
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 240,23
.b32 10832
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 128,24
.b32 10842
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 144,24
.b32 10852
.b8 18
.b64 $L__tmp1803
.b64 $L__tmp1804
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 160,24
.b32 10863
.b8 0
.b8 0
.b8 42
.b32 10689
.b64 $L__tmp1805
.b64 $L__tmp1806
.b8 20
.b8 98
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 144,23
.b32 10821
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 160,23
.b32 10832
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 176,23
.b32 10842
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 192,23
.b32 10852
.b8 18
.b64 $L__tmp1805
.b64 $L__tmp1806
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 208,23
.b32 10863
.b8 0
.b8 0
.b8 42
.b32 10689
.b64 $L__tmp1807
.b64 $L__tmp1808
.b8 20
.b8 99
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 192,22
.b32 10821
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 208,22
.b32 10832
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 224,22
.b32 10842
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 240,22
.b32 10852
.b8 18
.b64 $L__tmp1807
.b64 $L__tmp1808
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 128,23
.b32 10863
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 10879
.b64 $L__tmp1813
.b64 $L__tmp1814
.b8 17
.b8 55
.b8 3
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 144,22
.b32 11014
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 152,22
.b32 11025
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 160,22
.b32 11036
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 168,22
.b32 11047
.b8 18
.b64 $L__tmp1813
.b64 $L__tmp1814
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 176,22
.b32 11058
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 11085
.b64 $L__tmp1816
.b64 $L__tmp1822
.b8 10
.b8 28
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 248,21
.b32 11143
.b8 42
.b32 11154
.b64 $L__tmp1820
.b64 $L__tmp1821
.b8 3
.b8 4
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 240,21
.b32 11214
.b8 32
.b8 8
.b8 144
.b8 185
.b8 228
.b8 196
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11224
.b8 32
.b8 8
.b8 144
.b8 176
.b8 230
.b8 196
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11234
.b8 32
.b8 8
.b8 144
.b8 177
.b8 230
.b8 196
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11244
.b8 0
.b8 0
.b8 31
.b32 11269
.b64 $L__tmp1823
.b64 $L__tmp1827
.b8 10
.b8 29
.b8 18
.b64 $L__tmp1823
.b64 $L__tmp1827
.b8 34
.b8 8
.b8 144
.b8 179
.b8 228
.b8 196
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11382
.b8 34
.b8 8
.b8 144
.b8 180
.b8 228
.b8 196
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11393
.b8 34
.b8 8
.b8 144
.b8 181
.b8 228
.b8 196
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11404
.b8 0
.b8 0
.b8 31
.b32 11417
.b64 $L__tmp1828
.b64 $L__tmp2321
.b8 10
.b8 29
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 176,21
.b32 11569
.b8 18
.b64 $L__tmp1828
.b64 $L__tmp2321
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 192,21
.b32 11582
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 208,21
.b32 11593
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 224,21
.b32 11604
.b8 42
.b32 5338
.b64 $L__tmp1828
.b64 $L__tmp1830
.b8 17
.b8 60
.b8 3
.b8 18
.b64 $L__tmp1828
.b64 $L__tmp1830
.b8 34
.b8 7
.b8 144
.b8 182
.b8 236
.b8 204
.b8 145
.b8 215
.b8 4
.b8 2
.b32 5451
.b8 0
.b8 0
.b8 42
.b32 5664
.b64 $L__tmp1833
.b64 $L__tmp2318
.b8 17
.b8 64
.b8 3
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 176,20
.b32 5823
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 184,20
.b32 5834
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 192,20
.b32 5845
.b8 18
.b64 $L__tmp1833
.b64 $L__tmp2318
.b8 34
.b8 6
.b8 144
.b8 179
.b8 236
.b8 200
.b8 171
.b8 2
.b8 2
.b32 5857
.b8 34
.b8 6
.b8 144
.b8 177
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 5870
.b8 42
.b32 5338
.b64 $L__tmp1833
.b64 $L__tmp1835
.b8 20
.b8 76
.b8 1
.b8 18
.b64 $L__tmp1833
.b64 $L__tmp1835
.b8 34
.b8 7
.b8 144
.b8 184
.b8 236
.b8 204
.b8 145
.b8 215
.b8 4
.b8 2
.b32 5451
.b8 0
.b8 0
.b8 42
.b32 6009
.b64 $L__tmp1837
.b64 $L__tmp1839
.b8 20
.b8 77
.b8 1
.b8 18
.b64 $L__tmp1837
.b64 $L__tmp1839
.b8 34
.b8 8
.b8 144
.b8 185
.b8 230
.b8 196
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 6102
.b8 0
.b8 0
.b8 18
.b64 $L__tmp1841
.b64 $L__tmp2318
.b8 36
.b32 .debug_loc+10719
.b32 5884
.b8 18
.b64 $L__tmp1846
.b64 $L__tmp2315
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 208,20
.b32 5895
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 224,20
.b32 5908
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 240,20
.b32 5921
.b8 34
.b8 8
.b8 144
.b8 178
.b8 226
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 5934
.b8 42
.b32 6115
.b64 $L__tmp1846
.b64 $L__tmp1848
.b8 20
.b8 82
.b8 1
.b8 32
.b8 7
.b8 144
.b8 177
.b8 238
.b8 204
.b8 145
.b8 215
.b8 4
.b8 2
.b32 6231
.b8 18
.b64 $L__tmp1846
.b64 $L__tmp1848
.b8 34
.b8 8
.b8 144
.b8 185
.b8 224
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 6246
.b8 0
.b8 0
.b8 42
.b32 6419
.b64 $L__tmp1854
.b64 $L__tmp2306
.b8 20
.b8 85
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 128,20
.b32 6597
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 136,20
.b32 6610
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 144,20
.b32 6623
.b8 32
.b8 7
.b8 144
.b8 176
.b8 232
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 6636
.b8 32
.b8 6
.b8 144
.b8 178
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 6651
.b8 32
.b8 6
.b8 144
.b8 178
.b8 230
.b8 201
.b8 171
.b8 2
.b8 2
.b32 6664
.b8 18
.b64 $L__tmp1854
.b64 $L__tmp2306
.b8 34
.b8 6
.b8 144
.b8 182
.b8 236
.b8 200
.b8 171
.b8 2
.b8 2
.b32 6687
.b8 42
.b32 6259
.b64 $L__tmp1854
.b64 $L__tmp1856
.b8 20
.b8 28
.b8 1
.b8 32
.b8 8
.b8 144
.b8 176
.b8 226
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 6383
.b8 18
.b64 $L__tmp1854
.b64 $L__tmp1856
.b8 34
.b8 7
.b8 144
.b8 178
.b8 238
.b8 204
.b8 145
.b8 215
.b8 4
.b8 2
.b32 6399
.b8 0
.b8 0
.b8 18
.b64 $L__tmp1860
.b64 $L__tmp2016
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 152,20
.b32 6701
.b8 42
.b32 6871
.b64 $L__tmp1860
.b64 $L__tmp1861
.b8 20
.b8 34
.b8 1
.b8 32
.b8 9
.b8 144
.b8 177
.b8 240
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7011
.b8 18
.b64 $L__tmp1860
.b64 $L__tmp1861
.b8 34
.b8 9
.b8 144
.b8 176
.b8 240
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7027
.b8 0
.b8 0
.b8 42
.b32 7041
.b64 $L__tmp1863
.b64 $L__tmp2015
.b8 20
.b8 35
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 200,18
.b32 7226
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 208,18
.b32 7238
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 216,18
.b32 7250
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 224,18
.b32 7262
.b8 32
.b8 6
.b8 144
.b8 179
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 7283
.b8 18
.b64 $L__tmp1863
.b64 $L__tmp2015
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 244,18
.b32 7296
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 248,18
.b32 7311
.b8 34
.b8 9
.b8 144
.b8 176
.b8 226
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7322
.b8 31
.b32 7341
.b64 $L__tmp1864
.b64 $L__tmp1877
.b8 20
.b8 241
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 192,17
.b32 7526
.b8 18
.b64 $L__tmp1864
.b64 $L__tmp1877
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 200,17
.b32 7538
.b8 18
.b64 $L__tmp1864
.b64 $L__tmp1876
.b8 36
.b32 .debug_loc+10858
.b32 7548
.b8 31
.b32 7562
.b64 $L__tmp1870
.b64 $L__tmp1872
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 177
.b8 232
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp1870
.b64 $L__tmp1872
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 176,17
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 176
.b8 232
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 7701
.b64 $L__tmp1881
.b64 $L__tmp1887
.b8 20
.b8 241
.b8 32
.b8 9
.b8 144
.b8 184
.b8 242
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7842
.b8 32
.b8 9
.b8 144
.b8 176
.b8 224
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7856
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 160,17
.b32 7867
.b8 32
.b8 8
.b8 144
.b8 184
.b8 242
.b8 216
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7882
.b8 18
.b64 $L__tmp1881
.b64 $L__tmp1887
.b8 34
.b8 8
.b8 144
.b8 176
.b8 224
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7898
.b8 34
.b8 8
.b8 144
.b8 178
.b8 224
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7915
.b8 34
.b8 8
.b8 144
.b8 179
.b8 224
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7930
.b8 34
.b8 8
.b8 144
.b8 176
.b8 226
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7950
.b8 34
.b8 8
.b8 144
.b8 177
.b8 226
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7962
.b8 0
.b8 0
.b8 31
.b32 7998
.b64 $L__tmp1890
.b64 $L__tmp2015
.b8 20
.b8 247
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 240,15
.b32 8150
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 248,15
.b32 8160
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 128,16
.b32 8170
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 136,16
.b32 8180
.b8 32
.b8 6
.b8 144
.b8 180
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 8194
.b8 31
.b32 8217
.b64 $L__tmp1891
.b64 $L__tmp1904
.b8 20
.b8 172
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 208,15
.b32 8361
.b8 18
.b64 $L__tmp1891
.b64 $L__tmp1904
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 224,15
.b32 8373
.b8 18
.b64 $L__tmp1891
.b64 $L__tmp1903
.b8 36
.b32 .debug_loc+10996
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp1897
.b64 $L__tmp1899
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 179
.b8 230
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp1897
.b64 $L__tmp1899
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 192,15
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 178
.b8 230
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp1906
.b64 $L__tmp1919
.b8 20
.b8 173
.b8 32
.b8 7
.b8 144
.b8 179
.b8 232
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp1906
.b64 $L__tmp1919
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 176,15
.b32 8373
.b8 18
.b64 $L__tmp1906
.b64 $L__tmp1918
.b8 36
.b32 .debug_loc+11134
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp1912
.b64 $L__tmp1914
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 182
.b8 228
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp1912
.b64 $L__tmp1914
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 160,15
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 181
.b8 228
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp1921
.b64 $L__tmp1934
.b8 20
.b8 174
.b8 32
.b8 7
.b8 144
.b8 181
.b8 232
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp1921
.b64 $L__tmp1934
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 144,15
.b32 8373
.b8 18
.b64 $L__tmp1921
.b64 $L__tmp1933
.b8 36
.b32 .debug_loc+11272
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp1927
.b64 $L__tmp1929
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 185
.b8 226
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp1927
.b64 $L__tmp1929
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 128,15
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 184
.b8 226
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp1935
.b64 $L__tmp2015
.b8 34
.b8 6
.b8 144
.b8 181
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 8205
.b8 31
.b32 8397
.b64 $L__tmp1938
.b64 $L__tmp1940
.b8 20
.b8 180
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 240,14
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 183
.b8 228
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp1942
.b64 $L__tmp1955
.b8 20
.b8 180
.b8 32
.b8 7
.b8 144
.b8 183
.b8 232
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp1942
.b64 $L__tmp1955
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 224,14
.b32 8373
.b8 18
.b64 $L__tmp1942
.b64 $L__tmp1954
.b8 36
.b32 .debug_loc+11410
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp1948
.b64 $L__tmp1950
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 178
.b8 226
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp1948
.b64 $L__tmp1950
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 208,14
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 177
.b8 226
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp1957
.b64 $L__tmp1959
.b8 20
.b8 180
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 200,14
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 180
.b8 232
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp1960
.b64 $L__tmp1962
.b8 20
.b8 180
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 184,14
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 192,14
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp1964
.b64 $L__tmp1966
.b8 20
.b8 181
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 176,14
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 179
.b8 238
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp1968
.b64 $L__tmp1981
.b8 20
.b8 181
.b8 32
.b8 7
.b8 144
.b8 185
.b8 232
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp1968
.b64 $L__tmp1981
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 160,14
.b32 8373
.b8 18
.b64 $L__tmp1968
.b64 $L__tmp1980
.b8 36
.b32 .debug_loc+11548
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp1974
.b64 $L__tmp1976
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 181
.b8 224
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp1974
.b64 $L__tmp1976
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 144,14
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 180
.b8 224
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp1983
.b64 $L__tmp1985
.b8 20
.b8 181
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 136,14
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 176
.b8 242
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp1986
.b64 $L__tmp1988
.b8 20
.b8 181
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 248,13
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 128,14
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp1990
.b64 $L__tmp1992
.b8 20
.b8 182
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 240,13
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 185
.b8 226
.b8 224
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp1994
.b64 $L__tmp2007
.b8 20
.b8 182
.b8 32
.b8 7
.b8 144
.b8 177
.b8 234
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp1994
.b64 $L__tmp2007
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 224,13
.b32 8373
.b8 18
.b64 $L__tmp1994
.b64 $L__tmp2006
.b8 36
.b32 .debug_loc+11686
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp2000
.b64 $L__tmp2002
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 184
.b8 242
.b8 204
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp2000
.b64 $L__tmp2002
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 208,13
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 183
.b8 242
.b8 204
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp2009
.b64 $L__tmp2011
.b8 20
.b8 182
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 192,13
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 182
.b8 230
.b8 224
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp2012
.b64 $L__tmp2014
.b8 20
.b8 182
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 176,13
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 184,13
.b32 8652
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp2018
.b64 $L__tmp2234
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 160,20
.b32 6725
.b8 42
.b32 8662
.b64 $L__tmp2018
.b64 $L__tmp2019
.b8 20
.b8 39
.b8 1
.b8 32
.b8 8
.b8 144
.b8 184
.b8 234
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 8796
.b8 18
.b64 $L__tmp2018
.b64 $L__tmp2019
.b8 34
.b8 8
.b8 144
.b8 183
.b8 234
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 8812
.b8 0
.b8 0
.b8 42
.b32 8826
.b64 $L__tmp2021
.b64 $L__tmp2233
.b8 20
.b8 40
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 152,11
.b32 9008
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 160,11
.b32 9020
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 168,11
.b32 9032
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 176,11
.b32 9044
.b8 32
.b8 6
.b8 144
.b8 182
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 9065
.b8 18
.b64 $L__tmp2021
.b64 $L__tmp2233
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 196,11
.b32 9078
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 200,11
.b32 9094
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 204,11
.b32 9106
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 160,33
.b32 9118
.b8 34
.b8 8
.b8 144
.b8 183
.b8 240
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 9131
.b8 42
.b32 9161
.b64 $L__tmp2022
.b64 $L__tmp2035
.b8 20
.b8 4
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 240,9
.b32 9340
.b8 18
.b64 $L__tmp2022
.b64 $L__tmp2035
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 248,9
.b32 9352
.b8 18
.b64 $L__tmp2022
.b64 $L__tmp2034
.b8 36
.b32 .debug_loc+11824
.b32 9362
.b8 31
.b32 7562
.b64 $L__tmp2028
.b64 $L__tmp2030
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 179
.b8 238
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp2028
.b64 $L__tmp2030
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 224,9
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 178
.b8 238
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 7701
.b64 $L__tmp2039
.b64 $L__tmp2045
.b8 20
.b8 4
.b8 1
.b8 32
.b8 8
.b8 144
.b8 181
.b8 238
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7842
.b8 32
.b8 8
.b8 144
.b8 183
.b8 238
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7856
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 208,9
.b32 7867
.b8 32
.b8 8
.b8 144
.b8 180
.b8 228
.b8 200
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7882
.b8 18
.b64 $L__tmp2039
.b64 $L__tmp2045
.b8 34
.b8 8
.b8 144
.b8 182
.b8 228
.b8 200
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7898
.b8 34
.b8 8
.b8 144
.b8 184
.b8 228
.b8 200
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7915
.b8 34
.b8 8
.b8 144
.b8 185
.b8 228
.b8 200
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7930
.b8 34
.b8 8
.b8 144
.b8 182
.b8 230
.b8 200
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7950
.b8 34
.b8 8
.b8 144
.b8 183
.b8 230
.b8 200
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7962
.b8 0
.b8 0
.b8 42
.b32 9376
.b64 $L__tmp2049
.b64 $L__tmp2216
.b8 20
.b8 11
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 128,8
.b32 9525
.b8 32
.b8 7
.b8 144
.b8 178
.b8 234
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 9537
.b8 32
.b8 7
.b8 144
.b8 179
.b8 234
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 9549
.b8 32
.b8 7
.b8 144
.b8 180
.b8 234
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 9561
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 136,8
.b32 9573
.b8 32
.b8 6
.b8 144
.b8 183
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 9584
.b8 31
.b32 8217
.b64 $L__tmp2050
.b64 $L__tmp2063
.b8 20
.b8 193
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 224,7
.b32 8361
.b8 18
.b64 $L__tmp2050
.b64 $L__tmp2063
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 240,7
.b32 8373
.b8 18
.b64 $L__tmp2050
.b64 $L__tmp2062
.b8 36
.b32 .debug_loc+11962
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp2056
.b64 $L__tmp2058
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 181
.b8 236
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp2056
.b64 $L__tmp2058
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 208,7
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 180
.b8 236
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp2065
.b64 $L__tmp2078
.b8 20
.b8 194
.b8 32
.b8 7
.b8 144
.b8 182
.b8 234
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp2065
.b64 $L__tmp2078
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 192,7
.b32 8373
.b8 18
.b64 $L__tmp2065
.b64 $L__tmp2077
.b8 36
.b32 .debug_loc+12100
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp2071
.b64 $L__tmp2073
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 184
.b8 234
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp2071
.b64 $L__tmp2073
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 176,7
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 183
.b8 234
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp2080
.b64 $L__tmp2093
.b8 20
.b8 195
.b8 32
.b8 7
.b8 144
.b8 183
.b8 234
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp2080
.b64 $L__tmp2093
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 160,7
.b32 8373
.b8 18
.b64 $L__tmp2080
.b64 $L__tmp2092
.b8 36
.b32 .debug_loc+12238
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp2086
.b64 $L__tmp2088
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 177
.b8 234
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp2086
.b64 $L__tmp2088
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 144,7
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 176
.b8 234
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp2095
.b64 $L__tmp2108
.b8 20
.b8 196
.b8 32
.b8 7
.b8 144
.b8 184
.b8 234
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp2095
.b64 $L__tmp2108
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 128,7
.b32 8373
.b8 18
.b64 $L__tmp2095
.b64 $L__tmp2107
.b8 36
.b32 .debug_loc+12376
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp2101
.b64 $L__tmp2103
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 180
.b8 232
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp2101
.b64 $L__tmp2103
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 240,6
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 179
.b8 232
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp2109
.b64 $L__tmp2216
.b8 34
.b8 6
.b8 144
.b8 184
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 9595
.b8 34
.b8 8
.b8 144
.b8 183
.b8 234
.b8 208
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9605
.b8 31
.b32 8397
.b64 $L__tmp2112
.b64 $L__tmp2114
.b8 20
.b8 202
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 224,6
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 183
.b8 234
.b8 200
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp2116
.b64 $L__tmp2129
.b8 20
.b8 202
.b8 32
.b8 7
.b8 144
.b8 176
.b8 236
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp2116
.b64 $L__tmp2129
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 208,6
.b32 8373
.b8 18
.b64 $L__tmp2116
.b64 $L__tmp2128
.b8 36
.b32 .debug_loc+12517
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp2122
.b64 $L__tmp2124
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 183
.b8 230
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp2122
.b64 $L__tmp2124
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 192,6
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 182
.b8 230
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp2131
.b64 $L__tmp2133
.b8 20
.b8 202
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 184,6
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 180
.b8 238
.b8 200
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp2134
.b64 $L__tmp2136
.b8 20
.b8 202
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 168,6
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 176,6
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp2138
.b64 $L__tmp2140
.b8 20
.b8 203
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 160,6
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 179
.b8 224
.b8 204
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp2142
.b64 $L__tmp2155
.b8 20
.b8 203
.b8 32
.b8 7
.b8 144
.b8 177
.b8 236
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp2142
.b64 $L__tmp2155
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 144,6
.b32 8373
.b8 18
.b64 $L__tmp2142
.b64 $L__tmp2154
.b8 36
.b32 .debug_loc+12658
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp2148
.b64 $L__tmp2150
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 176
.b8 230
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp2148
.b64 $L__tmp2150
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 128,6
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 185
.b8 228
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp2157
.b64 $L__tmp2159
.b8 20
.b8 203
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 248,5
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 176
.b8 228
.b8 204
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp2160
.b64 $L__tmp2162
.b8 20
.b8 203
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 232,5
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 240,5
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp2164
.b64 $L__tmp2166
.b8 20
.b8 204
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 224,5
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 185
.b8 232
.b8 204
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp2168
.b64 $L__tmp2181
.b8 20
.b8 204
.b8 32
.b8 7
.b8 144
.b8 178
.b8 236
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp2168
.b64 $L__tmp2181
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 208,5
.b32 8373
.b8 18
.b64 $L__tmp2168
.b64 $L__tmp2180
.b8 36
.b32 .debug_loc+12799
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp2174
.b64 $L__tmp2176
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 179
.b8 228
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp2174
.b64 $L__tmp2176
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 192,5
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 178
.b8 228
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp2183
.b64 $L__tmp2185
.b8 20
.b8 204
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 184,5
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 182
.b8 236
.b8 204
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp2186
.b64 $L__tmp2188
.b8 20
.b8 204
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 168,5
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 176,5
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp2190
.b64 $L__tmp2192
.b8 20
.b8 205
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 160,5
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 181
.b8 242
.b8 204
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp2194
.b64 $L__tmp2207
.b8 20
.b8 205
.b8 32
.b8 7
.b8 144
.b8 179
.b8 236
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp2194
.b64 $L__tmp2207
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 144,5
.b32 8373
.b8 18
.b64 $L__tmp2194
.b64 $L__tmp2206
.b8 36
.b32 .debug_loc+12940
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp2200
.b64 $L__tmp2202
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 182
.b8 226
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp2200
.b64 $L__tmp2202
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 128,5
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 181
.b8 226
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp2209
.b64 $L__tmp2211
.b8 20
.b8 205
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 240,4
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 178
.b8 226
.b8 208
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp2212
.b64 $L__tmp2214
.b8 20
.b8 205
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 224,4
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 232,4
.b32 8652
.b8 0
.b8 0
.b8 0
.b8 42
.b32 9625
.b64 $L__tmp2217
.b64 $L__tmp2233
.b8 20
.b8 17
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 160,4
.b32 9769
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 168,4
.b32 9779
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 176,4
.b32 9789
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 184,4
.b32 9799
.b8 18
.b64 $L__tmp2217
.b64 $L__tmp2233
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 192,4
.b32 9811
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 208,4
.b32 9820
.b8 34
.b8 8
.b8 144
.b8 177
.b8 224
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9830
.b8 34
.b8 8
.b8 144
.b8 183
.b8 226
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9845
.b8 34
.b8 8
.b8 144
.b8 176
.b8 228
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9856
.b8 34
.b8 8
.b8 144
.b8 179
.b8 228
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9867
.b8 34
.b8 8
.b8 144
.b8 182
.b8 228
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9878
.b8 34
.b8 8
.b8 144
.b8 185
.b8 228
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9889
.b8 34
.b8 8
.b8 144
.b8 178
.b8 230
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9899
.b8 34
.b8 8
.b8 144
.b8 181
.b8 230
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9909
.b8 34
.b8 8
.b8 144
.b8 184
.b8 230
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9919
.b8 34
.b8 8
.b8 144
.b8 177
.b8 232
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9929
.b8 34
.b8 8
.b8 144
.b8 180
.b8 232
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9939
.b8 31
.b32 8397
.b64 $L__tmp2220
.b64 $L__tmp2222
.b8 20
.b8 88
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 152,4
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 178
.b8 224
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 9961
.b64 $L__tmp2236
.b64 $L__tmp2239
.b8 20
.b8 44
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 128,4
.b32 10081
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 136,4
.b32 10091
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 144,4
.b32 10101
.b8 18
.b64 $L__tmp2236
.b64 $L__tmp2239
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 184,25
.b32 10112
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 220,25
.b32 10124
.b8 34
.b8 8
.b8 144
.b8 179
.b8 242
.b8 224
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 10133
.b8 34
.b8 8
.b8 144
.b8 180
.b8 242
.b8 224
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 10145
.b8 0
.b8 0
.b8 18
.b64 $L__tmp2241
.b64 $L__tmp2305
.b8 36
.b32 .debug_loc+13219
.b32 6749
.b8 42
.b32 10193
.b64 $L__tmp2244
.b64 $L__tmp2245
.b8 20
.b8 52
.b8 1
.b8 32
.b8 8
.b8 144
.b8 176
.b8 230
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10325
.b8 18
.b64 $L__tmp2244
.b64 $L__tmp2245
.b8 36
.b32 .debug_loc+13081
.b32 10341
.b8 0
.b8 0
.b8 42
.b32 10355
.b64 $L__tmp2248
.b64 $L__tmp2249
.b8 20
.b8 53
.b8 1
.b8 32
.b8 8
.b8 144
.b8 184
.b8 228
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10501
.b8 18
.b64 $L__tmp2248
.b64 $L__tmp2249
.b8 36
.b32 .debug_loc+13150
.b32 10517
.b8 0
.b8 0
.b8 18
.b64 $L__tmp2255
.b64 $L__tmp2259
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 168,20
.b32 6768
.b8 42
.b32 10531
.b64 $L__tmp2255
.b64 $L__tmp2256
.b8 20
.b8 57
.b8 1
.b8 32
.b8 8
.b8 144
.b8 179
.b8 228
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10659
.b8 18
.b64 $L__tmp2255
.b64 $L__tmp2256
.b8 34
.b8 8
.b8 144
.b8 178
.b8 228
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10675
.b8 0
.b8 0
.b8 0
.b8 42
.b32 8217
.b64 $L__tmp2261
.b64 $L__tmp2274
.b8 20
.b8 61
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 224,3
.b32 8361
.b8 18
.b64 $L__tmp2261
.b64 $L__tmp2274
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 240,3
.b32 8373
.b8 18
.b64 $L__tmp2261
.b64 $L__tmp2273
.b8 36
.b32 .debug_loc+13364
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp2267
.b64 $L__tmp2269
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 176
.b8 234
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp2267
.b64 $L__tmp2269
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 208,3
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 185
.b8 232
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 8217
.b64 $L__tmp2276
.b64 $L__tmp2289
.b8 20
.b8 62
.b8 1
.b8 32
.b8 7
.b8 144
.b8 180
.b8 238
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp2276
.b64 $L__tmp2289
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 192,3
.b32 8373
.b8 18
.b64 $L__tmp2276
.b64 $L__tmp2288
.b8 36
.b32 .debug_loc+13505
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp2282
.b64 $L__tmp2284
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 179
.b8 232
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp2282
.b64 $L__tmp2284
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 176,3
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 178
.b8 232
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 8217
.b64 $L__tmp2291
.b64 $L__tmp2304
.b8 20
.b8 63
.b8 1
.b8 32
.b8 7
.b8 144
.b8 182
.b8 238
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp2291
.b64 $L__tmp2304
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 160,3
.b32 8373
.b8 18
.b64 $L__tmp2291
.b64 $L__tmp2303
.b8 36
.b32 .debug_loc+13646
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp2297
.b64 $L__tmp2299
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 182
.b8 230
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp2297
.b64 $L__tmp2299
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 144,3
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 181
.b8 230
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp2308
.b64 $L__tmp2315
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 128,21
.b32 5950
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 144,21
.b32 5963
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 160,21
.b32 5976
.b8 42
.b32 10689
.b64 $L__tmp2309
.b64 $L__tmp2310
.b8 20
.b8 97
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 192,2
.b32 10821
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 208,2
.b32 10832
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 224,2
.b32 10842
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 240,2
.b32 10852
.b8 18
.b64 $L__tmp2309
.b64 $L__tmp2310
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 128,3
.b32 10863
.b8 0
.b8 0
.b8 42
.b32 10689
.b64 $L__tmp2311
.b64 $L__tmp2312
.b8 20
.b8 98
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 240,1
.b32 10821
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 128,2
.b32 10832
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 144,2
.b32 10842
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 160,2
.b32 10852
.b8 18
.b64 $L__tmp2311
.b64 $L__tmp2312
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 176,2
.b32 10863
.b8 0
.b8 0
.b8 42
.b32 10689
.b64 $L__tmp2313
.b64 $L__tmp2314
.b8 20
.b8 99
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 160,1
.b32 10821
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 176,1
.b32 10832
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 192,1
.b32 10842
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 208,1
.b32 10852
.b8 18
.b64 $L__tmp2313
.b64 $L__tmp2314
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 224,1
.b32 10863
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 11617
.b64 $L__tmp2319
.b64 $L__tmp2320
.b8 17
.b8 65
.b8 3
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot12
.b8 35
.b8 112
.b32 11754
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot12
.b8 35
.b8 120
.b32 11765
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 128,1
.b32 11776
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 136,1
.b32 11787
.b8 18
.b64 $L__tmp2319
.b64 $L__tmp2320
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot12
.b8 35
.b8 144,1
.b32 11798
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 11085
.b64 $L__tmp2322
.b64 $L__tmp2328
.b8 10
.b8 29
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot12
.b8 35
.b8 80
.b32 11143
.b8 42
.b32 11154
.b64 $L__tmp2326
.b64 $L__tmp2327
.b8 3
.b8 4
.b8 1
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot12
.b8 35
.b8 72
.b32 11214
.b8 32
.b8 8
.b8 144
.b8 184
.b8 226
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11224
.b8 32
.b8 8
.b8 144
.b8 185
.b8 226
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11234
.b8 32
.b8 8
.b8 144
.b8 176
.b8 228
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11244
.b8 0
.b8 0
.b8 31
.b32 11815
.b64 $L__tmp2329
.b64 $L__tmp2331
.b8 10
.b8 31
.b8 18
.b64 $L__tmp2329
.b64 $L__tmp2331
.b8 34
.b8 8
.b8 144
.b8 179
.b8 226
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11908
.b8 0
.b8 0
.b8 31
.b32 11921
.b64 $L__tmp2333
.b64 $L__tmp2335
.b8 10
.b8 32
.b8 18
.b64 $L__tmp2333
.b64 $L__tmp2335
.b8 34
.b8 8
.b8 144
.b8 180
.b8 226
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 12014
.b8 0
.b8 0
.b8 31
.b32 12027
.b64 $L__tmp2337
.b64 $L__tmp2345
.b8 10
.b8 33
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot12
.b8 35
.b8 64
.b32 12068
.b8 32
.b8 6
.b8 144
.b8 181
.b8 230
.b8 152
.b8 171
.b8 2
.b8 2
.b32 12078
.b8 18
.b64 $L__tmp2337
.b64 $L__tmp2345
.b8 36
.b32 .debug_loc+13787
.b32 12088
.b8 0
.b8 0
.b8 31
.b32 12099
.b64 $L__tmp2346
.b64 $L__tmp2359
.b8 10
.b8 33
.b8 32
.b8 7
.b8 144
.b8 184
.b8 238
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12152
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot12
.b8 35
.b8 40
.b32 12161
.b8 18
.b64 $L__tmp2346
.b64 $L__tmp2359
.b8 41
.b8 6
.b8 11
.b8 3
.b64 __local_depot12
.b8 35
.b8 48
.b32 12171
.b8 18
.b64 $L__tmp2346
.b64 $L__tmp2358
.b8 36
.b32 .debug_loc+13932
.b32 12186
.b8 31
.b32 12208
.b64 $L__tmp2353
.b64 $L__tmp2354
.b8 3
.b8 100
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot12
.b8 35
.b8 24
.b32 12254
.b8 32
.b8 7
.b8 144
.b8 180
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12264
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 12279
.b64 $L__tmp2360
.b64 $L__tmp2369
.b8 10
.b8 33
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot12
.b8 35
.b8 8
.b32 12329
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot12
.b8 35
.b8 16
.b32 12339
.b8 18
.b64 $L__tmp2360
.b64 $L__tmp2368
.b8 36
.b32 .debug_loc+14077
.b32 12349
.b8 0
.b8 0
.b8 31
.b32 6009
.b64 $L__tmp2370
.b64 $L__tmp2372
.b8 10
.b8 35
.b8 18
.b64 $L__tmp2370
.b64 $L__tmp2372
.b8 34
.b8 8
.b8 144
.b8 179
.b8 230
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 6102
.b8 0
.b8 0
.b8 0
.b8 0
.b8 35
.b64 $L__func_begin13
.b64 $L__func_end13
.b8 1
.b8 156
.b32 12365
.b8 32
.b8 7
.b8 144
.b8 185
.b8 230
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12438
.b8 32
.b8 7
.b8 144
.b8 176
.b8 232
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12448
.b8 31
.b32 12484
.b64 $L__tmp2375
.b64 $L__tmp2423
.b8 9
.b8 168
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot13
.b8 35
.b8 200,2
.b32 12568
.b8 32
.b8 7
.b8 144
.b8 176
.b8 232
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12578
.b8 18
.b64 $L__tmp2375
.b64 $L__tmp2423
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot13
.b8 35
.b8 224,2
.b32 12588
.b8 31
.b32 12625
.b64 $L__tmp2378
.b64 $L__tmp2379
.b8 9
.b8 145
.b8 32
.b8 6
.b8 144
.b8 178
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 12672
.b8 32
.b8 6
.b8 144
.b8 179
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 12682
.b8 0
.b8 18
.b64 $L__tmp2380
.b64 $L__tmp2411
.b8 36
.b32 .debug_loc+14222
.b32 12603
.b8 31
.b32 12711
.b64 $L__tmp2385
.b64 $L__tmp2386
.b8 9
.b8 147
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot13
.b8 35
.b8 192,2
.b32 12758
.b8 32
.b8 6
.b8 144
.b8 182
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 12768
.b8 0
.b8 31
.b32 12625
.b64 $L__tmp2389
.b64 $L__tmp2391
.b8 9
.b8 147
.b8 32
.b8 6
.b8 144
.b8 184
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 12672
.b8 32
.b8 6
.b8 144
.b8 185
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 12682
.b8 0
.b8 31
.b32 12802
.b64 $L__tmp2392
.b64 $L__tmp2407
.b8 9
.b8 147
.b8 32
.b8 7
.b8 144
.b8 176
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12881
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot13
.b8 35
.b8 152,2
.b32 12890
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot13
.b8 35
.b8 160,2
.b32 12899
.b8 18
.b64 $L__tmp2392
.b64 $L__tmp2407
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot13
.b8 35
.b8 176,2
.b32 12909
.b8 18
.b64 $L__tmp2392
.b64 $L__tmp2406
.b8 36
.b32 .debug_loc+14363
.b32 12924
.b8 31
.b32 12946
.b64 $L__tmp2398
.b64 $L__tmp2399
.b8 3
.b8 231
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot13
.b8 35
.b8 136,2
.b32 12993
.b8 32
.b8 7
.b8 144
.b8 179
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 13003
.b8 0
.b8 31
.b32 12946
.b64 $L__tmp2401
.b64 $L__tmp2402
.b8 3
.b8 231
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot13
.b8 35
.b8 128,2
.b32 12993
.b8 32
.b8 7
.b8 144
.b8 180
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 13003
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 13037
.b64 $L__tmp2412
.b64 $L__tmp2413
.b8 9
.b8 148
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot13
.b8 35
.b8 248,1
.b32 13093
.b8 0
.b8 31
.b32 13123
.b64 $L__tmp2414
.b64 $L__tmp2415
.b8 9
.b8 148
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot13
.b8 35
.b8 240,1
.b32 13179
.b8 0
.b8 31
.b32 13190
.b64 $L__tmp2416
.b64 $L__tmp2417
.b8 9
.b8 148
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot13
.b8 35
.b8 232,1
.b32 13246
.b8 0
.b8 31
.b32 11154
.b64 $L__tmp2421
.b64 $L__tmp2422
.b8 9
.b8 148
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot13
.b8 35
.b8 224,1
.b32 11214
.b8 32
.b8 6
.b8 144
.b8 181
.b8 226
.b8 152
.b8 171
.b8 2
.b8 2
.b32 11224
.b8 32
.b8 6
.b8 144
.b8 182
.b8 226
.b8 152
.b8 171
.b8 2
.b8 2
.b32 11234
.b8 32
.b8 6
.b8 144
.b8 183
.b8 226
.b8 152
.b8 171
.b8 2
.b8 2
.b32 11244
.b8 0
.b8 0
.b8 0
.b8 31
.b32 13257
.b64 $L__tmp2425
.b64 $L__tmp2494
.b8 9
.b8 168
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot13
.b8 35
.b8 168,1
.b32 13343
.b8 32
.b8 7
.b8 144
.b8 183
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 13353
.b8 18
.b64 $L__tmp2425
.b64 $L__tmp2494
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot13
.b8 35
.b8 208,1
.b32 13363
.b8 31
.b32 12625
.b64 $L__tmp2428
.b64 $L__tmp2429
.b8 9
.b8 160
.b8 32
.b8 7
.b8 144
.b8 184
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12672
.b8 32
.b8 7
.b8 144
.b8 185
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12682
.b8 0
.b8 31
.b32 13390
.b64 $L__tmp2430
.b64 $L__tmp2431
.b8 9
.b8 161
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot13
.b8 35
.b8 160,1
.b32 13448
.b8 0
.b8 31
.b32 13459
.b64 $L__tmp2433
.b64 $L__tmp2441
.b8 9
.b8 161
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot13
.b8 35
.b8 56
.b32 13500
.b8 32
.b8 5
.b8 144
.b8 181
.b8 204
.b8 149
.b8 1
.b8 2
.b32 13510
.b8 18
.b64 $L__tmp2433
.b64 $L__tmp2441
.b8 36
.b32 .debug_loc+14506
.b32 13520
.b8 0
.b8 0
.b8 31
.b32 13531
.b64 $L__tmp2442
.b64 $L__tmp2451
.b8 9
.b8 161
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot13
.b8 35
.b8 40
.b32 13581
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot13
.b8 35
.b8 48
.b32 13591
.b8 18
.b64 $L__tmp2442
.b64 $L__tmp2450
.b8 36
.b32 .debug_loc+14649
.b32 13601
.b8 0
.b8 0
.b8 18
.b64 $L__tmp2451
.b64 $L__tmp2482
.b8 36
.b32 .debug_loc+14792
.b32 13378
.b8 31
.b32 12711
.b64 $L__tmp2456
.b64 $L__tmp2457
.b8 9
.b8 163
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot13
.b8 35
.b8 24
.b32 12758
.b8 32
.b8 7
.b8 144
.b8 184
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12768
.b8 0
.b8 31
.b32 12625
.b64 $L__tmp2460
.b64 $L__tmp2462
.b8 9
.b8 163
.b8 32
.b8 7
.b8 144
.b8 176
.b8 230
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12672
.b8 32
.b8 7
.b8 144
.b8 177
.b8 230
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12682
.b8 0
.b8 31
.b32 12802
.b64 $L__tmp2463
.b64 $L__tmp2478
.b8 9
.b8 163
.b8 32
.b8 7
.b8 144
.b8 178
.b8 230
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12881
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot13
.b8 35
.b8 88
.b32 12890
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot13
.b8 35
.b8 96
.b32 12899
.b8 18
.b64 $L__tmp2463
.b64 $L__tmp2478
.b8 41
.b8 6
.b8 11
.b8 3
.b64 __local_depot13
.b8 35
.b8 112
.b32 12909
.b8 18
.b64 $L__tmp2463
.b64 $L__tmp2477
.b8 36
.b32 .debug_loc+14935
.b32 12924
.b8 31
.b32 12946
.b64 $L__tmp2469
.b64 $L__tmp2470
.b8 3
.b8 231
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot13
.b8 35
.b8 72
.b32 12993
.b8 32
.b8 7
.b8 144
.b8 181
.b8 230
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 13003
.b8 0
.b8 31
.b32 12946
.b64 $L__tmp2472
.b64 $L__tmp2473
.b8 3
.b8 231
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot13
.b8 35
.b8 64
.b32 12993
.b8 32
.b8 7
.b8 144
.b8 182
.b8 230
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 13003
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 13037
.b64 $L__tmp2483
.b64 $L__tmp2484
.b8 9
.b8 164
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot13
.b8 35
.b8 128,1
.b32 13093
.b8 0
.b8 31
.b32 13123
.b64 $L__tmp2485
.b64 $L__tmp2486
.b8 9
.b8 164
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot13
.b8 35
.b8 136,1
.b32 13179
.b8 0
.b8 31
.b32 13190
.b64 $L__tmp2487
.b64 $L__tmp2488
.b8 9
.b8 164
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot13
.b8 35
.b8 144,1
.b32 13246
.b8 0
.b8 31
.b32 11154
.b64 $L__tmp2492
.b64 $L__tmp2493
.b8 9
.b8 164
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot13
.b8 35
.b8 152,1
.b32 11214
.b8 32
.b8 6
.b8 144
.b8 184
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 11224
.b8 32
.b8 6
.b8 144
.b8 185
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 11234
.b8 32
.b8 6
.b8 144
.b8 176
.b8 230
.b8 152
.b8 171
.b8 2
.b8 2
.b32 11244
.b8 0
.b8 0
.b8 0
.b8 31
.b32 13617
.b64 $L__tmp2497
.b64 $L__tmp2498
.b8 9
.b8 168
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot13
.b8 35
.b8 0
.b32 13674
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot13
.b8 35
.b8 8
.b32 13684
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot13
.b8 35
.b8 16
.b32 13693
.b8 32
.b8 6
.b8 144
.b8 183
.b8 230
.b8 152
.b8 171
.b8 2
.b8 2
.b32 13702
.b8 32
.b8 6
.b8 144
.b8 184
.b8 230
.b8 152
.b8 171
.b8 2
.b8 2
.b32 13714
.b8 0
.b8 0
.b8 35
.b64 $L__func_begin14
.b64 $L__func_end14
.b8 1
.b8 156
.b32 13727
.b8 32
.b8 6
.b8 144
.b8 177
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 13783
.b8 0
.b8 35
.b64 $L__func_begin15
.b64 $L__func_end15
.b8 1
.b8 156
.b32 13794
.b8 32
.b8 6
.b8 144
.b8 177
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 13850
.b8 0
.b8 35
.b64 $L__func_begin16
.b64 $L__func_end16
.b8 1
.b8 156
.b32 13861
.b8 32
.b8 6
.b8 144
.b8 177
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 13917
.b8 0
.b8 30
.b64 $L__func_begin17
.b64 $L__func_end17
.b8 1
.b8 156
.b8 95,95,99,108,111,115,101,115,116,104,105,116,95,95,99,121,108,105,110,100,101,114
.b8 0
.b8 95,95,100,101,118,105,99,101,95,115,116,117,98,95,95,90,50,50,95,95,99,108,111,115,101,115,116,104,105,116,95,95,99,121,108,105,110,100,101,114
.b8 118
.b8 0
.b8 8
.b8 58
.b32 1735
.b8 1
.b8 18
.b64 $L__tmp2506
.b64 $L__tmp2512
.b8 40
.b8 6
.b8 144
.b8 178
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b8 115,98,116,95,100,97,116,97
.b8 0
.b8 8
.b8 59
.b32 166517
.b8 31
.b32 4954
.b64 $L__tmp2506
.b64 $L__tmp2508
.b8 8
.b8 59
.b8 18
.b64 $L__tmp2506
.b64 $L__tmp2508
.b8 34
.b8 6
.b8 144
.b8 177
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 5061
.b8 0
.b8 0
.b8 31
.b32 11921
.b64 $L__tmp2509
.b64 $L__tmp2511
.b8 8
.b8 60
.b8 18
.b64 $L__tmp2509
.b64 $L__tmp2511
.b8 34
.b8 5
.b8 144
.b8 177
.b8 204
.b8 149
.b8 1
.b8 2
.b32 12014
.b8 0
.b8 0
.b8 0
.b8 0
.b8 16
.b64 $L__func_begin18
.b64 $L__func_end18
.b8 1
.b8 156
.b8 95,90,78,53,111,112,116,105,120,53,65,114,114,97,121,73,102,76,109,50,69,69,67,49,69,118
.b8 0
.b8 65,114,114,97,121
.b8 0
.b8 3
.b8 26
.b32 1735
.b8 43
.b8 6
.b8 11
.b8 3
.b64 __local_depot18
.b8 35
.b8 0
.b8 116,104,105,115
.b8 0
.b32 78026
.b8 0
.b8 22
.b8 95,90,78,75,53,111,112,116,105,120,53,82,97,121,51,102,99,108,69,102
.b8 0
.b8 111,112,101,114,97,116,111,114,40,41
.b8 0
.b8 10
.b8 22
.b32 1917
.b8 1
.b8 24
.b8 116,104,105,115
.b8 0
.b32 56537
.b8 23
.b8 116
.b8 0
.b8 10
.b8 22
.b32 374
.b8 0
.b8 26
.b32 56542
.b8 14
.b32 12479
.b32 12
.b8 22
.b8 95,90,78,53,111,112,116,105,120,52,102,109,97,102,73,102,76,109,51,69,69,69,78,83,95,53,65,114,114,97,121,73,84,95,88,84,48,95,69,69
.b8 69,82,75,83,50,95,82,75,83,51,95,83,55,95
.b8 0
.b8 102,109,97,102,60,102,108,111,97,116,44,51,85,76,62
.b8 0
.b8 3
.b8 228
.b32 15261
.b8 1
.b8 23
.b8 97
.b8 0
.b8 3
.b8 228
.b32 13974
.b8 23
.b8 98
.b8 0
.b8 3
.b8 228
.b32 12198
.b8 23
.b8 99
.b8 0
.b8 3
.b8 228
.b32 12198
.b8 28
.b8 38
.b8 114,101,115,117,108,116
.b8 0
.b8 3
.b8 229
.b32 15261
.b8 28
.b8 38
.b8 105
.b8 0
.b8 3
.b8 230
.b32 1956
.b8 0
.b8 0
.b8 0
.b8 30
.b64 $L__func_begin19
.b64 $L__func_end19
.b8 1
.b8 156
.b8 95,95,105,110,116,101,114,115,101,99,116,105,111,110,95,95,100,105,115,107
.b8 0
.b8 95,95,100,101,118,105,99,101,95,115,116,117,98,95,95,90,50,48,95,95,105,110,116,101,114,115,101,99,116,105,111,110,95,95,100,105,115,107,118
.b8 0
.b8 11
.b8 12
.b32 1735
.b8 1
.b8 18
.b64 $L__tmp2515
.b64 $L__tmp3745
.b8 19
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 208,49
.b8 114,97,121
.b8 0
.b8 11
.b8 17
.b32 15228
.b8 19
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 128,50
.b8 108,111,99,97,108
.b8 0
.b8 11
.b8 22
.b32 1917
.b8 40
.b8 8
.b8 144
.b8 179
.b8 232
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b8 115,98,116,95,100,97,116,97
.b8 0
.b8 11
.b8 13
.b32 166517
.b8 40
.b8 6
.b8 144
.b8 177
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b8 100,105,115,107
.b8 0
.b8 11
.b8 14
.b32 166540
.b8 40
.b8 6
.b8 144
.b8 183
.b8 232
.b8 152
.b8 171
.b8 2
.b8 2
.b8 116
.b8 0
.b8 11
.b8 21
.b32 374
.b8 12
.b8 79,112,116,105,120,68,105,115,107,68,97,116,97
.b8 0
.b8 160
.b8 11
.b8 6
.b8 13
.b8 98,98,111,120
.b8 0
.b32 14955
.b8 11
.b8 7
.b8 2
.b8 35
.b8 0
.b8 13
.b8 116,111,95,111,98,106,101,99,116
.b8 0
.b32 15034
.b8 11
.b8 8
.b8 2
.b8 35
.b8 32
.b8 0
.b8 31
.b32 4954
.b64 $L__tmp2515
.b64 $L__tmp2517
.b8 11
.b8 13
.b8 18
.b64 $L__tmp2515
.b64 $L__tmp2517
.b8 34
.b8 8
.b8 144
.b8 178
.b8 232
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 5061
.b8 0
.b8 0
.b8 31
.b32 5134
.b64 $L__tmp2519
.b64 $L__tmp3577
.b8 11
.b8 17
.b8 18
.b64 $L__tmp2519
.b64 $L__tmp3577
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 240,48
.b32 5171
.b8 34
.b8 8
.b8 144
.b8 182
.b8 232
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 5182
.b8 31
.b32 5075
.b64 $L__tmp2519
.b64 $L__tmp2520
.b8 10
.b8 27
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 176,48
.b32 5109
.b8 0
.b8 31
.b32 5196
.b64 $L__tmp2521
.b64 $L__tmp2525
.b8 10
.b8 28
.b8 18
.b64 $L__tmp2521
.b64 $L__tmp2525
.b8 34
.b8 6
.b8 144
.b8 183
.b8 234
.b8 152
.b8 171
.b8 2
.b8 2
.b32 5303
.b8 34
.b8 6
.b8 144
.b8 184
.b8 234
.b8 152
.b8 171
.b8 2
.b8 2
.b32 5314
.b8 34
.b8 6
.b8 144
.b8 185
.b8 234
.b8 152
.b8 171
.b8 2
.b8 2
.b32 5325
.b8 0
.b8 0
.b8 31
.b32 5464
.b64 $L__tmp2526
.b64 $L__tmp3019
.b8 10
.b8 28
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 240,47
.b32 5614
.b8 18
.b64 $L__tmp2526
.b64 $L__tmp3019
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 128,48
.b32 5629
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 144,48
.b32 5640
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 160,48
.b32 5651
.b8 42
.b32 5338
.b64 $L__tmp2526
.b64 $L__tmp2528
.b8 17
.b8 50
.b8 3
.b8 18
.b64 $L__tmp2526
.b64 $L__tmp2528
.b8 34
.b8 7
.b8 144
.b8 181
.b8 228
.b8 196
.b8 145
.b8 215
.b8 4
.b8 2
.b32 5451
.b8 0
.b8 0
.b8 42
.b32 5664
.b64 $L__tmp2531
.b64 $L__tmp3016
.b8 17
.b8 54
.b8 3
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 240,46
.b32 5823
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 248,46
.b32 5834
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 128,47
.b32 5845
.b8 18
.b64 $L__tmp2531
.b64 $L__tmp3016
.b8 34
.b8 5
.b8 144
.b8 177
.b8 228
.b8 149
.b8 1
.b8 2
.b32 5857
.b8 34
.b8 5
.b8 144
.b8 180
.b8 204
.b8 149
.b8 1
.b8 2
.b32 5870
.b8 42
.b32 5338
.b64 $L__tmp2531
.b64 $L__tmp2533
.b8 20
.b8 76
.b8 1
.b8 18
.b64 $L__tmp2531
.b64 $L__tmp2533
.b8 34
.b8 7
.b8 144
.b8 183
.b8 228
.b8 196
.b8 145
.b8 215
.b8 4
.b8 2
.b32 5451
.b8 0
.b8 0
.b8 42
.b32 6009
.b64 $L__tmp2535
.b64 $L__tmp2537
.b8 20
.b8 77
.b8 1
.b8 18
.b64 $L__tmp2535
.b64 $L__tmp2537
.b8 34
.b8 6
.b8 144
.b8 179
.b8 236
.b8 152
.b8 171
.b8 2
.b8 2
.b32 6102
.b8 0
.b8 0
.b8 18
.b64 $L__tmp2539
.b64 $L__tmp3016
.b8 36
.b32 .debug_loc+15078
.b32 5884
.b8 18
.b64 $L__tmp2544
.b64 $L__tmp3013
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 144,47
.b32 5895
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 160,47
.b32 5908
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 176,47
.b32 5921
.b8 34
.b8 8
.b8 144
.b8 181
.b8 240
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 5934
.b8 42
.b32 6115
.b64 $L__tmp2544
.b64 $L__tmp2546
.b8 20
.b8 82
.b8 1
.b8 32
.b8 7
.b8 144
.b8 176
.b8 230
.b8 196
.b8 145
.b8 215
.b8 4
.b8 2
.b32 6231
.b8 18
.b64 $L__tmp2544
.b64 $L__tmp2546
.b8 34
.b8 8
.b8 144
.b8 178
.b8 240
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 6246
.b8 0
.b8 0
.b8 42
.b32 6419
.b64 $L__tmp2552
.b64 $L__tmp3004
.b8 20
.b8 85
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 192,46
.b32 6597
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 200,46
.b32 6610
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 208,46
.b32 6623
.b8 32
.b8 6
.b8 144
.b8 179
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 6636
.b8 32
.b8 5
.b8 144
.b8 181
.b8 204
.b8 149
.b8 1
.b8 2
.b32 6651
.b8 32
.b8 6
.b8 144
.b8 177
.b8 230
.b8 201
.b8 171
.b8 2
.b8 2
.b32 6664
.b8 18
.b64 $L__tmp2552
.b64 $L__tmp3004
.b8 34
.b8 5
.b8 144
.b8 180
.b8 228
.b8 149
.b8 1
.b8 2
.b32 6687
.b8 42
.b32 6259
.b64 $L__tmp2552
.b64 $L__tmp2554
.b8 20
.b8 28
.b8 1
.b8 32
.b8 8
.b8 144
.b8 179
.b8 240
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 6383
.b8 18
.b64 $L__tmp2552
.b64 $L__tmp2554
.b8 34
.b8 7
.b8 144
.b8 177
.b8 230
.b8 196
.b8 145
.b8 215
.b8 4
.b8 2
.b32 6399
.b8 0
.b8 0
.b8 18
.b64 $L__tmp2558
.b64 $L__tmp2714
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 216,46
.b32 6701
.b8 42
.b32 6871
.b64 $L__tmp2558
.b64 $L__tmp2559
.b8 20
.b8 34
.b8 1
.b8 32
.b8 8
.b8 144
.b8 180
.b8 234
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7011
.b8 18
.b64 $L__tmp2558
.b64 $L__tmp2559
.b8 34
.b8 8
.b8 144
.b8 179
.b8 234
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7027
.b8 0
.b8 0
.b8 42
.b32 7041
.b64 $L__tmp2561
.b64 $L__tmp2713
.b8 20
.b8 35
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 136,45
.b32 7226
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 144,45
.b32 7238
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 152,45
.b32 7250
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 160,45
.b32 7262
.b8 32
.b8 5
.b8 144
.b8 182
.b8 204
.b8 149
.b8 1
.b8 2
.b32 7283
.b8 18
.b64 $L__tmp2561
.b64 $L__tmp2713
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 180,45
.b32 7296
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 184,45
.b32 7311
.b8 34
.b8 8
.b8 144
.b8 179
.b8 240
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7322
.b8 31
.b32 7341
.b64 $L__tmp2562
.b64 $L__tmp2575
.b8 20
.b8 241
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 128,44
.b32 7526
.b8 18
.b64 $L__tmp2562
.b64 $L__tmp2575
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 136,44
.b32 7538
.b8 18
.b64 $L__tmp2562
.b64 $L__tmp2574
.b8 36
.b32 .debug_loc+15214
.b32 7548
.b8 31
.b32 7562
.b64 $L__tmp2568
.b64 $L__tmp2570
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 180
.b8 226
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp2568
.b64 $L__tmp2570
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 240,43
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 179
.b8 226
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 7701
.b64 $L__tmp2579
.b64 $L__tmp2585
.b8 20
.b8 241
.b8 32
.b8 8
.b8 144
.b8 177
.b8 238
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7842
.b8 32
.b8 8
.b8 144
.b8 179
.b8 238
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7856
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 224,43
.b32 7867
.b8 32
.b8 7
.b8 144
.b8 184
.b8 228
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7882
.b8 18
.b64 $L__tmp2579
.b64 $L__tmp2585
.b8 34
.b8 7
.b8 144
.b8 176
.b8 230
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7898
.b8 34
.b8 7
.b8 144
.b8 178
.b8 230
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7915
.b8 34
.b8 7
.b8 144
.b8 179
.b8 230
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7930
.b8 34
.b8 7
.b8 144
.b8 176
.b8 232
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7950
.b8 34
.b8 7
.b8 144
.b8 177
.b8 232
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7962
.b8 0
.b8 0
.b8 31
.b32 7998
.b64 $L__tmp2588
.b64 $L__tmp2713
.b8 20
.b8 247
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 176,42
.b32 8150
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 184,42
.b32 8160
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 192,42
.b32 8170
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 200,42
.b32 8180
.b8 32
.b8 5
.b8 144
.b8 183
.b8 204
.b8 149
.b8 1
.b8 2
.b32 8194
.b8 31
.b32 8217
.b64 $L__tmp2589
.b64 $L__tmp2602
.b8 20
.b8 172
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 144,42
.b32 8361
.b8 18
.b64 $L__tmp2589
.b64 $L__tmp2602
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 160,42
.b32 8373
.b8 18
.b64 $L__tmp2589
.b64 $L__tmp2601
.b8 36
.b32 .debug_loc+15349
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp2595
.b64 $L__tmp2597
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 182
.b8 224
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp2595
.b64 $L__tmp2597
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 128,42
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 181
.b8 224
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp2604
.b64 $L__tmp2617
.b8 20
.b8 173
.b8 32
.b8 6
.b8 144
.b8 182
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp2604
.b64 $L__tmp2617
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 240,41
.b32 8373
.b8 18
.b64 $L__tmp2604
.b64 $L__tmp2616
.b8 36
.b32 .debug_loc+15485
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp2610
.b64 $L__tmp2612
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 185
.b8 242
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp2610
.b64 $L__tmp2612
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 224,41
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 184
.b8 242
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp2619
.b64 $L__tmp2632
.b8 20
.b8 174
.b8 32
.b8 6
.b8 144
.b8 184
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp2619
.b64 $L__tmp2632
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 208,41
.b32 8373
.b8 18
.b64 $L__tmp2619
.b64 $L__tmp2631
.b8 36
.b32 .debug_loc+15623
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp2625
.b64 $L__tmp2627
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 178
.b8 242
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp2625
.b64 $L__tmp2627
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 192,41
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 177
.b8 242
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp2633
.b64 $L__tmp2713
.b8 34
.b8 5
.b8 144
.b8 184
.b8 204
.b8 149
.b8 1
.b8 2
.b32 8205
.b8 31
.b32 8397
.b64 $L__tmp2636
.b64 $L__tmp2638
.b8 20
.b8 180
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 176,41
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 183
.b8 234
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp2640
.b64 $L__tmp2653
.b8 20
.b8 180
.b8 32
.b8 7
.b8 144
.b8 176
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp2640
.b64 $L__tmp2653
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 160,41
.b32 8373
.b8 18
.b64 $L__tmp2640
.b64 $L__tmp2652
.b8 36
.b32 .debug_loc+15761
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp2646
.b64 $L__tmp2648
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 181
.b8 240
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp2646
.b64 $L__tmp2648
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 144,41
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 180
.b8 240
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp2655
.b64 $L__tmp2657
.b8 20
.b8 180
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 136,41
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 180
.b8 238
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp2658
.b64 $L__tmp2660
.b8 20
.b8 180
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 248,40
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 128,41
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp2662
.b64 $L__tmp2664
.b8 20
.b8 181
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 240,40
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 179
.b8 224
.b8 220
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp2666
.b64 $L__tmp2679
.b8 20
.b8 181
.b8 32
.b8 7
.b8 144
.b8 178
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp2666
.b64 $L__tmp2679
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 224,40
.b32 8373
.b8 18
.b64 $L__tmp2666
.b64 $L__tmp2678
.b8 36
.b32 .debug_loc+15899
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp2672
.b64 $L__tmp2674
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 184
.b8 238
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp2672
.b64 $L__tmp2674
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 208,40
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 183
.b8 238
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp2681
.b64 $L__tmp2683
.b8 20
.b8 181
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 200,40
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 176
.b8 228
.b8 220
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp2684
.b64 $L__tmp2686
.b8 20
.b8 181
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 184,40
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 192,40
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp2688
.b64 $L__tmp2690
.b8 20
.b8 182
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 176,40
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 185
.b8 232
.b8 220
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp2692
.b64 $L__tmp2705
.b8 20
.b8 182
.b8 32
.b8 7
.b8 144
.b8 180
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp2692
.b64 $L__tmp2705
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 160,40
.b32 8373
.b8 18
.b64 $L__tmp2692
.b64 $L__tmp2704
.b8 36
.b32 .debug_loc+16037
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp2698
.b64 $L__tmp2700
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 177
.b8 238
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp2698
.b64 $L__tmp2700
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 144,40
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 176
.b8 238
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp2707
.b64 $L__tmp2709
.b8 20
.b8 182
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 128,40
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 182
.b8 236
.b8 220
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp2710
.b64 $L__tmp2712
.b8 20
.b8 182
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 240,39
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 248,39
.b32 8652
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp2716
.b64 $L__tmp2932
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 224,46
.b32 6725
.b8 42
.b32 8662
.b64 $L__tmp2716
.b64 $L__tmp2717
.b8 20
.b8 39
.b8 1
.b8 32
.b8 8
.b8 144
.b8 177
.b8 230
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 8796
.b8 18
.b64 $L__tmp2716
.b64 $L__tmp2717
.b8 34
.b8 8
.b8 144
.b8 176
.b8 230
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 8812
.b8 0
.b8 0
.b8 42
.b32 8826
.b64 $L__tmp2719
.b64 $L__tmp2931
.b8 20
.b8 40
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 152,37
.b32 9008
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 160,37
.b32 9020
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 168,37
.b32 9032
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 176,37
.b32 9044
.b8 32
.b8 5
.b8 144
.b8 185
.b8 204
.b8 149
.b8 1
.b8 2
.b32 9065
.b8 18
.b64 $L__tmp2719
.b64 $L__tmp2931
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 196,37
.b32 9078
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 200,37
.b32 9094
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 208,37
.b32 9118
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 144,38
.b32 9106
.b8 34
.b8 8
.b8 144
.b8 176
.b8 236
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 9131
.b8 42
.b32 9161
.b64 $L__tmp2720
.b64 $L__tmp2733
.b8 20
.b8 4
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 240,35
.b32 9340
.b8 18
.b64 $L__tmp2720
.b64 $L__tmp2733
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 248,35
.b32 9352
.b8 18
.b64 $L__tmp2720
.b64 $L__tmp2732
.b8 36
.b32 .debug_loc+16175
.b32 9362
.b8 31
.b32 7562
.b64 $L__tmp2726
.b64 $L__tmp2728
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 182
.b8 232
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp2726
.b64 $L__tmp2728
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 224,35
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 181
.b8 232
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 7701
.b64 $L__tmp2737
.b64 $L__tmp2743
.b8 20
.b8 4
.b8 1
.b8 32
.b8 8
.b8 144
.b8 184
.b8 232
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7842
.b8 32
.b8 8
.b8 144
.b8 176
.b8 234
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7856
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 208,35
.b32 7867
.b8 32
.b8 7
.b8 144
.b8 180
.b8 234
.b8 196
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7882
.b8 18
.b64 $L__tmp2737
.b64 $L__tmp2743
.b8 34
.b8 7
.b8 144
.b8 182
.b8 234
.b8 196
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7898
.b8 34
.b8 7
.b8 144
.b8 184
.b8 234
.b8 196
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7915
.b8 34
.b8 7
.b8 144
.b8 185
.b8 234
.b8 196
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7930
.b8 34
.b8 7
.b8 144
.b8 182
.b8 236
.b8 196
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7950
.b8 34
.b8 7
.b8 144
.b8 183
.b8 236
.b8 196
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7962
.b8 0
.b8 0
.b8 42
.b32 9376
.b64 $L__tmp2747
.b64 $L__tmp2914
.b8 20
.b8 11
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 128,34
.b32 9525
.b8 32
.b8 7
.b8 144
.b8 181
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 9537
.b8 32
.b8 7
.b8 144
.b8 182
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 9549
.b8 32
.b8 7
.b8 144
.b8 183
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 9561
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 136,34
.b32 9573
.b8 32
.b8 6
.b8 144
.b8 176
.b8 226
.b8 152
.b8 171
.b8 2
.b8 2
.b32 9584
.b8 31
.b32 8217
.b64 $L__tmp2748
.b64 $L__tmp2761
.b8 20
.b8 193
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 224,33
.b32 8361
.b8 18
.b64 $L__tmp2748
.b64 $L__tmp2761
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 240,33
.b32 8373
.b8 18
.b64 $L__tmp2748
.b64 $L__tmp2760
.b8 36
.b32 .debug_loc+16313
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp2754
.b64 $L__tmp2756
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 184
.b8 230
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp2754
.b64 $L__tmp2756
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 208,33
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 183
.b8 230
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp2763
.b64 $L__tmp2776
.b8 20
.b8 194
.b8 32
.b8 7
.b8 144
.b8 185
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp2763
.b64 $L__tmp2776
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 192,33
.b32 8373
.b8 18
.b64 $L__tmp2763
.b64 $L__tmp2775
.b8 36
.b32 .debug_loc+16451
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp2769
.b64 $L__tmp2771
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 177
.b8 230
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp2769
.b64 $L__tmp2771
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 176,33
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 176
.b8 230
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp2778
.b64 $L__tmp2791
.b8 20
.b8 195
.b8 32
.b8 7
.b8 144
.b8 176
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp2778
.b64 $L__tmp2791
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 160,33
.b32 8373
.b8 18
.b64 $L__tmp2778
.b64 $L__tmp2790
.b8 36
.b32 .debug_loc+16589
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp2784
.b64 $L__tmp2786
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 180
.b8 228
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp2784
.b64 $L__tmp2786
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 144,33
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 179
.b8 228
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp2793
.b64 $L__tmp2806
.b8 20
.b8 196
.b8 32
.b8 7
.b8 144
.b8 177
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp2793
.b64 $L__tmp2806
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 128,33
.b32 8373
.b8 18
.b64 $L__tmp2793
.b64 $L__tmp2805
.b8 36
.b32 .debug_loc+16727
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp2799
.b64 $L__tmp2801
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 183
.b8 226
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp2799
.b64 $L__tmp2801
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 240,32
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 182
.b8 226
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp2807
.b64 $L__tmp2914
.b8 34
.b8 6
.b8 144
.b8 177
.b8 226
.b8 152
.b8 171
.b8 2
.b8 2
.b32 9595
.b8 34
.b8 7
.b8 144
.b8 183
.b8 240
.b8 204
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9605
.b8 31
.b32 8397
.b64 $L__tmp2810
.b64 $L__tmp2812
.b8 20
.b8 202
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 224,32
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 183
.b8 240
.b8 196
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp2814
.b64 $L__tmp2827
.b8 20
.b8 202
.b8 32
.b8 7
.b8 144
.b8 179
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp2814
.b64 $L__tmp2827
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 208,32
.b32 8373
.b8 18
.b64 $L__tmp2814
.b64 $L__tmp2826
.b8 36
.b32 .debug_loc+16865
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp2820
.b64 $L__tmp2822
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 176
.b8 226
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp2820
.b64 $L__tmp2822
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 192,32
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 185
.b8 224
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp2829
.b64 $L__tmp2831
.b8 20
.b8 202
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 184,32
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 180
.b8 224
.b8 200
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp2832
.b64 $L__tmp2834
.b8 20
.b8 202
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 168,32
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 176,32
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp2836
.b64 $L__tmp2838
.b8 20
.b8 203
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 160,32
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 179
.b8 230
.b8 200
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp2840
.b64 $L__tmp2853
.b8 20
.b8 203
.b8 32
.b8 7
.b8 144
.b8 180
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp2840
.b64 $L__tmp2853
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 144,32
.b32 8373
.b8 18
.b64 $L__tmp2840
.b64 $L__tmp2852
.b8 36
.b32 .debug_loc+17003
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp2846
.b64 $L__tmp2848
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 179
.b8 224
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp2846
.b64 $L__tmp2848
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 128,32
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 178
.b8 224
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp2855
.b64 $L__tmp2857
.b8 20
.b8 203
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 248,31
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 176
.b8 234
.b8 200
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp2858
.b64 $L__tmp2860
.b8 20
.b8 203
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 232,31
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 240,31
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp2862
.b64 $L__tmp2864
.b8 20
.b8 204
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 224,31
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 185
.b8 238
.b8 200
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp2866
.b64 $L__tmp2879
.b8 20
.b8 204
.b8 32
.b8 7
.b8 144
.b8 181
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp2866
.b64 $L__tmp2879
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 208,31
.b32 8373
.b8 18
.b64 $L__tmp2866
.b64 $L__tmp2878
.b8 36
.b32 .debug_loc+17141
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp2872
.b64 $L__tmp2874
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 182
.b8 242
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp2872
.b64 $L__tmp2874
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 192,31
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 181
.b8 242
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp2881
.b64 $L__tmp2883
.b8 20
.b8 204
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 184,31
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 182
.b8 242
.b8 200
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp2884
.b64 $L__tmp2886
.b8 20
.b8 204
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 168,31
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 176,31
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp2888
.b64 $L__tmp2890
.b8 20
.b8 205
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 160,31
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 181
.b8 228
.b8 204
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp2892
.b64 $L__tmp2905
.b8 20
.b8 205
.b8 32
.b8 7
.b8 144
.b8 182
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp2892
.b64 $L__tmp2905
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 144,31
.b32 8373
.b8 18
.b64 $L__tmp2892
.b64 $L__tmp2904
.b8 36
.b32 .debug_loc+17279
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp2898
.b64 $L__tmp2900
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 185
.b8 240
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp2898
.b64 $L__tmp2900
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 128,31
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 184
.b8 240
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp2907
.b64 $L__tmp2909
.b8 20
.b8 205
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 240,30
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 178
.b8 232
.b8 204
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp2910
.b64 $L__tmp2912
.b8 20
.b8 205
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 224,30
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 232,30
.b32 8652
.b8 0
.b8 0
.b8 0
.b8 42
.b32 9625
.b64 $L__tmp2915
.b64 $L__tmp2931
.b8 20
.b8 17
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 160,30
.b32 9769
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 168,30
.b32 9779
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 176,30
.b32 9789
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 184,30
.b32 9799
.b8 18
.b64 $L__tmp2915
.b64 $L__tmp2931
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 192,30
.b32 9811
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 208,30
.b32 9820
.b8 34
.b8 7
.b8 144
.b8 177
.b8 230
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9830
.b8 34
.b8 7
.b8 144
.b8 183
.b8 232
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9845
.b8 34
.b8 7
.b8 144
.b8 176
.b8 234
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9856
.b8 34
.b8 7
.b8 144
.b8 179
.b8 234
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9867
.b8 34
.b8 7
.b8 144
.b8 182
.b8 234
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9878
.b8 34
.b8 7
.b8 144
.b8 185
.b8 234
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9889
.b8 34
.b8 7
.b8 144
.b8 178
.b8 236
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9899
.b8 34
.b8 7
.b8 144
.b8 181
.b8 236
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9909
.b8 34
.b8 7
.b8 144
.b8 184
.b8 236
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9919
.b8 34
.b8 7
.b8 144
.b8 177
.b8 238
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9929
.b8 34
.b8 7
.b8 144
.b8 180
.b8 238
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9939
.b8 31
.b32 8397
.b64 $L__tmp2918
.b64 $L__tmp2920
.b8 20
.b8 88
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 152,30
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 178
.b8 230
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 9961
.b64 $L__tmp2934
.b64 $L__tmp2937
.b8 20
.b8 44
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 208,29
.b32 10081
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 216,29
.b32 10091
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 224,29
.b32 10101
.b8 18
.b64 $L__tmp2934
.b64 $L__tmp2937
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 232,29
.b32 10112
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 140,30
.b32 10124
.b8 34
.b8 7
.b8 144
.b8 179
.b8 228
.b8 224
.b8 177
.b8 214
.b8 4
.b8 2
.b32 10133
.b8 34
.b8 7
.b8 144
.b8 180
.b8 228
.b8 224
.b8 177
.b8 214
.b8 4
.b8 2
.b32 10145
.b8 0
.b8 0
.b8 18
.b64 $L__tmp2939
.b64 $L__tmp3003
.b8 36
.b32 .debug_loc+17555
.b32 6749
.b8 42
.b32 10193
.b64 $L__tmp2942
.b64 $L__tmp2943
.b8 20
.b8 52
.b8 1
.b8 32
.b8 8
.b8 144
.b8 179
.b8 224
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10325
.b8 18
.b64 $L__tmp2942
.b64 $L__tmp2943
.b8 36
.b32 .debug_loc+17417
.b32 10341
.b8 0
.b8 0
.b8 42
.b32 10355
.b64 $L__tmp2946
.b64 $L__tmp2947
.b8 20
.b8 53
.b8 1
.b8 32
.b8 8
.b8 144
.b8 177
.b8 224
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10501
.b8 18
.b64 $L__tmp2946
.b64 $L__tmp2947
.b8 36
.b32 .debug_loc+17486
.b32 10517
.b8 0
.b8 0
.b8 18
.b64 $L__tmp2953
.b64 $L__tmp2957
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 232,46
.b32 6768
.b8 42
.b32 10531
.b64 $L__tmp2953
.b64 $L__tmp2954
.b8 20
.b8 57
.b8 1
.b8 32
.b8 8
.b8 144
.b8 182
.b8 242
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10659
.b8 18
.b64 $L__tmp2953
.b64 $L__tmp2954
.b8 34
.b8 8
.b8 144
.b8 181
.b8 242
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10675
.b8 0
.b8 0
.b8 0
.b8 42
.b32 8217
.b64 $L__tmp2959
.b64 $L__tmp2972
.b8 20
.b8 61
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 176,29
.b32 8361
.b8 18
.b64 $L__tmp2959
.b64 $L__tmp2972
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 192,29
.b32 8373
.b8 18
.b64 $L__tmp2959
.b64 $L__tmp2971
.b8 36
.b32 .debug_loc+17700
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp2965
.b64 $L__tmp2967
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 179
.b8 228
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp2965
.b64 $L__tmp2967
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 160,29
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 178
.b8 228
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 8217
.b64 $L__tmp2974
.b64 $L__tmp2987
.b8 20
.b8 62
.b8 1
.b8 32
.b8 7
.b8 144
.b8 183
.b8 230
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp2974
.b64 $L__tmp2987
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 144,29
.b32 8373
.b8 18
.b64 $L__tmp2974
.b64 $L__tmp2986
.b8 36
.b32 .debug_loc+17838
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp2980
.b64 $L__tmp2982
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 182
.b8 226
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp2980
.b64 $L__tmp2982
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 128,29
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 181
.b8 226
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 8217
.b64 $L__tmp2989
.b64 $L__tmp3002
.b8 20
.b8 63
.b8 1
.b8 32
.b8 7
.b8 144
.b8 185
.b8 230
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp2989
.b64 $L__tmp3002
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 240,28
.b32 8373
.b8 18
.b64 $L__tmp2989
.b64 $L__tmp3001
.b8 36
.b32 .debug_loc+17976
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp2995
.b64 $L__tmp2997
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 185
.b8 224
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp2995
.b64 $L__tmp2997
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 224,28
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 184
.b8 224
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp3006
.b64 $L__tmp3013
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 192,47
.b32 5950
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 208,47
.b32 5963
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 224,47
.b32 5976
.b8 42
.b32 10689
.b64 $L__tmp3007
.b64 $L__tmp3008
.b8 20
.b8 97
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 144,28
.b32 10821
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 160,28
.b32 10832
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 176,28
.b32 10842
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 192,28
.b32 10852
.b8 18
.b64 $L__tmp3007
.b64 $L__tmp3008
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 208,28
.b32 10863
.b8 0
.b8 0
.b8 42
.b32 10689
.b64 $L__tmp3009
.b64 $L__tmp3010
.b8 20
.b8 98
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 192,27
.b32 10821
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 208,27
.b32 10832
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 224,27
.b32 10842
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 240,27
.b32 10852
.b8 18
.b64 $L__tmp3009
.b64 $L__tmp3010
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 128,28
.b32 10863
.b8 0
.b8 0
.b8 42
.b32 10689
.b64 $L__tmp3011
.b64 $L__tmp3012
.b8 20
.b8 99
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 240,26
.b32 10821
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 128,27
.b32 10832
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 144,27
.b32 10842
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 160,27
.b32 10852
.b8 18
.b64 $L__tmp3011
.b64 $L__tmp3012
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 176,27
.b32 10863
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 10879
.b64 $L__tmp3017
.b64 $L__tmp3018
.b8 17
.b8 55
.b8 3
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 192,26
.b32 11014
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 200,26
.b32 11025
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 208,26
.b32 11036
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 216,26
.b32 11047
.b8 18
.b64 $L__tmp3017
.b64 $L__tmp3018
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 224,26
.b32 11058
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 11085
.b64 $L__tmp3020
.b64 $L__tmp3026
.b8 10
.b8 28
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 168,26
.b32 11143
.b8 42
.b32 11154
.b64 $L__tmp3024
.b64 $L__tmp3025
.b8 3
.b8 4
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 160,26
.b32 11214
.b8 32
.b8 8
.b8 144
.b8 185
.b8 232
.b8 196
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11224
.b8 32
.b8 8
.b8 144
.b8 176
.b8 234
.b8 196
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11234
.b8 32
.b8 8
.b8 144
.b8 177
.b8 234
.b8 196
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11244
.b8 0
.b8 0
.b8 31
.b32 11269
.b64 $L__tmp3027
.b64 $L__tmp3031
.b8 10
.b8 29
.b8 18
.b64 $L__tmp3027
.b64 $L__tmp3031
.b8 34
.b8 8
.b8 144
.b8 179
.b8 232
.b8 196
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11382
.b8 34
.b8 8
.b8 144
.b8 180
.b8 232
.b8 196
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11393
.b8 34
.b8 8
.b8 144
.b8 181
.b8 232
.b8 196
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11404
.b8 0
.b8 0
.b8 31
.b32 11417
.b64 $L__tmp3032
.b64 $L__tmp3525
.b8 10
.b8 29
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 224,25
.b32 11569
.b8 18
.b64 $L__tmp3032
.b64 $L__tmp3525
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 240,25
.b32 11582
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 128,26
.b32 11593
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 144,26
.b32 11604
.b8 42
.b32 5338
.b64 $L__tmp3032
.b64 $L__tmp3034
.b8 17
.b8 60
.b8 3
.b8 18
.b64 $L__tmp3032
.b64 $L__tmp3034
.b8 34
.b8 7
.b8 144
.b8 182
.b8 236
.b8 204
.b8 145
.b8 215
.b8 4
.b8 2
.b32 5451
.b8 0
.b8 0
.b8 42
.b32 5664
.b64 $L__tmp3037
.b64 $L__tmp3522
.b8 17
.b8 64
.b8 3
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 224,24
.b32 5823
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 232,24
.b32 5834
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 240,24
.b32 5845
.b8 18
.b64 $L__tmp3037
.b64 $L__tmp3522
.b8 34
.b8 6
.b8 144
.b8 179
.b8 236
.b8 200
.b8 171
.b8 2
.b8 2
.b32 5857
.b8 34
.b8 6
.b8 144
.b8 177
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 5870
.b8 42
.b32 5338
.b64 $L__tmp3037
.b64 $L__tmp3039
.b8 20
.b8 76
.b8 1
.b8 18
.b64 $L__tmp3037
.b64 $L__tmp3039
.b8 34
.b8 7
.b8 144
.b8 184
.b8 236
.b8 204
.b8 145
.b8 215
.b8 4
.b8 2
.b32 5451
.b8 0
.b8 0
.b8 42
.b32 6009
.b64 $L__tmp3041
.b64 $L__tmp3043
.b8 20
.b8 77
.b8 1
.b8 18
.b64 $L__tmp3041
.b64 $L__tmp3043
.b8 34
.b8 8
.b8 144
.b8 185
.b8 234
.b8 196
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 6102
.b8 0
.b8 0
.b8 18
.b64 $L__tmp3045
.b64 $L__tmp3522
.b8 36
.b32 .debug_loc+18114
.b32 5884
.b8 18
.b64 $L__tmp3050
.b64 $L__tmp3519
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 128,25
.b32 5895
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 144,25
.b32 5908
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 160,25
.b32 5921
.b8 34
.b8 8
.b8 144
.b8 183
.b8 236
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 5934
.b8 42
.b32 6115
.b64 $L__tmp3050
.b64 $L__tmp3052
.b8 20
.b8 82
.b8 1
.b8 32
.b8 7
.b8 144
.b8 177
.b8 238
.b8 204
.b8 145
.b8 215
.b8 4
.b8 2
.b32 6231
.b8 18
.b64 $L__tmp3050
.b64 $L__tmp3052
.b8 34
.b8 8
.b8 144
.b8 180
.b8 236
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 6246
.b8 0
.b8 0
.b8 42
.b32 6419
.b64 $L__tmp3058
.b64 $L__tmp3510
.b8 20
.b8 85
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 176,24
.b32 6597
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 184,24
.b32 6610
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 192,24
.b32 6623
.b8 32
.b8 7
.b8 144
.b8 177
.b8 232
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 6636
.b8 32
.b8 6
.b8 144
.b8 178
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 6651
.b8 32
.b8 6
.b8 144
.b8 178
.b8 230
.b8 201
.b8 171
.b8 2
.b8 2
.b32 6664
.b8 18
.b64 $L__tmp3058
.b64 $L__tmp3510
.b8 34
.b8 6
.b8 144
.b8 182
.b8 236
.b8 200
.b8 171
.b8 2
.b8 2
.b32 6687
.b8 42
.b32 6259
.b64 $L__tmp3058
.b64 $L__tmp3060
.b8 20
.b8 28
.b8 1
.b8 32
.b8 8
.b8 144
.b8 181
.b8 236
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 6383
.b8 18
.b64 $L__tmp3058
.b64 $L__tmp3060
.b8 34
.b8 7
.b8 144
.b8 178
.b8 238
.b8 204
.b8 145
.b8 215
.b8 4
.b8 2
.b32 6399
.b8 0
.b8 0
.b8 18
.b64 $L__tmp3064
.b64 $L__tmp3220
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 200,24
.b32 6701
.b8 42
.b32 6871
.b64 $L__tmp3064
.b64 $L__tmp3065
.b8 20
.b8 34
.b8 1
.b8 32
.b8 9
.b8 144
.b8 182
.b8 230
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7011
.b8 18
.b64 $L__tmp3064
.b64 $L__tmp3065
.b8 34
.b8 9
.b8 144
.b8 181
.b8 230
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7027
.b8 0
.b8 0
.b8 42
.b32 7041
.b64 $L__tmp3067
.b64 $L__tmp3219
.b8 20
.b8 35
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 248,22
.b32 7226
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 128,23
.b32 7238
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 136,23
.b32 7250
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 144,23
.b32 7262
.b8 32
.b8 6
.b8 144
.b8 179
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 7283
.b8 18
.b64 $L__tmp3067
.b64 $L__tmp3219
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 164,23
.b32 7296
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 168,23
.b32 7311
.b8 34
.b8 9
.b8 144
.b8 181
.b8 236
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7322
.b8 31
.b32 7341
.b64 $L__tmp3068
.b64 $L__tmp3081
.b8 20
.b8 241
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 240,21
.b32 7526
.b8 18
.b64 $L__tmp3068
.b64 $L__tmp3081
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 248,21
.b32 7538
.b8 18
.b64 $L__tmp3068
.b64 $L__tmp3080
.b8 36
.b32 .debug_loc+18253
.b32 7548
.b8 31
.b32 7562
.b64 $L__tmp3074
.b64 $L__tmp3076
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 182
.b8 242
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp3074
.b64 $L__tmp3076
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 224,21
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 181
.b8 242
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 7701
.b64 $L__tmp3085
.b64 $L__tmp3091
.b8 20
.b8 241
.b8 32
.b8 9
.b8 144
.b8 179
.b8 234
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7842
.b8 32
.b8 9
.b8 144
.b8 181
.b8 234
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7856
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 208,21
.b32 7867
.b8 32
.b8 8
.b8 144
.b8 184
.b8 226
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7882
.b8 18
.b64 $L__tmp3085
.b64 $L__tmp3091
.b8 34
.b8 8
.b8 144
.b8 176
.b8 228
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7898
.b8 34
.b8 8
.b8 144
.b8 178
.b8 228
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7915
.b8 34
.b8 8
.b8 144
.b8 179
.b8 228
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7930
.b8 34
.b8 8
.b8 144
.b8 176
.b8 230
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7950
.b8 34
.b8 8
.b8 144
.b8 177
.b8 230
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7962
.b8 0
.b8 0
.b8 31
.b32 7998
.b64 $L__tmp3094
.b64 $L__tmp3219
.b8 20
.b8 247
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 160,20
.b32 8150
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 168,20
.b32 8160
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 176,20
.b32 8170
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 184,20
.b32 8180
.b8 32
.b8 6
.b8 144
.b8 180
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 8194
.b8 31
.b32 8217
.b64 $L__tmp3095
.b64 $L__tmp3108
.b8 20
.b8 172
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 128,20
.b32 8361
.b8 18
.b64 $L__tmp3095
.b64 $L__tmp3108
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 144,20
.b32 8373
.b8 18
.b64 $L__tmp3095
.b64 $L__tmp3107
.b8 36
.b32 .debug_loc+18391
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp3101
.b64 $L__tmp3103
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 184
.b8 240
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp3101
.b64 $L__tmp3103
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 240,19
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 183
.b8 240
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp3110
.b64 $L__tmp3123
.b8 20
.b8 173
.b8 32
.b8 7
.b8 144
.b8 180
.b8 232
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp3110
.b64 $L__tmp3123
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 224,19
.b32 8373
.b8 18
.b64 $L__tmp3110
.b64 $L__tmp3122
.b8 36
.b32 .debug_loc+18529
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp3116
.b64 $L__tmp3118
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 177
.b8 240
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp3116
.b64 $L__tmp3118
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 208,19
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 176
.b8 240
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp3125
.b64 $L__tmp3138
.b8 20
.b8 174
.b8 32
.b8 7
.b8 144
.b8 182
.b8 232
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp3125
.b64 $L__tmp3138
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 192,19
.b32 8373
.b8 18
.b64 $L__tmp3125
.b64 $L__tmp3137
.b8 36
.b32 .debug_loc+18667
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp3131
.b64 $L__tmp3133
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 180
.b8 238
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp3131
.b64 $L__tmp3133
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 176,19
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 179
.b8 238
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp3139
.b64 $L__tmp3219
.b8 34
.b8 6
.b8 144
.b8 181
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 8205
.b8 31
.b32 8397
.b64 $L__tmp3142
.b64 $L__tmp3144
.b8 20
.b8 180
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 160,19
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 183
.b8 232
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp3146
.b64 $L__tmp3159
.b8 20
.b8 180
.b8 32
.b8 7
.b8 144
.b8 184
.b8 232
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp3146
.b64 $L__tmp3159
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 144,19
.b32 8373
.b8 18
.b64 $L__tmp3146
.b64 $L__tmp3158
.b8 36
.b32 .debug_loc+18805
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp3152
.b64 $L__tmp3154
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 183
.b8 236
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp3152
.b64 $L__tmp3154
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 128,19
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 182
.b8 236
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp3161
.b64 $L__tmp3163
.b8 20
.b8 180
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 248,18
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 180
.b8 236
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp3164
.b64 $L__tmp3166
.b8 20
.b8 180
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 232,18
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 240,18
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp3168
.b64 $L__tmp3170
.b8 20
.b8 181
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 224,18
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 179
.b8 242
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp3172
.b64 $L__tmp3185
.b8 20
.b8 181
.b8 32
.b8 7
.b8 144
.b8 176
.b8 234
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp3172
.b64 $L__tmp3185
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 208,18
.b32 8373
.b8 18
.b64 $L__tmp3172
.b64 $L__tmp3184
.b8 36
.b32 .debug_loc+18943
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp3178
.b64 $L__tmp3180
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 176
.b8 236
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp3178
.b64 $L__tmp3180
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 192,18
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 185
.b8 234
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp3187
.b64 $L__tmp3189
.b8 20
.b8 181
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 184,18
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 176
.b8 226
.b8 224
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp3190
.b64 $L__tmp3192
.b8 20
.b8 181
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 168,18
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 176,18
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp3194
.b64 $L__tmp3196
.b8 20
.b8 182
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 160,18
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 185
.b8 230
.b8 224
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp3198
.b64 $L__tmp3211
.b8 20
.b8 182
.b8 32
.b8 7
.b8 144
.b8 178
.b8 234
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp3198
.b64 $L__tmp3211
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 144,18
.b32 8373
.b8 18
.b64 $L__tmp3198
.b64 $L__tmp3210
.b8 36
.b32 .debug_loc+19081
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp3204
.b64 $L__tmp3206
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 179
.b8 234
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp3204
.b64 $L__tmp3206
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 128,18
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 178
.b8 234
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp3213
.b64 $L__tmp3215
.b8 20
.b8 182
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 240,17
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 182
.b8 234
.b8 224
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp3216
.b64 $L__tmp3218
.b8 20
.b8 182
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 224,17
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 232,17
.b32 8652
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp3222
.b64 $L__tmp3438
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 208,24
.b32 6725
.b8 42
.b32 8662
.b64 $L__tmp3222
.b64 $L__tmp3223
.b8 20
.b8 39
.b8 1
.b8 32
.b8 8
.b8 144
.b8 179
.b8 226
.b8 228
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 8796
.b8 18
.b64 $L__tmp3222
.b64 $L__tmp3223
.b8 34
.b8 8
.b8 144
.b8 178
.b8 226
.b8 228
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 8812
.b8 0
.b8 0
.b8 42
.b32 8826
.b64 $L__tmp3225
.b64 $L__tmp3437
.b8 20
.b8 40
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 200,15
.b32 9008
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 208,15
.b32 9020
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 216,15
.b32 9032
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 224,15
.b32 9044
.b8 32
.b8 6
.b8 144
.b8 182
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 9065
.b8 18
.b64 $L__tmp3225
.b64 $L__tmp3437
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 244,15
.b32 9078
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 248,15
.b32 9094
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 252,15
.b32 9106
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 208,37
.b32 9118
.b8 34
.b8 8
.b8 144
.b8 178
.b8 232
.b8 228
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 9131
.b8 42
.b32 9161
.b64 $L__tmp3226
.b64 $L__tmp3239
.b8 20
.b8 4
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 160,14
.b32 9340
.b8 18
.b64 $L__tmp3226
.b64 $L__tmp3239
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 168,14
.b32 9352
.b8 18
.b64 $L__tmp3226
.b64 $L__tmp3238
.b8 36
.b32 .debug_loc+19219
.b32 9362
.b8 31
.b32 7562
.b64 $L__tmp3232
.b64 $L__tmp3234
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 184
.b8 228
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp3232
.b64 $L__tmp3234
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 144,14
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 183
.b8 228
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 7701
.b64 $L__tmp3243
.b64 $L__tmp3249
.b8 20
.b8 4
.b8 1
.b8 32
.b8 8
.b8 144
.b8 176
.b8 230
.b8 228
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7842
.b8 32
.b8 8
.b8 144
.b8 178
.b8 230
.b8 228
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7856
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 128,14
.b32 7867
.b8 32
.b8 8
.b8 144
.b8 180
.b8 232
.b8 200
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7882
.b8 18
.b64 $L__tmp3243
.b64 $L__tmp3249
.b8 34
.b8 8
.b8 144
.b8 182
.b8 232
.b8 200
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7898
.b8 34
.b8 8
.b8 144
.b8 184
.b8 232
.b8 200
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7915
.b8 34
.b8 8
.b8 144
.b8 185
.b8 232
.b8 200
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7930
.b8 34
.b8 8
.b8 144
.b8 182
.b8 234
.b8 200
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7950
.b8 34
.b8 8
.b8 144
.b8 183
.b8 234
.b8 200
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7962
.b8 0
.b8 0
.b8 42
.b32 9376
.b64 $L__tmp3253
.b64 $L__tmp3420
.b8 20
.b8 11
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 176,12
.b32 9525
.b8 32
.b8 7
.b8 144
.b8 179
.b8 234
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 9537
.b8 32
.b8 7
.b8 144
.b8 180
.b8 234
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 9549
.b8 32
.b8 7
.b8 144
.b8 181
.b8 234
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 9561
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 184,12
.b32 9573
.b8 32
.b8 6
.b8 144
.b8 183
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 9584
.b8 31
.b32 8217
.b64 $L__tmp3254
.b64 $L__tmp3267
.b8 20
.b8 193
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 144,12
.b32 8361
.b8 18
.b64 $L__tmp3254
.b64 $L__tmp3267
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 160,12
.b32 8373
.b8 18
.b64 $L__tmp3254
.b64 $L__tmp3266
.b8 36
.b32 .debug_loc+19357
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp3260
.b64 $L__tmp3262
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 176
.b8 228
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp3260
.b64 $L__tmp3262
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 128,12
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 185
.b8 226
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp3269
.b64 $L__tmp3282
.b8 20
.b8 194
.b8 32
.b8 7
.b8 144
.b8 183
.b8 234
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp3269
.b64 $L__tmp3282
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 240,11
.b32 8373
.b8 18
.b64 $L__tmp3269
.b64 $L__tmp3281
.b8 36
.b32 .debug_loc+19495
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp3275
.b64 $L__tmp3277
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 179
.b8 226
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp3275
.b64 $L__tmp3277
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 224,11
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 178
.b8 226
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp3284
.b64 $L__tmp3297
.b8 20
.b8 195
.b8 32
.b8 7
.b8 144
.b8 184
.b8 234
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp3284
.b64 $L__tmp3297
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 208,11
.b32 8373
.b8 18
.b64 $L__tmp3284
.b64 $L__tmp3296
.b8 36
.b32 .debug_loc+19633
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp3290
.b64 $L__tmp3292
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 182
.b8 224
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp3290
.b64 $L__tmp3292
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 192,11
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 181
.b8 224
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp3299
.b64 $L__tmp3312
.b8 20
.b8 196
.b8 32
.b8 7
.b8 144
.b8 185
.b8 234
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp3299
.b64 $L__tmp3312
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 176,11
.b32 8373
.b8 18
.b64 $L__tmp3299
.b64 $L__tmp3311
.b8 36
.b32 .debug_loc+19771
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp3305
.b64 $L__tmp3307
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 185
.b8 242
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp3305
.b64 $L__tmp3307
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 160,11
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 184
.b8 242
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp3313
.b64 $L__tmp3420
.b8 34
.b8 6
.b8 144
.b8 184
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 9595
.b8 34
.b8 8
.b8 144
.b8 183
.b8 238
.b8 208
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9605
.b8 31
.b32 8397
.b64 $L__tmp3316
.b64 $L__tmp3318
.b8 20
.b8 202
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 144,11
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 183
.b8 238
.b8 200
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp3320
.b64 $L__tmp3333
.b8 20
.b8 202
.b8 32
.b8 7
.b8 144
.b8 177
.b8 236
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp3320
.b64 $L__tmp3333
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 128,11
.b32 8373
.b8 18
.b64 $L__tmp3320
.b64 $L__tmp3332
.b8 36
.b32 .debug_loc+19912
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp3326
.b64 $L__tmp3328
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 178
.b8 242
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp3326
.b64 $L__tmp3328
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 240,10
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 177
.b8 242
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp3335
.b64 $L__tmp3337
.b8 20
.b8 202
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 232,10
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 180
.b8 242
.b8 200
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp3338
.b64 $L__tmp3340
.b8 20
.b8 202
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 216,10
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 224,10
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp3342
.b64 $L__tmp3344
.b8 20
.b8 203
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 208,10
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 179
.b8 228
.b8 204
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp3346
.b64 $L__tmp3359
.b8 20
.b8 203
.b8 32
.b8 7
.b8 144
.b8 178
.b8 236
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp3346
.b64 $L__tmp3359
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 192,10
.b32 8373
.b8 18
.b64 $L__tmp3346
.b64 $L__tmp3358
.b8 36
.b32 .debug_loc+20053
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp3352
.b64 $L__tmp3354
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 181
.b8 240
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp3352
.b64 $L__tmp3354
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 176,10
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 180
.b8 240
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp3361
.b64 $L__tmp3363
.b8 20
.b8 203
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 168,10
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 176
.b8 232
.b8 204
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp3364
.b64 $L__tmp3366
.b8 20
.b8 203
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 152,10
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 160,10
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp3368
.b64 $L__tmp3370
.b8 20
.b8 204
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 144,10
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 185
.b8 236
.b8 204
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp3372
.b64 $L__tmp3385
.b8 20
.b8 204
.b8 32
.b8 7
.b8 144
.b8 179
.b8 236
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp3372
.b64 $L__tmp3385
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 128,10
.b32 8373
.b8 18
.b64 $L__tmp3372
.b64 $L__tmp3384
.b8 36
.b32 .debug_loc+20194
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp3378
.b64 $L__tmp3380
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 184
.b8 238
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp3378
.b64 $L__tmp3380
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 240,9
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 183
.b8 238
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp3387
.b64 $L__tmp3389
.b8 20
.b8 204
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 232,9
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 182
.b8 240
.b8 204
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp3390
.b64 $L__tmp3392
.b8 20
.b8 204
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 216,9
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 224,9
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp3394
.b64 $L__tmp3396
.b8 20
.b8 205
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 208,9
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 181
.b8 226
.b8 208
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp3398
.b64 $L__tmp3411
.b8 20
.b8 205
.b8 32
.b8 7
.b8 144
.b8 180
.b8 236
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp3398
.b64 $L__tmp3411
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 192,9
.b32 8373
.b8 18
.b64 $L__tmp3398
.b64 $L__tmp3410
.b8 36
.b32 .debug_loc+20335
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp3404
.b64 $L__tmp3406
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 177
.b8 238
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp3404
.b64 $L__tmp3406
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 176,9
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 176
.b8 238
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp3413
.b64 $L__tmp3415
.b8 20
.b8 205
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 160,9
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 178
.b8 230
.b8 208
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp3416
.b64 $L__tmp3418
.b8 20
.b8 205
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 144,9
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 152,9
.b32 8652
.b8 0
.b8 0
.b8 0
.b8 42
.b32 9625
.b64 $L__tmp3421
.b64 $L__tmp3437
.b8 20
.b8 17
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 208,8
.b32 9769
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 216,8
.b32 9779
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 224,8
.b32 9789
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 232,8
.b32 9799
.b8 18
.b64 $L__tmp3421
.b64 $L__tmp3437
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 240,8
.b32 9811
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 128,9
.b32 9820
.b8 34
.b8 8
.b8 144
.b8 177
.b8 228
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9830
.b8 34
.b8 8
.b8 144
.b8 183
.b8 230
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9845
.b8 34
.b8 8
.b8 144
.b8 176
.b8 232
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9856
.b8 34
.b8 8
.b8 144
.b8 179
.b8 232
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9867
.b8 34
.b8 8
.b8 144
.b8 182
.b8 232
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9878
.b8 34
.b8 8
.b8 144
.b8 185
.b8 232
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9889
.b8 34
.b8 8
.b8 144
.b8 178
.b8 234
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9899
.b8 34
.b8 8
.b8 144
.b8 181
.b8 234
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9909
.b8 34
.b8 8
.b8 144
.b8 184
.b8 234
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9919
.b8 34
.b8 8
.b8 144
.b8 177
.b8 236
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9929
.b8 34
.b8 8
.b8 144
.b8 180
.b8 236
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9939
.b8 31
.b32 8397
.b64 $L__tmp3424
.b64 $L__tmp3426
.b8 20
.b8 88
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 200,8
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 178
.b8 228
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 9961
.b64 $L__tmp3440
.b64 $L__tmp3443
.b8 20
.b8 44
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 176,8
.b32 10081
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 184,8
.b32 10091
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 192,8
.b32 10101
.b8 18
.b64 $L__tmp3440
.b64 $L__tmp3443
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 232,29
.b32 10112
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 140,30
.b32 10124
.b8 34
.b8 8
.b8 144
.b8 179
.b8 226
.b8 228
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 10133
.b8 34
.b8 8
.b8 144
.b8 180
.b8 226
.b8 228
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 10145
.b8 0
.b8 0
.b8 18
.b64 $L__tmp3445
.b64 $L__tmp3509
.b8 36
.b32 .debug_loc+20614
.b32 6749
.b8 42
.b32 10193
.b64 $L__tmp3448
.b64 $L__tmp3449
.b8 20
.b8 52
.b8 1
.b8 32
.b8 8
.b8 144
.b8 181
.b8 240
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10325
.b8 18
.b64 $L__tmp3448
.b64 $L__tmp3449
.b8 36
.b32 .debug_loc+20476
.b32 10341
.b8 0
.b8 0
.b8 42
.b32 10355
.b64 $L__tmp3452
.b64 $L__tmp3453
.b8 20
.b8 53
.b8 1
.b8 32
.b8 8
.b8 144
.b8 179
.b8 240
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10501
.b8 18
.b64 $L__tmp3452
.b64 $L__tmp3453
.b8 36
.b32 .debug_loc+20545
.b32 10517
.b8 0
.b8 0
.b8 18
.b64 $L__tmp3459
.b64 $L__tmp3463
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 216,24
.b32 6768
.b8 42
.b32 10531
.b64 $L__tmp3459
.b64 $L__tmp3460
.b8 20
.b8 57
.b8 1
.b8 32
.b8 8
.b8 144
.b8 184
.b8 238
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10659
.b8 18
.b64 $L__tmp3459
.b64 $L__tmp3460
.b8 34
.b8 8
.b8 144
.b8 183
.b8 238
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10675
.b8 0
.b8 0
.b8 0
.b8 42
.b32 8217
.b64 $L__tmp3465
.b64 $L__tmp3478
.b8 20
.b8 61
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 144,8
.b32 8361
.b8 18
.b64 $L__tmp3465
.b64 $L__tmp3478
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 160,8
.b32 8373
.b8 18
.b64 $L__tmp3465
.b64 $L__tmp3477
.b8 36
.b32 .debug_loc+20759
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp3471
.b64 $L__tmp3473
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 181
.b8 224
.b8 228
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp3471
.b64 $L__tmp3473
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 128,8
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 180
.b8 224
.b8 228
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 8217
.b64 $L__tmp3480
.b64 $L__tmp3493
.b8 20
.b8 62
.b8 1
.b8 32
.b8 7
.b8 144
.b8 181
.b8 238
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp3480
.b64 $L__tmp3493
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 240,7
.b32 8373
.b8 18
.b64 $L__tmp3480
.b64 $L__tmp3492
.b8 36
.b32 .debug_loc+20900
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp3486
.b64 $L__tmp3488
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 184
.b8 242
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp3486
.b64 $L__tmp3488
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 224,7
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 183
.b8 242
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 8217
.b64 $L__tmp3495
.b64 $L__tmp3508
.b8 20
.b8 63
.b8 1
.b8 32
.b8 7
.b8 144
.b8 183
.b8 238
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp3495
.b64 $L__tmp3508
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 208,7
.b32 8373
.b8 18
.b64 $L__tmp3495
.b64 $L__tmp3507
.b8 36
.b32 .debug_loc+21041
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp3501
.b64 $L__tmp3503
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 177
.b8 242
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp3501
.b64 $L__tmp3503
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 192,7
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 176
.b8 242
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp3512
.b64 $L__tmp3519
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 176,25
.b32 5950
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 192,25
.b32 5963
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 208,25
.b32 5976
.b8 42
.b32 10689
.b64 $L__tmp3513
.b64 $L__tmp3514
.b8 20
.b8 97
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 240,6
.b32 10821
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 128,7
.b32 10832
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 144,7
.b32 10842
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 160,7
.b32 10852
.b8 18
.b64 $L__tmp3513
.b64 $L__tmp3514
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 176,7
.b32 10863
.b8 0
.b8 0
.b8 42
.b32 10689
.b64 $L__tmp3515
.b64 $L__tmp3516
.b8 20
.b8 98
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 160,6
.b32 10821
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 176,6
.b32 10832
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 192,6
.b32 10842
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 208,6
.b32 10852
.b8 18
.b64 $L__tmp3515
.b64 $L__tmp3516
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 224,6
.b32 10863
.b8 0
.b8 0
.b8 42
.b32 10689
.b64 $L__tmp3517
.b64 $L__tmp3518
.b8 20
.b8 99
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 208,5
.b32 10821
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 224,5
.b32 10832
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 240,5
.b32 10842
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 128,6
.b32 10852
.b8 18
.b64 $L__tmp3517
.b64 $L__tmp3518
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 144,6
.b32 10863
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 11617
.b64 $L__tmp3523
.b64 $L__tmp3524
.b8 17
.b8 65
.b8 3
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 160,5
.b32 11754
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 168,5
.b32 11765
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 176,5
.b32 11776
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 184,5
.b32 11787
.b8 18
.b64 $L__tmp3523
.b64 $L__tmp3524
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 192,5
.b32 11798
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 11085
.b64 $L__tmp3526
.b64 $L__tmp3532
.b8 10
.b8 29
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 128,5
.b32 11143
.b8 42
.b32 11154
.b64 $L__tmp3530
.b64 $L__tmp3531
.b8 3
.b8 4
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 248,4
.b32 11214
.b8 32
.b8 8
.b8 144
.b8 184
.b8 230
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11224
.b8 32
.b8 8
.b8 144
.b8 185
.b8 230
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11234
.b8 32
.b8 8
.b8 144
.b8 176
.b8 232
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11244
.b8 0
.b8 0
.b8 31
.b32 11815
.b64 $L__tmp3533
.b64 $L__tmp3535
.b8 10
.b8 31
.b8 18
.b64 $L__tmp3533
.b64 $L__tmp3535
.b8 34
.b8 8
.b8 144
.b8 179
.b8 230
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11908
.b8 0
.b8 0
.b8 31
.b32 11921
.b64 $L__tmp3537
.b64 $L__tmp3539
.b8 10
.b8 32
.b8 18
.b64 $L__tmp3537
.b64 $L__tmp3539
.b8 34
.b8 8
.b8 144
.b8 180
.b8 230
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 12014
.b8 0
.b8 0
.b8 31
.b32 12027
.b64 $L__tmp3541
.b64 $L__tmp3549
.b8 10
.b8 33
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 240,4
.b32 12068
.b8 32
.b8 6
.b8 144
.b8 181
.b8 230
.b8 152
.b8 171
.b8 2
.b8 2
.b32 12078
.b8 18
.b64 $L__tmp3541
.b64 $L__tmp3549
.b8 36
.b32 .debug_loc+21182
.b32 12088
.b8 0
.b8 0
.b8 31
.b32 12099
.b64 $L__tmp3550
.b64 $L__tmp3563
.b8 10
.b8 33
.b8 32
.b8 7
.b8 144
.b8 185
.b8 238
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12152
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 216,4
.b32 12161
.b8 18
.b64 $L__tmp3550
.b64 $L__tmp3563
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 224,4
.b32 12171
.b8 18
.b64 $L__tmp3550
.b64 $L__tmp3562
.b8 36
.b32 .debug_loc+21327
.b32 12186
.b8 31
.b32 12208
.b64 $L__tmp3557
.b64 $L__tmp3558
.b8 3
.b8 100
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 200,4
.b32 12254
.b8 32
.b8 7
.b8 144
.b8 181
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12264
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 12279
.b64 $L__tmp3564
.b64 $L__tmp3573
.b8 10
.b8 33
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 184,4
.b32 12329
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 192,4
.b32 12339
.b8 18
.b64 $L__tmp3564
.b64 $L__tmp3572
.b8 36
.b32 .debug_loc+21472
.b32 12349
.b8 0
.b8 0
.b8 31
.b32 6009
.b64 $L__tmp3574
.b64 $L__tmp3576
.b8 10
.b8 35
.b8 18
.b64 $L__tmp3574
.b64 $L__tmp3576
.b8 34
.b8 8
.b8 144
.b8 179
.b8 234
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 6102
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 12365
.b64 $L__tmp3579
.b64 $L__tmp3705
.b8 11
.b8 19
.b8 32
.b8 7
.b8 144
.b8 177
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12438
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 208,3
.b32 12448
.b8 31
.b32 12484
.b64 $L__tmp3581
.b64 $L__tmp3629
.b8 9
.b8 168
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 168,3
.b32 12568
.b8 32
.b8 7
.b8 144
.b8 178
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12578
.b8 18
.b64 $L__tmp3581
.b64 $L__tmp3629
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 192,3
.b32 12588
.b8 31
.b32 12625
.b64 $L__tmp3584
.b64 $L__tmp3585
.b8 9
.b8 145
.b8 32
.b8 7
.b8 144
.b8 179
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12672
.b8 32
.b8 7
.b8 144
.b8 180
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12682
.b8 0
.b8 18
.b64 $L__tmp3586
.b64 $L__tmp3617
.b8 36
.b32 .debug_loc+21617
.b32 12603
.b8 31
.b32 12711
.b64 $L__tmp3591
.b64 $L__tmp3592
.b8 9
.b8 147
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 160,3
.b32 12758
.b8 32
.b8 7
.b8 144
.b8 183
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12768
.b8 0
.b8 31
.b32 12625
.b64 $L__tmp3595
.b64 $L__tmp3597
.b8 9
.b8 147
.b8 32
.b8 7
.b8 144
.b8 185
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12672
.b8 32
.b8 8
.b8 144
.b8 176
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 12682
.b8 0
.b8 31
.b32 12802
.b64 $L__tmp3598
.b64 $L__tmp3613
.b8 9
.b8 147
.b8 32
.b8 8
.b8 144
.b8 177
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 12881
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 248,2
.b32 12890
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 128,3
.b32 12899
.b8 18
.b64 $L__tmp3598
.b64 $L__tmp3613
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 144,3
.b32 12909
.b8 18
.b64 $L__tmp3598
.b64 $L__tmp3612
.b8 36
.b32 .debug_loc+21763
.b32 12924
.b8 31
.b32 12946
.b64 $L__tmp3604
.b64 $L__tmp3605
.b8 3
.b8 231
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 232,2
.b32 12993
.b8 32
.b8 8
.b8 144
.b8 180
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 13003
.b8 0
.b8 31
.b32 12946
.b64 $L__tmp3607
.b64 $L__tmp3608
.b8 3
.b8 231
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 224,2
.b32 12993
.b8 32
.b8 8
.b8 144
.b8 181
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 13003
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 13037
.b64 $L__tmp3618
.b64 $L__tmp3619
.b8 9
.b8 148
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 216,2
.b32 13093
.b8 0
.b8 31
.b32 13123
.b64 $L__tmp3620
.b64 $L__tmp3621
.b8 9
.b8 148
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 208,2
.b32 13179
.b8 0
.b8 31
.b32 13190
.b64 $L__tmp3622
.b64 $L__tmp3623
.b8 9
.b8 148
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 200,2
.b32 13246
.b8 0
.b8 31
.b32 11154
.b64 $L__tmp3627
.b64 $L__tmp3628
.b8 9
.b8 148
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 192,2
.b32 11214
.b8 32
.b8 8
.b8 144
.b8 176
.b8 238
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11224
.b8 32
.b8 8
.b8 144
.b8 177
.b8 238
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11234
.b8 32
.b8 8
.b8 144
.b8 178
.b8 238
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11244
.b8 0
.b8 0
.b8 0
.b8 31
.b32 13257
.b64 $L__tmp3631
.b64 $L__tmp3700
.b8 9
.b8 168
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 136,2
.b32 13343
.b8 32
.b8 8
.b8 144
.b8 184
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 13353
.b8 18
.b64 $L__tmp3631
.b64 $L__tmp3700
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 176,2
.b32 13363
.b8 31
.b32 12625
.b64 $L__tmp3634
.b64 $L__tmp3635
.b8 9
.b8 160
.b8 32
.b8 8
.b8 144
.b8 185
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 12672
.b8 32
.b8 8
.b8 144
.b8 176
.b8 226
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 12682
.b8 0
.b8 31
.b32 13390
.b64 $L__tmp3636
.b64 $L__tmp3637
.b8 9
.b8 161
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 128,2
.b32 13448
.b8 0
.b8 31
.b32 13459
.b64 $L__tmp3639
.b64 $L__tmp3647
.b8 9
.b8 161
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 160,1
.b32 13500
.b8 32
.b8 6
.b8 144
.b8 177
.b8 232
.b8 152
.b8 171
.b8 2
.b8 2
.b32 13510
.b8 18
.b64 $L__tmp3639
.b64 $L__tmp3647
.b8 36
.b32 .debug_loc+21911
.b32 13520
.b8 0
.b8 0
.b8 31
.b32 13531
.b64 $L__tmp3648
.b64 $L__tmp3657
.b8 9
.b8 161
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 144,1
.b32 13581
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 152,1
.b32 13591
.b8 18
.b64 $L__tmp3648
.b64 $L__tmp3656
.b8 36
.b32 .debug_loc+22059
.b32 13601
.b8 0
.b8 0
.b8 18
.b64 $L__tmp3657
.b64 $L__tmp3688
.b8 36
.b32 .debug_loc+22207
.b32 13378
.b8 31
.b32 12711
.b64 $L__tmp3662
.b64 $L__tmp3663
.b8 9
.b8 163
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 128,1
.b32 12758
.b8 32
.b8 8
.b8 144
.b8 185
.b8 226
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 12768
.b8 0
.b8 31
.b32 12625
.b64 $L__tmp3666
.b64 $L__tmp3668
.b8 9
.b8 163
.b8 32
.b8 8
.b8 144
.b8 177
.b8 228
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 12672
.b8 32
.b8 8
.b8 144
.b8 178
.b8 228
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 12682
.b8 0
.b8 31
.b32 12802
.b64 $L__tmp3669
.b64 $L__tmp3684
.b8 9
.b8 163
.b8 32
.b8 8
.b8 144
.b8 179
.b8 228
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 12881
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 192,1
.b32 12890
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 200,1
.b32 12899
.b8 18
.b64 $L__tmp3669
.b64 $L__tmp3684
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 208,1
.b32 12909
.b8 18
.b64 $L__tmp3669
.b64 $L__tmp3683
.b8 36
.b32 .debug_loc+22355
.b32 12924
.b8 31
.b32 12946
.b64 $L__tmp3675
.b64 $L__tmp3676
.b8 3
.b8 231
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 176,1
.b32 12993
.b8 32
.b8 8
.b8 144
.b8 182
.b8 228
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 13003
.b8 0
.b8 31
.b32 12946
.b64 $L__tmp3678
.b64 $L__tmp3679
.b8 3
.b8 231
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 168,1
.b32 12993
.b8 32
.b8 8
.b8 144
.b8 183
.b8 228
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 13003
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 13037
.b64 $L__tmp3689
.b64 $L__tmp3690
.b8 9
.b8 164
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 224,1
.b32 13093
.b8 0
.b8 31
.b32 13123
.b64 $L__tmp3691
.b64 $L__tmp3692
.b8 9
.b8 164
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 232,1
.b32 13179
.b8 0
.b8 31
.b32 13190
.b64 $L__tmp3693
.b64 $L__tmp3694
.b8 9
.b8 164
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 240,1
.b32 13246
.b8 0
.b8 31
.b32 11154
.b64 $L__tmp3698
.b64 $L__tmp3699
.b8 9
.b8 164
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot19
.b8 35
.b8 248,1
.b32 11214
.b8 32
.b8 8
.b8 144
.b8 179
.b8 240
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11224
.b8 32
.b8 8
.b8 144
.b8 180
.b8 240
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11234
.b8 32
.b8 8
.b8 144
.b8 181
.b8 240
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11244
.b8 0
.b8 0
.b8 0
.b8 31
.b32 13617
.b64 $L__tmp3703
.b64 $L__tmp3704
.b8 9
.b8 168
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot19
.b8 35
.b8 104
.b32 13674
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot19
.b8 35
.b8 112
.b32 13684
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot19
.b8 35
.b8 120
.b32 13693
.b8 32
.b8 8
.b8 144
.b8 178
.b8 242
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 13702
.b8 32
.b8 8
.b8 144
.b8 179
.b8 242
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 13714
.b8 0
.b8 0
.b8 31
.b32 13861
.b64 $L__tmp3706
.b64 $L__tmp3707
.b8 11
.b8 21
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot19
.b8 35
.b8 96
.b32 13917
.b8 0
.b8 31
.b32 13861
.b64 $L__tmp3709
.b64 $L__tmp3710
.b8 11
.b8 21
.b8 32
.b8 8
.b8 144
.b8 179
.b8 230
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 13917
.b8 0
.b8 31
.b32 56477
.b64 $L__tmp3712
.b64 $L__tmp3731
.b8 11
.b8 22
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot19
.b8 35
.b8 80
.b32 56517
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot19
.b8 35
.b8 88
.b32 56527
.b8 31
.b32 56551
.b64 $L__tmp3715
.b64 $L__tmp3730
.b8 10
.b8 22
.b8 32
.b8 8
.b8 144
.b8 182
.b8 230
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 56630
.b8 32
.b8 8
.b8 144
.b8 180
.b8 230
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 56639
.b8 32
.b8 8
.b8 144
.b8 181
.b8 230
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 56648
.b8 18
.b64 $L__tmp3715
.b64 $L__tmp3730
.b8 41
.b8 6
.b8 11
.b8 3
.b64 __local_depot19
.b8 35
.b8 64
.b32 56658
.b8 18
.b64 $L__tmp3715
.b64 $L__tmp3729
.b8 36
.b32 .debug_loc+22503
.b32 56673
.b8 31
.b32 12711
.b64 $L__tmp3721
.b64 $L__tmp3722
.b8 3
.b8 231
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot19
.b8 35
.b8 40
.b32 12758
.b8 32
.b8 8
.b8 144
.b8 185
.b8 230
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 12768
.b8 0
.b8 31
.b32 12711
.b64 $L__tmp3724
.b64 $L__tmp3725
.b8 3
.b8 231
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot19
.b8 35
.b8 32
.b32 12758
.b8 32
.b8 8
.b8 144
.b8 176
.b8 232
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 12768
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 13727
.b64 $L__tmp3732
.b64 $L__tmp3733
.b8 11
.b8 24
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot19
.b8 35
.b8 24
.b32 13783
.b8 0
.b8 31
.b32 13727
.b64 $L__tmp3734
.b64 $L__tmp3735
.b8 11
.b8 24
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot19
.b8 35
.b8 16
.b32 13783
.b8 0
.b8 31
.b32 13794
.b64 $L__tmp3736
.b64 $L__tmp3737
.b8 11
.b8 24
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot19
.b8 35
.b8 8
.b32 13850
.b8 0
.b8 31
.b32 13794
.b64 $L__tmp3738
.b64 $L__tmp3739
.b8 11
.b8 24
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot19
.b8 35
.b8 0
.b32 13850
.b8 0
.b8 31
.b32 14170
.b64 $L__tmp3742
.b64 $L__tmp3743
.b8 11
.b8 25
.b8 32
.b8 8
.b8 144
.b8 185
.b8 226
.b8 204
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 14279
.b8 32
.b8 7
.b8 144
.b8 178
.b8 234
.b8 216
.b8 145
.b8 215
.b8 4
.b8 2
.b32 14292
.b8 18
.b64 $L__tmp3742
.b64 $L__tmp3743
.b8 34
.b8 7
.b8 144
.b8 177
.b8 234
.b8 216
.b8 145
.b8 215
.b8 4
.b8 2
.b32 14309
.b8 0
.b8 0
.b8 0
.b8 0
.b8 35
.b64 $L__func_begin20
.b64 $L__func_end20
.b8 1
.b8 156
.b32 56477
.b8 32
.b8 6
.b8 144
.b8 185
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 56517
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot20
.b8 35
.b8 48
.b32 56527
.b8 31
.b32 56551
.b64 $L__tmp3749
.b64 $L__tmp3764
.b8 10
.b8 22
.b8 32
.b8 6
.b8 144
.b8 179
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 56630
.b8 32
.b8 6
.b8 144
.b8 177
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 56639
.b8 32
.b8 6
.b8 144
.b8 185
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 56648
.b8 18
.b64 $L__tmp3749
.b64 $L__tmp3764
.b8 41
.b8 6
.b8 11
.b8 3
.b64 __local_depot20
.b8 35
.b8 32
.b32 56658
.b8 18
.b64 $L__tmp3749
.b64 $L__tmp3763
.b8 36
.b32 .debug_loc+22651
.b32 56673
.b8 31
.b32 12711
.b64 $L__tmp3755
.b64 $L__tmp3756
.b8 3
.b8 231
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot20
.b8 35
.b8 8
.b32 12758
.b8 32
.b8 6
.b8 144
.b8 182
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 12768
.b8 0
.b8 31
.b32 12711
.b64 $L__tmp3758
.b64 $L__tmp3759
.b8 3
.b8 231
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot20
.b8 35
.b8 0
.b32 12758
.b8 32
.b8 6
.b8 144
.b8 183
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 12768
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 22
.b8 95,90,78,53,111,112,116,105,120,53,65,114,114,97,121,73,102,76,109,50,69,69,67,49,73,76,109,50,69,76,105,48,69,69,69,102,102
.b8 0
.b8 65,114,114,97,121,60,50,85,76,44,48,62
.b8 0
.b8 3
.b8 50
.b32 1735
.b8 1
.b8 24
.b8 116,104,105,115
.b8 0
.b32 78026
.b8 23
.b8 118,48
.b8 0
.b8 3
.b8 50
.b32 1575
.b8 23
.b8 118,49
.b8 0
.b8 3
.b8 50
.b32 1575
.b8 0
.b8 26
.b32 78031
.b8 14
.b32 1612
.b32 12
.b8 30
.b64 $L__func_begin21
.b64 $L__func_end21
.b8 1
.b8 156
.b8 95,95,99,108,111,115,101,115,116,104,105,116,95,95,100,105,115,107
.b8 0
.b8 95,95,100,101,118,105,99,101,95,115,116,117,98,95,95,90,49,56,95,95,99,108,111,115,101,115,116,104,105,116,95,95,100,105,115,107,118
.b8 0
.b8 11
.b8 28
.b32 1735
.b8 1
.b8 18
.b64 $L__tmp3766
.b64 $L__tmp4991
.b8 19
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 144,49
.b8 114,97,121,95
.b8 0
.b8 11
.b8 33
.b32 15228
.b8 19
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 192,49
.b8 114,97,121
.b8 0
.b8 11
.b8 36
.b32 15228
.b8 19
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 240,49
.b8 108,111,99,97,108
.b8 0
.b8 11
.b8 40
.b32 1917
.b8 19
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 128,50
.b8 112,114,105,109,95,117,118
.b8 0
.b8 11
.b8 41
.b32 1665
.b8 40
.b8 6
.b8 144
.b8 177
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b8 115,98,116,95,100,97,116,97
.b8 0
.b8 11
.b8 29
.b32 166517
.b8 40
.b8 6
.b8 144
.b8 178
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b8 100,105,115,107
.b8 0
.b8 11
.b8 30
.b32 166540
.b8 40
.b8 6
.b8 144
.b8 183
.b8 232
.b8 152
.b8 171
.b8 2
.b8 2
.b8 116
.b8 0
.b8 11
.b8 38
.b32 374
.b8 31
.b32 4954
.b64 $L__tmp3766
.b64 $L__tmp3768
.b8 11
.b8 29
.b8 18
.b64 $L__tmp3766
.b64 $L__tmp3768
.b8 34
.b8 8
.b8 144
.b8 185
.b8 230
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 5061
.b8 0
.b8 0
.b8 31
.b32 5134
.b64 $L__tmp3770
.b64 $L__tmp4828
.b8 11
.b8 33
.b8 18
.b64 $L__tmp3770
.b64 $L__tmp4828
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 224,48
.b32 5171
.b8 34
.b8 8
.b8 144
.b8 180
.b8 232
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 5182
.b8 31
.b32 5075
.b64 $L__tmp3770
.b64 $L__tmp3771
.b8 10
.b8 27
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 160,48
.b32 5109
.b8 0
.b8 31
.b32 5196
.b64 $L__tmp3772
.b64 $L__tmp3776
.b8 10
.b8 28
.b8 18
.b64 $L__tmp3772
.b64 $L__tmp3776
.b8 34
.b8 6
.b8 144
.b8 181
.b8 234
.b8 152
.b8 171
.b8 2
.b8 2
.b32 5303
.b8 34
.b8 6
.b8 144
.b8 182
.b8 234
.b8 152
.b8 171
.b8 2
.b8 2
.b32 5314
.b8 34
.b8 6
.b8 144
.b8 183
.b8 234
.b8 152
.b8 171
.b8 2
.b8 2
.b32 5325
.b8 0
.b8 0
.b8 31
.b32 5464
.b64 $L__tmp3777
.b64 $L__tmp4270
.b8 10
.b8 28
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 224,47
.b32 5614
.b8 18
.b64 $L__tmp3777
.b64 $L__tmp4270
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 240,47
.b32 5629
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 128,48
.b32 5640
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 144,48
.b32 5651
.b8 42
.b32 5338
.b64 $L__tmp3777
.b64 $L__tmp3779
.b8 17
.b8 50
.b8 3
.b8 18
.b64 $L__tmp3777
.b64 $L__tmp3779
.b8 34
.b8 7
.b8 144
.b8 181
.b8 228
.b8 196
.b8 145
.b8 215
.b8 4
.b8 2
.b32 5451
.b8 0
.b8 0
.b8 42
.b32 5664
.b64 $L__tmp3782
.b64 $L__tmp4267
.b8 17
.b8 54
.b8 3
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 224,46
.b32 5823
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 232,46
.b32 5834
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 240,46
.b32 5845
.b8 18
.b64 $L__tmp3782
.b64 $L__tmp4267
.b8 34
.b8 5
.b8 144
.b8 177
.b8 228
.b8 149
.b8 1
.b8 2
.b32 5857
.b8 34
.b8 5
.b8 144
.b8 180
.b8 204
.b8 149
.b8 1
.b8 2
.b32 5870
.b8 42
.b32 5338
.b64 $L__tmp3782
.b64 $L__tmp3784
.b8 20
.b8 76
.b8 1
.b8 18
.b64 $L__tmp3782
.b64 $L__tmp3784
.b8 34
.b8 7
.b8 144
.b8 183
.b8 228
.b8 196
.b8 145
.b8 215
.b8 4
.b8 2
.b32 5451
.b8 0
.b8 0
.b8 42
.b32 6009
.b64 $L__tmp3786
.b64 $L__tmp3788
.b8 20
.b8 77
.b8 1
.b8 18
.b64 $L__tmp3786
.b64 $L__tmp3788
.b8 34
.b8 6
.b8 144
.b8 177
.b8 236
.b8 152
.b8 171
.b8 2
.b8 2
.b32 6102
.b8 0
.b8 0
.b8 18
.b64 $L__tmp3790
.b64 $L__tmp4267
.b8 36
.b32 .debug_loc+22789
.b32 5884
.b8 18
.b64 $L__tmp3795
.b64 $L__tmp4264
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 128,47
.b32 5895
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 144,47
.b32 5908
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 160,47
.b32 5921
.b8 34
.b8 8
.b8 144
.b8 177
.b8 240
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 5934
.b8 42
.b32 6115
.b64 $L__tmp3795
.b64 $L__tmp3797
.b8 20
.b8 82
.b8 1
.b8 32
.b8 7
.b8 144
.b8 176
.b8 230
.b8 196
.b8 145
.b8 215
.b8 4
.b8 2
.b32 6231
.b8 18
.b64 $L__tmp3795
.b64 $L__tmp3797
.b8 34
.b8 8
.b8 144
.b8 184
.b8 238
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 6246
.b8 0
.b8 0
.b8 42
.b32 6419
.b64 $L__tmp3803
.b64 $L__tmp4255
.b8 20
.b8 85
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 176,46
.b32 6597
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 184,46
.b32 6610
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 192,46
.b32 6623
.b8 32
.b8 6
.b8 144
.b8 180
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 6636
.b8 32
.b8 5
.b8 144
.b8 181
.b8 204
.b8 149
.b8 1
.b8 2
.b32 6651
.b8 32
.b8 6
.b8 144
.b8 177
.b8 230
.b8 201
.b8 171
.b8 2
.b8 2
.b32 6664
.b8 18
.b64 $L__tmp3803
.b64 $L__tmp4255
.b8 34
.b8 5
.b8 144
.b8 180
.b8 228
.b8 149
.b8 1
.b8 2
.b32 6687
.b8 42
.b32 6259
.b64 $L__tmp3803
.b64 $L__tmp3805
.b8 20
.b8 28
.b8 1
.b8 32
.b8 8
.b8 144
.b8 185
.b8 238
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 6383
.b8 18
.b64 $L__tmp3803
.b64 $L__tmp3805
.b8 34
.b8 7
.b8 144
.b8 177
.b8 230
.b8 196
.b8 145
.b8 215
.b8 4
.b8 2
.b32 6399
.b8 0
.b8 0
.b8 18
.b64 $L__tmp3809
.b64 $L__tmp3965
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 200,46
.b32 6701
.b8 42
.b32 6871
.b64 $L__tmp3809
.b64 $L__tmp3810
.b8 20
.b8 34
.b8 1
.b8 32
.b8 8
.b8 144
.b8 176
.b8 234
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7011
.b8 18
.b64 $L__tmp3809
.b64 $L__tmp3810
.b8 34
.b8 8
.b8 144
.b8 185
.b8 232
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7027
.b8 0
.b8 0
.b8 42
.b32 7041
.b64 $L__tmp3812
.b64 $L__tmp3964
.b8 20
.b8 35
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 248,44
.b32 7226
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 128,45
.b32 7238
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 136,45
.b32 7250
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 144,45
.b32 7262
.b8 32
.b8 5
.b8 144
.b8 182
.b8 204
.b8 149
.b8 1
.b8 2
.b32 7283
.b8 18
.b64 $L__tmp3812
.b64 $L__tmp3964
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 164,45
.b32 7296
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 168,45
.b32 7311
.b8 34
.b8 8
.b8 144
.b8 185
.b8 238
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7322
.b8 31
.b32 7341
.b64 $L__tmp3813
.b64 $L__tmp3826
.b8 20
.b8 241
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 240,43
.b32 7526
.b8 18
.b64 $L__tmp3813
.b64 $L__tmp3826
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 248,43
.b32 7538
.b8 18
.b64 $L__tmp3813
.b64 $L__tmp3825
.b8 36
.b32 .debug_loc+22925
.b32 7548
.b8 31
.b32 7562
.b64 $L__tmp3819
.b64 $L__tmp3821
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 176
.b8 226
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp3819
.b64 $L__tmp3821
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 224,43
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 185
.b8 224
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 7701
.b64 $L__tmp3830
.b64 $L__tmp3836
.b8 20
.b8 241
.b8 32
.b8 8
.b8 144
.b8 183
.b8 236
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7842
.b8 32
.b8 8
.b8 144
.b8 185
.b8 236
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7856
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 208,43
.b32 7867
.b8 32
.b8 7
.b8 144
.b8 182
.b8 228
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7882
.b8 18
.b64 $L__tmp3830
.b64 $L__tmp3836
.b8 34
.b8 7
.b8 144
.b8 184
.b8 228
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7898
.b8 34
.b8 7
.b8 144
.b8 176
.b8 230
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7915
.b8 34
.b8 7
.b8 144
.b8 177
.b8 230
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7930
.b8 34
.b8 7
.b8 144
.b8 184
.b8 230
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7950
.b8 34
.b8 7
.b8 144
.b8 185
.b8 230
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7962
.b8 0
.b8 0
.b8 31
.b32 7998
.b64 $L__tmp3839
.b64 $L__tmp3964
.b8 20
.b8 247
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 160,42
.b32 8150
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 168,42
.b32 8160
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 176,42
.b32 8170
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 184,42
.b32 8180
.b8 32
.b8 5
.b8 144
.b8 183
.b8 204
.b8 149
.b8 1
.b8 2
.b32 8194
.b8 31
.b32 8217
.b64 $L__tmp3840
.b64 $L__tmp3853
.b8 20
.b8 172
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 128,42
.b32 8361
.b8 18
.b64 $L__tmp3840
.b64 $L__tmp3853
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 144,42
.b32 8373
.b8 18
.b64 $L__tmp3840
.b64 $L__tmp3852
.b8 36
.b32 .debug_loc+23060
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp3846
.b64 $L__tmp3848
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 178
.b8 224
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp3846
.b64 $L__tmp3848
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 240,41
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 177
.b8 224
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp3855
.b64 $L__tmp3868
.b8 20
.b8 173
.b8 32
.b8 6
.b8 144
.b8 183
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp3855
.b64 $L__tmp3868
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 224,41
.b32 8373
.b8 18
.b64 $L__tmp3855
.b64 $L__tmp3867
.b8 36
.b32 .debug_loc+23196
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp3861
.b64 $L__tmp3863
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 181
.b8 242
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp3861
.b64 $L__tmp3863
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 208,41
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 180
.b8 242
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp3870
.b64 $L__tmp3883
.b8 20
.b8 174
.b8 32
.b8 6
.b8 144
.b8 185
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp3870
.b64 $L__tmp3883
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 192,41
.b32 8373
.b8 18
.b64 $L__tmp3870
.b64 $L__tmp3882
.b8 36
.b32 .debug_loc+23334
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp3876
.b64 $L__tmp3878
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 184
.b8 240
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp3876
.b64 $L__tmp3878
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 176,41
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 183
.b8 240
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp3884
.b64 $L__tmp3964
.b8 34
.b8 5
.b8 144
.b8 184
.b8 204
.b8 149
.b8 1
.b8 2
.b32 8205
.b8 31
.b32 8397
.b64 $L__tmp3887
.b64 $L__tmp3889
.b8 20
.b8 180
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 160,41
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 181
.b8 234
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp3891
.b64 $L__tmp3904
.b8 20
.b8 180
.b8 32
.b8 7
.b8 144
.b8 177
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp3891
.b64 $L__tmp3904
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 144,41
.b32 8373
.b8 18
.b64 $L__tmp3891
.b64 $L__tmp3903
.b8 36
.b32 .debug_loc+23472
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp3897
.b64 $L__tmp3899
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 177
.b8 240
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp3897
.b64 $L__tmp3899
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 128,41
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 176
.b8 240
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp3906
.b64 $L__tmp3908
.b8 20
.b8 180
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 248,40
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 178
.b8 238
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp3909
.b64 $L__tmp3911
.b8 20
.b8 180
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 232,40
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 240,40
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp3913
.b64 $L__tmp3915
.b8 20
.b8 181
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 224,40
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 177
.b8 224
.b8 220
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp3917
.b64 $L__tmp3930
.b8 20
.b8 181
.b8 32
.b8 7
.b8 144
.b8 179
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp3917
.b64 $L__tmp3930
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 208,40
.b32 8373
.b8 18
.b64 $L__tmp3917
.b64 $L__tmp3929
.b8 36
.b32 .debug_loc+23610
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp3923
.b64 $L__tmp3925
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 180
.b8 238
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp3923
.b64 $L__tmp3925
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 192,40
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 179
.b8 238
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp3932
.b64 $L__tmp3934
.b8 20
.b8 181
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 184,40
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 184
.b8 226
.b8 220
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp3935
.b64 $L__tmp3937
.b8 20
.b8 181
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 168,40
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 176,40
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp3939
.b64 $L__tmp3941
.b8 20
.b8 182
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 160,40
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 183
.b8 232
.b8 220
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp3943
.b64 $L__tmp3956
.b8 20
.b8 182
.b8 32
.b8 7
.b8 144
.b8 181
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp3943
.b64 $L__tmp3956
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 144,40
.b32 8373
.b8 18
.b64 $L__tmp3943
.b64 $L__tmp3955
.b8 36
.b32 .debug_loc+23748
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp3949
.b64 $L__tmp3951
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 183
.b8 236
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp3949
.b64 $L__tmp3951
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 128,40
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 182
.b8 236
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp3958
.b64 $L__tmp3960
.b8 20
.b8 182
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 240,39
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 180
.b8 236
.b8 220
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp3961
.b64 $L__tmp3963
.b8 20
.b8 182
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 224,39
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 232,39
.b32 8652
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp3967
.b64 $L__tmp4183
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 208,46
.b32 6725
.b8 42
.b32 8662
.b64 $L__tmp3967
.b64 $L__tmp3968
.b8 20
.b8 39
.b8 1
.b8 32
.b8 8
.b8 144
.b8 183
.b8 228
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 8796
.b8 18
.b64 $L__tmp3967
.b64 $L__tmp3968
.b8 34
.b8 8
.b8 144
.b8 182
.b8 228
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 8812
.b8 0
.b8 0
.b8 42
.b32 8826
.b64 $L__tmp3970
.b64 $L__tmp4182
.b8 20
.b8 40
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 136,37
.b32 9008
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 144,37
.b32 9020
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 152,37
.b32 9032
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 160,37
.b32 9044
.b8 32
.b8 5
.b8 144
.b8 185
.b8 204
.b8 149
.b8 1
.b8 2
.b32 9065
.b8 18
.b64 $L__tmp3970
.b64 $L__tmp4182
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 180,37
.b32 9078
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 184,37
.b32 9094
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 192,37
.b32 9118
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 128,38
.b32 9106
.b8 34
.b8 8
.b8 144
.b8 182
.b8 234
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 9131
.b8 42
.b32 9161
.b64 $L__tmp3971
.b64 $L__tmp3984
.b8 20
.b8 4
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 224,35
.b32 9340
.b8 18
.b64 $L__tmp3971
.b64 $L__tmp3984
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 232,35
.b32 9352
.b8 18
.b64 $L__tmp3971
.b64 $L__tmp3983
.b8 36
.b32 .debug_loc+23886
.b32 9362
.b8 31
.b32 7562
.b64 $L__tmp3977
.b64 $L__tmp3979
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 178
.b8 232
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp3977
.b64 $L__tmp3979
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 208,35
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 177
.b8 232
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 7701
.b64 $L__tmp3988
.b64 $L__tmp3994
.b8 20
.b8 4
.b8 1
.b8 32
.b8 8
.b8 144
.b8 180
.b8 232
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7842
.b8 32
.b8 8
.b8 144
.b8 182
.b8 232
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7856
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 192,35
.b32 7867
.b8 32
.b8 7
.b8 144
.b8 178
.b8 234
.b8 196
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7882
.b8 18
.b64 $L__tmp3988
.b64 $L__tmp3994
.b8 34
.b8 7
.b8 144
.b8 180
.b8 234
.b8 196
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7898
.b8 34
.b8 7
.b8 144
.b8 182
.b8 234
.b8 196
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7915
.b8 34
.b8 7
.b8 144
.b8 183
.b8 234
.b8 196
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7930
.b8 34
.b8 7
.b8 144
.b8 180
.b8 236
.b8 196
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7950
.b8 34
.b8 7
.b8 144
.b8 181
.b8 236
.b8 196
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7962
.b8 0
.b8 0
.b8 42
.b32 9376
.b64 $L__tmp3998
.b64 $L__tmp4165
.b8 20
.b8 11
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 240,33
.b32 9525
.b8 32
.b8 7
.b8 144
.b8 182
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 9537
.b8 32
.b8 7
.b8 144
.b8 183
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 9549
.b8 32
.b8 7
.b8 144
.b8 184
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 9561
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 248,33
.b32 9573
.b8 32
.b8 6
.b8 144
.b8 176
.b8 226
.b8 152
.b8 171
.b8 2
.b8 2
.b32 9584
.b8 31
.b32 8217
.b64 $L__tmp3999
.b64 $L__tmp4012
.b8 20
.b8 193
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 208,33
.b32 8361
.b8 18
.b64 $L__tmp3999
.b64 $L__tmp4012
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 224,33
.b32 8373
.b8 18
.b64 $L__tmp3999
.b64 $L__tmp4011
.b8 36
.b32 .debug_loc+24024
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp4005
.b64 $L__tmp4007
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 180
.b8 230
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp4005
.b64 $L__tmp4007
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 192,33
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 179
.b8 230
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp4014
.b64 $L__tmp4027
.b8 20
.b8 194
.b8 32
.b8 7
.b8 144
.b8 176
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp4014
.b64 $L__tmp4027
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 176,33
.b32 8373
.b8 18
.b64 $L__tmp4014
.b64 $L__tmp4026
.b8 36
.b32 .debug_loc+24162
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp4020
.b64 $L__tmp4022
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 183
.b8 228
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp4020
.b64 $L__tmp4022
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 160,33
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 182
.b8 228
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp4029
.b64 $L__tmp4042
.b8 20
.b8 195
.b8 32
.b8 7
.b8 144
.b8 177
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp4029
.b64 $L__tmp4042
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 144,33
.b32 8373
.b8 18
.b64 $L__tmp4029
.b64 $L__tmp4041
.b8 36
.b32 .debug_loc+24300
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp4035
.b64 $L__tmp4037
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 176
.b8 228
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp4035
.b64 $L__tmp4037
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 128,33
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 185
.b8 226
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp4044
.b64 $L__tmp4057
.b8 20
.b8 196
.b8 32
.b8 7
.b8 144
.b8 178
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp4044
.b64 $L__tmp4057
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 240,32
.b32 8373
.b8 18
.b64 $L__tmp4044
.b64 $L__tmp4056
.b8 36
.b32 .debug_loc+24438
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp4050
.b64 $L__tmp4052
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 179
.b8 226
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp4050
.b64 $L__tmp4052
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 224,32
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 178
.b8 226
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp4058
.b64 $L__tmp4165
.b8 34
.b8 6
.b8 144
.b8 177
.b8 226
.b8 152
.b8 171
.b8 2
.b8 2
.b32 9595
.b8 34
.b8 7
.b8 144
.b8 181
.b8 240
.b8 204
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9605
.b8 31
.b32 8397
.b64 $L__tmp4061
.b64 $L__tmp4063
.b8 20
.b8 202
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 208,32
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 181
.b8 240
.b8 196
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp4065
.b64 $L__tmp4078
.b8 20
.b8 202
.b8 32
.b8 7
.b8 144
.b8 180
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp4065
.b64 $L__tmp4078
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 192,32
.b32 8373
.b8 18
.b64 $L__tmp4065
.b64 $L__tmp4077
.b8 36
.b32 .debug_loc+24576
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp4071
.b64 $L__tmp4073
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 182
.b8 224
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp4071
.b64 $L__tmp4073
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 176,32
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 181
.b8 224
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp4080
.b64 $L__tmp4082
.b8 20
.b8 202
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 168,32
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 178
.b8 224
.b8 200
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp4083
.b64 $L__tmp4085
.b8 20
.b8 202
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 152,32
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 160,32
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp4087
.b64 $L__tmp4089
.b8 20
.b8 203
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 144,32
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 177
.b8 230
.b8 200
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp4091
.b64 $L__tmp4104
.b8 20
.b8 203
.b8 32
.b8 7
.b8 144
.b8 181
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp4091
.b64 $L__tmp4104
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 128,32
.b32 8373
.b8 18
.b64 $L__tmp4091
.b64 $L__tmp4103
.b8 36
.b32 .debug_loc+24714
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp4097
.b64 $L__tmp4099
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 185
.b8 242
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp4097
.b64 $L__tmp4099
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 240,31
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 184
.b8 242
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp4106
.b64 $L__tmp4108
.b8 20
.b8 203
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 232,31
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 184
.b8 232
.b8 200
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp4109
.b64 $L__tmp4111
.b8 20
.b8 203
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 216,31
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 224,31
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp4113
.b64 $L__tmp4115
.b8 20
.b8 204
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 208,31
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 183
.b8 238
.b8 200
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp4117
.b64 $L__tmp4130
.b8 20
.b8 204
.b8 32
.b8 7
.b8 144
.b8 182
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp4117
.b64 $L__tmp4130
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 192,31
.b32 8373
.b8 18
.b64 $L__tmp4117
.b64 $L__tmp4129
.b8 36
.b32 .debug_loc+24852
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp4123
.b64 $L__tmp4125
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 178
.b8 242
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp4123
.b64 $L__tmp4125
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 176,31
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 177
.b8 242
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp4132
.b64 $L__tmp4134
.b8 20
.b8 204
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 168,31
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 180
.b8 242
.b8 200
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp4135
.b64 $L__tmp4137
.b8 20
.b8 204
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 152,31
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 160,31
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp4139
.b64 $L__tmp4141
.b8 20
.b8 205
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 144,31
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 179
.b8 228
.b8 204
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp4143
.b64 $L__tmp4156
.b8 20
.b8 205
.b8 32
.b8 7
.b8 144
.b8 183
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp4143
.b64 $L__tmp4156
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 128,31
.b32 8373
.b8 18
.b64 $L__tmp4143
.b64 $L__tmp4155
.b8 36
.b32 .debug_loc+24990
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp4149
.b64 $L__tmp4151
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 181
.b8 240
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp4149
.b64 $L__tmp4151
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 240,30
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 180
.b8 240
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp4158
.b64 $L__tmp4160
.b8 20
.b8 205
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 224,30
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 176
.b8 232
.b8 204
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp4161
.b64 $L__tmp4163
.b8 20
.b8 205
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 208,30
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 216,30
.b32 8652
.b8 0
.b8 0
.b8 0
.b8 42
.b32 9625
.b64 $L__tmp4166
.b64 $L__tmp4182
.b8 20
.b8 17
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 144,30
.b32 9769
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 152,30
.b32 9779
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 160,30
.b32 9789
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 168,30
.b32 9799
.b8 18
.b64 $L__tmp4166
.b64 $L__tmp4182
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 176,30
.b32 9811
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 192,30
.b32 9820
.b8 34
.b8 7
.b8 144
.b8 185
.b8 228
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9830
.b8 34
.b8 7
.b8 144
.b8 181
.b8 232
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9845
.b8 34
.b8 7
.b8 144
.b8 184
.b8 232
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9856
.b8 34
.b8 7
.b8 144
.b8 177
.b8 234
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9867
.b8 34
.b8 7
.b8 144
.b8 180
.b8 234
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9878
.b8 34
.b8 7
.b8 144
.b8 183
.b8 234
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9889
.b8 34
.b8 7
.b8 144
.b8 176
.b8 236
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9899
.b8 34
.b8 7
.b8 144
.b8 179
.b8 236
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9909
.b8 34
.b8 7
.b8 144
.b8 182
.b8 236
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9919
.b8 34
.b8 7
.b8 144
.b8 185
.b8 236
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9929
.b8 34
.b8 7
.b8 144
.b8 178
.b8 238
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9939
.b8 31
.b32 8397
.b64 $L__tmp4169
.b64 $L__tmp4171
.b8 20
.b8 88
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 136,30
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 176
.b8 230
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 9961
.b64 $L__tmp4185
.b64 $L__tmp4188
.b8 20
.b8 44
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 192,29
.b32 10081
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 200,29
.b32 10091
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 208,29
.b32 10101
.b8 18
.b64 $L__tmp4185
.b64 $L__tmp4188
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 216,29
.b32 10112
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 252,29
.b32 10124
.b8 34
.b8 7
.b8 144
.b8 177
.b8 228
.b8 224
.b8 177
.b8 214
.b8 4
.b8 2
.b32 10133
.b8 34
.b8 7
.b8 144
.b8 178
.b8 228
.b8 224
.b8 177
.b8 214
.b8 4
.b8 2
.b32 10145
.b8 0
.b8 0
.b8 18
.b64 $L__tmp4190
.b64 $L__tmp4254
.b8 36
.b32 .debug_loc+25266
.b32 6749
.b8 42
.b32 10193
.b64 $L__tmp4193
.b64 $L__tmp4194
.b8 20
.b8 52
.b8 1
.b8 32
.b8 8
.b8 144
.b8 185
.b8 242
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10325
.b8 18
.b64 $L__tmp4193
.b64 $L__tmp4194
.b8 36
.b32 .debug_loc+25128
.b32 10341
.b8 0
.b8 0
.b8 42
.b32 10355
.b64 $L__tmp4197
.b64 $L__tmp4198
.b8 20
.b8 53
.b8 1
.b8 32
.b8 8
.b8 144
.b8 183
.b8 242
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10501
.b8 18
.b64 $L__tmp4197
.b64 $L__tmp4198
.b8 36
.b32 .debug_loc+25197
.b32 10517
.b8 0
.b8 0
.b8 18
.b64 $L__tmp4204
.b64 $L__tmp4208
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 216,46
.b32 6768
.b8 42
.b32 10531
.b64 $L__tmp4204
.b64 $L__tmp4205
.b8 20
.b8 57
.b8 1
.b8 32
.b8 8
.b8 144
.b8 178
.b8 242
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10659
.b8 18
.b64 $L__tmp4204
.b64 $L__tmp4205
.b8 34
.b8 8
.b8 144
.b8 177
.b8 242
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10675
.b8 0
.b8 0
.b8 0
.b8 42
.b32 8217
.b64 $L__tmp4210
.b64 $L__tmp4223
.b8 20
.b8 61
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 160,29
.b32 8361
.b8 18
.b64 $L__tmp4210
.b64 $L__tmp4223
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 176,29
.b32 8373
.b8 18
.b64 $L__tmp4210
.b64 $L__tmp4222
.b8 36
.b32 .debug_loc+25411
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp4216
.b64 $L__tmp4218
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 185
.b8 226
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp4216
.b64 $L__tmp4218
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 144,29
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 184
.b8 226
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 8217
.b64 $L__tmp4225
.b64 $L__tmp4238
.b8 20
.b8 62
.b8 1
.b8 32
.b8 7
.b8 144
.b8 184
.b8 230
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp4225
.b64 $L__tmp4238
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 128,29
.b32 8373
.b8 18
.b64 $L__tmp4225
.b64 $L__tmp4237
.b8 36
.b32 .debug_loc+25549
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp4231
.b64 $L__tmp4233
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 178
.b8 226
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp4231
.b64 $L__tmp4233
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 240,28
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 177
.b8 226
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 8217
.b64 $L__tmp4240
.b64 $L__tmp4253
.b8 20
.b8 63
.b8 1
.b8 32
.b8 7
.b8 144
.b8 176
.b8 232
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp4240
.b64 $L__tmp4253
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 224,28
.b32 8373
.b8 18
.b64 $L__tmp4240
.b64 $L__tmp4252
.b8 36
.b32 .debug_loc+25687
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp4246
.b64 $L__tmp4248
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 181
.b8 224
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp4246
.b64 $L__tmp4248
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 208,28
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 180
.b8 224
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp4257
.b64 $L__tmp4264
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 176,47
.b32 5950
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 192,47
.b32 5963
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 208,47
.b32 5976
.b8 42
.b32 10689
.b64 $L__tmp4258
.b64 $L__tmp4259
.b8 20
.b8 97
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 128,28
.b32 10821
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 144,28
.b32 10832
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 160,28
.b32 10842
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 176,28
.b32 10852
.b8 18
.b64 $L__tmp4258
.b64 $L__tmp4259
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 192,28
.b32 10863
.b8 0
.b8 0
.b8 42
.b32 10689
.b64 $L__tmp4260
.b64 $L__tmp4261
.b8 20
.b8 98
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 176,27
.b32 10821
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 192,27
.b32 10832
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 208,27
.b32 10842
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 224,27
.b32 10852
.b8 18
.b64 $L__tmp4260
.b64 $L__tmp4261
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 240,27
.b32 10863
.b8 0
.b8 0
.b8 42
.b32 10689
.b64 $L__tmp4262
.b64 $L__tmp4263
.b8 20
.b8 99
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 224,26
.b32 10821
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 240,26
.b32 10832
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 128,27
.b32 10842
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 144,27
.b32 10852
.b8 18
.b64 $L__tmp4262
.b64 $L__tmp4263
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 160,27
.b32 10863
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 10879
.b64 $L__tmp4268
.b64 $L__tmp4269
.b8 17
.b8 55
.b8 3
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 176,26
.b32 11014
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 184,26
.b32 11025
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 192,26
.b32 11036
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 200,26
.b32 11047
.b8 18
.b64 $L__tmp4268
.b64 $L__tmp4269
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 208,26
.b32 11058
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 11085
.b64 $L__tmp4271
.b64 $L__tmp4277
.b8 10
.b8 28
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 152,26
.b32 11143
.b8 42
.b32 11154
.b64 $L__tmp4275
.b64 $L__tmp4276
.b8 3
.b8 4
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 144,26
.b32 11214
.b8 32
.b8 8
.b8 144
.b8 183
.b8 232
.b8 196
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11224
.b8 32
.b8 8
.b8 144
.b8 184
.b8 232
.b8 196
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11234
.b8 32
.b8 8
.b8 144
.b8 185
.b8 232
.b8 196
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11244
.b8 0
.b8 0
.b8 31
.b32 11269
.b64 $L__tmp4278
.b64 $L__tmp4282
.b8 10
.b8 29
.b8 18
.b64 $L__tmp4278
.b64 $L__tmp4282
.b8 34
.b8 8
.b8 144
.b8 177
.b8 232
.b8 196
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11382
.b8 34
.b8 8
.b8 144
.b8 178
.b8 232
.b8 196
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11393
.b8 34
.b8 8
.b8 144
.b8 179
.b8 232
.b8 196
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11404
.b8 0
.b8 0
.b8 31
.b32 11417
.b64 $L__tmp4283
.b64 $L__tmp4776
.b8 10
.b8 29
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 208,25
.b32 11569
.b8 18
.b64 $L__tmp4283
.b64 $L__tmp4776
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 224,25
.b32 11582
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 240,25
.b32 11593
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 128,26
.b32 11604
.b8 42
.b32 5338
.b64 $L__tmp4283
.b64 $L__tmp4285
.b8 17
.b8 60
.b8 3
.b8 18
.b64 $L__tmp4283
.b64 $L__tmp4285
.b8 34
.b8 7
.b8 144
.b8 182
.b8 236
.b8 204
.b8 145
.b8 215
.b8 4
.b8 2
.b32 5451
.b8 0
.b8 0
.b8 42
.b32 5664
.b64 $L__tmp4288
.b64 $L__tmp4773
.b8 17
.b8 64
.b8 3
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 208,24
.b32 5823
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 216,24
.b32 5834
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 224,24
.b32 5845
.b8 18
.b64 $L__tmp4288
.b64 $L__tmp4773
.b8 34
.b8 6
.b8 144
.b8 179
.b8 236
.b8 200
.b8 171
.b8 2
.b8 2
.b32 5857
.b8 34
.b8 6
.b8 144
.b8 177
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 5870
.b8 42
.b32 5338
.b64 $L__tmp4288
.b64 $L__tmp4290
.b8 20
.b8 76
.b8 1
.b8 18
.b64 $L__tmp4288
.b64 $L__tmp4290
.b8 34
.b8 7
.b8 144
.b8 184
.b8 236
.b8 204
.b8 145
.b8 215
.b8 4
.b8 2
.b32 5451
.b8 0
.b8 0
.b8 42
.b32 6009
.b64 $L__tmp4292
.b64 $L__tmp4294
.b8 20
.b8 77
.b8 1
.b8 18
.b64 $L__tmp4292
.b64 $L__tmp4294
.b8 34
.b8 8
.b8 144
.b8 183
.b8 234
.b8 196
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 6102
.b8 0
.b8 0
.b8 18
.b64 $L__tmp4296
.b64 $L__tmp4773
.b8 36
.b32 .debug_loc+25825
.b32 5884
.b8 18
.b64 $L__tmp4301
.b64 $L__tmp4770
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 240,24
.b32 5895
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 128,25
.b32 5908
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 144,25
.b32 5921
.b8 34
.b8 8
.b8 144
.b8 179
.b8 236
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 5934
.b8 42
.b32 6115
.b64 $L__tmp4301
.b64 $L__tmp4303
.b8 20
.b8 82
.b8 1
.b8 32
.b8 7
.b8 144
.b8 177
.b8 238
.b8 204
.b8 145
.b8 215
.b8 4
.b8 2
.b32 6231
.b8 18
.b64 $L__tmp4301
.b64 $L__tmp4303
.b8 34
.b8 8
.b8 144
.b8 176
.b8 236
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 6246
.b8 0
.b8 0
.b8 42
.b32 6419
.b64 $L__tmp4309
.b64 $L__tmp4761
.b8 20
.b8 85
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 160,24
.b32 6597
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 168,24
.b32 6610
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 176,24
.b32 6623
.b8 32
.b8 7
.b8 144
.b8 178
.b8 232
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 6636
.b8 32
.b8 6
.b8 144
.b8 178
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 6651
.b8 32
.b8 6
.b8 144
.b8 178
.b8 230
.b8 201
.b8 171
.b8 2
.b8 2
.b32 6664
.b8 18
.b64 $L__tmp4309
.b64 $L__tmp4761
.b8 34
.b8 6
.b8 144
.b8 182
.b8 236
.b8 200
.b8 171
.b8 2
.b8 2
.b32 6687
.b8 42
.b32 6259
.b64 $L__tmp4309
.b64 $L__tmp4311
.b8 20
.b8 28
.b8 1
.b8 32
.b8 8
.b8 144
.b8 177
.b8 236
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 6383
.b8 18
.b64 $L__tmp4309
.b64 $L__tmp4311
.b8 34
.b8 7
.b8 144
.b8 178
.b8 238
.b8 204
.b8 145
.b8 215
.b8 4
.b8 2
.b32 6399
.b8 0
.b8 0
.b8 18
.b64 $L__tmp4315
.b64 $L__tmp4471
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 184,24
.b32 6701
.b8 42
.b32 6871
.b64 $L__tmp4315
.b64 $L__tmp4316
.b8 20
.b8 34
.b8 1
.b8 32
.b8 9
.b8 144
.b8 178
.b8 230
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7011
.b8 18
.b64 $L__tmp4315
.b64 $L__tmp4316
.b8 34
.b8 9
.b8 144
.b8 177
.b8 230
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7027
.b8 0
.b8 0
.b8 42
.b32 7041
.b64 $L__tmp4318
.b64 $L__tmp4470
.b8 20
.b8 35
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 232,22
.b32 7226
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 240,22
.b32 7238
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 248,22
.b32 7250
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 128,23
.b32 7262
.b8 32
.b8 6
.b8 144
.b8 179
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 7283
.b8 18
.b64 $L__tmp4318
.b64 $L__tmp4470
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 148,23
.b32 7296
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 152,23
.b32 7311
.b8 34
.b8 9
.b8 144
.b8 177
.b8 236
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7322
.b8 31
.b32 7341
.b64 $L__tmp4319
.b64 $L__tmp4332
.b8 20
.b8 241
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 224,21
.b32 7526
.b8 18
.b64 $L__tmp4319
.b64 $L__tmp4332
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 232,21
.b32 7538
.b8 18
.b64 $L__tmp4319
.b64 $L__tmp4331
.b8 36
.b32 .debug_loc+25964
.b32 7548
.b8 31
.b32 7562
.b64 $L__tmp4325
.b64 $L__tmp4327
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 178
.b8 242
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp4325
.b64 $L__tmp4327
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 208,21
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 177
.b8 242
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 7701
.b64 $L__tmp4336
.b64 $L__tmp4342
.b8 20
.b8 241
.b8 32
.b8 9
.b8 144
.b8 185
.b8 232
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7842
.b8 32
.b8 9
.b8 144
.b8 177
.b8 234
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7856
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 192,21
.b32 7867
.b8 32
.b8 8
.b8 144
.b8 182
.b8 226
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7882
.b8 18
.b64 $L__tmp4336
.b64 $L__tmp4342
.b8 34
.b8 8
.b8 144
.b8 184
.b8 226
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7898
.b8 34
.b8 8
.b8 144
.b8 176
.b8 228
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7915
.b8 34
.b8 8
.b8 144
.b8 177
.b8 228
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7930
.b8 34
.b8 8
.b8 144
.b8 184
.b8 228
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7950
.b8 34
.b8 8
.b8 144
.b8 185
.b8 228
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7962
.b8 0
.b8 0
.b8 31
.b32 7998
.b64 $L__tmp4345
.b64 $L__tmp4470
.b8 20
.b8 247
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 144,20
.b32 8150
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 152,20
.b32 8160
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 160,20
.b32 8170
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 168,20
.b32 8180
.b8 32
.b8 6
.b8 144
.b8 180
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 8194
.b8 31
.b32 8217
.b64 $L__tmp4346
.b64 $L__tmp4359
.b8 20
.b8 172
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 240,19
.b32 8361
.b8 18
.b64 $L__tmp4346
.b64 $L__tmp4359
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 128,20
.b32 8373
.b8 18
.b64 $L__tmp4346
.b64 $L__tmp4358
.b8 36
.b32 .debug_loc+26102
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp4352
.b64 $L__tmp4354
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 180
.b8 240
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp4352
.b64 $L__tmp4354
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 224,19
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 179
.b8 240
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp4361
.b64 $L__tmp4374
.b8 20
.b8 173
.b8 32
.b8 7
.b8 144
.b8 181
.b8 232
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp4361
.b64 $L__tmp4374
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 208,19
.b32 8373
.b8 18
.b64 $L__tmp4361
.b64 $L__tmp4373
.b8 36
.b32 .debug_loc+26240
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp4367
.b64 $L__tmp4369
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 183
.b8 238
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp4367
.b64 $L__tmp4369
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 192,19
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 182
.b8 238
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp4376
.b64 $L__tmp4389
.b8 20
.b8 174
.b8 32
.b8 7
.b8 144
.b8 183
.b8 232
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp4376
.b64 $L__tmp4389
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 176,19
.b32 8373
.b8 18
.b64 $L__tmp4376
.b64 $L__tmp4388
.b8 36
.b32 .debug_loc+26378
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp4382
.b64 $L__tmp4384
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 176
.b8 238
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp4382
.b64 $L__tmp4384
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 160,19
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 185
.b8 236
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp4390
.b64 $L__tmp4470
.b8 34
.b8 6
.b8 144
.b8 181
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 8205
.b8 31
.b32 8397
.b64 $L__tmp4393
.b64 $L__tmp4395
.b8 20
.b8 180
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 144,19
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 181
.b8 232
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp4397
.b64 $L__tmp4410
.b8 20
.b8 180
.b8 32
.b8 7
.b8 144
.b8 185
.b8 232
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp4397
.b64 $L__tmp4410
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 128,19
.b32 8373
.b8 18
.b64 $L__tmp4397
.b64 $L__tmp4409
.b8 36
.b32 .debug_loc+26516
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp4403
.b64 $L__tmp4405
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 179
.b8 236
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp4403
.b64 $L__tmp4405
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 240,18
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 178
.b8 236
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp4412
.b64 $L__tmp4414
.b8 20
.b8 180
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 232,18
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 178
.b8 236
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp4415
.b64 $L__tmp4417
.b8 20
.b8 180
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 216,18
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 224,18
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp4419
.b64 $L__tmp4421
.b8 20
.b8 181
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 208,18
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 177
.b8 242
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp4423
.b64 $L__tmp4436
.b8 20
.b8 181
.b8 32
.b8 7
.b8 144
.b8 177
.b8 234
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp4423
.b64 $L__tmp4436
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 192,18
.b32 8373
.b8 18
.b64 $L__tmp4423
.b64 $L__tmp4435
.b8 36
.b32 .debug_loc+26654
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp4429
.b64 $L__tmp4431
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 182
.b8 234
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp4429
.b64 $L__tmp4431
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 176,18
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 181
.b8 234
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp4438
.b64 $L__tmp4440
.b8 20
.b8 181
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 168,18
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 184
.b8 224
.b8 224
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp4441
.b64 $L__tmp4443
.b8 20
.b8 181
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 152,18
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 160,18
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp4445
.b64 $L__tmp4447
.b8 20
.b8 182
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 144,18
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 183
.b8 230
.b8 224
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp4449
.b64 $L__tmp4462
.b8 20
.b8 182
.b8 32
.b8 7
.b8 144
.b8 179
.b8 234
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp4449
.b64 $L__tmp4462
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 128,18
.b32 8373
.b8 18
.b64 $L__tmp4449
.b64 $L__tmp4461
.b8 36
.b32 .debug_loc+26792
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp4455
.b64 $L__tmp4457
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 185
.b8 232
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp4455
.b64 $L__tmp4457
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 240,17
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 184
.b8 232
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp4464
.b64 $L__tmp4466
.b8 20
.b8 182
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 224,17
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 180
.b8 234
.b8 224
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp4467
.b64 $L__tmp4469
.b8 20
.b8 182
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 208,17
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 216,17
.b32 8652
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp4473
.b64 $L__tmp4689
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 192,24
.b32 6725
.b8 42
.b32 8662
.b64 $L__tmp4473
.b64 $L__tmp4474
.b8 20
.b8 39
.b8 1
.b8 32
.b8 8
.b8 144
.b8 185
.b8 224
.b8 228
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 8796
.b8 18
.b64 $L__tmp4473
.b64 $L__tmp4474
.b8 34
.b8 8
.b8 144
.b8 184
.b8 224
.b8 228
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 8812
.b8 0
.b8 0
.b8 42
.b32 8826
.b64 $L__tmp4476
.b64 $L__tmp4688
.b8 20
.b8 40
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 184,15
.b32 9008
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 192,15
.b32 9020
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 200,15
.b32 9032
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 208,15
.b32 9044
.b8 32
.b8 6
.b8 144
.b8 182
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 9065
.b8 18
.b64 $L__tmp4476
.b64 $L__tmp4688
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 228,15
.b32 9078
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 232,15
.b32 9094
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 236,15
.b32 9106
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 192,37
.b32 9118
.b8 34
.b8 8
.b8 144
.b8 184
.b8 230
.b8 228
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 9131
.b8 42
.b32 9161
.b64 $L__tmp4477
.b64 $L__tmp4490
.b8 20
.b8 4
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 144,14
.b32 9340
.b8 18
.b64 $L__tmp4477
.b64 $L__tmp4490
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 152,14
.b32 9352
.b8 18
.b64 $L__tmp4477
.b64 $L__tmp4489
.b8 36
.b32 .debug_loc+26930
.b32 9362
.b8 31
.b32 7562
.b64 $L__tmp4483
.b64 $L__tmp4485
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 180
.b8 228
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp4483
.b64 $L__tmp4485
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 128,14
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 179
.b8 228
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 7701
.b64 $L__tmp4494
.b64 $L__tmp4500
.b8 20
.b8 4
.b8 1
.b8 32
.b8 8
.b8 144
.b8 182
.b8 228
.b8 228
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7842
.b8 32
.b8 8
.b8 144
.b8 184
.b8 228
.b8 228
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7856
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 240,13
.b32 7867
.b8 32
.b8 8
.b8 144
.b8 178
.b8 232
.b8 200
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7882
.b8 18
.b64 $L__tmp4494
.b64 $L__tmp4500
.b8 34
.b8 8
.b8 144
.b8 180
.b8 232
.b8 200
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7898
.b8 34
.b8 8
.b8 144
.b8 182
.b8 232
.b8 200
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7915
.b8 34
.b8 8
.b8 144
.b8 183
.b8 232
.b8 200
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7930
.b8 34
.b8 8
.b8 144
.b8 180
.b8 234
.b8 200
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7950
.b8 34
.b8 8
.b8 144
.b8 181
.b8 234
.b8 200
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7962
.b8 0
.b8 0
.b8 42
.b32 9376
.b64 $L__tmp4504
.b64 $L__tmp4671
.b8 20
.b8 11
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 160,12
.b32 9525
.b8 32
.b8 7
.b8 144
.b8 180
.b8 234
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 9537
.b8 32
.b8 7
.b8 144
.b8 181
.b8 234
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 9549
.b8 32
.b8 7
.b8 144
.b8 182
.b8 234
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 9561
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 168,12
.b32 9573
.b8 32
.b8 6
.b8 144
.b8 183
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 9584
.b8 31
.b32 8217
.b64 $L__tmp4505
.b64 $L__tmp4518
.b8 20
.b8 193
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 128,12
.b32 8361
.b8 18
.b64 $L__tmp4505
.b64 $L__tmp4518
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 144,12
.b32 8373
.b8 18
.b64 $L__tmp4505
.b64 $L__tmp4517
.b8 36
.b32 .debug_loc+27068
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp4511
.b64 $L__tmp4513
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 182
.b8 226
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp4511
.b64 $L__tmp4513
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 240,11
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 181
.b8 226
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp4520
.b64 $L__tmp4533
.b8 20
.b8 194
.b8 32
.b8 7
.b8 144
.b8 184
.b8 234
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp4520
.b64 $L__tmp4533
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 224,11
.b32 8373
.b8 18
.b64 $L__tmp4520
.b64 $L__tmp4532
.b8 36
.b32 .debug_loc+27206
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp4526
.b64 $L__tmp4528
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 185
.b8 224
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp4526
.b64 $L__tmp4528
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 208,11
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 184
.b8 224
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp4535
.b64 $L__tmp4548
.b8 20
.b8 195
.b8 32
.b8 7
.b8 144
.b8 185
.b8 234
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp4535
.b64 $L__tmp4548
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 192,11
.b32 8373
.b8 18
.b64 $L__tmp4535
.b64 $L__tmp4547
.b8 36
.b32 .debug_loc+27344
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp4541
.b64 $L__tmp4543
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 178
.b8 224
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp4541
.b64 $L__tmp4543
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 176,11
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 177
.b8 224
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp4550
.b64 $L__tmp4563
.b8 20
.b8 196
.b8 32
.b8 7
.b8 144
.b8 176
.b8 236
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp4550
.b64 $L__tmp4563
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 160,11
.b32 8373
.b8 18
.b64 $L__tmp4550
.b64 $L__tmp4562
.b8 36
.b32 .debug_loc+27482
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp4556
.b64 $L__tmp4558
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 181
.b8 242
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp4556
.b64 $L__tmp4558
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 144,11
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 180
.b8 242
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp4564
.b64 $L__tmp4671
.b8 34
.b8 6
.b8 144
.b8 184
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 9595
.b8 34
.b8 8
.b8 144
.b8 181
.b8 238
.b8 208
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9605
.b8 31
.b32 8397
.b64 $L__tmp4567
.b64 $L__tmp4569
.b8 20
.b8 202
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 128,11
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 181
.b8 238
.b8 200
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp4571
.b64 $L__tmp4584
.b8 20
.b8 202
.b8 32
.b8 7
.b8 144
.b8 178
.b8 236
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp4571
.b64 $L__tmp4584
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 240,10
.b32 8373
.b8 18
.b64 $L__tmp4571
.b64 $L__tmp4583
.b8 36
.b32 .debug_loc+27623
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp4577
.b64 $L__tmp4579
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 184
.b8 240
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp4577
.b64 $L__tmp4579
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 224,10
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 183
.b8 240
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp4586
.b64 $L__tmp4588
.b8 20
.b8 202
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 216,10
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 178
.b8 242
.b8 200
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp4589
.b64 $L__tmp4591
.b8 20
.b8 202
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 200,10
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 208,10
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp4593
.b64 $L__tmp4595
.b8 20
.b8 203
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 192,10
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 177
.b8 228
.b8 204
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp4597
.b64 $L__tmp4610
.b8 20
.b8 203
.b8 32
.b8 7
.b8 144
.b8 179
.b8 236
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp4597
.b64 $L__tmp4610
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 176,10
.b32 8373
.b8 18
.b64 $L__tmp4597
.b64 $L__tmp4609
.b8 36
.b32 .debug_loc+27764
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp4603
.b64 $L__tmp4605
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 177
.b8 240
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp4603
.b64 $L__tmp4605
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 160,10
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 176
.b8 240
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp4612
.b64 $L__tmp4614
.b8 20
.b8 203
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 152,10
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 184
.b8 230
.b8 204
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp4615
.b64 $L__tmp4617
.b8 20
.b8 203
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 136,10
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 144,10
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp4619
.b64 $L__tmp4621
.b8 20
.b8 204
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 128,10
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 183
.b8 236
.b8 204
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp4623
.b64 $L__tmp4636
.b8 20
.b8 204
.b8 32
.b8 7
.b8 144
.b8 180
.b8 236
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp4623
.b64 $L__tmp4636
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 240,9
.b32 8373
.b8 18
.b64 $L__tmp4623
.b64 $L__tmp4635
.b8 36
.b32 .debug_loc+27905
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp4629
.b64 $L__tmp4631
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 180
.b8 238
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp4629
.b64 $L__tmp4631
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 224,9
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 179
.b8 238
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp4638
.b64 $L__tmp4640
.b8 20
.b8 204
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 216,9
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 180
.b8 240
.b8 204
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp4641
.b64 $L__tmp4643
.b8 20
.b8 204
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 200,9
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 208,9
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp4645
.b64 $L__tmp4647
.b8 20
.b8 205
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 192,9
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 179
.b8 226
.b8 208
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp4649
.b64 $L__tmp4662
.b8 20
.b8 205
.b8 32
.b8 7
.b8 144
.b8 181
.b8 236
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp4649
.b64 $L__tmp4662
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 176,9
.b32 8373
.b8 18
.b64 $L__tmp4649
.b64 $L__tmp4661
.b8 36
.b32 .debug_loc+28046
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp4655
.b64 $L__tmp4657
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 183
.b8 236
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp4655
.b64 $L__tmp4657
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 160,9
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 182
.b8 236
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp4664
.b64 $L__tmp4666
.b8 20
.b8 205
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 144,9
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 176
.b8 230
.b8 208
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp4667
.b64 $L__tmp4669
.b8 20
.b8 205
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 128,9
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 136,9
.b32 8652
.b8 0
.b8 0
.b8 0
.b8 42
.b32 9625
.b64 $L__tmp4672
.b64 $L__tmp4688
.b8 20
.b8 17
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 192,8
.b32 9769
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 200,8
.b32 9779
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 208,8
.b32 9789
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 216,8
.b32 9799
.b8 18
.b64 $L__tmp4672
.b64 $L__tmp4688
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 224,8
.b32 9811
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 240,8
.b32 9820
.b8 34
.b8 8
.b8 144
.b8 185
.b8 226
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9830
.b8 34
.b8 8
.b8 144
.b8 181
.b8 230
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9845
.b8 34
.b8 8
.b8 144
.b8 184
.b8 230
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9856
.b8 34
.b8 8
.b8 144
.b8 177
.b8 232
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9867
.b8 34
.b8 8
.b8 144
.b8 180
.b8 232
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9878
.b8 34
.b8 8
.b8 144
.b8 183
.b8 232
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9889
.b8 34
.b8 8
.b8 144
.b8 176
.b8 234
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9899
.b8 34
.b8 8
.b8 144
.b8 179
.b8 234
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9909
.b8 34
.b8 8
.b8 144
.b8 182
.b8 234
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9919
.b8 34
.b8 8
.b8 144
.b8 185
.b8 234
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9929
.b8 34
.b8 8
.b8 144
.b8 178
.b8 236
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9939
.b8 31
.b32 8397
.b64 $L__tmp4675
.b64 $L__tmp4677
.b8 20
.b8 88
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 184,8
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 176
.b8 228
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 9961
.b64 $L__tmp4691
.b64 $L__tmp4694
.b8 20
.b8 44
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 160,8
.b32 10081
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 168,8
.b32 10091
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 176,8
.b32 10101
.b8 18
.b64 $L__tmp4691
.b64 $L__tmp4694
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 216,29
.b32 10112
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 252,29
.b32 10124
.b8 34
.b8 8
.b8 144
.b8 177
.b8 226
.b8 228
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 10133
.b8 34
.b8 8
.b8 144
.b8 178
.b8 226
.b8 228
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 10145
.b8 0
.b8 0
.b8 18
.b64 $L__tmp4696
.b64 $L__tmp4760
.b8 36
.b32 .debug_loc+28325
.b32 6749
.b8 42
.b32 10193
.b64 $L__tmp4699
.b64 $L__tmp4700
.b8 20
.b8 52
.b8 1
.b8 32
.b8 8
.b8 144
.b8 177
.b8 240
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10325
.b8 18
.b64 $L__tmp4699
.b64 $L__tmp4700
.b8 36
.b32 .debug_loc+28187
.b32 10341
.b8 0
.b8 0
.b8 42
.b32 10355
.b64 $L__tmp4703
.b64 $L__tmp4704
.b8 20
.b8 53
.b8 1
.b8 32
.b8 8
.b8 144
.b8 185
.b8 238
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10501
.b8 18
.b64 $L__tmp4703
.b64 $L__tmp4704
.b8 36
.b32 .debug_loc+28256
.b32 10517
.b8 0
.b8 0
.b8 18
.b64 $L__tmp4710
.b64 $L__tmp4714
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 200,24
.b32 6768
.b8 42
.b32 10531
.b64 $L__tmp4710
.b64 $L__tmp4711
.b8 20
.b8 57
.b8 1
.b8 32
.b8 8
.b8 144
.b8 180
.b8 238
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10659
.b8 18
.b64 $L__tmp4710
.b64 $L__tmp4711
.b8 34
.b8 8
.b8 144
.b8 179
.b8 238
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10675
.b8 0
.b8 0
.b8 0
.b8 42
.b32 8217
.b64 $L__tmp4716
.b64 $L__tmp4729
.b8 20
.b8 61
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 128,8
.b32 8361
.b8 18
.b64 $L__tmp4716
.b64 $L__tmp4729
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 144,8
.b32 8373
.b8 18
.b64 $L__tmp4716
.b64 $L__tmp4728
.b8 36
.b32 .debug_loc+28470
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp4722
.b64 $L__tmp4724
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 177
.b8 224
.b8 228
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp4722
.b64 $L__tmp4724
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 240,7
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 176
.b8 224
.b8 228
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 8217
.b64 $L__tmp4731
.b64 $L__tmp4744
.b8 20
.b8 62
.b8 1
.b8 32
.b8 7
.b8 144
.b8 182
.b8 238
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp4731
.b64 $L__tmp4744
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 224,7
.b32 8373
.b8 18
.b64 $L__tmp4731
.b64 $L__tmp4743
.b8 36
.b32 .debug_loc+28611
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp4737
.b64 $L__tmp4739
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 180
.b8 242
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp4737
.b64 $L__tmp4739
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 208,7
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 179
.b8 242
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 8217
.b64 $L__tmp4746
.b64 $L__tmp4759
.b8 20
.b8 63
.b8 1
.b8 32
.b8 7
.b8 144
.b8 184
.b8 238
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp4746
.b64 $L__tmp4759
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 192,7
.b32 8373
.b8 18
.b64 $L__tmp4746
.b64 $L__tmp4758
.b8 36
.b32 .debug_loc+28752
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp4752
.b64 $L__tmp4754
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 183
.b8 240
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp4752
.b64 $L__tmp4754
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 176,7
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 182
.b8 240
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp4763
.b64 $L__tmp4770
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 160,25
.b32 5950
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 176,25
.b32 5963
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 192,25
.b32 5976
.b8 42
.b32 10689
.b64 $L__tmp4764
.b64 $L__tmp4765
.b8 20
.b8 97
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 224,6
.b32 10821
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 240,6
.b32 10832
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 128,7
.b32 10842
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 144,7
.b32 10852
.b8 18
.b64 $L__tmp4764
.b64 $L__tmp4765
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 160,7
.b32 10863
.b8 0
.b8 0
.b8 42
.b32 10689
.b64 $L__tmp4766
.b64 $L__tmp4767
.b8 20
.b8 98
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 144,6
.b32 10821
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 160,6
.b32 10832
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 176,6
.b32 10842
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 192,6
.b32 10852
.b8 18
.b64 $L__tmp4766
.b64 $L__tmp4767
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 208,6
.b32 10863
.b8 0
.b8 0
.b8 42
.b32 10689
.b64 $L__tmp4768
.b64 $L__tmp4769
.b8 20
.b8 99
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 192,5
.b32 10821
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 208,5
.b32 10832
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 224,5
.b32 10842
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 240,5
.b32 10852
.b8 18
.b64 $L__tmp4768
.b64 $L__tmp4769
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 128,6
.b32 10863
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 11617
.b64 $L__tmp4774
.b64 $L__tmp4775
.b8 17
.b8 65
.b8 3
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 144,5
.b32 11754
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 152,5
.b32 11765
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 160,5
.b32 11776
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 168,5
.b32 11787
.b8 18
.b64 $L__tmp4774
.b64 $L__tmp4775
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 176,5
.b32 11798
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 11085
.b64 $L__tmp4777
.b64 $L__tmp4783
.b8 10
.b8 29
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 240,4
.b32 11143
.b8 42
.b32 11154
.b64 $L__tmp4781
.b64 $L__tmp4782
.b8 3
.b8 4
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 232,4
.b32 11214
.b8 32
.b8 8
.b8 144
.b8 182
.b8 230
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11224
.b8 32
.b8 8
.b8 144
.b8 183
.b8 230
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11234
.b8 32
.b8 8
.b8 144
.b8 184
.b8 230
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11244
.b8 0
.b8 0
.b8 31
.b32 11815
.b64 $L__tmp4784
.b64 $L__tmp4786
.b8 10
.b8 31
.b8 18
.b64 $L__tmp4784
.b64 $L__tmp4786
.b8 34
.b8 8
.b8 144
.b8 177
.b8 230
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11908
.b8 0
.b8 0
.b8 31
.b32 11921
.b64 $L__tmp4788
.b64 $L__tmp4790
.b8 10
.b8 32
.b8 18
.b64 $L__tmp4788
.b64 $L__tmp4790
.b8 34
.b8 8
.b8 144
.b8 178
.b8 230
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 12014
.b8 0
.b8 0
.b8 31
.b32 12027
.b64 $L__tmp4792
.b64 $L__tmp4800
.b8 10
.b8 33
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 224,4
.b32 12068
.b8 32
.b8 6
.b8 144
.b8 181
.b8 230
.b8 152
.b8 171
.b8 2
.b8 2
.b32 12078
.b8 18
.b64 $L__tmp4792
.b64 $L__tmp4800
.b8 36
.b32 .debug_loc+28893
.b32 12088
.b8 0
.b8 0
.b8 31
.b32 12099
.b64 $L__tmp4801
.b64 $L__tmp4814
.b8 10
.b8 33
.b8 32
.b8 7
.b8 144
.b8 176
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12152
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 200,4
.b32 12161
.b8 18
.b64 $L__tmp4801
.b64 $L__tmp4814
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 208,4
.b32 12171
.b8 18
.b64 $L__tmp4801
.b64 $L__tmp4813
.b8 36
.b32 .debug_loc+29038
.b32 12186
.b8 31
.b32 12208
.b64 $L__tmp4808
.b64 $L__tmp4809
.b8 3
.b8 100
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 184,4
.b32 12254
.b8 32
.b8 7
.b8 144
.b8 182
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12264
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 12279
.b64 $L__tmp4815
.b64 $L__tmp4824
.b8 10
.b8 33
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 168,4
.b32 12329
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 176,4
.b32 12339
.b8 18
.b64 $L__tmp4815
.b64 $L__tmp4823
.b8 36
.b32 .debug_loc+29183
.b32 12349
.b8 0
.b8 0
.b8 31
.b32 6009
.b64 $L__tmp4825
.b64 $L__tmp4827
.b8 10
.b8 35
.b8 18
.b64 $L__tmp4825
.b64 $L__tmp4827
.b8 34
.b8 8
.b8 144
.b8 177
.b8 234
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 6102
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 12365
.b64 $L__tmp4830
.b64 $L__tmp4956
.b8 11
.b8 36
.b8 32
.b8 7
.b8 144
.b8 177
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12438
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 192,3
.b32 12448
.b8 31
.b32 12484
.b64 $L__tmp4832
.b64 $L__tmp4880
.b8 9
.b8 168
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 152,3
.b32 12568
.b8 32
.b8 7
.b8 144
.b8 178
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12578
.b8 18
.b64 $L__tmp4832
.b64 $L__tmp4880
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 176,3
.b32 12588
.b8 31
.b32 12625
.b64 $L__tmp4835
.b64 $L__tmp4836
.b8 9
.b8 145
.b8 32
.b8 7
.b8 144
.b8 179
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12672
.b8 32
.b8 7
.b8 144
.b8 180
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12682
.b8 0
.b8 18
.b64 $L__tmp4837
.b64 $L__tmp4868
.b8 36
.b32 .debug_loc+29328
.b32 12603
.b8 31
.b32 12711
.b64 $L__tmp4842
.b64 $L__tmp4843
.b8 9
.b8 147
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 144,3
.b32 12758
.b8 32
.b8 7
.b8 144
.b8 183
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12768
.b8 0
.b8 31
.b32 12625
.b64 $L__tmp4846
.b64 $L__tmp4848
.b8 9
.b8 147
.b8 32
.b8 7
.b8 144
.b8 185
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12672
.b8 32
.b8 8
.b8 144
.b8 176
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 12682
.b8 0
.b8 31
.b32 12802
.b64 $L__tmp4849
.b64 $L__tmp4864
.b8 9
.b8 147
.b8 32
.b8 8
.b8 144
.b8 177
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 12881
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 232,2
.b32 12890
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 240,2
.b32 12899
.b8 18
.b64 $L__tmp4849
.b64 $L__tmp4864
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 128,3
.b32 12909
.b8 18
.b64 $L__tmp4849
.b64 $L__tmp4863
.b8 36
.b32 .debug_loc+29474
.b32 12924
.b8 31
.b32 12946
.b64 $L__tmp4855
.b64 $L__tmp4856
.b8 3
.b8 231
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 216,2
.b32 12993
.b8 32
.b8 8
.b8 144
.b8 180
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 13003
.b8 0
.b8 31
.b32 12946
.b64 $L__tmp4858
.b64 $L__tmp4859
.b8 3
.b8 231
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 208,2
.b32 12993
.b8 32
.b8 8
.b8 144
.b8 181
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 13003
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 13037
.b64 $L__tmp4869
.b64 $L__tmp4870
.b8 9
.b8 148
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 200,2
.b32 13093
.b8 0
.b8 31
.b32 13123
.b64 $L__tmp4871
.b64 $L__tmp4872
.b8 9
.b8 148
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 192,2
.b32 13179
.b8 0
.b8 31
.b32 13190
.b64 $L__tmp4873
.b64 $L__tmp4874
.b8 9
.b8 148
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 184,2
.b32 13246
.b8 0
.b8 31
.b32 11154
.b64 $L__tmp4878
.b64 $L__tmp4879
.b8 9
.b8 148
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 176,2
.b32 11214
.b8 32
.b8 8
.b8 144
.b8 184
.b8 236
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11224
.b8 32
.b8 8
.b8 144
.b8 185
.b8 236
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11234
.b8 32
.b8 8
.b8 144
.b8 176
.b8 238
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11244
.b8 0
.b8 0
.b8 0
.b8 31
.b32 13257
.b64 $L__tmp4882
.b64 $L__tmp4951
.b8 9
.b8 168
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 248,1
.b32 13343
.b8 32
.b8 8
.b8 144
.b8 184
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 13353
.b8 18
.b64 $L__tmp4882
.b64 $L__tmp4951
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 160,2
.b32 13363
.b8 31
.b32 12625
.b64 $L__tmp4885
.b64 $L__tmp4886
.b8 9
.b8 160
.b8 32
.b8 8
.b8 144
.b8 185
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 12672
.b8 32
.b8 8
.b8 144
.b8 176
.b8 226
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 12682
.b8 0
.b8 31
.b32 13390
.b64 $L__tmp4887
.b64 $L__tmp4888
.b8 9
.b8 161
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 240,1
.b32 13448
.b8 0
.b8 31
.b32 13459
.b64 $L__tmp4890
.b64 $L__tmp4898
.b8 9
.b8 161
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 144,1
.b32 13500
.b8 32
.b8 6
.b8 144
.b8 177
.b8 232
.b8 152
.b8 171
.b8 2
.b8 2
.b32 13510
.b8 18
.b64 $L__tmp4890
.b64 $L__tmp4898
.b8 36
.b32 .debug_loc+29622
.b32 13520
.b8 0
.b8 0
.b8 31
.b32 13531
.b64 $L__tmp4899
.b64 $L__tmp4908
.b8 9
.b8 161
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 128,1
.b32 13581
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 136,1
.b32 13591
.b8 18
.b64 $L__tmp4899
.b64 $L__tmp4907
.b8 36
.b32 .debug_loc+29770
.b32 13601
.b8 0
.b8 0
.b8 18
.b64 $L__tmp4908
.b64 $L__tmp4939
.b8 36
.b32 .debug_loc+29918
.b32 13378
.b8 31
.b32 12711
.b64 $L__tmp4913
.b64 $L__tmp4914
.b8 9
.b8 163
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot21
.b8 35
.b8 112
.b32 12758
.b8 32
.b8 8
.b8 144
.b8 185
.b8 226
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 12768
.b8 0
.b8 31
.b32 12625
.b64 $L__tmp4917
.b64 $L__tmp4919
.b8 9
.b8 163
.b8 32
.b8 8
.b8 144
.b8 177
.b8 228
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 12672
.b8 32
.b8 8
.b8 144
.b8 178
.b8 228
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 12682
.b8 0
.b8 31
.b32 12802
.b64 $L__tmp4920
.b64 $L__tmp4935
.b8 9
.b8 163
.b8 32
.b8 8
.b8 144
.b8 179
.b8 228
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 12881
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 176,1
.b32 12890
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 184,1
.b32 12899
.b8 18
.b64 $L__tmp4920
.b64 $L__tmp4935
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 192,1
.b32 12909
.b8 18
.b64 $L__tmp4920
.b64 $L__tmp4934
.b8 36
.b32 .debug_loc+30066
.b32 12924
.b8 31
.b32 12946
.b64 $L__tmp4926
.b64 $L__tmp4927
.b8 3
.b8 231
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 160,1
.b32 12993
.b8 32
.b8 8
.b8 144
.b8 182
.b8 228
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 13003
.b8 0
.b8 31
.b32 12946
.b64 $L__tmp4929
.b64 $L__tmp4930
.b8 3
.b8 231
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 152,1
.b32 12993
.b8 32
.b8 8
.b8 144
.b8 183
.b8 228
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 13003
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 13037
.b64 $L__tmp4940
.b64 $L__tmp4941
.b8 9
.b8 164
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 208,1
.b32 13093
.b8 0
.b8 31
.b32 13123
.b64 $L__tmp4942
.b64 $L__tmp4943
.b8 9
.b8 164
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 216,1
.b32 13179
.b8 0
.b8 31
.b32 13190
.b64 $L__tmp4944
.b64 $L__tmp4945
.b8 9
.b8 164
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 224,1
.b32 13246
.b8 0
.b8 31
.b32 11154
.b64 $L__tmp4949
.b64 $L__tmp4950
.b8 9
.b8 164
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot21
.b8 35
.b8 232,1
.b32 11214
.b8 32
.b8 8
.b8 144
.b8 177
.b8 240
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11224
.b8 32
.b8 8
.b8 144
.b8 178
.b8 240
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11234
.b8 32
.b8 8
.b8 144
.b8 179
.b8 240
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11244
.b8 0
.b8 0
.b8 0
.b8 31
.b32 13617
.b64 $L__tmp4954
.b64 $L__tmp4955
.b8 9
.b8 168
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot21
.b8 35
.b8 88
.b32 13674
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot21
.b8 35
.b8 96
.b32 13684
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot21
.b8 35
.b8 104
.b32 13693
.b8 32
.b8 8
.b8 144
.b8 176
.b8 242
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 13702
.b8 32
.b8 8
.b8 144
.b8 177
.b8 242
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 13714
.b8 0
.b8 0
.b8 31
.b32 13861
.b64 $L__tmp4957
.b64 $L__tmp4958
.b8 11
.b8 38
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot21
.b8 35
.b8 80
.b32 13917
.b8 0
.b8 31
.b32 13861
.b64 $L__tmp4960
.b64 $L__tmp4961
.b8 11
.b8 38
.b8 32
.b8 8
.b8 144
.b8 176
.b8 230
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 13917
.b8 0
.b8 31
.b32 56477
.b64 $L__tmp4963
.b64 $L__tmp4982
.b8 11
.b8 40
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot21
.b8 35
.b8 64
.b32 56517
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot21
.b8 35
.b8 72
.b32 56527
.b8 31
.b32 56551
.b64 $L__tmp4966
.b64 $L__tmp4981
.b8 10
.b8 22
.b8 32
.b8 8
.b8 144
.b8 179
.b8 230
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 56630
.b8 32
.b8 8
.b8 144
.b8 177
.b8 230
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 56639
.b8 32
.b8 8
.b8 144
.b8 178
.b8 230
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 56648
.b8 18
.b64 $L__tmp4966
.b64 $L__tmp4981
.b8 41
.b8 6
.b8 11
.b8 3
.b64 __local_depot21
.b8 35
.b8 48
.b32 56658
.b8 18
.b64 $L__tmp4966
.b64 $L__tmp4980
.b8 36
.b32 .debug_loc+30214
.b32 56673
.b8 31
.b32 12711
.b64 $L__tmp4972
.b64 $L__tmp4973
.b8 3
.b8 231
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot21
.b8 35
.b8 32
.b32 12758
.b8 32
.b8 8
.b8 144
.b8 182
.b8 230
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 12768
.b8 0
.b8 31
.b32 12711
.b64 $L__tmp4975
.b64 $L__tmp4976
.b8 3
.b8 231
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot21
.b8 35
.b8 24
.b32 12758
.b8 32
.b8 8
.b8 144
.b8 183
.b8 230
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 12768
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 13727
.b64 $L__tmp4983
.b64 $L__tmp4984
.b8 11
.b8 41
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot21
.b8 35
.b8 16
.b32 13783
.b8 0
.b8 31
.b32 13794
.b64 $L__tmp4985
.b64 $L__tmp4986
.b8 11
.b8 41
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot21
.b8 35
.b8 8
.b32 13850
.b8 0
.b8 31
.b32 77936
.b64 $L__tmp4989
.b64 $L__tmp4990
.b8 11
.b8 41
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot21
.b8 35
.b8 0
.b32 77995
.b8 32
.b8 8
.b8 144
.b8 180
.b8 226
.b8 204
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 78005
.b8 32
.b8 8
.b8 144
.b8 181
.b8 226
.b8 204
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 78015
.b8 0
.b8 0
.b8 0
.b8 35
.b64 $L__func_begin22
.b64 $L__func_end22
.b8 1
.b8 156
.b32 77936
.b8 32
.b8 6
.b8 144
.b8 177
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 77995
.b8 32
.b8 5
.b8 144
.b8 177
.b8 204
.b8 149
.b8 1
.b8 2
.b32 78005
.b8 32
.b8 5
.b8 144
.b8 178
.b8 204
.b8 149
.b8 1
.b8 2
.b32 78015
.b8 0
.b8 27
.b8 95,90,78,52,50,95,73,78,84,69,82,78,65,76,95,51,48,102,98,50,51,102,51,95,49,49,95,111,112,116,105,120,95,114,116,95,99,117,95,55
.b8 51,48,98,100,101,53,101,50,50,111,112,116,105,120,71,101,116,80,114,105,109,105,116,105,118,101,73,110,100,101,120,69,118
.b8 0
.b8 111,112,116,105,120,71,101,116,80,114,105,109,105,116,105,118,101,73,110,100,101,120
.b8 0
.b8 17
.b8 122
.b8 4
.b32 740
.b8 1
.b8 28
.b8 29
.b8 117,48
.b8 0
.b8 17
.b8 124
.b8 4
.b32 740
.b8 0
.b8 0
.b8 27
.b8 95,90,78,52,50,95,73,78,84,69,82,78,65,76,95,51,48,102,98,50,51,102,51,95,49,49,95,111,112,116,105,120,95,114,116,95,99,117,95,55
.b8 51,48,98,100,101,53,101,50,56,111,112,116,105,120,71,101,116,84,114,105,97,110,103,108,101,66,97,114,121,99,101,110,116,114,105,99,115,69,118
.b8 0
.b8 111,112,116,105,120,71,101,116,84,114,105,97,110,103,108,101,66,97,114,121,99,101,110,116,114,105,99,115
.b8 0
.b8 17
.b8 212
.b8 4
.b32 383
.b8 1
.b8 28
.b8 29
.b8 102,48
.b8 0
.b8 17
.b8 214
.b8 4
.b32 374
.b8 29
.b8 102,49
.b8 0
.b8 17
.b8 214
.b8 4
.b32 374
.b8 0
.b8 0
.b8 30
.b64 $L__func_begin23
.b64 $L__func_end23
.b8 1
.b8 156
.b8 95,95,99,108,111,115,101,115,116,104,105,116,95,95,109,101,115,104
.b8 0
.b8 95,95,100,101,118,105,99,101,95,115,116,117,98,95,95,90,49,56,95,95,99,108,111,115,101,115,116,104,105,116,95,95,109,101,115,104,118
.b8 0
.b8 21
.b8 8
.b32 1735
.b8 1
.b8 18
.b64 $L__tmp4994
.b64 $L__tmp5012
.b8 19
.b8 6
.b8 11
.b8 3
.b64 __local_depot23
.b8 35
.b8 8
.b8 102,108,111,97,116,50,95,117,118
.b8 0
.b8 21
.b8 13
.b32 383
.b8 19
.b8 6
.b8 11
.b8 3
.b64 __local_depot23
.b8 35
.b8 16
.b8 112,114,105,109,95,117,118
.b8 0
.b8 21
.b8 14
.b32 1665
.b8 40
.b8 6
.b8 144
.b8 178
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b8 115,98,116,95,100,97,116,97
.b8 0
.b8 21
.b8 9
.b32 166517
.b8 40
.b8 5
.b8 144
.b8 179
.b8 228
.b8 149
.b8 1
.b8 2
.b8 112,114,105,109,95,105,110,100,101,120
.b8 0
.b8 21
.b8 10
.b32 740
.b8 40
.b8 5
.b8 144
.b8 181
.b8 204
.b8 149
.b8 1
.b8 2
.b8 116
.b8 0
.b8 21
.b8 12
.b32 374
.b8 31
.b32 4954
.b64 $L__tmp4994
.b64 $L__tmp4996
.b8 21
.b8 9
.b8 18
.b64 $L__tmp4994
.b64 $L__tmp4996
.b8 34
.b8 6
.b8 144
.b8 177
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 5061
.b8 0
.b8 0
.b8 31
.b32 98958
.b64 $L__tmp4997
.b64 $L__tmp4999
.b8 21
.b8 10
.b8 18
.b64 $L__tmp4997
.b64 $L__tmp4999
.b8 34
.b8 5
.b8 144
.b8 177
.b8 228
.b8 149
.b8 1
.b8 2
.b32 99065
.b8 0
.b8 0
.b8 31
.b32 11921
.b64 $L__tmp5001
.b64 $L__tmp5003
.b8 21
.b8 12
.b8 18
.b64 $L__tmp5001
.b64 $L__tmp5003
.b8 34
.b8 5
.b8 144
.b8 177
.b8 204
.b8 149
.b8 1
.b8 2
.b32 12014
.b8 0
.b8 0
.b8 31
.b32 99078
.b64 $L__tmp5005
.b64 $L__tmp5007
.b8 21
.b8 13
.b8 18
.b64 $L__tmp5005
.b64 $L__tmp5007
.b8 34
.b8 5
.b8 144
.b8 178
.b8 204
.b8 149
.b8 1
.b8 2
.b32 99197
.b8 34
.b8 5
.b8 144
.b8 178
.b8 204
.b8 149
.b8 1
.b8 2
.b32 99208
.b8 0
.b8 0
.b8 31
.b32 77936
.b64 $L__tmp5010
.b64 $L__tmp5011
.b8 21
.b8 14
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot23
.b8 35
.b8 0
.b32 77995
.b8 32
.b8 6
.b8 144
.b8 176
.b8 226
.b8 152
.b8 171
.b8 2
.b8 2
.b32 78005
.b8 32
.b8 6
.b8 144
.b8 177
.b8 226
.b8 152
.b8 171
.b8 2
.b8 2
.b32 78015
.b8 0
.b8 0
.b8 0
.b8 30
.b64 $L__func_begin24
.b64 $L__func_end24
.b8 1
.b8 156
.b8 95,95,105,110,116,101,114,115,101,99,116,105,111,110,95,95,114,101,99,116,97,110,103,108,101
.b8 0
.b8 95,95,100,101,118,105,99,101,95,115,116,117,98,95,95,90,50,53,95,95,105,110,116,101,114,115,101,99,116,105,111,110,95,95,114,101,99,116,97,110
.b8 103,108,101,118
.b8 0
.b8 12
.b8 12
.b32 1735
.b8 1
.b8 18
.b64 $L__tmp5013
.b64 $L__tmp6239
.b8 19
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 192,49
.b8 114,97,121
.b8 0
.b8 12
.b8 17
.b32 15228
.b8 19
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 240,49
.b8 108,111,99,97,108
.b8 0
.b8 12
.b8 22
.b32 1917
.b8 40
.b8 8
.b8 144
.b8 179
.b8 232
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b8 115,98,116,95,100,97,116,97
.b8 0
.b8 12
.b8 13
.b32 166517
.b8 40
.b8 6
.b8 144
.b8 177
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b8 114,101,99,116
.b8 0
.b8 12
.b8 14
.b32 166549
.b8 40
.b8 6
.b8 144
.b8 183
.b8 232
.b8 152
.b8 171
.b8 2
.b8 2
.b8 116
.b8 0
.b8 12
.b8 21
.b32 374
.b8 12
.b8 79,112,116,105,120,82,101,99,116,97,110,103,108,101,68,97,116,97
.b8 0
.b8 160
.b8 12
.b8 6
.b8 13
.b8 98,98,111,120
.b8 0
.b32 14955
.b8 12
.b8 7
.b8 2
.b8 35
.b8 0
.b8 13
.b8 116,111,95,111,98,106,101,99,116
.b8 0
.b32 15034
.b8 12
.b8 8
.b8 2
.b8 35
.b8 32
.b8 0
.b8 31
.b32 4954
.b64 $L__tmp5013
.b64 $L__tmp5015
.b8 12
.b8 13
.b8 18
.b64 $L__tmp5013
.b64 $L__tmp5015
.b8 34
.b8 8
.b8 144
.b8 178
.b8 232
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 5061
.b8 0
.b8 0
.b8 31
.b32 5134
.b64 $L__tmp5017
.b64 $L__tmp6075
.b8 12
.b8 17
.b8 18
.b64 $L__tmp5017
.b64 $L__tmp6075
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 224,48
.b32 5171
.b8 34
.b8 8
.b8 144
.b8 179
.b8 232
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 5182
.b8 31
.b32 5075
.b64 $L__tmp5017
.b64 $L__tmp5018
.b8 10
.b8 27
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 160,48
.b32 5109
.b8 0
.b8 31
.b32 5196
.b64 $L__tmp5019
.b64 $L__tmp5023
.b8 10
.b8 28
.b8 18
.b64 $L__tmp5019
.b64 $L__tmp5023
.b8 34
.b8 6
.b8 144
.b8 180
.b8 234
.b8 152
.b8 171
.b8 2
.b8 2
.b32 5303
.b8 34
.b8 6
.b8 144
.b8 181
.b8 234
.b8 152
.b8 171
.b8 2
.b8 2
.b32 5314
.b8 34
.b8 6
.b8 144
.b8 182
.b8 234
.b8 152
.b8 171
.b8 2
.b8 2
.b32 5325
.b8 0
.b8 0
.b8 31
.b32 5464
.b64 $L__tmp5024
.b64 $L__tmp5517
.b8 10
.b8 28
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 224,47
.b32 5614
.b8 18
.b64 $L__tmp5024
.b64 $L__tmp5517
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 240,47
.b32 5629
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 128,48
.b32 5640
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 144,48
.b32 5651
.b8 42
.b32 5338
.b64 $L__tmp5024
.b64 $L__tmp5026
.b8 17
.b8 50
.b8 3
.b8 18
.b64 $L__tmp5024
.b64 $L__tmp5026
.b8 34
.b8 7
.b8 144
.b8 181
.b8 228
.b8 196
.b8 145
.b8 215
.b8 4
.b8 2
.b32 5451
.b8 0
.b8 0
.b8 42
.b32 5664
.b64 $L__tmp5029
.b64 $L__tmp5514
.b8 17
.b8 54
.b8 3
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 224,46
.b32 5823
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 232,46
.b32 5834
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 240,46
.b32 5845
.b8 18
.b64 $L__tmp5029
.b64 $L__tmp5514
.b8 34
.b8 5
.b8 144
.b8 177
.b8 228
.b8 149
.b8 1
.b8 2
.b32 5857
.b8 34
.b8 5
.b8 144
.b8 180
.b8 204
.b8 149
.b8 1
.b8 2
.b32 5870
.b8 42
.b32 5338
.b64 $L__tmp5029
.b64 $L__tmp5031
.b8 20
.b8 76
.b8 1
.b8 18
.b64 $L__tmp5029
.b64 $L__tmp5031
.b8 34
.b8 7
.b8 144
.b8 183
.b8 228
.b8 196
.b8 145
.b8 215
.b8 4
.b8 2
.b32 5451
.b8 0
.b8 0
.b8 42
.b32 6009
.b64 $L__tmp5033
.b64 $L__tmp5035
.b8 20
.b8 77
.b8 1
.b8 18
.b64 $L__tmp5033
.b64 $L__tmp5035
.b8 34
.b8 6
.b8 144
.b8 176
.b8 236
.b8 152
.b8 171
.b8 2
.b8 2
.b32 6102
.b8 0
.b8 0
.b8 18
.b64 $L__tmp5037
.b64 $L__tmp5514
.b8 36
.b32 .debug_loc+30362
.b32 5884
.b8 18
.b64 $L__tmp5042
.b64 $L__tmp5511
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 128,47
.b32 5895
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 144,47
.b32 5908
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 160,47
.b32 5921
.b8 34
.b8 8
.b8 144
.b8 181
.b8 240
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 5934
.b8 42
.b32 6115
.b64 $L__tmp5042
.b64 $L__tmp5044
.b8 20
.b8 82
.b8 1
.b8 32
.b8 7
.b8 144
.b8 176
.b8 230
.b8 196
.b8 145
.b8 215
.b8 4
.b8 2
.b32 6231
.b8 18
.b64 $L__tmp5042
.b64 $L__tmp5044
.b8 34
.b8 8
.b8 144
.b8 178
.b8 240
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 6246
.b8 0
.b8 0
.b8 42
.b32 6419
.b64 $L__tmp5050
.b64 $L__tmp5502
.b8 20
.b8 85
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 176,46
.b32 6597
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 184,46
.b32 6610
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 192,46
.b32 6623
.b8 32
.b8 6
.b8 144
.b8 179
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 6636
.b8 32
.b8 5
.b8 144
.b8 181
.b8 204
.b8 149
.b8 1
.b8 2
.b32 6651
.b8 32
.b8 6
.b8 144
.b8 177
.b8 230
.b8 201
.b8 171
.b8 2
.b8 2
.b32 6664
.b8 18
.b64 $L__tmp5050
.b64 $L__tmp5502
.b8 34
.b8 5
.b8 144
.b8 180
.b8 228
.b8 149
.b8 1
.b8 2
.b32 6687
.b8 42
.b32 6259
.b64 $L__tmp5050
.b64 $L__tmp5052
.b8 20
.b8 28
.b8 1
.b8 32
.b8 8
.b8 144
.b8 179
.b8 240
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 6383
.b8 18
.b64 $L__tmp5050
.b64 $L__tmp5052
.b8 34
.b8 7
.b8 144
.b8 177
.b8 230
.b8 196
.b8 145
.b8 215
.b8 4
.b8 2
.b32 6399
.b8 0
.b8 0
.b8 18
.b64 $L__tmp5056
.b64 $L__tmp5212
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 200,46
.b32 6701
.b8 42
.b32 6871
.b64 $L__tmp5056
.b64 $L__tmp5057
.b8 20
.b8 34
.b8 1
.b8 32
.b8 8
.b8 144
.b8 180
.b8 234
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7011
.b8 18
.b64 $L__tmp5056
.b64 $L__tmp5057
.b8 34
.b8 8
.b8 144
.b8 179
.b8 234
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7027
.b8 0
.b8 0
.b8 42
.b32 7041
.b64 $L__tmp5059
.b64 $L__tmp5211
.b8 20
.b8 35
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 248,44
.b32 7226
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 128,45
.b32 7238
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 136,45
.b32 7250
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 144,45
.b32 7262
.b8 32
.b8 5
.b8 144
.b8 182
.b8 204
.b8 149
.b8 1
.b8 2
.b32 7283
.b8 18
.b64 $L__tmp5059
.b64 $L__tmp5211
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 164,45
.b32 7296
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 168,45
.b32 7311
.b8 34
.b8 8
.b8 144
.b8 179
.b8 240
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7322
.b8 31
.b32 7341
.b64 $L__tmp5060
.b64 $L__tmp5073
.b8 20
.b8 241
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 240,43
.b32 7526
.b8 18
.b64 $L__tmp5060
.b64 $L__tmp5073
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 248,43
.b32 7538
.b8 18
.b64 $L__tmp5060
.b64 $L__tmp5072
.b8 36
.b32 .debug_loc+30498
.b32 7548
.b8 31
.b32 7562
.b64 $L__tmp5066
.b64 $L__tmp5068
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 180
.b8 226
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp5066
.b64 $L__tmp5068
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 224,43
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 179
.b8 226
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 7701
.b64 $L__tmp5077
.b64 $L__tmp5083
.b8 20
.b8 241
.b8 32
.b8 8
.b8 144
.b8 177
.b8 238
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7842
.b8 32
.b8 8
.b8 144
.b8 179
.b8 238
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7856
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 208,43
.b32 7867
.b8 32
.b8 7
.b8 144
.b8 181
.b8 228
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7882
.b8 18
.b64 $L__tmp5077
.b64 $L__tmp5083
.b8 34
.b8 7
.b8 144
.b8 183
.b8 228
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7898
.b8 34
.b8 7
.b8 144
.b8 185
.b8 228
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7915
.b8 34
.b8 7
.b8 144
.b8 176
.b8 230
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7930
.b8 34
.b8 7
.b8 144
.b8 183
.b8 230
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7950
.b8 34
.b8 7
.b8 144
.b8 184
.b8 230
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7962
.b8 0
.b8 0
.b8 31
.b32 7998
.b64 $L__tmp5086
.b64 $L__tmp5211
.b8 20
.b8 247
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 160,42
.b32 8150
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 168,42
.b32 8160
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 176,42
.b32 8170
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 184,42
.b32 8180
.b8 32
.b8 5
.b8 144
.b8 183
.b8 204
.b8 149
.b8 1
.b8 2
.b32 8194
.b8 31
.b32 8217
.b64 $L__tmp5087
.b64 $L__tmp5100
.b8 20
.b8 172
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 128,42
.b32 8361
.b8 18
.b64 $L__tmp5087
.b64 $L__tmp5100
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 144,42
.b32 8373
.b8 18
.b64 $L__tmp5087
.b64 $L__tmp5099
.b8 36
.b32 .debug_loc+30633
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp5093
.b64 $L__tmp5095
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 182
.b8 224
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp5093
.b64 $L__tmp5095
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 240,41
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 181
.b8 224
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp5102
.b64 $L__tmp5115
.b8 20
.b8 173
.b8 32
.b8 6
.b8 144
.b8 182
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp5102
.b64 $L__tmp5115
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 224,41
.b32 8373
.b8 18
.b64 $L__tmp5102
.b64 $L__tmp5114
.b8 36
.b32 .debug_loc+30769
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp5108
.b64 $L__tmp5110
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 185
.b8 242
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp5108
.b64 $L__tmp5110
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 208,41
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 184
.b8 242
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp5117
.b64 $L__tmp5130
.b8 20
.b8 174
.b8 32
.b8 6
.b8 144
.b8 184
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp5117
.b64 $L__tmp5130
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 192,41
.b32 8373
.b8 18
.b64 $L__tmp5117
.b64 $L__tmp5129
.b8 36
.b32 .debug_loc+30907
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp5123
.b64 $L__tmp5125
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 178
.b8 242
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp5123
.b64 $L__tmp5125
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 176,41
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 177
.b8 242
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp5131
.b64 $L__tmp5211
.b8 34
.b8 5
.b8 144
.b8 184
.b8 204
.b8 149
.b8 1
.b8 2
.b32 8205
.b8 31
.b32 8397
.b64 $L__tmp5134
.b64 $L__tmp5136
.b8 20
.b8 180
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 160,41
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 180
.b8 234
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp5138
.b64 $L__tmp5151
.b8 20
.b8 180
.b8 32
.b8 7
.b8 144
.b8 176
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp5138
.b64 $L__tmp5151
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 144,41
.b32 8373
.b8 18
.b64 $L__tmp5138
.b64 $L__tmp5150
.b8 36
.b32 .debug_loc+31045
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp5144
.b64 $L__tmp5146
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 181
.b8 240
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp5144
.b64 $L__tmp5146
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 128,41
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 180
.b8 240
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp5153
.b64 $L__tmp5155
.b8 20
.b8 180
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 248,40
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 177
.b8 238
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp5156
.b64 $L__tmp5158
.b8 20
.b8 180
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 232,40
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 240,40
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp5160
.b64 $L__tmp5162
.b8 20
.b8 181
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 224,40
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 176
.b8 224
.b8 220
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp5164
.b64 $L__tmp5177
.b8 20
.b8 181
.b8 32
.b8 7
.b8 144
.b8 178
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp5164
.b64 $L__tmp5177
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 208,40
.b32 8373
.b8 18
.b64 $L__tmp5164
.b64 $L__tmp5176
.b8 36
.b32 .debug_loc+31183
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp5170
.b64 $L__tmp5172
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 184
.b8 238
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp5170
.b64 $L__tmp5172
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 192,40
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 183
.b8 238
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp5179
.b64 $L__tmp5181
.b8 20
.b8 181
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 184,40
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 183
.b8 226
.b8 220
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp5182
.b64 $L__tmp5184
.b8 20
.b8 181
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 168,40
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 176,40
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp5186
.b64 $L__tmp5188
.b8 20
.b8 182
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 160,40
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 182
.b8 232
.b8 220
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp5190
.b64 $L__tmp5203
.b8 20
.b8 182
.b8 32
.b8 7
.b8 144
.b8 180
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp5190
.b64 $L__tmp5203
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 144,40
.b32 8373
.b8 18
.b64 $L__tmp5190
.b64 $L__tmp5202
.b8 36
.b32 .debug_loc+31321
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp5196
.b64 $L__tmp5198
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 177
.b8 238
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp5196
.b64 $L__tmp5198
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 128,40
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 176
.b8 238
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp5205
.b64 $L__tmp5207
.b8 20
.b8 182
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 240,39
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 179
.b8 236
.b8 220
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp5208
.b64 $L__tmp5210
.b8 20
.b8 182
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 224,39
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 232,39
.b32 8652
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp5214
.b64 $L__tmp5430
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 208,46
.b32 6725
.b8 42
.b32 8662
.b64 $L__tmp5214
.b64 $L__tmp5215
.b8 20
.b8 39
.b8 1
.b8 32
.b8 8
.b8 144
.b8 177
.b8 230
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 8796
.b8 18
.b64 $L__tmp5214
.b64 $L__tmp5215
.b8 34
.b8 8
.b8 144
.b8 176
.b8 230
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 8812
.b8 0
.b8 0
.b8 42
.b32 8826
.b64 $L__tmp5217
.b64 $L__tmp5429
.b8 20
.b8 40
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 136,37
.b32 9008
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 144,37
.b32 9020
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 152,37
.b32 9032
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 160,37
.b32 9044
.b8 32
.b8 5
.b8 144
.b8 185
.b8 204
.b8 149
.b8 1
.b8 2
.b32 9065
.b8 18
.b64 $L__tmp5217
.b64 $L__tmp5429
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 180,37
.b32 9078
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 184,37
.b32 9094
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 192,37
.b32 9118
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 128,38
.b32 9106
.b8 34
.b8 8
.b8 144
.b8 176
.b8 236
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 9131
.b8 42
.b32 9161
.b64 $L__tmp5218
.b64 $L__tmp5231
.b8 20
.b8 4
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 224,35
.b32 9340
.b8 18
.b64 $L__tmp5218
.b64 $L__tmp5231
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 232,35
.b32 9352
.b8 18
.b64 $L__tmp5218
.b64 $L__tmp5230
.b8 36
.b32 .debug_loc+31459
.b32 9362
.b8 31
.b32 7562
.b64 $L__tmp5224
.b64 $L__tmp5226
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 182
.b8 232
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp5224
.b64 $L__tmp5226
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 208,35
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 181
.b8 232
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 7701
.b64 $L__tmp5235
.b64 $L__tmp5241
.b8 20
.b8 4
.b8 1
.b8 32
.b8 8
.b8 144
.b8 184
.b8 232
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7842
.b8 32
.b8 8
.b8 144
.b8 176
.b8 234
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7856
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 192,35
.b32 7867
.b8 32
.b8 7
.b8 144
.b8 177
.b8 234
.b8 196
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7882
.b8 18
.b64 $L__tmp5235
.b64 $L__tmp5241
.b8 34
.b8 7
.b8 144
.b8 179
.b8 234
.b8 196
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7898
.b8 34
.b8 7
.b8 144
.b8 181
.b8 234
.b8 196
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7915
.b8 34
.b8 7
.b8 144
.b8 182
.b8 234
.b8 196
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7930
.b8 34
.b8 7
.b8 144
.b8 179
.b8 236
.b8 196
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7950
.b8 34
.b8 7
.b8 144
.b8 180
.b8 236
.b8 196
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7962
.b8 0
.b8 0
.b8 42
.b32 9376
.b64 $L__tmp5245
.b64 $L__tmp5412
.b8 20
.b8 11
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 240,33
.b32 9525
.b8 32
.b8 7
.b8 144
.b8 181
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 9537
.b8 32
.b8 7
.b8 144
.b8 182
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 9549
.b8 32
.b8 7
.b8 144
.b8 183
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 9561
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 248,33
.b32 9573
.b8 32
.b8 6
.b8 144
.b8 176
.b8 226
.b8 152
.b8 171
.b8 2
.b8 2
.b32 9584
.b8 31
.b32 8217
.b64 $L__tmp5246
.b64 $L__tmp5259
.b8 20
.b8 193
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 208,33
.b32 8361
.b8 18
.b64 $L__tmp5246
.b64 $L__tmp5259
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 224,33
.b32 8373
.b8 18
.b64 $L__tmp5246
.b64 $L__tmp5258
.b8 36
.b32 .debug_loc+31597
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp5252
.b64 $L__tmp5254
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 184
.b8 230
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp5252
.b64 $L__tmp5254
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 192,33
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 183
.b8 230
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp5261
.b64 $L__tmp5274
.b8 20
.b8 194
.b8 32
.b8 7
.b8 144
.b8 185
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp5261
.b64 $L__tmp5274
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 176,33
.b32 8373
.b8 18
.b64 $L__tmp5261
.b64 $L__tmp5273
.b8 36
.b32 .debug_loc+31735
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp5267
.b64 $L__tmp5269
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 177
.b8 230
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp5267
.b64 $L__tmp5269
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 160,33
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 176
.b8 230
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp5276
.b64 $L__tmp5289
.b8 20
.b8 195
.b8 32
.b8 7
.b8 144
.b8 176
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp5276
.b64 $L__tmp5289
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 144,33
.b32 8373
.b8 18
.b64 $L__tmp5276
.b64 $L__tmp5288
.b8 36
.b32 .debug_loc+31873
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp5282
.b64 $L__tmp5284
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 180
.b8 228
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp5282
.b64 $L__tmp5284
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 128,33
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 179
.b8 228
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp5291
.b64 $L__tmp5304
.b8 20
.b8 196
.b8 32
.b8 7
.b8 144
.b8 177
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp5291
.b64 $L__tmp5304
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 240,32
.b32 8373
.b8 18
.b64 $L__tmp5291
.b64 $L__tmp5303
.b8 36
.b32 .debug_loc+32011
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp5297
.b64 $L__tmp5299
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 183
.b8 226
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp5297
.b64 $L__tmp5299
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 224,32
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 182
.b8 226
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp5305
.b64 $L__tmp5412
.b8 34
.b8 6
.b8 144
.b8 177
.b8 226
.b8 152
.b8 171
.b8 2
.b8 2
.b32 9595
.b8 34
.b8 7
.b8 144
.b8 180
.b8 240
.b8 204
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9605
.b8 31
.b32 8397
.b64 $L__tmp5308
.b64 $L__tmp5310
.b8 20
.b8 202
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 208,32
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 180
.b8 240
.b8 196
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp5312
.b64 $L__tmp5325
.b8 20
.b8 202
.b8 32
.b8 7
.b8 144
.b8 179
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp5312
.b64 $L__tmp5325
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 192,32
.b32 8373
.b8 18
.b64 $L__tmp5312
.b64 $L__tmp5324
.b8 36
.b32 .debug_loc+32149
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp5318
.b64 $L__tmp5320
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 176
.b8 226
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp5318
.b64 $L__tmp5320
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 176,32
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 185
.b8 224
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp5327
.b64 $L__tmp5329
.b8 20
.b8 202
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 168,32
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 177
.b8 224
.b8 200
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp5330
.b64 $L__tmp5332
.b8 20
.b8 202
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 152,32
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 160,32
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp5334
.b64 $L__tmp5336
.b8 20
.b8 203
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 144,32
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 176
.b8 230
.b8 200
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp5338
.b64 $L__tmp5351
.b8 20
.b8 203
.b8 32
.b8 7
.b8 144
.b8 180
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp5338
.b64 $L__tmp5351
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 128,32
.b32 8373
.b8 18
.b64 $L__tmp5338
.b64 $L__tmp5350
.b8 36
.b32 .debug_loc+32287
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp5344
.b64 $L__tmp5346
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 179
.b8 224
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp5344
.b64 $L__tmp5346
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 240,31
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 178
.b8 224
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp5353
.b64 $L__tmp5355
.b8 20
.b8 203
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 232,31
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 183
.b8 232
.b8 200
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp5356
.b64 $L__tmp5358
.b8 20
.b8 203
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 216,31
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 224,31
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp5360
.b64 $L__tmp5362
.b8 20
.b8 204
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 208,31
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 182
.b8 238
.b8 200
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp5364
.b64 $L__tmp5377
.b8 20
.b8 204
.b8 32
.b8 7
.b8 144
.b8 181
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp5364
.b64 $L__tmp5377
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 192,31
.b32 8373
.b8 18
.b64 $L__tmp5364
.b64 $L__tmp5376
.b8 36
.b32 .debug_loc+32425
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp5370
.b64 $L__tmp5372
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 182
.b8 242
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp5370
.b64 $L__tmp5372
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 176,31
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 181
.b8 242
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp5379
.b64 $L__tmp5381
.b8 20
.b8 204
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 168,31
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 179
.b8 242
.b8 200
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp5382
.b64 $L__tmp5384
.b8 20
.b8 204
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 152,31
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 160,31
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp5386
.b64 $L__tmp5388
.b8 20
.b8 205
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 144,31
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 178
.b8 228
.b8 204
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp5390
.b64 $L__tmp5403
.b8 20
.b8 205
.b8 32
.b8 7
.b8 144
.b8 182
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp5390
.b64 $L__tmp5403
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 128,31
.b32 8373
.b8 18
.b64 $L__tmp5390
.b64 $L__tmp5402
.b8 36
.b32 .debug_loc+32563
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp5396
.b64 $L__tmp5398
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 185
.b8 240
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp5396
.b64 $L__tmp5398
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 240,30
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 184
.b8 240
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp5405
.b64 $L__tmp5407
.b8 20
.b8 205
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 224,30
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 185
.b8 230
.b8 204
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp5408
.b64 $L__tmp5410
.b8 20
.b8 205
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 208,30
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 216,30
.b32 8652
.b8 0
.b8 0
.b8 0
.b8 42
.b32 9625
.b64 $L__tmp5413
.b64 $L__tmp5429
.b8 20
.b8 17
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 144,30
.b32 9769
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 152,30
.b32 9779
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 160,30
.b32 9789
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 168,30
.b32 9799
.b8 18
.b64 $L__tmp5413
.b64 $L__tmp5429
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 176,30
.b32 9811
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 192,30
.b32 9820
.b8 34
.b8 7
.b8 144
.b8 184
.b8 228
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9830
.b8 34
.b8 7
.b8 144
.b8 180
.b8 232
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9845
.b8 34
.b8 7
.b8 144
.b8 183
.b8 232
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9856
.b8 34
.b8 7
.b8 144
.b8 176
.b8 234
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9867
.b8 34
.b8 7
.b8 144
.b8 179
.b8 234
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9878
.b8 34
.b8 7
.b8 144
.b8 182
.b8 234
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9889
.b8 34
.b8 7
.b8 144
.b8 185
.b8 234
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9899
.b8 34
.b8 7
.b8 144
.b8 178
.b8 236
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9909
.b8 34
.b8 7
.b8 144
.b8 181
.b8 236
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9919
.b8 34
.b8 7
.b8 144
.b8 184
.b8 236
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9929
.b8 34
.b8 7
.b8 144
.b8 177
.b8 238
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9939
.b8 31
.b32 8397
.b64 $L__tmp5416
.b64 $L__tmp5418
.b8 20
.b8 88
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 136,30
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 185
.b8 228
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 9961
.b64 $L__tmp5432
.b64 $L__tmp5435
.b8 20
.b8 44
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 192,29
.b32 10081
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 200,29
.b32 10091
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 208,29
.b32 10101
.b8 18
.b64 $L__tmp5432
.b64 $L__tmp5435
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 216,29
.b32 10112
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 252,29
.b32 10124
.b8 34
.b8 7
.b8 144
.b8 176
.b8 228
.b8 224
.b8 177
.b8 214
.b8 4
.b8 2
.b32 10133
.b8 34
.b8 7
.b8 144
.b8 177
.b8 228
.b8 224
.b8 177
.b8 214
.b8 4
.b8 2
.b32 10145
.b8 0
.b8 0
.b8 18
.b64 $L__tmp5437
.b64 $L__tmp5501
.b8 36
.b32 .debug_loc+32839
.b32 6749
.b8 42
.b32 10193
.b64 $L__tmp5440
.b64 $L__tmp5441
.b8 20
.b8 52
.b8 1
.b8 32
.b8 8
.b8 144
.b8 179
.b8 224
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10325
.b8 18
.b64 $L__tmp5440
.b64 $L__tmp5441
.b8 36
.b32 .debug_loc+32701
.b32 10341
.b8 0
.b8 0
.b8 42
.b32 10355
.b64 $L__tmp5444
.b64 $L__tmp5445
.b8 20
.b8 53
.b8 1
.b8 32
.b8 8
.b8 144
.b8 177
.b8 224
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10501
.b8 18
.b64 $L__tmp5444
.b64 $L__tmp5445
.b8 36
.b32 .debug_loc+32770
.b32 10517
.b8 0
.b8 0
.b8 18
.b64 $L__tmp5451
.b64 $L__tmp5455
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 216,46
.b32 6768
.b8 42
.b32 10531
.b64 $L__tmp5451
.b64 $L__tmp5452
.b8 20
.b8 57
.b8 1
.b8 32
.b8 8
.b8 144
.b8 182
.b8 242
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10659
.b8 18
.b64 $L__tmp5451
.b64 $L__tmp5452
.b8 34
.b8 8
.b8 144
.b8 181
.b8 242
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10675
.b8 0
.b8 0
.b8 0
.b8 42
.b32 8217
.b64 $L__tmp5457
.b64 $L__tmp5470
.b8 20
.b8 61
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 160,29
.b32 8361
.b8 18
.b64 $L__tmp5457
.b64 $L__tmp5470
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 176,29
.b32 8373
.b8 18
.b64 $L__tmp5457
.b64 $L__tmp5469
.b8 36
.b32 .debug_loc+32984
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp5463
.b64 $L__tmp5465
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 179
.b8 228
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp5463
.b64 $L__tmp5465
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 144,29
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 178
.b8 228
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 8217
.b64 $L__tmp5472
.b64 $L__tmp5485
.b8 20
.b8 62
.b8 1
.b8 32
.b8 7
.b8 144
.b8 183
.b8 230
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp5472
.b64 $L__tmp5485
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 128,29
.b32 8373
.b8 18
.b64 $L__tmp5472
.b64 $L__tmp5484
.b8 36
.b32 .debug_loc+33122
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp5478
.b64 $L__tmp5480
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 182
.b8 226
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp5478
.b64 $L__tmp5480
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 240,28
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 181
.b8 226
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 8217
.b64 $L__tmp5487
.b64 $L__tmp5500
.b8 20
.b8 63
.b8 1
.b8 32
.b8 7
.b8 144
.b8 185
.b8 230
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp5487
.b64 $L__tmp5500
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 224,28
.b32 8373
.b8 18
.b64 $L__tmp5487
.b64 $L__tmp5499
.b8 36
.b32 .debug_loc+33260
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp5493
.b64 $L__tmp5495
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 185
.b8 224
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp5493
.b64 $L__tmp5495
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 208,28
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 184
.b8 224
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp5504
.b64 $L__tmp5511
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 176,47
.b32 5950
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 192,47
.b32 5963
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 208,47
.b32 5976
.b8 42
.b32 10689
.b64 $L__tmp5505
.b64 $L__tmp5506
.b8 20
.b8 97
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 128,28
.b32 10821
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 144,28
.b32 10832
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 160,28
.b32 10842
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 176,28
.b32 10852
.b8 18
.b64 $L__tmp5505
.b64 $L__tmp5506
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 192,28
.b32 10863
.b8 0
.b8 0
.b8 42
.b32 10689
.b64 $L__tmp5507
.b64 $L__tmp5508
.b8 20
.b8 98
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 176,27
.b32 10821
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 192,27
.b32 10832
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 208,27
.b32 10842
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 224,27
.b32 10852
.b8 18
.b64 $L__tmp5507
.b64 $L__tmp5508
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 240,27
.b32 10863
.b8 0
.b8 0
.b8 42
.b32 10689
.b64 $L__tmp5509
.b64 $L__tmp5510
.b8 20
.b8 99
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 224,26
.b32 10821
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 240,26
.b32 10832
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 128,27
.b32 10842
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 144,27
.b32 10852
.b8 18
.b64 $L__tmp5509
.b64 $L__tmp5510
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 160,27
.b32 10863
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 10879
.b64 $L__tmp5515
.b64 $L__tmp5516
.b8 17
.b8 55
.b8 3
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 176,26
.b32 11014
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 184,26
.b32 11025
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 192,26
.b32 11036
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 200,26
.b32 11047
.b8 18
.b64 $L__tmp5515
.b64 $L__tmp5516
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 208,26
.b32 11058
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 11085
.b64 $L__tmp5518
.b64 $L__tmp5524
.b8 10
.b8 28
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 152,26
.b32 11143
.b8 42
.b32 11154
.b64 $L__tmp5522
.b64 $L__tmp5523
.b8 3
.b8 4
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 144,26
.b32 11214
.b8 32
.b8 8
.b8 144
.b8 182
.b8 232
.b8 196
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11224
.b8 32
.b8 8
.b8 144
.b8 183
.b8 232
.b8 196
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11234
.b8 32
.b8 8
.b8 144
.b8 184
.b8 232
.b8 196
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11244
.b8 0
.b8 0
.b8 31
.b32 11269
.b64 $L__tmp5525
.b64 $L__tmp5529
.b8 10
.b8 29
.b8 18
.b64 $L__tmp5525
.b64 $L__tmp5529
.b8 34
.b8 8
.b8 144
.b8 176
.b8 232
.b8 196
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11382
.b8 34
.b8 8
.b8 144
.b8 177
.b8 232
.b8 196
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11393
.b8 34
.b8 8
.b8 144
.b8 178
.b8 232
.b8 196
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11404
.b8 0
.b8 0
.b8 31
.b32 11417
.b64 $L__tmp5530
.b64 $L__tmp6023
.b8 10
.b8 29
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 208,25
.b32 11569
.b8 18
.b64 $L__tmp5530
.b64 $L__tmp6023
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 224,25
.b32 11582
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 240,25
.b32 11593
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 128,26
.b32 11604
.b8 42
.b32 5338
.b64 $L__tmp5530
.b64 $L__tmp5532
.b8 17
.b8 60
.b8 3
.b8 18
.b64 $L__tmp5530
.b64 $L__tmp5532
.b8 34
.b8 7
.b8 144
.b8 182
.b8 236
.b8 204
.b8 145
.b8 215
.b8 4
.b8 2
.b32 5451
.b8 0
.b8 0
.b8 42
.b32 5664
.b64 $L__tmp5535
.b64 $L__tmp6020
.b8 17
.b8 64
.b8 3
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 208,24
.b32 5823
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 216,24
.b32 5834
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 224,24
.b32 5845
.b8 18
.b64 $L__tmp5535
.b64 $L__tmp6020
.b8 34
.b8 6
.b8 144
.b8 179
.b8 236
.b8 200
.b8 171
.b8 2
.b8 2
.b32 5857
.b8 34
.b8 6
.b8 144
.b8 177
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 5870
.b8 42
.b32 5338
.b64 $L__tmp5535
.b64 $L__tmp5537
.b8 20
.b8 76
.b8 1
.b8 18
.b64 $L__tmp5535
.b64 $L__tmp5537
.b8 34
.b8 7
.b8 144
.b8 184
.b8 236
.b8 204
.b8 145
.b8 215
.b8 4
.b8 2
.b32 5451
.b8 0
.b8 0
.b8 42
.b32 6009
.b64 $L__tmp5539
.b64 $L__tmp5541
.b8 20
.b8 77
.b8 1
.b8 18
.b64 $L__tmp5539
.b64 $L__tmp5541
.b8 34
.b8 8
.b8 144
.b8 182
.b8 234
.b8 196
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 6102
.b8 0
.b8 0
.b8 18
.b64 $L__tmp5543
.b64 $L__tmp6020
.b8 36
.b32 .debug_loc+33398
.b32 5884
.b8 18
.b64 $L__tmp5548
.b64 $L__tmp6017
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 240,24
.b32 5895
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 128,25
.b32 5908
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 144,25
.b32 5921
.b8 34
.b8 8
.b8 144
.b8 183
.b8 236
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 5934
.b8 42
.b32 6115
.b64 $L__tmp5548
.b64 $L__tmp5550
.b8 20
.b8 82
.b8 1
.b8 32
.b8 7
.b8 144
.b8 177
.b8 238
.b8 204
.b8 145
.b8 215
.b8 4
.b8 2
.b32 6231
.b8 18
.b64 $L__tmp5548
.b64 $L__tmp5550
.b8 34
.b8 8
.b8 144
.b8 180
.b8 236
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 6246
.b8 0
.b8 0
.b8 42
.b32 6419
.b64 $L__tmp5556
.b64 $L__tmp6008
.b8 20
.b8 85
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 160,24
.b32 6597
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 168,24
.b32 6610
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 176,24
.b32 6623
.b8 32
.b8 7
.b8 144
.b8 177
.b8 232
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 6636
.b8 32
.b8 6
.b8 144
.b8 178
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 6651
.b8 32
.b8 6
.b8 144
.b8 178
.b8 230
.b8 201
.b8 171
.b8 2
.b8 2
.b32 6664
.b8 18
.b64 $L__tmp5556
.b64 $L__tmp6008
.b8 34
.b8 6
.b8 144
.b8 182
.b8 236
.b8 200
.b8 171
.b8 2
.b8 2
.b32 6687
.b8 42
.b32 6259
.b64 $L__tmp5556
.b64 $L__tmp5558
.b8 20
.b8 28
.b8 1
.b8 32
.b8 8
.b8 144
.b8 181
.b8 236
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 6383
.b8 18
.b64 $L__tmp5556
.b64 $L__tmp5558
.b8 34
.b8 7
.b8 144
.b8 178
.b8 238
.b8 204
.b8 145
.b8 215
.b8 4
.b8 2
.b32 6399
.b8 0
.b8 0
.b8 18
.b64 $L__tmp5562
.b64 $L__tmp5718
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 184,24
.b32 6701
.b8 42
.b32 6871
.b64 $L__tmp5562
.b64 $L__tmp5563
.b8 20
.b8 34
.b8 1
.b8 32
.b8 9
.b8 144
.b8 182
.b8 230
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7011
.b8 18
.b64 $L__tmp5562
.b64 $L__tmp5563
.b8 34
.b8 9
.b8 144
.b8 181
.b8 230
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7027
.b8 0
.b8 0
.b8 42
.b32 7041
.b64 $L__tmp5565
.b64 $L__tmp5717
.b8 20
.b8 35
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 232,22
.b32 7226
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 240,22
.b32 7238
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 248,22
.b32 7250
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 128,23
.b32 7262
.b8 32
.b8 6
.b8 144
.b8 179
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 7283
.b8 18
.b64 $L__tmp5565
.b64 $L__tmp5717
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 148,23
.b32 7296
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 152,23
.b32 7311
.b8 34
.b8 9
.b8 144
.b8 181
.b8 236
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7322
.b8 31
.b32 7341
.b64 $L__tmp5566
.b64 $L__tmp5579
.b8 20
.b8 241
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 224,21
.b32 7526
.b8 18
.b64 $L__tmp5566
.b64 $L__tmp5579
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 232,21
.b32 7538
.b8 18
.b64 $L__tmp5566
.b64 $L__tmp5578
.b8 36
.b32 .debug_loc+33537
.b32 7548
.b8 31
.b32 7562
.b64 $L__tmp5572
.b64 $L__tmp5574
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 182
.b8 242
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp5572
.b64 $L__tmp5574
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 208,21
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 181
.b8 242
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 7701
.b64 $L__tmp5583
.b64 $L__tmp5589
.b8 20
.b8 241
.b8 32
.b8 9
.b8 144
.b8 179
.b8 234
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7842
.b8 32
.b8 9
.b8 144
.b8 181
.b8 234
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7856
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 192,21
.b32 7867
.b8 32
.b8 8
.b8 144
.b8 181
.b8 226
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7882
.b8 18
.b64 $L__tmp5583
.b64 $L__tmp5589
.b8 34
.b8 8
.b8 144
.b8 183
.b8 226
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7898
.b8 34
.b8 8
.b8 144
.b8 185
.b8 226
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7915
.b8 34
.b8 8
.b8 144
.b8 176
.b8 228
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7930
.b8 34
.b8 8
.b8 144
.b8 183
.b8 228
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7950
.b8 34
.b8 8
.b8 144
.b8 184
.b8 228
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7962
.b8 0
.b8 0
.b8 31
.b32 7998
.b64 $L__tmp5592
.b64 $L__tmp5717
.b8 20
.b8 247
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 144,20
.b32 8150
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 152,20
.b32 8160
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 160,20
.b32 8170
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 168,20
.b32 8180
.b8 32
.b8 6
.b8 144
.b8 180
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 8194
.b8 31
.b32 8217
.b64 $L__tmp5593
.b64 $L__tmp5606
.b8 20
.b8 172
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 240,19
.b32 8361
.b8 18
.b64 $L__tmp5593
.b64 $L__tmp5606
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 128,20
.b32 8373
.b8 18
.b64 $L__tmp5593
.b64 $L__tmp5605
.b8 36
.b32 .debug_loc+33675
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp5599
.b64 $L__tmp5601
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 184
.b8 240
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp5599
.b64 $L__tmp5601
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 224,19
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 183
.b8 240
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp5608
.b64 $L__tmp5621
.b8 20
.b8 173
.b8 32
.b8 7
.b8 144
.b8 180
.b8 232
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp5608
.b64 $L__tmp5621
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 208,19
.b32 8373
.b8 18
.b64 $L__tmp5608
.b64 $L__tmp5620
.b8 36
.b32 .debug_loc+33813
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp5614
.b64 $L__tmp5616
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 177
.b8 240
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp5614
.b64 $L__tmp5616
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 192,19
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 176
.b8 240
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp5623
.b64 $L__tmp5636
.b8 20
.b8 174
.b8 32
.b8 7
.b8 144
.b8 182
.b8 232
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp5623
.b64 $L__tmp5636
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 176,19
.b32 8373
.b8 18
.b64 $L__tmp5623
.b64 $L__tmp5635
.b8 36
.b32 .debug_loc+33951
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp5629
.b64 $L__tmp5631
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 180
.b8 238
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp5629
.b64 $L__tmp5631
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 160,19
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 179
.b8 238
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp5637
.b64 $L__tmp5717
.b8 34
.b8 6
.b8 144
.b8 181
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 8205
.b8 31
.b32 8397
.b64 $L__tmp5640
.b64 $L__tmp5642
.b8 20
.b8 180
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 144,19
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 180
.b8 232
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp5644
.b64 $L__tmp5657
.b8 20
.b8 180
.b8 32
.b8 7
.b8 144
.b8 184
.b8 232
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp5644
.b64 $L__tmp5657
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 128,19
.b32 8373
.b8 18
.b64 $L__tmp5644
.b64 $L__tmp5656
.b8 36
.b32 .debug_loc+34089
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp5650
.b64 $L__tmp5652
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 183
.b8 236
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp5650
.b64 $L__tmp5652
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 240,18
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 182
.b8 236
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp5659
.b64 $L__tmp5661
.b8 20
.b8 180
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 232,18
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 177
.b8 236
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp5662
.b64 $L__tmp5664
.b8 20
.b8 180
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 216,18
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 224,18
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp5666
.b64 $L__tmp5668
.b8 20
.b8 181
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 208,18
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 176
.b8 242
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp5670
.b64 $L__tmp5683
.b8 20
.b8 181
.b8 32
.b8 7
.b8 144
.b8 176
.b8 234
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp5670
.b64 $L__tmp5683
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 192,18
.b32 8373
.b8 18
.b64 $L__tmp5670
.b64 $L__tmp5682
.b8 36
.b32 .debug_loc+34227
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp5676
.b64 $L__tmp5678
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 176
.b8 236
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp5676
.b64 $L__tmp5678
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 176,18
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 185
.b8 234
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp5685
.b64 $L__tmp5687
.b8 20
.b8 181
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 168,18
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 183
.b8 224
.b8 224
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp5688
.b64 $L__tmp5690
.b8 20
.b8 181
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 152,18
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 160,18
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp5692
.b64 $L__tmp5694
.b8 20
.b8 182
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 144,18
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 182
.b8 230
.b8 224
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp5696
.b64 $L__tmp5709
.b8 20
.b8 182
.b8 32
.b8 7
.b8 144
.b8 178
.b8 234
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp5696
.b64 $L__tmp5709
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 128,18
.b32 8373
.b8 18
.b64 $L__tmp5696
.b64 $L__tmp5708
.b8 36
.b32 .debug_loc+34365
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp5702
.b64 $L__tmp5704
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 179
.b8 234
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp5702
.b64 $L__tmp5704
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 240,17
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 178
.b8 234
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp5711
.b64 $L__tmp5713
.b8 20
.b8 182
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 224,17
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 179
.b8 234
.b8 224
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp5714
.b64 $L__tmp5716
.b8 20
.b8 182
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 208,17
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 216,17
.b32 8652
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp5720
.b64 $L__tmp5936
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 192,24
.b32 6725
.b8 42
.b32 8662
.b64 $L__tmp5720
.b64 $L__tmp5721
.b8 20
.b8 39
.b8 1
.b8 32
.b8 8
.b8 144
.b8 179
.b8 226
.b8 228
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 8796
.b8 18
.b64 $L__tmp5720
.b64 $L__tmp5721
.b8 34
.b8 8
.b8 144
.b8 178
.b8 226
.b8 228
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 8812
.b8 0
.b8 0
.b8 42
.b32 8826
.b64 $L__tmp5723
.b64 $L__tmp5935
.b8 20
.b8 40
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 184,15
.b32 9008
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 192,15
.b32 9020
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 200,15
.b32 9032
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 208,15
.b32 9044
.b8 32
.b8 6
.b8 144
.b8 182
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 9065
.b8 18
.b64 $L__tmp5723
.b64 $L__tmp5935
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 228,15
.b32 9078
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 232,15
.b32 9094
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 236,15
.b32 9106
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 192,37
.b32 9118
.b8 34
.b8 8
.b8 144
.b8 178
.b8 232
.b8 228
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 9131
.b8 42
.b32 9161
.b64 $L__tmp5724
.b64 $L__tmp5737
.b8 20
.b8 4
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 144,14
.b32 9340
.b8 18
.b64 $L__tmp5724
.b64 $L__tmp5737
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 152,14
.b32 9352
.b8 18
.b64 $L__tmp5724
.b64 $L__tmp5736
.b8 36
.b32 .debug_loc+34503
.b32 9362
.b8 31
.b32 7562
.b64 $L__tmp5730
.b64 $L__tmp5732
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 184
.b8 228
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp5730
.b64 $L__tmp5732
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 128,14
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 183
.b8 228
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 7701
.b64 $L__tmp5741
.b64 $L__tmp5747
.b8 20
.b8 4
.b8 1
.b8 32
.b8 8
.b8 144
.b8 176
.b8 230
.b8 228
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7842
.b8 32
.b8 8
.b8 144
.b8 178
.b8 230
.b8 228
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7856
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 240,13
.b32 7867
.b8 32
.b8 8
.b8 144
.b8 177
.b8 232
.b8 200
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7882
.b8 18
.b64 $L__tmp5741
.b64 $L__tmp5747
.b8 34
.b8 8
.b8 144
.b8 179
.b8 232
.b8 200
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7898
.b8 34
.b8 8
.b8 144
.b8 181
.b8 232
.b8 200
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7915
.b8 34
.b8 8
.b8 144
.b8 182
.b8 232
.b8 200
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7930
.b8 34
.b8 8
.b8 144
.b8 179
.b8 234
.b8 200
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7950
.b8 34
.b8 8
.b8 144
.b8 180
.b8 234
.b8 200
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7962
.b8 0
.b8 0
.b8 42
.b32 9376
.b64 $L__tmp5751
.b64 $L__tmp5918
.b8 20
.b8 11
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 160,12
.b32 9525
.b8 32
.b8 7
.b8 144
.b8 179
.b8 234
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 9537
.b8 32
.b8 7
.b8 144
.b8 180
.b8 234
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 9549
.b8 32
.b8 7
.b8 144
.b8 181
.b8 234
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 9561
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 168,12
.b32 9573
.b8 32
.b8 6
.b8 144
.b8 183
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 9584
.b8 31
.b32 8217
.b64 $L__tmp5752
.b64 $L__tmp5765
.b8 20
.b8 193
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 128,12
.b32 8361
.b8 18
.b64 $L__tmp5752
.b64 $L__tmp5765
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 144,12
.b32 8373
.b8 18
.b64 $L__tmp5752
.b64 $L__tmp5764
.b8 36
.b32 .debug_loc+34641
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp5758
.b64 $L__tmp5760
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 176
.b8 228
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp5758
.b64 $L__tmp5760
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 240,11
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 185
.b8 226
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp5767
.b64 $L__tmp5780
.b8 20
.b8 194
.b8 32
.b8 7
.b8 144
.b8 183
.b8 234
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp5767
.b64 $L__tmp5780
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 224,11
.b32 8373
.b8 18
.b64 $L__tmp5767
.b64 $L__tmp5779
.b8 36
.b32 .debug_loc+34779
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp5773
.b64 $L__tmp5775
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 179
.b8 226
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp5773
.b64 $L__tmp5775
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 208,11
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 178
.b8 226
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp5782
.b64 $L__tmp5795
.b8 20
.b8 195
.b8 32
.b8 7
.b8 144
.b8 184
.b8 234
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp5782
.b64 $L__tmp5795
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 192,11
.b32 8373
.b8 18
.b64 $L__tmp5782
.b64 $L__tmp5794
.b8 36
.b32 .debug_loc+34917
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp5788
.b64 $L__tmp5790
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 182
.b8 224
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp5788
.b64 $L__tmp5790
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 176,11
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 181
.b8 224
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp5797
.b64 $L__tmp5810
.b8 20
.b8 196
.b8 32
.b8 7
.b8 144
.b8 185
.b8 234
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp5797
.b64 $L__tmp5810
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 160,11
.b32 8373
.b8 18
.b64 $L__tmp5797
.b64 $L__tmp5809
.b8 36
.b32 .debug_loc+35055
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp5803
.b64 $L__tmp5805
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 185
.b8 242
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp5803
.b64 $L__tmp5805
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 144,11
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 184
.b8 242
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp5811
.b64 $L__tmp5918
.b8 34
.b8 6
.b8 144
.b8 184
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 9595
.b8 34
.b8 8
.b8 144
.b8 180
.b8 238
.b8 208
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9605
.b8 31
.b32 8397
.b64 $L__tmp5814
.b64 $L__tmp5816
.b8 20
.b8 202
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 128,11
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 180
.b8 238
.b8 200
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp5818
.b64 $L__tmp5831
.b8 20
.b8 202
.b8 32
.b8 7
.b8 144
.b8 177
.b8 236
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp5818
.b64 $L__tmp5831
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 240,10
.b32 8373
.b8 18
.b64 $L__tmp5818
.b64 $L__tmp5830
.b8 36
.b32 .debug_loc+35196
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp5824
.b64 $L__tmp5826
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 178
.b8 242
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp5824
.b64 $L__tmp5826
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 224,10
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 177
.b8 242
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp5833
.b64 $L__tmp5835
.b8 20
.b8 202
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 216,10
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 177
.b8 242
.b8 200
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp5836
.b64 $L__tmp5838
.b8 20
.b8 202
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 200,10
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 208,10
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp5840
.b64 $L__tmp5842
.b8 20
.b8 203
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 192,10
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 176
.b8 228
.b8 204
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp5844
.b64 $L__tmp5857
.b8 20
.b8 203
.b8 32
.b8 7
.b8 144
.b8 178
.b8 236
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp5844
.b64 $L__tmp5857
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 176,10
.b32 8373
.b8 18
.b64 $L__tmp5844
.b64 $L__tmp5856
.b8 36
.b32 .debug_loc+35337
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp5850
.b64 $L__tmp5852
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 181
.b8 240
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp5850
.b64 $L__tmp5852
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 160,10
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 180
.b8 240
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp5859
.b64 $L__tmp5861
.b8 20
.b8 203
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 152,10
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 183
.b8 230
.b8 204
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp5862
.b64 $L__tmp5864
.b8 20
.b8 203
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 136,10
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 144,10
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp5866
.b64 $L__tmp5868
.b8 20
.b8 204
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 128,10
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 182
.b8 236
.b8 204
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp5870
.b64 $L__tmp5883
.b8 20
.b8 204
.b8 32
.b8 7
.b8 144
.b8 179
.b8 236
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp5870
.b64 $L__tmp5883
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 240,9
.b32 8373
.b8 18
.b64 $L__tmp5870
.b64 $L__tmp5882
.b8 36
.b32 .debug_loc+35478
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp5876
.b64 $L__tmp5878
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 184
.b8 238
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp5876
.b64 $L__tmp5878
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 224,9
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 183
.b8 238
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp5885
.b64 $L__tmp5887
.b8 20
.b8 204
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 216,9
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 179
.b8 240
.b8 204
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp5888
.b64 $L__tmp5890
.b8 20
.b8 204
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 200,9
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 208,9
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp5892
.b64 $L__tmp5894
.b8 20
.b8 205
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 192,9
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 178
.b8 226
.b8 208
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp5896
.b64 $L__tmp5909
.b8 20
.b8 205
.b8 32
.b8 7
.b8 144
.b8 180
.b8 236
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp5896
.b64 $L__tmp5909
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 176,9
.b32 8373
.b8 18
.b64 $L__tmp5896
.b64 $L__tmp5908
.b8 36
.b32 .debug_loc+35619
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp5902
.b64 $L__tmp5904
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 177
.b8 238
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp5902
.b64 $L__tmp5904
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 160,9
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 176
.b8 238
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp5911
.b64 $L__tmp5913
.b8 20
.b8 205
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 144,9
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 185
.b8 228
.b8 208
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp5914
.b64 $L__tmp5916
.b8 20
.b8 205
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 128,9
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 136,9
.b32 8652
.b8 0
.b8 0
.b8 0
.b8 42
.b32 9625
.b64 $L__tmp5919
.b64 $L__tmp5935
.b8 20
.b8 17
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 192,8
.b32 9769
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 200,8
.b32 9779
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 208,8
.b32 9789
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 216,8
.b32 9799
.b8 18
.b64 $L__tmp5919
.b64 $L__tmp5935
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 224,8
.b32 9811
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 240,8
.b32 9820
.b8 34
.b8 8
.b8 144
.b8 184
.b8 226
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9830
.b8 34
.b8 8
.b8 144
.b8 180
.b8 230
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9845
.b8 34
.b8 8
.b8 144
.b8 183
.b8 230
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9856
.b8 34
.b8 8
.b8 144
.b8 176
.b8 232
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9867
.b8 34
.b8 8
.b8 144
.b8 179
.b8 232
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9878
.b8 34
.b8 8
.b8 144
.b8 182
.b8 232
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9889
.b8 34
.b8 8
.b8 144
.b8 185
.b8 232
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9899
.b8 34
.b8 8
.b8 144
.b8 178
.b8 234
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9909
.b8 34
.b8 8
.b8 144
.b8 181
.b8 234
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9919
.b8 34
.b8 8
.b8 144
.b8 184
.b8 234
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9929
.b8 34
.b8 8
.b8 144
.b8 177
.b8 236
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9939
.b8 31
.b32 8397
.b64 $L__tmp5922
.b64 $L__tmp5924
.b8 20
.b8 88
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 184,8
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 185
.b8 226
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 9961
.b64 $L__tmp5938
.b64 $L__tmp5941
.b8 20
.b8 44
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 160,8
.b32 10081
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 168,8
.b32 10091
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 176,8
.b32 10101
.b8 18
.b64 $L__tmp5938
.b64 $L__tmp5941
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 216,29
.b32 10112
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 252,29
.b32 10124
.b8 34
.b8 8
.b8 144
.b8 176
.b8 226
.b8 228
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 10133
.b8 34
.b8 8
.b8 144
.b8 177
.b8 226
.b8 228
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 10145
.b8 0
.b8 0
.b8 18
.b64 $L__tmp5943
.b64 $L__tmp6007
.b8 36
.b32 .debug_loc+35898
.b32 6749
.b8 42
.b32 10193
.b64 $L__tmp5946
.b64 $L__tmp5947
.b8 20
.b8 52
.b8 1
.b8 32
.b8 8
.b8 144
.b8 181
.b8 240
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10325
.b8 18
.b64 $L__tmp5946
.b64 $L__tmp5947
.b8 36
.b32 .debug_loc+35760
.b32 10341
.b8 0
.b8 0
.b8 42
.b32 10355
.b64 $L__tmp5950
.b64 $L__tmp5951
.b8 20
.b8 53
.b8 1
.b8 32
.b8 8
.b8 144
.b8 179
.b8 240
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10501
.b8 18
.b64 $L__tmp5950
.b64 $L__tmp5951
.b8 36
.b32 .debug_loc+35829
.b32 10517
.b8 0
.b8 0
.b8 18
.b64 $L__tmp5957
.b64 $L__tmp5961
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 200,24
.b32 6768
.b8 42
.b32 10531
.b64 $L__tmp5957
.b64 $L__tmp5958
.b8 20
.b8 57
.b8 1
.b8 32
.b8 8
.b8 144
.b8 184
.b8 238
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10659
.b8 18
.b64 $L__tmp5957
.b64 $L__tmp5958
.b8 34
.b8 8
.b8 144
.b8 183
.b8 238
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10675
.b8 0
.b8 0
.b8 0
.b8 42
.b32 8217
.b64 $L__tmp5963
.b64 $L__tmp5976
.b8 20
.b8 61
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 128,8
.b32 8361
.b8 18
.b64 $L__tmp5963
.b64 $L__tmp5976
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 144,8
.b32 8373
.b8 18
.b64 $L__tmp5963
.b64 $L__tmp5975
.b8 36
.b32 .debug_loc+36043
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp5969
.b64 $L__tmp5971
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 181
.b8 224
.b8 228
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp5969
.b64 $L__tmp5971
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 240,7
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 180
.b8 224
.b8 228
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 8217
.b64 $L__tmp5978
.b64 $L__tmp5991
.b8 20
.b8 62
.b8 1
.b8 32
.b8 7
.b8 144
.b8 181
.b8 238
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp5978
.b64 $L__tmp5991
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 224,7
.b32 8373
.b8 18
.b64 $L__tmp5978
.b64 $L__tmp5990
.b8 36
.b32 .debug_loc+36184
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp5984
.b64 $L__tmp5986
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 184
.b8 242
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp5984
.b64 $L__tmp5986
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 208,7
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 183
.b8 242
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 8217
.b64 $L__tmp5993
.b64 $L__tmp6006
.b8 20
.b8 63
.b8 1
.b8 32
.b8 7
.b8 144
.b8 183
.b8 238
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp5993
.b64 $L__tmp6006
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 192,7
.b32 8373
.b8 18
.b64 $L__tmp5993
.b64 $L__tmp6005
.b8 36
.b32 .debug_loc+36325
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp5999
.b64 $L__tmp6001
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 177
.b8 242
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp5999
.b64 $L__tmp6001
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 176,7
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 176
.b8 242
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp6010
.b64 $L__tmp6017
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 160,25
.b32 5950
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 176,25
.b32 5963
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 192,25
.b32 5976
.b8 42
.b32 10689
.b64 $L__tmp6011
.b64 $L__tmp6012
.b8 20
.b8 97
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 224,6
.b32 10821
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 240,6
.b32 10832
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 128,7
.b32 10842
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 144,7
.b32 10852
.b8 18
.b64 $L__tmp6011
.b64 $L__tmp6012
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 160,7
.b32 10863
.b8 0
.b8 0
.b8 42
.b32 10689
.b64 $L__tmp6013
.b64 $L__tmp6014
.b8 20
.b8 98
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 144,6
.b32 10821
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 160,6
.b32 10832
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 176,6
.b32 10842
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 192,6
.b32 10852
.b8 18
.b64 $L__tmp6013
.b64 $L__tmp6014
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 208,6
.b32 10863
.b8 0
.b8 0
.b8 42
.b32 10689
.b64 $L__tmp6015
.b64 $L__tmp6016
.b8 20
.b8 99
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 192,5
.b32 10821
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 208,5
.b32 10832
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 224,5
.b32 10842
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 240,5
.b32 10852
.b8 18
.b64 $L__tmp6015
.b64 $L__tmp6016
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 128,6
.b32 10863
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 11617
.b64 $L__tmp6021
.b64 $L__tmp6022
.b8 17
.b8 65
.b8 3
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 144,5
.b32 11754
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 152,5
.b32 11765
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 160,5
.b32 11776
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 168,5
.b32 11787
.b8 18
.b64 $L__tmp6021
.b64 $L__tmp6022
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 176,5
.b32 11798
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 11085
.b64 $L__tmp6024
.b64 $L__tmp6030
.b8 10
.b8 29
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 240,4
.b32 11143
.b8 42
.b32 11154
.b64 $L__tmp6028
.b64 $L__tmp6029
.b8 3
.b8 4
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 232,4
.b32 11214
.b8 32
.b8 8
.b8 144
.b8 181
.b8 230
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11224
.b8 32
.b8 8
.b8 144
.b8 182
.b8 230
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11234
.b8 32
.b8 8
.b8 144
.b8 183
.b8 230
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11244
.b8 0
.b8 0
.b8 31
.b32 11815
.b64 $L__tmp6031
.b64 $L__tmp6033
.b8 10
.b8 31
.b8 18
.b64 $L__tmp6031
.b64 $L__tmp6033
.b8 34
.b8 8
.b8 144
.b8 176
.b8 230
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11908
.b8 0
.b8 0
.b8 31
.b32 11921
.b64 $L__tmp6035
.b64 $L__tmp6037
.b8 10
.b8 32
.b8 18
.b64 $L__tmp6035
.b64 $L__tmp6037
.b8 34
.b8 8
.b8 144
.b8 177
.b8 230
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 12014
.b8 0
.b8 0
.b8 31
.b32 12027
.b64 $L__tmp6039
.b64 $L__tmp6047
.b8 10
.b8 33
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 224,4
.b32 12068
.b8 32
.b8 6
.b8 144
.b8 181
.b8 230
.b8 152
.b8 171
.b8 2
.b8 2
.b32 12078
.b8 18
.b64 $L__tmp6039
.b64 $L__tmp6047
.b8 36
.b32 .debug_loc+36466
.b32 12088
.b8 0
.b8 0
.b8 31
.b32 12099
.b64 $L__tmp6048
.b64 $L__tmp6061
.b8 10
.b8 33
.b8 32
.b8 7
.b8 144
.b8 185
.b8 238
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12152
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 200,4
.b32 12161
.b8 18
.b64 $L__tmp6048
.b64 $L__tmp6061
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 208,4
.b32 12171
.b8 18
.b64 $L__tmp6048
.b64 $L__tmp6060
.b8 36
.b32 .debug_loc+36611
.b32 12186
.b8 31
.b32 12208
.b64 $L__tmp6055
.b64 $L__tmp6056
.b8 3
.b8 100
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 184,4
.b32 12254
.b8 32
.b8 7
.b8 144
.b8 181
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12264
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 12279
.b64 $L__tmp6062
.b64 $L__tmp6071
.b8 10
.b8 33
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 168,4
.b32 12329
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 176,4
.b32 12339
.b8 18
.b64 $L__tmp6062
.b64 $L__tmp6070
.b8 36
.b32 .debug_loc+36756
.b32 12349
.b8 0
.b8 0
.b8 31
.b32 6009
.b64 $L__tmp6072
.b64 $L__tmp6074
.b8 10
.b8 35
.b8 18
.b64 $L__tmp6072
.b64 $L__tmp6074
.b8 34
.b8 8
.b8 144
.b8 176
.b8 234
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 6102
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 12365
.b64 $L__tmp6077
.b64 $L__tmp6203
.b8 12
.b8 19
.b8 32
.b8 7
.b8 144
.b8 177
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12438
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 192,3
.b32 12448
.b8 31
.b32 12484
.b64 $L__tmp6079
.b64 $L__tmp6127
.b8 9
.b8 168
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 152,3
.b32 12568
.b8 32
.b8 7
.b8 144
.b8 178
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12578
.b8 18
.b64 $L__tmp6079
.b64 $L__tmp6127
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 176,3
.b32 12588
.b8 31
.b32 12625
.b64 $L__tmp6082
.b64 $L__tmp6083
.b8 9
.b8 145
.b8 32
.b8 7
.b8 144
.b8 179
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12672
.b8 32
.b8 7
.b8 144
.b8 180
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12682
.b8 0
.b8 18
.b64 $L__tmp6084
.b64 $L__tmp6115
.b8 36
.b32 .debug_loc+36901
.b32 12603
.b8 31
.b32 12711
.b64 $L__tmp6089
.b64 $L__tmp6090
.b8 9
.b8 147
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 144,3
.b32 12758
.b8 32
.b8 7
.b8 144
.b8 183
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12768
.b8 0
.b8 31
.b32 12625
.b64 $L__tmp6093
.b64 $L__tmp6095
.b8 9
.b8 147
.b8 32
.b8 7
.b8 144
.b8 185
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12672
.b8 32
.b8 8
.b8 144
.b8 176
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 12682
.b8 0
.b8 31
.b32 12802
.b64 $L__tmp6096
.b64 $L__tmp6111
.b8 9
.b8 147
.b8 32
.b8 8
.b8 144
.b8 177
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 12881
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 232,2
.b32 12890
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 240,2
.b32 12899
.b8 18
.b64 $L__tmp6096
.b64 $L__tmp6111
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 128,3
.b32 12909
.b8 18
.b64 $L__tmp6096
.b64 $L__tmp6110
.b8 36
.b32 .debug_loc+37047
.b32 12924
.b8 31
.b32 12946
.b64 $L__tmp6102
.b64 $L__tmp6103
.b8 3
.b8 231
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 216,2
.b32 12993
.b8 32
.b8 8
.b8 144
.b8 180
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 13003
.b8 0
.b8 31
.b32 12946
.b64 $L__tmp6105
.b64 $L__tmp6106
.b8 3
.b8 231
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 208,2
.b32 12993
.b8 32
.b8 8
.b8 144
.b8 181
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 13003
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 13037
.b64 $L__tmp6116
.b64 $L__tmp6117
.b8 9
.b8 148
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 200,2
.b32 13093
.b8 0
.b8 31
.b32 13123
.b64 $L__tmp6118
.b64 $L__tmp6119
.b8 9
.b8 148
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 192,2
.b32 13179
.b8 0
.b8 31
.b32 13190
.b64 $L__tmp6120
.b64 $L__tmp6121
.b8 9
.b8 148
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 184,2
.b32 13246
.b8 0
.b8 31
.b32 11154
.b64 $L__tmp6125
.b64 $L__tmp6126
.b8 9
.b8 148
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 176,2
.b32 11214
.b8 32
.b8 8
.b8 144
.b8 183
.b8 236
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11224
.b8 32
.b8 8
.b8 144
.b8 184
.b8 236
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11234
.b8 32
.b8 8
.b8 144
.b8 185
.b8 236
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11244
.b8 0
.b8 0
.b8 0
.b8 31
.b32 13257
.b64 $L__tmp6129
.b64 $L__tmp6198
.b8 9
.b8 168
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 248,1
.b32 13343
.b8 32
.b8 8
.b8 144
.b8 184
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 13353
.b8 18
.b64 $L__tmp6129
.b64 $L__tmp6198
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 160,2
.b32 13363
.b8 31
.b32 12625
.b64 $L__tmp6132
.b64 $L__tmp6133
.b8 9
.b8 160
.b8 32
.b8 8
.b8 144
.b8 185
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 12672
.b8 32
.b8 8
.b8 144
.b8 176
.b8 226
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 12682
.b8 0
.b8 31
.b32 13390
.b64 $L__tmp6134
.b64 $L__tmp6135
.b8 9
.b8 161
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 240,1
.b32 13448
.b8 0
.b8 31
.b32 13459
.b64 $L__tmp6137
.b64 $L__tmp6145
.b8 9
.b8 161
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 144,1
.b32 13500
.b8 32
.b8 6
.b8 144
.b8 177
.b8 232
.b8 152
.b8 171
.b8 2
.b8 2
.b32 13510
.b8 18
.b64 $L__tmp6137
.b64 $L__tmp6145
.b8 36
.b32 .debug_loc+37195
.b32 13520
.b8 0
.b8 0
.b8 31
.b32 13531
.b64 $L__tmp6146
.b64 $L__tmp6155
.b8 9
.b8 161
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 128,1
.b32 13581
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 136,1
.b32 13591
.b8 18
.b64 $L__tmp6146
.b64 $L__tmp6154
.b8 36
.b32 .debug_loc+37343
.b32 13601
.b8 0
.b8 0
.b8 18
.b64 $L__tmp6155
.b64 $L__tmp6186
.b8 36
.b32 .debug_loc+37491
.b32 13378
.b8 31
.b32 12711
.b64 $L__tmp6160
.b64 $L__tmp6161
.b8 9
.b8 163
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot24
.b8 35
.b8 112
.b32 12758
.b8 32
.b8 8
.b8 144
.b8 185
.b8 226
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 12768
.b8 0
.b8 31
.b32 12625
.b64 $L__tmp6164
.b64 $L__tmp6166
.b8 9
.b8 163
.b8 32
.b8 8
.b8 144
.b8 177
.b8 228
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 12672
.b8 32
.b8 8
.b8 144
.b8 178
.b8 228
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 12682
.b8 0
.b8 31
.b32 12802
.b64 $L__tmp6167
.b64 $L__tmp6182
.b8 9
.b8 163
.b8 32
.b8 8
.b8 144
.b8 179
.b8 228
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 12881
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 176,1
.b32 12890
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 184,1
.b32 12899
.b8 18
.b64 $L__tmp6167
.b64 $L__tmp6182
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 192,1
.b32 12909
.b8 18
.b64 $L__tmp6167
.b64 $L__tmp6181
.b8 36
.b32 .debug_loc+37639
.b32 12924
.b8 31
.b32 12946
.b64 $L__tmp6173
.b64 $L__tmp6174
.b8 3
.b8 231
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 160,1
.b32 12993
.b8 32
.b8 8
.b8 144
.b8 182
.b8 228
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 13003
.b8 0
.b8 31
.b32 12946
.b64 $L__tmp6176
.b64 $L__tmp6177
.b8 3
.b8 231
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 152,1
.b32 12993
.b8 32
.b8 8
.b8 144
.b8 183
.b8 228
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 13003
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 13037
.b64 $L__tmp6187
.b64 $L__tmp6188
.b8 9
.b8 164
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 208,1
.b32 13093
.b8 0
.b8 31
.b32 13123
.b64 $L__tmp6189
.b64 $L__tmp6190
.b8 9
.b8 164
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 216,1
.b32 13179
.b8 0
.b8 31
.b32 13190
.b64 $L__tmp6191
.b64 $L__tmp6192
.b8 9
.b8 164
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 224,1
.b32 13246
.b8 0
.b8 31
.b32 11154
.b64 $L__tmp6196
.b64 $L__tmp6197
.b8 9
.b8 164
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot24
.b8 35
.b8 232,1
.b32 11214
.b8 32
.b8 8
.b8 144
.b8 176
.b8 240
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11224
.b8 32
.b8 8
.b8 144
.b8 177
.b8 240
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11234
.b8 32
.b8 8
.b8 144
.b8 178
.b8 240
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11244
.b8 0
.b8 0
.b8 0
.b8 31
.b32 13617
.b64 $L__tmp6201
.b64 $L__tmp6202
.b8 9
.b8 168
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot24
.b8 35
.b8 88
.b32 13674
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot24
.b8 35
.b8 96
.b32 13684
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot24
.b8 35
.b8 104
.b32 13693
.b8 32
.b8 8
.b8 144
.b8 185
.b8 240
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 13702
.b8 32
.b8 8
.b8 144
.b8 176
.b8 242
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 13714
.b8 0
.b8 0
.b8 31
.b32 13861
.b64 $L__tmp6204
.b64 $L__tmp6205
.b8 12
.b8 21
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot24
.b8 35
.b8 80
.b32 13917
.b8 0
.b8 31
.b32 13861
.b64 $L__tmp6207
.b64 $L__tmp6208
.b8 12
.b8 21
.b8 32
.b8 8
.b8 144
.b8 179
.b8 230
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 13917
.b8 0
.b8 31
.b32 56477
.b64 $L__tmp6210
.b64 $L__tmp6229
.b8 12
.b8 22
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot24
.b8 35
.b8 64
.b32 56517
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot24
.b8 35
.b8 72
.b32 56527
.b8 31
.b32 56551
.b64 $L__tmp6213
.b64 $L__tmp6228
.b8 10
.b8 22
.b8 32
.b8 8
.b8 144
.b8 182
.b8 230
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 56630
.b8 32
.b8 8
.b8 144
.b8 180
.b8 230
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 56639
.b8 32
.b8 8
.b8 144
.b8 181
.b8 230
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 56648
.b8 18
.b64 $L__tmp6213
.b64 $L__tmp6228
.b8 41
.b8 6
.b8 11
.b8 3
.b64 __local_depot24
.b8 35
.b8 48
.b32 56658
.b8 18
.b64 $L__tmp6213
.b64 $L__tmp6227
.b8 36
.b32 .debug_loc+37787
.b32 56673
.b8 31
.b32 12711
.b64 $L__tmp6219
.b64 $L__tmp6220
.b8 3
.b8 231
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot24
.b8 35
.b8 24
.b32 12758
.b8 32
.b8 8
.b8 144
.b8 185
.b8 230
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 12768
.b8 0
.b8 31
.b32 12711
.b64 $L__tmp6222
.b64 $L__tmp6223
.b8 3
.b8 231
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot24
.b8 35
.b8 16
.b32 12758
.b8 32
.b8 8
.b8 144
.b8 176
.b8 232
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 12768
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 13727
.b64 $L__tmp6230
.b64 $L__tmp6231
.b8 12
.b8 24
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot24
.b8 35
.b8 8
.b32 13783
.b8 0
.b8 31
.b32 13794
.b64 $L__tmp6232
.b64 $L__tmp6233
.b8 12
.b8 24
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot24
.b8 35
.b8 0
.b32 13850
.b8 0
.b8 31
.b32 14170
.b64 $L__tmp6236
.b64 $L__tmp6237
.b8 12
.b8 25
.b8 32
.b8 8
.b8 144
.b8 182
.b8 226
.b8 204
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 14279
.b8 32
.b8 7
.b8 144
.b8 184
.b8 232
.b8 216
.b8 145
.b8 215
.b8 4
.b8 2
.b32 14292
.b8 18
.b64 $L__tmp6236
.b64 $L__tmp6237
.b8 34
.b8 7
.b8 144
.b8 183
.b8 232
.b8 216
.b8 145
.b8 215
.b8 4
.b8 2
.b32 14309
.b8 0
.b8 0
.b8 0
.b8 0
.b8 30
.b64 $L__func_begin25
.b64 $L__func_end25
.b8 1
.b8 156
.b8 95,90,83,116,51,97,98,115,102
.b8 0
.b8 97,98,115
.b8 0
.b8 22
.b8 75
.b32 374
.b8 1
.b8 17
.b8 5
.b8 144
.b8 177
.b8 204
.b8 149
.b8 1
.b8 2
.b8 95,95,120
.b8 0
.b8 22
.b8 75
.b32 374
.b8 0
.b8 30
.b64 $L__func_begin26
.b64 $L__func_end26
.b8 1
.b8 156
.b8 95,95,99,108,111,115,101,115,116,104,105,116,95,95,114,101,99,116,97,110,103,108,101
.b8 0
.b8 95,95,100,101,118,105,99,101,95,115,116,117,98,95,95,90,50,51,95,95,99,108,111,115,101,115,116,104,105,116,95,95,114,101,99,116,97,110,103,108
.b8 101,118
.b8 0
.b8 12
.b8 28
.b32 1735
.b8 1
.b8 18
.b64 $L__tmp6242
.b64 $L__tmp7467
.b8 19
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 144,49
.b8 114,97,121,95
.b8 0
.b8 12
.b8 33
.b32 15228
.b8 19
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 192,49
.b8 114,97,121
.b8 0
.b8 12
.b8 36
.b32 15228
.b8 19
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 240,49
.b8 108,111,99,97,108
.b8 0
.b8 12
.b8 39
.b32 1917
.b8 19
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 128,50
.b8 112,114,105,109,95,117,118
.b8 0
.b8 12
.b8 40
.b32 1665
.b8 40
.b8 6
.b8 144
.b8 177
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b8 115,98,116,95,100,97,116,97
.b8 0
.b8 12
.b8 29
.b32 166517
.b8 40
.b8 6
.b8 144
.b8 178
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b8 114,101,99,116
.b8 0
.b8 12
.b8 30
.b32 166549
.b8 40
.b8 6
.b8 144
.b8 183
.b8 232
.b8 152
.b8 171
.b8 2
.b8 2
.b8 116
.b8 0
.b8 12
.b8 38
.b32 374
.b8 31
.b32 4954
.b64 $L__tmp6242
.b64 $L__tmp6244
.b8 12
.b8 29
.b8 18
.b64 $L__tmp6242
.b64 $L__tmp6244
.b8 34
.b8 8
.b8 144
.b8 185
.b8 230
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 5061
.b8 0
.b8 0
.b8 31
.b32 5134
.b64 $L__tmp6246
.b64 $L__tmp7304
.b8 12
.b8 33
.b8 18
.b64 $L__tmp6246
.b64 $L__tmp7304
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 224,48
.b32 5171
.b8 34
.b8 8
.b8 144
.b8 180
.b8 232
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 5182
.b8 31
.b32 5075
.b64 $L__tmp6246
.b64 $L__tmp6247
.b8 10
.b8 27
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 160,48
.b32 5109
.b8 0
.b8 31
.b32 5196
.b64 $L__tmp6248
.b64 $L__tmp6252
.b8 10
.b8 28
.b8 18
.b64 $L__tmp6248
.b64 $L__tmp6252
.b8 34
.b8 6
.b8 144
.b8 181
.b8 234
.b8 152
.b8 171
.b8 2
.b8 2
.b32 5303
.b8 34
.b8 6
.b8 144
.b8 182
.b8 234
.b8 152
.b8 171
.b8 2
.b8 2
.b32 5314
.b8 34
.b8 6
.b8 144
.b8 183
.b8 234
.b8 152
.b8 171
.b8 2
.b8 2
.b32 5325
.b8 0
.b8 0
.b8 31
.b32 5464
.b64 $L__tmp6253
.b64 $L__tmp6746
.b8 10
.b8 28
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 224,47
.b32 5614
.b8 18
.b64 $L__tmp6253
.b64 $L__tmp6746
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 240,47
.b32 5629
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 128,48
.b32 5640
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 144,48
.b32 5651
.b8 42
.b32 5338
.b64 $L__tmp6253
.b64 $L__tmp6255
.b8 17
.b8 50
.b8 3
.b8 18
.b64 $L__tmp6253
.b64 $L__tmp6255
.b8 34
.b8 7
.b8 144
.b8 181
.b8 228
.b8 196
.b8 145
.b8 215
.b8 4
.b8 2
.b32 5451
.b8 0
.b8 0
.b8 42
.b32 5664
.b64 $L__tmp6258
.b64 $L__tmp6743
.b8 17
.b8 54
.b8 3
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 224,46
.b32 5823
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 232,46
.b32 5834
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 240,46
.b32 5845
.b8 18
.b64 $L__tmp6258
.b64 $L__tmp6743
.b8 34
.b8 5
.b8 144
.b8 177
.b8 228
.b8 149
.b8 1
.b8 2
.b32 5857
.b8 34
.b8 5
.b8 144
.b8 180
.b8 204
.b8 149
.b8 1
.b8 2
.b32 5870
.b8 42
.b32 5338
.b64 $L__tmp6258
.b64 $L__tmp6260
.b8 20
.b8 76
.b8 1
.b8 18
.b64 $L__tmp6258
.b64 $L__tmp6260
.b8 34
.b8 7
.b8 144
.b8 183
.b8 228
.b8 196
.b8 145
.b8 215
.b8 4
.b8 2
.b32 5451
.b8 0
.b8 0
.b8 42
.b32 6009
.b64 $L__tmp6262
.b64 $L__tmp6264
.b8 20
.b8 77
.b8 1
.b8 18
.b64 $L__tmp6262
.b64 $L__tmp6264
.b8 34
.b8 6
.b8 144
.b8 177
.b8 236
.b8 152
.b8 171
.b8 2
.b8 2
.b32 6102
.b8 0
.b8 0
.b8 18
.b64 $L__tmp6266
.b64 $L__tmp6743
.b8 36
.b32 .debug_loc+37935
.b32 5884
.b8 18
.b64 $L__tmp6271
.b64 $L__tmp6740
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 128,47
.b32 5895
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 144,47
.b32 5908
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 160,47
.b32 5921
.b8 34
.b8 8
.b8 144
.b8 177
.b8 240
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 5934
.b8 42
.b32 6115
.b64 $L__tmp6271
.b64 $L__tmp6273
.b8 20
.b8 82
.b8 1
.b8 32
.b8 7
.b8 144
.b8 176
.b8 230
.b8 196
.b8 145
.b8 215
.b8 4
.b8 2
.b32 6231
.b8 18
.b64 $L__tmp6271
.b64 $L__tmp6273
.b8 34
.b8 8
.b8 144
.b8 184
.b8 238
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 6246
.b8 0
.b8 0
.b8 42
.b32 6419
.b64 $L__tmp6279
.b64 $L__tmp6731
.b8 20
.b8 85
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 176,46
.b32 6597
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 184,46
.b32 6610
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 192,46
.b32 6623
.b8 32
.b8 6
.b8 144
.b8 180
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 6636
.b8 32
.b8 5
.b8 144
.b8 181
.b8 204
.b8 149
.b8 1
.b8 2
.b32 6651
.b8 32
.b8 6
.b8 144
.b8 177
.b8 230
.b8 201
.b8 171
.b8 2
.b8 2
.b32 6664
.b8 18
.b64 $L__tmp6279
.b64 $L__tmp6731
.b8 34
.b8 5
.b8 144
.b8 180
.b8 228
.b8 149
.b8 1
.b8 2
.b32 6687
.b8 42
.b32 6259
.b64 $L__tmp6279
.b64 $L__tmp6281
.b8 20
.b8 28
.b8 1
.b8 32
.b8 8
.b8 144
.b8 185
.b8 238
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 6383
.b8 18
.b64 $L__tmp6279
.b64 $L__tmp6281
.b8 34
.b8 7
.b8 144
.b8 177
.b8 230
.b8 196
.b8 145
.b8 215
.b8 4
.b8 2
.b32 6399
.b8 0
.b8 0
.b8 18
.b64 $L__tmp6285
.b64 $L__tmp6441
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 200,46
.b32 6701
.b8 42
.b32 6871
.b64 $L__tmp6285
.b64 $L__tmp6286
.b8 20
.b8 34
.b8 1
.b8 32
.b8 8
.b8 144
.b8 176
.b8 234
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7011
.b8 18
.b64 $L__tmp6285
.b64 $L__tmp6286
.b8 34
.b8 8
.b8 144
.b8 185
.b8 232
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7027
.b8 0
.b8 0
.b8 42
.b32 7041
.b64 $L__tmp6288
.b64 $L__tmp6440
.b8 20
.b8 35
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 248,44
.b32 7226
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 128,45
.b32 7238
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 136,45
.b32 7250
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 144,45
.b32 7262
.b8 32
.b8 5
.b8 144
.b8 182
.b8 204
.b8 149
.b8 1
.b8 2
.b32 7283
.b8 18
.b64 $L__tmp6288
.b64 $L__tmp6440
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 164,45
.b32 7296
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 168,45
.b32 7311
.b8 34
.b8 8
.b8 144
.b8 185
.b8 238
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7322
.b8 31
.b32 7341
.b64 $L__tmp6289
.b64 $L__tmp6302
.b8 20
.b8 241
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 240,43
.b32 7526
.b8 18
.b64 $L__tmp6289
.b64 $L__tmp6302
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 248,43
.b32 7538
.b8 18
.b64 $L__tmp6289
.b64 $L__tmp6301
.b8 36
.b32 .debug_loc+38071
.b32 7548
.b8 31
.b32 7562
.b64 $L__tmp6295
.b64 $L__tmp6297
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 176
.b8 226
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp6295
.b64 $L__tmp6297
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 224,43
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 185
.b8 224
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 7701
.b64 $L__tmp6306
.b64 $L__tmp6312
.b8 20
.b8 241
.b8 32
.b8 8
.b8 144
.b8 183
.b8 236
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7842
.b8 32
.b8 8
.b8 144
.b8 185
.b8 236
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7856
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 208,43
.b32 7867
.b8 32
.b8 7
.b8 144
.b8 182
.b8 228
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7882
.b8 18
.b64 $L__tmp6306
.b64 $L__tmp6312
.b8 34
.b8 7
.b8 144
.b8 184
.b8 228
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7898
.b8 34
.b8 7
.b8 144
.b8 176
.b8 230
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7915
.b8 34
.b8 7
.b8 144
.b8 177
.b8 230
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7930
.b8 34
.b8 7
.b8 144
.b8 184
.b8 230
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7950
.b8 34
.b8 7
.b8 144
.b8 185
.b8 230
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7962
.b8 0
.b8 0
.b8 31
.b32 7998
.b64 $L__tmp6315
.b64 $L__tmp6440
.b8 20
.b8 247
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 160,42
.b32 8150
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 168,42
.b32 8160
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 176,42
.b32 8170
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 184,42
.b32 8180
.b8 32
.b8 5
.b8 144
.b8 183
.b8 204
.b8 149
.b8 1
.b8 2
.b32 8194
.b8 31
.b32 8217
.b64 $L__tmp6316
.b64 $L__tmp6329
.b8 20
.b8 172
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 128,42
.b32 8361
.b8 18
.b64 $L__tmp6316
.b64 $L__tmp6329
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 144,42
.b32 8373
.b8 18
.b64 $L__tmp6316
.b64 $L__tmp6328
.b8 36
.b32 .debug_loc+38206
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp6322
.b64 $L__tmp6324
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 178
.b8 224
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp6322
.b64 $L__tmp6324
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 240,41
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 177
.b8 224
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp6331
.b64 $L__tmp6344
.b8 20
.b8 173
.b8 32
.b8 6
.b8 144
.b8 183
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp6331
.b64 $L__tmp6344
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 224,41
.b32 8373
.b8 18
.b64 $L__tmp6331
.b64 $L__tmp6343
.b8 36
.b32 .debug_loc+38342
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp6337
.b64 $L__tmp6339
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 181
.b8 242
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp6337
.b64 $L__tmp6339
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 208,41
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 180
.b8 242
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp6346
.b64 $L__tmp6359
.b8 20
.b8 174
.b8 32
.b8 6
.b8 144
.b8 185
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp6346
.b64 $L__tmp6359
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 192,41
.b32 8373
.b8 18
.b64 $L__tmp6346
.b64 $L__tmp6358
.b8 36
.b32 .debug_loc+38480
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp6352
.b64 $L__tmp6354
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 184
.b8 240
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp6352
.b64 $L__tmp6354
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 176,41
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 183
.b8 240
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp6360
.b64 $L__tmp6440
.b8 34
.b8 5
.b8 144
.b8 184
.b8 204
.b8 149
.b8 1
.b8 2
.b32 8205
.b8 31
.b32 8397
.b64 $L__tmp6363
.b64 $L__tmp6365
.b8 20
.b8 180
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 160,41
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 181
.b8 234
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp6367
.b64 $L__tmp6380
.b8 20
.b8 180
.b8 32
.b8 7
.b8 144
.b8 177
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp6367
.b64 $L__tmp6380
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 144,41
.b32 8373
.b8 18
.b64 $L__tmp6367
.b64 $L__tmp6379
.b8 36
.b32 .debug_loc+38618
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp6373
.b64 $L__tmp6375
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 177
.b8 240
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp6373
.b64 $L__tmp6375
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 128,41
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 176
.b8 240
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp6382
.b64 $L__tmp6384
.b8 20
.b8 180
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 248,40
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 178
.b8 238
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp6385
.b64 $L__tmp6387
.b8 20
.b8 180
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 232,40
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 240,40
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp6389
.b64 $L__tmp6391
.b8 20
.b8 181
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 224,40
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 177
.b8 224
.b8 220
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp6393
.b64 $L__tmp6406
.b8 20
.b8 181
.b8 32
.b8 7
.b8 144
.b8 179
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp6393
.b64 $L__tmp6406
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 208,40
.b32 8373
.b8 18
.b64 $L__tmp6393
.b64 $L__tmp6405
.b8 36
.b32 .debug_loc+38756
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp6399
.b64 $L__tmp6401
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 180
.b8 238
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp6399
.b64 $L__tmp6401
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 192,40
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 179
.b8 238
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp6408
.b64 $L__tmp6410
.b8 20
.b8 181
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 184,40
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 184
.b8 226
.b8 220
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp6411
.b64 $L__tmp6413
.b8 20
.b8 181
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 168,40
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 176,40
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp6415
.b64 $L__tmp6417
.b8 20
.b8 182
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 160,40
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 183
.b8 232
.b8 220
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp6419
.b64 $L__tmp6432
.b8 20
.b8 182
.b8 32
.b8 7
.b8 144
.b8 181
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp6419
.b64 $L__tmp6432
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 144,40
.b32 8373
.b8 18
.b64 $L__tmp6419
.b64 $L__tmp6431
.b8 36
.b32 .debug_loc+38894
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp6425
.b64 $L__tmp6427
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 183
.b8 236
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp6425
.b64 $L__tmp6427
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 128,40
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 182
.b8 236
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp6434
.b64 $L__tmp6436
.b8 20
.b8 182
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 240,39
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 180
.b8 236
.b8 220
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp6437
.b64 $L__tmp6439
.b8 20
.b8 182
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 224,39
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 232,39
.b32 8652
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp6443
.b64 $L__tmp6659
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 208,46
.b32 6725
.b8 42
.b32 8662
.b64 $L__tmp6443
.b64 $L__tmp6444
.b8 20
.b8 39
.b8 1
.b8 32
.b8 8
.b8 144
.b8 183
.b8 228
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 8796
.b8 18
.b64 $L__tmp6443
.b64 $L__tmp6444
.b8 34
.b8 8
.b8 144
.b8 182
.b8 228
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 8812
.b8 0
.b8 0
.b8 42
.b32 8826
.b64 $L__tmp6446
.b64 $L__tmp6658
.b8 20
.b8 40
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 136,37
.b32 9008
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 144,37
.b32 9020
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 152,37
.b32 9032
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 160,37
.b32 9044
.b8 32
.b8 5
.b8 144
.b8 185
.b8 204
.b8 149
.b8 1
.b8 2
.b32 9065
.b8 18
.b64 $L__tmp6446
.b64 $L__tmp6658
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 180,37
.b32 9078
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 184,37
.b32 9094
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 192,37
.b32 9118
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 128,38
.b32 9106
.b8 34
.b8 8
.b8 144
.b8 182
.b8 234
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 9131
.b8 42
.b32 9161
.b64 $L__tmp6447
.b64 $L__tmp6460
.b8 20
.b8 4
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 224,35
.b32 9340
.b8 18
.b64 $L__tmp6447
.b64 $L__tmp6460
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 232,35
.b32 9352
.b8 18
.b64 $L__tmp6447
.b64 $L__tmp6459
.b8 36
.b32 .debug_loc+39032
.b32 9362
.b8 31
.b32 7562
.b64 $L__tmp6453
.b64 $L__tmp6455
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 178
.b8 232
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp6453
.b64 $L__tmp6455
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 208,35
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 177
.b8 232
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 7701
.b64 $L__tmp6464
.b64 $L__tmp6470
.b8 20
.b8 4
.b8 1
.b8 32
.b8 8
.b8 144
.b8 180
.b8 232
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7842
.b8 32
.b8 8
.b8 144
.b8 182
.b8 232
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7856
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 192,35
.b32 7867
.b8 32
.b8 7
.b8 144
.b8 178
.b8 234
.b8 196
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7882
.b8 18
.b64 $L__tmp6464
.b64 $L__tmp6470
.b8 34
.b8 7
.b8 144
.b8 180
.b8 234
.b8 196
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7898
.b8 34
.b8 7
.b8 144
.b8 182
.b8 234
.b8 196
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7915
.b8 34
.b8 7
.b8 144
.b8 183
.b8 234
.b8 196
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7930
.b8 34
.b8 7
.b8 144
.b8 180
.b8 236
.b8 196
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7950
.b8 34
.b8 7
.b8 144
.b8 181
.b8 236
.b8 196
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7962
.b8 0
.b8 0
.b8 42
.b32 9376
.b64 $L__tmp6474
.b64 $L__tmp6641
.b8 20
.b8 11
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 240,33
.b32 9525
.b8 32
.b8 7
.b8 144
.b8 182
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 9537
.b8 32
.b8 7
.b8 144
.b8 183
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 9549
.b8 32
.b8 7
.b8 144
.b8 184
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 9561
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 248,33
.b32 9573
.b8 32
.b8 6
.b8 144
.b8 176
.b8 226
.b8 152
.b8 171
.b8 2
.b8 2
.b32 9584
.b8 31
.b32 8217
.b64 $L__tmp6475
.b64 $L__tmp6488
.b8 20
.b8 193
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 208,33
.b32 8361
.b8 18
.b64 $L__tmp6475
.b64 $L__tmp6488
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 224,33
.b32 8373
.b8 18
.b64 $L__tmp6475
.b64 $L__tmp6487
.b8 36
.b32 .debug_loc+39170
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp6481
.b64 $L__tmp6483
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 180
.b8 230
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp6481
.b64 $L__tmp6483
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 192,33
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 179
.b8 230
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp6490
.b64 $L__tmp6503
.b8 20
.b8 194
.b8 32
.b8 7
.b8 144
.b8 176
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp6490
.b64 $L__tmp6503
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 176,33
.b32 8373
.b8 18
.b64 $L__tmp6490
.b64 $L__tmp6502
.b8 36
.b32 .debug_loc+39308
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp6496
.b64 $L__tmp6498
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 183
.b8 228
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp6496
.b64 $L__tmp6498
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 160,33
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 182
.b8 228
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp6505
.b64 $L__tmp6518
.b8 20
.b8 195
.b8 32
.b8 7
.b8 144
.b8 177
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp6505
.b64 $L__tmp6518
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 144,33
.b32 8373
.b8 18
.b64 $L__tmp6505
.b64 $L__tmp6517
.b8 36
.b32 .debug_loc+39446
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp6511
.b64 $L__tmp6513
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 176
.b8 228
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp6511
.b64 $L__tmp6513
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 128,33
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 185
.b8 226
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp6520
.b64 $L__tmp6533
.b8 20
.b8 196
.b8 32
.b8 7
.b8 144
.b8 178
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp6520
.b64 $L__tmp6533
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 240,32
.b32 8373
.b8 18
.b64 $L__tmp6520
.b64 $L__tmp6532
.b8 36
.b32 .debug_loc+39584
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp6526
.b64 $L__tmp6528
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 179
.b8 226
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp6526
.b64 $L__tmp6528
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 224,32
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 178
.b8 226
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp6534
.b64 $L__tmp6641
.b8 34
.b8 6
.b8 144
.b8 177
.b8 226
.b8 152
.b8 171
.b8 2
.b8 2
.b32 9595
.b8 34
.b8 7
.b8 144
.b8 181
.b8 240
.b8 204
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9605
.b8 31
.b32 8397
.b64 $L__tmp6537
.b64 $L__tmp6539
.b8 20
.b8 202
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 208,32
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 181
.b8 240
.b8 196
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp6541
.b64 $L__tmp6554
.b8 20
.b8 202
.b8 32
.b8 7
.b8 144
.b8 180
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp6541
.b64 $L__tmp6554
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 192,32
.b32 8373
.b8 18
.b64 $L__tmp6541
.b64 $L__tmp6553
.b8 36
.b32 .debug_loc+39722
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp6547
.b64 $L__tmp6549
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 182
.b8 224
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp6547
.b64 $L__tmp6549
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 176,32
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 181
.b8 224
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp6556
.b64 $L__tmp6558
.b8 20
.b8 202
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 168,32
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 178
.b8 224
.b8 200
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp6559
.b64 $L__tmp6561
.b8 20
.b8 202
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 152,32
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 160,32
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp6563
.b64 $L__tmp6565
.b8 20
.b8 203
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 144,32
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 177
.b8 230
.b8 200
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp6567
.b64 $L__tmp6580
.b8 20
.b8 203
.b8 32
.b8 7
.b8 144
.b8 181
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp6567
.b64 $L__tmp6580
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 128,32
.b32 8373
.b8 18
.b64 $L__tmp6567
.b64 $L__tmp6579
.b8 36
.b32 .debug_loc+39860
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp6573
.b64 $L__tmp6575
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 185
.b8 242
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp6573
.b64 $L__tmp6575
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 240,31
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 184
.b8 242
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp6582
.b64 $L__tmp6584
.b8 20
.b8 203
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 232,31
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 184
.b8 232
.b8 200
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp6585
.b64 $L__tmp6587
.b8 20
.b8 203
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 216,31
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 224,31
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp6589
.b64 $L__tmp6591
.b8 20
.b8 204
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 208,31
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 183
.b8 238
.b8 200
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp6593
.b64 $L__tmp6606
.b8 20
.b8 204
.b8 32
.b8 7
.b8 144
.b8 182
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp6593
.b64 $L__tmp6606
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 192,31
.b32 8373
.b8 18
.b64 $L__tmp6593
.b64 $L__tmp6605
.b8 36
.b32 .debug_loc+39998
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp6599
.b64 $L__tmp6601
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 178
.b8 242
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp6599
.b64 $L__tmp6601
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 176,31
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 177
.b8 242
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp6608
.b64 $L__tmp6610
.b8 20
.b8 204
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 168,31
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 180
.b8 242
.b8 200
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp6611
.b64 $L__tmp6613
.b8 20
.b8 204
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 152,31
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 160,31
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp6615
.b64 $L__tmp6617
.b8 20
.b8 205
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 144,31
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 179
.b8 228
.b8 204
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp6619
.b64 $L__tmp6632
.b8 20
.b8 205
.b8 32
.b8 7
.b8 144
.b8 183
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp6619
.b64 $L__tmp6632
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 128,31
.b32 8373
.b8 18
.b64 $L__tmp6619
.b64 $L__tmp6631
.b8 36
.b32 .debug_loc+40136
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp6625
.b64 $L__tmp6627
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 181
.b8 240
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp6625
.b64 $L__tmp6627
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 240,30
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 180
.b8 240
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp6634
.b64 $L__tmp6636
.b8 20
.b8 205
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 224,30
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 176
.b8 232
.b8 204
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp6637
.b64 $L__tmp6639
.b8 20
.b8 205
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 208,30
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 216,30
.b32 8652
.b8 0
.b8 0
.b8 0
.b8 42
.b32 9625
.b64 $L__tmp6642
.b64 $L__tmp6658
.b8 20
.b8 17
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 144,30
.b32 9769
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 152,30
.b32 9779
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 160,30
.b32 9789
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 168,30
.b32 9799
.b8 18
.b64 $L__tmp6642
.b64 $L__tmp6658
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 176,30
.b32 9811
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 192,30
.b32 9820
.b8 34
.b8 7
.b8 144
.b8 185
.b8 228
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9830
.b8 34
.b8 7
.b8 144
.b8 181
.b8 232
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9845
.b8 34
.b8 7
.b8 144
.b8 184
.b8 232
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9856
.b8 34
.b8 7
.b8 144
.b8 177
.b8 234
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9867
.b8 34
.b8 7
.b8 144
.b8 180
.b8 234
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9878
.b8 34
.b8 7
.b8 144
.b8 183
.b8 234
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9889
.b8 34
.b8 7
.b8 144
.b8 176
.b8 236
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9899
.b8 34
.b8 7
.b8 144
.b8 179
.b8 236
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9909
.b8 34
.b8 7
.b8 144
.b8 182
.b8 236
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9919
.b8 34
.b8 7
.b8 144
.b8 185
.b8 236
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9929
.b8 34
.b8 7
.b8 144
.b8 178
.b8 238
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9939
.b8 31
.b32 8397
.b64 $L__tmp6645
.b64 $L__tmp6647
.b8 20
.b8 88
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 136,30
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 176
.b8 230
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 9961
.b64 $L__tmp6661
.b64 $L__tmp6664
.b8 20
.b8 44
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 192,29
.b32 10081
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 200,29
.b32 10091
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 208,29
.b32 10101
.b8 18
.b64 $L__tmp6661
.b64 $L__tmp6664
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 216,29
.b32 10112
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 252,29
.b32 10124
.b8 34
.b8 7
.b8 144
.b8 177
.b8 228
.b8 224
.b8 177
.b8 214
.b8 4
.b8 2
.b32 10133
.b8 34
.b8 7
.b8 144
.b8 178
.b8 228
.b8 224
.b8 177
.b8 214
.b8 4
.b8 2
.b32 10145
.b8 0
.b8 0
.b8 18
.b64 $L__tmp6666
.b64 $L__tmp6730
.b8 36
.b32 .debug_loc+40412
.b32 6749
.b8 42
.b32 10193
.b64 $L__tmp6669
.b64 $L__tmp6670
.b8 20
.b8 52
.b8 1
.b8 32
.b8 8
.b8 144
.b8 185
.b8 242
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10325
.b8 18
.b64 $L__tmp6669
.b64 $L__tmp6670
.b8 36
.b32 .debug_loc+40274
.b32 10341
.b8 0
.b8 0
.b8 42
.b32 10355
.b64 $L__tmp6673
.b64 $L__tmp6674
.b8 20
.b8 53
.b8 1
.b8 32
.b8 8
.b8 144
.b8 183
.b8 242
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10501
.b8 18
.b64 $L__tmp6673
.b64 $L__tmp6674
.b8 36
.b32 .debug_loc+40343
.b32 10517
.b8 0
.b8 0
.b8 18
.b64 $L__tmp6680
.b64 $L__tmp6684
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 216,46
.b32 6768
.b8 42
.b32 10531
.b64 $L__tmp6680
.b64 $L__tmp6681
.b8 20
.b8 57
.b8 1
.b8 32
.b8 8
.b8 144
.b8 178
.b8 242
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10659
.b8 18
.b64 $L__tmp6680
.b64 $L__tmp6681
.b8 34
.b8 8
.b8 144
.b8 177
.b8 242
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10675
.b8 0
.b8 0
.b8 0
.b8 42
.b32 8217
.b64 $L__tmp6686
.b64 $L__tmp6699
.b8 20
.b8 61
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 160,29
.b32 8361
.b8 18
.b64 $L__tmp6686
.b64 $L__tmp6699
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 176,29
.b32 8373
.b8 18
.b64 $L__tmp6686
.b64 $L__tmp6698
.b8 36
.b32 .debug_loc+40557
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp6692
.b64 $L__tmp6694
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 185
.b8 226
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp6692
.b64 $L__tmp6694
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 144,29
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 184
.b8 226
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 8217
.b64 $L__tmp6701
.b64 $L__tmp6714
.b8 20
.b8 62
.b8 1
.b8 32
.b8 7
.b8 144
.b8 184
.b8 230
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp6701
.b64 $L__tmp6714
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 128,29
.b32 8373
.b8 18
.b64 $L__tmp6701
.b64 $L__tmp6713
.b8 36
.b32 .debug_loc+40695
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp6707
.b64 $L__tmp6709
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 178
.b8 226
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp6707
.b64 $L__tmp6709
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 240,28
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 177
.b8 226
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 8217
.b64 $L__tmp6716
.b64 $L__tmp6729
.b8 20
.b8 63
.b8 1
.b8 32
.b8 7
.b8 144
.b8 176
.b8 232
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp6716
.b64 $L__tmp6729
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 224,28
.b32 8373
.b8 18
.b64 $L__tmp6716
.b64 $L__tmp6728
.b8 36
.b32 .debug_loc+40833
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp6722
.b64 $L__tmp6724
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 181
.b8 224
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp6722
.b64 $L__tmp6724
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 208,28
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 180
.b8 224
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp6733
.b64 $L__tmp6740
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 176,47
.b32 5950
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 192,47
.b32 5963
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 208,47
.b32 5976
.b8 42
.b32 10689
.b64 $L__tmp6734
.b64 $L__tmp6735
.b8 20
.b8 97
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 128,28
.b32 10821
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 144,28
.b32 10832
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 160,28
.b32 10842
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 176,28
.b32 10852
.b8 18
.b64 $L__tmp6734
.b64 $L__tmp6735
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 192,28
.b32 10863
.b8 0
.b8 0
.b8 42
.b32 10689
.b64 $L__tmp6736
.b64 $L__tmp6737
.b8 20
.b8 98
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 176,27
.b32 10821
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 192,27
.b32 10832
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 208,27
.b32 10842
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 224,27
.b32 10852
.b8 18
.b64 $L__tmp6736
.b64 $L__tmp6737
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 240,27
.b32 10863
.b8 0
.b8 0
.b8 42
.b32 10689
.b64 $L__tmp6738
.b64 $L__tmp6739
.b8 20
.b8 99
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 224,26
.b32 10821
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 240,26
.b32 10832
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 128,27
.b32 10842
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 144,27
.b32 10852
.b8 18
.b64 $L__tmp6738
.b64 $L__tmp6739
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 160,27
.b32 10863
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 10879
.b64 $L__tmp6744
.b64 $L__tmp6745
.b8 17
.b8 55
.b8 3
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 176,26
.b32 11014
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 184,26
.b32 11025
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 192,26
.b32 11036
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 200,26
.b32 11047
.b8 18
.b64 $L__tmp6744
.b64 $L__tmp6745
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 208,26
.b32 11058
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 11085
.b64 $L__tmp6747
.b64 $L__tmp6753
.b8 10
.b8 28
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 152,26
.b32 11143
.b8 42
.b32 11154
.b64 $L__tmp6751
.b64 $L__tmp6752
.b8 3
.b8 4
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 144,26
.b32 11214
.b8 32
.b8 8
.b8 144
.b8 183
.b8 232
.b8 196
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11224
.b8 32
.b8 8
.b8 144
.b8 184
.b8 232
.b8 196
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11234
.b8 32
.b8 8
.b8 144
.b8 185
.b8 232
.b8 196
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11244
.b8 0
.b8 0
.b8 31
.b32 11269
.b64 $L__tmp6754
.b64 $L__tmp6758
.b8 10
.b8 29
.b8 18
.b64 $L__tmp6754
.b64 $L__tmp6758
.b8 34
.b8 8
.b8 144
.b8 177
.b8 232
.b8 196
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11382
.b8 34
.b8 8
.b8 144
.b8 178
.b8 232
.b8 196
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11393
.b8 34
.b8 8
.b8 144
.b8 179
.b8 232
.b8 196
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11404
.b8 0
.b8 0
.b8 31
.b32 11417
.b64 $L__tmp6759
.b64 $L__tmp7252
.b8 10
.b8 29
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 208,25
.b32 11569
.b8 18
.b64 $L__tmp6759
.b64 $L__tmp7252
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 224,25
.b32 11582
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 240,25
.b32 11593
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 128,26
.b32 11604
.b8 42
.b32 5338
.b64 $L__tmp6759
.b64 $L__tmp6761
.b8 17
.b8 60
.b8 3
.b8 18
.b64 $L__tmp6759
.b64 $L__tmp6761
.b8 34
.b8 7
.b8 144
.b8 182
.b8 236
.b8 204
.b8 145
.b8 215
.b8 4
.b8 2
.b32 5451
.b8 0
.b8 0
.b8 42
.b32 5664
.b64 $L__tmp6764
.b64 $L__tmp7249
.b8 17
.b8 64
.b8 3
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 208,24
.b32 5823
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 216,24
.b32 5834
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 224,24
.b32 5845
.b8 18
.b64 $L__tmp6764
.b64 $L__tmp7249
.b8 34
.b8 6
.b8 144
.b8 179
.b8 236
.b8 200
.b8 171
.b8 2
.b8 2
.b32 5857
.b8 34
.b8 6
.b8 144
.b8 177
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 5870
.b8 42
.b32 5338
.b64 $L__tmp6764
.b64 $L__tmp6766
.b8 20
.b8 76
.b8 1
.b8 18
.b64 $L__tmp6764
.b64 $L__tmp6766
.b8 34
.b8 7
.b8 144
.b8 184
.b8 236
.b8 204
.b8 145
.b8 215
.b8 4
.b8 2
.b32 5451
.b8 0
.b8 0
.b8 42
.b32 6009
.b64 $L__tmp6768
.b64 $L__tmp6770
.b8 20
.b8 77
.b8 1
.b8 18
.b64 $L__tmp6768
.b64 $L__tmp6770
.b8 34
.b8 8
.b8 144
.b8 183
.b8 234
.b8 196
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 6102
.b8 0
.b8 0
.b8 18
.b64 $L__tmp6772
.b64 $L__tmp7249
.b8 36
.b32 .debug_loc+40971
.b32 5884
.b8 18
.b64 $L__tmp6777
.b64 $L__tmp7246
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 240,24
.b32 5895
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 128,25
.b32 5908
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 144,25
.b32 5921
.b8 34
.b8 8
.b8 144
.b8 179
.b8 236
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 5934
.b8 42
.b32 6115
.b64 $L__tmp6777
.b64 $L__tmp6779
.b8 20
.b8 82
.b8 1
.b8 32
.b8 7
.b8 144
.b8 177
.b8 238
.b8 204
.b8 145
.b8 215
.b8 4
.b8 2
.b32 6231
.b8 18
.b64 $L__tmp6777
.b64 $L__tmp6779
.b8 34
.b8 8
.b8 144
.b8 176
.b8 236
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 6246
.b8 0
.b8 0
.b8 42
.b32 6419
.b64 $L__tmp6785
.b64 $L__tmp7237
.b8 20
.b8 85
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 160,24
.b32 6597
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 168,24
.b32 6610
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 176,24
.b32 6623
.b8 32
.b8 7
.b8 144
.b8 178
.b8 232
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 6636
.b8 32
.b8 6
.b8 144
.b8 178
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 6651
.b8 32
.b8 6
.b8 144
.b8 178
.b8 230
.b8 201
.b8 171
.b8 2
.b8 2
.b32 6664
.b8 18
.b64 $L__tmp6785
.b64 $L__tmp7237
.b8 34
.b8 6
.b8 144
.b8 182
.b8 236
.b8 200
.b8 171
.b8 2
.b8 2
.b32 6687
.b8 42
.b32 6259
.b64 $L__tmp6785
.b64 $L__tmp6787
.b8 20
.b8 28
.b8 1
.b8 32
.b8 8
.b8 144
.b8 177
.b8 236
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 6383
.b8 18
.b64 $L__tmp6785
.b64 $L__tmp6787
.b8 34
.b8 7
.b8 144
.b8 178
.b8 238
.b8 204
.b8 145
.b8 215
.b8 4
.b8 2
.b32 6399
.b8 0
.b8 0
.b8 18
.b64 $L__tmp6791
.b64 $L__tmp6947
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 184,24
.b32 6701
.b8 42
.b32 6871
.b64 $L__tmp6791
.b64 $L__tmp6792
.b8 20
.b8 34
.b8 1
.b8 32
.b8 9
.b8 144
.b8 178
.b8 230
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7011
.b8 18
.b64 $L__tmp6791
.b64 $L__tmp6792
.b8 34
.b8 9
.b8 144
.b8 177
.b8 230
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7027
.b8 0
.b8 0
.b8 42
.b32 7041
.b64 $L__tmp6794
.b64 $L__tmp6946
.b8 20
.b8 35
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 232,22
.b32 7226
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 240,22
.b32 7238
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 248,22
.b32 7250
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 128,23
.b32 7262
.b8 32
.b8 6
.b8 144
.b8 179
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 7283
.b8 18
.b64 $L__tmp6794
.b64 $L__tmp6946
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 148,23
.b32 7296
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 152,23
.b32 7311
.b8 34
.b8 9
.b8 144
.b8 177
.b8 236
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7322
.b8 31
.b32 7341
.b64 $L__tmp6795
.b64 $L__tmp6808
.b8 20
.b8 241
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 224,21
.b32 7526
.b8 18
.b64 $L__tmp6795
.b64 $L__tmp6808
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 232,21
.b32 7538
.b8 18
.b64 $L__tmp6795
.b64 $L__tmp6807
.b8 36
.b32 .debug_loc+41110
.b32 7548
.b8 31
.b32 7562
.b64 $L__tmp6801
.b64 $L__tmp6803
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 178
.b8 242
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp6801
.b64 $L__tmp6803
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 208,21
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 177
.b8 242
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 7701
.b64 $L__tmp6812
.b64 $L__tmp6818
.b8 20
.b8 241
.b8 32
.b8 9
.b8 144
.b8 185
.b8 232
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7842
.b8 32
.b8 9
.b8 144
.b8 177
.b8 234
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7856
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 192,21
.b32 7867
.b8 32
.b8 8
.b8 144
.b8 182
.b8 226
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7882
.b8 18
.b64 $L__tmp6812
.b64 $L__tmp6818
.b8 34
.b8 8
.b8 144
.b8 184
.b8 226
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7898
.b8 34
.b8 8
.b8 144
.b8 176
.b8 228
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7915
.b8 34
.b8 8
.b8 144
.b8 177
.b8 228
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7930
.b8 34
.b8 8
.b8 144
.b8 184
.b8 228
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7950
.b8 34
.b8 8
.b8 144
.b8 185
.b8 228
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7962
.b8 0
.b8 0
.b8 31
.b32 7998
.b64 $L__tmp6821
.b64 $L__tmp6946
.b8 20
.b8 247
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 144,20
.b32 8150
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 152,20
.b32 8160
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 160,20
.b32 8170
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 168,20
.b32 8180
.b8 32
.b8 6
.b8 144
.b8 180
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 8194
.b8 31
.b32 8217
.b64 $L__tmp6822
.b64 $L__tmp6835
.b8 20
.b8 172
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 240,19
.b32 8361
.b8 18
.b64 $L__tmp6822
.b64 $L__tmp6835
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 128,20
.b32 8373
.b8 18
.b64 $L__tmp6822
.b64 $L__tmp6834
.b8 36
.b32 .debug_loc+41248
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp6828
.b64 $L__tmp6830
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 180
.b8 240
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp6828
.b64 $L__tmp6830
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 224,19
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 179
.b8 240
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp6837
.b64 $L__tmp6850
.b8 20
.b8 173
.b8 32
.b8 7
.b8 144
.b8 181
.b8 232
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp6837
.b64 $L__tmp6850
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 208,19
.b32 8373
.b8 18
.b64 $L__tmp6837
.b64 $L__tmp6849
.b8 36
.b32 .debug_loc+41386
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp6843
.b64 $L__tmp6845
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 183
.b8 238
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp6843
.b64 $L__tmp6845
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 192,19
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 182
.b8 238
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp6852
.b64 $L__tmp6865
.b8 20
.b8 174
.b8 32
.b8 7
.b8 144
.b8 183
.b8 232
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp6852
.b64 $L__tmp6865
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 176,19
.b32 8373
.b8 18
.b64 $L__tmp6852
.b64 $L__tmp6864
.b8 36
.b32 .debug_loc+41524
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp6858
.b64 $L__tmp6860
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 176
.b8 238
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp6858
.b64 $L__tmp6860
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 160,19
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 185
.b8 236
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp6866
.b64 $L__tmp6946
.b8 34
.b8 6
.b8 144
.b8 181
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 8205
.b8 31
.b32 8397
.b64 $L__tmp6869
.b64 $L__tmp6871
.b8 20
.b8 180
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 144,19
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 181
.b8 232
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp6873
.b64 $L__tmp6886
.b8 20
.b8 180
.b8 32
.b8 7
.b8 144
.b8 185
.b8 232
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp6873
.b64 $L__tmp6886
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 128,19
.b32 8373
.b8 18
.b64 $L__tmp6873
.b64 $L__tmp6885
.b8 36
.b32 .debug_loc+41662
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp6879
.b64 $L__tmp6881
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 179
.b8 236
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp6879
.b64 $L__tmp6881
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 240,18
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 178
.b8 236
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp6888
.b64 $L__tmp6890
.b8 20
.b8 180
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 232,18
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 178
.b8 236
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp6891
.b64 $L__tmp6893
.b8 20
.b8 180
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 216,18
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 224,18
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp6895
.b64 $L__tmp6897
.b8 20
.b8 181
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 208,18
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 177
.b8 242
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp6899
.b64 $L__tmp6912
.b8 20
.b8 181
.b8 32
.b8 7
.b8 144
.b8 177
.b8 234
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp6899
.b64 $L__tmp6912
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 192,18
.b32 8373
.b8 18
.b64 $L__tmp6899
.b64 $L__tmp6911
.b8 36
.b32 .debug_loc+41800
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp6905
.b64 $L__tmp6907
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 182
.b8 234
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp6905
.b64 $L__tmp6907
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 176,18
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 181
.b8 234
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp6914
.b64 $L__tmp6916
.b8 20
.b8 181
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 168,18
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 184
.b8 224
.b8 224
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp6917
.b64 $L__tmp6919
.b8 20
.b8 181
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 152,18
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 160,18
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp6921
.b64 $L__tmp6923
.b8 20
.b8 182
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 144,18
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 183
.b8 230
.b8 224
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp6925
.b64 $L__tmp6938
.b8 20
.b8 182
.b8 32
.b8 7
.b8 144
.b8 179
.b8 234
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp6925
.b64 $L__tmp6938
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 128,18
.b32 8373
.b8 18
.b64 $L__tmp6925
.b64 $L__tmp6937
.b8 36
.b32 .debug_loc+41938
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp6931
.b64 $L__tmp6933
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 185
.b8 232
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp6931
.b64 $L__tmp6933
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 240,17
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 184
.b8 232
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp6940
.b64 $L__tmp6942
.b8 20
.b8 182
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 224,17
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 180
.b8 234
.b8 224
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp6943
.b64 $L__tmp6945
.b8 20
.b8 182
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 208,17
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 216,17
.b32 8652
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp6949
.b64 $L__tmp7165
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 192,24
.b32 6725
.b8 42
.b32 8662
.b64 $L__tmp6949
.b64 $L__tmp6950
.b8 20
.b8 39
.b8 1
.b8 32
.b8 8
.b8 144
.b8 185
.b8 224
.b8 228
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 8796
.b8 18
.b64 $L__tmp6949
.b64 $L__tmp6950
.b8 34
.b8 8
.b8 144
.b8 184
.b8 224
.b8 228
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 8812
.b8 0
.b8 0
.b8 42
.b32 8826
.b64 $L__tmp6952
.b64 $L__tmp7164
.b8 20
.b8 40
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 184,15
.b32 9008
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 192,15
.b32 9020
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 200,15
.b32 9032
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 208,15
.b32 9044
.b8 32
.b8 6
.b8 144
.b8 182
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 9065
.b8 18
.b64 $L__tmp6952
.b64 $L__tmp7164
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 228,15
.b32 9078
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 232,15
.b32 9094
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 236,15
.b32 9106
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 192,37
.b32 9118
.b8 34
.b8 8
.b8 144
.b8 184
.b8 230
.b8 228
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 9131
.b8 42
.b32 9161
.b64 $L__tmp6953
.b64 $L__tmp6966
.b8 20
.b8 4
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 144,14
.b32 9340
.b8 18
.b64 $L__tmp6953
.b64 $L__tmp6966
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 152,14
.b32 9352
.b8 18
.b64 $L__tmp6953
.b64 $L__tmp6965
.b8 36
.b32 .debug_loc+42076
.b32 9362
.b8 31
.b32 7562
.b64 $L__tmp6959
.b64 $L__tmp6961
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 180
.b8 228
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp6959
.b64 $L__tmp6961
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 128,14
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 179
.b8 228
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 7701
.b64 $L__tmp6970
.b64 $L__tmp6976
.b8 20
.b8 4
.b8 1
.b8 32
.b8 8
.b8 144
.b8 182
.b8 228
.b8 228
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7842
.b8 32
.b8 8
.b8 144
.b8 184
.b8 228
.b8 228
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7856
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 240,13
.b32 7867
.b8 32
.b8 8
.b8 144
.b8 178
.b8 232
.b8 200
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7882
.b8 18
.b64 $L__tmp6970
.b64 $L__tmp6976
.b8 34
.b8 8
.b8 144
.b8 180
.b8 232
.b8 200
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7898
.b8 34
.b8 8
.b8 144
.b8 182
.b8 232
.b8 200
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7915
.b8 34
.b8 8
.b8 144
.b8 183
.b8 232
.b8 200
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7930
.b8 34
.b8 8
.b8 144
.b8 180
.b8 234
.b8 200
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7950
.b8 34
.b8 8
.b8 144
.b8 181
.b8 234
.b8 200
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7962
.b8 0
.b8 0
.b8 42
.b32 9376
.b64 $L__tmp6980
.b64 $L__tmp7147
.b8 20
.b8 11
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 160,12
.b32 9525
.b8 32
.b8 7
.b8 144
.b8 180
.b8 234
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 9537
.b8 32
.b8 7
.b8 144
.b8 181
.b8 234
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 9549
.b8 32
.b8 7
.b8 144
.b8 182
.b8 234
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 9561
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 168,12
.b32 9573
.b8 32
.b8 6
.b8 144
.b8 183
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 9584
.b8 31
.b32 8217
.b64 $L__tmp6981
.b64 $L__tmp6994
.b8 20
.b8 193
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 128,12
.b32 8361
.b8 18
.b64 $L__tmp6981
.b64 $L__tmp6994
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 144,12
.b32 8373
.b8 18
.b64 $L__tmp6981
.b64 $L__tmp6993
.b8 36
.b32 .debug_loc+42214
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp6987
.b64 $L__tmp6989
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 182
.b8 226
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp6987
.b64 $L__tmp6989
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 240,11
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 181
.b8 226
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp6996
.b64 $L__tmp7009
.b8 20
.b8 194
.b8 32
.b8 7
.b8 144
.b8 184
.b8 234
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp6996
.b64 $L__tmp7009
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 224,11
.b32 8373
.b8 18
.b64 $L__tmp6996
.b64 $L__tmp7008
.b8 36
.b32 .debug_loc+42352
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp7002
.b64 $L__tmp7004
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 185
.b8 224
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp7002
.b64 $L__tmp7004
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 208,11
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 184
.b8 224
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp7011
.b64 $L__tmp7024
.b8 20
.b8 195
.b8 32
.b8 7
.b8 144
.b8 185
.b8 234
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp7011
.b64 $L__tmp7024
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 192,11
.b32 8373
.b8 18
.b64 $L__tmp7011
.b64 $L__tmp7023
.b8 36
.b32 .debug_loc+42490
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp7017
.b64 $L__tmp7019
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 178
.b8 224
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp7017
.b64 $L__tmp7019
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 176,11
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 177
.b8 224
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp7026
.b64 $L__tmp7039
.b8 20
.b8 196
.b8 32
.b8 7
.b8 144
.b8 176
.b8 236
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp7026
.b64 $L__tmp7039
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 160,11
.b32 8373
.b8 18
.b64 $L__tmp7026
.b64 $L__tmp7038
.b8 36
.b32 .debug_loc+42628
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp7032
.b64 $L__tmp7034
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 181
.b8 242
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp7032
.b64 $L__tmp7034
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 144,11
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 180
.b8 242
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp7040
.b64 $L__tmp7147
.b8 34
.b8 6
.b8 144
.b8 184
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 9595
.b8 34
.b8 8
.b8 144
.b8 181
.b8 238
.b8 208
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9605
.b8 31
.b32 8397
.b64 $L__tmp7043
.b64 $L__tmp7045
.b8 20
.b8 202
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 128,11
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 181
.b8 238
.b8 200
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp7047
.b64 $L__tmp7060
.b8 20
.b8 202
.b8 32
.b8 7
.b8 144
.b8 178
.b8 236
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp7047
.b64 $L__tmp7060
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 240,10
.b32 8373
.b8 18
.b64 $L__tmp7047
.b64 $L__tmp7059
.b8 36
.b32 .debug_loc+42769
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp7053
.b64 $L__tmp7055
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 184
.b8 240
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp7053
.b64 $L__tmp7055
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 224,10
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 183
.b8 240
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp7062
.b64 $L__tmp7064
.b8 20
.b8 202
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 216,10
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 178
.b8 242
.b8 200
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp7065
.b64 $L__tmp7067
.b8 20
.b8 202
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 200,10
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 208,10
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp7069
.b64 $L__tmp7071
.b8 20
.b8 203
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 192,10
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 177
.b8 228
.b8 204
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp7073
.b64 $L__tmp7086
.b8 20
.b8 203
.b8 32
.b8 7
.b8 144
.b8 179
.b8 236
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp7073
.b64 $L__tmp7086
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 176,10
.b32 8373
.b8 18
.b64 $L__tmp7073
.b64 $L__tmp7085
.b8 36
.b32 .debug_loc+42910
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp7079
.b64 $L__tmp7081
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 177
.b8 240
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp7079
.b64 $L__tmp7081
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 160,10
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 176
.b8 240
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp7088
.b64 $L__tmp7090
.b8 20
.b8 203
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 152,10
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 184
.b8 230
.b8 204
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp7091
.b64 $L__tmp7093
.b8 20
.b8 203
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 136,10
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 144,10
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp7095
.b64 $L__tmp7097
.b8 20
.b8 204
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 128,10
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 183
.b8 236
.b8 204
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp7099
.b64 $L__tmp7112
.b8 20
.b8 204
.b8 32
.b8 7
.b8 144
.b8 180
.b8 236
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp7099
.b64 $L__tmp7112
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 240,9
.b32 8373
.b8 18
.b64 $L__tmp7099
.b64 $L__tmp7111
.b8 36
.b32 .debug_loc+43051
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp7105
.b64 $L__tmp7107
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 180
.b8 238
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp7105
.b64 $L__tmp7107
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 224,9
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 179
.b8 238
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp7114
.b64 $L__tmp7116
.b8 20
.b8 204
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 216,9
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 180
.b8 240
.b8 204
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp7117
.b64 $L__tmp7119
.b8 20
.b8 204
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 200,9
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 208,9
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp7121
.b64 $L__tmp7123
.b8 20
.b8 205
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 192,9
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 179
.b8 226
.b8 208
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp7125
.b64 $L__tmp7138
.b8 20
.b8 205
.b8 32
.b8 7
.b8 144
.b8 181
.b8 236
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp7125
.b64 $L__tmp7138
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 176,9
.b32 8373
.b8 18
.b64 $L__tmp7125
.b64 $L__tmp7137
.b8 36
.b32 .debug_loc+43192
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp7131
.b64 $L__tmp7133
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 183
.b8 236
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp7131
.b64 $L__tmp7133
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 160,9
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 182
.b8 236
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp7140
.b64 $L__tmp7142
.b8 20
.b8 205
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 144,9
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 176
.b8 230
.b8 208
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp7143
.b64 $L__tmp7145
.b8 20
.b8 205
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 128,9
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 136,9
.b32 8652
.b8 0
.b8 0
.b8 0
.b8 42
.b32 9625
.b64 $L__tmp7148
.b64 $L__tmp7164
.b8 20
.b8 17
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 192,8
.b32 9769
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 200,8
.b32 9779
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 208,8
.b32 9789
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 216,8
.b32 9799
.b8 18
.b64 $L__tmp7148
.b64 $L__tmp7164
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 224,8
.b32 9811
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 240,8
.b32 9820
.b8 34
.b8 8
.b8 144
.b8 185
.b8 226
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9830
.b8 34
.b8 8
.b8 144
.b8 181
.b8 230
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9845
.b8 34
.b8 8
.b8 144
.b8 184
.b8 230
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9856
.b8 34
.b8 8
.b8 144
.b8 177
.b8 232
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9867
.b8 34
.b8 8
.b8 144
.b8 180
.b8 232
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9878
.b8 34
.b8 8
.b8 144
.b8 183
.b8 232
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9889
.b8 34
.b8 8
.b8 144
.b8 176
.b8 234
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9899
.b8 34
.b8 8
.b8 144
.b8 179
.b8 234
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9909
.b8 34
.b8 8
.b8 144
.b8 182
.b8 234
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9919
.b8 34
.b8 8
.b8 144
.b8 185
.b8 234
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9929
.b8 34
.b8 8
.b8 144
.b8 178
.b8 236
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9939
.b8 31
.b32 8397
.b64 $L__tmp7151
.b64 $L__tmp7153
.b8 20
.b8 88
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 184,8
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 176
.b8 228
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 9961
.b64 $L__tmp7167
.b64 $L__tmp7170
.b8 20
.b8 44
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 160,8
.b32 10081
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 168,8
.b32 10091
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 176,8
.b32 10101
.b8 18
.b64 $L__tmp7167
.b64 $L__tmp7170
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 216,29
.b32 10112
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 252,29
.b32 10124
.b8 34
.b8 8
.b8 144
.b8 177
.b8 226
.b8 228
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 10133
.b8 34
.b8 8
.b8 144
.b8 178
.b8 226
.b8 228
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 10145
.b8 0
.b8 0
.b8 18
.b64 $L__tmp7172
.b64 $L__tmp7236
.b8 36
.b32 .debug_loc+43471
.b32 6749
.b8 42
.b32 10193
.b64 $L__tmp7175
.b64 $L__tmp7176
.b8 20
.b8 52
.b8 1
.b8 32
.b8 8
.b8 144
.b8 177
.b8 240
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10325
.b8 18
.b64 $L__tmp7175
.b64 $L__tmp7176
.b8 36
.b32 .debug_loc+43333
.b32 10341
.b8 0
.b8 0
.b8 42
.b32 10355
.b64 $L__tmp7179
.b64 $L__tmp7180
.b8 20
.b8 53
.b8 1
.b8 32
.b8 8
.b8 144
.b8 185
.b8 238
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10501
.b8 18
.b64 $L__tmp7179
.b64 $L__tmp7180
.b8 36
.b32 .debug_loc+43402
.b32 10517
.b8 0
.b8 0
.b8 18
.b64 $L__tmp7186
.b64 $L__tmp7190
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 200,24
.b32 6768
.b8 42
.b32 10531
.b64 $L__tmp7186
.b64 $L__tmp7187
.b8 20
.b8 57
.b8 1
.b8 32
.b8 8
.b8 144
.b8 180
.b8 238
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10659
.b8 18
.b64 $L__tmp7186
.b64 $L__tmp7187
.b8 34
.b8 8
.b8 144
.b8 179
.b8 238
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10675
.b8 0
.b8 0
.b8 0
.b8 42
.b32 8217
.b64 $L__tmp7192
.b64 $L__tmp7205
.b8 20
.b8 61
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 128,8
.b32 8361
.b8 18
.b64 $L__tmp7192
.b64 $L__tmp7205
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 144,8
.b32 8373
.b8 18
.b64 $L__tmp7192
.b64 $L__tmp7204
.b8 36
.b32 .debug_loc+43616
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp7198
.b64 $L__tmp7200
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 177
.b8 224
.b8 228
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp7198
.b64 $L__tmp7200
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 240,7
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 176
.b8 224
.b8 228
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 8217
.b64 $L__tmp7207
.b64 $L__tmp7220
.b8 20
.b8 62
.b8 1
.b8 32
.b8 7
.b8 144
.b8 182
.b8 238
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp7207
.b64 $L__tmp7220
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 224,7
.b32 8373
.b8 18
.b64 $L__tmp7207
.b64 $L__tmp7219
.b8 36
.b32 .debug_loc+43757
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp7213
.b64 $L__tmp7215
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 180
.b8 242
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp7213
.b64 $L__tmp7215
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 208,7
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 179
.b8 242
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 8217
.b64 $L__tmp7222
.b64 $L__tmp7235
.b8 20
.b8 63
.b8 1
.b8 32
.b8 7
.b8 144
.b8 184
.b8 238
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp7222
.b64 $L__tmp7235
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 192,7
.b32 8373
.b8 18
.b64 $L__tmp7222
.b64 $L__tmp7234
.b8 36
.b32 .debug_loc+43898
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp7228
.b64 $L__tmp7230
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 183
.b8 240
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp7228
.b64 $L__tmp7230
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 176,7
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 182
.b8 240
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp7239
.b64 $L__tmp7246
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 160,25
.b32 5950
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 176,25
.b32 5963
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 192,25
.b32 5976
.b8 42
.b32 10689
.b64 $L__tmp7240
.b64 $L__tmp7241
.b8 20
.b8 97
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 224,6
.b32 10821
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 240,6
.b32 10832
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 128,7
.b32 10842
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 144,7
.b32 10852
.b8 18
.b64 $L__tmp7240
.b64 $L__tmp7241
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 160,7
.b32 10863
.b8 0
.b8 0
.b8 42
.b32 10689
.b64 $L__tmp7242
.b64 $L__tmp7243
.b8 20
.b8 98
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 144,6
.b32 10821
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 160,6
.b32 10832
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 176,6
.b32 10842
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 192,6
.b32 10852
.b8 18
.b64 $L__tmp7242
.b64 $L__tmp7243
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 208,6
.b32 10863
.b8 0
.b8 0
.b8 42
.b32 10689
.b64 $L__tmp7244
.b64 $L__tmp7245
.b8 20
.b8 99
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 192,5
.b32 10821
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 208,5
.b32 10832
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 224,5
.b32 10842
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 240,5
.b32 10852
.b8 18
.b64 $L__tmp7244
.b64 $L__tmp7245
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 128,6
.b32 10863
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 11617
.b64 $L__tmp7250
.b64 $L__tmp7251
.b8 17
.b8 65
.b8 3
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 144,5
.b32 11754
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 152,5
.b32 11765
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 160,5
.b32 11776
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 168,5
.b32 11787
.b8 18
.b64 $L__tmp7250
.b64 $L__tmp7251
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 176,5
.b32 11798
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 11085
.b64 $L__tmp7253
.b64 $L__tmp7259
.b8 10
.b8 29
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 240,4
.b32 11143
.b8 42
.b32 11154
.b64 $L__tmp7257
.b64 $L__tmp7258
.b8 3
.b8 4
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 232,4
.b32 11214
.b8 32
.b8 8
.b8 144
.b8 182
.b8 230
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11224
.b8 32
.b8 8
.b8 144
.b8 183
.b8 230
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11234
.b8 32
.b8 8
.b8 144
.b8 184
.b8 230
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11244
.b8 0
.b8 0
.b8 31
.b32 11815
.b64 $L__tmp7260
.b64 $L__tmp7262
.b8 10
.b8 31
.b8 18
.b64 $L__tmp7260
.b64 $L__tmp7262
.b8 34
.b8 8
.b8 144
.b8 177
.b8 230
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11908
.b8 0
.b8 0
.b8 31
.b32 11921
.b64 $L__tmp7264
.b64 $L__tmp7266
.b8 10
.b8 32
.b8 18
.b64 $L__tmp7264
.b64 $L__tmp7266
.b8 34
.b8 8
.b8 144
.b8 178
.b8 230
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 12014
.b8 0
.b8 0
.b8 31
.b32 12027
.b64 $L__tmp7268
.b64 $L__tmp7276
.b8 10
.b8 33
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 224,4
.b32 12068
.b8 32
.b8 6
.b8 144
.b8 181
.b8 230
.b8 152
.b8 171
.b8 2
.b8 2
.b32 12078
.b8 18
.b64 $L__tmp7268
.b64 $L__tmp7276
.b8 36
.b32 .debug_loc+44039
.b32 12088
.b8 0
.b8 0
.b8 31
.b32 12099
.b64 $L__tmp7277
.b64 $L__tmp7290
.b8 10
.b8 33
.b8 32
.b8 7
.b8 144
.b8 176
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12152
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 200,4
.b32 12161
.b8 18
.b64 $L__tmp7277
.b64 $L__tmp7290
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 208,4
.b32 12171
.b8 18
.b64 $L__tmp7277
.b64 $L__tmp7289
.b8 36
.b32 .debug_loc+44184
.b32 12186
.b8 31
.b32 12208
.b64 $L__tmp7284
.b64 $L__tmp7285
.b8 3
.b8 100
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 184,4
.b32 12254
.b8 32
.b8 7
.b8 144
.b8 182
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12264
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 12279
.b64 $L__tmp7291
.b64 $L__tmp7300
.b8 10
.b8 33
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 168,4
.b32 12329
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 176,4
.b32 12339
.b8 18
.b64 $L__tmp7291
.b64 $L__tmp7299
.b8 36
.b32 .debug_loc+44329
.b32 12349
.b8 0
.b8 0
.b8 31
.b32 6009
.b64 $L__tmp7301
.b64 $L__tmp7303
.b8 10
.b8 35
.b8 18
.b64 $L__tmp7301
.b64 $L__tmp7303
.b8 34
.b8 8
.b8 144
.b8 177
.b8 234
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 6102
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 12365
.b64 $L__tmp7306
.b64 $L__tmp7432
.b8 12
.b8 36
.b8 32
.b8 7
.b8 144
.b8 177
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12438
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 192,3
.b32 12448
.b8 31
.b32 12484
.b64 $L__tmp7308
.b64 $L__tmp7356
.b8 9
.b8 168
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 152,3
.b32 12568
.b8 32
.b8 7
.b8 144
.b8 178
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12578
.b8 18
.b64 $L__tmp7308
.b64 $L__tmp7356
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 176,3
.b32 12588
.b8 31
.b32 12625
.b64 $L__tmp7311
.b64 $L__tmp7312
.b8 9
.b8 145
.b8 32
.b8 7
.b8 144
.b8 179
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12672
.b8 32
.b8 7
.b8 144
.b8 180
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12682
.b8 0
.b8 18
.b64 $L__tmp7313
.b64 $L__tmp7344
.b8 36
.b32 .debug_loc+44474
.b32 12603
.b8 31
.b32 12711
.b64 $L__tmp7318
.b64 $L__tmp7319
.b8 9
.b8 147
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 144,3
.b32 12758
.b8 32
.b8 7
.b8 144
.b8 183
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12768
.b8 0
.b8 31
.b32 12625
.b64 $L__tmp7322
.b64 $L__tmp7324
.b8 9
.b8 147
.b8 32
.b8 7
.b8 144
.b8 185
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12672
.b8 32
.b8 8
.b8 144
.b8 176
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 12682
.b8 0
.b8 31
.b32 12802
.b64 $L__tmp7325
.b64 $L__tmp7340
.b8 9
.b8 147
.b8 32
.b8 8
.b8 144
.b8 177
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 12881
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 232,2
.b32 12890
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 240,2
.b32 12899
.b8 18
.b64 $L__tmp7325
.b64 $L__tmp7340
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 128,3
.b32 12909
.b8 18
.b64 $L__tmp7325
.b64 $L__tmp7339
.b8 36
.b32 .debug_loc+44620
.b32 12924
.b8 31
.b32 12946
.b64 $L__tmp7331
.b64 $L__tmp7332
.b8 3
.b8 231
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 216,2
.b32 12993
.b8 32
.b8 8
.b8 144
.b8 180
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 13003
.b8 0
.b8 31
.b32 12946
.b64 $L__tmp7334
.b64 $L__tmp7335
.b8 3
.b8 231
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 208,2
.b32 12993
.b8 32
.b8 8
.b8 144
.b8 181
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 13003
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 13037
.b64 $L__tmp7345
.b64 $L__tmp7346
.b8 9
.b8 148
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 200,2
.b32 13093
.b8 0
.b8 31
.b32 13123
.b64 $L__tmp7347
.b64 $L__tmp7348
.b8 9
.b8 148
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 192,2
.b32 13179
.b8 0
.b8 31
.b32 13190
.b64 $L__tmp7349
.b64 $L__tmp7350
.b8 9
.b8 148
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 184,2
.b32 13246
.b8 0
.b8 31
.b32 11154
.b64 $L__tmp7354
.b64 $L__tmp7355
.b8 9
.b8 148
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 176,2
.b32 11214
.b8 32
.b8 8
.b8 144
.b8 184
.b8 236
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11224
.b8 32
.b8 8
.b8 144
.b8 185
.b8 236
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11234
.b8 32
.b8 8
.b8 144
.b8 176
.b8 238
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11244
.b8 0
.b8 0
.b8 0
.b8 31
.b32 13257
.b64 $L__tmp7358
.b64 $L__tmp7427
.b8 9
.b8 168
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 248,1
.b32 13343
.b8 32
.b8 8
.b8 144
.b8 184
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 13353
.b8 18
.b64 $L__tmp7358
.b64 $L__tmp7427
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 160,2
.b32 13363
.b8 31
.b32 12625
.b64 $L__tmp7361
.b64 $L__tmp7362
.b8 9
.b8 160
.b8 32
.b8 8
.b8 144
.b8 185
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 12672
.b8 32
.b8 8
.b8 144
.b8 176
.b8 226
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 12682
.b8 0
.b8 31
.b32 13390
.b64 $L__tmp7363
.b64 $L__tmp7364
.b8 9
.b8 161
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 240,1
.b32 13448
.b8 0
.b8 31
.b32 13459
.b64 $L__tmp7366
.b64 $L__tmp7374
.b8 9
.b8 161
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 144,1
.b32 13500
.b8 32
.b8 6
.b8 144
.b8 177
.b8 232
.b8 152
.b8 171
.b8 2
.b8 2
.b32 13510
.b8 18
.b64 $L__tmp7366
.b64 $L__tmp7374
.b8 36
.b32 .debug_loc+44768
.b32 13520
.b8 0
.b8 0
.b8 31
.b32 13531
.b64 $L__tmp7375
.b64 $L__tmp7384
.b8 9
.b8 161
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 128,1
.b32 13581
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 136,1
.b32 13591
.b8 18
.b64 $L__tmp7375
.b64 $L__tmp7383
.b8 36
.b32 .debug_loc+44916
.b32 13601
.b8 0
.b8 0
.b8 18
.b64 $L__tmp7384
.b64 $L__tmp7415
.b8 36
.b32 .debug_loc+45064
.b32 13378
.b8 31
.b32 12711
.b64 $L__tmp7389
.b64 $L__tmp7390
.b8 9
.b8 163
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot26
.b8 35
.b8 112
.b32 12758
.b8 32
.b8 8
.b8 144
.b8 185
.b8 226
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 12768
.b8 0
.b8 31
.b32 12625
.b64 $L__tmp7393
.b64 $L__tmp7395
.b8 9
.b8 163
.b8 32
.b8 8
.b8 144
.b8 177
.b8 228
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 12672
.b8 32
.b8 8
.b8 144
.b8 178
.b8 228
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 12682
.b8 0
.b8 31
.b32 12802
.b64 $L__tmp7396
.b64 $L__tmp7411
.b8 9
.b8 163
.b8 32
.b8 8
.b8 144
.b8 179
.b8 228
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 12881
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 176,1
.b32 12890
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 184,1
.b32 12899
.b8 18
.b64 $L__tmp7396
.b64 $L__tmp7411
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 192,1
.b32 12909
.b8 18
.b64 $L__tmp7396
.b64 $L__tmp7410
.b8 36
.b32 .debug_loc+45212
.b32 12924
.b8 31
.b32 12946
.b64 $L__tmp7402
.b64 $L__tmp7403
.b8 3
.b8 231
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 160,1
.b32 12993
.b8 32
.b8 8
.b8 144
.b8 182
.b8 228
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 13003
.b8 0
.b8 31
.b32 12946
.b64 $L__tmp7405
.b64 $L__tmp7406
.b8 3
.b8 231
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 152,1
.b32 12993
.b8 32
.b8 8
.b8 144
.b8 183
.b8 228
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 13003
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 13037
.b64 $L__tmp7416
.b64 $L__tmp7417
.b8 9
.b8 164
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 208,1
.b32 13093
.b8 0
.b8 31
.b32 13123
.b64 $L__tmp7418
.b64 $L__tmp7419
.b8 9
.b8 164
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 216,1
.b32 13179
.b8 0
.b8 31
.b32 13190
.b64 $L__tmp7420
.b64 $L__tmp7421
.b8 9
.b8 164
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 224,1
.b32 13246
.b8 0
.b8 31
.b32 11154
.b64 $L__tmp7425
.b64 $L__tmp7426
.b8 9
.b8 164
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot26
.b8 35
.b8 232,1
.b32 11214
.b8 32
.b8 8
.b8 144
.b8 177
.b8 240
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11224
.b8 32
.b8 8
.b8 144
.b8 178
.b8 240
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11234
.b8 32
.b8 8
.b8 144
.b8 179
.b8 240
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11244
.b8 0
.b8 0
.b8 0
.b8 31
.b32 13617
.b64 $L__tmp7430
.b64 $L__tmp7431
.b8 9
.b8 168
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot26
.b8 35
.b8 88
.b32 13674
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot26
.b8 35
.b8 96
.b32 13684
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot26
.b8 35
.b8 104
.b32 13693
.b8 32
.b8 8
.b8 144
.b8 176
.b8 242
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 13702
.b8 32
.b8 8
.b8 144
.b8 177
.b8 242
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 13714
.b8 0
.b8 0
.b8 31
.b32 13861
.b64 $L__tmp7433
.b64 $L__tmp7434
.b8 12
.b8 38
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot26
.b8 35
.b8 80
.b32 13917
.b8 0
.b8 31
.b32 13861
.b64 $L__tmp7436
.b64 $L__tmp7437
.b8 12
.b8 38
.b8 32
.b8 8
.b8 144
.b8 176
.b8 230
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 13917
.b8 0
.b8 31
.b32 56477
.b64 $L__tmp7439
.b64 $L__tmp7458
.b8 12
.b8 39
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot26
.b8 35
.b8 64
.b32 56517
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot26
.b8 35
.b8 72
.b32 56527
.b8 31
.b32 56551
.b64 $L__tmp7442
.b64 $L__tmp7457
.b8 10
.b8 22
.b8 32
.b8 8
.b8 144
.b8 179
.b8 230
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 56630
.b8 32
.b8 8
.b8 144
.b8 177
.b8 230
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 56639
.b8 32
.b8 8
.b8 144
.b8 178
.b8 230
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 56648
.b8 18
.b64 $L__tmp7442
.b64 $L__tmp7457
.b8 41
.b8 6
.b8 11
.b8 3
.b64 __local_depot26
.b8 35
.b8 48
.b32 56658
.b8 18
.b64 $L__tmp7442
.b64 $L__tmp7456
.b8 36
.b32 .debug_loc+45360
.b32 56673
.b8 31
.b32 12711
.b64 $L__tmp7448
.b64 $L__tmp7449
.b8 3
.b8 231
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot26
.b8 35
.b8 32
.b32 12758
.b8 32
.b8 8
.b8 144
.b8 182
.b8 230
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 12768
.b8 0
.b8 31
.b32 12711
.b64 $L__tmp7451
.b64 $L__tmp7452
.b8 3
.b8 231
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot26
.b8 35
.b8 24
.b32 12758
.b8 32
.b8 8
.b8 144
.b8 183
.b8 230
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 12768
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 13727
.b64 $L__tmp7459
.b64 $L__tmp7460
.b8 12
.b8 40
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot26
.b8 35
.b8 16
.b32 13783
.b8 0
.b8 31
.b32 13794
.b64 $L__tmp7461
.b64 $L__tmp7462
.b8 12
.b8 40
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot26
.b8 35
.b8 8
.b32 13850
.b8 0
.b8 31
.b32 77936
.b64 $L__tmp7465
.b64 $L__tmp7466
.b8 12
.b8 40
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot26
.b8 35
.b8 0
.b32 77995
.b8 32
.b8 8
.b8 144
.b8 180
.b8 226
.b8 204
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 78005
.b8 32
.b8 8
.b8 144
.b8 181
.b8 226
.b8 204
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 78015
.b8 0
.b8 0
.b8 0
.b8 22
.b8 95,90,78,53,111,112,116,105,120,109,105,69,82,75,78,83,95,53,65,114,114,97,121,73,102,76,109,51,69,69,69,83,51,95
.b8 0
.b8 111,112,101,114,97,116,111,114,45
.b8 0
.b8 3
.b8 84
.b32 15261
.b8 1
.b8 23
.b8 97
.b8 0
.b8 3
.b8 84
.b32 12198
.b8 23
.b8 98
.b8 0
.b8 3
.b8 84
.b32 12198
.b8 28
.b8 38
.b8 114,101,115,117,108,116
.b8 0
.b8 3
.b8 85
.b32 15261
.b8 28
.b8 38
.b8 105
.b8 0
.b8 3
.b8 86
.b32 1956
.b8 0
.b8 0
.b8 0
.b8 22
.b8 95,90,78,53,111,112,116,105,120,49,50,115,113,117,97,114,101,100,95,110,111,114,109,73,102,76,109,51,69,69,69,84,95,82,75,78,83,95,53,65
.b8 114,114,97,121,73,83,49,95,88,84,48,95,69,69,69
.b8 0
.b8 115,113,117,97,114,101,100,95,110,111,114,109,60,102,108,111,97,116,44,51,85,76,62
.b8 0
.b8 3
.b8 187
.b32 374
.b8 1
.b8 23
.b8 97
.b8 0
.b8 3
.b8 187
.b32 12198
.b8 28
.b8 38
.b8 114,101,115,117,108,116
.b8 0
.b8 3
.b8 188
.b32 374
.b8 28
.b8 38
.b8 105
.b8 0
.b8 3
.b8 189
.b32 1956
.b8 0
.b8 0
.b8 0
.b8 22
.b8 95,90,78,53,111,112,116,105,120,51,100,111,116,73,102,76,109,51,69,69,69,84,95,82,75,78,83,95,53,65,114,114,97,121,73,83,49,95,88,84
.b8 48,95,69,69,69,83,53,95
.b8 0
.b8 100,111,116,60,102,108,111,97,116,44,51,85,76,62
.b8 0
.b8 3
.b8 179
.b32 374
.b8 1
.b8 23
.b8 97,49
.b8 0
.b8 3
.b8 179
.b32 12198
.b8 23
.b8 97,50
.b8 0
.b8 3
.b8 179
.b32 12198
.b8 28
.b8 38
.b8 114,101,115,117,108,116
.b8 0
.b8 3
.b8 180
.b32 374
.b8 28
.b8 38
.b8 105
.b8 0
.b8 3
.b8 181
.b32 1956
.b8 0
.b8 0
.b8 0
.b8 30
.b64 $L__func_begin27
.b64 $L__func_end27
.b8 1
.b8 156
.b8 95,95,105,110,116,101,114,115,101,99,116,105,111,110,95,95,115,112,104,101,114,101
.b8 0
.b8 95,95,100,101,118,105,99,101,95,115,116,117,98,95,95,90,50,50,95,95,105,110,116,101,114,115,101,99,116,105,111,110,95,95,115,112,104,101,114,101
.b8 118
.b8 0
.b8 13
.b8 15
.b32 1735
.b8 1
.b8 18
.b64 $L__tmp7468
.b64 $L__tmp8620
.b8 19
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 192,45
.b8 114,97,121
.b8 0
.b8 13
.b8 20
.b32 15228
.b8 19
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 240,45
.b8 111
.b8 0
.b8 13
.b8 22
.b32 1917
.b8 19
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 128,46
.b8 100
.b8 0
.b8 13
.b8 23
.b32 1917
.b8 19
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 144,46
.b8 110,101,97,114,95,116
.b8 0
.b8 13
.b8 29
.b32 374
.b8 19
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 148,46
.b8 102,97,114,95,116
.b8 0
.b8 13
.b8 29
.b32 374
.b8 40
.b8 8
.b8 144
.b8 183
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b8 115,98,116,95,100,97,116,97
.b8 0
.b8 13
.b8 16
.b32 166517
.b8 40
.b8 6
.b8 144
.b8 177
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b8 115,112,104,101,114,101
.b8 0
.b8 13
.b8 17
.b32 166558
.b8 40
.b8 6
.b8 144
.b8 177
.b8 232
.b8 152
.b8 171
.b8 2
.b8 2
.b8 65
.b8 0
.b8 13
.b8 25
.b32 374
.b8 40
.b8 6
.b8 144
.b8 181
.b8 232
.b8 152
.b8 171
.b8 2
.b8 2
.b8 66
.b8 0
.b8 13
.b8 26
.b32 374
.b8 40
.b8 8
.b8 144
.b8 176
.b8 242
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b8 67
.b8 0
.b8 13
.b8 27
.b32 374
.b8 40
.b8 6
.b8 144
.b8 184
.b8 230
.b8 201
.b8 171
.b8 2
.b8 2
.b8 115,111,108,117,116,105,111,110,95,102,111,117,110,100
.b8 0
.b8 13
.b8 30
.b32 6802
.b8 40
.b8 6
.b8 144
.b8 177
.b8 236
.b8 152
.b8 171
.b8 2
.b8 2
.b8 116
.b8 0
.b8 13
.b8 38
.b32 374
.b8 12
.b8 79,112,116,105,120,83,112,104,101,114,101,68,97,116,97
.b8 0
.b8 64
.b8 13
.b8 7
.b8 13
.b8 98,98,111,120
.b8 0
.b32 14955
.b8 13
.b8 8
.b8 2
.b8 35
.b8 0
.b8 13
.b8 99,101,110,116,101,114
.b8 0
.b32 1917
.b8 13
.b8 9
.b8 2
.b8 35
.b8 32
.b8 13
.b8 114,97,100,105,117,115
.b8 0
.b32 374
.b8 13
.b8 10
.b8 2
.b8 35
.b8 48
.b8 0
.b8 31
.b32 4954
.b64 $L__tmp7468
.b64 $L__tmp7470
.b8 13
.b8 16
.b8 18
.b64 $L__tmp7468
.b64 $L__tmp7470
.b8 34
.b8 8
.b8 144
.b8 182
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 5061
.b8 0
.b8 0
.b8 31
.b32 5134
.b64 $L__tmp7472
.b64 $L__tmp8530
.b8 13
.b8 20
.b8 18
.b64 $L__tmp7472
.b64 $L__tmp8530
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 144,45
.b32 5171
.b8 34
.b8 8
.b8 144
.b8 177
.b8 234
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 5182
.b8 31
.b32 5075
.b64 $L__tmp7472
.b64 $L__tmp7473
.b8 10
.b8 27
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 208,44
.b32 5109
.b8 0
.b8 31
.b32 5196
.b64 $L__tmp7474
.b64 $L__tmp7478
.b8 10
.b8 28
.b8 18
.b64 $L__tmp7474
.b64 $L__tmp7478
.b8 34
.b8 6
.b8 144
.b8 178
.b8 236
.b8 152
.b8 171
.b8 2
.b8 2
.b32 5303
.b8 34
.b8 6
.b8 144
.b8 179
.b8 236
.b8 152
.b8 171
.b8 2
.b8 2
.b32 5314
.b8 34
.b8 6
.b8 144
.b8 180
.b8 236
.b8 152
.b8 171
.b8 2
.b8 2
.b32 5325
.b8 0
.b8 0
.b8 31
.b32 5464
.b64 $L__tmp7479
.b64 $L__tmp7972
.b8 10
.b8 28
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 144,44
.b32 5614
.b8 18
.b64 $L__tmp7479
.b64 $L__tmp7972
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 160,44
.b32 5629
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 176,44
.b32 5640
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 192,44
.b32 5651
.b8 42
.b32 5338
.b64 $L__tmp7479
.b64 $L__tmp7481
.b8 17
.b8 50
.b8 3
.b8 18
.b64 $L__tmp7479
.b64 $L__tmp7481
.b8 34
.b8 7
.b8 144
.b8 181
.b8 228
.b8 196
.b8 145
.b8 215
.b8 4
.b8 2
.b32 5451
.b8 0
.b8 0
.b8 42
.b32 5664
.b64 $L__tmp7484
.b64 $L__tmp7969
.b8 17
.b8 54
.b8 3
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 144,43
.b32 5823
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 152,43
.b32 5834
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 160,43
.b32 5845
.b8 18
.b64 $L__tmp7484
.b64 $L__tmp7969
.b8 34
.b8 5
.b8 144
.b8 177
.b8 228
.b8 149
.b8 1
.b8 2
.b32 5857
.b8 34
.b8 5
.b8 144
.b8 180
.b8 204
.b8 149
.b8 1
.b8 2
.b32 5870
.b8 42
.b32 5338
.b64 $L__tmp7484
.b64 $L__tmp7486
.b8 20
.b8 76
.b8 1
.b8 18
.b64 $L__tmp7484
.b64 $L__tmp7486
.b8 34
.b8 7
.b8 144
.b8 183
.b8 228
.b8 196
.b8 145
.b8 215
.b8 4
.b8 2
.b32 5451
.b8 0
.b8 0
.b8 42
.b32 6009
.b64 $L__tmp7488
.b64 $L__tmp7490
.b8 20
.b8 77
.b8 1
.b8 18
.b64 $L__tmp7488
.b64 $L__tmp7490
.b8 34
.b8 6
.b8 144
.b8 184
.b8 236
.b8 152
.b8 171
.b8 2
.b8 2
.b32 6102
.b8 0
.b8 0
.b8 18
.b64 $L__tmp7492
.b64 $L__tmp7969
.b8 36
.b32 .debug_loc+45508
.b32 5884
.b8 18
.b64 $L__tmp7497
.b64 $L__tmp7966
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 176,43
.b32 5895
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 192,43
.b32 5908
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 208,43
.b32 5921
.b8 34
.b8 8
.b8 144
.b8 185
.b8 232
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 5934
.b8 42
.b32 6115
.b64 $L__tmp7497
.b64 $L__tmp7499
.b8 20
.b8 82
.b8 1
.b8 32
.b8 7
.b8 144
.b8 176
.b8 230
.b8 196
.b8 145
.b8 215
.b8 4
.b8 2
.b32 6231
.b8 18
.b64 $L__tmp7497
.b64 $L__tmp7499
.b8 34
.b8 8
.b8 144
.b8 182
.b8 232
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 6246
.b8 0
.b8 0
.b8 42
.b32 6419
.b64 $L__tmp7505
.b64 $L__tmp7957
.b8 20
.b8 85
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 224,42
.b32 6597
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 232,42
.b32 6610
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 240,42
.b32 6623
.b8 32
.b8 6
.b8 144
.b8 179
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 6636
.b8 32
.b8 5
.b8 144
.b8 181
.b8 204
.b8 149
.b8 1
.b8 2
.b32 6651
.b8 32
.b8 6
.b8 144
.b8 177
.b8 230
.b8 201
.b8 171
.b8 2
.b8 2
.b32 6664
.b8 18
.b64 $L__tmp7505
.b64 $L__tmp7957
.b8 34
.b8 5
.b8 144
.b8 180
.b8 228
.b8 149
.b8 1
.b8 2
.b32 6687
.b8 42
.b32 6259
.b64 $L__tmp7505
.b64 $L__tmp7507
.b8 20
.b8 28
.b8 1
.b8 32
.b8 8
.b8 144
.b8 183
.b8 232
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 6383
.b8 18
.b64 $L__tmp7505
.b64 $L__tmp7507
.b8 34
.b8 7
.b8 144
.b8 177
.b8 230
.b8 196
.b8 145
.b8 215
.b8 4
.b8 2
.b32 6399
.b8 0
.b8 0
.b8 18
.b64 $L__tmp7511
.b64 $L__tmp7667
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 248,42
.b32 6701
.b8 42
.b32 6871
.b64 $L__tmp7511
.b64 $L__tmp7512
.b8 20
.b8 34
.b8 1
.b8 32
.b8 8
.b8 144
.b8 184
.b8 226
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7011
.b8 18
.b64 $L__tmp7511
.b64 $L__tmp7512
.b8 34
.b8 8
.b8 144
.b8 183
.b8 226
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7027
.b8 0
.b8 0
.b8 42
.b32 7041
.b64 $L__tmp7514
.b64 $L__tmp7666
.b8 20
.b8 35
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 168,41
.b32 7226
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 176,41
.b32 7238
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 184,41
.b32 7250
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 192,41
.b32 7262
.b8 32
.b8 5
.b8 144
.b8 182
.b8 204
.b8 149
.b8 1
.b8 2
.b32 7283
.b8 18
.b64 $L__tmp7514
.b64 $L__tmp7666
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 212,41
.b32 7296
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 216,41
.b32 7311
.b8 34
.b8 8
.b8 144
.b8 183
.b8 232
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7322
.b8 31
.b32 7341
.b64 $L__tmp7515
.b64 $L__tmp7528
.b8 20
.b8 241
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 160,40
.b32 7526
.b8 18
.b64 $L__tmp7515
.b64 $L__tmp7528
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 168,40
.b32 7538
.b8 18
.b64 $L__tmp7515
.b64 $L__tmp7527
.b8 36
.b32 .debug_loc+45644
.b32 7548
.b8 31
.b32 7562
.b64 $L__tmp7521
.b64 $L__tmp7523
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 184
.b8 238
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp7521
.b64 $L__tmp7523
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 144,40
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 183
.b8 238
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 7701
.b64 $L__tmp7532
.b64 $L__tmp7538
.b8 20
.b8 241
.b8 32
.b8 8
.b8 144
.b8 181
.b8 230
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7842
.b8 32
.b8 8
.b8 144
.b8 183
.b8 230
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7856
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 128,40
.b32 7867
.b8 32
.b8 7
.b8 144
.b8 179
.b8 230
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7882
.b8 18
.b64 $L__tmp7532
.b64 $L__tmp7538
.b8 34
.b8 7
.b8 144
.b8 181
.b8 230
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7898
.b8 34
.b8 7
.b8 144
.b8 183
.b8 230
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7915
.b8 34
.b8 7
.b8 144
.b8 184
.b8 230
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7930
.b8 34
.b8 7
.b8 144
.b8 181
.b8 232
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7950
.b8 34
.b8 7
.b8 144
.b8 182
.b8 232
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7962
.b8 0
.b8 0
.b8 31
.b32 7998
.b64 $L__tmp7541
.b64 $L__tmp7666
.b8 20
.b8 247
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 208,38
.b32 8150
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 216,38
.b32 8160
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 224,38
.b32 8170
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 232,38
.b32 8180
.b8 32
.b8 5
.b8 144
.b8 183
.b8 204
.b8 149
.b8 1
.b8 2
.b32 8194
.b8 31
.b32 8217
.b64 $L__tmp7542
.b64 $L__tmp7555
.b8 20
.b8 172
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 176,38
.b32 8361
.b8 18
.b64 $L__tmp7542
.b64 $L__tmp7555
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 192,38
.b32 8373
.b8 18
.b64 $L__tmp7542
.b64 $L__tmp7554
.b8 36
.b32 .debug_loc+45779
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp7548
.b64 $L__tmp7550
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 176
.b8 238
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp7548
.b64 $L__tmp7550
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 160,38
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 185
.b8 236
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp7557
.b64 $L__tmp7570
.b8 20
.b8 173
.b8 32
.b8 6
.b8 144
.b8 182
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp7557
.b64 $L__tmp7570
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 144,38
.b32 8373
.b8 18
.b64 $L__tmp7557
.b64 $L__tmp7569
.b8 36
.b32 .debug_loc+45915
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp7563
.b64 $L__tmp7565
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 179
.b8 236
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp7563
.b64 $L__tmp7565
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 128,38
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 178
.b8 236
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp7572
.b64 $L__tmp7585
.b8 20
.b8 174
.b8 32
.b8 6
.b8 144
.b8 184
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp7572
.b64 $L__tmp7585
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 240,37
.b32 8373
.b8 18
.b64 $L__tmp7572
.b64 $L__tmp7584
.b8 36
.b32 .debug_loc+46053
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp7578
.b64 $L__tmp7580
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 182
.b8 234
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp7578
.b64 $L__tmp7580
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 224,37
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 181
.b8 234
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp7586
.b64 $L__tmp7666
.b8 34
.b8 5
.b8 144
.b8 184
.b8 204
.b8 149
.b8 1
.b8 2
.b32 8205
.b8 31
.b32 8397
.b64 $L__tmp7589
.b64 $L__tmp7591
.b8 20
.b8 180
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 208,37
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 178
.b8 236
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp7593
.b64 $L__tmp7606
.b8 20
.b8 180
.b8 32
.b8 7
.b8 144
.b8 176
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp7593
.b64 $L__tmp7606
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 192,37
.b32 8373
.b8 18
.b64 $L__tmp7593
.b64 $L__tmp7605
.b8 36
.b32 .debug_loc+46191
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp7599
.b64 $L__tmp7601
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 185
.b8 232
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp7599
.b64 $L__tmp7601
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 176,37
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 184
.b8 232
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp7608
.b64 $L__tmp7610
.b8 20
.b8 180
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 168,37
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 185
.b8 238
.b8 216
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp7611
.b64 $L__tmp7613
.b8 20
.b8 180
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 152,37
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 160,37
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp7615
.b64 $L__tmp7617
.b8 20
.b8 181
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 144,37
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 184
.b8 224
.b8 220
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp7619
.b64 $L__tmp7632
.b8 20
.b8 181
.b8 32
.b8 7
.b8 144
.b8 178
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp7619
.b64 $L__tmp7632
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 128,37
.b32 8373
.b8 18
.b64 $L__tmp7619
.b64 $L__tmp7631
.b8 36
.b32 .debug_loc+46329
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp7625
.b64 $L__tmp7627
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 178
.b8 232
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp7625
.b64 $L__tmp7627
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 240,36
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 177
.b8 232
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp7634
.b64 $L__tmp7636
.b8 20
.b8 181
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 232,36
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 181
.b8 228
.b8 220
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp7637
.b64 $L__tmp7639
.b8 20
.b8 181
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 216,36
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 224,36
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp7641
.b64 $L__tmp7643
.b8 20
.b8 182
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 208,36
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 180
.b8 234
.b8 220
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp7645
.b64 $L__tmp7658
.b8 20
.b8 182
.b8 32
.b8 7
.b8 144
.b8 180
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp7645
.b64 $L__tmp7658
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 192,36
.b32 8373
.b8 18
.b64 $L__tmp7645
.b64 $L__tmp7657
.b8 36
.b32 .debug_loc+46467
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp7651
.b64 $L__tmp7653
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 181
.b8 230
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp7651
.b64 $L__tmp7653
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 176,36
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 180
.b8 230
.b8 220
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp7660
.b64 $L__tmp7662
.b8 20
.b8 182
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 160,36
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 177
.b8 238
.b8 220
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp7663
.b64 $L__tmp7665
.b8 20
.b8 182
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 144,36
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 152,36
.b32 8652
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp7669
.b64 $L__tmp7885
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 128,43
.b32 6725
.b8 42
.b32 8662
.b64 $L__tmp7669
.b64 $L__tmp7670
.b8 20
.b8 39
.b8 1
.b8 32
.b8 8
.b8 144
.b8 181
.b8 242
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 8796
.b8 18
.b64 $L__tmp7669
.b64 $L__tmp7670
.b8 34
.b8 8
.b8 144
.b8 180
.b8 242
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 8812
.b8 0
.b8 0
.b8 42
.b32 8826
.b64 $L__tmp7672
.b64 $L__tmp7884
.b8 20
.b8 40
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 184,33
.b32 9008
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 192,33
.b32 9020
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 200,33
.b32 9032
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 208,33
.b32 9044
.b8 32
.b8 5
.b8 144
.b8 185
.b8 204
.b8 149
.b8 1
.b8 2
.b32 9065
.b8 18
.b64 $L__tmp7672
.b64 $L__tmp7884
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 228,33
.b32 9078
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 232,33
.b32 9094
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 240,33
.b32 9118
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 176,34
.b32 9106
.b8 34
.b8 8
.b8 144
.b8 180
.b8 228
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 9131
.b8 42
.b32 9161
.b64 $L__tmp7673
.b64 $L__tmp7686
.b8 20
.b8 4
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 144,32
.b32 9340
.b8 18
.b64 $L__tmp7673
.b64 $L__tmp7686
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 152,32
.b32 9352
.b8 18
.b64 $L__tmp7673
.b64 $L__tmp7685
.b8 36
.b32 .debug_loc+46605
.b32 9362
.b8 31
.b32 7562
.b64 $L__tmp7679
.b64 $L__tmp7681
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 176
.b8 226
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp7679
.b64 $L__tmp7681
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 128,32
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 185
.b8 224
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 7701
.b64 $L__tmp7690
.b64 $L__tmp7696
.b8 20
.b8 4
.b8 1
.b8 32
.b8 8
.b8 144
.b8 178
.b8 226
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7842
.b8 32
.b8 8
.b8 144
.b8 180
.b8 226
.b8 200
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7856
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 240,31
.b32 7867
.b8 32
.b8 7
.b8 144
.b8 185
.b8 234
.b8 196
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7882
.b8 18
.b64 $L__tmp7690
.b64 $L__tmp7696
.b8 34
.b8 7
.b8 144
.b8 177
.b8 236
.b8 196
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7898
.b8 34
.b8 7
.b8 144
.b8 179
.b8 236
.b8 196
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7915
.b8 34
.b8 7
.b8 144
.b8 180
.b8 236
.b8 196
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7930
.b8 34
.b8 7
.b8 144
.b8 177
.b8 238
.b8 196
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7950
.b8 34
.b8 7
.b8 144
.b8 178
.b8 238
.b8 196
.b8 177
.b8 214
.b8 4
.b8 2
.b32 7962
.b8 0
.b8 0
.b8 42
.b32 9376
.b64 $L__tmp7700
.b64 $L__tmp7867
.b8 20
.b8 11
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 160,30
.b32 9525
.b8 32
.b8 7
.b8 144
.b8 181
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 9537
.b8 32
.b8 7
.b8 144
.b8 182
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 9549
.b8 32
.b8 7
.b8 144
.b8 183
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 9561
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 168,30
.b32 9573
.b8 32
.b8 6
.b8 144
.b8 176
.b8 226
.b8 152
.b8 171
.b8 2
.b8 2
.b32 9584
.b8 31
.b32 8217
.b64 $L__tmp7701
.b64 $L__tmp7714
.b8 20
.b8 193
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 128,30
.b32 8361
.b8 18
.b64 $L__tmp7701
.b64 $L__tmp7714
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 144,30
.b32 8373
.b8 18
.b64 $L__tmp7701
.b64 $L__tmp7713
.b8 36
.b32 .debug_loc+46743
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp7707
.b64 $L__tmp7709
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 178
.b8 224
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp7707
.b64 $L__tmp7709
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 240,29
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 177
.b8 224
.b8 212
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp7716
.b64 $L__tmp7729
.b8 20
.b8 194
.b8 32
.b8 7
.b8 144
.b8 185
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp7716
.b64 $L__tmp7729
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 224,29
.b32 8373
.b8 18
.b64 $L__tmp7716
.b64 $L__tmp7728
.b8 36
.b32 .debug_loc+46881
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp7722
.b64 $L__tmp7724
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 181
.b8 242
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp7722
.b64 $L__tmp7724
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 208,29
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 180
.b8 242
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp7731
.b64 $L__tmp7744
.b8 20
.b8 195
.b8 32
.b8 7
.b8 144
.b8 176
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp7731
.b64 $L__tmp7744
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 192,29
.b32 8373
.b8 18
.b64 $L__tmp7731
.b64 $L__tmp7743
.b8 36
.b32 .debug_loc+47019
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp7737
.b64 $L__tmp7739
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 184
.b8 240
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp7737
.b64 $L__tmp7739
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 176,29
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 183
.b8 240
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp7746
.b64 $L__tmp7759
.b8 20
.b8 196
.b8 32
.b8 7
.b8 144
.b8 177
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp7746
.b64 $L__tmp7759
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 160,29
.b32 8373
.b8 18
.b64 $L__tmp7746
.b64 $L__tmp7758
.b8 36
.b32 .debug_loc+47157
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp7752
.b64 $L__tmp7754
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 177
.b8 240
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp7752
.b64 $L__tmp7754
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 144,29
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 176
.b8 240
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp7760
.b64 $L__tmp7867
.b8 34
.b8 6
.b8 144
.b8 177
.b8 226
.b8 152
.b8 171
.b8 2
.b8 2
.b32 9595
.b8 34
.b8 7
.b8 144
.b8 178
.b8 242
.b8 204
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9605
.b8 31
.b32 8397
.b64 $L__tmp7763
.b64 $L__tmp7765
.b8 20
.b8 202
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 128,29
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 178
.b8 242
.b8 196
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp7767
.b64 $L__tmp7780
.b8 20
.b8 202
.b8 32
.b8 7
.b8 144
.b8 179
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp7767
.b64 $L__tmp7780
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 240,28
.b32 8373
.b8 18
.b64 $L__tmp7767
.b64 $L__tmp7779
.b8 36
.b32 .debug_loc+47295
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp7773
.b64 $L__tmp7775
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 180
.b8 238
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp7773
.b64 $L__tmp7775
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 224,28
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 179
.b8 238
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp7782
.b64 $L__tmp7784
.b8 20
.b8 202
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 216,28
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 185
.b8 224
.b8 200
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp7785
.b64 $L__tmp7787
.b8 20
.b8 202
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 200,28
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 208,28
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp7789
.b64 $L__tmp7791
.b8 20
.b8 203
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 192,28
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 184
.b8 230
.b8 200
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp7793
.b64 $L__tmp7806
.b8 20
.b8 203
.b8 32
.b8 7
.b8 144
.b8 180
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp7793
.b64 $L__tmp7806
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 176,28
.b32 8373
.b8 18
.b64 $L__tmp7793
.b64 $L__tmp7805
.b8 36
.b32 .debug_loc+47433
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp7799
.b64 $L__tmp7801
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 183
.b8 236
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp7799
.b64 $L__tmp7801
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 160,28
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 182
.b8 236
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp7808
.b64 $L__tmp7810
.b8 20
.b8 203
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 152,28
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 181
.b8 234
.b8 200
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp7811
.b64 $L__tmp7813
.b8 20
.b8 203
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 136,28
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 144,28
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp7815
.b64 $L__tmp7817
.b8 20
.b8 204
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 128,28
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 180
.b8 240
.b8 200
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp7819
.b64 $L__tmp7832
.b8 20
.b8 204
.b8 32
.b8 7
.b8 144
.b8 181
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp7819
.b64 $L__tmp7832
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 240,27
.b32 8373
.b8 18
.b64 $L__tmp7819
.b64 $L__tmp7831
.b8 36
.b32 .debug_loc+47571
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp7825
.b64 $L__tmp7827
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 176
.b8 236
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp7825
.b64 $L__tmp7827
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 224,27
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 185
.b8 234
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp7834
.b64 $L__tmp7836
.b8 20
.b8 204
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 216,27
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 177
.b8 224
.b8 204
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp7837
.b64 $L__tmp7839
.b8 20
.b8 204
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 200,27
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 208,27
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp7841
.b64 $L__tmp7843
.b8 20
.b8 205
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 192,27
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 176
.b8 230
.b8 204
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp7845
.b64 $L__tmp7858
.b8 20
.b8 205
.b8 32
.b8 7
.b8 144
.b8 182
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp7845
.b64 $L__tmp7858
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 176,27
.b32 8373
.b8 18
.b64 $L__tmp7845
.b64 $L__tmp7857
.b8 36
.b32 .debug_loc+47709
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp7851
.b64 $L__tmp7853
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 179
.b8 234
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp7851
.b64 $L__tmp7853
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 160,27
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 178
.b8 234
.b8 208
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp7860
.b64 $L__tmp7862
.b8 20
.b8 205
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 144,27
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 183
.b8 232
.b8 204
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp7863
.b64 $L__tmp7865
.b8 20
.b8 205
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 128,27
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 136,27
.b32 8652
.b8 0
.b8 0
.b8 0
.b8 42
.b32 9625
.b64 $L__tmp7868
.b64 $L__tmp7884
.b8 20
.b8 17
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 192,26
.b32 9769
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 200,26
.b32 9779
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 208,26
.b32 9789
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 216,26
.b32 9799
.b8 18
.b64 $L__tmp7868
.b64 $L__tmp7884
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 224,26
.b32 9811
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 240,26
.b32 9820
.b8 34
.b8 7
.b8 144
.b8 182
.b8 230
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9830
.b8 34
.b8 7
.b8 144
.b8 178
.b8 234
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9845
.b8 34
.b8 7
.b8 144
.b8 181
.b8 234
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9856
.b8 34
.b8 7
.b8 144
.b8 184
.b8 234
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9867
.b8 34
.b8 7
.b8 144
.b8 177
.b8 236
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9878
.b8 34
.b8 7
.b8 144
.b8 180
.b8 236
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9889
.b8 34
.b8 7
.b8 144
.b8 183
.b8 236
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9899
.b8 34
.b8 7
.b8 144
.b8 176
.b8 238
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9909
.b8 34
.b8 7
.b8 144
.b8 179
.b8 238
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9919
.b8 34
.b8 7
.b8 144
.b8 182
.b8 238
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9929
.b8 34
.b8 7
.b8 144
.b8 185
.b8 238
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 9939
.b8 31
.b32 8397
.b64 $L__tmp7871
.b64 $L__tmp7873
.b8 20
.b8 88
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 184,26
.b32 8507
.b8 32
.b8 7
.b8 144
.b8 183
.b8 230
.b8 208
.b8 177
.b8 214
.b8 4
.b8 2
.b32 8516
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 9961
.b64 $L__tmp7887
.b64 $L__tmp7890
.b8 20
.b8 44
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 240,25
.b32 10081
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 248,25
.b32 10091
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 128,26
.b32 10101
.b8 18
.b64 $L__tmp7887
.b64 $L__tmp7890
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 136,26
.b32 10112
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 172,26
.b32 10124
.b8 34
.b8 7
.b8 144
.b8 184
.b8 228
.b8 224
.b8 177
.b8 214
.b8 4
.b8 2
.b32 10133
.b8 34
.b8 7
.b8 144
.b8 185
.b8 228
.b8 224
.b8 177
.b8 214
.b8 4
.b8 2
.b32 10145
.b8 0
.b8 0
.b8 18
.b64 $L__tmp7892
.b64 $L__tmp7956
.b8 36
.b32 .debug_loc+47985
.b32 6749
.b8 42
.b32 10193
.b64 $L__tmp7895
.b64 $L__tmp7896
.b8 20
.b8 52
.b8 1
.b8 32
.b8 8
.b8 144
.b8 183
.b8 236
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10325
.b8 18
.b64 $L__tmp7895
.b64 $L__tmp7896
.b8 36
.b32 .debug_loc+47847
.b32 10341
.b8 0
.b8 0
.b8 42
.b32 10355
.b64 $L__tmp7899
.b64 $L__tmp7900
.b8 20
.b8 53
.b8 1
.b8 32
.b8 8
.b8 144
.b8 181
.b8 236
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10501
.b8 18
.b64 $L__tmp7899
.b64 $L__tmp7900
.b8 36
.b32 .debug_loc+47916
.b32 10517
.b8 0
.b8 0
.b8 18
.b64 $L__tmp7906
.b64 $L__tmp7910
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 136,43
.b32 6768
.b8 42
.b32 10531
.b64 $L__tmp7906
.b64 $L__tmp7907
.b8 20
.b8 57
.b8 1
.b8 32
.b8 8
.b8 144
.b8 176
.b8 236
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10659
.b8 18
.b64 $L__tmp7906
.b64 $L__tmp7907
.b8 34
.b8 8
.b8 144
.b8 185
.b8 234
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10675
.b8 0
.b8 0
.b8 0
.b8 42
.b32 8217
.b64 $L__tmp7912
.b64 $L__tmp7925
.b8 20
.b8 61
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 208,25
.b32 8361
.b8 18
.b64 $L__tmp7912
.b64 $L__tmp7925
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 224,25
.b32 8373
.b8 18
.b64 $L__tmp7912
.b64 $L__tmp7924
.b8 36
.b32 .debug_loc+48130
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp7918
.b64 $L__tmp7920
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 183
.b8 240
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp7918
.b64 $L__tmp7920
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 192,25
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 182
.b8 240
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 8217
.b64 $L__tmp7927
.b64 $L__tmp7940
.b8 20
.b8 62
.b8 1
.b8 32
.b8 7
.b8 144
.b8 183
.b8 230
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp7927
.b64 $L__tmp7940
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 176,25
.b32 8373
.b8 18
.b64 $L__tmp7927
.b64 $L__tmp7939
.b8 36
.b32 .debug_loc+48268
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp7933
.b64 $L__tmp7935
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 176
.b8 240
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp7933
.b64 $L__tmp7935
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 160,25
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 185
.b8 238
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 8217
.b64 $L__tmp7942
.b64 $L__tmp7955
.b8 20
.b8 63
.b8 1
.b8 32
.b8 7
.b8 144
.b8 185
.b8 230
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp7942
.b64 $L__tmp7955
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 144,25
.b32 8373
.b8 18
.b64 $L__tmp7942
.b64 $L__tmp7954
.b8 36
.b32 .debug_loc+48406
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp7948
.b64 $L__tmp7950
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 179
.b8 238
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp7948
.b64 $L__tmp7950
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 128,25
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 178
.b8 238
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp7959
.b64 $L__tmp7966
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 224,43
.b32 5950
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 240,43
.b32 5963
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 128,44
.b32 5976
.b8 42
.b32 10689
.b64 $L__tmp7960
.b64 $L__tmp7961
.b8 20
.b8 97
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 176,24
.b32 10821
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 192,24
.b32 10832
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 208,24
.b32 10842
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 224,24
.b32 10852
.b8 18
.b64 $L__tmp7960
.b64 $L__tmp7961
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 240,24
.b32 10863
.b8 0
.b8 0
.b8 42
.b32 10689
.b64 $L__tmp7962
.b64 $L__tmp7963
.b8 20
.b8 98
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 224,23
.b32 10821
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 240,23
.b32 10832
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 128,24
.b32 10842
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 144,24
.b32 10852
.b8 18
.b64 $L__tmp7962
.b64 $L__tmp7963
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 160,24
.b32 10863
.b8 0
.b8 0
.b8 42
.b32 10689
.b64 $L__tmp7964
.b64 $L__tmp7965
.b8 20
.b8 99
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 144,23
.b32 10821
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 160,23
.b32 10832
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 176,23
.b32 10842
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 192,23
.b32 10852
.b8 18
.b64 $L__tmp7964
.b64 $L__tmp7965
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 208,23
.b32 10863
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 10879
.b64 $L__tmp7970
.b64 $L__tmp7971
.b8 17
.b8 55
.b8 3
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 224,22
.b32 11014
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 232,22
.b32 11025
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 240,22
.b32 11036
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 248,22
.b32 11047
.b8 18
.b64 $L__tmp7970
.b64 $L__tmp7971
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 128,23
.b32 11058
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 11085
.b64 $L__tmp7973
.b64 $L__tmp7979
.b8 10
.b8 28
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 200,22
.b32 11143
.b8 42
.b32 11154
.b64 $L__tmp7977
.b64 $L__tmp7978
.b8 3
.b8 4
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 192,22
.b32 11214
.b8 32
.b8 8
.b8 144
.b8 180
.b8 234
.b8 196
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11224
.b8 32
.b8 8
.b8 144
.b8 181
.b8 234
.b8 196
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11234
.b8 32
.b8 8
.b8 144
.b8 182
.b8 234
.b8 196
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11244
.b8 0
.b8 0
.b8 31
.b32 11269
.b64 $L__tmp7980
.b64 $L__tmp7984
.b8 10
.b8 29
.b8 18
.b64 $L__tmp7980
.b64 $L__tmp7984
.b8 34
.b8 8
.b8 144
.b8 184
.b8 232
.b8 196
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11382
.b8 34
.b8 8
.b8 144
.b8 185
.b8 232
.b8 196
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11393
.b8 34
.b8 8
.b8 144
.b8 176
.b8 234
.b8 196
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11404
.b8 0
.b8 0
.b8 31
.b32 11417
.b64 $L__tmp7985
.b64 $L__tmp8478
.b8 10
.b8 29
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 128,22
.b32 11569
.b8 18
.b64 $L__tmp7985
.b64 $L__tmp8478
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 144,22
.b32 11582
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 160,22
.b32 11593
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 176,22
.b32 11604
.b8 42
.b32 5338
.b64 $L__tmp7985
.b64 $L__tmp7987
.b8 17
.b8 60
.b8 3
.b8 18
.b64 $L__tmp7985
.b64 $L__tmp7987
.b8 34
.b8 7
.b8 144
.b8 182
.b8 236
.b8 204
.b8 145
.b8 215
.b8 4
.b8 2
.b32 5451
.b8 0
.b8 0
.b8 42
.b32 5664
.b64 $L__tmp7990
.b64 $L__tmp8475
.b8 17
.b8 64
.b8 3
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 128,21
.b32 5823
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 136,21
.b32 5834
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 144,21
.b32 5845
.b8 18
.b64 $L__tmp7990
.b64 $L__tmp8475
.b8 34
.b8 6
.b8 144
.b8 179
.b8 236
.b8 200
.b8 171
.b8 2
.b8 2
.b32 5857
.b8 34
.b8 6
.b8 144
.b8 177
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 5870
.b8 42
.b32 5338
.b64 $L__tmp7990
.b64 $L__tmp7992
.b8 20
.b8 76
.b8 1
.b8 18
.b64 $L__tmp7990
.b64 $L__tmp7992
.b8 34
.b8 7
.b8 144
.b8 184
.b8 236
.b8 204
.b8 145
.b8 215
.b8 4
.b8 2
.b32 5451
.b8 0
.b8 0
.b8 42
.b32 6009
.b64 $L__tmp7994
.b64 $L__tmp7996
.b8 20
.b8 77
.b8 1
.b8 18
.b64 $L__tmp7994
.b64 $L__tmp7996
.b8 34
.b8 8
.b8 144
.b8 180
.b8 236
.b8 196
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 6102
.b8 0
.b8 0
.b8 18
.b64 $L__tmp7998
.b64 $L__tmp8475
.b8 36
.b32 .debug_loc+48544
.b32 5884
.b8 18
.b64 $L__tmp8003
.b64 $L__tmp8472
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 160,21
.b32 5895
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 176,21
.b32 5908
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 192,21
.b32 5921
.b8 34
.b8 8
.b8 144
.b8 177
.b8 230
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 5934
.b8 42
.b32 6115
.b64 $L__tmp8003
.b64 $L__tmp8005
.b8 20
.b8 82
.b8 1
.b8 32
.b8 7
.b8 144
.b8 177
.b8 238
.b8 204
.b8 145
.b8 215
.b8 4
.b8 2
.b32 6231
.b8 18
.b64 $L__tmp8003
.b64 $L__tmp8005
.b8 34
.b8 8
.b8 144
.b8 184
.b8 228
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 6246
.b8 0
.b8 0
.b8 42
.b32 6419
.b64 $L__tmp8011
.b64 $L__tmp8463
.b8 20
.b8 85
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 208,20
.b32 6597
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 216,20
.b32 6610
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 224,20
.b32 6623
.b8 32
.b8 7
.b8 144
.b8 177
.b8 232
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 6636
.b8 32
.b8 6
.b8 144
.b8 178
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 6651
.b8 32
.b8 6
.b8 144
.b8 178
.b8 230
.b8 201
.b8 171
.b8 2
.b8 2
.b32 6664
.b8 18
.b64 $L__tmp8011
.b64 $L__tmp8463
.b8 34
.b8 6
.b8 144
.b8 182
.b8 236
.b8 200
.b8 171
.b8 2
.b8 2
.b32 6687
.b8 42
.b32 6259
.b64 $L__tmp8011
.b64 $L__tmp8013
.b8 20
.b8 28
.b8 1
.b8 32
.b8 8
.b8 144
.b8 185
.b8 228
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 6383
.b8 18
.b64 $L__tmp8011
.b64 $L__tmp8013
.b8 34
.b8 7
.b8 144
.b8 178
.b8 238
.b8 204
.b8 145
.b8 215
.b8 4
.b8 2
.b32 6399
.b8 0
.b8 0
.b8 18
.b64 $L__tmp8017
.b64 $L__tmp8173
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 232,20
.b32 6701
.b8 42
.b32 6871
.b64 $L__tmp8017
.b64 $L__tmp8018
.b8 20
.b8 34
.b8 1
.b8 32
.b8 9
.b8 144
.b8 176
.b8 224
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7011
.b8 18
.b64 $L__tmp8017
.b64 $L__tmp8018
.b8 34
.b8 9
.b8 144
.b8 185
.b8 242
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7027
.b8 0
.b8 0
.b8 42
.b32 7041
.b64 $L__tmp8020
.b64 $L__tmp8172
.b8 20
.b8 35
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 152,19
.b32 7226
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 160,19
.b32 7238
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 168,19
.b32 7250
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 176,19
.b32 7262
.b8 32
.b8 6
.b8 144
.b8 179
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 7283
.b8 18
.b64 $L__tmp8020
.b64 $L__tmp8172
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 196,19
.b32 7296
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 200,19
.b32 7311
.b8 34
.b8 9
.b8 144
.b8 185
.b8 228
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7322
.b8 31
.b32 7341
.b64 $L__tmp8021
.b64 $L__tmp8034
.b8 20
.b8 241
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 144,18
.b32 7526
.b8 18
.b64 $L__tmp8021
.b64 $L__tmp8034
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 152,18
.b32 7538
.b8 18
.b64 $L__tmp8021
.b64 $L__tmp8033
.b8 36
.b32 .debug_loc+48683
.b32 7548
.b8 31
.b32 7562
.b64 $L__tmp8027
.b64 $L__tmp8029
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 176
.b8 236
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp8027
.b64 $L__tmp8029
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 128,18
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 185
.b8 234
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 7701
.b64 $L__tmp8038
.b64 $L__tmp8044
.b8 20
.b8 241
.b8 32
.b8 9
.b8 144
.b8 183
.b8 226
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7842
.b8 32
.b8 9
.b8 144
.b8 185
.b8 226
.b8 200
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7856
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 240,17
.b32 7867
.b8 32
.b8 8
.b8 144
.b8 179
.b8 228
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7882
.b8 18
.b64 $L__tmp8038
.b64 $L__tmp8044
.b8 34
.b8 8
.b8 144
.b8 181
.b8 228
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7898
.b8 34
.b8 8
.b8 144
.b8 183
.b8 228
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7915
.b8 34
.b8 8
.b8 144
.b8 184
.b8 228
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7930
.b8 34
.b8 8
.b8 144
.b8 181
.b8 230
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7950
.b8 34
.b8 8
.b8 144
.b8 182
.b8 230
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7962
.b8 0
.b8 0
.b8 31
.b32 7998
.b64 $L__tmp8047
.b64 $L__tmp8172
.b8 20
.b8 247
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 192,16
.b32 8150
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 200,16
.b32 8160
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 208,16
.b32 8170
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 216,16
.b32 8180
.b8 32
.b8 6
.b8 144
.b8 180
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 8194
.b8 31
.b32 8217
.b64 $L__tmp8048
.b64 $L__tmp8061
.b8 20
.b8 172
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 160,16
.b32 8361
.b8 18
.b64 $L__tmp8048
.b64 $L__tmp8061
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 176,16
.b32 8373
.b8 18
.b64 $L__tmp8048
.b64 $L__tmp8060
.b8 36
.b32 .debug_loc+48821
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp8054
.b64 $L__tmp8056
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 178
.b8 234
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp8054
.b64 $L__tmp8056
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 144,16
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 177
.b8 234
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp8063
.b64 $L__tmp8076
.b8 20
.b8 173
.b8 32
.b8 7
.b8 144
.b8 180
.b8 232
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp8063
.b64 $L__tmp8076
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 128,16
.b32 8373
.b8 18
.b64 $L__tmp8063
.b64 $L__tmp8075
.b8 36
.b32 .debug_loc+48959
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp8069
.b64 $L__tmp8071
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 181
.b8 232
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp8069
.b64 $L__tmp8071
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 240,15
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 180
.b8 232
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp8078
.b64 $L__tmp8091
.b8 20
.b8 174
.b8 32
.b8 7
.b8 144
.b8 182
.b8 232
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp8078
.b64 $L__tmp8091
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 224,15
.b32 8373
.b8 18
.b64 $L__tmp8078
.b64 $L__tmp8090
.b8 36
.b32 .debug_loc+49097
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp8084
.b64 $L__tmp8086
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 184
.b8 230
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp8084
.b64 $L__tmp8086
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 208,15
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 183
.b8 230
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp8092
.b64 $L__tmp8172
.b8 34
.b8 6
.b8 144
.b8 181
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 8205
.b8 31
.b32 8397
.b64 $L__tmp8095
.b64 $L__tmp8097
.b8 20
.b8 180
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 192,15
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 178
.b8 234
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp8099
.b64 $L__tmp8112
.b8 20
.b8 180
.b8 32
.b8 7
.b8 144
.b8 184
.b8 232
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp8099
.b64 $L__tmp8112
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 176,15
.b32 8373
.b8 18
.b64 $L__tmp8099
.b64 $L__tmp8111
.b8 36
.b32 .debug_loc+49235
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp8105
.b64 $L__tmp8107
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 177
.b8 230
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp8105
.b64 $L__tmp8107
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 160,15
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 176
.b8 230
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp8114
.b64 $L__tmp8116
.b8 20
.b8 180
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 152,15
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 185
.b8 236
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp8117
.b64 $L__tmp8119
.b8 20
.b8 180
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 136,15
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 144,15
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp8121
.b64 $L__tmp8123
.b8 20
.b8 181
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 128,15
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 184
.b8 242
.b8 220
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp8125
.b64 $L__tmp8138
.b8 20
.b8 181
.b8 32
.b8 7
.b8 144
.b8 176
.b8 234
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp8125
.b64 $L__tmp8138
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 240,14
.b32 8373
.b8 18
.b64 $L__tmp8125
.b64 $L__tmp8137
.b8 36
.b32 .debug_loc+49373
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp8131
.b64 $L__tmp8133
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 180
.b8 228
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp8131
.b64 $L__tmp8133
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 224,14
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 179
.b8 228
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp8140
.b64 $L__tmp8142
.b8 20
.b8 181
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 216,14
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 181
.b8 226
.b8 224
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp8143
.b64 $L__tmp8145
.b8 20
.b8 181
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 200,14
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 208,14
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp8147
.b64 $L__tmp8149
.b8 20
.b8 182
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 192,14
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 180
.b8 232
.b8 224
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp8151
.b64 $L__tmp8164
.b8 20
.b8 182
.b8 32
.b8 7
.b8 144
.b8 178
.b8 234
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp8151
.b64 $L__tmp8164
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 176,14
.b32 8373
.b8 18
.b64 $L__tmp8151
.b64 $L__tmp8163
.b8 36
.b32 .debug_loc+49511
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp8157
.b64 $L__tmp8159
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 183
.b8 226
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp8157
.b64 $L__tmp8159
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 160,14
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 182
.b8 226
.b8 208
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp8166
.b64 $L__tmp8168
.b8 20
.b8 182
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 144,14
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 177
.b8 236
.b8 224
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp8169
.b64 $L__tmp8171
.b8 20
.b8 182
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 128,14
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 136,14
.b32 8652
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp8175
.b64 $L__tmp8391
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 240,20
.b32 6725
.b8 42
.b32 8662
.b64 $L__tmp8175
.b64 $L__tmp8176
.b8 20
.b8 39
.b8 1
.b8 32
.b8 8
.b8 144
.b8 183
.b8 238
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 8796
.b8 18
.b64 $L__tmp8175
.b64 $L__tmp8176
.b8 34
.b8 8
.b8 144
.b8 182
.b8 238
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 8812
.b8 0
.b8 0
.b8 42
.b32 8826
.b64 $L__tmp8178
.b64 $L__tmp8390
.b8 20
.b8 40
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 232,11
.b32 9008
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 240,11
.b32 9020
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 248,11
.b32 9032
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 128,12
.b32 9044
.b8 32
.b8 6
.b8 144
.b8 182
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 9065
.b8 18
.b64 $L__tmp8178
.b64 $L__tmp8390
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 148,12
.b32 9078
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 152,12
.b32 9094
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 156,12
.b32 9106
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 240,33
.b32 9118
.b8 34
.b8 8
.b8 144
.b8 182
.b8 224
.b8 228
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 9131
.b8 42
.b32 9161
.b64 $L__tmp8179
.b64 $L__tmp8192
.b8 20
.b8 4
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 192,10
.b32 9340
.b8 18
.b64 $L__tmp8179
.b64 $L__tmp8192
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 200,10
.b32 9352
.b8 18
.b64 $L__tmp8179
.b64 $L__tmp8191
.b8 36
.b32 .debug_loc+49649
.b32 9362
.b8 31
.b32 7562
.b64 $L__tmp8185
.b64 $L__tmp8187
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 178
.b8 242
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp8185
.b64 $L__tmp8187
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 176,10
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 177
.b8 242
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 7701
.b64 $L__tmp8196
.b64 $L__tmp8202
.b8 20
.b8 4
.b8 1
.b8 32
.b8 8
.b8 144
.b8 180
.b8 242
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7842
.b8 32
.b8 8
.b8 144
.b8 182
.b8 242
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7856
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 160,10
.b32 7867
.b8 32
.b8 8
.b8 144
.b8 185
.b8 232
.b8 200
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7882
.b8 18
.b64 $L__tmp8196
.b64 $L__tmp8202
.b8 34
.b8 8
.b8 144
.b8 177
.b8 234
.b8 200
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7898
.b8 34
.b8 8
.b8 144
.b8 179
.b8 234
.b8 200
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7915
.b8 34
.b8 8
.b8 144
.b8 180
.b8 234
.b8 200
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7930
.b8 34
.b8 8
.b8 144
.b8 177
.b8 236
.b8 200
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7950
.b8 34
.b8 8
.b8 144
.b8 178
.b8 236
.b8 200
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 7962
.b8 0
.b8 0
.b8 42
.b32 9376
.b64 $L__tmp8206
.b64 $L__tmp8373
.b8 20
.b8 11
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 208,8
.b32 9525
.b8 32
.b8 7
.b8 144
.b8 179
.b8 234
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 9537
.b8 32
.b8 7
.b8 144
.b8 180
.b8 234
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 9549
.b8 32
.b8 7
.b8 144
.b8 181
.b8 234
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 9561
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 216,8
.b32 9573
.b8 32
.b8 6
.b8 144
.b8 183
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 9584
.b8 31
.b32 8217
.b64 $L__tmp8207
.b64 $L__tmp8220
.b8 20
.b8 193
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 176,8
.b32 8361
.b8 18
.b64 $L__tmp8207
.b64 $L__tmp8220
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 192,8
.b32 8373
.b8 18
.b64 $L__tmp8207
.b64 $L__tmp8219
.b8 36
.b32 .debug_loc+49787
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp8213
.b64 $L__tmp8215
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 180
.b8 240
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp8213
.b64 $L__tmp8215
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 160,8
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 179
.b8 240
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp8222
.b64 $L__tmp8235
.b8 20
.b8 194
.b8 32
.b8 7
.b8 144
.b8 183
.b8 234
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp8222
.b64 $L__tmp8235
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 144,8
.b32 8373
.b8 18
.b64 $L__tmp8222
.b64 $L__tmp8234
.b8 36
.b32 .debug_loc+49925
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp8228
.b64 $L__tmp8230
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 183
.b8 238
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp8228
.b64 $L__tmp8230
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 128,8
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 182
.b8 238
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp8237
.b64 $L__tmp8250
.b8 20
.b8 195
.b8 32
.b8 7
.b8 144
.b8 184
.b8 234
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp8237
.b64 $L__tmp8250
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 240,7
.b32 8373
.b8 18
.b64 $L__tmp8237
.b64 $L__tmp8249
.b8 36
.b32 .debug_loc+50063
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp8243
.b64 $L__tmp8245
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 176
.b8 238
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp8243
.b64 $L__tmp8245
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 224,7
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 185
.b8 236
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp8252
.b64 $L__tmp8265
.b8 20
.b8 196
.b8 32
.b8 7
.b8 144
.b8 185
.b8 234
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp8252
.b64 $L__tmp8265
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 208,7
.b32 8373
.b8 18
.b64 $L__tmp8252
.b64 $L__tmp8264
.b8 36
.b32 .debug_loc+50201
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp8258
.b64 $L__tmp8260
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 179
.b8 236
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp8258
.b64 $L__tmp8260
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 192,7
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 178
.b8 236
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp8266
.b64 $L__tmp8373
.b8 34
.b8 6
.b8 144
.b8 184
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 9595
.b8 34
.b8 8
.b8 144
.b8 178
.b8 240
.b8 208
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9605
.b8 31
.b32 8397
.b64 $L__tmp8269
.b64 $L__tmp8271
.b8 20
.b8 202
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 176,7
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 178
.b8 240
.b8 200
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp8273
.b64 $L__tmp8286
.b8 20
.b8 202
.b8 32
.b8 7
.b8 144
.b8 177
.b8 236
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp8273
.b64 $L__tmp8286
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 160,7
.b32 8373
.b8 18
.b64 $L__tmp8273
.b64 $L__tmp8285
.b8 36
.b32 .debug_loc+50342
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp8279
.b64 $L__tmp8281
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 182
.b8 234
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp8279
.b64 $L__tmp8281
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 144,7
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 181
.b8 234
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp8288
.b64 $L__tmp8290
.b8 20
.b8 202
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 136,7
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 185
.b8 242
.b8 200
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp8291
.b64 $L__tmp8293
.b8 20
.b8 202
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 248,6
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 128,7
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp8295
.b64 $L__tmp8297
.b8 20
.b8 203
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 240,6
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 184
.b8 228
.b8 204
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp8299
.b64 $L__tmp8312
.b8 20
.b8 203
.b8 32
.b8 7
.b8 144
.b8 178
.b8 236
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp8299
.b64 $L__tmp8312
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 224,6
.b32 8373
.b8 18
.b64 $L__tmp8299
.b64 $L__tmp8311
.b8 36
.b32 .debug_loc+50483
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp8305
.b64 $L__tmp8307
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 185
.b8 232
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp8305
.b64 $L__tmp8307
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 208,6
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 184
.b8 232
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp8314
.b64 $L__tmp8316
.b8 20
.b8 203
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 200,6
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 181
.b8 232
.b8 204
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp8317
.b64 $L__tmp8319
.b8 20
.b8 203
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 184,6
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 192,6
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp8321
.b64 $L__tmp8323
.b8 20
.b8 204
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 176,6
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 180
.b8 238
.b8 204
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp8325
.b64 $L__tmp8338
.b8 20
.b8 204
.b8 32
.b8 7
.b8 144
.b8 179
.b8 236
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp8325
.b64 $L__tmp8338
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 160,6
.b32 8373
.b8 18
.b64 $L__tmp8325
.b64 $L__tmp8337
.b8 36
.b32 .debug_loc+50624
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp8331
.b64 $L__tmp8333
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 178
.b8 232
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp8331
.b64 $L__tmp8333
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 144,6
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 177
.b8 232
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp8340
.b64 $L__tmp8342
.b8 20
.b8 204
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 136,6
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 177
.b8 242
.b8 204
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp8343
.b64 $L__tmp8345
.b8 20
.b8 204
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 248,5
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 128,6
.b32 8652
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp8347
.b64 $L__tmp8349
.b8 20
.b8 205
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 240,5
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 176
.b8 228
.b8 208
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8217
.b64 $L__tmp8351
.b64 $L__tmp8364
.b8 20
.b8 205
.b8 32
.b8 7
.b8 144
.b8 180
.b8 236
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp8351
.b64 $L__tmp8364
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 224,5
.b32 8373
.b8 18
.b64 $L__tmp8351
.b64 $L__tmp8363
.b8 36
.b32 .debug_loc+50765
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp8357
.b64 $L__tmp8359
.b8 20
.b8 64
.b8 32
.b8 9
.b8 144
.b8 181
.b8 230
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp8357
.b64 $L__tmp8359
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 208,5
.b32 7663
.b8 34
.b8 9
.b8 144
.b8 180
.b8 230
.b8 196
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 8397
.b64 $L__tmp8366
.b64 $L__tmp8368
.b8 20
.b8 205
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 192,5
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 183
.b8 230
.b8 208
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 31
.b32 8531
.b64 $L__tmp8369
.b64 $L__tmp8371
.b8 20
.b8 205
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 176,5
.b32 8643
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 184,5
.b32 8652
.b8 0
.b8 0
.b8 0
.b8 42
.b32 9625
.b64 $L__tmp8374
.b64 $L__tmp8390
.b8 20
.b8 17
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 240,4
.b32 9769
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 248,4
.b32 9779
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 128,5
.b32 9789
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 136,5
.b32 9799
.b8 18
.b64 $L__tmp8374
.b64 $L__tmp8390
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 144,5
.b32 9811
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 160,5
.b32 9820
.b8 34
.b8 8
.b8 144
.b8 182
.b8 228
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9830
.b8 34
.b8 8
.b8 144
.b8 178
.b8 232
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9845
.b8 34
.b8 8
.b8 144
.b8 181
.b8 232
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9856
.b8 34
.b8 8
.b8 144
.b8 184
.b8 232
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9867
.b8 34
.b8 8
.b8 144
.b8 177
.b8 234
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9878
.b8 34
.b8 8
.b8 144
.b8 180
.b8 234
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9889
.b8 34
.b8 8
.b8 144
.b8 183
.b8 234
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9899
.b8 34
.b8 8
.b8 144
.b8 176
.b8 236
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9909
.b8 34
.b8 8
.b8 144
.b8 179
.b8 236
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9919
.b8 34
.b8 8
.b8 144
.b8 182
.b8 236
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9929
.b8 34
.b8 8
.b8 144
.b8 185
.b8 236
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 9939
.b8 31
.b32 8397
.b64 $L__tmp8377
.b64 $L__tmp8379
.b8 20
.b8 88
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 232,4
.b32 8507
.b8 32
.b8 8
.b8 144
.b8 183
.b8 228
.b8 212
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 8516
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 9961
.b64 $L__tmp8393
.b64 $L__tmp8396
.b8 20
.b8 44
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 208,4
.b32 10081
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 216,4
.b32 10091
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 224,4
.b32 10101
.b8 18
.b64 $L__tmp8393
.b64 $L__tmp8396
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 136,26
.b32 10112
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 172,26
.b32 10124
.b8 34
.b8 8
.b8 144
.b8 184
.b8 226
.b8 228
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 10133
.b8 34
.b8 8
.b8 144
.b8 185
.b8 226
.b8 228
.b8 137
.b8 227
.b8 172
.b8 9
.b8 2
.b32 10145
.b8 0
.b8 0
.b8 18
.b64 $L__tmp8398
.b64 $L__tmp8462
.b8 36
.b32 .debug_loc+51044
.b32 6749
.b8 42
.b32 10193
.b64 $L__tmp8401
.b64 $L__tmp8402
.b8 20
.b8 52
.b8 1
.b8 32
.b8 8
.b8 144
.b8 185
.b8 232
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10325
.b8 18
.b64 $L__tmp8401
.b64 $L__tmp8402
.b8 36
.b32 .debug_loc+50906
.b32 10341
.b8 0
.b8 0
.b8 42
.b32 10355
.b64 $L__tmp8405
.b64 $L__tmp8406
.b8 20
.b8 53
.b8 1
.b8 32
.b8 8
.b8 144
.b8 183
.b8 232
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10501
.b8 18
.b64 $L__tmp8405
.b64 $L__tmp8406
.b8 36
.b32 .debug_loc+50975
.b32 10517
.b8 0
.b8 0
.b8 18
.b64 $L__tmp8412
.b64 $L__tmp8416
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 248,20
.b32 6768
.b8 42
.b32 10531
.b64 $L__tmp8412
.b64 $L__tmp8413
.b8 20
.b8 57
.b8 1
.b8 32
.b8 8
.b8 144
.b8 178
.b8 232
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10659
.b8 18
.b64 $L__tmp8412
.b64 $L__tmp8413
.b8 34
.b8 8
.b8 144
.b8 177
.b8 232
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 10675
.b8 0
.b8 0
.b8 0
.b8 42
.b32 8217
.b64 $L__tmp8418
.b64 $L__tmp8431
.b8 20
.b8 61
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 176,4
.b32 8361
.b8 18
.b64 $L__tmp8418
.b64 $L__tmp8431
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 192,4
.b32 8373
.b8 18
.b64 $L__tmp8418
.b64 $L__tmp8430
.b8 36
.b32 .debug_loc+51189
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp8424
.b64 $L__tmp8426
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 185
.b8 236
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp8424
.b64 $L__tmp8426
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 160,4
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 184
.b8 236
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 8217
.b64 $L__tmp8433
.b64 $L__tmp8446
.b8 20
.b8 62
.b8 1
.b8 32
.b8 7
.b8 144
.b8 181
.b8 238
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp8433
.b64 $L__tmp8446
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 144,4
.b32 8373
.b8 18
.b64 $L__tmp8433
.b64 $L__tmp8445
.b8 36
.b32 .debug_loc+51330
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp8439
.b64 $L__tmp8441
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 178
.b8 236
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp8439
.b64 $L__tmp8441
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 128,4
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 177
.b8 236
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 8217
.b64 $L__tmp8448
.b64 $L__tmp8461
.b8 20
.b8 63
.b8 1
.b8 32
.b8 7
.b8 144
.b8 183
.b8 238
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 8361
.b8 18
.b64 $L__tmp8448
.b64 $L__tmp8461
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 240,3
.b32 8373
.b8 18
.b64 $L__tmp8448
.b64 $L__tmp8460
.b8 36
.b32 .debug_loc+51471
.b32 8383
.b8 31
.b32 7562
.b64 $L__tmp8454
.b64 $L__tmp8456
.b8 20
.b8 64
.b8 32
.b8 8
.b8 144
.b8 181
.b8 234
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7650
.b8 18
.b64 $L__tmp8454
.b64 $L__tmp8456
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 224,3
.b32 7663
.b8 34
.b8 8
.b8 144
.b8 180
.b8 234
.b8 224
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 7674
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 18
.b64 $L__tmp8465
.b64 $L__tmp8472
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 208,21
.b32 5950
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 224,21
.b32 5963
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 240,21
.b32 5976
.b8 42
.b32 10689
.b64 $L__tmp8466
.b64 $L__tmp8467
.b8 20
.b8 97
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 144,3
.b32 10821
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 160,3
.b32 10832
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 176,3
.b32 10842
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 192,3
.b32 10852
.b8 18
.b64 $L__tmp8466
.b64 $L__tmp8467
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 208,3
.b32 10863
.b8 0
.b8 0
.b8 42
.b32 10689
.b64 $L__tmp8468
.b64 $L__tmp8469
.b8 20
.b8 98
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 192,2
.b32 10821
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 208,2
.b32 10832
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 224,2
.b32 10842
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 240,2
.b32 10852
.b8 18
.b64 $L__tmp8468
.b64 $L__tmp8469
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 128,3
.b32 10863
.b8 0
.b8 0
.b8 42
.b32 10689
.b64 $L__tmp8470
.b64 $L__tmp8471
.b8 20
.b8 99
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 240,1
.b32 10821
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 128,2
.b32 10832
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 144,2
.b32 10842
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 160,2
.b32 10852
.b8 18
.b64 $L__tmp8470
.b64 $L__tmp8471
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 176,2
.b32 10863
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 42
.b32 11617
.b64 $L__tmp8476
.b64 $L__tmp8477
.b8 17
.b8 65
.b8 3
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 192,1
.b32 11754
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 200,1
.b32 11765
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 208,1
.b32 11776
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 216,1
.b32 11787
.b8 18
.b64 $L__tmp8476
.b64 $L__tmp8477
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 224,1
.b32 11798
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 11085
.b64 $L__tmp8479
.b64 $L__tmp8485
.b8 10
.b8 29
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 160,1
.b32 11143
.b8 42
.b32 11154
.b64 $L__tmp8483
.b64 $L__tmp8484
.b8 3
.b8 4
.b8 1
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 152,1
.b32 11214
.b8 32
.b8 8
.b8 144
.b8 179
.b8 232
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11224
.b8 32
.b8 8
.b8 144
.b8 180
.b8 232
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11234
.b8 32
.b8 8
.b8 144
.b8 181
.b8 232
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11244
.b8 0
.b8 0
.b8 31
.b32 11815
.b64 $L__tmp8486
.b64 $L__tmp8488
.b8 10
.b8 31
.b8 18
.b64 $L__tmp8486
.b64 $L__tmp8488
.b8 34
.b8 8
.b8 144
.b8 184
.b8 230
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 11908
.b8 0
.b8 0
.b8 31
.b32 11921
.b64 $L__tmp8490
.b64 $L__tmp8492
.b8 10
.b8 32
.b8 18
.b64 $L__tmp8490
.b64 $L__tmp8492
.b8 34
.b8 8
.b8 144
.b8 185
.b8 230
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 12014
.b8 0
.b8 0
.b8 31
.b32 12027
.b64 $L__tmp8494
.b64 $L__tmp8502
.b8 10
.b8 33
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 144,1
.b32 12068
.b8 32
.b8 6
.b8 144
.b8 181
.b8 230
.b8 152
.b8 171
.b8 2
.b8 2
.b32 12078
.b8 18
.b64 $L__tmp8494
.b64 $L__tmp8502
.b8 36
.b32 .debug_loc+51612
.b32 12088
.b8 0
.b8 0
.b8 31
.b32 12099
.b64 $L__tmp8503
.b64 $L__tmp8516
.b8 10
.b8 33
.b8 32
.b8 7
.b8 144
.b8 185
.b8 238
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12152
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot27
.b8 35
.b8 120
.b32 12161
.b8 18
.b64 $L__tmp8503
.b64 $L__tmp8516
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot27
.b8 35
.b8 128,1
.b32 12171
.b8 18
.b64 $L__tmp8503
.b64 $L__tmp8515
.b8 36
.b32 .debug_loc+51757
.b32 12186
.b8 31
.b32 12208
.b64 $L__tmp8510
.b64 $L__tmp8511
.b8 3
.b8 100
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot27
.b8 35
.b8 104
.b32 12254
.b8 32
.b8 7
.b8 144
.b8 181
.b8 240
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12264
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 12279
.b64 $L__tmp8517
.b64 $L__tmp8526
.b8 10
.b8 33
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot27
.b8 35
.b8 88
.b32 12329
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot27
.b8 35
.b8 96
.b32 12339
.b8 18
.b64 $L__tmp8517
.b64 $L__tmp8525
.b8 36
.b32 .debug_loc+51902
.b32 12349
.b8 0
.b8 0
.b8 31
.b32 6009
.b64 $L__tmp8527
.b64 $L__tmp8529
.b8 10
.b8 35
.b8 18
.b64 $L__tmp8527
.b64 $L__tmp8529
.b8 34
.b8 8
.b8 144
.b8 184
.b8 234
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 6102
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 141559
.b64 $L__tmp8532
.b64 $L__tmp8544
.b8 13
.b8 22
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot27
.b8 35
.b8 48
.b32 141612
.b8 32
.b8 7
.b8 144
.b8 176
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 141621
.b8 18
.b64 $L__tmp8532
.b64 $L__tmp8544
.b8 41
.b8 6
.b8 11
.b8 3
.b64 __local_depot27
.b8 35
.b8 64
.b32 141631
.b8 18
.b64 $L__tmp8532
.b64 $L__tmp8543
.b8 36
.b32 .debug_loc+52047
.b32 141646
.b8 31
.b32 12208
.b64 $L__tmp8538
.b64 $L__tmp8539
.b8 3
.b8 87
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot27
.b8 35
.b8 32
.b32 12254
.b8 32
.b8 7
.b8 144
.b8 179
.b8 242
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12264
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 141658
.b64 $L__tmp8545
.b64 $L__tmp8558
.b8 13
.b8 25
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot27
.b8 35
.b8 24
.b32 141746
.b8 18
.b64 $L__tmp8545
.b64 $L__tmp8558
.b8 36
.b32 .debug_loc+52192
.b32 141756
.b8 18
.b64 $L__tmp8546
.b64 $L__tmp8557
.b8 36
.b32 .debug_loc+52332
.b32 141771
.b8 0
.b8 0
.b8 0
.b8 31
.b32 141783
.b64 $L__tmp8560
.b64 $L__tmp8573
.b8 13
.b8 26
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot27
.b8 35
.b8 8
.b32 141855
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot27
.b8 35
.b8 16
.b32 141865
.b8 18
.b64 $L__tmp8560
.b64 $L__tmp8573
.b8 36
.b32 .debug_loc+52477
.b32 141876
.b8 18
.b64 $L__tmp8561
.b64 $L__tmp8572
.b8 36
.b32 .debug_loc+52617
.b32 141891
.b8 0
.b8 0
.b8 0
.b8 31
.b32 141658
.b64 $L__tmp8575
.b64 $L__tmp8588
.b8 13
.b8 27
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot27
.b8 35
.b8 0
.b32 141746
.b8 18
.b64 $L__tmp8575
.b64 $L__tmp8588
.b8 36
.b32 .debug_loc+52763
.b32 141756
.b8 18
.b64 $L__tmp8576
.b64 $L__tmp8587
.b8 36
.b32 .debug_loc+52903
.b32 141771
.b8 0
.b8 0
.b8 0
.b8 31
.b32 13928
.b64 $L__tmp8590
.b64 $L__tmp8591
.b8 13
.b8 27
.b8 32
.b8 9
.b8 144
.b8 183
.b8 226
.b8 212
.b8 137
.b8 195
.b8 204
.b8 220
.b8 18
.b8 2
.b32 13964
.b8 0
.b8 31
.b32 13979
.b64 $L__tmp8598
.b64 $L__tmp8612
.b8 13
.b8 30
.b8 32
.b8 6
.b8 144
.b8 185
.b8 232
.b8 152
.b8 171
.b8 2
.b8 2
.b32 14030
.b8 32
.b8 6
.b8 144
.b8 176
.b8 234
.b8 152
.b8 171
.b8 2
.b8 2
.b32 14039
.b8 32
.b8 6
.b8 144
.b8 177
.b8 234
.b8 152
.b8 171
.b8 2
.b8 2
.b32 14048
.b8 32
.b8 8
.b8 144
.b8 180
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 14057
.b8 32
.b8 8
.b8 144
.b8 181
.b8 224
.b8 196
.b8 161
.b8 166
.b8 174
.b8 9
.b8 2
.b32 14067
.b8 18
.b64 $L__tmp8598
.b64 $L__tmp8612
.b8 34
.b8 7
.b8 144
.b8 183
.b8 232
.b8 204
.b8 147
.b8 215
.b8 4
.b8 2
.b32 14078
.b8 34
.b8 6
.b8 144
.b8 178
.b8 234
.b8 152
.b8 171
.b8 2
.b8 2
.b32 14097
.b8 34
.b8 8
.b8 144
.b8 185
.b8 242
.b8 200
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 14112
.b8 34
.b8 8
.b8 144
.b8 176
.b8 224
.b8 204
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 14124
.b8 34
.b8 8
.b8 144
.b8 177
.b8 224
.b8 204
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 14135
.b8 36
.b32 .debug_loc+53051
.b32 14146
.b8 36
.b32 .debug_loc+53117
.b32 14157
.b8 0
.b8 0
.b8 31
.b32 14170
.b64 $L__tmp8617
.b64 $L__tmp8618
.b8 13
.b8 41
.b8 32
.b8 8
.b8 144
.b8 185
.b8 224
.b8 204
.b8 145
.b8 227
.b8 172
.b8 9
.b8 2
.b32 14279
.b8 32
.b8 7
.b8 144
.b8 176
.b8 226
.b8 216
.b8 145
.b8 215
.b8 4
.b8 2
.b32 14292
.b8 18
.b64 $L__tmp8617
.b64 $L__tmp8618
.b8 34
.b8 7
.b8 144
.b8 185
.b8 224
.b8 216
.b8 145
.b8 215
.b8 4
.b8 2
.b32 14309
.b8 0
.b8 0
.b8 0
.b8 0
.b8 35
.b64 $L__func_begin28
.b64 $L__func_end28
.b8 1
.b8 156
.b32 141559
.b8 32
.b8 6
.b8 144
.b8 181
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 141612
.b8 32
.b8 6
.b8 144
.b8 182
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 141621
.b8 18
.b64 $L__tmp8621
.b64 $L__tmp8633
.b8 41
.b8 6
.b8 11
.b8 3
.b64 __local_depot28
.b8 35
.b8 16
.b32 141631
.b8 18
.b64 $L__tmp8621
.b64 $L__tmp8632
.b8 36
.b32 .debug_loc+53183
.b32 141646
.b8 31
.b32 12208
.b64 $L__tmp8627
.b64 $L__tmp8628
.b8 3
.b8 87
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot28
.b8 35
.b8 0
.b32 12254
.b8 32
.b8 6
.b8 144
.b8 179
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 12264
.b8 0
.b8 0
.b8 0
.b8 0
.b8 35
.b64 $L__func_begin29
.b64 $L__func_end29
.b8 1
.b8 156
.b32 141658
.b8 32
.b8 6
.b8 144
.b8 180
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 141746
.b8 18
.b64 $L__tmp8634
.b64 $L__tmp8647
.b8 36
.b32 .debug_loc+53321
.b32 141756
.b8 18
.b64 $L__tmp8635
.b64 $L__tmp8646
.b8 36
.b32 .debug_loc+53452
.b32 141771
.b8 0
.b8 0
.b8 0
.b8 35
.b64 $L__func_begin30
.b64 $L__func_end30
.b8 1
.b8 156
.b32 141783
.b8 32
.b8 6
.b8 144
.b8 180
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 141855
.b8 32
.b8 6
.b8 144
.b8 181
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 141865
.b8 18
.b64 $L__tmp8648
.b64 $L__tmp8661
.b8 36
.b32 .debug_loc+53590
.b32 141876
.b8 18
.b64 $L__tmp8649
.b64 $L__tmp8660
.b8 36
.b32 .debug_loc+53721
.b32 141891
.b8 0
.b8 0
.b8 0
.b8 30
.b64 $L__func_begin31
.b64 $L__func_end31
.b8 1
.b8 156
.b8 95,95,99,108,111,115,101,115,116,104,105,116,95,95,115,112,104,101,114,101
.b8 0
.b8 95,95,100,101,118,105,99,101,95,115,116,117,98,95,95,90,50,48,95,95,99,108,111,115,101,115,116,104,105,116,95,95,115,112,104,101,114,101,118
.b8 0
.b8 13
.b8 44
.b32 1735
.b8 1
.b8 18
.b64 $L__tmp8662
.b64 $L__tmp8668
.b8 40
.b8 6
.b8 144
.b8 178
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b8 115,98,116,95,100,97,116,97
.b8 0
.b8 13
.b8 45
.b32 166517
.b8 31
.b32 4954
.b64 $L__tmp8662
.b64 $L__tmp8664
.b8 13
.b8 45
.b8 18
.b64 $L__tmp8662
.b64 $L__tmp8664
.b8 34
.b8 6
.b8 144
.b8 177
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 5061
.b8 0
.b8 0
.b8 31
.b32 11921
.b64 $L__tmp8665
.b64 $L__tmp8667
.b8 13
.b8 47
.b8 18
.b64 $L__tmp8665
.b64 $L__tmp8667
.b8 34
.b8 5
.b8 144
.b8 177
.b8 204
.b8 149
.b8 1
.b8 2
.b32 12014
.b8 0
.b8 0
.b8 0
.b8 0
.b8 27
.b8 95,90,78,52,50,95,73,78,84,69,82,78,65,76,95,51,48,102,98,50,51,102,51,95,49,49,95,111,112,116,105,120,95,114,116,95,99,117,95,55
.b8 51,48,98,100,101,53,101,49,54,111,112,116,105,120,71,101,116,82,97,121,70,108,97,103,115,69,118
.b8 0
.b8 111,112,116,105,120,71,101,116,82,97,121,70,108,97,103,115
.b8 0
.b8 17
.b8 92
.b8 2
.b32 740
.b8 1
.b8 28
.b8 29
.b8 117,48
.b8 0
.b8 17
.b8 94
.b8 2
.b32 740
.b8 0
.b8 0
.b8 30
.b64 $L__func_begin32
.b64 $L__func_end32
.b8 1
.b8 156
.b8 95,95,109,105,115,115,95,95,109,115
.b8 0
.b8 95,95,100,101,118,105,99,101,95,115,116,117,98,95,95,90,49,48,95,95,109,105,115,115,95,95,109,115,118
.b8 0
.b8 23
.b8 9
.b32 1735
.b8 1
.b8 31
.b32 161908
.b64 $L__tmp8669
.b64 $L__tmp8671
.b8 23
.b8 10
.b8 18
.b64 $L__tmp8669
.b64 $L__tmp8671
.b8 34
.b8 5
.b8 144
.b8 177
.b8 228
.b8 149
.b8 1
.b8 2
.b32 162003
.b8 0
.b8 0
.b8 31
.b32 2900
.b64 $L__tmp8673
.b64 $L__tmp8674
.b8 23
.b8 12
.b8 32
.b8 6
.b8 144
.b8 177
.b8 226
.b8 200
.b8 171
.b8 2
.b8 2
.b32 2995
.b8 0
.b8 31
.b32 2900
.b64 $L__tmp8677
.b64 $L__tmp8678
.b8 23
.b8 14
.b8 32
.b8 5
.b8 144
.b8 180
.b8 228
.b8 149
.b8 1
.b8 2
.b32 2995
.b8 0
.b8 31
.b32 3416
.b64 $L__tmp8679
.b64 $L__tmp8680
.b8 23
.b8 15
.b8 32
.b8 5
.b8 144
.b8 182
.b8 228
.b8 149
.b8 1
.b8 2
.b32 3511
.b8 0
.b8 0
.b8 16
.b64 $L__func_begin33
.b64 $L__func_end33
.b8 1
.b8 156
.b8 95,90,78,53,111,112,116,105,120,53,65,114,114,97,121,73,102,76,109,51,69,69,67,49,69,118
.b8 0
.b8 65,114,114,97,121
.b8 0
.b8 3
.b8 26
.b32 1735
.b8 43
.b8 6
.b8 11
.b8 3
.b64 __local_depot33
.b8 35
.b8 0
.b8 116,104,105,115
.b8 0
.b32 11255
.b8 0
.b8 35
.b64 $L__func_begin34
.b64 $L__func_end34
.b8 1
.b8 156
.b32 12027
.b8 32
.b8 6
.b8 144
.b8 180
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 12068
.b8 32
.b8 5
.b8 144
.b8 177
.b8 204
.b8 149
.b8 1
.b8 2
.b32 12078
.b8 18
.b64 $L__tmp8685
.b64 $L__tmp8693
.b8 36
.b32 .debug_loc+53859
.b32 12088
.b8 0
.b8 0
.b8 35
.b64 $L__func_begin35
.b64 $L__func_end35
.b8 1
.b8 156
.b32 12279
.b8 32
.b8 6
.b8 144
.b8 180
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 12329
.b8 32
.b8 6
.b8 144
.b8 181
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 12339
.b8 18
.b64 $L__tmp8695
.b64 $L__tmp8703
.b8 36
.b32 .debug_loc+53995
.b32 12349
.b8 0
.b8 0
.b8 35
.b64 $L__func_begin36
.b64 $L__func_end36
.b8 1
.b8 156
.b32 12711
.b8 32
.b8 6
.b8 144
.b8 177
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 12758
.b8 32
.b8 6
.b8 144
.b8 178
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 12768
.b8 0
.b8 35
.b64 $L__func_begin37
.b64 $L__func_end37
.b8 1
.b8 156
.b32 12208
.b8 32
.b8 6
.b8 144
.b8 177
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 12254
.b8 32
.b8 6
.b8 144
.b8 178
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 12264
.b8 0
.b8 35
.b64 $L__func_begin38
.b64 $L__func_end38
.b8 1
.b8 156
.b32 13390
.b8 32
.b8 6
.b8 144
.b8 177
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 13448
.b8 0
.b8 35
.b64 $L__func_begin39
.b64 $L__func_end39
.b8 1
.b8 156
.b32 11154
.b8 32
.b8 6
.b8 144
.b8 177
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 11214
.b8 32
.b8 5
.b8 144
.b8 177
.b8 204
.b8 149
.b8 1
.b8 2
.b32 11224
.b8 32
.b8 5
.b8 144
.b8 178
.b8 204
.b8 149
.b8 1
.b8 2
.b32 11234
.b8 32
.b8 5
.b8 144
.b8 179
.b8 204
.b8 149
.b8 1
.b8 2
.b32 11244
.b8 0
.b8 35
.b64 $L__func_begin40
.b64 $L__func_end40
.b8 1
.b8 156
.b32 5075
.b8 32
.b8 6
.b8 144
.b8 177
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 5109
.b8 0
.b8 35
.b64 $L__func_begin41
.b64 $L__func_end41
.b8 1
.b8 156
.b32 13617
.b8 32
.b8 6
.b8 144
.b8 177
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 13674
.b8 32
.b8 6
.b8 144
.b8 178
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 13684
.b8 32
.b8 6
.b8 144
.b8 179
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 13693
.b8 32
.b8 5
.b8 144
.b8 177
.b8 204
.b8 149
.b8 1
.b8 2
.b32 13702
.b8 32
.b8 5
.b8 144
.b8 178
.b8 204
.b8 149
.b8 1
.b8 2
.b32 13714
.b8 0
.b8 35
.b64 $L__func_begin42
.b64 $L__func_end42
.b8 1
.b8 156
.b32 56551
.b8 32
.b8 6
.b8 144
.b8 182
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 56630
.b8 32
.b8 6
.b8 144
.b8 183
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 56639
.b8 32
.b8 6
.b8 144
.b8 184
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 56648
.b8 18
.b64 $L__tmp8717
.b64 $L__tmp8732
.b8 41
.b8 6
.b8 11
.b8 3
.b64 __local_depot47
.b8 35
.b8 32
.b32 56658
.b8 18
.b64 $L__tmp8717
.b64 $L__tmp8731
.b8 36
.b32 .debug_loc+54133
.b32 56673
.b8 31
.b32 12711
.b64 $L__tmp8723
.b64 $L__tmp8724
.b8 3
.b8 231
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot47
.b8 35
.b8 8
.b32 12758
.b8 32
.b8 6
.b8 144
.b8 179
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 12768
.b8 0
.b8 31
.b32 12711
.b64 $L__tmp8726
.b64 $L__tmp8727
.b8 3
.b8 231
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot47
.b8 35
.b8 0
.b32 12758
.b8 32
.b8 6
.b8 144
.b8 180
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 12768
.b8 0
.b8 0
.b8 0
.b8 0
.b8 16
.b64 $L__func_begin43
.b64 $L__func_end43
.b8 1
.b8 156
.b8 95,90,78,53,111,112,116,105,120,53,65,114,114,97,121,73,102,76,109,52,69,69,67,49,69,118
.b8 0
.b8 65,114,114,97,121
.b8 0
.b8 3
.b8 26
.b32 1735
.b8 43
.b8 6
.b8 11
.b8 3
.b64 __local_depot48
.b8 35
.b8 0
.b8 116,104,105,115
.b8 0
.b32 13109
.b8 0
.b8 35
.b64 $L__func_begin44
.b64 $L__func_end44
.b8 1
.b8 156
.b32 13459
.b8 32
.b8 6
.b8 144
.b8 180
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 13500
.b8 32
.b8 5
.b8 144
.b8 177
.b8 204
.b8 149
.b8 1
.b8 2
.b32 13510
.b8 18
.b64 $L__tmp8735
.b64 $L__tmp8743
.b8 36
.b32 .debug_loc+54271
.b32 13520
.b8 0
.b8 0
.b8 35
.b64 $L__func_begin45
.b64 $L__func_end45
.b8 1
.b8 156
.b32 13531
.b8 32
.b8 6
.b8 144
.b8 180
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 13581
.b8 32
.b8 6
.b8 144
.b8 181
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 13591
.b8 18
.b64 $L__tmp8745
.b64 $L__tmp8753
.b8 36
.b32 .debug_loc+54407
.b32 13601
.b8 0
.b8 0
.b8 35
.b64 $L__func_begin46
.b64 $L__func_end46
.b8 1
.b8 156
.b32 12946
.b8 32
.b8 6
.b8 144
.b8 177
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 12993
.b8 32
.b8 6
.b8 144
.b8 178
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 13003
.b8 0
.b8 35
.b64 $L__func_begin47
.b64 $L__func_end47
.b8 1
.b8 156
.b32 13037
.b8 32
.b8 6
.b8 144
.b8 177
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 13093
.b8 0
.b8 35
.b64 $L__func_begin48
.b64 $L__func_end48
.b8 1
.b8 156
.b32 13123
.b8 32
.b8 6
.b8 144
.b8 177
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 13179
.b8 0
.b8 35
.b64 $L__func_begin49
.b64 $L__func_end49
.b8 1
.b8 156
.b32 13190
.b8 32
.b8 6
.b8 144
.b8 177
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 13246
.b8 0
.b8 35
.b64 $L__func_begin50
.b64 $L__func_end50
.b8 1
.b8 156
.b32 12625
.b8 32
.b8 6
.b8 144
.b8 177
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 12672
.b8 32
.b8 6
.b8 144
.b8 178
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 12682
.b8 0
.b8 35
.b64 $L__func_begin51
.b64 $L__func_end51
.b8 1
.b8 156
.b32 12484
.b8 32
.b8 7
.b8 144
.b8 182
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12568
.b8 32
.b8 7
.b8 144
.b8 183
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12578
.b8 18
.b64 $L__tmp8767
.b64 $L__tmp8811
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot58
.b8 35
.b8 128,1
.b32 12588
.b8 31
.b32 12625
.b64 $L__tmp8767
.b64 $L__tmp8768
.b8 9
.b8 145
.b8 32
.b8 7
.b8 144
.b8 182
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12672
.b8 32
.b8 6
.b8 144
.b8 178
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 12682
.b8 0
.b8 18
.b64 $L__tmp8769
.b64 $L__tmp8799
.b8 36
.b32 .debug_loc+54545
.b32 12603
.b8 31
.b32 12711
.b64 $L__tmp8774
.b64 $L__tmp8776
.b8 9
.b8 147
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot58
.b8 35
.b8 96
.b32 12758
.b8 32
.b8 6
.b8 144
.b8 181
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 12768
.b8 0
.b8 31
.b32 12625
.b64 $L__tmp8777
.b64 $L__tmp8779
.b8 9
.b8 147
.b8 32
.b8 7
.b8 144
.b8 182
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12672
.b8 32
.b8 6
.b8 144
.b8 184
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 12682
.b8 0
.b8 31
.b32 12802
.b64 $L__tmp8780
.b64 $L__tmp8795
.b8 9
.b8 147
.b8 32
.b8 6
.b8 144
.b8 185
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 12881
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot58
.b8 35
.b8 56
.b32 12890
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot58
.b8 35
.b8 64
.b32 12899
.b8 18
.b64 $L__tmp8780
.b64 $L__tmp8795
.b8 41
.b8 6
.b8 11
.b8 3
.b64 __local_depot58
.b8 35
.b8 80
.b32 12909
.b8 18
.b64 $L__tmp8780
.b64 $L__tmp8794
.b8 36
.b32 .debug_loc+54684
.b32 12924
.b8 31
.b32 12946
.b64 $L__tmp8786
.b64 $L__tmp8787
.b8 3
.b8 231
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot58
.b8 35
.b8 40
.b32 12993
.b8 32
.b8 7
.b8 144
.b8 178
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 13003
.b8 0
.b8 31
.b32 12946
.b64 $L__tmp8789
.b64 $L__tmp8790
.b8 3
.b8 231
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot58
.b8 35
.b8 32
.b32 12993
.b8 32
.b8 7
.b8 144
.b8 179
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 13003
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 13037
.b64 $L__tmp8800
.b64 $L__tmp8801
.b8 9
.b8 148
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot58
.b8 35
.b8 24
.b32 13093
.b8 0
.b8 31
.b32 13123
.b64 $L__tmp8802
.b64 $L__tmp8803
.b8 9
.b8 148
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot58
.b8 35
.b8 16
.b32 13179
.b8 0
.b8 31
.b32 13190
.b64 $L__tmp8804
.b64 $L__tmp8805
.b8 9
.b8 148
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot58
.b8 35
.b8 8
.b32 13246
.b8 0
.b8 31
.b32 11154
.b64 $L__tmp8809
.b64 $L__tmp8810
.b8 9
.b8 148
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot58
.b8 35
.b8 0
.b32 11214
.b8 32
.b8 6
.b8 144
.b8 176
.b8 226
.b8 152
.b8 171
.b8 2
.b8 2
.b32 11224
.b8 32
.b8 6
.b8 144
.b8 177
.b8 226
.b8 152
.b8 171
.b8 2
.b8 2
.b32 11234
.b8 32
.b8 6
.b8 144
.b8 178
.b8 226
.b8 152
.b8 171
.b8 2
.b8 2
.b32 11244
.b8 0
.b8 0
.b8 0
.b8 35
.b64 $L__func_begin52
.b64 $L__func_end52
.b8 1
.b8 156
.b32 12802
.b8 32
.b8 6
.b8 144
.b8 182
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 12881
.b8 32
.b8 6
.b8 144
.b8 183
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 12890
.b8 32
.b8 6
.b8 144
.b8 184
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 12899
.b8 18
.b64 $L__tmp8812
.b64 $L__tmp8827
.b8 41
.b8 6
.b8 11
.b8 3
.b64 __local_depot59
.b8 35
.b8 32
.b32 12909
.b8 18
.b64 $L__tmp8812
.b64 $L__tmp8826
.b8 36
.b32 .debug_loc+54825
.b32 12924
.b8 31
.b32 12946
.b64 $L__tmp8818
.b64 $L__tmp8819
.b8 3
.b8 231
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot59
.b8 35
.b8 8
.b32 12993
.b8 32
.b8 6
.b8 144
.b8 179
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 13003
.b8 0
.b8 31
.b32 12946
.b64 $L__tmp8821
.b64 $L__tmp8822
.b8 3
.b8 231
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot59
.b8 35
.b8 0
.b32 12993
.b8 32
.b8 6
.b8 144
.b8 180
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 13003
.b8 0
.b8 0
.b8 0
.b8 0
.b8 35
.b64 $L__func_begin53
.b64 $L__func_end53
.b8 1
.b8 156
.b32 13257
.b8 32
.b8 7
.b8 144
.b8 178
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 13343
.b8 32
.b8 7
.b8 144
.b8 179
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 13353
.b8 18
.b64 $L__tmp8830
.b64 $L__tmp8895
.b8 41
.b8 6
.b8 12
.b8 3
.b64 __local_depot60
.b8 35
.b8 176,1
.b32 13363
.b8 31
.b32 12625
.b64 $L__tmp8830
.b64 $L__tmp8831
.b8 9
.b8 160
.b8 32
.b8 7
.b8 144
.b8 178
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12672
.b8 32
.b8 6
.b8 144
.b8 178
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 12682
.b8 0
.b8 31
.b32 13390
.b64 $L__tmp8832
.b64 $L__tmp8833
.b8 9
.b8 161
.b8 33
.b8 6
.b8 12
.b8 3
.b64 __local_depot60
.b8 35
.b8 128,1
.b32 13448
.b8 0
.b8 31
.b32 13459
.b64 $L__tmp8835
.b64 $L__tmp8843
.b8 9
.b8 161
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot60
.b8 35
.b8 32
.b32 13500
.b8 32
.b8 5
.b8 144
.b8 177
.b8 204
.b8 149
.b8 1
.b8 2
.b32 13510
.b8 18
.b64 $L__tmp8835
.b64 $L__tmp8843
.b8 36
.b32 .debug_loc+54963
.b32 13520
.b8 0
.b8 0
.b8 31
.b32 13531
.b64 $L__tmp8844
.b64 $L__tmp8853
.b8 9
.b8 161
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot60
.b8 35
.b8 16
.b32 13581
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot60
.b8 35
.b8 24
.b32 13591
.b8 18
.b64 $L__tmp8844
.b64 $L__tmp8852
.b8 36
.b32 .debug_loc+55103
.b32 13601
.b8 0
.b8 0
.b8 18
.b64 $L__tmp8853
.b64 $L__tmp8883
.b8 36
.b32 .debug_loc+55243
.b32 13378
.b8 31
.b32 12711
.b64 $L__tmp8858
.b64 $L__tmp8860
.b8 9
.b8 163
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot60
.b8 35
.b8 0
.b32 12758
.b8 32
.b8 7
.b8 144
.b8 177
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12768
.b8 0
.b8 31
.b32 12625
.b64 $L__tmp8861
.b64 $L__tmp8863
.b8 9
.b8 163
.b8 32
.b8 7
.b8 144
.b8 178
.b8 228
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12672
.b8 32
.b8 7
.b8 144
.b8 180
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12682
.b8 0
.b8 31
.b32 12802
.b64 $L__tmp8864
.b64 $L__tmp8879
.b8 9
.b8 163
.b8 32
.b8 7
.b8 144
.b8 181
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 12881
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot60
.b8 35
.b8 64
.b32 12890
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot60
.b8 35
.b8 72
.b32 12899
.b8 18
.b64 $L__tmp8864
.b64 $L__tmp8879
.b8 41
.b8 6
.b8 11
.b8 3
.b64 __local_depot60
.b8 35
.b8 80
.b32 12909
.b8 18
.b64 $L__tmp8864
.b64 $L__tmp8878
.b8 36
.b32 .debug_loc+55385
.b32 12924
.b8 31
.b32 12946
.b64 $L__tmp8870
.b64 $L__tmp8871
.b8 3
.b8 231
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot60
.b8 35
.b8 48
.b32 12993
.b8 32
.b8 7
.b8 144
.b8 184
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 13003
.b8 0
.b8 31
.b32 12946
.b64 $L__tmp8873
.b64 $L__tmp8874
.b8 3
.b8 231
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot60
.b8 35
.b8 40
.b32 12993
.b8 32
.b8 7
.b8 144
.b8 185
.b8 226
.b8 144
.b8 147
.b8 215
.b8 4
.b8 2
.b32 13003
.b8 0
.b8 0
.b8 0
.b8 0
.b8 0
.b8 31
.b32 13037
.b64 $L__tmp8884
.b64 $L__tmp8885
.b8 9
.b8 164
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot60
.b8 35
.b8 96
.b32 13093
.b8 0
.b8 31
.b32 13123
.b64 $L__tmp8886
.b64 $L__tmp8887
.b8 9
.b8 164
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot60
.b8 35
.b8 104
.b32 13179
.b8 0
.b8 31
.b32 13190
.b64 $L__tmp8888
.b64 $L__tmp8889
.b8 9
.b8 164
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot60
.b8 35
.b8 112
.b32 13246
.b8 0
.b8 31
.b32 11154
.b64 $L__tmp8893
.b64 $L__tmp8894
.b8 9
.b8 164
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot60
.b8 35
.b8 120
.b32 11214
.b8 32
.b8 6
.b8 144
.b8 178
.b8 226
.b8 152
.b8 171
.b8 2
.b8 2
.b32 11224
.b8 32
.b8 6
.b8 144
.b8 179
.b8 226
.b8 152
.b8 171
.b8 2
.b8 2
.b32 11234
.b8 32
.b8 6
.b8 144
.b8 180
.b8 226
.b8 152
.b8 171
.b8 2
.b8 2
.b32 11244
.b8 0
.b8 0
.b8 0
.b8 35
.b64 $L__func_begin54
.b64 $L__func_end54
.b8 1
.b8 156
.b32 12099
.b8 32
.b8 6
.b8 144
.b8 181
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 12152
.b8 32
.b8 6
.b8 144
.b8 182
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 12161
.b8 18
.b64 $L__tmp8896
.b64 $L__tmp8908
.b8 41
.b8 6
.b8 11
.b8 3
.b64 __local_depot63
.b8 35
.b8 16
.b32 12171
.b8 18
.b64 $L__tmp8896
.b64 $L__tmp8907
.b8 36
.b32 .debug_loc+55528
.b32 12186
.b8 31
.b32 12208
.b64 $L__tmp8902
.b64 $L__tmp8903
.b8 3
.b8 100
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot63
.b8 35
.b8 0
.b32 12254
.b8 32
.b8 6
.b8 144
.b8 179
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 12264
.b8 0
.b8 0
.b8 0
.b8 0
.b8 35
.b64 $L__func_begin55
.b64 $L__func_end55
.b8 1
.b8 156
.b32 11085
.b8 32
.b8 6
.b8 144
.b8 177
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b32 11143
.b8 42
.b32 11154
.b64 $L__tmp8913
.b64 $L__tmp8914
.b8 3
.b8 4
.b8 1
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot64
.b8 35
.b8 0
.b32 11214
.b8 32
.b8 5
.b8 144
.b8 180
.b8 204
.b8 149
.b8 1
.b8 2
.b32 11224
.b8 32
.b8 5
.b8 144
.b8 181
.b8 204
.b8 149
.b8 1
.b8 2
.b32 11234
.b8 32
.b8 5
.b8 144
.b8 182
.b8 204
.b8 149
.b8 1
.b8 2
.b32 11244
.b8 0
.b8 0
.b8 37
.b64 $L__func_begin56
.b64 $L__func_end56
.b8 1
.b8 156
.b8 95,90,78,53,111,112,116,105,120,49,55,99,111,111,114,100,105,110,97,116,101,95,115,121,115,116,101,109,69,78,83,95,53,65,114,114,97,121,73,102
.b8 76,109,51,69,69,69,82,83,49,95,83,50,95
.b8 0
.b8 99,111,111,114,100,105,110,97,116,101,95,115,121,115,116,101,109
.b8 0
.b8 3
.b8 7
.b8 1
.b32 1735
.b8 1
.b8 44
.b8 6
.b8 11
.b8 3
.b64 __local_depot65
.b8 35
.b8 96
.b8 110
.b8 0
.b8 3
.b8 7
.b8 1
.b32 1917
.b8 21
.b8 6
.b8 144
.b8 177
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b8 120
.b8 0
.b8 3
.b8 7
.b8 1
.b32 166567
.b8 21
.b8 6
.b8 144
.b8 178
.b8 200
.b8 201
.b8 171
.b8 2
.b8 2
.b8 121
.b8 0
.b8 3
.b8 7
.b8 1
.b32 166567
.b8 18
.b64 $L__tmp8916
.b64 $L__tmp8948
.b8 45
.b8 5
.b8 144
.b8 177
.b8 204
.b8 149
.b8 1
.b8 2
.b8 115
.b8 0
.b8 3
.b8 13
.b8 1
.b32 374
.b8 45
.b8 5
.b8 144
.b8 178
.b8 204
.b8 149
.b8 1
.b8 2
.b8 97
.b8 0
.b8 3
.b8 14
.b8 1
.b32 374
.b8 45
.b8 5
.b8 144
.b8 180
.b8 204
.b8 149
.b8 1
.b8 2
.b8 98
.b8 0
.b8 3
.b8 15
.b8 1
.b32 374
.b8 42
.b32 13861
.b64 $L__tmp8916
.b64 $L__tmp8917
.b8 3
.b8 13
.b8 1
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot65
.b8 35
.b8 88
.b32 13917
.b8 0
.b8 42
.b32 13861
.b64 $L__tmp8919
.b64 $L__tmp8920
.b8 3
.b8 14
.b8 1
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot65
.b8 35
.b8 0
.b32 13917
.b8 0
.b8 42
.b32 13727
.b64 $L__tmp8922
.b64 $L__tmp8923
.b8 3
.b8 15
.b8 1
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot65
.b8 35
.b8 8
.b32 13783
.b8 0
.b8 42
.b32 13794
.b64 $L__tmp8924
.b64 $L__tmp8925
.b8 3
.b8 15
.b8 1
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot65
.b8 35
.b8 16
.b32 13850
.b8 0
.b8 42
.b32 13727
.b64 $L__tmp8927
.b64 $L__tmp8928
.b8 3
.b8 17
.b8 1
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot65
.b8 35
.b8 24
.b32 13783
.b8 0
.b8 42
.b32 13727
.b64 $L__tmp8929
.b64 $L__tmp8930
.b8 3
.b8 17
.b8 1
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot65
.b8 35
.b8 32
.b32 13783
.b8 0
.b8 42
.b32 13727
.b64 $L__tmp8931
.b64 $L__tmp8932
.b8 3
.b8 17
.b8 1
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot65
.b8 35
.b8 40
.b32 13783
.b8 0
.b8 42
.b32 11154
.b64 $L__tmp8934
.b64 $L__tmp8937
.b8 3
.b8 17
.b8 1
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot65
.b8 35
.b8 48
.b32 11214
.b8 32
.b8 5
.b8 144
.b8 182
.b8 204
.b8 149
.b8 1
.b8 2
.b32 11224
.b8 32
.b8 5
.b8 144
.b8 183
.b8 204
.b8 149
.b8 1
.b8 2
.b32 11234
.b8 32
.b8 6
.b8 144
.b8 183
.b8 228
.b8 152
.b8 171
.b8 2
.b8 2
.b32 11244
.b8 0
.b8 42
.b32 13794
.b64 $L__tmp8938
.b64 $L__tmp8939
.b8 3
.b8 18
.b8 1
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot65
.b8 35
.b8 56
.b32 13850
.b8 0
.b8 42
.b32 13794
.b64 $L__tmp8940
.b64 $L__tmp8941
.b8 3
.b8 18
.b8 1
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot65
.b8 35
.b8 64
.b32 13850
.b8 0
.b8 42
.b32 13794
.b64 $L__tmp8942
.b64 $L__tmp8943
.b8 3
.b8 18
.b8 1
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot65
.b8 35
.b8 72
.b32 13850
.b8 0
.b8 42
.b32 11154
.b64 $L__tmp8945
.b64 $L__tmp8947
.b8 3
.b8 18
.b8 1
.b8 33
.b8 6
.b8 11
.b8 3
.b64 __local_depot65
.b8 35
.b8 80
.b32 11214
.b8 32
.b8 6
.b8 144
.b8 183
.b8 230
.b8 152
.b8 171
.b8 2
.b8 2
.b32 11224
.b8 32
.b8 5
.b8 144
.b8 185
.b8 204
.b8 149
.b8 1
.b8 2
.b32 11234
.b8 32
.b8 6
.b8 144
.b8 182
.b8 230
.b8 152
.b8 171
.b8 2
.b8 2
.b32 11244
.b8 0
.b8 0
.b8 0
.b8 25
.b32 166512
.b8 26
.b32 1665
.b8 14
.b32 166526
.b32 12
.b8 26
.b32 14852
.b8 14
.b32 14918
.b32 12
.b8 14
.b32 56904
.b32 12
.b8 14
.b32 99972
.b32 12
.b8 14
.b32 142285
.b32 12
.b8 25
.b32 1917
.b8 0
	}
	.section	.debug_macinfo
	{
.b8 0

	}
