<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › sibyte › sb1250_regs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>sb1250_regs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*  *********************************************************************</span>
<span class="cm">    *  SB1250 Board Support Package</span>
<span class="cm">    *</span>
<span class="cm">    *  Register Definitions                     File: sb1250_regs.h</span>
<span class="cm">    *</span>
<span class="cm">    *  This module contains the addresses of the on-chip peripherals</span>
<span class="cm">    *  on the SB1250.</span>
<span class="cm">    *</span>
<span class="cm">    *  SB1250 specification level:  01/02/2002</span>
<span class="cm">    *</span>
<span class="cm">    *********************************************************************</span>
<span class="cm">    *</span>
<span class="cm">    *  Copyright 2000,2001,2002,2003</span>
<span class="cm">    *  Broadcom Corporation. All rights reserved.</span>
<span class="cm">    *</span>
<span class="cm">    *  This program is free software; you can redistribute it and/or</span>
<span class="cm">    *  modify it under the terms of the GNU General Public License as</span>
<span class="cm">    *  published by the Free Software Foundation; either version 2 of</span>
<span class="cm">    *  the License, or (at your option) any later version.</span>
<span class="cm">    *</span>
<span class="cm">    *  This program is distributed in the hope that it will be useful,</span>
<span class="cm">    *  but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm">    *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm">    *  GNU General Public License for more details.</span>
<span class="cm">    *</span>
<span class="cm">    *  You should have received a copy of the GNU General Public License</span>
<span class="cm">    *  along with this program; if not, write to the Free Software</span>
<span class="cm">    *  Foundation, Inc., 59 Temple Place, Suite 330, Boston,</span>
<span class="cm">    *  MA 02111-1307 USA</span>
<span class="cm">    ********************************************************************* */</span>


<span class="cp">#ifndef _SB1250_REGS_H</span>
<span class="cp">#define _SB1250_REGS_H</span>

<span class="cp">#include &quot;sb1250_defs.h&quot;</span>


<span class="cm">/*  *********************************************************************</span>
<span class="cm">    *  Some general notes:</span>
<span class="cm">    *</span>
<span class="cm">    *  For the most part, when there is more than one peripheral</span>
<span class="cm">    *  of the same type on the SOC, the constants below will be</span>
<span class="cm">    *  offsets from the base of each peripheral.  For example,</span>
<span class="cm">    *  the MAC registers are described as offsets from the first</span>
<span class="cm">    *  MAC register, and there will be a MAC_REGISTER() macro</span>
<span class="cm">    *  to calculate the base address of a given MAC.</span>
<span class="cm">    *</span>
<span class="cm">    *  The information in this file is based on the SB1250 SOC</span>
<span class="cm">    *  manual version 0.2, July 2000.</span>
<span class="cm">    ********************************************************************* */</span>


<span class="cm">/*  *********************************************************************</span>
<span class="cm">    * Memory Controller Registers</span>
<span class="cm">    ********************************************************************* */</span>

<span class="cm">/*</span>
<span class="cm"> * XXX: can&#39;t remove MC base 0 if 112x, since it&#39;s used by other macros,</span>
<span class="cm"> * since there is one reg there (but it could get its addr/offset constant).</span>
<span class="cm"> */</span>

<span class="cp">#if SIBYTE_HDR_FEATURE_1250_112x		</span><span class="cm">/* This MC only on 1250 &amp; 112x */</span><span class="cp"></span>
<span class="cp">#define A_MC_BASE_0                 0x0010051000</span>
<span class="cp">#define A_MC_BASE_1                 0x0010052000</span>
<span class="cp">#define MC_REGISTER_SPACING         0x1000</span>

<span class="cp">#define A_MC_BASE(ctlid)            ((ctlid)*MC_REGISTER_SPACING+A_MC_BASE_0)</span>
<span class="cp">#define A_MC_REGISTER(ctlid, reg)    (A_MC_BASE(ctlid)+(reg))</span>

<span class="cp">#define R_MC_CONFIG                 0x0000000100</span>
<span class="cp">#define R_MC_DRAMCMD                0x0000000120</span>
<span class="cp">#define R_MC_DRAMMODE               0x0000000140</span>
<span class="cp">#define R_MC_TIMING1                0x0000000160</span>
<span class="cp">#define R_MC_TIMING2                0x0000000180</span>
<span class="cp">#define R_MC_CS_START               0x00000001A0</span>
<span class="cp">#define R_MC_CS_END                 0x00000001C0</span>
<span class="cp">#define R_MC_CS_INTERLEAVE          0x00000001E0</span>
<span class="cp">#define S_MC_CS_STARTEND            16</span>

<span class="cp">#define R_MC_CSX_BASE               0x0000000200</span>
<span class="cp">#define R_MC_CSX_ROW                0x0000000000	</span><span class="cm">/* relative to CSX_BASE, above */</span><span class="cp"></span>
<span class="cp">#define R_MC_CSX_COL                0x0000000020	</span><span class="cm">/* relative to CSX_BASE, above */</span><span class="cp"></span>
<span class="cp">#define R_MC_CSX_BA                 0x0000000040	</span><span class="cm">/* relative to CSX_BASE, above */</span><span class="cp"></span>
<span class="cp">#define MC_CSX_SPACING              0x0000000060	</span><span class="cm">/* relative to CSX_BASE, above */</span><span class="cp"></span>

<span class="cp">#define R_MC_CS0_ROW                0x0000000200</span>
<span class="cp">#define R_MC_CS0_COL                0x0000000220</span>
<span class="cp">#define R_MC_CS0_BA                 0x0000000240</span>
<span class="cp">#define R_MC_CS1_ROW                0x0000000260</span>
<span class="cp">#define R_MC_CS1_COL                0x0000000280</span>
<span class="cp">#define R_MC_CS1_BA                 0x00000002A0</span>
<span class="cp">#define R_MC_CS2_ROW                0x00000002C0</span>
<span class="cp">#define R_MC_CS2_COL                0x00000002E0</span>
<span class="cp">#define R_MC_CS2_BA                 0x0000000300</span>
<span class="cp">#define R_MC_CS3_ROW                0x0000000320</span>
<span class="cp">#define R_MC_CS3_COL                0x0000000340</span>
<span class="cp">#define R_MC_CS3_BA                 0x0000000360</span>
<span class="cp">#define R_MC_CS_ATTR                0x0000000380</span>
<span class="cp">#define R_MC_TEST_DATA              0x0000000400</span>
<span class="cp">#define R_MC_TEST_ECC               0x0000000420</span>
<span class="cp">#define R_MC_MCLK_CFG               0x0000000500</span>

<span class="cp">#endif	</span><span class="cm">/* 1250 &amp; 112x */</span><span class="cp"></span>

<span class="cm">/*  *********************************************************************</span>
<span class="cm">    * L2 Cache Control Registers</span>
<span class="cm">    ********************************************************************* */</span>

<span class="cp">#if SIBYTE_HDR_FEATURE_1250_112x	</span><span class="cm">/* This L2C only on 1250/112x */</span><span class="cp"></span>

<span class="cp">#define A_L2_READ_TAG               0x0010040018</span>
<span class="cp">#define A_L2_ECC_TAG                0x0010040038</span>
<span class="cp">#if SIBYTE_HDR_FEATURE(1250, PASS3) || SIBYTE_HDR_FEATURE(112x, PASS1)</span>
<span class="cp">#define A_L2_READ_MISC              0x0010040058</span>
<span class="cp">#endif </span><span class="cm">/* 1250 PASS3 || 112x PASS1 */</span><span class="cp"></span>
<span class="cp">#define A_L2_WAY_DISABLE            0x0010041000</span>
<span class="cp">#define A_L2_MAKEDISABLE(x)         (A_L2_WAY_DISABLE | (((~(x))&amp;0x0F) &lt;&lt; 8))</span>
<span class="cp">#define A_L2_MGMT_TAG_BASE          0x00D0000000</span>

<span class="cp">#if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1)</span>
<span class="cp">#define A_L2_CACHE_DISABLE	   0x0010042000</span>
<span class="cp">#define A_L2_MAKECACHEDISABLE(x)   (A_L2_CACHE_DISABLE | (((x)&amp;0x0F) &lt;&lt; 8))</span>
<span class="cp">#define A_L2_MISC_CONFIG	   0x0010043000</span>
<span class="cp">#endif </span><span class="cm">/* 1250 PASS2 || 112x PASS1 */</span><span class="cp"></span>

<span class="cm">/* Backward-compatibility definitions.  */</span>
<span class="cm">/* XXX: discourage people from using these constants.  */</span>
<span class="cp">#define A_L2_READ_ADDRESS           A_L2_READ_TAG</span>
<span class="cp">#define A_L2_EEC_ADDRESS            A_L2_ECC_TAG</span>

<span class="cp">#endif</span>


<span class="cm">/*  *********************************************************************</span>
<span class="cm">    * PCI Interface Registers</span>
<span class="cm">    ********************************************************************* */</span>

<span class="cp">#if SIBYTE_HDR_FEATURE_1250_112x	</span><span class="cm">/* This PCI/HT only on 1250/112x */</span><span class="cp"></span>
<span class="cp">#define A_PCI_TYPE00_HEADER         0x00DE000000</span>
<span class="cp">#define A_PCI_TYPE01_HEADER         0x00DE000800</span>
<span class="cp">#endif</span>


<span class="cm">/*  *********************************************************************</span>
<span class="cm">    * Ethernet DMA and MACs</span>
<span class="cm">    ********************************************************************* */</span>

<span class="cp">#define A_MAC_BASE_0                0x0010064000</span>
<span class="cp">#define A_MAC_BASE_1                0x0010065000</span>
<span class="cp">#if SIBYTE_HDR_FEATURE_CHIP(1250)</span>
<span class="cp">#define A_MAC_BASE_2                0x0010066000</span>
<span class="cp">#endif </span><span class="cm">/* 1250 */</span><span class="cp"></span>

<span class="cp">#define MAC_SPACING                 0x1000</span>
<span class="cp">#define MAC_DMA_TXRX_SPACING        0x0400</span>
<span class="cp">#define MAC_DMA_CHANNEL_SPACING     0x0100</span>
<span class="cp">#define DMA_RX                      0</span>
<span class="cp">#define DMA_TX                      1</span>
<span class="cp">#define MAC_NUM_DMACHAN		    2		    </span><span class="cm">/* channels per direction */</span><span class="cp"></span>

<span class="cm">/* XXX: not correct; depends on SOC type.  */</span>
<span class="cp">#define MAC_NUM_PORTS               3</span>

<span class="cp">#define A_MAC_CHANNEL_BASE(macnum)                  \</span>
<span class="cp">            (A_MAC_BASE_0 +                         \</span>
<span class="cp">             MAC_SPACING*(macnum))</span>

<span class="cp">#define A_MAC_REGISTER(macnum,reg)                  \</span>
<span class="cp">            (A_MAC_BASE_0 +                         \</span>
<span class="cp">             MAC_SPACING*(macnum) + (reg))</span>


<span class="cp">#define R_MAC_DMA_CHANNELS		0x800 </span><span class="cm">/* Relative to A_MAC_CHANNEL_BASE */</span><span class="cp"></span>

<span class="cp">#define A_MAC_DMA_CHANNEL_BASE(macnum, txrx, chan)  \</span>
<span class="cp">             ((A_MAC_CHANNEL_BASE(macnum)) +        \</span>
<span class="cp">             R_MAC_DMA_CHANNELS +                   \</span>
<span class="cp">             (MAC_DMA_TXRX_SPACING*(txrx)) +        \</span>
<span class="cp">             (MAC_DMA_CHANNEL_SPACING*(chan)))</span>

<span class="cp">#define R_MAC_DMA_CHANNEL_BASE(txrx, chan)		\</span>
<span class="cp">             (R_MAC_DMA_CHANNELS +                   \</span>
<span class="cp">             (MAC_DMA_TXRX_SPACING*(txrx)) +        \</span>
<span class="cp">             (MAC_DMA_CHANNEL_SPACING*(chan)))</span>

<span class="cp">#define A_MAC_DMA_REGISTER(macnum, txrx, chan, reg)           \</span>
<span class="cp">            (A_MAC_DMA_CHANNEL_BASE(macnum, txrx, chan) +    \</span>
<span class="cp">            (reg))</span>

<span class="cp">#define R_MAC_DMA_REGISTER(txrx, chan, reg)           \</span>
<span class="cp">            (R_MAC_DMA_CHANNEL_BASE(txrx, chan) +    \</span>
<span class="cp">            (reg))</span>

<span class="cm">/*</span>
<span class="cm"> * DMA channel registers, relative to A_MAC_DMA_CHANNEL_BASE</span>
<span class="cm"> */</span>

<span class="cp">#define R_MAC_DMA_CONFIG0               0x00000000</span>
<span class="cp">#define R_MAC_DMA_CONFIG1               0x00000008</span>
<span class="cp">#define R_MAC_DMA_DSCR_BASE             0x00000010</span>
<span class="cp">#define R_MAC_DMA_DSCR_CNT              0x00000018</span>
<span class="cp">#define R_MAC_DMA_CUR_DSCRA             0x00000020</span>
<span class="cp">#define R_MAC_DMA_CUR_DSCRB             0x00000028</span>
<span class="cp">#define R_MAC_DMA_CUR_DSCRADDR          0x00000030</span>
<span class="cp">#if SIBYTE_HDR_FEATURE(1250, PASS3) || SIBYTE_HDR_FEATURE(112x, PASS1)</span>
<span class="cp">#define R_MAC_DMA_OODPKTLOST_RX         0x00000038	</span><span class="cm">/* rx only */</span><span class="cp"></span>
<span class="cp">#endif </span><span class="cm">/* 1250 PASS3 || 112x PASS1 */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * RMON Counters</span>
<span class="cm"> */</span>

<span class="cp">#define R_MAC_RMON_TX_BYTES             0x00000000</span>
<span class="cp">#define R_MAC_RMON_COLLISIONS           0x00000008</span>
<span class="cp">#define R_MAC_RMON_LATE_COL             0x00000010</span>
<span class="cp">#define R_MAC_RMON_EX_COL               0x00000018</span>
<span class="cp">#define R_MAC_RMON_FCS_ERROR            0x00000020</span>
<span class="cp">#define R_MAC_RMON_TX_ABORT             0x00000028</span>
<span class="cm">/* Counter #6 (0x30) now reserved */</span>
<span class="cp">#define R_MAC_RMON_TX_BAD               0x00000038</span>
<span class="cp">#define R_MAC_RMON_TX_GOOD              0x00000040</span>
<span class="cp">#define R_MAC_RMON_TX_RUNT              0x00000048</span>
<span class="cp">#define R_MAC_RMON_TX_OVERSIZE          0x00000050</span>
<span class="cp">#define R_MAC_RMON_RX_BYTES             0x00000080</span>
<span class="cp">#define R_MAC_RMON_RX_MCAST             0x00000088</span>
<span class="cp">#define R_MAC_RMON_RX_BCAST             0x00000090</span>
<span class="cp">#define R_MAC_RMON_RX_BAD               0x00000098</span>
<span class="cp">#define R_MAC_RMON_RX_GOOD              0x000000A0</span>
<span class="cp">#define R_MAC_RMON_RX_RUNT              0x000000A8</span>
<span class="cp">#define R_MAC_RMON_RX_OVERSIZE          0x000000B0</span>
<span class="cp">#define R_MAC_RMON_RX_FCS_ERROR         0x000000B8</span>
<span class="cp">#define R_MAC_RMON_RX_LENGTH_ERROR      0x000000C0</span>
<span class="cp">#define R_MAC_RMON_RX_CODE_ERROR        0x000000C8</span>
<span class="cp">#define R_MAC_RMON_RX_ALIGN_ERROR       0x000000D0</span>

<span class="cm">/* Updated to spec 0.2 */</span>
<span class="cp">#define R_MAC_CFG                       0x00000100</span>
<span class="cp">#define R_MAC_THRSH_CFG                 0x00000108</span>
<span class="cp">#define R_MAC_VLANTAG                   0x00000110</span>
<span class="cp">#define R_MAC_FRAMECFG                  0x00000118</span>
<span class="cp">#define R_MAC_EOPCNT                    0x00000120</span>
<span class="cp">#define R_MAC_FIFO_PTRS                 0x00000128</span>
<span class="cp">#define R_MAC_ADFILTER_CFG              0x00000200</span>
<span class="cp">#define R_MAC_ETHERNET_ADDR             0x00000208</span>
<span class="cp">#define R_MAC_PKT_TYPE                  0x00000210</span>
<span class="cp">#if SIBYTE_HDR_FEATURE(1250, PASS3) || SIBYTE_HDR_FEATURE(112x, PASS1) || SIBYTE_HDR_FEATURE_CHIP(1480)</span>
<span class="cp">#define R_MAC_ADMASK0			0x00000218</span>
<span class="cp">#define R_MAC_ADMASK1			0x00000220</span>
<span class="cp">#endif </span><span class="cm">/* 1250 PASS3 || 112x PASS1 || 1480 */</span><span class="cp"></span>
<span class="cp">#define R_MAC_HASH_BASE                 0x00000240</span>
<span class="cp">#define R_MAC_ADDR_BASE                 0x00000280</span>
<span class="cp">#define R_MAC_CHLO0_BASE                0x00000300</span>
<span class="cp">#define R_MAC_CHUP0_BASE                0x00000320</span>
<span class="cp">#define R_MAC_ENABLE                    0x00000400</span>
<span class="cp">#define R_MAC_STATUS                    0x00000408</span>
<span class="cp">#define R_MAC_INT_MASK                  0x00000410</span>
<span class="cp">#define R_MAC_TXD_CTL                   0x00000420</span>
<span class="cp">#define R_MAC_MDIO                      0x00000428</span>
<span class="cp">#if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1) || SIBYTE_HDR_FEATURE_CHIP(1480)</span>
<span class="cp">#define R_MAC_STATUS1		        0x00000430</span>
<span class="cp">#endif </span><span class="cm">/* 1250 PASS2 || 112x PASS1 || 1480 */</span><span class="cp"></span>
<span class="cp">#define R_MAC_DEBUG_STATUS              0x00000448</span>

<span class="cp">#define MAC_HASH_COUNT			8</span>
<span class="cp">#define MAC_ADDR_COUNT			8</span>
<span class="cp">#define MAC_CHMAP_COUNT			4</span>


<span class="cm">/*  *********************************************************************</span>
<span class="cm">    * DUART Registers</span>
<span class="cm">    ********************************************************************* */</span>


<span class="cp">#if SIBYTE_HDR_FEATURE_1250_112x    </span><span class="cm">/* This MC only on 1250 &amp; 112x */</span><span class="cp"></span>
<span class="cp">#define R_DUART_NUM_PORTS           2</span>

<span class="cp">#define A_DUART                     0x0010060000</span>

<span class="cp">#define DUART_CHANREG_SPACING       0x100</span>

<span class="cp">#define A_DUART_CHANREG(chan, reg)					\</span>
<span class="cp">	(A_DUART + DUART_CHANREG_SPACING * ((chan) + 1) + (reg))</span>
<span class="cp">#endif	</span><span class="cm">/* 1250 &amp; 112x */</span><span class="cp"></span>

<span class="cp">#define R_DUART_MODE_REG_1	    0x000</span>
<span class="cp">#define R_DUART_MODE_REG_2	    0x010</span>
<span class="cp">#define R_DUART_STATUS		    0x020</span>
<span class="cp">#define R_DUART_CLK_SEL		    0x030</span>
<span class="cp">#define R_DUART_CMD		    0x050</span>
<span class="cp">#define R_DUART_RX_HOLD		    0x060</span>
<span class="cp">#define R_DUART_TX_HOLD		    0x070</span>

<span class="cp">#if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1) || SIBYTE_HDR_FEATURE_CHIP(1480)</span>
<span class="cp">#define R_DUART_FULL_CTL	    0x040</span>
<span class="cp">#define R_DUART_OPCR_X		    0x080</span>
<span class="cp">#define R_DUART_AUXCTL_X	    0x090</span>
<span class="cp">#endif </span><span class="cm">/* 1250 PASS2 || 112x PASS1 || 1480 */</span><span class="cp"></span>


<span class="cm">/*</span>
<span class="cm"> * The IMR and ISR can&#39;t be addressed with A_DUART_CHANREG,</span>
<span class="cm"> * so use these macros instead.</span>
<span class="cm"> */</span>

<span class="cp">#if SIBYTE_HDR_FEATURE_1250_112x    </span><span class="cm">/* This MC only on 1250 &amp; 112x */</span><span class="cp"></span>
<span class="cp">#define DUART_IMRISR_SPACING	    0x20</span>
<span class="cp">#define DUART_INCHNG_SPACING	    0x10</span>

<span class="cp">#define A_DUART_CTRLREG(reg)						\</span>
<span class="cp">	(A_DUART + DUART_CHANREG_SPACING * 3 + (reg))</span>

<span class="cp">#define R_DUART_IMRREG(chan)						\</span>
<span class="cp">	(R_DUART_IMR_A + (chan) * DUART_IMRISR_SPACING)</span>
<span class="cp">#define R_DUART_ISRREG(chan)						\</span>
<span class="cp">	(R_DUART_ISR_A + (chan) * DUART_IMRISR_SPACING)</span>
<span class="cp">#define R_DUART_INCHREG(chan)						\</span>
<span class="cp">	(R_DUART_IN_CHNG_A + (chan) * DUART_INCHNG_SPACING)</span>

<span class="cp">#define A_DUART_IMRREG(chan)	    A_DUART_CTRLREG(R_DUART_IMRREG(chan))</span>
<span class="cp">#define A_DUART_ISRREG(chan)	    A_DUART_CTRLREG(R_DUART_ISRREG(chan))</span>
<span class="cp">#define A_DUART_INCHREG(chan)	    A_DUART_CTRLREG(R_DUART_INCHREG(chan))</span>
<span class="cp">#endif	</span><span class="cm">/* 1250 &amp; 112x */</span><span class="cp"></span>

<span class="cp">#define R_DUART_AUX_CTRL	    0x010</span>
<span class="cp">#define R_DUART_ISR_A		    0x020</span>
<span class="cp">#define R_DUART_IMR_A		    0x030</span>
<span class="cp">#define R_DUART_ISR_B		    0x040</span>
<span class="cp">#define R_DUART_IMR_B		    0x050</span>
<span class="cp">#define R_DUART_OUT_PORT	    0x060</span>
<span class="cp">#define R_DUART_OPCR		    0x070</span>
<span class="cp">#define R_DUART_IN_PORT		    0x080</span>

<span class="cp">#define R_DUART_SET_OPR		    0x0B0</span>
<span class="cp">#define R_DUART_CLEAR_OPR	    0x0C0</span>
<span class="cp">#define R_DUART_IN_CHNG_A	    0x0D0</span>
<span class="cp">#define R_DUART_IN_CHNG_B	    0x0E0</span>


<span class="cm">/*</span>
<span class="cm"> * These constants are the absolute addresses.</span>
<span class="cm"> */</span>

<span class="cp">#define A_DUART_MODE_REG_1_A        0x0010060100</span>
<span class="cp">#define A_DUART_MODE_REG_2_A        0x0010060110</span>
<span class="cp">#define A_DUART_STATUS_A            0x0010060120</span>
<span class="cp">#define A_DUART_CLK_SEL_A           0x0010060130</span>
<span class="cp">#define A_DUART_CMD_A               0x0010060150</span>
<span class="cp">#define A_DUART_RX_HOLD_A           0x0010060160</span>
<span class="cp">#define A_DUART_TX_HOLD_A           0x0010060170</span>

<span class="cp">#define A_DUART_MODE_REG_1_B        0x0010060200</span>
<span class="cp">#define A_DUART_MODE_REG_2_B        0x0010060210</span>
<span class="cp">#define A_DUART_STATUS_B            0x0010060220</span>
<span class="cp">#define A_DUART_CLK_SEL_B           0x0010060230</span>
<span class="cp">#define A_DUART_CMD_B               0x0010060250</span>
<span class="cp">#define A_DUART_RX_HOLD_B           0x0010060260</span>
<span class="cp">#define A_DUART_TX_HOLD_B           0x0010060270</span>

<span class="cp">#define A_DUART_INPORT_CHNG         0x0010060300</span>
<span class="cp">#define A_DUART_AUX_CTRL            0x0010060310</span>
<span class="cp">#define A_DUART_ISR_A               0x0010060320</span>
<span class="cp">#define A_DUART_IMR_A               0x0010060330</span>
<span class="cp">#define A_DUART_ISR_B               0x0010060340</span>
<span class="cp">#define A_DUART_IMR_B               0x0010060350</span>
<span class="cp">#define A_DUART_OUT_PORT            0x0010060360</span>
<span class="cp">#define A_DUART_OPCR                0x0010060370</span>
<span class="cp">#define A_DUART_IN_PORT             0x0010060380</span>
<span class="cp">#define A_DUART_ISR                 0x0010060390</span>
<span class="cp">#define A_DUART_IMR                 0x00100603A0</span>
<span class="cp">#define A_DUART_SET_OPR             0x00100603B0</span>
<span class="cp">#define A_DUART_CLEAR_OPR           0x00100603C0</span>
<span class="cp">#define A_DUART_INPORT_CHNG_A       0x00100603D0</span>
<span class="cp">#define A_DUART_INPORT_CHNG_B       0x00100603E0</span>

<span class="cp">#if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1)</span>
<span class="cp">#define A_DUART_FULL_CTL_A	    0x0010060140</span>
<span class="cp">#define A_DUART_FULL_CTL_B	    0x0010060240</span>

<span class="cp">#define A_DUART_OPCR_A	  	    0x0010060180</span>
<span class="cp">#define A_DUART_OPCR_B	  	    0x0010060280</span>

<span class="cp">#define A_DUART_INPORT_CHNG_DEBUG   0x00100603F0</span>
<span class="cp">#endif </span><span class="cm">/* 1250 PASS2 || 112x PASS1 */</span><span class="cp"></span>


<span class="cm">/*  *********************************************************************</span>
<span class="cm">    * Synchronous Serial Registers</span>
<span class="cm">    ********************************************************************* */</span>


<span class="cp">#if SIBYTE_HDR_FEATURE_1250_112x	</span><span class="cm">/* sync serial only on 1250/112x */</span><span class="cp"></span>

<span class="cp">#define A_SER_BASE_0                0x0010060400</span>
<span class="cp">#define A_SER_BASE_1                0x0010060800</span>
<span class="cp">#define SER_SPACING                 0x400</span>

<span class="cp">#define SER_DMA_TXRX_SPACING        0x80</span>

<span class="cp">#define SER_NUM_PORTS               2</span>

<span class="cp">#define A_SER_CHANNEL_BASE(sernum)                  \</span>
<span class="cp">            (A_SER_BASE_0 +                         \</span>
<span class="cp">             SER_SPACING*(sernum))</span>

<span class="cp">#define A_SER_REGISTER(sernum,reg)                  \</span>
<span class="cp">            (A_SER_BASE_0 +                         \</span>
<span class="cp">             SER_SPACING*(sernum) + (reg))</span>


<span class="cp">#define R_SER_DMA_CHANNELS		0   </span><span class="cm">/* Relative to A_SER_BASE_x */</span><span class="cp"></span>

<span class="cp">#define A_SER_DMA_CHANNEL_BASE(sernum,txrx)    \</span>
<span class="cp">             ((A_SER_CHANNEL_BASE(sernum)) +        \</span>
<span class="cp">             R_SER_DMA_CHANNELS +                   \</span>
<span class="cp">             (SER_DMA_TXRX_SPACING*(txrx)))</span>

<span class="cp">#define A_SER_DMA_REGISTER(sernum, txrx, reg)           \</span>
<span class="cp">            (A_SER_DMA_CHANNEL_BASE(sernum, txrx) +    \</span>
<span class="cp">            (reg))</span>


<span class="cm">/*</span>
<span class="cm"> * DMA channel registers, relative to A_SER_DMA_CHANNEL_BASE</span>
<span class="cm"> */</span>

<span class="cp">#define R_SER_DMA_CONFIG0           0x00000000</span>
<span class="cp">#define R_SER_DMA_CONFIG1           0x00000008</span>
<span class="cp">#define R_SER_DMA_DSCR_BASE         0x00000010</span>
<span class="cp">#define R_SER_DMA_DSCR_CNT          0x00000018</span>
<span class="cp">#define R_SER_DMA_CUR_DSCRA         0x00000020</span>
<span class="cp">#define R_SER_DMA_CUR_DSCRB         0x00000028</span>
<span class="cp">#define R_SER_DMA_CUR_DSCRADDR      0x00000030</span>

<span class="cp">#define R_SER_DMA_CONFIG0_RX        0x00000000</span>
<span class="cp">#define R_SER_DMA_CONFIG1_RX        0x00000008</span>
<span class="cp">#define R_SER_DMA_DSCR_BASE_RX      0x00000010</span>
<span class="cp">#define R_SER_DMA_DSCR_COUNT_RX     0x00000018</span>
<span class="cp">#define R_SER_DMA_CUR_DSCR_A_RX     0x00000020</span>
<span class="cp">#define R_SER_DMA_CUR_DSCR_B_RX     0x00000028</span>
<span class="cp">#define R_SER_DMA_CUR_DSCR_ADDR_RX  0x00000030</span>

<span class="cp">#define R_SER_DMA_CONFIG0_TX        0x00000080</span>
<span class="cp">#define R_SER_DMA_CONFIG1_TX        0x00000088</span>
<span class="cp">#define R_SER_DMA_DSCR_BASE_TX      0x00000090</span>
<span class="cp">#define R_SER_DMA_DSCR_COUNT_TX     0x00000098</span>
<span class="cp">#define R_SER_DMA_CUR_DSCR_A_TX     0x000000A0</span>
<span class="cp">#define R_SER_DMA_CUR_DSCR_B_TX     0x000000A8</span>
<span class="cp">#define R_SER_DMA_CUR_DSCR_ADDR_TX  0x000000B0</span>

<span class="cp">#define R_SER_MODE                  0x00000100</span>
<span class="cp">#define R_SER_MINFRM_SZ             0x00000108</span>
<span class="cp">#define R_SER_MAXFRM_SZ             0x00000110</span>
<span class="cp">#define R_SER_ADDR                  0x00000118</span>
<span class="cp">#define R_SER_USR0_ADDR             0x00000120</span>
<span class="cp">#define R_SER_USR1_ADDR             0x00000128</span>
<span class="cp">#define R_SER_USR2_ADDR             0x00000130</span>
<span class="cp">#define R_SER_USR3_ADDR             0x00000138</span>
<span class="cp">#define R_SER_CMD                   0x00000140</span>
<span class="cp">#define R_SER_TX_RD_THRSH           0x00000160</span>
<span class="cp">#define R_SER_TX_WR_THRSH           0x00000168</span>
<span class="cp">#define R_SER_RX_RD_THRSH           0x00000170</span>
<span class="cp">#define R_SER_LINE_MODE		    0x00000178</span>
<span class="cp">#define R_SER_DMA_ENABLE            0x00000180</span>
<span class="cp">#define R_SER_INT_MASK              0x00000190</span>
<span class="cp">#define R_SER_STATUS                0x00000188</span>
<span class="cp">#define R_SER_STATUS_DEBUG          0x000001A8</span>
<span class="cp">#define R_SER_RX_TABLE_BASE         0x00000200</span>
<span class="cp">#define SER_RX_TABLE_COUNT          16</span>
<span class="cp">#define R_SER_TX_TABLE_BASE         0x00000300</span>
<span class="cp">#define SER_TX_TABLE_COUNT          16</span>

<span class="cm">/* RMON Counters */</span>
<span class="cp">#define R_SER_RMON_TX_BYTE_LO       0x000001C0</span>
<span class="cp">#define R_SER_RMON_TX_BYTE_HI       0x000001C8</span>
<span class="cp">#define R_SER_RMON_RX_BYTE_LO       0x000001D0</span>
<span class="cp">#define R_SER_RMON_RX_BYTE_HI       0x000001D8</span>
<span class="cp">#define R_SER_RMON_TX_UNDERRUN      0x000001E0</span>
<span class="cp">#define R_SER_RMON_RX_OVERFLOW      0x000001E8</span>
<span class="cp">#define R_SER_RMON_RX_ERRORS        0x000001F0</span>
<span class="cp">#define R_SER_RMON_RX_BADADDR       0x000001F8</span>

<span class="cp">#endif	</span><span class="cm">/* 1250/112x */</span><span class="cp"></span>

<span class="cm">/*  *********************************************************************</span>
<span class="cm">    * Generic Bus Registers</span>
<span class="cm">    ********************************************************************* */</span>

<span class="cp">#define IO_EXT_CFG_COUNT            8</span>

<span class="cp">#define A_IO_EXT_BASE		    0x0010061000</span>
<span class="cp">#define A_IO_EXT_REG(r)		    (A_IO_EXT_BASE + (r))</span>

<span class="cp">#define A_IO_EXT_CFG_BASE           0x0010061000</span>
<span class="cp">#define A_IO_EXT_MULT_SIZE_BASE     0x0010061100</span>
<span class="cp">#define A_IO_EXT_START_ADDR_BASE    0x0010061200</span>
<span class="cp">#define A_IO_EXT_TIME_CFG0_BASE     0x0010061600</span>
<span class="cp">#define A_IO_EXT_TIME_CFG1_BASE     0x0010061700</span>

<span class="cp">#define IO_EXT_REGISTER_SPACING	    8</span>
<span class="cp">#define A_IO_EXT_CS_BASE(cs)	    (A_IO_EXT_CFG_BASE+IO_EXT_REGISTER_SPACING*(cs))</span>
<span class="cp">#define R_IO_EXT_REG(reg, cs)	    ((cs)*IO_EXT_REGISTER_SPACING + (reg))</span>

<span class="cp">#define R_IO_EXT_CFG		    0x0000</span>
<span class="cp">#define R_IO_EXT_MULT_SIZE          0x0100</span>
<span class="cp">#define R_IO_EXT_START_ADDR	    0x0200</span>
<span class="cp">#define R_IO_EXT_TIME_CFG0          0x0600</span>
<span class="cp">#define R_IO_EXT_TIME_CFG1          0x0700</span>


<span class="cp">#define A_IO_INTERRUPT_STATUS       0x0010061A00</span>
<span class="cp">#define A_IO_INTERRUPT_DATA0        0x0010061A10</span>
<span class="cp">#define A_IO_INTERRUPT_DATA1        0x0010061A18</span>
<span class="cp">#define A_IO_INTERRUPT_DATA2        0x0010061A20</span>
<span class="cp">#define A_IO_INTERRUPT_DATA3        0x0010061A28</span>
<span class="cp">#define A_IO_INTERRUPT_ADDR0        0x0010061A30</span>
<span class="cp">#define A_IO_INTERRUPT_ADDR1        0x0010061A40</span>
<span class="cp">#define A_IO_INTERRUPT_PARITY       0x0010061A50</span>
<span class="cp">#define A_IO_PCMCIA_CFG             0x0010061A60</span>
<span class="cp">#define A_IO_PCMCIA_STATUS          0x0010061A70</span>
<span class="cp">#define A_IO_DRIVE_0		    0x0010061300</span>
<span class="cp">#define A_IO_DRIVE_1		    0x0010061308</span>
<span class="cp">#define A_IO_DRIVE_2		    0x0010061310</span>
<span class="cp">#define A_IO_DRIVE_3		    0x0010061318</span>
<span class="cp">#define A_IO_DRIVE_BASE		    A_IO_DRIVE_0</span>
<span class="cp">#define IO_DRIVE_REGISTER_SPACING   8</span>
<span class="cp">#define R_IO_DRIVE(x)		    ((x)*IO_DRIVE_REGISTER_SPACING)</span>
<span class="cp">#define A_IO_DRIVE(x)		    (A_IO_DRIVE_BASE + R_IO_DRIVE(x))</span>

<span class="cp">#define R_IO_INTERRUPT_STATUS       0x0A00</span>
<span class="cp">#define R_IO_INTERRUPT_DATA0        0x0A10</span>
<span class="cp">#define R_IO_INTERRUPT_DATA1        0x0A18</span>
<span class="cp">#define R_IO_INTERRUPT_DATA2        0x0A20</span>
<span class="cp">#define R_IO_INTERRUPT_DATA3        0x0A28</span>
<span class="cp">#define R_IO_INTERRUPT_ADDR0        0x0A30</span>
<span class="cp">#define R_IO_INTERRUPT_ADDR1        0x0A40</span>
<span class="cp">#define R_IO_INTERRUPT_PARITY       0x0A50</span>
<span class="cp">#define R_IO_PCMCIA_CFG             0x0A60</span>
<span class="cp">#define R_IO_PCMCIA_STATUS          0x0A70</span>

<span class="cm">/*  *********************************************************************</span>
<span class="cm">    * GPIO Registers</span>
<span class="cm">    ********************************************************************* */</span>

<span class="cp">#define A_GPIO_CLR_EDGE             0x0010061A80</span>
<span class="cp">#define A_GPIO_INT_TYPE             0x0010061A88</span>
<span class="cp">#define A_GPIO_INPUT_INVERT         0x0010061A90</span>
<span class="cp">#define A_GPIO_GLITCH               0x0010061A98</span>
<span class="cp">#define A_GPIO_READ                 0x0010061AA0</span>
<span class="cp">#define A_GPIO_DIRECTION            0x0010061AA8</span>
<span class="cp">#define A_GPIO_PIN_CLR              0x0010061AB0</span>
<span class="cp">#define A_GPIO_PIN_SET              0x0010061AB8</span>

<span class="cp">#define A_GPIO_BASE		    0x0010061A80</span>

<span class="cp">#define R_GPIO_CLR_EDGE             0x00</span>
<span class="cp">#define R_GPIO_INT_TYPE             0x08</span>
<span class="cp">#define R_GPIO_INPUT_INVERT         0x10</span>
<span class="cp">#define R_GPIO_GLITCH               0x18</span>
<span class="cp">#define R_GPIO_READ                 0x20</span>
<span class="cp">#define R_GPIO_DIRECTION            0x28</span>
<span class="cp">#define R_GPIO_PIN_CLR              0x30</span>
<span class="cp">#define R_GPIO_PIN_SET              0x38</span>

<span class="cm">/*  *********************************************************************</span>
<span class="cm">    * SMBus Registers</span>
<span class="cm">    ********************************************************************* */</span>

<span class="cp">#define A_SMB_XTRA_0                0x0010060000</span>
<span class="cp">#define A_SMB_XTRA_1                0x0010060008</span>
<span class="cp">#define A_SMB_FREQ_0                0x0010060010</span>
<span class="cp">#define A_SMB_FREQ_1                0x0010060018</span>
<span class="cp">#define A_SMB_STATUS_0              0x0010060020</span>
<span class="cp">#define A_SMB_STATUS_1              0x0010060028</span>
<span class="cp">#define A_SMB_CMD_0                 0x0010060030</span>
<span class="cp">#define A_SMB_CMD_1                 0x0010060038</span>
<span class="cp">#define A_SMB_START_0               0x0010060040</span>
<span class="cp">#define A_SMB_START_1               0x0010060048</span>
<span class="cp">#define A_SMB_DATA_0                0x0010060050</span>
<span class="cp">#define A_SMB_DATA_1                0x0010060058</span>
<span class="cp">#define A_SMB_CONTROL_0             0x0010060060</span>
<span class="cp">#define A_SMB_CONTROL_1             0x0010060068</span>
<span class="cp">#define A_SMB_PEC_0                 0x0010060070</span>
<span class="cp">#define A_SMB_PEC_1                 0x0010060078</span>

<span class="cp">#define A_SMB_0                     0x0010060000</span>
<span class="cp">#define A_SMB_1                     0x0010060008</span>
<span class="cp">#define SMB_REGISTER_SPACING        0x8</span>
<span class="cp">#define A_SMB_BASE(idx)             (A_SMB_0+(idx)*SMB_REGISTER_SPACING)</span>
<span class="cp">#define A_SMB_REGISTER(idx, reg)    (A_SMB_BASE(idx)+(reg))</span>

<span class="cp">#define R_SMB_XTRA                  0x0000000000</span>
<span class="cp">#define R_SMB_FREQ                  0x0000000010</span>
<span class="cp">#define R_SMB_STATUS                0x0000000020</span>
<span class="cp">#define R_SMB_CMD                   0x0000000030</span>
<span class="cp">#define R_SMB_START                 0x0000000040</span>
<span class="cp">#define R_SMB_DATA                  0x0000000050</span>
<span class="cp">#define R_SMB_CONTROL               0x0000000060</span>
<span class="cp">#define R_SMB_PEC                   0x0000000070</span>

<span class="cm">/*  *********************************************************************</span>
<span class="cm">    * Timer Registers</span>
<span class="cm">    ********************************************************************* */</span>

<span class="cm">/*</span>
<span class="cm"> * Watchdog timers</span>
<span class="cm"> */</span>

<span class="cp">#define A_SCD_WDOG_0		    0x0010020050</span>
<span class="cp">#define A_SCD_WDOG_1                0x0010020150</span>
<span class="cp">#define SCD_WDOG_SPACING            0x100</span>
<span class="cp">#define SCD_NUM_WDOGS		    2</span>
<span class="cp">#define A_SCD_WDOG_BASE(w)          (A_SCD_WDOG_0+SCD_WDOG_SPACING*(w))</span>
<span class="cp">#define A_SCD_WDOG_REGISTER(w, r)   (A_SCD_WDOG_BASE(w) + (r))</span>

<span class="cp">#define R_SCD_WDOG_INIT		    0x0000000000</span>
<span class="cp">#define R_SCD_WDOG_CNT		    0x0000000008</span>
<span class="cp">#define R_SCD_WDOG_CFG		    0x0000000010</span>

<span class="cp">#define A_SCD_WDOG_INIT_0           0x0010020050</span>
<span class="cp">#define A_SCD_WDOG_CNT_0            0x0010020058</span>
<span class="cp">#define A_SCD_WDOG_CFG_0            0x0010020060</span>

<span class="cp">#define A_SCD_WDOG_INIT_1           0x0010020150</span>
<span class="cp">#define A_SCD_WDOG_CNT_1            0x0010020158</span>
<span class="cp">#define A_SCD_WDOG_CFG_1            0x0010020160</span>

<span class="cm">/*</span>
<span class="cm"> * Generic timers</span>
<span class="cm"> */</span>

<span class="cp">#define A_SCD_TIMER_0		    0x0010020070</span>
<span class="cp">#define A_SCD_TIMER_1               0x0010020078</span>
<span class="cp">#define A_SCD_TIMER_2		    0x0010020170</span>
<span class="cp">#define A_SCD_TIMER_3               0x0010020178</span>
<span class="cp">#define SCD_NUM_TIMERS		    4</span>
<span class="cp">#define A_SCD_TIMER_BASE(w)         (A_SCD_TIMER_0+0x08*((w)&amp;1)+0x100*(((w)&amp;2)&gt;&gt;1))</span>
<span class="cp">#define A_SCD_TIMER_REGISTER(w, r)  (A_SCD_TIMER_BASE(w) + (r))</span>

<span class="cp">#define R_SCD_TIMER_INIT	    0x0000000000</span>
<span class="cp">#define R_SCD_TIMER_CNT		    0x0000000010</span>
<span class="cp">#define R_SCD_TIMER_CFG		    0x0000000020</span>

<span class="cp">#define A_SCD_TIMER_INIT_0          0x0010020070</span>
<span class="cp">#define A_SCD_TIMER_CNT_0           0x0010020080</span>
<span class="cp">#define A_SCD_TIMER_CFG_0           0x0010020090</span>

<span class="cp">#define A_SCD_TIMER_INIT_1          0x0010020078</span>
<span class="cp">#define A_SCD_TIMER_CNT_1           0x0010020088</span>
<span class="cp">#define A_SCD_TIMER_CFG_1           0x0010020098</span>

<span class="cp">#define A_SCD_TIMER_INIT_2          0x0010020170</span>
<span class="cp">#define A_SCD_TIMER_CNT_2           0x0010020180</span>
<span class="cp">#define A_SCD_TIMER_CFG_2           0x0010020190</span>

<span class="cp">#define A_SCD_TIMER_INIT_3          0x0010020178</span>
<span class="cp">#define A_SCD_TIMER_CNT_3           0x0010020188</span>
<span class="cp">#define A_SCD_TIMER_CFG_3           0x0010020198</span>

<span class="cp">#if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1)</span>
<span class="cp">#define A_SCD_SCRATCH		   0x0010020C10</span>
<span class="cp">#endif </span><span class="cm">/* 1250 PASS2 || 112x PASS1 */</span><span class="cp"></span>

<span class="cp">#if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1) || SIBYTE_HDR_FEATURE_CHIP(1480)</span>
<span class="cp">#define A_SCD_ZBBUS_CYCLE_COUNT	   0x0010030000</span>
<span class="cp">#define A_SCD_ZBBUS_CYCLE_CP0	   0x0010020C00</span>
<span class="cp">#define A_SCD_ZBBUS_CYCLE_CP1	   0x0010020C08</span>
<span class="cp">#endif</span>

<span class="cm">/*  *********************************************************************</span>
<span class="cm">    * System Control Registers</span>
<span class="cm">    ********************************************************************* */</span>

<span class="cp">#define A_SCD_SYSTEM_REVISION       0x0010020000</span>
<span class="cp">#define A_SCD_SYSTEM_CFG            0x0010020008</span>
<span class="cp">#define A_SCD_SYSTEM_MANUF          0x0010038000</span>

<span class="cm">/*  *********************************************************************</span>
<span class="cm">    * System Address Trap Registers</span>
<span class="cm">    ********************************************************************* */</span>

<span class="cp">#define A_ADDR_TRAP_INDEX           0x00100200B0</span>
<span class="cp">#define A_ADDR_TRAP_REG             0x00100200B8</span>
<span class="cp">#define A_ADDR_TRAP_UP_0            0x0010020400</span>
<span class="cp">#define A_ADDR_TRAP_UP_1            0x0010020408</span>
<span class="cp">#define A_ADDR_TRAP_UP_2            0x0010020410</span>
<span class="cp">#define A_ADDR_TRAP_UP_3            0x0010020418</span>
<span class="cp">#define A_ADDR_TRAP_DOWN_0          0x0010020420</span>
<span class="cp">#define A_ADDR_TRAP_DOWN_1          0x0010020428</span>
<span class="cp">#define A_ADDR_TRAP_DOWN_2          0x0010020430</span>
<span class="cp">#define A_ADDR_TRAP_DOWN_3          0x0010020438</span>
<span class="cp">#define A_ADDR_TRAP_CFG_0           0x0010020440</span>
<span class="cp">#define A_ADDR_TRAP_CFG_1           0x0010020448</span>
<span class="cp">#define A_ADDR_TRAP_CFG_2           0x0010020450</span>
<span class="cp">#define A_ADDR_TRAP_CFG_3           0x0010020458</span>
<span class="cp">#if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1) || SIBYTE_HDR_FEATURE_CHIP(1480)</span>
<span class="cp">#define A_ADDR_TRAP_REG_DEBUG	    0x0010020460</span>
<span class="cp">#endif </span><span class="cm">/* 1250 PASS2 || 112x PASS1 || 1480 */</span><span class="cp"></span>

<span class="cp">#define ADDR_TRAP_SPACING 8</span>
<span class="cp">#define NUM_ADDR_TRAP 4</span>
<span class="cp">#define A_ADDR_TRAP_UP(n) (A_ADDR_TRAP_UP_0 + ((n) * ADDR_TRAP_SPACING))</span>
<span class="cp">#define A_ADDR_TRAP_DOWN(n) (A_ADDR_TRAP_DOWN_0 + ((n) * ADDR_TRAP_SPACING))</span>
<span class="cp">#define A_ADDR_TRAP_CFG(n) (A_ADDR_TRAP_CFG_0 + ((n) * ADDR_TRAP_SPACING))</span>


<span class="cm">/*  *********************************************************************</span>
<span class="cm">    * System Interrupt Mapper Registers</span>
<span class="cm">    ********************************************************************* */</span>

<span class="cp">#define A_IMR_CPU0_BASE                 0x0010020000</span>
<span class="cp">#define A_IMR_CPU1_BASE                 0x0010022000</span>
<span class="cp">#define IMR_REGISTER_SPACING            0x2000</span>
<span class="cp">#define IMR_REGISTER_SPACING_SHIFT      13</span>

<span class="cp">#define A_IMR_MAPPER(cpu) (A_IMR_CPU0_BASE+(cpu)*IMR_REGISTER_SPACING)</span>
<span class="cp">#define A_IMR_REGISTER(cpu, reg) (A_IMR_MAPPER(cpu)+(reg))</span>

<span class="cp">#define R_IMR_INTERRUPT_DIAG            0x0010</span>
<span class="cp">#define R_IMR_INTERRUPT_LDT             0x0018</span>
<span class="cp">#define R_IMR_INTERRUPT_MASK            0x0028</span>
<span class="cp">#define R_IMR_INTERRUPT_TRACE           0x0038</span>
<span class="cp">#define R_IMR_INTERRUPT_SOURCE_STATUS   0x0040</span>
<span class="cp">#define R_IMR_LDT_INTERRUPT_SET         0x0048</span>
<span class="cp">#define R_IMR_LDT_INTERRUPT             0x0018</span>
<span class="cp">#define R_IMR_LDT_INTERRUPT_CLR         0x0020</span>
<span class="cp">#define R_IMR_MAILBOX_CPU               0x00c0</span>
<span class="cp">#define R_IMR_ALIAS_MAILBOX_CPU         0x1000</span>
<span class="cp">#define R_IMR_MAILBOX_SET_CPU           0x00C8</span>
<span class="cp">#define R_IMR_ALIAS_MAILBOX_SET_CPU     0x1008</span>
<span class="cp">#define R_IMR_MAILBOX_CLR_CPU           0x00D0</span>
<span class="cp">#define R_IMR_INTERRUPT_STATUS_BASE     0x0100</span>
<span class="cp">#define R_IMR_INTERRUPT_STATUS_COUNT    7</span>
<span class="cp">#define R_IMR_INTERRUPT_MAP_BASE        0x0200</span>
<span class="cp">#define R_IMR_INTERRUPT_MAP_COUNT       64</span>

<span class="cm">/*</span>
<span class="cm"> * these macros work together to build the address of a mailbox</span>
<span class="cm"> * register, e.g., A_MAILBOX_REGISTER(R_IMR_MAILBOX_SET_CPU,1)</span>
<span class="cm"> * for mbox_0_set_cpu2 returns 0x00100240C8</span>
<span class="cm"> */</span>
<span class="cp">#define A_MAILBOX_REGISTER(reg,cpu) \</span>
<span class="cp">    (A_IMR_CPU0_BASE + (cpu * IMR_REGISTER_SPACING) + reg)</span>

<span class="cm">/*  *********************************************************************</span>
<span class="cm">    * System Performance Counter Registers</span>
<span class="cm">    ********************************************************************* */</span>

<span class="cp">#define A_SCD_PERF_CNT_CFG          0x00100204C0</span>
<span class="cp">#define A_SCD_PERF_CNT_0            0x00100204D0</span>
<span class="cp">#define A_SCD_PERF_CNT_1            0x00100204D8</span>
<span class="cp">#define A_SCD_PERF_CNT_2            0x00100204E0</span>
<span class="cp">#define A_SCD_PERF_CNT_3            0x00100204E8</span>

<span class="cp">#define SCD_NUM_PERF_CNT 4</span>
<span class="cp">#define SCD_PERF_CNT_SPACING 8</span>
<span class="cp">#define A_SCD_PERF_CNT(n) (A_SCD_PERF_CNT_0+(n*SCD_PERF_CNT_SPACING))</span>

<span class="cm">/*  *********************************************************************</span>
<span class="cm">    * System Bus Watcher Registers</span>
<span class="cm">    ********************************************************************* */</span>

<span class="cp">#define A_SCD_BUS_ERR_STATUS        0x0010020880</span>
<span class="cp">#if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1)</span>
<span class="cp">#define A_SCD_BUS_ERR_STATUS_DEBUG  0x00100208D0</span>
<span class="cp">#define A_BUS_ERR_STATUS_DEBUG  0x00100208D0</span>
<span class="cp">#endif </span><span class="cm">/* 1250 PASS2 || 112x PASS1 */</span><span class="cp"></span>
<span class="cp">#define A_BUS_ERR_DATA_0            0x00100208A0</span>
<span class="cp">#define A_BUS_ERR_DATA_1            0x00100208A8</span>
<span class="cp">#define A_BUS_ERR_DATA_2            0x00100208B0</span>
<span class="cp">#define A_BUS_ERR_DATA_3            0x00100208B8</span>
<span class="cp">#define A_BUS_L2_ERRORS             0x00100208C0</span>
<span class="cp">#define A_BUS_MEM_IO_ERRORS         0x00100208C8</span>

<span class="cm">/*  *********************************************************************</span>
<span class="cm">    * System Debug Controller Registers</span>
<span class="cm">    ********************************************************************* */</span>

<span class="cp">#define A_SCD_JTAG_BASE             0x0010000000</span>

<span class="cm">/*  *********************************************************************</span>
<span class="cm">    * System Trace Buffer Registers</span>
<span class="cm">    ********************************************************************* */</span>

<span class="cp">#define A_SCD_TRACE_CFG             0x0010020A00</span>
<span class="cp">#define A_SCD_TRACE_READ            0x0010020A08</span>
<span class="cp">#define A_SCD_TRACE_EVENT_0         0x0010020A20</span>
<span class="cp">#define A_SCD_TRACE_EVENT_1         0x0010020A28</span>
<span class="cp">#define A_SCD_TRACE_EVENT_2         0x0010020A30</span>
<span class="cp">#define A_SCD_TRACE_EVENT_3         0x0010020A38</span>
<span class="cp">#define A_SCD_TRACE_SEQUENCE_0      0x0010020A40</span>
<span class="cp">#define A_SCD_TRACE_SEQUENCE_1      0x0010020A48</span>
<span class="cp">#define A_SCD_TRACE_SEQUENCE_2      0x0010020A50</span>
<span class="cp">#define A_SCD_TRACE_SEQUENCE_3      0x0010020A58</span>
<span class="cp">#define A_SCD_TRACE_EVENT_4         0x0010020A60</span>
<span class="cp">#define A_SCD_TRACE_EVENT_5         0x0010020A68</span>
<span class="cp">#define A_SCD_TRACE_EVENT_6         0x0010020A70</span>
<span class="cp">#define A_SCD_TRACE_EVENT_7         0x0010020A78</span>
<span class="cp">#define A_SCD_TRACE_SEQUENCE_4      0x0010020A80</span>
<span class="cp">#define A_SCD_TRACE_SEQUENCE_5      0x0010020A88</span>
<span class="cp">#define A_SCD_TRACE_SEQUENCE_6      0x0010020A90</span>
<span class="cp">#define A_SCD_TRACE_SEQUENCE_7      0x0010020A98</span>

<span class="cp">#define TRACE_REGISTER_SPACING 8</span>
<span class="cp">#define TRACE_NUM_REGISTERS    8</span>
<span class="cp">#define A_SCD_TRACE_EVENT(n) (((n) &amp; 4) ? \</span>
<span class="cp">   (A_SCD_TRACE_EVENT_4 + (((n) &amp; 3) * TRACE_REGISTER_SPACING)) : \</span>
<span class="cp">   (A_SCD_TRACE_EVENT_0 + ((n) * TRACE_REGISTER_SPACING)))</span>
<span class="cp">#define A_SCD_TRACE_SEQUENCE(n) (((n) &amp; 4) ? \</span>
<span class="cp">   (A_SCD_TRACE_SEQUENCE_4 + (((n) &amp; 3) * TRACE_REGISTER_SPACING)) : \</span>
<span class="cp">   (A_SCD_TRACE_SEQUENCE_0 + ((n) * TRACE_REGISTER_SPACING)))</span>

<span class="cm">/*  *********************************************************************</span>
<span class="cm">    * System Generic DMA Registers</span>
<span class="cm">    ********************************************************************* */</span>

<span class="cp">#define A_DM_0		  	    0x0010020B00</span>
<span class="cp">#define A_DM_1		  	    0x0010020B20</span>
<span class="cp">#define A_DM_2			    0x0010020B40</span>
<span class="cp">#define A_DM_3			    0x0010020B60</span>
<span class="cp">#define DM_REGISTER_SPACING	    0x20</span>
<span class="cp">#define DM_NUM_CHANNELS		    4</span>
<span class="cp">#define A_DM_BASE(idx) (A_DM_0 + ((idx) * DM_REGISTER_SPACING))</span>
<span class="cp">#define A_DM_REGISTER(idx, reg) (A_DM_BASE(idx) + (reg))</span>

<span class="cp">#define R_DM_DSCR_BASE		    0x0000000000</span>
<span class="cp">#define R_DM_DSCR_COUNT		    0x0000000008</span>
<span class="cp">#define R_DM_CUR_DSCR_ADDR	    0x0000000010</span>
<span class="cp">#define R_DM_DSCR_BASE_DEBUG	    0x0000000018</span>

<span class="cp">#if SIBYTE_HDR_FEATURE(1250, PASS3) || SIBYTE_HDR_FEATURE(112x, PASS1)</span>
<span class="cp">#define A_DM_PARTIAL_0		    0x0010020ba0</span>
<span class="cp">#define A_DM_PARTIAL_1		    0x0010020ba8</span>
<span class="cp">#define A_DM_PARTIAL_2		    0x0010020bb0</span>
<span class="cp">#define A_DM_PARTIAL_3		    0x0010020bb8</span>
<span class="cp">#define DM_PARTIAL_REGISTER_SPACING 0x8</span>
<span class="cp">#define A_DM_PARTIAL(idx)	    (A_DM_PARTIAL_0 + ((idx) * DM_PARTIAL_REGISTER_SPACING))</span>
<span class="cp">#endif </span><span class="cm">/* 1250 PASS3 || 112x PASS1 */</span><span class="cp"></span>

<span class="cp">#if SIBYTE_HDR_FEATURE(1250, PASS3) || SIBYTE_HDR_FEATURE(112x, PASS1)</span>
<span class="cp">#define A_DM_CRC_0		    0x0010020b80</span>
<span class="cp">#define A_DM_CRC_1		    0x0010020b90</span>
<span class="cp">#define DM_CRC_REGISTER_SPACING	    0x10</span>
<span class="cp">#define DM_CRC_NUM_CHANNELS	    2</span>
<span class="cp">#define A_DM_CRC_BASE(idx)	    (A_DM_CRC_0 + ((idx) * DM_CRC_REGISTER_SPACING))</span>
<span class="cp">#define A_DM_CRC_REGISTER(idx, reg)  (A_DM_CRC_BASE(idx) + (reg))</span>

<span class="cp">#define R_CRC_DEF_0		    0x00</span>
<span class="cp">#define R_CTCP_DEF_0		    0x08</span>
<span class="cp">#endif </span><span class="cm">/* 1250 PASS3 || 112x PASS1 */</span><span class="cp"></span>

<span class="cm">/*  *********************************************************************</span>
<span class="cm">    *  Physical Address Map</span>
<span class="cm">    ********************************************************************* */</span>

<span class="cp">#if SIBYTE_HDR_FEATURE_1250_112x</span>
<span class="cp">#define A_PHYS_MEMORY_0                 _SB_MAKE64(0x0000000000)</span>
<span class="cp">#define A_PHYS_MEMORY_SIZE              _SB_MAKE64((256*1024*1024))</span>
<span class="cp">#define A_PHYS_SYSTEM_CTL               _SB_MAKE64(0x0010000000)</span>
<span class="cp">#define A_PHYS_IO_SYSTEM                _SB_MAKE64(0x0010060000)</span>
<span class="cp">#define A_PHYS_GENBUS			_SB_MAKE64(0x0010090000)</span>
<span class="cp">#define A_PHYS_GENBUS_END		_SB_MAKE64(0x0040000000)</span>
<span class="cp">#define A_PHYS_LDTPCI_IO_MATCH_BYTES_32 _SB_MAKE64(0x0040000000)</span>
<span class="cp">#define A_PHYS_LDTPCI_IO_MATCH_BITS_32  _SB_MAKE64(0x0060000000)</span>
<span class="cp">#define A_PHYS_MEMORY_1                 _SB_MAKE64(0x0080000000)</span>
<span class="cp">#define A_PHYS_MEMORY_2                 _SB_MAKE64(0x0090000000)</span>
<span class="cp">#define A_PHYS_MEMORY_3                 _SB_MAKE64(0x00C0000000)</span>
<span class="cp">#define A_PHYS_L2_CACHE_TEST            _SB_MAKE64(0x00D0000000)</span>
<span class="cp">#define A_PHYS_LDT_SPECIAL_MATCH_BYTES  _SB_MAKE64(0x00D8000000)</span>
<span class="cp">#define A_PHYS_LDTPCI_IO_MATCH_BYTES    _SB_MAKE64(0x00DC000000)</span>
<span class="cp">#define A_PHYS_LDTPCI_CFG_MATCH_BYTES   _SB_MAKE64(0x00DE000000)</span>
<span class="cp">#define A_PHYS_LDT_SPECIAL_MATCH_BITS   _SB_MAKE64(0x00F8000000)</span>
<span class="cp">#define A_PHYS_LDTPCI_IO_MATCH_BITS     _SB_MAKE64(0x00FC000000)</span>
<span class="cp">#define A_PHYS_LDTPCI_CFG_MATCH_BITS    _SB_MAKE64(0x00FE000000)</span>
<span class="cp">#define A_PHYS_MEMORY_EXP               _SB_MAKE64(0x0100000000)</span>
<span class="cp">#define A_PHYS_MEMORY_EXP_SIZE          _SB_MAKE64((508*1024*1024*1024))</span>
<span class="cp">#define A_PHYS_LDT_EXP                  _SB_MAKE64(0x8000000000)</span>
<span class="cp">#define A_PHYS_PCI_FULLACCESS_BYTES     _SB_MAKE64(0xF000000000)</span>
<span class="cp">#define A_PHYS_PCI_FULLACCESS_BITS      _SB_MAKE64(0xF100000000)</span>
<span class="cp">#define A_PHYS_RESERVED                 _SB_MAKE64(0xF200000000)</span>
<span class="cp">#define A_PHYS_RESERVED_SPECIAL_LDT     _SB_MAKE64(0xFD00000000)</span>

<span class="cp">#define A_PHYS_L2CACHE_WAY_SIZE         _SB_MAKE64(0x0000020000)</span>
<span class="cp">#define PHYS_L2CACHE_NUM_WAYS           4</span>
<span class="cp">#define A_PHYS_L2CACHE_TOTAL_SIZE       _SB_MAKE64(0x0000080000)</span>
<span class="cp">#define A_PHYS_L2CACHE_WAY0             _SB_MAKE64(0x00D0180000)</span>
<span class="cp">#define A_PHYS_L2CACHE_WAY1             _SB_MAKE64(0x00D01A0000)</span>
<span class="cp">#define A_PHYS_L2CACHE_WAY2             _SB_MAKE64(0x00D01C0000)</span>
<span class="cp">#define A_PHYS_L2CACHE_WAY3             _SB_MAKE64(0x00D01E0000)</span>
<span class="cp">#endif</span>


<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
