Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Jun 13 23:31:31 2025
| Host         : rogDesktop running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/feedforward_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+------------------------------------------------------------------------------------+
|      Characteristics      |                                       Path #1                                      |
+---------------------------+------------------------------------------------------------------------------------+
| Requirement               | 10.000                                                                             |
| Path Delay                | 7.325                                                                              |
| Logic Delay               | 3.842(53%)                                                                         |
| Net Delay                 | 3.483(47%)                                                                         |
| Clock Skew                | -0.049                                                                             |
| Slack                     | 2.623                                                                              |
| Clock Uncertainty         | 0.035                                                                              |
| Clock Relationship        | Timed                                                                              |
| Clock Delay Group         | Same Clock                                                                         |
| Logic Levels              | 7                                                                                  |
| Routes                    | 6                                                                                  |
| Logical Path              | RAMB36E1/CLKARDCLK-(2)-LUT5-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(1)-FDRE/D |
| Start Point Clock         | ap_clk                                                                             |
| End Point Clock           | ap_clk                                                                             |
| DSP Block                 | None                                                                               |
| RAM Registers             | DO_REG(0)-None                                                                     |
| IO Crossings              | 0                                                                                  |
| Config Crossings          | 0                                                                                  |
| SLR Crossings             | 0                                                                                  |
| PBlocks                   | 0                                                                                  |
| High Fanout               | 2                                                                                  |
| Dont Touch                | 0                                                                                  |
| Mark Debug                | 0                                                                                  |
| Start Point Pin Primitive | RAMB36E1/CLKARDCLK                                                                 |
| End Point Pin Primitive   | FDRE/D                                                                             |
| Start Point Pin           | ram_reg/CLKARDCLK                                                                  |
| End Point Pin             | shl_i_i_i_i645205_fu_704_reg[8]/D                                                  |
+---------------------------+------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+---+---+---+-----+-----+
| End Point Clock | Requirement |  2 |  3 | 4 | 5 | 6 |  7  |  8  |
+-----------------+-------------+----+----+---+---+---+-----+-----+
| ap_clk          | 10.000ns    | 83 | 44 | 5 | 6 | 3 | 132 | 727 |
+-----------------+-------------+----+----+---+---+---+-----+-----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No initial estimated congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


