 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 100
Design : SYS_TOP
Version: K-2015.06
Date   : Sat Aug 17 06:12:16 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U0_RegFile/Register_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OP_2_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Register_reg[1][7]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Register_reg[1][7]/Q (DFFRQX2M)              0.23       0.23 r
  U0_RegFile/REG1[7] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       0.23 r
  ALU/B[7] (ALU_DATA_WIDTH8_FUNC_WIDTH4)                  0.00       0.23 r
  ALU/ALU_OP_2_reg[7]/D (DFFRX1M)                         0.00       0.23 r
  data arrival time                                                  0.23

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OP_2_reg[7]/CK (DFFRX1M)                        0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: U0_RegFile/Register_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OP_2_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Register_reg[1][6]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Register_reg[1][6]/Q (DFFRQX2M)              0.23       0.23 r
  U0_RegFile/REG1[6] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       0.23 r
  ALU/B[6] (ALU_DATA_WIDTH8_FUNC_WIDTH4)                  0.00       0.23 r
  ALU/ALU_OP_2_reg[6]/D (DFFRX1M)                         0.00       0.23 r
  data arrival time                                                  0.23

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OP_2_reg[6]/CK (DFFRX1M)                        0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: U0_RegFile/Register_reg[1][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OP_2_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Register_reg[1][5]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Register_reg[1][5]/Q (DFFRQX2M)              0.23       0.23 r
  U0_RegFile/REG1[5] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       0.23 r
  ALU/B[5] (ALU_DATA_WIDTH8_FUNC_WIDTH4)                  0.00       0.23 r
  ALU/ALU_OP_2_reg[5]/D (DFFRX1M)                         0.00       0.23 r
  data arrival time                                                  0.23

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OP_2_reg[5]/CK (DFFRX1M)                        0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: U0_RegFile/Register_reg[1][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OP_2_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Register_reg[1][4]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Register_reg[1][4]/Q (DFFRQX2M)              0.23       0.23 r
  U0_RegFile/REG1[4] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       0.23 r
  ALU/B[4] (ALU_DATA_WIDTH8_FUNC_WIDTH4)                  0.00       0.23 r
  ALU/ALU_OP_2_reg[4]/D (DFFRX1M)                         0.00       0.23 r
  data arrival time                                                  0.23

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OP_2_reg[4]/CK (DFFRX1M)                        0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: U0_RegFile/Register_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OP_2_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Register_reg[1][3]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Register_reg[1][3]/Q (DFFRQX2M)              0.23       0.23 r
  U0_RegFile/REG1[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       0.23 r
  ALU/B[3] (ALU_DATA_WIDTH8_FUNC_WIDTH4)                  0.00       0.23 r
  ALU/ALU_OP_2_reg[3]/D (DFFRX1M)                         0.00       0.23 r
  data arrival time                                                  0.23

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OP_2_reg[3]/CK (DFFRX1M)                        0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: U0_RegFile/Register_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OP_2_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Register_reg[1][2]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Register_reg[1][2]/Q (DFFRQX2M)              0.23       0.23 r
  U0_RegFile/REG1[2] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       0.23 r
  ALU/B[2] (ALU_DATA_WIDTH8_FUNC_WIDTH4)                  0.00       0.23 r
  ALU/ALU_OP_2_reg[2]/D (DFFRX1M)                         0.00       0.23 r
  data arrival time                                                  0.23

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OP_2_reg[2]/CK (DFFRX1M)                        0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: U0_RegFile/Register_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OP_2_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Register_reg[1][1]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Register_reg[1][1]/Q (DFFRQX2M)              0.23       0.23 r
  U0_RegFile/REG1[1] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       0.23 r
  ALU/B[1] (ALU_DATA_WIDTH8_FUNC_WIDTH4)                  0.00       0.23 r
  ALU/ALU_OP_2_reg[1]/D (DFFRX1M)                         0.00       0.23 r
  data arrival time                                                  0.23

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OP_2_reg[1]/CK (DFFRX1M)                        0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: U0_RegFile/Register_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OP_2_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Register_reg[1][0]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Register_reg[1][0]/Q (DFFRQX2M)              0.23       0.23 r
  U0_RegFile/REG1[0] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       0.23 r
  ALU/B[0] (ALU_DATA_WIDTH8_FUNC_WIDTH4)                  0.00       0.23 r
  ALU/ALU_OP_2_reg[0]/D (DFFRX1M)                         0.00       0.23 r
  data arrival time                                                  0.23

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OP_2_reg[0]/CK (DFFRX1M)                        0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: U0_RegFile/Register_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OP_1_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Register_reg[0][7]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Register_reg[0][7]/Q (DFFRQX2M)              0.23       0.23 r
  U0_RegFile/REG0[7] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       0.23 r
  ALU/A[7] (ALU_DATA_WIDTH8_FUNC_WIDTH4)                  0.00       0.23 r
  ALU/ALU_OP_1_reg[7]/D (DFFRX1M)                         0.00       0.23 r
  data arrival time                                                  0.23

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OP_1_reg[7]/CK (DFFRX1M)                        0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: U0_RegFile/Register_reg[0][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OP_1_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Register_reg[0][6]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Register_reg[0][6]/Q (DFFRQX2M)              0.23       0.23 r
  U0_RegFile/REG0[6] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       0.23 r
  ALU/A[6] (ALU_DATA_WIDTH8_FUNC_WIDTH4)                  0.00       0.23 r
  ALU/ALU_OP_1_reg[6]/D (DFFRX1M)                         0.00       0.23 r
  data arrival time                                                  0.23

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OP_1_reg[6]/CK (DFFRX1M)                        0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: U0_RegFile/Register_reg[0][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OP_1_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Register_reg[0][5]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Register_reg[0][5]/Q (DFFRQX2M)              0.23       0.23 r
  U0_RegFile/REG0[5] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       0.23 r
  ALU/A[5] (ALU_DATA_WIDTH8_FUNC_WIDTH4)                  0.00       0.23 r
  ALU/ALU_OP_1_reg[5]/D (DFFRX1M)                         0.00       0.23 r
  data arrival time                                                  0.23

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OP_1_reg[5]/CK (DFFRX1M)                        0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: U0_RegFile/Register_reg[0][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OP_1_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Register_reg[0][4]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Register_reg[0][4]/Q (DFFRQX2M)              0.23       0.23 r
  U0_RegFile/REG0[4] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       0.23 r
  ALU/A[4] (ALU_DATA_WIDTH8_FUNC_WIDTH4)                  0.00       0.23 r
  ALU/ALU_OP_1_reg[4]/D (DFFRX1M)                         0.00       0.23 r
  data arrival time                                                  0.23

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OP_1_reg[4]/CK (DFFRX1M)                        0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: U0_RegFile/Register_reg[0][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OP_1_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Register_reg[0][3]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Register_reg[0][3]/Q (DFFRQX2M)              0.23       0.23 r
  U0_RegFile/REG0[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       0.23 r
  ALU/A[3] (ALU_DATA_WIDTH8_FUNC_WIDTH4)                  0.00       0.23 r
  ALU/ALU_OP_1_reg[3]/D (DFFRX1M)                         0.00       0.23 r
  data arrival time                                                  0.23

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OP_1_reg[3]/CK (DFFRX1M)                        0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: U0_RegFile/Register_reg[0][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OP_1_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Register_reg[0][2]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Register_reg[0][2]/Q (DFFRQX2M)              0.23       0.23 r
  U0_RegFile/REG0[2] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       0.23 r
  ALU/A[2] (ALU_DATA_WIDTH8_FUNC_WIDTH4)                  0.00       0.23 r
  ALU/ALU_OP_1_reg[2]/D (DFFRX1M)                         0.00       0.23 r
  data arrival time                                                  0.23

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OP_1_reg[2]/CK (DFFRX1M)                        0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: U0_RegFile/Register_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OP_1_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Register_reg[0][1]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Register_reg[0][1]/Q (DFFRQX2M)              0.23       0.23 r
  U0_RegFile/REG0[1] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       0.23 r
  ALU/A[1] (ALU_DATA_WIDTH8_FUNC_WIDTH4)                  0.00       0.23 r
  ALU/ALU_OP_1_reg[1]/D (DFFRX1M)                         0.00       0.23 r
  data arrival time                                                  0.23

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OP_1_reg[1]/CK (DFFRX1M)                        0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: U0_RegFile/Register_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OP_1_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Register_reg[0][0]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Register_reg[0][0]/Q (DFFRQX2M)              0.23       0.23 r
  U0_RegFile/REG0[0] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       0.23 r
  ALU/A[0] (ALU_DATA_WIDTH8_FUNC_WIDTH4)                  0.00       0.23 r
  ALU/ALU_OP_1_reg[0]/D (DFFRX1M)                         0.00       0.23 r
  data arrival time                                                  0.23

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OP_1_reg[0]/CK (DFFRX1M)                        0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: ALU/ALU_OUT_REG_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_REG_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_REG_reg[1]/CK (DFFRX1M)      0.00       0.00 r
  ALU/ALU_OUT_REG_reg[1]/QN (DFFRX1M)      0.22       0.22 r
  ALU/U96/Y (OAI211X2M)                    0.06       0.29 f
  ALU/ALU_OUT_REG_reg[1]/D (DFFRX1M)       0.00       0.29 f
  data arrival time                                   0.29

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  ALU/ALU_OUT_REG_reg[1]/CK (DFFRX1M)      0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.21


  Startpoint: ALU/ALU_OUT_REG_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_REG_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_REG_reg[5]/CK (DFFRX1M)      0.00       0.00 r
  ALU/ALU_OUT_REG_reg[5]/QN (DFFRX1M)      0.22       0.22 r
  ALU/U116/Y (OAI211X2M)                   0.06       0.29 f
  ALU/ALU_OUT_REG_reg[5]/D (DFFRX1M)       0.00       0.29 f
  data arrival time                                   0.29

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  ALU/ALU_OUT_REG_reg[5]/CK (DFFRX1M)      0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.21


  Startpoint: ALU/ALU_OUT_REG_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_REG_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_REG_reg[6]/CK (DFFRX1M)      0.00       0.00 r
  ALU/ALU_OUT_REG_reg[6]/QN (DFFRX1M)      0.22       0.22 r
  ALU/U119/Y (OAI211X2M)                   0.06       0.29 f
  ALU/ALU_OUT_REG_reg[6]/D (DFFRX1M)       0.00       0.29 f
  data arrival time                                   0.29

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  ALU/ALU_OUT_REG_reg[6]/CK (DFFRX1M)      0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.21


  Startpoint: ALU/ALU_OUT_REG_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_REG_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_REG_reg[7]/CK (DFFRX1M)      0.00       0.00 r
  ALU/ALU_OUT_REG_reg[7]/QN (DFFRX1M)      0.22       0.22 r
  ALU/U122/Y (OAI211X2M)                   0.06       0.29 f
  ALU/ALU_OUT_REG_reg[7]/D (DFFRX1M)       0.00       0.29 f
  data arrival time                                   0.29

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  ALU/ALU_OUT_REG_reg[7]/CK (DFFRX1M)      0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.21


  Startpoint: ALU/ALU_OUT_REG_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_REG_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_REG_reg[4]/CK (DFFRX1M)      0.00       0.00 r
  ALU/ALU_OUT_REG_reg[4]/QN (DFFRX1M)      0.22       0.22 r
  ALU/U109/Y (OAI211X2M)                   0.06       0.29 f
  ALU/ALU_OUT_REG_reg[4]/D (DFFRX1M)       0.00       0.29 f
  data arrival time                                   0.29

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  ALU/ALU_OUT_REG_reg[4]/CK (DFFRX1M)      0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.21


  Startpoint: ALU/ALU_OUT_REG_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_REG_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_REG_reg[3]/CK (DFFRX1M)      0.00       0.00 r
  ALU/ALU_OUT_REG_reg[3]/QN (DFFRX1M)      0.22       0.22 r
  ALU/U102/Y (OAI211X2M)                   0.06       0.29 f
  ALU/ALU_OUT_REG_reg[3]/D (DFFRX1M)       0.00       0.29 f
  data arrival time                                   0.29

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  ALU/ALU_OUT_REG_reg[3]/CK (DFFRX1M)      0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.21


  Startpoint: ALU/ALU_OUT_REG_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_REG_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_REG_reg[2]/CK (DFFRX1M)      0.00       0.00 r
  ALU/ALU_OUT_REG_reg[2]/QN (DFFRX1M)      0.22       0.22 r
  ALU/U99/Y (OAI211X2M)                    0.06       0.29 f
  ALU/ALU_OUT_REG_reg[2]/D (DFFRX1M)       0.00       0.29 f
  data arrival time                                   0.29

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  ALU/ALU_OUT_REG_reg[2]/CK (DFFRX1M)      0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.21


  Startpoint: ALU/VALID_REG_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/VALID_REG_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/VALID_REG_reg[0]/CK (DFFRX1M)        0.00       0.00 r
  ALU/VALID_REG_reg[0]/Q (DFFRX1M)         0.30       0.30 f
  ALU/VALID_REG_reg[1]/D (DFFRX1M)         0.00       0.30 f
  data arrival time                                   0.30

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  ALU/VALID_REG_reg[1]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.23


  Startpoint: ALU/VALID_REG_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/VALID_REG_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/VALID_REG_reg[0]/CK (DFFRX1M)        0.00       0.00 r
  ALU/VALID_REG_reg[0]/Q (DFFRX1M)         0.30       0.30 r
  ALU/U135/Y (NOR2X2M)                     0.02       0.32 f
  ALU/VALID_REG_reg[0]/D (DFFRX1M)         0.00       0.32 f
  data arrival time                                   0.32

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  ALU/VALID_REG_reg[0]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.24


  Startpoint: ALU/ALU_OUT_REG_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_REG_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_REG_reg[0]/CK (DFFRX1M)      0.00       0.00 r
  ALU/ALU_OUT_REG_reg[0]/QN (DFFRX1M)      0.20       0.20 f
  ALU/U37/Y (OAI22X1M)                     0.09       0.29 r
  ALU/U36/Y (OR4X1M)                       0.09       0.38 r
  ALU/ALU_OUT_REG_reg[0]/D (DFFRX1M)       0.00       0.38 r
  data arrival time                                   0.38

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  ALU/ALU_OUT_REG_reg[0]/CK (DFFRX1M)      0.00       0.10 r
  library hold time                       -0.07       0.03
  data required time                                  0.03
  -----------------------------------------------------------
  data required time                                  0.03
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: ALU/ALU_OUT_REG_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_REG_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_REG_reg[8]/CK (DFFRX1M)      0.00       0.00 r
  ALU/ALU_OUT_REG_reg[8]/Q (DFFRX1M)       0.30       0.30 f
  ALU/U133/Y (AOI21X2M)                    0.09       0.40 r
  ALU/U131/Y (OAI2B11X2M)                  0.04       0.44 f
  ALU/ALU_OUT_REG_reg[8]/D (DFFRX1M)       0.00       0.44 f
  data arrival time                                   0.44

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  ALU/ALU_OUT_REG_reg[8]/CK (DFFRX1M)      0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: ALU/ALU_OUT_REG_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_REG_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_REG_reg[9]/CK (DFFRX1M)      0.00       0.00 r
  ALU/ALU_OUT_REG_reg[9]/Q (DFFRX1M)       0.29       0.29 r
  ALU/U126/Y (AOI221XLM)                   0.09       0.38 f
  ALU/U125/Y (INVX2M)                      0.04       0.41 r
  ALU/ALU_OUT_REG_reg[9]/D (DFFRX1M)       0.00       0.41 r
  data arrival time                                   0.41

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  ALU/ALU_OUT_REG_reg[9]/CK (DFFRX1M)      0.00       0.10 r
  library hold time                       -0.07       0.03
  data required time                                  0.03
  -----------------------------------------------------------
  data required time                                  0.03
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: ALU/ALU_OUT_REG_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_REG_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OUT_REG_reg[10]/CK (DFFRX1M)                    0.00       0.00 r
  ALU/ALU_OUT_REG_reg[10]/Q (DFFRX1M)                     0.29       0.29 r
  ALU/U128/Y (AOI221XLM)                                  0.09       0.38 f
  ALU/U127/Y (INVX2M)                                     0.04       0.41 r
  ALU/ALU_OUT_REG_reg[10]/D (DFFRX1M)                     0.00       0.41 r
  data arrival time                                                  0.41

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_REG_reg[10]/CK (DFFRX1M)                    0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: ALU/ALU_OUT_REG_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_REG_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OUT_REG_reg[11]/CK (DFFRX1M)                    0.00       0.00 r
  ALU/ALU_OUT_REG_reg[11]/Q (DFFRX1M)                     0.29       0.29 r
  ALU/U113/Y (AOI221XLM)                                  0.09       0.38 f
  ALU/U112/Y (INVX2M)                                     0.04       0.41 r
  ALU/ALU_OUT_REG_reg[11]/D (DFFRX1M)                     0.00       0.41 r
  data arrival time                                                  0.41

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_REG_reg[11]/CK (DFFRX1M)                    0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: ALU/ALU_OUT_REG_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_REG_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OUT_REG_reg[12]/CK (DFFRX1M)                    0.00       0.00 r
  ALU/ALU_OUT_REG_reg[12]/Q (DFFRX1M)                     0.29       0.29 r
  ALU/U130/Y (AOI221XLM)                                  0.09       0.38 f
  ALU/U129/Y (INVX2M)                                     0.04       0.41 r
  ALU/ALU_OUT_REG_reg[12]/D (DFFRX1M)                     0.00       0.41 r
  data arrival time                                                  0.41

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_REG_reg[12]/CK (DFFRX1M)                    0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: ALU/ALU_OUT_REG_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_REG_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OUT_REG_reg[13]/CK (DFFRX1M)                    0.00       0.00 r
  ALU/ALU_OUT_REG_reg[13]/Q (DFFRX1M)                     0.29       0.29 r
  ALU/U115/Y (AOI221XLM)                                  0.09       0.38 f
  ALU/U114/Y (INVX2M)                                     0.04       0.41 r
  ALU/ALU_OUT_REG_reg[13]/D (DFFRX1M)                     0.00       0.41 r
  data arrival time                                                  0.41

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_REG_reg[13]/CK (DFFRX1M)                    0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: ALU/ALU_OUT_REG_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_REG_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OUT_REG_reg[14]/CK (DFFRX1M)                    0.00       0.00 r
  ALU/ALU_OUT_REG_reg[14]/Q (DFFRX1M)                     0.29       0.29 r
  ALU/U106/Y (AOI221XLM)                                  0.09       0.38 f
  ALU/U105/Y (INVX2M)                                     0.04       0.41 r
  ALU/ALU_OUT_REG_reg[14]/D (DFFRX1M)                     0.00       0.41 r
  data arrival time                                                  0.41

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_REG_reg[14]/CK (DFFRX1M)                    0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: ALU/ALU_OUT_REG_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_REG_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OUT_REG_reg[15]/CK (DFFRX1M)                    0.00       0.00 r
  ALU/ALU_OUT_REG_reg[15]/Q (DFFRX1M)                     0.29       0.29 r
  ALU/U108/Y (AOI221XLM)                                  0.09       0.38 f
  ALU/U107/Y (INVX2M)                                     0.04       0.41 r
  ALU/ALU_OUT_REG_reg[15]/D (DFFRX1M)                     0.00       0.41 r
  data arrival time                                                  0.41

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_REG_reg[15]/CK (DFFRX1M)                    0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: System_Control/RegFile_ADDR_Register_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: System_Control/RegFile_ADDR_Register_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/RegFile_ADDR_Register_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  System_Control/RegFile_ADDR_Register_reg[0]/QN (DFFRX1M)
                                                          0.21       0.21 r
  System_Control/U64/Y (OAI22X1M)                         0.05       0.27 f
  System_Control/RegFile_ADDR_Register_reg[0]/D (DFFRX1M)
                                                          0.00       0.27 f
  data arrival time                                                  0.27

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  System_Control/RegFile_ADDR_Register_reg[0]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: System_Control/RegFile_ADDR_Register_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: System_Control/RegFile_ADDR_Register_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/RegFile_ADDR_Register_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  System_Control/RegFile_ADDR_Register_reg[2]/QN (DFFRX1M)
                                                          0.22       0.22 r
  System_Control/U63/Y (OAI22X1M)                         0.05       0.27 f
  System_Control/RegFile_ADDR_Register_reg[2]/D (DFFRX1M)
                                                          0.00       0.27 f
  data arrival time                                                  0.27

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  System_Control/RegFile_ADDR_Register_reg[2]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: Async_FIFO/wptr_full/full_flag_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/wptr_full/bn_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/wptr_full/full_flag_reg/CK (DFFRQX2M)        0.00       0.00 r
  Async_FIFO/wptr_full/full_flag_reg/Q (DFFRQX2M)         0.24       0.24 r
  Async_FIFO/wptr_full/U4/Y (NOR2X2M)                     0.03       0.27 f
  Async_FIFO/wptr_full/bn_ptr_reg[0]/D (DFFRQX2M)         0.00       0.27 f
  data arrival time                                                  0.27

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/wptr_full/bn_ptr_reg[0]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: RST_SYNC_1/synchronizer_reg[0]/CK
              (internal path startpoint clocked by REF_CLK)
  Endpoint: RST_SYNC_1/synchronizer_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  RST_SYNC_1/synchronizer_reg[0]/CK (DFFRQX2M)            0.00       0.00 r
  RST_SYNC_1/synchronizer_reg[0]/Q (DFFRQX2M)             0.27       0.27 f
  RST_SYNC_1/synchronizer_reg[1]/D (DFFRQX2M)             0.00       0.27 f
  data arrival time                                                  0.27

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RST_SYNC_1/synchronizer_reg[1]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: Async_FIFO/SYNC_R2W/synchronizer_reg[5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/SYNC_R2W/sync_bus_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/SYNC_R2W/synchronizer_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  Async_FIFO/SYNC_R2W/synchronizer_reg[5]/Q (DFFRQX2M)
                                                          0.27       0.27 f
  Async_FIFO/SYNC_R2W/sync_bus_reg[5]/D (DFFRQX2M)        0.00       0.27 f
  data arrival time                                                  0.27

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/SYNC_R2W/sync_bus_reg[5]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: Async_FIFO/SYNC_R2W/synchronizer_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/SYNC_R2W/sync_bus_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/SYNC_R2W/synchronizer_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  Async_FIFO/SYNC_R2W/synchronizer_reg[0]/Q (DFFRQX2M)
                                                          0.27       0.27 f
  Async_FIFO/SYNC_R2W/sync_bus_reg[0]/D (DFFRQX2M)        0.00       0.27 f
  data arrival time                                                  0.27

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/SYNC_R2W/sync_bus_reg[0]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: Async_FIFO/SYNC_R2W/synchronizer_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/SYNC_R2W/sync_bus_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/SYNC_R2W/synchronizer_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  Async_FIFO/SYNC_R2W/synchronizer_reg[1]/Q (DFFRQX2M)
                                                          0.27       0.27 f
  Async_FIFO/SYNC_R2W/sync_bus_reg[1]/D (DFFRQX2M)        0.00       0.27 f
  data arrival time                                                  0.27

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/SYNC_R2W/sync_bus_reg[1]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: Async_FIFO/SYNC_R2W/synchronizer_reg[4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/SYNC_R2W/sync_bus_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/SYNC_R2W/synchronizer_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  Async_FIFO/SYNC_R2W/synchronizer_reg[4]/Q (DFFRQX2M)
                                                          0.27       0.27 f
  Async_FIFO/SYNC_R2W/sync_bus_reg[4]/D (DFFRQX2M)        0.00       0.27 f
  data arrival time                                                  0.27

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/SYNC_R2W/sync_bus_reg[4]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: Async_FIFO/SYNC_R2W/synchronizer_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/SYNC_R2W/sync_bus_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/SYNC_R2W/synchronizer_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  Async_FIFO/SYNC_R2W/synchronizer_reg[3]/Q (DFFRQX2M)
                                                          0.27       0.27 f
  Async_FIFO/SYNC_R2W/sync_bus_reg[3]/D (DFFRQX2M)        0.00       0.27 f
  data arrival time                                                  0.27

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/SYNC_R2W/sync_bus_reg[3]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: Async_FIFO/SYNC_R2W/synchronizer_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/SYNC_R2W/sync_bus_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/SYNC_R2W/synchronizer_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  Async_FIFO/SYNC_R2W/synchronizer_reg[2]/Q (DFFRQX2M)
                                                          0.27       0.27 f
  Async_FIFO/SYNC_R2W/sync_bus_reg[2]/D (DFFRQX2M)        0.00       0.27 f
  data arrival time                                                  0.27

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/SYNC_R2W/sync_bus_reg[2]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: UART_RX_DATA_SYNC/synchronizer_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: UART_RX_DATA_SYNC/synchronizer_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_DATA_SYNC/synchronizer_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  UART_RX_DATA_SYNC/synchronizer_reg[0]/Q (DFFRQX2M)      0.27       0.27 f
  UART_RX_DATA_SYNC/synchronizer_reg[1]/D (DFFRQX2M)      0.00       0.27 f
  data arrival time                                                  0.27

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_DATA_SYNC/synchronizer_reg[1]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: System_Control/RegFile_ADDR_Register_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: System_Control/RegFile_ADDR_Register_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/RegFile_ADDR_Register_reg[1]/CK (DFFRX1M)
                                                          0.00       0.00 r
  System_Control/RegFile_ADDR_Register_reg[1]/QN (DFFRX1M)
                                                          0.22       0.22 r
  System_Control/U76/Y (OAI2BB2X1M)                       0.06       0.27 f
  System_Control/RegFile_ADDR_Register_reg[1]/D (DFFRX1M)
                                                          0.00       0.27 f
  data arrival time                                                  0.27

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  System_Control/RegFile_ADDR_Register_reg[1]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: UART_RX_DATA_SYNC/synchronizer_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: UART_RX_DATA_SYNC/sync_bus_enable_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_DATA_SYNC/synchronizer_reg[1]/CK (DFFRQX2M)     0.00       0.00 r
  UART_RX_DATA_SYNC/synchronizer_reg[1]/Q (DFFRQX2M)      0.28       0.28 f
  UART_RX_DATA_SYNC/sync_bus_enable_reg/D (DFFRQX2M)      0.00       0.28 f
  data arrival time                                                  0.28

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_DATA_SYNC/sync_bus_enable_reg/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: U0_RegFile/RdData_reg[7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg[7]/CK (DFFQX2M)                   0.00       0.00 r
  U0_RegFile/RdData_reg[7]/Q (DFFQX2M)                    0.19       0.19 r
  U0_RegFile/U165/Y (AO22X1M)                             0.08       0.28 r
  U0_RegFile/RdData_reg[7]/D (DFFQX2M)                    0.00       0.28 r
  data arrival time                                                  0.28

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/RdData_reg[7]/CK (DFFQX2M)                   0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: U0_RegFile/RdData_reg[6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg[6]/CK (DFFQX2M)                   0.00       0.00 r
  U0_RegFile/RdData_reg[6]/Q (DFFQX2M)                    0.19       0.19 r
  U0_RegFile/U161/Y (AO22X1M)                             0.08       0.28 r
  U0_RegFile/RdData_reg[6]/D (DFFQX2M)                    0.00       0.28 r
  data arrival time                                                  0.28

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/RdData_reg[6]/CK (DFFQX2M)                   0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: U0_RegFile/RdData_reg[5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg[5]/CK (DFFQX2M)                   0.00       0.00 r
  U0_RegFile/RdData_reg[5]/Q (DFFQX2M)                    0.19       0.19 r
  U0_RegFile/U157/Y (AO22X1M)                             0.08       0.28 r
  U0_RegFile/RdData_reg[5]/D (DFFQX2M)                    0.00       0.28 r
  data arrival time                                                  0.28

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/RdData_reg[5]/CK (DFFQX2M)                   0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: U0_RegFile/RdData_reg[4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg[4]/CK (DFFQX2M)                   0.00       0.00 r
  U0_RegFile/RdData_reg[4]/Q (DFFQX2M)                    0.19       0.19 r
  U0_RegFile/U153/Y (AO22X1M)                             0.08       0.28 r
  U0_RegFile/RdData_reg[4]/D (DFFQX2M)                    0.00       0.28 r
  data arrival time                                                  0.28

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/RdData_reg[4]/CK (DFFQX2M)                   0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: U0_RegFile/RdData_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg[3]/CK (DFFQX2M)                   0.00       0.00 r
  U0_RegFile/RdData_reg[3]/Q (DFFQX2M)                    0.19       0.19 r
  U0_RegFile/U149/Y (AO22X1M)                             0.08       0.28 r
  U0_RegFile/RdData_reg[3]/D (DFFQX2M)                    0.00       0.28 r
  data arrival time                                                  0.28

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/RdData_reg[3]/CK (DFFQX2M)                   0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: U0_RegFile/RdData_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg[2]/CK (DFFQX2M)                   0.00       0.00 r
  U0_RegFile/RdData_reg[2]/Q (DFFQX2M)                    0.19       0.19 r
  U0_RegFile/U145/Y (AO22X1M)                             0.08       0.28 r
  U0_RegFile/RdData_reg[2]/D (DFFQX2M)                    0.00       0.28 r
  data arrival time                                                  0.28

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/RdData_reg[2]/CK (DFFQX2M)                   0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: U0_RegFile/RdData_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg[1]/CK (DFFQX2M)                   0.00       0.00 r
  U0_RegFile/RdData_reg[1]/Q (DFFQX2M)                    0.19       0.19 r
  U0_RegFile/U141/Y (AO22X1M)                             0.08       0.28 r
  U0_RegFile/RdData_reg[1]/D (DFFQX2M)                    0.00       0.28 r
  data arrival time                                                  0.28

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/RdData_reg[1]/CK (DFFQX2M)                   0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: U0_RegFile/RdData_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg[0]/CK (DFFQX2M)                   0.00       0.00 r
  U0_RegFile/RdData_reg[0]/Q (DFFQX2M)                    0.19       0.19 r
  U0_RegFile/U137/Y (AO22X1M)                             0.08       0.28 r
  U0_RegFile/RdData_reg[0]/D (DFFQX2M)                    0.00       0.28 r
  data arrival time                                                  0.28

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/RdData_reg[0]/CK (DFFQX2M)                   0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: System_Control/RX_Data_Register_reg[7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: System_Control/RX_Data_Register_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/RX_Data_Register_reg[7]/CK (DFFRX1M)     0.00       0.00 r
  System_Control/RX_Data_Register_reg[7]/QN (DFFRX1M)     0.24       0.24 r
  System_Control/U92/Y (OAI21X2M)                         0.05       0.29 f
  System_Control/RX_Data_Register_reg[7]/D (DFFRX1M)      0.00       0.29 f
  data arrival time                                                  0.29

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  System_Control/RX_Data_Register_reg[7]/CK (DFFRX1M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: System_Control/RX_Data_Register_reg[6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: System_Control/RX_Data_Register_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/RX_Data_Register_reg[6]/CK (DFFRX1M)     0.00       0.00 r
  System_Control/RX_Data_Register_reg[6]/QN (DFFRX1M)     0.24       0.24 r
  System_Control/U90/Y (OAI21X2M)                         0.05       0.29 f
  System_Control/RX_Data_Register_reg[6]/D (DFFRX1M)      0.00       0.29 f
  data arrival time                                                  0.29

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  System_Control/RX_Data_Register_reg[6]/CK (DFFRX1M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: System_Control/RX_Data_Register_reg[5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: System_Control/RX_Data_Register_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/RX_Data_Register_reg[5]/CK (DFFRX1M)     0.00       0.00 r
  System_Control/RX_Data_Register_reg[5]/QN (DFFRX1M)     0.24       0.24 r
  System_Control/U88/Y (OAI21X2M)                         0.05       0.29 f
  System_Control/RX_Data_Register_reg[5]/D (DFFRX1M)      0.00       0.29 f
  data arrival time                                                  0.29

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  System_Control/RX_Data_Register_reg[5]/CK (DFFRX1M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: System_Control/RX_Data_Register_reg[4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: System_Control/RX_Data_Register_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/RX_Data_Register_reg[4]/CK (DFFRX1M)     0.00       0.00 r
  System_Control/RX_Data_Register_reg[4]/QN (DFFRX1M)     0.24       0.24 r
  System_Control/U86/Y (OAI21X2M)                         0.05       0.29 f
  System_Control/RX_Data_Register_reg[4]/D (DFFRX1M)      0.00       0.29 f
  data arrival time                                                  0.29

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  System_Control/RX_Data_Register_reg[4]/CK (DFFRX1M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: System_Control/RegFile_ADDR_Register_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: System_Control/RegFile_ADDR_Register_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/RegFile_ADDR_Register_reg[3]/CK (DFFRX1M)
                                                          0.00       0.00 r
  System_Control/RegFile_ADDR_Register_reg[3]/QN (DFFRX1M)
                                                          0.24       0.24 r
  System_Control/U77/Y (OAI2BB2X1M)                       0.06       0.30 f
  System_Control/RegFile_ADDR_Register_reg[3]/D (DFFRX1M)
                                                          0.00       0.30 f
  data arrival time                                                  0.30

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  System_Control/RegFile_ADDR_Register_reg[3]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: System_Control/RX_Data_Register_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: System_Control/RX_Data_Register_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/RX_Data_Register_reg[2]/CK (DFFRX1M)     0.00       0.00 r
  System_Control/RX_Data_Register_reg[2]/QN (DFFRX1M)     0.26       0.26 r
  System_Control/U82/Y (OAI21X2M)                         0.05       0.31 f
  System_Control/RX_Data_Register_reg[2]/D (DFFRX1M)      0.00       0.31 f
  data arrival time                                                  0.31

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  System_Control/RX_Data_Register_reg[2]/CK (DFFRX1M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: System_Control/RX_Data_Register_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: System_Control/RX_Data_Register_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/RX_Data_Register_reg[3]/CK (DFFRX1M)     0.00       0.00 r
  System_Control/RX_Data_Register_reg[3]/QN (DFFRX1M)     0.26       0.26 r
  System_Control/U84/Y (OAI21X2M)                         0.05       0.31 f
  System_Control/RX_Data_Register_reg[3]/D (DFFRX1M)      0.00       0.31 f
  data arrival time                                                  0.31

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  System_Control/RX_Data_Register_reg[3]/CK (DFFRX1M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: System_Control/RX_Data_Register_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: System_Control/RX_Data_Register_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/RX_Data_Register_reg[1]/CK (DFFRX1M)     0.00       0.00 r
  System_Control/RX_Data_Register_reg[1]/QN (DFFRX1M)     0.26       0.26 r
  System_Control/U80/Y (OAI21X2M)                         0.05       0.31 f
  System_Control/RX_Data_Register_reg[1]/D (DFFRX1M)      0.00       0.31 f
  data arrival time                                                  0.31

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  System_Control/RX_Data_Register_reg[1]/CK (DFFRX1M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: System_Control/RX_Data_Register_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: System_Control/RX_Data_Register_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/RX_Data_Register_reg[0]/CK (DFFRX1M)     0.00       0.00 r
  System_Control/RX_Data_Register_reg[0]/QN (DFFRX1M)     0.26       0.26 r
  System_Control/U78/Y (OAI21X2M)                         0.05       0.31 f
  System_Control/RX_Data_Register_reg[0]/D (DFFRX1M)      0.00       0.31 f
  data arrival time                                                  0.31

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  System_Control/RX_Data_Register_reg[0]/CK (DFFRX1M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: Async_FIFO/SYNC_R2W/sync_bus_reg[5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/wptr_full/full_flag_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/SYNC_R2W/sync_bus_reg[5]/CK (DFFRQX2M)       0.00       0.00 r
  Async_FIFO/SYNC_R2W/sync_bus_reg[5]/Q (DFFRQX2M)        0.21       0.21 r
  Async_FIFO/SYNC_R2W/sync_bus[5] (F_DATA_SYNC_BUS_WIDTH6_0)
                                                          0.00       0.21 r
  Async_FIFO/wptr_full/r_ptr[5] (WR_CONTRL_ADDR_WIDTH5)
                                                          0.00       0.21 r
  Async_FIFO/wptr_full/U25/Y (XNOR2X1M)                   0.03       0.25 f
  Async_FIFO/wptr_full/U26/Y (NAND3X1M)                   0.06       0.30 r
  Async_FIFO/wptr_full/U30/Y (NOR4X1M)                    0.03       0.34 f
  Async_FIFO/wptr_full/full_flag_reg/D (DFFRQX2M)         0.00       0.34 f
  data arrival time                                                  0.34

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/wptr_full/full_flag_reg/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.26


  Startpoint: System_Control/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_CLOCK/LATCHED_CLK
            (gating element for clock REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[3]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[3]/Q (DFFRQX2M)        0.30       0.30 f
  System_Control/U48/Y (INVX2M)                           0.09       0.39 r
  System_Control/U37/Y (NOR3X2M)                          0.04       0.43 f
  System_Control/ALU_CLK_EN (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       0.43 f
  ALU_CLOCK/CLK_EN (CLK_GATE)                             0.00       0.43 f
  ALU_CLOCK/LATCHED_CLK/E (TLATNCAX2M)                    0.00       0.43 f
  data arrival time                                                  0.43

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_CLOCK/LATCHED_CLK/CK (TLATNCAX2M)                   0.00       0.10 r
  clock gating hold time                                  0.05       0.15
  data required time                                                 0.15
  --------------------------------------------------------------------------
  data required time                                                 0.15
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: U0_RegFile/Register_reg[3][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[3][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Register_reg[3][5]/CK (DFFSQX2M)             0.00       0.00 r
  U0_RegFile/Register_reg[3][5]/Q (DFFSQX2M)              0.27       0.27 r
  U0_RegFile/U210/Y (OAI2BB2X1M)                          0.09       0.36 r
  U0_RegFile/Register_reg[3][5]/D (DFFSQX2M)              0.00       0.36 r
  data arrival time                                                  0.36

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/Register_reg[3][5]/CK (DFFSQX2M)             0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: System_Control/ALU_Result_reg[15]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: System_Control/ALU_Result_reg[15]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/ALU_Result_reg[15]/CK (DFFRQX2M)         0.00       0.00 r
  System_Control/ALU_Result_reg[15]/Q (DFFRQX2M)          0.22       0.22 r
  System_Control/U146/Y (AO22X1M)                         0.08       0.30 r
  System_Control/ALU_Result_reg[15]/D (DFFRQX2M)          0.00       0.30 r
  data arrival time                                                  0.30

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  System_Control/ALU_Result_reg[15]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: System_Control/ALU_Result_reg[14]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: System_Control/ALU_Result_reg[14]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/ALU_Result_reg[14]/CK (DFFRQX2M)         0.00       0.00 r
  System_Control/ALU_Result_reg[14]/Q (DFFRQX2M)          0.22       0.22 r
  System_Control/U145/Y (AO22X1M)                         0.08       0.30 r
  System_Control/ALU_Result_reg[14]/D (DFFRQX2M)          0.00       0.30 r
  data arrival time                                                  0.30

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  System_Control/ALU_Result_reg[14]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: System_Control/ALU_Result_reg[13]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: System_Control/ALU_Result_reg[13]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/ALU_Result_reg[13]/CK (DFFRQX2M)         0.00       0.00 r
  System_Control/ALU_Result_reg[13]/Q (DFFRQX2M)          0.22       0.22 r
  System_Control/U144/Y (AO22X1M)                         0.08       0.30 r
  System_Control/ALU_Result_reg[13]/D (DFFRQX2M)          0.00       0.30 r
  data arrival time                                                  0.30

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  System_Control/ALU_Result_reg[13]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: System_Control/ALU_Result_reg[12]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: System_Control/ALU_Result_reg[12]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/ALU_Result_reg[12]/CK (DFFRQX2M)         0.00       0.00 r
  System_Control/ALU_Result_reg[12]/Q (DFFRQX2M)          0.22       0.22 r
  System_Control/U143/Y (AO22X1M)                         0.08       0.30 r
  System_Control/ALU_Result_reg[12]/D (DFFRQX2M)          0.00       0.30 r
  data arrival time                                                  0.30

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  System_Control/ALU_Result_reg[12]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: System_Control/ALU_Result_reg[11]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: System_Control/ALU_Result_reg[11]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/ALU_Result_reg[11]/CK (DFFRQX2M)         0.00       0.00 r
  System_Control/ALU_Result_reg[11]/Q (DFFRQX2M)          0.22       0.22 r
  System_Control/U142/Y (AO22X1M)                         0.08       0.30 r
  System_Control/ALU_Result_reg[11]/D (DFFRQX2M)          0.00       0.30 r
  data arrival time                                                  0.30

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  System_Control/ALU_Result_reg[11]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: System_Control/ALU_Result_reg[10]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: System_Control/ALU_Result_reg[10]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/ALU_Result_reg[10]/CK (DFFRQX2M)         0.00       0.00 r
  System_Control/ALU_Result_reg[10]/Q (DFFRQX2M)          0.22       0.22 r
  System_Control/U141/Y (AO22X1M)                         0.08       0.30 r
  System_Control/ALU_Result_reg[10]/D (DFFRQX2M)          0.00       0.30 r
  data arrival time                                                  0.30

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  System_Control/ALU_Result_reg[10]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: System_Control/ALU_Result_reg[9]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: System_Control/ALU_Result_reg[9]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/ALU_Result_reg[9]/CK (DFFRQX2M)          0.00       0.00 r
  System_Control/ALU_Result_reg[9]/Q (DFFRQX2M)           0.22       0.22 r
  System_Control/U140/Y (AO22X1M)                         0.08       0.30 r
  System_Control/ALU_Result_reg[9]/D (DFFRQX2M)           0.00       0.30 r
  data arrival time                                                  0.30

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  System_Control/ALU_Result_reg[9]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: System_Control/ALU_Result_reg[8]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: System_Control/ALU_Result_reg[8]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/ALU_Result_reg[8]/CK (DFFRQX2M)          0.00       0.00 r
  System_Control/ALU_Result_reg[8]/Q (DFFRQX2M)           0.22       0.22 r
  System_Control/U139/Y (AO22X1M)                         0.08       0.30 r
  System_Control/ALU_Result_reg[8]/D (DFFRQX2M)           0.00       0.30 r
  data arrival time                                                  0.30

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  System_Control/ALU_Result_reg[8]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: System_Control/ALU_Result_reg[7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: System_Control/ALU_Result_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/ALU_Result_reg[7]/CK (DFFRQX2M)          0.00       0.00 r
  System_Control/ALU_Result_reg[7]/Q (DFFRQX2M)           0.22       0.22 r
  System_Control/U138/Y (AO22X1M)                         0.08       0.30 r
  System_Control/ALU_Result_reg[7]/D (DFFRQX2M)           0.00       0.30 r
  data arrival time                                                  0.30

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  System_Control/ALU_Result_reg[7]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: System_Control/ALU_Result_reg[6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: System_Control/ALU_Result_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/ALU_Result_reg[6]/CK (DFFRQX2M)          0.00       0.00 r
  System_Control/ALU_Result_reg[6]/Q (DFFRQX2M)           0.22       0.22 r
  System_Control/U137/Y (AO22X1M)                         0.08       0.30 r
  System_Control/ALU_Result_reg[6]/D (DFFRQX2M)           0.00       0.30 r
  data arrival time                                                  0.30

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  System_Control/ALU_Result_reg[6]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: System_Control/ALU_Result_reg[5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: System_Control/ALU_Result_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/ALU_Result_reg[5]/CK (DFFRQX2M)          0.00       0.00 r
  System_Control/ALU_Result_reg[5]/Q (DFFRQX2M)           0.22       0.22 r
  System_Control/U136/Y (AO22X1M)                         0.08       0.30 r
  System_Control/ALU_Result_reg[5]/D (DFFRQX2M)           0.00       0.30 r
  data arrival time                                                  0.30

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  System_Control/ALU_Result_reg[5]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: System_Control/ALU_Result_reg[4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: System_Control/ALU_Result_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/ALU_Result_reg[4]/CK (DFFRQX2M)          0.00       0.00 r
  System_Control/ALU_Result_reg[4]/Q (DFFRQX2M)           0.22       0.22 r
  System_Control/U135/Y (AO22X1M)                         0.08       0.30 r
  System_Control/ALU_Result_reg[4]/D (DFFRQX2M)           0.00       0.30 r
  data arrival time                                                  0.30

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  System_Control/ALU_Result_reg[4]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: System_Control/ALU_Result_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: System_Control/ALU_Result_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/ALU_Result_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  System_Control/ALU_Result_reg[3]/Q (DFFRQX2M)           0.22       0.22 r
  System_Control/U134/Y (AO22X1M)                         0.08       0.30 r
  System_Control/ALU_Result_reg[3]/D (DFFRQX2M)           0.00       0.30 r
  data arrival time                                                  0.30

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  System_Control/ALU_Result_reg[3]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: System_Control/ALU_Result_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: System_Control/ALU_Result_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/ALU_Result_reg[2]/CK (DFFRQX2M)          0.00       0.00 r
  System_Control/ALU_Result_reg[2]/Q (DFFRQX2M)           0.22       0.22 r
  System_Control/U133/Y (AO22X1M)                         0.08       0.30 r
  System_Control/ALU_Result_reg[2]/D (DFFRQX2M)           0.00       0.30 r
  data arrival time                                                  0.30

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  System_Control/ALU_Result_reg[2]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: System_Control/ALU_Result_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: System_Control/ALU_Result_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/ALU_Result_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  System_Control/ALU_Result_reg[1]/Q (DFFRQX2M)           0.22       0.22 r
  System_Control/U132/Y (AO22X1M)                         0.08       0.30 r
  System_Control/ALU_Result_reg[1]/D (DFFRQX2M)           0.00       0.30 r
  data arrival time                                                  0.30

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  System_Control/ALU_Result_reg[1]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: System_Control/ALU_Result_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: System_Control/ALU_Result_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/ALU_Result_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  System_Control/ALU_Result_reg[0]/Q (DFFRQX2M)           0.22       0.22 r
  System_Control/U131/Y (AO22X1M)                         0.08       0.30 r
  System_Control/ALU_Result_reg[0]/D (DFFRQX2M)           0.00       0.30 r
  data arrival time                                                  0.30

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  System_Control/ALU_Result_reg[0]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[26][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[26][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/FIFO_MEMORY/MEM_reg[26][2]/CK (DFFRQX2M)     0.00       0.00 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[26][2]/Q (DFFRQX2M)      0.22       0.22 r
  Async_FIFO/FIFO_MEMORY/U283/Y (OAI2BB2X1M)              0.09       0.31 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[26][2]/D (DFFRQX2M)      0.00       0.31 r
  data arrival time                                                  0.31

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/MEM_reg[26][2]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[26][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[26][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/FIFO_MEMORY/MEM_reg[26][1]/CK (DFFRQX2M)     0.00       0.00 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[26][1]/Q (DFFRQX2M)      0.22       0.22 r
  Async_FIFO/FIFO_MEMORY/U282/Y (OAI2BB2X1M)              0.09       0.31 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[26][1]/D (DFFRQX2M)      0.00       0.31 r
  data arrival time                                                  0.31

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/MEM_reg[26][1]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[26][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[26][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/FIFO_MEMORY/MEM_reg[26][0]/CK (DFFRQX2M)     0.00       0.00 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[26][0]/Q (DFFRQX2M)      0.22       0.22 r
  Async_FIFO/FIFO_MEMORY/U281/Y (OAI2BB2X1M)              0.09       0.31 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[26][0]/D (DFFRQX2M)      0.00       0.31 r
  data arrival time                                                  0.31

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/MEM_reg[26][0]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[22][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[22][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/FIFO_MEMORY/MEM_reg[22][7]/CK (DFFRQX2M)     0.00       0.00 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[22][7]/Q (DFFRQX2M)      0.22       0.22 r
  Async_FIFO/FIFO_MEMORY/U400/Y (OAI2BB2X1M)              0.09       0.31 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[22][7]/D (DFFRQX2M)      0.00       0.31 r
  data arrival time                                                  0.31

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/MEM_reg[22][7]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[22][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[22][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/FIFO_MEMORY/MEM_reg[22][6]/CK (DFFRQX2M)     0.00       0.00 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[22][6]/Q (DFFRQX2M)      0.22       0.22 r
  Async_FIFO/FIFO_MEMORY/U399/Y (OAI2BB2X1M)              0.09       0.31 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[22][6]/D (DFFRQX2M)      0.00       0.31 r
  data arrival time                                                  0.31

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/MEM_reg[22][6]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[22][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[22][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/FIFO_MEMORY/MEM_reg[22][5]/CK (DFFRQX2M)     0.00       0.00 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[22][5]/Q (DFFRQX2M)      0.22       0.22 r
  Async_FIFO/FIFO_MEMORY/U398/Y (OAI2BB2X1M)              0.09       0.31 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[22][5]/D (DFFRQX2M)      0.00       0.31 r
  data arrival time                                                  0.31

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/MEM_reg[22][5]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[22][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[22][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/FIFO_MEMORY/MEM_reg[22][4]/CK (DFFRQX2M)     0.00       0.00 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[22][4]/Q (DFFRQX2M)      0.22       0.22 r
  Async_FIFO/FIFO_MEMORY/U397/Y (OAI2BB2X1M)              0.09       0.31 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[22][4]/D (DFFRQX2M)      0.00       0.31 r
  data arrival time                                                  0.31

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/MEM_reg[22][4]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[22][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[22][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/FIFO_MEMORY/MEM_reg[22][3]/CK (DFFRQX2M)     0.00       0.00 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[22][3]/Q (DFFRQX2M)      0.22       0.22 r
  Async_FIFO/FIFO_MEMORY/U396/Y (OAI2BB2X1M)              0.09       0.31 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[22][3]/D (DFFRQX2M)      0.00       0.31 r
  data arrival time                                                  0.31

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/MEM_reg[22][3]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[22][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[22][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/FIFO_MEMORY/MEM_reg[22][2]/CK (DFFRQX2M)     0.00       0.00 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[22][2]/Q (DFFRQX2M)      0.22       0.22 r
  Async_FIFO/FIFO_MEMORY/U395/Y (OAI2BB2X1M)              0.09       0.31 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[22][2]/D (DFFRQX2M)      0.00       0.31 r
  data arrival time                                                  0.31

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/MEM_reg[22][2]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[22][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[22][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/FIFO_MEMORY/MEM_reg[22][1]/CK (DFFRQX2M)     0.00       0.00 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[22][1]/Q (DFFRQX2M)      0.22       0.22 r
  Async_FIFO/FIFO_MEMORY/U394/Y (OAI2BB2X1M)              0.09       0.31 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[22][1]/D (DFFRQX2M)      0.00       0.31 r
  data arrival time                                                  0.31

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/MEM_reg[22][1]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[22][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[22][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/FIFO_MEMORY/MEM_reg[22][0]/CK (DFFRQX2M)     0.00       0.00 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[22][0]/Q (DFFRQX2M)      0.22       0.22 r
  Async_FIFO/FIFO_MEMORY/U393/Y (OAI2BB2X1M)              0.09       0.31 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[22][0]/D (DFFRQX2M)      0.00       0.31 r
  data arrival time                                                  0.31

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/MEM_reg[22][0]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[18][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[18][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/FIFO_MEMORY/MEM_reg[18][7]/CK (DFFRQX2M)     0.00       0.00 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[18][7]/Q (DFFRQX2M)      0.22       0.22 r
  Async_FIFO/FIFO_MEMORY/U352/Y (OAI2BB2X1M)              0.09       0.31 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[18][7]/D (DFFRQX2M)      0.00       0.31 r
  data arrival time                                                  0.31

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/MEM_reg[18][7]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[18][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[18][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/FIFO_MEMORY/MEM_reg[18][6]/CK (DFFRQX2M)     0.00       0.00 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[18][6]/Q (DFFRQX2M)      0.22       0.22 r
  Async_FIFO/FIFO_MEMORY/U351/Y (OAI2BB2X1M)              0.09       0.31 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[18][6]/D (DFFRQX2M)      0.00       0.31 r
  data arrival time                                                  0.31

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/MEM_reg[18][6]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[18][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[18][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/FIFO_MEMORY/MEM_reg[18][5]/CK (DFFRQX2M)     0.00       0.00 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[18][5]/Q (DFFRQX2M)      0.22       0.22 r
  Async_FIFO/FIFO_MEMORY/U350/Y (OAI2BB2X1M)              0.09       0.31 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[18][5]/D (DFFRQX2M)      0.00       0.31 r
  data arrival time                                                  0.31

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/MEM_reg[18][5]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[18][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[18][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/FIFO_MEMORY/MEM_reg[18][4]/CK (DFFRQX2M)     0.00       0.00 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[18][4]/Q (DFFRQX2M)      0.22       0.22 r
  Async_FIFO/FIFO_MEMORY/U349/Y (OAI2BB2X1M)              0.09       0.31 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[18][4]/D (DFFRQX2M)      0.00       0.31 r
  data arrival time                                                  0.31

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/MEM_reg[18][4]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[18][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[18][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/FIFO_MEMORY/MEM_reg[18][3]/CK (DFFRQX2M)     0.00       0.00 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[18][3]/Q (DFFRQX2M)      0.22       0.22 r
  Async_FIFO/FIFO_MEMORY/U348/Y (OAI2BB2X1M)              0.09       0.31 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[18][3]/D (DFFRQX2M)      0.00       0.31 r
  data arrival time                                                  0.31

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/MEM_reg[18][3]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[18][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[18][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/FIFO_MEMORY/MEM_reg[18][2]/CK (DFFRQX2M)     0.00       0.00 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[18][2]/Q (DFFRQX2M)      0.22       0.22 r
  Async_FIFO/FIFO_MEMORY/U347/Y (OAI2BB2X1M)              0.09       0.31 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[18][2]/D (DFFRQX2M)      0.00       0.31 r
  data arrival time                                                  0.31

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/MEM_reg[18][2]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[18][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[18][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/FIFO_MEMORY/MEM_reg[18][1]/CK (DFFRQX2M)     0.00       0.00 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[18][1]/Q (DFFRQX2M)      0.22       0.22 r
  Async_FIFO/FIFO_MEMORY/U346/Y (OAI2BB2X1M)              0.09       0.31 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[18][1]/D (DFFRQX2M)      0.00       0.31 r
  data arrival time                                                  0.31

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/MEM_reg[18][1]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[18][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[18][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/FIFO_MEMORY/MEM_reg[18][0]/CK (DFFRQX2M)     0.00       0.00 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[18][0]/Q (DFFRQX2M)      0.22       0.22 r
  Async_FIFO/FIFO_MEMORY/U345/Y (OAI2BB2X1M)              0.09       0.31 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[18][0]/D (DFFRQX2M)      0.00       0.31 r
  data arrival time                                                  0.31

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/MEM_reg[18][0]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[14][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[14][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/FIFO_MEMORY/MEM_reg[14][7]/CK (DFFRQX2M)     0.00       0.00 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[14][7]/Q (DFFRQX2M)      0.22       0.22 r
  Async_FIFO/FIFO_MEMORY/U271/Y (OAI2BB2X1M)              0.09       0.31 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[14][7]/D (DFFRQX2M)      0.00       0.31 r
  data arrival time                                                  0.31

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/MEM_reg[14][7]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[14][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[14][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/FIFO_MEMORY/MEM_reg[14][6]/CK (DFFRQX2M)     0.00       0.00 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[14][6]/Q (DFFRQX2M)      0.22       0.22 r
  Async_FIFO/FIFO_MEMORY/U270/Y (OAI2BB2X1M)              0.09       0.31 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[14][6]/D (DFFRQX2M)      0.00       0.31 r
  data arrival time                                                  0.31

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/MEM_reg[14][6]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[14][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[14][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/FIFO_MEMORY/MEM_reg[14][5]/CK (DFFRQX2M)     0.00       0.00 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[14][5]/Q (DFFRQX2M)      0.22       0.22 r
  Async_FIFO/FIFO_MEMORY/U269/Y (OAI2BB2X1M)              0.09       0.31 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[14][5]/D (DFFRQX2M)      0.00       0.31 r
  data arrival time                                                  0.31

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/MEM_reg[14][5]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[14][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[14][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/FIFO_MEMORY/MEM_reg[14][4]/CK (DFFRQX2M)     0.00       0.00 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[14][4]/Q (DFFRQX2M)      0.22       0.22 r
  Async_FIFO/FIFO_MEMORY/U268/Y (OAI2BB2X1M)              0.09       0.31 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[14][4]/D (DFFRQX2M)      0.00       0.31 r
  data arrival time                                                  0.31

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/MEM_reg[14][4]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[14][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[14][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/FIFO_MEMORY/MEM_reg[14][3]/CK (DFFRQX2M)     0.00       0.00 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[14][3]/Q (DFFRQX2M)      0.22       0.22 r
  Async_FIFO/FIFO_MEMORY/U267/Y (OAI2BB2X1M)              0.09       0.31 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[14][3]/D (DFFRQX2M)      0.00       0.31 r
  data arrival time                                                  0.31

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/MEM_reg[14][3]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[14][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[14][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/FIFO_MEMORY/MEM_reg[14][2]/CK (DFFRQX2M)     0.00       0.00 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[14][2]/Q (DFFRQX2M)      0.22       0.22 r
  Async_FIFO/FIFO_MEMORY/U266/Y (OAI2BB2X1M)              0.09       0.31 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[14][2]/D (DFFRQX2M)      0.00       0.31 r
  data arrival time                                                  0.31

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/MEM_reg[14][2]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[14][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[14][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/FIFO_MEMORY/MEM_reg[14][1]/CK (DFFRQX2M)     0.00       0.00 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[14][1]/Q (DFFRQX2M)      0.22       0.22 r
  Async_FIFO/FIFO_MEMORY/U265/Y (OAI2BB2X1M)              0.09       0.31 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[14][1]/D (DFFRQX2M)      0.00       0.31 r
  data arrival time                                                  0.31

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/MEM_reg[14][1]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[14][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[14][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/FIFO_MEMORY/MEM_reg[14][0]/CK (DFFRQX2M)     0.00       0.00 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[14][0]/Q (DFFRQX2M)      0.22       0.22 r
  Async_FIFO/FIFO_MEMORY/U264/Y (OAI2BB2X1M)              0.09       0.31 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[14][0]/D (DFFRQX2M)      0.00       0.31 r
  data arrival time                                                  0.31

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/MEM_reg[14][0]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[10][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[10][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/FIFO_MEMORY/MEM_reg[10][7]/CK (DFFRQX2M)     0.00       0.00 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[10][7]/Q (DFFRQX2M)      0.22       0.22 r
  Async_FIFO/FIFO_MEMORY/U239/Y (OAI2BB2X1M)              0.09       0.31 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[10][7]/D (DFFRQX2M)      0.00       0.31 r
  data arrival time                                                  0.31

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/MEM_reg[10][7]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[10][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[10][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/FIFO_MEMORY/MEM_reg[10][6]/CK (DFFRQX2M)     0.00       0.00 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[10][6]/Q (DFFRQX2M)      0.22       0.22 r
  Async_FIFO/FIFO_MEMORY/U238/Y (OAI2BB2X1M)              0.09       0.31 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[10][6]/D (DFFRQX2M)      0.00       0.31 r
  data arrival time                                                  0.31

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/MEM_reg[10][6]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[10][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[10][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/FIFO_MEMORY/MEM_reg[10][5]/CK (DFFRQX2M)     0.00       0.00 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[10][5]/Q (DFFRQX2M)      0.22       0.22 r
  Async_FIFO/FIFO_MEMORY/U237/Y (OAI2BB2X1M)              0.09       0.31 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[10][5]/D (DFFRQX2M)      0.00       0.31 r
  data arrival time                                                  0.31

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/MEM_reg[10][5]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[10][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[10][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/FIFO_MEMORY/MEM_reg[10][4]/CK (DFFRQX2M)     0.00       0.00 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[10][4]/Q (DFFRQX2M)      0.22       0.22 r
  Async_FIFO/FIFO_MEMORY/U236/Y (OAI2BB2X1M)              0.09       0.31 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[10][4]/D (DFFRQX2M)      0.00       0.31 r
  data arrival time                                                  0.31

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/MEM_reg[10][4]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[10][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[10][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/FIFO_MEMORY/MEM_reg[10][3]/CK (DFFRQX2M)     0.00       0.00 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[10][3]/Q (DFFRQX2M)      0.22       0.22 r
  Async_FIFO/FIFO_MEMORY/U235/Y (OAI2BB2X1M)              0.09       0.31 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[10][3]/D (DFFRQX2M)      0.00       0.31 r
  data arrival time                                                  0.31

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/MEM_reg[10][3]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[10][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[10][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/FIFO_MEMORY/MEM_reg[10][2]/CK (DFFRQX2M)     0.00       0.00 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[10][2]/Q (DFFRQX2M)      0.22       0.22 r
  Async_FIFO/FIFO_MEMORY/U234/Y (OAI2BB2X1M)              0.09       0.31 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[10][2]/D (DFFRQX2M)      0.00       0.31 r
  data arrival time                                                  0.31

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/MEM_reg[10][2]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[10][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[10][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/FIFO_MEMORY/MEM_reg[10][1]/CK (DFFRQX2M)     0.00       0.00 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[10][1]/Q (DFFRQX2M)      0.22       0.22 r
  Async_FIFO/FIFO_MEMORY/U233/Y (OAI2BB2X1M)              0.09       0.31 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[10][1]/D (DFFRQX2M)      0.00       0.31 r
  data arrival time                                                  0.31

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/MEM_reg[10][1]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[10][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[10][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/FIFO_MEMORY/MEM_reg[10][0]/CK (DFFRQX2M)     0.00       0.00 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[10][0]/Q (DFFRQX2M)      0.22       0.22 r
  Async_FIFO/FIFO_MEMORY/U232/Y (OAI2BB2X1M)              0.09       0.31 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[10][0]/D (DFFRQX2M)      0.00       0.31 r
  data arrival time                                                  0.31

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/MEM_reg[10][0]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[6][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[6][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/FIFO_MEMORY/MEM_reg[6][7]/CK (DFFRQX2M)      0.00       0.00 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[6][7]/Q (DFFRQX2M)       0.22       0.22 r
  Async_FIFO/FIFO_MEMORY/U207/Y (OAI2BB2X1M)              0.09       0.31 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[6][7]/D (DFFRQX2M)       0.00       0.31 r
  data arrival time                                                  0.31

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/MEM_reg[6][7]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[6][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[6][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/FIFO_MEMORY/MEM_reg[6][6]/CK (DFFRQX2M)      0.00       0.00 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[6][6]/Q (DFFRQX2M)       0.22       0.22 r
  Async_FIFO/FIFO_MEMORY/U206/Y (OAI2BB2X1M)              0.09       0.31 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[6][6]/D (DFFRQX2M)       0.00       0.31 r
  data arrival time                                                  0.31

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/MEM_reg[6][6]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[6][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[6][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/FIFO_MEMORY/MEM_reg[6][5]/CK (DFFRQX2M)      0.00       0.00 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[6][5]/Q (DFFRQX2M)       0.22       0.22 r
  Async_FIFO/FIFO_MEMORY/U205/Y (OAI2BB2X1M)              0.09       0.31 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[6][5]/D (DFFRQX2M)       0.00       0.31 r
  data arrival time                                                  0.31

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/MEM_reg[6][5]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[6][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[6][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/FIFO_MEMORY/MEM_reg[6][4]/CK (DFFRQX2M)      0.00       0.00 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[6][4]/Q (DFFRQX2M)       0.22       0.22 r
  Async_FIFO/FIFO_MEMORY/U204/Y (OAI2BB2X1M)              0.09       0.31 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[6][4]/D (DFFRQX2M)       0.00       0.31 r
  data arrival time                                                  0.31

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/MEM_reg[6][4]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[6][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[6][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/FIFO_MEMORY/MEM_reg[6][3]/CK (DFFRQX2M)      0.00       0.00 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[6][3]/Q (DFFRQX2M)       0.22       0.22 r
  Async_FIFO/FIFO_MEMORY/U203/Y (OAI2BB2X1M)              0.09       0.31 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[6][3]/D (DFFRQX2M)       0.00       0.31 r
  data arrival time                                                  0.31

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/MEM_reg[6][3]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[6][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[6][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/FIFO_MEMORY/MEM_reg[6][2]/CK (DFFRQX2M)      0.00       0.00 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[6][2]/Q (DFFRQX2M)       0.22       0.22 r
  Async_FIFO/FIFO_MEMORY/U202/Y (OAI2BB2X1M)              0.09       0.31 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[6][2]/D (DFFRQX2M)       0.00       0.31 r
  data arrival time                                                  0.31

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/MEM_reg[6][2]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[6][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[6][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/FIFO_MEMORY/MEM_reg[6][1]/CK (DFFRQX2M)      0.00       0.00 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[6][1]/Q (DFFRQX2M)       0.22       0.22 r
  Async_FIFO/FIFO_MEMORY/U201/Y (OAI2BB2X1M)              0.09       0.31 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[6][1]/D (DFFRQX2M)       0.00       0.31 r
  data arrival time                                                  0.31

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/MEM_reg[6][1]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[6][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[6][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/FIFO_MEMORY/MEM_reg[6][0]/CK (DFFRQX2M)      0.00       0.00 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[6][0]/Q (DFFRQX2M)       0.22       0.22 r
  Async_FIFO/FIFO_MEMORY/U200/Y (OAI2BB2X1M)              0.09       0.31 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[6][0]/D (DFFRQX2M)       0.00       0.31 r
  data arrival time                                                  0.31

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/MEM_reg[6][0]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[2][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[2][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/FIFO_MEMORY/MEM_reg[2][7]/CK (DFFRQX2M)      0.00       0.00 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[2][7]/Q (DFFRQX2M)       0.22       0.22 r
  Async_FIFO/FIFO_MEMORY/U175/Y (OAI2BB2X1M)              0.09       0.31 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[2][7]/D (DFFRQX2M)       0.00       0.31 r
  data arrival time                                                  0.31

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/MEM_reg[2][7]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[2][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[2][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/FIFO_MEMORY/MEM_reg[2][6]/CK (DFFRQX2M)      0.00       0.00 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[2][6]/Q (DFFRQX2M)       0.22       0.22 r
  Async_FIFO/FIFO_MEMORY/U174/Y (OAI2BB2X1M)              0.09       0.31 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[2][6]/D (DFFRQX2M)       0.00       0.31 r
  data arrival time                                                  0.31

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/MEM_reg[2][6]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[2][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[2][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/FIFO_MEMORY/MEM_reg[2][5]/CK (DFFRQX2M)      0.00       0.00 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[2][5]/Q (DFFRQX2M)       0.22       0.22 r
  Async_FIFO/FIFO_MEMORY/U173/Y (OAI2BB2X1M)              0.09       0.31 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[2][5]/D (DFFRQX2M)       0.00       0.31 r
  data arrival time                                                  0.31

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/MEM_reg[2][5]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[2][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[2][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/FIFO_MEMORY/MEM_reg[2][4]/CK (DFFRQX2M)      0.00       0.00 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[2][4]/Q (DFFRQX2M)       0.22       0.22 r
  Async_FIFO/FIFO_MEMORY/U172/Y (OAI2BB2X1M)              0.09       0.31 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[2][4]/D (DFFRQX2M)       0.00       0.31 r
  data arrival time                                                  0.31

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/MEM_reg[2][4]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[2][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[2][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/FIFO_MEMORY/MEM_reg[2][3]/CK (DFFRQX2M)      0.00       0.00 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[2][3]/Q (DFFRQX2M)       0.22       0.22 r
  Async_FIFO/FIFO_MEMORY/U171/Y (OAI2BB2X1M)              0.09       0.31 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[2][3]/D (DFFRQX2M)       0.00       0.31 r
  data arrival time                                                  0.31

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/MEM_reg[2][3]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[2][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[2][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/FIFO_MEMORY/MEM_reg[2][2]/CK (DFFRQX2M)      0.00       0.00 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[2][2]/Q (DFFRQX2M)       0.22       0.22 r
  Async_FIFO/FIFO_MEMORY/U170/Y (OAI2BB2X1M)              0.09       0.31 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[2][2]/D (DFFRQX2M)       0.00       0.31 r
  data arrival time                                                  0.31

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/MEM_reg[2][2]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[2][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/FIFO_MEMORY/MEM_reg[2][1]/CK (DFFRQX2M)      0.00       0.00 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[2][1]/Q (DFFRQX2M)       0.22       0.22 r
  Async_FIFO/FIFO_MEMORY/U169/Y (OAI2BB2X1M)              0.09       0.31 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[2][1]/D (DFFRQX2M)       0.00       0.31 r
  data arrival time                                                  0.31

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/MEM_reg[2][1]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[2][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/MEM_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/FIFO_MEMORY/MEM_reg[2][0]/CK (DFFRQX2M)      0.00       0.00 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[2][0]/Q (DFFRQX2M)       0.22       0.22 r
  Async_FIFO/FIFO_MEMORY/U168/Y (OAI2BB2X1M)              0.09       0.31 r
  Async_FIFO/FIFO_MEMORY/MEM_reg[2][0]/D (DFFRQX2M)       0.00       0.31 r
  data arrival time                                                  0.31

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/MEM_reg[2][0]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: U0_UART/UART_RX/UART_Sampler/Data_Storage_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_Sampler/Data_Storage_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_Sampler/Data_Storage_reg[1]/CK (DFFSX1M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_Sampler/Data_Storage_reg[1]/QN (DFFSX1M)
                                                          0.21       0.21 r
  U0_UART/UART_RX/UART_Sampler/U4/Y (OAI22X1M)            0.04       0.26 f
  U0_UART/UART_RX/UART_Sampler/Data_Storage_reg[1]/D (DFFSX1M)
                                                          0.00       0.26 f
  data arrival time                                                  0.26

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_RX/UART_Sampler/Data_Storage_reg[1]/CK (DFFSX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: U0_UART/UART_RX/UART_Sampler/Data_Storage_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_Sampler/Data_Storage_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_Sampler/Data_Storage_reg[1]/CK (DFFSX1M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_Sampler/Data_Storage_reg[1]/QN (DFFSX1M)
                                                          0.21       0.21 r
  U0_UART/UART_RX/UART_Sampler/U3/Y (OAI22X1M)            0.05       0.26 f
  U0_UART/UART_RX/UART_Sampler/Data_Storage_reg[2]/D (DFFSX1M)
                                                          0.00       0.26 f
  data arrival time                                                  0.26

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_RX/UART_Sampler/Data_Storage_reg[2]/CK (DFFSX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.18


  Startpoint: U0_UART/UART_RX/UART_FSM_Controller/BIT_COUNT_reg_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_FSM_Controller/BIT_COUNT_reg_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_FSM_Controller/BIT_COUNT_reg_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_FSM_Controller/BIT_COUNT_reg_reg[2]/Q (DFFRQX2M)
                                                          0.22       0.22 r
  U0_UART/UART_RX/UART_FSM_Controller/U35/Y (OAI32X1M)
                                                          0.05       0.27 f
  U0_UART/UART_RX/UART_FSM_Controller/BIT_COUNT_reg_reg[2]/D (DFFRQX2M)
                                                          0.00       0.27 f
  data arrival time                                                  0.27

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_RX/UART_FSM_Controller/BIT_COUNT_reg_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: U0_UART/UART_RX/UART_Sampler/Data_Storage_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_Sampler/Data_Storage_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_Sampler/Data_Storage_reg[0]/CK (DFFSX1M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_Sampler/Data_Storage_reg[0]/QN (DFFSX1M)
                                                          0.23       0.23 r
  U0_UART/UART_RX/UART_Sampler/U2/Y (OAI2B2X1M)           0.06       0.30 f
  U0_UART/UART_RX/UART_Sampler/Data_Storage_reg[0]/D (DFFSX1M)
                                                          0.00       0.30 f
  data arrival time                                                  0.30

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_RX/UART_Sampler/Data_Storage_reg[0]/CK (DFFSX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: U0_UART/UART_RX/UART_FSM_Controller/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_Config_block/start_enable_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_FSM_Controller/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_FSM_Controller/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.25       0.25 r
  U0_UART/UART_RX/UART_FSM_Controller/U60/Y (NOR2X2M)     0.04       0.29 f
  U0_UART/UART_RX/UART_FSM_Controller/block_enable_word[2] (UART_Rx_Controller)
                                                          0.00       0.29 f
  U0_UART/UART_RX/UART_Config_block/block_enable_word[2] (Configuration_block)
                                                          0.00       0.29 f
  U0_UART/UART_RX/UART_Config_block/start_enable_reg/D (DFFRQX2M)
                                                          0.00       0.29 f
  data arrival time                                                  0.29

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_RX/UART_Config_block/start_enable_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[10]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[10]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[10]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[10]/Q (DFFRQX2M)
                                                          0.22       0.22 r
  U0_UART/UART_RX/UART_Sampling_Register/U15/Y (OAI2BB2X1M)
                                                          0.08       0.31 r
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[10]/D (DFFRQX2M)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[10]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[0]/Q (DFFRQX2M)
                                                          0.22       0.22 r
  U0_UART/UART_RX/UART_Sampling_Register/U34/Y (OAI2BB2X1M)
                                                          0.09       0.31 r
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[0]/D (DFFRQX2M)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[9]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[9]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[9]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[9]/Q (DFFRQX2M)
                                                          0.23       0.23 r
  U0_UART/UART_RX/UART_Sampling_Register/U13/Y (OAI2BB2X1M)
                                                          0.09       0.31 r
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[9]/D (DFFRQX2M)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[9]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[6]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[6]/Q (DFFRQX2M)
                                                          0.24       0.24 r
  U0_UART/UART_RX/UART_Config_block/r70/A[6] (Configuration_block_DW01_inc_0)
                                                          0.00       0.24 r
  U0_UART/UART_RX/UART_Config_block/r70/U1_1_6/S (ADDHX1M)
                                                          0.06       0.30 f
  U0_UART/UART_RX/UART_Config_block/r70/SUM[6] (Configuration_block_DW01_inc_0)
                                                          0.00       0.30 f
  U0_UART/UART_RX/UART_Config_block/U6/Y (NOR2BX2M)       0.08       0.38 f
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[6]/D (DFFRQX2M)
                                                          0.00       0.38 f
  data arrival time                                                  0.38

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[5]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[5]/Q (DFFRQX2M)
                                                          0.24       0.24 r
  U0_UART/UART_RX/UART_Config_block/r70/A[5] (Configuration_block_DW01_inc_0)
                                                          0.00       0.24 r
  U0_UART/UART_RX/UART_Config_block/r70/U1_1_5/S (ADDHX1M)
                                                          0.06       0.30 f
  U0_UART/UART_RX/UART_Config_block/r70/SUM[5] (Configuration_block_DW01_inc_0)
                                                          0.00       0.30 f
  U0_UART/UART_RX/UART_Config_block/U7/Y (NOR2BX2M)       0.08       0.38 f
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[5]/D (DFFRQX2M)
                                                          0.00       0.38 f
  data arrival time                                                  0.38

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[2]/Q (DFFRQX2M)
                                                          0.23       0.23 r
  U0_UART/UART_RX/UART_Sampling_Register/U21/Y (OAI2BB2X1M)
                                                          0.09       0.32 r
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[2]/D (DFFRQX2M)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[7]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[7]/Q (DFFRQX2M)
                                                          0.23       0.23 r
  U0_UART/UART_RX/UART_Sampling_Register/U29/Y (OAI2BB2X1M)
                                                          0.09       0.32 r
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[7]/D (DFFRQX2M)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[6]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[6]/Q (DFFRQX2M)
                                                          0.23       0.23 r
  U0_UART/UART_RX/UART_Sampling_Register/U27/Y (OAI2BB2X1M)
                                                          0.09       0.32 r
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[6]/D (DFFRQX2M)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[1]/Q (DFFRQX2M)
                                                          0.23       0.23 r
  U0_UART/UART_RX/UART_Sampling_Register/U19/Y (OAI2BB2X1M)
                                                          0.09       0.32 r
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[1]/D (DFFRQX2M)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[5]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[5]/Q (DFFRQX2M)
                                                          0.23       0.23 r
  U0_UART/UART_RX/UART_Sampling_Register/U25/Y (OAI2BB2X1M)
                                                          0.09       0.32 r
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[5]/D (DFFRQX2M)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[4]/Q (DFFRQX2M)
                                                          0.23       0.23 r
  U0_UART/UART_RX/UART_Sampling_Register/U23/Y (OAI2BB2X1M)
                                                          0.09       0.32 r
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[4]/D (DFFRQX2M)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[8]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[8]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[8]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[8]/Q (DFFRQX2M)
                                                          0.23       0.23 r
  U0_UART/UART_RX/UART_Sampling_Register/U17/Y (OAI2BB2X1M)
                                                          0.09       0.32 r
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[8]/D (DFFRQX2M)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[8]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[0]/Q (DFFRQX2M)
                                                          0.27       0.27 r
  U0_UART/UART_RX/UART_Config_block/r70/A[0] (Configuration_block_DW01_inc_0)
                                                          0.00       0.27 r
  U0_UART/UART_RX/UART_Config_block/r70/U1_1_1/S (ADDHX1M)
                                                          0.04       0.30 f
  U0_UART/UART_RX/UART_Config_block/r70/SUM[1] (Configuration_block_DW01_inc_0)
                                                          0.00       0.30 f
  U0_UART/UART_RX/UART_Config_block/U11/Y (NOR2BX2M)      0.08       0.39 f
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[1]/D (DFFRQX2M)
                                                          0.00       0.39 f
  data arrival time                                                  0.39

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U0_UART/UART_RX/UART_FSM_Controller/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_Config_block/sampler_enable_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_FSM_Controller/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_FSM_Controller/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.30       0.30 r
  U0_UART/UART_RX/UART_FSM_Controller/U5/Y (OAI21X2M)     0.08       0.38 f
  U0_UART/UART_RX/UART_FSM_Controller/block_enable_word[3] (UART_Rx_Controller)
                                                          0.00       0.38 f
  U0_UART/UART_RX/UART_Config_block/block_enable_word[3] (Configuration_block)
                                                          0.00       0.38 f
  U0_UART/UART_RX/UART_Config_block/sampler_enable_reg/D (DFFRQX2M)
                                                          0.00       0.38 f
  data arrival time                                                  0.38

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_RX/UART_Config_block/sampler_enable_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U0_UART/UART_RX/UART_FSM_Controller/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_FSM_Controller/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_FSM_Controller/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_FSM_Controller/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.25       0.25 r
  U0_UART/UART_RX/UART_FSM_Controller/U60/Y (NOR2X2M)     0.04       0.29 f
  U0_UART/UART_RX/UART_FSM_Controller/U11/Y (AOI32X1M)
                                                          0.06       0.35 r
  U0_UART/UART_RX/UART_FSM_Controller/U10/Y (NAND2X2M)
                                                          0.03       0.39 f
  U0_UART/UART_RX/UART_FSM_Controller/current_state_reg[1]/D (DFFRQX2M)
                                                          0.00       0.39 f
  data arrival time                                                  0.39

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_RX/UART_FSM_Controller/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[3]/Q (DFFRQX2M)
                                                          0.24       0.24 r
  U0_UART/UART_RX/UART_Sampling_Register/U31/Y (OAI2BB2X1M)
                                                          0.09       0.32 r
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[3]/D (DFFRQX2M)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U0_UART/UART_RX/UART_FSM_Controller/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_Config_block/stop_enable_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_FSM_Controller/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_FSM_Controller/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.25       0.25 r
  U0_UART/UART_RX/UART_FSM_Controller/U56/Y (NOR2X2M)     0.05       0.30 f
  U0_UART/UART_RX/UART_FSM_Controller/U58/Y (NAND2X2M)
                                                          0.06       0.36 r
  U0_UART/UART_RX/UART_FSM_Controller/U15/Y (INVX2M)      0.03       0.39 f
  U0_UART/UART_RX/UART_FSM_Controller/block_enable_word[0] (UART_Rx_Controller)
                                                          0.00       0.39 f
  U0_UART/UART_RX/UART_Config_block/block_enable_word[0] (Configuration_block)
                                                          0.00       0.39 f
  U0_UART/UART_RX/UART_Config_block/stop_enable_reg/D (DFFRQX2M)
                                                          0.00       0.39 f
  data arrival time                                                  0.39

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_RX/UART_Config_block/stop_enable_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[0]/Q (DFFRQX2M)
                                                          0.27       0.27 r
  U0_UART/UART_RX/UART_Config_block/r70/A[0] (Configuration_block_DW01_inc_0)
                                                          0.00       0.27 r
  U0_UART/UART_RX/UART_Config_block/r70/U2/Y (CLKINVX1M)
                                                          0.04       0.31 f
  U0_UART/UART_RX/UART_Config_block/r70/SUM[0] (Configuration_block_DW01_inc_0)
                                                          0.00       0.31 f
  U0_UART/UART_RX/UART_Config_block/U44/Y (NOR2BX2M)      0.08       0.39 f
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[0]/D (DFFRQX2M)
                                                          0.00       0.39 f
  data arrival time                                                  0.39

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_Config_block/SAMPLE_CMD_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[2]/Q (DFFRQX2M)
                                                          0.26       0.26 r
  U0_UART/UART_RX/UART_Config_block/U50/Y (INVX2M)        0.04       0.30 f
  U0_UART/UART_RX/UART_Config_block/U30/Y (OAI211X2M)     0.06       0.36 r
  U0_UART/UART_RX/UART_Config_block/U14/Y (NAND2BX2M)     0.03       0.39 f
  U0_UART/UART_RX/UART_Config_block/SAMPLE_CMD_reg/D (DFFRQX2M)
                                                          0.00       0.39 f
  data arrival time                                                  0.39

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_RX/UART_Config_block/SAMPLE_CMD_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U0_UART/UART_RX/UART_FSM_Controller/BIT_COUNT_reg_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_FSM_Controller/BIT_COUNT_reg_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_FSM_Controller/BIT_COUNT_reg_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_FSM_Controller/BIT_COUNT_reg_reg[1]/Q (DFFRQX2M)
                                                          0.34       0.34 r
  U0_UART/UART_RX/UART_FSM_Controller/U42/Y (OAI22X1M)
                                                          0.06       0.39 f
  U0_UART/UART_RX/UART_FSM_Controller/BIT_COUNT_reg_reg[1]/D (DFFRQX2M)
                                                          0.00       0.39 f
  data arrival time                                                  0.39

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_RX/UART_FSM_Controller/BIT_COUNT_reg_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[2]/Q (DFFRQX2M)
                                                          0.26       0.26 r
  U0_UART/UART_RX/UART_Config_block/r70/A[2] (Configuration_block_DW01_inc_0)
                                                          0.00       0.26 r
  U0_UART/UART_RX/UART_Config_block/r70/U1_1_2/S (ADDHX1M)
                                                          0.06       0.32 f
  U0_UART/UART_RX/UART_Config_block/r70/SUM[2] (Configuration_block_DW01_inc_0)
                                                          0.00       0.32 f
  U0_UART/UART_RX/UART_Config_block/U10/Y (NOR2BX2M)      0.08       0.40 f
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[2]/D (DFFRQX2M)
                                                          0.00       0.40 f
  data arrival time                                                  0.40

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U0_UART/UART_RX/UART_FSM_Controller/BIT_COUNT_reg_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_FSM_Controller/BIT_COUNT_reg_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_FSM_Controller/BIT_COUNT_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_FSM_Controller/BIT_COUNT_reg_reg[0]/Q (DFFRQX2M)
                                                          0.35       0.35 r
  U0_UART/UART_RX/UART_FSM_Controller/U41/Y (OAI22X1M)
                                                          0.06       0.41 f
  U0_UART/UART_RX/UART_FSM_Controller/BIT_COUNT_reg_reg[0]/D (DFFRQX2M)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_RX/UART_FSM_Controller/BIT_COUNT_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U0_UART/UART_RX/UART_FSM_Controller/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_FSM_Controller/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_FSM_Controller/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_FSM_Controller/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.25       0.25 r
  U0_UART/UART_RX/UART_FSM_Controller/U60/Y (NOR2X2M)     0.04       0.29 f
  U0_UART/UART_RX/UART_FSM_Controller/U28/Y (AOI32X1M)
                                                          0.06       0.35 r
  U0_UART/UART_RX/UART_FSM_Controller/U27/Y (OAI211X2M)
                                                          0.06       0.41 f
  U0_UART/UART_RX/UART_FSM_Controller/current_state_reg[0]/D (DFFRQX2M)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_RX/UART_FSM_Controller/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: U0_UART/UART_RX/UART_FSM_Controller/BIT_COUNT_reg_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_FSM_Controller/BIT_COUNT_reg_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_FSM_Controller/BIT_COUNT_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_FSM_Controller/BIT_COUNT_reg_reg[3]/Q (DFFRQX2M)
                                                          0.26       0.26 r
  U0_UART/UART_RX/UART_FSM_Controller/U51/Y (INVX2M)      0.06       0.32 f
  U0_UART/UART_RX/UART_FSM_Controller/U17/Y (NAND2X2M)
                                                          0.05       0.37 r
  U0_UART/UART_RX/UART_FSM_Controller/U16/Y (OAI32X1M)
                                                          0.04       0.41 f
  U0_UART/UART_RX/UART_FSM_Controller/BIT_COUNT_reg_reg[3]/D (DFFRQX2M)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_RX/UART_FSM_Controller/BIT_COUNT_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: U0_UART/UART_RX/UART_FSM_Controller/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_Config_block/parity_enable_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_FSM_Controller/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_FSM_Controller/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.30       0.30 f
  U0_UART/UART_RX/UART_FSM_Controller/U61/Y (INVX2M)      0.08       0.38 r
  U0_UART/UART_RX/UART_FSM_Controller/U22/Y (NOR2X2M)     0.04       0.42 f
  U0_UART/UART_RX/UART_FSM_Controller/block_enable_word[1] (UART_Rx_Controller)
                                                          0.00       0.42 f
  U0_UART/UART_RX/UART_Config_block/block_enable_word[1] (Configuration_block)
                                                          0.00       0.42 f
  U0_UART/UART_RX/UART_Config_block/parity_enable_reg/D (DFFRQX2M)
                                                          0.00       0.42 f
  data arrival time                                                  0.42

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_RX/UART_Config_block/parity_enable_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[4]/Q (DFFRQX2M)
                                                          0.28       0.28 r
  U0_UART/UART_RX/UART_Config_block/r70/A[4] (Configuration_block_DW01_inc_0)
                                                          0.00       0.28 r
  U0_UART/UART_RX/UART_Config_block/r70/U1_1_4/S (ADDHX1M)
                                                          0.07       0.35 f
  U0_UART/UART_RX/UART_Config_block/r70/SUM[4] (Configuration_block_DW01_inc_0)
                                                          0.00       0.35 f
  U0_UART/UART_RX/UART_Config_block/U8/Y (NOR2BX2M)       0.08       0.43 f
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[4]/D (DFFRQX2M)
                                                          0.00       0.43 f
  data arrival time                                                  0.43

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: U0_UART/UART_RX/UART_Config_block/sampler_enable_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_Config_block/sampler_enable_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_Config_block/sampler_enable_reg/Q (DFFRQX2M)
                                                          0.28       0.28 f
  U0_UART/UART_RX/UART_Config_block/U3/Y (NAND2X2M)       0.13       0.41 r
  U0_UART/UART_RX/UART_Config_block/U9/Y (NOR2BX2M)       0.04       0.44 f
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[3]/D (DFFRQX2M)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_UART/UART_RX/UART_Config_block/sampler_enable_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_Config_block/sampler_enable_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_Config_block/sampler_enable_reg/Q (DFFRQX2M)
                                                          0.28       0.28 f
  U0_UART/UART_RX/UART_Config_block/U3/Y (NAND2X2M)       0.13       0.41 r
  U0_UART/UART_RX/UART_Config_block/U43/Y (NOR2BX2M)      0.04       0.44 f
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[7]/D (DFFRQX2M)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_UART/UART_RX/UART_Config_block/stop_enable_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_FSM_Controller/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_Config_block/stop_enable_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_Config_block/stop_enable_reg/Q (DFFRQX2M)
                                                          0.22       0.22 r
  U0_UART/UART_RX/UART_Config_block/U28/Y (NAND3BX2M)     0.05       0.27 f
  U0_UART/UART_RX/UART_Config_block/U27/Y (INVX2M)        0.04       0.31 r
  U0_UART/UART_RX/UART_Config_block/error_flag_word[0] (Configuration_block)
                                                          0.00       0.31 r
  U0_UART/UART_RX/UART_FSM_Controller/error_flag_word[0] (UART_Rx_Controller)
                                                          0.00       0.31 r
  U0_UART/UART_RX/UART_FSM_Controller/U3/Y (NOR3X2M)      0.05       0.36 f
  U0_UART/UART_RX/UART_FSM_Controller/U14/Y (AOI32X1M)
                                                          0.07       0.43 r
  U0_UART/UART_RX/UART_FSM_Controller/U13/Y (OAI2B11X2M)
                                                          0.04       0.48 f
  U0_UART/UART_RX/UART_FSM_Controller/current_state_reg[2]/D (DFFRQX2M)
                                                          0.00       0.48 f
  data arrival time                                                  0.48

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_RX/UART_FSM_Controller/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: U0_UART/UART_RX/UART_Config_block/stop_enable_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: STOP_ERROR (output port clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_Config_block/stop_enable_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_Config_block/stop_enable_reg/Q (DFFRQX2M)
                                                          0.22       0.22 r
  U0_UART/UART_RX/UART_Config_block/U28/Y (NAND3BX2M)     0.05       0.27 f
  U0_UART/UART_RX/UART_Config_block/U27/Y (INVX2M)        0.04       0.31 r
  U0_UART/UART_RX/UART_Config_block/error_flag_word[0] (Configuration_block)
                                                          0.00       0.31 r
  U0_UART/UART_RX/Stop_Error (UART_Rx_Width8)             0.00       0.31 r
  U0_UART/RX_STOP_ERROR (UART_DATA_WIDTH8)                0.00       0.31 r
  STOP_ERROR (out)                                        0.00       0.31 r
  data arrival time                                                  0.31

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -2.00      -1.90
  data required time                                                -1.90
  --------------------------------------------------------------------------
  data required time                                                -1.90
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        2.21


  Startpoint: U0_UART/UART_RX/UART_Config_block/parity_enable_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: PAR_ERROR (output port clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_Config_block/parity_enable_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_Config_block/parity_enable_reg/Q (DFFRQX2M)
                                                          0.21       0.21 r
  U0_UART/UART_RX/UART_Config_block/U23/Y (AND3X2M)       0.10       0.32 r
  U0_UART/UART_RX/UART_Config_block/error_flag_word[1] (Configuration_block)
                                                          0.00       0.32 r
  U0_UART/UART_RX/Parity_Error (UART_Rx_Width8)           0.00       0.32 r
  U0_UART/RX_PAR_ERROR (UART_DATA_WIDTH8)                 0.00       0.32 r
  PAR_ERROR (out)                                         0.00       0.32 r
  data arrival time                                                  0.32

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -2.00      -1.90
  data required time                                                -1.90
  --------------------------------------------------------------------------
  data required time                                                -1.90
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        2.22


  Startpoint: Async_FIFO/SYNC_W2R/synchronizer_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: Async_FIFO/SYNC_W2R/sync_bus_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/SYNC_W2R/synchronizer_reg[0]/CK (DFFRHQX1M)
                                                          0.00       0.00 r
  Async_FIFO/SYNC_W2R/synchronizer_reg[0]/Q (DFFRHQX1M)
                                                          0.14       0.14 f
  Async_FIFO/SYNC_W2R/sync_bus_reg[0]/D (DFFRQX2M)        0.00       0.14 f
  data arrival time                                                  0.14

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/SYNC_W2R/sync_bus_reg[0]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: Async_FIFO/SYNC_W2R/synchronizer_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: Async_FIFO/SYNC_W2R/sync_bus_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/SYNC_W2R/synchronizer_reg[1]/CK (DFFRHQX1M)
                                                          0.00       0.00 r
  Async_FIFO/SYNC_W2R/synchronizer_reg[1]/Q (DFFRHQX1M)
                                                          0.14       0.14 f
  Async_FIFO/SYNC_W2R/sync_bus_reg[1]/D (DFFRQX2M)        0.00       0.14 f
  data arrival time                                                  0.14

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/SYNC_W2R/sync_bus_reg[1]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: Async_FIFO/SYNC_W2R/synchronizer_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: Async_FIFO/SYNC_W2R/sync_bus_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/SYNC_W2R/synchronizer_reg[4]/CK (DFFRHQX1M)
                                                          0.00       0.00 r
  Async_FIFO/SYNC_W2R/synchronizer_reg[4]/Q (DFFRHQX1M)
                                                          0.14       0.14 f
  Async_FIFO/SYNC_W2R/sync_bus_reg[4]/D (DFFRQX2M)        0.00       0.14 f
  data arrival time                                                  0.14

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/SYNC_W2R/sync_bus_reg[4]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: Async_FIFO/SYNC_W2R/synchronizer_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: Async_FIFO/SYNC_W2R/sync_bus_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/SYNC_W2R/synchronizer_reg[3]/CK (DFFRHQX1M)
                                                          0.00       0.00 r
  Async_FIFO/SYNC_W2R/synchronizer_reg[3]/Q (DFFRHQX1M)
                                                          0.14       0.14 f
  Async_FIFO/SYNC_W2R/sync_bus_reg[3]/D (DFFRQX2M)        0.00       0.14 f
  data arrival time                                                  0.14

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/SYNC_W2R/sync_bus_reg[3]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: Async_FIFO/SYNC_W2R/synchronizer_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: Async_FIFO/SYNC_W2R/sync_bus_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/SYNC_W2R/synchronizer_reg[2]/CK (DFFRHQX1M)
                                                          0.00       0.00 r
  Async_FIFO/SYNC_W2R/synchronizer_reg[2]/Q (DFFRHQX1M)
                                                          0.14       0.14 f
  Async_FIFO/SYNC_W2R/sync_bus_reg[2]/D (DFFRQX2M)        0.00       0.14 f
  data arrival time                                                  0.14

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/SYNC_W2R/sync_bus_reg[2]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: TX_BUSY_GEN/PULSE_GEN_flipflop_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX_BUSY_GEN/PULSE_GEN_flipflop_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_BUSY_GEN/PULSE_GEN_flipflop_reg/CK (DFFRQX2M)        0.00       0.00 r
  TX_BUSY_GEN/PULSE_GEN_flipflop_reg/Q (DFFRQX2M)         0.23       0.23 r
  TX_BUSY_GEN/U3/Y (NOR2BX2M)                             0.03       0.25 f
  TX_BUSY_GEN/PULSE_GEN_flipflop_reg/D (DFFRQX2M)         0.00       0.25 f
  data arrival time                                                  0.25

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX_BUSY_GEN/PULSE_GEN_flipflop_reg/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.18


  Startpoint: Async_FIFO/SYNC_W2R/synchronizer_reg[5]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: Async_FIFO/SYNC_W2R/sync_bus_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/SYNC_W2R/synchronizer_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  Async_FIFO/SYNC_W2R/synchronizer_reg[5]/Q (DFFRQX2M)
                                                          0.27       0.27 f
  Async_FIFO/SYNC_W2R/sync_bus_reg[5]/D (DFFRQX2M)        0.00       0.27 f
  data arrival time                                                  0.27

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/SYNC_W2R/sync_bus_reg[5]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: U0_UART/UART_TX/ser_block/data_reg_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/ser_block/data_reg_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_TX/ser_block/data_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_TX/ser_block/data_reg_reg[0]/Q (DFFRQX2M)
                                                          0.22       0.22 r
  U0_UART/UART_TX/ser_block/U10/Y (OAI2BB1X2M)            0.08       0.29 r
  U0_UART/UART_TX/ser_block/data_reg_reg[0]/D (DFFRQX2M)
                                                          0.00       0.29 r
  data arrival time                                                  0.29

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_TX/ser_block/data_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: U0_UART/UART_TX/ser_block/data_reg_reg[6]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/ser_block/data_reg_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_TX/ser_block/data_reg_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_TX/ser_block/data_reg_reg[6]/Q (DFFRQX2M)
                                                          0.22       0.22 r
  U0_UART/UART_TX/ser_block/U22/Y (OAI2BB1X2M)            0.07       0.30 r
  U0_UART/UART_TX/ser_block/data_reg_reg[6]/D (DFFRQX2M)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_TX/ser_block/data_reg_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: U0_UART/UART_TX/ser_block/data_reg_reg[5]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/ser_block/data_reg_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_TX/ser_block/data_reg_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_TX/ser_block/data_reg_reg[5]/Q (DFFRQX2M)
                                                          0.22       0.22 r
  U0_UART/UART_TX/ser_block/U20/Y (OAI2BB1X2M)            0.07       0.30 r
  U0_UART/UART_TX/ser_block/data_reg_reg[5]/D (DFFRQX2M)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_TX/ser_block/data_reg_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: U0_UART/UART_TX/ser_block/data_reg_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/ser_block/data_reg_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_TX/ser_block/data_reg_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_TX/ser_block/data_reg_reg[4]/Q (DFFRQX2M)
                                                          0.22       0.22 r
  U0_UART/UART_TX/ser_block/U18/Y (OAI2BB1X2M)            0.07       0.30 r
  U0_UART/UART_TX/ser_block/data_reg_reg[4]/D (DFFRQX2M)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_TX/ser_block/data_reg_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: U0_UART/UART_TX/ser_block/data_reg_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/ser_block/data_reg_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_TX/ser_block/data_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_TX/ser_block/data_reg_reg[3]/Q (DFFRQX2M)
                                                          0.22       0.22 r
  U0_UART/UART_TX/ser_block/U16/Y (OAI2BB1X2M)            0.07       0.30 r
  U0_UART/UART_TX/ser_block/data_reg_reg[3]/D (DFFRQX2M)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_TX/ser_block/data_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: U0_UART/UART_TX/ser_block/data_reg_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/ser_block/data_reg_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_TX/ser_block/data_reg_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_TX/ser_block/data_reg_reg[2]/Q (DFFRQX2M)
                                                          0.22       0.22 r
  U0_UART/UART_TX/ser_block/U14/Y (OAI2BB1X2M)            0.07       0.30 r
  U0_UART/UART_TX/ser_block/data_reg_reg[2]/D (DFFRQX2M)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_TX/ser_block/data_reg_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: U0_UART/UART_TX/ser_block/data_reg_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/ser_block/data_reg_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_TX/ser_block/data_reg_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_TX/ser_block/data_reg_reg[1]/Q (DFFRQX2M)
                                                          0.22       0.22 r
  U0_UART/UART_TX/ser_block/U12/Y (OAI2BB1X2M)            0.07       0.30 r
  U0_UART/UART_TX/ser_block/data_reg_reg[1]/D (DFFRQX2M)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_TX/ser_block/data_reg_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: U0_UART/UART_TX/parity_block/internal_reg_reg[6]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/parity_block/internal_reg_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_TX/parity_block/internal_reg_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_TX/parity_block/internal_reg_reg[6]/Q (DFFRQX2M)
                                                          0.22       0.22 r
  U0_UART/UART_TX/parity_block/U13/Y (AO2B2X2M)           0.08       0.30 r
  U0_UART/UART_TX/parity_block/internal_reg_reg[6]/D (DFFRQX2M)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_TX/parity_block/internal_reg_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U0_UART/UART_TX/parity_block/internal_reg_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/parity_block/internal_reg_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_TX/parity_block/internal_reg_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_TX/parity_block/internal_reg_reg[2]/Q (DFFRQX2M)
                                                          0.22       0.22 r
  U0_UART/UART_TX/parity_block/U9/Y (AO2B2X2M)            0.08       0.30 r
  U0_UART/UART_TX/parity_block/internal_reg_reg[2]/D (DFFRQX2M)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_TX/parity_block/internal_reg_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U0_UART/UART_TX/parity_block/internal_reg_reg[5]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/parity_block/internal_reg_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_TX/parity_block/internal_reg_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_TX/parity_block/internal_reg_reg[5]/Q (DFFRQX2M)
                                                          0.22       0.22 r
  U0_UART/UART_TX/parity_block/U12/Y (AO2B2X2M)           0.08       0.30 r
  U0_UART/UART_TX/parity_block/internal_reg_reg[5]/D (DFFRQX2M)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_TX/parity_block/internal_reg_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U0_UART/UART_TX/parity_block/internal_reg_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/parity_block/internal_reg_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_TX/parity_block/internal_reg_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_TX/parity_block/internal_reg_reg[1]/Q (DFFRQX2M)
                                                          0.22       0.22 r
  U0_UART/UART_TX/parity_block/U8/Y (AO2B2X2M)            0.08       0.30 r
  U0_UART/UART_TX/parity_block/internal_reg_reg[1]/D (DFFRQX2M)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_TX/parity_block/internal_reg_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U0_UART/UART_TX/parity_block/internal_reg_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/parity_block/internal_reg_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_TX/parity_block/internal_reg_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_TX/parity_block/internal_reg_reg[4]/Q (DFFRQX2M)
                                                          0.22       0.22 r
  U0_UART/UART_TX/parity_block/U11/Y (AO2B2X2M)           0.08       0.30 r
  U0_UART/UART_TX/parity_block/internal_reg_reg[4]/D (DFFRQX2M)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_TX/parity_block/internal_reg_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U0_UART/UART_TX/parity_block/internal_reg_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/parity_block/internal_reg_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_TX/parity_block/internal_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_TX/parity_block/internal_reg_reg[0]/Q (DFFRQX2M)
                                                          0.22       0.22 r
  U0_UART/UART_TX/parity_block/U7/Y (AO2B2X2M)            0.08       0.30 r
  U0_UART/UART_TX/parity_block/internal_reg_reg[0]/D (DFFRQX2M)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_TX/parity_block/internal_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U0_UART/UART_TX/ser_block/data_reg_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/ser_block/serial_out_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_TX/ser_block/data_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_TX/ser_block/data_reg_reg[0]/Q (DFFRQX2M)
                                                          0.22       0.22 r
  U0_UART/UART_TX/ser_block/U25/Y (AO22X1M)               0.08       0.30 r
  U0_UART/UART_TX/ser_block/serial_out_reg/D (DFFRQX2M)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_TX/ser_block/serial_out_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U0_UART/UART_TX/ser_block/data_reg_reg[7]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/ser_block/data_reg_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_TX/ser_block/data_reg_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_TX/ser_block/data_reg_reg[7]/Q (DFFRQX2M)
                                                          0.22       0.22 r
  U0_UART/UART_TX/ser_block/U24/Y (AO22X1M)               0.08       0.30 r
  U0_UART/UART_TX/ser_block/data_reg_reg[7]/D (DFFRQX2M)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_TX/ser_block/data_reg_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: Async_FIFO/rptr_empty/bn_ptr_reg[5]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: Async_FIFO/rptr_empty/bn_ptr_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/rptr_empty/bn_ptr_reg[5]/CK (DFFRQX2M)       0.00       0.00 r
  Async_FIFO/rptr_empty/bn_ptr_reg[5]/Q (DFFRQX2M)        0.25       0.25 r
  Async_FIFO/rptr_empty/U9/Y (CLKXOR2X2M)                 0.12       0.37 f
  Async_FIFO/rptr_empty/bn_ptr_reg[5]/D (DFFRQX2M)        0.00       0.37 f
  data arrival time                                                  0.37

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/rptr_empty/bn_ptr_reg[5]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: Async_FIFO/FIFO_MEMORY/rdata_reg[7]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/parity_block/internal_reg_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/FIFO_MEMORY/rdata_reg[7]/CK (DFFRQX2M)       0.00       0.00 r
  Async_FIFO/FIFO_MEMORY/rdata_reg[7]/Q (DFFRQX2M)        0.22       0.22 r
  Async_FIFO/FIFO_MEMORY/rdata[7] (DUAL_RAM_DATA_WIDTH8_ADDR_WIDTH5_MEM_SIZE32)
                                                          0.00       0.22 r
  Async_FIFO/RD_DATA[7] (FIFO_DATA_WIDTH8_ADDR_WIDTH5_MEM_SIZE32)
                                                          0.00       0.22 r
  U0_UART/TX_DATA[7] (UART_DATA_WIDTH8)                   0.00       0.22 r
  U0_UART/UART_TX/P_data[7] (UART_Tx_Width8)              0.00       0.22 r
  U0_UART/UART_TX/parity_block/in_data[7] (Parity_calc_Width8)
                                                          0.00       0.22 r
  U0_UART/UART_TX/parity_block/U14/Y (AO2B2X2M)           0.09       0.31 r
  U0_UART/UART_TX/parity_block/internal_reg_reg[7]/D (DFFRQX2M)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_TX/parity_block/internal_reg_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: U0_UART/UART_TX/parity_block/internal_reg_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/parity_block/internal_reg_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_TX/parity_block/internal_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_TX/parity_block/internal_reg_reg[3]/Q (DFFRQX2M)
                                                          0.23       0.23 r
  U0_UART/UART_TX/parity_block/U10/Y (AO2B2X2M)           0.08       0.31 r
  U0_UART/UART_TX/parity_block/internal_reg_reg[3]/D (DFFRQX2M)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_TX/parity_block/internal_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: Async_FIFO/SYNC_W2R/sync_bus_reg[5]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: Async_FIFO/rptr_empty/empty_flag_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/SYNC_W2R/sync_bus_reg[5]/CK (DFFRQX2M)       0.00       0.00 r
  Async_FIFO/SYNC_W2R/sync_bus_reg[5]/Q (DFFRQX2M)        0.21       0.21 r
  Async_FIFO/SYNC_W2R/sync_bus[5] (F_DATA_SYNC_BUS_WIDTH6_1)
                                                          0.00       0.21 r
  Async_FIFO/rptr_empty/w_ptr[5] (RD_CONTRL_ADDR_WIDTH5)
                                                          0.00       0.21 r
  Async_FIFO/rptr_empty/U24/Y (XNOR2X1M)                  0.03       0.25 f
  Async_FIFO/rptr_empty/U25/Y (NAND3X1M)                  0.06       0.30 r
  Async_FIFO/rptr_empty/U29/Y (NOR4X1M)                   0.03       0.34 f
  Async_FIFO/rptr_empty/empty_flag_reg/D (DFFSQX2M)       0.00       0.34 f
  data arrival time                                                  0.34

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/rptr_empty/empty_flag_reg/CK (DFFSQX2M)      0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U0_UART/UART_TX/ser_block/Counter_reg[7]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/ser_block/Counter_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_TX/ser_block/Counter_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_TX/ser_block/Counter_reg[7]/Q (DFFRQX2M)
                                                          0.23       0.23 r
  U0_UART/UART_TX/ser_block/U33/Y (AO22X1M)               0.08       0.32 r
  U0_UART/UART_TX/ser_block/Counter_reg[7]/D (DFFRQX2M)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_TX/ser_block/Counter_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U0_UART/UART_TX/ser_block/Counter_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/ser_block/Counter_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_TX/ser_block/Counter_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_TX/ser_block/Counter_reg[3]/Q (DFFRQX2M)
                                                          0.24       0.24 r
  U0_UART/UART_TX/ser_block/U30/Y (AO22X1M)               0.09       0.32 r
  U0_UART/UART_TX/ser_block/Counter_reg[3]/D (DFFRQX2M)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_TX/ser_block/Counter_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U0_UART/UART_TX/ser_block/Counter_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/ser_block/Counter_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_TX/ser_block/Counter_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_TX/ser_block/Counter_reg[4]/Q (DFFRQX2M)
                                                          0.24       0.24 r
  U0_UART/UART_TX/ser_block/U29/Y (AO22X1M)               0.09       0.32 r
  U0_UART/UART_TX/ser_block/Counter_reg[4]/D (DFFRQX2M)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_TX/ser_block/Counter_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U0_UART/UART_TX/ser_block/Counter_reg[6]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/ser_block/Counter_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_TX/ser_block/Counter_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_TX/ser_block/Counter_reg[6]/Q (DFFRQX2M)
                                                          0.24       0.24 r
  U0_UART/UART_TX/ser_block/U27/Y (AO22X1M)               0.09       0.32 r
  U0_UART/UART_TX/ser_block/Counter_reg[6]/D (DFFRQX2M)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_TX/ser_block/Counter_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: Async_FIFO/rptr_empty/bn_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: Async_FIFO/rptr_empty/bn_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/rptr_empty/bn_ptr_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  Async_FIFO/rptr_empty/bn_ptr_reg[1]/Q (DFFRQX2M)        0.26       0.26 r
  Async_FIFO/rptr_empty/U17/Y (CLKXOR2X2M)                0.12       0.39 f
  Async_FIFO/rptr_empty/bn_ptr_reg[1]/D (DFFRQX2M)        0.00       0.39 f
  data arrival time                                                  0.39

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/rptr_empty/bn_ptr_reg[1]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U0_UART/UART_TX/ser_block/Counter_reg[5]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/ser_block/Counter_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_TX/ser_block/Counter_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_TX/ser_block/Counter_reg[5]/Q (DFFRQX2M)
                                                          0.24       0.24 r
  U0_UART/UART_TX/ser_block/U28/Y (AO22X1M)               0.09       0.32 r
  U0_UART/UART_TX/ser_block/Counter_reg[5]/D (DFFRQX2M)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_TX/ser_block/Counter_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U0_UART/UART_TX/ser_block/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/ser_block/Counter_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_TX/ser_block/Counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_TX/ser_block/Counter_reg[0]/Q (DFFRQX2M)
                                                          0.24       0.24 r
  U0_UART/UART_TX/ser_block/U26/Y (AO22X1M)               0.09       0.33 r
  U0_UART/UART_TX/ser_block/Counter_reg[0]/D (DFFRQX2M)
                                                          0.00       0.33 r
  data arrival time                                                  0.33

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_TX/ser_block/Counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U0_UART/UART_TX/ser_block/Counter_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/ser_block/Counter_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_TX/ser_block/Counter_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_TX/ser_block/Counter_reg[1]/Q (DFFRQX2M)
                                                          0.24       0.24 r
  U0_UART/UART_TX/ser_block/U32/Y (AO22X1M)               0.09       0.33 r
  U0_UART/UART_TX/ser_block/Counter_reg[1]/D (DFFRQX2M)
                                                          0.00       0.33 r
  data arrival time                                                  0.33

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_TX/ser_block/Counter_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U0_UART/UART_TX/ser_block/Counter_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/ser_block/Counter_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_TX/ser_block/Counter_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_TX/ser_block/Counter_reg[2]/Q (DFFRQX2M)
                                                          0.24       0.24 r
  U0_UART/UART_TX/ser_block/U31/Y (AO22X1M)               0.09       0.33 r
  U0_UART/UART_TX/ser_block/Counter_reg[2]/D (DFFRQX2M)
                                                          0.00       0.33 r
  data arrival time                                                  0.33

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_TX/ser_block/Counter_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: Async_FIFO/rptr_empty/empty_flag_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: Async_FIFO/rptr_empty/bn_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/rptr_empty/empty_flag_reg/CK (DFFSQX2M)      0.00       0.00 r
  Async_FIFO/rptr_empty/empty_flag_reg/Q (DFFSQX2M)       0.26       0.26 r
  Async_FIFO/rptr_empty/U3/Y (NOR2BX2M)                   0.04       0.30 f
  Async_FIFO/rptr_empty/U19/Y (CLKXOR2X2M)                0.09       0.40 f
  Async_FIFO/rptr_empty/bn_ptr_reg[0]/D (DFFRQX2M)        0.00       0.40 f
  data arrival time                                                  0.40

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/rptr_empty/bn_ptr_reg[0]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: Async_FIFO/rptr_empty/bn_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: Async_FIFO/rptr_empty/bn_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/rptr_empty/bn_ptr_reg[3]/CK (DFFRQX2M)       0.00       0.00 r
  Async_FIFO/rptr_empty/bn_ptr_reg[3]/Q (DFFRQX2M)        0.27       0.27 r
  Async_FIFO/rptr_empty/U13/Y (CLKXOR2X2M)                0.13       0.40 f
  Async_FIFO/rptr_empty/bn_ptr_reg[3]/D (DFFRQX2M)        0.00       0.40 f
  data arrival time                                                  0.40

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/rptr_empty/bn_ptr_reg[3]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U0_UART/UART_TX/FSM_control_block/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/FSM_control_block/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_TX/FSM_control_block/current_state_reg[2]/CK (DFFSX1M)
                                                          0.00       0.00 r
  U0_UART/UART_TX/FSM_control_block/current_state_reg[2]/Q (DFFSX1M)
                                                          0.36       0.36 r
  U0_UART/UART_TX/FSM_control_block/U16/Y (NOR3X2M)       0.04       0.40 f
  U0_UART/UART_TX/FSM_control_block/current_state_reg[1]/D (DFFRQX2M)
                                                          0.00       0.40 f
  data arrival time                                                  0.40

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_TX/FSM_control_block/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U0_UART/UART_TX/FSM_control_block/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/FSM_control_block/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_TX/FSM_control_block/current_state_reg[2]/CK (DFFSX1M)
                                                          0.00       0.00 r
  U0_UART/UART_TX/FSM_control_block/current_state_reg[2]/QN (DFFSX1M)
                                                          0.26       0.26 f
  U0_UART/UART_TX/FSM_control_block/U21/Y (AOI32X1M)      0.13       0.39 r
  U0_UART/UART_TX/FSM_control_block/U20/Y (INVX2M)        0.02       0.42 f
  U0_UART/UART_TX/FSM_control_block/current_state_reg[0]/D (DFFRQX2M)
                                                          0.00       0.42 f
  data arrival time                                                  0.42

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_TX/FSM_control_block/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: U0_UART/UART_TX/FSM_control_block/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/FSM_control_block/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_TX/FSM_control_block/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_TX/FSM_control_block/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.27       0.27 r
  U0_UART/UART_TX/FSM_control_block/U7/Y (AOI22X1M)       0.09       0.36 f
  U0_UART/UART_TX/FSM_control_block/U6/Y (NAND2BX2M)      0.06       0.41 r
  U0_UART/UART_TX/FSM_control_block/current_state_reg[2]/D (DFFSX1M)
                                                          0.00       0.41 r
  data arrival time                                                  0.41

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/UART_TX/FSM_control_block/current_state_reg[2]/CK (DFFSX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: Async_FIFO/rptr_empty/bn_ptr_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: Async_FIFO/rptr_empty/bn_ptr_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/rptr_empty/bn_ptr_reg[4]/CK (DFFRQX2M)       0.00       0.00 r
  Async_FIFO/rptr_empty/bn_ptr_reg[4]/Q (DFFRQX2M)        0.38       0.38 f
  Async_FIFO/rptr_empty/U11/Y (CLKXOR2X2M)                0.13       0.51 f
  Async_FIFO/rptr_empty/bn_ptr_reg[4]/D (DFFRQX2M)        0.00       0.51 f
  data arrival time                                                  0.51

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/rptr_empty/bn_ptr_reg[4]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: Async_FIFO/rptr_empty/bn_ptr_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/rdata_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/rptr_empty/bn_ptr_reg[4]/CK (DFFRQX2M)       0.00       0.00 r
  Async_FIFO/rptr_empty/bn_ptr_reg[4]/Q (DFFRQX2M)        0.38       0.38 f
  Async_FIFO/rptr_empty/raddr[4] (RD_CONTRL_ADDR_WIDTH5)
                                                          0.00       0.38 f
  Async_FIFO/FIFO_MEMORY/raddr[4] (DUAL_RAM_DATA_WIDTH8_ADDR_WIDTH5_MEM_SIZE32)
                                                          0.00       0.38 f
  Async_FIFO/FIFO_MEMORY/U506/Y (MX2X2M)                  0.13       0.51 f
  Async_FIFO/FIFO_MEMORY/rdata_reg[7]/D (DFFRQX2M)        0.00       0.51 f
  data arrival time                                                  0.51

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/rdata_reg[7]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: Async_FIFO/rptr_empty/bn_ptr_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/rdata_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/rptr_empty/bn_ptr_reg[4]/CK (DFFRQX2M)       0.00       0.00 r
  Async_FIFO/rptr_empty/bn_ptr_reg[4]/Q (DFFRQX2M)        0.38       0.38 f
  Async_FIFO/rptr_empty/raddr[4] (RD_CONTRL_ADDR_WIDTH5)
                                                          0.00       0.38 f
  Async_FIFO/FIFO_MEMORY/raddr[4] (DUAL_RAM_DATA_WIDTH8_ADDR_WIDTH5_MEM_SIZE32)
                                                          0.00       0.38 f
  Async_FIFO/FIFO_MEMORY/U502/Y (MX2X2M)                  0.13       0.51 f
  Async_FIFO/FIFO_MEMORY/rdata_reg[6]/D (DFFRQX2M)        0.00       0.51 f
  data arrival time                                                  0.51

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/rdata_reg[6]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: Async_FIFO/rptr_empty/bn_ptr_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/rdata_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/rptr_empty/bn_ptr_reg[4]/CK (DFFRQX2M)       0.00       0.00 r
  Async_FIFO/rptr_empty/bn_ptr_reg[4]/Q (DFFRQX2M)        0.38       0.38 f
  Async_FIFO/rptr_empty/raddr[4] (RD_CONTRL_ADDR_WIDTH5)
                                                          0.00       0.38 f
  Async_FIFO/FIFO_MEMORY/raddr[4] (DUAL_RAM_DATA_WIDTH8_ADDR_WIDTH5_MEM_SIZE32)
                                                          0.00       0.38 f
  Async_FIFO/FIFO_MEMORY/U498/Y (MX2X2M)                  0.13       0.51 f
  Async_FIFO/FIFO_MEMORY/rdata_reg[5]/D (DFFRQX2M)        0.00       0.51 f
  data arrival time                                                  0.51

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/rdata_reg[5]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: Async_FIFO/rptr_empty/bn_ptr_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/rdata_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/rptr_empty/bn_ptr_reg[4]/CK (DFFRQX2M)       0.00       0.00 r
  Async_FIFO/rptr_empty/bn_ptr_reg[4]/Q (DFFRQX2M)        0.38       0.38 f
  Async_FIFO/rptr_empty/raddr[4] (RD_CONTRL_ADDR_WIDTH5)
                                                          0.00       0.38 f
  Async_FIFO/FIFO_MEMORY/raddr[4] (DUAL_RAM_DATA_WIDTH8_ADDR_WIDTH5_MEM_SIZE32)
                                                          0.00       0.38 f
  Async_FIFO/FIFO_MEMORY/U494/Y (MX2X2M)                  0.13       0.51 f
  Async_FIFO/FIFO_MEMORY/rdata_reg[4]/D (DFFRQX2M)        0.00       0.51 f
  data arrival time                                                  0.51

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/rdata_reg[4]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: Async_FIFO/rptr_empty/bn_ptr_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/rdata_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/rptr_empty/bn_ptr_reg[4]/CK (DFFRQX2M)       0.00       0.00 r
  Async_FIFO/rptr_empty/bn_ptr_reg[4]/Q (DFFRQX2M)        0.38       0.38 f
  Async_FIFO/rptr_empty/raddr[4] (RD_CONTRL_ADDR_WIDTH5)
                                                          0.00       0.38 f
  Async_FIFO/FIFO_MEMORY/raddr[4] (DUAL_RAM_DATA_WIDTH8_ADDR_WIDTH5_MEM_SIZE32)
                                                          0.00       0.38 f
  Async_FIFO/FIFO_MEMORY/U490/Y (MX2X2M)                  0.13       0.51 f
  Async_FIFO/FIFO_MEMORY/rdata_reg[3]/D (DFFRQX2M)        0.00       0.51 f
  data arrival time                                                  0.51

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/rdata_reg[3]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: Async_FIFO/rptr_empty/bn_ptr_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/rdata_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/rptr_empty/bn_ptr_reg[4]/CK (DFFRQX2M)       0.00       0.00 r
  Async_FIFO/rptr_empty/bn_ptr_reg[4]/Q (DFFRQX2M)        0.38       0.38 f
  Async_FIFO/rptr_empty/raddr[4] (RD_CONTRL_ADDR_WIDTH5)
                                                          0.00       0.38 f
  Async_FIFO/FIFO_MEMORY/raddr[4] (DUAL_RAM_DATA_WIDTH8_ADDR_WIDTH5_MEM_SIZE32)
                                                          0.00       0.38 f
  Async_FIFO/FIFO_MEMORY/U486/Y (MX2X2M)                  0.13       0.51 f
  Async_FIFO/FIFO_MEMORY/rdata_reg[2]/D (DFFRQX2M)        0.00       0.51 f
  data arrival time                                                  0.51

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/rdata_reg[2]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: Async_FIFO/rptr_empty/bn_ptr_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/rdata_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/rptr_empty/bn_ptr_reg[4]/CK (DFFRQX2M)       0.00       0.00 r
  Async_FIFO/rptr_empty/bn_ptr_reg[4]/Q (DFFRQX2M)        0.38       0.38 f
  Async_FIFO/rptr_empty/raddr[4] (RD_CONTRL_ADDR_WIDTH5)
                                                          0.00       0.38 f
  Async_FIFO/FIFO_MEMORY/raddr[4] (DUAL_RAM_DATA_WIDTH8_ADDR_WIDTH5_MEM_SIZE32)
                                                          0.00       0.38 f
  Async_FIFO/FIFO_MEMORY/U482/Y (MX2X2M)                  0.13       0.51 f
  Async_FIFO/FIFO_MEMORY/rdata_reg[1]/D (DFFRQX2M)        0.00       0.51 f
  data arrival time                                                  0.51

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/rdata_reg[1]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: Async_FIFO/rptr_empty/bn_ptr_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: Async_FIFO/FIFO_MEMORY/rdata_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/rptr_empty/bn_ptr_reg[4]/CK (DFFRQX2M)       0.00       0.00 r
  Async_FIFO/rptr_empty/bn_ptr_reg[4]/Q (DFFRQX2M)        0.38       0.38 f
  Async_FIFO/rptr_empty/raddr[4] (RD_CONTRL_ADDR_WIDTH5)
                                                          0.00       0.38 f
  Async_FIFO/FIFO_MEMORY/raddr[4] (DUAL_RAM_DATA_WIDTH8_ADDR_WIDTH5_MEM_SIZE32)
                                                          0.00       0.38 f
  Async_FIFO/FIFO_MEMORY/U478/Y (MX2X2M)                  0.13       0.51 f
  Async_FIFO/FIFO_MEMORY/rdata_reg[0]/D (DFFRQX2M)        0.00       0.51 f
  data arrival time                                                  0.51

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/FIFO_MEMORY/rdata_reg[0]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: Async_FIFO/rptr_empty/bn_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: Async_FIFO/rptr_empty/bn_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/rptr_empty/bn_ptr_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  Async_FIFO/rptr_empty/bn_ptr_reg[1]/Q (DFFRQX2M)        0.26       0.26 r
  Async_FIFO/rptr_empty/U16/Y (AND2X1M)                   0.10       0.36 r
  Async_FIFO/rptr_empty/U15/Y (CLKXOR2X2M)                0.17       0.53 f
  Async_FIFO/rptr_empty/bn_ptr_reg[2]/D (DFFRQX2M)        0.00       0.53 f
  data arrival time                                                  0.53

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Async_FIFO/rptr_empty/bn_ptr_reg[2]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U0_UART/UART_TX/ser_block/serial_out_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX_OUT (output port clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_TX/ser_block/serial_out_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_TX/ser_block/serial_out_reg/Q (DFFRQX2M)
                                                          0.23       0.23 r
  U0_UART/UART_TX/ser_block/serial_out (serializer_Width8)
                                                          0.00       0.23 r
  U0_UART/UART_TX/U7/Y (OAI2B1X2M)                        0.04       0.27 f
  U0_UART/UART_TX/U6/Y (NAND2X2M)                         0.03       0.30 r
  U0_UART/UART_TX/Tx_out (UART_Tx_Width8)                 0.00       0.30 r
  U0_UART/TX_OUT (UART_DATA_WIDTH8)                       0.00       0.30 r
  TX_OUT (out)                                            0.00       0.30 r
  data arrival time                                                  0.30

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -2.00      -1.90
  data required time                                                -1.90
  --------------------------------------------------------------------------
  data required time                                                -1.90
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        2.20


  Startpoint: RST_SYNC_2/synchronizer_reg[0]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: RST_SYNC_2/synchronizer_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  RST_SYNC_2/synchronizer_reg[0]/CK (DFFRQX2M)            0.00       0.00 r
  RST_SYNC_2/synchronizer_reg[0]/Q (DFFRQX2M)             0.27       0.27 f
  RST_SYNC_2/synchronizer_reg[1]/D (DFFRQX2M)             0.00       0.27 f
  data arrival time                                                  0.27

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RST_SYNC_2/synchronizer_reg[1]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: UART_TX_Clock_Divider/reg_div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX_Clock_Divider/reg_div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_Clock_Divider/reg_div_clk_reg/CK (DFFRX1M)      0.00       0.00 r
  UART_TX_Clock_Divider/reg_div_clk_reg/Q (DFFRX1M)       0.34       0.34 r
  UART_TX_Clock_Divider/U14/Y (MXI2X1M)                   0.04       0.38 f
  UART_TX_Clock_Divider/reg_div_clk_reg/D (DFFRX1M)       0.00       0.38 f
  data arrival time                                                  0.38

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX_Clock_Divider/reg_div_clk_reg/CK (DFFRX1M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: UART_RX_Clock_Divider/reg_div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_RX_Clock_Divider/reg_div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_Clock_Divider/reg_div_clk_reg/CK (DFFRX1M)      0.00       0.00 r
  UART_RX_Clock_Divider/reg_div_clk_reg/Q (DFFRX1M)       0.34       0.34 r
  UART_RX_Clock_Divider/U16/Y (MXI2X1M)                   0.04       0.38 f
  UART_RX_Clock_Divider/reg_div_clk_reg/D (DFFRX1M)       0.00       0.38 f
  data arrival time                                                  0.38

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_Clock_Divider/reg_div_clk_reg/CK (DFFRX1M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: UART_RX_Clock_Divider/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_RX_Clock_Divider/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_Clock_Divider/edge_count_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  UART_RX_Clock_Divider/edge_count_reg[0]/Q (DFFRX1M)     0.33       0.33 r
  UART_RX_Clock_Divider/U13/Y (CLKNAND2X2M)               0.06       0.39 f
  UART_RX_Clock_Divider/U43/Y (NOR2BX1M)                  0.10       0.49 f
  UART_RX_Clock_Divider/edge_count_reg[0]/D (DFFRX1M)     0.00       0.49 f
  data arrival time                                                  0.49

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_Clock_Divider/edge_count_reg[0]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: UART_TX_Clock_Divider/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX_Clock_Divider/edge_count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_Clock_Divider/edge_count_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  UART_TX_Clock_Divider/edge_count_reg[0]/Q (DFFRX1M)     0.30       0.30 r
  UART_TX_Clock_Divider/U3/Y (AND2X2M)                    0.09       0.39 r
  UART_TX_Clock_Divider/add_31_aco/A[0] (ClkDiv_Width8_DW01_inc_0)
                                                          0.00       0.39 r
  UART_TX_Clock_Divider/add_31_aco/U1_1_1/S (ADDHX1M)     0.03       0.42 f
  UART_TX_Clock_Divider/add_31_aco/SUM[1] (ClkDiv_Width8_DW01_inc_0)
                                                          0.00       0.42 f
  UART_TX_Clock_Divider/U47/Y (AND2X1M)                   0.09       0.51 f
  UART_TX_Clock_Divider/edge_count_reg[1]/D (DFFRX1M)     0.00       0.51 f
  data arrival time                                                  0.51

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX_Clock_Divider/edge_count_reg[1]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: UART_TX_Clock_Divider/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX_Clock_Divider/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_Clock_Divider/edge_count_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  UART_TX_Clock_Divider/edge_count_reg[0]/Q (DFFRX1M)     0.30       0.30 r
  UART_TX_Clock_Divider/U3/Y (AND2X2M)                    0.09       0.39 r
  UART_TX_Clock_Divider/add_31_aco/A[0] (ClkDiv_Width8_DW01_inc_0)
                                                          0.00       0.39 r
  UART_TX_Clock_Divider/add_31_aco/U2/Y (CLKINVX1M)       0.03       0.42 f
  UART_TX_Clock_Divider/add_31_aco/SUM[0] (ClkDiv_Width8_DW01_inc_0)
                                                          0.00       0.42 f
  UART_TX_Clock_Divider/U48/Y (AND2X1M)                   0.09       0.51 f
  UART_TX_Clock_Divider/edge_count_reg[0]/D (DFFRX1M)     0.00       0.51 f
  data arrival time                                                  0.51

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX_Clock_Divider/edge_count_reg[0]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: UART_TX_Clock_Divider/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX_Clock_Divider/edge_count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_Clock_Divider/edge_count_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  UART_TX_Clock_Divider/edge_count_reg[2]/Q (DFFRX1M)     0.30       0.30 r
  UART_TX_Clock_Divider/U5/Y (AND2X2M)                    0.09       0.38 r
  UART_TX_Clock_Divider/add_31_aco/A[2] (ClkDiv_Width8_DW01_inc_0)
                                                          0.00       0.38 r
  UART_TX_Clock_Divider/add_31_aco/U1_1_2/S (ADDHX1M)     0.05       0.43 f
  UART_TX_Clock_Divider/add_31_aco/SUM[2] (ClkDiv_Width8_DW01_inc_0)
                                                          0.00       0.43 f
  UART_TX_Clock_Divider/U46/Y (AND2X1M)                   0.09       0.52 f
  UART_TX_Clock_Divider/edge_count_reg[2]/D (DFFRX1M)     0.00       0.52 f
  data arrival time                                                  0.52

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX_Clock_Divider/edge_count_reg[2]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: UART_TX_Clock_Divider/edge_count_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX_Clock_Divider/edge_count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_Clock_Divider/edge_count_reg[3]/CK (DFFRX1M)
                                                          0.00       0.00 r
  UART_TX_Clock_Divider/edge_count_reg[3]/Q (DFFRX1M)     0.30       0.30 r
  UART_TX_Clock_Divider/U6/Y (AND2X2M)                    0.09       0.38 r
  UART_TX_Clock_Divider/add_31_aco/A[3] (ClkDiv_Width8_DW01_inc_0)
                                                          0.00       0.38 r
  UART_TX_Clock_Divider/add_31_aco/U1_1_3/S (ADDHX1M)     0.05       0.43 f
  UART_TX_Clock_Divider/add_31_aco/SUM[3] (ClkDiv_Width8_DW01_inc_0)
                                                          0.00       0.43 f
  UART_TX_Clock_Divider/U45/Y (AND2X1M)                   0.09       0.52 f
  UART_TX_Clock_Divider/edge_count_reg[3]/D (DFFRX1M)     0.00       0.52 f
  data arrival time                                                  0.52

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX_Clock_Divider/edge_count_reg[3]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: UART_TX_Clock_Divider/edge_count_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX_Clock_Divider/edge_count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_Clock_Divider/edge_count_reg[4]/CK (DFFRX1M)
                                                          0.00       0.00 r
  UART_TX_Clock_Divider/edge_count_reg[4]/Q (DFFRX1M)     0.30       0.30 r
  UART_TX_Clock_Divider/U7/Y (AND2X2M)                    0.09       0.38 r
  UART_TX_Clock_Divider/add_31_aco/A[4] (ClkDiv_Width8_DW01_inc_0)
                                                          0.00       0.38 r
  UART_TX_Clock_Divider/add_31_aco/U1_1_4/S (ADDHX1M)     0.05       0.43 f
  UART_TX_Clock_Divider/add_31_aco/SUM[4] (ClkDiv_Width8_DW01_inc_0)
                                                          0.00       0.43 f
  UART_TX_Clock_Divider/U44/Y (AND2X1M)                   0.09       0.52 f
  UART_TX_Clock_Divider/edge_count_reg[4]/D (DFFRX1M)     0.00       0.52 f
  data arrival time                                                  0.52

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX_Clock_Divider/edge_count_reg[4]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: UART_TX_Clock_Divider/edge_count_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX_Clock_Divider/edge_count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_Clock_Divider/edge_count_reg[5]/CK (DFFRX1M)
                                                          0.00       0.00 r
  UART_TX_Clock_Divider/edge_count_reg[5]/Q (DFFRX1M)     0.30       0.30 r
  UART_TX_Clock_Divider/U8/Y (AND2X2M)                    0.09       0.38 r
  UART_TX_Clock_Divider/add_31_aco/A[5] (ClkDiv_Width8_DW01_inc_0)
                                                          0.00       0.38 r
  UART_TX_Clock_Divider/add_31_aco/U1_1_5/S (ADDHX1M)     0.05       0.43 f
  UART_TX_Clock_Divider/add_31_aco/SUM[5] (ClkDiv_Width8_DW01_inc_0)
                                                          0.00       0.43 f
  UART_TX_Clock_Divider/U43/Y (AND2X1M)                   0.09       0.52 f
  UART_TX_Clock_Divider/edge_count_reg[5]/D (DFFRX1M)     0.00       0.52 f
  data arrival time                                                  0.52

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX_Clock_Divider/edge_count_reg[5]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: UART_TX_Clock_Divider/edge_count_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX_Clock_Divider/edge_count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_Clock_Divider/edge_count_reg[6]/CK (DFFRX1M)
                                                          0.00       0.00 r
  UART_TX_Clock_Divider/edge_count_reg[6]/Q (DFFRX1M)     0.30       0.30 r
  UART_TX_Clock_Divider/U9/Y (AND2X2M)                    0.09       0.38 r
  UART_TX_Clock_Divider/add_31_aco/A[6] (ClkDiv_Width8_DW01_inc_0)
                                                          0.00       0.38 r
  UART_TX_Clock_Divider/add_31_aco/U1_1_6/S (ADDHX1M)     0.05       0.43 f
  UART_TX_Clock_Divider/add_31_aco/SUM[6] (ClkDiv_Width8_DW01_inc_0)
                                                          0.00       0.43 f
  UART_TX_Clock_Divider/U42/Y (AND2X1M)                   0.09       0.52 f
  UART_TX_Clock_Divider/edge_count_reg[6]/D (DFFRX1M)     0.00       0.52 f
  data arrival time                                                  0.52

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX_Clock_Divider/edge_count_reg[6]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: UART_RX_Clock_Divider/edge_count_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_RX_Clock_Divider/edge_count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_Clock_Divider/edge_count_reg[3]/CK (DFFRX1M)
                                                          0.00       0.00 r
  UART_RX_Clock_Divider/edge_count_reg[3]/Q (DFFRX1M)     0.32       0.32 r
  UART_RX_Clock_Divider/U5/Y (AND2X2M)                    0.09       0.41 r
  UART_RX_Clock_Divider/U11/S (ADDHX1M)                   0.05       0.46 f
  UART_RX_Clock_Divider/U40/Y (NOR2BX1M)                  0.09       0.55 f
  UART_RX_Clock_Divider/edge_count_reg[3]/D (DFFRX1M)     0.00       0.55 f
  data arrival time                                                  0.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_Clock_Divider/edge_count_reg[3]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: UART_RX_Clock_Divider/edge_count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_RX_Clock_Divider/edge_count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_Clock_Divider/edge_count_reg[1]/CK (DFFRX1M)
                                                          0.00       0.00 r
  UART_RX_Clock_Divider/edge_count_reg[1]/Q (DFFRX1M)     0.32       0.32 r
  UART_RX_Clock_Divider/U3/Y (AND2X2M)                    0.09       0.41 r
  UART_RX_Clock_Divider/U9/S (ADDHX1M)                    0.05       0.46 f
  UART_RX_Clock_Divider/U42/Y (NOR2BX1M)                  0.09       0.55 f
  UART_RX_Clock_Divider/edge_count_reg[1]/D (DFFRX1M)     0.00       0.55 f
  data arrival time                                                  0.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_Clock_Divider/edge_count_reg[1]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: UART_RX_Clock_Divider/edge_count_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_RX_Clock_Divider/edge_count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_Clock_Divider/edge_count_reg[4]/CK (DFFRX1M)
                                                          0.00       0.00 r
  UART_RX_Clock_Divider/edge_count_reg[4]/Q (DFFRX1M)     0.32       0.32 r
  UART_RX_Clock_Divider/U6/Y (AND2X2M)                    0.09       0.41 r
  UART_RX_Clock_Divider/U12/S (ADDHX1M)                   0.05       0.46 f
  UART_RX_Clock_Divider/U39/Y (NOR2BX1M)                  0.09       0.55 f
  UART_RX_Clock_Divider/edge_count_reg[4]/D (DFFRX1M)     0.00       0.55 f
  data arrival time                                                  0.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_Clock_Divider/edge_count_reg[4]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: UART_RX_Clock_Divider/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_RX_Clock_Divider/edge_count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_Clock_Divider/edge_count_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  UART_RX_Clock_Divider/edge_count_reg[2]/Q (DFFRX1M)     0.32       0.32 r
  UART_RX_Clock_Divider/U4/Y (AND2X2M)                    0.09       0.41 r
  UART_RX_Clock_Divider/U10/S (ADDHX1M)                   0.05       0.46 f
  UART_RX_Clock_Divider/U41/Y (NOR2BX1M)                  0.09       0.55 f
  UART_RX_Clock_Divider/edge_count_reg[2]/D (DFFRX1M)     0.00       0.55 f
  data arrival time                                                  0.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_Clock_Divider/edge_count_reg[2]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: UART_TX_Clock_Divider/edge_count_reg[7]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX_Clock_Divider/edge_count_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_Clock_Divider/edge_count_reg[7]/CK (DFFRX1M)
                                                          0.00       0.00 r
  UART_TX_Clock_Divider/edge_count_reg[7]/Q (DFFRX1M)     0.28       0.28 r
  UART_TX_Clock_Divider/U10/Y (AND2X2M)                   0.08       0.36 r
  UART_TX_Clock_Divider/add_31_aco/A[7] (ClkDiv_Width8_DW01_inc_0)
                                                          0.00       0.36 r
  UART_TX_Clock_Divider/add_31_aco/U1/Y (CLKXOR2X2M)      0.12       0.48 r
  UART_TX_Clock_Divider/add_31_aco/SUM[7] (ClkDiv_Width8_DW01_inc_0)
                                                          0.00       0.48 r
  UART_TX_Clock_Divider/U41/Y (AND2X1M)                   0.07       0.55 r
  UART_TX_Clock_Divider/edge_count_reg[7]/D (DFFRX1M)     0.00       0.55 r
  data arrival time                                                  0.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX_Clock_Divider/edge_count_reg[7]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: UART_RX_Clock_Divider/edge_count_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_RX_Clock_Divider/edge_count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_Clock_Divider/edge_count_reg[5]/CK (DFFRX1M)
                                                          0.00       0.00 r
  UART_RX_Clock_Divider/edge_count_reg[5]/Q (DFFRX1M)     0.32       0.32 f
  UART_RX_Clock_Divider/U7/Y (AND2X2M)                    0.11       0.43 f
  UART_RX_Clock_Divider/U15/Y (CLKXOR2X2M)                0.12       0.56 f
  UART_RX_Clock_Divider/U38/Y (NOR2BX1M)                  0.09       0.65 f
  UART_RX_Clock_Divider/edge_count_reg[5]/D (DFFRX1M)     0.00       0.65 f
  data arrival time                                                  0.65

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_Clock_Divider/edge_count_reg[5]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


1
