<def f='llvm/llvm/include/llvm/CodeGen/MachineOperand.h' l='232' type='const llvm::MachineInstr * llvm::MachineOperand::getParent() const'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='280' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes24transferDefinedLanesStepERKN4llvm14MachineOperandENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='312' u='c' c='_ZNK12_GLOBAL__N_115DetectDeadLanes20transferDefinedLanesERKN4llvm14MachineOperandEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='359' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes28determineInitialDefinedLanesEj'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='393' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes28determineInitialDefinedLanesEj'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='423' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes25determineInitialUsedLanesEj'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='469' u='c' c='_ZNK12_GLOBAL__N_115DetectDeadLanes12isUndefInputERKN4llvm14MachineOperandEPb'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegBankSelect.cpp' l='326' u='c' c='_ZNK4llvm13RegBankSelect16tryAvoidingSplitERNS0_18RepairingPlacementERKNS_14MachineOperandERKNS_16RegisterBankInfo12ValueMappingE'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='982' u='c' c='_ZNK4llvm12LiveInterval21computeSubRangeUndefsERNS_15SmallVectorImplINS_9SlotIndexEEENS_11LaneBitmaskERKNS_19MachineRegisterInfoERKNS_11SlotIndexesE'/>
<use f='llvm/llvm/lib/CodeGen/LiveRangeCalc.cpp' l='66' u='c' c='_ZL13createDeadDefRN4llvm11SlotIndexesERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEERNS_9LiveRangeERKNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/CodeGen/LiveRangeEdit.cpp' l='243' u='c' c='_ZNK4llvm13LiveRangeEdit9useIsKillERKNS_12LiveIntervalERKNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/CodeGen/MIRPrinter.cpp' l='810' u='c' c='_ZN4llvm9MIPrinter5printERKNS_12MachineInstrEjPKNS_18TargetRegisterInfoEbNS_3LLTEb'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='883' u='c' c='_ZNK4llvm12MachineInstr34getRegClassConstraintEffectForVRegEjPKNS_19TargetRegisterClassEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoEb'/>
<use f='llvm/llvm/lib/CodeGen/MachineOperand.cpp' l='41' u='c' c='_ZL16getMFIfAvailableRKN4llvm14MachineOperandE'/>
<use f='llvm/llvm/lib/CodeGen/MachineOperand.cpp' l='122' u='c' c='_ZNK4llvm14MachineOperand11isRenamableEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='563' u='c' c='_ZL13isNoReturnDefRKN4llvm14MachineOperandE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1485' u='c' c='_ZNK12_GLOBAL__N_124BaseMemOpClusterMutation9MemOpInfoltERKS1_'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='441' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier6verifyERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='512' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1442' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier19visitMachineOperandEPKN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1788' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier13checkLivenessEPKN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1214' u='c' c='_ZL14findUseBetweenjN4llvm11LaneBitmaskENS_9SlotIndexES1_RKNS_19MachineRegisterInfoEPKNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterScavenging.cpp' l='657' u='c' c='_ZL12scavengeVRegRN4llvm19MachineRegisterInfoERNS_12RegScavengerEjb'/>
<use f='llvm/llvm/lib/CodeGen/RenameIndependentSubregs.cpp' l='188' u='c' c='_ZNK12_GLOBAL__N_124RenameIndependentSubregs14findComponentsERN4llvm12IntEqClassesERNS1_15SmallVectorImplINS0_12SubRangeInfoEEERNS1_12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='358' u='c' c='_ZNK12_GLOBAL__N_115VirtRegRewriter16readsUndefSubregERKN4llvm14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='2269' u='c' c='_ZNK4llvm16AArch64InstrInfo19shouldClusterMemOpsERKNS_14MachineOperandES3_j'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='2270' u='c' c='_ZNK4llvm16AArch64InstrInfo19shouldClusterMemOpsERKNS_14MachineOperandES3_j'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='660' u='c' c='_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_12MachineInstrERKNS_14MachineOperandES6_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='694' u='c' c='_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp' l='540' u='c' c='_ZL21hasAnyNonFlatUseOfRegRKN4llvm19MachineRegisterInfoERKNS_11SIInstrInfoEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUMCInstLower.cpp' l='136' u='c' c='_ZNK12_GLOBAL__N_117AMDGPUMCInstLower12lowerOperandERKN4llvm14MachineOperandERNS1_9MCOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='221' u='c' c='_ZL14getUsedRegMaskRKN4llvm14MachineOperandERKNS_19MachineRegisterInfoERKNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='208' u='c' c='_ZL25tryChangeVGPRtoSGPRinCopyRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='415' u='c' c='_ZNK4llvm11SIInstrInfo19shouldClusterMemOpsERKNS_14MachineOperandES3_j'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='416' u='c' c='_ZNK4llvm11SIInstrInfo19shouldClusterMemOpsERKNS_14MachineOperandES3_j'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='2328' u='c' c='_ZL14getFoldableImmPKN4llvm14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp' l='337' u='c' c='_ZNK12_GLOBAL__N_114SDWASrcOperand10getSrcModsEPKN4llvm11SIInstrInfoEPKNS1_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp' l='534' u='c' c='_ZNK12_GLOBAL__N_114SIPeepholeSDWA9foldToImmERKN4llvm14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='126' u='c' c='_ZL13isKImmOperandPKN4llvm11SIInstrInfoERKNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='127' u='c' c='_ZL13isKImmOperandPKN4llvm11SIInstrInfoERKNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='132' u='c' c='_ZL14isKUImmOperandPKN4llvm11SIInstrInfoERKNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='133' u='c' c='_ZL14isKUImmOperandPKN4llvm11SIInstrInfoERKNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonConstExtenders.cpp' l='492' u='c' c='_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_21HexagonConstExtenders7ExtDescE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonConstExtenders.cpp' l='1134' u='c' c='_ZNK12_GLOBAL__N_121HexagonConstExtenders14getOffsetRangeENS0_8RegisterE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCMCInstLower.cpp' l='112' u='c' c='_ZL12GetSymbolRefRKN4llvm14MachineOperandEPKNS_8MCSymbolERNS_10AsmPrinterEb'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCMCInstLower.cpp' l='131' u='c' c='_ZL12GetSymbolRefRKN4llvm14MachineOperandEPKNS_8MCSymbolERNS_10AsmPrinterEb'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyMCInstLower.cpp' l='53' u='c' c='_ZNK4llvm22WebAssemblyMCInstLower22GetGlobalAddressSymbolERKNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp' l='408' u='c' c='_ZL24oneUseDominatesOtherUsesjRKN4llvm14MachineOperandERKNS_17MachineBasicBlockERKNS_19MachineRegisterInfoERKNS_20MachineDominatorTreeERNS_13LiveInter3916631'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp' l='415' u='c' c='_ZL24oneUseDominatesOtherUsesjRKN4llvm14MachineOperandERKNS_17MachineBasicBlockERKNS_19MachineRegisterInfoERKNS_20MachineDominatorTreeERNS_13LiveInter3916631'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp' l='445' u='c' c='_ZL24oneUseDominatesOtherUsesjRKN4llvm14MachineOperandERKNS_17MachineBasicBlockERKNS_19MachineRegisterInfoERKNS_20MachineDominatorTreeERNS_13LiveInter3916631'/>
