# Design: Design full_adder already active.
# DESIGN: Default Design Language: VHDL
# DESIGN: Default BDE Language: VHDL
# DESIGN: Flow Manager: Not Defined
acom -reorder -O3 -e 100 -work full_adder -2002  $dsn/src/Full_Adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/Project1_Fall22/ece443_project1/Workspace #2/full_adder_workspace/full_adder/src/Full_Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => Full_Adder
# File: C:/My_Designs/Project1_Fall22/ece443_project1/Workspace #2/full_adder_workspace/full_adder/src/Full_Adder.vhd
# Compile Architecture "structural" of Entity "Full_Adder"
# Error: COMP96_0078: Full_Adder.vhd : (53, 20): Unknown identifier "Half_Adder".
# Error: COMP96_0055: Full_Adder.vhd : (53, 15): Cannot find context item "work.Half_Adder".
# Error: COMP96_0078: Full_Adder.vhd : (61, 20): Unknown identifier "Half_Adder".
# Error: COMP96_0055: Full_Adder.vhd : (61, 15): Cannot find context item "work.Half_Adder".
# Compile failure 4 Errors 0 Warnings  Analysis time :  62.0 [ms]
acom -O3 -e 100 -work full_adder -2002  $dsn/src/Full_Adder.vhd $dsn/src/half_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/Project1_Fall22/ece443_project1/Workspace #2/full_adder_workspace/full_adder/src/Full_Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# Error: COMP96_0078: Full_Adder.vhd : (53, 20): Unknown identifier "Half_Adder".
# Error: COMP96_0055: Full_Adder.vhd : (53, 15): Cannot find context item "work.Half_Adder".
# Error: COMP96_0078: Full_Adder.vhd : (61, 20): Unknown identifier "Half_Adder".
# Error: COMP96_0055: Full_Adder.vhd : (61, 15): Cannot find context item "work.Half_Adder".
# File: C:/My_Designs/Project1_Fall22/ece443_project1/Workspace #2/full_adder_workspace/full_adder/src/half_adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# Compile failure 4 Errors 0 Warnings  Analysis time :  94.0 [ms]
acom -O3 -e 100 -work full_adder -2002  $dsn/src/Full_Adder.vhd $dsn/src/half_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/Project1_Fall22/ece443_project1/Workspace #2/full_adder_workspace/full_adder/src/Full_Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: C:/My_Designs/Project1_Fall22/ece443_project1/Workspace #2/full_adder_workspace/full_adder/src/half_adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  93.0 [ms]
acom -O3 -e 100 -work full_adder -2002  $dsn/src/Full_Adder.vhd $dsn/src/half_adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/Project1_Fall22/ece443_project1/Workspace #2/full_adder_workspace/full_adder/src/Full_Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: C:/My_Designs/Project1_Fall22/ece443_project1/Workspace #2/full_adder_workspace/full_adder/src/half_adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -O3 -e 100 -work full_adder -2002  $dsn/src/Full_Adder.vhd $dsn/src/half_adder.vhd $dsn/src/TestBench/full_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/Project1_Fall22/ece443_project1/Workspace #2/full_adder_workspace/full_adder/src/Full_Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: C:/My_Designs/Project1_Fall22/ece443_project1/Workspace #2/full_adder_workspace/full_adder/src/half_adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: C:/My_Designs/Project1_Fall22/ece443_project1/Workspace #2/full_adder_workspace/full_adder/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
asim -O5 +access +r +m+Full_Adder Full_Adder structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6046 kB (elbread=256 elab2=5652 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\Project1_Fall22\ece443_project1\Workspace #2\full_adder_workspace\full_adder\src\wave.asdb
#  9:05 AM, Wednesday, October 25, 2023
#  Simulation has been initialized
# 8 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/Project1_Fall22/ece443_project1/Workspace #2/full_adder_workspace/full_adder/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/Project1_Fall22/ece443_project1/Workspace #2/full_adder_workspace/full_adder/src/fulladderWF.asdb'.
# Waveform file 'C:/My_Designs/Project1_Fall22/ece443_project1/Workspace #2/full_adder_workspace/full_adder/src/fulladderWF.awc' connected to 'C:/My_Designs/Project1_Fall22/ece443_project1/Workspace #2/full_adder_workspace/full_adder/src/fulladderWF.asdb'.
