============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 27 2019  12:38:11 am
  Module:                 dsc_mul
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                             
  Gate   Instances    Area     Library   
-----------------------------------------
AND2X1          24    56.316    gscl45nm 
AND2X2           1     2.816    gscl45nm 
AOI21X1         80   225.264    gscl45nm 
BUFX2          174   408.291    gscl45nm 
DFFSR           84   867.266    gscl45nm 
FAX1             1     8.917    gscl45nm 
HAX1           212   994.916    gscl45nm 
INVX1          405   570.199    gscl45nm 
MUX2X1          79   296.598    gscl45nm 
NAND2X1          4     7.509    gscl45nm 
NAND3X1          8    18.772    gscl45nm 
NOR2X1           1     2.346    gscl45nm 
NOR3X1           7    19.711    gscl45nm 
OAI21X1         70   197.106    gscl45nm 
OR2X1            7    16.425    gscl45nm 
XOR2X1           6    28.158    gscl45nm 
-----------------------------------------
total         1163  3720.610             


                                     
   Type    Instances   Area   Area % 
-------------------------------------
sequential        84  867.266   23.3 
inverter         405  570.199   15.3 
buffer           174  408.291   11.0 
logic            500 1874.853   50.4 
-------------------------------------
total           1163 3720.610  100.0 

