Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/TUC_PROJECT/TUC_Computer_Architecture/Lab1/T_ALU_isim_beh.exe -prj D:/TUC_PROJECT/TUC_Computer_Architecture/Lab1/T_ALU_beh.prj work.T_ALU 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/TUC_PROJECT/TUC_Computer_Architecture/Lab1/Subtraction32BIT.vhd" into library work
Parsing VHDL file "D:/TUC_PROJECT/TUC_Computer_Architecture/Lab1/SRLOGIC.vhd" into library work
Parsing VHDL file "D:/TUC_PROJECT/TUC_Computer_Architecture/Lab1/SRARITH32BIT.vhd" into library work
Parsing VHDL file "D:/TUC_PROJECT/TUC_Computer_Architecture/Lab1/SLLOGIC.vhd" into library work
Parsing VHDL file "D:/TUC_PROJECT/TUC_Computer_Architecture/Lab1/ROTR.vhd" into library work
Parsing VHDL file "D:/TUC_PROJECT/TUC_Computer_Architecture/Lab1/ROTL.vhd" into library work
Parsing VHDL file "D:/TUC_PROJECT/TUC_Computer_Architecture/Lab1/OR32BIT.vhd" into library work
Parsing VHDL file "D:/TUC_PROJECT/TUC_Computer_Architecture/Lab1/AND32BIT.vhd" into library work
Parsing VHDL file "D:/TUC_PROJECT/TUC_Computer_Architecture/Lab1/Addition32BIT.vhd" into library work
Parsing VHDL file "D:/TUC_PROJECT/TUC_Computer_Architecture/Lab1/ALU.vhd" into library work
Parsing VHDL file "D:/TUC_PROJECT/TUC_Computer_Architecture/Lab1/T_ALU.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_signed
Compiling package numeric_std
Compiling architecture behavioral of entity Addition32BIT [addition32bit_default]
Compiling architecture behavioral of entity Subtraction32BIT [subtraction32bit_default]
Compiling architecture behavioral of entity AND32BIT [and32bit_default]
Compiling architecture behavioral of entity OR32BIT [or32bit_default]
Compiling architecture behavioral of entity SRARITH32BIT [srarith32bit_default]
Compiling architecture behavioral of entity SRLOGIC [srlogic_default]
Compiling architecture behavioral of entity SLLOGIC [sllogic_default]
Compiling architecture behavioral of entity ROTL [rotl_default]
Compiling architecture behavioral of entity ROTR [rotr_default]
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavior of entity t_alu
Time Resolution for simulation is 1ps.
Waiting for 8 sub-compilation(s) to finish...
Compiled 26 VHDL Units
Built simulation executable D:/TUC_PROJECT/TUC_Computer_Architecture/Lab1/T_ALU_isim_beh.exe
Fuse Memory Usage: 38048 KB
Fuse CPU Usage: 562 ms
