CREATE DATABASE  IF NOT EXISTS `chip_data` /*!40100 DEFAULT CHARACTER SET utf8mb4 COLLATE utf8mb4_0900_ai_ci */ /*!80016 DEFAULT ENCRYPTION='N' */;
USE `chip_data`;
-- MySQL dump 10.13  Distrib 8.0.36, for Linux (x86_64)
--
-- Host: 127.0.0.1    Database: chip_data
-- ------------------------------------------------------
-- Server version	8.0.39-0ubuntu0.22.04.1

/*!40101 SET @OLD_CHARACTER_SET_CLIENT=@@CHARACTER_SET_CLIENT */;
/*!40101 SET @OLD_CHARACTER_SET_RESULTS=@@CHARACTER_SET_RESULTS */;
/*!40101 SET @OLD_COLLATION_CONNECTION=@@COLLATION_CONNECTION */;
/*!50503 SET NAMES utf8 */;
/*!40103 SET @OLD_TIME_ZONE=@@TIME_ZONE */;
/*!40103 SET TIME_ZONE='+00:00' */;
/*!40014 SET @OLD_UNIQUE_CHECKS=@@UNIQUE_CHECKS, UNIQUE_CHECKS=0 */;
/*!40014 SET @OLD_FOREIGN_KEY_CHECKS=@@FOREIGN_KEY_CHECKS, FOREIGN_KEY_CHECKS=0 */;
/*!40101 SET @OLD_SQL_MODE=@@SQL_MODE, SQL_MODE='NO_AUTO_VALUE_ON_ZERO' */;
/*!40111 SET @OLD_SQL_NOTES=@@SQL_NOTES, SQL_NOTES=0 */;

--
-- Table structure for table `pins`
--

DROP TABLE IF EXISTS `pins`;
/*!40101 SET @saved_cs_client     = @@character_set_client */;
/*!50503 SET character_set_client = utf8mb4 */;
CREATE TABLE `pins` (
  `id` int NOT NULL AUTO_INCREMENT,
  `chip_id` int NOT NULL,
  `pin_number` int NOT NULL,
  `pin_description` text NOT NULL,
  `pin_symbol` varchar(64) NOT NULL,
  PRIMARY KEY (`id`),
  KEY `chip_idx` (`chip_id`),
  CONSTRAINT `pins_ibfk_1` FOREIGN KEY (`chip_id`) REFERENCES `chips` (`id`)
) ENGINE=InnoDB AUTO_INCREMENT=4617 DEFAULT CHARSET=utf8mb4 COLLATE=utf8mb4_0900_ai_ci;
/*!40101 SET character_set_client = @saved_cs_client */;

--
-- Dumping data for table `pins`
--

LOCK TABLES `pins` WRITE;
/*!40000 ALTER TABLE `pins` DISABLE KEYS */;
INSERT INTO `pins` VALUES (1,1,1,'offset null','OFFSET NULL'),(2,1,2,'inverting input','IN-'),(3,1,3,'non-inverting input','IN+'),(4,1,4,'negative supply voltage','Vss'),(5,1,5,'offset null','OFFSET NULL'),(6,1,6,'output','OUT'),(7,1,7,'positive supply voltage','Vcc'),(8,1,8,'no connection','NC'),(9,2,1,'data bus','D7'),(10,2,2,'data bus','D6'),(11,2,3,'data bus','D5'),(12,2,4,'data bus','D4'),(13,2,5,'data bus','D3'),(14,2,6,'data bus','D2'),(15,2,7,'data bus','D1'),(16,2,8,'data bus','D0'),(17,2,9,'counter 0 clock input','CLK 0'),(18,2,10,'counter 0 output','OUT 0'),(19,2,11,'counter 0 gate input','GATE 0'),(20,2,12,'ground','GND'),(21,2,13,'counter 1 output','OUT 1'),(22,2,14,'counter 1 gate input','GATE 1'),(23,2,15,'counter 1 clock input','CLK 1'),(24,2,16,'counter 2 gate input','GATE 2'),(25,2,17,'counter 2 output','OUT 2'),(26,2,18,'counter 2 clock input','CLK 2'),(27,2,19,'address bus','A0'),(28,2,20,'address bus','A1'),(29,2,21,'chip select (active low)','~CS'),(30,2,22,'read enable (active low)','~RD'),(31,2,23,'write enable (active low)','~WR'),(32,2,24,'supply voltage','Vcc'),(33,3,1,'capacitor 1 + connection','C1+'),(34,3,2,'+10V output','V+'),(35,3,3,'capacitor 1 - connection','C1-'),(36,3,4,'capacitor 2 + connection','C2+'),(37,3,5,'capacitor 2 - connection','C2-'),(38,3,6,'-10V output','V-'),(39,3,7,'TTL/CMOS output','T2__OUT'),(40,3,8,'RS-232 input','R2__IN'),(41,3,9,'RS-232 output','R2__OUT'),(42,3,10,'TTL/CMOS input','T2__IN'),(43,3,11,'TTL/CMOS input','T1__IN'),(44,3,12,'RS-232 output','R1__OUT'),(45,3,13,'RS-232 input','R1__IN'),(46,3,14,'TTL/CMOS output','T1__OUT'),(47,3,15,'ground','GND'),(48,3,16,'+5V supply voltage','Vcc'),(49,4,1,'Analog channel 0 input','CH0'),(50,4,2,'Analog channel 1 input','CH1'),(51,4,3,'Analog channel 2 input','CH2'),(52,4,4,'Analog channel 3 input','CH3'),(53,4,5,'Not connected','NC'),(54,4,6,'Not connected','NC'),(55,4,7,'Digital ground','DGND'),(56,4,8,'Chip select / Shutdown','~CS~/SHDN'),(57,4,9,'Serial data input','D__IN'),(58,4,10,'Serial data output','D__OUT'),(59,4,11,'SPI clock','CLK'),(60,4,12,'Analog ground','AGND'),(61,4,13,'Analog reference input voltage','V__REF'),(62,4,14,'+2.7 to 5.5 V power supply','V__DD'),(63,5,1,'32.768kHz crystal connection','X1'),(64,5,2,'32.768kHz crystal connection','X2'),(65,5,3,'backup supply voltage (e.g. 3V lithium coin cell)','V__BAT'),(66,5,4,'ground','GND'),(67,5,5,'serial data input/output','SDA'),(68,5,6,'serial clock input','SCL'),(69,5,7,'square wave output','SQW/OUT'),(70,5,8,'primary supply voltage','Vcc'),(71,6,1,'data input 0','A0'),(72,6,2,'data input 1','A1'),(73,6,3,'data input 2','A2'),(74,6,4,'enable input 1 (active low)','~E~1'),(75,6,5,'enable input 2 (active low)','~E~2'),(76,6,6,'enable input 3 (active high)','E3'),(77,6,7,'output 7','~Y~7'),(78,6,8,'ground','GND'),(79,6,9,'output 6','~Y~6'),(80,6,10,'output 5','~Y~5'),(81,6,11,'output 4','~Y~4'),(82,6,12,'output 3','~Y~3'),(83,6,13,'output 2','~Y~2'),(84,6,14,'output 1','~Y~1'),(85,6,15,'output 0','~Y~0'),(86,6,16,'supply voltage','Vcc'),(87,258,1,'Phase Comparator Pulse Output','PCP__OUT'),(88,258,2,'Phase Comparator 1 Output','PC1__OUT'),(89,258,3,'Comparator Input','COMP__IN'),(90,258,4,'VCO Output','VCO__OUT'),(91,258,5,'Inhibit Input','INH'),(92,258,6,'Capacitor C1 Connection A','C1__A'),(93,258,7,'Capacitor C1 Connection B','C1__B'),(94,258,8,'Ground','GND'),(95,258,9,'VCO Input','VCO__IN'),(96,258,10,'Demodulator Output','DEM__OUT'),(97,258,11,'Resistor R1 Connection','R__1'),(98,258,12,'Resistor R2 Connection','R__2'),(99,258,13,'Phase Comparator 2 Output','PC2__OUT'),(100,258,14,'Signal Input','SIG__IN'),(101,258,15,'Phase Comparator 3 Output','PC3__OUT'),(102,258,16,'Positive Supply Voltage','V__CC'),(103,7,1,'ground','GND'),(104,7,2,'no connection','NC'),(105,7,3,'analog output, channel B','ANALOG B'),(106,7,4,'analog output, channel A','ANALOG A'),(107,7,5,'no connection','NC'),(108,7,6,'I/O port B','IOB7'),(109,7,7,'I/O port B','IOB6'),(110,7,8,'I/O port B','IOB5'),(111,7,9,'I/O port B','IOB4'),(112,7,10,'I/O port B','IOB3'),(113,7,11,'I/O port B','IOB2'),(114,7,12,'I/O port B','IOB1'),(115,7,13,'I/O port B','IOB0'),(116,7,14,'I/O port A','IOA7'),(117,7,15,'I/O port A','IOA6'),(118,7,16,'I/O port A','IOA5'),(119,7,17,'I/O port A','IOA4'),(120,7,18,'I/O port A','IOA3'),(121,7,19,'I/O port A','IOA2'),(122,7,20,'I/O port A','IOA1'),(123,7,21,'I/O port A','IOA0'),(124,7,22,'clock input','CLOCK'),(125,7,23,'master reset (active low)','~RESET'),(126,7,24,'chip select','~A9'),(127,7,25,'chip select','A8'),(128,7,26,'test pin (do not connect)','TEST 2/~SEL'),(129,7,27,'bus direction','BDIR'),(130,7,28,'bus control','BC2'),(131,7,29,'bus control','BC1'),(132,7,30,'data/address bus','DA7'),(133,7,31,'data/address bus','DA6'),(134,7,32,'data/address bus','DA5'),(135,7,33,'data/address bus','DA4'),(136,7,34,'data/address bus','DA3'),(137,7,35,'data/address bus','DA2'),(138,7,36,'data/address bus','DA1'),(139,7,37,'data/address bus','DA0'),(140,7,38,'analog output, channel C','ANALOG C'),(141,7,39,'test pin (do not connect)','TEST 1'),(142,7,40,'supply voltage','Vcc'),(143,8,1,'output enable (active low)','1~OE'),(144,8,2,'data input','1A0'),(145,8,3,'bus output','2Y0'),(146,8,4,'data input','1A1'),(147,8,5,'bus output','2Y1'),(148,8,6,'data input','1A2'),(149,8,7,'bus output','2Y2'),(150,8,8,'data input','1A3'),(151,8,9,'bus output','2Y3'),(152,8,10,'ground','GND'),(153,8,11,'data input','2A3'),(154,8,12,'bus output','1Y3'),(155,8,13,'data input','2A2'),(156,8,14,'bus output','1Y2'),(157,8,15,'data input','2A1'),(158,8,16,'bus output','1Y1'),(159,8,17,'data input','2A0'),(160,8,18,'bus output','1Y0'),(161,8,19,'output enable (active low)','2~OE'),(162,8,20,'supply voltage','Vcc'),(163,9,1,'output enable (active low)','~OE'),(164,9,2,'flip-flop output','1Q'),(165,9,3,'data input','1D'),(166,9,4,'data input','2D'),(167,9,5,'flip-flop output','2Q'),(168,9,6,'flip-flop output','3Q'),(169,9,7,'data input','3D'),(170,9,8,'data input','4D'),(171,9,9,'flip-flop output','4Q'),(172,9,10,'ground','GND'),(173,9,11,'clock input (low-to-high, edge-triggered)','CLK'),(174,9,12,'flip-flop output','5Q'),(175,9,13,'data input','5D'),(176,9,14,'data input','6D'),(177,9,15,'flip-flop output','6Q'),(178,9,16,'flip-flop output','7Q'),(179,9,17,'data input','7D'),(180,9,18,'data input','D8D7'),(181,9,19,'flip-flop output','8Q'),(182,9,20,'supply voltage','Vcc'),(183,10,1,'bypass','BYPASS'),(184,10,2,'non-inverting input','IN+'),(185,10,3,'ground (heat sink)','GND'),(186,10,4,'ground (heat sink)','GND'),(187,10,5,'ground (heat sink)','GND'),(188,10,6,'inverting input','IN-'),(189,10,7,'ground','GND'),(190,10,8,'output','OUT'),(191,10,9,'no connection','NC'),(192,10,10,'ground (heat sink)','GND'),(193,10,11,'ground (heat sink)','GND'),(194,10,12,'ground (heat sink)','GND'),(195,10,13,'no connection','NC'),(196,10,14,'supply voltage','Vcc'),(197,11,1,'output enable (active low)','~OE'),(198,11,2,'data input','D__0'),(199,11,3,'data input','D__1'),(200,11,4,'data input','D__2'),(201,11,5,'data input','D__3'),(202,11,6,'data input','D__4'),(203,11,7,'data input','D__5'),(204,11,8,'data input','D__6'),(205,11,9,'data input','D__7'),(206,11,10,'ground','GND'),(207,11,11,'latch enable (active high)','LE'),(208,11,12,'latch output','Q__7'),(209,11,13,'latch output','Q__6'),(210,11,14,'latch output','Q__5'),(211,11,15,'latch output','Q__4'),(212,11,16,'latch output','Q__3'),(213,11,17,'latch output','Q__2'),(214,11,18,'latch output','Q__1'),(215,11,19,'latch output','Q__0'),(216,11,20,'supply voltage','Vcc'),(217,12,1,'Bi-directional I/O port','RA2'),(218,12,2,'Bi-directional I/O port','RA3'),(219,12,3,'Bi-directional I/O port','RA4/T0CKI'),(220,12,4,'Master Clear (Reset) input/programming voltage input. This pin is an active low RESET to the device.','~MCLR'),(221,12,5,'Ground reference for logic and I/O pins.','GND'),(222,12,6,'External interrupt','RB0/INT'),(223,12,7,'Bi-directional I/O port','RB1'),(224,12,8,'Bi-directional I/O port','RB2'),(225,12,9,'Bi-directional I/O port','RB3'),(226,12,10,'Interrupt-on-change pin.','RB4'),(227,12,11,'Interrupt-on-change pin.','RB5'),(228,12,12,'Interrupt-on-change pin, Serial programming clock','RB6'),(229,12,13,'Interrupt-on-change pin, Serial programming data.','RB7'),(230,12,14,'Positive supply for logic and I/O pins.','Vcc'),(231,12,15,'Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. In RC mode, OSC2 pin outputs CLKOUT, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.','OSC2/CLKIN'),(232,12,16,'Oscillator crystal input/external clock source input','OSC1/CLKOUT'),(233,12,17,'Bi-directional I/O port','RA0'),(234,12,18,'Bi-directional I/O port','RA1'),(235,13,1,'no connection','NC'),(236,13,2,'supply voltage','Vcc'),(237,13,3,'serial data input','SER IN'),(238,13,4,'drain output','DRAIN0'),(239,13,5,'drain output','DRAIN1'),(240,13,6,'drain output','DRAIN2'),(241,13,7,'drain output','DRAIN3'),(242,13,8,'clear (active low)','~SRCLR'),(243,13,9,'output enable (active low)','~G'),(244,13,10,'ground','GND'),(245,13,11,'ground','GND'),(246,13,12,'storage register latch input','RCK'),(247,13,13,'shift register clock input','SRCK'),(248,13,14,'drain output','DRAIN4'),(249,13,15,'drain output','DRAIN5'),(250,13,16,'drain output','DRAIN6'),(251,13,17,'drain output','DRAIN7'),(252,13,18,'serial data output','SER OUT'),(253,13,19,'ground','GND'),(254,13,20,'no connection','NC'),(255,14,1,'output enable (active low)','~OE~1'),(256,14,2,'data input','A__0'),(257,14,3,'data input','A__1'),(258,14,4,'data input','A__2'),(259,14,5,'data input','A__3'),(260,14,6,'data input','A__4'),(261,14,7,'data input','A__5'),(262,14,8,'data input','A__6'),(263,14,9,'data input','A__7'),(264,14,10,'ground','GND'),(265,14,11,'bus output','Y__7'),(266,14,12,'bus output','Y__6'),(267,14,13,'bus output','Y__5'),(268,14,14,'bus output','Y__4'),(269,14,15,'bus output','Y__3'),(270,14,16,'bus output','Y__2'),(271,14,17,'bus output','Y__1'),(272,14,18,'bus output','Y__0'),(273,14,19,'output enable (active low)','~OE~__2'),(274,14,20,'supply voltage','Vcc'),(275,15,1,'output enable (active low)','~OE~__1'),(276,15,2,'data input','1A'),(277,15,3,'bus output','1Y'),(278,15,4,'data input','2A'),(279,15,5,'bus output','2Y'),(280,15,6,'data input','3A'),(281,15,7,'bus output','3Y'),(282,15,8,'ground','GND'),(283,15,9,'bus output','4Y'),(284,15,10,'data input','4A'),(285,15,11,'bus output','5Y'),(286,15,12,'data input','5A'),(287,15,13,'bus output','6Y'),(288,15,14,'data input','6A'),(289,15,15,'output enable (active low)','~OE~__2'),(290,15,16,'supply voltage','Vcc'),(291,16,1,'data input','2A'),(292,16,2,'data input','2B'),(293,16,3,'data input','1A'),(294,16,4,'data input','1B'),(295,16,5,'data input','1C'),(296,16,6,'data output','1Y'),(297,16,7,'ground','GND'),(298,16,8,'data input','2C'),(299,16,9,'data output','2Y'),(300,16,10,'data output','3Y'),(301,16,11,'data input','3A'),(302,16,12,'data input','3B'),(303,16,13,'data input','3C'),(304,16,14,'supply voltage','Vcc'),(305,17,1,'data input','1A'),(306,17,2,'data input','1B'),(307,17,3,'data input','2A'),(308,17,4,'data input','2B'),(309,17,5,'data input','2C'),(310,17,6,'data output','2Y'),(311,17,7,'ground','GND'),(312,17,8,'data output','3Y'),(313,17,9,'data input','3A'),(314,17,10,'data input','3B'),(315,17,11,'data input','3C'),(316,17,12,'data output','1Y'),(317,17,13,'data input','1C'),(318,17,14,'supply voltage','Vcc'),(319,18,1,'ground','GND'),(320,18,2,'trigger','TRIG'),(321,18,3,'output','OUT'),(322,18,4,'reset (active low)','~RESET'),(323,18,5,'control voltage','CV'),(324,18,6,'threshold','THR'),(325,18,7,'discharge','DIS'),(326,18,8,'supply voltage','Vcc'),(327,19,1,'multiplexer input','I__3'),(328,19,2,'multiplexer input','I__2'),(329,19,3,'multiplexer input','I__1'),(330,19,4,'multiplexer input','I__0'),(331,19,5,'multiplexer output','Y'),(332,19,6,'complementary multiplexer output','~Y'),(333,19,7,'enable input (active low)','~E'),(334,19,8,'ground','GND'),(335,19,9,'select input','S__2'),(336,19,10,'select input','S__1'),(337,19,11,'select input','S__0'),(338,19,12,'multiplexer input','I__7'),(339,19,13,'multiplexer input','I__6'),(340,19,14,'multiplexer input','I__5'),(341,19,15,'multiplexer input','I__4'),(342,19,16,'supply voltage','Vcc'),(343,20,1,'output 1','1OUT'),(344,20,2,'inverting input 1','1IN-'),(345,20,3,'non-inverting input 1','1IN+'),(346,20,4,'negative supply voltage','V__CC-'),(347,20,5,'non-inverting input 2','2IN+'),(348,20,6,'inverting input 2','2IN-'),(349,20,7,'output 2','2OUT'),(350,20,8,'positive supply voltage','V__CC+'),(351,255,1,'Supply Voltage','V__CC'),(352,255,2,'Receiver Output','RO'),(353,255,3,'Driver Input','DI'),(354,255,4,'Ground','GND'),(355,255,5,'Driver Output inverted','DO -'),(356,255,6,'Driver Output','DO+'),(357,255,7,'Receiver Input inverted','RI-'),(358,255,8,'Receiver input','RI+'),(359,21,1,'master reset input (active low)','~MR'),(360,21,2,'flip-flop output','Q0'),(361,21,3,'data input','D0'),(362,21,4,'data input','D1'),(363,21,5,'flip-flop output','Q1'),(364,21,6,'flip-flop output','Q2'),(365,21,7,'data input','D2'),(366,21,8,'data input','D3'),(367,21,9,'flip-flop output','Q3'),(368,21,10,'ground','GND'),(369,21,11,'clock input (low-to-high, edge-triggered)','CP'),(370,21,12,'flip-flop output','Q4'),(371,21,13,'data input','D4'),(372,21,14,'data input','D5'),(373,21,15,'flip-flop output','Q5'),(374,21,16,'flip-flop output','Q6'),(375,21,17,'data input','D6'),(376,21,18,'data input','D7'),(377,21,19,'flip-flop output','Q7'),(378,21,20,'supply voltage','Vcc'),(379,22,1,'common data select input','S'),(380,22,2,'data input from source 0','1I__0'),(381,22,3,'data input from source 1','1I__1'),(382,22,4,'multiplexer output','1~Y'),(383,22,5,'data input from source 0','2I__0'),(384,22,6,'data input from source 1','2I__1'),(385,22,7,'multiplexer output','2~Y'),(386,22,8,'ground','GND'),(387,22,9,'multiplexer output','3~Y'),(388,22,10,'data input from source 1','3I__1'),(389,22,11,'data input from source 0','3I__0'),(390,22,12,'multiplexer output','4~Y'),(391,22,13,'data input from source 1','4I__1'),(392,22,14,'data input from source 0','4I__0'),(393,22,15,'enable input (active low)','~E'),(394,22,16,'supply voltage','Vcc'),(395,23,1,'counter 1 clock input (low-to-high triggered)','1CP0'),(396,23,2,'counter 1 clock input (high-to-low triggered)','1~CP~1'),(397,23,3,'counter 1 output','1Q0'),(398,23,4,'counter 1 output','1Q1'),(399,23,5,'counter 1 output','1Q2'),(400,23,6,'counter 1 output','1Q3'),(401,23,7,'counter 1 master reset (active high)','1MR'),(402,23,8,'ground','GND'),(403,23,9,'counter 2 clock input (low-to-high triggered)','2CP0'),(404,23,10,'counter 2 clock input (high-to-low triggered)','2~CP~1'),(405,23,11,'counter 2 output','2Q0'),(406,23,12,'counter 2 output','2Q1'),(407,23,13,'counter 2 output','2Q2'),(408,23,14,'counter 2 output','2Q3'),(409,23,15,'counter 2 master reset (active high)','2MR'),(410,23,16,'supply voltage','Vcc'),(411,24,1,'data enable (active low)','~E'),(412,24,2,'flip-flop output','Q0'),(413,24,3,'data input','D0'),(414,24,4,'data input','D1'),(415,24,5,'flip-flop output','Q1'),(416,24,6,'flip-flop output','Q2'),(417,24,7,'data input','D2'),(418,24,8,'data input','D3'),(419,24,9,'flip-flop output','Q3'),(420,24,10,'ground','GND'),(421,24,11,'clock input (low-to-high, edge-triggered)','CP'),(422,24,12,'flip-flop output','Q4'),(423,24,13,'data input','D4'),(424,24,14,'data input','D5'),(425,24,15,'flip-flop output','Q5'),(426,24,16,'flip-flop output','Q6'),(427,24,17,'data input','D6'),(428,24,18,'data input','D7'),(429,24,19,'flip-flop output','Q7'),(430,24,20,'supply voltage','Vcc'),(431,25,1,'user-configurable chip select','A0'),(432,25,2,'user-configurable chip select','A1'),(433,25,3,'user-configurable chip select','A2'),(434,25,4,'ground','GND'),(435,25,5,'serial data input/output','SDA'),(436,25,6,'serial clock input','SCL'),(437,25,7,'write protect (active high)','WP'),(438,25,8,'supply voltage','Vcc'),(439,26,1,'decimal data input (active low)','4'),(440,26,2,'decimal data input (active low)','5'),(441,26,3,'decimal data input (active low)','6'),(442,26,4,'decimal data input (active low)','7'),(443,26,5,'enable input (active low)','EI'),(444,26,6,'binary address output (active low)','A2'),(445,26,7,'BCD address output (active low)','A1'),(446,26,8,'ground','GND'),(447,26,9,'binary address output (active low)','A0'),(448,26,10,'decimal data input (active low)','0'),(449,26,11,'decimal data input (active low)','1'),(450,26,12,'decimal data input (active low)','2'),(451,26,13,'decimal data input (active low)','3'),(452,26,14,'goes low when EI is low and any input is low','GS'),(453,26,15,'goes high when EI is low and any input is low (EO = ~GS~)','EO'),(454,26,16,'supply voltage','Vcc'),(455,27,1,'data output','1Y'),(456,27,2,'data input','1A'),(457,27,3,'data input','1B'),(458,27,4,'data input','1C'),(459,27,5,'data input','1D'),(460,27,6,'no connection','NC'),(461,27,7,'ground','GND'),(462,27,8,'no connection','NC'),(463,27,9,'data input','2A'),(464,27,10,'data input','2B'),(465,27,11,'data input','2C'),(466,27,12,'data input','2D'),(467,27,13,'data output','2Y'),(468,27,14,'supply voltage','Vcc'),(469,28,1,'counter 1 clock input (low-to-high triggered)','1CP0'),(470,28,2,'counter 1 clock input (high-to-low triggered)','1~CP~1'),(471,28,3,'counter 1 output','1Q0'),(472,28,4,'counter 1 output','1Q1'),(473,28,5,'counter 1 output','1Q2'),(474,28,6,'counter 1 output','1Q3'),(475,28,7,'counter 1 master reset (active high)','1MR'),(476,28,8,'ground','GND'),(477,28,9,'counter 2 clock input (low-to-high triggered)','2CP0'),(478,28,10,'counter 2 clock input (high-to-low triggered)','2~CP~1'),(479,28,11,'counter 2 output','2Q0'),(480,28,12,'counter 2 output','2Q1'),(481,28,13,'counter 2 output','2Q2'),(482,28,14,'counter 2 output','2Q3'),(483,28,15,'counter 2 master reset (active high)','2MR'),(484,28,16,'supply voltage','Vcc'),(485,29,1,'data input','1A'),(486,29,2,'data input','1B'),(487,29,3,'data output','1Y'),(488,29,4,'data output','2Y'),(489,29,5,'data input','2A'),(490,29,6,'data input','2B'),(491,29,7,'ground','GND'),(492,29,8,'data input','3A'),(493,29,9,'data input','3B'),(494,29,10,'data output','3Y'),(495,29,11,'data output','4Y'),(496,29,12,'data input','4A'),(497,29,13,'data input','4B'),(498,29,14,'supply voltage','Vcc'),(499,30,1,'ground','GND'),(500,30,2,'serial data in','DATA'),(501,30,3,'clock input (low-to-high triggered)','CLOCK'),(502,30,4,'data strobe input (active high)','LATCH'),(503,30,5,'current-sinking output','OUT0'),(504,30,6,'current-sinking output','OUT1'),(505,30,7,'current-sinking output','OUT2'),(506,30,8,'current-sinking output','OUT3'),(507,30,9,'current-sinking output','OUT4'),(508,30,10,'current-sinking output','OUT5'),(509,30,11,'current-sinking output','OUT6'),(510,30,12,'current-sinking output','OUT7'),(511,30,13,'current-sinking output','OUT8'),(512,30,14,'current-sinking output','OUT9'),(513,30,15,'current-sinking output','OUT10'),(514,30,16,'current-sinking output','OUT11'),(515,30,17,'current-sinking output','OUT12'),(516,30,18,'current-sinking output','OUT13'),(517,30,19,'current-sinking output','OUT14'),(518,30,20,'current-sinking output','OUT15'),(519,30,21,'output enable (active low)','~OE'),(520,30,22,'serial data out, for cascading','DATA OUT'),(521,30,23,'external resistor to ground (sets output current)','REXT'),(522,30,24,'supply voltage','Vcc'),(523,31,1,'reset (active low); port C','(PCINT14/~RESET) PC6'),(524,31,2,'port D','(PCINT16/RXD) PD0'),(525,31,3,'port D','(PCINT17/TXD) PD1'),(526,31,4,'external interrupt 0; port D','(PCINT18/INT0) PD2'),(527,31,5,'external interrupt 1; port D','(PCINT19/OC2B/INT1) PD3'),(528,31,6,'port D','(PCINT20/XCK/T0) PD4'),(529,31,7,'supply voltage','Vcc'),(530,31,8,'ground','GND'),(531,31,9,'clock oscillator pin 1; port B','(PCINT6/XTAL1/TOSC1) PB6'),(532,31,10,'clock oscillator pin 2; port B','(PCINT17/XTAL2/TOSC2) PB7'),(533,31,11,'port D','(PCINT21/OC0B/T1) PD5'),(534,31,12,'port D','(PCINT22/OC0A/AIN0) PD6'),(535,31,13,'port D','(PCINT23/AIN1) PD7'),(536,31,14,'clock output; port B','(PCINT0/CLKO/ICP1) PB0'),(537,31,15,'port B','PB1 (OC1A/PCINT1)'),(538,31,16,'SPI slave select; port B','PB2 (~SS/OC1B/PCINT2)'),(539,31,17,'SPI master output/slave input; port B','PB3 (MOSI/OC2A/PCINT3)'),(540,31,18,'SPI master input/slave output; port B','PB4 (MISO/PCINT4)'),(541,31,19,'SPI master clock; port B','PB5 (SCK/PCINT5)'),(542,31,20,'A/D converter supply voltage','AVcc'),(543,31,21,'analog reference for A/D converter','AREF'),(544,31,22,'ground','GND'),(545,31,23,'port C','PC0 (ADC0/PCINT8)'),(546,31,24,'port C','PC1 (ADC1/PCINT9)'),(547,31,25,'port C','PC2 (ADC2/PCINT10)'),(548,31,26,'port C','PC3 (ADC3/PCINT11)'),(549,31,27,'I2C Data pin; port C','PC4 (ADC4/SDA/PCINT12)'),(550,31,28,'I2C Clock pin; port C','PC5 (ADC5/SCL/PCINT13)'),(551,32,1,'data input','1A'),(552,32,2,'data input','1B'),(553,32,3,'data output','1Y'),(554,32,4,'data output','2Y'),(555,32,5,'data input','2A'),(556,32,6,'data input','2B'),(557,32,7,'ground','GND'),(558,32,8,'data input','3A'),(559,32,9,'data input','3B'),(560,32,10,'data output','3Y'),(561,32,11,'data output','4Y'),(562,32,12,'data input','4A'),(563,32,13,'data input','4B'),(564,32,14,'supply voltage','Vcc'),(565,33,1,'load voltage','V__L'),(566,33,2,'nuclear event detection (active low)','~NED'),(567,33,3,'no connection','NC'),(568,33,4,'external capacitor','CAP1'),(569,33,5,'external capacitor','CAP2'),(570,33,6,'built-in test','BIT'),(571,33,7,'package ground and case','GND'),(572,33,8,'pin diode bias','V__B'),(573,33,9,'threshold adjust','THR_ADJ'),(574,33,10,'no connection','NC'),(575,33,11,'no connection','NC'),(576,33,12,'no connection','NC'),(577,33,13,'no connection','NC'),(578,33,14,'hardened supply voltage','V__H'),(579,34,1,'Bidirectional I/O pin.','GPB0'),(580,34,2,'Bidirectional I/O pin.','GPB1'),(581,34,3,'Bidirectional I/O pin.','GPB2'),(582,34,4,'Bidirectional I/O pin.','GPB3'),(583,34,5,'Bidirectional I/O pin.','GPB4'),(584,34,6,'Bidirectional I/O pin.','GPB5'),(585,34,7,'Bidirectional I/O pin.','GPB6'),(586,34,8,'Bidirectional I/O pin.','GPB7'),(587,34,9,'Power','V__DD'),(588,34,10,'Ground','V__SS'),(589,34,11,'Not connected','NC'),(590,34,12,'Serial clock input','SCL'),(591,34,13,'Serial data I/O','SDA'),(592,34,14,'Not connected','NC'),(593,34,15,'Hardware address pin. Must be externally biased.','A0'),(594,34,16,'Hardware address pin. Must be externally biased.','A1'),(595,34,17,'Hardware address pin. Must be externally biased.','A2'),(596,34,18,'Hardware reset. Must be externally biased.','~RESET'),(597,34,19,'Interrupt output for PORTB. Can be configured as active-high, active-low or open-drain.','INTB'),(598,34,20,'Interrupt output for PORTB. Can be configured as active-high, active-low or open-drain.','INTA'),(599,34,21,'Bidirectional I/O pin.','GPA0'),(600,34,22,'Bidirectional I/O pin.','GPA1'),(601,34,23,'Bidirectional I/O pin.','GPA2'),(602,34,24,'Bidirectional I/O pin.','GPA3'),(603,34,25,'Bidirectional I/O pin.','GPA4'),(604,34,26,'Bidirectional I/O pin.','GPA5'),(605,34,27,'Bidirectional I/O pin.','GPA6'),(606,34,28,'Bidirectional I/O pin.','GPA7'),(607,35,1,'data input','1A'),(608,35,2,'data input','1B'),(609,35,3,'data input','2A'),(610,35,4,'data input','2B'),(611,35,5,'data input','2C'),(612,35,6,'data output','2Y'),(613,35,7,'ground','GND'),(614,35,8,'data output','3Y'),(615,35,9,'data input','3A'),(616,35,10,'data input','3B'),(617,35,11,'data input','3C'),(618,35,12,'data output','1Y'),(619,35,13,'data input','1C'),(620,35,14,'supply voltage','Vcc'),(621,36,1,'supply voltage','Vcc'),(622,36,2,'data output','1Y'),(623,36,3,'data input','1A'),(624,36,4,'data output','2Y'),(625,36,5,'data input','2A'),(626,36,6,'data output','3Y'),(627,36,7,'data input','3A'),(628,36,8,'ground','GND'),(629,36,9,'data input','4A'),(630,36,10,'data output','4Y'),(631,36,11,'data input','5A'),(632,36,12,'data output','5Y'),(633,36,13,'no connection','NC'),(634,36,14,'data input','6A'),(635,36,15,'data output','6Y'),(636,36,16,'no connection','NC'),(637,37,1,'data output','1Y'),(638,37,2,'data input','1A'),(639,37,3,'data input','1B'),(640,37,4,'data output','2Y'),(641,37,5,'data input','2A'),(642,37,6,'data input','2B'),(643,37,7,'ground','GND'),(644,37,8,'data input','3A'),(645,37,9,'data input','3B'),(646,37,10,'data output','3Y'),(647,37,11,'data input','4A'),(648,37,12,'data input','4B'),(649,37,13,'data output','4Y'),(650,37,14,'supply voltage','Vcc'),(651,38,1,'latch enable (active high)','LE'),(652,38,2,'address input','A0'),(653,38,3,'address input','A1'),(654,38,4,'output','Q7'),(655,38,5,'output','Q6'),(656,38,6,'output','Q5'),(657,38,7,'output','Q4'),(658,38,8,'output','Q3'),(659,38,9,'output','Q1'),(660,38,10,'output','Q2'),(661,38,11,'output','Q0'),(662,38,12,'ground','GND'),(663,38,13,'output','Q13'),(664,38,14,'output','Q12'),(665,38,15,'output','Q15'),(666,38,16,'output','Q14'),(667,38,17,'output','Q9'),(668,38,18,'output','Q8'),(669,38,19,'output','Q11'),(670,38,20,'output','Q10'),(671,38,21,'address input','A2'),(672,38,22,'address input','A3'),(673,38,23,'enable (active low)','~E'),(674,38,24,'supply voltage','Vcc'),(675,39,1,'anode 1','+1'),(676,39,2,'cathode 1','-1'),(677,39,3,'anode 2','+2'),(678,39,4,'cathode 2','-2'),(679,39,5,'anode 3','+3'),(680,39,6,'cathode 3','-3'),(681,39,7,'anode 4','+4'),(682,39,8,'cathode 4','-4'),(683,39,9,'emitter 4','E4'),(684,39,10,'collector 4','C4'),(685,39,11,'emitter 3','E3'),(686,39,12,'collector 3','C3'),(687,39,13,'emitter 2','E2'),(688,39,14,'collector 2','C2'),(689,39,15,'emitter 1','E1'),(690,39,16,'collector 1','C1'),(691,40,1,'no connection','NC'),(692,40,2,'address input','A__4'),(693,40,3,'address input','A__5'),(694,40,4,'address input','A__6'),(695,40,5,'address input','A__7'),(696,40,6,'address input','A__8'),(697,40,7,'address input','A__9'),(698,40,8,'address input','A__10'),(699,40,9,'address input','A__11'),(700,40,10,'address input','A__12'),(701,40,11,'data input/output','I/O__0'),(702,40,12,'data input/output','I/O__1'),(703,40,13,'data input/output','I/O__2'),(704,40,14,'ground','GND'),(705,40,15,'data input/output','I/O__3'),(706,40,16,'data input/output','I/O__4'),(707,40,17,'data input/output','I/O__5'),(708,40,18,'data input/output','I/O__6'),(709,40,19,'data input/output','I/O__7'),(710,40,20,'chip enable (active low)','~CE~__1'),(711,40,21,'address input','A__0'),(712,40,22,'output enable (active low)','~OE'),(713,40,23,'address input','A__1'),(714,40,24,'address input','A__2'),(715,40,25,'address input','A__3'),(716,40,26,'chip enable (active high)','CE__2'),(717,40,27,'write enable (active low)','~WE'),(718,40,28,'supply voltage','Vcc'),(719,41,1,'serial data input','D__s'),(720,41,2,'parallel data input','D__0'),(721,41,3,'parallel data input','D__1'),(722,41,4,'parallel data input','D__2'),(723,41,5,'parallel data input','D__3'),(724,41,6,'clock enable input (active low)','~CE'),(725,41,7,'clock input (low-to-high, edge-triggered)','CP'),(726,41,8,'ground','GND'),(727,41,9,'asynchronous master reset (active low)','~MR'),(728,41,10,'parallel data input','D__4'),(729,41,11,'parallel data input','D__5'),(730,41,12,'parallel data input','D__6'),(731,41,13,'serial output from the last stage','Q__7'),(732,41,14,'parallel data input','D__7'),(733,41,15,'parallel enable input (active low)','~PE'),(734,41,16,'supply voltage','Vcc'),(735,42,1,'output 1','1OUT'),(736,42,2,'inverting input 1','1IN-'),(737,42,3,'non-inverting input 1','1IN+'),(738,42,4,'negative supply voltage','Vss'),(739,42,5,'non-inverting input 2','2IN+'),(740,42,6,'inverting input 2','2IN-'),(741,42,7,'output 2','2OUT'),(742,42,8,'positive supply voltage','Vcc'),(743,43,1,'independent input/output','Y__0B'),(744,43,2,'independent input/output','Y__2B'),(745,43,3,'common input/output','Z__B'),(746,43,4,'independent input/output','Y__3B'),(747,43,5,'independent input/output','Y__1B'),(748,43,6,'enable input (active low)','~E'),(749,43,7,'switch negative supply voltage','V__EE'),(750,43,8,'ground','GND'),(751,43,9,'address input','A__1'),(752,43,10,'address input','A__0'),(753,43,11,'independent input/output','Y__3A'),(754,43,12,'independent input/output','Y__0A'),(755,43,13,'common input/output','Z__A'),(756,43,14,'independent input/output','Y__1A'),(757,43,15,'independent input/output','Y__2A'),(758,43,16,'supply voltage','V__CC'),(759,44,1,'Asynchronous Master Reset (Active Low)','~MR~'),(760,44,2,'First Stage J Input (Active High)','J'),(761,44,3,'First Stage K Input (Active Low)','~K~'),(762,44,4,'Parallel Data Input','P__0'),(763,44,5,'Parallel Data Input','P__1'),(764,44,6,'Parallel Data Input','P__2'),(765,44,7,'Parallel Data Input','P__3'),(766,44,8,'Ground','GND'),(767,44,9,'Parallel Enable Input (Active Low)','~PE~'),(768,44,10,'Clock Pulse Input (Active Rising Edge)','CP'),(769,44,11,'Complementary Last Stage Output (Active Low)','~Q~__3'),(770,44,12,'Parallel Outputs','Q__3'),(771,44,13,'Parallel Outputs','Q__2'),(772,44,14,'Parallel Outputs','Q__1'),(773,44,15,'Parallel Outputs','Q__0'),(774,44,16,'Power','VCC'),(775,45,1,'data input','A'),(776,45,2,'data input','B'),(777,45,3,'data input','C'),(778,45,4,'data input','D'),(779,45,5,'data input','E'),(780,45,6,'data input','F'),(781,45,7,'ground','GND'),(782,45,8,'data output','Y'),(783,45,9,'no connection','NC'),(784,45,10,'no connection','NC'),(785,45,11,'data input','G'),(786,45,12,'data input','H'),(787,45,13,'no connection','NC'),(788,45,14,'supply voltage','Vcc'),(789,246,1,'Switch In/Out','X4'),(790,246,2,'Switch In/Out','X8'),(791,246,3,'Common Out/In','X'),(792,246,4,'Switch In/Out','X7'),(793,246,5,'Switch In/Out','X5'),(794,246,6,'Inhibit (active high)','INH'),(795,246,7,'Negative Supply Voltage','V__EE'),(796,246,8,'Ground','V__SS'),(797,246,9,'Control Input','C'),(798,246,10,'Control Input','B'),(799,246,11,'Control Input','A'),(800,246,12,'Switch In/Out','X3'),(801,246,13,'Switch In/Out','X0'),(802,246,14,'Switch In/Out','X1'),(803,246,15,'Switch In/Out','X2'),(804,246,16,'DC Supply Voltage','V__DD'),(805,46,1,'supply voltage','Vcc'),(806,46,2,'data output','1Y'),(807,46,3,'data input','1A'),(808,46,4,'data output','2Y'),(809,46,5,'data input','2A'),(810,46,6,'data output','3Y'),(811,46,7,'data input','3A'),(812,46,8,'ground','GND'),(813,46,9,'data input','4A'),(814,46,10,'data output','4Y'),(815,46,11,'data input','5A'),(816,46,12,'data output','5Y'),(817,46,13,'no connection','NC'),(818,46,14,'data input','6A'),(819,46,15,'data output','6Y'),(820,46,16,'no connection','NC'),(821,47,1,'parallel data input','D7'),(822,47,2,'output','Q5'),(823,47,3,'output','Q7'),(824,47,4,'parallel data input','D3'),(825,47,5,'parallel data input','D2'),(826,47,6,'parallel data input','D1'),(827,47,7,'parallel data input','D0'),(828,47,8,'ground','GND'),(829,47,9,'parallel enable input','PE'),(830,47,10,'clock input (low-to-high edge-triggered)','CP'),(831,47,11,'serial data input','DS'),(832,47,12,'output','Q6'),(833,47,13,'parallel data input','D4'),(834,47,14,'parallel data input','D5'),(835,47,15,'parallel data input','D6'),(836,47,16,'supply voltage','Vcc'),(837,48,1,'output enable (active low)','~OE~A'),(838,48,2,'no connection','NC'),(839,48,3,'data input or output','A0'),(840,48,4,'data input or output','A1'),(841,48,5,'data input or output','A2'),(842,48,6,'data input or output','A3'),(843,48,7,'ground','GND'),(844,48,8,'data output or input','B3'),(845,48,9,'data output or input','B2'),(846,48,10,'data output or input','B1'),(847,48,11,'data output or input','B0'),(848,48,12,'no connection','NC'),(849,48,13,'output enable (active high)','OEB'),(850,48,14,'supply voltage','Vcc'),(851,49,1,'common data select input','S'),(852,49,2,'data input from source 0','1I__0'),(853,49,3,'data input from source 1','1I__1'),(854,49,4,'multiplexer output','1Y'),(855,49,5,'data input from source 0','2I__0'),(856,49,6,'data input from source 1','2I__1'),(857,49,7,'multiplexer output','2Y'),(858,49,8,'ground','GND'),(859,49,9,'multiplexer output','3Y'),(860,49,10,'data input from source 1','3I__1'),(861,49,11,'data input from source 0','3I__0'),(862,49,12,'multiplexer output','4Y'),(863,49,13,'data input from source 1','4I__1'),(864,49,14,'data input from source 0','4I__0'),(865,49,15,'enable input (active low; outputs in high-impedance off state when high)','~OE'),(866,49,16,'supply voltage','Vcc'),(867,50,1,'address input','A0'),(868,50,2,'address input','A1'),(869,50,3,'address input','A2'),(870,50,4,'latch output','Q0'),(871,50,5,'latch output','Q1'),(872,50,6,'latch output','Q2'),(873,50,7,'latch output','Q3'),(874,50,8,'ground','GND'),(875,50,9,'latch output','Q4'),(876,50,10,'latch output','Q5'),(877,50,11,'latch output','Q6'),(878,50,12,'latch output','Q7'),(879,50,13,'data input','D'),(880,50,14,'latch enable input (active low)','~LE'),(881,50,15,'conditional reset input (active low)','~MR'),(882,50,16,'supply voltage','Vcc'),(883,51,1,'true output','1Q'),(884,51,2,'complement output','1~Q'),(885,51,3,'clock input (low-to-high edge-triggered)','1CP'),(886,51,4,'asynchronous clear-direct input','1CD'),(887,51,5,'data input','1D'),(888,51,6,'asynchronous set-direct input','1SD'),(889,51,7,'ground','GND'),(890,51,8,'asynchronous set-direct input','2SD'),(891,51,9,'data input','2D'),(892,51,10,'asynchronous clear-direct input','2CD'),(893,51,11,'clock input (low-to-high edge-triggered)','2CP'),(894,51,12,'complement output','2~Q'),(895,51,13,'true output','2Q'),(896,51,14,'supply voltage','Vcc'),(897,52,1,'direction control','DIR'),(898,52,2,'data input/output','A0'),(899,52,3,'data input/output','A1'),(900,52,4,'data input/output','A2'),(901,52,5,'data input/output','A3'),(902,52,6,'data input/output','A4'),(903,52,7,'data input/output','A5'),(904,52,8,'data input/output','A6'),(905,52,9,'data input/output','A7'),(906,52,10,'ground','GND'),(907,52,11,'data input/output','B7'),(908,52,12,'data input/output','B6'),(909,52,13,'data input/output','B5'),(910,52,14,'data input/output','B4'),(911,52,15,'data input/output','B3'),(912,52,16,'data input/output','B2'),(913,52,17,'data input/output','B1'),(914,52,18,'data input/output','B0'),(915,52,19,'output enable (active low)','~OE'),(916,52,20,'supply voltage','Vcc'),(917,53,1,'output enable (active low)','~OE~1'),(918,53,2,'data input','A__0'),(919,53,3,'data input','A__1'),(920,53,4,'data input','A__2'),(921,53,5,'data input','A__3'),(922,53,6,'data input','A__4'),(923,53,7,'data input','A__5'),(924,53,8,'data input','A__6'),(925,53,9,'data input','A__7'),(926,53,10,'ground','GND'),(927,53,11,'bus output','~Y~__7'),(928,53,12,'bus output','~Y~__6'),(929,53,13,'bus output','~Y~__5'),(930,53,14,'bus output','~Y~__4'),(931,53,15,'bus output','~Y~__3'),(932,53,16,'bus output','~Y~__2'),(933,53,17,'bus output','~Y~__1'),(934,53,18,'bus output','~Y~__0'),(935,53,19,'output enable (active low)','~OE~__2'),(936,53,20,'supply voltage','Vcc'),(937,54,1,'word B input','B__3'),(938,54,2,'A &lt; B expansion input','I__A&lt;B'),(939,54,3,'A = B expansion input','I__A=B'),(940,54,4,'A &gt; B expansion input','I__A&gt;B'),(941,54,5,'A &gt; B output','Q__A&gt;B'),(942,54,6,'A = B output','Q__A=B'),(943,54,7,'A &lt; B output','Q__A&lt;B'),(944,54,8,'ground','GND'),(945,54,9,'word B input','B__0'),(946,54,10,'word A input','A__0'),(947,54,11,'word B input','B__1'),(948,54,12,'word A input','A__1'),(949,54,13,'word A input','A__2'),(950,54,14,'word B input','B__2'),(951,54,15,'word A input','A__3'),(952,54,16,'supply voltage','Vcc'),(953,55,1,'data input','1A'),(954,55,2,'data input','1B'),(955,55,3,'data output','1Y'),(956,55,4,'data output','2Y'),(957,55,5,'data input','2A'),(958,55,6,'data input','2B'),(959,55,7,'ground','GND'),(960,55,8,'data input','3A'),(961,55,9,'data input','3B'),(962,55,10,'data output','3Y'),(963,55,11,'data output','4Y'),(964,55,12,'data input','4A'),(965,55,13,'data input','4B'),(966,55,14,'supply voltage','Vcc'),(967,56,1,'no connection','NC'),(968,56,2,'connection to + terminal of charge-pump capacitor','CAP+'),(969,56,3,'ground','GND'),(970,56,4,'connection to - terminal of charge-pump capacitor','CAP-'),(971,56,5,'negative voltage output','V__OUT'),(972,56,6,'low voltage; connect to ground for V+ < 3.5V','LV'),(973,56,7,'oscillator control input','OSC'),(974,56,8,'positive supply voltage (1.5V to 10V)','V+'),(975,57,1,'data input','1A'),(976,57,2,'data output','1Y'),(977,57,3,'data input','2A'),(978,57,4,'data output','2Y'),(979,57,5,'data input','3A'),(980,57,6,'data output','3Y'),(981,57,7,'ground','GND'),(982,57,8,'data output','4Y'),(983,57,9,'data input','4A'),(984,57,10,'data output','5Y'),(985,57,11,'data input','5A'),(986,57,12,'data output','6Y'),(987,57,13,'data input','6A'),(988,57,14,'supply voltage','Vcc'),(989,58,1,'direction control','DIR'),(990,58,2,'data input/output','A__0'),(991,58,3,'data input/output','A__1'),(992,58,4,'data input/output','A__2'),(993,58,5,'data input/output','A__3'),(994,58,6,'data input/output','A__4'),(995,58,7,'data input/output','A__5'),(996,58,8,'data input/output','A__6'),(997,58,9,'data input/output','A__7'),(998,58,10,'ground','GND'),(999,58,11,'data input/output','B__7'),(1000,58,12,'data input/output','B__6'),(1001,58,13,'data input/output','B__5'),(1002,58,14,'data input/output','B__4'),(1003,58,15,'data input/output','B__3'),(1004,58,16,'data input/output','B__2'),(1005,58,17,'data input/output','B__1'),(1006,58,18,'data input/output','B__0'),(1007,58,19,'output enable (active low)','~OE'),(1008,58,20,'supply voltage','Vcc'),(1009,59,1,'data input','1A'),(1010,59,2,'data output','1Y'),(1011,59,3,'data input','2A'),(1012,59,4,'data output','2Y'),(1013,59,5,'data input','3A'),(1014,59,6,'data output','3Y'),(1015,59,7,'ground','GND'),(1016,59,8,'data output','4Y'),(1017,59,9,'data input','4A'),(1018,59,10,'data output','5Y'),(1019,59,11,'data input','5A'),(1020,59,12,'data output','6Y'),(1021,59,13,'data input','6A'),(1022,59,14,'supply voltage','Vcc'),(1023,60,1,'Chip select/Shutdown','~CS~/SHDN'),(1024,60,2,'Channel 1 analog input','CH0'),(1025,60,3,'Channel 2 analog input','CH1'),(1026,60,4,'Ground','V__SS'),(1027,60,5,'SPI data input','D__IN'),(1028,60,6,'SPI data output','D__OUT'),(1029,60,7,'SPI clock','CLK'),(1030,60,8,'Supply voltage/analog reference voltage','V__DD/V__REF'),(1031,61,1,'ground','GND'),(1032,61,2,'non-inverting input','IN+'),(1033,61,3,'inverting input','IN-'),(1034,61,4,'negative supply voltage','Vss'),(1035,61,5,'balance','BAL'),(1036,61,6,'balance/strobe','BAL/STROBE'),(1037,61,7,'output','OUT'),(1038,61,8,'positive supply voltage','Vcc'),(1039,62,1,'output enable (active low)','~OE'),(1040,62,2,'flip-flop output','Q0'),(1041,62,3,'data input','D0'),(1042,62,4,'data input','D1'),(1043,62,5,'flip-flop output','Q1'),(1044,62,6,'flip-flop output','Q2'),(1045,62,7,'data input','D2'),(1046,62,8,'data input','D3'),(1047,62,9,'flip-flop output','Q3'),(1048,62,10,'ground','GND'),(1049,62,11,'clock input (low-to-high, edge-triggered)','CP'),(1050,62,12,'flip-flop output','Q4'),(1051,62,13,'data input','D4'),(1052,62,14,'data input','D5'),(1053,62,15,'flip-flop output','Q5'),(1054,62,16,'flip-flop output','Q6'),(1055,62,17,'data input','D6'),(1056,62,18,'data input','D7'),(1057,62,19,'flip-flop output','Q7'),(1058,62,20,'supply voltage','Vcc'),(1059,63,1,'output','~Y~__0'),(1060,63,2,'output','~Y~__1'),(1061,63,3,'output','~Y~__2'),(1062,63,4,'output','~Y~__3'),(1063,63,5,'output','~Y~__4'),(1064,63,6,'output','~Y~__5'),(1065,63,7,'output','~Y~__6'),(1066,63,8,'ground','GND'),(1067,63,9,'output','~Y~__7'),(1068,63,10,'output','~Y~__8'),(1069,63,11,'output','~Y~__9'),(1070,63,12,'data input','A__3'),(1071,63,13,'data input','A__2'),(1072,63,14,'data input','A__1'),(1073,63,15,'data input','A__0'),(1074,63,16,'supply voltage','Vcc'),(1075,64,1,'one end of the wire','W1'),(1076,64,2,'the other end of the wire','W2'),(1077,65,1,'data input','1A'),(1078,65,2,'data input','2A'),(1079,65,3,'data input','2B'),(1080,65,4,'data input','2C'),(1081,65,5,'data input','2D'),(1082,65,6,'data output (2A &middot; 2B) + (2C &middot; 2D)','2Y'),(1083,65,7,'ground','GND'),(1084,65,8,'data output (1A &middot; 1B &middot; 1C) + (1D &middot; 1E &middot; 1F)','1Y'),(1085,65,9,'data input','1D'),(1086,65,10,'data input','1E'),(1087,65,11,'data input','1F'),(1088,65,12,'data input','1B'),(1089,65,13,'data input','1C'),(1090,65,14,'supply voltage','Vcc'),(1091,66,1,'address input','A__18'),(1092,66,2,'address input','A__16'),(1093,66,3,'address input','A__14'),(1094,66,4,'address input','A__12'),(1095,66,5,'address input','A__7'),(1096,66,6,'address input','A__6'),(1097,66,7,'address input','A__5'),(1098,66,8,'address input','A__4'),(1099,66,9,'address input','A__3'),(1100,66,10,'address input','A__2'),(1101,66,11,'address input','A__1'),(1102,66,12,'address input','A__0'),(1103,66,13,'data input/output','I/O__0'),(1104,66,14,'data input/output','I/O__1'),(1105,66,15,'data input/output','I/O__2'),(1106,66,16,'ground','GND'),(1107,66,17,'data input/output','I/O__3'),(1108,66,18,'data input/output','I/O__4'),(1109,66,19,'data input/output','I/O__5'),(1110,66,20,'data input/output','I/O__6'),(1111,66,21,'data input/output','I/O__7'),(1112,66,22,'chip select (active low)','~CS'),(1113,66,23,'address input','A__10'),(1114,66,24,'output enable (active low)','~OE'),(1115,66,25,'address input','A__11'),(1116,66,26,'address input','A__9'),(1117,66,27,'address input','A__8'),(1118,66,28,'address input','A__13'),(1119,66,29,'write enable (active low)','~WE'),(1120,66,30,'address input','A__17'),(1121,66,31,'address input','A__15'),(1122,66,32,'supply voltage','Vcc'),(1123,248,1,'Clear','Clear'),(1124,248,2,'Strobe','Strobe'),(1125,248,3,'Data in','IN__1'),(1126,248,4,'Data in','IN__2'),(1127,248,5,'Data in','IN__3'),(1128,248,6,'Data In','IN__4'),(1129,248,7,'Ground','GND'),(1130,248,8,'Common high voltage in','Common'),(1131,248,9,'Out high voltage','OUT__4'),(1132,248,10,'Out high voltage','OUT__3'),(1133,248,11,'Out high voltage','OUT__2'),(1134,248,12,'Out high voltage','OUT__1'),(1135,248,13,'Supply voltage','V__DD'),(1136,248,14,'Output Enable','~OE'),(1137,67,1,'output enable (active high)','1OE'),(1138,67,2,'data input','1A'),(1139,67,3,'data output','1Y'),(1140,67,4,'output enable (active high)','2OE'),(1141,67,5,'data input','2A'),(1142,67,6,'data output','2Y'),(1143,67,7,'ground','GND'),(1144,67,8,'data output','3Y'),(1145,67,9,'data input','3A'),(1146,67,10,'output enable (active high)','3OE'),(1147,67,11,'data output','4Y'),(1148,67,12,'data input','4A'),(1149,67,13,'output enable (active high)','4OE'),(1150,67,14,'supply voltage','Vcc'),(1151,68,1,'VRAM row address strobe','~RAS'),(1152,68,2,'VRAM column address strobe','~CAS'),(1153,68,3,'VRAM address/data bus (least significant bit)','AD7'),(1154,68,4,'VRAM address/data bus','AD6'),(1155,68,5,'VRAM address/data bus','AD5'),(1156,68,6,'VRAM address/data bus','AD4'),(1157,68,7,'VRAM address/data bus','AD3'),(1158,68,8,'VRAM address/data bus','AD2'),(1159,68,9,'VRAM address/data bus','AD1'),(1160,68,10,'VRAM address/data bus (most significant bit)','AD0'),(1161,68,11,'VRAM write strobe','R/~W'),(1162,68,12,'ground','GND'),(1163,68,13,'CPU interface mode select (usu. a CPU address line)','MODE'),(1164,68,14,'CPU-VDP write strobe','~CSW'),(1165,68,15,'CPU-VDP read strobe','~CSR'),(1166,68,16,'CPU interrupt output','~INT'),(1167,68,17,'CPU data bus (least significant bit)','CD7'),(1168,68,18,'CPU data bus','CD6'),(1169,68,19,'CPU data bus','CD5'),(1170,68,20,'CPU data bus','CD4'),(1171,68,21,'CPU data bus','CD3'),(1172,68,22,'CPU data bus','CD2'),(1173,68,23,'CPU data bus','CD1'),(1174,68,24,'CPU data bus (most significant bit)','CD0'),(1175,68,25,'VRAM read data bus (least significant bit)','RD7'),(1176,68,26,'VRAM read data bus','RD6'),(1177,68,27,'VRAM read data bus','RD5'),(1178,68,28,'VRAM read data bus','RD4'),(1179,68,29,'VRAM read data bus','RD3'),(1180,68,30,'VRAM read data bus','RD2'),(1181,68,31,'VRAM read data bus','RD1'),(1182,68,32,'VRAM read data bus (most significant bit)','RD0'),(1183,68,33,'supply voltage','Vcc'),(1184,68,34,'reset (active low; when above +9V, sync input for ext. video)','~RESET~/SYNC'),(1185,68,35,'B-Y color difference output','B-Y'),(1186,68,36,'luminance/sync output','Y'),(1187,68,37,'VDP output clock; XTAL/24','GROMCLK'),(1188,68,38,'R-Y color difference output','R-Y'),(1189,68,39,'crystal input','XTAL1'),(1190,68,40,'crystal input','XTAL2'),(1191,69,1,'data input','1A'),(1192,69,2,'data input','1B'),(1193,69,3,'no connection','NC'),(1194,69,4,'data input','1C'),(1195,69,5,'data input','1D'),(1196,69,6,'data output','1Y'),(1197,69,7,'ground','GND'),(1198,69,8,'data output','2Y'),(1199,69,9,'data input','2A'),(1200,69,10,'data input','2B'),(1201,69,11,'no connection','NC'),(1202,69,12,'data input','2C'),(1203,69,13,'data input','2D'),(1204,69,14,'supply voltage','Vcc'),(1205,70,1,'output 1','1OUT'),(1206,70,2,'inverting input 1','1IN-'),(1207,70,3,'non-inverting input 1','1IN+'),(1208,70,4,'negative supply voltage','Vss'),(1209,70,5,'non-inverting input 2','2IN+'),(1210,70,6,'inverting input 2','2IN-'),(1211,70,7,'output 2','2OUT'),(1212,70,8,'positive supply voltage','Vcc'),(1213,71,1,'A to B clock input (low-to-high, edge-triggered)','CP__AB'),(1214,71,2,'select A to B source input','S__AB'),(1215,71,3,'direction control input','DIR'),(1216,71,4,'A data input/output','A__0'),(1217,71,5,'A data input/output','A__1'),(1218,71,6,'A data input/output','A__2'),(1219,71,7,'A data input/output','A__3'),(1220,71,8,'A data input/output','A__4'),(1221,71,9,'A data input/output','A__5'),(1222,71,10,'A data input/output','A__6'),(1223,71,11,'A data input/output','A__7'),(1224,71,12,'ground','GND'),(1225,71,13,'B data input/output','B__7'),(1226,71,14,'B data input/output','B__6'),(1227,71,15,'B data input/output','B__5'),(1228,71,16,'B data input/output','B__4'),(1229,71,17,'B data input/output','B__3'),(1230,71,18,'B data input/output','B__2'),(1231,71,19,'B data input/output','B__1'),(1232,71,20,'B data input/output','B__0'),(1233,71,21,'output enable (active low)','~OE'),(1234,71,22,'select B to A source input','S__BA'),(1235,71,23,'B to A clock input (low-to-high, edge-triggered)','CP__BA'),(1236,71,24,'supply voltage','Vcc'),(1237,72,1,'output enable (active low)','~OE~__1'),(1238,72,2,'data input','1A'),(1239,72,3,'bus output','1Y'),(1240,72,4,'data input','2A'),(1241,72,5,'bus output','2Y'),(1242,72,6,'data input','3A'),(1243,72,7,'bus output','3Y'),(1244,72,8,'ground','GND'),(1245,72,9,'bus output','4Y'),(1246,72,10,'data input','4A'),(1247,72,11,'bus output','5Y'),(1248,72,12,'data input','5A'),(1249,72,13,'bus output','6Y'),(1250,72,14,'data input','6A'),(1251,72,15,'output enable (active low)','~OE~__2'),(1252,72,16,'supply voltage','Vcc'),(1253,73,1,'asynchronous master reset (active low)','~MR'),(1254,73,2,'flip-flop output','Q__0'),(1255,73,3,'data input','D__0'),(1256,73,4,'data input','D__1'),(1257,73,5,'flip-flop output','Q__1'),(1258,73,6,'data input','D__2'),(1259,73,7,'flip-flop output','Q__2'),(1260,73,8,'ground','GND'),(1261,73,9,'clock input (low-to-high, edge-triggered)','CP'),(1262,73,10,'flip-flop output','Q__3'),(1263,73,11,'data input','D__3'),(1264,73,12,'flip-flop output','Q__4'),(1265,73,13,'data input','D__4'),(1266,73,14,'data input','D__5'),(1267,73,15,'flip-flop output','Q__5'),(1268,73,16,'supply voltage','Vcc'),(1269,74,1,'synchronous master reset (active low)','~MR'),(1270,74,2,'clock input (low-to-high, edge-triggered)','CP'),(1271,74,3,'data input','D__0'),(1272,74,4,'data input','D__1'),(1273,74,5,'data input','D__2'),(1274,74,6,'data input','D__3'),(1275,74,7,'count enable input','CEP'),(1276,74,8,'ground','GND'),(1277,74,9,'parallel load enable input (active low)','~PE'),(1278,74,10,'count enable carry output','CET'),(1279,74,11,'counter output','Q__3'),(1280,74,12,'counter output','Q__2'),(1281,74,13,'counter output','Q__1'),(1282,74,14,'counter output','Q__0'),(1283,74,15,'terminal count output','TC'),(1284,74,16,'supply voltage','Vcc'),(1285,75,1,'phase comparator pulse output','PCP__OUT'),(1286,75,2,'phase comparator 1 output','PC1__OUT'),(1287,75,3,'comparator input','COMP__IN'),(1288,75,4,'VCO output','VCO__OUT'),(1289,75,5,'inhibit','INH'),(1290,75,6,'capacitor C1 connection A','C1__A'),(1291,75,7,'capacitor C1 Connection B','C1__B'),(1292,75,8,'ground','GND'),(1293,75,9,'VCO input','VCO__IN'),(1294,75,10,'source-follower output','SF__OUT'),(1295,75,11,'resistor R1 connection','R__1'),(1296,75,12,'resistor R2 connection','R__2'),(1297,75,13,'phase comparator 2 output','PC2__OUT'),(1298,75,14,'signal input','SIGN__IN'),(1299,75,15,'zener diode input for regulated supply','ZENER'),(1300,75,16,'supply voltage','Vcc'),(1301,76,1,'output','Y4'),(1302,76,2,'output','Y2'),(1303,76,3,'output','Y0'),(1304,76,4,'output','Y7'),(1305,76,5,'output','Y9'),(1306,76,6,'output','Y5'),(1307,76,7,'output','Y6'),(1308,76,8,'ground','GND'),(1309,76,9,'output','Y8'),(1310,76,10,'BCD input','A0'),(1311,76,11,'BCD input','A3'),(1312,76,12,'BCD input','A2'),(1313,76,13,'BCD input','A1'),(1314,76,14,'output','Y1'),(1315,76,15,'output','Y3'),(1316,76,16,'supply voltage','Vcc'),(1317,77,1,'discharge (timer 1)','DIS 1'),(1318,77,2,'threshold (timer 1)','THR 1'),(1319,77,3,'control voltage (timer 1)','CV 1'),(1320,77,4,'reset (active low, timer 1)','~RESET~ 1'),(1321,77,5,'output (timer 1)','OUT 1'),(1322,77,6,'trigger (timer 1)','TRIG 1'),(1323,77,7,'ground','GND'),(1324,77,8,'trigger (timer 2)','TRIG 2'),(1325,77,9,'output (timer 2)','OUT 2'),(1326,77,10,'reset (active low, timer 2)','~RESET~ 2'),(1327,77,11,'control voltage (timer 2)','CV 2'),(1328,77,12,'threshold (timer 2)','THR 2'),(1329,77,13,'discharge (timer 2)','DIS 2'),(1330,77,14,'supply voltage','Vcc'),(1331,78,1,'asynchronous reset; direct input (active low)','1~R~__D'),(1332,78,2,'synchronous input','1J'),(1333,78,3,'synchronous input','1~K'),(1334,78,4,'clock input (low-to-high, edge-triggered)','1CP'),(1335,78,5,'asynchronous set; direct input (active low)','1~S~__D'),(1336,78,6,'true output','1Q'),(1337,78,7,'complement output','1~Q'),(1338,78,8,'ground','GND'),(1339,78,9,'complement output','2~Q'),(1340,78,10,'true output','2Q'),(1341,78,11,'asynchronous set; direct input (active low)','2~S~__D'),(1342,78,12,'clock input (low-to-high, active low)','2CP'),(1343,78,13,'synchronous input','2~K'),(1344,78,14,'synchronous input','2J'),(1345,78,15,'asynchronous reset; direct input (active low)','2~R~__D'),(1346,78,16,'supply voltage','Vcc'),(1347,79,1,'chip select/shutdown','~CS~/SHDN'),(1348,79,2,'channel 0 analog input','CH0'),(1349,79,3,'channel 1 analog input','CH1'),(1350,79,4,'ground','GND'),(1351,79,5,'serial data in','D__IN'),(1352,79,6,'serial data out','D__OUT'),(1353,79,7,'serial clock','CLK'),(1354,79,8,'+2.7V to 5.5V supply/reference voltage','V__CC/V__REF'),(1355,80,1,'data bus','D__0'),(1356,80,2,'data bus','D__1'),(1357,80,3,'data bus','D__2'),(1358,80,4,'data bus','D__3'),(1359,80,5,'data bus','D__4'),(1360,80,6,'data bus','D__5'),(1361,80,7,'data bus','D__6'),(1362,80,8,'data bus','D__7'),(1363,80,9,'receiver clock input (16x baud rate)','RCLK'),(1364,80,10,'serial input','RX'),(1365,80,11,'serial output','TX'),(1366,80,12,'chip select (active high)','CS0'),(1367,80,13,'chip select (active high)','CS1'),(1368,80,14,'chip select (active low)','~CS2'),(1369,80,15,'baud rate generator output','~BAUDOUT'),(1370,80,16,'external crystal input','XIN'),(1371,80,17,'external crystal output','XOUT'),(1372,80,18,'write enable (active low)','~WR'),(1373,80,19,'write enable (active high)','WR'),(1374,80,20,'ground','GND'),(1375,80,21,'read enable (active low)','~RD'),(1376,80,22,'read enable (active high)','RD'),(1377,80,23,'driver disable','DDIS'),(1378,80,24,'TX DMA signal','~TXRDY'),(1379,80,25,'address strobe input','~ADS'),(1380,80,26,'register select','A__2'),(1381,80,27,'register select','A__1'),(1382,80,28,'register select','A__0'),(1383,80,29,'RX DMA signal','~RXRDY'),(1384,80,30,'interrupt output (active high)','INTR'),(1385,80,31,'general purpose output','~OUT2'),(1386,80,32,'request to send (output to modem)','~RTS'),(1387,80,33,'data terminal ready (output to modem)','~DTR'),(1388,80,34,'general purpose output','~OUT1'),(1389,80,35,'master reset (active high)','MR'),(1390,80,36,'clear to send (input from modem)','~CTS'),(1391,80,37,'data set ready (input from modem)','~DSR'),(1392,80,38,'data carrier detect (input from modem)','~DCD'),(1393,80,39,'ring indicator (input from modem)','~RI'),(1394,80,40,'supply voltage','V__CC'),(1395,81,1,'gate drive for external n-channel power transistor','EXT'),(1396,81,2,'supply voltage','Vcc'),(1397,81,3,'feedback input for adjustable output (tie to GND for fixed output)','FB'),(1398,81,4,'shutdown (active high)','SHDN'),(1399,81,5,'1.5V reference output','REF'),(1400,81,6,'analog ground','AGND'),(1401,81,7,'output driver (high-current) ground','GND'),(1402,81,8,'current sense amplifier input','CS'),(1403,82,1,'parallel data output','Q1'),(1404,82,2,'parallel data output','Q2'),(1405,82,3,'parallel data output','Q3'),(1406,82,4,'parallel data output','Q4'),(1407,82,5,'parallel data output','Q5'),(1408,82,6,'parallel data output','Q6'),(1409,82,7,'parallel data output','Q7'),(1410,82,8,'ground','GND'),(1411,82,9,'serial data output','Q7S'),(1412,82,10,'shift register reset (active low)','~SHR'),(1413,82,11,'shift register clock input','SHCP'),(1414,82,12,'storage register clock input','STCP'),(1415,82,13,'storage register reset (active low)','~STR'),(1416,82,14,'serial data input','DS'),(1417,82,15,'parallel data output','Q0'),(1418,82,16,'supply voltage','Vcc'),(1419,259,1,'Program/Erase Voltage Supply','V__PP'),(1420,259,2,'No Connection','NC'),(1421,259,3,' Address Inputs','A__15'),(1422,259,4,' Address Inputs','A__12'),(1423,259,5,' Address Inputs','A__7'),(1424,259,6,' Address Inputs','A__6'),(1425,259,7,' Address Inputs','A__5'),(1426,259,8,' Address Inputs','A__4'),(1427,259,9,' Address Inputs','A__3'),(1428,259,10,' Address Inputs','A__2'),(1429,259,11,' Address Inputs','A__1'),(1430,259,12,' Address Inputs','A__0'),(1431,259,13,'Data Input/Output','I/O__0'),(1432,259,14,'Data Input/Output','I/O__1'),(1433,259,15,'Data Input/Output','I/O__2'),(1434,259,16,'Ground','V__SS'),(1435,259,17,'Data Input/Output','I/O__3'),(1436,259,18,'Data Input/Output','I/O__4'),(1437,259,19,'Data Input/Output','I/O__5'),(1438,259,20,'Data Input/Output','I/O__6'),(1439,259,21,'Data Input/Output','I/O__7'),(1440,259,22,'Chip Enable (active low)','~CE'),(1441,259,23,' Address Inputs','A__10'),(1442,259,24,'Output Enable (active low)','~OE'),(1443,259,25,' Address Inputs','A__11'),(1444,259,26,' Address Inputs','A__9'),(1445,259,27,' Address Inputs','A__8'),(1446,259,28,' Address Inputs','A__13'),(1447,259,29,' Address Inputs','A__14'),(1448,259,30,'No Connection','NC'),(1449,259,31,'Write Enable (active low)','~WE'),(1450,259,32,'Voltage Supply','V__CC'),(1451,83,1,'ground','GND'),(1452,83,2,'serial data in','DATA'),(1453,83,3,'clock input (low-to-high triggered)','CLOCK'),(1454,83,4,'data strobe input (active high)','LATCH'),(1455,83,5,'current-sinking output','OUT0'),(1456,83,6,'current-sinking output','OUT1'),(1457,83,7,'current-sinking output','OUT2'),(1458,83,8,'current-sinking output','OUT3'),(1459,83,9,'current-sinking output','OUT4'),(1460,83,10,'current-sinking output','OUT5'),(1461,83,11,'current-sinking output','OUT6'),(1462,83,12,'current-sinking output','OUT7'),(1463,83,13,'output enable (active low)','~OE'),(1464,83,14,'serial data out, for cascading','DATA OUT'),(1465,83,15,'external resistor to ground (sets output current)','REXT'),(1466,83,16,'supply voltage','Vcc'),(1467,251,1,'Output comp low, true high','C'),(1468,251,2,'Data In','A__1'),(1469,251,3,'Data Out','Y__1'),(1470,251,4,'No Connection','NC'),(1471,251,5,'Data In','A__2'),(1472,251,6,'Data Out','Y__2'),(1473,251,7,'Ground','GND'),(1474,251,8,'Latch data low, invert C high','B'),(1475,251,9,'Data Out','Y__3'),(1476,251,10,'Data In','A__3'),(1477,251,11,'No Connection','NC'),(1478,251,12,'Data Out','Y__4'),(1479,251,13,'Data In','A__4'),(1480,251,14,'Supply Voltage','V__CC'),(1481,84,1,'base 1','1B'),(1482,84,2,'base 2','2B'),(1483,84,3,'base 3','3B'),(1484,84,4,'base 4','4B'),(1485,84,5,'base 5','5B'),(1486,84,6,'base 6','6B'),(1487,84,7,'base 7','7B'),(1488,84,8,'common emitter (ground)','E'),(1489,84,9,'common','COM'),(1490,84,10,'collector 7','7C'),(1491,84,11,'collector 6','6C'),(1492,84,12,'collector 5','5C'),(1493,84,13,'collector 4','4C'),(1494,84,14,'collector 3','3C'),(1495,84,15,'collector 2','2C'),(1496,84,16,'collector 1','1C'),(1497,85,1,'independent input/output','Y__1B'),(1498,85,2,'independent input/output','Y__0B'),(1499,85,3,'independent input/output','Y__1C'),(1500,85,4,'common input/output','Z__C'),(1501,85,5,'independent input/output','Y__0C'),(1502,85,6,'enable input (active low)','~E'),(1503,85,7,'switch negative supply voltage','V__EE'),(1504,85,8,'ground','GND'),(1505,85,9,'select input','S__C'),(1506,85,10,'select input','S__B'),(1507,85,11,'select input','S__A'),(1508,85,12,'independent input/output','Y__0A'),(1509,85,13,'independent input/output','Y__1A'),(1510,85,14,'common input/output','Z__A'),(1511,85,15,'common input/output','Z__B'),(1512,85,16,'supply voltage','V__CC'),(1513,245,1,'Switch In/Out','Y1'),(1514,245,2,'Switch In/Out','Y0'),(1515,245,3,'Switch In/Out','Z1'),(1516,245,4,'Common Out/In','Z'),(1517,245,5,'Switch In/Out','Z0'),(1518,245,6,'Inhibit (active high)','INH'),(1519,245,7,'Negative Supply Voltage','V__EE'),(1520,245,8,'Ground','V__SS'),(1521,245,9,'Control Input','C'),(1522,245,10,'Control Input','B'),(1523,245,11,'Control Input','A'),(1524,245,12,'Switch In/Out','X0'),(1525,245,13,'Switch In/Out','X1'),(1526,245,14,'Common Out/In','X'),(1527,245,15,'Common Out/In','Y'),(1528,245,16,'DC Supply Voltage','V__DD'),(1529,86,1,'data input','1A'),(1530,86,2,'data input','1B'),(1531,86,3,'data output','1Y'),(1532,86,4,'data output','2Y'),(1533,86,5,'data input','2A'),(1534,86,6,'data input','2B'),(1535,86,7,'ground','GND'),(1536,86,8,'data input','3A'),(1537,86,9,'data input','3B'),(1538,86,10,'data output','3Y'),(1539,86,11,'data output','4Y'),(1540,86,12,'data input','4A'),(1541,86,13,'data input','4B'),(1542,86,14,'supply voltage','Vcc'),(1543,87,1,'analog input 3','IN3'),(1544,87,2,'analog input 4','IN4'),(1545,87,3,'analog input 5','IN5'),(1546,87,4,'analog input 6','IN6'),(1547,87,5,'analog input 7','IN7'),(1548,87,6,'start conversion (active high)','START'),(1549,87,7,'end of conversion (active high)','EOC'),(1550,87,8,'data bus','D3'),(1551,87,9,'data output enable','OUTPUT ENABLE'),(1552,87,10,'clock input','CLOCK'),(1553,87,11,'supply voltage','V__CC'),(1554,87,12,'positive voltage reference','V__REF(+)'),(1555,87,13,'ground','GND'),(1556,87,14,'data bus','D1'),(1557,87,15,'data bus','D2'),(1558,87,16,'negative voltage reference','V__REF(-)'),(1559,87,17,'data bus (LSB)','D0'),(1560,87,18,'data bus','D4'),(1561,87,19,'data bus','D5'),(1562,87,20,'data bus','D6'),(1563,87,21,'data bus (MSB)','D7'),(1564,87,22,'address latch enable (positive-edge trigger)','ALE'),(1565,87,23,'channel select (MSB)','A2'),(1566,87,24,'channel select','A1'),(1567,87,25,'channel select (LSB)','A0'),(1568,87,26,'analog channel 0','IN0'),(1569,87,27,'analog channel 1','IN1'),(1570,87,28,'analog channel 2','IN2'),(1571,88,1,'output enable (active low)','~OE~__1'),(1572,88,2,'data input','1A'),(1573,88,3,'bus output','1Y'),(1574,88,4,'data input','2A'),(1575,88,5,'bus output','2Y'),(1576,88,6,'data input','3A'),(1577,88,7,'bus output','3Y'),(1578,88,8,'ground','GND'),(1579,88,9,'bus output','4Y'),(1580,88,10,'data input','4A'),(1581,88,11,'bus output','5Y'),(1582,88,12,'data input','5A'),(1583,88,13,'bus output','6Y'),(1584,88,14,'data input','6A'),(1585,88,15,'output enable (active low)','~OE~__2'),(1586,88,16,'supply voltage','Vcc'),(1587,89,1,'clock input, divide-by-2 section (high-to-low, edge-triggered)','1~CP~__0'),(1588,89,2,'asynchronous master reset (active high)','1MR'),(1589,89,3,'flip-flop output','1Q__0'),(1590,89,4,'clock input, divide-by-5 section (high-to-low, edge-triggered)','1~CP~__1'),(1591,89,5,'flip-flop output','1Q__1'),(1592,89,6,'flip-flop output','1Q__2'),(1593,89,7,'flip-flop output','1Q__3'),(1594,89,8,'ground','GND'),(1595,89,9,'flip-flop output','2Q__3'),(1596,89,10,'flip-flop output','2Q__2'),(1597,89,11,'flip-flop output','2Q__1'),(1598,89,12,'clock input, divide-by-5 section (high-to-low, edge-triggered)','2~CP~__1'),(1599,89,13,'flip-flop output','2Q__0'),(1600,89,14,'asynchronous master reset (active high)','2MR'),(1601,89,15,'clock input, divide-by-2 section (high-to-low, edge-triggered)','2~CP~__0'),(1602,89,16,'supply voltage','Vcc'),(1603,90,1,'port B','(XCK0/T0) PB0'),(1604,90,2,'port B','(T1) PB1'),(1605,90,3,'external interrupt 2; port B','(INT2/AIN0) PB2'),(1606,90,4,'port B','(OC0/AIN1) PB3'),(1607,90,5,'SPI slave select; port B','(~SS~) PB4'),(1608,90,6,'SPI master output/slave input; port B','(MOSI) PB5'),(1609,90,7,'SPI master input/slave output; port B','(MISO) PB6'),(1610,90,8,'SPI master clock; port B','(SCK) PB7'),(1611,90,9,'reset (active low)','~RESET'),(1612,90,10,'supply voltage','Vcc'),(1613,90,11,'ground','GND'),(1614,90,12,'clock oscillator pin 2','XTAL2'),(1615,90,13,'clock oscillator pin 1','XTAL1'),(1616,90,14,'UART receive; port D','(RXD) PD0'),(1617,90,15,'UART transmit; port D','(TXD) PD1'),(1618,90,16,'external interrupt 0; port D','(INT0) PD2'),(1619,90,17,'external interrupt 1; port D','(INT1) PD3'),(1620,90,18,'port D','(OC1B) PD4'),(1621,90,19,'port D','(OC1A) PD5'),(1622,90,20,'port D','(ICP1) PD6'),(1623,90,21,'port D','PD7 (OC2)'),(1624,90,22,'2-wire clock line; port C','PC0 (SCL)'),(1625,90,23,'2-wire data line; port C','PC1 (SDA)'),(1626,90,24,'JTAG test clock; port C','PC2 (TCK)'),(1627,90,25,'JTAG test mode select; port C','PC3 (TMS)'),(1628,90,26,'JTAG test data output; port C','PC4 (TDO)'),(1629,90,27,'JTAG test data input; port C','PC5 (TDI)'),(1630,90,28,'timer oscillator pin 1; port C','PC6 (TOSC1)'),(1631,90,29,'timer oscillator pin 2; port C','PC7 (TOSC2)'),(1632,90,30,'A/D converter supply voltage','AVcc'),(1633,90,31,'ground','GND'),(1634,90,32,'analog reference for A/D converter','AREF'),(1635,90,33,'port A','PA7 (ADC7)'),(1636,90,34,'port A','PA6 (ADC6)'),(1637,90,35,'port A','PA5 (ADC5)'),(1638,90,36,'port A','PA4 (ADC4)'),(1639,90,37,'port A','PA3 (ADC3)'),(1640,90,38,'port A','PA2 (ADC2)'),(1641,90,39,'port A','PA1 (ADC1)'),(1642,90,40,'port A','PA0 (ADC0)'),(1643,91,1,'clock input (high-to-low edge-triggered)','~CP'),(1644,91,2,'master reset','MR'),(1645,91,3,'buffered parallel output','Q6'),(1646,91,4,'buffered parallel output','Q5'),(1647,91,5,'buffered parallel output','Q4'),(1648,91,6,'buffered parallel output','Q3'),(1649,91,7,'ground','GND'),(1650,91,8,'no connection','NC'),(1651,91,9,'buffered parallel output','Q2'),(1652,91,10,'no connection','NC'),(1653,91,11,'buffered parallel output','Q1'),(1654,91,12,'buffered parallel output','Q0'),(1655,91,13,'no connection','NC'),(1656,91,14,'supply voltage','Vcc'),(1657,92,1,'common data select input','S'),(1658,92,2,'data input from source 0','1I__0'),(1659,92,3,'data input from source 1','1I__1'),(1660,92,4,'multiplexer output','1~Y'),(1661,92,5,'data input from source 0','2I__0'),(1662,92,6,'data input from source 1','2I__1'),(1663,92,7,'multiplexer output','2~Y'),(1664,92,8,'ground','GND'),(1665,92,9,'multiplexer output','3~Y'),(1666,92,10,'data input from source 1','3I__1'),(1667,92,11,'data input from source 0','3I__0'),(1668,92,12,'multiplexer output','4~Y'),(1669,92,13,'data input from source 1','4I__1'),(1670,92,14,'data input from source 0','4I__0'),(1671,92,15,'enable input (active low; outputs in high-impedance off state when high)','~OE'),(1672,92,16,'supply voltage','Vcc'),(1673,93,1,'clock input (high-to-low, edge-triggered)','1~CP'),(1674,93,2,'asynchronous master reset (active high)','1MR'),(1675,93,3,'flip-flop output','1Q0'),(1676,93,4,'flip-flop output','1Q1'),(1677,93,5,'flip-flop output','1Q2'),(1678,93,6,'flip-flop output','1Q3'),(1679,93,7,'ground','GND'),(1680,93,8,'flip-flop output','2Q3'),(1681,93,9,'flip-flop output','2Q2'),(1682,93,10,'flip-flop output','2Q1'),(1683,93,11,'flip-flop output','2Q0'),(1684,93,12,'asynchronous master reset (active high)','2MR'),(1685,93,13,'clock input (high-to-low, edge-triggered)','2~CP'),(1686,93,14,'supply voltage','Vcc'),(1687,94,1,'output enable (active low)','~OE'),(1688,94,2,'data input','D__0'),(1689,94,3,'data input','D__1'),(1690,94,4,'data input','D__2'),(1691,94,5,'data input','D__3'),(1692,94,6,'data input','D__4'),(1693,94,7,'data input','D__5'),(1694,94,8,'data input','D__6'),(1695,94,9,'data input','D__7'),(1696,94,10,'ground','GND'),(1697,94,11,'clock input (low-to-high, edge-triggered)','CP'),(1698,94,12,'flip-flop output','Q__7'),(1699,94,13,'flip-flop output','Q__6'),(1700,94,14,'flip-flop output','Q__5'),(1701,94,15,'flip-flop output','Q__4'),(1702,94,16,'flip-flop output','Q__3'),(1703,94,17,'flip-flop output','Q__2'),(1704,94,18,'flip-flop output','Q__1'),(1705,94,19,'flip-flop output','Q__0'),(1706,94,20,'supply voltage','Vcc'),(1707,95,1,'external capacitor connection (connect to capacitor and ground)','1CEXT'),(1708,95,2,'external capacitor/resistor connection','1REXT/CEXT'),(1709,95,3,'clear direct input (active low)','1~CD'),(1710,95,4,'input (low-to-high triggered)','1B'),(1711,95,5,'input (high-to-low triggered)','1~A'),(1712,95,6,'output','1Q'),(1713,95,7,'complementary output','1~Q'),(1714,95,8,'ground','GND'),(1715,95,9,'complementary output','2~Q'),(1716,95,10,'output','2Q'),(1717,95,11,'input (high-to-low triggered)','2~A'),(1718,95,12,'input (low-to-high triggered)','2B'),(1719,95,13,'clear direct input (active low)','2~CD'),(1720,95,14,'external capacitor/resistor connection','2REXT/CEXT'),(1721,95,15,'external capacitor connection (connect to capacitor and ground)','2CEXT'),(1722,95,16,'supply voltage','Vcc'),(1723,96,1,'multiplexer input','I__3'),(1724,96,2,'multiplexer input','I__2'),(1725,96,3,'multiplexer input','I__1'),(1726,96,4,'multiplexer input','I__0'),(1727,96,5,'multiplexer output','Y'),(1728,96,6,'complementary multiplexer output','~Y'),(1729,96,7,'enable input (active low; outputs in high-impedance off state when high)','~OE'),(1730,96,8,'ground','GND'),(1731,96,9,'select input','S__2'),(1732,96,10,'select input','S__1'),(1733,96,11,'select input','S__0'),(1734,96,12,'multiplexer input','I__7'),(1735,96,13,'multiplexer input','I__6'),(1736,96,14,'multiplexer input','I__5'),(1737,96,15,'multiplexer input','I__4'),(1738,96,16,'supply voltage','Vcc'),(1739,97,1,'data input 0','A0'),(1740,97,2,'data input 1','A1'),(1741,97,3,'data input 2','A2'),(1742,97,4,'latch enable input (active low)','~LE'),(1743,97,5,'data enable input 1 (active low)','~E~1'),(1744,97,6,'data enable input 2 (active high)','E2'),(1745,97,7,'output 7','Y7'),(1746,97,8,'ground','GND'),(1747,97,9,'output 6','Y6'),(1748,97,10,'output 5','Y5'),(1749,97,11,'output 4','Y4'),(1750,97,12,'output 3','Y3'),(1751,97,13,'output 2','Y2'),(1752,97,14,'output 1','Y1'),(1753,97,15,'output 0','Y0'),(1754,97,16,'supply voltage','Vcc'),(1755,98,1,'output enable input (active low)','~OE~__1'),(1756,98,2,'output enable input (active low)','~OE~__2'),(1757,98,3,'3-state flip-flop output','Q__0'),(1758,98,4,'3-state flip-flop output','Q__1'),(1759,98,5,'3-state flip-flop output','Q__2'),(1760,98,6,'3-state flip-flop output','Q__3'),(1761,98,7,'clock input (low-to-high, edge-triggered)','CP'),(1762,98,8,'ground','GND'),(1763,98,9,'data enable input (active low)','~E~__1'),(1764,98,10,'data enable input (active low)','~E~__2'),(1765,98,11,'data input','D__3'),(1766,98,12,'data input','D__2'),(1767,98,13,'data input','D__1'),(1768,98,14,'data input','D__0'),(1769,98,15,'asynchronous master reset (active high)','MR'),(1770,98,16,'supply voltage','Vcc'),(1771,99,1,'output enable (active low)','~OE'),(1772,99,2,'latch output','Q0'),(1773,99,3,'data input','D0'),(1774,99,4,'data input','D1'),(1775,99,5,'latch output','Q1'),(1776,99,6,'latch output','Q2'),(1777,99,7,'data input','D2'),(1778,99,8,'data input','D3'),(1779,99,9,'latch output','Q3'),(1780,99,10,'ground','GND'),(1781,99,11,'latch enable (active high)','LE'),(1782,99,12,'latch output','Q4'),(1783,99,13,'data input','D4'),(1784,99,14,'data input','D5'),(1785,99,15,'latch output','Q5'),(1786,99,16,'latch output','Q6'),(1787,99,17,'data input','D6'),(1788,99,18,'data input','D7'),(1789,99,19,'latch output','Q7'),(1790,99,20,'supply voltage','Vcc'),(1791,100,1,'enable input 1 (active low)','1~OE'),(1792,100,2,'common data select input','S__1'),(1793,100,3,'data input from source 1','1I__3'),(1794,100,4,'data input from source 1','1I__2'),(1795,100,5,'data input from source 1','1I__1'),(1796,100,6,'data input from source 1','1I__0'),(1797,100,7,'multiplexer output from source 1','1Y'),(1798,100,8,'ground','GND'),(1799,100,9,'multiplexer output from source 2','2Y'),(1800,100,10,'data input from source 2','2I__0'),(1801,100,11,'data input from source 2','2I__1'),(1802,100,12,'data input from source 2','2I__2'),(1803,100,13,'data input from source 2','2I__3'),(1804,100,14,'common data select input','S__0'),(1805,100,15,'enable input 2 (active low)','2~OE'),(1806,100,16,'supply voltage','Vcc'),(1807,101,1,'parallel data input','D__1'),(1808,101,2,'parallel data input','D__2'),(1809,101,3,'parallel data input','D__3'),(1810,101,4,'parallel data input','D__4'),(1811,101,5,'parallel data input','D__5'),(1812,101,6,'parallel data input','D__6'),(1813,101,7,'parallel data input','D__7'),(1814,101,8,'ground','GND'),(1815,101,9,'serial data output','Q'),(1816,101,10,'asynchronous master reset (active low)','~MR'),(1817,101,11,'shift clock input (low-to-high, edge-triggered)','SH__CP'),(1818,101,12,'storage clock input (low-to-high, edge-triggered)','ST__CP'),(1819,101,13,'parallel load input (active low)','~PL'),(1820,101,14,'serial data input','D__S'),(1821,101,15,'parallel data input','D__0'),(1822,101,16,'supply voltage','Vcc'),(1823,102,1,'parallel load (active high)','PL'),(1824,102,2,'count output','Q3'),(1825,102,3,'parallel input','D3'),(1826,102,4,'parallel input','D0'),(1827,102,5,'count enable (active low)','~CE'),(1828,102,6,'count output','Q0'),(1829,102,7,'terminal count output (active low)','~TC'),(1830,102,8,'ground','GND'),(1831,102,9,'master reset (active high)','MR'),(1832,102,10,'up/down count control','UP/~DN'),(1833,102,11,'count output','Q1'),(1834,102,12,'parallel input','D1'),(1835,102,13,'parallel input','D2'),(1836,102,14,'count output','Q2'),(1837,102,15,'clock input (low-to-high edge-triggered)','CP'),(1838,102,16,'supply voltage','Vcc'),(1839,103,1,'data input','2A'),(1840,103,2,'data input','2B'),(1841,103,3,'data input','1A'),(1842,103,4,'data input','1B'),(1843,103,5,'data input','1C'),(1844,103,6,'data output','1Y'),(1845,103,7,'ground','GND'),(1846,103,8,'data input','2C'),(1847,103,9,'data output','2Y'),(1848,103,10,'data output','3Y'),(1849,103,11,'data input','3A'),(1850,103,12,'data input','3B'),(1851,103,13,'data input','3C'),(1852,103,14,'supply voltage','Vcc'),(1853,104,1,'switch 1 input','IN 1'),(1854,104,2,'switch 1 output','OUT 1'),(1855,104,3,'switch 2 output','OUT 2'),(1856,104,4,'switch 2 input','IN 2'),(1857,104,5,'switch 2 control','CONTROL 2'),(1858,104,6,'switch 3 control','CONTROL 3'),(1859,104,7,'ground/negative supply voltage','V__SS'),(1860,104,8,'switch 3 input','IN 3'),(1861,104,9,'switch 3 output','OUT 3'),(1862,104,10,'switch 4 output','OUT 4'),(1863,104,11,'switch 4 input','IN 4'),(1864,104,12,'switch 4 control','CONTROL 4'),(1865,104,13,'switch 1 control','CONTROL 1'),(1866,104,14,'positive supply voltage','V__DD'),(1867,105,1,'output','Q11'),(1868,105,2,'output','Q5'),(1869,105,3,'output','Q4'),(1870,105,4,'output','Q6'),(1871,105,5,'output','Q3'),(1872,105,6,'output','Q2'),(1873,105,7,'output','Q1'),(1874,105,8,'ground','GND'),(1875,105,9,'output','Q0'),(1876,105,10,'clock input (high-to-low edge-triggered)','~CP'),(1877,105,11,'master reset (active high)','MR'),(1878,105,12,'output','Q8'),(1879,105,13,'output','Q7'),(1880,105,14,'output','Q9'),(1881,105,15,'output','Q10'),(1882,105,16,'supply voltage','Vcc'),(1883,106,1,'word B input','B__2'),(1884,106,2,'word A input','A__2'),(1885,106,3,'A = B output','Q__A=B'),(1886,106,4,'A &gt; B expansion input','I__A&gt;B'),(1887,106,5,'A &lt; B expansion input','I__A&lt;B'),(1888,106,6,'A = B expansion input','I__A=B'),(1889,106,7,'word A input','A__1'),(1890,106,8,'ground','GND'),(1891,106,9,'word B input','B__1'),(1892,106,10,'word A input','A__0'),(1893,106,11,'word B input','B__0'),(1894,106,12,'A &lt; B output','Q__A&lt;B'),(1895,106,13,'A &gt; B output','Q__A&gt;B'),(1896,106,14,'word B input','B__3'),(1897,106,15,'word A input','A__3'),(1898,106,16,'supply voltage','Vcc'),(1899,107,1,'parallel load','PL'),(1900,107,2,'buffered parallel output','Q3'),(1901,107,3,'parallel data input','P3'),(1902,107,4,'parallel data input','P0'),(1903,107,5,'count enable (active low)','~CE'),(1904,107,6,'buffered parallel output','Q0'),(1905,107,7,'terminal count output (active low)','~TC'),(1906,107,8,'ground','GND'),(1907,107,9,'binary/decade control input','BIN/~DEC'),(1908,107,10,'up/down control input','UP/~DN'),(1909,107,11,'buffered parallel output','Q1'),(1910,107,12,'parallel data input','P1'),(1911,107,13,'parallel data input','P2'),(1912,107,14,'buffered parallel output','Q2'),(1913,107,15,'clock input (low-to-high edge-triggered)','CP'),(1914,107,16,'supply voltage','Vcc'),(1915,108,1,'external capacitor connection (connect to capacitor and ground)','1CEXT'),(1916,108,2,'external capacitor/resistor connection','1REXT/CEXT'),(1917,108,3,'clear direct input (active low)','1~CD'),(1918,108,4,'input (low-to-high triggered)','1B'),(1919,108,5,'input (high-to-low triggered)','1~A'),(1920,108,6,'output','1Q'),(1921,108,7,'complementary output','1~Q'),(1922,108,8,'ground','GND'),(1923,108,9,'complementary output','2~Q'),(1924,108,10,'output','2Q'),(1925,108,11,'input (high-to-low triggered)','2~A'),(1926,108,12,'input (low-to-high triggered)','2B'),(1927,108,13,'clear direct input (active low)','2~CD'),(1928,108,14,'external capacitor/resistor connection','2REXT/CEXT'),(1929,108,15,'external capacitor connection (connect to capacitor and ground)','2CEXT'),(1930,108,16,'supply voltage','Vcc'),(1931,109,1,'output 1','1OUT'),(1932,109,2,'inverting input 1','1IN-'),(1933,109,3,'non-inverting input 1','1IN+'),(1934,109,4,'ground','GND'),(1935,109,5,'non-inverting input 2','2IN+'),(1936,109,6,'inverting input 1','2IN-'),(1937,109,7,'output 2','2OUT'),(1938,109,8,'supply voltage','Vcc'),(1939,110,1,'Positive supply for logic and I/O pins','VCC'),(1940,110,2,'Digital I/O, Oscillator crystal input or external clock input, External clock source input.','RA5/OSC1/CLKIN'),(1941,110,3,'Digital I/O, ADC channel 3, Oscillator crystal output., In RC mode, OSC2 pin outputs CLKOUT','RA4/AN3/OSC2/CLKOUT'),(1942,110,4,'Digital input, Active-low Master Clear with internal pull-up, High voltage programming input','RA3/~MCLR~/VPP'),(1943,110,5,'Digital I/O, Capture 1 input/Compare 1 output/PWM 1 output, Enhanced CCP1 PWM output, Timer0 external clock input','RC5/CCP1/P1A/T0CKI'),(1944,110,6,'Digital I/O, Enhanced CCP1 PWM output, Comparator C1 and C2 output, SR Latch output','RC4/P1B/C12OUT/SRQ'),(1945,110,7,'Digital I/O, ADC channel 7, Enhanced CCP1 PWM output, Comparator C1 and C2 inverting input, Low-Voltage ICSP Programming enable pin','RC3/AN7/P1C/C12IN3-/PGM'),(1946,110,8,'Digital I/O, ADC channel 8, SPI slave select input, Timer0 and Timer3 external clock input, Timer1 oscillator input','RC6/AN8/~SS~/T13CKI/T1OSCI'),(1947,110,9,'Digital I/O, ADC channel 9, SPI data out, Timer1 oscillator output','RC7/AN9/SDO/T1OSCO'),(1948,110,10,'Digital I/O, EUSART asynchronous transmit, EUSART synchronous clock (see related RX/DT)','RB7/TX/CK'),(1949,110,11,'Digital I/O, Synchronous serial clock input/output for SPI mode, Synchronous serial clock input/output for I2C mode','RB6/SCK/SCI'),(1950,110,12,'Digital I/O, ADC channel 11, EUSART asynchronous receive, EUSART synchronous data (see related RX/TX)','RB5/AN11/RX/DT'),(1951,110,13,'Digital I/O, ADC channel 10, SPI data in, I2C data I/O','RB4/AN10/SDI/SDA'),(1952,110,14,'Digital I/O, ADC channel 6, Enhanced CCP1 PWM output, Comparator C1 and C2 inverting input, Comparator reference voltage output, External, interrupt 0','RC2/AN6/P1D/C12IN2-/CVREF/INT2'),(1953,110,15,'Digital I/O, ADC channel 5, Comparator C1 and C2 non-inverting input, External interrupt 0, Comparator reference voltage (low) input','RC1/AN5/C12IN-/INT1/VREF-'),(1954,110,16,'Digital I/O, ADC channel 4, Comparator C1 and C2 non-inverting input, External interrupt 0, Comparator reference voltage (high) input','RC0/AN4/C12IN+/INT0/VREF+'),(1955,110,17,'Positive supply for USB transceiver','VUSB'),(1956,110,18,'Digital input, USB differential minus line (input/output), ICSP programming clock pin','RA1/D-/PGC'),(1957,110,19,'Digital input, USB differential plus line (input/output), ICSP programming data pin','RA0/D+/PGD'),(1958,110,20,'Ground reference for logic and I/O pins','GND'),(1959,111,1,'independent input/output','Y4'),(1960,111,2,'independent input/output','Y6'),(1961,111,3,'common input/output','Z'),(1962,111,4,'independent input/output','Y7'),(1963,111,5,'independent input/output','Y5'),(1964,111,6,'enable input (active low)','~E'),(1965,111,7,'switch negative supply voltage','V__EE'),(1966,111,8,'ground','GND'),(1967,111,9,'address input','A2'),(1968,111,10,'address input','A1'),(1969,111,11,'address input','A0'),(1970,111,12,'independent input/output','Y3'),(1971,111,13,'independent input/output','Y0'),(1972,111,14,'independent input/output','Y1'),(1973,111,15,'independent input/output','Y2'),(1974,111,16,'supply voltage','V__CC'),(1975,112,1,'port B','(PCINT8/XCK0/T0) PB0'),(1976,112,2,'clock output; port B','(PCINT9/CLKO/T1) PB1'),(1977,112,3,'external interrupt 2; port B','(PCINT10/INT2/AIN0) PB2'),(1978,112,4,'port B','(PCINT11/OC0A/AIN1) PB3'),(1979,112,5,'SPI slave select; port B','(PCINT12/OC0B/~SS~) PB4'),(1980,112,6,'SPI master output/slave input; port B','(PCINT13/ICP3*/MOSI) PB5'),(1981,112,7,'SPI master input/slave output; port B','(PCINT14/OC3A*/MISO) PB6'),(1982,112,8,'SPI master clock; port B','(PCINT15/OC3B*/SCK) PB7'),(1983,112,9,'reset (active low)','~RESET'),(1984,112,10,'supply voltage','Vcc'),(1985,112,11,'ground','GND'),(1986,112,12,'clock oscillator pin 2','XTAL2'),(1987,112,13,'clock oscillator pin 1','XTAL1'),(1988,112,14,'port D','(PCINT24/RXD0) PD0'),(1989,112,15,'port D','(PCINT25/TXD0) PD1'),(1990,112,16,'external interrupt 0; port D','(PCINT26/RXD1/INT0) PD2'),(1991,112,17,'external interrupt 1; port D','(PCINT27/TXD1/INT1) PD3'),(1992,112,18,'port D','(PCINT28/XCK1/OC1B) PD4'),(1993,112,19,'port D','(PCINT29/OC1A) PD5'),(1994,112,20,'port D','(PCINT30/OC2B/ICP) PD6'),(1995,112,21,'port D','PD7 (OC2A/PCINT31)'),(1996,112,22,'2-wire clock line; port C','PC0 (SCL/PCINT16)'),(1997,112,23,'2-wire data line; port C','PC1 (SDA/PCINT17)'),(1998,112,24,'JTAG test clock; port C','PC2 (TCK/PCINT18)'),(1999,112,25,'JTAG test mode select; port C','PC3 (TMS/PCINT19)'),(2000,112,26,'JTAG test data output; port C','PC4 (TDO/PCINT20)'),(2001,112,27,'JTAG test data input; port C','PC5 (TDI/PCINT21)'),(2002,112,28,'timer oscillator pin 1; port C','PC6 (TOSC1/PCINT22)'),(2003,112,29,'timer oscillator pin 2; port C','PC7 (TOSC2/PCINT23)'),(2004,112,30,'A/D converter supply voltage','AVcc'),(2005,112,31,'ground','GND'),(2006,112,32,'analog reference for A/D converter','AREF'),(2007,112,33,'port A','PA7 (ADC7/PCINT7)'),(2008,112,34,'port A','PA6 (ADC6/PCINT6)'),(2009,112,35,'port A','PA5 (ADC5/PCINT5)'),(2010,112,36,'port A','PA4 (ADC4/PCINT4)'),(2011,112,37,'port A','PA3 (ADC3/PCINT3)'),(2012,112,38,'port A','PA2 (ADC2/PCINT2)'),(2013,112,39,'port A','PA1 (ADC1/PCINT1)'),(2014,112,40,'port A','PA0 (ADC0/PCINT0)'),(2015,113,1,'clock input (high-to-low, edge-triggered)','1~CP'),(2016,113,2,'synchronous input','1K'),(2017,113,3,'synchronous input','1J'),(2018,113,4,'asynchronous set; direct input (active low)','1~S~__D'),(2019,113,5,'true output','1Q'),(2020,113,6,'complement output','1~Q'),(2021,113,7,'complement output','2~Q'),(2022,113,8,'ground','GND'),(2023,113,9,'true output','2Q'),(2024,113,10,'asynchronous set; direct input (active low)','2~S~__D'),(2025,113,11,'synchronous input','2J'),(2026,113,12,'synchronous input','2K'),(2027,113,13,'clock input (high-to-low, edge-triggered)','2~CP'),(2028,113,14,'asynchronous reset; direct input (active low)','2~R~__D'),(2029,113,15,'asynchronous reset; direct input (active low)','1~R~__D'),(2030,113,16,'supply voltage','Vcc'),(2031,114,1,'.','~MCLR~/V__PP/RE3'),(2032,114,2,'.','RA0/AN0'),(2033,114,3,'.','RA1/AN1'),(2034,114,4,'.','RA2/AN2/V__REF-/CV__REF'),(2035,114,5,'.','RA3/AN3/V__REF+'),(2036,114,6,'.','RA4/T0CKI/C1OUT/RCV'),(2037,114,7,'.','RA5/AN4/~SS~/HLVDIN/C2OUT'),(2038,114,8,'.','RE0/AN5/CK1SPP'),(2039,114,9,'.','RE1/AN6/CK2SPP'),(2040,114,10,'.','RE2/AN7/OESPP'),(2041,114,11,'Positive supply for logic and I/O pins.','V__DD'),(2042,114,12,'Ground reference for logic and I/O pins.','V__SS'),(2043,114,13,'.','OSC1/CLKI'),(2044,114,14,'.','OSC2/CLKO/RA6'),(2045,114,15,'.','RC0/T1OSO/T13CKI'),(2046,114,16,'.','RC1/T1OSI/CPP2/~UOE~'),(2047,114,17,'.','RC2/CCP1/P1A'),(2048,114,18,'Internal USB 3.3V voltage regulator.','V__USB'),(2049,114,19,'.','RD0/SPP0'),(2050,114,20,'.','RD1/SPP1'),(2051,114,21,'.','RD2/SPP2'),(2052,114,22,'.','RD3/SPP3'),(2053,114,23,'.','RC4/D__-/VM'),(2054,114,24,'.','RC5/D__+/VP'),(2055,114,25,'.','RC6/TX/CK'),(2056,114,26,'.','RC7/RX/DT/SDO'),(2057,114,27,'.','RD4/SPP4'),(2058,114,28,'.','RD5/SPP5/P1B'),(2059,114,29,'.','RD6/SPP6/P1C'),(2060,114,30,'.','RD7/SPP7/P1D'),(2061,114,31,'Ground reference for logic and I/O pins.','V__SS'),(2062,114,32,'Positive supply for logic and I/O pins.','V__DD'),(2063,114,33,'.','RB0/AN12/INT0/FLT0/SDI/SDA'),(2064,114,34,'.','RB1/AN10/INT1/SCK/SCL'),(2065,114,35,'.','RB2/AN8/INT2/VMO'),(2066,114,36,'.','RB3/AN9/CCP2/VPO'),(2067,114,37,'.','RB4/AN11/KBI0/CSSPP'),(2068,114,38,'.','RB5/KBI1/PGM'),(2069,114,39,'.','RB6/KBI2/PGC'),(2070,114,40,'.','RB6/KBI3/PGD'),(2071,115,1,'count output','Q3'),(2072,115,2,'parallel input','P3'),(2073,115,3,'parallel load (active high)','PL'),(2074,115,4,'clock input (high-to-low triggered)','~CP~1'),(2075,115,5,'parallel input','P0'),(2076,115,6,'clock input (low-to-high triggered)','CP0'),(2077,115,7,'count output','Q0'),(2078,115,8,'ground','GND'),(2079,115,9,'count output','Q1'),(2080,115,10,'asynchronous master reset (active high)','MR'),(2081,115,11,'parallel input','P1'),(2082,115,12,'terminal count output','TC'),(2083,115,13,'cascade feedback input','CF'),(2084,115,14,'parallel input','P2'),(2085,115,15,'count output','Q2'),(2086,115,16,'supply voltage','Vcc'),(2087,116,1,'ground','GND'),(2088,116,2,'port A','PA0'),(2089,116,3,'port A','PA1'),(2090,116,4,'port A','PA2'),(2091,116,5,'port A','PA3'),(2092,116,6,'port A','PA4'),(2093,116,7,'port A','PA5'),(2094,116,8,'port A','PA6'),(2095,116,9,'port A','PA7'),(2096,116,10,'port B','PB0'),(2097,116,11,'port B','PB1'),(2098,116,12,'port B','PB2'),(2099,116,13,'port B','PB3'),(2100,116,14,'port B','PB4'),(2101,116,15,'port B','PB5'),(2102,116,16,'port B (pulse counting input for timer 2)','PB6'),(2103,116,17,'port B (controllable by timer 1)','PB7'),(2104,116,18,'port B control (shift register clock)','CB1'),(2105,116,19,'port B control (shift register data)','CB2'),(2106,116,20,'supply voltage','Vcc'),(2107,116,21,'interrupt request output*','~IRQ'),(2108,116,22,'read/write select','R/~W'),(2109,116,23,'chip select (active low)','~CS2'),(2110,116,24,'chip select (active high)','CS1'),(2111,116,25,'phase-2 clock input','&empty;2'),(2112,116,26,'data bus','D7'),(2113,116,27,'data bus','D6'),(2114,116,28,'data bus','D5'),(2115,116,29,'data bus','D4'),(2116,116,30,'data bus','D3'),(2117,116,31,'data bus','D2'),(2118,116,32,'data bus','D1'),(2119,116,33,'data bus','D0'),(2120,116,34,'reset (active low)','~RES'),(2121,116,35,'register select (address bus)','RS3'),(2122,116,36,'register select (address bus)','RS2'),(2123,116,37,'register select (address bus)','RS1'),(2124,116,38,'register select (address bus)','RS0'),(2125,116,39,'port A control','CA2'),(2126,116,40,'port A control','CA1'),(2127,117,1,'output enable (active low)','~OE~__1'),(2128,117,2,'data input','1A'),(2129,117,3,'bus output','1Y'),(2130,117,4,'data input','2A'),(2131,117,5,'bus output','2Y'),(2132,117,6,'data input','3A'),(2133,117,7,'bus output','3Y'),(2134,117,8,'ground','GND'),(2135,117,9,'bus output','4Y'),(2136,117,10,'data input','4A'),(2137,117,11,'bus output','5Y'),(2138,117,12,'data input','5A'),(2139,117,13,'bus output','6Y'),(2140,117,14,'data input','6A'),(2141,117,15,'output enable (active low)','~OE~__2'),(2142,117,16,'supply voltage','Vcc'),(2143,118,1,'clock input (high-to-low edge-triggered)','1~CP'),(2144,118,2,'asynchronous reset (active low)','1~R'),(2145,118,3,'synchronous K input','1K'),(2146,118,4,'supply voltage','Vcc'),(2147,118,5,'clock input (high-to-low edge-triggered)','2~CP'),(2148,118,6,'asynchronous reset (active low)','2~R'),(2149,118,7,'synchronous J input','2J'),(2150,118,8,'complement output','2~Q'),(2151,118,9,'true output','2Q'),(2152,118,10,'synchronous K input','2K'),(2153,118,11,'ground','GND'),(2154,118,12,'true output','1Q'),(2155,118,13,'complement output','1~Q'),(2156,118,14,'synchronous J input','1J'),(2157,119,1,'output enable (active low)','~OE'),(2158,119,2,'data input','D__0'),(2159,119,3,'data input','D__1'),(2160,119,4,'data input','D__2'),(2161,119,5,'data input','D__3'),(2162,119,6,'data input','D__4'),(2163,119,7,'data input','D__5'),(2164,119,8,'data input','D__6'),(2165,119,9,'data input','D__7'),(2166,119,10,'data input','D__8'),(2167,119,11,'clear (active low)','~CLR'),(2168,119,12,'ground','GND'),(2169,119,13,'clock input (low to high transition)','CP'),(2170,119,14,'clock enable (active low)','~EN'),(2171,119,15,'data ouptut (three state)','O__8'),(2172,119,16,'data ouptut (three state)','O__7'),(2173,119,17,'data ouptut (three state)','O__6'),(2174,119,18,'data ouptut (three state)','O__5'),(2175,119,19,'data ouptut (three state)','O__4'),(2176,119,20,'data ouptut (three state)','O__3'),(2177,119,21,'data ouptut (three state)','O__2'),(2178,119,22,'data ouptut (three state)','O__1'),(2179,119,23,'data ouptut (three state)','O__0'),(2180,119,24,'supply voltage','Vcc'),(2181,120,1,'output','Q5'),(2182,120,2,'output','Q1'),(2183,120,3,'output','Q0'),(2184,120,4,'output','Q2'),(2185,120,5,'output','Q6'),(2186,120,6,'output','Q7'),(2187,120,7,'output','Q3'),(2188,120,8,'ground','GND'),(2189,120,9,'output','Q8'),(2190,120,10,'output','Q4'),(2191,120,11,'output','Q9'),(2192,120,12,'carry output','CARRY'),(2193,120,13,'clock enable (active low)','~CE'),(2194,120,14,'clock input (low-to-high, positive edge triggered)','CLOCK'),(2195,120,15,'reset (active high)','RESET'),(2196,120,16,'supply voltage','Vcc'),(2197,121,1,'data input','1A'),(2198,121,2,'data input','1B'),(2199,121,3,'data output','1Y'),(2200,121,4,'data input','2A'),(2201,121,5,'data input','2B'),(2202,121,6,'data output','2Y'),(2203,121,7,'ground','GND'),(2204,121,8,'data output','3Y'),(2205,121,9,'data input','3A'),(2206,121,10,'data input','3B'),(2207,121,11,'data output','4Y'),(2208,121,12,'data input','4A'),(2209,121,13,'data input','4B'),(2210,121,14,'supply voltage','Vcc'),(2211,122,1,'parallel data output','Q1'),(2212,122,2,'parallel data output','Q2'),(2213,122,3,'parallel data output','Q3'),(2214,122,4,'parallel data output','Q4'),(2215,122,5,'parallel data output','Q5'),(2216,122,6,'parallel data output','Q6'),(2217,122,7,'parallel data output','Q7'),(2218,122,8,'ground','GND'),(2219,122,9,'serial data output','Q7\''),(2220,122,10,'master reset (active low)','~MR'),(2221,122,11,'shift register clock input','SCK'),(2222,122,12,'storage register latch input','RCK'),(2223,122,13,'output enable (active low)','~OE'),(2224,122,14,'serial data input','DS'),(2225,122,15,'parallel data output','Q0'),(2226,122,16,'supply voltage','Vcc'),(2227,123,1,'output enable (active low)','1~OE'),(2228,123,2,'data input','1A'),(2229,123,3,'data output','1Y'),(2230,123,4,'output enable (active low)','2~OE'),(2231,123,5,'data input','2A'),(2232,123,6,'data output','2Y'),(2233,123,7,'ground','GND'),(2234,123,8,'data output','3Y'),(2235,123,9,'data input','3A'),(2236,123,10,'output enable (active low)','3~OE'),(2237,123,11,'data output','4Y'),(2238,123,12,'data input','4A'),(2239,123,13,'output enable (active low)','4~OE'),(2240,123,14,'supply voltage','Vcc'),(2241,124,1,'ground','GND'),(2242,124,2,'port A','PA__0'),(2243,124,3,'port A','PA__1'),(2244,124,4,'port A','PA__2'),(2245,124,5,'port A','PA__3'),(2246,124,6,'port A','PA__4'),(2247,124,7,'port A','PA__5'),(2248,124,8,'port A','PA__6'),(2249,124,9,'port A','PA__7'),(2250,124,10,'port B','PB__0'),(2251,124,11,'port B','PB__1'),(2252,124,12,'port B','PB__2'),(2253,124,13,'port B','PB__3'),(2254,124,14,'port B','PB__4'),(2255,124,15,'port B','PB__5'),(2256,124,16,'port B','PB__6'),(2257,124,17,'port B','PB__7'),(2258,124,18,'peripheral control (port B)','CB1'),(2259,124,19,'peripheral control (port B)','CB2'),(2260,124,20,'supply voltage','V__CC'),(2261,124,21,'read/write','R/~W'),(2262,124,22,'chip select (active high)','CS0'),(2263,124,23,'chip select (active low)','~CS2'),(2264,124,24,'chip select (active high)','CS1'),(2265,124,25,'clock','E'),(2266,124,26,'data bus','D__7'),(2267,124,27,'data bus','D__6'),(2268,124,28,'data bus','D__5'),(2269,124,29,'data bus','D__4'),(2270,124,30,'data bus','D__3'),(2271,124,31,'data bus','D__2'),(2272,124,32,'data bus','D__1'),(2273,124,33,'data bus','D__0'),(2274,124,34,'master reset (active low)','~RESET'),(2275,124,35,'register select (address bus)','RS1'),(2276,124,36,'register select (address bus)','RS0'),(2277,124,37,'interrupt output (active low)','~IRQB'),(2278,124,38,'interrupt output (active low)','~IRQA'),(2279,124,39,'peripheral control (port A)','CA2'),(2280,124,40,'peripheral control (port A)','CA1'),(2281,125,1,'offset','OFFSET N1'),(2282,125,2,'inverting input','IN-'),(2283,125,3,'non-inverting input','IN+'),(2284,125,4,'negative supply voltage','V__CC-'),(2285,125,5,'offset','OFFSET N2'),(2286,125,6,'output','OUT'),(2287,125,7,'positive supply voltage','V__CC+'),(2288,125,8,'no connection','NC'),(2289,126,1,'data input','1A'),(2290,126,2,'data input','1B'),(2291,126,3,'data output','1Y'),(2292,126,4,'data input','2A'),(2293,126,5,'data input','2B'),(2294,126,6,'data output','2Y'),(2295,126,7,'ground','GND'),(2296,126,8,'data output','3Y'),(2297,126,9,'data input','3A'),(2298,126,10,'data input','3B'),(2299,126,11,'data output','4Y'),(2300,126,12,'data input','4A'),(2301,126,13,'data input','4B'),(2302,126,14,'supply voltage','Vcc'),(2303,127,1,'switch collector','SW C'),(2304,127,2,'switch emitter','SW E'),(2305,127,3,'timing capacitor','CAP'),(2306,127,4,'ground','GND'),(2307,127,5,'comparator inverting input','COMP IN'),(2308,127,6,'supply voltage','Vcc'),(2309,127,7,'I__pk sense','I__pk SENSE'),(2310,127,8,'driver collector','DRIVER C'),(2311,128,1,'asynchronous master reset (active low)','~MR'),(2312,128,2,'clock input (low-to-high, edge-triggered)','CP'),(2313,128,3,'data input','D__0'),(2314,128,4,'data input','D__1'),(2315,128,5,'data input','D__2'),(2316,128,6,'data input','D__3'),(2317,128,7,'count enable input','CEP'),(2318,128,8,'ground','GND'),(2319,128,9,'parallel load enable input (active low)','~PE'),(2320,128,10,'count enable carry output','CET'),(2321,128,11,'counter output','Q__3'),(2322,128,12,'counter output','Q__2'),(2323,128,13,'counter output','Q__1'),(2324,128,14,'counter output','Q__0'),(2325,128,15,'terminal count output','TC'),(2326,128,16,'supply voltage','Vcc'),(2327,129,1,'inverter 1 output','~A'),(2328,129,2,'inverter 1 input','A'),(2329,129,3,'inverter 2 output','~B'),(2330,129,4,'inverter 2 input','B'),(2331,129,5,'NOR gate output','C NOR D'),(2332,129,6,'NOR gate input','C'),(2333,129,7,'NOR gate input','D'),(2334,129,8,'ground','GND'),(2335,129,9,'inverter 3 output','~E'),(2336,129,10,'inverter 3 input','E'),(2337,129,11,'inverter 4 output','~F'),(2338,129,12,'inverter 4 input','F'),(2339,129,13,'NAND gate output','G NAND H'),(2340,129,14,'NAND gate input','G'),(2341,129,15,'NAND gate input','H'),(2342,129,16,'supply voltage','Vcc'),(2343,130,1,'mode select input','S0'),(2344,130,2,'output enable (active low)','~OE~1'),(2345,130,3,'output enable (active low)','~OE~2'),(2346,130,4,'parallel data input/output','I/O6'),(2347,130,5,'parallel data input/output','I/O4'),(2348,130,6,'parallel data input/output','I/O2'),(2349,130,7,'parallel data input/output','I/O0'),(2350,130,8,'serial output (standard output)','Q0'),(2351,130,9,'asynchronous master reset (active low)','~MR'),(2352,130,10,'ground','GND'),(2353,130,11,'serial data shift-right input','DSR'),(2354,130,12,'clock input (low-to-high, edge-triggered)','CP'),(2355,130,13,'parallel data input/output','I/O1'),(2356,130,14,'parallel data input/output','I/O3'),(2357,130,15,'parallel data input/output','I/O5'),(2358,130,16,'parallel data input/output','I/O7'),(2359,130,17,'serial output (standard output)','Q7'),(2360,130,18,'serial data shift-left input','DSL'),(2361,130,19,'mode select input','S1'),(2362,130,20,'supply voltage','Vcc'),(2363,131,1,'Address input','A__15'),(2364,131,2,'Address input','A__12'),(2365,131,3,'Address input','A__7'),(2366,131,4,'Address input','A__6'),(2367,131,5,'Address input','A__5'),(2368,131,6,'Address input','A__4'),(2369,131,7,'Address input','A__3'),(2370,131,8,'Address input','A__2'),(2371,131,9,'Address input','A__1'),(2372,131,10,'Address input','A__0'),(2373,131,11,'Data input/output','O__0'),(2374,131,12,'Data input/output','O__1'),(2375,131,13,'Data input/output','O__2'),(2376,131,14,'Ground','V__SS'),(2377,131,15,'Data input/output','O__3'),(2378,131,16,'Data input/output','O__4'),(2379,131,17,'Data input/output','O__5'),(2380,131,18,'Data input/output','O__6'),(2381,131,19,'Data input/output','O__7'),(2382,131,20,'Chip enable (active low)','~CE'),(2383,131,21,'Address input','A__10'),(2384,131,22,'Output enable (active low)/Programming Voltage','~OE~/V__PP'),(2385,131,23,'Address input','A__11'),(2386,131,24,'Address input','A__9'),(2387,131,25,'Address input','A__8'),(2388,131,26,'Address input','A__13'),(2389,131,27,'Address input','A__14'),(2390,131,28,'positive supply voltage','V__CC'),(2391,132,1,'complementary latch output 1','1~Q'),(2392,132,2,'data input 1','1D'),(2393,132,3,'data input 2','2D'),(2394,132,4,'latch enable input for latches 3 and 4','LE34'),(2395,132,5,'supply voltage','Vcc'),(2396,132,6,'data input 3','3D'),(2397,132,7,'data input 4','4D'),(2398,132,8,'complementary latch output 4','4~Q'),(2399,132,9,'latch output 4','4Q'),(2400,132,10,'latch output 3','3Q'),(2401,132,11,'complementary latch output 3','3~Q'),(2402,132,12,'ground','GND'),(2403,132,13,'latch enable input for latches 1 and 2','LE12'),(2404,132,14,'complementary latch output 2','2~Q'),(2405,132,15,'latch output 2','2Q'),(2406,132,16,'latch output 1','1Q'),(2407,133,1,'data input','1A'),(2408,133,2,'data output','1Y'),(2409,133,3,'data input','2A'),(2410,133,4,'data output','2Y'),(2411,133,5,'data input','3A'),(2412,133,6,'data output','3Y'),(2413,133,7,'ground','GND'),(2414,133,8,'data output','4Y'),(2415,133,9,'data input','4A'),(2416,133,10,'data output','5Y'),(2417,133,11,'data input','5A'),(2418,133,12,'data output','6Y'),(2419,133,13,'data input','6A'),(2420,133,14,'supply voltage','Vcc'),(2421,134,1,'output 1','1OUT'),(2422,134,2,'inverting input 1','1IN-'),(2423,134,3,'non-inverting input 1','1IN+'),(2424,134,4,'positive supply voltage','Vcc'),(2425,134,5,'non-inverting input 2','2IN+'),(2426,134,6,'inverting input 2','2IN-'),(2427,134,7,'output 2','2OUT'),(2428,134,8,'output 3','3OUT'),(2429,134,9,'inverting input 3','3IN-'),(2430,134,10,'non-inverting input 3','3IN+'),(2431,134,11,'negative supply voltage','Vss'),(2432,134,12,'non-inverting input 4','4IN+'),(2433,134,13,'inverting input 4','4IN-'),(2434,134,14,'output 4','4OUT'),(2435,135,1,'data input','1A'),(2436,135,2,'data input','1B'),(2437,135,3,'data output','1Y'),(2438,135,4,'data output','2Y'),(2439,135,5,'data input','2A'),(2440,135,6,'data input','2B'),(2441,135,7,'ground','GND'),(2442,135,8,'data input','3A'),(2443,135,9,'data input','3B'),(2444,135,10,'data output','3Y'),(2445,135,11,'data output','4Y'),(2446,135,12,'data input','4A'),(2447,135,13,'data input','4B'),(2448,135,14,'supply voltage','Vcc'),(2449,136,1,'data input','1A'),(2450,136,2,'data input','1B'),(2451,136,3,'data output','1Y'),(2452,136,4,'data input','2A'),(2453,136,5,'data input','2B'),(2454,136,6,'data output','2Y'),(2455,136,7,'ground','GND'),(2456,136,8,'data output','3Y'),(2457,136,9,'data input','3A'),(2458,136,10,'data input','3B'),(2459,136,11,'data output','4Y'),(2460,136,12,'data input','4A'),(2461,136,13,'data input','4B'),(2462,136,14,'supply voltage','Vcc'),(2463,137,1,'Address Line 11 Output','A11'),(2464,137,2,'Address Line 12 Output','A12'),(2465,137,3,'Address Line 13 Output','A13'),(2466,137,4,'Address Line 14 Output','A14'),(2467,137,5,'Address Line 15 Output','A15'),(2468,137,6,'Clock Input','CLK'),(2469,137,7,'Data Line 4','D4'),(2470,137,8,'Data Line 5','D5'),(2471,137,9,'Data Line 3','D3'),(2472,137,10,'Data Line 6','D6'),(2473,137,11,'Power +5V','Vcc'),(2474,137,12,'Data Line 2','D2'),(2475,137,13,'Data Line 7','D7'),(2476,137,14,'Data Line 0','D0'),(2477,137,15,'Data Line 1','D1'),(2478,137,16,'Maskable Interrupt Input (Active Low)','~INT~'),(2479,137,17,'Non-Maskable Interrupt Input (Active Low)','~NMI~'),(2480,137,18,'Halt State Output (Active Low)','~HALT~'),(2481,137,19,'Memory Request Output (Active Low)','~MREQ~'),(2482,137,20,'Input/Output Request Output (Active Low)','~IORQ~'),(2483,137,21,'Read Request Output (Active Low)','~RD~'),(2484,137,22,'Write Request Output (Active Low)','~WR~'),(2485,137,23,'Acknowledge Bus Request for DMA Output (Active Low)','~BUSACK~'),(2486,137,24,'Wait Request Input (Active Low)','~WAIT~'),(2487,137,25,'Bus Request Input (Active Low)','~BUSREQ~'),(2488,137,26,'Reset Input (Active Low)','~RESET~'),(2489,137,27,'Machine Cycle 1 Output (Active Low)','~M1~'),(2490,137,28,'Dynamic Memory Refresh Output (Active Low)','~RFSH~'),(2491,137,29,'Power Ground','GND'),(2492,137,30,'Address Line 1 Output','A0'),(2493,137,31,'Address Line 1 Output','A1'),(2494,137,32,'Address Line 2 Output','A2'),(2495,137,33,'Address Line 3 Output','A3'),(2496,137,34,'Address Line 4 Output','A4'),(2497,137,35,'Address Line 5 Output','A5'),(2498,137,36,'Address Line 6 Output','A6'),(2499,137,37,'Address Line 7 Output','A7'),(2500,137,38,'Address Line 8 Output','A8'),(2501,137,39,'Address Line 9 Output','A9'),(2502,137,40,'Address Line 10 Output','A10'),(2503,138,1,'clock input (low-to-high edge-triggered)','2CP'),(2504,138,2,'parallel output','2Q3'),(2505,138,3,'parallel output','1Q2'),(2506,138,4,'parallel output','1Q1'),(2507,138,5,'parallel output','1Q0'),(2508,138,6,'master reset','1MR'),(2509,138,7,'serial data input','1D'),(2510,138,8,'ground','GND'),(2511,138,9,'clock input (low-to-high edge-triggered)','1CP'),(2512,138,10,'parallel output','1Q3'),(2513,138,11,'parallel output','2Q2'),(2514,138,12,'parallel output','2Q1'),(2515,138,13,'parallel output','2Q0'),(2516,138,14,'master reset','2MR'),(2517,138,15,'serial data input','2D'),(2518,138,16,'supply voltage','Vcc'),(2519,139,1,'no connection','NC'),(2520,139,2,'data input','I__0'),(2521,139,3,'data input','I__1'),(2522,139,4,'data input','I__2'),(2523,139,5,'data input','I__3'),(2524,139,6,'no connection','NC'),(2525,139,7,'ground','GND'),(2526,139,8,'no connection','NC'),(2527,139,9,'data input','I__4'),(2528,139,10,'data input','I__5'),(2529,139,11,'data input','I__6'),(2530,139,12,'data input','I__7'),(2531,139,13,'data output','Y'),(2532,139,14,'supply voltage','Vcc'),(2533,140,1,'anode','A'),(2534,140,2,'cathode','K'),(2535,140,3,'no connection','NC'),(2536,140,4,'emitter','E'),(2537,140,5,'collector','C'),(2538,140,6,'base','B'),(2539,141,1,'clock input','CKB'),(2540,141,2,'reset to 0','R0(1)'),(2541,141,3,'reset to 0','R0(2)'),(2542,141,4,'no connection','NC'),(2543,141,5,'supply voltage','Vcc'),(2544,141,6,'reset to 9','R9(1)'),(2545,141,7,'reset to 9','R9(2)'),(2546,141,8,'counter output','Q__C'),(2547,141,9,'counter output','Q__B'),(2548,141,10,'ground','GND'),(2549,141,11,'counter output','Q__D'),(2550,141,12,'counter output','Q__A'),(2551,141,13,'no connection','NC'),(2552,141,14,'clock input','CKA'),(2553,142,1,'data output (active low)','~Y~0'),(2554,142,2,'data output (active low)','~Y~1'),(2555,142,3,'data output (active low)','~Y~2'),(2556,142,4,'data output (active low)','~Y~3'),(2557,142,5,'data output (active low)','~Y~4'),(2558,142,6,'data output (active low)','~Y~5'),(2559,142,7,'data output (active low)','~Y~6'),(2560,142,8,'data output (active low)','~Y~7'),(2561,142,9,'data output (active low)','~Y~8'),(2562,142,10,'data output (active low)','~Y~9'),(2563,142,11,'data output (active low)','~Y~10'),(2564,142,12,'ground','GND'),(2565,142,13,'data output (active low)','~Y~11'),(2566,142,14,'data output (active low)','~Y~12'),(2567,142,15,'data output (active low)','~Y~13'),(2568,142,16,'data output (active low)','~Y~14'),(2569,142,17,'data output (active low)','~Y~15'),(2570,142,18,'enable input (active low)','~E~0'),(2571,142,19,'enable input (active low)','~E~1'),(2572,142,20,'address input','A3'),(2573,142,21,'address input','A2'),(2574,142,22,'address input','A1'),(2575,142,23,'address input','A0'),(2576,142,24,'supply voltage','Vcc'),(2577,143,1,'length control input','L__2'),(2578,143,2,'length control input','L__1'),(2579,143,3,'asynchronous master reset','MR'),(2580,143,4,'clock input (low-to-high edge-triggered)','CP__0'),(2581,143,5,'clock input (high-to-low edge-triggered)','~CP~__1'),(2582,143,6,'data input','D__B'),(2583,143,7,'data input','D__A'),(2584,143,8,'ground','GND'),(2585,143,9,'select data input','A/~B'),(2586,143,10,'output','Q'),(2587,143,11,'complementary output','~Q'),(2588,143,12,'length input','L__32'),(2589,143,13,'length input','L__16'),(2590,143,14,'length input','L__8'),(2591,143,15,'length input','L__4'),(2592,143,16,'supply voltage','Vcc'),(2593,144,1,'negative-edge triggered input 1','1~A'),(2594,144,2,'positive-edge triggered input 1','1B'),(2595,144,3,'direct reset (active low) and positive-edge triggered input 1','1~R~D'),(2596,144,4,'active low output 1','1~Q'),(2597,144,5,'active high output 2','2Q'),(2598,144,6,'external capacitor connection 2','2CEXT'),(2599,144,7,'external resistor and capacitor connection 2','2REXT/CEXT'),(2600,144,8,'ground','GND'),(2601,144,9,'negative-edge triggered input 2','2~A'),(2602,144,10,'positive-edge triggered input 2','2B'),(2603,144,11,'direct reset (active low) and positive-edge triggered input 2','2~R~D'),(2604,144,12,'active low output 2','2~Q'),(2605,144,13,'active high output 1','1Q'),(2606,144,14,'external capacitor connection 1','1CEXT'),(2607,144,15,'external resistor and capacitor connection 1','1REXT/CEXT'),(2608,144,16,'supply voltage','Vcc'),(2609,254,1,'Word A Input','A__1'),(2610,254,2,'Word B Input','B__1'),(2611,254,3,'Word A Input','A__0'),(2612,254,4,'Word B Input','B__0'),(2613,254,5,'Function Select Input','S__0'),(2614,254,6,'Function Select Input','S__1'),(2615,254,7,'Function Select Input','S__2'),(2616,254,8,'Function Output','F__0'),(2617,254,9,'Function Output','F__1'),(2618,254,10,'Ground','GND'),(2619,254,11,'Function Output','F__2'),(2620,254,12,'Function Output','F__3'),(2621,254,13,'Ripple-Carry Output','C__n+4'),(2622,254,14,'Overflow Output','OVR'),(2623,254,15,'Carry In','C__n'),(2624,254,16,'Word B Input','B__3'),(2625,254,17,'Word A Input','A__3'),(2626,254,18,'Word B Input','B__2'),(2627,254,19,'Word A Input','A__2'),(2628,254,20,'Supply Voltage','V__CC'),(2629,145,1,'data input','1A'),(2630,145,2,'data input','1B'),(2631,145,3,'data output','1Y'),(2632,145,4,'data input','2A'),(2633,145,5,'data input','2B'),(2634,145,6,'data output','2Y'),(2635,145,7,'ground','GND'),(2636,145,8,'data output','3Y'),(2637,145,9,'data input','3A'),(2638,145,10,'data input','3B'),(2639,145,11,'data output','4Y'),(2640,145,12,'data input','4A'),(2641,145,13,'data input','4B'),(2642,145,14,'supply voltage','Vcc'),(2643,146,1,'external resistor connection (R__t)','R__TC'),(2644,146,2,'external capacitor connection (C__t)','C__TC'),(2645,146,3,'external resistor connection (R__S) or external clock input','RS'),(2646,146,4,'no connection','NC'),(2647,146,5,'auto reset input (active low)','~AR'),(2648,146,6,'master reset input (active high)','MR'),(2649,146,7,'ground','GND'),(2650,146,8,'output','O'),(2651,146,9,'phase input','PH'),(2652,146,10,'mode select (single cycle or continuous)','MODE'),(2653,146,11,'no connection','NC'),(2654,146,12,'divider input','A0'),(2655,146,13,'divider input','A1'),(2656,146,14,'supply voltage','Vcc'),(2657,147,1,'reset (active low)','(~RESET~/dW) PA2'),(2658,147,2,'UART receive; port D','(RXD) PD0'),(2659,147,3,'UART transmit; port D','(TXD) PD1'),(2660,147,4,'clock oscillator pin 2; port A','(XTAL2) PA1'),(2661,147,5,'clock oscillator pin 1; port A','(XTAL1) PA0'),(2662,147,6,'external interrupt 0; clock output; port D','(CKOUT/XCK/INT0) PD2'),(2663,147,7,'external interrupt 1; port D','(INT1) PD3'),(2664,147,8,'port D','(T0) PD4'),(2665,147,9,'port D','(OC0B/T1) PD5'),(2666,147,10,'ground','GND'),(2667,147,11,'port D','PD6 (ICP)'),(2668,147,12,'port B','PB0 (AIN0/PCINT0)'),(2669,147,13,'port B','PB1 (AIN1/PCINT1)'),(2670,147,14,'port B','PB2 (OC0A/PCINT2)'),(2671,147,15,'port B','PB3 (OC1A/PCINT3)'),(2672,147,16,'port B','PB4 (OC1B/PCINT4)'),(2673,147,17,'3-wire data input; 2-wire data; port B','PB5 (MOSI/DI/SDA/PCINT5)'),(2674,147,18,'3-wire data output; port B','PB6 (MISO/DO/PCINT6)'),(2675,147,19,'3-wire clock; 2-wire clock; port B','PB7 (UCSK/SCL/PCINT7)'),(2676,147,20,'supply voltage','Vcc'),(2677,148,1,'enable (drivers 1 and 2)','1,2EN'),(2678,148,2,'input 1','1A'),(2679,148,3,'driver 1 output','1Y'),(2680,148,4,'ground (heat sink)','GND'),(2681,148,5,'ground (heat sink)','GND'),(2682,148,6,'driver 2 output','2Y'),(2683,148,7,'input 2','2A'),(2684,148,8,'output supply voltage','V__CC2'),(2685,148,9,'enable (drivers 3 and 4)','3,4EN'),(2686,148,10,'input 3','3A'),(2687,148,11,'driver 3 output','3Y'),(2688,148,12,'ground (heat sink)','GND'),(2689,148,13,'ground (heat sink)','GND'),(2690,148,14,'driver 4 output','4Y'),(2691,148,15,'input 4','4A'),(2692,148,16,'logic supply voltage','V__CC1'),(2693,149,1,'balance/compensation','BAL/COMP'),(2694,149,2,'inverting input','IN-'),(2695,149,3,'non-inverting input','IN+'),(2696,149,4,'negative supply voltage','Vss'),(2697,149,5,'balance','BAL'),(2698,149,6,'output','OUT'),(2699,149,7,'positive supply voltage','Vcc'),(2700,149,8,'compensation','COMP'),(2701,150,1,'asynchronous master reset (active low)','~MR'),(2702,150,2,'clock input (low-to-high, edge-triggered)','CP'),(2703,150,3,'data input','D__0'),(2704,150,4,'data input','D__1'),(2705,150,5,'data input','D__2'),(2706,150,6,'data input','D__3'),(2707,150,7,'count enable input','CEP'),(2708,150,8,'ground','GND'),(2709,150,9,'parallel load enable input (active low)','~PE'),(2710,150,10,'count enable carry output','CET'),(2711,150,11,'counter output','Q__3'),(2712,150,12,'counter output','Q__2'),(2713,150,13,'counter output','Q__1'),(2714,150,14,'counter output','Q__0'),(2715,150,15,'terminal count output','TC'),(2716,150,16,'supply voltage','Vcc'),(2717,151,1,'output enable (active low)','1~OE'),(2718,151,2,'data input','1A0'),(2719,151,3,'bus output','2Y0'),(2720,151,4,'data input','1A1'),(2721,151,5,'bus output','2Y1'),(2722,151,6,'data input','1A2'),(2723,151,7,'bus output','2Y2'),(2724,151,8,'data input','1A3'),(2725,151,9,'bus output','2Y3'),(2726,151,10,'ground','GND'),(2727,151,11,'data input','2A3'),(2728,151,12,'bus output','1Y3'),(2729,151,13,'data input','2A2'),(2730,151,14,'bus output','1Y2'),(2731,151,15,'data input','2A1'),(2732,151,16,'bus output','1Y1'),(2733,151,17,'data input','2A0'),(2734,151,18,'bus output','1Y0'),(2735,151,19,'output enable (active high)','2OE'),(2736,151,20,'supply voltage','Vcc'),(2737,152,1,'no connection','NC'),(2738,152,2,'address input','A__16'),(2739,152,3,'address input','A__14'),(2740,152,4,'address input','A__12'),(2741,152,5,'address input','A__7'),(2742,152,6,'address input','A__6'),(2743,152,7,'address input','A__5'),(2744,152,8,'address input','A__4'),(2745,152,9,'address input','A__3'),(2746,152,10,'address input','A__2'),(2747,152,11,'address input','A__1'),(2748,152,12,'address input','A__0'),(2749,152,13,'data input/output','I/O__0'),(2750,152,14,'data input/output','I/O__1'),(2751,152,15,'data input/output','I/O__2'),(2752,152,16,'ground','GND'),(2753,152,17,'data input/output','I/O__3'),(2754,152,18,'data input/output','I/O__4'),(2755,152,19,'data input/output','I/O__5'),(2756,152,20,'data input/output','I/O__6'),(2757,152,21,'data input/output','I/O__7'),(2758,152,22,'chip select (active low)','~CS1'),(2759,152,23,'address input','A__10'),(2760,152,24,'output enable (active low)','~OE'),(2761,152,25,'address input','A__11'),(2762,152,26,'address input','A__9'),(2763,152,27,'address input','A__8'),(2764,152,28,'address input','A__13'),(2765,152,29,'write enable (active low)','~WE'),(2766,152,30,'chip select (active high)','CS2'),(2767,152,31,'address input','A__15'),(2768,152,32,'supply voltage','Vcc'),(2769,153,1,'output 8','8'),(2770,153,2,'output 9','9'),(2771,153,3,'BCD input','A'),(2772,153,4,'BCD input','D'),(2773,153,5,'supply voltage','Vcc'),(2774,153,6,'BCD input','B'),(2775,153,7,'BCD input','C'),(2776,153,8,'output 2','2'),(2777,153,9,'output 3','3'),(2778,153,10,'output 7','7'),(2779,153,11,'output 6','6'),(2780,153,12,'ground','GND'),(2781,153,13,'output 4','4'),(2782,153,14,'output 5','5'),(2783,153,15,'output 1','1'),(2784,153,16,'output 0','0'),(2785,154,1,'parallel data output','Q1'),(2786,154,2,'parallel data output','Q2'),(2787,154,3,'parallel data output','Q3'),(2788,154,4,'parallel data output','Q4'),(2789,154,5,'parallel data output','Q5'),(2790,154,6,'parallel data output','Q6'),(2791,154,7,'parallel data output','Q7'),(2792,154,8,'ground','GND'),(2793,154,9,'ripple carry output (active low)','~RCO'),(2794,154,10,'master reset (active low)','~MRC'),(2795,154,11,'counter clock input (active high)','CPC'),(2796,154,12,'count enable (active low)','~CE'),(2797,154,13,'register clock input (active high)','CPR'),(2798,154,14,'output enable (active low)','~OE'),(2799,154,15,'parallel data output','Q0'),(2800,154,16,'supply voltage','Vcc'),(2801,155,1,'base 1','1B'),(2802,155,2,'base 2','2B'),(2803,155,3,'base 3','3B'),(2804,155,4,'base 4','4B'),(2805,155,5,'base 5','5B'),(2806,155,6,'base 6','6B'),(2807,155,7,'base 7','7B'),(2808,155,8,'base 8','8B'),(2809,155,9,'ground','GND'),(2810,155,10,'common','COM'),(2811,155,11,'collector 8','8C'),(2812,155,12,'collector 7','7C'),(2813,155,13,'collector 6','6C'),(2814,155,14,'collector 5','5C'),(2815,155,15,'collector 4','4C'),(2816,155,16,'collector 3','3C'),(2817,155,17,'collector 2','2C'),(2818,155,18,'collector 1','1C'),(2819,156,1,'gain adjustment','GAIN'),(2820,156,2,'inverting input','IN-'),(2821,156,3,'non-inverting input','IN+'),(2822,156,4,'ground','GND'),(2823,156,5,'output','OUT'),(2824,156,6,'supply voltage','Vcc'),(2825,156,7,'bypass','BYPASS'),(2826,156,8,'gain adjustment','GAIN'),(2827,157,1,'enable input 1','1~E'),(2828,157,2,'common data select input','S__1'),(2829,157,3,'data input from source 1','1I__3'),(2830,157,4,'data input from source 1','1I__2'),(2831,157,5,'data input from source 1','1I__1'),(2832,157,6,'data input from source 1','1I__0'),(2833,157,7,'multiplexer output from source 1','1Y'),(2834,157,8,'ground','GND'),(2835,157,9,'multiplexer output from source 2','2Y'),(2836,157,10,'data input from source 2','2I__0'),(2837,157,11,'data input from source 2','2I__1'),(2838,157,12,'data input from source 2','2I__2'),(2839,157,13,'data input from source 2','2I__3'),(2840,157,14,'common data select input','S__0'),(2841,157,15,'enable input 2','2~E'),(2842,157,16,'supply voltage','Vcc'),(2843,158,1,'data input','D__1'),(2844,158,2,'counter output','Q__1'),(2845,158,3,'counter output','Q__0'),(2846,158,4,'count down clock input (low-to-high, edge-triggered)','CPD'),(2847,158,5,'count up clock input (low-to-high, edge-triggered)','CPU'),(2848,158,6,'counter output','Q__2'),(2849,158,7,'counter output','Q__3'),(2850,158,8,'ground','GND'),(2851,158,9,'data input','D__3'),(2852,158,10,'data input','D__2'),(2853,158,11,'parallel load input (active low)','~PL'),(2854,158,12,'terminal count up (carry) output (active low)','~TCU'),(2855,158,13,'terminal count down (borrow) output (active low)','~TCD'),(2856,158,14,'asynchronous master reset (active high)','MR'),(2857,158,15,'data input','D__0'),(2858,158,16,'supply voltage','Vcc'),(2859,159,1,'input for externally generated single-phase clock','CLOCK'),(2860,159,2,'control line','~WAIT~'),(2861,159,3,'control line','~CLEAR~'),(2862,159,4,'general output','Q'),(2863,159,5,'state code','SC1'),(2864,159,6,'state code','SC0'),(2865,159,7,'read pulse','~MRD~'),(2866,159,8,'data bus','BUS__7'),(2867,159,9,'data bus','BUS__6'),(2868,159,10,'data bus','BUS__5'),(2869,159,11,'data bus','BUS__4'),(2870,159,12,'data bus','BUS__3'),(2871,159,13,'data bus','BUS__2'),(2872,159,14,'data bus','BUS__1'),(2873,159,15,'data bus','BUS__0'),(2874,159,16,'I/O voltage supply','V__CC'),(2875,159,17,'I/O control line','N2'),(2876,159,18,'I/O control line','N1'),(2877,159,19,'I/O control line','N0'),(2878,159,20,'ground','V__SS'),(2879,159,21,'I/O flag','~EF4~'),(2880,159,22,'I/O flag','~EF3~'),(2881,159,23,'I/O flag','~EF2~'),(2882,159,24,'I/O flag','~EF1~'),(2883,159,25,'memory address','MA__0'),(2884,159,26,'memory address','MA__1'),(2885,159,27,'memory address','MA__2'),(2886,159,28,'memory address','MA__3'),(2887,159,29,'memory address','MA__4'),(2888,159,30,'memory address','MA__5'),(2889,159,31,'memory address','MA__6'),(2890,159,32,'memory address','MA__7'),(2891,159,33,'timing pulse','TPB'),(2892,159,34,'timing pulse','TPA'),(2893,159,35,'write pulse','~MWR~'),(2894,159,36,'interrupt','~INTERRUPT~'),(2895,159,37,'DMA out','~DMA_OUT~'),(2896,159,38,'DMA in','~DMA_IN~'),(2897,159,39,'crystal input, for on-chip oscillator','~XTAL~'),(2898,159,40,'internal voltage supply','V__DD'),(2899,160,1,'Positive supply','VDD'),(2900,160,2,'GPIO 5, Timer1 clock, Crystal/Resonator, External clock input','GP5/T1CKI/OSC1/CLKIN'),(2901,160,3,'GPIO 4, A/D Channel 3 input, Timer1 gate, Crystal/Resonator, FOSC/4 output','GP4/AN3/~T1G~/OSC2/CLKOUT'),(2902,160,4,'GPIO 3, Master Clear, Programming voltage','GP3/~MCLR~/VPP'),(2903,160,5,'GPIO 2, A/D Channel 2 input, Timer0 clock input, External Interrupt, Comparator 1 output, Capture input/Compare output/PWM output','GP2/AN2/T0CKI/INT/COUT/CCP1'),(2904,160,6,'GPIO 1, A/D Channel 1 input, Comparator 1 input, External Voltage Reference, Serial Programming Clock','GP1/AN1/CIN-/VREF/ICSPCLK'),(2905,160,7,'GPIO 0, Comparator 1 input, Serial Programming Data I/O, Ultra Low-Power Wake-up input','GP0/AN0/CIN+/ICSPDAT/ULPWU'),(2906,160,8,'Ground reference','VSS'),(2907,161,1,'latch enable (active high)','LE'),(2908,161,2,'address input','A0'),(2909,161,3,'address input','A1'),(2910,161,4,'output','~Q~7'),(2911,161,5,'output','~Q~6'),(2912,161,6,'output','~Q~5'),(2913,161,7,'output','~Q~4'),(2914,161,8,'output','~Q~3'),(2915,161,9,'output','~Q~1'),(2916,161,10,'output','~Q~2'),(2917,161,11,'output','~Q~0'),(2918,161,12,'ground','GND'),(2919,161,13,'output','~Q~13'),(2920,161,14,'output','~Q~12'),(2921,161,15,'output','~Q~15'),(2922,161,16,'output','~Q~14'),(2923,161,17,'output','~Q~9'),(2924,161,18,'output','~Q~8'),(2925,161,19,'output','~Q~11'),(2926,161,20,'output','~Q~10'),(2927,161,21,'address input','A2'),(2928,161,22,'address input','A3'),(2929,161,23,'enable (active low)','~E'),(2930,161,24,'supply voltage','Vcc'),(2931,253,1,'Word A Input','A__1'),(2932,253,2,'Word B Input','B__1'),(2933,253,3,'Word A Input','A__0'),(2934,253,4,'Word B Input','B__0'),(2935,253,5,'Function Select Input','S__0'),(2936,253,6,'Function Select Input','S__1'),(2937,253,7,'Function Select Input','S__2'),(2938,253,8,'Function Output','F__0'),(2939,253,9,'Function Output','F__1'),(2940,253,10,'Ground','GND'),(2941,253,11,'Function Output','F__2'),(2942,253,12,'Function Output','F__3'),(2943,253,13,'Carry Generate Output (active low)','~G'),(2944,253,14,'Carry Propagate Output (active low)','~P'),(2945,253,15,'Carry In','C__n'),(2946,253,16,'Word B Input','B__3'),(2947,253,17,'Word A Input','A__3'),(2948,253,18,'Word B Input','B__2'),(2949,253,19,'Word A Input','A__2'),(2950,253,20,'Supply Voltage','V__CC'),(2951,162,1,'Programming voltage, Master Clear, General purpose input','VPP/~MCLR~/RE3'),(2952,162,2,'LCD Analog output, Filter capacitor, Slave Select input, SR Latch inverting output, Comparator C2 output, Comparator C1 or C2 negative input, A/D Channel 0 input, General purpose I/O','SEG12/VCAP/~SS~/SRNQ/C2OUT/C12IN0-/AN0/RA0'),(2953,162,3,'LCD Analog output, Comparator C1 or C2 negative input, A/D Channel 1 input, General purpose I/O','SEG7/C12IN1-/AN1/RA1'),(2954,162,4,'LCD Analog output, Comparator Voltage Reference output, A/D Negative Voltage Reference input, Comparator C2 positive input, A/D Channel 2 input, General purpose I/O','COM2/DACOUT/VREF-/C2IN+/AN2/RA2'),(2955,162,5,'LCD Analog output, LCD Analog output, A/D Voltage Reference input, Comparator C1 positive input, A/D Channel 3 input, General purpose I/O','SEG15/COM3/VREF+/C1IN+/AN3/RA3'),(2956,162,6,'LCD Analog output, Capture/Compare/PWM5, SR Latch non-inverting output, Timer0 clock input, Capacitive sensing input 6, Comparator C1 output, General purpose I/O','SEG4/CCP5/SRQ/T0CKI/CPS6/C1OUT/RA4'),(2957,162,7,'LCD Analog output, Filter capacitor, Slave Select input, SR Latch inverting output, Capacitive sensing input 7, Comparator C2 output, A/D Channel 4 input, General purpose I/O','SEG5/VCAP/~SS~/SRNQ/CPS7/C2OUT/AN4/RA5'),(2958,162,8,'Ground reference','GND'),(2959,162,9,'LCD Analog output, External clock input, Crystal/Resonator, General purpose I/O','SEG2/CLKIN/OSC1/RA7'),(2960,162,10,'LCD Analog output, Filter capacitor, FOSC/4 output, Crystal/Resonator, General purpose I/O','SEG1/VCAP/CLKOUT/OSC2/RA6'),(2961,162,11,'PWM output, Timer1 clock input, Timer1 oscillator connection, General purpose I/O','P2B/T1CKI/T1OSO/RC0'),(2962,162,12,'PWM output, Capture/Compare/PWM2, Timer1 oscillator connection, General purpose I/O','P2A/CCP2/T1OSI/RC1'),(2963,162,13,'LCD Analog output, PWM output, Capture/Compare/PWM1, General purpose I/O','SEG3/P1A/CCP1/RC2'),(2964,162,14,'LCD Analog output, I2C clock, SPI clock, General purpose I/O','SEG6/SCL/SCK/RC3'),(2965,162,15,'General purpose I/O, SPI data input, I2C data input/output, Timer1 Gate input, LCD Analog output,','RC4/SDI/SDA/T1G/SEG11'),(2966,162,16,'General purpose I/O, SPI data output, LCD Analog output','RC5/SDO/SEG10'),(2967,162,17,'General purpose I/O, USART asynchronous transmit, USART synchronous clock, Capture/Compare/PWM3, PWM output, LCD Analog output','RC6/TX/CK/CCP3/P3A/SEG9'),(2968,162,18,'General purpose I/O, USART asynchronous input, USART synchronous data, PWM output, LCD Analog output','RC7/RX/DT/P3B/SEG8'),(2969,162,19,'Ground reference','GND'),(2970,162,20,'Positive supply','VCC'),(2971,162,21,'General purpose I/O, A/D Channel 12 input, Capacitive sensing input 0, Capture/Compare/PWM4, SR Latch input, External interrupt, LCD analog output','RB0/AN12/CPS0/CCP4/SRI/INT/SEG0'),(2972,162,22,'General purpose I/O, A/D Channel 10 input, Comparator C1 or C2 negative input, Capacitive sensing input 1, PWM output, LCD analog input','RB1/AN10/C12IN3-/CPS1/P1C/VLCD1'),(2973,162,23,'General purpose I/O, A/D Channel 8 input, Capacitive sensing input 2, PWM output','RB2/AN8/CPS2/P1B/VLCD2'),(2974,162,24,'General purpose I/O, A/D Channel 9 input, Comparator C1 or C2 negative input, Capacitive sensing input 3, Capture/Compare/PWM2, PWM output, LCD analog input','RB3/AN9/C12IN2-/CPS3/CCP2/P2A/VLCD3'),(2975,162,25,'General purpose I/O, A/D Channel 11 input, Capacitive sensing input 4, PWM output, LCD Analog output','RB4/AN11/CPS4/P1D/COM0'),(2976,162,26,'General purpose I/O, A/D Channel 13 input, Capacitive sensing input 5, PWM output, Capture/Compare/PWM3, PWM output, Timer1 Gate input, LCD Analog output','RB5/AN13/CPS5/P2B/CCP3/P3A/T1G/COM1'),(2977,162,27,'General purpose I/O, Serial Programming Clock, In-Circuit Debug Clock, LCD Analog output','RB6/ICSPCLK/ICDCLK/SEG14'),(2978,162,28,'General purpose I/O, ICSP Data I/O, In-Circuit Data I/O, LCD Analog output','RB7/ICSPDAT/ICDDAT/SEG13'),(2979,163,1,'device status','RDY/~BUSY~'),(2980,163,2,'address input','A__12'),(2981,163,3,'address input','A__7'),(2982,163,4,'address input','A__6'),(2983,163,5,'address input','A__5'),(2984,163,6,'address input','A__4'),(2985,163,7,'address input','A__3'),(2986,163,8,'address input','A__2'),(2987,163,9,'address input','A__1'),(2988,163,10,'address input','A__0'),(2989,163,11,'data input/output','I/O__0'),(2990,163,12,'data input/output','I/O__1'),(2991,163,13,'data input/output','I/O__2'),(2992,163,14,'ground','GND'),(2993,163,15,'data input/output','I/O__3'),(2994,163,16,'data input/output','I/O__4'),(2995,163,17,'data input/output','I/O__5'),(2996,163,18,'data input/output','I/O__6'),(2997,163,19,'data input/output','I/O__7'),(2998,163,20,'chip enable (active low)','~CE'),(2999,163,21,'address input','A__10'),(3000,163,22,'output enable (active low)','~OE'),(3001,163,23,'address input','A__11'),(3002,163,24,'address input','A__9'),(3003,163,25,'address input','A__8'),(3004,163,26,'no connection','NC'),(3005,163,27,'write enable (active low)','~WE'),(3006,163,28,'supply voltage','Vcc'),(3007,164,1,'data output','1Y'),(3008,164,2,'data input','1A'),(3009,164,3,'data input','1B'),(3010,164,4,'data input','1C'),(3011,164,5,'data input','1D'),(3012,164,6,'no connection','NC'),(3013,164,7,'ground','GND'),(3014,164,8,'no connection','NC'),(3015,164,9,'data input','2A'),(3016,164,10,'data input','2B'),(3017,164,11,'data input','2C'),(3018,164,12,'data input','2D'),(3019,164,13,'data output','2Y'),(3020,164,14,'supply voltage','Vcc'),(3021,165,1,'counter output','Q11'),(3022,165,2,'counter output','Q12'),(3023,165,3,'counter output','Q13'),(3024,165,4,'counter output','Q5'),(3025,165,5,'counter output','Q4'),(3026,165,6,'counter output','Q6'),(3027,165,7,'counter output','Q3'),(3028,165,8,'ground','GND'),(3029,165,9,'external capacitor connection','C__TC'),(3030,165,10,'oscillator pin','R__TC'),(3031,165,11,'clock input/oscillator pin (high-to-low edge-triggered)','RS'),(3032,165,12,'master reset (active high)','MR'),(3033,165,13,'counter output','Q__8'),(3034,165,14,'counter output','Q__7'),(3035,165,15,'counter output','Q__9'),(3036,165,16,'supply voltage','Vcc'),(3037,166,1,'output 1','1OUT'),(3038,166,2,'inverting input 1','1IN-'),(3039,166,3,'non-inverting input 1','1IN+'),(3040,166,4,'positive supply voltage','Vcc'),(3041,166,5,'non-inverting input 2','2IN+'),(3042,166,6,'inverting input 2','2IN-'),(3043,166,7,'output 2','2OUT'),(3044,166,8,'output 3','3OUT'),(3045,166,9,'inverting input 3','3IN-'),(3046,166,10,'non-inverting input 3','3IN+'),(3047,166,11,'ground/negative supply voltage','GND'),(3048,166,12,'non-inverting input 4','4IN+'),(3049,166,13,'inverting input 4','4IN-'),(3050,166,14,'output 4','4OUT'),(3051,167,1,'digit 4 cathode','DIGIT 4'),(3052,167,2,'digit 6 cathode','DIGIT 6'),(3053,167,3,'digit 3 cathode','DIGIT 3'),(3054,167,4,'digit 1 cathode','DIGIT 1'),(3055,167,5,'data bit 6 (HEXA/~CODE-B~)','ID6'),(3056,167,6,'data bit 5 (~DECODE~)','ID5'),(3057,167,7,'data bit 7 (DATA COMING)','ID7'),(3058,167,8,'write (active low, low-to-high edge triggered)','~WRITE'),(3059,167,9,'mode select (control or data word)','MODE'),(3060,167,10,'data bit 4 (~SHUTDOWN~)','ID4'),(3061,167,11,'data bit 1','ID1'),(3062,167,12,'data bit 0','ID0'),(3063,167,13,'data bit 2','ID2'),(3064,167,14,'data bit 3','ID3'),(3065,167,15,'decimal point anode','DP'),(3066,167,16,'segment a anode','SEG a'),(3067,167,17,'segment b anode','SEG b'),(3068,167,18,'segment d anode','SEG d'),(3069,167,19,'supply voltage','Vcc'),(3070,167,20,'segment c anode','SEG c'),(3071,167,21,'segment e anode','SEG e'),(3072,167,22,'segment f anode','SEG f'),(3073,167,23,'segment g anode','SEG g'),(3074,167,24,'digit 8 cathode','DIGIT 8'),(3075,167,25,'digit 2 cathode','DIGIT 2'),(3076,167,26,'digit 5 cathode','DIGIT 5'),(3077,167,27,'digit 7 cathode','DIGIT 7'),(3078,167,28,'ground','GND'),(3079,168,1,'latch output','Q7'),(3080,168,2,'master reset (all bits to 0; active high)','RESET'),(3081,168,3,'data input','DATA'),(3082,168,4,'write enable (active low)','~WRITE'),(3083,168,5,'address input','A0'),(3084,168,6,'address input','A1'),(3085,168,7,'address input','A2'),(3086,168,8,'ground','GND'),(3087,168,9,'latch output','Q0'),(3088,168,10,'latch output','Q1'),(3089,168,11,'latch output','Q2'),(3090,168,12,'latch output','Q3'),(3091,168,13,'latch output','Q4'),(3092,168,14,'latch output','Q5'),(3093,168,15,'latch output','Q6'),(3094,168,16,'supply voltage','Vcc'),(3095,169,1,'output 2','OUTPUT 2'),(3096,169,2,'output 1','OUTPUT 1'),(3097,169,3,'positive supply voltage','V+'),(3098,169,4,'inverting input 1','-INPUT 1'),(3099,169,5,'non-inverting input 1','+INPUT 1'),(3100,169,6,'inverting input 2','-INPUT 2'),(3101,169,7,'non-inverting input 2','+INPUT 2'),(3102,169,8,'inverting input 3','-INPUT 3'),(3103,169,9,'non-inverting input 3','+INPUT 3'),(3104,169,10,'inverting input 4','-INPUT 4'),(3105,169,11,'non-inverting input 4','+INPUT 4'),(3106,169,12,'ground','GND'),(3107,169,13,'output 4','OUTPUT 4'),(3108,169,14,'output 3','OUTPUT 3'),(3109,170,1,'Output 1','1OUT'),(3110,170,2,'Inverting input 1','1IN-'),(3111,170,3,'Non-inverting input 1','1IN+'),(3112,170,4,'Ground','GND'),(3113,170,5,'Non-inverting input 2','2IN+'),(3114,170,6,'Inverting input 2','2IN-'),(3115,170,7,'Output 2','2OUT'),(3116,170,8,'Supply voltage','Vcc'),(3117,256,1,'OR Output','X'),(3118,256,2,'Data Input','A'),(3119,256,3,'Data Input','B'),(3120,256,4,'Data Input','C'),(3121,256,5,'Data Input','D'),(3122,256,6,'No Connection','NC'),(3123,256,7,'Ground','GND'),(3124,256,8,'No Connection','NC'),(3125,256,9,'Data Input','E'),(3126,256,10,'Data Input','F'),(3127,256,11,'Data Input','G'),(3128,256,12,'Data Input','H'),(3129,256,13,'NOR Output','Y'),(3130,256,14,'Supply Voltage','V__CC'),(3131,257,1,'Carry Generate Input  (active low)','~G~__1'),(3132,257,2,'Carry Propagate Input (active low)','~P~__1'),(3133,257,3,'Carry Generate Input (active low)','~G~__0'),(3134,257,4,'Carry Propagate Input (active low)','~P~__0'),(3135,257,5,'Carry Generate Input  (active low)','~G~__3'),(3136,257,6,'Carry Propagate Input (active low)','~P~__3'),(3137,257,7,'Carry Propagate Output','~P'),(3138,257,8,'Ground','GND'),(3139,257,9,'Carry Output','C__n+2'),(3140,257,10,'Carry Generate Output','~G'),(3141,257,11,'Carry Output','C__n+y'),(3142,257,12,'Carry Output','C__n+x'),(3143,257,13,'Carry Input','C__n'),(3144,257,14,'Carry Generate Input (active low)','~G~__2'),(3145,257,15,'Carry Propagate Input (active low)','~P~__2'),(3146,257,16,'Supply Voltage','V__CC'),(3147,247,1,'Switch In/Out','Y0'),(3148,247,2,'Switch In/Out','Y2'),(3149,247,3,'Common Out/In','Y'),(3150,247,4,'Switch In/Out','Y3'),(3151,247,5,'Switch In/Out','y1'),(3152,247,6,'Inhibit (active high)','INH'),(3153,247,7,'Negative Supply Voltage','V__EE'),(3154,247,8,'Ground','V__SS'),(3155,247,9,'Control Input','B'),(3156,247,10,'Control Input','A'),(3157,247,11,'Switch In/Out','X3'),(3158,247,12,'Switch In/Out','X0'),(3159,247,13,'Common Out/In','X'),(3160,247,14,'Switch In/Out','X1'),(3161,247,15,'Switch In/Out','X2'),(3162,247,16,'DC Supply Voltage','V__DD'),(3163,171,1,'port A','PA3'),(3164,171,2,'port A','PA2'),(3165,171,3,'port A','PA1'),(3166,171,4,'port A','PA0'),(3167,171,5,'read enable (active low)','~RD'),(3168,171,6,'chip select (active low)','~CS'),(3169,171,7,'ground','GND'),(3170,171,8,'address input','A1'),(3171,171,9,'address input','A0'),(3172,171,10,'port C','PC7'),(3173,171,11,'port C','PC6'),(3174,171,12,'port C','PC5'),(3175,171,13,'port C','PC4'),(3176,171,14,'port C','PC0'),(3177,171,15,'port C','PC1'),(3178,171,16,'port C','PC2'),(3179,171,17,'port C','PC3'),(3180,171,18,'port B','PB0'),(3181,171,19,'port B','PB1'),(3182,171,20,'port B','PB2'),(3183,171,21,'port B','PB3'),(3184,171,22,'port B','PB4'),(3185,171,23,'port B','PB5'),(3186,171,24,'port B','PB6'),(3187,171,25,'port B','PB7'),(3188,171,26,'supply voltage','Vcc'),(3189,171,27,'data bus','D7'),(3190,171,28,'data bus','D6'),(3191,171,29,'data bus','D5'),(3192,171,30,'data bus','D4'),(3193,171,31,'data bus','D3'),(3194,171,32,'data bus','D2'),(3195,171,33,'data bus','D1'),(3196,171,34,'data bus','D0'),(3197,171,35,'reset (active high)','RESET'),(3198,171,36,'write enable (active low)','~WR'),(3199,171,37,'port A','PA7'),(3200,171,38,'port A','PA6'),(3201,171,39,'port A','PA5'),(3202,171,40,'port A','PA4'),(3203,172,1,'data input','1A'),(3204,172,2,'data input','1B'),(3205,172,3,'data output','1Y'),(3206,172,4,'data output','2Y'),(3207,172,5,'data input','2A'),(3208,172,6,'data input','2B'),(3209,172,7,'ground','GND'),(3210,172,8,'data input','3A'),(3211,172,9,'data input','3B'),(3212,172,10,'data output','3Y'),(3213,172,11,'data output','4Y'),(3214,172,12,'data input','4A'),(3215,172,13,'data input','4B'),(3216,172,14,'supply voltage','Vcc'),(3217,173,1,'data input','1A'),(3218,173,2,'data input','1B'),(3219,173,3,'no connection','NC'),(3220,173,4,'data input','1C'),(3221,173,5,'data input','1D'),(3222,173,6,'data output','1Y'),(3223,173,7,'ground','GND'),(3224,173,8,'data output','2Y'),(3225,173,9,'data input','2A'),(3226,173,10,'data input','2B'),(3227,173,11,'no connection','NC'),(3228,173,12,'data input','2C'),(3229,173,13,'data input','2D'),(3230,173,14,'supply voltage','Vcc'),(3231,174,1,'no connection','NC'),(3232,174,2,'no pin',''),(3233,174,3,'no pin',''),(3234,174,4,'ground','GND'),(3235,174,5,'+3V nominal backup supply voltage','V__BAT'),(3236,174,6,'no connection','NC'),(3237,174,7,'no connection','NC'),(3238,174,8,'no connection','NC'),(3239,174,9,'no connection','NC'),(3240,174,10,'no connection','NC'),(3241,174,11,'no connection','NC'),(3242,174,12,'32.768kHz push-pull output','32kHz'),(3243,174,13,'primary supply voltage','Vcc'),(3244,174,14,'no connection','NC'),(3245,175,1,'output 1','1OUT'),(3246,175,2,'inverting input 1','1IN-'),(3247,175,3,'non-inverting input 1','1IN+'),(3248,175,4,'ground','GND'),(3249,175,5,'non-inverting input 2','2IN+'),(3250,175,6,'inverting input 2','2IN-'),(3251,175,7,'output 2','2OUT'),(3252,175,8,'supply voltage','Vcc'),(3253,176,1,'negative-edge triggered input 1','1~A'),(3254,176,2,'positive-edge triggered input 1','1B'),(3255,176,3,'direct reset (low) and positive-edge triggered input 1','1~R~D'),(3256,176,4,'active low output 1','1~Q'),(3257,176,5,'active high output 2','2Q'),(3258,176,6,'external capacitor connection 2','2CEXT'),(3259,176,7,'external resistor and capacitor connection 2','2REXT/CEXT'),(3260,176,8,'ground','GND'),(3261,176,9,'negative-edge triggered input 2','2~A'),(3262,176,10,'positive-edge triggered input 2','2B'),(3263,176,11,'direct reset (low) and positive-edge triggered input 2','2~R~D'),(3264,176,12,'active low output 2','2~Q'),(3265,176,13,'active high output 1','1Q'),(3266,176,14,'external capacitor connection 1','1CEXT'),(3267,176,15,'external resistor and capacitor connection 1','1REXT/CEXT'),(3268,176,16,'supply voltage','Vcc'),(3269,177,1,'data input','1A'),(3270,177,2,'data input','1B'),(3271,177,3,'data input','2A'),(3272,177,4,'data input','2B'),(3273,177,5,'data input','2C'),(3274,177,6,'data output','2Y'),(3275,177,7,'ground','GND'),(3276,177,8,'data output','3Y'),(3277,177,9,'data input','3A'),(3278,177,10,'data input','3B'),(3279,177,11,'data input','3C'),(3280,177,12,'data output','1Y'),(3281,177,13,'data input','1C'),(3282,177,14,'supply voltage','Vcc'),(3283,178,1,'address input','A__14'),(3284,178,2,'address input','A__12'),(3285,178,3,'address input','A__7'),(3286,178,4,'address input','A__6'),(3287,178,5,'address input','A__5'),(3288,178,6,'address input','A__4'),(3289,178,7,'address input','A__3'),(3290,178,8,'address input','A__2'),(3291,178,9,'address input','A__1'),(3292,178,10,'address input','A__0'),(3293,178,11,'data input/output','I/O__0'),(3294,178,12,'data input/output','I/O__1'),(3295,178,13,'data input/output','I/O__2'),(3296,178,14,'ground','GND'),(3297,178,15,'data input/output','I/O__3'),(3298,178,16,'data input/output','I/O__4'),(3299,178,17,'data input/output','I/O__5'),(3300,178,18,'data input/output','I/O__6'),(3301,178,19,'data input/output','I/O__7'),(3302,178,20,'chip enable (active low)','~CE'),(3303,178,21,'address input','A__10'),(3304,178,22,'output enable (active low)','~OE'),(3305,178,23,'address input','A__11'),(3306,178,24,'address input','A__9'),(3307,178,25,'address input','A__8'),(3308,178,26,'address input','A__13'),(3309,178,27,'write enable (active low)','~WE'),(3310,178,28,'supply voltage','Vcc'),(3311,179,1,'capacitor connection','C'),(3312,179,2,'resistor connection','R'),(3313,179,3,'resistor and capacitor common connection','RC COMMON'),(3314,179,4,'astable enable (active low)','~ASTABLE'),(3315,179,5,'astable enable (active high)','ASTABLE'),(3316,179,6,'monostable negative-edge trigger','-TRIGGER'),(3317,179,7,'ground','GND'),(3318,179,8,'monostable positive-edge trigger','+TRIGGER'),(3319,179,9,'external reset','RESET'),(3320,179,10,'output','Q'),(3321,179,11,'complement output','~Q'),(3322,179,12,'monostable retrigger input','RETRIGGER'),(3323,179,13,'oscillator (double frequency) output','OSC OUT'),(3324,179,14,'supply voltage','Vcc'),(3325,180,1,'data input','1A'),(3326,180,2,'data input','1B'),(3327,180,3,'data output','1Y'),(3328,180,4,'data output','2Y'),(3329,180,5,'data input','2A'),(3330,180,6,'data input','2B'),(3331,180,7,'ground','GND'),(3332,180,8,'data input','3A'),(3333,180,9,'data input','3B'),(3334,180,10,'data output','3Y'),(3335,180,11,'data output','4Y'),(3336,180,12,'data input','4A'),(3337,180,13,'data input','4B'),(3338,180,14,'supply voltage','Vcc'),(3339,181,1,'ground','Vss'),(3340,181,2,'non-maskable interrupt (active low)','~NMI'),(3341,181,3,'interrupt request (active low)','~IRQ'),(3342,181,4,'fast interrupt request (active low)','~FIRQ'),(3343,181,5,'bus status output','BS'),(3344,181,6,'bus available output','BA'),(3345,181,7,'supply voltage','Vcc'),(3346,181,8,'address bus','A0'),(3347,181,9,'address bus','A1'),(3348,181,10,'address bus','A2'),(3349,181,11,'address bus','A3'),(3350,181,12,'address bus','A4'),(3351,181,13,'address bus','A5'),(3352,181,14,'address bus','A6'),(3353,181,15,'address bus','A7'),(3354,181,16,'address bus','A8'),(3355,181,17,'address bus','A9'),(3356,181,18,'address bus','A10'),(3357,181,19,'address bus','A11'),(3358,181,20,'address bus','A12'),(3359,181,21,'address bus','A13'),(3360,181,22,'address bus','A14'),(3361,181,23,'address bus','A15'),(3362,181,24,'data bus','D7'),(3363,181,25,'data bus','D6'),(3364,181,26,'data bus','D5'),(3365,181,27,'data bus','D4'),(3366,181,28,'data bus','D3'),(3367,181,29,'data bus','D2'),(3368,181,30,'data bus','D1'),(3369,181,31,'data bus','D0'),(3370,181,32,'bus read/write','R/~W'),(3371,181,33,'busy status','BUSY'),(3372,181,34,'clock input','E'),(3373,181,35,'quadrature clock input','Q'),(3374,181,36,'advanced VMA signal (indicates bus will be used in the next cycle)','AVMA'),(3375,181,37,'reset (active low)','~RESET'),(3376,181,38,'last instruction cycle (high during last cycle of instruction)','LIC'),(3377,181,39,'three-state control (active high; tri-states address, data, R/~W~)','TSC'),(3378,181,40,'halt (active low)','~HALT'),(3379,182,1,'output enable (active low)','~OE'),(3380,182,2,'data input','D__0'),(3381,182,3,'data input','D__1'),(3382,182,4,'data input','D__2'),(3383,182,5,'data input','D__3'),(3384,182,6,'data input','D__4'),(3385,182,7,'data input','D__5'),(3386,182,8,'data input','D__6'),(3387,182,9,'data input','D__7'),(3388,182,10,'ground','GND'),(3389,182,11,'clock input (low-to-high, edge-triggered)','CP'),(3390,182,12,'flip-flop output','~Q~__7'),(3391,182,13,'flip-flop output','~Q~__6'),(3392,182,14,'flip-flop output','~Q~__5'),(3393,182,15,'flip-flop output','~Q~__4'),(3394,182,16,'flip-flop output','~Q~__3'),(3395,182,17,'flip-flop output','~Q~__2'),(3396,182,18,'flip-flop output','~Q~__1'),(3397,182,19,'flip-flop output','~Q~__0'),(3398,182,20,'supply voltage','Vcc'),(3399,183,1,'strobe input (active high)','STR'),(3400,183,2,'data input','D'),(3401,183,3,'clock input (low-to-high edge-triggered)','CP'),(3402,183,4,'parallel output','QP0'),(3403,183,5,'parallel output','QP1'),(3404,183,6,'parallel output','QP2'),(3405,183,7,'parallel output','QP3'),(3406,183,8,'ground','GND'),(3407,183,9,'serial output','QS1'),(3408,183,10,'serial output','QS2'),(3409,183,11,'parallel output','QP7'),(3410,183,12,'parallel output','QP6'),(3411,183,13,'parallel output','QP5'),(3412,183,14,'parallel output','QP4'),(3413,183,15,'output enable','OE'),(3414,183,16,'supply voltage (active high)','Vcc'),(3415,184,1,'PB5 / chip reset (active low)','PB5 / ~RESET~'),(3416,184,2,'PB3 / Inverting oscillator amplifier input','PB3 / XTAL1'),(3417,184,3,'PB4 / Inverting oscillator amplifier output','PB4 / XTAL2'),(3418,184,4,'Ground','GND'),(3419,184,5,'PB0 / Analog comparator positive input / Serial programming input','PB0 / AIN0 / MOSI'),(3420,184,6,'PB1 / External interrupt 0 / Analog comparator negative input / Serial programming input','PB1 / INT0 / AIN1 / MISO'),(3421,184,7,'PB2 / Timer/Counter 0 external counter input / Serial clock','PB2 / T0 / SCK'),(3422,184,8,'Supply voltage','V__CC'),(3423,185,1,'data input','I__6'),(3424,185,2,'data input','I__7'),(3425,185,3,'no connection','NC'),(3426,185,4,'data input','I__8'),(3427,185,5,'even parity output','&Sigma;__E'),(3428,185,6,'odd parity output','&Sigma;__O'),(3429,185,7,'ground','GND'),(3430,185,8,'data input','I__0'),(3431,185,9,'data input','I__1'),(3432,185,10,'data input','I__2'),(3433,185,11,'data input','I__3'),(3434,185,12,'data input','I__4'),(3435,185,13,'data input','I__5'),(3436,185,14,'supply voltage','Vcc'),(3437,186,1,'First opamp output','1OUT'),(3438,186,2,'First opamp inverting input','1IN-'),(3439,186,3,'First opamp non-inverting input','1IN+'),(3440,186,4,'Ground','GND'),(3441,186,5,'Second opamp non-inverting input','2IN+'),(3442,186,6,'Second opamp inverting input','2IN-'),(3443,186,7,'Second opamp output','2OUT'),(3444,186,8,'Supply voltage','V__DD'),(3445,187,1,'analog ground','AGND'),(3446,187,2,'analog output voltage','V__OUT B'),(3447,187,3,'analog output voltage','V__OUT A'),(3448,187,4,'reference output (typically 1.23V)','REFOUT'),(3449,187,5,'parallel data input','DB9'),(3450,187,6,'parallel data input','DB8'),(3451,187,7,'parallel data input','DB7'),(3452,187,8,'parallel data input','DB6'),(3453,187,9,'parallel data input','DB5'),(3454,187,10,'parallel data input','DB4'),(3455,187,11,'DAC register update (active low)','~LDAC'),(3456,187,12,'parallel data input','DB3'),(3457,187,13,'parallel data input','DB2'),(3458,187,14,'digital ground','DGND'),(3459,187,15,'digital power supply','DV__DD'),(3460,187,16,'write to data register (active low)','~WR'),(3461,187,17,'chip select (active low)','~CS'),(3462,187,18,'asynchronous clear (active low)','~CLR'),(3463,187,19,'parallel data input','DB1'),(3464,187,20,'parallel data input','DB0'),(3465,187,21,'DAC address input','A1'),(3466,187,22,'DAC address input','A0'),(3467,187,23,'mode input','MODE'),(3468,187,24,'external reference input','REFIN'),(3469,187,25,'compensation pin','COMP'),(3470,187,26,'analog output voltge','V__OUT D'),(3471,187,27,'analog output voltage','V__OUT C'),(3472,187,28,'analog power supply','AV__DD'),(3473,188,1,'reset (active low); port B','(PCINT5/~RESET~/ADC0/dW) PB5'),(3474,188,2,'crystal connection; external clock input; port B','(PCINT3/XTAL1/CLKI/~OC1B~/ADC3) PB3'),(3475,188,3,'crystal connection; clock output; port B','(PCINT4/XTAL2/CLKO/OC1B/ADC2) PB4'),(3476,188,4,'ground','GND'),(3477,188,5,'SPI master output/slave input; 2-wire data; ADC reference; port B','PB0 (MOSI/DI/SDA/AIN0/OC0A/~OC1A~/AREF/PCINT0)'),(3478,188,6,'SPI master input/slave output; port B','PB1 (MISO/DO/AIN1/OC0B/OC1A/PCINT1)'),(3479,188,7,'SPI master clock; 2-wire clock; external interrupt 0; port B','PB2 (SCK/USCK/SCL/ADC1/T0/INT0/PCINT2)'),(3480,188,8,'supply voltage','Vcc'),(3481,189,1,'output','Q11'),(3482,189,2,'output','Q12'),(3483,189,3,'output','Q13'),(3484,189,4,'output','Q5'),(3485,189,5,'output','Q4'),(3486,189,6,'output','Q6'),(3487,189,7,'output','Q3'),(3488,189,8,'ground','GND'),(3489,189,9,'output','Q0'),(3490,189,10,'clock input (high-to-low edge-triggered)','~CP'),(3491,189,11,'master reset','MR'),(3492,189,12,'output','Q8'),(3493,189,13,'output','Q7'),(3494,189,14,'output','Q9'),(3495,189,15,'output','Q10'),(3496,189,16,'supply voltage','Vcc'),(3497,190,1,'enable (active low)','~E'),(3498,190,2,'word input','P__0'),(3499,190,3,'word input','Q__0'),(3500,190,4,'word input','P__1'),(3501,190,5,'word input','Q__1'),(3502,190,6,'word input','P__2'),(3503,190,7,'word input','Q__2'),(3504,190,8,'word input','P__3'),(3505,190,9,'word input','Q__3'),(3506,190,10,'ground','GND'),(3507,190,11,'word input','P__4'),(3508,190,12,'word input','Q__4'),(3509,190,13,'word input','P__5'),(3510,190,14,'word input','Q__5'),(3511,190,15,'word input','P__6'),(3512,190,16,'word input','Q__6'),(3513,190,17,'word input','P__7'),(3514,190,18,'word input','Q__7'),(3515,190,19,'equal-to output (low when P = Q)','~P=Q~'),(3516,190,20,'supply voltage','Vcc'),(3517,191,1,'no connection','N/C'),(3518,191,2,'emitter, anode','V__F +'),(3519,191,3,'emitter, cathode','V__F -'),(3520,191,4,'no connection','N/C'),(3521,191,5,'supply ground','GND'),(3522,191,6,'output','V__O'),(3523,191,7,'enable input','V__E'),(3524,191,8,'supply voltage','Vcc'),(3525,192,1,'output 1','1OUT'),(3526,192,2,'inverting input 1','1IN-'),(3527,192,3,'non-inverting input 1','1IN+'),(3528,192,4,'positive supply voltage','Vcc'),(3529,192,5,'non-inverting input 2','2IN+'),(3530,192,6,'inverting input 2','2IN-'),(3531,192,7,'output 2','2OUT'),(3532,192,8,'output 3','3OUT'),(3533,192,9,'inverting input 3','3IN-'),(3534,192,10,'non-inverting input 3','3IN+'),(3535,192,11,'negative supply voltage','Vss'),(3536,192,12,'non-inverting input 4','4IN+'),(3537,192,13,'inverting input 4','4IN-'),(3538,192,14,'output 4','4OUT'),(3539,193,1,'decimal data input (active low)','~A~__3'),(3540,193,2,'decimal data input (active low)','~A~__4'),(3541,193,3,'decimal data input (active low)','~A~__5'),(3542,193,4,'decimal data input (active low)','~A~__6'),(3543,193,5,'decimal data input (active low)','~A~__7'),(3544,193,6,'BCD address output (active low)','~Y~__2'),(3545,193,7,'BCD address output (active low)','~Y~__1'),(3546,193,8,'ground','GND'),(3547,193,9,'BCD address output (active low)','~Y~__0'),(3548,193,10,'decimal data input (active low)','~A~__8'),(3549,193,11,'decimal data input (active low)','~A~__0'),(3550,193,12,'decimal data input (active low)','~A~__1'),(3551,193,13,'decimal data input (active low)','~A~__2'),(3552,193,14,'BCD address output (active low)','~Y~__3'),(3553,193,15,'no connection','NC'),(3554,193,16,'supply voltage','Vcc'),(3555,194,1,'3-Wire input/output','DQ'),(3556,194,2,'3-Wire clock input & stand-alone convert input','CLK/~CONV~'),(3557,194,3,'reset','~RST~'),(3558,194,4,'power ground','GND'),(3559,194,5,'Hi/Lo combined trigger','T__COM'),(3560,194,6,'low Temp trigger','T__LOW'),(3561,194,7,'high Temp trigger','T__HIGH'),(3562,194,8,'+3V to +5V','V__DD'),(3563,195,1,'sum output','S2'),(3564,195,2,'B operand input','B2'),(3565,195,3,'A operand input','A2'),(3566,195,4,'sum output','S1'),(3567,195,5,'A operand input','A1'),(3568,195,6,'B operand input','B1'),(3569,195,7,'carry input','CIN'),(3570,195,8,'ground','GND'),(3571,195,9,'carry output','COUT'),(3572,195,10,'sum output','S4'),(3573,195,11,'B operand input','B4'),(3574,195,12,'A operand input','A4'),(3575,195,13,'sum output','S3'),(3576,195,14,'A operand input','A3'),(3577,195,15,'B operand input','B3'),(3578,195,16,'supply voltage','Vcc'),(3579,196,1,'Analog reference voltage','V__Ref'),(3580,196,2,'Positive analog input','IN+'),(3581,196,3,'Negative analog input','IN-'),(3582,196,4,'Ground','V__SS'),(3583,196,5,'Chip select/shutdown','~CS~/SHDN'),(3584,196,6,'SPI data out','D__OUT'),(3585,196,7,'SPI Clock','CLK'),(3586,196,8,'Positive supply voltage (+2.7 to 5.5V)','V__DD'),(3587,197,1,'address input 0','A0'),(3588,197,2,'address input 1','A1'),(3589,197,3,'address input 2','A2'),(3590,197,4,'quasi-bidirectional I/O 0','P0'),(3591,197,5,'quasi-bidirectional I/O 1','P1'),(3592,197,6,'quasi-bidirectional I/O 2','P2'),(3593,197,7,'quasi-bidirectional I/O 3','P3'),(3594,197,8,'supply ground','GND'),(3595,197,9,'quasi-bidirectional I/O 4','P4'),(3596,197,10,'quasi-bidirectional I/O 5','P5'),(3597,197,11,'quasi-bidirectional I/O 6','P6'),(3598,197,12,'quasi-bidirectional I/O 7','P7'),(3599,197,13,'interrupt output (active LOW)','~INT'),(3600,197,14,'serial clock line','SCL'),(3601,197,15,'serial data line','SDA'),(3602,197,16,'supply voltage','Vcc'),(3603,198,1,'data input','2A'),(3604,198,2,'data input','2B'),(3605,198,3,'data input','1A'),(3606,198,4,'data input','1B'),(3607,198,5,'data input','1C'),(3608,198,6,'data output','1Y'),(3609,198,7,'ground','GND'),(3610,198,8,'data input','2C'),(3611,198,9,'data output','2Y'),(3612,198,10,'data output','3Y'),(3613,198,11,'data input','3A'),(3614,198,12,'data input','3B'),(3615,198,13,'data input','3C'),(3616,198,14,'supply voltage','Vcc'),(3617,199,1,'asynchronous reset-direct input (active low)','1~R~D'),(3618,199,2,'data input','1D'),(3619,199,3,'clock input (low-to-high edge-triggered)','1CP'),(3620,199,4,'asynchronous set-direct input (active low)','1~S~D'),(3621,199,5,'true output','1Q'),(3622,199,6,'complement output','1~Q'),(3623,199,7,'ground','GND'),(3624,199,8,'complement output','2~Q'),(3625,199,9,'true output','2Q'),(3626,199,10,'asynchronous set-direct input (active low)','2~S~D'),(3627,199,11,'clock input (low-to-high edge-triggered)','2CP'),(3628,199,12,'data input','2D'),(3629,199,13,'asynchronous reset-direct input (active low)','2~R~D'),(3630,199,14,'supply voltage','Vcc'),(3631,200,1,'VRAM row address strobe','~RAS'),(3632,200,2,'VRAM column address strobe','~CAS'),(3633,200,3,'VRAM address/data bus (least significant bit)','AD7'),(3634,200,4,'VRAM address/data bus','AD6'),(3635,200,5,'VRAM address/data bus','AD5'),(3636,200,6,'VRAM address/data bus','AD4'),(3637,200,7,'VRAM address/data bus','AD3'),(3638,200,8,'VRAM address/data bus','AD2'),(3639,200,9,'VRAM address/data bus','AD1'),(3640,200,10,'VRAM address/data bus (most significant bit)','AD0'),(3641,200,11,'VRAM write strobe','R/~W'),(3642,200,12,'ground','GND'),(3643,200,13,'CPU interface mode select (usu. a CPU address line)','MODE'),(3644,200,14,'CPU-VDP write strobe','~CSW'),(3645,200,15,'CPU-VDP read strobe','~CSR'),(3646,200,16,'CPU interrupt output','~INT'),(3647,200,17,'CPU data bus (least significant bit)','CD7'),(3648,200,18,'CPU data bus','CD6'),(3649,200,19,'CPU data bus','CD5'),(3650,200,20,'CPU data bus','CD4'),(3651,200,21,'CPU data bus','CD3'),(3652,200,22,'CPU data bus','CD2'),(3653,200,23,'CPU data bus','CD1'),(3654,200,24,'CPU data bus (most significant bit)','CD0'),(3655,200,25,'VRAM read data bus (least significant bit)','RD7'),(3656,200,26,'VRAM read data bus','RD6'),(3657,200,27,'VRAM read data bus','RD5'),(3658,200,28,'VRAM read data bus','RD4'),(3659,200,29,'VRAM read data bus','RD3'),(3660,200,30,'VRAM read data bus','RD2'),(3661,200,31,'VRAM read data bus','RD1'),(3662,200,32,'VRAM read data bus (most significant bit)','RD0'),(3663,200,33,'supply voltage','Vcc'),(3664,200,34,'reset (active low; when above +9V, sync input for ext. video)','~RESET~/SYNC'),(3665,200,35,'external VDP input','EXTVDP'),(3666,200,36,'composite video output','COMVID'),(3667,200,37,'VDP output clock; XTAL/24','GROMCLK'),(3668,200,38,'VDP color burst frequency clock','CPUCLK'),(3669,200,39,'crystal input','XTAL1'),(3670,200,40,'crystal input','XTAL2'),(3671,201,1,'A to B clock input (low-to-high, edge-triggered)','CP__AB'),(3672,201,2,'select A to B source input','S__AB'),(3673,201,3,'output enable A to B','OE__AB'),(3674,201,4,'A data input/output','A__0'),(3675,201,5,'A data input/output','A__1'),(3676,201,6,'A data input/output','A__2'),(3677,201,7,'A data input/output','A__3'),(3678,201,8,'A data input/output','A__4'),(3679,201,9,'A data input/output','A__5'),(3680,201,10,'A data input/output','A__6'),(3681,201,11,'A data input/output','A__7'),(3682,201,12,'ground','GND'),(3683,201,13,'B data input/output','B__7'),(3684,201,14,'B data input/output','B__6'),(3685,201,15,'B data input/output','B__5'),(3686,201,16,'B data input/output','B__4'),(3687,201,17,'B data input/output','B__3'),(3688,201,18,'B data input/output','B__2'),(3689,201,19,'B data input/output','B__1'),(3690,201,20,'B data input/output','B__0'),(3691,201,21,'output enable B to A (active low)','~OE~__BA'),(3692,201,22,'select B to A source input','S__BA'),(3693,201,23,'B to A clock input (low-to-high, edge-triggered)','CP__BA'),(3694,201,24,'supply voltage','Vcc'),(3695,202,1,'output 1','1OUT'),(3696,202,2,'inverting input 1','1IN-'),(3697,202,3,'non-inverting input 1','1IN+'),(3698,202,4,'positive supply voltage','V__CC+'),(3699,202,5,'non-inverting input 2','2IN+'),(3700,202,6,'inverting input 2','2IN-'),(3701,202,7,'output 2','2OUT'),(3702,202,8,'output 3','3OUT'),(3703,202,9,'inverting input 3','3IN-'),(3704,202,10,'non-inverting input 3','3IN+'),(3705,202,11,'negative supply voltage','V__CC-'),(3706,202,12,'non-inverting input 4','4IN+'),(3707,202,13,'inverting input 4','4IN-'),(3708,202,14,'output 4','4OUT'),(3709,203,1,'data input 0','A0'),(3710,203,2,'data input 1','A1'),(3711,203,3,'data input 2','A2'),(3712,203,4,'latch enable input (active low)','~LE'),(3713,203,5,'data enable input 1 (active low)','~E~1'),(3714,203,6,'data enable input 2 (active high)','E2'),(3715,203,7,'output 7','~Y~7'),(3716,203,8,'ground','GND'),(3717,203,9,'output 6','~Y~6'),(3718,203,10,'output 5','~Y~5'),(3719,203,11,'output 4','~Y~4'),(3720,203,12,'output 3','~Y~3'),(3721,203,13,'output 2','~Y~2'),(3722,203,14,'output 1','~Y~1'),(3723,203,15,'output 0','~Y~0'),(3724,203,16,'supply voltage','Vcc'),(3725,204,1,'base 1','1B'),(3726,204,2,'base 2','2B'),(3727,204,3,'base 3','3B'),(3728,204,4,'base 4','4B'),(3729,204,5,'base 5','5B'),(3730,204,6,'base 6','6B'),(3731,204,7,'base 7','7B'),(3732,204,8,'common emitter (ground)','E'),(3733,204,9,'common','COM'),(3734,204,10,'collector 7','7C'),(3735,204,11,'collector 6','6C'),(3736,204,12,'collector 5','5C'),(3737,204,13,'collector 4','4C'),(3738,204,14,'collector 3','3C'),(3739,204,15,'collector 2','2C'),(3740,204,16,'collector 1','1C'),(3741,205,1,'asynchronous master reset (active low)','~MR'),(3742,205,2,'flip-flop output','Q__0'),(3743,205,3,'complementary flip-flop output','~Q~__0'),(3744,205,4,'data input','D__0'),(3745,205,5,'data input','D__1'),(3746,205,6,'complementary flip-flop output','~Q~__1'),(3747,205,7,'flip-flop output','Q__1'),(3748,205,8,'ground','GND'),(3749,205,9,'clock input (low-to-high, edge-triggered)','CP'),(3750,205,10,'flip-flop output','Q__2'),(3751,205,11,'complementary flip-flop output','~Q~__2'),(3752,205,12,'data input','D__2'),(3753,205,13,'data input','D__3'),(3754,205,14,'complementary flip-flop output','~Q~__3'),(3755,205,15,'flip-flop output','Q__3'),(3756,205,16,'supply voltage','Vcc'),(3757,206,1,'output 1','1OUT'),(3758,206,2,'inverting input 1','1IN-'),(3759,206,3,'non-inverting input 1','1IN+'),(3760,206,4,'positive supply voltage','Vcc'),(3761,206,5,'non-inverting input 2','2IN+'),(3762,206,6,'inverting input 2','2IN-'),(3763,206,7,'output 2','2OUT'),(3764,206,8,'output 3','3OUT'),(3765,206,9,'inverting input 3','3IN-'),(3766,206,10,'non-inverting input 3','3IN+'),(3767,206,11,'negative supply voltage','Vss'),(3768,206,12,'non-inverting input 4','4IN+'),(3769,206,13,'inverting input 4','4IN-'),(3770,206,14,'output 4','4OUT'),(3771,207,1,'parallel data input','D7'),(3772,207,2,'output','Q5'),(3773,207,3,'output','Q7'),(3774,207,4,'parallel data input','D3'),(3775,207,5,'parallel data input','D2'),(3776,207,6,'parallel data input','D1'),(3777,207,7,'parallel data input','D0'),(3778,207,8,'ground','GND'),(3779,207,9,'parallel load','PL'),(3780,207,10,'clock input (low-to-high edge-triggered)','CP'),(3781,207,11,'serial data input','DS'),(3782,207,12,'output','Q6'),(3783,207,13,'parallel data input','D4'),(3784,207,14,'parallel data input','D5'),(3785,207,15,'parallel data input','D6'),(3786,207,16,'supply voltage','Vcc'),(3787,208,1,'capacitor C1 connection','CAP1A'),(3788,208,2,'capacitor C1 connection','CAP1B'),(3789,208,3,'capacitor C2 connection','CAP2A'),(3790,208,4,'capacitor C2 connection','CAP2B'),(3791,208,5,'master reset','~RES'),(3792,208,6,'master clock','&empty;2'),(3793,208,7,'read/write select','R/~W'),(3794,208,8,'chip select (active low)','~CS'),(3795,208,9,'address bus (register select)','A0'),(3796,208,10,'address bus (register select)','A1'),(3797,208,11,'address bus (register select)','A2'),(3798,208,12,'address bus (register select)','A3'),(3799,208,13,'address bus (register select)','A4'),(3800,208,14,'ground','GND'),(3801,208,15,'data bus','D0'),(3802,208,16,'data bus','D1'),(3803,208,17,'data bus','D2'),(3804,208,18,'data bus','D3'),(3805,208,19,'data bus','D4'),(3806,208,20,'data bus','D5'),(3807,208,21,'data bus','D6'),(3808,208,22,'data bus','D7'),(3809,208,23,'Y-axis potentiometer input','POTY'),(3810,208,24,'X-axis potentiometer input','POTX'),(3811,208,25,'+5VDC supply','Vcc'),(3812,208,26,'external audio input','EXT IN'),(3813,208,27,'audio output','AUDIO OUT'),(3814,208,28,'+12VDC supply','Vdd'),(3815,209,1,'data input','DSA'),(3816,209,2,'data input','DSB'),(3817,209,3,'output','Q0'),(3818,209,4,'output','Q1'),(3819,209,5,'output','Q2'),(3820,209,6,'output','Q3'),(3821,209,7,'ground','GND'),(3822,209,8,'clock input (low-to-high, edge-triggered)','CP'),(3823,209,9,'master reset input (active low)','~MR'),(3824,209,10,'output','Q4'),(3825,209,11,'output','Q5'),(3826,209,12,'output','Q6'),(3827,209,13,'output','Q7'),(3828,209,14,'supply voltage','Vcc'),(3829,252,1,'Input','A__1'),(3830,252,2,'Output','Y__1'),(3831,252,3,'Input','A__2'),(3832,252,4,'Output','Y__2'),(3833,252,5,'Input','A__3'),(3834,252,6,'Output','Y__3'),(3835,252,7,'Ground','GND'),(3836,252,8,'Output','Y__4'),(3837,252,9,'Input','A__4'),(3838,252,10,'Output','Y__5'),(3839,252,11,'Input','A__5'),(3840,252,12,'Output','Y__6'),(3841,252,13,'Input','A__6'),(3842,252,14,'Supply Voltage','V__CC'),(3843,210,1,'analog ground','AGND'),(3844,210,2,'analog current output','OUT A'),(3845,210,3,'feedback resistor connection','R__FB A'),(3846,210,4,'input reference voltage','V__REF A'),(3847,210,5,'digital ground','DGND'),(3848,210,6,'DAC select','~DACA/DACB'),(3849,210,7,'parallel data input','(MSB) DB7'),(3850,210,8,'parallel data input','DB6'),(3851,210,9,'parallel data input','DB5'),(3852,210,10,'parallel data input','DB4'),(3853,210,11,'parallel data input','DB3'),(3854,210,12,'parallel data input','DB2'),(3855,210,13,'parallel data input','DB1'),(3856,210,14,'parallel data input','DB0 (LSB)'),(3857,210,15,'chip select (active low)','~CS'),(3858,210,16,'write to data register (active low)','~WR'),(3859,210,17,'supply voltage','V__DD'),(3860,210,18,'input reference voltage','V__REF B'),(3861,210,19,'feedback resistor connection','R__FB B'),(3862,210,20,'analog current output','OUT B'),(3863,211,1,'BCD input','D1'),(3864,211,2,'BCD input','D2'),(3865,211,3,'lamp test (lights all segments, active low)','~LT'),(3866,211,4,'blank (active low)','~BL'),(3867,211,5,'latch enable (active high)','LE'),(3868,211,6,'BCD input','D3'),(3869,211,7,'BCD input','D0'),(3870,211,8,'ground','GND'),(3871,211,9,'segment output','Qe'),(3872,211,10,'segment output','Qd'),(3873,211,11,'segment output','Qc'),(3874,211,12,'segment output','Qb'),(3875,211,13,'segment output','Qa'),(3876,211,14,'segment output','Qf'),(3877,211,15,'segment output','Qg'),(3878,211,16,'supply voltage','Vcc'),(3879,212,1,'data input','1A'),(3880,212,2,'data input','1B'),(3881,212,3,'data output','1Y'),(3882,212,4,'data input','2A'),(3883,212,5,'data input','2B'),(3884,212,6,'data output','2Y'),(3885,212,7,'ground','GND'),(3886,212,8,'data output','3Y'),(3887,212,9,'data input','3A'),(3888,212,10,'data input','3B'),(3889,212,11,'data output','4Y'),(3890,212,12,'data input','4A'),(3891,212,13,'data input','4B'),(3892,212,14,'supply voltage','V__CC'),(3893,213,1,'reset (active low); port B','(PCINT5/~RESET~/ADC0/dW) PB5'),(3894,213,2,'external clock input; port B','(PCINT3/CLKI/ADC3) PB3'),(3895,213,3,'port B','(PCINT4/ADC2) PB4'),(3896,213,4,'ground','GND'),(3897,213,5,'SPI master output/slave input; port B','PB0 (MOSI/AIN0/OC0A/PCINT0)'),(3898,213,6,'SPI master input/slave output; port B','PB1 (MISO/AIN1/OC0B/INT0/PCINT1)'),(3899,213,7,'SPI master clock; port B','PB2 (SCK/ADC1/T0/PCINT2)'),(3900,213,8,'supply voltage','Vcc'),(3901,214,1,'data input','1A'),(3902,214,2,'data output','1Y'),(3903,214,3,'data input','2A'),(3904,214,4,'data output','2Y'),(3905,214,5,'data input','3A'),(3906,214,6,'data output','3Y'),(3907,214,7,'ground','GND'),(3908,214,8,'data output','4Y'),(3909,214,9,'data input','4A'),(3910,214,10,'data output','5Y'),(3911,214,11,'data input','5A'),(3912,214,12,'data output','6Y'),(3913,214,13,'data input','6A'),(3914,214,14,'supply voltage','Vcc'),(3915,215,1,'enable input (active low)','1~E'),(3916,215,2,'address input','1A__0'),(3917,215,3,'address input','1A__1'),(3918,215,4,'output','1Y__0'),(3919,215,5,'output','1Y__1'),(3920,215,6,'output','1Y__2'),(3921,215,7,'output','1Y__3'),(3922,215,8,'ground','GND'),(3923,215,9,'output','2Y__3'),(3924,215,10,'output','2Y__2'),(3925,215,11,'output','2Y__1'),(3926,215,12,'output','2Y__0'),(3927,215,13,'address input','2A__1'),(3928,215,14,'address input','2A__0'),(3929,215,15,'enable input (active low)','2~E'),(3930,215,16,'supply voltage','Vcc'),(3931,216,1,'true output','2Q'),(3932,216,2,'complement output','2~Q'),(3933,216,3,'clock input (low-to-high edge-triggered)','2CP'),(3934,216,4,'asynchronous clear-direct input','2CD'),(3935,216,5,'synchronous input','2K'),(3936,216,6,'synchronous input','2J'),(3937,216,7,'asynchronous set-direct input','2SD'),(3938,216,8,'ground','GND'),(3939,216,9,'asynchronous set-direct input','1SD'),(3940,216,10,'asynchronous input','1J'),(3941,216,11,'asynchronous input','1K'),(3942,216,12,'asynchronous clear-direct input','1CD'),(3943,216,13,'clock input (low-to-high edge-triggered)','1CP'),(3944,216,14,'complement output','1~Q'),(3945,216,15,'true output','1Q'),(3946,216,16,'supply voltage','Vcc'),(3947,217,1,'Data Line 2 To CPU (Bi-Directional)','D2'),(3948,217,2,'Data Line 7 To CPU (Bi-Directional)','D7'),(3949,217,3,'Data Line 6 To CPU (Bi-Directional)','D6'),(3950,217,4,'Chip Enable Input (Active Low)','~CE~'),(3951,217,5,'Control/Data Select (High = Ctrl, Low = Data)','C/~D~'),(3952,217,6,'Port A or B Select (Low = A, High = B)','B/~A~'),(3953,217,7,'Peripheral Port A Line 7 (Bi-Directional)','PA7'),(3954,217,8,'Peripheral Port A Line 6 (Bi-Directional)','PA6'),(3955,217,9,'Peripheral Port A Line 5 (Bi-Directional)','PA5'),(3956,217,10,'Peripheral Port A Line 4 (Bi-Directional)','PA4'),(3957,217,11,'Power Ground','GND'),(3958,217,12,'Peripheral Port A Line 3 (Bi-Directional)','PA3'),(3959,217,13,'Peripheral Port A Line 2 (Bi-Directional)','PA2'),(3960,217,14,'Peripheral Port A Line 1 (Bi-Directional)','PA1'),(3961,217,15,'Peripheral Port A Line 0 (Bi-Directional)','PA0'),(3962,217,16,'Port A Strobe Input from Peripheral (Active Low)','~ASTB~'),(3963,217,17,'Port B Strobe Input from Peripherial (Active Low)','~BSTB~'),(3964,217,18,'Register A Ready Output (Active High)','ARDY'),(3965,217,19,'Data Line 0 To CPU (Bi-Directional)','D0'),(3966,217,20,'Data Line 1 To CPU (Bi-Directional)','D1'),(3967,217,21,'Register B Ready Output (Active High)','BRDY'),(3968,217,22,'Interrupt Enable Output (Active High)','IEO'),(3969,217,23,'Interrupt Input (Active Low)','~INT~'),(3970,217,24,'Interrupt Enable Input (Active High)','IEI'),(3971,217,25,'System Clock Input','CLK'),(3972,217,26,'Power 5V DC','+5V'),(3973,217,27,'Peripheral Port A Line 0 (Bi-Directional)','PB0'),(3974,217,28,'Peripheral Port A Line 1 (Bi-Directional)','PB1'),(3975,217,29,'Peripheral Port A Line 2 (Bi-Directional)','PB2'),(3976,217,30,'Peripheral Port A Line 3 (Bi-Directional)','PB3'),(3977,217,31,'Peripheral Port A Line 4 (Bi-Directional)','PB4'),(3978,217,32,'Peripheral Port A Line 5 (Bi-Directional)','PB5'),(3979,217,33,'Peripheral Port A Line 6 (Bi-Directional)','PB6'),(3980,217,34,'Peripheral Port A Line 7 (Bi-Directional)','PB7'),(3981,217,35,'Read Request Input from CPU (Active Low)','~RD~'),(3982,217,36,'Input/Output Request Input from CPU (Active Low)','~IORQ~'),(3983,217,37,'Machine Cycle 1 Input from CPU (Active Low)','~M1~'),(3984,217,38,'Data Line 3 To CPU (Bi-Directional)','D3'),(3985,217,39,'Data Line 4 To CPU (Bi-Directional)','D4'),(3986,217,40,'Data Line 5 To CPU (Bi-Directional)','D5'),(3987,218,1,'Programming Supply','V___PP'),(3988,218,2,'Address input','A__12'),(3989,218,3,'Address input','A__7'),(3990,218,4,'Address input','A__6'),(3991,218,5,'Address input','A__5'),(3992,218,6,'Address input','A__4'),(3993,218,7,'Address input','A__3'),(3994,218,8,'Address input','A__2'),(3995,218,9,'Address input','A__1'),(3996,218,10,'Address input','A__0'),(3997,218,11,'Data input/output','O__0'),(3998,218,12,'Data input/output','O__1'),(3999,218,13,'Data input/output','O__2'),(4000,218,14,'Ground','V__SS'),(4001,218,15,'Data input/output','O__3'),(4002,218,16,'Data input/output','O__4'),(4003,218,17,'Data input/output','O__5'),(4004,218,18,'Data input/output','O__6'),(4005,218,19,'Data input/output','O__7'),(4006,218,20,'Chip enable (active low)','~CE'),(4007,218,21,'Address input','A__10'),(4008,218,22,'Output enable (active low)','~OE'),(4009,218,23,'Address input','A__11'),(4010,218,24,'Address input','A__9'),(4011,218,25,'Address input','A__8'),(4012,218,26,'Address input','A__13'),(4013,218,27,'Program enable (active low)','~PGM'),(4014,218,28,'positive supply voltage','V__CC'),(4015,219,1,'output enable (active low)','~OE'),(4016,219,2,'data input','D__0'),(4017,219,3,'data input','D__1'),(4018,219,4,'data input','D__2'),(4019,219,5,'data input','D__3'),(4020,219,6,'data input','D__4'),(4021,219,7,'data input','D__5'),(4022,219,8,'data input','D__6'),(4023,219,9,'data input','D__7'),(4024,219,10,'ground','GND'),(4025,219,11,'latch enable (active high)','LE'),(4026,219,12,'latch output','~Q~__7'),(4027,219,13,'latch output','~Q~__6'),(4028,219,14,'latch output','~Q~__5'),(4029,219,15,'latch output','~Q~__4'),(4030,219,16,'latch output','~Q~__3'),(4031,219,17,'latch output','~Q~__2'),(4032,219,18,'latch output','~Q~__1'),(4033,219,19,'latch output','~Q~__0'),(4034,219,20,'supply voltage','Vcc'),(4035,220,1,'data input','1A'),(4036,220,2,'data input','1B'),(4037,220,3,'data output','1Y'),(4038,220,4,'data output','2Y'),(4039,220,5,'data input','2A'),(4040,220,6,'data input','2B'),(4041,220,7,'ground','GND'),(4042,220,8,'data input','3A'),(4043,220,9,'data input','3B'),(4044,220,10,'data output','3Y'),(4045,220,11,'data output','4Y'),(4046,220,12,'data input','4A'),(4047,220,13,'data input','4B'),(4048,220,14,'supply voltage','Vcc'),(4049,221,1,'common input/output','Z'),(4050,221,2,'independent input/output','Y7'),(4051,221,3,'independent input/output','Y6'),(4052,221,4,'independent input/output','Y5'),(4053,221,5,'independent input/output','Y4'),(4054,221,6,'independent input/output','Y3'),(4055,221,7,'independent input/output','Y2'),(4056,221,8,'independent input/output','Y1'),(4057,221,9,'independent input/output','Y0'),(4058,221,10,'address input','A0'),(4059,221,11,'address input','A1'),(4060,221,12,'ground','GND'),(4061,221,13,'address input','A3'),(4062,221,14,'address input','A2'),(4063,221,15,'enable input (active low)','~E'),(4064,221,16,'independent input/output','Y15'),(4065,221,17,'independent input/output','Y14'),(4066,221,18,'independent input/output','Y13'),(4067,221,19,'independent input/output','Y12'),(4068,221,20,'independent input/output','Y11'),(4069,221,21,'independent input/output','Y10'),(4070,221,22,'independent input/output','Y9'),(4071,221,23,'independent input/output','Y8'),(4072,221,24,'supply voltage','V__CC'),(4073,222,1,'data input','D__1'),(4074,222,2,'data input','D__2'),(4075,222,3,'data input','D__3'),(4076,222,4,'read address input','R__B'),(4077,222,5,'read address input','R__A'),(4078,222,6,'data output','Q__3'),(4079,222,7,'data output','Q__2'),(4080,222,8,'ground','GND'),(4081,222,9,'data output','Q__1'),(4082,222,10,'data output','Q__0'),(4083,222,11,'3-state output read enable (active low)','~RE'),(4084,222,12,'write enable (active low)','~WE'),(4085,222,13,'write address input','W__B'),(4086,222,14,'write address input','W__A'),(4087,222,15,'data input','D__0'),(4088,222,16,'supply voltage','Vcc'),(4089,223,1,'data input 0','A0'),(4090,223,2,'data input 1','A1'),(4091,223,3,'data input 2','A2'),(4092,223,4,'enable input 1 (active low)','~E~1'),(4093,223,5,'enable input 2 (active low)','~E~2'),(4094,223,6,'enable input 3 (active high)','E3'),(4095,223,7,'output 7','Y7'),(4096,223,8,'ground','GND'),(4097,223,9,'output 6','Y6'),(4098,223,10,'output 5','Y5'),(4099,223,11,'output 4','Y4'),(4100,223,12,'output 3','Y3'),(4101,223,13,'output 2','Y2'),(4102,223,14,'output 1','Y1'),(4103,223,15,'output 0','Y0'),(4104,223,16,'supply voltage','Vcc'),(4105,224,1,'output enable (active low)','~OE'),(4106,224,2,'data input','D__0'),(4107,224,3,'data input','D__1'),(4108,224,4,'data input','D__2'),(4109,224,5,'data input','D__3'),(4110,224,6,'data input','D__4'),(4111,224,7,'data input','D__5'),(4112,224,8,'data input','D__6'),(4113,224,9,'data input','D__7'),(4114,224,10,'data input','D__8'),(4115,224,11,'data input','D__9'),(4116,224,12,'ground','GND'),(4117,224,13,'clock input (low to high transition)','CP'),(4118,224,14,'data ouptut (three state)','O__9'),(4119,224,15,'data ouptut (three state)','O__8'),(4120,224,16,'data ouptut (three state)','O__7'),(4121,224,17,'data ouptut (three state)','O__6'),(4122,224,18,'data ouptut (three state)','O__5'),(4123,224,19,'data ouptut (three state)','O__4'),(4124,224,20,'data ouptut (three state)','O__3'),(4125,224,21,'data ouptut (three state)','O__2'),(4126,224,22,'data ouptut (three state)','O__1'),(4127,224,23,'data ouptut (three state)','O__0'),(4128,224,24,'supply voltage','Vcc'),(4129,225,1,'LED supply voltage','V__LED'),(4130,225,2,'Latch data input B','B'),(4131,225,3,'Latch data input A','A'),(4132,225,4,'Left decimal point cathode','DP__L'),(4133,225,5,'Latch strobe input (active low)','~STROBE'),(4134,225,6,'no pin',''),(4135,225,7,'ground','GND'),(4136,225,8,'Display blanking input (active high)','BLANK'),(4137,225,9,'no pin',''),(4138,225,10,'Right decimal point cathode','DP__R'),(4139,225,11,'no pin',''),(4140,225,12,'Latch data input D','D'),(4141,225,13,'Latch data input C','C'),(4142,225,14,'Logic supply voltage','Vcc'),(4143,226,1,'synchronous input','1J'),(4144,226,2,'complement output','1~Q'),(4145,226,3,'true output','1Q'),(4146,226,4,'synchronous input','1K'),(4147,226,5,'true output','2Q'),(4148,226,6,'complement output','2~Q'),(4149,226,7,'ground','GND'),(4150,226,8,'synchronous input','2J'),(4151,226,9,'clock input (high-to-low, edge-triggered)','2~CP'),(4152,226,10,'asynchronous reset (active low)','2~R'),(4153,226,11,'synchronous input','2K'),(4154,226,12,'clock input (high-to-low, edge-triggered)','1~CP'),(4155,226,13,'asynchronous reset (active low)','1~R'),(4156,226,14,'supply voltage','Vcc'),(4157,227,1,'data output','1Y'),(4158,227,2,'data input','1A'),(4159,227,3,'data input','1B'),(4160,227,4,'data input','1C'),(4161,227,5,'data input','1D'),(4162,227,6,'no connection','NC'),(4163,227,7,'ground','GND'),(4164,227,8,'no connection','NC'),(4165,227,9,'data input','2A'),(4166,227,10,'data input','2B'),(4167,227,11,'data input','2C'),(4168,227,12,'data input','2D'),(4169,227,13,'data output','2Y'),(4170,227,14,'supply voltage','Vcc'),(4171,228,1,'negative-edge triggered input 1','1~A'),(4172,228,2,'positive-edge triggered input 1','1B'),(4173,228,3,'direct reset (active low) 1','1~R~D'),(4174,228,4,'active low output 1','1~Q'),(4175,228,5,'active high output 2','2Q'),(4176,228,6,'external capacitor connection 2','2CEXT'),(4177,228,7,'external resistor and capacitor connection 2','2REXT/CEXT'),(4178,228,8,'ground','GND'),(4179,228,9,'negative-edge triggered input 2','2~A'),(4180,228,10,'positive-edge triggered input 2','2B'),(4181,228,11,'direct reset (active low) 2','2~R~D'),(4182,228,12,'active low output 2','2~Q'),(4183,228,13,'active high output 1','1Q'),(4184,228,14,'external capacitor connection 1','1CEXT'),(4185,228,15,'external resistor and capacitor connection 1','1REXT/CEXT'),(4186,228,16,'supply voltage','Vcc'),(4187,229,1,'enable input (active low)','1~E'),(4188,229,2,'address input','1A__0'),(4189,229,3,'address input','1A__1'),(4190,229,4,'output (active low)','1~Y~__0'),(4191,229,5,'output (active low)','1~Y~__1'),(4192,229,6,'output (active low)','1~Y~__2'),(4193,229,7,'output (active low)','1~Y~__3'),(4194,229,8,'ground','GND'),(4195,229,9,'output (active low)','2~Y~__3'),(4196,229,10,'output (active low)','2~Y~__2'),(4197,229,11,'output (active low)','2~Y~__1'),(4198,229,12,'output (active low)','2~Y~__0'),(4199,229,13,'address input','2A__1'),(4200,229,14,'address input','2A__0'),(4201,229,15,'enable input (active low)','2~E'),(4202,229,16,'supply voltage','Vcc'),(4203,230,1,'data input','2A'),(4204,230,2,'data input','2B'),(4205,230,3,'data input','1A'),(4206,230,4,'data input','1B'),(4207,230,5,'data input','1C'),(4208,230,6,'data output','1Y'),(4209,230,7,'ground','GND'),(4210,230,8,'data input','2C'),(4211,230,9,'data output','2Y'),(4212,230,10,'data output','3Y'),(4213,230,11,'data input','3A'),(4214,230,12,'data input','3B'),(4215,230,13,'data input','3C'),(4216,230,14,'supply voltage','Vcc'),(4217,231,1,'balance','BAL'),(4218,231,2,'inverting input','IN-'),(4219,231,3,'non-inverting input','IN+'),(4220,231,4,'negative supply voltage','Vss'),(4221,231,5,'balance','BAL'),(4222,231,6,'output','OUT'),(4223,231,7,'positive supply voltage','Vcc'),(4224,231,8,'no connection','NC'),(4225,232,1,'reset (active low); port C','(~RESET) PC6'),(4226,232,2,'UART receive; port D','(RXD) PD0'),(4227,232,3,'UART transmit; port D','(TXD) PD1'),(4228,232,4,'external interrupt 0; port D','(INT0) PD2'),(4229,232,5,'external interrupt 1; port D','(INT1) PD3'),(4230,232,6,'port D','(XCK/T0) PD4'),(4231,232,7,'supply voltage','Vcc'),(4232,232,8,'ground','GND'),(4233,232,9,'clock oscillator pin 1; port B','(XTAL1/TOSC1) PB6'),(4234,232,10,'clock oscillator pin 2; port B','(XTAL2/TOSC2) PB7'),(4235,232,11,'port D','(T1) PD5'),(4236,232,12,'port D','(AIN0) PD6'),(4237,232,13,'port D','(AIN1) PD7'),(4238,232,14,'port B','(ICP1) PB0'),(4239,232,15,'port B','PB1 (OC1A)'),(4240,232,16,'SPI slave select; port B','PB2 (SS/OC1B)'),(4241,232,17,'SPI master output/slave input; port B','PB3 (MOSI/OC2)'),(4242,232,18,'SPI master input/slave output; port B','PB4 (MISO)'),(4243,232,19,'SPI master clock; port B','PB5 (SCK)'),(4244,232,20,'A/D converter supply voltage','AVcc'),(4245,232,21,'analog reference for A/D converter','AREF'),(4246,232,22,'ground','GND'),(4247,232,23,'port C','PC0 (ADC0)'),(4248,232,24,'port C','PC1 (ADC1)'),(4249,232,25,'port C','PC2 (ADC2)'),(4250,232,26,'port C','PC3 (ADC3)'),(4251,232,27,'2-wire clock; port C','PC4 (ADC4/SCL)'),(4252,232,28,'2-wire data; port C','PC5 (ADC5/SDA)'),(4253,233,1,'common data select input','S'),(4254,233,2,'data input from source 0','1I__0'),(4255,233,3,'data input from source 1','1I__1'),(4256,233,4,'multiplexer output','1Y'),(4257,233,5,'data input from source 0','2I__0'),(4258,233,6,'data input from source 1','2I__1'),(4259,233,7,'multiplexer output','2Y'),(4260,233,8,'ground','GND'),(4261,233,9,'multiplexer output','3Y'),(4262,233,10,'data input from source 1','3I__1'),(4263,233,11,'data input from source 0','3I__0'),(4264,233,12,'multiplexer output','4Y'),(4265,233,13,'data input from source 1','4I__1'),(4266,233,14,'data input from source 0','4I__0'),(4267,233,15,'enable input (active low)','~E'),(4268,233,16,'supply voltage','Vcc'),(4269,234,1,'data input','A1'),(4270,234,2,'data input','B1'),(4271,234,3,'data output (see note)','Q1'),(4272,234,4,'data output (see note)','Q2'),(4273,234,5,'data input','A2'),(4274,234,6,'data input','B2'),(4275,234,7,'ground','GND'),(4276,234,8,'data input','C2'),(4277,234,9,'data input','D2'),(4278,234,10,'inhibit','INH1'),(4279,234,11,'inhibit','INH2'),(4280,234,12,'data input','C1'),(4281,234,13,'data input','D1'),(4282,234,14,'supply voltage','Vcc'),(4283,235,1,'parallel data input','D1'),(4284,235,2,'count output','Q1'),(4285,235,3,'count output','Q0'),(4286,235,4,'count-down clock input (low-to-high edge-triggered)','CPD'),(4287,235,5,'count-up clock input (low-to-high edge-triggered)','CPU'),(4288,235,6,'count output','Q2'),(4289,235,7,'count output','Q3'),(4290,235,8,'ground','GND'),(4291,235,9,'parallel data input','D3'),(4292,235,10,'parallel data input','D2'),(4293,235,11,'parallel load (active low)','~PL'),(4294,235,12,'terminal count-up (carry; active low)','~TCU'),(4295,235,13,'terminal count-down (borrow; active low)','~TCD'),(4296,235,14,'master reset','MR'),(4297,235,15,'parallel data input','D0'),(4298,235,16,'supply voltage','Vcc'),(4299,236,1,'bypass','BYPASS'),(4300,236,2,'non-inverting input','IN+'),(4301,236,3,'ground (heat sink)','GND'),(4302,236,4,'ground (heat sink)','GND'),(4303,236,5,'ground (heat sink)','GND'),(4304,236,6,'inverting input','IN-'),(4305,236,7,'ground','GND'),(4306,236,8,'output','OUT'),(4307,236,9,'no connection','NC'),(4308,236,10,'ground (heat sink)','GND'),(4309,236,11,'ground (heat sink)','GND'),(4310,236,12,'ground (heat sink)','GND'),(4311,236,13,'no connection','NC'),(4312,236,14,'supply voltage','Vcc'),(4313,237,1,'enable input (active low)','1~E'),(4314,237,2,'address input','1A__0'),(4315,237,3,'address input','1A__1'),(4316,237,4,'output','1~Y~__0'),(4317,237,5,'output','1~Y~__1'),(4318,237,6,'output','1~Y~__2'),(4319,237,7,'output','1~Y~__3'),(4320,237,8,'ground','GND'),(4321,237,9,'output','2~Y~__3'),(4322,237,10,'output','2~Y~__2'),(4323,237,11,'output','2~Y~__1'),(4324,237,12,'output','2~Y~__0'),(4325,237,13,'address input','2A__1'),(4326,237,14,'address input','2A__0'),(4327,237,15,'enable input (active low)','2~E'),(4328,237,16,'supply voltage','Vcc'),(4329,238,1,'data input','D__1'),(4330,238,2,'counter output','Q__1'),(4331,238,3,'counter output','Q__0'),(4332,238,4,'count enable input (active low)','~CE'),(4333,238,5,'up/down input','~U~/D'),(4334,238,6,'counter output','Q__2'),(4335,238,7,'counter output','Q__3'),(4336,238,8,'ground','GND'),(4337,238,9,'data input','D__3'),(4338,238,10,'data input','D__2'),(4339,238,11,'parallel load input (active low)','~PL'),(4340,238,12,'terminal count output','TC'),(4341,238,13,'ripple clock output (active low)','~RC'),(4342,238,14,'clock input (low-to-high, edge-triggered)','CP'),(4343,238,15,'data input','D__0'),(4344,238,16,'supply voltage','Vcc'),(4345,239,1,'output enable (active low)','1~OE'),(4346,239,2,'data input','1A0'),(4347,239,3,'bus output','2Y0'),(4348,239,4,'data input','1A1'),(4349,239,5,'bus output','2Y1'),(4350,239,6,'data input','1A2'),(4351,239,7,'bus output','2Y2'),(4352,239,8,'data input','1A3'),(4353,239,9,'bus output','2Y3'),(4354,239,10,'ground','GND'),(4355,239,11,'data input','2A3'),(4356,239,12,'bus output','1Y3'),(4357,239,13,'data input','2A2'),(4358,239,14,'bus output','1Y2'),(4359,239,15,'data input','2A1'),(4360,239,16,'bus output','1Y1'),(4361,239,17,'data input','2A0'),(4362,239,18,'bus output','1Y0'),(4363,239,19,'output enable (active low)','2~OE'),(4364,239,20,'supply voltage','Vcc'),(4365,240,1,'asynchronous parallel load input (active low)','~PL'),(4366,240,2,'clock input (low-to-high, edge-triggered)','CP'),(4367,240,3,'parallel data input','D4'),(4368,240,4,'parallel data input','D5'),(4369,240,5,'parallel data input','D6'),(4370,240,6,'parallel data input','D7'),(4371,240,7,'complementary output from the last stage','~Q~7'),(4372,240,8,'ground','GND'),(4373,240,9,'serial output from the last stage','Q7'),(4374,240,10,'serial data input','DS'),(4375,240,11,'parallel data input','D0'),(4376,240,12,'parallel data input','D1'),(4377,240,13,'parallel data input','D2'),(4378,240,14,'parallel data input','D3'),(4379,240,15,'clock enable input (active low)','~CE'),(4380,240,16,'supply voltage','Vcc'),(4381,241,1,'no connection','NC'),(4382,241,2,'no connection','NC'),(4383,241,3,'ground 1','GND 1'),(4384,241,4,'non-inverting input 1','+INPUT 1'),(4385,241,5,'inverting input 1','-INPUT 1'),(4386,241,6,'negative supply voltage','V-'),(4387,241,7,'output 2','OUTPUT 2'),(4388,241,8,'ground 2','GND 2'),(4389,241,9,'non-inverting input 2','+INPUT 2'),(4390,241,10,'inverting input 2','-INPUT 2'),(4391,241,11,'positive supply voltage','V+'),(4392,241,12,'output 1','OUTPUT 1'),(4393,241,13,'not connected','NC'),(4394,241,14,'not connected','NC'),(4395,242,1,'temperature sensor; voltage range of 1.25V to 2.65V (typical)','V__IN'),(4396,242,2,'positive terminal for PWM ramp generator timing capacitor; 1 &micro;F for 30 Hz PWM','C__F'),(4397,242,3,'auto-shutdown voltage; auto-shutdown occurs when V__IN <= V__AS','V__AS'),(4398,242,4,'ground','GND'),(4399,242,5,'fan rotation pulses; absense of pulses indicates a fault','SENSE'),(4400,242,6,'goes low to indicate a fault condition','~FAULT~'),(4401,242,7,'active high complimentary output that drives the fan motor through an NPN transistor or N-channel MOSFET','V__OUT'),(4402,242,8,'power supply','V__DD'),(4403,243,1,'asynchronous master reset (active low)','~MR'),(4404,243,2,'serial data input (shift right)','D__SR'),(4405,243,3,'parallel data input','D__0'),(4406,243,4,'parallel data input','D__1'),(4407,243,5,'parallel data input','D__2'),(4408,243,6,'parallel data input','D__3'),(4409,243,7,'serial data input (shift left)','D__SL'),(4410,243,8,'ground','GND'),(4411,243,9,'mode control input','S__0'),(4412,243,10,'mode control input','S__1'),(4413,243,11,'clock input (low-to-high, edge-triggered)','CP'),(4414,243,12,'parallel output','Q__3'),(4415,243,13,'parallel output','Q__2'),(4416,243,14,'parallel output','Q__1'),(4417,243,15,'parallel output','Q__0'),(4418,243,16,'supply voltage','Vcc'),(4419,244,1,'clock input, 2nd, 3rd and 4th section (high-to-low edge-triggered)','~CP~__1'),(4420,244,2,'asynchronous master reset','MR__1'),(4421,244,3,'asynchronous master reset','MR__2'),(4422,244,4,'no connection','NC'),(4423,244,5,'supply voltage','Vcc'),(4424,244,6,'no connection','NC'),(4425,244,7,'no connection','NC'),(4426,244,8,'counter output','Q__2'),(4427,244,9,'counter output','Q__1'),(4428,244,10,'ground','GND'),(4429,244,11,'counter output','Q__3'),(4430,244,12,'counter output','Q__0'),(4431,244,13,'no connection','NC'),(4432,244,14,'clock input, 1st section (high-to-low edge-triggered)','~CP~__0'),(4433,260,1,'Supply Voltage','V__SS'),(4434,260,2,'Bidirectional Port A','PA__0'),(4435,260,3,'Bidirectional Port A','PA__1'),(4436,260,4,'Bidirectional Port A','PA__2'),(4437,260,5,'Bidirectional Port A','PA__3'),(4438,260,6,'Bidirectional Port A','PA__4'),(4439,260,7,'Bidirectional Port A','PA__5'),(4440,260,8,'Bidirectional Port A','PA__6'),(4441,260,9,'Bidirectional Port A','PA__7'),(4442,260,10,'Bidirectional Port B','PB__0'),(4443,260,11,'Bidirectional Port B','PB__1'),(4444,260,12,'Bidirectional Port B','PB__2'),(4445,260,13,'Bidirectional Port B','PB__3'),(4446,260,14,'Bidirectional Port B','PB__4'),(4447,260,15,'Bidirectional Port B','PB__5'),(4448,260,16,'Bidirectional Port B','PB__6'),(4449,260,17,'Bidirectional Port B','PB__7'),(4450,260,18,'Interrupt Input','CB1'),(4451,260,19,'Peripheral Control','CB2'),(4452,260,20,'Ground','V__CC'),(4453,260,21,'Read Write','R/~W'),(4454,260,22,'Chip Select (active high)','CS0'),(4455,260,23,'Chip Select (active low)','~CS2'),(4456,260,24,'Chip Select (active high)','CS1'),(4457,260,25,'Enable','E'),(4458,260,26,'Bidirectional Data','D__7'),(4459,260,27,'Bidirectional Data','D__6'),(4460,260,28,'Bidirectional Data','D__5'),(4461,260,29,'Bidirectional Data','D__4'),(4462,260,30,'Bidirectional Data','D__3'),(4463,260,31,'Data Input/Output','D__2'),(4464,260,32,'Bidirectional Data','D__1'),(4465,260,33,'Bidirectional Data','D__0'),(4466,260,34,'Reset (active low)','~RESET'),(4467,260,35,'Register Select','RS1'),(4468,260,36,'Register Select','RS0'),(4469,260,37,'Interrupt Request B (active low)','~IRQB'),(4470,260,38,'Interrupt Request A (active low)','~IRQA'),(4471,260,39,'Peripheral Control','CA2'),(4472,260,40,'Interrupt Input','CA1'),(4473,261,1,'Programming Voltage','V__PP'),(4474,261,2,'Address Input','A__12'),(4475,261,3,'Address Input','A__7'),(4476,261,4,'Address Input','A__6'),(4477,261,5,'Address Input','A__5'),(4478,261,6,'Address Input','A__4'),(4479,261,7,'Address Input','A__3'),(4480,261,8,'Address Input','A__2'),(4481,261,9,'Address Input','A__1'),(4482,261,10,'Address Input','A__0'),(4483,261,11,'Data Output','O__0'),(4484,261,12,'Data Input/Output','O__1'),(4485,261,13,'Data Input/Output','O__2'),(4486,261,14,'Ground','V__SS'),(4487,261,15,'Data Input/Output','O__3'),(4488,261,16,'Data Input/Output','O__4'),(4489,261,17,'Data Input/Output','O__5'),(4490,261,18,'Data Input/Output','O__6'),(4491,261,19,'Data Input/Output','O__7'),(4492,261,20,'Chip Enable (active low)','~CE'),(4493,261,21,'Address Input','A__10'),(4494,261,22,'Output Enable (active low)','~OE'),(4495,261,23,'Address Input','A__11'),(4496,261,24,'Address Input','A__9'),(4497,261,25,'Address Input','A__8'),(4498,261,26,'No Connection','NC'),(4499,261,27,'Program Enable (active low)','~PGM'),(4500,261,28,'Supply Voltage','V__CC'),(4501,262,1,'Ground','V__SS'),(4502,262,2,'Ready','RDY'),(4503,262,3,'Clock Phase 1 Out','Phi__1'),(4504,262,4,'Interrupt Request (active low)','~IRQ'),(4505,262,5,'No Connection','NC'),(4506,262,6,'Non-Maskable Interrupt (active low)','~NMI'),(4507,262,7,'Synchronize','SYNC'),(4508,262,8,'Power Supply','V__CC'),(4509,262,9,'Address Bus','A__0'),(4510,262,10,'Address Bus','A__1'),(4511,262,11,'Address Bus','A__2'),(4512,262,12,'Address Bus','A__3'),(4513,262,13,'Address Bus','A__4'),(4514,262,14,'Address Bus','A__5'),(4515,262,15,'Address Bus','A__6'),(4516,262,16,'Address Bus','A__7'),(4517,262,17,'Address Bus','A__8'),(4518,262,18,'Address Bus','A__9'),(4519,262,19,'Address Bus','A__10'),(4520,262,20,'Address Bus','A__11'),(4521,262,21,'Ground','V__SS'),(4522,262,22,'Address Bus','A__12'),(4523,262,23,'Address Bus','A__13'),(4524,262,24,'Address Bus','A__14'),(4525,262,25,'Address Bus','A__15'),(4526,262,26,'Data Bus','D__7'),(4527,262,27,'Data Bus','D__6'),(4528,262,28,'Data Bus','D__5'),(4529,262,29,'Data Bus','D__4'),(4530,262,30,'Data Bus','D__3'),(4531,262,31,'Data Bus','D__2'),(4532,262,32,'Data Bus','D__1'),(4533,262,33,'Data Bus','D__0'),(4534,262,34,'Read Write','R/~W'),(4535,262,35,'No Connection','NC'),(4536,262,36,'No Connection','NC'),(4537,262,37,'Clock Phase 0 In','Phi__0'),(4538,262,38,'Set Overflow (active low)','~SO'),(4539,262,39,'Clock Phase 2 Out','Phi__2'),(4540,262,40,'Reset (active low)','~RES'),(4541,264,1,'Receiver 1 In negative','REC1 In -'),(4542,264,2,'Receiver 1 In positive','REC1 In +'),(4543,264,3,'Receiver 1 Output','REC1 Out'),(4544,264,4,'Driver 1 Enable','DR1 EN'),(4545,264,5,'Receiver 2 Output','REC2 Out'),(4546,264,6,'Receiver 2 In positive','REC2 In +'),(4547,264,7,'Receiver 2In negative','REC2 In -'),(4548,264,8,'Ground','GND'),(4549,264,9,'Driver 2 In','DR2 In'),(4550,264,10,'Driver 2 Out','DR2 Out'),(4551,264,11,'Driver 2 Out Inverse','~DR2 Out'),(4552,264,12,'Driver 2 Enable','DR2 EN'),(4553,264,13,'Driver 1 Output Inverse','~DR1 Out'),(4554,264,14,'Driver 1 Output','DR1 Out'),(4555,264,15,'Driver 1 Input','DR1 In'),(4556,264,16,'Supply Voltage','V__CC'),(4557,265,1,'Reset','R'),(4558,265,2,'Data  Oui','Q__0'),(4559,265,3,'Data In','D__0'),(4560,265,4,'Data In','D__1'),(4561,265,5,'Data  Oui','Q__1'),(4562,265,6,'Data In','D__2'),(4563,265,7,'Data  Oui','Q__2'),(4564,265,8,'Cround','V__SS'),(4565,265,9,'Clock','C'),(4566,265,10,'Data  Oui','Q__3'),(4567,265,11,'Data In','D__3'),(4568,265,12,'Data  Oui','Q__4'),(4569,265,13,'Data In','D__4'),(4570,265,14,'Data In','D__5'),(4571,265,15,'Data  Oui','Q__5'),(4572,265,16,'Supply Voltage','V__DD'),(4573,266,1,'Logic / arithMetic ','L/~A'),(4574,266,2,'P less than Q In','P < Q IN'),(4575,266,3,'P greater than Q In','P > Q IN'),(4576,266,4,'Q Word','Q__7'),(4577,266,5,'Q Word','Q__6'),(4578,266,6,'Q Word','Q__5'),(4579,266,7,'Q Word','Q__4'),(4580,266,8,'Q Word','Q__3'),(4581,266,9,'Q Word','Q__2'),(4582,266,10,'Q Word','Q__1'),(4583,266,11,'Q Word','Q__0'),(4584,266,12,'Ground','GND'),(4585,266,13,'P greater than Q Out','P > Q OUT'),(4586,266,14,'P less than Q Out','P < Q OUT'),(4587,266,15,'P Word','p__0'),(4588,266,16,'P Word','p__1'),(4589,266,17,'P Word','p__2'),(4590,266,18,'P Word','p__3'),(4591,266,19,'P Word','p__4'),(4592,266,20,'P Word','p__5'),(4593,266,21,'P Word','p__6'),(4594,266,22,'P Word','p__7'),(4595,266,23,'P Latch Enable','PLE'),(4596,266,24,'Supply Voltage','V__CC'),(4597,267,1,'No Connection','NC'),(4598,267,2,'data input','1A'),(4599,267,3,'data input','1B'),(4600,267,4,'data input','2A'),(4601,267,5,'No Connection','NC'),(4602,267,6,'data input','2B'),(4603,267,7,'No Connection','NC'),(4604,267,8,'data input','2C'),(4605,267,9,'data output','2Y'),(4606,267,10,'Ground','GND'),(4607,267,11,'No Connection','NC'),(4608,267,12,'data output','3Y'),(4609,267,13,'data input','3A'),(4610,267,14,'data input','3B'),(4611,267,15,'No Connection','NC'),(4612,267,16,'data input','3C'),(4613,267,17,'No Connection','NC'),(4614,267,18,'data output','1Y'),(4615,267,19,'data input','1C'),(4616,267,20,'Suply Voltage','V__CC');
/*!40000 ALTER TABLE `pins` ENABLE KEYS */;
UNLOCK TABLES;
/*!40103 SET TIME_ZONE=@OLD_TIME_ZONE */;

/*!40101 SET SQL_MODE=@OLD_SQL_MODE */;
/*!40014 SET FOREIGN_KEY_CHECKS=@OLD_FOREIGN_KEY_CHECKS */;
/*!40014 SET UNIQUE_CHECKS=@OLD_UNIQUE_CHECKS */;
/*!40101 SET CHARACTER_SET_CLIENT=@OLD_CHARACTER_SET_CLIENT */;
/*!40101 SET CHARACTER_SET_RESULTS=@OLD_CHARACTER_SET_RESULTS */;
/*!40101 SET COLLATION_CONNECTION=@OLD_COLLATION_CONNECTION */;
/*!40111 SET SQL_NOTES=@OLD_SQL_NOTES */;

-- Dump completed on 2024-10-06 19:26:47
