NDSummary.OnToolTipsLoaded("File2:tb_axi_lite_slave.v",{83:"<div class=\"NDToolTip TInformation LSystemVerilog\"><div class=\"TTSummary\">Test bench for axi lite slave</div></div>",84:"<div class=\"NDToolTip TInformation LSystemVerilog\"><div class=\"TTSummary\">Copyright 2025 Jay Convertino</div></div>",85:"<div class=\"NDToolTip TModule LSystemVerilog\"><div id=\"NDPrototype85\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">module</span> tb_axi_lite_slave ()</div></div><div class=\"TTSummary\">Test bench for axi lite slave</div></div>",86:"<div class=\"NDToolTip TModule LSystemVerilog\"><div id=\"NDPrototype86\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/4/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/4/2\">axi_lite_block_ram #(</div><div class=\"PSymbols InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">.</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">ADDRESS_WIDTH(<span class=\"SHNumber\">32</span>),</div><div class=\"PSymbols InFirstParameterColumn\" data-WideGridArea=\"2/2/3/3\" data-NarrowGridArea=\"3/1/4/2\" style=\"grid-area:2/2/3/3\">.</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"2/3/3/4\" data-NarrowGridArea=\"3/2/4/3\" style=\"grid-area:2/3/3/4\">BUS_WIDTH(<span class=\"SHNumber\">4</span>),</div><div class=\"PSymbols InFirstParameterColumn\" data-WideGridArea=\"3/2/4/3\" data-NarrowGridArea=\"4/1/5/2\" style=\"grid-area:3/2/4/3\">.</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"3/3/4/4\" data-NarrowGridArea=\"4/2/5/3\" style=\"grid-area:3/3/4/4\">DEPTH(<span class=\"SHNumber\">256</span>)</div><div class=\"PAfterParameters NegativeLeftSpaceOnWide\" data-WideGridArea=\"3/4/4/5\" data-NarrowGridArea=\"5/1/6/4\" style=\"grid-area:3/4/4/5\">) dut ( .aclk(tb_data_clk), .arstn(tb_rstn), .s_axi_awvalid(tb_s_axi_awvalid), .s_axi_awaddr(tb_s_axi_awaddr), .s_axi_awprot(tb_s_axi_awprot), .s_axi_awready(tb_s_axi_awready), .s_axi_wvalid(tb_s_axi_wvalid), .s_axi_wdata(tb_s_axi_wdata), .s_axi_wstrb(tb_s_axi_wstrb), .s_axi_wready(tb_s_axi_wready), .s_axi_bvalid(tb_s_axi_bvalid), .s_axi_bresp(tb_s_axi_bresp), .s_axi_bready(tb_s_axi_bready), .s_axi_arvalid(tb_s_axi_arvalid), .s_axi_araddr(tb_s_axi_araddr), .s_axi_arprot(tb_s_axi_arprot), .s_axi_arready(tb_s_axi_arready), .s_axi_rvalid(tb_s_axi_rvalid), .s_axi_rdata(tb_s_axi_rdata), .s_axi_rresp(tb_s_axi_rresp), .s_axi_rready(tb_s_axi_rready) )</div></div></div></div><div class=\"TTSummary\">Module instance of axi_lite_block_ram</div></div>"});