                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ISO C Compiler
                                      3 ; Version 4.5.1 #15267 (Mac OS X ppc)
                                      4 ;--------------------------------------------------------
                                      5 	.module banks_nonintrinsic
                                      6 	
                                      7 ;--------------------------------------------------------
                                      8 ; Public variables in this module
                                      9 ;--------------------------------------------------------
                                     10 	.globl _main
                                     11 	.globl _set_RAM_bank1
                                     12 	.globl _set_RAM_bank0
                                     13 	.globl _set_ROM_bank2
                                     14 	.globl _set_ROM_bank1
                                     15 	.globl _puts
                                     16 	.globl _printf
                                     17 	.globl _putchar
                                     18 	.globl _add_num__ptr
                                     19 	.globl _hello_rom_1
                                     20 	.globl _hello_rom_2
                                     21 	.globl _add_num_sram_0
                                     22 	.globl _hello_sram_0
                                     23 	.globl _add_num_sram_1b
                                     24 	.globl _add_num_sram_1a
                                     25 	.globl _hello_sram_1
                                     26 	.globl _add_num_wram
                                     27 	.globl _data
                                     28 	.globl __current_ram_bank
                                     29 	.globl ___dummy_variable
                                     30 	.globl _hello_code
                                     31 ;--------------------------------------------------------
                                     32 ; special function registers
                                     33 ;--------------------------------------------------------
                                     34 ;--------------------------------------------------------
                                     35 ; ram data
                                     36 ;--------------------------------------------------------
                                     37 	.area _DATA
    00000000                         38 ___dummy_variable::
    00000000                         39 	.ds 1
                                     40 ;--------------------------------------------------------
                                     41 ; ram data
                                     42 ;--------------------------------------------------------
                                     43 	.area _INITIALIZED
    00000000                         44 __current_ram_bank::
    00000000                         45 	.ds 1
    00000001                         46 _data::
    00000001                         47 	.ds 20
    00000015                         48 _add_num_wram::
    00000015                         49 	.ds 2
                                     50 ;--------------------------------------------------------
                                     51 ; DATA_1 ram data
                                     52 ;--------------------------------------------------------
                                     53 	.area _DATA_1
    00000000                         54 _hello_sram_1::
    00000000                         55 	.ds 20
    00000014                         56 _add_num_sram_1a::
    00000014                         57 	.ds 2
    00000016                         58 _add_num_sram_1b::
    00000016                         59 	.ds 2
                                     60 ;--------------------------------------------------------
                                     61 ; DATA_0 ram data
                                     62 ;--------------------------------------------------------
                                     63 	.area _DATA_0
    00000000                         64 _hello_sram_0::
    00000000                         65 	.ds 20
    00000014                         66 _add_num_sram_0::
    00000014                         67 	.ds 2
                                     68 ;--------------------------------------------------------
                                     69 ; CODE_2 rom data
                                     70 ;--------------------------------------------------------
                                     71 	.area _CODE_2
    00000000                         72 _hello_rom_2:
    00000000 68 65 6C 6C 6F 20 66    73 	.ascii "hello from CODE_2"
             72 6F 6D 20 43 4F 44
             45 5F 32
    00000011 0A                      74 	.db 0x0a
    00000012 00                      75 	.db 0x00
                                     76 ;--------------------------------------------------------
                                     77 ; CODE_1 rom data
                                     78 ;--------------------------------------------------------
                                     79 	.area _CODE_1
    00000000                         80 _hello_rom_1:
    00000000 68 65 6C 6C 6F 20 66    81 	.ascii "hello from CODE_1"
             72 6F 6D 20 43 4F 44
             45 5F 31
    00000011 0A                      82 	.db 0x0a
    00000012 00                      83 	.db 0x00
    00000013                         84 _add_num__ptr:
    00000013r14r00                   85 	.dw _add_num_sram_1a
    00000015r16r00                   86 	.dw _add_num_sram_1b
                                     87 ;--------------------------------------------------------
                                     88 ; absolute external ram data
                                     89 ;--------------------------------------------------------
                                     90 	.area _DABS (ABS)
                                     91 ;--------------------------------------------------------
                                     92 ; global & static initialisations
                                     93 ;--------------------------------------------------------
                                     94 	.area _HOME
                                     95 	.area _GSINIT
                                     96 	.area _GSFINAL
                                     97 	.area _GSINIT
                                     98 ;--------------------------------------------------------
                                     99 ; Home
                                    100 ;--------------------------------------------------------
                                    101 	.area _HOME
                                    102 ;src/banks_nonintrinsic.c:21: void set_ROM_bank1(void) NONBANKED { SWITCH_ROM(1); }
                                    103 ;	---------------------------------
                                    104 ; Function set_ROM_bank1
                                    105 ; ---------------------------------
    00000000                        106 _set_ROM_bank1::
    00000000 3E 01            [ 8]  107 	ld	a, #0x01
    00000002 E0r00            [12]  108 	ldh	(__current_bank + 0), a
    00000004 21r00r00         [12]  109 	ld	hl, #_rROMB0
    00000007 36 01            [12]  110 	ld	(hl), #0x01
    00000009 C9               [16]  111 	ret
    0000000A                        112 _hello_code:
    0000000A 68 65 6C 6C 6F 20 66   113 	.ascii "hello from CODE"
             72 6F 6D 20 43 4F 44
             45
    00000019 0A                     114 	.db 0x0a
    0000001A 00                     115 	.db 0x00
                                    116 ;src/banks_nonintrinsic.c:22: void set_ROM_bank2(void) NONBANKED { SWITCH_ROM(2); }
                                    117 ;	---------------------------------
                                    118 ; Function set_ROM_bank2
                                    119 ; ---------------------------------
    0000001B                        120 _set_ROM_bank2::
    0000001B 3E 02            [ 8]  121 	ld	a, #0x02
    0000001D E0r00            [12]  122 	ldh	(__current_bank + 0), a
    0000001F 21r00r00         [12]  123 	ld	hl, #_rROMB0
    00000022 36 02            [12]  124 	ld	(hl), #0x02
    00000024 C9               [16]  125 	ret
                                    126 ;src/banks_nonintrinsic.c:31: void set_RAM_bank0(void) NONBANKED { SWITCH_RAM_BANK(0); }
                                    127 ;	---------------------------------
                                    128 ; Function set_RAM_bank0
                                    129 ; ---------------------------------
    00000025                        130 _set_RAM_bank0::
    00000025 AF               [ 4]  131 	xor	a, a
    00000026 EAr00r00         [16]  132 	ld	(#__current_ram_bank),a
    00000029 C9               [16]  133 	ret
                                    134 ;src/banks_nonintrinsic.c:32: void set_RAM_bank1(void) NONBANKED { SWITCH_RAM_BANK(1); }
                                    135 ;	---------------------------------
                                    136 ; Function set_RAM_bank1
                                    137 ; ---------------------------------
    0000002A                        138 _set_RAM_bank1::
    0000002A 21r00r00         [12]  139 	ld	hl, #__current_ram_bank
    0000002D 36 01            [12]  140 	ld	(hl), #0x01
    0000002F C9               [16]  141 	ret
                                    142 	.area _HOME
                                    143 ;--------------------------------------------------------
                                    144 ; code
                                    145 ;--------------------------------------------------------
                                    146 	.area _CODE
                                    147 ;src/banks_nonintrinsic.c:50: void main(void) {
                                    148 ;	---------------------------------
                                    149 ; Function main
                                    150 ; ---------------------------------
    00000000                        151 _main::
    00000000 3B               [ 8]  152 	dec	sp
    00000001 3B               [ 8]  153 	dec	sp
                                    154 ;src/banks_nonintrinsic.c:53: add_num_sram_0 = 2;
    00000002 CDr25r00         [24]  155 	call	_set_RAM_bank0
    00000005 21r14r00         [12]  156 	ld	hl, #_add_num_sram_0
    00000008 3E 02            [ 8]  157 	ld	a, #0x02
    0000000A 22               [ 8]  158 	ld	(hl+), a
    0000000B AF               [ 4]  159 	xor	a, a
    0000000C 77               [ 8]  160 	ld	(hl), a
                                    161 ;src/banks_nonintrinsic.c:54: add_num_sram_1a = 4;
    0000000D CDr2Ar00         [24]  162 	call	_set_RAM_bank1
    00000010 21r14r00         [12]  163 	ld	hl, #_add_num_sram_1a
    00000013 3E 04            [ 8]  164 	ld	a, #0x04
    00000015 22               [ 8]  165 	ld	(hl+), a
    00000016 AF               [ 4]  166 	xor	a, a
    00000017 77               [ 8]  167 	ld	(hl), a
                                    168 ;src/banks_nonintrinsic.c:55: add_num_sram_1b = 8;
    00000018 21r16r00         [12]  169 	ld	hl, #_add_num_sram_1b
    0000001B 3E 08            [ 8]  170 	ld	a, #0x08
    0000001D 22               [ 8]  171 	ld	(hl+), a
    0000001E AF               [ 4]  172 	xor	a, a
    0000001F 77               [ 8]  173 	ld	(hl), a
                                    174 ;src/banks_nonintrinsic.c:58: for (int8_t i = 0; (hello_code[i]); i++) putchar(hello_code[i]);
    00000020 06 00            [ 8]  175 	ld	b, #0x00
    00000022                        176 00119$:
    00000022 78               [ 4]  177 	ld	a, b
    00000023 5F               [ 4]  178 	ld	e, a
    00000024 07               [ 4]  179 	rlca
    00000025 9F               [ 4]  180 	sbc	a, a
    00000026 57               [ 4]  181 	ld	d, a
    00000027 21r0Ar00         [12]  182 	ld	hl, #_hello_code
    0000002A 19               [ 8]  183 	add	hl, de
    0000002B 7E               [ 8]  184 	ld	a, (hl)
    0000002C B7               [ 4]  185 	or	a, a
    0000002D 28 0B            [12]  186 	jr	Z, 00101$
    0000002F C5               [16]  187 	push	bc
    00000030 F5               [16]  188 	push	af
    00000031 33               [ 8]  189 	inc	sp
    00000032 CDr00r00         [24]  190 	call	_putchar
    00000035 33               [ 8]  191 	inc	sp
    00000036 C1               [12]  192 	pop	bc
    00000037 04               [ 4]  193 	inc	b
    00000038 18 E8            [12]  194 	jr	00119$
    0000003A                        195 00101$:
                                    196 ;src/banks_nonintrinsic.c:59: for (int8_t i = 0; (hello_rom_1[i]); i++) putchar(hello_rom_1[i]);
    0000003A 0E 00            [ 8]  197 	ld	c, #0x00
    0000003C                        198 00122$:
    0000003C 79               [ 4]  199 	ld	a, c
    0000003D 5F               [ 4]  200 	ld	e, a
    0000003E 07               [ 4]  201 	rlca
    0000003F 9F               [ 4]  202 	sbc	a, a
    00000040 57               [ 4]  203 	ld	d, a
    00000041 C5               [16]  204 	push	bc
    00000042 D5               [16]  205 	push	de
    00000043 CDr00r00         [24]  206 	call	_set_ROM_bank1
    00000046 D1               [12]  207 	pop	de
    00000047 C1               [12]  208 	pop	bc
    00000048 21r00r00         [12]  209 	ld	hl, #_hello_rom_1
    0000004B 19               [ 8]  210 	add	hl, de
    0000004C 7E               [ 8]  211 	ld	a, (hl)
    0000004D B7               [ 4]  212 	or	a, a
    0000004E 28 0B            [12]  213 	jr	Z, 00102$
    00000050 C5               [16]  214 	push	bc
    00000051 F5               [16]  215 	push	af
    00000052 33               [ 8]  216 	inc	sp
    00000053 CDr00r00         [24]  217 	call	_putchar
    00000056 33               [ 8]  218 	inc	sp
    00000057 C1               [12]  219 	pop	bc
    00000058 0C               [ 4]  220 	inc	c
    00000059 18 E1            [12]  221 	jr	00122$
    0000005B                        222 00102$:
                                    223 ;src/banks_nonintrinsic.c:60: for (int8_t i = 0; (hello_rom_2[i]); i++) putchar(hello_rom_2[i]);
    0000005B 0E 00            [ 8]  224 	ld	c, #0x00
    0000005D                        225 00125$:
    0000005D 79               [ 4]  226 	ld	a, c
    0000005E 5F               [ 4]  227 	ld	e, a
    0000005F 07               [ 4]  228 	rlca
    00000060 9F               [ 4]  229 	sbc	a, a
    00000061 57               [ 4]  230 	ld	d, a
    00000062 C5               [16]  231 	push	bc
    00000063 D5               [16]  232 	push	de
    00000064 CDr1Br00         [24]  233 	call	_set_ROM_bank2
    00000067 D1               [12]  234 	pop	de
    00000068 C1               [12]  235 	pop	bc
    00000069 21r00r00         [12]  236 	ld	hl, #_hello_rom_2
    0000006C 19               [ 8]  237 	add	hl, de
    0000006D 7E               [ 8]  238 	ld	a, (hl)
    0000006E B7               [ 4]  239 	or	a, a
    0000006F 28 0B            [12]  240 	jr	Z, 00103$
    00000071 C5               [16]  241 	push	bc
    00000072 F5               [16]  242 	push	af
    00000073 33               [ 8]  243 	inc	sp
    00000074 CDr00r00         [24]  244 	call	_putchar
    00000077 33               [ 8]  245 	inc	sp
    00000078 C1               [12]  246 	pop	bc
    00000079 0C               [ 4]  247 	inc	c
    0000007A 18 E1            [12]  248 	jr	00125$
    0000007C                        249 00103$:
                                    250 ;src/banks_nonintrinsic.c:63: for (int8_t i = 0; (i < sizeof(hello_rom_1)); i++) hello_sram_0[i] = hello_rom_1[i];
    0000007C 0E 00            [ 8]  251 	ld	c, #0x00
    0000007E                        252 00128$:
    0000007E 79               [ 4]  253 	ld	a, c
    0000007F EE 80            [ 8]  254 	xor	a, #0x80
    00000081 D6 93            [ 8]  255 	sub	a, #0x93
    00000083 3E 00            [ 8]  256 	ld	a, #0x00
    00000085 17               [ 4]  257 	rla
    00000086 47               [ 4]  258 	ld	b, a
    00000087 C5               [16]  259 	push	bc
    00000088 CDr00r00         [24]  260 	call	_set_ROM_bank1
    0000008B C1               [12]  261 	pop	bc
    0000008C 78               [ 4]  262 	ld	a, b
    0000008D B7               [ 4]  263 	or	a, a
    0000008E 28 1D            [12]  264 	jr	Z, 00104$
    00000090 59               [ 4]  265 	ld	e, c
    00000091 21r00r00         [12]  266 	ld	hl, #_hello_sram_0
    00000094 16 00            [ 8]  267 	ld	d, #0x00
    00000096 19               [ 8]  268 	add	hl, de
    00000097 3Er00            [ 8]  269 	ld	a, #<(_hello_rom_1)
    00000099 83               [ 4]  270 	add	a, e
    0000009A 5F               [ 4]  271 	ld	e, a
    0000009B 3Es00            [ 8]  272 	ld	a, #>(_hello_rom_1)
    0000009D CE 00            [ 8]  273 	adc	a, #0x00
    0000009F 57               [ 4]  274 	ld	d, a
    000000A0 1A               [ 8]  275 	ld	a, (de)
    000000A1 47               [ 4]  276 	ld	b, a
    000000A2 E5               [16]  277 	push	hl
    000000A3 C5               [16]  278 	push	bc
    000000A4 CDr25r00         [24]  279 	call	_set_RAM_bank0
    000000A7 C1               [12]  280 	pop	bc
    000000A8 E1               [12]  281 	pop	hl
    000000A9 70               [ 8]  282 	ld	(hl), b
    000000AA 0C               [ 4]  283 	inc	c
    000000AB 18 D1            [12]  284 	jr	00128$
    000000AD                        285 00104$:
                                    286 ;src/banks_nonintrinsic.c:64: for (int8_t i = 0; (i < 4); i++) hello_sram_0[i + 11] = data[i];
    000000AD 0E 00            [ 8]  287 	ld	c, #0x00
    000000AF C5               [16]  288 	push	bc
    000000B0 CDr25r00         [24]  289 	call	_set_RAM_bank0
    000000B3 C1               [12]  290 	pop	bc
    000000B4                        291 00131$:
    000000B4 79               [ 4]  292 	ld	a,c
    000000B5 FE 04            [ 8]  293 	cp	a,#0x04
    000000B7 30 17            [12]  294 	jr	NC, 00105$
    000000B9 C6 0B            [ 8]  295 	add	a, #0x0b
    000000BB 6F               [ 4]  296 	ld	l, a
    000000BC 26 00            [ 8]  297 	ld	h, #0x00
    000000BE 11r00r00         [12]  298 	ld	de, #_hello_sram_0
    000000C1 19               [ 8]  299 	add	hl, de
    000000C2 79               [ 4]  300 	ld	a, c
    000000C3 C6r01            [ 8]  301 	add	a, #<(_data)
    000000C5 5F               [ 4]  302 	ld	e, a
    000000C6 3E 00            [ 8]  303 	ld	a, #0x00
    000000C8 CEs00            [ 8]  304 	adc	a, #>(_data)
    000000CA 57               [ 4]  305 	ld	d, a
    000000CB 1A               [ 8]  306 	ld	a, (de)
    000000CC 77               [ 8]  307 	ld	(hl), a
    000000CD 0C               [ 4]  308 	inc	c
    000000CE 18 E4            [12]  309 	jr	00131$
    000000D0                        310 00105$:
                                    311 ;src/banks_nonintrinsic.c:65: for (int8_t i = 0; (hello_sram_0[i]); i++) putchar(hello_sram_0[i]);
    000000D0 0E 00            [ 8]  312 	ld	c, #0x00
    000000D2                        313 00134$:
    000000D2 79               [ 4]  314 	ld	a, c
    000000D3 5F               [ 4]  315 	ld	e, a
    000000D4 07               [ 4]  316 	rlca
    000000D5 9F               [ 4]  317 	sbc	a, a
    000000D6 57               [ 4]  318 	ld	d, a
    000000D7 21r00r00         [12]  319 	ld	hl, #_hello_sram_0
    000000DA 19               [ 8]  320 	add	hl, de
    000000DB 7E               [ 8]  321 	ld	a, (hl)
    000000DC B7               [ 4]  322 	or	a, a
    000000DD 28 0E            [12]  323 	jr	Z, 00106$
    000000DF C5               [16]  324 	push	bc
    000000E0 F5               [16]  325 	push	af
    000000E1 33               [ 8]  326 	inc	sp
    000000E2 CDr00r00         [24]  327 	call	_putchar
    000000E5 33               [ 8]  328 	inc	sp
    000000E6 CDr25r00         [24]  329 	call	_set_RAM_bank0
    000000E9 C1               [12]  330 	pop	bc
    000000EA 0C               [ 4]  331 	inc	c
    000000EB 18 E5            [12]  332 	jr	00134$
    000000ED                        333 00106$:
                                    334 ;src/banks_nonintrinsic.c:68: for (int8_t i = 0; (i < sizeof(hello_rom_2)); i++) hello_sram_1[i] = hello_rom_2[i];
    000000ED 0E 00            [ 8]  335 	ld	c, #0x00
    000000EF                        336 00137$:
    000000EF 79               [ 4]  337 	ld	a, c
    000000F0 EE 80            [ 8]  338 	xor	a, #0x80
    000000F2 D6 93            [ 8]  339 	sub	a, #0x93
    000000F4 3E 00            [ 8]  340 	ld	a, #0x00
    000000F6 17               [ 4]  341 	rla
    000000F7 47               [ 4]  342 	ld	b, a
    000000F8 C5               [16]  343 	push	bc
    000000F9 CDr1Br00         [24]  344 	call	_set_ROM_bank2
    000000FC C1               [12]  345 	pop	bc
    000000FD 78               [ 4]  346 	ld	a, b
    000000FE B7               [ 4]  347 	or	a, a
    000000FF 28 1D            [12]  348 	jr	Z, 00107$
    00000101 59               [ 4]  349 	ld	e, c
    00000102 21r00r00         [12]  350 	ld	hl, #_hello_sram_1
    00000105 16 00            [ 8]  351 	ld	d, #0x00
    00000107 19               [ 8]  352 	add	hl, de
    00000108 3Er00            [ 8]  353 	ld	a, #<(_hello_rom_2)
    0000010A 83               [ 4]  354 	add	a, e
    0000010B 5F               [ 4]  355 	ld	e, a
    0000010C 3Es00            [ 8]  356 	ld	a, #>(_hello_rom_2)
    0000010E CE 00            [ 8]  357 	adc	a, #0x00
    00000110 57               [ 4]  358 	ld	d, a
    00000111 1A               [ 8]  359 	ld	a, (de)
    00000112 47               [ 4]  360 	ld	b, a
    00000113 E5               [16]  361 	push	hl
    00000114 C5               [16]  362 	push	bc
    00000115 CDr2Ar00         [24]  363 	call	_set_RAM_bank1
    00000118 C1               [12]  364 	pop	bc
    00000119 E1               [12]  365 	pop	hl
    0000011A 70               [ 8]  366 	ld	(hl), b
    0000011B 0C               [ 4]  367 	inc	c
    0000011C 18 D1            [12]  368 	jr	00137$
    0000011E                        369 00107$:
                                    370 ;src/banks_nonintrinsic.c:69: for (int8_t i = 0; (i < 4); i++) hello_sram_1[i + 11] = data[i];
    0000011E 0E 00            [ 8]  371 	ld	c, #0x00
    00000120 C5               [16]  372 	push	bc
    00000121 CDr2Ar00         [24]  373 	call	_set_RAM_bank1
    00000124 C1               [12]  374 	pop	bc
    00000125                        375 00140$:
    00000125 79               [ 4]  376 	ld	a,c
    00000126 FE 04            [ 8]  377 	cp	a,#0x04
    00000128 30 17            [12]  378 	jr	NC, 00108$
    0000012A C6 0B            [ 8]  379 	add	a, #0x0b
    0000012C 6F               [ 4]  380 	ld	l, a
    0000012D 26 00            [ 8]  381 	ld	h, #0x00
    0000012F 11r00r00         [12]  382 	ld	de, #_hello_sram_1
    00000132 19               [ 8]  383 	add	hl, de
    00000133 79               [ 4]  384 	ld	a, c
    00000134 C6r01            [ 8]  385 	add	a, #<(_data)
    00000136 5F               [ 4]  386 	ld	e, a
    00000137 3E 00            [ 8]  387 	ld	a, #0x00
    00000139 CEs00            [ 8]  388 	adc	a, #>(_data)
    0000013B 57               [ 4]  389 	ld	d, a
    0000013C 1A               [ 8]  390 	ld	a, (de)
    0000013D 77               [ 8]  391 	ld	(hl), a
    0000013E 0C               [ 4]  392 	inc	c
    0000013F 18 E4            [12]  393 	jr	00140$
    00000141                        394 00108$:
                                    395 ;src/banks_nonintrinsic.c:70: for (int8_t i = 0; (hello_sram_1[i]); i++) putchar(hello_sram_1[i]);
    00000141 0E 00            [ 8]  396 	ld	c, #0x00
    00000143                        397 00143$:
    00000143 79               [ 4]  398 	ld	a, c
    00000144 5F               [ 4]  399 	ld	e, a
    00000145 07               [ 4]  400 	rlca
    00000146 9F               [ 4]  401 	sbc	a, a
    00000147 57               [ 4]  402 	ld	d, a
    00000148 21r00r00         [12]  403 	ld	hl, #_hello_sram_1
    0000014B 19               [ 8]  404 	add	hl, de
    0000014C 7E               [ 8]  405 	ld	a, (hl)
    0000014D B7               [ 4]  406 	or	a, a
    0000014E 28 0E            [12]  407 	jr	Z, 00109$
    00000150 C5               [16]  408 	push	bc
    00000151 F5               [16]  409 	push	af
    00000152 33               [ 8]  410 	inc	sp
    00000153 CDr00r00         [24]  411 	call	_putchar
    00000156 33               [ 8]  412 	inc	sp
    00000157 CDr2Ar00         [24]  413 	call	_set_RAM_bank1
    0000015A C1               [12]  414 	pop	bc
    0000015B 0C               [ 4]  415 	inc	c
    0000015C 18 E5            [12]  416 	jr	00143$
    0000015E                        417 00109$:
                                    418 ;src/banks_nonintrinsic.c:72: printf("once more...\n");
    0000015E 11rB9r02         [12]  419 	ld	de, #___str_2
    00000161 CDr00r00         [24]  420 	call	_puts
                                    421 ;src/banks_nonintrinsic.c:74: for (int8_t i = 0; (hello_code[i]); i++) putchar(hello_code[i]);
    00000164 0E 00            [ 8]  422 	ld	c, #0x00
    00000166                        423 00146$:
    00000166 79               [ 4]  424 	ld	a, c
    00000167 5F               [ 4]  425 	ld	e, a
    00000168 07               [ 4]  426 	rlca
    00000169 9F               [ 4]  427 	sbc	a, a
    0000016A 57               [ 4]  428 	ld	d, a
    0000016B 21r0Ar00         [12]  429 	ld	hl, #_hello_code
    0000016E 19               [ 8]  430 	add	hl, de
    0000016F 7E               [ 8]  431 	ld	a, (hl)
    00000170 B7               [ 4]  432 	or	a, a
    00000171 28 0B            [12]  433 	jr	Z, 00110$
    00000173 C5               [16]  434 	push	bc
    00000174 F5               [16]  435 	push	af
    00000175 33               [ 8]  436 	inc	sp
    00000176 CDr00r00         [24]  437 	call	_putchar
    00000179 33               [ 8]  438 	inc	sp
    0000017A C1               [12]  439 	pop	bc
    0000017B 0C               [ 4]  440 	inc	c
    0000017C 18 E8            [12]  441 	jr	00146$
    0000017E                        442 00110$:
                                    443 ;src/banks_nonintrinsic.c:75: for (int8_t i = 0; (hello_rom_1[i]); i++) putchar(hello_rom_1[i]);
    0000017E 0E 00            [ 8]  444 	ld	c, #0x00
    00000180                        445 00149$:
    00000180 79               [ 4]  446 	ld	a, c
    00000181 5F               [ 4]  447 	ld	e, a
    00000182 07               [ 4]  448 	rlca
    00000183 9F               [ 4]  449 	sbc	a, a
    00000184 57               [ 4]  450 	ld	d, a
    00000185 C5               [16]  451 	push	bc
    00000186 D5               [16]  452 	push	de
    00000187 CDr00r00         [24]  453 	call	_set_ROM_bank1
    0000018A D1               [12]  454 	pop	de
    0000018B C1               [12]  455 	pop	bc
    0000018C 21r00r00         [12]  456 	ld	hl, #_hello_rom_1
    0000018F 19               [ 8]  457 	add	hl, de
    00000190 7E               [ 8]  458 	ld	a, (hl)
    00000191 B7               [ 4]  459 	or	a, a
    00000192 28 0B            [12]  460 	jr	Z, 00111$
    00000194 C5               [16]  461 	push	bc
    00000195 F5               [16]  462 	push	af
    00000196 33               [ 8]  463 	inc	sp
    00000197 CDr00r00         [24]  464 	call	_putchar
    0000019A 33               [ 8]  465 	inc	sp
    0000019B C1               [12]  466 	pop	bc
    0000019C 0C               [ 4]  467 	inc	c
    0000019D 18 E1            [12]  468 	jr	00149$
    0000019F                        469 00111$:
                                    470 ;src/banks_nonintrinsic.c:76: for (int8_t i = 0; (hello_rom_2[i]); i++) putchar(hello_rom_2[i]);
    0000019F 0E 00            [ 8]  471 	ld	c, #0x00
    000001A1                        472 00152$:
    000001A1 79               [ 4]  473 	ld	a, c
    000001A2 5F               [ 4]  474 	ld	e, a
    000001A3 07               [ 4]  475 	rlca
    000001A4 9F               [ 4]  476 	sbc	a, a
    000001A5 57               [ 4]  477 	ld	d, a
    000001A6 C5               [16]  478 	push	bc
    000001A7 D5               [16]  479 	push	de
    000001A8 CDr1Br00         [24]  480 	call	_set_ROM_bank2
    000001AB D1               [12]  481 	pop	de
    000001AC C1               [12]  482 	pop	bc
    000001AD 21r00r00         [12]  483 	ld	hl, #_hello_rom_2
    000001B0 19               [ 8]  484 	add	hl, de
    000001B1 7E               [ 8]  485 	ld	a, (hl)
    000001B2 B7               [ 4]  486 	or	a, a
    000001B3 28 0B            [12]  487 	jr	Z, 00112$
    000001B5 C5               [16]  488 	push	bc
    000001B6 F5               [16]  489 	push	af
    000001B7 33               [ 8]  490 	inc	sp
    000001B8 CDr00r00         [24]  491 	call	_putchar
    000001BB 33               [ 8]  492 	inc	sp
    000001BC C1               [12]  493 	pop	bc
    000001BD 0C               [ 4]  494 	inc	c
    000001BE 18 E1            [12]  495 	jr	00152$
    000001C0                        496 00112$:
                                    497 ;src/banks_nonintrinsic.c:77: for (int8_t i = 0; (hello_sram_0[i]); i++) putchar(hello_sram_0[i]);
    000001C0 0E 00            [ 8]  498 	ld	c, #0x00
    000001C2                        499 00155$:
    000001C2 79               [ 4]  500 	ld	a, c
    000001C3 5F               [ 4]  501 	ld	e, a
    000001C4 07               [ 4]  502 	rlca
    000001C5 9F               [ 4]  503 	sbc	a, a
    000001C6 57               [ 4]  504 	ld	d, a
    000001C7 C5               [16]  505 	push	bc
    000001C8 D5               [16]  506 	push	de
    000001C9 CDr25r00         [24]  507 	call	_set_RAM_bank0
    000001CC D1               [12]  508 	pop	de
    000001CD C1               [12]  509 	pop	bc
    000001CE 21r00r00         [12]  510 	ld	hl, #_hello_sram_0
    000001D1 19               [ 8]  511 	add	hl, de
    000001D2 7E               [ 8]  512 	ld	a, (hl)
    000001D3 B7               [ 4]  513 	or	a, a
    000001D4 28 0B            [12]  514 	jr	Z, 00113$
    000001D6 C5               [16]  515 	push	bc
    000001D7 F5               [16]  516 	push	af
    000001D8 33               [ 8]  517 	inc	sp
    000001D9 CDr00r00         [24]  518 	call	_putchar
    000001DC 33               [ 8]  519 	inc	sp
    000001DD C1               [12]  520 	pop	bc
    000001DE 0C               [ 4]  521 	inc	c
    000001DF 18 E1            [12]  522 	jr	00155$
    000001E1                        523 00113$:
                                    524 ;src/banks_nonintrinsic.c:78: for (int8_t i = 0; (hello_sram_1[i]); i++) putchar(hello_sram_1[i]);
    000001E1 0E 00            [ 8]  525 	ld	c, #0x00
    000001E3                        526 00158$:
    000001E3 79               [ 4]  527 	ld	a, c
    000001E4 5F               [ 4]  528 	ld	e, a
    000001E5 07               [ 4]  529 	rlca
    000001E6 9F               [ 4]  530 	sbc	a, a
    000001E7 57               [ 4]  531 	ld	d, a
    000001E8 C5               [16]  532 	push	bc
    000001E9 D5               [16]  533 	push	de
    000001EA CDr2Ar00         [24]  534 	call	_set_RAM_bank1
    000001ED D1               [12]  535 	pop	de
    000001EE C1               [12]  536 	pop	bc
    000001EF 21r00r00         [12]  537 	ld	hl, #_hello_sram_1
    000001F2 19               [ 8]  538 	add	hl, de
    000001F3 7E               [ 8]  539 	ld	a, (hl)
    000001F4 B7               [ 4]  540 	or	a, a
    000001F5 28 0B            [12]  541 	jr	Z, 00114$
    000001F7 C5               [16]  542 	push	bc
    000001F8 F5               [16]  543 	push	af
    000001F9 33               [ 8]  544 	inc	sp
    000001FA CDr00r00         [24]  545 	call	_putchar
    000001FD 33               [ 8]  546 	inc	sp
    000001FE C1               [12]  547 	pop	bc
    000001FF 0C               [ 4]  548 	inc	c
    00000200 18 E1            [12]  549 	jr	00158$
    00000202                        550 00114$:
                                    551 ;src/banks_nonintrinsic.c:80: printf("once more...\n");
    00000202 11rB9r02         [12]  552 	ld	de, #___str_2
    00000205 CDr00r00         [24]  553 	call	_puts
                                    554 ;src/banks_nonintrinsic.c:82: printf("%s", hello_code);
    00000208 11r0Ar00         [12]  555 	ld	de, #_hello_code
    0000020B D5               [16]  556 	push	de
    0000020C 11rC6r02         [12]  557 	ld	de, #___str_4
    0000020F D5               [16]  558 	push	de
    00000210 CDr00r00         [24]  559 	call	_printf
    00000213 E8 04            [16]  560 	add	sp, #4
                                    561 ;src/banks_nonintrinsic.c:83: printf("%s", switch_to(hello_rom_1));
    00000215 CDr00r00         [24]  562 	call	_set_ROM_bank1
    00000218 FAr00r00         [16]  563 	ld	a, (#_hello_rom_1 + 0)
    0000021B EAr00r00         [16]  564 	ld	(#___dummy_variable),a
    0000021E 11r00r00         [12]  565 	ld	de, #_hello_rom_1
    00000221 D5               [16]  566 	push	de
    00000222 11rC6r02         [12]  567 	ld	de, #___str_4
    00000225 D5               [16]  568 	push	de
    00000226 CDr00r00         [24]  569 	call	_printf
    00000229 E8 04            [16]  570 	add	sp, #4
                                    571 ;src/banks_nonintrinsic.c:84: printf("%s", switch_to(hello_rom_2));
    0000022B CDr1Br00         [24]  572 	call	_set_ROM_bank2
    0000022E FAr00r00         [16]  573 	ld	a, (#_hello_rom_2 + 0)
    00000231 EAr00r00         [16]  574 	ld	(#___dummy_variable),a
    00000234 11r00r00         [12]  575 	ld	de, #_hello_rom_2
    00000237 D5               [16]  576 	push	de
    00000238 11rC6r02         [12]  577 	ld	de, #___str_4
    0000023B D5               [16]  578 	push	de
    0000023C CDr00r00         [24]  579 	call	_printf
    0000023F E8 04            [16]  580 	add	sp, #4
                                    581 ;src/banks_nonintrinsic.c:85: printf("%s", switch_to(hello_sram_0));
    00000241 CDr25r00         [24]  582 	call	_set_RAM_bank0
    00000244 FAr00r00         [16]  583 	ld	a, (#_hello_sram_0 + 0)
    00000247 EAr00r00         [16]  584 	ld	(#___dummy_variable),a
    0000024A 11r00r00         [12]  585 	ld	de, #_hello_sram_0
    0000024D D5               [16]  586 	push	de
    0000024E 11rC6r02         [12]  587 	ld	de, #___str_4
    00000251 D5               [16]  588 	push	de
    00000252 CDr00r00         [24]  589 	call	_printf
    00000255 E8 04            [16]  590 	add	sp, #4
                                    591 ;src/banks_nonintrinsic.c:86: printf("%s", switch_to(hello_sram_1));
    00000257 CDr2Ar00         [24]  592 	call	_set_RAM_bank1
    0000025A FAr00r00         [16]  593 	ld	a, (#_hello_sram_1 + 0)
    0000025D EAr00r00         [16]  594 	ld	(#___dummy_variable),a
    00000260 11r00r00         [12]  595 	ld	de, #_hello_sram_1
    00000263 D5               [16]  596 	push	de
    00000264 11rC6r02         [12]  597 	ld	de, #___str_4
    00000267 D5               [16]  598 	push	de
    00000268 CDr00r00         [24]  599 	call	_printf
    0000026B E8 04            [16]  600 	add	sp, #4
                                    601 ;src/banks_nonintrinsic.c:89: printf("1+2+4+8=0x%x", (int)(add_num_wram + add_num_sram_0 + (*add_num__ptr[0]) + (*add_num__ptr[1])));
    0000026D CDr25r00         [24]  602 	call	_set_RAM_bank0
    00000270 21r15r00         [12]  603 	ld	hl, #_add_num_wram
    00000273 2A               [ 8]  604 	ld	a, (hl+)
    00000274 5F               [ 4]  605 	ld	e, a
    00000275 56               [ 8]  606 	ld	d, (hl)
    00000276 21r14r00         [12]  607 	ld	hl, #_add_num_sram_0
    00000279 2A               [ 8]  608 	ld	a,	(hl+)
    0000027A 66               [ 8]  609 	ld	h, (hl)
    0000027B 6F               [ 4]  610 	ld	l, a
    0000027C 19               [ 8]  611 	add	hl, de
    0000027D 33               [ 8]  612 	inc	sp
    0000027E 33               [ 8]  613 	inc	sp
    0000027F E5               [16]  614 	push	hl
    00000280 CDr00r00         [24]  615 	call	_set_ROM_bank1
    00000283 21r13r00         [12]  616 	ld	hl, #_add_num__ptr
    00000286 2A               [ 8]  617 	ld	a,	(hl+)
    00000287 66               [ 8]  618 	ld	h, (hl)
    00000288 6F               [ 4]  619 	ld	l, a
    00000289 E5               [16]  620 	push	hl
    0000028A CDr2Ar00         [24]  621 	call	_set_RAM_bank1
    0000028D E1               [12]  622 	pop	hl
    0000028E 2A               [ 8]  623 	ld	a, (hl+)
    0000028F 4F               [ 4]  624 	ld	c, a
    00000290 46               [ 8]  625 	ld	b, (hl)
    00000291 C5               [16]  626 	push	bc
    00000292 CDr00r00         [24]  627 	call	_set_ROM_bank1
    00000295 C1               [12]  628 	pop	bc
    00000296 E1               [12]  629 	pop	hl
    00000297 E5               [16]  630 	push	hl
    00000298 09               [ 8]  631 	add	hl, bc
    00000299 4D               [ 4]  632 	ld	c, l
    0000029A 44               [ 4]  633 	ld	b, h
    0000029B 21r15r00         [12]  634 	ld	hl, #(_add_num__ptr + 2)
    0000029E 2A               [ 8]  635 	ld	a,	(hl+)
    0000029F 66               [ 8]  636 	ld	h, (hl)
    000002A0 6F               [ 4]  637 	ld	l, a
    000002A1 E5               [16]  638 	push	hl
    000002A2 C5               [16]  639 	push	bc
    000002A3 CDr2Ar00         [24]  640 	call	_set_RAM_bank1
    000002A6 C1               [12]  641 	pop	bc
    000002A7 E1               [12]  642 	pop	hl
    000002A8 2A               [ 8]  643 	ld	a,	(hl+)
    000002A9 66               [ 8]  644 	ld	h, (hl)
    000002AA 6F               [ 4]  645 	ld	l, a
    000002AB 09               [ 8]  646 	add	hl, bc
    000002AC E5               [16]  647 	push	hl
    000002AD 11rC9r02         [12]  648 	ld	de, #___str_5
    000002B0 D5               [16]  649 	push	de
    000002B1 CDr00r00         [24]  650 	call	_printf
                                    651 ;src/banks_nonintrinsic.c:92: while(1);
    000002B4                        652 00116$:
    000002B4 18 FE            [12]  653 	jr	00116$
                                    654 ;src/banks_nonintrinsic.c:93: }
    000002B6 33               [ 8]  655 	inc	sp
    000002B7 33               [ 8]  656 	inc	sp
    000002B8 C9               [16]  657 	ret
    000002B9                        658 ___str_2:
    000002B9 6F 6E 63 65 20 6D 6F   659 	.ascii "once more..."
             72 65 2E 2E 2E
    000002C5 00                     660 	.db 0x00
    000002C6                        661 ___str_4:
    000002C6 25 73                  662 	.ascii "%s"
    000002C8 00                     663 	.db 0x00
    000002C9                        664 ___str_5:
    000002C9 31 2B 32 2B 34 2B 38   665 	.ascii "1+2+4+8=0x%x"
             3D 30 78 25 78
    000002D5 00                     666 	.db 0x00
                                    667 	.area _CODE
                                    668 	.area _INITIALIZER
    00000000                        669 __xinit___current_ram_bank:
    00000000 00                     670 	.db #0x00	; 0
    00000001                        671 __xinit__data:
    00000001 44 41 54 41            672 	.ascii "DATA"
    00000005 00                     673 	.db 0x00
    00000006 00                     674 	.db 0x00
    00000007 00                     675 	.db 0x00
    00000008 00                     676 	.db 0x00
    00000009 00                     677 	.db 0x00
    0000000A 00                     678 	.db 0x00
    0000000B 00                     679 	.db 0x00
    0000000C 00                     680 	.db 0x00
    0000000D 00                     681 	.db 0x00
    0000000E 00                     682 	.db 0x00
    0000000F 00                     683 	.db 0x00
    00000010 00                     684 	.db 0x00
    00000011 00                     685 	.db 0x00
    00000012 00                     686 	.db 0x00
    00000013 00                     687 	.db 0x00
    00000014 00                     688 	.db 0x00
    00000015                        689 __xinit__add_num_wram:
    00000015 01 00                  690 	.dw #0x0001
                                    691 	.area _CABS (ABS)
