
---------- Begin Simulation Statistics ----------
final_tick                               1351670427500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 510038                       # Simulator instruction rate (inst/s)
host_mem_usage                                4573524                       # Number of bytes of host memory used
host_op_rate                                   995829                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2548.83                       # Real time elapsed on the host
host_tick_rate                               36176594                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000003                       # Number of instructions simulated
sim_ops                                    2538198256                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.092208                       # Number of seconds simulated
sim_ticks                                 92207950500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   164                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        87789                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        173704                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect          237                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      3555587                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     62161182                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     22548563                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     29726404                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses      7177841                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      72040774                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       4836380                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      2941985                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       286840860                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      155735196                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      3556597                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         53455029                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     30230290                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls          164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts     99293982                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    485475175                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    169377789                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.866227                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.948974                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0     53571948     31.63%     31.63% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     23176037     13.68%     45.31% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     17040937     10.06%     55.37% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     21307519     12.58%     67.95% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      8322266      4.91%     72.87% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      7475275      4.41%     77.28% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      5987671      3.54%     80.81% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      2265846      1.34%     82.15% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     30230290     17.85%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    169377789                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts          8240809                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      3371427                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       478606548                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            58771653                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      2274108      0.47%      0.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    374564349     77.15%     77.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       385147      0.08%     77.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv       694599      0.14%     77.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd       288539      0.06%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu       144192      0.03%     77.93% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     77.93% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt      1832450      0.38%     78.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc      3852223      0.79%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     56939203     11.73%     90.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     42665499      8.79%     99.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead      1832450      0.38%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite         2416      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    485475175                       # Class of committed instruction
system.switch_cpus_1.commit.refs            101439568                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           485475175                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.737664                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.737664                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles     30221708                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    634777812                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       51062457                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        94778626                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      3561984                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles      4412706                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses          66474522                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              345704                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          45911200                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               26448                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          72040774                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        48975174                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           125325992                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       915079                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          245                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            337751654                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles         1421                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles         7605                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles       7123968                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.390643                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     55140241                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     27384943                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.831467                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    184037488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     3.557802                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.578854                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       78289324     42.54%     42.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        6587429      3.58%     46.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        8072512      4.39%     50.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        6737825      3.66%     54.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        6474139      3.52%     57.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        7467574      4.06%     61.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        5495539      2.99%     64.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        3689863      2.00%     66.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       61223283     33.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    184037488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads        14805725                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes        7891916                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                378413                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts      4666664                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       57637215                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.938518                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          112309499                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         45886618                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      11680481                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts     72339968                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts        49074                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts        60460                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     50987235                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    584846020                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts     66422881                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      9305743                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    541909456                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        14867                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       599566                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      3561984                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       631229                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked           15                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      8136505                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses       137678                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         6539                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        66367                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     13568306                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores      8319319                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         6539                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      4502434                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       164230                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       611216294                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           538376050                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.633331                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       387102131                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.919358                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            539975991                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      802599051                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     426778622                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.355631                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.355631                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      3664293      0.66%      0.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    423375187     76.81%     77.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       415711      0.08%     77.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv       721583      0.13%     77.68% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd       288547      0.05%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu       146738      0.03%     77.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp           54      0.00%     77.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt      2477340      0.45%     78.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc      4358506      0.79%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead     65094687     11.81%     90.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     47051278      8.54%     99.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead      2997372      0.54%     99.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite       623906      0.11%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    551215202                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses      11421750                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads     22738323                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses     10470316                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes     16959697                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           7282644                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.013212                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       6506549     89.34%     89.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     89.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     89.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     89.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     89.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     89.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     89.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     89.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     89.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     89.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     89.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     89.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     89.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu          170      0.00%     89.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     89.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt        45537      0.63%     89.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     89.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     89.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     89.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     89.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     89.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     89.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     89.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     89.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     89.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     89.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     89.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     89.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     89.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     89.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     89.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     89.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     89.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     89.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     89.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     89.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     89.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     89.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     89.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     89.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     89.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     89.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     89.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     89.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     89.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead       341101      4.68%     94.65% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       194253      2.67%     97.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead         8926      0.12%     97.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite       186108      2.56%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    543411803                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1271839273                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    527905734                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    667261437                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        584695707                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       551215202                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded       150313                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     99370740                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       827063                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved       150149                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    143578539                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    184037488                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.995125                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.526729                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0     49943952     27.14%     27.14% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     15885858      8.63%     35.77% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     20808693     11.31%     47.08% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     18570490     10.09%     57.17% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     21057747     11.44%     68.61% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     18604364     10.11%     78.72% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     19866766     10.79%     89.51% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     12849860      6.98%     96.50% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      6449758      3.50%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    184037488                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.988979                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          48976328                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                1195                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      1848891                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       700096                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads     72339968                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     50987235                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     230461863                       # number of misc regfile reads
system.switch_cpus_1.numCycles              184415901                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      13520991                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    533112573                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents       637747                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       54069536                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents      9086274                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents        36154                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   1553803755                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    617838544                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    672723569                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        95898933                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents      6703434                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      3561984                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     16983469                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      139610823                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups     17916664                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups    935709541                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles         2568                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts          174                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts         9899657                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts          174                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          723896909                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        1184379353                       # The number of ROB writes
system.switch_cpus_1.timesIdled                 92727                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       349354                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         5058                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       691802                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           5058                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests       120438                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops        29923                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests       235003                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops          29923                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              58777                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        48998                       # Transaction distribution
system.membus.trans_dist::CleanEvict            38635                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              156                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27138                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27138                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         58777                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       259619                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       259619                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 259619                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      8634432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      8634432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8634432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             86071                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   86071    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               86071                       # Request fanout histogram
system.membus.reqLayer2.occupancy           396851000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          459979500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1351670427500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1351670427500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1351670427500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1351670427500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1351670427500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1351670427500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1351670427500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            313389                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        69153                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       213389                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          123208                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            6906                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           6906                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            29059                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           29059                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        313389                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       640167                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       400989                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1041156                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     27313792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     10562688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               37876480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           63302                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2122880                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           412656                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.012257                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.110032                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 407598     98.77%     98.77% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5058      1.23%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             412656                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          595273000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         197041500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         320083500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1351670427500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst       213174                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data        14709                       # number of demand (read+write) hits
system.l2.demand_hits::total                   227883                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst       213174                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data        14709                       # number of overall hits
system.l2.overall_hits::total                  227883                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          215                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data       114350                       # number of demand (read+write) misses
system.l2.demand_misses::total                 114565                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          215                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data       114350                       # number of overall misses
system.l2.overall_misses::total                114565                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     19445500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data   9444564500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9464010000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     19445500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data   9444564500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9464010000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst       213389                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data       129059                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               342448                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst       213389                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data       129059                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              342448                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.001008                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.886029                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.334547                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.001008                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.886029                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.334547                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 90444.186047                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 82593.480542                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82608.213678                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 90444.186047                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 82593.480542                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82608.213678                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               33166                       # number of writebacks
system.l2.writebacks::total                     33166                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          215                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data       114350                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            114565                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          215                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data       114350                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           114565                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     17295500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data   8301064500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8318360000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     17295500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data   8301064500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8318360000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.001008                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.886029                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.334547                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.001008                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.886029                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.334547                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 80444.186047                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 72593.480542                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72608.213678                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 80444.186047                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 72593.480542                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72608.213678                       # average overall mshr miss latency
system.l2.replacements                          33385                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        35983                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            35983                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        35983                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        35983                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       213389                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           213389                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       213389                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       213389                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        81234                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         81234                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data         1087                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1087                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data         5819                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               5819                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data         6906                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             6906                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.842601                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.842601                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data         5819                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          5819                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data     99159000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     99159000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.842601                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.842601                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 17040.556797                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17040.556797                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data         1733                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1733                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data        27326                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27326                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data   2798732000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2798732000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data        29059                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             29059                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.940363                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.940363                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 102420.112713                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102420.112713                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data        27326                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27326                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   2525472000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2525472000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.940363                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.940363                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 92420.112713                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92420.112713                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst       213174                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data        12976                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             226150                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          215                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data        87024                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            87239                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     19445500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data   6645832500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6665278000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst       213389                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data       100000                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         313389                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.001008                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.870240                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.278373                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 90444.186047                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 76367.812328                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76402.503467                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          215                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data        87024                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        87239                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     17295500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data   5775592500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5792888000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.001008                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.870240                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.278373                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 80444.186047                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 66367.812328                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66402.503467                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1351670427500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4076.658689                       # Cycle average of tags in use
system.l2.tags.total_refs                      509595                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    253462                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.010538                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4076.658689                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.995278                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995278                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4083                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          253                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2336                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1479                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.996826                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5783788                       # Number of tag accesses
system.l2.tags.data_accesses                  5783788                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1351670427500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst           34                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data        28616                       # number of demand (read+write) hits
system.l3.demand_hits::total                    28650                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst           34                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data        28616                       # number of overall hits
system.l3.overall_hits::total                   28650                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          181                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data        85734                       # number of demand (read+write) misses
system.l3.demand_misses::total                  85915                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          181                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data        85734                       # number of overall misses
system.l3.overall_misses::total                 85915                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     15576500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data   7257051500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       7272628000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     15576500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data   7257051500                       # number of overall miss cycles
system.l3.overall_miss_latency::total      7272628000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          215                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data       114350                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               114565                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          215                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data       114350                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              114565                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.841860                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.749751                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.749924                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.841860                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.749751                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.749924                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 86058.011050                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 84646.132223                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 84649.106675                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 86058.011050                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 84646.132223                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 84649.106675                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks               48998                       # number of writebacks
system.l3.writebacks::total                     48998                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          181                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data        85734                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             85915                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          181                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data        85734                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            85915                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     13404500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data   6228243500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   6241648000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     13404500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data   6228243500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   6241648000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.841860                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.749751                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.749924                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.841860                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.749751                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.749924                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 74058.011050                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 72646.132223                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 72649.106675                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 74058.011050                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 72646.132223                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 72649.106675                       # average overall mshr miss latency
system.l3.replacements                         114267                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks        33166                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            33166                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks        33166                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        33166                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks         3285                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          3285                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data         5663                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                 5663                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data          156                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                156                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data         5819                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total             5819                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.026809                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.026809                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data          156                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total           156                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data      2905000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total      2905000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.026809                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.026809                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 18621.794872                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 18621.794872                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data          188                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   188                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data        27138                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               27138                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data   2359164000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    2359164000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data        27326                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             27326                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.993120                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.993120                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 86932.124696                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 86932.124696                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data        27138                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          27138                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   2033508000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   2033508000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.993120                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.993120                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 74932.124696                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 74932.124696                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst           34                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data        28428                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total              28462                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst          181                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data        58596                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total            58777                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst     15576500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data   4897887500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total   4913464000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst          215                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data        87024                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total          87239                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.841860                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.673331                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.673747                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 86058.011050                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 83587.403577                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 83595.011654                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          181                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data        58596                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total        58777                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     13404500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data   4194735500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total   4208140000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.841860                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.673331                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.673747                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 74058.011050                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 71587.403577                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 71595.011654                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1351670427500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                      412624                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    147035                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.806298                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    3581.215214                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst       312.199097                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data     25362.429714                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   237.832277                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     4.377298                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data  3269.946401                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.109290                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.009528                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.774000                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.007258                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000134                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.099791                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          402                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         2560                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        21343                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         8424                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   3874315                       # Number of tag accesses
system.l3.tags.data_accesses                  3874315                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1351670427500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp             87239                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        82164                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          146722                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq            5819                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp           5819                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            27326                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           27326                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq         87239                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side       355387                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      9454784                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          114267                       # Total snoops (count)
system.tol3bus.snoopTraffic                   3135872                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           234651                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.127521                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.333557                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 204728     87.25%     87.25% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  29923     12.75%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             234651                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy          150667500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         174757000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1351670427500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        11584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data      5486976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5498560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        11584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         11584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3135872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3135872                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          181                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data        85734                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               85915                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        48998                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              48998                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       125629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     59506539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              59632168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       125629                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           125629                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       34008694                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             34008694                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       34008694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       125629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     59506539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             93640862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     48998.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       181.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples     85719.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000726019750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2842                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2842                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              242585                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              46240                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       85915                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      48998                       # Number of write requests accepted
system.mem_ctrls.readBursts                     85915                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    48998                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     15                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3165                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.59                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1093420750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  429500000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2704045750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12729.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31479.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    52607                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   28637                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 61.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.45                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 85915                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                48998                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   80283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5604                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        53631                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    160.950495                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   106.594770                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   205.567668                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        32725     61.02%     61.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        12162     22.68%     83.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2948      5.50%     89.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1613      3.01%     92.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1061      1.98%     94.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          794      1.48%     95.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          622      1.16%     96.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          560      1.04%     97.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1146      2.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        53631                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2842                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.223786                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.000784                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     19.751783                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            179      6.30%      6.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          1494     52.57%     58.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           324     11.40%     70.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           196      6.90%     77.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           184      6.47%     83.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           147      5.17%     88.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           104      3.66%     92.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            69      2.43%     94.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            41      1.44%     96.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            37      1.30%     97.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            24      0.84%     98.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           15      0.53%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           15      0.53%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            5      0.18%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            2      0.07%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.04%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            2      0.07%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            2      0.07%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2842                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2842                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.234694                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.203522                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.031783                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1120     39.41%     39.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               64      2.25%     41.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1535     54.01%     95.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              119      4.19%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.07%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2842                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5497600                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3134784                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5498560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3135872                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        59.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        34.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     59.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     34.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   92220715000                       # Total gap between requests
system.mem_ctrls.avgGap                     683556.92                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        11584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data      5486016                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3134784                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 125629.080108444672                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 59496127.722739048302                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 33996894.877302363515                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          181                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data        85734                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        48998                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      5938250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data   2698107500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2175684200000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     32808.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     31470.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  44403530.76                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    60.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            192480120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            102298020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           309726060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          128954880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7278566880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19456654740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      19023301440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        46491982140                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        504.207955                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  49255360250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3078920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  39873670250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            190488060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            101231625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           303599940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          126725940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7278566880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      18969002070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      19433956320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        46403570835                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        503.249130                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  50324611500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3078920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  38804432750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1351670427500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1383804437                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69166036                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     48741740                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1501712213                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1383804437                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69166036                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     48741740                       # number of overall hits
system.cpu.icache.overall_hits::total      1501712213                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       318426                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        15917                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst       233429                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         567772                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       318426                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        15917                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst       233429                       # number of overall misses
system.cpu.icache.overall_misses::total        567772                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    206955000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst   3004112500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3211067500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    206955000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst   3004112500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3211067500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1384122863                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69181953                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     48975169                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1502279985                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1384122863                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69181953                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     48975169                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1502279985                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000230                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.004766                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000378                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000230                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.004766                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000378                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 12869.491366                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5655.558041                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 12869.491366                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5655.558041                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1077                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                29                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    37.137931                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       547220                       # number of writebacks
system.cpu.icache.writebacks::total            547220                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst        20040                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        20040                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst        20040                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        20040                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        15917                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst       213389                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       229306                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        15917                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst       213389                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       229306                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst   2577964000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2769002000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst   2577964000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2769002000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.004357                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000153                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.004357                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000153                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 12081.053850                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12075.575868                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 12081.053850                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12075.575868                       # average overall mshr miss latency
system.cpu.icache.replacements                 547220                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1383804437                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69166036                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     48741740                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1501712213                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       318426                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        15917                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst       233429                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        567772                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    206955000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst   3004112500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3211067500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1384122863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69181953                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     48975169                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1502279985                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.004766                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000378                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 12869.491366                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5655.558041                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst        20040                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        20040                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        15917                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst       213389                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       229306                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst   2577964000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2769002000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.004357                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000153                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 12081.053850                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12075.575868                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1351670427500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.988369                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1502259945                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            547732                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2742.691581                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   501.803568                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.327345                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     9.857456                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.980085                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000639                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.019253                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          448                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6009667672                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6009667672                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1351670427500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1351670427500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1351670427500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1351670427500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1351670427500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1351670427500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1351670427500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    398239074                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     19927067                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    100208968                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        518375109                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    398239074                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     19927067                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    100208968                       # number of overall hits
system.cpu.dcache.overall_hits::total       518375109                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       229301                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data         9464                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data       413580                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         652345                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       229301                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data         9464                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data       413580                       # number of overall misses
system.cpu.dcache.overall_misses::total        652345                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    613536000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data  31075077999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  31688613999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    613536000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data  31075077999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  31688613999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    398468375                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     19936531                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    100622548                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    519027454                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    398468375                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     19936531                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    100622548                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    519027454                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000575                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.000475                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.004110                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001257                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000575                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.000475                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.004110                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001257                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 64828.402367                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 75136.800617                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48576.464906                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 64828.402367                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 75136.800617                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48576.464906                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          481                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    25.315789                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       165985                       # number of writebacks
system.cpu.dcache.writebacks::total            165985                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data       277699                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       277699                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data       277699                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       277699                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data         9464                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data       135881                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       145345                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data         9464                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data       135881                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       145345                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    604072000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data   9973690499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10577762499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    604072000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data   9973690499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10577762499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000475                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.001350                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000280                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000475                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.001350                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000280                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 63828.402367                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 73400.184713                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72776.927304                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 63828.402367                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 73400.184713                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72776.927304                       # average overall mshr miss latency
system.cpu.dcache.replacements                 365144                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    222565313                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11115150                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     57556011                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       291236474                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       103833                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         4642                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data       377615                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        486090                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    121018000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  27998234500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  28119252500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    222669146                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11119792                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data     57933626                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    291722564                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000466                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000417                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.006518                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001666                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 26070.228350                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 74144.921415                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57847.831677                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       277615                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       277615                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         4642                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data       100000                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       104642                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    116376000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data   6932812000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7049188000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000417                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.001726                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000359                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 25070.228350                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 69328.120000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67364.805719                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    175673761                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8811917                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     42652957                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      227138635                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       125468                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         4822                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data        35965                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       166255                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    492518000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data   3076843499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3569361499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    175799229                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8816739                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     42688922                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    227304890                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000547                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.000842                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000731                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 102139.776027                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 85551.049604                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 21469.197913                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data           84                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           84                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         4822                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data        35881                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40703                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    487696000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data   3040878499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3528574499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000547                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.000841                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000179                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 101139.776027                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 84748.989688                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86690.772154                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1351670427500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.994460                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           518749866                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            365656                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1418.682767                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   454.947795                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    27.362912                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    29.683753                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.888570                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.053443                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.057976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999989                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          319                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          142                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2076475472                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2076475472                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1351670427500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1169538802000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 182131625500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
