Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Apr 15 11:18:01 2022
| Host         : LAPTOP-69752C9G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          426         
TIMING-18  Warning   Missing input or output delay  35          
TIMING-23  Warning   Combinational loop found       1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (57)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (57)
----------------------
 There are 57 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -28.514    -8931.983                    426                 1424        0.162        0.000                      0                 1424        4.500        0.000                       0                   515  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0             -28.514    -8931.983                    426                 1424        0.162        0.000                      0                 1424        4.500        0.000                       0                   515  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :          426  Failing Endpoints,  Worst Slack      -28.514ns,  Total Violation    -8931.984ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -28.514ns  (required time - arrival time)
  Source:                 betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_2_letter_2_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        38.428ns  (logic 10.195ns (26.530%)  route 28.233ns (73.470%))
  Logic Levels:           46  (CARRY4=8 LUT2=3 LUT3=3 LUT4=2 LUT5=9 LUT6=21)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.541     5.125    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X52Y76         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.518     5.643 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/Q
                         net (fo=5, routed)           0.673     6.316    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[12]
    SLICE_X52Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.440 r  betaCPU/control_unit/out1_carry_i_15/O
                         net (fo=15, routed)          0.203     6.643    betaCPU/control_unit/out1_carry_i_15_n_0
    SLICE_X52Y76         LUT4 (Prop_lut4_I1_O)        0.124     6.767 r  betaCPU/control_unit/out1_carry_i_5/O
                         net (fo=36, routed)          0.706     7.473    betaCPU/control_unit/M_stage_q_reg[3]_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I0_O)        0.124     7.597 r  betaCPU/control_unit/out1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.597    betaCPU/game_alu/M_word_index_q_reg[10]_0[1]
    SLICE_X51Y77         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.237 r  betaCPU/game_alu/out1_carry__1/O[3]
                         net (fo=1, routed)           0.424     8.660    betaCPU/game_alu/out1_carry__1_n_4
    SLICE_X52Y77         LUT4 (Prop_lut4_I2_O)        0.306     8.966 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_6/O
                         net (fo=1, routed)           0.452     9.418    betaCPU/game_alu/io_led_OBUF[21]_inst_i_6_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I2_O)        0.124     9.542 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_3/O
                         net (fo=3, routed)           0.800    10.342    betaCPU/game_alu/io_led_OBUF[21]_inst_i_3_n_0
    SLICE_X52Y75         LUT3 (Prop_lut3_I0_O)        0.124    10.466 f  betaCPU/game_alu/i__carry__0_i_10/O
                         net (fo=2, routed)           0.777    11.244    betaCPU/control_unit/i__carry__0_i_8
    SLICE_X52Y72         LUT6 (Prop_lut6_I3_O)        0.124    11.368 r  betaCPU/control_unit/i__carry__0_i_6_comp/O
                         net (fo=26, routed)          0.492    11.859    reset_cond/M_word_index_q[8]_i_3
    SLICE_X52Y68         LUT2 (Prop_lut2_I1_O)        0.124    11.983 r  reset_cond/i__carry__0_i_8/O
                         net (fo=87, routed)          1.792    13.775    betaCPU/r/M_matrix1_letter_address_dff_q_reg[3]_1
    SLICE_X49Y72         LUT5 (Prop_lut5_I3_O)        0.124    13.899 r  betaCPU/r/i__carry_i_13__1_comp/O
                         net (fo=1, routed)           0.643    14.543    betaCPU/r/i__carry_i_13__1_n_0
    SLICE_X49Y72         LUT6 (Prop_lut6_I3_O)        0.124    14.667 r  betaCPU/r/i__carry_i_7__1_comp_1/O
                         net (fo=4, routed)           1.281    15.948    betaCPU/control_unit/M_num_correct_q_reg[2]_1
    SLICE_X50Y75         LUT5 (Prop_lut5_I3_O)        0.124    16.072 r  betaCPU/control_unit/i__carry_i_1__0/O
                         net (fo=9, routed)           0.616    16.688    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X51Y75         LUT6 (Prop_lut6_I5_O)        0.124    16.812 r  betaCPU/control_unit/out1_carry_i_7_comp/O
                         net (fo=1, routed)           0.000    16.812    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[2]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.164 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=6, routed)           1.180    18.344    betaCPU/control_unit/O[2]
    SLICE_X49Y68         LUT5 (Prop_lut5_I2_O)        0.306    18.650 r  betaCPU/control_unit/i__carry_i_27__0_replica_2/O
                         net (fo=1, routed)           0.666    19.316    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[36]_4_repN_2
    SLICE_X50Y68         LUT3 (Prop_lut3_I0_O)        0.124    19.440 f  betaCPU/control_unit/i__carry__0_i_7_comp/O
                         net (fo=1, routed)           0.904    20.344    betaCPU/r/FSM_onehot_M_game_fsm_q_reg[36]_7_repN_alias
    SLICE_X49Y74         LUT6 (Prop_lut6_I5_O)        0.124    20.468 f  betaCPU/r/i__carry_i_6__1_comp_1/O
                         net (fo=3, routed)           1.039    21.507    betaCPU/r/i__carry_i_6__1_n_0
    SLICE_X51Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.631 f  betaCPU/r/io_led_OBUF[1]_inst_i_2/O
                         net (fo=6, routed)           0.167    21.798    betaCPU/control_unit/M_word_index_q_reg[5][0]
    SLICE_X51Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.922 r  betaCPU/control_unit/out1_carry_i_14/O
                         net (fo=2, routed)           0.434    22.356    betaCPU/control_unit/adder/p_0_out[1]
    SLICE_X51Y75         LUT3 (Prop_lut3_I1_O)        0.124    22.480 r  betaCPU/control_unit/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    22.480    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[1]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.060 f  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=4, routed)           0.711    23.770    betaCPU/control_unit/O[1]
    SLICE_X52Y74         LUT6 (Prop_lut6_I1_O)        0.302    24.072 f  betaCPU/control_unit/i__carry_i_32/O
                         net (fo=10, routed)          1.531    25.604    betaCPU/control_unit/i__carry_i_32_n_0
    SLICE_X53Y68         LUT5 (Prop_lut5_I2_O)        0.124    25.728 f  betaCPU/control_unit/i__carry_i_33/O
                         net (fo=8, routed)           1.350    27.078    betaCPU/control_unit/M_stage_q_reg[3]_6
    SLICE_X52Y72         LUT6 (Prop_lut6_I1_O)        0.124    27.202 f  betaCPU/control_unit/io_led_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.282    27.484    betaCPU/r/M_matrix4_letter_address_dff_q_reg[0]_1
    SLICE_X51Y72         LUT6 (Prop_lut6_I5_O)        0.124    27.608 r  betaCPU/r/io_led_OBUF[0]_inst_i_2/O
                         net (fo=13, routed)          0.307    27.914    betaCPU/control_unit/M_word_index_q_reg[0]
    SLICE_X51Y73         LUT5 (Prop_lut5_I4_O)        0.124    28.038 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.569    28.608    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[0]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    29.156 f  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=5, routed)           0.518    29.673    betaCPU/control_unit/O[0]
    SLICE_X51Y74         LUT6 (Prop_lut6_I5_O)        0.303    29.976 r  betaCPU/control_unit/i__carry__0_i_5_comp_3/O
                         net (fo=62, routed)          0.430    30.406    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[15]_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I4_O)        0.124    30.530 f  betaCPU/control_unit/i__carry_i_15_comp/O
                         net (fo=1, routed)           0.264    30.794    betaCPU/r/M_word_index_q_reg[3]_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I1_O)        0.124    30.918 r  betaCPU/r/out1_carry_i_16/O
                         net (fo=2, routed)           0.338    31.256    betaCPU/control_unit/M_word_index_q_reg[3]_0
    SLICE_X51Y75         LUT5 (Prop_lut5_I2_O)        0.124    31.380 r  betaCPU/control_unit/out1_carry_i_6/O
                         net (fo=1, routed)           0.000    31.380    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[3]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.781 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    31.781    betaCPU/game_alu/out1_carry_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.115 r  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=3, routed)           0.448    32.563    betaCPU/control_unit/M_word_index_q[7]_i_2_0[1]
    SLICE_X53Y76         LUT5 (Prop_lut5_I0_O)        0.303    32.866 f  betaCPU/control_unit/io_led_OBUF[3]_inst_i_6/O
                         net (fo=21, routed)          1.647    34.513    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[36]_1
    SLICE_X51Y68         LUT5 (Prop_lut5_I4_O)        0.124    34.637 r  betaCPU/control_unit/i__carry_i_21__0/O
                         net (fo=1, routed)           0.532    35.168    betaCPU/r/io_led_OBUF[4]_inst_i_2_0
    SLICE_X50Y75         LUT6 (Prop_lut6_I5_O)        0.124    35.292 f  betaCPU/r/i__carry_i_6/O
                         net (fo=4, routed)           0.436    35.728    betaCPU/r/i__carry_i_6_n_0
    SLICE_X50Y76         LUT2 (Prop_lut2_I0_O)        0.124    35.852 r  betaCPU/r/io_led_OBUF[4]_inst_i_2/O
                         net (fo=8, routed)           0.293    36.145    betaCPU/control_unit/M_word_index_q_reg[5][1]
    SLICE_X53Y76         LUT6 (Prop_lut6_I5_O)        0.124    36.269 r  betaCPU/control_unit/out1_carry__0_i_4/O
                         net (fo=2, routed)           0.299    36.568    betaCPU/control_unit/M_word_index_q_reg[7]_0[0]
    SLICE_X51Y76         LUT2 (Prop_lut2_I0_O)        0.124    36.692 r  betaCPU/control_unit/out1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    36.692    betaCPU/game_alu/io_led_OBUF[3]_inst_i_5_1[0]
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    36.939 f  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=5, routed)           0.471    37.411    betaCPU/control_unit/M_word_index_q[7]_i_2_0[0]
    SLICE_X50Y75         LUT5 (Prop_lut5_I0_O)        0.299    37.710 f  betaCPU/control_unit/io_led_OBUF[3]_inst_i_5/O
                         net (fo=20, routed)          1.220    38.930    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[36]_2
    SLICE_X52Y74         LUT6 (Prop_lut6_I5_O)        0.124    39.054 r  betaCPU/control_unit/i__carry_i_10__1/O
                         net (fo=3, routed)           1.430    40.484    betaCPU/r/M_matrix1_letter_address_dff_q_reg[1]
    SLICE_X49Y77         LUT6 (Prop_lut6_I5_O)        0.124    40.608 r  betaCPU/r/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000    40.608    betaCPU/control_unit/M_guess_1_letter_1_q[1]_i_2_0[0]
    SLICE_X49Y77         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    41.214 r  betaCPU/control_unit/regfile_data0_inferred__2/i__carry/O[3]
                         net (fo=1, routed)           0.448    41.662    betaCPU/control_unit/regfile_data01_in[4]
    SLICE_X49Y75         LUT6 (Prop_lut6_I5_O)        0.306    41.968 r  betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_5_comp/O
                         net (fo=2, routed)           0.631    42.599    betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_5_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I3_O)        0.124    42.723 r  betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_1_comp_1/O
                         net (fo=21, routed)          0.830    43.553    betaCPU/r/D[3]
    SLICE_X46Y71         FDRE                                         r  betaCPU/r/M_guess_2_letter_2_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.426    14.830    betaCPU/r/clk_IBUF_BUFG
    SLICE_X46Y71         FDRE                                         r  betaCPU/r/M_guess_2_letter_2_q_reg[4]/C
                         clock pessimism              0.258    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X46Y71         FDRE (Setup_fdre_C_D)       -0.013    15.040    betaCPU/r/M_guess_2_letter_2_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -43.553    
  -------------------------------------------------------------------
                         slack                                -28.514    

Slack (VIOLATED) :        -28.494ns  (required time - arrival time)
  Source:                 betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_4_letter_3_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        38.422ns  (logic 10.195ns (26.535%)  route 28.227ns (73.465%))
  Logic Levels:           46  (CARRY4=8 LUT2=3 LUT3=3 LUT4=2 LUT5=9 LUT6=21)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.541     5.125    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X52Y76         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.518     5.643 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/Q
                         net (fo=5, routed)           0.673     6.316    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[12]
    SLICE_X52Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.440 r  betaCPU/control_unit/out1_carry_i_15/O
                         net (fo=15, routed)          0.203     6.643    betaCPU/control_unit/out1_carry_i_15_n_0
    SLICE_X52Y76         LUT4 (Prop_lut4_I1_O)        0.124     6.767 r  betaCPU/control_unit/out1_carry_i_5/O
                         net (fo=36, routed)          0.706     7.473    betaCPU/control_unit/M_stage_q_reg[3]_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I0_O)        0.124     7.597 r  betaCPU/control_unit/out1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.597    betaCPU/game_alu/M_word_index_q_reg[10]_0[1]
    SLICE_X51Y77         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.237 r  betaCPU/game_alu/out1_carry__1/O[3]
                         net (fo=1, routed)           0.424     8.660    betaCPU/game_alu/out1_carry__1_n_4
    SLICE_X52Y77         LUT4 (Prop_lut4_I2_O)        0.306     8.966 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_6/O
                         net (fo=1, routed)           0.452     9.418    betaCPU/game_alu/io_led_OBUF[21]_inst_i_6_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I2_O)        0.124     9.542 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_3/O
                         net (fo=3, routed)           0.800    10.342    betaCPU/game_alu/io_led_OBUF[21]_inst_i_3_n_0
    SLICE_X52Y75         LUT3 (Prop_lut3_I0_O)        0.124    10.466 f  betaCPU/game_alu/i__carry__0_i_10/O
                         net (fo=2, routed)           0.777    11.244    betaCPU/control_unit/i__carry__0_i_8
    SLICE_X52Y72         LUT6 (Prop_lut6_I3_O)        0.124    11.368 r  betaCPU/control_unit/i__carry__0_i_6_comp/O
                         net (fo=26, routed)          0.492    11.859    reset_cond/M_word_index_q[8]_i_3
    SLICE_X52Y68         LUT2 (Prop_lut2_I1_O)        0.124    11.983 r  reset_cond/i__carry__0_i_8/O
                         net (fo=87, routed)          1.792    13.775    betaCPU/r/M_matrix1_letter_address_dff_q_reg[3]_1
    SLICE_X49Y72         LUT5 (Prop_lut5_I3_O)        0.124    13.899 r  betaCPU/r/i__carry_i_13__1_comp/O
                         net (fo=1, routed)           0.643    14.543    betaCPU/r/i__carry_i_13__1_n_0
    SLICE_X49Y72         LUT6 (Prop_lut6_I3_O)        0.124    14.667 r  betaCPU/r/i__carry_i_7__1_comp_1/O
                         net (fo=4, routed)           1.281    15.948    betaCPU/control_unit/M_num_correct_q_reg[2]_1
    SLICE_X50Y75         LUT5 (Prop_lut5_I3_O)        0.124    16.072 r  betaCPU/control_unit/i__carry_i_1__0/O
                         net (fo=9, routed)           0.616    16.688    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X51Y75         LUT6 (Prop_lut6_I5_O)        0.124    16.812 r  betaCPU/control_unit/out1_carry_i_7_comp/O
                         net (fo=1, routed)           0.000    16.812    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[2]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.164 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=6, routed)           1.180    18.344    betaCPU/control_unit/O[2]
    SLICE_X49Y68         LUT5 (Prop_lut5_I2_O)        0.306    18.650 r  betaCPU/control_unit/i__carry_i_27__0_replica_2/O
                         net (fo=1, routed)           0.666    19.316    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[36]_4_repN_2
    SLICE_X50Y68         LUT3 (Prop_lut3_I0_O)        0.124    19.440 f  betaCPU/control_unit/i__carry__0_i_7_comp/O
                         net (fo=1, routed)           0.904    20.344    betaCPU/r/FSM_onehot_M_game_fsm_q_reg[36]_7_repN_alias
    SLICE_X49Y74         LUT6 (Prop_lut6_I5_O)        0.124    20.468 f  betaCPU/r/i__carry_i_6__1_comp_1/O
                         net (fo=3, routed)           1.039    21.507    betaCPU/r/i__carry_i_6__1_n_0
    SLICE_X51Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.631 f  betaCPU/r/io_led_OBUF[1]_inst_i_2/O
                         net (fo=6, routed)           0.167    21.798    betaCPU/control_unit/M_word_index_q_reg[5][0]
    SLICE_X51Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.922 r  betaCPU/control_unit/out1_carry_i_14/O
                         net (fo=2, routed)           0.434    22.356    betaCPU/control_unit/adder/p_0_out[1]
    SLICE_X51Y75         LUT3 (Prop_lut3_I1_O)        0.124    22.480 r  betaCPU/control_unit/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    22.480    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[1]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.060 f  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=4, routed)           0.711    23.770    betaCPU/control_unit/O[1]
    SLICE_X52Y74         LUT6 (Prop_lut6_I1_O)        0.302    24.072 f  betaCPU/control_unit/i__carry_i_32/O
                         net (fo=10, routed)          1.531    25.604    betaCPU/control_unit/i__carry_i_32_n_0
    SLICE_X53Y68         LUT5 (Prop_lut5_I2_O)        0.124    25.728 f  betaCPU/control_unit/i__carry_i_33/O
                         net (fo=8, routed)           1.350    27.078    betaCPU/control_unit/M_stage_q_reg[3]_6
    SLICE_X52Y72         LUT6 (Prop_lut6_I1_O)        0.124    27.202 f  betaCPU/control_unit/io_led_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.282    27.484    betaCPU/r/M_matrix4_letter_address_dff_q_reg[0]_1
    SLICE_X51Y72         LUT6 (Prop_lut6_I5_O)        0.124    27.608 r  betaCPU/r/io_led_OBUF[0]_inst_i_2/O
                         net (fo=13, routed)          0.307    27.914    betaCPU/control_unit/M_word_index_q_reg[0]
    SLICE_X51Y73         LUT5 (Prop_lut5_I4_O)        0.124    28.038 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.569    28.608    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[0]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    29.156 f  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=5, routed)           0.518    29.673    betaCPU/control_unit/O[0]
    SLICE_X51Y74         LUT6 (Prop_lut6_I5_O)        0.303    29.976 r  betaCPU/control_unit/i__carry__0_i_5_comp_3/O
                         net (fo=62, routed)          0.430    30.406    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[15]_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I4_O)        0.124    30.530 f  betaCPU/control_unit/i__carry_i_15_comp/O
                         net (fo=1, routed)           0.264    30.794    betaCPU/r/M_word_index_q_reg[3]_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I1_O)        0.124    30.918 r  betaCPU/r/out1_carry_i_16/O
                         net (fo=2, routed)           0.338    31.256    betaCPU/control_unit/M_word_index_q_reg[3]_0
    SLICE_X51Y75         LUT5 (Prop_lut5_I2_O)        0.124    31.380 r  betaCPU/control_unit/out1_carry_i_6/O
                         net (fo=1, routed)           0.000    31.380    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[3]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.781 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    31.781    betaCPU/game_alu/out1_carry_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.115 r  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=3, routed)           0.448    32.563    betaCPU/control_unit/M_word_index_q[7]_i_2_0[1]
    SLICE_X53Y76         LUT5 (Prop_lut5_I0_O)        0.303    32.866 f  betaCPU/control_unit/io_led_OBUF[3]_inst_i_6/O
                         net (fo=21, routed)          1.647    34.513    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[36]_1
    SLICE_X51Y68         LUT5 (Prop_lut5_I4_O)        0.124    34.637 r  betaCPU/control_unit/i__carry_i_21__0/O
                         net (fo=1, routed)           0.532    35.168    betaCPU/r/io_led_OBUF[4]_inst_i_2_0
    SLICE_X50Y75         LUT6 (Prop_lut6_I5_O)        0.124    35.292 f  betaCPU/r/i__carry_i_6/O
                         net (fo=4, routed)           0.436    35.728    betaCPU/r/i__carry_i_6_n_0
    SLICE_X50Y76         LUT2 (Prop_lut2_I0_O)        0.124    35.852 r  betaCPU/r/io_led_OBUF[4]_inst_i_2/O
                         net (fo=8, routed)           0.293    36.145    betaCPU/control_unit/M_word_index_q_reg[5][1]
    SLICE_X53Y76         LUT6 (Prop_lut6_I5_O)        0.124    36.269 r  betaCPU/control_unit/out1_carry__0_i_4/O
                         net (fo=2, routed)           0.299    36.568    betaCPU/control_unit/M_word_index_q_reg[7]_0[0]
    SLICE_X51Y76         LUT2 (Prop_lut2_I0_O)        0.124    36.692 r  betaCPU/control_unit/out1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    36.692    betaCPU/game_alu/io_led_OBUF[3]_inst_i_5_1[0]
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    36.939 f  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=5, routed)           0.471    37.411    betaCPU/control_unit/M_word_index_q[7]_i_2_0[0]
    SLICE_X50Y75         LUT5 (Prop_lut5_I0_O)        0.299    37.710 f  betaCPU/control_unit/io_led_OBUF[3]_inst_i_5/O
                         net (fo=20, routed)          1.220    38.930    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[36]_2
    SLICE_X52Y74         LUT6 (Prop_lut6_I5_O)        0.124    39.054 r  betaCPU/control_unit/i__carry_i_10__1/O
                         net (fo=3, routed)           1.430    40.484    betaCPU/r/M_matrix1_letter_address_dff_q_reg[1]
    SLICE_X49Y77         LUT6 (Prop_lut6_I5_O)        0.124    40.608 r  betaCPU/r/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000    40.608    betaCPU/control_unit/M_guess_1_letter_1_q[1]_i_2_0[0]
    SLICE_X49Y77         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    41.214 r  betaCPU/control_unit/regfile_data0_inferred__2/i__carry/O[3]
                         net (fo=1, routed)           0.448    41.662    betaCPU/control_unit/regfile_data01_in[4]
    SLICE_X49Y75         LUT6 (Prop_lut6_I5_O)        0.306    41.968 r  betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_5_comp/O
                         net (fo=2, routed)           0.631    42.599    betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_5_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I3_O)        0.124    42.723 r  betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_1_comp_1/O
                         net (fo=21, routed)          0.823    43.547    betaCPU/r/D[3]
    SLICE_X50Y75         FDRE                                         r  betaCPU/r/M_guess_4_letter_3_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.425    14.829    betaCPU/r/clk_IBUF_BUFG
    SLICE_X50Y75         FDRE                                         r  betaCPU/r/M_guess_4_letter_3_q_reg[4]/C
                         clock pessimism              0.272    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X50Y75         FDRE (Setup_fdre_C_D)       -0.013    15.053    betaCPU/r/M_guess_4_letter_3_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                         -43.547    
  -------------------------------------------------------------------
                         slack                                -28.494    

Slack (VIOLATED) :        -28.483ns  (required time - arrival time)
  Source:                 betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_4_letter_4_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        38.354ns  (logic 10.195ns (26.581%)  route 28.159ns (73.419%))
  Logic Levels:           46  (CARRY4=8 LUT2=3 LUT3=3 LUT4=2 LUT5=9 LUT6=21)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.541     5.125    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X52Y76         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.518     5.643 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/Q
                         net (fo=5, routed)           0.673     6.316    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[12]
    SLICE_X52Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.440 r  betaCPU/control_unit/out1_carry_i_15/O
                         net (fo=15, routed)          0.203     6.643    betaCPU/control_unit/out1_carry_i_15_n_0
    SLICE_X52Y76         LUT4 (Prop_lut4_I1_O)        0.124     6.767 r  betaCPU/control_unit/out1_carry_i_5/O
                         net (fo=36, routed)          0.706     7.473    betaCPU/control_unit/M_stage_q_reg[3]_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I0_O)        0.124     7.597 r  betaCPU/control_unit/out1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.597    betaCPU/game_alu/M_word_index_q_reg[10]_0[1]
    SLICE_X51Y77         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.237 r  betaCPU/game_alu/out1_carry__1/O[3]
                         net (fo=1, routed)           0.424     8.660    betaCPU/game_alu/out1_carry__1_n_4
    SLICE_X52Y77         LUT4 (Prop_lut4_I2_O)        0.306     8.966 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_6/O
                         net (fo=1, routed)           0.452     9.418    betaCPU/game_alu/io_led_OBUF[21]_inst_i_6_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I2_O)        0.124     9.542 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_3/O
                         net (fo=3, routed)           0.800    10.342    betaCPU/game_alu/io_led_OBUF[21]_inst_i_3_n_0
    SLICE_X52Y75         LUT3 (Prop_lut3_I0_O)        0.124    10.466 f  betaCPU/game_alu/i__carry__0_i_10/O
                         net (fo=2, routed)           0.777    11.244    betaCPU/control_unit/i__carry__0_i_8
    SLICE_X52Y72         LUT6 (Prop_lut6_I3_O)        0.124    11.368 r  betaCPU/control_unit/i__carry__0_i_6_comp/O
                         net (fo=26, routed)          0.492    11.859    reset_cond/M_word_index_q[8]_i_3
    SLICE_X52Y68         LUT2 (Prop_lut2_I1_O)        0.124    11.983 r  reset_cond/i__carry__0_i_8/O
                         net (fo=87, routed)          1.792    13.775    betaCPU/r/M_matrix1_letter_address_dff_q_reg[3]_1
    SLICE_X49Y72         LUT5 (Prop_lut5_I3_O)        0.124    13.899 r  betaCPU/r/i__carry_i_13__1_comp/O
                         net (fo=1, routed)           0.643    14.543    betaCPU/r/i__carry_i_13__1_n_0
    SLICE_X49Y72         LUT6 (Prop_lut6_I3_O)        0.124    14.667 r  betaCPU/r/i__carry_i_7__1_comp_1/O
                         net (fo=4, routed)           1.281    15.948    betaCPU/control_unit/M_num_correct_q_reg[2]_1
    SLICE_X50Y75         LUT5 (Prop_lut5_I3_O)        0.124    16.072 r  betaCPU/control_unit/i__carry_i_1__0/O
                         net (fo=9, routed)           0.616    16.688    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X51Y75         LUT6 (Prop_lut6_I5_O)        0.124    16.812 r  betaCPU/control_unit/out1_carry_i_7_comp/O
                         net (fo=1, routed)           0.000    16.812    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[2]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.164 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=6, routed)           1.180    18.344    betaCPU/control_unit/O[2]
    SLICE_X49Y68         LUT5 (Prop_lut5_I2_O)        0.306    18.650 r  betaCPU/control_unit/i__carry_i_27__0_replica_2/O
                         net (fo=1, routed)           0.666    19.316    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[36]_4_repN_2
    SLICE_X50Y68         LUT3 (Prop_lut3_I0_O)        0.124    19.440 f  betaCPU/control_unit/i__carry__0_i_7_comp/O
                         net (fo=1, routed)           0.904    20.344    betaCPU/r/FSM_onehot_M_game_fsm_q_reg[36]_7_repN_alias
    SLICE_X49Y74         LUT6 (Prop_lut6_I5_O)        0.124    20.468 f  betaCPU/r/i__carry_i_6__1_comp_1/O
                         net (fo=3, routed)           1.039    21.507    betaCPU/r/i__carry_i_6__1_n_0
    SLICE_X51Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.631 f  betaCPU/r/io_led_OBUF[1]_inst_i_2/O
                         net (fo=6, routed)           0.167    21.798    betaCPU/control_unit/M_word_index_q_reg[5][0]
    SLICE_X51Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.922 r  betaCPU/control_unit/out1_carry_i_14/O
                         net (fo=2, routed)           0.434    22.356    betaCPU/control_unit/adder/p_0_out[1]
    SLICE_X51Y75         LUT3 (Prop_lut3_I1_O)        0.124    22.480 r  betaCPU/control_unit/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    22.480    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[1]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.060 f  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=4, routed)           0.711    23.770    betaCPU/control_unit/O[1]
    SLICE_X52Y74         LUT6 (Prop_lut6_I1_O)        0.302    24.072 f  betaCPU/control_unit/i__carry_i_32/O
                         net (fo=10, routed)          1.531    25.604    betaCPU/control_unit/i__carry_i_32_n_0
    SLICE_X53Y68         LUT5 (Prop_lut5_I2_O)        0.124    25.728 f  betaCPU/control_unit/i__carry_i_33/O
                         net (fo=8, routed)           1.350    27.078    betaCPU/control_unit/M_stage_q_reg[3]_6
    SLICE_X52Y72         LUT6 (Prop_lut6_I1_O)        0.124    27.202 f  betaCPU/control_unit/io_led_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.282    27.484    betaCPU/r/M_matrix4_letter_address_dff_q_reg[0]_1
    SLICE_X51Y72         LUT6 (Prop_lut6_I5_O)        0.124    27.608 r  betaCPU/r/io_led_OBUF[0]_inst_i_2/O
                         net (fo=13, routed)          0.307    27.914    betaCPU/control_unit/M_word_index_q_reg[0]
    SLICE_X51Y73         LUT5 (Prop_lut5_I4_O)        0.124    28.038 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.569    28.608    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[0]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    29.156 f  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=5, routed)           0.518    29.673    betaCPU/control_unit/O[0]
    SLICE_X51Y74         LUT6 (Prop_lut6_I5_O)        0.303    29.976 r  betaCPU/control_unit/i__carry__0_i_5_comp_3/O
                         net (fo=62, routed)          0.430    30.406    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[15]_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I4_O)        0.124    30.530 f  betaCPU/control_unit/i__carry_i_15_comp/O
                         net (fo=1, routed)           0.264    30.794    betaCPU/r/M_word_index_q_reg[3]_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I1_O)        0.124    30.918 r  betaCPU/r/out1_carry_i_16/O
                         net (fo=2, routed)           0.338    31.256    betaCPU/control_unit/M_word_index_q_reg[3]_0
    SLICE_X51Y75         LUT5 (Prop_lut5_I2_O)        0.124    31.380 r  betaCPU/control_unit/out1_carry_i_6/O
                         net (fo=1, routed)           0.000    31.380    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[3]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.781 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    31.781    betaCPU/game_alu/out1_carry_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.115 r  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=3, routed)           0.448    32.563    betaCPU/control_unit/M_word_index_q[7]_i_2_0[1]
    SLICE_X53Y76         LUT5 (Prop_lut5_I0_O)        0.303    32.866 f  betaCPU/control_unit/io_led_OBUF[3]_inst_i_6/O
                         net (fo=21, routed)          1.647    34.513    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[36]_1
    SLICE_X51Y68         LUT5 (Prop_lut5_I4_O)        0.124    34.637 r  betaCPU/control_unit/i__carry_i_21__0/O
                         net (fo=1, routed)           0.532    35.168    betaCPU/r/io_led_OBUF[4]_inst_i_2_0
    SLICE_X50Y75         LUT6 (Prop_lut6_I5_O)        0.124    35.292 f  betaCPU/r/i__carry_i_6/O
                         net (fo=4, routed)           0.436    35.728    betaCPU/r/i__carry_i_6_n_0
    SLICE_X50Y76         LUT2 (Prop_lut2_I0_O)        0.124    35.852 r  betaCPU/r/io_led_OBUF[4]_inst_i_2/O
                         net (fo=8, routed)           0.293    36.145    betaCPU/control_unit/M_word_index_q_reg[5][1]
    SLICE_X53Y76         LUT6 (Prop_lut6_I5_O)        0.124    36.269 r  betaCPU/control_unit/out1_carry__0_i_4/O
                         net (fo=2, routed)           0.299    36.568    betaCPU/control_unit/M_word_index_q_reg[7]_0[0]
    SLICE_X51Y76         LUT2 (Prop_lut2_I0_O)        0.124    36.692 r  betaCPU/control_unit/out1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    36.692    betaCPU/game_alu/io_led_OBUF[3]_inst_i_5_1[0]
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    36.939 f  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=5, routed)           0.471    37.411    betaCPU/control_unit/M_word_index_q[7]_i_2_0[0]
    SLICE_X50Y75         LUT5 (Prop_lut5_I0_O)        0.299    37.710 f  betaCPU/control_unit/io_led_OBUF[3]_inst_i_5/O
                         net (fo=20, routed)          1.220    38.930    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[36]_2
    SLICE_X52Y74         LUT6 (Prop_lut6_I5_O)        0.124    39.054 r  betaCPU/control_unit/i__carry_i_10__1/O
                         net (fo=3, routed)           1.430    40.484    betaCPU/r/M_matrix1_letter_address_dff_q_reg[1]
    SLICE_X49Y77         LUT6 (Prop_lut6_I5_O)        0.124    40.608 r  betaCPU/r/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000    40.608    betaCPU/control_unit/M_guess_1_letter_1_q[1]_i_2_0[0]
    SLICE_X49Y77         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    41.214 r  betaCPU/control_unit/regfile_data0_inferred__2/i__carry/O[3]
                         net (fo=1, routed)           0.448    41.662    betaCPU/control_unit/regfile_data01_in[4]
    SLICE_X49Y75         LUT6 (Prop_lut6_I5_O)        0.306    41.968 r  betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_5_comp/O
                         net (fo=2, routed)           0.631    42.599    betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_5_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I3_O)        0.124    42.723 r  betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_1_comp_1/O
                         net (fo=21, routed)          0.756    43.479    betaCPU/r/D[3]
    SLICE_X48Y69         FDRE                                         r  betaCPU/r/M_guess_4_letter_4_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.430    14.834    betaCPU/r/clk_IBUF_BUFG
    SLICE_X48Y69         FDRE                                         r  betaCPU/r/M_guess_4_letter_4_q_reg[4]/C
                         clock pessimism              0.258    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X48Y69         FDRE (Setup_fdre_C_D)       -0.061    14.996    betaCPU/r/M_guess_4_letter_4_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                         -43.479    
  -------------------------------------------------------------------
                         slack                                -28.483    

Slack (VIOLATED) :        -28.465ns  (required time - arrival time)
  Source:                 betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_temp_coloured_letter_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        38.354ns  (logic 10.195ns (26.581%)  route 28.159ns (73.419%))
  Logic Levels:           46  (CARRY4=8 LUT2=3 LUT3=3 LUT4=2 LUT5=9 LUT6=21)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.541     5.125    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X52Y76         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.518     5.643 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/Q
                         net (fo=5, routed)           0.673     6.316    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[12]
    SLICE_X52Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.440 r  betaCPU/control_unit/out1_carry_i_15/O
                         net (fo=15, routed)          0.203     6.643    betaCPU/control_unit/out1_carry_i_15_n_0
    SLICE_X52Y76         LUT4 (Prop_lut4_I1_O)        0.124     6.767 r  betaCPU/control_unit/out1_carry_i_5/O
                         net (fo=36, routed)          0.706     7.473    betaCPU/control_unit/M_stage_q_reg[3]_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I0_O)        0.124     7.597 r  betaCPU/control_unit/out1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.597    betaCPU/game_alu/M_word_index_q_reg[10]_0[1]
    SLICE_X51Y77         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.237 r  betaCPU/game_alu/out1_carry__1/O[3]
                         net (fo=1, routed)           0.424     8.660    betaCPU/game_alu/out1_carry__1_n_4
    SLICE_X52Y77         LUT4 (Prop_lut4_I2_O)        0.306     8.966 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_6/O
                         net (fo=1, routed)           0.452     9.418    betaCPU/game_alu/io_led_OBUF[21]_inst_i_6_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I2_O)        0.124     9.542 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_3/O
                         net (fo=3, routed)           0.800    10.342    betaCPU/game_alu/io_led_OBUF[21]_inst_i_3_n_0
    SLICE_X52Y75         LUT3 (Prop_lut3_I0_O)        0.124    10.466 f  betaCPU/game_alu/i__carry__0_i_10/O
                         net (fo=2, routed)           0.777    11.244    betaCPU/control_unit/i__carry__0_i_8
    SLICE_X52Y72         LUT6 (Prop_lut6_I3_O)        0.124    11.368 r  betaCPU/control_unit/i__carry__0_i_6_comp/O
                         net (fo=26, routed)          0.492    11.859    reset_cond/M_word_index_q[8]_i_3
    SLICE_X52Y68         LUT2 (Prop_lut2_I1_O)        0.124    11.983 r  reset_cond/i__carry__0_i_8/O
                         net (fo=87, routed)          1.792    13.775    betaCPU/r/M_matrix1_letter_address_dff_q_reg[3]_1
    SLICE_X49Y72         LUT5 (Prop_lut5_I3_O)        0.124    13.899 r  betaCPU/r/i__carry_i_13__1_comp/O
                         net (fo=1, routed)           0.643    14.543    betaCPU/r/i__carry_i_13__1_n_0
    SLICE_X49Y72         LUT6 (Prop_lut6_I3_O)        0.124    14.667 r  betaCPU/r/i__carry_i_7__1_comp_1/O
                         net (fo=4, routed)           1.281    15.948    betaCPU/control_unit/M_num_correct_q_reg[2]_1
    SLICE_X50Y75         LUT5 (Prop_lut5_I3_O)        0.124    16.072 r  betaCPU/control_unit/i__carry_i_1__0/O
                         net (fo=9, routed)           0.616    16.688    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X51Y75         LUT6 (Prop_lut6_I5_O)        0.124    16.812 r  betaCPU/control_unit/out1_carry_i_7_comp/O
                         net (fo=1, routed)           0.000    16.812    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[2]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.164 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=6, routed)           1.180    18.344    betaCPU/control_unit/O[2]
    SLICE_X49Y68         LUT5 (Prop_lut5_I2_O)        0.306    18.650 r  betaCPU/control_unit/i__carry_i_27__0_replica_2/O
                         net (fo=1, routed)           0.666    19.316    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[36]_4_repN_2
    SLICE_X50Y68         LUT3 (Prop_lut3_I0_O)        0.124    19.440 f  betaCPU/control_unit/i__carry__0_i_7_comp/O
                         net (fo=1, routed)           0.904    20.344    betaCPU/r/FSM_onehot_M_game_fsm_q_reg[36]_7_repN_alias
    SLICE_X49Y74         LUT6 (Prop_lut6_I5_O)        0.124    20.468 f  betaCPU/r/i__carry_i_6__1_comp_1/O
                         net (fo=3, routed)           1.039    21.507    betaCPU/r/i__carry_i_6__1_n_0
    SLICE_X51Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.631 f  betaCPU/r/io_led_OBUF[1]_inst_i_2/O
                         net (fo=6, routed)           0.167    21.798    betaCPU/control_unit/M_word_index_q_reg[5][0]
    SLICE_X51Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.922 r  betaCPU/control_unit/out1_carry_i_14/O
                         net (fo=2, routed)           0.434    22.356    betaCPU/control_unit/adder/p_0_out[1]
    SLICE_X51Y75         LUT3 (Prop_lut3_I1_O)        0.124    22.480 r  betaCPU/control_unit/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    22.480    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[1]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.060 f  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=4, routed)           0.711    23.770    betaCPU/control_unit/O[1]
    SLICE_X52Y74         LUT6 (Prop_lut6_I1_O)        0.302    24.072 f  betaCPU/control_unit/i__carry_i_32/O
                         net (fo=10, routed)          1.531    25.604    betaCPU/control_unit/i__carry_i_32_n_0
    SLICE_X53Y68         LUT5 (Prop_lut5_I2_O)        0.124    25.728 f  betaCPU/control_unit/i__carry_i_33/O
                         net (fo=8, routed)           1.350    27.078    betaCPU/control_unit/M_stage_q_reg[3]_6
    SLICE_X52Y72         LUT6 (Prop_lut6_I1_O)        0.124    27.202 f  betaCPU/control_unit/io_led_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.282    27.484    betaCPU/r/M_matrix4_letter_address_dff_q_reg[0]_1
    SLICE_X51Y72         LUT6 (Prop_lut6_I5_O)        0.124    27.608 r  betaCPU/r/io_led_OBUF[0]_inst_i_2/O
                         net (fo=13, routed)          0.307    27.914    betaCPU/control_unit/M_word_index_q_reg[0]
    SLICE_X51Y73         LUT5 (Prop_lut5_I4_O)        0.124    28.038 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.569    28.608    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[0]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    29.156 f  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=5, routed)           0.518    29.673    betaCPU/control_unit/O[0]
    SLICE_X51Y74         LUT6 (Prop_lut6_I5_O)        0.303    29.976 r  betaCPU/control_unit/i__carry__0_i_5_comp_3/O
                         net (fo=62, routed)          0.430    30.406    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[15]_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I4_O)        0.124    30.530 f  betaCPU/control_unit/i__carry_i_15_comp/O
                         net (fo=1, routed)           0.264    30.794    betaCPU/r/M_word_index_q_reg[3]_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I1_O)        0.124    30.918 r  betaCPU/r/out1_carry_i_16/O
                         net (fo=2, routed)           0.338    31.256    betaCPU/control_unit/M_word_index_q_reg[3]_0
    SLICE_X51Y75         LUT5 (Prop_lut5_I2_O)        0.124    31.380 r  betaCPU/control_unit/out1_carry_i_6/O
                         net (fo=1, routed)           0.000    31.380    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[3]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.781 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    31.781    betaCPU/game_alu/out1_carry_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.115 r  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=3, routed)           0.448    32.563    betaCPU/control_unit/M_word_index_q[7]_i_2_0[1]
    SLICE_X53Y76         LUT5 (Prop_lut5_I0_O)        0.303    32.866 f  betaCPU/control_unit/io_led_OBUF[3]_inst_i_6/O
                         net (fo=21, routed)          1.647    34.513    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[36]_1
    SLICE_X51Y68         LUT5 (Prop_lut5_I4_O)        0.124    34.637 r  betaCPU/control_unit/i__carry_i_21__0/O
                         net (fo=1, routed)           0.532    35.168    betaCPU/r/io_led_OBUF[4]_inst_i_2_0
    SLICE_X50Y75         LUT6 (Prop_lut6_I5_O)        0.124    35.292 f  betaCPU/r/i__carry_i_6/O
                         net (fo=4, routed)           0.436    35.728    betaCPU/r/i__carry_i_6_n_0
    SLICE_X50Y76         LUT2 (Prop_lut2_I0_O)        0.124    35.852 r  betaCPU/r/io_led_OBUF[4]_inst_i_2/O
                         net (fo=8, routed)           0.293    36.145    betaCPU/control_unit/M_word_index_q_reg[5][1]
    SLICE_X53Y76         LUT6 (Prop_lut6_I5_O)        0.124    36.269 r  betaCPU/control_unit/out1_carry__0_i_4/O
                         net (fo=2, routed)           0.299    36.568    betaCPU/control_unit/M_word_index_q_reg[7]_0[0]
    SLICE_X51Y76         LUT2 (Prop_lut2_I0_O)        0.124    36.692 r  betaCPU/control_unit/out1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    36.692    betaCPU/game_alu/io_led_OBUF[3]_inst_i_5_1[0]
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    36.939 f  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=5, routed)           0.471    37.411    betaCPU/control_unit/M_word_index_q[7]_i_2_0[0]
    SLICE_X50Y75         LUT5 (Prop_lut5_I0_O)        0.299    37.710 f  betaCPU/control_unit/io_led_OBUF[3]_inst_i_5/O
                         net (fo=20, routed)          1.220    38.930    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[36]_2
    SLICE_X52Y74         LUT6 (Prop_lut6_I5_O)        0.124    39.054 r  betaCPU/control_unit/i__carry_i_10__1/O
                         net (fo=3, routed)           1.430    40.484    betaCPU/r/M_matrix1_letter_address_dff_q_reg[1]
    SLICE_X49Y77         LUT6 (Prop_lut6_I5_O)        0.124    40.608 r  betaCPU/r/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000    40.608    betaCPU/control_unit/M_guess_1_letter_1_q[1]_i_2_0[0]
    SLICE_X49Y77         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    41.214 r  betaCPU/control_unit/regfile_data0_inferred__2/i__carry/O[3]
                         net (fo=1, routed)           0.448    41.662    betaCPU/control_unit/regfile_data01_in[4]
    SLICE_X49Y75         LUT6 (Prop_lut6_I5_O)        0.306    41.968 r  betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_5_comp/O
                         net (fo=2, routed)           0.631    42.599    betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_5_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I3_O)        0.124    42.723 r  betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_1_comp_1/O
                         net (fo=21, routed)          0.756    43.479    betaCPU/r/D[3]
    SLICE_X49Y69         FDRE                                         r  betaCPU/r/M_temp_coloured_letter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.430    14.834    betaCPU/r/clk_IBUF_BUFG
    SLICE_X49Y69         FDRE                                         r  betaCPU/r/M_temp_coloured_letter_q_reg[4]/C
                         clock pessimism              0.258    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X49Y69         FDRE (Setup_fdre_C_D)       -0.043    15.014    betaCPU/r/M_temp_coloured_letter_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                         -43.479    
  -------------------------------------------------------------------
                         slack                                -28.465    

Slack (VIOLATED) :        -28.460ns  (required time - arrival time)
  Source:                 betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_1_letter_2_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        38.387ns  (logic 10.195ns (26.558%)  route 28.192ns (73.442%))
  Logic Levels:           46  (CARRY4=8 LUT2=3 LUT3=3 LUT4=2 LUT5=9 LUT6=21)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.541     5.125    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X52Y76         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.518     5.643 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/Q
                         net (fo=5, routed)           0.673     6.316    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[12]
    SLICE_X52Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.440 r  betaCPU/control_unit/out1_carry_i_15/O
                         net (fo=15, routed)          0.203     6.643    betaCPU/control_unit/out1_carry_i_15_n_0
    SLICE_X52Y76         LUT4 (Prop_lut4_I1_O)        0.124     6.767 r  betaCPU/control_unit/out1_carry_i_5/O
                         net (fo=36, routed)          0.706     7.473    betaCPU/control_unit/M_stage_q_reg[3]_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I0_O)        0.124     7.597 r  betaCPU/control_unit/out1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.597    betaCPU/game_alu/M_word_index_q_reg[10]_0[1]
    SLICE_X51Y77         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.237 r  betaCPU/game_alu/out1_carry__1/O[3]
                         net (fo=1, routed)           0.424     8.660    betaCPU/game_alu/out1_carry__1_n_4
    SLICE_X52Y77         LUT4 (Prop_lut4_I2_O)        0.306     8.966 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_6/O
                         net (fo=1, routed)           0.452     9.418    betaCPU/game_alu/io_led_OBUF[21]_inst_i_6_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I2_O)        0.124     9.542 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_3/O
                         net (fo=3, routed)           0.800    10.342    betaCPU/game_alu/io_led_OBUF[21]_inst_i_3_n_0
    SLICE_X52Y75         LUT3 (Prop_lut3_I0_O)        0.124    10.466 f  betaCPU/game_alu/i__carry__0_i_10/O
                         net (fo=2, routed)           0.777    11.244    betaCPU/control_unit/i__carry__0_i_8
    SLICE_X52Y72         LUT6 (Prop_lut6_I3_O)        0.124    11.368 r  betaCPU/control_unit/i__carry__0_i_6_comp/O
                         net (fo=26, routed)          0.492    11.859    reset_cond/M_word_index_q[8]_i_3
    SLICE_X52Y68         LUT2 (Prop_lut2_I1_O)        0.124    11.983 r  reset_cond/i__carry__0_i_8/O
                         net (fo=87, routed)          1.792    13.775    betaCPU/r/M_matrix1_letter_address_dff_q_reg[3]_1
    SLICE_X49Y72         LUT5 (Prop_lut5_I3_O)        0.124    13.899 r  betaCPU/r/i__carry_i_13__1_comp/O
                         net (fo=1, routed)           0.643    14.543    betaCPU/r/i__carry_i_13__1_n_0
    SLICE_X49Y72         LUT6 (Prop_lut6_I3_O)        0.124    14.667 r  betaCPU/r/i__carry_i_7__1_comp_1/O
                         net (fo=4, routed)           1.281    15.948    betaCPU/control_unit/M_num_correct_q_reg[2]_1
    SLICE_X50Y75         LUT5 (Prop_lut5_I3_O)        0.124    16.072 r  betaCPU/control_unit/i__carry_i_1__0/O
                         net (fo=9, routed)           0.616    16.688    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X51Y75         LUT6 (Prop_lut6_I5_O)        0.124    16.812 r  betaCPU/control_unit/out1_carry_i_7_comp/O
                         net (fo=1, routed)           0.000    16.812    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[2]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.164 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=6, routed)           1.180    18.344    betaCPU/control_unit/O[2]
    SLICE_X49Y68         LUT5 (Prop_lut5_I2_O)        0.306    18.650 r  betaCPU/control_unit/i__carry_i_27__0_replica_2/O
                         net (fo=1, routed)           0.666    19.316    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[36]_4_repN_2
    SLICE_X50Y68         LUT3 (Prop_lut3_I0_O)        0.124    19.440 f  betaCPU/control_unit/i__carry__0_i_7_comp/O
                         net (fo=1, routed)           0.904    20.344    betaCPU/r/FSM_onehot_M_game_fsm_q_reg[36]_7_repN_alias
    SLICE_X49Y74         LUT6 (Prop_lut6_I5_O)        0.124    20.468 f  betaCPU/r/i__carry_i_6__1_comp_1/O
                         net (fo=3, routed)           1.039    21.507    betaCPU/r/i__carry_i_6__1_n_0
    SLICE_X51Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.631 f  betaCPU/r/io_led_OBUF[1]_inst_i_2/O
                         net (fo=6, routed)           0.167    21.798    betaCPU/control_unit/M_word_index_q_reg[5][0]
    SLICE_X51Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.922 r  betaCPU/control_unit/out1_carry_i_14/O
                         net (fo=2, routed)           0.434    22.356    betaCPU/control_unit/adder/p_0_out[1]
    SLICE_X51Y75         LUT3 (Prop_lut3_I1_O)        0.124    22.480 r  betaCPU/control_unit/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    22.480    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[1]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.060 f  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=4, routed)           0.711    23.770    betaCPU/control_unit/O[1]
    SLICE_X52Y74         LUT6 (Prop_lut6_I1_O)        0.302    24.072 f  betaCPU/control_unit/i__carry_i_32/O
                         net (fo=10, routed)          1.531    25.604    betaCPU/control_unit/i__carry_i_32_n_0
    SLICE_X53Y68         LUT5 (Prop_lut5_I2_O)        0.124    25.728 f  betaCPU/control_unit/i__carry_i_33/O
                         net (fo=8, routed)           1.350    27.078    betaCPU/control_unit/M_stage_q_reg[3]_6
    SLICE_X52Y72         LUT6 (Prop_lut6_I1_O)        0.124    27.202 f  betaCPU/control_unit/io_led_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.282    27.484    betaCPU/r/M_matrix4_letter_address_dff_q_reg[0]_1
    SLICE_X51Y72         LUT6 (Prop_lut6_I5_O)        0.124    27.608 r  betaCPU/r/io_led_OBUF[0]_inst_i_2/O
                         net (fo=13, routed)          0.307    27.914    betaCPU/control_unit/M_word_index_q_reg[0]
    SLICE_X51Y73         LUT5 (Prop_lut5_I4_O)        0.124    28.038 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.569    28.608    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[0]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    29.156 f  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=5, routed)           0.518    29.673    betaCPU/control_unit/O[0]
    SLICE_X51Y74         LUT6 (Prop_lut6_I5_O)        0.303    29.976 r  betaCPU/control_unit/i__carry__0_i_5_comp_3/O
                         net (fo=62, routed)          0.430    30.406    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[15]_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I4_O)        0.124    30.530 f  betaCPU/control_unit/i__carry_i_15_comp/O
                         net (fo=1, routed)           0.264    30.794    betaCPU/r/M_word_index_q_reg[3]_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I1_O)        0.124    30.918 r  betaCPU/r/out1_carry_i_16/O
                         net (fo=2, routed)           0.338    31.256    betaCPU/control_unit/M_word_index_q_reg[3]_0
    SLICE_X51Y75         LUT5 (Prop_lut5_I2_O)        0.124    31.380 r  betaCPU/control_unit/out1_carry_i_6/O
                         net (fo=1, routed)           0.000    31.380    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[3]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.781 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    31.781    betaCPU/game_alu/out1_carry_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.115 r  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=3, routed)           0.448    32.563    betaCPU/control_unit/M_word_index_q[7]_i_2_0[1]
    SLICE_X53Y76         LUT5 (Prop_lut5_I0_O)        0.303    32.866 f  betaCPU/control_unit/io_led_OBUF[3]_inst_i_6/O
                         net (fo=21, routed)          1.647    34.513    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[36]_1
    SLICE_X51Y68         LUT5 (Prop_lut5_I4_O)        0.124    34.637 r  betaCPU/control_unit/i__carry_i_21__0/O
                         net (fo=1, routed)           0.532    35.168    betaCPU/r/io_led_OBUF[4]_inst_i_2_0
    SLICE_X50Y75         LUT6 (Prop_lut6_I5_O)        0.124    35.292 f  betaCPU/r/i__carry_i_6/O
                         net (fo=4, routed)           0.436    35.728    betaCPU/r/i__carry_i_6_n_0
    SLICE_X50Y76         LUT2 (Prop_lut2_I0_O)        0.124    35.852 r  betaCPU/r/io_led_OBUF[4]_inst_i_2/O
                         net (fo=8, routed)           0.293    36.145    betaCPU/control_unit/M_word_index_q_reg[5][1]
    SLICE_X53Y76         LUT6 (Prop_lut6_I5_O)        0.124    36.269 r  betaCPU/control_unit/out1_carry__0_i_4/O
                         net (fo=2, routed)           0.299    36.568    betaCPU/control_unit/M_word_index_q_reg[7]_0[0]
    SLICE_X51Y76         LUT2 (Prop_lut2_I0_O)        0.124    36.692 r  betaCPU/control_unit/out1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    36.692    betaCPU/game_alu/io_led_OBUF[3]_inst_i_5_1[0]
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    36.939 f  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=5, routed)           0.471    37.411    betaCPU/control_unit/M_word_index_q[7]_i_2_0[0]
    SLICE_X50Y75         LUT5 (Prop_lut5_I0_O)        0.299    37.710 f  betaCPU/control_unit/io_led_OBUF[3]_inst_i_5/O
                         net (fo=20, routed)          1.220    38.930    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[36]_2
    SLICE_X52Y74         LUT6 (Prop_lut6_I5_O)        0.124    39.054 r  betaCPU/control_unit/i__carry_i_10__1/O
                         net (fo=3, routed)           1.430    40.484    betaCPU/r/M_matrix1_letter_address_dff_q_reg[1]
    SLICE_X49Y77         LUT6 (Prop_lut6_I5_O)        0.124    40.608 r  betaCPU/r/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000    40.608    betaCPU/control_unit/M_guess_1_letter_1_q[1]_i_2_0[0]
    SLICE_X49Y77         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    41.214 r  betaCPU/control_unit/regfile_data0_inferred__2/i__carry/O[3]
                         net (fo=1, routed)           0.448    41.662    betaCPU/control_unit/regfile_data01_in[4]
    SLICE_X49Y75         LUT6 (Prop_lut6_I5_O)        0.306    41.968 r  betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_5_comp/O
                         net (fo=2, routed)           0.631    42.599    betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_5_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I3_O)        0.124    42.723 r  betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_1_comp_1/O
                         net (fo=21, routed)          0.789    43.512    betaCPU/r/D[3]
    SLICE_X52Y75         FDRE                                         r  betaCPU/r/M_guess_1_letter_2_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.425    14.829    betaCPU/r/clk_IBUF_BUFG
    SLICE_X52Y75         FDRE                                         r  betaCPU/r/M_guess_1_letter_2_q_reg[4]/C
                         clock pessimism              0.272    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X52Y75         FDRE (Setup_fdre_C_D)       -0.013    15.053    betaCPU/r/M_guess_1_letter_2_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                         -43.512    
  -------------------------------------------------------------------
                         slack                                -28.460    

Slack (VIOLATED) :        -28.452ns  (required time - arrival time)
  Source:                 betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_3_letter_3_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        38.322ns  (logic 10.195ns (26.603%)  route 28.127ns (73.397%))
  Logic Levels:           46  (CARRY4=8 LUT2=3 LUT3=3 LUT4=2 LUT5=9 LUT6=21)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.541     5.125    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X52Y76         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.518     5.643 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/Q
                         net (fo=5, routed)           0.673     6.316    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[12]
    SLICE_X52Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.440 r  betaCPU/control_unit/out1_carry_i_15/O
                         net (fo=15, routed)          0.203     6.643    betaCPU/control_unit/out1_carry_i_15_n_0
    SLICE_X52Y76         LUT4 (Prop_lut4_I1_O)        0.124     6.767 r  betaCPU/control_unit/out1_carry_i_5/O
                         net (fo=36, routed)          0.706     7.473    betaCPU/control_unit/M_stage_q_reg[3]_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I0_O)        0.124     7.597 r  betaCPU/control_unit/out1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.597    betaCPU/game_alu/M_word_index_q_reg[10]_0[1]
    SLICE_X51Y77         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.237 r  betaCPU/game_alu/out1_carry__1/O[3]
                         net (fo=1, routed)           0.424     8.660    betaCPU/game_alu/out1_carry__1_n_4
    SLICE_X52Y77         LUT4 (Prop_lut4_I2_O)        0.306     8.966 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_6/O
                         net (fo=1, routed)           0.452     9.418    betaCPU/game_alu/io_led_OBUF[21]_inst_i_6_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I2_O)        0.124     9.542 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_3/O
                         net (fo=3, routed)           0.800    10.342    betaCPU/game_alu/io_led_OBUF[21]_inst_i_3_n_0
    SLICE_X52Y75         LUT3 (Prop_lut3_I0_O)        0.124    10.466 f  betaCPU/game_alu/i__carry__0_i_10/O
                         net (fo=2, routed)           0.777    11.244    betaCPU/control_unit/i__carry__0_i_8
    SLICE_X52Y72         LUT6 (Prop_lut6_I3_O)        0.124    11.368 r  betaCPU/control_unit/i__carry__0_i_6_comp/O
                         net (fo=26, routed)          0.492    11.859    reset_cond/M_word_index_q[8]_i_3
    SLICE_X52Y68         LUT2 (Prop_lut2_I1_O)        0.124    11.983 r  reset_cond/i__carry__0_i_8/O
                         net (fo=87, routed)          1.792    13.775    betaCPU/r/M_matrix1_letter_address_dff_q_reg[3]_1
    SLICE_X49Y72         LUT5 (Prop_lut5_I3_O)        0.124    13.899 r  betaCPU/r/i__carry_i_13__1_comp/O
                         net (fo=1, routed)           0.643    14.543    betaCPU/r/i__carry_i_13__1_n_0
    SLICE_X49Y72         LUT6 (Prop_lut6_I3_O)        0.124    14.667 r  betaCPU/r/i__carry_i_7__1_comp_1/O
                         net (fo=4, routed)           1.281    15.948    betaCPU/control_unit/M_num_correct_q_reg[2]_1
    SLICE_X50Y75         LUT5 (Prop_lut5_I3_O)        0.124    16.072 r  betaCPU/control_unit/i__carry_i_1__0/O
                         net (fo=9, routed)           0.616    16.688    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X51Y75         LUT6 (Prop_lut6_I5_O)        0.124    16.812 r  betaCPU/control_unit/out1_carry_i_7_comp/O
                         net (fo=1, routed)           0.000    16.812    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[2]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.164 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=6, routed)           1.180    18.344    betaCPU/control_unit/O[2]
    SLICE_X49Y68         LUT5 (Prop_lut5_I2_O)        0.306    18.650 r  betaCPU/control_unit/i__carry_i_27__0_replica_2/O
                         net (fo=1, routed)           0.666    19.316    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[36]_4_repN_2
    SLICE_X50Y68         LUT3 (Prop_lut3_I0_O)        0.124    19.440 f  betaCPU/control_unit/i__carry__0_i_7_comp/O
                         net (fo=1, routed)           0.904    20.344    betaCPU/r/FSM_onehot_M_game_fsm_q_reg[36]_7_repN_alias
    SLICE_X49Y74         LUT6 (Prop_lut6_I5_O)        0.124    20.468 f  betaCPU/r/i__carry_i_6__1_comp_1/O
                         net (fo=3, routed)           1.039    21.507    betaCPU/r/i__carry_i_6__1_n_0
    SLICE_X51Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.631 f  betaCPU/r/io_led_OBUF[1]_inst_i_2/O
                         net (fo=6, routed)           0.167    21.798    betaCPU/control_unit/M_word_index_q_reg[5][0]
    SLICE_X51Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.922 r  betaCPU/control_unit/out1_carry_i_14/O
                         net (fo=2, routed)           0.434    22.356    betaCPU/control_unit/adder/p_0_out[1]
    SLICE_X51Y75         LUT3 (Prop_lut3_I1_O)        0.124    22.480 r  betaCPU/control_unit/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    22.480    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[1]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.060 f  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=4, routed)           0.711    23.770    betaCPU/control_unit/O[1]
    SLICE_X52Y74         LUT6 (Prop_lut6_I1_O)        0.302    24.072 f  betaCPU/control_unit/i__carry_i_32/O
                         net (fo=10, routed)          1.531    25.604    betaCPU/control_unit/i__carry_i_32_n_0
    SLICE_X53Y68         LUT5 (Prop_lut5_I2_O)        0.124    25.728 f  betaCPU/control_unit/i__carry_i_33/O
                         net (fo=8, routed)           1.350    27.078    betaCPU/control_unit/M_stage_q_reg[3]_6
    SLICE_X52Y72         LUT6 (Prop_lut6_I1_O)        0.124    27.202 f  betaCPU/control_unit/io_led_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.282    27.484    betaCPU/r/M_matrix4_letter_address_dff_q_reg[0]_1
    SLICE_X51Y72         LUT6 (Prop_lut6_I5_O)        0.124    27.608 r  betaCPU/r/io_led_OBUF[0]_inst_i_2/O
                         net (fo=13, routed)          0.307    27.914    betaCPU/control_unit/M_word_index_q_reg[0]
    SLICE_X51Y73         LUT5 (Prop_lut5_I4_O)        0.124    28.038 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.569    28.608    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[0]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    29.156 f  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=5, routed)           0.518    29.673    betaCPU/control_unit/O[0]
    SLICE_X51Y74         LUT6 (Prop_lut6_I5_O)        0.303    29.976 r  betaCPU/control_unit/i__carry__0_i_5_comp_3/O
                         net (fo=62, routed)          0.430    30.406    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[15]_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I4_O)        0.124    30.530 f  betaCPU/control_unit/i__carry_i_15_comp/O
                         net (fo=1, routed)           0.264    30.794    betaCPU/r/M_word_index_q_reg[3]_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I1_O)        0.124    30.918 r  betaCPU/r/out1_carry_i_16/O
                         net (fo=2, routed)           0.338    31.256    betaCPU/control_unit/M_word_index_q_reg[3]_0
    SLICE_X51Y75         LUT5 (Prop_lut5_I2_O)        0.124    31.380 r  betaCPU/control_unit/out1_carry_i_6/O
                         net (fo=1, routed)           0.000    31.380    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[3]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.781 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    31.781    betaCPU/game_alu/out1_carry_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.115 r  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=3, routed)           0.448    32.563    betaCPU/control_unit/M_word_index_q[7]_i_2_0[1]
    SLICE_X53Y76         LUT5 (Prop_lut5_I0_O)        0.303    32.866 f  betaCPU/control_unit/io_led_OBUF[3]_inst_i_6/O
                         net (fo=21, routed)          1.647    34.513    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[36]_1
    SLICE_X51Y68         LUT5 (Prop_lut5_I4_O)        0.124    34.637 r  betaCPU/control_unit/i__carry_i_21__0/O
                         net (fo=1, routed)           0.532    35.168    betaCPU/r/io_led_OBUF[4]_inst_i_2_0
    SLICE_X50Y75         LUT6 (Prop_lut6_I5_O)        0.124    35.292 f  betaCPU/r/i__carry_i_6/O
                         net (fo=4, routed)           0.436    35.728    betaCPU/r/i__carry_i_6_n_0
    SLICE_X50Y76         LUT2 (Prop_lut2_I0_O)        0.124    35.852 r  betaCPU/r/io_led_OBUF[4]_inst_i_2/O
                         net (fo=8, routed)           0.293    36.145    betaCPU/control_unit/M_word_index_q_reg[5][1]
    SLICE_X53Y76         LUT6 (Prop_lut6_I5_O)        0.124    36.269 r  betaCPU/control_unit/out1_carry__0_i_4/O
                         net (fo=2, routed)           0.299    36.568    betaCPU/control_unit/M_word_index_q_reg[7]_0[0]
    SLICE_X51Y76         LUT2 (Prop_lut2_I0_O)        0.124    36.692 r  betaCPU/control_unit/out1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    36.692    betaCPU/game_alu/io_led_OBUF[3]_inst_i_5_1[0]
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    36.939 f  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=5, routed)           0.471    37.411    betaCPU/control_unit/M_word_index_q[7]_i_2_0[0]
    SLICE_X50Y75         LUT5 (Prop_lut5_I0_O)        0.299    37.710 f  betaCPU/control_unit/io_led_OBUF[3]_inst_i_5/O
                         net (fo=20, routed)          1.220    38.930    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[36]_2
    SLICE_X52Y74         LUT6 (Prop_lut6_I5_O)        0.124    39.054 r  betaCPU/control_unit/i__carry_i_10__1/O
                         net (fo=3, routed)           1.430    40.484    betaCPU/r/M_matrix1_letter_address_dff_q_reg[1]
    SLICE_X49Y77         LUT6 (Prop_lut6_I5_O)        0.124    40.608 r  betaCPU/r/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000    40.608    betaCPU/control_unit/M_guess_1_letter_1_q[1]_i_2_0[0]
    SLICE_X49Y77         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    41.214 r  betaCPU/control_unit/regfile_data0_inferred__2/i__carry/O[3]
                         net (fo=1, routed)           0.448    41.662    betaCPU/control_unit/regfile_data01_in[4]
    SLICE_X49Y75         LUT6 (Prop_lut6_I5_O)        0.306    41.968 r  betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_5_comp/O
                         net (fo=2, routed)           0.631    42.599    betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_5_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I3_O)        0.124    42.723 r  betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_1_comp_1/O
                         net (fo=21, routed)          0.724    43.447    betaCPU/r/D[3]
    SLICE_X49Y72         FDRE                                         r  betaCPU/r/M_guess_3_letter_3_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.427    14.831    betaCPU/r/clk_IBUF_BUFG
    SLICE_X49Y72         FDRE                                         r  betaCPU/r/M_guess_3_letter_3_q_reg[4]/C
                         clock pessimism              0.258    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X49Y72         FDRE (Setup_fdre_C_D)       -0.058    14.996    betaCPU/r/M_guess_3_letter_3_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                         -43.447    
  -------------------------------------------------------------------
                         slack                                -28.452    

Slack (VIOLATED) :        -28.449ns  (required time - arrival time)
  Source:                 betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_temp_guess_g_letter_i_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        38.307ns  (logic 10.195ns (26.614%)  route 28.112ns (73.386%))
  Logic Levels:           46  (CARRY4=8 LUT2=3 LUT3=3 LUT4=2 LUT5=9 LUT6=21)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.541     5.125    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X52Y76         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.518     5.643 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/Q
                         net (fo=5, routed)           0.673     6.316    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[12]
    SLICE_X52Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.440 r  betaCPU/control_unit/out1_carry_i_15/O
                         net (fo=15, routed)          0.203     6.643    betaCPU/control_unit/out1_carry_i_15_n_0
    SLICE_X52Y76         LUT4 (Prop_lut4_I1_O)        0.124     6.767 r  betaCPU/control_unit/out1_carry_i_5/O
                         net (fo=36, routed)          0.706     7.473    betaCPU/control_unit/M_stage_q_reg[3]_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I0_O)        0.124     7.597 r  betaCPU/control_unit/out1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.597    betaCPU/game_alu/M_word_index_q_reg[10]_0[1]
    SLICE_X51Y77         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.237 r  betaCPU/game_alu/out1_carry__1/O[3]
                         net (fo=1, routed)           0.424     8.660    betaCPU/game_alu/out1_carry__1_n_4
    SLICE_X52Y77         LUT4 (Prop_lut4_I2_O)        0.306     8.966 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_6/O
                         net (fo=1, routed)           0.452     9.418    betaCPU/game_alu/io_led_OBUF[21]_inst_i_6_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I2_O)        0.124     9.542 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_3/O
                         net (fo=3, routed)           0.800    10.342    betaCPU/game_alu/io_led_OBUF[21]_inst_i_3_n_0
    SLICE_X52Y75         LUT3 (Prop_lut3_I0_O)        0.124    10.466 f  betaCPU/game_alu/i__carry__0_i_10/O
                         net (fo=2, routed)           0.777    11.244    betaCPU/control_unit/i__carry__0_i_8
    SLICE_X52Y72         LUT6 (Prop_lut6_I3_O)        0.124    11.368 r  betaCPU/control_unit/i__carry__0_i_6_comp/O
                         net (fo=26, routed)          0.492    11.859    reset_cond/M_word_index_q[8]_i_3
    SLICE_X52Y68         LUT2 (Prop_lut2_I1_O)        0.124    11.983 r  reset_cond/i__carry__0_i_8/O
                         net (fo=87, routed)          1.792    13.775    betaCPU/r/M_matrix1_letter_address_dff_q_reg[3]_1
    SLICE_X49Y72         LUT5 (Prop_lut5_I3_O)        0.124    13.899 r  betaCPU/r/i__carry_i_13__1_comp/O
                         net (fo=1, routed)           0.643    14.543    betaCPU/r/i__carry_i_13__1_n_0
    SLICE_X49Y72         LUT6 (Prop_lut6_I3_O)        0.124    14.667 r  betaCPU/r/i__carry_i_7__1_comp_1/O
                         net (fo=4, routed)           1.281    15.948    betaCPU/control_unit/M_num_correct_q_reg[2]_1
    SLICE_X50Y75         LUT5 (Prop_lut5_I3_O)        0.124    16.072 r  betaCPU/control_unit/i__carry_i_1__0/O
                         net (fo=9, routed)           0.616    16.688    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X51Y75         LUT6 (Prop_lut6_I5_O)        0.124    16.812 r  betaCPU/control_unit/out1_carry_i_7_comp/O
                         net (fo=1, routed)           0.000    16.812    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[2]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.164 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=6, routed)           1.180    18.344    betaCPU/control_unit/O[2]
    SLICE_X49Y68         LUT5 (Prop_lut5_I2_O)        0.306    18.650 r  betaCPU/control_unit/i__carry_i_27__0_replica_2/O
                         net (fo=1, routed)           0.666    19.316    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[36]_4_repN_2
    SLICE_X50Y68         LUT3 (Prop_lut3_I0_O)        0.124    19.440 f  betaCPU/control_unit/i__carry__0_i_7_comp/O
                         net (fo=1, routed)           0.904    20.344    betaCPU/r/FSM_onehot_M_game_fsm_q_reg[36]_7_repN_alias
    SLICE_X49Y74         LUT6 (Prop_lut6_I5_O)        0.124    20.468 f  betaCPU/r/i__carry_i_6__1_comp_1/O
                         net (fo=3, routed)           1.039    21.507    betaCPU/r/i__carry_i_6__1_n_0
    SLICE_X51Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.631 f  betaCPU/r/io_led_OBUF[1]_inst_i_2/O
                         net (fo=6, routed)           0.167    21.798    betaCPU/control_unit/M_word_index_q_reg[5][0]
    SLICE_X51Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.922 r  betaCPU/control_unit/out1_carry_i_14/O
                         net (fo=2, routed)           0.434    22.356    betaCPU/control_unit/adder/p_0_out[1]
    SLICE_X51Y75         LUT3 (Prop_lut3_I1_O)        0.124    22.480 r  betaCPU/control_unit/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    22.480    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[1]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.060 f  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=4, routed)           0.711    23.770    betaCPU/control_unit/O[1]
    SLICE_X52Y74         LUT6 (Prop_lut6_I1_O)        0.302    24.072 f  betaCPU/control_unit/i__carry_i_32/O
                         net (fo=10, routed)          1.531    25.604    betaCPU/control_unit/i__carry_i_32_n_0
    SLICE_X53Y68         LUT5 (Prop_lut5_I2_O)        0.124    25.728 f  betaCPU/control_unit/i__carry_i_33/O
                         net (fo=8, routed)           1.350    27.078    betaCPU/control_unit/M_stage_q_reg[3]_6
    SLICE_X52Y72         LUT6 (Prop_lut6_I1_O)        0.124    27.202 f  betaCPU/control_unit/io_led_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.282    27.484    betaCPU/r/M_matrix4_letter_address_dff_q_reg[0]_1
    SLICE_X51Y72         LUT6 (Prop_lut6_I5_O)        0.124    27.608 r  betaCPU/r/io_led_OBUF[0]_inst_i_2/O
                         net (fo=13, routed)          0.307    27.914    betaCPU/control_unit/M_word_index_q_reg[0]
    SLICE_X51Y73         LUT5 (Prop_lut5_I4_O)        0.124    28.038 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.569    28.608    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[0]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    29.156 f  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=5, routed)           0.518    29.673    betaCPU/control_unit/O[0]
    SLICE_X51Y74         LUT6 (Prop_lut6_I5_O)        0.303    29.976 r  betaCPU/control_unit/i__carry__0_i_5_comp_3/O
                         net (fo=62, routed)          0.430    30.406    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[15]_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I4_O)        0.124    30.530 f  betaCPU/control_unit/i__carry_i_15_comp/O
                         net (fo=1, routed)           0.264    30.794    betaCPU/r/M_word_index_q_reg[3]_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I1_O)        0.124    30.918 r  betaCPU/r/out1_carry_i_16/O
                         net (fo=2, routed)           0.338    31.256    betaCPU/control_unit/M_word_index_q_reg[3]_0
    SLICE_X51Y75         LUT5 (Prop_lut5_I2_O)        0.124    31.380 r  betaCPU/control_unit/out1_carry_i_6/O
                         net (fo=1, routed)           0.000    31.380    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[3]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.781 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    31.781    betaCPU/game_alu/out1_carry_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.115 r  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=3, routed)           0.448    32.563    betaCPU/control_unit/M_word_index_q[7]_i_2_0[1]
    SLICE_X53Y76         LUT5 (Prop_lut5_I0_O)        0.303    32.866 f  betaCPU/control_unit/io_led_OBUF[3]_inst_i_6/O
                         net (fo=21, routed)          1.647    34.513    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[36]_1
    SLICE_X51Y68         LUT5 (Prop_lut5_I4_O)        0.124    34.637 r  betaCPU/control_unit/i__carry_i_21__0/O
                         net (fo=1, routed)           0.532    35.168    betaCPU/r/io_led_OBUF[4]_inst_i_2_0
    SLICE_X50Y75         LUT6 (Prop_lut6_I5_O)        0.124    35.292 f  betaCPU/r/i__carry_i_6/O
                         net (fo=4, routed)           0.436    35.728    betaCPU/r/i__carry_i_6_n_0
    SLICE_X50Y76         LUT2 (Prop_lut2_I0_O)        0.124    35.852 r  betaCPU/r/io_led_OBUF[4]_inst_i_2/O
                         net (fo=8, routed)           0.293    36.145    betaCPU/control_unit/M_word_index_q_reg[5][1]
    SLICE_X53Y76         LUT6 (Prop_lut6_I5_O)        0.124    36.269 r  betaCPU/control_unit/out1_carry__0_i_4/O
                         net (fo=2, routed)           0.299    36.568    betaCPU/control_unit/M_word_index_q_reg[7]_0[0]
    SLICE_X51Y76         LUT2 (Prop_lut2_I0_O)        0.124    36.692 r  betaCPU/control_unit/out1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    36.692    betaCPU/game_alu/io_led_OBUF[3]_inst_i_5_1[0]
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    36.939 f  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=5, routed)           0.471    37.411    betaCPU/control_unit/M_word_index_q[7]_i_2_0[0]
    SLICE_X50Y75         LUT5 (Prop_lut5_I0_O)        0.299    37.710 f  betaCPU/control_unit/io_led_OBUF[3]_inst_i_5/O
                         net (fo=20, routed)          1.220    38.930    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[36]_2
    SLICE_X52Y74         LUT6 (Prop_lut6_I5_O)        0.124    39.054 r  betaCPU/control_unit/i__carry_i_10__1/O
                         net (fo=3, routed)           1.430    40.484    betaCPU/r/M_matrix1_letter_address_dff_q_reg[1]
    SLICE_X49Y77         LUT6 (Prop_lut6_I5_O)        0.124    40.608 r  betaCPU/r/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000    40.608    betaCPU/control_unit/M_guess_1_letter_1_q[1]_i_2_0[0]
    SLICE_X49Y77         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    41.214 r  betaCPU/control_unit/regfile_data0_inferred__2/i__carry/O[3]
                         net (fo=1, routed)           0.448    41.662    betaCPU/control_unit/regfile_data01_in[4]
    SLICE_X49Y75         LUT6 (Prop_lut6_I5_O)        0.306    41.968 r  betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_5_comp/O
                         net (fo=2, routed)           0.631    42.599    betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_5_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I3_O)        0.124    42.723 r  betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_1_comp_1/O
                         net (fo=21, routed)          0.709    43.432    betaCPU/r/D[3]
    SLICE_X49Y75         FDRE                                         r  betaCPU/r/M_temp_guess_g_letter_i_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.424    14.828    betaCPU/r/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  betaCPU/r/M_temp_guess_g_letter_i_q_reg[4]/C
                         clock pessimism              0.258    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X49Y75         FDRE (Setup_fdre_C_D)       -0.067    14.984    betaCPU/r/M_temp_guess_g_letter_i_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                         -43.432    
  -------------------------------------------------------------------
                         slack                                -28.449    

Slack (VIOLATED) :        -28.434ns  (required time - arrival time)
  Source:                 betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_input_i_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        38.333ns  (logic 10.195ns (26.596%)  route 28.138ns (73.404%))
  Logic Levels:           46  (CARRY4=8 LUT2=3 LUT3=3 LUT4=2 LUT5=9 LUT6=21)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.541     5.125    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X52Y76         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.518     5.643 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/Q
                         net (fo=5, routed)           0.673     6.316    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[12]
    SLICE_X52Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.440 r  betaCPU/control_unit/out1_carry_i_15/O
                         net (fo=15, routed)          0.203     6.643    betaCPU/control_unit/out1_carry_i_15_n_0
    SLICE_X52Y76         LUT4 (Prop_lut4_I1_O)        0.124     6.767 r  betaCPU/control_unit/out1_carry_i_5/O
                         net (fo=36, routed)          0.706     7.473    betaCPU/control_unit/M_stage_q_reg[3]_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I0_O)        0.124     7.597 r  betaCPU/control_unit/out1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.597    betaCPU/game_alu/M_word_index_q_reg[10]_0[1]
    SLICE_X51Y77         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.237 r  betaCPU/game_alu/out1_carry__1/O[3]
                         net (fo=1, routed)           0.424     8.660    betaCPU/game_alu/out1_carry__1_n_4
    SLICE_X52Y77         LUT4 (Prop_lut4_I2_O)        0.306     8.966 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_6/O
                         net (fo=1, routed)           0.452     9.418    betaCPU/game_alu/io_led_OBUF[21]_inst_i_6_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I2_O)        0.124     9.542 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_3/O
                         net (fo=3, routed)           0.800    10.342    betaCPU/game_alu/io_led_OBUF[21]_inst_i_3_n_0
    SLICE_X52Y75         LUT3 (Prop_lut3_I0_O)        0.124    10.466 f  betaCPU/game_alu/i__carry__0_i_10/O
                         net (fo=2, routed)           0.777    11.244    betaCPU/control_unit/i__carry__0_i_8
    SLICE_X52Y72         LUT6 (Prop_lut6_I3_O)        0.124    11.368 r  betaCPU/control_unit/i__carry__0_i_6_comp/O
                         net (fo=26, routed)          0.492    11.859    reset_cond/M_word_index_q[8]_i_3
    SLICE_X52Y68         LUT2 (Prop_lut2_I1_O)        0.124    11.983 r  reset_cond/i__carry__0_i_8/O
                         net (fo=87, routed)          1.792    13.775    betaCPU/r/M_matrix1_letter_address_dff_q_reg[3]_1
    SLICE_X49Y72         LUT5 (Prop_lut5_I3_O)        0.124    13.899 r  betaCPU/r/i__carry_i_13__1_comp/O
                         net (fo=1, routed)           0.643    14.543    betaCPU/r/i__carry_i_13__1_n_0
    SLICE_X49Y72         LUT6 (Prop_lut6_I3_O)        0.124    14.667 r  betaCPU/r/i__carry_i_7__1_comp_1/O
                         net (fo=4, routed)           1.281    15.948    betaCPU/control_unit/M_num_correct_q_reg[2]_1
    SLICE_X50Y75         LUT5 (Prop_lut5_I3_O)        0.124    16.072 r  betaCPU/control_unit/i__carry_i_1__0/O
                         net (fo=9, routed)           0.616    16.688    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X51Y75         LUT6 (Prop_lut6_I5_O)        0.124    16.812 r  betaCPU/control_unit/out1_carry_i_7_comp/O
                         net (fo=1, routed)           0.000    16.812    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[2]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.164 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=6, routed)           1.180    18.344    betaCPU/control_unit/O[2]
    SLICE_X49Y68         LUT5 (Prop_lut5_I2_O)        0.306    18.650 r  betaCPU/control_unit/i__carry_i_27__0_replica_2/O
                         net (fo=1, routed)           0.666    19.316    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[36]_4_repN_2
    SLICE_X50Y68         LUT3 (Prop_lut3_I0_O)        0.124    19.440 f  betaCPU/control_unit/i__carry__0_i_7_comp/O
                         net (fo=1, routed)           0.904    20.344    betaCPU/r/FSM_onehot_M_game_fsm_q_reg[36]_7_repN_alias
    SLICE_X49Y74         LUT6 (Prop_lut6_I5_O)        0.124    20.468 f  betaCPU/r/i__carry_i_6__1_comp_1/O
                         net (fo=3, routed)           1.039    21.507    betaCPU/r/i__carry_i_6__1_n_0
    SLICE_X51Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.631 f  betaCPU/r/io_led_OBUF[1]_inst_i_2/O
                         net (fo=6, routed)           0.167    21.798    betaCPU/control_unit/M_word_index_q_reg[5][0]
    SLICE_X51Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.922 r  betaCPU/control_unit/out1_carry_i_14/O
                         net (fo=2, routed)           0.434    22.356    betaCPU/control_unit/adder/p_0_out[1]
    SLICE_X51Y75         LUT3 (Prop_lut3_I1_O)        0.124    22.480 r  betaCPU/control_unit/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    22.480    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[1]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.060 f  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=4, routed)           0.711    23.770    betaCPU/control_unit/O[1]
    SLICE_X52Y74         LUT6 (Prop_lut6_I1_O)        0.302    24.072 f  betaCPU/control_unit/i__carry_i_32/O
                         net (fo=10, routed)          1.531    25.604    betaCPU/control_unit/i__carry_i_32_n_0
    SLICE_X53Y68         LUT5 (Prop_lut5_I2_O)        0.124    25.728 f  betaCPU/control_unit/i__carry_i_33/O
                         net (fo=8, routed)           1.350    27.078    betaCPU/control_unit/M_stage_q_reg[3]_6
    SLICE_X52Y72         LUT6 (Prop_lut6_I1_O)        0.124    27.202 f  betaCPU/control_unit/io_led_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.282    27.484    betaCPU/r/M_matrix4_letter_address_dff_q_reg[0]_1
    SLICE_X51Y72         LUT6 (Prop_lut6_I5_O)        0.124    27.608 r  betaCPU/r/io_led_OBUF[0]_inst_i_2/O
                         net (fo=13, routed)          0.307    27.914    betaCPU/control_unit/M_word_index_q_reg[0]
    SLICE_X51Y73         LUT5 (Prop_lut5_I4_O)        0.124    28.038 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.569    28.608    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[0]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    29.156 f  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=5, routed)           0.518    29.673    betaCPU/control_unit/O[0]
    SLICE_X51Y74         LUT6 (Prop_lut6_I5_O)        0.303    29.976 r  betaCPU/control_unit/i__carry__0_i_5_comp_3/O
                         net (fo=62, routed)          0.430    30.406    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[15]_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I4_O)        0.124    30.530 f  betaCPU/control_unit/i__carry_i_15_comp/O
                         net (fo=1, routed)           0.264    30.794    betaCPU/r/M_word_index_q_reg[3]_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I1_O)        0.124    30.918 r  betaCPU/r/out1_carry_i_16/O
                         net (fo=2, routed)           0.338    31.256    betaCPU/control_unit/M_word_index_q_reg[3]_0
    SLICE_X51Y75         LUT5 (Prop_lut5_I2_O)        0.124    31.380 r  betaCPU/control_unit/out1_carry_i_6/O
                         net (fo=1, routed)           0.000    31.380    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[3]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.781 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    31.781    betaCPU/game_alu/out1_carry_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.115 r  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=3, routed)           0.448    32.563    betaCPU/control_unit/M_word_index_q[7]_i_2_0[1]
    SLICE_X53Y76         LUT5 (Prop_lut5_I0_O)        0.303    32.866 f  betaCPU/control_unit/io_led_OBUF[3]_inst_i_6/O
                         net (fo=21, routed)          1.647    34.513    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[36]_1
    SLICE_X51Y68         LUT5 (Prop_lut5_I4_O)        0.124    34.637 r  betaCPU/control_unit/i__carry_i_21__0/O
                         net (fo=1, routed)           0.532    35.168    betaCPU/r/io_led_OBUF[4]_inst_i_2_0
    SLICE_X50Y75         LUT6 (Prop_lut6_I5_O)        0.124    35.292 f  betaCPU/r/i__carry_i_6/O
                         net (fo=4, routed)           0.436    35.728    betaCPU/r/i__carry_i_6_n_0
    SLICE_X50Y76         LUT2 (Prop_lut2_I0_O)        0.124    35.852 r  betaCPU/r/io_led_OBUF[4]_inst_i_2/O
                         net (fo=8, routed)           0.293    36.145    betaCPU/control_unit/M_word_index_q_reg[5][1]
    SLICE_X53Y76         LUT6 (Prop_lut6_I5_O)        0.124    36.269 r  betaCPU/control_unit/out1_carry__0_i_4/O
                         net (fo=2, routed)           0.299    36.568    betaCPU/control_unit/M_word_index_q_reg[7]_0[0]
    SLICE_X51Y76         LUT2 (Prop_lut2_I0_O)        0.124    36.692 r  betaCPU/control_unit/out1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    36.692    betaCPU/game_alu/io_led_OBUF[3]_inst_i_5_1[0]
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    36.939 f  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=5, routed)           0.471    37.411    betaCPU/control_unit/M_word_index_q[7]_i_2_0[0]
    SLICE_X50Y75         LUT5 (Prop_lut5_I0_O)        0.299    37.710 f  betaCPU/control_unit/io_led_OBUF[3]_inst_i_5/O
                         net (fo=20, routed)          1.220    38.930    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[36]_2
    SLICE_X52Y74         LUT6 (Prop_lut6_I5_O)        0.124    39.054 r  betaCPU/control_unit/i__carry_i_10__1/O
                         net (fo=3, routed)           1.430    40.484    betaCPU/r/M_matrix1_letter_address_dff_q_reg[1]
    SLICE_X49Y77         LUT6 (Prop_lut6_I5_O)        0.124    40.608 r  betaCPU/r/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000    40.608    betaCPU/control_unit/M_guess_1_letter_1_q[1]_i_2_0[0]
    SLICE_X49Y77         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    41.214 r  betaCPU/control_unit/regfile_data0_inferred__2/i__carry/O[3]
                         net (fo=1, routed)           0.448    41.662    betaCPU/control_unit/regfile_data01_in[4]
    SLICE_X49Y75         LUT6 (Prop_lut6_I5_O)        0.306    41.968 r  betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_5_comp/O
                         net (fo=2, routed)           0.631    42.599    betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_5_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I3_O)        0.124    42.723 r  betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_1_comp_1/O
                         net (fo=21, routed)          0.735    43.458    betaCPU/r/D[3]
    SLICE_X50Y74         FDRE                                         r  betaCPU/r/M_input_i_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.425    14.829    betaCPU/r/clk_IBUF_BUFG
    SLICE_X50Y74         FDRE                                         r  betaCPU/r/M_input_i_q_reg[4]/C
                         clock pessimism              0.258    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X50Y74         FDRE (Setup_fdre_C_D)       -0.028    15.024    betaCPU/r/M_input_i_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -43.458    
  -------------------------------------------------------------------
                         slack                                -28.434    

Slack (VIOLATED) :        -28.411ns  (required time - arrival time)
  Source:                 betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_input_letter_1_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        38.271ns  (logic 10.195ns (26.639%)  route 28.076ns (73.361%))
  Logic Levels:           46  (CARRY4=8 LUT2=3 LUT3=3 LUT4=2 LUT5=9 LUT6=21)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.541     5.125    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X52Y76         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.518     5.643 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/Q
                         net (fo=5, routed)           0.673     6.316    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[12]
    SLICE_X52Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.440 r  betaCPU/control_unit/out1_carry_i_15/O
                         net (fo=15, routed)          0.203     6.643    betaCPU/control_unit/out1_carry_i_15_n_0
    SLICE_X52Y76         LUT4 (Prop_lut4_I1_O)        0.124     6.767 r  betaCPU/control_unit/out1_carry_i_5/O
                         net (fo=36, routed)          0.706     7.473    betaCPU/control_unit/M_stage_q_reg[3]_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I0_O)        0.124     7.597 r  betaCPU/control_unit/out1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.597    betaCPU/game_alu/M_word_index_q_reg[10]_0[1]
    SLICE_X51Y77         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.237 r  betaCPU/game_alu/out1_carry__1/O[3]
                         net (fo=1, routed)           0.424     8.660    betaCPU/game_alu/out1_carry__1_n_4
    SLICE_X52Y77         LUT4 (Prop_lut4_I2_O)        0.306     8.966 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_6/O
                         net (fo=1, routed)           0.452     9.418    betaCPU/game_alu/io_led_OBUF[21]_inst_i_6_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I2_O)        0.124     9.542 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_3/O
                         net (fo=3, routed)           0.800    10.342    betaCPU/game_alu/io_led_OBUF[21]_inst_i_3_n_0
    SLICE_X52Y75         LUT3 (Prop_lut3_I0_O)        0.124    10.466 f  betaCPU/game_alu/i__carry__0_i_10/O
                         net (fo=2, routed)           0.777    11.244    betaCPU/control_unit/i__carry__0_i_8
    SLICE_X52Y72         LUT6 (Prop_lut6_I3_O)        0.124    11.368 r  betaCPU/control_unit/i__carry__0_i_6_comp/O
                         net (fo=26, routed)          0.492    11.859    reset_cond/M_word_index_q[8]_i_3
    SLICE_X52Y68         LUT2 (Prop_lut2_I1_O)        0.124    11.983 r  reset_cond/i__carry__0_i_8/O
                         net (fo=87, routed)          1.792    13.775    betaCPU/r/M_matrix1_letter_address_dff_q_reg[3]_1
    SLICE_X49Y72         LUT5 (Prop_lut5_I3_O)        0.124    13.899 r  betaCPU/r/i__carry_i_13__1_comp/O
                         net (fo=1, routed)           0.643    14.543    betaCPU/r/i__carry_i_13__1_n_0
    SLICE_X49Y72         LUT6 (Prop_lut6_I3_O)        0.124    14.667 r  betaCPU/r/i__carry_i_7__1_comp_1/O
                         net (fo=4, routed)           1.281    15.948    betaCPU/control_unit/M_num_correct_q_reg[2]_1
    SLICE_X50Y75         LUT5 (Prop_lut5_I3_O)        0.124    16.072 r  betaCPU/control_unit/i__carry_i_1__0/O
                         net (fo=9, routed)           0.616    16.688    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X51Y75         LUT6 (Prop_lut6_I5_O)        0.124    16.812 r  betaCPU/control_unit/out1_carry_i_7_comp/O
                         net (fo=1, routed)           0.000    16.812    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[2]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.164 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=6, routed)           1.180    18.344    betaCPU/control_unit/O[2]
    SLICE_X49Y68         LUT5 (Prop_lut5_I2_O)        0.306    18.650 r  betaCPU/control_unit/i__carry_i_27__0_replica_2/O
                         net (fo=1, routed)           0.666    19.316    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[36]_4_repN_2
    SLICE_X50Y68         LUT3 (Prop_lut3_I0_O)        0.124    19.440 f  betaCPU/control_unit/i__carry__0_i_7_comp/O
                         net (fo=1, routed)           0.904    20.344    betaCPU/r/FSM_onehot_M_game_fsm_q_reg[36]_7_repN_alias
    SLICE_X49Y74         LUT6 (Prop_lut6_I5_O)        0.124    20.468 f  betaCPU/r/i__carry_i_6__1_comp_1/O
                         net (fo=3, routed)           1.039    21.507    betaCPU/r/i__carry_i_6__1_n_0
    SLICE_X51Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.631 f  betaCPU/r/io_led_OBUF[1]_inst_i_2/O
                         net (fo=6, routed)           0.167    21.798    betaCPU/control_unit/M_word_index_q_reg[5][0]
    SLICE_X51Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.922 r  betaCPU/control_unit/out1_carry_i_14/O
                         net (fo=2, routed)           0.434    22.356    betaCPU/control_unit/adder/p_0_out[1]
    SLICE_X51Y75         LUT3 (Prop_lut3_I1_O)        0.124    22.480 r  betaCPU/control_unit/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    22.480    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[1]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.060 f  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=4, routed)           0.711    23.770    betaCPU/control_unit/O[1]
    SLICE_X52Y74         LUT6 (Prop_lut6_I1_O)        0.302    24.072 f  betaCPU/control_unit/i__carry_i_32/O
                         net (fo=10, routed)          1.531    25.604    betaCPU/control_unit/i__carry_i_32_n_0
    SLICE_X53Y68         LUT5 (Prop_lut5_I2_O)        0.124    25.728 f  betaCPU/control_unit/i__carry_i_33/O
                         net (fo=8, routed)           1.350    27.078    betaCPU/control_unit/M_stage_q_reg[3]_6
    SLICE_X52Y72         LUT6 (Prop_lut6_I1_O)        0.124    27.202 f  betaCPU/control_unit/io_led_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.282    27.484    betaCPU/r/M_matrix4_letter_address_dff_q_reg[0]_1
    SLICE_X51Y72         LUT6 (Prop_lut6_I5_O)        0.124    27.608 r  betaCPU/r/io_led_OBUF[0]_inst_i_2/O
                         net (fo=13, routed)          0.307    27.914    betaCPU/control_unit/M_word_index_q_reg[0]
    SLICE_X51Y73         LUT5 (Prop_lut5_I4_O)        0.124    28.038 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.569    28.608    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[0]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    29.156 f  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=5, routed)           0.518    29.673    betaCPU/control_unit/O[0]
    SLICE_X51Y74         LUT6 (Prop_lut6_I5_O)        0.303    29.976 r  betaCPU/control_unit/i__carry__0_i_5_comp_3/O
                         net (fo=62, routed)          0.430    30.406    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[15]_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I4_O)        0.124    30.530 f  betaCPU/control_unit/i__carry_i_15_comp/O
                         net (fo=1, routed)           0.264    30.794    betaCPU/r/M_word_index_q_reg[3]_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I1_O)        0.124    30.918 r  betaCPU/r/out1_carry_i_16/O
                         net (fo=2, routed)           0.338    31.256    betaCPU/control_unit/M_word_index_q_reg[3]_0
    SLICE_X51Y75         LUT5 (Prop_lut5_I2_O)        0.124    31.380 r  betaCPU/control_unit/out1_carry_i_6/O
                         net (fo=1, routed)           0.000    31.380    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[3]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.781 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    31.781    betaCPU/game_alu/out1_carry_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.115 r  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=3, routed)           0.448    32.563    betaCPU/control_unit/M_word_index_q[7]_i_2_0[1]
    SLICE_X53Y76         LUT5 (Prop_lut5_I0_O)        0.303    32.866 f  betaCPU/control_unit/io_led_OBUF[3]_inst_i_6/O
                         net (fo=21, routed)          1.647    34.513    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[36]_1
    SLICE_X51Y68         LUT5 (Prop_lut5_I4_O)        0.124    34.637 r  betaCPU/control_unit/i__carry_i_21__0/O
                         net (fo=1, routed)           0.532    35.168    betaCPU/r/io_led_OBUF[4]_inst_i_2_0
    SLICE_X50Y75         LUT6 (Prop_lut6_I5_O)        0.124    35.292 f  betaCPU/r/i__carry_i_6/O
                         net (fo=4, routed)           0.436    35.728    betaCPU/r/i__carry_i_6_n_0
    SLICE_X50Y76         LUT2 (Prop_lut2_I0_O)        0.124    35.852 r  betaCPU/r/io_led_OBUF[4]_inst_i_2/O
                         net (fo=8, routed)           0.293    36.145    betaCPU/control_unit/M_word_index_q_reg[5][1]
    SLICE_X53Y76         LUT6 (Prop_lut6_I5_O)        0.124    36.269 r  betaCPU/control_unit/out1_carry__0_i_4/O
                         net (fo=2, routed)           0.299    36.568    betaCPU/control_unit/M_word_index_q_reg[7]_0[0]
    SLICE_X51Y76         LUT2 (Prop_lut2_I0_O)        0.124    36.692 r  betaCPU/control_unit/out1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    36.692    betaCPU/game_alu/io_led_OBUF[3]_inst_i_5_1[0]
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    36.939 f  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=5, routed)           0.471    37.411    betaCPU/control_unit/M_word_index_q[7]_i_2_0[0]
    SLICE_X50Y75         LUT5 (Prop_lut5_I0_O)        0.299    37.710 f  betaCPU/control_unit/io_led_OBUF[3]_inst_i_5/O
                         net (fo=20, routed)          1.220    38.930    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[36]_2
    SLICE_X52Y74         LUT6 (Prop_lut6_I5_O)        0.124    39.054 r  betaCPU/control_unit/i__carry_i_10__1/O
                         net (fo=3, routed)           1.430    40.484    betaCPU/r/M_matrix1_letter_address_dff_q_reg[1]
    SLICE_X49Y77         LUT6 (Prop_lut6_I5_O)        0.124    40.608 r  betaCPU/r/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000    40.608    betaCPU/control_unit/M_guess_1_letter_1_q[1]_i_2_0[0]
    SLICE_X49Y77         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    41.214 r  betaCPU/control_unit/regfile_data0_inferred__2/i__carry/O[3]
                         net (fo=1, routed)           0.448    41.662    betaCPU/control_unit/regfile_data01_in[4]
    SLICE_X49Y75         LUT6 (Prop_lut6_I5_O)        0.306    41.968 r  betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_5_comp/O
                         net (fo=2, routed)           0.631    42.599    betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_5_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I3_O)        0.124    42.723 r  betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_1_comp_1/O
                         net (fo=21, routed)          0.673    43.396    betaCPU/r/D[3]
    SLICE_X51Y75         FDRE                                         r  betaCPU/r/M_input_letter_1_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.425    14.829    betaCPU/r/clk_IBUF_BUFG
    SLICE_X51Y75         FDRE                                         r  betaCPU/r/M_input_letter_1_q_reg[4]/C
                         clock pessimism              0.272    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X51Y75         FDRE (Setup_fdre_C_D)       -0.081    14.985    betaCPU/r/M_input_letter_1_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                         -43.396    
  -------------------------------------------------------------------
                         slack                                -28.411    

Slack (VIOLATED) :        -28.391ns  (required time - arrival time)
  Source:                 betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_3_letter_1_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        38.263ns  (logic 10.195ns (26.645%)  route 28.068ns (73.355%))
  Logic Levels:           46  (CARRY4=8 LUT2=3 LUT3=3 LUT4=2 LUT5=9 LUT6=21)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.541     5.125    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X52Y76         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.518     5.643 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/Q
                         net (fo=5, routed)           0.673     6.316    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[12]
    SLICE_X52Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.440 r  betaCPU/control_unit/out1_carry_i_15/O
                         net (fo=15, routed)          0.203     6.643    betaCPU/control_unit/out1_carry_i_15_n_0
    SLICE_X52Y76         LUT4 (Prop_lut4_I1_O)        0.124     6.767 r  betaCPU/control_unit/out1_carry_i_5/O
                         net (fo=36, routed)          0.706     7.473    betaCPU/control_unit/M_stage_q_reg[3]_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I0_O)        0.124     7.597 r  betaCPU/control_unit/out1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.597    betaCPU/game_alu/M_word_index_q_reg[10]_0[1]
    SLICE_X51Y77         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.237 r  betaCPU/game_alu/out1_carry__1/O[3]
                         net (fo=1, routed)           0.424     8.660    betaCPU/game_alu/out1_carry__1_n_4
    SLICE_X52Y77         LUT4 (Prop_lut4_I2_O)        0.306     8.966 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_6/O
                         net (fo=1, routed)           0.452     9.418    betaCPU/game_alu/io_led_OBUF[21]_inst_i_6_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I2_O)        0.124     9.542 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_3/O
                         net (fo=3, routed)           0.800    10.342    betaCPU/game_alu/io_led_OBUF[21]_inst_i_3_n_0
    SLICE_X52Y75         LUT3 (Prop_lut3_I0_O)        0.124    10.466 f  betaCPU/game_alu/i__carry__0_i_10/O
                         net (fo=2, routed)           0.777    11.244    betaCPU/control_unit/i__carry__0_i_8
    SLICE_X52Y72         LUT6 (Prop_lut6_I3_O)        0.124    11.368 r  betaCPU/control_unit/i__carry__0_i_6_comp/O
                         net (fo=26, routed)          0.492    11.859    reset_cond/M_word_index_q[8]_i_3
    SLICE_X52Y68         LUT2 (Prop_lut2_I1_O)        0.124    11.983 r  reset_cond/i__carry__0_i_8/O
                         net (fo=87, routed)          1.792    13.775    betaCPU/r/M_matrix1_letter_address_dff_q_reg[3]_1
    SLICE_X49Y72         LUT5 (Prop_lut5_I3_O)        0.124    13.899 r  betaCPU/r/i__carry_i_13__1_comp/O
                         net (fo=1, routed)           0.643    14.543    betaCPU/r/i__carry_i_13__1_n_0
    SLICE_X49Y72         LUT6 (Prop_lut6_I3_O)        0.124    14.667 r  betaCPU/r/i__carry_i_7__1_comp_1/O
                         net (fo=4, routed)           1.281    15.948    betaCPU/control_unit/M_num_correct_q_reg[2]_1
    SLICE_X50Y75         LUT5 (Prop_lut5_I3_O)        0.124    16.072 r  betaCPU/control_unit/i__carry_i_1__0/O
                         net (fo=9, routed)           0.616    16.688    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X51Y75         LUT6 (Prop_lut6_I5_O)        0.124    16.812 r  betaCPU/control_unit/out1_carry_i_7_comp/O
                         net (fo=1, routed)           0.000    16.812    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[2]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.164 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=6, routed)           1.180    18.344    betaCPU/control_unit/O[2]
    SLICE_X49Y68         LUT5 (Prop_lut5_I2_O)        0.306    18.650 r  betaCPU/control_unit/i__carry_i_27__0_replica_2/O
                         net (fo=1, routed)           0.666    19.316    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[36]_4_repN_2
    SLICE_X50Y68         LUT3 (Prop_lut3_I0_O)        0.124    19.440 f  betaCPU/control_unit/i__carry__0_i_7_comp/O
                         net (fo=1, routed)           0.904    20.344    betaCPU/r/FSM_onehot_M_game_fsm_q_reg[36]_7_repN_alias
    SLICE_X49Y74         LUT6 (Prop_lut6_I5_O)        0.124    20.468 f  betaCPU/r/i__carry_i_6__1_comp_1/O
                         net (fo=3, routed)           1.039    21.507    betaCPU/r/i__carry_i_6__1_n_0
    SLICE_X51Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.631 f  betaCPU/r/io_led_OBUF[1]_inst_i_2/O
                         net (fo=6, routed)           0.167    21.798    betaCPU/control_unit/M_word_index_q_reg[5][0]
    SLICE_X51Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.922 r  betaCPU/control_unit/out1_carry_i_14/O
                         net (fo=2, routed)           0.434    22.356    betaCPU/control_unit/adder/p_0_out[1]
    SLICE_X51Y75         LUT3 (Prop_lut3_I1_O)        0.124    22.480 r  betaCPU/control_unit/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    22.480    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[1]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.060 f  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=4, routed)           0.711    23.770    betaCPU/control_unit/O[1]
    SLICE_X52Y74         LUT6 (Prop_lut6_I1_O)        0.302    24.072 f  betaCPU/control_unit/i__carry_i_32/O
                         net (fo=10, routed)          1.531    25.604    betaCPU/control_unit/i__carry_i_32_n_0
    SLICE_X53Y68         LUT5 (Prop_lut5_I2_O)        0.124    25.728 f  betaCPU/control_unit/i__carry_i_33/O
                         net (fo=8, routed)           1.350    27.078    betaCPU/control_unit/M_stage_q_reg[3]_6
    SLICE_X52Y72         LUT6 (Prop_lut6_I1_O)        0.124    27.202 f  betaCPU/control_unit/io_led_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.282    27.484    betaCPU/r/M_matrix4_letter_address_dff_q_reg[0]_1
    SLICE_X51Y72         LUT6 (Prop_lut6_I5_O)        0.124    27.608 r  betaCPU/r/io_led_OBUF[0]_inst_i_2/O
                         net (fo=13, routed)          0.307    27.914    betaCPU/control_unit/M_word_index_q_reg[0]
    SLICE_X51Y73         LUT5 (Prop_lut5_I4_O)        0.124    28.038 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.569    28.608    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[0]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    29.156 f  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=5, routed)           0.518    29.673    betaCPU/control_unit/O[0]
    SLICE_X51Y74         LUT6 (Prop_lut6_I5_O)        0.303    29.976 r  betaCPU/control_unit/i__carry__0_i_5_comp_3/O
                         net (fo=62, routed)          0.430    30.406    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[15]_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I4_O)        0.124    30.530 f  betaCPU/control_unit/i__carry_i_15_comp/O
                         net (fo=1, routed)           0.264    30.794    betaCPU/r/M_word_index_q_reg[3]_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I1_O)        0.124    30.918 r  betaCPU/r/out1_carry_i_16/O
                         net (fo=2, routed)           0.338    31.256    betaCPU/control_unit/M_word_index_q_reg[3]_0
    SLICE_X51Y75         LUT5 (Prop_lut5_I2_O)        0.124    31.380 r  betaCPU/control_unit/out1_carry_i_6/O
                         net (fo=1, routed)           0.000    31.380    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[3]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.781 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    31.781    betaCPU/game_alu/out1_carry_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.115 r  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=3, routed)           0.448    32.563    betaCPU/control_unit/M_word_index_q[7]_i_2_0[1]
    SLICE_X53Y76         LUT5 (Prop_lut5_I0_O)        0.303    32.866 f  betaCPU/control_unit/io_led_OBUF[3]_inst_i_6/O
                         net (fo=21, routed)          1.647    34.513    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[36]_1
    SLICE_X51Y68         LUT5 (Prop_lut5_I4_O)        0.124    34.637 r  betaCPU/control_unit/i__carry_i_21__0/O
                         net (fo=1, routed)           0.532    35.168    betaCPU/r/io_led_OBUF[4]_inst_i_2_0
    SLICE_X50Y75         LUT6 (Prop_lut6_I5_O)        0.124    35.292 f  betaCPU/r/i__carry_i_6/O
                         net (fo=4, routed)           0.436    35.728    betaCPU/r/i__carry_i_6_n_0
    SLICE_X50Y76         LUT2 (Prop_lut2_I0_O)        0.124    35.852 r  betaCPU/r/io_led_OBUF[4]_inst_i_2/O
                         net (fo=8, routed)           0.293    36.145    betaCPU/control_unit/M_word_index_q_reg[5][1]
    SLICE_X53Y76         LUT6 (Prop_lut6_I5_O)        0.124    36.269 r  betaCPU/control_unit/out1_carry__0_i_4/O
                         net (fo=2, routed)           0.299    36.568    betaCPU/control_unit/M_word_index_q_reg[7]_0[0]
    SLICE_X51Y76         LUT2 (Prop_lut2_I0_O)        0.124    36.692 r  betaCPU/control_unit/out1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    36.692    betaCPU/game_alu/io_led_OBUF[3]_inst_i_5_1[0]
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    36.939 f  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=5, routed)           0.471    37.411    betaCPU/control_unit/M_word_index_q[7]_i_2_0[0]
    SLICE_X50Y75         LUT5 (Prop_lut5_I0_O)        0.299    37.710 f  betaCPU/control_unit/io_led_OBUF[3]_inst_i_5/O
                         net (fo=20, routed)          1.220    38.930    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[36]_2
    SLICE_X52Y74         LUT6 (Prop_lut6_I5_O)        0.124    39.054 r  betaCPU/control_unit/i__carry_i_10__1/O
                         net (fo=3, routed)           1.430    40.484    betaCPU/r/M_matrix1_letter_address_dff_q_reg[1]
    SLICE_X49Y77         LUT6 (Prop_lut6_I5_O)        0.124    40.608 r  betaCPU/r/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000    40.608    betaCPU/control_unit/M_guess_1_letter_1_q[1]_i_2_0[0]
    SLICE_X49Y77         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    41.214 r  betaCPU/control_unit/regfile_data0_inferred__2/i__carry/O[3]
                         net (fo=1, routed)           0.448    41.662    betaCPU/control_unit/regfile_data01_in[4]
    SLICE_X49Y75         LUT6 (Prop_lut6_I5_O)        0.306    41.968 r  betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_5_comp/O
                         net (fo=2, routed)           0.631    42.599    betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_5_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I3_O)        0.124    42.723 r  betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_1_comp_1/O
                         net (fo=21, routed)          0.665    43.388    betaCPU/r/D[3]
    SLICE_X53Y70         FDRE                                         r  betaCPU/r/M_guess_3_letter_1_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.431    14.835    betaCPU/r/clk_IBUF_BUFG
    SLICE_X53Y70         FDRE                                         r  betaCPU/r/M_guess_3_letter_1_q_reg[4]/C
                         clock pessimism              0.258    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X53Y70         FDRE (Setup_fdre_C_D)       -0.061    14.997    betaCPU/r/M_guess_3_letter_1_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -43.388    
  -------------------------------------------------------------------
                         slack                                -28.391    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.028%)  route 0.109ns (36.972%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.586     1.530    betaCPU/bottom_matrix_control/matrix3/matrix_writer/clk_IBUF_BUFG
    SLICE_X65Y68         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.109     1.780    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q[0]
    SLICE_X64Y68         LUT3 (Prop_lut3_I2_O)        0.045     1.825 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.825    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q[1]_i_1__1_n_0
    SLICE_X64Y68         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.854     2.044    betaCPU/bottom_matrix_control/matrix3/matrix_writer/clk_IBUF_BUFG
    SLICE_X64Y68         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[1]/C
                         clock pessimism             -0.502     1.543    
    SLICE_X64Y68         FDRE (Hold_fdre_C_D)         0.120     1.663    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_bit_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_bit_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.583     1.527    betaCPU/bottom_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_bit_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_bit_ctr_q_reg[1]/Q
                         net (fo=7, routed)           0.121     1.789    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_bit_ctr_q[1]
    SLICE_X60Y70         LUT3 (Prop_lut3_I2_O)        0.048     1.837 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_bit_ctr_q[2]_i_1__2/O
                         net (fo=1, routed)           0.000     1.837    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_bit_ctr_q[2]_i_1__2_n_0
    SLICE_X60Y70         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_bit_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.850     2.040    betaCPU/bottom_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X60Y70         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_bit_ctr_q_reg[2]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X60Y70         FDRE (Hold_fdre_C_D)         0.131     1.671    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_bit_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.189ns (58.240%)  route 0.136ns (41.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.584     1.528    betaCPU/bottom_matrix_control/matrix3/matrix_writer/clk_IBUF_BUFG
    SLICE_X65Y70         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q_reg[0]/Q
                         net (fo=8, routed)           0.136     1.804    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q[0]
    SLICE_X64Y70         LUT5 (Prop_lut5_I1_O)        0.048     1.852 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q[4]_i_2__1/O
                         net (fo=1, routed)           0.000     1.852    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q[4]_i_2__1_n_0
    SLICE_X64Y70         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.852     2.042    betaCPU/bottom_matrix_control/matrix3/matrix_writer/clk_IBUF_BUFG
    SLICE_X64Y70         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.502     1.541    
    SLICE_X64Y70         FDRE (Hold_fdre_C_D)         0.131     1.672    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.584     1.528    betaCPU/bottom_matrix_control/matrix3/matrix_writer/clk_IBUF_BUFG
    SLICE_X65Y70         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q_reg[0]/Q
                         net (fo=8, routed)           0.132     1.800    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q[0]
    SLICE_X64Y70         LUT2 (Prop_lut2_I0_O)        0.045     1.845 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.845    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q[1]_i_1__1_n_0
    SLICE_X64Y70         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.852     2.042    betaCPU/bottom_matrix_control/matrix3/matrix_writer/clk_IBUF_BUFG
    SLICE_X64Y70         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q_reg[1]/C
                         clock pessimism             -0.502     1.541    
    SLICE_X64Y70         FDRE (Hold_fdre_C_D)         0.120     1.661    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.584     1.528    betaCPU/bottom_matrix_control/matrix3/matrix_writer/clk_IBUF_BUFG
    SLICE_X65Y70         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q_reg[0]/Q
                         net (fo=8, routed)           0.136     1.804    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q[0]
    SLICE_X64Y70         LUT5 (Prop_lut5_I2_O)        0.045     1.849 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.849    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q[3]_i_1__1_n_0
    SLICE_X64Y70         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.852     2.042    betaCPU/bottom_matrix_control/matrix3/matrix_writer/clk_IBUF_BUFG
    SLICE_X64Y70         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q_reg[3]/C
                         clock pessimism             -0.502     1.541    
    SLICE_X64Y70         FDRE (Hold_fdre_C_D)         0.121     1.662    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.333%)  route 0.150ns (44.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.584     1.528    betaCPU/bottom_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X61Y69         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[1]/Q
                         net (fo=6, routed)           0.150     1.819    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q[1]
    SLICE_X62Y69         LUT6 (Prop_lut6_I3_O)        0.045     1.864 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q[4]_i_1__2/O
                         net (fo=1, routed)           0.000     1.864    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q[4]_i_1__2_n_0
    SLICE_X62Y69         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.853     2.043    betaCPU/bottom_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X62Y69         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[4]/C
                         clock pessimism             -0.480     1.564    
    SLICE_X62Y69         FDRE (Hold_fdre_C_D)         0.092     1.656    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.212ns (64.546%)  route 0.116ns (35.454%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.584     1.528    betaCPU/bottom_matrix_control/matrix3/matrix_writer/clk_IBUF_BUFG
    SLICE_X64Y70         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.164     1.692 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q_reg[1]/Q
                         net (fo=7, routed)           0.116     1.808    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q[1]
    SLICE_X65Y70         LUT3 (Prop_lut3_I2_O)        0.048     1.856 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.856    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q[2]_i_1__1_n_0
    SLICE_X65Y70         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.852     2.042    betaCPU/bottom_matrix_control/matrix3/matrix_writer/clk_IBUF_BUFG
    SLICE_X65Y70         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q_reg[2]/C
                         clock pessimism             -0.502     1.541    
    SLICE_X65Y70         FDRE (Hold_fdre_C_D)         0.107     1.648    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.213ns (64.660%)  route 0.116ns (35.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.586     1.530    betaCPU/bottom_matrix_control/matrix3/matrix_writer/clk_IBUF_BUFG
    SLICE_X64Y68         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.164     1.694 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[1]/Q
                         net (fo=6, routed)           0.116     1.810    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q[1]
    SLICE_X65Y68         LUT5 (Prop_lut5_I1_O)        0.049     1.859 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.859    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q[3]_i_1__1_n_0
    SLICE_X65Y68         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.854     2.044    betaCPU/bottom_matrix_control/matrix3/matrix_writer/clk_IBUF_BUFG
    SLICE_X65Y68         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[3]/C
                         clock pessimism             -0.502     1.543    
    SLICE_X65Y68         FDRE (Hold_fdre_C_D)         0.107     1.650    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.685%)  route 0.144ns (43.315%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.584     1.528    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X58Y69         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[0]/Q
                         net (fo=19, routed)          0.144     1.813    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[0]
    SLICE_X59Y69         LUT3 (Prop_lut3_I2_O)        0.048     1.861 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.861    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[2]_i_1_n_0
    SLICE_X59Y69         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.851     2.041    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X59Y69         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[2]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X59Y69         FDRE (Hold_fdre_C_D)         0.107     1.648    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.190ns (56.646%)  route 0.145ns (43.354%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.584     1.528    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X58Y69         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[0]/Q
                         net (fo=19, routed)          0.145     1.814    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[0]
    SLICE_X59Y69         LUT5 (Prop_lut5_I1_O)        0.049     1.863 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_2/O
                         net (fo=1, routed)           0.000     1.863    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_2_n_0
    SLICE_X59Y69         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.851     2.041    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X59Y69         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[4]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X59Y69         FDRE (Hold_fdre_C_D)         0.107     1.648    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y74   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y74   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y74   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y73   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y73   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y74   betaCPU/bottom_matrix_control/M_matrix2_letter_address_dff_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y75   betaCPU/bottom_matrix_control/M_matrix2_letter_address_dff_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y75   betaCPU/bottom_matrix_control/M_matrix2_letter_address_dff_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y70   betaCPU/bottom_matrix_control/M_matrix2_letter_address_dff_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y74   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y74   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y74   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y74   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y74   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y74   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y73   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y73   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y73   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y73   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y74   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y74   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y74   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y74   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y74   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y74   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y73   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y73   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y73   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y73   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.848ns  (logic 12.708ns (31.112%)  route 28.140ns (68.888%))
  Logic Levels:           44  (CARRY4=7 LUT2=3 LUT3=3 LUT4=2 LUT5=8 LUT6=20 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.541     5.125    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X52Y76         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.518     5.643 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/Q
                         net (fo=5, routed)           0.673     6.316    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[12]
    SLICE_X52Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.440 r  betaCPU/control_unit/out1_carry_i_15/O
                         net (fo=15, routed)          0.203     6.643    betaCPU/control_unit/out1_carry_i_15_n_0
    SLICE_X52Y76         LUT4 (Prop_lut4_I1_O)        0.124     6.767 r  betaCPU/control_unit/out1_carry_i_5/O
                         net (fo=36, routed)          0.706     7.473    betaCPU/control_unit/M_stage_q_reg[3]_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I0_O)        0.124     7.597 r  betaCPU/control_unit/out1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.597    betaCPU/game_alu/M_word_index_q_reg[10]_0[1]
    SLICE_X51Y77         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.237 r  betaCPU/game_alu/out1_carry__1/O[3]
                         net (fo=1, routed)           0.424     8.660    betaCPU/game_alu/out1_carry__1_n_4
    SLICE_X52Y77         LUT4 (Prop_lut4_I2_O)        0.306     8.966 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_6/O
                         net (fo=1, routed)           0.452     9.418    betaCPU/game_alu/io_led_OBUF[21]_inst_i_6_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I2_O)        0.124     9.542 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_3/O
                         net (fo=3, routed)           0.800    10.342    betaCPU/game_alu/io_led_OBUF[21]_inst_i_3_n_0
    SLICE_X52Y75         LUT3 (Prop_lut3_I0_O)        0.124    10.466 f  betaCPU/game_alu/i__carry__0_i_10/O
                         net (fo=2, routed)           0.777    11.244    betaCPU/control_unit/i__carry__0_i_8
    SLICE_X52Y72         LUT6 (Prop_lut6_I3_O)        0.124    11.368 r  betaCPU/control_unit/i__carry__0_i_6_comp/O
                         net (fo=26, routed)          0.492    11.859    reset_cond/M_word_index_q[8]_i_3
    SLICE_X52Y68         LUT2 (Prop_lut2_I1_O)        0.124    11.983 r  reset_cond/i__carry__0_i_8/O
                         net (fo=87, routed)          1.792    13.775    betaCPU/r/M_matrix1_letter_address_dff_q_reg[3]_1
    SLICE_X49Y72         LUT5 (Prop_lut5_I3_O)        0.124    13.899 r  betaCPU/r/i__carry_i_13__1_comp/O
                         net (fo=1, routed)           0.643    14.543    betaCPU/r/i__carry_i_13__1_n_0
    SLICE_X49Y72         LUT6 (Prop_lut6_I3_O)        0.124    14.667 r  betaCPU/r/i__carry_i_7__1_comp_1/O
                         net (fo=4, routed)           1.281    15.948    betaCPU/control_unit/M_num_correct_q_reg[2]_1
    SLICE_X50Y75         LUT5 (Prop_lut5_I3_O)        0.124    16.072 r  betaCPU/control_unit/i__carry_i_1__0/O
                         net (fo=9, routed)           0.616    16.688    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X51Y75         LUT6 (Prop_lut6_I5_O)        0.124    16.812 r  betaCPU/control_unit/out1_carry_i_7_comp/O
                         net (fo=1, routed)           0.000    16.812    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[2]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.164 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=6, routed)           1.180    18.344    betaCPU/control_unit/O[2]
    SLICE_X49Y68         LUT5 (Prop_lut5_I2_O)        0.306    18.650 r  betaCPU/control_unit/i__carry_i_27__0_replica_2/O
                         net (fo=1, routed)           0.666    19.316    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[36]_4_repN_2
    SLICE_X50Y68         LUT3 (Prop_lut3_I0_O)        0.124    19.440 f  betaCPU/control_unit/i__carry__0_i_7_comp/O
                         net (fo=1, routed)           0.904    20.344    betaCPU/r/FSM_onehot_M_game_fsm_q_reg[36]_7_repN_alias
    SLICE_X49Y74         LUT6 (Prop_lut6_I5_O)        0.124    20.468 f  betaCPU/r/i__carry_i_6__1_comp_1/O
                         net (fo=3, routed)           1.039    21.507    betaCPU/r/i__carry_i_6__1_n_0
    SLICE_X51Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.631 f  betaCPU/r/io_led_OBUF[1]_inst_i_2/O
                         net (fo=6, routed)           0.167    21.798    betaCPU/control_unit/M_word_index_q_reg[5][0]
    SLICE_X51Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.922 r  betaCPU/control_unit/out1_carry_i_14/O
                         net (fo=2, routed)           0.434    22.356    betaCPU/control_unit/adder/p_0_out[1]
    SLICE_X51Y75         LUT3 (Prop_lut3_I1_O)        0.124    22.480 r  betaCPU/control_unit/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    22.480    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[1]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.060 f  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=4, routed)           0.711    23.770    betaCPU/control_unit/O[1]
    SLICE_X52Y74         LUT6 (Prop_lut6_I1_O)        0.302    24.072 f  betaCPU/control_unit/i__carry_i_32/O
                         net (fo=10, routed)          1.531    25.604    betaCPU/control_unit/i__carry_i_32_n_0
    SLICE_X53Y68         LUT5 (Prop_lut5_I2_O)        0.124    25.728 f  betaCPU/control_unit/i__carry_i_33/O
                         net (fo=8, routed)           1.350    27.078    betaCPU/control_unit/M_stage_q_reg[3]_6
    SLICE_X52Y72         LUT6 (Prop_lut6_I1_O)        0.124    27.202 f  betaCPU/control_unit/io_led_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.282    27.484    betaCPU/r/M_matrix4_letter_address_dff_q_reg[0]_1
    SLICE_X51Y72         LUT6 (Prop_lut6_I5_O)        0.124    27.608 r  betaCPU/r/io_led_OBUF[0]_inst_i_2/O
                         net (fo=13, routed)          0.307    27.914    betaCPU/control_unit/M_word_index_q_reg[0]
    SLICE_X51Y73         LUT5 (Prop_lut5_I4_O)        0.124    28.038 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.569    28.608    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[0]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    29.156 f  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=5, routed)           0.518    29.673    betaCPU/control_unit/O[0]
    SLICE_X51Y74         LUT6 (Prop_lut6_I5_O)        0.303    29.976 r  betaCPU/control_unit/i__carry__0_i_5_comp_3/O
                         net (fo=62, routed)          0.430    30.406    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[15]_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I4_O)        0.124    30.530 f  betaCPU/control_unit/i__carry_i_15_comp/O
                         net (fo=1, routed)           0.264    30.794    betaCPU/r/M_word_index_q_reg[3]_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I1_O)        0.124    30.918 r  betaCPU/r/out1_carry_i_16/O
                         net (fo=2, routed)           0.338    31.256    betaCPU/control_unit/M_word_index_q_reg[3]_0
    SLICE_X51Y75         LUT5 (Prop_lut5_I2_O)        0.124    31.380 r  betaCPU/control_unit/out1_carry_i_6/O
                         net (fo=1, routed)           0.000    31.380    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[3]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.781 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    31.781    betaCPU/game_alu/out1_carry_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.115 r  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=3, routed)           0.448    32.563    betaCPU/control_unit/M_word_index_q[7]_i_2_0[1]
    SLICE_X53Y76         LUT5 (Prop_lut5_I0_O)        0.303    32.866 f  betaCPU/control_unit/io_led_OBUF[3]_inst_i_6/O
                         net (fo=21, routed)          1.647    34.513    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[36]_1
    SLICE_X51Y68         LUT5 (Prop_lut5_I4_O)        0.124    34.637 r  betaCPU/control_unit/i__carry_i_21__0/O
                         net (fo=1, routed)           0.532    35.168    betaCPU/r/io_led_OBUF[4]_inst_i_2_0
    SLICE_X50Y75         LUT6 (Prop_lut6_I5_O)        0.124    35.292 f  betaCPU/r/i__carry_i_6/O
                         net (fo=4, routed)           0.436    35.728    betaCPU/r/i__carry_i_6_n_0
    SLICE_X50Y76         LUT2 (Prop_lut2_I0_O)        0.124    35.852 r  betaCPU/r/io_led_OBUF[4]_inst_i_2/O
                         net (fo=8, routed)           0.293    36.145    betaCPU/control_unit/M_word_index_q_reg[5][1]
    SLICE_X53Y76         LUT6 (Prop_lut6_I5_O)        0.124    36.269 r  betaCPU/control_unit/out1_carry__0_i_4/O
                         net (fo=2, routed)           0.299    36.568    betaCPU/control_unit/M_word_index_q_reg[7]_0[0]
    SLICE_X51Y76         LUT2 (Prop_lut2_I0_O)        0.124    36.692 r  betaCPU/control_unit/out1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    36.692    betaCPU/game_alu/io_led_OBUF[3]_inst_i_5_1[0]
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    36.939 f  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=5, routed)           0.646    37.585    betaCPU/control_unit/M_word_index_q[7]_i_2_0[0]
    SLICE_X51Y73         LUT6 (Prop_lut6_I4_O)        0.299    37.884 r  betaCPU/control_unit/i__carry__0_i_7_comp_2/O
                         net (fo=37, routed)          0.412    38.297    betaCPU/r/M_matrix1_letter_address_dff_q_reg[3]_6
    SLICE_X50Y74         LUT6 (Prop_lut6_I2_O)        0.124    38.421 r  betaCPU/r/io_led_OBUF[3]_inst_i_3/O
                         net (fo=9, routed)           1.304    39.724    betaCPU/r/M_temp_coloured_letter_q_reg[3]_0
    SLICE_X53Y77         LUT6 (Prop_lut6_I1_O)        0.124    39.848 r  betaCPU/r/io_led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.575    42.424    io_led_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.549    45.973 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    45.973    io_led[3]
    A4                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.381ns  (logic 11.791ns (31.543%)  route 25.590ns (68.457%))
  Logic Levels:           39  (CARRY4=6 LUT2=2 LUT3=4 LUT4=2 LUT5=8 LUT6=16 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.541     5.125    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X52Y76         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.518     5.643 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/Q
                         net (fo=5, routed)           0.673     6.316    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[12]
    SLICE_X52Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.440 r  betaCPU/control_unit/out1_carry_i_15/O
                         net (fo=15, routed)          0.203     6.643    betaCPU/control_unit/out1_carry_i_15_n_0
    SLICE_X52Y76         LUT4 (Prop_lut4_I1_O)        0.124     6.767 r  betaCPU/control_unit/out1_carry_i_5/O
                         net (fo=36, routed)          0.706     7.473    betaCPU/control_unit/M_stage_q_reg[3]_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I0_O)        0.124     7.597 r  betaCPU/control_unit/out1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.597    betaCPU/game_alu/M_word_index_q_reg[10]_0[1]
    SLICE_X51Y77         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.237 r  betaCPU/game_alu/out1_carry__1/O[3]
                         net (fo=1, routed)           0.424     8.660    betaCPU/game_alu/out1_carry__1_n_4
    SLICE_X52Y77         LUT4 (Prop_lut4_I2_O)        0.306     8.966 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_6/O
                         net (fo=1, routed)           0.452     9.418    betaCPU/game_alu/io_led_OBUF[21]_inst_i_6_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I2_O)        0.124     9.542 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_3/O
                         net (fo=3, routed)           0.800    10.342    betaCPU/game_alu/io_led_OBUF[21]_inst_i_3_n_0
    SLICE_X52Y75         LUT3 (Prop_lut3_I0_O)        0.124    10.466 f  betaCPU/game_alu/i__carry__0_i_10/O
                         net (fo=2, routed)           0.777    11.244    betaCPU/control_unit/i__carry__0_i_8
    SLICE_X52Y72         LUT6 (Prop_lut6_I3_O)        0.124    11.368 r  betaCPU/control_unit/i__carry__0_i_6_comp/O
                         net (fo=26, routed)          0.492    11.859    reset_cond/M_word_index_q[8]_i_3
    SLICE_X52Y68         LUT2 (Prop_lut2_I1_O)        0.124    11.983 r  reset_cond/i__carry__0_i_8/O
                         net (fo=87, routed)          1.792    13.775    betaCPU/r/M_matrix1_letter_address_dff_q_reg[3]_1
    SLICE_X49Y72         LUT5 (Prop_lut5_I3_O)        0.124    13.899 r  betaCPU/r/i__carry_i_13__1_comp/O
                         net (fo=1, routed)           0.643    14.543    betaCPU/r/i__carry_i_13__1_n_0
    SLICE_X49Y72         LUT6 (Prop_lut6_I3_O)        0.124    14.667 r  betaCPU/r/i__carry_i_7__1_comp_1/O
                         net (fo=4, routed)           1.281    15.948    betaCPU/control_unit/M_num_correct_q_reg[2]_1
    SLICE_X50Y75         LUT5 (Prop_lut5_I3_O)        0.124    16.072 r  betaCPU/control_unit/i__carry_i_1__0/O
                         net (fo=9, routed)           0.616    16.688    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X51Y75         LUT6 (Prop_lut6_I5_O)        0.124    16.812 r  betaCPU/control_unit/out1_carry_i_7_comp/O
                         net (fo=1, routed)           0.000    16.812    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[2]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.164 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=6, routed)           1.180    18.344    betaCPU/control_unit/O[2]
    SLICE_X49Y68         LUT5 (Prop_lut5_I2_O)        0.306    18.650 r  betaCPU/control_unit/i__carry_i_27__0_replica_2/O
                         net (fo=1, routed)           0.666    19.316    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[36]_4_repN_2
    SLICE_X50Y68         LUT3 (Prop_lut3_I0_O)        0.124    19.440 f  betaCPU/control_unit/i__carry__0_i_7_comp/O
                         net (fo=1, routed)           0.904    20.344    betaCPU/r/FSM_onehot_M_game_fsm_q_reg[36]_7_repN_alias
    SLICE_X49Y74         LUT6 (Prop_lut6_I5_O)        0.124    20.468 f  betaCPU/r/i__carry_i_6__1_comp_1/O
                         net (fo=3, routed)           1.039    21.507    betaCPU/r/i__carry_i_6__1_n_0
    SLICE_X51Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.631 f  betaCPU/r/io_led_OBUF[1]_inst_i_2/O
                         net (fo=6, routed)           0.167    21.798    betaCPU/control_unit/M_word_index_q_reg[5][0]
    SLICE_X51Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.922 r  betaCPU/control_unit/out1_carry_i_14/O
                         net (fo=2, routed)           0.434    22.356    betaCPU/control_unit/adder/p_0_out[1]
    SLICE_X51Y75         LUT3 (Prop_lut3_I1_O)        0.124    22.480 r  betaCPU/control_unit/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    22.480    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[1]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.060 f  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=4, routed)           0.711    23.770    betaCPU/control_unit/O[1]
    SLICE_X52Y74         LUT6 (Prop_lut6_I1_O)        0.302    24.072 f  betaCPU/control_unit/i__carry_i_32/O
                         net (fo=10, routed)          1.531    25.604    betaCPU/control_unit/i__carry_i_32_n_0
    SLICE_X53Y68         LUT5 (Prop_lut5_I2_O)        0.124    25.728 f  betaCPU/control_unit/i__carry_i_33/O
                         net (fo=8, routed)           1.350    27.078    betaCPU/control_unit/M_stage_q_reg[3]_6
    SLICE_X52Y72         LUT6 (Prop_lut6_I1_O)        0.124    27.202 f  betaCPU/control_unit/io_led_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.282    27.484    betaCPU/r/M_matrix4_letter_address_dff_q_reg[0]_1
    SLICE_X51Y72         LUT6 (Prop_lut6_I5_O)        0.124    27.608 r  betaCPU/r/io_led_OBUF[0]_inst_i_2/O
                         net (fo=13, routed)          0.307    27.914    betaCPU/control_unit/M_word_index_q_reg[0]
    SLICE_X51Y73         LUT5 (Prop_lut5_I4_O)        0.124    28.038 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.569    28.608    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[0]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    29.156 f  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=5, routed)           0.518    29.673    betaCPU/control_unit/O[0]
    SLICE_X51Y74         LUT6 (Prop_lut6_I5_O)        0.303    29.976 r  betaCPU/control_unit/i__carry__0_i_5_comp_3/O
                         net (fo=62, routed)          0.430    30.406    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[15]_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I4_O)        0.124    30.530 f  betaCPU/control_unit/i__carry_i_15_comp/O
                         net (fo=1, routed)           0.264    30.794    betaCPU/r/M_word_index_q_reg[3]_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I1_O)        0.124    30.918 r  betaCPU/r/out1_carry_i_16/O
                         net (fo=2, routed)           0.338    31.256    betaCPU/control_unit/M_word_index_q_reg[3]_0
    SLICE_X51Y75         LUT5 (Prop_lut5_I2_O)        0.124    31.380 r  betaCPU/control_unit/out1_carry_i_6/O
                         net (fo=1, routed)           0.000    31.380    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[3]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.781 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    31.781    betaCPU/game_alu/out1_carry_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.115 f  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=3, routed)           0.448    32.563    betaCPU/control_unit/M_word_index_q[7]_i_2_0[1]
    SLICE_X53Y76         LUT5 (Prop_lut5_I0_O)        0.303    32.866 r  betaCPU/control_unit/io_led_OBUF[3]_inst_i_6/O
                         net (fo=21, routed)          1.647    34.513    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[36]_1
    SLICE_X51Y68         LUT5 (Prop_lut5_I4_O)        0.124    34.637 f  betaCPU/control_unit/i__carry_i_21__0/O
                         net (fo=1, routed)           0.532    35.168    betaCPU/r/io_led_OBUF[4]_inst_i_2_0
    SLICE_X50Y75         LUT6 (Prop_lut6_I5_O)        0.124    35.292 r  betaCPU/r/i__carry_i_6/O
                         net (fo=4, routed)           0.436    35.728    betaCPU/r/i__carry_i_6_n_0
    SLICE_X50Y76         LUT2 (Prop_lut2_I0_O)        0.124    35.852 f  betaCPU/r/io_led_OBUF[4]_inst_i_2/O
                         net (fo=8, routed)           0.878    36.730    betaCPU/r/S[0]
    SLICE_X61Y77         LUT3 (Prop_lut3_I0_O)        0.124    36.854 r  betaCPU/r/io_led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.102    38.956    io_led_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         3.550    42.506 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    42.506    io_led[4]
    B4                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.857ns  (logic 10.040ns (29.654%)  route 23.817ns (70.346%))
  Logic Levels:           30  (CARRY4=4 LUT2=1 LUT3=4 LUT4=3 LUT5=5 LUT6=12 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.541     5.125    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X52Y76         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.518     5.643 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/Q
                         net (fo=5, routed)           0.673     6.316    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[12]
    SLICE_X52Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.440 r  betaCPU/control_unit/out1_carry_i_15/O
                         net (fo=15, routed)          0.203     6.643    betaCPU/control_unit/out1_carry_i_15_n_0
    SLICE_X52Y76         LUT4 (Prop_lut4_I1_O)        0.124     6.767 r  betaCPU/control_unit/out1_carry_i_5/O
                         net (fo=36, routed)          0.706     7.473    betaCPU/control_unit/M_stage_q_reg[3]_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I0_O)        0.124     7.597 r  betaCPU/control_unit/out1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.597    betaCPU/game_alu/M_word_index_q_reg[10]_0[1]
    SLICE_X51Y77         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.237 r  betaCPU/game_alu/out1_carry__1/O[3]
                         net (fo=1, routed)           0.424     8.660    betaCPU/game_alu/out1_carry__1_n_4
    SLICE_X52Y77         LUT4 (Prop_lut4_I2_O)        0.306     8.966 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_6/O
                         net (fo=1, routed)           0.452     9.418    betaCPU/game_alu/io_led_OBUF[21]_inst_i_6_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I2_O)        0.124     9.542 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_3/O
                         net (fo=3, routed)           0.800    10.342    betaCPU/game_alu/io_led_OBUF[21]_inst_i_3_n_0
    SLICE_X52Y75         LUT3 (Prop_lut3_I0_O)        0.124    10.466 f  betaCPU/game_alu/i__carry__0_i_10/O
                         net (fo=2, routed)           0.777    11.244    betaCPU/control_unit/i__carry__0_i_8
    SLICE_X52Y72         LUT6 (Prop_lut6_I3_O)        0.124    11.368 r  betaCPU/control_unit/i__carry__0_i_6_comp/O
                         net (fo=26, routed)          0.492    11.859    reset_cond/M_word_index_q[8]_i_3
    SLICE_X52Y68         LUT2 (Prop_lut2_I1_O)        0.124    11.983 r  reset_cond/i__carry__0_i_8/O
                         net (fo=87, routed)          1.792    13.775    betaCPU/r/M_matrix1_letter_address_dff_q_reg[3]_1
    SLICE_X49Y72         LUT5 (Prop_lut5_I3_O)        0.124    13.899 r  betaCPU/r/i__carry_i_13__1_comp/O
                         net (fo=1, routed)           0.643    14.543    betaCPU/r/i__carry_i_13__1_n_0
    SLICE_X49Y72         LUT6 (Prop_lut6_I3_O)        0.124    14.667 r  betaCPU/r/i__carry_i_7__1_comp_1/O
                         net (fo=4, routed)           1.281    15.948    betaCPU/control_unit/M_num_correct_q_reg[2]_1
    SLICE_X50Y75         LUT5 (Prop_lut5_I3_O)        0.124    16.072 r  betaCPU/control_unit/i__carry_i_1__0/O
                         net (fo=9, routed)           0.616    16.688    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X51Y75         LUT6 (Prop_lut6_I5_O)        0.124    16.812 r  betaCPU/control_unit/out1_carry_i_7_comp/O
                         net (fo=1, routed)           0.000    16.812    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[2]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.164 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=6, routed)           1.180    18.344    betaCPU/control_unit/O[2]
    SLICE_X49Y68         LUT5 (Prop_lut5_I2_O)        0.306    18.650 r  betaCPU/control_unit/i__carry_i_27__0_replica_2/O
                         net (fo=1, routed)           0.666    19.316    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[36]_4_repN_2
    SLICE_X50Y68         LUT3 (Prop_lut3_I0_O)        0.124    19.440 f  betaCPU/control_unit/i__carry__0_i_7_comp/O
                         net (fo=1, routed)           0.904    20.344    betaCPU/r/FSM_onehot_M_game_fsm_q_reg[36]_7_repN_alias
    SLICE_X49Y74         LUT6 (Prop_lut6_I5_O)        0.124    20.468 f  betaCPU/r/i__carry_i_6__1_comp_1/O
                         net (fo=3, routed)           1.039    21.507    betaCPU/r/i__carry_i_6__1_n_0
    SLICE_X51Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.631 f  betaCPU/r/io_led_OBUF[1]_inst_i_2/O
                         net (fo=6, routed)           0.167    21.798    betaCPU/control_unit/M_word_index_q_reg[5][0]
    SLICE_X51Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.922 r  betaCPU/control_unit/out1_carry_i_14/O
                         net (fo=2, routed)           0.434    22.356    betaCPU/control_unit/adder/p_0_out[1]
    SLICE_X51Y75         LUT3 (Prop_lut3_I1_O)        0.124    22.480 r  betaCPU/control_unit/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    22.480    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[1]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.060 f  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=4, routed)           0.711    23.770    betaCPU/control_unit/O[1]
    SLICE_X52Y74         LUT6 (Prop_lut6_I1_O)        0.302    24.072 f  betaCPU/control_unit/i__carry_i_32/O
                         net (fo=10, routed)          1.531    25.604    betaCPU/control_unit/i__carry_i_32_n_0
    SLICE_X53Y68         LUT5 (Prop_lut5_I2_O)        0.124    25.728 f  betaCPU/control_unit/i__carry_i_33/O
                         net (fo=8, routed)           1.350    27.078    betaCPU/control_unit/M_stage_q_reg[3]_6
    SLICE_X52Y72         LUT6 (Prop_lut6_I1_O)        0.124    27.202 f  betaCPU/control_unit/io_led_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.282    27.484    betaCPU/r/M_matrix4_letter_address_dff_q_reg[0]_1
    SLICE_X51Y72         LUT6 (Prop_lut6_I5_O)        0.124    27.608 r  betaCPU/r/io_led_OBUF[0]_inst_i_2/O
                         net (fo=13, routed)          0.307    27.914    betaCPU/control_unit/M_word_index_q_reg[0]
    SLICE_X51Y73         LUT5 (Prop_lut5_I4_O)        0.124    28.038 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.569    28.608    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[0]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371    28.979 r  betaCPU/game_alu/out1_carry/O[0]
                         net (fo=3, routed)           0.959    29.937    betaCPU/game_alu/out1_carry_n_7
    SLICE_X51Y71         LUT3 (Prop_lut3_I0_O)        0.299    30.236 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_2/O
                         net (fo=15, routed)          2.003    32.240    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[8]_0
    SLICE_X63Y72         LUT4 (Prop_lut4_I3_O)        0.149    32.389 r  betaCPU/control_unit/io_led_OBUF[21]_inst_i_1/O
                         net (fo=2, routed)           2.857    35.245    io_led_OBUF[19]
    P3                   OBUF (Prop_obuf_I_O)         3.737    38.982 r  io_led_OBUF[21]_inst/O
                         net (fo=0)                   0.000    38.982    io_led[21]
    P3                                                                r  io_led[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.093ns  (logic 10.033ns (30.318%)  route 23.060ns (69.682%))
  Logic Levels:           30  (CARRY4=4 LUT2=1 LUT3=4 LUT4=3 LUT5=5 LUT6=12 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.541     5.125    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X52Y76         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.518     5.643 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/Q
                         net (fo=5, routed)           0.673     6.316    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[12]
    SLICE_X52Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.440 r  betaCPU/control_unit/out1_carry_i_15/O
                         net (fo=15, routed)          0.203     6.643    betaCPU/control_unit/out1_carry_i_15_n_0
    SLICE_X52Y76         LUT4 (Prop_lut4_I1_O)        0.124     6.767 r  betaCPU/control_unit/out1_carry_i_5/O
                         net (fo=36, routed)          0.706     7.473    betaCPU/control_unit/M_stage_q_reg[3]_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I0_O)        0.124     7.597 r  betaCPU/control_unit/out1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.597    betaCPU/game_alu/M_word_index_q_reg[10]_0[1]
    SLICE_X51Y77         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.237 r  betaCPU/game_alu/out1_carry__1/O[3]
                         net (fo=1, routed)           0.424     8.660    betaCPU/game_alu/out1_carry__1_n_4
    SLICE_X52Y77         LUT4 (Prop_lut4_I2_O)        0.306     8.966 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_6/O
                         net (fo=1, routed)           0.452     9.418    betaCPU/game_alu/io_led_OBUF[21]_inst_i_6_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I2_O)        0.124     9.542 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_3/O
                         net (fo=3, routed)           0.800    10.342    betaCPU/game_alu/io_led_OBUF[21]_inst_i_3_n_0
    SLICE_X52Y75         LUT3 (Prop_lut3_I0_O)        0.124    10.466 f  betaCPU/game_alu/i__carry__0_i_10/O
                         net (fo=2, routed)           0.777    11.244    betaCPU/control_unit/i__carry__0_i_8
    SLICE_X52Y72         LUT6 (Prop_lut6_I3_O)        0.124    11.368 r  betaCPU/control_unit/i__carry__0_i_6_comp/O
                         net (fo=26, routed)          0.492    11.859    reset_cond/M_word_index_q[8]_i_3
    SLICE_X52Y68         LUT2 (Prop_lut2_I1_O)        0.124    11.983 r  reset_cond/i__carry__0_i_8/O
                         net (fo=87, routed)          1.792    13.775    betaCPU/r/M_matrix1_letter_address_dff_q_reg[3]_1
    SLICE_X49Y72         LUT5 (Prop_lut5_I3_O)        0.124    13.899 r  betaCPU/r/i__carry_i_13__1_comp/O
                         net (fo=1, routed)           0.643    14.543    betaCPU/r/i__carry_i_13__1_n_0
    SLICE_X49Y72         LUT6 (Prop_lut6_I3_O)        0.124    14.667 r  betaCPU/r/i__carry_i_7__1_comp_1/O
                         net (fo=4, routed)           1.281    15.948    betaCPU/control_unit/M_num_correct_q_reg[2]_1
    SLICE_X50Y75         LUT5 (Prop_lut5_I3_O)        0.124    16.072 r  betaCPU/control_unit/i__carry_i_1__0/O
                         net (fo=9, routed)           0.616    16.688    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X51Y75         LUT6 (Prop_lut6_I5_O)        0.124    16.812 r  betaCPU/control_unit/out1_carry_i_7_comp/O
                         net (fo=1, routed)           0.000    16.812    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[2]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.164 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=6, routed)           1.180    18.344    betaCPU/control_unit/O[2]
    SLICE_X49Y68         LUT5 (Prop_lut5_I2_O)        0.306    18.650 r  betaCPU/control_unit/i__carry_i_27__0_replica_2/O
                         net (fo=1, routed)           0.666    19.316    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[36]_4_repN_2
    SLICE_X50Y68         LUT3 (Prop_lut3_I0_O)        0.124    19.440 f  betaCPU/control_unit/i__carry__0_i_7_comp/O
                         net (fo=1, routed)           0.904    20.344    betaCPU/r/FSM_onehot_M_game_fsm_q_reg[36]_7_repN_alias
    SLICE_X49Y74         LUT6 (Prop_lut6_I5_O)        0.124    20.468 f  betaCPU/r/i__carry_i_6__1_comp_1/O
                         net (fo=3, routed)           1.039    21.507    betaCPU/r/i__carry_i_6__1_n_0
    SLICE_X51Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.631 f  betaCPU/r/io_led_OBUF[1]_inst_i_2/O
                         net (fo=6, routed)           0.167    21.798    betaCPU/control_unit/M_word_index_q_reg[5][0]
    SLICE_X51Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.922 r  betaCPU/control_unit/out1_carry_i_14/O
                         net (fo=2, routed)           0.434    22.356    betaCPU/control_unit/adder/p_0_out[1]
    SLICE_X51Y75         LUT3 (Prop_lut3_I1_O)        0.124    22.480 r  betaCPU/control_unit/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    22.480    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[1]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.060 f  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=4, routed)           0.711    23.770    betaCPU/control_unit/O[1]
    SLICE_X52Y74         LUT6 (Prop_lut6_I1_O)        0.302    24.072 f  betaCPU/control_unit/i__carry_i_32/O
                         net (fo=10, routed)          1.531    25.604    betaCPU/control_unit/i__carry_i_32_n_0
    SLICE_X53Y68         LUT5 (Prop_lut5_I2_O)        0.124    25.728 f  betaCPU/control_unit/i__carry_i_33/O
                         net (fo=8, routed)           1.350    27.078    betaCPU/control_unit/M_stage_q_reg[3]_6
    SLICE_X52Y72         LUT6 (Prop_lut6_I1_O)        0.124    27.202 f  betaCPU/control_unit/io_led_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.282    27.484    betaCPU/r/M_matrix4_letter_address_dff_q_reg[0]_1
    SLICE_X51Y72         LUT6 (Prop_lut6_I5_O)        0.124    27.608 r  betaCPU/r/io_led_OBUF[0]_inst_i_2/O
                         net (fo=13, routed)          0.307    27.914    betaCPU/control_unit/M_word_index_q_reg[0]
    SLICE_X51Y73         LUT5 (Prop_lut5_I4_O)        0.124    28.038 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.569    28.608    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[0]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371    28.979 r  betaCPU/game_alu/out1_carry/O[0]
                         net (fo=3, routed)           0.959    29.937    betaCPU/game_alu/out1_carry_n_7
    SLICE_X51Y71         LUT3 (Prop_lut3_I0_O)        0.299    30.236 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_2/O
                         net (fo=15, routed)          2.003    32.240    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[8]_0
    SLICE_X63Y72         LUT4 (Prop_lut4_I3_O)        0.149    32.389 r  betaCPU/control_unit/io_led_OBUF[21]_inst_i_1/O
                         net (fo=2, routed)           2.099    34.488    io_led_OBUF[19]
    H1                   OBUF (Prop_obuf_I_O)         3.730    38.218 r  io_led_OBUF[19]_inst/O
                         net (fo=0)                   0.000    38.218    io_led[19]
    H1                                                                r  io_led[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.061ns  (logic 10.032ns (30.345%)  route 23.029ns (69.655%))
  Logic Levels:           30  (CARRY4=4 LUT2=1 LUT3=4 LUT4=3 LUT5=5 LUT6=12 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.541     5.125    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X52Y76         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.518     5.643 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/Q
                         net (fo=5, routed)           0.673     6.316    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[12]
    SLICE_X52Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.440 r  betaCPU/control_unit/out1_carry_i_15/O
                         net (fo=15, routed)          0.203     6.643    betaCPU/control_unit/out1_carry_i_15_n_0
    SLICE_X52Y76         LUT4 (Prop_lut4_I1_O)        0.124     6.767 r  betaCPU/control_unit/out1_carry_i_5/O
                         net (fo=36, routed)          0.706     7.473    betaCPU/control_unit/M_stage_q_reg[3]_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I0_O)        0.124     7.597 r  betaCPU/control_unit/out1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.597    betaCPU/game_alu/M_word_index_q_reg[10]_0[1]
    SLICE_X51Y77         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.237 r  betaCPU/game_alu/out1_carry__1/O[3]
                         net (fo=1, routed)           0.424     8.660    betaCPU/game_alu/out1_carry__1_n_4
    SLICE_X52Y77         LUT4 (Prop_lut4_I2_O)        0.306     8.966 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_6/O
                         net (fo=1, routed)           0.452     9.418    betaCPU/game_alu/io_led_OBUF[21]_inst_i_6_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I2_O)        0.124     9.542 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_3/O
                         net (fo=3, routed)           0.800    10.342    betaCPU/game_alu/io_led_OBUF[21]_inst_i_3_n_0
    SLICE_X52Y75         LUT3 (Prop_lut3_I0_O)        0.124    10.466 f  betaCPU/game_alu/i__carry__0_i_10/O
                         net (fo=2, routed)           0.777    11.244    betaCPU/control_unit/i__carry__0_i_8
    SLICE_X52Y72         LUT6 (Prop_lut6_I3_O)        0.124    11.368 r  betaCPU/control_unit/i__carry__0_i_6_comp/O
                         net (fo=26, routed)          0.492    11.859    reset_cond/M_word_index_q[8]_i_3
    SLICE_X52Y68         LUT2 (Prop_lut2_I1_O)        0.124    11.983 r  reset_cond/i__carry__0_i_8/O
                         net (fo=87, routed)          1.792    13.775    betaCPU/r/M_matrix1_letter_address_dff_q_reg[3]_1
    SLICE_X49Y72         LUT5 (Prop_lut5_I3_O)        0.124    13.899 r  betaCPU/r/i__carry_i_13__1_comp/O
                         net (fo=1, routed)           0.643    14.543    betaCPU/r/i__carry_i_13__1_n_0
    SLICE_X49Y72         LUT6 (Prop_lut6_I3_O)        0.124    14.667 r  betaCPU/r/i__carry_i_7__1_comp_1/O
                         net (fo=4, routed)           1.281    15.948    betaCPU/control_unit/M_num_correct_q_reg[2]_1
    SLICE_X50Y75         LUT5 (Prop_lut5_I3_O)        0.124    16.072 r  betaCPU/control_unit/i__carry_i_1__0/O
                         net (fo=9, routed)           0.616    16.688    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X51Y75         LUT6 (Prop_lut6_I5_O)        0.124    16.812 r  betaCPU/control_unit/out1_carry_i_7_comp/O
                         net (fo=1, routed)           0.000    16.812    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[2]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.164 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=6, routed)           1.180    18.344    betaCPU/control_unit/O[2]
    SLICE_X49Y68         LUT5 (Prop_lut5_I2_O)        0.306    18.650 r  betaCPU/control_unit/i__carry_i_27__0_replica_2/O
                         net (fo=1, routed)           0.666    19.316    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[36]_4_repN_2
    SLICE_X50Y68         LUT3 (Prop_lut3_I0_O)        0.124    19.440 f  betaCPU/control_unit/i__carry__0_i_7_comp/O
                         net (fo=1, routed)           0.904    20.344    betaCPU/r/FSM_onehot_M_game_fsm_q_reg[36]_7_repN_alias
    SLICE_X49Y74         LUT6 (Prop_lut6_I5_O)        0.124    20.468 f  betaCPU/r/i__carry_i_6__1_comp_1/O
                         net (fo=3, routed)           1.039    21.507    betaCPU/r/i__carry_i_6__1_n_0
    SLICE_X51Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.631 f  betaCPU/r/io_led_OBUF[1]_inst_i_2/O
                         net (fo=6, routed)           0.167    21.798    betaCPU/control_unit/M_word_index_q_reg[5][0]
    SLICE_X51Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.922 r  betaCPU/control_unit/out1_carry_i_14/O
                         net (fo=2, routed)           0.434    22.356    betaCPU/control_unit/adder/p_0_out[1]
    SLICE_X51Y75         LUT3 (Prop_lut3_I1_O)        0.124    22.480 r  betaCPU/control_unit/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    22.480    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[1]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.060 f  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=4, routed)           0.711    23.770    betaCPU/control_unit/O[1]
    SLICE_X52Y74         LUT6 (Prop_lut6_I1_O)        0.302    24.072 f  betaCPU/control_unit/i__carry_i_32/O
                         net (fo=10, routed)          1.531    25.604    betaCPU/control_unit/i__carry_i_32_n_0
    SLICE_X53Y68         LUT5 (Prop_lut5_I2_O)        0.124    25.728 f  betaCPU/control_unit/i__carry_i_33/O
                         net (fo=8, routed)           1.350    27.078    betaCPU/control_unit/M_stage_q_reg[3]_6
    SLICE_X52Y72         LUT6 (Prop_lut6_I1_O)        0.124    27.202 f  betaCPU/control_unit/io_led_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.282    27.484    betaCPU/r/M_matrix4_letter_address_dff_q_reg[0]_1
    SLICE_X51Y72         LUT6 (Prop_lut6_I5_O)        0.124    27.608 r  betaCPU/r/io_led_OBUF[0]_inst_i_2/O
                         net (fo=13, routed)          0.307    27.914    betaCPU/control_unit/M_word_index_q_reg[0]
    SLICE_X51Y73         LUT5 (Prop_lut5_I4_O)        0.124    28.038 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.569    28.608    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[0]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371    28.979 r  betaCPU/game_alu/out1_carry/O[0]
                         net (fo=3, routed)           0.959    29.937    betaCPU/game_alu/out1_carry_n_7
    SLICE_X51Y71         LUT3 (Prop_lut3_I0_O)        0.299    30.236 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_2/O
                         net (fo=15, routed)          1.998    32.235    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[8]_0
    SLICE_X63Y72         LUT4 (Prop_lut4_I0_O)        0.154    32.389 r  betaCPU/control_unit/io_led_OBUF[18]_inst_i_1/O
                         net (fo=1, routed)           2.073    34.462    io_led_OBUF[18]
    H2                   OBUF (Prop_obuf_I_O)         3.724    38.186 r  io_led_OBUF[18]_inst/O
                         net (fo=0)                   0.000    38.186    io_led[18]
    H2                                                                r  io_led[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.618ns  (logic 9.803ns (30.053%)  route 22.815ns (69.947%))
  Logic Levels:           30  (CARRY4=4 LUT2=1 LUT3=4 LUT4=3 LUT5=5 LUT6=12 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.541     5.125    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X52Y76         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.518     5.643 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/Q
                         net (fo=5, routed)           0.673     6.316    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[12]
    SLICE_X52Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.440 r  betaCPU/control_unit/out1_carry_i_15/O
                         net (fo=15, routed)          0.203     6.643    betaCPU/control_unit/out1_carry_i_15_n_0
    SLICE_X52Y76         LUT4 (Prop_lut4_I1_O)        0.124     6.767 r  betaCPU/control_unit/out1_carry_i_5/O
                         net (fo=36, routed)          0.706     7.473    betaCPU/control_unit/M_stage_q_reg[3]_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I0_O)        0.124     7.597 r  betaCPU/control_unit/out1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.597    betaCPU/game_alu/M_word_index_q_reg[10]_0[1]
    SLICE_X51Y77         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.237 r  betaCPU/game_alu/out1_carry__1/O[3]
                         net (fo=1, routed)           0.424     8.660    betaCPU/game_alu/out1_carry__1_n_4
    SLICE_X52Y77         LUT4 (Prop_lut4_I2_O)        0.306     8.966 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_6/O
                         net (fo=1, routed)           0.452     9.418    betaCPU/game_alu/io_led_OBUF[21]_inst_i_6_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I2_O)        0.124     9.542 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_3/O
                         net (fo=3, routed)           0.800    10.342    betaCPU/game_alu/io_led_OBUF[21]_inst_i_3_n_0
    SLICE_X52Y75         LUT3 (Prop_lut3_I0_O)        0.124    10.466 f  betaCPU/game_alu/i__carry__0_i_10/O
                         net (fo=2, routed)           0.777    11.244    betaCPU/control_unit/i__carry__0_i_8
    SLICE_X52Y72         LUT6 (Prop_lut6_I3_O)        0.124    11.368 r  betaCPU/control_unit/i__carry__0_i_6_comp/O
                         net (fo=26, routed)          0.492    11.859    reset_cond/M_word_index_q[8]_i_3
    SLICE_X52Y68         LUT2 (Prop_lut2_I1_O)        0.124    11.983 r  reset_cond/i__carry__0_i_8/O
                         net (fo=87, routed)          1.792    13.775    betaCPU/r/M_matrix1_letter_address_dff_q_reg[3]_1
    SLICE_X49Y72         LUT5 (Prop_lut5_I3_O)        0.124    13.899 r  betaCPU/r/i__carry_i_13__1_comp/O
                         net (fo=1, routed)           0.643    14.543    betaCPU/r/i__carry_i_13__1_n_0
    SLICE_X49Y72         LUT6 (Prop_lut6_I3_O)        0.124    14.667 r  betaCPU/r/i__carry_i_7__1_comp_1/O
                         net (fo=4, routed)           1.281    15.948    betaCPU/control_unit/M_num_correct_q_reg[2]_1
    SLICE_X50Y75         LUT5 (Prop_lut5_I3_O)        0.124    16.072 r  betaCPU/control_unit/i__carry_i_1__0/O
                         net (fo=9, routed)           0.616    16.688    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X51Y75         LUT6 (Prop_lut6_I5_O)        0.124    16.812 r  betaCPU/control_unit/out1_carry_i_7_comp/O
                         net (fo=1, routed)           0.000    16.812    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[2]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.164 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=6, routed)           1.180    18.344    betaCPU/control_unit/O[2]
    SLICE_X49Y68         LUT5 (Prop_lut5_I2_O)        0.306    18.650 r  betaCPU/control_unit/i__carry_i_27__0_replica_2/O
                         net (fo=1, routed)           0.666    19.316    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[36]_4_repN_2
    SLICE_X50Y68         LUT3 (Prop_lut3_I0_O)        0.124    19.440 f  betaCPU/control_unit/i__carry__0_i_7_comp/O
                         net (fo=1, routed)           0.904    20.344    betaCPU/r/FSM_onehot_M_game_fsm_q_reg[36]_7_repN_alias
    SLICE_X49Y74         LUT6 (Prop_lut6_I5_O)        0.124    20.468 f  betaCPU/r/i__carry_i_6__1_comp_1/O
                         net (fo=3, routed)           1.039    21.507    betaCPU/r/i__carry_i_6__1_n_0
    SLICE_X51Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.631 f  betaCPU/r/io_led_OBUF[1]_inst_i_2/O
                         net (fo=6, routed)           0.167    21.798    betaCPU/control_unit/M_word_index_q_reg[5][0]
    SLICE_X51Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.922 r  betaCPU/control_unit/out1_carry_i_14/O
                         net (fo=2, routed)           0.434    22.356    betaCPU/control_unit/adder/p_0_out[1]
    SLICE_X51Y75         LUT3 (Prop_lut3_I1_O)        0.124    22.480 r  betaCPU/control_unit/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    22.480    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[1]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.060 f  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=4, routed)           0.711    23.770    betaCPU/control_unit/O[1]
    SLICE_X52Y74         LUT6 (Prop_lut6_I1_O)        0.302    24.072 f  betaCPU/control_unit/i__carry_i_32/O
                         net (fo=10, routed)          1.531    25.604    betaCPU/control_unit/i__carry_i_32_n_0
    SLICE_X53Y68         LUT5 (Prop_lut5_I2_O)        0.124    25.728 f  betaCPU/control_unit/i__carry_i_33/O
                         net (fo=8, routed)           1.350    27.078    betaCPU/control_unit/M_stage_q_reg[3]_6
    SLICE_X52Y72         LUT6 (Prop_lut6_I1_O)        0.124    27.202 f  betaCPU/control_unit/io_led_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.282    27.484    betaCPU/r/M_matrix4_letter_address_dff_q_reg[0]_1
    SLICE_X51Y72         LUT6 (Prop_lut6_I5_O)        0.124    27.608 r  betaCPU/r/io_led_OBUF[0]_inst_i_2/O
                         net (fo=13, routed)          0.307    27.914    betaCPU/control_unit/M_word_index_q_reg[0]
    SLICE_X51Y73         LUT5 (Prop_lut5_I4_O)        0.124    28.038 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.569    28.608    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[0]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371    28.979 r  betaCPU/game_alu/out1_carry/O[0]
                         net (fo=3, routed)           0.959    29.937    betaCPU/game_alu/out1_carry_n_7
    SLICE_X51Y71         LUT3 (Prop_lut3_I0_O)        0.299    30.236 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_2/O
                         net (fo=15, routed)          1.998    32.235    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[8]_0
    SLICE_X63Y72         LUT4 (Prop_lut4_I3_O)        0.124    32.359 r  betaCPU/control_unit/io_led_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           1.860    34.218    io_led_OBUF[16]
    G2                   OBUF (Prop_obuf_I_O)         3.525    37.743 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000    37.743    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.371ns  (logic 9.030ns (29.732%)  route 21.341ns (70.268%))
  Logic Levels:           27  (CARRY4=3 LUT2=1 LUT3=4 LUT4=2 LUT5=4 LUT6=12 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.541     5.125    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X52Y76         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.518     5.643 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/Q
                         net (fo=5, routed)           0.673     6.316    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[12]
    SLICE_X52Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.440 r  betaCPU/control_unit/out1_carry_i_15/O
                         net (fo=15, routed)          0.203     6.643    betaCPU/control_unit/out1_carry_i_15_n_0
    SLICE_X52Y76         LUT4 (Prop_lut4_I1_O)        0.124     6.767 r  betaCPU/control_unit/out1_carry_i_5/O
                         net (fo=36, routed)          0.706     7.473    betaCPU/control_unit/M_stage_q_reg[3]_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I0_O)        0.124     7.597 r  betaCPU/control_unit/out1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.597    betaCPU/game_alu/M_word_index_q_reg[10]_0[1]
    SLICE_X51Y77         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.237 r  betaCPU/game_alu/out1_carry__1/O[3]
                         net (fo=1, routed)           0.424     8.660    betaCPU/game_alu/out1_carry__1_n_4
    SLICE_X52Y77         LUT4 (Prop_lut4_I2_O)        0.306     8.966 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_6/O
                         net (fo=1, routed)           0.452     9.418    betaCPU/game_alu/io_led_OBUF[21]_inst_i_6_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I2_O)        0.124     9.542 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_3/O
                         net (fo=3, routed)           0.800    10.342    betaCPU/game_alu/io_led_OBUF[21]_inst_i_3_n_0
    SLICE_X52Y75         LUT3 (Prop_lut3_I0_O)        0.124    10.466 f  betaCPU/game_alu/i__carry__0_i_10/O
                         net (fo=2, routed)           0.777    11.244    betaCPU/control_unit/i__carry__0_i_8
    SLICE_X52Y72         LUT6 (Prop_lut6_I3_O)        0.124    11.368 r  betaCPU/control_unit/i__carry__0_i_6_comp/O
                         net (fo=26, routed)          0.492    11.859    reset_cond/M_word_index_q[8]_i_3
    SLICE_X52Y68         LUT2 (Prop_lut2_I1_O)        0.124    11.983 r  reset_cond/i__carry__0_i_8/O
                         net (fo=87, routed)          1.792    13.775    betaCPU/r/M_matrix1_letter_address_dff_q_reg[3]_1
    SLICE_X49Y72         LUT5 (Prop_lut5_I3_O)        0.124    13.899 r  betaCPU/r/i__carry_i_13__1_comp/O
                         net (fo=1, routed)           0.643    14.543    betaCPU/r/i__carry_i_13__1_n_0
    SLICE_X49Y72         LUT6 (Prop_lut6_I3_O)        0.124    14.667 r  betaCPU/r/i__carry_i_7__1_comp_1/O
                         net (fo=4, routed)           1.281    15.948    betaCPU/control_unit/M_num_correct_q_reg[2]_1
    SLICE_X50Y75         LUT5 (Prop_lut5_I3_O)        0.124    16.072 r  betaCPU/control_unit/i__carry_i_1__0/O
                         net (fo=9, routed)           0.616    16.688    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X51Y75         LUT6 (Prop_lut6_I5_O)        0.124    16.812 r  betaCPU/control_unit/out1_carry_i_7_comp/O
                         net (fo=1, routed)           0.000    16.812    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[2]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.164 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=6, routed)           1.180    18.344    betaCPU/control_unit/O[2]
    SLICE_X49Y68         LUT5 (Prop_lut5_I2_O)        0.306    18.650 r  betaCPU/control_unit/i__carry_i_27__0_replica_2/O
                         net (fo=1, routed)           0.666    19.316    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[36]_4_repN_2
    SLICE_X50Y68         LUT3 (Prop_lut3_I0_O)        0.124    19.440 f  betaCPU/control_unit/i__carry__0_i_7_comp/O
                         net (fo=1, routed)           0.904    20.344    betaCPU/r/FSM_onehot_M_game_fsm_q_reg[36]_7_repN_alias
    SLICE_X49Y74         LUT6 (Prop_lut6_I5_O)        0.124    20.468 f  betaCPU/r/i__carry_i_6__1_comp_1/O
                         net (fo=3, routed)           1.039    21.507    betaCPU/r/i__carry_i_6__1_n_0
    SLICE_X51Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.631 f  betaCPU/r/io_led_OBUF[1]_inst_i_2/O
                         net (fo=6, routed)           0.167    21.798    betaCPU/control_unit/M_word_index_q_reg[5][0]
    SLICE_X51Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.922 r  betaCPU/control_unit/out1_carry_i_14/O
                         net (fo=2, routed)           0.434    22.356    betaCPU/control_unit/adder/p_0_out[1]
    SLICE_X51Y75         LUT3 (Prop_lut3_I1_O)        0.124    22.480 r  betaCPU/control_unit/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    22.480    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[1]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.060 f  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=4, routed)           0.711    23.770    betaCPU/control_unit/O[1]
    SLICE_X52Y74         LUT6 (Prop_lut6_I1_O)        0.302    24.072 f  betaCPU/control_unit/i__carry_i_32/O
                         net (fo=10, routed)          1.531    25.604    betaCPU/control_unit/i__carry_i_32_n_0
    SLICE_X53Y68         LUT5 (Prop_lut5_I2_O)        0.124    25.728 f  betaCPU/control_unit/i__carry_i_33/O
                         net (fo=8, routed)           1.350    27.078    betaCPU/control_unit/M_stage_q_reg[3]_6
    SLICE_X52Y72         LUT6 (Prop_lut6_I1_O)        0.124    27.202 f  betaCPU/control_unit/io_led_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.282    27.484    betaCPU/r/M_matrix4_letter_address_dff_q_reg[0]_1
    SLICE_X51Y72         LUT6 (Prop_lut6_I5_O)        0.124    27.608 r  betaCPU/r/io_led_OBUF[0]_inst_i_2/O
                         net (fo=13, routed)          2.002    29.610    betaCPU/r/M_g_q_reg[0]_0
    SLICE_X61Y82         LUT3 (Prop_lut3_I0_O)        0.124    29.734 r  betaCPU/r/io_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.216    31.950    io_led_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    35.496 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    35.496    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.387ns  (logic 7.756ns (31.803%)  route 16.631ns (68.197%))
  Logic Levels:           20  (CARRY4=2 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.541     5.125    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X52Y76         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.518     5.643 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/Q
                         net (fo=5, routed)           0.673     6.316    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[12]
    SLICE_X52Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.440 r  betaCPU/control_unit/out1_carry_i_15/O
                         net (fo=15, routed)          0.203     6.643    betaCPU/control_unit/out1_carry_i_15_n_0
    SLICE_X52Y76         LUT4 (Prop_lut4_I1_O)        0.124     6.767 r  betaCPU/control_unit/out1_carry_i_5/O
                         net (fo=36, routed)          0.706     7.473    betaCPU/control_unit/M_stage_q_reg[3]_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I0_O)        0.124     7.597 r  betaCPU/control_unit/out1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.597    betaCPU/game_alu/M_word_index_q_reg[10]_0[1]
    SLICE_X51Y77         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.237 r  betaCPU/game_alu/out1_carry__1/O[3]
                         net (fo=1, routed)           0.424     8.660    betaCPU/game_alu/out1_carry__1_n_4
    SLICE_X52Y77         LUT4 (Prop_lut4_I2_O)        0.306     8.966 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_6/O
                         net (fo=1, routed)           0.452     9.418    betaCPU/game_alu/io_led_OBUF[21]_inst_i_6_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I2_O)        0.124     9.542 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_3/O
                         net (fo=3, routed)           0.800    10.342    betaCPU/game_alu/io_led_OBUF[21]_inst_i_3_n_0
    SLICE_X52Y75         LUT3 (Prop_lut3_I0_O)        0.124    10.466 f  betaCPU/game_alu/i__carry__0_i_10/O
                         net (fo=2, routed)           0.777    11.244    betaCPU/control_unit/i__carry__0_i_8
    SLICE_X52Y72         LUT6 (Prop_lut6_I3_O)        0.124    11.368 r  betaCPU/control_unit/i__carry__0_i_6_comp/O
                         net (fo=26, routed)          0.492    11.859    reset_cond/M_word_index_q[8]_i_3
    SLICE_X52Y68         LUT2 (Prop_lut2_I1_O)        0.124    11.983 r  reset_cond/i__carry__0_i_8/O
                         net (fo=87, routed)          1.792    13.775    betaCPU/r/M_matrix1_letter_address_dff_q_reg[3]_1
    SLICE_X49Y72         LUT5 (Prop_lut5_I3_O)        0.124    13.899 r  betaCPU/r/i__carry_i_13__1_comp/O
                         net (fo=1, routed)           0.643    14.543    betaCPU/r/i__carry_i_13__1_n_0
    SLICE_X49Y72         LUT6 (Prop_lut6_I3_O)        0.124    14.667 r  betaCPU/r/i__carry_i_7__1_comp_1/O
                         net (fo=4, routed)           1.281    15.948    betaCPU/control_unit/M_num_correct_q_reg[2]_1
    SLICE_X50Y75         LUT5 (Prop_lut5_I3_O)        0.124    16.072 r  betaCPU/control_unit/i__carry_i_1__0/O
                         net (fo=9, routed)           0.616    16.688    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X51Y75         LUT6 (Prop_lut6_I5_O)        0.124    16.812 r  betaCPU/control_unit/out1_carry_i_7_comp/O
                         net (fo=1, routed)           0.000    16.812    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[2]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.164 f  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=6, routed)           1.180    18.344    betaCPU/control_unit/O[2]
    SLICE_X49Y68         LUT5 (Prop_lut5_I2_O)        0.306    18.650 f  betaCPU/control_unit/i__carry_i_27__0_replica_2/O
                         net (fo=1, routed)           0.666    19.316    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[36]_4_repN_2
    SLICE_X50Y68         LUT3 (Prop_lut3_I0_O)        0.124    19.440 r  betaCPU/control_unit/i__carry__0_i_7_comp/O
                         net (fo=1, routed)           0.904    20.344    betaCPU/r/FSM_onehot_M_game_fsm_q_reg[36]_7_repN_alias
    SLICE_X49Y74         LUT6 (Prop_lut6_I5_O)        0.124    20.468 r  betaCPU/r/i__carry_i_6__1_comp_1/O
                         net (fo=3, routed)           1.039    21.507    betaCPU/r/i__carry_i_6__1_n_0
    SLICE_X51Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.631 r  betaCPU/r/io_led_OBUF[1]_inst_i_2/O
                         net (fo=6, routed)           1.891    23.523    betaCPU/r/M_temp_coloured_letter_q_reg[5]_1[0]
    SLICE_X61Y82         LUT3 (Prop_lut3_I0_O)        0.150    23.673 r  betaCPU/r/io_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.092    25.764    io_led_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         3.748    29.512 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    29.512    io_led[1]
    B5                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.103ns  (logic 6.379ns (35.236%)  route 11.724ns (64.764%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.541     5.125    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X52Y76         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.518     5.643 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[12]/Q
                         net (fo=5, routed)           0.673     6.316    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[12]
    SLICE_X52Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.440 r  betaCPU/control_unit/out1_carry_i_15/O
                         net (fo=15, routed)          0.203     6.643    betaCPU/control_unit/out1_carry_i_15_n_0
    SLICE_X52Y76         LUT4 (Prop_lut4_I1_O)        0.124     6.767 r  betaCPU/control_unit/out1_carry_i_5/O
                         net (fo=36, routed)          0.706     7.473    betaCPU/control_unit/M_stage_q_reg[3]_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I0_O)        0.124     7.597 r  betaCPU/control_unit/out1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.597    betaCPU/game_alu/M_word_index_q_reg[10]_0[1]
    SLICE_X51Y77         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.237 r  betaCPU/game_alu/out1_carry__1/O[3]
                         net (fo=1, routed)           0.424     8.660    betaCPU/game_alu/out1_carry__1_n_4
    SLICE_X52Y77         LUT4 (Prop_lut4_I2_O)        0.306     8.966 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_6/O
                         net (fo=1, routed)           0.452     9.418    betaCPU/game_alu/io_led_OBUF[21]_inst_i_6_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I2_O)        0.124     9.542 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_3/O
                         net (fo=3, routed)           0.800    10.342    betaCPU/game_alu/io_led_OBUF[21]_inst_i_3_n_0
    SLICE_X52Y75         LUT3 (Prop_lut3_I0_O)        0.124    10.466 f  betaCPU/game_alu/i__carry__0_i_10/O
                         net (fo=2, routed)           0.777    11.244    betaCPU/control_unit/i__carry__0_i_8
    SLICE_X52Y72         LUT6 (Prop_lut6_I3_O)        0.124    11.368 r  betaCPU/control_unit/i__carry__0_i_6_comp/O
                         net (fo=26, routed)          0.492    11.859    reset_cond/M_word_index_q[8]_i_3
    SLICE_X52Y68         LUT2 (Prop_lut2_I1_O)        0.124    11.983 r  reset_cond/i__carry__0_i_8/O
                         net (fo=87, routed)          1.792    13.775    betaCPU/r/M_matrix1_letter_address_dff_q_reg[3]_1
    SLICE_X49Y72         LUT5 (Prop_lut5_I3_O)        0.124    13.899 r  betaCPU/r/i__carry_i_13__1_comp/O
                         net (fo=1, routed)           0.643    14.543    betaCPU/r/i__carry_i_13__1_n_0
    SLICE_X49Y72         LUT6 (Prop_lut6_I3_O)        0.124    14.667 r  betaCPU/r/i__carry_i_7__1_comp_1/O
                         net (fo=4, routed)           1.281    15.948    betaCPU/control_unit/M_num_correct_q_reg[2]_1
    SLICE_X50Y75         LUT5 (Prop_lut5_I3_O)        0.124    16.072 r  betaCPU/control_unit/i__carry_i_1__0/O
                         net (fo=9, routed)           1.204    17.276    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X61Y77         LUT3 (Prop_lut3_I0_O)        0.124    17.400 r  betaCPU/control_unit/io_led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.277    19.677    io_led_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.551    23.228 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    23.228    io_led[2]
    A5                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/bottom_matrix_control/M_matrix3_letter_address_dff_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outmatrix3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.645ns  (logic 5.508ns (43.556%)  route 7.137ns (56.444%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.535     5.119    betaCPU/bottom_matrix_control/clk_IBUF_BUFG
    SLICE_X47Y74         FDRE                                         r  betaCPU/bottom_matrix_control/M_matrix3_letter_address_dff_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  betaCPU/bottom_matrix_control/M_matrix3_letter_address_dff_q_reg[3]/Q
                         net (fo=13, routed)          2.190     7.765    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_matrix3_letter_address[3]
    SLICE_X64Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.889 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/outmatrix3_OBUF_inst_i_19/O
                         net (fo=1, routed)           0.000     7.889    betaCPU/bottom_matrix_control/matrix3/matrix_writer/outmatrix3_OBUF_inst_i_19_n_0
    SLICE_X64Y76         MUXF7 (Prop_muxf7_I0_O)      0.241     8.130 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/outmatrix3_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.595     8.725    betaCPU/bottom_matrix_control/matrix3/matrix_writer/outmatrix3_OBUF_inst_i_9_n_0
    SLICE_X64Y75         LUT6 (Prop_lut6_I5_O)        0.298     9.023 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/outmatrix3_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.000     9.023    betaCPU/bottom_matrix_control/matrix3/matrix_writer/outmatrix3_OBUF_inst_i_4_n_0
    SLICE_X64Y75         MUXF7 (Prop_muxf7_I0_O)      0.209     9.232 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/outmatrix3_OBUF_inst_i_3/O
                         net (fo=1, routed)           1.118    10.349    betaCPU/bottom_matrix_control/matrix3/matrix_writer/outmatrix3_OBUF_inst_i_3_n_0
    SLICE_X64Y70         LUT5 (Prop_lut5_I0_O)        0.323    10.672 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/outmatrix3_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.800    11.472    betaCPU/bottom_matrix_control/matrix3/matrix_writer/outmatrix3_OBUF_inst_i_2_n_0
    SLICE_X64Y68         LUT6 (Prop_lut6_I0_O)        0.328    11.800 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/outmatrix3_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.435    14.235    outmatrix3_OBUF
    D6                   OBUF (Prop_obuf_I_O)         3.529    17.764 r  outmatrix3_OBUF_inst/O
                         net (fo=0)                   0.000    17.764    outmatrix3
    D6                                                                r  outmatrix3 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_state_q_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outmatrix2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.043ns  (logic 1.451ns (71.016%)  route 0.592ns (28.984%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.585     1.529    betaCPU/bottom_matrix_control/matrix2/matrix_writer/clk_IBUF_BUFG
    SLICE_X60Y68         FDSE                                         r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_state_q_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDSE (Prop_fdse_C_Q)         0.164     1.693 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_state_q_reg_inv/Q
                         net (fo=12, routed)          0.175     1.868    betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_state_d
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.045     1.913 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/outmatrix2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.417     2.330    outmatrix2_OBUF
    E5                   OBUF (Prop_obuf_I_O)         1.242     3.572 r  outmatrix2_OBUF_inst/O
                         net (fo=0)                   0.000     3.572    outmatrix2
    E5                                                                r  outmatrix2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_state_q_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outmatrix1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.191ns  (logic 1.427ns (65.136%)  route 0.764ns (34.864%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.558     1.502    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X57Y69         FDSE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_state_q_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDSE (Prop_fdse_C_Q)         0.141     1.643 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_state_q_reg_inv/Q
                         net (fo=12, routed)          0.152     1.795    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_state_d
    SLICE_X56Y68         LUT6 (Prop_lut6_I5_O)        0.045     1.840 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/outmatrix1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.611     2.452    outmatrix1_OBUF
    F5                   OBUF (Prop_obuf_I_O)         1.241     3.693 r  outmatrix1_OBUF_inst/O
                         net (fo=0)                   0.000     3.693    outmatrix1
    F5                                                                r  outmatrix1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outmatrix4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.242ns  (logic 1.453ns (64.797%)  route 0.789ns (35.203%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.584     1.528    betaCPU/bottom_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X61Y69         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.128     1.656 f  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.115     1.770    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q[6]
    SLICE_X61Y69         LUT6 (Prop_lut6_I2_O)        0.098     1.868 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/outmatrix4_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.675     2.543    outmatrix4_OBUF
    D5                   OBUF (Prop_obuf_I_O)         1.227     3.770 r  outmatrix4_OBUF_inst/O
                         net (fo=0)                   0.000     3.770    outmatrix4
    D5                                                                r  outmatrix4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outmatrix3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.263ns  (logic 1.415ns (62.554%)  route 0.847ns (37.446%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.586     1.530    betaCPU/bottom_matrix_control/matrix3/matrix_writer/clk_IBUF_BUFG
    SLICE_X65Y68         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.141     1.671 f  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[4]/Q
                         net (fo=4, routed)           0.172     1.843    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q[4]
    SLICE_X64Y68         LUT6 (Prop_lut6_I4_O)        0.045     1.888 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/outmatrix3_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.675     2.563    outmatrix3_OBUF
    D6                   OBUF (Prop_obuf_I_O)         1.229     3.793 r  outmatrix3_OBUF_inst/O
                         net (fo=0)                   0.000     3.793    outmatrix3
    D6                                                                r  outmatrix3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.507ns  (logic 1.413ns (56.354%)  route 1.094ns (43.646%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.552     1.496    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X53Y76         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[23]/Q
                         net (fo=16, routed)          0.637     2.274    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[23]
    SLICE_X63Y72         LUT3 (Prop_lut3_I0_O)        0.045     2.319 r  betaCPU/control_unit/io_led_OBUF[17]_inst_i_1/O
                         net (fo=1, routed)           0.457     2.776    io_led_OBUF[17]
    G1                   OBUF (Prop_obuf_I_O)         1.227     4.002 r  io_led_OBUF[17]_inst/O
                         net (fo=0)                   0.000     4.002    io_led[17]
    G1                                                                r  io_led[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.539ns  (logic 1.412ns (55.593%)  route 1.128ns (44.407%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.552     1.496    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X53Y76         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[23]/Q
                         net (fo=16, routed)          0.715     2.352    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[23]
    SLICE_X63Y72         LUT4 (Prop_lut4_I1_O)        0.045     2.397 r  betaCPU/control_unit/io_led_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           0.413     2.809    io_led_OBUF[16]
    G2                   OBUF (Prop_obuf_I_O)         1.226     4.035 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000     4.035    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.629ns  (logic 1.480ns (56.305%)  route 1.149ns (43.695%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.552     1.496    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X53Y76         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[23]/Q
                         net (fo=16, routed)          0.637     2.274    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[23]
    SLICE_X63Y72         LUT4 (Prop_lut4_I0_O)        0.049     2.323 r  betaCPU/control_unit/io_led_OBUF[21]_inst_i_1/O
                         net (fo=2, routed)           0.511     2.834    io_led_OBUF[19]
    H1                   OBUF (Prop_obuf_I_O)         1.290     4.125 r  io_led_OBUF[19]_inst/O
                         net (fo=0)                   0.000     4.125    io_led[19]
    H1                                                                r  io_led[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.653ns  (logic 1.437ns (54.192%)  route 1.215ns (45.808%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.554     1.498    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X55Y72         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[10]/Q
                         net (fo=9, routed)           0.624     2.263    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[10]_0
    SLICE_X61Y77         LUT3 (Prop_lut3_I1_O)        0.045     2.308 r  betaCPU/control_unit/io_led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.591     2.899    io_led_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         1.251     4.150 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.150    io_led[2]
    A5                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.688ns  (logic 1.471ns (54.729%)  route 1.217ns (45.271%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.552     1.496    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X53Y76         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[23]/Q
                         net (fo=16, routed)          0.715     2.352    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[23]
    SLICE_X63Y72         LUT4 (Prop_lut4_I1_O)        0.043     2.395 r  betaCPU/control_unit/io_led_OBUF[18]_inst_i_1/O
                         net (fo=1, routed)           0.502     2.897    io_led_OBUF[18]
    H2                   OBUF (Prop_obuf_I_O)         1.287     4.184 r  io_led_OBUF[18]_inst/O
                         net (fo=0)                   0.000     4.184    io_led[18]
    H2                                                                r  io_led[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.771ns  (logic 1.437ns (51.861%)  route 1.334ns (48.139%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.554     1.498    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X55Y72         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[10]/Q
                         net (fo=9, routed)           0.815     2.454    betaCPU/r/io_led[4]
    SLICE_X61Y77         LUT3 (Prop_lut3_I1_O)        0.045     2.499 r  betaCPU/r/io_led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.519     3.018    io_led_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         1.251     4.269 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.269    io_led[4]
    B4                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.291ns  (logic 1.634ns (22.409%)  route 5.657ns (77.591%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.487     5.997    reset_cond/rst_n_IBUF
    SLICE_X48Y69         LUT1 (Prop_lut1_I0_O)        0.124     6.121 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.170     7.291    reset_cond/M_reset_cond_in
    SLICE_X55Y81         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.432     4.836    reset_cond/CLK
    SLICE_X55Y81         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.291ns  (logic 1.634ns (22.409%)  route 5.657ns (77.591%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.487     5.997    reset_cond/rst_n_IBUF
    SLICE_X48Y69         LUT1 (Prop_lut1_I0_O)        0.124     6.121 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.170     7.291    reset_cond/M_reset_cond_in
    SLICE_X55Y81         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.432     4.836    reset_cond/CLK
    SLICE_X55Y81         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.291ns  (logic 1.634ns (22.409%)  route 5.657ns (77.591%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.487     5.997    reset_cond/rst_n_IBUF
    SLICE_X48Y69         LUT1 (Prop_lut1_I0_O)        0.124     6.121 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.170     7.291    reset_cond/M_reset_cond_in
    SLICE_X55Y81         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.432     4.836    reset_cond/CLK
    SLICE_X55Y81         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.083ns  (logic 1.634ns (23.067%)  route 5.449ns (76.933%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.487     5.997    reset_cond/rst_n_IBUF
    SLICE_X48Y69         LUT1 (Prop_lut1_I0_O)        0.124     6.121 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.962     7.083    reset_cond/M_reset_cond_in
    SLICE_X52Y77         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.428     4.832    reset_cond/CLK
    SLICE_X52Y77         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C

Slack:                    inf
  Source:                 clear_in
                            (input port)
  Destination:            button_panel_controller/clear_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.325ns  (logic 1.513ns (23.918%)  route 4.813ns (76.082%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  clear_in (IN)
                         net (fo=0)                   0.000     0.000    clear_in
    T5                   IBUF (Prop_ibuf_I_O)         1.513     1.513 r  clear_in_IBUF_inst/O
                         net (fo=1, routed)           4.813     6.325    button_panel_controller/clear_/button_cond/sync/D[0]
    SLICE_X56Y83         FDRE                                         r  button_panel_controller/clear_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.436     4.840    button_panel_controller/clear_/button_cond/sync/CLK
    SLICE_X56Y83         FDRE                                         r  button_panel_controller/clear_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 check_in
                            (input port)
  Destination:            button_panel_controller/check_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.592ns  (logic 1.529ns (27.342%)  route 4.063ns (72.658%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  check_in (IN)
                         net (fo=0)                   0.000     0.000    check_in
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 r  check_in_IBUF_inst/O
                         net (fo=1, routed)           4.063     5.592    button_panel_controller/check_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X56Y83         FDRE                                         r  button_panel_controller/check_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.436     4.840    button_panel_controller/check_/button_cond/sync/CLK
    SLICE_X56Y83         FDRE                                         r  button_panel_controller/check_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 a_in
                            (input port)
  Destination:            keyboard_controller/a_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.287ns  (logic 1.501ns (45.654%)  route 1.786ns (54.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  a_in (IN)
                         net (fo=0)                   0.000     0.000    a_in
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  a_in_IBUF_inst/O
                         net (fo=1, routed)           1.786     3.287    keyboard_controller/a_/button_cond/sync/D[0]
    SLICE_X57Y71         FDRE                                         r  keyboard_controller/a_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.431     4.835    keyboard_controller/a_/button_cond/sync/CLK
    SLICE_X57Y71         FDRE                                         r  keyboard_controller/a_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 r_in
                            (input port)
  Destination:            keyboard_controller/r_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.783ns  (logic 1.502ns (53.977%)  route 1.281ns (46.023%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  r_in (IN)
                         net (fo=0)                   0.000     0.000    r_in
    B7                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  r_in_IBUF_inst/O
                         net (fo=1, routed)           1.281     2.783    keyboard_controller/r_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X62Y88         FDRE                                         r  keyboard_controller/r_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.506     4.910    keyboard_controller/r_/button_cond/sync/CLK
    SLICE_X62Y88         FDRE                                         r  keyboard_controller/r_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 e_in
                            (input port)
  Destination:            keyboard_controller/e_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.558ns  (logic 1.489ns (58.207%)  route 1.069ns (41.793%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  e_in (IN)
                         net (fo=0)                   0.000     0.000    e_in
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  e_in_IBUF_inst/O
                         net (fo=1, routed)           1.069     2.558    keyboard_controller/e_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X62Y88         FDRE                                         r  keyboard_controller/e_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.506     4.910    keyboard_controller/e_/button_cond/sync/CLK
    SLICE_X62Y88         FDRE                                         r  keyboard_controller/e_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 b_in
                            (input port)
  Destination:            keyboard_controller/b_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.397ns  (logic 1.492ns (62.240%)  route 0.905ns (37.760%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  b_in (IN)
                         net (fo=0)                   0.000     0.000    b_in
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  b_in_IBUF_inst/O
                         net (fo=1, routed)           0.905     2.397    keyboard_controller/b_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X63Y88         FDRE                                         r  keyboard_controller/b_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.506     4.910    keyboard_controller/b_/button_cond/sync/CLK
    SLICE_X63Y88         FDRE                                         r  keyboard_controller/b_/button_cond/sync/M_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b_in
                            (input port)
  Destination:            keyboard_controller/b_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.599ns  (logic 0.260ns (43.373%)  route 0.339ns (56.627%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  b_in (IN)
                         net (fo=0)                   0.000     0.000    b_in
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  b_in_IBUF_inst/O
                         net (fo=1, routed)           0.339     0.599    keyboard_controller/b_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X63Y88         FDRE                                         r  keyboard_controller/b_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.861     2.051    keyboard_controller/b_/button_cond/sync/CLK
    SLICE_X63Y88         FDRE                                         r  keyboard_controller/b_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 e_in
                            (input port)
  Destination:            keyboard_controller/e_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.674ns  (logic 0.257ns (38.095%)  route 0.417ns (61.905%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  e_in (IN)
                         net (fo=0)                   0.000     0.000    e_in
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  e_in_IBUF_inst/O
                         net (fo=1, routed)           0.417     0.674    keyboard_controller/e_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X62Y88         FDRE                                         r  keyboard_controller/e_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.861     2.051    keyboard_controller/e_/button_cond/sync/CLK
    SLICE_X62Y88         FDRE                                         r  keyboard_controller/e_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 r_in
                            (input port)
  Destination:            keyboard_controller/r_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.270ns (35.000%)  route 0.501ns (65.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  r_in (IN)
                         net (fo=0)                   0.000     0.000    r_in
    B7                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  r_in_IBUF_inst/O
                         net (fo=1, routed)           0.501     0.770    keyboard_controller/r_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X62Y88         FDRE                                         r  keyboard_controller/r_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.861     2.051    keyboard_controller/r_/button_cond/sync/CLK
    SLICE_X62Y88         FDRE                                         r  keyboard_controller/r_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 a_in
                            (input port)
  Destination:            keyboard_controller/a_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.040ns  (logic 0.268ns (25.810%)  route 0.771ns (74.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  a_in (IN)
                         net (fo=0)                   0.000     0.000    a_in
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  a_in_IBUF_inst/O
                         net (fo=1, routed)           0.771     1.040    keyboard_controller/a_/button_cond/sync/D[0]
    SLICE_X57Y71         FDRE                                         r  keyboard_controller/a_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.822     2.012    keyboard_controller/a_/button_cond/sync/CLK
    SLICE_X57Y71         FDRE                                         r  keyboard_controller/a_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 check_in
                            (input port)
  Destination:            button_panel_controller/check_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.120ns  (logic 0.296ns (13.983%)  route 1.823ns (86.017%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  check_in (IN)
                         net (fo=0)                   0.000     0.000    check_in
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  check_in_IBUF_inst/O
                         net (fo=1, routed)           1.823     2.120    button_panel_controller/check_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X56Y83         FDRE                                         r  button_panel_controller/check_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.827     2.017    button_panel_controller/check_/button_cond/sync/CLK
    SLICE_X56Y83         FDRE                                         r  button_panel_controller/check_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 clear_in
                            (input port)
  Destination:            button_panel_controller/clear_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.485ns  (logic 0.280ns (11.285%)  route 2.205ns (88.715%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  clear_in (IN)
                         net (fo=0)                   0.000     0.000    clear_in
    T5                   IBUF (Prop_ibuf_I_O)         0.280     0.280 r  clear_in_IBUF_inst/O
                         net (fo=1, routed)           2.205     2.485    button_panel_controller/clear_/button_cond/sync/D[0]
    SLICE_X56Y83         FDRE                                         r  button_panel_controller/clear_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.827     2.017    button_panel_controller/clear_/button_cond/sync/CLK
    SLICE_X56Y83         FDRE                                         r  button_panel_controller/clear_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.843ns  (logic 0.322ns (11.342%)  route 2.520ns (88.658%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.014     2.291    reset_cond/rst_n_IBUF
    SLICE_X48Y69         LUT1 (Prop_lut1_I0_O)        0.045     2.336 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.506     2.843    reset_cond/M_reset_cond_in
    SLICE_X52Y77         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.821     2.011    reset_cond/CLK
    SLICE_X52Y77         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.938ns  (logic 0.322ns (10.975%)  route 2.615ns (89.025%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.014     2.291    reset_cond/rst_n_IBUF
    SLICE_X48Y69         LUT1 (Prop_lut1_I0_O)        0.045     2.336 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.601     2.938    reset_cond/M_reset_cond_in
    SLICE_X55Y81         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.825     2.015    reset_cond/CLK
    SLICE_X55Y81         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.938ns  (logic 0.322ns (10.975%)  route 2.615ns (89.025%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.014     2.291    reset_cond/rst_n_IBUF
    SLICE_X48Y69         LUT1 (Prop_lut1_I0_O)        0.045     2.336 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.601     2.938    reset_cond/M_reset_cond_in
    SLICE_X55Y81         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.825     2.015    reset_cond/CLK
    SLICE_X55Y81         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.938ns  (logic 0.322ns (10.975%)  route 2.615ns (89.025%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.014     2.291    reset_cond/rst_n_IBUF
    SLICE_X48Y69         LUT1 (Prop_lut1_I0_O)        0.045     2.336 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.601     2.938    reset_cond/M_reset_cond_in
    SLICE_X55Y81         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.825     2.015    reset_cond/CLK
    SLICE_X55Y81         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C





