0.6
2018.3
Mar 26 2019
04:21:55
/home/whwong/Codes/xilinx/vivado/zynq_motor_basic_test.xpr/zynq_motor_ctrl/zynq_motor_ctrl.sim/sim_1/synth/func/xsim/cpu_wrapper_func_synth.v,1588126403,verilog,,,,cpu;cpu_auto_pc_0;cpu_auto_pc_0__axi_protocol_converter_v2_1_18_axi_protocol_converter;cpu_auto_pc_0__axi_protocol_converter_v2_1_18_b2s;cpu_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_ar_channel;cpu_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_aw_channel;cpu_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_b_channel;cpu_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_cmd_translator;cpu_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_cmd_translator_1;cpu_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_incr_cmd;cpu_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_incr_cmd_2;cpu_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_r_channel;cpu_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm;cpu_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_simple_fifo;cpu_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0;cpu_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1;cpu_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2;cpu_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm;cpu_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_wrap_cmd;cpu_auto_pc_0__axi_protocol_converter_v2_1_18_b2s_wrap_cmd_3;cpu_auto_pc_0__axi_register_slice_v2_1_18_axi_register_slice;cpu_auto_pc_0__axi_register_slice_v2_1_18_axic_register_slice;cpu_auto_pc_0__axi_register_slice_v2_1_18_axic_register_slice_0;cpu_auto_pc_0__axi_register_slice_v2_1_18_axic_register_slice__parameterized1;cpu_auto_pc_0__axi_register_slice_v2_1_18_axic_register_slice__parameterized2;cpu_axi_gpio_0_0;cpu_axi_gpio_0_0_GPIO_Core;cpu_axi_gpio_0_0_address_decoder;cpu_axi_gpio_0_0_axi_gpio;cpu_axi_gpio_0_0_axi_lite_ipif;cpu_axi_gpio_0_0_cdc_sync;cpu_axi_gpio_0_0_cdc_sync_0;cpu_axi_gpio_0_0_pselect_f;cpu_axi_gpio_0_0_pselect_f__parameterized1;cpu_axi_gpio_0_0_slave_attachment;cpu_axi_gpio_1_0;cpu_axi_gpio_1_0__GPIO_Core;cpu_axi_gpio_1_0__address_decoder;cpu_axi_gpio_1_0__axi_gpio;cpu_axi_gpio_1_0__axi_lite_ipif;cpu_axi_gpio_1_0__cdc_sync;cpu_axi_gpio_1_0__cdc_sync_0;cpu_axi_gpio_1_0__pselect_f;cpu_axi_gpio_1_0__pselect_f__parameterized1;cpu_axi_gpio_1_0__slave_attachment;cpu_axi_gpio_1_1;cpu_axi_gpio_1_1__GPIO_Core;cpu_axi_gpio_1_1__address_decoder;cpu_axi_gpio_1_1__axi_gpio;cpu_axi_gpio_1_1__axi_lite_ipif;cpu_axi_gpio_1_1__cdc_sync;cpu_axi_gpio_1_1__cdc_sync_0;cpu_axi_gpio_1_1__pselect_f;cpu_axi_gpio_1_1__pselect_f__parameterized1;cpu_axi_gpio_1_1__slave_attachment;cpu_axi_gpio_2_0;cpu_axi_gpio_2_0__GPIO_Core;cpu_axi_gpio_2_0__address_decoder;cpu_axi_gpio_2_0__axi_gpio;cpu_axi_gpio_2_0__axi_lite_ipif;cpu_axi_gpio_2_0__cdc_sync;cpu_axi_gpio_2_0__cdc_sync_0;cpu_axi_gpio_2_0__pselect_f;cpu_axi_gpio_2_0__pselect_f__parameterized1;cpu_axi_gpio_2_0__slave_attachment;cpu_processing_system7_0_0;cpu_processing_system7_0_0_processing_system7_v5_5_processing_system7;cpu_ps7_0_axi_periph_0;cpu_rst_ps7_0_50M_0;cpu_rst_ps7_0_50M_0_cdc_sync;cpu_rst_ps7_0_50M_0_cdc_sync_0;cpu_rst_ps7_0_50M_0_lpf;cpu_rst_ps7_0_50M_0_proc_sys_reset;cpu_rst_ps7_0_50M_0_sequence_psr;cpu_rst_ps7_0_50M_0_upcnt_n;cpu_wrapper;cpu_xbar_0;cpu_xbar_0_axi_crossbar_v2_1_19_addr_arbiter_sasd;cpu_xbar_0_axi_crossbar_v2_1_19_axi_crossbar;cpu_xbar_0_axi_crossbar_v2_1_19_crossbar_sasd;cpu_xbar_0_axi_crossbar_v2_1_19_decerr_slave;cpu_xbar_0_axi_crossbar_v2_1_19_splitter;cpu_xbar_0_axi_crossbar_v2_1_19_splitter__parameterized0;cpu_xbar_0_axi_register_slice_v2_1_18_axic_register_slice;glbl;s00_couplers_imp_1TEZSSK,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../../zynq_motor_ctrl.srcs/sources_1/bd/cpu/ipshared/70cf/hdl;../../../../../zynq_motor_ctrl.srcs/sources_1/bd/cpu/ipshared/ec67/hdl;/opt/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
