#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Sep 21 22:28:00 2024
# Process ID: 10988
# Current directory: C:/Users/Diego/Desktop/Proyecto-1-SEP/proyecto/proyecto.runs/impl_1
# Command line: vivado.exe -log ParpadeoMorse.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ParpadeoMorse.tcl -notrace
# Log file: C:/Users/Diego/Desktop/Proyecto-1-SEP/proyecto/proyecto.runs/impl_1/ParpadeoMorse.vdi
# Journal file: C:/Users/Diego/Desktop/Proyecto-1-SEP/proyecto/proyecto.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source ParpadeoMorse.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/users/diego/desktop/proyecto-1-sep/proyecto/proyecto.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Programas/xilin/Vivado/2020.1/data/ip'.
Command: link_design -top ParpadeoMorse -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1060.637 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Diego/Desktop/Proyecto-1-SEP/proyecto/proyecto.srcs/constrs_1/imports/archivos_vivado/Zybo-Z7-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'switches[0]'. [C:/Users/Diego/Desktop/Proyecto-1-SEP/proyecto/proyecto.srcs/constrs_1/imports/archivos_vivado/Zybo-Z7-Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Diego/Desktop/Proyecto-1-SEP/proyecto/proyecto.srcs/constrs_1/imports/archivos_vivado/Zybo-Z7-Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[1]'. [C:/Users/Diego/Desktop/Proyecto-1-SEP/proyecto/proyecto.srcs/constrs_1/imports/archivos_vivado/Zybo-Z7-Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Diego/Desktop/Proyecto-1-SEP/proyecto/proyecto.srcs/constrs_1/imports/archivos_vivado/Zybo-Z7-Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[2]'. [C:/Users/Diego/Desktop/Proyecto-1-SEP/proyecto/proyecto.srcs/constrs_1/imports/archivos_vivado/Zybo-Z7-Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Diego/Desktop/Proyecto-1-SEP/proyecto/proyecto.srcs/constrs_1/imports/archivos_vivado/Zybo-Z7-Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[3]'. [C:/Users/Diego/Desktop/Proyecto-1-SEP/proyecto/proyecto.srcs/constrs_1/imports/archivos_vivado/Zybo-Z7-Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Diego/Desktop/Proyecto-1-SEP/proyecto/proyecto.srcs/constrs_1/imports/archivos_vivado/Zybo-Z7-Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button1'. [C:/Users/Diego/Desktop/Proyecto-1-SEP/proyecto/proyecto.srcs/constrs_1/imports/archivos_vivado/Zybo-Z7-Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Diego/Desktop/Proyecto-1-SEP/proyecto/proyecto.srcs/constrs_1/imports/archivos_vivado/Zybo-Z7-Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button2'. [C:/Users/Diego/Desktop/Proyecto-1-SEP/proyecto/proyecto.srcs/constrs_1/imports/archivos_vivado/Zybo-Z7-Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Diego/Desktop/Proyecto-1-SEP/proyecto/proyecto.srcs/constrs_1/imports/archivos_vivado/Zybo-Z7-Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'enable'. [C:/Users/Diego/Desktop/Proyecto-1-SEP/proyecto/proyecto.srcs/constrs_1/imports/archivos_vivado/Zybo-Z7-Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Diego/Desktop/Proyecto-1-SEP/proyecto/proyecto.srcs/constrs_1/imports/archivos_vivado/Zybo-Z7-Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Diego/Desktop/Proyecto-1-SEP/proyecto/proyecto.srcs/constrs_1/imports/archivos_vivado/Zybo-Z7-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1060.637 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 7 Warnings, 7 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1060.637 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.589 . Memory (MB): peak = 1060.637 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 255172ed2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1420.629 ; gain = 359.992

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 255172ed2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1625.484 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 255172ed2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1625.484 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2351bed27

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1625.484 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 2351bed27

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1625.484 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2351bed27

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1625.484 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2351bed27

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1625.484 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1625.484 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 22c098294

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1625.484 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 22c098294

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1625.484 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 22c098294

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1625.484 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1625.484 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 22c098294

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1625.484 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 7 Warnings, 7 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1625.484 ; gain = 564.848
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1625.484 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Diego/Desktop/Proyecto-1-SEP/proyecto/proyecto.runs/impl_1/ParpadeoMorse_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ParpadeoMorse_drc_opted.rpt -pb ParpadeoMorse_drc_opted.pb -rpx ParpadeoMorse_drc_opted.rpx
Command: report_drc -file ParpadeoMorse_drc_opted.rpt -pb ParpadeoMorse_drc_opted.pb -rpx ParpadeoMorse_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Diego/Desktop/Proyecto-1-SEP/proyecto/proyecto.runs/impl_1/ParpadeoMorse_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1625.484 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 16aa536d5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1625.484 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1625.484 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
ERROR: [Place 30-58] IO placement is infeasible. Number of unplaced terminals (46) is greater than number of available sites (0).
The following are banks with available pins: 
 IO Group: 0 with : SioStd: LVCMOS18   VCCO = 1.8 Termination: 0  TermDir:  Out  RangeId: 1 Drv: 12  has only 0 sites available on device, but needs 46 sites.
	Term: int_count[0]
	Term: int_count[1]
	Term: int_count[2]
	Term: int_count[3]
	Term: int_count[4]
	Term: int_count[5]
	Term: int_count[6]
	Term: int_count[7]
	Term: int_count[8]
	Term: int_count[9]
	Term: int_count[10]
	Term: int_count[11]
	Term: int_count[12]
	Term: int_count[13]
	Term: int_count[14]
	Term: int_count[15]
	Term: int_count[16]
	Term: int_count[17]
	Term: int_count[18]
	Term: int_count[19]
	Term: int_count[20]
	Term: int_count[21]
	Term: int_count[22]
	Term: int_count[23]
	Term: int_count[24]
	Term: int_count[25]
	Term: int_count[26]
	Term: int_count[27]
	Term: int_count[28]
	Term: int_count[29]
	Term: int_count[30]
	Term: int_count[31]
	Term: mask_out[0]
	Term: mask_out[1]
	Term: mask_out[2]
	Term: mask_out[3]
	Term: mask_out[4]
	Term: morse_out[0]
	Term: morse_out[1]
	Term: morse_out[2]
	Term: morse_out[3]
	Term: morse_out[4]
	Term: bit_idxxx[0]
	Term: bit_idxxx[1]
	Term: bit_idxxx[2]
	Term: bit_idxx


ERROR: [Place 30-58] IO placement is infeasible. Number of unplaced terminals (11) is greater than number of available sites (0).
The following are banks with available pins: 
 IO Group: 0 with : SioStd: LVCMOS18   VCCO = 1.8 Termination: 0  TermDir:  Out  RangeId: 1 Drv: 12  has only 0 sites available on device, but needs 46 sites.
	Term: int_count[0]
	Term: int_count[1]
	Term: int_count[2]
	Term: int_count[3]
	Term: int_count[4]
	Term: int_count[5]
	Term: int_count[6]
	Term: int_count[7]
	Term: int_count[8]
	Term: int_count[9]
	Term: int_count[10]
	Term: int_count[11]
	Term: int_count[12]
	Term: int_count[13]
	Term: int_count[14]
	Term: int_count[15]
	Term: int_count[16]
	Term: int_count[17]
	Term: int_count[18]
	Term: int_count[19]
	Term: int_count[20]
	Term: int_count[21]
	Term: int_count[22]
	Term: int_count[23]
	Term: int_count[24]
	Term: int_count[25]
	Term: int_count[26]
	Term: int_count[27]
	Term: int_count[28]
	Term: int_count[29]
	Term: int_count[30]
	Term: int_count[31]
	Term: mask_out[0]
	Term: mask_out[1]
	Term: mask_out[2]
	Term: mask_out[3]
	Term: mask_out[4]
	Term: morse_out[0]
	Term: morse_out[1]
	Term: morse_out[2]
	Term: morse_out[3]
	Term: morse_out[4]
	Term: bit_idxxx[0]
	Term: bit_idxxx[1]
	Term: bit_idxxx[2]
	Term: bit_idxx


 IO Group: 1 with : SioStd: LVCMOS18   VCCO = 1.8 Termination: 0  TermDir:  In   RangeId: 1  has only 0 sites available on device, but needs 11 sites.
	Term: mascara[0]
	Term: mascara[1]
	Term: mascara[2]
	Term: mascara[3]
	Term: mascara[4]
	Term: morse[0]
	Term: morse[1]
	Term: morse[2]
	Term: morse[3]
	Term: morse[4]
	Term: flag


ERROR: [Place 30-58] IO placement is infeasible. Number of unplaced terminals (57) is greater than number of available sites (0).
The following are banks with available pins: 
 IO Group: 0 with : SioStd: LVCMOS18   VCCO = 1.8 Termination: 0  TermDir:  Out  RangeId: 1 Drv: 12  has only 0 sites available on device, but needs 46 sites.
	Term: int_count[0]
	Term: int_count[1]
	Term: int_count[2]
	Term: int_count[3]
	Term: int_count[4]
	Term: int_count[5]
	Term: int_count[6]
	Term: int_count[7]
	Term: int_count[8]
	Term: int_count[9]
	Term: int_count[10]
	Term: int_count[11]
	Term: int_count[12]
	Term: int_count[13]
	Term: int_count[14]
	Term: int_count[15]
	Term: int_count[16]
	Term: int_count[17]
	Term: int_count[18]
	Term: int_count[19]
	Term: int_count[20]
	Term: int_count[21]
	Term: int_count[22]
	Term: int_count[23]
	Term: int_count[24]
	Term: int_count[25]
	Term: int_count[26]
	Term: int_count[27]
	Term: int_count[28]
	Term: int_count[29]
	Term: int_count[30]
	Term: int_count[31]
	Term: mask_out[0]
	Term: mask_out[1]
	Term: mask_out[2]
	Term: mask_out[3]
	Term: mask_out[4]
	Term: morse_out[0]
	Term: morse_out[1]
	Term: morse_out[2]
	Term: morse_out[3]
	Term: morse_out[4]
	Term: bit_idxxx[0]
	Term: bit_idxxx[1]
	Term: bit_idxxx[2]
	Term: bit_idxx


 IO Group: 1 with : SioStd: LVCMOS18   VCCO = 1.8 Termination: 0  TermDir:  In   RangeId: 1  has only 0 sites available on device, but needs 11 sites.
	Term: mascara[0]
	Term: mascara[1]
	Term: mascara[2]
	Term: mascara[3]
	Term: mascara[4]
	Term: morse[0]
	Term: morse[1]
	Term: morse[2]
	Term: morse[3]
	Term: morse[4]
	Term: flag


ERROR: [Place 30-374] IO placer failed to find a solution
Below is the partial placement that can be analyzed to see if any constraint modifications will make the IO placement problem easier to solve.

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|                                                                     IO Placement : Bank Stats                                                                           |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
| Id | Pins  | Terms |                               Standards                                |                IDelayCtrls               |  VREF  |  VCCO  |   VR   | DCI |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
|  0 |     0 |     0 |                                                                        |                                          |        |        |        |     |
| 13 |     0 |     0 |                                                                        |                                          |        |        |        |     |
| 34 |    50 |     1 | LVCMOS33(1)                                                            |                                          |        |  +3.30 |    YES |     |
| 35 |    50 |     2 | LVCMOS33(2)                                                            |                                          |        |  +3.30 |    YES |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
|    |   100 |     3 |                                                                        |                                          |        |        |        |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+

IO Placement:
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| BankId |             Terminal | Standard        | Site                 | Pin                  | Attributes           |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| 34     | rst                  | LVCMOS33        | IOB_X0Y36            | Y16                  |                      |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| 35     | clk                  | LVCMOS33        | IOB_X0Y76            | K17                  |                      |
|        | led                  | LVCMOS33        | IOB_X0Y54            | M14                  |                      |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+

INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 168c597e3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.222 . Memory (MB): peak = 1625.484 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 168c597e3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.222 . Memory (MB): peak = 1625.484 ; gain = 0.000
ERROR: [Place 30-99] Placer failed with error: 'IO Clock Placer failed'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
Ending Placer Task | Checksum: 168c597e3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.222 . Memory (MB): peak = 1625.484 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 7 Warnings, 7 Critical Warnings and 6 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Sat Sep 21 22:28:18 2024...
