{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 21:39:53 2013 " "Info: Processing started: Tue Dec 03 21:39:53 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU181.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ALU181.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU181-behav " "Info: Found design unit 1: ALU181-behav" {  } { { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU181 " "Info: Found entity 1: ALU181" {  } { { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/alu.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file rom.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Info: Found entity 1: rom" {  } { { "rom.bdf" "" { Schematic "C:/altera/90/quartus/cpu/rom.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "STEP4.vqm 1 1 " "Info: Found 1 design units, including 1 entities, in source file STEP4.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 STEP4 " "Info: Found entity 1: STEP4" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 27 14 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsplay.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file dsplay.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dsplay " "Info: Found entity 1: dsplay" {  } { { "dsplay.bdf" "" { Schematic "C:/altera/90/quartus/cpu/dsplay.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsp.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file dsp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dsp " "Info: Found entity 1: dsp" {  } { { "dsp.bdf" "" { Schematic "C:/altera/90/quartus/cpu/dsp.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_C.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file decoder_C.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_C " "Info: Found entity 1: decoder_C" {  } { { "decoder_C.bdf" "" { Schematic "C:/altera/90/quartus/cpu/decoder_C.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_B.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file decoder_B.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_B " "Info: Found entity 1: decoder_B" {  } { { "decoder_B.bdf" "" { Schematic "C:/altera/90/quartus/cpu/decoder_B.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_A.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file decoder_A.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_A " "Info: Found entity 1: decoder_A" {  } { { "decoder_A.bdf" "" { Schematic "C:/altera/90/quartus/cpu/decoder_A.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2_4.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file decoder2_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2_4 " "Info: Found entity 1: decoder2_4" {  } { { "decoder2_4.bdf" "" { Schematic "C:/altera/90/quartus/cpu/decoder2_4.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj041.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file prj041.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 prj041 " "Info: Found entity 1: prj041" {  } { { "prj041.bdf" "" { Schematic "C:/altera/90/quartus/cpu/prj041.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file address.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 address " "Info: Found entity 1: address" {  } { { "address.bdf" "" { Schematic "C:/altera/90/quartus/cpu/address.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file control.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "control.bdf" "" { Schematic "C:/altera/90/quartus/cpu/control.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.bdf" "" { Schematic "C:/altera/90/quartus/cpu/counter.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file data.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 data " "Info: Found entity 1: data" {  } { { "data.bdf" "" { Schematic "C:/altera/90/quartus/cpu/data.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_ar.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file pc_ar.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pc_ar " "Info: Found entity 1: pc_ar" {  } { { "pc_ar.bdf" "" { Schematic "C:/altera/90/quartus/cpu/pc_ar.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PCAR.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file PCAR.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PCAR " "Info: Found entity 1: PCAR" {  } { { "PCAR.bdf" "" { Schematic "C:/altera/90/quartus/cpu/PCAR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj03.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file prj03.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 prj03 " "Info: Found entity 1: prj03" {  } { { "prj03.bdf" "" { Schematic "C:/altera/90/quartus/cpu/prj03.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj04.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file prj04.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 prj04 " "Info: Found entity 1: prj04" {  } { { "prj04.bdf" "" { Schematic "C:/altera/90/quartus/cpu/prj04.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj05.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file prj05.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 prj05 " "Info: Found entity 1: prj05" {  } { { "prj05.bdf" "" { Schematic "C:/altera/90/quartus/cpu/prj05.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Info: Found entity 1: cpu" {  } { { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_latch0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_latch0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_latch0-SYN " "Info: Found design unit 1: lpm_latch0-SYN" {  } { { "lpm_latch0.vhd" "" { Text "C:/altera/90/quartus/cpu/lpm_latch0.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_latch0 " "Info: Found entity 1: lpm_latch0" {  } { { "lpm_latch0.vhd" "" { Text "C:/altera/90/quartus/cpu/lpm_latch0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ram_dq0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_ram_dq0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ram_dq0-SYN " "Info: Found design unit 1: lpm_ram_dq0-SYN" {  } { { "lpm_ram_dq0.vhd" "" { Text "C:/altera/90/quartus/cpu/lpm_ram_dq0.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq0 " "Info: Found entity 1: lpm_ram_dq0" {  } { { "lpm_ram_dq0.vhd" "" { Text "C:/altera/90/quartus/cpu/lpm_ram_dq0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Info: Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "C:/altera/90/quartus/cpu/lpm_counter0.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Info: Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "C:/altera/90/quartus/cpu/lpm_counter0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_latch1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_latch1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_latch1-SYN " "Info: Found design unit 1: lpm_latch1-SYN" {  } { { "lpm_latch1.vhd" "" { Text "C:/altera/90/quartus/cpu/lpm_latch1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_latch1 " "Info: Found entity 1: lpm_latch1" {  } { { "lpm_latch1.vhd" "" { Text "C:/altera/90/quartus/cpu/lpm_latch1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pccounter.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file pccounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pccounter " "Info: Found entity 1: pccounter" {  } { { "pccounter.bdf" "" { Schematic "C:/altera/90/quartus/cpu/pccounter.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_bustri0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_bustri0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_bustri0-SYN " "Info: Found design unit 1: lpm_bustri0-SYN" {  } { { "lpm_bustri0.vhd" "" { Text "C:/altera/90/quartus/cpu/lpm_bustri0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri0 " "Info: Found entity 1: lpm_bustri0" {  } { { "lpm_bustri0.vhd" "" { Text "C:/altera/90/quartus/cpu/lpm_bustri0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_bustri1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_bustri1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_bustri1-SYN " "Info: Found design unit 1: lpm_bustri1-SYN" {  } { { "lpm_bustri1.vhd" "" { Text "C:/altera/90/quartus/cpu/lpm_bustri1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri1 " "Info: Found entity 1: lpm_bustri1" {  } { { "lpm_bustri1.vhd" "" { Text "C:/altera/90/quartus/cpu/lpm_bustri1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter1-SYN " "Info: Found design unit 1: lpm_counter1-SYN" {  } { { "lpm_counter1.vhd" "" { Text "C:/altera/90/quartus/cpu/lpm_counter1.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter1 " "Info: Found entity 1: lpm_counter1" {  } { { "lpm_counter1.vhd" "" { Text "C:/altera/90/quartus/cpu/lpm_counter1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cnt3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cnt3 " "Info: Found entity 1: cnt3" {  } { { "cnt3.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cnt3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter2-SYN " "Info: Found design unit 1: lpm_counter2-SYN" {  } { { "lpm_counter2.vhd" "" { Text "C:/altera/90/quartus/cpu/lpm_counter2.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter2 " "Info: Found entity 1: lpm_counter2" {  } { { "lpm_counter2.vhd" "" { Text "C:/altera/90/quartus/cpu/lpm_counter2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt4.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cnt4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cnt4 " "Info: Found entity 1: cnt4" {  } { { "cnt4.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cnt4.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Info: Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2_4 decoder2_4:inst3 " "Info: Elaborating entity \"decoder2_4\" for hierarchy \"decoder2_4:inst3\"" {  } { { "cpu.bdf" "inst3" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 0 -176 -80 128 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74139M decoder2_4:inst3\|74139M:inst " "Info: Elaborating entity \"74139M\" for hierarchy \"decoder2_4:inst3\|74139M:inst\"" {  } { { "decoder2_4.bdf" "inst" { Schematic "C:/altera/90/quartus/cpu/decoder2_4.bdf" { { 88 256 360 184 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "decoder2_4:inst3\|74139M:inst " "Info: Elaborated megafunction instantiation \"decoder2_4:inst3\|74139M:inst\"" {  } { { "decoder2_4.bdf" "" { Schematic "C:/altera/90/quartus/cpu/decoder2_4.bdf" { { 88 256 360 184 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_rom0.vhd 2 1 " "Warning: Using design file lpm_rom0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom0-SYN " "Info: Found design unit 1: lpm_rom0-SYN" {  } { { "lpm_rom0.vhd" "" { Text "C:/altera/90/quartus/cpu/lpm_rom0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom0 " "Info: Found entity 1: lpm_rom0" {  } { { "lpm_rom0.vhd" "" { Text "C:/altera/90/quartus/cpu/lpm_rom0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom0 lpm_rom0:inst43 " "Info: Elaborating entity \"lpm_rom0\" for hierarchy \"lpm_rom0:inst43\"" {  } { { "cpu.bdf" "inst43" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 368 672 832 448 "inst43" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_rom0:inst43\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"lpm_rom0:inst43\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.vhd" "altsyncram_component" { Text "C:/altera/90/quartus/cpu/lpm_rom0.vhd" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_rom0:inst43\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"lpm_rom0:inst43\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.vhd" "" { Text "C:/altera/90/quartus/cpu/lpm_rom0.vhd" 83 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_rom0:inst43\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"lpm_rom0:inst43\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM_A.mif " "Info: Parameter \"init_file\" = \"ROM_A.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Info: Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Info: Parameter \"numwords_a\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Info: Parameter \"widthad_a\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Info: Parameter \"width_a\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_rom0.vhd" "" { Text "C:/altera/90/quartus/cpu/lpm_rom0.vhd" 83 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7j51.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7j51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7j51 " "Info: Found entity 1: altsyncram_7j51" {  } { { "db/altsyncram_7j51.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_7j51.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7j51 lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated " "Info: Elaborating entity \"altsyncram_7j51\" for hierarchy \"lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u272.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_u272.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u272 " "Info: Found entity 1: altsyncram_u272" {  } { { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u272 lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1 " "Info: Elaborating entity \"altsyncram_u272\" for hierarchy \"lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\"" {  } { { "db/altsyncram_7j51.tdf" "altsyncram1" { Text "C:/altera/90/quartus/cpu/db/altsyncram_7j51.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_7j51.tdf" "mgl_prim2" { Text "C:/altera/90/quartus/cpu/db/altsyncram_7j51.tdf" 35 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Elaborated megafunction instantiation \"lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_7j51.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_7j51.tdf" 35 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Instantiated megafunction \"lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 000000000000000000000000 " "Info: Parameter \"CVALUE\" = \"000000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Info: Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Info: Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380928768 " "Info: Parameter \"NODE_NAME\" = \"1380928768\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 64 " "Info: Parameter \"NUMWORDS\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Info: Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 24 " "Info: Parameter \"WIDTH_WORD\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 6 " "Info: Parameter \"WIDTHAD\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "db/altsyncram_7j51.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_7j51.tdf" 35 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Info: Elaborating entity \"sld_rom_sr\" for hierarchy \"lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "../libraries/megafunctions/sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 631 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STEP4 STEP4:inst10 " "Info: Elaborating entity \"STEP4\" for hierarchy \"STEP4:inst10\"" {  } { { "cpu.bdf" "inst10" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 152 -16 120 344 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address address:inst " "Info: Elaborating entity \"address\" for hierarchy \"address:inst\"" {  } { { "cpu.bdf" "inst" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 368 376 504 496 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:inst1 " "Info: Elaborating entity \"control\" for hierarchy \"control:inst1\"" {  } { { "cpu.bdf" "inst1" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 384 120 256 544 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU181 ALU181:inst17 " "Info: Elaborating entity \"ALU181\" for hierarchy \"ALU181:inst17\"" {  } { { "cpu.bdf" "inst17" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -440 1040 1184 -312 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S ALU181.vhd(18) " "Warning (10492): VHDL Process Statement warning at ALU181.vhd(18): signal \"S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FZ ALU181.vhd(16) " "Warning (10631): VHDL Process Statement warning at ALU181.vhd(16): inferring latch(es) for signal or variable \"FZ\", which holds its previous value in one or more paths through the process" {  } { { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FZ ALU181.vhd(16) " "Info (10041): Inferred latch for \"FZ\" at ALU181.vhd(16)" {  } { { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_latch1 lpm_latch1:inst22 " "Info: Elaborating entity \"lpm_latch1\" for hierarchy \"lpm_latch1:inst22\"" {  } { { "cpu.bdf" "inst22" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -424 736 896 -344 "inst22" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_latch lpm_latch1:inst22\|lpm_latch:lpm_latch_component " "Info: Elaborating entity \"lpm_latch\" for hierarchy \"lpm_latch1:inst22\|lpm_latch:lpm_latch_component\"" {  } { { "lpm_latch1.vhd" "lpm_latch_component" { Text "C:/altera/90/quartus/cpu/lpm_latch1.vhd" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_latch1:inst22\|lpm_latch:lpm_latch_component " "Info: Elaborated megafunction instantiation \"lpm_latch1:inst22\|lpm_latch:lpm_latch_component\"" {  } { { "lpm_latch1.vhd" "" { Text "C:/altera/90/quartus/cpu/lpm_latch1.vhd" 73 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_latch1:inst22\|lpm_latch:lpm_latch_component " "Info: Instantiated megafunction \"lpm_latch1:inst22\|lpm_latch:lpm_latch_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_LATCH " "Info: Parameter \"lpm_type\" = \"LPM_LATCH\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_latch1.vhd" "" { Text "C:/altera/90/quartus/cpu/lpm_latch1.vhd" 73 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_A decoder_A:inst7 " "Info: Elaborating entity \"decoder_A\" for hierarchy \"decoder_A:inst7\"" {  } { { "cpu.bdf" "inst7" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -80 1248 1344 80 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 decoder_A:inst7\|74138:inst " "Info: Elaborating entity \"74138\" for hierarchy \"decoder_A:inst7\|74138:inst\"" {  } { { "decoder_A.bdf" "inst" { Schematic "C:/altera/90/quartus/cpu/decoder_A.bdf" { { 64 256 376 224 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "decoder_A:inst7\|74138:inst " "Info: Elaborated megafunction instantiation \"decoder_A:inst7\|74138:inst\"" {  } { { "decoder_A.bdf" "" { Schematic "C:/altera/90/quartus/cpu/decoder_A.bdf" { { 64 256 376 224 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri1 lpm_bustri1:inst30 " "Info: Elaborating entity \"lpm_bustri1\" for hierarchy \"lpm_bustri1:inst30\"" {  } { { "cpu.bdf" "inst30" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -432 1240 1320 -392 "inst30" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri lpm_bustri1:inst30\|lpm_bustri:lpm_bustri_component " "Info: Elaborating entity \"lpm_bustri\" for hierarchy \"lpm_bustri1:inst30\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri1.vhd" "lpm_bustri_component" { Text "C:/altera/90/quartus/cpu/lpm_bustri1.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_bustri1:inst30\|lpm_bustri:lpm_bustri_component " "Info: Elaborated megafunction instantiation \"lpm_bustri1:inst30\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri1.vhd" "" { Text "C:/altera/90/quartus/cpu/lpm_bustri1.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_bustri1:inst30\|lpm_bustri:lpm_bustri_component " "Info: Instantiated megafunction \"lpm_bustri1:inst30\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_BUSTRI " "Info: Parameter \"lpm_type\" = \"LPM_BUSTRI\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_bustri1.vhd" "" { Text "C:/altera/90/quartus/cpu/lpm_bustri1.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_B decoder_B:inst8 " "Info: Elaborating entity \"decoder_B\" for hierarchy \"decoder_B:inst8\"" {  } { { "cpu.bdf" "inst8" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 104 1248 1344 264 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq0 lpm_ram_dq0:inst15 " "Info: Elaborating entity \"lpm_ram_dq0\" for hierarchy \"lpm_ram_dq0:inst15\"" {  } { { "cpu.bdf" "inst15" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -152 736 896 -40 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_ram_dq0:inst15\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"lpm_ram_dq0:inst15\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq0.vhd" "altsyncram_component" { Text "C:/altera/90/quartus/cpu/lpm_ram_dq0.vhd" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ram_dq0:inst15\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"lpm_ram_dq0:inst15\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq0.vhd" "" { Text "C:/altera/90/quartus/cpu/lpm_ram_dq0.vhd" 90 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ram_dq0:inst15\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"lpm_ram_dq0:inst15\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RAM_A.mif " "Info: Parameter \"init_file\" = \"RAM_A.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Info: Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_ram_dq0.vhd" "" { Text "C:/altera/90/quartus/cpu/lpm_ram_dq0.vhd" 90 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kpe1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_kpe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kpe1 " "Info: Found entity 1: altsyncram_kpe1" {  } { { "db/altsyncram_kpe1.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_kpe1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kpe1 lpm_ram_dq0:inst15\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated " "Info: Elaborating entity \"altsyncram_kpe1\" for hierarchy \"lpm_ram_dq0:inst15\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n7a2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_n7a2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n7a2 " "Info: Found entity 1: altsyncram_n7a2" {  } { { "db/altsyncram_n7a2.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_n7a2.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n7a2 lpm_ram_dq0:inst15\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|altsyncram_n7a2:altsyncram1 " "Info: Elaborating entity \"altsyncram_n7a2\" for hierarchy \"lpm_ram_dq0:inst15\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|altsyncram_n7a2:altsyncram1\"" {  } { { "db/altsyncram_kpe1.tdf" "altsyncram1" { Text "C:/altera/90/quartus/cpu/db/altsyncram_kpe1.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom lpm_ram_dq0:inst15\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"lpm_ram_dq0:inst15\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_kpe1.tdf" "mgl_prim2" { Text "C:/altera/90/quartus/cpu/db/altsyncram_kpe1.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ram_dq0:inst15\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Elaborated megafunction instantiation \"lpm_ram_dq0:inst15\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_kpe1.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_kpe1.tdf" 37 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ram_dq0:inst15\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Instantiated megafunction \"lpm_ram_dq0:inst15\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Info: Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Info: Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Info: Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380011264 " "Info: Parameter \"NODE_NAME\" = \"1380011264\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Info: Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Info: Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Info: Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Info: Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "db/altsyncram_kpe1.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_kpe1.tdf" 37 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr lpm_ram_dq0:inst15\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Info: Elaborating entity \"sld_rom_sr\" for hierarchy \"lpm_ram_dq0:inst15\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "../libraries/megafunctions/sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 631 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_latch0 lpm_latch0:inst12 " "Info: Elaborating entity \"lpm_latch0\" for hierarchy \"lpm_latch0:inst12\"" {  } { { "cpu.bdf" "inst12" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -8 736 896 96 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_latch lpm_latch0:inst12\|lpm_latch:lpm_latch_component " "Info: Elaborating entity \"lpm_latch\" for hierarchy \"lpm_latch0:inst12\|lpm_latch:lpm_latch_component\"" {  } { { "lpm_latch0.vhd" "lpm_latch_component" { Text "C:/altera/90/quartus/cpu/lpm_latch0.vhd" 75 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_latch0:inst12\|lpm_latch:lpm_latch_component " "Info: Elaborated megafunction instantiation \"lpm_latch0:inst12\|lpm_latch:lpm_latch_component\"" {  } { { "lpm_latch0.vhd" "" { Text "C:/altera/90/quartus/cpu/lpm_latch0.vhd" 75 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_latch0:inst12\|lpm_latch:lpm_latch_component " "Info: Instantiated megafunction \"lpm_latch0:inst12\|lpm_latch:lpm_latch_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_LATCH " "Info: Parameter \"lpm_type\" = \"LPM_LATCH\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_latch0.vhd" "" { Text "C:/altera/90/quartus/cpu/lpm_latch0.vhd" 75 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri0 lpm_bustri0:inst24 " "Info: Elaborating entity \"lpm_bustri0\" for hierarchy \"lpm_bustri0:inst24\"" {  } { { "cpu.bdf" "inst24" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -448 544 624 -408 "inst24" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data data:inst2 " "Info: Elaborating entity \"data\" for hierarchy \"data:inst2\"" {  } { { "cpu.bdf" "inst2" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -392 144 256 -200 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pccounter pccounter:inst23 " "Info: Elaborating entity \"pccounter\" for hierarchy \"pccounter:inst23\"" {  } { { "cpu.bdf" "inst23" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -424 344 480 -296 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 lpm_counter0:inst20 " "Info: Elaborating entity \"lpm_counter0\" for hierarchy \"lpm_counter0:inst20\"" {  } { { "cpu.bdf" "inst20" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -32 248 392 80 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter0:inst20\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter0:inst20\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.vhd" "lpm_counter_component" { Text "C:/altera/90/quartus/cpu/lpm_counter0.vhd" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter0:inst20\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"lpm_counter0:inst20\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.vhd" "" { Text "C:/altera/90/quartus/cpu/lpm_counter0.vhd" 79 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter0:inst20\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"lpm_counter0:inst20\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter0.vhd" "" { Text "C:/altera/90/quartus/cpu/lpm_counter0.vhd" 79 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pqi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_pqi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pqi " "Info: Found entity 1: cntr_pqi" {  } { { "db/cntr_pqi.tdf" "" { Text "C:/altera/90/quartus/cpu/db/cntr_pqi.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pqi lpm_counter0:inst20\|lpm_counter:lpm_counter_component\|cntr_pqi:auto_generated " "Info: Elaborating entity \"cntr_pqi\" for hierarchy \"lpm_counter0:inst20\|lpm_counter:lpm_counter_component\|cntr_pqi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_C decoder_C:inst9 " "Info: Elaborating entity \"decoder_C\" for hierarchy \"decoder_C:inst9\"" {  } { { "cpu.bdf" "inst9" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 288 1248 1344 448 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsplay dsplay:inst11 " "Info: Elaborating entity \"dsplay\" for hierarchy \"dsplay:inst11\"" {  } { { "cpu.bdf" "inst11" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -544 1592 1712 -192 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsp dsplay:inst11\|dsp:48 " "Info: Elaborating entity \"dsp\" for hierarchy \"dsplay:inst11\|dsp:48\"" {  } { { "dsplay.bdf" "48" { Schematic "C:/altera/90/quartus/cpu/dsplay.bdf" { { 272 376 600 368 "48" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX dsplay:inst11\|dsp:48\|LPM_MUX:131 " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"dsplay:inst11\|dsp:48\|LPM_MUX:131\"" {  } { { "dsp.bdf" "131" { Schematic "C:/altera/90/quartus/cpu/dsp.bdf" { { 192 640 752 288 "131" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "dsplay:inst11\|dsp:48\|LPM_MUX:131 " "Info: Elaborated megafunction instantiation \"dsplay:inst11\|dsp:48\|LPM_MUX:131\"" {  } { { "dsp.bdf" "" { Schematic "C:/altera/90/quartus/cpu/dsp.bdf" { { 192 640 752 288 "131" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsplay:inst11\|dsp:48\|LPM_MUX:131 " "Info: Instantiated megafunction \"dsplay:inst11\|dsp:48\|LPM_MUX:131\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "dsp.bdf" "" { Schematic "C:/altera/90/quartus/cpu/dsp.bdf" { { 192 640 752 288 "131" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bfc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_bfc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bfc " "Info: Found entity 1: mux_bfc" {  } { { "db/mux_bfc.tdf" "" { Text "C:/altera/90/quartus/cpu/db/mux_bfc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_bfc dsplay:inst11\|dsp:48\|LPM_MUX:131\|mux_bfc:auto_generated " "Info: Elaborating entity \"mux_bfc\" for hierarchy \"dsplay:inst11\|dsp:48\|LPM_MUX:131\|mux_bfc:auto_generated\"" {  } { { "LPM_MUX.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/LPM_MUX.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX dsplay:inst11\|dsp:48\|LPM_MUX:127 " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"dsplay:inst11\|dsp:48\|LPM_MUX:127\"" {  } { { "dsp.bdf" "127" { Schematic "C:/altera/90/quartus/cpu/dsp.bdf" { { 192 488 600 288 "127" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "dsplay:inst11\|dsp:48\|LPM_MUX:127 " "Info: Elaborated megafunction instantiation \"dsplay:inst11\|dsp:48\|LPM_MUX:127\"" {  } { { "dsp.bdf" "" { Schematic "C:/altera/90/quartus/cpu/dsp.bdf" { { 192 488 600 288 "127" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsplay:inst11\|dsp:48\|LPM_MUX:127 " "Info: Instantiated megafunction \"dsplay:inst11\|dsp:48\|LPM_MUX:127\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 17 " "Info: Parameter \"LPM_SIZE\" = \"17\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Info: Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "dsp.bdf" "" { Schematic "C:/altera/90/quartus/cpu/dsp.bdf" { { 192 488 600 288 "127" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4hc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_4hc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4hc " "Info: Found entity 1: mux_4hc" {  } { { "db/mux_4hc.tdf" "" { Text "C:/altera/90/quartus/cpu/db/mux_4hc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4hc dsplay:inst11\|dsp:48\|LPM_MUX:127\|mux_4hc:auto_generated " "Info: Elaborating entity \"mux_4hc\" for hierarchy \"dsplay:inst11\|dsp:48\|LPM_MUX:127\|mux_4hc:auto_generated\"" {  } { { "LPM_MUX.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/LPM_MUX.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt4 dsplay:inst11\|dsp:48\|cnt4:212 " "Info: Elaborating entity \"cnt4\" for hierarchy \"dsplay:inst11\|dsp:48\|cnt4:212\"" {  } { { "dsp.bdf" "212" { Schematic "C:/altera/90/quartus/cpu/dsp.bdf" { { 344 456 584 408 "212" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter2 dsplay:inst11\|dsp:48\|cnt4:212\|lpm_counter2:inst " "Info: Elaborating entity \"lpm_counter2\" for hierarchy \"dsplay:inst11\|dsp:48\|cnt4:212\|lpm_counter2:inst\"" {  } { { "cnt4.bdf" "inst" { Schematic "C:/altera/90/quartus/cpu/cnt4.bdf" { { 216 296 440 312 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter dsplay:inst11\|dsp:48\|cnt4:212\|lpm_counter2:inst\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"dsplay:inst11\|dsp:48\|cnt4:212\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter2.vhd" "lpm_counter_component" { Text "C:/altera/90/quartus/cpu/lpm_counter2.vhd" 75 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "dsplay:inst11\|dsp:48\|cnt4:212\|lpm_counter2:inst\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"dsplay:inst11\|dsp:48\|cnt4:212\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter2.vhd" "" { Text "C:/altera/90/quartus/cpu/lpm_counter2.vhd" 75 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsplay:inst11\|dsp:48\|cnt4:212\|lpm_counter2:inst\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"dsplay:inst11\|dsp:48\|cnt4:212\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Info: Parameter \"lpm_width\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter2.vhd" "" { Text "C:/altera/90/quartus/cpu/lpm_counter2.vhd" 75 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9rh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_9rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9rh " "Info: Found entity 1: cntr_9rh" {  } { { "db/cntr_9rh.tdf" "" { Text "C:/altera/90/quartus/cpu/db/cntr_9rh.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_9rh dsplay:inst11\|dsp:48\|cnt4:212\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_9rh:auto_generated " "Info: Elaborating entity \"cntr_9rh\" for hierarchy \"dsplay:inst11\|dsp:48\|cnt4:212\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_9rh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt3 dsplay:inst11\|dsp:48\|cnt3:216 " "Info: Elaborating entity \"cnt3\" for hierarchy \"dsplay:inst11\|dsp:48\|cnt3:216\"" {  } { { "dsp.bdf" "216" { Schematic "C:/altera/90/quartus/cpu/dsp.bdf" { { 424 560 688 488 "216" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter1 dsplay:inst11\|dsp:48\|cnt3:216\|lpm_counter1:inst " "Info: Elaborating entity \"lpm_counter1\" for hierarchy \"dsplay:inst11\|dsp:48\|cnt3:216\|lpm_counter1:inst\"" {  } { { "cnt3.bdf" "inst" { Schematic "C:/altera/90/quartus/cpu/cnt3.bdf" { { 176 320 464 288 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter dsplay:inst11\|dsp:48\|cnt3:216\|lpm_counter1:inst\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"dsplay:inst11\|dsp:48\|cnt3:216\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter1.vhd" "lpm_counter_component" { Text "C:/altera/90/quartus/cpu/lpm_counter1.vhd" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "dsplay:inst11\|dsp:48\|cnt3:216\|lpm_counter1:inst\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"dsplay:inst11\|dsp:48\|cnt3:216\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter1.vhd" "" { Text "C:/altera/90/quartus/cpu/lpm_counter1.vhd" 79 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsplay:inst11\|dsp:48\|cnt3:216\|lpm_counter1:inst\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"dsplay:inst11\|dsp:48\|cnt3:216\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Info: Parameter \"lpm_width\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter1.vhd" "" { Text "C:/altera/90/quartus/cpu/lpm_counter1.vhd" 79 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2ai.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_2ai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2ai " "Info: Found entity 1: cntr_2ai" {  } { { "db/cntr_2ai.tdf" "" { Text "C:/altera/90/quartus/cpu/db/cntr_2ai.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2ai dsplay:inst11\|dsp:48\|cnt3:216\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_2ai:auto_generated " "Info: Elaborating entity \"cntr_2ai\" for hierarchy \"dsplay:inst11\|dsp:48\|cnt3:216\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_2ai:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO_HDR" "" "Info: WYSIWYG I/O primitives converted to equivalent logic" { { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "STEP4:inst10\|T1 " "Info: WYSIWYG I/O primitive \"STEP4:inst10\|T1\" converted to equivalent logic" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 1168 14 0 } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 152 -16 120 344 "inst10" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "STEP4:inst10\|T3 " "Info: WYSIWYG I/O primitive \"STEP4:inst10\|T3\" converted to equivalent logic" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 1202 14 0 } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 152 -16 120 344 "inst10" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "STEP4:inst10\|T2 " "Info: WYSIWYG I/O primitive \"STEP4:inst10\|T2\" converted to equivalent logic" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 1185 14 0 } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 152 -16 120 344 "inst10" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "STEP4:inst10\|T4 " "Info: WYSIWYG I/O primitive \"STEP4:inst10\|T4\" converted to equivalent logic" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 1219 14 0 } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 152 -16 120 344 "inst10" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "STEP4:inst10\|RESET~I " "Info: WYSIWYG I/O primitive \"STEP4:inst10\|RESET~I\" converted to equivalent logic" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 484 17 0 } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 152 -16 120 344 "inst10" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1}  } {  } 0 0 "WYSIWYG I/O primitives converted to equivalent logic" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Warning: Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri0:inst25\|lpm_bustri:lpm_bustri_component\|dout\[6\] BUS\[6\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"lpm_bustri0:inst25\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"BUS\[6\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri0:inst25\|lpm_bustri:lpm_bustri_component\|dout\[4\] BUS\[4\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"lpm_bustri0:inst25\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"BUS\[4\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri0:inst25\|lpm_bustri:lpm_bustri_component\|dout\[3\] BUS\[3\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"lpm_bustri0:inst25\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"BUS\[3\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri0:inst25\|lpm_bustri:lpm_bustri_component\|dout\[1\] BUS\[1\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"lpm_bustri0:inst25\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"BUS\[1\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri0:inst25\|lpm_bustri:lpm_bustri_component\|dout\[2\] BUS\[2\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"lpm_bustri0:inst25\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"BUS\[2\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri0:inst25\|lpm_bustri:lpm_bustri_component\|dout\[0\] BUS\[0\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"lpm_bustri0:inst25\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"BUS\[0\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri0:inst25\|lpm_bustri:lpm_bustri_component\|dout\[7\] BUS\[7\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"lpm_bustri0:inst25\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"BUS\[7\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri0:inst25\|lpm_bustri:lpm_bustri_component\|dout\[5\] BUS\[5\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"lpm_bustri0:inst25\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"BUS\[5\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[6\] lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[6\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[4\] lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[4\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[3\] lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[3\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[1\] lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[1\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[2\] lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[2\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[0\] lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[0\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[7\] lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[7\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[5\] lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[5\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Latch pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Latch pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Latch pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Latch pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Latch pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Latch pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Latch pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Latch pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pccounter:inst23\|lpm_latch1:inst2\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Latch pccounter:inst23\|lpm_latch1:inst2\|lpm_latch:lpm_latch_component\|latches\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pccounter:inst23\|lpm_latch1:inst2\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Latch pccounter:inst23\|lpm_latch1:inst2\|lpm_latch:lpm_latch_component\|latches\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pccounter:inst23\|lpm_latch1:inst2\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Latch pccounter:inst23\|lpm_latch1:inst2\|lpm_latch:lpm_latch_component\|latches\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pccounter:inst23\|lpm_latch1:inst2\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Latch pccounter:inst23\|lpm_latch1:inst2\|lpm_latch:lpm_latch_component\|latches\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pccounter:inst23\|lpm_latch1:inst2\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Latch pccounter:inst23\|lpm_latch1:inst2\|lpm_latch:lpm_latch_component\|latches\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pccounter:inst23\|lpm_latch1:inst2\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Latch pccounter:inst23\|lpm_latch1:inst2\|lpm_latch:lpm_latch_component\|latches\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pccounter:inst23\|lpm_latch1:inst2\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Latch pccounter:inst23\|lpm_latch1:inst2\|lpm_latch:lpm_latch_component\|latches\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pccounter:inst23\|lpm_latch1:inst2\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Latch pccounter:inst23\|lpm_latch1:inst2\|lpm_latch:lpm_latch_component\|latches\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Latch pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Latch pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Latch pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Latch pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Latch pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Latch pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Latch pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Latch pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Latch lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 34 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Latch lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 34 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Latch lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 34 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Latch lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 34 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Latch lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 34 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Latch lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 34 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Latch lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 34 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Latch lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 34 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1142 " "Info: Implemented 1142 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Info: Implemented 19 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "114 " "Info: Implemented 114 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "976 " "Info: Implemented 976 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 85 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 85 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 21:40:11 2013 " "Info: Processing ended: Tue Dec 03 21:40:11 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Info: Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Info: Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 21:40:14 2013 " "Info: Processing started: Tue Dec 03 21:40:14 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cpu -c cpu " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "cpu EP1C6Q240C8 " "Info: Selected device EP1C6Q240C8 for design \"cpu\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C12Q240C8 " "Info: Device EP1C12Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 24 " "Info: Pin ~nCSO~ is reserved at location 24" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 37 " "Info: Pin ~ASDO~ is reserved at location 37" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "103 129 " "Warning: No exact pin location assignment(s) for 103 pins of 129 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[7\] " "Info: Pin BUS\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { BUS[7] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -520 688 864 -504 "BUS\[7..0\]" "" } { -400 1528 1592 -384 "BUS\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[6\] " "Info: Pin BUS\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { BUS[6] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -520 688 864 -504 "BUS\[7..0\]" "" } { -400 1528 1592 -384 "BUS\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[5\] " "Info: Pin BUS\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { BUS[5] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -520 688 864 -504 "BUS\[7..0\]" "" } { -400 1528 1592 -384 "BUS\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[4\] " "Info: Pin BUS\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { BUS[4] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -520 688 864 -504 "BUS\[7..0\]" "" } { -400 1528 1592 -384 "BUS\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[3\] " "Info: Pin BUS\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { BUS[3] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -520 688 864 -504 "BUS\[7..0\]" "" } { -400 1528 1592 -384 "BUS\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[2\] " "Info: Pin BUS\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { BUS[2] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -520 688 864 -504 "BUS\[7..0\]" "" } { -400 1528 1592 -384 "BUS\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[1\] " "Info: Pin BUS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { BUS[1] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -520 688 864 -504 "BUS\[7..0\]" "" } { -400 1528 1592 -384 "BUS\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[0\] " "Info: Pin BUS\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { BUS[0] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -520 688 864 -504 "BUS\[7..0\]" "" } { -400 1528 1592 -384 "BUS\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW_B " "Info: Pin SW_B not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SW_B } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -216 -136 40 -200 "SW_B" "" } { -146 360 376 -104 "SW_B" "" } { 16 -80 -42 32 "SW_B" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW_B } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[24\] " "Info: Pin M\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M[24] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 8 1528 1704 24 "M\[24..1\]" "" } { -120 576 736 -104 "M\[18\]" "" } { -424 1000 1056 -408 "M\[24..21\]" "" } { -376 952 1040 -360 "M\[20\]" "" } { -360 952 1040 -344 "M\[19\]" "" } { 392 832 968 408 "M\[24..1\]" "" } { 384 320 376 400 "M\[6..1\]" "" } { 120 1200 1248 136 "M\[10\]" "" } { 136 1200 1248 152 "M\[11\]" "" } { 152 1200 1248 168 "M\[12\]" "" } { -304 1528 1592 -288 "M\[24..17\]" "" } { -288 1528 1592 -272 "M\[16..9\]" "" } { -272 1528 1592 -256 "M\[8..1\]" "" } { 16 -208 -166 32 "M\[16\]" "" } { 32 -200 -170 48 "M\[17\]" "" } { 304 1184 1248 320 "M\[7\]" "" } { 320 1184 1248 336 "M\[8\]" "" } { 336 1184 1248 352 "M\[9\]" "" } { -64 1208 1248 -48 "M\[13\]" "" } { -48 1208 1248 -32 "M\[14\]" "" } { -32 1208 1251 -16 "M\[15\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[23\] " "Info: Pin M\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M[23] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 8 1528 1704 24 "M\[24..1\]" "" } { -120 576 736 -104 "M\[18\]" "" } { -424 1000 1056 -408 "M\[24..21\]" "" } { -376 952 1040 -360 "M\[20\]" "" } { -360 952 1040 -344 "M\[19\]" "" } { 392 832 968 408 "M\[24..1\]" "" } { 384 320 376 400 "M\[6..1\]" "" } { 120 1200 1248 136 "M\[10\]" "" } { 136 1200 1248 152 "M\[11\]" "" } { 152 1200 1248 168 "M\[12\]" "" } { -304 1528 1592 -288 "M\[24..17\]" "" } { -288 1528 1592 -272 "M\[16..9\]" "" } { -272 1528 1592 -256 "M\[8..1\]" "" } { 16 -208 -166 32 "M\[16\]" "" } { 32 -200 -170 48 "M\[17\]" "" } { 304 1184 1248 320 "M\[7\]" "" } { 320 1184 1248 336 "M\[8\]" "" } { 336 1184 1248 352 "M\[9\]" "" } { -64 1208 1248 -48 "M\[13\]" "" } { -48 1208 1248 -32 "M\[14\]" "" } { -32 1208 1251 -16 "M\[15\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[22\] " "Info: Pin M\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M[22] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 8 1528 1704 24 "M\[24..1\]" "" } { -120 576 736 -104 "M\[18\]" "" } { -424 1000 1056 -408 "M\[24..21\]" "" } { -376 952 1040 -360 "M\[20\]" "" } { -360 952 1040 -344 "M\[19\]" "" } { 392 832 968 408 "M\[24..1\]" "" } { 384 320 376 400 "M\[6..1\]" "" } { 120 1200 1248 136 "M\[10\]" "" } { 136 1200 1248 152 "M\[11\]" "" } { 152 1200 1248 168 "M\[12\]" "" } { -304 1528 1592 -288 "M\[24..17\]" "" } { -288 1528 1592 -272 "M\[16..9\]" "" } { -272 1528 1592 -256 "M\[8..1\]" "" } { 16 -208 -166 32 "M\[16\]" "" } { 32 -200 -170 48 "M\[17\]" "" } { 304 1184 1248 320 "M\[7\]" "" } { 320 1184 1248 336 "M\[8\]" "" } { 336 1184 1248 352 "M\[9\]" "" } { -64 1208 1248 -48 "M\[13\]" "" } { -48 1208 1248 -32 "M\[14\]" "" } { -32 1208 1251 -16 "M\[15\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[21\] " "Info: Pin M\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M[21] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 8 1528 1704 24 "M\[24..1\]" "" } { -120 576 736 -104 "M\[18\]" "" } { -424 1000 1056 -408 "M\[24..21\]" "" } { -376 952 1040 -360 "M\[20\]" "" } { -360 952 1040 -344 "M\[19\]" "" } { 392 832 968 408 "M\[24..1\]" "" } { 384 320 376 400 "M\[6..1\]" "" } { 120 1200 1248 136 "M\[10\]" "" } { 136 1200 1248 152 "M\[11\]" "" } { 152 1200 1248 168 "M\[12\]" "" } { -304 1528 1592 -288 "M\[24..17\]" "" } { -288 1528 1592 -272 "M\[16..9\]" "" } { -272 1528 1592 -256 "M\[8..1\]" "" } { 16 -208 -166 32 "M\[16\]" "" } { 32 -200 -170 48 "M\[17\]" "" } { 304 1184 1248 320 "M\[7\]" "" } { 320 1184 1248 336 "M\[8\]" "" } { 336 1184 1248 352 "M\[9\]" "" } { -64 1208 1248 -48 "M\[13\]" "" } { -48 1208 1248 -32 "M\[14\]" "" } { -32 1208 1251 -16 "M\[15\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[20\] " "Info: Pin M\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M[20] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 8 1528 1704 24 "M\[24..1\]" "" } { -120 576 736 -104 "M\[18\]" "" } { -424 1000 1056 -408 "M\[24..21\]" "" } { -376 952 1040 -360 "M\[20\]" "" } { -360 952 1040 -344 "M\[19\]" "" } { 392 832 968 408 "M\[24..1\]" "" } { 384 320 376 400 "M\[6..1\]" "" } { 120 1200 1248 136 "M\[10\]" "" } { 136 1200 1248 152 "M\[11\]" "" } { 152 1200 1248 168 "M\[12\]" "" } { -304 1528 1592 -288 "M\[24..17\]" "" } { -288 1528 1592 -272 "M\[16..9\]" "" } { -272 1528 1592 -256 "M\[8..1\]" "" } { 16 -208 -166 32 "M\[16\]" "" } { 32 -200 -170 48 "M\[17\]" "" } { 304 1184 1248 320 "M\[7\]" "" } { 320 1184 1248 336 "M\[8\]" "" } { 336 1184 1248 352 "M\[9\]" "" } { -64 1208 1248 -48 "M\[13\]" "" } { -48 1208 1248 -32 "M\[14\]" "" } { -32 1208 1251 -16 "M\[15\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[19\] " "Info: Pin M\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M[19] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 8 1528 1704 24 "M\[24..1\]" "" } { -120 576 736 -104 "M\[18\]" "" } { -424 1000 1056 -408 "M\[24..21\]" "" } { -376 952 1040 -360 "M\[20\]" "" } { -360 952 1040 -344 "M\[19\]" "" } { 392 832 968 408 "M\[24..1\]" "" } { 384 320 376 400 "M\[6..1\]" "" } { 120 1200 1248 136 "M\[10\]" "" } { 136 1200 1248 152 "M\[11\]" "" } { 152 1200 1248 168 "M\[12\]" "" } { -304 1528 1592 -288 "M\[24..17\]" "" } { -288 1528 1592 -272 "M\[16..9\]" "" } { -272 1528 1592 -256 "M\[8..1\]" "" } { 16 -208 -166 32 "M\[16\]" "" } { 32 -200 -170 48 "M\[17\]" "" } { 304 1184 1248 320 "M\[7\]" "" } { 320 1184 1248 336 "M\[8\]" "" } { 336 1184 1248 352 "M\[9\]" "" } { -64 1208 1248 -48 "M\[13\]" "" } { -48 1208 1248 -32 "M\[14\]" "" } { -32 1208 1251 -16 "M\[15\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[18\] " "Info: Pin M\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M[18] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 8 1528 1704 24 "M\[24..1\]" "" } { -120 576 736 -104 "M\[18\]" "" } { -424 1000 1056 -408 "M\[24..21\]" "" } { -376 952 1040 -360 "M\[20\]" "" } { -360 952 1040 -344 "M\[19\]" "" } { 392 832 968 408 "M\[24..1\]" "" } { 384 320 376 400 "M\[6..1\]" "" } { 120 1200 1248 136 "M\[10\]" "" } { 136 1200 1248 152 "M\[11\]" "" } { 152 1200 1248 168 "M\[12\]" "" } { -304 1528 1592 -288 "M\[24..17\]" "" } { -288 1528 1592 -272 "M\[16..9\]" "" } { -272 1528 1592 -256 "M\[8..1\]" "" } { 16 -208 -166 32 "M\[16\]" "" } { 32 -200 -170 48 "M\[17\]" "" } { 304 1184 1248 320 "M\[7\]" "" } { 320 1184 1248 336 "M\[8\]" "" } { 336 1184 1248 352 "M\[9\]" "" } { -64 1208 1248 -48 "M\[13\]" "" } { -48 1208 1248 -32 "M\[14\]" "" } { -32 1208 1251 -16 "M\[15\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[17\] " "Info: Pin M\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M[17] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 8 1528 1704 24 "M\[24..1\]" "" } { -120 576 736 -104 "M\[18\]" "" } { -424 1000 1056 -408 "M\[24..21\]" "" } { -376 952 1040 -360 "M\[20\]" "" } { -360 952 1040 -344 "M\[19\]" "" } { 392 832 968 408 "M\[24..1\]" "" } { 384 320 376 400 "M\[6..1\]" "" } { 120 1200 1248 136 "M\[10\]" "" } { 136 1200 1248 152 "M\[11\]" "" } { 152 1200 1248 168 "M\[12\]" "" } { -304 1528 1592 -288 "M\[24..17\]" "" } { -288 1528 1592 -272 "M\[16..9\]" "" } { -272 1528 1592 -256 "M\[8..1\]" "" } { 16 -208 -166 32 "M\[16\]" "" } { 32 -200 -170 48 "M\[17\]" "" } { 304 1184 1248 320 "M\[7\]" "" } { 320 1184 1248 336 "M\[8\]" "" } { 336 1184 1248 352 "M\[9\]" "" } { -64 1208 1248 -48 "M\[13\]" "" } { -48 1208 1248 -32 "M\[14\]" "" } { -32 1208 1251 -16 "M\[15\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[16\] " "Info: Pin M\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M[16] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 8 1528 1704 24 "M\[24..1\]" "" } { -120 576 736 -104 "M\[18\]" "" } { -424 1000 1056 -408 "M\[24..21\]" "" } { -376 952 1040 -360 "M\[20\]" "" } { -360 952 1040 -344 "M\[19\]" "" } { 392 832 968 408 "M\[24..1\]" "" } { 384 320 376 400 "M\[6..1\]" "" } { 120 1200 1248 136 "M\[10\]" "" } { 136 1200 1248 152 "M\[11\]" "" } { 152 1200 1248 168 "M\[12\]" "" } { -304 1528 1592 -288 "M\[24..17\]" "" } { -288 1528 1592 -272 "M\[16..9\]" "" } { -272 1528 1592 -256 "M\[8..1\]" "" } { 16 -208 -166 32 "M\[16\]" "" } { 32 -200 -170 48 "M\[17\]" "" } { 304 1184 1248 320 "M\[7\]" "" } { 320 1184 1248 336 "M\[8\]" "" } { 336 1184 1248 352 "M\[9\]" "" } { -64 1208 1248 -48 "M\[13\]" "" } { -48 1208 1248 -32 "M\[14\]" "" } { -32 1208 1251 -16 "M\[15\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[15\] " "Info: Pin M\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M[15] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 8 1528 1704 24 "M\[24..1\]" "" } { -120 576 736 -104 "M\[18\]" "" } { -424 1000 1056 -408 "M\[24..21\]" "" } { -376 952 1040 -360 "M\[20\]" "" } { -360 952 1040 -344 "M\[19\]" "" } { 392 832 968 408 "M\[24..1\]" "" } { 384 320 376 400 "M\[6..1\]" "" } { 120 1200 1248 136 "M\[10\]" "" } { 136 1200 1248 152 "M\[11\]" "" } { 152 1200 1248 168 "M\[12\]" "" } { -304 1528 1592 -288 "M\[24..17\]" "" } { -288 1528 1592 -272 "M\[16..9\]" "" } { -272 1528 1592 -256 "M\[8..1\]" "" } { 16 -208 -166 32 "M\[16\]" "" } { 32 -200 -170 48 "M\[17\]" "" } { 304 1184 1248 320 "M\[7\]" "" } { 320 1184 1248 336 "M\[8\]" "" } { 336 1184 1248 352 "M\[9\]" "" } { -64 1208 1248 -48 "M\[13\]" "" } { -48 1208 1248 -32 "M\[14\]" "" } { -32 1208 1251 -16 "M\[15\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[14\] " "Info: Pin M\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M[14] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 8 1528 1704 24 "M\[24..1\]" "" } { -120 576 736 -104 "M\[18\]" "" } { -424 1000 1056 -408 "M\[24..21\]" "" } { -376 952 1040 -360 "M\[20\]" "" } { -360 952 1040 -344 "M\[19\]" "" } { 392 832 968 408 "M\[24..1\]" "" } { 384 320 376 400 "M\[6..1\]" "" } { 120 1200 1248 136 "M\[10\]" "" } { 136 1200 1248 152 "M\[11\]" "" } { 152 1200 1248 168 "M\[12\]" "" } { -304 1528 1592 -288 "M\[24..17\]" "" } { -288 1528 1592 -272 "M\[16..9\]" "" } { -272 1528 1592 -256 "M\[8..1\]" "" } { 16 -208 -166 32 "M\[16\]" "" } { 32 -200 -170 48 "M\[17\]" "" } { 304 1184 1248 320 "M\[7\]" "" } { 320 1184 1248 336 "M\[8\]" "" } { 336 1184 1248 352 "M\[9\]" "" } { -64 1208 1248 -48 "M\[13\]" "" } { -48 1208 1248 -32 "M\[14\]" "" } { -32 1208 1251 -16 "M\[15\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[13\] " "Info: Pin M\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M[13] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 8 1528 1704 24 "M\[24..1\]" "" } { -120 576 736 -104 "M\[18\]" "" } { -424 1000 1056 -408 "M\[24..21\]" "" } { -376 952 1040 -360 "M\[20\]" "" } { -360 952 1040 -344 "M\[19\]" "" } { 392 832 968 408 "M\[24..1\]" "" } { 384 320 376 400 "M\[6..1\]" "" } { 120 1200 1248 136 "M\[10\]" "" } { 136 1200 1248 152 "M\[11\]" "" } { 152 1200 1248 168 "M\[12\]" "" } { -304 1528 1592 -288 "M\[24..17\]" "" } { -288 1528 1592 -272 "M\[16..9\]" "" } { -272 1528 1592 -256 "M\[8..1\]" "" } { 16 -208 -166 32 "M\[16\]" "" } { 32 -200 -170 48 "M\[17\]" "" } { 304 1184 1248 320 "M\[7\]" "" } { 320 1184 1248 336 "M\[8\]" "" } { 336 1184 1248 352 "M\[9\]" "" } { -64 1208 1248 -48 "M\[13\]" "" } { -48 1208 1248 -32 "M\[14\]" "" } { -32 1208 1251 -16 "M\[15\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[12\] " "Info: Pin M\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M[12] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 8 1528 1704 24 "M\[24..1\]" "" } { -120 576 736 -104 "M\[18\]" "" } { -424 1000 1056 -408 "M\[24..21\]" "" } { -376 952 1040 -360 "M\[20\]" "" } { -360 952 1040 -344 "M\[19\]" "" } { 392 832 968 408 "M\[24..1\]" "" } { 384 320 376 400 "M\[6..1\]" "" } { 120 1200 1248 136 "M\[10\]" "" } { 136 1200 1248 152 "M\[11\]" "" } { 152 1200 1248 168 "M\[12\]" "" } { -304 1528 1592 -288 "M\[24..17\]" "" } { -288 1528 1592 -272 "M\[16..9\]" "" } { -272 1528 1592 -256 "M\[8..1\]" "" } { 16 -208 -166 32 "M\[16\]" "" } { 32 -200 -170 48 "M\[17\]" "" } { 304 1184 1248 320 "M\[7\]" "" } { 320 1184 1248 336 "M\[8\]" "" } { 336 1184 1248 352 "M\[9\]" "" } { -64 1208 1248 -48 "M\[13\]" "" } { -48 1208 1248 -32 "M\[14\]" "" } { -32 1208 1251 -16 "M\[15\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[11\] " "Info: Pin M\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M[11] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 8 1528 1704 24 "M\[24..1\]" "" } { -120 576 736 -104 "M\[18\]" "" } { -424 1000 1056 -408 "M\[24..21\]" "" } { -376 952 1040 -360 "M\[20\]" "" } { -360 952 1040 -344 "M\[19\]" "" } { 392 832 968 408 "M\[24..1\]" "" } { 384 320 376 400 "M\[6..1\]" "" } { 120 1200 1248 136 "M\[10\]" "" } { 136 1200 1248 152 "M\[11\]" "" } { 152 1200 1248 168 "M\[12\]" "" } { -304 1528 1592 -288 "M\[24..17\]" "" } { -288 1528 1592 -272 "M\[16..9\]" "" } { -272 1528 1592 -256 "M\[8..1\]" "" } { 16 -208 -166 32 "M\[16\]" "" } { 32 -200 -170 48 "M\[17\]" "" } { 304 1184 1248 320 "M\[7\]" "" } { 320 1184 1248 336 "M\[8\]" "" } { 336 1184 1248 352 "M\[9\]" "" } { -64 1208 1248 -48 "M\[13\]" "" } { -48 1208 1248 -32 "M\[14\]" "" } { -32 1208 1251 -16 "M\[15\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[10\] " "Info: Pin M\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M[10] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 8 1528 1704 24 "M\[24..1\]" "" } { -120 576 736 -104 "M\[18\]" "" } { -424 1000 1056 -408 "M\[24..21\]" "" } { -376 952 1040 -360 "M\[20\]" "" } { -360 952 1040 -344 "M\[19\]" "" } { 392 832 968 408 "M\[24..1\]" "" } { 384 320 376 400 "M\[6..1\]" "" } { 120 1200 1248 136 "M\[10\]" "" } { 136 1200 1248 152 "M\[11\]" "" } { 152 1200 1248 168 "M\[12\]" "" } { -304 1528 1592 -288 "M\[24..17\]" "" } { -288 1528 1592 -272 "M\[16..9\]" "" } { -272 1528 1592 -256 "M\[8..1\]" "" } { 16 -208 -166 32 "M\[16\]" "" } { 32 -200 -170 48 "M\[17\]" "" } { 304 1184 1248 320 "M\[7\]" "" } { 320 1184 1248 336 "M\[8\]" "" } { 336 1184 1248 352 "M\[9\]" "" } { -64 1208 1248 -48 "M\[13\]" "" } { -48 1208 1248 -32 "M\[14\]" "" } { -32 1208 1251 -16 "M\[15\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[9\] " "Info: Pin M\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M[9] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 8 1528 1704 24 "M\[24..1\]" "" } { -120 576 736 -104 "M\[18\]" "" } { -424 1000 1056 -408 "M\[24..21\]" "" } { -376 952 1040 -360 "M\[20\]" "" } { -360 952 1040 -344 "M\[19\]" "" } { 392 832 968 408 "M\[24..1\]" "" } { 384 320 376 400 "M\[6..1\]" "" } { 120 1200 1248 136 "M\[10\]" "" } { 136 1200 1248 152 "M\[11\]" "" } { 152 1200 1248 168 "M\[12\]" "" } { -304 1528 1592 -288 "M\[24..17\]" "" } { -288 1528 1592 -272 "M\[16..9\]" "" } { -272 1528 1592 -256 "M\[8..1\]" "" } { 16 -208 -166 32 "M\[16\]" "" } { 32 -200 -170 48 "M\[17\]" "" } { 304 1184 1248 320 "M\[7\]" "" } { 320 1184 1248 336 "M\[8\]" "" } { 336 1184 1248 352 "M\[9\]" "" } { -64 1208 1248 -48 "M\[13\]" "" } { -48 1208 1248 -32 "M\[14\]" "" } { -32 1208 1251 -16 "M\[15\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[8\] " "Info: Pin M\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M[8] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 8 1528 1704 24 "M\[24..1\]" "" } { -120 576 736 -104 "M\[18\]" "" } { -424 1000 1056 -408 "M\[24..21\]" "" } { -376 952 1040 -360 "M\[20\]" "" } { -360 952 1040 -344 "M\[19\]" "" } { 392 832 968 408 "M\[24..1\]" "" } { 384 320 376 400 "M\[6..1\]" "" } { 120 1200 1248 136 "M\[10\]" "" } { 136 1200 1248 152 "M\[11\]" "" } { 152 1200 1248 168 "M\[12\]" "" } { -304 1528 1592 -288 "M\[24..17\]" "" } { -288 1528 1592 -272 "M\[16..9\]" "" } { -272 1528 1592 -256 "M\[8..1\]" "" } { 16 -208 -166 32 "M\[16\]" "" } { 32 -200 -170 48 "M\[17\]" "" } { 304 1184 1248 320 "M\[7\]" "" } { 320 1184 1248 336 "M\[8\]" "" } { 336 1184 1248 352 "M\[9\]" "" } { -64 1208 1248 -48 "M\[13\]" "" } { -48 1208 1248 -32 "M\[14\]" "" } { -32 1208 1251 -16 "M\[15\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[7\] " "Info: Pin M\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M[7] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 8 1528 1704 24 "M\[24..1\]" "" } { -120 576 736 -104 "M\[18\]" "" } { -424 1000 1056 -408 "M\[24..21\]" "" } { -376 952 1040 -360 "M\[20\]" "" } { -360 952 1040 -344 "M\[19\]" "" } { 392 832 968 408 "M\[24..1\]" "" } { 384 320 376 400 "M\[6..1\]" "" } { 120 1200 1248 136 "M\[10\]" "" } { 136 1200 1248 152 "M\[11\]" "" } { 152 1200 1248 168 "M\[12\]" "" } { -304 1528 1592 -288 "M\[24..17\]" "" } { -288 1528 1592 -272 "M\[16..9\]" "" } { -272 1528 1592 -256 "M\[8..1\]" "" } { 16 -208 -166 32 "M\[16\]" "" } { 32 -200 -170 48 "M\[17\]" "" } { 304 1184 1248 320 "M\[7\]" "" } { 320 1184 1248 336 "M\[8\]" "" } { 336 1184 1248 352 "M\[9\]" "" } { -64 1208 1248 -48 "M\[13\]" "" } { -48 1208 1248 -32 "M\[14\]" "" } { -32 1208 1251 -16 "M\[15\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[6\] " "Info: Pin M\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M[6] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 8 1528 1704 24 "M\[24..1\]" "" } { -120 576 736 -104 "M\[18\]" "" } { -424 1000 1056 -408 "M\[24..21\]" "" } { -376 952 1040 -360 "M\[20\]" "" } { -360 952 1040 -344 "M\[19\]" "" } { 392 832 968 408 "M\[24..1\]" "" } { 384 320 376 400 "M\[6..1\]" "" } { 120 1200 1248 136 "M\[10\]" "" } { 136 1200 1248 152 "M\[11\]" "" } { 152 1200 1248 168 "M\[12\]" "" } { -304 1528 1592 -288 "M\[24..17\]" "" } { -288 1528 1592 -272 "M\[16..9\]" "" } { -272 1528 1592 -256 "M\[8..1\]" "" } { 16 -208 -166 32 "M\[16\]" "" } { 32 -200 -170 48 "M\[17\]" "" } { 304 1184 1248 320 "M\[7\]" "" } { 320 1184 1248 336 "M\[8\]" "" } { 336 1184 1248 352 "M\[9\]" "" } { -64 1208 1248 -48 "M\[13\]" "" } { -48 1208 1248 -32 "M\[14\]" "" } { -32 1208 1251 -16 "M\[15\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[5\] " "Info: Pin M\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M[5] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 8 1528 1704 24 "M\[24..1\]" "" } { -120 576 736 -104 "M\[18\]" "" } { -424 1000 1056 -408 "M\[24..21\]" "" } { -376 952 1040 -360 "M\[20\]" "" } { -360 952 1040 -344 "M\[19\]" "" } { 392 832 968 408 "M\[24..1\]" "" } { 384 320 376 400 "M\[6..1\]" "" } { 120 1200 1248 136 "M\[10\]" "" } { 136 1200 1248 152 "M\[11\]" "" } { 152 1200 1248 168 "M\[12\]" "" } { -304 1528 1592 -288 "M\[24..17\]" "" } { -288 1528 1592 -272 "M\[16..9\]" "" } { -272 1528 1592 -256 "M\[8..1\]" "" } { 16 -208 -166 32 "M\[16\]" "" } { 32 -200 -170 48 "M\[17\]" "" } { 304 1184 1248 320 "M\[7\]" "" } { 320 1184 1248 336 "M\[8\]" "" } { 336 1184 1248 352 "M\[9\]" "" } { -64 1208 1248 -48 "M\[13\]" "" } { -48 1208 1248 -32 "M\[14\]" "" } { -32 1208 1251 -16 "M\[15\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[4\] " "Info: Pin M\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M[4] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 8 1528 1704 24 "M\[24..1\]" "" } { -120 576 736 -104 "M\[18\]" "" } { -424 1000 1056 -408 "M\[24..21\]" "" } { -376 952 1040 -360 "M\[20\]" "" } { -360 952 1040 -344 "M\[19\]" "" } { 392 832 968 408 "M\[24..1\]" "" } { 384 320 376 400 "M\[6..1\]" "" } { 120 1200 1248 136 "M\[10\]" "" } { 136 1200 1248 152 "M\[11\]" "" } { 152 1200 1248 168 "M\[12\]" "" } { -304 1528 1592 -288 "M\[24..17\]" "" } { -288 1528 1592 -272 "M\[16..9\]" "" } { -272 1528 1592 -256 "M\[8..1\]" "" } { 16 -208 -166 32 "M\[16\]" "" } { 32 -200 -170 48 "M\[17\]" "" } { 304 1184 1248 320 "M\[7\]" "" } { 320 1184 1248 336 "M\[8\]" "" } { 336 1184 1248 352 "M\[9\]" "" } { -64 1208 1248 -48 "M\[13\]" "" } { -48 1208 1248 -32 "M\[14\]" "" } { -32 1208 1251 -16 "M\[15\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[3\] " "Info: Pin M\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M[3] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 8 1528 1704 24 "M\[24..1\]" "" } { -120 576 736 -104 "M\[18\]" "" } { -424 1000 1056 -408 "M\[24..21\]" "" } { -376 952 1040 -360 "M\[20\]" "" } { -360 952 1040 -344 "M\[19\]" "" } { 392 832 968 408 "M\[24..1\]" "" } { 384 320 376 400 "M\[6..1\]" "" } { 120 1200 1248 136 "M\[10\]" "" } { 136 1200 1248 152 "M\[11\]" "" } { 152 1200 1248 168 "M\[12\]" "" } { -304 1528 1592 -288 "M\[24..17\]" "" } { -288 1528 1592 -272 "M\[16..9\]" "" } { -272 1528 1592 -256 "M\[8..1\]" "" } { 16 -208 -166 32 "M\[16\]" "" } { 32 -200 -170 48 "M\[17\]" "" } { 304 1184 1248 320 "M\[7\]" "" } { 320 1184 1248 336 "M\[8\]" "" } { 336 1184 1248 352 "M\[9\]" "" } { -64 1208 1248 -48 "M\[13\]" "" } { -48 1208 1248 -32 "M\[14\]" "" } { -32 1208 1251 -16 "M\[15\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[2\] " "Info: Pin M\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M[2] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 8 1528 1704 24 "M\[24..1\]" "" } { -120 576 736 -104 "M\[18\]" "" } { -424 1000 1056 -408 "M\[24..21\]" "" } { -376 952 1040 -360 "M\[20\]" "" } { -360 952 1040 -344 "M\[19\]" "" } { 392 832 968 408 "M\[24..1\]" "" } { 384 320 376 400 "M\[6..1\]" "" } { 120 1200 1248 136 "M\[10\]" "" } { 136 1200 1248 152 "M\[11\]" "" } { 152 1200 1248 168 "M\[12\]" "" } { -304 1528 1592 -288 "M\[24..17\]" "" } { -288 1528 1592 -272 "M\[16..9\]" "" } { -272 1528 1592 -256 "M\[8..1\]" "" } { 16 -208 -166 32 "M\[16\]" "" } { 32 -200 -170 48 "M\[17\]" "" } { 304 1184 1248 320 "M\[7\]" "" } { 320 1184 1248 336 "M\[8\]" "" } { 336 1184 1248 352 "M\[9\]" "" } { -64 1208 1248 -48 "M\[13\]" "" } { -48 1208 1248 -32 "M\[14\]" "" } { -32 1208 1251 -16 "M\[15\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[1\] " "Info: Pin M\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { M[1] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 8 1528 1704 24 "M\[24..1\]" "" } { -120 576 736 -104 "M\[18\]" "" } { -424 1000 1056 -408 "M\[24..21\]" "" } { -376 952 1040 -360 "M\[20\]" "" } { -360 952 1040 -344 "M\[19\]" "" } { 392 832 968 408 "M\[24..1\]" "" } { 384 320 376 400 "M\[6..1\]" "" } { 120 1200 1248 136 "M\[10\]" "" } { 136 1200 1248 152 "M\[11\]" "" } { 152 1200 1248 168 "M\[12\]" "" } { -304 1528 1592 -288 "M\[24..17\]" "" } { -288 1528 1592 -272 "M\[16..9\]" "" } { -272 1528 1592 -256 "M\[8..1\]" "" } { 16 -208 -166 32 "M\[16\]" "" } { 32 -200 -170 48 "M\[17\]" "" } { 304 1184 1248 320 "M\[7\]" "" } { 320 1184 1248 336 "M\[8\]" "" } { 336 1184 1248 352 "M\[9\]" "" } { -64 1208 1248 -48 "M\[13\]" "" } { -48 1208 1248 -32 "M\[14\]" "" } { -32 1208 1251 -16 "M\[15\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T1 " "Info: Pin T1 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { T1 } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 504 952 1128 520 "T1" "" } { -88 568 736 -72 "T1" "" } { 400 624 672 416 "T1" "" } { 232 120 160 248 "T1" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { T1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T3 " "Info: Pin T3 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { T3 } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 560 952 1128 576 "T3" "" } { 416 328 376 432 "T3" "" } { 440 -24 0 456 "T3" "" } { 264 120 160 280 "T3" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { T3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR1\[7\] " "Info: Pin DR1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DR1[7] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -64 1528 1704 -48 "DR1\[7..0\]" "" } { -480 952 1024 -464 "DR1\[7..0\]" "" } { -432 1520 1592 -416 "DR1\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR1\[6\] " "Info: Pin DR1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DR1[6] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -64 1528 1704 -48 "DR1\[7..0\]" "" } { -480 952 1024 -464 "DR1\[7..0\]" "" } { -432 1520 1592 -416 "DR1\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR1\[5\] " "Info: Pin DR1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DR1[5] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -64 1528 1704 -48 "DR1\[7..0\]" "" } { -480 952 1024 -464 "DR1\[7..0\]" "" } { -432 1520 1592 -416 "DR1\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR1\[4\] " "Info: Pin DR1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DR1[4] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -64 1528 1704 -48 "DR1\[7..0\]" "" } { -480 952 1024 -464 "DR1\[7..0\]" "" } { -432 1520 1592 -416 "DR1\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR1\[3\] " "Info: Pin DR1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DR1[3] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -64 1528 1704 -48 "DR1\[7..0\]" "" } { -480 952 1024 -464 "DR1\[7..0\]" "" } { -432 1520 1592 -416 "DR1\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR1\[2\] " "Info: Pin DR1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DR1[2] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -64 1528 1704 -48 "DR1\[7..0\]" "" } { -480 952 1024 -464 "DR1\[7..0\]" "" } { -432 1520 1592 -416 "DR1\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR1\[1\] " "Info: Pin DR1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DR1[1] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -64 1528 1704 -48 "DR1\[7..0\]" "" } { -480 952 1024 -464 "DR1\[7..0\]" "" } { -432 1520 1592 -416 "DR1\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR1\[0\] " "Info: Pin DR1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DR1[0] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -64 1528 1704 -48 "DR1\[7..0\]" "" } { -480 952 1024 -464 "DR1\[7..0\]" "" } { -432 1520 1592 -416 "DR1\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T2 " "Info: Pin T2 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { T2 } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 536 952 1128 552 "T2" "" } { -392 272 344 -376 "T2" "" } { 424 -24 0 440 "T2" "" } { 32 464 504 48 "T2" "" } { 160 448 496 176 "T2" "" } { -184 424 464 -168 "T2" "" } { 272 480 528 288 "T2" "" } { 248 120 160 264 "T2" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { T2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[7\] " "Info: Pin ALU\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ALU[7] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -160 1528 1704 -144 "ALU\[7..0\]" "" } { -496 1520 1592 -480 "ALU\[7..0\]" "" } { -464 1208 1265 -448 "ALU\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[6\] " "Info: Pin ALU\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ALU[6] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -160 1528 1704 -144 "ALU\[7..0\]" "" } { -496 1520 1592 -480 "ALU\[7..0\]" "" } { -464 1208 1265 -448 "ALU\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[5\] " "Info: Pin ALU\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ALU[5] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -160 1528 1704 -144 "ALU\[7..0\]" "" } { -496 1520 1592 -480 "ALU\[7..0\]" "" } { -464 1208 1265 -448 "ALU\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[4\] " "Info: Pin ALU\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ALU[4] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -160 1528 1704 -144 "ALU\[7..0\]" "" } { -496 1520 1592 -480 "ALU\[7..0\]" "" } { -464 1208 1265 -448 "ALU\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[3\] " "Info: Pin ALU\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ALU[3] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -160 1528 1704 -144 "ALU\[7..0\]" "" } { -496 1520 1592 -480 "ALU\[7..0\]" "" } { -464 1208 1265 -448 "ALU\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[2\] " "Info: Pin ALU\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ALU[2] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -160 1528 1704 -144 "ALU\[7..0\]" "" } { -496 1520 1592 -480 "ALU\[7..0\]" "" } { -464 1208 1265 -448 "ALU\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[1\] " "Info: Pin ALU\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ALU[1] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -160 1528 1704 -144 "ALU\[7..0\]" "" } { -496 1520 1592 -480 "ALU\[7..0\]" "" } { -464 1208 1265 -448 "ALU\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[0\] " "Info: Pin ALU\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ALU[0] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -160 1528 1704 -144 "ALU\[7..0\]" "" } { -496 1520 1592 -480 "ALU\[7..0\]" "" } { -464 1208 1265 -448 "ALU\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_B " "Info: Pin RAM_B not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RAM_B } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -192 -136 40 -176 "RAM_B" "" } { -88 968 1014 -72 "RAM_B" "" } { 32 -80 -36 48 "RAM_B" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_B } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[7\] " "Info: Pin ADDR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADDR[7] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -16 1528 1704 0 "ADDR\[7..0\]" "" } { 8 896 968 24 "ADDR\[7..0\]" "" } { -368 1528 1593 -352 "ADDR\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[6\] " "Info: Pin ADDR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADDR[6] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -16 1528 1704 0 "ADDR\[7..0\]" "" } { 8 896 968 24 "ADDR\[7..0\]" "" } { -368 1528 1593 -352 "ADDR\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[5\] " "Info: Pin ADDR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADDR[5] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -16 1528 1704 0 "ADDR\[7..0\]" "" } { 8 896 968 24 "ADDR\[7..0\]" "" } { -368 1528 1593 -352 "ADDR\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[4\] " "Info: Pin ADDR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADDR[4] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -16 1528 1704 0 "ADDR\[7..0\]" "" } { 8 896 968 24 "ADDR\[7..0\]" "" } { -368 1528 1593 -352 "ADDR\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[3\] " "Info: Pin ADDR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADDR[3] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -16 1528 1704 0 "ADDR\[7..0\]" "" } { 8 896 968 24 "ADDR\[7..0\]" "" } { -368 1528 1593 -352 "ADDR\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[2\] " "Info: Pin ADDR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADDR[2] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -16 1528 1704 0 "ADDR\[7..0\]" "" } { 8 896 968 24 "ADDR\[7..0\]" "" } { -368 1528 1593 -352 "ADDR\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[1\] " "Info: Pin ADDR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADDR[1] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -16 1528 1704 0 "ADDR\[7..0\]" "" } { 8 896 968 24 "ADDR\[7..0\]" "" } { -368 1528 1593 -352 "ADDR\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[0\] " "Info: Pin ADDR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADDR[0] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -16 1528 1704 0 "ADDR\[7..0\]" "" } { 8 896 968 24 "ADDR\[7..0\]" "" } { -368 1528 1593 -352 "ADDR\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[7\] " "Info: Pin R0\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R0[7] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -136 1528 1704 -120 "R0\[7..0\]" "" } { -480 1520 1592 -464 "R0\[7..0\]" "" } { -408 480 530 -392 "R0\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R0[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[6\] " "Info: Pin R0\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R0[6] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -136 1528 1704 -120 "R0\[7..0\]" "" } { -480 1520 1592 -464 "R0\[7..0\]" "" } { -408 480 530 -392 "R0\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[5\] " "Info: Pin R0\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R0[5] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -136 1528 1704 -120 "R0\[7..0\]" "" } { -480 1520 1592 -464 "R0\[7..0\]" "" } { -408 480 530 -392 "R0\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[4\] " "Info: Pin R0\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R0[4] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -136 1528 1704 -120 "R0\[7..0\]" "" } { -480 1520 1592 -464 "R0\[7..0\]" "" } { -408 480 530 -392 "R0\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[3\] " "Info: Pin R0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R0[3] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -136 1528 1704 -120 "R0\[7..0\]" "" } { -480 1520 1592 -464 "R0\[7..0\]" "" } { -408 480 530 -392 "R0\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[2\] " "Info: Pin R0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R0[2] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -136 1528 1704 -120 "R0\[7..0\]" "" } { -480 1520 1592 -464 "R0\[7..0\]" "" } { -408 480 530 -392 "R0\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[1\] " "Info: Pin R0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R0[1] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -136 1528 1704 -120 "R0\[7..0\]" "" } { -480 1520 1592 -464 "R0\[7..0\]" "" } { -408 480 530 -392 "R0\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[0\] " "Info: Pin R0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R0[0] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -136 1528 1704 -120 "R0\[7..0\]" "" } { -480 1520 1592 -464 "R0\[7..0\]" "" } { -408 480 530 -392 "R0\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[7\] " "Info: Pin R2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R2[7] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -88 1528 1704 -72 "R2\[7..0\]" "" } { -448 1520 1592 -432 "R2\[7..0\]" "" } { -360 512 528 -300 "R2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R2[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[6\] " "Info: Pin R2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R2[6] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -88 1528 1704 -72 "R2\[7..0\]" "" } { -448 1520 1592 -432 "R2\[7..0\]" "" } { -360 512 528 -300 "R2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R2[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[5\] " "Info: Pin R2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R2[5] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -88 1528 1704 -72 "R2\[7..0\]" "" } { -448 1520 1592 -432 "R2\[7..0\]" "" } { -360 512 528 -300 "R2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R2[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[4\] " "Info: Pin R2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R2[4] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -88 1528 1704 -72 "R2\[7..0\]" "" } { -448 1520 1592 -432 "R2\[7..0\]" "" } { -360 512 528 -300 "R2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R2[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[3\] " "Info: Pin R2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R2[3] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -88 1528 1704 -72 "R2\[7..0\]" "" } { -448 1520 1592 -432 "R2\[7..0\]" "" } { -360 512 528 -300 "R2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[2\] " "Info: Pin R2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R2[2] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -88 1528 1704 -72 "R2\[7..0\]" "" } { -448 1520 1592 -432 "R2\[7..0\]" "" } { -360 512 528 -300 "R2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[1\] " "Info: Pin R2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R2[1] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -88 1528 1704 -72 "R2\[7..0\]" "" } { -448 1520 1592 -432 "R2\[7..0\]" "" } { -360 512 528 -300 "R2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[0\] " "Info: Pin R2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R2[0] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -88 1528 1704 -72 "R2\[7..0\]" "" } { -448 1520 1592 -432 "R2\[7..0\]" "" } { -360 512 528 -300 "R2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[7\] " "Info: Pin R1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R1[7] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -112 1528 1704 -96 "R1\[7..0\]" "" } { -464 1520 1592 -448 "R1\[7..0\]" "" } { -384 512 552 -368 "R1\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[6\] " "Info: Pin R1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R1[6] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -112 1528 1704 -96 "R1\[7..0\]" "" } { -464 1520 1592 -448 "R1\[7..0\]" "" } { -384 512 552 -368 "R1\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[5\] " "Info: Pin R1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R1[5] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -112 1528 1704 -96 "R1\[7..0\]" "" } { -464 1520 1592 -448 "R1\[7..0\]" "" } { -384 512 552 -368 "R1\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[4\] " "Info: Pin R1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R1[4] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -112 1528 1704 -96 "R1\[7..0\]" "" } { -464 1520 1592 -448 "R1\[7..0\]" "" } { -384 512 552 -368 "R1\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[3\] " "Info: Pin R1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R1[3] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -112 1528 1704 -96 "R1\[7..0\]" "" } { -464 1520 1592 -448 "R1\[7..0\]" "" } { -384 512 552 -368 "R1\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[2\] " "Info: Pin R1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R1[2] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -112 1528 1704 -96 "R1\[7..0\]" "" } { -464 1520 1592 -448 "R1\[7..0\]" "" } { -384 512 552 -368 "R1\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[1\] " "Info: Pin R1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R1[1] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -112 1528 1704 -96 "R1\[7..0\]" "" } { -464 1520 1592 -448 "R1\[7..0\]" "" } { -384 512 552 -368 "R1\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[0\] " "Info: Pin R1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { R1[0] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -112 1528 1704 -96 "R1\[7..0\]" "" } { -464 1520 1592 -448 "R1\[7..0\]" "" } { -384 512 552 -368 "R1\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T4 " "Info: Pin T4 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { T4 } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 584 952 1128 600 "T4" "" } { 24 24 96 40 "T4" "" } { 280 120 160 296 "T4" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { T4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR2\[7\] " "Info: Pin DR2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DR2[7] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -40 1528 1704 -24 "DR2\[7..0\]" "" } { -296 1008 1056 -280 "DR2\[7..0\]" "" } { -416 1528 1592 -400 "DR2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR2[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR2\[6\] " "Info: Pin DR2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DR2[6] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -40 1528 1704 -24 "DR2\[7..0\]" "" } { -296 1008 1056 -280 "DR2\[7..0\]" "" } { -416 1528 1592 -400 "DR2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR2[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR2\[5\] " "Info: Pin DR2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DR2[5] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -40 1528 1704 -24 "DR2\[7..0\]" "" } { -296 1008 1056 -280 "DR2\[7..0\]" "" } { -416 1528 1592 -400 "DR2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR2[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR2\[4\] " "Info: Pin DR2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DR2[4] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -40 1528 1704 -24 "DR2\[7..0\]" "" } { -296 1008 1056 -280 "DR2\[7..0\]" "" } { -416 1528 1592 -400 "DR2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR2[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR2\[3\] " "Info: Pin DR2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DR2[3] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -40 1528 1704 -24 "DR2\[7..0\]" "" } { -296 1008 1056 -280 "DR2\[7..0\]" "" } { -416 1528 1592 -400 "DR2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR2\[2\] " "Info: Pin DR2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DR2[2] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -40 1528 1704 -24 "DR2\[7..0\]" "" } { -296 1008 1056 -280 "DR2\[7..0\]" "" } { -416 1528 1592 -400 "DR2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR2\[1\] " "Info: Pin DR2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DR2[1] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -40 1528 1704 -24 "DR2\[7..0\]" "" } { -296 1008 1056 -280 "DR2\[7..0\]" "" } { -416 1528 1592 -400 "DR2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR2\[0\] " "Info: Pin DR2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DR2[0] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -40 1528 1704 -24 "DR2\[7..0\]" "" } { -296 1008 1056 -280 "DR2\[7..0\]" "" } { -416 1528 1592 -400 "DR2\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_B " "Info: Pin LED_B not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LED_B } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -160 -136 40 -144 "LED_B" "" } { 256 480 528 272 "LED_B" "" } { 48 -80 -38 64 "LED_B" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_B } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[7\] " "Info: Pin LED\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LED[7] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -184 1528 1704 -168 "LED\[7..0\]" "" } { 248 896 992 264 "LED\[7..0\]" "" } { -512 1520 1592 -496 "LED\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[6\] " "Info: Pin LED\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LED[6] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -184 1528 1704 -168 "LED\[7..0\]" "" } { 248 896 992 264 "LED\[7..0\]" "" } { -512 1520 1592 -496 "LED\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[5\] " "Info: Pin LED\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LED[5] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -184 1528 1704 -168 "LED\[7..0\]" "" } { 248 896 992 264 "LED\[7..0\]" "" } { -512 1520 1592 -496 "LED\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[4\] " "Info: Pin LED\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LED[4] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -184 1528 1704 -168 "LED\[7..0\]" "" } { 248 896 992 264 "LED\[7..0\]" "" } { -512 1520 1592 -496 "LED\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[3\] " "Info: Pin LED\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LED[3] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -184 1528 1704 -168 "LED\[7..0\]" "" } { 248 896 992 264 "LED\[7..0\]" "" } { -512 1520 1592 -496 "LED\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[2\] " "Info: Pin LED\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LED[2] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -184 1528 1704 -168 "LED\[7..0\]" "" } { 248 896 992 264 "LED\[7..0\]" "" } { -512 1520 1592 -496 "LED\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[1\] " "Info: Pin LED\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LED[1] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -184 1528 1704 -168 "LED\[7..0\]" "" } { 248 896 992 264 "LED\[7..0\]" "" } { -512 1520 1592 -496 "LED\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[0\] " "Info: Pin LED\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LED[0] } } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -184 1528 1704 -168 "LED\[7..0\]" "" } { 248 896 992 264 "LED\[7..0\]" "" } { -512 1520 1592 -496 "LED\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "CLK Global clock in PIN 28 " "Info: Automatically promoted some destinations of signal \"CLK\" to use Global clock in PIN 28" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "STEP4:inst10\|STEP:inst12\|16~I " "Info: Destination \"STEP4:inst10\|STEP:inst12\|16~I\" may be non-global or may not use global clock" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 147 23 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "STEP4:inst10\|POE\[3\]~I " "Info: Destination \"STEP4:inst10\|POE\[3\]~I\" may be non-global or may not use global clock" {  } { { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 200 1544 1720 216 "POE\[5..0\]" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 192 -216 -48 208 "CLK" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "altera_internal_jtag~TCKUTAP Global clock " "Info: Automatically promoted signal \"altera_internal_jtag~TCKUTAP\" to use Global clock" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "STEP4:inst10\|inst11 Global clock " "Info: Automatically promoted some destinations of signal \"STEP4:inst10\|inst11\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "T1 " "Info: Destination \"T1\" may be non-global or may not use global clock" {  } { { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 504 952 1128 520 "T1" "" } { -88 568 736 -72 "T1" "" } { 400 624 672 416 "T1" "" } { 232 120 160 248 "T1" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 145 13 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "inst27 Global clock " "Info: Automatically promoted signal \"inst27\" to use Global clock" {  } { { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -248 560 624 -200 "inst27" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "inst28 Global clock " "Info: Automatically promoted signal \"inst28\" to use Global clock" {  } { { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -200 560 624 -152 "inst28" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "inst33 Global clock " "Info: Automatically promoted signal \"inst33\" to use Global clock" {  } { { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 24 96 160 72 "inst33" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "inst34 Global clock " "Info: Automatically promoted signal \"inst34\" to use Global clock" {  } { { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 16 504 568 64 "inst34" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "inst35 Global clock " "Info: Automatically promoted signal \"inst35\" to use Global clock" {  } { { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 144 496 560 192 "inst35" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "103 unused 3.3V 0 103 0 " "Info: Number of I/O pins in group: 103 (unused VREF, 3.3V VCCIO, 0 input, 103 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 13 31 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  31 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 14 34 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 5 44 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[0\] register lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[0\] -31.872 ns " "Info: Slack time is -31.872 ns between source register \"lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[0\]\" and destination register \"lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-18.181 ns + Largest register register " "Info: + Largest register to register requirement is -18.181 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 6.740 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK\" to destination register is 6.740 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK Unassigned 18 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 18; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 192 -216 -48 208 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.114 ns) 3.004 ns STEP4:inst10\|STEP:inst12\|18 2 COMB Unassigned 5 " "Info: 2: + IC(1.421 ns) + CELL(0.114 ns) = 3.004 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'STEP4:inst10\|STEP:inst12\|18'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { CLK STEP4:inst10|STEP:inst12|18 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 147 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.935 ns) 4.367 ns STEP4:inst10\|STEP:inst12\|1 3 REG Unassigned 3 " "Info: 3: + IC(0.428 ns) + CELL(0.935 ns) = 4.367 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'STEP4:inst10\|STEP:inst12\|1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { STEP4:inst10|STEP:inst12|18 STEP4:inst10|STEP:inst12|1 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.378 ns) 4.745 ns STEP4:inst10\|inst8 4 COMB Unassigned 9 " "Info: 4: + IC(0.000 ns) + CELL(0.378 ns) = 4.745 ns; Loc. = Unassigned; Fanout = 9; COMB Node = 'STEP4:inst10\|inst8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.378 ns" { STEP4:inst10|STEP:inst12|1 STEP4:inst10|inst8 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 148 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.442 ns) 6.087 ns inst36 5 COMB Unassigned 8 " "Info: 5: + IC(0.900 ns) + CELL(0.442 ns) = 6.087 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'inst36'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.342 ns" { STEP4:inst10|inst8 inst36 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 256 528 592 304 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.292 ns) 6.740 ns lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[0\] 6 REG Unassigned 2 " "Info: 6: + IC(0.361 ns) + CELL(0.292 ns) = 6.740 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { inst36 lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.630 ns ( 53.86 % ) " "Info: Total cell delay = 3.630 ns ( 53.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.110 ns ( 46.14 % ) " "Info: Total interconnect delay = 3.110 ns ( 46.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 192 -216 -48 208 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 20.235 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to destination register is 20.235 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK Unassigned 18 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 18; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 192 -216 -48 208 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.935 ns) 3.155 ns STEP4:inst10\|SCHKT:inst1\|Q\[5\] 2 REG Unassigned 8 " "Info: 2: + IC(0.751 ns) + CELL(0.935 ns) = 3.155 ns; Loc. = Unassigned; Fanout = 8; REG Node = 'STEP4:inst10\|SCHKT:inst1\|Q\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.686 ns" { CLK STEP4:inst10|SCHKT:inst1|Q[5] } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 155 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.484 ns) + CELL(0.292 ns) 4.931 ns STEP4:inst10\|SCHKT:inst1\|A1~24 3 COMB Unassigned 1 " "Info: 3: + IC(1.484 ns) + CELL(0.292 ns) = 4.931 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'STEP4:inst10\|SCHKT:inst1\|A1~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.776 ns" { STEP4:inst10|SCHKT:inst1|Q[5] STEP4:inst10|SCHKT:inst1|A1~24 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 137 26 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 5.584 ns STEP4:inst10\|SCHKT:inst1\|A1~22 4 COMB Unassigned 1 " "Info: 4: + IC(0.063 ns) + CELL(0.590 ns) = 5.584 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'STEP4:inst10\|SCHKT:inst1\|A1~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { STEP4:inst10|SCHKT:inst1|A1~24 STEP4:inst10|SCHKT:inst1|A1~22 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 138 26 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.935 ns) 6.947 ns STEP4:inst10\|SCHKT:inst1\|ENA 5 REG Unassigned 9 " "Info: 5: + IC(0.428 ns) + CELL(0.935 ns) = 6.947 ns; Loc. = Unassigned; Fanout = 9; REG Node = 'STEP4:inst10\|SCHKT:inst1\|ENA'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { STEP4:inst10|SCHKT:inst1|A1~22 STEP4:inst10|SCHKT:inst1|ENA } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 139 24 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.114 ns) 7.676 ns STEP4:inst10\|inst11 6 COMB Unassigned 305 " "Info: 6: + IC(0.615 ns) + CELL(0.114 ns) = 7.676 ns; Loc. = Unassigned; Fanout = 305; COMB Node = 'STEP4:inst10\|inst11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { STEP4:inst10|SCHKT:inst1|ENA STEP4:inst10|inst11 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 145 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.904 ns) + CELL(1.372 ns) 13.952 ns lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg5 7 MEM Unassigned 1 " "Info: 7: + IC(4.904 ns) + CELL(1.372 ns) = 13.952 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.276 ns" { STEP4:inst10|inst11 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 519 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.308 ns) 18.260 ns lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[15\] 8 MEM Unassigned 14 " "Info: 8: + IC(0.000 ns) + CELL(4.308 ns) = 18.260 ns; Loc. = Unassigned; Fanout = 14; MEM Node = 'lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.308 ns" { lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[15] } "NODE_NAME" } } { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.208 ns) + CELL(0.114 ns) 19.582 ns inst36 9 COMB Unassigned 8 " "Info: 9: + IC(1.208 ns) + CELL(0.114 ns) = 19.582 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'inst36'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.322 ns" { lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[15] inst36 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 256 528 592 304 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.292 ns) 20.235 ns lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[0\] 10 REG Unassigned 2 " "Info: 10: + IC(0.361 ns) + CELL(0.292 ns) = 20.235 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { inst36 lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.421 ns ( 51.50 % ) " "Info: Total cell delay = 10.421 ns ( 51.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.814 ns ( 48.50 % ) " "Info: Total interconnect delay = 9.814 ns ( 48.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 192 -216 -48 208 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 11.311 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK\" to source register is 11.311 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK Unassigned 18 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 18; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 192 -216 -48 208 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.114 ns) 3.004 ns STEP4:inst10\|STEP:inst12\|18 2 COMB Unassigned 5 " "Info: 2: + IC(1.421 ns) + CELL(0.114 ns) = 3.004 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'STEP4:inst10\|STEP:inst12\|18'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { CLK STEP4:inst10|STEP:inst12|18 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 147 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.935 ns) 4.367 ns STEP4:inst10\|STEP:inst12\|1 3 REG Unassigned 3 " "Info: 3: + IC(0.428 ns) + CELL(0.935 ns) = 4.367 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'STEP4:inst10\|STEP:inst12\|1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { STEP4:inst10|STEP:inst12|18 STEP4:inst10|STEP:inst12|1 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.378 ns) 4.745 ns STEP4:inst10\|inst8 4 COMB Unassigned 9 " "Info: 4: + IC(0.000 ns) + CELL(0.378 ns) = 4.745 ns; Loc. = Unassigned; Fanout = 9; COMB Node = 'STEP4:inst10\|inst8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.378 ns" { STEP4:inst10|STEP:inst12|1 STEP4:inst10|inst8 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 148 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.234 ns) + CELL(0.442 ns) 6.421 ns inst27 5 COMB Unassigned 8 " "Info: 5: + IC(1.234 ns) + CELL(0.442 ns) = 6.421 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'inst27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.676 ns" { STEP4:inst10|inst8 inst27 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -248 560 624 -200 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.776 ns) + CELL(0.114 ns) 11.311 ns lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[0\] 6 REG Unassigned 36 " "Info: 6: + IC(4.776 ns) + CELL(0.114 ns) = 11.311 ns; Loc. = Unassigned; Fanout = 36; REG Node = 'lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.890 ns" { inst27 lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.452 ns ( 30.52 % ) " "Info: Total cell delay = 3.452 ns ( 30.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.859 ns ( 69.48 % ) " "Info: Total interconnect delay = 7.859 ns ( 69.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 192 -216 -48 208 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 24.387 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to source register is 24.387 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK Unassigned 18 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 18; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 192 -216 -48 208 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.935 ns) 3.155 ns STEP4:inst10\|SCHKT:inst1\|Q\[5\] 2 REG Unassigned 8 " "Info: 2: + IC(0.751 ns) + CELL(0.935 ns) = 3.155 ns; Loc. = Unassigned; Fanout = 8; REG Node = 'STEP4:inst10\|SCHKT:inst1\|Q\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.686 ns" { CLK STEP4:inst10|SCHKT:inst1|Q[5] } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 155 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.484 ns) + CELL(0.292 ns) 4.931 ns STEP4:inst10\|SCHKT:inst1\|A1~24 3 COMB Unassigned 1 " "Info: 3: + IC(1.484 ns) + CELL(0.292 ns) = 4.931 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'STEP4:inst10\|SCHKT:inst1\|A1~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.776 ns" { STEP4:inst10|SCHKT:inst1|Q[5] STEP4:inst10|SCHKT:inst1|A1~24 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 137 26 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 5.584 ns STEP4:inst10\|SCHKT:inst1\|A1~22 4 COMB Unassigned 1 " "Info: 4: + IC(0.063 ns) + CELL(0.590 ns) = 5.584 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'STEP4:inst10\|SCHKT:inst1\|A1~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { STEP4:inst10|SCHKT:inst1|A1~24 STEP4:inst10|SCHKT:inst1|A1~22 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 138 26 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.935 ns) 6.947 ns STEP4:inst10\|SCHKT:inst1\|ENA 5 REG Unassigned 9 " "Info: 5: + IC(0.428 ns) + CELL(0.935 ns) = 6.947 ns; Loc. = Unassigned; Fanout = 9; REG Node = 'STEP4:inst10\|SCHKT:inst1\|ENA'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { STEP4:inst10|SCHKT:inst1|A1~22 STEP4:inst10|SCHKT:inst1|ENA } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 139 24 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.114 ns) 7.676 ns STEP4:inst10\|inst11 6 COMB Unassigned 305 " "Info: 6: + IC(0.615 ns) + CELL(0.114 ns) = 7.676 ns; Loc. = Unassigned; Fanout = 305; COMB Node = 'STEP4:inst10\|inst11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { STEP4:inst10|SCHKT:inst1|ENA STEP4:inst10|inst11 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 145 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.904 ns) + CELL(1.372 ns) 13.952 ns lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a12~porta_address_reg5 7 MEM Unassigned 1 " "Info: 7: + IC(4.904 ns) + CELL(1.372 ns) = 13.952 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a12~porta_address_reg5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.276 ns" { STEP4:inst10|inst11 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a12~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 423 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.308 ns) 18.260 ns lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[12\] 8 MEM Unassigned 8 " "Info: 8: + IC(0.000 ns) + CELL(4.308 ns) = 18.260 ns; Loc. = Unassigned; Fanout = 8; MEM Node = 'lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[12\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.308 ns" { lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a12~porta_address_reg5 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[12] } "NODE_NAME" } } { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.123 ns) + CELL(0.114 ns) 19.497 ns inst27 9 COMB Unassigned 8 " "Info: 9: + IC(1.123 ns) + CELL(0.114 ns) = 19.497 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'inst27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.237 ns" { lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[12] inst27 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -248 560 624 -200 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.776 ns) + CELL(0.114 ns) 24.387 ns lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[0\] 10 REG Unassigned 36 " "Info: 10: + IC(4.776 ns) + CELL(0.114 ns) = 24.387 ns; Loc. = Unassigned; Fanout = 36; REG Node = 'lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.890 ns" { inst27 lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.243 ns ( 42.00 % ) " "Info: Total cell delay = 10.243 ns ( 42.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.144 ns ( 58.00 % ) " "Info: Total interconnect delay = 14.144 ns ( 58.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 192 -216 -48 208 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns   " "Info:   Micro clock to output delay of source is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.534 ns   " "Info:   Micro setup delay of destination is 1.534 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.691 ns - Longest register register " "Info: - Longest register to register delay is 13.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[0\] 1 REG Unassigned 36 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 36; REG Node = 'lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.114 ns) 0.653 ns ALU181:inst17\|F9~225 2 COMB Unassigned 13 " "Info: 2: + IC(0.539 ns) + CELL(0.114 ns) = 0.653 ns; Loc. = Unassigned; Fanout = 13; COMB Node = 'ALU181:inst17\|F9~225'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] ALU181:inst17|F9~225 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.590 ns) 2.326 ns ALU181:inst17\|Add10~38 3 COMB Unassigned 1 " "Info: 3: + IC(1.083 ns) + CELL(0.590 ns) = 2.326 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU181:inst17\|Add10~38'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.673 ns" { ALU181:inst17|F9~225 ALU181:inst17|Add10~38 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 167 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.239 ns) + CELL(0.114 ns) 3.679 ns ALU181:inst17\|Mux8~9 4 COMB Unassigned 1 " "Info: 4: + IC(1.239 ns) + CELL(0.114 ns) = 3.679 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU181:inst17\|Mux8~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.353 ns" { ALU181:inst17|Add10~38 ALU181:inst17|Mux8~9 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.413 ns) + CELL(0.292 ns) 5.384 ns ALU181:inst17\|Mux8~10 5 COMB Unassigned 1 " "Info: 5: + IC(1.413 ns) + CELL(0.292 ns) = 5.384 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU181:inst17\|Mux8~10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { ALU181:inst17|Mux8~9 ALU181:inst17|Mux8~10 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.442 ns) 6.756 ns ALU181:inst17\|Mux8~11 6 COMB Unassigned 1 " "Info: 6: + IC(0.930 ns) + CELL(0.442 ns) = 6.756 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU181:inst17\|Mux8~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.372 ns" { ALU181:inst17|Mux8~10 ALU181:inst17|Mux8~11 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.292 ns) 8.121 ns ALU181:inst17\|Mux8~12 7 COMB Unassigned 1 " "Info: 7: + IC(1.073 ns) + CELL(0.292 ns) = 8.121 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU181:inst17\|Mux8~12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { ALU181:inst17|Mux8~11 ALU181:inst17|Mux8~12 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.114 ns) 8.774 ns ALU181:inst17\|Mux8~13 8 COMB Unassigned 1 " "Info: 8: + IC(0.539 ns) + CELL(0.114 ns) = 8.774 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU181:inst17\|Mux8~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { ALU181:inst17|Mux8~12 ALU181:inst17|Mux8~13 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.684 ns) + CELL(0.590 ns) 10.048 ns ALU181:inst17\|Mux8~19 9 COMB Unassigned 3 " "Info: 9: + IC(0.684 ns) + CELL(0.590 ns) = 10.048 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'ALU181:inst17\|Mux8~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { ALU181:inst17|Mux8~13 ALU181:inst17|Mux8~19 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 10.701 ns lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[0\]~38 10 COMB Unassigned 1 " "Info: 10: + IC(0.063 ns) + CELL(0.590 ns) = 10.701 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[0\]~38'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { ALU181:inst17|Mux8~19 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~38 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 11.354 ns lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[0\]~41 11 COMB Unassigned 2 " "Info: 11: + IC(0.063 ns) + CELL(0.590 ns) = 11.354 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[0\]~41'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~38 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~41 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.114 ns) 12.007 ns lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[0\]~63 12 COMB Unassigned 11 " "Info: 12: + IC(0.539 ns) + CELL(0.114 ns) = 12.007 ns; Loc. = Unassigned; Fanout = 11; COMB Node = 'lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[0\]~63'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~41 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~63 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.094 ns) + CELL(0.590 ns) 13.691 ns lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[0\] 13 REG Unassigned 2 " "Info: 13: + IC(1.094 ns) + CELL(0.590 ns) = 13.691 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.684 ns" { lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~63 lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.432 ns ( 32.37 % ) " "Info: Total cell delay = 4.432 ns ( 32.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.259 ns ( 67.63 % ) " "Info: Total interconnect delay = 9.259 ns ( 67.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.691 ns" { lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] ALU181:inst17|F9~225 ALU181:inst17|Add10~38 ALU181:inst17|Mux8~9 ALU181:inst17|Mux8~10 ALU181:inst17|Mux8~11 ALU181:inst17|Mux8~12 ALU181:inst17|Mux8~13 ALU181:inst17|Mux8~19 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~38 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~41 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~63 lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.691 ns" { lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] ALU181:inst17|F9~225 ALU181:inst17|Add10~38 ALU181:inst17|Mux8~9 ALU181:inst17|Mux8~10 ALU181:inst17|Mux8~11 ALU181:inst17|Mux8~12 ALU181:inst17|Mux8~13 ALU181:inst17|Mux8~19 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~38 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~41 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~63 lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "13.691 ns register register " "Info: Estimated most critical path is register to register delay of 13.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[0\] 1 REG LAB_X22_Y10 36 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X22_Y10; Fanout = 36; REG Node = 'lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.114 ns) 0.653 ns ALU181:inst17\|F9~225 2 COMB LAB_X22_Y10 13 " "Info: 2: + IC(0.539 ns) + CELL(0.114 ns) = 0.653 ns; Loc. = LAB_X22_Y10; Fanout = 13; COMB Node = 'ALU181:inst17\|F9~225'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] ALU181:inst17|F9~225 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.590 ns) 2.326 ns ALU181:inst17\|Add10~38 3 COMB LAB_X23_Y12 1 " "Info: 3: + IC(1.083 ns) + CELL(0.590 ns) = 2.326 ns; Loc. = LAB_X23_Y12; Fanout = 1; COMB Node = 'ALU181:inst17\|Add10~38'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.673 ns" { ALU181:inst17|F9~225 ALU181:inst17|Add10~38 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 167 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.239 ns) + CELL(0.114 ns) 3.679 ns ALU181:inst17\|Mux8~9 4 COMB LAB_X23_Y14 1 " "Info: 4: + IC(1.239 ns) + CELL(0.114 ns) = 3.679 ns; Loc. = LAB_X23_Y14; Fanout = 1; COMB Node = 'ALU181:inst17\|Mux8~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.353 ns" { ALU181:inst17|Add10~38 ALU181:inst17|Mux8~9 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.413 ns) + CELL(0.292 ns) 5.384 ns ALU181:inst17\|Mux8~10 5 COMB LAB_X19_Y10 1 " "Info: 5: + IC(1.413 ns) + CELL(0.292 ns) = 5.384 ns; Loc. = LAB_X19_Y10; Fanout = 1; COMB Node = 'ALU181:inst17\|Mux8~10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { ALU181:inst17|Mux8~9 ALU181:inst17|Mux8~10 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.442 ns) 6.756 ns ALU181:inst17\|Mux8~11 6 COMB LAB_X20_Y13 1 " "Info: 6: + IC(0.930 ns) + CELL(0.442 ns) = 6.756 ns; Loc. = LAB_X20_Y13; Fanout = 1; COMB Node = 'ALU181:inst17\|Mux8~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.372 ns" { ALU181:inst17|Mux8~10 ALU181:inst17|Mux8~11 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.292 ns) 8.121 ns ALU181:inst17\|Mux8~12 7 COMB LAB_X19_Y10 1 " "Info: 7: + IC(1.073 ns) + CELL(0.292 ns) = 8.121 ns; Loc. = LAB_X19_Y10; Fanout = 1; COMB Node = 'ALU181:inst17\|Mux8~12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { ALU181:inst17|Mux8~11 ALU181:inst17|Mux8~12 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.114 ns) 8.774 ns ALU181:inst17\|Mux8~13 8 COMB LAB_X19_Y10 1 " "Info: 8: + IC(0.539 ns) + CELL(0.114 ns) = 8.774 ns; Loc. = LAB_X19_Y10; Fanout = 1; COMB Node = 'ALU181:inst17\|Mux8~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { ALU181:inst17|Mux8~12 ALU181:inst17|Mux8~13 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.684 ns) + CELL(0.590 ns) 10.048 ns ALU181:inst17\|Mux8~19 9 COMB LAB_X22_Y10 3 " "Info: 9: + IC(0.684 ns) + CELL(0.590 ns) = 10.048 ns; Loc. = LAB_X22_Y10; Fanout = 3; COMB Node = 'ALU181:inst17\|Mux8~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { ALU181:inst17|Mux8~13 ALU181:inst17|Mux8~19 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 10.701 ns lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[0\]~38 10 COMB LAB_X22_Y10 1 " "Info: 10: + IC(0.063 ns) + CELL(0.590 ns) = 10.701 ns; Loc. = LAB_X22_Y10; Fanout = 1; COMB Node = 'lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[0\]~38'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { ALU181:inst17|Mux8~19 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~38 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 11.354 ns lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[0\]~41 11 COMB LAB_X22_Y10 2 " "Info: 11: + IC(0.063 ns) + CELL(0.590 ns) = 11.354 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[0\]~41'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~38 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~41 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.114 ns) 12.007 ns lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[0\]~63 12 COMB LAB_X22_Y10 11 " "Info: 12: + IC(0.539 ns) + CELL(0.114 ns) = 12.007 ns; Loc. = LAB_X22_Y10; Fanout = 11; COMB Node = 'lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[0\]~63'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~41 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~63 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.094 ns) + CELL(0.590 ns) 13.691 ns lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[0\] 13 REG LAB_X19_Y8 2 " "Info: 13: + IC(1.094 ns) + CELL(0.590 ns) = 13.691 ns; Loc. = LAB_X19_Y8; Fanout = 2; REG Node = 'lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.684 ns" { lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~63 lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.432 ns ( 32.37 % ) " "Info: Total cell delay = 4.432 ns ( 32.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.259 ns ( 67.63 % ) " "Info: Total interconnect delay = 9.259 ns ( 67.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.691 ns" { lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] ALU181:inst17|F9~225 ALU181:inst17|Add10~38 ALU181:inst17|Mux8~9 ALU181:inst17|Mux8~10 ALU181:inst17|Mux8~11 ALU181:inst17|Mux8~12 ALU181:inst17|Mux8~13 ALU181:inst17|Mux8~19 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~38 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~41 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~63 lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "3 3304 " "Info: 3 (of 3304) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Info: Average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X12_Y11 X23_Y21 " "Info: Peak interconnect usage is 23% of the available device resources in the region that extends from location X12_Y11 to location X23_Y21" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "2 " "Warning: Following 2 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "P36 GND " "Info: Pin P36 has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P36 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "P36" } } } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 1134 15 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P36 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "P37 GND " "Info: Pin P37 has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P37 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "P37" } } } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 1151 15 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P37 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/90/quartus/cpu/cpu.fit.smsg " "Info: Generated suppressed messages file C:/altera/90/quartus/cpu/cpu.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "209 " "Info: Peak virtual memory: 209 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 21:40:28 2013 " "Info: Processing ended: Tue Dec 03 21:40:28 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Info: Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 21:40:30 2013 " "Info: Processing started: Tue Dec 03 21:40:30 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cpu -c cpu " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Peak virtual memory: 160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 21:40:34 2013 " "Info: Processing ended: Tue Dec 03 21:40:34 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 21:40:35 2013 " "Info: Processing started: Tue Dec 03 21:40:35 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch1:inst21\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"lpm_latch1:inst21\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch1:inst21\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"lpm_latch1:inst21\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch1:inst21\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"lpm_latch1:inst21\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch1:inst21\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"lpm_latch1:inst21\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch1:inst21\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"lpm_latch1:inst21\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch1:inst21\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"lpm_latch1:inst21\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch1:inst21\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"lpm_latch1:inst21\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch1:inst21\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"lpm_latch1:inst21\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst12\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"lpm_latch0:inst12\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst12\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"lpm_latch0:inst12\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst12\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"lpm_latch0:inst12\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst12\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"lpm_latch0:inst12\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst12\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"lpm_latch0:inst12\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst12\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"lpm_latch0:inst12\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst12\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"lpm_latch0:inst12\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst12\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"lpm_latch0:inst12\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pccounter:inst23\|lpm_latch1:inst2\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"pccounter:inst23\|lpm_latch1:inst2\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pccounter:inst23\|lpm_latch1:inst2\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"pccounter:inst23\|lpm_latch1:inst2\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pccounter:inst23\|lpm_latch1:inst2\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"pccounter:inst23\|lpm_latch1:inst2\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pccounter:inst23\|lpm_latch1:inst2\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"pccounter:inst23\|lpm_latch1:inst2\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pccounter:inst23\|lpm_latch1:inst2\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"pccounter:inst23\|lpm_latch1:inst2\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pccounter:inst23\|lpm_latch1:inst2\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"pccounter:inst23\|lpm_latch1:inst2\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pccounter:inst23\|lpm_latch1:inst2\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"pccounter:inst23\|lpm_latch1:inst2\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pccounter:inst23\|lpm_latch1:inst2\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"pccounter:inst23\|lpm_latch1:inst2\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"lpm_latch0:inst14\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 192 -216 -48 208 "CLK" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "P1_1 " "Info: Assuming node \"P1_1\" is an undefined clock" {  } { { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 136 1544 1712 152 "P1_1" "" } { -256 1528 1592 -240 "P1_1" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "P1_1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "60 " "Warning: Found 60 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\] " "Info: Detected ripple clock \"lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\]\" as buffer" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[0\] " "Info: Detected ripple clock \"lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[0\]\" as buffer" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst36 " "Info: Detected gated clock \"inst36\" as buffer" {  } { { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 256 528 592 304 "inst36" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst36" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "pccounter:inst23\|inst4~0 " "Info: Detected gated clock \"pccounter:inst23\|inst4~0\" as buffer" {  } { { "pccounter.bdf" "" { Schematic "C:/altera/90/quartus/cpu/pccounter.bdf" { { 408 216 280 456 "inst4" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "pccounter:inst23\|inst4~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "pccounter:inst23\|inst5~0 " "Info: Detected gated clock \"pccounter:inst23\|inst5~0\" as buffer" {  } { { "pccounter.bdf" "" { Schematic "C:/altera/90/quartus/cpu/pccounter.bdf" { { 296 216 280 344 "inst5" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "pccounter:inst23\|inst5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "pccounter:inst23\|inst5~1 " "Info: Detected gated clock \"pccounter:inst23\|inst5~1\" as buffer" {  } { { "pccounter.bdf" "" { Schematic "C:/altera/90/quartus/cpu/pccounter.bdf" { { 296 216 280 344 "inst5" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "pccounter:inst23\|inst5~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst35 " "Info: Detected gated clock \"inst35\" as buffer" {  } { { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 144 496 560 192 "inst35" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "pccounter:inst23\|inst6~0 " "Info: Detected gated clock \"pccounter:inst23\|inst6~0\" as buffer" {  } { { "pccounter.bdf" "" { Schematic "C:/altera/90/quartus/cpu/pccounter.bdf" { { 192 208 272 240 "inst6" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "pccounter:inst23\|inst6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst34 " "Info: Detected gated clock \"inst34\" as buffer" {  } { { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 16 504 568 64 "inst34" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 156 79 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 156 79 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 156 79 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 156 79 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 156 79 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[6\] " "Info: Detected ripple clock \"STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[6\]\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 156 79 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 156 79 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[7\] " "Info: Detected ripple clock \"STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[7\]\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 156 79 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP4:inst10\|SCHKT:inst1\|Q\[5\] " "Info: Detected ripple clock \"STEP4:inst10\|SCHKT:inst1\|Q\[5\]\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 155 28 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|SCHKT:inst1\|Q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[8\] " "Info: Detected ripple clock \"STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[8\]\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 156 79 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "STEP4:inst10\|SCHKT:inst1\|CLKA~59 " "Info: Detected gated clock \"STEP4:inst10\|SCHKT:inst1\|CLKA~59\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 71 28 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|SCHKT:inst1\|CLKA~59" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[9\] " "Info: Detected ripple clock \"STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[9\]\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 156 79 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|SCHKT:inst1\|lpm_counter:CT8_rtl_0\|cntr_pt6:auto_generated\|safe_q\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "STEP4:inst10\|SCHKT:inst1\|CLKA~60 " "Info: Detected gated clock \"STEP4:inst10\|SCHKT:inst1\|CLKA~60\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 86 28 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|SCHKT:inst1\|CLKA~60" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "STEP4:inst10\|SCHKT:inst1\|CLKA~61 " "Info: Detected gated clock \"STEP4:inst10\|SCHKT:inst1\|CLKA~61\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 92 28 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|SCHKT:inst1\|CLKA~61" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP4:inst10\|SCHKT:inst1\|Q\[3\] " "Info: Detected ripple clock \"STEP4:inst10\|SCHKT:inst1\|Q\[3\]\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 155 28 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|SCHKT:inst1\|Q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP4:inst10\|SCHKT:inst1\|Q\[4\] " "Info: Detected ripple clock \"STEP4:inst10\|SCHKT:inst1\|Q\[4\]\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 155 28 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|SCHKT:inst1\|Q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "STEP4:inst10\|SCHKT:inst1\|A1~24 " "Info: Detected gated clock \"STEP4:inst10\|SCHKT:inst1\|A1~24\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 137 26 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|SCHKT:inst1\|A1~24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP4:inst10\|SCHKT:inst1\|Q\[2\] " "Info: Detected ripple clock \"STEP4:inst10\|SCHKT:inst1\|Q\[2\]\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 155 28 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|SCHKT:inst1\|Q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP4:inst10\|SCHKT:inst1\|Q\[1\] " "Info: Detected ripple clock \"STEP4:inst10\|SCHKT:inst1\|Q\[1\]\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 155 28 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|SCHKT:inst1\|Q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP4:inst10\|SCHKT:inst1\|Q\[0\] " "Info: Detected ripple clock \"STEP4:inst10\|SCHKT:inst1\|Q\[0\]\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 155 28 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|SCHKT:inst1\|Q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dsplay:inst11\|dsp:48\|cnt3:216\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_2ai:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"dsplay:inst11\|dsp:48\|cnt3:216\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_2ai:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_2ai.tdf" "" { Text "C:/altera/90/quartus/cpu/db/cntr_2ai.tdf" 67 8 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "dsplay:inst11\|dsp:48\|cnt3:216\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_2ai:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dsplay:inst11\|dsp:48\|cnt3:216\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_2ai:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"dsplay:inst11\|dsp:48\|cnt3:216\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_2ai:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_2ai.tdf" "" { Text "C:/altera/90/quartus/cpu/db/cntr_2ai.tdf" 67 8 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "dsplay:inst11\|dsp:48\|cnt3:216\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_2ai:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dsplay:inst11\|dsp:48\|cnt3:216\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_2ai:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"dsplay:inst11\|dsp:48\|cnt3:216\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_2ai:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_2ai.tdf" "" { Text "C:/altera/90/quartus/cpu/db/cntr_2ai.tdf" 67 8 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "dsplay:inst11\|dsp:48\|cnt3:216\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_2ai:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dsplay:inst11\|dsp:48\|135 " "Info: Detected gated clock \"dsplay:inst11\|dsp:48\|135\" as buffer" {  } { { "dsp.bdf" "" { Schematic "C:/altera/90/quartus/cpu/dsp.bdf" { { 288 456 520 328 "135" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "dsplay:inst11\|dsp:48\|135" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "STEP4:inst10\|inst10 " "Info: Detected gated clock \"STEP4:inst10\|inst10\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 150 13 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|inst10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst28 " "Info: Detected gated clock \"inst28\" as buffer" {  } { { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -200 560 624 -152 "inst28" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP4:inst10\|STEP:inst12\|16 " "Info: Detected ripple clock \"STEP4:inst10\|STEP:inst12\|16\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 54 23 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|STEP:inst12\|16" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP4:inst10\|STEP:inst12\|5 " "Info: Detected ripple clock \"STEP4:inst10\|STEP:inst12\|5\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 143 22 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|STEP:inst12\|5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "STEP4:inst10\|inst8 " "Info: Detected gated clock \"STEP4:inst10\|inst8\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 148 12 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "STEP4:inst10\|STEP:inst12\|18 " "Info: Detected gated clock \"STEP4:inst10\|STEP:inst12\|18\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 147 23 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|STEP:inst12\|18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP4:inst10\|STEP:inst12\|1 " "Info: Detected ripple clock \"STEP4:inst10\|STEP:inst12\|1\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 141 22 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|STEP:inst12\|1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP4:inst10\|STEP:inst12\|4 " "Info: Detected ripple clock \"STEP4:inst10\|STEP:inst12\|4\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 142 22 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|STEP:inst12\|4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "STEP4:inst10\|SCHKT:inst1\|A1~22 " "Info: Detected gated clock \"STEP4:inst10\|SCHKT:inst1\|A1~22\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 138 26 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|SCHKT:inst1\|A1~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "STEP4:inst10\|inst9 " "Info: Detected gated clock \"STEP4:inst10\|inst9\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 149 12 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|inst9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg5 " "Info: Detected ripple clock \"lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 519 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg4 " "Info: Detected ripple clock \"lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 519 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg3 " "Info: Detected ripple clock \"lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 519 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg2 " "Info: Detected ripple clock \"lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 519 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg1 " "Info: Detected ripple clock \"lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 519 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg0 " "Info: Detected ripple clock \"lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 519 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP4:inst10\|SCHKT:inst1\|ENA " "Info: Detected ripple clock \"STEP4:inst10\|SCHKT:inst1\|ENA\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 139 24 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|SCHKT:inst1\|ENA" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP4:inst10\|STEP:inst12\|3 " "Info: Detected ripple clock \"STEP4:inst10\|STEP:inst12\|3\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 144 22 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|STEP:inst12\|3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "STEP4:inst10\|inst11 " "Info: Detected gated clock \"STEP4:inst10\|inst11\" as buffer" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 145 13 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "STEP4:inst10\|inst11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[16\] " "Info: Detected gated clock \"lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[16\]\" as buffer" {  } { { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 34 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[16\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[14\] " "Info: Detected gated clock \"lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[14\]\" as buffer" {  } { { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 34 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[14\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[13\] " "Info: Detected gated clock \"lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[13\]\" as buffer" {  } { { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 34 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[13\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[12\] " "Info: Detected gated clock \"lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[12\]\" as buffer" {  } { { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 34 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[12\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[8\] " "Info: Detected gated clock \"lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[8\]\" as buffer" {  } { { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 34 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[8\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[7\] " "Info: Detected gated clock \"lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[7\]\" as buffer" {  } { { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 34 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[7\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[6\] " "Info: Detected gated clock \"lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[6\]\" as buffer" {  } { { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 34 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[6\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[15\] " "Info: Detected gated clock \"lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[15\]\" as buffer" {  } { { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 34 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[15\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[0\] memory lpm_ram_dq0:inst15\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|altsyncram_n7a2:altsyncram1\|ram_block3a6~porta_datain_reg5 18.29 MHz 54.682 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 18.29 MHz between source register \"lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[0\]\" and destination memory \"lpm_ram_dq0:inst15\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|altsyncram_n7a2:altsyncram1\|ram_block3a6~porta_datain_reg5\" (period= 54.682 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.941 ns + Longest register memory " "Info: + Longest register to memory delay is 12.941 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[0\] 1 REG LC_X22_Y10_N0 36 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X22_Y10_N0; Fanout = 36; REG Node = 'lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 0.296 ns ALU181:inst17\|F9~225 2 COMB LC_X22_Y10_N1 13 " "Info: 2: + IC(0.182 ns) + CELL(0.114 ns) = 0.296 ns; Loc. = LC_X22_Y10_N1; Fanout = 13; COMB Node = 'ALU181:inst17\|F9~225'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] ALU181:inst17|F9~225 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.257 ns) + CELL(0.442 ns) 1.995 ns ALU181:inst17\|Add10~38 3 COMB LC_X23_Y12_N0 1 " "Info: 3: + IC(1.257 ns) + CELL(0.442 ns) = 1.995 ns; Loc. = LC_X23_Y12_N0; Fanout = 1; COMB Node = 'ALU181:inst17\|Add10~38'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.699 ns" { ALU181:inst17|F9~225 ALU181:inst17|Add10~38 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 167 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.244 ns) + CELL(0.114 ns) 3.353 ns ALU181:inst17\|Mux8~9 4 COMB LC_X23_Y14_N9 1 " "Info: 4: + IC(1.244 ns) + CELL(0.114 ns) = 3.353 ns; Loc. = LC_X23_Y14_N9; Fanout = 1; COMB Node = 'ALU181:inst17\|Mux8~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.358 ns" { ALU181:inst17|Add10~38 ALU181:inst17|Mux8~9 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.578 ns) + CELL(0.114 ns) 5.045 ns ALU181:inst17\|Mux8~10 5 COMB LC_X19_Y10_N9 1 " "Info: 5: + IC(1.578 ns) + CELL(0.114 ns) = 5.045 ns; Loc. = LC_X19_Y10_N9; Fanout = 1; COMB Node = 'ALU181:inst17\|Mux8~10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.692 ns" { ALU181:inst17|Mux8~9 ALU181:inst17|Mux8~10 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.199 ns) + CELL(0.114 ns) 6.358 ns ALU181:inst17\|Mux8~11 6 COMB LC_X20_Y13_N0 1 " "Info: 6: + IC(1.199 ns) + CELL(0.114 ns) = 6.358 ns; Loc. = LC_X20_Y13_N0; Fanout = 1; COMB Node = 'ALU181:inst17\|Mux8~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { ALU181:inst17|Mux8~10 ALU181:inst17|Mux8~11 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.114 ns) 7.698 ns ALU181:inst17\|Mux8~12 7 COMB LC_X19_Y10_N5 1 " "Info: 7: + IC(1.226 ns) + CELL(0.114 ns) = 7.698 ns; Loc. = LC_X19_Y10_N5; Fanout = 1; COMB Node = 'ALU181:inst17\|Mux8~12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { ALU181:inst17|Mux8~11 ALU181:inst17|Mux8~12 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 7.994 ns ALU181:inst17\|Mux8~13 8 COMB LC_X19_Y10_N6 1 " "Info: 8: + IC(0.182 ns) + CELL(0.114 ns) = 7.994 ns; Loc. = LC_X19_Y10_N6; Fanout = 1; COMB Node = 'ALU181:inst17\|Mux8~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { ALU181:inst17|Mux8~12 ALU181:inst17|Mux8~13 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.130 ns) + CELL(0.114 ns) 9.238 ns ALU181:inst17\|Mux8~19 9 COMB LC_X22_Y10_N3 3 " "Info: 9: + IC(1.130 ns) + CELL(0.114 ns) = 9.238 ns; Loc. = LC_X22_Y10_N3; Fanout = 3; COMB Node = 'ALU181:inst17\|Mux8~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.244 ns" { ALU181:inst17|Mux8~13 ALU181:inst17|Mux8~19 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.114 ns) 9.795 ns lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[0\]~38 10 COMB LC_X22_Y10_N5 1 " "Info: 10: + IC(0.443 ns) + CELL(0.114 ns) = 9.795 ns; Loc. = LC_X22_Y10_N5; Fanout = 1; COMB Node = 'lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[0\]~38'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { ALU181:inst17|Mux8~19 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~38 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 10.091 ns lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[0\]~41 11 COMB LC_X22_Y10_N6 2 " "Info: 11: + IC(0.182 ns) + CELL(0.114 ns) = 10.091 ns; Loc. = LC_X22_Y10_N6; Fanout = 2; COMB Node = 'lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[0\]~41'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~38 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~41 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 10.387 ns lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[0\]~63 12 COMB LC_X22_Y10_N7 11 " "Info: 12: + IC(0.182 ns) + CELL(0.114 ns) = 10.387 ns; Loc. = LC_X22_Y10_N7; Fanout = 11; COMB Node = 'lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[0\]~63'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~41 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~63 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.198 ns) + CELL(0.356 ns) 12.941 ns lpm_ram_dq0:inst15\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|altsyncram_n7a2:altsyncram1\|ram_block3a6~porta_datain_reg5 13 MEM M4K_X17_Y12 1 " "Info: 13: + IC(2.198 ns) + CELL(0.356 ns) = 12.941 ns; Loc. = M4K_X17_Y12; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst15\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|altsyncram_n7a2:altsyncram1\|ram_block3a6~porta_datain_reg5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.554 ns" { lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~63 lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg5 } "NODE_NAME" } } { "db/altsyncram_n7a2.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_n7a2.tdf" 239 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.938 ns ( 14.98 % ) " "Info: Total cell delay = 1.938 ns ( 14.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.003 ns ( 85.02 % ) " "Info: Total interconnect delay = 11.003 ns ( 85.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.941 ns" { lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] ALU181:inst17|F9~225 ALU181:inst17|Add10~38 ALU181:inst17|Mux8~9 ALU181:inst17|Mux8~10 ALU181:inst17|Mux8~11 ALU181:inst17|Mux8~12 ALU181:inst17|Mux8~13 ALU181:inst17|Mux8~19 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~38 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~41 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~63 lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg5 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.941 ns" { lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] {} ALU181:inst17|F9~225 {} ALU181:inst17|Add10~38 {} ALU181:inst17|Mux8~9 {} ALU181:inst17|Mux8~10 {} ALU181:inst17|Mux8~11 {} ALU181:inst17|Mux8~12 {} ALU181:inst17|Mux8~13 {} ALU181:inst17|Mux8~19 {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~38 {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~41 {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~63 {} lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg5 {} } { 0.000ns 0.182ns 1.257ns 1.244ns 1.578ns 1.199ns 1.226ns 0.182ns 1.130ns 0.443ns 0.182ns 0.182ns 2.198ns } { 0.000ns 0.114ns 0.442ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.356ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-14.307 ns - Smallest " "Info: - Smallest clock skew is -14.307 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 11.109 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLK\" to destination memory is 11.109 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 18 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 18; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 192 -216 -48 208 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.590 ns) 3.359 ns STEP4:inst10\|STEP:inst12\|18 2 COMB LC_X19_Y9_N7 5 " "Info: 2: + IC(1.300 ns) + CELL(0.590 ns) = 3.359 ns; Loc. = LC_X19_Y9_N7; Fanout = 5; COMB Node = 'STEP4:inst10\|STEP:inst12\|18'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.890 ns" { CLK STEP4:inst10|STEP:inst12|18 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 147 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.935 ns) 4.753 ns STEP4:inst10\|STEP:inst12\|3 3 REG LC_X19_Y9_N5 3 " "Info: 3: + IC(0.459 ns) + CELL(0.935 ns) = 4.753 ns; Loc. = LC_X19_Y9_N5; Fanout = 3; REG Node = 'STEP4:inst10\|STEP:inst12\|3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.394 ns" { STEP4:inst10|STEP:inst12|18 STEP4:inst10|STEP:inst12|3 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 144 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.506 ns) + CELL(0.442 ns) 5.701 ns STEP4:inst10\|inst11 4 COMB LC_X19_Y9_N4 88 " "Info: 4: + IC(0.506 ns) + CELL(0.442 ns) = 5.701 ns; Loc. = LC_X19_Y9_N4; Fanout = 88; COMB Node = 'STEP4:inst10\|inst11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.948 ns" { STEP4:inst10|STEP:inst12|3 STEP4:inst10|inst11 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 145 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.686 ns) + CELL(0.722 ns) 11.109 ns lpm_ram_dq0:inst15\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|altsyncram_n7a2:altsyncram1\|ram_block3a6~porta_datain_reg5 5 MEM M4K_X17_Y12 1 " "Info: 5: + IC(4.686 ns) + CELL(0.722 ns) = 11.109 ns; Loc. = M4K_X17_Y12; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst15\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|altsyncram_n7a2:altsyncram1\|ram_block3a6~porta_datain_reg5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.408 ns" { STEP4:inst10|inst11 lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg5 } "NODE_NAME" } } { "db/altsyncram_n7a2.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_n7a2.tdf" 239 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.158 ns ( 37.43 % ) " "Info: Total cell delay = 4.158 ns ( 37.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.951 ns ( 62.57 % ) " "Info: Total interconnect delay = 6.951 ns ( 62.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.109 ns" { CLK STEP4:inst10|STEP:inst12|18 STEP4:inst10|STEP:inst12|3 STEP4:inst10|inst11 lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg5 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.109 ns" { CLK {} CLK~out0 {} STEP4:inst10|STEP:inst12|18 {} STEP4:inst10|STEP:inst12|3 {} STEP4:inst10|inst11 {} lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg5 {} } { 0.000ns 0.000ns 1.300ns 0.459ns 0.506ns 4.686ns } { 0.000ns 1.469ns 0.590ns 0.935ns 0.442ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 25.416 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 25.416 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 18 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 18; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 192 -216 -48 208 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.935 ns) 3.133 ns STEP4:inst10\|SCHKT:inst1\|Q\[4\] 2 REG LC_X23_Y6_N4 16 " "Info: 2: + IC(0.729 ns) + CELL(0.935 ns) = 3.133 ns; Loc. = LC_X23_Y6_N4; Fanout = 16; REG Node = 'STEP4:inst10\|SCHKT:inst1\|Q\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.664 ns" { CLK STEP4:inst10|SCHKT:inst1|Q[4] } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 155 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.607 ns) + CELL(0.442 ns) 5.182 ns STEP4:inst10\|SCHKT:inst1\|A1~24 3 COMB LC_X19_Y9_N1 1 " "Info: 3: + IC(1.607 ns) + CELL(0.442 ns) = 5.182 ns; Loc. = LC_X19_Y9_N1; Fanout = 1; COMB Node = 'STEP4:inst10\|SCHKT:inst1\|A1~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.049 ns" { STEP4:inst10|SCHKT:inst1|Q[4] STEP4:inst10|SCHKT:inst1|A1~24 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 137 26 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 5.478 ns STEP4:inst10\|SCHKT:inst1\|A1~22 4 COMB LC_X19_Y9_N2 1 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 5.478 ns; Loc. = LC_X19_Y9_N2; Fanout = 1; COMB Node = 'STEP4:inst10\|SCHKT:inst1\|A1~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { STEP4:inst10|SCHKT:inst1|A1~24 STEP4:inst10|SCHKT:inst1|A1~22 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 138 26 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.935 ns) 6.873 ns STEP4:inst10\|SCHKT:inst1\|ENA 5 REG LC_X19_Y9_N6 9 " "Info: 5: + IC(0.460 ns) + CELL(0.935 ns) = 6.873 ns; Loc. = LC_X19_Y9_N6; Fanout = 9; REG Node = 'STEP4:inst10\|SCHKT:inst1\|ENA'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.395 ns" { STEP4:inst10|SCHKT:inst1|A1~22 STEP4:inst10|SCHKT:inst1|ENA } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 139 24 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.114 ns) 7.537 ns STEP4:inst10\|inst11 6 COMB LC_X19_Y9_N4 88 " "Info: 6: + IC(0.550 ns) + CELL(0.114 ns) = 7.537 ns; Loc. = LC_X19_Y9_N4; Fanout = 88; COMB Node = 'STEP4:inst10\|inst11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { STEP4:inst10|SCHKT:inst1|ENA STEP4:inst10|inst11 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 145 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.684 ns) + CELL(1.372 ns) 13.593 ns lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg5 7 MEM M4K_X17_Y10 18 " "Info: 7: + IC(4.684 ns) + CELL(1.372 ns) = 13.593 ns; Loc. = M4K_X17_Y10; Fanout = 18; MEM Node = 'lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.056 ns" { STEP4:inst10|inst11 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 519 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.308 ns) 17.901 ns lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[13\] 8 MEM M4K_X17_Y10 8 " "Info: 8: + IC(0.000 ns) + CELL(4.308 ns) = 17.901 ns; Loc. = M4K_X17_Y10; Fanout = 8; MEM Node = 'lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[13\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.308 ns" { lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[13] } "NODE_NAME" } } { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.180 ns) + CELL(0.442 ns) 19.523 ns inst27 9 COMB LC_X15_Y10_N1 8 " "Info: 9: + IC(1.180 ns) + CELL(0.442 ns) = 19.523 ns; Loc. = LC_X15_Y10_N1; Fanout = 8; COMB Node = 'inst27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.622 ns" { lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[13] inst27 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -248 560 624 -200 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.601 ns) + CELL(0.292 ns) 25.416 ns lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[0\] 10 REG LC_X22_Y10_N0 36 " "Info: 10: + IC(5.601 ns) + CELL(0.292 ns) = 25.416 ns; Loc. = LC_X22_Y10_N0; Fanout = 36; REG Node = 'lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.893 ns" { inst27 lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.423 ns ( 41.01 % ) " "Info: Total cell delay = 10.423 ns ( 41.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.993 ns ( 58.99 % ) " "Info: Total interconnect delay = 14.993 ns ( 58.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "25.416 ns" { CLK STEP4:inst10|SCHKT:inst1|Q[4] STEP4:inst10|SCHKT:inst1|A1~24 STEP4:inst10|SCHKT:inst1|A1~22 STEP4:inst10|SCHKT:inst1|ENA STEP4:inst10|inst11 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[13] inst27 lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "25.416 ns" { CLK {} CLK~out0 {} STEP4:inst10|SCHKT:inst1|Q[4] {} STEP4:inst10|SCHKT:inst1|A1~24 {} STEP4:inst10|SCHKT:inst1|A1~22 {} STEP4:inst10|SCHKT:inst1|ENA {} STEP4:inst10|inst11 {} lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 {} lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[13] {} inst27 {} lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 0.729ns 1.607ns 0.182ns 0.460ns 0.550ns 4.684ns 0.000ns 1.180ns 5.601ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.114ns 0.935ns 0.114ns 1.372ns 4.308ns 0.442ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.109 ns" { CLK STEP4:inst10|STEP:inst12|18 STEP4:inst10|STEP:inst12|3 STEP4:inst10|inst11 lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg5 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.109 ns" { CLK {} CLK~out0 {} STEP4:inst10|STEP:inst12|18 {} STEP4:inst10|STEP:inst12|3 {} STEP4:inst10|inst11 {} lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg5 {} } { 0.000ns 0.000ns 1.300ns 0.459ns 0.506ns 4.686ns } { 0.000ns 1.469ns 0.590ns 0.935ns 0.442ns 0.722ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "25.416 ns" { CLK STEP4:inst10|SCHKT:inst1|Q[4] STEP4:inst10|SCHKT:inst1|A1~24 STEP4:inst10|SCHKT:inst1|A1~22 STEP4:inst10|SCHKT:inst1|ENA STEP4:inst10|inst11 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[13] inst27 lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "25.416 ns" { CLK {} CLK~out0 {} STEP4:inst10|SCHKT:inst1|Q[4] {} STEP4:inst10|SCHKT:inst1|A1~24 {} STEP4:inst10|SCHKT:inst1|A1~22 {} STEP4:inst10|SCHKT:inst1|ENA {} STEP4:inst10|inst11 {} lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 {} lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[13] {} inst27 {} lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 0.729ns 1.607ns 0.182ns 0.460ns 0.550ns 4.684ns 0.000ns 1.180ns 5.601ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.114ns 0.935ns 0.114ns 1.372ns 4.308ns 0.442ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns + " "Info: + Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_n7a2.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_n7a2.tdf" 239 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } } { "db/altsyncram_n7a2.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_n7a2.tdf" 239 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.941 ns" { lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] ALU181:inst17|F9~225 ALU181:inst17|Add10~38 ALU181:inst17|Mux8~9 ALU181:inst17|Mux8~10 ALU181:inst17|Mux8~11 ALU181:inst17|Mux8~12 ALU181:inst17|Mux8~13 ALU181:inst17|Mux8~19 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~38 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~41 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~63 lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg5 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.941 ns" { lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] {} ALU181:inst17|F9~225 {} ALU181:inst17|Add10~38 {} ALU181:inst17|Mux8~9 {} ALU181:inst17|Mux8~10 {} ALU181:inst17|Mux8~11 {} ALU181:inst17|Mux8~12 {} ALU181:inst17|Mux8~13 {} ALU181:inst17|Mux8~19 {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~38 {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~41 {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~63 {} lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg5 {} } { 0.000ns 0.182ns 1.257ns 1.244ns 1.578ns 1.199ns 1.226ns 0.182ns 1.130ns 0.443ns 0.182ns 0.182ns 2.198ns } { 0.000ns 0.114ns 0.442ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.356ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.109 ns" { CLK STEP4:inst10|STEP:inst12|18 STEP4:inst10|STEP:inst12|3 STEP4:inst10|inst11 lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg5 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.109 ns" { CLK {} CLK~out0 {} STEP4:inst10|STEP:inst12|18 {} STEP4:inst10|STEP:inst12|3 {} STEP4:inst10|inst11 {} lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg5 {} } { 0.000ns 0.000ns 1.300ns 0.459ns 0.506ns 4.686ns } { 0.000ns 1.469ns 0.590ns 0.935ns 0.442ns 0.722ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "25.416 ns" { CLK STEP4:inst10|SCHKT:inst1|Q[4] STEP4:inst10|SCHKT:inst1|A1~24 STEP4:inst10|SCHKT:inst1|A1~22 STEP4:inst10|SCHKT:inst1|ENA STEP4:inst10|inst11 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[13] inst27 lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "25.416 ns" { CLK {} CLK~out0 {} STEP4:inst10|SCHKT:inst1|Q[4] {} STEP4:inst10|SCHKT:inst1|A1~24 {} STEP4:inst10|SCHKT:inst1|A1~22 {} STEP4:inst10|SCHKT:inst1|ENA {} STEP4:inst10|inst11 {} lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 {} lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[13] {} inst27 {} lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 0.729ns 1.607ns 0.182ns 0.460ns 0.550ns 4.684ns 0.000ns 1.180ns 5.601ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.114ns 0.935ns 0.114ns 1.372ns 4.308ns 0.442ns 0.292ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|virtual_ir_scan_reg register sld_hub:sld_hub_inst\|tdo 117.45 MHz 8.514 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 117.45 MHz between source register \"sld_hub:sld_hub_inst\|virtual_ir_scan_reg\" and destination register \"sld_hub:sld_hub_inst\|tdo\" (period= 8.514 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.987 ns + Longest register register " "Info: + Longest register to register delay is 3.987 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|virtual_ir_scan_reg 1 REG LC_X21_Y16_N8 27 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y16_N8; Fanout = 27; REG Node = 'sld_hub:sld_hub_inst\|virtual_ir_scan_reg'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|virtual_ir_scan_reg } "NODE_NAME" } } { "../libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 304 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.708 ns) + CELL(0.292 ns) 2.000 ns sld_hub:sld_hub_inst\|tdo~8 2 COMB LC_X15_Y16_N8 1 " "Info: 2: + IC(1.708 ns) + CELL(0.292 ns) = 2.000 ns; Loc. = LC_X15_Y16_N8; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { sld_hub:sld_hub_inst|virtual_ir_scan_reg sld_hub:sld_hub_inst|tdo~8 } "NODE_NAME" } } { "../libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.738 ns) 3.987 ns sld_hub:sld_hub_inst\|tdo 3 REG LC_X15_Y13_N8 2 " "Info: 3: + IC(1.249 ns) + CELL(0.738 ns) = 3.987 ns; Loc. = LC_X15_Y13_N8; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.987 ns" { sld_hub:sld_hub_inst|tdo~8 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "../libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.030 ns ( 25.83 % ) " "Info: Total cell delay = 1.030 ns ( 25.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.957 ns ( 74.17 % ) " "Info: Total interconnect delay = 2.957 ns ( 74.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.987 ns" { sld_hub:sld_hub_inst|virtual_ir_scan_reg sld_hub:sld_hub_inst|tdo~8 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.987 ns" { sld_hub:sld_hub_inst|virtual_ir_scan_reg {} sld_hub:sld_hub_inst|tdo~8 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 1.708ns 1.249ns } { 0.000ns 0.292ns 0.738ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.009 ns - Smallest " "Info: - Smallest clock skew is -0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 6.248 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 6.248 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y10_N1 248 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N1; Fanout = 248; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.537 ns) + CELL(0.711 ns) 6.248 ns sld_hub:sld_hub_inst\|tdo 2 REG LC_X15_Y13_N8 2 " "Info: 2: + IC(5.537 ns) + CELL(0.711 ns) = 6.248 ns; Loc. = LC_X15_Y13_N8; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.248 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "../libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 11.38 % ) " "Info: Total cell delay = 0.711 ns ( 11.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.537 ns ( 88.62 % ) " "Info: Total interconnect delay = 5.537 ns ( 88.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.248 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.248 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 5.537ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 6.257 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 6.257 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y10_N1 248 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N1; Fanout = 248; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.546 ns) + CELL(0.711 ns) 6.257 ns sld_hub:sld_hub_inst\|virtual_ir_scan_reg 2 REG LC_X21_Y16_N8 27 " "Info: 2: + IC(5.546 ns) + CELL(0.711 ns) = 6.257 ns; Loc. = LC_X21_Y16_N8; Fanout = 27; REG Node = 'sld_hub:sld_hub_inst\|virtual_ir_scan_reg'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.257 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|virtual_ir_scan_reg } "NODE_NAME" } } { "../libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 304 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 11.36 % ) " "Info: Total cell delay = 0.711 ns ( 11.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.546 ns ( 88.64 % ) " "Info: Total interconnect delay = 5.546 ns ( 88.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.257 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|virtual_ir_scan_reg } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.257 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|virtual_ir_scan_reg {} } { 0.000ns 5.546ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.248 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.248 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 5.537ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.257 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|virtual_ir_scan_reg } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.257 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|virtual_ir_scan_reg {} } { 0.000ns 5.546ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "../libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 304 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "../libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 304 -1 0 } } { "../libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.987 ns" { sld_hub:sld_hub_inst|virtual_ir_scan_reg sld_hub:sld_hub_inst|tdo~8 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.987 ns" { sld_hub:sld_hub_inst|virtual_ir_scan_reg {} sld_hub:sld_hub_inst|tdo~8 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 1.708ns 1.249ns } { 0.000ns 0.292ns 0.738ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.248 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.248 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 5.537ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.257 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|virtual_ir_scan_reg } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.257 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|virtual_ir_scan_reg {} } { 0.000ns 5.546ns } { 0.000ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "P1_1 register register dsplay:inst11\|dsp:48\|cnt4:212\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_9rh:auto_generated\|safe_q\[1\] dsplay:inst11\|dsp:48\|cnt4:212\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_9rh:auto_generated\|safe_q\[4\] 275.03 MHz Internal " "Info: Clock \"P1_1\" Internal fmax is restricted to 275.03 MHz between source register \"dsplay:inst11\|dsp:48\|cnt4:212\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_9rh:auto_generated\|safe_q\[1\]\" and destination register \"dsplay:inst11\|dsp:48\|cnt4:212\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_9rh:auto_generated\|safe_q\[4\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.054 ns + Longest register register " "Info: + Longest register to register delay is 2.054 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dsplay:inst11\|dsp:48\|cnt4:212\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_9rh:auto_generated\|safe_q\[1\] 1 REG LC_X26_Y16_N6 56 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X26_Y16_N6; Fanout = 56; REG Node = 'dsplay:inst11\|dsp:48\|cnt4:212\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_9rh:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_9rh.tdf" "" { Text "C:/altera/90/quartus/cpu/db/cntr_9rh.tdf" 74 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.532 ns) + CELL(0.575 ns) 1.107 ns dsplay:inst11\|dsp:48\|cnt4:212\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_9rh:auto_generated\|counter_cella1~COUTCOUT1_3 2 COMB LC_X26_Y16_N6 2 " "Info: 2: + IC(0.532 ns) + CELL(0.575 ns) = 1.107 ns; Loc. = LC_X26_Y16_N6; Fanout = 2; COMB Node = 'dsplay:inst11\|dsp:48\|cnt4:212\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_9rh:auto_generated\|counter_cella1~COUTCOUT1_3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.107 ns" { dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[1] dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|counter_cella1~COUTCOUT1_3 } "NODE_NAME" } } { "db/cntr_9rh.tdf" "" { Text "C:/altera/90/quartus/cpu/db/cntr_9rh.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.187 ns dsplay:inst11\|dsp:48\|cnt4:212\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_9rh:auto_generated\|counter_cella2~COUTCOUT1_3 3 COMB LC_X26_Y16_N7 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.187 ns; Loc. = LC_X26_Y16_N7; Fanout = 2; COMB Node = 'dsplay:inst11\|dsp:48\|cnt4:212\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_9rh:auto_generated\|counter_cella2~COUTCOUT1_3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|counter_cella1~COUTCOUT1_3 dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|counter_cella2~COUTCOUT1_3 } "NODE_NAME" } } { "db/cntr_9rh.tdf" "" { Text "C:/altera/90/quartus/cpu/db/cntr_9rh.tdf" 47 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.267 ns dsplay:inst11\|dsp:48\|cnt4:212\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_9rh:auto_generated\|counter_cella3~COUTCOUT1_3 4 COMB LC_X26_Y16_N8 1 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.267 ns; Loc. = LC_X26_Y16_N8; Fanout = 1; COMB Node = 'dsplay:inst11\|dsp:48\|cnt4:212\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_9rh:auto_generated\|counter_cella3~COUTCOUT1_3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|counter_cella2~COUTCOUT1_3 dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|counter_cella3~COUTCOUT1_3 } "NODE_NAME" } } { "db/cntr_9rh.tdf" "" { Text "C:/altera/90/quartus/cpu/db/cntr_9rh.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 2.054 ns dsplay:inst11\|dsp:48\|cnt4:212\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_9rh:auto_generated\|safe_q\[4\] 5 REG LC_X26_Y16_N9 7 " "Info: 5: + IC(0.000 ns) + CELL(0.787 ns) = 2.054 ns; Loc. = LC_X26_Y16_N9; Fanout = 7; REG Node = 'dsplay:inst11\|dsp:48\|cnt4:212\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_9rh:auto_generated\|safe_q\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.787 ns" { dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|counter_cella3~COUTCOUT1_3 dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_9rh.tdf" "" { Text "C:/altera/90/quartus/cpu/db/cntr_9rh.tdf" 74 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.522 ns ( 74.10 % ) " "Info: Total cell delay = 1.522 ns ( 74.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.532 ns ( 25.90 % ) " "Info: Total interconnect delay = 0.532 ns ( 25.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.054 ns" { dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[1] dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|counter_cella1~COUTCOUT1_3 dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|counter_cella2~COUTCOUT1_3 dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|counter_cella3~COUTCOUT1_3 dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.054 ns" { dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[1] {} dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|counter_cella1~COUTCOUT1_3 {} dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|counter_cella2~COUTCOUT1_3 {} dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|counter_cella3~COUTCOUT1_3 {} dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[4] {} } { 0.000ns 0.532ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.575ns 0.080ns 0.080ns 0.787ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.313 ns - Smallest " "Info: - Smallest clock skew is -0.313 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "P1_1 destination 6.219 ns + Shortest register " "Info: + Shortest clock path from clock \"P1_1\" to destination register is 6.219 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns P1_1 1 CLK PIN_180 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_180; Fanout = 3; CLK Node = 'P1_1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P1_1 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 136 1544 1712 152 "P1_1" "" } { -256 1528 1592 -240 "P1_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.992 ns) + CELL(0.935 ns) 4.396 ns dsplay:inst11\|dsp:48\|cnt3:216\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_2ai:auto_generated\|safe_q\[1\] 2 REG LC_X26_Y16_N1 10 " "Info: 2: + IC(1.992 ns) + CELL(0.935 ns) = 4.396 ns; Loc. = LC_X26_Y16_N1; Fanout = 10; REG Node = 'dsplay:inst11\|dsp:48\|cnt3:216\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_2ai:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.927 ns" { P1_1 dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_2ai:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_2ai.tdf" "" { Text "C:/altera/90/quartus/cpu/db/cntr_2ai.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.535 ns) + CELL(0.114 ns) 5.045 ns dsplay:inst11\|dsp:48\|135 3 COMB LC_X26_Y16_N4 5 " "Info: 3: + IC(0.535 ns) + CELL(0.114 ns) = 5.045 ns; Loc. = LC_X26_Y16_N4; Fanout = 5; COMB Node = 'dsplay:inst11\|dsp:48\|135'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.649 ns" { dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_2ai:auto_generated|safe_q[1] dsplay:inst11|dsp:48|135 } "NODE_NAME" } } { "dsp.bdf" "" { Schematic "C:/altera/90/quartus/cpu/dsp.bdf" { { 288 456 520 328 "135" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.711 ns) 6.219 ns dsplay:inst11\|dsp:48\|cnt4:212\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_9rh:auto_generated\|safe_q\[4\] 4 REG LC_X26_Y16_N9 7 " "Info: 4: + IC(0.463 ns) + CELL(0.711 ns) = 6.219 ns; Loc. = LC_X26_Y16_N9; Fanout = 7; REG Node = 'dsplay:inst11\|dsp:48\|cnt4:212\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_9rh:auto_generated\|safe_q\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.174 ns" { dsplay:inst11|dsp:48|135 dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_9rh.tdf" "" { Text "C:/altera/90/quartus/cpu/db/cntr_9rh.tdf" 74 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.229 ns ( 51.92 % ) " "Info: Total cell delay = 3.229 ns ( 51.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.990 ns ( 48.08 % ) " "Info: Total interconnect delay = 2.990 ns ( 48.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.219 ns" { P1_1 dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_2ai:auto_generated|safe_q[1] dsplay:inst11|dsp:48|135 dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.219 ns" { P1_1 {} P1_1~out0 {} dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_2ai:auto_generated|safe_q[1] {} dsplay:inst11|dsp:48|135 {} dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 1.992ns 0.535ns 0.463ns } { 0.000ns 1.469ns 0.935ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "P1_1 source 6.532 ns - Longest register " "Info: - Longest clock path from clock \"P1_1\" to source register is 6.532 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns P1_1 1 CLK PIN_180 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_180; Fanout = 3; CLK Node = 'P1_1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P1_1 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 136 1544 1712 152 "P1_1" "" } { -256 1528 1592 -240 "P1_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.992 ns) + CELL(0.935 ns) 4.396 ns dsplay:inst11\|dsp:48\|cnt3:216\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_2ai:auto_generated\|safe_q\[0\] 2 REG LC_X26_Y16_N0 5 " "Info: 2: + IC(1.992 ns) + CELL(0.935 ns) = 4.396 ns; Loc. = LC_X26_Y16_N0; Fanout = 5; REG Node = 'dsplay:inst11\|dsp:48\|cnt3:216\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_2ai:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.927 ns" { P1_1 dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_2ai:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_2ai.tdf" "" { Text "C:/altera/90/quartus/cpu/db/cntr_2ai.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.520 ns) + CELL(0.442 ns) 5.358 ns dsplay:inst11\|dsp:48\|135 3 COMB LC_X26_Y16_N4 5 " "Info: 3: + IC(0.520 ns) + CELL(0.442 ns) = 5.358 ns; Loc. = LC_X26_Y16_N4; Fanout = 5; COMB Node = 'dsplay:inst11\|dsp:48\|135'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_2ai:auto_generated|safe_q[0] dsplay:inst11|dsp:48|135 } "NODE_NAME" } } { "dsp.bdf" "" { Schematic "C:/altera/90/quartus/cpu/dsp.bdf" { { 288 456 520 328 "135" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.711 ns) 6.532 ns dsplay:inst11\|dsp:48\|cnt4:212\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_9rh:auto_generated\|safe_q\[1\] 4 REG LC_X26_Y16_N6 56 " "Info: 4: + IC(0.463 ns) + CELL(0.711 ns) = 6.532 ns; Loc. = LC_X26_Y16_N6; Fanout = 56; REG Node = 'dsplay:inst11\|dsp:48\|cnt4:212\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_9rh:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.174 ns" { dsplay:inst11|dsp:48|135 dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_9rh.tdf" "" { Text "C:/altera/90/quartus/cpu/db/cntr_9rh.tdf" 74 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.557 ns ( 54.45 % ) " "Info: Total cell delay = 3.557 ns ( 54.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.975 ns ( 45.55 % ) " "Info: Total interconnect delay = 2.975 ns ( 45.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.532 ns" { P1_1 dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_2ai:auto_generated|safe_q[0] dsplay:inst11|dsp:48|135 dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.532 ns" { P1_1 {} P1_1~out0 {} dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_2ai:auto_generated|safe_q[0] {} dsplay:inst11|dsp:48|135 {} dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.992ns 0.520ns 0.463ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.219 ns" { P1_1 dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_2ai:auto_generated|safe_q[1] dsplay:inst11|dsp:48|135 dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.219 ns" { P1_1 {} P1_1~out0 {} dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_2ai:auto_generated|safe_q[1] {} dsplay:inst11|dsp:48|135 {} dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 1.992ns 0.535ns 0.463ns } { 0.000ns 1.469ns 0.935ns 0.114ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.532 ns" { P1_1 dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_2ai:auto_generated|safe_q[0] dsplay:inst11|dsp:48|135 dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.532 ns" { P1_1 {} P1_1~out0 {} dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_2ai:auto_generated|safe_q[0] {} dsplay:inst11|dsp:48|135 {} dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.992ns 0.520ns 0.463ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "db/cntr_9rh.tdf" "" { Text "C:/altera/90/quartus/cpu/db/cntr_9rh.tdf" 74 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "db/cntr_9rh.tdf" "" { Text "C:/altera/90/quartus/cpu/db/cntr_9rh.tdf" 74 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.054 ns" { dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[1] dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|counter_cella1~COUTCOUT1_3 dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|counter_cella2~COUTCOUT1_3 dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|counter_cella3~COUTCOUT1_3 dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.054 ns" { dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[1] {} dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|counter_cella1~COUTCOUT1_3 {} dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|counter_cella2~COUTCOUT1_3 {} dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|counter_cella3~COUTCOUT1_3 {} dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[4] {} } { 0.000ns 0.532ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.575ns 0.080ns 0.080ns 0.787ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.219 ns" { P1_1 dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_2ai:auto_generated|safe_q[1] dsplay:inst11|dsp:48|135 dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.219 ns" { P1_1 {} P1_1~out0 {} dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_2ai:auto_generated|safe_q[1] {} dsplay:inst11|dsp:48|135 {} dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 1.992ns 0.535ns 0.463ns } { 0.000ns 1.469ns 0.935ns 0.114ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.532 ns" { P1_1 dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_2ai:auto_generated|safe_q[0] dsplay:inst11|dsp:48|135 dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.532 ns" { P1_1 {} P1_1~out0 {} dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_2ai:auto_generated|safe_q[0] {} dsplay:inst11|dsp:48|135 {} dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.992ns 0.520ns 0.463ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.711ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[4] {} } {  } {  } "" } } { "db/cntr_9rh.tdf" "" { Text "C:/altera/90/quartus/cpu/db/cntr_9rh.tdf" 74 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "lpm_counter0:inst20\|lpm_counter:lpm_counter_component\|cntr_pqi:auto_generated\|safe_q\[7\] pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[7\] CLK 12.995 ns " "Info: Found hold time violation between source  pin or register \"lpm_counter0:inst20\|lpm_counter:lpm_counter_component\|cntr_pqi:auto_generated\|safe_q\[7\]\" and destination pin or register \"pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[7\]\" for clock \"CLK\" (Hold time is 12.995 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "16.808 ns + Largest " "Info: + Largest clock skew is 16.808 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 27.622 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 27.622 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 18 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 18; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 192 -216 -48 208 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.935 ns) 3.133 ns STEP4:inst10\|SCHKT:inst1\|Q\[4\] 2 REG LC_X23_Y6_N4 16 " "Info: 2: + IC(0.729 ns) + CELL(0.935 ns) = 3.133 ns; Loc. = LC_X23_Y6_N4; Fanout = 16; REG Node = 'STEP4:inst10\|SCHKT:inst1\|Q\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.664 ns" { CLK STEP4:inst10|SCHKT:inst1|Q[4] } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 155 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.607 ns) + CELL(0.442 ns) 5.182 ns STEP4:inst10\|SCHKT:inst1\|A1~24 3 COMB LC_X19_Y9_N1 1 " "Info: 3: + IC(1.607 ns) + CELL(0.442 ns) = 5.182 ns; Loc. = LC_X19_Y9_N1; Fanout = 1; COMB Node = 'STEP4:inst10\|SCHKT:inst1\|A1~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.049 ns" { STEP4:inst10|SCHKT:inst1|Q[4] STEP4:inst10|SCHKT:inst1|A1~24 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 137 26 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 5.478 ns STEP4:inst10\|SCHKT:inst1\|A1~22 4 COMB LC_X19_Y9_N2 1 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 5.478 ns; Loc. = LC_X19_Y9_N2; Fanout = 1; COMB Node = 'STEP4:inst10\|SCHKT:inst1\|A1~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { STEP4:inst10|SCHKT:inst1|A1~24 STEP4:inst10|SCHKT:inst1|A1~22 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 138 26 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.935 ns) 6.873 ns STEP4:inst10\|SCHKT:inst1\|ENA 5 REG LC_X19_Y9_N6 9 " "Info: 5: + IC(0.460 ns) + CELL(0.935 ns) = 6.873 ns; Loc. = LC_X19_Y9_N6; Fanout = 9; REG Node = 'STEP4:inst10\|SCHKT:inst1\|ENA'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.395 ns" { STEP4:inst10|SCHKT:inst1|A1~22 STEP4:inst10|SCHKT:inst1|ENA } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 139 24 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.114 ns) 7.537 ns STEP4:inst10\|inst11 6 COMB LC_X19_Y9_N4 88 " "Info: 6: + IC(0.550 ns) + CELL(0.114 ns) = 7.537 ns; Loc. = LC_X19_Y9_N4; Fanout = 88; COMB Node = 'STEP4:inst10\|inst11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { STEP4:inst10|SCHKT:inst1|ENA STEP4:inst10|inst11 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 145 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.684 ns) + CELL(1.372 ns) 13.593 ns lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg5 7 MEM M4K_X17_Y10 18 " "Info: 7: + IC(4.684 ns) + CELL(1.372 ns) = 13.593 ns; Loc. = M4K_X17_Y10; Fanout = 18; MEM Node = 'lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.056 ns" { STEP4:inst10|inst11 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 519 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.308 ns) 17.901 ns lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[12\] 8 MEM M4K_X17_Y10 8 " "Info: 8: + IC(0.000 ns) + CELL(4.308 ns) = 17.901 ns; Loc. = M4K_X17_Y10; Fanout = 8; MEM Node = 'lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[12\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.308 ns" { lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[12] } "NODE_NAME" } } { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.208 ns) + CELL(0.590 ns) 19.699 ns inst35 9 COMB LC_X15_Y10_N4 8 " "Info: 9: + IC(1.208 ns) + CELL(0.590 ns) = 19.699 ns; Loc. = LC_X15_Y10_N4; Fanout = 8; COMB Node = 'inst35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.798 ns" { lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[12] inst35 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 144 496 560 192 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.811 ns) + CELL(0.442 ns) 24.952 ns lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\] 10 REG LC_X19_Y12_N5 6 " "Info: 10: + IC(4.811 ns) + CELL(0.442 ns) = 24.952 ns; Loc. = LC_X19_Y12_N5; Fanout = 6; REG Node = 'lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.253 ns" { inst35 lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.442 ns) 25.864 ns pccounter:inst23\|inst5~1 11 COMB LC_X19_Y12_N1 8 " "Info: 11: + IC(0.470 ns) + CELL(0.442 ns) = 25.864 ns; Loc. = LC_X19_Y12_N1; Fanout = 8; COMB Node = 'pccounter:inst23\|inst5~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1] pccounter:inst23|inst5~1 } "NODE_NAME" } } { "pccounter.bdf" "" { Schematic "C:/altera/90/quartus/cpu/pccounter.bdf" { { 296 216 280 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.168 ns) + CELL(0.590 ns) 27.622 ns pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[7\] 12 REG LC_X20_Y12_N6 3 " "Info: 12: + IC(1.168 ns) + CELL(0.590 ns) = 27.622 ns; Loc. = LC_X20_Y12_N6; Fanout = 3; REG Node = 'pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.758 ns" { pccounter:inst23|inst5~1 pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.753 ns ( 42.55 % ) " "Info: Total cell delay = 11.753 ns ( 42.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.869 ns ( 57.45 % ) " "Info: Total interconnect delay = 15.869 ns ( 57.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "27.622 ns" { CLK STEP4:inst10|SCHKT:inst1|Q[4] STEP4:inst10|SCHKT:inst1|A1~24 STEP4:inst10|SCHKT:inst1|A1~22 STEP4:inst10|SCHKT:inst1|ENA STEP4:inst10|inst11 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[12] inst35 lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1] pccounter:inst23|inst5~1 pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "27.622 ns" { CLK {} CLK~out0 {} STEP4:inst10|SCHKT:inst1|Q[4] {} STEP4:inst10|SCHKT:inst1|A1~24 {} STEP4:inst10|SCHKT:inst1|A1~22 {} STEP4:inst10|SCHKT:inst1|ENA {} STEP4:inst10|inst11 {} lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 {} lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[12] {} inst35 {} lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1] {} pccounter:inst23|inst5~1 {} pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[7] {} } { 0.000ns 0.000ns 0.729ns 1.607ns 0.182ns 0.460ns 0.550ns 4.684ns 0.000ns 1.208ns 4.811ns 0.470ns 1.168ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.114ns 0.935ns 0.114ns 1.372ns 4.308ns 0.590ns 0.442ns 0.442ns 0.590ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 10.814 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 10.814 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 18 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 18; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 192 -216 -48 208 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.590 ns) 3.359 ns STEP4:inst10\|STEP:inst12\|18 2 COMB LC_X19_Y9_N7 5 " "Info: 2: + IC(1.300 ns) + CELL(0.590 ns) = 3.359 ns; Loc. = LC_X19_Y9_N7; Fanout = 5; COMB Node = 'STEP4:inst10\|STEP:inst12\|18'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.890 ns" { CLK STEP4:inst10|STEP:inst12|18 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 147 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.935 ns) 4.753 ns STEP4:inst10\|STEP:inst12\|5 3 REG LC_X19_Y9_N8 3 " "Info: 3: + IC(0.459 ns) + CELL(0.935 ns) = 4.753 ns; Loc. = LC_X19_Y9_N8; Fanout = 3; REG Node = 'STEP4:inst10\|STEP:inst12\|5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.394 ns" { STEP4:inst10|STEP:inst12|18 STEP4:inst10|STEP:inst12|5 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 143 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.378 ns) 5.131 ns STEP4:inst10\|inst10 4 COMB LC_X19_Y9_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.378 ns) = 5.131 ns; Loc. = LC_X19_Y9_N8; Fanout = 2; COMB Node = 'STEP4:inst10\|inst10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.378 ns" { STEP4:inst10|STEP:inst12|5 STEP4:inst10|inst10 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 150 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 5.427 ns inst33 5 COMB LC_X19_Y9_N9 8 " "Info: 5: + IC(0.182 ns) + CELL(0.114 ns) = 5.427 ns; Loc. = LC_X19_Y9_N9; Fanout = 8; COMB Node = 'inst33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { STEP4:inst10|inst10 inst33 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 24 96 160 72 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.676 ns) + CELL(0.711 ns) 10.814 ns lpm_counter0:inst20\|lpm_counter:lpm_counter_component\|cntr_pqi:auto_generated\|safe_q\[7\] 6 REG LC_X20_Y10_N7 3 " "Info: 6: + IC(4.676 ns) + CELL(0.711 ns) = 10.814 ns; Loc. = LC_X20_Y10_N7; Fanout = 3; REG Node = 'lpm_counter0:inst20\|lpm_counter:lpm_counter_component\|cntr_pqi:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.387 ns" { inst33 lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_pqi.tdf" "" { Text "C:/altera/90/quartus/cpu/db/cntr_pqi.tdf" 99 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.197 ns ( 38.81 % ) " "Info: Total cell delay = 4.197 ns ( 38.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.617 ns ( 61.19 % ) " "Info: Total interconnect delay = 6.617 ns ( 61.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.814 ns" { CLK STEP4:inst10|STEP:inst12|18 STEP4:inst10|STEP:inst12|5 STEP4:inst10|inst10 inst33 lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.814 ns" { CLK {} CLK~out0 {} STEP4:inst10|STEP:inst12|18 {} STEP4:inst10|STEP:inst12|5 {} STEP4:inst10|inst10 {} inst33 {} lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 1.300ns 0.459ns 0.000ns 0.182ns 4.676ns } { 0.000ns 1.469ns 0.590ns 0.935ns 0.378ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "27.622 ns" { CLK STEP4:inst10|SCHKT:inst1|Q[4] STEP4:inst10|SCHKT:inst1|A1~24 STEP4:inst10|SCHKT:inst1|A1~22 STEP4:inst10|SCHKT:inst1|ENA STEP4:inst10|inst11 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[12] inst35 lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1] pccounter:inst23|inst5~1 pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "27.622 ns" { CLK {} CLK~out0 {} STEP4:inst10|SCHKT:inst1|Q[4] {} STEP4:inst10|SCHKT:inst1|A1~24 {} STEP4:inst10|SCHKT:inst1|A1~22 {} STEP4:inst10|SCHKT:inst1|ENA {} STEP4:inst10|inst11 {} lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 {} lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[12] {} inst35 {} lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1] {} pccounter:inst23|inst5~1 {} pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[7] {} } { 0.000ns 0.000ns 0.729ns 1.607ns 0.182ns 0.460ns 0.550ns 4.684ns 0.000ns 1.208ns 4.811ns 0.470ns 1.168ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.114ns 0.935ns 0.114ns 1.372ns 4.308ns 0.590ns 0.442ns 0.442ns 0.590ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.814 ns" { CLK STEP4:inst10|STEP:inst12|18 STEP4:inst10|STEP:inst12|5 STEP4:inst10|inst10 inst33 lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.814 ns" { CLK {} CLK~out0 {} STEP4:inst10|STEP:inst12|18 {} STEP4:inst10|STEP:inst12|5 {} STEP4:inst10|inst10 {} inst33 {} lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 1.300ns 0.459ns 0.000ns 0.182ns 4.676ns } { 0.000ns 1.469ns 0.590ns 0.935ns 0.378ns 0.114ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "db/cntr_pqi.tdf" "" { Text "C:/altera/90/quartus/cpu/db/cntr_pqi.tdf" 99 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.589 ns - Shortest register register " "Info: - Shortest register to register delay is 3.589 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst20\|lpm_counter:lpm_counter_component\|cntr_pqi:auto_generated\|safe_q\[7\] 1 REG LC_X20_Y10_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X20_Y10_N7; Fanout = 3; REG Node = 'lpm_counter0:inst20\|lpm_counter:lpm_counter_component\|cntr_pqi:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_pqi.tdf" "" { Text "C:/altera/90/quartus/cpu/db/cntr_pqi.tdf" 99 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.338 ns) + CELL(0.114 ns) 1.452 ns lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[7\]~44 2 COMB LC_X21_Y12_N0 1 " "Info: 2: + IC(1.338 ns) + CELL(0.114 ns) = 1.452 ns; Loc. = LC_X21_Y12_N0; Fanout = 1; COMB Node = 'lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[7\]~44'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.452 ns" { lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7] lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[7]~44 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.292 ns) 2.491 ns lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[7\]~45 3 COMB LC_X20_Y12_N8 2 " "Info: 3: + IC(0.747 ns) + CELL(0.292 ns) = 2.491 ns; Loc. = LC_X20_Y12_N8; Fanout = 2; COMB Node = 'lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[7\]~45'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.039 ns" { lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[7]~44 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[7]~45 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 2.787 ns lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[7\]~64 4 COMB LC_X20_Y12_N9 11 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 2.787 ns; Loc. = LC_X20_Y12_N9; Fanout = 11; COMB Node = 'lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[7\]~64'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[7]~45 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[7]~64 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.510 ns) + CELL(0.292 ns) 3.589 ns pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[7\] 5 REG LC_X20_Y12_N6 3 " "Info: 5: + IC(0.510 ns) + CELL(0.292 ns) = 3.589 ns; Loc. = LC_X20_Y12_N6; Fanout = 3; REG Node = 'pccounter:inst23\|lpm_latch1:inst1\|lpm_latch:lpm_latch_component\|latches\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.802 ns" { lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[7]~64 pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.812 ns ( 22.62 % ) " "Info: Total cell delay = 0.812 ns ( 22.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.777 ns ( 77.38 % ) " "Info: Total interconnect delay = 2.777 ns ( 77.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.589 ns" { lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7] lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[7]~44 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[7]~45 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[7]~64 pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.589 ns" { lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7] {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[7]~44 {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[7]~45 {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[7]~64 {} pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[7] {} } { 0.000ns 1.338ns 0.747ns 0.182ns 0.510ns } { 0.000ns 0.114ns 0.292ns 0.114ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/cntr_pqi.tdf" "" { Text "C:/altera/90/quartus/cpu/db/cntr_pqi.tdf" 99 8 0 } } { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "27.622 ns" { CLK STEP4:inst10|SCHKT:inst1|Q[4] STEP4:inst10|SCHKT:inst1|A1~24 STEP4:inst10|SCHKT:inst1|A1~22 STEP4:inst10|SCHKT:inst1|ENA STEP4:inst10|inst11 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[12] inst35 lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1] pccounter:inst23|inst5~1 pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "27.622 ns" { CLK {} CLK~out0 {} STEP4:inst10|SCHKT:inst1|Q[4] {} STEP4:inst10|SCHKT:inst1|A1~24 {} STEP4:inst10|SCHKT:inst1|A1~22 {} STEP4:inst10|SCHKT:inst1|ENA {} STEP4:inst10|inst11 {} lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 {} lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[12] {} inst35 {} lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1] {} pccounter:inst23|inst5~1 {} pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[7] {} } { 0.000ns 0.000ns 0.729ns 1.607ns 0.182ns 0.460ns 0.550ns 4.684ns 0.000ns 1.208ns 4.811ns 0.470ns 1.168ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.114ns 0.935ns 0.114ns 1.372ns 4.308ns 0.590ns 0.442ns 0.442ns 0.590ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.814 ns" { CLK STEP4:inst10|STEP:inst12|18 STEP4:inst10|STEP:inst12|5 STEP4:inst10|inst10 inst33 lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.814 ns" { CLK {} CLK~out0 {} STEP4:inst10|STEP:inst12|18 {} STEP4:inst10|STEP:inst12|5 {} STEP4:inst10|inst10 {} inst33 {} lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 1.300ns 0.459ns 0.000ns 0.182ns 4.676ns } { 0.000ns 1.469ns 0.590ns 0.935ns 0.378ns 0.114ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.589 ns" { lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7] lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[7]~44 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[7]~45 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[7]~64 pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.589 ns" { lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7] {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[7]~44 {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[7]~45 {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[7]~64 {} pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[7] {} } { 0.000ns 1.338ns 0.747ns 0.182ns 0.510ns } { 0.000ns 0.114ns 0.292ns 0.114ns 0.292ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "STEP4:inst10\|SCHKT:inst1\|Q\[0\] NESW CLK 10.396 ns register " "Info: tsu for register \"STEP4:inst10\|SCHKT:inst1\|Q\[0\]\" (data pin = \"NESW\", clock pin = \"CLK\") is 10.396 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.268 ns + Longest pin register " "Info: + Longest pin to register delay is 13.268 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns NESW 1 PIN PIN_5 15 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_5; Fanout = 15; PIN Node = 'NESW'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NESW } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 224 -216 -48 240 "NESW" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.003 ns) + CELL(0.442 ns) 10.914 ns STEP4:inst10\|SCHKT:inst1\|Mux~114 2 COMB LC_X22_Y6_N9 1 " "Info: 2: + IC(9.003 ns) + CELL(0.442 ns) = 10.914 ns; Loc. = LC_X22_Y6_N9; Fanout = 1; COMB Node = 'STEP4:inst10\|SCHKT:inst1\|Mux~114'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.445 ns" { NESW STEP4:inst10|SCHKT:inst1|Mux~114 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 112 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.442 ns) 12.041 ns STEP4:inst10\|SCHKT:inst1\|Mux~161 3 COMB LC_X21_Y6_N9 1 " "Info: 3: + IC(0.685 ns) + CELL(0.442 ns) = 12.041 ns; Loc. = LC_X21_Y6_N9; Fanout = 1; COMB Node = 'STEP4:inst10\|SCHKT:inst1\|Mux~161'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.127 ns" { STEP4:inst10|SCHKT:inst1|Mux~114 STEP4:inst10|SCHKT:inst1|Mux~161 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 118 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.292 ns) 12.777 ns STEP4:inst10\|SCHKT:inst1\|Mux~162 4 COMB LC_X21_Y6_N0 1 " "Info: 4: + IC(0.444 ns) + CELL(0.292 ns) = 12.777 ns; Loc. = LC_X21_Y6_N0; Fanout = 1; COMB Node = 'STEP4:inst10\|SCHKT:inst1\|Mux~162'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { STEP4:inst10|SCHKT:inst1|Mux~161 STEP4:inst10|SCHKT:inst1|Mux~162 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 119 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.309 ns) 13.268 ns STEP4:inst10\|SCHKT:inst1\|Q\[0\] 5 REG LC_X21_Y6_N1 14 " "Info: 5: + IC(0.182 ns) + CELL(0.309 ns) = 13.268 ns; Loc. = LC_X21_Y6_N1; Fanout = 14; REG Node = 'STEP4:inst10\|SCHKT:inst1\|Q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { STEP4:inst10|SCHKT:inst1|Mux~162 STEP4:inst10|SCHKT:inst1|Q[0] } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 155 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.954 ns ( 22.26 % ) " "Info: Total cell delay = 2.954 ns ( 22.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.314 ns ( 77.74 % ) " "Info: Total interconnect delay = 10.314 ns ( 77.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.268 ns" { NESW STEP4:inst10|SCHKT:inst1|Mux~114 STEP4:inst10|SCHKT:inst1|Mux~161 STEP4:inst10|SCHKT:inst1|Mux~162 STEP4:inst10|SCHKT:inst1|Q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.268 ns" { NESW {} NESW~out0 {} STEP4:inst10|SCHKT:inst1|Mux~114 {} STEP4:inst10|SCHKT:inst1|Mux~161 {} STEP4:inst10|SCHKT:inst1|Mux~162 {} STEP4:inst10|SCHKT:inst1|Q[0] {} } { 0.000ns 0.000ns 9.003ns 0.685ns 0.444ns 0.182ns } { 0.000ns 1.469ns 0.442ns 0.442ns 0.292ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 155 28 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.909 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.909 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 18 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 18; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 192 -216 -48 208 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.711 ns) 2.909 ns STEP4:inst10\|SCHKT:inst1\|Q\[0\] 2 REG LC_X21_Y6_N1 14 " "Info: 2: + IC(0.729 ns) + CELL(0.711 ns) = 2.909 ns; Loc. = LC_X21_Y6_N1; Fanout = 14; REG Node = 'STEP4:inst10\|SCHKT:inst1\|Q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { CLK STEP4:inst10|SCHKT:inst1|Q[0] } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 155 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.94 % ) " "Info: Total cell delay = 2.180 ns ( 74.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.729 ns ( 25.06 % ) " "Info: Total interconnect delay = 0.729 ns ( 25.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { CLK STEP4:inst10|SCHKT:inst1|Q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { CLK {} CLK~out0 {} STEP4:inst10|SCHKT:inst1|Q[0] {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.268 ns" { NESW STEP4:inst10|SCHKT:inst1|Mux~114 STEP4:inst10|SCHKT:inst1|Mux~161 STEP4:inst10|SCHKT:inst1|Mux~162 STEP4:inst10|SCHKT:inst1|Q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.268 ns" { NESW {} NESW~out0 {} STEP4:inst10|SCHKT:inst1|Mux~114 {} STEP4:inst10|SCHKT:inst1|Mux~161 {} STEP4:inst10|SCHKT:inst1|Mux~162 {} STEP4:inst10|SCHKT:inst1|Q[0] {} } { 0.000ns 0.000ns 9.003ns 0.685ns 0.444ns 0.182ns } { 0.000ns 1.469ns 0.442ns 0.442ns 0.292ns 0.309ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { CLK STEP4:inst10|SCHKT:inst1|Q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { CLK {} CLK~out0 {} STEP4:inst10|SCHKT:inst1|Q[0] {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK P1_0 lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[0\] 52.469 ns register " "Info: tco from clock \"CLK\" to destination pin \"P1_0\" through register \"lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[0\]\" is 52.469 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 25.416 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 25.416 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 18 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 18; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 192 -216 -48 208 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.935 ns) 3.133 ns STEP4:inst10\|SCHKT:inst1\|Q\[4\] 2 REG LC_X23_Y6_N4 16 " "Info: 2: + IC(0.729 ns) + CELL(0.935 ns) = 3.133 ns; Loc. = LC_X23_Y6_N4; Fanout = 16; REG Node = 'STEP4:inst10\|SCHKT:inst1\|Q\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.664 ns" { CLK STEP4:inst10|SCHKT:inst1|Q[4] } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 155 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.607 ns) + CELL(0.442 ns) 5.182 ns STEP4:inst10\|SCHKT:inst1\|A1~24 3 COMB LC_X19_Y9_N1 1 " "Info: 3: + IC(1.607 ns) + CELL(0.442 ns) = 5.182 ns; Loc. = LC_X19_Y9_N1; Fanout = 1; COMB Node = 'STEP4:inst10\|SCHKT:inst1\|A1~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.049 ns" { STEP4:inst10|SCHKT:inst1|Q[4] STEP4:inst10|SCHKT:inst1|A1~24 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 137 26 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 5.478 ns STEP4:inst10\|SCHKT:inst1\|A1~22 4 COMB LC_X19_Y9_N2 1 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 5.478 ns; Loc. = LC_X19_Y9_N2; Fanout = 1; COMB Node = 'STEP4:inst10\|SCHKT:inst1\|A1~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { STEP4:inst10|SCHKT:inst1|A1~24 STEP4:inst10|SCHKT:inst1|A1~22 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 138 26 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.935 ns) 6.873 ns STEP4:inst10\|SCHKT:inst1\|ENA 5 REG LC_X19_Y9_N6 9 " "Info: 5: + IC(0.460 ns) + CELL(0.935 ns) = 6.873 ns; Loc. = LC_X19_Y9_N6; Fanout = 9; REG Node = 'STEP4:inst10\|SCHKT:inst1\|ENA'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.395 ns" { STEP4:inst10|SCHKT:inst1|A1~22 STEP4:inst10|SCHKT:inst1|ENA } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 139 24 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.114 ns) 7.537 ns STEP4:inst10\|inst11 6 COMB LC_X19_Y9_N4 88 " "Info: 6: + IC(0.550 ns) + CELL(0.114 ns) = 7.537 ns; Loc. = LC_X19_Y9_N4; Fanout = 88; COMB Node = 'STEP4:inst10\|inst11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { STEP4:inst10|SCHKT:inst1|ENA STEP4:inst10|inst11 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 145 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.684 ns) + CELL(1.372 ns) 13.593 ns lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg5 7 MEM M4K_X17_Y10 18 " "Info: 7: + IC(4.684 ns) + CELL(1.372 ns) = 13.593 ns; Loc. = M4K_X17_Y10; Fanout = 18; MEM Node = 'lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.056 ns" { STEP4:inst10|inst11 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 519 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.308 ns) 17.901 ns lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[13\] 8 MEM M4K_X17_Y10 8 " "Info: 8: + IC(0.000 ns) + CELL(4.308 ns) = 17.901 ns; Loc. = M4K_X17_Y10; Fanout = 8; MEM Node = 'lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[13\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.308 ns" { lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[13] } "NODE_NAME" } } { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.180 ns) + CELL(0.442 ns) 19.523 ns inst27 9 COMB LC_X15_Y10_N1 8 " "Info: 9: + IC(1.180 ns) + CELL(0.442 ns) = 19.523 ns; Loc. = LC_X15_Y10_N1; Fanout = 8; COMB Node = 'inst27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.622 ns" { lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[13] inst27 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -248 560 624 -200 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.601 ns) + CELL(0.292 ns) 25.416 ns lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[0\] 10 REG LC_X22_Y10_N0 36 " "Info: 10: + IC(5.601 ns) + CELL(0.292 ns) = 25.416 ns; Loc. = LC_X22_Y10_N0; Fanout = 36; REG Node = 'lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.893 ns" { inst27 lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.423 ns ( 41.01 % ) " "Info: Total cell delay = 10.423 ns ( 41.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.993 ns ( 58.99 % ) " "Info: Total interconnect delay = 14.993 ns ( 58.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "25.416 ns" { CLK STEP4:inst10|SCHKT:inst1|Q[4] STEP4:inst10|SCHKT:inst1|A1~24 STEP4:inst10|SCHKT:inst1|A1~22 STEP4:inst10|SCHKT:inst1|ENA STEP4:inst10|inst11 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[13] inst27 lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "25.416 ns" { CLK {} CLK~out0 {} STEP4:inst10|SCHKT:inst1|Q[4] {} STEP4:inst10|SCHKT:inst1|A1~24 {} STEP4:inst10|SCHKT:inst1|A1~22 {} STEP4:inst10|SCHKT:inst1|ENA {} STEP4:inst10|inst11 {} lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 {} lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[13] {} inst27 {} lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 0.729ns 1.607ns 0.182ns 0.460ns 0.550ns 4.684ns 0.000ns 1.180ns 5.601ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.114ns 0.935ns 0.114ns 1.372ns 4.308ns 0.442ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "27.053 ns + Longest register pin " "Info: + Longest register to pin delay is 27.053 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[0\] 1 REG LC_X22_Y10_N0 36 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X22_Y10_N0; Fanout = 36; REG Node = 'lpm_latch1:inst22\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.442 ns) 0.890 ns ALU181:inst17\|F9~222 2 COMB LC_X22_Y10_N8 11 " "Info: 2: + IC(0.448 ns) + CELL(0.442 ns) = 0.890 ns; Loc. = LC_X22_Y10_N8; Fanout = 11; COMB Node = 'ALU181:inst17\|F9~222'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.890 ns" { lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] ALU181:inst17|F9~222 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.559 ns) + CELL(0.432 ns) 2.881 ns ALU181:inst17\|Add11~42COUT1_59 3 COMB LC_X22_Y11_N1 2 " "Info: 3: + IC(1.559 ns) + CELL(0.432 ns) = 2.881 ns; Loc. = LC_X22_Y11_N1; Fanout = 2; COMB Node = 'ALU181:inst17\|Add11~42COUT1_59'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.991 ns" { ALU181:inst17|F9~222 ALU181:inst17|Add11~42COUT1_59 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 3.489 ns ALU181:inst17\|Add11~39 4 COMB LC_X22_Y11_N2 1 " "Info: 4: + IC(0.000 ns) + CELL(0.608 ns) = 3.489 ns; Loc. = LC_X22_Y11_N2; Fanout = 1; COMB Node = 'ALU181:inst17\|Add11~39'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { ALU181:inst17|Add11~42COUT1_59 ALU181:inst17|Add11~39 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.215 ns) + CELL(0.442 ns) 5.146 ns ALU181:inst17\|Mux7~3 5 COMB LC_X23_Y7_N3 1 " "Info: 5: + IC(1.215 ns) + CELL(0.442 ns) = 5.146 ns; Loc. = LC_X23_Y7_N3; Fanout = 1; COMB Node = 'ALU181:inst17\|Mux7~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { ALU181:inst17|Add11~39 ALU181:inst17|Mux7~3 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.114 ns) 5.674 ns ALU181:inst17\|Mux7~4 6 COMB LC_X23_Y7_N0 1 " "Info: 6: + IC(0.414 ns) + CELL(0.114 ns) = 5.674 ns; Loc. = LC_X23_Y7_N0; Fanout = 1; COMB Node = 'ALU181:inst17\|Mux7~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { ALU181:inst17|Mux7~3 ALU181:inst17|Mux7~4 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 5.970 ns ALU181:inst17\|Mux7~5 7 COMB LC_X23_Y7_N1 1 " "Info: 7: + IC(0.182 ns) + CELL(0.114 ns) = 5.970 ns; Loc. = LC_X23_Y7_N1; Fanout = 1; COMB Node = 'ALU181:inst17\|Mux7~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { ALU181:inst17|Mux7~4 ALU181:inst17|Mux7~5 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.418 ns) + CELL(0.114 ns) 6.502 ns ALU181:inst17\|Mux7~8 8 COMB LC_X23_Y7_N5 1 " "Info: 8: + IC(0.418 ns) + CELL(0.114 ns) = 6.502 ns; Loc. = LC_X23_Y7_N5; Fanout = 1; COMB Node = 'ALU181:inst17\|Mux7~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { ALU181:inst17|Mux7~5 ALU181:inst17|Mux7~8 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.224 ns) + CELL(0.442 ns) 8.168 ns ALU181:inst17\|Mux7~13 9 COMB LC_X24_Y11_N2 1 " "Info: 9: + IC(1.224 ns) + CELL(0.442 ns) = 8.168 ns; Loc. = LC_X24_Y11_N2; Fanout = 1; COMB Node = 'ALU181:inst17\|Mux7~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.666 ns" { ALU181:inst17|Mux7~8 ALU181:inst17|Mux7~13 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.292 ns) 8.896 ns ALU181:inst17\|Mux7~19 10 COMB LC_X24_Y11_N1 3 " "Info: 10: + IC(0.436 ns) + CELL(0.292 ns) = 8.896 ns; Loc. = LC_X24_Y11_N1; Fanout = 3; COMB Node = 'ALU181:inst17\|Mux7~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { ALU181:inst17|Mux7~13 ALU181:inst17|Mux7~19 } "NODE_NAME" } } { "ALU181.vhd" "" { Text "C:/altera/90/quartus/cpu/ALU181.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.114 ns) 9.426 ns lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[1\]~33 11 COMB LC_X24_Y11_N3 2 " "Info: 11: + IC(0.416 ns) + CELL(0.114 ns) = 9.426 ns; Loc. = LC_X24_Y11_N3; Fanout = 2; COMB Node = 'lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[1\]~33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { ALU181:inst17|Mux7~19 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~33 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 9.722 ns lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[1\]~61 12 COMB LC_X24_Y11_N4 11 " "Info: 12: + IC(0.182 ns) + CELL(0.114 ns) = 9.722 ns; Loc. = LC_X24_Y11_N4; Fanout = 11; COMB Node = 'lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[1\]~61'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~33 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~61 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.672 ns) + CELL(0.590 ns) 12.984 ns dsplay:inst11\|dsp:48\|lpm_mux:127\|mux_4hc:auto_generated\|w_mux_outputs223w\[2\]~3 13 COMB LC_X19_Y11_N8 1 " "Info: 13: + IC(2.672 ns) + CELL(0.590 ns) = 12.984 ns; Loc. = LC_X19_Y11_N8; Fanout = 1; COMB Node = 'dsplay:inst11\|dsp:48\|lpm_mux:127\|mux_4hc:auto_generated\|w_mux_outputs223w\[2\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.262 ns" { lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~61 dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs223w[2]~3 } "NODE_NAME" } } { "db/mux_4hc.tdf" "" { Text "C:/altera/90/quartus/cpu/db/mux_4hc.tdf" 149 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.114 ns) 14.203 ns dsplay:inst11\|dsp:48\|lpm_mux:127\|mux_4hc:auto_generated\|w_mux_outputs216w\[0\]~7 14 COMB LC_X19_Y11_N0 1 " "Info: 14: + IC(1.105 ns) + CELL(0.114 ns) = 14.203 ns; Loc. = LC_X19_Y11_N0; Fanout = 1; COMB Node = 'dsplay:inst11\|dsp:48\|lpm_mux:127\|mux_4hc:auto_generated\|w_mux_outputs216w\[0\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.219 ns" { dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs223w[2]~3 dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs216w[0]~7 } "NODE_NAME" } } { "db/mux_4hc.tdf" "" { Text "C:/altera/90/quartus/cpu/db/mux_4hc.tdf" 148 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.114 ns) 14.752 ns dsplay:inst11\|dsp:48\|lpm_mux:127\|mux_4hc:auto_generated\|w_mux_outputs216w\[0\]~10 15 COMB LC_X19_Y11_N7 1 " "Info: 15: + IC(0.435 ns) + CELL(0.114 ns) = 14.752 ns; Loc. = LC_X19_Y11_N7; Fanout = 1; COMB Node = 'dsplay:inst11\|dsp:48\|lpm_mux:127\|mux_4hc:auto_generated\|w_mux_outputs216w\[0\]~10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.549 ns" { dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs216w[0]~7 dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs216w[0]~10 } "NODE_NAME" } } { "db/mux_4hc.tdf" "" { Text "C:/altera/90/quartus/cpu/db/mux_4hc.tdf" 148 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.158 ns) + CELL(0.442 ns) 17.352 ns dsplay:inst11\|dsp:48\|lpm_mux:131\|mux_bfc:auto_generated\|result_node\[0\]~4 16 COMB LC_X19_Y15_N4 1 " "Info: 16: + IC(2.158 ns) + CELL(0.442 ns) = 17.352 ns; Loc. = LC_X19_Y15_N4; Fanout = 1; COMB Node = 'dsplay:inst11\|dsp:48\|lpm_mux:131\|mux_bfc:auto_generated\|result_node\[0\]~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs216w[0]~10 dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~4 } "NODE_NAME" } } { "db/mux_bfc.tdf" "" { Text "C:/altera/90/quartus/cpu/db/mux_bfc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.442 ns) 18.206 ns dsplay:inst11\|dsp:48\|lpm_mux:131\|mux_bfc:auto_generated\|result_node\[0\]~5 17 COMB LC_X19_Y15_N1 1 " "Info: 17: + IC(0.412 ns) + CELL(0.442 ns) = 18.206 ns; Loc. = LC_X19_Y15_N1; Fanout = 1; COMB Node = 'dsplay:inst11\|dsp:48\|lpm_mux:131\|mux_bfc:auto_generated\|result_node\[0\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.854 ns" { dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~4 dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~5 } "NODE_NAME" } } { "db/mux_bfc.tdf" "" { Text "C:/altera/90/quartus/cpu/db/mux_bfc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.827 ns) + CELL(0.442 ns) 20.475 ns dsplay:inst11\|dsp:48\|lpm_mux:131\|mux_bfc:auto_generated\|result_node\[0\]~8 18 COMB LC_X26_Y16_N3 1 " "Info: 18: + IC(1.827 ns) + CELL(0.442 ns) = 20.475 ns; Loc. = LC_X26_Y16_N3; Fanout = 1; COMB Node = 'dsplay:inst11\|dsp:48\|lpm_mux:131\|mux_bfc:auto_generated\|result_node\[0\]~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.269 ns" { dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~5 dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~8 } "NODE_NAME" } } { "db/mux_bfc.tdf" "" { Text "C:/altera/90/quartus/cpu/db/mux_bfc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.589 ns) + CELL(0.292 ns) 22.356 ns dsplay:inst11\|dsp:48\|lpm_mux:131\|mux_bfc:auto_generated\|result_node\[0\]~11 19 COMB LC_X21_Y15_N6 1 " "Info: 19: + IC(1.589 ns) + CELL(0.292 ns) = 22.356 ns; Loc. = LC_X21_Y15_N6; Fanout = 1; COMB Node = 'dsplay:inst11\|dsp:48\|lpm_mux:131\|mux_bfc:auto_generated\|result_node\[0\]~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.881 ns" { dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~8 dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~11 } "NODE_NAME" } } { "db/mux_bfc.tdf" "" { Text "C:/altera/90/quartus/cpu/db/mux_bfc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.589 ns) + CELL(2.108 ns) 27.053 ns P1_0 20 PIN PIN_218 0 " "Info: 20: + IC(2.589 ns) + CELL(2.108 ns) = 27.053 ns; Loc. = PIN_218; Fanout = 0; PIN Node = 'P1_0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.697 ns" { dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~11 P1_0 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -520 1760 1936 -504 "P1_0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.772 ns ( 28.73 % ) " "Info: Total cell delay = 7.772 ns ( 28.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "19.281 ns ( 71.27 % ) " "Info: Total interconnect delay = 19.281 ns ( 71.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "27.053 ns" { lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] ALU181:inst17|F9~222 ALU181:inst17|Add11~42COUT1_59 ALU181:inst17|Add11~39 ALU181:inst17|Mux7~3 ALU181:inst17|Mux7~4 ALU181:inst17|Mux7~5 ALU181:inst17|Mux7~8 ALU181:inst17|Mux7~13 ALU181:inst17|Mux7~19 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~33 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~61 dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs223w[2]~3 dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs216w[0]~7 dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs216w[0]~10 dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~4 dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~5 dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~8 dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~11 P1_0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "27.053 ns" { lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] {} ALU181:inst17|F9~222 {} ALU181:inst17|Add11~42COUT1_59 {} ALU181:inst17|Add11~39 {} ALU181:inst17|Mux7~3 {} ALU181:inst17|Mux7~4 {} ALU181:inst17|Mux7~5 {} ALU181:inst17|Mux7~8 {} ALU181:inst17|Mux7~13 {} ALU181:inst17|Mux7~19 {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~33 {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~61 {} dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs223w[2]~3 {} dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs216w[0]~7 {} dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs216w[0]~10 {} dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~4 {} dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~5 {} dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~8 {} dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~11 {} P1_0 {} } { 0.000ns 0.448ns 1.559ns 0.000ns 1.215ns 0.414ns 0.182ns 0.418ns 1.224ns 0.436ns 0.416ns 0.182ns 2.672ns 1.105ns 0.435ns 2.158ns 0.412ns 1.827ns 1.589ns 2.589ns } { 0.000ns 0.442ns 0.432ns 0.608ns 0.442ns 0.114ns 0.114ns 0.114ns 0.442ns 0.292ns 0.114ns 0.114ns 0.590ns 0.114ns 0.114ns 0.442ns 0.442ns 0.442ns 0.292ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "25.416 ns" { CLK STEP4:inst10|SCHKT:inst1|Q[4] STEP4:inst10|SCHKT:inst1|A1~24 STEP4:inst10|SCHKT:inst1|A1~22 STEP4:inst10|SCHKT:inst1|ENA STEP4:inst10|inst11 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[13] inst27 lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "25.416 ns" { CLK {} CLK~out0 {} STEP4:inst10|SCHKT:inst1|Q[4] {} STEP4:inst10|SCHKT:inst1|A1~24 {} STEP4:inst10|SCHKT:inst1|A1~22 {} STEP4:inst10|SCHKT:inst1|ENA {} STEP4:inst10|inst11 {} lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 {} lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[13] {} inst27 {} lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 0.729ns 1.607ns 0.182ns 0.460ns 0.550ns 4.684ns 0.000ns 1.180ns 5.601ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.114ns 0.935ns 0.114ns 1.372ns 4.308ns 0.442ns 0.292ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "27.053 ns" { lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] ALU181:inst17|F9~222 ALU181:inst17|Add11~42COUT1_59 ALU181:inst17|Add11~39 ALU181:inst17|Mux7~3 ALU181:inst17|Mux7~4 ALU181:inst17|Mux7~5 ALU181:inst17|Mux7~8 ALU181:inst17|Mux7~13 ALU181:inst17|Mux7~19 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~33 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~61 dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs223w[2]~3 dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs216w[0]~7 dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs216w[0]~10 dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~4 dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~5 dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~8 dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~11 P1_0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "27.053 ns" { lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0] {} ALU181:inst17|F9~222 {} ALU181:inst17|Add11~42COUT1_59 {} ALU181:inst17|Add11~39 {} ALU181:inst17|Mux7~3 {} ALU181:inst17|Mux7~4 {} ALU181:inst17|Mux7~5 {} ALU181:inst17|Mux7~8 {} ALU181:inst17|Mux7~13 {} ALU181:inst17|Mux7~19 {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~33 {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~61 {} dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs223w[2]~3 {} dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs216w[0]~7 {} dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs216w[0]~10 {} dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~4 {} dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~5 {} dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~8 {} dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~11 {} P1_0 {} } { 0.000ns 0.448ns 1.559ns 0.000ns 1.215ns 0.414ns 0.182ns 0.418ns 1.224ns 0.436ns 0.416ns 0.182ns 2.672ns 1.105ns 0.435ns 2.158ns 0.412ns 1.827ns 1.589ns 2.589ns } { 0.000ns 0.442ns 0.432ns 0.608ns 0.442ns 0.114ns 0.114ns 0.114ns 0.442ns 0.292ns 0.114ns 0.114ns 0.590ns 0.114ns 0.114ns 0.442ns 0.442ns 0.442ns 0.292ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "IN\[1\] P1_0 30.035 ns Longest " "Info: Longest tpd from source pin \"IN\[1\]\" to destination pin \"P1_0\" is 30.035 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns IN\[1\] 1 PIN PIN_2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_2; Fanout = 2; PIN Node = 'IN\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[1] } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -144 104 272 -128 "IN\[7..0\]" "" } { -528 1520 1592 -512 "IN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.861 ns) + CELL(0.292 ns) 9.622 ns lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[1\]~31 2 COMB LC_X19_Y11_N9 1 " "Info: 2: + IC(7.861 ns) + CELL(0.292 ns) = 9.622 ns; Loc. = LC_X19_Y11_N9; Fanout = 1; COMB Node = 'lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[1\]~31'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.153 ns" { IN[1] lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~31 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.590 ns) 10.634 ns lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[1\]~32 3 COMB LC_X19_Y11_N6 1 " "Info: 3: + IC(0.422 ns) + CELL(0.590 ns) = 10.634 ns; Loc. = LC_X19_Y11_N6; Fanout = 1; COMB Node = 'lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[1\]~32'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~31 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~32 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.482 ns) + CELL(0.292 ns) 12.408 ns lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[1\]~33 4 COMB LC_X24_Y11_N3 2 " "Info: 4: + IC(1.482 ns) + CELL(0.292 ns) = 12.408 ns; Loc. = LC_X24_Y11_N3; Fanout = 2; COMB Node = 'lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[1\]~33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.774 ns" { lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~32 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~33 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 12.704 ns lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[1\]~61 5 COMB LC_X24_Y11_N4 11 " "Info: 5: + IC(0.182 ns) + CELL(0.114 ns) = 12.704 ns; Loc. = LC_X24_Y11_N4; Fanout = 11; COMB Node = 'lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[1\]~61'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~33 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~61 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.672 ns) + CELL(0.590 ns) 15.966 ns dsplay:inst11\|dsp:48\|lpm_mux:127\|mux_4hc:auto_generated\|w_mux_outputs223w\[2\]~3 6 COMB LC_X19_Y11_N8 1 " "Info: 6: + IC(2.672 ns) + CELL(0.590 ns) = 15.966 ns; Loc. = LC_X19_Y11_N8; Fanout = 1; COMB Node = 'dsplay:inst11\|dsp:48\|lpm_mux:127\|mux_4hc:auto_generated\|w_mux_outputs223w\[2\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.262 ns" { lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~61 dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs223w[2]~3 } "NODE_NAME" } } { "db/mux_4hc.tdf" "" { Text "C:/altera/90/quartus/cpu/db/mux_4hc.tdf" 149 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.114 ns) 17.185 ns dsplay:inst11\|dsp:48\|lpm_mux:127\|mux_4hc:auto_generated\|w_mux_outputs216w\[0\]~7 7 COMB LC_X19_Y11_N0 1 " "Info: 7: + IC(1.105 ns) + CELL(0.114 ns) = 17.185 ns; Loc. = LC_X19_Y11_N0; Fanout = 1; COMB Node = 'dsplay:inst11\|dsp:48\|lpm_mux:127\|mux_4hc:auto_generated\|w_mux_outputs216w\[0\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.219 ns" { dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs223w[2]~3 dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs216w[0]~7 } "NODE_NAME" } } { "db/mux_4hc.tdf" "" { Text "C:/altera/90/quartus/cpu/db/mux_4hc.tdf" 148 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.114 ns) 17.734 ns dsplay:inst11\|dsp:48\|lpm_mux:127\|mux_4hc:auto_generated\|w_mux_outputs216w\[0\]~10 8 COMB LC_X19_Y11_N7 1 " "Info: 8: + IC(0.435 ns) + CELL(0.114 ns) = 17.734 ns; Loc. = LC_X19_Y11_N7; Fanout = 1; COMB Node = 'dsplay:inst11\|dsp:48\|lpm_mux:127\|mux_4hc:auto_generated\|w_mux_outputs216w\[0\]~10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.549 ns" { dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs216w[0]~7 dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs216w[0]~10 } "NODE_NAME" } } { "db/mux_4hc.tdf" "" { Text "C:/altera/90/quartus/cpu/db/mux_4hc.tdf" 148 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.158 ns) + CELL(0.442 ns) 20.334 ns dsplay:inst11\|dsp:48\|lpm_mux:131\|mux_bfc:auto_generated\|result_node\[0\]~4 9 COMB LC_X19_Y15_N4 1 " "Info: 9: + IC(2.158 ns) + CELL(0.442 ns) = 20.334 ns; Loc. = LC_X19_Y15_N4; Fanout = 1; COMB Node = 'dsplay:inst11\|dsp:48\|lpm_mux:131\|mux_bfc:auto_generated\|result_node\[0\]~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs216w[0]~10 dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~4 } "NODE_NAME" } } { "db/mux_bfc.tdf" "" { Text "C:/altera/90/quartus/cpu/db/mux_bfc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.442 ns) 21.188 ns dsplay:inst11\|dsp:48\|lpm_mux:131\|mux_bfc:auto_generated\|result_node\[0\]~5 10 COMB LC_X19_Y15_N1 1 " "Info: 10: + IC(0.412 ns) + CELL(0.442 ns) = 21.188 ns; Loc. = LC_X19_Y15_N1; Fanout = 1; COMB Node = 'dsplay:inst11\|dsp:48\|lpm_mux:131\|mux_bfc:auto_generated\|result_node\[0\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.854 ns" { dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~4 dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~5 } "NODE_NAME" } } { "db/mux_bfc.tdf" "" { Text "C:/altera/90/quartus/cpu/db/mux_bfc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.827 ns) + CELL(0.442 ns) 23.457 ns dsplay:inst11\|dsp:48\|lpm_mux:131\|mux_bfc:auto_generated\|result_node\[0\]~8 11 COMB LC_X26_Y16_N3 1 " "Info: 11: + IC(1.827 ns) + CELL(0.442 ns) = 23.457 ns; Loc. = LC_X26_Y16_N3; Fanout = 1; COMB Node = 'dsplay:inst11\|dsp:48\|lpm_mux:131\|mux_bfc:auto_generated\|result_node\[0\]~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.269 ns" { dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~5 dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~8 } "NODE_NAME" } } { "db/mux_bfc.tdf" "" { Text "C:/altera/90/quartus/cpu/db/mux_bfc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.589 ns) + CELL(0.292 ns) 25.338 ns dsplay:inst11\|dsp:48\|lpm_mux:131\|mux_bfc:auto_generated\|result_node\[0\]~11 12 COMB LC_X21_Y15_N6 1 " "Info: 12: + IC(1.589 ns) + CELL(0.292 ns) = 25.338 ns; Loc. = LC_X21_Y15_N6; Fanout = 1; COMB Node = 'dsplay:inst11\|dsp:48\|lpm_mux:131\|mux_bfc:auto_generated\|result_node\[0\]~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.881 ns" { dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~8 dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~11 } "NODE_NAME" } } { "db/mux_bfc.tdf" "" { Text "C:/altera/90/quartus/cpu/db/mux_bfc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.589 ns) + CELL(2.108 ns) 30.035 ns P1_0 13 PIN PIN_218 0 " "Info: 13: + IC(2.589 ns) + CELL(2.108 ns) = 30.035 ns; Loc. = PIN_218; Fanout = 0; PIN Node = 'P1_0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.697 ns" { dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~11 P1_0 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -520 1760 1936 -504 "P1_0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.301 ns ( 24.31 % ) " "Info: Total cell delay = 7.301 ns ( 24.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "22.734 ns ( 75.69 % ) " "Info: Total interconnect delay = 22.734 ns ( 75.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "30.035 ns" { IN[1] lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~31 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~32 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~33 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~61 dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs223w[2]~3 dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs216w[0]~7 dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs216w[0]~10 dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~4 dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~5 dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~8 dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~11 P1_0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "30.035 ns" { IN[1] {} IN[1]~out0 {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~31 {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~32 {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~33 {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~61 {} dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs223w[2]~3 {} dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs216w[0]~7 {} dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs216w[0]~10 {} dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~4 {} dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~5 {} dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~8 {} dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~11 {} P1_0 {} } { 0.000ns 0.000ns 7.861ns 0.422ns 1.482ns 0.182ns 2.672ns 1.105ns 0.435ns 2.158ns 0.412ns 1.827ns 1.589ns 2.589ns } { 0.000ns 1.469ns 0.292ns 0.590ns 0.292ns 0.114ns 0.590ns 0.114ns 0.114ns 0.442ns 0.442ns 0.442ns 0.292ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[5\] IN\[5\] CLK 15.387 ns register " "Info: th for register \"pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[5\]\" (data pin = \"IN\[5\]\", clock pin = \"CLK\") is 15.387 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 27.637 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 27.637 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 18 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 18; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 192 -216 -48 208 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.935 ns) 3.133 ns STEP4:inst10\|SCHKT:inst1\|Q\[4\] 2 REG LC_X23_Y6_N4 16 " "Info: 2: + IC(0.729 ns) + CELL(0.935 ns) = 3.133 ns; Loc. = LC_X23_Y6_N4; Fanout = 16; REG Node = 'STEP4:inst10\|SCHKT:inst1\|Q\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.664 ns" { CLK STEP4:inst10|SCHKT:inst1|Q[4] } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 155 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.607 ns) + CELL(0.442 ns) 5.182 ns STEP4:inst10\|SCHKT:inst1\|A1~24 3 COMB LC_X19_Y9_N1 1 " "Info: 3: + IC(1.607 ns) + CELL(0.442 ns) = 5.182 ns; Loc. = LC_X19_Y9_N1; Fanout = 1; COMB Node = 'STEP4:inst10\|SCHKT:inst1\|A1~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.049 ns" { STEP4:inst10|SCHKT:inst1|Q[4] STEP4:inst10|SCHKT:inst1|A1~24 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 137 26 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 5.478 ns STEP4:inst10\|SCHKT:inst1\|A1~22 4 COMB LC_X19_Y9_N2 1 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 5.478 ns; Loc. = LC_X19_Y9_N2; Fanout = 1; COMB Node = 'STEP4:inst10\|SCHKT:inst1\|A1~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { STEP4:inst10|SCHKT:inst1|A1~24 STEP4:inst10|SCHKT:inst1|A1~22 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 138 26 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.935 ns) 6.873 ns STEP4:inst10\|SCHKT:inst1\|ENA 5 REG LC_X19_Y9_N6 9 " "Info: 5: + IC(0.460 ns) + CELL(0.935 ns) = 6.873 ns; Loc. = LC_X19_Y9_N6; Fanout = 9; REG Node = 'STEP4:inst10\|SCHKT:inst1\|ENA'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.395 ns" { STEP4:inst10|SCHKT:inst1|A1~22 STEP4:inst10|SCHKT:inst1|ENA } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 139 24 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.114 ns) 7.537 ns STEP4:inst10\|inst11 6 COMB LC_X19_Y9_N4 88 " "Info: 6: + IC(0.550 ns) + CELL(0.114 ns) = 7.537 ns; Loc. = LC_X19_Y9_N4; Fanout = 88; COMB Node = 'STEP4:inst10\|inst11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { STEP4:inst10|SCHKT:inst1|ENA STEP4:inst10|inst11 } "NODE_NAME" } } { "STEP4.vqm" "" { Text "C:/altera/90/quartus/cpu/STEP4.vqm" 145 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.684 ns) + CELL(1.372 ns) 13.593 ns lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg5 7 MEM M4K_X17_Y10 18 " "Info: 7: + IC(4.684 ns) + CELL(1.372 ns) = 13.593 ns; Loc. = M4K_X17_Y10; Fanout = 18; MEM Node = 'lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|ram_block3a15~porta_address_reg5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.056 ns" { STEP4:inst10|inst11 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 519 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.308 ns) 17.901 ns lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[12\] 8 MEM M4K_X17_Y10 8 " "Info: 8: + IC(0.000 ns) + CELL(4.308 ns) = 17.901 ns; Loc. = M4K_X17_Y10; Fanout = 8; MEM Node = 'lpm_rom0:inst43\|altsyncram:altsyncram_component\|altsyncram_7j51:auto_generated\|altsyncram_u272:altsyncram1\|q_a\[12\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.308 ns" { lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[12] } "NODE_NAME" } } { "db/altsyncram_u272.tdf" "" { Text "C:/altera/90/quartus/cpu/db/altsyncram_u272.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.208 ns) + CELL(0.590 ns) 19.699 ns inst35 9 COMB LC_X15_Y10_N4 8 " "Info: 9: + IC(1.208 ns) + CELL(0.590 ns) = 19.699 ns; Loc. = LC_X15_Y10_N4; Fanout = 8; COMB Node = 'inst35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.798 ns" { lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[12] inst35 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { 144 496 560 192 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.849 ns) + CELL(0.292 ns) 24.840 ns lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[0\] 10 REG LC_X19_Y12_N8 6 " "Info: 10: + IC(4.849 ns) + CELL(0.292 ns) = 24.840 ns; Loc. = LC_X19_Y12_N8; Fanout = 6; REG Node = 'lpm_latch0:inst13\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.141 ns" { inst35 lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.292 ns) 25.605 ns pccounter:inst23\|inst6~0 11 COMB LC_X19_Y12_N6 8 " "Info: 11: + IC(0.473 ns) + CELL(0.292 ns) = 25.605 ns; Loc. = LC_X19_Y12_N6; Fanout = 8; COMB Node = 'pccounter:inst23\|inst6~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.765 ns" { lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0] pccounter:inst23|inst6~0 } "NODE_NAME" } } { "pccounter.bdf" "" { Schematic "C:/altera/90/quartus/cpu/pccounter.bdf" { { 192 208 272 240 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.590 ns) + CELL(0.442 ns) 27.637 ns pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[5\] 12 REG LC_X20_Y9_N8 3 " "Info: 12: + IC(1.590 ns) + CELL(0.442 ns) = 27.637 ns; Loc. = LC_X20_Y9_N8; Fanout = 3; REG Node = 'pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.032 ns" { pccounter:inst23|inst6~0 pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[5] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.305 ns ( 40.91 % ) " "Info: Total cell delay = 11.305 ns ( 40.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.332 ns ( 59.09 % ) " "Info: Total interconnect delay = 16.332 ns ( 59.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "27.637 ns" { CLK STEP4:inst10|SCHKT:inst1|Q[4] STEP4:inst10|SCHKT:inst1|A1~24 STEP4:inst10|SCHKT:inst1|A1~22 STEP4:inst10|SCHKT:inst1|ENA STEP4:inst10|inst11 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[12] inst35 lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0] pccounter:inst23|inst6~0 pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "27.637 ns" { CLK {} CLK~out0 {} STEP4:inst10|SCHKT:inst1|Q[4] {} STEP4:inst10|SCHKT:inst1|A1~24 {} STEP4:inst10|SCHKT:inst1|A1~22 {} STEP4:inst10|SCHKT:inst1|ENA {} STEP4:inst10|inst11 {} lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 {} lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[12] {} inst35 {} lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0] {} pccounter:inst23|inst6~0 {} pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[5] {} } { 0.000ns 0.000ns 0.729ns 1.607ns 0.182ns 0.460ns 0.550ns 4.684ns 0.000ns 1.208ns 4.849ns 0.473ns 1.590ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.114ns 0.935ns 0.114ns 1.372ns 4.308ns 0.590ns 0.292ns 0.292ns 0.442ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.250 ns - Shortest pin register " "Info: - Shortest pin to register delay is 12.250 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns IN\[5\] 1 PIN PIN_7 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_7; Fanout = 2; PIN Node = 'IN\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[5] } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/altera/90/quartus/cpu/cpu.bdf" { { -144 104 272 -128 "IN\[7..0\]" "" } { -528 1520 1592 -512 "IN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.322 ns) + CELL(0.590 ns) 9.381 ns lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[5\]~47 2 COMB LC_X19_Y14_N0 1 " "Info: 2: + IC(7.322 ns) + CELL(0.590 ns) = 9.381 ns; Loc. = LC_X19_Y14_N0; Fanout = 1; COMB Node = 'lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[5\]~47'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.912 ns" { IN[5] lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]~47 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 9.677 ns lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[5\]~48 3 COMB LC_X19_Y14_N1 1 " "Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 9.677 ns; Loc. = LC_X19_Y14_N1; Fanout = 1; COMB Node = 'lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[5\]~48'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]~47 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]~48 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.689 ns) + CELL(0.292 ns) 11.658 ns lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[5\]~49 4 COMB LC_X20_Y9_N6 2 " "Info: 4: + IC(1.689 ns) + CELL(0.292 ns) = 11.658 ns; Loc. = LC_X20_Y9_N6; Fanout = 2; COMB Node = 'lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[5\]~49'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.981 ns" { lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]~48 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]~49 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 11.954 ns lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[5\]~65 5 COMB LC_X20_Y9_N7 11 " "Info: 5: + IC(0.182 ns) + CELL(0.114 ns) = 11.954 ns; Loc. = LC_X20_Y9_N7; Fanout = 11; COMB Node = 'lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[5\]~65'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]~49 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]~65 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 12.250 ns pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[5\] 6 REG LC_X20_Y9_N8 3 " "Info: 6: + IC(0.182 ns) + CELL(0.114 ns) = 12.250 ns; Loc. = LC_X20_Y9_N8; Fanout = 3; REG Node = 'pccounter:inst23\|lpm_latch1:inst\|lpm_latch:lpm_latch_component\|latches\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]~65 pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[5] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.693 ns ( 21.98 % ) " "Info: Total cell delay = 2.693 ns ( 21.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.557 ns ( 78.02 % ) " "Info: Total interconnect delay = 9.557 ns ( 78.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.250 ns" { IN[5] lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]~47 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]~48 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]~49 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]~65 pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.250 ns" { IN[5] {} IN[5]~out0 {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]~47 {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]~48 {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]~49 {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]~65 {} pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[5] {} } { 0.000ns 0.000ns 7.322ns 0.182ns 1.689ns 0.182ns 0.182ns } { 0.000ns 1.469ns 0.590ns 0.114ns 0.292ns 0.114ns 0.114ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "27.637 ns" { CLK STEP4:inst10|SCHKT:inst1|Q[4] STEP4:inst10|SCHKT:inst1|A1~24 STEP4:inst10|SCHKT:inst1|A1~22 STEP4:inst10|SCHKT:inst1|ENA STEP4:inst10|inst11 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[12] inst35 lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0] pccounter:inst23|inst6~0 pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "27.637 ns" { CLK {} CLK~out0 {} STEP4:inst10|SCHKT:inst1|Q[4] {} STEP4:inst10|SCHKT:inst1|A1~24 {} STEP4:inst10|SCHKT:inst1|A1~22 {} STEP4:inst10|SCHKT:inst1|ENA {} STEP4:inst10|inst11 {} lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5 {} lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[12] {} inst35 {} lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0] {} pccounter:inst23|inst6~0 {} pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[5] {} } { 0.000ns 0.000ns 0.729ns 1.607ns 0.182ns 0.460ns 0.550ns 4.684ns 0.000ns 1.208ns 4.849ns 0.473ns 1.590ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.114ns 0.935ns 0.114ns 1.372ns 4.308ns 0.590ns 0.292ns 0.292ns 0.442ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.250 ns" { IN[5] lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]~47 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]~48 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]~49 lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]~65 pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.250 ns" { IN[5] {} IN[5]~out0 {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]~47 {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]~48 {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]~49 {} lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]~65 {} pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[5] {} } { 0.000ns 0.000ns 7.322ns 0.182ns 1.689ns 0.182ns 0.182ns } { 0.000ns 1.469ns 0.590ns 0.114ns 0.292ns 0.114ns 0.114ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 68 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "138 " "Info: Peak virtual memory: 138 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 21:40:37 2013 " "Info: Processing ended: Tue Dec 03 21:40:37 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 156 s " "Info: Quartus II Full Compilation was successful. 0 errors, 156 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
