// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="img_proc,hls_ip_2017_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flga2104-2-i,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.635250,HLS_SYN_LAT=320011,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=4,HLS_SYN_FF=1643,HLS_SYN_LUT=7371}" *)

module img_proc (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        img_address0,
        img_ce0,
        img_q0,
        img_address1,
        img_ce1,
        img_q1,
        mark_address0,
        mark_ce0,
        mark_q0,
        out_r_address0,
        out_r_ce0,
        out_r_we0,
        out_r_d0,
        out_r_address1,
        out_r_ce1,
        out_r_we1,
        out_r_d1
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_pp0_stage0 = 10'd2;
parameter    ap_ST_fsm_pp0_stage1 = 10'd4;
parameter    ap_ST_fsm_pp0_stage2 = 10'd8;
parameter    ap_ST_fsm_pp0_stage3 = 10'd16;
parameter    ap_ST_fsm_pp0_stage4 = 10'd32;
parameter    ap_ST_fsm_pp0_stage5 = 10'd64;
parameter    ap_ST_fsm_pp0_stage6 = 10'd128;
parameter    ap_ST_fsm_pp0_stage7 = 10'd256;
parameter    ap_ST_fsm_state20 = 10'd512;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [19:0] img_address0;
output   img_ce0;
input  [7:0] img_q0;
output  [19:0] img_address1;
output   img_ce1;
input  [7:0] img_q1;
output  [15:0] mark_address0;
output   mark_ce0;
input  [7:0] mark_q0;
output  [19:0] out_r_address0;
output   out_r_ce0;
output   out_r_we0;
output  [7:0] out_r_d0;
output  [19:0] out_r_address1;
output   out_r_ce1;
output   out_r_we1;
output  [7:0] out_r_d1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[19:0] img_address0;
reg img_ce0;
reg[19:0] img_address1;
reg img_ce1;
reg mark_ce0;
reg[19:0] out_r_address0;
reg out_r_ce0;
reg out_r_we0;
reg[7:0] out_r_d0;
reg[19:0] out_r_address1;
reg out_r_ce1;
reg out_r_we1;
reg[7:0] out_r_d1;

(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [15:0] mark_idx_reg_364;
reg   [15:0] tmp_49_reg_375;
wire   [0:0] tmp_fu_409_p2;
reg   [0:0] tmp_reg_772;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state10_pp0_stage0_iter1;
wire    ap_block_state18_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] ap_reg_pp0_iter1_tmp_reg_772;
reg   [0:0] ap_reg_pp0_iter2_tmp_reg_772;
wire   [15:0] mark_idx_1_fu_415_p2;
reg   [15:0] mark_idx_1_reg_776;
reg    ap_enable_reg_pp0_iter0;
wire   [15:0] next_urem_fu_421_p2;
reg   [15:0] next_urem_reg_781;
wire   [21:0] base_idx_fu_469_p2;
reg   [21:0] base_idx_reg_787;
wire   [63:0] tmp_7_fu_479_p1;
reg   [63:0] tmp_7_reg_805;
reg   [63:0] ap_reg_pp0_iter1_tmp_7_reg_805;
wire   [63:0] tmp_9_fu_490_p1;
reg   [63:0] tmp_9_reg_815;
reg   [63:0] ap_reg_pp0_iter1_tmp_9_reg_815;
reg   [7:0] indata_0_reg_830;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state11_pp0_stage1_iter1;
wire    ap_block_state19_pp0_stage1_iter2;
wire    ap_block_pp0_stage1_11001;
reg   [7:0] indata_1_reg_835;
wire   [63:0] tmp_11_fu_509_p1;
reg   [63:0] tmp_11_reg_840;
reg   [63:0] ap_reg_pp0_iter1_tmp_11_reg_840;
wire   [63:0] tmp_13_fu_523_p1;
reg   [63:0] tmp_13_reg_850;
reg   [63:0] ap_reg_pp0_iter1_tmp_13_reg_850;
reg   [7:0] mark_load_reg_860;
reg   [7:0] indata_2_reg_865;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state4_pp0_stage2_iter0;
wire    ap_block_state12_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
reg   [7:0] indata_3_reg_870;
wire   [63:0] tmp_15_fu_537_p1;
reg   [63:0] tmp_15_reg_875;
reg   [63:0] ap_reg_pp0_iter1_tmp_15_reg_875;
wire   [63:0] tmp_17_fu_551_p1;
reg   [63:0] tmp_17_reg_885;
reg   [63:0] ap_reg_pp0_iter1_tmp_17_reg_885;
reg   [7:0] indata_4_reg_895;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state5_pp0_stage3_iter0;
wire    ap_block_state13_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
reg   [7:0] indata_5_reg_900;
wire   [63:0] tmp_19_fu_565_p1;
reg   [63:0] tmp_19_reg_905;
reg   [63:0] ap_reg_pp0_iter1_tmp_19_reg_905;
wire   [63:0] tmp_21_fu_579_p1;
reg   [63:0] tmp_21_reg_915;
reg   [63:0] ap_reg_pp0_iter1_tmp_21_reg_915;
reg   [7:0] indata_6_reg_925;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state6_pp0_stage4_iter0;
wire    ap_block_state14_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_11001;
reg   [7:0] indata_7_reg_930;
wire   [63:0] tmp_23_fu_593_p1;
reg   [63:0] tmp_23_reg_935;
reg   [63:0] ap_reg_pp0_iter1_tmp_23_reg_935;
wire   [63:0] tmp_25_fu_607_p1;
reg   [63:0] tmp_25_reg_945;
reg   [63:0] ap_reg_pp0_iter1_tmp_25_reg_945;
reg   [7:0] indata_8_reg_955;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state7_pp0_stage5_iter0;
wire    ap_block_state15_pp0_stage5_iter1;
wire    ap_block_pp0_stage5_11001;
reg   [7:0] indata_9_reg_960;
wire   [63:0] tmp_27_fu_621_p1;
reg   [63:0] tmp_27_reg_965;
reg   [63:0] ap_reg_pp0_iter1_tmp_27_reg_965;
wire   [63:0] tmp_29_fu_635_p1;
reg   [63:0] tmp_29_reg_975;
reg   [63:0] ap_reg_pp0_iter1_tmp_29_reg_975;
reg   [7:0] indata_10_reg_985;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state8_pp0_stage6_iter0;
wire    ap_block_state16_pp0_stage6_iter1;
wire    ap_block_pp0_stage6_11001;
reg   [7:0] indata_11_reg_990;
wire   [63:0] tmp_31_fu_649_p1;
reg   [63:0] tmp_31_reg_995;
reg   [63:0] ap_reg_pp0_iter1_tmp_31_reg_995;
wire   [63:0] tmp_33_fu_663_p1;
reg   [63:0] tmp_33_reg_1005;
reg   [63:0] ap_reg_pp0_iter1_tmp_33_reg_1005;
wire   [15:0] idx_urem_fu_673_p3;
reg   [15:0] idx_urem_reg_1015;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state9_pp0_stage7_iter0;
wire    ap_block_state17_pp0_stage7_iter1;
wire    ap_block_pp0_stage7_11001;
reg   [7:0] indata_12_reg_1020;
reg   [7:0] indata_13_reg_1025;
wire   [63:0] tmp_35_fu_689_p1;
reg   [63:0] tmp_35_reg_1030;
reg   [63:0] ap_reg_pp0_iter1_tmp_35_reg_1030;
wire   [63:0] tmp_37_fu_703_p1;
reg   [63:0] tmp_37_reg_1040;
reg   [63:0] ap_reg_pp0_iter1_tmp_37_reg_1040;
reg   [7:0] outdata_0_reg_1050;
reg   [7:0] outdata_1_reg_1055;
reg   [7:0] outdata_2_reg_1060;
reg   [7:0] outdata_3_reg_1065;
reg   [7:0] outdata_4_reg_1070;
reg   [7:0] outdata_5_reg_1075;
reg   [7:0] outdata_6_reg_1080;
reg   [7:0] outdata_7_reg_1085;
reg   [7:0] outdata_8_reg_1090;
reg   [7:0] outdata_9_reg_1095;
reg   [7:0] outdata_10_reg_1100;
reg   [7:0] outdata_11_reg_1105;
reg   [7:0] outdata_12_reg_1110;
reg   [7:0] outdata_13_reg_1115;
reg   [7:0] outdata_14_reg_1120;
reg   [7:0] outdata_15_reg_1125;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage1_subdone;
reg    ap_enable_reg_pp0_iter2;
wire   [7:0] grp_add_watermark_fu_386_ap_return_0;
wire   [7:0] grp_add_watermark_fu_386_ap_return_1;
wire   [7:0] grp_add_watermark_fu_386_ap_return_2;
wire   [7:0] grp_add_watermark_fu_386_ap_return_3;
wire   [7:0] grp_add_watermark_fu_386_ap_return_4;
wire   [7:0] grp_add_watermark_fu_386_ap_return_5;
wire   [7:0] grp_add_watermark_fu_386_ap_return_6;
wire   [7:0] grp_add_watermark_fu_386_ap_return_7;
wire   [7:0] grp_add_watermark_fu_386_ap_return_8;
wire   [7:0] grp_add_watermark_fu_386_ap_return_9;
wire   [7:0] grp_add_watermark_fu_386_ap_return_10;
wire   [7:0] grp_add_watermark_fu_386_ap_return_11;
wire   [7:0] grp_add_watermark_fu_386_ap_return_12;
wire   [7:0] grp_add_watermark_fu_386_ap_return_13;
wire   [7:0] grp_add_watermark_fu_386_ap_return_14;
wire   [7:0] grp_add_watermark_fu_386_ap_return_15;
reg   [15:0] ap_phi_mux_mark_idx_phi_fu_368_p4;
wire    ap_block_pp0_stage0;
reg   [15:0] ap_phi_mux_tmp_49_phi_fu_379_p4;
wire   [63:0] tmp_38_fu_495_p1;
wire    ap_block_pp0_stage1;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage4;
wire    ap_block_pp0_stage5;
wire    ap_block_pp0_stage6;
wire    ap_block_pp0_stage7;
wire   [16:0] mark_idx_cast_fu_427_p1;
wire   [16:0] tmp_2_cast_fu_431_p1;
wire   [16:0] tmp_s_fu_435_p2;
wire   [20:0] tmp_39_fu_441_p3;
wire   [7:0] tmp_50_fu_453_p1;
wire   [9:0] tmp_6_fu_457_p3;
wire   [21:0] tmp_6_cast_cast_fu_465_p1;
wire  signed [21:0] tmp_5_cast_fu_449_p1;
wire  signed [31:0] base_idx_cast_fu_475_p1;
wire   [31:0] tmp_8_fu_484_p2;
wire   [21:0] tmp_10_fu_500_p2;
wire  signed [31:0] tmp_10_cast_fu_505_p1;
wire   [21:0] tmp_12_fu_514_p2;
wire  signed [31:0] tmp_12_cast_fu_519_p1;
wire   [21:0] tmp_14_fu_528_p2;
wire  signed [31:0] tmp_14_cast_fu_533_p1;
wire   [21:0] tmp_16_fu_542_p2;
wire  signed [31:0] tmp_16_cast_fu_547_p1;
wire   [21:0] tmp_18_fu_556_p2;
wire  signed [31:0] tmp_18_cast_fu_561_p1;
wire   [21:0] tmp_20_fu_570_p2;
wire  signed [31:0] tmp_20_cast_fu_575_p1;
wire   [21:0] tmp_22_fu_584_p2;
wire  signed [31:0] tmp_22_cast_fu_589_p1;
wire   [21:0] tmp_24_fu_598_p2;
wire  signed [31:0] tmp_24_cast_fu_603_p1;
wire   [21:0] tmp_26_fu_612_p2;
wire  signed [31:0] tmp_26_cast_fu_617_p1;
wire   [21:0] tmp_28_fu_626_p2;
wire  signed [31:0] tmp_28_cast_fu_631_p1;
wire   [21:0] tmp_30_fu_640_p2;
wire  signed [31:0] tmp_30_cast_fu_645_p1;
wire   [21:0] tmp_32_fu_654_p2;
wire  signed [31:0] tmp_32_cast_fu_659_p1;
wire   [0:0] tmp_48_fu_668_p2;
wire   [21:0] tmp_34_fu_680_p2;
wire  signed [31:0] tmp_34_cast_fu_685_p1;
wire   [21:0] tmp_36_fu_694_p2;
wire  signed [31:0] tmp_36_cast_fu_699_p1;
wire    ap_CS_fsm_state20;
reg   [9:0] ap_NS_fsm;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 10'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

add_watermark grp_add_watermark_fu_386(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .indata_0_read(indata_0_reg_830),
    .indata_1_read(indata_1_reg_835),
    .indata_2_read(indata_2_reg_865),
    .indata_3_read(indata_3_reg_870),
    .indata_4_read(indata_4_reg_895),
    .indata_5_read(indata_5_reg_900),
    .indata_6_read(indata_6_reg_925),
    .indata_7_read(indata_7_reg_930),
    .indata_8_read(indata_8_reg_955),
    .indata_9_read(indata_9_reg_960),
    .indata_10_read(indata_10_reg_985),
    .indata_11_read(indata_11_reg_990),
    .indata_12_read(indata_12_reg_1020),
    .indata_13_read(indata_13_reg_1025),
    .indata_14_read(img_q0),
    .indata_15_read(img_q1),
    .mark(mark_load_reg_860),
    .ap_return_0(grp_add_watermark_fu_386_ap_return_0),
    .ap_return_1(grp_add_watermark_fu_386_ap_return_1),
    .ap_return_2(grp_add_watermark_fu_386_ap_return_2),
    .ap_return_3(grp_add_watermark_fu_386_ap_return_3),
    .ap_return_4(grp_add_watermark_fu_386_ap_return_4),
    .ap_return_5(grp_add_watermark_fu_386_ap_return_5),
    .ap_return_6(grp_add_watermark_fu_386_ap_return_6),
    .ap_return_7(grp_add_watermark_fu_386_ap_return_7),
    .ap_return_8(grp_add_watermark_fu_386_ap_return_8),
    .ap_return_9(grp_add_watermark_fu_386_ap_return_9),
    .ap_return_10(grp_add_watermark_fu_386_ap_return_10),
    .ap_return_11(grp_add_watermark_fu_386_ap_return_11),
    .ap_return_12(grp_add_watermark_fu_386_ap_return_12),
    .ap_return_13(grp_add_watermark_fu_386_ap_return_13),
    .ap_return_14(grp_add_watermark_fu_386_ap_return_14),
    .ap_return_15(grp_add_watermark_fu_386_ap_return_15)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_772 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        mark_idx_reg_364 <= mark_idx_1_reg_776;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        mark_idx_reg_364 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_772 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        tmp_49_reg_375 <= idx_urem_reg_1015;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp_49_reg_375 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_reg_pp0_iter1_tmp_11_reg_840[31 : 2] <= tmp_11_reg_840[31 : 2];
        ap_reg_pp0_iter1_tmp_13_reg_850[31 : 2] <= tmp_13_reg_850[31 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_reg_pp0_iter1_tmp_15_reg_875[31 : 2] <= tmp_15_reg_875[31 : 2];
        ap_reg_pp0_iter1_tmp_17_reg_885[31 : 2] <= tmp_17_reg_885[31 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        ap_reg_pp0_iter1_tmp_19_reg_905[31 : 2] <= tmp_19_reg_905[31 : 2];
        ap_reg_pp0_iter1_tmp_21_reg_915[31 : 2] <= tmp_21_reg_915[31 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_reg_pp0_iter1_tmp_23_reg_935[31 : 2] <= tmp_23_reg_935[31 : 2];
        ap_reg_pp0_iter1_tmp_25_reg_945[31 : 2] <= tmp_25_reg_945[31 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_reg_pp0_iter1_tmp_27_reg_965[31 : 2] <= tmp_27_reg_965[31 : 2];
        ap_reg_pp0_iter1_tmp_29_reg_975[31 : 2] <= tmp_29_reg_975[31 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        ap_reg_pp0_iter1_tmp_31_reg_995[31 : 2] <= tmp_31_reg_995[31 : 2];
        ap_reg_pp0_iter1_tmp_33_reg_1005[31 : 2] <= tmp_33_reg_1005[31 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_reg_pp0_iter1_tmp_35_reg_1030[31 : 2] <= tmp_35_reg_1030[31 : 2];
        ap_reg_pp0_iter1_tmp_37_reg_1040[31 : 2] <= tmp_37_reg_1040[31 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_reg_pp0_iter1_tmp_7_reg_805[31 : 2] <= tmp_7_reg_805[31 : 2];
        ap_reg_pp0_iter1_tmp_9_reg_815[31 : 2] <= tmp_9_reg_815[31 : 2];
        ap_reg_pp0_iter1_tmp_reg_772 <= tmp_reg_772;
        ap_reg_pp0_iter2_tmp_reg_772 <= ap_reg_pp0_iter1_tmp_reg_772;
        tmp_reg_772 <= tmp_fu_409_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_409_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        base_idx_reg_787[21 : 2] <= base_idx_fu_469_p2[21 : 2];
        next_urem_reg_781 <= next_urem_fu_421_p2;
        tmp_7_reg_805[31 : 2] <= tmp_7_fu_479_p1[31 : 2];
        tmp_9_reg_815[31 : 2] <= tmp_9_fu_490_p1[31 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_772 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        idx_urem_reg_1015 <= idx_urem_fu_673_p3;
        indata_12_reg_1020 <= img_q0;
        indata_13_reg_1025 <= img_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_772 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        indata_0_reg_830 <= img_q0;
        indata_1_reg_835 <= img_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_772 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        indata_10_reg_985 <= img_q0;
        indata_11_reg_990 <= img_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_772 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        indata_2_reg_865 <= img_q0;
        indata_3_reg_870 <= img_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_772 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        indata_4_reg_895 <= img_q0;
        indata_5_reg_900 <= img_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_772 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        indata_6_reg_925 <= img_q0;
        indata_7_reg_930 <= img_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_772 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        indata_8_reg_955 <= img_q0;
        indata_9_reg_960 <= img_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mark_idx_1_reg_776 <= mark_idx_1_fu_415_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_772 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        mark_load_reg_860 <= mark_q0;
        tmp_11_reg_840[31 : 2] <= tmp_11_fu_509_p1[31 : 2];
        tmp_13_reg_850[31 : 2] <= tmp_13_fu_523_p1[31 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_tmp_reg_772 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        outdata_0_reg_1050 <= grp_add_watermark_fu_386_ap_return_0;
        outdata_10_reg_1100 <= grp_add_watermark_fu_386_ap_return_10;
        outdata_11_reg_1105 <= grp_add_watermark_fu_386_ap_return_11;
        outdata_12_reg_1110 <= grp_add_watermark_fu_386_ap_return_12;
        outdata_13_reg_1115 <= grp_add_watermark_fu_386_ap_return_13;
        outdata_14_reg_1120 <= grp_add_watermark_fu_386_ap_return_14;
        outdata_15_reg_1125 <= grp_add_watermark_fu_386_ap_return_15;
        outdata_1_reg_1055 <= grp_add_watermark_fu_386_ap_return_1;
        outdata_2_reg_1060 <= grp_add_watermark_fu_386_ap_return_2;
        outdata_3_reg_1065 <= grp_add_watermark_fu_386_ap_return_3;
        outdata_4_reg_1070 <= grp_add_watermark_fu_386_ap_return_4;
        outdata_5_reg_1075 <= grp_add_watermark_fu_386_ap_return_5;
        outdata_6_reg_1080 <= grp_add_watermark_fu_386_ap_return_6;
        outdata_7_reg_1085 <= grp_add_watermark_fu_386_ap_return_7;
        outdata_8_reg_1090 <= grp_add_watermark_fu_386_ap_return_8;
        outdata_9_reg_1095 <= grp_add_watermark_fu_386_ap_return_9;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_772 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        tmp_15_reg_875[31 : 2] <= tmp_15_fu_537_p1[31 : 2];
        tmp_17_reg_885[31 : 2] <= tmp_17_fu_551_p1[31 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_772 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        tmp_19_reg_905[31 : 2] <= tmp_19_fu_565_p1[31 : 2];
        tmp_21_reg_915[31 : 2] <= tmp_21_fu_579_p1[31 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_772 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_23_reg_935[31 : 2] <= tmp_23_fu_593_p1[31 : 2];
        tmp_25_reg_945[31 : 2] <= tmp_25_fu_607_p1[31 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_772 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_27_reg_965[31 : 2] <= tmp_27_fu_621_p1[31 : 2];
        tmp_29_reg_975[31 : 2] <= tmp_29_fu_635_p1[31 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_772 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        tmp_31_reg_995[31 : 2] <= tmp_31_fu_649_p1[31 : 2];
        tmp_33_reg_1005[31 : 2] <= tmp_33_fu_663_p1[31 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_772 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        tmp_35_reg_1030[31 : 2] <= tmp_35_fu_689_p1[31 : 2];
        tmp_37_reg_1040[31 : 2] <= tmp_37_fu_703_p1[31 : 2];
    end
end

always @ (*) begin
    if ((tmp_fu_409_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_772 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_mark_idx_phi_fu_368_p4 = mark_idx_1_reg_776;
    end else begin
        ap_phi_mux_mark_idx_phi_fu_368_p4 = mark_idx_reg_364;
    end
end

always @ (*) begin
    if (((tmp_reg_772 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_tmp_49_phi_fu_379_p4 = idx_urem_reg_1015;
    end else begin
        ap_phi_mux_tmp_49_phi_fu_379_p4 = tmp_49_reg_375;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            img_address0 = tmp_35_fu_689_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            img_address0 = tmp_31_fu_649_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            img_address0 = tmp_27_fu_621_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            img_address0 = tmp_23_fu_593_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            img_address0 = tmp_19_fu_565_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            img_address0 = tmp_15_fu_537_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            img_address0 = tmp_11_fu_509_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            img_address0 = tmp_7_fu_479_p1;
        end else begin
            img_address0 = 'bx;
        end
    end else begin
        img_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            img_address1 = tmp_37_fu_703_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            img_address1 = tmp_33_fu_663_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            img_address1 = tmp_29_fu_635_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            img_address1 = tmp_25_fu_607_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            img_address1 = tmp_21_fu_579_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            img_address1 = tmp_17_fu_551_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            img_address1 = tmp_13_fu_523_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            img_address1 = tmp_9_fu_490_p1;
        end else begin
            img_address1 = 'bx;
        end
    end else begin
        img_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        img_ce0 = 1'b1;
    end else begin
        img_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        img_ce1 = 1'b1;
    end else begin
        img_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mark_ce0 = 1'b1;
    end else begin
        mark_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_r_address0 = ap_reg_pp0_iter1_tmp_35_reg_1030;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_r_address0 = ap_reg_pp0_iter1_tmp_31_reg_995;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        out_r_address0 = ap_reg_pp0_iter1_tmp_27_reg_965;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        out_r_address0 = ap_reg_pp0_iter1_tmp_23_reg_935;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        out_r_address0 = ap_reg_pp0_iter1_tmp_19_reg_905;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        out_r_address0 = ap_reg_pp0_iter1_tmp_15_reg_875;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_r_address0 = ap_reg_pp0_iter1_tmp_11_reg_840;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_r_address0 = ap_reg_pp0_iter1_tmp_7_reg_805;
    end else begin
        out_r_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_r_address1 = ap_reg_pp0_iter1_tmp_37_reg_1040;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_r_address1 = ap_reg_pp0_iter1_tmp_33_reg_1005;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        out_r_address1 = ap_reg_pp0_iter1_tmp_29_reg_975;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        out_r_address1 = ap_reg_pp0_iter1_tmp_25_reg_945;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        out_r_address1 = ap_reg_pp0_iter1_tmp_21_reg_915;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        out_r_address1 = ap_reg_pp0_iter1_tmp_17_reg_885;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_r_address1 = ap_reg_pp0_iter1_tmp_13_reg_850;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_r_address1 = ap_reg_pp0_iter1_tmp_9_reg_815;
    end else begin
        out_r_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        out_r_ce0 = 1'b1;
    end else begin
        out_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        out_r_ce1 = 1'b1;
    end else begin
        out_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_r_d0 = outdata_14_reg_1120;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_r_d0 = outdata_12_reg_1110;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        out_r_d0 = outdata_10_reg_1100;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        out_r_d0 = outdata_8_reg_1090;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        out_r_d0 = outdata_6_reg_1080;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        out_r_d0 = outdata_4_reg_1070;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_r_d0 = outdata_2_reg_1060;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_r_d0 = outdata_0_reg_1050;
    end else begin
        out_r_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_r_d1 = outdata_15_reg_1125;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_r_d1 = outdata_13_reg_1115;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        out_r_d1 = outdata_11_reg_1105;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        out_r_d1 = outdata_9_reg_1095;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        out_r_d1 = outdata_7_reg_1085;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        out_r_d1 = outdata_5_reg_1075;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_r_d1 = outdata_3_reg_1065;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_r_d1 = outdata_1_reg_1055;
    end else begin
        out_r_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_reg_pp0_iter1_tmp_reg_772 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_reg_pp0_iter1_tmp_reg_772 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_reg_pp0_iter1_tmp_reg_772 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_reg_pp0_iter1_tmp_reg_772 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_reg_pp0_iter1_tmp_reg_772 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_reg_pp0_iter1_tmp_reg_772 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_reg_pp0_iter1_tmp_reg_772 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_reg_pp0_iter2_tmp_reg_772 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        out_r_we0 = 1'b1;
    end else begin
        out_r_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_reg_pp0_iter1_tmp_reg_772 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_reg_pp0_iter1_tmp_reg_772 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_reg_pp0_iter1_tmp_reg_772 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_reg_pp0_iter1_tmp_reg_772 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_reg_pp0_iter1_tmp_reg_772 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_reg_pp0_iter1_tmp_reg_772 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_reg_pp0_iter1_tmp_reg_772 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_reg_pp0_iter2_tmp_reg_772 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        out_r_we1 = 1'b1;
    end else begin
        out_r_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((tmp_fu_409_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((tmp_fu_409_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((~((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign base_idx_cast_fu_475_p1 = $signed(base_idx_fu_469_p2);

assign base_idx_fu_469_p2 = ($signed(tmp_6_cast_cast_fu_465_p1) + $signed(tmp_5_cast_fu_449_p1));

assign idx_urem_fu_673_p3 = ((tmp_48_fu_668_p2[0:0] === 1'b1) ? next_urem_reg_781 : 16'd0);

assign mark_address0 = tmp_38_fu_495_p1;

assign mark_idx_1_fu_415_p2 = (ap_phi_mux_mark_idx_phi_fu_368_p4 + 16'd1);

assign mark_idx_cast_fu_427_p1 = ap_phi_mux_mark_idx_phi_fu_368_p4;

assign next_urem_fu_421_p2 = (16'd1 + ap_phi_mux_tmp_49_phi_fu_379_p4);

assign tmp_10_cast_fu_505_p1 = $signed(tmp_10_fu_500_p2);

assign tmp_10_fu_500_p2 = (base_idx_reg_787 | 22'd2);

assign tmp_11_fu_509_p1 = $unsigned(tmp_10_cast_fu_505_p1);

assign tmp_12_cast_fu_519_p1 = $signed(tmp_12_fu_514_p2);

assign tmp_12_fu_514_p2 = (base_idx_reg_787 | 22'd3);

assign tmp_13_fu_523_p1 = $unsigned(tmp_12_cast_fu_519_p1);

assign tmp_14_cast_fu_533_p1 = $signed(tmp_14_fu_528_p2);

assign tmp_14_fu_528_p2 = (22'd800 + base_idx_reg_787);

assign tmp_15_fu_537_p1 = $unsigned(tmp_14_cast_fu_533_p1);

assign tmp_16_cast_fu_547_p1 = $signed(tmp_16_fu_542_p2);

assign tmp_16_fu_542_p2 = (22'd801 + base_idx_reg_787);

assign tmp_17_fu_551_p1 = $unsigned(tmp_16_cast_fu_547_p1);

assign tmp_18_cast_fu_561_p1 = $signed(tmp_18_fu_556_p2);

assign tmp_18_fu_556_p2 = (22'd802 + base_idx_reg_787);

assign tmp_19_fu_565_p1 = $unsigned(tmp_18_cast_fu_561_p1);

assign tmp_20_cast_fu_575_p1 = $signed(tmp_20_fu_570_p2);

assign tmp_20_fu_570_p2 = (22'd803 + base_idx_reg_787);

assign tmp_21_fu_579_p1 = $unsigned(tmp_20_cast_fu_575_p1);

assign tmp_22_cast_fu_589_p1 = $signed(tmp_22_fu_584_p2);

assign tmp_22_fu_584_p2 = (22'd1600 + base_idx_reg_787);

assign tmp_23_fu_593_p1 = $unsigned(tmp_22_cast_fu_589_p1);

assign tmp_24_cast_fu_603_p1 = $signed(tmp_24_fu_598_p2);

assign tmp_24_fu_598_p2 = (22'd1601 + base_idx_reg_787);

assign tmp_25_fu_607_p1 = $unsigned(tmp_24_cast_fu_603_p1);

assign tmp_26_cast_fu_617_p1 = $signed(tmp_26_fu_612_p2);

assign tmp_26_fu_612_p2 = (22'd1602 + base_idx_reg_787);

assign tmp_27_fu_621_p1 = $unsigned(tmp_26_cast_fu_617_p1);

assign tmp_28_cast_fu_631_p1 = $signed(tmp_28_fu_626_p2);

assign tmp_28_fu_626_p2 = (22'd1603 + base_idx_reg_787);

assign tmp_29_fu_635_p1 = $unsigned(tmp_28_cast_fu_631_p1);

assign tmp_2_cast_fu_431_p1 = ap_phi_mux_tmp_49_phi_fu_379_p4;

assign tmp_30_cast_fu_645_p1 = $signed(tmp_30_fu_640_p2);

assign tmp_30_fu_640_p2 = (22'd2400 + base_idx_reg_787);

assign tmp_31_fu_649_p1 = $unsigned(tmp_30_cast_fu_645_p1);

assign tmp_32_cast_fu_659_p1 = $signed(tmp_32_fu_654_p2);

assign tmp_32_fu_654_p2 = (22'd2401 + base_idx_reg_787);

assign tmp_33_fu_663_p1 = $unsigned(tmp_32_cast_fu_659_p1);

assign tmp_34_cast_fu_685_p1 = $signed(tmp_34_fu_680_p2);

assign tmp_34_fu_680_p2 = (22'd2402 + base_idx_reg_787);

assign tmp_35_fu_689_p1 = $unsigned(tmp_34_cast_fu_685_p1);

assign tmp_36_cast_fu_699_p1 = $signed(tmp_36_fu_694_p2);

assign tmp_36_fu_694_p2 = (22'd2403 + base_idx_reg_787);

assign tmp_37_fu_703_p1 = $unsigned(tmp_36_cast_fu_699_p1);

assign tmp_38_fu_495_p1 = ap_phi_mux_mark_idx_phi_fu_368_p4;

assign tmp_39_fu_441_p3 = {{tmp_s_fu_435_p2}, {4'd0}};

assign tmp_48_fu_668_p2 = ((next_urem_reg_781 < 16'd200) ? 1'b1 : 1'b0);

assign tmp_50_fu_453_p1 = ap_phi_mux_tmp_49_phi_fu_379_p4[7:0];

assign tmp_5_cast_fu_449_p1 = $signed(tmp_39_fu_441_p3);

assign tmp_6_cast_cast_fu_465_p1 = tmp_6_fu_457_p3;

assign tmp_6_fu_457_p3 = {{tmp_50_fu_453_p1}, {2'd0}};

assign tmp_7_fu_479_p1 = $unsigned(base_idx_cast_fu_475_p1);

assign tmp_8_fu_484_p2 = (base_idx_cast_fu_475_p1 | 32'd1);

assign tmp_9_fu_490_p1 = tmp_8_fu_484_p2;

assign tmp_fu_409_p2 = ((ap_phi_mux_mark_idx_phi_fu_368_p4 == 16'd40000) ? 1'b1 : 1'b0);

assign tmp_s_fu_435_p2 = (mark_idx_cast_fu_427_p1 - tmp_2_cast_fu_431_p1);

always @ (posedge ap_clk) begin
    base_idx_reg_787[1:0] <= 2'b00;
    tmp_7_reg_805[1:0] <= 2'b00;
    tmp_7_reg_805[63:32] <= 32'b00000000000000000000000000000000;
    ap_reg_pp0_iter1_tmp_7_reg_805[1:0] <= 2'b00;
    ap_reg_pp0_iter1_tmp_7_reg_805[63:32] <= 32'b00000000000000000000000000000000;
    tmp_9_reg_815[1:0] <= 2'b01;
    tmp_9_reg_815[63:32] <= 32'b00000000000000000000000000000000;
    ap_reg_pp0_iter1_tmp_9_reg_815[1:0] <= 2'b01;
    ap_reg_pp0_iter1_tmp_9_reg_815[63:32] <= 32'b00000000000000000000000000000000;
    tmp_11_reg_840[1:0] <= 2'b10;
    tmp_11_reg_840[63:32] <= 32'b00000000000000000000000000000000;
    ap_reg_pp0_iter1_tmp_11_reg_840[1:0] <= 2'b10;
    ap_reg_pp0_iter1_tmp_11_reg_840[63:32] <= 32'b00000000000000000000000000000000;
    tmp_13_reg_850[1:0] <= 2'b11;
    tmp_13_reg_850[63:32] <= 32'b00000000000000000000000000000000;
    ap_reg_pp0_iter1_tmp_13_reg_850[1:0] <= 2'b11;
    ap_reg_pp0_iter1_tmp_13_reg_850[63:32] <= 32'b00000000000000000000000000000000;
    tmp_15_reg_875[1:0] <= 2'b00;
    tmp_15_reg_875[63:32] <= 32'b00000000000000000000000000000000;
    ap_reg_pp0_iter1_tmp_15_reg_875[1:0] <= 2'b00;
    ap_reg_pp0_iter1_tmp_15_reg_875[63:32] <= 32'b00000000000000000000000000000000;
    tmp_17_reg_885[1:0] <= 2'b01;
    tmp_17_reg_885[63:32] <= 32'b00000000000000000000000000000000;
    ap_reg_pp0_iter1_tmp_17_reg_885[1:0] <= 2'b01;
    ap_reg_pp0_iter1_tmp_17_reg_885[63:32] <= 32'b00000000000000000000000000000000;
    tmp_19_reg_905[1:0] <= 2'b10;
    tmp_19_reg_905[63:32] <= 32'b00000000000000000000000000000000;
    ap_reg_pp0_iter1_tmp_19_reg_905[1:0] <= 2'b10;
    ap_reg_pp0_iter1_tmp_19_reg_905[63:32] <= 32'b00000000000000000000000000000000;
    tmp_21_reg_915[1:0] <= 2'b11;
    tmp_21_reg_915[63:32] <= 32'b00000000000000000000000000000000;
    ap_reg_pp0_iter1_tmp_21_reg_915[1:0] <= 2'b11;
    ap_reg_pp0_iter1_tmp_21_reg_915[63:32] <= 32'b00000000000000000000000000000000;
    tmp_23_reg_935[1:0] <= 2'b00;
    tmp_23_reg_935[63:32] <= 32'b00000000000000000000000000000000;
    ap_reg_pp0_iter1_tmp_23_reg_935[1:0] <= 2'b00;
    ap_reg_pp0_iter1_tmp_23_reg_935[63:32] <= 32'b00000000000000000000000000000000;
    tmp_25_reg_945[1:0] <= 2'b01;
    tmp_25_reg_945[63:32] <= 32'b00000000000000000000000000000000;
    ap_reg_pp0_iter1_tmp_25_reg_945[1:0] <= 2'b01;
    ap_reg_pp0_iter1_tmp_25_reg_945[63:32] <= 32'b00000000000000000000000000000000;
    tmp_27_reg_965[1:0] <= 2'b10;
    tmp_27_reg_965[63:32] <= 32'b00000000000000000000000000000000;
    ap_reg_pp0_iter1_tmp_27_reg_965[1:0] <= 2'b10;
    ap_reg_pp0_iter1_tmp_27_reg_965[63:32] <= 32'b00000000000000000000000000000000;
    tmp_29_reg_975[1:0] <= 2'b11;
    tmp_29_reg_975[63:32] <= 32'b00000000000000000000000000000000;
    ap_reg_pp0_iter1_tmp_29_reg_975[1:0] <= 2'b11;
    ap_reg_pp0_iter1_tmp_29_reg_975[63:32] <= 32'b00000000000000000000000000000000;
    tmp_31_reg_995[1:0] <= 2'b00;
    tmp_31_reg_995[63:32] <= 32'b00000000000000000000000000000000;
    ap_reg_pp0_iter1_tmp_31_reg_995[1:0] <= 2'b00;
    ap_reg_pp0_iter1_tmp_31_reg_995[63:32] <= 32'b00000000000000000000000000000000;
    tmp_33_reg_1005[1:0] <= 2'b01;
    tmp_33_reg_1005[63:32] <= 32'b00000000000000000000000000000000;
    ap_reg_pp0_iter1_tmp_33_reg_1005[1:0] <= 2'b01;
    ap_reg_pp0_iter1_tmp_33_reg_1005[63:32] <= 32'b00000000000000000000000000000000;
    tmp_35_reg_1030[1:0] <= 2'b10;
    tmp_35_reg_1030[63:32] <= 32'b00000000000000000000000000000000;
    ap_reg_pp0_iter1_tmp_35_reg_1030[1:0] <= 2'b10;
    ap_reg_pp0_iter1_tmp_35_reg_1030[63:32] <= 32'b00000000000000000000000000000000;
    tmp_37_reg_1040[1:0] <= 2'b11;
    tmp_37_reg_1040[63:32] <= 32'b00000000000000000000000000000000;
    ap_reg_pp0_iter1_tmp_37_reg_1040[1:0] <= 2'b11;
    ap_reg_pp0_iter1_tmp_37_reg_1040[63:32] <= 32'b00000000000000000000000000000000;
end

endmodule //img_proc
