Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Dec  9 15:36:27 2023
| Host         : MSI-Modern-14-B11M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.609        0.000                      0                   70        0.232        0.000                      0                   70        4.500        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               4.609        0.000                      0                   70        0.232        0.000                      0                   70        4.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        4.609ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/ack_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 1.345ns (26.613%)  route 3.709ns (73.387%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.639     5.160    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y2           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.419     5.579 f  sl_ctrl_0/cnt_0/count_reg[9]/Q
                         net (fo=2, routed)           1.141     6.721    sl_ctrl_0/cnt_0/count[9]
    SLICE_X3Y1           LUT4 (Prop_lut4_I2_O)        0.324     7.045 f  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.436     7.481    sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_8_n_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I5_O)        0.326     7.807 r  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.800     8.607    sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I0_O)        0.124     8.731 r  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           0.796     9.528    sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_2_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I1_O)        0.152     9.680 r  sl_ctrl_0/cnt_0/ack_i_1/O
                         net (fo=1, routed)           0.534    10.214    sl_ctrl_0/next_ack
    SLICE_X0Y7           FDRE                                         r  sl_ctrl_0/ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.518    14.859    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  sl_ctrl_0/ack_reg/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y7           FDRE (Setup_fdre_C_D)       -0.275    14.823    sl_ctrl_0/ack_reg
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -10.214    
  -------------------------------------------------------------------
                         slack                                  4.609    

Slack (MET) :             5.224ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.660ns  (logic 1.317ns (28.265%)  route 3.343ns (71.735%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.639     5.160    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y2           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.419     5.579 r  sl_ctrl_0/cnt_0/count_reg[9]/Q
                         net (fo=2, routed)           1.141     6.721    sl_ctrl_0/cnt_0/count[9]
    SLICE_X3Y1           LUT4 (Prop_lut4_I2_O)        0.324     7.045 r  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.436     7.481    sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_8_n_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I5_O)        0.326     7.807 f  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.416     8.223    sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I0_O)        0.124     8.347 f  sl_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=27, routed)          0.828     9.175    sl_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X3Y1           LUT2 (Prop_lut2_I1_O)        0.124     9.299 r  sl_ctrl_0/cnt_0/count[0]_i_1/O
                         net (fo=1, routed)           0.520     9.820    sl_ctrl_0/cnt_0/next_count[0]
    SLICE_X2Y1           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.520    14.861    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X2Y1           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y1           FDRE (Setup_fdre_C_D)       -0.056    15.044    sl_ctrl_0/cnt_0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                          -9.820    
  -------------------------------------------------------------------
                         slack                                  5.224    

Slack (MET) :             5.329ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.638ns  (logic 1.317ns (28.393%)  route 3.321ns (71.607%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.639     5.160    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y2           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.419     5.579 r  sl_ctrl_0/cnt_0/count_reg[9]/Q
                         net (fo=2, routed)           1.141     6.721    sl_ctrl_0/cnt_0/count[9]
    SLICE_X3Y1           LUT4 (Prop_lut4_I2_O)        0.324     7.045 r  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.436     7.481    sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_8_n_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I5_O)        0.326     7.807 f  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.800     8.607    sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I0_O)        0.124     8.731 f  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           0.943     9.675    sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_2_n_0
    SLICE_X0Y6           LUT6 (Prop_lut6_I1_O)        0.124     9.799 r  sl_ctrl_0/cnt_0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.799    sl_ctrl_0/cnt_0_n_3
    SLICE_X0Y6           FDRE                                         r  sl_ctrl_0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.519    14.860    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  sl_ctrl_0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)        0.029    15.128    sl_ctrl_0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -9.799    
  -------------------------------------------------------------------
                         slack                                  5.329    

Slack (MET) :             5.478ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 1.317ns (29.323%)  route 3.174ns (70.677%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.639     5.160    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y2           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.419     5.579 f  sl_ctrl_0/cnt_0/count_reg[9]/Q
                         net (fo=2, routed)           1.141     6.721    sl_ctrl_0/cnt_0/count[9]
    SLICE_X3Y1           LUT4 (Prop_lut4_I2_O)        0.324     7.045 f  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.436     7.481    sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_8_n_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I5_O)        0.326     7.807 r  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.800     8.607    sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I0_O)        0.124     8.731 r  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           0.796     9.528    sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_2_n_0
    SLICE_X0Y6           LUT5 (Prop_lut5_I3_O)        0.124     9.652 r  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     9.652    sl_ctrl_0/cnt_0_n_2
    SLICE_X0Y6           FDRE                                         r  sl_ctrl_0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.519    14.860    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  sl_ctrl_0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)        0.031    15.130    sl_ctrl_0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                  5.478    

Slack (MET) :             5.617ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/notice_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.353ns  (logic 1.317ns (30.258%)  route 3.036ns (69.742%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.639     5.160    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y2           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.419     5.579 r  sl_ctrl_0/cnt_0/count_reg[9]/Q
                         net (fo=2, routed)           1.141     6.721    sl_ctrl_0/cnt_0/count[9]
    SLICE_X3Y1           LUT4 (Prop_lut4_I2_O)        0.324     7.045 r  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.436     7.481    sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_8_n_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I5_O)        0.326     7.807 f  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.800     8.607    sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I0_O)        0.124     8.731 f  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           0.658     9.389    sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_2_n_0
    SLICE_X0Y6           LUT5 (Prop_lut5_I3_O)        0.124     9.513 r  sl_ctrl_0/cnt_0/notice_i_1/O
                         net (fo=1, routed)           0.000     9.513    sl_ctrl_0/cnt_0_n_1
    SLICE_X0Y6           FDRE                                         r  sl_ctrl_0/notice_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.519    14.860    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  sl_ctrl_0/notice_reg/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)        0.031    15.130    sl_ctrl_0/notice_reg
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -9.513    
  -------------------------------------------------------------------
                         slack                                  5.617    

Slack (MET) :             5.663ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 1.317ns (30.581%)  route 2.990ns (69.419%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.639     5.160    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y2           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.419     5.579 r  sl_ctrl_0/cnt_0/count_reg[9]/Q
                         net (fo=2, routed)           1.141     6.721    sl_ctrl_0/cnt_0/count[9]
    SLICE_X3Y1           LUT4 (Prop_lut4_I2_O)        0.324     7.045 r  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.436     7.481    sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_8_n_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I5_O)        0.326     7.807 f  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.416     8.223    sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I0_O)        0.124     8.347 f  sl_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=27, routed)          0.996     9.343    sl_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X3Y5           LUT2 (Prop_lut2_I1_O)        0.124     9.467 r  sl_ctrl_0/cnt_0/count[25]_i_1/O
                         net (fo=1, routed)           0.000     9.467    sl_ctrl_0/cnt_0/next_count[25]
    SLICE_X3Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.519    14.860    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[25]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y5           FDRE (Setup_fdre_C_D)        0.031    15.130    sl_ctrl_0/cnt_0/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -9.467    
  -------------------------------------------------------------------
                         slack                                  5.663    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 1.347ns (31.061%)  route 2.990ns (68.939%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.639     5.160    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y2           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.419     5.579 r  sl_ctrl_0/cnt_0/count_reg[9]/Q
                         net (fo=2, routed)           1.141     6.721    sl_ctrl_0/cnt_0/count[9]
    SLICE_X3Y1           LUT4 (Prop_lut4_I2_O)        0.324     7.045 r  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.436     7.481    sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_8_n_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I5_O)        0.326     7.807 f  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.416     8.223    sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I0_O)        0.124     8.347 f  sl_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=27, routed)          0.996     9.343    sl_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X3Y5           LUT2 (Prop_lut2_I1_O)        0.154     9.497 r  sl_ctrl_0/cnt_0/count[26]_i_2/O
                         net (fo=1, routed)           0.000     9.497    sl_ctrl_0/cnt_0/next_count[26]
    SLICE_X3Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.519    14.860    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[26]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y5           FDRE (Setup_fdre_C_D)        0.075    15.174    sl_ctrl_0/cnt_0/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -9.497    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 1.317ns (31.767%)  route 2.829ns (68.233%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.639     5.160    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y2           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.419     5.579 r  sl_ctrl_0/cnt_0/count_reg[9]/Q
                         net (fo=2, routed)           1.141     6.721    sl_ctrl_0/cnt_0/count[9]
    SLICE_X3Y1           LUT4 (Prop_lut4_I2_O)        0.324     7.045 r  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.436     7.481    sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_8_n_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I5_O)        0.326     7.807 f  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.416     8.223    sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I0_O)        0.124     8.347 f  sl_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=27, routed)          0.835     9.182    sl_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X3Y0           LUT2 (Prop_lut2_I1_O)        0.124     9.306 r  sl_ctrl_0/cnt_0/count[2]_i_1/O
                         net (fo=1, routed)           0.000     9.306    sl_ctrl_0/cnt_0/next_count[2]
    SLICE_X3Y0           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.520    14.861    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y0           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[2]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X3Y0           FDRE (Setup_fdre_C_D)        0.031    15.131    sl_ctrl_0/cnt_0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                  5.825    

Slack (MET) :             5.827ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 1.317ns (31.798%)  route 2.825ns (68.202%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.639     5.160    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y2           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.419     5.579 r  sl_ctrl_0/cnt_0/count_reg[9]/Q
                         net (fo=2, routed)           1.141     6.721    sl_ctrl_0/cnt_0/count[9]
    SLICE_X3Y1           LUT4 (Prop_lut4_I2_O)        0.324     7.045 r  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.436     7.481    sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_8_n_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I5_O)        0.326     7.807 f  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.416     8.223    sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I0_O)        0.124     8.347 f  sl_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=27, routed)          0.831     9.178    sl_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X3Y0           LUT2 (Prop_lut2_I1_O)        0.124     9.302 r  sl_ctrl_0/cnt_0/count[1]_i_1/O
                         net (fo=1, routed)           0.000     9.302    sl_ctrl_0/cnt_0/next_count[1]
    SLICE_X3Y0           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.520    14.861    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y0           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[1]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X3Y0           FDRE (Setup_fdre_C_D)        0.029    15.129    sl_ctrl_0/cnt_0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -9.302    
  -------------------------------------------------------------------
                         slack                                  5.827    

Slack (MET) :             5.830ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.140ns  (logic 1.317ns (31.815%)  route 2.823ns (68.185%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.639     5.160    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y2           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.419     5.579 r  sl_ctrl_0/cnt_0/count_reg[9]/Q
                         net (fo=2, routed)           1.141     6.721    sl_ctrl_0/cnt_0/count[9]
    SLICE_X3Y1           LUT4 (Prop_lut4_I2_O)        0.324     7.045 r  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.436     7.481    sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_8_n_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I5_O)        0.326     7.807 f  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.416     8.223    sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I0_O)        0.124     8.347 f  sl_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=27, routed)          0.829     9.176    sl_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X3Y4           LUT2 (Prop_lut2_I1_O)        0.124     9.300 r  sl_ctrl_0/cnt_0/count[18]_i_1/O
                         net (fo=1, routed)           0.000     9.300    sl_ctrl_0/cnt_0/next_count[18]
    SLICE_X3Y4           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.519    14.860    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[18]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y4           FDRE (Setup_fdre_C_D)        0.031    15.130    sl_ctrl_0/cnt_0/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                  5.830    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 op_0/pb_debounced_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            op_0/pb_one_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.595     1.478    op_0/clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  op_0/pb_debounced_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141     1.619 f  op_0/pb_debounced_delay_reg/Q
                         net (fo=1, routed)           0.156     1.775    db_0/pb_debounced_delay
    SLICE_X1Y4           LUT5 (Prop_lut5_I4_O)        0.042     1.817 r  db_0/pb_one_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.817    op_0/pb_one_pulse_reg_1
    SLICE_X1Y4           FDRE                                         r  op_0/pb_one_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.866     1.993    op_0/clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  op_0/pb_one_pulse_reg/C
                         clock pessimism             -0.515     1.478    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.107     1.585    op_0/pb_one_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 db_0/DFF_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_0/DFF_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.534%)  route 0.183ns (56.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.595     1.478    db_0/clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  db_0/DFF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  db_0/DFF_reg[1]/Q
                         net (fo=3, routed)           0.183     1.802    db_0/DFF[1]
    SLICE_X1Y4           FDRE                                         r  db_0/DFF_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.866     1.993    db_0/clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  db_0/DFF_reg[2]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.066     1.557    db_0/DFF_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 op_0/pb_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.227ns (57.858%)  route 0.165ns (42.142%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.595     1.478    op_0/clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  op_0/pb_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.128     1.606 f  op_0/pb_one_pulse_reg/Q
                         net (fo=8, routed)           0.165     1.771    sl_ctrl_0/cnt_0/pb_one_pulse
    SLICE_X0Y6           LUT6 (Prop_lut6_I5_O)        0.099     1.870 r  sl_ctrl_0/cnt_0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.870    sl_ctrl_0/cnt_0_n_3
    SLICE_X0Y6           FDRE                                         r  sl_ctrl_0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.866     1.993    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  sl_ctrl_0/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.091     1.585    sl_ctrl_0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 db_0/DFF_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            op_0/pb_debounced_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.770%)  route 0.195ns (51.230%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.595     1.478    db_0/clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  db_0/DFF_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  db_0/DFF_reg[3]/Q
                         net (fo=2, routed)           0.195     1.815    db_0/DFF[3]
    SLICE_X1Y4           LUT4 (Prop_lut4_I0_O)        0.045     1.860 r  db_0/pb_debounced/O
                         net (fo=1, routed)           0.000     1.860    op_0/db_rst_n
    SLICE_X1Y4           FDRE                                         r  op_0/pb_debounced_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.866     1.993    op_0/clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  op_0/pb_debounced_delay_reg/C
                         clock pessimism             -0.515     1.478    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.091     1.569    op_0/pb_debounced_delay_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 db_0/DFF_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_0/DFF_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.088%)  route 0.250ns (63.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.594     1.477    db_0/clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  db_0/DFF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  db_0/DFF_reg[0]/Q
                         net (fo=3, routed)           0.250     1.868    db_0/DFF[0]
    SLICE_X0Y4           FDRE                                         r  db_0/DFF_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.866     1.993    db_0/clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  db_0/DFF_reg[1]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X0Y4           FDRE (Hold_fdre_C_D)         0.070     1.564    db_0/DFF_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 sl_ctrl_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.994%)  route 0.247ns (57.006%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.595     1.478    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  sl_ctrl_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  sl_ctrl_0/FSM_sequential_state_reg[1]/Q
                         net (fo=5, routed)           0.247     1.866    sl_ctrl_0/cnt_0/state[1]
    SLICE_X0Y6           LUT5 (Prop_lut5_I0_O)        0.045     1.911 r  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.911    sl_ctrl_0/cnt_0_n_2
    SLICE_X0Y6           FDRE                                         r  sl_ctrl_0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.866     1.993    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  sl_ctrl_0/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.092     1.570    sl_ctrl_0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 sl_ctrl_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/notice_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (42.011%)  route 0.257ns (57.989%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.595     1.478    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  sl_ctrl_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 f  sl_ctrl_0/FSM_sequential_state_reg[1]/Q
                         net (fo=5, routed)           0.257     1.876    sl_ctrl_0/cnt_0/state[1]
    SLICE_X0Y6           LUT5 (Prop_lut5_I2_O)        0.045     1.921 r  sl_ctrl_0/cnt_0/notice_i_1/O
                         net (fo=1, routed)           0.000     1.921    sl_ctrl_0/cnt_0_n_1
    SLICE_X0Y6           FDRE                                         r  sl_ctrl_0/notice_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.866     1.993    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  sl_ctrl_0/notice_reg/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.092     1.570    sl_ctrl_0/notice_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.209ns (44.893%)  route 0.257ns (55.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.596     1.479    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X2Y1           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.164     1.643 f  sl_ctrl_0/cnt_0/count_reg[0]/Q
                         net (fo=3, routed)           0.094     1.737    sl_ctrl_0/cnt_0/count[0]
    SLICE_X3Y1           LUT2 (Prop_lut2_I0_O)        0.045     1.782 r  sl_ctrl_0/cnt_0/count[0]_i_1/O
                         net (fo=1, routed)           0.162     1.945    sl_ctrl_0/cnt_0/next_count[0]
    SLICE_X2Y1           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.867     1.994    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X2Y1           FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X2Y1           FDRE (Hold_fdre_C_D)         0.090     1.569    sl_ctrl_0/cnt_0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 db_0/DFF_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_0/DFF_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.284%)  route 0.340ns (70.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.595     1.478    db_0/clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  db_0/DFF_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  db_0/DFF_reg[2]/Q
                         net (fo=3, routed)           0.340     1.960    db_0/DFF[2]
    SLICE_X1Y4           FDRE                                         r  db_0/DFF_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.866     1.993    db_0/clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  db_0/DFF_reg[3]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.070     1.548    db_0/DFF_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 op_0/pb_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/ack_reg/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.128ns (35.204%)  route 0.236ns (64.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.595     1.478    op_0/clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  op_0/pb_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.128     1.606 r  op_0/pb_one_pulse_reg/Q
                         net (fo=8, routed)           0.236     1.842    sl_ctrl_0/pb_one_pulse
    SLICE_X0Y7           FDRE                                         r  sl_ctrl_0/ack_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.865     1.992    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  sl_ctrl_0/ack_reg/C
                         clock pessimism             -0.499     1.493    
    SLICE_X0Y7           FDRE (Hold_fdre_C_R)        -0.072     1.421    sl_ctrl_0/ack_reg
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.421    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y7     db_0/DFF_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y4     db_0/DFF_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y4     db_0/DFF_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y4     db_0/DFF_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y4     op_0/pb_debounced_delay_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y4     op_0/pb_one_pulse_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y6     sl_ctrl_0/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y6     sl_ctrl_0/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y7     sl_ctrl_0/ack_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y7     db_0/DFF_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     sl_ctrl_0/ack_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y7     db_0/DFF_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     db_0/DFF_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     db_0/DFF_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     db_0/DFF_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     op_0/pb_debounced_delay_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     op_0/pb_one_pulse_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y6     sl_ctrl_0/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y6     sl_ctrl_0/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     db_0/DFF_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     db_0/DFF_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     db_0/DFF_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     op_0/pb_debounced_delay_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     op_0/pb_one_pulse_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y6     sl_ctrl_0/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y6     sl_ctrl_0/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y1     sl_ctrl_0/cnt_0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y2     sl_ctrl_0/cnt_0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y2     sl_ctrl_0/cnt_0/count_reg[11]/C



