VCD info: dumpfile wave.vcd opened for output.
/Users/prateek/Desktop/verilog-eval/dataset_spec-to-rtl/Prob039_always_if_test.sv:45: $finish called at 570 (1ps)
Hint: Output 'out_assign' has no mismatches.
Hint: Output 'out_always' has no mismatches.
Hint: Total mismatched samples is 0 out of 114 samples

Simulation finished at 570 ps
Mismatches: 0 in 114 samples
