$date
	Tue Apr 22 17:50:29 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module PC_tb $end
$var wire 32 ! pc_reg [31:0] $end
$var reg 1 " clk $end
$var reg 1 # finish_flag $end
$var reg 1 $ reset $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # finish_flag $end
$var wire 1 $ reset $end
$var reg 32 % pc_reg [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11111111111111111111111111111111 %
1$
0#
0"
b11111111111111111111111111111111 !
$end
#5000
1"
#10000
0"
0$
#15000
b0 !
b0 %
1"
#20000
0"
#25000
b1 !
b1 %
1"
#30000
0"
#35000
b10 !
b10 %
1"
#40000
0"
#45000
b11 !
b11 %
1"
#50000
0"
#55000
b100 !
b100 %
1"
#60000
b11111111111111111111111111111111 !
b11111111111111111111111111111111 %
0"
1$
#65000
1"
#70000
0"
#75000
1"
#80000
0"
#85000
1"
#90000
0"
#95000
1"
#100000
0"
#105000
1"
#110000
0"
#115000
1"
#120000
0"
0$
1#
#125000
1"
#130000
0"
#135000
1"
#140000
0"
#145000
1"
#150000
0"
#155000
1"
#160000
0"
#165000
1"
#170000
0"
#175000
1"
#180000
0"
#185000
1"
#190000
0"
