#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_00000242998f9800 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000242998bc2e0 .scope module, "tb" "tb" 3 76;
 .timescale -12 -12;
L_00000242999264f0 .functor NOT 1, L_000002429997d920, C4<0>, C4<0>, C4<0>;
L_0000024299926560 .functor XOR 1, L_000002429997d2e0, L_000002429997d880, C4<0>, C4<0>;
L_0000024299926e20 .functor XOR 1, L_0000024299926560, L_000002429997d6a0, C4<0>, C4<0>;
v000002429997c520_0 .net *"_ivl_10", 0 0, L_000002429997d6a0;  1 drivers
v000002429997ca20_0 .net *"_ivl_12", 0 0, L_0000024299926e20;  1 drivers
v000002429997c5c0_0 .net *"_ivl_2", 0 0, L_000002429997cf20;  1 drivers
v000002429997d420_0 .net *"_ivl_4", 0 0, L_000002429997d2e0;  1 drivers
v000002429997c660_0 .net *"_ivl_6", 0 0, L_000002429997d880;  1 drivers
v000002429997dce0_0 .net *"_ivl_8", 0 0, L_0000024299926560;  1 drivers
v000002429997bee0_0 .net "areset", 0 0, L_0000024299926fe0;  1 drivers
v000002429997cde0_0 .var "clk", 0 0;
v000002429997cd40_0 .net "in", 0 0, v000002429997d380_0;  1 drivers
v000002429997c7a0_0 .net "out_dut", 0 0, L_000002429997d1a0;  1 drivers
v000002429997c840_0 .net "out_ref", 0 0, L_000002429997ce80;  1 drivers
v000002429997d7e0_0 .var/2u "stats1", 159 0;
v000002429997c8e0_0 .var/2u "strobe", 0 0;
v000002429997d4c0_0 .net "tb_match", 0 0, L_000002429997d920;  1 drivers
v000002429997cb60_0 .net "tb_mismatch", 0 0, L_00000242999264f0;  1 drivers
v000002429997d600_0 .net "wavedrom_enable", 0 0, v000002429997d560_0;  1 drivers
v000002429997cfc0_0 .net "wavedrom_title", 511 0, v000002429997c3e0_0;  1 drivers
L_000002429997cf20 .concat [ 1 0 0 0], L_000002429997ce80;
L_000002429997d2e0 .concat [ 1 0 0 0], L_000002429997ce80;
L_000002429997d880 .concat [ 1 0 0 0], L_000002429997d1a0;
L_000002429997d6a0 .concat [ 1 0 0 0], L_000002429997ce80;
L_000002429997d920 .cmp/eeq 1, L_000002429997cf20, L_0000024299926e20;
S_0000024299904730 .scope module, "good1" "RefModule" 3 117, 4 2 0, S_00000242998bc2e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /INPUT 1 "areset";
    .port_info 3 /OUTPUT 1 "out";
P_00000242999157b0 .param/l "A" 0 4 9, +C4<00000000000000000000000000000000>;
P_00000242999157e8 .param/l "B" 0 4 9, +C4<00000000000000000000000000000001>;
v00000242998fcd20_0 .net *"_ivl_0", 31 0, L_000002429997cc00;  1 drivers
L_0000024299d00088 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000242998fc960_0 .net *"_ivl_3", 30 0, L_0000024299d00088;  1 drivers
L_0000024299d000d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000242998fd0e0_0 .net/2u *"_ivl_4", 31 0, L_0000024299d000d0;  1 drivers
v00000242998fcf00_0 .net "areset", 0 0, L_0000024299926fe0;  alias, 1 drivers
v00000242998fc1e0_0 .net "clk", 0 0, v000002429997cde0_0;  1 drivers
v00000242998fc280_0 .net "in", 0 0, v000002429997d380_0;  alias, 1 drivers
v00000242998fc6e0_0 .var "next", 0 0;
v00000242998fc780_0 .net "out", 0 0, L_000002429997ce80;  alias, 1 drivers
v00000242998fc820_0 .var "state", 0 0;
E_00000242999008e0 .event posedge, v00000242998fcf00_0, v00000242998fc1e0_0;
E_0000024299900d60 .event edge, v00000242998fc820_0, v00000242998fc280_0;
L_000002429997cc00 .concat [ 1 31 0 0], v00000242998fc820_0, L_0000024299d00088;
L_000002429997ce80 .cmp/eq 32, L_000002429997cc00, L_0000024299d000d0;
S_0000024299927630 .scope module, "stim1" "stimulus_gen" 3 112, 3 6 0, S_00000242998bc2e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 1 "areset";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
L_0000024299926fe0 .functor BUFZ 1, v000002429997c0c0_0, C4<0>, C4<0>, C4<0>;
v000002429997c200_0 .net "areset", 0 0, L_0000024299926fe0;  alias, 1 drivers
v000002429997cac0_0 .net "clk", 0 0, v000002429997cde0_0;  alias, 1 drivers
v000002429997d380_0 .var "in", 0 0;
v000002429997c0c0_0 .var "reset", 0 0;
v000002429997c340_0 .net "tb_match", 0 0, L_000002429997d920;  alias, 1 drivers
v000002429997d560_0 .var "wavedrom_enable", 0 0;
v000002429997c3e0_0 .var "wavedrom_title", 511 0;
E_0000024299901060/0 .event negedge, v00000242998fc1e0_0;
E_0000024299901060/1 .event posedge, v00000242998fc1e0_0;
E_0000024299901060 .event/or E_0000024299901060/0, E_0000024299901060/1;
S_00000242999277c0 .scope task, "reset_test" "reset_test" 3 16, 3 16 0, S_0000024299927630;
 .timescale -12 -12;
v00000242998fc3c0_0 .var/2u "arfail", 0 0;
v00000242998fc460_0 .var "async", 0 0;
v00000242998fc8c0_0 .var/2u "datafail", 0 0;
v00000242998fcaa0_0 .var/2u "srfail", 0 0;
E_0000024299900ea0 .event posedge, v00000242998fc1e0_0;
E_0000024299900da0 .event negedge, v00000242998fc1e0_0;
TD_tb.stim1.reset_test ;
    %wait E_0000024299900ea0;
    %wait E_0000024299900ea0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002429997c0c0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000024299900ea0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0000024299900da0;
    %load/vec4 v000002429997c340_0;
    %nor/r;
    %cast2;
    %store/vec4 v00000242998fc8c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002429997c0c0_0, 0;
    %wait E_0000024299900ea0;
    %load/vec4 v000002429997c340_0;
    %nor/r;
    %cast2;
    %store/vec4 v00000242998fc3c0_0, 0, 1;
    %wait E_0000024299900ea0;
    %load/vec4 v000002429997c340_0;
    %nor/r;
    %cast2;
    %store/vec4 v00000242998fcaa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002429997c0c0_0, 0;
    %load/vec4 v00000242998fcaa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 30 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000242998fc3c0_0;
    %load/vec4 v00000242998fc460_0;
    %load/vec4 v00000242998fc8c0_0;
    %nor/r;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v00000242998fc460_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.6, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %vpi_call/w 3 32 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0000024299910c70 .scope task, "wavedrom_start" "wavedrom_start" 3 43, 3 43 0, S_0000024299927630;
 .timescale -12 -12;
v00000242998fcb40_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0000024299910e00 .scope task, "wavedrom_stop" "wavedrom_stop" 3 46, 3 46 0, S_0000024299927630;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0000024299910f90 .scope module, "top_module1" "TopModule" 3 123, 5 3 0, S_00000242998bc2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /INPUT 1 "areset";
    .port_info 3 /OUTPUT 1 "out";
L_0000024299d00118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002429997c2a0_0 .net/2u *"_ivl_0", 1 0, L_0000024299d00118;  1 drivers
v000002429997c160_0 .net "areset", 0 0, L_0000024299926fe0;  alias, 1 drivers
v000002429997d740_0 .net "clk", 0 0, v000002429997cde0_0;  alias, 1 drivers
v000002429997c480_0 .var "current_state", 1 0;
v000002429997c980_0 .net "in", 0 0, v000002429997d380_0;  alias, 1 drivers
v000002429997c700_0 .var "next_state", 1 0;
v000002429997cca0_0 .net "out", 0 0, L_000002429997d1a0;  alias, 1 drivers
E_0000024299900f60 .event edge, v000002429997c480_0, v00000242998fc280_0;
L_000002429997d1a0 .cmp/eq 2, v000002429997c480_0, L_0000024299d00118;
S_000002429991b6a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 131, 3 131 0, S_00000242998bc2e0;
 .timescale -12 -12;
E_0000024299900760 .event edge, v000002429997c8e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.9, 5;
    %jmp/1 T_3.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000002429997c8e0_0;
    %nor/r;
    %assign/vec4 v000002429997c8e0_0, 0;
    %wait E_0000024299900760;
    %jmp T_3.8;
T_3.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0000024299927630;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002429997c0c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002429997d380_0, 0;
    %wait E_0000024299900ea0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002429997c0c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002429997d380_0, 0;
    %wait E_0000024299900ea0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002429997d380_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000242998fc460_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_00000242999277c0;
    %join;
    %wait E_0000024299900ea0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002429997d380_0, 0;
    %wait E_0000024299900ea0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002429997d380_0, 0;
    %wait E_0000024299900ea0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002429997d380_0, 0;
    %wait E_0000024299900ea0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002429997d380_0, 0;
    %wait E_0000024299900ea0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002429997d380_0, 0;
    %wait E_0000024299900da0;
    %fork TD_tb.stim1.wavedrom_stop, S_0000024299910e00;
    %join;
    %pushi/vec4 200, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000024299901060;
    %vpi_func 3 67 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v000002429997d380_0, 0;
    %vpi_func 3 68 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v000002429997c0c0_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 71 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000024299904730;
T_5 ;
Ewait_0 .event/or E_0000024299900d60, E_0x0;
    %wait Ewait_0;
    %load/vec4 v00000242998fc820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v00000242998fc280_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.3, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.4, 8;
T_5.3 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_5.4, 8;
 ; End of false expr.
    %blend;
T_5.4;
    %pad/s 1;
    %store/vec4 v00000242998fc6e0_0, 0, 1;
    %jmp T_5.2;
T_5.1 ;
    %load/vec4 v00000242998fc280_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %pad/s 1;
    %store/vec4 v00000242998fc6e0_0, 0, 1;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000024299904730;
T_6 ;
    %wait E_00000242999008e0;
    %load/vec4 v00000242998fcf00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000242998fc820_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000242998fc6e0_0;
    %assign/vec4 v00000242998fc820_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000024299910f90;
T_7 ;
    %wait E_0000024299900f60;
    %load/vec4 v000002429997c480_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002429997c700_0, 0, 2;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v000002429997c980_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002429997c700_0, 0, 2;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002429997c700_0, 0, 2;
T_7.5 ;
    %jmp T_7.3;
T_7.1 ;
    %load/vec4 v000002429997c980_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.6, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002429997c700_0, 0, 2;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002429997c700_0, 0, 2;
T_7.7 ;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000024299910f90;
T_8 ;
    %wait E_00000242999008e0;
    %load/vec4 v000002429997c160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002429997c480_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002429997c700_0;
    %assign/vec4 v000002429997c480_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000242998bc2e0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002429997cde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002429997c8e0_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_00000242998bc2e0;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v000002429997cde0_0;
    %inv;
    %store/vec4 v000002429997cde0_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_00000242998bc2e0;
T_11 ;
    %vpi_call/w 3 104 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 105 "$dumpvars", 32'sb00000000000000000000000000000001, v000002429997cac0_0, v000002429997cb60_0, v000002429997cde0_0, v000002429997cd40_0, v000002429997bee0_0, v000002429997c840_0, v000002429997c7a0_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_00000242998bc2e0;
T_12 ;
    %load/vec4 v000002429997d7e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %vpi_call/w 3 140 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", &PV<v000002429997d7e0_0, 64, 32>, &PV<v000002429997d7e0_0, 32, 32> {0 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 141 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_12.1 ;
    %vpi_call/w 3 143 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000002429997d7e0_0, 128, 32>, &PV<v000002429997d7e0_0, 0, 32> {0 0 0};
    %vpi_call/w 3 144 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 145 "$display", "Mismatches: %1d in %1d samples", &PV<v000002429997d7e0_0, 128, 32>, &PV<v000002429997d7e0_0, 0, 32> {0 0 0};
    %end;
    .thread T_12, $final;
    .scope S_00000242998bc2e0;
T_13 ;
    %wait E_0000024299901060;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002429997d7e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002429997d7e0_0, 4, 32;
    %load/vec4 v000002429997d4c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v000002429997d7e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 156 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002429997d7e0_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002429997d7e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002429997d7e0_0, 4, 32;
T_13.0 ;
    %load/vec4 v000002429997c840_0;
    %load/vec4 v000002429997c840_0;
    %load/vec4 v000002429997c7a0_0;
    %xor;
    %load/vec4 v000002429997c840_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v000002429997d7e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 160 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002429997d7e0_0, 4, 32;
T_13.6 ;
    %load/vec4 v000002429997d7e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002429997d7e0_0, 4, 32;
T_13.4 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000242998bc2e0;
T_14 ;
    %delay 1000000, 0;
    %vpi_call/w 3 168 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 169 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob109_fsm1_test.sv";
    "dataset_code-complete-iccad2023/Prob109_fsm1_ref.sv";
    "results\phi4_14b_0shot_temp0.0\Prob109_fsm1/Prob109_fsm1_sample01.sv";
