{"task_id": "m2014_q6b", "completion": "assign Y2 = (~Y1 & ~Y2 & in) | (Y2 & ~in) | (~Y1 & Y2 & ~in);\nendmodule"}
{"task_id": "m2014_q6b", "completion": "assign Y2 = (~Y1 & ~Y2 & in) | (Y2 & ~in) | (~Y1 & Y2 & ~in);"}
{"task_id": "m2014_q6b", "completion": "assign Y2 = (~Y1 & ~Y2 & in) | (Y2 & ~in) | (~Y1 & Y2 & ~in);\nendmodule"}
{"task_id": "m2014_q6b", "completion": "module next_state_logic(\n    input in,\n    input Y1,\n    input Y2,\n    output reg Y2\n);\n\nalways @* begin\n    case({Y1, Y2})\n        2'b00: Y2 = in ? 2'b01 : 2'b00; // A\n        2'b01: Y2 = in ? 2'b11 : 2'b10; // B\n        2'b10: Y2 = in ? 2'b10 : 2'b11; // C\n        2'b11: Y2 = in ? 2'b00 : 2'b01; // D\n        default: Y2 = 2'b00;\n    endcase\nend\n\nendmodule"}
{"task_id": "m2014_q6b", "completion": "reg Y2;\nalways @(Y1, Y2, in)\n  case ({Y1,Y2})\n    2'b00: Y2 = in;\n    2'b01: Y2 = in;\n    2'b10: Y2 = in;\n    2'b11: Y2 = in;\n  endcase\nendmodule"}
{"task_id": "m2014_q6b", "completion": "always @(*)\n  begin\n    case ({Y1,Y2})\n      2'b00: Y2_next = (in) ? 1'b0 : 1'b0; // A\n      2'b01: Y2_next = (in) ? 1'b1 : 1'b0; // B\n      2'b10: Y2_next = (in) ? 1'b0 : 1'b1; // C\n      2'b11: Y2_next = (in) ? 1'b0 : 1'b0; // D\n      default: Y2_next = 1'b0; // Default case\n    endcase\n  end\nendmodule"}
{"task_id": "m2014_q6b", "completion": "reg Y2;\nalways @(posedge clk) begin\n  case (y[3:1])\n    3'b000: Y2 <= y[2] & ~data_in;\n    3'b001: Y2 <= ~data_in;\n    3'b010: Y2 <= y[2] & ~data_in;\n    3'b011: Y2 <= ~data_in;\n    3'b100: Y2 <= y[2] & ~data_in;\n    3'b101: Y2 <= ~data_in;\n    3'b110: Y2 <= y[2] & ~data_in;\n    3'b111: Y2 <= ~data_in;\n    default: Y2 <= 1'b0;\n  endcase\nend\nendmodule"}
{"task_id": "m2014_q6b", "completion": "always @(posedge clk)\n    case (y[3:1])\n        4'b000: begin\n            if (data_in)\n                y[2] <= 1'b0;\n            else\n                y[2] <= 1'b0;\n        end\n        4'b001: begin\n            if (data_in)\n                y[2] <= 1'b0;\n            else\n                y[2] <= 1'b1;\n        end\n        4'b010: begin\n            if (data_in)\n                y[2] <= 1'b1;\n            else\n                y[2] <= 1'b0;\n        end\n        4'b011: begin\n            if (data_in)\n                y[2] <= 1'b1;\n            else\n                y[2] <= 1'b0;\n        end\n        4'b100: begin\n            if (data_in)\n                y[2] <= 1'b0;\n            else\n                y[2] <= 1'b1;\n        end\n        4'b101: begin\n            if (data_in)\n                y[2] <= 1'b0;\n            else\n                y[2] <= 1'b1;\n        end\n        default: begin\n            if (data_in)\n                y[2] <= 1'b1;\n            else\n                y[2] <= 1'b1;\n        end\n    endcase\nendmodule"}
{"task_id": "m2014_q6b", "completion": "always @ (posedge clk)\n    case (y)\n    4'b000 : Y2 <= data_in;              // A (0) --0--> B\n    4'b001 : Y2 <= ~data_in;             // B (0) --1--> D\n    4'b010 : Y2 <= ~data_in;             // C (0) --1--> D\n    4'b011 : Y2 <= data_in;              // D (0) --0--> F\n    4'b100 : Y2 <= 1'b1;                 // E (1) --0--> E\n    4'b101 : Y2 <= ~data_in;             // F (1) --1--> D\n    default: Y2 <= 1'b0;\n    endcase\nendmodule"}
{"task_id": "m2014_q6b", "completion": "reg state_current;\nreg Y2;\n\nalways @(posedge clk) begin\n  case (state_current)\n    3'b000: if (data_in==0) state_current = 3'b001;   else state_current = 3'b000;\n    3'b001: if (data_in==0) state_current = 3'b010;   else state_current = 3'b000;\n    3'b010: if (data_in==0) state_current = 3'b011;   else state_current = 3'b100;\n    3'b011: if (data_in==0) state_current = 3'b100;   else state_current = 3'b100;\n    3'b100: if (data_in==0) state_current = 3'b101;   else state_current = 3'b100;\n    3'b101: if (data_in==0) state_current = 3'b101;   else state_current = 3'b100;\n    3'b110: if (data_in==0) state_current = 3'b111;   else state_current = 3'b100;\n    3'b111: if (data_in==0) state_current = 3'b000;   else state_current = 3'b100;\n  endcase\n  Y2 = (state_current == 3'b010) ? 1'b0 : 1'b1;\nend\nendmodule"}
{"task_id": "m2014_q6b", "completion": "reg [2:0] current_state;\nreg [2:0] next_state;\n\nalways@(current_state)begin\n case (current_state)\n  3'b000: next_state <= 3'b001;\n  3'b001: next_state <= (data_in) ? 3'b000 : 3'b010;\n  3'b010: next_state <= (data_in) ? 3'b000 : 3'b011;\n  3'b011: next_state <= (data_in) ? 3'b100 : 3'b011;\n  3'b100: next_state <= (data_in) ? 3'b101 : 3'b100;\n  3'b101: next_state <= (data_in) ? 3'b100 : 3'b110;\n  3'b110: next_state <= (data_in) ? 3'b100 : 3'b111;\n  3'b111: next_state <= (data_in) ? 3'b100 : 3'b000;\n endcase\nend"}
{"task_id": "m2014_q6b", "completion": "always @(posedge clk) begin\n  case (current_state)\n    3'b000: next_state = data_in ? 3'b000 : 3'b001;\n    3'b001: next_state = data_in ? 3'b011 : 3'b000;\n    3'b010: next_state = data_in ? 3'b100 : 3'b011;\n    3'b011: next_state = data_in ? 3'b101 : 3'b010;\n    3'b100: next_state = data_in ? 3'b101 : 3'b110;\n    3'b101: next_state = data_in ? 3'b111 : 3'b100;\n    3'b110: next_state = data_in ? 3'b111 : 3'b101;\n    3'b111: next_state = data_in ? 3'b000 : 3'b101;\n  endcase\n  Y2 = next_state[2];\nend\nendmodule"}
{"task_id": "m2014_q6b", "completion": "always @(posedge clk) begin\n  case (current_state)\n    3'b000: begin\n      if (data_in) next_state = 3'b000;\n      else next_state = 3'b001;\n    end\n    3'b001: begin\n      if (data_in) next_state = 3'b010;\n      else next_state = 3'b000;\n    end\n    3'b010: begin\n      if (data_in) next_state = 3'b011;\n      else next_state = 3'b100;\n    end\n    3'b011: begin\n      if (data_in) next_state = 3'b010;\n      else next_state = 3'b000;\n    end\n    3'b100: begin\n      if (data_in) next_state = 3'b101;\n      else next_state = 3'b011;\n    end\n    3'b101: begin\n      if (data_in) next_state = 3'b100;\n      else next_state = 3'b011;\n    end\n    3'b110: begin\n      if (data_in) next_state = 3'b111;\n      else next_state = 3'b010;\n    end\n    3'b111: begin\n      if (data_in) next_state = 3'b000;\n      else next_state = 3'b010;\n    end\n  endcase\n  Y2 <= next_state[2];\nend\nendmodule"}
{"task_id": "m2014_q6b", "completion": "always @(posedge clk) begin\n  case (current_state)\n    3'b000: begin\n      if (data_in) next_state = 3'b000;\n      else next_state = 3'b001;\n    end\n    3'b001: begin\n      if (data_in) next_state = 3'b010;\n      else next_state = 3'b000;\n    end\n    3'b010: begin\n      if (data_in) next_state = 3'b011;\n      else next_state = 3'b100;\n    end\n    3'b011: begin\n      if (data_in) next_state = 3'b010;\n      else next_state = 3'b000;\n    end\n    3'b100: begin\n      if (data_in) next_state = 3'b101;\n      else next_state = 3'b011;\n    end\n    3'b101: begin\n      if (data_in) next_state = 3'b100;\n      else next_state = 3'b011;\n    end\n    3'b110: begin\n      if (data_in) next_state = 3'b111;\n      else next_state = 3'b010;\n    end\n    3'b111: begin\n      if (data_in) next_state = 3'b000;\n      else next_state = 3'b010;\n    end\n  endcase\nend\nendmodule"}
{"task_id": "m2014_q6b", "completion": "always @ (posedge clk)\n  case(y)\n    3'b000: Y2 <= data_in;\n    3'b001: Y2 <= data_in;\n    3'b010: Y2 <= data_in;\n    3'b011: Y2 <= data_in;\n    3'b100: Y2 <= 1'b1;\n    3'b101: Y2 <= data_in;\n    3'b110: Y2 <= data_in;\n    3'b111: Y2 <= data_in; //Should be 3'b111, was 3'b000\n  endcase\nendmodule"}
{"task_id": "m2014_q6b", "completion": "always @(posedge clk)\nbegin\n  case (y)\n    3'b000: Y2 <= data_in;\n    3'b001: Y2 <= data_in;\n    3'b010: Y2 <= 1'b0;\n    3'b011: Y2 <= data_in;\n    3'b100: Y2 <= 1'b0;\n    3'b101: Y2 <= data_in;\n    3'b110: Y2 <= 1'b0;\n    3'b111: Y2 <= data_in;\n  endcase\nend\nendmodule"}
{"task_id": "m2014_q6b", "completion": "assign Y2 = (y == 3'b000 || y == 3'b001 || y == 3'b011 || y == 3'b111) ? data_in : 1'b0 ;"}
{"task_id": "m2014_q6b", "completion": "assign Y2 = (y[3:1] == 4'b000 || y[3:1] == 4'b001 || y[3:1] == 4'b011 || y[3:1] == 4'b111) ? data_in : 1'b0;\nendmodule"}
{"task_id": "m2014_q6b", "completion": "always @(posedge clk)\nbegin\n  case (y)\n    3'b000: Y2 <= data_in; // state A\n    3'b001: Y2 <= data_in; // state B\n    3'b010: Y2 <= 0; // state C\n    3'b011: Y2 <= data_in;    // state D\n    3'b100: Y2 <= 0; // state E\n    3'b101: Y2 <= data_in; // state F\n  endcase\nend\nendmodule"}
{"task_id": "m2014_q6b", "completion": "always @(posedge clk)\nbegin\n  case (y)\n    3'b000: Y2 <= data_in;\n    3'b001: Y2 <= data_in;\n    3'b010: Y2 <= 3'b0;\n    3'b011: Y2 <= data_in;\n    3'b100: Y2 <= 3'b0;\n    3'b101: Y2 <= data_in;\n    default: Y2 <= Y2;\n  endcase\nend\nendmodule"}
{"task_id": "m2014_q6b", "completion": "always @ (posedge clk)\n    case(y[3:1])\n        3'b000: Y2 <= data_in;\n        3'b001: Y2 <= data_in;\n        3'b010: Y2 <= 3'b0;\n        3'b011: Y2 <= data_in;\n        3'b100: Y2 <= 3'b0;\n        3'b101: Y2 <= data_in;\n        default: Y2 <= Y2;\n    endcase\nendmodule"}
{"task_id": "m2014_q6b", "completion": "always @(posedge clk) \nbegin\n    case ({y[3:1], data_in})\n        5'b00000:  Y2 <= 1'b0;\n        5'b00001:  Y2 <= 1'b0;\n        5'b00010:  Y2 <= 1'b1;\n        5'b00011:  Y2 <= 1'b0;\n        5'b00100:  Y2 <= 1'b1;\n        5'b00101:  Y2 <= 1'b0;\n        5'b00110:  Y2 <= 1'b0;\n        5'b00111:  Y2 <= 1'b1;\n        5'b01000:  Y2 <= 1'b0;\n        5'b01001:  Y2 <= 1'b1;\n        5'b01010:  Y2 <= 1'b1;\n        5'b01011:  Y2 <= 1'b0;\n        5'b01100:  Y2 <= 1'b0;\n        5'b01101:  Y2 <= 1'b1;\n        5'b01110:  Y2 <= 1'b0;\n        5'b01111:  Y2 <= 1'b1;\n        5'b10000:  Y2 <= 1'b1;\n        5'b10001:  Y2 <= 1'b0;\n        5'b10010:  Y2 <= 1'b1;\n        5'b10011:  Y2 <= 1'b0;\n        5'b10100:  Y2 <= 1'b0;\n        5'b10101:  Y2 <= 1'b1;\n        5'b10110:  Y2 <= 1'b0;\n        5'b10111:  Y2 <= 1'b1;\n        5'b11000:  Y2 <= 1'b0;\n        5'b11001:  Y2 <= 1'b0;\n        5'b11010:  Y2 <= 1'b0;\n        5'b11011:  Y2 <= 1'b0;\n        5'b11100:  Y2 <= 1'b1;\n        5'b11101:  Y2 <= 1'b0;\n        5'b11110:  Y2 <= 1'b1;\n        5'b11111:  Y2 <= 1'b0;\n        default:   Y2 <= 1'bx;\n    endcase\nend\nendmodule"}
{"task_id": "m2014_q6b", "completion": "always @ (posedge clk) begin\n    case ({y[2], x})\n        2'b00: Y2 = 0; // A --0--> B\n        2'b01: Y2 = 1; // A --1--> A\n        2'b10: Y2 = 0; // B --0--> C\n        2'b11: Y2 = 1; // B --1--> D\n    endcase\nend\nendmodule"}
{"task_id": "m2014_q6b", "completion": "always @(posedge clk)\n  case (y[2])\n    0: Y2 <= ~x;\n    1: Y2 <= x;\n  endcase\nendmodule"}
{"task_id": "m2014_q6b", "completion": "always @ (posedge clk)\ncase (y[2])\n 0: Y2 = x;\n 1: Y2 = ~x;\nendcase\nendmodule"}
{"task_id": "m2014_q6b", "completion": "always @ (posedge clk)\nbegin\n    case (y[3:1])\n        3'b000: // A <input 0, y2 = 0, A>, <input 1, y2 = 1, A>\n            Y2 <= x ? 1'b1 : 1'b0;\n        3'b001: // B <input 0, y2 = 0, C>, <input 1, y2 = 1, D>\n            Y2 <= x ? 1'b1 : 1'b0;\n        3'b010: // C <input 0, y2 = 0, E>, <input 1, y2 = 1, D>\n            Y2 <= x ? 1'b1 : 1'b0;\n        3'b011: // D <input 0, y2 = 0, F>, <input 1, y2 = 1, A>\n            Y2 <= x ? 1'b1 : 1'b0;\n        3'b100: // E <input 0, y2 = 1, E>, <input 1, y2 = 1, D>\n            Y2 <= 1'b1;\n        3'b101: // F <input 0, y2 = 0, C>, <input 1, y2 = 1, D>\n            Y2 <= x ? 1'b0 : 1'b1;\n        default: Y2 <= 1'b0;\n    endcase\nend\nendmodule"}
{"task_id": "m2014_q6b", "completion": "always @(posedge clk)\nbegin\n  case (y[3:0])\n    4'd0:   if (~x) y3 <= 1'd1;\n    4'd5:   if (~x) y3 <= 1'd1;\n    default: y3 <= 1'd0;\n  endcase\nend\nendmodule"}
{"task_id": "m2014_q6b", "completion": "always @(posedge clk) begin\n  case (y[3:1])\n    3'b000: y[2] <= (x == 1'b0) ? 1'b0 : 1'b1;\n    3'b001: y[2] <= (x == 1'b0) ? 1'b0 : 1'b1;\n    3'b010: y[2] <= (x == 1'b0) ? 1'b1 : 1'b0;\n    3'b011: y[2] <= (x == 1'b0) ? 1'b0 : 1'b1;\n    3'b100: y[2] <= (x == 1'b0) ? 1'b0 : 1'b1;\n    3'b101: y[2] <= (x == 1'b0) ? 1'b1 : 1'b0;\n  endcase\nend\nendmodule"}
{"task_id": "m2014_q6b", "completion": "always @(posedge clk)\n  case (y[3:1])\n    3'b000: Y2 <= x;\n    3'b001: Y2 <= ~x;\n    3'b010: Y2 <= ~x;\n    3'b011: Y2 <= x;\n    3'b100: Y2 <= 1'b0;\n    3'b101: Y2 <= 1'b1;\n    3'b110: Y2 <= x;\n    3'b111: Y2 <= 1'b0;\n  endcase\nendmodule"}
{"task_id": "m2014_q6b", "completion": "always @( current_state, x )\n    case ( current_state )\n        000: Y2 = x;\n        001: Y2 = x;\n        010: Y2 = x;\n        011: Y2 = x;\n        100: Y2 = 1'b1;\n        101: Y2 = !x;\n        110: Y2 = 1'b1;\n        111: Y2 = !x;\n    endcase\nendmodule"}
