<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_N_A_G2_U_U_957fccc2</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_N_A_G2_U_U_957fccc2'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_N_A_G2_U_U_957fccc2')">rsnoc_z_H_R_N_A_G2_U_U_957fccc2</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 84.23</td>
<td class="s9 cl rt"><a href="mod1034.html#Line" > 96.23</a></td>
<td class="s7 cl rt"><a href="mod1034.html#Cond" > 75.00</a></td>
<td class="s7 cl rt"><a href="mod1034.html#Toggle" > 74.60</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1034.html#Branch" > 91.11</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1034.html#inst_tag_72377"  onclick="showContent('inst_tag_72377')">config_ss_tb.DUT.flexnoc.flexnoc.PUFCC_apb_s0_main.GenericToSpecific</a></td>
<td class="s8 cl rt"> 84.23</td>
<td class="s9 cl rt"><a href="mod1034.html#Line" > 96.23</a></td>
<td class="s7 cl rt"><a href="mod1034.html#Cond" > 75.00</a></td>
<td class="s7 cl rt"><a href="mod1034.html#Toggle" > 74.60</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1034.html#Branch" > 91.11</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_N_A_G2_U_U_957fccc2'>
<hr>
<a name="inst_tag_72377"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_72377" >config_ss_tb.DUT.flexnoc.flexnoc.PUFCC_apb_s0_main.GenericToSpecific</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 84.23</td>
<td class="s9 cl rt"><a href="mod1034.html#Line" > 96.23</a></td>
<td class="s7 cl rt"><a href="mod1034.html#Cond" > 75.00</a></td>
<td class="s7 cl rt"><a href="mod1034.html#Toggle" > 74.60</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1034.html#Branch" > 91.11</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 87.78</td>
<td class="s9 cl rt"> 96.19</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s7 cl rt"> 74.95</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 92.77</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 87.40</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 74.80</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2601.html#inst_tag_229018" >PUFCC_apb_s0_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod687.html#inst_tag_37241" id="tag_urg_inst_37241">FsmCurState</a></td>
<td class="s9 cl rt"> 94.17</td>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2672.html#inst_tag_232192" id="tag_urg_inst_232192">ummd756d1</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2264.html#inst_tag_192537" id="tag_urg_inst_192537">ummd90eb2</a></td>
<td class="s7 cl rt"> 73.89</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2264.html#inst_tag_192538" id="tag_urg_inst_192538">ummd90eb2_242</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2264.html#inst_tag_192539" id="tag_urg_inst_192539">ummd90eb2_257</a></td>
<td class="s9 cl rt"> 94.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2035.html#inst_tag_173830" id="tag_urg_inst_173830">ummddfd43</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1978.html#inst_tag_171708" id="tag_urg_inst_171708">ur</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2848_1.html#inst_tag_253884" id="tag_urg_inst_253884">ursrrrg</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2848_1.html#inst_tag_253883" id="tag_urg_inst_253883">ursrrrg123</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2848_1.html#inst_tag_253882" id="tag_urg_inst_253882">ursrrrg203</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2848_1.html#inst_tag_253885" id="tag_urg_inst_253885">ursrrrg204</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1823.html#inst_tag_147571" id="tag_urg_inst_147571">us6abbdefa</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1823.html#inst_tag_147570" id="tag_urg_inst_147570">us6abbdefa_229</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2934.html#inst_tag_256131" id="tag_urg_inst_256131">uu201b9eee9c</a></td>
<td class="s6 cl rt"> 68.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 68.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod567.html#inst_tag_31884" id="tag_urg_inst_31884">uu246b8ec1</a></td>
<td class="s6 cl rt"> 68.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 68.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_N_A_G2_U_U_957fccc2'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1034.html" >rsnoc_z_H_R_N_A_G2_U_U_957fccc2</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>53</td><td>51</td><td>96.23</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>52332</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>52337</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>52369</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>52393</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>52400</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>52408</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>52480</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>52485</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>52490</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>52511</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>52525</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>52531</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>52538</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>52554</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
52331                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
52332      1/1          		if ( ! Sys_Clk_RstN )
52333      1/1          			Cnt &lt;= #1.0 ( 5'b0 );
52334      1/1          		else if ( CntCe )
52335      1/1          			Cnt &lt;= #1.0 ( Sm_IDLE ? NWord1 : Cnt - 5'b00001 );
                        MISSING_ELSE
52336                   	always @( CurState  or u_14e  or u_c602  or u_e7c7 ) begin
52337      1/1          		case ( CurState )
52338      1/1          			2'b10   : PSelSetV = u_14e ;
52339      1/1          			2'b01   : PSelSetV = u_c602 ;
52340      1/1          			2'b0    : PSelSetV = u_e7c7 ;
52341      <font color = "red">0/1     ==>  			default : PSelSetV = 1'b0 ;</font>
52342                   		endcase
52343                   	end
52344                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg203(
52345                   		.Clk( Sys_Clk )
52346                   	,	.Clk_ClkS( Sys_Clk_ClkS )
52347                   	,	.Clk_En( Sys_Clk_En )
52348                   	,	.Clk_EnS( Sys_Clk_EnS )
52349                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
52350                   	,	.Clk_RstN( Sys_Clk_RstN )
52351                   	,	.Clk_Tm( Sys_Clk_Tm )
52352                   	,	.O( ApbA_0_PSel )
52353                   	,	.Reset( PRdy )
52354                   	,	.Set( PSelSetV )
52355                   	);
52356                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg123(
52357                   		.Clk( Sys_Clk )
52358                   	,	.Clk_ClkS( Sys_Clk_ClkS )
52359                   	,	.Clk_En( Sys_Clk_En )
52360                   	,	.Clk_EnS( Sys_Clk_EnS )
52361                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
52362                   	,	.Clk_RstN( Sys_Clk_RstN )
52363                   	,	.Clk_Tm( Sys_Clk_Tm )
52364                   	,	.O( PEn )
52365                   	,	.Reset( PRdy )
52366                   	,	.Set( PSel )
52367                   	);
52368                   	always @( CurState  or u_825f  or u_b081  or u_b9a5 ) begin
52369      1/1          		case ( CurState )
52370      1/1          			2'b10   : PSelSet = u_b9a5 ;
52371      1/1          			2'b01   : PSelSet = u_b081 ;
52372      1/1          			2'b0    : PSelSet = u_825f ;
52373      <font color = "red">0/1     ==>  			default : PSelSet = 1'b0 ;</font>
52374                   		endcase
52375                   	end
52376                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
52377                   		.Clk( Sys_Clk )
52378                   	,	.Clk_ClkS( Sys_Clk_ClkS )
52379                   	,	.Clk_En( Sys_Clk_En )
52380                   	,	.Clk_EnS( Sys_Clk_EnS )
52381                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
52382                   	,	.Clk_RstN( Sys_Clk_RstN )
52383                   	,	.Clk_Tm( Sys_Clk_Tm )
52384                   	,	.O( PSel )
52385                   	,	.Reset( PRdy )
52386                   	,	.Set( PSelSet )
52387                   	);
52388                   	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2_242(
52389                   		.Dflt( ~ PSel &amp; ~ CntNull ) , .I_00( 1'b1 ) , .I_01( 1'b0 ) , .O( GenLcl_Req_Rdy ) , .Sel( CurState )
52390                   	);
52391                   	assign uRdData1_caseSel = { ApbA_0_PSel } ;
52392                   	always @( ApbA_0_PRData or uRdData1_caseSel ) begin
52393      1/1          		case ( uRdData1_caseSel )
52394      1/1          			1'b1    : RdData1 = ApbA_0_PRData ;
52395      1/1          			default : RdData1 = 32'b0 ;
52396                   		endcase
52397                   	end
52398                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa_229( .I( RdData1 ) , .O( RdData ) );
52399                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
52400      1/1          		if ( ! Sys_Clk_RstN )
52401      1/1          			GenLcl_Rsp_Data &lt;= #1.0 ( 32'b0 );
52402      1/1          		else if ( Sm_RD &amp; PRdy )
52403      1/1          			GenLcl_Rsp_Data &lt;= #1.0 ( RdData );
                        MISSING_ELSE
52404                   	rsnoc_z_T_C_S_C_L_R_Mm_Ddfd43_O1 ummddfd43(
52405                   		.Dflt( 1'b0 ) , .I_01( PErr ) , .I_10( GErr | PErr ) , .O( u_884c ) , .Sel( CurState )
52406                   	);
52407                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
52408      1/1          		if ( ! Sys_Clk_RstN )
52409      1/1          			GErr &lt;= #1.0 ( 1'b0 );
52410      1/1          		else if ( Sm_IDLE ? GenLcl_Req_Vld : PRdy )
52411      1/1          			GErr &lt;= #1.0 ( u_884c );
                        MISSING_ELSE
52412                   	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2_257(
52413                   		.Dflt( ~ PSel &amp; CntNull ) , .I_00( 1'b0 ) , .I_01( ~ PSel ) , .O( GenLcl_Rsp_Vld ) , .Sel( CurState )
52414                   	);
52415                   	rsnoc_z_H_R_G_U_P_U_246b8ec1 uu246b8ec1(
52416                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
52417                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
52418                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
52419                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
52420                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
52421                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
52422                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
52423                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
52424                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
52425                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
52426                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
52427                   	,	.GenLcl_Req_User( GenLcl_Req_User )
52428                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
52429                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
52430                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
52431                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
52432                   	,	.GenLcl_Rsp_SeqUnOrdered( 1'b0 )
52433                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
52434                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
52435                   	,	.GenPrt_Req_Addr( u_Req_Addr )
52436                   	,	.GenPrt_Req_Be( u_Req_Be )
52437                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
52438                   	,	.GenPrt_Req_Data( u_Req_Data )
52439                   	,	.GenPrt_Req_Last( u_Req_Last )
52440                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
52441                   	,	.GenPrt_Req_Lock( u_Req_Lock )
52442                   	,	.GenPrt_Req_Opc( u_Req_Opc )
52443                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
52444                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
52445                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
52446                   	,	.GenPrt_Req_User( u_Req_User )
52447                   	,	.GenPrt_Req_Vld( u_Req_Vld )
52448                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
52449                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
52450                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
52451                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
52452                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
52453                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
52454                   	);
52455                   	assign u_89_IDLE_RD = GenLcl_Req_Vld &amp; Read;
52456                   	assign u_89_IDLE_WR = GenLcl_Req_Vld &amp; ~ Read;
52457                   	assign u_89_RD_IDLE = CntNull &amp; ~ PSel &amp; GenLcl_Rsp_Rdy;
52458                   	assign u_89_WR_IDLE = CntNull &amp; ~ PSel &amp; GenLcl_Rsp_Rdy;
52459                   	rsnoc_z_T_C_S_C_L_R_Fsm_8d9b2702 FsmCurState(
52460                   		.Clk( Sys_Clk )
52461                   	,	.Clk_ClkS( Sys_Clk_ClkS )
52462                   	,	.Clk_En( Sys_Clk_En )
52463                   	,	.Clk_EnS( Sys_Clk_EnS )
52464                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
52465                   	,	.Clk_RstN( Sys_Clk_RstN )
52466                   	,	.Clk_Tm( Sys_Clk_Tm )
52467                   	,	.Conditions_IDLE_RD( u_89_IDLE_RD )
52468                   	,	.Conditions_IDLE_WR( u_89_IDLE_WR )
52469                   	,	.Conditions_RD_IDLE( u_89_RD_IDLE )
52470                   	,	.Conditions_WR_IDLE( u_89_WR_IDLE )
52471                   	,	.CurState( u_bdb6 )
52472                   	,	.NextState( u_b9ec )
52473                   	);
52474                   	assign CurState = u_bdb6;
52475                   	assign Sm_IDLE = CurState == 2'b00;
52476                   	assign AddrW1 = Sm_IDLE ? GenLcl_Req_Addr [31:2] : ~ WrapMask &amp; AddrW | WrapMask &amp; AddrW + 30'b000000000000000000000000000001;
52477                   	assign ApbA_0_PAddr = { AddrW , 2'b00 };
52478                   	assign Apb_0_PAddr = ApbA_0_PAddr;
52479                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
52480      1/1          		if ( ! Sys_Clk_RstN )
52481      1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
52482      1/1          		else if ( StartCnt )
52483      1/1          			u_7c15 &lt;= #1.0 ( GenLcl_Req_Len1 [5:2] );
                        MISSING_ELSE
52484                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
52485      1/1          		if ( ! Sys_Clk_RstN )
52486      1/1          			u_9d0d &lt;= #1.0 ( 1'b0 );
52487      1/1          		else if ( StartCnt )
52488      1/1          			u_9d0d &lt;= #1.0 ( GenIsIncr );
                        MISSING_ELSE
52489                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
52490      1/1          		if ( ! Sys_Clk_RstN )
52491      1/1          			AddrW &lt;= #1.0 ( 30'b0 );
52492      1/1          		else if ( PSelSet )
52493      1/1          			AddrW &lt;= #1.0 ( AddrW1 &amp; ~ { 30 { 1'b0 }  } );
                        MISSING_ELSE
52494                   	assign Apb_0_PSel = ApbA_0_PSel;
52495                   	assign Apb_0_PEnable = ApbA_0_PEnable;
52496                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg204(
52497                   		.Clk( Sys_Clk )
52498                   	,	.Clk_ClkS( Sys_Clk_ClkS )
52499                   	,	.Clk_En( Sys_Clk_En )
52500                   	,	.Clk_EnS( Sys_Clk_EnS )
52501                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
52502                   	,	.Clk_RstN( Sys_Clk_RstN )
52503                   	,	.Clk_Tm( Sys_Clk_Tm )
52504                   	,	.O( ApbA_0_PEnable )
52505                   	,	.Reset( PRdy )
52506                   	,	.Set( Apb_0_PSel )
52507                   	);
52508                   	assign ApbA_0_PProt = ReqProt;
52509                   	assign Apb_0_PProt = ApbA_0_PProt;
52510                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
52511      1/1          		if ( ! Sys_Clk_RstN )
52512      1/1          			ReqProt &lt;= #1.0 ( 3'b0 );
52513      1/1          		else if ( StartCnt )
52514      1/1          			ReqProt &lt;= #1.0 ( { GenLcl_Req_User [6] , GenLcl_Req_User [5] , GenLcl_Req_User [4] } &amp; ~ { 3 { 1'b0 }  } );
                        MISSING_ELSE
52515                   	assign ApbA_0_PStrb = WrBe1 &amp; { 4 { WriteEn }  };
52516                   	assign Apb_0_PStrb = ApbA_0_PStrb;
52517                   	rsnoc_z_T_C_S_C_L_R_Mm_D756d1_O1 ummd756d1(
52518                   		.Dflt( 1'b0 )
52519                   	,	.I_00( GenLcl_Req_Vld &amp; GenLcl_Req_Opc == 3'b100 &amp; BeFull )
52520                   	,	.I_10( GenLcl_Req_Vld &amp; ~ CntNull &amp; ~ PSel &amp; BeFull )
52521                   	,	.O( WDCe )
52522                   	,	.Sel( CurState )
52523                   	);
52524                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
52525      1/1          		if ( ! Sys_Clk_RstN )
52526      1/1          			WrBe &lt;= #1.0 ( 4'b0 );
52527      1/1          		else if ( WDCe )
52528      1/1          			WrBe &lt;= #1.0 ( GenLcl_Req_Be &amp; ~ { 4 { 1'b0 }  } );
                        MISSING_ELSE
52529                   	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( WrBe ) , .O( WrBe1 ) );
52530                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
52531      1/1          		if ( ! Sys_Clk_RstN )
52532      1/1          			WriteEn &lt;= #1.0 ( 1'b0 );
52533      1/1          		else if ( StartCnt )
52534      1/1          			WriteEn &lt;= #1.0 ( GenLcl_Req_Opc == 3'b100 );
                        MISSING_ELSE
52535                   	assign ApbA_0_PWData = WrData1;
52536                   	assign Apb_0_PWData = ApbA_0_PWData;
52537                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
52538      1/1          		if ( ! Sys_Clk_RstN )
52539      1/1          			WrData &lt;= #1.0 ( 32'b0 );
52540      1/1          		else if ( WDCe )
52541      1/1          			WrData &lt;= #1.0 ( GenLcl_Req_Data &amp; ~ { 32 { 1'b0 }  } );
                        MISSING_ELSE
52542                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( WrData ) , .O( WrData1 ) );
52543                   	assign ApbA_0_PWrite = WriteEn;
52544                   	assign Apb_0_PWrite = ApbA_0_PWrite;
52545                   	assign NiuEmpty = 1'b1;
52546                   	assign SmPwr_Idle = Sm_IDLE;
52547                   	assign Sys_Pwr_Idle = SmPwr_Idle;
52548                   	assign SmPwr_WakeUp = GenLcl_Req_Vld;
52549                   	assign Sys_Pwr_WakeUp = SmPwr_WakeUp;
52550                   	assign WakeUp_Gen = GenLcl_Req_Vld;
52551                   	// synopsys translate_off
52552                   	// synthesis translate_off
52553                   	always @( posedge Sys_Clk )
52554      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
52555      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; GenLcl_Req_Vld &amp; Sm_IDLE &amp; ( GenLcl_Req_SeqUnOrdered ) !== 1'b0 ) begin
52556      <font color = "grey">unreachable  </font>				dontStop = 0;
52557      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
52558      <font color = "grey">unreachable  </font>				if (!dontStop) begin
52559      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[APB-G2S] On Gen.Req.SeqUnOrdered expected 0x0 and got 0x##&quot; );
52560      <font color = "grey">unreachable  </font>					$stop;
52561                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
52562                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1034.html" >rsnoc_z_H_R_N_A_G2_U_U_957fccc2</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       52274
 EXPRESSION (u_bde8 ? 2'b1 : 2'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       52335
 EXPRESSION (Sm_IDLE ? NWord1 : ((Cnt - 5'b1)))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       52410
 EXPRESSION (Sm_IDLE ? GenLcl_Req_Vld : PRdy)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       52476
 EXPRESSION (Sm_IDLE ? GenLcl_Req_Addr[31:2] : ((((~WrapMask) &amp; AddrW) | (WrapMask &amp; (AddrW + 30'b1)))))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1034.html" >rsnoc_z_H_R_N_A_G2_U_U_957fccc2</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">40</td>
<td class="rt">22</td>
<td class="rt">55.00 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">500</td>
<td class="rt">373</td>
<td class="rt">74.60 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">250</td>
<td class="rt">191</td>
<td class="rt">76.40 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">250</td>
<td class="rt">182</td>
<td class="rt">72.80 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">40</td>
<td class="rt">22</td>
<td class="rt">55.00 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">500</td>
<td class="rt">373</td>
<td class="rt">74.60 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">250</td>
<td class="rt">191</td>
<td class="rt">76.40 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">250</td>
<td class="rt">182</td>
<td class="rt">72.80 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Apb_0_PAddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PAddr[14:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PAddr[31:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PEnable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PProt[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PProt[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PProt[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PRData[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_PReady</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_PSel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PSlvErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_PStrb[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PWData[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PWrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[14:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1034.html" >rsnoc_z_H_R_N_A_G2_U_U_957fccc2</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">45</td>
<td class="rt">41</td>
<td class="rt">91.11 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">52274</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">52476</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">52332</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">52337</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">52369</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">52393</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">52400</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">52408</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">52480</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">52485</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">52490</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">52511</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">52525</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">52531</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">52538</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52274      	assign GenLcl_Rsp_Status = u_bde8 ? 2'b01 : 2'b00;
           	                                  <font color = "red">-1-</font>  
           	                                  <font color = "red">==></font>  
           	                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52476      	assign AddrW1 = Sm_IDLE ? GenLcl_Req_Addr [31:2] : ~ WrapMask & AddrW | WrapMask & AddrW + 30'b000000000000000000000000000001;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52332      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
52333      			Cnt <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
52334      		else if ( CntCe )
           		     <font color = "green">-2-</font>  
52335      			Cnt <= #1.0 ( Sm_IDLE ? NWord1 : Cnt - 5'b00001 );
           			                      <font color = "red">-3-</font>  
           			                      <font color = "green">==></font>  
           			                      <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52337      		case ( CurState )
           		<font color = "red">-1-</font>  
52338      			2'b10   : PSelSetV = u_14e ;
           <font color = "green">			==></font>
52339      			2'b01   : PSelSetV = u_c602 ;
           <font color = "green">			==></font>
52340      			2'b0    : PSelSetV = u_e7c7 ;
           <font color = "green">			==></font>
52341      			default : PSelSetV = 1'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52369      		case ( CurState )
           		<font color = "red">-1-</font>  
52370      			2'b10   : PSelSet = u_b9a5 ;
           <font color = "green">			==></font>
52371      			2'b01   : PSelSet = u_b081 ;
           <font color = "green">			==></font>
52372      			2'b0    : PSelSet = u_825f ;
           <font color = "green">			==></font>
52373      			default : PSelSet = 1'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52393      		case ( uRdData1_caseSel )
           		<font color = "green">-1-</font>                
52394      			1'b1    : RdData1 = ApbA_0_PRData ;
           <font color = "green">			==></font>
52395      			default : RdData1 = 32'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52400      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
52401      			GenLcl_Rsp_Data <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
52402      		else if ( Sm_RD & PRdy )
           		     <font color = "green">-2-</font>  
52403      			GenLcl_Rsp_Data <= #1.0 ( RdData );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52408      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
52409      			GErr <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
52410      		else if ( Sm_IDLE ? GenLcl_Req_Vld : PRdy )
           		     <font color = "green">-2-</font>  
52411      			GErr <= #1.0 ( u_884c );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52480      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
52481      			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
52482      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
52483      			u_7c15 <= #1.0 ( GenLcl_Req_Len1 [5:2] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52485      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
52486      			u_9d0d <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
52487      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
52488      			u_9d0d <= #1.0 ( GenIsIncr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52490      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
52491      			AddrW <= #1.0 ( 30'b0 );
           <font color = "green">			==></font>
52492      		else if ( PSelSet )
           		     <font color = "green">-2-</font>  
52493      			AddrW <= #1.0 ( AddrW1 & ~ { 30 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52511      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
52512      			ReqProt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
52513      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
52514      			ReqProt <= #1.0 ( { GenLcl_Req_User [6] , GenLcl_Req_User [5] , GenLcl_Req_User [4] } & ~ { 3 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52525      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
52526      			WrBe <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
52527      		else if ( WDCe )
           		     <font color = "green">-2-</font>  
52528      			WrBe <= #1.0 ( GenLcl_Req_Be & ~ { 4 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52531      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
52532      			WriteEn <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
52533      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
52534      			WriteEn <= #1.0 ( GenLcl_Req_Opc == 3'b100 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
52538      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
52539      			WrData <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
52540      		else if ( WDCe )
           		     <font color = "green">-2-</font>  
52541      			WrData <= #1.0 ( GenLcl_Req_Data & ~ { 32 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_72377">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_N_A_G2_U_U_957fccc2">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
