# FIFO-IP-with-adjustable-input-and-output-bit-width-and-arbitrary-depth-FIFO-IP
Verilog language has been used to write a lightweight FIFO IP core whose depth can be a non-exponential 2 and whose read and write bit width can be adjusted arbitrarily (usually an exponent of 2). /Verilog 语言编写了一个深度可以不是2的指数的，并且读写位宽可以任意调整（一般是2的指数）的轻量化的FIFO的IP核。
