// Seed: 774396552
module module_0 (
    input tri0 id_0,
    input tri id_1,
    input tri1 id_2,
    output wand id_3,
    output uwire id_4,
    output tri1 id_5,
    input wire id_6
    , id_27,
    output supply0 id_7,
    input tri1 id_8,
    output tri1 id_9,
    input wire id_10,
    input uwire id_11,
    output wor id_12,
    output wire id_13,
    input wand id_14,
    input uwire id_15,
    input wire id_16,
    output supply0 id_17,
    input supply1 id_18,
    output tri id_19,
    output supply0 id_20,
    input tri0 id_21,
    output tri1 id_22,
    input supply1 id_23,
    output wire id_24,
    input wand id_25
);
  assign #id_28 id_17 = 1'b0;
  assign module_1.id_3 = 0;
  wire id_29;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1
);
  uwire id_3 = id_1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_0,
      id_3,
      id_3,
      id_1,
      id_0,
      id_0,
      id_3,
      id_0,
      id_3,
      id_3,
      id_0,
      id_3,
      id_1,
      id_3,
      id_0
  );
  assign id_3 = (1);
endmodule
