module vSync(
input clck25MHz,
output reg isVerticalActive
);
parameter
	vFrontPorch = 10'd10,
	vBackPorch = 10'd33,
	vSyncPulse = 10'd2,
	vSyncActive = 10'd480
	syncStart = 10'd0;
	syncEnd = vSyncPulse;
	maxCount = vFrontPorch+vBackPorch+vSyncPulsevSyncPulse+vSyncActive;

reg [9:0] counter = 0; // 9 bits (max value is 480)
always @(posedge clck25MHz) begin
    if (counter == maxcount - 1)
        counter <= 0;
    else
        counter <= counter + 1'b1;

    o_vsync <= counter >= syncStart & counter < syncEnd;
    o_y     <= counter[8:0];
    isVerticalActive   <= (counter < vSyncActivevSyncActive) & counter>(vSyncPulse+vBackPorch);
	 
end

endmodule
endmodule