Analysis & Synthesis report for top_meteo_de0cv
Tue May 21 01:01:16 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top_meteo_de0cv|bme280_reader:i_reader|last
 11. State Machine - |top_meteo_de0cv|bme280_reader:i_reader|state
 12. State Machine - |top_meteo_de0cv|bme280_i2c_ctrl:bme280_i2c_ctrl|state
 13. State Machine - |top_meteo_de0cv|i2c_master_top:i2c_master|i2c_master_bit_ctrl:i_bit|state
 14. State Machine - |top_meteo_de0cv|i2c_master_top:i2c_master|i2c_master_byte_ctrl:i_byte|state
 15. Registers Removed During Synthesis
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Parameter Settings for User Entity Instance: pll_cv:pll|pll_cv_0002:pll_cv_inst|altera_pll:altera_pll_i
 20. Parameter Settings for User Entity Instance: i2c_master_top:i2c_master
 21. Parameter Settings for User Entity Instance: i2c_master_top:i2c_master|i2c_master_regs:i_regs
 22. Parameter Settings for User Entity Instance: i2c_master_top:i2c_master|shiftreg:i_sr
 23. Parameter Settings for User Entity Instance: i2c_master_top:i2c_master|i2c_bit_timer:i_timer
 24. Parameter Settings for User Entity Instance: bme280_i2c_ctrl:bme280_i2c_ctrl
 25. Parameter Settings for User Entity Instance: sync_reg:sync
 26. Parameter Settings for User Entity Instance: gray_timer:gtimer
 27. Parameter Settings for User Entity Instance: bme280_reader:i_reader
 28. Parameter Settings for User Entity Instance: bin2bcd:i_t_bcd
 29. Parameter Settings for User Entity Instance: bin2bcd:i_p_bcd
 30. Parameter Settings for User Entity Instance: bin2bcd:i_h_bcd
 31. Parameter Settings for Inferred Entity Instance: bme280_compensation:i_comp|lpm_mult:Mult7_rtl_0
 32. Parameter Settings for Inferred Entity Instance: bme280_compensation:i_comp|lpm_divide:Div0
 33. Parameter Settings for Inferred Entity Instance: bme280_compensation:i_comp|lpm_mult:Mult8_rtl_1
 34. Parameter Settings for Inferred Entity Instance: bme280_compensation:i_comp|lpm_mult:Mult3_rtl_2
 35. Parameter Settings for Inferred Entity Instance: bme280_compensation:i_comp|lpm_mult:Mult3_rtl_3
 36. lpm_mult Parameter Settings by Entity Instance
 37. Port Connectivity Checks: "bin2bcd:i_h_bcd"
 38. Port Connectivity Checks: "bin2bcd:i_p_bcd"
 39. Port Connectivity Checks: "bin2bcd:i_t_bcd"
 40. Port Connectivity Checks: "bme280_compensation:i_comp"
 41. Port Connectivity Checks: "gray_timer:gtimer"
 42. Port Connectivity Checks: "i2c_master_top:i2c_master"
 43. Post-Synthesis Netlist Statistics for Top Partition
 44. Elapsed Time Per Partition
 45. Analysis & Synthesis Messages
 46. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue May 21 01:01:16 2024       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; top_meteo_de0cv                             ;
; Top-level Entity Name           ; top_meteo_de0cv                             ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 489                                         ;
; Total pins                      ; 52                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 63                                          ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; top_meteo_de0cv    ; top_meteo_de0cv    ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                ;
+------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path         ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                    ; Library ;
+------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------+---------+
; ../misc/timescale.v                      ; yes             ; User Verilog HDL File        ; C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/timescale.v                      ;         ;
; ../rtl/i2c_master/shiftreg.v             ; yes             ; User Verilog HDL File        ; C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master/shiftreg.v             ;         ;
; ../rtl/i2c_master/i2c_master_top.v       ; yes             ; User Verilog HDL File        ; C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master/i2c_master_top.v       ;         ;
; ../rtl/i2c_master/i2c_master_regs.v      ; yes             ; User Verilog HDL File        ; C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master/i2c_master_regs.v      ;         ;
; ../rtl/i2c_master/i2c_master_defines.v   ; yes             ; User Verilog HDL File        ; C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master/i2c_master_defines.v   ;         ;
; ../rtl/i2c_master/i2c_master_byte_ctrl.v ; yes             ; User Verilog HDL File        ; C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master/i2c_master_byte_ctrl.v ;         ;
; ../rtl/i2c_master/i2c_master_bit_ctrl.v  ; yes             ; User Verilog HDL File        ; C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master/i2c_master_bit_ctrl.v  ;         ;
; ../rtl/i2c_master/i2c_bit_timer.v        ; yes             ; User Verilog HDL File        ; C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master/i2c_bit_timer.v        ;         ;
; ../rtl/top_meteo_de0cv.v                 ; yes             ; User Verilog HDL File        ; C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/top_meteo_de0cv.v                 ;         ;
; ../rtl/sync_reg.v                        ; yes             ; User Verilog HDL File        ; C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/sync_reg.v                        ;         ;
; ../rtl/gray_timer.v                      ; yes             ; User Verilog HDL File        ; C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/gray_timer.v                      ;         ;
; ../rtl/digital_por.v                     ; yes             ; User Verilog HDL File        ; C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/digital_por.v                     ;         ;
; ../rtl/bme280_reader.v                   ; yes             ; User Verilog HDL File        ; C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/bme280_reader.v                   ;         ;
; ../rtl/bme280_i2c_ctrl.v                 ; yes             ; User Verilog HDL File        ; C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/bme280_i2c_ctrl.v                 ;         ;
; ../rtl/bme280_defines.v                  ; yes             ; User Verilog HDL File        ; C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/bme280_defines.v                  ;         ;
; ../rtl/bme280_compensation.v             ; yes             ; User Verilog HDL File        ; C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/bme280_compensation.v             ;         ;
; ../rtl/bin2bcd.v                         ; yes             ; User Verilog HDL File        ; C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/bin2bcd.v                         ;         ;
; ../rtl/bcd2seg.v                         ; yes             ; User Verilog HDL File        ; C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/bcd2seg.v                         ;         ;
; ../ips/pll_cv.v                          ; yes             ; User Wizard-Generated File   ; C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/ips/pll_cv.v                          ; pll_cv  ;
; ../ips/pll_cv/pll_cv_0002.v              ; yes             ; User Verilog HDL File        ; C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/ips/pll_cv/pll_cv_0002.v              ; pll_cv  ;
; altera_pll.v                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v                             ;         ;
; lpm_mult.tdf                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf                             ;         ;
; aglobal201.inc                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                           ;         ;
; lpm_add_sub.inc                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                          ;         ;
; multcore.inc                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.inc                             ;         ;
; bypassff.inc                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                             ;         ;
; altshift.inc                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                             ;         ;
; db/mult_2l01.v                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/db/mult_2l01.v                    ;         ;
; lpm_divide.tdf                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf                           ;         ;
; abs_divider.inc                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc                          ;         ;
; sign_div_unsign.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc                      ;         ;
; db/lpm_divide_5ro.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/db/lpm_divide_5ro.tdf             ;         ;
; db/abs_divider_edg.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/db/abs_divider_edg.tdf            ;         ;
; db/alt_u_div_c3f.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/db/alt_u_div_c3f.tdf              ;         ;
; db/lpm_abs_9p9.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/db/lpm_abs_9p9.tdf                ;         ;
; multcore.tdf                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf                             ;         ;
; csa_add.inc                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/csa_add.inc                              ;         ;
; mpar_add.inc                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.inc                             ;         ;
; muleabz.inc                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/muleabz.inc                              ;         ;
; mul_lfrg.inc                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mul_lfrg.inc                             ;         ;
; mul_boothc.inc                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mul_boothc.inc                           ;         ;
; alt_ded_mult.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_ded_mult.inc                         ;         ;
; alt_ded_mult_y.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                       ;         ;
; dffpipe.inc                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffpipe.inc                              ;         ;
; mpar_add.tdf                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf                             ;         ;
; lpm_add_sub.tdf                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                          ;         ;
; addcore.inc                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/addcore.inc                              ;         ;
; look_add.inc                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/look_add.inc                             ;         ;
; alt_stratix_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                  ;         ;
; db/add_sub_32h.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/db/add_sub_32h.tdf                ;         ;
; db/add_sub_1dh.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/db/add_sub_1dh.tdf                ;         ;
; altshift.tdf                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.tdf                             ;         ;
; db/mult_vd01.v                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/db/mult_vd01.v                    ;         ;
; db/add_sub_fug.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/db/add_sub_fug.tdf                ;         ;
+------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                             ;
+---------------------------------------------+---------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                     ;
+---------------------------------------------+---------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 4264                                                                      ;
;                                             ;                                                                           ;
; Combinational ALUT usage for logic          ; 8086                                                                      ;
;     -- 7 input functions                    ; 6                                                                         ;
;     -- 6 input functions                    ; 390                                                                       ;
;     -- 5 input functions                    ; 1187                                                                      ;
;     -- 4 input functions                    ; 2337                                                                      ;
;     -- <=3 input functions                  ; 4166                                                                      ;
;                                             ;                                                                           ;
; Dedicated logic registers                   ; 489                                                                       ;
;                                             ;                                                                           ;
; I/O pins                                    ; 52                                                                        ;
;                                             ;                                                                           ;
; Total DSP Blocks                            ; 63                                                                        ;
;                                             ;                                                                           ;
; Total PLLs                                  ; 2                                                                         ;
;     -- PLLs                                 ; 2                                                                         ;
;                                             ;                                                                           ;
; Maximum fan-out node                        ; pll_cv:pll|pll_cv_0002:pll_cv_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 468                                                                       ;
; Total fan-out                               ; 33622                                                                     ;
; Average fan-out                             ; 3.84                                                                      ;
+---------------------------------------------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                        ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                      ; Entity Name          ; Library Name ;
+---------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |top_meteo_de0cv                                  ; 8086 (68)           ; 489 (0)                   ; 0                 ; 63         ; 52   ; 0            ; |top_meteo_de0cv                                                                                                                                                         ; top_meteo_de0cv      ; work         ;
;    |bcd2seg:i_h_bcd0|                             ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|bcd2seg:i_h_bcd0                                                                                                                                        ; bcd2seg              ; work         ;
;    |bcd2seg:i_h_bcd1|                             ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|bcd2seg:i_h_bcd1                                                                                                                                        ; bcd2seg              ; work         ;
;    |bcd2seg:i_h_bcd2|                             ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|bcd2seg:i_h_bcd2                                                                                                                                        ; bcd2seg              ; work         ;
;    |bcd2seg:i_h_bcd3|                             ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|bcd2seg:i_h_bcd3                                                                                                                                        ; bcd2seg              ; work         ;
;    |bcd2seg:i_h_bcd4|                             ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|bcd2seg:i_h_bcd4                                                                                                                                        ; bcd2seg              ; work         ;
;    |bcd2seg:i_p_bcd0|                             ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|bcd2seg:i_p_bcd0                                                                                                                                        ; bcd2seg              ; work         ;
;    |bcd2seg:i_p_bcd1|                             ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|bcd2seg:i_p_bcd1                                                                                                                                        ; bcd2seg              ; work         ;
;    |bcd2seg:i_p_bcd2|                             ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|bcd2seg:i_p_bcd2                                                                                                                                        ; bcd2seg              ; work         ;
;    |bcd2seg:i_p_bcd3|                             ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|bcd2seg:i_p_bcd3                                                                                                                                        ; bcd2seg              ; work         ;
;    |bcd2seg:i_p_bcd4|                             ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|bcd2seg:i_p_bcd4                                                                                                                                        ; bcd2seg              ; work         ;
;    |bcd2seg:i_p_bcd5|                             ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|bcd2seg:i_p_bcd5                                                                                                                                        ; bcd2seg              ; work         ;
;    |bcd2seg:i_t_bcd0|                             ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|bcd2seg:i_t_bcd0                                                                                                                                        ; bcd2seg              ; work         ;
;    |bcd2seg:i_t_bcd1|                             ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|bcd2seg:i_t_bcd1                                                                                                                                        ; bcd2seg              ; work         ;
;    |bcd2seg:i_t_bcd2|                             ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|bcd2seg:i_t_bcd2                                                                                                                                        ; bcd2seg              ; work         ;
;    |bcd2seg:i_t_bcd3|                             ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|bcd2seg:i_t_bcd3                                                                                                                                        ; bcd2seg              ; work         ;
;    |bcd2seg:i_t_bcd4|                             ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|bcd2seg:i_t_bcd4                                                                                                                                        ; bcd2seg              ; work         ;
;    |bcd2seg:i_t_bcd5|                             ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|bcd2seg:i_t_bcd5                                                                                                                                        ; bcd2seg              ; work         ;
;    |bin2bcd:i_h_bcd|                              ; 171 (171)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|bin2bcd:i_h_bcd                                                                                                                                         ; bin2bcd              ; work         ;
;    |bin2bcd:i_p_bcd|                              ; 246 (246)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|bin2bcd:i_p_bcd                                                                                                                                         ; bin2bcd              ; work         ;
;    |bin2bcd:i_t_bcd|                              ; 633 (633)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|bin2bcd:i_t_bcd                                                                                                                                         ; bin2bcd              ; work         ;
;    |bme280_compensation:i_comp|                   ; 6528 (1250)         ; 0 (0)                     ; 0                 ; 63         ; 0    ; 0            ; |top_meteo_de0cv|bme280_compensation:i_comp                                                                                                                              ; bme280_compensation  ; work         ;
;       |lpm_divide:Div0|                           ; 5164 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|bme280_compensation:i_comp|lpm_divide:Div0                                                                                                              ; lpm_divide           ; work         ;
;          |lpm_divide_5ro:auto_generated|          ; 5164 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|bme280_compensation:i_comp|lpm_divide:Div0|lpm_divide_5ro:auto_generated                                                                                ; lpm_divide_5ro       ; work         ;
;             |abs_divider_edg:divider|             ; 5164 (128)          ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|bme280_compensation:i_comp|lpm_divide:Div0|lpm_divide_5ro:auto_generated|abs_divider_edg:divider                                                        ; abs_divider_edg      ; work         ;
;                |alt_u_div_c3f:divider|            ; 4972 (4972)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|bme280_compensation:i_comp|lpm_divide:Div0|lpm_divide_5ro:auto_generated|abs_divider_edg:divider|alt_u_div_c3f:divider                                  ; alt_u_div_c3f        ; work         ;
;                |lpm_abs_9p9:my_abs_num|           ; 64 (64)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|bme280_compensation:i_comp|lpm_divide:Div0|lpm_divide_5ro:auto_generated|abs_divider_edg:divider|lpm_abs_9p9:my_abs_num                                 ; lpm_abs_9p9          ; work         ;
;       |lpm_mult:Mult3_rtl_2|                      ; 42 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|bme280_compensation:i_comp|lpm_mult:Mult3_rtl_2                                                                                                         ; lpm_mult             ; work         ;
;          |mult_vd01:auto_generated|               ; 42 (42)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|bme280_compensation:i_comp|lpm_mult:Mult3_rtl_2|mult_vd01:auto_generated                                                                                ; mult_vd01            ; work         ;
;       |lpm_mult:Mult3_rtl_3|                      ; 10 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|bme280_compensation:i_comp|lpm_mult:Mult3_rtl_3                                                                                                         ; lpm_mult             ; work         ;
;          |multcore:mult_core|                     ; 10 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|bme280_compensation:i_comp|lpm_mult:Mult3_rtl_3|multcore:mult_core                                                                                      ; multcore             ; work         ;
;             |lpm_add_sub:adder|                   ; 10 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|bme280_compensation:i_comp|lpm_mult:Mult3_rtl_3|multcore:mult_core|lpm_add_sub:adder                                                                    ; lpm_add_sub          ; work         ;
;                |add_sub_fug:auto_generated|       ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|bme280_compensation:i_comp|lpm_mult:Mult3_rtl_3|multcore:mult_core|lpm_add_sub:adder|add_sub_fug:auto_generated                                         ; add_sub_fug          ; work         ;
;       |lpm_mult:Mult7_rtl_0|                      ; 42 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|bme280_compensation:i_comp|lpm_mult:Mult7_rtl_0                                                                                                         ; lpm_mult             ; work         ;
;          |mult_2l01:auto_generated|               ; 42 (42)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|bme280_compensation:i_comp|lpm_mult:Mult7_rtl_0|mult_2l01:auto_generated                                                                                ; mult_2l01            ; work         ;
;       |lpm_mult:Mult8_rtl_1|                      ; 20 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|bme280_compensation:i_comp|lpm_mult:Mult8_rtl_1                                                                                                         ; lpm_mult             ; work         ;
;          |multcore:mult_core|                     ; 20 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|bme280_compensation:i_comp|lpm_mult:Mult8_rtl_1|multcore:mult_core                                                                                      ; multcore             ; work         ;
;             |mpar_add:padder|                     ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|bme280_compensation:i_comp|lpm_mult:Mult8_rtl_1|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add             ; work         ;
;                |lpm_add_sub:adder[0]|             ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|bme280_compensation:i_comp|lpm_mult:Mult8_rtl_1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub          ; work         ;
;                   |add_sub_32h:auto_generated|    ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|bme280_compensation:i_comp|lpm_mult:Mult8_rtl_1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_32h:auto_generated                      ; add_sub_32h          ; work         ;
;                |mpar_add:sub_par_add|             ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|bme280_compensation:i_comp|lpm_mult:Mult8_rtl_1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add             ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|bme280_compensation:i_comp|lpm_mult:Mult8_rtl_1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub          ; work         ;
;                      |add_sub_1dh:auto_generated| ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|bme280_compensation:i_comp|lpm_mult:Mult8_rtl_1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_1dh:auto_generated ; add_sub_1dh          ; work         ;
;    |bme280_i2c_ctrl:bme280_i2c_ctrl|              ; 55 (55)             ; 36 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|bme280_i2c_ctrl:bme280_i2c_ctrl                                                                                                                         ; bme280_i2c_ctrl      ; work         ;
;    |bme280_reader:i_reader|                       ; 138 (138)           ; 324 (324)                 ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|bme280_reader:i_reader                                                                                                                                  ; bme280_reader        ; work         ;
;    |digital_por:por_100MHz|                       ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|digital_por:por_100MHz                                                                                                                                  ; digital_por          ; work         ;
;    |digital_por:por_1MHz|                         ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|digital_por:por_1MHz                                                                                                                                    ; digital_por          ; work         ;
;    |gray_timer:gtimer|                            ; 42 (42)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|gray_timer:gtimer                                                                                                                                       ; gray_timer           ; work         ;
;    |i2c_master_top:i2c_master|                    ; 103 (0)             ; 102 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|i2c_master_top:i2c_master                                                                                                                               ; i2c_master_top       ; work         ;
;       |i2c_bit_timer:i_timer|                     ; 12 (12)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|i2c_master_top:i2c_master|i2c_bit_timer:i_timer                                                                                                         ; i2c_bit_timer        ; work         ;
;       |i2c_master_bit_ctrl:i_bit|                 ; 27 (27)             ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|i2c_master_top:i2c_master|i2c_master_bit_ctrl:i_bit                                                                                                     ; i2c_master_bit_ctrl  ; work         ;
;       |i2c_master_byte_ctrl:i_byte|               ; 31 (31)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|i2c_master_top:i2c_master|i2c_master_byte_ctrl:i_byte                                                                                                   ; i2c_master_byte_ctrl ; work         ;
;       |i2c_master_regs:i_regs|                    ; 32 (32)             ; 36 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|i2c_master_top:i2c_master|i2c_master_regs:i_regs                                                                                                        ; i2c_master_regs      ; work         ;
;       |shiftreg:i_sr|                             ; 1 (1)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|i2c_master_top:i2c_master|shiftreg:i_sr                                                                                                                 ; shiftreg             ; work         ;
;    |pll_cv:pll|                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|pll_cv:pll                                                                                                                                              ; pll_cv               ; pll_cv       ;
;       |pll_cv_0002:pll_cv_inst|                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|pll_cv:pll|pll_cv_0002:pll_cv_inst                                                                                                                      ; pll_cv_0002          ; pll_cv       ;
;          |altera_pll:altera_pll_i|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|pll_cv:pll|pll_cv_0002:pll_cv_inst|altera_pll:altera_pll_i                                                                                              ; altera_pll           ; work         ;
;    |sync_reg:sync|                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_meteo_de0cv|sync_reg:sync                                                                                                                                           ; sync_reg             ; work         ;
+---------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary           ;
+------------------------------------------+-------------+
; Statistic                                ; Number Used ;
+------------------------------------------+-------------+
; Two Independent 18x18                    ; 12          ;
; Sum of two 18x18                         ; 11          ;
; Independent 27x27                        ; 40          ;
; Total number of DSP blocks               ; 63          ;
;                                          ;             ;
; Fixed Point Unsigned Multiplier          ; 57          ;
; Fixed Point Mixed Sign Multiplier        ; 17          ;
; Fixed Point Dedicated Output Adder Chain ; 2           ;
+------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                         ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance             ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-----------------+
; Altera ; altera_pll   ; 20.1    ; N/A          ; N/A          ; |top_meteo_de0cv|pll_cv:pll ; ../ips/pll_cv.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_meteo_de0cv|bme280_reader:i_reader|last                                                                                                                               ;
+---------------+------------+--------------+---------------+-------------+---------------+-------------+---------------+---------------+------------+------------+--------------+-----------+
; Name          ; last.ERROR ; last.MEASURE ; last.GET_DATA ; last.STATUS ; last.WAIT_END ; last.WR_CFG ; last.RD_CAL26 ; last.RD_CAL00 ; last.RD_ID ; last.RESET ; last.WAIT_1S ; last.IDLE ;
+---------------+------------+--------------+---------------+-------------+---------------+-------------+---------------+---------------+------------+------------+--------------+-----------+
; last.IDLE     ; 0          ; 0            ; 0             ; 0           ; 0             ; 0           ; 0             ; 0             ; 0          ; 0          ; 0            ; 0         ;
; last.WAIT_1S  ; 0          ; 0            ; 0             ; 0           ; 0             ; 0           ; 0             ; 0             ; 0          ; 0          ; 1            ; 1         ;
; last.RESET    ; 0          ; 0            ; 0             ; 0           ; 0             ; 0           ; 0             ; 0             ; 0          ; 1          ; 0            ; 1         ;
; last.RD_ID    ; 0          ; 0            ; 0             ; 0           ; 0             ; 0           ; 0             ; 0             ; 1          ; 0          ; 0            ; 1         ;
; last.RD_CAL00 ; 0          ; 0            ; 0             ; 0           ; 0             ; 0           ; 0             ; 1             ; 0          ; 0          ; 0            ; 1         ;
; last.RD_CAL26 ; 0          ; 0            ; 0             ; 0           ; 0             ; 0           ; 1             ; 0             ; 0          ; 0          ; 0            ; 1         ;
; last.WR_CFG   ; 0          ; 0            ; 0             ; 0           ; 0             ; 1           ; 0             ; 0             ; 0          ; 0          ; 0            ; 1         ;
; last.WAIT_END ; 0          ; 0            ; 0             ; 0           ; 1             ; 0           ; 0             ; 0             ; 0          ; 0          ; 0            ; 1         ;
; last.STATUS   ; 0          ; 0            ; 0             ; 1           ; 0             ; 0           ; 0             ; 0             ; 0          ; 0          ; 0            ; 1         ;
; last.GET_DATA ; 0          ; 0            ; 1             ; 0           ; 0             ; 0           ; 0             ; 0             ; 0          ; 0          ; 0            ; 1         ;
; last.MEASURE  ; 0          ; 1            ; 0             ; 0           ; 0             ; 0           ; 0             ; 0             ; 0          ; 0          ; 0            ; 1         ;
; last.ERROR    ; 1          ; 0            ; 0             ; 0           ; 0             ; 0           ; 0             ; 0             ; 0          ; 0          ; 0            ; 1         ;
+---------------+------------+--------------+---------------+-------------+---------------+-------------+---------------+---------------+------------+------------+--------------+-----------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_meteo_de0cv|bme280_reader:i_reader|state                                                                                                                                           ;
+----------------+-------------+---------------+----------------+--------------+----------------+--------------+----------------+----------------+-------------+-------------+---------------+------------+
; Name           ; state.ERROR ; state.MEASURE ; state.GET_DATA ; state.STATUS ; state.WAIT_END ; state.WR_CFG ; state.RD_CAL26 ; state.RD_CAL00 ; state.RD_ID ; state.RESET ; state.WAIT_1S ; state.IDLE ;
+----------------+-------------+---------------+----------------+--------------+----------------+--------------+----------------+----------------+-------------+-------------+---------------+------------+
; state.IDLE     ; 0           ; 0             ; 0              ; 0            ; 0              ; 0            ; 0              ; 0              ; 0           ; 0           ; 0             ; 0          ;
; state.WAIT_1S  ; 0           ; 0             ; 0              ; 0            ; 0              ; 0            ; 0              ; 0              ; 0           ; 0           ; 1             ; 1          ;
; state.RESET    ; 0           ; 0             ; 0              ; 0            ; 0              ; 0            ; 0              ; 0              ; 0           ; 1           ; 0             ; 1          ;
; state.RD_ID    ; 0           ; 0             ; 0              ; 0            ; 0              ; 0            ; 0              ; 0              ; 1           ; 0           ; 0             ; 1          ;
; state.RD_CAL00 ; 0           ; 0             ; 0              ; 0            ; 0              ; 0            ; 0              ; 1              ; 0           ; 0           ; 0             ; 1          ;
; state.RD_CAL26 ; 0           ; 0             ; 0              ; 0            ; 0              ; 0            ; 1              ; 0              ; 0           ; 0           ; 0             ; 1          ;
; state.WR_CFG   ; 0           ; 0             ; 0              ; 0            ; 0              ; 1            ; 0              ; 0              ; 0           ; 0           ; 0             ; 1          ;
; state.WAIT_END ; 0           ; 0             ; 0              ; 0            ; 1              ; 0            ; 0              ; 0              ; 0           ; 0           ; 0             ; 1          ;
; state.STATUS   ; 0           ; 0             ; 0              ; 1            ; 0              ; 0            ; 0              ; 0              ; 0           ; 0           ; 0             ; 1          ;
; state.GET_DATA ; 0           ; 0             ; 1              ; 0            ; 0              ; 0            ; 0              ; 0              ; 0           ; 0           ; 0             ; 1          ;
; state.MEASURE  ; 0           ; 1             ; 0              ; 0            ; 0              ; 0            ; 0              ; 0              ; 0           ; 0           ; 0             ; 1          ;
; state.ERROR    ; 1           ; 0             ; 0              ; 0            ; 0              ; 0            ; 0              ; 0              ; 0           ; 0           ; 0             ; 1          ;
+----------------+-------------+---------------+----------------+--------------+----------------+--------------+----------------+----------------+-------------+-------------+---------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_meteo_de0cv|bme280_i2c_ctrl:bme280_i2c_ctrl|state                                                                                                                             ;
+-----------------+----------------+---------------+----------------+---------------+----------------+---------------+-----------------+----------------+------------+--------------+----------------+
; Name            ; state.GET_DATA ; state.RD_DATA ; state.RD_SADDR ; state.WR_DATA ; state.WR_RADDR ; state.SET_TXR ; state.CHECK_TIP ; state.WR_SADDR ; state.IDLE ; state.EN_I2C ; state.SET_PRER ;
+-----------------+----------------+---------------+----------------+---------------+----------------+---------------+-----------------+----------------+------------+--------------+----------------+
; state.SET_PRER  ; 0              ; 0             ; 0              ; 0             ; 0              ; 0             ; 0               ; 0              ; 0          ; 0            ; 0              ;
; state.EN_I2C    ; 0              ; 0             ; 0              ; 0             ; 0              ; 0             ; 0               ; 0              ; 0          ; 1            ; 1              ;
; state.IDLE      ; 0              ; 0             ; 0              ; 0             ; 0              ; 0             ; 0               ; 0              ; 1          ; 0            ; 1              ;
; state.WR_SADDR  ; 0              ; 0             ; 0              ; 0             ; 0              ; 0             ; 0               ; 1              ; 0          ; 0            ; 1              ;
; state.CHECK_TIP ; 0              ; 0             ; 0              ; 0             ; 0              ; 0             ; 1               ; 0              ; 0          ; 0            ; 1              ;
; state.SET_TXR   ; 0              ; 0             ; 0              ; 0             ; 0              ; 1             ; 0               ; 0              ; 0          ; 0            ; 1              ;
; state.WR_RADDR  ; 0              ; 0             ; 0              ; 0             ; 1              ; 0             ; 0               ; 0              ; 0          ; 0            ; 1              ;
; state.WR_DATA   ; 0              ; 0             ; 0              ; 1             ; 0              ; 0             ; 0               ; 0              ; 0          ; 0            ; 1              ;
; state.RD_SADDR  ; 0              ; 0             ; 1              ; 0             ; 0              ; 0             ; 0               ; 0              ; 0          ; 0            ; 1              ;
; state.RD_DATA   ; 0              ; 1             ; 0              ; 0             ; 0              ; 0             ; 0               ; 0              ; 0          ; 0            ; 1              ;
; state.GET_DATA  ; 1              ; 0             ; 0              ; 0             ; 0              ; 0             ; 0               ; 0              ; 0          ; 0            ; 1              ;
+-----------------+----------------+---------------+----------------+---------------+----------------+---------------+-----------------+----------------+------------+--------------+----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_meteo_de0cv|i2c_master_top:i2c_master|i2c_master_bit_ctrl:i_bit|state                                                                                                                                            ;
+---------------+------------+------------+------------+------------+------------+------------+--------------+--------------+--------------+---------------+---------------+---------------+---------------+---------------+------------+
; Name          ; state.WR_D ; state.WR_C ; state.WR_B ; state.RD_D ; state.RD_C ; state.RD_B ; state.STOP_D ; state.STOP_C ; state.STOP_B ; state.START_F ; state.START_E ; state.START_D ; state.START_C ; state.START_B ; state.IDLE ;
+---------------+------------+------------+------------+------------+------------+------------+--------------+--------------+--------------+---------------+---------------+---------------+---------------+---------------+------------+
; state.IDLE    ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0          ;
; state.START_B ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0             ; 0             ; 0             ; 0             ; 1             ; 1          ;
; state.START_C ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0             ; 0             ; 0             ; 1             ; 0             ; 1          ;
; state.START_D ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0             ; 0             ; 1             ; 0             ; 0             ; 1          ;
; state.START_E ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0             ; 1             ; 0             ; 0             ; 0             ; 1          ;
; state.START_F ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 1             ; 0             ; 0             ; 0             ; 0             ; 1          ;
; state.STOP_B  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 1            ; 0             ; 0             ; 0             ; 0             ; 0             ; 1          ;
; state.STOP_C  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 1            ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 1          ;
; state.STOP_D  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1            ; 0            ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 1          ;
; state.RD_B    ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0            ; 0            ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 1          ;
; state.RD_C    ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0            ; 0            ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 1          ;
; state.RD_D    ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 1          ;
; state.WR_B    ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 1          ;
; state.WR_C    ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 1          ;
; state.WR_D    ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 1          ;
+---------------+------------+------------+------------+------------+------------+------------+--------------+--------------+--------------+---------------+---------------+---------------+---------------+---------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------+
; State Machine - |top_meteo_de0cv|i2c_master_top:i2c_master|i2c_master_byte_ctrl:i_byte|state                    ;
+----------------+---------------+--------------+----------------+---------------+----------------+---------------+
; Name           ; state.ST_STOP ; state.ST_ACK ; state.ST_WRITE ; state.ST_READ ; state.ST_START ; state.ST_IDLE ;
+----------------+---------------+--------------+----------------+---------------+----------------+---------------+
; state.ST_IDLE  ; 0             ; 0            ; 0              ; 0             ; 0              ; 0             ;
; state.ST_START ; 0             ; 0            ; 0              ; 0             ; 1              ; 1             ;
; state.ST_READ  ; 0             ; 0            ; 0              ; 1             ; 0              ; 1             ;
; state.ST_WRITE ; 0             ; 0            ; 1              ; 0             ; 0              ; 1             ;
; state.ST_ACK   ; 0             ; 1            ; 0              ; 0             ; 0              ; 1             ;
; state.ST_STOP  ; 1             ; 0            ; 0              ; 0             ; 0              ; 1             ;
+----------------+---------------+--------------+----------------+---------------+----------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                         ;
+---------------------------------------------------------------+------------------------------------------------------------+
; Register name                                                 ; Reason for Removal                                         ;
+---------------------------------------------------------------+------------------------------------------------------------+
; bme280_reader:i_reader|DigH5[12..15]                          ; Merged with bme280_reader:i_reader|DigH5[11]               ;
; bme280_reader:i_reader|I2CC_txd[4,7]                          ; Merged with bme280_reader:i_reader|I2CC_txd[1]             ;
; bme280_reader:i_reader|I2CC_txd[6]                            ; Merged with bme280_reader:i_reader|I2CC_txd[3]             ;
; bme280_reader:i_reader|I2CC_txd[3]                            ; Stuck at GND due to stuck port data_in                     ;
; bme280_reader:i_reader|last~7                                 ; Lost fanout                                                ;
; bme280_reader:i_reader|last~8                                 ; Lost fanout                                                ;
; bme280_reader:i_reader|last~9                                 ; Lost fanout                                                ;
; bme280_reader:i_reader|last~10                                ; Lost fanout                                                ;
; bme280_reader:i_reader|state~4                                ; Lost fanout                                                ;
; bme280_reader:i_reader|state~5                                ; Lost fanout                                                ;
; bme280_reader:i_reader|state~6                                ; Lost fanout                                                ;
; bme280_reader:i_reader|state~7                                ; Lost fanout                                                ;
; bme280_i2c_ctrl:bme280_i2c_ctrl|state~4                       ; Lost fanout                                                ;
; bme280_i2c_ctrl:bme280_i2c_ctrl|state~5                       ; Lost fanout                                                ;
; bme280_i2c_ctrl:bme280_i2c_ctrl|state~6                       ; Lost fanout                                                ;
; bme280_i2c_ctrl:bme280_i2c_ctrl|state~7                       ; Lost fanout                                                ;
; i2c_master_top:i2c_master|i2c_master_bit_ctrl:i_bit|state~4   ; Lost fanout                                                ;
; i2c_master_top:i2c_master|i2c_master_bit_ctrl:i_bit|state~5   ; Lost fanout                                                ;
; i2c_master_top:i2c_master|i2c_master_bit_ctrl:i_bit|state~6   ; Lost fanout                                                ;
; i2c_master_top:i2c_master|i2c_master_bit_ctrl:i_bit|state~7   ; Lost fanout                                                ;
; i2c_master_top:i2c_master|i2c_master_byte_ctrl:i_byte|state~4 ; Lost fanout                                                ;
; i2c_master_top:i2c_master|i2c_master_byte_ctrl:i_byte|state~5 ; Lost fanout                                                ;
; i2c_master_top:i2c_master|i2c_master_byte_ctrl:i_byte|state~6 ; Lost fanout                                                ;
; bme280_reader:i_reader|last.WAIT_1S                           ; Merged with bme280_reader:i_reader|last.ERROR              ;
; bme280_reader:i_reader|last.WAIT_END                          ; Merged with bme280_reader:i_reader|last.ERROR              ;
; bme280_reader:i_reader|state.IDLE                             ; Merged with bme280_i2c_ctrl:bme280_i2c_ctrl|state.SET_PRER ;
; bme280_reader:i_reader|last.ERROR                             ; Stuck at GND due to stuck port data_in                     ;
; Total Number of Removed Registers = 31                        ;                                                            ;
+---------------------------------------------------------------+------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 489   ;
; Number of registers using Synchronous Clear  ; 1     ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 489   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 363   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------+
; Inverted Register Statistics                                           ;
+--------------------------------------------------------------+---------+
; Inverted Register                                            ; Fan out ;
+--------------------------------------------------------------+---------+
; i2c_master_top:i2c_master|i2c_master_bit_ctrl:i_bit|Scl_oen  ; 5       ;
; i2c_master_top:i2c_master|i2c_master_bit_ctrl:i_bit|Sda_oen  ; 4       ;
; bme280_i2c_ctrl:bme280_i2c_ctrl|last[1]                      ; 19      ;
; bme280_reader:i_reader|I2CC_rdwr                             ; 19      ;
; i2c_master_top:i2c_master|i2c_master_bit_ctrl:i_bit|Rxd      ; 3       ;
; i2c_master_top:i2c_master|i2c_master_bit_ctrl:i_bit|sSDA     ; 5       ;
; i2c_master_top:i2c_master|i2c_master_bit_ctrl:i_bit|sSCL     ; 7       ;
; i2c_master_top:i2c_master|i2c_master_bit_ctrl:i_bit|dSCL     ; 3       ;
; i2c_master_top:i2c_master|i2c_master_bit_ctrl:i_bit|dSDA     ; 2       ;
; i2c_master_top:i2c_master|i2c_master_bit_ctrl:i_bit|dScl_oen ; 1       ;
; Total number of inverted registers = 10                      ;         ;
+--------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top_meteo_de0cv|i2c_master_top:i2c_master|i2c_master_bit_ctrl:i_bit|Ack       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_meteo_de0cv|i2c_master_top:i2c_master|i2c_master_regs:i_regs|cr[7]        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_meteo_de0cv|i2c_master_top:i2c_master|i2c_master_byte_ctrl:i_byte|dcnt[2] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_meteo_de0cv|i2c_master_top:i2c_master|shiftreg:i_sr|register[5]           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_meteo_de0cv|i2c_master_top:i2c_master|i2c_master_regs:i_regs|cr[0]        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_meteo_de0cv|i2c_master_top:i2c_master|i2c_bit_timer:i_timer|counter[4]    ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; Yes        ; |top_meteo_de0cv|bme280_i2c_ctrl:bme280_i2c_ctrl|I2C_rxd[3]                    ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |top_meteo_de0cv|bme280_i2c_ctrl:bme280_i2c_ctrl|I2C_rxd[7]                    ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |top_meteo_de0cv|bme280_reader:i_reader|I2CC_txd[5]                            ;
; 12:1               ; 5 bits    ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |top_meteo_de0cv|bme280_reader:i_reader|byteCnt[4]                             ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; Yes        ; |top_meteo_de0cv|bme280_reader:i_reader|I2CC_addr[6]                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_meteo_de0cv|bme280_reader:i_reader|next.STATUS                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_meteo_de0cv|bme280_reader:i_reader|next.RD_CAL26                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_meteo_de0cv|bme280_i2c_ctrl:bme280_i2c_ctrl|Selector9                     ;
; 8:1                ; 42 bits   ; 210 LEs       ; 84 LEs               ; 126 LEs                ; No         ; |top_meteo_de0cv|Mux2                                                          ;
; 128:1              ; 3 bits    ; 255 LEs       ; 60 LEs               ; 195 LEs                ; No         ; |top_meteo_de0cv|bme280_i2c_ctrl:bme280_i2c_ctrl|Selector5                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cv:pll|pll_cv_0002:pll_cv_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------+
; Parameter Name                       ; Value                  ; Type                                    ;
+--------------------------------------+------------------------+-----------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                  ;
; fractional_vco_multiplier            ; false                  ; String                                  ;
; pll_type                             ; General                ; String                                  ;
; pll_subtype                          ; General                ; String                                  ;
; number_of_clocks                     ; 2                      ; Signed Integer                          ;
; operation_mode                       ; direct                 ; String                                  ;
; deserialization_factor               ; 4                      ; Signed Integer                          ;
; data_rate                            ; 0                      ; Signed Integer                          ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                          ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                                  ;
; phase_shift0                         ; 0 ps                   ; String                                  ;
; duty_cycle0                          ; 50                     ; Signed Integer                          ;
; output_clock_frequency1              ; 1.000000 MHz           ; String                                  ;
; phase_shift1                         ; 0 ps                   ; String                                  ;
; duty_cycle1                          ; 50                     ; Signed Integer                          ;
; output_clock_frequency2              ; 0 MHz                  ; String                                  ;
; phase_shift2                         ; 0 ps                   ; String                                  ;
; duty_cycle2                          ; 50                     ; Signed Integer                          ;
; output_clock_frequency3              ; 0 MHz                  ; String                                  ;
; phase_shift3                         ; 0 ps                   ; String                                  ;
; duty_cycle3                          ; 50                     ; Signed Integer                          ;
; output_clock_frequency4              ; 0 MHz                  ; String                                  ;
; phase_shift4                         ; 0 ps                   ; String                                  ;
; duty_cycle4                          ; 50                     ; Signed Integer                          ;
; output_clock_frequency5              ; 0 MHz                  ; String                                  ;
; phase_shift5                         ; 0 ps                   ; String                                  ;
; duty_cycle5                          ; 50                     ; Signed Integer                          ;
; output_clock_frequency6              ; 0 MHz                  ; String                                  ;
; phase_shift6                         ; 0 ps                   ; String                                  ;
; duty_cycle6                          ; 50                     ; Signed Integer                          ;
; output_clock_frequency7              ; 0 MHz                  ; String                                  ;
; phase_shift7                         ; 0 ps                   ; String                                  ;
; duty_cycle7                          ; 50                     ; Signed Integer                          ;
; output_clock_frequency8              ; 0 MHz                  ; String                                  ;
; phase_shift8                         ; 0 ps                   ; String                                  ;
; duty_cycle8                          ; 50                     ; Signed Integer                          ;
; output_clock_frequency9              ; 0 MHz                  ; String                                  ;
; phase_shift9                         ; 0 ps                   ; String                                  ;
; duty_cycle9                          ; 50                     ; Signed Integer                          ;
; output_clock_frequency10             ; 0 MHz                  ; String                                  ;
; phase_shift10                        ; 0 ps                   ; String                                  ;
; duty_cycle10                         ; 50                     ; Signed Integer                          ;
; output_clock_frequency11             ; 0 MHz                  ; String                                  ;
; phase_shift11                        ; 0 ps                   ; String                                  ;
; duty_cycle11                         ; 50                     ; Signed Integer                          ;
; output_clock_frequency12             ; 0 MHz                  ; String                                  ;
; phase_shift12                        ; 0 ps                   ; String                                  ;
; duty_cycle12                         ; 50                     ; Signed Integer                          ;
; output_clock_frequency13             ; 0 MHz                  ; String                                  ;
; phase_shift13                        ; 0 ps                   ; String                                  ;
; duty_cycle13                         ; 50                     ; Signed Integer                          ;
; output_clock_frequency14             ; 0 MHz                  ; String                                  ;
; phase_shift14                        ; 0 ps                   ; String                                  ;
; duty_cycle14                         ; 50                     ; Signed Integer                          ;
; output_clock_frequency15             ; 0 MHz                  ; String                                  ;
; phase_shift15                        ; 0 ps                   ; String                                  ;
; duty_cycle15                         ; 50                     ; Signed Integer                          ;
; output_clock_frequency16             ; 0 MHz                  ; String                                  ;
; phase_shift16                        ; 0 ps                   ; String                                  ;
; duty_cycle16                         ; 50                     ; Signed Integer                          ;
; output_clock_frequency17             ; 0 MHz                  ; String                                  ;
; phase_shift17                        ; 0 ps                   ; String                                  ;
; duty_cycle17                         ; 50                     ; Signed Integer                          ;
; clock_name_0                         ;                        ; String                                  ;
; clock_name_1                         ;                        ; String                                  ;
; clock_name_2                         ;                        ; String                                  ;
; clock_name_3                         ;                        ; String                                  ;
; clock_name_4                         ;                        ; String                                  ;
; clock_name_5                         ;                        ; String                                  ;
; clock_name_6                         ;                        ; String                                  ;
; clock_name_7                         ;                        ; String                                  ;
; clock_name_8                         ;                        ; String                                  ;
; clock_name_global_0                  ; false                  ; String                                  ;
; clock_name_global_1                  ; false                  ; String                                  ;
; clock_name_global_2                  ; false                  ; String                                  ;
; clock_name_global_3                  ; false                  ; String                                  ;
; clock_name_global_4                  ; false                  ; String                                  ;
; clock_name_global_5                  ; false                  ; String                                  ;
; clock_name_global_6                  ; false                  ; String                                  ;
; clock_name_global_7                  ; false                  ; String                                  ;
; clock_name_global_8                  ; false                  ; String                                  ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                          ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                          ;
; m_cnt_bypass_en                      ; false                  ; String                                  ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                  ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                          ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                          ;
; n_cnt_bypass_en                      ; false                  ; String                                  ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                  ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en0                     ; false                  ; String                                  ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                  ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en1                     ; false                  ; String                                  ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                  ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en2                     ; false                  ; String                                  ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                  ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en3                     ; false                  ; String                                  ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                  ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en4                     ; false                  ; String                                  ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                  ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en5                     ; false                  ; String                                  ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                  ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en6                     ; false                  ; String                                  ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                  ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en7                     ; false                  ; String                                  ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                  ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en8                     ; false                  ; String                                  ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                  ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en9                     ; false                  ; String                                  ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                  ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en10                    ; false                  ; String                                  ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                  ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en11                    ; false                  ; String                                  ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                  ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en12                    ; false                  ; String                                  ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                  ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en13                    ; false                  ; String                                  ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                  ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en14                    ; false                  ; String                                  ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                  ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en15                    ; false                  ; String                                  ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                  ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en16                    ; false                  ; String                                  ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                  ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                          ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                          ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                          ;
; c_cnt_bypass_en17                    ; false                  ; String                                  ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                  ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                  ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                          ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                          ;
; pll_vco_div                          ; 1                      ; Signed Integer                          ;
; pll_slf_rst                          ; false                  ; String                                  ;
; pll_bw_sel                           ; low                    ; String                                  ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                  ;
; pll_cp_current                       ; 0                      ; Signed Integer                          ;
; pll_bwctrl                           ; 0                      ; Signed Integer                          ;
; pll_fractional_division              ; 1                      ; Signed Integer                          ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                          ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                  ;
; mimic_fbclk_type                     ; gclk                   ; String                                  ;
; pll_fbclk_mux_1                      ; glb                    ; String                                  ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                  ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                  ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                          ;
; refclk1_frequency                    ; 0 MHz                  ; String                                  ;
; pll_clkin_0_src                      ; clk_0                  ; String                                  ;
; pll_clkin_1_src                      ; clk_0                  ; String                                  ;
; pll_clk_loss_sw_en                   ; false                  ; String                                  ;
; pll_auto_clk_sw_en                   ; false                  ; String                                  ;
; pll_manu_clk_sw_en                   ; false                  ; String                                  ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                          ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                  ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                  ;
+--------------------------------------+------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master_top:i2c_master ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; DWIDTH         ; 8     ; Signed Integer                                ;
; AWIDTH         ; 3     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master_top:i2c_master|i2c_master_regs:i_regs ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; DWIDTH         ; 8     ; Signed Integer                                                       ;
; AWIDTH         ; 3     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master_top:i2c_master|shiftreg:i_sr ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; SIZE           ; 8     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master_top:i2c_master|i2c_bit_timer:i_timer ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; SIZE           ; 8     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bme280_i2c_ctrl:bme280_i2c_ctrl ;
+----------------+---------+---------------------------------------------------+
; Parameter Name ; Value   ; Type                                              ;
+----------------+---------+---------------------------------------------------+
; DWIDTH         ; 8       ; Signed Integer                                    ;
; AWIDTH         ; 3       ; Signed Integer                                    ;
; SLADDR         ; 1110110 ; Unsigned Binary                                   ;
+----------------+---------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sync_reg:sync ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; NSTAGES        ; 2     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gray_timer:gtimer ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; SIZE           ; 20    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bme280_reader:i_reader ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; DWIDTH         ; 8     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bin2bcd:i_t_bcd ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; W              ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bin2bcd:i_p_bcd ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; W              ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bin2bcd:i_h_bcd ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; W              ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bme280_compensation:i_comp|lpm_mult:Mult7_rtl_0 ;
+------------------------------------------------+-----------+-------------------------------------+
; Parameter Name                                 ; Value     ; Type                                ;
+------------------------------------------------+-----------+-------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                      ;
; LPM_WIDTHA                                     ; 10        ; Untyped                             ;
; LPM_WIDTHB                                     ; 10        ; Untyped                             ;
; LPM_WIDTHP                                     ; 20        ; Untyped                             ;
; LPM_WIDTHR                                     ; 20        ; Untyped                             ;
; LPM_WIDTHS                                     ; 1         ; Untyped                             ;
; LPM_REPRESENTATION                             ; UNSIGNED  ; Untyped                             ;
; LPM_PIPELINE                                   ; 0         ; Untyped                             ;
; LATENCY                                        ; 0         ; Untyped                             ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                             ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                             ;
; USE_EAB                                        ; OFF       ; Untyped                             ;
; MAXIMIZE_SPEED                                 ; 6         ; Untyped                             ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                             ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; NO        ; Untyped                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                             ;
; CBXI_PARAMETER                                 ; mult_2l01 ; Untyped                             ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                             ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                             ;
+------------------------------------------------+-----------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bme280_compensation:i_comp|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 64             ; Untyped                                           ;
; LPM_WIDTHD             ; 64             ; Untyped                                           ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                           ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_5ro ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bme280_compensation:i_comp|lpm_mult:Mult8_rtl_1 ;
+------------------------------------------------+-----------+-------------------------------------+
; Parameter Name                                 ; Value     ; Type                                ;
+------------------------------------------------+-----------+-------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                      ;
; LPM_WIDTHA                                     ; 10        ; Untyped                             ;
; LPM_WIDTHB                                     ; 7         ; Untyped                             ;
; LPM_WIDTHP                                     ; 17        ; Untyped                             ;
; LPM_WIDTHR                                     ; 17        ; Untyped                             ;
; LPM_WIDTHS                                     ; 1         ; Untyped                             ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                             ;
; LPM_PIPELINE                                   ; 0         ; Untyped                             ;
; LATENCY                                        ; 0         ; Untyped                             ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                             ;
; INPUT_B_IS_CONSTANT                            ; YES       ; Untyped                             ;
; USE_EAB                                        ; OFF       ; Untyped                             ;
; MAXIMIZE_SPEED                                 ; 6         ; Untyped                             ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                             ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; NO        ; Untyped                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                             ;
; CBXI_PARAMETER                                 ; NOTHING   ; Untyped                             ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                             ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                             ;
+------------------------------------------------+-----------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bme280_compensation:i_comp|lpm_mult:Mult3_rtl_2 ;
+------------------------------------------------+-----------+-------------------------------------+
; Parameter Name                                 ; Value     ; Type                                ;
+------------------------------------------------+-----------+-------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                      ;
; LPM_WIDTHA                                     ; 10        ; Untyped                             ;
; LPM_WIDTHB                                     ; 10        ; Untyped                             ;
; LPM_WIDTHP                                     ; 20        ; Untyped                             ;
; LPM_WIDTHR                                     ; 20        ; Untyped                             ;
; LPM_WIDTHS                                     ; 1         ; Untyped                             ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                             ;
; LPM_PIPELINE                                   ; 0         ; Untyped                             ;
; LATENCY                                        ; 0         ; Untyped                             ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                             ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                             ;
; USE_EAB                                        ; OFF       ; Untyped                             ;
; MAXIMIZE_SPEED                                 ; 6         ; Untyped                             ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                             ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; NO        ; Untyped                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                             ;
; CBXI_PARAMETER                                 ; mult_vd01 ; Untyped                             ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                             ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                             ;
+------------------------------------------------+-----------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bme280_compensation:i_comp|lpm_mult:Mult3_rtl_3 ;
+------------------------------------------------+-----------+-------------------------------------+
; Parameter Name                                 ; Value     ; Type                                ;
+------------------------------------------------+-----------+-------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                      ;
; LPM_WIDTHA                                     ; 10        ; Untyped                             ;
; LPM_WIDTHB                                     ; 1         ; Untyped                             ;
; LPM_WIDTHP                                     ; 11        ; Untyped                             ;
; LPM_WIDTHR                                     ; 11        ; Untyped                             ;
; LPM_WIDTHS                                     ; 1         ; Untyped                             ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                             ;
; LPM_PIPELINE                                   ; 0         ; Untyped                             ;
; LATENCY                                        ; 0         ; Untyped                             ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                             ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                             ;
; USE_EAB                                        ; OFF       ; Untyped                             ;
; MAXIMIZE_SPEED                                 ; 6         ; Untyped                             ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                             ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; NO        ; Untyped                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                             ;
; CBXI_PARAMETER                                 ; NOTHING   ; Untyped                             ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                             ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                             ;
+------------------------------------------------+-----------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                          ;
+---------------------------------------+-------------------------------------------------+
; Name                                  ; Value                                           ;
+---------------------------------------+-------------------------------------------------+
; Number of entity instances            ; 4                                               ;
; Entity Instance                       ; bme280_compensation:i_comp|lpm_mult:Mult7_rtl_0 ;
;     -- LPM_WIDTHA                     ; 10                                              ;
;     -- LPM_WIDTHB                     ; 10                                              ;
;     -- LPM_WIDTHP                     ; 20                                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                              ;
;     -- USE_EAB                        ; OFF                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; NO                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                              ;
; Entity Instance                       ; bme280_compensation:i_comp|lpm_mult:Mult8_rtl_1 ;
;     -- LPM_WIDTHA                     ; 10                                              ;
;     -- LPM_WIDTHB                     ; 7                                               ;
;     -- LPM_WIDTHP                     ; 17                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                             ;
;     -- USE_EAB                        ; OFF                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; NO                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                              ;
; Entity Instance                       ; bme280_compensation:i_comp|lpm_mult:Mult3_rtl_2 ;
;     -- LPM_WIDTHA                     ; 10                                              ;
;     -- LPM_WIDTHB                     ; 10                                              ;
;     -- LPM_WIDTHP                     ; 20                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                              ;
;     -- USE_EAB                        ; OFF                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; NO                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                              ;
; Entity Instance                       ; bme280_compensation:i_comp|lpm_mult:Mult3_rtl_3 ;
;     -- LPM_WIDTHA                     ; 10                                              ;
;     -- LPM_WIDTHB                     ; 1                                               ;
;     -- LPM_WIDTHP                     ; 11                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                              ;
;     -- USE_EAB                        ; OFF                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; NO                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                              ;
+---------------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bin2bcd:i_h_bcd"                                                                           ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Bcd[41..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bin2bcd:i_p_bcd"                                                                           ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Bcd[41..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bin2bcd:i_t_bcd"                                                                           ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Bcd[41..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "bme280_compensation:i_comp" ;
+-----------------+-------+----------+-------------------+
; Port            ; Type  ; Severity ; Details           ;
+-----------------+-------+----------+-------------------+
; TempBin[31..20] ; Input ; Info     ; Stuck at GND      ;
; DigT1[31..16]   ; Input ; Info     ; Stuck at GND      ;
; DigP1[63..16]   ; Input ; Info     ; Stuck at GND      ;
; DigH1[31..8]    ; Input ; Info     ; Stuck at GND      ;
; DigH3[31..8]    ; Input ; Info     ; Stuck at GND      ;
+-----------------+-------+----------+-------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "gray_timer:gtimer"   ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; Limit[19..16] ; Input ; Info     ; Stuck at VCC ;
; Limit[13..10] ; Input ; Info     ; Stuck at GND ;
; Limit[8..7]   ; Input ; Info     ; Stuck at GND ;
; Limit[5..0]   ; Input ; Info     ; Stuck at GND ;
; Limit[15]     ; Input ; Info     ; Stuck at GND ;
; Limit[14]     ; Input ; Info     ; Stuck at VCC ;
; Limit[9]      ; Input ; Info     ; Stuck at VCC ;
; Limit[6]      ; Input ; Info     ; Stuck at VCC ;
+---------------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_master_top:i2c_master"                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Int  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 489                         ;
;     CLR               ; 125                         ;
;     CLR SCLR          ; 1                           ;
;     ENA CLR           ; 347                         ;
;     ENA CLR SLD       ; 16                          ;
; arriav_io_obuf        ; 2                           ;
; arriav_lcell_comb     ; 8088                        ;
;     arith             ; 3250                        ;
;         0 data inputs ; 147                         ;
;         1 data inputs ; 415                         ;
;         2 data inputs ; 508                         ;
;         3 data inputs ; 333                         ;
;         4 data inputs ; 891                         ;
;         5 data inputs ; 956                         ;
;     extend            ; 6                           ;
;         7 data inputs ; 6                           ;
;     normal            ; 4201                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 1803                        ;
;         3 data inputs ; 326                         ;
;         4 data inputs ; 1443                        ;
;         5 data inputs ; 231                         ;
;         6 data inputs ; 390                         ;
;     shared            ; 631                         ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 32                          ;
;         2 data inputs ; 322                         ;
;         3 data inputs ; 268                         ;
;         4 data inputs ; 3                           ;
; arriav_mac            ; 63                          ;
; boundary_port         ; 52                          ;
; generic_pll           ; 2                           ;
;                       ;                             ;
; Max LUT depth         ; 326.30                      ;
; Average LUT depth     ; 228.79                      ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:22     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue May 21 01:00:46 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_meteo_de0cv -c top_meteo_de0cv
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 0 design units, including 0 entities, in source file /users/adria/documents/universitat/8e/dssd/labs-dssd/p4/misc/timescale.v
Info (12021): Found 1 design units, including 1 entities, in source file /users/adria/documents/universitat/8e/dssd/labs-dssd/p4/misc/sys_model.v
    Info (12023): Found entity 1: sys_model File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/sys_model.v Line: 23
Warning (10335): Unrecognized synthesis attribute "enum_state" at ../misc/i2c_slave_model.v(39) File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/i2c_slave_model.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /users/adria/documents/universitat/8e/dssd/labs-dssd/p4/misc/i2c_slave_model.v
    Info (12023): Found entity 1: i2c_slave_model File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/i2c_slave_model.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/i2c_master/shiftreg.v
    Info (12023): Found entity 1: shiftreg File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master/shiftreg.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/i2c_master/i2c_master_top.v
    Info (12023): Found entity 1: i2c_master_top File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master/i2c_master_top.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/i2c_master/i2c_master_regs.v
    Info (12023): Found entity 1: i2c_master_regs File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master/i2c_master_regs.v Line: 106
Info (12021): Found 0 design units, including 0 entities, in source file /users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/i2c_master/i2c_master_defines.v
Info (12021): Found 1 design units, including 1 entities, in source file /users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/i2c_master/i2c_master_byte_ctrl.v
    Info (12023): Found entity 1: i2c_master_byte_ctrl File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master/i2c_master_byte_ctrl.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/i2c_master/i2c_master_bit_ctrl.v
    Info (12023): Found entity 1: i2c_master_bit_ctrl File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master/i2c_master_bit_ctrl.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file /users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/i2c_master/i2c_byte_state_timer.v
    Info (12023): Found entity 1: i2c_byte_state_timer File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master/i2c_byte_state_timer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/i2c_master/i2c_bit_timer.v
    Info (12023): Found entity 1: i2c_bit_timer File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master/i2c_bit_timer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/top_meteo_de0cv.v
    Info (12023): Found entity 1: top_meteo_de0cv File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/top_meteo_de0cv.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/sync_reg.v
    Info (12023): Found entity 1: sync_reg File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/sync_reg.v Line: 1
Warning (12019): Can't analyze file -- file ../rtl/shiftreg.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file /users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/hex2seg.v
    Info (12023): Found entity 1: hex2seg File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/hex2seg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/gray_timer.v
    Info (12023): Found entity 1: gray_timer File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/gray_timer.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/digital_por.v
    Info (12023): Found entity 1: digital_por File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/digital_por.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/bme280_reader.v
    Info (12023): Found entity 1: bme280_reader File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/bme280_reader.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/bme280_i2c_ctrl.v
    Info (12023): Found entity 1: bme280_i2c_ctrl File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/bme280_i2c_ctrl.v Line: 4
Info (12021): Found 0 design units, including 0 entities, in source file /users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/bme280_defines.v
Info (12021): Found 1 design units, including 1 entities, in source file /users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/bme280_compensation.v
    Info (12023): Found entity 1: bme280_compensation File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/bme280_compensation.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/bin2bcd.v
    Info (12023): Found entity 1: bin2bcd File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/bin2bcd.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/bcd2seg.v
    Info (12023): Found entity 1: bcd2seg File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/bcd2seg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/adria/documents/universitat/8e/dssd/labs-dssd/p4/ips/pll_cv.v
    Info (12023): Found entity 1: pll_cv File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/ips/pll_cv.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/adria/documents/universitat/8e/dssd/labs-dssd/p4/ips/pll_cv/pll_cv_0002.v
    Info (12023): Found entity 1: pll_cv_0002 File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/ips/pll_cv/pll_cv_0002.v Line: 2
Info (12127): Elaborating entity "top_meteo_de0cv" for the top level hierarchy
Info (12128): Elaborating entity "pll_cv" for hierarchy "pll_cv:pll" File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/top_meteo_de0cv.v Line: 111
Info (12128): Elaborating entity "pll_cv_0002" for hierarchy "pll_cv:pll|pll_cv_0002:pll_cv_inst" File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/ips/pll_cv.v Line: 21
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll_cv:pll|pll_cv_0002:pll_cv_inst|altera_pll:altera_pll_i" File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/ips/pll_cv/pll_cv_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll_cv:pll|pll_cv_0002:pll_cv_inst|altera_pll:altera_pll_i" File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/ips/pll_cv/pll_cv_0002.v Line: 88
Info (12133): Instantiated megafunction "pll_cv:pll|pll_cv_0002:pll_cv_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/ips/pll_cv/pll_cv_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "1.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "digital_por" for hierarchy "digital_por:por_100MHz" File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/top_meteo_de0cv.v Line: 118
Info (12128): Elaborating entity "i2c_master_top" for hierarchy "i2c_master_top:i2c_master" File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/top_meteo_de0cv.v Line: 145
Info (12128): Elaborating entity "i2c_master_regs" for hierarchy "i2c_master_top:i2c_master|i2c_master_regs:i_regs" File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master/i2c_master_top.v Line: 80
Info (12128): Elaborating entity "i2c_master_byte_ctrl" for hierarchy "i2c_master_top:i2c_master|i2c_master_byte_ctrl:i_byte" File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master/i2c_master_top.v Line: 101
Info (12128): Elaborating entity "i2c_master_bit_ctrl" for hierarchy "i2c_master_top:i2c_master|i2c_master_bit_ctrl:i_bit" File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master/i2c_master_top.v Line: 123
Info (10264): Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(176): all case item expressions in this case statement are onehot File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master/i2c_master_bit_ctrl.v Line: 176
Info (10264): Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(236): all case item expressions in this case statement are onehot File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master/i2c_master_bit_ctrl.v Line: 236
Info (12128): Elaborating entity "shiftreg" for hierarchy "i2c_master_top:i2c_master|shiftreg:i_sr" File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master/i2c_master_top.v Line: 134
Info (12128): Elaborating entity "i2c_bit_timer" for hierarchy "i2c_master_top:i2c_master|i2c_bit_timer:i_timer" File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master/i2c_master_top.v Line: 143
Info (12128): Elaborating entity "bme280_i2c_ctrl" for hierarchy "bme280_i2c_ctrl:bme280_i2c_ctrl" File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/top_meteo_de0cv.v Line: 166
Info (12128): Elaborating entity "sync_reg" for hierarchy "sync_reg:sync" File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/top_meteo_de0cv.v Line: 174
Info (12128): Elaborating entity "gray_timer" for hierarchy "gray_timer:gtimer" File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/top_meteo_de0cv.v Line: 182
Info (12128): Elaborating entity "bme280_reader" for hierarchy "bme280_reader:i_reader" File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/top_meteo_de0cv.v Line: 219
Info (10264): Verilog HDL Case Statement information at bme280_reader.v(58): all case item expressions in this case statement are onehot File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/bme280_reader.v Line: 58
Info (10264): Verilog HDL Case Statement information at bme280_reader.v(73): all case item expressions in this case statement are onehot File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/bme280_reader.v Line: 73
Info (10264): Verilog HDL Case Statement information at bme280_reader.v(196): all case item expressions in this case statement are onehot File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/bme280_reader.v Line: 196
Info (12128): Elaborating entity "bme280_compensation" for hierarchy "bme280_compensation:i_comp" File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/top_meteo_de0cv.v Line: 247
Warning (10036): Verilog HDL or VHDL warning at bme280_compensation.v(15): object "pvar22" assigned a value but never read File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/bme280_compensation.v Line: 15
Info (12128): Elaborating entity "bin2bcd" for hierarchy "bin2bcd:i_t_bcd" File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/top_meteo_de0cv.v Line: 250
Info (12128): Elaborating entity "bcd2seg" for hierarchy "bcd2seg:i_t_bcd0" File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/top_meteo_de0cv.v Line: 255
Info (278001): Inferred 5 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "bme280_compensation:i_comp|Mult7~mult_h_mult_l_mult_hlmacmult" File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/bme280_compensation.v Line: 32
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bme280_compensation:i_comp|Div0" File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/bme280_compensation.v Line: 34
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "bme280_compensation:i_comp|Mult8~mult_h_mult_hlmacmult" File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/bme280_compensation.v Line: 34
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "bme280_compensation:i_comp|Mult3~mult_h_mult_l_mult_hlmacmult" File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/bme280_compensation.v Line: 28
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "bme280_compensation:i_comp|Mult3~mult_l_mult_h_mult_hlmacmult" File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/bme280_compensation.v Line: 28
Info (12130): Elaborated megafunction instantiation "bme280_compensation:i_comp|lpm_mult:Mult7_rtl_0"
Info (12133): Instantiated megafunction "bme280_compensation:i_comp|lpm_mult:Mult7_rtl_0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "20"
    Info (12134): Parameter "LPM_WIDTHR" = "20"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
    Info (12134): Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_2l01.v
    Info (12023): Found entity 1: mult_2l01 File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/db/mult_2l01.v Line: 57
Info (12130): Elaborated megafunction instantiation "bme280_compensation:i_comp|lpm_divide:Div0" File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/bme280_compensation.v Line: 34
Info (12133): Instantiated megafunction "bme280_compensation:i_comp|lpm_divide:Div0" with the following parameter: File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/bme280_compensation.v Line: 34
    Info (12134): Parameter "LPM_WIDTHN" = "64"
    Info (12134): Parameter "LPM_WIDTHD" = "64"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5ro.tdf
    Info (12023): Found entity 1: lpm_divide_5ro File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/db/lpm_divide_5ro.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_edg.tdf
    Info (12023): Found entity 1: abs_divider_edg File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/db/abs_divider_edg.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_c3f.tdf
    Info (12023): Found entity 1: alt_u_div_c3f File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/db/alt_u_div_c3f.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_9p9.tdf
    Info (12023): Found entity 1: lpm_abs_9p9 File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/db/lpm_abs_9p9.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "bme280_compensation:i_comp|lpm_mult:Mult8_rtl_1"
Info (12133): Instantiated megafunction "bme280_compensation:i_comp|lpm_mult:Mult8_rtl_1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_WIDTHR" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
    Info (12134): Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "NO"
Info (12131): Elaborated megafunction instantiation "bme280_compensation:i_comp|lpm_mult:Mult8_rtl_1|multcore:mult_core", which is child of megafunction instantiation "bme280_compensation:i_comp|lpm_mult:Mult8_rtl_1" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "bme280_compensation:i_comp|lpm_mult:Mult8_rtl_1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "bme280_compensation:i_comp|lpm_mult:Mult8_rtl_1" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "bme280_compensation:i_comp|lpm_mult:Mult8_rtl_1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "bme280_compensation:i_comp|lpm_mult:Mult8_rtl_1" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_32h.tdf
    Info (12023): Found entity 1: add_sub_32h File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/db/add_sub_32h.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "bme280_compensation:i_comp|lpm_mult:Mult8_rtl_1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "bme280_compensation:i_comp|lpm_mult:Mult8_rtl_1" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "bme280_compensation:i_comp|lpm_mult:Mult8_rtl_1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "bme280_compensation:i_comp|lpm_mult:Mult8_rtl_1" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_1dh.tdf
    Info (12023): Found entity 1: add_sub_1dh File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/db/add_sub_1dh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "bme280_compensation:i_comp|lpm_mult:Mult8_rtl_1|altshift:external_latency_ffs", which is child of megafunction instantiation "bme280_compensation:i_comp|lpm_mult:Mult8_rtl_1" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "bme280_compensation:i_comp|lpm_mult:Mult3_rtl_2"
Info (12133): Instantiated megafunction "bme280_compensation:i_comp|lpm_mult:Mult3_rtl_2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "20"
    Info (12134): Parameter "LPM_WIDTHR" = "20"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
    Info (12134): Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_vd01.v
    Info (12023): Found entity 1: mult_vd01 File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/db/mult_vd01.v Line: 61
Info (12130): Elaborated megafunction instantiation "bme280_compensation:i_comp|lpm_mult:Mult3_rtl_3"
Info (12133): Instantiated megafunction "bme280_compensation:i_comp|lpm_mult:Mult3_rtl_3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "11"
    Info (12134): Parameter "LPM_WIDTHR" = "11"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
    Info (12134): Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "NO"
Info (12131): Elaborated megafunction instantiation "bme280_compensation:i_comp|lpm_mult:Mult3_rtl_3|multcore:mult_core", which is child of megafunction instantiation "bme280_compensation:i_comp|lpm_mult:Mult3_rtl_3" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 324
Info (12131): Elaborated megafunction instantiation "bme280_compensation:i_comp|lpm_mult:Mult3_rtl_3|multcore:mult_core|lpm_add_sub:adder", which is child of megafunction instantiation "bme280_compensation:i_comp|lpm_mult:Mult3_rtl_3" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf Line: 440
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_fug.tdf
    Info (12023): Found entity 1: add_sub_fug File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/db/add_sub_fug.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "bme280_compensation:i_comp|lpm_mult:Mult3_rtl_3|altshift:external_latency_ffs", which is child of megafunction instantiation "bme280_compensation:i_comp|lpm_mult:Mult3_rtl_3" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (13014): Ignored 88 buffer(s)
    Info (13019): Ignored 88 SOFT buffer(s)
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SlaveAddr_LSb_o" is stuck at GND File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/top_meteo_de0cv.v Line: 10
    Warning (13410): Pin "Enable_i2c_o" is stuck at VCC File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/top_meteo_de0cv.v Line: 11
Info (286030): Timing-Driven Synthesis is running
Info (17049): 19 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/output_files/top_meteo_de0cv.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 6 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 8543 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 45 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 8426 logic cells
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 63 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4995 megabytes
    Info: Processing ended: Tue May 21 01:01:16 2024
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:24


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/output_files/top_meteo_de0cv.map.smsg.


