#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x15c0055b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x15c005780 .scope module, "riscv_tb" "riscv_tb" 3 1;
 .timescale 0 0;
v0x15c01d320_0 .var "clk", 0 0;
v0x15c01d400 .array "dmem", 1023 0, 63 0;
v0x15c01d490_0 .net "dmem_addr", 63 0, L_0x15c021910;  1 drivers
v0x15c01d520_0 .net "dmem_byte_en", 7 0, L_0x15c021c60;  1 drivers
v0x15c01d5b0_0 .net "dmem_data", 63 0, L_0x15c021a40;  1 drivers
v0x15c01d680_0 .var "dmem_rdata", 63 0;
v0x15c01d710_0 .var "dmem_ready", 0 0;
v0x15c01d7c0_0 .net "dmem_valid", 0 0, L_0x15c021f70;  1 drivers
v0x15c01d870_0 .net "dmem_we", 0 0, L_0x15c021b20;  1 drivers
v0x15c01d9a0 .array "imem", 1023 0, 31 0;
v0x15c01da30_0 .net "imem_addr", 63 0, L_0x15c021770;  1 drivers
v0x15c01dac0_0 .var "imem_data", 31 0;
v0x15c01db50_0 .var "imem_ready", 0 0;
L_0x1600683b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x15c01dc00_0 .net "imem_valid", 0 0, L_0x1600683b8;  1 drivers
v0x15c01dcb0_0 .var "rst_n", 0 0;
E_0x15c005720 .event posedge, v0x15c01ae90_0;
S_0x15c0058f0 .scope module, "dut" "riscv_core" 3 32, 4 1 0, S_0x15c005780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 64 "imem_addr";
    .port_info 3 /INPUT 32 "imem_data";
    .port_info 4 /OUTPUT 1 "imem_valid";
    .port_info 5 /INPUT 1 "imem_ready";
    .port_info 6 /OUTPUT 64 "dmem_addr";
    .port_info 7 /OUTPUT 64 "dmem_data";
    .port_info 8 /INPUT 64 "dmem_rdata";
    .port_info 9 /OUTPUT 1 "dmem_we";
    .port_info 10 /OUTPUT 8 "dmem_byte_en";
    .port_info 11 /OUTPUT 1 "dmem_valid";
    .port_info 12 /INPUT 1 "dmem_ready";
L_0x15c021770 .functor BUFZ 64, v0x15c01cb80_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x15c021860 .functor BUFZ 32, v0x15c01dac0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15c021f70 .functor OR 1, L_0x15c021dc0, L_0x15c021ed0, C4<0>, C4<0>;
v0x15c01b650_0 .net *"_ivl_31", 0 0, L_0x15c021dc0;  1 drivers
v0x15c01b710_0 .net *"_ivl_33", 0 0, L_0x15c021ed0;  1 drivers
v0x15c01b7b0_0 .net "alu_op", 3 0, v0x15c0178f0_0;  1 drivers
v0x15c01b880_0 .net "alu_result", 63 0, v0x15c016a80_0;  1 drivers
v0x15c01b910_0 .net "alu_src", 0 0, v0x15c017bd0_0;  1 drivers
v0x15c01b9e0_0 .net "branch", 0 0, v0x15c017cb0_0;  1 drivers
v0x15c01ba90_0 .var "branch_taken", 0 0;
v0x15c01bb20_0 .net "clk", 0 0, v0x15c01d320_0;  1 drivers
v0x15c01bbd0_0 .var "decode_reg", 302 0;
v0x15c01bce0_0 .net "dmem_addr", 63 0, L_0x15c021910;  alias, 1 drivers
v0x15c01bd70_0 .net "dmem_byte_en", 7 0, L_0x15c021c60;  alias, 1 drivers
v0x15c01be20_0 .net "dmem_data", 63 0, L_0x15c021a40;  alias, 1 drivers
v0x15c01bed0_0 .net "dmem_rdata", 63 0, v0x15c01d680_0;  1 drivers
v0x15c01bf80_0 .net "dmem_ready", 0 0, v0x15c01d710_0;  1 drivers
v0x15c01c020_0 .net "dmem_valid", 0 0, L_0x15c021f70;  alias, 1 drivers
v0x15c01c0c0_0 .net "dmem_we", 0 0, L_0x15c021b20;  alias, 1 drivers
v0x15c01c160_0 .var "execute_reg", 269 0;
v0x15c01c2f0_0 .net "imem_addr", 63 0, L_0x15c021770;  alias, 1 drivers
v0x15c01c380_0 .net "imem_data", 31 0, v0x15c01dac0_0;  1 drivers
v0x15c01c430_0 .net "imem_ready", 0 0, v0x15c01db50_0;  1 drivers
v0x15c01c4d0_0 .net "imem_valid", 0 0, L_0x1600683b8;  alias, 1 drivers
v0x15c01c570_0 .net "immediate", 63 0, v0x15c019950_0;  1 drivers
v0x15c01c630_0 .net "instruction", 31 0, L_0x15c021860;  1 drivers
v0x15c01c6c0_0 .net "jal", 0 0, v0x15c017eb0_0;  1 drivers
v0x15c01c750_0 .net "jalr", 0 0, v0x15c017fc0_0;  1 drivers
v0x15c01c7e0_0 .net "less_than", 0 0, L_0x15c0213d0;  1 drivers
v0x15c01c870_0 .net "less_than_unsigned", 0 0, L_0x15c021570;  1 drivers
v0x15c01c900_0 .net "mem_read", 0 0, v0x15c018050_0;  1 drivers
v0x15c01c9b0_0 .net "mem_write", 0 0, v0x15c0180f0_0;  1 drivers
v0x15c01ca60_0 .var "memory_reg", 261 0;
v0x15c01caf0_0 .var "next_pc", 63 0;
v0x15c01cb80_0 .var "pc", 63 0;
v0x15c01cc20_0 .net "reg_data1", 63 0, L_0x15c01e5a0;  1 drivers
v0x15c01c240_0 .net "reg_data2", 63 0, L_0x15c01eb70;  1 drivers
v0x15c01ceb0_0 .net "reg_write", 0 0, v0x15c018240_0;  1 drivers
v0x15c01cf80_0 .net "result_sel", 1 0, v0x15c0182e0_0;  1 drivers
v0x15c01d010_0 .net "rst_n", 0 0, v0x15c01dcb0_0;  1 drivers
v0x15c01d0c0_0 .var "writeback_reg", 132 0;
v0x15c01d150_0 .net "zero", 0 0, L_0x15c021270;  1 drivers
E_0x15c0052d0/0 .event anyedge, v0x15c01b330_0, v0x15c017cb0_0, v0x15c01ba90_0, v0x15c01cb80_0;
E_0x15c0052d0/1 .event anyedge, v0x15c019950_0, v0x15c017eb0_0, v0x15c017fc0_0, v0x15c016920_0;
E_0x15c0052d0 .event/or E_0x15c0052d0/0, E_0x15c0052d0/1;
E_0x15c005c50 .event anyedge, v0x15c019a00_0, v0x15c016c40_0, v0x15c0167a0_0, v0x15c016880_0;
L_0x15c01dd80 .part L_0x15c021860, 0, 7;
L_0x15c01de60 .part L_0x15c021860, 12, 3;
L_0x15c01df00 .part L_0x15c021860, 25, 7;
L_0x15c01ecd0 .part v0x15c01d0c0_0, 0, 5;
L_0x15c01ed70 .part v0x15c01d0c0_0, 5, 64;
L_0x15c01ee80 .part L_0x15c021860, 15, 5;
L_0x15c01ef20 .part L_0x15c021860, 20, 5;
L_0x15c021610 .functor MUXZ 64, L_0x15c01eb70, v0x15c019950_0, v0x15c017bd0_0, C4<>;
L_0x15c021910 .part v0x15c01c160_0, 142, 64;
L_0x15c021a40 .part v0x15c01c160_0, 78, 64;
L_0x15c021b20 .part v0x15c01c160_0, 8, 1;
L_0x15c021c60 .part v0x15c01c160_0, 0, 8;
L_0x15c021dc0 .part v0x15c01c160_0, 8, 1;
L_0x15c021ed0 .part v0x15c01ca60_0, 0, 1;
S_0x15c005c90 .scope module, "alu" "alu" 4 120, 5 1 0, S_0x15c0058f0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "operand1";
    .port_info 1 /INPUT 64 "operand2";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 64 "result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "less_than";
    .port_info 6 /OUTPUT 1 "less_than_unsigned";
P_0x15c005e50 .param/l "ADD" 1 5 12, C4<0000>;
P_0x15c005e90 .param/l "AND" 1 5 21, C4<1001>;
P_0x15c005ed0 .param/l "OR" 1 5 20, C4<1000>;
P_0x15c005f10 .param/l "SLL" 1 5 14, C4<0010>;
P_0x15c005f50 .param/l "SLT" 1 5 15, C4<0011>;
P_0x15c005f90 .param/l "SLTU" 1 5 16, C4<0100>;
P_0x15c005fd0 .param/l "SRA" 1 5 19, C4<0111>;
P_0x15c006010 .param/l "SRL" 1 5 18, C4<0110>;
P_0x15c006050 .param/l "SUB" 1 5 13, C4<0001>;
P_0x15c006090 .param/l "XOR" 1 5 17, C4<0101>;
v0x15c0064c0_0 .net *"_ivl_1", 5 0, L_0x15c0210b0;  1 drivers
L_0x160068328 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15c016580_0 .net *"_ivl_5", 57 0, L_0x160068328;  1 drivers
L_0x160068370 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15c016630_0 .net/2u *"_ivl_6", 63 0, L_0x160068370;  1 drivers
v0x15c0166f0_0 .net "alu_control", 3 0, v0x15c0178f0_0;  alias, 1 drivers
v0x15c0167a0_0 .net "less_than", 0 0, L_0x15c0213d0;  alias, 1 drivers
v0x15c016880_0 .net "less_than_unsigned", 0 0, L_0x15c021570;  alias, 1 drivers
v0x15c016920_0 .net "operand1", 63 0, L_0x15c01e5a0;  alias, 1 drivers
v0x15c0169d0_0 .net "operand2", 63 0, L_0x15c021610;  1 drivers
v0x15c016a80_0 .var "result", 63 0;
v0x15c016b90_0 .net "shamt", 63 0, L_0x15c021150;  1 drivers
v0x15c016c40_0 .net "zero", 0 0, L_0x15c021270;  alias, 1 drivers
E_0x15c006460 .event anyedge, v0x15c0166f0_0, v0x15c016920_0, v0x15c0169d0_0, v0x15c016b90_0;
L_0x15c0210b0 .part L_0x15c021610, 0, 6;
L_0x15c021150 .concat [ 6 58 0 0], L_0x15c0210b0, L_0x160068328;
L_0x15c021270 .cmp/eq 64, v0x15c016a80_0, L_0x160068370;
L_0x15c0213d0 .cmp/gt.s 64, L_0x15c021610, L_0x15c01e5a0;
L_0x15c021570 .cmp/gt 64, L_0x15c021610, L_0x15c01e5a0;
S_0x15c016d50 .scope module, "control_unit" "control_unit" 4 85, 6 1 0, S_0x15c0058f0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 1 "reg_write";
    .port_info 4 /OUTPUT 1 "mem_read";
    .port_info 5 /OUTPUT 1 "mem_write";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "jal";
    .port_info 8 /OUTPUT 1 "jalr";
    .port_info 9 /OUTPUT 1 "alu_src";
    .port_info 10 /OUTPUT 4 "alu_op";
    .port_info 11 /OUTPUT 2 "result_sel";
P_0x15b809800 .param/l "ALU_ADD" 1 6 28, C4<0000>;
P_0x15b809840 .param/l "ALU_AND" 1 6 37, C4<1001>;
P_0x15b809880 .param/l "ALU_OR" 1 6 36, C4<1000>;
P_0x15b8098c0 .param/l "ALU_SLL" 1 6 30, C4<0010>;
P_0x15b809900 .param/l "ALU_SLT" 1 6 31, C4<0011>;
P_0x15b809940 .param/l "ALU_SLTU" 1 6 32, C4<0100>;
P_0x15b809980 .param/l "ALU_SRA" 1 6 35, C4<0111>;
P_0x15b8099c0 .param/l "ALU_SRL" 1 6 34, C4<0110>;
P_0x15b809a00 .param/l "ALU_SUB" 1 6 29, C4<0001>;
P_0x15b809a40 .param/l "ALU_XOR" 1 6 33, C4<0101>;
P_0x15b809a80 .param/l "OP_AUIPC" 1 6 25, C4<0010111>;
P_0x15b809ac0 .param/l "OP_BRANCH" 1 6 19, C4<1100011>;
P_0x15b809b00 .param/l "OP_JAL" 1 6 21, C4<1101111>;
P_0x15b809b40 .param/l "OP_JALR" 1 6 20, C4<1100111>;
P_0x15b809b80 .param/l "OP_LOAD" 1 6 17, C4<0000011>;
P_0x15b809bc0 .param/l "OP_LUI" 1 6 24, C4<0110111>;
P_0x15b809c00 .param/l "OP_OP" 1 6 23, C4<0110011>;
P_0x15b809c40 .param/l "OP_OP_IMM" 1 6 22, C4<0010011>;
P_0x15b809c80 .param/l "OP_STORE" 1 6 18, C4<0100011>;
P_0x15b809cc0 .param/l "RES_ALU" 1 6 40, C4<00>;
P_0x15b809d00 .param/l "RES_IMM" 1 6 43, C4<11>;
P_0x15b809d40 .param/l "RES_MEM" 1 6 41, C4<01>;
P_0x15b809d80 .param/l "RES_PC" 1 6 42, C4<10>;
v0x15c0178f0_0 .var "alu_op", 3 0;
v0x15c0179c0_0 .var "alu_op_b", 3 0;
v0x15c017a60_0 .var "alu_op_i", 3 0;
v0x15c017b20_0 .var "alu_op_r", 3 0;
v0x15c017bd0_0 .var "alu_src", 0 0;
v0x15c017cb0_0 .var "branch", 0 0;
v0x15c017d50_0 .net "funct3", 2 0, L_0x15c01de60;  1 drivers
v0x15c017e00_0 .net "funct7", 6 0, L_0x15c01df00;  1 drivers
v0x15c017eb0_0 .var "jal", 0 0;
v0x15c017fc0_0 .var "jalr", 0 0;
v0x15c018050_0 .var "mem_read", 0 0;
v0x15c0180f0_0 .var "mem_write", 0 0;
v0x15c018190_0 .net "opcode", 6 0, L_0x15c01dd80;  1 drivers
v0x15c018240_0 .var "reg_write", 0 0;
v0x15c0182e0_0 .var "result_sel", 1 0;
E_0x15c017790 .event anyedge, v0x15c018190_0, v0x15c0179c0_0, v0x15c017a60_0, v0x15c017b20_0;
E_0x15c0177f0 .event anyedge, v0x15c017d50_0;
E_0x15c017840 .event anyedge, v0x15c017d50_0, v0x15c017e00_0;
E_0x15c0178a0 .event anyedge, v0x15c017e00_0, v0x15c017d50_0;
S_0x15c0184b0 .scope module, "immediate_generator" "immediate_generator" 4 114, 7 1 0, S_0x15c0058f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 64 "immediate";
v0x15c0186b0_0 .net *"_ivl_11", 0 0, L_0x15c01f610;  1 drivers
v0x15c018760_0 .net *"_ivl_12", 51 0, L_0x15c01f6b0;  1 drivers
v0x15c018810_0 .net *"_ivl_15", 6 0, L_0x15c01f9c0;  1 drivers
v0x15c0188d0_0 .net *"_ivl_17", 4 0, L_0x15c01fa60;  1 drivers
v0x15c018980_0 .net *"_ivl_21", 0 0, L_0x15c01fcc0;  1 drivers
v0x15c018a70_0 .net *"_ivl_22", 51 0, L_0x15c01fd60;  1 drivers
v0x15c018b20_0 .net *"_ivl_25", 0 0, L_0x15c020030;  1 drivers
v0x15c018bd0_0 .net *"_ivl_27", 5 0, L_0x15c0200d0;  1 drivers
v0x15c018c80_0 .net *"_ivl_29", 3 0, L_0x15c020170;  1 drivers
v0x15c018d90_0 .net *"_ivl_3", 0 0, L_0x15c01f0a0;  1 drivers
L_0x160068250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c018e40_0 .net/2u *"_ivl_30", 0 0, L_0x160068250;  1 drivers
v0x15c018ef0_0 .net *"_ivl_35", 0 0, L_0x15c020530;  1 drivers
v0x15c018fa0_0 .net *"_ivl_36", 31 0, L_0x15c020660;  1 drivers
v0x15c019050_0 .net *"_ivl_39", 19 0, L_0x15c020810;  1 drivers
v0x15c019100_0 .net *"_ivl_4", 51 0, L_0x15c01f240;  1 drivers
L_0x160068298 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x15c0191b0_0 .net/2u *"_ivl_40", 11 0, L_0x160068298;  1 drivers
v0x15c019260_0 .net *"_ivl_45", 0 0, L_0x15c0209f0;  1 drivers
v0x15c0193f0_0 .net *"_ivl_46", 43 0, L_0x15c0208b0;  1 drivers
v0x15c019480_0 .net *"_ivl_49", 7 0, L_0x15c020d30;  1 drivers
v0x15c019530_0 .net *"_ivl_51", 0 0, L_0x15c020e90;  1 drivers
v0x15c0195e0_0 .net *"_ivl_53", 9 0, L_0x15c020f30;  1 drivers
L_0x1600682e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c019690_0 .net/2u *"_ivl_54", 0 0, L_0x1600682e0;  1 drivers
v0x15c019740_0 .net *"_ivl_7", 11 0, L_0x15c01f490;  1 drivers
v0x15c0197f0_0 .net "b_imm", 63 0, L_0x15c020210;  1 drivers
v0x15c0198a0_0 .net "i_imm", 63 0, L_0x15c01f530;  1 drivers
v0x15c019950_0 .var "immediate", 63 0;
v0x15c019a00_0 .net "instruction", 31 0, L_0x15c021860;  alias, 1 drivers
v0x15c019ab0_0 .net "j_imm", 63 0, L_0x15c020dd0;  1 drivers
v0x15c019b60_0 .net "opcode", 6 0, L_0x15c01f000;  1 drivers
v0x15c019c10_0 .net "s_imm", 63 0, L_0x15c01fb00;  1 drivers
v0x15c019cc0_0 .net "u_imm", 63 0, L_0x15c020950;  1 drivers
E_0x15c018670/0 .event anyedge, v0x15c019b60_0, v0x15c0198a0_0, v0x15c019c10_0, v0x15c0197f0_0;
E_0x15c018670/1 .event anyedge, v0x15c019cc0_0, v0x15c019ab0_0;
E_0x15c018670 .event/or E_0x15c018670/0, E_0x15c018670/1;
L_0x15c01f000 .part L_0x15c021860, 0, 7;
L_0x15c01f0a0 .part L_0x15c021860, 31, 1;
LS_0x15c01f240_0_0 .concat [ 1 1 1 1], L_0x15c01f0a0, L_0x15c01f0a0, L_0x15c01f0a0, L_0x15c01f0a0;
LS_0x15c01f240_0_4 .concat [ 1 1 1 1], L_0x15c01f0a0, L_0x15c01f0a0, L_0x15c01f0a0, L_0x15c01f0a0;
LS_0x15c01f240_0_8 .concat [ 1 1 1 1], L_0x15c01f0a0, L_0x15c01f0a0, L_0x15c01f0a0, L_0x15c01f0a0;
LS_0x15c01f240_0_12 .concat [ 1 1 1 1], L_0x15c01f0a0, L_0x15c01f0a0, L_0x15c01f0a0, L_0x15c01f0a0;
LS_0x15c01f240_0_16 .concat [ 1 1 1 1], L_0x15c01f0a0, L_0x15c01f0a0, L_0x15c01f0a0, L_0x15c01f0a0;
LS_0x15c01f240_0_20 .concat [ 1 1 1 1], L_0x15c01f0a0, L_0x15c01f0a0, L_0x15c01f0a0, L_0x15c01f0a0;
LS_0x15c01f240_0_24 .concat [ 1 1 1 1], L_0x15c01f0a0, L_0x15c01f0a0, L_0x15c01f0a0, L_0x15c01f0a0;
LS_0x15c01f240_0_28 .concat [ 1 1 1 1], L_0x15c01f0a0, L_0x15c01f0a0, L_0x15c01f0a0, L_0x15c01f0a0;
LS_0x15c01f240_0_32 .concat [ 1 1 1 1], L_0x15c01f0a0, L_0x15c01f0a0, L_0x15c01f0a0, L_0x15c01f0a0;
LS_0x15c01f240_0_36 .concat [ 1 1 1 1], L_0x15c01f0a0, L_0x15c01f0a0, L_0x15c01f0a0, L_0x15c01f0a0;
LS_0x15c01f240_0_40 .concat [ 1 1 1 1], L_0x15c01f0a0, L_0x15c01f0a0, L_0x15c01f0a0, L_0x15c01f0a0;
LS_0x15c01f240_0_44 .concat [ 1 1 1 1], L_0x15c01f0a0, L_0x15c01f0a0, L_0x15c01f0a0, L_0x15c01f0a0;
LS_0x15c01f240_0_48 .concat [ 1 1 1 1], L_0x15c01f0a0, L_0x15c01f0a0, L_0x15c01f0a0, L_0x15c01f0a0;
LS_0x15c01f240_1_0 .concat [ 4 4 4 4], LS_0x15c01f240_0_0, LS_0x15c01f240_0_4, LS_0x15c01f240_0_8, LS_0x15c01f240_0_12;
LS_0x15c01f240_1_4 .concat [ 4 4 4 4], LS_0x15c01f240_0_16, LS_0x15c01f240_0_20, LS_0x15c01f240_0_24, LS_0x15c01f240_0_28;
LS_0x15c01f240_1_8 .concat [ 4 4 4 4], LS_0x15c01f240_0_32, LS_0x15c01f240_0_36, LS_0x15c01f240_0_40, LS_0x15c01f240_0_44;
LS_0x15c01f240_1_12 .concat [ 4 0 0 0], LS_0x15c01f240_0_48;
L_0x15c01f240 .concat [ 16 16 16 4], LS_0x15c01f240_1_0, LS_0x15c01f240_1_4, LS_0x15c01f240_1_8, LS_0x15c01f240_1_12;
L_0x15c01f490 .part L_0x15c021860, 20, 12;
L_0x15c01f530 .concat [ 12 52 0 0], L_0x15c01f490, L_0x15c01f240;
L_0x15c01f610 .part L_0x15c021860, 31, 1;
LS_0x15c01f6b0_0_0 .concat [ 1 1 1 1], L_0x15c01f610, L_0x15c01f610, L_0x15c01f610, L_0x15c01f610;
LS_0x15c01f6b0_0_4 .concat [ 1 1 1 1], L_0x15c01f610, L_0x15c01f610, L_0x15c01f610, L_0x15c01f610;
LS_0x15c01f6b0_0_8 .concat [ 1 1 1 1], L_0x15c01f610, L_0x15c01f610, L_0x15c01f610, L_0x15c01f610;
LS_0x15c01f6b0_0_12 .concat [ 1 1 1 1], L_0x15c01f610, L_0x15c01f610, L_0x15c01f610, L_0x15c01f610;
LS_0x15c01f6b0_0_16 .concat [ 1 1 1 1], L_0x15c01f610, L_0x15c01f610, L_0x15c01f610, L_0x15c01f610;
LS_0x15c01f6b0_0_20 .concat [ 1 1 1 1], L_0x15c01f610, L_0x15c01f610, L_0x15c01f610, L_0x15c01f610;
LS_0x15c01f6b0_0_24 .concat [ 1 1 1 1], L_0x15c01f610, L_0x15c01f610, L_0x15c01f610, L_0x15c01f610;
LS_0x15c01f6b0_0_28 .concat [ 1 1 1 1], L_0x15c01f610, L_0x15c01f610, L_0x15c01f610, L_0x15c01f610;
LS_0x15c01f6b0_0_32 .concat [ 1 1 1 1], L_0x15c01f610, L_0x15c01f610, L_0x15c01f610, L_0x15c01f610;
LS_0x15c01f6b0_0_36 .concat [ 1 1 1 1], L_0x15c01f610, L_0x15c01f610, L_0x15c01f610, L_0x15c01f610;
LS_0x15c01f6b0_0_40 .concat [ 1 1 1 1], L_0x15c01f610, L_0x15c01f610, L_0x15c01f610, L_0x15c01f610;
LS_0x15c01f6b0_0_44 .concat [ 1 1 1 1], L_0x15c01f610, L_0x15c01f610, L_0x15c01f610, L_0x15c01f610;
LS_0x15c01f6b0_0_48 .concat [ 1 1 1 1], L_0x15c01f610, L_0x15c01f610, L_0x15c01f610, L_0x15c01f610;
LS_0x15c01f6b0_1_0 .concat [ 4 4 4 4], LS_0x15c01f6b0_0_0, LS_0x15c01f6b0_0_4, LS_0x15c01f6b0_0_8, LS_0x15c01f6b0_0_12;
LS_0x15c01f6b0_1_4 .concat [ 4 4 4 4], LS_0x15c01f6b0_0_16, LS_0x15c01f6b0_0_20, LS_0x15c01f6b0_0_24, LS_0x15c01f6b0_0_28;
LS_0x15c01f6b0_1_8 .concat [ 4 4 4 4], LS_0x15c01f6b0_0_32, LS_0x15c01f6b0_0_36, LS_0x15c01f6b0_0_40, LS_0x15c01f6b0_0_44;
LS_0x15c01f6b0_1_12 .concat [ 4 0 0 0], LS_0x15c01f6b0_0_48;
L_0x15c01f6b0 .concat [ 16 16 16 4], LS_0x15c01f6b0_1_0, LS_0x15c01f6b0_1_4, LS_0x15c01f6b0_1_8, LS_0x15c01f6b0_1_12;
L_0x15c01f9c0 .part L_0x15c021860, 25, 7;
L_0x15c01fa60 .part L_0x15c021860, 7, 5;
L_0x15c01fb00 .concat [ 5 7 52 0], L_0x15c01fa60, L_0x15c01f9c0, L_0x15c01f6b0;
L_0x15c01fcc0 .part L_0x15c021860, 31, 1;
LS_0x15c01fd60_0_0 .concat [ 1 1 1 1], L_0x15c01fcc0, L_0x15c01fcc0, L_0x15c01fcc0, L_0x15c01fcc0;
LS_0x15c01fd60_0_4 .concat [ 1 1 1 1], L_0x15c01fcc0, L_0x15c01fcc0, L_0x15c01fcc0, L_0x15c01fcc0;
LS_0x15c01fd60_0_8 .concat [ 1 1 1 1], L_0x15c01fcc0, L_0x15c01fcc0, L_0x15c01fcc0, L_0x15c01fcc0;
LS_0x15c01fd60_0_12 .concat [ 1 1 1 1], L_0x15c01fcc0, L_0x15c01fcc0, L_0x15c01fcc0, L_0x15c01fcc0;
LS_0x15c01fd60_0_16 .concat [ 1 1 1 1], L_0x15c01fcc0, L_0x15c01fcc0, L_0x15c01fcc0, L_0x15c01fcc0;
LS_0x15c01fd60_0_20 .concat [ 1 1 1 1], L_0x15c01fcc0, L_0x15c01fcc0, L_0x15c01fcc0, L_0x15c01fcc0;
LS_0x15c01fd60_0_24 .concat [ 1 1 1 1], L_0x15c01fcc0, L_0x15c01fcc0, L_0x15c01fcc0, L_0x15c01fcc0;
LS_0x15c01fd60_0_28 .concat [ 1 1 1 1], L_0x15c01fcc0, L_0x15c01fcc0, L_0x15c01fcc0, L_0x15c01fcc0;
LS_0x15c01fd60_0_32 .concat [ 1 1 1 1], L_0x15c01fcc0, L_0x15c01fcc0, L_0x15c01fcc0, L_0x15c01fcc0;
LS_0x15c01fd60_0_36 .concat [ 1 1 1 1], L_0x15c01fcc0, L_0x15c01fcc0, L_0x15c01fcc0, L_0x15c01fcc0;
LS_0x15c01fd60_0_40 .concat [ 1 1 1 1], L_0x15c01fcc0, L_0x15c01fcc0, L_0x15c01fcc0, L_0x15c01fcc0;
LS_0x15c01fd60_0_44 .concat [ 1 1 1 1], L_0x15c01fcc0, L_0x15c01fcc0, L_0x15c01fcc0, L_0x15c01fcc0;
LS_0x15c01fd60_0_48 .concat [ 1 1 1 1], L_0x15c01fcc0, L_0x15c01fcc0, L_0x15c01fcc0, L_0x15c01fcc0;
LS_0x15c01fd60_1_0 .concat [ 4 4 4 4], LS_0x15c01fd60_0_0, LS_0x15c01fd60_0_4, LS_0x15c01fd60_0_8, LS_0x15c01fd60_0_12;
LS_0x15c01fd60_1_4 .concat [ 4 4 4 4], LS_0x15c01fd60_0_16, LS_0x15c01fd60_0_20, LS_0x15c01fd60_0_24, LS_0x15c01fd60_0_28;
LS_0x15c01fd60_1_8 .concat [ 4 4 4 4], LS_0x15c01fd60_0_32, LS_0x15c01fd60_0_36, LS_0x15c01fd60_0_40, LS_0x15c01fd60_0_44;
LS_0x15c01fd60_1_12 .concat [ 4 0 0 0], LS_0x15c01fd60_0_48;
L_0x15c01fd60 .concat [ 16 16 16 4], LS_0x15c01fd60_1_0, LS_0x15c01fd60_1_4, LS_0x15c01fd60_1_8, LS_0x15c01fd60_1_12;
L_0x15c020030 .part L_0x15c021860, 7, 1;
L_0x15c0200d0 .part L_0x15c021860, 25, 6;
L_0x15c020170 .part L_0x15c021860, 8, 4;
LS_0x15c020210_0_0 .concat [ 1 4 6 1], L_0x160068250, L_0x15c020170, L_0x15c0200d0, L_0x15c020030;
LS_0x15c020210_0_4 .concat [ 52 0 0 0], L_0x15c01fd60;
L_0x15c020210 .concat [ 12 52 0 0], LS_0x15c020210_0_0, LS_0x15c020210_0_4;
L_0x15c020530 .part L_0x15c021860, 31, 1;
LS_0x15c020660_0_0 .concat [ 1 1 1 1], L_0x15c020530, L_0x15c020530, L_0x15c020530, L_0x15c020530;
LS_0x15c020660_0_4 .concat [ 1 1 1 1], L_0x15c020530, L_0x15c020530, L_0x15c020530, L_0x15c020530;
LS_0x15c020660_0_8 .concat [ 1 1 1 1], L_0x15c020530, L_0x15c020530, L_0x15c020530, L_0x15c020530;
LS_0x15c020660_0_12 .concat [ 1 1 1 1], L_0x15c020530, L_0x15c020530, L_0x15c020530, L_0x15c020530;
LS_0x15c020660_0_16 .concat [ 1 1 1 1], L_0x15c020530, L_0x15c020530, L_0x15c020530, L_0x15c020530;
LS_0x15c020660_0_20 .concat [ 1 1 1 1], L_0x15c020530, L_0x15c020530, L_0x15c020530, L_0x15c020530;
LS_0x15c020660_0_24 .concat [ 1 1 1 1], L_0x15c020530, L_0x15c020530, L_0x15c020530, L_0x15c020530;
LS_0x15c020660_0_28 .concat [ 1 1 1 1], L_0x15c020530, L_0x15c020530, L_0x15c020530, L_0x15c020530;
LS_0x15c020660_1_0 .concat [ 4 4 4 4], LS_0x15c020660_0_0, LS_0x15c020660_0_4, LS_0x15c020660_0_8, LS_0x15c020660_0_12;
LS_0x15c020660_1_4 .concat [ 4 4 4 4], LS_0x15c020660_0_16, LS_0x15c020660_0_20, LS_0x15c020660_0_24, LS_0x15c020660_0_28;
L_0x15c020660 .concat [ 16 16 0 0], LS_0x15c020660_1_0, LS_0x15c020660_1_4;
L_0x15c020810 .part L_0x15c021860, 12, 20;
L_0x15c020950 .concat [ 12 20 32 0], L_0x160068298, L_0x15c020810, L_0x15c020660;
L_0x15c0209f0 .part L_0x15c021860, 31, 1;
LS_0x15c0208b0_0_0 .concat [ 1 1 1 1], L_0x15c0209f0, L_0x15c0209f0, L_0x15c0209f0, L_0x15c0209f0;
LS_0x15c0208b0_0_4 .concat [ 1 1 1 1], L_0x15c0209f0, L_0x15c0209f0, L_0x15c0209f0, L_0x15c0209f0;
LS_0x15c0208b0_0_8 .concat [ 1 1 1 1], L_0x15c0209f0, L_0x15c0209f0, L_0x15c0209f0, L_0x15c0209f0;
LS_0x15c0208b0_0_12 .concat [ 1 1 1 1], L_0x15c0209f0, L_0x15c0209f0, L_0x15c0209f0, L_0x15c0209f0;
LS_0x15c0208b0_0_16 .concat [ 1 1 1 1], L_0x15c0209f0, L_0x15c0209f0, L_0x15c0209f0, L_0x15c0209f0;
LS_0x15c0208b0_0_20 .concat [ 1 1 1 1], L_0x15c0209f0, L_0x15c0209f0, L_0x15c0209f0, L_0x15c0209f0;
LS_0x15c0208b0_0_24 .concat [ 1 1 1 1], L_0x15c0209f0, L_0x15c0209f0, L_0x15c0209f0, L_0x15c0209f0;
LS_0x15c0208b0_0_28 .concat [ 1 1 1 1], L_0x15c0209f0, L_0x15c0209f0, L_0x15c0209f0, L_0x15c0209f0;
LS_0x15c0208b0_0_32 .concat [ 1 1 1 1], L_0x15c0209f0, L_0x15c0209f0, L_0x15c0209f0, L_0x15c0209f0;
LS_0x15c0208b0_0_36 .concat [ 1 1 1 1], L_0x15c0209f0, L_0x15c0209f0, L_0x15c0209f0, L_0x15c0209f0;
LS_0x15c0208b0_0_40 .concat [ 1 1 1 1], L_0x15c0209f0, L_0x15c0209f0, L_0x15c0209f0, L_0x15c0209f0;
LS_0x15c0208b0_1_0 .concat [ 4 4 4 4], LS_0x15c0208b0_0_0, LS_0x15c0208b0_0_4, LS_0x15c0208b0_0_8, LS_0x15c0208b0_0_12;
LS_0x15c0208b0_1_4 .concat [ 4 4 4 4], LS_0x15c0208b0_0_16, LS_0x15c0208b0_0_20, LS_0x15c0208b0_0_24, LS_0x15c0208b0_0_28;
LS_0x15c0208b0_1_8 .concat [ 4 4 4 0], LS_0x15c0208b0_0_32, LS_0x15c0208b0_0_36, LS_0x15c0208b0_0_40;
L_0x15c0208b0 .concat [ 16 16 12 0], LS_0x15c0208b0_1_0, LS_0x15c0208b0_1_4, LS_0x15c0208b0_1_8;
L_0x15c020d30 .part L_0x15c021860, 12, 8;
L_0x15c020e90 .part L_0x15c021860, 20, 1;
L_0x15c020f30 .part L_0x15c021860, 21, 10;
LS_0x15c020dd0_0_0 .concat [ 1 10 1 8], L_0x1600682e0, L_0x15c020f30, L_0x15c020e90, L_0x15c020d30;
LS_0x15c020dd0_0_4 .concat [ 44 0 0 0], L_0x15c0208b0;
L_0x15c020dd0 .concat [ 20 44 0 0], LS_0x15c020dd0_0_0, LS_0x15c020dd0_0_4;
S_0x15c019da0 .scope module, "register_file" "register_file" 4 101, 8 1 0, S_0x15c0058f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 5 "write_addr";
    .port_info 4 /INPUT 64 "write_data";
    .port_info 5 /INPUT 5 "read_addr1";
    .port_info 6 /INPUT 5 "read_addr2";
    .port_info 7 /OUTPUT 64 "read_data1";
    .port_info 8 /OUTPUT 64 "read_data2";
v0x15c01a2f0_0 .net *"_ivl_0", 31 0, L_0x15c01e060;  1 drivers
v0x15c01a3b0_0 .net *"_ivl_10", 63 0, L_0x15c01e340;  1 drivers
v0x15c01a460_0 .net *"_ivl_12", 6 0, L_0x15c01e420;  1 drivers
L_0x1600680e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15c01a520_0 .net *"_ivl_15", 1 0, L_0x1600680e8;  1 drivers
v0x15c01a5d0_0 .net *"_ivl_18", 31 0, L_0x15c01e6c0;  1 drivers
L_0x160068130 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15c01a6c0_0 .net *"_ivl_21", 26 0, L_0x160068130;  1 drivers
L_0x160068178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15c01a770_0 .net/2u *"_ivl_22", 31 0, L_0x160068178;  1 drivers
v0x15c01a820_0 .net *"_ivl_24", 0 0, L_0x15c01e800;  1 drivers
L_0x1600681c0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15c01a8c0_0 .net/2u *"_ivl_26", 63 0, L_0x1600681c0;  1 drivers
v0x15c01a9d0_0 .net *"_ivl_28", 63 0, L_0x15c01e960;  1 drivers
L_0x160068010 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15c01aa80_0 .net *"_ivl_3", 26 0, L_0x160068010;  1 drivers
v0x15c01ab30_0 .net *"_ivl_30", 6 0, L_0x15c01ea00;  1 drivers
L_0x160068208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15c01abe0_0 .net *"_ivl_33", 1 0, L_0x160068208;  1 drivers
L_0x160068058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15c01ac90_0 .net/2u *"_ivl_4", 31 0, L_0x160068058;  1 drivers
v0x15c01ad40_0 .net *"_ivl_6", 0 0, L_0x15c01e1d0;  1 drivers
L_0x1600680a0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15c01ade0_0 .net/2u *"_ivl_8", 63 0, L_0x1600680a0;  1 drivers
v0x15c01ae90_0 .net "clk", 0 0, v0x15c01d320_0;  alias, 1 drivers
v0x15c01b020_0 .net "read_addr1", 4 0, L_0x15c01ee80;  1 drivers
v0x15c01b0b0_0 .net "read_addr2", 4 0, L_0x15c01ef20;  1 drivers
v0x15c01b150_0 .net "read_data1", 63 0, L_0x15c01e5a0;  alias, 1 drivers
v0x15c01b210_0 .net "read_data2", 63 0, L_0x15c01eb70;  alias, 1 drivers
v0x15c01b2a0 .array "registers", 31 0, 63 0;
v0x15c01b330_0 .net "rst_n", 0 0, v0x15c01dcb0_0;  alias, 1 drivers
v0x15c01b3c0_0 .net "write_addr", 4 0, L_0x15c01ecd0;  1 drivers
v0x15c01b450_0 .net "write_data", 63 0, L_0x15c01ed70;  1 drivers
v0x15c01b4e0_0 .net "write_enable", 0 0, v0x15c018240_0;  alias, 1 drivers
E_0x15c01a040/0 .event negedge, v0x15c01b330_0;
E_0x15c01a040/1 .event posedge, v0x15c01ae90_0;
E_0x15c01a040 .event/or E_0x15c01a040/0, E_0x15c01a040/1;
L_0x15c01e060 .concat [ 5 27 0 0], L_0x15c01ee80, L_0x160068010;
L_0x15c01e1d0 .cmp/eq 32, L_0x15c01e060, L_0x160068058;
L_0x15c01e340 .array/port v0x15c01b2a0, L_0x15c01e420;
L_0x15c01e420 .concat [ 5 2 0 0], L_0x15c01ee80, L_0x1600680e8;
L_0x15c01e5a0 .functor MUXZ 64, L_0x15c01e340, L_0x1600680a0, L_0x15c01e1d0, C4<>;
L_0x15c01e6c0 .concat [ 5 27 0 0], L_0x15c01ef20, L_0x160068130;
L_0x15c01e800 .cmp/eq 32, L_0x15c01e6c0, L_0x160068178;
L_0x15c01e960 .array/port v0x15c01b2a0, L_0x15c01ea00;
L_0x15c01ea00 .concat [ 5 2 0 0], L_0x15c01ef20, L_0x160068208;
L_0x15c01eb70 .functor MUXZ 64, L_0x15c01e960, L_0x1600681c0, L_0x15c01e800, C4<>;
S_0x15c01a080 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 8 19, 8 19 0, S_0x15c019da0;
 .timescale 0 0;
v0x15c01a240_0 .var/2s "i", 31 0;
    .scope S_0x15c016d50;
T_0 ;
Ewait_0 .event/or E_0x15c0178a0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x15c017e00_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x15c017d50_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x15c017b20_0, 0, 4;
    %jmp T_0.11;
T_0.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x15c017b20_0, 0, 4;
    %jmp T_0.11;
T_0.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x15c017b20_0, 0, 4;
    %jmp T_0.11;
T_0.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x15c017b20_0, 0, 4;
    %jmp T_0.11;
T_0.3 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x15c017b20_0, 0, 4;
    %jmp T_0.11;
T_0.4 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x15c017b20_0, 0, 4;
    %jmp T_0.11;
T_0.5 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x15c017b20_0, 0, 4;
    %jmp T_0.11;
T_0.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x15c017b20_0, 0, 4;
    %jmp T_0.11;
T_0.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x15c017b20_0, 0, 4;
    %jmp T_0.11;
T_0.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x15c017b20_0, 0, 4;
    %jmp T_0.11;
T_0.9 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x15c017b20_0, 0, 4;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x15c016d50;
T_1 ;
Ewait_1 .event/or E_0x15c017840, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x15c017d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x15c017a60_0, 0, 4;
    %jmp T_1.9;
T_1.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x15c017a60_0, 0, 4;
    %jmp T_1.9;
T_1.1 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x15c017a60_0, 0, 4;
    %jmp T_1.9;
T_1.2 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x15c017a60_0, 0, 4;
    %jmp T_1.9;
T_1.3 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x15c017a60_0, 0, 4;
    %jmp T_1.9;
T_1.4 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x15c017a60_0, 0, 4;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x15c017a60_0, 0, 4;
    %jmp T_1.9;
T_1.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x15c017a60_0, 0, 4;
    %jmp T_1.9;
T_1.7 ;
    %load/vec4 v0x15c017e00_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_1.10, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_1.11, 8;
T_1.10 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_1.11, 8;
 ; End of false expr.
    %blend;
T_1.11;
    %store/vec4 v0x15c017a60_0, 0, 4;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x15c016d50;
T_2 ;
Ewait_2 .event/or E_0x15c0177f0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x15c017d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x15c0179c0_0, 0, 4;
    %jmp T_2.7;
T_2.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x15c0179c0_0, 0, 4;
    %jmp T_2.7;
T_2.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x15c0179c0_0, 0, 4;
    %jmp T_2.7;
T_2.2 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x15c0179c0_0, 0, 4;
    %jmp T_2.7;
T_2.3 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x15c0179c0_0, 0, 4;
    %jmp T_2.7;
T_2.4 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x15c0179c0_0, 0, 4;
    %jmp T_2.7;
T_2.5 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x15c0179c0_0, 0, 4;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x15c016d50;
T_3 ;
Ewait_3 .event/or E_0x15c017790, E_0x0;
    %wait Ewait_3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15c018240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15c018050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15c0180f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15c017cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15c017eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15c017fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15c017bd0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x15c0178f0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15c0182e0_0, 0, 2;
    %load/vec4 v0x15c018190_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15c018240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15c018050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15c0180f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15c017cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15c017eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15c017fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15c017bd0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x15c0178f0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15c0182e0_0, 0, 2;
    %jmp T_3.10;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15c018240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15c018050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15c017bd0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x15c0178f0_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x15c0182e0_0, 0, 2;
    %jmp T_3.10;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15c0180f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15c017bd0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x15c0178f0_0, 0, 4;
    %jmp T_3.10;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15c017cb0_0, 0, 1;
    %load/vec4 v0x15c0179c0_0;
    %store/vec4 v0x15c0178f0_0, 0, 4;
    %jmp T_3.10;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15c018240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15c017fc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15c017bd0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x15c0178f0_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x15c0182e0_0, 0, 2;
    %jmp T_3.10;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15c018240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15c017eb0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x15c0182e0_0, 0, 2;
    %jmp T_3.10;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15c018240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15c017bd0_0, 0, 1;
    %load/vec4 v0x15c017a60_0;
    %store/vec4 v0x15c0178f0_0, 0, 4;
    %jmp T_3.10;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15c018240_0, 0, 1;
    %load/vec4 v0x15c017b20_0;
    %store/vec4 v0x15c0178f0_0, 0, 4;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15c018240_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x15c0182e0_0, 0, 2;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15c018240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15c017bd0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x15c0182e0_0, 0, 2;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x15c019da0;
T_4 ;
    %wait E_0x15c01a040;
    %load/vec4 v0x15c01b330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %fork t_1, S_0x15c01a080;
    %jmp t_0;
    .scope S_0x15c01a080;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15c01a240_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x15c01a240_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0x15c01a240_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15c01b2a0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15c01a240_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x15c01a240_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %end;
    .scope S_0x15c019da0;
t_0 %join;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x15c01b4e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.6, 9;
    %load/vec4 v0x15c01b3c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x15c01b450_0;
    %load/vec4 v0x15c01b3c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15c01b2a0, 0, 4;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x15c0184b0;
T_5 ;
Ewait_4 .event/or E_0x15c018670, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x15c019b60_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x15c019950_0, 0, 64;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v0x15c0198a0_0;
    %store/vec4 v0x15c019950_0, 0, 64;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v0x15c0198a0_0;
    %store/vec4 v0x15c019950_0, 0, 64;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v0x15c0198a0_0;
    %store/vec4 v0x15c019950_0, 0, 64;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0x15c019c10_0;
    %store/vec4 v0x15c019950_0, 0, 64;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0x15c0197f0_0;
    %store/vec4 v0x15c019950_0, 0, 64;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0x15c019cc0_0;
    %store/vec4 v0x15c019950_0, 0, 64;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0x15c019cc0_0;
    %store/vec4 v0x15c019950_0, 0, 64;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v0x15c019ab0_0;
    %store/vec4 v0x15c019950_0, 0, 64;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x15c005c90;
T_6 ;
Ewait_5 .event/or E_0x15c006460, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0x15c0166f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x15c016a80_0, 0, 64;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0x15c016920_0;
    %load/vec4 v0x15c0169d0_0;
    %add;
    %store/vec4 v0x15c016a80_0, 0, 64;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0x15c016920_0;
    %load/vec4 v0x15c0169d0_0;
    %sub;
    %store/vec4 v0x15c016a80_0, 0, 64;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0x15c016920_0;
    %ix/getv 4, v0x15c016b90_0;
    %shiftl 4;
    %store/vec4 v0x15c016a80_0, 0, 64;
    %jmp T_6.11;
T_6.3 ;
    %pushi/vec4 0, 0, 63;
    %load/vec4 v0x15c016920_0;
    %load/vec4 v0x15c0169d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15c016a80_0, 0, 64;
    %jmp T_6.11;
T_6.4 ;
    %pushi/vec4 0, 0, 63;
    %load/vec4 v0x15c016920_0;
    %load/vec4 v0x15c0169d0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15c016a80_0, 0, 64;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0x15c016920_0;
    %load/vec4 v0x15c0169d0_0;
    %xor;
    %store/vec4 v0x15c016a80_0, 0, 64;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0x15c016920_0;
    %ix/getv 4, v0x15c016b90_0;
    %shiftr 4;
    %store/vec4 v0x15c016a80_0, 0, 64;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0x15c016920_0;
    %ix/getv 4, v0x15c016b90_0;
    %shiftr/s 4;
    %store/vec4 v0x15c016a80_0, 0, 64;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0x15c016920_0;
    %load/vec4 v0x15c0169d0_0;
    %or;
    %store/vec4 v0x15c016a80_0, 0, 64;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0x15c016920_0;
    %load/vec4 v0x15c0169d0_0;
    %and;
    %store/vec4 v0x15c016a80_0, 0, 64;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x15c0058f0;
T_7 ;
Ewait_6 .event/or E_0x15c005c50, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x15c01c630_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15c01ba90_0, 0, 1;
    %jmp T_7.7;
T_7.0 ;
    %load/vec4 v0x15c01d150_0;
    %store/vec4 v0x15c01ba90_0, 0, 1;
    %jmp T_7.7;
T_7.1 ;
    %load/vec4 v0x15c01d150_0;
    %inv;
    %store/vec4 v0x15c01ba90_0, 0, 1;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v0x15c01c7e0_0;
    %store/vec4 v0x15c01ba90_0, 0, 1;
    %jmp T_7.7;
T_7.3 ;
    %load/vec4 v0x15c01c7e0_0;
    %inv;
    %store/vec4 v0x15c01ba90_0, 0, 1;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v0x15c01c870_0;
    %store/vec4 v0x15c01ba90_0, 0, 1;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v0x15c01c870_0;
    %inv;
    %store/vec4 v0x15c01ba90_0, 0, 1;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x15c0058f0;
T_8 ;
Ewait_7 .event/or E_0x15c0052d0, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0x15c01d010_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x15c01caf0_0, 0, 64;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x15c01b9e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.4, 9;
    %load/vec4 v0x15c01ba90_0;
    %and;
T_8.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x15c01cb80_0;
    %load/vec4 v0x15c01c570_0;
    %add;
    %store/vec4 v0x15c01caf0_0, 0, 64;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x15c01c6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %load/vec4 v0x15c01cb80_0;
    %load/vec4 v0x15c01c570_0;
    %add;
    %store/vec4 v0x15c01caf0_0, 0, 64;
    %jmp T_8.6;
T_8.5 ;
    %load/vec4 v0x15c01c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.7, 8;
    %load/vec4 v0x15c01cc20_0;
    %load/vec4 v0x15c01c570_0;
    %add;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967294, 0, 32;
    %and;
    %store/vec4 v0x15c01caf0_0, 0, 64;
    %jmp T_8.8;
T_8.7 ;
    %load/vec4 v0x15c01cb80_0;
    %addi 4, 0, 64;
    %store/vec4 v0x15c01caf0_0, 0, 64;
T_8.8 ;
T_8.6 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x15c0058f0;
T_9 ;
    %wait E_0x15c01a040;
    %load/vec4 v0x15c01d010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x15c01cb80_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x15c01caf0_0;
    %assign/vec4 v0x15c01cb80_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x15c0058f0;
T_10 ;
    %wait E_0x15c01a040;
    %load/vec4 v0x15c01d010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 303;
    %assign/vec4 v0x15c01bbd0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x15c01cb80_0;
    %ix/load 4, 239, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15c01bbd0_0, 4, 5;
    %load/vec4 v0x15c01c630_0;
    %ix/load 4, 207, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15c01bbd0_0, 4, 5;
    %load/vec4 v0x15c01cc20_0;
    %ix/load 4, 143, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15c01bbd0_0, 4, 5;
    %load/vec4 v0x15c01c240_0;
    %ix/load 4, 79, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15c01bbd0_0, 4, 5;
    %load/vec4 v0x15c01c570_0;
    %ix/load 4, 15, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15c01bbd0_0, 4, 5;
    %load/vec4 v0x15c01c630_0;
    %parti/s 5, 15, 5;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15c01bbd0_0, 4, 5;
    %load/vec4 v0x15c01c630_0;
    %parti/s 5, 20, 6;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15c01bbd0_0, 4, 5;
    %load/vec4 v0x15c01c630_0;
    %parti/s 5, 7, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15c01bbd0_0, 4, 5;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x15c0058f0;
T_11 ;
    %wait E_0x15c01a040;
    %load/vec4 v0x15c01d010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 270;
    %assign/vec4 v0x15c01c160_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x15c01bbd0_0;
    %parti/u 64, 239, 32;
    %ix/load 4, 206, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15c01c160_0, 4, 5;
    %load/vec4 v0x15c01b880_0;
    %ix/load 4, 142, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15c01c160_0, 4, 5;
    %load/vec4 v0x15c01bbd0_0;
    %parti/u 64, 79, 32;
    %ix/load 4, 78, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15c01c160_0, 4, 5;
    %load/vec4 v0x15c01bbd0_0;
    %parti/u 64, 15, 32;
    %ix/load 4, 14, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15c01c160_0, 4, 5;
    %load/vec4 v0x15c01bbd0_0;
    %parti/u 5, 0, 32;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15c01c160_0, 4, 5;
    %load/vec4 v0x15c01c9b0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15c01c160_0, 4, 5;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15c01c160_0, 4, 5;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x15c0058f0;
T_12 ;
    %wait E_0x15c01a040;
    %load/vec4 v0x15c01d010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 262;
    %assign/vec4 v0x15c01ca60_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x15c01c160_0;
    %parti/u 64, 206, 32;
    %ix/load 4, 198, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15c01ca60_0, 4, 5;
    %load/vec4 v0x15c01c160_0;
    %parti/u 64, 142, 32;
    %ix/load 4, 134, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15c01ca60_0, 4, 5;
    %load/vec4 v0x15c01bed0_0;
    %ix/load 4, 70, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15c01ca60_0, 4, 5;
    %load/vec4 v0x15c01c160_0;
    %parti/u 64, 14, 32;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15c01ca60_0, 4, 5;
    %load/vec4 v0x15c01c160_0;
    %parti/u 5, 9, 32;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15c01ca60_0, 4, 5;
    %load/vec4 v0x15c01c160_0;
    %parti/u 1, 8, 32;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15c01ca60_0, 4, 5;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x15c0058f0;
T_13 ;
    %wait E_0x15c01a040;
    %load/vec4 v0x15c01d010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 133;
    %assign/vec4 v0x15c01d0c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x15c01ca60_0;
    %parti/u 64, 198, 32;
    %ix/load 4, 69, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15c01d0c0_0, 4, 5;
    %load/vec4 v0x15c01cf80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %jmp T_13.6;
T_13.2 ;
    %load/vec4 v0x15c01ca60_0;
    %parti/u 64, 134, 32;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15c01d0c0_0, 4, 5;
    %jmp T_13.6;
T_13.3 ;
    %load/vec4 v0x15c01ca60_0;
    %parti/u 64, 70, 32;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15c01d0c0_0, 4, 5;
    %jmp T_13.6;
T_13.4 ;
    %load/vec4 v0x15c01ca60_0;
    %parti/u 64, 198, 32;
    %addi 4, 0, 64;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15c01d0c0_0, 4, 5;
    %jmp T_13.6;
T_13.5 ;
    %load/vec4 v0x15c01ca60_0;
    %parti/u 64, 6, 32;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15c01d0c0_0, 4, 5;
    %jmp T_13.6;
T_13.6 ;
    %pop/vec4 1;
    %load/vec4 v0x15c01ca60_0;
    %parti/u 5, 1, 32;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x15c01d0c0_0, 4, 5;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x15c005780;
T_14 ;
    %vpi_call/w 3 25 "$readmemh", "test_program.hex", v0x15c01d9a0 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x15c005780;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15c01d320_0, 0, 1;
T_15.0 ;
    %delay 5, 0;
    %load/vec4 v0x15c01d320_0;
    %inv;
    %store/vec4 v0x15c01d320_0, 0, 1;
    %jmp T_15.0;
    %end;
    .thread T_15;
    .scope S_0x15c005780;
T_16 ;
    %wait E_0x15c005720;
    %load/vec4 v0x15c01dc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x15c01da30_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x15c01d9a0, 4;
    %assign/vec4 v0x15c01dac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15c01db50_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15c01db50_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x15c005780;
T_17 ;
    %wait E_0x15c005720;
    %load/vec4 v0x15c01d7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x15c01d870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x15c01d520_0;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 240, 0, 8;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 8;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_17.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_17.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_17.13, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_17.14, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_17.15, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_17.16, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_17.17, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 8;
    %cmp/u;
    %jmp/1 T_17.18, 6;
    %jmp T_17.19;
T_17.4 ;
    %load/vec4 v0x15c01d5b0_0;
    %load/vec4 v0x15c01d490_0;
    %parti/s 9, 3, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15c01d400, 0, 4;
    %jmp T_17.19;
T_17.5 ;
    %load/vec4 v0x15c01d5b0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x15c01d490_0;
    %parti/s 9, 3, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15c01d400, 0, 4;
    %jmp T_17.19;
T_17.6 ;
    %load/vec4 v0x15c01d5b0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x15c01d490_0;
    %parti/s 9, 3, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 32, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x15c01d400, 4, 5;
    %jmp T_17.19;
T_17.7 ;
    %load/vec4 v0x15c01d5b0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x15c01d490_0;
    %parti/s 9, 3, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15c01d400, 0, 4;
    %jmp T_17.19;
T_17.8 ;
    %load/vec4 v0x15c01d5b0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x15c01d490_0;
    %parti/s 9, 3, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x15c01d400, 4, 5;
    %jmp T_17.19;
T_17.9 ;
    %load/vec4 v0x15c01d5b0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x15c01d490_0;
    %parti/s 9, 3, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 32, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x15c01d400, 4, 5;
    %jmp T_17.19;
T_17.10 ;
    %load/vec4 v0x15c01d5b0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x15c01d490_0;
    %parti/s 9, 3, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 48, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x15c01d400, 4, 5;
    %jmp T_17.19;
T_17.11 ;
    %load/vec4 v0x15c01d5b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x15c01d490_0;
    %parti/s 9, 3, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15c01d400, 0, 4;
    %jmp T_17.19;
T_17.12 ;
    %load/vec4 v0x15c01d5b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x15c01d490_0;
    %parti/s 9, 3, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x15c01d400, 4, 5;
    %jmp T_17.19;
T_17.13 ;
    %load/vec4 v0x15c01d5b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x15c01d490_0;
    %parti/s 9, 3, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x15c01d400, 4, 5;
    %jmp T_17.19;
T_17.14 ;
    %load/vec4 v0x15c01d5b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x15c01d490_0;
    %parti/s 9, 3, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x15c01d400, 4, 5;
    %jmp T_17.19;
T_17.15 ;
    %load/vec4 v0x15c01d5b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x15c01d490_0;
    %parti/s 9, 3, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 32, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x15c01d400, 4, 5;
    %jmp T_17.19;
T_17.16 ;
    %load/vec4 v0x15c01d5b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x15c01d490_0;
    %parti/s 9, 3, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 40, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x15c01d400, 4, 5;
    %jmp T_17.19;
T_17.17 ;
    %load/vec4 v0x15c01d5b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x15c01d490_0;
    %parti/s 9, 3, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 48, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x15c01d400, 4, 5;
    %jmp T_17.19;
T_17.18 ;
    %load/vec4 v0x15c01d5b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x15c01d490_0;
    %parti/s 9, 3, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 56, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x15c01d400, 4, 5;
    %jmp T_17.19;
T_17.19 ;
    %pop/vec4 1;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x15c01d490_0;
    %parti/s 9, 3, 3;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x15c01d400, 4;
    %assign/vec4 v0x15c01d680_0, 0;
T_17.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15c01d710_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15c01d710_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x15c005780;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15c01dcb0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15c01dcb0_0, 0, 1;
    %pushi/vec4 1000, 0, 32;
T_18.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.1, 5;
    %jmp/1 T_18.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x15c005720;
    %jmp T_18.0;
T_18.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 107 "$display", "Test completed" {0 0 0};
    %vpi_call/w 3 108 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x15c005780;
T_19 ;
    %vpi_call/w 3 113 "$monitor", "Time=%0t pc=%0h instruction=%0h", $time, v0x15c01da30_0, v0x15c01dac0_0 {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "src/utils/riscv_tb.sv";
    "src/core/riscv_core.sv";
    "src/alu/alu.sv";
    "src/control/control_unit.sv";
    "src/core/immediate_generator.sv";
    "src/core/register_file.sv";
