/**********************************************************************/
/*   ____  ____                                                       */
/*  /   /\/   /                                                       */
/* /___/  \  /                                                        */
/* \   \   \/                                                       */
/*  \   \        Copyright (c) 2003-2009 Xilinx, Inc.                */
/*  /   /          All Right Reserved.                                 */
/* /---/   /\                                                         */
/* \   \  /  \                                                      */
/*  \___\/\___\                                                    */
/***********************************************************************/

#include "xsi.h"

struct XSI_INFO xsi_info;



int main(int argc, char **argv)
{
    xsi_init_design(argc, argv);
    xsi_register_info(&xsi_info);

    xsi_register_min_prec_unit(-12);
    work_m_00000000003032423130_2858095548_init();
    unisims_ver_m_00000000000236260522_2449448540_init();
    unisims_ver_m_00000000003510477262_2316096324_init();
    unisims_ver_m_00000000001762375489_3501834183_init();
    work_m_00000000001011629094_0909206738_init();
    work_m_00000000000267086209_2514514679_init();
    work_m_00000000004084247492_3187544380_init();
    unisims_ver_m_00000000003927721830_1593237687_init();
    work_m_00000000001326939100_0186077234_init();
    work_m_00000000003141765960_1064033623_init();
    unisims_ver_m_00000000003149700083_1668249201_init();
    unisims_ver_m_00000000002549801008_4245414866_init();
    unisims_ver_m_00000000001162476414_1323117156_init();
    unisims_ver_m_00000000002123152668_0970595058_init();
    work_m_00000000000936212342_0070012638_init();
    work_m_00000000003820138485_2484747113_init();
    work_m_00000000001662062654_1931955998_init();
    work_m_00000000002738371156_2002060500_init();
    work_m_00000000000197330456_0182372474_init();
    work_m_00000000001304455177_4283663877_init();
    work_m_00000000000339650694_1532905740_init();
    work_m_00000000002456021402_3037777339_init();
    work_m_00000000002575704824_0886308060_init();
    work_m_00000000001317699752_1871713313_init();
    work_m_00000000000823279913_1137345619_init();
    xilinxcorelib_ver_m_00000000001358910285_2343122980_init();
    xilinxcorelib_ver_m_00000000001687936702_2843080771_init();
    xilinxcorelib_ver_m_00000000000277421008_0794938255_init();
    xilinxcorelib_ver_m_00000000001603977570_2338507220_init();
    work_m_00000000000403262735_2356217838_init();
    work_m_00000000001687218586_3618253087_init();
    work_m_00000000003729913978_2421032370_init();
    work_m_00000000003875685515_3575488386_init();
    work_m_00000000000583052485_3823007873_init();
    work_m_00000000001179075618_0617297638_init();
    work_m_00000000004134447467_2073120511_init();


    xsi_register_tops("work_m_00000000001179075618_0617297638");
    xsi_register_tops("work_m_00000000004134447467_2073120511");


    return xsi_run_simulation(argc, argv);

}
