xst -intstyle ise -ifn "/home/jeas/Microeletronica/test_and_port/and_port/and_port.xst" -ofn "/home/jeas/Microeletronica/test_and_port/and_port/and_port.syr" 
ngdbuild -intstyle ise -dd _ngo -i -p xbr and_port.ngc and_port.ngd  
cpldfit -intstyle ise -p xc2c*-*-* -ofmt vhdl -optimize density -htmlrpt -loc on -slew fast -init low -inputs 32 -pterms 28 -unused keeper -terminate keeper -iostd LVCMOS18 and_port.ngd 
XSLTProcess and_port_build.xml 
tsim -intstyle ise and_port and_port.nga 
taengine -intstyle ise -f and_port -w --format html1 -l and_port_html/tim/timing_report.htm 
hprep6 -s IEEE1149 -i and_port 
netgen -intstyle ise -sdf_anno true -sdf_path "netgen/fit" -insert_glbl true -w -dir netgen/fit -ofmt verilog -sim and_port.nga and_port_timesim.v 
vhdtdtfi -prj and_port -o /home/jeas/Microeletronica/test_and_port/and_port/and_port.tfi -module and_port -template /home/jeas/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror -lib work and_port.vhd 
