============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 26 2019  09:51:45 pm
  Module:                 dsc_mul
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                             
  Gate   Instances    Area     Library   
-----------------------------------------
AND2X1          11    25.811    gscl45nm 
AOI21X1         27    76.027    gscl45nm 
BUFX2           65   152.522    gscl45nm 
DFFSR           39   402.659    gscl45nm 
FAX1             1     8.917    gscl45nm 
HAX1            76   356.668    gscl45nm 
INVX1          141   198.514    gscl45nm 
MUX2X1          35   131.404    gscl45nm 
NAND3X1          1     2.346    gscl45nm 
NOR3X1           1     2.816    gscl45nm 
OAI21X1         18    50.684    gscl45nm 
OR2X1            1     2.346    gscl45nm 
XOR2X1           5    23.465    gscl45nm 
-----------------------------------------
total          421  1434.181             


                                     
   Type    Instances   Area   Area % 
-------------------------------------
sequential        39  402.659   28.1 
inverter         141  198.514   13.8 
buffer            65  152.522   10.6 
logic            176  680.485   47.4 
-------------------------------------
total            421 1434.181  100.0 

