<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p143" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_143{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_143{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_143{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_143{left:82px;bottom:998px;letter-spacing:-0.17px;}
#t5_143{left:139px;bottom:998px;letter-spacing:-0.17px;}
#t6_143{left:190px;bottom:998px;letter-spacing:-0.15px;}
#t7_143{left:438px;bottom:998px;letter-spacing:-0.13px;}
#t8_143{left:531px;bottom:998px;letter-spacing:-0.12px;}
#t9_143{left:531px;bottom:976px;letter-spacing:-0.12px;}
#ta_143{left:82px;bottom:952px;letter-spacing:-0.17px;}
#tb_143{left:139px;bottom:952px;letter-spacing:-0.17px;}
#tc_143{left:190px;bottom:952px;letter-spacing:-0.15px;}
#td_143{left:438px;bottom:952px;letter-spacing:-0.13px;}
#te_143{left:531px;bottom:952px;letter-spacing:-0.12px;}
#tf_143{left:531px;bottom:930px;letter-spacing:-0.12px;}
#tg_143{left:83px;bottom:906px;letter-spacing:-0.16px;}
#th_143{left:139px;bottom:906px;letter-spacing:-0.17px;}
#ti_143{left:190px;bottom:906px;letter-spacing:-0.15px;}
#tj_143{left:438px;bottom:906px;letter-spacing:-0.14px;}
#tk_143{left:531px;bottom:906px;letter-spacing:-0.12px;}
#tl_143{left:190px;bottom:860px;letter-spacing:-0.11px;}
#tm_143{left:531px;bottom:860px;letter-spacing:-0.15px;}
#tn_143{left:531px;bottom:839px;letter-spacing:-0.11px;}
#to_143{left:190px;bottom:814px;letter-spacing:-0.14px;}
#tp_143{left:531px;bottom:814px;letter-spacing:-0.14px;}
#tq_143{left:190px;bottom:790px;letter-spacing:-0.17px;}
#tr_143{left:531px;bottom:790px;letter-spacing:-0.14px;word-spacing:0.01px;}
#ts_143{left:531px;bottom:768px;letter-spacing:-0.1px;}
#tt_143{left:531px;bottom:752px;letter-spacing:-0.1px;}
#tu_143{left:190px;bottom:727px;letter-spacing:-0.14px;}
#tv_143{left:531px;bottom:727px;letter-spacing:-0.14px;}
#tw_143{left:83px;bottom:703px;letter-spacing:-0.16px;}
#tx_143{left:139px;bottom:703px;letter-spacing:-0.16px;}
#ty_143{left:190px;bottom:703px;letter-spacing:-0.14px;}
#tz_143{left:438px;bottom:703px;letter-spacing:-0.13px;}
#t10_143{left:531px;bottom:703px;letter-spacing:-0.11px;}
#t11_143{left:531px;bottom:686px;letter-spacing:-0.13px;}
#t12_143{left:531px;bottom:664px;letter-spacing:-0.12px;}
#t13_143{left:190px;bottom:640px;}
#t14_143{left:531px;bottom:640px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t15_143{left:531px;bottom:619px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t16_143{left:531px;bottom:602px;letter-spacing:-0.11px;}
#t17_143{left:531px;bottom:585px;letter-spacing:-0.13px;}
#t18_143{left:190px;bottom:561px;}
#t19_143{left:531px;bottom:561px;letter-spacing:-0.12px;}
#t1a_143{left:531px;bottom:539px;letter-spacing:-0.12px;}
#t1b_143{left:531px;bottom:522px;letter-spacing:-0.12px;}
#t1c_143{left:190px;bottom:498px;}
#t1d_143{left:531px;bottom:498px;letter-spacing:-0.12px;}
#t1e_143{left:531px;bottom:477px;letter-spacing:-0.12px;}
#t1f_143{left:531px;bottom:460px;letter-spacing:-0.11px;}
#t1g_143{left:531px;bottom:443px;letter-spacing:-0.12px;}
#t1h_143{left:190px;bottom:419px;}
#t1i_143{left:531px;bottom:419px;letter-spacing:-0.12px;}
#t1j_143{left:531px;bottom:397px;letter-spacing:-0.12px;}
#t1k_143{left:531px;bottom:380px;letter-spacing:-0.11px;}
#t1l_143{left:531px;bottom:364px;letter-spacing:-0.12px;}
#t1m_143{left:190px;bottom:339px;letter-spacing:-0.11px;}
#t1n_143{left:531px;bottom:339px;letter-spacing:-0.14px;}
#t1o_143{left:190px;bottom:315px;}
#t1p_143{left:531px;bottom:315px;letter-spacing:-0.12px;}
#t1q_143{left:531px;bottom:293px;letter-spacing:-0.12px;}
#t1r_143{left:531px;bottom:276px;letter-spacing:-0.11px;}
#t1s_143{left:190px;bottom:252px;letter-spacing:-0.18px;}
#t1t_143{left:531px;bottom:252px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1u_143{left:531px;bottom:231px;letter-spacing:-0.12px;}
#t1v_143{left:531px;bottom:214px;letter-spacing:-0.11px;}
#t1w_143{left:531px;bottom:197px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1x_143{left:190px;bottom:173px;letter-spacing:-0.17px;}
#t1y_143{left:531px;bottom:173px;letter-spacing:-0.12px;}
#t1z_143{left:531px;bottom:151px;letter-spacing:-0.12px;}
#t20_143{left:531px;bottom:134px;letter-spacing:-0.11px;}
#t21_143{left:149px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t22_143{left:239px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t23_143{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t24_143{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t25_143{left:227px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t26_143{left:460px;bottom:1046px;letter-spacing:-0.13px;}
#t27_143{left:643px;bottom:1046px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t28_143{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t29_143{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_143{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_143{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_143{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_143{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_143{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts143" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg143Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg143" style="-webkit-user-select: none;"><object width="935" height="1210" data="143/143.svg" type="image/svg+xml" id="pdf143" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_143" class="t s1_143">Vol. 4 </span><span id="t2_143" class="t s1_143">2-127 </span>
<span id="t3_143" class="t s2_143">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_143" class="t s3_143">639H </span><span id="t5_143" class="t s3_143">1593 </span><span id="t6_143" class="t s3_143">MSR_PP0_ENERGY_STATUS </span><span id="t7_143" class="t s3_143">Package </span><span id="t8_143" class="t s3_143">PP0 Energy Status (R/O) </span>
<span id="t9_143" class="t s3_143">See Section 15.10.4, “PP0/PP1 RAPL Domains.” </span>
<span id="ta_143" class="t s3_143">641H </span><span id="tb_143" class="t s3_143">1601 </span><span id="tc_143" class="t s3_143">MSR_PP1_ENERGY_STATUS </span><span id="td_143" class="t s3_143">Package </span><span id="te_143" class="t s3_143">PP1 Energy Status (R/O) </span>
<span id="tf_143" class="t s3_143">See Section 15.10.4, “PP0/PP1 RAPL Domains.” </span>
<span id="tg_143" class="t s3_143">64CH </span><span id="th_143" class="t s3_143">1612 </span><span id="ti_143" class="t s3_143">MSR_TURBO_ACTIVATION_RATIO </span><span id="tj_143" class="t s3_143">Package </span><span id="tk_143" class="t s3_143">ConfigTDP Control (R/W) </span>
<span id="tl_143" class="t s3_143">7:0 </span><span id="tm_143" class="t s3_143">MAX_NON_TURBO_RATIO (RW/L) </span>
<span id="tn_143" class="t s3_143">System BIOS can program this field. </span>
<span id="to_143" class="t s3_143">30:8 </span><span id="tp_143" class="t s3_143">Reserved </span>
<span id="tq_143" class="t s3_143">31 </span><span id="tr_143" class="t s3_143">TURBO_ACTIVATION_RATIO_Lock (RW/L) </span>
<span id="ts_143" class="t s3_143">When this bit is set, the content of this register is </span>
<span id="tt_143" class="t s3_143">locked until a reset. </span>
<span id="tu_143" class="t s3_143">63:32 </span><span id="tv_143" class="t s3_143">Reserved </span>
<span id="tw_143" class="t s3_143">64FH </span><span id="tx_143" class="t s3_143">1615 </span><span id="ty_143" class="t s3_143">MSR_CORE_PERF_LIMIT_REASONS </span><span id="tz_143" class="t s3_143">Package </span><span id="t10_143" class="t s3_143">Indicator of Frequency Clipping in Processor Cores </span>
<span id="t11_143" class="t s3_143">(R/W) </span>
<span id="t12_143" class="t s3_143">(Frequency refers to processor core frequency.) </span>
<span id="t13_143" class="t s3_143">0 </span><span id="t14_143" class="t s3_143">PROCHOT Status (R0) </span>
<span id="t15_143" class="t s3_143">When set, processor core frequency is reduced below </span>
<span id="t16_143" class="t s3_143">the operating system request due to assertion of </span>
<span id="t17_143" class="t s3_143">external PROCHOT. </span>
<span id="t18_143" class="t s3_143">1 </span><span id="t19_143" class="t s3_143">Thermal Status (R0) </span>
<span id="t1a_143" class="t s3_143">When set, frequency is reduced below the operating </span>
<span id="t1b_143" class="t s3_143">system request due to a thermal event. </span>
<span id="t1c_143" class="t s3_143">2 </span><span id="t1d_143" class="t s3_143">Package-Level Power Limiting PL1 Status (R0) </span>
<span id="t1e_143" class="t s3_143">When set, frequency is reduced below the operating </span>
<span id="t1f_143" class="t s3_143">system request due to package-level power limiting </span>
<span id="t1g_143" class="t s3_143">PL1. </span>
<span id="t1h_143" class="t s3_143">3 </span><span id="t1i_143" class="t s3_143">Package-Level PL2 Power Limiting Status (R0) </span>
<span id="t1j_143" class="t s3_143">When set, frequency is reduced below the operating </span>
<span id="t1k_143" class="t s3_143">system request due to package-level power limiting </span>
<span id="t1l_143" class="t s3_143">PL2. </span>
<span id="t1m_143" class="t s3_143">8:4 </span><span id="t1n_143" class="t s3_143">Reserved </span>
<span id="t1o_143" class="t s3_143">9 </span><span id="t1p_143" class="t s3_143">Core Power Limiting Status (R0) </span>
<span id="t1q_143" class="t s3_143">When set, frequency is reduced below the operating </span>
<span id="t1r_143" class="t s3_143">system request due to domain-level power limiting. </span>
<span id="t1s_143" class="t s3_143">10 </span><span id="t1t_143" class="t s3_143">VR Therm Alert Status (R0) </span>
<span id="t1u_143" class="t s3_143">When set, frequency is reduced below the operating </span>
<span id="t1v_143" class="t s3_143">system request due to a thermal alert from the </span>
<span id="t1w_143" class="t s3_143">Voltage Regulator. </span>
<span id="t1x_143" class="t s3_143">11 </span><span id="t1y_143" class="t s3_143">Max Turbo Limit Status (R0) </span>
<span id="t1z_143" class="t s3_143">When set, frequency is reduced below the operating </span>
<span id="t20_143" class="t s3_143">system request due to multi-core turbo limits. </span>
<span id="t21_143" class="t s4_143">Table 2-12. </span><span id="t22_143" class="t s4_143">MSRs in Intel Atom® Processors Based on Goldmont Microarchitecture (Contd.) </span>
<span id="t23_143" class="t s5_143">Register </span>
<span id="t24_143" class="t s5_143">Address </span><span id="t25_143" class="t s5_143">Register Name / Bit Fields </span><span id="t26_143" class="t s5_143">Scope </span><span id="t27_143" class="t s5_143">Bit Description </span>
<span id="t28_143" class="t s5_143">Hex </span><span id="t29_143" class="t s5_143">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
