Classic Timing Analyzer report for pic_rdm
Sun Nov 04 20:32:53 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'in_count[0]'
  8. Clock Setup: 'in_count[1]'
  9. Clock Hold: 'clk'
 10. Clock Hold: 'in_count[0]'
 11. Clock Hold: 'in_count[1]'
 12. tsu
 13. tco
 14. th
 15. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                           ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+--------------+--------------+-------------+-------------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From         ; To           ; From Clock  ; To Clock    ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+--------------+--------------+-------------+-------------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 4.652 ns                                       ; in_count[1]  ; now_state.s0 ; --          ; clk         ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 26.849 ns                                      ; out_a1[3]    ; rdom[3]      ; clk         ; --          ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 6.083 ns                                       ; mr[2]        ; a2[2]        ; --          ; clk         ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 28.84 MHz ( period = 34.672 ns )               ; a2[2]        ; now_state.s0 ; clk         ; clk         ; 0            ;
; Clock Setup: 'in_count[1]'   ; N/A                                      ; None          ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; a2[1]        ; out_a1[1]    ; in_count[1] ; in_count[1] ; 0            ;
; Clock Setup: 'in_count[0]'   ; N/A                                      ; None          ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; a2[1]        ; out_a1[1]    ; in_count[0] ; in_count[0] ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; now_state.s3 ; out_a1[1]    ; clk         ; clk         ; 20           ;
; Clock Hold: 'in_count[0]'    ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; a3[3]        ; out_a1[3]    ; in_count[0] ; in_count[0] ; 12           ;
; Clock Hold: 'in_count[1]'    ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; a3[3]        ; out_a1[3]    ; in_count[1] ; in_count[1] ; 12           ;
; Total number of failed paths ;                                          ;               ;                                                ;              ;              ;             ;             ; 44           ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+--------------+--------------+-------------+-------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EPM1270T144C5      ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; in_count[0]     ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; in_count[1]     ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                               ;
+-------+------------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From         ; To           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 28.84 MHz ( period = 34.672 ns )               ; a2[2]        ; now_state.s0 ; clk        ; clk      ; None                        ; None                      ; 8.905 ns                ;
; N/A   ; 29.04 MHz ( period = 34.432 ns )               ; a2[3]        ; now_state.s0 ; clk        ; clk      ; None                        ; None                      ; 8.244 ns                ;
; N/A   ; 29.05 MHz ( period = 34.418 ns )               ; a2[1]        ; now_state.s0 ; clk        ; clk      ; None                        ; None                      ; 8.237 ns                ;
; N/A   ; 29.33 MHz ( period = 34.094 ns )               ; a2[2]        ; now_state.s2 ; clk        ; clk      ; None                        ; None                      ; 8.616 ns                ;
; N/A   ; 29.54 MHz ( period = 33.854 ns )               ; a2[3]        ; now_state.s2 ; clk        ; clk      ; None                        ; None                      ; 7.955 ns                ;
; N/A   ; 29.55 MHz ( period = 33.840 ns )               ; a2[1]        ; now_state.s2 ; clk        ; clk      ; None                        ; None                      ; 7.948 ns                ;
; N/A   ; 29.72 MHz ( period = 33.652 ns )               ; a3[0]        ; now_state.s0 ; clk        ; clk      ; None                        ; None                      ; 7.845 ns                ;
; N/A   ; 29.93 MHz ( period = 33.410 ns )               ; a2[0]        ; now_state.s0 ; clk        ; clk      ; None                        ; None                      ; 7.700 ns                ;
; N/A   ; 30.16 MHz ( period = 33.156 ns )               ; a3[0]        ; now_state.s3 ; clk        ; clk      ; None                        ; None                      ; 7.597 ns                ;
; N/A   ; 30.18 MHz ( period = 33.132 ns )               ; a3[2]        ; now_state.s0 ; clk        ; clk      ; None                        ; None                      ; 7.525 ns                ;
; N/A   ; 30.38 MHz ( period = 32.914 ns )               ; a2[0]        ; now_state.s3 ; clk        ; clk      ; None                        ; None                      ; 7.452 ns                ;
; N/A   ; 30.43 MHz ( period = 32.866 ns )               ; a3[1]        ; now_state.s0 ; clk        ; clk      ; None                        ; None                      ; 7.453 ns                ;
; N/A   ; 30.64 MHz ( period = 32.636 ns )               ; a3[2]        ; now_state.s3 ; clk        ; clk      ; None                        ; None                      ; 7.277 ns                ;
; N/A   ; 30.72 MHz ( period = 32.550 ns )               ; a2[1]        ; now_state.s3 ; clk        ; clk      ; None                        ; None                      ; 7.303 ns                ;
; N/A   ; 30.89 MHz ( period = 32.370 ns )               ; a3[1]        ; now_state.s3 ; clk        ; clk      ; None                        ; None                      ; 7.205 ns                ;
; N/A   ; 31.18 MHz ( period = 32.076 ns )               ; a2[0]        ; now_state.s2 ; clk        ; clk      ; None                        ; None                      ; 7.033 ns                ;
; N/A   ; 32.02 MHz ( period = 31.232 ns )               ; a3[3]        ; now_state.s0 ; clk        ; clk      ; None                        ; None                      ; 7.123 ns                ;
; N/A   ; 32.54 MHz ( period = 30.736 ns )               ; a3[3]        ; now_state.s3 ; clk        ; clk      ; None                        ; None                      ; 6.875 ns                ;
; N/A   ; 33.93 MHz ( period = 29.476 ns )               ; a2[3]        ; now_state.s3 ; clk        ; clk      ; None                        ; None                      ; 5.766 ns                ;
; N/A   ; 33.97 MHz ( period = 29.442 ns )               ; a2[2]        ; now_state.s3 ; clk        ; clk      ; None                        ; None                      ; 6.290 ns                ;
; N/A   ; 57.46 MHz ( period = 17.402 ns )               ; a1[3]        ; out_a1[3]    ; clk        ; clk      ; None                        ; None                      ; 2.754 ns                ;
; N/A   ; 59.02 MHz ( period = 16.942 ns )               ; a1[3]        ; now_state.s0 ; clk        ; clk      ; None                        ; None                      ; 8.097 ns                ;
; N/A   ; 59.77 MHz ( period = 16.732 ns )               ; a1[2]        ; now_state.s0 ; clk        ; clk      ; None                        ; None                      ; 7.885 ns                ;
; N/A   ; 59.90 MHz ( period = 16.694 ns )               ; a1[3]        ; now_state.s3 ; clk        ; clk      ; None                        ; None                      ; 7.849 ns                ;
; N/A   ; 60.64 MHz ( period = 16.490 ns )               ; a1[3]        ; now_state.s2 ; clk        ; clk      ; None                        ; None                      ; 7.645 ns                ;
; N/A   ; 60.66 MHz ( period = 16.484 ns )               ; a1[2]        ; now_state.s3 ; clk        ; clk      ; None                        ; None                      ; 7.637 ns                ;
; N/A   ; 60.88 MHz ( period = 16.426 ns )               ; a1[1]        ; now_state.s0 ; clk        ; clk      ; None                        ; None                      ; 7.635 ns                ;
; N/A   ; 60.89 MHz ( period = 16.422 ns )               ; a1[2]        ; out_a1[2]    ; clk        ; clk      ; None                        ; None                      ; 3.962 ns                ;
; N/A   ; 61.42 MHz ( period = 16.281 ns )               ; a1[0]        ; now_state.s0 ; clk        ; clk      ; None                        ; None                      ; 7.493 ns                ;
; N/A   ; 61.81 MHz ( period = 16.178 ns )               ; a1[1]        ; now_state.s3 ; clk        ; clk      ; None                        ; None                      ; 7.387 ns                ;
; N/A   ; 61.90 MHz ( period = 16.156 ns )               ; a1[2]        ; now_state.s2 ; clk        ; clk      ; None                        ; None                      ; 7.309 ns                ;
; N/A   ; 62.37 MHz ( period = 16.033 ns )               ; a1[0]        ; now_state.s3 ; clk        ; clk      ; None                        ; None                      ; 7.245 ns                ;
; N/A   ; 62.70 MHz ( period = 15.950 ns )               ; a1[0]        ; out_a1[0]    ; clk        ; clk      ; None                        ; None                      ; 3.388 ns                ;
; N/A   ; 63.31 MHz ( period = 15.796 ns )               ; a1[1]        ; out_a1[1]    ; clk        ; clk      ; None                        ; None                      ; 3.118 ns                ;
; N/A   ; 63.33 MHz ( period = 15.790 ns )               ; a1[1]        ; now_state.s2 ; clk        ; clk      ; None                        ; None                      ; 6.999 ns                ;
; N/A   ; 63.95 MHz ( period = 15.636 ns )               ; a1[0]        ; now_state.s2 ; clk        ; clk      ; None                        ; None                      ; 6.848 ns                ;
; N/A   ; 103.70 MHz ( period = 9.643 ns )               ; a2[1]        ; out_a1[1]    ; clk        ; clk      ; None                        ; None                      ; 4.682 ns                ;
; N/A   ; 105.39 MHz ( period = 9.489 ns )               ; a2[3]        ; out_a1[3]    ; clk        ; clk      ; None                        ; None                      ; 3.415 ns                ;
; N/A   ; 116.77 MHz ( period = 8.564 ns )               ; now_state.s0 ; now_state.s0 ; clk        ; clk      ; None                        ; None                      ; 7.855 ns                ;
; N/A   ; 116.82 MHz ( period = 8.560 ns )               ; a2[2]        ; out_a1[2]    ; clk        ; clk      ; None                        ; None                      ; 4.727 ns                ;
; N/A   ; 117.22 MHz ( period = 8.531 ns )               ; a3[0]        ; out_a1[0]    ; clk        ; clk      ; None                        ; None                      ; 3.751 ns                ;
; N/A   ; 117.99 MHz ( period = 8.475 ns )               ; now_state.s2 ; now_state.s0 ; clk        ; clk      ; None                        ; None                      ; 7.766 ns                ;
; N/A   ; 119.05 MHz ( period = 8.400 ns )               ; a3[1]        ; out_a1[1]    ; clk        ; clk      ; None                        ; None                      ; 3.431 ns                ;
; N/A   ; 122.16 MHz ( period = 8.186 ns )               ; now_state.s2 ; now_state.s2 ; clk        ; clk      ; None                        ; None                      ; 7.477 ns                ;
; N/A   ; 123.05 MHz ( period = 8.127 ns )               ; a2[0]        ; out_a1[0]    ; clk        ; clk      ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 129.10 MHz ( period = 7.746 ns )               ; a3[3]        ; out_a1[3]    ; clk        ; clk      ; None                        ; None                      ; 2.151 ns                ;
; N/A   ; 134.83 MHz ( period = 7.417 ns )               ; a3[2]        ; out_a1[2]    ; clk        ; clk      ; None                        ; None                      ; 2.974 ns                ;
; N/A   ; 137.91 MHz ( period = 7.251 ns )               ; now_state.s0 ; now_state.s3 ; clk        ; clk      ; None                        ; None                      ; 6.542 ns                ;
; N/A   ; 141.68 MHz ( period = 7.058 ns )               ; now_state.s2 ; out_a1[3]    ; clk        ; clk      ; None                        ; None                      ; 5.718 ns                ;
; N/A   ; 155.98 MHz ( period = 6.411 ns )               ; now_state.s3 ; now_state.s0 ; clk        ; clk      ; None                        ; None                      ; 5.702 ns                ;
; N/A   ; 160.38 MHz ( period = 6.235 ns )               ; now_state.s1 ; now_state.s0 ; clk        ; clk      ; None                        ; None                      ; 5.526 ns                ;
; N/A   ; 165.89 MHz ( period = 6.028 ns )               ; now_state.s2 ; out_a1[2]    ; clk        ; clk      ; None                        ; None                      ; 6.903 ns                ;
; N/A   ; 193.39 MHz ( period = 5.171 ns )               ; now_state.s0 ; now_state.s2 ; clk        ; clk      ; None                        ; None                      ; 4.462 ns                ;
; N/A   ; 208.72 MHz ( period = 4.791 ns )               ; now_state.s0 ; now_state.s1 ; clk        ; clk      ; None                        ; None                      ; 4.082 ns                ;
; N/A   ; 220.26 MHz ( period = 4.540 ns )               ; now_state.s3 ; now_state.s3 ; clk        ; clk      ; None                        ; None                      ; 3.831 ns                ;
; N/A   ; 222.32 MHz ( period = 4.498 ns )               ; now_state.s2 ; out_a1[0]    ; clk        ; clk      ; None                        ; None                      ; 5.741 ns                ;
; N/A   ; 252.14 MHz ( period = 3.966 ns )               ; now_state.s3 ; out_a1[3]    ; clk        ; clk      ; None                        ; None                      ; 4.172 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; now_state.s1 ; now_state.s1 ; clk        ; clk      ; None                        ; None                      ; 2.381 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; now_state.s2 ; out_a1[1]    ; clk        ; clk      ; None                        ; None                      ; 4.735 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; now_state.s3 ; out_a1[2]    ; clk        ; clk      ; None                        ; None                      ; 4.650 ns                ;
+-------+------------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'in_count[0]'                                                                                                                                                                 ;
+-------+------------------------------------------------+-------+-----------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From  ; To        ; From Clock  ; To Clock    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------+-----------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; a2[1] ; out_a1[1] ; in_count[0] ; in_count[0] ; None                        ; None                      ; 4.682 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; a2[3] ; out_a1[3] ; in_count[0] ; in_count[0] ; None                        ; None                      ; 3.415 ns                ;
+-------+------------------------------------------------+-------+-----------+-------------+-------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'in_count[1]'                                                                                                                                                                 ;
+-------+------------------------------------------------+-------+-----------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From  ; To        ; From Clock  ; To Clock    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------+-----------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; a2[1] ; out_a1[1] ; in_count[1] ; in_count[1] ; None                        ; None                      ; 4.682 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; a2[3] ; out_a1[3] ; in_count[1] ; in_count[1] ; None                        ; None                      ; 3.415 ns                ;
+-------+------------------------------------------------+-------+-----------+-------------+-------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                ;
+------------------------------------------+--------------+-----------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From         ; To        ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------+-----------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; now_state.s3 ; out_a1[1] ; clk        ; clk      ; None                       ; None                       ; 2.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; now_state.s3 ; out_a1[0] ; clk        ; clk      ; None                       ; None                       ; 2.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; now_state.s3 ; out_a1[3] ; clk        ; clk      ; None                       ; None                       ; 4.172 ns                 ;
; Not operational: Clock Skew > Data Delay ; now_state.s3 ; out_a1[2] ; clk        ; clk      ; None                       ; None                       ; 4.650 ns                 ;
; Not operational: Clock Skew > Data Delay ; now_state.s2 ; out_a1[1] ; clk        ; clk      ; None                       ; None                       ; 4.735 ns                 ;
; Not operational: Clock Skew > Data Delay ; now_state.s2 ; out_a1[3] ; clk        ; clk      ; None                       ; None                       ; 5.718 ns                 ;
; Not operational: Clock Skew > Data Delay ; now_state.s2 ; out_a1[0] ; clk        ; clk      ; None                       ; None                       ; 5.741 ns                 ;
; Not operational: Clock Skew > Data Delay ; now_state.s2 ; out_a1[2] ; clk        ; clk      ; None                       ; None                       ; 6.903 ns                 ;
; Not operational: Clock Skew > Data Delay ; a3[3]        ; out_a1[3] ; clk        ; clk      ; None                       ; None                       ; 2.151 ns                 ;
; Not operational: Clock Skew > Data Delay ; a3[2]        ; out_a1[2] ; clk        ; clk      ; None                       ; None                       ; 2.974 ns                 ;
; Not operational: Clock Skew > Data Delay ; a1[3]        ; out_a1[3] ; clk        ; clk      ; None                       ; None                       ; 2.754 ns                 ;
; Not operational: Clock Skew > Data Delay ; a1[1]        ; out_a1[1] ; clk        ; clk      ; None                       ; None                       ; 3.118 ns                 ;
; Not operational: Clock Skew > Data Delay ; a3[1]        ; out_a1[1] ; clk        ; clk      ; None                       ; None                       ; 3.431 ns                 ;
; Not operational: Clock Skew > Data Delay ; a1[2]        ; out_a1[2] ; clk        ; clk      ; None                       ; None                       ; 3.962 ns                 ;
; Not operational: Clock Skew > Data Delay ; a2[3]        ; out_a1[3] ; clk        ; clk      ; None                       ; None                       ; 3.415 ns                 ;
; Not operational: Clock Skew > Data Delay ; a1[0]        ; out_a1[0] ; clk        ; clk      ; None                       ; None                       ; 3.388 ns                 ;
; Not operational: Clock Skew > Data Delay ; a2[0]        ; out_a1[0] ; clk        ; clk      ; None                       ; None                       ; 3.323 ns                 ;
; Not operational: Clock Skew > Data Delay ; a2[2]        ; out_a1[2] ; clk        ; clk      ; None                       ; None                       ; 4.727 ns                 ;
; Not operational: Clock Skew > Data Delay ; a3[0]        ; out_a1[0] ; clk        ; clk      ; None                       ; None                       ; 3.751 ns                 ;
; Not operational: Clock Skew > Data Delay ; a2[1]        ; out_a1[1] ; clk        ; clk      ; None                       ; None                       ; 4.682 ns                 ;
+------------------------------------------+--------------+-----------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'in_count[0]'                                                                                                                                                     ;
+------------------------------------------+-------+-----------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From  ; To        ; From Clock  ; To Clock    ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------+-----------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; a3[3] ; out_a1[3] ; in_count[0] ; in_count[0] ; None                       ; None                       ; 2.151 ns                 ;
; Not operational: Clock Skew > Data Delay ; a3[2] ; out_a1[2] ; in_count[0] ; in_count[0] ; None                       ; None                       ; 2.974 ns                 ;
; Not operational: Clock Skew > Data Delay ; a1[3] ; out_a1[3] ; in_count[0] ; in_count[0] ; None                       ; None                       ; 2.754 ns                 ;
; Not operational: Clock Skew > Data Delay ; a1[1] ; out_a1[1] ; in_count[0] ; in_count[0] ; None                       ; None                       ; 3.118 ns                 ;
; Not operational: Clock Skew > Data Delay ; a3[1] ; out_a1[1] ; in_count[0] ; in_count[0] ; None                       ; None                       ; 3.431 ns                 ;
; Not operational: Clock Skew > Data Delay ; a1[2] ; out_a1[2] ; in_count[0] ; in_count[0] ; None                       ; None                       ; 3.962 ns                 ;
; Not operational: Clock Skew > Data Delay ; a2[3] ; out_a1[3] ; in_count[0] ; in_count[0] ; None                       ; None                       ; 3.415 ns                 ;
; Not operational: Clock Skew > Data Delay ; a1[0] ; out_a1[0] ; in_count[0] ; in_count[0] ; None                       ; None                       ; 3.388 ns                 ;
; Not operational: Clock Skew > Data Delay ; a2[0] ; out_a1[0] ; in_count[0] ; in_count[0] ; None                       ; None                       ; 3.323 ns                 ;
; Not operational: Clock Skew > Data Delay ; a2[2] ; out_a1[2] ; in_count[0] ; in_count[0] ; None                       ; None                       ; 4.727 ns                 ;
; Not operational: Clock Skew > Data Delay ; a3[0] ; out_a1[0] ; in_count[0] ; in_count[0] ; None                       ; None                       ; 3.751 ns                 ;
; Not operational: Clock Skew > Data Delay ; a2[1] ; out_a1[1] ; in_count[0] ; in_count[0] ; None                       ; None                       ; 4.682 ns                 ;
+------------------------------------------+-------+-----------+-------------+-------------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'in_count[1]'                                                                                                                                                     ;
+------------------------------------------+-------+-----------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From  ; To        ; From Clock  ; To Clock    ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------+-----------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; a3[3] ; out_a1[3] ; in_count[1] ; in_count[1] ; None                       ; None                       ; 2.151 ns                 ;
; Not operational: Clock Skew > Data Delay ; a1[3] ; out_a1[3] ; in_count[1] ; in_count[1] ; None                       ; None                       ; 2.754 ns                 ;
; Not operational: Clock Skew > Data Delay ; a1[1] ; out_a1[1] ; in_count[1] ; in_count[1] ; None                       ; None                       ; 3.118 ns                 ;
; Not operational: Clock Skew > Data Delay ; a3[2] ; out_a1[2] ; in_count[1] ; in_count[1] ; None                       ; None                       ; 2.974 ns                 ;
; Not operational: Clock Skew > Data Delay ; a1[2] ; out_a1[2] ; in_count[1] ; in_count[1] ; None                       ; None                       ; 3.962 ns                 ;
; Not operational: Clock Skew > Data Delay ; a2[3] ; out_a1[3] ; in_count[1] ; in_count[1] ; None                       ; None                       ; 3.415 ns                 ;
; Not operational: Clock Skew > Data Delay ; a3[1] ; out_a1[1] ; in_count[1] ; in_count[1] ; None                       ; None                       ; 3.431 ns                 ;
; Not operational: Clock Skew > Data Delay ; a1[0] ; out_a1[0] ; in_count[1] ; in_count[1] ; None                       ; None                       ; 3.388 ns                 ;
; Not operational: Clock Skew > Data Delay ; a2[0] ; out_a1[0] ; in_count[1] ; in_count[1] ; None                       ; None                       ; 3.323 ns                 ;
; Not operational: Clock Skew > Data Delay ; a2[2] ; out_a1[2] ; in_count[1] ; in_count[1] ; None                       ; None                       ; 4.727 ns                 ;
; Not operational: Clock Skew > Data Delay ; a3[0] ; out_a1[0] ; in_count[1] ; in_count[1] ; None                       ; None                       ; 3.751 ns                 ;
; Not operational: Clock Skew > Data Delay ; a2[1] ; out_a1[1] ; in_count[1] ; in_count[1] ; None                       ; None                       ; 4.682 ns                 ;
+------------------------------------------+-------+-----------+-------------+-------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------+
; tsu                                                                          ;
+-------+--------------+------------+-------------+--------------+-------------+
; Slack ; Required tsu ; Actual tsu ; From        ; To           ; To Clock    ;
+-------+--------------+------------+-------------+--------------+-------------+
; N/A   ; None         ; 4.652 ns   ; in_count[1] ; now_state.s0 ; clk         ;
; N/A   ; None         ; 4.642 ns   ; in_count[0] ; now_state.s0 ; clk         ;
; N/A   ; None         ; 4.530 ns   ; false       ; now_state.s0 ; clk         ;
; N/A   ; None         ; 4.179 ns   ; in_count[1] ; now_state.s3 ; clk         ;
; N/A   ; None         ; 3.905 ns   ; in_count[0] ; now_state.s3 ; clk         ;
; N/A   ; None         ; 3.457 ns   ; happy       ; now_state.s0 ; clk         ;
; N/A   ; None         ; 3.403 ns   ; false       ; now_state.s3 ; clk         ;
; N/A   ; None         ; 3.113 ns   ; happy       ; now_state.s3 ; clk         ;
; N/A   ; None         ; 2.047 ns   ; in_count[1] ; now_state.s2 ; clk         ;
; N/A   ; None         ; 2.043 ns   ; in_count[1] ; now_state.s1 ; clk         ;
; N/A   ; None         ; 1.802 ns   ; in_count[0] ; now_state.s1 ; clk         ;
; N/A   ; None         ; 1.800 ns   ; in_count[0] ; now_state.s2 ; clk         ;
; N/A   ; None         ; 1.010 ns   ; mr[1]       ; a2[1]        ; in_count[0] ;
; N/A   ; None         ; 0.999 ns   ; mr[1]       ; a2[1]        ; in_count[1] ;
; N/A   ; None         ; 0.375 ns   ; mr[3]       ; a2[3]        ; in_count[0] ;
; N/A   ; None         ; 0.364 ns   ; mr[3]       ; a2[3]        ; in_count[1] ;
; N/A   ; None         ; 0.347 ns   ; mr[0]       ; a3[0]        ; in_count[0] ;
; N/A   ; None         ; 0.159 ns   ; mr[3]       ; a3[3]        ; in_count[0] ;
; N/A   ; None         ; 0.073 ns   ; mr[0]       ; a3[0]        ; in_count[1] ;
; N/A   ; None         ; 0.006 ns   ; mr[0]       ; a1[0]        ; in_count[0] ;
; N/A   ; None         ; -0.002 ns  ; mr[0]       ; a1[0]        ; in_count[1] ;
; N/A   ; None         ; -0.034 ns  ; mr[1]       ; a1[1]        ; in_count[0] ;
; N/A   ; None         ; -0.042 ns  ; mr[1]       ; a1[1]        ; in_count[1] ;
; N/A   ; None         ; -0.115 ns  ; mr[3]       ; a3[3]        ; in_count[1] ;
; N/A   ; None         ; -0.229 ns  ; mr[2]       ; a1[2]        ; in_count[0] ;
; N/A   ; None         ; -0.231 ns  ; mr[3]       ; a1[3]        ; in_count[0] ;
; N/A   ; None         ; -0.237 ns  ; mr[2]       ; a1[2]        ; in_count[1] ;
; N/A   ; None         ; -0.239 ns  ; mr[3]       ; a1[3]        ; in_count[1] ;
; N/A   ; None         ; -0.289 ns  ; mr[0]       ; a2[0]        ; in_count[0] ;
; N/A   ; None         ; -0.300 ns  ; mr[0]       ; a2[0]        ; in_count[1] ;
; N/A   ; None         ; -0.309 ns  ; mr[1]       ; a3[1]        ; in_count[0] ;
; N/A   ; None         ; -0.551 ns  ; mr[2]       ; a3[2]        ; in_count[0] ;
; N/A   ; None         ; -0.583 ns  ; mr[1]       ; a3[1]        ; in_count[1] ;
; N/A   ; None         ; -0.825 ns  ; mr[2]       ; a3[2]        ; in_count[1] ;
; N/A   ; None         ; -0.880 ns  ; mr[2]       ; a2[2]        ; in_count[0] ;
; N/A   ; None         ; -0.891 ns  ; mr[2]       ; a2[2]        ; in_count[1] ;
; N/A   ; None         ; -2.317 ns  ; mr[1]       ; a2[1]        ; clk         ;
; N/A   ; None         ; -2.952 ns  ; mr[3]       ; a2[3]        ; clk         ;
; N/A   ; None         ; -2.999 ns  ; mr[0]       ; a3[0]        ; clk         ;
; N/A   ; None         ; -3.187 ns  ; mr[3]       ; a3[3]        ; clk         ;
; N/A   ; None         ; -3.325 ns  ; mr[0]       ; a1[0]        ; clk         ;
; N/A   ; None         ; -3.365 ns  ; mr[1]       ; a1[1]        ; clk         ;
; N/A   ; None         ; -3.560 ns  ; mr[2]       ; a1[2]        ; clk         ;
; N/A   ; None         ; -3.562 ns  ; mr[3]       ; a1[3]        ; clk         ;
; N/A   ; None         ; -3.616 ns  ; mr[0]       ; a2[0]        ; clk         ;
; N/A   ; None         ; -3.655 ns  ; mr[1]       ; a3[1]        ; clk         ;
; N/A   ; None         ; -3.897 ns  ; mr[2]       ; a3[2]        ; clk         ;
; N/A   ; None         ; -4.207 ns  ; mr[2]       ; a2[2]        ; clk         ;
+-------+--------------+------------+-------------+--------------+-------------+


+--------------------------------------------------------------------------+
; tco                                                                      ;
+-------+--------------+------------+--------------+---------+-------------+
; Slack ; Required tco ; Actual tco ; From         ; To      ; From Clock  ;
+-------+--------------+------------+--------------+---------+-------------+
; N/A   ; None         ; 26.849 ns  ; out_a1[3]    ; rdom[3] ; clk         ;
; N/A   ; None         ; 26.778 ns  ; out_a1[0]    ; rdom[0] ; clk         ;
; N/A   ; None         ; 26.192 ns  ; out_a1[2]    ; rdom[2] ; clk         ;
; N/A   ; None         ; 25.512 ns  ; out_a1[1]    ; rdom[1] ; clk         ;
; N/A   ; None         ; 24.220 ns  ; a2[2]        ; ready   ; clk         ;
; N/A   ; None         ; 24.100 ns  ; a2[3]        ; ready   ; clk         ;
; N/A   ; None         ; 24.093 ns  ; a2[1]        ; ready   ; clk         ;
; N/A   ; None         ; 23.663 ns  ; a1[3]        ; ready   ; clk         ;
; N/A   ; None         ; 23.533 ns  ; out_a1[3]    ; rdom[3] ; in_count[1] ;
; N/A   ; None         ; 23.522 ns  ; out_a1[3]    ; rdom[3] ; in_count[0] ;
; N/A   ; None         ; 23.515 ns  ; a3[0]        ; ready   ; clk         ;
; N/A   ; None         ; 23.462 ns  ; out_a1[0]    ; rdom[0] ; in_count[1] ;
; N/A   ; None         ; 23.451 ns  ; out_a1[0]    ; rdom[0] ; in_count[0] ;
; N/A   ; None         ; 23.421 ns  ; a1[2]        ; ready   ; clk         ;
; N/A   ; None         ; 23.394 ns  ; a2[0]        ; ready   ; clk         ;
; N/A   ; None         ; 23.255 ns  ; a3[2]        ; ready   ; clk         ;
; N/A   ; None         ; 23.122 ns  ; a3[1]        ; ready   ; clk         ;
; N/A   ; None         ; 23.115 ns  ; a1[1]        ; ready   ; clk         ;
; N/A   ; None         ; 22.970 ns  ; a1[0]        ; ready   ; clk         ;
; N/A   ; None         ; 22.876 ns  ; out_a1[2]    ; rdom[2] ; in_count[1] ;
; N/A   ; None         ; 22.865 ns  ; out_a1[2]    ; rdom[2] ; in_count[0] ;
; N/A   ; None         ; 22.305 ns  ; a3[3]        ; ready   ; clk         ;
; N/A   ; None         ; 22.196 ns  ; out_a1[1]    ; rdom[1] ; in_count[1] ;
; N/A   ; None         ; 22.185 ns  ; out_a1[1]    ; rdom[1] ; in_count[0] ;
; N/A   ; None         ; 20.904 ns  ; a2[2]        ; ready   ; in_count[1] ;
; N/A   ; None         ; 20.893 ns  ; a2[2]        ; ready   ; in_count[0] ;
; N/A   ; None         ; 20.784 ns  ; a2[3]        ; ready   ; in_count[1] ;
; N/A   ; None         ; 20.777 ns  ; a2[1]        ; ready   ; in_count[1] ;
; N/A   ; None         ; 20.773 ns  ; a2[3]        ; ready   ; in_count[0] ;
; N/A   ; None         ; 20.766 ns  ; a2[1]        ; ready   ; in_count[0] ;
; N/A   ; None         ; 20.443 ns  ; a3[0]        ; ready   ; in_count[1] ;
; N/A   ; None         ; 20.340 ns  ; a1[3]        ; ready   ; in_count[1] ;
; N/A   ; None         ; 20.332 ns  ; a1[3]        ; ready   ; in_count[0] ;
; N/A   ; None         ; 20.183 ns  ; a3[2]        ; ready   ; in_count[1] ;
; N/A   ; None         ; 20.169 ns  ; a3[0]        ; ready   ; in_count[0] ;
; N/A   ; None         ; 20.098 ns  ; a1[2]        ; ready   ; in_count[1] ;
; N/A   ; None         ; 20.090 ns  ; a1[2]        ; ready   ; in_count[0] ;
; N/A   ; None         ; 20.078 ns  ; a2[0]        ; ready   ; in_count[1] ;
; N/A   ; None         ; 20.067 ns  ; a2[0]        ; ready   ; in_count[0] ;
; N/A   ; None         ; 20.050 ns  ; a3[1]        ; ready   ; in_count[1] ;
; N/A   ; None         ; 19.909 ns  ; a3[2]        ; ready   ; in_count[0] ;
; N/A   ; None         ; 19.792 ns  ; a1[1]        ; ready   ; in_count[1] ;
; N/A   ; None         ; 19.784 ns  ; a1[1]        ; ready   ; in_count[0] ;
; N/A   ; None         ; 19.776 ns  ; a3[1]        ; ready   ; in_count[0] ;
; N/A   ; None         ; 19.647 ns  ; a1[0]        ; ready   ; in_count[1] ;
; N/A   ; None         ; 19.639 ns  ; a1[0]        ; ready   ; in_count[0] ;
; N/A   ; None         ; 19.233 ns  ; a3[3]        ; ready   ; in_count[1] ;
; N/A   ; None         ; 18.959 ns  ; a3[3]        ; ready   ; in_count[0] ;
; N/A   ; None         ; 15.359 ns  ; now_state.s2 ; ready   ; clk         ;
; N/A   ; None         ; 13.862 ns  ; now_state.s1 ; ready   ; clk         ;
; N/A   ; None         ; 12.750 ns  ; now_state.s3 ; ready   ; clk         ;
+-------+--------------+------------+--------------+---------+-------------+


+------------------------------------------------------------------------------------+
; th                                                                                 ;
+---------------+-------------+-----------+-------------+--------------+-------------+
; Minimum Slack ; Required th ; Actual th ; From        ; To           ; To Clock    ;
+---------------+-------------+-----------+-------------+--------------+-------------+
; N/A           ; None        ; 6.083 ns  ; mr[2]       ; a2[2]        ; clk         ;
; N/A           ; None        ; 5.965 ns  ; mr[2]       ; a3[2]        ; clk         ;
; N/A           ; None        ; 5.777 ns  ; mr[2]       ; a1[2]        ; clk         ;
; N/A           ; None        ; 5.658 ns  ; mr[0]       ; a2[0]        ; clk         ;
; N/A           ; None        ; 5.448 ns  ; mr[3]       ; a1[3]        ; clk         ;
; N/A           ; None        ; 5.448 ns  ; mr[0]       ; a1[0]        ; clk         ;
; N/A           ; None        ; 5.341 ns  ; mr[0]       ; a3[0]        ; clk         ;
; N/A           ; None        ; 5.303 ns  ; mr[1]       ; a3[1]        ; clk         ;
; N/A           ; None        ; 5.294 ns  ; mr[3]       ; a2[3]        ; clk         ;
; N/A           ; None        ; 5.103 ns  ; mr[3]       ; a3[3]        ; clk         ;
; N/A           ; None        ; 4.785 ns  ; mr[1]       ; a1[1]        ; clk         ;
; N/A           ; None        ; 4.659 ns  ; mr[1]       ; a2[1]        ; clk         ;
; N/A           ; None        ; 2.893 ns  ; mr[2]       ; a3[2]        ; in_count[1] ;
; N/A           ; None        ; 2.767 ns  ; mr[2]       ; a2[2]        ; in_count[1] ;
; N/A           ; None        ; 2.756 ns  ; mr[2]       ; a2[2]        ; in_count[0] ;
; N/A           ; None        ; 2.619 ns  ; mr[2]       ; a3[2]        ; in_count[0] ;
; N/A           ; None        ; 2.454 ns  ; mr[2]       ; a1[2]        ; in_count[1] ;
; N/A           ; None        ; 2.446 ns  ; mr[2]       ; a1[2]        ; in_count[0] ;
; N/A           ; None        ; 2.342 ns  ; mr[0]       ; a2[0]        ; in_count[1] ;
; N/A           ; None        ; 2.331 ns  ; mr[0]       ; a2[0]        ; in_count[0] ;
; N/A           ; None        ; 2.269 ns  ; mr[0]       ; a3[0]        ; in_count[1] ;
; N/A           ; None        ; 2.231 ns  ; mr[1]       ; a3[1]        ; in_count[1] ;
; N/A           ; None        ; 2.125 ns  ; mr[3]       ; a1[3]        ; in_count[1] ;
; N/A           ; None        ; 2.125 ns  ; mr[0]       ; a1[0]        ; in_count[1] ;
; N/A           ; None        ; 2.117 ns  ; mr[3]       ; a1[3]        ; in_count[0] ;
; N/A           ; None        ; 2.117 ns  ; mr[0]       ; a1[0]        ; in_count[0] ;
; N/A           ; None        ; 2.031 ns  ; mr[3]       ; a3[3]        ; in_count[1] ;
; N/A           ; None        ; 1.995 ns  ; mr[0]       ; a3[0]        ; in_count[0] ;
; N/A           ; None        ; 1.978 ns  ; mr[3]       ; a2[3]        ; in_count[1] ;
; N/A           ; None        ; 1.967 ns  ; mr[3]       ; a2[3]        ; in_count[0] ;
; N/A           ; None        ; 1.957 ns  ; mr[1]       ; a3[1]        ; in_count[0] ;
; N/A           ; None        ; 1.757 ns  ; mr[3]       ; a3[3]        ; in_count[0] ;
; N/A           ; None        ; 1.462 ns  ; mr[1]       ; a1[1]        ; in_count[1] ;
; N/A           ; None        ; 1.454 ns  ; mr[1]       ; a1[1]        ; in_count[0] ;
; N/A           ; None        ; 1.343 ns  ; mr[1]       ; a2[1]        ; in_count[1] ;
; N/A           ; None        ; 1.332 ns  ; mr[1]       ; a2[1]        ; in_count[0] ;
; N/A           ; None        ; -1.246 ns ; in_count[0] ; now_state.s2 ; clk         ;
; N/A           ; None        ; -1.248 ns ; in_count[0] ; now_state.s1 ; clk         ;
; N/A           ; None        ; -1.427 ns ; in_count[0] ; now_state.s0 ; clk         ;
; N/A           ; None        ; -1.489 ns ; in_count[1] ; now_state.s1 ; clk         ;
; N/A           ; None        ; -1.493 ns ; in_count[1] ; now_state.s2 ; clk         ;
; N/A           ; None        ; -2.559 ns ; happy       ; now_state.s3 ; clk         ;
; N/A           ; None        ; -2.849 ns ; false       ; now_state.s3 ; clk         ;
; N/A           ; None        ; -2.903 ns ; happy       ; now_state.s0 ; clk         ;
; N/A           ; None        ; -3.351 ns ; in_count[0] ; now_state.s3 ; clk         ;
; N/A           ; None        ; -3.625 ns ; in_count[1] ; now_state.s3 ; clk         ;
; N/A           ; None        ; -3.976 ns ; false       ; now_state.s0 ; clk         ;
; N/A           ; None        ; -4.098 ns ; in_count[1] ; now_state.s0 ; clk         ;
+---------------+-------------+-----------+-------------+--------------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sun Nov 04 20:32:53 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pic_rdm -c pic_rdm
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "a2[1]" is a latch
    Warning: Node "a1[1]" is a latch
    Warning: Node "a2[0]" is a latch
    Warning: Node "a1[0]" is a latch
    Warning: Node "a1[3]" is a latch
    Warning: Node "a2[2]" is a latch
    Warning: Node "a1[2]" is a latch
    Warning: Node "a2[3]" is a latch
    Warning: Node "a3[0]" is a latch
    Warning: Node "a3[1]" is a latch
    Warning: Node "a3[3]" is a latch
    Warning: Node "a3[2]" is a latch
    Warning: Node "out_a1[0]" is a latch
    Warning: Node "out_a1[1]" is a latch
    Warning: Node "out_a1[2]" is a latch
    Warning: Node "out_a1[3]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "in_count[0]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "in_count[1]" is a latch enable. Will not compute fmax for this pin.
Warning: Found 27 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "a3[2]" as buffer
    Info: Detected ripple clock "a3[3]" as buffer
    Info: Detected ripple clock "a3[1]" as buffer
    Info: Detected ripple clock "a3[0]" as buffer
    Info: Detected ripple clock "a2[3]" as buffer
    Info: Detected ripple clock "a1[2]" as buffer
    Info: Detected ripple clock "a2[2]" as buffer
    Info: Detected ripple clock "a1[3]" as buffer
    Info: Detected ripple clock "a1[0]" as buffer
    Info: Detected ripple clock "a2[0]" as buffer
    Info: Detected ripple clock "a1[1]" as buffer
    Info: Detected ripple clock "a2[1]" as buffer
    Info: Detected gated clock "Selector8~1" as buffer
    Info: Detected gated clock "Equal3~1" as buffer
    Info: Detected gated clock "Equal4~1" as buffer
    Info: Detected gated clock "Selector2~1" as buffer
    Info: Detected gated clock "Equal4~0" as buffer
    Info: Detected gated clock "a1[0]~0" as buffer
    Info: Detected gated clock "Equal3~0" as buffer
    Info: Detected gated clock "Selector3~0" as buffer
    Info: Detected ripple clock "now_state.s3" as buffer
    Info: Detected gated clock "Equal2~1" as buffer
    Info: Detected gated clock "Equal2~0" as buffer
    Info: Detected gated clock "Selector8~0" as buffer
    Info: Detected ripple clock "now_state.s2" as buffer
    Info: Detected ripple clock "now_state.s0" as buffer
    Info: Detected ripple clock "now_state.s1" as buffer
Info: Clock "clk" has Internal fmax of 28.84 MHz between source register "a2[2]" and destination register "now_state.s0" (period= 34.672 ns)
    Info: + Longest register to register delay is 8.905 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y7_N2; Fanout = 3; REG Node = 'a2[2]'
        Info: 2: + IC(1.927 ns) + CELL(0.740 ns) = 2.667 ns; Loc. = LC_X11_Y9_N2; Fanout = 1; COMB Node = 'Equal2~1'
        Info: 3: + IC(1.937 ns) + CELL(0.511 ns) = 5.115 ns; Loc. = LC_X11_Y8_N7; Fanout = 3; COMB Node = 'Selector8~0'
        Info: 4: + IC(0.775 ns) + CELL(0.511 ns) = 6.401 ns; Loc. = LC_X11_Y8_N8; Fanout = 1; COMB Node = 'next_state.s0~1'
        Info: 5: + IC(0.731 ns) + CELL(0.200 ns) = 7.332 ns; Loc. = LC_X11_Y8_N4; Fanout = 1; COMB Node = 'next_state.s0~2'
        Info: 6: + IC(0.769 ns) + CELL(0.804 ns) = 8.905 ns; Loc. = LC_X11_Y8_N5; Fanout = 6; REG Node = 'now_state.s0'
        Info: Total cell delay = 2.766 ns ( 31.06 % )
        Info: Total interconnect delay = 6.139 ns ( 68.94 % )
    Info: - Smallest clock skew is -8.098 ns
        Info: + Shortest clock path from clock "clk" to destination register is 3.819 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X11_Y8_N5; Fanout = 6; REG Node = 'now_state.s0'
            Info: Total cell delay = 2.081 ns ( 54.49 % )
            Info: Total interconnect delay = 1.738 ns ( 45.51 % )
        Info: - Longest clock path from clock "clk" to source register is 11.917 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y8_N5; Fanout = 6; REG Node = 'now_state.s0'
            Info: 3: + IC(3.058 ns) + CELL(0.740 ns) = 7.993 ns; Loc. = LC_X12_Y3_N6; Fanout = 4; COMB Node = 'Selector2~1'
            Info: 4: + IC(3.724 ns) + CELL(0.200 ns) = 11.917 ns; Loc. = LC_X10_Y7_N2; Fanout = 3; REG Node = 'a2[2]'
            Info: Total cell delay = 3.397 ns ( 28.51 % )
            Info: Total interconnect delay = 8.520 ns ( 71.49 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.333 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "in_count[0]" Internal fmax is restricted to 304.04 MHz between source register "a2[1]" and destination register "out_a1[1]"
    Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 4.682 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y10_N5; Fanout = 3; REG Node = 'a2[1]'
            Info: 2: + IC(3.161 ns) + CELL(0.511 ns) = 3.672 ns; Loc. = LC_X12_Y5_N1; Fanout = 1; COMB Node = 'Selector6~0'
            Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 4.177 ns; Loc. = LC_X12_Y5_N2; Fanout = 1; COMB Node = 'Selector6~1'
            Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 4.682 ns; Loc. = LC_X12_Y5_N3; Fanout = 1; REG Node = 'out_a1[1]'
            Info: Total cell delay = 0.911 ns ( 19.46 % )
            Info: Total interconnect delay = 3.771 ns ( 80.54 % )
        Info: - Smallest clock skew is 6.222 ns
            Info: + Shortest clock path from clock "in_count[0]" to destination register is 15.353 ns
                Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 7; CLK Node = 'in_count[0]'
                Info: 2: + IC(3.324 ns) + CELL(0.200 ns) = 4.656 ns; Loc. = LC_X12_Y3_N2; Fanout = 5; COMB Node = 'Selector3~0'
                Info: 3: + IC(3.777 ns) + CELL(0.200 ns) = 8.633 ns; Loc. = LC_X11_Y9_N3; Fanout = 3; REG Node = 'a3[3]'
                Info: 4: + IC(1.945 ns) + CELL(0.511 ns) = 11.089 ns; Loc. = LC_X11_Y8_N1; Fanout = 1; COMB Node = 'Equal4~1'
                Info: 5: + IC(0.305 ns) + CELL(0.200 ns) = 11.594 ns; Loc. = LC_X11_Y8_N2; Fanout = 3; COMB Node = 'p3~0'
                Info: 6: + IC(0.738 ns) + CELL(0.200 ns) = 12.532 ns; Loc. = LC_X11_Y8_N0; Fanout = 5; COMB Node = 'Selector8~1'
                Info: 7: + IC(2.081 ns) + CELL(0.740 ns) = 15.353 ns; Loc. = LC_X12_Y5_N3; Fanout = 1; REG Node = 'out_a1[1]'
                Info: Total cell delay = 3.183 ns ( 20.73 % )
                Info: Total interconnect delay = 12.170 ns ( 79.27 % )
            Info: - Longest clock path from clock "in_count[0]" to source register is 9.131 ns
                Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 7; CLK Node = 'in_count[0]'
                Info: 2: + IC(3.334 ns) + CELL(0.200 ns) = 4.666 ns; Loc. = LC_X12_Y3_N6; Fanout = 4; COMB Node = 'Selector2~1'
                Info: 3: + IC(3.725 ns) + CELL(0.740 ns) = 9.131 ns; Loc. = LC_X14_Y10_N5; Fanout = 3; REG Node = 'a2[1]'
                Info: Total cell delay = 2.072 ns ( 22.69 % )
                Info: Total interconnect delay = 7.059 ns ( 77.31 % )
        Info: + Micro clock to output delay of source is 0.000 ns
        Info: + Micro setup delay of destination is 2.361 ns
Info: Clock "in_count[1]" Internal fmax is restricted to 304.04 MHz between source register "a2[1]" and destination register "out_a1[1]"
    Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 4.682 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y10_N5; Fanout = 3; REG Node = 'a2[1]'
            Info: 2: + IC(3.161 ns) + CELL(0.511 ns) = 3.672 ns; Loc. = LC_X12_Y5_N1; Fanout = 1; COMB Node = 'Selector6~0'
            Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 4.177 ns; Loc. = LC_X12_Y5_N2; Fanout = 1; COMB Node = 'Selector6~1'
            Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 4.682 ns; Loc. = LC_X12_Y5_N3; Fanout = 1; REG Node = 'out_a1[1]'
            Info: Total cell delay = 0.911 ns ( 19.46 % )
            Info: Total interconnect delay = 3.771 ns ( 80.54 % )
        Info: - Smallest clock skew is 6.308 ns
            Info: + Shortest clock path from clock "in_count[1]" to destination register is 15.450 ns
                Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_114; Fanout = 6; CLK Node = 'in_count[1]'
                Info: 2: + IC(3.034 ns) + CELL(0.511 ns) = 4.677 ns; Loc. = LC_X12_Y3_N6; Fanout = 4; COMB Node = 'Selector2~1'
                Info: 3: + IC(3.724 ns) + CELL(0.200 ns) = 8.601 ns; Loc. = LC_X10_Y7_N2; Fanout = 3; REG Node = 'a2[2]'
                Info: 4: + IC(1.845 ns) + CELL(0.740 ns) = 11.186 ns; Loc. = LC_X11_Y8_N1; Fanout = 1; COMB Node = 'Equal4~1'
                Info: 5: + IC(0.305 ns) + CELL(0.200 ns) = 11.691 ns; Loc. = LC_X11_Y8_N2; Fanout = 3; COMB Node = 'p3~0'
                Info: 6: + IC(0.738 ns) + CELL(0.200 ns) = 12.629 ns; Loc. = LC_X11_Y8_N0; Fanout = 5; COMB Node = 'Selector8~1'
                Info: 7: + IC(2.081 ns) + CELL(0.740 ns) = 15.450 ns; Loc. = LC_X12_Y5_N3; Fanout = 1; REG Node = 'out_a1[1]'
                Info: Total cell delay = 3.723 ns ( 24.10 % )
                Info: Total interconnect delay = 11.727 ns ( 75.90 % )
            Info: - Longest clock path from clock "in_count[1]" to source register is 9.142 ns
                Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_114; Fanout = 6; CLK Node = 'in_count[1]'
                Info: 2: + IC(3.034 ns) + CELL(0.511 ns) = 4.677 ns; Loc. = LC_X12_Y3_N6; Fanout = 4; COMB Node = 'Selector2~1'
                Info: 3: + IC(3.725 ns) + CELL(0.740 ns) = 9.142 ns; Loc. = LC_X14_Y10_N5; Fanout = 3; REG Node = 'a2[1]'
                Info: Total cell delay = 2.383 ns ( 26.07 % )
                Info: Total interconnect delay = 6.759 ns ( 73.93 % )
        Info: + Micro clock to output delay of source is 0.000 ns
        Info: + Micro setup delay of destination is 2.361 ns
Warning: Circuit may not operate. Detected 20 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "now_state.s3" and destination pin or register "out_a1[1]" for clock "clk" (Hold time is 15.133 ns)
    Info: + Largest clock skew is 17.509 ns
        Info: + Longest clock path from clock "clk" to destination register is 21.328 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y8_N5; Fanout = 6; REG Node = 'now_state.s0'
            Info: 3: + IC(3.058 ns) + CELL(0.740 ns) = 7.993 ns; Loc. = LC_X12_Y3_N6; Fanout = 4; COMB Node = 'Selector2~1'
            Info: 4: + IC(3.724 ns) + CELL(0.200 ns) = 11.917 ns; Loc. = LC_X10_Y7_N2; Fanout = 3; REG Node = 'a2[2]'
            Info: 5: + IC(1.927 ns) + CELL(0.740 ns) = 14.584 ns; Loc. = LC_X11_Y9_N2; Fanout = 1; COMB Node = 'Equal2~1'
            Info: 6: + IC(1.937 ns) + CELL(0.511 ns) = 17.032 ns; Loc. = LC_X11_Y8_N7; Fanout = 3; COMB Node = 'Selector8~0'
            Info: 7: + IC(0.735 ns) + CELL(0.740 ns) = 18.507 ns; Loc. = LC_X11_Y8_N0; Fanout = 5; COMB Node = 'Selector8~1'
            Info: 8: + IC(2.081 ns) + CELL(0.740 ns) = 21.328 ns; Loc. = LC_X12_Y5_N3; Fanout = 1; REG Node = 'out_a1[1]'
            Info: Total cell delay = 6.128 ns ( 28.73 % )
            Info: Total interconnect delay = 15.200 ns ( 71.27 % )
        Info: - Shortest clock path from clock "clk" to source register is 3.819 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X12_Y5_N7; Fanout = 8; REG Node = 'now_state.s3'
            Info: Total cell delay = 2.081 ns ( 54.49 % )
            Info: Total interconnect delay = 1.738 ns ( 45.51 % )
    Info: - Micro clock to output delay of source is 0.376 ns
    Info: - Shortest register to register delay is 2.000 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y5_N7; Fanout = 8; REG Node = 'now_state.s3'
        Info: 2: + IC(0.984 ns) + CELL(0.511 ns) = 1.495 ns; Loc. = LC_X12_Y5_N2; Fanout = 1; COMB Node = 'Selector6~1'
        Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 2.000 ns; Loc. = LC_X12_Y5_N3; Fanout = 1; REG Node = 'out_a1[1]'
        Info: Total cell delay = 0.711 ns ( 35.55 % )
        Info: Total interconnect delay = 1.289 ns ( 64.45 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 12 non-operational path(s) clocked by clock "in_count[0]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "a3[3]" and destination pin or register "out_a1[3]" for clock "in_count[0]" (Hold time is 6.97 ns)
    Info: + Largest clock skew is 9.121 ns
        Info: + Longest clock path from clock "in_count[0]" to destination register is 17.754 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 7; CLK Node = 'in_count[0]'
            Info: 2: + IC(3.334 ns) + CELL(0.200 ns) = 4.666 ns; Loc. = LC_X12_Y3_N6; Fanout = 4; COMB Node = 'Selector2~1'
            Info: 3: + IC(3.724 ns) + CELL(0.200 ns) = 8.590 ns; Loc. = LC_X10_Y7_N2; Fanout = 3; REG Node = 'a2[2]'
            Info: 4: + IC(1.927 ns) + CELL(0.740 ns) = 11.257 ns; Loc. = LC_X11_Y9_N2; Fanout = 1; COMB Node = 'Equal2~1'
            Info: 5: + IC(1.937 ns) + CELL(0.511 ns) = 13.705 ns; Loc. = LC_X11_Y8_N7; Fanout = 3; COMB Node = 'Selector8~0'
            Info: 6: + IC(0.735 ns) + CELL(0.740 ns) = 15.180 ns; Loc. = LC_X11_Y8_N0; Fanout = 5; COMB Node = 'Selector8~1'
            Info: 7: + IC(1.834 ns) + CELL(0.740 ns) = 17.754 ns; Loc. = LC_X11_Y9_N8; Fanout = 1; REG Node = 'out_a1[3]'
            Info: Total cell delay = 4.263 ns ( 24.01 % )
            Info: Total interconnect delay = 13.491 ns ( 75.99 % )
        Info: - Shortest clock path from clock "in_count[0]" to source register is 8.633 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 7; CLK Node = 'in_count[0]'
            Info: 2: + IC(3.324 ns) + CELL(0.200 ns) = 4.656 ns; Loc. = LC_X12_Y3_N2; Fanout = 5; COMB Node = 'Selector3~0'
            Info: 3: + IC(3.777 ns) + CELL(0.200 ns) = 8.633 ns; Loc. = LC_X11_Y9_N3; Fanout = 3; REG Node = 'a3[3]'
            Info: Total cell delay = 1.532 ns ( 17.75 % )
            Info: Total interconnect delay = 7.101 ns ( 82.25 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 2.151 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y9_N3; Fanout = 3; REG Node = 'a3[3]'
        Info: 2: + IC(0.732 ns) + CELL(0.914 ns) = 1.646 ns; Loc. = LC_X11_Y9_N7; Fanout = 1; COMB Node = 'Selector4~1'
        Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 2.151 ns; Loc. = LC_X11_Y9_N8; Fanout = 1; REG Node = 'out_a1[3]'
        Info: Total cell delay = 1.114 ns ( 51.79 % )
        Info: Total interconnect delay = 1.037 ns ( 48.21 % )
    Info: + Micro hold delay of destination is 0.000 ns
Warning: Circuit may not operate. Detected 12 non-operational path(s) clocked by clock "in_count[1]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "a3[3]" and destination pin or register "out_a1[3]" for clock "in_count[1]" (Hold time is 6.707 ns)
    Info: + Largest clock skew is 8.858 ns
        Info: + Longest clock path from clock "in_count[1]" to destination register is 17.765 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_114; Fanout = 6; CLK Node = 'in_count[1]'
            Info: 2: + IC(3.034 ns) + CELL(0.511 ns) = 4.677 ns; Loc. = LC_X12_Y3_N6; Fanout = 4; COMB Node = 'Selector2~1'
            Info: 3: + IC(3.724 ns) + CELL(0.200 ns) = 8.601 ns; Loc. = LC_X10_Y7_N2; Fanout = 3; REG Node = 'a2[2]'
            Info: 4: + IC(1.927 ns) + CELL(0.740 ns) = 11.268 ns; Loc. = LC_X11_Y9_N2; Fanout = 1; COMB Node = 'Equal2~1'
            Info: 5: + IC(1.937 ns) + CELL(0.511 ns) = 13.716 ns; Loc. = LC_X11_Y8_N7; Fanout = 3; COMB Node = 'Selector8~0'
            Info: 6: + IC(0.735 ns) + CELL(0.740 ns) = 15.191 ns; Loc. = LC_X11_Y8_N0; Fanout = 5; COMB Node = 'Selector8~1'
            Info: 7: + IC(1.834 ns) + CELL(0.740 ns) = 17.765 ns; Loc. = LC_X11_Y9_N8; Fanout = 1; REG Node = 'out_a1[3]'
            Info: Total cell delay = 4.574 ns ( 25.75 % )
            Info: Total interconnect delay = 13.191 ns ( 74.25 % )
        Info: - Shortest clock path from clock "in_count[1]" to source register is 8.907 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_114; Fanout = 6; CLK Node = 'in_count[1]'
            Info: 2: + IC(3.287 ns) + CELL(0.511 ns) = 4.930 ns; Loc. = LC_X12_Y3_N2; Fanout = 5; COMB Node = 'Selector3~0'
            Info: 3: + IC(3.777 ns) + CELL(0.200 ns) = 8.907 ns; Loc. = LC_X11_Y9_N3; Fanout = 3; REG Node = 'a3[3]'
            Info: Total cell delay = 1.843 ns ( 20.69 % )
            Info: Total interconnect delay = 7.064 ns ( 79.31 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 2.151 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y9_N3; Fanout = 3; REG Node = 'a3[3]'
        Info: 2: + IC(0.732 ns) + CELL(0.914 ns) = 1.646 ns; Loc. = LC_X11_Y9_N7; Fanout = 1; COMB Node = 'Selector4~1'
        Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 2.151 ns; Loc. = LC_X11_Y9_N8; Fanout = 1; REG Node = 'out_a1[3]'
        Info: Total cell delay = 1.114 ns ( 51.79 % )
        Info: Total interconnect delay = 1.037 ns ( 48.21 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "now_state.s0" (data pin = "in_count[1]", clock pin = "clk") is 4.652 ns
    Info: + Longest pin to register delay is 8.138 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_114; Fanout = 6; CLK Node = 'in_count[1]'
        Info: 2: + IC(3.032 ns) + CELL(0.511 ns) = 4.675 ns; Loc. = LC_X12_Y3_N8; Fanout = 1; COMB Node = 'next_state.s0~0'
        Info: 3: + IC(2.872 ns) + CELL(0.591 ns) = 8.138 ns; Loc. = LC_X11_Y8_N5; Fanout = 6; REG Node = 'now_state.s0'
        Info: Total cell delay = 2.234 ns ( 27.45 % )
        Info: Total interconnect delay = 5.904 ns ( 72.55 % )
    Info: + Micro setup delay of destination is 0.333 ns
    Info: - Shortest clock path from clock "clk" to destination register is 3.819 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X11_Y8_N5; Fanout = 6; REG Node = 'now_state.s0'
        Info: Total cell delay = 2.081 ns ( 54.49 % )
        Info: Total interconnect delay = 1.738 ns ( 45.51 % )
Info: tco from clock "clk" to destination pin "rdom[3]" through register "out_a1[3]" is 26.849 ns
    Info: + Longest clock path from clock "clk" to source register is 21.081 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y8_N5; Fanout = 6; REG Node = 'now_state.s0'
        Info: 3: + IC(3.058 ns) + CELL(0.740 ns) = 7.993 ns; Loc. = LC_X12_Y3_N6; Fanout = 4; COMB Node = 'Selector2~1'
        Info: 4: + IC(3.724 ns) + CELL(0.200 ns) = 11.917 ns; Loc. = LC_X10_Y7_N2; Fanout = 3; REG Node = 'a2[2]'
        Info: 5: + IC(1.927 ns) + CELL(0.740 ns) = 14.584 ns; Loc. = LC_X11_Y9_N2; Fanout = 1; COMB Node = 'Equal2~1'
        Info: 6: + IC(1.937 ns) + CELL(0.511 ns) = 17.032 ns; Loc. = LC_X11_Y8_N7; Fanout = 3; COMB Node = 'Selector8~0'
        Info: 7: + IC(0.735 ns) + CELL(0.740 ns) = 18.507 ns; Loc. = LC_X11_Y8_N0; Fanout = 5; COMB Node = 'Selector8~1'
        Info: 8: + IC(1.834 ns) + CELL(0.740 ns) = 21.081 ns; Loc. = LC_X11_Y9_N8; Fanout = 1; REG Node = 'out_a1[3]'
        Info: Total cell delay = 6.128 ns ( 29.07 % )
        Info: Total interconnect delay = 14.953 ns ( 70.93 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 5.768 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y9_N8; Fanout = 1; REG Node = 'out_a1[3]'
        Info: 2: + IC(3.446 ns) + CELL(2.322 ns) = 5.768 ns; Loc. = PIN_3; Fanout = 0; PIN Node = 'rdom[3]'
        Info: Total cell delay = 2.322 ns ( 40.26 % )
        Info: Total interconnect delay = 3.446 ns ( 59.74 % )
Info: th for register "a2[2]" (data pin = "mr[2]", clock pin = "clk") is 6.083 ns
    Info: + Longest clock path from clock "clk" to destination register is 11.917 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y8_N5; Fanout = 6; REG Node = 'now_state.s0'
        Info: 3: + IC(3.058 ns) + CELL(0.740 ns) = 7.993 ns; Loc. = LC_X12_Y3_N6; Fanout = 4; COMB Node = 'Selector2~1'
        Info: 4: + IC(3.724 ns) + CELL(0.200 ns) = 11.917 ns; Loc. = LC_X10_Y7_N2; Fanout = 3; REG Node = 'a2[2]'
        Info: Total cell delay = 3.397 ns ( 28.51 % )
        Info: Total interconnect delay = 8.520 ns ( 71.49 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 5.834 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_60; Fanout = 3; PIN Node = 'mr[2]'
        Info: 2: + IC(3.962 ns) + CELL(0.740 ns) = 5.834 ns; Loc. = LC_X10_Y7_N2; Fanout = 3; REG Node = 'a2[2]'
        Info: Total cell delay = 1.872 ns ( 32.09 % )
        Info: Total interconnect delay = 3.962 ns ( 67.91 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 197 megabytes
    Info: Processing ended: Sun Nov 04 20:32:53 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


