# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../sesion_3.srcs/sources_1/new/new_clock_divider.sv" \
"../../../../sesion_3.srcs/sources_1/new/top_module.sv" \
"../../../../sesion_3.srcs/sim_1/new/clk_test.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
