

================================================================
== Vitis HLS Report for 'Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5'
================================================================
* Date:           Thu Oct 13 07:49:23 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        v4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.000 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|       34|  10.000 ns|  0.170 us|    2|   34|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_328_4_VITIS_LOOP_331_5  |        0|       32|         2|          1|          1|  0 ~ 32|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      44|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      68|    -|
|Register         |        -|     -|      19|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      19|     112|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1057_fu_95_p2               |         +|   0|  0|  23|          16|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_condition_107                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln1057_fu_89_p2              |      icmp|   0|  0|  13|          16|          16|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  44|          36|          22|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |Row_Buffer_blk_n                      |   9|          2|    1|          2|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   16|         32|
    |c_row_op_st_blk_n                     |   9|          2|    1|          2|
    |c_row_op_st_din                       |  14|          3|   32|         96|
    |indvar_flatten_fu_50                  |   9|          2|   16|         32|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  68|         15|   68|        168|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |indvar_flatten_fu_50     |  16|   0|   16|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  19|   0|   19|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                       Source Object                       |    C Type    |
+--------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5|  return value|
|Row_Buffer_dout     |   in|   32|     ap_fifo|                                                 Row_Buffer|       pointer|
|Row_Buffer_empty_n  |   in|    1|     ap_fifo|                                                 Row_Buffer|       pointer|
|Row_Buffer_read     |  out|    1|     ap_fifo|                                                 Row_Buffer|       pointer|
|c_row_op_st_din     |  out|   32|     ap_fifo|                                                c_row_op_st|       pointer|
|c_row_op_st_full_n  |   in|    1|     ap_fifo|                                                c_row_op_st|       pointer|
|c_row_op_st_write   |  out|    1|     ap_fifo|                                                c_row_op_st|       pointer|
|bound               |   in|   16|     ap_none|                                                      bound|        scalar|
|select_ln317_3      |   in|    1|     ap_none|                                             select_ln317_3|        scalar|
+--------------------+-----+-----+------------+-----------------------------------------------------------+--------------+

