// Seed: 777510957
module module_0 (
    input wire id_0,
    input tri id_1,
    input tri0 id_2,
    output wire id_3,
    input tri id_4,
    input tri0 id_5,
    input tri id_6,
    input wor id_7,
    input supply0 id_8,
    output wire id_9,
    output wor id_10,
    input wor id_11,
    output supply0 id_12,
    input supply0 id_13
);
  supply1 id_15 = 1;
  wire id_16;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    output tri0 id_2,
    input wand id_3,
    input uwire id_4,
    output tri0 id_5
);
  assign id_5 = 1'b0;
  assign id_2 = id_4;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0,
      id_5,
      id_0,
      id_3,
      id_4,
      id_4,
      id_3,
      id_5,
      id_5,
      id_1,
      id_2,
      id_3
  );
endmodule
