static int\r\ngm107_fan_pwm_ctrl(struct nouveau_therm *therm, int line, bool enable)\r\n{\r\nreturn 0;\r\n}\r\nstatic int\r\ngm107_fan_pwm_get(struct nouveau_therm *therm, int line, u32 *divs, u32 *duty)\r\n{\r\n*divs = nv_rd32(therm, 0x10eb20) & 0x1fff;\r\n*duty = nv_rd32(therm, 0x10eb24) & 0x1fff;\r\nreturn 0;\r\n}\r\nstatic int\r\ngm107_fan_pwm_set(struct nouveau_therm *therm, int line, u32 divs, u32 duty)\r\n{\r\nnv_mask(therm, 0x10eb10, 0x1fff, divs);\r\nnv_wr32(therm, 0x10eb14, duty | 0x80000000);\r\nreturn 0;\r\n}\r\nstatic int\r\ngm107_fan_pwm_clock(struct nouveau_therm *therm, int line)\r\n{\r\nreturn nv_device(therm)->crystal * 1000;\r\n}\r\nstatic int\r\ngm107_therm_ctor(struct nouveau_object *parent,\r\nstruct nouveau_object *engine,\r\nstruct nouveau_oclass *oclass, void *data, u32 size,\r\nstruct nouveau_object **pobject)\r\n{\r\nstruct gm107_therm_priv *priv;\r\nint ret;\r\nret = nouveau_therm_create(parent, engine, oclass, &priv);\r\n*pobject = nv_object(priv);\r\nif (ret)\r\nreturn ret;\r\npriv->base.base.pwm_ctrl = gm107_fan_pwm_ctrl;\r\npriv->base.base.pwm_get = gm107_fan_pwm_get;\r\npriv->base.base.pwm_set = gm107_fan_pwm_set;\r\npriv->base.base.pwm_clock = gm107_fan_pwm_clock;\r\npriv->base.base.temp_get = nv84_temp_get;\r\npriv->base.base.fan_sense = nva3_therm_fan_sense;\r\npriv->base.sensor.program_alarms = nouveau_therm_program_alarms_polling;\r\nreturn nouveau_therm_preinit(&priv->base.base);\r\n}
