--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml led_key_test.twx led_key_test.ncd -o led_key_test.twr
led_key_test.pcf -ucf led_key_test.ucf

Design file:              led_key_test.ncd
Physical constraint file: led_key_test.pcf
Device,package,speed:     xc6slx45,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 706 paths analyzed, 132 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.759ns.
--------------------------------------------------------------------------------

Paths for end point clk_key_15 (SLICE_X15Y29.BX), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_key_5 (FF)
  Destination:          clk_key_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.710ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.295 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_key_5 to clk_key_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.CQ      Tcko                  0.476   clk_key<6>
                                                       clk_key_5
    SLICE_X17Y27.A1      net (fanout=4)        0.764   clk_key<5>
    SLICE_X17Y27.A       Tilo                  0.259   clk_key<19>
                                                       clk_key[19]_PWR_1_o_equal_5_o<19>2_2
    SLICE_X15Y29.D2      net (fanout=10)       0.991   clk_key[19]_PWR_1_o_equal_5_o<19>22
    SLICE_X15Y29.D       Tilo                  0.259   clk_key_15_1
                                                       Mcount_clk_key_eqn_151
    SLICE_X15Y29.BX      net (fanout=1)        0.847   Mcount_clk_key_eqn_15
    SLICE_X15Y29.CLK     Tdick                 0.114   clk_key_15_1
                                                       clk_key_15
    -------------------------------------------------  ---------------------------
    Total                                      3.710ns (1.108ns logic, 2.602ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_key_3 (FF)
  Destination:          clk_key_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.705ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.295 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_key_3 to clk_key_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.AQ      Tcko                  0.476   clk_key<6>
                                                       clk_key_3
    SLICE_X17Y27.A2      net (fanout=4)        0.759   clk_key<3>
    SLICE_X17Y27.A       Tilo                  0.259   clk_key<19>
                                                       clk_key[19]_PWR_1_o_equal_5_o<19>2_2
    SLICE_X15Y29.D2      net (fanout=10)       0.991   clk_key[19]_PWR_1_o_equal_5_o<19>22
    SLICE_X15Y29.D       Tilo                  0.259   clk_key_15_1
                                                       Mcount_clk_key_eqn_151
    SLICE_X15Y29.BX      net (fanout=1)        0.847   Mcount_clk_key_eqn_15
    SLICE_X15Y29.CLK     Tdick                 0.114   clk_key_15_1
                                                       clk_key_15
    -------------------------------------------------  ---------------------------
    Total                                      3.705ns (1.108ns logic, 2.597ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_key_1 (FF)
  Destination:          clk_key_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.704ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.194 - 0.201)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_key_1 to clk_key_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.CQ      Tcko                  0.430   clk_key<2>
                                                       clk_key_1
    SLICE_X14Y26.B1      net (fanout=4)        0.742   clk_key<1>
    SLICE_X14Y26.COUT    Topcyb                0.483   Mcount_clk_key_cy<3>
                                                       clk_key<1>_rt
                                                       Mcount_clk_key_cy<3>
    SLICE_X14Y27.CIN     net (fanout=1)        0.003   Mcount_clk_key_cy<3>
    SLICE_X14Y27.COUT    Tbyp                  0.093   Mcount_clk_key_cy<7>
                                                       Mcount_clk_key_cy<7>
    SLICE_X14Y28.CIN     net (fanout=1)        0.003   Mcount_clk_key_cy<7>
    SLICE_X14Y28.COUT    Tbyp                  0.093   Mcount_clk_key_cy<11>
                                                       Mcount_clk_key_cy<11>
    SLICE_X14Y29.CIN     net (fanout=1)        0.003   Mcount_clk_key_cy<11>
    SLICE_X14Y29.DMUX    Tcind                 0.320   Mcount_clk_key_cy<15>
                                                       Mcount_clk_key_cy<15>
    SLICE_X15Y29.D4      net (fanout=1)        0.314   Result<15>
    SLICE_X15Y29.D       Tilo                  0.259   clk_key_15_1
                                                       Mcount_clk_key_eqn_151
    SLICE_X15Y29.BX      net (fanout=1)        0.847   Mcount_clk_key_eqn_15
    SLICE_X15Y29.CLK     Tdick                 0.114   clk_key_15_1
                                                       clk_key_15
    -------------------------------------------------  ---------------------------
    Total                                      3.704ns (1.792ns logic, 1.912ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------

Paths for end point clk_key_17 (SLICE_X17Y27.B2), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_key_1 (FF)
  Destination:          clk_key_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.646ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.292 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_key_1 to clk_key_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.CQ      Tcko                  0.430   clk_key<2>
                                                       clk_key_1
    SLICE_X14Y26.B1      net (fanout=4)        0.742   clk_key<1>
    SLICE_X14Y26.COUT    Topcyb                0.483   Mcount_clk_key_cy<3>
                                                       clk_key<1>_rt
                                                       Mcount_clk_key_cy<3>
    SLICE_X14Y27.CIN     net (fanout=1)        0.003   Mcount_clk_key_cy<3>
    SLICE_X14Y27.COUT    Tbyp                  0.093   Mcount_clk_key_cy<7>
                                                       Mcount_clk_key_cy<7>
    SLICE_X14Y28.CIN     net (fanout=1)        0.003   Mcount_clk_key_cy<7>
    SLICE_X14Y28.COUT    Tbyp                  0.093   Mcount_clk_key_cy<11>
                                                       Mcount_clk_key_cy<11>
    SLICE_X14Y29.CIN     net (fanout=1)        0.003   Mcount_clk_key_cy<11>
    SLICE_X14Y29.COUT    Tbyp                  0.093   Mcount_clk_key_cy<15>
                                                       Mcount_clk_key_cy<15>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   Mcount_clk_key_cy<15>
    SLICE_X14Y30.BMUX    Tcinb                 0.310   Result<19>
                                                       Mcount_clk_key_xor<19>
    SLICE_X17Y27.B2      net (fanout=1)        1.017   Result<17>
    SLICE_X17Y27.CLK     Tas                   0.373   clk_key<19>
                                                       Mcount_clk_key_eqn_171
                                                       clk_key_17
    -------------------------------------------------  ---------------------------
    Total                                      3.646ns (1.875ns logic, 1.771ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_key_5 (FF)
  Destination:          clk_key_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.496ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.191 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_key_5 to clk_key_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.CQ      Tcko                  0.476   clk_key<6>
                                                       clk_key_5
    SLICE_X14Y27.B3      net (fanout=4)        0.642   clk_key<5>
    SLICE_X14Y27.COUT    Topcyb                0.483   Mcount_clk_key_cy<7>
                                                       clk_key<5>_rt
                                                       Mcount_clk_key_cy<7>
    SLICE_X14Y28.CIN     net (fanout=1)        0.003   Mcount_clk_key_cy<7>
    SLICE_X14Y28.COUT    Tbyp                  0.093   Mcount_clk_key_cy<11>
                                                       Mcount_clk_key_cy<11>
    SLICE_X14Y29.CIN     net (fanout=1)        0.003   Mcount_clk_key_cy<11>
    SLICE_X14Y29.COUT    Tbyp                  0.093   Mcount_clk_key_cy<15>
                                                       Mcount_clk_key_cy<15>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   Mcount_clk_key_cy<15>
    SLICE_X14Y30.BMUX    Tcinb                 0.310   Result<19>
                                                       Mcount_clk_key_xor<19>
    SLICE_X17Y27.B2      net (fanout=1)        1.017   Result<17>
    SLICE_X17Y27.CLK     Tas                   0.373   clk_key<19>
                                                       Mcount_clk_key_eqn_171
                                                       clk_key_17
    -------------------------------------------------  ---------------------------
    Total                                      3.496ns (1.828ns logic, 1.668ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_key_9 (FF)
  Destination:          clk_key_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.354ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.191 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_key_9 to clk_key_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y28.CQ      Tcko                  0.430   clk_key<9>
                                                       clk_key_9
    SLICE_X14Y28.B3      net (fanout=3)        0.642   clk_key<9>
    SLICE_X14Y28.COUT    Topcyb                0.483   Mcount_clk_key_cy<11>
                                                       clk_key<9>_rt
                                                       Mcount_clk_key_cy<11>
    SLICE_X14Y29.CIN     net (fanout=1)        0.003   Mcount_clk_key_cy<11>
    SLICE_X14Y29.COUT    Tbyp                  0.093   Mcount_clk_key_cy<15>
                                                       Mcount_clk_key_cy<15>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   Mcount_clk_key_cy<15>
    SLICE_X14Y30.BMUX    Tcinb                 0.310   Result<19>
                                                       Mcount_clk_key_xor<19>
    SLICE_X17Y27.B2      net (fanout=1)        1.017   Result<17>
    SLICE_X17Y27.CLK     Tas                   0.373   clk_key<19>
                                                       Mcount_clk_key_eqn_171
                                                       clk_key_17
    -------------------------------------------------  ---------------------------
    Total                                      3.354ns (1.689ns logic, 1.665ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Paths for end point key_scan_0 (SLICE_X16Y28.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               key_scan_0 (FF)
  Destination:          key_scan_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.557ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: key_scan_0 to key_scan_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.CQ      Tcko                  0.476   key_scan<0>
                                                       key_scan_0
    SLICE_X16Y21.A2      net (fanout=3)        1.386   key_scan<0>
    SLICE_X16Y21.AMUX    Tilo                  0.298   key_scan_old<0>
                                                       key_scan_0_dpot
    SLICE_X16Y28.C4      net (fanout=1)        1.048   key_scan_0_dpot
    SLICE_X16Y28.CLK     Tas                   0.349   key_scan<0>
                                                       key_scan_0_dpot1
                                                       key_scan_0
    -------------------------------------------------  ---------------------------
    Total                                      3.557ns (1.123ns logic, 2.434ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point led_tmp_0 (SLICE_X14Y11.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led_tmp_0 (FF)
  Destination:          led_tmp_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.458ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: led_tmp_0 to led_tmp_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y11.DQ      Tcko                  0.234   led_tmp_0
                                                       led_tmp_0
    SLICE_X14Y11.D6      net (fanout=2)        0.027   led_tmp_0
    SLICE_X14Y11.CLK     Tah         (-Th)    -0.197   led_tmp_0
                                                       led_tmp[0]_INV_13_o1_INV_0
                                                       led_tmp_0
    -------------------------------------------------  ---------------------------
    Total                                      0.458ns (0.431ns logic, 0.027ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Paths for end point key_scan_0 (SLICE_X16Y28.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.460ns (requirement - (clock path skew + uncertainty - data path))
  Source:               key_scan_0 (FF)
  Destination:          key_scan_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.460ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: key_scan_0 to key_scan_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.CQ      Tcko                  0.200   key_scan<0>
                                                       key_scan_0
    SLICE_X16Y28.C5      net (fanout=3)        0.070   key_scan<0>
    SLICE_X16Y28.CLK     Tah         (-Th)    -0.190   key_scan<0>
                                                       key_scan_0_dpot1
                                                       key_scan_0
    -------------------------------------------------  ---------------------------
    Total                                      0.460ns (0.390ns logic, 0.070ns route)
                                                       (84.8% logic, 15.2% route)

--------------------------------------------------------------------------------

Paths for end point clk_key_15_1 (SLICE_X15Y29.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.557ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_key_15 (FF)
  Destination:          clk_key_15_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.557ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_key_15 to clk_key_15_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y29.BQ      Tcko                  0.198   clk_key_15_1
                                                       clk_key_15
    SLICE_X15Y29.D6      net (fanout=21)       0.144   clk_key<15>
    SLICE_X15Y29.CLK     Tah         (-Th)    -0.215   clk_key_15_1
                                                       Mcount_clk_key_eqn_151
                                                       clk_key_15_1
    -------------------------------------------------  ---------------------------
    Total                                      0.557ns (0.413ns logic, 0.144ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: led_tmp_0/CLK
  Logical resource: led_tmp_0/CK
  Location pin: SLICE_X14Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: led_tmp_0/SR
  Logical resource: led_tmp_0/SR
  Location pin: SLICE_X14Y11.SR
  Clock network: rst_n_inv
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.759|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 706 paths, 0 nets, and 211 connections

Design statistics:
   Minimum period:   3.759ns{1}   (Maximum frequency: 266.028MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jun 15 14:08:47 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4627 MB



