/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: src/import/chips/ocmb/odyssey/common/include/ody_scom_mp_mastr_b3.H $ */
/*                                                                        */
/* OpenPOWER HostBoot Project                                             */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2022                             */
/* [+] International Business Machines Corp.                              */
/* [+] Synopsys, Inc.                                                     */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */
#pragma once
#include <stdint.h>

#ifndef __PPE_HCODE__
namespace scomt
{
namespace mp
{
#endif

static const uint64_t DWC_DDRPHYA_MASTER0_BASE3_ACCLKDLLCONTROL_P3 = 0x803200EA0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_ACCLKDLLCONTROL_P3_ACLCDLUPDINTERVAL = 52;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_ACCLKDLLCONTROL_P3_ACLCDLUPDINTERVAL_LEN = 12;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_ACCLKDLLCONTROL_P3_ACLCDLSTEPINTERVAL = 50;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_ACCLKDLLCONTROL_P3_ACLCDLSTEPINTERVAL_LEN = 2;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE3_ARDPTRINITVAL_P3 = 0x8032002E0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_ARDPTRINITVAL_P3_ARDPTRINITVAL_P3 = 60;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_ARDPTRINITVAL_P3_ARDPTRINITVAL_P3_LEN = 4;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE3_CALUCLKINFO_P3 = 0x803200080801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_CALUCLKINFO_P3_CALUCLKTICKSPER1US = 53;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_CALUCLKINFO_P3_CALUCLKTICKSPER1US_LEN = 11;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM0RDCSPULSE_P3 = 0x803201240801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM0RDCSPULSE_P3_D5ACSM0RDCSDELAY = 58;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM0RDCSPULSE_P3_D5ACSM0RDCSDELAY_LEN = 6;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM0RDCSPULSE_P3_D5ACSM0RDCSDELAYRESERVED = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM0RDCSPULSE_P3_D5ACSM0RDCSDELAYRESERVED_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM0RDCSPULSE_P3_D5ACSM0RDCSWIDTH = 50;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM0RDCSPULSE_P3_D5ACSM0RDCSWIDTH_LEN = 6;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM0RPTCNTOVERRIDE_P3 = 0x803201520801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM0RPTCNTOVERRIDE_P3_D5ACSM0RPTCNTOVERRIDE_P3 = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM0RPTCNTOVERRIDE_P3_D5ACSM0RPTCNTOVERRIDE_P3_LEN = 8;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM0RXENPULSE_P3 = 0x803201200801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM0RXENPULSE_P3_D5ACSM0RXENDELAY = 58;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM0RXENPULSE_P3_D5ACSM0RXENDELAY_LEN = 6;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM0RXENPULSE_P3_D5ACSM0RXENDELAYRESERVED = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM0RXENPULSE_P3_D5ACSM0RXENDELAYRESERVED_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM0RXENPULSE_P3_D5ACSM0RXENWIDTH = 50;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM0RXENPULSE_P3_D5ACSM0RXENWIDTH_LEN = 6;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM0RXVALPULSE_P3 = 0x803201210801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM0RXVALPULSE_P3_D5ACSM0RXVALDELAY = 58;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM0RXVALPULSE_P3_D5ACSM0RXVALDELAY_LEN = 6;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM0RXVALPULSE_P3_D5ACSM0RXVALDELAYRESERVED = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM0RXVALPULSE_P3_D5ACSM0RXVALDELAYRESERVED_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM0RXVALPULSE_P3_D5ACSM0RXVALWIDTH = 50;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM0RXVALPULSE_P3_D5ACSM0RXVALWIDTH_LEN = 6;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM0SNOOPPULSE_P3 = 0x803201250801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM0SNOOPPULSE_P3_D5ACSM0SNOOPDELAY = 58;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM0SNOOPPULSE_P3_D5ACSM0SNOOPDELAY_LEN = 6;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM0SNOOPPULSE_P3_D5ACSM0SNOOPDELAYRESERVED = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM0SNOOPPULSE_P3_D5ACSM0SNOOPDELAYRESERVED_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM0SNOOPPULSE_P3_D5ACSM0SNOOPWIDTH = 50;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM0SNOOPPULSE_P3_D5ACSM0SNOOPWIDTH_LEN = 6;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM0STARTADDR_P3 = 0x8032012B0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM0STARTADDR_P3_D5ACSM0STARTADDR_P3 = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM0STARTADDR_P3_D5ACSM0STARTADDR_P3_LEN = 8;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM0STOPADDR_P3 = 0x8032012C0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM0STOPADDR_P3_D5ACSM0STOPADDR_P3 = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM0STOPADDR_P3_D5ACSM0STOPADDR_P3_LEN = 8;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM0TXENPULSE_P3 = 0x803201220801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM0TXENPULSE_P3_D5ACSM0TXENDELAY = 58;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM0TXENPULSE_P3_D5ACSM0TXENDELAY_LEN = 6;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM0TXENPULSE_P3_D5ACSM0TXENDELAYRESERVED = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM0TXENPULSE_P3_D5ACSM0TXENDELAYRESERVED_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM0TXENPULSE_P3_D5ACSM0TXENWIDTH = 50;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM0TXENPULSE_P3_D5ACSM0TXENWIDTH_LEN = 6;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM0WRCSPULSE_P3 = 0x803201230801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM0WRCSPULSE_P3_D5ACSM0WRCSDELAY = 58;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM0WRCSPULSE_P3_D5ACSM0WRCSDELAY_LEN = 6;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM0WRCSPULSE_P3_D5ACSM0WRCSDELAYRESERVED = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM0WRCSPULSE_P3_D5ACSM0WRCSDELAYRESERVED_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM0WRCSPULSE_P3_D5ACSM0WRCSWIDTH = 50;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM0WRCSPULSE_P3_D5ACSM0WRCSWIDTH_LEN = 6;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM1RDCSPULSE_P3 = 0x803201440801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM1RDCSPULSE_P3_D5ACSM1RDCSDELAY = 58;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM1RDCSPULSE_P3_D5ACSM1RDCSDELAY_LEN = 6;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM1RDCSPULSE_P3_D5ACSM1RDCSDELAYRESERVED = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM1RDCSPULSE_P3_D5ACSM1RDCSDELAYRESERVED_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM1RDCSPULSE_P3_D5ACSM1RDCSWIDTH = 50;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM1RDCSPULSE_P3_D5ACSM1RDCSWIDTH_LEN = 6;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM1RPTCNTOVERRIDE_P3 = 0x803201530801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM1RPTCNTOVERRIDE_P3_D5ACSM1RPTCNTOVERRIDE_P3 = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM1RPTCNTOVERRIDE_P3_D5ACSM1RPTCNTOVERRIDE_P3_LEN = 8;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM1RXENPULSE_P3 = 0x803201400801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM1RXENPULSE_P3_D5ACSM1RXENDELAY = 58;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM1RXENPULSE_P3_D5ACSM1RXENDELAY_LEN = 6;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM1RXENPULSE_P3_D5ACSM1RXENDELAYRESERVED = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM1RXENPULSE_P3_D5ACSM1RXENDELAYRESERVED_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM1RXENPULSE_P3_D5ACSM1RXENWIDTH = 50;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM1RXENPULSE_P3_D5ACSM1RXENWIDTH_LEN = 6;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM1RXVALPULSE_P3 = 0x803201410801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM1RXVALPULSE_P3_D5ACSM1RXVALDELAY = 58;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM1RXVALPULSE_P3_D5ACSM1RXVALDELAY_LEN = 6;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM1RXVALPULSE_P3_D5ACSM1RXVALDELAYRESERVED = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM1RXVALPULSE_P3_D5ACSM1RXVALDELAYRESERVED_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM1RXVALPULSE_P3_D5ACSM1RXVALWIDTH = 50;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM1RXVALPULSE_P3_D5ACSM1RXVALWIDTH_LEN = 6;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM1SNOOPPULSE_P3 = 0x803201450801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM1SNOOPPULSE_P3_D5ACSM1SNOOPDELAY = 58;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM1SNOOPPULSE_P3_D5ACSM1SNOOPDELAY_LEN = 6;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM1SNOOPPULSE_P3_D5ACSM1SNOOPDELAYRESERVED = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM1SNOOPPULSE_P3_D5ACSM1SNOOPDELAYRESERVED_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM1SNOOPPULSE_P3_D5ACSM1SNOOPWIDTH = 50;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM1SNOOPPULSE_P3_D5ACSM1SNOOPWIDTH_LEN = 6;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM1STARTADDR_P3 = 0x8032014B0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM1STARTADDR_P3_D5ACSM1STARTADDR_P3 = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM1STARTADDR_P3_D5ACSM1STARTADDR_P3_LEN = 8;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM1STOPADDR_P3 = 0x8032014C0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM1STOPADDR_P3_D5ACSM1STOPADDR_P3 = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM1STOPADDR_P3_D5ACSM1STOPADDR_P3_LEN = 8;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM1TXENPULSE_P3 = 0x803201420801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM1TXENPULSE_P3_D5ACSM1TXENDELAY = 58;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM1TXENPULSE_P3_D5ACSM1TXENDELAY_LEN = 6;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM1TXENPULSE_P3_D5ACSM1TXENDELAYRESERVED = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM1TXENPULSE_P3_D5ACSM1TXENDELAYRESERVED_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM1TXENPULSE_P3_D5ACSM1TXENWIDTH = 50;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM1TXENPULSE_P3_D5ACSM1TXENWIDTH_LEN = 6;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM1WRCSPULSE_P3 = 0x803201430801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM1WRCSPULSE_P3_D5ACSM1WRCSDELAY = 58;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM1WRCSPULSE_P3_D5ACSM1WRCSDELAY_LEN = 6;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM1WRCSPULSE_P3_D5ACSM1WRCSDELAYRESERVED = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM1WRCSPULSE_P3_D5ACSM1WRCSDELAYRESERVED_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM1WRCSPULSE_P3_D5ACSM1WRCSWIDTH = 50;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5ACSM1WRCSPULSE_P3_D5ACSM1WRCSWIDTH_LEN = 6;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE3_D5RDIMMSDRMODE_P3 = 0x8032001F0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_D5RDIMMSDRMODE_P3_D5RDIMMSDRMODE_P3 = 63;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE3_DFIFREQRATIO_P3 = 0x803200FA0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DFIFREQRATIO_P3_DFIFREQRATIO_P3 = 62;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DFIFREQRATIO_P3_DFIFREQRATIO_P3_LEN = 2;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE3_DFIRDDATACSDESTMAP_P3 = 0x803200B00801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DFIRDDATACSDESTMAP_P3_DFIRDDESTM0 = 62;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DFIRDDATACSDESTMAP_P3_DFIRDDESTM0_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DFIRDDATACSDESTMAP_P3_DFIRDDESTM1 = 60;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DFIRDDATACSDESTMAP_P3_DFIRDDESTM1_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DFIRDDATACSDESTMAP_P3_DFIRDDESTM2 = 58;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DFIRDDATACSDESTMAP_P3_DFIRDDESTM2_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DFIRDDATACSDESTMAP_P3_DFIRDDESTM3 = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DFIRDDATACSDESTMAP_P3_DFIRDDESTM3_LEN = 2;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE3_DFIWRDATACSDESTMAP_P3 = 0x803200B40801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DFIWRDATACSDESTMAP_P3_DFIWRDESTM0 = 62;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DFIWRDATACSDESTMAP_P3_DFIWRDESTM0_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DFIWRDATACSDESTMAP_P3_DFIWRDESTM1 = 60;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DFIWRDATACSDESTMAP_P3_DFIWRDESTM1_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DFIWRDATACSDESTMAP_P3_DFIWRDESTM2 = 58;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DFIWRDATACSDESTMAP_P3_DFIWRDESTM2_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DFIWRDATACSDESTMAP_P3_DFIWRDESTM3 = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DFIWRDATACSDESTMAP_P3_DFIWRDESTM3_LEN = 2;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE3_DLLGAINCTL_P3 = 0x8032007C0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DLLGAINCTL_P3_DLLGAINIV = 60;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DLLGAINCTL_P3_DLLGAINIV_LEN = 4;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DLLGAINCTL_P3_DLLGAINTV = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DLLGAINCTL_P3_DLLGAINTV_LEN = 4;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE3_DLLLOCKPARAM_P3 = 0x8032007D0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DLLLOCKPARAM_P3_RFU_DLLLOCKPARAM_P3 = 54;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DLLLOCKPARAM_P3_RFU_DLLLOCKPARAM_P3_LEN = 10;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE3_DLLTRAINPARAM_P3 = 0x803200710801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DLLTRAINPARAM_P3_EXTENDPHDTIME = 62;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DLLTRAINPARAM_P3_EXTENDPHDTIME_LEN = 2;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE3_DMIPINPRESENT_P3 = 0x8032002D0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DMIPINPRESENT_P3_RDDBIENABLED = 63;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE3_DMPREAMBLEPATTERN_P3 = 0x803200FE0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DMPREAMBLEPATTERN_P3_TXDMPREAMBLEPATTERN = 60;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DMPREAMBLEPATTERN_P3_TXDMPREAMBLEPATTERN_LEN = 4;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DMPREAMBLEPATTERN_P3_ENTXDMPREAMBLEPATTERN = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DMPREAMBLEPATTERN_P3_ENTXDMPREAMBLEPATTERN_LEN = 4;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE3_DQPREAMBLEPATTERNU0_P3 = 0x803200FC0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DQPREAMBLEPATTERNU0_P3_TXDQPREAMBLEPATTERNU0 = 60;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DQPREAMBLEPATTERNU0_P3_TXDQPREAMBLEPATTERNU0_LEN = 4;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DQPREAMBLEPATTERNU0_P3_ENTXDQPREAMBLEPATTERNU0 = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DQPREAMBLEPATTERNU0_P3_ENTXDQPREAMBLEPATTERNU0_LEN = 4;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE3_DQPREAMBLEPATTERNU1_P3 = 0x803200FD0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DQPREAMBLEPATTERNU1_P3_TXDQPREAMBLEPATTERNU1 = 60;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DQPREAMBLEPATTERNU1_P3_TXDQPREAMBLEPATTERNU1_LEN = 4;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DQPREAMBLEPATTERNU1_P3_ENTXDQPREAMBLEPATTERNU1 = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DQPREAMBLEPATTERNU1_P3_ENTXDQPREAMBLEPATTERNU1_LEN = 4;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE3_DQSPOSTAMBLEPATTERN_P3 = 0x803200A20801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DQSPOSTAMBLEPATTERN_P3_TXDQSPOSTAMBLEPATTERN = 60;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DQSPOSTAMBLEPATTERN_P3_TXDQSPOSTAMBLEPATTERN_LEN = 4;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DQSPOSTAMBLEPATTERN_P3_ENTXDQSPOSTAMBLEPATTERN = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DQSPOSTAMBLEPATTERN_P3_ENTXDQSPOSTAMBLEPATTERN_LEN = 4;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE3_DQSPREAMBLECONTROL_P3 = 0x803200240801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DQSPREAMBLECONTROL_P3_TWOTCKRXDQSPRE = 63;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DQSPREAMBLECONTROL_P3_TWOTCKTXDQSPRE = 62;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DQSPREAMBLECONTROL_P3_POSITIONDFEINIT = 59;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DQSPREAMBLECONTROL_P3_POSITIONDFEINIT_LEN = 3;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DQSPREAMBLECONTROL_P3_DISDLYADJPOSDI = 58;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DQSPREAMBLECONTROL_P3_WDQSEXTENSION = 57;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DQSPREAMBLECONTROL_P3_DDR5RXPREAMBLEEN = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DQSPREAMBLECONTROL_P3_DDR5RXPREAMBLE = 53;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DQSPREAMBLECONTROL_P3_DDR5RXPREAMBLE_LEN = 3;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DQSPREAMBLECONTROL_P3_DDR5RXPOSTAMBLE = 52;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DQSPREAMBLECONTROL_P3_POSITIONTXPHASEUPDATE = 50;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DQSPREAMBLECONTROL_P3_POSITIONTXPHASEUPDATE_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DQSPREAMBLECONTROL_P3_POSITIONRXPHASEUPDATE = 48;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DQSPREAMBLECONTROL_P3_POSITIONRXPHASEUPDATE_LEN = 2;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE3_DQSPREAMBLEPATTERN_P3 = 0x803200A10801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DQSPREAMBLEPATTERN_P3_TXDQSPREAMBLEPATTERN = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DQSPREAMBLEPATTERN_P3_TXDQSPREAMBLEPATTERN_LEN = 8;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DQSPREAMBLEPATTERN_P3_ENTXDQSPREAMBLEPATTERN = 48;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_DQSPREAMBLEPATTERN_P3_ENTXDQSPREAMBLEPATTERN_LEN = 8;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE3_HWTMRL_P3 = 0x803200200801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_HWTMRL_P3_HWTMRL_P3 = 59;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_HWTMRL_P3_HWTMRL_P3_LEN = 5;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE3_LCDLCHARACTERIZATION_P3 = 0x803200860801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_LCDLCHARACTERIZATION_P3_RFU_LCDLCHARACTERIZATION_P3 = 58;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_LCDLCHARACTERIZATION_P3_RFU_LCDLCHARACTERIZATION_P3_LEN = 6;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE3_LCDLDBGCNTL3_P3 = 0x803200EB0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_LCDLDBGCNTL3_P3_STICKYUNLOCKTHRESHOLD = 61;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_LCDLDBGCNTL3_P3_STICKYUNLOCKTHRESHOLD_LEN = 3;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE3_PLLCTRL1_P3 = 0x803200C70801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_PLLCTRL1_P3_PLLCPINTCTRL = 59;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_PLLCTRL1_P3_PLLCPINTCTRL_LEN = 5;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_PLLCTRL1_P3_PLLCPPROPCTRL = 55;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_PLLCTRL1_P3_PLLCPPROPCTRL_LEN = 4;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE3_PLLCTRL2_P3 = 0x803200C50801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_PLLCTRL2_P3_PLLFREQSEL = 59;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_PLLCTRL2_P3_PLLFREQSEL_LEN = 5;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE3_PLLCTRL4_P3 = 0x803200CC0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_PLLCTRL4_P3_PLLCPINTGSCTRL = 59;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_PLLCTRL4_P3_PLLCPINTGSCTRL_LEN = 5;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_PLLCTRL4_P3_PLLCPPROPGSCTRL = 55;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_PLLCTRL4_P3_PLLCPPROPGSCTRL_LEN = 4;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE3_PLLTESTMODE_P3 = 0x803200CA0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_PLLTESTMODE_P3_PLLTESTMODE_P3 = 48;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_PLLTESTMODE_P3_PLLTESTMODE_P3_LEN = 16;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE3_PPTTRAINSETUP2_P3 = 0x803200110801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_PPTTRAINSETUP2_P3_RFU_PPTTRAINSETUP2_P3 = 61;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_PPTTRAINSETUP2_P3_RFU_PPTTRAINSETUP2_P3_LEN = 3;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE3_PPTTRAINSETUP_P3 = 0x803200100801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_PPTTRAINSETUP_P3_PHYMSTRTRAININTERVAL = 60;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_PPTTRAINSETUP_P3_PHYMSTRTRAININTERVAL_LEN = 4;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_PPTTRAINSETUP_P3_PHYMSTRMAXREQTOACK = 57;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_PPTTRAINSETUP_P3_PHYMSTRMAXREQTOACK_LEN = 3;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_PPTTRAINSETUP_P3_PHYMSTRCTRLMODE = 56;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE3_PTRINITTRACKINGMODECNTRL_P3 = 0x803200510801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_PTRINITTRACKINGMODECNTRL_P3_DISPTRINITCLRTXTRACKING = 63;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_PTRINITTRACKINGMODECNTRL_P3_DISPTRINITCLRRXTRACKING = 62;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE3_RXDQSTRKLIMIT_P3 = 0x803200280801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_RXDQSTRKLIMIT_P3_RXENDLYTRKLIMITLOW = 61;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_RXDQSTRKLIMIT_P3_RXENDLYTRKLIMITLOW_LEN = 3;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_RXDQSTRKLIMIT_P3_RXENDLYTRKLIMITHIGH = 58;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_RXDQSTRKLIMIT_P3_RXENDLYTRKLIMITHIGH_LEN = 3;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE3_SEQ0BDLY0_P3 = 0x8032000B0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_SEQ0BDLY0_P3_SEQ0BDLY0_P3 = 48;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_SEQ0BDLY0_P3_SEQ0BDLY0_P3_LEN = 16;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE3_SEQ0BDLY1_P3 = 0x8032000C0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_SEQ0BDLY1_P3_SEQ0BDLY1_P3 = 48;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_SEQ0BDLY1_P3_SEQ0BDLY1_P3_LEN = 16;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE3_SEQ0BDLY2_P3 = 0x8032000D0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_SEQ0BDLY2_P3_SEQ0BDLY2_P3 = 48;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_SEQ0BDLY2_P3_SEQ0BDLY2_P3_LEN = 16;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE3_SEQ0BDLY3_P3 = 0x8032000E0801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_SEQ0BDLY3_P3_SEQ0BDLY3_P3 = 48;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_SEQ0BDLY3_P3_SEQ0BDLY3_P3_LEN = 16;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE3_TRACKINGMODECNTRL_P3 = 0x803200410801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_TRACKINGMODECNTRL_P3_ENDFITDQS2DQTRACKINGTG0 = 63;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_TRACKINGMODECNTRL_P3_ENDFITDQS2DQTRACKINGTG1 = 62;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_TRACKINGMODECNTRL_P3_ENDFITDQS2DQTRACKINGTG2 = 61;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_TRACKINGMODECNTRL_P3_ENDFITDQS2DQTRACKINGTG3 = 60;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_TRACKINGMODECNTRL_P3_ENRXDQSTRACKING = 59;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_TRACKINGMODECNTRL_P3_TDQS2DQTRACKINGLIMIT = 56;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_TRACKINGMODECNTRL_P3_TDQS2DQTRACKINGLIMIT_LEN = 3;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_TRACKINGMODECNTRL_P3_DQSOSCRUNTIMESEL = 52;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_TRACKINGMODECNTRL_P3_DQSOSCRUNTIMESEL_LEN = 4;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_TRACKINGMODECNTRL_P3_RXDQSTRACKINGTHRESHOLD = 49;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_TRACKINGMODECNTRL_P3_RXDQSTRACKINGTHRESHOLD_LEN = 3;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE3_TRISTATEMODECA_P3 = 0x803200190801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_TRISTATEMODECA_P3_DISDYNADRTRI = 63;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_TRISTATEMODECA_P3_DDR2TMODE = 62;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_TRISTATEMODECA_P3_CKDISVAL = 60;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_TRISTATEMODECA_P3_CKDISVAL_LEN = 2;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE3_VREFINGLOBAL_P3 = 0x803200B20801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_VREFINGLOBAL_P3_GLOBALVREFINSEL = 61;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_VREFINGLOBAL_P3_GLOBALVREFINSEL_LEN = 3;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_VREFINGLOBAL_P3_GLOBALVREFINDAC = 54;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_VREFINGLOBAL_P3_GLOBALVREFINDAC_LEN = 7;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_VREFINGLOBAL_P3_GLOBALVREFINTRIM = 50;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_VREFINGLOBAL_P3_GLOBALVREFINTRIM_LEN = 4;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_VREFINGLOBAL_P3_GLOBALVREFINMODE = 49;


static const uint64_t DWC_DDRPHYA_MASTER0_BASE3_VREGCTRL1_P3 = 0x803200290801303Full;

static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_VREGCTRL1_P3_VSHCURRENTLOAD = 62;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_VREGCTRL1_P3_VSHCURRENTLOAD_LEN = 2;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_VREGCTRL1_P3_VSHDAC = 55;
static const uint32_t DWC_DDRPHYA_MASTER0_BASE3_VREGCTRL1_P3_VSHDAC_LEN = 7;



#ifndef __PPE_HCODE__
}
}
#endif

#ifndef SCOMT_OMIT_FIELD_ACCESSORS
    #include "ody_scom_mp_mastr_b3_fields.H"
#endif
