/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_phy.h $
 * $brcm_Revision: Hydra_Software_Devel/2 $
 * $brcm_Date: 6/15/12 6:44p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Jun 13 16:33:11 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7429/rdb/a0/bchp_phy.h $
 * 
 * Hydra_Software_Devel/2   6/15/12 6:44p pntruong
 * SW7429-185: Resynced with central rdb.
 *
 ***************************************************************************/

#ifndef BCHP_PHY_H__
#define BCHP_PHY_H__

/***************************************************************************
 *PHY - PHY registers
 ***************************************************************************/
#define BCHP_PHY_FIXD_CMN_VER_1                  0x00be0000 /* Shows the version number of the HDL */
#define BCHP_PHY_FIXD_CMN_CPU_CTRL_1             0x00be0004 /* Register enables the CPU to control the PHY */
#define BCHP_PHY_FIXD_CMN_MPC_MPR_CLK_RATE       0x00be0008 /* hold the rate of  the MPC clocks */
#define BCHP_PHY_FIXD_CMN_TEST_PORTS             0x00be000c /* test ports select regsiter */
#define BCHP_PHY_FIXD_CMN_ADC_TMCTRL             0x00be0010 /* ADC Test Mode control register */
#define BCHP_PHY_FIXD_CMN_ADC_TMSTAT             0x00be0014 /* ADC Test Mode status register */
#define BCHP_PHY_FIXD_RX_PROBES_STATUS           0x00be0018 /* Indicates if the probe ( I or III) results are ready */
#define BCHP_PHY_FIXD_RX_OFDMA_CFO_0             0x00be001c /* CFO of OFDMA - result of the pilots , register set index 0. */
#define BCHP_PHY_FIXD_RX_OFDMA_CFO_1             0x00be0020 /* CFO of OFDMA - result of the pilots , register set index 1. */
#define BCHP_PHY_FIXD_RX_OFDMA_CFO_2             0x00be0024 /* CFO of OFDMA - result of the pilots , register set index 2. */
#define BCHP_PHY_FIXD_RX_OFDMA_CFO_3             0x00be0028 /* CFO of OFDMA - result of the pilots , register set index 3. */
#define BCHP_PHY_FIXD_RX_SP_0                    0x00be002c /* SP Rx bits 7_0 */
#define BCHP_PHY_FIXD_RX_SP_1                    0x00be0030 /* SP Rx bits 15_8 */
#define BCHP_PHY_FIXD_RX_SP_2                    0x00be0034 /* SP Rx bits 23_16 */
#define BCHP_PHY_FIXD_RX_SP_3                    0x00be0038 /* SP Rx bits 29-24 */
#define BCHP_PHY_FIXD_RX_LP1_0                   0x00be003c /* "LP1 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 0. */
#define BCHP_PHY_FIXD_RX_LP1_1                   0x00be0040 /* "LP1 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 1. */
#define BCHP_PHY_FIXD_RX_LP1_2                   0x00be0044 /* "LP1 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 2. */
#define BCHP_PHY_FIXD_RX_LP1_3                   0x00be0048 /* "LP1 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 3. */
#define BCHP_PHY_FIXD_RX_LP1_4                   0x00be004c /* "LP1 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 4. */
#define BCHP_PHY_FIXD_RX_LP1_5                   0x00be0050 /* "LP1 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 5. */
#define BCHP_PHY_FIXD_RX_LP1_6                   0x00be0054 /* "LP1 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 6. */
#define BCHP_PHY_FIXD_RX_LP1_7                   0x00be0058 /* "LP1 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 7. */
#define BCHP_PHY_FIXD_RX_LP2_0                   0x00be005c /* "LP2 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 0. */
#define BCHP_PHY_FIXD_RX_LP2_1                   0x00be0060 /* "LP2 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 1. */
#define BCHP_PHY_FIXD_RX_LP2_2                   0x00be0064 /* "LP2 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 2. */
#define BCHP_PHY_FIXD_RX_LP2_3                   0x00be0068 /* "LP2 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 3. */
#define BCHP_PHY_FIXD_RX_LP2_4                   0x00be006c /* "LP2 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 4. */
#define BCHP_PHY_FIXD_RX_LP2_5                   0x00be0070 /* "LP2 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 5. */
#define BCHP_PHY_FIXD_RX_LP2_6                   0x00be0074 /* "LP2 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 6. */
#define BCHP_PHY_FIXD_RX_LP2_7                   0x00be0078 /* "LP2 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 7. */
#define BCHP_PHY_FIXD_RX_LP3_0                   0x00be007c /* "LP3 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 0. */
#define BCHP_PHY_FIXD_RX_LP3_1                   0x00be0080 /* "LP3 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 1. */
#define BCHP_PHY_FIXD_RX_LP3_2                   0x00be0084 /* "LP3 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 2. */
#define BCHP_PHY_FIXD_RX_LP3_3                   0x00be0088 /* "LP3 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 3. */
#define BCHP_PHY_FIXD_RX_LP3_4                   0x00be008c /* "LP3 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 4. */
#define BCHP_PHY_FIXD_RX_LP3_5                   0x00be0090 /* "LP3 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 5. */
#define BCHP_PHY_FIXD_RX_LP3_6                   0x00be0094 /* "LP3 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 6. */
#define BCHP_PHY_FIXD_RX_LP3_7                   0x00be0098 /* "LP3 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 7. */
#define BCHP_PHY_FIXD_RX_LP4_0                   0x00be009c /* "LP3 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 0. */
#define BCHP_PHY_FIXD_RX_LP4_1                   0x00be00a0 /* "LP3 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 1. */
#define BCHP_PHY_FIXD_RX_LP4_2                   0x00be00a4 /* "LP3 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 2. */
#define BCHP_PHY_FIXD_RX_LP4_3                   0x00be00a8 /* "LP3 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 3. */
#define BCHP_PHY_FIXD_RX_LP4_4                   0x00be00ac /* "LP3 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 4. */
#define BCHP_PHY_FIXD_RX_LP4_5                   0x00be00b0 /* "LP3 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 5. */
#define BCHP_PHY_FIXD_RX_LP4_6                   0x00be00b4 /* "LP3 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 6. */
#define BCHP_PHY_FIXD_RX_LP4_7                   0x00be00b8 /* "LP3 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 7. */
#define BCHP_PHY_FIXD_RX_LP5_0                   0x00be00bc /* long preamble sequence for moca2.0 rx data burst , register set index 0. */
#define BCHP_PHY_FIXD_RX_LP5_1                   0x00be00c0 /* long preamble sequence for moca2.0 rx data burst , register set index 1. */
#define BCHP_PHY_FIXD_RX_LP5_2                   0x00be00c4 /* long preamble sequence for moca2.0 rx data burst , register set index 2. */
#define BCHP_PHY_FIXD_RX_LP5_3                   0x00be00c8 /* long preamble sequence for moca2.0 rx data burst , register set index 3. */
#define BCHP_PHY_FIXD_RX_LP5_4                   0x00be00cc /* long preamble sequence for moca2.0 rx data burst , register set index 4. */
#define BCHP_PHY_FIXD_RX_LP5_5                   0x00be00d0 /* long preamble sequence for moca2.0 rx data burst , register set index 5. */
#define BCHP_PHY_FIXD_RX_LP5_6                   0x00be00d4 /* long preamble sequence for moca2.0 rx data burst , register set index 6. */
#define BCHP_PHY_FIXD_RX_LP5_7                   0x00be00d8 /* long preamble sequence for moca2.0 rx data burst , register set index 7. */
#define BCHP_PHY_FIXD_RX_LP6_0                   0x00be00dc /* long preamble sequence for moca2.0 rx map burst , register set index 0. */
#define BCHP_PHY_FIXD_RX_LP6_1                   0x00be00e0 /* long preamble sequence for moca2.0 rx map burst , register set index 1. */
#define BCHP_PHY_FIXD_RX_LP6_2                   0x00be00e4 /* long preamble sequence for moca2.0 rx map burst , register set index 2. */
#define BCHP_PHY_FIXD_RX_LP6_3                   0x00be00e8 /* long preamble sequence for moca2.0 rx map burst , register set index 3. */
#define BCHP_PHY_FIXD_RX_LP6_4                   0x00be00ec /* long preamble sequence for moca2.0 rx map burst , register set index 4. */
#define BCHP_PHY_FIXD_RX_LP6_5                   0x00be00f0 /* long preamble sequence for moca2.0 rx map burst , register set index 5. */
#define BCHP_PHY_FIXD_RX_LP6_6                   0x00be00f4 /* long preamble sequence for moca2.0 rx map burst , register set index 6. */
#define BCHP_PHY_FIXD_RX_LP6_7                   0x00be00f8 /* long preamble sequence for moca2.0 rx map burst , register set index 7. */
#define BCHP_PHY_FIXD_RX_LP7_0                   0x00be00fc /* moca2.0 CE sequence for cross correlation in RX , register set index 0. */
#define BCHP_PHY_FIXD_RX_LP7_1                   0x00be0100 /* moca2.0 CE sequence for cross correlation in RX , register set index 1. */
#define BCHP_PHY_FIXD_RX_LP7_2                   0x00be0104 /* moca2.0 CE sequence for cross correlation in RX , register set index 2. */
#define BCHP_PHY_FIXD_RX_LP7_3                   0x00be0108 /* moca2.0 CE sequence for cross correlation in RX , register set index 3. */
#define BCHP_PHY_FIXD_RX_LP7_4                   0x00be010c /* moca2.0 CE sequence for cross correlation in RX , register set index 4. */
#define BCHP_PHY_FIXD_RX_LP7_5                   0x00be0110 /* moca2.0 CE sequence for cross correlation in RX , register set index 5. */
#define BCHP_PHY_FIXD_RX_LP7_6                   0x00be0114 /* moca2.0 CE sequence for cross correlation in RX , register set index 6. */
#define BCHP_PHY_FIXD_RX_LP7_7                   0x00be0118 /* moca2.0 CE sequence for cross correlation in RX , register set index 7. */
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_0       0x00be011c /* RX channel estimation bit load , register set index 0. */
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_1       0x00be0120 /* RX channel estimation bit load , register set index 1. */
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_2       0x00be0124 /* RX channel estimation bit load , register set index 2. */
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_3       0x00be0128 /* RX channel estimation bit load , register set index 3. */
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_4       0x00be012c /* RX channel estimation bit load , register set index 4. */
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_5       0x00be0130 /* RX channel estimation bit load , register set index 5. */
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_6       0x00be0134 /* RX channel estimation bit load , register set index 6. */
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_7       0x00be0138 /* RX channel estimation bit load , register set index 7. */
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_8       0x00be013c /* RX channel estimation bit load , register set index 8. */
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_9       0x00be0140 /* RX channel estimation bit load , register set index 9. */
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_10      0x00be0144 /* RX channel estimation bit load , register set index 10. */
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_11      0x00be0148 /* RX channel estimation bit load , register set index 11. */
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_12      0x00be014c /* RX channel estimation bit load , register set index 12. */
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_13      0x00be0150 /* RX channel estimation bit load , register set index 13. */
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_14      0x00be0154 /* RX channel estimation bit load , register set index 14. */
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_15      0x00be0158 /* RX channel estimation bit load , register set index 15. */
#define BCHP_PHY_BRST_CMN_BYPASS_1               0x00be2000 /* Debug Bypass Register */
#define BCHP_PHY_BRST_CMN_DELAYES_1              0x00be2004 /* Delays in the PHY and some TDU parameters */
#define BCHP_PHY_BRST_CMN_DELAYES_2              0x00be2008 /* Delays in the PHY and some TDU parameters */
#define BCHP_PHY_BRST_CMN_MPD_CLK_RATE           0x00be200c /* hold the rate of  the MPI clocks */
#define BCHP_PHY_BRST_TX_NOR_FAC                 0x00be2010 /* Probe and Preamble Factor related params */
#define BCHP_PHY_BRST_RX_ACQUISITION_1           0x00be2014 /* Fixed acquisition registers */
#define BCHP_PHY_BRST_RX_ACQUISITION_2           0x00be2018 /* Fixed acquisition registers */
#define BCHP_PHY_BRST_CMN_AFE_COUNTERS           0x00be201c /* AFE Counters */
#define BCHP_PHY_BRST_TX_TXON_TIMER              0x00be2020 /* TXON Timer */
#define BCHP_PHY_BRST_TX_TXOFF_TIMER             0x00be2024 /* TXOFF Timer */
#define BCHP_PHY_BRST_RX_RXON_TIMER              0x00be2028 /* RXON Timer */
#define BCHP_PHY_BRST_RX_AFE_TEST_MODE           0x00be202c /* RX Gain Set */
#define BCHP_PHY_BRST_RX_AGC_PARAM_1             0x00be2030 /* AGC Parameter - Windows */
#define BCHP_PHY_BRST_RX_AGC_PARAM_2             0x00be2034 /* AGC Parameter - Threshold */
#define BCHP_PHY_BRST_RX_AGC_PARAM_3             0x00be2038 /* AGC Parameter Gain Settings */
#define BCHP_PHY_BRST_RX_AGC_PARAM_4             0x00be203c /* AGC Parameter Gain Settings */
#define BCHP_PHY_BRST_RX_CFO_SFO                 0x00be2040 /* CFO SFO parameters */
#define BCHP_PHY_BRST_RX_CFO_SFO_STEP_PYLD       0x00be2044 /* CFO & SFO step sizes */
#define BCHP_PHY_BRST_RX_CFO_SFO_STEP_CE         0x00be2048 /* CFO & SFO step sizes */
#define BCHP_PHY_BRST_TX_TD_TONE_0               0x00be204c /* TD tone parameters */
#define BCHP_PHY_BRST_TX_TD_TONE_1               0x00be2050 /* TD tone parameters */
#define BCHP_PHY_BRST_TX_IQ_COR                  0x00be2054 /* IQ correction parameters */
#define BCHP_PHY_BRST_RX_PILOTS_FACTORS          0x00be2058 /* RX Burst Parameters #2 */
#define BCHP_PHY_BRST_RX_PILOTS_CE_FACTORS       0x00be205c /* RX Burst Parameters #2 */
#define BCHP_PHY_BRST_CMN_FEC                    0x00be2060 /* LDPC and RS parameters */
#define BCHP_PHY_BRST_RX_FE_HPF_PARAM            0x00be2064 /* FE HPF parameters */
#define BCHP_PHY_BRST_CMN_AES_INITIAL_VAL_0      0x00be2068 /* AES initial value , register set index 0. */
#define BCHP_PHY_BRST_CMN_AES_INITIAL_VAL_1      0x00be206c /* AES initial value , register set index 1. */
#define BCHP_PHY_BRST_CMN_AES_INITIAL_VAL_2      0x00be2070 /* AES initial value , register set index 2. */
#define BCHP_PHY_BRST_CMN_AES_INITIAL_VAL_3      0x00be2074 /* AES initial value , register set index 3. */
#define BCHP_PHY_BRST_TX_GAIN                    0x00be2078 /* Preamble Processing Parameters II + Normal RS + Farrow */
#define BCHP_PHY_BRST_CMN_GEN                    0x00be207c /* Preamble Processing Parameters II + Normal RS + Farrow */
#define BCHP_PHY_BRST_TX_INIT_GEN                0x00be2080 /* TX init regsiter */
#define BCHP_PHY_BRST_CMN_INIT_TP_SC_LOCATION    0x00be2084 /* "ProbeII SC1, SC2" */
#define BCHP_PHY_BRST_CMN_INIT_AES_DES_KEY_0     0x00be2088 /* DES key sequence  Low Portion , register set index 0. */
#define BCHP_PHY_BRST_CMN_INIT_AES_DES_KEY_1     0x00be208c /* DES key sequence  Low Portion , register set index 1. */
#define BCHP_PHY_BRST_CMN_INIT_AES_DES_KEY_2     0x00be2090 /* DES key sequence  Low Portion , register set index 2. */
#define BCHP_PHY_BRST_CMN_INIT_AES_DES_KEY_3     0x00be2094 /* DES key sequence  Low Portion , register set index 3. */
#define BCHP_PHY_BRST_CMN_INIT_SCRM_SEED         0x00be2098 /* Rx and Tx Burst Parameters #1 */
#define BCHP_PHY_BRST_CMN_INIT_FRAME             0x00be209c /* Rx and Tx Burst Parameters #2 */
#define BCHP_PHY_BRST_CMN_INIT_FEC               0x00be20a0 /* Fec Parameters */
#define BCHP_PHY_BRST_CMN_INIT_GEN               0x00be20a4 /* common Burst Init Parameters */
#define BCHP_PHY_BRST_RX_INIT_RESULTS_READ       0x00be20a8 /* RX Results Reading Register and RX-Learning Parameters Load */
#define BCHP_PHY_BRST_RX_INIT_TIMEOUT            0x00be20ac /* RX Burst Init Parameters #2 */
#define BCHP_PHY_BRST_RX_INIT_GEN                0x00be20b0 /* RX Burst Init Parameters #1 */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1            0x00be2200 /* TX Burst Switches */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2            0x00be2204 /* TX Burst Switches */
#define BCHP_PHY_BRST_TX_PROF_RF_1               0x00be2208 /* Profile TX - Gain */
#define BCHP_PHY_BRST_TX_PROF_GAIN               0x00be220c /* Profile TX */
#define BCHP_PHY_BRST_TX_PROF_MAIN_CFO           0x00be2210 /* Profile TX */
#define BCHP_PHY_BRST_TX_PROF_MAIN_SFO           0x00be2214 /* Profile TX */
#define BCHP_PHY_BRST_TX_PROF_IQ_COR             0x00be2218 /* IQ correction profile */
#define BCHP_PHY_BRST_CMN_PROF_MODE              0x00be221c /* profile mode */
#define BCHP_PHY_BRST_CMN_PROF_GEN               0x00be2220 /* common profiles */
#define BCHP_PHY_BRST_CMN_PROF_RF_FCW_1          0x00be2224 /* LO Freq Offset #1 */
#define BCHP_PHY_BRST_CMN_PROF_RF_FCW_2          0x00be2228 /* LO Freq Offset #2 */
#define BCHP_PHY_BRST_CMN_PROF_RF_LO             0x00be222c /* fast LO tune burst registers */
#define BCHP_PHY_BRST_RX_PROF_PILOT_SC_MASK_0    0x00be2500 /* Pilot sub  carrier mask vector  #1 , register set index 0. */
#define BCHP_PHY_BRST_RX_PROF_PILOT_SC_MASK_1    0x00be2504 /* Pilot sub  carrier mask vector  #1 , register set index 1. */
#define BCHP_PHY_BRST_RX_PROF_PILOT_SC_MASK_2    0x00be2508 /* Pilot sub  carrier mask vector  #1 , register set index 2. */
#define BCHP_PHY_BRST_RX_PROF_PILOT_SC_MASK_3    0x00be250c /* Pilot sub  carrier mask vector  #1 , register set index 3. */
#define BCHP_PHY_BRST_RX_PROF_PILOT_SC_MASK_4    0x00be2510 /* Pilot sub  carrier mask vector  #1 , register set index 4. */
#define BCHP_PHY_BRST_RX_PROF_PILOT_SC_MASK_5    0x00be2514 /* Pilot sub  carrier mask vector  #1 , register set index 5. */
#define BCHP_PHY_BRST_RX_PROF_PILOT_SC_MASK_6    0x00be2518 /* Pilot sub  carrier mask vector  #1 , register set index 6. */
#define BCHP_PHY_BRST_RX_PROF_PILOT_SC_MASK_7    0x00be251c /* Pilot sub  carrier mask vector  #1 , register set index 7. */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1            0x00be2520 /* RX Burst Switches */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2            0x00be2524 /* RX Burst Switches */
#define BCHP_PHY_BRST_RX_PROF_LDPC_SLOTS         0x00be2528 /* LDPC slots */
#define BCHP_PHY_BRST_RX_PROF_ACQ_HPF            0x00be252c /* HPF Poles and Gains */
#define BCHP_PHY_BRST_RX_PROF_ACQUISITION_0      0x00be2530 /* Acquisition */
#define BCHP_PHY_BRST_RX_PROF_ACQUISITION_1      0x00be2534 /* Acquisition Parameter #1 */
#define BCHP_PHY_BRST_RX_PROF_ACQUISITION_2      0x00be2538 /* Acquisition Parameter #1 */
#define BCHP_PHY_BRST_RX_PROF_ACQUISITION_3      0x00be253c /* Acquisition Parameter #1 */
#define BCHP_PHY_BRST_RX_PROF_COG_LUT_1          0x00be2540 /* COG K factor LUT */
#define BCHP_PHY_BRST_RX_PROF_COG_LUT_2          0x00be2544 /* COG K factor LUT */
#define BCHP_PHY_BRST_RX_PROF_IQ_COR             0x00be2548 /* IQ correction profile */
#define BCHP_PHY_BRST_RX_PROF_GEN_1              0x00be254c /* RX generic profile */
#define BCHP_PHY_BRST_RX_PROF_GEN_2              0x00be2550 /* RX generic profile */
#define BCHP_PHY_BRST_RX_PROF_CFO_SFO_OFFSET     0x00be2554 /* CFO and SFO offsets - different number in turbo */
#define BCHP_PHY_BRST_RX_PROF_DETECT_DELAY_EXPECTED 0x00be2558 /* expected detect delay in derived line clocks */
#define BCHP_PHY_BRST_RX_PROF_RF_1               0x00be255c /* Rx RF Parameters */
#define BCHP_PHY_BRST_RX_PROF_CFO                0x00be2560 /* Rx Burst Learn Parameters #1 */
#define BCHP_PHY_BRST_RX_PROF_SFO                0x00be2564 /* Rx Burst Learn Parameters #2 */
#define BCHP_PHY_RSLT_RX_STATISTICS_STATUS       0x00be3000 /* Indicates the receive burst status */
#define BCHP_PHY_RSLT_RX_STATISTICS_FEC_UNERROR  0x00be3004 /* The number of blocks has no FEC error */
#define BCHP_PHY_RSLT_RX_STATISTICS_FEC_CORRECTED 0x00be3008 /* The number of blocks has FEC errors and corrections */
#define BCHP_PHY_RSLT_RX_STATISTICS_FEC_UNCORRECTED 0x00be300c /* The number of blocks has un-correctable FEC errors */
#define BCHP_PHY_RSLT_RX_STATISTICS_LDPC_ITER    0x00be3010 /* The number of iterrations performed by LDPC */
#define BCHP_PHY_RSLT_RX_STATISTICS_PP_P_EN_DATA 0x00be3014 /* Samples the absolute value of the Power function at the maximum level found so far */
#define BCHP_PHY_RSLT_RX_STATISTICS_PP_A_AC_MAX_REAL 0x00be3018 /* Samples the real value of the auto-correlation function at the maximum level found so far */
#define BCHP_PHY_RSLT_RX_STATISTICS_PP_A_AC_MAX_IMAG 0x00be301c /* Samples the image value of the auto-correlation function at the maximum level found so far */
#define BCHP_PHY_RSLT_RX_STATISTICS_PP_ABS_VAL   0x00be3020 /* Samples the absolute value of the auto-correlation function maximum found so far */
#define BCHP_PHY_RSLT_RX_STATISTICS_COG_OFFSET   0x00be3024 /* COG offset */
#define BCHP_PHY_RSLT_RX_LEARNING_AGC_STAT_RSSI_AVRG 0x00be3028 /* AGC RSSI */
#define BCHP_PHY_RSLT_RX_LEARNING_GAIN           0x00be302c /* Gain Result */
#define BCHP_PHY_RSLT_RX_LEARNING_CFO            0x00be3030 /* Rx Learning register #1 */
#define BCHP_PHY_RSLT_RX_LEARNING_SFO            0x00be3034 /* Rx Learning register #2 */
#define BCHP_PHY_RSLT_RX_LEARNING_DETECT_DELAY_OFFSET 0x00be3038 /* "Rx Learning detection delay,Learning_detect_delay_offset = detect_delay_measure - detect_delay_expected" */
#define BCHP_PHY_RSLT_RX_LEARNING_FEC_UNCORRECTED 0x00be303c /* "The number of blocks has un-correctable FEC errors,,this has the same value as in the statistics uncorrected, it was required by,the SW for figuring out if the learning belong to a CRC error burst" */
#define BCHP_PHY_RSLT_TX_CALIBRATION_GOERTZEL    0x00be3040 /* Gortzel Results */

/***************************************************************************
 *FIXD_CMN_VER_1 - Shows the version number of the HDL
 ***************************************************************************/
/* PHY :: FIXD_CMN_VER_1 :: reserved0 [31:07] */
#define BCHP_PHY_FIXD_CMN_VER_1_reserved0_MASK                     0xffffff80
#define BCHP_PHY_FIXD_CMN_VER_1_reserved0_SHIFT                    7

/* PHY :: FIXD_CMN_VER_1 :: bond_disable_moca2 [06:06] */
#define BCHP_PHY_FIXD_CMN_VER_1_bond_disable_moca2_MASK            0x00000040
#define BCHP_PHY_FIXD_CMN_VER_1_bond_disable_moca2_SHIFT           6
#define BCHP_PHY_FIXD_CMN_VER_1_bond_disable_moca2_DEFAULT         0x00000000

/* PHY :: FIXD_CMN_VER_1 :: phy_mode_bnd [05:04] */
#define BCHP_PHY_FIXD_CMN_VER_1_phy_mode_bnd_MASK                  0x00000030
#define BCHP_PHY_FIXD_CMN_VER_1_phy_mode_bnd_SHIFT                 4
#define BCHP_PHY_FIXD_CMN_VER_1_phy_mode_bnd_DEFAULT               0x00000000

/* PHY :: FIXD_CMN_VER_1 :: ver_num [03:00] */
#define BCHP_PHY_FIXD_CMN_VER_1_ver_num_MASK                       0x0000000f
#define BCHP_PHY_FIXD_CMN_VER_1_ver_num_SHIFT                      0
#define BCHP_PHY_FIXD_CMN_VER_1_ver_num_DEFAULT                    0x00000009

/***************************************************************************
 *FIXD_CMN_CPU_CTRL_1 - Register enables the CPU to control the PHY
 ***************************************************************************/
/* PHY :: FIXD_CMN_CPU_CTRL_1 :: reserved0 [31:17] */
#define BCHP_PHY_FIXD_CMN_CPU_CTRL_1_reserved0_MASK                0xfffe0000
#define BCHP_PHY_FIXD_CMN_CPU_CTRL_1_reserved0_SHIFT               17

/* PHY :: FIXD_CMN_CPU_CTRL_1 :: burst_init_delay [16:06] */
#define BCHP_PHY_FIXD_CMN_CPU_CTRL_1_burst_init_delay_MASK         0x0001ffc0
#define BCHP_PHY_FIXD_CMN_CPU_CTRL_1_burst_init_delay_SHIFT        6
#define BCHP_PHY_FIXD_CMN_CPU_CTRL_1_burst_init_delay_DEFAULT      0x00000000

/* PHY :: FIXD_CMN_CPU_CTRL_1 :: phy_pll_domain_sw_rst [05:05] */
#define BCHP_PHY_FIXD_CMN_CPU_CTRL_1_phy_pll_domain_sw_rst_MASK    0x00000020
#define BCHP_PHY_FIXD_CMN_CPU_CTRL_1_phy_pll_domain_sw_rst_SHIFT   5
#define BCHP_PHY_FIXD_CMN_CPU_CTRL_1_phy_pll_domain_sw_rst_DEFAULT 0x00000000

/* PHY :: FIXD_CMN_CPU_CTRL_1 :: goertzel_restart [04:04] */
#define BCHP_PHY_FIXD_CMN_CPU_CTRL_1_goertzel_restart_MASK         0x00000010
#define BCHP_PHY_FIXD_CMN_CPU_CTRL_1_goertzel_restart_SHIFT        4
#define BCHP_PHY_FIXD_CMN_CPU_CTRL_1_goertzel_restart_DEFAULT      0x00000000

/* PHY :: FIXD_CMN_CPU_CTRL_1 :: phy_enable [03:03] */
#define BCHP_PHY_FIXD_CMN_CPU_CTRL_1_phy_enable_MASK               0x00000008
#define BCHP_PHY_FIXD_CMN_CPU_CTRL_1_phy_enable_SHIFT              3
#define BCHP_PHY_FIXD_CMN_CPU_CTRL_1_phy_enable_DEFAULT            0x00000000

/* PHY :: FIXD_CMN_CPU_CTRL_1 :: trx_debug [02:02] */
#define BCHP_PHY_FIXD_CMN_CPU_CTRL_1_trx_debug_MASK                0x00000004
#define BCHP_PHY_FIXD_CMN_CPU_CTRL_1_trx_debug_SHIFT               2
#define BCHP_PHY_FIXD_CMN_CPU_CTRL_1_trx_debug_DEFAULT             0x00000000

/* PHY :: FIXD_CMN_CPU_CTRL_1 :: burst_mem_sel [01:01] */
#define BCHP_PHY_FIXD_CMN_CPU_CTRL_1_burst_mem_sel_MASK            0x00000002
#define BCHP_PHY_FIXD_CMN_CPU_CTRL_1_burst_mem_sel_SHIFT           1
#define BCHP_PHY_FIXD_CMN_CPU_CTRL_1_burst_mem_sel_DEFAULT         0x00000000

/* PHY :: FIXD_CMN_CPU_CTRL_1 :: afe_rf_test_mode [00:00] */
#define BCHP_PHY_FIXD_CMN_CPU_CTRL_1_afe_rf_test_mode_MASK         0x00000001
#define BCHP_PHY_FIXD_CMN_CPU_CTRL_1_afe_rf_test_mode_SHIFT        0
#define BCHP_PHY_FIXD_CMN_CPU_CTRL_1_afe_rf_test_mode_DEFAULT      0x00000000

/***************************************************************************
 *FIXD_CMN_MPC_MPR_CLK_RATE - hold the rate of  the MPC clocks
 ***************************************************************************/
/* PHY :: FIXD_CMN_MPC_MPR_CLK_RATE :: reserved0 [31:30] */
#define BCHP_PHY_FIXD_CMN_MPC_MPR_CLK_RATE_reserved0_MASK          0xc0000000
#define BCHP_PHY_FIXD_CMN_MPC_MPR_CLK_RATE_reserved0_SHIFT         30

/* PHY :: FIXD_CMN_MPC_MPR_CLK_RATE :: mpr_rate_rise_length [29:24] */
#define BCHP_PHY_FIXD_CMN_MPC_MPR_CLK_RATE_mpr_rate_rise_length_MASK 0x3f000000
#define BCHP_PHY_FIXD_CMN_MPC_MPR_CLK_RATE_mpr_rate_rise_length_SHIFT 24
#define BCHP_PHY_FIXD_CMN_MPC_MPR_CLK_RATE_mpr_rate_rise_length_DEFAULT 0x00000000

/* PHY :: FIXD_CMN_MPC_MPR_CLK_RATE :: reserved1 [23:22] */
#define BCHP_PHY_FIXD_CMN_MPC_MPR_CLK_RATE_reserved1_MASK          0x00c00000
#define BCHP_PHY_FIXD_CMN_MPC_MPR_CLK_RATE_reserved1_SHIFT         22

/* PHY :: FIXD_CMN_MPC_MPR_CLK_RATE :: mpr_rate_fall_length [21:16] */
#define BCHP_PHY_FIXD_CMN_MPC_MPR_CLK_RATE_mpr_rate_fall_length_MASK 0x003f0000
#define BCHP_PHY_FIXD_CMN_MPC_MPR_CLK_RATE_mpr_rate_fall_length_SHIFT 16
#define BCHP_PHY_FIXD_CMN_MPC_MPR_CLK_RATE_mpr_rate_fall_length_DEFAULT 0x00000000

/* PHY :: FIXD_CMN_MPC_MPR_CLK_RATE :: reserved2 [15:14] */
#define BCHP_PHY_FIXD_CMN_MPC_MPR_CLK_RATE_reserved2_MASK          0x0000c000
#define BCHP_PHY_FIXD_CMN_MPC_MPR_CLK_RATE_reserved2_SHIFT         14

/* PHY :: FIXD_CMN_MPC_MPR_CLK_RATE :: mpc_rate_rise_length [13:08] */
#define BCHP_PHY_FIXD_CMN_MPC_MPR_CLK_RATE_mpc_rate_rise_length_MASK 0x00003f00
#define BCHP_PHY_FIXD_CMN_MPC_MPR_CLK_RATE_mpc_rate_rise_length_SHIFT 8
#define BCHP_PHY_FIXD_CMN_MPC_MPR_CLK_RATE_mpc_rate_rise_length_DEFAULT 0x00000000

/* PHY :: FIXD_CMN_MPC_MPR_CLK_RATE :: reserved3 [07:06] */
#define BCHP_PHY_FIXD_CMN_MPC_MPR_CLK_RATE_reserved3_MASK          0x000000c0
#define BCHP_PHY_FIXD_CMN_MPC_MPR_CLK_RATE_reserved3_SHIFT         6

/* PHY :: FIXD_CMN_MPC_MPR_CLK_RATE :: mpc_rate_fall_length [05:00] */
#define BCHP_PHY_FIXD_CMN_MPC_MPR_CLK_RATE_mpc_rate_fall_length_MASK 0x0000003f
#define BCHP_PHY_FIXD_CMN_MPC_MPR_CLK_RATE_mpc_rate_fall_length_SHIFT 0
#define BCHP_PHY_FIXD_CMN_MPC_MPR_CLK_RATE_mpc_rate_fall_length_DEFAULT 0x00000000

/***************************************************************************
 *FIXD_CMN_TEST_PORTS - test ports select regsiter
 ***************************************************************************/
/* PHY :: FIXD_CMN_TEST_PORTS :: reserved0 [31:21] */
#define BCHP_PHY_FIXD_CMN_TEST_PORTS_reserved0_MASK                0xffe00000
#define BCHP_PHY_FIXD_CMN_TEST_PORTS_reserved0_SHIFT               21

/* PHY :: FIXD_CMN_TEST_PORTS :: tp_clk_sel_1 [20:18] */
#define BCHP_PHY_FIXD_CMN_TEST_PORTS_tp_clk_sel_1_MASK             0x001c0000
#define BCHP_PHY_FIXD_CMN_TEST_PORTS_tp_clk_sel_1_SHIFT            18
#define BCHP_PHY_FIXD_CMN_TEST_PORTS_tp_clk_sel_1_DEFAULT          0x00000000

/* PHY :: FIXD_CMN_TEST_PORTS :: tp_clk_sel_0 [17:15] */
#define BCHP_PHY_FIXD_CMN_TEST_PORTS_tp_clk_sel_0_MASK             0x00038000
#define BCHP_PHY_FIXD_CMN_TEST_PORTS_tp_clk_sel_0_SHIFT            15
#define BCHP_PHY_FIXD_CMN_TEST_PORTS_tp_clk_sel_0_DEFAULT          0x00000000

/* PHY :: FIXD_CMN_TEST_PORTS :: tp_ma_pc_sel [14:13] */
#define BCHP_PHY_FIXD_CMN_TEST_PORTS_tp_ma_pc_sel_MASK             0x00006000
#define BCHP_PHY_FIXD_CMN_TEST_PORTS_tp_ma_pc_sel_SHIFT            13
#define BCHP_PHY_FIXD_CMN_TEST_PORTS_tp_ma_pc_sel_DEFAULT          0x00000000

/* PHY :: FIXD_CMN_TEST_PORTS :: tp_ac_cc_sel [12:11] */
#define BCHP_PHY_FIXD_CMN_TEST_PORTS_tp_ac_cc_sel_MASK             0x00001800
#define BCHP_PHY_FIXD_CMN_TEST_PORTS_tp_ac_cc_sel_SHIFT            11
#define BCHP_PHY_FIXD_CMN_TEST_PORTS_tp_ac_cc_sel_DEFAULT          0x00000000

/* PHY :: FIXD_CMN_TEST_PORTS :: adc_tp_rate_sel [10:09] */
#define BCHP_PHY_FIXD_CMN_TEST_PORTS_adc_tp_rate_sel_MASK          0x00000600
#define BCHP_PHY_FIXD_CMN_TEST_PORTS_adc_tp_rate_sel_SHIFT         9
#define BCHP_PHY_FIXD_CMN_TEST_PORTS_adc_tp_rate_sel_DEFAULT       0x00000000

/* PHY :: FIXD_CMN_TEST_PORTS :: ctrl_tp_sel [08:05] */
#define BCHP_PHY_FIXD_CMN_TEST_PORTS_ctrl_tp_sel_MASK              0x000001e0
#define BCHP_PHY_FIXD_CMN_TEST_PORTS_ctrl_tp_sel_SHIFT             5
#define BCHP_PHY_FIXD_CMN_TEST_PORTS_ctrl_tp_sel_DEFAULT           0x0000000f

/* PHY :: FIXD_CMN_TEST_PORTS :: data_tp_sel [04:00] */
#define BCHP_PHY_FIXD_CMN_TEST_PORTS_data_tp_sel_MASK              0x0000001f
#define BCHP_PHY_FIXD_CMN_TEST_PORTS_data_tp_sel_SHIFT             0
#define BCHP_PHY_FIXD_CMN_TEST_PORTS_data_tp_sel_DEFAULT           0x0000001f

/***************************************************************************
 *FIXD_CMN_ADC_TMCTRL - ADC Test Mode control register
 ***************************************************************************/
/* PHY :: FIXD_CMN_ADC_TMCTRL :: reserved0 [31:25] */
#define BCHP_PHY_FIXD_CMN_ADC_TMCTRL_reserved0_MASK                0xfe000000
#define BCHP_PHY_FIXD_CMN_ADC_TMCTRL_reserved0_SHIFT               25

/* PHY :: FIXD_CMN_ADC_TMCTRL :: adc_tmctl_en [24:24] */
#define BCHP_PHY_FIXD_CMN_ADC_TMCTRL_adc_tmctl_en_MASK             0x01000000
#define BCHP_PHY_FIXD_CMN_ADC_TMCTRL_adc_tmctl_en_SHIFT            24
#define BCHP_PHY_FIXD_CMN_ADC_TMCTRL_adc_tmctl_en_DEFAULT          0x00000000

/* PHY :: FIXD_CMN_ADC_TMCTRL :: adc_tmctl_buf_size [23:16] */
#define BCHP_PHY_FIXD_CMN_ADC_TMCTRL_adc_tmctl_buf_size_MASK       0x00ff0000
#define BCHP_PHY_FIXD_CMN_ADC_TMCTRL_adc_tmctl_buf_size_SHIFT      16
#define BCHP_PHY_FIXD_CMN_ADC_TMCTRL_adc_tmctl_buf_size_DEFAULT    0x00000000

/* PHY :: FIXD_CMN_ADC_TMCTRL :: adc_tmctl_base_address [15:00] */
#define BCHP_PHY_FIXD_CMN_ADC_TMCTRL_adc_tmctl_base_address_MASK   0x0000ffff
#define BCHP_PHY_FIXD_CMN_ADC_TMCTRL_adc_tmctl_base_address_SHIFT  0
#define BCHP_PHY_FIXD_CMN_ADC_TMCTRL_adc_tmctl_base_address_DEFAULT 0x00000000

/***************************************************************************
 *FIXD_CMN_ADC_TMSTAT - ADC Test Mode status register
 ***************************************************************************/
/* PHY :: FIXD_CMN_ADC_TMSTAT :: reserved0 [31:02] */
#define BCHP_PHY_FIXD_CMN_ADC_TMSTAT_reserved0_MASK                0xfffffffc
#define BCHP_PHY_FIXD_CMN_ADC_TMSTAT_reserved0_SHIFT               2

/* PHY :: FIXD_CMN_ADC_TMSTAT :: adc_tmctl_almost_full [01:01] */
#define BCHP_PHY_FIXD_CMN_ADC_TMSTAT_adc_tmctl_almost_full_MASK    0x00000002
#define BCHP_PHY_FIXD_CMN_ADC_TMSTAT_adc_tmctl_almost_full_SHIFT   1
#define BCHP_PHY_FIXD_CMN_ADC_TMSTAT_adc_tmctl_almost_full_DEFAULT 0x00000000

/* PHY :: FIXD_CMN_ADC_TMSTAT :: adc_tmctl_done [00:00] */
#define BCHP_PHY_FIXD_CMN_ADC_TMSTAT_adc_tmctl_done_MASK           0x00000001
#define BCHP_PHY_FIXD_CMN_ADC_TMSTAT_adc_tmctl_done_SHIFT          0
#define BCHP_PHY_FIXD_CMN_ADC_TMSTAT_adc_tmctl_done_DEFAULT        0x00000000

/***************************************************************************
 *FIXD_RX_PROBES_STATUS - Indicates if the probe ( I or III) results are ready
 ***************************************************************************/
/* PHY :: FIXD_RX_PROBES_STATUS :: reserved0 [31:18] */
#define BCHP_PHY_FIXD_RX_PROBES_STATUS_reserved0_MASK              0xfffc0000
#define BCHP_PHY_FIXD_RX_PROBES_STATUS_reserved0_SHIFT             18

/* PHY :: FIXD_RX_PROBES_STATUS :: probe3_pp_cog_calc_offset [17:08] */
#define BCHP_PHY_FIXD_RX_PROBES_STATUS_probe3_pp_cog_calc_offset_MASK 0x0003ff00
#define BCHP_PHY_FIXD_RX_PROBES_STATUS_probe3_pp_cog_calc_offset_SHIFT 8
#define BCHP_PHY_FIXD_RX_PROBES_STATUS_probe3_pp_cog_calc_offset_DEFAULT 0x00000000

/* PHY :: FIXD_RX_PROBES_STATUS :: reserved1 [07:02] */
#define BCHP_PHY_FIXD_RX_PROBES_STATUS_reserved1_MASK              0x000000fc
#define BCHP_PHY_FIXD_RX_PROBES_STATUS_reserved1_SHIFT             2

/* PHY :: FIXD_RX_PROBES_STATUS :: probes_status [01:00] */
#define BCHP_PHY_FIXD_RX_PROBES_STATUS_probes_status_MASK          0x00000003
#define BCHP_PHY_FIXD_RX_PROBES_STATUS_probes_status_SHIFT         0
#define BCHP_PHY_FIXD_RX_PROBES_STATUS_probes_status_DEFAULT       0x00000000

/***************************************************************************
 *FIXD_RX_OFDMA_CFO_0 - CFO of OFDMA - result of the pilots , register set index 0.
 ***************************************************************************/
/* PHY :: FIXD_RX_OFDMA_CFO_0 :: ofdma_cfo_result [31:00] */
#define BCHP_PHY_FIXD_RX_OFDMA_CFO_0_ofdma_cfo_result_MASK         0xffffffff
#define BCHP_PHY_FIXD_RX_OFDMA_CFO_0_ofdma_cfo_result_SHIFT        0
#define BCHP_PHY_FIXD_RX_OFDMA_CFO_0_ofdma_cfo_result_DEFAULT      0x00000000

/***************************************************************************
 *FIXD_RX_OFDMA_CFO_1 - CFO of OFDMA - result of the pilots , register set index 1.
 ***************************************************************************/
/* PHY :: FIXD_RX_OFDMA_CFO_1 :: ofdma_cfo_result [31:00] */
#define BCHP_PHY_FIXD_RX_OFDMA_CFO_1_ofdma_cfo_result_MASK         0xffffffff
#define BCHP_PHY_FIXD_RX_OFDMA_CFO_1_ofdma_cfo_result_SHIFT        0
#define BCHP_PHY_FIXD_RX_OFDMA_CFO_1_ofdma_cfo_result_DEFAULT      0x00000000

/***************************************************************************
 *FIXD_RX_OFDMA_CFO_2 - CFO of OFDMA - result of the pilots , register set index 2.
 ***************************************************************************/
/* PHY :: FIXD_RX_OFDMA_CFO_2 :: ofdma_cfo_result [31:00] */
#define BCHP_PHY_FIXD_RX_OFDMA_CFO_2_ofdma_cfo_result_MASK         0xffffffff
#define BCHP_PHY_FIXD_RX_OFDMA_CFO_2_ofdma_cfo_result_SHIFT        0
#define BCHP_PHY_FIXD_RX_OFDMA_CFO_2_ofdma_cfo_result_DEFAULT      0x00000000

/***************************************************************************
 *FIXD_RX_OFDMA_CFO_3 - CFO of OFDMA - result of the pilots , register set index 3.
 ***************************************************************************/
/* PHY :: FIXD_RX_OFDMA_CFO_3 :: ofdma_cfo_result [31:00] */
#define BCHP_PHY_FIXD_RX_OFDMA_CFO_3_ofdma_cfo_result_MASK         0xffffffff
#define BCHP_PHY_FIXD_RX_OFDMA_CFO_3_ofdma_cfo_result_SHIFT        0
#define BCHP_PHY_FIXD_RX_OFDMA_CFO_3_ofdma_cfo_result_DEFAULT      0x00000000

/***************************************************************************
 *FIXD_RX_SP_0 - SP Rx bits 7_0
 ***************************************************************************/
/* PHY :: FIXD_RX_SP_0 :: sp_rx_bits7_0 [31:00] */
#define BCHP_PHY_FIXD_RX_SP_0_sp_rx_bits7_0_MASK                   0xffffffff
#define BCHP_PHY_FIXD_RX_SP_0_sp_rx_bits7_0_SHIFT                  0
#define BCHP_PHY_FIXD_RX_SP_0_sp_rx_bits7_0_DEFAULT                0x00000000

/***************************************************************************
 *FIXD_RX_SP_1 - SP Rx bits 15_8
 ***************************************************************************/
/* PHY :: FIXD_RX_SP_1 :: sp_rx_bits15_8 [31:00] */
#define BCHP_PHY_FIXD_RX_SP_1_sp_rx_bits15_8_MASK                  0xffffffff
#define BCHP_PHY_FIXD_RX_SP_1_sp_rx_bits15_8_SHIFT                 0
#define BCHP_PHY_FIXD_RX_SP_1_sp_rx_bits15_8_DEFAULT               0x00000000

/***************************************************************************
 *FIXD_RX_SP_2 - SP Rx bits 23_16
 ***************************************************************************/
/* PHY :: FIXD_RX_SP_2 :: sp_rx_bits23_16 [31:00] */
#define BCHP_PHY_FIXD_RX_SP_2_sp_rx_bits23_16_MASK                 0xffffffff
#define BCHP_PHY_FIXD_RX_SP_2_sp_rx_bits23_16_SHIFT                0
#define BCHP_PHY_FIXD_RX_SP_2_sp_rx_bits23_16_DEFAULT              0x00000000

/***************************************************************************
 *FIXD_RX_SP_3 - SP Rx bits 29-24
 ***************************************************************************/
/* PHY :: FIXD_RX_SP_3 :: reserved0 [31:24] */
#define BCHP_PHY_FIXD_RX_SP_3_reserved0_MASK                       0xff000000
#define BCHP_PHY_FIXD_RX_SP_3_reserved0_SHIFT                      24

/* PHY :: FIXD_RX_SP_3 :: sp_rx_bits29_24 [23:00] */
#define BCHP_PHY_FIXD_RX_SP_3_sp_rx_bits29_24_MASK                 0x00ffffff
#define BCHP_PHY_FIXD_RX_SP_3_sp_rx_bits29_24_SHIFT                0
#define BCHP_PHY_FIXD_RX_SP_3_sp_rx_bits29_24_DEFAULT              0x00000000

/***************************************************************************
 *FIXD_RX_LP1_0 - "LP1 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 0.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP1_0 :: lp1_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP1_0_lp1_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP1_0_lp1_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP1_0_lp1_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_RX_LP1_1 - "LP1 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 1.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP1_1 :: lp1_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP1_1_lp1_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP1_1_lp1_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP1_1_lp1_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_RX_LP1_2 - "LP1 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 2.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP1_2 :: lp1_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP1_2_lp1_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP1_2_lp1_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP1_2_lp1_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_RX_LP1_3 - "LP1 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 3.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP1_3 :: lp1_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP1_3_lp1_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP1_3_lp1_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP1_3_lp1_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_RX_LP1_4 - "LP1 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 4.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP1_4 :: lp1_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP1_4_lp1_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP1_4_lp1_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP1_4_lp1_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_RX_LP1_5 - "LP1 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 5.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP1_5 :: lp1_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP1_5_lp1_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP1_5_lp1_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP1_5_lp1_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_RX_LP1_6 - "LP1 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 6.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP1_6 :: lp1_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP1_6_lp1_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP1_6_lp1_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP1_6_lp1_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_RX_LP1_7 - "LP1 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 7.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP1_7 :: lp1_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP1_7_lp1_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP1_7_lp1_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP1_7_lp1_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_RX_LP2_0 - "LP2 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 0.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP2_0 :: lp2_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP2_0_lp2_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP2_0_lp2_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP2_0_lp2_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_RX_LP2_1 - "LP2 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 1.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP2_1 :: lp2_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP2_1_lp2_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP2_1_lp2_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP2_1_lp2_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_RX_LP2_2 - "LP2 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 2.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP2_2 :: lp2_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP2_2_lp2_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP2_2_lp2_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP2_2_lp2_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_RX_LP2_3 - "LP2 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 3.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP2_3 :: lp2_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP2_3_lp2_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP2_3_lp2_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP2_3_lp2_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_RX_LP2_4 - "LP2 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 4.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP2_4 :: lp2_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP2_4_lp2_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP2_4_lp2_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP2_4_lp2_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_RX_LP2_5 - "LP2 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 5.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP2_5 :: lp2_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP2_5_lp2_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP2_5_lp2_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP2_5_lp2_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_RX_LP2_6 - "LP2 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 6.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP2_6 :: lp2_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP2_6_lp2_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP2_6_lp2_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP2_6_lp2_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_RX_LP2_7 - "LP2 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 7.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP2_7 :: lp2_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP2_7_lp2_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP2_7_lp2_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP2_7_lp2_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_RX_LP3_0 - "LP3 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 0.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP3_0 :: lp3_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP3_0_lp3_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP3_0_lp3_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP3_0_lp3_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_RX_LP3_1 - "LP3 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 1.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP3_1 :: lp3_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP3_1_lp3_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP3_1_lp3_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP3_1_lp3_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_RX_LP3_2 - "LP3 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 2.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP3_2 :: lp3_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP3_2_lp3_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP3_2_lp3_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP3_2_lp3_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_RX_LP3_3 - "LP3 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 3.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP3_3 :: lp3_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP3_3_lp3_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP3_3_lp3_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP3_3_lp3_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_RX_LP3_4 - "LP3 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 4.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP3_4 :: lp3_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP3_4_lp3_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP3_4_lp3_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP3_4_lp3_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_RX_LP3_5 - "LP3 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 5.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP3_5 :: lp3_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP3_5_lp3_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP3_5_lp3_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP3_5_lp3_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_RX_LP3_6 - "LP3 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 6.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP3_6 :: lp3_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP3_6_lp3_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP3_6_lp3_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP3_6_lp3_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_RX_LP3_7 - "LP3 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 7.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP3_7 :: lp3_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP3_7_lp3_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP3_7_lp3_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP3_7_lp3_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_RX_LP4_0 - "LP3 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 0.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP4_0 :: lp4_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP4_0_lp4_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP4_0_lp4_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP4_0_lp4_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_RX_LP4_1 - "LP3 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 1.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP4_1 :: lp4_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP4_1_lp4_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP4_1_lp4_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP4_1_lp4_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_RX_LP4_2 - "LP3 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 2.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP4_2 :: lp4_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP4_2_lp4_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP4_2_lp4_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP4_2_lp4_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_RX_LP4_3 - "LP3 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 3.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP4_3 :: lp4_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP4_3_lp4_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP4_3_lp4_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP4_3_lp4_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_RX_LP4_4 - "LP3 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 4.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP4_4 :: lp4_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP4_4_lp4_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP4_4_lp4_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP4_4_lp4_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_RX_LP4_5 - "LP3 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 5.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP4_5 :: lp4_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP4_5_lp4_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP4_5_lp4_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP4_5_lp4_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_RX_LP4_6 - "LP3 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 6.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP4_6 :: lp4_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP4_6_lp4_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP4_6_lp4_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP4_6_lp4_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_RX_LP4_7 - "LP3 Rx bits 63_0,  4bits selec for each bit,  split to eight registers" , register set index 7.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP4_7 :: lp4_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP4_7_lp4_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP4_7_lp4_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP4_7_lp4_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_RX_LP5_0 - long preamble sequence for moca2.0 rx data burst , register set index 0.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP5_0 :: lp5_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP5_0_lp5_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP5_0_lp5_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP5_0_lp5_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_RX_LP5_1 - long preamble sequence for moca2.0 rx data burst , register set index 1.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP5_1 :: lp5_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP5_1_lp5_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP5_1_lp5_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP5_1_lp5_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_RX_LP5_2 - long preamble sequence for moca2.0 rx data burst , register set index 2.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP5_2 :: lp5_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP5_2_lp5_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP5_2_lp5_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP5_2_lp5_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_RX_LP5_3 - long preamble sequence for moca2.0 rx data burst , register set index 3.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP5_3 :: lp5_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP5_3_lp5_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP5_3_lp5_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP5_3_lp5_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_RX_LP5_4 - long preamble sequence for moca2.0 rx data burst , register set index 4.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP5_4 :: lp5_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP5_4_lp5_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP5_4_lp5_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP5_4_lp5_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_RX_LP5_5 - long preamble sequence for moca2.0 rx data burst , register set index 5.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP5_5 :: lp5_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP5_5_lp5_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP5_5_lp5_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP5_5_lp5_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_RX_LP5_6 - long preamble sequence for moca2.0 rx data burst , register set index 6.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP5_6 :: lp5_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP5_6_lp5_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP5_6_lp5_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP5_6_lp5_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_RX_LP5_7 - long preamble sequence for moca2.0 rx data burst , register set index 7.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP5_7 :: lp5_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP5_7_lp5_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP5_7_lp5_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP5_7_lp5_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_RX_LP6_0 - long preamble sequence for moca2.0 rx map burst , register set index 0.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP6_0 :: lp6_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP6_0_lp6_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP6_0_lp6_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP6_0_lp6_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_RX_LP6_1 - long preamble sequence for moca2.0 rx map burst , register set index 1.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP6_1 :: lp6_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP6_1_lp6_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP6_1_lp6_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP6_1_lp6_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_RX_LP6_2 - long preamble sequence for moca2.0 rx map burst , register set index 2.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP6_2 :: lp6_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP6_2_lp6_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP6_2_lp6_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP6_2_lp6_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_RX_LP6_3 - long preamble sequence for moca2.0 rx map burst , register set index 3.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP6_3 :: lp6_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP6_3_lp6_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP6_3_lp6_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP6_3_lp6_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_RX_LP6_4 - long preamble sequence for moca2.0 rx map burst , register set index 4.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP6_4 :: lp6_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP6_4_lp6_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP6_4_lp6_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP6_4_lp6_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_RX_LP6_5 - long preamble sequence for moca2.0 rx map burst , register set index 5.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP6_5 :: lp6_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP6_5_lp6_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP6_5_lp6_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP6_5_lp6_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_RX_LP6_6 - long preamble sequence for moca2.0 rx map burst , register set index 6.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP6_6 :: lp6_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP6_6_lp6_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP6_6_lp6_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP6_6_lp6_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_RX_LP6_7 - long preamble sequence for moca2.0 rx map burst , register set index 7.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP6_7 :: lp6_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP6_7_lp6_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP6_7_lp6_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP6_7_lp6_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_RX_LP7_0 - moca2.0 CE sequence for cross correlation in RX , register set index 0.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP7_0 :: lp7_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP7_0_lp7_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP7_0_lp7_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP7_0_lp7_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_RX_LP7_1 - moca2.0 CE sequence for cross correlation in RX , register set index 1.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP7_1 :: lp7_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP7_1_lp7_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP7_1_lp7_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP7_1_lp7_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_RX_LP7_2 - moca2.0 CE sequence for cross correlation in RX , register set index 2.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP7_2 :: lp7_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP7_2_lp7_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP7_2_lp7_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP7_2_lp7_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_RX_LP7_3 - moca2.0 CE sequence for cross correlation in RX , register set index 3.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP7_3 :: lp7_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP7_3_lp7_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP7_3_lp7_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP7_3_lp7_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_RX_LP7_4 - moca2.0 CE sequence for cross correlation in RX , register set index 4.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP7_4 :: lp7_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP7_4_lp7_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP7_4_lp7_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP7_4_lp7_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_RX_LP7_5 - moca2.0 CE sequence for cross correlation in RX , register set index 5.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP7_5 :: lp7_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP7_5_lp7_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP7_5_lp7_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP7_5_lp7_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_RX_LP7_6 - moca2.0 CE sequence for cross correlation in RX , register set index 6.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP7_6 :: lp7_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP7_6_lp7_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP7_6_lp7_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP7_6_lp7_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_RX_LP7_7 - moca2.0 CE sequence for cross correlation in RX , register set index 7.
 ***************************************************************************/
/* PHY :: FIXD_RX_LP7_7 :: lp7_seq_sel [31:00] */
#define BCHP_PHY_FIXD_RX_LP7_7_lp7_seq_sel_MASK                    0xffffffff
#define BCHP_PHY_FIXD_RX_LP7_7_lp7_seq_sel_SHIFT                   0
#define BCHP_PHY_FIXD_RX_LP7_7_lp7_seq_sel_DEFAULT                 0x00000000

/***************************************************************************
 *FIXD_CMN_M2_CE_BIT_LOAD_0 - RX channel estimation bit load , register set index 0.
 ***************************************************************************/
/* PHY :: FIXD_CMN_M2_CE_BIT_LOAD_0 :: m2_ce_bit_load [31:00] */
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_0_m2_ce_bit_load_MASK     0xffffffff
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_0_m2_ce_bit_load_SHIFT    0
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_0_m2_ce_bit_load_DEFAULT  0x00000000

/***************************************************************************
 *FIXD_CMN_M2_CE_BIT_LOAD_1 - RX channel estimation bit load , register set index 1.
 ***************************************************************************/
/* PHY :: FIXD_CMN_M2_CE_BIT_LOAD_1 :: m2_ce_bit_load [31:00] */
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_1_m2_ce_bit_load_MASK     0xffffffff
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_1_m2_ce_bit_load_SHIFT    0
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_1_m2_ce_bit_load_DEFAULT  0x00000000

/***************************************************************************
 *FIXD_CMN_M2_CE_BIT_LOAD_2 - RX channel estimation bit load , register set index 2.
 ***************************************************************************/
/* PHY :: FIXD_CMN_M2_CE_BIT_LOAD_2 :: m2_ce_bit_load [31:00] */
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_2_m2_ce_bit_load_MASK     0xffffffff
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_2_m2_ce_bit_load_SHIFT    0
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_2_m2_ce_bit_load_DEFAULT  0x00000000

/***************************************************************************
 *FIXD_CMN_M2_CE_BIT_LOAD_3 - RX channel estimation bit load , register set index 3.
 ***************************************************************************/
/* PHY :: FIXD_CMN_M2_CE_BIT_LOAD_3 :: m2_ce_bit_load [31:00] */
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_3_m2_ce_bit_load_MASK     0xffffffff
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_3_m2_ce_bit_load_SHIFT    0
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_3_m2_ce_bit_load_DEFAULT  0x00000000

/***************************************************************************
 *FIXD_CMN_M2_CE_BIT_LOAD_4 - RX channel estimation bit load , register set index 4.
 ***************************************************************************/
/* PHY :: FIXD_CMN_M2_CE_BIT_LOAD_4 :: m2_ce_bit_load [31:00] */
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_4_m2_ce_bit_load_MASK     0xffffffff
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_4_m2_ce_bit_load_SHIFT    0
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_4_m2_ce_bit_load_DEFAULT  0x00000000

/***************************************************************************
 *FIXD_CMN_M2_CE_BIT_LOAD_5 - RX channel estimation bit load , register set index 5.
 ***************************************************************************/
/* PHY :: FIXD_CMN_M2_CE_BIT_LOAD_5 :: m2_ce_bit_load [31:00] */
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_5_m2_ce_bit_load_MASK     0xffffffff
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_5_m2_ce_bit_load_SHIFT    0
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_5_m2_ce_bit_load_DEFAULT  0x00000000

/***************************************************************************
 *FIXD_CMN_M2_CE_BIT_LOAD_6 - RX channel estimation bit load , register set index 6.
 ***************************************************************************/
/* PHY :: FIXD_CMN_M2_CE_BIT_LOAD_6 :: m2_ce_bit_load [31:00] */
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_6_m2_ce_bit_load_MASK     0xffffffff
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_6_m2_ce_bit_load_SHIFT    0
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_6_m2_ce_bit_load_DEFAULT  0x00000000

/***************************************************************************
 *FIXD_CMN_M2_CE_BIT_LOAD_7 - RX channel estimation bit load , register set index 7.
 ***************************************************************************/
/* PHY :: FIXD_CMN_M2_CE_BIT_LOAD_7 :: m2_ce_bit_load [31:00] */
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_7_m2_ce_bit_load_MASK     0xffffffff
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_7_m2_ce_bit_load_SHIFT    0
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_7_m2_ce_bit_load_DEFAULT  0x00000000

/***************************************************************************
 *FIXD_CMN_M2_CE_BIT_LOAD_8 - RX channel estimation bit load , register set index 8.
 ***************************************************************************/
/* PHY :: FIXD_CMN_M2_CE_BIT_LOAD_8 :: m2_ce_bit_load [31:00] */
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_8_m2_ce_bit_load_MASK     0xffffffff
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_8_m2_ce_bit_load_SHIFT    0
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_8_m2_ce_bit_load_DEFAULT  0x00000000

/***************************************************************************
 *FIXD_CMN_M2_CE_BIT_LOAD_9 - RX channel estimation bit load , register set index 9.
 ***************************************************************************/
/* PHY :: FIXD_CMN_M2_CE_BIT_LOAD_9 :: m2_ce_bit_load [31:00] */
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_9_m2_ce_bit_load_MASK     0xffffffff
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_9_m2_ce_bit_load_SHIFT    0
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_9_m2_ce_bit_load_DEFAULT  0x00000000

/***************************************************************************
 *FIXD_CMN_M2_CE_BIT_LOAD_10 - RX channel estimation bit load , register set index 10.
 ***************************************************************************/
/* PHY :: FIXD_CMN_M2_CE_BIT_LOAD_10 :: m2_ce_bit_load [31:00] */
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_10_m2_ce_bit_load_MASK    0xffffffff
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_10_m2_ce_bit_load_SHIFT   0
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_10_m2_ce_bit_load_DEFAULT 0x00000000

/***************************************************************************
 *FIXD_CMN_M2_CE_BIT_LOAD_11 - RX channel estimation bit load , register set index 11.
 ***************************************************************************/
/* PHY :: FIXD_CMN_M2_CE_BIT_LOAD_11 :: m2_ce_bit_load [31:00] */
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_11_m2_ce_bit_load_MASK    0xffffffff
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_11_m2_ce_bit_load_SHIFT   0
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_11_m2_ce_bit_load_DEFAULT 0x00000000

/***************************************************************************
 *FIXD_CMN_M2_CE_BIT_LOAD_12 - RX channel estimation bit load , register set index 12.
 ***************************************************************************/
/* PHY :: FIXD_CMN_M2_CE_BIT_LOAD_12 :: m2_ce_bit_load [31:00] */
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_12_m2_ce_bit_load_MASK    0xffffffff
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_12_m2_ce_bit_load_SHIFT   0
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_12_m2_ce_bit_load_DEFAULT 0x00000000

/***************************************************************************
 *FIXD_CMN_M2_CE_BIT_LOAD_13 - RX channel estimation bit load , register set index 13.
 ***************************************************************************/
/* PHY :: FIXD_CMN_M2_CE_BIT_LOAD_13 :: m2_ce_bit_load [31:00] */
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_13_m2_ce_bit_load_MASK    0xffffffff
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_13_m2_ce_bit_load_SHIFT   0
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_13_m2_ce_bit_load_DEFAULT 0x00000000

/***************************************************************************
 *FIXD_CMN_M2_CE_BIT_LOAD_14 - RX channel estimation bit load , register set index 14.
 ***************************************************************************/
/* PHY :: FIXD_CMN_M2_CE_BIT_LOAD_14 :: m2_ce_bit_load [31:00] */
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_14_m2_ce_bit_load_MASK    0xffffffff
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_14_m2_ce_bit_load_SHIFT   0
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_14_m2_ce_bit_load_DEFAULT 0x00000000

/***************************************************************************
 *FIXD_CMN_M2_CE_BIT_LOAD_15 - RX channel estimation bit load , register set index 15.
 ***************************************************************************/
/* PHY :: FIXD_CMN_M2_CE_BIT_LOAD_15 :: m2_ce_bit_load [31:00] */
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_15_m2_ce_bit_load_MASK    0xffffffff
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_15_m2_ce_bit_load_SHIFT   0
#define BCHP_PHY_FIXD_CMN_M2_CE_BIT_LOAD_15_m2_ce_bit_load_DEFAULT 0x00000000

/***************************************************************************
 *FIXD_RX_AGC_VGA_LUT_MEM%i - AGC LUT
 ***************************************************************************/
#define BCHP_PHY_FIXD_RX_AGC_VGA_LUT_MEMi_ARRAY_BASE               0x00be0400
#define BCHP_PHY_FIXD_RX_AGC_VGA_LUT_MEMi_ARRAY_START              0
#define BCHP_PHY_FIXD_RX_AGC_VGA_LUT_MEMi_ARRAY_END                255
#define BCHP_PHY_FIXD_RX_AGC_VGA_LUT_MEMi_ARRAY_ELEMENT_SIZE       32

/***************************************************************************
 *FIXD_RX_AGC_VGA_LUT_MEM%i - AGC LUT
 ***************************************************************************/
/* PHY :: FIXD_RX_AGC_VGA_LUT_MEMi :: reserved0 [31:27] */
#define BCHP_PHY_FIXD_RX_AGC_VGA_LUT_MEMi_reserved0_MASK           0xf8000000
#define BCHP_PHY_FIXD_RX_AGC_VGA_LUT_MEMi_reserved0_SHIFT          27

/* PHY :: FIXD_RX_AGC_VGA_LUT_MEMi :: total_gain [26:17] */
#define BCHP_PHY_FIXD_RX_AGC_VGA_LUT_MEMi_total_gain_MASK          0x07fe0000
#define BCHP_PHY_FIXD_RX_AGC_VGA_LUT_MEMi_total_gain_SHIFT         17

/* PHY :: FIXD_RX_AGC_VGA_LUT_MEMi :: lna_gain [16:13] */
#define BCHP_PHY_FIXD_RX_AGC_VGA_LUT_MEMi_lna_gain_MASK            0x0001e000
#define BCHP_PHY_FIXD_RX_AGC_VGA_LUT_MEMi_lna_gain_SHIFT           13

/* PHY :: FIXD_RX_AGC_VGA_LUT_MEMi :: RFpga_gain [12:09] */
#define BCHP_PHY_FIXD_RX_AGC_VGA_LUT_MEMi_RFpga_gain_MASK          0x00001e00
#define BCHP_PHY_FIXD_RX_AGC_VGA_LUT_MEMi_RFpga_gain_SHIFT         9

/* PHY :: FIXD_RX_AGC_VGA_LUT_MEMi :: filtGain [08:06] */
#define BCHP_PHY_FIXD_RX_AGC_VGA_LUT_MEMi_filtGain_MASK            0x000001c0
#define BCHP_PHY_FIXD_RX_AGC_VGA_LUT_MEMi_filtGain_SHIFT           6

/* PHY :: FIXD_RX_AGC_VGA_LUT_MEMi :: IFpgaGain [05:00] */
#define BCHP_PHY_FIXD_RX_AGC_VGA_LUT_MEMi_IFpgaGain_MASK           0x0000003f
#define BCHP_PHY_FIXD_RX_AGC_VGA_LUT_MEMi_IFpgaGain_SHIFT          0


/***************************************************************************
 *FIXD_RX_PROBE3_REF_MEM%i - Probe3 referance memory for MoCA2 only
 ***************************************************************************/
#define BCHP_PHY_FIXD_RX_PROBE3_REF_MEMi_ARRAY_BASE                0x00be0800
#define BCHP_PHY_FIXD_RX_PROBE3_REF_MEMi_ARRAY_START               0
#define BCHP_PHY_FIXD_RX_PROBE3_REF_MEMi_ARRAY_END                 255
#define BCHP_PHY_FIXD_RX_PROBE3_REF_MEMi_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *FIXD_RX_PROBE3_REF_MEM%i - Probe3 referance memory for MoCA2 only
 ***************************************************************************/
/* PHY :: FIXD_RX_PROBE3_REF_MEMi :: probe3_ref [31:00] */
#define BCHP_PHY_FIXD_RX_PROBE3_REF_MEMi_probe3_ref_MASK           0xffffffff
#define BCHP_PHY_FIXD_RX_PROBE3_REF_MEMi_probe3_ref_SHIFT          0


/***************************************************************************
 *FIXD_TX_LONG_PREAMBLE_MEM%i - long preamble MoCA2 types
 ***************************************************************************/
#define BCHP_PHY_FIXD_TX_LONG_PREAMBLE_MEMi_ARRAY_BASE             0x00be0c00
#define BCHP_PHY_FIXD_TX_LONG_PREAMBLE_MEMi_ARRAY_START            0
#define BCHP_PHY_FIXD_TX_LONG_PREAMBLE_MEMi_ARRAY_END              127
#define BCHP_PHY_FIXD_TX_LONG_PREAMBLE_MEMi_ARRAY_ELEMENT_SIZE     32

/***************************************************************************
 *FIXD_TX_LONG_PREAMBLE_MEM%i - long preamble MoCA2 types
 ***************************************************************************/
/* PHY :: FIXD_TX_LONG_PREAMBLE_MEMi :: reserved0 [31:20] */
#define BCHP_PHY_FIXD_TX_LONG_PREAMBLE_MEMi_reserved0_MASK         0xfff00000
#define BCHP_PHY_FIXD_TX_LONG_PREAMBLE_MEMi_reserved0_SHIFT        20

/* PHY :: FIXD_TX_LONG_PREAMBLE_MEMi :: long_preamble_imag [19:10] */
#define BCHP_PHY_FIXD_TX_LONG_PREAMBLE_MEMi_long_preamble_imag_MASK 0x000ffc00
#define BCHP_PHY_FIXD_TX_LONG_PREAMBLE_MEMi_long_preamble_imag_SHIFT 10

/* PHY :: FIXD_TX_LONG_PREAMBLE_MEMi :: long_preamble_real [09:00] */
#define BCHP_PHY_FIXD_TX_LONG_PREAMBLE_MEMi_long_preamble_real_MASK 0x000003ff
#define BCHP_PHY_FIXD_TX_LONG_PREAMBLE_MEMi_long_preamble_real_SHIFT 0


/***************************************************************************
 *FIXD_TX_LONG_MAP_PREAMBLE_MEM%i - long map preamble MoCA2 types
 ***************************************************************************/
#define BCHP_PHY_FIXD_TX_LONG_MAP_PREAMBLE_MEMi_ARRAY_BASE         0x00be0e00
#define BCHP_PHY_FIXD_TX_LONG_MAP_PREAMBLE_MEMi_ARRAY_START        0
#define BCHP_PHY_FIXD_TX_LONG_MAP_PREAMBLE_MEMi_ARRAY_END          127
#define BCHP_PHY_FIXD_TX_LONG_MAP_PREAMBLE_MEMi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *FIXD_TX_LONG_MAP_PREAMBLE_MEM%i - long map preamble MoCA2 types
 ***************************************************************************/
/* PHY :: FIXD_TX_LONG_MAP_PREAMBLE_MEMi :: reserved0 [31:20] */
#define BCHP_PHY_FIXD_TX_LONG_MAP_PREAMBLE_MEMi_reserved0_MASK     0xfff00000
#define BCHP_PHY_FIXD_TX_LONG_MAP_PREAMBLE_MEMi_reserved0_SHIFT    20

/* PHY :: FIXD_TX_LONG_MAP_PREAMBLE_MEMi :: long_map_preamble_imag [19:10] */
#define BCHP_PHY_FIXD_TX_LONG_MAP_PREAMBLE_MEMi_long_map_preamble_imag_MASK 0x000ffc00
#define BCHP_PHY_FIXD_TX_LONG_MAP_PREAMBLE_MEMi_long_map_preamble_imag_SHIFT 10

/* PHY :: FIXD_TX_LONG_MAP_PREAMBLE_MEMi :: long_map_preamble_real [09:00] */
#define BCHP_PHY_FIXD_TX_LONG_MAP_PREAMBLE_MEMi_long_map_preamble_real_MASK 0x000003ff
#define BCHP_PHY_FIXD_TX_LONG_MAP_PREAMBLE_MEMi_long_map_preamble_real_SHIFT 0


/***************************************************************************
 *FIXD_CMN_M2_DIVERSITY_MEM%i - RX diversity mapping
 ***************************************************************************/
#define BCHP_PHY_FIXD_CMN_M2_DIVERSITY_MEMi_ARRAY_BASE             0x00be1000
#define BCHP_PHY_FIXD_CMN_M2_DIVERSITY_MEMi_ARRAY_START            0
#define BCHP_PHY_FIXD_CMN_M2_DIVERSITY_MEMi_ARRAY_END              127
#define BCHP_PHY_FIXD_CMN_M2_DIVERSITY_MEMi_ARRAY_ELEMENT_SIZE     32

/***************************************************************************
 *FIXD_CMN_M2_DIVERSITY_MEM%i - RX diversity mapping
 ***************************************************************************/
/* PHY :: FIXD_CMN_M2_DIVERSITY_MEMi :: reserved0 [31:31] */
#define BCHP_PHY_FIXD_CMN_M2_DIVERSITY_MEMi_reserved0_MASK         0x80000000
#define BCHP_PHY_FIXD_CMN_M2_DIVERSITY_MEMi_reserved0_SHIFT        31

/* PHY :: FIXD_CMN_M2_DIVERSITY_MEMi :: diversiy_valid_3 [30:30] */
#define BCHP_PHY_FIXD_CMN_M2_DIVERSITY_MEMi_diversiy_valid_3_MASK  0x40000000
#define BCHP_PHY_FIXD_CMN_M2_DIVERSITY_MEMi_diversiy_valid_3_SHIFT 30

/* PHY :: FIXD_CMN_M2_DIVERSITY_MEMi :: diversity_bit_map_3 [29:24] */
#define BCHP_PHY_FIXD_CMN_M2_DIVERSITY_MEMi_diversity_bit_map_3_MASK 0x3f000000
#define BCHP_PHY_FIXD_CMN_M2_DIVERSITY_MEMi_diversity_bit_map_3_SHIFT 24

/* PHY :: FIXD_CMN_M2_DIVERSITY_MEMi :: reserved1 [23:23] */
#define BCHP_PHY_FIXD_CMN_M2_DIVERSITY_MEMi_reserved1_MASK         0x00800000
#define BCHP_PHY_FIXD_CMN_M2_DIVERSITY_MEMi_reserved1_SHIFT        23

/* PHY :: FIXD_CMN_M2_DIVERSITY_MEMi :: diversiy_valid_2 [22:22] */
#define BCHP_PHY_FIXD_CMN_M2_DIVERSITY_MEMi_diversiy_valid_2_MASK  0x00400000
#define BCHP_PHY_FIXD_CMN_M2_DIVERSITY_MEMi_diversiy_valid_2_SHIFT 22

/* PHY :: FIXD_CMN_M2_DIVERSITY_MEMi :: diversity_bit_map_2 [21:16] */
#define BCHP_PHY_FIXD_CMN_M2_DIVERSITY_MEMi_diversity_bit_map_2_MASK 0x003f0000
#define BCHP_PHY_FIXD_CMN_M2_DIVERSITY_MEMi_diversity_bit_map_2_SHIFT 16

/* PHY :: FIXD_CMN_M2_DIVERSITY_MEMi :: reserved2 [15:15] */
#define BCHP_PHY_FIXD_CMN_M2_DIVERSITY_MEMi_reserved2_MASK         0x00008000
#define BCHP_PHY_FIXD_CMN_M2_DIVERSITY_MEMi_reserved2_SHIFT        15

/* PHY :: FIXD_CMN_M2_DIVERSITY_MEMi :: diversiy_valid_1 [14:14] */
#define BCHP_PHY_FIXD_CMN_M2_DIVERSITY_MEMi_diversiy_valid_1_MASK  0x00004000
#define BCHP_PHY_FIXD_CMN_M2_DIVERSITY_MEMi_diversiy_valid_1_SHIFT 14

/* PHY :: FIXD_CMN_M2_DIVERSITY_MEMi :: diversity_bit_map_1 [13:08] */
#define BCHP_PHY_FIXD_CMN_M2_DIVERSITY_MEMi_diversity_bit_map_1_MASK 0x00003f00
#define BCHP_PHY_FIXD_CMN_M2_DIVERSITY_MEMi_diversity_bit_map_1_SHIFT 8

/* PHY :: FIXD_CMN_M2_DIVERSITY_MEMi :: reserved3 [07:07] */
#define BCHP_PHY_FIXD_CMN_M2_DIVERSITY_MEMi_reserved3_MASK         0x00000080
#define BCHP_PHY_FIXD_CMN_M2_DIVERSITY_MEMi_reserved3_SHIFT        7

/* PHY :: FIXD_CMN_M2_DIVERSITY_MEMi :: diversiy_valid_0 [06:06] */
#define BCHP_PHY_FIXD_CMN_M2_DIVERSITY_MEMi_diversiy_valid_0_MASK  0x00000040
#define BCHP_PHY_FIXD_CMN_M2_DIVERSITY_MEMi_diversiy_valid_0_SHIFT 6

/* PHY :: FIXD_CMN_M2_DIVERSITY_MEMi :: diversity_bit_map_0 [05:00] */
#define BCHP_PHY_FIXD_CMN_M2_DIVERSITY_MEMi_diversity_bit_map_0_MASK 0x0000003f
#define BCHP_PHY_FIXD_CMN_M2_DIVERSITY_MEMi_diversity_bit_map_0_SHIFT 0


/***************************************************************************
 *FIXD_TX_SHORT_PREAMBLE_MEM%i - short preamble MoCa2 types
 ***************************************************************************/
#define BCHP_PHY_FIXD_TX_SHORT_PREAMBLE_MEMi_ARRAY_BASE            0x00be1200
#define BCHP_PHY_FIXD_TX_SHORT_PREAMBLE_MEMi_ARRAY_START           0
#define BCHP_PHY_FIXD_TX_SHORT_PREAMBLE_MEMi_ARRAY_END             63
#define BCHP_PHY_FIXD_TX_SHORT_PREAMBLE_MEMi_ARRAY_ELEMENT_SIZE    32

/***************************************************************************
 *FIXD_TX_SHORT_PREAMBLE_MEM%i - short preamble MoCa2 types
 ***************************************************************************/
/* PHY :: FIXD_TX_SHORT_PREAMBLE_MEMi :: reserved0 [31:20] */
#define BCHP_PHY_FIXD_TX_SHORT_PREAMBLE_MEMi_reserved0_MASK        0xfff00000
#define BCHP_PHY_FIXD_TX_SHORT_PREAMBLE_MEMi_reserved0_SHIFT       20

/* PHY :: FIXD_TX_SHORT_PREAMBLE_MEMi :: short_preamble_imag [19:10] */
#define BCHP_PHY_FIXD_TX_SHORT_PREAMBLE_MEMi_short_preamble_imag_MASK 0x000ffc00
#define BCHP_PHY_FIXD_TX_SHORT_PREAMBLE_MEMi_short_preamble_imag_SHIFT 10

/* PHY :: FIXD_TX_SHORT_PREAMBLE_MEMi :: short_preamble_real [09:00] */
#define BCHP_PHY_FIXD_TX_SHORT_PREAMBLE_MEMi_short_preamble_real_MASK 0x000003ff
#define BCHP_PHY_FIXD_TX_SHORT_PREAMBLE_MEMi_short_preamble_real_SHIFT 0


/***************************************************************************
 *BRST_CMN_BYPASS_1 - Debug Bypass Register
 ***************************************************************************/
/* PHY :: BRST_CMN_BYPASS_1 :: reserved0 [31:14] */
#define BCHP_PHY_BRST_CMN_BYPASS_1_reserved0_MASK                  0xffffc000
#define BCHP_PHY_BRST_CMN_BYPASS_1_reserved0_SHIFT                 14

/* PHY :: BRST_CMN_BYPASS_1 :: continuous_mode [13:13] */
#define BCHP_PHY_BRST_CMN_BYPASS_1_continuous_mode_MASK            0x00002000
#define BCHP_PHY_BRST_CMN_BYPASS_1_continuous_mode_SHIFT           13
#define BCHP_PHY_BRST_CMN_BYPASS_1_continuous_mode_DEFAULT         0x00000000

/* PHY :: BRST_CMN_BYPASS_1 :: post_farrow_dec_bypass [12:12] */
#define BCHP_PHY_BRST_CMN_BYPASS_1_post_farrow_dec_bypass_MASK     0x00001000
#define BCHP_PHY_BRST_CMN_BYPASS_1_post_farrow_dec_bypass_SHIFT    12
#define BCHP_PHY_BRST_CMN_BYPASS_1_post_farrow_dec_bypass_DEFAULT  0x00000000

/* PHY :: BRST_CMN_BYPASS_1 :: sync_disable [11:11] */
#define BCHP_PHY_BRST_CMN_BYPASS_1_sync_disable_MASK               0x00000800
#define BCHP_PHY_BRST_CMN_BYPASS_1_sync_disable_SHIFT              11
#define BCHP_PHY_BRST_CMN_BYPASS_1_sync_disable_DEFAULT            0x00000000

/* PHY :: BRST_CMN_BYPASS_1 :: tx_phase_rot_bypass [10:10] */
#define BCHP_PHY_BRST_CMN_BYPASS_1_tx_phase_rot_bypass_MASK        0x00000400
#define BCHP_PHY_BRST_CMN_BYPASS_1_tx_phase_rot_bypass_SHIFT       10
#define BCHP_PHY_BRST_CMN_BYPASS_1_tx_phase_rot_bypass_DEFAULT     0x00000000

/* PHY :: BRST_CMN_BYPASS_1 :: tx_farrow_bypass [09:09] */
#define BCHP_PHY_BRST_CMN_BYPASS_1_tx_farrow_bypass_MASK           0x00000200
#define BCHP_PHY_BRST_CMN_BYPASS_1_tx_farrow_bypass_SHIFT          9
#define BCHP_PHY_BRST_CMN_BYPASS_1_tx_farrow_bypass_DEFAULT        0x00000000

/* PHY :: BRST_CMN_BYPASS_1 :: tx_conv_interp_bypass [08:08] */
#define BCHP_PHY_BRST_CMN_BYPASS_1_tx_conv_interp_bypass_MASK      0x00000100
#define BCHP_PHY_BRST_CMN_BYPASS_1_tx_conv_interp_bypass_SHIFT     8
#define BCHP_PHY_BRST_CMN_BYPASS_1_tx_conv_interp_bypass_DEFAULT   0x00000000

/* PHY :: BRST_CMN_BYPASS_1 :: rx_pp_dec_bypass [07:07] */
#define BCHP_PHY_BRST_CMN_BYPASS_1_rx_pp_dec_bypass_MASK           0x00000080
#define BCHP_PHY_BRST_CMN_BYPASS_1_rx_pp_dec_bypass_SHIFT          7
#define BCHP_PHY_BRST_CMN_BYPASS_1_rx_pp_dec_bypass_DEFAULT        0x00000000

/* PHY :: BRST_CMN_BYPASS_1 :: post_farrow_int_bypass [06:06] */
#define BCHP_PHY_BRST_CMN_BYPASS_1_post_farrow_int_bypass_MASK     0x00000040
#define BCHP_PHY_BRST_CMN_BYPASS_1_post_farrow_int_bypass_SHIFT    6
#define BCHP_PHY_BRST_CMN_BYPASS_1_post_farrow_int_bypass_DEFAULT  0x00000000

/* PHY :: BRST_CMN_BYPASS_1 :: fd_pr_bypass [05:05] */
#define BCHP_PHY_BRST_CMN_BYPASS_1_fd_pr_bypass_MASK               0x00000020
#define BCHP_PHY_BRST_CMN_BYPASS_1_fd_pr_bypass_SHIFT              5
#define BCHP_PHY_BRST_CMN_BYPASS_1_fd_pr_bypass_DEFAULT            0x00000000

/* PHY :: BRST_CMN_BYPASS_1 :: tx_iqcompensator_bypass [04:04] */
#define BCHP_PHY_BRST_CMN_BYPASS_1_tx_iqcompensator_bypass_MASK    0x00000010
#define BCHP_PHY_BRST_CMN_BYPASS_1_tx_iqcompensator_bypass_SHIFT   4
#define BCHP_PHY_BRST_CMN_BYPASS_1_tx_iqcompensator_bypass_DEFAULT 0x00000000

/* PHY :: BRST_CMN_BYPASS_1 :: tx_pp_int_bypass [03:03] */
#define BCHP_PHY_BRST_CMN_BYPASS_1_tx_pp_int_bypass_MASK           0x00000008
#define BCHP_PHY_BRST_CMN_BYPASS_1_tx_pp_int_bypass_SHIFT          3
#define BCHP_PHY_BRST_CMN_BYPASS_1_tx_pp_int_bypass_DEFAULT        0x00000000

/* PHY :: BRST_CMN_BYPASS_1 :: rx_phase_rot_bypass [02:02] */
#define BCHP_PHY_BRST_CMN_BYPASS_1_rx_phase_rot_bypass_MASK        0x00000004
#define BCHP_PHY_BRST_CMN_BYPASS_1_rx_phase_rot_bypass_SHIFT       2
#define BCHP_PHY_BRST_CMN_BYPASS_1_rx_phase_rot_bypass_DEFAULT     0x00000000

/* PHY :: BRST_CMN_BYPASS_1 :: hpf_bypass [01:01] */
#define BCHP_PHY_BRST_CMN_BYPASS_1_hpf_bypass_MASK                 0x00000002
#define BCHP_PHY_BRST_CMN_BYPASS_1_hpf_bypass_SHIFT                1
#define BCHP_PHY_BRST_CMN_BYPASS_1_hpf_bypass_DEFAULT              0x00000000

/* PHY :: BRST_CMN_BYPASS_1 :: rx_lpf_bypass [00:00] */
#define BCHP_PHY_BRST_CMN_BYPASS_1_rx_lpf_bypass_MASK              0x00000001
#define BCHP_PHY_BRST_CMN_BYPASS_1_rx_lpf_bypass_SHIFT             0
#define BCHP_PHY_BRST_CMN_BYPASS_1_rx_lpf_bypass_DEFAULT           0x00000000

/***************************************************************************
 *BRST_CMN_DELAYES_1 - Delays in the PHY and some TDU parameters
 ***************************************************************************/
/* PHY :: BRST_CMN_DELAYES_1 :: reserved0 [31:21] */
#define BCHP_PHY_BRST_CMN_DELAYES_1_reserved0_MASK                 0xffe00000
#define BCHP_PHY_BRST_CMN_DELAYES_1_reserved0_SHIFT                21

/* PHY :: BRST_CMN_DELAYES_1 :: tx_td_delay [20:09] */
#define BCHP_PHY_BRST_CMN_DELAYES_1_tx_td_delay_MASK               0x001ffe00
#define BCHP_PHY_BRST_CMN_DELAYES_1_tx_td_delay_SHIFT              9
#define BCHP_PHY_BRST_CMN_DELAYES_1_tx_td_delay_DEFAULT            0x00000020

/* PHY :: BRST_CMN_DELAYES_1 :: burst_start_delay [08:00] */
#define BCHP_PHY_BRST_CMN_DELAYES_1_burst_start_delay_MASK         0x000001ff
#define BCHP_PHY_BRST_CMN_DELAYES_1_burst_start_delay_SHIFT        0
#define BCHP_PHY_BRST_CMN_DELAYES_1_burst_start_delay_DEFAULT      0x00000000

/***************************************************************************
 *BRST_CMN_DELAYES_2 - Delays in the PHY and some TDU parameters
 ***************************************************************************/
/* PHY :: BRST_CMN_DELAYES_2 :: reserved0 [31:08] */
#define BCHP_PHY_BRST_CMN_DELAYES_2_reserved0_MASK                 0xffffff00
#define BCHP_PHY_BRST_CMN_DELAYES_2_reserved0_SHIFT                8

/* PHY :: BRST_CMN_DELAYES_2 :: lo_fast_timer [07:00] */
#define BCHP_PHY_BRST_CMN_DELAYES_2_lo_fast_timer_MASK             0x000000ff
#define BCHP_PHY_BRST_CMN_DELAYES_2_lo_fast_timer_SHIFT            0
#define BCHP_PHY_BRST_CMN_DELAYES_2_lo_fast_timer_DEFAULT          0x00000000

/***************************************************************************
 *BRST_CMN_MPD_CLK_RATE - hold the rate of  the MPI clocks
 ***************************************************************************/
/* PHY :: BRST_CMN_MPD_CLK_RATE :: reserved0 [31:16] */
#define BCHP_PHY_BRST_CMN_MPD_CLK_RATE_reserved0_MASK              0xffff0000
#define BCHP_PHY_BRST_CMN_MPD_CLK_RATE_reserved0_SHIFT             16

/* PHY :: BRST_CMN_MPD_CLK_RATE :: mpd_rx_rate_rise_length [15:12] */
#define BCHP_PHY_BRST_CMN_MPD_CLK_RATE_mpd_rx_rate_rise_length_MASK 0x0000f000
#define BCHP_PHY_BRST_CMN_MPD_CLK_RATE_mpd_rx_rate_rise_length_SHIFT 12
#define BCHP_PHY_BRST_CMN_MPD_CLK_RATE_mpd_rx_rate_rise_length_DEFAULT 0x00000000

/* PHY :: BRST_CMN_MPD_CLK_RATE :: mpd_rx_rate_fall_length [11:08] */
#define BCHP_PHY_BRST_CMN_MPD_CLK_RATE_mpd_rx_rate_fall_length_MASK 0x00000f00
#define BCHP_PHY_BRST_CMN_MPD_CLK_RATE_mpd_rx_rate_fall_length_SHIFT 8
#define BCHP_PHY_BRST_CMN_MPD_CLK_RATE_mpd_rx_rate_fall_length_DEFAULT 0x00000000

/* PHY :: BRST_CMN_MPD_CLK_RATE :: mpd_tx_rate_rise_length [07:04] */
#define BCHP_PHY_BRST_CMN_MPD_CLK_RATE_mpd_tx_rate_rise_length_MASK 0x000000f0
#define BCHP_PHY_BRST_CMN_MPD_CLK_RATE_mpd_tx_rate_rise_length_SHIFT 4
#define BCHP_PHY_BRST_CMN_MPD_CLK_RATE_mpd_tx_rate_rise_length_DEFAULT 0x00000000

/* PHY :: BRST_CMN_MPD_CLK_RATE :: mpd_tx_rate_fall_length [03:00] */
#define BCHP_PHY_BRST_CMN_MPD_CLK_RATE_mpd_tx_rate_fall_length_MASK 0x0000000f
#define BCHP_PHY_BRST_CMN_MPD_CLK_RATE_mpd_tx_rate_fall_length_SHIFT 0
#define BCHP_PHY_BRST_CMN_MPD_CLK_RATE_mpd_tx_rate_fall_length_DEFAULT 0x00000000

/***************************************************************************
 *BRST_TX_NOR_FAC - Probe and Preamble Factor related params
 ***************************************************************************/
/* PHY :: BRST_TX_NOR_FAC :: preamble_nor_fac [31:16] */
#define BCHP_PHY_BRST_TX_NOR_FAC_preamble_nor_fac_MASK             0xffff0000
#define BCHP_PHY_BRST_TX_NOR_FAC_preamble_nor_fac_SHIFT            16
#define BCHP_PHY_BRST_TX_NOR_FAC_preamble_nor_fac_DEFAULT          0x00000000

/* PHY :: BRST_TX_NOR_FAC :: probe_ii_nor_fac [15:00] */
#define BCHP_PHY_BRST_TX_NOR_FAC_probe_ii_nor_fac_MASK             0x0000ffff
#define BCHP_PHY_BRST_TX_NOR_FAC_probe_ii_nor_fac_SHIFT            0
#define BCHP_PHY_BRST_TX_NOR_FAC_probe_ii_nor_fac_DEFAULT          0x00000000

/***************************************************************************
 *BRST_RX_ACQUISITION_1 - Fixed acquisition registers
 ***************************************************************************/
/* PHY :: BRST_RX_ACQUISITION_1 :: pp_cc_mode_sel [31:31] */
#define BCHP_PHY_BRST_RX_ACQUISITION_1_pp_cc_mode_sel_MASK         0x80000000
#define BCHP_PHY_BRST_RX_ACQUISITION_1_pp_cc_mode_sel_SHIFT        31
#define BCHP_PHY_BRST_RX_ACQUISITION_1_pp_cc_mode_sel_DEFAULT      0x00000000

/* PHY :: BRST_RX_ACQUISITION_1 :: pp_cc_avg_length [30:26] */
#define BCHP_PHY_BRST_RX_ACQUISITION_1_pp_cc_avg_length_MASK       0x7c000000
#define BCHP_PHY_BRST_RX_ACQUISITION_1_pp_cc_avg_length_SHIFT      26
#define BCHP_PHY_BRST_RX_ACQUISITION_1_pp_cc_avg_length_DEFAULT    0x00000000

/* PHY :: BRST_RX_ACQUISITION_1 :: pp_cc_peak_num_th [25:22] */
#define BCHP_PHY_BRST_RX_ACQUISITION_1_pp_cc_peak_num_th_MASK      0x03c00000
#define BCHP_PHY_BRST_RX_ACQUISITION_1_pp_cc_peak_num_th_SHIFT     22
#define BCHP_PHY_BRST_RX_ACQUISITION_1_pp_cc_peak_num_th_DEFAULT   0x00000000

/* PHY :: BRST_RX_ACQUISITION_1 :: pp_sm_p1_count [21:14] */
#define BCHP_PHY_BRST_RX_ACQUISITION_1_pp_sm_p1_count_MASK         0x003fc000
#define BCHP_PHY_BRST_RX_ACQUISITION_1_pp_sm_p1_count_SHIFT        14
#define BCHP_PHY_BRST_RX_ACQUISITION_1_pp_sm_p1_count_DEFAULT      0x00000000

/* PHY :: BRST_RX_ACQUISITION_1 :: pp_cc_maxf_reg_cnt_1 [13:08] */
#define BCHP_PHY_BRST_RX_ACQUISITION_1_pp_cc_maxf_reg_cnt_1_MASK   0x00003f00
#define BCHP_PHY_BRST_RX_ACQUISITION_1_pp_cc_maxf_reg_cnt_1_SHIFT  8
#define BCHP_PHY_BRST_RX_ACQUISITION_1_pp_cc_maxf_reg_cnt_1_DEFAULT 0x00000000

/* PHY :: BRST_RX_ACQUISITION_1 :: pp_ac_maxf_reg_cnt_5 [07:04] */
#define BCHP_PHY_BRST_RX_ACQUISITION_1_pp_ac_maxf_reg_cnt_5_MASK   0x000000f0
#define BCHP_PHY_BRST_RX_ACQUISITION_1_pp_ac_maxf_reg_cnt_5_SHIFT  4
#define BCHP_PHY_BRST_RX_ACQUISITION_1_pp_ac_maxf_reg_cnt_5_DEFAULT 0x00000000

/* PHY :: BRST_RX_ACQUISITION_1 :: pp_ac_maxf_reg_cnt_2 [03:00] */
#define BCHP_PHY_BRST_RX_ACQUISITION_1_pp_ac_maxf_reg_cnt_2_MASK   0x0000000f
#define BCHP_PHY_BRST_RX_ACQUISITION_1_pp_ac_maxf_reg_cnt_2_SHIFT  0
#define BCHP_PHY_BRST_RX_ACQUISITION_1_pp_ac_maxf_reg_cnt_2_DEFAULT 0x00000000

/***************************************************************************
 *BRST_RX_ACQUISITION_2 - Fixed acquisition registers
 ***************************************************************************/
/* PHY :: BRST_RX_ACQUISITION_2 :: reserved0 [31:19] */
#define BCHP_PHY_BRST_RX_ACQUISITION_2_reserved0_MASK              0xfff80000
#define BCHP_PHY_BRST_RX_ACQUISITION_2_reserved0_SHIFT             19

/* PHY :: BRST_RX_ACQUISITION_2 :: pp_cordic_angl_lim [18:08] */
#define BCHP_PHY_BRST_RX_ACQUISITION_2_pp_cordic_angl_lim_MASK     0x0007ff00
#define BCHP_PHY_BRST_RX_ACQUISITION_2_pp_cordic_angl_lim_SHIFT    8
#define BCHP_PHY_BRST_RX_ACQUISITION_2_pp_cordic_angl_lim_DEFAULT  0x00000000

/* PHY :: BRST_RX_ACQUISITION_2 :: pp_sm_rst_mode [07:07] */
#define BCHP_PHY_BRST_RX_ACQUISITION_2_pp_sm_rst_mode_MASK         0x00000080
#define BCHP_PHY_BRST_RX_ACQUISITION_2_pp_sm_rst_mode_SHIFT        7
#define BCHP_PHY_BRST_RX_ACQUISITION_2_pp_sm_rst_mode_DEFAULT      0x00000001

/* PHY :: BRST_RX_ACQUISITION_2 :: pp_ac_maxf_cnt_1 [06:00] */
#define BCHP_PHY_BRST_RX_ACQUISITION_2_pp_ac_maxf_cnt_1_MASK       0x0000007f
#define BCHP_PHY_BRST_RX_ACQUISITION_2_pp_ac_maxf_cnt_1_SHIFT      0
#define BCHP_PHY_BRST_RX_ACQUISITION_2_pp_ac_maxf_cnt_1_DEFAULT    0x00000000

/***************************************************************************
 *BRST_CMN_AFE_COUNTERS - AFE Counters
 ***************************************************************************/
/* PHY :: BRST_CMN_AFE_COUNTERS :: afe_goertzel_count [31:16] */
#define BCHP_PHY_BRST_CMN_AFE_COUNTERS_afe_goertzel_count_MASK     0xffff0000
#define BCHP_PHY_BRST_CMN_AFE_COUNTERS_afe_goertzel_count_SHIFT    16
#define BCHP_PHY_BRST_CMN_AFE_COUNTERS_afe_goertzel_count_DEFAULT  0x00000000

/* PHY :: BRST_CMN_AFE_COUNTERS :: afe_gain_settling_time_short [15:08] */
#define BCHP_PHY_BRST_CMN_AFE_COUNTERS_afe_gain_settling_time_short_MASK 0x0000ff00
#define BCHP_PHY_BRST_CMN_AFE_COUNTERS_afe_gain_settling_time_short_SHIFT 8
#define BCHP_PHY_BRST_CMN_AFE_COUNTERS_afe_gain_settling_time_short_DEFAULT 0x00000000

/* PHY :: BRST_CMN_AFE_COUNTERS :: afe_gain_settling_time_long [07:00] */
#define BCHP_PHY_BRST_CMN_AFE_COUNTERS_afe_gain_settling_time_long_MASK 0x000000ff
#define BCHP_PHY_BRST_CMN_AFE_COUNTERS_afe_gain_settling_time_long_SHIFT 0
#define BCHP_PHY_BRST_CMN_AFE_COUNTERS_afe_gain_settling_time_long_DEFAULT 0x00000000

/***************************************************************************
 *BRST_TX_TXON_TIMER - TXON Timer
 ***************************************************************************/
/* PHY :: BRST_TX_TXON_TIMER :: reserved0 [31:26] */
#define BCHP_PHY_BRST_TX_TXON_TIMER_reserved0_MASK                 0xfc000000
#define BCHP_PHY_BRST_TX_TXON_TIMER_reserved0_SHIFT                26

/* PHY :: BRST_TX_TXON_TIMER :: conv_txon_timer_load_value [25:16] */
#define BCHP_PHY_BRST_TX_TXON_TIMER_conv_txon_timer_load_value_MASK 0x03ff0000
#define BCHP_PHY_BRST_TX_TXON_TIMER_conv_txon_timer_load_value_SHIFT 16
#define BCHP_PHY_BRST_TX_TXON_TIMER_conv_txon_timer_load_value_DEFAULT 0x00000000

/* PHY :: BRST_TX_TXON_TIMER :: reserved1 [15:10] */
#define BCHP_PHY_BRST_TX_TXON_TIMER_reserved1_MASK                 0x0000fc00
#define BCHP_PHY_BRST_TX_TXON_TIMER_reserved1_SHIFT                10

/* PHY :: BRST_TX_TXON_TIMER :: trx_txon_timer_load_value [09:00] */
#define BCHP_PHY_BRST_TX_TXON_TIMER_trx_txon_timer_load_value_MASK 0x000003ff
#define BCHP_PHY_BRST_TX_TXON_TIMER_trx_txon_timer_load_value_SHIFT 0
#define BCHP_PHY_BRST_TX_TXON_TIMER_trx_txon_timer_load_value_DEFAULT 0x00000000

/***************************************************************************
 *BRST_TX_TXOFF_TIMER - TXOFF Timer
 ***************************************************************************/
/* PHY :: BRST_TX_TXOFF_TIMER :: wait_after_high_r [31:28] */
#define BCHP_PHY_BRST_TX_TXOFF_TIMER_wait_after_high_r_MASK        0xf0000000
#define BCHP_PHY_BRST_TX_TXOFF_TIMER_wait_after_high_r_SHIFT       28
#define BCHP_PHY_BRST_TX_TXOFF_TIMER_wait_after_high_r_DEFAULT     0x00000000

/* PHY :: BRST_TX_TXOFF_TIMER :: wait_after_turn_on_switch [27:24] */
#define BCHP_PHY_BRST_TX_TXOFF_TIMER_wait_after_turn_on_switch_MASK 0x0f000000
#define BCHP_PHY_BRST_TX_TXOFF_TIMER_wait_after_turn_on_switch_SHIFT 24
#define BCHP_PHY_BRST_TX_TXOFF_TIMER_wait_after_turn_on_switch_DEFAULT 0x00000000

/* PHY :: BRST_TX_TXOFF_TIMER :: spare [23:22] */
#define BCHP_PHY_BRST_TX_TXOFF_TIMER_spare_MASK                    0x00c00000
#define BCHP_PHY_BRST_TX_TXOFF_TIMER_spare_SHIFT                   22
#define BCHP_PHY_BRST_TX_TXOFF_TIMER_spare_DEFAULT                 0x00000000

/* PHY :: BRST_TX_TXOFF_TIMER :: ifpga_shrtr_postgain [21:21] */
#define BCHP_PHY_BRST_TX_TXOFF_TIMER_ifpga_shrtr_postgain_MASK     0x00200000
#define BCHP_PHY_BRST_TX_TXOFF_TIMER_ifpga_shrtr_postgain_SHIFT    21
#define BCHP_PHY_BRST_TX_TXOFF_TIMER_ifpga_shrtr_postgain_DEFAULT  0x00000000

/* PHY :: BRST_TX_TXOFF_TIMER :: ifpga_shrtr2_postgain [20:20] */
#define BCHP_PHY_BRST_TX_TXOFF_TIMER_ifpga_shrtr2_postgain_MASK    0x00100000
#define BCHP_PHY_BRST_TX_TXOFF_TIMER_ifpga_shrtr2_postgain_SHIFT   20
#define BCHP_PHY_BRST_TX_TXOFF_TIMER_ifpga_shrtr2_postgain_DEFAULT 0x00000000

/* PHY :: BRST_TX_TXOFF_TIMER :: mix_shrtr_postgain [19:19] */
#define BCHP_PHY_BRST_TX_TXOFF_TIMER_mix_shrtr_postgain_MASK       0x00080000
#define BCHP_PHY_BRST_TX_TXOFF_TIMER_mix_shrtr_postgain_SHIFT      19
#define BCHP_PHY_BRST_TX_TXOFF_TIMER_mix_shrtr_postgain_DEFAULT    0x00000000

/* PHY :: BRST_TX_TXOFF_TIMER :: ifpga_shrtr_pregain [18:18] */
#define BCHP_PHY_BRST_TX_TXOFF_TIMER_ifpga_shrtr_pregain_MASK      0x00040000
#define BCHP_PHY_BRST_TX_TXOFF_TIMER_ifpga_shrtr_pregain_SHIFT     18
#define BCHP_PHY_BRST_TX_TXOFF_TIMER_ifpga_shrtr_pregain_DEFAULT   0x00000001

/* PHY :: BRST_TX_TXOFF_TIMER :: ifpga_shrtr2_pregain [17:17] */
#define BCHP_PHY_BRST_TX_TXOFF_TIMER_ifpga_shrtr2_pregain_MASK     0x00020000
#define BCHP_PHY_BRST_TX_TXOFF_TIMER_ifpga_shrtr2_pregain_SHIFT    17
#define BCHP_PHY_BRST_TX_TXOFF_TIMER_ifpga_shrtr2_pregain_DEFAULT  0x00000001

/* PHY :: BRST_TX_TXOFF_TIMER :: mix_shrtr_pregain [16:16] */
#define BCHP_PHY_BRST_TX_TXOFF_TIMER_mix_shrtr_pregain_MASK        0x00010000
#define BCHP_PHY_BRST_TX_TXOFF_TIMER_mix_shrtr_pregain_SHIFT       16
#define BCHP_PHY_BRST_TX_TXOFF_TIMER_mix_shrtr_pregain_DEFAULT     0x00000001

/* PHY :: BRST_TX_TXOFF_TIMER :: conv_txoff_timer_load_value [15:08] */
#define BCHP_PHY_BRST_TX_TXOFF_TIMER_conv_txoff_timer_load_value_MASK 0x0000ff00
#define BCHP_PHY_BRST_TX_TXOFF_TIMER_conv_txoff_timer_load_value_SHIFT 8
#define BCHP_PHY_BRST_TX_TXOFF_TIMER_conv_txoff_timer_load_value_DEFAULT 0x00000000

/* PHY :: BRST_TX_TXOFF_TIMER :: trx_txoff_timer_load_value [07:00] */
#define BCHP_PHY_BRST_TX_TXOFF_TIMER_trx_txoff_timer_load_value_MASK 0x000000ff
#define BCHP_PHY_BRST_TX_TXOFF_TIMER_trx_txoff_timer_load_value_SHIFT 0
#define BCHP_PHY_BRST_TX_TXOFF_TIMER_trx_txoff_timer_load_value_DEFAULT 0x00000000

/***************************************************************************
 *BRST_RX_RXON_TIMER - RXON Timer
 ***************************************************************************/
/* PHY :: BRST_RX_RXON_TIMER :: reserved0 [31:26] */
#define BCHP_PHY_BRST_RX_RXON_TIMER_reserved0_MASK                 0xfc000000
#define BCHP_PHY_BRST_RX_RXON_TIMER_reserved0_SHIFT                26

/* PHY :: BRST_RX_RXON_TIMER :: conv_rxon_timer_load_value [25:16] */
#define BCHP_PHY_BRST_RX_RXON_TIMER_conv_rxon_timer_load_value_MASK 0x03ff0000
#define BCHP_PHY_BRST_RX_RXON_TIMER_conv_rxon_timer_load_value_SHIFT 16
#define BCHP_PHY_BRST_RX_RXON_TIMER_conv_rxon_timer_load_value_DEFAULT 0x00000000

/* PHY :: BRST_RX_RXON_TIMER :: reserved1 [15:10] */
#define BCHP_PHY_BRST_RX_RXON_TIMER_reserved1_MASK                 0x0000fc00
#define BCHP_PHY_BRST_RX_RXON_TIMER_reserved1_SHIFT                10

/* PHY :: BRST_RX_RXON_TIMER :: trx_rxon_timer_load_value [09:00] */
#define BCHP_PHY_BRST_RX_RXON_TIMER_trx_rxon_timer_load_value_MASK 0x000003ff
#define BCHP_PHY_BRST_RX_RXON_TIMER_trx_rxon_timer_load_value_SHIFT 0
#define BCHP_PHY_BRST_RX_RXON_TIMER_trx_rxon_timer_load_value_DEFAULT 0x00000000

/***************************************************************************
 *BRST_RX_AFE_TEST_MODE - RX Gain Set
 ***************************************************************************/
/* PHY :: BRST_RX_AFE_TEST_MODE :: reserved0 [31:24] */
#define BCHP_PHY_BRST_RX_AFE_TEST_MODE_reserved0_MASK              0xff000000
#define BCHP_PHY_BRST_RX_AFE_TEST_MODE_reserved0_SHIFT             24

/* PHY :: BRST_RX_AFE_TEST_MODE :: rx_swHPF_test_mode [23:21] */
#define BCHP_PHY_BRST_RX_AFE_TEST_MODE_rx_swHPF_test_mode_MASK     0x00e00000
#define BCHP_PHY_BRST_RX_AFE_TEST_MODE_rx_swHPF_test_mode_SHIFT    21
#define BCHP_PHY_BRST_RX_AFE_TEST_MODE_rx_swHPF_test_mode_DEFAULT  0x00000000

/* PHY :: BRST_RX_AFE_TEST_MODE :: rx_IFpgaGain_test_mode [20:15] */
#define BCHP_PHY_BRST_RX_AFE_TEST_MODE_rx_IFpgaGain_test_mode_MASK 0x001f8000
#define BCHP_PHY_BRST_RX_AFE_TEST_MODE_rx_IFpgaGain_test_mode_SHIFT 15
#define BCHP_PHY_BRST_RX_AFE_TEST_MODE_rx_IFpgaGain_test_mode_DEFAULT 0x00000000

/* PHY :: BRST_RX_AFE_TEST_MODE :: rx_filtGain_test_mode [14:12] */
#define BCHP_PHY_BRST_RX_AFE_TEST_MODE_rx_filtGain_test_mode_MASK  0x00007000
#define BCHP_PHY_BRST_RX_AFE_TEST_MODE_rx_filtGain_test_mode_SHIFT 12
#define BCHP_PHY_BRST_RX_AFE_TEST_MODE_rx_filtGain_test_mode_DEFAULT 0x00000000

/* PHY :: BRST_RX_AFE_TEST_MODE :: rx_RFpga_gain_test_mode [11:08] */
#define BCHP_PHY_BRST_RX_AFE_TEST_MODE_rx_RFpga_gain_test_mode_MASK 0x00000f00
#define BCHP_PHY_BRST_RX_AFE_TEST_MODE_rx_RFpga_gain_test_mode_SHIFT 8
#define BCHP_PHY_BRST_RX_AFE_TEST_MODE_rx_RFpga_gain_test_mode_DEFAULT 0x00000000

/* PHY :: BRST_RX_AFE_TEST_MODE :: rx_trx_3450_test_mode [07:02] */
#define BCHP_PHY_BRST_RX_AFE_TEST_MODE_rx_trx_3450_test_mode_MASK  0x000000fc
#define BCHP_PHY_BRST_RX_AFE_TEST_MODE_rx_trx_3450_test_mode_SHIFT 2
#define BCHP_PHY_BRST_RX_AFE_TEST_MODE_rx_trx_3450_test_mode_DEFAULT 0x00000000

/* PHY :: BRST_RX_AFE_TEST_MODE :: rx_line_in_en_test_mode [01:01] */
#define BCHP_PHY_BRST_RX_AFE_TEST_MODE_rx_line_in_en_test_mode_MASK 0x00000002
#define BCHP_PHY_BRST_RX_AFE_TEST_MODE_rx_line_in_en_test_mode_SHIFT 1
#define BCHP_PHY_BRST_RX_AFE_TEST_MODE_rx_line_in_en_test_mode_DEFAULT 0x00000000

/* PHY :: BRST_RX_AFE_TEST_MODE :: rx_iq_cor_blk_en_test_mode [00:00] */
#define BCHP_PHY_BRST_RX_AFE_TEST_MODE_rx_iq_cor_blk_en_test_mode_MASK 0x00000001
#define BCHP_PHY_BRST_RX_AFE_TEST_MODE_rx_iq_cor_blk_en_test_mode_SHIFT 0
#define BCHP_PHY_BRST_RX_AFE_TEST_MODE_rx_iq_cor_blk_en_test_mode_DEFAULT 0x00000000

/***************************************************************************
 *BRST_RX_AGC_PARAM_1 - AGC Parameter - Windows
 ***************************************************************************/
/* PHY :: BRST_RX_AGC_PARAM_1 :: agc_unlock_th_cnt_limit [31:29] */
#define BCHP_PHY_BRST_RX_AGC_PARAM_1_agc_unlock_th_cnt_limit_MASK  0xe0000000
#define BCHP_PHY_BRST_RX_AGC_PARAM_1_agc_unlock_th_cnt_limit_SHIFT 29
#define BCHP_PHY_BRST_RX_AGC_PARAM_1_agc_unlock_th_cnt_limit_DEFAULT 0x00000000

/* PHY :: BRST_RX_AGC_PARAM_1 :: agc_unlock_tl_cnt_limit [28:26] */
#define BCHP_PHY_BRST_RX_AGC_PARAM_1_agc_unlock_tl_cnt_limit_MASK  0x1c000000
#define BCHP_PHY_BRST_RX_AGC_PARAM_1_agc_unlock_tl_cnt_limit_SHIFT 26
#define BCHP_PHY_BRST_RX_AGC_PARAM_1_agc_unlock_tl_cnt_limit_DEFAULT 0x00000000

/* PHY :: BRST_RX_AGC_PARAM_1 :: agc_gain_offset [25:18] */
#define BCHP_PHY_BRST_RX_AGC_PARAM_1_agc_gain_offset_MASK          0x03fc0000
#define BCHP_PHY_BRST_RX_AGC_PARAM_1_agc_gain_offset_SHIFT         18
#define BCHP_PHY_BRST_RX_AGC_PARAM_1_agc_gain_offset_DEFAULT       0x00000000

/* PHY :: BRST_RX_AGC_PARAM_1 :: agc_rssi_avg_count_slide_win_m2 [17:15] */
#define BCHP_PHY_BRST_RX_AGC_PARAM_1_agc_rssi_avg_count_slide_win_m2_MASK 0x00038000
#define BCHP_PHY_BRST_RX_AGC_PARAM_1_agc_rssi_avg_count_slide_win_m2_SHIFT 15
#define BCHP_PHY_BRST_RX_AGC_PARAM_1_agc_rssi_avg_count_slide_win_m2_DEFAULT 0x00000000

/* PHY :: BRST_RX_AGC_PARAM_1 :: agc_rssi_avg_count_slide_win_m1 [14:12] */
#define BCHP_PHY_BRST_RX_AGC_PARAM_1_agc_rssi_avg_count_slide_win_m1_MASK 0x00007000
#define BCHP_PHY_BRST_RX_AGC_PARAM_1_agc_rssi_avg_count_slide_win_m1_SHIFT 12
#define BCHP_PHY_BRST_RX_AGC_PARAM_1_agc_rssi_avg_count_slide_win_m1_DEFAULT 0x00000000

/* PHY :: BRST_RX_AGC_PARAM_1 :: agc_rssi_avg_count_slide_win_m0 [11:09] */
#define BCHP_PHY_BRST_RX_AGC_PARAM_1_agc_rssi_avg_count_slide_win_m0_MASK 0x00000e00
#define BCHP_PHY_BRST_RX_AGC_PARAM_1_agc_rssi_avg_count_slide_win_m0_SHIFT 9
#define BCHP_PHY_BRST_RX_AGC_PARAM_1_agc_rssi_avg_count_slide_win_m0_DEFAULT 0x00000000

/* PHY :: BRST_RX_AGC_PARAM_1 :: agc_rssi_avg_slide_win_n2 [08:06] */
#define BCHP_PHY_BRST_RX_AGC_PARAM_1_agc_rssi_avg_slide_win_n2_MASK 0x000001c0
#define BCHP_PHY_BRST_RX_AGC_PARAM_1_agc_rssi_avg_slide_win_n2_SHIFT 6
#define BCHP_PHY_BRST_RX_AGC_PARAM_1_agc_rssi_avg_slide_win_n2_DEFAULT 0x00000000

/* PHY :: BRST_RX_AGC_PARAM_1 :: agc_rssi_avg_slide_win_n1 [05:03] */
#define BCHP_PHY_BRST_RX_AGC_PARAM_1_agc_rssi_avg_slide_win_n1_MASK 0x00000038
#define BCHP_PHY_BRST_RX_AGC_PARAM_1_agc_rssi_avg_slide_win_n1_SHIFT 3
#define BCHP_PHY_BRST_RX_AGC_PARAM_1_agc_rssi_avg_slide_win_n1_DEFAULT 0x00000000

/* PHY :: BRST_RX_AGC_PARAM_1 :: agc_rssi_avg_slide_win_n0 [02:00] */
#define BCHP_PHY_BRST_RX_AGC_PARAM_1_agc_rssi_avg_slide_win_n0_MASK 0x00000007
#define BCHP_PHY_BRST_RX_AGC_PARAM_1_agc_rssi_avg_slide_win_n0_SHIFT 0
#define BCHP_PHY_BRST_RX_AGC_PARAM_1_agc_rssi_avg_slide_win_n0_DEFAULT 0x00000000

/***************************************************************************
 *BRST_RX_AGC_PARAM_2 - AGC Parameter - Threshold
 ***************************************************************************/
/* PHY :: BRST_RX_AGC_PARAM_2 :: agc_sm_iter_num [31:29] */
#define BCHP_PHY_BRST_RX_AGC_PARAM_2_agc_sm_iter_num_MASK          0xe0000000
#define BCHP_PHY_BRST_RX_AGC_PARAM_2_agc_sm_iter_num_SHIFT         29
#define BCHP_PHY_BRST_RX_AGC_PARAM_2_agc_sm_iter_num_DEFAULT       0x00000000

/* PHY :: BRST_RX_AGC_PARAM_2 :: agc_gain_slope [28:20] */
#define BCHP_PHY_BRST_RX_AGC_PARAM_2_agc_gain_slope_MASK           0x1ff00000
#define BCHP_PHY_BRST_RX_AGC_PARAM_2_agc_gain_slope_SHIFT          20
#define BCHP_PHY_BRST_RX_AGC_PARAM_2_agc_gain_slope_DEFAULT        0x00000000

/* PHY :: BRST_RX_AGC_PARAM_2 :: agc_gain_pkt_det_th [19:10] */
#define BCHP_PHY_BRST_RX_AGC_PARAM_2_agc_gain_pkt_det_th_MASK      0x000ffc00
#define BCHP_PHY_BRST_RX_AGC_PARAM_2_agc_gain_pkt_det_th_SHIFT     10
#define BCHP_PHY_BRST_RX_AGC_PARAM_2_agc_gain_pkt_det_th_DEFAULT   0x00000000

/* PHY :: BRST_RX_AGC_PARAM_2 :: agc_gain_up_win_th [09:00] */
#define BCHP_PHY_BRST_RX_AGC_PARAM_2_agc_gain_up_win_th_MASK       0x000003ff
#define BCHP_PHY_BRST_RX_AGC_PARAM_2_agc_gain_up_win_th_SHIFT      0
#define BCHP_PHY_BRST_RX_AGC_PARAM_2_agc_gain_up_win_th_DEFAULT    0x00000000

/***************************************************************************
 *BRST_RX_AGC_PARAM_3 - AGC Parameter Gain Settings
 ***************************************************************************/
/* PHY :: BRST_RX_AGC_PARAM_3 :: reserved0 [31:29] */
#define BCHP_PHY_BRST_RX_AGC_PARAM_3_reserved0_MASK                0xe0000000
#define BCHP_PHY_BRST_RX_AGC_PARAM_3_reserved0_SHIFT               29

/* PHY :: BRST_RX_AGC_PARAM_3 :: agc_data_pass_mode [28:27] */
#define BCHP_PHY_BRST_RX_AGC_PARAM_3_agc_data_pass_mode_MASK       0x18000000
#define BCHP_PHY_BRST_RX_AGC_PARAM_3_agc_data_pass_mode_SHIFT      27
#define BCHP_PHY_BRST_RX_AGC_PARAM_3_agc_data_pass_mode_DEFAULT    0x00000001

/* PHY :: BRST_RX_AGC_PARAM_3 :: agc_gain_slope_th [26:18] */
#define BCHP_PHY_BRST_RX_AGC_PARAM_3_agc_gain_slope_th_MASK        0x07fc0000
#define BCHP_PHY_BRST_RX_AGC_PARAM_3_agc_gain_slope_th_SHIFT       18
#define BCHP_PHY_BRST_RX_AGC_PARAM_3_agc_gain_slope_th_DEFAULT     0x00000000

/* PHY :: BRST_RX_AGC_PARAM_3 :: agc_gain_offset_th [17:10] */
#define BCHP_PHY_BRST_RX_AGC_PARAM_3_agc_gain_offset_th_MASK       0x0003fc00
#define BCHP_PHY_BRST_RX_AGC_PARAM_3_agc_gain_offset_th_SHIFT      10
#define BCHP_PHY_BRST_RX_AGC_PARAM_3_agc_gain_offset_th_DEFAULT    0x00000000

/* PHY :: BRST_RX_AGC_PARAM_3 :: agc_gain_pkt_det_th_b [09:00] */
#define BCHP_PHY_BRST_RX_AGC_PARAM_3_agc_gain_pkt_det_th_b_MASK    0x000003ff
#define BCHP_PHY_BRST_RX_AGC_PARAM_3_agc_gain_pkt_det_th_b_SHIFT   0
#define BCHP_PHY_BRST_RX_AGC_PARAM_3_agc_gain_pkt_det_th_b_DEFAULT 0x00000000

/***************************************************************************
 *BRST_RX_AGC_PARAM_4 - AGC Parameter Gain Settings
 ***************************************************************************/
/* PHY :: BRST_RX_AGC_PARAM_4 :: reserved0 [31:10] */
#define BCHP_PHY_BRST_RX_AGC_PARAM_4_reserved0_MASK                0xfffffc00
#define BCHP_PHY_BRST_RX_AGC_PARAM_4_reserved0_SHIFT               10

/* PHY :: BRST_RX_AGC_PARAM_4 :: rx_agc_mid_win_th [09:00] */
#define BCHP_PHY_BRST_RX_AGC_PARAM_4_rx_agc_mid_win_th_MASK        0x000003ff
#define BCHP_PHY_BRST_RX_AGC_PARAM_4_rx_agc_mid_win_th_SHIFT       0
#define BCHP_PHY_BRST_RX_AGC_PARAM_4_rx_agc_mid_win_th_DEFAULT     0x00000000

/***************************************************************************
 *BRST_RX_CFO_SFO - CFO SFO parameters
 ***************************************************************************/
/* PHY :: BRST_RX_CFO_SFO :: reserved0 [31:18] */
#define BCHP_PHY_BRST_RX_CFO_SFO_reserved0_MASK                    0xfffc0000
#define BCHP_PHY_BRST_RX_CFO_SFO_reserved0_SHIFT                   18

/* PHY :: BRST_RX_CFO_SFO :: rx_sfo_baseband_en [17:17] */
#define BCHP_PHY_BRST_RX_CFO_SFO_rx_sfo_baseband_en_MASK           0x00020000
#define BCHP_PHY_BRST_RX_CFO_SFO_rx_sfo_baseband_en_SHIFT          17
#define BCHP_PHY_BRST_RX_CFO_SFO_rx_sfo_baseband_en_DEFAULT        0x00000000

/* PHY :: BRST_RX_CFO_SFO :: cfo_sfo_clr_en [16:16] */
#define BCHP_PHY_BRST_RX_CFO_SFO_cfo_sfo_clr_en_MASK               0x00010000
#define BCHP_PHY_BRST_RX_CFO_SFO_cfo_sfo_clr_en_SHIFT              16
#define BCHP_PHY_BRST_RX_CFO_SFO_cfo_sfo_clr_en_DEFAULT            0x00000000

/* PHY :: BRST_RX_CFO_SFO :: fc_sfo_conv_factor [15:00] */
#define BCHP_PHY_BRST_RX_CFO_SFO_fc_sfo_conv_factor_MASK           0x0000ffff
#define BCHP_PHY_BRST_RX_CFO_SFO_fc_sfo_conv_factor_SHIFT          0
#define BCHP_PHY_BRST_RX_CFO_SFO_fc_sfo_conv_factor_DEFAULT        0x00000000

/***************************************************************************
 *BRST_RX_CFO_SFO_STEP_PYLD - CFO & SFO step sizes
 ***************************************************************************/
/* PHY :: BRST_RX_CFO_SFO_STEP_PYLD :: fc_fd_step_size_pyld_h [31:16] */
#define BCHP_PHY_BRST_RX_CFO_SFO_STEP_PYLD_fc_fd_step_size_pyld_h_MASK 0xffff0000
#define BCHP_PHY_BRST_RX_CFO_SFO_STEP_PYLD_fc_fd_step_size_pyld_h_SHIFT 16
#define BCHP_PHY_BRST_RX_CFO_SFO_STEP_PYLD_fc_fd_step_size_pyld_h_DEFAULT 0x00000000

/* PHY :: BRST_RX_CFO_SFO_STEP_PYLD :: fc_fd_step_size_pyld_m [15:00] */
#define BCHP_PHY_BRST_RX_CFO_SFO_STEP_PYLD_fc_fd_step_size_pyld_m_MASK 0x0000ffff
#define BCHP_PHY_BRST_RX_CFO_SFO_STEP_PYLD_fc_fd_step_size_pyld_m_SHIFT 0
#define BCHP_PHY_BRST_RX_CFO_SFO_STEP_PYLD_fc_fd_step_size_pyld_m_DEFAULT 0x00000000

/***************************************************************************
 *BRST_RX_CFO_SFO_STEP_CE - CFO & SFO step sizes
 ***************************************************************************/
/* PHY :: BRST_RX_CFO_SFO_STEP_CE :: fc_fd_step_size_ce_h [31:16] */
#define BCHP_PHY_BRST_RX_CFO_SFO_STEP_CE_fc_fd_step_size_ce_h_MASK 0xffff0000
#define BCHP_PHY_BRST_RX_CFO_SFO_STEP_CE_fc_fd_step_size_ce_h_SHIFT 16
#define BCHP_PHY_BRST_RX_CFO_SFO_STEP_CE_fc_fd_step_size_ce_h_DEFAULT 0x00000000

/* PHY :: BRST_RX_CFO_SFO_STEP_CE :: fc_fd_step_size_ce_m [15:00] */
#define BCHP_PHY_BRST_RX_CFO_SFO_STEP_CE_fc_fd_step_size_ce_m_MASK 0x0000ffff
#define BCHP_PHY_BRST_RX_CFO_SFO_STEP_CE_fc_fd_step_size_ce_m_SHIFT 0
#define BCHP_PHY_BRST_RX_CFO_SFO_STEP_CE_fc_fd_step_size_ce_m_DEFAULT 0x00000000

/***************************************************************************
 *BRST_TX_TD_TONE_0 - TD tone parameters
 ***************************************************************************/
/* PHY :: BRST_TX_TD_TONE_0 :: reserved0 [31:30] */
#define BCHP_PHY_BRST_TX_TD_TONE_0_reserved0_MASK                  0xc0000000
#define BCHP_PHY_BRST_TX_TD_TONE_0_reserved0_SHIFT                 30

/* PHY :: BRST_TX_TD_TONE_0 :: tone_refresh_timing [29:16] */
#define BCHP_PHY_BRST_TX_TD_TONE_0_tone_refresh_timing_MASK        0x3fff0000
#define BCHP_PHY_BRST_TX_TD_TONE_0_tone_refresh_timing_SHIFT       16
#define BCHP_PHY_BRST_TX_TD_TONE_0_tone_refresh_timing_DEFAULT     0x00000000

/* PHY :: BRST_TX_TD_TONE_0 :: tone_gain [15:00] */
#define BCHP_PHY_BRST_TX_TD_TONE_0_tone_gain_MASK                  0x0000ffff
#define BCHP_PHY_BRST_TX_TD_TONE_0_tone_gain_SHIFT                 0
#define BCHP_PHY_BRST_TX_TD_TONE_0_tone_gain_DEFAULT               0x00000000

/***************************************************************************
 *BRST_TX_TD_TONE_1 - TD tone parameters
 ***************************************************************************/
/* PHY :: BRST_TX_TD_TONE_1 :: osc_conv_factor_real [31:16] */
#define BCHP_PHY_BRST_TX_TD_TONE_1_osc_conv_factor_real_MASK       0xffff0000
#define BCHP_PHY_BRST_TX_TD_TONE_1_osc_conv_factor_real_SHIFT      16
#define BCHP_PHY_BRST_TX_TD_TONE_1_osc_conv_factor_real_DEFAULT    0x00000000

/* PHY :: BRST_TX_TD_TONE_1 :: osc_conv_factor_imag [15:00] */
#define BCHP_PHY_BRST_TX_TD_TONE_1_osc_conv_factor_imag_MASK       0x0000ffff
#define BCHP_PHY_BRST_TX_TD_TONE_1_osc_conv_factor_imag_SHIFT      0
#define BCHP_PHY_BRST_TX_TD_TONE_1_osc_conv_factor_imag_DEFAULT    0x00000000

/***************************************************************************
 *BRST_TX_IQ_COR - IQ correction parameters
 ***************************************************************************/
/* PHY :: BRST_TX_IQ_COR :: reserved0 [31:26] */
#define BCHP_PHY_BRST_TX_IQ_COR_reserved0_MASK                     0xfc000000
#define BCHP_PHY_BRST_TX_IQ_COR_reserved0_SHIFT                    26

/* PHY :: BRST_TX_IQ_COR :: tx_iqcompensator_qdc_sel [25:13] */
#define BCHP_PHY_BRST_TX_IQ_COR_tx_iqcompensator_qdc_sel_MASK      0x03ffe000
#define BCHP_PHY_BRST_TX_IQ_COR_tx_iqcompensator_qdc_sel_SHIFT     13
#define BCHP_PHY_BRST_TX_IQ_COR_tx_iqcompensator_qdc_sel_DEFAULT   0x00000000

/* PHY :: BRST_TX_IQ_COR :: tx_iqcompensator_idc_sel [12:00] */
#define BCHP_PHY_BRST_TX_IQ_COR_tx_iqcompensator_idc_sel_MASK      0x00001fff
#define BCHP_PHY_BRST_TX_IQ_COR_tx_iqcompensator_idc_sel_SHIFT     0
#define BCHP_PHY_BRST_TX_IQ_COR_tx_iqcompensator_idc_sel_DEFAULT   0x00000000

/***************************************************************************
 *BRST_RX_PILOTS_FACTORS - RX Burst Parameters #2
 ***************************************************************************/
/* PHY :: BRST_RX_PILOTS_FACTORS :: reserved0 [31:29] */
#define BCHP_PHY_BRST_RX_PILOTS_FACTORS_reserved0_MASK             0xe0000000
#define BCHP_PHY_BRST_RX_PILOTS_FACTORS_reserved0_SHIFT            29

/* PHY :: BRST_RX_PILOTS_FACTORS :: pilots_miu_factor [28:16] */
#define BCHP_PHY_BRST_RX_PILOTS_FACTORS_pilots_miu_factor_MASK     0x1fff0000
#define BCHP_PHY_BRST_RX_PILOTS_FACTORS_pilots_miu_factor_SHIFT    16
#define BCHP_PHY_BRST_RX_PILOTS_FACTORS_pilots_miu_factor_DEFAULT  0x00000000

/* PHY :: BRST_RX_PILOTS_FACTORS :: reserved1 [15:13] */
#define BCHP_PHY_BRST_RX_PILOTS_FACTORS_reserved1_MASK             0x0000e000
#define BCHP_PHY_BRST_RX_PILOTS_FACTORS_reserved1_SHIFT            13

/* PHY :: BRST_RX_PILOTS_FACTORS :: pilots_eta_factor [12:00] */
#define BCHP_PHY_BRST_RX_PILOTS_FACTORS_pilots_eta_factor_MASK     0x00001fff
#define BCHP_PHY_BRST_RX_PILOTS_FACTORS_pilots_eta_factor_SHIFT    0
#define BCHP_PHY_BRST_RX_PILOTS_FACTORS_pilots_eta_factor_DEFAULT  0x00000000

/***************************************************************************
 *BRST_RX_PILOTS_CE_FACTORS - RX Burst Parameters #2
 ***************************************************************************/
/* PHY :: BRST_RX_PILOTS_CE_FACTORS :: reserved0 [31:29] */
#define BCHP_PHY_BRST_RX_PILOTS_CE_FACTORS_reserved0_MASK          0xe0000000
#define BCHP_PHY_BRST_RX_PILOTS_CE_FACTORS_reserved0_SHIFT         29

/* PHY :: BRST_RX_PILOTS_CE_FACTORS :: pilots_miu_ce_factor [28:16] */
#define BCHP_PHY_BRST_RX_PILOTS_CE_FACTORS_pilots_miu_ce_factor_MASK 0x1fff0000
#define BCHP_PHY_BRST_RX_PILOTS_CE_FACTORS_pilots_miu_ce_factor_SHIFT 16
#define BCHP_PHY_BRST_RX_PILOTS_CE_FACTORS_pilots_miu_ce_factor_DEFAULT 0x00000000

/* PHY :: BRST_RX_PILOTS_CE_FACTORS :: reserved1 [15:13] */
#define BCHP_PHY_BRST_RX_PILOTS_CE_FACTORS_reserved1_MASK          0x0000e000
#define BCHP_PHY_BRST_RX_PILOTS_CE_FACTORS_reserved1_SHIFT         13

/* PHY :: BRST_RX_PILOTS_CE_FACTORS :: pilots_eta_ce_factor [12:00] */
#define BCHP_PHY_BRST_RX_PILOTS_CE_FACTORS_pilots_eta_ce_factor_MASK 0x00001fff
#define BCHP_PHY_BRST_RX_PILOTS_CE_FACTORS_pilots_eta_ce_factor_SHIFT 0
#define BCHP_PHY_BRST_RX_PILOTS_CE_FACTORS_pilots_eta_ce_factor_DEFAULT 0x00000000

/***************************************************************************
 *BRST_CMN_FEC - LDPC and RS parameters
 ***************************************************************************/
/* PHY :: BRST_CMN_FEC :: reserved0 [31:22] */
#define BCHP_PHY_BRST_CMN_FEC_reserved0_MASK                       0xffc00000
#define BCHP_PHY_BRST_CMN_FEC_reserved0_SHIFT                      22

/* PHY :: BRST_CMN_FEC :: ldpc_cw_padding_bit_type [21:21] */
#define BCHP_PHY_BRST_CMN_FEC_ldpc_cw_padding_bit_type_MASK        0x00200000
#define BCHP_PHY_BRST_CMN_FEC_ldpc_cw_padding_bit_type_SHIFT       21
#define BCHP_PHY_BRST_CMN_FEC_ldpc_cw_padding_bit_type_DEFAULT     0x00000000

/* PHY :: BRST_CMN_FEC :: acmt_padding_data_m2 [20:13] */
#define BCHP_PHY_BRST_CMN_FEC_acmt_padding_data_m2_MASK            0x001fe000
#define BCHP_PHY_BRST_CMN_FEC_acmt_padding_data_m2_SHIFT           13
#define BCHP_PHY_BRST_CMN_FEC_acmt_padding_data_m2_DEFAULT         0x000000ff

/* PHY :: BRST_CMN_FEC :: normal_rs_k [12:05] */
#define BCHP_PHY_BRST_CMN_FEC_normal_rs_k_MASK                     0x00001fe0
#define BCHP_PHY_BRST_CMN_FEC_normal_rs_k_SHIFT                    5
#define BCHP_PHY_BRST_CMN_FEC_normal_rs_k_DEFAULT                  0x00000000

/* PHY :: BRST_CMN_FEC :: normal_rs_t [04:01] */
#define BCHP_PHY_BRST_CMN_FEC_normal_rs_t_MASK                     0x0000001e
#define BCHP_PHY_BRST_CMN_FEC_normal_rs_t_SHIFT                    1
#define BCHP_PHY_BRST_CMN_FEC_normal_rs_t_DEFAULT                  0x00000000

/* PHY :: BRST_CMN_FEC :: ldpc_padding_bit_type [00:00] */
#define BCHP_PHY_BRST_CMN_FEC_ldpc_padding_bit_type_MASK           0x00000001
#define BCHP_PHY_BRST_CMN_FEC_ldpc_padding_bit_type_SHIFT          0
#define BCHP_PHY_BRST_CMN_FEC_ldpc_padding_bit_type_DEFAULT        0x00000001

/***************************************************************************
 *BRST_RX_FE_HPF_PARAM - FE HPF parameters
 ***************************************************************************/
/* PHY :: BRST_RX_FE_HPF_PARAM :: rx_fe_hpf_pole [31:16] */
#define BCHP_PHY_BRST_RX_FE_HPF_PARAM_rx_fe_hpf_pole_MASK          0xffff0000
#define BCHP_PHY_BRST_RX_FE_HPF_PARAM_rx_fe_hpf_pole_SHIFT         16
#define BCHP_PHY_BRST_RX_FE_HPF_PARAM_rx_fe_hpf_pole_DEFAULT       0x00000000

/* PHY :: BRST_RX_FE_HPF_PARAM :: rx_fe_hpf_gain [15:00] */
#define BCHP_PHY_BRST_RX_FE_HPF_PARAM_rx_fe_hpf_gain_MASK          0x0000ffff
#define BCHP_PHY_BRST_RX_FE_HPF_PARAM_rx_fe_hpf_gain_SHIFT         0
#define BCHP_PHY_BRST_RX_FE_HPF_PARAM_rx_fe_hpf_gain_DEFAULT       0x00000000

/***************************************************************************
 *BRST_CMN_AES_INITIAL_VAL_0 - AES initial value , register set index 0.
 ***************************************************************************/
/* PHY :: BRST_CMN_AES_INITIAL_VAL_0 :: aes_init_val [31:00] */
#define BCHP_PHY_BRST_CMN_AES_INITIAL_VAL_0_aes_init_val_MASK      0xffffffff
#define BCHP_PHY_BRST_CMN_AES_INITIAL_VAL_0_aes_init_val_SHIFT     0
#define BCHP_PHY_BRST_CMN_AES_INITIAL_VAL_0_aes_init_val_DEFAULT   0x00000000

/***************************************************************************
 *BRST_CMN_AES_INITIAL_VAL_1 - AES initial value , register set index 1.
 ***************************************************************************/
/* PHY :: BRST_CMN_AES_INITIAL_VAL_1 :: aes_init_val [31:00] */
#define BCHP_PHY_BRST_CMN_AES_INITIAL_VAL_1_aes_init_val_MASK      0xffffffff
#define BCHP_PHY_BRST_CMN_AES_INITIAL_VAL_1_aes_init_val_SHIFT     0
#define BCHP_PHY_BRST_CMN_AES_INITIAL_VAL_1_aes_init_val_DEFAULT   0x00000000

/***************************************************************************
 *BRST_CMN_AES_INITIAL_VAL_2 - AES initial value , register set index 2.
 ***************************************************************************/
/* PHY :: BRST_CMN_AES_INITIAL_VAL_2 :: aes_init_val [31:00] */
#define BCHP_PHY_BRST_CMN_AES_INITIAL_VAL_2_aes_init_val_MASK      0xffffffff
#define BCHP_PHY_BRST_CMN_AES_INITIAL_VAL_2_aes_init_val_SHIFT     0
#define BCHP_PHY_BRST_CMN_AES_INITIAL_VAL_2_aes_init_val_DEFAULT   0x00000000

/***************************************************************************
 *BRST_CMN_AES_INITIAL_VAL_3 - AES initial value , register set index 3.
 ***************************************************************************/
/* PHY :: BRST_CMN_AES_INITIAL_VAL_3 :: aes_init_val [31:00] */
#define BCHP_PHY_BRST_CMN_AES_INITIAL_VAL_3_aes_init_val_MASK      0xffffffff
#define BCHP_PHY_BRST_CMN_AES_INITIAL_VAL_3_aes_init_val_SHIFT     0
#define BCHP_PHY_BRST_CMN_AES_INITIAL_VAL_3_aes_init_val_DEFAULT   0x00000000

/***************************************************************************
 *BRST_TX_GAIN - Preamble Processing Parameters II + Normal RS + Farrow
 ***************************************************************************/
/* PHY :: BRST_TX_GAIN :: reserved0 [31:16] */
#define BCHP_PHY_BRST_TX_GAIN_reserved0_MASK                       0xffff0000
#define BCHP_PHY_BRST_TX_GAIN_reserved0_SHIFT                      16

/* PHY :: BRST_TX_GAIN :: m2_preamble_gain [15:10] */
#define BCHP_PHY_BRST_TX_GAIN_m2_preamble_gain_MASK                0x0000fc00
#define BCHP_PHY_BRST_TX_GAIN_m2_preamble_gain_SHIFT               10
#define BCHP_PHY_BRST_TX_GAIN_m2_preamble_gain_DEFAULT             0x0000000f

/* PHY :: BRST_TX_GAIN :: tx_ce_gain [09:00] */
#define BCHP_PHY_BRST_TX_GAIN_tx_ce_gain_MASK                      0x000003ff
#define BCHP_PHY_BRST_TX_GAIN_tx_ce_gain_SHIFT                     0
#define BCHP_PHY_BRST_TX_GAIN_tx_ce_gain_DEFAULT                   0x00000000

/***************************************************************************
 *BRST_CMN_GEN - Preamble Processing Parameters II + Normal RS + Farrow
 ***************************************************************************/
/* PHY :: BRST_CMN_GEN :: reserved0 [31:20] */
#define BCHP_PHY_BRST_CMN_GEN_reserved0_MASK                       0xfff00000
#define BCHP_PHY_BRST_CMN_GEN_reserved0_SHIFT                      20

/* PHY :: BRST_CMN_GEN :: tx_flip_spectrum [19:19] */
#define BCHP_PHY_BRST_CMN_GEN_tx_flip_spectrum_MASK                0x00080000
#define BCHP_PHY_BRST_CMN_GEN_tx_flip_spectrum_SHIFT               19
#define BCHP_PHY_BRST_CMN_GEN_tx_flip_spectrum_DEFAULT             0x00000000

/* PHY :: BRST_CMN_GEN :: tx_farrow_coeff [18:15] */
#define BCHP_PHY_BRST_CMN_GEN_tx_farrow_coeff_MASK                 0x00078000
#define BCHP_PHY_BRST_CMN_GEN_tx_farrow_coeff_SHIFT                15
#define BCHP_PHY_BRST_CMN_GEN_tx_farrow_coeff_DEFAULT              0x00000005

/* PHY :: BRST_CMN_GEN :: aes_cbc_ecb [14:14] */
#define BCHP_PHY_BRST_CMN_GEN_aes_cbc_ecb_MASK                     0x00004000
#define BCHP_PHY_BRST_CMN_GEN_aes_cbc_ecb_SHIFT                    14
#define BCHP_PHY_BRST_CMN_GEN_aes_cbc_ecb_DEFAULT                  0x00000000

/* PHY :: BRST_CMN_GEN :: farrow_coeff [13:10] */
#define BCHP_PHY_BRST_CMN_GEN_farrow_coeff_MASK                    0x00003c00
#define BCHP_PHY_BRST_CMN_GEN_farrow_coeff_SHIFT                   10
#define BCHP_PHY_BRST_CMN_GEN_farrow_coeff_DEFAULT                 0x00000000

/* PHY :: BRST_CMN_GEN :: probe3_seed [09:00] */
#define BCHP_PHY_BRST_CMN_GEN_probe3_seed_MASK                     0x000003ff
#define BCHP_PHY_BRST_CMN_GEN_probe3_seed_SHIFT                    0
#define BCHP_PHY_BRST_CMN_GEN_probe3_seed_DEFAULT                  0x00000000

/***************************************************************************
 *BRST_TX_INIT_GEN - TX init regsiter
 ***************************************************************************/
/* PHY :: BRST_TX_INIT_GEN :: reserved0 [31:22] */
#define BCHP_PHY_BRST_TX_INIT_GEN_reserved0_MASK                   0xffc00000
#define BCHP_PHY_BRST_TX_INIT_GEN_reserved0_SHIFT                  22

/* PHY :: BRST_TX_INIT_GEN :: ldpc_tx_num_of_lasts [21:18] */
#define BCHP_PHY_BRST_TX_INIT_GEN_ldpc_tx_num_of_lasts_MASK        0x003c0000
#define BCHP_PHY_BRST_TX_INIT_GEN_ldpc_tx_num_of_lasts_SHIFT       18
#define BCHP_PHY_BRST_TX_INIT_GEN_ldpc_tx_num_of_lasts_DEFAULT     0x00000000

/* PHY :: BRST_TX_INIT_GEN :: burst_duration [17:00] */
#define BCHP_PHY_BRST_TX_INIT_GEN_burst_duration_MASK              0x0003ffff
#define BCHP_PHY_BRST_TX_INIT_GEN_burst_duration_SHIFT             0
#define BCHP_PHY_BRST_TX_INIT_GEN_burst_duration_DEFAULT           0x00000000

/***************************************************************************
 *BRST_CMN_INIT_TP_SC_LOCATION - "ProbeII SC1, SC2"
 ***************************************************************************/
/* PHY :: BRST_CMN_INIT_TP_SC_LOCATION :: reserved0 [31:18] */
#define BCHP_PHY_BRST_CMN_INIT_TP_SC_LOCATION_reserved0_MASK       0xfffc0000
#define BCHP_PHY_BRST_CMN_INIT_TP_SC_LOCATION_reserved0_SHIFT      18

/* PHY :: BRST_CMN_INIT_TP_SC_LOCATION :: map_tp_sc1 [17:09] */
#define BCHP_PHY_BRST_CMN_INIT_TP_SC_LOCATION_map_tp_sc1_MASK      0x0003fe00
#define BCHP_PHY_BRST_CMN_INIT_TP_SC_LOCATION_map_tp_sc1_SHIFT     9
#define BCHP_PHY_BRST_CMN_INIT_TP_SC_LOCATION_map_tp_sc1_DEFAULT   0x00000000

/* PHY :: BRST_CMN_INIT_TP_SC_LOCATION :: map_tp_sc2 [08:00] */
#define BCHP_PHY_BRST_CMN_INIT_TP_SC_LOCATION_map_tp_sc2_MASK      0x000001ff
#define BCHP_PHY_BRST_CMN_INIT_TP_SC_LOCATION_map_tp_sc2_SHIFT     0
#define BCHP_PHY_BRST_CMN_INIT_TP_SC_LOCATION_map_tp_sc2_DEFAULT   0x00000000

/***************************************************************************
 *BRST_CMN_INIT_AES_DES_KEY_0 - DES key sequence  Low Portion , register set index 0.
 ***************************************************************************/
/* PHY :: BRST_CMN_INIT_AES_DES_KEY_0 :: aes_des_key [31:00] */
#define BCHP_PHY_BRST_CMN_INIT_AES_DES_KEY_0_aes_des_key_MASK      0xffffffff
#define BCHP_PHY_BRST_CMN_INIT_AES_DES_KEY_0_aes_des_key_SHIFT     0
#define BCHP_PHY_BRST_CMN_INIT_AES_DES_KEY_0_aes_des_key_DEFAULT   0x00000000

/***************************************************************************
 *BRST_CMN_INIT_AES_DES_KEY_1 - DES key sequence  Low Portion , register set index 1.
 ***************************************************************************/
/* PHY :: BRST_CMN_INIT_AES_DES_KEY_1 :: aes_des_key [31:00] */
#define BCHP_PHY_BRST_CMN_INIT_AES_DES_KEY_1_aes_des_key_MASK      0xffffffff
#define BCHP_PHY_BRST_CMN_INIT_AES_DES_KEY_1_aes_des_key_SHIFT     0
#define BCHP_PHY_BRST_CMN_INIT_AES_DES_KEY_1_aes_des_key_DEFAULT   0x00000000

/***************************************************************************
 *BRST_CMN_INIT_AES_DES_KEY_2 - DES key sequence  Low Portion , register set index 2.
 ***************************************************************************/
/* PHY :: BRST_CMN_INIT_AES_DES_KEY_2 :: aes_des_key [31:00] */
#define BCHP_PHY_BRST_CMN_INIT_AES_DES_KEY_2_aes_des_key_MASK      0xffffffff
#define BCHP_PHY_BRST_CMN_INIT_AES_DES_KEY_2_aes_des_key_SHIFT     0
#define BCHP_PHY_BRST_CMN_INIT_AES_DES_KEY_2_aes_des_key_DEFAULT   0x00000000

/***************************************************************************
 *BRST_CMN_INIT_AES_DES_KEY_3 - DES key sequence  Low Portion , register set index 3.
 ***************************************************************************/
/* PHY :: BRST_CMN_INIT_AES_DES_KEY_3 :: aes_des_key [31:00] */
#define BCHP_PHY_BRST_CMN_INIT_AES_DES_KEY_3_aes_des_key_MASK      0xffffffff
#define BCHP_PHY_BRST_CMN_INIT_AES_DES_KEY_3_aes_des_key_SHIFT     0
#define BCHP_PHY_BRST_CMN_INIT_AES_DES_KEY_3_aes_des_key_DEFAULT   0x00000000

/***************************************************************************
 *BRST_CMN_INIT_SCRM_SEED - Rx and Tx Burst Parameters #1
 ***************************************************************************/
/* PHY :: BRST_CMN_INIT_SCRM_SEED :: reserved0 [31:23] */
#define BCHP_PHY_BRST_CMN_INIT_SCRM_SEED_reserved0_MASK            0xff800000
#define BCHP_PHY_BRST_CMN_INIT_SCRM_SEED_reserved0_SHIFT           23

/* PHY :: BRST_CMN_INIT_SCRM_SEED :: byte_scrambler_seed [22:00] */
#define BCHP_PHY_BRST_CMN_INIT_SCRM_SEED_byte_scrambler_seed_MASK  0x007fffff
#define BCHP_PHY_BRST_CMN_INIT_SCRM_SEED_byte_scrambler_seed_SHIFT 0
#define BCHP_PHY_BRST_CMN_INIT_SCRM_SEED_byte_scrambler_seed_DEFAULT 0x00000000

/***************************************************************************
 *BRST_CMN_INIT_FRAME - Rx and Tx Burst Parameters #2
 ***************************************************************************/
/* PHY :: BRST_CMN_INIT_FRAME :: encryption_enable [31:31] */
#define BCHP_PHY_BRST_CMN_INIT_FRAME_encryption_enable_MASK        0x80000000
#define BCHP_PHY_BRST_CMN_INIT_FRAME_encryption_enable_SHIFT       31
#define BCHP_PHY_BRST_CMN_INIT_FRAME_encryption_enable_DEFAULT     0x00000000

/* PHY :: BRST_CMN_INIT_FRAME :: rx_tx_select [30:30] */
#define BCHP_PHY_BRST_CMN_INIT_FRAME_rx_tx_select_MASK             0x40000000
#define BCHP_PHY_BRST_CMN_INIT_FRAME_rx_tx_select_SHIFT            30
#define BCHP_PHY_BRST_CMN_INIT_FRAME_rx_tx_select_DEFAULT          0x00000000

/* PHY :: BRST_CMN_INIT_FRAME :: frame_length [29:16] */
#define BCHP_PHY_BRST_CMN_INIT_FRAME_frame_length_MASK             0x3fff0000
#define BCHP_PHY_BRST_CMN_INIT_FRAME_frame_length_SHIFT            16
#define BCHP_PHY_BRST_CMN_INIT_FRAME_frame_length_DEFAULT          0x00000000

/* PHY :: BRST_CMN_INIT_FRAME :: map_n_sym [15:00] */
#define BCHP_PHY_BRST_CMN_INIT_FRAME_map_n_sym_MASK                0x0000ffff
#define BCHP_PHY_BRST_CMN_INIT_FRAME_map_n_sym_SHIFT               0
#define BCHP_PHY_BRST_CMN_INIT_FRAME_map_n_sym_DEFAULT             0x00000000

/***************************************************************************
 *BRST_CMN_INIT_FEC - Fec Parameters
 ***************************************************************************/
/* PHY :: BRST_CMN_INIT_FEC :: reserved0 [31:30] */
#define BCHP_PHY_BRST_CMN_INIT_FEC_reserved0_MASK                  0xc0000000
#define BCHP_PHY_BRST_CMN_INIT_FEC_reserved0_SHIFT                 30

/* PHY :: BRST_CMN_INIT_FEC :: ldpc_cw_load [29:18] */
#define BCHP_PHY_BRST_CMN_INIT_FEC_ldpc_cw_load_MASK               0x3ffc0000
#define BCHP_PHY_BRST_CMN_INIT_FEC_ldpc_cw_load_SHIFT              18
#define BCHP_PHY_BRST_CMN_INIT_FEC_ldpc_cw_load_DEFAULT            0x00000000

/* PHY :: BRST_CMN_INIT_FEC :: ldpc_rs_num_of_cw [17:12] */
#define BCHP_PHY_BRST_CMN_INIT_FEC_ldpc_rs_num_of_cw_MASK          0x0003f000
#define BCHP_PHY_BRST_CMN_INIT_FEC_ldpc_rs_num_of_cw_SHIFT         12
#define BCHP_PHY_BRST_CMN_INIT_FEC_ldpc_rs_num_of_cw_DEFAULT       0x00000000

/* PHY :: BRST_CMN_INIT_FEC :: ldpc_cw_load_rs_kt_last [11:00] */
#define BCHP_PHY_BRST_CMN_INIT_FEC_ldpc_cw_load_rs_kt_last_MASK    0x00000fff
#define BCHP_PHY_BRST_CMN_INIT_FEC_ldpc_cw_load_rs_kt_last_SHIFT   0
#define BCHP_PHY_BRST_CMN_INIT_FEC_ldpc_cw_load_rs_kt_last_DEFAULT 0x00000000

/***************************************************************************
 *BRST_CMN_INIT_GEN - common Burst Init Parameters
 ***************************************************************************/
/* PHY :: BRST_CMN_INIT_GEN :: reserved0 [31:18] */
#define BCHP_PHY_BRST_CMN_INIT_GEN_reserved0_MASK                  0xfffc0000
#define BCHP_PHY_BRST_CMN_INIT_GEN_reserved0_SHIFT                 18

/* PHY :: BRST_CMN_INIT_GEN :: tpcap_en [17:17] */
#define BCHP_PHY_BRST_CMN_INIT_GEN_tpcap_en_MASK                   0x00020000
#define BCHP_PHY_BRST_CMN_INIT_GEN_tpcap_en_SHIFT                  17
#define BCHP_PHY_BRST_CMN_INIT_GEN_tpcap_en_DEFAULT                0x00000000

/* PHY :: BRST_CMN_INIT_GEN :: goertzel_active [16:16] */
#define BCHP_PHY_BRST_CMN_INIT_GEN_goertzel_active_MASK            0x00010000
#define BCHP_PHY_BRST_CMN_INIT_GEN_goertzel_active_SHIFT           16
#define BCHP_PHY_BRST_CMN_INIT_GEN_goertzel_active_DEFAULT         0x00000000

/* PHY :: BRST_CMN_INIT_GEN :: burst_id [15:00] */
#define BCHP_PHY_BRST_CMN_INIT_GEN_burst_id_MASK                   0x0000ffff
#define BCHP_PHY_BRST_CMN_INIT_GEN_burst_id_SHIFT                  0
#define BCHP_PHY_BRST_CMN_INIT_GEN_burst_id_DEFAULT                0x00000000

/***************************************************************************
 *BRST_RX_INIT_RESULTS_READ - RX Results Reading Register and RX-Learning Parameters Load
 ***************************************************************************/
/* PHY :: BRST_RX_INIT_RESULTS_READ :: reserved0 [31:24] */
#define BCHP_PHY_BRST_RX_INIT_RESULTS_READ_reserved0_MASK          0xff000000
#define BCHP_PHY_BRST_RX_INIT_RESULTS_READ_reserved0_SHIFT         24

/* PHY :: BRST_RX_INIT_RESULTS_READ :: mpr_last_pkt [23:16] */
#define BCHP_PHY_BRST_RX_INIT_RESULTS_READ_mpr_last_pkt_MASK       0x00ff0000
#define BCHP_PHY_BRST_RX_INIT_RESULTS_READ_mpr_last_pkt_SHIFT      16
#define BCHP_PHY_BRST_RX_INIT_RESULTS_READ_mpr_last_pkt_DEFAULT    0x00000000

/* PHY :: BRST_RX_INIT_RESULTS_READ :: mpr_first_pkt [15:08] */
#define BCHP_PHY_BRST_RX_INIT_RESULTS_READ_mpr_first_pkt_MASK      0x0000ff00
#define BCHP_PHY_BRST_RX_INIT_RESULTS_READ_mpr_first_pkt_SHIFT     8
#define BCHP_PHY_BRST_RX_INIT_RESULTS_READ_mpr_first_pkt_DEFAULT   0x00000000

/* PHY :: BRST_RX_INIT_RESULTS_READ :: mpr_rslt_type_req [07:00] */
#define BCHP_PHY_BRST_RX_INIT_RESULTS_READ_mpr_rslt_type_req_MASK  0x000000ff
#define BCHP_PHY_BRST_RX_INIT_RESULTS_READ_mpr_rslt_type_req_SHIFT 0
#define BCHP_PHY_BRST_RX_INIT_RESULTS_READ_mpr_rslt_type_req_DEFAULT 0x00000000

/***************************************************************************
 *BRST_RX_INIT_TIMEOUT - RX Burst Init Parameters #2
 ***************************************************************************/
/* PHY :: BRST_RX_INIT_TIMEOUT :: reserved0 [31:31] */
#define BCHP_PHY_BRST_RX_INIT_TIMEOUT_reserved0_MASK               0x80000000
#define BCHP_PHY_BRST_RX_INIT_TIMEOUT_reserved0_SHIFT              31

/* PHY :: BRST_RX_INIT_TIMEOUT :: preamble_detect_timeout [30:00] */
#define BCHP_PHY_BRST_RX_INIT_TIMEOUT_preamble_detect_timeout_MASK 0x7fffffff
#define BCHP_PHY_BRST_RX_INIT_TIMEOUT_preamble_detect_timeout_SHIFT 0
#define BCHP_PHY_BRST_RX_INIT_TIMEOUT_preamble_detect_timeout_DEFAULT 0x00000000

/***************************************************************************
 *BRST_RX_INIT_GEN - RX Burst Init Parameters #1
 ***************************************************************************/
/* PHY :: BRST_RX_INIT_GEN :: reserved0 [31:12] */
#define BCHP_PHY_BRST_RX_INIT_GEN_reserved0_MASK                   0xfffff000
#define BCHP_PHY_BRST_RX_INIT_GEN_reserved0_SHIFT                  12

/* PHY :: BRST_RX_INIT_GEN :: eye_debug_en [11:11] */
#define BCHP_PHY_BRST_RX_INIT_GEN_eye_debug_en_MASK                0x00000800
#define BCHP_PHY_BRST_RX_INIT_GEN_eye_debug_en_SHIFT               11
#define BCHP_PHY_BRST_RX_INIT_GEN_eye_debug_en_DEFAULT             0x00000000

/* PHY :: BRST_RX_INIT_GEN :: eye_sym_num [10:03] */
#define BCHP_PHY_BRST_RX_INIT_GEN_eye_sym_num_MASK                 0x000007f8
#define BCHP_PHY_BRST_RX_INIT_GEN_eye_sym_num_SHIFT                3
#define BCHP_PHY_BRST_RX_INIT_GEN_eye_sym_num_DEFAULT              0x00000000

/* PHY :: BRST_RX_INIT_GEN :: rssi_peak_detect_en [02:02] */
#define BCHP_PHY_BRST_RX_INIT_GEN_rssi_peak_detect_en_MASK         0x00000004
#define BCHP_PHY_BRST_RX_INIT_GEN_rssi_peak_detect_en_SHIFT        2
#define BCHP_PHY_BRST_RX_INIT_GEN_rssi_peak_detect_en_DEFAULT      0x00000000

/* PHY :: BRST_RX_INIT_GEN :: agc_mode [01:00] */
#define BCHP_PHY_BRST_RX_INIT_GEN_agc_mode_MASK                    0x00000003
#define BCHP_PHY_BRST_RX_INIT_GEN_agc_mode_SHIFT                   0
#define BCHP_PHY_BRST_RX_INIT_GEN_agc_mode_DEFAULT                 0x00000000

/***************************************************************************
 *BRST_TX_PROF_BIT_LOAD_MEM%i - TX bit load
 ***************************************************************************/
#define BCHP_PHY_BRST_TX_PROF_BIT_LOAD_MEMi_ARRAY_BASE             0x00be2100
#define BCHP_PHY_BRST_TX_PROF_BIT_LOAD_MEMi_ARRAY_START            0
#define BCHP_PHY_BRST_TX_PROF_BIT_LOAD_MEMi_ARRAY_END              63
#define BCHP_PHY_BRST_TX_PROF_BIT_LOAD_MEMi_ARRAY_ELEMENT_SIZE     32

/***************************************************************************
 *BRST_TX_PROF_BIT_LOAD_MEM%i - TX bit load
 ***************************************************************************/
/* PHY :: BRST_TX_PROF_BIT_LOAD_MEMi :: tx_bit_load_sc_i_0 [31:28] */
#define BCHP_PHY_BRST_TX_PROF_BIT_LOAD_MEMi_tx_bit_load_sc_i_0_MASK 0xf0000000
#define BCHP_PHY_BRST_TX_PROF_BIT_LOAD_MEMi_tx_bit_load_sc_i_0_SHIFT 28

/* PHY :: BRST_TX_PROF_BIT_LOAD_MEMi :: tx_bit_load_sc_i_1 [27:24] */
#define BCHP_PHY_BRST_TX_PROF_BIT_LOAD_MEMi_tx_bit_load_sc_i_1_MASK 0x0f000000
#define BCHP_PHY_BRST_TX_PROF_BIT_LOAD_MEMi_tx_bit_load_sc_i_1_SHIFT 24

/* PHY :: BRST_TX_PROF_BIT_LOAD_MEMi :: tx_bit_load_sc_i_2 [23:20] */
#define BCHP_PHY_BRST_TX_PROF_BIT_LOAD_MEMi_tx_bit_load_sc_i_2_MASK 0x00f00000
#define BCHP_PHY_BRST_TX_PROF_BIT_LOAD_MEMi_tx_bit_load_sc_i_2_SHIFT 20

/* PHY :: BRST_TX_PROF_BIT_LOAD_MEMi :: tx_bit_load_sc_i_3 [19:16] */
#define BCHP_PHY_BRST_TX_PROF_BIT_LOAD_MEMi_tx_bit_load_sc_i_3_MASK 0x000f0000
#define BCHP_PHY_BRST_TX_PROF_BIT_LOAD_MEMi_tx_bit_load_sc_i_3_SHIFT 16

/* PHY :: BRST_TX_PROF_BIT_LOAD_MEMi :: tx_bit_load_sc_i_4 [15:12] */
#define BCHP_PHY_BRST_TX_PROF_BIT_LOAD_MEMi_tx_bit_load_sc_i_4_MASK 0x0000f000
#define BCHP_PHY_BRST_TX_PROF_BIT_LOAD_MEMi_tx_bit_load_sc_i_4_SHIFT 12

/* PHY :: BRST_TX_PROF_BIT_LOAD_MEMi :: tx_bit_load_sc_i_5 [11:08] */
#define BCHP_PHY_BRST_TX_PROF_BIT_LOAD_MEMi_tx_bit_load_sc_i_5_MASK 0x00000f00
#define BCHP_PHY_BRST_TX_PROF_BIT_LOAD_MEMi_tx_bit_load_sc_i_5_SHIFT 8

/* PHY :: BRST_TX_PROF_BIT_LOAD_MEMi :: tx_bit_load_sc_i_6 [07:04] */
#define BCHP_PHY_BRST_TX_PROF_BIT_LOAD_MEMi_tx_bit_load_sc_i_6_MASK 0x000000f0
#define BCHP_PHY_BRST_TX_PROF_BIT_LOAD_MEMi_tx_bit_load_sc_i_6_SHIFT 4

/* PHY :: BRST_TX_PROF_BIT_LOAD_MEMi :: tx_bit_load_sc_i_7 [03:00] */
#define BCHP_PHY_BRST_TX_PROF_BIT_LOAD_MEMi_tx_bit_load_sc_i_7_MASK 0x0000000f
#define BCHP_PHY_BRST_TX_PROF_BIT_LOAD_MEMi_tx_bit_load_sc_i_7_SHIFT 0


/***************************************************************************
 *BRST_TX_PROF_RF_SW_1 - TX Burst Switches
 ***************************************************************************/
/* PHY :: BRST_TX_PROF_RF_SW_1 :: tx_LB_SF_pu_TXCal_off [31:31] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_LB_SF_pu_TXCal_off_MASK   0x80000000
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_LB_SF_pu_TXCal_off_SHIFT  31
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_LB_SF_pu_TXCal_off_DEFAULT 0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_1 :: tx_LB_SF_pu_TXCal_on [30:30] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_LB_SF_pu_TXCal_on_MASK    0x40000000
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_LB_SF_pu_TXCal_on_SHIFT   30
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_LB_SF_pu_TXCal_on_DEFAULT 0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_1 :: tx_LB_SF_pu_src_off [29:29] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_LB_SF_pu_src_off_MASK     0x20000000
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_LB_SF_pu_src_off_SHIFT    29
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_LB_SF_pu_src_off_DEFAULT  0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_1 :: tx_LB_SF_pu_src_on [28:28] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_LB_SF_pu_src_on_MASK      0x10000000
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_LB_SF_pu_src_on_SHIFT     28
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_LB_SF_pu_src_on_DEFAULT   0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_1 :: tx_LB_en_PAD_off [27:27] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_LB_en_PAD_off_MASK        0x08000000
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_LB_en_PAD_off_SHIFT       27
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_LB_en_PAD_off_DEFAULT     0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_1 :: tx_LB_en_PAD_on [26:26] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_LB_en_PAD_on_MASK         0x04000000
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_LB_en_PAD_on_SHIFT        26
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_LB_en_PAD_on_DEFAULT      0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_1 :: tx_LB_SF_bias_pu_off [25:25] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_LB_SF_bias_pu_off_MASK    0x02000000
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_LB_SF_bias_pu_off_SHIFT   25
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_LB_SF_bias_pu_off_DEFAULT 0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_1 :: tx_LB_SF_bias_pu_on [24:24] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_LB_SF_bias_pu_on_MASK     0x01000000
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_LB_SF_bias_pu_on_SHIFT    24
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_LB_SF_bias_pu_on_DEFAULT  0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_1 :: tx_PAD_PwrUp_off [23:23] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_PAD_PwrUp_off_MASK        0x00800000
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_PAD_PwrUp_off_SHIFT       23
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_PAD_PwrUp_off_DEFAULT     0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_1 :: tx_PAD_PwrUp_on [22:22] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_PAD_PwrUp_on_MASK         0x00400000
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_PAD_PwrUp_on_SHIFT        22
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_PAD_PwrUp_on_DEFAULT      0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_1 :: tx_lobuf_reg_pwrup_off [21:21] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_lobuf_reg_pwrup_off_MASK  0x00200000
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_lobuf_reg_pwrup_off_SHIFT 21
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_lobuf_reg_pwrup_off_DEFAULT 0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_1 :: tx_lobuf_reg_pwrup_on [20:20] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_lobuf_reg_pwrup_on_MASK   0x00100000
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_lobuf_reg_pwrup_on_SHIFT  20
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_lobuf_reg_pwrup_on_DEFAULT 0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_1 :: tx_hrmix_mixQ_pu_off [19:19] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_hrmix_mixQ_pu_off_MASK    0x00080000
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_hrmix_mixQ_pu_off_SHIFT   19
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_hrmix_mixQ_pu_off_DEFAULT 0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_1 :: tx_hrmix_mixQ_pu_on [18:18] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_hrmix_mixQ_pu_on_MASK     0x00040000
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_hrmix_mixQ_pu_on_SHIFT    18
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_hrmix_mixQ_pu_on_DEFAULT  0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_1 :: tx_hrmix_mixI_pu_off [17:17] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_hrmix_mixI_pu_off_MASK    0x00020000
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_hrmix_mixI_pu_off_SHIFT   17
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_hrmix_mixI_pu_off_DEFAULT 0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_1 :: tx_hrmix_mixI_pu_on [16:16] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_hrmix_mixI_pu_on_MASK     0x00010000
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_hrmix_mixI_pu_on_SHIFT    16
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_hrmix_mixI_pu_on_DEFAULT  0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_1 :: tx_lpf_bias_pu_off [15:15] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_lpf_bias_pu_off_MASK      0x00008000
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_lpf_bias_pu_off_SHIFT     15
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_lpf_bias_pu_off_DEFAULT   0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_1 :: tx_lpf_bias_pu_on [14:14] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_lpf_bias_pu_on_MASK       0x00004000
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_lpf_bias_pu_on_SHIFT      14
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_lpf_bias_pu_on_DEFAULT    0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_1 :: tx_lpf_Q_pu_off [13:13] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_lpf_Q_pu_off_MASK         0x00002000
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_lpf_Q_pu_off_SHIFT        13
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_lpf_Q_pu_off_DEFAULT      0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_1 :: tx_lpf_Q_pu_on [12:12] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_lpf_Q_pu_on_MASK          0x00001000
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_lpf_Q_pu_on_SHIFT         12
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_lpf_Q_pu_on_DEFAULT       0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_1 :: tx_lpf_I_pu_off [11:11] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_lpf_I_pu_off_MASK         0x00000800
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_lpf_I_pu_off_SHIFT        11
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_lpf_I_pu_off_DEFAULT      0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_1 :: tx_lpf_I_pu_on [10:10] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_lpf_I_pu_on_MASK          0x00000400
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_lpf_I_pu_on_SHIFT         10
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_lpf_I_pu_on_DEFAULT       0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_1 :: tx_TX_BIAS_pu_off [09:09] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_TX_BIAS_pu_off_MASK       0x00000200
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_TX_BIAS_pu_off_SHIFT      9
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_TX_BIAS_pu_off_DEFAULT    0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_1 :: tx_TX_BIAS_pu_on [08:08] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_TX_BIAS_pu_on_MASK        0x00000100
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_TX_BIAS_pu_on_SHIFT       8
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_TX_BIAS_pu_on_DEFAULT     0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_1 :: tx_LB_en_hrmix_off [07:07] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_LB_en_hrmix_off_MASK      0x00000080
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_LB_en_hrmix_off_SHIFT     7
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_LB_en_hrmix_off_DEFAULT   0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_1 :: tx_LB_en_hrmix_on [06:06] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_LB_en_hrmix_on_MASK       0x00000040
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_LB_en_hrmix_on_SHIFT      6
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_LB_en_hrmix_on_DEFAULT    0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_1 :: tx_idac_pu_off [05:05] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_idac_pu_off_MASK          0x00000020
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_idac_pu_off_SHIFT         5
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_idac_pu_off_DEFAULT       0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_1 :: tx_idac_pu_on [04:04] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_idac_pu_on_MASK           0x00000010
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_idac_pu_on_SHIFT          4
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_idac_pu_on_DEFAULT        0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_1 :: tx_i_opamp_pwup_off [03:03] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_i_opamp_pwup_off_MASK     0x00000008
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_i_opamp_pwup_off_SHIFT    3
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_i_opamp_pwup_off_DEFAULT  0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_1 :: tx_i_opamp_pwup_on [02:02] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_i_opamp_pwup_on_MASK      0x00000004
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_i_opamp_pwup_on_SHIFT     2
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_i_opamp_pwup_on_DEFAULT   0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_1 :: tx_i_mixer_pwup_off [01:01] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_i_mixer_pwup_off_MASK     0x00000002
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_i_mixer_pwup_off_SHIFT    1
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_i_mixer_pwup_off_DEFAULT  0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_1 :: tx_i_mixer_pwup_on [00:00] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_i_mixer_pwup_on_MASK      0x00000001
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_i_mixer_pwup_on_SHIFT     0
#define BCHP_PHY_BRST_TX_PROF_RF_SW_1_tx_i_mixer_pwup_on_DEFAULT   0x00000000

/***************************************************************************
 *BRST_TX_PROF_RF_SW_2 - TX Burst Switches
 ***************************************************************************/
/* PHY :: BRST_TX_PROF_RF_SW_2 :: tx_logen_reset_off [31:31] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_logen_reset_off_MASK      0x80000000
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_logen_reset_off_SHIFT     31
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_logen_reset_off_DEFAULT   0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_2 :: tx_logen_reset_on [30:30] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_logen_reset_on_MASK       0x40000000
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_logen_reset_on_SHIFT      30
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_logen_reset_on_DEFAULT    0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_2 :: tx_DACOUT_Q_enb_off [29:29] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_DACOUT_Q_enb_off_MASK     0x20000000
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_DACOUT_Q_enb_off_SHIFT    29
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_DACOUT_Q_enb_off_DEFAULT  0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_2 :: tx_DACOUT_Q_enb_on [28:28] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_DACOUT_Q_enb_on_MASK      0x10000000
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_DACOUT_Q_enb_on_SHIFT     28
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_DACOUT_Q_enb_on_DEFAULT   0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_2 :: tx_DACOUT_I_enb_off [27:27] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_DACOUT_I_enb_off_MASK     0x08000000
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_DACOUT_I_enb_off_SHIFT    27
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_DACOUT_I_enb_off_DEFAULT  0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_2 :: tx_DACOUT_I_enb_on [26:26] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_DACOUT_I_enb_on_MASK      0x04000000
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_DACOUT_I_enb_on_SHIFT     26
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_DACOUT_I_enb_on_DEFAULT   0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_2 :: dac_pwrup_I_off [25:25] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_dac_pwrup_I_off_MASK         0x02000000
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_dac_pwrup_I_off_SHIFT        25
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_dac_pwrup_I_off_DEFAULT      0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_2 :: dac_pwrup_I_on [24:24] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_dac_pwrup_I_on_MASK          0x01000000
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_dac_pwrup_I_on_SHIFT         24
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_dac_pwrup_I_on_DEFAULT       0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_2 :: tx_logen_start_off [23:23] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_logen_start_off_MASK      0x00800000
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_logen_start_off_SHIFT     23
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_logen_start_off_DEFAULT   0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_2 :: tx_logen_start_on [22:22] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_logen_start_on_MASK       0x00400000
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_logen_start_on_SHIFT      22
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_logen_start_on_DEFAULT    0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_2 :: LObuf_sel_RXTX_off_1 [21:21] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_LObuf_sel_RXTX_off_1_MASK    0x00200000
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_LObuf_sel_RXTX_off_1_SHIFT   21
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_LObuf_sel_RXTX_off_1_DEFAULT 0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_2 :: LObuf_sel_RXTX_on_1 [20:20] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_LObuf_sel_RXTX_on_1_MASK     0x00100000
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_LObuf_sel_RXTX_on_1_SHIFT    20
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_LObuf_sel_RXTX_on_1_DEFAULT  0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_2 :: tx_I_powerup_LDO_off [19:19] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_I_powerup_LDO_off_MASK    0x00080000
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_I_powerup_LDO_off_SHIFT   19
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_I_powerup_LDO_off_DEFAULT 0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_2 :: tx_I_powerup_LDO_on [18:18] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_I_powerup_LDO_on_MASK     0x00040000
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_I_powerup_LDO_on_SHIFT    18
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_I_powerup_LDO_on_DEFAULT  0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_2 :: tx_d2d_pu_off [17:17] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_d2d_pu_off_MASK           0x00020000
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_d2d_pu_off_SHIFT          17
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_d2d_pu_off_DEFAULT        0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_2 :: tx_d2d_pu_on [16:16] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_d2d_pu_on_MASK            0x00010000
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_d2d_pu_on_SHIFT           16
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_d2d_pu_on_DEFAULT         0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_2 :: tx_I_self_mixer_en_off [15:15] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_I_self_mixer_en_off_MASK  0x00008000
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_I_self_mixer_en_off_SHIFT 15
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_I_self_mixer_en_off_DEFAULT 0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_2 :: tx_I_self_mixer_en_on [14:14] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_I_self_mixer_en_on_MASK   0x00004000
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_I_self_mixer_en_on_SHIFT  14
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_I_self_mixer_en_on_DEFAULT 0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_2 :: tx_LB_SF_pu_off [13:13] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_LB_SF_pu_off_MASK         0x00002000
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_LB_SF_pu_off_SHIFT        13
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_LB_SF_pu_off_DEFAULT      0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_2 :: tx_LB_SF_pu_on [12:12] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_LB_SF_pu_on_MASK          0x00001000
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_LB_SF_pu_on_SHIFT         12
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_LB_SF_pu_on_DEFAULT       0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_2 :: tx_TX_GAIN_CAL_EN_off [11:11] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_TX_GAIN_CAL_EN_off_MASK   0x00000800
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_TX_GAIN_CAL_EN_off_SHIFT  11
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_TX_GAIN_CAL_EN_off_DEFAULT 0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_2 :: tx_TX_GAIN_CAL_EN_on [10:10] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_TX_GAIN_CAL_EN_on_MASK    0x00000400
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_TX_GAIN_CAL_EN_on_SHIFT   10
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_TX_GAIN_CAL_EN_on_DEFAULT 0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_2 :: tx_Txcal_Ckenable_off [09:09] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_Txcal_Ckenable_off_MASK   0x00000200
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_Txcal_Ckenable_off_SHIFT  9
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_Txcal_Ckenable_off_DEFAULT 0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_2 :: tx_Txcal_Ckenable_on [08:08] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_Txcal_Ckenable_on_MASK    0x00000100
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_Txcal_Ckenable_on_SHIFT   8
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_Txcal_Ckenable_on_DEFAULT 0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_2 :: tx_Txcal_div_reset_off [07:07] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_Txcal_div_reset_off_MASK  0x00000080
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_Txcal_div_reset_off_SHIFT 7
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_Txcal_div_reset_off_DEFAULT 0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_2 :: tx_Txcal_div_reset_on [06:06] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_Txcal_div_reset_on_MASK   0x00000040
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_Txcal_div_reset_on_SHIFT  6
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_Txcal_div_reset_on_DEFAULT 0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_2 :: tx_Ctrlclk_TRX_DIG_off [05:05] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_Ctrlclk_TRX_DIG_off_MASK  0x00000020
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_Ctrlclk_TRX_DIG_off_SHIFT 5
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_Ctrlclk_TRX_DIG_off_DEFAULT 0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_2 :: tx_Ctrlclk_TRX_DIG_on [04:04] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_Ctrlclk_TRX_DIG_on_MASK   0x00000010
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_Ctrlclk_TRX_DIG_on_SHIFT  4
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_tx_Ctrlclk_TRX_DIG_on_DEFAULT 0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_2 :: dac_pwrup_Q_off [03:03] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_dac_pwrup_Q_off_MASK         0x00000008
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_dac_pwrup_Q_off_SHIFT        3
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_dac_pwrup_Q_off_DEFAULT      0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_2 :: dac_pwrup_Q_on [02:02] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_dac_pwrup_Q_on_MASK          0x00000004
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_dac_pwrup_Q_on_SHIFT         2
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_dac_pwrup_Q_on_DEFAULT       0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_2 :: pa_pu_off [01:01] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_pa_pu_off_MASK               0x00000002
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_pa_pu_off_SHIFT              1
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_pa_pu_off_DEFAULT            0x00000000

/* PHY :: BRST_TX_PROF_RF_SW_2 :: pa_pu_on [00:00] */
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_pa_pu_on_MASK                0x00000001
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_pa_pu_on_SHIFT               0
#define BCHP_PHY_BRST_TX_PROF_RF_SW_2_pa_pu_on_DEFAULT             0x00000000

/***************************************************************************
 *BRST_TX_PROF_RF_1 - Profile TX - Gain
 ***************************************************************************/
/* PHY :: BRST_TX_PROF_RF_1 :: spare [31:30] */
#define BCHP_PHY_BRST_TX_PROF_RF_1_spare_MASK                      0xc0000000
#define BCHP_PHY_BRST_TX_PROF_RF_1_spare_SHIFT                     30
#define BCHP_PHY_BRST_TX_PROF_RF_1_spare_DEFAULT                   0x00000000

/* PHY :: BRST_TX_PROF_RF_1 :: tx_lpf_Bwset [29:23] */
#define BCHP_PHY_BRST_TX_PROF_RF_1_tx_lpf_Bwset_MASK               0x3f800000
#define BCHP_PHY_BRST_TX_PROF_RF_1_tx_lpf_Bwset_SHIFT              23
#define BCHP_PHY_BRST_TX_PROF_RF_1_tx_lpf_Bwset_DEFAULT            0x0000002f

/* PHY :: BRST_TX_PROF_RF_1 :: tx_TXCAL_LPF_BW_sel [22:17] */
#define BCHP_PHY_BRST_TX_PROF_RF_1_tx_TXCAL_LPF_BW_sel_MASK        0x007e0000
#define BCHP_PHY_BRST_TX_PROF_RF_1_tx_TXCAL_LPF_BW_sel_SHIFT       17
#define BCHP_PHY_BRST_TX_PROF_RF_1_tx_TXCAL_LPF_BW_sel_DEFAULT     0x00000000

/* PHY :: BRST_TX_PROF_RF_1 :: tx_I_txgain_cal_opamp_gain [16:14] */
#define BCHP_PHY_BRST_TX_PROF_RF_1_tx_I_txgain_cal_opamp_gain_MASK 0x0001c000
#define BCHP_PHY_BRST_TX_PROF_RF_1_tx_I_txgain_cal_opamp_gain_SHIFT 14
#define BCHP_PHY_BRST_TX_PROF_RF_1_tx_I_txgain_cal_opamp_gain_DEFAULT 0x00000000

/* PHY :: BRST_TX_PROF_RF_1 :: tx_Gain_ctrl_mixer [13:12] */
#define BCHP_PHY_BRST_TX_PROF_RF_1_tx_Gain_ctrl_mixer_MASK         0x00003000
#define BCHP_PHY_BRST_TX_PROF_RF_1_tx_Gain_ctrl_mixer_SHIFT        12
#define BCHP_PHY_BRST_TX_PROF_RF_1_tx_Gain_ctrl_mixer_DEFAULT      0x00000000

/* PHY :: BRST_TX_PROF_RF_1 :: trx_3450_pa_gc [11:08] */
#define BCHP_PHY_BRST_TX_PROF_RF_1_trx_3450_pa_gc_MASK             0x00000f00
#define BCHP_PHY_BRST_TX_PROF_RF_1_trx_3450_pa_gc_SHIFT            8
#define BCHP_PHY_BRST_TX_PROF_RF_1_trx_3450_pa_gc_DEFAULT          0x00000000

/* PHY :: BRST_TX_PROF_RF_1 :: pad_gc [07:00] */
#define BCHP_PHY_BRST_TX_PROF_RF_1_pad_gc_MASK                     0x000000ff
#define BCHP_PHY_BRST_TX_PROF_RF_1_pad_gc_SHIFT                    0
#define BCHP_PHY_BRST_TX_PROF_RF_1_pad_gc_DEFAULT                  0x00000000

/***************************************************************************
 *BRST_TX_PROF_GAIN - Profile TX
 ***************************************************************************/
/* PHY :: BRST_TX_PROF_GAIN :: reserved0 [31:24] */
#define BCHP_PHY_BRST_TX_PROF_GAIN_reserved0_MASK                  0xff000000
#define BCHP_PHY_BRST_TX_PROF_GAIN_reserved0_SHIFT                 24

/* PHY :: BRST_TX_PROF_GAIN :: prof_pad_ctrl_deg [23:20] */
#define BCHP_PHY_BRST_TX_PROF_GAIN_prof_pad_ctrl_deg_MASK          0x00f00000
#define BCHP_PHY_BRST_TX_PROF_GAIN_prof_pad_ctrl_deg_SHIFT         20
#define BCHP_PHY_BRST_TX_PROF_GAIN_prof_pad_ctrl_deg_DEFAULT       0x00000004

/* PHY :: BRST_TX_PROF_GAIN :: tx_digital_gain [19:10] */
#define BCHP_PHY_BRST_TX_PROF_GAIN_tx_digital_gain_MASK            0x000ffc00
#define BCHP_PHY_BRST_TX_PROF_GAIN_tx_digital_gain_SHIFT           10
#define BCHP_PHY_BRST_TX_PROF_GAIN_tx_digital_gain_DEFAULT         0x00000000

/* PHY :: BRST_TX_PROF_GAIN :: tx_data_gain [09:00] */
#define BCHP_PHY_BRST_TX_PROF_GAIN_tx_data_gain_MASK               0x000003ff
#define BCHP_PHY_BRST_TX_PROF_GAIN_tx_data_gain_SHIFT              0
#define BCHP_PHY_BRST_TX_PROF_GAIN_tx_data_gain_DEFAULT            0x00000000

/***************************************************************************
 *BRST_TX_PROF_MAIN_CFO - Profile TX
 ***************************************************************************/
/* PHY :: BRST_TX_PROF_MAIN_CFO :: reserved0 [31:20] */
#define BCHP_PHY_BRST_TX_PROF_MAIN_CFO_reserved0_MASK              0xfff00000
#define BCHP_PHY_BRST_TX_PROF_MAIN_CFO_reserved0_SHIFT             20

/* PHY :: BRST_TX_PROF_MAIN_CFO :: tx_main_cfo [19:00] */
#define BCHP_PHY_BRST_TX_PROF_MAIN_CFO_tx_main_cfo_MASK            0x000fffff
#define BCHP_PHY_BRST_TX_PROF_MAIN_CFO_tx_main_cfo_SHIFT           0
#define BCHP_PHY_BRST_TX_PROF_MAIN_CFO_tx_main_cfo_DEFAULT         0x00000000

/***************************************************************************
 *BRST_TX_PROF_MAIN_SFO - Profile TX
 ***************************************************************************/
/* PHY :: BRST_TX_PROF_MAIN_SFO :: reserved0 [31:22] */
#define BCHP_PHY_BRST_TX_PROF_MAIN_SFO_reserved0_MASK              0xffc00000
#define BCHP_PHY_BRST_TX_PROF_MAIN_SFO_reserved0_SHIFT             22

/* PHY :: BRST_TX_PROF_MAIN_SFO :: tx_main_sfo [21:00] */
#define BCHP_PHY_BRST_TX_PROF_MAIN_SFO_tx_main_sfo_MASK            0x003fffff
#define BCHP_PHY_BRST_TX_PROF_MAIN_SFO_tx_main_sfo_SHIFT           0
#define BCHP_PHY_BRST_TX_PROF_MAIN_SFO_tx_main_sfo_DEFAULT         0x00000000

/***************************************************************************
 *BRST_TX_PROF_IQ_COR - IQ correction profile
 ***************************************************************************/
/* PHY :: BRST_TX_PROF_IQ_COR :: reserved0 [31:26] */
#define BCHP_PHY_BRST_TX_PROF_IQ_COR_reserved0_MASK                0xfc000000
#define BCHP_PHY_BRST_TX_PROF_IQ_COR_reserved0_SHIFT               26

/* PHY :: BRST_TX_PROF_IQ_COR :: tx_iqcompensator_b_sel [25:13] */
#define BCHP_PHY_BRST_TX_PROF_IQ_COR_tx_iqcompensator_b_sel_MASK   0x03ffe000
#define BCHP_PHY_BRST_TX_PROF_IQ_COR_tx_iqcompensator_b_sel_SHIFT  13
#define BCHP_PHY_BRST_TX_PROF_IQ_COR_tx_iqcompensator_b_sel_DEFAULT 0x00000000

/* PHY :: BRST_TX_PROF_IQ_COR :: tx_iqcompensator_a_sel [12:00] */
#define BCHP_PHY_BRST_TX_PROF_IQ_COR_tx_iqcompensator_a_sel_MASK   0x00001fff
#define BCHP_PHY_BRST_TX_PROF_IQ_COR_tx_iqcompensator_a_sel_SHIFT  0
#define BCHP_PHY_BRST_TX_PROF_IQ_COR_tx_iqcompensator_a_sel_DEFAULT 0x00000000

/***************************************************************************
 *BRST_CMN_PROF_MODE - profile mode
 ***************************************************************************/
/* PHY :: BRST_CMN_PROF_MODE :: reserved0 [31:30] */
#define BCHP_PHY_BRST_CMN_PROF_MODE_reserved0_MASK                 0xc0000000
#define BCHP_PHY_BRST_CMN_PROF_MODE_reserved0_SHIFT                30

/* PHY :: BRST_CMN_PROF_MODE :: rs_bypass [29:29] */
#define BCHP_PHY_BRST_CMN_PROF_MODE_rs_bypass_MASK                 0x20000000
#define BCHP_PHY_BRST_CMN_PROF_MODE_rs_bypass_SHIFT                29
#define BCHP_PHY_BRST_CMN_PROF_MODE_rs_bypass_DEFAULT              0x00000000

/* PHY :: BRST_CMN_PROF_MODE :: bin_scrambler_probe1_seed [28:14] */
#define BCHP_PHY_BRST_CMN_PROF_MODE_bin_scrambler_probe1_seed_MASK 0x1fffc000
#define BCHP_PHY_BRST_CMN_PROF_MODE_bin_scrambler_probe1_seed_SHIFT 14
#define BCHP_PHY_BRST_CMN_PROF_MODE_bin_scrambler_probe1_seed_DEFAULT 0x00000000

/* PHY :: BRST_CMN_PROF_MODE :: bin_scr_all_sc [13:13] */
#define BCHP_PHY_BRST_CMN_PROF_MODE_bin_scr_all_sc_MASK            0x00002000
#define BCHP_PHY_BRST_CMN_PROF_MODE_bin_scr_all_sc_SHIFT           13
#define BCHP_PHY_BRST_CMN_PROF_MODE_bin_scr_all_sc_DEFAULT         0x00000000

/* PHY :: BRST_CMN_PROF_MODE :: ce_mode_sel [12:12] */
#define BCHP_PHY_BRST_CMN_PROF_MODE_ce_mode_sel_MASK               0x00001000
#define BCHP_PHY_BRST_CMN_PROF_MODE_ce_mode_sel_SHIFT              12
#define BCHP_PHY_BRST_CMN_PROF_MODE_ce_mode_sel_DEFAULT            0x00000000

/* PHY :: BRST_CMN_PROF_MODE :: preamble_extend [11:11] */
#define BCHP_PHY_BRST_CMN_PROF_MODE_preamble_extend_MASK           0x00000800
#define BCHP_PHY_BRST_CMN_PROF_MODE_preamble_extend_SHIFT          11
#define BCHP_PHY_BRST_CMN_PROF_MODE_preamble_extend_DEFAULT        0x00000000

/* PHY :: BRST_CMN_PROF_MODE :: ldpc_aes_en [10:10] */
#define BCHP_PHY_BRST_CMN_PROF_MODE_ldpc_aes_en_MASK               0x00000400
#define BCHP_PHY_BRST_CMN_PROF_MODE_ldpc_aes_en_SHIFT              10
#define BCHP_PHY_BRST_CMN_PROF_MODE_ldpc_aes_en_DEFAULT            0x00000000

/* PHY :: BRST_CMN_PROF_MODE :: ofdma_mode [09:09] */
#define BCHP_PHY_BRST_CMN_PROF_MODE_ofdma_mode_MASK                0x00000200
#define BCHP_PHY_BRST_CMN_PROF_MODE_ofdma_mode_SHIFT               9
#define BCHP_PHY_BRST_CMN_PROF_MODE_ofdma_mode_DEFAULT             0x00000000

/* PHY :: BRST_CMN_PROF_MODE :: preamble_type [08:05] */
#define BCHP_PHY_BRST_CMN_PROF_MODE_preamble_type_MASK             0x000001e0
#define BCHP_PHY_BRST_CMN_PROF_MODE_preamble_type_SHIFT            5
#define BCHP_PHY_BRST_CMN_PROF_MODE_preamble_type_DEFAULT          0x00000000

/* PHY :: BRST_CMN_PROF_MODE :: burst_type [04:02] */
#define BCHP_PHY_BRST_CMN_PROF_MODE_burst_type_MASK                0x0000001c
#define BCHP_PHY_BRST_CMN_PROF_MODE_burst_type_SHIFT               2
#define BCHP_PHY_BRST_CMN_PROF_MODE_burst_type_DEFAULT             0x00000000

/* PHY :: BRST_CMN_PROF_MODE :: phy_mode [01:00] */
#define BCHP_PHY_BRST_CMN_PROF_MODE_phy_mode_MASK                  0x00000003
#define BCHP_PHY_BRST_CMN_PROF_MODE_phy_mode_SHIFT                 0
#define BCHP_PHY_BRST_CMN_PROF_MODE_phy_mode_DEFAULT               0x00000000

/***************************************************************************
 *BRST_CMN_PROF_GEN - common profiles
 ***************************************************************************/
/* PHY :: BRST_CMN_PROF_GEN :: fft_scaling_select [31:22] */
#define BCHP_PHY_BRST_CMN_PROF_GEN_fft_scaling_select_MASK         0xffc00000
#define BCHP_PHY_BRST_CMN_PROF_GEN_fft_scaling_select_SHIFT        22
#define BCHP_PHY_BRST_CMN_PROF_GEN_fft_scaling_select_DEFAULT      0x00000056

/* PHY :: BRST_CMN_PROF_GEN :: ldpc_short_mode [21:21] */
#define BCHP_PHY_BRST_CMN_PROF_GEN_ldpc_short_mode_MASK            0x00200000
#define BCHP_PHY_BRST_CMN_PROF_GEN_ldpc_short_mode_SHIFT           21
#define BCHP_PHY_BRST_CMN_PROF_GEN_ldpc_short_mode_DEFAULT         0x00000000

/* PHY :: BRST_CMN_PROF_GEN :: tx_rx_window_bypass [20:20] */
#define BCHP_PHY_BRST_CMN_PROF_GEN_tx_rx_window_bypass_MASK        0x00100000
#define BCHP_PHY_BRST_CMN_PROF_GEN_tx_rx_window_bypass_SHIFT       20
#define BCHP_PHY_BRST_CMN_PROF_GEN_tx_rx_window_bypass_DEFAULT     0x00000000

/* PHY :: BRST_CMN_PROF_GEN :: tx_rx_window_length [19:18] */
#define BCHP_PHY_BRST_CMN_PROF_GEN_tx_rx_window_length_MASK        0x000c0000
#define BCHP_PHY_BRST_CMN_PROF_GEN_tx_rx_window_length_SHIFT       18
#define BCHP_PHY_BRST_CMN_PROF_GEN_tx_rx_window_length_DEFAULT     0x00000000

/* PHY :: BRST_CMN_PROF_GEN :: ce_cp [17:09] */
#define BCHP_PHY_BRST_CMN_PROF_GEN_ce_cp_MASK                      0x0003fe00
#define BCHP_PHY_BRST_CMN_PROF_GEN_ce_cp_SHIFT                     9
#define BCHP_PHY_BRST_CMN_PROF_GEN_ce_cp_DEFAULT                   0x00000000

/* PHY :: BRST_CMN_PROF_GEN :: payload_cp [08:00] */
#define BCHP_PHY_BRST_CMN_PROF_GEN_payload_cp_MASK                 0x000001ff
#define BCHP_PHY_BRST_CMN_PROF_GEN_payload_cp_SHIFT                0
#define BCHP_PHY_BRST_CMN_PROF_GEN_payload_cp_DEFAULT              0x00000000

/***************************************************************************
 *BRST_CMN_PROF_RF_FCW_1 - LO Freq Offset #1
 ***************************************************************************/
/* PHY :: BRST_CMN_PROF_RF_FCW_1 :: phy_lp_vcref [31:27] */
#define BCHP_PHY_BRST_CMN_PROF_RF_FCW_1_phy_lp_vcref_MASK          0xf8000000
#define BCHP_PHY_BRST_CMN_PROF_RF_FCW_1_phy_lp_vcref_SHIFT         27
#define BCHP_PHY_BRST_CMN_PROF_RF_FCW_1_phy_lp_vcref_DEFAULT       0x00000019

/* PHY :: BRST_CMN_PROF_RF_FCW_1 :: phy_lp_i_cntl [26:20] */
#define BCHP_PHY_BRST_CMN_PROF_RF_FCW_1_phy_lp_i_cntl_MASK         0x07f00000
#define BCHP_PHY_BRST_CMN_PROF_RF_FCW_1_phy_lp_i_cntl_SHIFT        20
#define BCHP_PHY_BRST_CMN_PROF_RF_FCW_1_phy_lp_i_cntl_DEFAULT      0x00000040

/* PHY :: BRST_CMN_PROF_RF_FCW_1 :: phy_lp_cap_cntl [19:11] */
#define BCHP_PHY_BRST_CMN_PROF_RF_FCW_1_phy_lp_cap_cntl_MASK       0x000ff800
#define BCHP_PHY_BRST_CMN_PROF_RF_FCW_1_phy_lp_cap_cntl_SHIFT      11
#define BCHP_PHY_BRST_CMN_PROF_RF_FCW_1_phy_lp_cap_cntl_DEFAULT    0x00000100

/* PHY :: BRST_CMN_PROF_RF_FCW_1 :: phy_lp_kvco_cntl [10:08] */
#define BCHP_PHY_BRST_CMN_PROF_RF_FCW_1_phy_lp_kvco_cntl_MASK      0x00000700
#define BCHP_PHY_BRST_CMN_PROF_RF_FCW_1_phy_lp_kvco_cntl_SHIFT     8
#define BCHP_PHY_BRST_CMN_PROF_RF_FCW_1_phy_lp_kvco_cntl_DEFAULT   0x00000005

/* PHY :: BRST_CMN_PROF_RF_FCW_1 :: fast_lo_en [07:07] */
#define BCHP_PHY_BRST_CMN_PROF_RF_FCW_1_fast_lo_en_MASK            0x00000080
#define BCHP_PHY_BRST_CMN_PROF_RF_FCW_1_fast_lo_en_SHIFT           7
#define BCHP_PHY_BRST_CMN_PROF_RF_FCW_1_fast_lo_en_DEFAULT         0x00000000

/* PHY :: BRST_CMN_PROF_RF_FCW_1 :: fast_lo_qpbias_wb_sw_en [06:06] */
#define BCHP_PHY_BRST_CMN_PROF_RF_FCW_1_fast_lo_qpbias_wb_sw_en_MASK 0x00000040
#define BCHP_PHY_BRST_CMN_PROF_RF_FCW_1_fast_lo_qpbias_wb_sw_en_SHIFT 6
#define BCHP_PHY_BRST_CMN_PROF_RF_FCW_1_fast_lo_qpbias_wb_sw_en_DEFAULT 0x00000001

/* PHY :: BRST_CMN_PROF_RF_FCW_1 :: lo_fast_crg_pump_en [05:05] */
#define BCHP_PHY_BRST_CMN_PROF_RF_FCW_1_lo_fast_crg_pump_en_MASK   0x00000020
#define BCHP_PHY_BRST_CMN_PROF_RF_FCW_1_lo_fast_crg_pump_en_SHIFT  5
#define BCHP_PHY_BRST_CMN_PROF_RF_FCW_1_lo_fast_crg_pump_en_DEFAULT 0x00000001

/* PHY :: BRST_CMN_PROF_RF_FCW_1 :: prof_fcw_msb [04:04] */
#define BCHP_PHY_BRST_CMN_PROF_RF_FCW_1_prof_fcw_msb_MASK          0x00000010
#define BCHP_PHY_BRST_CMN_PROF_RF_FCW_1_prof_fcw_msb_SHIFT         4
#define BCHP_PHY_BRST_CMN_PROF_RF_FCW_1_prof_fcw_msb_DEFAULT       0x00000000

/* PHY :: BRST_CMN_PROF_RF_FCW_1 :: lo_freq_offset_4lsb [03:00] */
#define BCHP_PHY_BRST_CMN_PROF_RF_FCW_1_lo_freq_offset_4lsb_MASK   0x0000000f
#define BCHP_PHY_BRST_CMN_PROF_RF_FCW_1_lo_freq_offset_4lsb_SHIFT  0
#define BCHP_PHY_BRST_CMN_PROF_RF_FCW_1_lo_freq_offset_4lsb_DEFAULT 0x00000000

/***************************************************************************
 *BRST_CMN_PROF_RF_FCW_2 - LO Freq Offset #2
 ***************************************************************************/
/* PHY :: BRST_CMN_PROF_RF_FCW_2 :: lo_freq_offset_msb [31:00] */
#define BCHP_PHY_BRST_CMN_PROF_RF_FCW_2_lo_freq_offset_msb_MASK    0xffffffff
#define BCHP_PHY_BRST_CMN_PROF_RF_FCW_2_lo_freq_offset_msb_SHIFT   0
#define BCHP_PHY_BRST_CMN_PROF_RF_FCW_2_lo_freq_offset_msb_DEFAULT 0x00000000

/***************************************************************************
 *BRST_CMN_PROF_RF_LO - fast LO tune burst registers
 ***************************************************************************/
/* PHY :: BRST_CMN_PROF_RF_LO :: reserved0 [31:31] */
#define BCHP_PHY_BRST_CMN_PROF_RF_LO_reserved0_MASK                0x80000000
#define BCHP_PHY_BRST_CMN_PROF_RF_LO_reserved0_SHIFT               31

/* PHY :: BRST_CMN_PROF_RF_LO :: phy_lp_qpbiascnt [30:26] */
#define BCHP_PHY_BRST_CMN_PROF_RF_LO_phy_lp_qpbiascnt_MASK         0x7c000000
#define BCHP_PHY_BRST_CMN_PROF_RF_LO_phy_lp_qpbiascnt_SHIFT        26
#define BCHP_PHY_BRST_CMN_PROF_RF_LO_phy_lp_qpbiascnt_DEFAULT      0x0000000c

/* PHY :: BRST_CMN_PROF_RF_LO :: phy_lp_qpbiascnt2 [25:21] */
#define BCHP_PHY_BRST_CMN_PROF_RF_LO_phy_lp_qpbiascnt2_MASK        0x03e00000
#define BCHP_PHY_BRST_CMN_PROF_RF_LO_phy_lp_qpbiascnt2_SHIFT       21
#define BCHP_PHY_BRST_CMN_PROF_RF_LO_phy_lp_qpbiascnt2_DEFAULT     0x00000004

/* PHY :: BRST_CMN_PROF_RF_LO :: phy_lp_wben_lf [20:20] */
#define BCHP_PHY_BRST_CMN_PROF_RF_LO_phy_lp_wben_lf_MASK           0x00100000
#define BCHP_PHY_BRST_CMN_PROF_RF_LO_phy_lp_wben_lf_SHIFT          20
#define BCHP_PHY_BRST_CMN_PROF_RF_LO_phy_lp_wben_lf_DEFAULT        0x00000000

/* PHY :: BRST_CMN_PROF_RF_LO :: phy_lp_nbr_lf [19:18] */
#define BCHP_PHY_BRST_CMN_PROF_RF_LO_phy_lp_nbr_lf_MASK            0x000c0000
#define BCHP_PHY_BRST_CMN_PROF_RF_LO_phy_lp_nbr_lf_SHIFT           18
#define BCHP_PHY_BRST_CMN_PROF_RF_LO_phy_lp_nbr_lf_DEFAULT         0x00000003

/* PHY :: BRST_CMN_PROF_RF_LO :: phy_lo_smtuner_param_sel [17:17] */
#define BCHP_PHY_BRST_CMN_PROF_RF_LO_phy_lo_smtuner_param_sel_MASK 0x00020000
#define BCHP_PHY_BRST_CMN_PROF_RF_LO_phy_lo_smtuner_param_sel_SHIFT 17
#define BCHP_PHY_BRST_CMN_PROF_RF_LO_phy_lo_smtuner_param_sel_DEFAULT 0x00000000

/* PHY :: BRST_CMN_PROF_RF_LO :: phy_rx_logen_preset [16:15] */
#define BCHP_PHY_BRST_CMN_PROF_RF_LO_phy_rx_logen_preset_MASK      0x00018000
#define BCHP_PHY_BRST_CMN_PROF_RF_LO_phy_rx_logen_preset_SHIFT     15
#define BCHP_PHY_BRST_CMN_PROF_RF_LO_phy_rx_logen_preset_DEFAULT   0x00000000

/* PHY :: BRST_CMN_PROF_RF_LO :: phy_rx_logen_two [14:14] */
#define BCHP_PHY_BRST_CMN_PROF_RF_LO_phy_rx_logen_two_MASK         0x00004000
#define BCHP_PHY_BRST_CMN_PROF_RF_LO_phy_rx_logen_two_SHIFT        14
#define BCHP_PHY_BRST_CMN_PROF_RF_LO_phy_rx_logen_two_DEFAULT      0x00000000

/* PHY :: BRST_CMN_PROF_RF_LO :: phy_rx_logen_six [13:13] */
#define BCHP_PHY_BRST_CMN_PROF_RF_LO_phy_rx_logen_six_MASK         0x00002000
#define BCHP_PHY_BRST_CMN_PROF_RF_LO_phy_rx_logen_six_SHIFT        13
#define BCHP_PHY_BRST_CMN_PROF_RF_LO_phy_rx_logen_six_DEFAULT      0x00000000

/* PHY :: BRST_CMN_PROF_RF_LO :: phy_tx_logen_two [12:12] */
#define BCHP_PHY_BRST_CMN_PROF_RF_LO_phy_tx_logen_two_MASK         0x00001000
#define BCHP_PHY_BRST_CMN_PROF_RF_LO_phy_tx_logen_two_SHIFT        12
#define BCHP_PHY_BRST_CMN_PROF_RF_LO_phy_tx_logen_two_DEFAULT      0x00000000

/* PHY :: BRST_CMN_PROF_RF_LO :: phy_tx_logen_six [11:11] */
#define BCHP_PHY_BRST_CMN_PROF_RF_LO_phy_tx_logen_six_MASK         0x00000800
#define BCHP_PHY_BRST_CMN_PROF_RF_LO_phy_tx_logen_six_SHIFT        11
#define BCHP_PHY_BRST_CMN_PROF_RF_LO_phy_tx_logen_six_DEFAULT      0x00000000

/* PHY :: BRST_CMN_PROF_RF_LO :: phy_tx_logen_preset [10:09] */
#define BCHP_PHY_BRST_CMN_PROF_RF_LO_phy_tx_logen_preset_MASK      0x00000600
#define BCHP_PHY_BRST_CMN_PROF_RF_LO_phy_tx_logen_preset_SHIFT     9
#define BCHP_PHY_BRST_CMN_PROF_RF_LO_phy_tx_logen_preset_DEFAULT   0x00000000

/* PHY :: BRST_CMN_PROF_RF_LO :: phy_lp_fbdivn [08:01] */
#define BCHP_PHY_BRST_CMN_PROF_RF_LO_phy_lp_fbdivn_MASK            0x000001fe
#define BCHP_PHY_BRST_CMN_PROF_RF_LO_phy_lp_fbdivn_SHIFT           1
#define BCHP_PHY_BRST_CMN_PROF_RF_LO_phy_lp_fbdivn_DEFAULT         0x00000010

/* PHY :: BRST_CMN_PROF_RF_LO :: phy_lp_div23_sel [00:00] */
#define BCHP_PHY_BRST_CMN_PROF_RF_LO_phy_lp_div23_sel_MASK         0x00000001
#define BCHP_PHY_BRST_CMN_PROF_RF_LO_phy_lp_div23_sel_SHIFT        0
#define BCHP_PHY_BRST_CMN_PROF_RF_LO_phy_lp_div23_sel_DEFAULT      0x00000000

/***************************************************************************
 *BRST_RX_PROF_TX_ID_MEM%i - OFDMA trasmitter ID
 ***************************************************************************/
#define BCHP_PHY_BRST_RX_PROF_TX_ID_MEMi_ARRAY_BASE                0x00be2300
#define BCHP_PHY_BRST_RX_PROF_TX_ID_MEMi_ARRAY_START               0
#define BCHP_PHY_BRST_RX_PROF_TX_ID_MEMi_ARRAY_END                 63
#define BCHP_PHY_BRST_RX_PROF_TX_ID_MEMi_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *BRST_RX_PROF_TX_ID_MEM%i - OFDMA trasmitter ID
 ***************************************************************************/
/* PHY :: BRST_RX_PROF_TX_ID_MEMi :: reserved0 [31:31] */
#define BCHP_PHY_BRST_RX_PROF_TX_ID_MEMi_reserved0_MASK            0x80000000
#define BCHP_PHY_BRST_RX_PROF_TX_ID_MEMi_reserved0_SHIFT           31

/* PHY :: BRST_RX_PROF_TX_ID_MEMi :: tx_id_sc_0 [30:28] */
#define BCHP_PHY_BRST_RX_PROF_TX_ID_MEMi_tx_id_sc_0_MASK           0x70000000
#define BCHP_PHY_BRST_RX_PROF_TX_ID_MEMi_tx_id_sc_0_SHIFT          28

/* PHY :: BRST_RX_PROF_TX_ID_MEMi :: reserved1 [27:27] */
#define BCHP_PHY_BRST_RX_PROF_TX_ID_MEMi_reserved1_MASK            0x08000000
#define BCHP_PHY_BRST_RX_PROF_TX_ID_MEMi_reserved1_SHIFT           27

/* PHY :: BRST_RX_PROF_TX_ID_MEMi :: tx_id_sc_1 [26:24] */
#define BCHP_PHY_BRST_RX_PROF_TX_ID_MEMi_tx_id_sc_1_MASK           0x07000000
#define BCHP_PHY_BRST_RX_PROF_TX_ID_MEMi_tx_id_sc_1_SHIFT          24

/* PHY :: BRST_RX_PROF_TX_ID_MEMi :: reserved2 [23:23] */
#define BCHP_PHY_BRST_RX_PROF_TX_ID_MEMi_reserved2_MASK            0x00800000
#define BCHP_PHY_BRST_RX_PROF_TX_ID_MEMi_reserved2_SHIFT           23

/* PHY :: BRST_RX_PROF_TX_ID_MEMi :: tx_id_sc_2 [22:20] */
#define BCHP_PHY_BRST_RX_PROF_TX_ID_MEMi_tx_id_sc_2_MASK           0x00700000
#define BCHP_PHY_BRST_RX_PROF_TX_ID_MEMi_tx_id_sc_2_SHIFT          20

/* PHY :: BRST_RX_PROF_TX_ID_MEMi :: reserved3 [19:19] */
#define BCHP_PHY_BRST_RX_PROF_TX_ID_MEMi_reserved3_MASK            0x00080000
#define BCHP_PHY_BRST_RX_PROF_TX_ID_MEMi_reserved3_SHIFT           19

/* PHY :: BRST_RX_PROF_TX_ID_MEMi :: tx_id_sc_3 [18:16] */
#define BCHP_PHY_BRST_RX_PROF_TX_ID_MEMi_tx_id_sc_3_MASK           0x00070000
#define BCHP_PHY_BRST_RX_PROF_TX_ID_MEMi_tx_id_sc_3_SHIFT          16

/* PHY :: BRST_RX_PROF_TX_ID_MEMi :: reserved4 [15:15] */
#define BCHP_PHY_BRST_RX_PROF_TX_ID_MEMi_reserved4_MASK            0x00008000
#define BCHP_PHY_BRST_RX_PROF_TX_ID_MEMi_reserved4_SHIFT           15

/* PHY :: BRST_RX_PROF_TX_ID_MEMi :: tx_id_sc_4 [14:12] */
#define BCHP_PHY_BRST_RX_PROF_TX_ID_MEMi_tx_id_sc_4_MASK           0x00007000
#define BCHP_PHY_BRST_RX_PROF_TX_ID_MEMi_tx_id_sc_4_SHIFT          12

/* PHY :: BRST_RX_PROF_TX_ID_MEMi :: reserved5 [11:11] */
#define BCHP_PHY_BRST_RX_PROF_TX_ID_MEMi_reserved5_MASK            0x00000800
#define BCHP_PHY_BRST_RX_PROF_TX_ID_MEMi_reserved5_SHIFT           11

/* PHY :: BRST_RX_PROF_TX_ID_MEMi :: tx_id_sc_5 [10:08] */
#define BCHP_PHY_BRST_RX_PROF_TX_ID_MEMi_tx_id_sc_5_MASK           0x00000700
#define BCHP_PHY_BRST_RX_PROF_TX_ID_MEMi_tx_id_sc_5_SHIFT          8

/* PHY :: BRST_RX_PROF_TX_ID_MEMi :: reserved6 [07:07] */
#define BCHP_PHY_BRST_RX_PROF_TX_ID_MEMi_reserved6_MASK            0x00000080
#define BCHP_PHY_BRST_RX_PROF_TX_ID_MEMi_reserved6_SHIFT           7

/* PHY :: BRST_RX_PROF_TX_ID_MEMi :: tx_id_sc_6 [06:04] */
#define BCHP_PHY_BRST_RX_PROF_TX_ID_MEMi_tx_id_sc_6_MASK           0x00000070
#define BCHP_PHY_BRST_RX_PROF_TX_ID_MEMi_tx_id_sc_6_SHIFT          4

/* PHY :: BRST_RX_PROF_TX_ID_MEMi :: reserved7 [03:03] */
#define BCHP_PHY_BRST_RX_PROF_TX_ID_MEMi_reserved7_MASK            0x00000008
#define BCHP_PHY_BRST_RX_PROF_TX_ID_MEMi_reserved7_SHIFT           3

/* PHY :: BRST_RX_PROF_TX_ID_MEMi :: tx_id_sc_7 [02:00] */
#define BCHP_PHY_BRST_RX_PROF_TX_ID_MEMi_tx_id_sc_7_MASK           0x00000007
#define BCHP_PHY_BRST_RX_PROF_TX_ID_MEMi_tx_id_sc_7_SHIFT          0


/***************************************************************************
 *BRST_RX_PROF_BIT_LOAD_MEM%i - RX bit load
 ***************************************************************************/
#define BCHP_PHY_BRST_RX_PROF_BIT_LOAD_MEMi_ARRAY_BASE             0x00be2400
#define BCHP_PHY_BRST_RX_PROF_BIT_LOAD_MEMi_ARRAY_START            0
#define BCHP_PHY_BRST_RX_PROF_BIT_LOAD_MEMi_ARRAY_END              63
#define BCHP_PHY_BRST_RX_PROF_BIT_LOAD_MEMi_ARRAY_ELEMENT_SIZE     32

/***************************************************************************
 *BRST_RX_PROF_BIT_LOAD_MEM%i - RX bit load
 ***************************************************************************/
/* PHY :: BRST_RX_PROF_BIT_LOAD_MEMi :: rx_bit_load_sc_i_0 [31:28] */
#define BCHP_PHY_BRST_RX_PROF_BIT_LOAD_MEMi_rx_bit_load_sc_i_0_MASK 0xf0000000
#define BCHP_PHY_BRST_RX_PROF_BIT_LOAD_MEMi_rx_bit_load_sc_i_0_SHIFT 28

/* PHY :: BRST_RX_PROF_BIT_LOAD_MEMi :: rx_bit_load_sc_i_1 [27:24] */
#define BCHP_PHY_BRST_RX_PROF_BIT_LOAD_MEMi_rx_bit_load_sc_i_1_MASK 0x0f000000
#define BCHP_PHY_BRST_RX_PROF_BIT_LOAD_MEMi_rx_bit_load_sc_i_1_SHIFT 24

/* PHY :: BRST_RX_PROF_BIT_LOAD_MEMi :: rx_bit_load_sc_i_2 [23:20] */
#define BCHP_PHY_BRST_RX_PROF_BIT_LOAD_MEMi_rx_bit_load_sc_i_2_MASK 0x00f00000
#define BCHP_PHY_BRST_RX_PROF_BIT_LOAD_MEMi_rx_bit_load_sc_i_2_SHIFT 20

/* PHY :: BRST_RX_PROF_BIT_LOAD_MEMi :: rx_bit_load_sc_i_3 [19:16] */
#define BCHP_PHY_BRST_RX_PROF_BIT_LOAD_MEMi_rx_bit_load_sc_i_3_MASK 0x000f0000
#define BCHP_PHY_BRST_RX_PROF_BIT_LOAD_MEMi_rx_bit_load_sc_i_3_SHIFT 16

/* PHY :: BRST_RX_PROF_BIT_LOAD_MEMi :: rx_bit_load_sc_i_4 [15:12] */
#define BCHP_PHY_BRST_RX_PROF_BIT_LOAD_MEMi_rx_bit_load_sc_i_4_MASK 0x0000f000
#define BCHP_PHY_BRST_RX_PROF_BIT_LOAD_MEMi_rx_bit_load_sc_i_4_SHIFT 12

/* PHY :: BRST_RX_PROF_BIT_LOAD_MEMi :: rx_bit_load_sc_i_5 [11:08] */
#define BCHP_PHY_BRST_RX_PROF_BIT_LOAD_MEMi_rx_bit_load_sc_i_5_MASK 0x00000f00
#define BCHP_PHY_BRST_RX_PROF_BIT_LOAD_MEMi_rx_bit_load_sc_i_5_SHIFT 8

/* PHY :: BRST_RX_PROF_BIT_LOAD_MEMi :: rx_bit_load_sc_i_6 [07:04] */
#define BCHP_PHY_BRST_RX_PROF_BIT_LOAD_MEMi_rx_bit_load_sc_i_6_MASK 0x000000f0
#define BCHP_PHY_BRST_RX_PROF_BIT_LOAD_MEMi_rx_bit_load_sc_i_6_SHIFT 4

/* PHY :: BRST_RX_PROF_BIT_LOAD_MEMi :: rx_bit_load_sc_i_7 [03:00] */
#define BCHP_PHY_BRST_RX_PROF_BIT_LOAD_MEMi_rx_bit_load_sc_i_7_MASK 0x0000000f
#define BCHP_PHY_BRST_RX_PROF_BIT_LOAD_MEMi_rx_bit_load_sc_i_7_SHIFT 0


/***************************************************************************
 *BRST_RX_PROF_PILOT_SC_MASK_0 - Pilot sub  carrier mask vector  #1 , register set index 0.
 ***************************************************************************/
/* PHY :: BRST_RX_PROF_PILOT_SC_MASK_0 :: pilot_sc_mask [31:00] */
#define BCHP_PHY_BRST_RX_PROF_PILOT_SC_MASK_0_pilot_sc_mask_MASK   0xffffffff
#define BCHP_PHY_BRST_RX_PROF_PILOT_SC_MASK_0_pilot_sc_mask_SHIFT  0
#define BCHP_PHY_BRST_RX_PROF_PILOT_SC_MASK_0_pilot_sc_mask_DEFAULT 0x00000000

/***************************************************************************
 *BRST_RX_PROF_PILOT_SC_MASK_1 - Pilot sub  carrier mask vector  #1 , register set index 1.
 ***************************************************************************/
/* PHY :: BRST_RX_PROF_PILOT_SC_MASK_1 :: pilot_sc_mask [31:00] */
#define BCHP_PHY_BRST_RX_PROF_PILOT_SC_MASK_1_pilot_sc_mask_MASK   0xffffffff
#define BCHP_PHY_BRST_RX_PROF_PILOT_SC_MASK_1_pilot_sc_mask_SHIFT  0
#define BCHP_PHY_BRST_RX_PROF_PILOT_SC_MASK_1_pilot_sc_mask_DEFAULT 0x00000000

/***************************************************************************
 *BRST_RX_PROF_PILOT_SC_MASK_2 - Pilot sub  carrier mask vector  #1 , register set index 2.
 ***************************************************************************/
/* PHY :: BRST_RX_PROF_PILOT_SC_MASK_2 :: pilot_sc_mask [31:00] */
#define BCHP_PHY_BRST_RX_PROF_PILOT_SC_MASK_2_pilot_sc_mask_MASK   0xffffffff
#define BCHP_PHY_BRST_RX_PROF_PILOT_SC_MASK_2_pilot_sc_mask_SHIFT  0
#define BCHP_PHY_BRST_RX_PROF_PILOT_SC_MASK_2_pilot_sc_mask_DEFAULT 0x00000000

/***************************************************************************
 *BRST_RX_PROF_PILOT_SC_MASK_3 - Pilot sub  carrier mask vector  #1 , register set index 3.
 ***************************************************************************/
/* PHY :: BRST_RX_PROF_PILOT_SC_MASK_3 :: pilot_sc_mask [31:00] */
#define BCHP_PHY_BRST_RX_PROF_PILOT_SC_MASK_3_pilot_sc_mask_MASK   0xffffffff
#define BCHP_PHY_BRST_RX_PROF_PILOT_SC_MASK_3_pilot_sc_mask_SHIFT  0
#define BCHP_PHY_BRST_RX_PROF_PILOT_SC_MASK_3_pilot_sc_mask_DEFAULT 0x00000000

/***************************************************************************
 *BRST_RX_PROF_PILOT_SC_MASK_4 - Pilot sub  carrier mask vector  #1 , register set index 4.
 ***************************************************************************/
/* PHY :: BRST_RX_PROF_PILOT_SC_MASK_4 :: pilot_sc_mask [31:00] */
#define BCHP_PHY_BRST_RX_PROF_PILOT_SC_MASK_4_pilot_sc_mask_MASK   0xffffffff
#define BCHP_PHY_BRST_RX_PROF_PILOT_SC_MASK_4_pilot_sc_mask_SHIFT  0
#define BCHP_PHY_BRST_RX_PROF_PILOT_SC_MASK_4_pilot_sc_mask_DEFAULT 0x00000000

/***************************************************************************
 *BRST_RX_PROF_PILOT_SC_MASK_5 - Pilot sub  carrier mask vector  #1 , register set index 5.
 ***************************************************************************/
/* PHY :: BRST_RX_PROF_PILOT_SC_MASK_5 :: pilot_sc_mask [31:00] */
#define BCHP_PHY_BRST_RX_PROF_PILOT_SC_MASK_5_pilot_sc_mask_MASK   0xffffffff
#define BCHP_PHY_BRST_RX_PROF_PILOT_SC_MASK_5_pilot_sc_mask_SHIFT  0
#define BCHP_PHY_BRST_RX_PROF_PILOT_SC_MASK_5_pilot_sc_mask_DEFAULT 0x00000000

/***************************************************************************
 *BRST_RX_PROF_PILOT_SC_MASK_6 - Pilot sub  carrier mask vector  #1 , register set index 6.
 ***************************************************************************/
/* PHY :: BRST_RX_PROF_PILOT_SC_MASK_6 :: pilot_sc_mask [31:00] */
#define BCHP_PHY_BRST_RX_PROF_PILOT_SC_MASK_6_pilot_sc_mask_MASK   0xffffffff
#define BCHP_PHY_BRST_RX_PROF_PILOT_SC_MASK_6_pilot_sc_mask_SHIFT  0
#define BCHP_PHY_BRST_RX_PROF_PILOT_SC_MASK_6_pilot_sc_mask_DEFAULT 0x00000000

/***************************************************************************
 *BRST_RX_PROF_PILOT_SC_MASK_7 - Pilot sub  carrier mask vector  #1 , register set index 7.
 ***************************************************************************/
/* PHY :: BRST_RX_PROF_PILOT_SC_MASK_7 :: pilot_sc_mask [31:00] */
#define BCHP_PHY_BRST_RX_PROF_PILOT_SC_MASK_7_pilot_sc_mask_MASK   0xffffffff
#define BCHP_PHY_BRST_RX_PROF_PILOT_SC_MASK_7_pilot_sc_mask_SHIFT  0
#define BCHP_PHY_BRST_RX_PROF_PILOT_SC_MASK_7_pilot_sc_mask_DEFAULT 0x00000000

/***************************************************************************
 *BRST_RX_PROF_RF_SW_1 - RX Burst Switches
 ***************************************************************************/
/* PHY :: BRST_RX_PROF_RF_SW_1 :: lna_pu_off [31:31] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_lna_pu_off_MASK              0x80000000
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_lna_pu_off_SHIFT             31
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_lna_pu_off_DEFAULT           0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_1 :: lna_pu_on [30:30] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_lna_pu_on_MASK               0x40000000
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_lna_pu_on_SHIFT              30
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_lna_pu_on_DEFAULT            0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_1 :: rx_puRFpga_off [29:29] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_puRFpga_off_MASK          0x20000000
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_puRFpga_off_SHIFT         29
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_puRFpga_off_DEFAULT       0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_1 :: rx_puRFpga_on [28:28] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_puRFpga_on_MASK           0x10000000
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_puRFpga_on_SHIFT          28
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_puRFpga_on_DEFAULT        0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_1 :: rx_pu_lobuf_reg_off [27:27] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_pu_lobuf_reg_off_MASK     0x08000000
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_pu_lobuf_reg_off_SHIFT    27
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_pu_lobuf_reg_off_DEFAULT  0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_1 :: rx_pu_lobuf_reg_on [26:26] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_pu_lobuf_reg_on_MASK      0x04000000
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_pu_lobuf_reg_on_SHIFT     26
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_pu_lobuf_reg_on_DEFAULT   0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_1 :: rx_pu_mixQ_off [25:25] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_pu_mixQ_off_MASK          0x02000000
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_pu_mixQ_off_SHIFT         25
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_pu_mixQ_off_DEFAULT       0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_1 :: rx_pu_mixQ_on [24:24] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_pu_mixQ_on_MASK           0x01000000
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_pu_mixQ_on_SHIFT          24
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_pu_mixQ_on_DEFAULT        0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_1 :: rx_pu_mixI_off [23:23] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_pu_mixI_off_MASK          0x00800000
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_pu_mixI_off_SHIFT         23
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_pu_mixI_off_DEFAULT       0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_1 :: rx_pu_mixI_on [22:22] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_pu_mixI_on_MASK           0x00400000
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_pu_mixI_on_SHIFT          22
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_pu_mixI_on_DEFAULT        0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_1 :: rx_spare_sw_off_5 [21:21] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_spare_sw_off_5_MASK       0x00200000
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_spare_sw_off_5_SHIFT      21
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_spare_sw_off_5_DEFAULT    0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_1 :: rx_spare_sw_on_5 [20:20] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_spare_sw_on_5_MASK        0x00100000
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_spare_sw_on_5_SHIFT       20
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_spare_sw_on_5_DEFAULT     0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_1 :: rx_RSSI_resetB_off [19:19] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_RSSI_resetB_off_MASK      0x00080000
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_RSSI_resetB_off_SHIFT     19
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_RSSI_resetB_off_DEFAULT   0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_1 :: rx_RSSI_resetB_on [18:18] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_RSSI_resetB_on_MASK       0x00040000
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_RSSI_resetB_on_SHIFT      18
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_RSSI_resetB_on_DEFAULT    0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_1 :: rx_RSSI_en_off [17:17] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_RSSI_en_off_MASK          0x00020000
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_RSSI_en_off_SHIFT         17
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_RSSI_en_off_DEFAULT       0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_1 :: rx_RSSI_en_on [16:16] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_RSSI_en_on_MASK           0x00010000
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_RSSI_en_on_SHIFT          16
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_RSSI_en_on_DEFAULT        0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_1 :: rx_RSSI_pwrup_off [15:15] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_RSSI_pwrup_off_MASK       0x00008000
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_RSSI_pwrup_off_SHIFT      15
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_RSSI_pwrup_off_DEFAULT    0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_1 :: rx_RSSI_pwrup_on [14:14] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_RSSI_pwrup_on_MASK        0x00004000
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_RSSI_pwrup_on_SHIFT       14
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_RSSI_pwrup_on_DEFAULT     0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_1 :: rx_logen_start_off [13:13] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_logen_start_off_MASK      0x00002000
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_logen_start_off_SHIFT     13
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_logen_start_off_DEFAULT   0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_1 :: rx_logen_start_on [12:12] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_logen_start_on_MASK       0x00001000
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_logen_start_on_SHIFT      12
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_logen_start_on_DEFAULT    0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_1 :: rx_pu_d2d_mix_LO_off [11:11] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_pu_d2d_mix_LO_off_MASK    0x00000800
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_pu_d2d_mix_LO_off_SHIFT   11
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_pu_d2d_mix_LO_off_DEFAULT 0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_1 :: rx_pu_d2d_mix_LO_on [10:10] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_pu_d2d_mix_LO_on_MASK     0x00000400
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_pu_d2d_mix_LO_on_SHIFT    10
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_pu_d2d_mix_LO_on_DEFAULT  0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_1 :: rx_pu_FGA_Q_off [09:09] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_pu_FGA_Q_off_MASK         0x00000200
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_pu_FGA_Q_off_SHIFT        9
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_pu_FGA_Q_off_DEFAULT      0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_1 :: rx_pu_FGA_Q_on [08:08] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_pu_FGA_Q_on_MASK          0x00000100
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_pu_FGA_Q_on_SHIFT         8
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_pu_FGA_Q_on_DEFAULT       0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_1 :: rx_pu_FGA_I_off [07:07] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_pu_FGA_I_off_MASK         0x00000080
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_pu_FGA_I_off_SHIFT        7
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_pu_FGA_I_off_DEFAULT      0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_1 :: rx_pu_FGA_I_on [06:06] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_pu_FGA_I_on_MASK          0x00000040
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_pu_FGA_I_on_SHIFT         6
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_pu_FGA_I_on_DEFAULT       0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_1 :: rx_pu_rxlpf_Q_off [05:05] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_pu_rxlpf_Q_off_MASK       0x00000020
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_pu_rxlpf_Q_off_SHIFT      5
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_pu_rxlpf_Q_off_DEFAULT    0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_1 :: rx_pu_rxlpf_Q_on [04:04] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_pu_rxlpf_Q_on_MASK        0x00000010
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_pu_rxlpf_Q_on_SHIFT       4
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_pu_rxlpf_Q_on_DEFAULT     0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_1 :: rx_pu_rxlpf_I_off [03:03] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_pu_rxlpf_I_off_MASK       0x00000008
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_pu_rxlpf_I_off_SHIFT      3
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_pu_rxlpf_I_off_DEFAULT    0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_1 :: rx_pu_rxlpf_I_on [02:02] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_pu_rxlpf_I_on_MASK        0x00000004
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_pu_rxlpf_I_on_SHIFT       2
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_pu_rxlpf_I_on_DEFAULT     0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_1 :: rx_pu_ifpga_Q_off [01:01] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_pu_ifpga_Q_off_MASK       0x00000002
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_pu_ifpga_Q_off_SHIFT      1
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_pu_ifpga_Q_off_DEFAULT    0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_1 :: rx_pu_ifpga_Q_on [00:00] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_pu_ifpga_Q_on_MASK        0x00000001
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_pu_ifpga_Q_on_SHIFT       0
#define BCHP_PHY_BRST_RX_PROF_RF_SW_1_rx_pu_ifpga_Q_on_DEFAULT     0x00000000

/***************************************************************************
 *BRST_RX_PROF_RF_SW_2 - RX Burst Switches
 ***************************************************************************/
/* PHY :: BRST_RX_PROF_RF_SW_2 :: rx_extra_sw_off_0 [31:31] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_extra_sw_off_0_MASK       0x80000000
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_extra_sw_off_0_SHIFT      31
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_extra_sw_off_0_DEFAULT    0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_2 :: rx_extra_sw_on_0 [30:30] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_extra_sw_on_0_MASK        0x40000000
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_extra_sw_on_0_SHIFT       30
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_extra_sw_on_0_DEFAULT     0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_2 :: rx_extra_sw_off_1 [29:29] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_extra_sw_off_1_MASK       0x20000000
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_extra_sw_off_1_SHIFT      29
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_extra_sw_off_1_DEFAULT    0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_2 :: rx_extra_sw_on_1 [28:28] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_extra_sw_on_1_MASK        0x10000000
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_extra_sw_on_1_SHIFT       28
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_extra_sw_on_1_DEFAULT     0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_2 :: rx_extra_sw_off_2 [27:27] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_extra_sw_off_2_MASK       0x08000000
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_extra_sw_off_2_SHIFT      27
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_extra_sw_off_2_DEFAULT    0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_2 :: rx_extra_sw_on_2 [26:26] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_extra_sw_on_2_MASK        0x04000000
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_extra_sw_on_2_SHIFT       26
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_extra_sw_on_2_DEFAULT     0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_2 :: rx_extra_sw_off_3 [25:25] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_extra_sw_off_3_MASK       0x02000000
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_extra_sw_off_3_SHIFT      25
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_extra_sw_off_3_DEFAULT    0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_2 :: rx_extra_sw_on_3 [24:24] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_extra_sw_on_3_MASK        0x01000000
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_extra_sw_on_3_SHIFT       24
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_extra_sw_on_3_DEFAULT     0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_2 :: rx_extra_sw_off_4 [23:23] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_extra_sw_off_4_MASK       0x00800000
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_extra_sw_off_4_SHIFT      23
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_extra_sw_off_4_DEFAULT    0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_2 :: rx_extra_sw_on_4 [22:22] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_extra_sw_on_4_MASK        0x00400000
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_extra_sw_on_4_SHIFT       22
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_extra_sw_on_4_DEFAULT     0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_2 :: rx_logen_reset_off [21:21] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_logen_reset_off_MASK      0x00200000
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_logen_reset_off_SHIFT     21
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_logen_reset_off_DEFAULT   0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_2 :: rx_logen_reset_on [20:20] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_logen_reset_on_MASK       0x00100000
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_logen_reset_on_SHIFT      20
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_logen_reset_on_DEFAULT    0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_2 :: rx_tx_loopback_2_off [19:19] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_tx_loopback_2_off_MASK    0x00080000
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_tx_loopback_2_off_SHIFT   19
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_tx_loopback_2_off_DEFAULT 0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_2 :: rx_tx_loopback_2_on [18:18] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_tx_loopback_2_on_MASK     0x00040000
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_tx_loopback_2_on_SHIFT    18
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_tx_loopback_2_on_DEFAULT  0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_2 :: rx_tx_loopback_1_off [17:17] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_tx_loopback_1_off_MASK    0x00020000
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_tx_loopback_1_off_SHIFT   17
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_tx_loopback_1_off_DEFAULT 0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_2 :: rx_tx_loopback_1_on [16:16] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_tx_loopback_1_on_MASK     0x00010000
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_tx_loopback_1_on_SHIFT    16
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_tx_loopback_1_on_DEFAULT  0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_2 :: LObuf_sel_RXTX_off_0 [15:15] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_LObuf_sel_RXTX_off_0_MASK    0x00008000
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_LObuf_sel_RXTX_off_0_SHIFT   15
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_LObuf_sel_RXTX_off_0_DEFAULT 0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_2 :: LObuf_sel_RXTX_on_0 [14:14] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_LObuf_sel_RXTX_on_0_MASK     0x00004000
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_LObuf_sel_RXTX_on_0_SHIFT    14
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_LObuf_sel_RXTX_on_0_DEFAULT  0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_2 :: rx_pu_ifpga_I_off [13:13] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_pu_ifpga_I_off_MASK       0x00002000
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_pu_ifpga_I_off_SHIFT      13
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_pu_ifpga_I_off_DEFAULT    0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_2 :: rx_pu_ifpga_I_on [12:12] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_pu_ifpga_I_on_MASK        0x00001000
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_pu_ifpga_I_on_SHIFT       12
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_pu_ifpga_I_on_DEFAULT     0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_2 :: rx_connectRFpga_off [11:11] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_connectRFpga_off_MASK     0x00000800
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_connectRFpga_off_SHIFT    11
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_connectRFpga_off_DEFAULT  0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_2 :: rx_connectRFpga_on [10:10] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_connectRFpga_on_MASK      0x00000400
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_connectRFpga_on_SHIFT     10
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_connectRFpga_on_DEFAULT   0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_2 :: rx_pwrupF_off [09:09] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_pwrupF_off_MASK           0x00000200
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_pwrupF_off_SHIFT          9
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_pwrupF_off_DEFAULT        0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_2 :: rx_pwrupF_on [08:08] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_pwrupF_on_MASK            0x00000100
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_pwrupF_on_SHIFT           8
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_pwrupF_on_DEFAULT         0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_2 :: rx_sel_adcin_rx0_txcal1_off [07:07] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_sel_adcin_rx0_txcal1_off_MASK 0x00000080
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_sel_adcin_rx0_txcal1_off_SHIFT 7
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_sel_adcin_rx0_txcal1_off_DEFAULT 0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_2 :: rx_sel_adcin_rx0_txcal1_on [06:06] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_sel_adcin_rx0_txcal1_on_MASK 0x00000040
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_sel_adcin_rx0_txcal1_on_SHIFT 6
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_sel_adcin_rx0_txcal1_on_DEFAULT 0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_2 :: adc_rstb_off [05:05] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_adc_rstb_off_MASK            0x00000020
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_adc_rstb_off_SHIFT           5
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_adc_rstb_off_DEFAULT         0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_2 :: adc_rstb_on [04:04] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_adc_rstb_on_MASK             0x00000010
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_adc_rstb_on_SHIFT            4
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_adc_rstb_on_DEFAULT          0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_2 :: adc_pwrup_off [03:03] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_adc_pwrup_off_MASK           0x00000008
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_adc_pwrup_off_SHIFT          3
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_adc_pwrup_off_DEFAULT        0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_2 :: adc_pwrup_on [02:02] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_adc_pwrup_on_MASK            0x00000004
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_adc_pwrup_on_SHIFT           2
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_adc_pwrup_on_DEFAULT         0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_2 :: rx_Ctrlclk_ADC_off [01:01] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_Ctrlclk_ADC_off_MASK      0x00000002
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_Ctrlclk_ADC_off_SHIFT     1
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_Ctrlclk_ADC_off_DEFAULT   0x00000000

/* PHY :: BRST_RX_PROF_RF_SW_2 :: rx_Ctrlclk_ADC_on [00:00] */
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_Ctrlclk_ADC_on_MASK       0x00000001
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_Ctrlclk_ADC_on_SHIFT      0
#define BCHP_PHY_BRST_RX_PROF_RF_SW_2_rx_Ctrlclk_ADC_on_DEFAULT    0x00000000

/***************************************************************************
 *BRST_RX_PROF_LDPC_SLOTS - LDPC slots
 ***************************************************************************/
/* PHY :: BRST_RX_PROF_LDPC_SLOTS :: ldpc_rx_txid_slots [31:00] */
#define BCHP_PHY_BRST_RX_PROF_LDPC_SLOTS_ldpc_rx_txid_slots_MASK   0xffffffff
#define BCHP_PHY_BRST_RX_PROF_LDPC_SLOTS_ldpc_rx_txid_slots_SHIFT  0
#define BCHP_PHY_BRST_RX_PROF_LDPC_SLOTS_ldpc_rx_txid_slots_DEFAULT 0x00000000

/***************************************************************************
 *BRST_RX_PROF_ACQ_HPF - HPF Poles and Gains
 ***************************************************************************/
/* PHY :: BRST_RX_PROF_ACQ_HPF :: rx_hpf_gain [31:16] */
#define BCHP_PHY_BRST_RX_PROF_ACQ_HPF_rx_hpf_gain_MASK             0xffff0000
#define BCHP_PHY_BRST_RX_PROF_ACQ_HPF_rx_hpf_gain_SHIFT            16
#define BCHP_PHY_BRST_RX_PROF_ACQ_HPF_rx_hpf_gain_DEFAULT          0x00000000

/* PHY :: BRST_RX_PROF_ACQ_HPF :: rx_hpf_pole [15:00] */
#define BCHP_PHY_BRST_RX_PROF_ACQ_HPF_rx_hpf_pole_MASK             0x0000ffff
#define BCHP_PHY_BRST_RX_PROF_ACQ_HPF_rx_hpf_pole_SHIFT            0
#define BCHP_PHY_BRST_RX_PROF_ACQ_HPF_rx_hpf_pole_DEFAULT          0x00000000

/***************************************************************************
 *BRST_RX_PROF_ACQUISITION_0 - Acquisition
 ***************************************************************************/
/* PHY :: BRST_RX_PROF_ACQUISITION_0 :: reserved0 [31:17] */
#define BCHP_PHY_BRST_RX_PROF_ACQUISITION_0_reserved0_MASK         0xfffe0000
#define BCHP_PHY_BRST_RX_PROF_ACQUISITION_0_reserved0_SHIFT        17

/* PHY :: BRST_RX_PROF_ACQUISITION_0 :: pp_sm_p1_mode [16:16] */
#define BCHP_PHY_BRST_RX_PROF_ACQUISITION_0_pp_sm_p1_mode_MASK     0x00010000
#define BCHP_PHY_BRST_RX_PROF_ACQUISITION_0_pp_sm_p1_mode_SHIFT    16
#define BCHP_PHY_BRST_RX_PROF_ACQUISITION_0_pp_sm_p1_mode_DEFAULT  0x00000000

/* PHY :: BRST_RX_PROF_ACQUISITION_0 :: rx_skip_acq_cor [15:15] */
#define BCHP_PHY_BRST_RX_PROF_ACQUISITION_0_rx_skip_acq_cor_MASK   0x00008000
#define BCHP_PHY_BRST_RX_PROF_ACQUISITION_0_rx_skip_acq_cor_SHIFT  15
#define BCHP_PHY_BRST_RX_PROF_ACQUISITION_0_rx_skip_acq_cor_DEFAULT 0x00000000

/* PHY :: BRST_RX_PROF_ACQUISITION_0 :: sfo_cfo_learn [14:14] */
#define BCHP_PHY_BRST_RX_PROF_ACQUISITION_0_sfo_cfo_learn_MASK     0x00004000
#define BCHP_PHY_BRST_RX_PROF_ACQUISITION_0_sfo_cfo_learn_SHIFT    14
#define BCHP_PHY_BRST_RX_PROF_ACQUISITION_0_sfo_cfo_learn_DEFAULT  0x00000000

/* PHY :: BRST_RX_PROF_ACQUISITION_0 :: rx_pp_cog_bypass [13:13] */
#define BCHP_PHY_BRST_RX_PROF_ACQUISITION_0_rx_pp_cog_bypass_MASK  0x00002000
#define BCHP_PHY_BRST_RX_PROF_ACQUISITION_0_rx_pp_cog_bypass_SHIFT 13
#define BCHP_PHY_BRST_RX_PROF_ACQUISITION_0_rx_pp_cog_bypass_DEFAULT 0x00000000

/* PHY :: BRST_RX_PROF_ACQUISITION_0 :: pp_sm_skip_sp [12:12] */
#define BCHP_PHY_BRST_RX_PROF_ACQUISITION_0_pp_sm_skip_sp_MASK     0x00001000
#define BCHP_PHY_BRST_RX_PROF_ACQUISITION_0_pp_sm_skip_sp_SHIFT    12
#define BCHP_PHY_BRST_RX_PROF_ACQUISITION_0_pp_sm_skip_sp_DEFAULT  0x00000000

/* PHY :: BRST_RX_PROF_ACQUISITION_0 :: pp_d2_counter [11:06] */
#define BCHP_PHY_BRST_RX_PROF_ACQUISITION_0_pp_d2_counter_MASK     0x00000fc0
#define BCHP_PHY_BRST_RX_PROF_ACQUISITION_0_pp_d2_counter_SHIFT    6
#define BCHP_PHY_BRST_RX_PROF_ACQUISITION_0_pp_d2_counter_DEFAULT  0x00000000

/* PHY :: BRST_RX_PROF_ACQUISITION_0 :: pp_d1_counter [05:00] */
#define BCHP_PHY_BRST_RX_PROF_ACQUISITION_0_pp_d1_counter_MASK     0x0000003f
#define BCHP_PHY_BRST_RX_PROF_ACQUISITION_0_pp_d1_counter_SHIFT    0
#define BCHP_PHY_BRST_RX_PROF_ACQUISITION_0_pp_d1_counter_DEFAULT  0x00000000

/***************************************************************************
 *BRST_RX_PROF_ACQUISITION_1 - Acquisition Parameter #1
 ***************************************************************************/
/* PHY :: BRST_RX_PROF_ACQUISITION_1 :: pp_ac_maxf_en_th [31:00] */
#define BCHP_PHY_BRST_RX_PROF_ACQUISITION_1_pp_ac_maxf_en_th_MASK  0xffffffff
#define BCHP_PHY_BRST_RX_PROF_ACQUISITION_1_pp_ac_maxf_en_th_SHIFT 0
#define BCHP_PHY_BRST_RX_PROF_ACQUISITION_1_pp_ac_maxf_en_th_DEFAULT 0x00000000

/***************************************************************************
 *BRST_RX_PROF_ACQUISITION_2 - Acquisition Parameter #1
 ***************************************************************************/
/* PHY :: BRST_RX_PROF_ACQUISITION_2 :: pp_state_to_cnt [31:20] */
#define BCHP_PHY_BRST_RX_PROF_ACQUISITION_2_pp_state_to_cnt_MASK   0xfff00000
#define BCHP_PHY_BRST_RX_PROF_ACQUISITION_2_pp_state_to_cnt_SHIFT  20
#define BCHP_PHY_BRST_RX_PROF_ACQUISITION_2_pp_state_to_cnt_DEFAULT 0x00000000

/* PHY :: BRST_RX_PROF_ACQUISITION_2 :: pp_cc_maxf_en_th [19:00] */
#define BCHP_PHY_BRST_RX_PROF_ACQUISITION_2_pp_cc_maxf_en_th_MASK  0x000fffff
#define BCHP_PHY_BRST_RX_PROF_ACQUISITION_2_pp_cc_maxf_en_th_SHIFT 0
#define BCHP_PHY_BRST_RX_PROF_ACQUISITION_2_pp_cc_maxf_en_th_DEFAULT 0x00000000

/***************************************************************************
 *BRST_RX_PROF_ACQUISITION_3 - Acquisition Parameter #1
 ***************************************************************************/
/* PHY :: BRST_RX_PROF_ACQUISITION_3 :: reserved0 [31:25] */
#define BCHP_PHY_BRST_RX_PROF_ACQUISITION_3_reserved0_MASK         0xfe000000
#define BCHP_PHY_BRST_RX_PROF_ACQUISITION_3_reserved0_SHIFT        25

/* PHY :: BRST_RX_PROF_ACQUISITION_3 :: pp_cc_maxf_th_scl [24:20] */
#define BCHP_PHY_BRST_RX_PROF_ACQUISITION_3_pp_cc_maxf_th_scl_MASK 0x01f00000
#define BCHP_PHY_BRST_RX_PROF_ACQUISITION_3_pp_cc_maxf_th_scl_SHIFT 20
#define BCHP_PHY_BRST_RX_PROF_ACQUISITION_3_pp_cc_maxf_th_scl_DEFAULT 0x00000000

/* PHY :: BRST_RX_PROF_ACQUISITION_3 :: pp_ac_maxf_th_scl_lp [19:10] */
#define BCHP_PHY_BRST_RX_PROF_ACQUISITION_3_pp_ac_maxf_th_scl_lp_MASK 0x000ffc00
#define BCHP_PHY_BRST_RX_PROF_ACQUISITION_3_pp_ac_maxf_th_scl_lp_SHIFT 10
#define BCHP_PHY_BRST_RX_PROF_ACQUISITION_3_pp_ac_maxf_th_scl_lp_DEFAULT 0x00000000

/* PHY :: BRST_RX_PROF_ACQUISITION_3 :: pp_ac_maxf_th_scl_sp [09:00] */
#define BCHP_PHY_BRST_RX_PROF_ACQUISITION_3_pp_ac_maxf_th_scl_sp_MASK 0x000003ff
#define BCHP_PHY_BRST_RX_PROF_ACQUISITION_3_pp_ac_maxf_th_scl_sp_SHIFT 0
#define BCHP_PHY_BRST_RX_PROF_ACQUISITION_3_pp_ac_maxf_th_scl_sp_DEFAULT 0x00000000

/***************************************************************************
 *BRST_RX_PROF_COG_LUT_1 - COG K factor LUT
 ***************************************************************************/
/* PHY :: BRST_RX_PROF_COG_LUT_1 :: cog_lut_3 [31:24] */
#define BCHP_PHY_BRST_RX_PROF_COG_LUT_1_cog_lut_3_MASK             0xff000000
#define BCHP_PHY_BRST_RX_PROF_COG_LUT_1_cog_lut_3_SHIFT            24
#define BCHP_PHY_BRST_RX_PROF_COG_LUT_1_cog_lut_3_DEFAULT          0x00000000

/* PHY :: BRST_RX_PROF_COG_LUT_1 :: cog_lut_2 [23:16] */
#define BCHP_PHY_BRST_RX_PROF_COG_LUT_1_cog_lut_2_MASK             0x00ff0000
#define BCHP_PHY_BRST_RX_PROF_COG_LUT_1_cog_lut_2_SHIFT            16
#define BCHP_PHY_BRST_RX_PROF_COG_LUT_1_cog_lut_2_DEFAULT          0x00000000

/* PHY :: BRST_RX_PROF_COG_LUT_1 :: cog_lut_1 [15:08] */
#define BCHP_PHY_BRST_RX_PROF_COG_LUT_1_cog_lut_1_MASK             0x0000ff00
#define BCHP_PHY_BRST_RX_PROF_COG_LUT_1_cog_lut_1_SHIFT            8
#define BCHP_PHY_BRST_RX_PROF_COG_LUT_1_cog_lut_1_DEFAULT          0x00000000

/* PHY :: BRST_RX_PROF_COG_LUT_1 :: cog_lut_0 [07:00] */
#define BCHP_PHY_BRST_RX_PROF_COG_LUT_1_cog_lut_0_MASK             0x000000ff
#define BCHP_PHY_BRST_RX_PROF_COG_LUT_1_cog_lut_0_SHIFT            0
#define BCHP_PHY_BRST_RX_PROF_COG_LUT_1_cog_lut_0_DEFAULT          0x00000000

/***************************************************************************
 *BRST_RX_PROF_COG_LUT_2 - COG K factor LUT
 ***************************************************************************/
/* PHY :: BRST_RX_PROF_COG_LUT_2 :: cog_lut_7 [31:24] */
#define BCHP_PHY_BRST_RX_PROF_COG_LUT_2_cog_lut_7_MASK             0xff000000
#define BCHP_PHY_BRST_RX_PROF_COG_LUT_2_cog_lut_7_SHIFT            24
#define BCHP_PHY_BRST_RX_PROF_COG_LUT_2_cog_lut_7_DEFAULT          0x00000000

/* PHY :: BRST_RX_PROF_COG_LUT_2 :: cog_lut_6 [23:16] */
#define BCHP_PHY_BRST_RX_PROF_COG_LUT_2_cog_lut_6_MASK             0x00ff0000
#define BCHP_PHY_BRST_RX_PROF_COG_LUT_2_cog_lut_6_SHIFT            16
#define BCHP_PHY_BRST_RX_PROF_COG_LUT_2_cog_lut_6_DEFAULT          0x00000000

/* PHY :: BRST_RX_PROF_COG_LUT_2 :: cog_lut_5 [15:08] */
#define BCHP_PHY_BRST_RX_PROF_COG_LUT_2_cog_lut_5_MASK             0x0000ff00
#define BCHP_PHY_BRST_RX_PROF_COG_LUT_2_cog_lut_5_SHIFT            8
#define BCHP_PHY_BRST_RX_PROF_COG_LUT_2_cog_lut_5_DEFAULT          0x00000000

/* PHY :: BRST_RX_PROF_COG_LUT_2 :: cog_lut_4 [07:00] */
#define BCHP_PHY_BRST_RX_PROF_COG_LUT_2_cog_lut_4_MASK             0x000000ff
#define BCHP_PHY_BRST_RX_PROF_COG_LUT_2_cog_lut_4_SHIFT            0
#define BCHP_PHY_BRST_RX_PROF_COG_LUT_2_cog_lut_4_DEFAULT          0x00000000

/***************************************************************************
 *BRST_RX_PROF_IQ_COR - IQ correction profile
 ***************************************************************************/
/* PHY :: BRST_RX_PROF_IQ_COR :: reserved0 [31:25] */
#define BCHP_PHY_BRST_RX_PROF_IQ_COR_reserved0_MASK                0xfe000000
#define BCHP_PHY_BRST_RX_PROF_IQ_COR_reserved0_SHIFT               25

/* PHY :: BRST_RX_PROF_IQ_COR :: phy_rx_iq_scale_q [24:24] */
#define BCHP_PHY_BRST_RX_PROF_IQ_COR_phy_rx_iq_scale_q_MASK        0x01000000
#define BCHP_PHY_BRST_RX_PROF_IQ_COR_phy_rx_iq_scale_q_SHIFT       24
#define BCHP_PHY_BRST_RX_PROF_IQ_COR_phy_rx_iq_scale_q_DEFAULT     0x00000000

/* PHY :: BRST_RX_PROF_IQ_COR :: phy_rx_iq_cor_teta [23:12] */
#define BCHP_PHY_BRST_RX_PROF_IQ_COR_phy_rx_iq_cor_teta_MASK       0x00fff000
#define BCHP_PHY_BRST_RX_PROF_IQ_COR_phy_rx_iq_cor_teta_SHIFT      12
#define BCHP_PHY_BRST_RX_PROF_IQ_COR_phy_rx_iq_cor_teta_DEFAULT    0x00000000

/* PHY :: BRST_RX_PROF_IQ_COR :: phy_rx_iq_cor_rho [11:00] */
#define BCHP_PHY_BRST_RX_PROF_IQ_COR_phy_rx_iq_cor_rho_MASK        0x00000fff
#define BCHP_PHY_BRST_RX_PROF_IQ_COR_phy_rx_iq_cor_rho_SHIFT       0
#define BCHP_PHY_BRST_RX_PROF_IQ_COR_phy_rx_iq_cor_rho_DEFAULT     0x00000000

/***************************************************************************
 *BRST_RX_PROF_GEN_1 - RX generic profile
 ***************************************************************************/
/* PHY :: BRST_RX_PROF_GEN_1 :: detect_offset [31:22] */
#define BCHP_PHY_BRST_RX_PROF_GEN_1_detect_offset_MASK             0xffc00000
#define BCHP_PHY_BRST_RX_PROF_GEN_1_detect_offset_SHIFT            22
#define BCHP_PHY_BRST_RX_PROF_GEN_1_detect_offset_DEFAULT          0x00000000

/* PHY :: BRST_RX_PROF_GEN_1 :: pp_ma_buf_scale [21:19] */
#define BCHP_PHY_BRST_RX_PROF_GEN_1_pp_ma_buf_scale_MASK           0x00380000
#define BCHP_PHY_BRST_RX_PROF_GEN_1_pp_ma_buf_scale_SHIFT          19
#define BCHP_PHY_BRST_RX_PROF_GEN_1_pp_ma_buf_scale_DEFAULT        0x00000000

/* PHY :: BRST_RX_PROF_GEN_1 :: instant_detect [18:18] */
#define BCHP_PHY_BRST_RX_PROF_GEN_1_instant_detect_MASK            0x00040000
#define BCHP_PHY_BRST_RX_PROF_GEN_1_instant_detect_SHIFT           18
#define BCHP_PHY_BRST_RX_PROF_GEN_1_instant_detect_DEFAULT         0x00000000

/* PHY :: BRST_RX_PROF_GEN_1 :: probe3_miu_factor [17:02] */
#define BCHP_PHY_BRST_RX_PROF_GEN_1_probe3_miu_factor_MASK         0x0003fffc
#define BCHP_PHY_BRST_RX_PROF_GEN_1_probe3_miu_factor_SHIFT        2
#define BCHP_PHY_BRST_RX_PROF_GEN_1_probe3_miu_factor_DEFAULT      0x00000000

/* PHY :: BRST_RX_PROF_GEN_1 :: probe3_cross_cor_en [01:01] */
#define BCHP_PHY_BRST_RX_PROF_GEN_1_probe3_cross_cor_en_MASK       0x00000002
#define BCHP_PHY_BRST_RX_PROF_GEN_1_probe3_cross_cor_en_SHIFT      1
#define BCHP_PHY_BRST_RX_PROF_GEN_1_probe3_cross_cor_en_DEFAULT    0x00000000

/* PHY :: BRST_RX_PROF_GEN_1 :: ce_freq_cor [00:00] */
#define BCHP_PHY_BRST_RX_PROF_GEN_1_ce_freq_cor_MASK               0x00000001
#define BCHP_PHY_BRST_RX_PROF_GEN_1_ce_freq_cor_SHIFT              0
#define BCHP_PHY_BRST_RX_PROF_GEN_1_ce_freq_cor_DEFAULT            0x00000000

/***************************************************************************
 *BRST_RX_PROF_GEN_2 - RX generic profile
 ***************************************************************************/
/* PHY :: BRST_RX_PROF_GEN_2 :: reserved0 [31:27] */
#define BCHP_PHY_BRST_RX_PROF_GEN_2_reserved0_MASK                 0xf8000000
#define BCHP_PHY_BRST_RX_PROF_GEN_2_reserved0_SHIFT                27

/* PHY :: BRST_RX_PROF_GEN_2 :: pilots_sfo_cfo_learn [26:26] */
#define BCHP_PHY_BRST_RX_PROF_GEN_2_pilots_sfo_cfo_learn_MASK      0x04000000
#define BCHP_PHY_BRST_RX_PROF_GEN_2_pilots_sfo_cfo_learn_SHIFT     26
#define BCHP_PHY_BRST_RX_PROF_GEN_2_pilots_sfo_cfo_learn_DEFAULT   0x00000000

/* PHY :: BRST_RX_PROF_GEN_2 :: ldpc_rx_max_iter [25:22] */
#define BCHP_PHY_BRST_RX_PROF_GEN_2_ldpc_rx_max_iter_MASK          0x03c00000
#define BCHP_PHY_BRST_RX_PROF_GEN_2_ldpc_rx_max_iter_SHIFT         22
#define BCHP_PHY_BRST_RX_PROF_GEN_2_ldpc_rx_max_iter_DEFAULT       0x00000000

/* PHY :: BRST_RX_PROF_GEN_2 :: mixer_25m_sel [21:20] */
#define BCHP_PHY_BRST_RX_PROF_GEN_2_mixer_25m_sel_MASK             0x00300000
#define BCHP_PHY_BRST_RX_PROF_GEN_2_mixer_25m_sel_SHIFT            20
#define BCHP_PHY_BRST_RX_PROF_GEN_2_mixer_25m_sel_DEFAULT          0x00000000

/* PHY :: BRST_RX_PROF_GEN_2 :: rssi_avg_stp_msr_sel [19:19] */
#define BCHP_PHY_BRST_RX_PROF_GEN_2_rssi_avg_stp_msr_sel_MASK      0x00080000
#define BCHP_PHY_BRST_RX_PROF_GEN_2_rssi_avg_stp_msr_sel_SHIFT     19
#define BCHP_PHY_BRST_RX_PROF_GEN_2_rssi_avg_stp_msr_sel_DEFAULT   0x00000000

/* PHY :: BRST_RX_PROF_GEN_2 :: rx_diversity_mode [18:17] */
#define BCHP_PHY_BRST_RX_PROF_GEN_2_rx_diversity_mode_MASK         0x00060000
#define BCHP_PHY_BRST_RX_PROF_GEN_2_rx_diversity_mode_SHIFT        17
#define BCHP_PHY_BRST_RX_PROF_GEN_2_rx_diversity_mode_DEFAULT      0x00000000

/* PHY :: BRST_RX_PROF_GEN_2 :: rx_fe_hpf_bypass [16:16] */
#define BCHP_PHY_BRST_RX_PROF_GEN_2_rx_fe_hpf_bypass_MASK          0x00010000
#define BCHP_PHY_BRST_RX_PROF_GEN_2_rx_fe_hpf_bypass_SHIFT         16
#define BCHP_PHY_BRST_RX_PROF_GEN_2_rx_fe_hpf_bypass_DEFAULT       0x00000001

/* PHY :: BRST_RX_PROF_GEN_2 :: ma_sp_buff_length [15:08] */
#define BCHP_PHY_BRST_RX_PROF_GEN_2_ma_sp_buff_length_MASK         0x0000ff00
#define BCHP_PHY_BRST_RX_PROF_GEN_2_ma_sp_buff_length_SHIFT        8
#define BCHP_PHY_BRST_RX_PROF_GEN_2_ma_sp_buff_length_DEFAULT      0x00000000

/* PHY :: BRST_RX_PROF_GEN_2 :: ma_lp_buff_length [07:00] */
#define BCHP_PHY_BRST_RX_PROF_GEN_2_ma_lp_buff_length_MASK         0x000000ff
#define BCHP_PHY_BRST_RX_PROF_GEN_2_ma_lp_buff_length_SHIFT        0
#define BCHP_PHY_BRST_RX_PROF_GEN_2_ma_lp_buff_length_DEFAULT      0x00000000

/***************************************************************************
 *BRST_RX_PROF_CFO_SFO_OFFSET - CFO and SFO offsets - different number in turbo
 ***************************************************************************/
/* PHY :: BRST_RX_PROF_CFO_SFO_OFFSET :: reserved0 [31:12] */
#define BCHP_PHY_BRST_RX_PROF_CFO_SFO_OFFSET_reserved0_MASK        0xfffff000
#define BCHP_PHY_BRST_RX_PROF_CFO_SFO_OFFSET_reserved0_SHIFT       12

/* PHY :: BRST_RX_PROF_CFO_SFO_OFFSET :: sfo_offset [11:06] */
#define BCHP_PHY_BRST_RX_PROF_CFO_SFO_OFFSET_sfo_offset_MASK       0x00000fc0
#define BCHP_PHY_BRST_RX_PROF_CFO_SFO_OFFSET_sfo_offset_SHIFT      6
#define BCHP_PHY_BRST_RX_PROF_CFO_SFO_OFFSET_sfo_offset_DEFAULT    0x00000000

/* PHY :: BRST_RX_PROF_CFO_SFO_OFFSET :: cfo_offset [05:00] */
#define BCHP_PHY_BRST_RX_PROF_CFO_SFO_OFFSET_cfo_offset_MASK       0x0000003f
#define BCHP_PHY_BRST_RX_PROF_CFO_SFO_OFFSET_cfo_offset_SHIFT      0
#define BCHP_PHY_BRST_RX_PROF_CFO_SFO_OFFSET_cfo_offset_DEFAULT    0x00000000

/***************************************************************************
 *BRST_RX_PROF_DETECT_DELAY_EXPECTED - expected detect delay in derived line clocks
 ***************************************************************************/
/* PHY :: BRST_RX_PROF_DETECT_DELAY_EXPECTED :: detect_delay_expected [31:00] */
#define BCHP_PHY_BRST_RX_PROF_DETECT_DELAY_EXPECTED_detect_delay_expected_MASK 0xffffffff
#define BCHP_PHY_BRST_RX_PROF_DETECT_DELAY_EXPECTED_detect_delay_expected_SHIFT 0
#define BCHP_PHY_BRST_RX_PROF_DETECT_DELAY_EXPECTED_detect_delay_expected_DEFAULT 0x00000000

/***************************************************************************
 *BRST_RX_PROF_RF_1 - Rx RF Parameters
 ***************************************************************************/
/* PHY :: BRST_RX_PROF_RF_1 :: reserved0 [31:22] */
#define BCHP_PHY_BRST_RX_PROF_RF_1_reserved0_MASK                  0xffc00000
#define BCHP_PHY_BRST_RX_PROF_RF_1_reserved0_SHIFT                 22

/* PHY :: BRST_RX_PROF_RF_1 :: afe_agc_lut_sel [21:21] */
#define BCHP_PHY_BRST_RX_PROF_RF_1_afe_agc_lut_sel_MASK            0x00200000
#define BCHP_PHY_BRST_RX_PROF_RF_1_afe_agc_lut_sel_SHIFT           21
#define BCHP_PHY_BRST_RX_PROF_RF_1_afe_agc_lut_sel_DEFAULT         0x00000000

/* PHY :: BRST_RX_PROF_RF_1 :: agc_init_gain_adr [20:14] */
#define BCHP_PHY_BRST_RX_PROF_RF_1_agc_init_gain_adr_MASK          0x001fc000
#define BCHP_PHY_BRST_RX_PROF_RF_1_agc_init_gain_adr_SHIFT         14
#define BCHP_PHY_BRST_RX_PROF_RF_1_agc_init_gain_adr_DEFAULT       0x00000000

/* PHY :: BRST_RX_PROF_RF_1 :: rx_FGA_C_ctrl [13:06] */
#define BCHP_PHY_BRST_RX_PROF_RF_1_rx_FGA_C_ctrl_MASK              0x00003fc0
#define BCHP_PHY_BRST_RX_PROF_RF_1_rx_FGA_C_ctrl_SHIFT             6
#define BCHP_PHY_BRST_RX_PROF_RF_1_rx_FGA_C_ctrl_DEFAULT           0x00000000

/* PHY :: BRST_RX_PROF_RF_1 :: rx_filtBW [05:00] */
#define BCHP_PHY_BRST_RX_PROF_RF_1_rx_filtBW_MASK                  0x0000003f
#define BCHP_PHY_BRST_RX_PROF_RF_1_rx_filtBW_SHIFT                 0
#define BCHP_PHY_BRST_RX_PROF_RF_1_rx_filtBW_DEFAULT               0x0000000c

/***************************************************************************
 *BRST_RX_PROF_CFO - Rx Burst Learn Parameters #1
 ***************************************************************************/
/* PHY :: BRST_RX_PROF_CFO :: frequency_offset [31:00] */
#define BCHP_PHY_BRST_RX_PROF_CFO_frequency_offset_MASK            0xffffffff
#define BCHP_PHY_BRST_RX_PROF_CFO_frequency_offset_SHIFT           0
#define BCHP_PHY_BRST_RX_PROF_CFO_frequency_offset_DEFAULT         0x00000000

/***************************************************************************
 *BRST_RX_PROF_SFO - Rx Burst Learn Parameters #2
 ***************************************************************************/
/* PHY :: BRST_RX_PROF_SFO :: sampling_offset [31:00] */
#define BCHP_PHY_BRST_RX_PROF_SFO_sampling_offset_MASK             0xffffffff
#define BCHP_PHY_BRST_RX_PROF_SFO_sampling_offset_SHIFT            0
#define BCHP_PHY_BRST_RX_PROF_SFO_sampling_offset_DEFAULT          0x00000000

/***************************************************************************
 *RSLT_RX_STATISTICS_STATUS - Indicates the receive burst status
 ***************************************************************************/
/* PHY :: RSLT_RX_STATISTICS_STATUS :: reserved0 [31:12] */
#define BCHP_PHY_RSLT_RX_STATISTICS_STATUS_reserved0_MASK          0xfffff000
#define BCHP_PHY_RSLT_RX_STATISTICS_STATUS_reserved0_SHIFT         12

/* PHY :: RSLT_RX_STATISTICS_STATUS :: burst_type_rslt [11:09] */
#define BCHP_PHY_RSLT_RX_STATISTICS_STATUS_burst_type_rslt_MASK    0x00000e00
#define BCHP_PHY_RSLT_RX_STATISTICS_STATUS_burst_type_rslt_SHIFT   9
#define BCHP_PHY_RSLT_RX_STATISTICS_STATUS_burst_type_rslt_DEFAULT 0x00000000

/* PHY :: RSLT_RX_STATISTICS_STATUS :: phy_mode_rslt [08:07] */
#define BCHP_PHY_RSLT_RX_STATISTICS_STATUS_phy_mode_rslt_MASK      0x00000180
#define BCHP_PHY_RSLT_RX_STATISTICS_STATUS_phy_mode_rslt_SHIFT     7
#define BCHP_PHY_RSLT_RX_STATISTICS_STATUS_phy_mode_rslt_DEFAULT   0x00000000

/* PHY :: RSLT_RX_STATISTICS_STATUS :: preamble_type_rslt [06:03] */
#define BCHP_PHY_RSLT_RX_STATISTICS_STATUS_preamble_type_rslt_MASK 0x00000078
#define BCHP_PHY_RSLT_RX_STATISTICS_STATUS_preamble_type_rslt_SHIFT 3
#define BCHP_PHY_RSLT_RX_STATISTICS_STATUS_preamble_type_rslt_DEFAULT 0x00000000

/* PHY :: RSLT_RX_STATISTICS_STATUS :: acq_status [02:00] */
#define BCHP_PHY_RSLT_RX_STATISTICS_STATUS_acq_status_MASK         0x00000007
#define BCHP_PHY_RSLT_RX_STATISTICS_STATUS_acq_status_SHIFT        0
#define BCHP_PHY_RSLT_RX_STATISTICS_STATUS_acq_status_DEFAULT      0x00000000

/***************************************************************************
 *RSLT_RX_STATISTICS_FEC_UNERROR - The number of blocks has no FEC error
 ***************************************************************************/
/* PHY :: RSLT_RX_STATISTICS_FEC_UNERROR :: reserved0 [31:06] */
#define BCHP_PHY_RSLT_RX_STATISTICS_FEC_UNERROR_reserved0_MASK     0xffffffc0
#define BCHP_PHY_RSLT_RX_STATISTICS_FEC_UNERROR_reserved0_SHIFT    6

/* PHY :: RSLT_RX_STATISTICS_FEC_UNERROR :: fec_unerror [05:00] */
#define BCHP_PHY_RSLT_RX_STATISTICS_FEC_UNERROR_fec_unerror_MASK   0x0000003f
#define BCHP_PHY_RSLT_RX_STATISTICS_FEC_UNERROR_fec_unerror_SHIFT  0
#define BCHP_PHY_RSLT_RX_STATISTICS_FEC_UNERROR_fec_unerror_DEFAULT 0x00000000

/***************************************************************************
 *RSLT_RX_STATISTICS_FEC_CORRECTED - The number of blocks has FEC errors and corrections
 ***************************************************************************/
/* PHY :: RSLT_RX_STATISTICS_FEC_CORRECTED :: reserved0 [31:06] */
#define BCHP_PHY_RSLT_RX_STATISTICS_FEC_CORRECTED_reserved0_MASK   0xffffffc0
#define BCHP_PHY_RSLT_RX_STATISTICS_FEC_CORRECTED_reserved0_SHIFT  6

/* PHY :: RSLT_RX_STATISTICS_FEC_CORRECTED :: fec_corrected [05:00] */
#define BCHP_PHY_RSLT_RX_STATISTICS_FEC_CORRECTED_fec_corrected_MASK 0x0000003f
#define BCHP_PHY_RSLT_RX_STATISTICS_FEC_CORRECTED_fec_corrected_SHIFT 0
#define BCHP_PHY_RSLT_RX_STATISTICS_FEC_CORRECTED_fec_corrected_DEFAULT 0x00000000

/***************************************************************************
 *RSLT_RX_STATISTICS_FEC_UNCORRECTED - The number of blocks has un-correctable FEC errors
 ***************************************************************************/
/* PHY :: RSLT_RX_STATISTICS_FEC_UNCORRECTED :: reserved0 [31:06] */
#define BCHP_PHY_RSLT_RX_STATISTICS_FEC_UNCORRECTED_reserved0_MASK 0xffffffc0
#define BCHP_PHY_RSLT_RX_STATISTICS_FEC_UNCORRECTED_reserved0_SHIFT 6

/* PHY :: RSLT_RX_STATISTICS_FEC_UNCORRECTED :: fec_uncorrected [05:00] */
#define BCHP_PHY_RSLT_RX_STATISTICS_FEC_UNCORRECTED_fec_uncorrected_MASK 0x0000003f
#define BCHP_PHY_RSLT_RX_STATISTICS_FEC_UNCORRECTED_fec_uncorrected_SHIFT 0
#define BCHP_PHY_RSLT_RX_STATISTICS_FEC_UNCORRECTED_fec_uncorrected_DEFAULT 0x00000000

/***************************************************************************
 *RSLT_RX_STATISTICS_LDPC_ITER - The number of iterrations performed by LDPC
 ***************************************************************************/
/* PHY :: RSLT_RX_STATISTICS_LDPC_ITER :: reserved0 [31:12] */
#define BCHP_PHY_RSLT_RX_STATISTICS_LDPC_ITER_reserved0_MASK       0xfffff000
#define BCHP_PHY_RSLT_RX_STATISTICS_LDPC_ITER_reserved0_SHIFT      12

/* PHY :: RSLT_RX_STATISTICS_LDPC_ITER :: ldpc_stat_num_of_iterations [11:00] */
#define BCHP_PHY_RSLT_RX_STATISTICS_LDPC_ITER_ldpc_stat_num_of_iterations_MASK 0x00000fff
#define BCHP_PHY_RSLT_RX_STATISTICS_LDPC_ITER_ldpc_stat_num_of_iterations_SHIFT 0
#define BCHP_PHY_RSLT_RX_STATISTICS_LDPC_ITER_ldpc_stat_num_of_iterations_DEFAULT 0x00000000

/***************************************************************************
 *RSLT_RX_STATISTICS_PP_P_EN_DATA - Samples the absolute value of the Power function at the maximum level found so far
 ***************************************************************************/
/* PHY :: RSLT_RX_STATISTICS_PP_P_EN_DATA :: pp_p_en_data [31:00] */
#define BCHP_PHY_RSLT_RX_STATISTICS_PP_P_EN_DATA_pp_p_en_data_MASK 0xffffffff
#define BCHP_PHY_RSLT_RX_STATISTICS_PP_P_EN_DATA_pp_p_en_data_SHIFT 0
#define BCHP_PHY_RSLT_RX_STATISTICS_PP_P_EN_DATA_pp_p_en_data_DEFAULT 0x00000000

/***************************************************************************
 *RSLT_RX_STATISTICS_PP_A_AC_MAX_REAL - Samples the real value of the auto-correlation function at the maximum level found so far
 ***************************************************************************/
/* PHY :: RSLT_RX_STATISTICS_PP_A_AC_MAX_REAL :: reserved0 [31:20] */
#define BCHP_PHY_RSLT_RX_STATISTICS_PP_A_AC_MAX_REAL_reserved0_MASK 0xfff00000
#define BCHP_PHY_RSLT_RX_STATISTICS_PP_A_AC_MAX_REAL_reserved0_SHIFT 20

/* PHY :: RSLT_RX_STATISTICS_PP_A_AC_MAX_REAL :: pp_a_ac_max_real [19:00] */
#define BCHP_PHY_RSLT_RX_STATISTICS_PP_A_AC_MAX_REAL_pp_a_ac_max_real_MASK 0x000fffff
#define BCHP_PHY_RSLT_RX_STATISTICS_PP_A_AC_MAX_REAL_pp_a_ac_max_real_SHIFT 0
#define BCHP_PHY_RSLT_RX_STATISTICS_PP_A_AC_MAX_REAL_pp_a_ac_max_real_DEFAULT 0x00000000

/***************************************************************************
 *RSLT_RX_STATISTICS_PP_A_AC_MAX_IMAG - Samples the image value of the auto-correlation function at the maximum level found so far
 ***************************************************************************/
/* PHY :: RSLT_RX_STATISTICS_PP_A_AC_MAX_IMAG :: reserved0 [31:20] */
#define BCHP_PHY_RSLT_RX_STATISTICS_PP_A_AC_MAX_IMAG_reserved0_MASK 0xfff00000
#define BCHP_PHY_RSLT_RX_STATISTICS_PP_A_AC_MAX_IMAG_reserved0_SHIFT 20

/* PHY :: RSLT_RX_STATISTICS_PP_A_AC_MAX_IMAG :: pp_a_ac_max_imag [19:00] */
#define BCHP_PHY_RSLT_RX_STATISTICS_PP_A_AC_MAX_IMAG_pp_a_ac_max_imag_MASK 0x000fffff
#define BCHP_PHY_RSLT_RX_STATISTICS_PP_A_AC_MAX_IMAG_pp_a_ac_max_imag_SHIFT 0
#define BCHP_PHY_RSLT_RX_STATISTICS_PP_A_AC_MAX_IMAG_pp_a_ac_max_imag_DEFAULT 0x00000000

/***************************************************************************
 *RSLT_RX_STATISTICS_PP_ABS_VAL - Samples the absolute value of the auto-correlation function maximum found so far
 ***************************************************************************/
/* PHY :: RSLT_RX_STATISTICS_PP_ABS_VAL :: pp_abs_val [31:00] */
#define BCHP_PHY_RSLT_RX_STATISTICS_PP_ABS_VAL_pp_abs_val_MASK     0xffffffff
#define BCHP_PHY_RSLT_RX_STATISTICS_PP_ABS_VAL_pp_abs_val_SHIFT    0
#define BCHP_PHY_RSLT_RX_STATISTICS_PP_ABS_VAL_pp_abs_val_DEFAULT  0x00000000

/***************************************************************************
 *RSLT_RX_STATISTICS_COG_OFFSET - COG offset
 ***************************************************************************/
/* PHY :: RSLT_RX_STATISTICS_COG_OFFSET :: reserved0 [31:10] */
#define BCHP_PHY_RSLT_RX_STATISTICS_COG_OFFSET_reserved0_MASK      0xfffffc00
#define BCHP_PHY_RSLT_RX_STATISTICS_COG_OFFSET_reserved0_SHIFT     10

/* PHY :: RSLT_RX_STATISTICS_COG_OFFSET :: pp_cog_calc_offset [09:00] */
#define BCHP_PHY_RSLT_RX_STATISTICS_COG_OFFSET_pp_cog_calc_offset_MASK 0x000003ff
#define BCHP_PHY_RSLT_RX_STATISTICS_COG_OFFSET_pp_cog_calc_offset_SHIFT 0
#define BCHP_PHY_RSLT_RX_STATISTICS_COG_OFFSET_pp_cog_calc_offset_DEFAULT 0x00000000

/***************************************************************************
 *RSLT_RX_LEARNING_AGC_STAT_RSSI_AVRG - AGC RSSI
 ***************************************************************************/
/* PHY :: RSLT_RX_LEARNING_AGC_STAT_RSSI_AVRG :: reserved0 [31:24] */
#define BCHP_PHY_RSLT_RX_LEARNING_AGC_STAT_RSSI_AVRG_reserved0_MASK 0xff000000
#define BCHP_PHY_RSLT_RX_LEARNING_AGC_STAT_RSSI_AVRG_reserved0_SHIFT 24

/* PHY :: RSLT_RX_LEARNING_AGC_STAT_RSSI_AVRG :: agc_stat_rssi_avrg [23:00] */
#define BCHP_PHY_RSLT_RX_LEARNING_AGC_STAT_RSSI_AVRG_agc_stat_rssi_avrg_MASK 0x00ffffff
#define BCHP_PHY_RSLT_RX_LEARNING_AGC_STAT_RSSI_AVRG_agc_stat_rssi_avrg_SHIFT 0
#define BCHP_PHY_RSLT_RX_LEARNING_AGC_STAT_RSSI_AVRG_agc_stat_rssi_avrg_DEFAULT 0x00000000

/***************************************************************************
 *RSLT_RX_LEARNING_GAIN - Gain Result
 ***************************************************************************/
/* PHY :: RSLT_RX_LEARNING_GAIN :: reserved0 [31:07] */
#define BCHP_PHY_RSLT_RX_LEARNING_GAIN_reserved0_MASK              0xffffff80
#define BCHP_PHY_RSLT_RX_LEARNING_GAIN_reserved0_SHIFT             7

/* PHY :: RSLT_RX_LEARNING_GAIN :: agc_stat_gain_adr [06:00] */
#define BCHP_PHY_RSLT_RX_LEARNING_GAIN_agc_stat_gain_adr_MASK      0x0000007f
#define BCHP_PHY_RSLT_RX_LEARNING_GAIN_agc_stat_gain_adr_SHIFT     0
#define BCHP_PHY_RSLT_RX_LEARNING_GAIN_agc_stat_gain_adr_DEFAULT   0x00000000

/***************************************************************************
 *RSLT_RX_LEARNING_CFO - Rx Learning register #1
 ***************************************************************************/
/* PHY :: RSLT_RX_LEARNING_CFO :: rslt_frequency_offset [31:00] */
#define BCHP_PHY_RSLT_RX_LEARNING_CFO_rslt_frequency_offset_MASK   0xffffffff
#define BCHP_PHY_RSLT_RX_LEARNING_CFO_rslt_frequency_offset_SHIFT  0
#define BCHP_PHY_RSLT_RX_LEARNING_CFO_rslt_frequency_offset_DEFAULT 0x00000000

/***************************************************************************
 *RSLT_RX_LEARNING_SFO - Rx Learning register #2
 ***************************************************************************/
/* PHY :: RSLT_RX_LEARNING_SFO :: rslt_sampling_offset [31:00] */
#define BCHP_PHY_RSLT_RX_LEARNING_SFO_rslt_sampling_offset_MASK    0xffffffff
#define BCHP_PHY_RSLT_RX_LEARNING_SFO_rslt_sampling_offset_SHIFT   0
#define BCHP_PHY_RSLT_RX_LEARNING_SFO_rslt_sampling_offset_DEFAULT 0x00000000

/***************************************************************************
 *RSLT_RX_LEARNING_DETECT_DELAY_OFFSET - "Rx Learning detection delay,Learning_detect_delay_offset = detect_delay_measure - detect_delay_expected"
 ***************************************************************************/
/* PHY :: RSLT_RX_LEARNING_DETECT_DELAY_OFFSET :: detect_delay_offset [31:00] */
#define BCHP_PHY_RSLT_RX_LEARNING_DETECT_DELAY_OFFSET_detect_delay_offset_MASK 0xffffffff
#define BCHP_PHY_RSLT_RX_LEARNING_DETECT_DELAY_OFFSET_detect_delay_offset_SHIFT 0
#define BCHP_PHY_RSLT_RX_LEARNING_DETECT_DELAY_OFFSET_detect_delay_offset_DEFAULT 0x00000000

/***************************************************************************
 *RSLT_RX_LEARNING_FEC_UNCORRECTED - "The number of blocks has un-correctable FEC errors,,this has the same value as in the statistics uncorrected, it was required by,the SW for figuring out if the learning belong to a CRC error burst"
 ***************************************************************************/
/* PHY :: RSLT_RX_LEARNING_FEC_UNCORRECTED :: reserved0 [31:06] */
#define BCHP_PHY_RSLT_RX_LEARNING_FEC_UNCORRECTED_reserved0_MASK   0xffffffc0
#define BCHP_PHY_RSLT_RX_LEARNING_FEC_UNCORRECTED_reserved0_SHIFT  6

/* PHY :: RSLT_RX_LEARNING_FEC_UNCORRECTED :: learn_fec_uncorrected [05:00] */
#define BCHP_PHY_RSLT_RX_LEARNING_FEC_UNCORRECTED_learn_fec_uncorrected_MASK 0x0000003f
#define BCHP_PHY_RSLT_RX_LEARNING_FEC_UNCORRECTED_learn_fec_uncorrected_SHIFT 0
#define BCHP_PHY_RSLT_RX_LEARNING_FEC_UNCORRECTED_learn_fec_uncorrected_DEFAULT 0x00000000

/***************************************************************************
 *RSLT_TX_CALIBRATION_GOERTZEL - Gortzel Results
 ***************************************************************************/
/* PHY :: RSLT_TX_CALIBRATION_GOERTZEL :: goertzel_am_square [31:00] */
#define BCHP_PHY_RSLT_TX_CALIBRATION_GOERTZEL_goertzel_am_square_MASK 0xffffffff
#define BCHP_PHY_RSLT_TX_CALIBRATION_GOERTZEL_goertzel_am_square_SHIFT 0
#define BCHP_PHY_RSLT_TX_CALIBRATION_GOERTZEL_goertzel_am_square_DEFAULT 0x00000000

/***************************************************************************
 *RSLT_RX_PROBES_MEM%i - Probes Memory
 ***************************************************************************/
#define BCHP_PHY_RSLT_RX_PROBES_MEMi_ARRAY_BASE                    0x00be3800
#define BCHP_PHY_RSLT_RX_PROBES_MEMi_ARRAY_START                   0
#define BCHP_PHY_RSLT_RX_PROBES_MEMi_ARRAY_END                     511
#define BCHP_PHY_RSLT_RX_PROBES_MEMi_ARRAY_ELEMENT_SIZE            32

/***************************************************************************
 *RSLT_RX_PROBES_MEM%i - Probes Memory
 ***************************************************************************/
/* PHY :: RSLT_RX_PROBES_MEMi :: probes_val_i_1 [31:16] */
#define BCHP_PHY_RSLT_RX_PROBES_MEMi_probes_val_i_1_MASK           0xffff0000
#define BCHP_PHY_RSLT_RX_PROBES_MEMi_probes_val_i_1_SHIFT          16

/* PHY :: RSLT_RX_PROBES_MEMi :: probes_val_i_0 [15:00] */
#define BCHP_PHY_RSLT_RX_PROBES_MEMi_probes_val_i_0_MASK           0x0000ffff
#define BCHP_PHY_RSLT_RX_PROBES_MEMi_probes_val_i_0_SHIFT          0


/***************************************************************************
 *RSLT_RX_PROBEI_BIAS_MEM%i - Probe I Bias Memory
 ***************************************************************************/
#define BCHP_PHY_RSLT_RX_PROBEI_BIAS_MEMi_ARRAY_BASE               0x00be4000
#define BCHP_PHY_RSLT_RX_PROBEI_BIAS_MEMi_ARRAY_START              0
#define BCHP_PHY_RSLT_RX_PROBEI_BIAS_MEMi_ARRAY_END                511
#define BCHP_PHY_RSLT_RX_PROBEI_BIAS_MEMi_ARRAY_ELEMENT_SIZE       32

/***************************************************************************
 *RSLT_RX_PROBEI_BIAS_MEM%i - Probe I Bias Memory
 ***************************************************************************/
/* PHY :: RSLT_RX_PROBEI_BIAS_MEMi :: probe_i_bais_i_1 [31:16] */
#define BCHP_PHY_RSLT_RX_PROBEI_BIAS_MEMi_probe_i_bais_i_1_MASK    0xffff0000
#define BCHP_PHY_RSLT_RX_PROBEI_BIAS_MEMi_probe_i_bais_i_1_SHIFT   16

/* PHY :: RSLT_RX_PROBEI_BIAS_MEMi :: probe_i_bais_i_0 [15:00] */
#define BCHP_PHY_RSLT_RX_PROBEI_BIAS_MEMi_probe_i_bais_i_0_MASK    0x0000ffff
#define BCHP_PHY_RSLT_RX_PROBEI_BIAS_MEMi_probe_i_bais_i_0_SHIFT   0


#endif /* #ifndef BCHP_PHY_H__ */

/* End of File */
