
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//install_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402b08 <.init>:
  402b08:	stp	x29, x30, [sp, #-16]!
  402b0c:	mov	x29, sp
  402b10:	bl	403450 <__fxstatat@plt+0x60>
  402b14:	ldp	x29, x30, [sp], #16
  402b18:	ret

Disassembly of section .plt:

0000000000402b20 <mbrtowc@plt-0x20>:
  402b20:	stp	x16, x30, [sp, #-16]!
  402b24:	adrp	x16, 425000 <__fxstatat@plt+0x21c10>
  402b28:	ldr	x17, [x16, #4088]
  402b2c:	add	x16, x16, #0xff8
  402b30:	br	x17
  402b34:	nop
  402b38:	nop
  402b3c:	nop

0000000000402b40 <mbrtowc@plt>:
  402b40:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402b44:	ldr	x17, [x16]
  402b48:	add	x16, x16, #0x0
  402b4c:	br	x17

0000000000402b50 <memcpy@plt>:
  402b50:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402b54:	ldr	x17, [x16, #8]
  402b58:	add	x16, x16, #0x8
  402b5c:	br	x17

0000000000402b60 <_exit@plt>:
  402b60:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402b64:	ldr	x17, [x16, #16]
  402b68:	add	x16, x16, #0x10
  402b6c:	br	x17

0000000000402b70 <strtoul@plt>:
  402b70:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402b74:	ldr	x17, [x16, #24]
  402b78:	add	x16, x16, #0x18
  402b7c:	br	x17

0000000000402b80 <strlen@plt>:
  402b80:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402b84:	ldr	x17, [x16, #32]
  402b88:	add	x16, x16, #0x20
  402b8c:	br	x17

0000000000402b90 <acl_set_fd@plt>:
  402b90:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402b94:	ldr	x17, [x16, #40]
  402b98:	add	x16, x16, #0x28
  402b9c:	br	x17

0000000000402ba0 <exit@plt>:
  402ba0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402ba4:	ldr	x17, [x16, #48]
  402ba8:	add	x16, x16, #0x30
  402bac:	br	x17

0000000000402bb0 <raise@plt>:
  402bb0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402bb4:	ldr	x17, [x16, #56]
  402bb8:	add	x16, x16, #0x38
  402bbc:	br	x17

0000000000402bc0 <error@plt>:
  402bc0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402bc4:	ldr	x17, [x16, #64]
  402bc8:	add	x16, x16, #0x40
  402bcc:	br	x17

0000000000402bd0 <fchdir@plt>:
  402bd0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402bd4:	ldr	x17, [x16, #72]
  402bd8:	add	x16, x16, #0x48
  402bdc:	br	x17

0000000000402be0 <rpmatch@plt>:
  402be0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402be4:	ldr	x17, [x16, #80]
  402be8:	add	x16, x16, #0x50
  402bec:	br	x17

0000000000402bf0 <acl_entries@plt>:
  402bf0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402bf4:	ldr	x17, [x16, #88]
  402bf8:	add	x16, x16, #0x58
  402bfc:	br	x17

0000000000402c00 <geteuid@plt>:
  402c00:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402c04:	ldr	x17, [x16, #96]
  402c08:	add	x16, x16, #0x60
  402c0c:	br	x17

0000000000402c10 <__xmknod@plt>:
  402c10:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402c14:	ldr	x17, [x16, #104]
  402c18:	add	x16, x16, #0x68
  402c1c:	br	x17

0000000000402c20 <linkat@plt>:
  402c20:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402c24:	ldr	x17, [x16, #112]
  402c28:	add	x16, x16, #0x70
  402c2c:	br	x17

0000000000402c30 <readlink@plt>:
  402c30:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402c34:	ldr	x17, [x16, #120]
  402c38:	add	x16, x16, #0x78
  402c3c:	br	x17

0000000000402c40 <getgrnam@plt>:
  402c40:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402c44:	ldr	x17, [x16, #128]
  402c48:	add	x16, x16, #0x80
  402c4c:	br	x17

0000000000402c50 <getuid@plt>:
  402c50:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402c54:	ldr	x17, [x16, #136]
  402c58:	add	x16, x16, #0x88
  402c5c:	br	x17

0000000000402c60 <opendir@plt>:
  402c60:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402c64:	ldr	x17, [x16, #144]
  402c68:	add	x16, x16, #0x90
  402c6c:	br	x17

0000000000402c70 <__cxa_atexit@plt>:
  402c70:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402c74:	ldr	x17, [x16, #152]
  402c78:	add	x16, x16, #0x98
  402c7c:	br	x17

0000000000402c80 <unlinkat@plt>:
  402c80:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402c84:	ldr	x17, [x16, #160]
  402c88:	add	x16, x16, #0xa0
  402c8c:	br	x17

0000000000402c90 <clock_gettime@plt>:
  402c90:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402c94:	ldr	x17, [x16, #168]
  402c98:	add	x16, x16, #0xa8
  402c9c:	br	x17

0000000000402ca0 <qsort@plt>:
  402ca0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402ca4:	ldr	x17, [x16, #176]
  402ca8:	add	x16, x16, #0xb0
  402cac:	br	x17

0000000000402cb0 <setvbuf@plt>:
  402cb0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402cb4:	ldr	x17, [x16, #184]
  402cb8:	add	x16, x16, #0xb8
  402cbc:	br	x17

0000000000402cc0 <pathconf@plt>:
  402cc0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402cc4:	ldr	x17, [x16, #192]
  402cc8:	add	x16, x16, #0xc0
  402ccc:	br	x17

0000000000402cd0 <euidaccess@plt>:
  402cd0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402cd4:	ldr	x17, [x16, #200]
  402cd8:	add	x16, x16, #0xc8
  402cdc:	br	x17

0000000000402ce0 <fork@plt>:
  402ce0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402ce4:	ldr	x17, [x16, #208]
  402ce8:	add	x16, x16, #0xd0
  402cec:	br	x17

0000000000402cf0 <endgrent@plt>:
  402cf0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402cf4:	ldr	x17, [x16, #216]
  402cf8:	add	x16, x16, #0xd8
  402cfc:	br	x17

0000000000402d00 <lseek@plt>:
  402d00:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402d04:	ldr	x17, [x16, #224]
  402d08:	add	x16, x16, #0xe0
  402d0c:	br	x17

0000000000402d10 <mkfifo@plt>:
  402d10:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402d14:	ldr	x17, [x16, #232]
  402d18:	add	x16, x16, #0xe8
  402d1c:	br	x17

0000000000402d20 <__fpending@plt>:
  402d20:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402d24:	ldr	x17, [x16, #240]
  402d28:	add	x16, x16, #0xf0
  402d2c:	br	x17

0000000000402d30 <stpcpy@plt>:
  402d30:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402d34:	ldr	x17, [x16, #248]
  402d38:	add	x16, x16, #0xf8
  402d3c:	br	x17

0000000000402d40 <fileno@plt>:
  402d40:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402d44:	ldr	x17, [x16, #256]
  402d48:	add	x16, x16, #0x100
  402d4c:	br	x17

0000000000402d50 <signal@plt>:
  402d50:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402d54:	ldr	x17, [x16, #264]
  402d58:	add	x16, x16, #0x108
  402d5c:	br	x17

0000000000402d60 <acl_delete_def_file@plt>:
  402d60:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402d64:	ldr	x17, [x16, #272]
  402d68:	add	x16, x16, #0x110
  402d6c:	br	x17

0000000000402d70 <fclose@plt>:
  402d70:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402d74:	ldr	x17, [x16, #280]
  402d78:	add	x16, x16, #0x118
  402d7c:	br	x17

0000000000402d80 <getpid@plt>:
  402d80:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402d84:	ldr	x17, [x16, #288]
  402d88:	add	x16, x16, #0x120
  402d8c:	br	x17

0000000000402d90 <nl_langinfo@plt>:
  402d90:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402d94:	ldr	x17, [x16, #296]
  402d98:	add	x16, x16, #0x128
  402d9c:	br	x17

0000000000402da0 <fopen@plt>:
  402da0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402da4:	ldr	x17, [x16, #304]
  402da8:	add	x16, x16, #0x130
  402dac:	br	x17

0000000000402db0 <malloc@plt>:
  402db0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402db4:	ldr	x17, [x16, #312]
  402db8:	add	x16, x16, #0x138
  402dbc:	br	x17

0000000000402dc0 <futimesat@plt>:
  402dc0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402dc4:	ldr	x17, [x16, #320]
  402dc8:	add	x16, x16, #0x140
  402dcc:	br	x17

0000000000402dd0 <chmod@plt>:
  402dd0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402dd4:	ldr	x17, [x16, #328]
  402dd8:	add	x16, x16, #0x148
  402ddc:	br	x17

0000000000402de0 <open@plt>:
  402de0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402de4:	ldr	x17, [x16, #336]
  402de8:	add	x16, x16, #0x150
  402dec:	br	x17

0000000000402df0 <__vasprintf_chk@plt>:
  402df0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402df4:	ldr	x17, [x16, #344]
  402df8:	add	x16, x16, #0x158
  402dfc:	br	x17

0000000000402e00 <getppid@plt>:
  402e00:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402e04:	ldr	x17, [x16, #352]
  402e08:	add	x16, x16, #0x160
  402e0c:	br	x17

0000000000402e10 <futimens@plt>:
  402e10:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402e14:	ldr	x17, [x16, #360]
  402e18:	add	x16, x16, #0x168
  402e1c:	br	x17

0000000000402e20 <strncmp@plt>:
  402e20:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402e24:	ldr	x17, [x16, #368]
  402e28:	add	x16, x16, #0x170
  402e2c:	br	x17

0000000000402e30 <bindtextdomain@plt>:
  402e30:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402e34:	ldr	x17, [x16, #376]
  402e38:	add	x16, x16, #0x178
  402e3c:	br	x17

0000000000402e40 <__libc_start_main@plt>:
  402e40:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402e44:	ldr	x17, [x16, #384]
  402e48:	add	x16, x16, #0x180
  402e4c:	br	x17

0000000000402e50 <__printf_chk@plt>:
  402e50:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402e54:	ldr	x17, [x16, #392]
  402e58:	add	x16, x16, #0x188
  402e5c:	br	x17

0000000000402e60 <acl_get_tag_type@plt>:
  402e60:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402e64:	ldr	x17, [x16, #400]
  402e68:	add	x16, x16, #0x190
  402e6c:	br	x17

0000000000402e70 <memset@plt>:
  402e70:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402e74:	ldr	x17, [x16, #408]
  402e78:	add	x16, x16, #0x198
  402e7c:	br	x17

0000000000402e80 <fdopen@plt>:
  402e80:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402e84:	ldr	x17, [x16, #416]
  402e88:	add	x16, x16, #0x1a0
  402e8c:	br	x17

0000000000402e90 <gettimeofday@plt>:
  402e90:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402e94:	ldr	x17, [x16, #424]
  402e98:	add	x16, x16, #0x1a8
  402e9c:	br	x17

0000000000402ea0 <getpwnam@plt>:
  402ea0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402ea4:	ldr	x17, [x16, #432]
  402ea8:	add	x16, x16, #0x1b0
  402eac:	br	x17

0000000000402eb0 <fchmod@plt>:
  402eb0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402eb4:	ldr	x17, [x16, #440]
  402eb8:	add	x16, x16, #0x1b8
  402ebc:	br	x17

0000000000402ec0 <__vfprintf_chk@plt>:
  402ec0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402ec4:	ldr	x17, [x16, #448]
  402ec8:	add	x16, x16, #0x1c0
  402ecc:	br	x17

0000000000402ed0 <calloc@plt>:
  402ed0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402ed4:	ldr	x17, [x16, #456]
  402ed8:	add	x16, x16, #0x1c8
  402edc:	br	x17

0000000000402ee0 <bcmp@plt>:
  402ee0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402ee4:	ldr	x17, [x16, #464]
  402ee8:	add	x16, x16, #0x1d0
  402eec:	br	x17

0000000000402ef0 <readdir@plt>:
  402ef0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402ef4:	ldr	x17, [x16, #472]
  402ef8:	add	x16, x16, #0x1d8
  402efc:	br	x17

0000000000402f00 <realloc@plt>:
  402f00:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402f04:	ldr	x17, [x16, #480]
  402f08:	add	x16, x16, #0x1e0
  402f0c:	br	x17

0000000000402f10 <acl_set_file@plt>:
  402f10:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402f14:	ldr	x17, [x16, #488]
  402f18:	add	x16, x16, #0x1e8
  402f1c:	br	x17

0000000000402f20 <getpagesize@plt>:
  402f20:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402f24:	ldr	x17, [x16, #496]
  402f28:	add	x16, x16, #0x1f0
  402f2c:	br	x17

0000000000402f30 <acl_from_mode@plt>:
  402f30:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402f34:	ldr	x17, [x16, #504]
  402f38:	add	x16, x16, #0x1f8
  402f3c:	br	x17

0000000000402f40 <acl_get_fd@plt>:
  402f40:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402f44:	ldr	x17, [x16, #512]
  402f48:	add	x16, x16, #0x200
  402f4c:	br	x17

0000000000402f50 <closedir@plt>:
  402f50:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402f54:	ldr	x17, [x16, #520]
  402f58:	add	x16, x16, #0x208
  402f5c:	br	x17

0000000000402f60 <close@plt>:
  402f60:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402f64:	ldr	x17, [x16, #528]
  402f68:	add	x16, x16, #0x210
  402f6c:	br	x17

0000000000402f70 <strrchr@plt>:
  402f70:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402f74:	ldr	x17, [x16, #536]
  402f78:	add	x16, x16, #0x218
  402f7c:	br	x17

0000000000402f80 <__gmon_start__@plt>:
  402f80:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402f84:	ldr	x17, [x16, #544]
  402f88:	add	x16, x16, #0x220
  402f8c:	br	x17

0000000000402f90 <fdopendir@plt>:
  402f90:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402f94:	ldr	x17, [x16, #552]
  402f98:	add	x16, x16, #0x228
  402f9c:	br	x17

0000000000402fa0 <write@plt>:
  402fa0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402fa4:	ldr	x17, [x16, #560]
  402fa8:	add	x16, x16, #0x230
  402fac:	br	x17

0000000000402fb0 <abort@plt>:
  402fb0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402fb4:	ldr	x17, [x16, #568]
  402fb8:	add	x16, x16, #0x238
  402fbc:	br	x17

0000000000402fc0 <posix_fadvise@plt>:
  402fc0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402fc4:	ldr	x17, [x16, #576]
  402fc8:	add	x16, x16, #0x240
  402fcc:	br	x17

0000000000402fd0 <mbsinit@plt>:
  402fd0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402fd4:	ldr	x17, [x16, #584]
  402fd8:	add	x16, x16, #0x248
  402fdc:	br	x17

0000000000402fe0 <__overflow@plt>:
  402fe0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402fe4:	ldr	x17, [x16, #592]
  402fe8:	add	x16, x16, #0x250
  402fec:	br	x17

0000000000402ff0 <fpathconf@plt>:
  402ff0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  402ff4:	ldr	x17, [x16, #600]
  402ff8:	add	x16, x16, #0x258
  402ffc:	br	x17

0000000000403000 <fread_unlocked@plt>:
  403000:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403004:	ldr	x17, [x16, #608]
  403008:	add	x16, x16, #0x260
  40300c:	br	x17

0000000000403010 <canonicalize_file_name@plt>:
  403010:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403014:	ldr	x17, [x16, #616]
  403018:	add	x16, x16, #0x268
  40301c:	br	x17

0000000000403020 <memcmp@plt>:
  403020:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403024:	ldr	x17, [x16, #624]
  403028:	add	x16, x16, #0x270
  40302c:	br	x17

0000000000403030 <textdomain@plt>:
  403030:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403034:	ldr	x17, [x16, #632]
  403038:	add	x16, x16, #0x278
  40303c:	br	x17

0000000000403040 <getopt_long@plt>:
  403040:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403044:	ldr	x17, [x16, #640]
  403048:	add	x16, x16, #0x280
  40304c:	br	x17

0000000000403050 <__fprintf_chk@plt>:
  403050:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403054:	ldr	x17, [x16, #648]
  403058:	add	x16, x16, #0x288
  40305c:	br	x17

0000000000403060 <strcmp@plt>:
  403060:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403064:	ldr	x17, [x16, #656]
  403068:	add	x16, x16, #0x290
  40306c:	br	x17

0000000000403070 <__ctype_b_loc@plt>:
  403070:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403074:	ldr	x17, [x16, #664]
  403078:	add	x16, x16, #0x298
  40307c:	br	x17

0000000000403080 <rewinddir@plt>:
  403080:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403084:	ldr	x17, [x16, #672]
  403088:	add	x16, x16, #0x2a0
  40308c:	br	x17

0000000000403090 <rmdir@plt>:
  403090:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403094:	ldr	x17, [x16, #680]
  403098:	add	x16, x16, #0x2a8
  40309c:	br	x17

00000000004030a0 <lchown@plt>:
  4030a0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  4030a4:	ldr	x17, [x16, #688]
  4030a8:	add	x16, x16, #0x2b0
  4030ac:	br	x17

00000000004030b0 <acl_get_file@plt>:
  4030b0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  4030b4:	ldr	x17, [x16, #696]
  4030b8:	add	x16, x16, #0x2b8
  4030bc:	br	x17

00000000004030c0 <fseeko@plt>:
  4030c0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  4030c4:	ldr	x17, [x16, #704]
  4030c8:	add	x16, x16, #0x2c0
  4030cc:	br	x17

00000000004030d0 <chdir@plt>:
  4030d0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  4030d4:	ldr	x17, [x16, #712]
  4030d8:	add	x16, x16, #0x2c8
  4030dc:	br	x17

00000000004030e0 <free@plt>:
  4030e0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  4030e4:	ldr	x17, [x16, #720]
  4030e8:	add	x16, x16, #0x2d0
  4030ec:	br	x17

00000000004030f0 <renameat2@plt>:
  4030f0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  4030f4:	ldr	x17, [x16, #728]
  4030f8:	add	x16, x16, #0x2d8
  4030fc:	br	x17

0000000000403100 <__ctype_get_mb_cur_max@plt>:
  403100:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403104:	ldr	x17, [x16, #736]
  403108:	add	x16, x16, #0x2e0
  40310c:	br	x17

0000000000403110 <getgid@plt>:
  403110:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403114:	ldr	x17, [x16, #744]
  403118:	add	x16, x16, #0x2e8
  40311c:	br	x17

0000000000403120 <attr_copy_fd@plt>:
  403120:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403124:	ldr	x17, [x16, #752]
  403128:	add	x16, x16, #0x2f0
  40312c:	br	x17

0000000000403130 <renameat@plt>:
  403130:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403134:	ldr	x17, [x16, #760]
  403138:	add	x16, x16, #0x2f8
  40313c:	br	x17

0000000000403140 <acl_get_entry@plt>:
  403140:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403144:	ldr	x17, [x16, #768]
  403148:	add	x16, x16, #0x300
  40314c:	br	x17

0000000000403150 <strspn@plt>:
  403150:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403154:	ldr	x17, [x16, #776]
  403158:	add	x16, x16, #0x308
  40315c:	br	x17

0000000000403160 <strchr@plt>:
  403160:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403164:	ldr	x17, [x16, #784]
  403168:	add	x16, x16, #0x310
  40316c:	br	x17

0000000000403170 <utimensat@plt>:
  403170:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403174:	ldr	x17, [x16, #792]
  403178:	add	x16, x16, #0x318
  40317c:	br	x17

0000000000403180 <rename@plt>:
  403180:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403184:	ldr	x17, [x16, #800]
  403188:	add	x16, x16, #0x320
  40318c:	br	x17

0000000000403190 <fwrite@plt>:
  403190:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403194:	ldr	x17, [x16, #808]
  403198:	add	x16, x16, #0x328
  40319c:	br	x17

00000000004031a0 <fcntl@plt>:
  4031a0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  4031a4:	ldr	x17, [x16, #816]
  4031a8:	add	x16, x16, #0x330
  4031ac:	br	x17

00000000004031b0 <attr_copy_file@plt>:
  4031b0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  4031b4:	ldr	x17, [x16, #824]
  4031b8:	add	x16, x16, #0x338
  4031bc:	br	x17

00000000004031c0 <fflush@plt>:
  4031c0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  4031c4:	ldr	x17, [x16, #832]
  4031c8:	add	x16, x16, #0x340
  4031cc:	br	x17

00000000004031d0 <attr_copy_check_permissions@plt>:
  4031d0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  4031d4:	ldr	x17, [x16, #840]
  4031d8:	add	x16, x16, #0x348
  4031dc:	br	x17

00000000004031e0 <strcpy@plt>:
  4031e0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  4031e4:	ldr	x17, [x16, #848]
  4031e8:	add	x16, x16, #0x350
  4031ec:	br	x17

00000000004031f0 <dirfd@plt>:
  4031f0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  4031f4:	ldr	x17, [x16, #856]
  4031f8:	add	x16, x16, #0x358
  4031fc:	br	x17

0000000000403200 <endpwent@plt>:
  403200:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403204:	ldr	x17, [x16, #864]
  403208:	add	x16, x16, #0x360
  40320c:	br	x17

0000000000403210 <__explicit_bzero_chk@plt>:
  403210:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403214:	ldr	x17, [x16, #872]
  403218:	add	x16, x16, #0x368
  40321c:	br	x17

0000000000403220 <__lxstat@plt>:
  403220:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403224:	ldr	x17, [x16, #880]
  403228:	add	x16, x16, #0x370
  40322c:	br	x17

0000000000403230 <read@plt>:
  403230:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403234:	ldr	x17, [x16, #888]
  403238:	add	x16, x16, #0x378
  40323c:	br	x17

0000000000403240 <__mempcpy_chk@plt>:
  403240:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403244:	ldr	x17, [x16, #896]
  403248:	add	x16, x16, #0x380
  40324c:	br	x17

0000000000403250 <utimes@plt>:
  403250:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403254:	ldr	x17, [x16, #904]
  403258:	add	x16, x16, #0x388
  40325c:	br	x17

0000000000403260 <__fxstat@plt>:
  403260:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403264:	ldr	x17, [x16, #912]
  403268:	add	x16, x16, #0x390
  40326c:	br	x17

0000000000403270 <dcgettext@plt>:
  403270:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403274:	ldr	x17, [x16, #920]
  403278:	add	x16, x16, #0x398
  40327c:	br	x17

0000000000403280 <fputs_unlocked@plt>:
  403280:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403284:	ldr	x17, [x16, #928]
  403288:	add	x16, x16, #0x3a0
  40328c:	br	x17

0000000000403290 <__freading@plt>:
  403290:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403294:	ldr	x17, [x16, #936]
  403298:	add	x16, x16, #0x3a8
  40329c:	br	x17

00000000004032a0 <ftruncate@plt>:
  4032a0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  4032a4:	ldr	x17, [x16, #944]
  4032a8:	add	x16, x16, #0x3b0
  4032ac:	br	x17

00000000004032b0 <symlinkat@plt>:
  4032b0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  4032b4:	ldr	x17, [x16, #952]
  4032b8:	add	x16, x16, #0x3b8
  4032bc:	br	x17

00000000004032c0 <fallocate@plt>:
  4032c0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  4032c4:	ldr	x17, [x16, #960]
  4032c8:	add	x16, x16, #0x3c0
  4032cc:	br	x17

00000000004032d0 <iswprint@plt>:
  4032d0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  4032d4:	ldr	x17, [x16, #968]
  4032d8:	add	x16, x16, #0x3c8
  4032dc:	br	x17

00000000004032e0 <umask@plt>:
  4032e0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  4032e4:	ldr	x17, [x16, #976]
  4032e8:	add	x16, x16, #0x3d0
  4032ec:	br	x17

00000000004032f0 <openat@plt>:
  4032f0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  4032f4:	ldr	x17, [x16, #984]
  4032f8:	add	x16, x16, #0x3d8
  4032fc:	br	x17

0000000000403300 <__assert_fail@plt>:
  403300:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403304:	ldr	x17, [x16, #992]
  403308:	add	x16, x16, #0x3e0
  40330c:	br	x17

0000000000403310 <__errno_location@plt>:
  403310:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403314:	ldr	x17, [x16, #1000]
  403318:	add	x16, x16, #0x3e8
  40331c:	br	x17

0000000000403320 <execlp@plt>:
  403320:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403324:	ldr	x17, [x16, #1008]
  403328:	add	x16, x16, #0x3f0
  40332c:	br	x17

0000000000403330 <getenv@plt>:
  403330:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403334:	ldr	x17, [x16, #1016]
  403338:	add	x16, x16, #0x3f8
  40333c:	br	x17

0000000000403340 <__xstat@plt>:
  403340:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403344:	ldr	x17, [x16, #1024]
  403348:	add	x16, x16, #0x400
  40334c:	br	x17

0000000000403350 <chown@plt>:
  403350:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403354:	ldr	x17, [x16, #1032]
  403358:	add	x16, x16, #0x408
  40335c:	br	x17

0000000000403360 <__getdelim@plt>:
  403360:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403364:	ldr	x17, [x16, #1040]
  403368:	add	x16, x16, #0x410
  40336c:	br	x17

0000000000403370 <waitpid@plt>:
  403370:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403374:	ldr	x17, [x16, #1048]
  403378:	add	x16, x16, #0x418
  40337c:	br	x17

0000000000403380 <unlink@plt>:
  403380:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403384:	ldr	x17, [x16, #1056]
  403388:	add	x16, x16, #0x420
  40338c:	br	x17

0000000000403390 <fchown@plt>:
  403390:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  403394:	ldr	x17, [x16, #1064]
  403398:	add	x16, x16, #0x428
  40339c:	br	x17

00000000004033a0 <mkdir@plt>:
  4033a0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  4033a4:	ldr	x17, [x16, #1072]
  4033a8:	add	x16, x16, #0x430
  4033ac:	br	x17

00000000004033b0 <error_at_line@plt>:
  4033b0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  4033b4:	ldr	x17, [x16, #1080]
  4033b8:	add	x16, x16, #0x438
  4033bc:	br	x17

00000000004033c0 <ioctl@plt>:
  4033c0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  4033c4:	ldr	x17, [x16, #1088]
  4033c8:	add	x16, x16, #0x440
  4033cc:	br	x17

00000000004033d0 <setlocale@plt>:
  4033d0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  4033d4:	ldr	x17, [x16, #1096]
  4033d8:	add	x16, x16, #0x448
  4033dc:	br	x17

00000000004033e0 <acl_free@plt>:
  4033e0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  4033e4:	ldr	x17, [x16, #1104]
  4033e8:	add	x16, x16, #0x450
  4033ec:	br	x17

00000000004033f0 <__fxstatat@plt>:
  4033f0:	adrp	x16, 426000 <__fxstatat@plt+0x22c10>
  4033f4:	ldr	x17, [x16, #1112]
  4033f8:	add	x16, x16, #0x458
  4033fc:	br	x17

Disassembly of section .text:

0000000000403400 <.text>:
  403400:	mov	x29, #0x0                   	// #0
  403404:	mov	x30, #0x0                   	// #0
  403408:	mov	x5, x0
  40340c:	ldr	x1, [sp]
  403410:	add	x2, sp, #0x8
  403414:	mov	x6, sp
  403418:	movz	x0, #0x0, lsl #48
  40341c:	movk	x0, #0x0, lsl #32
  403420:	movk	x0, #0x40, lsl #16
  403424:	movk	x0, #0x37f4
  403428:	movz	x3, #0x0, lsl #48
  40342c:	movk	x3, #0x0, lsl #32
  403430:	movk	x3, #0x41, lsl #16
  403434:	movk	x3, #0x3008
  403438:	movz	x4, #0x0, lsl #48
  40343c:	movk	x4, #0x0, lsl #32
  403440:	movk	x4, #0x41, lsl #16
  403444:	movk	x4, #0x3088
  403448:	bl	402e40 <__libc_start_main@plt>
  40344c:	bl	402fb0 <abort@plt>
  403450:	adrp	x0, 425000 <__fxstatat@plt+0x21c10>
  403454:	ldr	x0, [x0, #4064]
  403458:	cbz	x0, 403460 <__fxstatat@plt+0x70>
  40345c:	b	402f80 <__gmon_start__@plt>
  403460:	ret
  403464:	nop
  403468:	adrp	x0, 426000 <__fxstatat@plt+0x22c10>
  40346c:	add	x0, x0, #0x500
  403470:	adrp	x1, 426000 <__fxstatat@plt+0x22c10>
  403474:	add	x1, x1, #0x500
  403478:	cmp	x1, x0
  40347c:	b.eq	403494 <__fxstatat@plt+0xa4>  // b.none
  403480:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  403484:	ldr	x1, [x1, #184]
  403488:	cbz	x1, 403494 <__fxstatat@plt+0xa4>
  40348c:	mov	x16, x1
  403490:	br	x16
  403494:	ret
  403498:	adrp	x0, 426000 <__fxstatat@plt+0x22c10>
  40349c:	add	x0, x0, #0x500
  4034a0:	adrp	x1, 426000 <__fxstatat@plt+0x22c10>
  4034a4:	add	x1, x1, #0x500
  4034a8:	sub	x1, x1, x0
  4034ac:	lsr	x2, x1, #63
  4034b0:	add	x1, x2, x1, asr #3
  4034b4:	cmp	xzr, x1, asr #1
  4034b8:	asr	x1, x1, #1
  4034bc:	b.eq	4034d4 <__fxstatat@plt+0xe4>  // b.none
  4034c0:	adrp	x2, 413000 <__fxstatat@plt+0xfc10>
  4034c4:	ldr	x2, [x2, #192]
  4034c8:	cbz	x2, 4034d4 <__fxstatat@plt+0xe4>
  4034cc:	mov	x16, x2
  4034d0:	br	x16
  4034d4:	ret
  4034d8:	stp	x29, x30, [sp, #-32]!
  4034dc:	mov	x29, sp
  4034e0:	str	x19, [sp, #16]
  4034e4:	adrp	x19, 426000 <__fxstatat@plt+0x22c10>
  4034e8:	ldrb	w0, [x19, #1336]
  4034ec:	cbnz	w0, 4034fc <__fxstatat@plt+0x10c>
  4034f0:	bl	403468 <__fxstatat@plt+0x78>
  4034f4:	mov	w0, #0x1                   	// #1
  4034f8:	strb	w0, [x19, #1336]
  4034fc:	ldr	x19, [sp, #16]
  403500:	ldp	x29, x30, [sp], #32
  403504:	ret
  403508:	b	403498 <__fxstatat@plt+0xa8>
  40350c:	sub	sp, sp, #0xa0
  403510:	stp	x20, x19, [sp, #144]
  403514:	mov	w19, w0
  403518:	stp	x29, x30, [sp, #112]
  40351c:	stp	x22, x21, [sp, #128]
  403520:	add	x29, sp, #0x70
  403524:	cbnz	w0, 4037b8 <__fxstatat@plt+0x3c8>
  403528:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  40352c:	add	x1, x1, #0x49f
  403530:	mov	w2, #0x5                   	// #5
  403534:	mov	x0, xzr
  403538:	bl	403270 <dcgettext@plt>
  40353c:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  403540:	ldr	x2, [x8, #2472]
  403544:	mov	x1, x0
  403548:	mov	w0, #0x1                   	// #1
  40354c:	mov	x3, x2
  403550:	mov	x4, x2
  403554:	mov	x5, x2
  403558:	bl	402e50 <__printf_chk@plt>
  40355c:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  403560:	add	x1, x1, #0x544
  403564:	mov	w2, #0x5                   	// #5
  403568:	mov	x0, xzr
  40356c:	bl	403270 <dcgettext@plt>
  403570:	adrp	x22, 426000 <__fxstatat@plt+0x22c10>
  403574:	ldr	x1, [x22, #1312]
  403578:	bl	403280 <fputs_unlocked@plt>
  40357c:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  403580:	add	x1, x1, #0x1cf
  403584:	mov	w2, #0x5                   	// #5
  403588:	mov	x0, xzr
  40358c:	bl	403270 <dcgettext@plt>
  403590:	ldr	x1, [x22, #1312]
  403594:	bl	403280 <fputs_unlocked@plt>
  403598:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  40359c:	add	x1, x1, #0x715
  4035a0:	mov	w2, #0x5                   	// #5
  4035a4:	mov	x0, xzr
  4035a8:	bl	403270 <dcgettext@plt>
  4035ac:	ldr	x1, [x22, #1312]
  4035b0:	bl	403280 <fputs_unlocked@plt>
  4035b4:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  4035b8:	add	x1, x1, #0x8e6
  4035bc:	mov	w2, #0x5                   	// #5
  4035c0:	mov	x0, xzr
  4035c4:	bl	403270 <dcgettext@plt>
  4035c8:	ldr	x1, [x22, #1312]
  4035cc:	bl	403280 <fputs_unlocked@plt>
  4035d0:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  4035d4:	add	x1, x1, #0xa77
  4035d8:	mov	w2, #0x5                   	// #5
  4035dc:	mov	x0, xzr
  4035e0:	bl	403270 <dcgettext@plt>
  4035e4:	ldr	x1, [x22, #1312]
  4035e8:	bl	403280 <fputs_unlocked@plt>
  4035ec:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  4035f0:	add	x1, x1, #0xc6f
  4035f4:	mov	w2, #0x5                   	// #5
  4035f8:	mov	x0, xzr
  4035fc:	bl	403270 <dcgettext@plt>
  403600:	ldr	x1, [x22, #1312]
  403604:	bl	403280 <fputs_unlocked@plt>
  403608:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  40360c:	add	x1, x1, #0xdca
  403610:	mov	w2, #0x5                   	// #5
  403614:	mov	x0, xzr
  403618:	bl	403270 <dcgettext@plt>
  40361c:	ldr	x1, [x22, #1312]
  403620:	bl	403280 <fputs_unlocked@plt>
  403624:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  403628:	add	x1, x1, #0xdf7
  40362c:	mov	w2, #0x5                   	// #5
  403630:	mov	x0, xzr
  403634:	bl	403270 <dcgettext@plt>
  403638:	ldr	x1, [x22, #1312]
  40363c:	bl	403280 <fputs_unlocked@plt>
  403640:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  403644:	add	x1, x1, #0x21a
  403648:	mov	w2, #0x5                   	// #5
  40364c:	mov	x0, xzr
  403650:	bl	403270 <dcgettext@plt>
  403654:	ldr	x1, [x22, #1312]
  403658:	bl	403280 <fputs_unlocked@plt>
  40365c:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  403660:	add	x1, x1, #0x2f7
  403664:	mov	w2, #0x5                   	// #5
  403668:	mov	x0, xzr
  40366c:	bl	403270 <dcgettext@plt>
  403670:	ldr	x1, [x22, #1312]
  403674:	bl	403280 <fputs_unlocked@plt>
  403678:	adrp	x8, 413000 <__fxstatat@plt+0xfc10>
  40367c:	add	x8, x8, #0x408
  403680:	ldp	q0, q1, [x8, #48]
  403684:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  403688:	adrp	x20, 413000 <__fxstatat@plt+0xfc10>
  40368c:	add	x1, x1, #0x3d5
  403690:	str	q0, [sp, #48]
  403694:	ldp	q2, q0, [x8, #80]
  403698:	mov	x21, sp
  40369c:	add	x20, x20, #0xe2d
  4036a0:	stp	q1, q2, [sp, #64]
  4036a4:	ldr	q1, [x8]
  4036a8:	str	q0, [sp, #96]
  4036ac:	ldp	q0, q3, [x8, #16]
  4036b0:	stp	q1, q0, [sp]
  4036b4:	str	q3, [sp, #32]
  4036b8:	mov	x0, x20
  4036bc:	bl	403060 <strcmp@plt>
  4036c0:	cbz	w0, 4036cc <__fxstatat@plt+0x2dc>
  4036c4:	ldr	x1, [x21, #16]!
  4036c8:	cbnz	x1, 4036b8 <__fxstatat@plt+0x2c8>
  4036cc:	ldr	x8, [x21, #8]
  4036d0:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  4036d4:	add	x1, x1, #0x434
  4036d8:	mov	w2, #0x5                   	// #5
  4036dc:	cmp	x8, #0x0
  4036e0:	mov	x0, xzr
  4036e4:	csel	x21, x20, x8, eq  // eq = none
  4036e8:	bl	403270 <dcgettext@plt>
  4036ec:	adrp	x2, 413000 <__fxstatat@plt+0xfc10>
  4036f0:	adrp	x3, 414000 <__fxstatat@plt+0x10c10>
  4036f4:	mov	x1, x0
  4036f8:	add	x2, x2, #0xf0e
  4036fc:	add	x3, x3, #0x44b
  403700:	mov	w0, #0x1                   	// #1
  403704:	bl	402e50 <__printf_chk@plt>
  403708:	mov	w0, #0x5                   	// #5
  40370c:	mov	x1, xzr
  403710:	bl	4033d0 <setlocale@plt>
  403714:	cbz	x0, 403748 <__fxstatat@plt+0x358>
  403718:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40371c:	add	x1, x1, #0x473
  403720:	mov	w2, #0x3                   	// #3
  403724:	bl	402e20 <strncmp@plt>
  403728:	cbz	w0, 403748 <__fxstatat@plt+0x358>
  40372c:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  403730:	add	x1, x1, #0x477
  403734:	mov	w2, #0x5                   	// #5
  403738:	mov	x0, xzr
  40373c:	bl	403270 <dcgettext@plt>
  403740:	ldr	x1, [x22, #1312]
  403744:	bl	403280 <fputs_unlocked@plt>
  403748:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40374c:	add	x1, x1, #0x4be
  403750:	mov	w2, #0x5                   	// #5
  403754:	mov	x0, xzr
  403758:	bl	403270 <dcgettext@plt>
  40375c:	adrp	x2, 414000 <__fxstatat@plt+0x10c10>
  403760:	mov	x1, x0
  403764:	add	x2, x2, #0x44b
  403768:	mov	w0, #0x1                   	// #1
  40376c:	mov	x3, x20
  403770:	bl	402e50 <__printf_chk@plt>
  403774:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  403778:	add	x1, x1, #0x4d9
  40377c:	mov	w2, #0x5                   	// #5
  403780:	mov	x0, xzr
  403784:	bl	403270 <dcgettext@plt>
  403788:	adrp	x8, 415000 <__fxstatat@plt+0x11c10>
  40378c:	adrp	x9, 414000 <__fxstatat@plt+0x10c10>
  403790:	add	x8, x8, #0x5ec
  403794:	add	x9, x9, #0x3f1
  403798:	cmp	x21, x20
  40379c:	mov	x1, x0
  4037a0:	csel	x3, x9, x8, eq  // eq = none
  4037a4:	mov	w0, #0x1                   	// #1
  4037a8:	mov	x2, x21
  4037ac:	bl	402e50 <__printf_chk@plt>
  4037b0:	mov	w0, w19
  4037b4:	bl	402ba0 <exit@plt>
  4037b8:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  4037bc:	ldr	x20, [x8, #1288]
  4037c0:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  4037c4:	add	x1, x1, #0x478
  4037c8:	mov	w2, #0x5                   	// #5
  4037cc:	mov	x0, xzr
  4037d0:	bl	403270 <dcgettext@plt>
  4037d4:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  4037d8:	ldr	x3, [x8, #2472]
  4037dc:	mov	x2, x0
  4037e0:	mov	w1, #0x1                   	// #1
  4037e4:	mov	x0, x20
  4037e8:	bl	403050 <__fprintf_chk@plt>
  4037ec:	mov	w0, w19
  4037f0:	bl	402ba0 <exit@plt>
  4037f4:	sub	sp, sp, #0x160
  4037f8:	stp	x29, x30, [sp, #256]
  4037fc:	stp	x28, x27, [sp, #272]
  403800:	stp	x26, x25, [sp, #288]
  403804:	stp	x24, x23, [sp, #304]
  403808:	stp	x22, x21, [sp, #320]
  40380c:	stp	x20, x19, [sp, #336]
  403810:	ldr	x8, [x1]
  403814:	mov	w22, w0
  403818:	add	x29, sp, #0x100
  40381c:	mov	x20, x1
  403820:	mov	x0, x8
  403824:	bl	40c520 <__fxstatat@plt+0x9130>
  403828:	adrp	x1, 415000 <__fxstatat@plt+0x11c10>
  40382c:	add	x1, x1, #0x5ec
  403830:	mov	w0, #0x6                   	// #6
  403834:	bl	4033d0 <setlocale@plt>
  403838:	adrp	x19, 413000 <__fxstatat@plt+0xfc10>
  40383c:	add	x19, x19, #0xf12
  403840:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  403844:	add	x1, x1, #0xe35
  403848:	mov	x0, x19
  40384c:	bl	402e30 <bindtextdomain@plt>
  403850:	mov	x0, x19
  403854:	bl	403030 <textdomain@plt>
  403858:	adrp	x0, 40a000 <__fxstatat@plt+0x6c10>
  40385c:	add	x0, x0, #0x54
  403860:	bl	413090 <__fxstatat@plt+0xfca0>
  403864:	add	x0, sp, #0x28
  403868:	bl	408294 <__fxstatat@plt+0x4ea4>
  40386c:	mov	w8, #0x101                 	// #257
  403870:	str	w8, [sp, #60]
  403874:	mov	w8, #0x1000000             	// #16777216
  403878:	movi	v0.2s, #0x4
  40387c:	str	w8, [sp, #80]
  403880:	adrp	x8, 413000 <__fxstatat@plt+0xfc10>
  403884:	stur	d0, [sp, #44]
  403888:	ldr	d0, [x8, #200]
  40388c:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  403890:	mov	w9, #0x100                 	// #256
  403894:	mov	w21, #0x1                   	// #1
  403898:	add	x8, x8, #0x540
  40389c:	mov	w0, wzr
  4038a0:	str	wzr, [sp, #96]
  4038a4:	strb	wzr, [sp, #74]
  4038a8:	str	wzr, [sp, #68]
  4038ac:	strh	wzr, [sp, #72]
  4038b0:	strh	w9, [sp, #64]
  4038b4:	strb	wzr, [sp, #84]
  4038b8:	str	wzr, [sp, #40]
  4038bc:	strb	wzr, [sp, #79]
  4038c0:	stur	wzr, [sp, #85]
  4038c4:	stp	xzr, xzr, [sp, #104]
  4038c8:	stur	w21, [sp, #75]
  4038cc:	stp	xzr, xzr, [x8, #16]
  4038d0:	stur	d0, [sp, #52]
  4038d4:	strh	wzr, [x8]
  4038d8:	bl	4032e0 <umask@plt>
  4038dc:	adrp	x25, 413000 <__fxstatat@plt+0xfc10>
  4038e0:	adrp	x26, 413000 <__fxstatat@plt+0xfc10>
  4038e4:	adrp	x23, 413000 <__fxstatat@plt+0xfc10>
  4038e8:	mov	w27, wzr
  4038ec:	mov	x24, xzr
  4038f0:	mov	x19, xzr
  4038f4:	add	x25, x25, #0xe47
  4038f8:	add	x26, x26, #0x1c8
  4038fc:	adrp	x28, 426000 <__fxstatat@plt+0x22c10>
  403900:	add	x23, x23, #0xd0
  403904:	str	xzr, [sp, #8]
  403908:	str	wzr, [sp, #4]
  40390c:	str	wzr, [sp, #20]
  403910:	str	xzr, [sp, #24]
  403914:	str	wzr, [sp, #36]
  403918:	mov	w0, w22
  40391c:	mov	x1, x20
  403920:	mov	x2, x25
  403924:	mov	x3, x26
  403928:	mov	x4, xzr
  40392c:	bl	403040 <getopt_long@plt>
  403930:	add	w8, w0, #0x3
  403934:	cmp	w8, #0x79
  403938:	b.hi	403958 <__fxstatat@plt+0x568>  // b.pmore
  40393c:	adr	x9, 403918 <__fxstatat@plt+0x528>
  403940:	ldrh	w10, [x23, x8, lsl #1]
  403944:	add	x9, x9, x10, lsl #2
  403948:	br	x9
  40394c:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  403950:	strb	w21, [x8, #1346]
  403954:	b	403918 <__fxstatat@plt+0x528>
  403958:	cmp	w0, #0x100
  40395c:	b.eq	4039d4 <__fxstatat@plt+0x5e4>  // b.none
  403960:	cmp	w0, #0x101
  403964:	b.ne	404180 <__fxstatat@plt+0xd90>  // b.any
  403968:	ldr	x0, [x28, #1296]
  40396c:	bl	410b48 <__fxstatat@plt+0xd758>
  403970:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  403974:	str	x0, [x8, #1152]
  403978:	mov	w8, #0x1                   	// #1
  40397c:	str	w8, [sp, #36]
  403980:	b	403918 <__fxstatat@plt+0x528>
  403984:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  403988:	mov	w0, #0x11                  	// #17
  40398c:	mov	x1, xzr
  403990:	strb	w21, [x8, #1344]
  403994:	bl	402d50 <signal@plt>
  403998:	b	403918 <__fxstatat@plt+0x528>
  40399c:	ldr	x8, [x28, #1296]
  4039a0:	adrp	x9, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  4039a4:	str	x8, [x9, #1368]
  4039a8:	b	403918 <__fxstatat@plt+0x528>
  4039ac:	ldr	x8, [x28, #1296]
  4039b0:	adrp	x9, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  4039b4:	str	x8, [x9, #1360]
  4039b8:	b	403918 <__fxstatat@plt+0x528>
  4039bc:	mov	w8, #0x1                   	// #1
  4039c0:	str	w8, [sp, #20]
  4039c4:	b	403918 <__fxstatat@plt+0x528>
  4039c8:	cbnz	x19, 404058 <__fxstatat@plt+0xc68>
  4039cc:	ldr	x19, [x28, #1296]
  4039d0:	b	403918 <__fxstatat@plt+0x528>
  4039d4:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  4039d8:	mov	w2, #0x5                   	// #5
  4039dc:	mov	x0, xzr
  4039e0:	add	x1, x1, #0xe82
  4039e4:	b	403a00 <__fxstatat@plt+0x610>
  4039e8:	ldr	x8, [x28, #1296]
  4039ec:	cbz	x8, 403918 <__fxstatat@plt+0x528>
  4039f0:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  4039f4:	mov	w2, #0x5                   	// #5
  4039f8:	mov	x0, xzr
  4039fc:	add	x1, x1, #0xecb
  403a00:	bl	403270 <dcgettext@plt>
  403a04:	mov	x2, x0
  403a08:	mov	w0, wzr
  403a0c:	mov	w1, wzr
  403a10:	bl	402bc0 <error@plt>
  403a14:	b	403918 <__fxstatat@plt+0x528>
  403a18:	ldr	x8, [x28, #1296]
  403a1c:	mov	w27, #0x1                   	// #1
  403a20:	str	x8, [sp, #8]
  403a24:	b	403918 <__fxstatat@plt+0x528>
  403a28:	mov	w8, #0x1                   	// #1
  403a2c:	str	w8, [sp, #4]
  403a30:	b	403918 <__fxstatat@plt+0x528>
  403a34:	ldr	x8, [x28, #1296]
  403a38:	mov	w27, #0x1                   	// #1
  403a3c:	cmp	x8, #0x0
  403a40:	csel	x24, x24, x8, eq  // eq = none
  403a44:	b	403918 <__fxstatat@plt+0x528>
  403a48:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  403a4c:	strb	w21, [x8, #1345]
  403a50:	b	403918 <__fxstatat@plt+0x528>
  403a54:	ldr	x8, [x28, #1296]
  403a58:	str	x8, [sp, #24]
  403a5c:	b	403918 <__fxstatat@plt+0x528>
  403a60:	strb	w21, [sp, #71]
  403a64:	b	403918 <__fxstatat@plt+0x528>
  403a68:	strb	w21, [sp, #86]
  403a6c:	b	403918 <__fxstatat@plt+0x528>
  403a70:	adrp	x28, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  403a74:	ldrb	w8, [x28, #1345]
  403a78:	tbz	w8, #0, 403a9c <__fxstatat@plt+0x6ac>
  403a7c:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  403a80:	ldrb	w8, [x8, #1344]
  403a84:	cmp	w8, #0x1
  403a88:	b.eq	4040a0 <__fxstatat@plt+0xcb0>  // b.none
  403a8c:	cbz	x19, 403ae8 <__fxstatat@plt+0x6f8>
  403a90:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  403a94:	add	x1, x1, #0xf69
  403a98:	b	4040b4 <__fxstatat@plt+0xcc4>
  403a9c:	cbz	x19, 403ae8 <__fxstatat@plt+0x6f8>
  403aa0:	add	x2, sp, #0x78
  403aa4:	mov	w0, wzr
  403aa8:	mov	x1, x19
  403aac:	bl	403340 <__xstat@plt>
  403ab0:	ldr	w9, [sp, #4]
  403ab4:	cmp	w0, #0x0
  403ab8:	cset	w8, eq  // eq = none
  403abc:	orr	w8, w9, w8
  403ac0:	tbz	w8, #0, 4041e4 <__fxstatat@plt+0xdf4>
  403ac4:	cbnz	w0, 403ad8 <__fxstatat@plt+0x6e8>
  403ac8:	ldr	w8, [sp, #136]
  403acc:	and	w8, w8, #0xf000
  403ad0:	cmp	w8, #0x4, lsl #12
  403ad4:	b.ne	404268 <__fxstatat@plt+0xe78>  // b.any
  403ad8:	mov	w21, #0x1                   	// #1
  403adc:	tbnz	w27, #0, 403af0 <__fxstatat@plt+0x700>
  403ae0:	mov	w0, wzr
  403ae4:	b	403b0c <__fxstatat@plt+0x71c>
  403ae8:	mov	w21, wzr
  403aec:	tbz	w27, #0, 403ae0 <__fxstatat@plt+0x6f0>
  403af0:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  403af4:	add	x1, x1, #0xfd3
  403af8:	mov	w2, #0x5                   	// #5
  403afc:	mov	x0, xzr
  403b00:	bl	403270 <dcgettext@plt>
  403b04:	mov	x1, x24
  403b08:	bl	409f54 <__fxstatat@plt+0x6b64>
  403b0c:	ldr	x8, [sp, #8]
  403b10:	str	w0, [sp, #40]
  403b14:	mov	x0, x8
  403b18:	bl	4098b8 <__fxstatat@plt+0x64c8>
  403b1c:	ldrb	w8, [sp, #77]
  403b20:	cbz	w8, 403b2c <__fxstatat@plt+0x73c>
  403b24:	ldrb	w8, [sp, #73]
  403b28:	cbnz	w8, 404064 <__fxstatat@plt+0xc74>
  403b2c:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  403b30:	ldrb	w9, [x28, #1345]
  403b34:	ldrsw	x26, [x8, #1304]
  403b38:	sxtw	x8, w22
  403b3c:	orr	w9, w21, w9
  403b40:	sub	x23, x8, x26
  403b44:	eor	w8, w9, #0x1
  403b48:	and	w9, w8, #0x1
  403b4c:	cmp	w23, w9
  403b50:	add	x22, x20, x26, lsl #3
  403b54:	b.le	404070 <__fxstatat@plt+0xc80>
  403b58:	ldr	w9, [sp, #20]
  403b5c:	tbz	w9, #0, 403b7c <__fxstatat@plt+0x78c>
  403b60:	cbnz	w21, 4040ac <__fxstatat@plt+0xcbc>
  403b64:	cmp	w23, #0x3
  403b68:	b.ge	4040d0 <__fxstatat@plt+0xce0>  // b.tcont
  403b6c:	mov	x19, xzr
  403b70:	ldr	x21, [sp, #24]
  403b74:	cbnz	x21, 403c24 <__fxstatat@plt+0x834>
  403b78:	b	403c7c <__fxstatat@plt+0x88c>
  403b7c:	cmp	w23, #0x2
  403b80:	cset	w9, lt  // lt = tstop
  403b84:	orn	w8, w9, w8
  403b88:	tbnz	w8, #0, 403c1c <__fxstatat@plt+0x82c>
  403b8c:	sub	x21, x23, #0x1
  403b90:	ldr	x24, [x22, x21, lsl #3]
  403b94:	mov	x0, x24
  403b98:	bl	40a348 <__fxstatat@plt+0x6f58>
  403b9c:	mov	x25, x0
  403ba0:	bl	402b80 <strlen@plt>
  403ba4:	cbz	x0, 403bbc <__fxstatat@plt+0x7cc>
  403ba8:	add	x8, x0, x25
  403bac:	ldurb	w8, [x8, #-1]
  403bb0:	cmp	w8, #0x2f
  403bb4:	cset	w27, eq  // eq = none
  403bb8:	b	403bc0 <__fxstatat@plt+0x7d0>
  403bbc:	mov	w27, #0x1                   	// #1
  403bc0:	add	x2, sp, #0x78
  403bc4:	mov	w0, wzr
  403bc8:	mov	x1, x24
  403bcc:	bl	403340 <__xstat@plt>
  403bd0:	cbz	w0, 403be0 <__fxstatat@plt+0x7f0>
  403bd4:	bl	403310 <__errno_location@plt>
  403bd8:	ldr	w25, [x0]
  403bdc:	b	403be4 <__fxstatat@plt+0x7f4>
  403be0:	mov	w25, wzr
  403be4:	ldr	w9, [sp, #136]
  403be8:	cmp	w25, #0x0
  403bec:	cset	w8, eq  // eq = none
  403bf0:	and	w9, w9, #0xf000
  403bf4:	cmp	w9, #0x4, lsl #12
  403bf8:	cset	w9, eq  // eq = none
  403bfc:	tst	w25, #0xfffffffd
  403c00:	b.ne	404224 <__fxstatat@plt+0xe34>  // b.any
  403c04:	and	w8, w8, w9
  403c08:	cmp	w27, w8
  403c0c:	b.hi	404230 <__fxstatat@plt+0xe40>  // b.pmore
  403c10:	cbz	w8, 403f14 <__fxstatat@plt+0xb24>
  403c14:	ldr	x19, [x22, x21, lsl #3]
  403c18:	mov	w23, w21
  403c1c:	ldr	x21, [sp, #24]
  403c20:	cbz	x21, 403c7c <__fxstatat@plt+0x88c>
  403c24:	mov	x0, x21
  403c28:	bl	40bfc4 <__fxstatat@plt+0x8bd4>
  403c2c:	cbz	x0, 404084 <__fxstatat@plt+0xc94>
  403c30:	mov	x24, x0
  403c34:	mov	w0, wzr
  403c38:	mov	w1, wzr
  403c3c:	mov	w2, wzr
  403c40:	mov	x3, x24
  403c44:	mov	x4, xzr
  403c48:	bl	40c384 <__fxstatat@plt+0x8f94>
  403c4c:	adrp	x21, 426000 <__fxstatat@plt+0x22c10>
  403c50:	add	x21, x21, #0x470
  403c54:	str	w0, [x21]
  403c58:	add	x4, x21, #0x4
  403c5c:	mov	w1, #0x1                   	// #1
  403c60:	mov	w0, wzr
  403c64:	mov	w2, wzr
  403c68:	mov	x3, x24
  403c6c:	bl	40c384 <__fxstatat@plt+0x8f94>
  403c70:	str	w0, [x21, #8]
  403c74:	mov	x0, x24
  403c78:	bl	4030e0 <free@plt>
  403c7c:	ldr	w8, [sp, #36]
  403c80:	tbz	w8, #0, 403cb4 <__fxstatat@plt+0x8c4>
  403c84:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  403c88:	ldrb	w8, [x8, #1344]
  403c8c:	tbnz	w8, #0, 403cb4 <__fxstatat@plt+0x8c4>
  403c90:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  403c94:	add	x1, x1, #0xaf
  403c98:	mov	w2, #0x5                   	// #5
  403c9c:	mov	x0, xzr
  403ca0:	bl	403270 <dcgettext@plt>
  403ca4:	mov	x2, x0
  403ca8:	mov	w0, wzr
  403cac:	mov	w1, wzr
  403cb0:	bl	402bc0 <error@plt>
  403cb4:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  403cb8:	ldrb	w8, [x8, #1346]
  403cbc:	cmp	w8, #0x1
  403cc0:	b.ne	403d14 <__fxstatat@plt+0x924>  // b.any
  403cc4:	ldrb	w8, [sp, #71]
  403cc8:	cbnz	w8, 404110 <__fxstatat@plt+0xd20>
  403ccc:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  403cd0:	ldrb	w8, [x8, #1344]
  403cd4:	cmp	w8, #0x1
  403cd8:	b.eq	40411c <__fxstatat@plt+0xd2c>  // b.none
  403cdc:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  403ce0:	ldr	w8, [x8, #1136]
  403ce4:	mov	w9, #0xffff0e00            	// #-61952
  403ce8:	tst	w8, w9
  403cec:	b.eq	403d14 <__fxstatat@plt+0x924>  // b.none
  403cf0:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  403cf4:	add	x1, x1, #0x179
  403cf8:	mov	w2, #0x5                   	// #5
  403cfc:	mov	x0, xzr
  403d00:	bl	403270 <dcgettext@plt>
  403d04:	mov	x2, x0
  403d08:	mov	w0, wzr
  403d0c:	mov	w1, wzr
  403d10:	bl	402bc0 <error@plt>
  403d14:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  403d18:	ldr	x0, [x8, #1360]
  403d1c:	cbz	x0, 403d88 <__fxstatat@plt+0x998>
  403d20:	bl	402ea0 <getpwnam@plt>
  403d24:	cbz	x0, 403e44 <__fxstatat@plt+0xa54>
  403d28:	ldr	w8, [x0, #16]
  403d2c:	adrp	x9, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  403d30:	str	w8, [x9, #1348]
  403d34:	bl	403200 <endpwent@plt>
  403d38:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  403d3c:	ldr	x0, [x8, #1368]
  403d40:	cbz	x0, 403da0 <__fxstatat@plt+0x9b0>
  403d44:	bl	402c40 <getgrnam@plt>
  403d48:	cbz	x0, 403e8c <__fxstatat@plt+0xa9c>
  403d4c:	ldr	w8, [x0, #16]
  403d50:	adrp	x9, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  403d54:	str	w8, [x9, #1352]
  403d58:	bl	402cf0 <endgrent@plt>
  403d5c:	ldrb	w8, [x28, #1345]
  403d60:	cmp	w8, #0x1
  403d64:	b.ne	403db8 <__fxstatat@plt+0x9c8>  // b.any
  403d68:	adrp	x2, 404000 <__fxstatat@plt+0xc10>
  403d6c:	add	x2, x2, #0x2c8
  403d70:	add	x3, sp, #0x28
  403d74:	mov	w0, w23
  403d78:	mov	x1, x22
  403d7c:	bl	40eda4 <__fxstatat@plt+0xb9b4>
  403d80:	mov	w21, w0
  403d84:	b	403ff4 <__fxstatat@plt+0xc04>
  403d88:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  403d8c:	mov	w9, #0xffffffff            	// #-1
  403d90:	str	w9, [x8, #1348]
  403d94:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  403d98:	ldr	x0, [x8, #1368]
  403d9c:	cbnz	x0, 403d44 <__fxstatat@plt+0x954>
  403da0:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  403da4:	mov	w9, #0xffffffff            	// #-1
  403da8:	str	w9, [x8, #1352]
  403dac:	ldrb	w8, [x28, #1345]
  403db0:	cmp	w8, #0x1
  403db4:	b.eq	403d68 <__fxstatat@plt+0x978>  // b.none
  403db8:	bl	409008 <__fxstatat@plt+0x5c18>
  403dbc:	cbz	x19, 403ed4 <__fxstatat@plt+0xae4>
  403dc0:	add	x0, sp, #0x28
  403dc4:	bl	404cb0 <__fxstatat@plt+0x18c0>
  403dc8:	cmp	w23, #0x1
  403dcc:	b.lt	403f0c <__fxstatat@plt+0xb1c>  // b.tstop
  403dd0:	ldr	w8, [sp, #4]
  403dd4:	mov	w24, w23
  403dd8:	tbz	w8, #0, 403f34 <__fxstatat@plt+0xb44>
  403ddc:	ldr	x21, [x22]
  403de0:	mov	x0, x21
  403de4:	bl	40a348 <__fxstatat@plt+0x6f58>
  403de8:	mov	x1, x0
  403dec:	mov	x0, x19
  403df0:	mov	x2, xzr
  403df4:	bl	40a6b4 <__fxstatat@plt+0x72c4>
  403df8:	mov	x22, x0
  403dfc:	add	x2, sp, #0x28
  403e00:	mov	w3, #0x1                   	// #1
  403e04:	mov	x0, x21
  403e08:	mov	x1, x22
  403e0c:	bl	40492c <__fxstatat@plt+0x153c>
  403e10:	tbz	w0, #0, 403f88 <__fxstatat@plt+0xb98>
  403e14:	add	x2, sp, #0x28
  403e18:	mov	x0, x21
  403e1c:	mov	x1, x22
  403e20:	bl	404348 <__fxstatat@plt+0xf58>
  403e24:	mov	w21, w0
  403e28:	mov	x0, x22
  403e2c:	bl	4030e0 <free@plt>
  403e30:	mvn	w8, w21
  403e34:	and	w21, w8, #0x1
  403e38:	cmp	w23, #0x1
  403e3c:	b.eq	403ff4 <__fxstatat@plt+0xc04>  // b.none
  403e40:	b	403f9c <__fxstatat@plt+0xbac>
  403e44:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  403e48:	ldr	x0, [x8, #1360]
  403e4c:	add	x3, sp, #0x78
  403e50:	mov	x1, xzr
  403e54:	mov	w2, wzr
  403e58:	mov	x4, xzr
  403e5c:	bl	410be4 <__fxstatat@plt+0xd7f4>
  403e60:	cbnz	w0, 404188 <__fxstatat@plt+0xd98>
  403e64:	ldr	x8, [sp, #120]
  403e68:	lsr	x9, x8, #32
  403e6c:	cbnz	x9, 404188 <__fxstatat@plt+0xd98>
  403e70:	adrp	x9, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  403e74:	str	w8, [x9, #1348]
  403e78:	bl	403200 <endpwent@plt>
  403e7c:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  403e80:	ldr	x0, [x8, #1368]
  403e84:	cbnz	x0, 403d44 <__fxstatat@plt+0x954>
  403e88:	b	403da0 <__fxstatat@plt+0x9b0>
  403e8c:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  403e90:	ldr	x0, [x8, #1368]
  403e94:	add	x3, sp, #0x78
  403e98:	mov	x1, xzr
  403e9c:	mov	w2, wzr
  403ea0:	mov	x4, xzr
  403ea4:	bl	410be4 <__fxstatat@plt+0xd7f4>
  403ea8:	cbnz	w0, 4041a8 <__fxstatat@plt+0xdb8>
  403eac:	ldr	x8, [sp, #120]
  403eb0:	lsr	x9, x8, #32
  403eb4:	cbnz	x9, 4041a8 <__fxstatat@plt+0xdb8>
  403eb8:	adrp	x9, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  403ebc:	str	w8, [x9, #1352]
  403ec0:	bl	402cf0 <endgrent@plt>
  403ec4:	ldrb	w8, [x28, #1345]
  403ec8:	cmp	w8, #0x1
  403ecc:	b.eq	403d68 <__fxstatat@plt+0x978>  // b.none
  403ed0:	b	403db8 <__fxstatat@plt+0x9c8>
  403ed4:	ldp	x19, x20, [x22]
  403ed8:	ldr	w8, [sp, #4]
  403edc:	tbz	w8, #0, 403ef8 <__fxstatat@plt+0xb08>
  403ee0:	add	x2, sp, #0x28
  403ee4:	mov	x0, x19
  403ee8:	mov	x1, x20
  403eec:	mov	w3, wzr
  403ef0:	bl	40492c <__fxstatat@plt+0x153c>
  403ef4:	tbz	w0, #0, 403f2c <__fxstatat@plt+0xb3c>
  403ef8:	add	x2, sp, #0x28
  403efc:	mov	x0, x19
  403f00:	mov	x1, x20
  403f04:	bl	404348 <__fxstatat@plt+0xf58>
  403f08:	tbz	w0, #0, 403f2c <__fxstatat@plt+0xb3c>
  403f0c:	mov	w21, wzr
  403f10:	b	403ff4 <__fxstatat@plt+0xc04>
  403f14:	cmp	w23, #0x3
  403f18:	b.ge	4042a0 <__fxstatat@plt+0xeb0>  // b.tcont
  403f1c:	mov	w23, #0x2                   	// #2
  403f20:	ldr	x21, [sp, #24]
  403f24:	cbnz	x21, 403c24 <__fxstatat@plt+0x834>
  403f28:	b	403c7c <__fxstatat@plt+0x88c>
  403f2c:	mov	w21, #0x1                   	// #1
  403f30:	b	403ff4 <__fxstatat@plt+0xc04>
  403f34:	mov	w21, wzr
  403f38:	ldr	x20, [x22], #8
  403f3c:	mov	x0, x20
  403f40:	bl	40a348 <__fxstatat@plt+0x6f58>
  403f44:	mov	x1, x0
  403f48:	mov	x0, x19
  403f4c:	mov	x2, xzr
  403f50:	bl	40a6b4 <__fxstatat@plt+0x72c4>
  403f54:	mov	x23, x0
  403f58:	add	x2, sp, #0x28
  403f5c:	mov	x0, x20
  403f60:	mov	x1, x23
  403f64:	bl	404348 <__fxstatat@plt+0xf58>
  403f68:	mov	w20, w0
  403f6c:	mov	x0, x23
  403f70:	bl	4030e0 <free@plt>
  403f74:	tst	w20, #0x1
  403f78:	csinc	w21, w21, wzr, ne  // ne = any
  403f7c:	subs	x24, x24, #0x1
  403f80:	b.ne	403f38 <__fxstatat@plt+0xb48>  // b.any
  403f84:	b	403ff4 <__fxstatat@plt+0xc04>
  403f88:	mov	x0, x22
  403f8c:	bl	4030e0 <free@plt>
  403f90:	mov	w21, #0x1                   	// #1
  403f94:	cmp	w23, #0x1
  403f98:	b.eq	403ff4 <__fxstatat@plt+0xc04>  // b.none
  403f9c:	add	x8, x20, x26, lsl #3
  403fa0:	add	x23, x8, #0x8
  403fa4:	sub	x24, x24, #0x1
  403fa8:	ldr	x20, [x23], #8
  403fac:	mov	x0, x20
  403fb0:	bl	40a348 <__fxstatat@plt+0x6f58>
  403fb4:	mov	x1, x0
  403fb8:	mov	x0, x19
  403fbc:	mov	x2, xzr
  403fc0:	bl	40a6b4 <__fxstatat@plt+0x72c4>
  403fc4:	mov	x22, x0
  403fc8:	add	x2, sp, #0x28
  403fcc:	mov	x0, x20
  403fd0:	mov	x1, x22
  403fd4:	bl	404348 <__fxstatat@plt+0xf58>
  403fd8:	mov	w20, w0
  403fdc:	mov	x0, x22
  403fe0:	bl	4030e0 <free@plt>
  403fe4:	tst	w20, #0x1
  403fe8:	csinc	w21, w21, wzr, ne  // ne = any
  403fec:	subs	x24, x24, #0x1
  403ff0:	b.ne	403fa8 <__fxstatat@plt+0xbb8>  // b.any
  403ff4:	mov	w0, w21
  403ff8:	ldp	x20, x19, [sp, #336]
  403ffc:	ldp	x22, x21, [sp, #320]
  404000:	ldp	x24, x23, [sp, #304]
  404004:	ldp	x26, x25, [sp, #288]
  404008:	ldp	x28, x27, [sp, #272]
  40400c:	ldp	x29, x30, [sp, #256]
  404010:	add	sp, sp, #0x160
  404014:	ret
  404018:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  40401c:	adrp	x9, 426000 <__fxstatat@plt+0x22c10>
  404020:	ldr	x0, [x8, #1312]
  404024:	ldr	x3, [x9, #1168]
  404028:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  40402c:	adrp	x2, 413000 <__fxstatat@plt+0xfc10>
  404030:	adrp	x4, 413000 <__fxstatat@plt+0xfc10>
  404034:	add	x1, x1, #0xe2d
  404038:	add	x2, x2, #0xf0e
  40403c:	add	x4, x4, #0xf1c
  404040:	mov	x5, xzr
  404044:	bl	4106dc <__fxstatat@plt+0xd2ec>
  404048:	mov	w0, wzr
  40404c:	bl	402ba0 <exit@plt>
  404050:	mov	w0, wzr
  404054:	bl	40350c <__fxstatat@plt+0x11c>
  404058:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  40405c:	add	x1, x1, #0xe5c
  404060:	b	4040b4 <__fxstatat@plt+0xcc4>
  404064:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  404068:	add	x1, x1, #0xfdf
  40406c:	b	4040b4 <__fxstatat@plt+0xcc4>
  404070:	cmp	w23, #0x0
  404074:	b.gt	404148 <__fxstatat@plt+0xd58>
  404078:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40407c:	add	x1, x1, #0x9
  404080:	b	404124 <__fxstatat@plt+0xd34>
  404084:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  404088:	add	x1, x1, #0x9f
  40408c:	mov	w2, #0x5                   	// #5
  404090:	bl	403270 <dcgettext@plt>
  404094:	mov	x19, x0
  404098:	mov	x0, x21
  40409c:	b	4041cc <__fxstatat@plt+0xddc>
  4040a0:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  4040a4:	add	x1, x1, #0xf2c
  4040a8:	b	4040b4 <__fxstatat@plt+0xcc4>
  4040ac:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  4040b0:	add	x1, x1, #0x48
  4040b4:	mov	w2, #0x5                   	// #5
  4040b8:	mov	x0, xzr
  4040bc:	bl	403270 <dcgettext@plt>
  4040c0:	mov	x2, x0
  4040c4:	mov	w0, #0x1                   	// #1
  4040c8:	mov	w1, wzr
  4040cc:	bl	402bc0 <error@plt>
  4040d0:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  4040d4:	add	x1, x1, #0x8e
  4040d8:	mov	w2, #0x5                   	// #5
  4040dc:	mov	x0, xzr
  4040e0:	bl	403270 <dcgettext@plt>
  4040e4:	ldr	x1, [x22, #16]
  4040e8:	mov	x19, x0
  4040ec:	mov	w0, #0x4                   	// #4
  4040f0:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  4040f4:	mov	x3, x0
  4040f8:	mov	w0, wzr
  4040fc:	mov	w1, wzr
  404100:	mov	x2, x19
  404104:	bl	402bc0 <error@plt>
  404108:	mov	w0, #0x1                   	// #1
  40410c:	bl	40350c <__fxstatat@plt+0x11c>
  404110:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  404114:	add	x1, x1, #0xf7
  404118:	b	404124 <__fxstatat@plt+0xd34>
  40411c:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  404120:	add	x1, x1, #0x13f
  404124:	mov	w2, #0x5                   	// #5
  404128:	mov	x0, xzr
  40412c:	bl	403270 <dcgettext@plt>
  404130:	mov	x2, x0
  404134:	mov	w0, wzr
  404138:	mov	w1, wzr
  40413c:	bl	402bc0 <error@plt>
  404140:	mov	w0, #0x1                   	// #1
  404144:	bl	40350c <__fxstatat@plt+0x11c>
  404148:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40414c:	add	x1, x1, #0x1e
  404150:	mov	w2, #0x5                   	// #5
  404154:	mov	x0, xzr
  404158:	bl	403270 <dcgettext@plt>
  40415c:	ldr	x1, [x22]
  404160:	mov	x19, x0
  404164:	mov	w0, #0x4                   	// #4
  404168:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  40416c:	mov	x3, x0
  404170:	mov	w0, wzr
  404174:	mov	w1, wzr
  404178:	mov	x2, x19
  40417c:	bl	402bc0 <error@plt>
  404180:	mov	w0, #0x1                   	// #1
  404184:	bl	40350c <__fxstatat@plt+0x11c>
  404188:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40418c:	add	x1, x1, #0x58f
  404190:	mov	w2, #0x5                   	// #5
  404194:	mov	x0, xzr
  404198:	bl	403270 <dcgettext@plt>
  40419c:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  4041a0:	ldr	x8, [x8, #1360]
  4041a4:	b	4041c4 <__fxstatat@plt+0xdd4>
  4041a8:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  4041ac:	add	x1, x1, #0x59f
  4041b0:	mov	w2, #0x5                   	// #5
  4041b4:	mov	x0, xzr
  4041b8:	bl	403270 <dcgettext@plt>
  4041bc:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  4041c0:	ldr	x8, [x8, #1368]
  4041c4:	mov	x19, x0
  4041c8:	mov	x0, x8
  4041cc:	bl	40e0fc <__fxstatat@plt+0xad0c>
  4041d0:	mov	x3, x0
  4041d4:	mov	w0, #0x1                   	// #1
  4041d8:	mov	w1, wzr
  4041dc:	mov	x2, x19
  4041e0:	bl	402bc0 <error@plt>
  4041e4:	bl	403310 <__errno_location@plt>
  4041e8:	ldr	w20, [x0]
  4041ec:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  4041f0:	add	x1, x1, #0xfa2
  4041f4:	mov	w2, #0x5                   	// #5
  4041f8:	mov	x0, xzr
  4041fc:	bl	403270 <dcgettext@plt>
  404200:	mov	x21, x0
  404204:	mov	w0, #0x4                   	// #4
  404208:	mov	x1, x19
  40420c:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  404210:	mov	x3, x0
  404214:	mov	w0, #0x1                   	// #1
  404218:	mov	w1, w20
  40421c:	mov	x2, x21
  404220:	bl	402bc0 <error@plt>
  404224:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  404228:	add	x1, x1, #0xfa2
  40422c:	b	404238 <__fxstatat@plt+0xe48>
  404230:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  404234:	add	x1, x1, #0xfb6
  404238:	mov	w2, #0x5                   	// #5
  40423c:	mov	x0, xzr
  404240:	bl	403270 <dcgettext@plt>
  404244:	mov	x19, x0
  404248:	mov	w0, #0x4                   	// #4
  40424c:	mov	x1, x24
  404250:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  404254:	mov	x3, x0
  404258:	mov	w0, #0x1                   	// #1
  40425c:	mov	w1, w25
  404260:	mov	x2, x19
  404264:	bl	402bc0 <error@plt>
  404268:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  40426c:	add	x1, x1, #0xfb6
  404270:	mov	w2, #0x5                   	// #5
  404274:	mov	x0, xzr
  404278:	bl	403270 <dcgettext@plt>
  40427c:	mov	x20, x0
  404280:	mov	w0, #0x4                   	// #4
  404284:	mov	x1, x19
  404288:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  40428c:	mov	x3, x0
  404290:	mov	w0, #0x1                   	// #1
  404294:	mov	w1, wzr
  404298:	mov	x2, x20
  40429c:	bl	402bc0 <error@plt>
  4042a0:	adrp	x1, 413000 <__fxstatat@plt+0xfc10>
  4042a4:	add	x1, x1, #0xfb6
  4042a8:	mov	w2, #0x5                   	// #5
  4042ac:	mov	x0, xzr
  4042b0:	bl	403270 <dcgettext@plt>
  4042b4:	ldr	x1, [x22, x21, lsl #3]
  4042b8:	mov	x19, x0
  4042bc:	mov	w0, #0x4                   	// #4
  4042c0:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  4042c4:	b	4041d0 <__fxstatat@plt+0xde0>
  4042c8:	sub	sp, sp, #0x30
  4042cc:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  4042d0:	adrp	x9, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  4042d4:	add	x8, x8, #0x474
  4042d8:	add	x9, x9, #0x544
  4042dc:	ldp	w6, w4, [x8]
  4042e0:	ldp	w7, w8, [x9]
  4042e4:	stp	x20, x19, [sp, #32]
  4042e8:	mov	x19, x2
  4042ec:	adrp	x2, 404000 <__fxstatat@plt+0xc10>
  4042f0:	adrp	x5, 404000 <__fxstatat@plt+0xc10>
  4042f4:	add	x2, x2, #0x81c
  4042f8:	add	x5, x5, #0x8b8
  4042fc:	mov	x3, x19
  404300:	stp	x29, x30, [sp, #16]
  404304:	add	x29, sp, #0x10
  404308:	strb	wzr, [sp, #8]
  40430c:	str	w8, [sp]
  404310:	bl	40bd0c <__fxstatat@plt+0x891c>
  404314:	mvn	w8, w0
  404318:	and	w20, w8, #0x1
  40431c:	tbnz	w8, #0, 404334 <__fxstatat@plt+0xf44>
  404320:	ldrb	w8, [x19, #33]
  404324:	cbz	w8, 404334 <__fxstatat@plt+0xf44>
  404328:	bl	403310 <__errno_location@plt>
  40432c:	mov	w8, #0x5f                  	// #95
  404330:	str	w8, [x0]
  404334:	mov	w0, w20
  404338:	ldp	x20, x19, [sp, #32]
  40433c:	ldp	x29, x30, [sp, #16]
  404340:	add	sp, sp, #0x30
  404344:	ret
  404348:	sub	sp, sp, #0x1f0
  40434c:	stp	x29, x30, [sp, #400]
  404350:	stp	x26, x25, [sp, #432]
  404354:	stp	x24, x23, [sp, #448]
  404358:	stp	x22, x21, [sp, #464]
  40435c:	stp	x20, x19, [sp, #480]
  404360:	ldrb	w8, [x2, #31]
  404364:	mov	x20, x2
  404368:	mov	x19, x1
  40436c:	mov	x21, x0
  404370:	str	x28, [sp, #416]
  404374:	add	x29, sp, #0x190
  404378:	cbz	w8, 4043d0 <__fxstatat@plt+0xfe0>
  40437c:	add	x2, sp, #0x8
  404380:	mov	w0, wzr
  404384:	mov	x1, x21
  404388:	bl	403340 <__xstat@plt>
  40438c:	cbz	w0, 4043d0 <__fxstatat@plt+0xfe0>
  404390:	bl	403310 <__errno_location@plt>
  404394:	ldr	w19, [x0]
  404398:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40439c:	add	x1, x1, #0x5e1
  4043a0:	mov	w2, #0x5                   	// #5
  4043a4:	mov	x0, xzr
  4043a8:	bl	403270 <dcgettext@plt>
  4043ac:	mov	x20, x0
  4043b0:	mov	w0, #0x4                   	// #4
  4043b4:	mov	x1, x21
  4043b8:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  4043bc:	mov	x3, x0
  4043c0:	mov	w0, wzr
  4043c4:	mov	w1, w19
  4043c8:	mov	x2, x20
  4043cc:	b	404794 <__fxstatat@plt+0x13a4>
  4043d0:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  4043d4:	ldrb	w8, [x8, #1346]
  4043d8:	cmp	w8, #0x1
  4043dc:	b.ne	404598 <__fxstatat@plt+0x11a8>  // b.any
  4043e0:	adrp	x22, 426000 <__fxstatat@plt+0x22c10>
  4043e4:	ldr	w8, [x22, #1136]
  4043e8:	mov	w9, #0xffff0e00            	// #-61952
  4043ec:	tst	w8, w9
  4043f0:	b.ne	404598 <__fxstatat@plt+0x11a8>  // b.any
  4043f4:	sub	x2, x29, #0x80
  4043f8:	mov	w0, wzr
  4043fc:	mov	x1, x21
  404400:	bl	403220 <__lxstat@plt>
  404404:	cbnz	w0, 404598 <__fxstatat@plt+0x11a8>
  404408:	add	x2, sp, #0x90
  40440c:	mov	x1, x19
  404410:	bl	403220 <__lxstat@plt>
  404414:	cbnz	w0, 404598 <__fxstatat@plt+0x11a8>
  404418:	ldur	w8, [x29, #-112]
  40441c:	and	w9, w8, #0xf000
  404420:	cmp	w9, #0x8, lsl #12
  404424:	b.ne	404598 <__fxstatat@plt+0x11a8>  // b.any
  404428:	mov	w9, #0xffff0e00            	// #-61952
  40442c:	tst	w8, w9
  404430:	b.ne	404598 <__fxstatat@plt+0x11a8>  // b.any
  404434:	ldr	w8, [sp, #160]
  404438:	and	w9, w8, #0xfffffe00
  40443c:	cmp	w9, #0x8, lsl #12
  404440:	b.ne	404598 <__fxstatat@plt+0x11a8>  // b.any
  404444:	ldur	x9, [x29, #-80]
  404448:	ldr	x10, [sp, #192]
  40444c:	cmp	x9, x10
  404450:	b.ne	404598 <__fxstatat@plt+0x11a8>  // b.any
  404454:	ldr	w9, [x22, #1136]
  404458:	and	w8, w8, #0xfff
  40445c:	cmp	w8, w9
  404460:	b.ne	404598 <__fxstatat@plt+0x11a8>  // b.any
  404464:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  404468:	ldr	w8, [x8, #1348]
  40446c:	cmn	w8, #0x1
  404470:	b.eq	404484 <__fxstatat@plt+0x1094>  // b.none
  404474:	ldr	w9, [sp, #168]
  404478:	cmp	w9, w8
  40447c:	b.eq	4044a8 <__fxstatat@plt+0x10b8>  // b.none
  404480:	b	404598 <__fxstatat@plt+0x11a8>
  404484:	bl	403310 <__errno_location@plt>
  404488:	mov	x22, x0
  40448c:	str	wzr, [x0]
  404490:	bl	402c50 <getuid@plt>
  404494:	cmn	w0, #0x1
  404498:	b.eq	404578 <__fxstatat@plt+0x1188>  // b.none
  40449c:	ldr	w8, [sp, #168]
  4044a0:	cmp	w8, w0
  4044a4:	b.ne	404598 <__fxstatat@plt+0x11a8>  // b.any
  4044a8:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  4044ac:	ldr	w8, [x8, #1352]
  4044b0:	cmn	w8, #0x1
  4044b4:	b.eq	4044c8 <__fxstatat@plt+0x10d8>  // b.none
  4044b8:	ldr	w9, [sp, #172]
  4044bc:	cmp	w9, w8
  4044c0:	b.eq	4044ec <__fxstatat@plt+0x10fc>  // b.none
  4044c4:	b	404598 <__fxstatat@plt+0x11a8>
  4044c8:	bl	403310 <__errno_location@plt>
  4044cc:	mov	x22, x0
  4044d0:	str	wzr, [x0]
  4044d4:	bl	403110 <getgid@plt>
  4044d8:	cmn	w0, #0x1
  4044dc:	b.eq	404584 <__fxstatat@plt+0x1194>  // b.none
  4044e0:	ldr	w8, [sp, #172]
  4044e4:	cmp	w8, w0
  4044e8:	b.ne	404598 <__fxstatat@plt+0x11a8>  // b.any
  4044ec:	mov	x0, x21
  4044f0:	mov	w1, wzr
  4044f4:	bl	402de0 <open@plt>
  4044f8:	tbnz	w0, #31, 404598 <__fxstatat@plt+0x11a8>
  4044fc:	mov	w22, w0
  404500:	mov	x0, x19
  404504:	mov	w1, wzr
  404508:	bl	402de0 <open@plt>
  40450c:	tbnz	w0, #31, 404590 <__fxstatat@plt+0x11a0>
  404510:	adrp	x24, 426000 <__fxstatat@plt+0x22c10>
  404514:	adrp	x25, 427000 <__progname@@GLIBC_2.17+0xad0>
  404518:	mov	w23, w0
  40451c:	add	x24, x24, #0x540
  404520:	add	x25, x25, #0x540
  404524:	mov	w2, #0x1000                	// #4096
  404528:	mov	w0, w22
  40452c:	mov	x1, x24
  404530:	bl	40a7cc <__fxstatat@plt+0x73dc>
  404534:	cbz	x0, 40469c <__fxstatat@plt+0x12ac>
  404538:	mov	x26, x0
  40453c:	mov	w2, #0x1000                	// #4096
  404540:	mov	w0, w23
  404544:	mov	x1, x25
  404548:	bl	40a7cc <__fxstatat@plt+0x73dc>
  40454c:	cmp	x26, x0
  404550:	b.ne	404568 <__fxstatat@plt+0x1178>  // b.any
  404554:	mov	x0, x24
  404558:	mov	x1, x25
  40455c:	mov	x2, x26
  404560:	bl	402ee0 <bcmp@plt>
  404564:	cbz	w0, 404524 <__fxstatat@plt+0x1134>
  404568:	mov	w0, w22
  40456c:	bl	402f60 <close@plt>
  404570:	mov	w0, w23
  404574:	b	404594 <__fxstatat@plt+0x11a4>
  404578:	ldr	w8, [x22]
  40457c:	cbnz	w8, 404598 <__fxstatat@plt+0x11a8>
  404580:	b	40449c <__fxstatat@plt+0x10ac>
  404584:	ldr	w8, [x22]
  404588:	cbnz	w8, 404598 <__fxstatat@plt+0x11a8>
  40458c:	b	4044e0 <__fxstatat@plt+0x10f0>
  404590:	mov	w0, w22
  404594:	bl	402f60 <close@plt>
  404598:	add	x4, sp, #0x8c
  40459c:	mov	x0, x21
  4045a0:	mov	x1, x19
  4045a4:	mov	w2, wzr
  4045a8:	mov	x3, x20
  4045ac:	mov	x5, xzr
  4045b0:	bl	404d38 <__fxstatat@plt+0x1948>
  4045b4:	mov	w8, w0
  4045b8:	mov	w0, wzr
  4045bc:	tbz	w8, #0, 40479c <__fxstatat@plt+0x13ac>
  4045c0:	adrp	x21, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  4045c4:	ldrb	w8, [x21, #1344]
  4045c8:	cmp	w8, #0x1
  4045cc:	b.ne	4046bc <__fxstatat@plt+0x12cc>  // b.any
  4045d0:	bl	402ce0 <fork@plt>
  4045d4:	cmn	w0, #0x1
  4045d8:	b.eq	40460c <__fxstatat@plt+0x121c>  // b.none
  4045dc:	cbz	w0, 4047c4 <__fxstatat@plt+0x13d4>
  4045e0:	sub	x1, x29, #0x80
  4045e4:	mov	w2, wzr
  4045e8:	bl	403370 <waitpid@plt>
  4045ec:	tbnz	w0, #31, 404618 <__fxstatat@plt+0x1228>
  4045f0:	ldurh	w8, [x29, #-128]
  4045f4:	tst	w8, #0xffffff7f
  4045f8:	b.eq	4046bc <__fxstatat@plt+0x12cc>  // b.none
  4045fc:	adrp	x20, 414000 <__fxstatat@plt+0x10c10>
  404600:	mov	w21, wzr
  404604:	add	x20, x20, #0x639
  404608:	b	404628 <__fxstatat@plt+0x1238>
  40460c:	adrp	x20, 414000 <__fxstatat@plt+0x10c10>
  404610:	add	x20, x20, #0x601
  404614:	b	404620 <__fxstatat@plt+0x1230>
  404618:	adrp	x20, 414000 <__fxstatat@plt+0x10c10>
  40461c:	add	x20, x20, #0x627
  404620:	bl	403310 <__errno_location@plt>
  404624:	ldr	w21, [x0]
  404628:	mov	w2, #0x5                   	// #5
  40462c:	mov	x0, xzr
  404630:	mov	x1, x20
  404634:	bl	403270 <dcgettext@plt>
  404638:	mov	x2, x0
  40463c:	mov	w0, wzr
  404640:	mov	w1, w21
  404644:	bl	402bc0 <error@plt>
  404648:	mov	x0, x19
  40464c:	bl	403380 <unlink@plt>
  404650:	mov	w8, w0
  404654:	mov	w0, wzr
  404658:	cbz	w8, 40479c <__fxstatat@plt+0x13ac>
  40465c:	bl	403310 <__errno_location@plt>
  404660:	ldr	w20, [x0]
  404664:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  404668:	add	x1, x1, #0x5f0
  40466c:	mov	w2, #0x5                   	// #5
  404670:	mov	x0, xzr
  404674:	bl	403270 <dcgettext@plt>
  404678:	mov	x21, x0
  40467c:	mov	w0, #0x4                   	// #4
  404680:	mov	x1, x19
  404684:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  404688:	mov	x3, x0
  40468c:	mov	w0, #0x1                   	// #1
  404690:	mov	w1, w20
  404694:	mov	x2, x21
  404698:	bl	402bc0 <error@plt>
  40469c:	mov	w0, w22
  4046a0:	bl	402f60 <close@plt>
  4046a4:	mov	w0, w23
  4046a8:	bl	402f60 <close@plt>
  4046ac:	adrp	x21, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  4046b0:	ldrb	w8, [x21, #1344]
  4046b4:	cmp	w8, #0x1
  4046b8:	b.eq	4045d0 <__fxstatat@plt+0x11e0>  // b.none
  4046bc:	ldrb	w8, [x20, #31]
  4046c0:	cbz	w8, 40470c <__fxstatat@plt+0x131c>
  4046c4:	ldrb	w8, [x21, #1344]
  4046c8:	tbnz	w8, #0, 4046dc <__fxstatat@plt+0x12ec>
  4046cc:	ldr	w8, [sp, #24]
  4046d0:	and	w8, w8, #0xf000
  4046d4:	cmp	w8, #0x8, lsl #12
  4046d8:	b.eq	40470c <__fxstatat@plt+0x131c>  // b.none
  4046dc:	ldp	q0, q1, [sp, #80]
  4046e0:	sub	x8, x29, #0x80
  4046e4:	sub	x1, x29, #0x80
  4046e8:	mov	x0, x19
  4046ec:	stp	q0, q1, [x8]
  4046f0:	bl	40fc30 <__fxstatat@plt+0xc840>
  4046f4:	cbz	w0, 40470c <__fxstatat@plt+0x131c>
  4046f8:	bl	403310 <__errno_location@plt>
  4046fc:	ldr	w20, [x0]
  404700:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  404704:	add	x1, x1, #0x65d
  404708:	b	404768 <__fxstatat@plt+0x1378>
  40470c:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  404710:	add	x8, x8, #0x544
  404714:	ldp	w1, w2, [x8]
  404718:	and	w8, w2, w1
  40471c:	cmn	w8, #0x1
  404720:	b.eq	404744 <__fxstatat@plt+0x1354>  // b.none
  404724:	mov	x0, x19
  404728:	bl	4030a0 <lchown@plt>
  40472c:	cbz	w0, 404744 <__fxstatat@plt+0x1354>
  404730:	bl	403310 <__errno_location@plt>
  404734:	ldr	w20, [x0]
  404738:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40473c:	add	x1, x1, #0x67a
  404740:	b	404768 <__fxstatat@plt+0x1378>
  404744:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  404748:	ldr	w1, [x8, #1136]
  40474c:	mov	x0, x19
  404750:	bl	402dd0 <chmod@plt>
  404754:	cbz	w0, 4047bc <__fxstatat@plt+0x13cc>
  404758:	bl	403310 <__errno_location@plt>
  40475c:	ldr	w20, [x0]
  404760:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  404764:	add	x1, x1, #0x698
  404768:	mov	w2, #0x5                   	// #5
  40476c:	mov	x0, xzr
  404770:	bl	403270 <dcgettext@plt>
  404774:	mov	x21, x0
  404778:	mov	w0, #0x4                   	// #4
  40477c:	mov	x1, x19
  404780:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  404784:	mov	x3, x0
  404788:	mov	w0, wzr
  40478c:	mov	w1, w20
  404790:	mov	x2, x21
  404794:	bl	402bc0 <error@plt>
  404798:	mov	w0, wzr
  40479c:	ldp	x20, x19, [sp, #480]
  4047a0:	ldp	x22, x21, [sp, #464]
  4047a4:	ldp	x24, x23, [sp, #448]
  4047a8:	ldp	x26, x25, [sp, #432]
  4047ac:	ldr	x28, [sp, #416]
  4047b0:	ldp	x29, x30, [sp, #400]
  4047b4:	add	sp, sp, #0x1f0
  4047b8:	ret
  4047bc:	mov	w0, #0x1                   	// #1
  4047c0:	b	40479c <__fxstatat@plt+0x13ac>
  4047c4:	adrp	x20, 426000 <__fxstatat@plt+0x22c10>
  4047c8:	ldr	x0, [x20, #1152]
  4047cc:	mov	x2, x19
  4047d0:	mov	x3, xzr
  4047d4:	mov	x1, x0
  4047d8:	bl	403320 <execlp@plt>
  4047dc:	bl	403310 <__errno_location@plt>
  4047e0:	ldr	w19, [x0]
  4047e4:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  4047e8:	add	x1, x1, #0x619
  4047ec:	mov	w2, #0x5                   	// #5
  4047f0:	mov	x0, xzr
  4047f4:	bl	403270 <dcgettext@plt>
  4047f8:	ldr	x1, [x20, #1152]
  4047fc:	mov	x20, x0
  404800:	mov	w0, #0x4                   	// #4
  404804:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  404808:	mov	x3, x0
  40480c:	mov	w0, #0x1                   	// #1
  404810:	mov	w1, w19
  404814:	mov	x2, x20
  404818:	bl	402bc0 <error@plt>
  40481c:	stp	x29, x30, [sp, #-48]!
  404820:	stp	x22, x21, [sp, #16]
  404824:	stp	x20, x19, [sp, #32]
  404828:	ldrb	w8, [x2, #33]
  40482c:	mov	x21, x2
  404830:	mov	x20, x1
  404834:	mov	x19, x0
  404838:	mov	x29, sp
  40483c:	cbz	w8, 40484c <__fxstatat@plt+0x145c>
  404840:	bl	403310 <__errno_location@plt>
  404844:	mov	w8, #0x5f                  	// #95
  404848:	str	w8, [x0]
  40484c:	mov	w1, #0x1ed                 	// #493
  404850:	mov	x0, x20
  404854:	bl	4033a0 <mkdir@plt>
  404858:	mov	w20, w0
  40485c:	cbnz	w0, 4048a4 <__fxstatat@plt+0x14b4>
  404860:	ldrb	w8, [x21, #46]
  404864:	cbz	w8, 4048a4 <__fxstatat@plt+0x14b4>
  404868:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  40486c:	ldr	x21, [x8, #1312]
  404870:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  404874:	add	x1, x1, #0x5b0
  404878:	mov	w2, #0x5                   	// #5
  40487c:	mov	x0, xzr
  404880:	bl	403270 <dcgettext@plt>
  404884:	mov	x22, x0
  404888:	mov	w0, #0x4                   	// #4
  40488c:	mov	x1, x19
  404890:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  404894:	mov	x2, x0
  404898:	mov	x0, x21
  40489c:	mov	x1, x22
  4048a0:	bl	404a80 <__fxstatat@plt+0x1690>
  4048a4:	mov	w0, w20
  4048a8:	ldp	x20, x19, [sp, #32]
  4048ac:	ldp	x22, x21, [sp, #16]
  4048b0:	ldp	x29, x30, [sp], #48
  4048b4:	ret
  4048b8:	stp	x29, x30, [sp, #-48]!
  4048bc:	stp	x20, x19, [sp, #32]
  4048c0:	ldrb	w8, [x1, #46]
  4048c4:	str	x21, [sp, #16]
  4048c8:	mov	x29, sp
  4048cc:	cbz	w8, 40491c <__fxstatat@plt+0x152c>
  4048d0:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  4048d4:	ldr	x20, [x8, #1312]
  4048d8:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  4048dc:	mov	x19, x0
  4048e0:	add	x1, x1, #0x5b0
  4048e4:	mov	w2, #0x5                   	// #5
  4048e8:	mov	x0, xzr
  4048ec:	bl	403270 <dcgettext@plt>
  4048f0:	mov	x21, x0
  4048f4:	mov	w0, #0x4                   	// #4
  4048f8:	mov	x1, x19
  4048fc:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  404900:	mov	x2, x0
  404904:	mov	x0, x20
  404908:	mov	x1, x21
  40490c:	ldp	x20, x19, [sp, #32]
  404910:	ldr	x21, [sp, #16]
  404914:	ldp	x29, x30, [sp], #48
  404918:	b	404a80 <__fxstatat@plt+0x1690>
  40491c:	ldp	x20, x19, [sp, #32]
  404920:	ldr	x21, [sp, #16]
  404924:	ldp	x29, x30, [sp], #48
  404928:	ret
  40492c:	sub	sp, sp, #0x40
  404930:	stp	x20, x19, [sp, #48]
  404934:	mov	x20, x2
  404938:	mov	x19, x1
  40493c:	stp	x29, x30, [sp, #16]
  404940:	stp	x22, x21, [sp, #32]
  404944:	add	x29, sp, #0x10
  404948:	tbnz	w3, #0, 404978 <__fxstatat@plt+0x1588>
  40494c:	ldrb	w8, [x0]
  404950:	cmp	w8, #0x2f
  404954:	b.ne	404978 <__fxstatat@plt+0x1588>  // b.any
  404958:	ldrb	w8, [x19]
  40495c:	str	wzr, [sp, #8]
  404960:	cmp	w8, #0x2f
  404964:	b.ne	40497c <__fxstatat@plt+0x158c>  // b.any
  404968:	add	x0, sp, #0x8
  40496c:	bl	40ed08 <__fxstatat@plt+0xb918>
  404970:	mov	w22, wzr
  404974:	b	404980 <__fxstatat@plt+0x1590>
  404978:	str	wzr, [sp, #8]
  40497c:	mov	w22, #0x1                   	// #1
  404980:	adrp	x2, 404000 <__fxstatat@plt+0xc10>
  404984:	add	x2, x2, #0x81c
  404988:	add	x1, sp, #0x8
  40498c:	mov	x0, x19
  404990:	mov	x3, x20
  404994:	bl	40bb88 <__fxstatat@plt+0x8798>
  404998:	cmn	x0, #0x1
  40499c:	b.eq	4049ac <__fxstatat@plt+0x15bc>  // b.none
  4049a0:	mov	w21, wzr
  4049a4:	cbnz	w22, 4049f4 <__fxstatat@plt+0x1604>
  4049a8:	b	404a64 <__fxstatat@plt+0x1674>
  4049ac:	bl	403310 <__errno_location@plt>
  4049b0:	ldr	w20, [x0]
  4049b4:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  4049b8:	add	x1, x1, #0x5c6
  4049bc:	mov	w2, #0x5                   	// #5
  4049c0:	mov	x0, xzr
  4049c4:	bl	403270 <dcgettext@plt>
  4049c8:	mov	x21, x0
  4049cc:	mov	w0, #0x4                   	// #4
  4049d0:	mov	x1, x19
  4049d4:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  4049d8:	mov	x3, x0
  4049dc:	mov	w0, wzr
  4049e0:	mov	w1, w20
  4049e4:	mov	x2, x21
  4049e8:	bl	402bc0 <error@plt>
  4049ec:	mov	w21, #0x1                   	// #1
  4049f0:	cbz	w22, 404a64 <__fxstatat@plt+0x1674>
  4049f4:	add	x0, sp, #0x8
  4049f8:	mov	w1, w21
  4049fc:	bl	40eb94 <__fxstatat@plt+0xb7a4>
  404a00:	mov	w22, w0
  404a04:	bl	403310 <__errno_location@plt>
  404a08:	ldr	w20, [x0]
  404a0c:	add	x0, sp, #0x8
  404a10:	bl	40ed08 <__fxstatat@plt+0xb918>
  404a14:	cmp	w22, #0x0
  404a18:	b.gt	404a5c <__fxstatat@plt+0x166c>
  404a1c:	cbnz	w21, 404a64 <__fxstatat@plt+0x1674>
  404a20:	cbz	w22, 404a64 <__fxstatat@plt+0x1674>
  404a24:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  404a28:	add	x1, x1, #0x5c6
  404a2c:	mov	w2, #0x5                   	// #5
  404a30:	mov	x0, xzr
  404a34:	bl	403270 <dcgettext@plt>
  404a38:	mov	x21, x0
  404a3c:	mov	w0, #0x4                   	// #4
  404a40:	mov	x1, x19
  404a44:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  404a48:	mov	x3, x0
  404a4c:	mov	w0, wzr
  404a50:	mov	w1, w20
  404a54:	mov	x2, x21
  404a58:	bl	402bc0 <error@plt>
  404a5c:	mov	w0, wzr
  404a60:	b	404a6c <__fxstatat@plt+0x167c>
  404a64:	cmp	w21, #0x0
  404a68:	cset	w0, eq  // eq = none
  404a6c:	ldp	x20, x19, [sp, #48]
  404a70:	ldp	x22, x21, [sp, #32]
  404a74:	ldp	x29, x30, [sp, #16]
  404a78:	add	sp, sp, #0x40
  404a7c:	ret
  404a80:	sub	sp, sp, #0x120
  404a84:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  404a88:	stp	x20, x19, [sp, #272]
  404a8c:	mov	x19, x0
  404a90:	ldr	x0, [x8, #2472]
  404a94:	stp	x29, x30, [sp, #240]
  404a98:	add	x29, sp, #0xf0
  404a9c:	mov	x20, x1
  404aa0:	mov	x1, x19
  404aa4:	str	x28, [sp, #256]
  404aa8:	stp	x2, x3, [x29, #-112]
  404aac:	stp	x4, x5, [x29, #-96]
  404ab0:	stp	x6, x7, [x29, #-80]
  404ab4:	stp	q1, q2, [sp, #16]
  404ab8:	stp	q3, q4, [sp, #48]
  404abc:	str	q0, [sp]
  404ac0:	stp	q5, q6, [sp, #80]
  404ac4:	str	q7, [sp, #112]
  404ac8:	bl	403280 <fputs_unlocked@plt>
  404acc:	adrp	x0, 414000 <__fxstatat@plt+0x10c10>
  404ad0:	add	x0, x0, #0x6b8
  404ad4:	mov	x1, x19
  404ad8:	bl	403280 <fputs_unlocked@plt>
  404adc:	sub	x9, x29, #0x70
  404ae0:	mov	x10, sp
  404ae4:	mov	x11, #0xffffffffffffffd0    	// #-48
  404ae8:	add	x8, x29, #0x30
  404aec:	movk	x11, #0xff80, lsl #32
  404af0:	add	x9, x9, #0x30
  404af4:	add	x10, x10, #0x80
  404af8:	stp	x8, x9, [x29, #-64]
  404afc:	stp	x10, x11, [x29, #-48]
  404b00:	ldp	q0, q1, [x29, #-64]
  404b04:	sub	x3, x29, #0x20
  404b08:	mov	w1, #0x1                   	// #1
  404b0c:	mov	x0, x19
  404b10:	mov	x2, x20
  404b14:	stp	q0, q1, [x29, #-32]
  404b18:	bl	402ec0 <__vfprintf_chk@plt>
  404b1c:	ldp	x8, x9, [x19, #40]
  404b20:	cmp	x8, x9
  404b24:	b.cs	404b4c <__fxstatat@plt+0x175c>  // b.hs, b.nlast
  404b28:	add	x9, x8, #0x1
  404b2c:	mov	w10, #0xa                   	// #10
  404b30:	str	x9, [x19, #40]
  404b34:	strb	w10, [x8]
  404b38:	ldp	x20, x19, [sp, #272]
  404b3c:	ldr	x28, [sp, #256]
  404b40:	ldp	x29, x30, [sp, #240]
  404b44:	add	sp, sp, #0x120
  404b48:	ret
  404b4c:	mov	w1, #0xa                   	// #10
  404b50:	mov	x0, x19
  404b54:	bl	402fe0 <__overflow@plt>
  404b58:	b	404b38 <__fxstatat@plt+0x1748>
  404b5c:	stp	x29, x30, [sp, #-48]!
  404b60:	stp	x20, x19, [sp, #32]
  404b64:	ldrb	w8, [x4, #37]
  404b68:	mov	x19, x4
  404b6c:	str	x21, [sp, #16]
  404b70:	mov	x29, sp
  404b74:	cbz	w8, 404bec <__fxstatat@plt+0x17fc>
  404b78:	ldrb	w8, [x19, #35]
  404b7c:	mov	x20, x0
  404b80:	cbz	w8, 404b8c <__fxstatat@plt+0x179c>
  404b84:	ldrb	w8, [x19, #38]
  404b88:	cbz	w8, 404bfc <__fxstatat@plt+0x180c>
  404b8c:	bl	403310 <__errno_location@plt>
  404b90:	mov	w8, #0x5f                  	// #95
  404b94:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  404b98:	str	w8, [x0]
  404b9c:	add	x1, x1, #0x6d4
  404ba0:	mov	w2, #0x5                   	// #5
  404ba4:	mov	x0, xzr
  404ba8:	bl	403270 <dcgettext@plt>
  404bac:	mov	x21, x0
  404bb0:	mov	w0, #0x4                   	// #4
  404bb4:	mov	x1, x20
  404bb8:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  404bbc:	mov	x3, x0
  404bc0:	mov	w1, #0x5f                  	// #95
  404bc4:	mov	w0, wzr
  404bc8:	mov	x2, x21
  404bcc:	bl	402bc0 <error@plt>
  404bd0:	ldrb	w8, [x19, #38]
  404bd4:	cmp	w8, #0x0
  404bd8:	cset	w0, eq  // eq = none
  404bdc:	ldp	x20, x19, [sp, #32]
  404be0:	ldr	x21, [sp, #16]
  404be4:	ldp	x29, x30, [sp], #48
  404be8:	ret
  404bec:	ldrb	w8, [x19, #33]
  404bf0:	mov	w0, #0x1                   	// #1
  404bf4:	cbz	w8, 404bdc <__fxstatat@plt+0x17ec>
  404bf8:	tbz	w3, #0, 404bdc <__fxstatat@plt+0x17ec>
  404bfc:	bl	403310 <__errno_location@plt>
  404c00:	mov	w8, #0x5f                  	// #95
  404c04:	str	w8, [x0]
  404c08:	mov	w0, #0x1                   	// #1
  404c0c:	ldp	x20, x19, [sp, #32]
  404c10:	ldr	x21, [sp, #16]
  404c14:	ldp	x29, x30, [sp], #48
  404c18:	ret
  404c1c:	stp	x29, x30, [sp, #-32]!
  404c20:	stp	x20, x19, [sp, #16]
  404c24:	ldrb	w8, [x3, #35]
  404c28:	mov	x19, x0
  404c2c:	mov	x29, sp
  404c30:	cbz	w8, 404c3c <__fxstatat@plt+0x184c>
  404c34:	ldrb	w8, [x3, #38]
  404c38:	cbz	w8, 404c94 <__fxstatat@plt+0x18a4>
  404c3c:	bl	403310 <__errno_location@plt>
  404c40:	mov	w8, #0x5f                  	// #95
  404c44:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  404c48:	str	w8, [x0]
  404c4c:	add	x1, x1, #0x6f9
  404c50:	mov	w2, #0x5                   	// #5
  404c54:	mov	x0, xzr
  404c58:	bl	403270 <dcgettext@plt>
  404c5c:	mov	x20, x0
  404c60:	mov	w1, #0x4                   	// #4
  404c64:	mov	w0, wzr
  404c68:	mov	x2, x19
  404c6c:	bl	40dc00 <__fxstatat@plt+0xa810>
  404c70:	mov	x3, x0
  404c74:	mov	w1, #0x5f                  	// #95
  404c78:	mov	w0, wzr
  404c7c:	mov	x2, x20
  404c80:	bl	402bc0 <error@plt>
  404c84:	ldp	x20, x19, [sp, #16]
  404c88:	mov	w0, wzr
  404c8c:	ldp	x29, x30, [sp], #32
  404c90:	ret
  404c94:	bl	403310 <__errno_location@plt>
  404c98:	mov	w8, #0x5f                  	// #95
  404c9c:	str	w8, [x0]
  404ca0:	ldp	x20, x19, [sp, #16]
  404ca4:	mov	w0, wzr
  404ca8:	ldp	x29, x30, [sp], #32
  404cac:	ret
  404cb0:	stp	x29, x30, [sp, #-32]!
  404cb4:	adrp	x2, 40b000 <__fxstatat@plt+0x7c10>
  404cb8:	adrp	x3, 40b000 <__fxstatat@plt+0x7c10>
  404cbc:	adrp	x4, 40b000 <__fxstatat@plt+0x7c10>
  404cc0:	str	x19, [sp, #16]
  404cc4:	mov	x19, x0
  404cc8:	add	x2, x2, #0xa94
  404ccc:	add	x3, x3, #0xadc
  404cd0:	add	x4, x4, #0xb60
  404cd4:	mov	w0, #0x3d                  	// #61
  404cd8:	mov	x1, xzr
  404cdc:	mov	x29, sp
  404ce0:	bl	40ad84 <__fxstatat@plt+0x7994>
  404ce4:	str	x0, [x19, #64]
  404ce8:	ldr	x19, [sp, #16]
  404cec:	ldp	x29, x30, [sp], #32
  404cf0:	ret
  404cf4:	stp	x29, x30, [sp, #-32]!
  404cf8:	adrp	x2, 40b000 <__fxstatat@plt+0x7c10>
  404cfc:	adrp	x3, 40b000 <__fxstatat@plt+0x7c10>
  404d00:	adrp	x4, 40b000 <__fxstatat@plt+0x7c10>
  404d04:	str	x19, [sp, #16]
  404d08:	mov	x19, x0
  404d0c:	add	x2, x2, #0xacc
  404d10:	add	x3, x3, #0xadc
  404d14:	add	x4, x4, #0xb60
  404d18:	mov	w0, #0x3d                  	// #61
  404d1c:	mov	x1, xzr
  404d20:	mov	x29, sp
  404d24:	bl	40ad84 <__fxstatat@plt+0x7994>
  404d28:	str	x0, [x19, #72]
  404d2c:	ldr	x19, [sp, #16]
  404d30:	ldp	x29, x30, [sp], #32
  404d34:	ret
  404d38:	sub	sp, sp, #0x30
  404d3c:	stp	x29, x30, [sp, #32]
  404d40:	add	x29, sp, #0x20
  404d44:	mov	x8, x3
  404d48:	adrp	x9, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  404d4c:	add	x9, x9, #0x568
  404d50:	and	w2, w2, #0x1
  404d54:	sub	x7, x29, #0x4
  404d58:	stp	x4, x5, [sp]
  404d5c:	mov	w6, #0x1                   	// #1
  404d60:	mov	x3, xzr
  404d64:	mov	x4, xzr
  404d68:	mov	x5, x8
  404d6c:	stp	x0, x1, [x9]
  404d70:	sturb	wzr, [x29, #-4]
  404d74:	bl	404d88 <__fxstatat@plt+0x1998>
  404d78:	ldp	x29, x30, [sp, #32]
  404d7c:	and	w0, w0, #0x1
  404d80:	add	sp, sp, #0x30
  404d84:	ret
  404d88:	stp	x29, x30, [sp, #-96]!
  404d8c:	stp	x28, x27, [sp, #16]
  404d90:	stp	x26, x25, [sp, #32]
  404d94:	stp	x24, x23, [sp, #48]
  404d98:	stp	x22, x21, [sp, #64]
  404d9c:	stp	x20, x19, [sp, #80]
  404da0:	mov	x29, sp
  404da4:	sub	sp, sp, #0x340
  404da8:	ldr	x24, [x29, #96]
  404dac:	mov	x19, sp
  404db0:	stp	x7, x4, [x19, #136]
  404db4:	str	x3, [x19, #128]
  404db8:	strb	wzr, [x24]
  404dbc:	mov	x28, x5
  404dc0:	ldrb	w8, [x28, #24]!
  404dc4:	ldr	x25, [x29, #104]
  404dc8:	mov	x21, x5
  404dcc:	mov	x22, x1
  404dd0:	ldr	w23, [x28, #28]
  404dd4:	mov	x27, x0
  404dd8:	str	w6, [x19, #156]
  404ddc:	cbz	w8, 404e0c <__fxstatat@plt+0x1a1c>
  404de0:	tbz	w23, #31, 404e1c <__fxstatat@plt+0x1a2c>
  404de4:	mov	w0, #0xffffff9c            	// #-100
  404de8:	mov	w2, #0xffffff9c            	// #-100
  404dec:	mov	w4, #0x1                   	// #1
  404df0:	mov	x1, x27
  404df4:	mov	x3, x22
  404df8:	bl	40e114 <__fxstatat@plt+0xad24>
  404dfc:	cbz	w0, 404e14 <__fxstatat@plt+0x1a24>
  404e00:	bl	403310 <__errno_location@plt>
  404e04:	ldr	w23, [x0]
  404e08:	b	404e18 <__fxstatat@plt+0x1a28>
  404e0c:	and	w20, w2, #0x1
  404e10:	b	404e2c <__fxstatat@plt+0x1a3c>
  404e14:	mov	w23, wzr
  404e18:	ldr	w6, [x19, #156]
  404e1c:	cmp	w23, #0x0
  404e20:	cset	w20, eq  // eq = none
  404e24:	cbz	x25, 404e2c <__fxstatat@plt+0x1a3c>
  404e28:	strb	w20, [x25]
  404e2c:	cbz	w23, 404e48 <__fxstatat@plt+0x1a58>
  404e30:	cmp	w23, #0x11
  404e34:	b.ne	404e50 <__fxstatat@plt+0x1a60>  // b.any
  404e38:	ldr	w8, [x21, #8]
  404e3c:	cmp	w8, #0x2
  404e40:	b.ne	404e50 <__fxstatat@plt+0x1a60>  // b.any
  404e44:	b	404f1c <__fxstatat@plt+0x1b2c>
  404e48:	ldrb	w8, [x21, #49]
  404e4c:	cbnz	w8, 404f1c <__fxstatat@plt+0x1b2c>
  404e50:	ldr	w8, [x21, #4]
  404e54:	cmp	w23, #0x0
  404e58:	mov	x26, x27
  404e5c:	csel	x27, x22, x27, eq  // eq = none
  404e60:	add	x2, x19, #0x120
  404e64:	cmp	w8, #0x2
  404e68:	b.ne	404ee4 <__fxstatat@plt+0x1af4>  // b.any
  404e6c:	mov	w0, wzr
  404e70:	mov	x1, x27
  404e74:	bl	403220 <__lxstat@plt>
  404e78:	cbz	w0, 404ef4 <__fxstatat@plt+0x1b04>
  404e7c:	bl	403310 <__errno_location@plt>
  404e80:	ldr	w20, [x0]
  404e84:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  404e88:	add	x1, x1, #0x5e1
  404e8c:	mov	w2, #0x5                   	// #5
  404e90:	mov	x0, xzr
  404e94:	bl	403270 <dcgettext@plt>
  404e98:	mov	x21, x0
  404e9c:	mov	w0, #0x4                   	// #4
  404ea0:	mov	x1, x27
  404ea4:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  404ea8:	mov	x3, x0
  404eac:	mov	w0, wzr
  404eb0:	mov	w1, w20
  404eb4:	mov	x2, x21
  404eb8:	bl	402bc0 <error@plt>
  404ebc:	mov	w23, wzr
  404ec0:	and	w0, w23, #0x1
  404ec4:	mov	sp, x29
  404ec8:	ldp	x20, x19, [sp, #80]
  404ecc:	ldp	x22, x21, [sp, #64]
  404ed0:	ldp	x24, x23, [sp, #48]
  404ed4:	ldp	x26, x25, [sp, #32]
  404ed8:	ldp	x28, x27, [sp, #16]
  404edc:	ldp	x29, x30, [sp], #96
  404ee0:	ret
  404ee4:	mov	w0, wzr
  404ee8:	mov	x1, x27
  404eec:	bl	403340 <__xstat@plt>
  404ef0:	cbnz	w0, 404e7c <__fxstatat@plt+0x1a8c>
  404ef4:	ldr	w8, [x19, #304]
  404ef8:	mov	w9, w8
  404efc:	and	w8, w8, #0xf000
  404f00:	cmp	w8, #0x4, lsl #12
  404f04:	b.ne	404f8c <__fxstatat@plt+0x1b9c>  // b.any
  404f08:	ldrb	w8, [x21, #42]
  404f0c:	ldr	w6, [x19, #156]
  404f10:	mov	x27, x26
  404f14:	mov	w26, w9
  404f18:	cbz	w8, 404ff0 <__fxstatat@plt+0x1c00>
  404f1c:	tbz	w6, #0, 404f9c <__fxstatat@plt+0x1bac>
  404f20:	ldr	x0, [x21, #72]
  404f24:	cbz	x0, 404f9c <__fxstatat@plt+0x1bac>
  404f28:	and	w8, w26, #0xf000
  404f2c:	cmp	w8, #0x4, lsl #12
  404f30:	b.eq	405040 <__fxstatat@plt+0x1c50>  // b.none
  404f34:	ldr	w8, [x21]
  404f38:	cbnz	w8, 405040 <__fxstatat@plt+0x1c50>
  404f3c:	add	x2, x19, #0x120
  404f40:	mov	x1, x27
  404f44:	bl	40a54c <__fxstatat@plt+0x715c>
  404f48:	tbz	w0, #0, 40503c <__fxstatat@plt+0x1c4c>
  404f4c:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  404f50:	add	x1, x1, #0x74a
  404f54:	mov	w2, #0x5                   	// #5
  404f58:	mov	x0, xzr
  404f5c:	bl	403270 <dcgettext@plt>
  404f60:	mov	x20, x0
  404f64:	mov	w0, #0x4                   	// #4
  404f68:	mov	x1, x27
  404f6c:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  404f70:	mov	x3, x0
  404f74:	mov	w0, wzr
  404f78:	mov	w1, wzr
  404f7c:	mov	x2, x20
  404f80:	bl	402bc0 <error@plt>
  404f84:	mov	w23, #0x1                   	// #1
  404f88:	b	404ec0 <__fxstatat@plt+0x1ad0>
  404f8c:	ldr	w6, [x19, #156]
  404f90:	mov	x27, x26
  404f94:	mov	w26, w9
  404f98:	tbnz	w6, #0, 404f20 <__fxstatat@plt+0x1b30>
  404f9c:	ldr	w8, [x21, #4]
  404fa0:	cmp	w8, #0x4
  404fa4:	b.ne	40505c <__fxstatat@plt+0x1c6c>  // b.any
  404fa8:	mov	w8, #0x1                   	// #1
  404fac:	str	w8, [x19, #104]
  404fb0:	cbz	w20, 405070 <__fxstatat@plt+0x1c80>
  404fb4:	mov	w8, #0x1                   	// #1
  404fb8:	mov	w10, wzr
  404fbc:	str	xzr, [x19, #112]
  404fc0:	str	w8, [x19, #120]
  404fc4:	tbz	w6, #0, 4056d4 <__fxstatat@plt+0x22e4>
  404fc8:	ldr	x8, [x21, #64]
  404fcc:	cbz	x8, 4056d4 <__fxstatat@plt+0x22e4>
  404fd0:	ldrb	w8, [x28]
  404fd4:	cbnz	w8, 4056d4 <__fxstatat@plt+0x22e4>
  404fd8:	ldr	w8, [x21]
  404fdc:	cbnz	w8, 4056d4 <__fxstatat@plt+0x22e4>
  404fe0:	mov	x20, x27
  404fe4:	tbz	w10, #0, 405650 <__fxstatat@plt+0x2260>
  404fe8:	add	x27, x19, #0xa0
  404fec:	b	40566c <__fxstatat@plt+0x227c>
  404ff0:	ldrb	w8, [x21, #25]
  404ff4:	adrp	x9, 414000 <__fxstatat@plt+0x10c10>
  404ff8:	adrp	x10, 414000 <__fxstatat@plt+0x10c10>
  404ffc:	add	x9, x9, #0x734
  405000:	add	x10, x10, #0x722
  405004:	cmp	w8, #0x0
  405008:	csel	x1, x10, x9, eq  // eq = none
  40500c:	mov	w2, #0x5                   	// #5
  405010:	mov	x0, xzr
  405014:	bl	403270 <dcgettext@plt>
  405018:	mov	x20, x0
  40501c:	mov	w0, #0x4                   	// #4
  405020:	mov	x1, x27
  405024:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  405028:	mov	x3, x0
  40502c:	mov	w0, wzr
  405030:	mov	w1, wzr
  405034:	mov	x2, x20
  405038:	b	404eb8 <__fxstatat@plt+0x1ac8>
  40503c:	ldr	x0, [x21, #72]
  405040:	add	x2, x19, #0x120
  405044:	mov	x1, x27
  405048:	bl	40a4c8 <__fxstatat@plt+0x70d8>
  40504c:	ldr	w6, [x19, #156]
  405050:	ldr	w8, [x21, #4]
  405054:	cmp	w8, #0x4
  405058:	b.eq	404fa8 <__fxstatat@plt+0x1bb8>  // b.none
  40505c:	cmp	w8, #0x3
  405060:	cset	w8, eq  // eq = none
  405064:	and	w8, w8, w6
  405068:	str	w8, [x19, #104]
  40506c:	cbnz	w20, 404fb4 <__fxstatat@plt+0x1bc4>
  405070:	cmp	w23, #0x11
  405074:	b.ne	405090 <__fxstatat@plt+0x1ca0>  // b.any
  405078:	ldr	w8, [x21, #8]
  40507c:	cmp	w8, #0x2
  405080:	b.ne	405090 <__fxstatat@plt+0x1ca0>  // b.any
  405084:	mov	w10, wzr
  405088:	str	wzr, [x19, #120]
  40508c:	b	4051c8 <__fxstatat@plt+0x1dd8>
  405090:	mov	w8, w26
  405094:	str	x25, [x19, #96]
  405098:	mov	w25, w8
  40509c:	and	w8, w8, #0xf000
  4050a0:	mov	x26, x24
  4050a4:	cmp	w8, #0x8, lsl #12
  4050a8:	b.ne	4050e4 <__fxstatat@plt+0x1cf4>  // b.any
  4050ac:	ldrb	w8, [x28]
  4050b0:	cbnz	w8, 4050fc <__fxstatat@plt+0x1d0c>
  4050b4:	ldrb	w8, [x21, #44]
  4050b8:	cbnz	w8, 4050fc <__fxstatat@plt+0x1d0c>
  4050bc:	ldrb	w8, [x21, #23]
  4050c0:	cbnz	w8, 4050fc <__fxstatat@plt+0x1d0c>
  4050c4:	ldr	w8, [x21]
  4050c8:	cbnz	w8, 4050fc <__fxstatat@plt+0x1d0c>
  4050cc:	ldrb	w8, [x21, #21]
  4050d0:	cbnz	w8, 4050fc <__fxstatat@plt+0x1d0c>
  4050d4:	mov	x20, x27
  4050d8:	mov	w24, wzr
  4050dc:	mov	w4, wzr
  4050e0:	b	405108 <__fxstatat@plt+0x1d18>
  4050e4:	ldrb	w9, [x21, #20]
  4050e8:	cbz	w9, 4050fc <__fxstatat@plt+0x1d0c>
  4050ec:	cmp	w8, #0x4, lsl #12
  4050f0:	b.eq	4050fc <__fxstatat@plt+0x1d0c>  // b.none
  4050f4:	cmp	w8, #0xa, lsl #12
  4050f8:	b.ne	4050ac <__fxstatat@plt+0x1cbc>  // b.any
  4050fc:	mov	x20, x27
  405100:	mov	w4, #0x100                 	// #256
  405104:	mov	w24, #0x1                   	// #1
  405108:	add	x3, x19, #0xa0
  40510c:	mov	w1, #0xffffff9c            	// #-100
  405110:	mov	w0, wzr
  405114:	mov	x2, x22
  405118:	bl	4033f0 <__fxstatat@plt>
  40511c:	cbz	w0, 405150 <__fxstatat@plt+0x1d60>
  405120:	bl	403310 <__errno_location@plt>
  405124:	ldr	w27, [x0]
  405128:	cmp	w27, #0x2
  40512c:	b.eq	4051a0 <__fxstatat@plt+0x1db0>  // b.none
  405130:	ldr	w6, [x19, #156]
  405134:	cmp	w27, #0x28
  405138:	b.ne	40516c <__fxstatat@plt+0x1d7c>  // b.any
  40513c:	ldrb	w8, [x21, #22]
  405140:	cbz	w8, 40516c <__fxstatat@plt+0x1d7c>
  405144:	mov	x24, x26
  405148:	str	wzr, [x19, #120]
  40514c:	b	4051b0 <__fxstatat@plt+0x1dc0>
  405150:	ldr	w6, [x19, #156]
  405154:	str	wzr, [x19, #120]
  405158:	mov	x27, x20
  40515c:	mov	w10, w24
  405160:	mov	x24, x26
  405164:	mov	w26, w25
  405168:	b	4051c4 <__fxstatat@plt+0x1dd4>
  40516c:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  405170:	add	x1, x1, #0x5e1
  405174:	mov	w2, #0x5                   	// #5
  405178:	mov	x0, xzr
  40517c:	bl	403270 <dcgettext@plt>
  405180:	mov	x21, x0
  405184:	mov	w0, #0x4                   	// #4
  405188:	mov	x1, x22
  40518c:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  405190:	mov	x3, x0
  405194:	mov	w0, wzr
  405198:	mov	w1, w27
  40519c:	b	404eb4 <__fxstatat@plt+0x1ac4>
  4051a0:	ldr	w6, [x19, #156]
  4051a4:	mov	w8, #0x1                   	// #1
  4051a8:	str	w8, [x19, #120]
  4051ac:	mov	x24, x26
  4051b0:	cmp	w23, #0x11
  4051b4:	mov	w10, wzr
  4051b8:	mov	x27, x20
  4051bc:	mov	w26, w25
  4051c0:	b.ne	4052b8 <__fxstatat@plt+0x1ec8>  // b.any
  4051c4:	ldr	x25, [x19, #96]
  4051c8:	ldr	w8, [x21, #8]
  4051cc:	str	x27, [x19, #80]
  4051d0:	str	w10, [x19, #96]
  4051d4:	cmp	w8, #0x2
  4051d8:	b.ne	405224 <__fxstatat@plt+0x1e34>  // b.any
  4051dc:	mov	x27, x22
  4051e0:	mov	w22, wzr
  4051e4:	and	w20, w26, #0xf000
  4051e8:	cmp	w20, #0x4, lsl #12
  4051ec:	b.eq	405324 <__fxstatat@plt+0x1f34>  // b.none
  4051f0:	ldrb	w8, [x21, #45]
  4051f4:	cbz	w8, 405324 <__fxstatat@plt+0x1f34>
  4051f8:	ldrb	w8, [x21, #31]
  4051fc:	cbz	w8, 4052c4 <__fxstatat@plt+0x1ed4>
  405200:	ldrb	w8, [x28]
  405204:	ldr	x9, [x19, #160]
  405208:	ldr	x10, [x19, #288]
  40520c:	cmp	w8, #0x0
  405210:	cset	w8, eq  // eq = none
  405214:	cmp	x9, x10
  405218:	cset	w9, ne  // ne = any
  40521c:	orr	w3, w8, w9
  405220:	b	4052c8 <__fxstatat@plt+0x1ed8>
  405224:	ldr	x8, [x19, #296]
  405228:	ldr	x9, [x19, #168]
  40522c:	mov	x27, x22
  405230:	cmp	x8, x9
  405234:	b.ne	405258 <__fxstatat@plt+0x1e68>  // b.any
  405238:	ldr	x8, [x19, #288]
  40523c:	ldr	x9, [x19, #160]
  405240:	cmp	x8, x9
  405244:	b.ne	40554c <__fxstatat@plt+0x215c>  // b.any
  405248:	ldrb	w8, [x21, #23]
  40524c:	mov	w22, #0x1                   	// #1
  405250:	cbnz	w8, 4051e4 <__fxstatat@plt+0x1df4>
  405254:	b	40525c <__fxstatat@plt+0x1e6c>
  405258:	mov	w22, wzr
  40525c:	ldr	w8, [x21, #4]
  405260:	cmp	w8, #0x2
  405264:	b.ne	40555c <__fxstatat@plt+0x216c>  // b.any
  405268:	ldr	w8, [x19, #304]
  40526c:	and	w9, w8, #0xf000
  405270:	cmp	w9, #0xa, lsl #12
  405274:	b.ne	405448 <__fxstatat@plt+0x2058>  // b.any
  405278:	ldr	w9, [x19, #176]
  40527c:	and	w9, w9, #0xf000
  405280:	cmp	w9, #0xa, lsl #12
  405284:	b.ne	405448 <__fxstatat@plt+0x2058>  // b.any
  405288:	ldr	x0, [x19, #80]
  40528c:	mov	x1, x27
  405290:	bl	40e3dc <__fxstatat@plt+0xafec>
  405294:	tbnz	w0, #0, 406e74 <__fxstatat@plt+0x3a84>
  405298:	ldr	w8, [x21]
  40529c:	cbnz	w8, 40546c <__fxstatat@plt+0x207c>
  4052a0:	tbz	w22, #0, 40546c <__fxstatat@plt+0x207c>
  4052a4:	ldrb	w8, [x28]
  4052a8:	cbnz	w8, 406e74 <__fxstatat@plt+0x3a84>
  4052ac:	ldr	w6, [x19, #156]
  4052b0:	mov	w22, #0x1                   	// #1
  4052b4:	b	4051e4 <__fxstatat@plt+0x1df4>
  4052b8:	ldr	x25, [x19, #96]
  4052bc:	str	xzr, [x19, #112]
  4052c0:	b	404fc4 <__fxstatat@plt+0x1bd4>
  4052c4:	mov	w3, wzr
  4052c8:	add	x1, x19, #0xa0
  4052cc:	add	x2, x19, #0x120
  4052d0:	mov	x0, x27
  4052d4:	bl	40f2c0 <__fxstatat@plt+0xbed0>
  4052d8:	ldr	w6, [x19, #156]
  4052dc:	tbnz	w0, #31, 405324 <__fxstatat@plt+0x1f34>
  4052e0:	cbz	x25, 4052ec <__fxstatat@plt+0x1efc>
  4052e4:	mov	w8, #0x1                   	// #1
  4052e8:	strb	w8, [x25]
  4052ec:	ldp	x2, x1, [x19, #288]
  4052f0:	mov	x0, x27
  4052f4:	bl	408f70 <__fxstatat@plt+0x5b80>
  4052f8:	cbz	x0, 405a40 <__fxstatat@plt+0x2650>
  4052fc:	ldrb	w3, [x21, #46]
  405300:	ldr	w4, [x19, #104]
  405304:	mov	w2, #0x1                   	// #1
  405308:	mov	x1, x27
  40530c:	mov	w23, #0x1                   	// #1
  405310:	stp	x0, x27, [x19, #88]
  405314:	bl	408374 <__fxstatat@plt+0x4f84>
  405318:	tbnz	w0, #0, 404ec0 <__fxstatat@plt+0x1ad0>
  40531c:	str	xzr, [x19, #112]
  405320:	b	40635c <__fxstatat@plt+0x2f6c>
  405324:	ldrb	w8, [x28]
  405328:	cbz	w8, 4053a8 <__fxstatat@plt+0x1fb8>
  40532c:	ldr	w8, [x21, #8]
  405330:	cmp	w8, #0x2
  405334:	b.eq	405398 <__fxstatat@plt+0x1fa8>  // b.none
  405338:	cmp	w8, #0x3
  40533c:	b.eq	405380 <__fxstatat@plt+0x1f90>  // b.none
  405340:	cmp	w8, #0x4
  405344:	b.ne	4053e8 <__fxstatat@plt+0x1ff8>  // b.any
  405348:	ldrb	w8, [x21, #47]
  40534c:	cbz	w8, 4053e8 <__fxstatat@plt+0x1ff8>
  405350:	ldr	w8, [x19, #176]
  405354:	and	w8, w8, #0xf000
  405358:	cmp	w8, #0xa, lsl #12
  40535c:	b.eq	4053e8 <__fxstatat@plt+0x1ff8>  // b.none
  405360:	bl	4107c4 <__fxstatat@plt+0xd3d4>
  405364:	ldr	w6, [x19, #156]
  405368:	tbnz	w0, #0, 4053e8 <__fxstatat@plt+0x1ff8>
  40536c:	mov	w1, #0x2                   	// #2
  405370:	mov	x0, x27
  405374:	bl	402cd0 <euidaccess@plt>
  405378:	ldr	w6, [x19, #156]
  40537c:	cbz	w0, 4053e8 <__fxstatat@plt+0x1ff8>
  405380:	add	x2, x19, #0xa0
  405384:	mov	x0, x21
  405388:	mov	x1, x27
  40538c:	bl	408478 <__fxstatat@plt+0x5088>
  405390:	ldr	w6, [x19, #156]
  405394:	tbnz	w0, #0, 4053e8 <__fxstatat@plt+0x1ff8>
  405398:	mov	w23, #0x1                   	// #1
  40539c:	cbz	x25, 404ec0 <__fxstatat@plt+0x1ad0>
  4053a0:	strb	w23, [x25]
  4053a4:	b	404ec0 <__fxstatat@plt+0x1ad0>
  4053a8:	cmp	w20, #0x4, lsl #12
  4053ac:	b.eq	4053e8 <__fxstatat@plt+0x1ff8>  // b.none
  4053b0:	ldr	w8, [x21, #8]
  4053b4:	cmp	w8, #0x2
  4053b8:	b.eq	405a40 <__fxstatat@plt+0x2650>  // b.none
  4053bc:	cmp	w8, #0x3
  4053c0:	b.ne	4053e8 <__fxstatat@plt+0x1ff8>  // b.any
  4053c4:	add	x2, x19, #0xa0
  4053c8:	mov	x0, x21
  4053cc:	mov	x1, x27
  4053d0:	bl	408478 <__fxstatat@plt+0x5088>
  4053d4:	mov	w23, #0x1                   	// #1
  4053d8:	cbnz	w22, 404ec0 <__fxstatat@plt+0x1ad0>
  4053dc:	ldr	w6, [x19, #156]
  4053e0:	tbnz	w0, #0, 4053ec <__fxstatat@plt+0x1ffc>
  4053e4:	b	404ec0 <__fxstatat@plt+0x1ad0>
  4053e8:	cbnz	w22, 405a40 <__fxstatat@plt+0x2650>
  4053ec:	ldr	w8, [x19, #176]
  4053f0:	and	w8, w8, #0xf000
  4053f4:	cmp	w8, #0x4, lsl #12
  4053f8:	b.eq	405474 <__fxstatat@plt+0x2084>  // b.none
  4053fc:	cmp	w20, #0x4, lsl #12
  405400:	b.ne	405414 <__fxstatat@plt+0x2024>  // b.any
  405404:	ldrb	w8, [x28]
  405408:	cbz	w8, 40616c <__fxstatat@plt+0x2d7c>
  40540c:	ldr	w8, [x21]
  405410:	cbz	w8, 40616c <__fxstatat@plt+0x2d7c>
  405414:	tbz	w6, #0, 405474 <__fxstatat@plt+0x2084>
  405418:	ldr	w8, [x21]
  40541c:	cmp	w8, #0x3
  405420:	b.eq	405474 <__fxstatat@plt+0x2084>  // b.none
  405424:	ldr	x0, [x21, #64]
  405428:	add	x2, x19, #0xa0
  40542c:	mov	x1, x27
  405430:	bl	40a54c <__fxstatat@plt+0x715c>
  405434:	ldr	w6, [x19, #156]
  405438:	tbz	w0, #0, 405474 <__fxstatat@plt+0x2084>
  40543c:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  405440:	add	x1, x1, #0x7cb
  405444:	b	406174 <__fxstatat@plt+0x2d84>
  405448:	add	x12, x19, #0x120
  40544c:	add	x11, x19, #0xa0
  405450:	ldr	w9, [x21]
  405454:	cbz	w9, 4055ec <__fxstatat@plt+0x21fc>
  405458:	tbz	w22, #0, 405ed4 <__fxstatat@plt+0x2ae4>
  40545c:	ldr	x0, [x19, #80]
  405460:	mov	x1, x27
  405464:	bl	40e3dc <__fxstatat@plt+0xafec>
  405468:	tbnz	w0, #0, 406e74 <__fxstatat@plt+0x3a84>
  40546c:	ldr	w6, [x19, #156]
  405470:	b	4051e0 <__fxstatat@plt+0x1df0>
  405474:	cmp	w20, #0x4, lsl #12
  405478:	b.eq	40549c <__fxstatat@plt+0x20ac>  // b.none
  40547c:	ldr	w8, [x19, #176]
  405480:	and	w8, w8, #0xf000
  405484:	cmp	w8, #0x4, lsl #12
  405488:	b.ne	40549c <__fxstatat@plt+0x20ac>  // b.any
  40548c:	ldrb	w8, [x28]
  405490:	cbz	w8, 406428 <__fxstatat@plt+0x3038>
  405494:	ldr	w8, [x21]
  405498:	cbz	w8, 406428 <__fxstatat@plt+0x3038>
  40549c:	ldrb	w20, [x28]
  4054a0:	cbz	w20, 4054cc <__fxstatat@plt+0x20dc>
  4054a4:	ldr	w8, [x19, #304]
  4054a8:	and	w8, w8, #0xf000
  4054ac:	cmp	w8, #0x4, lsl #12
  4054b0:	b.ne	4054cc <__fxstatat@plt+0x20dc>  // b.any
  4054b4:	ldr	w8, [x19, #176]
  4054b8:	and	w8, w8, #0xf000
  4054bc:	cmp	w8, #0x4, lsl #12
  4054c0:	b.eq	4054cc <__fxstatat@plt+0x20dc>  // b.none
  4054c4:	ldr	w8, [x21]
  4054c8:	cbz	w8, 406648 <__fxstatat@plt+0x3258>
  4054cc:	ldr	w22, [x21]
  4054d0:	cbz	w22, 405524 <__fxstatat@plt+0x2134>
  4054d4:	ldr	x0, [x19, #80]
  4054d8:	bl	40a348 <__fxstatat@plt+0x6f58>
  4054dc:	ldrb	w8, [x0]
  4054e0:	ldr	w6, [x19, #156]
  4054e4:	mov	x23, x0
  4054e8:	cmp	w8, #0x2e
  4054ec:	b.ne	405510 <__fxstatat@plt+0x2120>  // b.any
  4054f0:	ldrb	w8, [x23, #1]
  4054f4:	cmp	w8, #0x2e
  4054f8:	mov	w8, #0x1                   	// #1
  4054fc:	cinc	x8, x8, eq  // eq = none
  405500:	ldrb	w8, [x23, x8]
  405504:	cbz	w8, 405524 <__fxstatat@plt+0x2134>
  405508:	cmp	w8, #0x2f
  40550c:	b.eq	405524 <__fxstatat@plt+0x2134>  // b.none
  405510:	cbnz	w20, 405f0c <__fxstatat@plt+0x2b1c>
  405514:	ldr	w8, [x19, #176]
  405518:	and	w8, w8, #0xf000
  40551c:	cmp	w8, #0x4, lsl #12
  405520:	b.ne	405f0c <__fxstatat@plt+0x2b1c>  // b.any
  405524:	ldr	w8, [x19, #176]
  405528:	and	w8, w8, #0xf000
  40552c:	cmp	w8, #0x4, lsl #12
  405530:	b.ne	4060a8 <__fxstatat@plt+0x2cb8>  // b.any
  405534:	mov	x22, x27
  405538:	ldr	x27, [x19, #80]
  40553c:	ldr	w10, [x19, #96]
  405540:	str	xzr, [x19, #112]
  405544:	mov	w23, #0x11                  	// #17
  405548:	b	404fc4 <__fxstatat@plt+0x1bd4>
  40554c:	mov	w22, wzr
  405550:	ldr	w8, [x21, #4]
  405554:	cmp	w8, #0x2
  405558:	b.eq	405268 <__fxstatat@plt+0x1e78>  // b.none
  40555c:	cbz	w22, 4051e4 <__fxstatat@plt+0x1df4>
  405560:	sub	x2, x29, #0xa0
  405564:	mov	w0, wzr
  405568:	mov	x1, x27
  40556c:	bl	403220 <__lxstat@plt>
  405570:	ldr	w6, [x19, #156]
  405574:	mov	w22, wzr
  405578:	cbnz	w0, 4051e4 <__fxstatat@plt+0x1df4>
  40557c:	ldr	x1, [x19, #80]
  405580:	add	x2, x19, #0x220
  405584:	bl	403220 <__lxstat@plt>
  405588:	ldr	w6, [x19, #156]
  40558c:	mov	w22, wzr
  405590:	cbnz	w0, 4051e4 <__fxstatat@plt+0x1df4>
  405594:	ldp	x12, x9, [x29, #-160]
  405598:	ldr	x10, [x19, #552]
  40559c:	ldr	x11, [x19, #544]
  4055a0:	ldr	w8, [x19, #560]
  4055a4:	cmp	x10, x9
  4055a8:	cset	w10, eq  // eq = none
  4055ac:	cmp	x11, x12
  4055b0:	and	w9, w8, #0xf000
  4055b4:	cset	w11, eq  // eq = none
  4055b8:	cmp	w9, #0xa, lsl #12
  4055bc:	and	w22, w10, w11
  4055c0:	b.ne	4055dc <__fxstatat@plt+0x21ec>  // b.any
  4055c4:	ldur	w9, [x29, #-144]
  4055c8:	and	w9, w9, #0xf000
  4055cc:	cmp	w9, #0xa, lsl #12
  4055d0:	b.ne	4055dc <__fxstatat@plt+0x21ec>  // b.any
  4055d4:	ldrb	w9, [x21, #21]
  4055d8:	cbnz	w9, 4051e0 <__fxstatat@plt+0x1df0>
  4055dc:	add	x12, x19, #0x220
  4055e0:	sub	x11, x29, #0xa0
  4055e4:	ldr	w9, [x21]
  4055e8:	cbnz	w9, 405458 <__fxstatat@plt+0x2068>
  4055ec:	ldrb	w9, [x28]
  4055f0:	cbnz	w9, 4055fc <__fxstatat@plt+0x220c>
  4055f4:	ldrb	w9, [x21, #21]
  4055f8:	cbz	w9, 4061c4 <__fxstatat@plt+0x2dd4>
  4055fc:	ldr	w9, [x11, #16]
  405600:	and	w9, w9, #0xf000
  405604:	cmp	w9, #0xa, lsl #12
  405608:	b.eq	4051e0 <__fxstatat@plt+0x1df0>  // b.none
  40560c:	cbz	w22, 4061c4 <__fxstatat@plt+0x2dd4>
  405610:	ldr	w9, [x11, #20]
  405614:	ldr	x22, [x19, #80]
  405618:	mov	x20, x27
  40561c:	cmp	w9, #0x2
  405620:	b.cc	4061cc <__fxstatat@plt+0x2ddc>  // b.lo, b.ul, b.last
  405624:	mov	x0, x22
  405628:	mov	x1, x20
  40562c:	mov	x27, x12
  405630:	mov	x23, x11
  405634:	bl	40e3dc <__fxstatat@plt+0xafec>
  405638:	tbz	w0, #0, 406e68 <__fxstatat@plt+0x3a78>
  40563c:	ldr	w8, [x27, #16]
  405640:	ldr	w6, [x19, #156]
  405644:	mov	x12, x27
  405648:	mov	x11, x23
  40564c:	b	4061cc <__fxstatat@plt+0x2ddc>
  405650:	sub	x2, x29, #0xa0
  405654:	mov	w0, wzr
  405658:	mov	x1, x22
  40565c:	sub	x27, x29, #0xa0
  405660:	bl	403220 <__lxstat@plt>
  405664:	ldr	w6, [x19, #156]
  405668:	cbnz	w0, 4056d0 <__fxstatat@plt+0x22e0>
  40566c:	ldr	w8, [x27, #16]
  405670:	and	w8, w8, #0xf000
  405674:	cmp	w8, #0xa, lsl #12
  405678:	b.ne	4056d0 <__fxstatat@plt+0x22e0>  // b.any
  40567c:	ldr	x0, [x21, #64]
  405680:	mov	x1, x22
  405684:	mov	x2, x27
  405688:	bl	40a54c <__fxstatat@plt+0x715c>
  40568c:	ldr	w6, [x19, #156]
  405690:	tbz	w0, #0, 4056d0 <__fxstatat@plt+0x22e0>
  405694:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  405698:	add	x1, x1, #0x8ed
  40569c:	mov	w2, #0x5                   	// #5
  4056a0:	mov	x0, xzr
  4056a4:	bl	403270 <dcgettext@plt>
  4056a8:	mov	x21, x0
  4056ac:	mov	w1, #0x4                   	// #4
  4056b0:	mov	w0, wzr
  4056b4:	mov	x2, x20
  4056b8:	bl	40dc00 <__fxstatat@plt+0xa810>
  4056bc:	mov	x2, x22
  4056c0:	mov	x22, x0
  4056c4:	mov	w0, #0x1                   	// #1
  4056c8:	mov	w1, #0x4                   	// #4
  4056cc:	b	406eac <__fxstatat@plt+0x3abc>
  4056d0:	mov	x27, x20
  4056d4:	ldrb	w8, [x21, #46]
  4056d8:	cbz	w8, 405704 <__fxstatat@plt+0x2314>
  4056dc:	and	w8, w26, #0xf000
  4056e0:	cmp	w8, #0x4, lsl #12
  4056e4:	b.eq	405704 <__fxstatat@plt+0x2314>  // b.none
  4056e8:	ldrb	w8, [x28]
  4056ec:	cbnz	w8, 405704 <__fxstatat@plt+0x2314>
  4056f0:	ldr	x2, [x19, #112]
  4056f4:	mov	x0, x27
  4056f8:	mov	x1, x22
  4056fc:	bl	4085d0 <__fxstatat@plt+0x51e0>
  405700:	ldr	w6, [x19, #156]
  405704:	cbz	w23, 405944 <__fxstatat@plt+0x2554>
  405708:	and	w20, w26, #0xf000
  40570c:	cmp	w20, #0x4, lsl #12
  405710:	b.ne	405738 <__fxstatat@plt+0x2348>  // b.any
  405714:	ldrb	w8, [x21, #42]
  405718:	cbz	w8, 405738 <__fxstatat@plt+0x2348>
  40571c:	ldp	x2, x1, [x19, #288]
  405720:	tbz	w6, #0, 405784 <__fxstatat@plt+0x2394>
  405724:	mov	x0, x22
  405728:	bl	408f70 <__fxstatat@plt+0x5b80>
  40572c:	mov	x1, x0
  405730:	cbnz	x0, 405798 <__fxstatat@plt+0x23a8>
  405734:	b	405944 <__fxstatat@plt+0x2554>
  405738:	ldrb	w8, [x28]
  40573c:	cbz	w8, 405760 <__fxstatat@plt+0x2370>
  405740:	ldr	w8, [x19, #308]
  405744:	cmp	w8, #0x1
  405748:	b.ne	405760 <__fxstatat@plt+0x2370>  // b.any
  40574c:	ldp	x1, x0, [x19, #288]
  405750:	bl	408f38 <__fxstatat@plt+0x5b48>
  405754:	mov	x1, x0
  405758:	cbnz	x0, 405798 <__fxstatat@plt+0x23a8>
  40575c:	b	405944 <__fxstatat@plt+0x2554>
  405760:	ldrb	w8, [x21, #34]
  405764:	cbz	w8, 405944 <__fxstatat@plt+0x2554>
  405768:	ldrb	w8, [x21, #23]
  40576c:	cbnz	w8, 405944 <__fxstatat@plt+0x2554>
  405770:	ldr	w8, [x19, #308]
  405774:	cmp	w8, #0x1
  405778:	b.ls	405928 <__fxstatat@plt+0x2538>  // b.plast
  40577c:	ldp	x2, x1, [x19, #288]
  405780:	b	405724 <__fxstatat@plt+0x2334>
  405784:	mov	x0, x1
  405788:	mov	x1, x2
  40578c:	bl	408f38 <__fxstatat@plt+0x5b48>
  405790:	mov	x1, x0
  405794:	cbz	x0, 405944 <__fxstatat@plt+0x2554>
  405798:	cmp	w20, #0x4, lsl #12
  40579c:	str	x1, [x19, #88]
  4057a0:	b.ne	405820 <__fxstatat@plt+0x2430>  // b.any
  4057a4:	mov	x0, x27
  4057a8:	mov	x20, x1
  4057ac:	bl	40e3dc <__fxstatat@plt+0xafec>
  4057b0:	tbz	w0, #0, 405848 <__fxstatat@plt+0x2458>
  4057b4:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  4057b8:	add	x1, x1, #0x91e
  4057bc:	mov	w2, #0x5                   	// #5
  4057c0:	mov	x0, xzr
  4057c4:	str	x22, [x19, #96]
  4057c8:	bl	403270 <dcgettext@plt>
  4057cc:	adrp	x20, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  4057d0:	add	x20, x20, #0x568
  4057d4:	ldr	x2, [x20]
  4057d8:	mov	x22, x0
  4057dc:	mov	w1, #0x4                   	// #4
  4057e0:	mov	w0, wzr
  4057e4:	bl	40dc00 <__fxstatat@plt+0xa810>
  4057e8:	ldr	x2, [x20, #8]
  4057ec:	mov	x23, x0
  4057f0:	mov	w0, #0x1                   	// #1
  4057f4:	mov	w1, #0x4                   	// #4
  4057f8:	mov	w20, #0x1                   	// #1
  4057fc:	bl	40dc00 <__fxstatat@plt+0xa810>
  405800:	mov	x4, x0
  405804:	mov	w0, wzr
  405808:	mov	w1, wzr
  40580c:	mov	x2, x22
  405810:	mov	x3, x23
  405814:	bl	402bc0 <error@plt>
  405818:	strb	w20, [x24]
  40581c:	b	40635c <__fxstatat@plt+0x2f6c>
  405820:	ldrb	w3, [x21, #46]
  405824:	ldr	w4, [x19, #104]
  405828:	mov	w2, #0x1                   	// #1
  40582c:	mov	x0, x1
  405830:	mov	x1, x22
  405834:	mov	w23, #0x1                   	// #1
  405838:	str	x22, [x19, #96]
  40583c:	bl	408374 <__fxstatat@plt+0x4f84>
  405840:	tbnz	w0, #0, 404ec0 <__fxstatat@plt+0x1ad0>
  405844:	b	40635c <__fxstatat@plt+0x2f6c>
  405848:	mov	x0, x22
  40584c:	mov	x1, x20
  405850:	bl	40e3dc <__fxstatat@plt+0xafec>
  405854:	tbz	w0, #0, 4058b0 <__fxstatat@plt+0x24c0>
  405858:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40585c:	add	x1, x1, #0x94b
  405860:	mov	w2, #0x5                   	// #5
  405864:	mov	x0, xzr
  405868:	bl	403270 <dcgettext@plt>
  40586c:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  405870:	ldr	x1, [x8, #1384]
  405874:	mov	x20, x0
  405878:	mov	w0, #0x4                   	// #4
  40587c:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  405880:	mov	x3, x0
  405884:	mov	w0, wzr
  405888:	mov	w1, wzr
  40588c:	mov	x2, x20
  405890:	bl	402bc0 <error@plt>
  405894:	mov	w23, #0x1                   	// #1
  405898:	cbz	x25, 404ec0 <__fxstatat@plt+0x1ad0>
  40589c:	ldrb	w8, [x28]
  4058a0:	cbz	w8, 404ec0 <__fxstatat@plt+0x1ad0>
  4058a4:	mov	w23, #0x1                   	// #1
  4058a8:	strb	w23, [x25]
  4058ac:	b	404ec0 <__fxstatat@plt+0x1ad0>
  4058b0:	ldr	w9, [x21, #4]
  4058b4:	cmp	w9, #0x3
  4058b8:	cset	w8, eq  // eq = none
  4058bc:	cmp	w9, #0x4
  4058c0:	b.eq	405948 <__fxstatat@plt+0x2558>  // b.none
  4058c4:	ldr	w9, [x19, #156]
  4058c8:	and	w8, w8, w9
  4058cc:	tbnz	w8, #0, 405948 <__fxstatat@plt+0x2558>
  4058d0:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  4058d4:	add	x1, x1, #0x981
  4058d8:	mov	w2, #0x5                   	// #5
  4058dc:	mov	x0, xzr
  4058e0:	bl	403270 <dcgettext@plt>
  4058e4:	mov	x2, x22
  4058e8:	mov	x22, x0
  4058ec:	mov	w1, #0x4                   	// #4
  4058f0:	mov	w0, wzr
  4058f4:	str	x2, [x19, #96]
  4058f8:	bl	40dc00 <__fxstatat@plt+0xa810>
  4058fc:	ldr	x2, [x19, #88]
  405900:	mov	x23, x0
  405904:	mov	w0, #0x1                   	// #1
  405908:	mov	w1, #0x4                   	// #4
  40590c:	bl	40dc00 <__fxstatat@plt+0xa810>
  405910:	mov	x4, x0
  405914:	mov	w0, wzr
  405918:	mov	w1, wzr
  40591c:	mov	x2, x22
  405920:	mov	x3, x23
  405924:	b	406358 <__fxstatat@plt+0x2f68>
  405928:	ldr	w9, [x21, #4]
  40592c:	cmp	w9, #0x3
  405930:	cset	w8, eq  // eq = none
  405934:	cmp	w9, #0x4
  405938:	b.eq	40577c <__fxstatat@plt+0x238c>  // b.none
  40593c:	and	w8, w8, w6
  405940:	cbnz	w8, 40577c <__fxstatat@plt+0x238c>
  405944:	str	xzr, [x19, #88]
  405948:	ldrb	w8, [x28]
  40594c:	cbz	w8, 405b3c <__fxstatat@plt+0x274c>
  405950:	cmp	w23, #0x11
  405954:	b.ne	405970 <__fxstatat@plt+0x2580>  // b.any
  405958:	mov	x0, x27
  40595c:	mov	x1, x22
  405960:	bl	403180 <rename@plt>
  405964:	cbz	w0, 405984 <__fxstatat@plt+0x2594>
  405968:	bl	403310 <__errno_location@plt>
  40596c:	ldr	w23, [x0]
  405970:	cmp	w23, #0x16
  405974:	b.eq	405a60 <__fxstatat@plt+0x2670>  // b.none
  405978:	cmp	w23, #0x12
  40597c:	b.eq	405a48 <__fxstatat@plt+0x2658>  // b.none
  405980:	cbnz	w23, 405ac8 <__fxstatat@plt+0x26d8>
  405984:	ldrb	w8, [x21, #46]
  405988:	cbz	w8, 4059bc <__fxstatat@plt+0x25cc>
  40598c:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  405990:	add	x1, x1, #0x9ae
  405994:	mov	w2, #0x5                   	// #5
  405998:	mov	x0, xzr
  40599c:	bl	403270 <dcgettext@plt>
  4059a0:	mov	x1, x0
  4059a4:	mov	w0, #0x1                   	// #1
  4059a8:	bl	402e50 <__printf_chk@plt>
  4059ac:	ldr	x2, [x19, #112]
  4059b0:	mov	x0, x27
  4059b4:	mov	x1, x22
  4059b8:	bl	4085d0 <__fxstatat@plt+0x51e0>
  4059bc:	ldrb	w8, [x21, #33]
  4059c0:	cbz	w8, 405a24 <__fxstatat@plt+0x2634>
  4059c4:	ldrb	w8, [x21, #35]
  4059c8:	cbz	w8, 4059d4 <__fxstatat@plt+0x25e4>
  4059cc:	ldrb	w8, [x21, #38]
  4059d0:	cbz	w8, 405e54 <__fxstatat@plt+0x2a64>
  4059d4:	bl	403310 <__errno_location@plt>
  4059d8:	mov	w8, #0x5f                  	// #95
  4059dc:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  4059e0:	str	w8, [x0]
  4059e4:	add	x1, x1, #0x6f9
  4059e8:	mov	w2, #0x5                   	// #5
  4059ec:	mov	x0, xzr
  4059f0:	bl	403270 <dcgettext@plt>
  4059f4:	mov	x20, x22
  4059f8:	mov	x22, x0
  4059fc:	mov	w1, #0x4                   	// #4
  405a00:	mov	w0, wzr
  405a04:	mov	x2, x20
  405a08:	bl	40dc00 <__fxstatat@plt+0xa810>
  405a0c:	mov	x3, x0
  405a10:	mov	w1, #0x5f                  	// #95
  405a14:	mov	w0, wzr
  405a18:	mov	x2, x22
  405a1c:	mov	x22, x20
  405a20:	bl	402bc0 <error@plt>
  405a24:	cbz	x25, 405a30 <__fxstatat@plt+0x2640>
  405a28:	mov	w8, #0x1                   	// #1
  405a2c:	strb	w8, [x25]
  405a30:	ldr	w8, [x19, #156]
  405a34:	tbz	w8, #0, 405a40 <__fxstatat@plt+0x2650>
  405a38:	ldrb	w8, [x21, #49]
  405a3c:	cbz	w8, 405dc0 <__fxstatat@plt+0x29d0>
  405a40:	mov	w23, #0x1                   	// #1
  405a44:	b	404ec0 <__fxstatat@plt+0x1ad0>
  405a48:	and	w20, w26, #0xf000
  405a4c:	mov	x0, x22
  405a50:	cmp	w20, #0x4, lsl #12
  405a54:	b.ne	405ad4 <__fxstatat@plt+0x26e4>  // b.any
  405a58:	bl	403090 <rmdir@plt>
  405a5c:	b	405ad8 <__fxstatat@plt+0x26e8>
  405a60:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  405a64:	add	x1, x1, #0x9b7
  405a68:	mov	w2, #0x5                   	// #5
  405a6c:	mov	x0, xzr
  405a70:	bl	403270 <dcgettext@plt>
  405a74:	adrp	x21, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  405a78:	add	x21, x21, #0x568
  405a7c:	ldr	x2, [x21]
  405a80:	mov	x20, x0
  405a84:	mov	w1, #0x4                   	// #4
  405a88:	mov	w0, wzr
  405a8c:	bl	40dc00 <__fxstatat@plt+0xa810>
  405a90:	ldr	x2, [x21, #8]
  405a94:	mov	x21, x0
  405a98:	mov	w0, #0x1                   	// #1
  405a9c:	mov	w1, #0x4                   	// #4
  405aa0:	mov	w23, #0x1                   	// #1
  405aa4:	bl	40dc00 <__fxstatat@plt+0xa810>
  405aa8:	mov	x4, x0
  405aac:	mov	w0, wzr
  405ab0:	mov	w1, wzr
  405ab4:	mov	x2, x20
  405ab8:	mov	x3, x21
  405abc:	bl	402bc0 <error@plt>
  405ac0:	strb	w23, [x24]
  405ac4:	b	404ec0 <__fxstatat@plt+0x1ad0>
  405ac8:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  405acc:	add	x1, x1, #0x9e6
  405ad0:	b	405dfc <__fxstatat@plt+0x2a0c>
  405ad4:	bl	403380 <unlink@plt>
  405ad8:	cbz	w0, 405aec <__fxstatat@plt+0x26fc>
  405adc:	bl	403310 <__errno_location@plt>
  405ae0:	ldr	w23, [x0]
  405ae4:	cmp	w23, #0x2
  405ae8:	b.ne	405df4 <__fxstatat@plt+0x2a04>  // b.any
  405aec:	cmp	w20, #0x4, lsl #12
  405af0:	mov	w8, #0x1                   	// #1
  405af4:	str	w8, [x19, #120]
  405af8:	b.eq	405b3c <__fxstatat@plt+0x274c>  // b.none
  405afc:	ldrb	w8, [x21, #46]
  405b00:	cbz	w8, 405b3c <__fxstatat@plt+0x274c>
  405b04:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  405b08:	add	x1, x1, #0xa37
  405b0c:	mov	w2, #0x5                   	// #5
  405b10:	mov	x0, xzr
  405b14:	bl	403270 <dcgettext@plt>
  405b18:	mov	x1, x0
  405b1c:	mov	w0, #0x1                   	// #1
  405b20:	mov	w8, #0x1                   	// #1
  405b24:	str	w8, [x19, #120]
  405b28:	bl	402e50 <__printf_chk@plt>
  405b2c:	ldr	x2, [x19, #112]
  405b30:	mov	x0, x27
  405b34:	mov	x1, x22
  405b38:	bl	4085d0 <__fxstatat@plt+0x51e0>
  405b3c:	ldrb	w8, [x21, #43]
  405b40:	mov	w20, w26
  405b44:	str	x22, [x19, #96]
  405b48:	cbz	w8, 405b50 <__fxstatat@plt+0x2760>
  405b4c:	ldr	w20, [x21, #16]
  405b50:	ldrb	w8, [x21, #29]
  405b54:	ldr	x1, [x19, #96]
  405b58:	ldr	w3, [x19, #120]
  405b5c:	str	w26, [x19, #72]
  405b60:	and	w26, w26, #0xf000
  405b64:	mov	w9, #0x12                  	// #18
  405b68:	cmp	w26, #0x4, lsl #12
  405b6c:	csel	w9, w9, wzr, eq  // eq = none
  405b70:	cmp	w8, #0x0
  405b74:	mov	w8, #0x3f                  	// #63
  405b78:	mov	x0, x27
  405b7c:	mov	x4, x21
  405b80:	csel	w22, w9, w8, eq  // eq = none
  405b84:	str	x27, [x19, #80]
  405b88:	bl	404b5c <__fxstatat@plt+0x176c>
  405b8c:	mov	w23, wzr
  405b90:	tbz	w0, #0, 404ec0 <__fxstatat@plt+0x1ad0>
  405b94:	cmp	w26, #0x4, lsl #12
  405b98:	and	w25, w22, w20
  405b9c:	mov	w23, w26
  405ba0:	b.ne	405c14 <__fxstatat@plt+0x2824>  // b.any
  405ba4:	ldp	x8, x9, [x19, #288]
  405ba8:	ldr	x22, [x19, #96]
  405bac:	ldr	x27, [x19, #80]
  405bb0:	ldr	x12, [x19, #144]
  405bb4:	cbz	x12, 405ce8 <__fxstatat@plt+0x28f8>
  405bb8:	mov	x10, x12
  405bbc:	b	405bc8 <__fxstatat@plt+0x27d8>
  405bc0:	ldr	x10, [x10]
  405bc4:	cbz	x10, 405ce8 <__fxstatat@plt+0x28f8>
  405bc8:	ldr	x11, [x10, #8]
  405bcc:	cmp	x11, x9
  405bd0:	b.ne	405bc0 <__fxstatat@plt+0x27d0>  // b.any
  405bd4:	ldr	x11, [x10, #16]
  405bd8:	cmp	x11, x8
  405bdc:	b.ne	405bc0 <__fxstatat@plt+0x27d0>  // b.any
  405be0:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  405be4:	add	x1, x1, #0xa3f
  405be8:	mov	w2, #0x5                   	// #5
  405bec:	mov	x0, xzr
  405bf0:	bl	403270 <dcgettext@plt>
  405bf4:	mov	x23, x0
  405bf8:	mov	w0, #0x4                   	// #4
  405bfc:	mov	x1, x27
  405c00:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  405c04:	mov	x3, x0
  405c08:	mov	w0, wzr
  405c0c:	mov	w1, wzr
  405c10:	b	405eb4 <__fxstatat@plt+0x2ac4>
  405c14:	ldrb	w8, [x21, #44]
  405c18:	ldr	x22, [x19, #96]
  405c1c:	str	w23, [x19, #64]
  405c20:	cbz	w8, 405dd8 <__fxstatat@plt+0x29e8>
  405c24:	ldr	x26, [x19, #80]
  405c28:	ldrb	w8, [x26]
  405c2c:	cmp	w8, #0x2f
  405c30:	b.eq	405c88 <__fxstatat@plt+0x2898>  // b.none
  405c34:	mov	x0, x22
  405c38:	bl	40a23c <__fxstatat@plt+0x6e4c>
  405c3c:	mov	x23, x0
  405c40:	adrp	x0, 414000 <__fxstatat@plt+0x10c10>
  405c44:	add	x0, x0, #0xa94
  405c48:	mov	x1, x23
  405c4c:	bl	403060 <strcmp@plt>
  405c50:	cbz	w0, 405c7c <__fxstatat@plt+0x288c>
  405c54:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  405c58:	add	x1, x1, #0xa94
  405c5c:	sub	x2, x29, #0xa0
  405c60:	mov	w0, wzr
  405c64:	bl	403340 <__xstat@plt>
  405c68:	cbnz	w0, 405c7c <__fxstatat@plt+0x288c>
  405c6c:	add	x2, x19, #0x220
  405c70:	mov	x1, x23
  405c74:	bl	403340 <__xstat@plt>
  405c78:	cbz	w0, 406688 <__fxstatat@plt+0x3298>
  405c7c:	mov	x0, x23
  405c80:	bl	4030e0 <free@plt>
  405c84:	ldr	x22, [x19, #96]
  405c88:	ldrb	w3, [x21, #22]
  405c8c:	mov	w1, #0xffffff9c            	// #-100
  405c90:	mov	w4, #0xffffffff            	// #-1
  405c94:	mov	x0, x26
  405c98:	mov	x2, x22
  405c9c:	bl	409538 <__fxstatat@plt+0x6148>
  405ca0:	cmp	w0, #0x1
  405ca4:	b.lt	405ec0 <__fxstatat@plt+0x2ad0>  // b.tstop
  405ca8:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  405cac:	mov	w23, w0
  405cb0:	add	x1, x1, #0xad5
  405cb4:	mov	w2, #0x5                   	// #5
  405cb8:	mov	x0, xzr
  405cbc:	bl	403270 <dcgettext@plt>
  405cc0:	mov	x24, x0
  405cc4:	mov	w1, #0x4                   	// #4
  405cc8:	mov	w0, wzr
  405ccc:	mov	x2, x22
  405cd0:	bl	40dc00 <__fxstatat@plt+0xa810>
  405cd4:	mov	x25, x0
  405cd8:	mov	w0, #0x1                   	// #1
  405cdc:	mov	w1, #0x4                   	// #4
  405ce0:	mov	x2, x26
  405ce4:	b	406340 <__fxstatat@plt+0x2f50>
  405ce8:	mov	x10, sp
  405cec:	sub	x11, x10, #0x20
  405cf0:	str	x11, [x19, #104]
  405cf4:	mov	sp, x11
  405cf8:	stur	x8, [x10, #-16]
  405cfc:	ldr	w8, [x19, #120]
  405d00:	stp	x12, x9, [x10, #-32]
  405d04:	cbnz	w8, 405d94 <__fxstatat@plt+0x29a4>
  405d08:	ldr	w8, [x19, #176]
  405d0c:	and	w8, w8, #0xf000
  405d10:	cmp	w8, #0x4, lsl #12
  405d14:	b.ne	405d94 <__fxstatat@plt+0x29a4>  // b.any
  405d18:	ldrb	w8, [x21, #33]
  405d1c:	cbnz	w8, 405d28 <__fxstatat@plt+0x2938>
  405d20:	ldrb	w8, [x21, #37]
  405d24:	cbz	w8, 405d88 <__fxstatat@plt+0x2998>
  405d28:	ldrb	w8, [x21, #35]
  405d2c:	cbz	w8, 405d38 <__fxstatat@plt+0x2948>
  405d30:	ldrb	w8, [x21, #38]
  405d34:	cbz	w8, 406624 <__fxstatat@plt+0x3234>
  405d38:	bl	403310 <__errno_location@plt>
  405d3c:	mov	w8, #0x5f                  	// #95
  405d40:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  405d44:	str	w8, [x0]
  405d48:	add	x1, x1, #0x6f9
  405d4c:	mov	w2, #0x5                   	// #5
  405d50:	mov	x0, xzr
  405d54:	bl	403270 <dcgettext@plt>
  405d58:	mov	x26, x0
  405d5c:	mov	w1, #0x4                   	// #4
  405d60:	mov	w0, wzr
  405d64:	mov	x2, x22
  405d68:	bl	40dc00 <__fxstatat@plt+0xa810>
  405d6c:	mov	x3, x0
  405d70:	mov	w1, #0x5f                  	// #95
  405d74:	mov	w0, wzr
  405d78:	mov	x2, x26
  405d7c:	bl	402bc0 <error@plt>
  405d80:	ldrb	w8, [x21, #38]
  405d84:	cbnz	w8, 40635c <__fxstatat@plt+0x2f6c>
  405d88:	mov	w26, wzr
  405d8c:	mov	w25, wzr
  405d90:	b	406638 <__fxstatat@plt+0x3248>
  405d94:	and	w8, w20, #0xfff
  405d98:	bic	w1, w8, w25
  405d9c:	mov	x0, x22
  405da0:	bl	4033a0 <mkdir@plt>
  405da4:	cbz	w0, 405e68 <__fxstatat@plt+0x2a78>
  405da8:	bl	403310 <__errno_location@plt>
  405dac:	mov	x20, x22
  405db0:	ldr	w22, [x0]
  405db4:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  405db8:	add	x1, x1, #0x5c6
  405dbc:	b	405e8c <__fxstatat@plt+0x2a9c>
  405dc0:	ldr	x0, [x21, #64]
  405dc4:	add	x2, x19, #0x120
  405dc8:	mov	x1, x22
  405dcc:	bl	40a4c8 <__fxstatat@plt+0x70d8>
  405dd0:	mov	w23, #0x1                   	// #1
  405dd4:	b	404ec0 <__fxstatat@plt+0x1ad0>
  405dd8:	ldrb	w8, [x21, #23]
  405ddc:	ldr	x27, [x19, #80]
  405de0:	cbz	w8, 4060c4 <__fxstatat@plt+0x2cd4>
  405de4:	ldrb	w8, [x21, #22]
  405de8:	cbz	w8, 4062c8 <__fxstatat@plt+0x2ed8>
  405dec:	mov	w5, #0x1                   	// #1
  405df0:	b	4062d4 <__fxstatat@plt+0x2ee4>
  405df4:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  405df8:	add	x1, x1, #0x9fb
  405dfc:	mov	w2, #0x5                   	// #5
  405e00:	mov	x0, xzr
  405e04:	bl	403270 <dcgettext@plt>
  405e08:	mov	x21, x0
  405e0c:	mov	w1, #0x4                   	// #4
  405e10:	mov	w0, wzr
  405e14:	mov	x2, x27
  405e18:	bl	40dc00 <__fxstatat@plt+0xa810>
  405e1c:	mov	x2, x22
  405e20:	mov	x22, x0
  405e24:	mov	w0, #0x1                   	// #1
  405e28:	mov	w1, #0x4                   	// #4
  405e2c:	bl	40dc00 <__fxstatat@plt+0xa810>
  405e30:	mov	x4, x0
  405e34:	mov	w0, wzr
  405e38:	mov	w1, w23
  405e3c:	mov	x2, x21
  405e40:	mov	x3, x22
  405e44:	bl	402bc0 <error@plt>
  405e48:	ldp	x1, x0, [x19, #288]
  405e4c:	bl	408ebc <__fxstatat@plt+0x5acc>
  405e50:	b	404ebc <__fxstatat@plt+0x1acc>
  405e54:	bl	403310 <__errno_location@plt>
  405e58:	mov	w8, #0x5f                  	// #95
  405e5c:	str	w8, [x0]
  405e60:	cbnz	x25, 405a28 <__fxstatat@plt+0x2638>
  405e64:	b	405a30 <__fxstatat@plt+0x2640>
  405e68:	add	x2, x19, #0xa0
  405e6c:	mov	x1, x22
  405e70:	bl	403220 <__lxstat@plt>
  405e74:	cbz	w0, 4062b0 <__fxstatat@plt+0x2ec0>
  405e78:	bl	403310 <__errno_location@plt>
  405e7c:	mov	x20, x22
  405e80:	ldr	w22, [x0]
  405e84:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  405e88:	add	x1, x1, #0x5e1
  405e8c:	mov	w2, #0x5                   	// #5
  405e90:	mov	x0, xzr
  405e94:	bl	403270 <dcgettext@plt>
  405e98:	mov	x23, x0
  405e9c:	mov	w0, #0x4                   	// #4
  405ea0:	mov	x1, x20
  405ea4:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  405ea8:	mov	x3, x0
  405eac:	mov	w0, wzr
  405eb0:	mov	w1, w22
  405eb4:	mov	x2, x23
  405eb8:	bl	402bc0 <error@plt>
  405ebc:	b	40635c <__fxstatat@plt+0x2f6c>
  405ec0:	str	w25, [x19, #144]
  405ec4:	mov	w25, wzr
  405ec8:	mov	w26, wzr
  405ecc:	mov	w27, #0x1                   	// #1
  405ed0:	b	4065cc <__fxstatat@plt+0x31dc>
  405ed4:	ldrb	w9, [x28]
  405ed8:	cbnz	w9, 4051e0 <__fxstatat@plt+0x1df0>
  405edc:	and	w8, w8, #0xf000
  405ee0:	cmp	w8, #0xa, lsl #12
  405ee4:	mov	w22, wzr
  405ee8:	b.ne	4051e4 <__fxstatat@plt+0x1df4>  // b.any
  405eec:	ldr	w8, [x21, #4]
  405ef0:	cmp	w8, #0x2
  405ef4:	b.eq	4051e4 <__fxstatat@plt+0x1df4>  // b.none
  405ef8:	ldr	w8, [x11, #16]
  405efc:	and	w8, w8, #0xf000
  405f00:	cmp	w8, #0xa, lsl #12
  405f04:	b.eq	4051e0 <__fxstatat@plt+0x1df0>  // b.none
  405f08:	b	406e74 <__fxstatat@plt+0x3a84>
  405f0c:	cmp	w22, #0x3
  405f10:	mov	x22, x27
  405f14:	ldr	x27, [x19, #80]
  405f18:	b.eq	40605c <__fxstatat@plt+0x2c6c>  // b.none
  405f1c:	mov	x0, x23
  405f20:	bl	402b80 <strlen@plt>
  405f24:	str	x0, [x19, #120]
  405f28:	mov	x0, x22
  405f2c:	bl	40a348 <__fxstatat@plt+0x6f58>
  405f30:	str	x0, [x19, #88]
  405f34:	bl	402b80 <strlen@plt>
  405f38:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  405f3c:	ldr	x8, [x8, #2440]
  405f40:	mov	x20, x0
  405f44:	mov	x0, x8
  405f48:	str	x8, [x19, #72]
  405f4c:	bl	402b80 <strlen@plt>
  405f50:	ldr	x9, [x19, #120]
  405f54:	add	x8, x0, x20
  405f58:	str	x0, [x19, #64]
  405f5c:	str	x20, [x19, #112]
  405f60:	cmp	x9, x8
  405f64:	b.ne	40605c <__fxstatat@plt+0x2c6c>  // b.any
  405f68:	ldr	x1, [x19, #88]
  405f6c:	ldr	x2, [x19, #112]
  405f70:	mov	x0, x23
  405f74:	bl	402ee0 <bcmp@plt>
  405f78:	cbnz	w0, 40605c <__fxstatat@plt+0x2c6c>
  405f7c:	ldr	x8, [x19, #112]
  405f80:	ldr	x1, [x19, #72]
  405f84:	add	x0, x23, x8
  405f88:	bl	403060 <strcmp@plt>
  405f8c:	cbnz	w0, 40605c <__fxstatat@plt+0x2c6c>
  405f90:	mov	x0, x22
  405f94:	bl	402b80 <strlen@plt>
  405f98:	ldr	x8, [x19, #64]
  405f9c:	mov	x20, x0
  405fa0:	add	x8, x8, x0
  405fa4:	add	x0, x8, #0x1
  405fa8:	bl	410864 <__fxstatat@plt+0xd474>
  405fac:	mov	x3, #0xffffffffffffffff    	// #-1
  405fb0:	mov	x1, x22
  405fb4:	mov	x2, x20
  405fb8:	mov	x23, x0
  405fbc:	bl	403240 <__mempcpy_chk@plt>
  405fc0:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  405fc4:	ldr	x1, [x8, #2440]
  405fc8:	bl	4031e0 <strcpy@plt>
  405fcc:	sub	x2, x29, #0xa0
  405fd0:	mov	w0, wzr
  405fd4:	mov	x1, x23
  405fd8:	bl	403340 <__xstat@plt>
  405fdc:	mov	w20, w0
  405fe0:	mov	x0, x23
  405fe4:	bl	4030e0 <free@plt>
  405fe8:	cbnz	w20, 40605c <__fxstatat@plt+0x2c6c>
  405fec:	ldr	x8, [x19, #296]
  405ff0:	ldur	x9, [x29, #-152]
  405ff4:	cmp	x8, x9
  405ff8:	b.ne	40605c <__fxstatat@plt+0x2c6c>  // b.any
  405ffc:	ldr	x8, [x19, #288]
  406000:	ldur	x9, [x29, #-160]
  406004:	cmp	x8, x9
  406008:	b.ne	40605c <__fxstatat@plt+0x2c6c>  // b.any
  40600c:	ldrb	w8, [x28]
  406010:	adrp	x9, 414000 <__fxstatat@plt+0x10c10>
  406014:	adrp	x10, 414000 <__fxstatat@plt+0x10c10>
  406018:	add	x9, x9, #0x85a
  40601c:	add	x10, x10, #0x88c
  406020:	cmp	w8, #0x0
  406024:	csel	x1, x10, x9, eq  // eq = none
  406028:	mov	w2, #0x5                   	// #5
  40602c:	mov	x0, xzr
  406030:	bl	403270 <dcgettext@plt>
  406034:	mov	x21, x0
  406038:	mov	w1, #0x4                   	// #4
  40603c:	mov	w0, wzr
  406040:	mov	x2, x22
  406044:	bl	40dc00 <__fxstatat@plt+0xa810>
  406048:	mov	x20, x0
  40604c:	mov	w0, #0x1                   	// #1
  406050:	mov	w1, #0x4                   	// #4
  406054:	mov	x2, x27
  406058:	b	4061a4 <__fxstatat@plt+0x2db4>
  40605c:	ldr	w2, [x21]
  406060:	mov	w0, #0xffffff9c            	// #-100
  406064:	mov	x1, x22
  406068:	bl	409ed0 <__fxstatat@plt+0x6ae0>
  40606c:	cbz	x0, 40645c <__fxstatat@plt+0x306c>
  406070:	mov	x23, x0
  406074:	bl	402b80 <strlen@plt>
  406078:	add	x9, x0, #0x10
  40607c:	mov	x8, sp
  406080:	and	x9, x9, #0xfffffffffffffff0
  406084:	add	x2, x0, #0x1
  406088:	sub	x0, x8, x9
  40608c:	mov	sp, x0
  406090:	mov	x1, x23
  406094:	str	x0, [x19, #112]
  406098:	bl	402b50 <memcpy@plt>
  40609c:	mov	x0, x23
  4060a0:	bl	4030e0 <free@plt>
  4060a4:	b	406470 <__fxstatat@plt+0x3080>
  4060a8:	ldr	w10, [x19, #96]
  4060ac:	mov	x22, x27
  4060b0:	cbz	w20, 406484 <__fxstatat@plt+0x3094>
  4060b4:	ldr	x27, [x19, #80]
  4060b8:	str	xzr, [x19, #112]
  4060bc:	mov	w23, #0x11                  	// #17
  4060c0:	b	404fc4 <__fxstatat@plt+0x1bd4>
  4060c4:	ldr	w12, [x19, #72]
  4060c8:	cmp	w23, #0x8, lsl #12
  4060cc:	b.eq	4060e0 <__fxstatat@plt+0x2cf0>  // b.none
  4060d0:	cmp	w23, #0xa, lsl #12
  4060d4:	b.eq	406568 <__fxstatat@plt+0x3178>  // b.none
  4060d8:	ldrb	w8, [x21, #20]
  4060dc:	cbz	w8, 406568 <__fxstatat@plt+0x3178>
  4060e0:	ldr	w8, [x21, #4]
  4060e4:	ldr	w9, [x19, #304]
  4060e8:	ldrb	w24, [x21, #35]
  4060ec:	mov	x0, x27
  4060f0:	cmp	w8, #0x2
  4060f4:	cset	w8, eq  // eq = none
  4060f8:	lsl	w1, w8, #15
  4060fc:	str	w9, [x19, #128]
  406100:	bl	40a424 <__fxstatat@plt+0x7034>
  406104:	tbnz	w0, #31, 406524 <__fxstatat@plt+0x3134>
  406108:	mov	w8, w0
  40610c:	add	x2, x19, #0x220
  406110:	mov	w0, wzr
  406114:	mov	w1, w8
  406118:	str	w8, [x19, #136]
  40611c:	bl	403260 <__fxstat@plt>
  406120:	cbz	w0, 4066f4 <__fxstatat@plt+0x3304>
  406124:	bl	403310 <__errno_location@plt>
  406128:	ldr	w23, [x0]
  40612c:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  406130:	add	x1, x1, #0xcd2
  406134:	mov	w2, #0x5                   	// #5
  406138:	mov	x0, xzr
  40613c:	bl	403270 <dcgettext@plt>
  406140:	mov	w20, w25
  406144:	mov	x25, x0
  406148:	mov	w0, #0x4                   	// #4
  40614c:	mov	x1, x27
  406150:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  406154:	mov	x3, x0
  406158:	mov	w0, wzr
  40615c:	mov	w1, w23
  406160:	mov	x2, x25
  406164:	mov	w25, w20
  406168:	b	4067d0 <__fxstatat@plt+0x33e0>
  40616c:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  406170:	add	x1, x1, #0x797
  406174:	mov	w2, #0x5                   	// #5
  406178:	mov	x0, xzr
  40617c:	bl	403270 <dcgettext@plt>
  406180:	mov	x21, x0
  406184:	mov	w1, #0x4                   	// #4
  406188:	mov	w0, wzr
  40618c:	mov	x2, x27
  406190:	bl	40dc00 <__fxstatat@plt+0xa810>
  406194:	ldr	x2, [x19, #80]
  406198:	mov	x20, x0
  40619c:	mov	w0, #0x1                   	// #1
  4061a0:	mov	w1, #0x4                   	// #4
  4061a4:	bl	40dc00 <__fxstatat@plt+0xa810>
  4061a8:	mov	x4, x0
  4061ac:	mov	w0, wzr
  4061b0:	mov	w1, wzr
  4061b4:	mov	x2, x21
  4061b8:	mov	x3, x20
  4061bc:	bl	402bc0 <error@plt>
  4061c0:	b	404ebc <__fxstatat@plt+0x1acc>
  4061c4:	ldr	x22, [x19, #80]
  4061c8:	mov	x20, x27
  4061cc:	and	w8, w8, #0xf000
  4061d0:	cmp	w8, #0xa, lsl #12
  4061d4:	b.eq	4061e8 <__fxstatat@plt+0x2df8>  // b.none
  4061d8:	ldr	w8, [x11, #16]
  4061dc:	and	w8, w8, #0xf000
  4061e0:	cmp	w8, #0xa, lsl #12
  4061e4:	b.ne	4065e8 <__fxstatat@plt+0x31f8>  // b.any
  4061e8:	ldrb	w8, [x28]
  4061ec:	cbz	w8, 406250 <__fxstatat@plt+0x2e60>
  4061f0:	ldr	w8, [x19, #304]
  4061f4:	and	w8, w8, #0xf000
  4061f8:	cmp	w8, #0xa, lsl #12
  4061fc:	b.ne	406250 <__fxstatat@plt+0x2e60>  // b.any
  406200:	ldr	w8, [x11, #20]
  406204:	cmp	w8, #0x2
  406208:	b.cc	406250 <__fxstatat@plt+0x2e60>  // b.lo, b.ul, b.last
  40620c:	mov	x0, x22
  406210:	mov	x22, x11
  406214:	mov	x23, x12
  406218:	bl	403010 <canonicalize_file_name@plt>
  40621c:	ldr	w6, [x19, #156]
  406220:	mov	x12, x23
  406224:	mov	x11, x22
  406228:	cbz	x0, 406250 <__fxstatat@plt+0x2e60>
  40622c:	mov	x1, x20
  406230:	mov	x23, x0
  406234:	mov	x27, x20
  406238:	bl	40e3dc <__fxstatat@plt+0xafec>
  40623c:	mov	w20, w0
  406240:	mov	x0, x23
  406244:	bl	4030e0 <free@plt>
  406248:	tbz	w20, #0, 40546c <__fxstatat@plt+0x207c>
  40624c:	b	406e74 <__fxstatat@plt+0x3a84>
  406250:	ldrb	w8, [x21, #44]
  406254:	cbz	w8, 406268 <__fxstatat@plt+0x2e78>
  406258:	ldr	w8, [x11, #16]
  40625c:	and	w8, w8, #0xf000
  406260:	cmp	w8, #0xa, lsl #12
  406264:	b.eq	40661c <__fxstatat@plt+0x322c>  // b.none
  406268:	ldr	w8, [x21, #4]
  40626c:	mov	x27, x20
  406270:	cmp	w8, #0x2
  406274:	b.ne	406e74 <__fxstatat@plt+0x3a84>  // b.any
  406278:	ldr	w8, [x12, #16]
  40627c:	and	w8, w8, #0xf000
  406280:	cmp	w8, #0xa, lsl #12
  406284:	b.ne	4068d0 <__fxstatat@plt+0x34e0>  // b.any
  406288:	ldr	x1, [x19, #80]
  40628c:	add	x2, x19, #0x220
  406290:	mov	w0, wzr
  406294:	mov	x20, x11
  406298:	bl	403340 <__xstat@plt>
  40629c:	ldr	w6, [x19, #156]
  4062a0:	mov	x11, x20
  4062a4:	mov	w22, wzr
  4062a8:	cbnz	w0, 4051e4 <__fxstatat@plt+0x1df4>
  4062ac:	b	4068f0 <__fxstatat@plt+0x3500>
  4062b0:	ldr	w20, [x19, #176]
  4062b4:	mvn	w8, w20
  4062b8:	tst	w8, #0x1c0
  4062bc:	b.ne	4064fc <__fxstatat@plt+0x310c>  // b.any
  4062c0:	mov	w26, wzr
  4062c4:	b	406858 <__fxstatat@plt+0x3468>
  4062c8:	ldr	w8, [x21, #8]
  4062cc:	cmp	w8, #0x3
  4062d0:	cset	w5, eq  // eq = none
  4062d4:	ldr	w8, [x19, #104]
  4062d8:	mov	w0, #0xffffff9c            	// #-100
  4062dc:	mov	w2, #0xffffff9c            	// #-100
  4062e0:	mov	w6, #0xffffffff            	// #-1
  4062e4:	cmp	w8, #0x0
  4062e8:	mov	w8, #0x400                 	// #1024
  4062ec:	csel	w4, w8, wzr, ne  // ne = any
  4062f0:	mov	x1, x27
  4062f4:	mov	x3, x22
  4062f8:	bl	40938c <__fxstatat@plt+0x5f9c>
  4062fc:	cmp	w0, #0x1
  406300:	b.lt	4065bc <__fxstatat@plt+0x31cc>  // b.tstop
  406304:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  406308:	mov	w23, w0
  40630c:	add	x1, x1, #0xc06
  406310:	mov	w2, #0x5                   	// #5
  406314:	mov	x0, xzr
  406318:	bl	403270 <dcgettext@plt>
  40631c:	mov	x24, x0
  406320:	mov	w1, #0x4                   	// #4
  406324:	mov	w0, wzr
  406328:	mov	x2, x22
  40632c:	bl	40dc00 <__fxstatat@plt+0xa810>
  406330:	mov	x25, x0
  406334:	mov	w0, #0x1                   	// #1
  406338:	mov	w1, #0x4                   	// #4
  40633c:	mov	x2, x27
  406340:	bl	40dc00 <__fxstatat@plt+0xa810>
  406344:	mov	x4, x0
  406348:	mov	w0, wzr
  40634c:	mov	w1, w23
  406350:	mov	x2, x24
  406354:	mov	x3, x25
  406358:	bl	402bc0 <error@plt>
  40635c:	ldrb	w8, [x21, #37]
  406360:	cbnz	w8, 4074c4 <__fxstatat@plt+0x40d4>
  406364:	ldp	x8, x20, [x19, #88]
  406368:	ldr	x22, [x19, #112]
  40636c:	cbnz	x8, 406378 <__fxstatat@plt+0x2f88>
  406370:	ldp	x1, x0, [x19, #288]
  406374:	bl	408ebc <__fxstatat@plt+0x5acc>
  406378:	cbz	x22, 404ebc <__fxstatat@plt+0x1acc>
  40637c:	mov	x0, x22
  406380:	mov	x1, x20
  406384:	bl	403180 <rename@plt>
  406388:	cbz	w0, 4063cc <__fxstatat@plt+0x2fdc>
  40638c:	bl	403310 <__errno_location@plt>
  406390:	ldr	w21, [x0]
  406394:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  406398:	add	x1, x1, #0xbdd
  40639c:	mov	w2, #0x5                   	// #5
  4063a0:	mov	x0, xzr
  4063a4:	bl	403270 <dcgettext@plt>
  4063a8:	mov	x22, x0
  4063ac:	mov	w0, #0x4                   	// #4
  4063b0:	mov	x1, x20
  4063b4:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  4063b8:	mov	x3, x0
  4063bc:	mov	w0, wzr
  4063c0:	mov	w1, w21
  4063c4:	mov	x2, x22
  4063c8:	b	404eb8 <__fxstatat@plt+0x1ac8>
  4063cc:	ldrb	w8, [x21, #46]
  4063d0:	cbz	w8, 404ebc <__fxstatat@plt+0x1acc>
  4063d4:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  4063d8:	add	x1, x1, #0xbf1
  4063dc:	mov	w2, #0x5                   	// #5
  4063e0:	mov	x0, xzr
  4063e4:	bl	403270 <dcgettext@plt>
  4063e8:	mov	x21, x0
  4063ec:	mov	w1, #0x4                   	// #4
  4063f0:	mov	w0, wzr
  4063f4:	mov	x2, x22
  4063f8:	bl	40dc00 <__fxstatat@plt+0xa810>
  4063fc:	mov	x22, x0
  406400:	mov	w0, #0x1                   	// #1
  406404:	mov	w1, #0x4                   	// #4
  406408:	mov	x2, x20
  40640c:	bl	40dc00 <__fxstatat@plt+0xa810>
  406410:	mov	x3, x0
  406414:	mov	w0, #0x1                   	// #1
  406418:	mov	x1, x21
  40641c:	mov	x2, x22
  406420:	bl	402e50 <__printf_chk@plt>
  406424:	b	404ebc <__fxstatat@plt+0x1acc>
  406428:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40642c:	add	x1, x1, #0x7f6
  406430:	mov	w2, #0x5                   	// #5
  406434:	mov	x0, xzr
  406438:	bl	403270 <dcgettext@plt>
  40643c:	mov	x21, x0
  406440:	mov	w0, #0x4                   	// #4
  406444:	mov	x1, x27
  406448:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  40644c:	mov	x3, x0
  406450:	mov	w0, wzr
  406454:	mov	w1, wzr
  406458:	b	404eb4 <__fxstatat@plt+0x1ac4>
  40645c:	bl	403310 <__errno_location@plt>
  406460:	ldr	w23, [x0]
  406464:	cmp	w23, #0x2
  406468:	b.ne	40663c <__fxstatat@plt+0x324c>  // b.any
  40646c:	str	xzr, [x19, #112]
  406470:	ldr	w6, [x19, #156]
  406474:	ldr	w10, [x19, #96]
  406478:	mov	w8, #0x1                   	// #1
  40647c:	mov	w23, #0x11                  	// #17
  406480:	b	404fc0 <__fxstatat@plt+0x1bd0>
  406484:	ldrb	w8, [x21, #21]
  406488:	cbz	w8, 406764 <__fxstatat@plt+0x3374>
  40648c:	mov	x0, x22
  406490:	mov	w20, w10
  406494:	bl	403380 <unlink@plt>
  406498:	cbz	w0, 4064ac <__fxstatat@plt+0x30bc>
  40649c:	bl	403310 <__errno_location@plt>
  4064a0:	ldr	w23, [x0]
  4064a4:	cmp	w23, #0x2
  4064a8:	b.ne	406ecc <__fxstatat@plt+0x3adc>  // b.any
  4064ac:	ldrb	w8, [x21, #46]
  4064b0:	cbz	w8, 406f10 <__fxstatat@plt+0x3b20>
  4064b4:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  4064b8:	add	x1, x1, #0x8e1
  4064bc:	mov	w2, #0x5                   	// #5
  4064c0:	mov	x0, xzr
  4064c4:	bl	403270 <dcgettext@plt>
  4064c8:	mov	x23, x0
  4064cc:	mov	w0, #0x4                   	// #4
  4064d0:	mov	x1, x22
  4064d4:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  4064d8:	mov	x2, x0
  4064dc:	mov	w0, #0x1                   	// #1
  4064e0:	mov	w8, #0x1                   	// #1
  4064e4:	mov	x1, x23
  4064e8:	str	w8, [x19, #120]
  4064ec:	bl	402e50 <__printf_chk@plt>
  4064f0:	mov	w23, #0x11                  	// #17
  4064f4:	str	xzr, [x19, #112]
  4064f8:	b	406f20 <__fxstatat@plt+0x3b30>
  4064fc:	orr	w1, w20, #0x1c0
  406500:	mov	x0, x22
  406504:	bl	402dd0 <chmod@plt>
  406508:	cbz	w0, 406854 <__fxstatat@plt+0x3464>
  40650c:	bl	403310 <__errno_location@plt>
  406510:	mov	x20, x22
  406514:	ldr	w22, [x0]
  406518:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40651c:	add	x1, x1, #0xa63
  406520:	b	405e8c <__fxstatat@plt+0x2a9c>
  406524:	bl	403310 <__errno_location@plt>
  406528:	ldr	w23, [x0]
  40652c:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  406530:	add	x1, x1, #0xcb7
  406534:	mov	w2, #0x5                   	// #5
  406538:	mov	x0, xzr
  40653c:	bl	403270 <dcgettext@plt>
  406540:	mov	x24, x0
  406544:	mov	w0, #0x4                   	// #4
  406548:	mov	x1, x27
  40654c:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  406550:	mov	x3, x0
  406554:	mov	w0, wzr
  406558:	mov	w1, w23
  40655c:	mov	x2, x24
  406560:	bl	402bc0 <error@plt>
  406564:	b	40635c <__fxstatat@plt+0x2f6c>
  406568:	sub	w8, w23, #0x1, lsl #12
  40656c:	lsr	w8, w8, #12
  406570:	cmp	w8, #0xb
  406574:	b.hi	406ff0 <__fxstatat@plt+0x3c00>  // b.pmore
  406578:	adrp	x9, 414000 <__fxstatat@plt+0x10c10>
  40657c:	add	x9, x9, #0x6bc
  406580:	adr	x10, 406590 <__fxstatat@plt+0x31a0>
  406584:	ldrh	w11, [x9, x8, lsl #1]
  406588:	add	x10, x10, x11, lsl #2
  40658c:	br	x10
  406590:	ldr	x2, [x19, #320]
  406594:	bic	w1, w12, w25
  406598:	mov	x0, x22
  40659c:	bl	4113a4 <__fxstatat@plt+0xdfb4>
  4065a0:	cbz	w0, 4065bc <__fxstatat@plt+0x31cc>
  4065a4:	mov	x20, x22
  4065a8:	bl	403310 <__errno_location@plt>
  4065ac:	ldr	w22, [x0]
  4065b0:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  4065b4:	add	x1, x1, #0xb10
  4065b8:	b	405e8c <__fxstatat@plt+0x2a9c>
  4065bc:	str	w25, [x19, #144]
  4065c0:	mov	w27, wzr
  4065c4:	mov	w25, wzr
  4065c8:	mov	w26, wzr
  4065cc:	ldr	w9, [x19, #156]
  4065d0:	mov	w24, #0x1                   	// #1
  4065d4:	ldr	w8, [x19, #120]
  4065d8:	ldr	w20, [x19, #64]
  4065dc:	tst	w8, #0xff
  4065e0:	b.ne	406c04 <__fxstatat@plt+0x3814>  // b.any
  4065e4:	b	406b64 <__fxstatat@plt+0x3774>
  4065e8:	ldr	x8, [x12, #8]
  4065ec:	ldr	x9, [x11, #8]
  4065f0:	cmp	x8, x9
  4065f4:	b.ne	40661c <__fxstatat@plt+0x322c>  // b.any
  4065f8:	ldr	x8, [x12]
  4065fc:	ldr	x9, [x11]
  406600:	cmp	x8, x9
  406604:	b.ne	40661c <__fxstatat@plt+0x322c>  // b.any
  406608:	ldrb	w8, [x21, #23]
  40660c:	cbz	w8, 4061e8 <__fxstatat@plt+0x2df8>
  406610:	mov	x27, x20
  406614:	mov	w22, #0x1                   	// #1
  406618:	b	4051e4 <__fxstatat@plt+0x1df4>
  40661c:	mov	x27, x20
  406620:	b	4051e0 <__fxstatat@plt+0x1df0>
  406624:	bl	403310 <__errno_location@plt>
  406628:	mov	w8, #0x5f                  	// #95
  40662c:	mov	w26, wzr
  406630:	mov	w25, wzr
  406634:	str	w8, [x0]
  406638:	b	4068c8 <__fxstatat@plt+0x34d8>
  40663c:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  406640:	add	x1, x1, #0x8bf
  406644:	b	406ed4 <__fxstatat@plt+0x3ae4>
  406648:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40664c:	add	x1, x1, #0x827
  406650:	mov	w2, #0x5                   	// #5
  406654:	mov	x0, xzr
  406658:	bl	403270 <dcgettext@plt>
  40665c:	ldr	x2, [x19, #80]
  406660:	mov	x21, x0
  406664:	mov	w1, #0x3                   	// #3
  406668:	mov	w0, wzr
  40666c:	bl	40debc <__fxstatat@plt+0xaacc>
  406670:	mov	x22, x0
  406674:	mov	w1, #0x3                   	// #3
  406678:	mov	w0, wzr
  40667c:	mov	x2, x27
  406680:	bl	40debc <__fxstatat@plt+0xaacc>
  406684:	b	406eb0 <__fxstatat@plt+0x3ac0>
  406688:	ldp	x20, x24, [x29, #-160]
  40668c:	mov	w27, w25
  406690:	ldr	x25, [x19, #552]
  406694:	ldr	x22, [x19, #544]
  406698:	mov	x0, x23
  40669c:	bl	4030e0 <free@plt>
  4066a0:	cmp	x24, x25
  4066a4:	b.ne	4066b4 <__fxstatat@plt+0x32c4>  // b.any
  4066a8:	mov	w25, w27
  4066ac:	cmp	x20, x22
  4066b0:	b.eq	405c84 <__fxstatat@plt+0x2894>  // b.none
  4066b4:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  4066b8:	add	x1, x1, #0xa96
  4066bc:	mov	w2, #0x5                   	// #5
  4066c0:	mov	x0, xzr
  4066c4:	bl	403270 <dcgettext@plt>
  4066c8:	ldr	x2, [x19, #96]
  4066cc:	mov	x22, x0
  4066d0:	mov	w1, #0x3                   	// #3
  4066d4:	mov	w0, wzr
  4066d8:	bl	40debc <__fxstatat@plt+0xaacc>
  4066dc:	mov	x3, x0
  4066e0:	mov	w0, wzr
  4066e4:	mov	w1, wzr
  4066e8:	mov	x2, x22
  4066ec:	bl	402bc0 <error@plt>
  4066f0:	b	40635c <__fxstatat@plt+0x2f6c>
  4066f4:	ldr	x8, [x19, #296]
  4066f8:	ldr	x9, [x19, #552]
  4066fc:	cmp	x8, x9
  406700:	b.ne	40679c <__fxstatat@plt+0x33ac>  // b.any
  406704:	ldr	x8, [x19, #288]
  406708:	ldr	x9, [x19, #544]
  40670c:	cmp	x8, x9
  406710:	b.ne	40679c <__fxstatat@plt+0x33ac>  // b.any
  406714:	ldr	w8, [x19, #120]
  406718:	and	w20, w20, #0x1ff
  40671c:	str	w25, [x19, #144]
  406720:	str	w25, [x19, #104]
  406724:	cbnz	w8, 4074fc <__fxstatat@plt+0x410c>
  406728:	ldrb	w8, [x21, #35]
  40672c:	mov	x0, x22
  406730:	cmp	w8, #0x0
  406734:	mov	w8, #0x201                 	// #513
  406738:	csinc	w1, w8, wzr, ne  // ne = any
  40673c:	bl	40a424 <__fxstatat@plt+0x7034>
  406740:	mov	w25, w0
  406744:	bl	403310 <__errno_location@plt>
  406748:	ldrb	w8, [x21, #33]
  40674c:	ldr	w23, [x0]
  406750:	mov	x26, x0
  406754:	str	x21, [x19, #56]
  406758:	cbz	w8, 407288 <__fxstatat@plt+0x3e98>
  40675c:	tbz	w25, #31, 407298 <__fxstatat@plt+0x3ea8>
  406760:	b	407318 <__fxstatat@plt+0x3f28>
  406764:	ldrb	w8, [x21, #34]
  406768:	cbz	w8, 406778 <__fxstatat@plt+0x3388>
  40676c:	ldr	w8, [x19, #180]
  406770:	cmp	w8, #0x1
  406774:	b.hi	40648c <__fxstatat@plt+0x309c>  // b.pmore
  406778:	ldr	w8, [x21, #4]
  40677c:	ldr	x27, [x19, #80]
  406780:	cmp	w8, #0x2
  406784:	b.ne	406f8c <__fxstatat@plt+0x3b9c>  // b.any
  406788:	ldr	w8, [x19, #304]
  40678c:	and	w8, w8, #0xf000
  406790:	cmp	w8, #0x8, lsl #12
  406794:	b.eq	4060b4 <__fxstatat@plt+0x2cc4>  // b.none
  406798:	b	40648c <__fxstatat@plt+0x309c>
  40679c:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  4067a0:	add	x1, x1, #0xce2
  4067a4:	mov	w2, #0x5                   	// #5
  4067a8:	mov	x0, xzr
  4067ac:	bl	403270 <dcgettext@plt>
  4067b0:	mov	x23, x0
  4067b4:	mov	w0, #0x4                   	// #4
  4067b8:	mov	x1, x27
  4067bc:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  4067c0:	mov	x3, x0
  4067c4:	mov	w0, wzr
  4067c8:	mov	w1, wzr
  4067cc:	mov	x2, x23
  4067d0:	bl	402bc0 <error@plt>
  4067d4:	mov	w20, wzr
  4067d8:	mov	x26, xzr
  4067dc:	ldr	w0, [x19, #136]
  4067e0:	bl	402f60 <close@plt>
  4067e4:	tbnz	w0, #31, 406808 <__fxstatat@plt+0x3418>
  4067e8:	mov	x0, x26
  4067ec:	bl	4030e0 <free@plt>
  4067f0:	tbz	w20, #0, 40635c <__fxstatat@plt+0x2f6c>
  4067f4:	str	w25, [x19, #144]
  4067f8:	mov	w27, wzr
  4067fc:	mov	w26, wzr
  406800:	mov	w25, #0x1                   	// #1
  406804:	b	4065cc <__fxstatat@plt+0x31dc>
  406808:	bl	403310 <__errno_location@plt>
  40680c:	ldr	w23, [x0]
  406810:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  406814:	add	x1, x1, #0xd8f
  406818:	mov	w2, #0x5                   	// #5
  40681c:	mov	x0, xzr
  406820:	bl	403270 <dcgettext@plt>
  406824:	mov	x24, x0
  406828:	mov	w0, #0x4                   	// #4
  40682c:	mov	x1, x27
  406830:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  406834:	mov	x3, x0
  406838:	mov	w0, wzr
  40683c:	mov	w1, w23
  406840:	mov	x2, x24
  406844:	bl	402bc0 <error@plt>
  406848:	mov	x0, x26
  40684c:	bl	4030e0 <free@plt>
  406850:	b	40635c <__fxstatat@plt+0x2f6c>
  406854:	mov	w26, #0x1                   	// #1
  406858:	ldr	x8, [x19, #136]
  40685c:	ldrb	w8, [x8]
  406860:	cbnz	w8, 40687c <__fxstatat@plt+0x348c>
  406864:	ldp	x2, x1, [x19, #160]
  406868:	mov	x0, x22
  40686c:	bl	408f70 <__fxstatat@plt+0x5b80>
  406870:	ldr	x9, [x19, #136]
  406874:	mov	w8, #0x1                   	// #1
  406878:	strb	w8, [x9]
  40687c:	ldrb	w8, [x21, #46]
  406880:	cbz	w8, 4068c8 <__fxstatat@plt+0x34d8>
  406884:	ldrb	w8, [x28]
  406888:	str	w26, [x19, #56]
  40688c:	cbz	w8, 406928 <__fxstatat@plt+0x3538>
  406890:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  406894:	add	x1, x1, #0xa7e
  406898:	mov	w2, #0x5                   	// #5
  40689c:	mov	x0, xzr
  4068a0:	bl	403270 <dcgettext@plt>
  4068a4:	mov	x26, x0
  4068a8:	mov	w0, #0x4                   	// #4
  4068ac:	mov	x1, x22
  4068b0:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  4068b4:	mov	x2, x0
  4068b8:	mov	w0, #0x1                   	// #1
  4068bc:	mov	x1, x26
  4068c0:	bl	402e50 <__printf_chk@plt>
  4068c4:	b	406988 <__fxstatat@plt+0x3598>
  4068c8:	ldr	x9, [x19, #128]
  4068cc:	b	406990 <__fxstatat@plt+0x35a0>
  4068d0:	ldp	q1, q0, [x12, #32]
  4068d4:	ldp	q3, q2, [x12]
  4068d8:	stp	q1, q0, [x19, #576]
  4068dc:	stp	q3, q2, [x19, #544]
  4068e0:	ldp	q1, q0, [x12, #96]
  4068e4:	ldp	q3, q2, [x12, #64]
  4068e8:	stp	q1, q0, [x19, #640]
  4068ec:	stp	q3, q2, [x19, #608]
  4068f0:	ldr	w8, [x11, #16]
  4068f4:	and	w8, w8, #0xf000
  4068f8:	cmp	w8, #0xa, lsl #12
  4068fc:	b.ne	406f30 <__fxstatat@plt+0x3b40>  // b.any
  406900:	sub	x2, x29, #0xa0
  406904:	mov	w0, wzr
  406908:	mov	x1, x27
  40690c:	mov	x20, x11
  406910:	bl	403340 <__xstat@plt>
  406914:	ldr	w6, [x19, #156]
  406918:	mov	x11, x20
  40691c:	mov	w22, wzr
  406920:	cbnz	w0, 4051e4 <__fxstatat@plt+0x1df4>
  406924:	b	406f50 <__fxstatat@plt+0x3b60>
  406928:	mov	w1, #0x4                   	// #4
  40692c:	mov	w0, wzr
  406930:	mov	x2, x27
  406934:	bl	40dc00 <__fxstatat@plt+0xa810>
  406938:	mov	x26, x0
  40693c:	mov	w0, #0x1                   	// #1
  406940:	mov	w1, #0x4                   	// #4
  406944:	mov	x2, x22
  406948:	bl	40dc00 <__fxstatat@plt+0xa810>
  40694c:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  406950:	mov	x3, x0
  406954:	add	x1, x1, #0x851
  406958:	mov	w0, #0x1                   	// #1
  40695c:	mov	x2, x26
  406960:	bl	402e50 <__printf_chk@plt>
  406964:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  406968:	ldr	x0, [x8, #1312]
  40696c:	ldp	x8, x9, [x0, #40]
  406970:	cmp	x8, x9
  406974:	b.cs	4074b8 <__fxstatat@plt+0x40c8>  // b.hs, b.nlast
  406978:	add	x9, x8, #0x1
  40697c:	mov	w10, #0xa                   	// #10
  406980:	str	x9, [x0, #40]
  406984:	strb	w10, [x8]
  406988:	ldr	x9, [x19, #128]
  40698c:	ldr	w26, [x19, #56]
  406990:	str	w25, [x19, #144]
  406994:	str	w23, [x19, #64]
  406998:	str	w20, [x19, #128]
  40699c:	cbz	x9, 4069b8 <__fxstatat@plt+0x35c8>
  4069a0:	ldrb	w8, [x21, #28]
  4069a4:	cbz	w8, 4069b8 <__fxstatat@plt+0x35c8>
  4069a8:	ldr	x8, [x9]
  4069ac:	ldr	x9, [x19, #288]
  4069b0:	cmp	x8, x9
  4069b4:	b.ne	406b18 <__fxstatat@plt+0x3728>  // b.any
  4069b8:	ldp	q0, q3, [x21]
  4069bc:	mov	w1, #0x2                   	// #2
  4069c0:	mov	x0, x27
  4069c4:	stp	q0, q3, [x29, #-160]
  4069c8:	ldp	q1, q0, [x21, #48]
  4069cc:	ldr	q2, [x21, #32]
  4069d0:	stp	q1, q0, [x29, #-112]
  4069d4:	stur	q2, [x29, #-128]
  4069d8:	bl	40e880 <__fxstatat@plt+0xb490>
  4069dc:	cbz	x0, 406ad0 <__fxstatat@plt+0x36e0>
  4069e0:	ldr	w8, [x21, #4]
  4069e4:	cmp	w8, #0x3
  4069e8:	b.ne	4069f4 <__fxstatat@plt+0x3604>  // b.any
  4069ec:	mov	w8, #0x2                   	// #2
  4069f0:	stur	w8, [x29, #-156]
  4069f4:	ldrb	w8, [x0]
  4069f8:	str	w26, [x19, #56]
  4069fc:	str	x0, [x19, #48]
  406a00:	cbz	w8, 406b20 <__fxstatat@plt+0x3730>
  406a04:	mov	x22, x24
  406a08:	mov	w20, wzr
  406a0c:	mov	w24, #0x1                   	// #1
  406a10:	mov	x26, x0
  406a14:	mov	x0, x27
  406a18:	mov	x1, x26
  406a1c:	mov	x2, xzr
  406a20:	bl	40a6b4 <__fxstatat@plt+0x72c4>
  406a24:	mov	x27, x0
  406a28:	ldr	x0, [x19, #96]
  406a2c:	mov	x1, x26
  406a30:	mov	x2, xzr
  406a34:	bl	40a6b4 <__fxstatat@plt+0x72c4>
  406a38:	ldr	x8, [x19, #136]
  406a3c:	mov	x25, x0
  406a40:	add	x3, x19, #0x120
  406a44:	sub	x5, x29, #0xa0
  406a48:	ldrb	w8, [x8]
  406a4c:	add	x7, x19, #0x1a0
  406a50:	strb	w8, [x19, #416]
  406a54:	add	x8, x19, #0x220
  406a58:	stp	x8, xzr, [sp, #-16]!
  406a5c:	ldr	w2, [x19, #120]
  406a60:	ldr	x4, [x19, #104]
  406a64:	mov	x0, x27
  406a68:	mov	x1, x25
  406a6c:	mov	w6, wzr
  406a70:	bl	404d88 <__fxstatat@plt+0x1998>
  406a74:	add	sp, sp, #0x10
  406a78:	ldrb	w23, [x19, #544]
  406a7c:	ldrb	w8, [x22]
  406a80:	and	w24, w24, w0
  406a84:	mov	x0, x25
  406a88:	orr	w8, w8, w23
  406a8c:	strb	w8, [x22]
  406a90:	bl	4030e0 <free@plt>
  406a94:	mov	x0, x27
  406a98:	bl	4030e0 <free@plt>
  406a9c:	cbnz	w23, 406b28 <__fxstatat@plt+0x3738>
  406aa0:	ldrb	w8, [x19, #416]
  406aa4:	and	w9, w20, #0x1
  406aa8:	mov	x0, x26
  406aac:	orr	w8, w8, w9
  406ab0:	cmp	w8, #0x0
  406ab4:	cset	w20, ne  // ne = any
  406ab8:	bl	402b80 <strlen@plt>
  406abc:	add	x26, x0, x26
  406ac0:	ldrb	w8, [x26, #1]!
  406ac4:	ldr	x27, [x19, #80]
  406ac8:	cbnz	w8, 406a14 <__fxstatat@plt+0x3624>
  406acc:	b	406b28 <__fxstatat@plt+0x3738>
  406ad0:	bl	403310 <__errno_location@plt>
  406ad4:	ldr	w23, [x0]
  406ad8:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  406adc:	add	x1, x1, #0xca6
  406ae0:	mov	w2, #0x5                   	// #5
  406ae4:	mov	x0, xzr
  406ae8:	bl	403270 <dcgettext@plt>
  406aec:	mov	x25, x0
  406af0:	mov	w0, #0x4                   	// #4
  406af4:	mov	x1, x27
  406af8:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  406afc:	mov	x3, x0
  406b00:	mov	w0, wzr
  406b04:	mov	w1, w23
  406b08:	mov	x2, x25
  406b0c:	bl	402bc0 <error@plt>
  406b10:	mov	w24, wzr
  406b14:	b	406b40 <__fxstatat@plt+0x3750>
  406b18:	mov	w24, #0x1                   	// #1
  406b1c:	b	406b40 <__fxstatat@plt+0x3750>
  406b20:	mov	w20, wzr
  406b24:	mov	w24, #0x1                   	// #1
  406b28:	ldr	x0, [x19, #48]
  406b2c:	bl	4030e0 <free@plt>
  406b30:	ldr	x9, [x19, #136]
  406b34:	ldr	w26, [x19, #56]
  406b38:	and	w8, w20, #0x1
  406b3c:	strb	w8, [x9]
  406b40:	ldr	w9, [x19, #156]
  406b44:	cmp	w26, #0x0
  406b48:	mov	w27, wzr
  406b4c:	mov	w25, wzr
  406b50:	cset	w26, ne  // ne = any
  406b54:	ldr	w8, [x19, #120]
  406b58:	ldr	w20, [x19, #64]
  406b5c:	tst	w8, #0xff
  406b60:	b.ne	406c04 <__fxstatat@plt+0x3814>  // b.any
  406b64:	cmp	w20, #0x4, lsl #12
  406b68:	b.eq	406c04 <__fxstatat@plt+0x3814>  // b.none
  406b6c:	ldrb	w8, [x21, #20]
  406b70:	cbnz	w8, 406c04 <__fxstatat@plt+0x3814>
  406b74:	ldrb	w8, [x21, #33]
  406b78:	cbnz	w8, 406b84 <__fxstatat@plt+0x3794>
  406b7c:	ldrb	w8, [x21, #37]
  406b80:	cbz	w8, 406c04 <__fxstatat@plt+0x3814>
  406b84:	ldrb	w8, [x21, #35]
  406b88:	cbz	w8, 406b94 <__fxstatat@plt+0x37a4>
  406b8c:	ldrb	w8, [x21, #38]
  406b90:	cbz	w8, 406bf4 <__fxstatat@plt+0x3804>
  406b94:	bl	403310 <__errno_location@plt>
  406b98:	mov	w8, #0x5f                  	// #95
  406b9c:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  406ba0:	str	w8, [x0]
  406ba4:	add	x1, x1, #0x6f9
  406ba8:	mov	w2, #0x5                   	// #5
  406bac:	mov	x0, xzr
  406bb0:	bl	403270 <dcgettext@plt>
  406bb4:	ldr	x2, [x19, #96]
  406bb8:	mov	w22, w24
  406bbc:	mov	x24, x0
  406bc0:	mov	w1, #0x4                   	// #4
  406bc4:	mov	w0, wzr
  406bc8:	bl	40dc00 <__fxstatat@plt+0xa810>
  406bcc:	mov	x3, x0
  406bd0:	mov	w1, #0x5f                  	// #95
  406bd4:	mov	w0, wzr
  406bd8:	mov	x2, x24
  406bdc:	mov	w24, w22
  406be0:	bl	402bc0 <error@plt>
  406be4:	ldrb	w8, [x21, #38]
  406be8:	ldr	w9, [x19, #156]
  406bec:	cbnz	w8, 40635c <__fxstatat@plt+0x2f6c>
  406bf0:	b	406c04 <__fxstatat@plt+0x3814>
  406bf4:	bl	403310 <__errno_location@plt>
  406bf8:	ldr	w9, [x19, #156]
  406bfc:	mov	w8, #0x5f                  	// #95
  406c00:	str	w8, [x0]
  406c04:	ldr	x22, [x19, #96]
  406c08:	tbz	w9, #0, 406c38 <__fxstatat@plt+0x3848>
  406c0c:	ldr	x8, [x21, #64]
  406c10:	cbz	x8, 406c38 <__fxstatat@plt+0x3848>
  406c14:	sub	x2, x29, #0xa0
  406c18:	mov	w0, wzr
  406c1c:	mov	x1, x22
  406c20:	bl	403220 <__lxstat@plt>
  406c24:	cbnz	w0, 406c38 <__fxstatat@plt+0x3848>
  406c28:	ldr	x0, [x21, #64]
  406c2c:	sub	x2, x29, #0xa0
  406c30:	mov	x1, x22
  406c34:	bl	40a4c8 <__fxstatat@plt+0x70d8>
  406c38:	ldrb	w8, [x21, #23]
  406c3c:	cmp	w20, #0x4, lsl #12
  406c40:	cset	w9, ne  // ne = any
  406c44:	cmp	w8, #0x0
  406c48:	cset	w8, ne  // ne = any
  406c4c:	and	w8, w9, w8
  406c50:	orr	w8, w25, w8
  406c54:	tbz	w8, #0, 406c60 <__fxstatat@plt+0x3870>
  406c58:	mov	w23, w24
  406c5c:	b	404ec0 <__fxstatat@plt+0x1ad0>
  406c60:	ldrb	w8, [x21, #31]
  406c64:	cbz	w8, 406cf8 <__fxstatat@plt+0x3908>
  406c68:	add	x8, x19, #0x120
  406c6c:	ldur	q0, [x8, #72]
  406c70:	ldur	q1, [x8, #88]
  406c74:	sub	x1, x29, #0xa0
  406c78:	mov	x0, x22
  406c7c:	stp	q0, q1, [x29, #-160]
  406c80:	cbz	w27, 406ca0 <__fxstatat@plt+0x38b0>
  406c84:	bl	40fc44 <__fxstatat@plt+0xc854>
  406c88:	cbz	w0, 406cf8 <__fxstatat@plt+0x3908>
  406c8c:	bl	403310 <__errno_location@plt>
  406c90:	ldr	w8, [x0]
  406c94:	cmp	w8, #0x26
  406c98:	b.ne	406cac <__fxstatat@plt+0x38bc>  // b.any
  406c9c:	b	406cf8 <__fxstatat@plt+0x3908>
  406ca0:	bl	40fc30 <__fxstatat@plt+0xc840>
  406ca4:	cbz	w0, 406cf8 <__fxstatat@plt+0x3908>
  406ca8:	bl	403310 <__errno_location@plt>
  406cac:	ldr	w25, [x0]
  406cb0:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  406cb4:	add	x1, x1, #0xba7
  406cb8:	mov	w2, #0x5                   	// #5
  406cbc:	mov	x0, xzr
  406cc0:	bl	403270 <dcgettext@plt>
  406cc4:	mov	w20, w24
  406cc8:	mov	x24, x0
  406ccc:	mov	w0, #0x4                   	// #4
  406cd0:	mov	x1, x22
  406cd4:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  406cd8:	mov	x3, x0
  406cdc:	mov	w0, wzr
  406ce0:	mov	w1, w25
  406ce4:	mov	x2, x24
  406ce8:	mov	w24, w20
  406cec:	bl	402bc0 <error@plt>
  406cf0:	ldrb	w8, [x21, #36]
  406cf4:	cbnz	w8, 404ebc <__fxstatat@plt+0x1acc>
  406cf8:	tbnz	w27, #0, 406d6c <__fxstatat@plt+0x397c>
  406cfc:	ldrb	w8, [x21, #29]
  406d00:	cbz	w8, 406d6c <__fxstatat@plt+0x397c>
  406d04:	ldr	w8, [x19, #120]
  406d08:	tst	w8, #0xff
  406d0c:	b.ne	406d30 <__fxstatat@plt+0x3940>  // b.any
  406d10:	ldr	w8, [x19, #312]
  406d14:	ldr	w9, [x19, #184]
  406d18:	cmp	w8, w9
  406d1c:	b.ne	406d30 <__fxstatat@plt+0x3940>  // b.any
  406d20:	ldr	w8, [x19, #316]
  406d24:	ldr	w9, [x19, #188]
  406d28:	cmp	w8, w9
  406d2c:	b.eq	406d6c <__fxstatat@plt+0x397c>  // b.none
  406d30:	ldr	w8, [x19, #120]
  406d34:	ldr	w5, [x19, #176]
  406d38:	add	x3, x19, #0x120
  406d3c:	mov	w2, #0xffffffff            	// #-1
  406d40:	tst	w8, #0xff
  406d44:	cset	w4, ne  // ne = any
  406d48:	mov	x0, x21
  406d4c:	mov	x1, x22
  406d50:	bl	4086a4 <__fxstatat@plt+0x52b4>
  406d54:	cmn	w0, #0x1
  406d58:	b.eq	404ebc <__fxstatat@plt+0x1acc>  // b.none
  406d5c:	cbnz	w0, 406d6c <__fxstatat@plt+0x397c>
  406d60:	ldr	w8, [x19, #72]
  406d64:	and	w8, w8, #0xfffff1ff
  406d68:	str	w8, [x19, #72]
  406d6c:	ldrb	w8, [x21, #39]
  406d70:	cbz	w8, 406e2c <__fxstatat@plt+0x3a3c>
  406d74:	ldrb	w8, [x21, #35]
  406d78:	cbz	w8, 406d88 <__fxstatat@plt+0x3998>
  406d7c:	ldrb	w8, [x21, #40]
  406d80:	cbz	w8, 406d90 <__fxstatat@plt+0x39a0>
  406d84:	mov	w8, wzr
  406d88:	mov	w9, #0x1                   	// #1
  406d8c:	b	406da0 <__fxstatat@plt+0x39b0>
  406d90:	ldrb	w8, [x21, #41]
  406d94:	mov	w9, wzr
  406d98:	cmp	w8, #0x0
  406d9c:	cset	w8, eq  // eq = none
  406da0:	ldrb	w10, [x21, #37]
  406da4:	adrp	x2, 408000 <__fxstatat@plt+0x4c10>
  406da8:	add	x2, x2, #0xe74
  406dac:	cbnz	w10, 406dbc <__fxstatat@plt+0x39cc>
  406db0:	ldrb	w10, [x21, #33]
  406db4:	cmp	w10, #0x0
  406db8:	csel	x2, xzr, x2, eq  // eq = none
  406dbc:	adrp	x10, 408000 <__fxstatat@plt+0x4c10>
  406dc0:	adrp	x11, 408000 <__fxstatat@plt+0x4c10>
  406dc4:	ldr	x0, [x19, #80]
  406dc8:	add	x10, x10, #0xdc0
  406dcc:	add	x11, x11, #0xd38
  406dd0:	cmp	w9, #0x0
  406dd4:	orr	w8, w9, w8
  406dd8:	adrp	x12, 408000 <__fxstatat@plt+0x4c10>
  406ddc:	adrp	x13, 408000 <__fxstatat@plt+0x4c10>
  406de0:	sub	x9, x29, #0xa0
  406de4:	csel	x10, x11, x10, ne  // ne = any
  406de8:	cmp	w8, #0x0
  406dec:	add	x12, x12, #0xe68
  406df0:	add	x13, x13, #0xe70
  406df4:	csel	x3, x9, xzr, ne  // ne = any
  406df8:	mov	x1, x22
  406dfc:	stp	x12, x13, [x29, #-152]
  406e00:	stur	x10, [x29, #-160]
  406e04:	bl	4031b0 <attr_copy_file@plt>
  406e08:	cbz	w0, 406e2c <__fxstatat@plt+0x3a3c>
  406e0c:	ldrb	w8, [x21, #40]
  406e10:	cmp	w8, #0x0
  406e14:	cset	w8, ne  // ne = any
  406e18:	orr	w9, w27, w8
  406e1c:	cset	w8, eq  // eq = none
  406e20:	tbz	w9, #0, 406e30 <__fxstatat@plt+0x3a40>
  406e24:	and	w23, w24, w8
  406e28:	b	404ec0 <__fxstatat@plt+0x1ad0>
  406e2c:	tbnz	w27, #0, 406c58 <__fxstatat@plt+0x3868>
  406e30:	ldrb	w8, [x21, #30]
  406e34:	cbnz	w8, 406e40 <__fxstatat@plt+0x3a50>
  406e38:	ldrb	w8, [x28]
  406e3c:	cbz	w8, 406f00 <__fxstatat@plt+0x3b10>
  406e40:	ldr	x0, [x19, #80]
  406e44:	ldr	w4, [x19, #72]
  406e48:	mov	w1, #0xffffffff            	// #-1
  406e4c:	mov	w3, #0xffffffff            	// #-1
  406e50:	mov	x2, x22
  406e54:	bl	4096cc <__fxstatat@plt+0x62dc>
  406e58:	cbz	w0, 406c58 <__fxstatat@plt+0x3868>
  406e5c:	ldrb	w8, [x21, #36]
  406e60:	cbnz	w8, 404ebc <__fxstatat@plt+0x1acc>
  406e64:	b	406c58 <__fxstatat@plt+0x3868>
  406e68:	ldrb	w8, [x28]
  406e6c:	mov	x27, x20
  406e70:	cbz	w8, 40546c <__fxstatat@plt+0x207c>
  406e74:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  406e78:	add	x1, x1, #0x77b
  406e7c:	mov	w2, #0x5                   	// #5
  406e80:	mov	x0, xzr
  406e84:	bl	403270 <dcgettext@plt>
  406e88:	ldr	x2, [x19, #80]
  406e8c:	mov	x21, x0
  406e90:	mov	w1, #0x4                   	// #4
  406e94:	mov	w0, wzr
  406e98:	bl	40dc00 <__fxstatat@plt+0xa810>
  406e9c:	mov	x22, x0
  406ea0:	mov	w0, #0x1                   	// #1
  406ea4:	mov	w1, #0x4                   	// #4
  406ea8:	mov	x2, x27
  406eac:	bl	40dc00 <__fxstatat@plt+0xa810>
  406eb0:	mov	x4, x0
  406eb4:	mov	w0, wzr
  406eb8:	mov	w1, wzr
  406ebc:	mov	x2, x21
  406ec0:	mov	x3, x22
  406ec4:	bl	402bc0 <error@plt>
  406ec8:	b	404ebc <__fxstatat@plt+0x1acc>
  406ecc:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  406ed0:	add	x1, x1, #0x8d0
  406ed4:	mov	w2, #0x5                   	// #5
  406ed8:	mov	x0, xzr
  406edc:	bl	403270 <dcgettext@plt>
  406ee0:	mov	x21, x0
  406ee4:	mov	w0, #0x4                   	// #4
  406ee8:	mov	x1, x22
  406eec:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  406ef0:	mov	x3, x0
  406ef4:	mov	w0, wzr
  406ef8:	mov	w1, w23
  406efc:	b	404eb4 <__fxstatat@plt+0x1ac4>
  406f00:	ldrb	w8, [x21, #43]
  406f04:	cbz	w8, 4070d0 <__fxstatat@plt+0x3ce0>
  406f08:	ldr	w2, [x21, #16]
  406f0c:	b	407128 <__fxstatat@plt+0x3d38>
  406f10:	mov	w8, #0x1                   	// #1
  406f14:	str	xzr, [x19, #112]
  406f18:	mov	w23, #0x11                  	// #17
  406f1c:	str	w8, [x19, #120]
  406f20:	ldr	x27, [x19, #80]
  406f24:	ldr	w6, [x19, #156]
  406f28:	mov	w10, w20
  406f2c:	b	404fc4 <__fxstatat@plt+0x1bd4>
  406f30:	ldp	q1, q0, [x11, #32]
  406f34:	ldp	q3, q2, [x11]
  406f38:	stp	q1, q0, [x29, #-128]
  406f3c:	stp	q3, q2, [x29, #-160]
  406f40:	ldp	q1, q0, [x11, #96]
  406f44:	ldp	q3, q2, [x11, #64]
  406f48:	stp	q1, q0, [x29, #-64]
  406f4c:	stp	q3, q2, [x29, #-96]
  406f50:	ldr	x8, [x19, #552]
  406f54:	ldur	x9, [x29, #-152]
  406f58:	cmp	x8, x9
  406f5c:	b.ne	4051e0 <__fxstatat@plt+0x1df0>  // b.any
  406f60:	ldr	x8, [x19, #544]
  406f64:	ldur	x9, [x29, #-160]
  406f68:	cmp	x8, x9
  406f6c:	b.ne	4051e0 <__fxstatat@plt+0x1df0>  // b.any
  406f70:	ldrb	w8, [x21, #23]
  406f74:	cbz	w8, 406e74 <__fxstatat@plt+0x3a84>
  406f78:	ldr	w8, [x11, #16]
  406f7c:	and	w8, w8, #0xf000
  406f80:	cmp	w8, #0xa, lsl #12
  406f84:	cset	w22, ne  // ne = any
  406f88:	b	4051e4 <__fxstatat@plt+0x1df4>
  406f8c:	str	xzr, [x19, #112]
  406f90:	mov	w23, #0x11                  	// #17
  406f94:	b	404fc4 <__fxstatat@plt+0x1bd4>
  406f98:	bic	w23, w12, w25
  406f9c:	mov	x0, x22
  406fa0:	mov	w1, w23
  406fa4:	mov	x2, xzr
  406fa8:	str	w25, [x19, #144]
  406fac:	bl	4113a4 <__fxstatat@plt+0xdfb4>
  406fb0:	cbz	w0, 4065c0 <__fxstatat@plt+0x31d0>
  406fb4:	and	w1, w23, #0xffffefff
  406fb8:	mov	x0, x22
  406fbc:	bl	402d10 <mkfifo@plt>
  406fc0:	cbz	w0, 4065c0 <__fxstatat@plt+0x31d0>
  406fc4:	bl	403310 <__errno_location@plt>
  406fc8:	ldr	w22, [x0]
  406fcc:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  406fd0:	add	x1, x1, #0xafa
  406fd4:	mov	w2, #0x5                   	// #5
  406fd8:	mov	x0, xzr
  406fdc:	bl	403270 <dcgettext@plt>
  406fe0:	ldr	x1, [x19, #96]
  406fe4:	mov	x23, x0
  406fe8:	mov	w0, #0x4                   	// #4
  406fec:	b	405ea4 <__fxstatat@plt+0x2ab4>
  406ff0:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  406ff4:	add	x1, x1, #0xb8e
  406ff8:	b	405be8 <__fxstatat@plt+0x27f8>
  406ffc:	ldr	x1, [x19, #336]
  407000:	mov	x0, x27
  407004:	str	w25, [x19, #144]
  407008:	bl	4097e4 <__fxstatat@plt+0x63f4>
  40700c:	cbz	x0, 4071d0 <__fxstatat@plt+0x3de0>
  407010:	ldrb	w3, [x21, #22]
  407014:	mov	w1, #0xffffff9c            	// #-100
  407018:	mov	w4, #0xffffffff            	// #-1
  40701c:	mov	x2, x22
  407020:	mov	x25, x0
  407024:	bl	409538 <__fxstatat@plt+0x6148>
  407028:	cmp	w0, #0x1
  40702c:	b.lt	4071e4 <__fxstatat@plt+0x3df4>  // b.tstop
  407030:	ldr	w8, [x19, #120]
  407034:	mov	w23, w0
  407038:	cbnz	w8, 407094 <__fxstatat@plt+0x3ca4>
  40703c:	ldrb	w8, [x21, #45]
  407040:	cbz	w8, 407094 <__fxstatat@plt+0x3ca4>
  407044:	ldr	w8, [x19, #176]
  407048:	and	w8, w8, #0xf000
  40704c:	cmp	w8, #0xa, lsl #12
  407050:	b.ne	407094 <__fxstatat@plt+0x3ca4>  // b.any
  407054:	ldr	x26, [x19, #208]
  407058:	mov	x0, x25
  40705c:	bl	402b80 <strlen@plt>
  407060:	cmp	x26, x0
  407064:	b.ne	407094 <__fxstatat@plt+0x3ca4>  // b.any
  407068:	ldr	x0, [x19, #96]
  40706c:	mov	x1, x26
  407070:	bl	4097e4 <__fxstatat@plt+0x63f4>
  407074:	cbz	x0, 407094 <__fxstatat@plt+0x3ca4>
  407078:	mov	x1, x25
  40707c:	mov	x26, x0
  407080:	bl	403060 <strcmp@plt>
  407084:	mov	w27, w0
  407088:	mov	x0, x26
  40708c:	bl	4030e0 <free@plt>
  407090:	cbz	w27, 4071e4 <__fxstatat@plt+0x3df4>
  407094:	mov	x0, x25
  407098:	bl	4030e0 <free@plt>
  40709c:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  4070a0:	add	x1, x1, #0xb4b
  4070a4:	mov	w2, #0x5                   	// #5
  4070a8:	mov	x0, xzr
  4070ac:	bl	403270 <dcgettext@plt>
  4070b0:	ldr	x1, [x19, #96]
  4070b4:	mov	x22, x0
  4070b8:	mov	w0, #0x4                   	// #4
  4070bc:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  4070c0:	mov	x3, x0
  4070c4:	mov	w0, wzr
  4070c8:	mov	w1, w23
  4070cc:	b	4066e8 <__fxstatat@plt+0x32f8>
  4070d0:	ldr	w8, [x19, #120]
  4070d4:	tst	w8, #0xff
  4070d8:	b.eq	40713c <__fxstatat@plt+0x3d4c>  // b.none
  4070dc:	ldrb	w8, [x21, #32]
  4070e0:	cbz	w8, 40713c <__fxstatat@plt+0x3d4c>
  4070e4:	ldr	w8, [x19, #72]
  4070e8:	adrp	x21, 426000 <__fxstatat@plt+0x22c10>
  4070ec:	mov	w10, #0x1ff                 	// #511
  4070f0:	and	w8, w8, #0x7000
  4070f4:	orr	w9, w8, #0x8000
  4070f8:	ldr	w8, [x21, #1160]
  4070fc:	cmp	w9, #0xc, lsl #12
  407100:	mov	w9, #0x1b6                 	// #438
  407104:	csel	w20, w10, w9, eq  // eq = none
  407108:	cmn	w8, #0x1
  40710c:	b.ne	407124 <__fxstatat@plt+0x3d34>  // b.any
  407110:	mov	w0, wzr
  407114:	bl	4032e0 <umask@plt>
  407118:	str	w0, [x21, #1160]
  40711c:	bl	4032e0 <umask@plt>
  407120:	ldr	w8, [x21, #1160]
  407124:	bic	w2, w20, w8
  407128:	mov	w1, #0xffffffff            	// #-1
  40712c:	mov	x0, x22
  407130:	bl	409774 <__fxstatat@plt+0x6384>
  407134:	cbnz	w0, 404ebc <__fxstatat@plt+0x1acc>
  407138:	b	406c58 <__fxstatat@plt+0x3868>
  40713c:	ldr	w8, [x19, #144]
  407140:	mov	w25, w24
  407144:	cbz	w8, 407308 <__fxstatat@plt+0x3f18>
  407148:	adrp	x20, 426000 <__fxstatat@plt+0x22c10>
  40714c:	ldr	w8, [x20, #1160]
  407150:	cmn	w8, #0x1
  407154:	b.ne	40716c <__fxstatat@plt+0x3d7c>  // b.any
  407158:	mov	w0, wzr
  40715c:	bl	4032e0 <umask@plt>
  407160:	str	w0, [x20, #1160]
  407164:	bl	4032e0 <umask@plt>
  407168:	ldr	w8, [x20, #1160]
  40716c:	ldr	w10, [x19, #144]
  407170:	bics	wzr, w10, w8
  407174:	cset	w9, eq  // eq = none
  407178:	orr	w9, w26, w9
  40717c:	bic	w20, w10, w8
  407180:	tbnz	w9, #0, 40730c <__fxstatat@plt+0x3f1c>
  407184:	ldr	w8, [x19, #120]
  407188:	tst	w8, #0xff
  40718c:	b.eq	407394 <__fxstatat@plt+0x3fa4>  // b.none
  407190:	ldr	x1, [x19, #96]
  407194:	add	x2, x19, #0xa0
  407198:	mov	w0, wzr
  40719c:	bl	403220 <__lxstat@plt>
  4071a0:	cbz	w0, 407394 <__fxstatat@plt+0x3fa4>
  4071a4:	bl	403310 <__errno_location@plt>
  4071a8:	ldr	w21, [x0]
  4071ac:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  4071b0:	add	x1, x1, #0x5e1
  4071b4:	mov	w2, #0x5                   	// #5
  4071b8:	mov	x0, xzr
  4071bc:	bl	403270 <dcgettext@plt>
  4071c0:	ldr	x1, [x19, #96]
  4071c4:	mov	x22, x0
  4071c8:	mov	w0, #0x4                   	// #4
  4071cc:	b	4063b4 <__fxstatat@plt+0x2fc4>
  4071d0:	bl	403310 <__errno_location@plt>
  4071d4:	ldr	w23, [x0]
  4071d8:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  4071dc:	add	x1, x1, #0xb2e
  4071e0:	b	406534 <__fxstatat@plt+0x3144>
  4071e4:	mov	x0, x25
  4071e8:	bl	4030e0 <free@plt>
  4071ec:	ldrb	w8, [x21, #37]
  4071f0:	cbnz	w8, 4074c4 <__fxstatat@plt+0x40d4>
  4071f4:	ldrb	w8, [x21, #29]
  4071f8:	mov	x20, x21
  4071fc:	cbz	w8, 40726c <__fxstatat@plt+0x3e7c>
  407200:	ldr	w1, [x19, #312]
  407204:	ldr	w2, [x19, #316]
  407208:	ldr	x0, [x19, #96]
  40720c:	bl	4030a0 <lchown@plt>
  407210:	cbz	w0, 40726c <__fxstatat@plt+0x3e7c>
  407214:	bl	403310 <__errno_location@plt>
  407218:	ldr	w23, [x0]
  40721c:	cmp	w23, #0x16
  407220:	b.eq	40722c <__fxstatat@plt+0x3e3c>  // b.none
  407224:	cmp	w23, #0x1
  407228:	b.ne	407234 <__fxstatat@plt+0x3e44>  // b.any
  40722c:	ldrb	w8, [x20, #26]
  407230:	cbz	w8, 40726c <__fxstatat@plt+0x3e7c>
  407234:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  407238:	add	x1, x1, #0xb6a
  40723c:	mov	w2, #0x5                   	// #5
  407240:	mov	x0, xzr
  407244:	bl	403270 <dcgettext@plt>
  407248:	ldr	x3, [x19, #96]
  40724c:	mov	x2, x0
  407250:	mov	w0, wzr
  407254:	mov	w1, w23
  407258:	bl	402bc0 <error@plt>
  40725c:	ldrb	w8, [x20, #36]
  407260:	cbz	w8, 40726c <__fxstatat@plt+0x3e7c>
  407264:	mov	x21, x20
  407268:	b	40635c <__fxstatat@plt+0x2f6c>
  40726c:	ldr	w9, [x19, #156]
  407270:	mov	w25, wzr
  407274:	mov	w26, wzr
  407278:	mov	w27, #0x1                   	// #1
  40727c:	mov	w24, #0x1                   	// #1
  407280:	mov	x21, x20
  407284:	b	4065d4 <__fxstatat@plt+0x31e4>
  407288:	tbnz	w25, #31, 407314 <__fxstatat@plt+0x3f24>
  40728c:	ldr	x8, [x19, #56]
  407290:	ldrb	w8, [x8, #37]
  407294:	cbz	w8, 407314 <__fxstatat@plt+0x3f24>
  407298:	ldr	x21, [x19, #56]
  40729c:	ldrb	w8, [x21, #35]
  4072a0:	cbz	w8, 4072ac <__fxstatat@plt+0x3ebc>
  4072a4:	ldrb	w8, [x21, #38]
  4072a8:	cbz	w8, 407414 <__fxstatat@plt+0x4024>
  4072ac:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  4072b0:	mov	w8, #0x5f                  	// #95
  4072b4:	add	x1, x1, #0x6f9
  4072b8:	mov	w2, #0x5                   	// #5
  4072bc:	mov	x0, xzr
  4072c0:	str	w8, [x26]
  4072c4:	bl	403270 <dcgettext@plt>
  4072c8:	ldr	x2, [x19, #96]
  4072cc:	mov	x26, x0
  4072d0:	mov	w1, #0x4                   	// #4
  4072d4:	mov	w0, wzr
  4072d8:	bl	40dc00 <__fxstatat@plt+0xa810>
  4072dc:	mov	x3, x0
  4072e0:	mov	w1, #0x5f                  	// #95
  4072e4:	mov	w0, wzr
  4072e8:	mov	x2, x26
  4072ec:	bl	402bc0 <error@plt>
  4072f0:	ldrb	w8, [x21, #38]
  4072f4:	cbz	w8, 40737c <__fxstatat@plt+0x3f8c>
  4072f8:	mov	x26, xzr
  4072fc:	str	wzr, [x19, #120]
  407300:	mov	w24, wzr
  407304:	b	407690 <__fxstatat@plt+0x42a0>
  407308:	mov	w20, wzr
  40730c:	cbnz	w26, 4073a4 <__fxstatat@plt+0x3fb4>
  407310:	b	40740c <__fxstatat@plt+0x401c>
  407314:	tbz	w25, #31, 40737c <__fxstatat@plt+0x3f8c>
  407318:	ldr	x8, [x19, #56]
  40731c:	ldrb	w8, [x8, #22]
  407320:	cbz	w8, 40737c <__fxstatat@plt+0x3f8c>
  407324:	ldr	x0, [x19, #96]
  407328:	bl	403380 <unlink@plt>
  40732c:	cbz	w0, 407430 <__fxstatat@plt+0x4040>
  407330:	ldr	w23, [x26]
  407334:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  407338:	add	x1, x1, #0x8d0
  40733c:	mov	w2, #0x5                   	// #5
  407340:	mov	x0, xzr
  407344:	bl	403270 <dcgettext@plt>
  407348:	ldr	x1, [x19, #96]
  40734c:	mov	x25, x0
  407350:	mov	w0, #0x4                   	// #4
  407354:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  407358:	mov	x3, x0
  40735c:	mov	w0, wzr
  407360:	mov	w1, w23
  407364:	mov	x2, x25
  407368:	bl	402bc0 <error@plt>
  40736c:	str	wzr, [x19, #120]
  407370:	mov	w20, wzr
  407374:	mov	x26, xzr
  407378:	b	4076e8 <__fxstatat@plt+0x42f8>
  40737c:	ldr	x22, [x19, #96]
  407380:	ldr	x27, [x19, #80]
  407384:	ldr	x21, [x19, #56]
  407388:	str	wzr, [x19, #120]
  40738c:	str	wzr, [x19, #104]
  407390:	b	4075d0 <__fxstatat@plt+0x41e0>
  407394:	ldr	w8, [x19, #176]
  407398:	bics	wzr, w20, w8
  40739c:	str	w8, [x19, #128]
  4073a0:	b.eq	40740c <__fxstatat@plt+0x401c>  // b.none
  4073a4:	ldr	w8, [x19, #128]
  4073a8:	ldr	x0, [x19, #96]
  4073ac:	orr	w1, w20, w8
  4073b0:	bl	402dd0 <chmod@plt>
  4073b4:	cbz	w0, 40740c <__fxstatat@plt+0x401c>
  4073b8:	bl	403310 <__errno_location@plt>
  4073bc:	ldr	w22, [x0]
  4073c0:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  4073c4:	add	x1, x1, #0xbbf
  4073c8:	mov	w2, #0x5                   	// #5
  4073cc:	mov	x0, xzr
  4073d0:	bl	403270 <dcgettext@plt>
  4073d4:	ldr	x1, [x19, #96]
  4073d8:	mov	x24, x0
  4073dc:	mov	w0, #0x4                   	// #4
  4073e0:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  4073e4:	mov	x3, x0
  4073e8:	mov	w0, wzr
  4073ec:	mov	w1, w22
  4073f0:	mov	x2, x24
  4073f4:	bl	402bc0 <error@plt>
  4073f8:	ldrb	w8, [x21, #36]
  4073fc:	mov	w23, wzr
  407400:	mov	w24, w25
  407404:	cbnz	w8, 404ec0 <__fxstatat@plt+0x1ad0>
  407408:	b	406c58 <__fxstatat@plt+0x3868>
  40740c:	mov	w23, w25
  407410:	b	404ec0 <__fxstatat@plt+0x1ad0>
  407414:	ldr	x22, [x19, #96]
  407418:	ldr	x27, [x19, #80]
  40741c:	mov	w8, #0x5f                  	// #95
  407420:	str	wzr, [x19, #120]
  407424:	str	wzr, [x19, #104]
  407428:	str	w8, [x26]
  40742c:	b	4075d0 <__fxstatat@plt+0x41e0>
  407430:	ldr	x8, [x19, #56]
  407434:	ldrb	w8, [x8, #46]
  407438:	cbz	w8, 407470 <__fxstatat@plt+0x4080>
  40743c:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  407440:	add	x1, x1, #0x8e1
  407444:	mov	w2, #0x5                   	// #5
  407448:	mov	x0, xzr
  40744c:	bl	403270 <dcgettext@plt>
  407450:	ldr	x1, [x19, #96]
  407454:	mov	x23, x0
  407458:	mov	w0, #0x4                   	// #4
  40745c:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  407460:	mov	x2, x0
  407464:	mov	w0, #0x1                   	// #1
  407468:	mov	x1, x23
  40746c:	bl	402e50 <__printf_chk@plt>
  407470:	ldr	x21, [x19, #56]
  407474:	ldr	w9, [x19, #144]
  407478:	ldr	x22, [x19, #96]
  40747c:	ldr	x27, [x19, #80]
  407480:	ldrb	w8, [x21, #33]
  407484:	str	w9, [x19, #104]
  407488:	cbz	w8, 4074fc <__fxstatat@plt+0x410c>
  40748c:	mov	w3, #0x1                   	// #1
  407490:	mov	w8, #0x1                   	// #1
  407494:	mov	x0, x27
  407498:	mov	x1, x22
  40749c:	mov	x4, x21
  4074a0:	str	w8, [x19, #120]
  4074a4:	bl	404b5c <__fxstatat@plt+0x176c>
  4074a8:	ldr	w8, [x19, #144]
  4074ac:	str	w8, [x19, #104]
  4074b0:	tbnz	w0, #0, 4074fc <__fxstatat@plt+0x410c>
  4074b4:	b	4074f4 <__fxstatat@plt+0x4104>
  4074b8:	mov	w1, #0xa                   	// #10
  4074bc:	bl	402fe0 <__overflow@plt>
  4074c0:	b	406988 <__fxstatat@plt+0x3598>
  4074c4:	bl	403310 <__errno_location@plt>
  4074c8:	mov	w8, #0x5f                  	// #95
  4074cc:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  4074d0:	str	w8, [x0]
  4074d4:	add	x1, x1, #0xe2e
  4074d8:	mov	w2, #0x5                   	// #5
  4074dc:	mov	x0, xzr
  4074e0:	bl	403270 <dcgettext@plt>
  4074e4:	mov	x2, x0
  4074e8:	mov	w0, #0x1                   	// #1
  4074ec:	mov	w1, #0x5f                  	// #95
  4074f0:	bl	402bc0 <error@plt>
  4074f4:	ldr	w25, [x19, #144]
  4074f8:	b	4067d4 <__fxstatat@plt+0x33e4>
  4074fc:	ldr	w8, [x19, #104]
  407500:	mov	w1, #0xc1                  	// #193
  407504:	mov	x0, x22
  407508:	bic	w26, w20, w8
  40750c:	mov	w2, w26
  407510:	bl	40a424 <__fxstatat@plt+0x7034>
  407514:	mov	w25, w0
  407518:	bl	403310 <__errno_location@plt>
  40751c:	ldr	w23, [x0]
  407520:	tbz	w25, #31, 407584 <__fxstatat@plt+0x4194>
  407524:	cmp	w23, #0x11
  407528:	b.ne	407584 <__fxstatat@plt+0x4194>  // b.any
  40752c:	ldrb	w8, [x28]
  407530:	cbnz	w8, 407580 <__fxstatat@plt+0x4190>
  407534:	mov	x27, x0
  407538:	add	x2, x19, #0x1a0
  40753c:	mov	w0, wzr
  407540:	mov	x1, x22
  407544:	bl	403220 <__lxstat@plt>
  407548:	cbnz	w0, 407580 <__fxstatat@plt+0x4190>
  40754c:	ldr	w8, [x19, #432]
  407550:	and	w8, w8, #0xf000
  407554:	cmp	w8, #0xa, lsl #12
  407558:	b.ne	407580 <__fxstatat@plt+0x4190>  // b.any
  40755c:	ldrb	w8, [x21, #48]
  407560:	cbz	w8, 407a54 <__fxstatat@plt+0x4664>
  407564:	mov	w1, #0x41                  	// #65
  407568:	mov	x0, x22
  40756c:	mov	w2, w26
  407570:	bl	40a424 <__fxstatat@plt+0x7034>
  407574:	ldr	w23, [x27]
  407578:	mov	w25, w0
  40757c:	b	407584 <__fxstatat@plt+0x4194>
  407580:	mov	w23, #0x11                  	// #17
  407584:	ldr	x27, [x19, #80]
  407588:	cmp	w23, #0x15
  40758c:	mov	w8, #0x1                   	// #1
  407590:	str	w8, [x19, #120]
  407594:	b.ne	4075d0 <__fxstatat@plt+0x41e0>  // b.any
  407598:	tbz	w25, #31, 4075d0 <__fxstatat@plt+0x41e0>
  40759c:	ldrb	w8, [x22]
  4075a0:	cbnz	w8, 4075ac <__fxstatat@plt+0x41bc>
  4075a4:	mov	w23, #0x15                  	// #21
  4075a8:	b	4075c8 <__fxstatat@plt+0x41d8>
  4075ac:	mov	x0, x22
  4075b0:	bl	402b80 <strlen@plt>
  4075b4:	add	x8, x0, x22
  4075b8:	ldurb	w8, [x8, #-1]
  4075bc:	mov	w9, #0x14                  	// #20
  4075c0:	cmp	w8, #0x2f
  4075c4:	cinc	w23, w9, ne  // ne = any
  4075c8:	mov	w8, #0x1                   	// #1
  4075cc:	str	w8, [x19, #120]
  4075d0:	tbz	w25, #31, 40762c <__fxstatat@plt+0x423c>
  4075d4:	ldr	w8, [x19, #120]
  4075d8:	tst	w8, #0xff
  4075dc:	b.ne	4075f0 <__fxstatat@plt+0x4200>  // b.any
  4075e0:	cmp	w23, #0x2
  4075e4:	b.ne	4075f0 <__fxstatat@plt+0x4200>  // b.any
  4075e8:	ldrb	w8, [x28]
  4075ec:	cbz	w8, 4074fc <__fxstatat@plt+0x410c>
  4075f0:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  4075f4:	add	x1, x1, #0xd42
  4075f8:	mov	w2, #0x5                   	// #5
  4075fc:	mov	x0, xzr
  407600:	bl	403270 <dcgettext@plt>
  407604:	mov	x25, x0
  407608:	mov	w0, #0x4                   	// #4
  40760c:	mov	x1, x22
  407610:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  407614:	mov	x3, x0
  407618:	mov	w0, wzr
  40761c:	mov	w1, w23
  407620:	mov	x2, x25
  407624:	bl	402bc0 <error@plt>
  407628:	b	4074f4 <__fxstatat@plt+0x4104>
  40762c:	sub	x2, x29, #0xa0
  407630:	mov	w0, wzr
  407634:	mov	w1, w25
  407638:	str	x21, [x19, #56]
  40763c:	str	w20, [x19, #48]
  407640:	bl	403260 <__fxstat@plt>
  407644:	cbz	w0, 4076f8 <__fxstatat@plt+0x4308>
  407648:	bl	403310 <__errno_location@plt>
  40764c:	ldr	w23, [x0]
  407650:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  407654:	add	x1, x1, #0xcd2
  407658:	mov	w2, #0x5                   	// #5
  40765c:	mov	x0, xzr
  407660:	bl	403270 <dcgettext@plt>
  407664:	ldr	x1, [x19, #96]
  407668:	mov	x26, x0
  40766c:	mov	w0, #0x4                   	// #4
  407670:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  407674:	mov	x3, x0
  407678:	mov	w0, wzr
  40767c:	mov	w1, w23
  407680:	mov	x2, x26
  407684:	bl	402bc0 <error@plt>
  407688:	mov	w24, wzr
  40768c:	mov	x26, xzr
  407690:	mov	w0, w25
  407694:	bl	402f60 <close@plt>
  407698:	tbnz	w0, #31, 4076a4 <__fxstatat@plt+0x42b4>
  40769c:	and	w20, w24, #0x1
  4076a0:	b	4076e8 <__fxstatat@plt+0x42f8>
  4076a4:	bl	403310 <__errno_location@plt>
  4076a8:	ldr	w23, [x0]
  4076ac:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  4076b0:	add	x1, x1, #0xd8f
  4076b4:	mov	w2, #0x5                   	// #5
  4076b8:	mov	x0, xzr
  4076bc:	bl	403270 <dcgettext@plt>
  4076c0:	ldr	x1, [x19, #96]
  4076c4:	mov	x25, x0
  4076c8:	mov	w0, #0x4                   	// #4
  4076cc:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  4076d0:	mov	x3, x0
  4076d4:	mov	w0, wzr
  4076d8:	mov	w1, w23
  4076dc:	mov	x2, x25
  4076e0:	bl	402bc0 <error@plt>
  4076e4:	mov	w20, wzr
  4076e8:	ldr	x27, [x19, #80]
  4076ec:	ldr	w25, [x19, #144]
  4076f0:	ldr	x21, [x19, #56]
  4076f4:	b	4067dc <__fxstatat@plt+0x33ec>
  4076f8:	cbz	w24, 407790 <__fxstatat@plt+0x43a0>
  4076fc:	ldr	x8, [x19, #56]
  407700:	ldr	w8, [x8, #56]
  407704:	cbz	w8, 4078a8 <__fxstatat@plt+0x44b8>
  407708:	ldr	w2, [x19, #136]
  40770c:	mov	w1, #0x9409                	// #37897
  407710:	movk	w1, #0x4004, lsl #16
  407714:	mov	w0, w25
  407718:	bl	4033c0 <ioctl@plt>
  40771c:	cbz	w0, 407790 <__fxstatat@plt+0x43a0>
  407720:	ldr	x8, [x19, #56]
  407724:	ldr	w8, [x8, #56]
  407728:	cmp	w8, #0x2
  40772c:	b.ne	4078a8 <__fxstatat@plt+0x44b8>  // b.any
  407730:	bl	403310 <__errno_location@plt>
  407734:	ldr	w23, [x0]
  407738:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40773c:	add	x1, x1, #0xd60
  407740:	mov	w2, #0x5                   	// #5
  407744:	mov	x0, xzr
  407748:	bl	403270 <dcgettext@plt>
  40774c:	ldr	x2, [x19, #96]
  407750:	mov	x26, x0
  407754:	mov	w1, #0x4                   	// #4
  407758:	mov	w0, wzr
  40775c:	bl	40dc00 <__fxstatat@plt+0xa810>
  407760:	ldr	x2, [x19, #80]
  407764:	mov	x27, x0
  407768:	mov	w0, #0x1                   	// #1
  40776c:	mov	w1, #0x4                   	// #4
  407770:	bl	40dc00 <__fxstatat@plt+0xa810>
  407774:	mov	x4, x0
  407778:	mov	w0, wzr
  40777c:	mov	w1, w23
  407780:	mov	x2, x26
  407784:	mov	x3, x27
  407788:	bl	402bc0 <error@plt>
  40778c:	b	407688 <__fxstatat@plt+0x4298>
  407790:	mov	x26, xzr
  407794:	ldr	x8, [x19, #56]
  407798:	ldrb	w8, [x8, #31]
  40779c:	cbz	w8, 407810 <__fxstatat@plt+0x4420>
  4077a0:	add	x8, x19, #0x120
  4077a4:	ldur	q0, [x8, #72]
  4077a8:	ldur	q1, [x8, #88]
  4077ac:	ldr	x1, [x19, #96]
  4077b0:	add	x2, x19, #0x1a0
  4077b4:	mov	w0, w25
  4077b8:	stp	q0, q1, [x19, #416]
  4077bc:	bl	40f7a8 <__fxstatat@plt+0xc3b8>
  4077c0:	cbz	w0, 407810 <__fxstatat@plt+0x4420>
  4077c4:	bl	403310 <__errno_location@plt>
  4077c8:	ldr	w23, [x0]
  4077cc:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  4077d0:	add	x1, x1, #0xba7
  4077d4:	mov	w2, #0x5                   	// #5
  4077d8:	mov	x0, xzr
  4077dc:	bl	403270 <dcgettext@plt>
  4077e0:	ldr	x1, [x19, #96]
  4077e4:	mov	x27, x0
  4077e8:	mov	w0, #0x4                   	// #4
  4077ec:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  4077f0:	mov	x3, x0
  4077f4:	mov	w0, wzr
  4077f8:	mov	w1, w23
  4077fc:	mov	x2, x27
  407800:	bl	402bc0 <error@plt>
  407804:	ldr	x8, [x19, #56]
  407808:	ldrb	w8, [x8, #36]
  40780c:	cbnz	w8, 4081ac <__fxstatat@plt+0x4dbc>
  407810:	ldr	x8, [x19, #56]
  407814:	ldrb	w8, [x8, #29]
  407818:	cbz	w8, 407878 <__fxstatat@plt+0x4488>
  40781c:	ldr	w8, [x19, #312]
  407820:	ldur	w9, [x29, #-136]
  407824:	cmp	w8, w9
  407828:	b.ne	40783c <__fxstatat@plt+0x444c>  // b.any
  40782c:	ldr	w8, [x19, #316]
  407830:	ldur	w9, [x29, #-132]
  407834:	cmp	w8, w9
  407838:	b.eq	407878 <__fxstatat@plt+0x4488>  // b.none
  40783c:	ldr	w8, [x19, #120]
  407840:	ldur	w5, [x29, #-144]
  407844:	ldr	x0, [x19, #56]
  407848:	ldr	x1, [x19, #96]
  40784c:	tst	w8, #0xff
  407850:	cset	w4, ne  // ne = any
  407854:	add	x3, x19, #0x120
  407858:	mov	w2, w25
  40785c:	bl	4086a4 <__fxstatat@plt+0x52b4>
  407860:	cmn	w0, #0x1
  407864:	b.eq	4081ac <__fxstatat@plt+0x4dbc>  // b.none
  407868:	cbnz	w0, 407878 <__fxstatat@plt+0x4488>
  40786c:	ldr	w8, [x19, #128]
  407870:	and	w8, w8, #0xfffff1ff
  407874:	str	w8, [x19, #128]
  407878:	ldr	x8, [x19, #56]
  40787c:	ldrb	w8, [x8, #39]
  407880:	cbz	w8, 407a4c <__fxstatat@plt+0x465c>
  407884:	ldurb	w8, [x29, #-144]
  407888:	tbnz	w8, #7, 407a44 <__fxstatat@plt+0x4654>
  40788c:	bl	402c00 <geteuid@plt>
  407890:	cbz	w0, 407a44 <__fxstatat@plt+0x4654>
  407894:	mov	w1, #0x180                 	// #384
  407898:	tbnz	w25, #31, 407aa8 <__fxstatat@plt+0x46b8>
  40789c:	mov	w0, w25
  4078a0:	bl	402eb0 <fchmod@plt>
  4078a4:	b	407ab0 <__fxstatat@plt+0x46c0>
  4078a8:	bl	402f20 <getpagesize@plt>
  4078ac:	ldur	w8, [x29, #-104]
  4078b0:	mov	w23, w0
  4078b4:	ldr	w0, [x19, #136]
  4078b8:	mov	w9, #0x20000               	// #131072
  4078bc:	cmp	w8, #0x20, lsl #12
  4078c0:	csel	w9, w8, w9, gt
  4078c4:	str	x9, [x19, #40]
  4078c8:	cmp	w8, #0x0
  4078cc:	mov	w9, #0x200                 	// #512
  4078d0:	mov	w3, #0x2                   	// #2
  4078d4:	mov	x1, xzr
  4078d8:	mov	x2, xzr
  4078dc:	csel	w20, w8, w9, gt
  4078e0:	bl	40a3ec <__fxstatat@plt+0x6ffc>
  4078e4:	ldr	w8, [x19, #560]
  4078e8:	ldr	x26, [x19, #592]
  4078ec:	and	w27, w8, #0xf000
  4078f0:	cmp	w27, #0x8, lsl #12
  4078f4:	b.ne	407914 <__fxstatat@plt+0x4524>  // b.any
  4078f8:	ldr	x8, [x19, #608]
  4078fc:	add	x9, x26, #0x1ff
  407900:	cmp	x26, #0x0
  407904:	csel	x9, x9, x26, lt  // lt = tstop
  407908:	cmp	x8, x9, asr #9
  40790c:	cset	w22, lt  // lt = tstop
  407910:	b	407918 <__fxstatat@plt+0x4528>
  407914:	mov	w22, wzr
  407918:	ldur	w8, [x29, #-144]
  40791c:	sxtw	x24, w23
  407920:	and	w8, w8, #0xf000
  407924:	cmp	w8, #0x8, lsl #12
  407928:	b.ne	407954 <__fxstatat@plt+0x4564>  // b.any
  40792c:	ldr	x8, [x19, #56]
  407930:	ldr	w9, [x8, #12]
  407934:	cmp	w9, #0x2
  407938:	cset	w8, eq  // eq = none
  40793c:	cmp	w9, #0x3
  407940:	mov	w9, #0x1                   	// #1
  407944:	str	w9, [x19, #8]
  407948:	b.eq	4079b0 <__fxstatat@plt+0x45c0>  // b.none
  40794c:	and	w8, w22, w8
  407950:	tbnz	w8, #0, 4079b0 <__fxstatat@plt+0x45c0>
  407954:	ldr	w8, [x19, #600]
  407958:	ldr	x21, [x19, #40]
  40795c:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  407960:	sub	x23, x9, x24
  407964:	cmp	w8, #0x20, lsl #12
  407968:	mov	w9, #0x20000               	// #131072
  40796c:	csel	w0, w8, w9, gt
  407970:	mov	x1, x21
  407974:	mov	x2, x23
  407978:	bl	409fe0 <__fxstatat@plt+0x6bf0>
  40797c:	cmp	x26, x21
  407980:	mov	w8, #0x8000                	// #32768
  407984:	ccmp	w27, w8, #0x0, cc  // cc = lo, ul, last
  407988:	csinc	x8, x21, x26, ne  // ne = any
  40798c:	add	x8, x8, x0
  407990:	sub	x8, x8, #0x1
  407994:	udiv	x8, x8, x0
  407998:	mul	x8, x8, x0
  40799c:	sub	x9, x8, #0x1
  4079a0:	cmp	x9, x23
  4079a4:	csel	x8, x8, x0, cc  // cc = lo, ul, last
  4079a8:	str	wzr, [x19, #8]
  4079ac:	str	x8, [x19, #40]
  4079b0:	sxtw	x8, w20
  4079b4:	str	x8, [x19]
  4079b8:	ldr	x8, [x19, #40]
  4079bc:	add	x0, x8, x24
  4079c0:	bl	410864 <__fxstatat@plt+0xd474>
  4079c4:	add	x8, x0, x24
  4079c8:	sub	x8, x8, #0x1
  4079cc:	udiv	x8, x8, x24
  4079d0:	mov	x26, x0
  4079d4:	mul	x8, x8, x24
  4079d8:	str	x8, [x19, #24]
  4079dc:	cbz	w22, 4080f8 <__fxstatat@plt+0x4d08>
  4079e0:	ldr	x8, [x19, #592]
  4079e4:	str	x8, [x19, #32]
  4079e8:	mov	w8, #0x1                   	// #1
  4079ec:	str	w8, [x19, #12]
  4079f0:	ldr	w8, [x19, #8]
  4079f4:	cbz	w8, 407a04 <__fxstatat@plt+0x4614>
  4079f8:	ldr	x8, [x19, #56]
  4079fc:	ldr	w8, [x8, #12]
  407a00:	str	w8, [x19, #12]
  407a04:	ldr	w0, [x19, #136]
  407a08:	add	x1, x19, #0x1a0
  407a0c:	bl	409094 <__fxstatat@plt+0x5ca4>
  407a10:	ldr	w8, [x19, #12]
  407a14:	adrp	x27, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  407a18:	mov	x24, xzr
  407a1c:	mov	x23, xzr
  407a20:	cmp	w8, #0x3
  407a24:	ldr	x8, [x19]
  407a28:	mov	x21, xzr
  407a2c:	add	x27, x27, #0x560
  407a30:	mov	w20, #0x1                   	// #1
  407a34:	csel	w8, w8, wzr, eq  // eq = none
  407a38:	sxtw	x8, w8
  407a3c:	str	x8, [x19, #16]
  407a40:	b	407d00 <__fxstatat@plt+0x4910>
  407a44:	mov	w20, wzr
  407a48:	b	407ab8 <__fxstatat@plt+0x46c8>
  407a4c:	mov	w24, #0x1                   	// #1
  407a50:	b	407bcc <__fxstatat@plt+0x47dc>
  407a54:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  407a58:	add	x1, x1, #0xd1a
  407a5c:	mov	w2, #0x5                   	// #5
  407a60:	mov	x0, xzr
  407a64:	bl	403270 <dcgettext@plt>
  407a68:	mov	x23, x0
  407a6c:	mov	w0, #0x4                   	// #4
  407a70:	mov	x1, x22
  407a74:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  407a78:	mov	x3, x0
  407a7c:	mov	w0, wzr
  407a80:	mov	w1, wzr
  407a84:	mov	x2, x23
  407a88:	bl	402bc0 <error@plt>
  407a8c:	ldr	x27, [x19, #80]
  407a90:	ldr	w25, [x19, #144]
  407a94:	mov	w8, #0x1                   	// #1
  407a98:	mov	w20, wzr
  407a9c:	mov	x26, xzr
  407aa0:	str	w8, [x19, #120]
  407aa4:	b	4067dc <__fxstatat@plt+0x33ec>
  407aa8:	ldr	x0, [x19, #96]
  407aac:	bl	402dd0 <chmod@plt>
  407ab0:	cmp	w0, #0x0
  407ab4:	cset	w20, eq  // eq = none
  407ab8:	ldr	x8, [x19, #56]
  407abc:	ldrb	w8, [x8, #35]
  407ac0:	cbz	w8, 407ad4 <__fxstatat@plt+0x46e4>
  407ac4:	ldr	x8, [x19, #56]
  407ac8:	ldrb	w8, [x8, #40]
  407acc:	cbz	w8, 407adc <__fxstatat@plt+0x46ec>
  407ad0:	mov	w8, wzr
  407ad4:	mov	w9, #0x1                   	// #1
  407ad8:	b	407af0 <__fxstatat@plt+0x4700>
  407adc:	ldr	x8, [x19, #56]
  407ae0:	mov	w9, wzr
  407ae4:	ldrb	w8, [x8, #41]
  407ae8:	cmp	w8, #0x0
  407aec:	cset	w8, eq  // eq = none
  407af0:	ldr	x10, [x19, #56]
  407af4:	adrp	x4, 408000 <__fxstatat@plt+0x4c10>
  407af8:	add	x4, x4, #0xe74
  407afc:	ldrb	w10, [x10, #37]
  407b00:	cbnz	w10, 407b14 <__fxstatat@plt+0x4724>
  407b04:	ldr	x10, [x19, #56]
  407b08:	ldrb	w10, [x10, #33]
  407b0c:	cmp	w10, #0x0
  407b10:	csel	x4, xzr, x4, eq  // eq = none
  407b14:	ldr	w14, [x19, #136]
  407b18:	adrp	x10, 408000 <__fxstatat@plt+0x4c10>
  407b1c:	adrp	x11, 408000 <__fxstatat@plt+0x4c10>
  407b20:	add	x10, x10, #0xdc0
  407b24:	add	x11, x11, #0xd38
  407b28:	cmp	w9, #0x0
  407b2c:	orr	w8, w9, w8
  407b30:	adrp	x12, 408000 <__fxstatat@plt+0x4c10>
  407b34:	adrp	x13, 408000 <__fxstatat@plt+0x4c10>
  407b38:	add	x9, x19, #0x1a0
  407b3c:	csel	x10, x11, x10, ne  // ne = any
  407b40:	cmp	w8, #0x0
  407b44:	add	x12, x12, #0xe68
  407b48:	add	x13, x13, #0xe70
  407b4c:	orr	w14, w25, w14
  407b50:	csel	x5, x9, xzr, ne  // ne = any
  407b54:	stp	x12, x13, [x19, #424]
  407b58:	str	x10, [x19, #416]
  407b5c:	tbnz	w14, #31, 407b78 <__fxstatat@plt+0x4788>
  407b60:	ldr	x0, [x19, #80]
  407b64:	ldr	w1, [x19, #136]
  407b68:	ldr	x2, [x19, #96]
  407b6c:	mov	w3, w25
  407b70:	bl	403120 <attr_copy_fd@plt>
  407b74:	b	407b8c <__fxstatat@plt+0x479c>
  407b78:	ldr	x0, [x19, #80]
  407b7c:	ldr	x1, [x19, #96]
  407b80:	mov	x2, x4
  407b84:	mov	x3, x5
  407b88:	bl	4031b0 <attr_copy_file@plt>
  407b8c:	cbz	w0, 407ba0 <__fxstatat@plt+0x47b0>
  407b90:	ldr	x8, [x19, #56]
  407b94:	ldrb	w8, [x8, #40]
  407b98:	eor	w24, w8, #0x1
  407b9c:	b	407ba4 <__fxstatat@plt+0x47b4>
  407ba0:	mov	w24, #0x1                   	// #1
  407ba4:	cbz	w20, 407bcc <__fxstatat@plt+0x47dc>
  407ba8:	ldr	w8, [x19, #48]
  407bac:	ldr	w9, [x19, #104]
  407bb0:	bic	w1, w8, w9
  407bb4:	tbnz	w25, #31, 407bc4 <__fxstatat@plt+0x47d4>
  407bb8:	mov	w0, w25
  407bbc:	bl	402eb0 <fchmod@plt>
  407bc0:	b	407bcc <__fxstatat@plt+0x47dc>
  407bc4:	ldr	x0, [x19, #96]
  407bc8:	bl	402dd0 <chmod@plt>
  407bcc:	ldr	x8, [x19, #56]
  407bd0:	ldrb	w8, [x8, #30]
  407bd4:	cbnz	w8, 407be0 <__fxstatat@plt+0x47f0>
  407bd8:	ldrb	w8, [x28]
  407bdc:	cbz	w8, 407c10 <__fxstatat@plt+0x4820>
  407be0:	ldr	x0, [x19, #80]
  407be4:	ldr	w1, [x19, #136]
  407be8:	ldr	x2, [x19, #96]
  407bec:	ldr	w4, [x19, #128]
  407bf0:	mov	w3, w25
  407bf4:	bl	4096cc <__fxstatat@plt+0x62dc>
  407bf8:	cbz	w0, 407690 <__fxstatat@plt+0x42a0>
  407bfc:	ldr	x8, [x19, #56]
  407c00:	ldrb	w8, [x8, #36]
  407c04:	cmp	w8, #0x0
  407c08:	csel	w24, w24, wzr, eq  // eq = none
  407c0c:	b	407690 <__fxstatat@plt+0x42a0>
  407c10:	ldr	x8, [x19, #56]
  407c14:	ldrb	w8, [x8, #43]
  407c18:	cbz	w8, 407c28 <__fxstatat@plt+0x4838>
  407c1c:	ldr	x8, [x19, #56]
  407c20:	ldr	w2, [x8, #16]
  407c24:	b	407c6c <__fxstatat@plt+0x487c>
  407c28:	ldr	w8, [x19, #120]
  407c2c:	tst	w8, #0xff
  407c30:	b.eq	407c80 <__fxstatat@plt+0x4890>  // b.none
  407c34:	ldr	x8, [x19, #56]
  407c38:	ldrb	w8, [x8, #32]
  407c3c:	cbz	w8, 407c80 <__fxstatat@plt+0x4890>
  407c40:	adrp	x20, 426000 <__fxstatat@plt+0x22c10>
  407c44:	ldr	w8, [x20, #1160]
  407c48:	cmn	w8, #0x1
  407c4c:	b.ne	407c64 <__fxstatat@plt+0x4874>  // b.any
  407c50:	mov	w0, wzr
  407c54:	bl	4032e0 <umask@plt>
  407c58:	str	w0, [x20, #1160]
  407c5c:	bl	4032e0 <umask@plt>
  407c60:	ldr	w8, [x20, #1160]
  407c64:	mov	w9, #0x1b6                 	// #438
  407c68:	bic	w2, w9, w8
  407c6c:	ldr	x0, [x19, #96]
  407c70:	mov	w1, w25
  407c74:	bl	409774 <__fxstatat@plt+0x6384>
  407c78:	cmp	w0, #0x0
  407c7c:	b	407c08 <__fxstatat@plt+0x4818>
  407c80:	ldr	w8, [x19, #104]
  407c84:	cbz	w8, 407690 <__fxstatat@plt+0x42a0>
  407c88:	adrp	x20, 426000 <__fxstatat@plt+0x22c10>
  407c8c:	ldr	w8, [x20, #1160]
  407c90:	cmn	w8, #0x1
  407c94:	b.ne	407cac <__fxstatat@plt+0x48bc>  // b.any
  407c98:	mov	w0, wzr
  407c9c:	bl	4032e0 <umask@plt>
  407ca0:	str	w0, [x20, #1160]
  407ca4:	bl	4032e0 <umask@plt>
  407ca8:	ldr	w8, [x20, #1160]
  407cac:	ldr	w9, [x19, #104]
  407cb0:	bics	wzr, w9, w8
  407cb4:	b.eq	407690 <__fxstatat@plt+0x42a0>  // b.none
  407cb8:	tbnz	w25, #31, 408240 <__fxstatat@plt+0x4e50>
  407cbc:	ldr	w1, [x19, #48]
  407cc0:	mov	w0, w25
  407cc4:	bl	402eb0 <fchmod@plt>
  407cc8:	b	40824c <__fxstatat@plt+0x4e5c>
  407ccc:	mov	w22, wzr
  407cd0:	ldr	x23, [x19, #32]
  407cd4:	cmp	x8, #0x0
  407cd8:	csel	w8, w22, w9, eq  // eq = none
  407cdc:	mov	w9, #0x1                   	// #1
  407ce0:	strb	w9, [x19, #449]
  407ce4:	and	w20, w8, #0x1
  407ce8:	ldr	x0, [x19, #456]
  407cec:	bl	4030e0 <free@plt>
  407cf0:	ldrb	w8, [x19, #449]
  407cf4:	str	xzr, [x19, #456]
  407cf8:	str	xzr, [x19, #440]
  407cfc:	cbnz	w8, 408004 <__fxstatat@plt+0x4c14>
  407d00:	add	x0, x19, #0x1a0
  407d04:	bl	4090b4 <__fxstatat@plt+0x5cc4>
  407d08:	tbz	w0, #0, 407ffc <__fxstatat@plt+0x4c0c>
  407d0c:	ldr	x8, [x19, #440]
  407d10:	cbz	x8, 407ce8 <__fxstatat@plt+0x48f8>
  407d14:	ldr	w8, [x19, #12]
  407d18:	cmp	w8, #0x1
  407d1c:	b.ne	407e6c <__fxstatat@plt+0x4a7c>  // b.any
  407d20:	mov	x20, xzr
  407d24:	ldr	x8, [x19, #456]
  407d28:	mov	w9, #0x18                  	// #24
  407d2c:	ldr	x14, [x19, #32]
  407d30:	mov	x11, x21
  407d34:	madd	x8, x20, x9, x8
  407d38:	ldp	x9, x8, [x8]
  407d3c:	mov	x10, x24
  407d40:	add	x12, x8, x9
  407d44:	cmp	x9, x14
  407d48:	csel	x13, x14, x9, gt
  407d4c:	cmp	x12, x14
  407d50:	sub	x12, x14, x13
  407d54:	csel	x9, x13, x9, gt
  407d58:	csel	x24, x12, x8, gt
  407d5c:	sub	x8, x9, x11
  407d60:	mov	x21, x9
  407d64:	subs	x22, x8, x10
  407d68:	b.eq	407e00 <__fxstatat@plt+0x4a10>  // b.none
  407d6c:	ldr	w0, [x19, #136]
  407d70:	mov	x1, x21
  407d74:	mov	w2, wzr
  407d78:	bl	402d00 <lseek@plt>
  407d7c:	tbnz	x0, #63, 407fa4 <__fxstatat@plt+0x4bb4>
  407d80:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  407d84:	ldr	x8, [x8, #1400]
  407d88:	cbnz	x8, 407dc0 <__fxstatat@plt+0x49d0>
  407d8c:	ldrb	w8, [x27]
  407d90:	mov	w9, #0x400                 	// #1024
  407d94:	mov	w1, #0x1                   	// #1
  407d98:	cmp	w8, #0x0
  407d9c:	mov	w8, #0x20000               	// #131072
  407da0:	csel	x0, x9, x8, ne  // ne = any
  407da4:	bl	4111c4 <__fxstatat@plt+0xddd4>
  407da8:	str	x0, [x27, #24]
  407dac:	cbnz	x0, 407dc0 <__fxstatat@plt+0x49d0>
  407db0:	add	x8, x27, #0x20
  407db4:	str	x8, [x27, #24]
  407db8:	mov	w8, #0x1                   	// #1
  407dbc:	strb	w8, [x27]
  407dc0:	cbz	x22, 407e00 <__fxstatat@plt+0x4a10>
  407dc4:	ldrb	w8, [x27]
  407dc8:	mov	w9, #0x400                 	// #1024
  407dcc:	ldr	x1, [x27, #24]
  407dd0:	mov	w0, w25
  407dd4:	cmp	w8, #0x0
  407dd8:	mov	w8, #0x20000               	// #131072
  407ddc:	csel	x8, x9, x8, ne  // ne = any
  407de0:	cmp	x8, x22
  407de4:	csel	x23, x8, x22, cc  // cc = lo, ul, last
  407de8:	mov	x2, x23
  407dec:	bl	40a844 <__fxstatat@plt+0x7454>
  407df0:	cmp	x0, x23
  407df4:	sub	x22, x22, x23
  407df8:	b.eq	407dc0 <__fxstatat@plt+0x49d0>  // b.none
  407dfc:	b	407f70 <__fxstatat@plt+0x4b80>
  407e00:	sub	sp, sp, #0x20
  407e04:	ldr	w0, [x19, #136]
  407e08:	ldp	x4, x2, [x19, #16]
  407e0c:	ldr	x3, [x19, #40]
  407e10:	ldr	x6, [x19, #80]
  407e14:	ldr	x7, [x19, #96]
  407e18:	sub	x8, x29, #0x1c
  407e1c:	str	x8, [sp, #16]
  407e20:	sub	x8, x29, #0x18
  407e24:	mov	w5, #0x1                   	// #1
  407e28:	mov	w1, w25
  407e2c:	stp	x24, x8, [sp]
  407e30:	bl	408884 <__fxstatat@plt+0x5494>
  407e34:	add	sp, sp, #0x20
  407e38:	tbz	w0, #0, 407fe4 <__fxstatat@plt+0x4bf4>
  407e3c:	ldur	x8, [x29, #-24]
  407e40:	ldr	x10, [x19, #32]
  407e44:	ldurb	w9, [x29, #-28]
  407e48:	add	x23, x8, x21
  407e4c:	cmp	x23, x10
  407e50:	b.eq	407ccc <__fxstatat@plt+0x48dc>  // b.none
  407e54:	ldr	x10, [x19, #440]
  407e58:	add	w20, w20, #0x1
  407e5c:	cmp	x10, x20
  407e60:	b.hi	407d24 <__fxstatat@plt+0x4934>  // b.pmore
  407e64:	mov	w22, wzr
  407e68:	b	407f64 <__fxstatat@plt+0x4b74>
  407e6c:	mov	x10, xzr
  407e70:	mov	w20, #0x1                   	// #1
  407e74:	ldr	x8, [x19, #456]
  407e78:	mov	w9, #0x18                  	// #24
  407e7c:	ldr	x14, [x19, #32]
  407e80:	mov	x11, x21
  407e84:	madd	x8, x10, x9, x8
  407e88:	ldp	x9, x8, [x8]
  407e8c:	mov	x10, x24
  407e90:	add	x12, x8, x9
  407e94:	cmp	x9, x14
  407e98:	csel	x13, x14, x9, gt
  407e9c:	cmp	x12, x14
  407ea0:	sub	x12, x14, x13
  407ea4:	csel	x9, x13, x9, gt
  407ea8:	csel	x24, x12, x8, gt
  407eac:	sub	x8, x9, x11
  407eb0:	mov	x21, x9
  407eb4:	subs	x23, x8, x10
  407eb8:	b.eq	407ef8 <__fxstatat@plt+0x4b08>  // b.none
  407ebc:	ldr	w0, [x19, #136]
  407ec0:	mov	x1, x21
  407ec4:	mov	w2, wzr
  407ec8:	bl	402d00 <lseek@plt>
  407ecc:	tbnz	x0, #63, 407fa4 <__fxstatat@plt+0x4bb4>
  407ed0:	ldr	w8, [x19, #12]
  407ed4:	ldr	x1, [x19, #96]
  407ed8:	mov	w0, w25
  407edc:	mov	x3, x23
  407ee0:	cmp	w8, #0x3
  407ee4:	cset	w2, eq  // eq = none
  407ee8:	bl	408c48 <__fxstatat@plt+0x5858>
  407eec:	tbz	w0, #0, 407fe4 <__fxstatat@plt+0x4bf4>
  407ef0:	mov	w22, #0x1                   	// #1
  407ef4:	b	407efc <__fxstatat@plt+0x4b0c>
  407ef8:	mov	w22, wzr
  407efc:	sub	sp, sp, #0x20
  407f00:	ldr	w0, [x19, #136]
  407f04:	ldp	x4, x2, [x19, #16]
  407f08:	ldr	x3, [x19, #40]
  407f0c:	ldr	x6, [x19, #80]
  407f10:	ldr	x7, [x19, #96]
  407f14:	sub	x8, x29, #0x1c
  407f18:	str	x8, [sp, #16]
  407f1c:	sub	x8, x29, #0x18
  407f20:	mov	w5, #0x1                   	// #1
  407f24:	mov	w1, w25
  407f28:	stp	x24, x8, [sp]
  407f2c:	bl	408884 <__fxstatat@plt+0x5494>
  407f30:	add	sp, sp, #0x20
  407f34:	tbz	w0, #0, 407fe4 <__fxstatat@plt+0x4bf4>
  407f38:	ldur	x8, [x29, #-24]
  407f3c:	ldr	x10, [x19, #32]
  407f40:	ldurb	w9, [x29, #-28]
  407f44:	add	x23, x8, x21
  407f48:	cmp	x23, x10
  407f4c:	b.eq	407cd0 <__fxstatat@plt+0x48e0>  // b.none
  407f50:	ldr	x11, [x19, #440]
  407f54:	mov	w10, w20
  407f58:	add	w20, w20, #0x1
  407f5c:	cmp	x11, x10
  407f60:	b.hi	407e74 <__fxstatat@plt+0x4a84>  // b.pmore
  407f64:	cmp	x8, #0x0
  407f68:	csel	w8, w22, w9, eq  // eq = none
  407f6c:	b	407ce4 <__fxstatat@plt+0x48f4>
  407f70:	bl	403310 <__errno_location@plt>
  407f74:	ldr	w23, [x0]
  407f78:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  407f7c:	add	x1, x1, #0xdd1
  407f80:	mov	w2, #0x5                   	// #5
  407f84:	mov	x0, xzr
  407f88:	bl	403270 <dcgettext@plt>
  407f8c:	ldr	x2, [x19, #96]
  407f90:	mov	x27, x0
  407f94:	mov	w1, #0x3                   	// #3
  407f98:	mov	w0, wzr
  407f9c:	bl	40debc <__fxstatat@plt+0xaacc>
  407fa0:	b	407fd0 <__fxstatat@plt+0x4be0>
  407fa4:	bl	403310 <__errno_location@plt>
  407fa8:	ldr	w23, [x0]
  407fac:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  407fb0:	add	x1, x1, #0xdc1
  407fb4:	mov	w2, #0x5                   	// #5
  407fb8:	mov	x0, xzr
  407fbc:	bl	403270 <dcgettext@plt>
  407fc0:	ldr	x1, [x19, #80]
  407fc4:	mov	x27, x0
  407fc8:	mov	w0, #0x4                   	// #4
  407fcc:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  407fd0:	mov	x3, x0
  407fd4:	mov	w0, wzr
  407fd8:	mov	w1, w23
  407fdc:	mov	x2, x27
  407fe0:	bl	402bc0 <error@plt>
  407fe4:	ldr	x0, [x19, #456]
  407fe8:	bl	4030e0 <free@plt>
  407fec:	str	xzr, [x19, #456]
  407ff0:	str	xzr, [x19, #440]
  407ff4:	mov	w24, wzr
  407ff8:	b	407690 <__fxstatat@plt+0x42a0>
  407ffc:	ldrb	w8, [x19, #449]
  408000:	cbz	w8, 4080f0 <__fxstatat@plt+0x4d00>
  408004:	ldr	x8, [x19, #32]
  408008:	subs	x22, x8, x23
  40800c:	b.gt	408064 <__fxstatat@plt+0x4c74>
  408010:	tbnz	w20, #0, 408064 <__fxstatat@plt+0x4c74>
  408014:	ldr	w8, [x19, #12]
  408018:	cmp	w8, #0x3
  40801c:	b.ne	407794 <__fxstatat@plt+0x43a4>  // b.any
  408020:	ldr	x8, [x19, #32]
  408024:	subs	x3, x8, x23
  408028:	b.le	407794 <__fxstatat@plt+0x43a4>
  40802c:	mov	w1, #0x3                   	// #3
  408030:	mov	w0, w25
  408034:	mov	x2, x23
  408038:	bl	4032c0 <fallocate@plt>
  40803c:	tbz	w0, #31, 407794 <__fxstatat@plt+0x43a4>
  408040:	bl	403310 <__errno_location@plt>
  408044:	ldr	w23, [x0]
  408048:	cmp	w23, #0x26
  40804c:	b.eq	407794 <__fxstatat@plt+0x43a4>  // b.none
  408050:	cmp	w23, #0x5f
  408054:	b.eq	407794 <__fxstatat@plt+0x43a4>  // b.none
  408058:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40805c:	add	x1, x1, #0xde2
  408060:	b	4081d4 <__fxstatat@plt+0x4de4>
  408064:	ldr	w8, [x19, #12]
  408068:	cmp	w8, #0x1
  40806c:	b.ne	4081b4 <__fxstatat@plt+0x4dc4>  // b.any
  408070:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  408074:	ldr	x8, [x8, #1400]
  408078:	cbnz	x8, 4080b0 <__fxstatat@plt+0x4cc0>
  40807c:	ldrb	w8, [x27]
  408080:	mov	w9, #0x20000               	// #131072
  408084:	mov	w1, #0x1                   	// #1
  408088:	mov	w20, #0x1                   	// #1
  40808c:	cmp	w8, #0x0
  408090:	mov	w8, #0x400                 	// #1024
  408094:	csel	x0, x8, x9, ne  // ne = any
  408098:	bl	4111c4 <__fxstatat@plt+0xddd4>
  40809c:	str	x0, [x27, #24]
  4080a0:	cbnz	x0, 4080b0 <__fxstatat@plt+0x4cc0>
  4080a4:	add	x8, x27, #0x20
  4080a8:	str	x8, [x27, #24]
  4080ac:	strb	w20, [x27]
  4080b0:	mov	w20, #0x20000               	// #131072
  4080b4:	mov	w24, #0x400                 	// #1024
  4080b8:	cbz	x22, 408014 <__fxstatat@plt+0x4c24>
  4080bc:	ldrb	w8, [x27]
  4080c0:	ldr	x1, [x27, #24]
  4080c4:	mov	w0, w25
  4080c8:	cmp	w8, #0x0
  4080cc:	csel	x8, x24, x20, ne  // ne = any
  4080d0:	cmp	x8, x22
  4080d4:	csel	x21, x8, x22, cc  // cc = lo, ul, last
  4080d8:	mov	x2, x21
  4080dc:	bl	40a844 <__fxstatat@plt+0x7454>
  4080e0:	cmp	x0, x21
  4080e4:	sub	x22, x22, x21
  4080e8:	b.eq	4080b8 <__fxstatat@plt+0x4cc8>  // b.none
  4080ec:	b	4081c4 <__fxstatat@plt+0x4dd4>
  4080f0:	ldrb	w8, [x19, #448]
  4080f4:	cbz	w8, 4081f4 <__fxstatat@plt+0x4e04>
  4080f8:	ldr	x8, [x19, #56]
  4080fc:	ldr	w9, [x19, #8]
  408100:	ldr	w8, [x8, #12]
  408104:	cmp	w9, #0x0
  408108:	ldr	x9, [x19]
  40810c:	csel	x4, x9, xzr, ne  // ne = any
  408110:	cmp	w8, #0x3
  408114:	cset	w5, eq  // eq = none
  408118:	sub	sp, sp, #0x20
  40811c:	ldr	w0, [x19, #136]
  408120:	ldr	x2, [x19, #24]
  408124:	ldr	x3, [x19, #40]
  408128:	ldr	x6, [x19, #80]
  40812c:	ldr	x7, [x19, #96]
  408130:	sub	x8, x29, #0x18
  408134:	add	x9, x19, #0x1a0
  408138:	mov	x10, #0xffffffffffffffff    	// #-1
  40813c:	mov	w1, w25
  408140:	stp	x9, x8, [sp, #8]
  408144:	str	x10, [sp]
  408148:	bl	408884 <__fxstatat@plt+0x5494>
  40814c:	add	sp, sp, #0x20
  408150:	tbz	w0, #0, 4081ac <__fxstatat@plt+0x4dbc>
  408154:	ldurb	w8, [x29, #-24]
  408158:	cbz	w8, 407794 <__fxstatat@plt+0x43a4>
  40815c:	ldr	x1, [x19, #416]
  408160:	mov	w0, w25
  408164:	bl	4032a0 <ftruncate@plt>
  408168:	tbz	w0, #31, 407794 <__fxstatat@plt+0x43a4>
  40816c:	bl	403310 <__errno_location@plt>
  408170:	ldr	w23, [x0]
  408174:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  408178:	add	x1, x1, #0xd7b
  40817c:	mov	w2, #0x5                   	// #5
  408180:	mov	x0, xzr
  408184:	bl	403270 <dcgettext@plt>
  408188:	ldr	x1, [x19, #96]
  40818c:	mov	x27, x0
  408190:	mov	w0, #0x4                   	// #4
  408194:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  408198:	mov	x3, x0
  40819c:	mov	w0, wzr
  4081a0:	mov	w1, w23
  4081a4:	mov	x2, x27
  4081a8:	bl	402bc0 <error@plt>
  4081ac:	mov	w24, wzr
  4081b0:	b	407690 <__fxstatat@plt+0x42a0>
  4081b4:	ldr	x1, [x19, #32]
  4081b8:	mov	w0, w25
  4081bc:	bl	4032a0 <ftruncate@plt>
  4081c0:	cbz	w0, 408014 <__fxstatat@plt+0x4c24>
  4081c4:	bl	403310 <__errno_location@plt>
  4081c8:	ldr	w23, [x0]
  4081cc:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  4081d0:	add	x1, x1, #0xd7b
  4081d4:	mov	w2, #0x5                   	// #5
  4081d8:	mov	x0, xzr
  4081dc:	bl	403270 <dcgettext@plt>
  4081e0:	ldr	x1, [x19, #96]
  4081e4:	mov	x27, x0
  4081e8:	mov	w0, #0x4                   	// #4
  4081ec:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  4081f0:	b	408224 <__fxstatat@plt+0x4e34>
  4081f4:	bl	403310 <__errno_location@plt>
  4081f8:	ldr	w23, [x0]
  4081fc:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  408200:	add	x1, x1, #0xda2
  408204:	mov	w2, #0x5                   	// #5
  408208:	mov	x0, xzr
  40820c:	bl	403270 <dcgettext@plt>
  408210:	ldr	x2, [x19, #80]
  408214:	mov	x27, x0
  408218:	mov	w1, #0x3                   	// #3
  40821c:	mov	w0, wzr
  408220:	bl	40debc <__fxstatat@plt+0xaacc>
  408224:	mov	x3, x0
  408228:	mov	w0, wzr
  40822c:	mov	w1, w23
  408230:	mov	x2, x27
  408234:	bl	402bc0 <error@plt>
  408238:	mov	w24, wzr
  40823c:	b	407690 <__fxstatat@plt+0x42a0>
  408240:	ldr	x0, [x19, #96]
  408244:	ldr	w1, [x19, #48]
  408248:	bl	402dd0 <chmod@plt>
  40824c:	cbz	w0, 407690 <__fxstatat@plt+0x42a0>
  408250:	bl	403310 <__errno_location@plt>
  408254:	ldr	w23, [x0]
  408258:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40825c:	add	x1, x1, #0xbbf
  408260:	mov	w2, #0x5                   	// #5
  408264:	mov	x0, xzr
  408268:	bl	403270 <dcgettext@plt>
  40826c:	ldr	x1, [x19, #96]
  408270:	mov	x27, x0
  408274:	mov	w0, #0x4                   	// #4
  408278:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  40827c:	mov	x3, x0
  408280:	mov	w0, wzr
  408284:	mov	w1, w23
  408288:	mov	x2, x27
  40828c:	bl	402bc0 <error@plt>
  408290:	b	407bfc <__fxstatat@plt+0x480c>
  408294:	stp	x29, x30, [sp, #-32]!
  408298:	movi	v0.2d, #0x0
  40829c:	str	x19, [sp, #16]
  4082a0:	mov	x29, sp
  4082a4:	mov	x19, x0
  4082a8:	stp	q0, q0, [x0, #48]
  4082ac:	stp	q0, q0, [x0, #16]
  4082b0:	str	q0, [x0]
  4082b4:	bl	402c00 <geteuid@plt>
  4082b8:	cmp	w0, #0x0
  4082bc:	mov	w8, #0xffffffff            	// #-1
  4082c0:	cset	w9, eq  // eq = none
  4082c4:	strb	w9, [x19, #27]
  4082c8:	strb	w9, [x19, #26]
  4082cc:	str	w8, [x19, #52]
  4082d0:	ldr	x19, [sp, #16]
  4082d4:	ldp	x29, x30, [sp], #32
  4082d8:	ret
  4082dc:	stp	x29, x30, [sp, #-32]!
  4082e0:	str	x19, [sp, #16]
  4082e4:	mov	x29, sp
  4082e8:	mov	x19, x0
  4082ec:	bl	403310 <__errno_location@plt>
  4082f0:	ldr	w8, [x0]
  4082f4:	cmp	w8, #0x16
  4082f8:	b.eq	408304 <__fxstatat@plt+0x4f14>  // b.none
  4082fc:	cmp	w8, #0x1
  408300:	b.ne	40831c <__fxstatat@plt+0x4f2c>  // b.any
  408304:	ldrb	w8, [x19, #26]
  408308:	cmp	w8, #0x0
  40830c:	cset	w0, eq  // eq = none
  408310:	ldr	x19, [sp, #16]
  408314:	ldp	x29, x30, [sp], #32
  408318:	ret
  40831c:	mov	w0, wzr
  408320:	ldr	x19, [sp, #16]
  408324:	ldp	x29, x30, [sp], #32
  408328:	ret
  40832c:	stp	x29, x30, [sp, #-32]!
  408330:	str	x19, [sp, #16]
  408334:	adrp	x19, 426000 <__fxstatat@plt+0x22c10>
  408338:	ldr	w0, [x19, #1160]
  40833c:	mov	x29, sp
  408340:	cmn	w0, #0x1
  408344:	b.eq	408354 <__fxstatat@plt+0x4f64>  // b.none
  408348:	ldr	x19, [sp, #16]
  40834c:	ldp	x29, x30, [sp], #32
  408350:	ret
  408354:	mov	w0, wzr
  408358:	bl	4032e0 <umask@plt>
  40835c:	str	w0, [x19, #1160]
  408360:	bl	4032e0 <umask@plt>
  408364:	ldr	w0, [x19, #1160]
  408368:	ldr	x19, [sp, #16]
  40836c:	ldp	x29, x30, [sp], #32
  408370:	ret
  408374:	stp	x29, x30, [sp, #-48]!
  408378:	stp	x20, x19, [sp, #32]
  40837c:	mov	x19, x1
  408380:	mov	x20, x0
  408384:	tst	w4, #0x1
  408388:	mov	w8, #0x400                 	// #1024
  40838c:	stp	x22, x21, [sp, #16]
  408390:	mov	w22, w3
  408394:	csel	w4, w8, wzr, ne  // ne = any
  408398:	and	w5, w2, #0x1
  40839c:	mov	w0, #0xffffff9c            	// #-100
  4083a0:	mov	w2, #0xffffff9c            	// #-100
  4083a4:	mov	w6, #0xffffffff            	// #-1
  4083a8:	mov	x1, x20
  4083ac:	mov	x3, x19
  4083b0:	mov	x29, sp
  4083b4:	bl	40938c <__fxstatat@plt+0x5f9c>
  4083b8:	mov	w21, w0
  4083bc:	cmp	w0, #0x1
  4083c0:	b.lt	408420 <__fxstatat@plt+0x5030>  // b.tstop
  4083c4:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  4083c8:	add	x1, x1, #0xc06
  4083cc:	mov	w2, #0x5                   	// #5
  4083d0:	mov	x0, xzr
  4083d4:	bl	403270 <dcgettext@plt>
  4083d8:	mov	x22, x0
  4083dc:	mov	w1, #0x4                   	// #4
  4083e0:	mov	w0, wzr
  4083e4:	mov	x2, x19
  4083e8:	bl	40dc00 <__fxstatat@plt+0xa810>
  4083ec:	mov	x19, x0
  4083f0:	mov	w0, #0x1                   	// #1
  4083f4:	mov	w1, #0x4                   	// #4
  4083f8:	mov	x2, x20
  4083fc:	bl	40dc00 <__fxstatat@plt+0xa810>
  408400:	mov	x4, x0
  408404:	mov	w0, wzr
  408408:	mov	w1, w21
  40840c:	mov	x2, x22
  408410:	mov	x3, x19
  408414:	bl	402bc0 <error@plt>
  408418:	mov	w20, wzr
  40841c:	b	408464 <__fxstatat@plt+0x5074>
  408420:	mov	w20, #0x1                   	// #1
  408424:	cbz	w21, 408464 <__fxstatat@plt+0x5074>
  408428:	tbz	w22, #0, 408464 <__fxstatat@plt+0x5074>
  40842c:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  408430:	add	x1, x1, #0x8e1
  408434:	mov	w2, #0x5                   	// #5
  408438:	mov	x0, xzr
  40843c:	bl	403270 <dcgettext@plt>
  408440:	mov	x21, x0
  408444:	mov	w0, #0x4                   	// #4
  408448:	mov	x1, x19
  40844c:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  408450:	mov	x2, x0
  408454:	mov	w0, #0x1                   	// #1
  408458:	mov	x1, x21
  40845c:	mov	w20, #0x1                   	// #1
  408460:	bl	402e50 <__printf_chk@plt>
  408464:	mov	w0, w20
  408468:	ldp	x20, x19, [sp, #32]
  40846c:	ldp	x22, x21, [sp, #16]
  408470:	ldp	x29, x30, [sp], #48
  408474:	ret
  408478:	sub	sp, sp, #0x50
  40847c:	stp	x29, x30, [sp, #16]
  408480:	stp	x24, x23, [sp, #32]
  408484:	stp	x22, x21, [sp, #48]
  408488:	stp	x20, x19, [sp, #64]
  40848c:	ldr	w8, [x2, #16]
  408490:	mov	x19, x1
  408494:	add	x29, sp, #0x10
  408498:	and	w8, w8, #0xf000
  40849c:	cmp	w8, #0xa, lsl #12
  4084a0:	b.eq	4084f4 <__fxstatat@plt+0x5104>  // b.none
  4084a4:	mov	x20, x2
  4084a8:	mov	x22, x0
  4084ac:	bl	4107c4 <__fxstatat@plt+0xd3d4>
  4084b0:	tbnz	w0, #0, 4084f4 <__fxstatat@plt+0x5104>
  4084b4:	mov	w1, #0x2                   	// #2
  4084b8:	mov	x0, x19
  4084bc:	bl	402cd0 <euidaccess@plt>
  4084c0:	cbz	w0, 4084f4 <__fxstatat@plt+0x5104>
  4084c4:	ldr	w0, [x20, #16]
  4084c8:	add	x1, sp, #0x4
  4084cc:	add	x24, sp, #0x4
  4084d0:	bl	40a588 <__fxstatat@plt+0x7198>
  4084d4:	strb	wzr, [sp, #14]
  4084d8:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  4084dc:	ldrb	w9, [x22, #24]
  4084e0:	ldr	x21, [x8, #1288]
  4084e4:	cbz	w9, 408560 <__fxstatat@plt+0x5170>
  4084e8:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  4084ec:	add	x1, x1, #0xc27
  4084f0:	b	408584 <__fxstatat@plt+0x5194>
  4084f4:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  4084f8:	ldr	x20, [x8, #1288]
  4084fc:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  408500:	add	x1, x1, #0xc85
  408504:	mov	w2, #0x5                   	// #5
  408508:	mov	x0, xzr
  40850c:	bl	403270 <dcgettext@plt>
  408510:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  408514:	ldr	x21, [x8, #2472]
  408518:	mov	x22, x0
  40851c:	mov	w0, #0x4                   	// #4
  408520:	mov	x1, x19
  408524:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  408528:	mov	x4, x0
  40852c:	mov	w1, #0x1                   	// #1
  408530:	mov	x0, x20
  408534:	mov	x2, x22
  408538:	mov	x3, x21
  40853c:	bl	403050 <__fprintf_chk@plt>
  408540:	bl	411144 <__fxstatat@plt+0xdd54>
  408544:	ldp	x20, x19, [sp, #64]
  408548:	ldp	x22, x21, [sp, #48]
  40854c:	ldp	x24, x23, [sp, #32]
  408550:	ldp	x29, x30, [sp, #16]
  408554:	and	w0, w0, #0x1
  408558:	add	sp, sp, #0x50
  40855c:	ret
  408560:	ldrb	w8, [x22, #21]
  408564:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  408568:	add	x1, x1, #0xc27
  40856c:	cbnz	w8, 408584 <__fxstatat@plt+0x5194>
  408570:	ldrb	w8, [x22, #22]
  408574:	adrp	x9, 414000 <__fxstatat@plt+0x10c10>
  408578:	add	x9, x9, #0xc54
  40857c:	cmp	w8, #0x0
  408580:	csel	x1, x9, x1, eq  // eq = none
  408584:	mov	w2, #0x5                   	// #5
  408588:	mov	x0, xzr
  40858c:	bl	403270 <dcgettext@plt>
  408590:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  408594:	ldr	x22, [x8, #2472]
  408598:	mov	x23, x0
  40859c:	mov	w0, #0x4                   	// #4
  4085a0:	mov	x1, x19
  4085a4:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  4085a8:	ldr	w8, [x20, #16]
  4085ac:	mov	x4, x0
  4085b0:	orr	x6, x24, #0x1
  4085b4:	mov	w1, #0x1                   	// #1
  4085b8:	and	x5, x8, #0xfff
  4085bc:	mov	x0, x21
  4085c0:	mov	x2, x23
  4085c4:	mov	x3, x22
  4085c8:	bl	403050 <__fprintf_chk@plt>
  4085cc:	b	408540 <__fxstatat@plt+0x5150>
  4085d0:	stp	x29, x30, [sp, #-48]!
  4085d4:	stp	x20, x19, [sp, #32]
  4085d8:	mov	x19, x2
  4085dc:	mov	x20, x1
  4085e0:	mov	x2, x0
  4085e4:	mov	w1, #0x4                   	// #4
  4085e8:	mov	w0, wzr
  4085ec:	str	x21, [sp, #16]
  4085f0:	mov	x29, sp
  4085f4:	bl	40dc00 <__fxstatat@plt+0xa810>
  4085f8:	mov	x21, x0
  4085fc:	mov	w0, #0x1                   	// #1
  408600:	mov	w1, #0x4                   	// #4
  408604:	mov	x2, x20
  408608:	bl	40dc00 <__fxstatat@plt+0xa810>
  40860c:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  408610:	mov	x3, x0
  408614:	add	x1, x1, #0x851
  408618:	mov	w0, #0x1                   	// #1
  40861c:	mov	x2, x21
  408620:	bl	402e50 <__printf_chk@plt>
  408624:	cbz	x19, 40865c <__fxstatat@plt+0x526c>
  408628:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40862c:	add	x1, x1, #0xc98
  408630:	mov	w2, #0x5                   	// #5
  408634:	mov	x0, xzr
  408638:	bl	403270 <dcgettext@plt>
  40863c:	mov	x20, x0
  408640:	mov	w0, #0x4                   	// #4
  408644:	mov	x1, x19
  408648:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  40864c:	mov	x2, x0
  408650:	mov	w0, #0x1                   	// #1
  408654:	mov	x1, x20
  408658:	bl	402e50 <__printf_chk@plt>
  40865c:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  408660:	ldr	x0, [x8, #1312]
  408664:	ldp	x8, x9, [x0, #40]
  408668:	cmp	x8, x9
  40866c:	b.cs	408690 <__fxstatat@plt+0x52a0>  // b.hs, b.nlast
  408670:	add	x9, x8, #0x1
  408674:	mov	w10, #0xa                   	// #10
  408678:	str	x9, [x0, #40]
  40867c:	strb	w10, [x8]
  408680:	ldp	x20, x19, [sp, #32]
  408684:	ldr	x21, [sp, #16]
  408688:	ldp	x29, x30, [sp], #48
  40868c:	ret
  408690:	ldp	x20, x19, [sp, #32]
  408694:	ldr	x21, [sp, #16]
  408698:	mov	w1, #0xa                   	// #10
  40869c:	ldp	x29, x30, [sp], #48
  4086a0:	b	402fe0 <__overflow@plt>
  4086a4:	stp	x29, x30, [sp, #-64]!
  4086a8:	stp	x24, x23, [sp, #16]
  4086ac:	stp	x22, x21, [sp, #32]
  4086b0:	stp	x20, x19, [sp, #48]
  4086b4:	ldp	w22, w21, [x3, #24]
  4086b8:	mov	w23, w2
  4086bc:	mov	x20, x1
  4086c0:	mov	x19, x0
  4086c4:	mov	x29, sp
  4086c8:	tbnz	w4, #0, 408770 <__fxstatat@plt+0x5380>
  4086cc:	ldrb	w8, [x19, #30]
  4086d0:	cbnz	w8, 4086dc <__fxstatat@plt+0x52ec>
  4086d4:	ldrb	w8, [x19, #24]
  4086d8:	cbz	w8, 408760 <__fxstatat@plt+0x5370>
  4086dc:	add	x8, x3, #0x10
  4086e0:	ldr	w8, [x8]
  4086e4:	mov	x0, x20
  4086e8:	mov	w1, w23
  4086ec:	and	w8, w5, w8
  4086f0:	and	w2, w8, #0x1c0
  4086f4:	bl	40c62c <__fxstatat@plt+0x923c>
  4086f8:	cbz	w0, 408770 <__fxstatat@plt+0x5380>
  4086fc:	bl	403310 <__errno_location@plt>
  408700:	ldr	w21, [x0]
  408704:	cmp	w21, #0x16
  408708:	b.eq	408714 <__fxstatat@plt+0x5324>  // b.none
  40870c:	cmp	w21, #0x1
  408710:	b.ne	40871c <__fxstatat@plt+0x532c>  // b.any
  408714:	ldrb	w8, [x19, #27]
  408718:	cbz	w8, 408754 <__fxstatat@plt+0x5364>
  40871c:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  408720:	add	x1, x1, #0xe62
  408724:	mov	w2, #0x5                   	// #5
  408728:	mov	x0, xzr
  40872c:	bl	403270 <dcgettext@plt>
  408730:	mov	x22, x0
  408734:	mov	w0, #0x4                   	// #4
  408738:	mov	x1, x20
  40873c:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  408740:	mov	x3, x0
  408744:	mov	w0, wzr
  408748:	mov	w1, w21
  40874c:	mov	x2, x22
  408750:	bl	402bc0 <error@plt>
  408754:	ldrb	w8, [x19, #36]
  408758:	neg	w0, w8
  40875c:	b	408870 <__fxstatat@plt+0x5480>
  408760:	ldrb	w8, [x19, #43]
  408764:	cbz	w8, 408770 <__fxstatat@plt+0x5380>
  408768:	add	x8, x19, #0x10
  40876c:	b	4086e0 <__fxstatat@plt+0x52f0>
  408770:	cmn	w23, #0x1
  408774:	b.eq	4087c0 <__fxstatat@plt+0x53d0>  // b.none
  408778:	mov	w0, w23
  40877c:	mov	w1, w22
  408780:	mov	w2, w21
  408784:	bl	403390 <fchown@plt>
  408788:	cbz	w0, 408864 <__fxstatat@plt+0x5474>
  40878c:	bl	403310 <__errno_location@plt>
  408790:	ldr	w22, [x0]
  408794:	mov	x24, x0
  408798:	cmp	w22, #0x16
  40879c:	b.eq	4087a8 <__fxstatat@plt+0x53b8>  // b.none
  4087a0:	cmp	w22, #0x1
  4087a4:	b.ne	408804 <__fxstatat@plt+0x5414>  // b.any
  4087a8:	mov	w1, #0xffffffff            	// #-1
  4087ac:	mov	w0, w23
  4087b0:	mov	w2, w21
  4087b4:	bl	403390 <fchown@plt>
  4087b8:	str	w22, [x24]
  4087bc:	b	408804 <__fxstatat@plt+0x5414>
  4087c0:	mov	x0, x20
  4087c4:	mov	w1, w22
  4087c8:	mov	w2, w21
  4087cc:	bl	4030a0 <lchown@plt>
  4087d0:	cbz	w0, 408864 <__fxstatat@plt+0x5474>
  4087d4:	bl	403310 <__errno_location@plt>
  4087d8:	ldr	w22, [x0]
  4087dc:	mov	x23, x0
  4087e0:	cmp	w22, #0x16
  4087e4:	b.eq	4087f0 <__fxstatat@plt+0x5400>  // b.none
  4087e8:	cmp	w22, #0x1
  4087ec:	b.ne	408804 <__fxstatat@plt+0x5414>  // b.any
  4087f0:	mov	w1, #0xffffffff            	// #-1
  4087f4:	mov	x0, x20
  4087f8:	mov	w2, w21
  4087fc:	bl	4030a0 <lchown@plt>
  408800:	str	w22, [x23]
  408804:	cmp	w22, #0x16
  408808:	b.eq	408814 <__fxstatat@plt+0x5424>  // b.none
  40880c:	cmp	w22, #0x1
  408810:	b.ne	40881c <__fxstatat@plt+0x542c>  // b.any
  408814:	ldrb	w8, [x19, #26]
  408818:	cbz	w8, 40886c <__fxstatat@plt+0x547c>
  40881c:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  408820:	add	x1, x1, #0xb6a
  408824:	mov	w2, #0x5                   	// #5
  408828:	mov	x0, xzr
  40882c:	bl	403270 <dcgettext@plt>
  408830:	mov	x21, x0
  408834:	mov	w0, #0x4                   	// #4
  408838:	mov	x1, x20
  40883c:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  408840:	mov	x3, x0
  408844:	mov	w0, wzr
  408848:	mov	w1, w22
  40884c:	mov	x2, x21
  408850:	bl	402bc0 <error@plt>
  408854:	ldrb	w8, [x19, #36]
  408858:	cbz	w8, 40886c <__fxstatat@plt+0x547c>
  40885c:	mov	w0, #0xffffffff            	// #-1
  408860:	b	408870 <__fxstatat@plt+0x5480>
  408864:	mov	w0, #0x1                   	// #1
  408868:	b	408870 <__fxstatat@plt+0x5480>
  40886c:	mov	w0, wzr
  408870:	ldp	x20, x19, [sp, #48]
  408874:	ldp	x22, x21, [sp, #32]
  408878:	ldp	x24, x23, [sp, #16]
  40887c:	ldp	x29, x30, [sp], #64
  408880:	ret
  408884:	sub	sp, sp, #0xc0
  408888:	stp	x29, x30, [sp, #96]
  40888c:	add	x29, sp, #0x60
  408890:	stp	x28, x27, [sp, #112]
  408894:	stp	x26, x25, [sp, #128]
  408898:	ldp	x25, x8, [x29, #104]
  40889c:	ldr	x27, [x29, #96]
  4088a0:	stp	x24, x23, [sp, #144]
  4088a4:	stp	x22, x21, [sp, #160]
  4088a8:	stp	x20, x19, [sp, #176]
  4088ac:	stur	x7, [x29, #-16]
  4088b0:	stur	w5, [x29, #-20]
  4088b4:	stur	w1, [x29, #-4]
  4088b8:	str	x8, [sp, #48]
  4088bc:	strb	wzr, [x8]
  4088c0:	str	xzr, [x25]
  4088c4:	cbz	x27, 408b70 <__fxstatat@plt+0x5780>
  4088c8:	mov	x21, x4
  4088cc:	mov	x22, x3
  4088d0:	mov	x23, x2
  4088d4:	mov	w24, w0
  4088d8:	mov	w26, wzr
  4088dc:	mov	x19, xzr
  4088e0:	stp	x6, x25, [sp]
  4088e4:	stp	x2, x3, [sp, #24]
  4088e8:	str	x4, [sp, #40]
  4088ec:	str	w0, [sp, #20]
  4088f0:	cmp	x27, x22
  4088f4:	csel	x2, x27, x22, cc  // cc = lo, ul, last
  4088f8:	mov	w0, w24
  4088fc:	mov	x1, x23
  408900:	bl	403230 <read@plt>
  408904:	tbnz	x0, #63, 408a74 <__fxstatat@plt+0x5684>
  408908:	cbz	x0, 408b50 <__fxstatat@plt+0x5760>
  40890c:	ldr	x8, [x25]
  408910:	add	x8, x8, x0
  408914:	str	x8, [x25]
  408918:	stp	x0, x27, [x29, #-40]
  40891c:	cbz	x21, 408a8c <__fxstatat@plt+0x569c>
  408920:	mov	x20, x23
  408924:	mov	x25, x23
  408928:	mov	x28, x0
  40892c:	b	408958 <__fxstatat@plt+0x5568>
  408930:	cmp	x27, #0x0
  408934:	csel	x28, x28, xzr, ne  // ne = any
  408938:	cmp	w21, #0x0
  40893c:	csel	x19, x27, xzr, ne  // ne = any
  408940:	mov	x27, x24
  408944:	mov	x20, x25
  408948:	subs	x28, x28, x27
  40894c:	add	x25, x25, x27
  408950:	mov	x21, x27
  408954:	b.eq	408b2c <__fxstatat@plt+0x573c>  // b.none
  408958:	cmp	x21, x28
  40895c:	csel	x27, x21, x28, cc  // cc = lo, ul, last
  408960:	mov	w23, w26
  408964:	cbz	x27, 4089b8 <__fxstatat@plt+0x55c8>
  408968:	add	x8, x27, #0xf
  40896c:	and	x9, x8, #0xf
  408970:	orr	x8, x8, #0xfffffffffffffff0
  408974:	add	x9, x9, x25
  408978:	eor	x8, x8, #0xf
  40897c:	add	x1, x9, #0x1
  408980:	add	x2, x8, x27
  408984:	sub	x8, x27, #0x1
  408988:	mov	x9, x25
  40898c:	ldrb	w10, [x9]
  408990:	cbnz	w10, 408a64 <__fxstatat@plt+0x5674>
  408994:	cbz	x8, 408a6c <__fxstatat@plt+0x567c>
  408998:	add	x9, x9, #0x1
  40899c:	and	x10, x8, #0xf
  4089a0:	sub	x8, x8, #0x1
  4089a4:	cbnz	x10, 40898c <__fxstatat@plt+0x559c>
  4089a8:	mov	x0, x25
  4089ac:	bl	402ee0 <bcmp@plt>
  4089b0:	cmp	w0, #0x0
  4089b4:	cset	w26, eq  // eq = none
  4089b8:	cmp	x27, #0x0
  4089bc:	cset	w9, ne  // ne = any
  4089c0:	cmp	x21, x28
  4089c4:	cset	w10, cc  // cc = lo, ul, last
  4089c8:	cmp	x19, #0x0
  4089cc:	eor	w8, w23, w26
  4089d0:	cset	w11, ne  // ne = any
  4089d4:	and	w21, w11, w8
  4089d8:	orr	w8, w10, w26
  4089dc:	and	w22, w9, w8
  4089e0:	tbnz	w21, #0, 408a10 <__fxstatat@plt+0x5620>
  4089e4:	cbz	w22, 408a10 <__fxstatat@plt+0x5620>
  4089e8:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4089ec:	sub	x8, x8, x27
  4089f0:	cmp	x19, x8
  4089f4:	b.hi	408b78 <__fxstatat@plt+0x5788>  // b.pmore
  4089f8:	add	x19, x27, x19
  4089fc:	subs	x28, x28, x27
  408a00:	add	x25, x25, x27
  408a04:	mov	x21, x27
  408a08:	b.ne	408958 <__fxstatat@plt+0x5568>  // b.any
  408a0c:	b	408b2c <__fxstatat@plt+0x573c>
  408a10:	cmp	w21, #0x0
  408a14:	csel	x24, xzr, x27, ne  // ne = any
  408a18:	add	x19, x24, x19
  408a1c:	tbz	w23, #0, 408a40 <__fxstatat@plt+0x5650>
  408a20:	ldur	w8, [x29, #-20]
  408a24:	ldur	w0, [x29, #-4]
  408a28:	ldur	x1, [x29, #-16]
  408a2c:	mov	x3, x19
  408a30:	and	w2, w8, #0x1
  408a34:	bl	408c48 <__fxstatat@plt+0x5858>
  408a38:	tbnz	w0, #0, 408a58 <__fxstatat@plt+0x5668>
  408a3c:	b	408bf0 <__fxstatat@plt+0x5800>
  408a40:	ldur	w0, [x29, #-4]
  408a44:	mov	x1, x20
  408a48:	mov	x2, x19
  408a4c:	bl	40a844 <__fxstatat@plt+0x7454>
  408a50:	cmp	x0, x19
  408a54:	b.ne	408bb0 <__fxstatat@plt+0x57c0>  // b.any
  408a58:	tbz	w22, #0, 408930 <__fxstatat@plt+0x5540>
  408a5c:	mov	x19, x27
  408a60:	b	408944 <__fxstatat@plt+0x5554>
  408a64:	mov	w26, wzr
  408a68:	b	4089b8 <__fxstatat@plt+0x55c8>
  408a6c:	mov	w26, #0x1                   	// #1
  408a70:	b	4089b8 <__fxstatat@plt+0x55c8>
  408a74:	bl	403310 <__errno_location@plt>
  408a78:	ldr	w20, [x0]
  408a7c:	cmp	w20, #0x4
  408a80:	b.ne	408c14 <__fxstatat@plt+0x5824>  // b.any
  408a84:	cbnz	x27, 4088f0 <__fxstatat@plt+0x5500>
  408a88:	b	408b50 <__fxstatat@plt+0x5760>
  408a8c:	mov	x1, x23
  408a90:	mov	x21, x0
  408a94:	b	408ad0 <__fxstatat@plt+0x56e0>
  408a98:	ldur	w8, [x29, #-20]
  408a9c:	ldur	w0, [x29, #-4]
  408aa0:	ldur	x1, [x29, #-16]
  408aa4:	mov	x3, x20
  408aa8:	and	w2, w8, #0x1
  408aac:	bl	408c48 <__fxstatat@plt+0x5858>
  408ab0:	tbz	w0, #0, 408bf0 <__fxstatat@plt+0x5800>
  408ab4:	cmp	x22, #0x0
  408ab8:	mov	x19, xzr
  408abc:	csel	x21, x21, xzr, ne  // ne = any
  408ac0:	mov	x1, x23
  408ac4:	subs	x21, x21, x22
  408ac8:	add	x23, x23, x22
  408acc:	b.eq	408b2c <__fxstatat@plt+0x573c>  // b.none
  408ad0:	cmp	x22, x21
  408ad4:	csel	x22, x22, x21, cc  // cc = lo, ul, last
  408ad8:	cset	w8, cc  // cc = lo, ul, last
  408adc:	cbz	x22, 408b0c <__fxstatat@plt+0x571c>
  408ae0:	orr	w8, w8, w26
  408ae4:	tbz	w8, #0, 408b0c <__fxstatat@plt+0x571c>
  408ae8:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  408aec:	sub	x8, x8, x22
  408af0:	cmp	x19, x8
  408af4:	b.hi	408b78 <__fxstatat@plt+0x5788>  // b.pmore
  408af8:	add	x19, x22, x19
  408afc:	subs	x21, x21, x22
  408b00:	add	x23, x23, x22
  408b04:	b.ne	408ad0 <__fxstatat@plt+0x56e0>  // b.any
  408b08:	b	408b2c <__fxstatat@plt+0x573c>
  408b0c:	add	x20, x22, x19
  408b10:	tbnz	w26, #0, 408a98 <__fxstatat@plt+0x56a8>
  408b14:	ldur	w0, [x29, #-4]
  408b18:	mov	x2, x20
  408b1c:	bl	40a844 <__fxstatat@plt+0x7454>
  408b20:	cmp	x0, x20
  408b24:	b.eq	408ab4 <__fxstatat@plt+0x56c4>  // b.none
  408b28:	b	408bb0 <__fxstatat@plt+0x57c0>
  408b2c:	ldp	x8, x27, [x29, #-40]
  408b30:	ldp	x21, x9, [sp, #40]
  408b34:	ldr	w24, [sp, #20]
  408b38:	ldr	x25, [sp, #8]
  408b3c:	sub	x27, x27, x8
  408b40:	and	w8, w26, #0x1
  408b44:	strb	w8, [x9]
  408b48:	ldp	x23, x22, [sp, #24]
  408b4c:	cbnz	x27, 4088f0 <__fxstatat@plt+0x5500>
  408b50:	tbz	w26, #0, 408b70 <__fxstatat@plt+0x5780>
  408b54:	ldur	w8, [x29, #-20]
  408b58:	ldur	w0, [x29, #-4]
  408b5c:	ldur	x1, [x29, #-16]
  408b60:	mov	x3, x19
  408b64:	and	w2, w8, #0x1
  408b68:	bl	408c48 <__fxstatat@plt+0x5858>
  408b6c:	tbz	w0, #0, 408bf0 <__fxstatat@plt+0x5800>
  408b70:	mov	w0, #0x1                   	// #1
  408b74:	b	408bf4 <__fxstatat@plt+0x5804>
  408b78:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  408b7c:	add	x1, x1, #0xe1a
  408b80:	mov	w2, #0x5                   	// #5
  408b84:	mov	x0, xzr
  408b88:	bl	403270 <dcgettext@plt>
  408b8c:	ldr	x1, [sp]
  408b90:	mov	x19, x0
  408b94:	mov	w0, #0x4                   	// #4
  408b98:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  408b9c:	mov	x3, x0
  408ba0:	mov	w0, wzr
  408ba4:	mov	w1, wzr
  408ba8:	mov	x2, x19
  408bac:	b	408bec <__fxstatat@plt+0x57fc>
  408bb0:	bl	403310 <__errno_location@plt>
  408bb4:	ldr	w20, [x0]
  408bb8:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  408bbc:	add	x1, x1, #0xe09
  408bc0:	mov	w2, #0x5                   	// #5
  408bc4:	mov	x0, xzr
  408bc8:	bl	403270 <dcgettext@plt>
  408bcc:	ldur	x1, [x29, #-16]
  408bd0:	mov	x21, x0
  408bd4:	mov	w0, #0x4                   	// #4
  408bd8:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  408bdc:	mov	x3, x0
  408be0:	mov	w0, wzr
  408be4:	mov	w1, w20
  408be8:	mov	x2, x21
  408bec:	bl	402bc0 <error@plt>
  408bf0:	mov	w0, wzr
  408bf4:	ldp	x20, x19, [sp, #176]
  408bf8:	ldp	x22, x21, [sp, #160]
  408bfc:	ldp	x24, x23, [sp, #144]
  408c00:	ldp	x26, x25, [sp, #128]
  408c04:	ldp	x28, x27, [sp, #112]
  408c08:	ldp	x29, x30, [sp, #96]
  408c0c:	add	sp, sp, #0xc0
  408c10:	ret
  408c14:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  408c18:	add	x1, x1, #0xdf8
  408c1c:	mov	w2, #0x5                   	// #5
  408c20:	mov	x0, xzr
  408c24:	bl	403270 <dcgettext@plt>
  408c28:	ldr	x1, [sp]
  408c2c:	mov	x19, x0
  408c30:	mov	w0, #0x4                   	// #4
  408c34:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  408c38:	mov	x3, x0
  408c3c:	mov	w0, wzr
  408c40:	mov	w1, w20
  408c44:	b	408ba8 <__fxstatat@plt+0x57b8>
  408c48:	stp	x29, x30, [sp, #-48]!
  408c4c:	stp	x22, x21, [sp, #16]
  408c50:	stp	x20, x19, [sp, #32]
  408c54:	mov	w22, w2
  408c58:	mov	x19, x1
  408c5c:	mov	w2, #0x1                   	// #1
  408c60:	mov	x1, x3
  408c64:	mov	x29, sp
  408c68:	mov	x20, x3
  408c6c:	mov	w21, w0
  408c70:	bl	402d00 <lseek@plt>
  408c74:	tbnz	x0, #63, 408ca8 <__fxstatat@plt+0x58b8>
  408c78:	tbz	w22, #0, 408cfc <__fxstatat@plt+0x590c>
  408c7c:	sub	x2, x0, x20
  408c80:	mov	w1, #0x3                   	// #3
  408c84:	mov	w0, w21
  408c88:	mov	x3, x20
  408c8c:	bl	4032c0 <fallocate@plt>
  408c90:	tbnz	w0, #31, 408d10 <__fxstatat@plt+0x5920>
  408c94:	mov	w0, #0x1                   	// #1
  408c98:	ldp	x20, x19, [sp, #32]
  408c9c:	ldp	x22, x21, [sp, #16]
  408ca0:	ldp	x29, x30, [sp], #48
  408ca4:	ret
  408ca8:	bl	403310 <__errno_location@plt>
  408cac:	ldr	w20, [x0]
  408cb0:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  408cb4:	add	x1, x1, #0xdc1
  408cb8:	mov	w2, #0x5                   	// #5
  408cbc:	mov	x0, xzr
  408cc0:	bl	403270 <dcgettext@plt>
  408cc4:	mov	x21, x0
  408cc8:	mov	w0, #0x4                   	// #4
  408ccc:	mov	x1, x19
  408cd0:	bl	40dc98 <__fxstatat@plt+0xa8a8>
  408cd4:	mov	x3, x0
  408cd8:	mov	w0, wzr
  408cdc:	mov	w1, w20
  408ce0:	mov	x2, x21
  408ce4:	bl	402bc0 <error@plt>
  408ce8:	mov	w0, wzr
  408cec:	ldp	x20, x19, [sp, #32]
  408cf0:	ldp	x22, x21, [sp, #16]
  408cf4:	ldp	x29, x30, [sp], #48
  408cf8:	ret
  408cfc:	mov	w0, #0x1                   	// #1
  408d00:	ldp	x20, x19, [sp, #32]
  408d04:	ldp	x22, x21, [sp, #16]
  408d08:	ldp	x29, x30, [sp], #48
  408d0c:	ret
  408d10:	bl	403310 <__errno_location@plt>
  408d14:	ldr	w20, [x0]
  408d18:	mov	w0, #0x1                   	// #1
  408d1c:	cmp	w20, #0x26
  408d20:	b.eq	408c98 <__fxstatat@plt+0x58a8>  // b.none
  408d24:	cmp	w20, #0x5f
  408d28:	b.eq	408c98 <__fxstatat@plt+0x58a8>  // b.none
  408d2c:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  408d30:	add	x1, x1, #0xde2
  408d34:	b	408cb8 <__fxstatat@plt+0x58c8>
  408d38:	sub	sp, sp, #0x110
  408d3c:	stp	x29, x30, [sp, #240]
  408d40:	add	x29, sp, #0xf0
  408d44:	stp	x28, x19, [sp, #256]
  408d48:	mov	x19, x1
  408d4c:	stp	x2, x3, [x29, #-112]
  408d50:	stp	x4, x5, [x29, #-96]
  408d54:	stp	x6, x7, [x29, #-80]
  408d58:	stp	q1, q2, [sp, #16]
  408d5c:	stp	q3, q4, [sp, #48]
  408d60:	str	q0, [sp]
  408d64:	stp	q5, q6, [sp, #80]
  408d68:	str	q7, [sp, #112]
  408d6c:	bl	403310 <__errno_location@plt>
  408d70:	mov	x8, #0xffffffffffffffd0    	// #-48
  408d74:	mov	x9, sp
  408d78:	movk	x8, #0xff80, lsl #32
  408d7c:	sub	x10, x29, #0x70
  408d80:	add	x9, x9, #0x80
  408d84:	ldr	w1, [x0]
  408d88:	stp	x9, x8, [x29, #-16]
  408d8c:	add	x8, x29, #0x20
  408d90:	add	x9, x10, #0x30
  408d94:	stp	x8, x9, [x29, #-32]
  408d98:	ldp	q0, q1, [x29, #-32]
  408d9c:	sub	x3, x29, #0x40
  408da0:	mov	w0, wzr
  408da4:	mov	x2, x19
  408da8:	stp	q0, q1, [x29, #-64]
  408dac:	bl	40ff54 <__fxstatat@plt+0xcb64>
  408db0:	ldp	x28, x19, [sp, #256]
  408db4:	ldp	x29, x30, [sp, #240]
  408db8:	add	sp, sp, #0x110
  408dbc:	ret
  408dc0:	sub	sp, sp, #0x110
  408dc4:	stp	x29, x30, [sp, #240]
  408dc8:	add	x29, sp, #0xf0
  408dcc:	stp	x28, x19, [sp, #256]
  408dd0:	mov	x19, x1
  408dd4:	stp	x2, x3, [x29, #-112]
  408dd8:	stp	x4, x5, [x29, #-96]
  408ddc:	stp	x6, x7, [x29, #-80]
  408de0:	stp	q1, q2, [sp, #16]
  408de4:	stp	q3, q4, [sp, #48]
  408de8:	str	q0, [sp]
  408dec:	stp	q5, q6, [sp, #80]
  408df0:	str	q7, [sp, #112]
  408df4:	bl	403310 <__errno_location@plt>
  408df8:	ldr	w1, [x0]
  408dfc:	cmp	w1, #0x3d
  408e00:	b.eq	408e0c <__fxstatat@plt+0x5a1c>  // b.none
  408e04:	cmp	w1, #0x5f
  408e08:	b.ne	408e1c <__fxstatat@plt+0x5a2c>  // b.any
  408e0c:	ldp	x28, x19, [sp, #256]
  408e10:	ldp	x29, x30, [sp, #240]
  408e14:	add	sp, sp, #0x110
  408e18:	ret
  408e1c:	mov	x8, #0xffffffffffffffd0    	// #-48
  408e20:	mov	x10, sp
  408e24:	sub	x11, x29, #0x70
  408e28:	movk	x8, #0xff80, lsl #32
  408e2c:	add	x9, x29, #0x20
  408e30:	add	x10, x10, #0x80
  408e34:	add	x11, x11, #0x30
  408e38:	stp	x10, x8, [x29, #-16]
  408e3c:	stp	x9, x11, [x29, #-32]
  408e40:	ldp	q0, q1, [x29, #-32]
  408e44:	sub	x3, x29, #0x40
  408e48:	mov	w0, wzr
  408e4c:	mov	x2, x19
  408e50:	stp	q0, q1, [x29, #-64]
  408e54:	bl	40ff54 <__fxstatat@plt+0xcb64>
  408e58:	ldp	x28, x19, [sp, #256]
  408e5c:	ldp	x29, x30, [sp, #240]
  408e60:	add	sp, sp, #0x110
  408e64:	ret
  408e68:	mov	w0, #0x4                   	// #4
  408e6c:	b	40dc98 <__fxstatat@plt+0xa8a8>
  408e70:	ret
  408e74:	stp	x29, x30, [sp, #-32]!
  408e78:	stp	x20, x19, [sp, #16]
  408e7c:	mov	x19, x1
  408e80:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  408e84:	add	x1, x1, #0xe7e
  408e88:	mov	w2, #0x10                  	// #16
  408e8c:	mov	x29, sp
  408e90:	mov	x20, x0
  408e94:	bl	402e20 <strncmp@plt>
  408e98:	cbz	w0, 408eb0 <__fxstatat@plt+0x5ac0>
  408e9c:	mov	x0, x20
  408ea0:	mov	x1, x19
  408ea4:	bl	4031d0 <attr_copy_check_permissions@plt>
  408ea8:	cmp	w0, #0x0
  408eac:	cset	w0, ne  // ne = any
  408eb0:	ldp	x20, x19, [sp, #16]
  408eb4:	ldp	x29, x30, [sp], #32
  408eb8:	ret
  408ebc:	sub	sp, sp, #0x40
  408ec0:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  408ec4:	ldr	x8, [x8, #2432]
  408ec8:	stp	x0, x1, [sp, #8]
  408ecc:	add	x1, sp, #0x8
  408ed0:	stp	x29, x30, [sp, #32]
  408ed4:	mov	x0, x8
  408ed8:	str	x19, [sp, #48]
  408edc:	add	x29, sp, #0x20
  408ee0:	str	xzr, [sp, #24]
  408ee4:	bl	40b85c <__fxstatat@plt+0x846c>
  408ee8:	cbz	x0, 408f00 <__fxstatat@plt+0x5b10>
  408eec:	mov	x19, x0
  408ef0:	ldr	x0, [x0, #16]
  408ef4:	bl	4030e0 <free@plt>
  408ef8:	mov	x0, x19
  408efc:	bl	4030e0 <free@plt>
  408f00:	ldr	x19, [sp, #48]
  408f04:	ldp	x29, x30, [sp, #32]
  408f08:	add	sp, sp, #0x40
  408f0c:	ret
  408f10:	stp	x29, x30, [sp, #-32]!
  408f14:	str	x19, [sp, #16]
  408f18:	mov	x19, x0
  408f1c:	ldr	x0, [x0, #16]
  408f20:	mov	x29, sp
  408f24:	bl	4030e0 <free@plt>
  408f28:	mov	x0, x19
  408f2c:	ldr	x19, [sp, #16]
  408f30:	ldp	x29, x30, [sp], #32
  408f34:	b	4030e0 <free@plt>
  408f38:	sub	sp, sp, #0x30
  408f3c:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  408f40:	ldr	x8, [x8, #2432]
  408f44:	stp	x0, x1, [sp, #8]
  408f48:	add	x1, sp, #0x8
  408f4c:	stp	x29, x30, [sp, #32]
  408f50:	mov	x0, x8
  408f54:	add	x29, sp, #0x20
  408f58:	bl	40aa7c <__fxstatat@plt+0x768c>
  408f5c:	cbz	x0, 408f64 <__fxstatat@plt+0x5b74>
  408f60:	ldr	x0, [x0, #16]
  408f64:	ldp	x29, x30, [sp, #32]
  408f68:	add	sp, sp, #0x30
  408f6c:	ret
  408f70:	stp	x29, x30, [sp, #-48]!
  408f74:	stp	x22, x21, [sp, #16]
  408f78:	mov	x22, x0
  408f7c:	mov	w0, #0x18                  	// #24
  408f80:	stp	x20, x19, [sp, #32]
  408f84:	mov	x29, sp
  408f88:	mov	x20, x2
  408f8c:	mov	x21, x1
  408f90:	bl	410864 <__fxstatat@plt+0xd474>
  408f94:	mov	x19, x0
  408f98:	mov	x0, x22
  408f9c:	bl	410b48 <__fxstatat@plt+0xd758>
  408fa0:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  408fa4:	ldr	x8, [x8, #2432]
  408fa8:	stp	x20, x0, [x19, #8]
  408fac:	mov	x1, x19
  408fb0:	str	x21, [x19]
  408fb4:	mov	x0, x8
  408fb8:	bl	40b824 <__fxstatat@plt+0x8434>
  408fbc:	cbz	x0, 409004 <__fxstatat@plt+0x5c14>
  408fc0:	mov	x20, x0
  408fc4:	cmp	x0, x19
  408fc8:	b.eq	408ff0 <__fxstatat@plt+0x5c00>  // b.none
  408fcc:	ldr	x0, [x19, #16]
  408fd0:	bl	4030e0 <free@plt>
  408fd4:	mov	x0, x19
  408fd8:	bl	4030e0 <free@plt>
  408fdc:	ldr	x0, [x20, #16]
  408fe0:	ldp	x20, x19, [sp, #32]
  408fe4:	ldp	x22, x21, [sp, #16]
  408fe8:	ldp	x29, x30, [sp], #48
  408fec:	ret
  408ff0:	mov	x0, xzr
  408ff4:	ldp	x20, x19, [sp, #32]
  408ff8:	ldp	x22, x21, [sp, #16]
  408ffc:	ldp	x29, x30, [sp], #48
  409000:	ret
  409004:	bl	410ba0 <__fxstatat@plt+0xd7b0>
  409008:	stp	x29, x30, [sp, #-16]!
  40900c:	adrp	x2, 409000 <__fxstatat@plt+0x5c10>
  409010:	adrp	x3, 409000 <__fxstatat@plt+0x5c10>
  409014:	adrp	x4, 408000 <__fxstatat@plt+0x4c10>
  409018:	add	x2, x2, #0x4c
  40901c:	add	x3, x3, #0x5c
  409020:	add	x4, x4, #0xf10
  409024:	mov	w0, #0x67                  	// #103
  409028:	mov	x1, xzr
  40902c:	mov	x29, sp
  409030:	bl	40ad84 <__fxstatat@plt+0x7994>
  409034:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  409038:	str	x0, [x8, #2432]
  40903c:	cbz	x0, 409048 <__fxstatat@plt+0x5c58>
  409040:	ldp	x29, x30, [sp], #16
  409044:	ret
  409048:	bl	410ba0 <__fxstatat@plt+0xd7b0>
  40904c:	ldr	x8, [x0]
  409050:	udiv	x9, x8, x1
  409054:	msub	x0, x9, x1, x8
  409058:	ret
  40905c:	ldr	x8, [x0]
  409060:	ldr	x9, [x1]
  409064:	cmp	x8, x9
  409068:	b.ne	409080 <__fxstatat@plt+0x5c90>  // b.any
  40906c:	ldr	x8, [x0, #8]
  409070:	ldr	x9, [x1, #8]
  409074:	cmp	x8, x9
  409078:	cset	w0, eq  // eq = none
  40907c:	ret
  409080:	mov	w0, wzr
  409084:	ret
  409088:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  40908c:	ldr	x0, [x8, #2432]
  409090:	b	40b030 <__fxstatat@plt+0x7c40>
  409094:	mov	w8, #0x1                   	// #1
  409098:	str	w0, [x1]
  40909c:	str	xzr, [x1, #24]
  4090a0:	str	xzr, [x1, #40]
  4090a4:	str	xzr, [x1, #8]
  4090a8:	strh	wzr, [x1, #32]
  4090ac:	str	w8, [x1, #16]
  4090b0:	ret
  4090b4:	stp	x29, x30, [sp, #-96]!
  4090b8:	stp	x28, x27, [sp, #16]
  4090bc:	stp	x26, x25, [sp, #32]
  4090c0:	stp	x24, x23, [sp, #48]
  4090c4:	stp	x22, x21, [sp, #64]
  4090c8:	stp	x20, x19, [sp, #80]
  4090cc:	mov	x29, sp
  4090d0:	sub	sp, sp, #0x1, lsl #12
  4090d4:	sub	sp, sp, #0x10
  4090d8:	ldr	x23, [x0, #40]
  4090dc:	mov	x19, x0
  4090e0:	add	x0, sp, #0x8
  4090e4:	mov	w2, #0x1000                	// #4096
  4090e8:	mov	w1, wzr
  4090ec:	add	x20, sp, #0x8
  4090f0:	bl	402e70 <memset@plt>
  4090f4:	ldr	x8, [x19, #8]
  4090f8:	mov	w21, #0x48                  	// #72
  4090fc:	mov	w1, #0x660b                	// #26123
  409100:	add	x2, sp, #0x8
  409104:	str	x8, [sp, #8]
  409108:	ldr	w9, [x19, #16]
  40910c:	mvn	x8, x8
  409110:	str	w21, [sp, #32]
  409114:	str	x8, [sp, #16]
  409118:	str	w9, [sp, #24]
  40911c:	ldr	w0, [x19]
  409120:	movk	w1, #0xc020, lsl #16
  409124:	bl	4033c0 <ioctl@plt>
  409128:	tbnz	w0, #31, 4092e0 <__fxstatat@plt+0x5ef0>
  40912c:	mov	x24, #0x5555555555555555    	// #6148914691236517205
  409130:	movk	x24, #0x5556
  409134:	mov	w22, wzr
  409138:	movk	x24, #0x555, lsl #48
  40913c:	mov	w25, #0x18                  	// #24
  409140:	mov	w27, #0x38                  	// #56
  409144:	mov	x28, #0x7fffffffffffffff    	// #9223372036854775807
  409148:	ldr	w8, [sp, #28]
  40914c:	cbz	w8, 409300 <__fxstatat@plt+0x5f10>
  409150:	ldr	x9, [x19, #24]
  409154:	mvn	x10, x8
  409158:	cmp	x9, x10
  40915c:	b.hi	409368 <__fxstatat@plt+0x5f78>  // b.pmore
  409160:	add	x8, x9, x8
  409164:	cmp	x8, x24
  409168:	str	x8, [x19, #24]
  40916c:	b.cs	409388 <__fxstatat@plt+0x5f98>  // b.hs, b.nlast
  409170:	ldr	x0, [x19, #40]
  409174:	add	x8, x8, x8, lsl #1
  409178:	lsl	x1, x8, #3
  40917c:	sub	x23, x23, x0
  409180:	bl	4108e4 <__fxstatat@plt+0xd4f4>
  409184:	str	x0, [x19, #40]
  409188:	ldr	w8, [sp, #28]
  40918c:	add	x23, x0, x23
  409190:	cbz	w8, 409250 <__fxstatat@plt+0x5e60>
  409194:	mov	w9, wzr
  409198:	b	4091b4 <__fxstatat@plt+0x5dc4>
  40919c:	add	x10, x16, x10
  4091a0:	str	x10, [x23, #8]
  4091a4:	str	w14, [x23, #16]
  4091a8:	add	w9, w9, #0x1
  4091ac:	cmp	w9, w8
  4091b0:	b.cs	409250 <__fxstatat@plt+0x5e60>  // b.hs, b.nlast
  4091b4:	umaddl	x12, w9, w27, x20
  4091b8:	ldr	x11, [x12, #32]!
  4091bc:	mov	x13, x12
  4091c0:	ldr	x10, [x13, #16]!
  4091c4:	sub	x14, x28, x10
  4091c8:	cmp	x11, x14
  4091cc:	b.hi	409348 <__fxstatat@plt+0x5f58>  // b.pmore
  4091d0:	mov	w14, w9
  4091d4:	cbz	w22, 40920c <__fxstatat@plt+0x5e1c>
  4091d8:	madd	x14, x14, x27, x20
  4091dc:	ldr	w14, [x14, #72]
  4091e0:	ldr	w15, [x23, #16]
  4091e4:	ldp	x17, x16, [x23]
  4091e8:	and	w18, w14, #0xfffffffe
  4091ec:	cmp	w15, w18
  4091f0:	add	x15, x16, x17
  4091f4:	b.ne	409200 <__fxstatat@plt+0x5e10>  // b.any
  4091f8:	cmp	x15, x11
  4091fc:	b.eq	40919c <__fxstatat@plt+0x5dac>  // b.none
  409200:	cmp	x15, x11
  409204:	b.hi	409218 <__fxstatat@plt+0x5e28>  // b.pmore
  409208:	b	40923c <__fxstatat@plt+0x5e4c>
  40920c:	ldr	x15, [x19, #8]
  409210:	cmp	x15, x11
  409214:	b.ls	409234 <__fxstatat@plt+0x5e44>  // b.plast
  409218:	sub	x11, x15, x11
  40921c:	subs	x10, x10, x11
  409220:	b.hi	4092e0 <__fxstatat@plt+0x5ef0>  // b.pmore
  409224:	sub	w9, w9, #0x1
  409228:	str	x15, [x12]
  40922c:	str	x10, [x13]
  409230:	b	4091a8 <__fxstatat@plt+0x5db8>
  409234:	madd	x12, x14, x27, x20
  409238:	ldr	w14, [x12, #72]
  40923c:	umaddl	x23, w22, w25, x0
  409240:	stp	x11, x10, [x23]
  409244:	str	w14, [x23, #16]
  409248:	add	w22, w22, #0x1
  40924c:	b	4091a8 <__fxstatat@plt+0x5db8>
  409250:	ldrb	w8, [x23, #16]
  409254:	tbz	w8, #0, 409260 <__fxstatat@plt+0x5e70>
  409258:	mov	w8, #0x1                   	// #1
  40925c:	strb	w8, [x19, #33]
  409260:	ldrb	w8, [x19, #33]
  409264:	cmp	w22, #0x49
  409268:	b.cc	409284 <__fxstatat@plt+0x5e94>  // b.lo, b.ul, b.last
  40926c:	cbnz	w8, 409318 <__fxstatat@plt+0x5f28>
  409270:	sub	w22, w22, #0x1
  409274:	umaddl	x8, w22, w25, x0
  409278:	sub	x23, x8, #0x18
  40927c:	str	x22, [x19, #24]
  409280:	b	409290 <__fxstatat@plt+0x5ea0>
  409284:	mov	w9, w22
  409288:	str	x9, [x19, #24]
  40928c:	cbnz	w8, 409320 <__fxstatat@plt+0x5f30>
  409290:	ldp	x8, x9, [x23]
  409294:	cmp	w22, #0x47
  409298:	add	x26, x9, x8
  40929c:	str	x26, [x19, #8]
  4092a0:	b.hi	409320 <__fxstatat@plt+0x5f30>  // b.pmore
  4092a4:	add	x0, sp, #0x8
  4092a8:	mov	w2, #0x1000                	// #4096
  4092ac:	mov	w1, wzr
  4092b0:	bl	402e70 <memset@plt>
  4092b4:	ldr	w8, [x19, #16]
  4092b8:	mvn	x9, x26
  4092bc:	str	w21, [sp, #32]
  4092c0:	stp	x26, x9, [sp, #8]
  4092c4:	str	w8, [sp, #24]
  4092c8:	ldr	w0, [x19]
  4092cc:	mov	w1, #0x660b                	// #26123
  4092d0:	add	x2, sp, #0x8
  4092d4:	movk	w1, #0xc020, lsl #16
  4092d8:	bl	4033c0 <ioctl@plt>
  4092dc:	tbz	w0, #31, 409148 <__fxstatat@plt+0x5d58>
  4092e0:	ldr	x8, [x19, #8]
  4092e4:	cbz	x8, 4092f0 <__fxstatat@plt+0x5f00>
  4092e8:	mov	w0, wzr
  4092ec:	b	409324 <__fxstatat@plt+0x5f34>
  4092f0:	mov	w0, wzr
  4092f4:	mov	w8, #0x1                   	// #1
  4092f8:	strb	w8, [x19, #32]
  4092fc:	b	409324 <__fxstatat@plt+0x5f34>
  409300:	ldr	x8, [x19, #8]
  409304:	mov	w9, #0x1                   	// #1
  409308:	strb	w9, [x19, #33]
  40930c:	cmp	x8, #0x0
  409310:	cset	w0, ne  // ne = any
  409314:	b	409324 <__fxstatat@plt+0x5f34>
  409318:	mov	w8, w22
  40931c:	str	x8, [x19, #24]
  409320:	mov	w0, #0x1                   	// #1
  409324:	add	sp, sp, #0x1, lsl #12
  409328:	add	sp, sp, #0x10
  40932c:	ldp	x20, x19, [sp, #80]
  409330:	ldp	x22, x21, [sp, #64]
  409334:	ldp	x24, x23, [sp, #48]
  409338:	ldp	x26, x25, [sp, #32]
  40933c:	ldp	x28, x27, [sp, #16]
  409340:	ldp	x29, x30, [sp], #96
  409344:	ret
  409348:	adrp	x0, 414000 <__fxstatat@plt+0x10c10>
  40934c:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  409350:	adrp	x3, 414000 <__fxstatat@plt+0x10c10>
  409354:	add	x0, x0, #0xf05
  409358:	add	x1, x1, #0xec6
  40935c:	add	x3, x3, #0xed8
  409360:	mov	w2, #0x8d                  	// #141
  409364:	bl	403300 <__assert_fail@plt>
  409368:	adrp	x0, 414000 <__fxstatat@plt+0x10c10>
  40936c:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  409370:	adrp	x3, 414000 <__fxstatat@plt+0x10c10>
  409374:	add	x0, x0, #0xe8f
  409378:	add	x1, x1, #0xec6
  40937c:	add	x3, x3, #0xed8
  409380:	mov	w2, #0x7e                  	// #126
  409384:	bl	403300 <__assert_fail@plt>
  409388:	bl	410ba0 <__fxstatat@plt+0xd7b0>
  40938c:	sub	sp, sp, #0x170
  409390:	stp	x28, x25, [sp, #304]
  409394:	stp	x24, x23, [sp, #320]
  409398:	stp	x22, x21, [sp, #336]
  40939c:	stp	x20, x19, [sp, #352]
  4093a0:	mov	w25, w6
  4093a4:	mov	w21, w5
  4093a8:	mov	w22, w4
  4093ac:	mov	x20, x3
  4093b0:	mov	w19, w2
  4093b4:	mov	x23, x1
  4093b8:	mov	w24, w0
  4093bc:	stp	x29, x30, [sp, #288]
  4093c0:	add	x29, sp, #0x120
  4093c4:	tbnz	w6, #31, 4093d4 <__fxstatat@plt+0x5fe4>
  4093c8:	cmp	w25, #0x11
  4093cc:	b.eq	409400 <__fxstatat@plt+0x6010>  // b.none
  4093d0:	b	4094fc <__fxstatat@plt+0x610c>
  4093d4:	mov	w0, w24
  4093d8:	mov	x1, x23
  4093dc:	mov	w2, w19
  4093e0:	mov	x3, x20
  4093e4:	mov	w4, w22
  4093e8:	bl	402c20 <linkat@plt>
  4093ec:	cbz	w0, 40949c <__fxstatat@plt+0x60ac>
  4093f0:	bl	403310 <__errno_location@plt>
  4093f4:	ldr	w25, [x0]
  4093f8:	cmp	w25, #0x11
  4093fc:	b.ne	4094fc <__fxstatat@plt+0x610c>  // b.any
  409400:	tbz	w21, #0, 4094fc <__fxstatat@plt+0x610c>
  409404:	mov	x0, x20
  409408:	bl	40a348 <__fxstatat@plt+0x6f58>
  40940c:	sub	x25, x0, x20
  409410:	add	x0, x25, #0x9
  409414:	cmp	x0, #0x101
  409418:	b.cs	409424 <__fxstatat@plt+0x6034>  // b.hs, b.nlast
  40941c:	add	x21, sp, #0x20
  409420:	b	409430 <__fxstatat@plt+0x6040>
  409424:	bl	402db0 <malloc@plt>
  409428:	mov	x21, x0
  40942c:	cbz	x0, 4094c8 <__fxstatat@plt+0x60d8>
  409430:	mov	x3, #0xffffffffffffffff    	// #-1
  409434:	mov	x0, x21
  409438:	mov	x1, x20
  40943c:	mov	x2, x25
  409440:	bl	403240 <__mempcpy_chk@plt>
  409444:	adrp	x8, 414000 <__fxstatat@plt+0x10c10>
  409448:	add	x8, x8, #0xf45
  40944c:	ldr	x8, [x8]
  409450:	adrp	x3, 409000 <__fxstatat@plt+0x5c10>
  409454:	strb	wzr, [x0, #8]
  409458:	add	x3, x3, #0x51c
  40945c:	str	x8, [x0]
  409460:	add	x2, sp, #0x8
  409464:	mov	w4, #0x6                   	// #6
  409468:	mov	x0, x21
  40946c:	mov	w1, wzr
  409470:	str	w24, [sp, #8]
  409474:	str	x23, [sp, #16]
  409478:	stp	w19, w22, [sp, #24]
  40947c:	bl	40ef88 <__fxstatat@plt+0xbb98>
  409480:	cbz	w0, 4094a4 <__fxstatat@plt+0x60b4>
  409484:	bl	403310 <__errno_location@plt>
  409488:	ldr	w25, [x0]
  40948c:	add	x8, sp, #0x20
  409490:	cmp	x21, x8
  409494:	b.ne	4094f4 <__fxstatat@plt+0x6104>  // b.any
  409498:	b	4094fc <__fxstatat@plt+0x610c>
  40949c:	mov	w25, wzr
  4094a0:	b	4094fc <__fxstatat@plt+0x610c>
  4094a4:	mov	w0, w19
  4094a8:	mov	x1, x21
  4094ac:	mov	w2, w19
  4094b0:	mov	x3, x20
  4094b4:	bl	403130 <renameat@plt>
  4094b8:	cbz	w0, 4094d4 <__fxstatat@plt+0x60e4>
  4094bc:	bl	403310 <__errno_location@plt>
  4094c0:	ldr	w25, [x0]
  4094c4:	b	4094d8 <__fxstatat@plt+0x60e8>
  4094c8:	bl	403310 <__errno_location@plt>
  4094cc:	ldr	w25, [x0]
  4094d0:	b	4094fc <__fxstatat@plt+0x610c>
  4094d4:	mov	w25, #0xffffffff            	// #-1
  4094d8:	mov	w0, w19
  4094dc:	mov	x1, x21
  4094e0:	mov	w2, wzr
  4094e4:	bl	402c80 <unlinkat@plt>
  4094e8:	add	x8, sp, #0x20
  4094ec:	cmp	x21, x8
  4094f0:	b.eq	4094fc <__fxstatat@plt+0x610c>  // b.none
  4094f4:	mov	x0, x21
  4094f8:	bl	4030e0 <free@plt>
  4094fc:	mov	w0, w25
  409500:	ldp	x20, x19, [sp, #352]
  409504:	ldp	x22, x21, [sp, #336]
  409508:	ldp	x24, x23, [sp, #320]
  40950c:	ldp	x28, x25, [sp, #304]
  409510:	ldp	x29, x30, [sp, #288]
  409514:	add	sp, sp, #0x170
  409518:	ret
  40951c:	ldr	w8, [x1]
  409520:	ldr	x9, [x1, #8]
  409524:	ldp	w2, w4, [x1, #16]
  409528:	mov	x3, x0
  40952c:	mov	w0, w8
  409530:	mov	x1, x9
  409534:	b	402c20 <linkat@plt>
  409538:	sub	sp, sp, #0x150
  40953c:	stp	x28, x23, [sp, #288]
  409540:	stp	x22, x21, [sp, #304]
  409544:	stp	x20, x19, [sp, #320]
  409548:	mov	w23, w4
  40954c:	mov	w21, w3
  409550:	mov	x20, x2
  409554:	mov	w19, w1
  409558:	mov	x22, x0
  40955c:	stp	x29, x30, [sp, #272]
  409560:	add	x29, sp, #0x110
  409564:	tbnz	w4, #31, 409574 <__fxstatat@plt+0x6184>
  409568:	cmp	w23, #0x11
  40956c:	b.eq	409598 <__fxstatat@plt+0x61a8>  // b.none
  409570:	b	40969c <__fxstatat@plt+0x62ac>
  409574:	mov	x0, x22
  409578:	mov	w1, w19
  40957c:	mov	x2, x20
  409580:	bl	4032b0 <symlinkat@plt>
  409584:	cbz	w0, 409630 <__fxstatat@plt+0x6240>
  409588:	bl	403310 <__errno_location@plt>
  40958c:	ldr	w23, [x0]
  409590:	cmp	w23, #0x11
  409594:	b.ne	40969c <__fxstatat@plt+0x62ac>  // b.any
  409598:	tbz	w21, #0, 40969c <__fxstatat@plt+0x62ac>
  40959c:	mov	x0, x20
  4095a0:	bl	40a348 <__fxstatat@plt+0x6f58>
  4095a4:	sub	x23, x0, x20
  4095a8:	add	x0, x23, #0x9
  4095ac:	cmp	x0, #0x101
  4095b0:	b.cs	4095bc <__fxstatat@plt+0x61cc>  // b.hs, b.nlast
  4095b4:	add	x21, sp, #0x10
  4095b8:	b	4095c8 <__fxstatat@plt+0x61d8>
  4095bc:	bl	402db0 <malloc@plt>
  4095c0:	mov	x21, x0
  4095c4:	cbz	x0, 409678 <__fxstatat@plt+0x6288>
  4095c8:	mov	x3, #0xffffffffffffffff    	// #-1
  4095cc:	mov	x0, x21
  4095d0:	mov	x1, x20
  4095d4:	mov	x2, x23
  4095d8:	bl	403240 <__mempcpy_chk@plt>
  4095dc:	adrp	x8, 414000 <__fxstatat@plt+0x10c10>
  4095e0:	add	x8, x8, #0xf45
  4095e4:	ldr	x8, [x8]
  4095e8:	adrp	x3, 409000 <__fxstatat@plt+0x5c10>
  4095ec:	strb	wzr, [x0, #8]
  4095f0:	add	x3, x3, #0x6b8
  4095f4:	str	x8, [x0]
  4095f8:	mov	x2, sp
  4095fc:	mov	w4, #0x6                   	// #6
  409600:	mov	x0, x21
  409604:	mov	w1, wzr
  409608:	str	x22, [sp]
  40960c:	str	w19, [sp, #8]
  409610:	bl	40ef88 <__fxstatat@plt+0xbb98>
  409614:	cbz	w0, 409638 <__fxstatat@plt+0x6248>
  409618:	bl	403310 <__errno_location@plt>
  40961c:	ldr	w23, [x0]
  409620:	add	x8, sp, #0x10
  409624:	cmp	x21, x8
  409628:	b.ne	409694 <__fxstatat@plt+0x62a4>  // b.any
  40962c:	b	40969c <__fxstatat@plt+0x62ac>
  409630:	mov	w23, wzr
  409634:	b	40969c <__fxstatat@plt+0x62ac>
  409638:	mov	w0, w19
  40963c:	mov	x1, x21
  409640:	mov	w2, w19
  409644:	mov	x3, x20
  409648:	bl	403130 <renameat@plt>
  40964c:	cbz	w0, 409684 <__fxstatat@plt+0x6294>
  409650:	bl	403310 <__errno_location@plt>
  409654:	ldr	w23, [x0]
  409658:	mov	w0, w19
  40965c:	mov	x1, x21
  409660:	mov	w2, wzr
  409664:	bl	402c80 <unlinkat@plt>
  409668:	add	x8, sp, #0x10
  40966c:	cmp	x21, x8
  409670:	b.ne	409694 <__fxstatat@plt+0x62a4>  // b.any
  409674:	b	40969c <__fxstatat@plt+0x62ac>
  409678:	bl	403310 <__errno_location@plt>
  40967c:	ldr	w23, [x0]
  409680:	b	40969c <__fxstatat@plt+0x62ac>
  409684:	mov	w23, #0xffffffff            	// #-1
  409688:	add	x8, sp, #0x10
  40968c:	cmp	x21, x8
  409690:	b.eq	40969c <__fxstatat@plt+0x62ac>  // b.none
  409694:	mov	x0, x21
  409698:	bl	4030e0 <free@plt>
  40969c:	mov	w0, w23
  4096a0:	ldp	x20, x19, [sp, #320]
  4096a4:	ldp	x22, x21, [sp, #304]
  4096a8:	ldp	x28, x23, [sp, #288]
  4096ac:	ldp	x29, x30, [sp, #272]
  4096b0:	add	sp, sp, #0x150
  4096b4:	ret
  4096b8:	ldr	x8, [x1]
  4096bc:	ldr	w1, [x1, #8]
  4096c0:	mov	x2, x0
  4096c4:	mov	x0, x8
  4096c8:	b	4032b0 <symlinkat@plt>
  4096cc:	stp	x29, x30, [sp, #-48]!
  4096d0:	stp	x22, x21, [sp, #16]
  4096d4:	stp	x20, x19, [sp, #32]
  4096d8:	mov	x29, sp
  4096dc:	mov	x20, x2
  4096e0:	mov	x21, x0
  4096e4:	bl	40c5cc <__fxstatat@plt+0x91dc>
  4096e8:	mov	w19, w0
  4096ec:	cmn	w0, #0x1
  4096f0:	b.eq	409724 <__fxstatat@plt+0x6334>  // b.none
  4096f4:	cmn	w19, #0x2
  4096f8:	b.ne	409760 <__fxstatat@plt+0x6370>  // b.any
  4096fc:	bl	403310 <__errno_location@plt>
  409700:	ldr	w20, [x0]
  409704:	mov	x0, x21
  409708:	bl	40e0fc <__fxstatat@plt+0xad0c>
  40970c:	adrp	x2, 414000 <__fxstatat@plt+0x10c10>
  409710:	mov	x3, x0
  409714:	add	x2, x2, #0x9e3
  409718:	mov	w0, wzr
  40971c:	mov	w1, w20
  409720:	b	40975c <__fxstatat@plt+0x636c>
  409724:	bl	403310 <__errno_location@plt>
  409728:	ldr	w21, [x0]
  40972c:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  409730:	add	x1, x1, #0xbbf
  409734:	mov	w2, #0x5                   	// #5
  409738:	mov	x0, xzr
  40973c:	bl	403270 <dcgettext@plt>
  409740:	mov	x22, x0
  409744:	mov	x0, x20
  409748:	bl	40e0fc <__fxstatat@plt+0xad0c>
  40974c:	mov	x3, x0
  409750:	mov	w0, wzr
  409754:	mov	w1, w21
  409758:	mov	x2, x22
  40975c:	bl	402bc0 <error@plt>
  409760:	mov	w0, w19
  409764:	ldp	x20, x19, [sp, #32]
  409768:	ldp	x22, x21, [sp, #16]
  40976c:	ldp	x29, x30, [sp], #48
  409770:	ret
  409774:	stp	x29, x30, [sp, #-48]!
  409778:	stp	x22, x21, [sp, #16]
  40977c:	stp	x20, x19, [sp, #32]
  409780:	mov	x29, sp
  409784:	mov	x20, x0
  409788:	bl	40c62c <__fxstatat@plt+0x923c>
  40978c:	mov	w19, w0
  409790:	cbz	w0, 4097d0 <__fxstatat@plt+0x63e0>
  409794:	bl	403310 <__errno_location@plt>
  409798:	ldr	w21, [x0]
  40979c:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  4097a0:	add	x1, x1, #0xa63
  4097a4:	mov	w2, #0x5                   	// #5
  4097a8:	mov	x0, xzr
  4097ac:	bl	403270 <dcgettext@plt>
  4097b0:	mov	x22, x0
  4097b4:	mov	x0, x20
  4097b8:	bl	40e0fc <__fxstatat@plt+0xad0c>
  4097bc:	mov	x3, x0
  4097c0:	mov	w0, wzr
  4097c4:	mov	w1, w21
  4097c8:	mov	x2, x22
  4097cc:	bl	402bc0 <error@plt>
  4097d0:	mov	w0, w19
  4097d4:	ldp	x20, x19, [sp, #32]
  4097d8:	ldp	x22, x21, [sp, #16]
  4097dc:	ldp	x29, x30, [sp], #48
  4097e0:	ret
  4097e4:	stp	x29, x30, [sp, #-64]!
  4097e8:	cmp	x1, #0x401
  4097ec:	mov	w8, #0x401                 	// #1025
  4097f0:	stp	x20, x19, [sp, #48]
  4097f4:	mov	x19, x0
  4097f8:	csinc	x20, x8, x1, cs  // cs = hs, nlast
  4097fc:	stp	x24, x23, [sp, #16]
  409800:	stp	x22, x21, [sp, #32]
  409804:	mov	x29, sp
  409808:	b	409810 <__fxstatat@plt+0x6420>
  40980c:	lsl	x20, x20, #1
  409810:	mov	x0, x20
  409814:	bl	402db0 <malloc@plt>
  409818:	mov	x21, x0
  40981c:	cbz	x0, 4098a0 <__fxstatat@plt+0x64b0>
  409820:	mov	x0, x19
  409824:	mov	x1, x21
  409828:	mov	x2, x20
  40982c:	bl	402c30 <readlink@plt>
  409830:	mov	x22, x0
  409834:	tbz	x0, #63, 409848 <__fxstatat@plt+0x6458>
  409838:	bl	403310 <__errno_location@plt>
  40983c:	ldr	w24, [x0]
  409840:	cmp	w24, #0x22
  409844:	b.ne	40988c <__fxstatat@plt+0x649c>  // b.any
  409848:	cmp	x22, x20
  40984c:	b.cc	409884 <__fxstatat@plt+0x6494>  // b.lo, b.ul, b.last
  409850:	mov	x0, x21
  409854:	bl	4030e0 <free@plt>
  409858:	lsr	x8, x20, #62
  40985c:	cbz	x8, 40980c <__fxstatat@plt+0x641c>
  409860:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  409864:	cmp	x20, x8
  409868:	mov	x20, #0x7fffffffffffffff    	// #9223372036854775807
  40986c:	b.cc	409810 <__fxstatat@plt+0x6420>  // b.lo, b.ul, b.last
  409870:	bl	403310 <__errno_location@plt>
  409874:	mov	x21, xzr
  409878:	mov	w8, #0xc                   	// #12
  40987c:	str	w8, [x0]
  409880:	b	4098a0 <__fxstatat@plt+0x64b0>
  409884:	strb	wzr, [x21, x22]
  409888:	b	4098a0 <__fxstatat@plt+0x64b0>
  40988c:	mov	x23, x0
  409890:	mov	x0, x21
  409894:	bl	4030e0 <free@plt>
  409898:	mov	x21, xzr
  40989c:	str	w24, [x23]
  4098a0:	mov	x0, x21
  4098a4:	ldp	x20, x19, [sp, #48]
  4098a8:	ldp	x22, x21, [sp, #32]
  4098ac:	ldp	x24, x23, [sp, #16]
  4098b0:	ldp	x29, x30, [sp], #64
  4098b4:	ret
  4098b8:	stp	x29, x30, [sp, #-32]!
  4098bc:	stp	x20, x19, [sp, #16]
  4098c0:	mov	x19, x0
  4098c4:	mov	x29, sp
  4098c8:	cbnz	x0, 4098e0 <__fxstatat@plt+0x64f0>
  4098cc:	adrp	x0, 414000 <__fxstatat@plt+0x10c10>
  4098d0:	add	x0, x0, #0xf53
  4098d4:	bl	403330 <getenv@plt>
  4098d8:	mov	x19, x0
  4098dc:	cbz	x0, 409904 <__fxstatat@plt+0x6514>
  4098e0:	ldrb	w8, [x19]
  4098e4:	adrp	x20, 414000 <__fxstatat@plt+0x10c10>
  4098e8:	add	x20, x20, #0xf6b
  4098ec:	cbz	w8, 40990c <__fxstatat@plt+0x651c>
  4098f0:	mov	x0, x19
  4098f4:	bl	40a348 <__fxstatat@plt+0x6f58>
  4098f8:	cmp	x19, x0
  4098fc:	csel	x20, x19, x20, eq  // eq = none
  409900:	b	40990c <__fxstatat@plt+0x651c>
  409904:	adrp	x20, 414000 <__fxstatat@plt+0x10c10>
  409908:	add	x20, x20, #0xf6b
  40990c:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  409910:	str	x20, [x8, #2440]
  409914:	ldp	x20, x19, [sp, #16]
  409918:	ldp	x29, x30, [sp], #32
  40991c:	ret
  409920:	sub	sp, sp, #0xe0
  409924:	str	w0, [sp, #28]
  409928:	mov	x0, x1
  40992c:	stp	x29, x30, [sp, #128]
  409930:	stp	x28, x27, [sp, #144]
  409934:	stp	x26, x25, [sp, #160]
  409938:	stp	x24, x23, [sp, #176]
  40993c:	stp	x22, x21, [sp, #192]
  409940:	stp	x20, x19, [sp, #208]
  409944:	add	x29, sp, #0x80
  409948:	mov	w22, w3
  40994c:	mov	w21, w2
  409950:	mov	x26, x1
  409954:	bl	40a348 <__fxstatat@plt+0x6f58>
  409958:	sub	x25, x0, x26
  40995c:	bl	402b80 <strlen@plt>
  409960:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  409964:	ldr	x19, [x8, #2440]
  409968:	add	x28, x25, x0
  40996c:	cbnz	x19, 4099c0 <__fxstatat@plt+0x65d0>
  409970:	adrp	x0, 414000 <__fxstatat@plt+0x10c10>
  409974:	add	x0, x0, #0xf53
  409978:	mov	w20, w21
  40997c:	bl	403330 <getenv@plt>
  409980:	cbz	x0, 4099ac <__fxstatat@plt+0x65bc>
  409984:	ldrb	w8, [x0]
  409988:	adrp	x19, 414000 <__fxstatat@plt+0x10c10>
  40998c:	mov	x21, x0
  409990:	add	x19, x19, #0xf6b
  409994:	cbz	w8, 4099b4 <__fxstatat@plt+0x65c4>
  409998:	mov	x0, x21
  40999c:	bl	40a348 <__fxstatat@plt+0x6f58>
  4099a0:	cmp	x21, x0
  4099a4:	csel	x19, x21, x19, eq  // eq = none
  4099a8:	b	4099b4 <__fxstatat@plt+0x65c4>
  4099ac:	adrp	x19, 414000 <__fxstatat@plt+0x10c10>
  4099b0:	add	x19, x19, #0xf6b
  4099b4:	mov	w21, w20
  4099b8:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  4099bc:	str	x19, [x8, #2440]
  4099c0:	mov	x0, x19
  4099c4:	bl	402b80 <strlen@plt>
  4099c8:	add	x9, x0, #0x1
  4099cc:	mov	w8, #0x9                   	// #9
  4099d0:	cmp	x9, #0x9
  4099d4:	stur	x9, [x29, #-48]
  4099d8:	csinc	x8, x8, x0, ls  // ls = plast
  4099dc:	add	x9, x28, #0x1
  4099e0:	add	x0, x9, x8
  4099e4:	stur	x9, [x29, #-24]
  4099e8:	str	x0, [sp, #56]
  4099ec:	bl	402db0 <malloc@plt>
  4099f0:	mov	x23, x0
  4099f4:	cbz	x0, 409eac <__fxstatat@plt+0x6abc>
  4099f8:	mov	x27, xzr
  4099fc:	mov	w8, #0xffffffff            	// #-1
  409a00:	add	x9, x28, #0x4
  409a04:	stp	x9, xzr, [sp, #8]
  409a08:	stur	w8, [x29, #-12]
  409a0c:	str	w22, [sp, #52]
  409a10:	str	x26, [sp, #32]
  409a14:	stur	x28, [x29, #-40]
  409a18:	ldur	x2, [x29, #-24]
  409a1c:	mov	x0, x23
  409a20:	mov	x1, x26
  409a24:	bl	402b50 <memcpy@plt>
  409a28:	cmp	w21, #0x1
  409a2c:	b.ne	409a48 <__fxstatat@plt+0x6658>  // b.any
  409a30:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  409a34:	ldr	x1, [x8, #2440]
  409a38:	ldur	x2, [x29, #-48]
  409a3c:	add	x0, x23, x28
  409a40:	bl	402b50 <memcpy@plt>
  409a44:	b	409db4 <__fxstatat@plt+0x69c4>
  409a48:	add	x19, x23, x25
  409a4c:	mov	x0, x19
  409a50:	bl	40a3a8 <__fxstatat@plt+0x6fb8>
  409a54:	mov	x28, x0
  409a58:	cbz	x27, 409a9c <__fxstatat@plt+0x66ac>
  409a5c:	mov	x0, x27
  409a60:	bl	403080 <rewinddir@plt>
  409a64:	mov	w8, #0x2                   	// #2
  409a68:	stur	w8, [x29, #-28]
  409a6c:	mov	x0, x27
  409a70:	bl	402ef0 <readdir@plt>
  409a74:	cbz	x0, 409cc8 <__fxstatat@plt+0x68d8>
  409a78:	ldr	x8, [sp, #56]
  409a7c:	mov	x24, x0
  409a80:	stur	w21, [x29, #-60]
  409a84:	add	x26, x28, #0x4
  409a88:	add	x21, x28, #0x2
  409a8c:	str	x8, [sp, #40]
  409a90:	mov	w8, #0x1                   	// #1
  409a94:	stur	x8, [x29, #-56]
  409a98:	b	409af0 <__fxstatat@plt+0x6700>
  409a9c:	ldrh	w8, [x19]
  409aa0:	ldr	w0, [sp, #28]
  409aa4:	mov	w9, #0x2e                  	// #46
  409aa8:	sub	x3, x29, #0xc
  409aac:	mov	x1, x23
  409ab0:	mov	w2, wzr
  409ab4:	strh	w9, [x19]
  409ab8:	sturh	w8, [x29, #-8]
  409abc:	bl	40c498 <__fxstatat@plt+0x90a8>
  409ac0:	mov	x27, x0
  409ac4:	cbz	x0, 409c84 <__fxstatat@plt+0x6894>
  409ac8:	mov	w10, #0x2                   	// #2
  409acc:	b	409c98 <__fxstatat@plt+0x68a8>
  409ad0:	add	w9, w9, #0x1
  409ad4:	strb	w9, [x8]
  409ad8:	mov	w8, w22
  409adc:	stur	w22, [x29, #-28]
  409ae0:	mov	x0, x27
  409ae4:	bl	402ef0 <readdir@plt>
  409ae8:	mov	x24, x0
  409aec:	cbz	x0, 409c64 <__fxstatat@plt+0x6874>
  409af0:	add	x19, x24, #0x13
  409af4:	mov	x0, x19
  409af8:	bl	402b80 <strlen@plt>
  409afc:	cmp	x0, x26
  409b00:	b.cc	409ae0 <__fxstatat@plt+0x66f0>  // b.lo, b.ul, b.last
  409b04:	add	x0, x23, x25
  409b08:	mov	x1, x19
  409b0c:	mov	x2, x21
  409b10:	bl	402ee0 <bcmp@plt>
  409b14:	cbnz	w0, 409ae0 <__fxstatat@plt+0x66f0>
  409b18:	add	x19, x24, x28
  409b1c:	ldrb	w9, [x19, #21]!
  409b20:	sub	w8, w9, #0x31
  409b24:	cmp	w8, #0x8
  409b28:	b.hi	409ae0 <__fxstatat@plt+0x66f0>  // b.pmore
  409b2c:	sub	x8, x19, #0x2
  409b30:	ldrb	w8, [x8, #3]
  409b34:	cmp	w9, #0x39
  409b38:	cset	w22, eq  // eq = none
  409b3c:	sub	w9, w8, #0x30
  409b40:	cmp	w9, #0x9
  409b44:	b.hi	409b84 <__fxstatat@plt+0x6794>  // b.pmore
  409b48:	add	x9, x24, x28
  409b4c:	mov	w10, #0x17                  	// #23
  409b50:	and	w11, w8, #0xff
  409b54:	ldrb	w8, [x9, x10]
  409b58:	cmp	w11, #0x39
  409b5c:	cset	w11, eq  // eq = none
  409b60:	and	w22, w11, w22
  409b64:	sub	w11, w8, #0x30
  409b68:	cmp	w11, #0xa
  409b6c:	add	x10, x10, #0x1
  409b70:	b.cc	409b50 <__fxstatat@plt+0x6760>  // b.lo, b.ul, b.last
  409b74:	sub	x20, x10, #0x16
  409b78:	cmp	w8, #0x7e
  409b7c:	b.ne	409ae0 <__fxstatat@plt+0x66f0>  // b.any
  409b80:	b	409b90 <__fxstatat@plt+0x67a0>
  409b84:	mov	w20, #0x1                   	// #1
  409b88:	cmp	w8, #0x7e
  409b8c:	b.ne	409ae0 <__fxstatat@plt+0x66f0>  // b.any
  409b90:	add	x8, x20, x19
  409b94:	ldrb	w8, [x8, #1]
  409b98:	cbnz	w8, 409ae0 <__fxstatat@plt+0x66f0>
  409b9c:	ldur	x8, [x29, #-56]
  409ba0:	cmp	x8, x20
  409ba4:	b.cs	409c3c <__fxstatat@plt+0x684c>  // b.hs, b.nlast
  409ba8:	ldr	x8, [sp, #8]
  409bac:	add	x9, x20, x22
  409bb0:	stur	x9, [x29, #-56]
  409bb4:	add	x8, x8, x9
  409bb8:	ldr	x9, [sp, #40]
  409bbc:	cmp	x9, x8
  409bc0:	b.cs	409be8 <__fxstatat@plt+0x67f8>  // b.hs, b.nlast
  409bc4:	lsr	x9, x8, #62
  409bc8:	cmp	x9, #0x0
  409bcc:	cset	w9, eq  // eq = none
  409bd0:	lsl	x1, x8, x9
  409bd4:	mov	x0, x23
  409bd8:	str	x1, [sp, #40]
  409bdc:	bl	402f00 <realloc@plt>
  409be0:	cbz	x0, 409e94 <__fxstatat@plt+0x6aa4>
  409be4:	mov	x23, x0
  409be8:	ldur	x9, [x29, #-40]
  409bec:	mov	w10, #0x7e2e                	// #32302
  409bf0:	add	x2, x20, #0x2
  409bf4:	mov	x1, x19
  409bf8:	add	x8, x23, x9
  409bfc:	strh	w10, [x23, x9]
  409c00:	mov	w9, #0x30                  	// #48
  409c04:	strb	w9, [x8, #2]!
  409c08:	add	x24, x8, x22
  409c0c:	mov	x0, x24
  409c10:	bl	402b50 <memcpy@plt>
  409c14:	add	x8, x24, x20
  409c18:	ldrb	w9, [x8, #-1]!
  409c1c:	cmp	w9, #0x39
  409c20:	b.ne	409ad0 <__fxstatat@plt+0x66e0>  // b.any
  409c24:	mov	w10, #0x30                  	// #48
  409c28:	strb	w10, [x8]
  409c2c:	ldrb	w9, [x8, #-1]!
  409c30:	cmp	w9, #0x39
  409c34:	b.eq	409c28 <__fxstatat@plt+0x6838>  // b.none
  409c38:	b	409ad0 <__fxstatat@plt+0x66e0>
  409c3c:	b.ne	409ae0 <__fxstatat@plt+0x66f0>  // b.any
  409c40:	ldur	x8, [x29, #-40]
  409c44:	ldur	x2, [x29, #-56]
  409c48:	mov	x1, x19
  409c4c:	add	x8, x23, x8
  409c50:	add	x0, x8, #0x2
  409c54:	bl	403020 <memcmp@plt>
  409c58:	cmp	w0, #0x0
  409c5c:	b.gt	409ae0 <__fxstatat@plt+0x66f0>
  409c60:	b	409ba8 <__fxstatat@plt+0x67b8>
  409c64:	ldr	w22, [sp, #52]
  409c68:	ldr	x26, [sp, #32]
  409c6c:	ldur	x28, [x29, #-40]
  409c70:	ldur	w21, [x29, #-60]
  409c74:	ldur	w10, [x29, #-28]
  409c78:	cmp	w10, #0x1
  409c7c:	b.ne	409ce8 <__fxstatat@plt+0x68f8>  // b.any
  409c80:	b	409d1c <__fxstatat@plt+0x692c>
  409c84:	bl	403310 <__errno_location@plt>
  409c88:	ldr	w8, [x0]
  409c8c:	cmp	w8, #0xc
  409c90:	mov	w8, #0x2                   	// #2
  409c94:	cinc	w10, w8, eq  // eq = none
  409c98:	ldurh	w8, [x29, #-8]
  409c9c:	add	x9, x19, x28
  409ca0:	strh	w8, [x19]
  409ca4:	mov	w8, #0x7e2e                	// #32302
  409ca8:	movk	w8, #0x7e31, lsl #16
  409cac:	strb	wzr, [x9, #4]
  409cb0:	str	w8, [x9]
  409cb4:	cbz	x27, 409cdc <__fxstatat@plt+0x68ec>
  409cb8:	stur	w10, [x29, #-28]
  409cbc:	mov	x0, x27
  409cc0:	bl	402ef0 <readdir@plt>
  409cc4:	cbnz	x0, 409a78 <__fxstatat@plt+0x6688>
  409cc8:	ldur	x28, [x29, #-40]
  409ccc:	ldur	w10, [x29, #-28]
  409cd0:	cmp	w10, #0x1
  409cd4:	b.ne	409ce8 <__fxstatat@plt+0x68f8>  // b.any
  409cd8:	b	409d1c <__fxstatat@plt+0x692c>
  409cdc:	ldur	x28, [x29, #-40]
  409ce0:	cmp	w10, #0x1
  409ce4:	b.eq	409d1c <__fxstatat@plt+0x692c>  // b.none
  409ce8:	cmp	w10, #0x2
  409cec:	b.eq	409cfc <__fxstatat@plt+0x690c>  // b.none
  409cf0:	cmp	w10, #0x3
  409cf4:	b.ne	409db4 <__fxstatat@plt+0x69c4>  // b.any
  409cf8:	b	409e94 <__fxstatat@plt+0x6aa4>
  409cfc:	cmp	w21, #0x2
  409d00:	b.ne	409d1c <__fxstatat@plt+0x692c>  // b.any
  409d04:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  409d08:	ldr	x1, [x8, #2440]
  409d0c:	ldur	x2, [x29, #-48]
  409d10:	add	x0, x23, x28
  409d14:	bl	402b50 <memcpy@plt>
  409d18:	mov	w21, #0x1                   	// #1
  409d1c:	ldur	w24, [x29, #-12]
  409d20:	mov	x0, x23
  409d24:	mov	w20, w21
  409d28:	bl	40a348 <__fxstatat@plt+0x6f58>
  409d2c:	mov	x19, x0
  409d30:	bl	40a3a8 <__fxstatat@plt+0x6fb8>
  409d34:	mov	x21, x0
  409d38:	cmp	x0, #0xf
  409d3c:	b.cc	409d88 <__fxstatat@plt+0x6998>  // b.lo, b.ul, b.last
  409d40:	ldr	x9, [sp, #16]
  409d44:	mov	x8, x9
  409d48:	cbnz	x9, 409d8c <__fxstatat@plt+0x699c>
  409d4c:	tbnz	w24, #31, 409dfc <__fxstatat@plt+0x6a0c>
  409d50:	bl	403310 <__errno_location@plt>
  409d54:	mov	x22, x26
  409d58:	mov	x26, x0
  409d5c:	str	wzr, [x0]
  409d60:	mov	w1, #0x3                   	// #3
  409d64:	mov	w0, w24
  409d68:	bl	402ff0 <fpathconf@plt>
  409d6c:	ldr	w8, [x26]
  409d70:	mov	x26, x22
  409d74:	ldr	w22, [sp, #52]
  409d78:	cmp	w8, #0x0
  409d7c:	cset	w8, eq  // eq = none
  409d80:	sub	x8, x0, x8
  409d84:	b	409e3c <__fxstatat@plt+0x6a4c>
  409d88:	mov	w8, #0xff                  	// #255
  409d8c:	cmp	x8, x21
  409d90:	b.cs	409db0 <__fxstatat@plt+0x69c0>  // b.hs, b.nlast
  409d94:	add	x9, x23, x28
  409d98:	sub	x9, x9, x19
  409d9c:	sub	x10, x8, #0x1
  409da0:	cmp	x8, x9
  409da4:	csel	x8, x9, x10, hi  // hi = pmore
  409da8:	mov	w9, #0x7e                  	// #126
  409dac:	strh	w9, [x19, x8]
  409db0:	mov	w21, w20
  409db4:	tbz	w22, #0, 409e60 <__fxstatat@plt+0x6a70>
  409db8:	ldur	w2, [x29, #-12]
  409dbc:	tbz	w2, #31, 409dcc <__fxstatat@plt+0x69dc>
  409dc0:	mov	x25, xzr
  409dc4:	mov	w2, #0xffffff9c            	// #-100
  409dc8:	stur	w2, [x29, #-12]
  409dcc:	cmp	w21, #0x1
  409dd0:	cset	w4, ne  // ne = any
  409dd4:	add	x3, x23, x25
  409dd8:	mov	w0, #0xffffff9c            	// #-100
  409ddc:	mov	x1, x26
  409de0:	bl	40e114 <__fxstatat@plt+0xad24>
  409de4:	cbz	w0, 409e60 <__fxstatat@plt+0x6a70>
  409de8:	bl	403310 <__errno_location@plt>
  409dec:	ldr	w20, [x0]
  409df0:	cmp	w20, #0x11
  409df4:	b.eq	409a18 <__fxstatat@plt+0x6628>  // b.none
  409df8:	b	409e70 <__fxstatat@plt+0x6a80>
  409dfc:	ldrh	w8, [x19]
  409e00:	sturh	w8, [x29, #-4]
  409e04:	mov	w8, #0x2e                  	// #46
  409e08:	strh	w8, [x19]
  409e0c:	bl	403310 <__errno_location@plt>
  409e10:	mov	x24, x0
  409e14:	str	wzr, [x0]
  409e18:	mov	w1, #0x3                   	// #3
  409e1c:	mov	x0, x23
  409e20:	bl	402cc0 <pathconf@plt>
  409e24:	ldr	w8, [x24]
  409e28:	ldurh	w9, [x29, #-4]
  409e2c:	cmp	w8, #0x0
  409e30:	cset	w8, eq  // eq = none
  409e34:	sub	x8, x0, x8
  409e38:	strh	w9, [x19]
  409e3c:	cmn	x8, #0x1
  409e40:	mov	w9, #0xe                   	// #14
  409e44:	csinv	x9, x9, xzr, ne  // ne = any
  409e48:	cmp	x8, #0x0
  409e4c:	csel	x8, x8, x9, ge  // ge = tcont
  409e50:	str	x8, [sp, #16]
  409e54:	cmp	x8, x21
  409e58:	b.cc	409d94 <__fxstatat@plt+0x69a4>  // b.lo, b.ul, b.last
  409e5c:	b	409db0 <__fxstatat@plt+0x69c0>
  409e60:	cbz	x27, 409eac <__fxstatat@plt+0x6abc>
  409e64:	mov	x0, x27
  409e68:	bl	402f50 <closedir@plt>
  409e6c:	b	409eac <__fxstatat@plt+0x6abc>
  409e70:	mov	x19, x0
  409e74:	cbz	x27, 409e80 <__fxstatat@plt+0x6a90>
  409e78:	mov	x0, x27
  409e7c:	bl	402f50 <closedir@plt>
  409e80:	mov	x0, x23
  409e84:	bl	4030e0 <free@plt>
  409e88:	mov	x23, xzr
  409e8c:	str	w20, [x19]
  409e90:	b	409eac <__fxstatat@plt+0x6abc>
  409e94:	mov	x0, x23
  409e98:	bl	4030e0 <free@plt>
  409e9c:	bl	403310 <__errno_location@plt>
  409ea0:	mov	w8, #0xc                   	// #12
  409ea4:	mov	x23, xzr
  409ea8:	str	w8, [x0]
  409eac:	mov	x0, x23
  409eb0:	ldp	x20, x19, [sp, #208]
  409eb4:	ldp	x22, x21, [sp, #192]
  409eb8:	ldp	x24, x23, [sp, #176]
  409ebc:	ldp	x26, x25, [sp, #160]
  409ec0:	ldp	x28, x27, [sp, #144]
  409ec4:	ldp	x29, x30, [sp, #128]
  409ec8:	add	sp, sp, #0xe0
  409ecc:	ret
  409ed0:	mov	w3, #0x1                   	// #1
  409ed4:	b	409920 <__fxstatat@plt+0x6530>
  409ed8:	stp	x29, x30, [sp, #-16]!
  409edc:	mov	w3, wzr
  409ee0:	mov	x29, sp
  409ee4:	bl	409920 <__fxstatat@plt+0x6530>
  409ee8:	cbz	x0, 409ef4 <__fxstatat@plt+0x6b04>
  409eec:	ldp	x29, x30, [sp], #16
  409ef0:	ret
  409ef4:	bl	410ba0 <__fxstatat@plt+0xd7b0>
  409ef8:	stp	x29, x30, [sp, #-32]!
  409efc:	str	x19, [sp, #16]
  409f00:	mov	x29, sp
  409f04:	cbz	x1, 409f44 <__fxstatat@plt+0x6b54>
  409f08:	ldrb	w8, [x1]
  409f0c:	cbz	w8, 409f44 <__fxstatat@plt+0x6b54>
  409f10:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  409f14:	ldr	x5, [x8, #1272]
  409f18:	adrp	x19, 414000 <__fxstatat@plt+0x10c10>
  409f1c:	adrp	x2, 414000 <__fxstatat@plt+0x10c10>
  409f20:	add	x19, x19, #0xf70
  409f24:	add	x2, x2, #0xf90
  409f28:	mov	w4, #0x4                   	// #4
  409f2c:	mov	x3, x19
  409f30:	bl	411b68 <__fxstatat@plt+0xe778>
  409f34:	ldr	w0, [x19, x0, lsl #2]
  409f38:	ldr	x19, [sp, #16]
  409f3c:	ldp	x29, x30, [sp], #32
  409f40:	ret
  409f44:	mov	w0, #0x2                   	// #2
  409f48:	ldr	x19, [sp, #16]
  409f4c:	ldp	x29, x30, [sp], #32
  409f50:	ret
  409f54:	stp	x29, x30, [sp, #-32]!
  409f58:	str	x19, [sp, #16]
  409f5c:	mov	x29, sp
  409f60:	cbz	x1, 409f78 <__fxstatat@plt+0x6b88>
  409f64:	ldrb	w8, [x1]
  409f68:	cbz	w8, 409f78 <__fxstatat@plt+0x6b88>
  409f6c:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  409f70:	ldr	x5, [x8, #1272]
  409f74:	b	409fa4 <__fxstatat@plt+0x6bb4>
  409f78:	adrp	x0, 414000 <__fxstatat@plt+0x10c10>
  409f7c:	add	x0, x0, #0xfd9
  409f80:	bl	403330 <getenv@plt>
  409f84:	cbz	x0, 409fd0 <__fxstatat@plt+0x6be0>
  409f88:	ldrb	w8, [x0]
  409f8c:	mov	x1, x0
  409f90:	cbz	w8, 409fd0 <__fxstatat@plt+0x6be0>
  409f94:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  409f98:	ldr	x5, [x8, #1272]
  409f9c:	adrp	x0, 414000 <__fxstatat@plt+0x10c10>
  409fa0:	add	x0, x0, #0xfd8
  409fa4:	adrp	x19, 414000 <__fxstatat@plt+0x10c10>
  409fa8:	adrp	x2, 414000 <__fxstatat@plt+0x10c10>
  409fac:	add	x19, x19, #0xf70
  409fb0:	add	x2, x2, #0xf90
  409fb4:	mov	w4, #0x4                   	// #4
  409fb8:	mov	x3, x19
  409fbc:	bl	411b68 <__fxstatat@plt+0xe778>
  409fc0:	ldr	w0, [x19, x0, lsl #2]
  409fc4:	ldr	x19, [sp, #16]
  409fc8:	ldp	x29, x30, [sp], #32
  409fcc:	ret
  409fd0:	mov	w0, #0x2                   	// #2
  409fd4:	ldr	x19, [sp, #16]
  409fd8:	ldp	x29, x30, [sp], #32
  409fdc:	ret
  409fe0:	cbz	x0, 40a02c <__fxstatat@plt+0x6c3c>
  409fe4:	cbz	x1, 40a038 <__fxstatat@plt+0x6c48>
  409fe8:	mov	x9, x0
  409fec:	mov	x10, x1
  409ff0:	mov	x8, x10
  409ff4:	udiv	x10, x9, x10
  409ff8:	msub	x10, x10, x8, x9
  409ffc:	mov	x9, x8
  40a000:	cbnz	x10, 409ff0 <__fxstatat@plt+0x6c00>
  40a004:	udiv	x8, x0, x8
  40a008:	umulh	x9, x1, x8
  40a00c:	mul	x8, x1, x8
  40a010:	cmp	xzr, x9
  40a014:	cset	w9, ne  // ne = any
  40a018:	cmp	x8, x2
  40a01c:	b.hi	40a038 <__fxstatat@plt+0x6c48>  // b.pmore
  40a020:	cbnz	w9, 40a038 <__fxstatat@plt+0x6c48>
  40a024:	mov	x0, x8
  40a028:	ret
  40a02c:	cmp	x1, #0x0
  40a030:	mov	w8, #0x2000                	// #8192
  40a034:	csel	x0, x1, x8, ne  // ne = any
  40a038:	cmp	x0, x2
  40a03c:	csel	x8, x2, x0, hi  // hi = pmore
  40a040:	mov	x0, x8
  40a044:	ret
  40a048:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  40a04c:	str	x0, [x8, #2448]
  40a050:	ret
  40a054:	stp	x29, x30, [sp, #-48]!
  40a058:	stp	x20, x19, [sp, #32]
  40a05c:	adrp	x20, 426000 <__fxstatat@plt+0x22c10>
  40a060:	ldr	x19, [x20, #1320]
  40a064:	str	x21, [sp, #16]
  40a068:	mov	x29, sp
  40a06c:	mov	x0, x19
  40a070:	bl	411258 <__fxstatat@plt+0xde68>
  40a074:	cbz	x0, 40a08c <__fxstatat@plt+0x6c9c>
  40a078:	mov	w2, #0x1                   	// #1
  40a07c:	mov	x0, x19
  40a080:	mov	x1, xzr
  40a084:	bl	411298 <__fxstatat@plt+0xdea8>
  40a088:	cbz	w0, 40a0a0 <__fxstatat@plt+0x6cb0>
  40a08c:	mov	w19, wzr
  40a090:	ldr	x0, [x20, #1320]
  40a094:	bl	411cc0 <__fxstatat@plt+0xe8d0>
  40a098:	tbz	w19, #0, 40a0bc <__fxstatat@plt+0x6ccc>
  40a09c:	b	40a0d0 <__fxstatat@plt+0x6ce0>
  40a0a0:	ldr	x0, [x20, #1320]
  40a0a4:	bl	411210 <__fxstatat@plt+0xde20>
  40a0a8:	cmp	w0, #0x0
  40a0ac:	cset	w19, ne  // ne = any
  40a0b0:	ldr	x0, [x20, #1320]
  40a0b4:	bl	411cc0 <__fxstatat@plt+0xe8d0>
  40a0b8:	tbnz	w19, #0, 40a0d0 <__fxstatat@plt+0x6ce0>
  40a0bc:	cbnz	w0, 40a0d0 <__fxstatat@plt+0x6ce0>
  40a0c0:	ldp	x20, x19, [sp, #32]
  40a0c4:	ldr	x21, [sp, #16]
  40a0c8:	ldp	x29, x30, [sp], #48
  40a0cc:	b	40a168 <__fxstatat@plt+0x6d78>
  40a0d0:	adrp	x1, 415000 <__fxstatat@plt+0x11c10>
  40a0d4:	add	x1, x1, #0x15
  40a0d8:	mov	w2, #0x5                   	// #5
  40a0dc:	mov	x0, xzr
  40a0e0:	bl	403270 <dcgettext@plt>
  40a0e4:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  40a0e8:	ldr	x21, [x8, #2448]
  40a0ec:	mov	x19, x0
  40a0f0:	bl	403310 <__errno_location@plt>
  40a0f4:	ldr	w20, [x0]
  40a0f8:	cbnz	x21, 40a118 <__fxstatat@plt+0x6d28>
  40a0fc:	adrp	x2, 414000 <__fxstatat@plt+0x10c10>
  40a100:	add	x2, x2, #0x9e3
  40a104:	mov	w0, wzr
  40a108:	mov	w1, w20
  40a10c:	mov	x3, x19
  40a110:	bl	402bc0 <error@plt>
  40a114:	b	40a13c <__fxstatat@plt+0x6d4c>
  40a118:	mov	x0, x21
  40a11c:	bl	40de14 <__fxstatat@plt+0xaa24>
  40a120:	adrp	x2, 415000 <__fxstatat@plt+0x11c10>
  40a124:	mov	x3, x0
  40a128:	add	x2, x2, #0x28
  40a12c:	mov	w0, wzr
  40a130:	mov	w1, w20
  40a134:	mov	x4, x19
  40a138:	bl	402bc0 <error@plt>
  40a13c:	bl	40a168 <__fxstatat@plt+0x6d78>
  40a140:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  40a144:	ldr	w0, [x8, #1176]
  40a148:	bl	402b60 <_exit@plt>
  40a14c:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  40a150:	str	x0, [x8, #2464]
  40a154:	ret
  40a158:	and	w8, w0, #0x1
  40a15c:	adrp	x9, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  40a160:	strb	w8, [x9, #2456]
  40a164:	ret
  40a168:	stp	x29, x30, [sp, #-48]!
  40a16c:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  40a170:	ldr	x0, [x8, #1312]
  40a174:	str	x21, [sp, #16]
  40a178:	stp	x20, x19, [sp, #32]
  40a17c:	mov	x29, sp
  40a180:	bl	411cc0 <__fxstatat@plt+0xe8d0>
  40a184:	cbz	w0, 40a1a4 <__fxstatat@plt+0x6db4>
  40a188:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  40a18c:	ldrb	w8, [x8, #2456]
  40a190:	cbz	w8, 40a1c4 <__fxstatat@plt+0x6dd4>
  40a194:	bl	403310 <__errno_location@plt>
  40a198:	ldr	w8, [x0]
  40a19c:	cmp	w8, #0x20
  40a1a0:	b.ne	40a1c4 <__fxstatat@plt+0x6dd4>  // b.any
  40a1a4:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  40a1a8:	ldr	x0, [x8, #1288]
  40a1ac:	bl	411cc0 <__fxstatat@plt+0xe8d0>
  40a1b0:	cbnz	w0, 40a230 <__fxstatat@plt+0x6e40>
  40a1b4:	ldp	x20, x19, [sp, #32]
  40a1b8:	ldr	x21, [sp, #16]
  40a1bc:	ldp	x29, x30, [sp], #48
  40a1c0:	ret
  40a1c4:	adrp	x1, 415000 <__fxstatat@plt+0x11c10>
  40a1c8:	add	x1, x1, #0x2f
  40a1cc:	mov	w2, #0x5                   	// #5
  40a1d0:	mov	x0, xzr
  40a1d4:	bl	403270 <dcgettext@plt>
  40a1d8:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  40a1dc:	ldr	x21, [x8, #2464]
  40a1e0:	mov	x19, x0
  40a1e4:	bl	403310 <__errno_location@plt>
  40a1e8:	ldr	w20, [x0]
  40a1ec:	cbnz	x21, 40a20c <__fxstatat@plt+0x6e1c>
  40a1f0:	adrp	x2, 414000 <__fxstatat@plt+0x10c10>
  40a1f4:	add	x2, x2, #0x9e3
  40a1f8:	mov	w0, wzr
  40a1fc:	mov	w1, w20
  40a200:	mov	x3, x19
  40a204:	bl	402bc0 <error@plt>
  40a208:	b	40a230 <__fxstatat@plt+0x6e40>
  40a20c:	mov	x0, x21
  40a210:	bl	40de14 <__fxstatat@plt+0xaa24>
  40a214:	adrp	x2, 415000 <__fxstatat@plt+0x11c10>
  40a218:	mov	x3, x0
  40a21c:	add	x2, x2, #0x28
  40a220:	mov	w0, wzr
  40a224:	mov	w1, w20
  40a228:	mov	x4, x19
  40a22c:	bl	402bc0 <error@plt>
  40a230:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  40a234:	ldr	w0, [x8, #1176]
  40a238:	bl	402b60 <_exit@plt>
  40a23c:	stp	x29, x30, [sp, #-16]!
  40a240:	mov	x29, sp
  40a244:	bl	40a2b0 <__fxstatat@plt+0x6ec0>
  40a248:	cbz	x0, 40a254 <__fxstatat@plt+0x6e64>
  40a24c:	ldp	x29, x30, [sp], #16
  40a250:	ret
  40a254:	bl	410ba0 <__fxstatat@plt+0xd7b0>
  40a258:	stp	x29, x30, [sp, #-48]!
  40a25c:	str	x21, [sp, #16]
  40a260:	stp	x20, x19, [sp, #32]
  40a264:	mov	x20, x0
  40a268:	ldrb	w8, [x20], #-1
  40a26c:	mov	x29, sp
  40a270:	mov	x19, x0
  40a274:	cmp	w8, #0x2f
  40a278:	cset	w21, eq  // eq = none
  40a27c:	bl	40a348 <__fxstatat@plt+0x6f58>
  40a280:	sub	x8, x0, x19
  40a284:	mov	x0, x8
  40a288:	cmp	x8, x21
  40a28c:	b.ls	40a2a0 <__fxstatat@plt+0x6eb0>  // b.plast
  40a290:	ldrb	w8, [x20, x0]
  40a294:	cmp	w8, #0x2f
  40a298:	sub	x8, x0, #0x1
  40a29c:	b.eq	40a284 <__fxstatat@plt+0x6e94>  // b.none
  40a2a0:	ldp	x20, x19, [sp, #32]
  40a2a4:	ldr	x21, [sp, #16]
  40a2a8:	ldp	x29, x30, [sp], #48
  40a2ac:	ret
  40a2b0:	stp	x29, x30, [sp, #-48]!
  40a2b4:	stp	x22, x21, [sp, #16]
  40a2b8:	stp	x20, x19, [sp, #32]
  40a2bc:	mov	x21, x0
  40a2c0:	ldrb	w8, [x21], #-1
  40a2c4:	mov	x29, sp
  40a2c8:	mov	x19, x0
  40a2cc:	cmp	w8, #0x2f
  40a2d0:	cset	w22, eq  // eq = none
  40a2d4:	bl	40a348 <__fxstatat@plt+0x6f58>
  40a2d8:	sub	x8, x0, x19
  40a2dc:	mov	x20, x8
  40a2e0:	cmp	x8, x22
  40a2e4:	b.ls	40a2f8 <__fxstatat@plt+0x6f08>  // b.plast
  40a2e8:	ldrb	w8, [x21, x20]
  40a2ec:	cmp	w8, #0x2f
  40a2f0:	sub	x8, x20, #0x1
  40a2f4:	b.eq	40a2dc <__fxstatat@plt+0x6eec>  // b.none
  40a2f8:	cmp	x20, #0x0
  40a2fc:	cinc	x8, x20, eq  // eq = none
  40a300:	add	x0, x8, #0x1
  40a304:	bl	402db0 <malloc@plt>
  40a308:	mov	x21, x0
  40a30c:	cbz	x0, 40a334 <__fxstatat@plt+0x6f44>
  40a310:	mov	x0, x21
  40a314:	mov	x1, x19
  40a318:	mov	x2, x20
  40a31c:	bl	402b50 <memcpy@plt>
  40a320:	cbnz	x20, 40a330 <__fxstatat@plt+0x6f40>
  40a324:	mov	w8, #0x2e                  	// #46
  40a328:	mov	w20, #0x1                   	// #1
  40a32c:	strb	w8, [x21]
  40a330:	strb	wzr, [x21, x20]
  40a334:	mov	x0, x21
  40a338:	ldp	x20, x19, [sp, #32]
  40a33c:	ldp	x22, x21, [sp, #16]
  40a340:	ldp	x29, x30, [sp], #48
  40a344:	ret
  40a348:	sub	x0, x0, #0x1
  40a34c:	ldrb	w10, [x0, #1]!
  40a350:	cmp	w10, #0x2f
  40a354:	b.eq	40a34c <__fxstatat@plt+0x6f5c>  // b.none
  40a358:	mov	w8, wzr
  40a35c:	mov	x9, x0
  40a360:	and	w10, w10, #0xff
  40a364:	cmp	w10, #0x2f
  40a368:	b.ne	40a380 <__fxstatat@plt+0x6f90>  // b.any
  40a36c:	ldrb	w10, [x9, #1]!
  40a370:	mov	w8, #0x1                   	// #1
  40a374:	and	w10, w10, #0xff
  40a378:	cmp	w10, #0x2f
  40a37c:	b.eq	40a36c <__fxstatat@plt+0x6f7c>  // b.none
  40a380:	cbz	w10, 40a3a4 <__fxstatat@plt+0x6fb4>
  40a384:	tst	w8, #0x1
  40a388:	csel	x0, x9, x0, ne  // ne = any
  40a38c:	ldrb	w10, [x9, #1]!
  40a390:	mov	w8, wzr
  40a394:	and	w10, w10, #0xff
  40a398:	cmp	w10, #0x2f
  40a39c:	b.ne	40a380 <__fxstatat@plt+0x6f90>  // b.any
  40a3a0:	b	40a36c <__fxstatat@plt+0x6f7c>
  40a3a4:	ret
  40a3a8:	stp	x29, x30, [sp, #-32]!
  40a3ac:	str	x19, [sp, #16]
  40a3b0:	mov	x29, sp
  40a3b4:	mov	x19, x0
  40a3b8:	bl	402b80 <strlen@plt>
  40a3bc:	mov	x8, x0
  40a3c0:	sub	x9, x19, #0x1
  40a3c4:	mov	x0, x8
  40a3c8:	cmp	x8, #0x2
  40a3cc:	b.cc	40a3e0 <__fxstatat@plt+0x6ff0>  // b.lo, b.ul, b.last
  40a3d0:	ldrb	w8, [x9, x0]
  40a3d4:	cmp	w8, #0x2f
  40a3d8:	sub	x8, x0, #0x1
  40a3dc:	b.eq	40a3c4 <__fxstatat@plt+0x6fd4>  // b.none
  40a3e0:	ldr	x19, [sp, #16]
  40a3e4:	ldp	x29, x30, [sp], #32
  40a3e8:	ret
  40a3ec:	b	402fc0 <posix_fadvise@plt>
  40a3f0:	cbz	x0, 40a420 <__fxstatat@plt+0x7030>
  40a3f4:	stp	x29, x30, [sp, #-32]!
  40a3f8:	str	x19, [sp, #16]
  40a3fc:	mov	x29, sp
  40a400:	mov	w19, w1
  40a404:	bl	402d40 <fileno@plt>
  40a408:	mov	w3, w19
  40a40c:	ldr	x19, [sp, #16]
  40a410:	mov	x1, xzr
  40a414:	mov	x2, xzr
  40a418:	ldp	x29, x30, [sp], #32
  40a41c:	b	402fc0 <posix_fadvise@plt>
  40a420:	ret
  40a424:	sub	sp, sp, #0xe0
  40a428:	stp	x29, x30, [sp, #208]
  40a42c:	add	x29, sp, #0xd0
  40a430:	stp	x2, x3, [x29, #-80]
  40a434:	stp	x4, x5, [x29, #-64]
  40a438:	stp	x6, x7, [x29, #-48]
  40a43c:	stp	q1, q2, [sp, #16]
  40a440:	stp	q3, q4, [sp, #48]
  40a444:	str	q0, [sp]
  40a448:	stp	q5, q6, [sp, #80]
  40a44c:	str	q7, [sp, #112]
  40a450:	tbnz	w1, #6, 40a45c <__fxstatat@plt+0x706c>
  40a454:	mov	w2, wzr
  40a458:	b	40a4b4 <__fxstatat@plt+0x70c4>
  40a45c:	mov	x9, #0xffffffffffffffd0    	// #-48
  40a460:	mov	x11, sp
  40a464:	sub	x12, x29, #0x50
  40a468:	movk	x9, #0xff80, lsl #32
  40a46c:	add	x10, x29, #0x10
  40a470:	mov	x8, #0xffffffffffffffd0    	// #-48
  40a474:	add	x11, x11, #0x80
  40a478:	add	x12, x12, #0x30
  40a47c:	stp	x11, x9, [x29, #-16]
  40a480:	stp	x10, x12, [x29, #-32]
  40a484:	tbz	w8, #31, 40a4a4 <__fxstatat@plt+0x70b4>
  40a488:	add	w9, w8, #0x8
  40a48c:	cmn	w8, #0x8
  40a490:	stur	w9, [x29, #-8]
  40a494:	b.gt	40a4a4 <__fxstatat@plt+0x70b4>
  40a498:	ldur	x9, [x29, #-24]
  40a49c:	add	x8, x9, x8
  40a4a0:	b	40a4b0 <__fxstatat@plt+0x70c0>
  40a4a4:	ldur	x8, [x29, #-32]
  40a4a8:	add	x9, x8, #0x8
  40a4ac:	stur	x9, [x29, #-32]
  40a4b0:	ldr	w2, [x8]
  40a4b4:	bl	402de0 <open@plt>
  40a4b8:	bl	40f258 <__fxstatat@plt+0xbe68>
  40a4bc:	ldp	x29, x30, [sp, #208]
  40a4c0:	add	sp, sp, #0xe0
  40a4c4:	ret
  40a4c8:	stp	x29, x30, [sp, #-48]!
  40a4cc:	stp	x22, x21, [sp, #16]
  40a4d0:	stp	x20, x19, [sp, #32]
  40a4d4:	mov	x29, sp
  40a4d8:	cbz	x0, 40a538 <__fxstatat@plt+0x7148>
  40a4dc:	mov	x20, x0
  40a4e0:	mov	w0, #0x18                  	// #24
  40a4e4:	mov	x21, x2
  40a4e8:	mov	x22, x1
  40a4ec:	bl	410864 <__fxstatat@plt+0xd474>
  40a4f0:	mov	x19, x0
  40a4f4:	mov	x0, x22
  40a4f8:	bl	410b48 <__fxstatat@plt+0xd758>
  40a4fc:	str	x0, [x19]
  40a500:	ldr	q0, [x21]
  40a504:	mov	x0, x20
  40a508:	mov	x1, x19
  40a50c:	ext	v0.16b, v0.16b, v0.16b, #8
  40a510:	stur	q0, [x19, #8]
  40a514:	bl	40b824 <__fxstatat@plt+0x8434>
  40a518:	cbz	x0, 40a548 <__fxstatat@plt+0x7158>
  40a51c:	cmp	x0, x19
  40a520:	b.eq	40a538 <__fxstatat@plt+0x7148>  // b.none
  40a524:	mov	x0, x19
  40a528:	ldp	x20, x19, [sp, #32]
  40a52c:	ldp	x22, x21, [sp, #16]
  40a530:	ldp	x29, x30, [sp], #48
  40a534:	b	40bb60 <__fxstatat@plt+0x8770>
  40a538:	ldp	x20, x19, [sp, #32]
  40a53c:	ldp	x22, x21, [sp, #16]
  40a540:	ldp	x29, x30, [sp], #48
  40a544:	ret
  40a548:	bl	410ba0 <__fxstatat@plt+0xd7b0>
  40a54c:	cbz	x0, 40a584 <__fxstatat@plt+0x7194>
  40a550:	sub	sp, sp, #0x30
  40a554:	stp	x29, x30, [sp, #32]
  40a558:	str	x1, [sp, #8]
  40a55c:	ldr	q0, [x2]
  40a560:	add	x1, sp, #0x8
  40a564:	add	x29, sp, #0x20
  40a568:	ext	v0.16b, v0.16b, v0.16b, #8
  40a56c:	stur	q0, [sp, #16]
  40a570:	bl	40aa7c <__fxstatat@plt+0x768c>
  40a574:	ldp	x29, x30, [sp, #32]
  40a578:	cmp	x0, #0x0
  40a57c:	cset	w0, ne  // ne = any
  40a580:	add	sp, sp, #0x30
  40a584:	ret
  40a588:	and	w8, w0, #0xf000
  40a58c:	sub	w8, w8, #0x1, lsl #12
  40a590:	lsr	w8, w8, #12
  40a594:	cmp	w8, #0xb
  40a598:	b.hi	40a5c8 <__fxstatat@plt+0x71d8>  // b.pmore
  40a59c:	adrp	x9, 415000 <__fxstatat@plt+0x11c10>
  40a5a0:	add	x9, x9, #0x3b
  40a5a4:	adr	x10, 40a5b8 <__fxstatat@plt+0x71c8>
  40a5a8:	ldrb	w11, [x9, x8]
  40a5ac:	add	x10, x10, x11, lsl #2
  40a5b0:	mov	w8, #0x2d                  	// #45
  40a5b4:	br	x10
  40a5b8:	mov	w8, #0x70                  	// #112
  40a5bc:	b	40a5ec <__fxstatat@plt+0x71fc>
  40a5c0:	mov	w8, #0x63                  	// #99
  40a5c4:	b	40a5ec <__fxstatat@plt+0x71fc>
  40a5c8:	mov	w8, #0x3f                  	// #63
  40a5cc:	b	40a5ec <__fxstatat@plt+0x71fc>
  40a5d0:	mov	w8, #0x64                  	// #100
  40a5d4:	b	40a5ec <__fxstatat@plt+0x71fc>
  40a5d8:	mov	w8, #0x6c                  	// #108
  40a5dc:	b	40a5ec <__fxstatat@plt+0x71fc>
  40a5e0:	mov	w8, #0x73                  	// #115
  40a5e4:	b	40a5ec <__fxstatat@plt+0x71fc>
  40a5e8:	mov	w8, #0x62                  	// #98
  40a5ec:	strb	w8, [x1]
  40a5f0:	tst	w0, #0x100
  40a5f4:	mov	w8, #0x72                  	// #114
  40a5f8:	mov	w9, #0x2d                  	// #45
  40a5fc:	mov	w10, #0x77                  	// #119
  40a600:	csel	w14, w9, w8, eq  // eq = none
  40a604:	tst	w0, #0x80
  40a608:	mov	w11, #0x53                  	// #83
  40a60c:	mov	w12, #0x73                  	// #115
  40a610:	mov	w13, #0x78                  	// #120
  40a614:	strb	w14, [x1, #1]
  40a618:	csel	w14, w9, w10, eq  // eq = none
  40a61c:	tst	w0, #0x40
  40a620:	strb	w14, [x1, #2]
  40a624:	csel	w14, w12, w11, ne  // ne = any
  40a628:	csel	w15, w13, w9, ne  // ne = any
  40a62c:	tst	w0, #0x800
  40a630:	csel	w14, w15, w14, eq  // eq = none
  40a634:	tst	w0, #0x20
  40a638:	strb	w14, [x1, #3]
  40a63c:	csel	w14, w9, w8, eq  // eq = none
  40a640:	tst	w0, #0x10
  40a644:	strb	w14, [x1, #4]
  40a648:	csel	w14, w9, w10, eq  // eq = none
  40a64c:	tst	w0, #0x8
  40a650:	csel	w11, w12, w11, ne  // ne = any
  40a654:	csel	w12, w13, w9, ne  // ne = any
  40a658:	tst	w0, #0x400
  40a65c:	csel	w11, w12, w11, eq  // eq = none
  40a660:	tst	w0, #0x4
  40a664:	csel	w8, w9, w8, eq  // eq = none
  40a668:	tst	w0, #0x2
  40a66c:	mov	w15, #0x54                  	// #84
  40a670:	strb	w14, [x1, #5]
  40a674:	mov	w14, #0x74                  	// #116
  40a678:	strb	w8, [x1, #7]
  40a67c:	csel	w8, w9, w10, eq  // eq = none
  40a680:	tst	w0, #0x1
  40a684:	strb	w8, [x1, #8]
  40a688:	csel	w8, w14, w15, ne  // ne = any
  40a68c:	csel	w9, w13, w9, ne  // ne = any
  40a690:	tst	w0, #0x200
  40a694:	mov	w12, #0x20                  	// #32
  40a698:	csel	w8, w9, w8, eq  // eq = none
  40a69c:	strb	w11, [x1, #6]
  40a6a0:	strb	w8, [x1, #9]
  40a6a4:	strh	w12, [x1, #10]
  40a6a8:	ret
  40a6ac:	ldr	w0, [x0, #16]
  40a6b0:	b	40a588 <__fxstatat@plt+0x7198>
  40a6b4:	stp	x29, x30, [sp, #-16]!
  40a6b8:	mov	x29, sp
  40a6bc:	bl	40a6d0 <__fxstatat@plt+0x72e0>
  40a6c0:	cbz	x0, 40a6cc <__fxstatat@plt+0x72dc>
  40a6c4:	ldp	x29, x30, [sp], #16
  40a6c8:	ret
  40a6cc:	bl	410ba0 <__fxstatat@plt+0xd7b0>
  40a6d0:	stp	x29, x30, [sp, #-80]!
  40a6d4:	stp	x26, x25, [sp, #16]
  40a6d8:	stp	x24, x23, [sp, #32]
  40a6dc:	stp	x22, x21, [sp, #48]
  40a6e0:	stp	x20, x19, [sp, #64]
  40a6e4:	mov	x29, sp
  40a6e8:	mov	x20, x2
  40a6ec:	mov	x19, x1
  40a6f0:	mov	x21, x0
  40a6f4:	bl	40a348 <__fxstatat@plt+0x6f58>
  40a6f8:	mov	x22, x0
  40a6fc:	bl	40a3a8 <__fxstatat@plt+0x6fb8>
  40a700:	sub	x8, x22, x21
  40a704:	mov	x24, x0
  40a708:	add	x23, x8, x0
  40a70c:	mov	x0, x19
  40a710:	bl	402b80 <strlen@plt>
  40a714:	mov	x22, x0
  40a718:	cbz	x24, 40a734 <__fxstatat@plt+0x7344>
  40a71c:	add	x8, x23, x21
  40a720:	ldurb	w8, [x8, #-1]
  40a724:	cmp	w8, #0x2f
  40a728:	b.ne	40a748 <__fxstatat@plt+0x7358>  // b.any
  40a72c:	mov	w25, wzr
  40a730:	b	40a758 <__fxstatat@plt+0x7368>
  40a734:	ldrb	w8, [x19]
  40a738:	cmp	w8, #0x2f
  40a73c:	mov	w8, #0x2e                  	// #46
  40a740:	csel	w25, w8, wzr, eq  // eq = none
  40a744:	b	40a758 <__fxstatat@plt+0x7368>
  40a748:	ldrb	w8, [x19]
  40a74c:	cmp	w8, #0x2f
  40a750:	mov	w8, #0x2f                  	// #47
  40a754:	csel	w25, wzr, w8, eq  // eq = none
  40a758:	cmp	w25, #0x0
  40a75c:	add	x8, x22, x23
  40a760:	cinc	x8, x8, ne  // ne = any
  40a764:	add	x0, x8, #0x1
  40a768:	cset	w26, ne  // ne = any
  40a76c:	bl	402db0 <malloc@plt>
  40a770:	mov	x24, x0
  40a774:	cbz	x0, 40a7b0 <__fxstatat@plt+0x73c0>
  40a778:	mov	x3, #0xffffffffffffffff    	// #-1
  40a77c:	mov	x0, x24
  40a780:	mov	x1, x21
  40a784:	mov	x2, x23
  40a788:	bl	403240 <__mempcpy_chk@plt>
  40a78c:	strb	w25, [x0]
  40a790:	add	x0, x0, x26
  40a794:	cbz	x20, 40a79c <__fxstatat@plt+0x73ac>
  40a798:	str	x0, [x20]
  40a79c:	mov	x3, #0xffffffffffffffff    	// #-1
  40a7a0:	mov	x1, x19
  40a7a4:	mov	x2, x22
  40a7a8:	bl	403240 <__mempcpy_chk@plt>
  40a7ac:	strb	wzr, [x0]
  40a7b0:	mov	x0, x24
  40a7b4:	ldp	x20, x19, [sp, #64]
  40a7b8:	ldp	x22, x21, [sp, #48]
  40a7bc:	ldp	x24, x23, [sp, #32]
  40a7c0:	ldp	x26, x25, [sp, #16]
  40a7c4:	ldp	x29, x30, [sp], #80
  40a7c8:	ret
  40a7cc:	stp	x29, x30, [sp, #-48]!
  40a7d0:	stp	x22, x21, [sp, #16]
  40a7d4:	stp	x20, x19, [sp, #32]
  40a7d8:	mov	x29, sp
  40a7dc:	cbz	x2, 40a820 <__fxstatat@plt+0x7430>
  40a7e0:	mov	x20, x2
  40a7e4:	mov	x21, x1
  40a7e8:	mov	w22, w0
  40a7ec:	mov	x19, xzr
  40a7f0:	mov	w0, w22
  40a7f4:	mov	x1, x21
  40a7f8:	mov	x2, x20
  40a7fc:	bl	40e2e4 <__fxstatat@plt+0xaef4>
  40a800:	cmn	x0, #0x1
  40a804:	b.eq	40a830 <__fxstatat@plt+0x7440>  // b.none
  40a808:	cbz	x0, 40a828 <__fxstatat@plt+0x7438>
  40a80c:	add	x19, x0, x19
  40a810:	subs	x20, x20, x0
  40a814:	add	x21, x21, x0
  40a818:	b.ne	40a7f0 <__fxstatat@plt+0x7400>  // b.any
  40a81c:	b	40a830 <__fxstatat@plt+0x7440>
  40a820:	mov	x19, xzr
  40a824:	b	40a830 <__fxstatat@plt+0x7440>
  40a828:	bl	403310 <__errno_location@plt>
  40a82c:	str	wzr, [x0]
  40a830:	mov	x0, x19
  40a834:	ldp	x20, x19, [sp, #32]
  40a838:	ldp	x22, x21, [sp, #16]
  40a83c:	ldp	x29, x30, [sp], #48
  40a840:	ret
  40a844:	stp	x29, x30, [sp, #-48]!
  40a848:	stp	x22, x21, [sp, #16]
  40a84c:	stp	x20, x19, [sp, #32]
  40a850:	mov	x29, sp
  40a854:	cbz	x2, 40a898 <__fxstatat@plt+0x74a8>
  40a858:	mov	x20, x2
  40a85c:	mov	x21, x1
  40a860:	mov	w22, w0
  40a864:	mov	x19, xzr
  40a868:	mov	w0, w22
  40a86c:	mov	x1, x21
  40a870:	mov	x2, x20
  40a874:	bl	40e360 <__fxstatat@plt+0xaf70>
  40a878:	cmn	x0, #0x1
  40a87c:	b.eq	40a8ac <__fxstatat@plt+0x74bc>  // b.none
  40a880:	cbz	x0, 40a8a0 <__fxstatat@plt+0x74b0>
  40a884:	add	x19, x0, x19
  40a888:	subs	x20, x20, x0
  40a88c:	add	x21, x21, x0
  40a890:	b.ne	40a868 <__fxstatat@plt+0x7478>  // b.any
  40a894:	b	40a8ac <__fxstatat@plt+0x74bc>
  40a898:	mov	x19, xzr
  40a89c:	b	40a8ac <__fxstatat@plt+0x74bc>
  40a8a0:	bl	403310 <__errno_location@plt>
  40a8a4:	mov	w8, #0x1c                  	// #28
  40a8a8:	str	w8, [x0]
  40a8ac:	mov	x0, x19
  40a8b0:	ldp	x20, x19, [sp, #32]
  40a8b4:	ldp	x22, x21, [sp, #16]
  40a8b8:	ldp	x29, x30, [sp], #48
  40a8bc:	ret
  40a8c0:	ldr	x0, [x0, #16]
  40a8c4:	ret
  40a8c8:	ldr	x0, [x0, #24]
  40a8cc:	ret
  40a8d0:	ldr	x0, [x0, #32]
  40a8d4:	ret
  40a8d8:	ldp	x8, x9, [x0]
  40a8dc:	cmp	x8, x9
  40a8e0:	b.cs	40a920 <__fxstatat@plt+0x7530>  // b.hs, b.nlast
  40a8e4:	mov	x0, xzr
  40a8e8:	b	40a8f8 <__fxstatat@plt+0x7508>
  40a8ec:	add	x8, x8, #0x10
  40a8f0:	cmp	x8, x9
  40a8f4:	b.cs	40a924 <__fxstatat@plt+0x7534>  // b.hs, b.nlast
  40a8f8:	ldr	x10, [x8]
  40a8fc:	cbz	x10, 40a8ec <__fxstatat@plt+0x74fc>
  40a900:	mov	x10, xzr
  40a904:	mov	x11, x8
  40a908:	ldr	x11, [x11, #8]
  40a90c:	add	x10, x10, #0x1
  40a910:	cbnz	x11, 40a908 <__fxstatat@plt+0x7518>
  40a914:	cmp	x10, x0
  40a918:	csel	x0, x10, x0, hi  // hi = pmore
  40a91c:	b	40a8ec <__fxstatat@plt+0x74fc>
  40a920:	mov	x0, xzr
  40a924:	ret
  40a928:	ldp	x9, x10, [x0]
  40a92c:	cmp	x9, x10
  40a930:	b.cs	40a96c <__fxstatat@plt+0x757c>  // b.hs, b.nlast
  40a934:	mov	x8, xzr
  40a938:	mov	x11, xzr
  40a93c:	b	40a94c <__fxstatat@plt+0x755c>
  40a940:	add	x9, x9, #0x10
  40a944:	cmp	x9, x10
  40a948:	b.cs	40a974 <__fxstatat@plt+0x7584>  // b.hs, b.nlast
  40a94c:	ldr	x12, [x9]
  40a950:	cbz	x12, 40a940 <__fxstatat@plt+0x7550>
  40a954:	mov	x12, x9
  40a958:	ldr	x12, [x12, #8]
  40a95c:	add	x8, x8, #0x1
  40a960:	cbnz	x12, 40a958 <__fxstatat@plt+0x7568>
  40a964:	add	x11, x11, #0x1
  40a968:	b	40a940 <__fxstatat@plt+0x7550>
  40a96c:	mov	x11, xzr
  40a970:	mov	x8, xzr
  40a974:	ldr	x9, [x0, #24]
  40a978:	cmp	x11, x9
  40a97c:	b.ne	40a994 <__fxstatat@plt+0x75a4>  // b.any
  40a980:	ldr	x9, [x0, #32]
  40a984:	cmp	x8, x9
  40a988:	b.ne	40a994 <__fxstatat@plt+0x75a4>  // b.any
  40a98c:	mov	w0, #0x1                   	// #1
  40a990:	ret
  40a994:	mov	w0, wzr
  40a998:	ret
  40a99c:	stp	x29, x30, [sp, #-48]!
  40a9a0:	stp	x22, x21, [sp, #16]
  40a9a4:	stp	x20, x19, [sp, #32]
  40a9a8:	ldp	x8, x9, [x0]
  40a9ac:	ldp	x20, x3, [x0, #24]
  40a9b0:	ldr	x22, [x0, #16]
  40a9b4:	mov	x19, x1
  40a9b8:	cmp	x8, x9
  40a9bc:	mov	x21, xzr
  40a9c0:	mov	x29, sp
  40a9c4:	b.cc	40aa54 <__fxstatat@plt+0x7664>  // b.lo, b.ul, b.last
  40a9c8:	adrp	x2, 415000 <__fxstatat@plt+0x11c10>
  40a9cc:	add	x2, x2, #0x47
  40a9d0:	mov	w1, #0x1                   	// #1
  40a9d4:	mov	x0, x19
  40a9d8:	bl	403050 <__fprintf_chk@plt>
  40a9dc:	adrp	x2, 415000 <__fxstatat@plt+0x11c10>
  40a9e0:	add	x2, x2, #0x5f
  40a9e4:	mov	w1, #0x1                   	// #1
  40a9e8:	mov	x0, x19
  40a9ec:	mov	x3, x22
  40a9f0:	bl	403050 <__fprintf_chk@plt>
  40a9f4:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  40a9f8:	ucvtf	d0, x20
  40a9fc:	fmov	d1, x8
  40aa00:	fmul	d0, d0, d1
  40aa04:	ucvtf	d1, x22
  40aa08:	adrp	x2, 415000 <__fxstatat@plt+0x11c10>
  40aa0c:	fdiv	d0, d0, d1
  40aa10:	add	x2, x2, #0x77
  40aa14:	mov	w1, #0x1                   	// #1
  40aa18:	mov	x0, x19
  40aa1c:	mov	x3, x20
  40aa20:	bl	403050 <__fprintf_chk@plt>
  40aa24:	mov	x0, x19
  40aa28:	mov	x3, x21
  40aa2c:	ldp	x20, x19, [sp, #32]
  40aa30:	ldp	x22, x21, [sp, #16]
  40aa34:	adrp	x2, 415000 <__fxstatat@plt+0x11c10>
  40aa38:	add	x2, x2, #0x98
  40aa3c:	mov	w1, #0x1                   	// #1
  40aa40:	ldp	x29, x30, [sp], #48
  40aa44:	b	403050 <__fprintf_chk@plt>
  40aa48:	add	x8, x8, #0x10
  40aa4c:	cmp	x8, x9
  40aa50:	b.cs	40a9c8 <__fxstatat@plt+0x75d8>  // b.hs, b.nlast
  40aa54:	ldr	x10, [x8]
  40aa58:	cbz	x10, 40aa48 <__fxstatat@plt+0x7658>
  40aa5c:	mov	x10, xzr
  40aa60:	mov	x11, x8
  40aa64:	ldr	x11, [x11, #8]
  40aa68:	add	x10, x10, #0x1
  40aa6c:	cbnz	x11, 40aa64 <__fxstatat@plt+0x7674>
  40aa70:	cmp	x10, x21
  40aa74:	csel	x21, x10, x21, hi  // hi = pmore
  40aa78:	b	40aa48 <__fxstatat@plt+0x7658>
  40aa7c:	stp	x29, x30, [sp, #-48]!
  40aa80:	stp	x20, x19, [sp, #32]
  40aa84:	ldr	x8, [x0, #16]
  40aa88:	ldr	x9, [x0, #48]
  40aa8c:	mov	x19, x0
  40aa90:	mov	x20, x1
  40aa94:	mov	x0, x1
  40aa98:	mov	x1, x8
  40aa9c:	str	x21, [sp, #16]
  40aaa0:	mov	x29, sp
  40aaa4:	blr	x9
  40aaa8:	ldr	x8, [x19, #16]
  40aaac:	cmp	x0, x8
  40aab0:	b.cs	40ab34 <__fxstatat@plt+0x7744>  // b.hs, b.nlast
  40aab4:	ldr	x8, [x19]
  40aab8:	add	x21, x8, x0, lsl #4
  40aabc:	ldr	x1, [x21]
  40aac0:	mov	x0, xzr
  40aac4:	cbz	x1, 40aafc <__fxstatat@plt+0x770c>
  40aac8:	cbz	x8, 40aafc <__fxstatat@plt+0x770c>
  40aacc:	cmp	x1, x20
  40aad0:	b.eq	40aaf8 <__fxstatat@plt+0x7708>  // b.none
  40aad4:	ldr	x8, [x19, #56]
  40aad8:	mov	x0, x20
  40aadc:	blr	x8
  40aae0:	tbnz	w0, #0, 40ab0c <__fxstatat@plt+0x771c>
  40aae4:	ldr	x21, [x21, #8]
  40aae8:	cbz	x21, 40ab20 <__fxstatat@plt+0x7730>
  40aaec:	ldr	x1, [x21]
  40aaf0:	cmp	x1, x20
  40aaf4:	b.ne	40aad4 <__fxstatat@plt+0x76e4>  // b.any
  40aaf8:	mov	x0, x20
  40aafc:	ldp	x20, x19, [sp, #32]
  40ab00:	ldr	x21, [sp, #16]
  40ab04:	ldp	x29, x30, [sp], #48
  40ab08:	ret
  40ab0c:	ldr	x0, [x21]
  40ab10:	ldp	x20, x19, [sp, #32]
  40ab14:	ldr	x21, [sp, #16]
  40ab18:	ldp	x29, x30, [sp], #48
  40ab1c:	ret
  40ab20:	mov	x0, xzr
  40ab24:	ldp	x20, x19, [sp, #32]
  40ab28:	ldr	x21, [sp, #16]
  40ab2c:	ldp	x29, x30, [sp], #48
  40ab30:	ret
  40ab34:	bl	402fb0 <abort@plt>
  40ab38:	stp	x29, x30, [sp, #-16]!
  40ab3c:	ldr	x8, [x0, #32]
  40ab40:	mov	x29, sp
  40ab44:	cbz	x8, 40ab64 <__fxstatat@plt+0x7774>
  40ab48:	ldp	x8, x9, [x0]
  40ab4c:	cmp	x8, x9
  40ab50:	b.cs	40ab70 <__fxstatat@plt+0x7780>  // b.hs, b.nlast
  40ab54:	ldr	x0, [x8], #16
  40ab58:	cbz	x0, 40ab4c <__fxstatat@plt+0x775c>
  40ab5c:	ldp	x29, x30, [sp], #16
  40ab60:	ret
  40ab64:	mov	x0, xzr
  40ab68:	ldp	x29, x30, [sp], #16
  40ab6c:	ret
  40ab70:	bl	402fb0 <abort@plt>
  40ab74:	stp	x29, x30, [sp, #-32]!
  40ab78:	stp	x20, x19, [sp, #16]
  40ab7c:	ldr	x8, [x0, #16]
  40ab80:	ldr	x9, [x0, #48]
  40ab84:	mov	x19, x0
  40ab88:	mov	x20, x1
  40ab8c:	mov	x0, x1
  40ab90:	mov	x1, x8
  40ab94:	mov	x29, sp
  40ab98:	blr	x9
  40ab9c:	ldr	x8, [x19, #16]
  40aba0:	cmp	x0, x8
  40aba4:	b.cs	40ac08 <__fxstatat@plt+0x7818>  // b.hs, b.nlast
  40aba8:	ldr	x8, [x19]
  40abac:	add	x9, x8, x0, lsl #4
  40abb0:	ldp	x10, x9, [x9]
  40abb4:	cmp	x10, x20
  40abb8:	b.eq	40abc4 <__fxstatat@plt+0x77d4>  // b.none
  40abbc:	cbnz	x9, 40abb0 <__fxstatat@plt+0x77c0>
  40abc0:	b	40abd8 <__fxstatat@plt+0x77e8>
  40abc4:	cbz	x9, 40abd8 <__fxstatat@plt+0x77e8>
  40abc8:	ldr	x0, [x9]
  40abcc:	ldp	x20, x19, [sp, #16]
  40abd0:	ldp	x29, x30, [sp], #32
  40abd4:	ret
  40abd8:	ldr	x9, [x19, #8]
  40abdc:	add	x8, x8, x0, lsl #4
  40abe0:	add	x8, x8, #0x10
  40abe4:	cmp	x8, x9
  40abe8:	b.cs	40abf8 <__fxstatat@plt+0x7808>  // b.hs, b.nlast
  40abec:	ldr	x0, [x8], #16
  40abf0:	cbz	x0, 40abe4 <__fxstatat@plt+0x77f4>
  40abf4:	b	40abcc <__fxstatat@plt+0x77dc>
  40abf8:	mov	x0, xzr
  40abfc:	ldp	x20, x19, [sp, #16]
  40ac00:	ldp	x29, x30, [sp], #32
  40ac04:	ret
  40ac08:	bl	402fb0 <abort@plt>
  40ac0c:	ldp	x9, x10, [x0]
  40ac10:	cmp	x9, x10
  40ac14:	b.cs	40ac80 <__fxstatat@plt+0x7890>  // b.hs, b.nlast
  40ac18:	mov	x11, xzr
  40ac1c:	ldr	x8, [x9]
  40ac20:	cbz	x8, 40ac64 <__fxstatat@plt+0x7874>
  40ac24:	cbz	x9, 40ac64 <__fxstatat@plt+0x7874>
  40ac28:	mov	x10, x9
  40ac2c:	cmp	x11, x2
  40ac30:	b.cs	40ac88 <__fxstatat@plt+0x7898>  // b.hs, b.nlast
  40ac34:	ldr	x8, [x10]
  40ac38:	str	x8, [x1, x11, lsl #3]
  40ac3c:	ldr	x10, [x10, #8]
  40ac40:	add	x8, x11, #0x1
  40ac44:	mov	x11, x8
  40ac48:	cbnz	x10, 40ac2c <__fxstatat@plt+0x783c>
  40ac4c:	ldr	x10, [x0, #8]
  40ac50:	add	x9, x9, #0x10
  40ac54:	cmp	x9, x10
  40ac58:	mov	x11, x8
  40ac5c:	b.cc	40ac1c <__fxstatat@plt+0x782c>  // b.lo, b.ul, b.last
  40ac60:	b	40ac78 <__fxstatat@plt+0x7888>
  40ac64:	mov	x8, x11
  40ac68:	add	x9, x9, #0x10
  40ac6c:	cmp	x9, x10
  40ac70:	mov	x11, x8
  40ac74:	b.cc	40ac1c <__fxstatat@plt+0x782c>  // b.lo, b.ul, b.last
  40ac78:	mov	x0, x8
  40ac7c:	ret
  40ac80:	mov	x0, xzr
  40ac84:	ret
  40ac88:	mov	x0, x11
  40ac8c:	ret
  40ac90:	stp	x29, x30, [sp, #-64]!
  40ac94:	stp	x24, x23, [sp, #16]
  40ac98:	stp	x22, x21, [sp, #32]
  40ac9c:	stp	x20, x19, [sp, #48]
  40aca0:	ldp	x23, x8, [x0]
  40aca4:	mov	x29, sp
  40aca8:	cmp	x23, x8
  40acac:	b.cs	40acc4 <__fxstatat@plt+0x78d4>  // b.hs, b.nlast
  40acb0:	mov	x19, x2
  40acb4:	mov	x20, x0
  40acb8:	mov	x21, x1
  40acbc:	mov	x22, xzr
  40acc0:	b	40acdc <__fxstatat@plt+0x78ec>
  40acc4:	mov	x22, xzr
  40acc8:	b	40ad14 <__fxstatat@plt+0x7924>
  40accc:	ldr	x8, [x20, #8]
  40acd0:	add	x23, x23, #0x10
  40acd4:	cmp	x23, x8
  40acd8:	b.cs	40ad14 <__fxstatat@plt+0x7924>  // b.hs, b.nlast
  40acdc:	ldr	x0, [x23]
  40ace0:	cbz	x0, 40acd0 <__fxstatat@plt+0x78e0>
  40ace4:	cbz	x23, 40acd0 <__fxstatat@plt+0x78e0>
  40ace8:	mov	x1, x19
  40acec:	blr	x21
  40acf0:	tbz	w0, #0, 40ad14 <__fxstatat@plt+0x7924>
  40acf4:	mov	x24, x23
  40acf8:	ldr	x24, [x24, #8]
  40acfc:	add	x22, x22, #0x1
  40ad00:	cbz	x24, 40accc <__fxstatat@plt+0x78dc>
  40ad04:	ldr	x0, [x24]
  40ad08:	mov	x1, x19
  40ad0c:	blr	x21
  40ad10:	tbnz	w0, #0, 40acf8 <__fxstatat@plt+0x7908>
  40ad14:	mov	x0, x22
  40ad18:	ldp	x20, x19, [sp, #48]
  40ad1c:	ldp	x22, x21, [sp, #32]
  40ad20:	ldp	x24, x23, [sp, #16]
  40ad24:	ldp	x29, x30, [sp], #64
  40ad28:	ret
  40ad2c:	ldrb	w9, [x0]
  40ad30:	cbz	w9, 40ad60 <__fxstatat@plt+0x7970>
  40ad34:	mov	x8, x0
  40ad38:	mov	x0, xzr
  40ad3c:	add	x8, x8, #0x1
  40ad40:	lsl	x10, x0, #5
  40ad44:	sub	x10, x10, x0
  40ad48:	add	x10, x10, w9, uxtb
  40ad4c:	ldrb	w9, [x8], #1
  40ad50:	udiv	x11, x10, x1
  40ad54:	msub	x0, x11, x1, x10
  40ad58:	cbnz	w9, 40ad40 <__fxstatat@plt+0x7950>
  40ad5c:	ret
  40ad60:	mov	x0, xzr
  40ad64:	ret
  40ad68:	adrp	x8, 415000 <__fxstatat@plt+0x11c10>
  40ad6c:	add	x8, x8, #0xb0
  40ad70:	ldr	w9, [x8, #16]
  40ad74:	ldr	q0, [x8]
  40ad78:	str	w9, [x0, #16]
  40ad7c:	str	q0, [x0]
  40ad80:	ret
  40ad84:	stp	x29, x30, [sp, #-64]!
  40ad88:	adrp	x8, 40a000 <__fxstatat@plt+0x6c10>
  40ad8c:	add	x8, x8, #0xf6c
  40ad90:	cmp	x2, #0x0
  40ad94:	adrp	x9, 40a000 <__fxstatat@plt+0x6c10>
  40ad98:	stp	x24, x23, [sp, #16]
  40ad9c:	stp	x22, x21, [sp, #32]
  40ada0:	mov	x21, x0
  40ada4:	add	x9, x9, #0xf7c
  40ada8:	csel	x23, x8, x2, eq  // eq = none
  40adac:	cmp	x3, #0x0
  40adb0:	mov	w0, #0x50                  	// #80
  40adb4:	stp	x20, x19, [sp, #48]
  40adb8:	mov	x29, sp
  40adbc:	mov	x19, x4
  40adc0:	mov	x22, x1
  40adc4:	csel	x24, x9, x3, eq  // eq = none
  40adc8:	bl	402db0 <malloc@plt>
  40adcc:	mov	x20, x0
  40add0:	cbz	x0, 40af54 <__fxstatat@plt+0x7b64>
  40add4:	adrp	x9, 415000 <__fxstatat@plt+0x11c10>
  40add8:	add	x9, x9, #0xb0
  40addc:	cmp	x22, #0x0
  40ade0:	csel	x8, x9, x22, eq  // eq = none
  40ade4:	cmp	x8, x9
  40ade8:	str	x8, [x20, #40]
  40adec:	b.eq	40ae70 <__fxstatat@plt+0x7a80>  // b.none
  40adf0:	ldr	s0, [x8, #8]
  40adf4:	mov	w9, #0xcccd                	// #52429
  40adf8:	movk	w9, #0x3dcc, lsl #16
  40adfc:	fmov	s1, w9
  40ae00:	fcmp	s0, s1
  40ae04:	b.le	40af48 <__fxstatat@plt+0x7b58>
  40ae08:	mov	w9, #0x6666                	// #26214
  40ae0c:	movk	w9, #0x3f66, lsl #16
  40ae10:	fmov	s1, w9
  40ae14:	fcmp	s0, s1
  40ae18:	b.pl	40af48 <__fxstatat@plt+0x7b58>  // b.nfrst
  40ae1c:	ldr	s1, [x8, #12]
  40ae20:	mov	w9, #0xcccd                	// #52429
  40ae24:	movk	w9, #0x3f8c, lsl #16
  40ae28:	fmov	s2, w9
  40ae2c:	fcmp	s1, s2
  40ae30:	b.le	40af48 <__fxstatat@plt+0x7b58>
  40ae34:	ldr	s1, [x8]
  40ae38:	fcmp	s1, #0.0
  40ae3c:	b.lt	40af48 <__fxstatat@plt+0x7b58>  // b.tstop
  40ae40:	mov	w9, #0xcccd                	// #52429
  40ae44:	movk	w9, #0x3dcc, lsl #16
  40ae48:	fmov	s2, w9
  40ae4c:	fadd	s1, s1, s2
  40ae50:	fcmp	s1, s0
  40ae54:	b.pl	40af48 <__fxstatat@plt+0x7b58>  // b.nfrst
  40ae58:	ldr	s0, [x8, #4]
  40ae5c:	fmov	s2, #1.000000000000000000e+00
  40ae60:	fcmp	s0, s2
  40ae64:	b.hi	40af48 <__fxstatat@plt+0x7b58>  // b.pmore
  40ae68:	fcmp	s1, s0
  40ae6c:	b.pl	40af48 <__fxstatat@plt+0x7b58>  // b.nfrst
  40ae70:	ldrb	w9, [x8, #16]
  40ae74:	cbnz	w9, 40ae98 <__fxstatat@plt+0x7aa8>
  40ae78:	ldr	s0, [x8, #8]
  40ae7c:	ucvtf	s1, x21
  40ae80:	mov	w8, #0x5f800000            	// #1602224128
  40ae84:	fdiv	s0, s1, s0
  40ae88:	fmov	s1, w8
  40ae8c:	fcmp	s0, s1
  40ae90:	b.ge	40af48 <__fxstatat@plt+0x7b58>  // b.tcont
  40ae94:	fcvtzu	x21, s0
  40ae98:	cmp	x21, #0xa
  40ae9c:	mov	w8, #0xa                   	// #10
  40aea0:	csel	x8, x21, x8, hi  // hi = pmore
  40aea4:	orr	x21, x8, #0x1
  40aea8:	cmn	x21, #0x1
  40aeac:	b.eq	40af48 <__fxstatat@plt+0x7b58>  // b.none
  40aeb0:	cmp	x21, #0xa
  40aeb4:	b.cc	40aeec <__fxstatat@plt+0x7afc>  // b.lo, b.ul, b.last
  40aeb8:	mov	w9, #0xc                   	// #12
  40aebc:	mov	w10, #0x9                   	// #9
  40aec0:	mov	w8, #0x3                   	// #3
  40aec4:	udiv	x11, x21, x8
  40aec8:	msub	x11, x11, x8, x21
  40aecc:	cbz	x11, 40aef0 <__fxstatat@plt+0x7b00>
  40aed0:	add	x10, x10, x9
  40aed4:	add	x10, x10, #0x4
  40aed8:	add	x8, x8, #0x2
  40aedc:	cmp	x10, x21
  40aee0:	add	x9, x9, #0x8
  40aee4:	b.cc	40aec4 <__fxstatat@plt+0x7ad4>  // b.lo, b.ul, b.last
  40aee8:	b	40aef0 <__fxstatat@plt+0x7b00>
  40aeec:	mov	w8, #0x3                   	// #3
  40aef0:	udiv	x9, x21, x8
  40aef4:	msub	x8, x9, x8, x21
  40aef8:	cbnz	x8, 40af0c <__fxstatat@plt+0x7b1c>
  40aefc:	add	x21, x21, #0x2
  40af00:	cmn	x21, #0x1
  40af04:	b.ne	40aeb0 <__fxstatat@plt+0x7ac0>  // b.any
  40af08:	b	40af48 <__fxstatat@plt+0x7b58>
  40af0c:	lsr	x8, x21, #60
  40af10:	cbnz	x8, 40af48 <__fxstatat@plt+0x7b58>
  40af14:	str	x21, [x20, #16]
  40af18:	cbz	x21, 40af48 <__fxstatat@plt+0x7b58>
  40af1c:	mov	w1, #0x10                  	// #16
  40af20:	mov	x0, x21
  40af24:	bl	4111c4 <__fxstatat@plt+0xddd4>
  40af28:	str	x0, [x20]
  40af2c:	cbz	x0, 40af48 <__fxstatat@plt+0x7b58>
  40af30:	add	x8, x0, x21, lsl #4
  40af34:	stp	xzr, xzr, [x20, #24]
  40af38:	stp	x23, x24, [x20, #48]
  40af3c:	str	x8, [x20, #8]
  40af40:	stp	x19, xzr, [x20, #64]
  40af44:	b	40af54 <__fxstatat@plt+0x7b64>
  40af48:	mov	x0, x20
  40af4c:	bl	4030e0 <free@plt>
  40af50:	mov	x20, xzr
  40af54:	mov	x0, x20
  40af58:	ldp	x20, x19, [sp, #48]
  40af5c:	ldp	x22, x21, [sp, #32]
  40af60:	ldp	x24, x23, [sp, #16]
  40af64:	ldp	x29, x30, [sp], #64
  40af68:	ret
  40af6c:	ror	x8, x0, #3
  40af70:	udiv	x9, x8, x1
  40af74:	msub	x0, x9, x1, x8
  40af78:	ret
  40af7c:	cmp	x0, x1
  40af80:	cset	w0, eq  // eq = none
  40af84:	ret
  40af88:	stp	x29, x30, [sp, #-48]!
  40af8c:	str	x21, [sp, #16]
  40af90:	stp	x20, x19, [sp, #32]
  40af94:	ldp	x20, x8, [x0]
  40af98:	mov	x19, x0
  40af9c:	mov	x29, sp
  40afa0:	b	40afb0 <__fxstatat@plt+0x7bc0>
  40afa4:	stp	xzr, xzr, [x20]
  40afa8:	ldr	x8, [x19, #8]
  40afac:	add	x20, x20, #0x10
  40afb0:	cmp	x20, x8
  40afb4:	b.cs	40b01c <__fxstatat@plt+0x7c2c>  // b.hs, b.nlast
  40afb8:	ldr	x9, [x20]
  40afbc:	cbz	x9, 40afac <__fxstatat@plt+0x7bbc>
  40afc0:	ldr	x8, [x19, #64]
  40afc4:	ldr	x21, [x20, #8]
  40afc8:	cmp	x8, #0x0
  40afcc:	cset	w9, ne  // ne = any
  40afd0:	cbnz	x21, 40b008 <__fxstatat@plt+0x7c18>
  40afd4:	cbz	w9, 40afa4 <__fxstatat@plt+0x7bb4>
  40afd8:	ldr	x0, [x20]
  40afdc:	blr	x8
  40afe0:	b	40afa4 <__fxstatat@plt+0x7bb4>
  40afe4:	str	xzr, [x21]
  40afe8:	ldr	x9, [x19, #72]
  40afec:	ldr	x10, [x21, #8]
  40aff0:	cmp	x8, #0x0
  40aff4:	str	x9, [x21, #8]
  40aff8:	str	x21, [x19, #72]
  40affc:	cset	w9, ne  // ne = any
  40b000:	mov	x21, x10
  40b004:	cbz	x10, 40afd4 <__fxstatat@plt+0x7be4>
  40b008:	tbz	w9, #0, 40afe4 <__fxstatat@plt+0x7bf4>
  40b00c:	ldr	x0, [x21]
  40b010:	blr	x8
  40b014:	ldr	x8, [x19, #64]
  40b018:	b	40afe4 <__fxstatat@plt+0x7bf4>
  40b01c:	stp	xzr, xzr, [x19, #24]
  40b020:	ldp	x20, x19, [sp, #32]
  40b024:	ldr	x21, [sp, #16]
  40b028:	ldp	x29, x30, [sp], #48
  40b02c:	ret
  40b030:	stp	x29, x30, [sp, #-48]!
  40b034:	stp	x20, x19, [sp, #32]
  40b038:	ldr	x8, [x0, #64]
  40b03c:	mov	x19, x0
  40b040:	str	x21, [sp, #16]
  40b044:	mov	x29, sp
  40b048:	cbz	x8, 40b0a0 <__fxstatat@plt+0x7cb0>
  40b04c:	ldr	x8, [x19, #32]
  40b050:	cbz	x8, 40b0a0 <__fxstatat@plt+0x7cb0>
  40b054:	ldp	x20, x8, [x19]
  40b058:	b	40b064 <__fxstatat@plt+0x7c74>
  40b05c:	ldr	x8, [x19, #8]
  40b060:	add	x20, x20, #0x10
  40b064:	cmp	x20, x8
  40b068:	b.cs	40b0a0 <__fxstatat@plt+0x7cb0>  // b.hs, b.nlast
  40b06c:	ldr	x0, [x20]
  40b070:	cbz	x0, 40b060 <__fxstatat@plt+0x7c70>
  40b074:	cbz	x20, 40b060 <__fxstatat@plt+0x7c70>
  40b078:	ldr	x8, [x19, #64]
  40b07c:	blr	x8
  40b080:	ldr	x21, [x20, #8]
  40b084:	cbz	x21, 40b05c <__fxstatat@plt+0x7c6c>
  40b088:	ldr	x0, [x21]
  40b08c:	ldr	x8, [x19, #64]
  40b090:	blr	x8
  40b094:	ldr	x21, [x21, #8]
  40b098:	cbnz	x21, 40b088 <__fxstatat@plt+0x7c98>
  40b09c:	b	40b05c <__fxstatat@plt+0x7c6c>
  40b0a0:	ldp	x20, x8, [x19]
  40b0a4:	b	40b0ac <__fxstatat@plt+0x7cbc>
  40b0a8:	add	x20, x20, #0x10
  40b0ac:	cmp	x20, x8
  40b0b0:	b.cs	40b0d4 <__fxstatat@plt+0x7ce4>  // b.hs, b.nlast
  40b0b4:	ldr	x0, [x20, #8]
  40b0b8:	cbz	x0, 40b0a8 <__fxstatat@plt+0x7cb8>
  40b0bc:	ldr	x21, [x0, #8]
  40b0c0:	bl	4030e0 <free@plt>
  40b0c4:	mov	x0, x21
  40b0c8:	cbnz	x21, 40b0bc <__fxstatat@plt+0x7ccc>
  40b0cc:	ldr	x8, [x19, #8]
  40b0d0:	b	40b0a8 <__fxstatat@plt+0x7cb8>
  40b0d4:	ldr	x0, [x19, #72]
  40b0d8:	cbz	x0, 40b0ec <__fxstatat@plt+0x7cfc>
  40b0dc:	ldr	x20, [x0, #8]
  40b0e0:	bl	4030e0 <free@plt>
  40b0e4:	mov	x0, x20
  40b0e8:	cbnz	x20, 40b0dc <__fxstatat@plt+0x7cec>
  40b0ec:	ldr	x0, [x19]
  40b0f0:	bl	4030e0 <free@plt>
  40b0f4:	mov	x0, x19
  40b0f8:	ldp	x20, x19, [sp, #32]
  40b0fc:	ldr	x21, [sp, #16]
  40b100:	ldp	x29, x30, [sp], #48
  40b104:	b	4030e0 <free@plt>
  40b108:	sub	sp, sp, #0x90
  40b10c:	stp	x29, x30, [sp, #80]
  40b110:	stp	x24, x23, [sp, #96]
  40b114:	stp	x22, x21, [sp, #112]
  40b118:	stp	x20, x19, [sp, #128]
  40b11c:	ldr	x8, [x0, #40]
  40b120:	mov	x19, x0
  40b124:	add	x29, sp, #0x50
  40b128:	ldrb	w9, [x8, #16]
  40b12c:	cbnz	w9, 40b150 <__fxstatat@plt+0x7d60>
  40b130:	ldr	s0, [x8, #8]
  40b134:	ucvtf	s1, x1
  40b138:	mov	w8, #0x5f800000            	// #1602224128
  40b13c:	fdiv	s0, s1, s0
  40b140:	fmov	s1, w8
  40b144:	fcmp	s0, s1
  40b148:	b.ge	40b1d4 <__fxstatat@plt+0x7de4>  // b.tcont
  40b14c:	fcvtzu	x1, s0
  40b150:	cmp	x1, #0xa
  40b154:	mov	w8, #0xa                   	// #10
  40b158:	csel	x8, x1, x8, hi  // hi = pmore
  40b15c:	orr	x20, x8, #0x1
  40b160:	cmn	x20, #0x1
  40b164:	b.eq	40b1d4 <__fxstatat@plt+0x7de4>  // b.none
  40b168:	cmp	x20, #0xa
  40b16c:	b.cc	40b1a4 <__fxstatat@plt+0x7db4>  // b.lo, b.ul, b.last
  40b170:	mov	w9, #0xc                   	// #12
  40b174:	mov	w10, #0x9                   	// #9
  40b178:	mov	w8, #0x3                   	// #3
  40b17c:	udiv	x11, x20, x8
  40b180:	msub	x11, x11, x8, x20
  40b184:	cbz	x11, 40b1a8 <__fxstatat@plt+0x7db8>
  40b188:	add	x10, x10, x9
  40b18c:	add	x10, x10, #0x4
  40b190:	add	x8, x8, #0x2
  40b194:	cmp	x10, x20
  40b198:	add	x9, x9, #0x8
  40b19c:	b.cc	40b17c <__fxstatat@plt+0x7d8c>  // b.lo, b.ul, b.last
  40b1a0:	b	40b1a8 <__fxstatat@plt+0x7db8>
  40b1a4:	mov	w8, #0x3                   	// #3
  40b1a8:	udiv	x9, x20, x8
  40b1ac:	msub	x8, x9, x8, x20
  40b1b0:	cbnz	x8, 40b1c4 <__fxstatat@plt+0x7dd4>
  40b1b4:	add	x20, x20, #0x2
  40b1b8:	cmn	x20, #0x1
  40b1bc:	b.ne	40b168 <__fxstatat@plt+0x7d78>  // b.any
  40b1c0:	b	40b1d4 <__fxstatat@plt+0x7de4>
  40b1c4:	sub	x8, x20, #0x1
  40b1c8:	mov	x9, #0xffffffffffffffe     	// #1152921504606846974
  40b1cc:	cmp	x8, x9
  40b1d0:	b.ls	40b1f0 <__fxstatat@plt+0x7e00>  // b.plast
  40b1d4:	mov	w0, wzr
  40b1d8:	ldp	x20, x19, [sp, #128]
  40b1dc:	ldp	x22, x21, [sp, #112]
  40b1e0:	ldp	x24, x23, [sp, #96]
  40b1e4:	ldp	x29, x30, [sp, #80]
  40b1e8:	add	sp, sp, #0x90
  40b1ec:	ret
  40b1f0:	ldr	x8, [x19, #16]
  40b1f4:	cmp	x20, x8
  40b1f8:	b.ne	40b204 <__fxstatat@plt+0x7e14>  // b.any
  40b1fc:	mov	w0, #0x1                   	// #1
  40b200:	b	40b1d8 <__fxstatat@plt+0x7de8>
  40b204:	mov	w1, #0x10                  	// #16
  40b208:	mov	x0, x20
  40b20c:	bl	4111c4 <__fxstatat@plt+0xddd4>
  40b210:	str	x0, [sp]
  40b214:	cbz	x0, 40b1d8 <__fxstatat@plt+0x7de8>
  40b218:	add	x8, x0, x20, lsl #4
  40b21c:	stp	x8, x20, [sp, #8]
  40b220:	stp	xzr, xzr, [sp, #24]
  40b224:	ldur	q0, [x19, #40]
  40b228:	mov	x21, x19
  40b22c:	mov	x0, sp
  40b230:	mov	x1, x19
  40b234:	stur	q0, [sp, #40]
  40b238:	ldur	q0, [x19, #56]
  40b23c:	mov	w2, wzr
  40b240:	stur	q0, [sp, #56]
  40b244:	ldr	x8, [x21, #72]!
  40b248:	str	x8, [sp, #72]
  40b24c:	bl	40b33c <__fxstatat@plt+0x7f4c>
  40b250:	tbz	w0, #0, 40b27c <__fxstatat@plt+0x7e8c>
  40b254:	ldr	x0, [x19]
  40b258:	bl	4030e0 <free@plt>
  40b25c:	ldr	q0, [sp]
  40b260:	mov	w0, #0x1                   	// #1
  40b264:	str	q0, [x19]
  40b268:	ldr	q0, [sp, #16]
  40b26c:	str	q0, [x19, #16]
  40b270:	ldr	x8, [sp, #72]
  40b274:	str	x8, [x19, #72]
  40b278:	b	40b1d8 <__fxstatat@plt+0x7de8>
  40b27c:	ldr	x8, [sp, #72]
  40b280:	str	x8, [x21]
  40b284:	ldp	x22, x23, [sp]
  40b288:	b	40b294 <__fxstatat@plt+0x7ea4>
  40b28c:	str	xzr, [x22, #8]
  40b290:	add	x22, x22, #0x10
  40b294:	cmp	x22, x23
  40b298:	b.cs	40b318 <__fxstatat@plt+0x7f28>  // b.hs, b.nlast
  40b29c:	ldr	x8, [x22]
  40b2a0:	cbz	x8, 40b290 <__fxstatat@plt+0x7ea0>
  40b2a4:	ldr	x24, [x22, #8]
  40b2a8:	cbz	x24, 40b28c <__fxstatat@plt+0x7e9c>
  40b2ac:	ldr	x1, [x19, #16]
  40b2b0:	b	40b2e0 <__fxstatat@plt+0x7ef0>
  40b2b4:	str	x20, [x9]
  40b2b8:	ldr	x9, [x19, #24]
  40b2bc:	add	x9, x9, #0x1
  40b2c0:	str	x9, [x19, #24]
  40b2c4:	mov	x9, x21
  40b2c8:	str	xzr, [x24]
  40b2cc:	ldr	x10, [x9]
  40b2d0:	str	x10, [x24, #8]
  40b2d4:	str	x24, [x9]
  40b2d8:	mov	x24, x8
  40b2dc:	cbz	x8, 40b28c <__fxstatat@plt+0x7e9c>
  40b2e0:	ldr	x20, [x24]
  40b2e4:	ldr	x8, [x19, #48]
  40b2e8:	mov	x0, x20
  40b2ec:	blr	x8
  40b2f0:	ldr	x1, [x19, #16]
  40b2f4:	cmp	x0, x1
  40b2f8:	b.cs	40b338 <__fxstatat@plt+0x7f48>  // b.hs, b.nlast
  40b2fc:	ldr	x8, [x19]
  40b300:	add	x9, x8, x0, lsl #4
  40b304:	ldr	x10, [x9]
  40b308:	ldr	x8, [x24, #8]
  40b30c:	cbz	x10, 40b2b4 <__fxstatat@plt+0x7ec4>
  40b310:	add	x9, x9, #0x8
  40b314:	b	40b2cc <__fxstatat@plt+0x7edc>
  40b318:	mov	x1, sp
  40b31c:	mov	x0, x19
  40b320:	mov	w2, wzr
  40b324:	bl	40b33c <__fxstatat@plt+0x7f4c>
  40b328:	tbz	w0, #0, 40b338 <__fxstatat@plt+0x7f48>
  40b32c:	ldr	x0, [sp]
  40b330:	bl	4030e0 <free@plt>
  40b334:	b	40b1d4 <__fxstatat@plt+0x7de4>
  40b338:	bl	402fb0 <abort@plt>
  40b33c:	stp	x29, x30, [sp, #-80]!
  40b340:	str	x25, [sp, #16]
  40b344:	stp	x24, x23, [sp, #32]
  40b348:	stp	x22, x21, [sp, #48]
  40b34c:	stp	x20, x19, [sp, #64]
  40b350:	ldp	x23, x8, [x1]
  40b354:	mov	x29, sp
  40b358:	cmp	x23, x8
  40b35c:	b.cs	40b51c <__fxstatat@plt+0x812c>  // b.hs, b.nlast
  40b360:	mov	x19, x1
  40b364:	mov	x20, x0
  40b368:	add	x24, x0, #0x48
  40b36c:	tbz	w2, #0, 40b434 <__fxstatat@plt+0x8044>
  40b370:	b	40b388 <__fxstatat@plt+0x7f98>
  40b374:	ldr	x8, [x19, #8]
  40b378:	str	xzr, [x23, #8]
  40b37c:	add	x23, x23, #0x10
  40b380:	cmp	x23, x8
  40b384:	b.cs	40b51c <__fxstatat@plt+0x812c>  // b.hs, b.nlast
  40b388:	ldr	x9, [x23]
  40b38c:	cbz	x9, 40b37c <__fxstatat@plt+0x7f8c>
  40b390:	ldr	x22, [x23, #8]
  40b394:	cbz	x22, 40b378 <__fxstatat@plt+0x7f88>
  40b398:	ldr	x1, [x20, #16]
  40b39c:	b	40b3cc <__fxstatat@plt+0x7fdc>
  40b3a0:	str	x21, [x9]
  40b3a4:	ldr	x9, [x20, #24]
  40b3a8:	add	x9, x9, #0x1
  40b3ac:	str	x9, [x20, #24]
  40b3b0:	mov	x9, x24
  40b3b4:	str	xzr, [x22]
  40b3b8:	ldr	x10, [x9]
  40b3bc:	str	x10, [x22, #8]
  40b3c0:	str	x22, [x9]
  40b3c4:	mov	x22, x8
  40b3c8:	cbz	x8, 40b374 <__fxstatat@plt+0x7f84>
  40b3cc:	ldr	x21, [x22]
  40b3d0:	ldr	x8, [x20, #48]
  40b3d4:	mov	x0, x21
  40b3d8:	blr	x8
  40b3dc:	ldr	x1, [x20, #16]
  40b3e0:	cmp	x0, x1
  40b3e4:	b.cs	40b538 <__fxstatat@plt+0x8148>  // b.hs, b.nlast
  40b3e8:	ldr	x8, [x20]
  40b3ec:	add	x9, x8, x0, lsl #4
  40b3f0:	ldr	x10, [x9]
  40b3f4:	ldr	x8, [x22, #8]
  40b3f8:	cbz	x10, 40b3a0 <__fxstatat@plt+0x7fb0>
  40b3fc:	add	x9, x9, #0x8
  40b400:	b	40b3b8 <__fxstatat@plt+0x7fc8>
  40b404:	str	x21, [x8]
  40b408:	ldr	x8, [x20, #24]
  40b40c:	add	x8, x8, #0x1
  40b410:	str	x8, [x20, #24]
  40b414:	str	xzr, [x23]
  40b418:	ldr	x9, [x19, #24]
  40b41c:	ldr	x8, [x19, #8]
  40b420:	sub	x9, x9, #0x1
  40b424:	str	x9, [x19, #24]
  40b428:	add	x23, x23, #0x10
  40b42c:	cmp	x23, x8
  40b430:	b.cs	40b51c <__fxstatat@plt+0x812c>  // b.hs, b.nlast
  40b434:	ldr	x21, [x23]
  40b438:	cbz	x21, 40b428 <__fxstatat@plt+0x8038>
  40b43c:	ldr	x22, [x23, #8]
  40b440:	ldr	x1, [x20, #16]
  40b444:	cbnz	x22, 40b464 <__fxstatat@plt+0x8074>
  40b448:	b	40b4b4 <__fxstatat@plt+0x80c4>
  40b44c:	add	x9, x9, #0x8
  40b450:	ldr	x10, [x9]
  40b454:	str	x10, [x22, #8]
  40b458:	str	x22, [x9]
  40b45c:	mov	x22, x8
  40b460:	cbz	x8, 40b4b0 <__fxstatat@plt+0x80c0>
  40b464:	ldr	x21, [x22]
  40b468:	ldr	x8, [x20, #48]
  40b46c:	mov	x0, x21
  40b470:	blr	x8
  40b474:	ldr	x1, [x20, #16]
  40b478:	cmp	x0, x1
  40b47c:	b.cs	40b538 <__fxstatat@plt+0x8148>  // b.hs, b.nlast
  40b480:	ldr	x8, [x20]
  40b484:	add	x9, x8, x0, lsl #4
  40b488:	ldr	x10, [x9]
  40b48c:	ldr	x8, [x22, #8]
  40b490:	cbnz	x10, 40b44c <__fxstatat@plt+0x805c>
  40b494:	str	x21, [x9]
  40b498:	ldr	x9, [x20, #24]
  40b49c:	add	x9, x9, #0x1
  40b4a0:	str	x9, [x20, #24]
  40b4a4:	mov	x9, x24
  40b4a8:	str	xzr, [x22]
  40b4ac:	b	40b450 <__fxstatat@plt+0x8060>
  40b4b0:	ldr	x21, [x23]
  40b4b4:	str	xzr, [x23, #8]
  40b4b8:	ldr	x8, [x20, #48]
  40b4bc:	mov	x0, x21
  40b4c0:	blr	x8
  40b4c4:	ldr	x8, [x20, #16]
  40b4c8:	cmp	x0, x8
  40b4cc:	b.cs	40b538 <__fxstatat@plt+0x8148>  // b.hs, b.nlast
  40b4d0:	ldr	x25, [x20]
  40b4d4:	mov	x22, x0
  40b4d8:	add	x8, x25, x0, lsl #4
  40b4dc:	ldr	x9, [x8]
  40b4e0:	cbz	x9, 40b404 <__fxstatat@plt+0x8014>
  40b4e4:	ldr	x0, [x24]
  40b4e8:	cbz	x0, 40b4f8 <__fxstatat@plt+0x8108>
  40b4ec:	ldr	x8, [x0, #8]
  40b4f0:	str	x8, [x24]
  40b4f4:	b	40b504 <__fxstatat@plt+0x8114>
  40b4f8:	mov	w0, #0x10                  	// #16
  40b4fc:	bl	402db0 <malloc@plt>
  40b500:	cbz	x0, 40b520 <__fxstatat@plt+0x8130>
  40b504:	str	x21, [x0]
  40b508:	add	x8, x25, x22, lsl #4
  40b50c:	ldr	x9, [x8, #8]
  40b510:	str	x9, [x0, #8]
  40b514:	str	x0, [x8, #8]
  40b518:	b	40b414 <__fxstatat@plt+0x8024>
  40b51c:	mov	w0, #0x1                   	// #1
  40b520:	ldp	x20, x19, [sp, #64]
  40b524:	ldp	x22, x21, [sp, #48]
  40b528:	ldp	x24, x23, [sp, #32]
  40b52c:	ldr	x25, [sp, #16]
  40b530:	ldp	x29, x30, [sp], #80
  40b534:	ret
  40b538:	bl	402fb0 <abort@plt>
  40b53c:	stp	x29, x30, [sp, #-80]!
  40b540:	str	x25, [sp, #16]
  40b544:	stp	x24, x23, [sp, #32]
  40b548:	stp	x22, x21, [sp, #48]
  40b54c:	stp	x20, x19, [sp, #64]
  40b550:	mov	x29, sp
  40b554:	cbz	x1, 40b820 <__fxstatat@plt+0x8430>
  40b558:	mov	x20, x1
  40b55c:	ldr	x8, [x0, #48]
  40b560:	ldr	x1, [x0, #16]
  40b564:	mov	x19, x0
  40b568:	mov	x0, x20
  40b56c:	mov	x21, x2
  40b570:	blr	x8
  40b574:	ldr	x8, [x19, #16]
  40b578:	cmp	x0, x8
  40b57c:	b.cs	40b820 <__fxstatat@plt+0x8430>  // b.hs, b.nlast
  40b580:	ldr	x25, [x19]
  40b584:	mov	x22, x0
  40b588:	add	x23, x25, x0, lsl #4
  40b58c:	ldr	x1, [x23]
  40b590:	cbz	x1, 40b5b8 <__fxstatat@plt+0x81c8>
  40b594:	cmp	x1, x20
  40b598:	b.eq	40b72c <__fxstatat@plt+0x833c>  // b.none
  40b59c:	ldr	x8, [x19, #56]
  40b5a0:	mov	x0, x20
  40b5a4:	blr	x8
  40b5a8:	mov	x24, x23
  40b5ac:	tbz	w0, #0, 40b740 <__fxstatat@plt+0x8350>
  40b5b0:	ldr	x8, [x24]
  40b5b4:	cbnz	x8, 40b730 <__fxstatat@plt+0x8340>
  40b5b8:	ldr	x8, [x19, #40]
  40b5bc:	ldp	x10, x9, [x19, #16]
  40b5c0:	ldr	s1, [x8, #8]
  40b5c4:	ucvtf	s0, x10
  40b5c8:	ucvtf	s2, x9
  40b5cc:	fmul	s3, s1, s0
  40b5d0:	fcmp	s3, s2
  40b5d4:	b.pl	40b710 <__fxstatat@plt+0x8320>  // b.nfrst
  40b5d8:	adrp	x9, 415000 <__fxstatat@plt+0x11c10>
  40b5dc:	add	x9, x9, #0xb0
  40b5e0:	cmp	x8, x9
  40b5e4:	b.eq	40b674 <__fxstatat@plt+0x8284>  // b.none
  40b5e8:	mov	w10, #0xcccd                	// #52429
  40b5ec:	movk	w10, #0x3dcc, lsl #16
  40b5f0:	fmov	s3, w10
  40b5f4:	fcmp	s1, s3
  40b5f8:	b.le	40b664 <__fxstatat@plt+0x8274>
  40b5fc:	mov	w10, #0x6666                	// #26214
  40b600:	movk	w10, #0x3f66, lsl #16
  40b604:	fmov	s3, w10
  40b608:	fcmp	s1, s3
  40b60c:	b.pl	40b664 <__fxstatat@plt+0x8274>  // b.nfrst
  40b610:	ldr	s3, [x8, #12]
  40b614:	mov	w10, #0xcccd                	// #52429
  40b618:	movk	w10, #0x3f8c, lsl #16
  40b61c:	fmov	s4, w10
  40b620:	fcmp	s3, s4
  40b624:	b.le	40b664 <__fxstatat@plt+0x8274>
  40b628:	ldr	s3, [x8]
  40b62c:	fcmp	s3, #0.0
  40b630:	b.lt	40b664 <__fxstatat@plt+0x8274>  // b.tstop
  40b634:	mov	w10, #0xcccd                	// #52429
  40b638:	movk	w10, #0x3dcc, lsl #16
  40b63c:	fmov	s4, w10
  40b640:	fadd	s3, s3, s4
  40b644:	fcmp	s3, s1
  40b648:	b.pl	40b664 <__fxstatat@plt+0x8274>  // b.nfrst
  40b64c:	ldr	s4, [x8, #4]
  40b650:	fmov	s5, #1.000000000000000000e+00
  40b654:	fcmp	s4, s5
  40b658:	b.hi	40b664 <__fxstatat@plt+0x8274>  // b.pmore
  40b65c:	fcmp	s3, s4
  40b660:	b.mi	40b678 <__fxstatat@plt+0x8288>  // b.first
  40b664:	mov	w8, #0xcccd                	// #52429
  40b668:	movk	w8, #0x3f4c, lsl #16
  40b66c:	fmov	s1, w8
  40b670:	str	x9, [x19, #40]
  40b674:	mov	x8, x9
  40b678:	fmul	s3, s1, s0
  40b67c:	fcmp	s3, s2
  40b680:	b.pl	40b710 <__fxstatat@plt+0x8320>  // b.nfrst
  40b684:	ldr	s2, [x8, #12]
  40b688:	ldrb	w8, [x8, #16]
  40b68c:	fmul	s0, s2, s0
  40b690:	cmp	w8, #0x0
  40b694:	fmul	s1, s1, s0
  40b698:	mov	w8, #0x5f800000            	// #1602224128
  40b69c:	fcsel	s0, s1, s0, eq  // eq = none
  40b6a0:	fmov	s1, w8
  40b6a4:	fcmp	s0, s1
  40b6a8:	b.ge	40b7bc <__fxstatat@plt+0x83cc>  // b.tcont
  40b6ac:	fcvtzu	x1, s0
  40b6b0:	mov	x0, x19
  40b6b4:	bl	40b108 <__fxstatat@plt+0x7d18>
  40b6b8:	tbz	w0, #0, 40b7bc <__fxstatat@plt+0x83cc>
  40b6bc:	ldr	x8, [x19, #48]
  40b6c0:	ldr	x1, [x19, #16]
  40b6c4:	mov	x0, x20
  40b6c8:	blr	x8
  40b6cc:	ldr	x8, [x19, #16]
  40b6d0:	cmp	x0, x8
  40b6d4:	b.cs	40b820 <__fxstatat@plt+0x8430>  // b.hs, b.nlast
  40b6d8:	ldr	x22, [x19]
  40b6dc:	mov	x21, x0
  40b6e0:	add	x23, x22, x0, lsl #4
  40b6e4:	ldr	x1, [x23]
  40b6e8:	cbz	x1, 40b710 <__fxstatat@plt+0x8320>
  40b6ec:	cmp	x1, x20
  40b6f0:	mov	x8, x20
  40b6f4:	b.eq	40b70c <__fxstatat@plt+0x831c>  // b.none
  40b6f8:	ldr	x8, [x19, #56]
  40b6fc:	mov	x0, x20
  40b700:	blr	x8
  40b704:	tbz	w0, #0, 40b7e4 <__fxstatat@plt+0x83f4>
  40b708:	ldr	x8, [x23]
  40b70c:	cbnz	x8, 40b820 <__fxstatat@plt+0x8430>
  40b710:	ldr	x8, [x23]
  40b714:	cbz	x8, 40b770 <__fxstatat@plt+0x8380>
  40b718:	ldr	x0, [x19, #72]
  40b71c:	cbz	x0, 40b78c <__fxstatat@plt+0x839c>
  40b720:	ldr	x8, [x0, #8]
  40b724:	str	x8, [x19, #72]
  40b728:	b	40b798 <__fxstatat@plt+0x83a8>
  40b72c:	mov	x8, x20
  40b730:	mov	w0, wzr
  40b734:	cbz	x21, 40b7c0 <__fxstatat@plt+0x83d0>
  40b738:	str	x8, [x21]
  40b73c:	b	40b7c0 <__fxstatat@plt+0x83d0>
  40b740:	add	x24, x25, x22, lsl #4
  40b744:	ldr	x8, [x24, #8]!
  40b748:	cbz	x8, 40b5b8 <__fxstatat@plt+0x81c8>
  40b74c:	ldr	x1, [x8]
  40b750:	cmp	x1, x20
  40b754:	b.eq	40b7d8 <__fxstatat@plt+0x83e8>  // b.none
  40b758:	ldr	x8, [x19, #56]
  40b75c:	mov	x0, x20
  40b760:	blr	x8
  40b764:	ldr	x24, [x24]
  40b768:	tbz	w0, #0, 40b744 <__fxstatat@plt+0x8354>
  40b76c:	b	40b5b0 <__fxstatat@plt+0x81c0>
  40b770:	str	x20, [x23]
  40b774:	ldur	q0, [x19, #24]
  40b778:	mov	w0, #0x1                   	// #1
  40b77c:	dup	v1.2d, x0
  40b780:	add	v0.2d, v0.2d, v1.2d
  40b784:	stur	q0, [x19, #24]
  40b788:	b	40b7c0 <__fxstatat@plt+0x83d0>
  40b78c:	mov	w0, #0x10                  	// #16
  40b790:	bl	402db0 <malloc@plt>
  40b794:	cbz	x0, 40b7bc <__fxstatat@plt+0x83cc>
  40b798:	str	x20, [x0]
  40b79c:	ldr	x8, [x23, #8]
  40b7a0:	str	x8, [x0, #8]
  40b7a4:	str	x0, [x23, #8]
  40b7a8:	ldr	x8, [x19, #32]
  40b7ac:	mov	w0, #0x1                   	// #1
  40b7b0:	add	x8, x8, #0x1
  40b7b4:	str	x8, [x19, #32]
  40b7b8:	b	40b7c0 <__fxstatat@plt+0x83d0>
  40b7bc:	mov	w0, #0xffffffff            	// #-1
  40b7c0:	ldp	x20, x19, [sp, #64]
  40b7c4:	ldp	x22, x21, [sp, #48]
  40b7c8:	ldp	x24, x23, [sp, #32]
  40b7cc:	ldr	x25, [sp, #16]
  40b7d0:	ldp	x29, x30, [sp], #80
  40b7d4:	ret
  40b7d8:	mov	x8, x20
  40b7dc:	cbnz	x8, 40b730 <__fxstatat@plt+0x8340>
  40b7e0:	b	40b5b8 <__fxstatat@plt+0x81c8>
  40b7e4:	add	x21, x22, x21, lsl #4
  40b7e8:	ldr	x8, [x21, #8]!
  40b7ec:	cbz	x8, 40b710 <__fxstatat@plt+0x8320>
  40b7f0:	ldr	x1, [x8]
  40b7f4:	cmp	x1, x20
  40b7f8:	b.eq	40b818 <__fxstatat@plt+0x8428>  // b.none
  40b7fc:	ldr	x8, [x19, #56]
  40b800:	mov	x0, x20
  40b804:	blr	x8
  40b808:	ldr	x21, [x21]
  40b80c:	tbz	w0, #0, 40b7e8 <__fxstatat@plt+0x83f8>
  40b810:	ldr	x8, [x21]
  40b814:	b	40b70c <__fxstatat@plt+0x831c>
  40b818:	mov	x8, x20
  40b81c:	b	40b70c <__fxstatat@plt+0x831c>
  40b820:	bl	402fb0 <abort@plt>
  40b824:	stp	x29, x30, [sp, #-32]!
  40b828:	mov	x29, sp
  40b82c:	add	x2, x29, #0x18
  40b830:	str	x19, [sp, #16]
  40b834:	mov	x19, x1
  40b838:	bl	40b53c <__fxstatat@plt+0x814c>
  40b83c:	ldr	x8, [x29, #24]
  40b840:	cmp	w0, #0x0
  40b844:	csel	x8, x8, x19, eq  // eq = none
  40b848:	ldr	x19, [sp, #16]
  40b84c:	cmn	w0, #0x1
  40b850:	csel	x0, xzr, x8, eq  // eq = none
  40b854:	ldp	x29, x30, [sp], #32
  40b858:	ret
  40b85c:	stp	x29, x30, [sp, #-64]!
  40b860:	stp	x22, x21, [sp, #32]
  40b864:	stp	x20, x19, [sp, #48]
  40b868:	ldr	x8, [x0, #16]
  40b86c:	ldr	x9, [x0, #48]
  40b870:	mov	x20, x0
  40b874:	mov	x19, x1
  40b878:	mov	x0, x1
  40b87c:	mov	x1, x8
  40b880:	str	x23, [sp, #16]
  40b884:	mov	x29, sp
  40b888:	blr	x9
  40b88c:	ldr	x8, [x20, #16]
  40b890:	cmp	x0, x8
  40b894:	b.cs	40ba90 <__fxstatat@plt+0x86a0>  // b.hs, b.nlast
  40b898:	ldr	x23, [x20]
  40b89c:	mov	x21, x0
  40b8a0:	add	x22, x23, x0, lsl #4
  40b8a4:	ldr	x1, [x22]
  40b8a8:	cbz	x1, 40b918 <__fxstatat@plt+0x8528>
  40b8ac:	cmp	x1, x19
  40b8b0:	b.eq	40b8c8 <__fxstatat@plt+0x84d8>  // b.none
  40b8b4:	ldr	x8, [x20, #56]
  40b8b8:	mov	x0, x19
  40b8bc:	blr	x8
  40b8c0:	tbz	w0, #0, 40b8e0 <__fxstatat@plt+0x84f0>
  40b8c4:	ldr	x19, [x22]
  40b8c8:	add	x8, x23, x21, lsl #4
  40b8cc:	ldr	x8, [x8, #8]
  40b8d0:	cbz	x8, 40b920 <__fxstatat@plt+0x8530>
  40b8d4:	ldr	q0, [x8]
  40b8d8:	str	q0, [x22]
  40b8dc:	b	40b940 <__fxstatat@plt+0x8550>
  40b8e0:	add	x21, x23, x21, lsl #4
  40b8e4:	ldr	x9, [x21, #8]!
  40b8e8:	cbz	x9, 40b918 <__fxstatat@plt+0x8528>
  40b8ec:	ldr	x1, [x9]
  40b8f0:	cmp	x1, x19
  40b8f4:	b.eq	40b92c <__fxstatat@plt+0x853c>  // b.none
  40b8f8:	ldr	x8, [x20, #56]
  40b8fc:	mov	x0, x19
  40b900:	blr	x8
  40b904:	ldr	x8, [x21]
  40b908:	tbnz	w0, #0, 40b934 <__fxstatat@plt+0x8544>
  40b90c:	ldr	x9, [x8, #8]!
  40b910:	mov	x21, x8
  40b914:	cbnz	x9, 40b8ec <__fxstatat@plt+0x84fc>
  40b918:	mov	x19, xzr
  40b91c:	b	40ba78 <__fxstatat@plt+0x8688>
  40b920:	str	xzr, [x22]
  40b924:	cbnz	x19, 40b954 <__fxstatat@plt+0x8564>
  40b928:	b	40ba78 <__fxstatat@plt+0x8688>
  40b92c:	mov	x8, x9
  40b930:	b	40b938 <__fxstatat@plt+0x8548>
  40b934:	ldr	x19, [x8]
  40b938:	ldr	x9, [x8, #8]
  40b93c:	str	x9, [x21]
  40b940:	str	xzr, [x8]
  40b944:	ldr	x9, [x20, #72]
  40b948:	str	x9, [x8, #8]
  40b94c:	str	x8, [x20, #72]
  40b950:	cbz	x19, 40ba78 <__fxstatat@plt+0x8688>
  40b954:	ldr	x8, [x20, #32]
  40b958:	sub	x8, x8, #0x1
  40b95c:	str	x8, [x20, #32]
  40b960:	ldr	x8, [x22]
  40b964:	cbnz	x8, 40ba78 <__fxstatat@plt+0x8688>
  40b968:	ldp	x10, x9, [x20, #16]
  40b96c:	ldr	x8, [x20, #40]
  40b970:	sub	x9, x9, #0x1
  40b974:	str	x9, [x20, #24]
  40b978:	ldr	s2, [x8]
  40b97c:	ucvtf	s0, x10
  40b980:	ucvtf	s1, x9
  40b984:	fmul	s3, s2, s0
  40b988:	fcmp	s3, s1
  40b98c:	b.le	40ba78 <__fxstatat@plt+0x8688>
  40b990:	adrp	x9, 415000 <__fxstatat@plt+0x11c10>
  40b994:	add	x9, x9, #0xb0
  40b998:	cmp	x8, x9
  40b99c:	b.eq	40ba24 <__fxstatat@plt+0x8634>  // b.none
  40b9a0:	ldr	s3, [x8, #8]
  40b9a4:	mov	w10, #0xcccd                	// #52429
  40b9a8:	movk	w10, #0x3dcc, lsl #16
  40b9ac:	fmov	s4, w10
  40b9b0:	fcmp	s3, s4
  40b9b4:	b.le	40ba1c <__fxstatat@plt+0x862c>
  40b9b8:	mov	w10, #0x6666                	// #26214
  40b9bc:	movk	w10, #0x3f66, lsl #16
  40b9c0:	fmov	s4, w10
  40b9c4:	fcmp	s3, s4
  40b9c8:	b.pl	40ba1c <__fxstatat@plt+0x862c>  // b.nfrst
  40b9cc:	fcmp	s2, #0.0
  40b9d0:	b.lt	40ba1c <__fxstatat@plt+0x862c>  // b.tstop
  40b9d4:	ldr	s4, [x8, #12]
  40b9d8:	mov	w10, #0xcccd                	// #52429
  40b9dc:	movk	w10, #0x3f8c, lsl #16
  40b9e0:	fmov	s5, w10
  40b9e4:	fcmp	s4, s5
  40b9e8:	b.le	40ba1c <__fxstatat@plt+0x862c>
  40b9ec:	mov	w10, #0xcccd                	// #52429
  40b9f0:	movk	w10, #0x3dcc, lsl #16
  40b9f4:	fmov	s4, w10
  40b9f8:	fadd	s4, s2, s4
  40b9fc:	fcmp	s4, s3
  40ba00:	b.pl	40ba1c <__fxstatat@plt+0x862c>  // b.nfrst
  40ba04:	ldr	s3, [x8, #4]
  40ba08:	fmov	s5, #1.000000000000000000e+00
  40ba0c:	fcmp	s3, s5
  40ba10:	b.hi	40ba1c <__fxstatat@plt+0x862c>  // b.pmore
  40ba14:	fcmp	s4, s3
  40ba18:	b.mi	40ba28 <__fxstatat@plt+0x8638>  // b.first
  40ba1c:	fmov	s2, wzr
  40ba20:	str	x9, [x20, #40]
  40ba24:	mov	x8, x9
  40ba28:	fmul	s2, s2, s0
  40ba2c:	fcmp	s2, s1
  40ba30:	b.le	40ba78 <__fxstatat@plt+0x8688>
  40ba34:	ldr	s1, [x8, #4]
  40ba38:	ldrb	w9, [x8, #16]
  40ba3c:	fmul	s0, s1, s0
  40ba40:	cbnz	w9, 40ba4c <__fxstatat@plt+0x865c>
  40ba44:	ldr	s1, [x8, #8]
  40ba48:	fmul	s0, s0, s1
  40ba4c:	fcvtzu	x1, s0
  40ba50:	mov	x0, x20
  40ba54:	bl	40b108 <__fxstatat@plt+0x7d18>
  40ba58:	tbnz	w0, #0, 40ba78 <__fxstatat@plt+0x8688>
  40ba5c:	ldr	x0, [x20, #72]
  40ba60:	cbz	x0, 40ba74 <__fxstatat@plt+0x8684>
  40ba64:	ldr	x21, [x0, #8]
  40ba68:	bl	4030e0 <free@plt>
  40ba6c:	mov	x0, x21
  40ba70:	cbnz	x21, 40ba64 <__fxstatat@plt+0x8674>
  40ba74:	str	xzr, [x20, #72]
  40ba78:	mov	x0, x19
  40ba7c:	ldp	x20, x19, [sp, #48]
  40ba80:	ldp	x22, x21, [sp, #32]
  40ba84:	ldr	x23, [sp, #16]
  40ba88:	ldp	x29, x30, [sp], #64
  40ba8c:	ret
  40ba90:	bl	402fb0 <abort@plt>
  40ba94:	stp	x29, x30, [sp, #-32]!
  40ba98:	stp	x20, x19, [sp, #16]
  40ba9c:	mov	x19, x0
  40baa0:	ldr	x0, [x0]
  40baa4:	mov	x29, sp
  40baa8:	mov	x20, x1
  40baac:	bl	411e74 <__fxstatat@plt+0xea84>
  40bab0:	ldr	x8, [x19, #8]
  40bab4:	eor	x8, x8, x0
  40bab8:	udiv	x9, x8, x20
  40babc:	msub	x0, x9, x20, x8
  40bac0:	ldp	x20, x19, [sp, #16]
  40bac4:	ldp	x29, x30, [sp], #32
  40bac8:	ret
  40bacc:	ldr	x8, [x0, #8]
  40bad0:	udiv	x9, x8, x1
  40bad4:	msub	x0, x9, x1, x8
  40bad8:	ret
  40badc:	ldr	x8, [x0, #8]
  40bae0:	ldr	x9, [x1, #8]
  40bae4:	cmp	x8, x9
  40bae8:	b.ne	40bb08 <__fxstatat@plt+0x8718>  // b.any
  40baec:	ldr	x8, [x0, #16]
  40baf0:	ldr	x9, [x1, #16]
  40baf4:	cmp	x8, x9
  40baf8:	b.ne	40bb08 <__fxstatat@plt+0x8718>  // b.any
  40bafc:	ldr	x0, [x0]
  40bb00:	ldr	x1, [x1]
  40bb04:	b	40e3dc <__fxstatat@plt+0xafec>
  40bb08:	mov	w0, wzr
  40bb0c:	ret
  40bb10:	stp	x29, x30, [sp, #-16]!
  40bb14:	ldr	x8, [x0, #8]
  40bb18:	ldr	x9, [x1, #8]
  40bb1c:	mov	x29, sp
  40bb20:	cmp	x8, x9
  40bb24:	b.ne	40bb54 <__fxstatat@plt+0x8764>  // b.any
  40bb28:	ldr	x8, [x0, #16]
  40bb2c:	ldr	x9, [x1, #16]
  40bb30:	cmp	x8, x9
  40bb34:	b.ne	40bb54 <__fxstatat@plt+0x8764>  // b.any
  40bb38:	ldr	x0, [x0]
  40bb3c:	ldr	x1, [x1]
  40bb40:	bl	403060 <strcmp@plt>
  40bb44:	cmp	w0, #0x0
  40bb48:	cset	w0, eq  // eq = none
  40bb4c:	ldp	x29, x30, [sp], #16
  40bb50:	ret
  40bb54:	mov	w0, wzr
  40bb58:	ldp	x29, x30, [sp], #16
  40bb5c:	ret
  40bb60:	stp	x29, x30, [sp, #-32]!
  40bb64:	str	x19, [sp, #16]
  40bb68:	mov	x19, x0
  40bb6c:	ldr	x0, [x0]
  40bb70:	mov	x29, sp
  40bb74:	bl	4030e0 <free@plt>
  40bb78:	mov	x0, x19
  40bb7c:	ldr	x19, [sp, #16]
  40bb80:	ldp	x29, x30, [sp], #32
  40bb84:	b	4030e0 <free@plt>
  40bb88:	stp	x29, x30, [sp, #-96]!
  40bb8c:	stp	x28, x27, [sp, #16]
  40bb90:	stp	x26, x25, [sp, #32]
  40bb94:	stp	x24, x23, [sp, #48]
  40bb98:	stp	x22, x21, [sp, #64]
  40bb9c:	stp	x20, x19, [sp, #80]
  40bba0:	ldrb	w9, [x0]
  40bba4:	mov	x20, x0
  40bba8:	mov	x24, x0
  40bbac:	mov	x29, sp
  40bbb0:	cbz	w9, 40bccc <__fxstatat@plt+0x88dc>
  40bbb4:	mov	x19, x3
  40bbb8:	mov	x21, x2
  40bbbc:	mov	x22, x1
  40bbc0:	mov	w23, wzr
  40bbc4:	mov	x26, xzr
  40bbc8:	add	x27, x20, #0x1
  40bbcc:	mov	x24, x20
  40bbd0:	b	40bbf0 <__fxstatat@plt+0x8800>
  40bbd4:	and	w8, w9, #0xff
  40bbd8:	cmp	w8, #0x2f
  40bbdc:	csel	x26, x26, x27, eq  // eq = none
  40bbe0:	mov	w8, #0x2f                  	// #47
  40bbe4:	add	x27, x27, #0x1
  40bbe8:	mov	w9, w8
  40bbec:	cbz	w8, 40bccc <__fxstatat@plt+0x88dc>
  40bbf0:	ldrb	w8, [x27]
  40bbf4:	cmp	w8, #0x2f
  40bbf8:	b.eq	40bbd4 <__fxstatat@plt+0x87e4>  // b.none
  40bbfc:	and	w9, w9, #0xff
  40bc00:	cmp	w9, #0x2f
  40bc04:	b.ne	40bbe4 <__fxstatat@plt+0x87f4>  // b.any
  40bc08:	cbz	x26, 40bcc4 <__fxstatat@plt+0x88d4>
  40bc0c:	cbz	w8, 40bcc4 <__fxstatat@plt+0x88d4>
  40bc10:	sub	x8, x26, x24
  40bc14:	cmp	x8, #0x1
  40bc18:	b.ne	40bc30 <__fxstatat@plt+0x8840>  // b.any
  40bc1c:	ldrb	w8, [x24]
  40bc20:	cmp	w8, #0x2e
  40bc24:	b.ne	40bc5c <__fxstatat@plt+0x886c>  // b.any
  40bc28:	mov	x24, x27
  40bc2c:	b	40bcc4 <__fxstatat@plt+0x88d4>
  40bc30:	cmp	x8, #0x2
  40bc34:	strb	wzr, [x26]
  40bc38:	b.ne	40bc60 <__fxstatat@plt+0x8870>  // b.any
  40bc3c:	ldrb	w8, [x24]
  40bc40:	cmp	w8, #0x2e
  40bc44:	b.ne	40bc60 <__fxstatat@plt+0x8870>  // b.any
  40bc48:	ldrb	w8, [x24, #1]
  40bc4c:	cmp	w8, #0x2e
  40bc50:	b.ne	40bc60 <__fxstatat@plt+0x8870>  // b.any
  40bc54:	mov	w28, wzr
  40bc58:	b	40bc90 <__fxstatat@plt+0x88a0>
  40bc5c:	strb	wzr, [x26]
  40bc60:	mov	x0, x20
  40bc64:	mov	x1, x24
  40bc68:	mov	x2, x19
  40bc6c:	blr	x21
  40bc70:	tbnz	w0, #31, 40bc7c <__fxstatat@plt+0x888c>
  40bc74:	mov	w28, wzr
  40bc78:	b	40bc88 <__fxstatat@plt+0x8898>
  40bc7c:	bl	403310 <__errno_location@plt>
  40bc80:	ldr	w28, [x0]
  40bc84:	tbz	w23, #0, 40bc90 <__fxstatat@plt+0x88a0>
  40bc88:	mov	w23, #0x1                   	// #1
  40bc8c:	b	40bc94 <__fxstatat@plt+0x88a4>
  40bc90:	mov	w23, wzr
  40bc94:	mov	x0, x22
  40bc98:	mov	x1, x24
  40bc9c:	mov	w2, w23
  40bca0:	mov	x3, xzr
  40bca4:	bl	40e938 <__fxstatat@plt+0xb548>
  40bca8:	mov	w25, w0
  40bcac:	cmn	w0, #0x1
  40bcb0:	b.eq	40bcec <__fxstatat@plt+0x88fc>  // b.none
  40bcb4:	mov	w8, #0x2f                  	// #47
  40bcb8:	mov	x24, x27
  40bcbc:	strb	w8, [x26]
  40bcc0:	cbnz	w25, 40bcec <__fxstatat@plt+0x88fc>
  40bcc4:	ldrb	w8, [x27]
  40bcc8:	b	40bbe4 <__fxstatat@plt+0x87f4>
  40bccc:	sub	x0, x24, x20
  40bcd0:	ldp	x20, x19, [sp, #80]
  40bcd4:	ldp	x22, x21, [sp, #64]
  40bcd8:	ldp	x24, x23, [sp, #48]
  40bcdc:	ldp	x26, x25, [sp, #32]
  40bce0:	ldp	x28, x27, [sp, #16]
  40bce4:	ldp	x29, x30, [sp], #96
  40bce8:	ret
  40bcec:	cbz	w28, 40bd04 <__fxstatat@plt+0x8914>
  40bcf0:	bl	403310 <__errno_location@plt>
  40bcf4:	ldr	w8, [x0]
  40bcf8:	cmp	w8, #0x2
  40bcfc:	b.ne	40bd04 <__fxstatat@plt+0x8914>  // b.any
  40bd00:	str	w28, [x0]
  40bd04:	sxtw	x0, w25
  40bd08:	b	40bcd0 <__fxstatat@plt+0x88e0>
  40bd0c:	sub	sp, sp, #0xf0
  40bd10:	stp	x29, x30, [sp, #144]
  40bd14:	stp	x28, x27, [sp, #160]
  40bd18:	stp	x26, x25, [sp, #176]
  40bd1c:	stp	x24, x23, [sp, #192]
  40bd20:	stp	x22, x21, [sp, #208]
  40bd24:	stp	x20, x19, [sp, #224]
  40bd28:	ldrb	w8, [x0]
  40bd2c:	mov	w23, w7
  40bd30:	mov	w22, w6
  40bd34:	mov	x28, x5
  40bd38:	mov	w24, w4
  40bd3c:	mov	x20, x3
  40bd40:	mov	x21, x2
  40bd44:	mov	x19, x0
  40bd48:	cmp	w8, #0x2f
  40bd4c:	mov	x25, x1
  40bd50:	add	x29, sp, #0x90
  40bd54:	b.eq	40bd6c <__fxstatat@plt+0x897c>  // b.none
  40bd58:	ldr	w8, [x25]
  40bd5c:	cmp	w8, #0x4
  40bd60:	b.ne	40bd6c <__fxstatat@plt+0x897c>  // b.any
  40bd64:	ldr	w26, [x25, #4]
  40bd68:	cbnz	w26, 40bf6c <__fxstatat@plt+0x8b7c>
  40bd6c:	cbz	x21, 40bd9c <__fxstatat@plt+0x89ac>
  40bd70:	mov	x0, x19
  40bd74:	mov	x1, x25
  40bd78:	mov	x2, x21
  40bd7c:	mov	x3, x20
  40bd80:	bl	40bb88 <__fxstatat@plt+0x8798>
  40bd84:	tbz	x0, #63, 40bda0 <__fxstatat@plt+0x89b0>
  40bd88:	cmn	x0, #0x1
  40bd8c:	b.ne	40bf64 <__fxstatat@plt+0x8b74>  // b.any
  40bd90:	bl	403310 <__errno_location@plt>
  40bd94:	ldr	w26, [x0]
  40bd98:	b	40bf6c <__fxstatat@plt+0x8b7c>
  40bd9c:	mov	x0, xzr
  40bda0:	ldr	w12, [x29, #96]
  40bda4:	and	w8, w22, #0xc00
  40bda8:	and	w9, w24, #0x200
  40bdac:	mov	w11, #0xffffffed            	// #-19
  40bdb0:	orr	w26, w8, w9
  40bdb4:	and	w8, w24, w11
  40bdb8:	cmp	w26, #0x0
  40bdbc:	and	w9, w12, w23
  40bdc0:	and	w10, w24, #0xffffffc0
  40bdc4:	csel	w8, w24, w8, eq  // eq = none
  40bdc8:	cmn	w9, #0x1
  40bdcc:	stp	w12, w23, [sp]
  40bdd0:	csel	w23, w8, w10, eq  // eq = none
  40bdd4:	add	x27, x19, x0
  40bdd8:	mov	x0, x27
  40bddc:	mov	w1, w23
  40bde0:	str	w9, [sp, #12]
  40bde4:	bl	4033a0 <mkdir@plt>
  40bde8:	str	w22, [sp, #8]
  40bdec:	cbz	w0, 40be50 <__fxstatat@plt+0x8a60>
  40bdf0:	ldrb	w22, [x29, #104]
  40bdf4:	bl	403310 <__errno_location@plt>
  40bdf8:	ldr	w26, [x0]
  40bdfc:	tbz	w22, #0, 40be88 <__fxstatat@plt+0x8a98>
  40be00:	cbz	w26, 40bf64 <__fxstatat@plt+0x8b74>
  40be04:	cbz	x21, 40bf6c <__fxstatat@plt+0x8b7c>
  40be08:	cmp	w26, #0x2
  40be0c:	b.eq	40bf6c <__fxstatat@plt+0x8b7c>  // b.none
  40be10:	mov	x20, x0
  40be14:	add	x2, sp, #0x10
  40be18:	mov	w0, wzr
  40be1c:	mov	x1, x27
  40be20:	bl	403340 <__xstat@plt>
  40be24:	cbz	w0, 40bf54 <__fxstatat@plt+0x8b64>
  40be28:	cmp	w26, #0x11
  40be2c:	b.ne	40bf6c <__fxstatat@plt+0x8b7c>  // b.any
  40be30:	ldr	w20, [x20]
  40be34:	cmp	w20, #0x2
  40be38:	b.eq	40bf6c <__fxstatat@plt+0x8b7c>  // b.none
  40be3c:	cmp	w20, #0x14
  40be40:	b.eq	40bf6c <__fxstatat@plt+0x8b7c>  // b.none
  40be44:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40be48:	add	x1, x1, #0x5e1
  40be4c:	b	40bf28 <__fxstatat@plt+0x8b38>
  40be50:	and	w8, w24, w22
  40be54:	mov	x0, x19
  40be58:	mov	x1, x20
  40be5c:	and	w22, w8, #0x1ff
  40be60:	blr	x28
  40be64:	mov	w9, wzr
  40be68:	orr	w8, w26, w22
  40be6c:	mov	w2, #0x3                   	// #3
  40be70:	cbnz	w8, 40be94 <__fxstatat@plt+0x8aa4>
  40be74:	ldr	w8, [sp, #12]
  40be78:	mov	w26, w9
  40be7c:	cmn	w8, #0x1
  40be80:	b.eq	40bf64 <__fxstatat@plt+0x8b74>  // b.none
  40be84:	b	40be98 <__fxstatat@plt+0x8aa8>
  40be88:	mov	w2, #0x2                   	// #2
  40be8c:	mov	w23, #0xffffffff            	// #-1
  40be90:	b	40be98 <__fxstatat@plt+0x8aa8>
  40be94:	mov	w26, w9
  40be98:	add	x3, sp, #0x10
  40be9c:	mov	x0, x25
  40bea0:	mov	x1, x27
  40bea4:	bl	40e938 <__fxstatat@plt+0xb548>
  40bea8:	cmn	w0, #0x2
  40beac:	b.le	40bf64 <__fxstatat@plt+0x8b74>
  40beb0:	ldr	w8, [sp, #16]
  40beb4:	ldp	w4, w3, [sp]
  40beb8:	ldr	w6, [sp, #8]
  40bebc:	adrp	x9, 414000 <__fxstatat@plt+0x10c10>
  40bec0:	add	x9, x9, #0xa94
  40bec4:	cmp	w0, #0x0
  40bec8:	csel	x1, x9, x27, eq  // eq = none
  40becc:	mov	w0, w8
  40bed0:	mov	w2, w23
  40bed4:	mov	w5, w24
  40bed8:	bl	411eec <__fxstatat@plt+0xeafc>
  40bedc:	cbz	w0, 40bf64 <__fxstatat@plt+0x8b74>
  40bee0:	cbz	w26, 40bf04 <__fxstatat@plt+0x8b14>
  40bee4:	cbz	x21, 40bf6c <__fxstatat@plt+0x8b7c>
  40bee8:	cmp	w26, #0x2
  40beec:	b.eq	40bf6c <__fxstatat@plt+0x8b7c>  // b.none
  40bef0:	bl	403310 <__errno_location@plt>
  40bef4:	ldr	w8, [x0]
  40bef8:	cmp	w8, #0x14
  40befc:	b.eq	40bf6c <__fxstatat@plt+0x8b7c>  // b.none
  40bf00:	b	40bf08 <__fxstatat@plt+0x8b18>
  40bf04:	bl	403310 <__errno_location@plt>
  40bf08:	ldr	w10, [sp, #12]
  40bf0c:	ldr	w20, [x0]
  40bf10:	adrp	x8, 415000 <__fxstatat@plt+0x11c10>
  40bf14:	adrp	x9, 414000 <__fxstatat@plt+0x10c10>
  40bf18:	add	x8, x8, #0xc4
  40bf1c:	add	x9, x9, #0x698
  40bf20:	cmn	w10, #0x1
  40bf24:	csel	x1, x9, x8, eq  // eq = none
  40bf28:	mov	w2, #0x5                   	// #5
  40bf2c:	mov	x0, xzr
  40bf30:	bl	403270 <dcgettext@plt>
  40bf34:	mov	x21, x0
  40bf38:	mov	x0, x19
  40bf3c:	bl	40e0fc <__fxstatat@plt+0xad0c>
  40bf40:	mov	x3, x0
  40bf44:	mov	w0, wzr
  40bf48:	mov	w1, w20
  40bf4c:	mov	x2, x21
  40bf50:	b	40bf9c <__fxstatat@plt+0x8bac>
  40bf54:	ldr	w8, [sp, #32]
  40bf58:	and	w8, w8, #0xf000
  40bf5c:	cmp	w8, #0x4, lsl #12
  40bf60:	b.ne	40bf6c <__fxstatat@plt+0x8b7c>  // b.any
  40bf64:	mov	w0, #0x1                   	// #1
  40bf68:	b	40bfa4 <__fxstatat@plt+0x8bb4>
  40bf6c:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40bf70:	add	x1, x1, #0x5c6
  40bf74:	mov	w2, #0x5                   	// #5
  40bf78:	mov	x0, xzr
  40bf7c:	bl	403270 <dcgettext@plt>
  40bf80:	mov	x20, x0
  40bf84:	mov	x0, x19
  40bf88:	bl	40e0fc <__fxstatat@plt+0xad0c>
  40bf8c:	mov	x3, x0
  40bf90:	mov	w0, wzr
  40bf94:	mov	w1, w26
  40bf98:	mov	x2, x20
  40bf9c:	bl	402bc0 <error@plt>
  40bfa0:	mov	w0, wzr
  40bfa4:	ldp	x20, x19, [sp, #224]
  40bfa8:	ldp	x22, x21, [sp, #208]
  40bfac:	ldp	x24, x23, [sp, #192]
  40bfb0:	ldp	x26, x25, [sp, #176]
  40bfb4:	ldp	x28, x27, [sp, #160]
  40bfb8:	ldp	x29, x30, [sp, #144]
  40bfbc:	add	sp, sp, #0xf0
  40bfc0:	ret
  40bfc4:	stp	x29, x30, [sp, #-48]!
  40bfc8:	stp	x20, x19, [sp, #32]
  40bfcc:	ldrb	w10, [x0]
  40bfd0:	mov	x19, x0
  40bfd4:	str	x21, [sp, #16]
  40bfd8:	mov	x29, sp
  40bfdc:	and	w8, w10, #0xf8
  40bfe0:	cmp	w8, #0x30
  40bfe4:	b.ne	40c064 <__fxstatat@plt+0x8c74>  // b.any
  40bfe8:	mov	w20, wzr
  40bfec:	mov	x8, x19
  40bff0:	lsl	w9, w20, #3
  40bff4:	add	w9, w9, w10, uxtb
  40bff8:	sub	w20, w9, #0x30
  40bffc:	cmp	w20, #0xfff
  40c000:	b.hi	40c300 <__fxstatat@plt+0x8f10>  // b.pmore
  40c004:	ldrb	w10, [x8, #1]
  40c008:	add	x9, x8, #0x1
  40c00c:	and	w8, w10, #0xf8
  40c010:	cmp	w8, #0x30
  40c014:	mov	x8, x9
  40c018:	b.eq	40bff0 <__fxstatat@plt+0x8c00>  // b.none
  40c01c:	cbnz	w10, 40c300 <__fxstatat@plt+0x8f10>
  40c020:	sub	x8, x9, x19
  40c024:	and	w9, w20, #0xc00
  40c028:	orr	w9, w9, #0x3ff
  40c02c:	cmp	x8, #0x5
  40c030:	mov	w19, #0xfff                 	// #4095
  40c034:	mov	w0, #0x20                  	// #32
  40c038:	csel	w21, w9, w19, lt  // lt = tstop
  40c03c:	bl	410864 <__fxstatat@plt+0xd474>
  40c040:	mov	w8, #0x13d                 	// #317
  40c044:	stp	w19, w20, [x0, #4]
  40c048:	str	w21, [x0, #12]
  40c04c:	strh	w8, [x0]
  40c050:	strb	wzr, [x0, #17]
  40c054:	ldp	x20, x19, [sp, #32]
  40c058:	ldr	x21, [sp, #16]
  40c05c:	ldp	x29, x30, [sp], #48
  40c060:	ret
  40c064:	mov	w9, #0x1                   	// #1
  40c068:	mov	w8, #0x1                   	// #1
  40c06c:	b	40c080 <__fxstatat@plt+0x8c90>
  40c070:	mov	w11, #0x1                   	// #1
  40c074:	ldrb	w10, [x19, x9]
  40c078:	add	x8, x11, x8
  40c07c:	add	x9, x9, #0x1
  40c080:	and	w10, w10, #0xff
  40c084:	cmp	w10, #0x2c
  40c088:	b.le	40c0a4 <__fxstatat@plt+0x8cb4>
  40c08c:	cmp	w10, #0x2d
  40c090:	b.eq	40c070 <__fxstatat@plt+0x8c80>  // b.none
  40c094:	cmp	w10, #0x3d
  40c098:	mov	w11, #0x1                   	// #1
  40c09c:	b.eq	40c074 <__fxstatat@plt+0x8c84>  // b.none
  40c0a0:	b	40c0b4 <__fxstatat@plt+0x8cc4>
  40c0a4:	cmp	w10, #0x2b
  40c0a8:	mov	w11, #0x1                   	// #1
  40c0ac:	b.eq	40c074 <__fxstatat@plt+0x8c84>  // b.none
  40c0b0:	cbz	w10, 40c0bc <__fxstatat@plt+0x8ccc>
  40c0b4:	mov	x11, xzr
  40c0b8:	b	40c074 <__fxstatat@plt+0x8c84>
  40c0bc:	lsr	x9, x8, #59
  40c0c0:	cbnz	x9, 40c314 <__fxstatat@plt+0x8f24>
  40c0c4:	lsl	x0, x8, #4
  40c0c8:	bl	410864 <__fxstatat@plt+0xd474>
  40c0cc:	mov	x9, #0x280000000000        	// #43980465111040
  40c0d0:	adrp	x10, 415000 <__fxstatat@plt+0x11c10>
  40c0d4:	adrp	x11, 415000 <__fxstatat@plt+0x11c10>
  40c0d8:	adrp	x15, 415000 <__fxstatat@plt+0x11c10>
  40c0dc:	mov	x16, xzr
  40c0e0:	mov	w8, #0x1                   	// #1
  40c0e4:	movk	x9, #0x2000, lsl #48
  40c0e8:	add	x10, x10, #0x124
  40c0ec:	add	x11, x11, #0x103
  40c0f0:	mov	w12, #0x124                 	// #292
  40c0f4:	mov	w13, #0x92                  	// #146
  40c0f8:	mov	w14, #0x49                  	// #73
  40c0fc:	add	x15, x15, #0xee
  40c100:	mov	w17, wzr
  40c104:	b	40c114 <__fxstatat@plt+0x8d24>
  40c108:	mov	w18, #0xfff                 	// #4095
  40c10c:	orr	w17, w17, w18
  40c110:	add	x19, x19, #0x1
  40c114:	ldrb	w18, [x19]
  40c118:	sub	w1, w18, #0x61
  40c11c:	cmp	w1, #0x14
  40c120:	b.hi	40c148 <__fxstatat@plt+0x8d58>  // b.pmore
  40c124:	adr	x2, 40c108 <__fxstatat@plt+0x8d18>
  40c128:	ldrb	w18, [x15, x1]
  40c12c:	add	x2, x2, x18, lsl #2
  40c130:	mov	w18, #0x9c0                 	// #2496
  40c134:	br	x2
  40c138:	mov	w18, #0x438                 	// #1080
  40c13c:	b	40c10c <__fxstatat@plt+0x8d1c>
  40c140:	mov	w18, #0x207                 	// #519
  40c144:	b	40c10c <__fxstatat@plt+0x8d1c>
  40c148:	cmp	w18, #0x3d
  40c14c:	b.hi	40c2fc <__fxstatat@plt+0x8f0c>  // b.pmore
  40c150:	lsl	x1, x8, x18
  40c154:	tst	x1, x9
  40c158:	b.eq	40c2fc <__fxstatat@plt+0x8f0c>  // b.none
  40c15c:	mov	x4, x19
  40c160:	ldrb	w3, [x4, #1]!
  40c164:	sub	w1, w3, #0x30
  40c168:	cmp	w1, #0x8
  40c16c:	b.cs	40c1c0 <__fxstatat@plt+0x8dd0>  // b.hs, b.nlast
  40c170:	mov	w1, wzr
  40c174:	lsl	w1, w1, #3
  40c178:	add	w1, w1, w3, uxtb
  40c17c:	sub	w1, w1, #0x30
  40c180:	cmp	w1, #0xfff
  40c184:	b.hi	40c2fc <__fxstatat@plt+0x8f0c>  // b.pmore
  40c188:	ldrb	w3, [x4, #1]
  40c18c:	add	x19, x4, #0x1
  40c190:	mov	x4, x19
  40c194:	and	w2, w3, #0xf8
  40c198:	cmp	w2, #0x30
  40c19c:	b.eq	40c174 <__fxstatat@plt+0x8d84>  // b.none
  40c1a0:	cbnz	w17, 40c2fc <__fxstatat@plt+0x8f0c>
  40c1a4:	mov	w2, #0x1                   	// #1
  40c1a8:	mov	w17, #0xfff                 	// #4095
  40c1ac:	cbz	w3, 40c1ec <__fxstatat@plt+0x8dfc>
  40c1b0:	cmp	w3, #0x2c
  40c1b4:	mov	w3, #0xfff                 	// #4095
  40c1b8:	b.eq	40c284 <__fxstatat@plt+0x8e94>  // b.none
  40c1bc:	b	40c2fc <__fxstatat@plt+0x8f0c>
  40c1c0:	cmp	w3, #0x67
  40c1c4:	b.eq	40c1f4 <__fxstatat@plt+0x8e04>  // b.none
  40c1c8:	cmp	w3, #0x6f
  40c1cc:	b.eq	40c208 <__fxstatat@plt+0x8e18>  // b.none
  40c1d0:	cmp	w3, #0x75
  40c1d4:	b.ne	40c21c <__fxstatat@plt+0x8e2c>  // b.any
  40c1d8:	mov	w3, wzr
  40c1dc:	add	x19, x19, #0x2
  40c1e0:	mov	w2, #0x3                   	// #3
  40c1e4:	mov	w1, #0x1c0                 	// #448
  40c1e8:	b	40c284 <__fxstatat@plt+0x8e94>
  40c1ec:	mov	w3, #0xfff                 	// #4095
  40c1f0:	b	40c284 <__fxstatat@plt+0x8e94>
  40c1f4:	mov	w3, wzr
  40c1f8:	add	x19, x19, #0x2
  40c1fc:	mov	w2, #0x3                   	// #3
  40c200:	mov	w1, #0x38                  	// #56
  40c204:	b	40c284 <__fxstatat@plt+0x8e94>
  40c208:	mov	w3, wzr
  40c20c:	add	x19, x19, #0x2
  40c210:	mov	w2, #0x3                   	// #3
  40c214:	mov	w1, #0x7                   	// #7
  40c218:	b	40c284 <__fxstatat@plt+0x8e94>
  40c21c:	mov	w1, wzr
  40c220:	mov	w2, #0x1                   	// #1
  40c224:	mov	x19, x4
  40c228:	b	40c23c <__fxstatat@plt+0x8e4c>
  40c22c:	orr	w1, w1, w14
  40c230:	mov	w4, w2
  40c234:	ldrb	w3, [x19, #1]!
  40c238:	mov	w2, w4
  40c23c:	and	w3, w3, #0xff
  40c240:	sub	w3, w3, #0x58
  40c244:	cmp	w3, #0x20
  40c248:	b.hi	40c280 <__fxstatat@plt+0x8e90>  // b.pmore
  40c24c:	adr	x5, 40c22c <__fxstatat@plt+0x8e3c>
  40c250:	ldrb	w4, [x11, x3]
  40c254:	add	x5, x5, x4, lsl #2
  40c258:	mov	w4, #0x2                   	// #2
  40c25c:	br	x5
  40c260:	orr	w1, w1, w12
  40c264:	b	40c230 <__fxstatat@plt+0x8e40>
  40c268:	orr	w1, w1, #0x200
  40c26c:	b	40c230 <__fxstatat@plt+0x8e40>
  40c270:	orr	w1, w1, #0xc00
  40c274:	b	40c230 <__fxstatat@plt+0x8e40>
  40c278:	orr	w1, w1, w13
  40c27c:	b	40c230 <__fxstatat@plt+0x8e40>
  40c280:	mov	w3, wzr
  40c284:	add	x4, x0, x16, lsl #4
  40c288:	cmp	w17, #0x0
  40c28c:	strb	w18, [x4]
  40c290:	csinv	w18, w17, wzr, ne  // ne = any
  40c294:	and	w18, w18, w1
  40c298:	cmp	w3, #0x0
  40c29c:	csel	w18, w18, w3, eq  // eq = none
  40c2a0:	strb	w2, [x4, #1]
  40c2a4:	stp	w17, w1, [x4, #4]
  40c2a8:	str	w18, [x4, #12]
  40c2ac:	ldrb	w18, [x19]
  40c2b0:	add	x1, x16, #0x1
  40c2b4:	sub	w2, w18, #0x2b
  40c2b8:	cmp	w2, #0x12
  40c2bc:	b.hi	40c2e0 <__fxstatat@plt+0x8ef0>  // b.pmore
  40c2c0:	adr	x3, 40c15c <__fxstatat@plt+0x8d6c>
  40c2c4:	ldrb	w16, [x10, x2]
  40c2c8:	add	x3, x3, x16, lsl #2
  40c2cc:	mov	x16, x1
  40c2d0:	br	x3
  40c2d4:	add	x19, x19, #0x1
  40c2d8:	mov	x16, x1
  40c2dc:	b	40c100 <__fxstatat@plt+0x8d10>
  40c2e0:	cbnz	w18, 40c2fc <__fxstatat@plt+0x8f0c>
  40c2e4:	add	x8, x0, x1, lsl #4
  40c2e8:	strb	wzr, [x8, #1]
  40c2ec:	ldp	x20, x19, [sp, #32]
  40c2f0:	ldr	x21, [sp, #16]
  40c2f4:	ldp	x29, x30, [sp], #48
  40c2f8:	ret
  40c2fc:	bl	4030e0 <free@plt>
  40c300:	mov	x0, xzr
  40c304:	ldp	x20, x19, [sp, #32]
  40c308:	ldr	x21, [sp, #16]
  40c30c:	ldp	x29, x30, [sp], #48
  40c310:	ret
  40c314:	bl	410ba0 <__fxstatat@plt+0xd7b0>
  40c318:	sub	sp, sp, #0xa0
  40c31c:	mov	x1, x0
  40c320:	mov	x2, sp
  40c324:	mov	w0, wzr
  40c328:	stp	x29, x30, [sp, #128]
  40c32c:	str	x19, [sp, #144]
  40c330:	add	x29, sp, #0x80
  40c334:	bl	403340 <__xstat@plt>
  40c338:	cbz	w0, 40c350 <__fxstatat@plt+0x8f60>
  40c33c:	mov	x0, xzr
  40c340:	ldr	x19, [sp, #144]
  40c344:	ldp	x29, x30, [sp, #128]
  40c348:	add	sp, sp, #0xa0
  40c34c:	ret
  40c350:	ldr	w19, [sp, #16]
  40c354:	mov	w0, #0x20                  	// #32
  40c358:	bl	410864 <__fxstatat@plt+0xd474>
  40c35c:	mov	w8, #0x13d                 	// #317
  40c360:	mov	w9, #0xfff                 	// #4095
  40c364:	strh	w8, [x0]
  40c368:	stp	w9, w19, [x0, #4]
  40c36c:	str	w9, [x0, #12]
  40c370:	strb	wzr, [x0, #17]
  40c374:	ldr	x19, [sp, #144]
  40c378:	ldp	x29, x30, [sp, #128]
  40c37c:	add	sp, sp, #0xa0
  40c380:	ret
  40c384:	ldrb	w17, [x3, #1]
  40c388:	and	w0, w0, #0xfff
  40c38c:	mov	w8, wzr
  40c390:	cbz	w17, 40c48c <__fxstatat@plt+0x909c>
  40c394:	tst	w1, #0x1
  40c398:	mov	w14, #0xc00                 	// #3072
  40c39c:	and	w9, w1, #0x1
  40c3a0:	mvn	w10, w2
  40c3a4:	add	x11, x3, #0x8
  40c3a8:	mov	w12, #0x49                  	// #73
  40c3ac:	mov	w13, #0x124                 	// #292
  40c3b0:	csel	w14, w14, wzr, ne  // ne = any
  40c3b4:	mov	w15, #0x92                  	// #146
  40c3b8:	b	40c3d0 <__fxstatat@plt+0x8fe0>
  40c3bc:	orr	w8, w18, w8
  40c3c0:	bic	w0, w0, w18
  40c3c4:	ldrb	w17, [x11, #9]
  40c3c8:	add	x11, x11, #0x10
  40c3cc:	cbz	w17, 40c48c <__fxstatat@plt+0x909c>
  40c3d0:	ldr	w2, [x11, #4]
  40c3d4:	ldp	w16, w18, [x11, #-4]
  40c3d8:	and	w1, w17, #0xff
  40c3dc:	cmp	w1, #0x2
  40c3e0:	bic	w17, w14, w2
  40c3e4:	b.eq	40c41c <__fxstatat@plt+0x902c>  // b.none
  40c3e8:	cmp	w1, #0x3
  40c3ec:	b.ne	40c430 <__fxstatat@plt+0x9040>  // b.any
  40c3f0:	and	w18, w18, w0
  40c3f4:	tst	w18, w13
  40c3f8:	csel	w1, wzr, w13, eq  // eq = none
  40c3fc:	tst	w18, w15
  40c400:	csel	w2, wzr, w15, eq  // eq = none
  40c404:	tst	w18, w12
  40c408:	orr	w18, w2, w18
  40c40c:	csel	w3, wzr, w12, eq  // eq = none
  40c410:	orr	w18, w18, w1
  40c414:	orr	w18, w18, w3
  40c418:	b	40c430 <__fxstatat@plt+0x9040>
  40c41c:	and	w1, w0, w12
  40c420:	orr	w1, w1, w9
  40c424:	orr	w2, w18, w12
  40c428:	cmp	w1, #0x0
  40c42c:	csel	w18, w18, w2, eq  // eq = none
  40c430:	ldurb	w1, [x11, #-8]
  40c434:	cmp	w16, #0x0
  40c438:	csel	w2, w16, w10, ne  // ne = any
  40c43c:	bic	w2, w2, w17
  40c440:	cmp	w1, #0x2b
  40c444:	and	w18, w2, w18
  40c448:	b.eq	40c480 <__fxstatat@plt+0x9090>  // b.none
  40c44c:	cmp	w1, #0x2d
  40c450:	b.eq	40c3bc <__fxstatat@plt+0x8fcc>  // b.none
  40c454:	cmp	w1, #0x3d
  40c458:	b.ne	40c3c4 <__fxstatat@plt+0x8fd4>  // b.any
  40c45c:	cmp	w16, #0x0
  40c460:	csinv	w16, wzr, w16, eq  // eq = none
  40c464:	orr	w16, w16, w17
  40c468:	mvn	w17, w16
  40c46c:	and	w16, w16, w0
  40c470:	and	w17, w17, #0xfff
  40c474:	orr	w8, w17, w8
  40c478:	orr	w0, w18, w16
  40c47c:	b	40c3c4 <__fxstatat@plt+0x8fd4>
  40c480:	orr	w8, w18, w8
  40c484:	orr	w0, w18, w0
  40c488:	b	40c3c4 <__fxstatat@plt+0x8fd4>
  40c48c:	cbz	x4, 40c494 <__fxstatat@plt+0x90a4>
  40c490:	str	w8, [x4]
  40c494:	ret
  40c498:	stp	x29, x30, [sp, #-48]!
  40c49c:	mov	w8, #0x4900                	// #18688
  40c4a0:	movk	w8, #0x8, lsl #16
  40c4a4:	orr	w2, w2, w8
  40c4a8:	str	x21, [sp, #16]
  40c4ac:	stp	x20, x19, [sp, #32]
  40c4b0:	mov	x29, sp
  40c4b4:	mov	x19, x3
  40c4b8:	bl	4120a8 <__fxstatat@plt+0xecb8>
  40c4bc:	tbnz	w0, #31, 40c4e0 <__fxstatat@plt+0x90f0>
  40c4c0:	mov	w20, w0
  40c4c4:	bl	402f90 <fdopendir@plt>
  40c4c8:	cbz	x0, 40c4f4 <__fxstatat@plt+0x9104>
  40c4cc:	str	w20, [x19]
  40c4d0:	ldp	x20, x19, [sp, #32]
  40c4d4:	ldr	x21, [sp, #16]
  40c4d8:	ldp	x29, x30, [sp], #48
  40c4dc:	ret
  40c4e0:	mov	x0, xzr
  40c4e4:	ldp	x20, x19, [sp, #32]
  40c4e8:	ldr	x21, [sp, #16]
  40c4ec:	ldp	x29, x30, [sp], #48
  40c4f0:	ret
  40c4f4:	bl	403310 <__errno_location@plt>
  40c4f8:	ldr	w21, [x0]
  40c4fc:	mov	x19, x0
  40c500:	mov	w0, w20
  40c504:	bl	402f60 <close@plt>
  40c508:	mov	x0, xzr
  40c50c:	str	w21, [x19]
  40c510:	ldp	x20, x19, [sp, #32]
  40c514:	ldr	x21, [sp, #16]
  40c518:	ldp	x29, x30, [sp], #48
  40c51c:	ret
  40c520:	stp	x29, x30, [sp, #-32]!
  40c524:	stp	x20, x19, [sp, #16]
  40c528:	mov	x29, sp
  40c52c:	cbz	x0, 40c5ac <__fxstatat@plt+0x91bc>
  40c530:	mov	w1, #0x2f                  	// #47
  40c534:	mov	x19, x0
  40c538:	bl	402f70 <strrchr@plt>
  40c53c:	cmp	x0, #0x0
  40c540:	csinc	x20, x19, x0, eq  // eq = none
  40c544:	sub	x8, x20, x19
  40c548:	cmp	x8, #0x7
  40c54c:	b.lt	40c590 <__fxstatat@plt+0x91a0>  // b.tstop
  40c550:	adrp	x1, 415000 <__fxstatat@plt+0x11c10>
  40c554:	sub	x0, x20, #0x7
  40c558:	add	x1, x1, #0x16f
  40c55c:	mov	w2, #0x7                   	// #7
  40c560:	bl	402e20 <strncmp@plt>
  40c564:	cbnz	w0, 40c590 <__fxstatat@plt+0x91a0>
  40c568:	adrp	x1, 415000 <__fxstatat@plt+0x11c10>
  40c56c:	add	x1, x1, #0x177
  40c570:	mov	w2, #0x3                   	// #3
  40c574:	mov	x0, x20
  40c578:	bl	402e20 <strncmp@plt>
  40c57c:	mov	x19, x20
  40c580:	cbnz	w0, 40c590 <__fxstatat@plt+0x91a0>
  40c584:	add	x19, x20, #0x3
  40c588:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  40c58c:	str	x19, [x8, #1328]
  40c590:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  40c594:	adrp	x9, 426000 <__fxstatat@plt+0x22c10>
  40c598:	str	x19, [x8, #2472]
  40c59c:	str	x19, [x9, #1280]
  40c5a0:	ldp	x20, x19, [sp, #16]
  40c5a4:	ldp	x29, x30, [sp], #32
  40c5a8:	ret
  40c5ac:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  40c5b0:	ldr	x3, [x8, #1288]
  40c5b4:	adrp	x0, 415000 <__fxstatat@plt+0x11c10>
  40c5b8:	add	x0, x0, #0x137
  40c5bc:	mov	w1, #0x37                  	// #55
  40c5c0:	mov	w2, #0x1                   	// #1
  40c5c4:	bl	403190 <fwrite@plt>
  40c5c8:	bl	402fb0 <abort@plt>
  40c5cc:	sub	sp, sp, #0x40
  40c5d0:	stp	x20, x19, [sp, #48]
  40c5d4:	mov	w19, w3
  40c5d8:	mov	x20, x2
  40c5dc:	mov	x3, sp
  40c5e0:	mov	w2, w4
  40c5e4:	stp	x29, x30, [sp, #32]
  40c5e8:	add	x29, sp, #0x20
  40c5ec:	bl	4114e8 <__fxstatat@plt+0xe0f8>
  40c5f0:	cbz	w0, 40c5fc <__fxstatat@plt+0x920c>
  40c5f4:	mov	w19, #0xfffffffe            	// #-2
  40c5f8:	b	40c618 <__fxstatat@plt+0x9228>
  40c5fc:	mov	x0, sp
  40c600:	mov	x1, x20
  40c604:	mov	w2, w19
  40c608:	bl	4115c0 <__fxstatat@plt+0xe1d0>
  40c60c:	mov	w19, w0
  40c610:	mov	x0, sp
  40c614:	bl	4114ac <__fxstatat@plt+0xe0bc>
  40c618:	mov	w0, w19
  40c61c:	ldp	x20, x19, [sp, #48]
  40c620:	ldp	x29, x30, [sp, #32]
  40c624:	add	sp, sp, #0x40
  40c628:	ret
  40c62c:	mov	w8, w1
  40c630:	movi	v0.2d, #0x0
  40c634:	mov	x1, x0
  40c638:	stp	q0, q0, [sp, #-64]!
  40c63c:	str	w2, [sp]
  40c640:	mov	x0, sp
  40c644:	mov	w2, w8
  40c648:	stp	x29, x30, [sp, #32]
  40c64c:	str	x19, [sp, #48]
  40c650:	add	x29, sp, #0x20
  40c654:	bl	4115c0 <__fxstatat@plt+0xe1d0>
  40c658:	mov	w19, w0
  40c65c:	mov	x0, sp
  40c660:	bl	4114ac <__fxstatat@plt+0xe0bc>
  40c664:	mov	w0, w19
  40c668:	ldr	x19, [sp, #48]
  40c66c:	ldp	x29, x30, [sp, #32]
  40c670:	add	sp, sp, #0x40
  40c674:	ret
  40c678:	stp	x29, x30, [sp, #-48]!
  40c67c:	str	x21, [sp, #16]
  40c680:	stp	x20, x19, [sp, #32]
  40c684:	mov	x29, sp
  40c688:	mov	x19, x0
  40c68c:	bl	403310 <__errno_location@plt>
  40c690:	ldr	w21, [x0]
  40c694:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  40c698:	add	x8, x8, #0x9b0
  40c69c:	cmp	x19, #0x0
  40c6a0:	mov	x20, x0
  40c6a4:	csel	x0, x8, x19, eq  // eq = none
  40c6a8:	mov	w1, #0x38                  	// #56
  40c6ac:	bl	410af4 <__fxstatat@plt+0xd704>
  40c6b0:	str	w21, [x20]
  40c6b4:	ldp	x20, x19, [sp, #32]
  40c6b8:	ldr	x21, [sp, #16]
  40c6bc:	ldp	x29, x30, [sp], #48
  40c6c0:	ret
  40c6c4:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  40c6c8:	add	x8, x8, #0x9b0
  40c6cc:	cmp	x0, #0x0
  40c6d0:	csel	x8, x8, x0, eq  // eq = none
  40c6d4:	ldr	w0, [x8]
  40c6d8:	ret
  40c6dc:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  40c6e0:	add	x8, x8, #0x9b0
  40c6e4:	cmp	x0, #0x0
  40c6e8:	csel	x8, x8, x0, eq  // eq = none
  40c6ec:	str	w1, [x8]
  40c6f0:	ret
  40c6f4:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  40c6f8:	add	x8, x8, #0x9b0
  40c6fc:	cmp	x0, #0x0
  40c700:	ubfx	w9, w1, #5, #3
  40c704:	csel	x8, x8, x0, eq  // eq = none
  40c708:	add	x8, x8, w9, uxtw #2
  40c70c:	ldr	w9, [x8, #8]
  40c710:	lsr	w10, w9, w1
  40c714:	and	w0, w10, #0x1
  40c718:	and	w10, w2, #0x1
  40c71c:	eor	w10, w0, w10
  40c720:	lsl	w10, w10, w1
  40c724:	eor	w9, w10, w9
  40c728:	str	w9, [x8, #8]
  40c72c:	ret
  40c730:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  40c734:	add	x8, x8, #0x9b0
  40c738:	cmp	x0, #0x0
  40c73c:	csel	x8, x8, x0, eq  // eq = none
  40c740:	ldr	w0, [x8, #4]
  40c744:	str	w1, [x8, #4]
  40c748:	ret
  40c74c:	stp	x29, x30, [sp, #-16]!
  40c750:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  40c754:	add	x8, x8, #0x9b0
  40c758:	cmp	x0, #0x0
  40c75c:	csel	x8, x8, x0, eq  // eq = none
  40c760:	mov	w9, #0xa                   	// #10
  40c764:	mov	x29, sp
  40c768:	str	w9, [x8]
  40c76c:	cbz	x1, 40c780 <__fxstatat@plt+0x9390>
  40c770:	cbz	x2, 40c780 <__fxstatat@plt+0x9390>
  40c774:	stp	x1, x2, [x8, #40]
  40c778:	ldp	x29, x30, [sp], #16
  40c77c:	ret
  40c780:	bl	402fb0 <abort@plt>
  40c784:	sub	sp, sp, #0x60
  40c788:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  40c78c:	add	x8, x8, #0x9b0
  40c790:	cmp	x4, #0x0
  40c794:	stp	x29, x30, [sp, #16]
  40c798:	str	x25, [sp, #32]
  40c79c:	stp	x24, x23, [sp, #48]
  40c7a0:	stp	x22, x21, [sp, #64]
  40c7a4:	stp	x20, x19, [sp, #80]
  40c7a8:	add	x29, sp, #0x10
  40c7ac:	mov	x19, x3
  40c7b0:	mov	x20, x2
  40c7b4:	mov	x21, x1
  40c7b8:	mov	x22, x0
  40c7bc:	csel	x24, x8, x4, eq  // eq = none
  40c7c0:	bl	403310 <__errno_location@plt>
  40c7c4:	ldp	w4, w5, [x24]
  40c7c8:	ldp	x7, x8, [x24, #40]
  40c7cc:	ldr	w25, [x0]
  40c7d0:	mov	x23, x0
  40c7d4:	add	x6, x24, #0x8
  40c7d8:	mov	x0, x22
  40c7dc:	mov	x1, x21
  40c7e0:	mov	x2, x20
  40c7e4:	mov	x3, x19
  40c7e8:	str	x8, [sp]
  40c7ec:	bl	40c810 <__fxstatat@plt+0x9420>
  40c7f0:	str	w25, [x23]
  40c7f4:	ldp	x20, x19, [sp, #80]
  40c7f8:	ldp	x22, x21, [sp, #64]
  40c7fc:	ldp	x24, x23, [sp, #48]
  40c800:	ldr	x25, [sp, #32]
  40c804:	ldp	x29, x30, [sp, #16]
  40c808:	add	sp, sp, #0x60
  40c80c:	ret
  40c810:	sub	sp, sp, #0x120
  40c814:	stp	x29, x30, [sp, #192]
  40c818:	add	x29, sp, #0xc0
  40c81c:	ldr	x8, [x29, #96]
  40c820:	stp	x28, x27, [sp, #208]
  40c824:	stp	x26, x25, [sp, #224]
  40c828:	stp	x24, x23, [sp, #240]
  40c82c:	stp	x22, x21, [sp, #256]
  40c830:	stp	x20, x19, [sp, #272]
  40c834:	str	x7, [sp, #96]
  40c838:	stur	x6, [x29, #-40]
  40c83c:	mov	w20, w5
  40c840:	mov	w24, w4
  40c844:	mov	x22, x3
  40c848:	mov	x19, x2
  40c84c:	mov	x23, x1
  40c850:	stur	x8, [x29, #-88]
  40c854:	mov	x28, x0
  40c858:	bl	403100 <__ctype_get_mb_cur_max@plt>
  40c85c:	mov	w8, wzr
  40c860:	mov	w15, wzr
  40c864:	stp	wzr, w20, [sp, #84]
  40c868:	ubfx	w21, w20, #1, #1
  40c86c:	mov	w20, w24
  40c870:	add	x9, x19, #0x1
  40c874:	mov	w14, #0x1                   	// #1
  40c878:	str	x0, [sp, #32]
  40c87c:	str	xzr, [sp, #72]
  40c880:	stur	xzr, [x29, #-64]
  40c884:	stur	xzr, [x29, #-32]
  40c888:	stur	x9, [x29, #-80]
  40c88c:	cmp	w20, #0xa
  40c890:	b.hi	40d7bc <__fxstatat@plt+0xa3cc>  // b.pmore
  40c894:	adrp	x12, 415000 <__fxstatat@plt+0x11c10>
  40c898:	mov	w9, w20
  40c89c:	add	x12, x12, #0x180
  40c8a0:	adr	x10, 40c8c4 <__fxstatat@plt+0x94d4>
  40c8a4:	ldrb	w11, [x12, x9]
  40c8a8:	add	x10, x10, x11, lsl #2
  40c8ac:	mov	x24, x23
  40c8b0:	mov	x27, xzr
  40c8b4:	mov	w17, wzr
  40c8b8:	mov	w16, #0x1                   	// #1
  40c8bc:	mov	x23, x22
  40c8c0:	br	x10
  40c8c4:	adrp	x25, 415000 <__fxstatat@plt+0x11c10>
  40c8c8:	add	x25, x25, #0x2dc
  40c8cc:	mov	w2, #0x5                   	// #5
  40c8d0:	mov	x0, xzr
  40c8d4:	mov	x1, x25
  40c8d8:	mov	w27, w15
  40c8dc:	mov	w26, w14
  40c8e0:	mov	w22, w20
  40c8e4:	bl	403270 <dcgettext@plt>
  40c8e8:	mov	x20, x0
  40c8ec:	cmp	x0, x25
  40c8f0:	b.ne	40cac0 <__fxstatat@plt+0x96d0>  // b.any
  40c8f4:	bl	411eb0 <__fxstatat@plt+0xeac0>
  40c8f8:	ldrb	w8, [x0]
  40c8fc:	and	w8, w8, #0xffffffdf
  40c900:	cmp	w8, #0x47
  40c904:	b.eq	40ca50 <__fxstatat@plt+0x9660>  // b.none
  40c908:	cmp	w8, #0x55
  40c90c:	mov	w9, w22
  40c910:	b.ne	40caa8 <__fxstatat@plt+0x96b8>  // b.any
  40c914:	ldrb	w8, [x0, #1]
  40c918:	and	w8, w8, #0xffffffdf
  40c91c:	cmp	w8, #0x54
  40c920:	b.ne	40caa8 <__fxstatat@plt+0x96b8>  // b.any
  40c924:	ldrb	w8, [x0, #2]
  40c928:	and	w8, w8, #0xffffffdf
  40c92c:	cmp	w8, #0x46
  40c930:	b.ne	40caa8 <__fxstatat@plt+0x96b8>  // b.any
  40c934:	ldrb	w8, [x0, #3]
  40c938:	cmp	w8, #0x2d
  40c93c:	b.ne	40caa8 <__fxstatat@plt+0x96b8>  // b.any
  40c940:	ldrb	w8, [x0, #4]
  40c944:	cmp	w8, #0x38
  40c948:	b.ne	40caa8 <__fxstatat@plt+0x96b8>  // b.any
  40c94c:	ldrb	w8, [x0, #5]
  40c950:	cbnz	w8, 40caa8 <__fxstatat@plt+0x96b8>
  40c954:	adrp	x20, 415000 <__fxstatat@plt+0x11c10>
  40c958:	add	x20, x20, #0x2e0
  40c95c:	b	40cac0 <__fxstatat@plt+0x96d0>
  40c960:	mov	w8, #0x1                   	// #1
  40c964:	b	40c9e4 <__fxstatat@plt+0x95f4>
  40c968:	tbnz	w21, #0, 40c9e4 <__fxstatat@plt+0x95f4>
  40c96c:	mov	w16, w8
  40c970:	mov	w17, wzr
  40c974:	cbz	x24, 40c980 <__fxstatat@plt+0x9590>
  40c978:	mov	w8, #0x27                  	// #39
  40c97c:	strb	w8, [x28]
  40c980:	adrp	x8, 415000 <__fxstatat@plt+0x11c10>
  40c984:	add	x8, x8, #0x2de
  40c988:	stur	x8, [x29, #-64]
  40c98c:	mov	w8, #0x1                   	// #1
  40c990:	mov	w20, #0x2                   	// #2
  40c994:	mov	w27, #0x1                   	// #1
  40c998:	stur	x8, [x29, #-32]
  40c99c:	b	40cc50 <__fxstatat@plt+0x9860>
  40c9a0:	tbz	w21, #0, 40ca0c <__fxstatat@plt+0x961c>
  40c9a4:	mov	w8, #0x1                   	// #1
  40c9a8:	stur	x8, [x29, #-32]
  40c9ac:	adrp	x8, 415000 <__fxstatat@plt+0x11c10>
  40c9b0:	add	x8, x8, #0x47e
  40c9b4:	mov	x27, xzr
  40c9b8:	mov	w20, #0x5                   	// #5
  40c9bc:	stur	x8, [x29, #-64]
  40c9c0:	mov	w16, #0x1                   	// #1
  40c9c4:	mov	w17, #0x1                   	// #1
  40c9c8:	b	40cc50 <__fxstatat@plt+0x9860>
  40c9cc:	mov	w20, wzr
  40c9d0:	mov	x27, xzr
  40c9d4:	mov	w17, wzr
  40c9d8:	mov	w16, w8
  40c9dc:	b	40cc50 <__fxstatat@plt+0x9860>
  40c9e0:	tbz	w21, #0, 40ca40 <__fxstatat@plt+0x9650>
  40c9e4:	mov	w9, #0x1                   	// #1
  40c9e8:	stur	x9, [x29, #-32]
  40c9ec:	adrp	x9, 415000 <__fxstatat@plt+0x11c10>
  40c9f0:	add	x9, x9, #0x2de
  40c9f4:	mov	x27, xzr
  40c9f8:	mov	w20, #0x2                   	// #2
  40c9fc:	stur	x9, [x29, #-64]
  40ca00:	mov	w16, w8
  40ca04:	mov	w17, #0x1                   	// #1
  40ca08:	b	40cc50 <__fxstatat@plt+0x9860>
  40ca0c:	mov	w17, wzr
  40ca10:	cbz	x24, 40ca1c <__fxstatat@plt+0x962c>
  40ca14:	mov	w8, #0x22                  	// #34
  40ca18:	strb	w8, [x28]
  40ca1c:	adrp	x8, 415000 <__fxstatat@plt+0x11c10>
  40ca20:	add	x8, x8, #0x47e
  40ca24:	stur	x8, [x29, #-64]
  40ca28:	mov	w8, #0x1                   	// #1
  40ca2c:	mov	w27, #0x1                   	// #1
  40ca30:	mov	w20, #0x5                   	// #5
  40ca34:	stur	x8, [x29, #-32]
  40ca38:	mov	w16, #0x1                   	// #1
  40ca3c:	b	40cc50 <__fxstatat@plt+0x9860>
  40ca40:	mov	w16, #0x1                   	// #1
  40ca44:	mov	w17, wzr
  40ca48:	cbnz	x24, 40c978 <__fxstatat@plt+0x9588>
  40ca4c:	b	40c980 <__fxstatat@plt+0x9590>
  40ca50:	ldrb	w8, [x0, #1]
  40ca54:	mov	w9, w22
  40ca58:	and	w8, w8, #0xffffffdf
  40ca5c:	cmp	w8, #0x42
  40ca60:	b.ne	40caa8 <__fxstatat@plt+0x96b8>  // b.any
  40ca64:	ldrb	w8, [x0, #2]
  40ca68:	cmp	w8, #0x31
  40ca6c:	b.ne	40caa8 <__fxstatat@plt+0x96b8>  // b.any
  40ca70:	ldrb	w8, [x0, #3]
  40ca74:	cmp	w8, #0x38
  40ca78:	b.ne	40caa8 <__fxstatat@plt+0x96b8>  // b.any
  40ca7c:	ldrb	w8, [x0, #4]
  40ca80:	cmp	w8, #0x30
  40ca84:	b.ne	40caa8 <__fxstatat@plt+0x96b8>  // b.any
  40ca88:	ldrb	w8, [x0, #5]
  40ca8c:	cmp	w8, #0x33
  40ca90:	b.ne	40caa8 <__fxstatat@plt+0x96b8>  // b.any
  40ca94:	ldrb	w8, [x0, #6]
  40ca98:	cmp	w8, #0x30
  40ca9c:	b.ne	40caa8 <__fxstatat@plt+0x96b8>  // b.any
  40caa0:	ldrb	w8, [x0, #7]
  40caa4:	cbz	w8, 40d688 <__fxstatat@plt+0xa298>
  40caa8:	cmp	w9, #0x9
  40caac:	adrp	x8, 415000 <__fxstatat@plt+0x11c10>
  40cab0:	adrp	x9, 415000 <__fxstatat@plt+0x11c10>
  40cab4:	add	x8, x8, #0x2de
  40cab8:	add	x9, x9, #0x47e
  40cabc:	csel	x20, x9, x8, eq  // eq = none
  40cac0:	adrp	x25, 415000 <__fxstatat@plt+0x11c10>
  40cac4:	add	x25, x25, #0x2de
  40cac8:	mov	w2, #0x5                   	// #5
  40cacc:	mov	x0, xzr
  40cad0:	mov	x1, x25
  40cad4:	bl	403270 <dcgettext@plt>
  40cad8:	cmp	x0, x25
  40cadc:	stur	x0, [x29, #-88]
  40cae0:	str	x20, [sp, #96]
  40cae4:	b.eq	40caf0 <__fxstatat@plt+0x9700>  // b.none
  40cae8:	mov	w20, w22
  40caec:	b	40cbd4 <__fxstatat@plt+0x97e4>
  40caf0:	bl	411eb0 <__fxstatat@plt+0xeac0>
  40caf4:	ldrb	w8, [x0]
  40caf8:	and	w8, w8, #0xffffffdf
  40cafc:	cmp	w8, #0x47
  40cb00:	b.eq	40cb60 <__fxstatat@plt+0x9770>  // b.none
  40cb04:	cmp	w8, #0x55
  40cb08:	b.ne	40cbb4 <__fxstatat@plt+0x97c4>  // b.any
  40cb0c:	ldrb	w8, [x0, #1]
  40cb10:	and	w8, w8, #0xffffffdf
  40cb14:	cmp	w8, #0x54
  40cb18:	b.ne	40cbb4 <__fxstatat@plt+0x97c4>  // b.any
  40cb1c:	ldrb	w8, [x0, #2]
  40cb20:	and	w8, w8, #0xffffffdf
  40cb24:	cmp	w8, #0x46
  40cb28:	b.ne	40cbb4 <__fxstatat@plt+0x97c4>  // b.any
  40cb2c:	ldrb	w8, [x0, #3]
  40cb30:	cmp	w8, #0x2d
  40cb34:	b.ne	40cbb4 <__fxstatat@plt+0x97c4>  // b.any
  40cb38:	ldrb	w8, [x0, #4]
  40cb3c:	cmp	w8, #0x38
  40cb40:	b.ne	40cbb4 <__fxstatat@plt+0x97c4>  // b.any
  40cb44:	ldrb	w8, [x0, #5]
  40cb48:	cbnz	w8, 40cbb4 <__fxstatat@plt+0x97c4>
  40cb4c:	adrp	x8, 415000 <__fxstatat@plt+0x11c10>
  40cb50:	add	x8, x8, #0x2e4
  40cb54:	stur	x8, [x29, #-88]
  40cb58:	mov	w20, w22
  40cb5c:	b	40cbd4 <__fxstatat@plt+0x97e4>
  40cb60:	ldrb	w8, [x0, #1]
  40cb64:	and	w8, w8, #0xffffffdf
  40cb68:	cmp	w8, #0x42
  40cb6c:	b.ne	40cbb4 <__fxstatat@plt+0x97c4>  // b.any
  40cb70:	ldrb	w8, [x0, #2]
  40cb74:	cmp	w8, #0x31
  40cb78:	b.ne	40cbb4 <__fxstatat@plt+0x97c4>  // b.any
  40cb7c:	ldrb	w8, [x0, #3]
  40cb80:	cmp	w8, #0x38
  40cb84:	b.ne	40cbb4 <__fxstatat@plt+0x97c4>  // b.any
  40cb88:	ldrb	w8, [x0, #4]
  40cb8c:	cmp	w8, #0x30
  40cb90:	b.ne	40cbb4 <__fxstatat@plt+0x97c4>  // b.any
  40cb94:	ldrb	w8, [x0, #5]
  40cb98:	cmp	w8, #0x33
  40cb9c:	b.ne	40cbb4 <__fxstatat@plt+0x97c4>  // b.any
  40cba0:	ldrb	w8, [x0, #6]
  40cba4:	cmp	w8, #0x30
  40cba8:	b.ne	40cbb4 <__fxstatat@plt+0x97c4>  // b.any
  40cbac:	ldrb	w8, [x0, #7]
  40cbb0:	cbz	w8, 40d694 <__fxstatat@plt+0xa2a4>
  40cbb4:	adrp	x8, 415000 <__fxstatat@plt+0x11c10>
  40cbb8:	adrp	x9, 415000 <__fxstatat@plt+0x11c10>
  40cbbc:	cmp	w22, #0x9
  40cbc0:	add	x8, x8, #0x2de
  40cbc4:	add	x9, x9, #0x47e
  40cbc8:	mov	w20, w22
  40cbcc:	csel	x8, x9, x8, eq  // eq = none
  40cbd0:	stur	x8, [x29, #-88]
  40cbd4:	mov	w14, w26
  40cbd8:	mov	w15, w27
  40cbdc:	tbnz	w21, #0, 40cc20 <__fxstatat@plt+0x9830>
  40cbe0:	ldr	x8, [sp, #96]
  40cbe4:	ldrb	w9, [x8]
  40cbe8:	cbz	w9, 40cc20 <__fxstatat@plt+0x9830>
  40cbec:	mov	w26, w15
  40cbf0:	mov	w22, w14
  40cbf4:	mov	x10, xzr
  40cbf8:	add	x8, x8, #0x1
  40cbfc:	b	40cc10 <__fxstatat@plt+0x9820>
  40cc00:	ldrb	w9, [x8, x10]
  40cc04:	add	x27, x10, #0x1
  40cc08:	mov	x10, x27
  40cc0c:	cbz	w9, 40cc2c <__fxstatat@plt+0x983c>
  40cc10:	cmp	x10, x24
  40cc14:	b.cs	40cc00 <__fxstatat@plt+0x9810>  // b.hs, b.nlast
  40cc18:	strb	w9, [x28, x10]
  40cc1c:	b	40cc00 <__fxstatat@plt+0x9810>
  40cc20:	mov	w26, w15
  40cc24:	mov	w22, w14
  40cc28:	mov	x27, xzr
  40cc2c:	ldur	x25, [x29, #-88]
  40cc30:	mov	x0, x25
  40cc34:	bl	402b80 <strlen@plt>
  40cc38:	stur	x0, [x29, #-32]
  40cc3c:	mov	w16, #0x1                   	// #1
  40cc40:	stur	x25, [x29, #-64]
  40cc44:	mov	w17, w21
  40cc48:	mov	w14, w22
  40cc4c:	mov	w15, w26
  40cc50:	ldp	x8, x9, [x29, #-40]
  40cc54:	eor	w18, w17, #0x1
  40cc58:	stur	w18, [x29, #-68]
  40cc5c:	mov	x22, xzr
  40cc60:	cmp	x8, #0x0
  40cc64:	cset	w8, eq  // eq = none
  40cc68:	cmp	x9, #0x0
  40cc6c:	cset	w9, ne  // ne = any
  40cc70:	cmp	w20, #0x2
  40cc74:	cset	w10, ne  // ne = any
  40cc78:	and	w13, w10, w16
  40cc7c:	and	w12, w9, w17
  40cc80:	orr	w10, w10, w18
  40cc84:	and	w18, w9, w13
  40cc88:	orr	w9, w13, w17
  40cc8c:	eor	w9, w9, #0x1
  40cc90:	cset	w11, eq  // eq = none
  40cc94:	orr	w8, w8, w9
  40cc98:	and	w12, w16, w12
  40cc9c:	str	w10, [sp, #92]
  40cca0:	and	w10, w11, w17
  40cca4:	stur	w8, [x29, #-24]
  40cca8:	eor	w8, w16, #0x1
  40ccac:	stp	w10, w12, [sp, #60]
  40ccb0:	stur	w16, [x29, #-72]
  40ccb4:	str	w8, [sp, #68]
  40ccb8:	stp	w17, w20, [x29, #-48]
  40ccbc:	stur	w18, [x29, #-52]
  40ccc0:	cmn	x23, #0x1
  40ccc4:	b.eq	40ccd4 <__fxstatat@plt+0x98e4>  // b.none
  40ccc8:	cmp	x22, x23
  40cccc:	b.ne	40ccdc <__fxstatat@plt+0x98ec>  // b.any
  40ccd0:	b	40d618 <__fxstatat@plt+0xa228>
  40ccd4:	ldrb	w8, [x19, x22]
  40ccd8:	cbz	w8, 40d620 <__fxstatat@plt+0xa230>
  40ccdc:	cbz	w18, 40cd24 <__fxstatat@plt+0x9934>
  40cce0:	ldur	x8, [x29, #-32]
  40cce4:	cmp	x8, #0x2
  40cce8:	add	x20, x22, x8
  40ccec:	b.cc	40cd18 <__fxstatat@plt+0x9928>  // b.lo, b.ul, b.last
  40ccf0:	cmn	x23, #0x1
  40ccf4:	b.ne	40cd18 <__fxstatat@plt+0x9928>  // b.any
  40ccf8:	mov	x0, x19
  40ccfc:	mov	w21, w14
  40cd00:	mov	w25, w15
  40cd04:	bl	402b80 <strlen@plt>
  40cd08:	ldp	w18, w17, [x29, #-52]
  40cd0c:	mov	x23, x0
  40cd10:	mov	w15, w25
  40cd14:	mov	w14, w21
  40cd18:	cmp	x20, x23
  40cd1c:	b.ls	40cd38 <__fxstatat@plt+0x9948>  // b.plast
  40cd20:	ldur	w20, [x29, #-44]
  40cd24:	mov	w25, wzr
  40cd28:	ldrb	w21, [x19, x22]
  40cd2c:	cmp	w21, #0x7e
  40cd30:	b.ls	40cd84 <__fxstatat@plt+0x9994>  // b.plast
  40cd34:	b	40cfd4 <__fxstatat@plt+0x9be4>
  40cd38:	ldur	x1, [x29, #-64]
  40cd3c:	ldur	x2, [x29, #-32]
  40cd40:	add	x0, x19, x22
  40cd44:	mov	w26, w15
  40cd48:	mov	w21, w14
  40cd4c:	bl	402ee0 <bcmp@plt>
  40cd50:	ldur	w9, [x29, #-68]
  40cd54:	ldur	w20, [x29, #-44]
  40cd58:	cmp	w0, #0x0
  40cd5c:	cset	w8, ne  // ne = any
  40cd60:	orr	w8, w8, w9
  40cd64:	cset	w25, eq  // eq = none
  40cd68:	tbz	w8, #0, 40d6e0 <__fxstatat@plt+0xa2f0>
  40cd6c:	ldp	w18, w17, [x29, #-52]
  40cd70:	mov	w14, w21
  40cd74:	mov	w15, w26
  40cd78:	ldrb	w21, [x19, x22]
  40cd7c:	cmp	w21, #0x7e
  40cd80:	b.hi	40cfd4 <__fxstatat@plt+0x9be4>  // b.pmore
  40cd84:	adrp	x13, 415000 <__fxstatat@plt+0x11c10>
  40cd88:	add	x13, x13, #0x18b
  40cd8c:	adr	x12, 40cdb0 <__fxstatat@plt+0x99c0>
  40cd90:	ldrb	w9, [x13, x21]
  40cd94:	add	x12, x12, x9, lsl #2
  40cd98:	mov	w10, wzr
  40cd9c:	mov	w8, wzr
  40cda0:	mov	w26, #0x1                   	// #1
  40cda4:	mov	w11, #0x6e                  	// #110
  40cda8:	mov	w9, #0x61                  	// #97
  40cdac:	br	x12
  40cdb0:	ldur	w9, [x29, #-24]
  40cdb4:	tbnz	w9, #0, 40cdd4 <__fxstatat@plt+0x99e4>
  40cdb8:	ldur	x10, [x29, #-40]
  40cdbc:	lsr	w9, w21, #5
  40cdc0:	ldr	w9, [x10, w9, uxtw #2]
  40cdc4:	lsr	w9, w9, w21
  40cdc8:	tbz	w9, #0, 40cdd4 <__fxstatat@plt+0x99e4>
  40cdcc:	mov	w9, w21
  40cdd0:	b	40cddc <__fxstatat@plt+0x99ec>
  40cdd4:	mov	w9, w21
  40cdd8:	cbz	w25, 40d014 <__fxstatat@plt+0x9c24>
  40cddc:	tbnz	w17, #0, 40d6a0 <__fxstatat@plt+0xa2b0>
  40cde0:	cmp	w20, #0x2
  40cde4:	cset	w8, ne  // ne = any
  40cde8:	orr	w8, w8, w15
  40cdec:	tbnz	w8, #0, 40ce28 <__fxstatat@plt+0x9a38>
  40cdf0:	cmp	x27, x24
  40cdf4:	b.cs	40ce60 <__fxstatat@plt+0x9a70>  // b.hs, b.nlast
  40cdf8:	mov	w8, #0x27                  	// #39
  40cdfc:	strb	w8, [x28, x27]
  40ce00:	add	x8, x27, #0x1
  40ce04:	cmp	x8, x24
  40ce08:	b.cc	40ce6c <__fxstatat@plt+0x9a7c>  // b.lo, b.ul, b.last
  40ce0c:	add	x8, x27, #0x2
  40ce10:	cmp	x8, x24
  40ce14:	b.cs	40ce20 <__fxstatat@plt+0x9a30>  // b.hs, b.nlast
  40ce18:	mov	w10, #0x27                  	// #39
  40ce1c:	strb	w10, [x28, x8]
  40ce20:	add	x27, x27, #0x3
  40ce24:	mov	w15, #0x1                   	// #1
  40ce28:	cmp	x27, x24
  40ce2c:	b.cs	40ce38 <__fxstatat@plt+0x9a48>  // b.hs, b.nlast
  40ce30:	mov	w8, #0x5c                  	// #92
  40ce34:	strb	w8, [x28, x27]
  40ce38:	add	x27, x27, #0x1
  40ce3c:	cmp	x27, x24
  40ce40:	b.cs	40ce48 <__fxstatat@plt+0x9a58>  // b.hs, b.nlast
  40ce44:	strb	w9, [x28, x27]
  40ce48:	add	x27, x27, #0x1
  40ce4c:	and	w14, w14, w26
  40ce50:	add	x22, x22, #0x1
  40ce54:	cmn	x23, #0x1
  40ce58:	b.ne	40ccc8 <__fxstatat@plt+0x98d8>  // b.any
  40ce5c:	b	40ccd4 <__fxstatat@plt+0x98e4>
  40ce60:	add	x8, x27, #0x1
  40ce64:	cmp	x8, x24
  40ce68:	b.cs	40ce0c <__fxstatat@plt+0x9a1c>  // b.hs, b.nlast
  40ce6c:	mov	w10, #0x24                  	// #36
  40ce70:	strb	w10, [x28, x8]
  40ce74:	add	x8, x27, #0x2
  40ce78:	cmp	x8, x24
  40ce7c:	b.cc	40ce18 <__fxstatat@plt+0x9a28>  // b.lo, b.ul, b.last
  40ce80:	b	40ce20 <__fxstatat@plt+0x9a30>
  40ce84:	cmp	x23, #0x1
  40ce88:	b.eq	40ceac <__fxstatat@plt+0x9abc>  // b.none
  40ce8c:	cmn	x23, #0x1
  40ce90:	b.ne	40ceb0 <__fxstatat@plt+0x9ac0>  // b.any
  40ce94:	ldrb	w8, [x19, #1]
  40ce98:	cbz	w8, 40ceac <__fxstatat@plt+0x9abc>
  40ce9c:	mov	w8, wzr
  40cea0:	mov	w26, wzr
  40cea4:	mov	x23, #0xffffffffffffffff    	// #-1
  40cea8:	b	40cdb0 <__fxstatat@plt+0x99c0>
  40ceac:	cbz	x22, 40cebc <__fxstatat@plt+0x9acc>
  40ceb0:	mov	w8, wzr
  40ceb4:	mov	w26, wzr
  40ceb8:	b	40cdb0 <__fxstatat@plt+0x99c0>
  40cebc:	mov	w10, #0x1                   	// #1
  40cec0:	cmp	w20, #0x2
  40cec4:	b.ne	40cecc <__fxstatat@plt+0x9adc>  // b.any
  40cec8:	tbnz	w17, #0, 40d6a0 <__fxstatat@plt+0xa2b0>
  40cecc:	mov	w8, wzr
  40ced0:	mov	w26, w10
  40ced4:	b	40cdb0 <__fxstatat@plt+0x99c0>
  40ced8:	cmp	w20, #0x2
  40cedc:	b.ne	40cffc <__fxstatat@plt+0x9c0c>  // b.any
  40cee0:	tbz	w17, #0, 40d008 <__fxstatat@plt+0x9c18>
  40cee4:	b	40d6a0 <__fxstatat@plt+0xa2b0>
  40cee8:	mov	w9, #0x66                  	// #102
  40ceec:	b	40d058 <__fxstatat@plt+0x9c68>
  40cef0:	mov	w11, #0x74                  	// #116
  40cef4:	b	40cf04 <__fxstatat@plt+0x9b14>
  40cef8:	mov	w9, #0x62                  	// #98
  40cefc:	b	40d058 <__fxstatat@plt+0x9c68>
  40cf00:	mov	w11, #0x72                  	// #114
  40cf04:	ldr	w8, [sp, #92]
  40cf08:	mov	w9, w11
  40cf0c:	tbnz	w8, #0, 40d058 <__fxstatat@plt+0x9c68>
  40cf10:	b	40d6a0 <__fxstatat@plt+0xa2b0>
  40cf14:	ldur	w8, [x29, #-72]
  40cf18:	tbz	w8, #0, 40d06c <__fxstatat@plt+0x9c7c>
  40cf1c:	cmp	w20, #0x2
  40cf20:	tbnz	w17, #0, 40d7b0 <__fxstatat@plt+0xa3c0>
  40cf24:	cset	w8, ne  // ne = any
  40cf28:	orr	w8, w8, w15
  40cf2c:	tbz	w8, #0, 40d240 <__fxstatat@plt+0x9e50>
  40cf30:	mov	x8, x27
  40cf34:	cmp	x8, x24
  40cf38:	b.cc	40d280 <__fxstatat@plt+0x9e90>  // b.lo, b.ul, b.last
  40cf3c:	b	40d288 <__fxstatat@plt+0x9e98>
  40cf40:	cmp	w20, #0x5
  40cf44:	b.eq	40d1a0 <__fxstatat@plt+0x9db0>  // b.none
  40cf48:	cmp	w20, #0x2
  40cf4c:	b.ne	40d230 <__fxstatat@plt+0x9e40>  // b.any
  40cf50:	tbz	w17, #0, 40d230 <__fxstatat@plt+0x9e40>
  40cf54:	b	40d6a0 <__fxstatat@plt+0xa2b0>
  40cf58:	mov	w9, #0x76                  	// #118
  40cf5c:	b	40d058 <__fxstatat@plt+0x9c68>
  40cf60:	cmp	w20, #0x2
  40cf64:	b.ne	40d07c <__fxstatat@plt+0x9c8c>  // b.any
  40cf68:	tbnz	w17, #0, 40d6a0 <__fxstatat@plt+0xa2b0>
  40cf6c:	ldr	x10, [sp, #72]
  40cf70:	cmp	x24, #0x0
  40cf74:	cset	w8, eq  // eq = none
  40cf78:	cmp	x10, #0x0
  40cf7c:	cset	w9, ne  // ne = any
  40cf80:	orr	w8, w9, w8
  40cf84:	cmp	w8, #0x0
  40cf88:	csel	x10, x10, x24, ne  // ne = any
  40cf8c:	csel	x24, x24, xzr, ne  // ne = any
  40cf90:	cmp	x27, x24
  40cf94:	str	x10, [sp, #72]
  40cf98:	b.cs	40d17c <__fxstatat@plt+0x9d8c>  // b.hs, b.nlast
  40cf9c:	mov	w8, #0x27                  	// #39
  40cfa0:	strb	w8, [x28, x27]
  40cfa4:	add	x8, x27, #0x1
  40cfa8:	cmp	x8, x24
  40cfac:	b.cc	40d188 <__fxstatat@plt+0x9d98>  // b.lo, b.ul, b.last
  40cfb0:	add	x8, x27, #0x2
  40cfb4:	cmp	x8, x24
  40cfb8:	b.cs	40cfc4 <__fxstatat@plt+0x9bd4>  // b.hs, b.nlast
  40cfbc:	mov	w9, #0x27                  	// #39
  40cfc0:	strb	w9, [x28, x8]
  40cfc4:	mov	w15, wzr
  40cfc8:	mov	w8, wzr
  40cfcc:	add	x27, x27, #0x3
  40cfd0:	b	40d080 <__fxstatat@plt+0x9c90>
  40cfd4:	ldr	x8, [sp, #32]
  40cfd8:	stp	w15, w14, [sp, #24]
  40cfdc:	cmp	x8, #0x1
  40cfe0:	b.ne	40d094 <__fxstatat@plt+0x9ca4>  // b.any
  40cfe4:	bl	403070 <__ctype_b_loc@plt>
  40cfe8:	ldr	x8, [x0]
  40cfec:	mov	w20, #0x1                   	// #1
  40cff0:	ldrh	w8, [x8, x21, lsl #1]
  40cff4:	ubfx	w26, w8, #14, #1
  40cff8:	b	40d3f0 <__fxstatat@plt+0xa000>
  40cffc:	ldr	w8, [sp, #64]
  40d000:	mov	w9, #0x5c                  	// #92
  40d004:	tbz	w8, #0, 40d058 <__fxstatat@plt+0x9c68>
  40d008:	mov	w8, wzr
  40d00c:	mov	w26, wzr
  40d010:	mov	w21, #0x5c                  	// #92
  40d014:	tbnz	w8, #0, 40d048 <__fxstatat@plt+0x9c58>
  40d018:	tbz	w15, #0, 40d048 <__fxstatat@plt+0x9c58>
  40d01c:	cmp	x27, x24
  40d020:	b.cs	40d02c <__fxstatat@plt+0x9c3c>  // b.hs, b.nlast
  40d024:	mov	w8, #0x27                  	// #39
  40d028:	strb	w8, [x28, x27]
  40d02c:	add	x8, x27, #0x1
  40d030:	cmp	x8, x24
  40d034:	b.cs	40d040 <__fxstatat@plt+0x9c50>  // b.hs, b.nlast
  40d038:	mov	w9, #0x27                  	// #39
  40d03c:	strb	w9, [x28, x8]
  40d040:	mov	w15, wzr
  40d044:	add	x27, x27, #0x2
  40d048:	mov	w9, w21
  40d04c:	cmp	x27, x24
  40d050:	b.cc	40ce44 <__fxstatat@plt+0x9a54>  // b.lo, b.ul, b.last
  40d054:	b	40ce48 <__fxstatat@plt+0x9a58>
  40d058:	ldur	w10, [x29, #-72]
  40d05c:	mov	w8, wzr
  40d060:	mov	w26, wzr
  40d064:	tbz	w10, #0, 40cdb0 <__fxstatat@plt+0x99c0>
  40d068:	b	40cddc <__fxstatat@plt+0x99ec>
  40d06c:	ldr	w8, [sp, #88]
  40d070:	tbnz	w8, #0, 40ce50 <__fxstatat@plt+0x9a60>
  40d074:	mov	w21, wzr
  40d078:	b	40ceb0 <__fxstatat@plt+0x9ac0>
  40d07c:	mov	w8, wzr
  40d080:	mov	w9, #0x1                   	// #1
  40d084:	mov	w21, #0x27                  	// #39
  40d088:	str	w9, [sp, #84]
  40d08c:	mov	w26, #0x1                   	// #1
  40d090:	b	40cdb0 <__fxstatat@plt+0x99c0>
  40d094:	cmn	x23, #0x1
  40d098:	stur	xzr, [x29, #-16]
  40d09c:	b.eq	40d314 <__fxstatat@plt+0x9f24>  // b.none
  40d0a0:	ldr	w8, [sp, #60]
  40d0a4:	stp	x23, x19, [sp, #40]
  40d0a8:	tbz	w8, #0, 40d32c <__fxstatat@plt+0x9f3c>
  40d0ac:	ldur	x8, [x29, #-80]
  40d0b0:	mov	x20, xzr
  40d0b4:	mov	w26, #0x1                   	// #1
  40d0b8:	add	x8, x8, x22
  40d0bc:	str	x8, [sp, #16]
  40d0c0:	b	40d0ec <__fxstatat@plt+0x9cfc>
  40d0c4:	ldur	w0, [x29, #-20]
  40d0c8:	bl	4032d0 <iswprint@plt>
  40d0cc:	cmp	w0, #0x0
  40d0d0:	cset	w8, ne  // ne = any
  40d0d4:	sub	x0, x29, #0x10
  40d0d8:	and	w26, w26, w8
  40d0dc:	add	x20, x23, x20
  40d0e0:	bl	402fd0 <mbsinit@plt>
  40d0e4:	ldr	x23, [sp, #40]
  40d0e8:	cbnz	w0, 40d3ec <__fxstatat@plt+0x9ffc>
  40d0ec:	ldr	x8, [sp, #48]
  40d0f0:	mov	x19, x28
  40d0f4:	add	x28, x20, x22
  40d0f8:	sub	x2, x23, x28
  40d0fc:	add	x1, x8, x28
  40d100:	sub	x0, x29, #0x14
  40d104:	sub	x3, x29, #0x10
  40d108:	bl	411334 <__fxstatat@plt+0xdf44>
  40d10c:	cmn	x0, #0x2
  40d110:	b.eq	40d3ac <__fxstatat@plt+0x9fbc>  // b.none
  40d114:	mov	x23, x0
  40d118:	cmn	x0, #0x1
  40d11c:	b.eq	40d39c <__fxstatat@plt+0x9fac>  // b.none
  40d120:	mov	x28, x19
  40d124:	cbz	x23, 40d3a4 <__fxstatat@plt+0x9fb4>
  40d128:	ldr	x19, [sp, #48]
  40d12c:	cmp	x23, #0x2
  40d130:	b.cc	40d0c4 <__fxstatat@plt+0x9cd4>  // b.lo, b.ul, b.last
  40d134:	ldr	x9, [sp, #16]
  40d138:	sub	x8, x23, #0x1
  40d13c:	add	x9, x9, x20
  40d140:	b	40d150 <__fxstatat@plt+0x9d60>
  40d144:	subs	x8, x8, #0x1
  40d148:	add	x9, x9, #0x1
  40d14c:	b.eq	40d0c4 <__fxstatat@plt+0x9cd4>  // b.none
  40d150:	ldrb	w10, [x9]
  40d154:	sub	w10, w10, #0x5b
  40d158:	cmp	w10, #0x21
  40d15c:	b.hi	40d144 <__fxstatat@plt+0x9d54>  // b.pmore
  40d160:	mov	w11, #0x1                   	// #1
  40d164:	lsl	x10, x11, x10
  40d168:	mov	x11, #0x2b                  	// #43
  40d16c:	movk	x11, #0x2, lsl #32
  40d170:	tst	x10, x11
  40d174:	b.eq	40d144 <__fxstatat@plt+0x9d54>  // b.none
  40d178:	b	40d6c8 <__fxstatat@plt+0xa2d8>
  40d17c:	add	x8, x27, #0x1
  40d180:	cmp	x8, x24
  40d184:	b.cs	40cfb0 <__fxstatat@plt+0x9bc0>  // b.hs, b.nlast
  40d188:	mov	w9, #0x5c                  	// #92
  40d18c:	strb	w9, [x28, x8]
  40d190:	add	x8, x27, #0x2
  40d194:	cmp	x8, x24
  40d198:	b.cc	40cfbc <__fxstatat@plt+0x9bcc>  // b.lo, b.ul, b.last
  40d19c:	b	40cfc4 <__fxstatat@plt+0x9bd4>
  40d1a0:	ldr	w8, [sp, #88]
  40d1a4:	tbz	w8, #2, 40d230 <__fxstatat@plt+0x9e40>
  40d1a8:	add	x9, x22, #0x2
  40d1ac:	cmp	x9, x23
  40d1b0:	b.cs	40d230 <__fxstatat@plt+0x9e40>  // b.hs, b.nlast
  40d1b4:	add	x8, x22, x19
  40d1b8:	ldrb	w8, [x8, #1]
  40d1bc:	cmp	w8, #0x3f
  40d1c0:	b.ne	40d230 <__fxstatat@plt+0x9e40>  // b.any
  40d1c4:	ldrb	w21, [x19, x9]
  40d1c8:	mov	w8, wzr
  40d1cc:	cmp	w21, #0x3e
  40d1d0:	b.hi	40d60c <__fxstatat@plt+0xa21c>  // b.pmore
  40d1d4:	mov	w10, #0x1                   	// #1
  40d1d8:	mov	x11, #0xa38200000000        	// #179778741075968
  40d1dc:	lsl	x10, x10, x21
  40d1e0:	movk	x11, #0x7000, lsl #48
  40d1e4:	tst	x10, x11
  40d1e8:	b.eq	40d60c <__fxstatat@plt+0xa21c>  // b.none
  40d1ec:	tbnz	w17, #0, 40d6a0 <__fxstatat@plt+0xa2b0>
  40d1f0:	cmp	x27, x24
  40d1f4:	b.cs	40d5c4 <__fxstatat@plt+0xa1d4>  // b.hs, b.nlast
  40d1f8:	mov	w8, #0x3f                  	// #63
  40d1fc:	strb	w8, [x28, x27]
  40d200:	add	x8, x27, #0x1
  40d204:	cmp	x8, x24
  40d208:	b.cc	40d5d0 <__fxstatat@plt+0xa1e0>  // b.lo, b.ul, b.last
  40d20c:	add	x8, x27, #0x2
  40d210:	cmp	x8, x24
  40d214:	b.cs	40d5e4 <__fxstatat@plt+0xa1f4>  // b.hs, b.nlast
  40d218:	mov	w10, #0x22                  	// #34
  40d21c:	strb	w10, [x28, x8]
  40d220:	add	x8, x27, #0x3
  40d224:	cmp	x8, x24
  40d228:	b.cc	40d5f0 <__fxstatat@plt+0xa200>  // b.lo, b.ul, b.last
  40d22c:	b	40d5f8 <__fxstatat@plt+0xa208>
  40d230:	mov	w8, wzr
  40d234:	mov	w26, wzr
  40d238:	mov	w21, #0x3f                  	// #63
  40d23c:	b	40cdb0 <__fxstatat@plt+0x99c0>
  40d240:	cmp	x27, x24
  40d244:	b.cs	40d2f0 <__fxstatat@plt+0x9f00>  // b.hs, b.nlast
  40d248:	mov	w8, #0x27                  	// #39
  40d24c:	strb	w8, [x28, x27]
  40d250:	add	x8, x27, #0x1
  40d254:	cmp	x8, x24
  40d258:	b.cc	40d2fc <__fxstatat@plt+0x9f0c>  // b.lo, b.ul, b.last
  40d25c:	add	x8, x27, #0x2
  40d260:	cmp	x8, x24
  40d264:	b.cs	40d270 <__fxstatat@plt+0x9e80>  // b.hs, b.nlast
  40d268:	mov	w9, #0x27                  	// #39
  40d26c:	strb	w9, [x28, x8]
  40d270:	add	x8, x27, #0x3
  40d274:	mov	w15, #0x1                   	// #1
  40d278:	cmp	x8, x24
  40d27c:	b.cs	40d288 <__fxstatat@plt+0x9e98>  // b.hs, b.nlast
  40d280:	mov	w9, #0x5c                  	// #92
  40d284:	strb	w9, [x28, x8]
  40d288:	cmp	w20, #0x2
  40d28c:	add	x27, x8, #0x1
  40d290:	b.eq	40d2e0 <__fxstatat@plt+0x9ef0>  // b.none
  40d294:	add	x9, x22, #0x1
  40d298:	cmp	x9, x23
  40d29c:	b.cs	40d2e0 <__fxstatat@plt+0x9ef0>  // b.hs, b.nlast
  40d2a0:	ldrb	w9, [x19, x9]
  40d2a4:	sub	w9, w9, #0x30
  40d2a8:	cmp	w9, #0x9
  40d2ac:	b.hi	40d2e0 <__fxstatat@plt+0x9ef0>  // b.pmore
  40d2b0:	cmp	x27, x24
  40d2b4:	b.cs	40d2c0 <__fxstatat@plt+0x9ed0>  // b.hs, b.nlast
  40d2b8:	mov	w9, #0x30                  	// #48
  40d2bc:	strb	w9, [x28, x27]
  40d2c0:	add	x9, x8, #0x2
  40d2c4:	cmp	x9, x24
  40d2c8:	b.cs	40d2d4 <__fxstatat@plt+0x9ee4>  // b.hs, b.nlast
  40d2cc:	mov	w10, #0x30                  	// #48
  40d2d0:	strb	w10, [x28, x9]
  40d2d4:	mov	w26, wzr
  40d2d8:	add	x27, x8, #0x3
  40d2dc:	b	40d2e4 <__fxstatat@plt+0x9ef4>
  40d2e0:	mov	w26, wzr
  40d2e4:	mov	w8, #0x1                   	// #1
  40d2e8:	mov	w21, #0x30                  	// #48
  40d2ec:	b	40cdb0 <__fxstatat@plt+0x99c0>
  40d2f0:	add	x8, x27, #0x1
  40d2f4:	cmp	x8, x24
  40d2f8:	b.cs	40d25c <__fxstatat@plt+0x9e6c>  // b.hs, b.nlast
  40d2fc:	mov	w9, #0x24                  	// #36
  40d300:	strb	w9, [x28, x8]
  40d304:	add	x8, x27, #0x2
  40d308:	cmp	x8, x24
  40d30c:	b.cc	40d268 <__fxstatat@plt+0x9e78>  // b.lo, b.ul, b.last
  40d310:	b	40d270 <__fxstatat@plt+0x9e80>
  40d314:	mov	x0, x19
  40d318:	bl	402b80 <strlen@plt>
  40d31c:	mov	x23, x0
  40d320:	ldr	w8, [sp, #60]
  40d324:	stp	x23, x19, [sp, #40]
  40d328:	tbnz	w8, #0, 40d0ac <__fxstatat@plt+0x9cbc>
  40d32c:	mov	x20, xzr
  40d330:	mov	w26, #0x1                   	// #1
  40d334:	ldr	x8, [sp, #48]
  40d338:	mov	x19, x28
  40d33c:	add	x28, x20, x22
  40d340:	sub	x2, x23, x28
  40d344:	add	x1, x8, x28
  40d348:	sub	x0, x29, #0x14
  40d34c:	sub	x3, x29, #0x10
  40d350:	bl	411334 <__fxstatat@plt+0xdf44>
  40d354:	cmn	x0, #0x2
  40d358:	b.eq	40d3ac <__fxstatat@plt+0x9fbc>  // b.none
  40d35c:	mov	x23, x0
  40d360:	cmn	x0, #0x1
  40d364:	b.eq	40d39c <__fxstatat@plt+0x9fac>  // b.none
  40d368:	mov	x28, x19
  40d36c:	cbz	x23, 40d3a4 <__fxstatat@plt+0x9fb4>
  40d370:	ldur	w0, [x29, #-20]
  40d374:	bl	4032d0 <iswprint@plt>
  40d378:	cmp	w0, #0x0
  40d37c:	cset	w8, ne  // ne = any
  40d380:	sub	x0, x29, #0x10
  40d384:	and	w26, w26, w8
  40d388:	add	x20, x23, x20
  40d38c:	bl	402fd0 <mbsinit@plt>
  40d390:	ldr	x23, [sp, #40]
  40d394:	cbz	w0, 40d334 <__fxstatat@plt+0x9f44>
  40d398:	b	40d3ec <__fxstatat@plt+0x9ffc>
  40d39c:	mov	w26, wzr
  40d3a0:	mov	x28, x19
  40d3a4:	ldr	x23, [sp, #40]
  40d3a8:	b	40d3ec <__fxstatat@plt+0x9ffc>
  40d3ac:	ldr	x23, [sp, #40]
  40d3b0:	cmp	x28, x23
  40d3b4:	b.cs	40d3e4 <__fxstatat@plt+0x9ff4>  // b.hs, b.nlast
  40d3b8:	sub	x8, x23, x22
  40d3bc:	ldr	x9, [sp, #48]
  40d3c0:	ldrb	w9, [x9, x28]
  40d3c4:	cbz	w9, 40d3e4 <__fxstatat@plt+0x9ff4>
  40d3c8:	add	x20, x20, #0x1
  40d3cc:	add	x28, x20, x22
  40d3d0:	cmp	x28, x23
  40d3d4:	b.cc	40d3bc <__fxstatat@plt+0x9fcc>  // b.lo, b.ul, b.last
  40d3d8:	mov	w26, wzr
  40d3dc:	mov	x20, x8
  40d3e0:	b	40d3e8 <__fxstatat@plt+0x9ff8>
  40d3e4:	mov	w26, wzr
  40d3e8:	mov	x28, x19
  40d3ec:	ldr	x19, [sp, #48]
  40d3f0:	ldr	w8, [sp, #68]
  40d3f4:	ldp	w15, w14, [sp, #24]
  40d3f8:	ldp	w18, w17, [x29, #-52]
  40d3fc:	cmp	x20, #0x1
  40d400:	orr	w8, w26, w8
  40d404:	b.hi	40d418 <__fxstatat@plt+0xa028>  // b.pmore
  40d408:	tbz	w8, #0, 40d418 <__fxstatat@plt+0xa028>
  40d40c:	ldur	w20, [x29, #-44]
  40d410:	mov	w8, wzr
  40d414:	b	40cdb0 <__fxstatat@plt+0x99c0>
  40d418:	add	x9, x20, x22
  40d41c:	ldur	w20, [x29, #-44]
  40d420:	mov	w10, wzr
  40d424:	b	40d438 <__fxstatat@plt+0xa048>
  40d428:	ldur	x12, [x29, #-80]
  40d42c:	add	x27, x27, #0x1
  40d430:	ldrb	w21, [x12, x22]
  40d434:	mov	x22, x11
  40d438:	tbz	w8, #0, 40d468 <__fxstatat@plt+0xa078>
  40d43c:	tbz	w25, #0, 40d4d4 <__fxstatat@plt+0xa0e4>
  40d440:	cmp	x27, x24
  40d444:	b.cs	40d450 <__fxstatat@plt+0xa060>  // b.hs, b.nlast
  40d448:	mov	w11, #0x5c                  	// #92
  40d44c:	strb	w11, [x28, x27]
  40d450:	mov	w25, wzr
  40d454:	add	x27, x27, #0x1
  40d458:	add	x11, x22, #0x1
  40d45c:	cmp	x9, x11
  40d460:	b.hi	40d4e4 <__fxstatat@plt+0xa0f4>  // b.pmore
  40d464:	b	40d5b8 <__fxstatat@plt+0xa1c8>
  40d468:	tbnz	w17, #0, 40d6a0 <__fxstatat@plt+0xa2b0>
  40d46c:	cmp	w20, #0x2
  40d470:	cset	w10, ne  // ne = any
  40d474:	orr	w10, w10, w15
  40d478:	tbz	w10, #0, 40d52c <__fxstatat@plt+0xa13c>
  40d47c:	cmp	x27, x24
  40d480:	b.cs	40d56c <__fxstatat@plt+0xa17c>  // b.hs, b.nlast
  40d484:	mov	w10, #0x5c                  	// #92
  40d488:	strb	w10, [x28, x27]
  40d48c:	add	x10, x27, #0x1
  40d490:	cmp	x10, x24
  40d494:	b.cc	40d578 <__fxstatat@plt+0xa188>  // b.lo, b.ul, b.last
  40d498:	add	x10, x27, #0x2
  40d49c:	cmp	x10, x24
  40d4a0:	b.cs	40d4b0 <__fxstatat@plt+0xa0c0>  // b.hs, b.nlast
  40d4a4:	mov	w11, #0x30                  	// #48
  40d4a8:	bfxil	w11, w21, #3, #3
  40d4ac:	strb	w11, [x28, x10]
  40d4b0:	mov	w11, #0x30                  	// #48
  40d4b4:	bfxil	w11, w21, #0, #3
  40d4b8:	add	x27, x27, #0x3
  40d4bc:	mov	w10, #0x1                   	// #1
  40d4c0:	mov	w21, w11
  40d4c4:	add	x11, x22, #0x1
  40d4c8:	cmp	x9, x11
  40d4cc:	b.hi	40d4e4 <__fxstatat@plt+0xa0f4>  // b.pmore
  40d4d0:	b	40d5b8 <__fxstatat@plt+0xa1c8>
  40d4d4:	mov	w25, wzr
  40d4d8:	add	x11, x22, #0x1
  40d4dc:	cmp	x9, x11
  40d4e0:	b.ls	40d5b8 <__fxstatat@plt+0xa1c8>  // b.plast
  40d4e4:	and	w12, w10, #0x1
  40d4e8:	orn	w12, w12, w15
  40d4ec:	tbnz	w12, #0, 40d51c <__fxstatat@plt+0xa12c>
  40d4f0:	cmp	x27, x24
  40d4f4:	b.cs	40d500 <__fxstatat@plt+0xa110>  // b.hs, b.nlast
  40d4f8:	mov	w12, #0x27                  	// #39
  40d4fc:	strb	w12, [x28, x27]
  40d500:	add	x12, x27, #0x1
  40d504:	cmp	x12, x24
  40d508:	b.cs	40d514 <__fxstatat@plt+0xa124>  // b.hs, b.nlast
  40d50c:	mov	w13, #0x27                  	// #39
  40d510:	strb	w13, [x28, x12]
  40d514:	mov	w15, wzr
  40d518:	add	x27, x27, #0x2
  40d51c:	cmp	x27, x24
  40d520:	b.cs	40d428 <__fxstatat@plt+0xa038>  // b.hs, b.nlast
  40d524:	strb	w21, [x28, x27]
  40d528:	b	40d428 <__fxstatat@plt+0xa038>
  40d52c:	cmp	x27, x24
  40d530:	b.cs	40d594 <__fxstatat@plt+0xa1a4>  // b.hs, b.nlast
  40d534:	mov	w10, #0x27                  	// #39
  40d538:	strb	w10, [x28, x27]
  40d53c:	add	x10, x27, #0x1
  40d540:	cmp	x10, x24
  40d544:	b.cc	40d5a0 <__fxstatat@plt+0xa1b0>  // b.lo, b.ul, b.last
  40d548:	add	x10, x27, #0x2
  40d54c:	cmp	x10, x24
  40d550:	b.cs	40d55c <__fxstatat@plt+0xa16c>  // b.hs, b.nlast
  40d554:	mov	w11, #0x27                  	// #39
  40d558:	strb	w11, [x28, x10]
  40d55c:	add	x27, x27, #0x3
  40d560:	mov	w15, #0x1                   	// #1
  40d564:	cmp	x27, x24
  40d568:	b.cc	40d484 <__fxstatat@plt+0xa094>  // b.lo, b.ul, b.last
  40d56c:	add	x10, x27, #0x1
  40d570:	cmp	x10, x24
  40d574:	b.cs	40d498 <__fxstatat@plt+0xa0a8>  // b.hs, b.nlast
  40d578:	mov	w11, #0x30                  	// #48
  40d57c:	bfxil	w11, w21, #6, #2
  40d580:	strb	w11, [x28, x10]
  40d584:	add	x10, x27, #0x2
  40d588:	cmp	x10, x24
  40d58c:	b.cc	40d4a4 <__fxstatat@plt+0xa0b4>  // b.lo, b.ul, b.last
  40d590:	b	40d4b0 <__fxstatat@plt+0xa0c0>
  40d594:	add	x10, x27, #0x1
  40d598:	cmp	x10, x24
  40d59c:	b.cs	40d548 <__fxstatat@plt+0xa158>  // b.hs, b.nlast
  40d5a0:	mov	w11, #0x24                  	// #36
  40d5a4:	strb	w11, [x28, x10]
  40d5a8:	add	x10, x27, #0x2
  40d5ac:	cmp	x10, x24
  40d5b0:	b.cc	40d554 <__fxstatat@plt+0xa164>  // b.lo, b.ul, b.last
  40d5b4:	b	40d55c <__fxstatat@plt+0xa16c>
  40d5b8:	and	w8, w10, #0x1
  40d5bc:	tbz	w8, #0, 40d018 <__fxstatat@plt+0x9c28>
  40d5c0:	b	40d048 <__fxstatat@plt+0x9c58>
  40d5c4:	add	x8, x27, #0x1
  40d5c8:	cmp	x8, x24
  40d5cc:	b.cs	40d20c <__fxstatat@plt+0x9e1c>  // b.hs, b.nlast
  40d5d0:	mov	w10, #0x22                  	// #34
  40d5d4:	strb	w10, [x28, x8]
  40d5d8:	add	x8, x27, #0x2
  40d5dc:	cmp	x8, x24
  40d5e0:	b.cc	40d218 <__fxstatat@plt+0x9e28>  // b.lo, b.ul, b.last
  40d5e4:	add	x8, x27, #0x3
  40d5e8:	cmp	x8, x24
  40d5ec:	b.cs	40d5f8 <__fxstatat@plt+0xa208>  // b.hs, b.nlast
  40d5f0:	mov	w10, #0x3f                  	// #63
  40d5f4:	strb	w10, [x28, x8]
  40d5f8:	mov	w8, wzr
  40d5fc:	mov	w26, wzr
  40d600:	add	x27, x27, #0x4
  40d604:	mov	x22, x9
  40d608:	b	40cdb0 <__fxstatat@plt+0x99c0>
  40d60c:	mov	w21, #0x3f                  	// #63
  40d610:	mov	w26, w8
  40d614:	b	40cdb0 <__fxstatat@plt+0x99c0>
  40d618:	mov	x23, x22
  40d61c:	b	40d624 <__fxstatat@plt+0xa234>
  40d620:	mov	x23, #0xffffffffffffffff    	// #-1
  40d624:	cmp	w20, #0x2
  40d628:	cset	w8, eq  // eq = none
  40d62c:	cmp	x27, #0x0
  40d630:	cset	w9, eq  // eq = none
  40d634:	and	w8, w8, w9
  40d638:	and	w8, w17, w8
  40d63c:	tbnz	w8, #0, 40d6a0 <__fxstatat@plt+0xa2b0>
  40d640:	cmp	w20, #0x2
  40d644:	cset	w8, ne  // ne = any
  40d648:	orr	w8, w17, w8
  40d64c:	tbnz	w8, #0, 40d768 <__fxstatat@plt+0xa378>
  40d650:	ldr	w8, [sp, #84]
  40d654:	eor	w8, w8, #0x1
  40d658:	tbnz	w8, #0, 40d768 <__fxstatat@plt+0xa378>
  40d65c:	mov	x22, x23
  40d660:	tbnz	w14, #0, 40d738 <__fxstatat@plt+0xa348>
  40d664:	ldr	x23, [sp, #72]
  40d668:	mov	w21, wzr
  40d66c:	cbz	x23, 40d764 <__fxstatat@plt+0xa374>
  40d670:	ldur	w8, [x29, #-72]
  40d674:	mov	w20, #0x2                   	// #2
  40d678:	mov	w14, w21
  40d67c:	mov	w17, w21
  40d680:	cbz	x24, 40c88c <__fxstatat@plt+0x949c>
  40d684:	b	40d768 <__fxstatat@plt+0xa378>
  40d688:	adrp	x20, 415000 <__fxstatat@plt+0x11c10>
  40d68c:	add	x20, x20, #0x2e8
  40d690:	b	40cac0 <__fxstatat@plt+0x96d0>
  40d694:	adrp	x8, 415000 <__fxstatat@plt+0x11c10>
  40d698:	add	x8, x8, #0x2ec
  40d69c:	b	40cb54 <__fxstatat@plt+0x9764>
  40d6a0:	ldur	w8, [x29, #-72]
  40d6a4:	ldr	x7, [sp, #96]
  40d6a8:	mov	w9, #0x4                   	// #4
  40d6ac:	tst	w8, #0x1
  40d6b0:	mov	w8, #0x2                   	// #2
  40d6b4:	csel	w8, w9, w8, ne  // ne = any
  40d6b8:	cmp	w20, #0x2
  40d6bc:	b.ne	40d6e4 <__fxstatat@plt+0xa2f4>  // b.any
  40d6c0:	mov	w20, w8
  40d6c4:	b	40d6e4 <__fxstatat@plt+0xa2f4>
  40d6c8:	ldur	w8, [x29, #-72]
  40d6cc:	ldr	x23, [sp, #40]
  40d6d0:	mov	w9, #0x4                   	// #4
  40d6d4:	tst	w8, #0x1
  40d6d8:	mov	w8, #0x2                   	// #2
  40d6dc:	csel	w20, w9, w8, ne  // ne = any
  40d6e0:	ldr	x7, [sp, #96]
  40d6e4:	ldr	w8, [sp, #88]
  40d6e8:	mov	x0, x28
  40d6ec:	mov	x1, x24
  40d6f0:	mov	x2, x19
  40d6f4:	and	w5, w8, #0xfffffffd
  40d6f8:	ldur	x8, [x29, #-88]
  40d6fc:	mov	x3, x23
  40d700:	mov	w4, w20
  40d704:	mov	x6, xzr
  40d708:	str	x8, [sp]
  40d70c:	bl	40c810 <__fxstatat@plt+0x9420>
  40d710:	mov	x27, x0
  40d714:	mov	x0, x27
  40d718:	ldp	x20, x19, [sp, #272]
  40d71c:	ldp	x22, x21, [sp, #256]
  40d720:	ldp	x24, x23, [sp, #240]
  40d724:	ldp	x26, x25, [sp, #224]
  40d728:	ldp	x28, x27, [sp, #208]
  40d72c:	ldp	x29, x30, [sp, #192]
  40d730:	add	sp, sp, #0x120
  40d734:	ret
  40d738:	ldur	x8, [x29, #-88]
  40d73c:	ldr	x1, [sp, #72]
  40d740:	ldr	w5, [sp, #88]
  40d744:	ldur	x6, [x29, #-40]
  40d748:	ldr	x7, [sp, #96]
  40d74c:	mov	w4, #0x5                   	// #5
  40d750:	str	x8, [sp]
  40d754:	mov	x0, x28
  40d758:	mov	x2, x19
  40d75c:	mov	x3, x22
  40d760:	b	40d70c <__fxstatat@plt+0xa31c>
  40d764:	mov	w17, w21
  40d768:	ldur	x8, [x29, #-64]
  40d76c:	cbz	x8, 40d7a0 <__fxstatat@plt+0xa3b0>
  40d770:	tbnz	w17, #0, 40d7a0 <__fxstatat@plt+0xa3b0>
  40d774:	ldrb	w9, [x8]
  40d778:	cbz	w9, 40d7a0 <__fxstatat@plt+0xa3b0>
  40d77c:	add	x8, x8, #0x1
  40d780:	b	40d790 <__fxstatat@plt+0xa3a0>
  40d784:	ldrb	w9, [x8], #1
  40d788:	add	x27, x27, #0x1
  40d78c:	cbz	w9, 40d7a0 <__fxstatat@plt+0xa3b0>
  40d790:	cmp	x27, x24
  40d794:	b.cs	40d784 <__fxstatat@plt+0xa394>  // b.hs, b.nlast
  40d798:	strb	w9, [x28, x27]
  40d79c:	b	40d784 <__fxstatat@plt+0xa394>
  40d7a0:	cmp	x27, x24
  40d7a4:	b.cs	40d714 <__fxstatat@plt+0xa324>  // b.hs, b.nlast
  40d7a8:	strb	wzr, [x28, x27]
  40d7ac:	b	40d714 <__fxstatat@plt+0xa324>
  40d7b0:	b.ne	40d6e0 <__fxstatat@plt+0xa2f0>  // b.any
  40d7b4:	mov	w20, #0x4                   	// #4
  40d7b8:	b	40d6e0 <__fxstatat@plt+0xa2f0>
  40d7bc:	bl	402fb0 <abort@plt>
  40d7c0:	sub	sp, sp, #0x60
  40d7c4:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  40d7c8:	add	x8, x8, #0x9b0
  40d7cc:	cmp	x2, #0x0
  40d7d0:	stp	x29, x30, [sp, #16]
  40d7d4:	stp	x26, x25, [sp, #32]
  40d7d8:	stp	x24, x23, [sp, #48]
  40d7dc:	stp	x22, x21, [sp, #64]
  40d7e0:	stp	x20, x19, [sp, #80]
  40d7e4:	add	x29, sp, #0x10
  40d7e8:	mov	x19, x1
  40d7ec:	mov	x20, x0
  40d7f0:	csel	x25, x8, x2, eq  // eq = none
  40d7f4:	bl	403310 <__errno_location@plt>
  40d7f8:	ldp	w4, w8, [x25]
  40d7fc:	ldp	x7, x9, [x25, #40]
  40d800:	ldr	w26, [x0]
  40d804:	add	x23, x25, #0x8
  40d808:	orr	w22, w8, #0x1
  40d80c:	mov	x21, x0
  40d810:	mov	x0, xzr
  40d814:	mov	x1, xzr
  40d818:	mov	x2, x20
  40d81c:	mov	x3, x19
  40d820:	mov	w5, w22
  40d824:	mov	x6, x23
  40d828:	str	x9, [sp]
  40d82c:	bl	40c810 <__fxstatat@plt+0x9420>
  40d830:	add	x24, x0, #0x1
  40d834:	mov	x0, x24
  40d838:	bl	410864 <__fxstatat@plt+0xd474>
  40d83c:	ldr	w4, [x25]
  40d840:	ldp	x7, x8, [x25, #40]
  40d844:	mov	x1, x24
  40d848:	mov	x2, x20
  40d84c:	mov	x3, x19
  40d850:	mov	w5, w22
  40d854:	mov	x6, x23
  40d858:	mov	x25, x0
  40d85c:	str	x8, [sp]
  40d860:	bl	40c810 <__fxstatat@plt+0x9420>
  40d864:	str	w26, [x21]
  40d868:	mov	x0, x25
  40d86c:	ldp	x20, x19, [sp, #80]
  40d870:	ldp	x22, x21, [sp, #64]
  40d874:	ldp	x24, x23, [sp, #48]
  40d878:	ldp	x26, x25, [sp, #32]
  40d87c:	ldp	x29, x30, [sp, #16]
  40d880:	add	sp, sp, #0x60
  40d884:	ret
  40d888:	sub	sp, sp, #0x70
  40d88c:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  40d890:	add	x8, x8, #0x9b0
  40d894:	cmp	x3, #0x0
  40d898:	stp	x29, x30, [sp, #16]
  40d89c:	stp	x28, x27, [sp, #32]
  40d8a0:	stp	x26, x25, [sp, #48]
  40d8a4:	stp	x24, x23, [sp, #64]
  40d8a8:	stp	x22, x21, [sp, #80]
  40d8ac:	stp	x20, x19, [sp, #96]
  40d8b0:	add	x29, sp, #0x10
  40d8b4:	mov	x19, x2
  40d8b8:	mov	x22, x1
  40d8bc:	mov	x23, x0
  40d8c0:	csel	x21, x8, x3, eq  // eq = none
  40d8c4:	bl	403310 <__errno_location@plt>
  40d8c8:	ldp	w4, w8, [x21]
  40d8cc:	cmp	x19, #0x0
  40d8d0:	ldp	x7, x9, [x21, #40]
  40d8d4:	ldr	w28, [x0]
  40d8d8:	cset	w10, eq  // eq = none
  40d8dc:	orr	w25, w8, w10
  40d8e0:	add	x26, x21, #0x8
  40d8e4:	mov	x24, x0
  40d8e8:	mov	x0, xzr
  40d8ec:	mov	x1, xzr
  40d8f0:	mov	x2, x23
  40d8f4:	mov	x3, x22
  40d8f8:	mov	w5, w25
  40d8fc:	mov	x6, x26
  40d900:	str	x9, [sp]
  40d904:	bl	40c810 <__fxstatat@plt+0x9420>
  40d908:	add	x27, x0, #0x1
  40d90c:	mov	x20, x0
  40d910:	mov	x0, x27
  40d914:	bl	410864 <__fxstatat@plt+0xd474>
  40d918:	ldr	w4, [x21]
  40d91c:	ldp	x7, x8, [x21, #40]
  40d920:	mov	x1, x27
  40d924:	mov	x2, x23
  40d928:	mov	x3, x22
  40d92c:	mov	w5, w25
  40d930:	mov	x6, x26
  40d934:	mov	x21, x0
  40d938:	str	x8, [sp]
  40d93c:	bl	40c810 <__fxstatat@plt+0x9420>
  40d940:	str	w28, [x24]
  40d944:	cbz	x19, 40d94c <__fxstatat@plt+0xa55c>
  40d948:	str	x20, [x19]
  40d94c:	mov	x0, x21
  40d950:	ldp	x20, x19, [sp, #96]
  40d954:	ldp	x22, x21, [sp, #80]
  40d958:	ldp	x24, x23, [sp, #64]
  40d95c:	ldp	x26, x25, [sp, #48]
  40d960:	ldp	x28, x27, [sp, #32]
  40d964:	ldp	x29, x30, [sp, #16]
  40d968:	add	sp, sp, #0x70
  40d96c:	ret
  40d970:	stp	x29, x30, [sp, #-48]!
  40d974:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  40d978:	add	x8, x8, #0x4d8
  40d97c:	ldr	w9, [x8]
  40d980:	stp	x20, x19, [sp, #32]
  40d984:	ldr	x19, [x8, #8]
  40d988:	adrp	x20, 426000 <__fxstatat@plt+0x22c10>
  40d98c:	cmp	w9, #0x2
  40d990:	stp	x22, x21, [sp, #16]
  40d994:	mov	x29, sp
  40d998:	b.lt	40d9bc <__fxstatat@plt+0xa5cc>  // b.tstop
  40d99c:	add	x21, x19, #0x18
  40d9a0:	mov	w22, #0x1                   	// #1
  40d9a4:	ldr	x0, [x21], #16
  40d9a8:	bl	4030e0 <free@plt>
  40d9ac:	ldrsw	x8, [x20, #1240]
  40d9b0:	add	x22, x22, #0x1
  40d9b4:	cmp	x22, x8
  40d9b8:	b.lt	40d9a4 <__fxstatat@plt+0xa5b4>  // b.tstop
  40d9bc:	ldr	x0, [x19, #8]
  40d9c0:	adrp	x21, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  40d9c4:	add	x21, x21, #0x9e8
  40d9c8:	adrp	x22, 426000 <__fxstatat@plt+0x22c10>
  40d9cc:	cmp	x0, x21
  40d9d0:	add	x22, x22, #0x4e8
  40d9d4:	b.eq	40d9e4 <__fxstatat@plt+0xa5f4>  // b.none
  40d9d8:	bl	4030e0 <free@plt>
  40d9dc:	mov	w8, #0x100                 	// #256
  40d9e0:	stp	x8, x21, [x22]
  40d9e4:	cmp	x19, x22
  40d9e8:	b.eq	40da04 <__fxstatat@plt+0xa614>  // b.none
  40d9ec:	mov	x0, x19
  40d9f0:	bl	4030e0 <free@plt>
  40d9f4:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  40d9f8:	add	x8, x8, #0x4e0
  40d9fc:	add	x9, x8, #0x8
  40da00:	str	x9, [x8]
  40da04:	mov	w8, #0x1                   	// #1
  40da08:	str	w8, [x20, #1240]
  40da0c:	ldp	x20, x19, [sp, #32]
  40da10:	ldp	x22, x21, [sp, #16]
  40da14:	ldp	x29, x30, [sp], #48
  40da18:	ret
  40da1c:	adrp	x3, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  40da20:	add	x3, x3, #0x9b0
  40da24:	mov	x2, #0xffffffffffffffff    	// #-1
  40da28:	b	40da2c <__fxstatat@plt+0xa63c>
  40da2c:	sub	sp, sp, #0x80
  40da30:	stp	x29, x30, [sp, #32]
  40da34:	add	x29, sp, #0x20
  40da38:	stp	x28, x27, [sp, #48]
  40da3c:	stp	x26, x25, [sp, #64]
  40da40:	stp	x24, x23, [sp, #80]
  40da44:	stp	x22, x21, [sp, #96]
  40da48:	stp	x20, x19, [sp, #112]
  40da4c:	mov	x22, x3
  40da50:	stur	x2, [x29, #-8]
  40da54:	mov	x21, x1
  40da58:	mov	w23, w0
  40da5c:	bl	403310 <__errno_location@plt>
  40da60:	tbnz	w23, #31, 40dbbc <__fxstatat@plt+0xa7cc>
  40da64:	adrp	x25, 426000 <__fxstatat@plt+0x22c10>
  40da68:	ldr	w8, [x25, #1240]
  40da6c:	adrp	x9, 426000 <__fxstatat@plt+0x22c10>
  40da70:	ldr	w20, [x0]
  40da74:	ldr	x27, [x9, #1248]
  40da78:	mov	x19, x0
  40da7c:	cmp	w8, w23
  40da80:	b.gt	40daf8 <__fxstatat@plt+0xa708>
  40da84:	mov	w8, #0x7fffffff            	// #2147483647
  40da88:	cmp	w23, w8
  40da8c:	stur	w20, [x29, #-12]
  40da90:	b.eq	40dbc0 <__fxstatat@plt+0xa7d0>  // b.none
  40da94:	adrp	x28, 426000 <__fxstatat@plt+0x22c10>
  40da98:	add	x28, x28, #0x4e0
  40da9c:	add	x20, x28, #0x8
  40daa0:	add	w26, w23, #0x1
  40daa4:	cmp	x27, x20
  40daa8:	csel	x0, xzr, x27, eq  // eq = none
  40daac:	sbfiz	x1, x26, #4, #32
  40dab0:	bl	4108e4 <__fxstatat@plt+0xd4f4>
  40dab4:	mov	x24, x0
  40dab8:	cmp	x27, x20
  40dabc:	str	x0, [x28]
  40dac0:	b.ne	40dad4 <__fxstatat@plt+0xa6e4>  // b.any
  40dac4:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  40dac8:	add	x8, x8, #0x4e8
  40dacc:	ldr	q0, [x8]
  40dad0:	str	q0, [x24]
  40dad4:	ldrsw	x8, [x25, #1240]
  40dad8:	mov	w1, wzr
  40dadc:	add	x0, x24, x8, lsl #4
  40dae0:	sub	w8, w26, w8
  40dae4:	sbfiz	x2, x8, #4, #32
  40dae8:	bl	402e70 <memset@plt>
  40daec:	ldur	w20, [x29, #-12]
  40daf0:	mov	x27, x24
  40daf4:	str	w26, [x25, #1240]
  40daf8:	add	x28, x27, w23, uxtw #4
  40dafc:	mov	x27, x28
  40db00:	ldr	x26, [x28]
  40db04:	ldr	x23, [x27, #8]!
  40db08:	ldp	w4, w8, [x22]
  40db0c:	ldp	x7, x9, [x22, #40]
  40db10:	ldur	x3, [x29, #-8]
  40db14:	add	x24, x22, #0x8
  40db18:	orr	w25, w8, #0x1
  40db1c:	mov	x0, x23
  40db20:	mov	x1, x26
  40db24:	mov	x2, x21
  40db28:	mov	w5, w25
  40db2c:	mov	x6, x24
  40db30:	str	x9, [sp]
  40db34:	bl	40c810 <__fxstatat@plt+0x9420>
  40db38:	cmp	x26, x0
  40db3c:	b.hi	40db94 <__fxstatat@plt+0xa7a4>  // b.pmore
  40db40:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  40db44:	add	x8, x8, #0x9e8
  40db48:	add	x26, x0, #0x1
  40db4c:	cmp	x23, x8
  40db50:	str	x26, [x28]
  40db54:	b.eq	40db60 <__fxstatat@plt+0xa770>  // b.none
  40db58:	mov	x0, x23
  40db5c:	bl	4030e0 <free@plt>
  40db60:	mov	x0, x26
  40db64:	bl	410864 <__fxstatat@plt+0xd474>
  40db68:	str	x0, [x27]
  40db6c:	ldr	w4, [x22]
  40db70:	ldp	x7, x8, [x22, #40]
  40db74:	ldur	x3, [x29, #-8]
  40db78:	mov	x1, x26
  40db7c:	mov	x2, x21
  40db80:	mov	w5, w25
  40db84:	mov	x6, x24
  40db88:	mov	x23, x0
  40db8c:	str	x8, [sp]
  40db90:	bl	40c810 <__fxstatat@plt+0x9420>
  40db94:	str	w20, [x19]
  40db98:	mov	x0, x23
  40db9c:	ldp	x20, x19, [sp, #112]
  40dba0:	ldp	x22, x21, [sp, #96]
  40dba4:	ldp	x24, x23, [sp, #80]
  40dba8:	ldp	x26, x25, [sp, #64]
  40dbac:	ldp	x28, x27, [sp, #48]
  40dbb0:	ldp	x29, x30, [sp, #32]
  40dbb4:	add	sp, sp, #0x80
  40dbb8:	ret
  40dbbc:	bl	402fb0 <abort@plt>
  40dbc0:	bl	410ba0 <__fxstatat@plt+0xd7b0>
  40dbc4:	adrp	x3, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  40dbc8:	add	x3, x3, #0x9b0
  40dbcc:	b	40da2c <__fxstatat@plt+0xa63c>
  40dbd0:	adrp	x3, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  40dbd4:	add	x3, x3, #0x9b0
  40dbd8:	mov	x2, #0xffffffffffffffff    	// #-1
  40dbdc:	mov	x1, x0
  40dbe0:	mov	w0, wzr
  40dbe4:	b	40da2c <__fxstatat@plt+0xa63c>
  40dbe8:	adrp	x3, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  40dbec:	mov	x2, x1
  40dbf0:	add	x3, x3, #0x9b0
  40dbf4:	mov	x1, x0
  40dbf8:	mov	w0, wzr
  40dbfc:	b	40da2c <__fxstatat@plt+0xa63c>
  40dc00:	sub	sp, sp, #0x50
  40dc04:	movi	v0.2d, #0x0
  40dc08:	cmp	w1, #0xa
  40dc0c:	stp	x29, x30, [sp, #64]
  40dc10:	add	x29, sp, #0x40
  40dc14:	str	xzr, [sp, #48]
  40dc18:	stp	q0, q0, [sp, #16]
  40dc1c:	str	q0, [sp]
  40dc20:	b.eq	40dc48 <__fxstatat@plt+0xa858>  // b.none
  40dc24:	mov	x8, x2
  40dc28:	str	w1, [sp]
  40dc2c:	mov	x3, sp
  40dc30:	mov	x2, #0xffffffffffffffff    	// #-1
  40dc34:	mov	x1, x8
  40dc38:	bl	40da2c <__fxstatat@plt+0xa63c>
  40dc3c:	ldp	x29, x30, [sp, #64]
  40dc40:	add	sp, sp, #0x50
  40dc44:	ret
  40dc48:	bl	402fb0 <abort@plt>
  40dc4c:	sub	sp, sp, #0x50
  40dc50:	movi	v0.2d, #0x0
  40dc54:	cmp	w1, #0xa
  40dc58:	stp	x29, x30, [sp, #64]
  40dc5c:	add	x29, sp, #0x40
  40dc60:	str	xzr, [sp, #48]
  40dc64:	stp	q0, q0, [sp, #16]
  40dc68:	str	q0, [sp]
  40dc6c:	b.eq	40dc94 <__fxstatat@plt+0xa8a4>  // b.none
  40dc70:	mov	x8, x3
  40dc74:	str	w1, [sp]
  40dc78:	mov	x3, sp
  40dc7c:	mov	x1, x2
  40dc80:	mov	x2, x8
  40dc84:	bl	40da2c <__fxstatat@plt+0xa63c>
  40dc88:	ldp	x29, x30, [sp, #64]
  40dc8c:	add	sp, sp, #0x50
  40dc90:	ret
  40dc94:	bl	402fb0 <abort@plt>
  40dc98:	sub	sp, sp, #0x50
  40dc9c:	movi	v0.2d, #0x0
  40dca0:	cmp	w0, #0xa
  40dca4:	stp	x29, x30, [sp, #64]
  40dca8:	add	x29, sp, #0x40
  40dcac:	str	xzr, [sp, #48]
  40dcb0:	stp	q0, q0, [sp, #16]
  40dcb4:	str	q0, [sp]
  40dcb8:	b.eq	40dcdc <__fxstatat@plt+0xa8ec>  // b.none
  40dcbc:	str	w0, [sp]
  40dcc0:	mov	x3, sp
  40dcc4:	mov	x2, #0xffffffffffffffff    	// #-1
  40dcc8:	mov	w0, wzr
  40dccc:	bl	40da2c <__fxstatat@plt+0xa63c>
  40dcd0:	ldp	x29, x30, [sp, #64]
  40dcd4:	add	sp, sp, #0x50
  40dcd8:	ret
  40dcdc:	bl	402fb0 <abort@plt>
  40dce0:	sub	sp, sp, #0x50
  40dce4:	movi	v0.2d, #0x0
  40dce8:	cmp	w0, #0xa
  40dcec:	stp	x29, x30, [sp, #64]
  40dcf0:	add	x29, sp, #0x40
  40dcf4:	str	xzr, [sp, #48]
  40dcf8:	stp	q0, q0, [sp, #16]
  40dcfc:	str	q0, [sp]
  40dd00:	b.eq	40dd20 <__fxstatat@plt+0xa930>  // b.none
  40dd04:	str	w0, [sp]
  40dd08:	mov	x3, sp
  40dd0c:	mov	w0, wzr
  40dd10:	bl	40da2c <__fxstatat@plt+0xa63c>
  40dd14:	ldp	x29, x30, [sp, #64]
  40dd18:	add	sp, sp, #0x50
  40dd1c:	ret
  40dd20:	bl	402fb0 <abort@plt>
  40dd24:	sub	sp, sp, #0x50
  40dd28:	adrp	x9, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  40dd2c:	add	x9, x9, #0x9b0
  40dd30:	ldp	q0, q1, [x9]
  40dd34:	ubfx	w10, w2, #5, #3
  40dd38:	mov	x11, sp
  40dd3c:	mov	x8, x1
  40dd40:	stp	q0, q1, [sp]
  40dd44:	ldr	q0, [x9, #32]
  40dd48:	ldr	x9, [x9, #48]
  40dd4c:	mov	x1, x0
  40dd50:	mov	x3, sp
  40dd54:	str	q0, [sp, #32]
  40dd58:	str	x9, [sp, #48]
  40dd5c:	add	x9, x11, w10, uxtw #2
  40dd60:	ldr	w10, [x9, #8]
  40dd64:	mov	w0, wzr
  40dd68:	stp	x29, x30, [sp, #64]
  40dd6c:	add	x29, sp, #0x40
  40dd70:	lsr	w11, w10, w2
  40dd74:	mvn	w11, w11
  40dd78:	and	w11, w11, #0x1
  40dd7c:	lsl	w11, w11, w2
  40dd80:	eor	w10, w11, w10
  40dd84:	mov	x2, x8
  40dd88:	str	w10, [x9, #8]
  40dd8c:	bl	40da2c <__fxstatat@plt+0xa63c>
  40dd90:	ldp	x29, x30, [sp, #64]
  40dd94:	add	sp, sp, #0x50
  40dd98:	ret
  40dd9c:	sub	sp, sp, #0x50
  40dda0:	adrp	x9, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  40dda4:	add	x9, x9, #0x9b0
  40dda8:	ldp	q0, q1, [x9]
  40ddac:	ubfx	w10, w1, #5, #3
  40ddb0:	mov	x11, sp
  40ddb4:	mov	x8, x0
  40ddb8:	stp	q0, q1, [sp]
  40ddbc:	ldr	q0, [x9, #32]
  40ddc0:	ldr	x9, [x9, #48]
  40ddc4:	mov	x3, sp
  40ddc8:	mov	x2, #0xffffffffffffffff    	// #-1
  40ddcc:	str	q0, [sp, #32]
  40ddd0:	str	x9, [sp, #48]
  40ddd4:	add	x9, x11, w10, uxtw #2
  40ddd8:	ldr	w10, [x9, #8]
  40dddc:	mov	w0, wzr
  40dde0:	stp	x29, x30, [sp, #64]
  40dde4:	add	x29, sp, #0x40
  40dde8:	lsr	w11, w10, w1
  40ddec:	mvn	w11, w11
  40ddf0:	and	w11, w11, #0x1
  40ddf4:	lsl	w11, w11, w1
  40ddf8:	eor	w10, w11, w10
  40ddfc:	mov	x1, x8
  40de00:	str	w10, [x9, #8]
  40de04:	bl	40da2c <__fxstatat@plt+0xa63c>
  40de08:	ldp	x29, x30, [sp, #64]
  40de0c:	add	sp, sp, #0x50
  40de10:	ret
  40de14:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  40de18:	add	x8, x8, #0x9b0
  40de1c:	ldp	q0, q1, [x8]
  40de20:	ldr	q2, [x8, #32]
  40de24:	ldr	x8, [x8, #48]
  40de28:	mov	x1, x0
  40de2c:	stp	q0, q1, [sp, #-80]!
  40de30:	ldr	w9, [sp, #12]
  40de34:	str	x8, [sp, #48]
  40de38:	mov	x3, sp
  40de3c:	mov	x2, #0xffffffffffffffff    	// #-1
  40de40:	orr	w8, w9, #0x4000000
  40de44:	mov	w0, wzr
  40de48:	stp	x29, x30, [sp, #64]
  40de4c:	add	x29, sp, #0x40
  40de50:	str	q2, [sp, #32]
  40de54:	str	w8, [sp, #12]
  40de58:	bl	40da2c <__fxstatat@plt+0xa63c>
  40de5c:	ldp	x29, x30, [sp, #64]
  40de60:	add	sp, sp, #0x50
  40de64:	ret
  40de68:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  40de6c:	add	x8, x8, #0x9b0
  40de70:	ldp	q0, q1, [x8]
  40de74:	ldr	q2, [x8, #32]
  40de78:	ldr	x8, [x8, #48]
  40de7c:	mov	x2, x1
  40de80:	stp	q0, q1, [sp, #-80]!
  40de84:	ldr	w9, [sp, #12]
  40de88:	mov	x1, x0
  40de8c:	str	x8, [sp, #48]
  40de90:	mov	x3, sp
  40de94:	orr	w8, w9, #0x4000000
  40de98:	mov	w0, wzr
  40de9c:	stp	x29, x30, [sp, #64]
  40dea0:	add	x29, sp, #0x40
  40dea4:	str	q2, [sp, #32]
  40dea8:	str	w8, [sp, #12]
  40deac:	bl	40da2c <__fxstatat@plt+0xa63c>
  40deb0:	ldp	x29, x30, [sp, #64]
  40deb4:	add	sp, sp, #0x50
  40deb8:	ret
  40debc:	sub	sp, sp, #0x80
  40dec0:	movi	v0.2d, #0x0
  40dec4:	cmp	w1, #0xa
  40dec8:	stp	x29, x30, [sp, #112]
  40decc:	add	x29, sp, #0x70
  40ded0:	str	wzr, [sp, #48]
  40ded4:	stp	q0, q0, [sp, #16]
  40ded8:	str	q0, [sp]
  40dedc:	b.eq	40df2c <__fxstatat@plt+0xab3c>  // b.none
  40dee0:	ldp	q0, q1, [sp]
  40dee4:	ldr	w9, [sp, #48]
  40dee8:	ldr	q2, [sp, #32]
  40deec:	mov	x8, x2
  40def0:	stur	q0, [sp, #60]
  40def4:	ldr	w10, [sp, #68]
  40def8:	str	w1, [sp, #56]
  40defc:	str	w9, [sp, #108]
  40df00:	add	x3, sp, #0x38
  40df04:	orr	w9, w10, #0x4000000
  40df08:	mov	x2, #0xffffffffffffffff    	// #-1
  40df0c:	mov	x1, x8
  40df10:	stur	q1, [sp, #76]
  40df14:	stur	q2, [sp, #92]
  40df18:	str	w9, [sp, #68]
  40df1c:	bl	40da2c <__fxstatat@plt+0xa63c>
  40df20:	ldp	x29, x30, [sp, #112]
  40df24:	add	sp, sp, #0x80
  40df28:	ret
  40df2c:	bl	402fb0 <abort@plt>
  40df30:	sub	sp, sp, #0x50
  40df34:	adrp	x9, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  40df38:	add	x9, x9, #0x9b0
  40df3c:	ldp	q0, q1, [x9]
  40df40:	ldr	q2, [x9, #32]
  40df44:	ldr	x9, [x9, #48]
  40df48:	mov	w10, #0xa                   	// #10
  40df4c:	stp	x29, x30, [sp, #64]
  40df50:	add	x29, sp, #0x40
  40df54:	stp	q0, q1, [sp]
  40df58:	str	q2, [sp, #32]
  40df5c:	str	x9, [sp, #48]
  40df60:	str	w10, [sp]
  40df64:	cbz	x1, 40df90 <__fxstatat@plt+0xaba0>
  40df68:	cbz	x2, 40df90 <__fxstatat@plt+0xaba0>
  40df6c:	mov	x8, x3
  40df70:	stp	x1, x2, [sp, #40]
  40df74:	mov	x3, sp
  40df78:	mov	x2, #0xffffffffffffffff    	// #-1
  40df7c:	mov	x1, x8
  40df80:	bl	40da2c <__fxstatat@plt+0xa63c>
  40df84:	ldp	x29, x30, [sp, #64]
  40df88:	add	sp, sp, #0x50
  40df8c:	ret
  40df90:	bl	402fb0 <abort@plt>
  40df94:	sub	sp, sp, #0x50
  40df98:	adrp	x9, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  40df9c:	add	x9, x9, #0x9b0
  40dfa0:	ldp	q0, q1, [x9]
  40dfa4:	ldr	x10, [x9, #48]
  40dfa8:	stp	x29, x30, [sp, #64]
  40dfac:	add	x29, sp, #0x40
  40dfb0:	stp	q0, q1, [sp]
  40dfb4:	ldr	q0, [x9, #32]
  40dfb8:	mov	w9, #0xa                   	// #10
  40dfbc:	str	x10, [sp, #48]
  40dfc0:	str	w9, [sp]
  40dfc4:	str	q0, [sp, #32]
  40dfc8:	cbz	x1, 40dff4 <__fxstatat@plt+0xac04>
  40dfcc:	cbz	x2, 40dff4 <__fxstatat@plt+0xac04>
  40dfd0:	mov	x8, x3
  40dfd4:	stp	x1, x2, [sp, #40]
  40dfd8:	mov	x3, sp
  40dfdc:	mov	x1, x8
  40dfe0:	mov	x2, x4
  40dfe4:	bl	40da2c <__fxstatat@plt+0xa63c>
  40dfe8:	ldp	x29, x30, [sp, #64]
  40dfec:	add	sp, sp, #0x50
  40dff0:	ret
  40dff4:	bl	402fb0 <abort@plt>
  40dff8:	sub	sp, sp, #0x50
  40dffc:	adrp	x9, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  40e000:	add	x9, x9, #0x9b0
  40e004:	ldp	q0, q1, [x9]
  40e008:	ldr	q2, [x9, #32]
  40e00c:	ldr	x9, [x9, #48]
  40e010:	mov	w10, #0xa                   	// #10
  40e014:	stp	x29, x30, [sp, #64]
  40e018:	add	x29, sp, #0x40
  40e01c:	stp	q0, q1, [sp]
  40e020:	str	q2, [sp, #32]
  40e024:	str	x9, [sp, #48]
  40e028:	str	w10, [sp]
  40e02c:	cbz	x0, 40e05c <__fxstatat@plt+0xac6c>
  40e030:	cbz	x1, 40e05c <__fxstatat@plt+0xac6c>
  40e034:	mov	x8, x2
  40e038:	stp	x0, x1, [sp, #40]
  40e03c:	mov	x3, sp
  40e040:	mov	x2, #0xffffffffffffffff    	// #-1
  40e044:	mov	w0, wzr
  40e048:	mov	x1, x8
  40e04c:	bl	40da2c <__fxstatat@plt+0xa63c>
  40e050:	ldp	x29, x30, [sp, #64]
  40e054:	add	sp, sp, #0x50
  40e058:	ret
  40e05c:	bl	402fb0 <abort@plt>
  40e060:	sub	sp, sp, #0x50
  40e064:	adrp	x9, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  40e068:	add	x9, x9, #0x9b0
  40e06c:	ldp	q0, q1, [x9]
  40e070:	ldr	q2, [x9, #32]
  40e074:	ldr	x9, [x9, #48]
  40e078:	mov	w10, #0xa                   	// #10
  40e07c:	stp	x29, x30, [sp, #64]
  40e080:	add	x29, sp, #0x40
  40e084:	stp	q0, q1, [sp]
  40e088:	str	q2, [sp, #32]
  40e08c:	str	x9, [sp, #48]
  40e090:	str	w10, [sp]
  40e094:	cbz	x0, 40e0c4 <__fxstatat@plt+0xacd4>
  40e098:	cbz	x1, 40e0c4 <__fxstatat@plt+0xacd4>
  40e09c:	mov	x8, x3
  40e0a0:	stp	x0, x1, [sp, #40]
  40e0a4:	mov	x3, sp
  40e0a8:	mov	w0, wzr
  40e0ac:	mov	x1, x2
  40e0b0:	mov	x2, x8
  40e0b4:	bl	40da2c <__fxstatat@plt+0xa63c>
  40e0b8:	ldp	x29, x30, [sp, #64]
  40e0bc:	add	sp, sp, #0x50
  40e0c0:	ret
  40e0c4:	bl	402fb0 <abort@plt>
  40e0c8:	adrp	x3, 426000 <__fxstatat@plt+0x22c10>
  40e0cc:	add	x3, x3, #0x4a0
  40e0d0:	b	40da2c <__fxstatat@plt+0xa63c>
  40e0d4:	adrp	x3, 426000 <__fxstatat@plt+0x22c10>
  40e0d8:	mov	x2, x1
  40e0dc:	add	x3, x3, #0x4a0
  40e0e0:	mov	x1, x0
  40e0e4:	mov	w0, wzr
  40e0e8:	b	40da2c <__fxstatat@plt+0xa63c>
  40e0ec:	adrp	x3, 426000 <__fxstatat@plt+0x22c10>
  40e0f0:	add	x3, x3, #0x4a0
  40e0f4:	mov	x2, #0xffffffffffffffff    	// #-1
  40e0f8:	b	40da2c <__fxstatat@plt+0xa63c>
  40e0fc:	adrp	x3, 426000 <__fxstatat@plt+0x22c10>
  40e100:	add	x3, x3, #0x4a0
  40e104:	mov	x2, #0xffffffffffffffff    	// #-1
  40e108:	mov	x1, x0
  40e10c:	mov	w0, wzr
  40e110:	b	40da2c <__fxstatat@plt+0xa63c>
  40e114:	sub	sp, sp, #0x150
  40e118:	stp	x29, x30, [sp, #256]
  40e11c:	stp	x28, x25, [sp, #272]
  40e120:	stp	x24, x23, [sp, #288]
  40e124:	stp	x22, x21, [sp, #304]
  40e128:	stp	x20, x19, [sp, #320]
  40e12c:	add	x29, sp, #0x100
  40e130:	mov	w25, w4
  40e134:	mov	x19, x3
  40e138:	mov	w20, w2
  40e13c:	mov	x21, x1
  40e140:	mov	w22, w0
  40e144:	bl	4030f0 <renameat2@plt>
  40e148:	mov	w24, w0
  40e14c:	bl	403310 <__errno_location@plt>
  40e150:	tbz	w24, #31, 40e2b4 <__fxstatat@plt+0xaec4>
  40e154:	ldr	w8, [x0]
  40e158:	mov	x23, x0
  40e15c:	cmp	w8, #0x16
  40e160:	b.eq	40e174 <__fxstatat@plt+0xad84>  // b.none
  40e164:	cmp	w8, #0x5f
  40e168:	b.eq	40e174 <__fxstatat@plt+0xad84>  // b.none
  40e16c:	cmp	w8, #0x26
  40e170:	b.ne	40e2b4 <__fxstatat@plt+0xaec4>  // b.any
  40e174:	cbz	w25, 40e1cc <__fxstatat@plt+0xaddc>
  40e178:	cmp	w25, #0x1
  40e17c:	b.ne	40e1b8 <__fxstatat@plt+0xadc8>  // b.any
  40e180:	mov	x3, sp
  40e184:	mov	w4, #0x100                 	// #256
  40e188:	mov	w0, wzr
  40e18c:	mov	w1, w20
  40e190:	mov	x2, x19
  40e194:	bl	4033f0 <__fxstatat@plt>
  40e198:	cbz	w0, 40e1b0 <__fxstatat@plt+0xadc0>
  40e19c:	ldr	w8, [x23]
  40e1a0:	cmp	w8, #0x2
  40e1a4:	b.eq	40e1c8 <__fxstatat@plt+0xadd8>  // b.none
  40e1a8:	cmp	w8, #0x4b
  40e1ac:	b.ne	40e1c0 <__fxstatat@plt+0xadd0>  // b.any
  40e1b0:	mov	w8, #0x11                  	// #17
  40e1b4:	b	40e1bc <__fxstatat@plt+0xadcc>
  40e1b8:	mov	w8, #0x5f                  	// #95
  40e1bc:	str	w8, [x23]
  40e1c0:	mov	w24, #0xffffffff            	// #-1
  40e1c4:	b	40e2b4 <__fxstatat@plt+0xaec4>
  40e1c8:	mov	w25, #0x1                   	// #1
  40e1cc:	mov	x0, x21
  40e1d0:	bl	402b80 <strlen@plt>
  40e1d4:	mov	x24, x0
  40e1d8:	mov	x0, x19
  40e1dc:	bl	402b80 <strlen@plt>
  40e1e0:	cbz	x24, 40e29c <__fxstatat@plt+0xaeac>
  40e1e4:	cbz	x0, 40e29c <__fxstatat@plt+0xaeac>
  40e1e8:	add	x8, x24, x21
  40e1ec:	ldurb	w8, [x8, #-1]
  40e1f0:	cmp	w8, #0x2f
  40e1f4:	b.eq	40e208 <__fxstatat@plt+0xae18>  // b.none
  40e1f8:	add	x8, x0, x19
  40e1fc:	ldurb	w8, [x8, #-1]
  40e200:	cmp	w8, #0x2f
  40e204:	b.ne	40e29c <__fxstatat@plt+0xaeac>  // b.any
  40e208:	add	x3, sp, #0x80
  40e20c:	mov	w4, #0x100                 	// #256
  40e210:	mov	w0, wzr
  40e214:	mov	w1, w22
  40e218:	mov	x2, x21
  40e21c:	bl	4033f0 <__fxstatat@plt>
  40e220:	cbnz	w0, 40e1c0 <__fxstatat@plt+0xadd0>
  40e224:	cbz	w25, 40e240 <__fxstatat@plt+0xae50>
  40e228:	ldr	w8, [sp, #144]
  40e22c:	and	w8, w8, #0xf000
  40e230:	cmp	w8, #0x4, lsl #12
  40e234:	b.eq	40e29c <__fxstatat@plt+0xaeac>  // b.none
  40e238:	mov	w8, #0x2                   	// #2
  40e23c:	b	40e1bc <__fxstatat@plt+0xadcc>
  40e240:	mov	x3, sp
  40e244:	mov	w4, #0x100                 	// #256
  40e248:	mov	w0, wzr
  40e24c:	mov	w1, w20
  40e250:	mov	x2, x19
  40e254:	bl	4033f0 <__fxstatat@plt>
  40e258:	cbz	w0, 40e27c <__fxstatat@plt+0xae8c>
  40e25c:	ldr	w8, [x23]
  40e260:	cmp	w8, #0x2
  40e264:	b.ne	40e1c0 <__fxstatat@plt+0xadd0>  // b.any
  40e268:	ldr	w8, [sp, #144]
  40e26c:	and	w8, w8, #0xf000
  40e270:	cmp	w8, #0x4, lsl #12
  40e274:	b.ne	40e1c0 <__fxstatat@plt+0xadd0>  // b.any
  40e278:	b	40e29c <__fxstatat@plt+0xaeac>
  40e27c:	ldr	w8, [sp, #16]
  40e280:	and	w8, w8, #0xf000
  40e284:	cmp	w8, #0x4, lsl #12
  40e288:	b.ne	40e2d4 <__fxstatat@plt+0xaee4>  // b.any
  40e28c:	ldr	w8, [sp, #144]
  40e290:	and	w8, w8, #0xf000
  40e294:	cmp	w8, #0x4, lsl #12
  40e298:	b.ne	40e2dc <__fxstatat@plt+0xaeec>  // b.any
  40e29c:	mov	w0, w22
  40e2a0:	mov	x1, x21
  40e2a4:	mov	w2, w20
  40e2a8:	mov	x3, x19
  40e2ac:	bl	403130 <renameat@plt>
  40e2b0:	mov	w24, w0
  40e2b4:	mov	w0, w24
  40e2b8:	ldp	x20, x19, [sp, #320]
  40e2bc:	ldp	x22, x21, [sp, #304]
  40e2c0:	ldp	x24, x23, [sp, #288]
  40e2c4:	ldp	x28, x25, [sp, #272]
  40e2c8:	ldp	x29, x30, [sp, #256]
  40e2cc:	add	sp, sp, #0x150
  40e2d0:	ret
  40e2d4:	mov	w8, #0x14                  	// #20
  40e2d8:	b	40e1bc <__fxstatat@plt+0xadcc>
  40e2dc:	mov	w8, #0x15                  	// #21
  40e2e0:	b	40e1bc <__fxstatat@plt+0xadcc>
  40e2e4:	stp	x29, x30, [sp, #-64]!
  40e2e8:	str	x23, [sp, #16]
  40e2ec:	mov	w23, #0x1                   	// #1
  40e2f0:	stp	x22, x21, [sp, #32]
  40e2f4:	stp	x20, x19, [sp, #48]
  40e2f8:	mov	x21, x2
  40e2fc:	mov	x19, x1
  40e300:	mov	w20, w0
  40e304:	movk	w23, #0x7ff0, lsl #16
  40e308:	mov	x29, sp
  40e30c:	mov	w0, w20
  40e310:	mov	x1, x19
  40e314:	mov	x2, x21
  40e318:	bl	403230 <read@plt>
  40e31c:	mov	x22, x0
  40e320:	tbz	x0, #63, 40e348 <__fxstatat@plt+0xaf58>
  40e324:	bl	403310 <__errno_location@plt>
  40e328:	ldr	w8, [x0]
  40e32c:	cmp	w8, #0x4
  40e330:	b.eq	40e30c <__fxstatat@plt+0xaf1c>  // b.none
  40e334:	cmp	x21, x23
  40e338:	b.cc	40e348 <__fxstatat@plt+0xaf58>  // b.lo, b.ul, b.last
  40e33c:	cmp	w8, #0x16
  40e340:	mov	w21, #0x7ff00000            	// #2146435072
  40e344:	b.eq	40e30c <__fxstatat@plt+0xaf1c>  // b.none
  40e348:	mov	x0, x22
  40e34c:	ldp	x20, x19, [sp, #48]
  40e350:	ldp	x22, x21, [sp, #32]
  40e354:	ldr	x23, [sp, #16]
  40e358:	ldp	x29, x30, [sp], #64
  40e35c:	ret
  40e360:	stp	x29, x30, [sp, #-64]!
  40e364:	str	x23, [sp, #16]
  40e368:	mov	w23, #0x1                   	// #1
  40e36c:	stp	x22, x21, [sp, #32]
  40e370:	stp	x20, x19, [sp, #48]
  40e374:	mov	x21, x2
  40e378:	mov	x19, x1
  40e37c:	mov	w20, w0
  40e380:	movk	w23, #0x7ff0, lsl #16
  40e384:	mov	x29, sp
  40e388:	mov	w0, w20
  40e38c:	mov	x1, x19
  40e390:	mov	x2, x21
  40e394:	bl	402fa0 <write@plt>
  40e398:	mov	x22, x0
  40e39c:	tbz	x0, #63, 40e3c4 <__fxstatat@plt+0xafd4>
  40e3a0:	bl	403310 <__errno_location@plt>
  40e3a4:	ldr	w8, [x0]
  40e3a8:	cmp	w8, #0x4
  40e3ac:	b.eq	40e388 <__fxstatat@plt+0xaf98>  // b.none
  40e3b0:	cmp	x21, x23
  40e3b4:	b.cc	40e3c4 <__fxstatat@plt+0xafd4>  // b.lo, b.ul, b.last
  40e3b8:	cmp	w8, #0x16
  40e3bc:	mov	w21, #0x7ff00000            	// #2146435072
  40e3c0:	b.eq	40e388 <__fxstatat@plt+0xaf98>  // b.none
  40e3c4:	mov	x0, x22
  40e3c8:	ldp	x20, x19, [sp, #48]
  40e3cc:	ldp	x22, x21, [sp, #32]
  40e3d0:	ldr	x23, [sp, #16]
  40e3d4:	ldp	x29, x30, [sp], #64
  40e3d8:	ret
  40e3dc:	mov	x8, x0
  40e3e0:	mov	w0, #0xffffff9c            	// #-100
  40e3e4:	mov	w2, #0xffffff9c            	// #-100
  40e3e8:	mov	x3, x1
  40e3ec:	mov	x1, x8
  40e3f0:	b	40e3f4 <__fxstatat@plt+0xb004>
  40e3f4:	sub	sp, sp, #0x150
  40e3f8:	stp	x22, x21, [sp, #304]
  40e3fc:	mov	w21, w0
  40e400:	mov	x0, x1
  40e404:	stp	x29, x30, [sp, #256]
  40e408:	stp	x28, x25, [sp, #272]
  40e40c:	stp	x24, x23, [sp, #288]
  40e410:	stp	x20, x19, [sp, #320]
  40e414:	add	x29, sp, #0x100
  40e418:	mov	x20, x3
  40e41c:	mov	w19, w2
  40e420:	mov	x22, x1
  40e424:	bl	40a348 <__fxstatat@plt+0x6f58>
  40e428:	mov	x23, x0
  40e42c:	mov	x0, x20
  40e430:	bl	40a348 <__fxstatat@plt+0x6f58>
  40e434:	mov	x24, x0
  40e438:	mov	x0, x23
  40e43c:	bl	40a3a8 <__fxstatat@plt+0x6fb8>
  40e440:	mov	x25, x0
  40e444:	mov	x0, x24
  40e448:	bl	40a3a8 <__fxstatat@plt+0x6fb8>
  40e44c:	cmp	x25, x0
  40e450:	b.ne	40e468 <__fxstatat@plt+0xb078>  // b.any
  40e454:	mov	x0, x23
  40e458:	mov	x1, x24
  40e45c:	mov	x2, x25
  40e460:	bl	402ee0 <bcmp@plt>
  40e464:	cbz	w0, 40e48c <__fxstatat@plt+0xb09c>
  40e468:	mov	w19, wzr
  40e46c:	mov	w0, w19
  40e470:	ldp	x20, x19, [sp, #320]
  40e474:	ldp	x22, x21, [sp, #304]
  40e478:	ldp	x24, x23, [sp, #288]
  40e47c:	ldp	x28, x25, [sp, #272]
  40e480:	ldp	x29, x30, [sp, #256]
  40e484:	add	sp, sp, #0x150
  40e488:	ret
  40e48c:	mov	x0, x22
  40e490:	bl	40a23c <__fxstatat@plt+0x6e4c>
  40e494:	mov	x22, x0
  40e498:	add	x3, sp, #0x80
  40e49c:	mov	w4, #0x100                 	// #256
  40e4a0:	mov	w0, wzr
  40e4a4:	mov	w1, w21
  40e4a8:	mov	x2, x22
  40e4ac:	bl	4033f0 <__fxstatat@plt>
  40e4b0:	cbz	w0, 40e4d0 <__fxstatat@plt+0xb0e0>
  40e4b4:	bl	403310 <__errno_location@plt>
  40e4b8:	ldr	w1, [x0]
  40e4bc:	adrp	x2, 414000 <__fxstatat@plt+0x10c10>
  40e4c0:	add	x2, x2, #0x9e3
  40e4c4:	mov	w0, #0x1                   	// #1
  40e4c8:	mov	x3, x22
  40e4cc:	bl	402bc0 <error@plt>
  40e4d0:	mov	x0, x22
  40e4d4:	bl	4030e0 <free@plt>
  40e4d8:	mov	x0, x20
  40e4dc:	bl	40a23c <__fxstatat@plt+0x6e4c>
  40e4e0:	mov	x20, x0
  40e4e4:	mov	x3, sp
  40e4e8:	mov	w4, #0x100                 	// #256
  40e4ec:	mov	w0, wzr
  40e4f0:	mov	w1, w19
  40e4f4:	mov	x2, x20
  40e4f8:	bl	4033f0 <__fxstatat@plt>
  40e4fc:	cbz	w0, 40e51c <__fxstatat@plt+0xb12c>
  40e500:	bl	403310 <__errno_location@plt>
  40e504:	ldr	w1, [x0]
  40e508:	adrp	x2, 414000 <__fxstatat@plt+0x10c10>
  40e50c:	add	x2, x2, #0x9e3
  40e510:	mov	w0, #0x1                   	// #1
  40e514:	mov	x3, x20
  40e518:	bl	402bc0 <error@plt>
  40e51c:	ldp	x11, x8, [sp]
  40e520:	ldp	x10, x9, [sp, #128]
  40e524:	mov	x0, x20
  40e528:	cmp	x9, x8
  40e52c:	cset	w8, eq  // eq = none
  40e530:	cmp	x10, x11
  40e534:	cset	w9, eq  // eq = none
  40e538:	and	w19, w8, w9
  40e53c:	bl	4030e0 <free@plt>
  40e540:	b	40e46c <__fxstatat@plt+0xb07c>
  40e544:	sub	sp, sp, #0x70
  40e548:	stp	x29, x30, [sp, #16]
  40e54c:	stp	x28, x27, [sp, #32]
  40e550:	stp	x26, x25, [sp, #48]
  40e554:	stp	x24, x23, [sp, #64]
  40e558:	stp	x22, x21, [sp, #80]
  40e55c:	stp	x20, x19, [sp, #96]
  40e560:	add	x29, sp, #0x10
  40e564:	cbz	x0, 40e5b8 <__fxstatat@plt+0xb1c8>
  40e568:	mov	x21, x0
  40e56c:	str	w1, [sp, #4]
  40e570:	mov	w28, w1
  40e574:	bl	403310 <__errno_location@plt>
  40e578:	mov	x20, x0
  40e57c:	str	wzr, [x0]
  40e580:	mov	x0, x21
  40e584:	bl	402ef0 <readdir@plt>
  40e588:	cbz	x0, 40e67c <__fxstatat@plt+0xb28c>
  40e58c:	sub	x8, x28, #0x1
  40e590:	mov	x25, x0
  40e594:	cmp	x8, #0x2
  40e598:	str	x28, [sp, #8]
  40e59c:	b.cs	40e710 <__fxstatat@plt+0xb320>  // b.hs, b.nlast
  40e5a0:	mov	x23, xzr
  40e5a4:	mov	x19, xzr
  40e5a8:	mov	x24, xzr
  40e5ac:	mov	x27, xzr
  40e5b0:	mov	w28, #0x1                   	// #1
  40e5b4:	b	40e60c <__fxstatat@plt+0xb21c>
  40e5b8:	mov	x22, xzr
  40e5bc:	b	40e85c <__fxstatat@plt+0xb46c>
  40e5c0:	mov	w19, #0x8                   	// #8
  40e5c4:	lsl	x1, x19, #4
  40e5c8:	mov	x0, x23
  40e5cc:	bl	4108e4 <__fxstatat@plt+0xd4f4>
  40e5d0:	mov	x23, x0
  40e5d4:	mov	x0, x22
  40e5d8:	add	x26, x26, #0x1
  40e5dc:	bl	410b48 <__fxstatat@plt+0xd758>
  40e5e0:	add	x8, x23, x24, lsl #4
  40e5e4:	str	x0, [x8]
  40e5e8:	ldr	x9, [x25]
  40e5ec:	add	x24, x24, #0x1
  40e5f0:	add	x27, x26, x27
  40e5f4:	str	x9, [x8, #8]
  40e5f8:	mov	x0, x21
  40e5fc:	str	wzr, [x20]
  40e600:	bl	402ef0 <readdir@plt>
  40e604:	mov	x25, x0
  40e608:	cbz	x0, 40e7dc <__fxstatat@plt+0xb3ec>
  40e60c:	mov	x22, x25
  40e610:	ldrb	w8, [x22, #19]!
  40e614:	cmp	w8, #0x2e
  40e618:	b.ne	40e630 <__fxstatat@plt+0xb240>  // b.any
  40e61c:	ldrb	w8, [x25, #20]
  40e620:	cmp	w8, #0x2e
  40e624:	cinc	x8, x28, eq  // eq = none
  40e628:	add	x8, x25, x8
  40e62c:	ldrb	w8, [x8, #19]
  40e630:	cbz	w8, 40e5f8 <__fxstatat@plt+0xb208>
  40e634:	mov	x0, x22
  40e638:	bl	402b80 <strlen@plt>
  40e63c:	cmp	x19, x24
  40e640:	mov	x26, x0
  40e644:	b.ne	40e5d4 <__fxstatat@plt+0xb1e4>  // b.any
  40e648:	cbz	x23, 40e66c <__fxstatat@plt+0xb27c>
  40e64c:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  40e650:	movk	x8, #0x5554
  40e654:	movk	x8, #0x555, lsl #48
  40e658:	cmp	x19, x8
  40e65c:	b.hi	40e7d8 <__fxstatat@plt+0xb3e8>  // b.pmore
  40e660:	add	x8, x19, x19, lsr #1
  40e664:	add	x19, x8, #0x1
  40e668:	b	40e5c4 <__fxstatat@plt+0xb1d4>
  40e66c:	cbz	x19, 40e5c0 <__fxstatat@plt+0xb1d0>
  40e670:	lsr	x8, x19, #59
  40e674:	cbz	x8, 40e5c4 <__fxstatat@plt+0xb1d4>
  40e678:	b	40e7d8 <__fxstatat@plt+0xb3e8>
  40e67c:	mov	x27, xzr
  40e680:	mov	x24, xzr
  40e684:	mov	x23, xzr
  40e688:	mov	x26, xzr
  40e68c:	mov	x22, xzr
  40e690:	ldr	w19, [x20]
  40e694:	cbnz	w19, 40e808 <__fxstatat@plt+0xb418>
  40e698:	sub	x8, x28, #0x1
  40e69c:	cmp	x8, #0x1
  40e6a0:	b.hi	40e824 <__fxstatat@plt+0xb434>  // b.pmore
  40e6a4:	cbz	x24, 40e840 <__fxstatat@plt+0xb450>
  40e6a8:	ldr	w9, [sp, #4]
  40e6ac:	adrp	x8, 415000 <__fxstatat@plt+0x11c10>
  40e6b0:	add	x8, x8, #0x2f0
  40e6b4:	mov	w2, #0x10                  	// #16
  40e6b8:	ldr	x3, [x8, w9, uxtw #3]
  40e6bc:	mov	x0, x23
  40e6c0:	mov	x1, x24
  40e6c4:	bl	402ca0 <qsort@plt>
  40e6c8:	add	x0, x27, #0x1
  40e6cc:	bl	410864 <__fxstatat@plt+0xd474>
  40e6d0:	mov	x22, x0
  40e6d4:	mov	x27, xzr
  40e6d8:	mov	x20, x23
  40e6dc:	ldr	x1, [x20]
  40e6e0:	add	x19, x22, x27
  40e6e4:	mov	x0, x19
  40e6e8:	bl	402d30 <stpcpy@plt>
  40e6ec:	ldr	x8, [x20], #16
  40e6f0:	sub	x9, x27, x19
  40e6f4:	add	x9, x9, x0
  40e6f8:	add	x27, x9, #0x1
  40e6fc:	mov	x0, x8
  40e700:	bl	4030e0 <free@plt>
  40e704:	subs	x24, x24, #0x1
  40e708:	b.ne	40e6dc <__fxstatat@plt+0xb2ec>  // b.any
  40e70c:	b	40e850 <__fxstatat@plt+0xb460>
  40e710:	mov	x28, #0x5555555555555555    	// #6148914691236517205
  40e714:	mov	x22, xzr
  40e718:	mov	x26, xzr
  40e71c:	mov	x27, xzr
  40e720:	mov	w19, #0x1                   	// #1
  40e724:	movk	x28, #0x5554
  40e728:	b	40e768 <__fxstatat@plt+0xb378>
  40e72c:	mov	w26, #0x80                  	// #128
  40e730:	mov	x0, x22
  40e734:	mov	x1, x26
  40e738:	bl	4108e4 <__fxstatat@plt+0xd4f4>
  40e73c:	mov	x22, x0
  40e740:	add	x0, x22, x27
  40e744:	mov	x1, x23
  40e748:	mov	x2, x24
  40e74c:	bl	402b50 <memcpy@plt>
  40e750:	mov	x27, x25
  40e754:	mov	x0, x21
  40e758:	str	wzr, [x20]
  40e75c:	bl	402ef0 <readdir@plt>
  40e760:	mov	x25, x0
  40e764:	cbz	x0, 40e7f4 <__fxstatat@plt+0xb404>
  40e768:	mov	x23, x25
  40e76c:	ldrb	w8, [x23, #19]!
  40e770:	cmp	w8, #0x2e
  40e774:	b.ne	40e78c <__fxstatat@plt+0xb39c>  // b.any
  40e778:	ldrb	w8, [x25, #20]
  40e77c:	cmp	w8, #0x2e
  40e780:	cinc	x8, x19, eq  // eq = none
  40e784:	add	x8, x25, x8
  40e788:	ldrb	w8, [x8, #19]
  40e78c:	cbz	w8, 40e754 <__fxstatat@plt+0xb364>
  40e790:	mov	x0, x23
  40e794:	bl	402b80 <strlen@plt>
  40e798:	add	x24, x0, #0x1
  40e79c:	sub	x8, x26, x27
  40e7a0:	cmp	x8, x24
  40e7a4:	add	x25, x24, x27
  40e7a8:	b.hi	40e740 <__fxstatat@plt+0xb350>  // b.pmore
  40e7ac:	cmp	x25, x27
  40e7b0:	b.cc	40e7d8 <__fxstatat@plt+0xb3e8>  // b.lo, b.ul, b.last
  40e7b4:	cbz	x22, 40e7cc <__fxstatat@plt+0xb3dc>
  40e7b8:	cmp	x25, x28
  40e7bc:	b.cs	40e7d8 <__fxstatat@plt+0xb3e8>  // b.hs, b.nlast
  40e7c0:	add	x8, x25, x25, lsr #1
  40e7c4:	add	x26, x8, #0x1
  40e7c8:	b	40e730 <__fxstatat@plt+0xb340>
  40e7cc:	cbz	x25, 40e72c <__fxstatat@plt+0xb33c>
  40e7d0:	mov	x26, x25
  40e7d4:	tbz	x25, #63, 40e730 <__fxstatat@plt+0xb340>
  40e7d8:	bl	410ba0 <__fxstatat@plt+0xd7b0>
  40e7dc:	mov	x26, xzr
  40e7e0:	mov	x22, xzr
  40e7e4:	ldr	x28, [sp, #8]
  40e7e8:	ldr	w19, [x20]
  40e7ec:	cbnz	w19, 40e808 <__fxstatat@plt+0xb418>
  40e7f0:	b	40e698 <__fxstatat@plt+0xb2a8>
  40e7f4:	mov	x24, xzr
  40e7f8:	mov	x23, xzr
  40e7fc:	ldr	x28, [sp, #8]
  40e800:	ldr	w19, [x20]
  40e804:	cbz	w19, 40e698 <__fxstatat@plt+0xb2a8>
  40e808:	mov	x0, x23
  40e80c:	bl	4030e0 <free@plt>
  40e810:	mov	x0, x22
  40e814:	bl	4030e0 <free@plt>
  40e818:	mov	x22, xzr
  40e81c:	str	w19, [x20]
  40e820:	b	40e85c <__fxstatat@plt+0xb46c>
  40e824:	cmp	x26, x27
  40e828:	b.ne	40e858 <__fxstatat@plt+0xb468>  // b.any
  40e82c:	add	x1, x27, #0x1
  40e830:	mov	x0, x22
  40e834:	bl	4108e4 <__fxstatat@plt+0xd4f4>
  40e838:	mov	x22, x0
  40e83c:	b	40e858 <__fxstatat@plt+0xb468>
  40e840:	add	x0, x27, #0x1
  40e844:	bl	410864 <__fxstatat@plt+0xd474>
  40e848:	mov	x22, x0
  40e84c:	mov	x27, xzr
  40e850:	mov	x0, x23
  40e854:	bl	4030e0 <free@plt>
  40e858:	strb	wzr, [x22, x27]
  40e85c:	mov	x0, x22
  40e860:	ldp	x20, x19, [sp, #96]
  40e864:	ldp	x22, x21, [sp, #80]
  40e868:	ldp	x24, x23, [sp, #64]
  40e86c:	ldp	x26, x25, [sp, #48]
  40e870:	ldp	x28, x27, [sp, #32]
  40e874:	ldp	x29, x30, [sp, #16]
  40e878:	add	sp, sp, #0x70
  40e87c:	ret
  40e880:	stp	x29, x30, [sp, #-48]!
  40e884:	str	x21, [sp, #16]
  40e888:	stp	x20, x19, [sp, #32]
  40e88c:	mov	x29, sp
  40e890:	mov	w19, w1
  40e894:	bl	411d40 <__fxstatat@plt+0xe950>
  40e898:	cbz	x0, 40e8d8 <__fxstatat@plt+0xb4e8>
  40e89c:	mov	w1, w19
  40e8a0:	mov	x20, x0
  40e8a4:	bl	40e544 <__fxstatat@plt+0xb154>
  40e8a8:	mov	x19, x0
  40e8ac:	mov	x0, x20
  40e8b0:	bl	402f50 <closedir@plt>
  40e8b4:	cbz	w0, 40e8dc <__fxstatat@plt+0xb4ec>
  40e8b8:	bl	403310 <__errno_location@plt>
  40e8bc:	ldr	w21, [x0]
  40e8c0:	mov	x20, x0
  40e8c4:	mov	x0, x19
  40e8c8:	bl	4030e0 <free@plt>
  40e8cc:	mov	x19, xzr
  40e8d0:	str	w21, [x20]
  40e8d4:	b	40e8dc <__fxstatat@plt+0xb4ec>
  40e8d8:	mov	x19, xzr
  40e8dc:	mov	x0, x19
  40e8e0:	ldp	x20, x19, [sp, #32]
  40e8e4:	ldr	x21, [sp, #16]
  40e8e8:	ldp	x29, x30, [sp], #48
  40e8ec:	ret
  40e8f0:	ldr	x0, [x0]
  40e8f4:	ldr	x1, [x1]
  40e8f8:	b	403060 <strcmp@plt>
  40e8fc:	ldr	x8, [x0, #8]
  40e900:	ldr	x9, [x1, #8]
  40e904:	cmp	x8, x9
  40e908:	cset	w8, hi  // hi = pmore
  40e90c:	csinv	w0, w8, wzr, cs  // cs = hs, nlast
  40e910:	ret
  40e914:	str	wzr, [x0]
  40e918:	ret
  40e91c:	ldr	w8, [x0]
  40e920:	cmp	w8, #0x4
  40e924:	b.ne	40e930 <__fxstatat@plt+0xb540>  // b.any
  40e928:	ldr	w0, [x0, #4]
  40e92c:	ret
  40e930:	mov	w0, wzr
  40e934:	ret
  40e938:	stp	x29, x30, [sp, #-64]!
  40e93c:	str	x23, [sp, #16]
  40e940:	stp	x22, x21, [sp, #32]
  40e944:	stp	x20, x19, [sp, #48]
  40e948:	mov	x19, x3
  40e94c:	mov	w23, w2
  40e950:	mov	x22, x1
  40e954:	mov	x21, x0
  40e958:	mov	x29, sp
  40e95c:	tbnz	w2, #0, 40e96c <__fxstatat@plt+0xb57c>
  40e960:	cbnz	x19, 40e96c <__fxstatat@plt+0xb57c>
  40e964:	mov	w20, #0xffffffff            	// #-1
  40e968:	b	40e9b8 <__fxstatat@plt+0xb5c8>
  40e96c:	mov	w1, #0x4900                	// #18688
  40e970:	bfi	w1, w23, #15, #1
  40e974:	mov	x0, x22
  40e978:	bl	402de0 <open@plt>
  40e97c:	mov	w20, w0
  40e980:	cbz	x19, 40e994 <__fxstatat@plt+0xb5a4>
  40e984:	str	w20, [x19]
  40e988:	bl	403310 <__errno_location@plt>
  40e98c:	ldr	w8, [x0]
  40e990:	str	w8, [x19, #4]
  40e994:	tbnz	w20, #31, 40e9a8 <__fxstatat@plt+0xb5b8>
  40e998:	tbz	w23, #1, 40e9b8 <__fxstatat@plt+0xb5c8>
  40e99c:	mov	w22, wzr
  40e9a0:	tbz	w20, #31, 40ea94 <__fxstatat@plt+0xb6a4>
  40e9a4:	b	40eab0 <__fxstatat@plt+0xb6c0>
  40e9a8:	bl	403310 <__errno_location@plt>
  40e9ac:	ldr	w8, [x0]
  40e9b0:	cmp	w8, #0xd
  40e9b4:	b.ne	40ea7c <__fxstatat@plt+0xb68c>  // b.any
  40e9b8:	ldr	w8, [x21]
  40e9bc:	cmp	w8, #0x5
  40e9c0:	b.hi	40eb34 <__fxstatat@plt+0xb744>  // b.pmore
  40e9c4:	mov	w9, #0x1                   	// #1
  40e9c8:	lsl	w9, w9, w8
  40e9cc:	mov	w10, #0x36                  	// #54
  40e9d0:	tst	w9, w10
  40e9d4:	b.eq	40ea40 <__fxstatat@plt+0xb650>  // b.none
  40e9d8:	tbnz	w20, #31, 40e9f0 <__fxstatat@plt+0xb600>
  40e9dc:	mov	w0, w20
  40e9e0:	bl	402bd0 <fchdir@plt>
  40e9e4:	mov	w22, w0
  40e9e8:	cbnz	w0, 40ea90 <__fxstatat@plt+0xb6a0>
  40e9ec:	b	40ea00 <__fxstatat@plt+0xb610>
  40e9f0:	mov	x0, x22
  40e9f4:	bl	4030d0 <chdir@plt>
  40e9f8:	mov	w22, w0
  40e9fc:	cbnz	w0, 40ea90 <__fxstatat@plt+0xb6a0>
  40ea00:	ldr	w8, [x21]
  40ea04:	sub	w8, w8, #0x1
  40ea08:	cmp	w8, #0x4
  40ea0c:	b.hi	40eb54 <__fxstatat@plt+0xb764>  // b.pmore
  40ea10:	adrp	x9, 415000 <__fxstatat@plt+0x11c10>
  40ea14:	add	x9, x9, #0x310
  40ea18:	adr	x10, 40ea2c <__fxstatat@plt+0xb63c>
  40ea1c:	ldrb	w11, [x9, x8]
  40ea20:	add	x10, x10, x11, lsl #2
  40ea24:	mov	w22, wzr
  40ea28:	br	x10
  40ea2c:	mov	w22, wzr
  40ea30:	mov	w8, #0x2                   	// #2
  40ea34:	str	w8, [x21]
  40ea38:	tbz	w20, #31, 40ea94 <__fxstatat@plt+0xb6a4>
  40ea3c:	b	40eab0 <__fxstatat@plt+0xb6c0>
  40ea40:	cbnz	w8, 40ea64 <__fxstatat@plt+0xb674>
  40ea44:	adrp	x0, 414000 <__fxstatat@plt+0x10c10>
  40ea48:	add	x0, x0, #0xa94
  40ea4c:	mov	w1, wzr
  40ea50:	bl	40a424 <__fxstatat@plt+0x7034>
  40ea54:	tbnz	w0, #31, 40eac8 <__fxstatat@plt+0xb6d8>
  40ea58:	mov	w8, #0x1                   	// #1
  40ea5c:	stp	w8, w0, [x21]
  40ea60:	b	40e9d8 <__fxstatat@plt+0xb5e8>
  40ea64:	ldr	w8, [x21, #4]
  40ea68:	tbz	w8, #31, 40e9d8 <__fxstatat@plt+0xb5e8>
  40ea6c:	bl	402ce0 <fork@plt>
  40ea70:	str	w0, [x21, #4]
  40ea74:	cbnz	w0, 40eaf8 <__fxstatat@plt+0xb708>
  40ea78:	b	40e9d8 <__fxstatat@plt+0xb5e8>
  40ea7c:	mov	w22, #0xffffffff            	// #-1
  40ea80:	b	40eab0 <__fxstatat@plt+0xb6c0>
  40ea84:	ldr	w8, [x21, #4]
  40ea88:	cbnz	w8, 40eb74 <__fxstatat@plt+0xb784>
  40ea8c:	mov	w22, wzr
  40ea90:	tbnz	w20, #31, 40eab0 <__fxstatat@plt+0xb6c0>
  40ea94:	cbnz	x19, 40eab0 <__fxstatat@plt+0xb6c0>
  40ea98:	bl	403310 <__errno_location@plt>
  40ea9c:	ldr	w21, [x0]
  40eaa0:	mov	x19, x0
  40eaa4:	mov	w0, w20
  40eaa8:	bl	402f60 <close@plt>
  40eaac:	str	w21, [x19]
  40eab0:	mov	w0, w22
  40eab4:	ldp	x20, x19, [sp, #48]
  40eab8:	ldp	x22, x21, [sp, #32]
  40eabc:	ldr	x23, [sp, #16]
  40eac0:	ldp	x29, x30, [sp], #64
  40eac4:	ret
  40eac8:	bl	403310 <__errno_location@plt>
  40eacc:	ldr	w8, [x0]
  40ead0:	cmp	w8, #0xd
  40ead4:	b.eq	40eae0 <__fxstatat@plt+0xb6f0>  // b.none
  40ead8:	cmp	w8, #0x74
  40eadc:	b.ne	40eb24 <__fxstatat@plt+0xb734>  // b.any
  40eae0:	adrp	x8, 415000 <__fxstatat@plt+0x11c10>
  40eae4:	ldr	d0, [x8, #776]
  40eae8:	str	d0, [x21]
  40eaec:	bl	402ce0 <fork@plt>
  40eaf0:	str	w0, [x21, #4]
  40eaf4:	cbz	w0, 40e9d8 <__fxstatat@plt+0xb5e8>
  40eaf8:	cmp	w0, #0x0
  40eafc:	b.le	40eb10 <__fxstatat@plt+0xb720>
  40eb00:	mov	x19, xzr
  40eb04:	mov	w22, #0xfffffffe            	// #-2
  40eb08:	tbz	w20, #31, 40ea94 <__fxstatat@plt+0xb6a4>
  40eb0c:	b	40eab0 <__fxstatat@plt+0xb6c0>
  40eb10:	mov	w8, #0x4                   	// #4
  40eb14:	str	w8, [x21]
  40eb18:	bl	403310 <__errno_location@plt>
  40eb1c:	ldr	w8, [x0]
  40eb20:	b	40eb2c <__fxstatat@plt+0xb73c>
  40eb24:	mov	w9, #0x4                   	// #4
  40eb28:	str	w9, [x21]
  40eb2c:	str	w8, [x21, #4]
  40eb30:	b	40e9d8 <__fxstatat@plt+0xb5e8>
  40eb34:	adrp	x0, 415000 <__fxstatat@plt+0x11c10>
  40eb38:	adrp	x1, 415000 <__fxstatat@plt+0x11c10>
  40eb3c:	adrp	x3, 415000 <__fxstatat@plt+0x11c10>
  40eb40:	add	x0, x0, #0x3d5
  40eb44:	add	x1, x1, #0x337
  40eb48:	add	x3, x3, #0x3fb
  40eb4c:	mov	w2, #0x63                  	// #99
  40eb50:	bl	403300 <__assert_fail@plt>
  40eb54:	adrp	x0, 415000 <__fxstatat@plt+0x11c10>
  40eb58:	adrp	x1, 415000 <__fxstatat@plt+0x11c10>
  40eb5c:	adrp	x3, 415000 <__fxstatat@plt+0x11c10>
  40eb60:	add	x0, x0, #0x3d5
  40eb64:	add	x1, x1, #0x337
  40eb68:	add	x3, x3, #0x344
  40eb6c:	mov	w2, #0x9f                  	// #159
  40eb70:	bl	403300 <__assert_fail@plt>
  40eb74:	adrp	x0, 415000 <__fxstatat@plt+0x11c10>
  40eb78:	adrp	x1, 415000 <__fxstatat@plt+0x11c10>
  40eb7c:	adrp	x3, 415000 <__fxstatat@plt+0x11c10>
  40eb80:	add	x0, x0, #0x324
  40eb84:	add	x1, x1, #0x337
  40eb88:	add	x3, x3, #0x344
  40eb8c:	mov	w2, #0x9b                  	// #155
  40eb90:	bl	403300 <__assert_fail@plt>
  40eb94:	stp	x29, x30, [sp, #-48]!
  40eb98:	stp	x20, x19, [sp, #32]
  40eb9c:	ldr	w8, [x0]
  40eba0:	str	x21, [sp, #16]
  40eba4:	mov	x29, sp
  40eba8:	cmp	w8, #0x4
  40ebac:	b.hi	40ece0 <__fxstatat@plt+0xb8f0>  // b.pmore
  40ebb0:	adrp	x9, 415000 <__fxstatat@plt+0x11c10>
  40ebb4:	add	x9, x9, #0x315
  40ebb8:	adr	x10, 40ebd0 <__fxstatat@plt+0xb7e0>
  40ebbc:	ldrb	w11, [x9, x8]
  40ebc0:	add	x10, x10, x11, lsl #2
  40ebc4:	mov	x19, x0
  40ebc8:	mov	w0, wzr
  40ebcc:	br	x10
  40ebd0:	ldp	x20, x19, [sp, #32]
  40ebd4:	ldr	x21, [sp, #16]
  40ebd8:	ldp	x29, x30, [sp], #48
  40ebdc:	ret
  40ebe0:	ldr	w21, [x19, #4]
  40ebe4:	bl	403310 <__errno_location@plt>
  40ebe8:	mov	x20, x0
  40ebec:	b	40ec18 <__fxstatat@plt+0xb828>
  40ebf0:	ldr	w0, [x19, #4]
  40ebf4:	bl	402bd0 <fchdir@plt>
  40ebf8:	cbz	w0, 40ecb4 <__fxstatat@plt+0xb8c4>
  40ebfc:	bl	403310 <__errno_location@plt>
  40ec00:	mov	x20, x0
  40ec04:	ldr	w21, [x0]
  40ec08:	ldr	w0, [x19, #4]
  40ec0c:	bl	402f60 <close@plt>
  40ec10:	mov	w8, #0x4                   	// #4
  40ec14:	stp	w8, w21, [x19]
  40ec18:	str	w21, [x20]
  40ec1c:	mov	w0, #0xffffffff            	// #-1
  40ec20:	ldp	x20, x19, [sp, #32]
  40ec24:	ldr	x21, [sp, #16]
  40ec28:	ldp	x29, x30, [sp], #48
  40ec2c:	ret
  40ec30:	ldr	w20, [x19, #4]
  40ec34:	cbz	w20, 40ed00 <__fxstatat@plt+0xb910>
  40ec38:	cmp	w20, #0x1
  40ec3c:	b.lt	40eccc <__fxstatat@plt+0xb8dc>  // b.tstop
  40ec40:	add	x1, x29, #0x1c
  40ec44:	mov	w0, w20
  40ec48:	mov	w2, wzr
  40ec4c:	bl	403370 <waitpid@plt>
  40ec50:	tbz	w0, #31, 40ec84 <__fxstatat@plt+0xb894>
  40ec54:	bl	403310 <__errno_location@plt>
  40ec58:	ldr	w8, [x0]
  40ec5c:	cmp	w8, #0x4
  40ec60:	b.eq	40ec40 <__fxstatat@plt+0xb850>  // b.none
  40ec64:	adrp	x0, 415000 <__fxstatat@plt+0x11c10>
  40ec68:	adrp	x1, 415000 <__fxstatat@plt+0x11c10>
  40ec6c:	adrp	x3, 415000 <__fxstatat@plt+0x11c10>
  40ec70:	add	x0, x0, #0x380
  40ec74:	add	x1, x1, #0x337
  40ec78:	add	x3, x3, #0x39c
  40ec7c:	mov	w2, #0xd8                  	// #216
  40ec80:	bl	403300 <__assert_fail@plt>
  40ec84:	mov	w8, #0xffffffff            	// #-1
  40ec88:	str	w8, [x19, #4]
  40ec8c:	ldr	w8, [x29, #28]
  40ec90:	ands	w0, w8, #0x7f
  40ec94:	b.eq	40eca0 <__fxstatat@plt+0xb8b0>  // b.none
  40ec98:	bl	402bb0 <raise@plt>
  40ec9c:	ldr	w8, [x29, #28]
  40eca0:	ubfx	w0, w8, #8, #8
  40eca4:	ldp	x20, x19, [sp, #32]
  40eca8:	ldr	x21, [sp, #16]
  40ecac:	ldp	x29, x30, [sp], #48
  40ecb0:	ret
  40ecb4:	mov	w8, #0x1                   	// #1
  40ecb8:	str	w8, [x19]
  40ecbc:	ldp	x20, x19, [sp, #32]
  40ecc0:	ldr	x21, [sp, #16]
  40ecc4:	ldp	x29, x30, [sp], #48
  40ecc8:	ret
  40eccc:	mov	w0, wzr
  40ecd0:	ldp	x20, x19, [sp, #32]
  40ecd4:	ldr	x21, [sp, #16]
  40ecd8:	ldp	x29, x30, [sp], #48
  40ecdc:	ret
  40ece0:	adrp	x0, 415000 <__fxstatat@plt+0x11c10>
  40ece4:	adrp	x1, 415000 <__fxstatat@plt+0x11c10>
  40ece8:	adrp	x3, 415000 <__fxstatat@plt+0x11c10>
  40ecec:	add	x0, x0, #0x3d5
  40ecf0:	add	x1, x1, #0x337
  40ecf4:	add	x3, x3, #0x39c
  40ecf8:	mov	w2, #0xe2                  	// #226
  40ecfc:	bl	403300 <__assert_fail@plt>
  40ed00:	mov	w0, w1
  40ed04:	bl	402b60 <_exit@plt>
  40ed08:	stp	x29, x30, [sp, #-32]!
  40ed0c:	ldr	w8, [x0]
  40ed10:	str	x19, [sp, #16]
  40ed14:	mov	x29, sp
  40ed18:	cmp	w8, #0x4
  40ed1c:	b.hi	40ed64 <__fxstatat@plt+0xb974>  // b.pmore
  40ed20:	adrp	x9, 415000 <__fxstatat@plt+0x11c10>
  40ed24:	add	x9, x9, #0x31a
  40ed28:	adr	x10, 40ed3c <__fxstatat@plt+0xb94c>
  40ed2c:	ldrb	w11, [x9, x8]
  40ed30:	add	x10, x10, x11, lsl #2
  40ed34:	mov	x19, x0
  40ed38:	br	x10
  40ed3c:	ldr	w0, [x19, #4]
  40ed40:	bl	402f60 <close@plt>
  40ed44:	b	40ed50 <__fxstatat@plt+0xb960>
  40ed48:	ldr	w8, [x19, #4]
  40ed4c:	tbz	w8, #31, 40ed84 <__fxstatat@plt+0xb994>
  40ed50:	mov	w8, #0x5                   	// #5
  40ed54:	str	w8, [x19]
  40ed58:	ldr	x19, [sp, #16]
  40ed5c:	ldp	x29, x30, [sp], #32
  40ed60:	ret
  40ed64:	adrp	x0, 415000 <__fxstatat@plt+0x11c10>
  40ed68:	adrp	x1, 415000 <__fxstatat@plt+0x11c10>
  40ed6c:	adrp	x3, 415000 <__fxstatat@plt+0x11c10>
  40ed70:	add	x0, x0, #0x3d5
  40ed74:	add	x1, x1, #0x337
  40ed78:	add	x3, x3, #0x3d7
  40ed7c:	mov	w2, #0xfb                  	// #251
  40ed80:	bl	403300 <__assert_fail@plt>
  40ed84:	adrp	x0, 415000 <__fxstatat@plt+0x11c10>
  40ed88:	adrp	x1, 415000 <__fxstatat@plt+0x11c10>
  40ed8c:	adrp	x3, 415000 <__fxstatat@plt+0x11c10>
  40ed90:	add	x0, x0, #0x3c5
  40ed94:	add	x1, x1, #0x337
  40ed98:	add	x3, x3, #0x3d7
  40ed9c:	mov	w2, #0xf7                  	// #247
  40eda0:	bl	403300 <__assert_fail@plt>
  40eda4:	sub	sp, sp, #0x60
  40eda8:	sxtw	x8, w0
  40edac:	mov	x9, #0xffffffff00000000    	// #-4294967296
  40edb0:	add	x10, x1, w0, sxtw #3
  40edb4:	stp	x24, x23, [sp, #48]
  40edb8:	stp	x22, x21, [sp, #64]
  40edbc:	stp	x20, x19, [sp, #80]
  40edc0:	mov	x19, x3
  40edc4:	mov	x20, x2
  40edc8:	mov	x21, x1
  40edcc:	mov	x11, xzr
  40edd0:	add	x14, x9, x8, lsl #32
  40edd4:	sub	x10, x10, #0x8
  40edd8:	mov	w23, w0
  40eddc:	stp	x29, x30, [sp, #16]
  40ede0:	stp	x26, x25, [sp, #32]
  40ede4:	add	x29, sp, #0x10
  40ede8:	str	wzr, [sp, #8]
  40edec:	mov	x13, x11
  40edf0:	add	x11, x8, x11
  40edf4:	cmp	x11, #0x1
  40edf8:	mov	x12, x14
  40edfc:	b.lt	40ee18 <__fxstatat@plt+0xba28>  // b.tstop
  40ee00:	ldr	x11, [x10, x13, lsl #3]
  40ee04:	ldrb	w14, [x11]
  40ee08:	sub	x11, x13, #0x1
  40ee0c:	cmp	w14, #0x2f
  40ee10:	add	x14, x12, x9
  40ee14:	b.eq	40edec <__fxstatat@plt+0xb9fc>  // b.none
  40ee18:	add	w8, w0, w13
  40ee1c:	cmp	w8, #0x2
  40ee20:	b.lt	40eea8 <__fxstatat@plt+0xbab8>  // b.tstop
  40ee24:	mov	x24, xzr
  40ee28:	mov	w8, wzr
  40ee2c:	mov	w22, wzr
  40ee30:	asr	x25, x12, #32
  40ee34:	cmp	w8, #0x3
  40ee38:	b.ne	40ee44 <__fxstatat@plt+0xba54>  // b.any
  40ee3c:	cmp	w9, #0x0
  40ee40:	b.gt	40ee5c <__fxstatat@plt+0xba6c>
  40ee44:	ldr	x0, [x21, x24, lsl #3]
  40ee48:	add	x1, sp, #0x8
  40ee4c:	mov	x2, x19
  40ee50:	blr	x20
  40ee54:	cmp	w22, w0
  40ee58:	csel	w22, w0, w22, lt  // lt = tstop
  40ee5c:	add	x8, x21, x24, lsl #3
  40ee60:	ldr	x8, [x8, #8]
  40ee64:	add	x26, x24, #0x1
  40ee68:	ldrb	w8, [x8]
  40ee6c:	cmp	w8, #0x2f
  40ee70:	b.eq	40ee88 <__fxstatat@plt+0xba98>  // b.none
  40ee74:	add	x0, sp, #0x8
  40ee78:	mov	w1, w22
  40ee7c:	bl	40eb94 <__fxstatat@plt+0xb7a4>
  40ee80:	cmp	w22, w0
  40ee84:	csel	w22, w0, w22, lt  // lt = tstop
  40ee88:	ldr	w8, [sp, #8]
  40ee8c:	cmp	x26, x25
  40ee90:	b.ge	40eeb4 <__fxstatat@plt+0xbac4>  // b.tcont
  40ee94:	ldr	w9, [sp, #12]
  40ee98:	mov	x24, x26
  40ee9c:	cmp	w8, #0x3
  40eea0:	b.eq	40ee3c <__fxstatat@plt+0xba4c>  // b.none
  40eea4:	b	40ee44 <__fxstatat@plt+0xba54>
  40eea8:	mov	w24, wzr
  40eeac:	mov	w22, wzr
  40eeb0:	b	40eef0 <__fxstatat@plt+0xbb00>
  40eeb4:	cmp	w8, #0x4
  40eeb8:	b.hi	40ef48 <__fxstatat@plt+0xbb58>  // b.pmore
  40eebc:	adrp	x9, 415000 <__fxstatat@plt+0x11c10>
  40eec0:	mov	w8, w8
  40eec4:	add	x9, x9, #0x31f
  40eec8:	adr	x10, 40eedc <__fxstatat@plt+0xbaec>
  40eecc:	ldrb	w11, [x9, x8]
  40eed0:	add	x10, x10, x11, lsl #2
  40eed4:	add	x24, x24, #0x1
  40eed8:	br	x10
  40eedc:	ldr	w0, [sp, #12]
  40eee0:	bl	402f60 <close@plt>
  40eee4:	b	40eef0 <__fxstatat@plt+0xbb00>
  40eee8:	ldr	w8, [sp, #12]
  40eeec:	tbz	w8, #31, 40ef68 <__fxstatat@plt+0xbb78>
  40eef0:	mov	w8, #0x5                   	// #5
  40eef4:	cmp	w24, w23
  40eef8:	str	w8, [sp, #8]
  40eefc:	b.ge	40ef28 <__fxstatat@plt+0xbb38>  // b.tcont
  40ef00:	add	x21, x21, w24, uxtw #3
  40ef04:	sub	x23, x23, w24, uxtw
  40ef08:	ldr	x0, [x21], #8
  40ef0c:	add	x1, sp, #0x8
  40ef10:	mov	x2, x19
  40ef14:	blr	x20
  40ef18:	cmp	w22, w0
  40ef1c:	csel	w22, w0, w22, lt  // lt = tstop
  40ef20:	subs	x23, x23, #0x1
  40ef24:	b.ne	40ef08 <__fxstatat@plt+0xbb18>  // b.any
  40ef28:	mov	w0, w22
  40ef2c:	ldp	x20, x19, [sp, #80]
  40ef30:	ldp	x22, x21, [sp, #64]
  40ef34:	ldp	x24, x23, [sp, #48]
  40ef38:	ldp	x26, x25, [sp, #32]
  40ef3c:	ldp	x29, x30, [sp, #16]
  40ef40:	add	sp, sp, #0x60
  40ef44:	ret
  40ef48:	adrp	x0, 415000 <__fxstatat@plt+0x11c10>
  40ef4c:	adrp	x1, 415000 <__fxstatat@plt+0x11c10>
  40ef50:	adrp	x3, 415000 <__fxstatat@plt+0x11c10>
  40ef54:	add	x0, x0, #0x3d5
  40ef58:	add	x1, x1, #0x337
  40ef5c:	add	x3, x3, #0x3d7
  40ef60:	mov	w2, #0xfb                  	// #251
  40ef64:	bl	403300 <__assert_fail@plt>
  40ef68:	adrp	x0, 415000 <__fxstatat@plt+0x11c10>
  40ef6c:	adrp	x1, 415000 <__fxstatat@plt+0x11c10>
  40ef70:	adrp	x3, 415000 <__fxstatat@plt+0x11c10>
  40ef74:	add	x0, x0, #0x3c5
  40ef78:	add	x1, x1, #0x337
  40ef7c:	add	x3, x3, #0x3d7
  40ef80:	mov	w2, #0xf7                  	// #247
  40ef84:	bl	403300 <__assert_fail@plt>
  40ef88:	sub	sp, sp, #0x70
  40ef8c:	stp	x29, x30, [sp, #16]
  40ef90:	stp	x28, x27, [sp, #32]
  40ef94:	stp	x26, x25, [sp, #48]
  40ef98:	stp	x24, x23, [sp, #64]
  40ef9c:	stp	x22, x21, [sp, #80]
  40efa0:	stp	x20, x19, [sp, #96]
  40efa4:	add	x29, sp, #0x10
  40efa8:	mov	x24, x4
  40efac:	mov	x20, x3
  40efb0:	mov	x21, x2
  40efb4:	mov	w23, w1
  40efb8:	mov	x22, x0
  40efbc:	bl	403310 <__errno_location@plt>
  40efc0:	ldr	w27, [x0]
  40efc4:	mov	x19, x0
  40efc8:	mov	x0, x22
  40efcc:	bl	402b80 <strlen@plt>
  40efd0:	sxtw	x26, w23
  40efd4:	add	x8, x26, x24
  40efd8:	subs	x8, x0, x8
  40efdc:	b.cc	40effc <__fxstatat@plt+0xbc0c>  // b.lo, b.ul, b.last
  40efe0:	adrp	x1, 414000 <__fxstatat@plt+0x10c10>
  40efe4:	mov	x25, x0
  40efe8:	add	x0, x22, x8
  40efec:	add	x1, x1, #0xf66
  40eff0:	bl	403150 <strspn@plt>
  40eff4:	cmp	x0, x24
  40eff8:	b.cs	40f02c <__fxstatat@plt+0xbc3c>  // b.hs, b.nlast
  40effc:	mov	w24, #0xffffffff            	// #-1
  40f000:	mov	w20, #0x16                  	// #22
  40f004:	str	w20, [x19]
  40f008:	mov	w0, w24
  40f00c:	ldp	x20, x19, [sp, #96]
  40f010:	ldp	x22, x21, [sp, #80]
  40f014:	ldp	x24, x23, [sp, #64]
  40f018:	ldp	x26, x25, [sp, #48]
  40f01c:	ldp	x28, x27, [sp, #32]
  40f020:	ldp	x29, x30, [sp, #16]
  40f024:	add	sp, sp, #0x70
  40f028:	ret
  40f02c:	mov	x0, xzr
  40f030:	mov	x1, x24
  40f034:	bl	412178 <__fxstatat@plt+0xed88>
  40f038:	cbz	x0, 40f0b4 <__fxstatat@plt+0xbcc4>
  40f03c:	mov	x23, x0
  40f040:	stur	w27, [x29, #-4]
  40f044:	cbz	x24, 40f0bc <__fxstatat@plt+0xbccc>
  40f048:	sub	x8, x25, x26
  40f04c:	adrp	x26, 415000 <__fxstatat@plt+0x11c10>
  40f050:	mov	w27, wzr
  40f054:	neg	x28, x24
  40f058:	add	x25, x22, x8
  40f05c:	add	x26, x26, #0x41e
  40f060:	mov	x24, x28
  40f064:	mov	w1, #0x3d                  	// #61
  40f068:	mov	x0, x23
  40f06c:	bl	4121b4 <__fxstatat@plt+0xedc4>
  40f070:	ldrb	w8, [x26, x0]
  40f074:	strb	w8, [x25, x24]
  40f078:	adds	x24, x24, #0x1
  40f07c:	b.cc	40f064 <__fxstatat@plt+0xbc74>  // b.lo, b.ul, b.last
  40f080:	mov	x0, x22
  40f084:	mov	x1, x21
  40f088:	blr	x20
  40f08c:	tbz	w0, #31, 40f0fc <__fxstatat@plt+0xbd0c>
  40f090:	ldr	w8, [x19]
  40f094:	cmp	w8, #0x11
  40f098:	b.ne	40f10c <__fxstatat@plt+0xbd1c>  // b.any
  40f09c:	mov	w8, #0xa2f8                	// #41720
  40f0a0:	add	w27, w27, #0x1
  40f0a4:	movk	w8, #0x3, lsl #16
  40f0a8:	cmp	w27, w8
  40f0ac:	b.ne	40f060 <__fxstatat@plt+0xbc70>  // b.any
  40f0b0:	b	40f0e8 <__fxstatat@plt+0xbcf8>
  40f0b4:	mov	w24, #0xffffffff            	// #-1
  40f0b8:	b	40f008 <__fxstatat@plt+0xbc18>
  40f0bc:	mov	w25, #0xa2f8                	// #41720
  40f0c0:	movk	w25, #0x3, lsl #16
  40f0c4:	mov	x0, x22
  40f0c8:	mov	x1, x21
  40f0cc:	blr	x20
  40f0d0:	tbz	w0, #31, 40f0fc <__fxstatat@plt+0xbd0c>
  40f0d4:	ldr	w8, [x19]
  40f0d8:	cmp	w8, #0x11
  40f0dc:	b.ne	40f10c <__fxstatat@plt+0xbd1c>  // b.any
  40f0e0:	subs	w25, w25, #0x1
  40f0e4:	b.ne	40f0c4 <__fxstatat@plt+0xbcd4>  // b.any
  40f0e8:	mov	x0, x23
  40f0ec:	bl	4122c8 <__fxstatat@plt+0xeed8>
  40f0f0:	mov	w24, #0xffffffff            	// #-1
  40f0f4:	mov	w20, #0x11                  	// #17
  40f0f8:	b	40f004 <__fxstatat@plt+0xbc14>
  40f0fc:	ldur	w20, [x29, #-4]
  40f100:	mov	w24, w0
  40f104:	str	w20, [x19]
  40f108:	b	40f114 <__fxstatat@plt+0xbd24>
  40f10c:	mov	w24, #0xffffffff            	// #-1
  40f110:	mov	w20, w8
  40f114:	mov	x0, x23
  40f118:	bl	4122c8 <__fxstatat@plt+0xeed8>
  40f11c:	b	40f004 <__fxstatat@plt+0xbc14>
  40f120:	sub	sp, sp, #0x20
  40f124:	stp	x29, x30, [sp, #16]
  40f128:	add	x29, sp, #0x10
  40f12c:	cmp	w3, #0x3
  40f130:	stur	w2, [x29, #-4]
  40f134:	b.cs	40f158 <__fxstatat@plt+0xbd68>  // b.hs, b.nlast
  40f138:	adrp	x8, 415000 <__fxstatat@plt+0x11c10>
  40f13c:	add	x8, x8, #0x4c8
  40f140:	ldr	x3, [x8, w3, sxtw #3]
  40f144:	sub	x2, x29, #0x4
  40f148:	bl	40ef88 <__fxstatat@plt+0xbb98>
  40f14c:	ldp	x29, x30, [sp, #16]
  40f150:	add	sp, sp, #0x20
  40f154:	ret
  40f158:	adrp	x0, 415000 <__fxstatat@plt+0x11c10>
  40f15c:	adrp	x1, 415000 <__fxstatat@plt+0x11c10>
  40f160:	adrp	x3, 415000 <__fxstatat@plt+0x11c10>
  40f164:	add	x0, x0, #0x45d
  40f168:	add	x1, x1, #0x480
  40f16c:	add	x3, x3, #0x48f
  40f170:	mov	w2, #0x147                 	// #327
  40f174:	bl	403300 <__assert_fail@plt>
  40f178:	ldr	w8, [x1]
  40f17c:	mov	w9, #0xc2                  	// #194
  40f180:	mov	w2, #0x180                 	// #384
  40f184:	and	w8, w8, #0xfffffffc
  40f188:	orr	w1, w8, w9
  40f18c:	b	402de0 <open@plt>
  40f190:	mov	w1, #0x1c0                 	// #448
  40f194:	b	4033a0 <mkdir@plt>
  40f198:	sub	sp, sp, #0xa0
  40f19c:	mov	x1, x0
  40f1a0:	mov	x2, sp
  40f1a4:	mov	w0, wzr
  40f1a8:	stp	x29, x30, [sp, #128]
  40f1ac:	str	x19, [sp, #144]
  40f1b0:	add	x29, sp, #0x80
  40f1b4:	bl	403220 <__lxstat@plt>
  40f1b8:	mov	w19, w0
  40f1bc:	bl	403310 <__errno_location@plt>
  40f1c0:	cbz	w19, 40f1d0 <__fxstatat@plt+0xbde0>
  40f1c4:	ldr	w8, [x0]
  40f1c8:	cmp	w8, #0x4b
  40f1cc:	b.ne	40f1d8 <__fxstatat@plt+0xbde8>  // b.any
  40f1d0:	mov	w8, #0x11                  	// #17
  40f1d4:	str	w8, [x0]
  40f1d8:	ldr	w8, [x0]
  40f1dc:	ldr	x19, [sp, #144]
  40f1e0:	ldp	x29, x30, [sp, #128]
  40f1e4:	cmp	w8, #0x2
  40f1e8:	csetm	w0, ne  // ne = any
  40f1ec:	add	sp, sp, #0xa0
  40f1f0:	ret
  40f1f4:	sub	sp, sp, #0x20
  40f1f8:	stp	x29, x30, [sp, #16]
  40f1fc:	add	x29, sp, #0x10
  40f200:	cmp	w3, #0x3
  40f204:	stur	w2, [x29, #-4]
  40f208:	b.cs	40f230 <__fxstatat@plt+0xbe40>  // b.hs, b.nlast
  40f20c:	adrp	x8, 415000 <__fxstatat@plt+0x11c10>
  40f210:	add	x8, x8, #0x4c8
  40f214:	ldr	x3, [x8, w3, sxtw #3]
  40f218:	sub	x2, x29, #0x4
  40f21c:	mov	w4, #0x6                   	// #6
  40f220:	bl	40ef88 <__fxstatat@plt+0xbb98>
  40f224:	ldp	x29, x30, [sp, #16]
  40f228:	add	sp, sp, #0x20
  40f22c:	ret
  40f230:	adrp	x0, 415000 <__fxstatat@plt+0x11c10>
  40f234:	adrp	x1, 415000 <__fxstatat@plt+0x11c10>
  40f238:	adrp	x3, 415000 <__fxstatat@plt+0x11c10>
  40f23c:	add	x0, x0, #0x45d
  40f240:	add	x1, x1, #0x480
  40f244:	add	x3, x3, #0x48f
  40f248:	mov	w2, #0x147                 	// #327
  40f24c:	bl	403300 <__assert_fail@plt>
  40f250:	mov	w4, #0x6                   	// #6
  40f254:	b	40ef88 <__fxstatat@plt+0xbb98>
  40f258:	stp	x29, x30, [sp, #-48]!
  40f25c:	stp	x20, x19, [sp, #32]
  40f260:	mov	w19, w0
  40f264:	cmp	w0, #0x2
  40f268:	stp	x22, x21, [sp, #16]
  40f26c:	mov	x29, sp
  40f270:	b.hi	40f2ac <__fxstatat@plt+0xbebc>  // b.pmore
  40f274:	mov	w0, w19
  40f278:	bl	412bcc <__fxstatat@plt+0xf7dc>
  40f27c:	mov	w20, w0
  40f280:	bl	403310 <__errno_location@plt>
  40f284:	ldr	w22, [x0]
  40f288:	mov	x21, x0
  40f28c:	mov	w0, w19
  40f290:	bl	402f60 <close@plt>
  40f294:	str	w22, [x21]
  40f298:	mov	w0, w20
  40f29c:	ldp	x20, x19, [sp, #32]
  40f2a0:	ldp	x22, x21, [sp, #16]
  40f2a4:	ldp	x29, x30, [sp], #48
  40f2a8:	ret
  40f2ac:	mov	w0, w19
  40f2b0:	ldp	x20, x19, [sp, #32]
  40f2b4:	ldp	x22, x21, [sp, #16]
  40f2b8:	ldp	x29, x30, [sp], #48
  40f2bc:	ret
  40f2c0:	mov	x8, x0
  40f2c4:	mov	w4, w3
  40f2c8:	mov	x3, x2
  40f2cc:	mov	w0, #0xffffff9c            	// #-100
  40f2d0:	mov	x2, x1
  40f2d4:	mov	x1, x8
  40f2d8:	b	40f2dc <__fxstatat@plt+0xbeec>
  40f2dc:	sub	sp, sp, #0x120
  40f2e0:	stp	x29, x30, [sp, #192]
  40f2e4:	stp	x28, x27, [sp, #208]
  40f2e8:	stp	x26, x25, [sp, #224]
  40f2ec:	stp	x24, x23, [sp, #240]
  40f2f0:	stp	x22, x21, [sp, #256]
  40f2f4:	stp	x20, x19, [sp, #272]
  40f2f8:	ldr	x25, [x3, #88]
  40f2fc:	ldp	x26, x23, [x2, #88]
  40f300:	ldr	w24, [x3, #96]
  40f304:	add	x29, sp, #0xc0
  40f308:	tbnz	w4, #0, 40f328 <__fxstatat@plt+0xbf38>
  40f30c:	cmp	x26, x25
  40f310:	b.lt	40f4d4 <__fxstatat@plt+0xc0e4>  // b.tstop
  40f314:	b.gt	40f5f0 <__fxstatat@plt+0xc200>
  40f318:	cmp	w24, w23
  40f31c:	cset	w8, lt  // lt = tstop
  40f320:	csinv	w0, w8, wzr, le
  40f324:	b	40f5f4 <__fxstatat@plt+0xc204>
  40f328:	mov	x22, x2
  40f32c:	mov	x19, x1
  40f330:	mov	w20, w0
  40f334:	cmp	x26, x25
  40f338:	b.ne	40f34c <__fxstatat@plt+0xbf5c>  // b.any
  40f33c:	cmp	w23, w24
  40f340:	b.ne	40f34c <__fxstatat@plt+0xbf5c>  // b.any
  40f344:	mov	w0, wzr
  40f348:	b	40f5f4 <__fxstatat@plt+0xc204>
  40f34c:	sub	x8, x25, #0x2
  40f350:	cmp	x26, x8
  40f354:	b.le	40f4d4 <__fxstatat@plt+0xc0e4>
  40f358:	sub	x8, x26, #0x2
  40f35c:	cmp	x25, x8
  40f360:	b.le	40f5f0 <__fxstatat@plt+0xc200>
  40f364:	adrp	x28, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  40f368:	ldr	x21, [x28, #2792]
  40f36c:	cbnz	x21, 40f3a0 <__fxstatat@plt+0xbfb0>
  40f370:	adrp	x2, 40f000 <__fxstatat@plt+0xbc10>
  40f374:	adrp	x3, 40f000 <__fxstatat@plt+0xbc10>
  40f378:	adrp	x4, 403000 <fread_unlocked@plt>
  40f37c:	add	x2, x2, #0x77c
  40f380:	add	x3, x3, #0x78c
  40f384:	add	x4, x4, #0xe0
  40f388:	mov	w0, #0x10                  	// #16
  40f38c:	mov	x1, xzr
  40f390:	bl	40ad84 <__fxstatat@plt+0x7994>
  40f394:	mov	x21, x0
  40f398:	str	x0, [x28, #2792]
  40f39c:	cbz	x0, 40f420 <__fxstatat@plt+0xc030>
  40f3a0:	adrp	x27, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  40f3a4:	ldr	x1, [x27, #2800]
  40f3a8:	cbnz	x1, 40f3d0 <__fxstatat@plt+0xbfe0>
  40f3ac:	mov	w0, #0x10                  	// #16
  40f3b0:	bl	402db0 <malloc@plt>
  40f3b4:	str	x0, [x27, #2800]
  40f3b8:	cbz	x0, 40f404 <__fxstatat@plt+0xc014>
  40f3bc:	mov	w8, #0x9400                	// #37888
  40f3c0:	mov	x1, x0
  40f3c4:	movk	w8, #0x7735, lsl #16
  40f3c8:	str	w8, [x0, #8]
  40f3cc:	strb	wzr, [x0, #12]
  40f3d0:	ldr	x8, [x22]
  40f3d4:	mov	x0, x21
  40f3d8:	str	x8, [x1]
  40f3dc:	bl	40b824 <__fxstatat@plt+0x8434>
  40f3e0:	cbz	x0, 40f3fc <__fxstatat@plt+0xc00c>
  40f3e4:	ldr	x8, [x27, #2800]
  40f3e8:	mov	x21, x0
  40f3ec:	cmp	x8, x0
  40f3f0:	b.ne	40f434 <__fxstatat@plt+0xc044>  // b.any
  40f3f4:	str	xzr, [x27, #2800]
  40f3f8:	b	40f434 <__fxstatat@plt+0xc044>
  40f3fc:	ldr	x21, [x28, #2792]
  40f400:	cbz	x21, 40f420 <__fxstatat@plt+0xc030>
  40f404:	ldr	x8, [x22]
  40f408:	sub	x1, x29, #0x18
  40f40c:	mov	x0, x21
  40f410:	stur	x8, [x29, #-24]
  40f414:	bl	40aa7c <__fxstatat@plt+0x768c>
  40f418:	mov	x21, x0
  40f41c:	cbnz	x0, 40f434 <__fxstatat@plt+0xc044>
  40f420:	mov	w8, #0x9400                	// #37888
  40f424:	movk	w8, #0x7735, lsl #16
  40f428:	sub	x21, x29, #0x18
  40f42c:	stur	w8, [x29, #-16]
  40f430:	sturb	wzr, [x29, #-12]
  40f434:	ldrb	w9, [x21, #12]
  40f438:	ldr	w8, [x21, #8]
  40f43c:	cbnz	w9, 40f4b0 <__fxstatat@plt+0xc0c0>
  40f440:	ldr	x9, [x22, #80]
  40f444:	mov	w10, #0x6667                	// #26215
  40f448:	ldrsw	x11, [x22, #112]
  40f44c:	movk	w10, #0x6666, lsl #16
  40f450:	smull	x13, w23, w10
  40f454:	lsr	x14, x13, #63
  40f458:	asr	x13, x13, #34
  40f45c:	add	w13, w13, w14
  40f460:	smull	x14, w9, w10
  40f464:	mul	x10, x11, x10
  40f468:	lsr	x15, x14, #63
  40f46c:	asr	x14, x14, #34
  40f470:	add	w14, w14, w15
  40f474:	lsr	x15, x10, #63
  40f478:	asr	x10, x10, #34
  40f47c:	mov	w12, #0xa                   	// #10
  40f480:	add	w10, w10, w15
  40f484:	msub	w14, w14, w12, w9
  40f488:	msub	w10, w10, w12, w11
  40f48c:	msub	w12, w13, w12, w23
  40f490:	orr	w12, w14, w12
  40f494:	orr	w10, w12, w10
  40f498:	cbz	w10, 40f4dc <__fxstatat@plt+0xc0ec>
  40f49c:	mov	w8, #0x1                   	// #1
  40f4a0:	str	w8, [x21, #8]
  40f4a4:	mov	w9, #0x1                   	// #1
  40f4a8:	str	w8, [x21, #8]
  40f4ac:	strb	w9, [x21, #12]
  40f4b0:	mov	w9, #0x9400                	// #37888
  40f4b4:	movk	w9, #0x7735, lsl #16
  40f4b8:	cmp	w8, w9
  40f4bc:	sdiv	w9, w24, w8
  40f4c0:	cset	w10, eq  // eq = none
  40f4c4:	bic	x25, x25, x10
  40f4c8:	mul	w24, w9, w8
  40f4cc:	cmp	x26, x25
  40f4d0:	b.ge	40f314 <__fxstatat@plt+0xbf24>  // b.tcont
  40f4d4:	mov	w0, #0xffffffff            	// #-1
  40f4d8:	b	40f5f4 <__fxstatat@plt+0xc204>
  40f4dc:	ldr	x10, [x22, #72]
  40f4e0:	cmp	w8, #0xb
  40f4e4:	mov	w12, #0xa                   	// #10
  40f4e8:	b.lt	40f5c0 <__fxstatat@plt+0xc1d0>  // b.tstop
  40f4ec:	ldr	x15, [x22, #104]
  40f4f0:	orr	x18, x10, x26
  40f4f4:	mov	w13, #0xca00                	// #51712
  40f4f8:	mov	w14, #0x6667                	// #26215
  40f4fc:	movk	w13, #0x3b9a, lsl #16
  40f500:	movk	w14, #0x6666, lsl #16
  40f504:	mov	w16, w9
  40f508:	mov	w17, w23
  40f50c:	orr	x15, x18, x15
  40f510:	mov	w28, #0xa                   	// #10
  40f514:	smull	x16, w16, w14
  40f518:	smull	x17, w17, w14
  40f51c:	smull	x11, w11, w14
  40f520:	lsr	x1, x16, #63
  40f524:	asr	x16, x16, #34
  40f528:	lsr	x18, x17, #63
  40f52c:	asr	x17, x17, #34
  40f530:	lsr	x0, x11, #63
  40f534:	asr	x11, x11, #34
  40f538:	add	w16, w16, w1
  40f53c:	add	w17, w17, w18
  40f540:	add	w11, w11, w0
  40f544:	smull	x18, w16, w14
  40f548:	smull	x0, w11, w14
  40f54c:	lsr	x2, x18, #63
  40f550:	asr	x18, x18, #34
  40f554:	smull	x1, w17, w14
  40f558:	add	w18, w18, w2
  40f55c:	lsr	x2, x0, #63
  40f560:	asr	x0, x0, #34
  40f564:	add	w0, w0, w2
  40f568:	lsr	x2, x1, #63
  40f56c:	asr	x1, x1, #34
  40f570:	add	w1, w1, w2
  40f574:	msub	w18, w18, w12, w16
  40f578:	msub	w0, w0, w12, w11
  40f57c:	orr	w18, w0, w18
  40f580:	msub	w0, w1, w12, w17
  40f584:	orr	w18, w18, w0
  40f588:	cbnz	w18, 40f5a4 <__fxstatat@plt+0xc1b4>
  40f58c:	cmp	w28, w13
  40f590:	b.eq	40f5b4 <__fxstatat@plt+0xc1c4>  // b.none
  40f594:	add	w18, w28, w28, lsl #2
  40f598:	lsl	w28, w18, #1
  40f59c:	cmp	w28, w8
  40f5a0:	b.lt	40f514 <__fxstatat@plt+0xc124>  // b.tstop
  40f5a4:	str	w28, [x21, #8]
  40f5a8:	cbnz	w28, 40f5c8 <__fxstatat@plt+0xc1d8>
  40f5ac:	mov	w8, wzr
  40f5b0:	b	40f4a4 <__fxstatat@plt+0xc0b4>
  40f5b4:	mvn	w8, w15
  40f5b8:	and	w8, w8, #0x1
  40f5bc:	lsl	w12, w13, w8
  40f5c0:	mov	w28, w12
  40f5c4:	str	w12, [x21, #8]
  40f5c8:	mov	w8, #0x9400                	// #37888
  40f5cc:	movk	w8, #0x7735, lsl #16
  40f5d0:	cmp	w28, w8
  40f5d4:	cset	w8, eq  // eq = none
  40f5d8:	cmp	x25, x26
  40f5dc:	b.lt	40f5f0 <__fxstatat@plt+0xc200>  // b.tstop
  40f5e0:	cmp	w24, w23
  40f5e4:	b.gt	40f614 <__fxstatat@plt+0xc224>
  40f5e8:	cmp	x26, x25
  40f5ec:	b.ne	40f614 <__fxstatat@plt+0xc224>  // b.any
  40f5f0:	mov	w0, #0x1                   	// #1
  40f5f4:	ldp	x20, x19, [sp, #272]
  40f5f8:	ldp	x22, x21, [sp, #256]
  40f5fc:	ldp	x24, x23, [sp, #240]
  40f600:	ldp	x26, x25, [sp, #224]
  40f604:	ldp	x28, x27, [sp, #208]
  40f608:	ldp	x29, x30, [sp, #192]
  40f60c:	add	sp, sp, #0x120
  40f610:	ret
  40f614:	bic	x11, x25, x8
  40f618:	cmp	x26, x11
  40f61c:	b.lt	40f4d4 <__fxstatat@plt+0xc0e4>  // b.tstop
  40f620:	b.ne	40f634 <__fxstatat@plt+0xc244>  // b.any
  40f624:	sdiv	w11, w24, w28
  40f628:	mul	w11, w11, w28
  40f62c:	cmp	w11, w23
  40f630:	b.gt	40f4d4 <__fxstatat@plt+0xc0e4>
  40f634:	mov	w11, #0x8e39                	// #36409
  40f638:	sxtw	x9, w9
  40f63c:	movk	w11, #0x38e3, lsl #16
  40f640:	stp	x10, x9, [x29, #-56]
  40f644:	umull	x9, w28, w11
  40f648:	lsr	x9, x9, #33
  40f64c:	add	w9, w9, w23
  40f650:	orr	x8, x26, x8
  40f654:	sxtw	x9, w9
  40f658:	sub	x2, x29, #0x38
  40f65c:	mov	w3, #0x100                 	// #256
  40f660:	mov	w0, w20
  40f664:	mov	x1, x19
  40f668:	stp	x8, x9, [x29, #-40]
  40f66c:	bl	403170 <utimensat@plt>
  40f670:	cbnz	w0, 40f6c8 <__fxstatat@plt+0xc2d8>
  40f674:	add	x3, sp, #0x8
  40f678:	mov	w4, #0x100                 	// #256
  40f67c:	mov	w1, w20
  40f680:	mov	x2, x19
  40f684:	bl	4033f0 <__fxstatat@plt>
  40f688:	ldp	x9, x11, [sp, #96]
  40f68c:	mov	w22, w0
  40f690:	sxtw	x10, w22
  40f694:	sxtw	x8, w23
  40f698:	eor	x9, x9, x26
  40f69c:	orr	x9, x9, x10
  40f6a0:	eor	x10, x11, x8
  40f6a4:	orr	x9, x9, x10
  40f6a8:	cbz	x9, 40f6c4 <__fxstatat@plt+0xc2d4>
  40f6ac:	sub	x2, x29, #0x38
  40f6b0:	mov	w3, #0x100                 	// #256
  40f6b4:	mov	w0, w20
  40f6b8:	mov	x1, x19
  40f6bc:	stp	x26, x8, [x29, #-40]
  40f6c0:	bl	403170 <utimensat@plt>
  40f6c4:	cbz	w22, 40f6d0 <__fxstatat@plt+0xc2e0>
  40f6c8:	mov	w0, #0xfffffffe            	// #-2
  40f6cc:	b	40f5f4 <__fxstatat@plt+0xc204>
  40f6d0:	ldr	w8, [sp, #96]
  40f6d4:	ldr	w10, [sp, #104]
  40f6d8:	mov	w11, #0xca00                	// #51712
  40f6dc:	movk	w11, #0x3b9a, lsl #16
  40f6e0:	and	w8, w8, #0x1
  40f6e4:	mov	w9, #0xcccd                	// #52429
  40f6e8:	madd	w11, w8, w11, w10
  40f6ec:	mov	w10, #0x9998                	// #39320
  40f6f0:	movk	w9, #0xcccc, lsl #16
  40f6f4:	movk	w10, #0x1999, lsl #16
  40f6f8:	madd	w8, w11, w9, w10
  40f6fc:	ror	w8, w8, #1
  40f700:	cmp	w8, w10
  40f704:	b.ls	40f710 <__fxstatat@plt+0xc320>  // b.plast
  40f708:	mov	w8, #0x1                   	// #1
  40f70c:	b	40f4a4 <__fxstatat@plt+0xc0b4>
  40f710:	mov	w12, #0xca00                	// #51712
  40f714:	mov	w13, #0x6667                	// #26215
  40f718:	mov	w14, #0x9999                	// #39321
  40f71c:	mov	w8, #0x1                   	// #1
  40f720:	movk	w12, #0x3b9a, lsl #16
  40f724:	movk	w13, #0x6666, lsl #16
  40f728:	movk	w14, #0x1999, lsl #16
  40f72c:	cmp	w8, w12
  40f730:	b.eq	40f768 <__fxstatat@plt+0xc378>  // b.none
  40f734:	add	w8, w8, w8, lsl #2
  40f738:	lsl	w8, w8, #1
  40f73c:	cmp	w8, w28
  40f740:	b.eq	40f774 <__fxstatat@plt+0xc384>  // b.none
  40f744:	smull	x11, w11, w13
  40f748:	lsr	x15, x11, #63
  40f74c:	asr	x11, x11, #34
  40f750:	add	w11, w11, w15
  40f754:	madd	w15, w11, w9, w10
  40f758:	ror	w15, w15, #1
  40f75c:	cmp	w15, w14
  40f760:	b.cc	40f72c <__fxstatat@plt+0xc33c>  // b.lo, b.ul, b.last
  40f764:	b	40f4a4 <__fxstatat@plt+0xc0b4>
  40f768:	mov	w8, #0x9400                	// #37888
  40f76c:	movk	w8, #0x7735, lsl #16
  40f770:	b	40f4a4 <__fxstatat@plt+0xc0b4>
  40f774:	mov	w8, w28
  40f778:	b	40f4a4 <__fxstatat@plt+0xc0b4>
  40f77c:	ldr	x8, [x0]
  40f780:	udiv	x9, x8, x1
  40f784:	msub	x0, x9, x1, x8
  40f788:	ret
  40f78c:	ldr	x8, [x0]
  40f790:	ldr	x9, [x1]
  40f794:	cmp	x8, x9
  40f798:	cset	w0, eq  // eq = none
  40f79c:	ret
  40f7a0:	mov	w3, #0x100                 	// #256
  40f7a4:	b	403170 <utimensat@plt>
  40f7a8:	sub	sp, sp, #0x140
  40f7ac:	stp	x29, x30, [sp, #224]
  40f7b0:	add	x29, sp, #0xe0
  40f7b4:	cmp	x2, #0x0
  40f7b8:	sub	x8, x29, #0x20
  40f7bc:	stp	x22, x21, [sp, #288]
  40f7c0:	stp	x20, x19, [sp, #304]
  40f7c4:	mov	x22, x2
  40f7c8:	mov	x20, x1
  40f7cc:	mov	w19, w0
  40f7d0:	csel	x21, xzr, x8, eq  // eq = none
  40f7d4:	str	x28, [sp, #240]
  40f7d8:	stp	x26, x25, [sp, #256]
  40f7dc:	stp	x24, x23, [sp, #272]
  40f7e0:	cbz	x2, 40f840 <__fxstatat@plt+0xc450>
  40f7e4:	ldr	q0, [x22]
  40f7e8:	mov	w9, #0xca00                	// #51712
  40f7ec:	movk	w9, #0x3b9a, lsl #16
  40f7f0:	stur	q0, [x29, #-32]
  40f7f4:	ldr	q0, [x22, #16]
  40f7f8:	stur	q0, [x29, #-16]
  40f7fc:	ldr	x10, [x21, #8]
  40f800:	cmp	x10, x9
  40f804:	and	x11, x10, #0xfffffffffffffffe
  40f808:	b.cc	40f818 <__fxstatat@plt+0xc428>  // b.lo, b.ul, b.last
  40f80c:	mov	w8, #0x3ffffffe            	// #1073741822
  40f810:	cmp	x11, x8
  40f814:	b.ne	40f834 <__fxstatat@plt+0xc444>  // b.any
  40f818:	ldr	x8, [x21, #24]
  40f81c:	cmp	x8, x9
  40f820:	and	x9, x8, #0xfffffffffffffffe
  40f824:	b.cc	40f84c <__fxstatat@plt+0xc45c>  // b.lo, b.ul, b.last
  40f828:	mov	w12, #0x3ffffffe            	// #1073741822
  40f82c:	cmp	x9, x12
  40f830:	b.eq	40f84c <__fxstatat@plt+0xc45c>  // b.none
  40f834:	bl	403310 <__errno_location@plt>
  40f838:	mov	w8, #0x16                  	// #22
  40f83c:	b	40f8bc <__fxstatat@plt+0xc4cc>
  40f840:	mov	w26, wzr
  40f844:	tbnz	w19, #31, 40f8b0 <__fxstatat@plt+0xc4c0>
  40f848:	b	40f8e8 <__fxstatat@plt+0xc4f8>
  40f84c:	mov	w12, #0x3ffffffe            	// #1073741822
  40f850:	cmp	x11, x12
  40f854:	b.ne	40f87c <__fxstatat@plt+0xc48c>  // b.any
  40f858:	mov	w11, #0x3ffffffe            	// #1073741822
  40f85c:	cmp	x10, x11
  40f860:	cset	w10, eq  // eq = none
  40f864:	mov	w11, #0x1                   	// #1
  40f868:	str	xzr, [x21]
  40f86c:	mov	w12, #0x3ffffffe            	// #1073741822
  40f870:	cmp	x9, x12
  40f874:	b.eq	40f890 <__fxstatat@plt+0xc4a0>  // b.none
  40f878:	b	40f8a4 <__fxstatat@plt+0xc4b4>
  40f87c:	mov	w11, wzr
  40f880:	mov	w10, wzr
  40f884:	mov	w12, #0x3ffffffe            	// #1073741822
  40f888:	cmp	x9, x12
  40f88c:	b.ne	40f8a4 <__fxstatat@plt+0xc4b4>  // b.any
  40f890:	mov	w9, #0x3ffffffe            	// #1073741822
  40f894:	cmp	x8, x9
  40f898:	cinc	w10, w10, eq  // eq = none
  40f89c:	mov	w11, #0x1                   	// #1
  40f8a0:	str	xzr, [x21, #16]
  40f8a4:	cmp	w10, #0x1
  40f8a8:	cinc	w26, w11, eq  // eq = none
  40f8ac:	tbz	w19, #31, 40f8e8 <__fxstatat@plt+0xc4f8>
  40f8b0:	cbnz	x20, 40f8e8 <__fxstatat@plt+0xc4f8>
  40f8b4:	bl	403310 <__errno_location@plt>
  40f8b8:	mov	w8, #0x9                   	// #9
  40f8bc:	str	w8, [x0]
  40f8c0:	mov	w23, #0xffffffff            	// #-1
  40f8c4:	mov	w0, w23
  40f8c8:	ldp	x20, x19, [sp, #304]
  40f8cc:	ldp	x22, x21, [sp, #288]
  40f8d0:	ldp	x24, x23, [sp, #272]
  40f8d4:	ldp	x26, x25, [sp, #256]
  40f8d8:	ldr	x28, [sp, #240]
  40f8dc:	ldp	x29, x30, [sp, #224]
  40f8e0:	add	sp, sp, #0x140
  40f8e4:	ret
  40f8e8:	adrp	x25, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  40f8ec:	ldr	w8, [x25, #2808]
  40f8f0:	add	x24, sp, #0x40
  40f8f4:	tbnz	w8, #31, 40f9b0 <__fxstatat@plt+0xc5c0>
  40f8f8:	cmp	w26, #0x2
  40f8fc:	b.ne	40f960 <__fxstatat@plt+0xc570>  // b.any
  40f900:	add	x2, sp, #0x40
  40f904:	mov	w0, wzr
  40f908:	tbnz	w19, #31, 40f91c <__fxstatat@plt+0xc52c>
  40f90c:	mov	w1, w19
  40f910:	bl	403260 <__fxstat@plt>
  40f914:	cbnz	w0, 40f8c0 <__fxstatat@plt+0xc4d0>
  40f918:	b	40f928 <__fxstatat@plt+0xc538>
  40f91c:	mov	x1, x20
  40f920:	bl	403340 <__xstat@plt>
  40f924:	cbnz	w0, 40f8c0 <__fxstatat@plt+0xc4d0>
  40f928:	ldr	x8, [x21, #8]
  40f92c:	mov	w9, #0x3ffffffe            	// #1073741822
  40f930:	cmp	x8, x9
  40f934:	b.ne	40f944 <__fxstatat@plt+0xc554>  // b.any
  40f938:	ldur	q0, [x24, #72]
  40f93c:	str	q0, [x21]
  40f940:	b	40f95c <__fxstatat@plt+0xc56c>
  40f944:	ldr	x8, [x21, #24]
  40f948:	mov	w9, #0x3ffffffe            	// #1073741822
  40f94c:	cmp	x8, x9
  40f950:	b.ne	40f95c <__fxstatat@plt+0xc56c>  // b.any
  40f954:	ldur	q0, [x24, #88]
  40f958:	str	q0, [x21, #16]
  40f95c:	mov	w26, #0x3                   	// #3
  40f960:	tbz	w19, #31, 40f98c <__fxstatat@plt+0xc59c>
  40f964:	mov	w0, #0xffffff9c            	// #-100
  40f968:	mov	x1, x20
  40f96c:	mov	x2, x21
  40f970:	mov	w3, wzr
  40f974:	bl	403170 <utimensat@plt>
  40f978:	cmp	w0, #0x1
  40f97c:	b.lt	40fa84 <__fxstatat@plt+0xc694>  // b.tstop
  40f980:	bl	403310 <__errno_location@plt>
  40f984:	mov	w8, #0x26                  	// #38
  40f988:	str	w8, [x0]
  40f98c:	tbnz	w19, #31, 40f9b0 <__fxstatat@plt+0xc5c0>
  40f990:	mov	w0, w19
  40f994:	mov	x1, x21
  40f998:	bl	402e10 <futimens@plt>
  40f99c:	cmp	w0, #0x1
  40f9a0:	b.lt	40fa2c <__fxstatat@plt+0xc63c>  // b.tstop
  40f9a4:	bl	403310 <__errno_location@plt>
  40f9a8:	mov	w8, #0x26                  	// #38
  40f9ac:	str	w8, [x0]
  40f9b0:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  40f9b4:	add	x8, x8, #0xaf8
  40f9b8:	mov	x9, #0xffffffffffffffff    	// #-1
  40f9bc:	str	x9, [x8]
  40f9c0:	cbz	w26, 40fa08 <__fxstatat@plt+0xc618>
  40f9c4:	cmp	w26, #0x3
  40f9c8:	b.ne	40fa10 <__fxstatat@plt+0xc620>  // b.any
  40f9cc:	cbz	x22, 40fa68 <__fxstatat@plt+0xc678>
  40f9d0:	ldr	x8, [x21, #8]
  40f9d4:	mov	w9, #0x3fffffff            	// #1073741823
  40f9d8:	cmp	x8, x9
  40f9dc:	b.eq	40fa58 <__fxstatat@plt+0xc668>  // b.none
  40f9e0:	mov	w9, #0x3ffffffe            	// #1073741822
  40f9e4:	cmp	x8, x9
  40f9e8:	b.ne	40fab0 <__fxstatat@plt+0xc6c0>  // b.any
  40f9ec:	ldr	x8, [x21, #24]
  40f9f0:	mov	w9, #0x3ffffffe            	// #1073741822
  40f9f4:	cmp	x8, x9
  40f9f8:	b.eq	40fc28 <__fxstatat@plt+0xc838>  // b.none
  40f9fc:	ldur	q0, [x24, #72]
  40fa00:	str	q0, [x21]
  40fa04:	b	40fab0 <__fxstatat@plt+0xc6c0>
  40fa08:	cbnz	x22, 40fae4 <__fxstatat@plt+0xc6f4>
  40fa0c:	b	40fa68 <__fxstatat@plt+0xc678>
  40fa10:	add	x2, sp, #0x40
  40fa14:	mov	w0, wzr
  40fa18:	tbnz	w19, #31, 40fa48 <__fxstatat@plt+0xc658>
  40fa1c:	mov	w1, w19
  40fa20:	bl	403260 <__fxstat@plt>
  40fa24:	cbnz	w0, 40f8c0 <__fxstatat@plt+0xc4d0>
  40fa28:	b	40f9cc <__fxstatat@plt+0xc5dc>
  40fa2c:	mov	w23, w0
  40fa30:	cbz	w0, 40fa9c <__fxstatat@plt+0xc6ac>
  40fa34:	bl	403310 <__errno_location@plt>
  40fa38:	ldr	w8, [x0]
  40fa3c:	cmp	w8, #0x26
  40fa40:	b.eq	40f9b0 <__fxstatat@plt+0xc5c0>  // b.none
  40fa44:	b	40fa9c <__fxstatat@plt+0xc6ac>
  40fa48:	mov	x1, x20
  40fa4c:	bl	403340 <__xstat@plt>
  40fa50:	cbnz	w0, 40f8c0 <__fxstatat@plt+0xc4d0>
  40fa54:	b	40f9cc <__fxstatat@plt+0xc5dc>
  40fa58:	ldr	x8, [x21, #24]
  40fa5c:	mov	w9, #0x3fffffff            	// #1073741823
  40fa60:	cmp	x8, x9
  40fa64:	b.ne	40faa8 <__fxstatat@plt+0xc6b8>  // b.any
  40fa68:	mov	x21, xzr
  40fa6c:	tbz	w19, #31, 40fb34 <__fxstatat@plt+0xc744>
  40fa70:	mov	w0, #0xffffff9c            	// #-100
  40fa74:	mov	x1, x20
  40fa78:	mov	x2, x21
  40fa7c:	bl	402dc0 <futimesat@plt>
  40fa80:	b	40fb58 <__fxstatat@plt+0xc768>
  40fa84:	mov	w23, w0
  40fa88:	cbz	w0, 40fa9c <__fxstatat@plt+0xc6ac>
  40fa8c:	bl	403310 <__errno_location@plt>
  40fa90:	ldr	w8, [x0]
  40fa94:	cmp	w8, #0x26
  40fa98:	b.eq	40f98c <__fxstatat@plt+0xc59c>  // b.none
  40fa9c:	mov	w8, #0x1                   	// #1
  40faa0:	str	w8, [x25, #2808]
  40faa4:	b	40f8c4 <__fxstatat@plt+0xc4d4>
  40faa8:	mov	x0, x21
  40faac:	bl	411de0 <__fxstatat@plt+0xe9f0>
  40fab0:	ldr	x8, [x21, #24]
  40fab4:	mov	w9, #0x3fffffff            	// #1073741823
  40fab8:	cmp	x8, x9
  40fabc:	b.eq	40fad8 <__fxstatat@plt+0xc6e8>  // b.none
  40fac0:	mov	w9, #0x3ffffffe            	// #1073741822
  40fac4:	cmp	x8, x9
  40fac8:	b.ne	40fae0 <__fxstatat@plt+0xc6f0>  // b.any
  40facc:	ldur	q0, [x24, #88]
  40fad0:	str	q0, [x21, #16]
  40fad4:	b	40fae0 <__fxstatat@plt+0xc6f0>
  40fad8:	add	x0, x21, #0x10
  40fadc:	bl	411de0 <__fxstatat@plt+0xe9f0>
  40fae0:	sub	x21, x29, #0x20
  40fae4:	ldr	x8, [x21]
  40fae8:	mov	x9, #0xf7cf                	// #63439
  40faec:	movk	x9, #0xe353, lsl #16
  40faf0:	movk	x9, #0x9ba5, lsl #32
  40faf4:	str	x8, [sp, #32]
  40faf8:	ldr	x8, [x21, #8]
  40fafc:	movk	x9, #0x20c4, lsl #48
  40fb00:	smulh	x8, x8, x9
  40fb04:	asr	x10, x8, #7
  40fb08:	add	x8, x10, x8, lsr #63
  40fb0c:	str	x8, [sp, #40]
  40fb10:	ldr	x8, [x21, #16]
  40fb14:	str	x8, [sp, #48]
  40fb18:	ldr	x8, [x21, #24]
  40fb1c:	add	x21, sp, #0x20
  40fb20:	smulh	x8, x8, x9
  40fb24:	asr	x9, x8, #7
  40fb28:	add	x8, x9, x8, lsr #63
  40fb2c:	str	x8, [sp, #56]
  40fb30:	tbnz	w19, #31, 40fa70 <__fxstatat@plt+0xc680>
  40fb34:	mov	w0, w19
  40fb38:	mov	x1, xzr
  40fb3c:	mov	x2, x21
  40fb40:	bl	402dc0 <futimesat@plt>
  40fb44:	cbz	w0, 40fb60 <__fxstatat@plt+0xc770>
  40fb48:	cbz	x20, 40f8c0 <__fxstatat@plt+0xc4d0>
  40fb4c:	mov	x0, x20
  40fb50:	mov	x1, x21
  40fb54:	bl	403250 <utimes@plt>
  40fb58:	mov	w23, w0
  40fb5c:	b	40f8c4 <__fxstatat@plt+0xc4d4>
  40fb60:	cbz	x21, 40fc28 <__fxstatat@plt+0xc838>
  40fb64:	ldr	x24, [x21, #8]
  40fb68:	ldr	x20, [x21, #24]
  40fb6c:	mov	w22, #0xa11f                	// #41247
  40fb70:	movk	w22, #0x7, lsl #16
  40fb74:	cmp	x24, x22
  40fb78:	b.gt	40fb84 <__fxstatat@plt+0xc794>
  40fb7c:	cmp	x20, x22
  40fb80:	b.le	40fc28 <__fxstatat@plt+0xc838>
  40fb84:	add	x2, sp, #0x40
  40fb88:	mov	w0, wzr
  40fb8c:	mov	w1, w19
  40fb90:	bl	403260 <__fxstat@plt>
  40fb94:	mov	w23, wzr
  40fb98:	cbnz	w0, 40f8c4 <__fxstatat@plt+0xc4d4>
  40fb9c:	ldr	q0, [x21]
  40fba0:	add	x9, x21, #0x10
  40fba4:	ldr	x10, [x21]
  40fba8:	ldr	x8, [x21, #16]
  40fbac:	str	q0, [sp]
  40fbb0:	ldr	q0, [x9]
  40fbb4:	ldr	x11, [sp, #136]
  40fbb8:	ldr	x9, [sp, #152]
  40fbbc:	mov	x2, xzr
  40fbc0:	cmp	x24, x22
  40fbc4:	str	q0, [sp, #16]
  40fbc8:	b.le	40fbf0 <__fxstatat@plt+0xc800>
  40fbcc:	sub	x10, x11, x10
  40fbd0:	cmp	x10, #0x1
  40fbd4:	b.ne	40fbf0 <__fxstatat@plt+0xc800>  // b.any
  40fbd8:	ldr	x10, [sp, #144]
  40fbdc:	cbz	x10, 40fbe8 <__fxstatat@plt+0xc7f8>
  40fbe0:	mov	x2, xzr
  40fbe4:	b	40fbf0 <__fxstatat@plt+0xc800>
  40fbe8:	mov	x2, sp
  40fbec:	str	xzr, [sp, #8]
  40fbf0:	cmp	x20, x22
  40fbf4:	b.le	40fc0c <__fxstatat@plt+0xc81c>
  40fbf8:	sub	x8, x9, x8
  40fbfc:	cmp	x8, #0x1
  40fc00:	b.ne	40fc0c <__fxstatat@plt+0xc81c>  // b.any
  40fc04:	ldr	x8, [sp, #160]
  40fc08:	cbz	x8, 40fc14 <__fxstatat@plt+0xc824>
  40fc0c:	cbnz	x2, 40fc1c <__fxstatat@plt+0xc82c>
  40fc10:	b	40fc28 <__fxstatat@plt+0xc838>
  40fc14:	mov	x2, sp
  40fc18:	str	xzr, [sp, #24]
  40fc1c:	mov	w0, w19
  40fc20:	mov	x1, xzr
  40fc24:	bl	402dc0 <futimesat@plt>
  40fc28:	mov	w23, wzr
  40fc2c:	b	40f8c4 <__fxstatat@plt+0xc4d4>
  40fc30:	mov	x8, x0
  40fc34:	mov	w0, #0xffffffff            	// #-1
  40fc38:	mov	x2, x1
  40fc3c:	mov	x1, x8
  40fc40:	b	40f7a8 <__fxstatat@plt+0xc3b8>
  40fc44:	sub	sp, sp, #0xe0
  40fc48:	stp	x29, x30, [sp, #160]
  40fc4c:	add	x29, sp, #0xa0
  40fc50:	cmp	x1, #0x0
  40fc54:	sub	x8, x29, #0x20
  40fc58:	stp	x22, x21, [sp, #192]
  40fc5c:	stp	x20, x19, [sp, #208]
  40fc60:	mov	x21, x1
  40fc64:	mov	x19, x0
  40fc68:	csel	x20, xzr, x8, eq  // eq = none
  40fc6c:	stp	x24, x23, [sp, #176]
  40fc70:	cbz	x1, 40fcf0 <__fxstatat@plt+0xc900>
  40fc74:	ldr	q0, [x21]
  40fc78:	mov	w9, #0xca00                	// #51712
  40fc7c:	movk	w9, #0x3b9a, lsl #16
  40fc80:	stur	q0, [x29, #-32]
  40fc84:	ldr	q0, [x21, #16]
  40fc88:	stur	q0, [x29, #-16]
  40fc8c:	ldr	x10, [x20, #8]
  40fc90:	cmp	x10, x9
  40fc94:	and	x11, x10, #0xfffffffffffffffe
  40fc98:	b.cc	40fca8 <__fxstatat@plt+0xc8b8>  // b.lo, b.ul, b.last
  40fc9c:	mov	w8, #0x3ffffffe            	// #1073741822
  40fca0:	cmp	x11, x8
  40fca4:	b.ne	40fcc4 <__fxstatat@plt+0xc8d4>  // b.any
  40fca8:	ldr	x8, [x20, #24]
  40fcac:	cmp	x8, x9
  40fcb0:	and	x9, x8, #0xfffffffffffffffe
  40fcb4:	b.cc	40fd04 <__fxstatat@plt+0xc914>  // b.lo, b.ul, b.last
  40fcb8:	mov	w12, #0x3ffffffe            	// #1073741822
  40fcbc:	cmp	x9, x12
  40fcc0:	b.eq	40fd04 <__fxstatat@plt+0xc914>  // b.none
  40fcc4:	bl	403310 <__errno_location@plt>
  40fcc8:	mov	w8, #0x16                  	// #22
  40fccc:	str	w8, [x0]
  40fcd0:	mov	w22, #0xffffffff            	// #-1
  40fcd4:	mov	w0, w22
  40fcd8:	ldp	x20, x19, [sp, #208]
  40fcdc:	ldp	x22, x21, [sp, #192]
  40fce0:	ldp	x24, x23, [sp, #176]
  40fce4:	ldp	x29, x30, [sp, #160]
  40fce8:	add	sp, sp, #0xe0
  40fcec:	ret
  40fcf0:	mov	w24, wzr
  40fcf4:	adrp	x23, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  40fcf8:	ldr	w8, [x23, #2812]
  40fcfc:	tbz	w8, #31, 40fd70 <__fxstatat@plt+0xc980>
  40fd00:	b	40fdec <__fxstatat@plt+0xc9fc>
  40fd04:	mov	w12, #0x3ffffffe            	// #1073741822
  40fd08:	cmp	x11, x12
  40fd0c:	b.ne	40fd34 <__fxstatat@plt+0xc944>  // b.any
  40fd10:	mov	w11, #0x3ffffffe            	// #1073741822
  40fd14:	cmp	x10, x11
  40fd18:	cset	w10, eq  // eq = none
  40fd1c:	mov	w11, #0x1                   	// #1
  40fd20:	str	xzr, [x20]
  40fd24:	mov	w12, #0x3ffffffe            	// #1073741822
  40fd28:	cmp	x9, x12
  40fd2c:	b.eq	40fd48 <__fxstatat@plt+0xc958>  // b.none
  40fd30:	b	40fd5c <__fxstatat@plt+0xc96c>
  40fd34:	mov	w11, wzr
  40fd38:	mov	w10, wzr
  40fd3c:	mov	w12, #0x3ffffffe            	// #1073741822
  40fd40:	cmp	x9, x12
  40fd44:	b.ne	40fd5c <__fxstatat@plt+0xc96c>  // b.any
  40fd48:	mov	w9, #0x3ffffffe            	// #1073741822
  40fd4c:	cmp	x8, x9
  40fd50:	cinc	w10, w10, eq  // eq = none
  40fd54:	mov	w11, #0x1                   	// #1
  40fd58:	str	xzr, [x20, #16]
  40fd5c:	cmp	w10, #0x1
  40fd60:	cinc	w24, w11, eq  // eq = none
  40fd64:	adrp	x23, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  40fd68:	ldr	w8, [x23, #2812]
  40fd6c:	tbnz	w8, #31, 40fdec <__fxstatat@plt+0xc9fc>
  40fd70:	cmp	w24, #0x2
  40fd74:	b.ne	40fdc4 <__fxstatat@plt+0xc9d4>  // b.any
  40fd78:	mov	x2, sp
  40fd7c:	mov	w0, wzr
  40fd80:	mov	x1, x19
  40fd84:	bl	403220 <__lxstat@plt>
  40fd88:	cbnz	w0, 40fcd0 <__fxstatat@plt+0xc8e0>
  40fd8c:	ldr	x8, [x20, #8]
  40fd90:	mov	w9, #0x3ffffffe            	// #1073741822
  40fd94:	cmp	x8, x9
  40fd98:	b.ne	40fda8 <__fxstatat@plt+0xc9b8>  // b.any
  40fd9c:	ldur	q0, [sp, #72]
  40fda0:	str	q0, [x20]
  40fda4:	b	40fdc0 <__fxstatat@plt+0xc9d0>
  40fda8:	ldr	x8, [x20, #24]
  40fdac:	mov	w9, #0x3ffffffe            	// #1073741822
  40fdb0:	cmp	x8, x9
  40fdb4:	b.ne	40fdc0 <__fxstatat@plt+0xc9d0>  // b.any
  40fdb8:	ldur	q0, [sp, #88]
  40fdbc:	str	q0, [x20, #16]
  40fdc0:	mov	w24, #0x3                   	// #3
  40fdc4:	mov	w0, #0xffffff9c            	// #-100
  40fdc8:	mov	w3, #0x100                 	// #256
  40fdcc:	mov	x1, x19
  40fdd0:	mov	x2, x20
  40fdd4:	bl	403170 <utimensat@plt>
  40fdd8:	cmp	w0, #0x1
  40fddc:	b.lt	40fe7c <__fxstatat@plt+0xca8c>  // b.tstop
  40fde0:	bl	403310 <__errno_location@plt>
  40fde4:	mov	w8, #0x26                  	// #38
  40fde8:	str	w8, [x0]
  40fdec:	mov	w8, #0xffffffff            	// #-1
  40fdf0:	str	w8, [x23, #2812]
  40fdf4:	cbz	w24, 40fe4c <__fxstatat@plt+0xca5c>
  40fdf8:	cmp	w24, #0x3
  40fdfc:	b.eq	40fe14 <__fxstatat@plt+0xca24>  // b.none
  40fe00:	mov	x2, sp
  40fe04:	mov	w0, wzr
  40fe08:	mov	x1, x19
  40fe0c:	bl	403220 <__lxstat@plt>
  40fe10:	cbnz	w0, 40fcd0 <__fxstatat@plt+0xc8e0>
  40fe14:	cbz	x21, 40feb8 <__fxstatat@plt+0xcac8>
  40fe18:	ldr	x8, [x20, #8]
  40fe1c:	mov	w9, #0x3fffffff            	// #1073741823
  40fe20:	cmp	x8, x9
  40fe24:	b.eq	40fea8 <__fxstatat@plt+0xcab8>  // b.none
  40fe28:	mov	w9, #0x3ffffffe            	// #1073741822
  40fe2c:	cmp	x8, x9
  40fe30:	b.ne	40fef8 <__fxstatat@plt+0xcb08>  // b.any
  40fe34:	ldr	x8, [x20, #24]
  40fe38:	mov	w9, #0x3ffffffe            	// #1073741822
  40fe3c:	cmp	x8, x9
  40fe40:	b.ne	40fee4 <__fxstatat@plt+0xcaf4>  // b.any
  40fe44:	mov	w22, wzr
  40fe48:	b	40fcd4 <__fxstatat@plt+0xc8e4>
  40fe4c:	mov	x2, sp
  40fe50:	mov	w0, wzr
  40fe54:	mov	x1, x19
  40fe58:	bl	403220 <__lxstat@plt>
  40fe5c:	cbnz	w0, 40fcd0 <__fxstatat@plt+0xc8e0>
  40fe60:	ldr	w8, [sp, #16]
  40fe64:	and	w8, w8, #0xf000
  40fe68:	cmp	w8, #0xa, lsl #12
  40fe6c:	b.ne	40fecc <__fxstatat@plt+0xcadc>  // b.any
  40fe70:	bl	403310 <__errno_location@plt>
  40fe74:	mov	w8, #0x26                  	// #38
  40fe78:	b	40fccc <__fxstatat@plt+0xc8dc>
  40fe7c:	mov	w22, w0
  40fe80:	cbz	w0, 40fe94 <__fxstatat@plt+0xcaa4>
  40fe84:	bl	403310 <__errno_location@plt>
  40fe88:	ldr	w8, [x0]
  40fe8c:	cmp	w8, #0x26
  40fe90:	b.eq	40fdec <__fxstatat@plt+0xc9fc>  // b.none
  40fe94:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  40fe98:	add	x8, x8, #0xaf8
  40fe9c:	mov	x9, #0x100000001           	// #4294967297
  40fea0:	str	x9, [x8]
  40fea4:	b	40fcd4 <__fxstatat@plt+0xc8e4>
  40fea8:	ldr	x8, [x20, #24]
  40feac:	mov	w9, #0x3fffffff            	// #1073741823
  40feb0:	cmp	x8, x9
  40feb4:	b.ne	40fef0 <__fxstatat@plt+0xcb00>  // b.any
  40feb8:	mov	x20, xzr
  40febc:	ldr	w8, [sp, #16]
  40fec0:	and	w8, w8, #0xf000
  40fec4:	cmp	w8, #0xa, lsl #12
  40fec8:	b.eq	40fe70 <__fxstatat@plt+0xca80>  // b.none
  40fecc:	mov	w0, #0xffffffff            	// #-1
  40fed0:	mov	x1, x19
  40fed4:	mov	x2, x20
  40fed8:	bl	40f7a8 <__fxstatat@plt+0xc3b8>
  40fedc:	mov	w22, w0
  40fee0:	b	40fcd4 <__fxstatat@plt+0xc8e4>
  40fee4:	ldur	q0, [sp, #72]
  40fee8:	str	q0, [x20]
  40feec:	b	40fef8 <__fxstatat@plt+0xcb08>
  40fef0:	mov	x0, x20
  40fef4:	bl	411de0 <__fxstatat@plt+0xe9f0>
  40fef8:	ldr	x8, [x20, #24]
  40fefc:	mov	w9, #0x3fffffff            	// #1073741823
  40ff00:	cmp	x8, x9
  40ff04:	b.eq	40ff34 <__fxstatat@plt+0xcb44>  // b.none
  40ff08:	mov	w9, #0x3ffffffe            	// #1073741822
  40ff0c:	cmp	x8, x9
  40ff10:	b.ne	40ff1c <__fxstatat@plt+0xcb2c>  // b.any
  40ff14:	ldur	q0, [sp, #88]
  40ff18:	str	q0, [x20, #16]
  40ff1c:	sub	x20, x29, #0x20
  40ff20:	ldr	w8, [sp, #16]
  40ff24:	and	w8, w8, #0xf000
  40ff28:	cmp	w8, #0xa, lsl #12
  40ff2c:	b.ne	40fecc <__fxstatat@plt+0xcadc>  // b.any
  40ff30:	b	40fe70 <__fxstatat@plt+0xca80>
  40ff34:	add	x0, x20, #0x10
  40ff38:	bl	411de0 <__fxstatat@plt+0xe9f0>
  40ff3c:	sub	x20, x29, #0x20
  40ff40:	ldr	w8, [sp, #16]
  40ff44:	and	w8, w8, #0xf000
  40ff48:	cmp	w8, #0xa, lsl #12
  40ff4c:	b.eq	40fe70 <__fxstatat@plt+0xca80>  // b.none
  40ff50:	b	40fecc <__fxstatat@plt+0xcadc>
  40ff54:	sub	sp, sp, #0x50
  40ff58:	stp	x29, x30, [sp, #32]
  40ff5c:	str	x21, [sp, #48]
  40ff60:	stp	x20, x19, [sp, #64]
  40ff64:	ldp	q1, q0, [x3]
  40ff68:	mov	w19, w1
  40ff6c:	mov	w20, w0
  40ff70:	mov	x1, sp
  40ff74:	mov	x0, x2
  40ff78:	add	x29, sp, #0x20
  40ff7c:	stp	q1, q0, [sp]
  40ff80:	bl	410f80 <__fxstatat@plt+0xdb90>
  40ff84:	cbz	x0, 40ffc0 <__fxstatat@plt+0xcbd0>
  40ff88:	mov	x21, x0
  40ff8c:	adrp	x2, 414000 <__fxstatat@plt+0x10c10>
  40ff90:	add	x2, x2, #0x9e3
  40ff94:	mov	w0, w20
  40ff98:	mov	w1, w19
  40ff9c:	mov	x3, x21
  40ffa0:	bl	402bc0 <error@plt>
  40ffa4:	mov	x0, x21
  40ffa8:	bl	4030e0 <free@plt>
  40ffac:	ldp	x20, x19, [sp, #64]
  40ffb0:	ldr	x21, [sp, #48]
  40ffb4:	ldp	x29, x30, [sp, #32]
  40ffb8:	add	sp, sp, #0x50
  40ffbc:	ret
  40ffc0:	bl	403310 <__errno_location@plt>
  40ffc4:	ldr	w19, [x0]
  40ffc8:	adrp	x1, 415000 <__fxstatat@plt+0x11c10>
  40ffcc:	add	x1, x1, #0x4e0
  40ffd0:	mov	w2, #0x5                   	// #5
  40ffd4:	mov	x0, xzr
  40ffd8:	bl	403270 <dcgettext@plt>
  40ffdc:	mov	x2, x0
  40ffe0:	mov	w0, wzr
  40ffe4:	mov	w1, w19
  40ffe8:	bl	402bc0 <error@plt>
  40ffec:	bl	402fb0 <abort@plt>
  40fff0:	sub	sp, sp, #0x60
  40fff4:	stp	x29, x30, [sp, #32]
  40fff8:	str	x23, [sp, #48]
  40fffc:	stp	x22, x21, [sp, #64]
  410000:	stp	x20, x19, [sp, #80]
  410004:	ldp	q1, q0, [x5]
  410008:	mov	w20, w1
  41000c:	mov	w23, w0
  410010:	mov	x1, sp
  410014:	mov	x0, x4
  410018:	add	x29, sp, #0x20
  41001c:	mov	w21, w3
  410020:	mov	x22, x2
  410024:	stp	q1, q0, [sp]
  410028:	bl	410f80 <__fxstatat@plt+0xdb90>
  41002c:	cbz	x0, 410094 <__fxstatat@plt+0xcca4>
  410030:	mov	x19, x0
  410034:	cbz	x22, 41005c <__fxstatat@plt+0xcc6c>
  410038:	adrp	x4, 414000 <__fxstatat@plt+0x10c10>
  41003c:	add	x4, x4, #0x9e3
  410040:	mov	w0, w23
  410044:	mov	w1, w20
  410048:	mov	x2, x22
  41004c:	mov	w3, w21
  410050:	mov	x5, x19
  410054:	bl	4033b0 <error_at_line@plt>
  410058:	b	410074 <__fxstatat@plt+0xcc84>
  41005c:	adrp	x2, 414000 <__fxstatat@plt+0x10c10>
  410060:	add	x2, x2, #0x9e3
  410064:	mov	w0, w23
  410068:	mov	w1, w20
  41006c:	mov	x3, x19
  410070:	bl	402bc0 <error@plt>
  410074:	mov	x0, x19
  410078:	bl	4030e0 <free@plt>
  41007c:	ldp	x20, x19, [sp, #80]
  410080:	ldp	x22, x21, [sp, #64]
  410084:	ldr	x23, [sp, #48]
  410088:	ldp	x29, x30, [sp, #32]
  41008c:	add	sp, sp, #0x60
  410090:	ret
  410094:	bl	403310 <__errno_location@plt>
  410098:	ldr	w19, [x0]
  41009c:	adrp	x1, 415000 <__fxstatat@plt+0x11c10>
  4100a0:	add	x1, x1, #0x4e0
  4100a4:	mov	w2, #0x5                   	// #5
  4100a8:	mov	x0, xzr
  4100ac:	bl	403270 <dcgettext@plt>
  4100b0:	mov	x2, x0
  4100b4:	mov	w0, wzr
  4100b8:	mov	w1, w19
  4100bc:	bl	402bc0 <error@plt>
  4100c0:	bl	402fb0 <abort@plt>
  4100c4:	sub	sp, sp, #0x50
  4100c8:	str	x21, [sp, #48]
  4100cc:	stp	x20, x19, [sp, #64]
  4100d0:	mov	x21, x5
  4100d4:	mov	x20, x4
  4100d8:	mov	x5, x3
  4100dc:	mov	x4, x2
  4100e0:	mov	x19, x0
  4100e4:	stp	x29, x30, [sp, #32]
  4100e8:	add	x29, sp, #0x20
  4100ec:	cbz	x1, 41010c <__fxstatat@plt+0xcd1c>
  4100f0:	adrp	x2, 415000 <__fxstatat@plt+0x11c10>
  4100f4:	mov	x3, x1
  4100f8:	add	x2, x2, #0x50a
  4100fc:	mov	w1, #0x1                   	// #1
  410100:	mov	x0, x19
  410104:	bl	403050 <__fprintf_chk@plt>
  410108:	b	410128 <__fxstatat@plt+0xcd38>
  41010c:	adrp	x2, 415000 <__fxstatat@plt+0x11c10>
  410110:	add	x2, x2, #0x516
  410114:	mov	w1, #0x1                   	// #1
  410118:	mov	x0, x19
  41011c:	mov	x3, x4
  410120:	mov	x4, x5
  410124:	bl	403050 <__fprintf_chk@plt>
  410128:	adrp	x1, 415000 <__fxstatat@plt+0x11c10>
  41012c:	add	x1, x1, #0x51d
  410130:	mov	w2, #0x5                   	// #5
  410134:	mov	x0, xzr
  410138:	bl	403270 <dcgettext@plt>
  41013c:	adrp	x2, 415000 <__fxstatat@plt+0x11c10>
  410140:	mov	x3, x0
  410144:	add	x2, x2, #0x7e8
  410148:	mov	w1, #0x1                   	// #1
  41014c:	mov	w4, #0x7e3                 	// #2019
  410150:	mov	x0, x19
  410154:	bl	403050 <__fprintf_chk@plt>
  410158:	adrp	x1, 415000 <__fxstatat@plt+0x11c10>
  41015c:	add	x1, x1, #0x521
  410160:	mov	w2, #0x5                   	// #5
  410164:	mov	x0, xzr
  410168:	bl	403270 <dcgettext@plt>
  41016c:	mov	x1, x19
  410170:	bl	403280 <fputs_unlocked@plt>
  410174:	cmp	x21, #0x9
  410178:	b.hi	4101cc <__fxstatat@plt+0xcddc>  // b.pmore
  41017c:	adrp	x8, 415000 <__fxstatat@plt+0x11c10>
  410180:	add	x8, x8, #0x500
  410184:	adr	x9, 410194 <__fxstatat@plt+0xcda4>
  410188:	ldrb	w10, [x8, x21]
  41018c:	add	x9, x9, x10, lsl #2
  410190:	br	x9
  410194:	adrp	x1, 415000 <__fxstatat@plt+0x11c10>
  410198:	add	x1, x1, #0x5ed
  41019c:	mov	w2, #0x5                   	// #5
  4101a0:	mov	x0, xzr
  4101a4:	bl	403270 <dcgettext@plt>
  4101a8:	ldr	x3, [x20]
  4101ac:	mov	x2, x0
  4101b0:	mov	x0, x19
  4101b4:	ldp	x20, x19, [sp, #64]
  4101b8:	ldr	x21, [sp, #48]
  4101bc:	ldp	x29, x30, [sp, #32]
  4101c0:	mov	w1, #0x1                   	// #1
  4101c4:	add	sp, sp, #0x50
  4101c8:	b	403050 <__fprintf_chk@plt>
  4101cc:	adrp	x1, 415000 <__fxstatat@plt+0x11c10>
  4101d0:	add	x1, x1, #0x72c
  4101d4:	b	410330 <__fxstatat@plt+0xcf40>
  4101d8:	adrp	x1, 415000 <__fxstatat@plt+0x11c10>
  4101dc:	add	x1, x1, #0x5fd
  4101e0:	mov	w2, #0x5                   	// #5
  4101e4:	mov	x0, xzr
  4101e8:	bl	403270 <dcgettext@plt>
  4101ec:	ldp	x3, x4, [x20]
  4101f0:	mov	x2, x0
  4101f4:	mov	x0, x19
  4101f8:	ldp	x20, x19, [sp, #64]
  4101fc:	ldr	x21, [sp, #48]
  410200:	ldp	x29, x30, [sp, #32]
  410204:	mov	w1, #0x1                   	// #1
  410208:	add	sp, sp, #0x50
  41020c:	b	403050 <__fprintf_chk@plt>
  410210:	adrp	x1, 415000 <__fxstatat@plt+0x11c10>
  410214:	add	x1, x1, #0x614
  410218:	mov	w2, #0x5                   	// #5
  41021c:	mov	x0, xzr
  410220:	bl	403270 <dcgettext@plt>
  410224:	ldp	x3, x4, [x20]
  410228:	ldr	x5, [x20, #16]
  41022c:	mov	x2, x0
  410230:	mov	x0, x19
  410234:	ldp	x20, x19, [sp, #64]
  410238:	ldr	x21, [sp, #48]
  41023c:	ldp	x29, x30, [sp, #32]
  410240:	mov	w1, #0x1                   	// #1
  410244:	add	sp, sp, #0x50
  410248:	b	403050 <__fprintf_chk@plt>
  41024c:	adrp	x1, 415000 <__fxstatat@plt+0x11c10>
  410250:	add	x1, x1, #0x630
  410254:	mov	w2, #0x5                   	// #5
  410258:	mov	x0, xzr
  41025c:	bl	403270 <dcgettext@plt>
  410260:	ldp	x3, x4, [x20]
  410264:	ldp	x5, x6, [x20, #16]
  410268:	mov	x2, x0
  41026c:	mov	x0, x19
  410270:	ldp	x20, x19, [sp, #64]
  410274:	ldr	x21, [sp, #48]
  410278:	ldp	x29, x30, [sp, #32]
  41027c:	mov	w1, #0x1                   	// #1
  410280:	add	sp, sp, #0x50
  410284:	b	403050 <__fprintf_chk@plt>
  410288:	adrp	x1, 415000 <__fxstatat@plt+0x11c10>
  41028c:	add	x1, x1, #0x650
  410290:	mov	w2, #0x5                   	// #5
  410294:	mov	x0, xzr
  410298:	bl	403270 <dcgettext@plt>
  41029c:	ldp	x3, x4, [x20]
  4102a0:	ldp	x5, x6, [x20, #16]
  4102a4:	ldr	x7, [x20, #32]
  4102a8:	mov	x2, x0
  4102ac:	mov	x0, x19
  4102b0:	ldp	x20, x19, [sp, #64]
  4102b4:	ldr	x21, [sp, #48]
  4102b8:	ldp	x29, x30, [sp, #32]
  4102bc:	mov	w1, #0x1                   	// #1
  4102c0:	add	sp, sp, #0x50
  4102c4:	b	403050 <__fprintf_chk@plt>
  4102c8:	adrp	x1, 415000 <__fxstatat@plt+0x11c10>
  4102cc:	add	x1, x1, #0x674
  4102d0:	mov	w2, #0x5                   	// #5
  4102d4:	mov	x0, xzr
  4102d8:	bl	403270 <dcgettext@plt>
  4102dc:	ldp	x3, x4, [x20]
  4102e0:	ldp	x5, x6, [x20, #16]
  4102e4:	ldp	x7, x8, [x20, #32]
  4102e8:	mov	x2, x0
  4102ec:	b	41031c <__fxstatat@plt+0xcf2c>
  4102f0:	adrp	x1, 415000 <__fxstatat@plt+0x11c10>
  4102f4:	add	x1, x1, #0x69c
  4102f8:	mov	w2, #0x5                   	// #5
  4102fc:	mov	x0, xzr
  410300:	bl	403270 <dcgettext@plt>
  410304:	ldr	x9, [x20, #48]
  410308:	ldp	x3, x4, [x20]
  41030c:	ldp	x5, x6, [x20, #16]
  410310:	ldp	x7, x8, [x20, #32]
  410314:	mov	x2, x0
  410318:	str	x9, [sp, #8]
  41031c:	mov	w1, #0x1                   	// #1
  410320:	str	x8, [sp]
  410324:	b	410394 <__fxstatat@plt+0xcfa4>
  410328:	adrp	x1, 415000 <__fxstatat@plt+0x11c10>
  41032c:	add	x1, x1, #0x6f8
  410330:	mov	w2, #0x5                   	// #5
  410334:	mov	x0, xzr
  410338:	bl	403270 <dcgettext@plt>
  41033c:	ldp	x8, x9, [x20, #56]
  410340:	ldp	x3, x4, [x20]
  410344:	ldp	x5, x6, [x20, #16]
  410348:	ldr	x7, [x20, #32]
  41034c:	ldur	q0, [x20, #40]
  410350:	mov	x2, x0
  410354:	str	x9, [sp, #24]
  410358:	b	410388 <__fxstatat@plt+0xcf98>
  41035c:	adrp	x1, 415000 <__fxstatat@plt+0x11c10>
  410360:	add	x1, x1, #0x6c8
  410364:	mov	w2, #0x5                   	// #5
  410368:	mov	x0, xzr
  41036c:	bl	403270 <dcgettext@plt>
  410370:	ldp	x3, x4, [x20]
  410374:	ldp	x5, x6, [x20, #16]
  410378:	ldr	x7, [x20, #32]
  41037c:	ldur	q0, [x20, #40]
  410380:	ldr	x8, [x20, #56]
  410384:	mov	x2, x0
  410388:	str	x8, [sp, #16]
  41038c:	mov	w1, #0x1                   	// #1
  410390:	str	q0, [sp]
  410394:	mov	x0, x19
  410398:	bl	403050 <__fprintf_chk@plt>
  41039c:	ldp	x20, x19, [sp, #64]
  4103a0:	ldr	x21, [sp, #48]
  4103a4:	ldp	x29, x30, [sp, #32]
  4103a8:	add	sp, sp, #0x50
  4103ac:	ret
  4103b0:	mov	x8, xzr
  4103b4:	ldr	x9, [x4, x8, lsl #3]
  4103b8:	add	x8, x8, #0x1
  4103bc:	cbnz	x9, 4103b4 <__fxstatat@plt+0xcfc4>
  4103c0:	sub	x5, x8, #0x1
  4103c4:	b	4100c4 <__fxstatat@plt+0xccd4>
  4103c8:	sub	sp, sp, #0x60
  4103cc:	stp	x29, x30, [sp, #80]
  4103d0:	ldr	w9, [x4, #24]
  4103d4:	add	x29, sp, #0x50
  4103d8:	mov	w8, w9
  4103dc:	tbz	w9, #31, 410410 <__fxstatat@plt+0xd020>
  4103e0:	add	w8, w9, #0x8
  4103e4:	cmn	w9, #0x8
  4103e8:	str	w8, [x4, #24]
  4103ec:	b.gt	410410 <__fxstatat@plt+0xd020>
  4103f0:	ldr	x10, [x4, #8]
  4103f4:	sxtw	x9, w9
  4103f8:	add	x9, x10, x9
  4103fc:	ldr	x9, [x9]
  410400:	str	x9, [sp]
  410404:	cbnz	x9, 410428 <__fxstatat@plt+0xd038>
  410408:	mov	x5, xzr
  41040c:	b	4106c8 <__fxstatat@plt+0xd2d8>
  410410:	ldr	x9, [x4]
  410414:	add	x10, x9, #0x8
  410418:	str	x10, [x4]
  41041c:	ldr	x9, [x9]
  410420:	str	x9, [sp]
  410424:	cbz	x9, 410408 <__fxstatat@plt+0xd018>
  410428:	tbnz	w8, #31, 410434 <__fxstatat@plt+0xd044>
  41042c:	mov	w9, w8
  410430:	b	410460 <__fxstatat@plt+0xd070>
  410434:	add	w9, w8, #0x8
  410438:	cmn	w8, #0x8
  41043c:	str	w9, [x4, #24]
  410440:	b.gt	410460 <__fxstatat@plt+0xd070>
  410444:	ldr	x10, [x4, #8]
  410448:	add	x8, x10, w8, sxtw
  41044c:	ldr	x8, [x8]
  410450:	str	x8, [sp, #8]
  410454:	cbnz	x8, 410478 <__fxstatat@plt+0xd088>
  410458:	mov	w5, #0x1                   	// #1
  41045c:	b	4106c8 <__fxstatat@plt+0xd2d8>
  410460:	ldr	x8, [x4]
  410464:	add	x10, x8, #0x8
  410468:	str	x10, [x4]
  41046c:	ldr	x8, [x8]
  410470:	str	x8, [sp, #8]
  410474:	cbz	x8, 410458 <__fxstatat@plt+0xd068>
  410478:	tbnz	w9, #31, 410484 <__fxstatat@plt+0xd094>
  41047c:	mov	w8, w9
  410480:	b	4104b0 <__fxstatat@plt+0xd0c0>
  410484:	add	w8, w9, #0x8
  410488:	cmn	w9, #0x8
  41048c:	str	w8, [x4, #24]
  410490:	b.gt	4104b0 <__fxstatat@plt+0xd0c0>
  410494:	ldr	x10, [x4, #8]
  410498:	add	x9, x10, w9, sxtw
  41049c:	ldr	x9, [x9]
  4104a0:	str	x9, [sp, #16]
  4104a4:	cbnz	x9, 4104c8 <__fxstatat@plt+0xd0d8>
  4104a8:	mov	w5, #0x2                   	// #2
  4104ac:	b	4106c8 <__fxstatat@plt+0xd2d8>
  4104b0:	ldr	x9, [x4]
  4104b4:	add	x10, x9, #0x8
  4104b8:	str	x10, [x4]
  4104bc:	ldr	x9, [x9]
  4104c0:	str	x9, [sp, #16]
  4104c4:	cbz	x9, 4104a8 <__fxstatat@plt+0xd0b8>
  4104c8:	tbnz	w8, #31, 4104d4 <__fxstatat@plt+0xd0e4>
  4104cc:	mov	w9, w8
  4104d0:	b	410500 <__fxstatat@plt+0xd110>
  4104d4:	add	w9, w8, #0x8
  4104d8:	cmn	w8, #0x8
  4104dc:	str	w9, [x4, #24]
  4104e0:	b.gt	410500 <__fxstatat@plt+0xd110>
  4104e4:	ldr	x10, [x4, #8]
  4104e8:	add	x8, x10, w8, sxtw
  4104ec:	ldr	x8, [x8]
  4104f0:	str	x8, [sp, #24]
  4104f4:	cbnz	x8, 410518 <__fxstatat@plt+0xd128>
  4104f8:	mov	w5, #0x3                   	// #3
  4104fc:	b	4106c8 <__fxstatat@plt+0xd2d8>
  410500:	ldr	x8, [x4]
  410504:	add	x10, x8, #0x8
  410508:	str	x10, [x4]
  41050c:	ldr	x8, [x8]
  410510:	str	x8, [sp, #24]
  410514:	cbz	x8, 4104f8 <__fxstatat@plt+0xd108>
  410518:	tbnz	w9, #31, 410524 <__fxstatat@plt+0xd134>
  41051c:	mov	w8, w9
  410520:	b	410550 <__fxstatat@plt+0xd160>
  410524:	add	w8, w9, #0x8
  410528:	cmn	w9, #0x8
  41052c:	str	w8, [x4, #24]
  410530:	b.gt	410550 <__fxstatat@plt+0xd160>
  410534:	ldr	x10, [x4, #8]
  410538:	add	x9, x10, w9, sxtw
  41053c:	ldr	x9, [x9]
  410540:	str	x9, [sp, #32]
  410544:	cbnz	x9, 410568 <__fxstatat@plt+0xd178>
  410548:	mov	w5, #0x4                   	// #4
  41054c:	b	4106c8 <__fxstatat@plt+0xd2d8>
  410550:	ldr	x9, [x4]
  410554:	add	x10, x9, #0x8
  410558:	str	x10, [x4]
  41055c:	ldr	x9, [x9]
  410560:	str	x9, [sp, #32]
  410564:	cbz	x9, 410548 <__fxstatat@plt+0xd158>
  410568:	tbnz	w8, #31, 410574 <__fxstatat@plt+0xd184>
  41056c:	mov	w9, w8
  410570:	b	410590 <__fxstatat@plt+0xd1a0>
  410574:	add	w9, w8, #0x8
  410578:	cmn	w8, #0x8
  41057c:	str	w9, [x4, #24]
  410580:	b.gt	410590 <__fxstatat@plt+0xd1a0>
  410584:	ldr	x10, [x4, #8]
  410588:	add	x8, x10, w8, sxtw
  41058c:	b	41059c <__fxstatat@plt+0xd1ac>
  410590:	ldr	x8, [x4]
  410594:	add	x10, x8, #0x8
  410598:	str	x10, [x4]
  41059c:	ldr	x8, [x8]
  4105a0:	str	x8, [sp, #40]
  4105a4:	cbz	x8, 4105b4 <__fxstatat@plt+0xd1c4>
  4105a8:	tbnz	w9, #31, 4105bc <__fxstatat@plt+0xd1cc>
  4105ac:	mov	w8, w9
  4105b0:	b	4105d8 <__fxstatat@plt+0xd1e8>
  4105b4:	mov	w5, #0x5                   	// #5
  4105b8:	b	4106c8 <__fxstatat@plt+0xd2d8>
  4105bc:	add	w8, w9, #0x8
  4105c0:	cmn	w9, #0x8
  4105c4:	str	w8, [x4, #24]
  4105c8:	b.gt	4105d8 <__fxstatat@plt+0xd1e8>
  4105cc:	ldr	x10, [x4, #8]
  4105d0:	add	x9, x10, w9, sxtw
  4105d4:	b	4105e4 <__fxstatat@plt+0xd1f4>
  4105d8:	ldr	x9, [x4]
  4105dc:	add	x10, x9, #0x8
  4105e0:	str	x10, [x4]
  4105e4:	ldr	x9, [x9]
  4105e8:	str	x9, [sp, #48]
  4105ec:	cbz	x9, 4105fc <__fxstatat@plt+0xd20c>
  4105f0:	tbnz	w8, #31, 410604 <__fxstatat@plt+0xd214>
  4105f4:	mov	w9, w8
  4105f8:	b	410620 <__fxstatat@plt+0xd230>
  4105fc:	mov	w5, #0x6                   	// #6
  410600:	b	4106c8 <__fxstatat@plt+0xd2d8>
  410604:	add	w9, w8, #0x8
  410608:	cmn	w8, #0x8
  41060c:	str	w9, [x4, #24]
  410610:	b.gt	410620 <__fxstatat@plt+0xd230>
  410614:	ldr	x10, [x4, #8]
  410618:	add	x8, x10, w8, sxtw
  41061c:	b	41062c <__fxstatat@plt+0xd23c>
  410620:	ldr	x8, [x4]
  410624:	add	x10, x8, #0x8
  410628:	str	x10, [x4]
  41062c:	ldr	x8, [x8]
  410630:	str	x8, [sp, #56]
  410634:	cbz	x8, 410644 <__fxstatat@plt+0xd254>
  410638:	tbnz	w9, #31, 41064c <__fxstatat@plt+0xd25c>
  41063c:	mov	w8, w9
  410640:	b	410668 <__fxstatat@plt+0xd278>
  410644:	mov	w5, #0x7                   	// #7
  410648:	b	4106c8 <__fxstatat@plt+0xd2d8>
  41064c:	add	w8, w9, #0x8
  410650:	cmn	w9, #0x8
  410654:	str	w8, [x4, #24]
  410658:	b.gt	410668 <__fxstatat@plt+0xd278>
  41065c:	ldr	x10, [x4, #8]
  410660:	add	x9, x10, w9, sxtw
  410664:	b	410674 <__fxstatat@plt+0xd284>
  410668:	ldr	x9, [x4]
  41066c:	add	x10, x9, #0x8
  410670:	str	x10, [x4]
  410674:	ldr	x9, [x9]
  410678:	str	x9, [sp, #64]
  41067c:	cbz	x9, 4106c4 <__fxstatat@plt+0xd2d4>
  410680:	tbz	w8, #31, 4106a0 <__fxstatat@plt+0xd2b0>
  410684:	add	w9, w8, #0x8
  410688:	cmn	w8, #0x8
  41068c:	str	w9, [x4, #24]
  410690:	b.gt	4106a0 <__fxstatat@plt+0xd2b0>
  410694:	ldr	x9, [x4, #8]
  410698:	add	x8, x9, w8, sxtw
  41069c:	b	4106ac <__fxstatat@plt+0xd2bc>
  4106a0:	ldr	x8, [x4]
  4106a4:	add	x9, x8, #0x8
  4106a8:	str	x9, [x4]
  4106ac:	ldr	x8, [x8]
  4106b0:	str	x8, [sp, #72]
  4106b4:	cmp	x8, #0x0
  4106b8:	mov	w8, #0x9                   	// #9
  4106bc:	cinc	x5, x8, ne  // ne = any
  4106c0:	b	4106c8 <__fxstatat@plt+0xd2d8>
  4106c4:	mov	w5, #0x8                   	// #8
  4106c8:	mov	x4, sp
  4106cc:	bl	4100c4 <__fxstatat@plt+0xccd4>
  4106d0:	ldp	x29, x30, [sp, #80]
  4106d4:	add	sp, sp, #0x60
  4106d8:	ret
  4106dc:	sub	sp, sp, #0xf0
  4106e0:	stp	x29, x30, [sp, #224]
  4106e4:	add	x29, sp, #0xe0
  4106e8:	mov	x8, #0xffffffffffffffe0    	// #-32
  4106ec:	mov	x9, sp
  4106f0:	sub	x10, x29, #0x60
  4106f4:	movk	x8, #0xff80, lsl #32
  4106f8:	add	x11, x29, #0x10
  4106fc:	add	x9, x9, #0x80
  410700:	add	x10, x10, #0x20
  410704:	stp	x9, x8, [x29, #-16]
  410708:	stp	x11, x10, [x29, #-32]
  41070c:	stp	x4, x5, [x29, #-96]
  410710:	stp	x6, x7, [x29, #-80]
  410714:	stp	q0, q1, [sp]
  410718:	ldp	q0, q1, [x29, #-32]
  41071c:	sub	x4, x29, #0x40
  410720:	stp	q2, q3, [sp, #32]
  410724:	stp	q4, q5, [sp, #64]
  410728:	stp	q6, q7, [sp, #96]
  41072c:	stp	q0, q1, [x29, #-64]
  410730:	bl	4103c8 <__fxstatat@plt+0xcfd8>
  410734:	ldp	x29, x30, [sp, #224]
  410738:	add	sp, sp, #0xf0
  41073c:	ret
  410740:	stp	x29, x30, [sp, #-16]!
  410744:	adrp	x1, 415000 <__fxstatat@plt+0x11c10>
  410748:	add	x1, x1, #0x768
  41074c:	mov	w2, #0x5                   	// #5
  410750:	mov	x0, xzr
  410754:	mov	x29, sp
  410758:	bl	403270 <dcgettext@plt>
  41075c:	adrp	x2, 415000 <__fxstatat@plt+0x11c10>
  410760:	mov	x1, x0
  410764:	add	x2, x2, #0x77d
  410768:	mov	w0, #0x1                   	// #1
  41076c:	bl	402e50 <__printf_chk@plt>
  410770:	adrp	x1, 415000 <__fxstatat@plt+0x11c10>
  410774:	add	x1, x1, #0x793
  410778:	mov	w2, #0x5                   	// #5
  41077c:	mov	x0, xzr
  410780:	bl	403270 <dcgettext@plt>
  410784:	adrp	x2, 413000 <__fxstatat@plt+0xfc10>
  410788:	adrp	x3, 414000 <__fxstatat@plt+0x10c10>
  41078c:	mov	x1, x0
  410790:	add	x2, x2, #0xf0e
  410794:	add	x3, x3, #0x44b
  410798:	mov	w0, #0x1                   	// #1
  41079c:	bl	402e50 <__printf_chk@plt>
  4107a0:	adrp	x1, 415000 <__fxstatat@plt+0x11c10>
  4107a4:	add	x1, x1, #0x7a7
  4107a8:	mov	w2, #0x5                   	// #5
  4107ac:	mov	x0, xzr
  4107b0:	bl	403270 <dcgettext@plt>
  4107b4:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  4107b8:	ldr	x1, [x8, #1312]
  4107bc:	ldp	x29, x30, [sp], #16
  4107c0:	b	403280 <fputs_unlocked@plt>
  4107c4:	stp	x29, x30, [sp, #-16]!
  4107c8:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  4107cc:	ldrb	w8, [x8, #2816]
  4107d0:	mov	x29, sp
  4107d4:	cmp	w8, #0x1
  4107d8:	b.ne	4107f4 <__fxstatat@plt+0xd404>  // b.any
  4107dc:	adrp	x8, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  4107e0:	ldrb	w8, [x8, #2820]
  4107e4:	cmp	w8, #0x0
  4107e8:	cset	w0, ne  // ne = any
  4107ec:	ldp	x29, x30, [sp], #16
  4107f0:	ret
  4107f4:	bl	402c00 <geteuid@plt>
  4107f8:	cmp	w0, #0x0
  4107fc:	adrp	x9, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  410800:	add	x9, x9, #0xb00
  410804:	mov	w10, #0x1                   	// #1
  410808:	cset	w8, eq  // eq = none
  41080c:	strb	w8, [x9, #4]
  410810:	strb	w10, [x9]
  410814:	cmp	w8, #0x0
  410818:	cset	w0, ne  // ne = any
  41081c:	ldp	x29, x30, [sp], #16
  410820:	ret
  410824:	stp	x29, x30, [sp, #-32]!
  410828:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  41082c:	udiv	x8, x8, x1
  410830:	cmp	x8, x0
  410834:	str	x19, [sp, #16]
  410838:	mov	x29, sp
  41083c:	b.cc	410860 <__fxstatat@plt+0xd470>  // b.lo, b.ul, b.last
  410840:	mul	x19, x1, x0
  410844:	mov	x0, x19
  410848:	bl	402db0 <malloc@plt>
  41084c:	cbz	x19, 410854 <__fxstatat@plt+0xd464>
  410850:	cbz	x0, 410860 <__fxstatat@plt+0xd470>
  410854:	ldr	x19, [sp, #16]
  410858:	ldp	x29, x30, [sp], #32
  41085c:	ret
  410860:	bl	410ba0 <__fxstatat@plt+0xd7b0>
  410864:	stp	x29, x30, [sp, #-32]!
  410868:	str	x19, [sp, #16]
  41086c:	mov	x29, sp
  410870:	mov	x19, x0
  410874:	bl	402db0 <malloc@plt>
  410878:	cbz	x19, 410880 <__fxstatat@plt+0xd490>
  41087c:	cbz	x0, 41088c <__fxstatat@plt+0xd49c>
  410880:	ldr	x19, [sp, #16]
  410884:	ldp	x29, x30, [sp], #32
  410888:	ret
  41088c:	bl	410ba0 <__fxstatat@plt+0xd7b0>
  410890:	stp	x29, x30, [sp, #-32]!
  410894:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  410898:	udiv	x8, x8, x2
  41089c:	cmp	x8, x1
  4108a0:	str	x19, [sp, #16]
  4108a4:	mov	x29, sp
  4108a8:	b.cc	4108e0 <__fxstatat@plt+0xd4f0>  // b.lo, b.ul, b.last
  4108ac:	mul	x19, x2, x1
  4108b0:	cbz	x0, 4108c4 <__fxstatat@plt+0xd4d4>
  4108b4:	cbnz	x19, 4108c4 <__fxstatat@plt+0xd4d4>
  4108b8:	bl	4030e0 <free@plt>
  4108bc:	mov	x0, xzr
  4108c0:	b	4108d4 <__fxstatat@plt+0xd4e4>
  4108c4:	mov	x1, x19
  4108c8:	bl	402f00 <realloc@plt>
  4108cc:	cbz	x19, 4108d4 <__fxstatat@plt+0xd4e4>
  4108d0:	cbz	x0, 4108e0 <__fxstatat@plt+0xd4f0>
  4108d4:	ldr	x19, [sp, #16]
  4108d8:	ldp	x29, x30, [sp], #32
  4108dc:	ret
  4108e0:	bl	410ba0 <__fxstatat@plt+0xd7b0>
  4108e4:	stp	x29, x30, [sp, #-32]!
  4108e8:	str	x19, [sp, #16]
  4108ec:	mov	x19, x1
  4108f0:	mov	x29, sp
  4108f4:	cbz	x0, 410908 <__fxstatat@plt+0xd518>
  4108f8:	cbnz	x19, 410908 <__fxstatat@plt+0xd518>
  4108fc:	bl	4030e0 <free@plt>
  410900:	mov	x0, xzr
  410904:	b	410918 <__fxstatat@plt+0xd528>
  410908:	mov	x1, x19
  41090c:	bl	402f00 <realloc@plt>
  410910:	cbz	x19, 410918 <__fxstatat@plt+0xd528>
  410914:	cbz	x0, 410924 <__fxstatat@plt+0xd534>
  410918:	ldr	x19, [sp, #16]
  41091c:	ldp	x29, x30, [sp], #32
  410920:	ret
  410924:	bl	410ba0 <__fxstatat@plt+0xd7b0>
  410928:	stp	x29, x30, [sp, #-32]!
  41092c:	ldr	x8, [x1]
  410930:	str	x19, [sp, #16]
  410934:	mov	x29, sp
  410938:	cbz	x0, 41097c <__fxstatat@plt+0xd58c>
  41093c:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  410940:	movk	x9, #0x5554
  410944:	udiv	x9, x9, x2
  410948:	cmp	x9, x8
  41094c:	b.ls	4109b8 <__fxstatat@plt+0xd5c8>  // b.plast
  410950:	add	x8, x8, x8, lsr #1
  410954:	add	x9, x8, #0x1
  410958:	mul	x8, x9, x2
  41095c:	str	x9, [x1]
  410960:	cbz	x8, 4109bc <__fxstatat@plt+0xd5cc>
  410964:	mov	x1, x8
  410968:	bl	402f00 <realloc@plt>
  41096c:	cbz	x0, 4109b8 <__fxstatat@plt+0xd5c8>
  410970:	ldr	x19, [sp, #16]
  410974:	ldp	x29, x30, [sp], #32
  410978:	ret
  41097c:	cbnz	x8, 410990 <__fxstatat@plt+0xd5a0>
  410980:	mov	w8, #0x80                  	// #128
  410984:	udiv	x8, x8, x2
  410988:	cmp	x2, #0x80
  41098c:	cinc	x8, x8, hi  // hi = pmore
  410990:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  410994:	udiv	x9, x9, x2
  410998:	cmp	x9, x8
  41099c:	b.cc	4109b8 <__fxstatat@plt+0xd5c8>  // b.lo, b.ul, b.last
  4109a0:	mul	x19, x8, x2
  4109a4:	mov	x0, x19
  4109a8:	str	x8, [x1]
  4109ac:	bl	402db0 <malloc@plt>
  4109b0:	cbz	x19, 410970 <__fxstatat@plt+0xd580>
  4109b4:	cbnz	x0, 410970 <__fxstatat@plt+0xd580>
  4109b8:	bl	410ba0 <__fxstatat@plt+0xd7b0>
  4109bc:	bl	4030e0 <free@plt>
  4109c0:	mov	x0, xzr
  4109c4:	ldr	x19, [sp, #16]
  4109c8:	ldp	x29, x30, [sp], #32
  4109cc:	ret
  4109d0:	stp	x29, x30, [sp, #-32]!
  4109d4:	str	x19, [sp, #16]
  4109d8:	mov	x29, sp
  4109dc:	mov	x19, x0
  4109e0:	bl	402db0 <malloc@plt>
  4109e4:	cbz	x19, 4109ec <__fxstatat@plt+0xd5fc>
  4109e8:	cbz	x0, 4109f8 <__fxstatat@plt+0xd608>
  4109ec:	ldr	x19, [sp, #16]
  4109f0:	ldp	x29, x30, [sp], #32
  4109f4:	ret
  4109f8:	bl	410ba0 <__fxstatat@plt+0xd7b0>
  4109fc:	stp	x29, x30, [sp, #-16]!
  410a00:	ldr	x8, [x1]
  410a04:	mov	x29, sp
  410a08:	cbz	x0, 410a3c <__fxstatat@plt+0xd64c>
  410a0c:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  410a10:	movk	x9, #0x5554
  410a14:	cmp	x8, x9
  410a18:	b.cs	410a80 <__fxstatat@plt+0xd690>  // b.hs, b.nlast
  410a1c:	add	x8, x8, x8, lsr #1
  410a20:	adds	x8, x8, #0x1
  410a24:	str	x8, [x1]
  410a28:	b.eq	410a5c <__fxstatat@plt+0xd66c>  // b.none
  410a2c:	mov	x1, x8
  410a30:	bl	402f00 <realloc@plt>
  410a34:	cbnz	x0, 410a54 <__fxstatat@plt+0xd664>
  410a38:	b	410a80 <__fxstatat@plt+0xd690>
  410a3c:	cbz	x8, 410a6c <__fxstatat@plt+0xd67c>
  410a40:	tbnz	x8, #63, 410a80 <__fxstatat@plt+0xd690>
  410a44:	mov	x0, x8
  410a48:	str	x8, [x1]
  410a4c:	bl	402db0 <malloc@plt>
  410a50:	cbz	x0, 410a80 <__fxstatat@plt+0xd690>
  410a54:	ldp	x29, x30, [sp], #16
  410a58:	ret
  410a5c:	bl	4030e0 <free@plt>
  410a60:	mov	x0, xzr
  410a64:	ldp	x29, x30, [sp], #16
  410a68:	ret
  410a6c:	mov	w8, #0x80                  	// #128
  410a70:	mov	x0, x8
  410a74:	str	x8, [x1]
  410a78:	bl	402db0 <malloc@plt>
  410a7c:	cbnz	x0, 410a54 <__fxstatat@plt+0xd664>
  410a80:	bl	410ba0 <__fxstatat@plt+0xd7b0>
  410a84:	stp	x29, x30, [sp, #-32]!
  410a88:	stp	x20, x19, [sp, #16]
  410a8c:	mov	x29, sp
  410a90:	mov	x19, x0
  410a94:	bl	402db0 <malloc@plt>
  410a98:	mov	x20, x0
  410a9c:	cbz	x19, 410aa4 <__fxstatat@plt+0xd6b4>
  410aa0:	cbz	x20, 410ac4 <__fxstatat@plt+0xd6d4>
  410aa4:	mov	x0, x20
  410aa8:	mov	w1, wzr
  410aac:	mov	x2, x19
  410ab0:	bl	402e70 <memset@plt>
  410ab4:	mov	x0, x20
  410ab8:	ldp	x20, x19, [sp, #16]
  410abc:	ldp	x29, x30, [sp], #32
  410ac0:	ret
  410ac4:	bl	410ba0 <__fxstatat@plt+0xd7b0>
  410ac8:	stp	x29, x30, [sp, #-16]!
  410acc:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  410ad0:	udiv	x8, x8, x1
  410ad4:	cmp	x8, x0
  410ad8:	mov	x29, sp
  410adc:	b.cc	410af0 <__fxstatat@plt+0xd700>  // b.lo, b.ul, b.last
  410ae0:	bl	4111c4 <__fxstatat@plt+0xddd4>
  410ae4:	cbz	x0, 410af0 <__fxstatat@plt+0xd700>
  410ae8:	ldp	x29, x30, [sp], #16
  410aec:	ret
  410af0:	bl	410ba0 <__fxstatat@plt+0xd7b0>
  410af4:	stp	x29, x30, [sp, #-48]!
  410af8:	stp	x20, x19, [sp, #32]
  410afc:	mov	x20, x0
  410b00:	mov	x0, x1
  410b04:	str	x21, [sp, #16]
  410b08:	mov	x29, sp
  410b0c:	mov	x19, x1
  410b10:	bl	402db0 <malloc@plt>
  410b14:	mov	x21, x0
  410b18:	cbz	x19, 410b20 <__fxstatat@plt+0xd730>
  410b1c:	cbz	x21, 410b44 <__fxstatat@plt+0xd754>
  410b20:	mov	x0, x21
  410b24:	mov	x1, x20
  410b28:	mov	x2, x19
  410b2c:	bl	402b50 <memcpy@plt>
  410b30:	mov	x0, x21
  410b34:	ldp	x20, x19, [sp, #32]
  410b38:	ldr	x21, [sp, #16]
  410b3c:	ldp	x29, x30, [sp], #48
  410b40:	ret
  410b44:	bl	410ba0 <__fxstatat@plt+0xd7b0>
  410b48:	stp	x29, x30, [sp, #-48]!
  410b4c:	str	x21, [sp, #16]
  410b50:	stp	x20, x19, [sp, #32]
  410b54:	mov	x29, sp
  410b58:	mov	x19, x0
  410b5c:	bl	402b80 <strlen@plt>
  410b60:	add	x20, x0, #0x1
  410b64:	mov	x0, x20
  410b68:	bl	402db0 <malloc@plt>
  410b6c:	mov	x21, x0
  410b70:	cbz	x20, 410b78 <__fxstatat@plt+0xd788>
  410b74:	cbz	x21, 410b9c <__fxstatat@plt+0xd7ac>
  410b78:	mov	x0, x21
  410b7c:	mov	x1, x19
  410b80:	mov	x2, x20
  410b84:	bl	402b50 <memcpy@plt>
  410b88:	mov	x0, x21
  410b8c:	ldp	x20, x19, [sp, #32]
  410b90:	ldr	x21, [sp, #16]
  410b94:	ldp	x29, x30, [sp], #48
  410b98:	ret
  410b9c:	bl	410ba0 <__fxstatat@plt+0xd7b0>
  410ba0:	stp	x29, x30, [sp, #-32]!
  410ba4:	str	x19, [sp, #16]
  410ba8:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  410bac:	ldr	w19, [x8, #1176]
  410bb0:	adrp	x1, 415000 <__fxstatat@plt+0x11c10>
  410bb4:	add	x1, x1, #0x817
  410bb8:	mov	w2, #0x5                   	// #5
  410bbc:	mov	x0, xzr
  410bc0:	mov	x29, sp
  410bc4:	bl	403270 <dcgettext@plt>
  410bc8:	adrp	x2, 414000 <__fxstatat@plt+0x10c10>
  410bcc:	mov	x3, x0
  410bd0:	add	x2, x2, #0x9e3
  410bd4:	mov	w0, w19
  410bd8:	mov	w1, wzr
  410bdc:	bl	402bc0 <error@plt>
  410be0:	bl	402fb0 <abort@plt>
  410be4:	stp	x29, x30, [sp, #-80]!
  410be8:	cmp	w2, #0x25
  410bec:	str	x25, [sp, #16]
  410bf0:	stp	x24, x23, [sp, #32]
  410bf4:	stp	x22, x21, [sp, #48]
  410bf8:	stp	x20, x19, [sp, #64]
  410bfc:	mov	x29, sp
  410c00:	b.cs	410f60 <__fxstatat@plt+0xdb70>  // b.hs, b.nlast
  410c04:	mov	x23, x4
  410c08:	mov	x19, x3
  410c0c:	mov	w22, w2
  410c10:	mov	x21, x1
  410c14:	mov	x20, x0
  410c18:	bl	403310 <__errno_location@plt>
  410c1c:	mov	x24, x0
  410c20:	str	wzr, [x0]
  410c24:	bl	403070 <__ctype_b_loc@plt>
  410c28:	ldr	x8, [x0]
  410c2c:	mov	x10, x20
  410c30:	ldrb	w9, [x10], #1
  410c34:	ldrh	w11, [x8, x9, lsl #1]
  410c38:	tbnz	w11, #13, 410c30 <__fxstatat@plt+0xd840>
  410c3c:	cmp	x21, #0x0
  410c40:	add	x8, x29, #0x18
  410c44:	csel	x21, x8, x21, eq  // eq = none
  410c48:	cmp	w9, #0x2d
  410c4c:	b.ne	410c58 <__fxstatat@plt+0xd868>  // b.any
  410c50:	mov	w20, #0x4                   	// #4
  410c54:	b	410f30 <__fxstatat@plt+0xdb40>
  410c58:	mov	x0, x20
  410c5c:	mov	x1, x21
  410c60:	mov	w2, w22
  410c64:	bl	402b70 <strtoul@plt>
  410c68:	ldr	x25, [x21]
  410c6c:	cmp	x25, x20
  410c70:	b.eq	410c9c <__fxstatat@plt+0xd8ac>  // b.none
  410c74:	ldr	w20, [x24]
  410c78:	mov	x22, x0
  410c7c:	cbz	w20, 410c8c <__fxstatat@plt+0xd89c>
  410c80:	cmp	w20, #0x22
  410c84:	b.ne	410c50 <__fxstatat@plt+0xd860>  // b.any
  410c88:	mov	w20, #0x1                   	// #1
  410c8c:	cbz	x23, 410f2c <__fxstatat@plt+0xdb3c>
  410c90:	ldrb	w24, [x25]
  410c94:	cbnz	w24, 410cc4 <__fxstatat@plt+0xd8d4>
  410c98:	b	410f2c <__fxstatat@plt+0xdb3c>
  410c9c:	cbz	x23, 410c50 <__fxstatat@plt+0xd860>
  410ca0:	ldrb	w1, [x20]
  410ca4:	cbz	w1, 410c50 <__fxstatat@plt+0xd860>
  410ca8:	mov	x0, x23
  410cac:	bl	403160 <strchr@plt>
  410cb0:	cbz	x0, 410c50 <__fxstatat@plt+0xd860>
  410cb4:	mov	w20, wzr
  410cb8:	mov	w22, #0x1                   	// #1
  410cbc:	ldrb	w24, [x25]
  410cc0:	cbz	w24, 410f2c <__fxstatat@plt+0xdb3c>
  410cc4:	mov	x0, x23
  410cc8:	mov	w1, w24
  410ccc:	bl	403160 <strchr@plt>
  410cd0:	cbz	x0, 410d9c <__fxstatat@plt+0xd9ac>
  410cd4:	sub	w10, w24, #0x45
  410cd8:	mov	w8, #0x1                   	// #1
  410cdc:	cmp	w10, #0x2f
  410ce0:	mov	w9, #0x400                 	// #1024
  410ce4:	b.hi	410d5c <__fxstatat@plt+0xd96c>  // b.pmore
  410ce8:	mov	w11, #0x1                   	// #1
  410cec:	lsl	x10, x11, x10
  410cf0:	mov	x11, #0x8945                	// #35141
  410cf4:	movk	x11, #0x30, lsl #16
  410cf8:	movk	x11, #0x8144, lsl #32
  410cfc:	tst	x10, x11
  410d00:	b.eq	410d5c <__fxstatat@plt+0xd96c>  // b.none
  410d04:	mov	w1, #0x30                  	// #48
  410d08:	mov	x0, x23
  410d0c:	bl	403160 <strchr@plt>
  410d10:	cbz	x0, 410d48 <__fxstatat@plt+0xd958>
  410d14:	ldrb	w8, [x25, #1]
  410d18:	cmp	w8, #0x42
  410d1c:	b.eq	410d54 <__fxstatat@plt+0xd964>  // b.none
  410d20:	cmp	w8, #0x44
  410d24:	b.eq	410d54 <__fxstatat@plt+0xd964>  // b.none
  410d28:	cmp	w8, #0x69
  410d2c:	b.ne	410d48 <__fxstatat@plt+0xd958>  // b.any
  410d30:	ldrb	w8, [x25, #2]
  410d34:	mov	w9, #0x3                   	// #3
  410d38:	cmp	w8, #0x42
  410d3c:	csinc	x8, x9, xzr, eq  // eq = none
  410d40:	mov	w9, #0x400                 	// #1024
  410d44:	b	410d5c <__fxstatat@plt+0xd96c>
  410d48:	mov	w8, #0x1                   	// #1
  410d4c:	mov	w9, #0x400                 	// #1024
  410d50:	b	410d5c <__fxstatat@plt+0xd96c>
  410d54:	mov	w8, #0x2                   	// #2
  410d58:	mov	w9, #0x3e8                 	// #1000
  410d5c:	sub	w10, w24, #0x42
  410d60:	cmp	w10, #0x35
  410d64:	b.hi	410d9c <__fxstatat@plt+0xd9ac>  // b.pmore
  410d68:	adrp	x11, 415000 <__fxstatat@plt+0x11c10>
  410d6c:	add	x11, x11, #0x828
  410d70:	adr	x12, 410d84 <__fxstatat@plt+0xd994>
  410d74:	ldrb	w13, [x11, x10]
  410d78:	add	x12, x12, x13, lsl #2
  410d7c:	mov	w10, wzr
  410d80:	br	x12
  410d84:	umulh	x10, x9, x22
  410d88:	mul	x11, x22, x9
  410d8c:	cmp	xzr, x10
  410d90:	cset	w10, ne  // ne = any
  410d94:	csinv	x11, x11, xzr, eq  // eq = none
  410d98:	b	410ec8 <__fxstatat@plt+0xdad8>
  410d9c:	str	x22, [x19]
  410da0:	orr	w20, w20, #0x2
  410da4:	b	410f30 <__fxstatat@plt+0xdb40>
  410da8:	umulh	x10, x9, x22
  410dac:	mul	x9, x22, x9
  410db0:	cmp	xzr, x10
  410db4:	b	410f04 <__fxstatat@plt+0xdb14>
  410db8:	umulh	x10, x9, x22
  410dbc:	mul	x11, x22, x9
  410dc0:	cmp	xzr, x10
  410dc4:	cset	w10, ne  // ne = any
  410dc8:	csinv	x11, x11, xzr, eq  // eq = none
  410dcc:	b	410ee0 <__fxstatat@plt+0xdaf0>
  410dd0:	umulh	x10, x9, x22
  410dd4:	mul	x11, x22, x9
  410dd8:	cmp	xzr, x10
  410ddc:	cset	w10, ne  // ne = any
  410de0:	csinv	x11, x11, xzr, eq  // eq = none
  410de4:	b	410eb0 <__fxstatat@plt+0xdac0>
  410de8:	umulh	x10, x9, x22
  410dec:	mul	x11, x22, x9
  410df0:	cmp	xzr, x10
  410df4:	cset	w10, ne  // ne = any
  410df8:	csinv	x11, x11, xzr, eq  // eq = none
  410dfc:	b	410e68 <__fxstatat@plt+0xda78>
  410e00:	cmp	xzr, x22, lsr #54
  410e04:	lsl	x9, x22, #10
  410e08:	b	410f04 <__fxstatat@plt+0xdb14>
  410e0c:	umulh	x10, x9, x22
  410e10:	mul	x11, x22, x9
  410e14:	cmp	xzr, x10
  410e18:	cset	w10, ne  // ne = any
  410e1c:	csinv	x11, x11, xzr, eq  // eq = none
  410e20:	b	410e80 <__fxstatat@plt+0xda90>
  410e24:	umulh	x10, x9, x22
  410e28:	mul	x11, x22, x9
  410e2c:	cmp	xzr, x10
  410e30:	cset	w10, ne  // ne = any
  410e34:	csinv	x11, x11, xzr, eq  // eq = none
  410e38:	b	410e98 <__fxstatat@plt+0xdaa8>
  410e3c:	umulh	x10, x9, x22
  410e40:	mul	x11, x22, x9
  410e44:	cmp	xzr, x10
  410e48:	csinv	x11, x11, xzr, eq  // eq = none
  410e4c:	umulh	x12, x9, x11
  410e50:	cset	w10, ne  // ne = any
  410e54:	cmp	xzr, x12
  410e58:	mul	x11, x11, x9
  410e5c:	cset	w12, ne  // ne = any
  410e60:	csinv	x11, x11, xzr, eq  // eq = none
  410e64:	orr	w10, w10, w12
  410e68:	umulh	x12, x9, x11
  410e6c:	cmp	xzr, x12
  410e70:	mul	x11, x11, x9
  410e74:	cset	w12, ne  // ne = any
  410e78:	csinv	x11, x11, xzr, eq  // eq = none
  410e7c:	orr	w10, w10, w12
  410e80:	umulh	x12, x9, x11
  410e84:	cmp	xzr, x12
  410e88:	mul	x11, x11, x9
  410e8c:	cset	w12, ne  // ne = any
  410e90:	csinv	x11, x11, xzr, eq  // eq = none
  410e94:	orr	w10, w10, w12
  410e98:	umulh	x12, x9, x11
  410e9c:	cmp	xzr, x12
  410ea0:	mul	x11, x11, x9
  410ea4:	cset	w12, ne  // ne = any
  410ea8:	csinv	x11, x11, xzr, eq  // eq = none
  410eac:	orr	w10, w10, w12
  410eb0:	umulh	x12, x9, x11
  410eb4:	cmp	xzr, x12
  410eb8:	mul	x11, x11, x9
  410ebc:	cset	w12, ne  // ne = any
  410ec0:	csinv	x11, x11, xzr, eq  // eq = none
  410ec4:	orr	w10, w10, w12
  410ec8:	umulh	x12, x9, x11
  410ecc:	cmp	xzr, x12
  410ed0:	mul	x11, x11, x9
  410ed4:	cset	w12, ne  // ne = any
  410ed8:	csinv	x11, x11, xzr, eq  // eq = none
  410edc:	orr	w10, w10, w12
  410ee0:	umulh	x12, x9, x11
  410ee4:	cmp	xzr, x12
  410ee8:	mul	x9, x11, x9
  410eec:	cset	w11, ne  // ne = any
  410ef0:	csinv	x22, x9, xzr, eq  // eq = none
  410ef4:	orr	w10, w10, w11
  410ef8:	b	410f0c <__fxstatat@plt+0xdb1c>
  410efc:	cmp	xzr, x22, lsr #55
  410f00:	lsl	x9, x22, #9
  410f04:	cset	w10, ne  // ne = any
  410f08:	csinv	x22, x9, xzr, eq  // eq = none
  410f0c:	add	x9, x25, x8
  410f10:	str	x9, [x21]
  410f14:	ldrb	w8, [x25, x8]
  410f18:	and	w9, w10, #0x1
  410f1c:	orr	w9, w20, w9
  410f20:	orr	w10, w9, #0x2
  410f24:	cmp	w8, #0x0
  410f28:	csel	w20, w9, w10, eq  // eq = none
  410f2c:	str	x22, [x19]
  410f30:	mov	w0, w20
  410f34:	ldp	x20, x19, [sp, #64]
  410f38:	ldp	x22, x21, [sp, #48]
  410f3c:	ldp	x24, x23, [sp, #32]
  410f40:	ldr	x25, [sp, #16]
  410f44:	ldp	x29, x30, [sp], #80
  410f48:	ret
  410f4c:	cmn	x22, x22
  410f50:	lsl	x9, x22, #1
  410f54:	cset	w10, cs  // cs = hs, nlast
  410f58:	csinv	x22, x9, xzr, cc  // cc = lo, ul, last
  410f5c:	b	410f0c <__fxstatat@plt+0xdb1c>
  410f60:	adrp	x0, 415000 <__fxstatat@plt+0x11c10>
  410f64:	adrp	x1, 415000 <__fxstatat@plt+0x11c10>
  410f68:	adrp	x3, 415000 <__fxstatat@plt+0x11c10>
  410f6c:	add	x0, x0, #0x85e
  410f70:	add	x1, x1, #0x884
  410f74:	add	x3, x3, #0x894
  410f78:	mov	w2, #0x54                  	// #84
  410f7c:	bl	403300 <__assert_fail@plt>
  410f80:	sub	sp, sp, #0x80
  410f84:	str	x23, [sp, #80]
  410f88:	mov	x2, x0
  410f8c:	mov	x23, xzr
  410f90:	mov	x8, x0
  410f94:	stp	x29, x30, [sp, #64]
  410f98:	stp	x22, x21, [sp, #96]
  410f9c:	stp	x20, x19, [sp, #112]
  410fa0:	add	x29, sp, #0x40
  410fa4:	ldrb	w9, [x8]
  410fa8:	cmp	w9, #0x25
  410fac:	b.ne	410fcc <__fxstatat@plt+0xdbdc>  // b.any
  410fb0:	ldrb	w9, [x8, #1]
  410fb4:	cmp	w9, #0x73
  410fb8:	b.ne	411040 <__fxstatat@plt+0xdc50>  // b.any
  410fbc:	sub	x23, x23, #0x1
  410fc0:	ldrb	w9, [x8, #2]!
  410fc4:	cmp	w9, #0x25
  410fc8:	b.eq	410fb0 <__fxstatat@plt+0xdbc0>  // b.none
  410fcc:	cbnz	w9, 411040 <__fxstatat@plt+0xdc50>
  410fd0:	ldp	q1, q0, [x1]
  410fd4:	stp	q1, q0, [sp]
  410fd8:	stp	q1, q0, [sp, #32]
  410fdc:	cbz	x23, 411098 <__fxstatat@plt+0xdca8>
  410fe0:	ldr	x20, [sp, #40]
  410fe4:	ldr	w8, [sp, #56]
  410fe8:	mov	x19, xzr
  410fec:	mov	x21, x23
  410ff0:	b	411014 <__fxstatat@plt+0xdc24>
  410ff4:	add	x8, x20, w8, sxtw
  410ff8:	ldr	x0, [x8]
  410ffc:	bl	402b80 <strlen@plt>
  411000:	adds	x8, x19, x0
  411004:	csinv	x19, x8, xzr, cc  // cc = lo, ul, last
  411008:	adds	x21, x21, #0x1
  41100c:	mov	w8, w22
  411010:	b.cs	41107c <__fxstatat@plt+0xdc8c>  // b.hs, b.nlast
  411014:	tbnz	w8, #31, 411020 <__fxstatat@plt+0xdc30>
  411018:	mov	w22, w8
  41101c:	b	411030 <__fxstatat@plt+0xdc40>
  411020:	add	w22, w8, #0x8
  411024:	cmn	w8, #0x8
  411028:	str	w22, [sp, #56]
  41102c:	b.le	410ff4 <__fxstatat@plt+0xdc04>
  411030:	ldr	x8, [sp, #32]
  411034:	add	x9, x8, #0x8
  411038:	str	x9, [sp, #32]
  41103c:	b	410ff8 <__fxstatat@plt+0xdc08>
  411040:	ldp	q1, q0, [x1]
  411044:	mov	x0, sp
  411048:	add	x3, sp, #0x20
  41104c:	mov	w1, #0x1                   	// #1
  411050:	stp	q1, q0, [sp, #32]
  411054:	bl	402df0 <__vasprintf_chk@plt>
  411058:	tbnz	w0, #31, 411064 <__fxstatat@plt+0xdc74>
  41105c:	ldr	x19, [sp]
  411060:	b	411124 <__fxstatat@plt+0xdd34>
  411064:	bl	403310 <__errno_location@plt>
  411068:	ldr	w8, [x0]
  41106c:	cmp	w8, #0xc
  411070:	b.eq	411140 <__fxstatat@plt+0xdd50>  // b.none
  411074:	mov	x19, xzr
  411078:	b	411124 <__fxstatat@plt+0xdd34>
  41107c:	lsr	x8, x19, #31
  411080:	cbz	x8, 4110b0 <__fxstatat@plt+0xdcc0>
  411084:	bl	403310 <__errno_location@plt>
  411088:	mov	w8, #0x4b                  	// #75
  41108c:	mov	x19, xzr
  411090:	str	w8, [x0]
  411094:	b	411124 <__fxstatat@plt+0xdd34>
  411098:	mov	w0, #0x1                   	// #1
  41109c:	bl	410864 <__fxstatat@plt+0xd474>
  4110a0:	mov	x19, x0
  4110a4:	mov	x20, x0
  4110a8:	strb	wzr, [x0]
  4110ac:	b	411124 <__fxstatat@plt+0xdd34>
  4110b0:	add	x0, x19, #0x1
  4110b4:	bl	410864 <__fxstatat@plt+0xd474>
  4110b8:	mov	x19, x0
  4110bc:	mov	x20, x0
  4110c0:	b	4110fc <__fxstatat@plt+0xdd0c>
  4110c4:	ldr	x8, [sp]
  4110c8:	add	x9, x8, #0x8
  4110cc:	str	x9, [sp]
  4110d0:	ldr	x21, [x8]
  4110d4:	mov	x0, x21
  4110d8:	bl	402b80 <strlen@plt>
  4110dc:	mov	x22, x0
  4110e0:	mov	x0, x20
  4110e4:	mov	x1, x21
  4110e8:	mov	x2, x22
  4110ec:	bl	402b50 <memcpy@plt>
  4110f0:	adds	x23, x23, #0x1
  4110f4:	add	x20, x20, x22
  4110f8:	b.cs	411120 <__fxstatat@plt+0xdd30>  // b.hs, b.nlast
  4110fc:	ldrsw	x8, [sp, #24]
  411100:	tbz	w8, #31, 4110c4 <__fxstatat@plt+0xdcd4>
  411104:	add	w9, w8, #0x8
  411108:	cmn	w8, #0x8
  41110c:	str	w9, [sp, #24]
  411110:	b.gt	4110c4 <__fxstatat@plt+0xdcd4>
  411114:	ldr	x9, [sp, #8]
  411118:	add	x8, x9, x8
  41111c:	b	4110d0 <__fxstatat@plt+0xdce0>
  411120:	strb	wzr, [x20]
  411124:	mov	x0, x19
  411128:	ldp	x20, x19, [sp, #112]
  41112c:	ldp	x22, x21, [sp, #96]
  411130:	ldr	x23, [sp, #80]
  411134:	ldp	x29, x30, [sp, #64]
  411138:	add	sp, sp, #0x80
  41113c:	ret
  411140:	bl	410ba0 <__fxstatat@plt+0xd7b0>
  411144:	sub	sp, sp, #0x30
  411148:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  41114c:	ldr	x3, [x8, #1320]
  411150:	stp	x29, x30, [sp, #16]
  411154:	add	x29, sp, #0x10
  411158:	add	x0, x29, #0x18
  41115c:	add	x1, sp, #0x8
  411160:	mov	w2, #0xa                   	// #10
  411164:	str	x19, [sp, #32]
  411168:	str	xzr, [x29, #24]
  41116c:	str	xzr, [sp, #8]
  411170:	bl	403360 <__getdelim@plt>
  411174:	subs	x8, x0, #0x1
  411178:	b.lt	4111a4 <__fxstatat@plt+0xddb4>  // b.tstop
  41117c:	ldr	x0, [x29, #24]
  411180:	ldrb	w9, [x0, x8]
  411184:	cmp	w9, #0xa
  411188:	b.ne	411194 <__fxstatat@plt+0xdda4>  // b.any
  41118c:	strb	wzr, [x0, x8]
  411190:	ldr	x0, [x29, #24]
  411194:	bl	402be0 <rpmatch@plt>
  411198:	cmp	w0, #0x0
  41119c:	cset	w19, gt
  4111a0:	b	4111a8 <__fxstatat@plt+0xddb8>
  4111a4:	mov	w19, wzr
  4111a8:	ldr	x0, [x29, #24]
  4111ac:	bl	4030e0 <free@plt>
  4111b0:	mov	w0, w19
  4111b4:	ldr	x19, [sp, #32]
  4111b8:	ldp	x29, x30, [sp, #16]
  4111bc:	add	sp, sp, #0x30
  4111c0:	ret
  4111c4:	mov	x8, x1
  4111c8:	mov	w1, #0x1                   	// #1
  4111cc:	mov	w9, #0x1                   	// #1
  4111d0:	cbz	x0, 411208 <__fxstatat@plt+0xde18>
  4111d4:	cbz	x8, 411208 <__fxstatat@plt+0xde18>
  4111d8:	umulh	x10, x8, x0
  4111dc:	mov	x1, x8
  4111e0:	mov	x9, x0
  4111e4:	cbz	x10, 411208 <__fxstatat@plt+0xde18>
  4111e8:	stp	x29, x30, [sp, #-16]!
  4111ec:	mov	x29, sp
  4111f0:	bl	403310 <__errno_location@plt>
  4111f4:	mov	w8, #0xc                   	// #12
  4111f8:	str	w8, [x0]
  4111fc:	mov	x0, xzr
  411200:	ldp	x29, x30, [sp], #16
  411204:	ret
  411208:	mov	x0, x9
  41120c:	b	402ed0 <calloc@plt>
  411210:	stp	x29, x30, [sp, #-32]!
  411214:	str	x19, [sp, #16]
  411218:	mov	x19, x0
  41121c:	mov	x29, sp
  411220:	cbz	x0, 411248 <__fxstatat@plt+0xde58>
  411224:	mov	x0, x19
  411228:	bl	403290 <__freading@plt>
  41122c:	cbz	w0, 411248 <__fxstatat@plt+0xde58>
  411230:	ldrb	w8, [x19, #1]
  411234:	tbz	w8, #0, 411248 <__fxstatat@plt+0xde58>
  411238:	mov	w2, #0x1                   	// #1
  41123c:	mov	x0, x19
  411240:	mov	x1, xzr
  411244:	bl	411298 <__fxstatat@plt+0xdea8>
  411248:	mov	x0, x19
  41124c:	ldr	x19, [sp, #16]
  411250:	ldp	x29, x30, [sp], #32
  411254:	b	4031c0 <fflush@plt>
  411258:	ldp	x9, x8, [x0, #32]
  41125c:	cmp	x8, x9
  411260:	b.ls	41126c <__fxstatat@plt+0xde7c>  // b.plast
  411264:	mov	x0, xzr
  411268:	ret
  41126c:	ldp	x9, x8, [x0, #8]
  411270:	ldrb	w10, [x0, #1]
  411274:	sub	x8, x8, x9
  411278:	tbnz	w10, #0, 411284 <__fxstatat@plt+0xde94>
  41127c:	add	x0, x8, xzr
  411280:	ret
  411284:	ldr	x9, [x0, #88]
  411288:	ldr	x10, [x0, #72]
  41128c:	sub	x9, x9, x10
  411290:	add	x0, x8, x9
  411294:	ret
  411298:	stp	x29, x30, [sp, #-48]!
  41129c:	str	x21, [sp, #16]
  4112a0:	stp	x20, x19, [sp, #32]
  4112a4:	ldp	x9, x8, [x0, #8]
  4112a8:	mov	w20, w2
  4112ac:	mov	x19, x0
  4112b0:	mov	x21, x1
  4112b4:	cmp	x8, x9
  4112b8:	mov	x29, sp
  4112bc:	b.ne	4112d4 <__fxstatat@plt+0xdee4>  // b.any
  4112c0:	ldp	x9, x8, [x19, #32]
  4112c4:	cmp	x8, x9
  4112c8:	b.ne	4112d4 <__fxstatat@plt+0xdee4>  // b.any
  4112cc:	ldr	x8, [x19, #72]
  4112d0:	cbz	x8, 4112f0 <__fxstatat@plt+0xdf00>
  4112d4:	mov	x0, x19
  4112d8:	mov	x1, x21
  4112dc:	mov	w2, w20
  4112e0:	ldp	x20, x19, [sp, #32]
  4112e4:	ldr	x21, [sp, #16]
  4112e8:	ldp	x29, x30, [sp], #48
  4112ec:	b	4030c0 <fseeko@plt>
  4112f0:	mov	x0, x19
  4112f4:	bl	402d40 <fileno@plt>
  4112f8:	mov	x1, x21
  4112fc:	mov	w2, w20
  411300:	bl	402d00 <lseek@plt>
  411304:	cmn	x0, #0x1
  411308:	b.eq	411324 <__fxstatat@plt+0xdf34>  // b.none
  41130c:	ldr	w9, [x19]
  411310:	mov	x8, x0
  411314:	mov	w0, wzr
  411318:	str	x8, [x19, #144]
  41131c:	and	w9, w9, #0xffffffef
  411320:	str	w9, [x19]
  411324:	ldp	x20, x19, [sp, #32]
  411328:	ldr	x21, [sp, #16]
  41132c:	ldp	x29, x30, [sp], #48
  411330:	ret
  411334:	sub	sp, sp, #0x40
  411338:	stp	x29, x30, [sp, #16]
  41133c:	add	x29, sp, #0x10
  411340:	cmp	x0, #0x0
  411344:	sub	x8, x29, #0x4
  411348:	stp	x20, x19, [sp, #48]
  41134c:	csel	x20, x8, x0, eq  // eq = none
  411350:	mov	x0, x20
  411354:	stp	x22, x21, [sp, #32]
  411358:	mov	x22, x2
  41135c:	mov	x19, x1
  411360:	bl	402b40 <mbrtowc@plt>
  411364:	mov	x21, x0
  411368:	cbz	x22, 41138c <__fxstatat@plt+0xdf9c>
  41136c:	cmn	x21, #0x2
  411370:	b.cc	41138c <__fxstatat@plt+0xdf9c>  // b.lo, b.ul, b.last
  411374:	mov	w0, wzr
  411378:	bl	411e14 <__fxstatat@plt+0xea24>
  41137c:	tbnz	w0, #0, 41138c <__fxstatat@plt+0xdf9c>
  411380:	ldrb	w8, [x19]
  411384:	mov	w21, #0x1                   	// #1
  411388:	str	w8, [x20]
  41138c:	mov	x0, x21
  411390:	ldp	x20, x19, [sp, #48]
  411394:	ldp	x22, x21, [sp, #32]
  411398:	ldp	x29, x30, [sp, #16]
  41139c:	add	sp, sp, #0x40
  4113a0:	ret
  4113a4:	and	w9, w1, #0xf000
  4113a8:	mov	w8, w1
  4113ac:	cmp	w9, #0x1, lsl #12
  4113b0:	mov	x9, x0
  4113b4:	b.ne	4113c8 <__fxstatat@plt+0xdfd8>  // b.any
  4113b8:	cbnz	x2, 4113c8 <__fxstatat@plt+0xdfd8>
  4113bc:	and	w1, w8, #0xffffefff
  4113c0:	mov	x0, x9
  4113c4:	b	402d10 <mkfifo@plt>
  4113c8:	sub	sp, sp, #0x20
  4113cc:	str	x2, [sp, #8]
  4113d0:	add	x3, sp, #0x8
  4113d4:	mov	w0, wzr
  4113d8:	mov	x1, x9
  4113dc:	mov	w2, w8
  4113e0:	stp	x29, x30, [sp, #16]
  4113e4:	add	x29, sp, #0x10
  4113e8:	bl	402c10 <__xmknod@plt>
  4113ec:	ldp	x29, x30, [sp, #16]
  4113f0:	add	sp, sp, #0x20
  4113f4:	ret
  4113f8:	sub	sp, sp, #0x40
  4113fc:	stp	x29, x30, [sp, #16]
  411400:	add	x29, sp, #0x10
  411404:	add	x2, x29, #0x18
  411408:	mov	w1, wzr
  41140c:	str	x21, [sp, #32]
  411410:	stp	x20, x19, [sp, #48]
  411414:	mov	x19, x0
  411418:	bl	403140 <acl_get_entry@plt>
  41141c:	cmp	w0, #0x1
  411420:	b.lt	41147c <__fxstatat@plt+0xe08c>  // b.tstop
  411424:	mov	x21, #0x12                  	// #18
  411428:	mov	w20, #0x1                   	// #1
  41142c:	movk	x21, #0x1, lsl #32
  411430:	ldr	x0, [x29, #24]
  411434:	sub	x1, x29, #0x4
  411438:	bl	402e60 <acl_get_tag_type@plt>
  41143c:	tbnz	w0, #31, 411478 <__fxstatat@plt+0xe088>
  411440:	ldur	w8, [x29, #-4]
  411444:	mov	w0, #0x1                   	// #1
  411448:	cmp	w8, #0x20
  41144c:	b.hi	41147c <__fxstatat@plt+0xe08c>  // b.pmore
  411450:	lsl	x8, x20, x8
  411454:	tst	x8, x21
  411458:	b.eq	41147c <__fxstatat@plt+0xe08c>  // b.none
  41145c:	add	x2, x29, #0x18
  411460:	mov	w1, #0x1                   	// #1
  411464:	mov	x0, x19
  411468:	bl	403140 <acl_get_entry@plt>
  41146c:	cmp	w0, #0x0
  411470:	b.gt	411430 <__fxstatat@plt+0xe040>
  411474:	b	41147c <__fxstatat@plt+0xe08c>
  411478:	mov	w0, #0xffffffff            	// #-1
  41147c:	ldp	x20, x19, [sp, #48]
  411480:	ldr	x21, [sp, #32]
  411484:	ldp	x29, x30, [sp, #16]
  411488:	add	sp, sp, #0x40
  41148c:	ret
  411490:	stp	x29, x30, [sp, #-16]!
  411494:	mov	x29, sp
  411498:	bl	402bf0 <acl_entries@plt>
  41149c:	cmp	w0, #0x0
  4114a0:	cset	w0, gt
  4114a4:	ldp	x29, x30, [sp], #16
  4114a8:	ret
  4114ac:	stp	x29, x30, [sp, #-32]!
  4114b0:	str	x19, [sp, #16]
  4114b4:	mov	x19, x0
  4114b8:	ldr	x0, [x0, #8]
  4114bc:	mov	x29, sp
  4114c0:	cbz	x0, 4114c8 <__fxstatat@plt+0xe0d8>
  4114c4:	bl	4033e0 <acl_free@plt>
  4114c8:	ldr	x0, [x19, #16]
  4114cc:	cbz	x0, 4114dc <__fxstatat@plt+0xe0ec>
  4114d0:	ldr	x19, [sp, #16]
  4114d4:	ldp	x29, x30, [sp], #32
  4114d8:	b	4033e0 <acl_free@plt>
  4114dc:	ldr	x19, [sp, #16]
  4114e0:	ldp	x29, x30, [sp], #32
  4114e4:	ret
  4114e8:	stp	x29, x30, [sp, #-48]!
  4114ec:	str	x21, [sp, #16]
  4114f0:	stp	x20, x19, [sp, #32]
  4114f4:	mov	x19, x3
  4114f8:	mov	w21, w2
  4114fc:	mov	x20, x0
  411500:	movi	v0.2d, #0x0
  411504:	cmn	w1, #0x1
  411508:	mov	x29, sp
  41150c:	stp	q0, q0, [x3]
  411510:	str	w2, [x3]
  411514:	b.eq	41155c <__fxstatat@plt+0xe16c>  // b.none
  411518:	mov	w0, w1
  41151c:	bl	402f40 <acl_get_fd@plt>
  411520:	str	x0, [x19, #8]
  411524:	cbz	x0, 411570 <__fxstatat@plt+0xe180>
  411528:	and	w8, w21, #0xf000
  41152c:	cmp	w8, #0x4, lsl #12
  411530:	b.ne	411548 <__fxstatat@plt+0xe158>  // b.any
  411534:	mov	w1, #0x4000                	// #16384
  411538:	mov	x0, x20
  41153c:	bl	4030b0 <acl_get_file@plt>
  411540:	str	x0, [x19, #16]
  411544:	cbz	x0, 411590 <__fxstatat@plt+0xe1a0>
  411548:	mov	w0, wzr
  41154c:	ldp	x20, x19, [sp, #32]
  411550:	ldr	x21, [sp, #16]
  411554:	ldp	x29, x30, [sp], #48
  411558:	ret
  41155c:	mov	w1, #0x8000                	// #32768
  411560:	mov	x0, x20
  411564:	bl	4030b0 <acl_get_file@plt>
  411568:	str	x0, [x19, #8]
  41156c:	cbnz	x0, 411528 <__fxstatat@plt+0xe138>
  411570:	bl	403310 <__errno_location@plt>
  411574:	ldr	w0, [x0]
  411578:	bl	412f18 <__fxstatat@plt+0xfb28>
  41157c:	sbfx	w0, w0, #0, #1
  411580:	ldp	x20, x19, [sp, #32]
  411584:	ldr	x21, [sp, #16]
  411588:	ldp	x29, x30, [sp], #48
  41158c:	ret
  411590:	mov	w0, #0xffffffff            	// #-1
  411594:	ldp	x20, x19, [sp, #32]
  411598:	ldr	x21, [sp, #16]
  41159c:	ldp	x29, x30, [sp], #48
  4115a0:	ret
  4115a4:	cmn	w1, #0x1
  4115a8:	b.eq	4115b8 <__fxstatat@plt+0xe1c8>  // b.none
  4115ac:	mov	w0, w1
  4115b0:	mov	w1, w2
  4115b4:	b	402eb0 <fchmod@plt>
  4115b8:	mov	w1, w2
  4115bc:	b	402dd0 <chmod@plt>
  4115c0:	sub	sp, sp, #0x50
  4115c4:	stp	x29, x30, [sp, #16]
  4115c8:	add	x29, sp, #0x10
  4115cc:	stp	x24, x23, [sp, #32]
  4115d0:	stp	x22, x21, [sp, #48]
  4115d4:	stp	x20, x19, [sp, #64]
  4115d8:	sturb	wzr, [x29, #-4]
  4115dc:	ldr	w8, [x0]
  4115e0:	mov	w19, w2
  4115e4:	mov	x21, x0
  4115e8:	mov	x20, x1
  4115ec:	ands	w22, w8, #0xe00
  4115f0:	b.eq	411620 <__fxstatat@plt+0xe230>  // b.none
  4115f4:	cmn	w19, #0x1
  4115f8:	b.eq	411610 <__fxstatat@plt+0xe220>  // b.none
  4115fc:	mov	w0, w19
  411600:	mov	w1, w8
  411604:	bl	402eb0 <fchmod@plt>
  411608:	cbnz	w0, 4116f4 <__fxstatat@plt+0xe304>
  41160c:	b	411620 <__fxstatat@plt+0xe230>
  411610:	mov	x0, x20
  411614:	mov	w1, w8
  411618:	bl	402dd0 <chmod@plt>
  41161c:	cbnz	w0, 4116f4 <__fxstatat@plt+0xe304>
  411620:	sub	x4, x29, #0x4
  411624:	mov	x0, x21
  411628:	mov	x1, x20
  41162c:	mov	w2, w19
  411630:	mov	w3, wzr
  411634:	bl	411710 <__fxstatat@plt+0xe320>
  411638:	ldurb	w8, [x29, #-4]
  41163c:	cbnz	w8, 4116f8 <__fxstatat@plt+0xe308>
  411640:	cbz	w0, 411680 <__fxstatat@plt+0xe290>
  411644:	bl	403310 <__errno_location@plt>
  411648:	ldr	w24, [x0]
  41164c:	sub	x4, x29, #0x4
  411650:	mov	w3, #0x1                   	// #1
  411654:	mov	x0, x21
  411658:	mov	x1, x20
  41165c:	mov	w2, w19
  411660:	bl	411710 <__fxstatat@plt+0xe320>
  411664:	ldurb	w23, [x29, #-4]
  411668:	cbz	w24, 411678 <__fxstatat@plt+0xe288>
  41166c:	bl	403310 <__errno_location@plt>
  411670:	str	w24, [x0]
  411674:	mov	w0, #0xffffffff            	// #-1
  411678:	cbz	w22, 4116a0 <__fxstatat@plt+0xe2b0>
  41167c:	b	4116f8 <__fxstatat@plt+0xe308>
  411680:	sub	x4, x29, #0x4
  411684:	mov	w3, #0x1                   	// #1
  411688:	mov	x0, x21
  41168c:	mov	x1, x20
  411690:	mov	w2, w19
  411694:	bl	411710 <__fxstatat@plt+0xe320>
  411698:	ldurb	w23, [x29, #-4]
  41169c:	cbnz	w22, 4116f8 <__fxstatat@plt+0xe308>
  4116a0:	cmp	w23, #0x1
  4116a4:	b.eq	4116f8 <__fxstatat@plt+0xe308>  // b.none
  4116a8:	cbz	w0, 4116d0 <__fxstatat@plt+0xe2e0>
  4116ac:	bl	403310 <__errno_location@plt>
  4116b0:	ldr	w22, [x0]
  4116b4:	ldr	w1, [x21]
  4116b8:	cmn	w19, #0x1
  4116bc:	b.eq	4116e0 <__fxstatat@plt+0xe2f0>  // b.none
  4116c0:	mov	w0, w19
  4116c4:	bl	402eb0 <fchmod@plt>
  4116c8:	cbnz	w22, 4116ec <__fxstatat@plt+0xe2fc>
  4116cc:	b	4116f8 <__fxstatat@plt+0xe308>
  4116d0:	mov	w22, wzr
  4116d4:	ldr	w1, [x21]
  4116d8:	cmn	w19, #0x1
  4116dc:	b.ne	4116c0 <__fxstatat@plt+0xe2d0>  // b.any
  4116e0:	mov	x0, x20
  4116e4:	bl	402dd0 <chmod@plt>
  4116e8:	cbz	w22, 4116f8 <__fxstatat@plt+0xe308>
  4116ec:	bl	403310 <__errno_location@plt>
  4116f0:	str	w22, [x0]
  4116f4:	mov	w0, #0xffffffff            	// #-1
  4116f8:	ldp	x20, x19, [sp, #64]
  4116fc:	ldp	x22, x21, [sp, #48]
  411700:	ldp	x24, x23, [sp, #32]
  411704:	ldp	x29, x30, [sp, #16]
  411708:	add	sp, sp, #0x50
  41170c:	ret
  411710:	stp	x29, x30, [sp, #-64]!
  411714:	stp	x22, x21, [sp, #32]
  411718:	stp	x20, x19, [sp, #48]
  41171c:	ldrb	w8, [x0, #24]
  411720:	str	x23, [sp, #16]
  411724:	mov	x29, sp
  411728:	cbz	w8, 411748 <__fxstatat@plt+0xe358>
  41172c:	mov	w23, wzr
  411730:	mov	w0, w23
  411734:	ldp	x20, x19, [sp, #48]
  411738:	ldp	x22, x21, [sp, #32]
  41173c:	ldr	x23, [sp, #16]
  411740:	ldp	x29, x30, [sp], #64
  411744:	ret
  411748:	mov	w23, w2
  41174c:	ldr	x2, [x0, #8]
  411750:	mov	x22, x4
  411754:	mov	w21, w3
  411758:	mov	x19, x0
  41175c:	mov	x20, x1
  411760:	cbz	w3, 41178c <__fxstatat@plt+0xe39c>
  411764:	cbz	x2, 411770 <__fxstatat@plt+0xe380>
  411768:	mov	x0, x2
  41176c:	bl	4033e0 <acl_free@plt>
  411770:	ldr	w0, [x19]
  411774:	bl	402f30 <acl_from_mode@plt>
  411778:	mov	x2, x0
  41177c:	str	x0, [x19, #8]
  411780:	cbnz	x0, 411790 <__fxstatat@plt+0xe3a0>
  411784:	mov	w23, #0xffffffff            	// #-1
  411788:	b	411730 <__fxstatat@plt+0xe340>
  41178c:	cbz	x2, 41172c <__fxstatat@plt+0xe33c>
  411790:	cmn	w23, #0x1
  411794:	b.eq	4117d8 <__fxstatat@plt+0xe3e8>  // b.none
  411798:	mov	w0, w23
  41179c:	mov	x1, x2
  4117a0:	bl	402b90 <acl_set_fd@plt>
  4117a4:	mov	w23, w0
  4117a8:	cbz	w0, 4117ec <__fxstatat@plt+0xe3fc>
  4117ac:	bl	403310 <__errno_location@plt>
  4117b0:	ldr	w0, [x0]
  4117b4:	bl	412f18 <__fxstatat@plt+0xfb28>
  4117b8:	tbnz	w0, #0, 411730 <__fxstatat@plt+0xe340>
  4117bc:	mov	w8, #0x1                   	// #1
  4117c0:	strb	w8, [x19, #24]
  4117c4:	cbnz	w21, 41172c <__fxstatat@plt+0xe33c>
  4117c8:	ldr	x0, [x19, #8]
  4117cc:	bl	4113f8 <__fxstatat@plt+0xe008>
  4117d0:	cbnz	w0, 411730 <__fxstatat@plt+0xe340>
  4117d4:	b	41172c <__fxstatat@plt+0xe33c>
  4117d8:	mov	w1, #0x8000                	// #32768
  4117dc:	mov	x0, x20
  4117e0:	bl	402f10 <acl_set_file@plt>
  4117e4:	mov	w23, w0
  4117e8:	cbnz	w0, 4117ac <__fxstatat@plt+0xe3bc>
  4117ec:	mov	w8, #0x1                   	// #1
  4117f0:	strb	w8, [x22]
  4117f4:	ldr	w8, [x19]
  4117f8:	and	w8, w8, #0xf000
  4117fc:	cmp	w8, #0x4, lsl #12
  411800:	b.ne	41172c <__fxstatat@plt+0xe33c>  // b.any
  411804:	cbz	w21, 411820 <__fxstatat@plt+0xe430>
  411808:	mov	x0, x20
  41180c:	ldp	x20, x19, [sp, #48]
  411810:	ldp	x22, x21, [sp, #32]
  411814:	ldr	x23, [sp, #16]
  411818:	ldp	x29, x30, [sp], #64
  41181c:	b	402d60 <acl_delete_def_file@plt>
  411820:	ldr	x0, [x19, #16]
  411824:	cbz	x0, 411808 <__fxstatat@plt+0xe418>
  411828:	bl	411490 <__fxstatat@plt+0xe0a0>
  41182c:	cbz	w0, 411808 <__fxstatat@plt+0xe418>
  411830:	ldr	x2, [x19, #16]
  411834:	mov	x0, x20
  411838:	ldp	x20, x19, [sp, #48]
  41183c:	ldp	x22, x21, [sp, #32]
  411840:	ldr	x23, [sp, #16]
  411844:	mov	w1, #0x4000                	// #16384
  411848:	ldp	x29, x30, [sp], #64
  41184c:	b	402f10 <acl_set_file@plt>
  411850:	mov	w0, #0x1                   	// #1
  411854:	b	40350c <__fxstatat@plt+0x11c>
  411858:	stp	x29, x30, [sp, #-96]!
  41185c:	stp	x28, x27, [sp, #16]
  411860:	stp	x26, x25, [sp, #32]
  411864:	stp	x24, x23, [sp, #48]
  411868:	stp	x22, x21, [sp, #64]
  41186c:	stp	x20, x19, [sp, #80]
  411870:	mov	x29, sp
  411874:	mov	x22, x3
  411878:	mov	x23, x2
  41187c:	mov	x25, x1
  411880:	mov	x19, x0
  411884:	bl	402b80 <strlen@plt>
  411888:	ldr	x24, [x25]
  41188c:	cbz	x24, 411910 <__fxstatat@plt+0xe520>
  411890:	mov	x20, x0
  411894:	mov	w26, wzr
  411898:	mov	x21, xzr
  41189c:	cbz	x23, 41191c <__fxstatat@plt+0xe52c>
  4118a0:	add	x28, x25, #0x8
  4118a4:	mov	x27, #0xffffffffffffffff    	// #-1
  4118a8:	mov	x25, x23
  4118ac:	b	4118dc <__fxstatat@plt+0xe4ec>
  4118b0:	madd	x0, x27, x22, x23
  4118b4:	mov	x1, x25
  4118b8:	mov	x2, x22
  4118bc:	bl	402ee0 <bcmp@plt>
  4118c0:	cmp	w0, #0x0
  4118c4:	cset	w8, ne  // ne = any
  4118c8:	orr	w26, w26, w8
  4118cc:	ldr	x24, [x28, x21, lsl #3]
  4118d0:	add	x21, x21, #0x1
  4118d4:	add	x25, x25, x22
  4118d8:	cbz	x24, 41196c <__fxstatat@plt+0xe57c>
  4118dc:	mov	x0, x24
  4118e0:	mov	x1, x19
  4118e4:	mov	x2, x20
  4118e8:	bl	402e20 <strncmp@plt>
  4118ec:	cbnz	w0, 4118cc <__fxstatat@plt+0xe4dc>
  4118f0:	mov	x0, x24
  4118f4:	bl	402b80 <strlen@plt>
  4118f8:	cmp	x0, x20
  4118fc:	b.eq	411914 <__fxstatat@plt+0xe524>  // b.none
  411900:	cmn	x27, #0x1
  411904:	b.ne	4118b0 <__fxstatat@plt+0xe4c0>  // b.any
  411908:	mov	x27, x21
  41190c:	b	4118cc <__fxstatat@plt+0xe4dc>
  411910:	mov	x21, #0xffffffffffffffff    	// #-1
  411914:	mov	x0, x21
  411918:	b	411978 <__fxstatat@plt+0xe588>
  41191c:	add	x22, x25, #0x8
  411920:	mov	x27, #0xffffffffffffffff    	// #-1
  411924:	b	411944 <__fxstatat@plt+0xe554>
  411928:	cmn	x27, #0x1
  41192c:	cset	w8, ne  // ne = any
  411930:	csel	x27, x21, x27, eq  // eq = none
  411934:	orr	w26, w26, w8
  411938:	ldr	x24, [x22, x21, lsl #3]
  41193c:	add	x21, x21, #0x1
  411940:	cbz	x24, 41196c <__fxstatat@plt+0xe57c>
  411944:	mov	x0, x24
  411948:	mov	x1, x19
  41194c:	mov	x2, x20
  411950:	bl	402e20 <strncmp@plt>
  411954:	cbnz	w0, 411938 <__fxstatat@plt+0xe548>
  411958:	mov	x0, x24
  41195c:	bl	402b80 <strlen@plt>
  411960:	cmp	x0, x20
  411964:	b.ne	411928 <__fxstatat@plt+0xe538>  // b.any
  411968:	b	411914 <__fxstatat@plt+0xe524>
  41196c:	tst	w26, #0x1
  411970:	mov	x8, #0xfffffffffffffffe    	// #-2
  411974:	csel	x0, x8, x27, ne  // ne = any
  411978:	ldp	x20, x19, [sp, #80]
  41197c:	ldp	x22, x21, [sp, #64]
  411980:	ldp	x24, x23, [sp, #48]
  411984:	ldp	x26, x25, [sp, #32]
  411988:	ldp	x28, x27, [sp, #16]
  41198c:	ldp	x29, x30, [sp], #96
  411990:	ret
  411994:	stp	x29, x30, [sp, #-48]!
  411998:	adrp	x8, 415000 <__fxstatat@plt+0x11c10>
  41199c:	adrp	x9, 415000 <__fxstatat@plt+0x11c10>
  4119a0:	add	x8, x8, #0x900
  4119a4:	add	x9, x9, #0x8e5
  4119a8:	cmn	x2, #0x1
  4119ac:	stp	x20, x19, [sp, #32]
  4119b0:	mov	x19, x1
  4119b4:	mov	x20, x0
  4119b8:	csel	x1, x9, x8, eq  // eq = none
  4119bc:	mov	w2, #0x5                   	// #5
  4119c0:	mov	x0, xzr
  4119c4:	str	x21, [sp, #16]
  4119c8:	mov	x29, sp
  4119cc:	bl	403270 <dcgettext@plt>
  4119d0:	mov	x21, x0
  4119d4:	mov	w1, #0x8                   	// #8
  4119d8:	mov	w0, wzr
  4119dc:	mov	x2, x19
  4119e0:	bl	40dc00 <__fxstatat@plt+0xa810>
  4119e4:	mov	x19, x0
  4119e8:	mov	w0, #0x1                   	// #1
  4119ec:	mov	x1, x20
  4119f0:	bl	40e0ec <__fxstatat@plt+0xacfc>
  4119f4:	mov	x2, x21
  4119f8:	mov	x3, x19
  4119fc:	ldp	x20, x19, [sp, #32]
  411a00:	ldr	x21, [sp, #16]
  411a04:	mov	x4, x0
  411a08:	mov	w0, wzr
  411a0c:	mov	w1, wzr
  411a10:	ldp	x29, x30, [sp], #48
  411a14:	b	402bc0 <error@plt>
  411a18:	stp	x29, x30, [sp, #-96]!
  411a1c:	stp	x20, x19, [sp, #80]
  411a20:	mov	x20, x1
  411a24:	adrp	x1, 415000 <__fxstatat@plt+0x11c10>
  411a28:	stp	x22, x21, [sp, #64]
  411a2c:	mov	x19, x2
  411a30:	mov	x21, x0
  411a34:	add	x1, x1, #0x91d
  411a38:	mov	w2, #0x5                   	// #5
  411a3c:	mov	x0, xzr
  411a40:	stp	x28, x27, [sp, #16]
  411a44:	stp	x26, x25, [sp, #32]
  411a48:	stp	x24, x23, [sp, #48]
  411a4c:	mov	x29, sp
  411a50:	bl	403270 <dcgettext@plt>
  411a54:	adrp	x26, 426000 <__fxstatat@plt+0x22c10>
  411a58:	ldr	x1, [x26, #1288]
  411a5c:	bl	403280 <fputs_unlocked@plt>
  411a60:	ldr	x24, [x21]
  411a64:	cbz	x24, 411b0c <__fxstatat@plt+0xe71c>
  411a68:	add	x28, x21, #0x8
  411a6c:	adrp	x21, 415000 <__fxstatat@plt+0x11c10>
  411a70:	mov	x27, xzr
  411a74:	mov	x23, xzr
  411a78:	mov	x22, xzr
  411a7c:	add	x21, x21, #0x932
  411a80:	b	411abc <__fxstatat@plt+0xe6cc>
  411a84:	mov	x25, xzr
  411a88:	ldr	x23, [x26, #1288]
  411a8c:	mov	x0, x24
  411a90:	bl	40e0fc <__fxstatat@plt+0xad0c>
  411a94:	mov	x3, x0
  411a98:	mov	w1, #0x1                   	// #1
  411a9c:	mov	x0, x23
  411aa0:	mov	x2, x21
  411aa4:	bl	403050 <__fprintf_chk@plt>
  411aa8:	add	x23, x20, x25
  411aac:	ldr	x24, [x28, x22, lsl #3]
  411ab0:	add	x22, x22, #0x1
  411ab4:	add	x27, x27, x19
  411ab8:	cbz	x24, 411b0c <__fxstatat@plt+0xe71c>
  411abc:	cbz	x22, 411a84 <__fxstatat@plt+0xe694>
  411ac0:	add	x1, x20, x27
  411ac4:	mov	x0, x23
  411ac8:	mov	x2, x19
  411acc:	bl	402ee0 <bcmp@plt>
  411ad0:	mov	x25, x27
  411ad4:	cbnz	w0, 411a88 <__fxstatat@plt+0xe698>
  411ad8:	ldr	x25, [x26, #1288]
  411adc:	mov	x0, x24
  411ae0:	bl	40e0fc <__fxstatat@plt+0xad0c>
  411ae4:	adrp	x2, 414000 <__fxstatat@plt+0x10c10>
  411ae8:	mov	x3, x0
  411aec:	mov	w1, #0x1                   	// #1
  411af0:	mov	x0, x25
  411af4:	add	x2, x2, #0x9e1
  411af8:	bl	403050 <__fprintf_chk@plt>
  411afc:	ldr	x24, [x28, x22, lsl #3]
  411b00:	add	x22, x22, #0x1
  411b04:	add	x27, x27, x19
  411b08:	cbnz	x24, 411abc <__fxstatat@plt+0xe6cc>
  411b0c:	ldr	x0, [x26, #1288]
  411b10:	ldp	x8, x9, [x0, #40]
  411b14:	cmp	x8, x9
  411b18:	b.cs	411b48 <__fxstatat@plt+0xe758>  // b.hs, b.nlast
  411b1c:	add	x9, x8, #0x1
  411b20:	mov	w10, #0xa                   	// #10
  411b24:	str	x9, [x0, #40]
  411b28:	strb	w10, [x8]
  411b2c:	ldp	x20, x19, [sp, #80]
  411b30:	ldp	x22, x21, [sp, #64]
  411b34:	ldp	x24, x23, [sp, #48]
  411b38:	ldp	x26, x25, [sp, #32]
  411b3c:	ldp	x28, x27, [sp, #16]
  411b40:	ldp	x29, x30, [sp], #96
  411b44:	ret
  411b48:	ldp	x20, x19, [sp, #80]
  411b4c:	ldp	x22, x21, [sp, #64]
  411b50:	ldp	x24, x23, [sp, #48]
  411b54:	ldp	x26, x25, [sp, #32]
  411b58:	ldp	x28, x27, [sp, #16]
  411b5c:	mov	w1, #0xa                   	// #10
  411b60:	ldp	x29, x30, [sp], #96
  411b64:	b	402fe0 <__overflow@plt>
  411b68:	stp	x29, x30, [sp, #-80]!
  411b6c:	stp	x24, x23, [sp, #32]
  411b70:	stp	x22, x21, [sp, #48]
  411b74:	mov	x21, x3
  411b78:	mov	x22, x2
  411b7c:	mov	x24, x1
  411b80:	mov	x23, x0
  411b84:	mov	x0, x1
  411b88:	mov	x1, x2
  411b8c:	mov	x2, x3
  411b90:	mov	x3, x4
  411b94:	str	x25, [sp, #16]
  411b98:	stp	x20, x19, [sp, #64]
  411b9c:	mov	x29, sp
  411ba0:	mov	x19, x5
  411ba4:	mov	x20, x4
  411ba8:	bl	411858 <__fxstatat@plt+0xe468>
  411bac:	tbz	x0, #63, 411c28 <__fxstatat@plt+0xe838>
  411bb0:	adrp	x8, 415000 <__fxstatat@plt+0x11c10>
  411bb4:	adrp	x9, 415000 <__fxstatat@plt+0x11c10>
  411bb8:	add	x8, x8, #0x900
  411bbc:	add	x9, x9, #0x8e5
  411bc0:	cmn	x0, #0x1
  411bc4:	csel	x1, x9, x8, eq  // eq = none
  411bc8:	mov	w2, #0x5                   	// #5
  411bcc:	mov	x0, xzr
  411bd0:	bl	403270 <dcgettext@plt>
  411bd4:	mov	x25, x0
  411bd8:	mov	w1, #0x8                   	// #8
  411bdc:	mov	w0, wzr
  411be0:	mov	x2, x24
  411be4:	bl	40dc00 <__fxstatat@plt+0xa810>
  411be8:	mov	x24, x0
  411bec:	mov	w0, #0x1                   	// #1
  411bf0:	mov	x1, x23
  411bf4:	bl	40e0ec <__fxstatat@plt+0xacfc>
  411bf8:	mov	x4, x0
  411bfc:	mov	w0, wzr
  411c00:	mov	w1, wzr
  411c04:	mov	x2, x25
  411c08:	mov	x3, x24
  411c0c:	bl	402bc0 <error@plt>
  411c10:	mov	x0, x22
  411c14:	mov	x1, x21
  411c18:	mov	x2, x20
  411c1c:	bl	411a18 <__fxstatat@plt+0xe628>
  411c20:	blr	x19
  411c24:	mov	x0, #0xffffffffffffffff    	// #-1
  411c28:	ldp	x20, x19, [sp, #64]
  411c2c:	ldp	x22, x21, [sp, #48]
  411c30:	ldp	x24, x23, [sp, #32]
  411c34:	ldr	x25, [sp, #16]
  411c38:	ldp	x29, x30, [sp], #80
  411c3c:	ret
  411c40:	stp	x29, x30, [sp, #-64]!
  411c44:	stp	x22, x21, [sp, #32]
  411c48:	stp	x20, x19, [sp, #48]
  411c4c:	ldr	x20, [x1]
  411c50:	str	x23, [sp, #16]
  411c54:	mov	x29, sp
  411c58:	cbz	x20, 411ca8 <__fxstatat@plt+0xe8b8>
  411c5c:	mov	x22, x2
  411c60:	mov	x23, x1
  411c64:	mov	x1, x2
  411c68:	mov	x2, x3
  411c6c:	mov	x19, x3
  411c70:	mov	x21, x0
  411c74:	bl	402ee0 <bcmp@plt>
  411c78:	cbz	w0, 411ca8 <__fxstatat@plt+0xe8b8>
  411c7c:	add	x22, x22, x19
  411c80:	add	x23, x23, #0x8
  411c84:	ldr	x20, [x23]
  411c88:	cbz	x20, 411ca8 <__fxstatat@plt+0xe8b8>
  411c8c:	mov	x0, x21
  411c90:	mov	x1, x22
  411c94:	mov	x2, x19
  411c98:	bl	402ee0 <bcmp@plt>
  411c9c:	add	x22, x22, x19
  411ca0:	add	x23, x23, #0x8
  411ca4:	cbnz	w0, 411c84 <__fxstatat@plt+0xe894>
  411ca8:	mov	x0, x20
  411cac:	ldp	x20, x19, [sp, #48]
  411cb0:	ldp	x22, x21, [sp, #32]
  411cb4:	ldr	x23, [sp, #16]
  411cb8:	ldp	x29, x30, [sp], #64
  411cbc:	ret
  411cc0:	stp	x29, x30, [sp, #-48]!
  411cc4:	str	x21, [sp, #16]
  411cc8:	stp	x20, x19, [sp, #32]
  411ccc:	mov	x29, sp
  411cd0:	mov	x20, x0
  411cd4:	bl	402d20 <__fpending@plt>
  411cd8:	ldr	w21, [x20]
  411cdc:	mov	x19, x0
  411ce0:	mov	x0, x20
  411ce4:	bl	412bd8 <__fxstatat@plt+0xf7e8>
  411ce8:	mov	w8, w0
  411cec:	tbnz	w21, #5, 411d20 <__fxstatat@plt+0xe930>
  411cf0:	cmp	w8, #0x0
  411cf4:	csetm	w0, ne  // ne = any
  411cf8:	cbnz	x19, 411d10 <__fxstatat@plt+0xe920>
  411cfc:	cbz	w8, 411d10 <__fxstatat@plt+0xe920>
  411d00:	bl	403310 <__errno_location@plt>
  411d04:	ldr	w8, [x0]
  411d08:	cmp	w8, #0x9
  411d0c:	csetm	w0, ne  // ne = any
  411d10:	ldp	x20, x19, [sp, #32]
  411d14:	ldr	x21, [sp, #16]
  411d18:	ldp	x29, x30, [sp], #48
  411d1c:	ret
  411d20:	cbnz	w8, 411d2c <__fxstatat@plt+0xe93c>
  411d24:	bl	403310 <__errno_location@plt>
  411d28:	str	wzr, [x0]
  411d2c:	mov	w0, #0xffffffff            	// #-1
  411d30:	ldp	x20, x19, [sp, #32]
  411d34:	ldr	x21, [sp, #16]
  411d38:	ldp	x29, x30, [sp], #48
  411d3c:	ret
  411d40:	stp	x29, x30, [sp, #-64]!
  411d44:	str	x23, [sp, #16]
  411d48:	stp	x22, x21, [sp, #32]
  411d4c:	stp	x20, x19, [sp, #48]
  411d50:	mov	x29, sp
  411d54:	bl	402c60 <opendir@plt>
  411d58:	mov	x19, x0
  411d5c:	cbz	x0, 411dc8 <__fxstatat@plt+0xe9d8>
  411d60:	mov	x0, x19
  411d64:	bl	4031f0 <dirfd@plt>
  411d68:	cmp	w0, #0x2
  411d6c:	b.hi	411dc8 <__fxstatat@plt+0xe9d8>  // b.pmore
  411d70:	mov	w1, #0x406                 	// #1030
  411d74:	mov	w2, #0x3                   	// #3
  411d78:	bl	412c6c <__fxstatat@plt+0xf87c>
  411d7c:	tbnz	w0, #31, 411da8 <__fxstatat@plt+0xe9b8>
  411d80:	mov	w22, w0
  411d84:	bl	402f90 <fdopendir@plt>
  411d88:	mov	x21, x0
  411d8c:	bl	403310 <__errno_location@plt>
  411d90:	ldr	w23, [x0]
  411d94:	mov	x20, x0
  411d98:	cbnz	x21, 411db8 <__fxstatat@plt+0xe9c8>
  411d9c:	mov	w0, w22
  411da0:	bl	402f60 <close@plt>
  411da4:	b	411db8 <__fxstatat@plt+0xe9c8>
  411da8:	bl	403310 <__errno_location@plt>
  411dac:	ldr	w23, [x0]
  411db0:	mov	x20, x0
  411db4:	mov	x21, xzr
  411db8:	mov	x0, x19
  411dbc:	bl	402f50 <closedir@plt>
  411dc0:	mov	x19, x21
  411dc4:	str	w23, [x20]
  411dc8:	mov	x0, x19
  411dcc:	ldp	x20, x19, [sp, #48]
  411dd0:	ldp	x22, x21, [sp, #32]
  411dd4:	ldr	x23, [sp, #16]
  411dd8:	ldp	x29, x30, [sp], #64
  411ddc:	ret
  411de0:	mov	x1, x0
  411de4:	mov	w0, wzr
  411de8:	b	402c90 <clock_gettime@plt>
  411dec:	sub	sp, sp, #0x20
  411df0:	mov	x1, sp
  411df4:	mov	w0, wzr
  411df8:	stp	x29, x30, [sp, #16]
  411dfc:	add	x29, sp, #0x10
  411e00:	bl	402c90 <clock_gettime@plt>
  411e04:	ldp	x0, x1, [sp]
  411e08:	ldp	x29, x30, [sp, #16]
  411e0c:	add	sp, sp, #0x20
  411e10:	ret
  411e14:	stp	x29, x30, [sp, #-32]!
  411e18:	mov	x1, xzr
  411e1c:	str	x19, [sp, #16]
  411e20:	mov	x29, sp
  411e24:	bl	4033d0 <setlocale@plt>
  411e28:	cbz	x0, 411e54 <__fxstatat@plt+0xea64>
  411e2c:	adrp	x1, 415000 <__fxstatat@plt+0x11c10>
  411e30:	add	x1, x1, #0x93a
  411e34:	mov	x19, x0
  411e38:	bl	403060 <strcmp@plt>
  411e3c:	cbz	w0, 411e64 <__fxstatat@plt+0xea74>
  411e40:	adrp	x1, 415000 <__fxstatat@plt+0x11c10>
  411e44:	add	x1, x1, #0x93c
  411e48:	mov	x0, x19
  411e4c:	bl	403060 <strcmp@plt>
  411e50:	cbz	w0, 411e64 <__fxstatat@plt+0xea74>
  411e54:	mov	w0, #0x1                   	// #1
  411e58:	ldr	x19, [sp, #16]
  411e5c:	ldp	x29, x30, [sp], #32
  411e60:	ret
  411e64:	mov	w0, wzr
  411e68:	ldr	x19, [sp, #16]
  411e6c:	ldp	x29, x30, [sp], #32
  411e70:	ret
  411e74:	ldrb	w9, [x0]
  411e78:	cbz	w9, 411ea0 <__fxstatat@plt+0xeab0>
  411e7c:	mov	x8, xzr
  411e80:	add	x10, x0, #0x1
  411e84:	ror	x8, x8, #55
  411e88:	add	x8, x8, w9, uxtb
  411e8c:	ldrb	w9, [x10], #1
  411e90:	cbnz	w9, 411e84 <__fxstatat@plt+0xea94>
  411e94:	udiv	x9, x8, x1
  411e98:	msub	x0, x9, x1, x8
  411e9c:	ret
  411ea0:	mov	x8, xzr
  411ea4:	udiv	x9, x8, x1
  411ea8:	msub	x0, x9, x1, x8
  411eac:	ret
  411eb0:	stp	x29, x30, [sp, #-16]!
  411eb4:	mov	w0, #0xe                   	// #14
  411eb8:	mov	x29, sp
  411ebc:	bl	402d90 <nl_langinfo@plt>
  411ec0:	adrp	x8, 415000 <__fxstatat@plt+0x11c10>
  411ec4:	add	x8, x8, #0x5ec
  411ec8:	cmp	x0, #0x0
  411ecc:	csel	x8, x8, x0, eq  // eq = none
  411ed0:	ldrb	w9, [x8]
  411ed4:	adrp	x10, 415000 <__fxstatat@plt+0x11c10>
  411ed8:	add	x10, x10, #0x942
  411edc:	cmp	w9, #0x0
  411ee0:	csel	x0, x10, x8, eq  // eq = none
  411ee4:	ldp	x29, x30, [sp], #16
  411ee8:	ret
  411eec:	sub	sp, sp, #0xe0
  411ef0:	stp	x26, x25, [sp, #160]
  411ef4:	stp	x24, x23, [sp, #176]
  411ef8:	stp	x22, x21, [sp, #192]
  411efc:	stp	x20, x19, [sp, #208]
  411f00:	mov	w22, w6
  411f04:	mov	w21, w5
  411f08:	mov	w23, w4
  411f0c:	mov	w24, w3
  411f10:	mov	w26, w2
  411f14:	mov	x20, x1
  411f18:	mov	w19, w0
  411f1c:	mov	x2, sp
  411f20:	stp	x29, x30, [sp, #128]
  411f24:	str	x27, [sp, #144]
  411f28:	add	x29, sp, #0x80
  411f2c:	tbnz	w0, #31, 411f48 <__fxstatat@plt+0xeb58>
  411f30:	mov	w0, wzr
  411f34:	mov	w1, w19
  411f38:	bl	403260 <__fxstat@plt>
  411f3c:	mov	w25, w0
  411f40:	cbnz	w0, 412038 <__fxstatat@plt+0xec48>
  411f44:	b	411f5c <__fxstatat@plt+0xeb6c>
  411f48:	mov	w0, wzr
  411f4c:	mov	x1, x20
  411f50:	bl	403340 <__xstat@plt>
  411f54:	mov	w25, w0
  411f58:	cbnz	w0, 412038 <__fxstatat@plt+0xec48>
  411f5c:	ldr	w27, [sp, #16]
  411f60:	and	w8, w27, #0xf000
  411f64:	cmp	w8, #0x4, lsl #12
  411f68:	b.ne	411fd8 <__fxstatat@plt+0xebe8>  // b.any
  411f6c:	cmn	w24, #0x1
  411f70:	b.eq	411f80 <__fxstatat@plt+0xeb90>  // b.none
  411f74:	ldr	w8, [sp, #24]
  411f78:	cmp	w8, w24
  411f7c:	b.ne	411fec <__fxstatat@plt+0xebfc>  // b.any
  411f80:	cmn	w23, #0x1
  411f84:	b.eq	411f94 <__fxstatat@plt+0xeba4>  // b.none
  411f88:	ldr	w8, [sp, #28]
  411f8c:	cmp	w8, w23
  411f90:	b.ne	411fec <__fxstatat@plt+0xebfc>  // b.any
  411f94:	mov	w8, wzr
  411f98:	eor	w9, w27, w21
  411f9c:	orr	w8, w8, w9
  411fa0:	tst	w8, w22
  411fa4:	b.eq	41209c <__fxstatat@plt+0xecac>  // b.none
  411fa8:	bic	w8, w27, w22
  411fac:	and	w8, w8, #0xfff
  411fb0:	orr	w1, w8, w21
  411fb4:	tbnz	w19, #31, 412020 <__fxstatat@plt+0xec30>
  411fb8:	mov	w0, w19
  411fbc:	bl	402eb0 <fchmod@plt>
  411fc0:	mov	w25, w0
  411fc4:	cbnz	w25, 412040 <__fxstatat@plt+0xec50>
  411fc8:	mov	w0, w19
  411fcc:	bl	402f60 <close@plt>
  411fd0:	mov	w25, w0
  411fd4:	b	412058 <__fxstatat@plt+0xec68>
  411fd8:	bl	403310 <__errno_location@plt>
  411fdc:	mov	w8, #0x14                  	// #20
  411fe0:	mov	w25, #0xffffffff            	// #-1
  411fe4:	str	w8, [x0]
  411fe8:	b	412038 <__fxstatat@plt+0xec48>
  411fec:	tbnz	w19, #31, 412004 <__fxstatat@plt+0xec14>
  411ff0:	mov	w0, w19
  411ff4:	mov	w1, w24
  411ff8:	mov	w2, w23
  411ffc:	bl	403390 <fchown@plt>
  412000:	b	412030 <__fxstatat@plt+0xec40>
  412004:	mov	x0, x20
  412008:	mov	w1, w24
  41200c:	mov	w2, w23
  412010:	cmn	w26, #0x1
  412014:	b.eq	41202c <__fxstatat@plt+0xec3c>  // b.none
  412018:	bl	4030a0 <lchown@plt>
  41201c:	b	412030 <__fxstatat@plt+0xec40>
  412020:	mov	x0, x20
  412024:	bl	402dd0 <chmod@plt>
  412028:	b	411fd0 <__fxstatat@plt+0xebe0>
  41202c:	bl	403350 <chown@plt>
  412030:	mov	w25, w0
  412034:	cbz	w0, 41207c <__fxstatat@plt+0xec8c>
  412038:	tbnz	w19, #31, 412058 <__fxstatat@plt+0xec68>
  41203c:	cbz	w25, 411fc8 <__fxstatat@plt+0xebd8>
  412040:	bl	403310 <__errno_location@plt>
  412044:	ldr	w21, [x0]
  412048:	mov	x20, x0
  41204c:	mov	w0, w19
  412050:	bl	402f60 <close@plt>
  412054:	str	w21, [x20]
  412058:	mov	w0, w25
  41205c:	ldp	x20, x19, [sp, #208]
  412060:	ldp	x22, x21, [sp, #192]
  412064:	ldp	x24, x23, [sp, #176]
  412068:	ldp	x26, x25, [sp, #160]
  41206c:	ldr	x27, [sp, #144]
  412070:	ldp	x29, x30, [sp, #128]
  412074:	add	sp, sp, #0xe0
  412078:	ret
  41207c:	mov	w9, #0x49                  	// #73
  412080:	and	w8, w27, #0xc00
  412084:	tst	w27, w9
  412088:	csel	w8, wzr, w8, eq  // eq = none
  41208c:	eor	w9, w27, w21
  412090:	orr	w8, w8, w9
  412094:	tst	w8, w22
  412098:	b.ne	411fa8 <__fxstatat@plt+0xebb8>  // b.any
  41209c:	mov	w25, wzr
  4120a0:	tbz	w19, #31, 41203c <__fxstatat@plt+0xec4c>
  4120a4:	b	412058 <__fxstatat@plt+0xec68>
  4120a8:	sub	sp, sp, #0xe0
  4120ac:	stp	x29, x30, [sp, #208]
  4120b0:	add	x29, sp, #0xd0
  4120b4:	stp	x3, x4, [x29, #-72]
  4120b8:	stp	x5, x6, [x29, #-56]
  4120bc:	stur	x7, [x29, #-40]
  4120c0:	stp	q1, q2, [sp, #16]
  4120c4:	stp	q3, q4, [sp, #48]
  4120c8:	str	q0, [sp]
  4120cc:	stp	q5, q6, [sp, #80]
  4120d0:	str	q7, [sp, #112]
  4120d4:	tbnz	w2, #6, 4120e0 <__fxstatat@plt+0xecf0>
  4120d8:	mov	w3, wzr
  4120dc:	b	412138 <__fxstatat@plt+0xed48>
  4120e0:	mov	x9, #0xffffffffffffffd8    	// #-40
  4120e4:	mov	x11, sp
  4120e8:	sub	x12, x29, #0x48
  4120ec:	movk	x9, #0xff80, lsl #32
  4120f0:	add	x10, x29, #0x10
  4120f4:	mov	x8, #0xffffffffffffffd8    	// #-40
  4120f8:	add	x11, x11, #0x80
  4120fc:	add	x12, x12, #0x28
  412100:	stp	x11, x9, [x29, #-16]
  412104:	stp	x10, x12, [x29, #-32]
  412108:	tbz	w8, #31, 412128 <__fxstatat@plt+0xed38>
  41210c:	add	w9, w8, #0x8
  412110:	cmn	w8, #0x8
  412114:	stur	w9, [x29, #-8]
  412118:	b.gt	412128 <__fxstatat@plt+0xed38>
  41211c:	ldur	x9, [x29, #-24]
  412120:	add	x8, x9, x8
  412124:	b	412134 <__fxstatat@plt+0xed44>
  412128:	ldur	x8, [x29, #-32]
  41212c:	add	x9, x8, #0x8
  412130:	stur	x9, [x29, #-32]
  412134:	ldr	w3, [x8]
  412138:	bl	4032f0 <openat@plt>
  41213c:	bl	40f258 <__fxstatat@plt+0xbe68>
  412140:	ldp	x29, x30, [sp, #208]
  412144:	add	sp, sp, #0xe0
  412148:	ret
  41214c:	stp	x29, x30, [sp, #-32]!
  412150:	str	x19, [sp, #16]
  412154:	mov	x19, x0
  412158:	mov	w0, #0x18                  	// #24
  41215c:	mov	x29, sp
  412160:	bl	410864 <__fxstatat@plt+0xd474>
  412164:	str	x19, [x0]
  412168:	ldr	x19, [sp, #16]
  41216c:	stp	xzr, xzr, [x0, #8]
  412170:	ldp	x29, x30, [sp], #32
  412174:	ret
  412178:	stp	x29, x30, [sp, #-32]!
  41217c:	str	x19, [sp, #16]
  412180:	mov	x29, sp
  412184:	bl	412324 <__fxstatat@plt+0xef34>
  412188:	cbz	x0, 4121a0 <__fxstatat@plt+0xedb0>
  41218c:	mov	x19, x0
  412190:	mov	w0, #0x18                  	// #24
  412194:	bl	410864 <__fxstatat@plt+0xd474>
  412198:	stp	xzr, xzr, [x0, #8]
  41219c:	str	x19, [x0]
  4121a0:	ldr	x19, [sp, #16]
  4121a4:	ldp	x29, x30, [sp], #32
  4121a8:	ret
  4121ac:	ldr	x0, [x0]
  4121b0:	ret
  4121b4:	sub	sp, sp, #0x60
  4121b8:	stp	x29, x30, [sp, #16]
  4121bc:	stp	x26, x25, [sp, #32]
  4121c0:	stp	x24, x23, [sp, #48]
  4121c4:	stp	x22, x21, [sp, #64]
  4121c8:	stp	x20, x19, [sp, #80]
  4121cc:	mov	x22, x0
  4121d0:	ldr	x20, [x0]
  4121d4:	ldr	x25, [x22, #8]!
  4121d8:	ldr	x24, [x0, #16]
  4121dc:	mov	x19, x0
  4121e0:	mov	x21, x1
  4121e4:	add	x23, x1, #0x1
  4121e8:	add	x29, sp, #0x10
  4121ec:	cmp	x24, x21
  4121f0:	b.cs	412244 <__fxstatat@plt+0xee54>  // b.hs, b.nlast
  4121f4:	mov	x2, xzr
  4121f8:	mov	x8, x24
  4121fc:	mov	w9, #0xff                  	// #255
  412200:	bfi	x9, x8, #8, #56
  412204:	cmp	x9, x21
  412208:	add	x2, x2, #0x1
  41220c:	mov	x8, x9
  412210:	b.cc	4121fc <__fxstatat@plt+0xee0c>  // b.lo, b.ul, b.last
  412214:	add	x1, sp, #0x8
  412218:	mov	x0, x20
  41221c:	add	x26, sp, #0x8
  412220:	bl	412574 <__fxstatat@plt+0xf184>
  412224:	ldrb	w8, [x26], #1
  412228:	mov	w9, #0xff                  	// #255
  41222c:	bfi	x9, x24, #8, #56
  412230:	cmp	x9, x21
  412234:	bfi	x8, x25, #8, #56
  412238:	mov	x25, x8
  41223c:	mov	x24, x9
  412240:	b.cc	412224 <__fxstatat@plt+0xee34>  // b.lo, b.ul, b.last
  412244:	mov	x0, x25
  412248:	subs	x10, x24, x21
  41224c:	b.eq	41227c <__fxstatat@plt+0xee8c>  // b.none
  412250:	udiv	x8, x10, x23
  412254:	msub	x10, x8, x23, x10
  412258:	udiv	x9, x0, x23
  41225c:	sub	x11, x24, x10
  412260:	msub	x25, x9, x23, x0
  412264:	cmp	x0, x11
  412268:	sub	x24, x10, #0x1
  41226c:	b.hi	4121ec <__fxstatat@plt+0xedfc>  // b.pmore
  412270:	mov	x0, x25
  412274:	stp	x9, x8, [x19, #8]
  412278:	b	412280 <__fxstatat@plt+0xee90>
  41227c:	stp	xzr, xzr, [x22]
  412280:	ldp	x20, x19, [sp, #80]
  412284:	ldp	x22, x21, [sp, #64]
  412288:	ldp	x24, x23, [sp, #48]
  41228c:	ldp	x26, x25, [sp, #32]
  412290:	ldp	x29, x30, [sp, #16]
  412294:	add	sp, sp, #0x60
  412298:	ret
  41229c:	stp	x29, x30, [sp, #-32]!
  4122a0:	mov	w1, #0x18                  	// #24
  4122a4:	mov	x2, #0xffffffffffffffff    	// #-1
  4122a8:	str	x19, [sp, #16]
  4122ac:	mov	x29, sp
  4122b0:	mov	x19, x0
  4122b4:	bl	403210 <__explicit_bzero_chk@plt>
  4122b8:	mov	x0, x19
  4122bc:	ldr	x19, [sp, #16]
  4122c0:	ldp	x29, x30, [sp], #32
  4122c4:	b	4030e0 <free@plt>
  4122c8:	stp	x29, x30, [sp, #-48]!
  4122cc:	stp	x22, x21, [sp, #16]
  4122d0:	stp	x20, x19, [sp, #32]
  4122d4:	mov	x19, x0
  4122d8:	ldr	x0, [x0]
  4122dc:	mov	x29, sp
  4122e0:	bl	4126c8 <__fxstatat@plt+0xf2d8>
  4122e4:	mov	w20, w0
  4122e8:	bl	403310 <__errno_location@plt>
  4122ec:	ldr	w22, [x0]
  4122f0:	mov	x21, x0
  4122f4:	mov	w1, #0x18                  	// #24
  4122f8:	mov	x2, #0xffffffffffffffff    	// #-1
  4122fc:	mov	x0, x19
  412300:	bl	403210 <__explicit_bzero_chk@plt>
  412304:	mov	x0, x19
  412308:	bl	4030e0 <free@plt>
  41230c:	str	w22, [x21]
  412310:	mov	w0, w20
  412314:	ldp	x20, x19, [sp, #32]
  412318:	ldp	x22, x21, [sp, #16]
  41231c:	ldp	x29, x30, [sp], #48
  412320:	ret
  412324:	sub	sp, sp, #0x40
  412328:	stp	x29, x30, [sp, #16]
  41232c:	stp	x22, x21, [sp, #32]
  412330:	stp	x20, x19, [sp, #48]
  412334:	add	x29, sp, #0x10
  412338:	cbz	x1, 41239c <__fxstatat@plt+0xefac>
  41233c:	mov	x21, x1
  412340:	mov	x20, x0
  412344:	cbz	x0, 4123bc <__fxstatat@plt+0xefcc>
  412348:	adrp	x1, 415000 <__fxstatat@plt+0x11c10>
  41234c:	add	x1, x1, #0x948
  412350:	mov	x0, x20
  412354:	bl	412f58 <__fxstatat@plt+0xfb68>
  412358:	cbz	x0, 412428 <__fxstatat@plt+0xf038>
  41235c:	mov	x22, x0
  412360:	mov	w0, #0x1038                	// #4152
  412364:	bl	410864 <__fxstatat@plt+0xd474>
  412368:	adrp	x8, 412000 <__fxstatat@plt+0xec10>
  41236c:	add	x8, x8, #0x714
  412370:	cmp	x21, #0x1, lsl #12
  412374:	mov	w9, #0x1000                	// #4096
  412378:	mov	x19, x0
  41237c:	stp	x8, x20, [x0, #8]
  412380:	add	x1, x0, #0x18
  412384:	str	x22, [x0]
  412388:	csel	x3, x21, x9, cc  // cc = lo, ul, last
  41238c:	mov	x0, x22
  412390:	mov	w2, wzr
  412394:	bl	402cb0 <setvbuf@plt>
  412398:	b	41254c <__fxstatat@plt+0xf15c>
  41239c:	mov	w0, #0x1038                	// #4152
  4123a0:	bl	410864 <__fxstatat@plt+0xd474>
  4123a4:	adrp	x8, 412000 <__fxstatat@plt+0xec10>
  4123a8:	add	x8, x8, #0x714
  4123ac:	mov	x19, x0
  4123b0:	stp	xzr, x8, [x0]
  4123b4:	str	xzr, [x0, #16]
  4123b8:	b	41254c <__fxstatat@plt+0xf15c>
  4123bc:	mov	w0, #0x1038                	// #4152
  4123c0:	bl	410864 <__fxstatat@plt+0xd474>
  4123c4:	adrp	x8, 412000 <__fxstatat@plt+0xec10>
  4123c8:	add	x8, x8, #0x714
  4123cc:	mov	x19, x0
  4123d0:	add	x20, x0, #0x20
  4123d4:	stp	xzr, x8, [x0]
  4123d8:	stp	xzr, xzr, [x0, #16]
  4123dc:	adrp	x0, 415000 <__fxstatat@plt+0x11c10>
  4123e0:	add	x0, x0, #0x96a
  4123e4:	mov	w1, wzr
  4123e8:	bl	402de0 <open@plt>
  4123ec:	tbnz	w0, #31, 412430 <__fxstatat@plt+0xf040>
  4123f0:	cmp	x21, #0x800
  4123f4:	mov	w8, #0x800                 	// #2048
  4123f8:	csel	x2, x21, x8, cc  // cc = lo, ul, last
  4123fc:	mov	x1, x20
  412400:	mov	w22, w0
  412404:	bl	403230 <read@plt>
  412408:	mov	x21, x0
  41240c:	mov	w0, w22
  412410:	bl	402f60 <close@plt>
  412414:	cmp	x21, #0x1
  412418:	b.lt	412430 <__fxstatat@plt+0xf040>  // b.tstop
  41241c:	cmp	x21, #0x7ff
  412420:	b.ls	412434 <__fxstatat@plt+0xf044>  // b.plast
  412424:	b	412544 <__fxstatat@plt+0xf154>
  412428:	mov	x19, xzr
  41242c:	b	41254c <__fxstatat@plt+0xf15c>
  412430:	mov	x21, xzr
  412434:	mov	w8, #0x800                 	// #2048
  412438:	sub	x8, x8, x21
  41243c:	cmp	x8, #0x10
  412440:	mov	w9, #0x10                  	// #16
  412444:	mov	x0, sp
  412448:	mov	x1, xzr
  41244c:	csel	x22, x8, x9, cc  // cc = lo, ul, last
  412450:	bl	402e90 <gettimeofday@plt>
  412454:	add	x0, x20, x21
  412458:	mov	x1, sp
  41245c:	mov	x2, x22
  412460:	bl	402b50 <memcpy@plt>
  412464:	add	x22, x22, x21
  412468:	cmp	x22, #0x7ff
  41246c:	b.hi	412544 <__fxstatat@plt+0xf154>  // b.pmore
  412470:	mov	w8, #0x800                 	// #2048
  412474:	sub	x8, x8, x22
  412478:	cmp	x8, #0x4
  41247c:	mov	w9, #0x4                   	// #4
  412480:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  412484:	bl	402d80 <getpid@plt>
  412488:	str	w0, [sp]
  41248c:	add	x0, x20, x22
  412490:	mov	x1, sp
  412494:	mov	x2, x21
  412498:	bl	402b50 <memcpy@plt>
  41249c:	add	x22, x21, x22
  4124a0:	cmp	x22, #0x7ff
  4124a4:	b.hi	412544 <__fxstatat@plt+0xf154>  // b.pmore
  4124a8:	mov	w8, #0x800                 	// #2048
  4124ac:	sub	x8, x8, x22
  4124b0:	cmp	x8, #0x4
  4124b4:	mov	w9, #0x4                   	// #4
  4124b8:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  4124bc:	bl	402e00 <getppid@plt>
  4124c0:	str	w0, [sp]
  4124c4:	add	x0, x20, x22
  4124c8:	mov	x1, sp
  4124cc:	mov	x2, x21
  4124d0:	bl	402b50 <memcpy@plt>
  4124d4:	add	x22, x21, x22
  4124d8:	cmp	x22, #0x7ff
  4124dc:	b.hi	412544 <__fxstatat@plt+0xf154>  // b.pmore
  4124e0:	mov	w8, #0x800                 	// #2048
  4124e4:	sub	x8, x8, x22
  4124e8:	cmp	x8, #0x4
  4124ec:	mov	w9, #0x4                   	// #4
  4124f0:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  4124f4:	bl	402c50 <getuid@plt>
  4124f8:	str	w0, [sp]
  4124fc:	add	x0, x20, x22
  412500:	mov	x1, sp
  412504:	mov	x2, x21
  412508:	bl	402b50 <memcpy@plt>
  41250c:	add	x22, x21, x22
  412510:	cmp	x22, #0x7ff
  412514:	b.hi	412544 <__fxstatat@plt+0xf154>  // b.pmore
  412518:	mov	w8, #0x800                 	// #2048
  41251c:	sub	x8, x8, x22
  412520:	cmp	x8, #0x4
  412524:	mov	w9, #0x4                   	// #4
  412528:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  41252c:	bl	403110 <getgid@plt>
  412530:	str	w0, [sp]
  412534:	add	x0, x20, x22
  412538:	mov	x1, sp
  41253c:	mov	x2, x21
  412540:	bl	402b50 <memcpy@plt>
  412544:	mov	x0, x20
  412548:	bl	4129cc <__fxstatat@plt+0xf5dc>
  41254c:	mov	x0, x19
  412550:	ldp	x20, x19, [sp, #48]
  412554:	ldp	x22, x21, [sp, #32]
  412558:	ldp	x29, x30, [sp, #16]
  41255c:	add	sp, sp, #0x40
  412560:	ret
  412564:	str	x1, [x0, #8]
  412568:	ret
  41256c:	str	x1, [x0, #16]
  412570:	ret
  412574:	stp	x29, x30, [sp, #-80]!
  412578:	stp	x24, x23, [sp, #32]
  41257c:	stp	x22, x21, [sp, #48]
  412580:	stp	x20, x19, [sp, #64]
  412584:	ldr	x3, [x0]
  412588:	mov	x21, x2
  41258c:	mov	x19, x0
  412590:	mov	x20, x1
  412594:	str	x25, [sp, #16]
  412598:	mov	x29, sp
  41259c:	cbz	x3, 41260c <__fxstatat@plt+0xf21c>
  4125a0:	mov	w1, #0x1                   	// #1
  4125a4:	mov	x0, x20
  4125a8:	mov	x2, x21
  4125ac:	bl	403000 <fread_unlocked@plt>
  4125b0:	mov	x23, x0
  4125b4:	bl	403310 <__errno_location@plt>
  4125b8:	subs	x21, x21, x23
  4125bc:	b.eq	4126b0 <__fxstatat@plt+0xf2c0>  // b.none
  4125c0:	mov	x22, x0
  4125c4:	ldr	x8, [x19]
  4125c8:	ldr	w9, [x22]
  4125cc:	add	x20, x20, x23
  4125d0:	ldr	w8, [x8]
  4125d4:	lsl	w8, w8, #26
  4125d8:	and	w8, w9, w8, asr #31
  4125dc:	str	w8, [x22]
  4125e0:	ldp	x8, x0, [x19, #8]
  4125e4:	blr	x8
  4125e8:	ldr	x3, [x19]
  4125ec:	mov	w1, #0x1                   	// #1
  4125f0:	mov	x0, x20
  4125f4:	mov	x2, x21
  4125f8:	bl	403000 <fread_unlocked@plt>
  4125fc:	mov	x23, x0
  412600:	subs	x21, x21, x0
  412604:	b.ne	4125c4 <__fxstatat@plt+0xf1d4>  // b.any
  412608:	b	4126b0 <__fxstatat@plt+0xf2c0>
  41260c:	ldr	x24, [x19, #24]
  412610:	add	x22, x19, #0x838
  412614:	sub	x8, x22, x24
  412618:	cmp	x24, x21
  41261c:	add	x1, x8, #0x800
  412620:	b.cs	412690 <__fxstatat@plt+0xf2a0>  // b.hs, b.nlast
  412624:	add	x23, x19, #0x20
  412628:	mov	w25, #0x800                 	// #2048
  41262c:	b	41264c <__fxstatat@plt+0xf25c>
  412630:	mov	x0, x23
  412634:	mov	x1, x22
  412638:	bl	412784 <__fxstatat@plt+0xf394>
  41263c:	cmp	x21, #0x800
  412640:	mov	x1, x22
  412644:	mov	w24, #0x800                 	// #2048
  412648:	b.ls	412698 <__fxstatat@plt+0xf2a8>  // b.plast
  41264c:	mov	x0, x20
  412650:	mov	x2, x24
  412654:	bl	402b50 <memcpy@plt>
  412658:	add	x20, x20, x24
  41265c:	tst	x20, #0x7
  412660:	sub	x21, x21, x24
  412664:	b.ne	412630 <__fxstatat@plt+0xf240>  // b.any
  412668:	cmp	x21, #0x800
  41266c:	b.cc	412630 <__fxstatat@plt+0xf240>  // b.lo, b.ul, b.last
  412670:	mov	x0, x23
  412674:	mov	x1, x20
  412678:	bl	412784 <__fxstatat@plt+0xf394>
  41267c:	subs	x21, x21, #0x800
  412680:	add	x20, x20, #0x800
  412684:	b.ne	412668 <__fxstatat@plt+0xf278>  // b.any
  412688:	mov	x8, xzr
  41268c:	b	4126ac <__fxstatat@plt+0xf2bc>
  412690:	mov	x25, x24
  412694:	mov	x22, x1
  412698:	mov	x0, x20
  41269c:	mov	x1, x22
  4126a0:	mov	x2, x21
  4126a4:	bl	402b50 <memcpy@plt>
  4126a8:	sub	x8, x25, x21
  4126ac:	str	x8, [x19, #24]
  4126b0:	ldp	x20, x19, [sp, #64]
  4126b4:	ldp	x22, x21, [sp, #48]
  4126b8:	ldp	x24, x23, [sp, #32]
  4126bc:	ldr	x25, [sp, #16]
  4126c0:	ldp	x29, x30, [sp], #80
  4126c4:	ret
  4126c8:	stp	x29, x30, [sp, #-32]!
  4126cc:	stp	x20, x19, [sp, #16]
  4126d0:	ldr	x19, [x0]
  4126d4:	mov	w1, #0x1038                	// #4152
  4126d8:	mov	x2, #0xffffffffffffffff    	// #-1
  4126dc:	mov	x29, sp
  4126e0:	mov	x20, x0
  4126e4:	bl	403210 <__explicit_bzero_chk@plt>
  4126e8:	mov	x0, x20
  4126ec:	bl	4030e0 <free@plt>
  4126f0:	cbz	x19, 412704 <__fxstatat@plt+0xf314>
  4126f4:	mov	x0, x19
  4126f8:	ldp	x20, x19, [sp, #16]
  4126fc:	ldp	x29, x30, [sp], #32
  412700:	b	412bd8 <__fxstatat@plt+0xf7e8>
  412704:	ldp	x20, x19, [sp, #16]
  412708:	mov	w0, wzr
  41270c:	ldp	x29, x30, [sp], #32
  412710:	ret
  412714:	stp	x29, x30, [sp, #-48]!
  412718:	stp	x22, x21, [sp, #16]
  41271c:	stp	x20, x19, [sp, #32]
  412720:	mov	x29, sp
  412724:	cbz	x0, 412780 <__fxstatat@plt+0xf390>
  412728:	adrp	x8, 426000 <__fxstatat@plt+0x22c10>
  41272c:	ldr	w20, [x8, #1176]
  412730:	mov	x19, x0
  412734:	bl	403310 <__errno_location@plt>
  412738:	ldr	w21, [x0]
  41273c:	adrp	x8, 415000 <__fxstatat@plt+0x11c10>
  412740:	adrp	x9, 415000 <__fxstatat@plt+0x11c10>
  412744:	add	x8, x8, #0x95b
  412748:	add	x9, x9, #0x94b
  41274c:	cmp	w21, #0x0
  412750:	csel	x1, x9, x8, eq  // eq = none
  412754:	mov	w2, #0x5                   	// #5
  412758:	mov	x0, xzr
  41275c:	bl	403270 <dcgettext@plt>
  412760:	mov	x22, x0
  412764:	mov	x0, x19
  412768:	bl	40e0fc <__fxstatat@plt+0xad0c>
  41276c:	mov	x3, x0
  412770:	mov	w0, w20
  412774:	mov	w1, w21
  412778:	mov	x2, x22
  41277c:	bl	402bc0 <error@plt>
  412780:	bl	402fb0 <abort@plt>
  412784:	ldr	x9, [x0, #2064]
  412788:	ldr	x10, [x0, #2056]
  41278c:	ldr	x13, [x0, #2048]
  412790:	mov	x8, xzr
  412794:	add	x9, x9, #0x1
  412798:	add	x15, x9, x10
  41279c:	add	x10, x0, #0x400
  4127a0:	str	x9, [x0, #2064]
  4127a4:	add	x9, x0, x8
  4127a8:	ldr	x11, [x9]
  4127ac:	ldr	x12, [x9, #1024]
  4127b0:	eon	x13, x13, x13, lsl #21
  4127b4:	and	x14, x11, #0x7f8
  4127b8:	ldr	x14, [x0, x14]
  4127bc:	add	x12, x13, x12
  4127c0:	add	x13, x12, x15
  4127c4:	eor	x12, x12, x12, lsr #5
  4127c8:	add	x13, x13, x14
  4127cc:	str	x13, [x9]
  4127d0:	lsr	x13, x13, #8
  4127d4:	and	x13, x13, #0x7f8
  4127d8:	ldr	x13, [x0, x13]
  4127dc:	add	x14, x1, x8
  4127e0:	add	x8, x8, #0x20
  4127e4:	add	x11, x13, x11
  4127e8:	str	x11, [x14]
  4127ec:	ldr	x13, [x9, #8]
  4127f0:	ldr	x15, [x9, #1032]
  4127f4:	and	x16, x13, #0x7f8
  4127f8:	ldr	x16, [x0, x16]
  4127fc:	add	x12, x15, x12
  412800:	add	x11, x12, x11
  412804:	eor	x12, x12, x12, lsl #12
  412808:	add	x11, x11, x16
  41280c:	str	x11, [x9, #8]
  412810:	lsr	x11, x11, #8
  412814:	and	x11, x11, #0x7f8
  412818:	ldr	x11, [x0, x11]
  41281c:	add	x11, x11, x13
  412820:	str	x11, [x14, #8]
  412824:	ldr	x13, [x9, #16]
  412828:	ldr	x15, [x9, #1040]
  41282c:	and	x16, x13, #0x7f8
  412830:	ldr	x16, [x0, x16]
  412834:	add	x12, x15, x12
  412838:	add	x11, x12, x11
  41283c:	eor	x12, x12, x12, lsr #33
  412840:	add	x11, x11, x16
  412844:	str	x11, [x9, #16]
  412848:	lsr	x11, x11, #8
  41284c:	and	x11, x11, #0x7f8
  412850:	ldr	x11, [x0, x11]
  412854:	add	x11, x11, x13
  412858:	str	x11, [x14, #16]
  41285c:	ldr	x15, [x9, #24]
  412860:	ldr	x13, [x9, #1048]
  412864:	and	x16, x15, #0x7f8
  412868:	ldr	x16, [x0, x16]
  41286c:	add	x13, x13, x12
  412870:	add	x11, x13, x11
  412874:	add	x11, x11, x16
  412878:	str	x11, [x9, #24]
  41287c:	lsr	x9, x11, #8
  412880:	and	x9, x9, #0x7f8
  412884:	ldr	x11, [x0, x9]
  412888:	add	x9, x0, x8
  41288c:	cmp	x9, x10
  412890:	add	x15, x11, x15
  412894:	str	x15, [x14, #24]
  412898:	b.cc	4127a4 <__fxstatat@plt+0xf3b4>  // b.lo, b.ul, b.last
  41289c:	mov	x10, xzr
  4128a0:	add	x11, x0, #0x800
  4128a4:	add	x12, x1, x8
  4128a8:	ldr	x16, [x9, x10]
  4128ac:	add	x14, x9, x10
  4128b0:	sub	x17, x14, #0x400
  4128b4:	ldr	x17, [x17]
  4128b8:	and	x18, x16, #0x7f8
  4128bc:	ldr	x18, [x0, x18]
  4128c0:	eon	x13, x13, x13, lsl #21
  4128c4:	add	x13, x13, x17
  4128c8:	add	x15, x13, x15
  4128cc:	add	x15, x15, x18
  4128d0:	str	x15, [x9, x10]
  4128d4:	lsr	x15, x15, #8
  4128d8:	and	x15, x15, #0x7f8
  4128dc:	ldr	x15, [x0, x15]
  4128e0:	add	x17, x0, x10
  4128e4:	add	x17, x17, x8
  4128e8:	sub	x18, x14, #0x3f8
  4128ec:	add	x15, x15, x16
  4128f0:	str	x15, [x12, x10]
  4128f4:	ldr	x16, [x17, #8]
  4128f8:	ldr	x18, [x18]
  4128fc:	eor	x13, x13, x13, lsr #5
  412900:	and	x2, x16, #0x7f8
  412904:	ldr	x2, [x0, x2]
  412908:	add	x13, x18, x13
  41290c:	add	x15, x13, x15
  412910:	add	x18, x1, x10
  412914:	add	x15, x15, x2
  412918:	str	x15, [x17, #8]
  41291c:	lsr	x15, x15, #8
  412920:	and	x15, x15, #0x7f8
  412924:	ldr	x15, [x0, x15]
  412928:	add	x18, x18, x8
  41292c:	sub	x2, x14, #0x3f0
  412930:	eor	x13, x13, x13, lsl #12
  412934:	add	x15, x15, x16
  412938:	str	x15, [x18, #8]
  41293c:	ldr	x16, [x17, #16]
  412940:	ldr	x2, [x2]
  412944:	and	x3, x16, #0x7f8
  412948:	ldr	x3, [x0, x3]
  41294c:	add	x13, x2, x13
  412950:	add	x15, x13, x15
  412954:	eor	x13, x13, x13, lsr #33
  412958:	add	x15, x15, x3
  41295c:	str	x15, [x17, #16]
  412960:	lsr	x15, x15, #8
  412964:	and	x15, x15, #0x7f8
  412968:	ldr	x15, [x0, x15]
  41296c:	add	x15, x15, x16
  412970:	str	x15, [x18, #16]
  412974:	ldr	x16, [x17, #24]
  412978:	sub	x18, x14, #0x3e8
  41297c:	ldr	x18, [x18]
  412980:	add	x14, x14, #0x20
  412984:	and	x2, x16, #0x7f8
  412988:	ldr	x2, [x0, x2]
  41298c:	add	x13, x18, x13
  412990:	add	x15, x13, x15
  412994:	cmp	x14, x11
  412998:	add	x15, x15, x2
  41299c:	str	x15, [x17, #24]
  4129a0:	lsr	x15, x15, #8
  4129a4:	and	x15, x15, #0x7f8
  4129a8:	ldr	x15, [x0, x15]
  4129ac:	add	x17, x12, x10
  4129b0:	add	x10, x10, #0x20
  4129b4:	add	x15, x15, x16
  4129b8:	str	x15, [x17, #24]
  4129bc:	b.cc	4128a8 <__fxstatat@plt+0xf4b8>  // b.lo, b.ul, b.last
  4129c0:	str	x13, [x0, #2048]
  4129c4:	str	x15, [x0, #2056]
  4129c8:	ret
  4129cc:	mov	x11, #0x4b7c                	// #19324
  4129d0:	mov	x12, #0xc862                	// #51298
  4129d4:	mov	x15, #0x12a0                	// #4768
  4129d8:	mov	x13, #0x5524                	// #21796
  4129dc:	mov	x16, #0xe0ce                	// #57550
  4129e0:	mov	x14, #0x9315                	// #37653
  4129e4:	mov	x17, #0x89ed                	// #35309
  4129e8:	mov	x8, #0xc0ab                	// #49323
  4129ec:	movk	x11, #0xa288, lsl #16
  4129f0:	movk	x12, #0xc73a, lsl #16
  4129f4:	movk	x15, #0x3d47, lsl #16
  4129f8:	movk	x13, #0x4a59, lsl #16
  4129fc:	movk	x16, #0x8355, lsl #16
  412a00:	movk	x14, #0xa5a0, lsl #16
  412a04:	movk	x17, #0xcbfc, lsl #16
  412a08:	movk	x8, #0x6c44, lsl #16
  412a0c:	movk	x11, #0x4677, lsl #32
  412a10:	movk	x12, #0xb322, lsl #32
  412a14:	movk	x15, #0xa505, lsl #32
  412a18:	movk	x13, #0x2e82, lsl #32
  412a1c:	movk	x16, #0x53db, lsl #32
  412a20:	movk	x14, #0x4a0f, lsl #32
  412a24:	movk	x17, #0x5bf2, lsl #32
  412a28:	movk	x8, #0x704f, lsl #32
  412a2c:	add	x9, x0, #0x20
  412a30:	movk	x11, #0x647c, lsl #48
  412a34:	movk	x12, #0xb9f8, lsl #48
  412a38:	movk	x15, #0x8c0e, lsl #48
  412a3c:	movk	x13, #0xb29b, lsl #48
  412a40:	movk	x16, #0x82f0, lsl #48
  412a44:	movk	x14, #0x48fe, lsl #48
  412a48:	movk	x17, #0xae98, lsl #48
  412a4c:	movk	x8, #0x98f5, lsl #48
  412a50:	mov	x10, #0xfffffffffffffff8    	// #-8
  412a54:	ldp	x18, x1, [x9, #-32]
  412a58:	add	x10, x10, #0x8
  412a5c:	cmp	x10, #0xf8
  412a60:	add	x11, x18, x11
  412a64:	ldp	x2, x18, [x9, #-16]
  412a68:	add	x12, x1, x12
  412a6c:	add	x15, x2, x15
  412a70:	ldp	x1, x2, [x9]
  412a74:	add	x13, x18, x13
  412a78:	add	x16, x1, x16
  412a7c:	ldp	x18, x1, [x9, #16]
  412a80:	add	x14, x2, x14
  412a84:	sub	x11, x11, x16
  412a88:	add	x8, x1, x8
  412a8c:	add	x17, x18, x17
  412a90:	eor	x14, x14, x8, lsr #9
  412a94:	add	x8, x8, x11
  412a98:	sub	x12, x12, x14
  412a9c:	eor	x17, x17, x11, lsl #9
  412aa0:	add	x11, x12, x11
  412aa4:	sub	x15, x15, x17
  412aa8:	eor	x8, x8, x12, lsr #23
  412aac:	add	x12, x12, x15
  412ab0:	sub	x13, x13, x8
  412ab4:	eor	x11, x11, x15, lsl #15
  412ab8:	sub	x16, x16, x11
  412abc:	eor	x12, x12, x13, lsr #14
  412ac0:	add	x15, x13, x15
  412ac4:	add	x13, x13, x16
  412ac8:	sub	x14, x14, x12
  412acc:	eor	x15, x15, x16, lsl #20
  412ad0:	eor	x13, x13, x14, lsr #17
  412ad4:	add	x16, x14, x16
  412ad8:	sub	x17, x17, x15
  412adc:	sub	x8, x8, x13
  412ae0:	add	x14, x14, x17
  412ae4:	eor	x16, x16, x17, lsl #14
  412ae8:	add	x17, x8, x17
  412aec:	stp	x11, x12, [x9, #-32]
  412af0:	stp	x15, x13, [x9, #-16]
  412af4:	stp	x16, x14, [x9]
  412af8:	stp	x17, x8, [x9, #16]
  412afc:	add	x9, x9, #0x40
  412b00:	b.cc	412a54 <__fxstatat@plt+0xf664>  // b.lo, b.ul, b.last
  412b04:	add	x9, x0, #0x20
  412b08:	mov	x10, #0xfffffffffffffff8    	// #-8
  412b0c:	ldp	x18, x1, [x9, #-32]
  412b10:	add	x10, x10, #0x8
  412b14:	cmp	x10, #0xf8
  412b18:	add	x11, x18, x11
  412b1c:	ldp	x2, x18, [x9, #-16]
  412b20:	add	x12, x1, x12
  412b24:	add	x15, x2, x15
  412b28:	ldp	x1, x2, [x9]
  412b2c:	add	x13, x18, x13
  412b30:	add	x16, x1, x16
  412b34:	ldp	x18, x1, [x9, #16]
  412b38:	add	x14, x2, x14
  412b3c:	sub	x11, x11, x16
  412b40:	add	x8, x1, x8
  412b44:	add	x17, x18, x17
  412b48:	eor	x14, x14, x8, lsr #9
  412b4c:	add	x8, x8, x11
  412b50:	sub	x12, x12, x14
  412b54:	eor	x17, x17, x11, lsl #9
  412b58:	add	x11, x12, x11
  412b5c:	sub	x15, x15, x17
  412b60:	eor	x8, x8, x12, lsr #23
  412b64:	add	x12, x12, x15
  412b68:	sub	x13, x13, x8
  412b6c:	eor	x11, x11, x15, lsl #15
  412b70:	sub	x16, x16, x11
  412b74:	eor	x12, x12, x13, lsr #14
  412b78:	add	x15, x13, x15
  412b7c:	add	x13, x13, x16
  412b80:	sub	x14, x14, x12
  412b84:	eor	x15, x15, x16, lsl #20
  412b88:	eor	x13, x13, x14, lsr #17
  412b8c:	add	x16, x14, x16
  412b90:	sub	x17, x17, x15
  412b94:	sub	x8, x8, x13
  412b98:	add	x14, x14, x17
  412b9c:	eor	x16, x16, x17, lsl #14
  412ba0:	add	x17, x8, x17
  412ba4:	stp	x11, x12, [x9, #-32]
  412ba8:	stp	x15, x13, [x9, #-16]
  412bac:	stp	x16, x14, [x9]
  412bb0:	stp	x17, x8, [x9, #16]
  412bb4:	add	x9, x9, #0x40
  412bb8:	b.cc	412b0c <__fxstatat@plt+0xf71c>  // b.lo, b.ul, b.last
  412bbc:	movi	v0.2d, #0x0
  412bc0:	str	xzr, [x0, #2064]
  412bc4:	str	q0, [x0, #2048]
  412bc8:	ret
  412bcc:	mov	w2, #0x3                   	// #3
  412bd0:	mov	w1, wzr
  412bd4:	b	412c6c <__fxstatat@plt+0xf87c>
  412bd8:	stp	x29, x30, [sp, #-48]!
  412bdc:	str	x21, [sp, #16]
  412be0:	stp	x20, x19, [sp, #32]
  412be4:	mov	x29, sp
  412be8:	mov	x19, x0
  412bec:	bl	402d40 <fileno@plt>
  412bf0:	tbnz	w0, #31, 412c58 <__fxstatat@plt+0xf868>
  412bf4:	mov	x0, x19
  412bf8:	bl	403290 <__freading@plt>
  412bfc:	cbz	w0, 412c1c <__fxstatat@plt+0xf82c>
  412c00:	mov	x0, x19
  412c04:	bl	402d40 <fileno@plt>
  412c08:	mov	w2, #0x1                   	// #1
  412c0c:	mov	x1, xzr
  412c10:	bl	402d00 <lseek@plt>
  412c14:	cmn	x0, #0x1
  412c18:	b.eq	412c58 <__fxstatat@plt+0xf868>  // b.none
  412c1c:	mov	x0, x19
  412c20:	bl	411210 <__fxstatat@plt+0xde20>
  412c24:	cbz	w0, 412c58 <__fxstatat@plt+0xf868>
  412c28:	bl	403310 <__errno_location@plt>
  412c2c:	ldr	w21, [x0]
  412c30:	mov	x20, x0
  412c34:	mov	x0, x19
  412c38:	bl	402d70 <fclose@plt>
  412c3c:	cbz	w21, 412c48 <__fxstatat@plt+0xf858>
  412c40:	mov	w0, #0xffffffff            	// #-1
  412c44:	str	w21, [x20]
  412c48:	ldp	x20, x19, [sp, #32]
  412c4c:	ldr	x21, [sp, #16]
  412c50:	ldp	x29, x30, [sp], #48
  412c54:	ret
  412c58:	mov	x0, x19
  412c5c:	ldp	x20, x19, [sp, #32]
  412c60:	ldr	x21, [sp, #16]
  412c64:	ldp	x29, x30, [sp], #48
  412c68:	b	402d70 <fclose@plt>
  412c6c:	sub	sp, sp, #0x100
  412c70:	stp	x29, x30, [sp, #208]
  412c74:	add	x29, sp, #0xd0
  412c78:	mov	x8, #0xffffffffffffffd0    	// #-48
  412c7c:	mov	x9, sp
  412c80:	sub	x10, x29, #0x50
  412c84:	stp	x20, x19, [sp, #240]
  412c88:	mov	w19, w0
  412c8c:	movk	x8, #0xff80, lsl #32
  412c90:	add	x11, x29, #0x30
  412c94:	cmp	w1, #0xb
  412c98:	add	x9, x9, #0x80
  412c9c:	add	x10, x10, #0x30
  412ca0:	stp	x22, x21, [sp, #224]
  412ca4:	stp	x2, x3, [x29, #-80]
  412ca8:	stp	x4, x5, [x29, #-64]
  412cac:	stp	x6, x7, [x29, #-48]
  412cb0:	stp	q1, q2, [sp, #16]
  412cb4:	stp	q3, q4, [sp, #48]
  412cb8:	str	q0, [sp]
  412cbc:	stp	q5, q6, [sp, #80]
  412cc0:	str	q7, [sp, #112]
  412cc4:	stp	x9, x8, [x29, #-16]
  412cc8:	stp	x11, x10, [x29, #-32]
  412ccc:	b.hi	412d18 <__fxstatat@plt+0xf928>  // b.pmore
  412cd0:	mov	w8, #0x1                   	// #1
  412cd4:	lsl	w8, w8, w1
  412cd8:	mov	w9, #0x514                 	// #1300
  412cdc:	tst	w8, w9
  412ce0:	b.ne	412d50 <__fxstatat@plt+0xf960>  // b.any
  412ce4:	mov	w9, #0xa0a                 	// #2570
  412ce8:	tst	w8, w9
  412cec:	b.ne	412d44 <__fxstatat@plt+0xf954>  // b.any
  412cf0:	cbnz	w1, 412d18 <__fxstatat@plt+0xf928>
  412cf4:	ldursw	x8, [x29, #-8]
  412cf8:	tbz	w8, #31, 412df8 <__fxstatat@plt+0xfa08>
  412cfc:	add	w9, w8, #0x8
  412d00:	cmn	w8, #0x8
  412d04:	stur	w9, [x29, #-8]
  412d08:	b.gt	412df8 <__fxstatat@plt+0xfa08>
  412d0c:	ldur	x9, [x29, #-24]
  412d10:	add	x8, x9, x8
  412d14:	b	412e04 <__fxstatat@plt+0xfa14>
  412d18:	sub	w8, w1, #0x400
  412d1c:	cmp	w8, #0xa
  412d20:	b.hi	412dd4 <__fxstatat@plt+0xf9e4>  // b.pmore
  412d24:	mov	w9, #0x1                   	// #1
  412d28:	lsl	w9, w9, w8
  412d2c:	mov	w10, #0x285                 	// #645
  412d30:	tst	w9, w10
  412d34:	b.ne	412d50 <__fxstatat@plt+0xf960>  // b.any
  412d38:	mov	w10, #0x502                 	// #1282
  412d3c:	tst	w9, w10
  412d40:	b.eq	412da8 <__fxstatat@plt+0xf9b8>  // b.none
  412d44:	mov	w0, w19
  412d48:	bl	4031a0 <fcntl@plt>
  412d4c:	b	412d8c <__fxstatat@plt+0xf99c>
  412d50:	ldursw	x8, [x29, #-8]
  412d54:	tbz	w8, #31, 412d74 <__fxstatat@plt+0xf984>
  412d58:	add	w9, w8, #0x8
  412d5c:	cmn	w8, #0x8
  412d60:	stur	w9, [x29, #-8]
  412d64:	b.gt	412d74 <__fxstatat@plt+0xf984>
  412d68:	ldur	x9, [x29, #-24]
  412d6c:	add	x8, x9, x8
  412d70:	b	412d80 <__fxstatat@plt+0xf990>
  412d74:	ldur	x8, [x29, #-32]
  412d78:	add	x9, x8, #0x8
  412d7c:	stur	x9, [x29, #-32]
  412d80:	ldr	w2, [x8]
  412d84:	mov	w0, w19
  412d88:	bl	4031a0 <fcntl@plt>
  412d8c:	mov	w20, w0
  412d90:	mov	w0, w20
  412d94:	ldp	x20, x19, [sp, #240]
  412d98:	ldp	x22, x21, [sp, #224]
  412d9c:	ldp	x29, x30, [sp, #208]
  412da0:	add	sp, sp, #0x100
  412da4:	ret
  412da8:	cmp	w8, #0x6
  412dac:	b.ne	412dd4 <__fxstatat@plt+0xf9e4>  // b.any
  412db0:	ldursw	x8, [x29, #-8]
  412db4:	tbz	w8, #31, 412e14 <__fxstatat@plt+0xfa24>
  412db8:	add	w9, w8, #0x8
  412dbc:	cmn	w8, #0x8
  412dc0:	stur	w9, [x29, #-8]
  412dc4:	b.gt	412e14 <__fxstatat@plt+0xfa24>
  412dc8:	ldur	x9, [x29, #-24]
  412dcc:	add	x8, x9, x8
  412dd0:	b	412e20 <__fxstatat@plt+0xfa30>
  412dd4:	ldursw	x8, [x29, #-8]
  412dd8:	tbz	w8, #31, 412e80 <__fxstatat@plt+0xfa90>
  412ddc:	add	w9, w8, #0x8
  412de0:	cmn	w8, #0x8
  412de4:	stur	w9, [x29, #-8]
  412de8:	b.gt	412e80 <__fxstatat@plt+0xfa90>
  412dec:	ldur	x9, [x29, #-24]
  412df0:	add	x8, x9, x8
  412df4:	b	412e8c <__fxstatat@plt+0xfa9c>
  412df8:	ldur	x8, [x29, #-32]
  412dfc:	add	x9, x8, #0x8
  412e00:	stur	x9, [x29, #-32]
  412e04:	ldr	w2, [x8]
  412e08:	mov	w0, w19
  412e0c:	mov	w1, wzr
  412e10:	b	412d88 <__fxstatat@plt+0xf998>
  412e14:	ldur	x8, [x29, #-32]
  412e18:	add	x9, x8, #0x8
  412e1c:	stur	x9, [x29, #-32]
  412e20:	adrp	x22, 428000 <__progname@@GLIBC_2.17+0x1ad0>
  412e24:	ldr	w9, [x22, #2824]
  412e28:	ldr	w21, [x8]
  412e2c:	tbnz	w9, #31, 412ea8 <__fxstatat@plt+0xfab8>
  412e30:	mov	w1, #0x406                 	// #1030
  412e34:	mov	w0, w19
  412e38:	mov	w2, w21
  412e3c:	bl	4031a0 <fcntl@plt>
  412e40:	mov	w20, w0
  412e44:	tbz	w0, #31, 412e9c <__fxstatat@plt+0xfaac>
  412e48:	bl	403310 <__errno_location@plt>
  412e4c:	ldr	w8, [x0]
  412e50:	cmp	w8, #0x16
  412e54:	b.ne	412e9c <__fxstatat@plt+0xfaac>  // b.any
  412e58:	mov	w0, w19
  412e5c:	mov	w1, wzr
  412e60:	mov	w2, w21
  412e64:	bl	4031a0 <fcntl@plt>
  412e68:	mov	w20, w0
  412e6c:	tbnz	w0, #31, 412d90 <__fxstatat@plt+0xf9a0>
  412e70:	mov	w8, #0xffffffff            	// #-1
  412e74:	str	w8, [x22, #2824]
  412e78:	mov	w8, #0x1                   	// #1
  412e7c:	b	412ec8 <__fxstatat@plt+0xfad8>
  412e80:	ldur	x8, [x29, #-32]
  412e84:	add	x9, x8, #0x8
  412e88:	stur	x9, [x29, #-32]
  412e8c:	ldr	x2, [x8]
  412e90:	mov	w0, w19
  412e94:	bl	4031a0 <fcntl@plt>
  412e98:	b	412d8c <__fxstatat@plt+0xf99c>
  412e9c:	mov	w8, #0x1                   	// #1
  412ea0:	str	w8, [x22, #2824]
  412ea4:	b	412d90 <__fxstatat@plt+0xf9a0>
  412ea8:	mov	w0, w19
  412eac:	mov	w1, wzr
  412eb0:	mov	w2, w21
  412eb4:	bl	4031a0 <fcntl@plt>
  412eb8:	ldr	w8, [x22, #2824]
  412ebc:	mov	w20, w0
  412ec0:	cmn	w8, #0x1
  412ec4:	cset	w8, eq  // eq = none
  412ec8:	cbz	w8, 412d90 <__fxstatat@plt+0xf9a0>
  412ecc:	tbnz	w20, #31, 412d90 <__fxstatat@plt+0xf9a0>
  412ed0:	mov	w1, #0x1                   	// #1
  412ed4:	mov	w0, w20
  412ed8:	bl	4031a0 <fcntl@plt>
  412edc:	tbnz	w0, #31, 412ef8 <__fxstatat@plt+0xfb08>
  412ee0:	orr	w2, w0, #0x1
  412ee4:	mov	w1, #0x2                   	// #2
  412ee8:	mov	w0, w20
  412eec:	bl	4031a0 <fcntl@plt>
  412ef0:	cmn	w0, #0x1
  412ef4:	b.ne	412d90 <__fxstatat@plt+0xf9a0>  // b.any
  412ef8:	bl	403310 <__errno_location@plt>
  412efc:	ldr	w21, [x0]
  412f00:	mov	x19, x0
  412f04:	mov	w0, w20
  412f08:	bl	402f60 <close@plt>
  412f0c:	str	w21, [x19]
  412f10:	mov	w20, #0xffffffff            	// #-1
  412f14:	b	412d90 <__fxstatat@plt+0xf9a0>
  412f18:	mov	w8, w0
  412f1c:	cmp	w0, #0x26
  412f20:	mov	w0, wzr
  412f24:	b.hi	412f44 <__fxstatat@plt+0xfb54>  // b.pmore
  412f28:	mov	w9, w8
  412f2c:	mov	w10, #0x1                   	// #1
  412f30:	lsl	x9, x10, x9
  412f34:	mov	x10, #0x410000              	// #4259840
  412f38:	movk	x10, #0x40, lsl #32
  412f3c:	tst	x9, x10
  412f40:	b.ne	412f4c <__fxstatat@plt+0xfb5c>  // b.any
  412f44:	cmp	w8, #0x5f
  412f48:	b.ne	412f50 <__fxstatat@plt+0xfb60>  // b.any
  412f4c:	ret
  412f50:	mov	w0, #0x1                   	// #1
  412f54:	ret
  412f58:	stp	x29, x30, [sp, #-48]!
  412f5c:	stp	x22, x21, [sp, #16]
  412f60:	stp	x20, x19, [sp, #32]
  412f64:	mov	x29, sp
  412f68:	mov	x20, x1
  412f6c:	bl	402da0 <fopen@plt>
  412f70:	mov	x19, x0
  412f74:	cbz	x0, 412ff0 <__fxstatat@plt+0xfc00>
  412f78:	mov	x0, x19
  412f7c:	bl	402d40 <fileno@plt>
  412f80:	cmp	w0, #0x2
  412f84:	b.hi	412ff0 <__fxstatat@plt+0xfc00>  // b.pmore
  412f88:	bl	412bcc <__fxstatat@plt+0xf7dc>
  412f8c:	tbnz	w0, #31, 412fd4 <__fxstatat@plt+0xfbe4>
  412f90:	mov	w21, w0
  412f94:	mov	x0, x19
  412f98:	bl	412bd8 <__fxstatat@plt+0xf7e8>
  412f9c:	cbnz	w0, 412fb4 <__fxstatat@plt+0xfbc4>
  412fa0:	mov	w0, w21
  412fa4:	mov	x1, x20
  412fa8:	bl	402e80 <fdopen@plt>
  412fac:	mov	x19, x0
  412fb0:	cbnz	x0, 412ff0 <__fxstatat@plt+0xfc00>
  412fb4:	bl	403310 <__errno_location@plt>
  412fb8:	ldr	w22, [x0]
  412fbc:	mov	x20, x0
  412fc0:	mov	w0, w21
  412fc4:	bl	402f60 <close@plt>
  412fc8:	mov	x19, xzr
  412fcc:	str	w22, [x20]
  412fd0:	b	412ff0 <__fxstatat@plt+0xfc00>
  412fd4:	bl	403310 <__errno_location@plt>
  412fd8:	ldr	w21, [x0]
  412fdc:	mov	x20, x0
  412fe0:	mov	x0, x19
  412fe4:	bl	412bd8 <__fxstatat@plt+0xf7e8>
  412fe8:	mov	x19, xzr
  412fec:	str	w21, [x20]
  412ff0:	mov	x0, x19
  412ff4:	ldp	x20, x19, [sp, #32]
  412ff8:	ldp	x22, x21, [sp, #16]
  412ffc:	ldp	x29, x30, [sp], #48
  413000:	ret
  413004:	nop
  413008:	stp	x29, x30, [sp, #-64]!
  41300c:	mov	x29, sp
  413010:	stp	x19, x20, [sp, #16]
  413014:	adrp	x20, 425000 <__fxstatat@plt+0x21c10>
  413018:	add	x20, x20, #0xdd0
  41301c:	stp	x21, x22, [sp, #32]
  413020:	adrp	x21, 425000 <__fxstatat@plt+0x21c10>
  413024:	add	x21, x21, #0xdc8
  413028:	sub	x20, x20, x21
  41302c:	mov	w22, w0
  413030:	stp	x23, x24, [sp, #48]
  413034:	mov	x23, x1
  413038:	mov	x24, x2
  41303c:	bl	402b08 <mbrtowc@plt-0x38>
  413040:	cmp	xzr, x20, asr #3
  413044:	b.eq	413070 <__fxstatat@plt+0xfc80>  // b.none
  413048:	asr	x20, x20, #3
  41304c:	mov	x19, #0x0                   	// #0
  413050:	ldr	x3, [x21, x19, lsl #3]
  413054:	mov	x2, x24
  413058:	add	x19, x19, #0x1
  41305c:	mov	x1, x23
  413060:	mov	w0, w22
  413064:	blr	x3
  413068:	cmp	x20, x19
  41306c:	b.ne	413050 <__fxstatat@plt+0xfc60>  // b.any
  413070:	ldp	x19, x20, [sp, #16]
  413074:	ldp	x21, x22, [sp, #32]
  413078:	ldp	x23, x24, [sp, #48]
  41307c:	ldp	x29, x30, [sp], #64
  413080:	ret
  413084:	nop
  413088:	ret
  41308c:	nop
  413090:	adrp	x2, 426000 <__fxstatat@plt+0x22c10>
  413094:	mov	x1, #0x0                   	// #0
  413098:	ldr	x2, [x2, #1128]
  41309c:	b	402c70 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004130a0 <.fini>:
  4130a0:	stp	x29, x30, [sp, #-16]!
  4130a4:	mov	x29, sp
  4130a8:	ldp	x29, x30, [sp], #16
  4130ac:	ret
