# Quantizer-design(2)
In the previous project, if we nonlinearize the 15-bit Mid-Rise quantifier S / H circuit, the simulation of the circuit in question is equal to two amplitude input sinusoidal signals of 1V and 0.1V:
____________________________________________________________________________________________________________
Output results of sinusoidal signal input of 0.1V:
![11](https://user-images.githubusercontent.com/72104345/164676938-efd09d80-5414-4aea-b2d8-88c5ec1e0904.JPG)
