<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera HWLIB: Flash Device Configuration</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera HWLIB
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera HW Manager API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___q_s_p_i___d_e_v___c_f_g.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">ENUMS</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">Flash Device Configuration</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___q_s_p_i.html">QSPI Flash Controller Module</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>The declarations and functions in this group are used to configure the QSPI controller interface to external flash devices.</p>
<p>The following steps describe how to initialize and configure the QSPI controller to operate with a flash device.</p>
<ul>
<li>Wait until any pending QSPI operations have completed.</li>
<li>Disable the QSPI controller using <a class="el" href="group___a_l_t___q_s_p_i___c_s_r.html#ga22df5a849bd115eef330974c03734fc1">alt_qspi_disable()</a>.</li>
<li>Configure the device for optimal read transaction performance using <a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#gaf6a82874a4199a30a940ac23a84d12d6">alt_qspi_device_read_config_set()</a>.</li>
<li>Configure the device for optimal write transaction performance using <a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#gafc72bb52ae38dbe7a9260c730d96428a">alt_qspi_device_write_config_set()</a>.</li>
<li>Enable (<a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#gab73dc90410cd0b88c97e836b68cfcd11">alt_qspi_mode_bit_disable()</a>) or disable (<a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#gab73dc90410cd0b88c97e836b68cfcd11">alt_qspi_mode_bit_disable()</a>) the mode bits per the device requirements. If mode bits are enabled, then configure the mode bit values using <a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#gada3ca0ace7fbbf8bd1ea1ce2ad9dada0">alt_qspi_mode_bit_config_set()</a>.</li>
<li>Configure the device size and write protection information using <a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga80c5f6f70f44a4ddf9f4766b0f643b10">alt_qspi_device_size_config_set()</a>.</li>
<li>Configure the QSPI device delay and timing settings using <a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#gafc72bb52ae38dbe7a9260c730d96428a">alt_qspi_device_write_config_set()</a>.</li>
<li>Configure the baud divisor setting to define the required clock frequency to the device using <a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga964033a111f879c5ddfab32cfec0b5f6">alt_qspi_baud_rate_div_set()</a>.</li>
<li>Enable the QSPI controller using <a class="el" href="group___a_l_t___q_s_p_i___c_s_r.html#ga68501b9717901e2d160297a802728772">alt_qspi_enable()</a>. </li>
</ul>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___q_s_p_i___d_e_v___s_i_z_e___c_o_n_f_i_g__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#struct_a_l_t___q_s_p_i___d_e_v___s_i_z_e___c_o_n_f_i_g__s">ALT_QSPI_DEV_SIZE_CONFIG_s</a></td></tr>
<tr class="separator:struct_a_l_t___q_s_p_i___d_e_v___s_i_z_e___c_o_n_f_i_g__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_a_l_t___q_s_p_i___t_i_m_i_n_g___c_o_n_f_i_g__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#struct_a_l_t___q_s_p_i___t_i_m_i_n_g___c_o_n_f_i_g__s">ALT_QSPI_TIMING_CONFIG_s</a></td></tr>
<tr class="separator:struct_a_l_t___q_s_p_i___t_i_m_i_n_g___c_o_n_f_i_g__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_a_l_t___q_s_p_i___d_e_v___i_n_s_t___c_o_n_f_i_g__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#struct_a_l_t___q_s_p_i___d_e_v___i_n_s_t___c_o_n_f_i_g__s">ALT_QSPI_DEV_INST_CONFIG_s</a></td></tr>
<tr class="separator:struct_a_l_t___q_s_p_i___d_e_v___i_n_s_t___c_o_n_f_i_g__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga4d03e307842e1ed33be0039a56ef62c3"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga9270168a24ae2256573f5c8cbc5ec691">ALT_QSPI_MODE_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga4d03e307842e1ed33be0039a56ef62c3">ALT_QSPI_MODE_t</a></td></tr>
<tr class="separator:ga4d03e307842e1ed33be0039a56ef62c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffe96455cbf44fb3adb844c576c045fe"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga1963b85b7d2bbc2e56ba43d807c9c1b0">ALT_QSPI_CS_MODE_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#gaffe96455cbf44fb3adb844c576c045fe">ALT_QSPI_CS_MODE_t</a></td></tr>
<tr class="separator:gaffe96455cbf44fb3adb844c576c045fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a183c627f4dc5f1469a227c748b01ec"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#gabea2bac97b47b7da32cf093e97de90e8">ALT_QSPI_BAUD_DIV_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga5a183c627f4dc5f1469a227c748b01ec">ALT_QSPI_BAUD_DIV_t</a></td></tr>
<tr class="separator:ga5a183c627f4dc5f1469a227c748b01ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeeacf956659047dac90f9dde87817817"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#struct_a_l_t___q_s_p_i___d_e_v___s_i_z_e___c_o_n_f_i_g__s">ALT_QSPI_DEV_SIZE_CONFIG_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#gaeeacf956659047dac90f9dde87817817">ALT_QSPI_DEV_SIZE_CONFIG_t</a></td></tr>
<tr class="separator:gaeeacf956659047dac90f9dde87817817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96e07c567fa1c448c58c463c4068a136"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga88c43312b86922e74346d404644293fb">ALT_QSPI_CLK_PHASE_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga96e07c567fa1c448c58c463c4068a136">ALT_QSPI_CLK_PHASE_t</a></td></tr>
<tr class="separator:ga96e07c567fa1c448c58c463c4068a136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4255485b5b3ba0a98cb3294b3bebbc8f"><td class="memItemLeft" align="right" valign="top">typedef enum <br class="typebreak"/>
<a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga502f6a88a9d3e4e133385beabcb27487">ALT_QSPI_CLK_POLARITY_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga4255485b5b3ba0a98cb3294b3bebbc8f">ALT_QSPI_CLK_POLARITY_t</a></td></tr>
<tr class="separator:ga4255485b5b3ba0a98cb3294b3bebbc8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81b5f892a981d0ecb8fb454b3a1e1230"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#struct_a_l_t___q_s_p_i___t_i_m_i_n_g___c_o_n_f_i_g__s">ALT_QSPI_TIMING_CONFIG_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga81b5f892a981d0ecb8fb454b3a1e1230">ALT_QSPI_TIMING_CONFIG_t</a></td></tr>
<tr class="separator:ga81b5f892a981d0ecb8fb454b3a1e1230"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56516b11d66633580f54d1cc69c7aa8e"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#struct_a_l_t___q_s_p_i___d_e_v___i_n_s_t___c_o_n_f_i_g__s">ALT_QSPI_DEV_INST_CONFIG_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga56516b11d66633580f54d1cc69c7aa8e">ALT_QSPI_DEV_INST_CONFIG_t</a></td></tr>
<tr class="separator:ga56516b11d66633580f54d1cc69c7aa8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
ENUMS</h2></td></tr>
<tr class="memitem:ga9270168a24ae2256573f5c8cbc5ec691"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga9270168a24ae2256573f5c8cbc5ec691">ALT_QSPI_MODE_e</a> { <a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#gga9270168a24ae2256573f5c8cbc5ec691afb96856dab19888c593c7fe78b5edf88">ALT_QSPI_MODE_SINGLE</a> = 0, 
<a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#gga9270168a24ae2256573f5c8cbc5ec691a2be68997cef72630cee7ded3508411b6">ALT_QSPI_MODE_DUAL</a> = 1, 
<a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#gga9270168a24ae2256573f5c8cbc5ec691a9283c5071f2cb9b4f2efad83f9ed077f">ALT_QSPI_MODE_QUAD</a> = 2
 }</td></tr>
<tr class="separator:ga9270168a24ae2256573f5c8cbc5ec691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1963b85b7d2bbc2e56ba43d807c9c1b0"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga1963b85b7d2bbc2e56ba43d807c9c1b0">ALT_QSPI_CS_MODE_e</a> { <a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#gga1963b85b7d2bbc2e56ba43d807c9c1b0a861f8eecff9a1a5c9ffaaae955e19c9a">ALT_QSPI_CS_MODE_SINGLE_SELECT</a> = 0, 
<a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#gga1963b85b7d2bbc2e56ba43d807c9c1b0a91cc34e8b7f68e5b01bfa136ac495e9b">ALT_QSPI_CS_MODE_DECODE</a> = 1
 }</td></tr>
<tr class="separator:ga1963b85b7d2bbc2e56ba43d807c9c1b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabea2bac97b47b7da32cf093e97de90e8"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#gabea2bac97b47b7da32cf093e97de90e8">ALT_QSPI_BAUD_DIV_e</a> { <br/>
&#160;&#160;<a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ggabea2bac97b47b7da32cf093e97de90e8ab5cd16d0d185fd1705e8d0aab1a68e05">ALT_QSPI_BAUD_DIV_2</a> = 0x0, 
<a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ggabea2bac97b47b7da32cf093e97de90e8ad64febf6b3beb2a14a58f731e33cc344">ALT_QSPI_BAUD_DIV_4</a> = 0x1, 
<a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ggabea2bac97b47b7da32cf093e97de90e8a508ebd2aa0135751e08048c9833cc0ab">ALT_QSPI_BAUD_DIV_6</a> = 0x2, 
<a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ggabea2bac97b47b7da32cf093e97de90e8a0043e08642b406cbdef6d3c0faa95c37">ALT_QSPI_BAUD_DIV_8</a> = 0x3, 
<br/>
&#160;&#160;<a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ggabea2bac97b47b7da32cf093e97de90e8a40d0c7fa3788eedc724401e2256041bd">ALT_QSPI_BAUD_DIV_10</a> = 0x4, 
<a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ggabea2bac97b47b7da32cf093e97de90e8a35690352c58b3e29f1cdf7b8c2050e9c">ALT_QSPI_BAUD_DIV_12</a> = 0x5, 
<a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ggabea2bac97b47b7da32cf093e97de90e8a8fa330d383751faaf2e52a033a8cc472">ALT_QSPI_BAUD_DIV_14</a> = 0x6, 
<a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ggabea2bac97b47b7da32cf093e97de90e8ad16760a22fb7086057189046a39b616a">ALT_QSPI_BAUD_DIV_16</a> = 0x7, 
<br/>
&#160;&#160;<a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ggabea2bac97b47b7da32cf093e97de90e8aac167e71fa802384d84bc5535bbd2c90">ALT_QSPI_BAUD_DIV_18</a> = 0x8, 
<a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ggabea2bac97b47b7da32cf093e97de90e8a63c9c85749afc11a78f8ea99f078c263">ALT_QSPI_BAUD_DIV_20</a> = 0x9, 
<a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ggabea2bac97b47b7da32cf093e97de90e8ac6d8d0dbb9f0b086c54826b205920c30">ALT_QSPI_BAUD_DIV_22</a> = 0xA, 
<a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ggabea2bac97b47b7da32cf093e97de90e8af45b74d75c1101960f888f1a794883af">ALT_QSPI_BAUD_DIV_24</a> = 0xB, 
<br/>
&#160;&#160;<a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ggabea2bac97b47b7da32cf093e97de90e8a371c5fd6339c1d4aba0bfd51407cf511">ALT_QSPI_BAUD_DIV_26</a> = 0xC, 
<a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ggabea2bac97b47b7da32cf093e97de90e8a56fe6f0b9aebca1cfeb7ae10fb27dfc2">ALT_QSPI_BAUD_DIV_28</a> = 0xD, 
<a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ggabea2bac97b47b7da32cf093e97de90e8a853f6f9d1e78a599831cc066c540b5a8">ALT_QSPI_BAUD_DIV_30</a> = 0xE, 
<a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ggabea2bac97b47b7da32cf093e97de90e8aa58d4a81e0c629b434f2e94cbc4f132e">ALT_QSPI_BAUD_DIV_32</a> = 0xF
<br/>
 }</td></tr>
<tr class="separator:gabea2bac97b47b7da32cf093e97de90e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88c43312b86922e74346d404644293fb"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga88c43312b86922e74346d404644293fb">ALT_QSPI_CLK_PHASE_e</a> { <a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#gga88c43312b86922e74346d404644293fba122fd7e7c3dec89da7199e37a9375425">ALT_QSPI_CLK_PHASE_ACTIVE</a> = 0, 
<a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#gga88c43312b86922e74346d404644293fba650b44ac04eb8913bca57ff13d23a606">ALT_QSPI_CLK_PHASE_INACTIVE</a> = 1
 }</td></tr>
<tr class="separator:ga88c43312b86922e74346d404644293fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga502f6a88a9d3e4e133385beabcb27487"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga502f6a88a9d3e4e133385beabcb27487">ALT_QSPI_CLK_POLARITY_e</a> { <a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#gga502f6a88a9d3e4e133385beabcb27487a065e37683982f92400a26bc6cbb4a6ed">ALT_QSPI_CLK_POLARITY_LOW</a> = 1, 
<a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#gga502f6a88a9d3e4e133385beabcb27487a81ba9aecb92f48a899774d08ffc546e2">ALT_QSPI_CLK_POLARITY_HIGH</a> = 0
 }</td></tr>
<tr class="separator:ga502f6a88a9d3e4e133385beabcb27487"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga49ab5eb9e2067a6724b0bd41162eb359"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga5a183c627f4dc5f1469a227c748b01ec">ALT_QSPI_BAUD_DIV_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga49ab5eb9e2067a6724b0bd41162eb359">alt_qspi_baud_rate_div_get</a> (void)</td></tr>
<tr class="separator:ga49ab5eb9e2067a6724b0bd41162eb359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga964033a111f879c5ddfab32cfec0b5f6"><td class="memItemLeft" align="right" valign="top">ALT_STATUS_CODE&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga964033a111f879c5ddfab32cfec0b5f6">alt_qspi_baud_rate_div_set</a> (const <a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga5a183c627f4dc5f1469a227c748b01ec">ALT_QSPI_BAUD_DIV_t</a> baud_rate_div)</td></tr>
<tr class="separator:ga964033a111f879c5ddfab32cfec0b5f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ecb1d5a8109c664aea8b1dc950dd9e4"><td class="memItemLeft" align="right" valign="top">ALT_STATUS_CODE&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga4ecb1d5a8109c664aea8b1dc950dd9e4">alt_qspi_chip_select_config_get</a> (uint32_t *cs, <a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#gaffe96455cbf44fb3adb844c576c045fe">ALT_QSPI_CS_MODE_t</a> *cs_mode)</td></tr>
<tr class="separator:ga4ecb1d5a8109c664aea8b1dc950dd9e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f3a0e03cc1bca6f76c1fb6c1195864"><td class="memItemLeft" align="right" valign="top">ALT_STATUS_CODE&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga26f3a0e03cc1bca6f76c1fb6c1195864">alt_qspi_chip_select_config_set</a> (const uint32_t cs, const <a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#gaffe96455cbf44fb3adb844c576c045fe">ALT_QSPI_CS_MODE_t</a> cs_mode)</td></tr>
<tr class="separator:ga26f3a0e03cc1bca6f76c1fb6c1195864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab73dc90410cd0b88c97e836b68cfcd11"><td class="memItemLeft" align="right" valign="top">ALT_STATUS_CODE&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#gab73dc90410cd0b88c97e836b68cfcd11">alt_qspi_mode_bit_disable</a> (void)</td></tr>
<tr class="separator:gab73dc90410cd0b88c97e836b68cfcd11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4eb6995a032a293aa3ff09739344712"><td class="memItemLeft" align="right" valign="top">ALT_STATUS_CODE&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#gac4eb6995a032a293aa3ff09739344712">alt_qspi_mode_bit_enable</a> (void)</td></tr>
<tr class="separator:gac4eb6995a032a293aa3ff09739344712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga842b7ccf9d836ca4073713967ffc1272"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga842b7ccf9d836ca4073713967ffc1272">alt_qspi_mode_bit_config_get</a> (void)</td></tr>
<tr class="separator:ga842b7ccf9d836ca4073713967ffc1272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada3ca0ace7fbbf8bd1ea1ce2ad9dada0"><td class="memItemLeft" align="right" valign="top">ALT_STATUS_CODE&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#gada3ca0ace7fbbf8bd1ea1ce2ad9dada0">alt_qspi_mode_bit_config_set</a> (const uint32_t mode_bits)</td></tr>
<tr class="separator:gada3ca0ace7fbbf8bd1ea1ce2ad9dada0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18f9aa687fa06f6ac72deade0d74e2dd"><td class="memItemLeft" align="right" valign="top">ALT_STATUS_CODE&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga18f9aa687fa06f6ac72deade0d74e2dd">alt_qspi_device_size_config_get</a> (<a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#gaeeacf956659047dac90f9dde87817817">ALT_QSPI_DEV_SIZE_CONFIG_t</a> *cfg)</td></tr>
<tr class="separator:ga18f9aa687fa06f6ac72deade0d74e2dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80c5f6f70f44a4ddf9f4766b0f643b10"><td class="memItemLeft" align="right" valign="top">ALT_STATUS_CODE&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga80c5f6f70f44a4ddf9f4766b0f643b10">alt_qspi_device_size_config_set</a> (const <a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#gaeeacf956659047dac90f9dde87817817">ALT_QSPI_DEV_SIZE_CONFIG_t</a> *cfg)</td></tr>
<tr class="separator:ga80c5f6f70f44a4ddf9f4766b0f643b10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabb39817428dc541ded23202db2c5029"><td class="memItemLeft" align="right" valign="top">ALT_STATUS_CODE&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#gaabb39817428dc541ded23202db2c5029">alt_qspi_device_read_config_get</a> (<a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga56516b11d66633580f54d1cc69c7aa8e">ALT_QSPI_DEV_INST_CONFIG_t</a> *cfg)</td></tr>
<tr class="separator:gaabb39817428dc541ded23202db2c5029"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6a82874a4199a30a940ac23a84d12d6"><td class="memItemLeft" align="right" valign="top">ALT_STATUS_CODE&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#gaf6a82874a4199a30a940ac23a84d12d6">alt_qspi_device_read_config_set</a> (const <a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga56516b11d66633580f54d1cc69c7aa8e">ALT_QSPI_DEV_INST_CONFIG_t</a> *cfg)</td></tr>
<tr class="separator:gaf6a82874a4199a30a940ac23a84d12d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf930e784718f5bb26125f4ad782c0d27"><td class="memItemLeft" align="right" valign="top">ALT_STATUS_CODE&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#gaf930e784718f5bb26125f4ad782c0d27">alt_qspi_device_write_config_get</a> (<a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga56516b11d66633580f54d1cc69c7aa8e">ALT_QSPI_DEV_INST_CONFIG_t</a> *cfg)</td></tr>
<tr class="separator:gaf930e784718f5bb26125f4ad782c0d27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc72bb52ae38dbe7a9260c730d96428a"><td class="memItemLeft" align="right" valign="top">ALT_STATUS_CODE&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#gafc72bb52ae38dbe7a9260c730d96428a">alt_qspi_device_write_config_set</a> (const <a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga56516b11d66633580f54d1cc69c7aa8e">ALT_QSPI_DEV_INST_CONFIG_t</a> *cfg)</td></tr>
<tr class="separator:gafc72bb52ae38dbe7a9260c730d96428a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f89298f2ed75c53da574d53cfbd747a"><td class="memItemLeft" align="right" valign="top">ALT_STATUS_CODE&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga5f89298f2ed75c53da574d53cfbd747a">alt_qspi_timing_config_get</a> (<a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga81b5f892a981d0ecb8fb454b3a1e1230">ALT_QSPI_TIMING_CONFIG_t</a> *cfg)</td></tr>
<tr class="separator:ga5f89298f2ed75c53da574d53cfbd747a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d0afe5312fe0294ef67f6525c52cf1e"><td class="memItemLeft" align="right" valign="top">ALT_STATUS_CODE&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga1d0afe5312fe0294ef67f6525c52cf1e">alt_qspi_timing_config_set</a> (const <a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga81b5f892a981d0ecb8fb454b3a1e1230">ALT_QSPI_TIMING_CONFIG_t</a> *cfg)</td></tr>
<tr class="separator:ga1d0afe5312fe0294ef67f6525c52cf1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___q_s_p_i___d_e_v___s_i_z_e___c_o_n_f_i_g__s" id="struct_a_l_t___q_s_p_i___d_e_v___s_i_z_e___c_o_n_f_i_g__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_QSPI_DEV_SIZE_CONFIG_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Device Size Configuration</p>
<p>This type defines the structure used to specify flash device size and write protect regions. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac380464f9d02e4af3cb70053498615e4"></a>uint32_t</td>
<td class="fieldname">
block_size</td>
<td class="fielddoc">
Number of bytes per device block. The number is specified as a power of 2. That is 0 = 1 byte, 1 = 2 bytes, ... 16 = 65535 bytes, etc. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8aad79e92570e836f362f94908639f05"></a>uint32_t</td>
<td class="fieldname">
page_size</td>
<td class="fielddoc">
Number of bytes per device page. This is required by the controller for performing flash writes up to and across page boundaries. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7b7a746674f296e4678e2f61e7d6c587"></a>uint32_t</td>
<td class="fieldname">
addr_size</td>
<td class="fielddoc">
Number of bytes used for the flash address. The value is <em>n</em> + 1 based. That is 0 = 1 byte, 1 = 2 bytes, 2 = 3 bytes, 3 = 4 bytes. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8b5117840e5e442b94ffe611d189ab92"></a>uint32_t</td>
<td class="fieldname">
lower_wrprot_block</td>
<td class="fielddoc">
The block number that defines the lower block in the range of blocks that is protected from writing. This field is ignored it write protection is disabled. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2c554e5af4f4e2c365c08797fc3e8c67"></a>uint32_t</td>
<td class="fieldname">
upper_wrprot_block</td>
<td class="fielddoc">
The block number that defines the upper block in the range of blocks that is protected from writing. This field is ignored it write protection is disabled. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a58b821b3c936320647b0ab87fb356d9a"></a>bool</td>
<td class="fieldname">
wrprot_enable</td>
<td class="fielddoc">
The write region enable value. A value of <b>true</b> enables write protection on the region specified by the <em>lower_wrprot_block</em> and <em>upper_wrprot_block</em> range. </td></tr>
</table>

</div>
</div>
<a name="struct_a_l_t___q_s_p_i___t_i_m_i_n_g___c_o_n_f_i_g__s" id="struct_a_l_t___q_s_p_i___t_i_m_i_n_g___c_o_n_f_i_g__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_QSPI_TIMING_CONFIG_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>QSPI Controller Timing Configuration</p>
<p>This type defines the structure used to configure timing paramaters used by the QSPI controller to communicate with a target flash device.</p>
<p>All timing values are defined in cycles of the SPI master ref clock. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af06ef74dd2a0472fcb662da3f8f6fc67"></a><a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga96e07c567fa1c448c58c463c4068a136">ALT_QSPI_CLK_PHASE_t</a></td>
<td class="fieldname">
clk_phase</td>
<td class="fielddoc">
Selects whether the clock is in an active or inactive phase outside the SPI word. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae0d5397b2c9b15e685afaf15f41eadad"></a><a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga4255485b5b3ba0a98cb3294b3bebbc8f">ALT_QSPI_CLK_POLARITY_t</a></td>
<td class="fieldname">
clk_pol</td>
<td class="fielddoc">
Selects whether the clock is quiescent low or high outside the SPI word. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1b408b90b0557dc6ace91c4b583a65d7"></a>uint32_t</td>
<td class="fieldname">
cs_da</td>
<td class="fielddoc">
Chip Select De-Assert. Added delay in master reference clocks for the length that the master mode chip select outputs are de-asserted between transactions. If CSDA = <em>X</em>, then the chip select de-assert time will be: 1 sclk_out + 1 ref_clk + <em>X</em> ref_clks. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a816a46360c8694d834ab1288c25465b2"></a>uint32_t</td>
<td class="fieldname">
cs_dads</td>
<td class="fielddoc">
Chip Select De-Assert Different Slaves. Delay in master reference clocks between one chip select being de-activated and the activation of another. This is used to ensure a quiet period between the selection of two different slaves. CSDADS is only relevant when switching between 2 different external flash devices. If CSDADS = <em>X</em>, then the delay will be: 1 sclk_out + 3 ref_clks + <em>X</em> ref_clks. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af0edba2ff209199221fcb9ad6c371a06"></a>uint32_t</td>
<td class="fieldname">
cs_eot</td>
<td class="fielddoc">
Chip Select End Of Transfer. Delay in master reference clocks between last bit of current transaction and de-asserting the device chip select (n_ss_out). By default (when CSEOT=0), the chip select will be de-asserted on the last falling edge of sclk_out at the completion of the current transaction. If CSEOT = <em>X</em>, then chip selected will de-assert <em>X</em> ref_clks after the last falling edge of sclk_out. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a881c932e9d97f4b3da676cc99ccbcc3a"></a>uint32_t</td>
<td class="fieldname">
cs_sot</td>
<td class="fielddoc">
Chip Select Start Of Transfer. Delay in master reference clocks between setting n_ss_out low and first bit transfer. By default (CSSOT=0), chip select will be asserted half a SCLK period before the first rising edge of sclk_out. If CSSOT = <em>X</em>, chip select will be asserted half an sclk_out period before the first rising edge of sclk_out + <em>X</em> ref_clks. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ace43abd80a5630904de1b8665e226c5c"></a>uint32_t</td>
<td class="fieldname">
rd_datacap</td>
<td class="fielddoc">
The additional number of read data capture cycles (ref_clk) that should be applied to the internal read data capture circuit. The large clock-to-out delay of the flash memory together with trace delays as well as other device delays may impose a maximum flash clock frequency which is less than the flash memory device itself can operate at. To compensate, software should set this register to a value that guarantees robust data captures. </td></tr>
</table>

</div>
</div>
<a name="struct_a_l_t___q_s_p_i___d_e_v___i_n_s_t___c_o_n_f_i_g__s" id="struct_a_l_t___q_s_p_i___d_e_v___i_n_s_t___c_o_n_f_i_g__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_QSPI_DEV_INST_CONFIG_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Device Instruction Configuration</p>
<p>This type defines a structure for specifying the optimal instruction set configuration to use with a target flash device. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="add4e3c320b8d5256bce1eb87e794f8a8"></a>uint32_t</td>
<td class="fieldname">
op_code</td>
<td class="fielddoc">
The read or write op code to use for the device transaction. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a168705d7df15506a68e330b6cfda75f1"></a><a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga4d03e307842e1ed33be0039a56ef62c3">ALT_QSPI_MODE_t</a></td>
<td class="fieldname">
inst_type</td>
<td class="fielddoc">
Instruction mode type for the controller to use with the device. The instruction type applies to all instructions (reads and writes) issued from either the Direct Access Controller or the Indirect Acces Controller. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="acc509437022fb33695c4a7d72f7e5705"></a><a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga4d03e307842e1ed33be0039a56ef62c3">ALT_QSPI_MODE_t</a></td>
<td class="fieldname">
addr_xfer_type</td>
<td class="fielddoc">
Address transfer mode type. The value of this field is ignored if the <em>inst_type</em> data member is set to anything other than ALT_QSPI_MODE_SINGLE. In that case, the addr_xfer_type assumes the same mode as the <em>inst_type</em>. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a549bbd189a5e88e4a72bd2e714f37cb0"></a><a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga4d03e307842e1ed33be0039a56ef62c3">ALT_QSPI_MODE_t</a></td>
<td class="fieldname">
data_xfer_type</td>
<td class="fielddoc">
Data transfer mode type. The value of this field is ignored if the <em>inst_type</em> data member is set to anything other than ALT_QSPI_MODE_SINGLE. In that case, the data_xfer_type assumes the same mode as the <em>inst_type</em>. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa0525f203a8a92818e9b681df4700b5f"></a>uint32_t</td>
<td class="fieldname">
dummy_cycles</td>
<td class="fielddoc">
Number of dummy clock cycles required by device for a read or write instruction. </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga4d03e307842e1ed33be0039a56ef62c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga9270168a24ae2256573f5c8cbc5ec691">ALT_QSPI_MODE_e</a>  <a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga4d03e307842e1ed33be0039a56ef62c3">ALT_QSPI_MODE_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type enumerates the operational modes the QSPI controller can be configured for. It may apply to instruction, address, and/or data width interactions between the QSPI controller and the flash device. </p>

</div>
</div>
<a class="anchor" id="gaffe96455cbf44fb3adb844c576c045fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga1963b85b7d2bbc2e56ba43d807c9c1b0">ALT_QSPI_CS_MODE_e</a>  <a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#gaffe96455cbf44fb3adb844c576c045fe">ALT_QSPI_CS_MODE_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type enumerates the mode configurations available for driving the ss_n[3:0] device chip selects. The chip selects may be controlled as either in a '1 of 4' or '4 to 16 decode' mode. </p>

</div>
</div>
<a class="anchor" id="ga5a183c627f4dc5f1469a227c748b01ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#gabea2bac97b47b7da32cf093e97de90e8">ALT_QSPI_BAUD_DIV_e</a>  <a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga5a183c627f4dc5f1469a227c748b01ec">ALT_QSPI_BAUD_DIV_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type enumerates the QSPI controller master baud rate divisor selections. </p>

</div>
</div>
<a class="anchor" id="gaeeacf956659047dac90f9dde87817817"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#struct_a_l_t___q_s_p_i___d_e_v___s_i_z_e___c_o_n_f_i_g__s">ALT_QSPI_DEV_SIZE_CONFIG_s</a>  <a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#gaeeacf956659047dac90f9dde87817817">ALT_QSPI_DEV_SIZE_CONFIG_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Device Size Configuration</p>
<p>This type defines the structure used to specify flash device size and write protect regions. </p>

</div>
</div>
<a class="anchor" id="ga96e07c567fa1c448c58c463c4068a136"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga88c43312b86922e74346d404644293fb">ALT_QSPI_CLK_PHASE_e</a>  <a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga96e07c567fa1c448c58c463c4068a136">ALT_QSPI_CLK_PHASE_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type enumerates the QSPI clock phase activity options outside the SPI word. </p>

</div>
</div>
<a class="anchor" id="ga4255485b5b3ba0a98cb3294b3bebbc8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga502f6a88a9d3e4e133385beabcb27487">ALT_QSPI_CLK_POLARITY_e</a>  <a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga4255485b5b3ba0a98cb3294b3bebbc8f">ALT_QSPI_CLK_POLARITY_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type enumerates the QSPI clock polarity options outside the SPI word. </p>

</div>
</div>
<a class="anchor" id="ga81b5f892a981d0ecb8fb454b3a1e1230"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#struct_a_l_t___q_s_p_i___t_i_m_i_n_g___c_o_n_f_i_g__s">ALT_QSPI_TIMING_CONFIG_s</a>  <a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga81b5f892a981d0ecb8fb454b3a1e1230">ALT_QSPI_TIMING_CONFIG_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPI Controller Timing Configuration</p>
<p>This type defines the structure used to configure timing paramaters used by the QSPI controller to communicate with a target flash device.</p>
<p>All timing values are defined in cycles of the SPI master ref clock. </p>

</div>
</div>
<a class="anchor" id="ga56516b11d66633580f54d1cc69c7aa8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#struct_a_l_t___q_s_p_i___d_e_v___i_n_s_t___c_o_n_f_i_g__s">ALT_QSPI_DEV_INST_CONFIG_s</a>  <a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga56516b11d66633580f54d1cc69c7aa8e">ALT_QSPI_DEV_INST_CONFIG_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Device Instruction Configuration</p>
<p>This type defines a structure for specifying the optimal instruction set configuration to use with a target flash device. </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="ga9270168a24ae2256573f5c8cbc5ec691"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga9270168a24ae2256573f5c8cbc5ec691">ALT_QSPI_MODE_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type enumerates the operational modes the QSPI controller can be configured for. It may apply to instruction, address, and/or data width interactions between the QSPI controller and the flash device. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga9270168a24ae2256573f5c8cbc5ec691afb96856dab19888c593c7fe78b5edf88"></a>ALT_QSPI_MODE_SINGLE</em>&nbsp;</td><td>
<p>Use Standard Single SPI (SIO-SPI) mode (bits always transferred into the device on DQ0 only). Supported by all SPI flash devices. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9270168a24ae2256573f5c8cbc5ec691a2be68997cef72630cee7ded3508411b6"></a>ALT_QSPI_MODE_DUAL</em>&nbsp;</td><td>
<p>Use Dual SPI (DIO-SPI) SPI mode where bits are transferred on DQ0 and DQ1. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9270168a24ae2256573f5c8cbc5ec691a9283c5071f2cb9b4f2efad83f9ed077f"></a>ALT_QSPI_MODE_QUAD</em>&nbsp;</td><td>
<p>Use Dual SPI (QIO-SPI) SPI mode where bits are transferred on DQ0, DQ1, DQ3, and DQ3. </p>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<a class="anchor" id="ga1963b85b7d2bbc2e56ba43d807c9c1b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga1963b85b7d2bbc2e56ba43d807c9c1b0">ALT_QSPI_CS_MODE_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type enumerates the mode configurations available for driving the ss_n[3:0] device chip selects. The chip selects may be controlled as either in a '1 of 4' or '4 to 16 decode' mode. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga1963b85b7d2bbc2e56ba43d807c9c1b0a861f8eecff9a1a5c9ffaaae955e19c9a"></a>ALT_QSPI_CS_MODE_SINGLE_SELECT</em>&nbsp;</td><td>
<p>Select 1 of 4 chip select ss_n[3:0] </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1963b85b7d2bbc2e56ba43d807c9c1b0a91cc34e8b7f68e5b01bfa136ac495e9b"></a>ALT_QSPI_CS_MODE_DECODE</em>&nbsp;</td><td>
<p>Select external 4 to 16 decode of ss_n[3:0]. </p>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<a class="anchor" id="gabea2bac97b47b7da32cf093e97de90e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#gabea2bac97b47b7da32cf093e97de90e8">ALT_QSPI_BAUD_DIV_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type enumerates the QSPI controller master baud rate divisor selections. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="ggabea2bac97b47b7da32cf093e97de90e8ab5cd16d0d185fd1705e8d0aab1a68e05"></a>ALT_QSPI_BAUD_DIV_2</em>&nbsp;</td><td>
<p>Divide by 2 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggabea2bac97b47b7da32cf093e97de90e8ad64febf6b3beb2a14a58f731e33cc344"></a>ALT_QSPI_BAUD_DIV_4</em>&nbsp;</td><td>
<p>Divide by 4 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggabea2bac97b47b7da32cf093e97de90e8a508ebd2aa0135751e08048c9833cc0ab"></a>ALT_QSPI_BAUD_DIV_6</em>&nbsp;</td><td>
<p>Divide by 6 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggabea2bac97b47b7da32cf093e97de90e8a0043e08642b406cbdef6d3c0faa95c37"></a>ALT_QSPI_BAUD_DIV_8</em>&nbsp;</td><td>
<p>Divide by 8 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggabea2bac97b47b7da32cf093e97de90e8a40d0c7fa3788eedc724401e2256041bd"></a>ALT_QSPI_BAUD_DIV_10</em>&nbsp;</td><td>
<p>Divide by 10 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggabea2bac97b47b7da32cf093e97de90e8a35690352c58b3e29f1cdf7b8c2050e9c"></a>ALT_QSPI_BAUD_DIV_12</em>&nbsp;</td><td>
<p>Divide by 12 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggabea2bac97b47b7da32cf093e97de90e8a8fa330d383751faaf2e52a033a8cc472"></a>ALT_QSPI_BAUD_DIV_14</em>&nbsp;</td><td>
<p>Divide by 14 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggabea2bac97b47b7da32cf093e97de90e8ad16760a22fb7086057189046a39b616a"></a>ALT_QSPI_BAUD_DIV_16</em>&nbsp;</td><td>
<p>Divide by 16 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggabea2bac97b47b7da32cf093e97de90e8aac167e71fa802384d84bc5535bbd2c90"></a>ALT_QSPI_BAUD_DIV_18</em>&nbsp;</td><td>
<p>Divide by 18 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggabea2bac97b47b7da32cf093e97de90e8a63c9c85749afc11a78f8ea99f078c263"></a>ALT_QSPI_BAUD_DIV_20</em>&nbsp;</td><td>
<p>Divide by 20 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggabea2bac97b47b7da32cf093e97de90e8ac6d8d0dbb9f0b086c54826b205920c30"></a>ALT_QSPI_BAUD_DIV_22</em>&nbsp;</td><td>
<p>Divide by 22 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggabea2bac97b47b7da32cf093e97de90e8af45b74d75c1101960f888f1a794883af"></a>ALT_QSPI_BAUD_DIV_24</em>&nbsp;</td><td>
<p>Divide by 24 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggabea2bac97b47b7da32cf093e97de90e8a371c5fd6339c1d4aba0bfd51407cf511"></a>ALT_QSPI_BAUD_DIV_26</em>&nbsp;</td><td>
<p>Divide by 26 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggabea2bac97b47b7da32cf093e97de90e8a56fe6f0b9aebca1cfeb7ae10fb27dfc2"></a>ALT_QSPI_BAUD_DIV_28</em>&nbsp;</td><td>
<p>Divide by 28 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggabea2bac97b47b7da32cf093e97de90e8a853f6f9d1e78a599831cc066c540b5a8"></a>ALT_QSPI_BAUD_DIV_30</em>&nbsp;</td><td>
<p>Divide by 30 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggabea2bac97b47b7da32cf093e97de90e8aa58d4a81e0c629b434f2e94cbc4f132e"></a>ALT_QSPI_BAUD_DIV_32</em>&nbsp;</td><td>
<p>Divide by 32 </p>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<a class="anchor" id="ga88c43312b86922e74346d404644293fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga88c43312b86922e74346d404644293fb">ALT_QSPI_CLK_PHASE_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type enumerates the QSPI clock phase activity options outside the SPI word. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga88c43312b86922e74346d404644293fba122fd7e7c3dec89da7199e37a9375425"></a>ALT_QSPI_CLK_PHASE_ACTIVE</em>&nbsp;</td><td>
<p>The SPI clock is active outside the word </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga88c43312b86922e74346d404644293fba650b44ac04eb8913bca57ff13d23a606"></a>ALT_QSPI_CLK_PHASE_INACTIVE</em>&nbsp;</td><td>
<p>The SPI clock is inactive outside the word </p>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<a class="anchor" id="ga502f6a88a9d3e4e133385beabcb27487"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga502f6a88a9d3e4e133385beabcb27487">ALT_QSPI_CLK_POLARITY_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type enumerates the QSPI clock polarity options outside the SPI word. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga502f6a88a9d3e4e133385beabcb27487a065e37683982f92400a26bc6cbb4a6ed"></a>ALT_QSPI_CLK_POLARITY_LOW</em>&nbsp;</td><td>
<p>SPI clock is quiescent low outside the word. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga502f6a88a9d3e4e133385beabcb27487a81ba9aecb92f48a899774d08ffc546e2"></a>ALT_QSPI_CLK_POLARITY_HIGH</em>&nbsp;</td><td>
<p>SPI clock is quiescent high outside the word. </p>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ga49ab5eb9e2067a6724b0bd41162eb359"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga5a183c627f4dc5f1469a227c748b01ec">ALT_QSPI_BAUD_DIV_t</a> alt_qspi_baud_rate_div_get </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Get the current value of the QSPI master baud rate divisor.</p>
<dl class="section return"><dt>Returns</dt><dd>The value of the QSPI master baud rate divisor. </dd></dl>

</div>
</div>
<a class="anchor" id="ga964033a111f879c5ddfab32cfec0b5f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ALT_STATUS_CODE alt_qspi_baud_rate_div_set </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga5a183c627f4dc5f1469a227c748b01ec">ALT_QSPI_BAUD_DIV_t</a>&#160;</td>
          <td class="paramname"><em>baud_rate_div</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set the current value of the QSPI master baud rate divisor.</p>
<p>Sets the value of the QSPI master baud rate divisor.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baud_rate_div</td><td>The master baud rate divisor. Valid range includes even values 2 to 32.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>Indicates successful completion. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>Indicates an error occurred. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga4ecb1d5a8109c664aea8b1dc950dd9e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ALT_STATUS_CODE alt_qspi_chip_select_config_get </td>
          <td>(</td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>cs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#gaffe96455cbf44fb3adb844c576c045fe">ALT_QSPI_CS_MODE_t</a> *&#160;</td>
          <td class="paramname"><em>cs_mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Get the current QSPI device peripheral chip select output and decode function configuration values.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cs</td><td>[out] The chip select line output values.</td></tr>
    <tr><td class="paramname">cs_mode</td><td>[out] The decode mode to use for the chip selects.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>Indicates successful completion. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>Indicates an error occurred. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga26f3a0e03cc1bca6f76c1fb6c1195864"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ALT_STATUS_CODE alt_qspi_chip_select_config_set </td>
          <td>(</td>
          <td class="paramtype">const uint32_t&#160;</td>
          <td class="paramname"><em>cs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#gaffe96455cbf44fb3adb844c576c045fe">ALT_QSPI_CS_MODE_t</a>&#160;</td>
          <td class="paramname"><em>cs_mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set the QSPI device peripheral chip select outputs and decode function configuration.</p>
<p>The chip select lines output values operate according to the selected chip select decode mode. If <em>cs_mode</em> is ALT_QSPI_CS_MODE_SINGLE_SELECT then cs[3:0] are output thus:</p>
<table class="doxtable">
<tr>
<th align="left">cs[3:0] </th><th align="left">n_ss_out[3:0]</th></tr>
<tr>
<td align="left">xxx0 </td><td align="left">1110 </td></tr>
<tr>
<td align="left">xx01 </td><td align="left">1101 </td></tr>
<tr>
<td align="left">x011 </td><td align="left">1011 </td></tr>
<tr>
<td align="left">0111 </td><td align="left">0111 </td></tr>
<tr>
<td align="left">1111 </td><td align="left">1111 (no peripheral selected) </td></tr>
</table>
<p>Otherwise if <em>cs_mode</em> is ALT_QSPI_CS_MODE_DECODE then cs[3:0] directly drives n_ss_out[3:0].</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cs</td><td>The chip select line output values.</td></tr>
    <tr><td class="paramname">cs_mode</td><td>The decode mode to use for the chip selects.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>Indicates successful completion. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>Indicates an error occurred. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gab73dc90410cd0b88c97e836b68cfcd11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ALT_STATUS_CODE alt_qspi_mode_bit_disable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disable the mode bits from being sent after the address bytes.</p>
<p>Prevent the mode bits defined in the Mode Bit Configuration register from being sent following the address bytes.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>Indicates successful completion. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>Indicates an error occurred. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gac4eb6995a032a293aa3ff09739344712"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ALT_STATUS_CODE alt_qspi_mode_bit_enable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable the mode bits to be sent after the address bytes.</p>
<p>Ensure the mode bits defined in the Mode Bit Configuration register to be sent following the address bytes.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>Indicates successful completion. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>Indicates an error occurred. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga842b7ccf9d836ca4073713967ffc1272"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t alt_qspi_mode_bit_config_get </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Get the current value of the Mode Bit Configuration register.</p>
<dl class="section return"><dt>Returns</dt><dd>The 8 bit value that is sent to the device following the address bytes when the mode bit is enabled (see: <a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#gac4eb6995a032a293aa3ff09739344712">alt_qspi_mode_bit_enable()</a>) </dd></dl>

</div>
</div>
<a class="anchor" id="gada3ca0ace7fbbf8bd1ea1ce2ad9dada0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ALT_STATUS_CODE alt_qspi_mode_bit_config_set </td>
          <td>(</td>
          <td class="paramtype">const uint32_t&#160;</td>
          <td class="paramname"><em>mode_bits</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set the value of the Mode Bit Configuration register.</p>
<p>Set the value of the 8 bits that are sent to the device following the address bytes when the mode bit is enabled (see: <a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#gac4eb6995a032a293aa3ff09739344712">alt_qspi_mode_bit_enable()</a>)</p>
<p>This API requires that the QSPI controller be idle, as determined by <a class="el" href="group___a_l_t___q_s_p_i___c_s_r.html#gaeaa7e762d8b79b1989385c978174b7b8">alt_qspi_is_idle()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">mode_bits</td><td>The 8 bit value sent to the device following the address bytes.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>Indicates successful completion. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>Indicates an error occurred. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga18f9aa687fa06f6ac72deade0d74e2dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ALT_STATUS_CODE alt_qspi_device_size_config_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#gaeeacf956659047dac90f9dde87817817">ALT_QSPI_DEV_SIZE_CONFIG_t</a> *&#160;</td>
          <td class="paramname"><em>cfg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Get the current flash device size and write protection configuration.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cfg</td><td>[out] Pointer to a ALT_QSPI_DEV_SIZE_CONFIG_t structure to contain the returned flash device size and write protection configuration.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>Indicates successful completion. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>Indicates an error occurred. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga80c5f6f70f44a4ddf9f4766b0f643b10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ALT_STATUS_CODE alt_qspi_device_size_config_set </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#gaeeacf956659047dac90f9dde87817817">ALT_QSPI_DEV_SIZE_CONFIG_t</a> *&#160;</td>
          <td class="paramname"><em>cfg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set the flash device size and write protection configuration.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cfg</td><td>Pointer to a ALT_QSPI_DEV_SIZE_CONFIG_t structure containing the flash device size and write protection configuration.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>Indicates successful completion. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>Indicates an error occurred. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gaabb39817428dc541ded23202db2c5029"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ALT_STATUS_CODE alt_qspi_device_read_config_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga56516b11d66633580f54d1cc69c7aa8e">ALT_QSPI_DEV_INST_CONFIG_t</a> *&#160;</td>
          <td class="paramname"><em>cfg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Get the current QSPI device read instruction configuration.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cfg</td><td>[out] Pointer to a ALT_QSPI_DEV_INST_CONFIG_t structure to contain the returned QSPI controller instruction configuration used when performing read transactions with the device.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>Indicates successful completion. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>Indicates an error occurred. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gaf6a82874a4199a30a940ac23a84d12d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ALT_STATUS_CODE alt_qspi_device_read_config_set </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga56516b11d66633580f54d1cc69c7aa8e">ALT_QSPI_DEV_INST_CONFIG_t</a> *&#160;</td>
          <td class="paramname"><em>cfg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set the QSPI device read instruction configuration.</p>
<p>This API requires that the QSPI controller be idle, as determined by <a class="el" href="group___a_l_t___q_s_p_i___c_s_r.html#gaeaa7e762d8b79b1989385c978174b7b8">alt_qspi_is_idle()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cfg</td><td>Pointer to a ALT_QSPI_DEV_INST_CONFIG_t structure specifying the desired op code, transfer widths, and dummy cycles for the QSPI controller to use when performing read transactions with the device.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>Indicates successful completion. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>Indicates an error occurred. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gaf930e784718f5bb26125f4ad782c0d27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ALT_STATUS_CODE alt_qspi_device_write_config_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga56516b11d66633580f54d1cc69c7aa8e">ALT_QSPI_DEV_INST_CONFIG_t</a> *&#160;</td>
          <td class="paramname"><em>cfg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Get the current QSPI device write instruction configuration.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cfg</td><td>[out] Pointer to a ALT_QSPI_DEV_INST_CONFIG_t structure to contain the returned QSPI controller instruction configuration used when performing write transactions with the device.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>Indicates successful completion. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>Indicates an error occurred. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gafc72bb52ae38dbe7a9260c730d96428a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ALT_STATUS_CODE alt_qspi_device_write_config_set </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga56516b11d66633580f54d1cc69c7aa8e">ALT_QSPI_DEV_INST_CONFIG_t</a> *&#160;</td>
          <td class="paramname"><em>cfg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set the QSPI device write instruction configuration.</p>
<p>This API requires that the QSPI controller be idle, as determined by <a class="el" href="group___a_l_t___q_s_p_i___c_s_r.html#gaeaa7e762d8b79b1989385c978174b7b8">alt_qspi_is_idle()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cfg</td><td>Pointer to a ALT_QSPI_DEV_INST_CONFIG_t structure specifying the desired op code, transfer widths, and dummy cycles for the QSPI controller to use when performing write transactions with the device.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>Indicates successful completion. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>Indicates an error occurred. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga5f89298f2ed75c53da574d53cfbd747a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ALT_STATUS_CODE alt_qspi_timing_config_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga81b5f892a981d0ecb8fb454b3a1e1230">ALT_QSPI_TIMING_CONFIG_t</a> *&#160;</td>
          <td class="paramname"><em>cfg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Get the QSPI device delay and timing configuration parameters.</p>
<p>This function returns the settings of the chip select delay and timing configurations.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cfg</td><td>[out] Pointer to a ALT_QSPI_TIMING_CONFIG_t structure to return the device timing and delay settings.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>Indicates successful completion. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>Indicates an error occurred. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga1d0afe5312fe0294ef67f6525c52cf1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ALT_STATUS_CODE alt_qspi_timing_config_set </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="group___a_l_t___q_s_p_i___d_e_v___c_f_g.html#ga81b5f892a981d0ecb8fb454b3a1e1230">ALT_QSPI_TIMING_CONFIG_t</a> *&#160;</td>
          <td class="paramname"><em>cfg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set the QSPI device delay and timing configuration parameters.</p>
<p>This function allows the user to configure how the chip select is driven after each flash access. This is required as each device may have different timing requirements. As the serial clock frequency is increased, these timing parameters become more important and can be adjusted to meet the requirements of a specific flash device. All timings are defined in cycles of the SPI master ref clock.</p>
<p>This API requires that the QSPI controller be idle, as determined by <a class="el" href="group___a_l_t___q_s_p_i___c_s_r.html#gaeaa7e762d8b79b1989385c978174b7b8">alt_qspi_is_idle()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cfg</td><td>Pointer to a ALT_QSPI_TIMING_CONFIG_t structure specifying the desired timing and delay settings.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>Indicates successful completion. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>Indicates an error occurred. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:57:45 for Altera HWLIB by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
