Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Nov 18 12:11:39 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   248 |
|    Minimum number of control sets                        |   248 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   248 |
| >= 0 to < 4        |    12 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   228 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             126 |           58 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             459 |           96 |
| Yes          | No                    | No                     |            7008 |         1658 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+------------------------------------+--------------------+------------------+----------------+
| Clock Signal |            Enable Signal           |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+--------------+------------------------------------+--------------------+------------------+----------------+
|  clk         | fsm0/fsm0_write_en                 |                    |                1 |              2 |
|  clk         | fsm1/out[1]_i_1__10_n_0            |                    |                1 |              2 |
|  clk         | fsm6/out[1]_i_1__8_n_0             |                    |                1 |              2 |
|  clk         | fsm9/fsm9_write_en                 |                    |                1 |              2 |
|  clk         | fsm2/out[2]_i_1__7_n_0             |                    |                2 |              3 |
|  clk         | fsm/fsm_write_en                   |                    |                1 |              3 |
|  clk         | fsm10/fsm10_write_en               |                    |                1 |              3 |
|  clk         | fsm8/fsm8_write_en                 |                    |                2 |              3 |
|  clk         | fsm3/fsm3_write_en                 |                    |                3 |              3 |
|  clk         | fsm7/out[2]_i_1__6_n_0             |                    |                2 |              3 |
|  clk         | fsm4/fsm4_write_en                 |                    |                1 |              3 |
|  clk         | fsm5/fsm5_write_en                 |                    |                2 |              3 |
|  clk         | fsm7/j_0_write_en                  | fsm7/out_reg[2]_2  |                1 |              4 |
|  clk         | fsm7/j2_0_write_en                 | fsm7/out_reg[0]_7  |                1 |              4 |
|  clk         | fsm10/i0_write_en                  | fsm10/done_reg     |                1 |              4 |
|  clk         | fsm10/i01_write_en                 | fsm10/done_reg_0   |                1 |              4 |
|  clk         | fsm9/j01_write_en                  | fsm9/out_reg[0]_4  |                3 |              4 |
|  clk         | fsm1/i00_write_en                  | i00/out[3]_i_1_n_0 |                1 |              4 |
|  clk         | fsm0/j00_write_en                  | fsm0/done_reg_0    |                2 |              4 |
|  clk         | fsm6/done_reg                      | fsm6/done_reg_0    |                2 |              4 |
|  clk         | i01/out_reg[0]_5                   |                    |               29 |             32 |
|  clk         | i01/out_reg[0]_7                   |                    |               30 |             32 |
|  clk         | i01/out_reg[0]_6                   |                    |               29 |             32 |
|  clk         | j2_0/out_reg[0]_15                 |                    |               27 |             32 |
|  clk         | i01/out_reg[3]_7                   |                    |               27 |             32 |
|  clk         | j2_0/out_reg[0]_23                 |                    |               29 |             32 |
|  clk         | j2_0/out_reg[0]_14                 |                    |               26 |             32 |
|  clk         | j2_0/out_reg[0]_13                 |                    |               27 |             32 |
|  clk         | j2_0/out_reg[0]_12                 |                    |               28 |             32 |
|  clk         | j2_0/out_reg[0]_11                 |                    |               27 |             32 |
|  clk         | j2_0/out_reg[0]_10                 |                    |               27 |             32 |
|  clk         | j2_0/out_reg[0]_1                  |                    |               29 |             32 |
|  clk         | j2_0/out_reg[0]_0                  |                    |               27 |             32 |
|  clk         | i01/out_reg[3]_9                   |                    |               31 |             32 |
|  clk         | i01/out_reg[3]_8                   |                    |               29 |             32 |
|  clk         | i01/out_reg[0]_8                   |                    |               29 |             32 |
|  clk         | i01/out_reg[3]_6                   |                    |               31 |             32 |
|  clk         | i01/out_reg[3]_5                   |                    |               29 |             32 |
|  clk         | i01/out_reg[3]_4                   |                    |               30 |             32 |
|  clk         | i01/out_reg[3]_3                   |                    |               28 |             32 |
|  clk         | i01/out_reg[3]_14                  |                    |               28 |             32 |
|  clk         | i01/out_reg[3]_13                  |                    |               29 |             32 |
|  clk         | i01/out_reg[3]_12                  |                    |               30 |             32 |
|  clk         | i01/out_reg[3]_11                  |                    |               30 |             32 |
|  clk         | i01/out_reg[3]_10                  |                    |               31 |             32 |
|  clk         | i01/out_reg[0]_9                   |                    |               29 |             32 |
|  clk         | i0/out_reg[2]_5                    |                    |               31 |             32 |
|  clk         | i0/out_reg[1]_12                   |                    |               30 |             32 |
|  clk         | i0/out_reg[1]_2                    |                    |               31 |             32 |
|  clk         | i0/out_reg[1]_3                    |                    |               27 |             32 |
|  clk         | i0/out_reg[1]_4                    |                    |               30 |             32 |
|  clk         | i0/out_reg[1]_5                    |                    |               28 |             32 |
|  clk         | i0/out_reg[1]_6                    |                    |               28 |             32 |
|  clk         | i0/out_reg[1]_7                    |                    |               28 |             32 |
|  clk         | i0/out_reg[1]_8                    |                    |               29 |             32 |
|  clk         | i0/out_reg[1]_9                    |                    |               28 |             32 |
|  clk         | i0/out_reg[2]_1                    |                    |               29 |             32 |
|  clk         | i0/out_reg[2]_2                    |                    |               28 |             32 |
|  clk         | i0/out_reg[2]_3                    |                    |               28 |             32 |
|  clk         | i0/out_reg[2]_4                    |                    |               28 |             32 |
|  clk         | i01/out_reg[0]_4                   |                    |               29 |             32 |
|  clk         | i0/out_reg[2]_6                    |                    |               30 |             32 |
|  clk         | i0/out_reg[2]_7                    |                    |               30 |             32 |
|  clk         | i0/out_reg[2]_8                    |                    |               29 |             32 |
|  clk         | i01/out_reg[0]_10                  |                    |               31 |             32 |
|  clk         | i01/out_reg[0]_11                  |                    |               29 |             32 |
|  clk         | i01/out_reg[0]_12                  |                    |               26 |             32 |
|  clk         | i01/out_reg[0]_13                  |                    |               29 |             32 |
|  clk         | i01/out_reg[0]_14                  |                    |               29 |             32 |
|  clk         | i01/out_reg[0]_15                  |                    |               29 |             32 |
|  clk         | i01/out_reg[0]_16                  |                    |               30 |             32 |
|  clk         | i01/out_reg[0]_17                  |                    |               30 |             32 |
|  clk         | i01/out_reg[0]_2                   |                    |               28 |             32 |
|  clk         | i01/out_reg[0]_3                   |                    |               30 |             32 |
|  clk         | j2_0/out_reg[2]_6                  |                    |               30 |             32 |
|  clk         | j2_0/out_reg[1]_12                 |                    |               27 |             32 |
|  clk         | j2_0/out_reg[1]_2                  |                    |               28 |             32 |
|  clk         | j2_0/out_reg[1]_3                  |                    |               29 |             32 |
|  clk         | j2_0/out_reg[1]_4                  |                    |               29 |             32 |
|  clk         | j2_0/out_reg[1]_5                  |                    |               31 |             32 |
|  clk         | j2_0/out_reg[1]_6                  |                    |               32 |             32 |
|  clk         | j2_0/out_reg[1]_7                  |                    |               28 |             32 |
|  clk         | j2_0/out_reg[1]_8                  |                    |               28 |             32 |
|  clk         | j2_0/out_reg[1]_9                  |                    |               29 |             32 |
|  clk         | j2_0/out_reg[2]_1                  |                    |               27 |             32 |
|  clk         | j2_0/out_reg[2]_2                  |                    |               31 |             32 |
|  clk         | j2_0/out_reg[2]_3                  |                    |               32 |             32 |
|  clk         | j2_0/out_reg[2]_4                  |                    |               28 |             32 |
|  clk         | j2_0/out_reg[2]_5                  |                    |               29 |             32 |
|  clk         | j2_0/out_reg[1]_11                 |                    |               29 |             32 |
|  clk         | j2_0/out_reg[2]_7                  |                    |               29 |             32 |
|  clk         | j2_0/out_reg[2]_8                  |                    |               28 |             32 |
|  clk         | j2_0/out_reg[3]_10                 |                    |               31 |             32 |
|  clk         | j2_0/out_reg[3]_11                 |                    |               29 |             32 |
|  clk         | j2_0/out_reg[3]_12                 |                    |               29 |             32 |
|  clk         | j2_0/out_reg[3]_13                 |                    |               27 |             32 |
|  clk         | j2_0/out_reg[3]_2                  |                    |               28 |             32 |
|  clk         | j2_0/out_reg[3]_3                  |                    |               31 |             32 |
|  clk         | j2_0/out_reg[3]_4                  |                    |               29 |             32 |
|  clk         | j2_0/out_reg[3]_5                  |                    |               27 |             32 |
|  clk         | j2_0/out_reg[3]_6                  |                    |               31 |             32 |
|  clk         | j2_0/out_reg[3]_7                  |                    |               31 |             32 |
|  clk         | j2_0/out_reg[3]_8                  |                    |               28 |             32 |
|  clk         | j2_0/out_reg[3]_9                  |                    |               27 |             32 |
|  clk         | j2_0/out_reg[0]_30                 |                    |               29 |             32 |
|  clk         | j2_0/out_reg[0]_17                 |                    |               29 |             32 |
|  clk         | j2_0/out_reg[0]_18                 |                    |               30 |             32 |
|  clk         | j2_0/out_reg[0]_19                 |                    |               26 |             32 |
|  clk         | j2_0/out_reg[0]_2                  |                    |               26 |             32 |
|  clk         | j2_0/out_reg[0]_21                 |                    |               30 |             32 |
|  clk         | j2_0/out_reg[0]_22                 |                    |               31 |             32 |
|  clk         | i0/out_reg[0]_2                    |                    |               28 |             32 |
|  clk         | j2_0/out_reg[0]_24                 |                    |               27 |             32 |
|  clk         | j2_0/out_reg[0]_25                 |                    |               29 |             32 |
|  clk         | j2_0/out_reg[0]_26                 |                    |               29 |             32 |
|  clk         | j2_0/out_reg[0]_27                 |                    |               32 |             32 |
|  clk         | j2_0/out_reg[0]_28                 |                    |               27 |             32 |
|  clk         | j2_0/out_reg[0]_29                 |                    |               29 |             32 |
|  clk         | j2_0/out_reg[0]_3                  |                    |               26 |             32 |
|  clk         | j2_0/out_reg[0]_16                 |                    |               26 |             32 |
|  clk         | j2_0/out_reg[0]_31                 |                    |               31 |             32 |
|  clk         | j2_0/out_reg[0]_32                 |                    |               28 |             32 |
|  clk         | j2_0/out_reg[0]_33                 |                    |               28 |             32 |
|  clk         | j2_0/out_reg[0]_34                 |                    |               30 |             32 |
|  clk         | j2_0/out_reg[0]_35                 |                    |               31 |             32 |
|  clk         | j2_0/out_reg[0]_36                 |                    |               29 |             32 |
|  clk         | j2_0/out_reg[0]_4                  |                    |               28 |             32 |
|  clk         | j2_0/out_reg[0]_5                  |                    |               26 |             32 |
|  clk         | j2_0/out_reg[0]_6                  |                    |               26 |             32 |
|  clk         | j2_0/out_reg[0]_7                  |                    |               30 |             32 |
|  clk         | j2_0/out_reg[0]_8                  |                    |               29 |             32 |
|  clk         | j2_0/out_reg[0]_9                  |                    |               28 |             32 |
|  clk         | j2_0/out_reg[1]_1                  |                    |               29 |             32 |
|  clk         | j2_0/out_reg[1]_10                 |                    |               27 |             32 |
|  clk         | fsm6/out_reg[0]_20                 |                    |               28 |             32 |
|  clk         | fsm6/out_reg[0]_0                  |                    |               29 |             32 |
|  clk         | fsm6/out_reg[0]_1                  |                    |               27 |             32 |
|  clk         | fsm6/out_reg[0]_10                 |                    |               28 |             32 |
|  clk         | fsm6/out_reg[0]_11                 |                    |               28 |             32 |
|  clk         | fsm6/out_reg[0]_12                 |                    |               28 |             32 |
|  clk         | fsm6/out_reg[0]_13                 |                    |               27 |             32 |
|  clk         | fsm6/out_reg[0]_14                 |                    |               26 |             32 |
|  clk         | fsm6/out_reg[0]_15                 |                    |               29 |             32 |
|  clk         | fsm6/out_reg[0]_16                 |                    |               30 |             32 |
|  clk         | fsm6/out_reg[0]_17                 |                    |               28 |             32 |
|  clk         | fsm6/out_reg[0]_18                 |                    |               28 |             32 |
|  clk         | fsm6/out_reg[0]_19                 |                    |               25 |             32 |
|  clk         | fsm6/out_reg[0]_2                  |                    |               29 |             32 |
|  clk         | fsm6/B_read0_10_write_en           |                    |               11 |             32 |
|  clk         | fsm6/out_reg[0]_21                 |                    |               28 |             32 |
|  clk         | fsm6/out_reg[0]_22                 |                    |               28 |             32 |
|  clk         | fsm6/out_reg[0]_23                 |                    |               29 |             32 |
|  clk         | fsm6/out_reg[0]_24                 |                    |               29 |             32 |
|  clk         | fsm6/out_reg[0]_25                 |                    |               30 |             32 |
|  clk         | fsm6/out_reg[0]_26                 |                    |               31 |             32 |
|  clk         | fsm6/out_reg[0]_27                 |                    |               31 |             32 |
|  clk         | fsm6/out_reg[0]_28                 |                    |               27 |             32 |
|  clk         | fsm6/out_reg[0]_29                 |                    |               28 |             32 |
|  clk         | fsm6/out_reg[0]_3                  |                    |               27 |             32 |
|  clk         | fsm6/out_reg[0]_30                 |                    |               28 |             32 |
|  clk         | fsm6/out_reg[0]_31                 |                    |               28 |             32 |
|  clk         | fsm/B_int_read0_0_write_en         |                    |               12 |             32 |
|  clk         | mult_pipe1/bin_read1_0_write_en    |                    |               12 |             32 |
|  clk         | mult_pipe2/bin_read2_0_write_en    |                    |                6 |             32 |
|  clk         | mult_pipe3/bin_read3_0_write_en    |                    |               10 |             32 |
|  clk         | mult_pipe4/bin_read4_0_write_en    |                    |                9 |             32 |
|  clk         | mult_pipe5/bin_read5_0_write_en    |                    |                5 |             32 |
|  clk         | mult_pipe6/bin_read6_0_write_en    |                    |                9 |             32 |
|  clk         | mult_pipe7/bin_read7_0_write_en    |                    |                8 |             32 |
|  clk         | B_sh_read0_0/B_sh_read0_0_write_en |                    |               28 |             32 |
|  clk         | mult_pipe0/bin_read0_0_write_en    |                    |                8 |             32 |
|  clk         | mult_pipe8/bin_read8_0_write_en    |                    |                6 |             32 |
|  clk         | A_sh_read0_0/A_sh_read0_0_write_en |                    |               32 |             32 |
|  clk         | fsm/A_int_read0_0_write_en         |                    |               17 |             32 |
|  clk         | i0/out_reg[1]_10                   |                    |               29 |             32 |
|  clk         | fsm10/alpha__0_write_en            |                    |               13 |             32 |
|  clk         | fsm10/beta__0_write_en             |                    |                9 |             32 |
|  clk         | fsm2/C_i_j_0_write_en              |                    |                9 |             32 |
|  clk         | fsm3/t_00_write_en                 |                    |                4 |             32 |
|  clk         | fsm4/t_10_write_en                 |                    |                4 |             32 |
|  clk         | fsm5/A_j2_k_00_write_en            |                    |               14 |             32 |
|  clk         | fsm5/A_j2_k_10_write_en            |                    |                6 |             32 |
|  clk         | fsm5/B_i_k_00_write_en             |                    |               16 |             32 |
|  clk         | fsm5/B_i_k_10_write_en             |                    |                8 |             32 |
|  clk         | fsm6/A_read0_00_write_en           |                    |               13 |             32 |
|  clk         | fsm6/A_read0_10_write_en           |                    |               12 |             32 |
|  clk         | fsm6/B_read0_00_write_en           |                    |               13 |             32 |
|  clk         | i0/out_reg[0]_16                   |                    |               27 |             32 |
|  clk         | fsm6/out_reg[0]_6                  |                    |               28 |             32 |
|  clk         | fsm6/out_reg[0]_7                  |                    |               30 |             32 |
|  clk         | fsm6/out_reg[0]_8                  |                    |               28 |             32 |
|  clk         | fsm6/out_reg[0]_9                  |                    |               27 |             32 |
|  clk         | i0/out_reg[0]_0                    |                    |               25 |             32 |
|  clk         | i0/out_reg[0]_1                    |                    |               27 |             32 |
|  clk         | i0/out_reg[0]_10                   |                    |               26 |             32 |
|  clk         | i0/out_reg[0]_11                   |                    |               27 |             32 |
|  clk         | i0/out_reg[0]_12                   |                    |               27 |             32 |
|  clk         | i0/out_reg[0]_13                   |                    |               29 |             32 |
|  clk         | i0/out_reg[0]_14                   |                    |               27 |             32 |
|  clk         | i0/out_reg[0]_15                   |                    |               30 |             32 |
|  clk         | fsm6/out_reg[0]_33                 |                    |               28 |             32 |
|  clk         | i0/out_reg[0]_17                   |                    |               30 |             32 |
|  clk         | i0/out_reg[0]_18                   |                    |               28 |             32 |
|  clk         | i0/out_reg[0]_19                   |                    |               31 |             32 |
|  clk         | i0/out_reg[0]_3                    |                    |               26 |             32 |
|  clk         | i0/out_reg[0]_4                    |                    |               27 |             32 |
|  clk         | i0/out_reg[0]_5                    |                    |               28 |             32 |
|  clk         | i0/out_reg[0]_6                    |                    |               28 |             32 |
|  clk         | i0/out_reg[0]_7                    |                    |               29 |             32 |
|  clk         | i0/out_reg[0]_8                    |                    |               28 |             32 |
|  clk         | i0/out_reg[0]_9                    |                    |               26 |             32 |
|  clk         | i0/out_reg[1]_1                    |                    |               30 |             32 |
|  clk         | i0/out_reg[1]_11                   |                    |               31 |             32 |
|  clk         | fsm6/out_reg[0]_54                 |                    |               27 |             32 |
|  clk         | fsm6/out_reg[0]_32                 |                    |               29 |             32 |
|  clk         | fsm6/out_reg[0]_34                 |                    |               28 |             32 |
|  clk         | fsm6/out_reg[0]_35                 |                    |               29 |             32 |
|  clk         | fsm6/out_reg[0]_36                 |                    |               30 |             32 |
|  clk         | fsm6/out_reg[0]_37                 |                    |               30 |             32 |
|  clk         | fsm6/out_reg[0]_38                 |                    |               28 |             32 |
|  clk         | fsm6/out_reg[0]_39                 |                    |               29 |             32 |
|  clk         | fsm6/out_reg[0]_4                  |                    |               28 |             32 |
|  clk         | fsm6/out_reg[0]_40                 |                    |               28 |             32 |
|  clk         | fsm6/out_reg[0]_41                 |                    |               30 |             32 |
|  clk         | fsm6/out_reg[0]_42                 |                    |               27 |             32 |
|  clk         | fsm6/out_reg[0]_43                 |                    |               29 |             32 |
|  clk         | fsm6/out_reg[0]_45                 |                    |               28 |             32 |
|  clk         | fsm6/out_reg[0]_55                 |                    |               28 |             32 |
|  clk         | fsm6/out_reg[0]_53                 |                    |               30 |             32 |
|  clk         | fsm6/out_reg[0]_52                 |                    |               27 |             32 |
|  clk         | fsm6/out_reg[0]_51                 |                    |               29 |             32 |
|  clk         | fsm6/out_reg[0]_50                 |                    |               30 |             32 |
|  clk         | fsm6/out_reg[0]_5                  |                    |               26 |             32 |
|  clk         | fsm6/out_reg[0]_49                 |                    |               29 |             32 |
|  clk         | fsm6/out_reg[0]_48                 |                    |               26 |             32 |
|  clk         | fsm6/out_reg[0]_47                 |                    |               25 |             32 |
|  clk         | fsm6/out_reg[0]_46                 |                    |               26 |             32 |
|  clk         | fsm6/out_reg[0]_44                 |                    |               27 |             32 |
|  clk         |                                    | mult_pipe8/p_0_in  |               13 |             51 |
|  clk         |                                    | mult_pipe0/p_0_in  |               11 |             51 |
|  clk         |                                    | mult_pipe7/p_0_in  |               12 |             51 |
|  clk         |                                    | mult_pipe6/p_0_in  |               10 |             51 |
|  clk         |                                    | mult_pipe5/p_0_in  |                9 |             51 |
|  clk         |                                    | mult_pipe4/p_0_in  |                7 |             51 |
|  clk         |                                    | mult_pipe3/p_0_in  |               14 |             51 |
|  clk         |                                    | mult_pipe2/p_0_in  |               12 |             51 |
|  clk         |                                    | mult_pipe1/p_0_in  |               11 |             51 |
|  clk         |                                    |                    |               58 |            126 |
+--------------+------------------------------------+--------------------+------------------+----------------+


