 
****************************************
Report : area
Design : pe_tile_new_unq1
Version: L-2016.03-SP5-5
Date   : Fri May 10 12:33:38 2019
****************************************

Library(s) Used:

    tcbn40lpbwphvttc (File: /cad/synopsys_EDK2/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn40lpbwphvt_110b/tcbn40lpbwphvttc.db)

Number of ports:                         3558
Number of nets:                          8518
Number of cells:                         5563
Number of combinational cells:           4632
Number of sequential cells:               872
Number of macros/black boxes:               0
Number of buf/inv:                        766
Number of references:                      29

Combinational area:               5328.162050
Buf/Inv area:                      406.072813
Noncombinational area:            4335.735615
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                  9663.897666
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  ----------------------------------------------------
pe_tile_new_unq1                  9663.8977    100.0   318.7548     5.2920  0.0000  pe_tile_new_unq1
cb_bit0                            232.8480      2.4    59.0940   170.4024  0.0000  cb_unq2_4
cb_bit0/clk_gate_config_cb_reg       3.3516      0.0     0.0000     3.3516  0.0000  SNPS_CLOCK_GATE_HIGH_cb_unq2_0_4
cb_bit1                            232.8480      2.4    59.0940   170.4024  0.0000  cb_unq2_5
cb_bit1/clk_gate_config_cb_reg       3.3516      0.0     0.0000     3.3516  0.0000  SNPS_CLOCK_GATE_HIGH_cb_unq2_0_5
cb_bit2                            232.8480      2.4    59.0940   170.4024  0.0000  cb_unq2_6
cb_bit2/clk_gate_config_cb_reg       3.3516      0.0     0.0000     3.3516  0.0000  SNPS_CLOCK_GATE_HIGH_cb_unq2_0_7
cb_cg_en                           232.8480      2.4    59.0940   170.4024  0.0000  cb_unq2_7
cb_cg_en/clk_gate_config_cb_reg      3.3516      0.0     0.0000     3.3516  0.0000  SNPS_CLOCK_GATE_HIGH_cb_unq2_0_6
cb_data0                           360.3852      3.7   186.6312   170.4024  0.0000  cb_unq1_2
cb_data0/clk_gate_config_cb_reg      3.3516      0.0     0.0000     3.3516  0.0000  SNPS_CLOCK_GATE_HIGH_cb_unq1_0_2
cb_data1                           360.3852      3.7   186.6312   170.4024  0.0000  cb_unq1_3
cb_data1/clk_gate_config_cb_reg      3.3516      0.0     0.0000     3.3516  0.0000  SNPS_CLOCK_GATE_HIGH_cb_unq1_0_3
sb_1b                              915.3396      9.5   256.1328   649.1520  0.0000  sb_unq2_0
sb_1b/clk_gate_config_sb_reg         3.3516      0.0     0.0000     3.3516  0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq2_3
sb_1b/clk_gate_config_sb_reg_0       3.3516      0.0     0.0000     3.3516  0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq2_4
sb_1b/clk_gate_config_ungate_reg     3.3516      0.0     0.0000     3.3516  0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq2_5
sb_wide                           4255.8265     44.0  2132.4996  2046.2401  0.0000  sb_unq1_0
sb_wide/clk_gate_config_sb_reg       3.3516      0.0     0.0000     3.3516  0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_23
sb_wide/clk_gate_config_sb_reg_0     3.3516      0.0     0.0000     3.3516  0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_24
sb_wide/clk_gate_config_ungate_reg
                                     3.3516      0.0     0.0000     3.3516  0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_45
sb_wide/clk_gate_out_0_0_id1_reg     3.3516      0.0     0.0000     3.3516  0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_44
sb_wide/clk_gate_out_0_1_id1_reg     3.3516      0.0     0.0000     3.3516  0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_43
sb_wide/clk_gate_out_0_2_id1_reg     3.3516      0.0     0.0000     3.3516  0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_42
sb_wide/clk_gate_out_0_3_id1_reg     3.3516      0.0     0.0000     3.3516  0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_41
sb_wide/clk_gate_out_0_4_id1_reg     3.3516      0.0     0.0000     3.3516  0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_40
sb_wide/clk_gate_out_1_0_id1_reg     3.3516      0.0     0.0000     3.3516  0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_39
sb_wide/clk_gate_out_1_1_id1_reg     3.3516      0.0     0.0000     3.3516  0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_38
sb_wide/clk_gate_out_1_2_id1_reg     3.3516      0.0     0.0000     3.3516  0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_37
sb_wide/clk_gate_out_1_3_id1_reg     3.3516      0.0     0.0000     3.3516  0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_36
sb_wide/clk_gate_out_1_4_id1_reg     3.3516      0.0     0.0000     3.3516  0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_35
sb_wide/clk_gate_out_2_0_id1_reg     3.3516      0.0     0.0000     3.3516  0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_34
sb_wide/clk_gate_out_2_1_id1_reg     3.3516      0.0     0.0000     3.3516  0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_33
sb_wide/clk_gate_out_2_2_id1_reg     3.3516      0.0     0.0000     3.3516  0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_32
sb_wide/clk_gate_out_2_3_id1_reg     3.3516      0.0     0.0000     3.3516  0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_31
sb_wide/clk_gate_out_2_4_id1_reg     3.3516      0.0     0.0000     3.3516  0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_30
sb_wide/clk_gate_out_3_0_id1_reg     3.3516      0.0     0.0000     3.3516  0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_29
sb_wide/clk_gate_out_3_1_id1_reg     3.3516      0.0     0.0000     3.3516  0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_28
sb_wide/clk_gate_out_3_2_id1_reg     3.3516      0.0     0.0000     3.3516  0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_27
sb_wide/clk_gate_out_3_3_id1_reg     3.3516      0.0     0.0000     3.3516  0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_26
sb_wide/clk_gate_out_3_4_id1_reg     3.3516      0.0     0.0000     3.3516  0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_25
test_pe                           2516.5224     26.0   209.9160   169.3440  0.0000  test_pe_unq1_0
test_pe/clk_gate_op_code_reg         3.3516      0.0     0.0000     3.3516  0.0000  SNPS_CLOCK_GATE_HIGH_test_pe_unq1_0
test_pe/test_debug_bit               9.5256      0.1     2.4696     7.0560  0.0000  test_debug_reg_DataWidth1_0
test_pe/test_debug_data            122.7744      1.3    34.7508    84.6720  0.0000  test_debug_reg_DataWidth16_0
test_pe/test_debug_data/clk_gate_debug_val_reg
                                     3.3516      0.0     0.0000     3.3516  0.0000  SNPS_CLOCK_GATE_HIGH_test_debug_reg_DataWidth16_0
test_pe/test_lut                    60.3288      0.6    14.6412    42.3360  0.0000  test_lut_DataWidth1_0
test_pe/test_lut/clk_gate_GEN_LUT[0].lut_reg
                                     3.3516      0.0     0.0000     3.3516  0.0000  SNPS_CLOCK_GATE_HIGH_test_lut_DataWidth1_0
test_pe/test_opt_reg_a             148.5288      1.5    60.5052    84.6720  0.0000  test_opt_reg_DataWidth16_0
test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg
                                     3.3516      0.0     0.0000     3.3516  0.0000  SNPS_CLOCK_GATE_HIGH_test_opt_reg_DataWidth16_0
test_pe/test_opt_reg_d              13.4064      0.1     8.1144     5.2920  0.0000  test_opt_reg_DataWidth1_3
test_pe/test_opt_reg_e              13.4064      0.1     8.1144     5.2920  0.0000  test_opt_reg_DataWidth1_4
test_pe/test_opt_reg_f              13.4064      0.1     8.1144     5.2920  0.0000  test_opt_reg_DataWidth1_5
test_pe/test_opt_reg_file          149.5872      1.5    61.5636    84.6720  0.0000  test_opt_reg_file_DataWidth16_0
test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg[0]
                                     3.3516      0.0     0.0000     3.3516  0.0000  SNPS_CLOCK_GATE_HIGH_test_opt_reg_file_DataWidth16_0
test_pe/test_pe_comp              1602.9468     16.6   316.4616     0.0000  0.0000  test_pe_comp_unq1_0
test_pe/test_pe_comp/GEN_ADD[0].full_add
                                    70.5600      0.7    70.5600     0.0000  0.0000  test_full_add_DataWidth16_0
test_pe/test_pe_comp/cmpr            8.9964      0.1     8.9964     0.0000  0.0000  test_cmpr_0
test_pe/test_pe_comp/test_mult_add
                                  1040.9364     10.8  1040.9364     0.0000  0.0000  test_mult_add_DataWidth16_0
test_pe/test_pe_comp/test_shifter  165.9924      1.7   165.9924     0.0000  0.0000  test_shifter_unq1_DataWidth16_0
--------------------------------  ---------  -------  ---------  ---------  ------  ----------------------------------------------------
Total                                                 5328.1621  4335.7356  0.0000

1
