read -sv run_verilog_mid/adder_32b_8_92_e734f99745579a83713dd312a9b81284.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_92_e734f99745579a83713dd312a9b81284_yosys.v
