GowinSynthesis start
Running parser ...
Analyzing Verilog file 'E:\EP4CE6F17C8\module\GOWIN\LCD800\src\gowin_rpll\video_pll.v'
Analyzing Verilog file 'E:\EP4CE6F17C8\module\GOWIN\LCD800\src\top.v'
Analyzing Verilog file 'E:\EP4CE6F17C8\module\GOWIN\LCD800\src\vga_timing.v'
Compiling module 'top'("E:\EP4CE6F17C8\module\GOWIN\LCD800\src\top.v":1)
Compiling module 'video_pll'("E:\EP4CE6F17C8\module\GOWIN\LCD800\src\gowin_rpll\video_pll.v":9)
Compiling module 'vga_timing'("E:\EP4CE6F17C8\module\GOWIN\LCD800\src\vga_timing.v":1)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 10("E:\EP4CE6F17C8\module\GOWIN\LCD800\src\vga_timing.v":54)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 10("E:\EP4CE6F17C8\module\GOWIN\LCD800\src\vga_timing.v":61)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'rst'("E:\EP4CE6F17C8\module\GOWIN\LCD800\src\top.v":24)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "E:\EP4CE6F17C8\module\GOWIN\LCD800\impl\gwsynthesis\lcd_test.vg" completed
[100%] Generate report file "E:\EP4CE6F17C8\module\GOWIN\LCD800\impl\gwsynthesis\lcd_test_syn.rpt.html" completed
GowinSynthesis finish
