//
//Written by GowinSynthesis
//Tool Version "V1.9.11.02 (64-bit)"
//Sun Jun 22 21:25:37 2025

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/dvi_tx/dvi_tx.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_clkdiv/gowin_clkdiv.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll/gowin_rpll.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll2/gowin_rpll2.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gpio/ip_gpio.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/msx_slot/msx_slot.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ram/ip_ram.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/sdram/ip_sdram_tangnano20k_c.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/tangnano20k_vdp_cartridge.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_color_bus.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_color_decoder.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_command.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_graphic123m.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_graphic4567.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_inst.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_interrupt.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_ram_256byte.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_ram_palette.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_register.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_spinforam.v"
//file21 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_sprite.v"
//file22 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_ssg.v"
//file23 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_text12.v"
//file24 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_wait_control.v"
//file25 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/video_out/video_double_buffer.v"
//file26 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/video_out/video_out.v"
//file27 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/video_out/video_out_bilinear.v"
//file28 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/video_out/video_out_hmag.v"
//file29 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/video_out/video_ram_line_buffer.v"
//file30 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ws2812_led/ip_ws2812_led.v"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  clk14m_d,
  clk215m,
  pll_lock
)
;
input clk14m_d;
output clk215m;
output pll_lock;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk215m),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=14;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=4;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module Gowin_rPLL2 (
  clk14m_d,
  O_sdram_clk_d
)
;
input clk14m_d;
output O_sdram_clk_d;
wire clk85m_n;
wire clkoutd_o;
wire clkoutd3_o;
wire lock_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(O_sdram_clk_d),
    .CLKOUTP(clk85m_n),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(lock_o),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({VCC,VCC,VCC,VCC}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="false";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=5;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=8;
defparam rpll_inst.PSDA_SEL="1000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL2 */
module Gowin_CLKDIV (
  clk215m,
  pll_lock,
  w_video_clk
)
;
input clk215m;
input pll_lock;
output w_video_clk;
wire VCC;
wire GND;
  CLKDIV clkdiv_inst (
    .CLKOUT(w_video_clk),
    .CALIB(GND),
    .HCLKIN(clk215m),
    .RESETN(pll_lock) 
);
defparam clkdiv_inst.DIV_MODE="5";
defparam clkdiv_inst.GSREN="false";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_CLKDIV */
module msx_slot (
  w_video_clk,
  n36_6,
  w_bus_gpio_rdata_en,
  slot_iorq_n_d,
  slot_wr_n_d,
  slot_rd_n_d,
  slot_a_d,
  slot_d_in,
  w_bus_rdata,
  w_bus_valid,
  w_iorq_rd,
  w_bus_ioreq,
  w_bus_write,
  slot_data_dir_d_4,
  w_bus_address,
  w_bus_wdata,
  ff_rdata
)
;
input w_video_clk;
input n36_6;
input w_bus_gpio_rdata_en;
input slot_iorq_n_d;
input slot_wr_n_d;
input slot_rd_n_d;
input [7:0] slot_a_d;
input [7:0] slot_d_in;
input [7:0] w_bus_rdata;
output w_bus_valid;
output w_iorq_rd;
output w_bus_ioreq;
output w_bus_write;
output slot_data_dir_d_4;
output [7:0] w_bus_address;
output [7:0] w_bus_wdata;
output [7:0] ff_rdata;
wire w_iorq_wr;
wire n239_3;
wire w_active;
wire n63_10;
wire n63_12;
wire n49_9;
wire w_active_12;
wire ff_iorq_rd;
wire ff_iorq_wr_pre;
wire ff_iorq_rd_pre;
wire ff_active;
wire ff_iorq_wr;
wire VCC;
wire GND;
  LUT2 w_iorq_wr_s1 (
    .F(w_iorq_wr),
    .I0(slot_iorq_n_d),
    .I1(slot_wr_n_d) 
);
defparam w_iorq_wr_s1.INIT=4'h1;
  LUT2 w_iorq_rd_s2 (
    .F(w_iorq_rd),
    .I0(slot_iorq_n_d),
    .I1(slot_rd_n_d) 
);
defparam w_iorq_rd_s2.INIT=4'h1;
  LUT2 n239_s0 (
    .F(n239_3),
    .I0(ff_active),
    .I1(ff_iorq_wr) 
);
defparam n239_s0.INIT=4'h4;
  LUT2 w_active_s3 (
    .F(w_active),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam w_active_s3.INIT=4'hE;
  LUT3 n63_s4 (
    .F(n63_10),
    .I0(w_bus_write),
    .I1(ff_active),
    .I2(n63_12) 
);
defparam n63_s4.INIT=8'hB0;
  LUT3 n63_s5 (
    .F(n63_12),
    .I0(ff_iorq_wr),
    .I1(ff_active),
    .I2(ff_iorq_rd) 
);
defparam n63_s5.INIT=8'hEF;
  LUT3 n49_s3 (
    .F(n49_9),
    .I0(ff_active),
    .I1(ff_iorq_wr),
    .I2(ff_iorq_rd) 
);
defparam n49_s3.INIT=8'h54;
  LUT4 w_active_s4 (
    .F(w_active_12),
    .I0(ff_active),
    .I1(ff_iorq_wr),
    .I2(ff_iorq_rd),
    .I3(w_bus_ioreq) 
);
defparam w_active_s4.INIT=16'hFF54;
  DFFC ff_iorq_rd_s0 (
    .Q(ff_iorq_rd),
    .D(ff_iorq_rd_pre),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_iorq_wr_pre_s0 (
    .Q(ff_iorq_wr_pre),
    .D(w_iorq_wr),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_iorq_rd_pre_s0 (
    .Q(ff_iorq_rd_pre),
    .D(w_iorq_rd),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_active_s0 (
    .Q(ff_active),
    .D(w_active),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_valid_s0 (
    .Q(w_bus_valid),
    .D(n49_9),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_7_s0 (
    .Q(w_bus_address[7]),
    .D(slot_a_d[7]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_6_s0 (
    .Q(w_bus_address[6]),
    .D(slot_a_d[6]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_5_s0 (
    .Q(w_bus_address[5]),
    .D(slot_a_d[5]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_4_s0 (
    .Q(w_bus_address[4]),
    .D(slot_a_d[4]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_3_s0 (
    .Q(w_bus_address[3]),
    .D(slot_a_d[3]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_2_s0 (
    .Q(w_bus_address[2]),
    .D(slot_a_d[2]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_1_s0 (
    .Q(w_bus_address[1]),
    .D(slot_a_d[1]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_0_s0 (
    .Q(w_bus_address[0]),
    .D(slot_a_d[0]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_7_s0 (
    .Q(w_bus_wdata[7]),
    .D(slot_d_in[7]),
    .CLK(w_video_clk),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_6_s0 (
    .Q(w_bus_wdata[6]),
    .D(slot_d_in[6]),
    .CLK(w_video_clk),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_5_s0 (
    .Q(w_bus_wdata[5]),
    .D(slot_d_in[5]),
    .CLK(w_video_clk),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_4_s0 (
    .Q(w_bus_wdata[4]),
    .D(slot_d_in[4]),
    .CLK(w_video_clk),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_3_s0 (
    .Q(w_bus_wdata[3]),
    .D(slot_d_in[3]),
    .CLK(w_video_clk),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_2_s0 (
    .Q(w_bus_wdata[2]),
    .D(slot_d_in[2]),
    .CLK(w_video_clk),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_1_s0 (
    .Q(w_bus_wdata[1]),
    .D(slot_d_in[1]),
    .CLK(w_video_clk),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_0_s0 (
    .Q(w_bus_wdata[0]),
    .D(slot_d_in[0]),
    .CLK(w_video_clk),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(w_bus_rdata[7]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(w_bus_rdata[6]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(w_bus_rdata[5]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(w_bus_rdata[4]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(w_bus_rdata[3]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(w_bus_rdata[2]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(w_bus_rdata[1]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(w_bus_rdata[0]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFC ff_iorq_wr_s0 (
    .Q(ff_iorq_wr),
    .D(ff_iorq_wr_pre),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_ioreq_s1 (
    .Q(w_bus_ioreq),
    .D(w_active_12),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
defparam ff_ioreq_s1.INIT=1'b0;
  DFFP ff_write_s4 (
    .Q(w_bus_write),
    .D(n63_10),
    .CLK(w_video_clk),
    .PRESET(n36_6) 
);
defparam ff_write_s4.INIT=1'b1;
  INV slot_data_dir_d_s0 (
    .O(slot_data_dir_d_4),
    .I(w_bus_write) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_slot */
module ip_gpio (
  w_video_clk,
  n36_6,
  w_bus_ioreq,
  w_bus_write,
  w_bus_valid,
  w_bus_wdata,
  w_bus_address,
  w_bus_gpio_rdata_en,
  w_led_wr,
  w_led_red,
  w_led_green,
  w_led_blue,
  w_bus_gpio_rdata
)
;
input w_video_clk;
input n36_6;
input w_bus_ioreq;
input w_bus_write;
input w_bus_valid;
input [7:0] w_bus_wdata;
input [7:0] w_bus_address;
output w_bus_gpio_rdata_en;
output w_led_wr;
output [7:0] w_led_red;
output [7:0] w_led_green;
output [7:0] w_led_blue;
output [7:0] w_bus_gpio_rdata;
wire n215_3;
wire n222_3;
wire n230_3;
wire n107_3;
wire n133_6;
wire n132_6;
wire n126_6;
wire n127_6;
wire n128_6;
wire n131_6;
wire n129_6;
wire n130_6;
wire ff_wr_6;
wire n215_4;
wire n230_4;
wire ff_rdata_en_7;
wire n133_7;
wire n133_8;
wire n132_7;
wire n132_8;
wire n126_7;
wire n126_8;
wire n127_7;
wire n127_8;
wire n128_7;
wire n128_8;
wire n131_7;
wire n131_8;
wire n129_7;
wire n129_8;
wire n130_7;
wire n130_8;
wire n215_5;
wire n215_6;
wire n222_6;
wire ff_rdata_en_9;
wire VCC;
wire GND;
  LUT4 n215_s0 (
    .F(n215_3),
    .I0(w_bus_ioreq),
    .I1(w_bus_write),
    .I2(w_bus_valid),
    .I3(n215_4) 
);
defparam n215_s0.INIT=16'h8000;
  LUT4 n222_s0 (
    .F(n222_3),
    .I0(w_bus_ioreq),
    .I1(w_bus_write),
    .I2(w_bus_valid),
    .I3(n222_6) 
);
defparam n222_s0.INIT=16'h8000;
  LUT4 n230_s0 (
    .F(n230_3),
    .I0(w_bus_ioreq),
    .I1(w_bus_write),
    .I2(w_bus_valid),
    .I3(n230_4) 
);
defparam n230_s0.INIT=16'h8000;
  LUT3 n107_s0 (
    .F(n107_3),
    .I0(w_bus_write),
    .I1(w_bus_ioreq),
    .I2(w_bus_valid) 
);
defparam n107_s0.INIT=8'h40;
  LUT3 n133_s1 (
    .F(n133_6),
    .I0(n133_7),
    .I1(n133_8),
    .I2(n107_3) 
);
defparam n133_s1.INIT=8'h70;
  LUT3 n132_s1 (
    .F(n132_6),
    .I0(n132_7),
    .I1(n132_8),
    .I2(n107_3) 
);
defparam n132_s1.INIT=8'h70;
  LUT3 n126_s1 (
    .F(n126_6),
    .I0(n126_7),
    .I1(n126_8),
    .I2(n107_3) 
);
defparam n126_s1.INIT=8'h70;
  LUT3 n127_s1 (
    .F(n127_6),
    .I0(n127_7),
    .I1(n127_8),
    .I2(n107_3) 
);
defparam n127_s1.INIT=8'h70;
  LUT3 n128_s1 (
    .F(n128_6),
    .I0(n128_7),
    .I1(n128_8),
    .I2(n107_3) 
);
defparam n128_s1.INIT=8'h70;
  LUT3 n131_s1 (
    .F(n131_6),
    .I0(n131_7),
    .I1(n131_8),
    .I2(n107_3) 
);
defparam n131_s1.INIT=8'h70;
  LUT3 n129_s1 (
    .F(n129_6),
    .I0(n129_7),
    .I1(n129_8),
    .I2(n107_3) 
);
defparam n129_s1.INIT=8'h70;
  LUT3 n130_s1 (
    .F(n130_6),
    .I0(n130_7),
    .I1(n130_8),
    .I2(n107_3) 
);
defparam n130_s1.INIT=8'h70;
  LUT4 ff_wr_s3 (
    .F(ff_wr_6),
    .I0(ff_rdata_en_7),
    .I1(w_bus_write),
    .I2(w_bus_valid),
    .I3(w_bus_ioreq) 
);
defparam ff_wr_s3.INIT=16'hBFFF;
  LUT3 n215_s1 (
    .F(n215_4),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]),
    .I2(n215_5) 
);
defparam n215_s1.INIT=8'h10;
  LUT3 n230_s1 (
    .F(n230_4),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]),
    .I2(n215_5) 
);
defparam n230_s1.INIT=8'h40;
  LUT3 ff_rdata_en_s4 (
    .F(ff_rdata_en_7),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]),
    .I2(n215_5) 
);
defparam ff_rdata_en_s4.INIT=8'h70;
  LUT4 n133_s2 (
    .F(n133_7),
    .I0(n215_4),
    .I1(w_led_red[0]),
    .I2(w_led_green[0]),
    .I3(n222_6) 
);
defparam n133_s2.INIT=16'h0777;
  LUT4 n133_s3 (
    .F(n133_8),
    .I0(n230_4),
    .I1(w_led_blue[0]),
    .I2(ff_rdata_en_7),
    .I3(w_bus_gpio_rdata[0]) 
);
defparam n133_s3.INIT=16'h7077;
  LUT4 n132_s2 (
    .F(n132_7),
    .I0(n215_4),
    .I1(w_led_red[1]),
    .I2(w_led_green[1]),
    .I3(n222_6) 
);
defparam n132_s2.INIT=16'h0777;
  LUT4 n132_s3 (
    .F(n132_8),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[1]),
    .I2(w_led_blue[1]),
    .I3(n230_4) 
);
defparam n132_s3.INIT=16'h0BBB;
  LUT4 n126_s2 (
    .F(n126_7),
    .I0(n215_4),
    .I1(w_led_red[7]),
    .I2(w_led_green[7]),
    .I3(n222_6) 
);
defparam n126_s2.INIT=16'h0777;
  LUT4 n126_s3 (
    .F(n126_8),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[7]),
    .I2(w_led_blue[7]),
    .I3(n230_4) 
);
defparam n126_s3.INIT=16'h0BBB;
  LUT4 n127_s2 (
    .F(n127_7),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[6]),
    .I2(w_led_blue[6]),
    .I3(n230_4) 
);
defparam n127_s2.INIT=16'h0BBB;
  LUT4 n127_s3 (
    .F(n127_8),
    .I0(n215_4),
    .I1(w_led_red[6]),
    .I2(w_led_green[6]),
    .I3(n222_6) 
);
defparam n127_s3.INIT=16'h0777;
  LUT4 n128_s2 (
    .F(n128_7),
    .I0(n215_4),
    .I1(w_led_red[5]),
    .I2(w_led_green[5]),
    .I3(n222_6) 
);
defparam n128_s2.INIT=16'h0777;
  LUT4 n128_s3 (
    .F(n128_8),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[5]),
    .I2(w_led_blue[5]),
    .I3(n230_4) 
);
defparam n128_s3.INIT=16'h0BBB;
  LUT4 n131_s2 (
    .F(n131_7),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[2]),
    .I2(w_led_blue[2]),
    .I3(n230_4) 
);
defparam n131_s2.INIT=16'h0BBB;
  LUT4 n131_s3 (
    .F(n131_8),
    .I0(n215_4),
    .I1(w_led_red[2]),
    .I2(w_led_green[2]),
    .I3(n222_6) 
);
defparam n131_s3.INIT=16'h0777;
  LUT4 n129_s2 (
    .F(n129_7),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[4]),
    .I2(w_led_blue[4]),
    .I3(n230_4) 
);
defparam n129_s2.INIT=16'h0BBB;
  LUT4 n129_s3 (
    .F(n129_8),
    .I0(n215_4),
    .I1(w_led_red[4]),
    .I2(w_led_green[4]),
    .I3(n222_6) 
);
defparam n129_s3.INIT=16'h0777;
  LUT4 n130_s2 (
    .F(n130_7),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[3]),
    .I2(w_led_blue[3]),
    .I3(n230_4) 
);
defparam n130_s2.INIT=16'h0BBB;
  LUT4 n130_s3 (
    .F(n130_8),
    .I0(n215_4),
    .I1(w_led_red[3]),
    .I2(w_led_green[3]),
    .I3(n222_6) 
);
defparam n130_s3.INIT=16'h0777;
  LUT4 n215_s2 (
    .F(n215_5),
    .I0(w_bus_address[2]),
    .I1(w_bus_address[3]),
    .I2(n215_6),
    .I3(w_bus_address[4]) 
);
defparam n215_s2.INIT=16'h1000;
  LUT3 n215_s3 (
    .F(n215_6),
    .I0(w_bus_address[5]),
    .I1(w_bus_address[6]),
    .I2(w_bus_address[7]) 
);
defparam n215_s3.INIT=8'h01;
  LUT3 n222_s2 (
    .F(n222_6),
    .I0(n215_5),
    .I1(w_bus_address[1]),
    .I2(w_bus_address[0]) 
);
defparam n222_s2.INIT=8'h20;
  LUT4 ff_rdata_en_s5 (
    .F(ff_rdata_en_9),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]),
    .I2(n215_5),
    .I3(n107_3) 
);
defparam ff_rdata_en_s5.INIT=16'h70FF;
  DFFCE ff_red_7_s0 (
    .Q(w_led_red[7]),
    .D(w_bus_wdata[7]),
    .CLK(w_video_clk),
    .CE(n215_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_red_5_s0 (
    .Q(w_led_red[5]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(n215_3),
    .CLEAR(n36_6) 
);
  DFFPE ff_red_4_s0 (
    .Q(w_led_red[4]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(n215_3),
    .PRESET(n36_6) 
);
  DFFCE ff_red_3_s0 (
    .Q(w_led_red[3]),
    .D(w_bus_wdata[3]),
    .CLK(w_video_clk),
    .CE(n215_3),
    .CLEAR(n36_6) 
);
  DFFPE ff_red_2_s0 (
    .Q(w_led_red[2]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n215_3),
    .PRESET(n36_6) 
);
  DFFCE ff_red_1_s0 (
    .Q(w_led_red[1]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n215_3),
    .CLEAR(n36_6) 
);
  DFFPE ff_red_0_s0 (
    .Q(w_led_red[0]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n215_3),
    .PRESET(n36_6) 
);
  DFFCE ff_green_7_s0 (
    .Q(w_led_green[7]),
    .D(w_bus_wdata[7]),
    .CLK(w_video_clk),
    .CE(n222_3),
    .CLEAR(n36_6) 
);
  DFFPE ff_green_6_s0 (
    .Q(w_led_green[6]),
    .D(w_bus_wdata[6]),
    .CLK(w_video_clk),
    .CE(n222_3),
    .PRESET(n36_6) 
);
  DFFPE ff_green_5_s0 (
    .Q(w_led_green[5]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(n222_3),
    .PRESET(n36_6) 
);
  DFFCE ff_green_4_s0 (
    .Q(w_led_green[4]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(n222_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_green_3_s0 (
    .Q(w_led_green[3]),
    .D(w_bus_wdata[3]),
    .CLK(w_video_clk),
    .CE(n222_3),
    .CLEAR(n36_6) 
);
  DFFPE ff_green_2_s0 (
    .Q(w_led_green[2]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n222_3),
    .PRESET(n36_6) 
);
  DFFPE ff_green_1_s0 (
    .Q(w_led_green[1]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n222_3),
    .PRESET(n36_6) 
);
  DFFCE ff_green_0_s0 (
    .Q(w_led_green[0]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n222_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blue_7_s0 (
    .Q(w_led_blue[7]),
    .D(w_bus_wdata[7]),
    .CLK(w_video_clk),
    .CE(n230_3),
    .CLEAR(n36_6) 
);
  DFFPE ff_blue_6_s0 (
    .Q(w_led_blue[6]),
    .D(w_bus_wdata[6]),
    .CLK(w_video_clk),
    .CE(n230_3),
    .PRESET(n36_6) 
);
  DFFPE ff_blue_5_s0 (
    .Q(w_led_blue[5]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(n230_3),
    .PRESET(n36_6) 
);
  DFFPE ff_blue_4_s0 (
    .Q(w_led_blue[4]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(n230_3),
    .PRESET(n36_6) 
);
  DFFCE ff_blue_3_s0 (
    .Q(w_led_blue[3]),
    .D(w_bus_wdata[3]),
    .CLK(w_video_clk),
    .CE(n230_3),
    .CLEAR(n36_6) 
);
  DFFPE ff_blue_2_s0 (
    .Q(w_led_blue[2]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n230_3),
    .PRESET(n36_6) 
);
  DFFPE ff_blue_1_s0 (
    .Q(w_led_blue[1]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n230_3),
    .PRESET(n36_6) 
);
  DFFPE ff_blue_0_s0 (
    .Q(w_led_blue[0]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n230_3),
    .PRESET(n36_6) 
);
  DFFC ff_rdata_7_s0 (
    .Q(w_bus_gpio_rdata[7]),
    .D(n126_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_6_s0 (
    .Q(w_bus_gpio_rdata[6]),
    .D(n127_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_5_s0 (
    .Q(w_bus_gpio_rdata[5]),
    .D(n128_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_4_s0 (
    .Q(w_bus_gpio_rdata[4]),
    .D(n129_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_3_s0 (
    .Q(w_bus_gpio_rdata[3]),
    .D(n130_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_2_s0 (
    .Q(w_bus_gpio_rdata[2]),
    .D(n131_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_1_s0 (
    .Q(w_bus_gpio_rdata[1]),
    .D(n132_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_0_s0 (
    .Q(w_bus_gpio_rdata[0]),
    .D(n133_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFPE ff_red_6_s0 (
    .Q(w_led_red[6]),
    .D(w_bus_wdata[6]),
    .CLK(w_video_clk),
    .CE(n215_3),
    .PRESET(n36_6) 
);
  DFFCE ff_rdata_en_s1 (
    .Q(w_bus_gpio_rdata_en),
    .D(n107_3),
    .CLK(w_video_clk),
    .CE(ff_rdata_en_9),
    .CLEAR(n36_6) 
);
defparam ff_rdata_en_s1.INIT=1'b0;
  DFFCE ff_wr_s1 (
    .Q(w_led_wr),
    .D(n230_3),
    .CLK(w_video_clk),
    .CE(ff_wr_6),
    .CLEAR(n36_6) 
);
defparam ff_wr_s1.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_gpio */
module ip_ws2812_led (
  w_video_clk,
  n36_6,
  w_led_wr,
  w_led_blue,
  w_led_red,
  w_led_green,
  ws2812_led_d
)
;
input w_video_clk;
input n36_6;
input w_led_wr;
input [7:0] w_led_blue;
input [7:0] w_led_red;
input [7:0] w_led_green;
output ws2812_led_d;
wire n138_5;
wire n139_5;
wire n142_5;
wire n145_5;
wire n146_5;
wire n147_5;
wire n149_5;
wire n151_6;
wire n117_92;
wire n118_90;
wire n119_90;
wire n120_90;
wire n121_90;
wire n134_86;
wire n136_85;
wire ff_send_data_23_8;
wire ff_count_13_7;
wire n123_82;
wire n126_89;
wire n127_88;
wire n129_88;
wire n130_88;
wire n138_6;
wire n138_7;
wire n142_6;
wire n145_6;
wire n145_7;
wire n146_7;
wire n146_8;
wire n147_6;
wire n149_6;
wire n314_4;
wire n117_93;
wire n117_94;
wire n119_91;
wire n120_91;
wire n121_91;
wire ff_send_data_23_9;
wire ff_send_data_23_10;
wire ff_send_data_23_11;
wire n126_90;
wire n129_89;
wire ff_send_data_23_12;
wire n146_10;
wire n122_95;
wire n142_9;
wire ff_state_5_10;
wire n337_8;
wire n336_5;
wire n335_5;
wire n334_5;
wire n333_5;
wire n332_5;
wire n331_5;
wire n330_5;
wire n329_5;
wire n328_5;
wire n327_5;
wire n326_5;
wire n325_5;
wire n324_5;
wire n323_5;
wire n322_5;
wire n321_5;
wire n320_5;
wire n319_5;
wire n318_5;
wire n317_5;
wire n316_5;
wire n315_5;
wire n314_6;
wire [5:0] ff_state;
wire [13:0] ff_count;
wire [23:0] ff_send_data;
wire VCC;
wire GND;
  LUT4 n138_s2 (
    .F(n138_5),
    .I0(n138_6),
    .I1(ff_count[12]),
    .I2(n138_7),
    .I3(ff_count[13]) 
);
defparam n138_s2.INIT=16'hCF20;
  LUT4 n139_s2 (
    .F(n139_5),
    .I0(n138_6),
    .I1(ff_count[13]),
    .I2(ff_count[12]),
    .I3(n138_7) 
);
defparam n139_s2.INIT=16'h0EF0;
  LUT4 n142_s2 (
    .F(n142_5),
    .I0(n142_6),
    .I1(n138_6),
    .I2(ff_count[9]),
    .I3(n142_9) 
);
defparam n142_s2.INIT=16'h0DF0;
  LUT3 n145_s2 (
    .F(n145_5),
    .I0(n145_6),
    .I1(ff_count[6]),
    .I2(n145_7) 
);
defparam n145_s2.INIT=8'h14;
  LUT4 n146_s2 (
    .F(n146_5),
    .I0(n138_6),
    .I1(n146_10),
    .I2(n146_7),
    .I3(n146_8) 
);
defparam n146_s2.INIT=16'h001F;
  LUT4 n147_s2 (
    .F(n147_5),
    .I0(ff_count[3]),
    .I1(n147_6),
    .I2(n145_6),
    .I3(ff_count[4]) 
);
defparam n147_s2.INIT=16'h0B04;
  LUT4 n149_s2 (
    .F(n149_5),
    .I0(n146_10),
    .I1(n145_6),
    .I2(ff_count[2]),
    .I3(n149_6) 
);
defparam n149_s2.INIT=16'h0BB0;
  LUT3 n151_s3 (
    .F(n151_6),
    .I0(n146_10),
    .I1(n145_6),
    .I2(ff_count[0]) 
);
defparam n151_s3.INIT=8'h0B;
  LUT4 n117_s80 (
    .F(n117_92),
    .I0(n117_93),
    .I1(n117_94),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n117_s80.INIT=16'hCFA0;
  LUT4 n118_s78 (
    .F(n118_90),
    .I0(ff_state[5]),
    .I1(n117_94),
    .I2(n117_93),
    .I3(ff_state[4]) 
);
defparam n118_s78.INIT=16'hCDF0;
  LUT4 n119_s78 (
    .F(n119_90),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(n119_91),
    .I3(ff_state[3]) 
);
defparam n119_s78.INIT=16'h0770;
  LUT4 n120_s78 (
    .F(n120_90),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n120_91),
    .I3(ff_state[2]) 
);
defparam n120_s78.INIT=16'h0708;
  LUT3 n121_s78 (
    .F(n121_90),
    .I0(n121_91),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n121_s78.INIT=8'h14;
  LUT4 n134_s80 (
    .F(n134_86),
    .I0(n146_10),
    .I1(n146_7),
    .I2(ff_count[3]),
    .I3(n147_6) 
);
defparam n134_s80.INIT=16'h0BB0;
  LUT4 n136_s79 (
    .F(n136_85),
    .I0(n146_10),
    .I1(n146_7),
    .I2(ff_count[0]),
    .I3(ff_count[1]) 
);
defparam n136_s79.INIT=16'h7007;
  LUT4 ff_send_data_23_s3 (
    .F(ff_send_data_23_8),
    .I0(ff_send_data_23_9),
    .I1(ff_send_data_23_10),
    .I2(ff_send_data_23_11),
    .I3(n314_4) 
);
defparam ff_send_data_23_s3.INIT=16'hFF80;
  LUT4 ff_count_11_s5 (
    .F(ff_count_13_7),
    .I0(w_led_wr),
    .I1(n138_6),
    .I2(n121_91),
    .I3(n146_7) 
);
defparam ff_count_11_s5.INIT=16'h0BFF;
  LUT3 n123_s76 (
    .F(n123_82),
    .I0(ff_state[5]),
    .I1(ff_state[4]),
    .I2(ff_state[0]) 
);
defparam n123_s76.INIT=8'h70;
  LUT4 n126_s81 (
    .F(n126_89),
    .I0(n142_6),
    .I1(ff_count[10]),
    .I2(n126_90),
    .I3(ff_count[11]) 
);
defparam n126_s81.INIT=16'hCF10;
  LUT3 n127_s80 (
    .F(n127_88),
    .I0(n142_6),
    .I1(ff_count[10]),
    .I2(n126_90) 
);
defparam n127_s80.INIT=8'h1C;
  LUT4 n129_s80 (
    .F(n129_88),
    .I0(ff_send_data_23_9),
    .I1(n145_7),
    .I2(n129_89),
    .I3(ff_count[8]) 
);
defparam n129_s80.INIT=16'h3740;
  LUT4 n130_s80 (
    .F(n130_88),
    .I0(ff_count[6]),
    .I1(n145_7),
    .I2(ff_count[7]),
    .I3(ff_send_data_23_9) 
);
defparam n130_s80.INIT=16'hB0B4;
  LUT4 n138_s3 (
    .F(n138_6),
    .I0(ff_state[0]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(n117_94) 
);
defparam n138_s3.INIT=16'h0100;
  LUT3 n138_s4 (
    .F(n138_7),
    .I0(ff_count[10]),
    .I1(ff_count[11]),
    .I2(n126_90) 
);
defparam n138_s4.INIT=8'h10;
  LUT4 n142_s3 (
    .F(n142_6),
    .I0(ff_count[10]),
    .I1(ff_count[11]),
    .I2(ff_count[12]),
    .I3(ff_count[13]) 
);
defparam n142_s3.INIT=16'h0001;
  LUT3 n145_s3 (
    .F(n145_6),
    .I0(n138_6),
    .I1(n126_90),
    .I2(n142_6) 
);
defparam n145_s3.INIT=8'h40;
  LUT4 n145_s4 (
    .F(n145_7),
    .I0(ff_count[3]),
    .I1(ff_count[4]),
    .I2(ff_count[5]),
    .I3(n147_6) 
);
defparam n145_s4.INIT=16'h0100;
  LUT2 n146_s4 (
    .F(n146_7),
    .I0(n145_7),
    .I1(ff_send_data_23_9) 
);
defparam n146_s4.INIT=4'h8;
  LUT4 n146_s5 (
    .F(n146_8),
    .I0(ff_count[3]),
    .I1(ff_count[4]),
    .I2(n147_6),
    .I3(ff_count[5]) 
);
defparam n146_s5.INIT=16'h10EF;
  LUT3 n147_s3 (
    .F(n147_6),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]) 
);
defparam n147_s3.INIT=8'h01;
  LUT2 n149_s3 (
    .F(n149_6),
    .I0(ff_count[0]),
    .I1(ff_count[1]) 
);
defparam n149_s3.INIT=4'h1;
  LUT2 n314_s1 (
    .F(n314_4),
    .I0(w_led_wr),
    .I1(n138_6) 
);
defparam n314_s1.INIT=4'h8;
  LUT4 n117_s81 (
    .F(n117_93),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n117_s81.INIT=16'h8000;
  LUT3 n117_s82 (
    .F(n117_94),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam n117_s82.INIT=8'h01;
  LUT3 n119_s79 (
    .F(n119_91),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam n119_s79.INIT=8'h80;
  LUT2 n120_s79 (
    .F(n120_91),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam n120_s79.INIT=4'h8;
  LUT3 n121_s79 (
    .F(n121_91),
    .I0(n117_94),
    .I1(ff_state[5]),
    .I2(ff_state[4]) 
);
defparam n121_s79.INIT=8'h40;
  LUT4 ff_send_data_23_s4 (
    .F(ff_send_data_23_9),
    .I0(ff_count[8]),
    .I1(ff_count[9]),
    .I2(n129_89),
    .I3(n142_6) 
);
defparam ff_send_data_23_s4.INIT=16'h1000;
  LUT3 ff_send_data_23_s5 (
    .F(ff_send_data_23_10),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(n117_94) 
);
defparam ff_send_data_23_s5.INIT=8'hE7;
  LUT4 ff_send_data_23_s6 (
    .F(ff_send_data_23_11),
    .I0(ff_count[1]),
    .I1(ff_state[0]),
    .I2(ff_count[0]),
    .I3(ff_send_data_23_12) 
);
defparam ff_send_data_23_s6.INIT=16'h4000;
  LUT4 n126_s82 (
    .F(n126_90),
    .I0(ff_count[8]),
    .I1(ff_count[9]),
    .I2(n145_7),
    .I3(n129_89) 
);
defparam n126_s82.INIT=16'h1000;
  LUT2 n129_s81 (
    .F(n129_89),
    .I0(ff_count[6]),
    .I1(ff_count[7]) 
);
defparam n129_s81.INIT=4'h1;
  LUT4 ff_send_data_23_s7 (
    .F(ff_send_data_23_12),
    .I0(ff_count[2]),
    .I1(ff_count[3]),
    .I2(ff_count[4]),
    .I3(ff_count[5]) 
);
defparam ff_send_data_23_s7.INIT=16'h0001;
  LUT4 n146_s6 (
    .F(n146_10),
    .I0(ff_send_data[23]),
    .I1(ff_state[5]),
    .I2(ff_state[4]),
    .I3(ff_state[0]) 
);
defparam n146_s6.INIT=16'h1500;
  LUT4 n122_s82 (
    .F(n122_95),
    .I0(ff_state[0]),
    .I1(n117_94),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n122_s82.INIT=16'h4555;
  LUT4 n142_s5 (
    .F(n142_9),
    .I0(ff_count[8]),
    .I1(n145_7),
    .I2(ff_count[6]),
    .I3(ff_count[7]) 
);
defparam n142_s5.INIT=16'h0004;
  LUT4 ff_state_5_s5 (
    .F(ff_state_5_10),
    .I0(n138_6),
    .I1(w_led_wr),
    .I2(n145_7),
    .I3(ff_send_data_23_9) 
);
defparam ff_state_5_s5.INIT=16'hD000;
  LUT3 n337_s2 (
    .F(n337_8),
    .I0(w_led_blue[0]),
    .I1(w_led_wr),
    .I2(n138_6) 
);
defparam n337_s2.INIT=8'h80;
  LUT4 n336_s1 (
    .F(n336_5),
    .I0(w_led_blue[1]),
    .I1(ff_send_data[0]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n336_s1.INIT=16'hACCC;
  LUT4 n335_s1 (
    .F(n335_5),
    .I0(w_led_blue[2]),
    .I1(ff_send_data[1]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n335_s1.INIT=16'hACCC;
  LUT4 n334_s1 (
    .F(n334_5),
    .I0(w_led_blue[3]),
    .I1(ff_send_data[2]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n334_s1.INIT=16'hACCC;
  LUT4 n333_s1 (
    .F(n333_5),
    .I0(w_led_blue[4]),
    .I1(ff_send_data[3]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n333_s1.INIT=16'hACCC;
  LUT4 n332_s1 (
    .F(n332_5),
    .I0(w_led_blue[5]),
    .I1(ff_send_data[4]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n332_s1.INIT=16'hACCC;
  LUT4 n331_s1 (
    .F(n331_5),
    .I0(w_led_blue[6]),
    .I1(ff_send_data[5]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n331_s1.INIT=16'hACCC;
  LUT4 n330_s1 (
    .F(n330_5),
    .I0(w_led_blue[7]),
    .I1(ff_send_data[6]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n330_s1.INIT=16'hACCC;
  LUT4 n329_s1 (
    .F(n329_5),
    .I0(w_led_red[0]),
    .I1(ff_send_data[7]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n329_s1.INIT=16'hACCC;
  LUT4 n328_s1 (
    .F(n328_5),
    .I0(w_led_red[1]),
    .I1(ff_send_data[8]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n328_s1.INIT=16'hACCC;
  LUT4 n327_s1 (
    .F(n327_5),
    .I0(w_led_red[2]),
    .I1(ff_send_data[9]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n327_s1.INIT=16'hACCC;
  LUT4 n326_s1 (
    .F(n326_5),
    .I0(w_led_red[3]),
    .I1(ff_send_data[10]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n326_s1.INIT=16'hACCC;
  LUT4 n325_s1 (
    .F(n325_5),
    .I0(w_led_red[4]),
    .I1(ff_send_data[11]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n325_s1.INIT=16'hACCC;
  LUT4 n324_s1 (
    .F(n324_5),
    .I0(w_led_red[5]),
    .I1(ff_send_data[12]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n324_s1.INIT=16'hACCC;
  LUT4 n323_s1 (
    .F(n323_5),
    .I0(w_led_red[6]),
    .I1(ff_send_data[13]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n323_s1.INIT=16'hACCC;
  LUT4 n322_s1 (
    .F(n322_5),
    .I0(w_led_red[7]),
    .I1(ff_send_data[14]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n322_s1.INIT=16'hACCC;
  LUT4 n321_s1 (
    .F(n321_5),
    .I0(w_led_green[0]),
    .I1(ff_send_data[15]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n321_s1.INIT=16'hACCC;
  LUT4 n320_s1 (
    .F(n320_5),
    .I0(w_led_green[1]),
    .I1(ff_send_data[16]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n320_s1.INIT=16'hACCC;
  LUT4 n319_s1 (
    .F(n319_5),
    .I0(w_led_green[2]),
    .I1(ff_send_data[17]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n319_s1.INIT=16'hACCC;
  LUT4 n318_s1 (
    .F(n318_5),
    .I0(w_led_green[3]),
    .I1(ff_send_data[18]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n318_s1.INIT=16'hACCC;
  LUT4 n317_s1 (
    .F(n317_5),
    .I0(w_led_green[4]),
    .I1(ff_send_data[19]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n317_s1.INIT=16'hACCC;
  LUT4 n316_s1 (
    .F(n316_5),
    .I0(w_led_green[5]),
    .I1(ff_send_data[20]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n316_s1.INIT=16'hACCC;
  LUT4 n315_s1 (
    .F(n315_5),
    .I0(w_led_green[6]),
    .I1(ff_send_data[21]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n315_s1.INIT=16'hACCC;
  LUT4 n314_s2 (
    .F(n314_6),
    .I0(w_led_green[7]),
    .I1(ff_send_data[22]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n314_s2.INIT=16'hACCC;
  DFFCE ff_state_5_s0 (
    .Q(ff_state[5]),
    .D(n117_92),
    .CLK(w_video_clk),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s0 (
    .Q(ff_state[4]),
    .D(n118_90),
    .CLK(w_video_clk),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s0 (
    .Q(ff_state[3]),
    .D(n119_90),
    .CLK(w_video_clk),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s0 (
    .Q(ff_state[2]),
    .D(n120_90),
    .CLK(w_video_clk),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s0 (
    .Q(ff_state[1]),
    .D(n121_90),
    .CLK(w_video_clk),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s0 (
    .Q(ff_state[0]),
    .D(n122_95),
    .CLK(w_video_clk),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_led_s0 (
    .Q(ws2812_led_d),
    .D(n123_82),
    .CLK(w_video_clk),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_11_s1 (
    .Q(ff_count[11]),
    .D(n126_89),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_11_s1.INIT=1'b0;
  DFFCE ff_count_10_s1 (
    .Q(ff_count[10]),
    .D(n127_88),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_10_s1.INIT=1'b0;
  DFFCE ff_count_8_s1 (
    .Q(ff_count[8]),
    .D(n129_88),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_8_s1.INIT=1'b0;
  DFFCE ff_count_7_s1 (
    .Q(ff_count[7]),
    .D(n130_88),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_7_s1.INIT=1'b0;
  DFFCE ff_count_3_s1 (
    .Q(ff_count[3]),
    .D(n134_86),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_3_s1.INIT=1'b0;
  DFFCE ff_count_1_s1 (
    .Q(ff_count[1]),
    .D(n136_85),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_1_s1.INIT=1'b0;
  DFFCE ff_send_data_23_s1 (
    .Q(ff_send_data[23]),
    .D(n314_6),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_23_s1.INIT=1'b0;
  DFFCE ff_send_data_22_s1 (
    .Q(ff_send_data[22]),
    .D(n315_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_22_s1.INIT=1'b0;
  DFFCE ff_send_data_21_s1 (
    .Q(ff_send_data[21]),
    .D(n316_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_21_s1.INIT=1'b0;
  DFFCE ff_send_data_20_s1 (
    .Q(ff_send_data[20]),
    .D(n317_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_20_s1.INIT=1'b0;
  DFFCE ff_send_data_19_s1 (
    .Q(ff_send_data[19]),
    .D(n318_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_19_s1.INIT=1'b0;
  DFFCE ff_send_data_18_s1 (
    .Q(ff_send_data[18]),
    .D(n319_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_18_s1.INIT=1'b0;
  DFFCE ff_send_data_17_s1 (
    .Q(ff_send_data[17]),
    .D(n320_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_17_s1.INIT=1'b0;
  DFFCE ff_send_data_16_s1 (
    .Q(ff_send_data[16]),
    .D(n321_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_16_s1.INIT=1'b0;
  DFFCE ff_send_data_15_s1 (
    .Q(ff_send_data[15]),
    .D(n322_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_15_s1.INIT=1'b0;
  DFFCE ff_send_data_14_s1 (
    .Q(ff_send_data[14]),
    .D(n323_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_14_s1.INIT=1'b0;
  DFFCE ff_send_data_13_s1 (
    .Q(ff_send_data[13]),
    .D(n324_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_13_s1.INIT=1'b0;
  DFFCE ff_send_data_12_s1 (
    .Q(ff_send_data[12]),
    .D(n325_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_12_s1.INIT=1'b0;
  DFFCE ff_send_data_11_s1 (
    .Q(ff_send_data[11]),
    .D(n326_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_11_s1.INIT=1'b0;
  DFFCE ff_send_data_10_s1 (
    .Q(ff_send_data[10]),
    .D(n327_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_10_s1.INIT=1'b0;
  DFFCE ff_send_data_9_s1 (
    .Q(ff_send_data[9]),
    .D(n328_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_9_s1.INIT=1'b0;
  DFFCE ff_send_data_8_s1 (
    .Q(ff_send_data[8]),
    .D(n329_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_8_s1.INIT=1'b0;
  DFFCE ff_send_data_7_s1 (
    .Q(ff_send_data[7]),
    .D(n330_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_7_s1.INIT=1'b0;
  DFFCE ff_send_data_6_s1 (
    .Q(ff_send_data[6]),
    .D(n331_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_6_s1.INIT=1'b0;
  DFFCE ff_send_data_5_s1 (
    .Q(ff_send_data[5]),
    .D(n332_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_5_s1.INIT=1'b0;
  DFFCE ff_send_data_4_s1 (
    .Q(ff_send_data[4]),
    .D(n333_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_4_s1.INIT=1'b0;
  DFFCE ff_send_data_3_s1 (
    .Q(ff_send_data[3]),
    .D(n334_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_3_s1.INIT=1'b0;
  DFFCE ff_send_data_2_s1 (
    .Q(ff_send_data[2]),
    .D(n335_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_2_s1.INIT=1'b0;
  DFFCE ff_send_data_1_s1 (
    .Q(ff_send_data[1]),
    .D(n336_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_1_s1.INIT=1'b0;
  DFFCE ff_send_data_0_s1 (
    .Q(ff_send_data[0]),
    .D(n337_8),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_0_s1.INIT=1'b0;
  DFFCE ff_count_13_s1 (
    .Q(ff_count[13]),
    .D(n138_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_12_s1 (
    .Q(ff_count[12]),
    .D(n139_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_9_s1 (
    .Q(ff_count[9]),
    .D(n142_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_6_s1 (
    .Q(ff_count[6]),
    .D(n145_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_5_s1 (
    .Q(ff_count[5]),
    .D(n146_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_4_s1 (
    .Q(ff_count[4]),
    .D(n147_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_2_s1 (
    .Q(ff_count[2]),
    .D(n149_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_0_s1 (
    .Q(ff_count[0]),
    .D(n151_6),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_ws2812_led */
module vdp_color_bus (
  w_video_clk,
  n36_6,
  w_vdp_enable,
  n2386_6,
  n520_4,
  pcolorcode_7_10,
  w_vram_addr_set_req,
  w_logical_vram_addr_nam_11_5,
  n225_9,
  pcolorcode_7_6,
  n295_21,
  w_vram_rd_req,
  ff_state_0_15,
  w_vdp_mode_is_highres,
  n1786_7,
  reg_r25_cmd_Z,
  ff_state_1_16,
  w_vram_write_req,
  ff_prewindow_x,
  w_prewindow_y_sp,
  w_sp_vram_accessing,
  w_prewindow_y,
  reg_r1_disp_on_Z,
  n570_4,
  ff_tx_vram_read_en2,
  ff_tx_vram_read_en,
  n1234_8,
  n1208_4,
  n1211_4,
  ff_rdata,
  w_vram_address_cpu,
  w_vdpcmd_vram_wdata,
  w_vram_wdata_cpu,
  w_dot_state,
  reg_r0_disp_mode,
  w_vdpcmd_vram_address_0,
  w_vdpcmd_vram_address_1,
  w_vdpcmd_vram_address_2,
  w_vdpcmd_vram_address_3,
  w_vdpcmd_vram_address_4,
  w_vdpcmd_vram_address_5,
  w_vdpcmd_vram_address_6,
  w_vdpcmd_vram_address_7,
  w_vdpcmd_vram_address_8,
  w_vdpcmd_vram_address_9,
  w_vdpcmd_vram_address_10,
  w_vdpcmd_vram_address_11,
  w_vdpcmd_vram_address_12,
  w_vdpcmd_vram_address_13,
  w_vdpcmd_vram_address_14,
  w_vdpcmd_vram_address_16,
  ff_wait_cnt,
  reg_r1_disp_mode,
  w_vram_address_text12_0,
  w_vram_address_text12_1,
  w_vram_address_text12_2,
  w_vram_address_text12_3,
  w_vram_address_text12_4,
  w_vram_address_text12_5,
  w_vram_address_text12_6,
  w_vram_address_text12_7,
  w_vram_address_text12_8,
  w_vram_address_text12_9,
  w_vram_address_text12_10,
  w_vram_address_text12_11,
  w_vram_address_text12_12,
  w_vram_address_text12_13,
  w_vram_address_text12_16,
  ff_preread_address_0,
  ff_preread_address_1,
  ff_preread_address_2,
  ff_preread_address_3,
  ff_preread_address_4,
  ff_preread_address_5,
  ff_preread_address_6,
  ff_preread_address_7,
  ff_preread_address_8,
  ff_preread_address_9,
  ff_preread_address_10,
  ff_preread_address_11,
  ff_preread_address_12,
  ff_preread_address_13,
  ff_preread_address_14,
  ff_preread_address_16,
  ff_y_test_address_2,
  ff_y_test_address_3,
  ff_y_test_address_4,
  ff_y_test_address_5,
  ff_y_test_address_6,
  ff_y_test_address_7,
  ff_y_test_address_8,
  ff_y_test_address_9,
  ff_y_test_address_10,
  ff_y_test_address_11,
  ff_y_test_address_12,
  ff_y_test_address_13,
  ff_y_test_address_14,
  ff_y_test_address_16,
  w_eight_dot_state,
  w_vram_address_graphic123m_0,
  w_vram_address_graphic123m_1,
  w_vram_address_graphic123m_2,
  w_vram_address_graphic123m_3,
  w_vram_address_graphic123m_4,
  w_vram_address_graphic123m_5,
  w_vram_address_graphic123m_6,
  w_vram_address_graphic123m_7,
  w_vram_address_graphic123m_8,
  w_vram_address_graphic123m_9,
  w_vram_address_graphic123m_10,
  w_vram_address_graphic123m_11,
  w_vram_address_graphic123m_12,
  w_vram_address_graphic123m_13,
  w_vram_address_graphic123m_16,
  w_vram_address_graphic4567_0,
  w_vram_address_graphic4567_1,
  w_vram_address_graphic4567_2,
  w_vram_address_graphic4567_3,
  w_vram_address_graphic4567_4,
  w_vram_address_graphic4567_5,
  w_vram_address_graphic4567_6,
  w_vram_address_graphic4567_7,
  w_vram_address_graphic4567_8,
  w_vram_address_graphic4567_9,
  w_vram_address_graphic4567_10,
  w_vram_address_graphic4567_11,
  w_vram_address_graphic4567_12,
  w_vram_address_graphic4567_13,
  w_vram_address_graphic4567_16,
  ff_main_state,
  w_dram_oe_n,
  w_dram_we_n,
  w_vdp_command_drive,
  w_vdpcmd_vram_write_ack,
  n494_25,
  n272_9,
  w_vdpcmd_vram_read_ack,
  w_vram_write_ack,
  n1370_5,
  n914_15,
  n918_10,
  n915_12,
  w_vdpcmd_vram_rdata,
  ff_dram_address,
  w_dram_address,
  w_dram_wdata,
  w_vram_data_Z
)
;
input w_video_clk;
input n36_6;
input w_vdp_enable;
input n2386_6;
input n520_4;
input pcolorcode_7_10;
input w_vram_addr_set_req;
input w_logical_vram_addr_nam_11_5;
input n225_9;
input pcolorcode_7_6;
input n295_21;
input w_vram_rd_req;
input ff_state_0_15;
input w_vdp_mode_is_highres;
input n1786_7;
input reg_r25_cmd_Z;
input ff_state_1_16;
input w_vram_write_req;
input ff_prewindow_x;
input w_prewindow_y_sp;
input w_sp_vram_accessing;
input w_prewindow_y;
input reg_r1_disp_on_Z;
input n570_4;
input ff_tx_vram_read_en2;
input ff_tx_vram_read_en;
input n1234_8;
input n1208_4;
input n1211_4;
input [15:0] ff_rdata;
input [16:0] w_vram_address_cpu;
input [7:0] w_vdpcmd_vram_wdata;
input [7:0] w_vram_wdata_cpu;
input [1:0] w_dot_state;
input [3:1] reg_r0_disp_mode;
input w_vdpcmd_vram_address_0;
input w_vdpcmd_vram_address_1;
input w_vdpcmd_vram_address_2;
input w_vdpcmd_vram_address_3;
input w_vdpcmd_vram_address_4;
input w_vdpcmd_vram_address_5;
input w_vdpcmd_vram_address_6;
input w_vdpcmd_vram_address_7;
input w_vdpcmd_vram_address_8;
input w_vdpcmd_vram_address_9;
input w_vdpcmd_vram_address_10;
input w_vdpcmd_vram_address_11;
input w_vdpcmd_vram_address_12;
input w_vdpcmd_vram_address_13;
input w_vdpcmd_vram_address_14;
input w_vdpcmd_vram_address_16;
input [15:15] ff_wait_cnt;
input [1:0] reg_r1_disp_mode;
input w_vram_address_text12_0;
input w_vram_address_text12_1;
input w_vram_address_text12_2;
input w_vram_address_text12_3;
input w_vram_address_text12_4;
input w_vram_address_text12_5;
input w_vram_address_text12_6;
input w_vram_address_text12_7;
input w_vram_address_text12_8;
input w_vram_address_text12_9;
input w_vram_address_text12_10;
input w_vram_address_text12_11;
input w_vram_address_text12_12;
input w_vram_address_text12_13;
input w_vram_address_text12_16;
input ff_preread_address_0;
input ff_preread_address_1;
input ff_preread_address_2;
input ff_preread_address_3;
input ff_preread_address_4;
input ff_preread_address_5;
input ff_preread_address_6;
input ff_preread_address_7;
input ff_preread_address_8;
input ff_preread_address_9;
input ff_preread_address_10;
input ff_preread_address_11;
input ff_preread_address_12;
input ff_preread_address_13;
input ff_preread_address_14;
input ff_preread_address_16;
input ff_y_test_address_2;
input ff_y_test_address_3;
input ff_y_test_address_4;
input ff_y_test_address_5;
input ff_y_test_address_6;
input ff_y_test_address_7;
input ff_y_test_address_8;
input ff_y_test_address_9;
input ff_y_test_address_10;
input ff_y_test_address_11;
input ff_y_test_address_12;
input ff_y_test_address_13;
input ff_y_test_address_14;
input ff_y_test_address_16;
input [2:0] w_eight_dot_state;
input w_vram_address_graphic123m_0;
input w_vram_address_graphic123m_1;
input w_vram_address_graphic123m_2;
input w_vram_address_graphic123m_3;
input w_vram_address_graphic123m_4;
input w_vram_address_graphic123m_5;
input w_vram_address_graphic123m_6;
input w_vram_address_graphic123m_7;
input w_vram_address_graphic123m_8;
input w_vram_address_graphic123m_9;
input w_vram_address_graphic123m_10;
input w_vram_address_graphic123m_11;
input w_vram_address_graphic123m_12;
input w_vram_address_graphic123m_13;
input w_vram_address_graphic123m_16;
input w_vram_address_graphic4567_0;
input w_vram_address_graphic4567_1;
input w_vram_address_graphic4567_2;
input w_vram_address_graphic4567_3;
input w_vram_address_graphic4567_4;
input w_vram_address_graphic4567_5;
input w_vram_address_graphic4567_6;
input w_vram_address_graphic4567_7;
input w_vram_address_graphic4567_8;
input w_vram_address_graphic4567_9;
input w_vram_address_graphic4567_10;
input w_vram_address_graphic4567_11;
input w_vram_address_graphic4567_12;
input w_vram_address_graphic4567_13;
input w_vram_address_graphic4567_16;
input [1:0] ff_main_state;
output w_dram_oe_n;
output w_dram_we_n;
output w_vdp_command_drive;
output w_vdpcmd_vram_write_ack;
output n494_25;
output n272_9;
output w_vdpcmd_vram_read_ack;
output w_vram_write_ack;
output n1370_5;
output n914_15;
output n918_10;
output n915_12;
output [7:0] w_vdpcmd_vram_rdata;
output [16:16] ff_dram_address;
output [13:0] w_dram_address;
output [7:0] w_dram_wdata;
output [7:0] w_vram_data_Z;
wire n753_6;
wire n754_4;
wire n755_4;
wire n756_4;
wire n757_4;
wire n758_4;
wire n759_4;
wire n760_4;
wire n761_4;
wire n762_4;
wire n763_4;
wire n764_4;
wire n765_4;
wire n766_4;
wire n781_5;
wire n784_5;
wire n785_5;
wire n786_5;
wire n787_5;
wire n788_5;
wire n789_5;
wire n790_5;
wire n791_5;
wire n792_5;
wire n793_5;
wire n794_5;
wire n795_5;
wire n796_5;
wire n797_5;
wire n798_3;
wire n799_3;
wire n800_3;
wire n815_3;
wire n816_3;
wire n817_3;
wire n818_3;
wire n819_3;
wire n820_3;
wire n821_3;
wire n822_3;
wire n1413_3;
wire ff_vram_access_address_16_6;
wire ff_vram_access_address_13_6;
wire ff_dram_address_16_7;
wire n753_7;
wire n754_5;
wire n755_5;
wire n756_5;
wire n756_6;
wire n757_5;
wire n757_6;
wire n758_5;
wire n758_6;
wire n759_5;
wire n760_5;
wire n761_5;
wire n761_6;
wire n762_5;
wire n763_5;
wire n764_5;
wire n765_5;
wire n766_5;
wire n781_6;
wire n781_7;
wire n784_6;
wire n784_7;
wire n784_8;
wire n785_6;
wire n785_7;
wire n785_8;
wire n786_6;
wire n786_7;
wire n786_8;
wire n787_6;
wire n787_7;
wire n787_8;
wire n788_6;
wire n788_7;
wire n788_8;
wire n789_6;
wire n789_7;
wire n789_8;
wire n790_6;
wire n790_7;
wire n790_8;
wire n791_6;
wire n791_7;
wire n791_8;
wire n792_6;
wire n792_7;
wire n792_8;
wire n793_6;
wire n793_7;
wire n793_8;
wire n794_6;
wire n794_7;
wire n794_8;
wire n795_6;
wire n795_7;
wire n795_8;
wire n796_6;
wire n796_7;
wire n796_8;
wire n797_6;
wire n797_7;
wire n797_8;
wire n798_4;
wire n798_5;
wire n799_4;
wire n799_5;
wire n800_4;
wire n815_4;
wire n1372_4;
wire n1413_4;
wire n1473_4;
wire ff_vram_access_address_16_7;
wire ff_dram_address_16_8;
wire ff_dram_address_16_9;
wire n272_6;
wire n272_7;
wire n753_9;
wire n753_11;
wire n754_6;
wire n754_7;
wire n755_6;
wire n756_7;
wire n756_8;
wire n756_10;
wire n756_11;
wire n757_7;
wire n757_9;
wire n758_7;
wire n759_6;
wire n760_6;
wire n760_7;
wire n761_7;
wire n761_8;
wire n761_10;
wire n762_6;
wire n763_6;
wire n763_7;
wire n764_6;
wire n764_7;
wire n765_6;
wire n766_6;
wire n781_8;
wire n781_9;
wire n781_10;
wire n781_11;
wire n781_12;
wire n784_9;
wire n784_10;
wire n784_12;
wire n785_9;
wire n785_10;
wire n785_11;
wire n786_9;
wire n786_10;
wire n786_11;
wire n787_9;
wire n787_10;
wire n787_11;
wire n788_9;
wire n788_10;
wire n788_11;
wire n789_9;
wire n789_10;
wire n789_11;
wire n790_9;
wire n790_10;
wire n790_11;
wire n791_9;
wire n791_10;
wire n791_11;
wire n792_9;
wire n792_10;
wire n792_12;
wire n793_9;
wire n793_10;
wire n793_11;
wire n794_9;
wire n794_10;
wire n794_11;
wire n795_9;
wire n795_11;
wire n796_9;
wire n796_10;
wire n796_11;
wire n797_9;
wire n797_10;
wire n797_12;
wire n798_6;
wire n799_6;
wire n799_7;
wire n799_8;
wire n800_5;
wire n800_6;
wire n815_6;
wire n1372_5;
wire n1372_6;
wire n1372_7;
wire ff_dram_address_16_10;
wire n272_10;
wire n272_11;
wire n272_12;
wire n272_13;
wire n272_14;
wire n753_12;
wire n753_13;
wire n754_9;
wire n754_10;
wire n781_14;
wire n784_14;
wire n785_13;
wire n786_13;
wire n787_13;
wire n788_13;
wire n789_13;
wire n790_13;
wire n791_13;
wire n792_14;
wire n793_13;
wire n794_13;
wire n799_10;
wire n800_7;
wire n800_8;
wire n272_15;
wire n798_10;
wire n753_15;
wire n272_17;
wire n272_19;
wire n272_21;
wire n823_8;
wire n824_9;
wire n1411_5;
wire n797_15;
wire n796_14;
wire n795_16;
wire n794_15;
wire n793_15;
wire n792_16;
wire n791_15;
wire n790_15;
wire n789_15;
wire n788_15;
wire n787_15;
wire n786_15;
wire n785_15;
wire n784_16;
wire n781_17;
wire n799_12;
wire n798_12;
wire n797_17;
wire n792_18;
wire n784_18;
wire n764_10;
wire n763_10;
wire n761_12;
wire n758_10;
wire n757_11;
wire n756_13;
wire n755_10;
wire n754_12;
wire n753_17;
wire n795_18;
wire n795_20;
wire n795_22;
wire n918_7;
wire n1160_8;
wire n1372_9;
wire n914_12;
wire n915_11;
wire n272_23;
wire n755_12;
wire n815_8;
wire ff_vdpcmd_vram_reading_req;
wire w_vram_rd_ack;
wire w_vram_addr_set_ack;
wire [16:0] ff_vram_access_address;
wire VCC;
wire GND;
  LUT3 w_vram_data_Z_7_s (
    .F(w_vram_data_Z[7]),
    .I0(ff_rdata[15]),
    .I1(ff_rdata[7]),
    .I2(ff_dram_address[16]) 
);
defparam w_vram_data_Z_7_s.INIT=8'hAC;
  LUT3 w_vram_data_Z_6_s (
    .F(w_vram_data_Z[6]),
    .I0(ff_rdata[6]),
    .I1(ff_rdata[14]),
    .I2(ff_dram_address[16]) 
);
defparam w_vram_data_Z_6_s.INIT=8'hCA;
  LUT3 w_vram_data_Z_5_s (
    .F(w_vram_data_Z[5]),
    .I0(ff_rdata[5]),
    .I1(ff_rdata[13]),
    .I2(ff_dram_address[16]) 
);
defparam w_vram_data_Z_5_s.INIT=8'hCA;
  LUT3 w_vram_data_Z_4_s (
    .F(w_vram_data_Z[4]),
    .I0(ff_rdata[4]),
    .I1(ff_rdata[12]),
    .I2(ff_dram_address[16]) 
);
defparam w_vram_data_Z_4_s.INIT=8'hCA;
  LUT3 w_vram_data_Z_3_s (
    .F(w_vram_data_Z[3]),
    .I0(ff_rdata[3]),
    .I1(ff_rdata[11]),
    .I2(ff_dram_address[16]) 
);
defparam w_vram_data_Z_3_s.INIT=8'hCA;
  LUT3 w_vram_data_Z_2_s (
    .F(w_vram_data_Z[2]),
    .I0(ff_rdata[2]),
    .I1(ff_rdata[10]),
    .I2(ff_dram_address[16]) 
);
defparam w_vram_data_Z_2_s.INIT=8'hCA;
  LUT3 w_vram_data_Z_1_s (
    .F(w_vram_data_Z[1]),
    .I0(ff_rdata[1]),
    .I1(ff_rdata[9]),
    .I2(ff_dram_address[16]) 
);
defparam w_vram_data_Z_1_s.INIT=8'hCA;
  LUT3 w_vram_data_Z_0_s (
    .F(w_vram_data_Z[0]),
    .I0(ff_rdata[0]),
    .I1(ff_rdata[8]),
    .I2(ff_dram_address[16]) 
);
defparam w_vram_data_Z_0_s.INIT=8'hCA;
  LUT3 n753_s3 (
    .F(n753_6),
    .I0(n753_7),
    .I1(w_vram_address_cpu[13]),
    .I2(n753_15) 
);
defparam n753_s3.INIT=8'h5C;
  LUT3 n754_s1 (
    .F(n754_4),
    .I0(n754_5),
    .I1(w_vram_address_cpu[12]),
    .I2(n753_15) 
);
defparam n754_s1.INIT=8'h5C;
  LUT3 n755_s1 (
    .F(n755_4),
    .I0(n755_5),
    .I1(w_vram_address_cpu[11]),
    .I2(n753_15) 
);
defparam n755_s1.INIT=8'h5C;
  LUT4 n756_s1 (
    .F(n756_4),
    .I0(n756_5),
    .I1(n756_6),
    .I2(w_vram_address_cpu[10]),
    .I3(n753_15) 
);
defparam n756_s1.INIT=16'hEEF0;
  LUT4 n757_s1 (
    .F(n757_4),
    .I0(n757_5),
    .I1(n757_6),
    .I2(w_vram_address_cpu[9]),
    .I3(n753_15) 
);
defparam n757_s1.INIT=16'hEEF0;
  LUT4 n758_s1 (
    .F(n758_4),
    .I0(n758_5),
    .I1(n758_6),
    .I2(w_vram_address_cpu[8]),
    .I3(n753_15) 
);
defparam n758_s1.INIT=16'hEEF0;
  LUT3 n759_s1 (
    .F(n759_4),
    .I0(n759_5),
    .I1(w_vram_address_cpu[7]),
    .I2(n753_15) 
);
defparam n759_s1.INIT=8'h5C;
  LUT3 n760_s1 (
    .F(n760_4),
    .I0(n760_5),
    .I1(w_vram_address_cpu[6]),
    .I2(n753_15) 
);
defparam n760_s1.INIT=8'h5C;
  LUT4 n761_s1 (
    .F(n761_4),
    .I0(n761_5),
    .I1(n761_6),
    .I2(w_vram_address_cpu[5]),
    .I3(n753_15) 
);
defparam n761_s1.INIT=16'hEEF0;
  LUT3 n762_s1 (
    .F(n762_4),
    .I0(n762_5),
    .I1(w_vram_address_cpu[4]),
    .I2(n753_15) 
);
defparam n762_s1.INIT=8'h5C;
  LUT3 n763_s1 (
    .F(n763_4),
    .I0(n763_5),
    .I1(w_vram_address_cpu[3]),
    .I2(n753_15) 
);
defparam n763_s1.INIT=8'h5C;
  LUT3 n764_s1 (
    .F(n764_4),
    .I0(n764_5),
    .I1(w_vram_address_cpu[2]),
    .I2(n753_15) 
);
defparam n764_s1.INIT=8'h5C;
  LUT3 n765_s1 (
    .F(n765_4),
    .I0(n765_5),
    .I1(w_vram_address_cpu[1]),
    .I2(n753_15) 
);
defparam n765_s1.INIT=8'h5C;
  LUT3 n766_s1 (
    .F(n766_4),
    .I0(w_vram_address_cpu[0]),
    .I1(n766_5),
    .I2(n753_15) 
);
defparam n766_s1.INIT=8'h3A;
  LUT3 n781_s2 (
    .F(n781_5),
    .I0(n781_6),
    .I1(n781_7),
    .I2(n753_15) 
);
defparam n781_s2.INIT=8'hCA;
  LUT4 n784_s2 (
    .F(n784_5),
    .I0(n784_6),
    .I1(n784_7),
    .I2(n784_8),
    .I3(n753_15) 
);
defparam n784_s2.INIT=16'hF0EE;
  LUT4 n785_s2 (
    .F(n785_5),
    .I0(n785_6),
    .I1(n785_7),
    .I2(n785_8),
    .I3(n753_15) 
);
defparam n785_s2.INIT=16'hF0EE;
  LUT4 n786_s2 (
    .F(n786_5),
    .I0(n786_6),
    .I1(n786_7),
    .I2(n786_8),
    .I3(n753_15) 
);
defparam n786_s2.INIT=16'hF0EE;
  LUT4 n787_s2 (
    .F(n787_5),
    .I0(n787_6),
    .I1(n787_7),
    .I2(n787_8),
    .I3(n753_15) 
);
defparam n787_s2.INIT=16'hF0EE;
  LUT4 n788_s2 (
    .F(n788_5),
    .I0(n788_6),
    .I1(n788_7),
    .I2(n788_8),
    .I3(n753_15) 
);
defparam n788_s2.INIT=16'hF0EE;
  LUT4 n789_s2 (
    .F(n789_5),
    .I0(n789_6),
    .I1(n789_7),
    .I2(n789_8),
    .I3(n753_15) 
);
defparam n789_s2.INIT=16'hF0EE;
  LUT4 n790_s2 (
    .F(n790_5),
    .I0(n790_6),
    .I1(n790_7),
    .I2(n790_8),
    .I3(n753_15) 
);
defparam n790_s2.INIT=16'hF0EE;
  LUT4 n791_s2 (
    .F(n791_5),
    .I0(n791_6),
    .I1(n791_7),
    .I2(n791_8),
    .I3(n753_15) 
);
defparam n791_s2.INIT=16'hF0EE;
  LUT4 n792_s2 (
    .F(n792_5),
    .I0(n792_6),
    .I1(n792_7),
    .I2(n792_8),
    .I3(n753_15) 
);
defparam n792_s2.INIT=16'hF0EE;
  LUT4 n793_s2 (
    .F(n793_5),
    .I0(n793_6),
    .I1(n793_7),
    .I2(n793_8),
    .I3(n753_15) 
);
defparam n793_s2.INIT=16'hF0EE;
  LUT4 n794_s2 (
    .F(n794_5),
    .I0(n794_6),
    .I1(n794_7),
    .I2(n794_8),
    .I3(n753_15) 
);
defparam n794_s2.INIT=16'hF0EE;
  LUT4 n795_s2 (
    .F(n795_5),
    .I0(n795_6),
    .I1(n795_7),
    .I2(n795_8),
    .I3(n753_15) 
);
defparam n795_s2.INIT=16'hF0EE;
  LUT4 n796_s2 (
    .F(n796_5),
    .I0(n796_6),
    .I1(n796_7),
    .I2(n796_8),
    .I3(n753_15) 
);
defparam n796_s2.INIT=16'hF0EE;
  LUT4 n797_s2 (
    .F(n797_5),
    .I0(n797_6),
    .I1(n797_7),
    .I2(n797_8),
    .I3(n753_15) 
);
defparam n797_s2.INIT=16'hF0EE;
  LUT4 n798_s0 (
    .F(n798_3),
    .I0(n798_4),
    .I1(n798_5),
    .I2(w_vram_address_cpu[16]),
    .I3(n753_15) 
);
defparam n798_s0.INIT=16'hEEF0;
  LUT4 n799_s0 (
    .F(n799_3),
    .I0(n799_4),
    .I1(n799_5),
    .I2(w_vram_address_cpu[15]),
    .I3(n753_15) 
);
defparam n799_s0.INIT=16'hEEF0;
  LUT3 n800_s0 (
    .F(n800_3),
    .I0(n800_4),
    .I1(w_vram_address_cpu[14]),
    .I2(n753_15) 
);
defparam n800_s0.INIT=8'h5C;
  LUT4 n815_s0 (
    .F(n815_3),
    .I0(n815_4),
    .I1(w_vdpcmd_vram_wdata[7]),
    .I2(w_vram_wdata_cpu[7]),
    .I3(n815_8) 
);
defparam n815_s0.INIT=16'hF888;
  LUT4 n816_s0 (
    .F(n816_3),
    .I0(n815_4),
    .I1(w_vdpcmd_vram_wdata[6]),
    .I2(w_vram_wdata_cpu[6]),
    .I3(n815_8) 
);
defparam n816_s0.INIT=16'hF888;
  LUT4 n817_s0 (
    .F(n817_3),
    .I0(n815_4),
    .I1(w_vdpcmd_vram_wdata[5]),
    .I2(w_vram_wdata_cpu[5]),
    .I3(n815_8) 
);
defparam n817_s0.INIT=16'hF888;
  LUT4 n818_s0 (
    .F(n818_3),
    .I0(n815_4),
    .I1(w_vdpcmd_vram_wdata[4]),
    .I2(w_vram_wdata_cpu[4]),
    .I3(n815_8) 
);
defparam n818_s0.INIT=16'hF888;
  LUT4 n819_s0 (
    .F(n819_3),
    .I0(n815_4),
    .I1(w_vdpcmd_vram_wdata[3]),
    .I2(w_vram_wdata_cpu[3]),
    .I3(n815_8) 
);
defparam n819_s0.INIT=16'hF888;
  LUT4 n820_s0 (
    .F(n820_3),
    .I0(n815_4),
    .I1(w_vdpcmd_vram_wdata[2]),
    .I2(w_vram_wdata_cpu[2]),
    .I3(n815_8) 
);
defparam n820_s0.INIT=16'hF888;
  LUT4 n821_s0 (
    .F(n821_3),
    .I0(n815_4),
    .I1(w_vdpcmd_vram_wdata[1]),
    .I2(w_vram_wdata_cpu[1]),
    .I3(n815_8) 
);
defparam n821_s0.INIT=16'hF888;
  LUT4 n822_s0 (
    .F(n822_3),
    .I0(n815_4),
    .I1(w_vdpcmd_vram_wdata[0]),
    .I2(w_vram_wdata_cpu[0]),
    .I3(n815_8) 
);
defparam n822_s0.INIT=16'hF888;
  LUT4 n1413_s0 (
    .F(n1413_3),
    .I0(n1372_4),
    .I1(n272_17),
    .I2(w_vdp_enable),
    .I3(n1413_4) 
);
defparam n1413_s0.INIT=16'h4000;
  LUT2 n494_s21 (
    .F(n494_25),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]) 
);
defparam n494_s21.INIT=4'hB;
  LUT4 ff_vram_access_address_16_s2 (
    .F(ff_vram_access_address_16_6),
    .I0(reg_r0_disp_mode[2]),
    .I1(reg_r0_disp_mode[3]),
    .I2(ff_vram_access_address_16_7),
    .I3(ff_vram_access_address_13_6) 
);
defparam ff_vram_access_address_16_s2.INIT=16'hEF00;
  LUT4 ff_vram_access_address_13_s2 (
    .F(ff_vram_access_address_13_6),
    .I0(n1473_4),
    .I1(n520_4),
    .I2(w_vdp_enable),
    .I3(n753_15) 
);
defparam ff_vram_access_address_13_s2.INIT=16'hF444;
  LUT4 ff_dram_address_16_s3 (
    .F(ff_dram_address_16_7),
    .I0(n494_25),
    .I1(ff_dram_address_16_8),
    .I2(ff_dram_address_16_9),
    .I3(w_vdp_enable) 
);
defparam ff_dram_address_16_s3.INIT=16'hF400;
  LUT4 n753_s4 (
    .F(n753_7),
    .I0(n753_9),
    .I1(n753_17),
    .I2(n753_11),
    .I3(n1372_4) 
);
defparam n753_s4.INIT=16'h3CAA;
  LUT4 n754_s2 (
    .F(n754_5),
    .I0(n754_6),
    .I1(n754_7),
    .I2(n754_12),
    .I3(n1372_4) 
);
defparam n754_s2.INIT=16'h3CAA;
  LUT4 n755_s2 (
    .F(n755_5),
    .I0(n755_6),
    .I1(n755_12),
    .I2(n755_10),
    .I3(n1372_4) 
);
defparam n755_s2.INIT=16'h3CAA;
  LUT4 n756_s2 (
    .F(n756_5),
    .I0(n756_7),
    .I1(n756_8),
    .I2(n756_13),
    .I3(n1372_4) 
);
defparam n756_s2.INIT=16'h8700;
  LUT4 n756_s3 (
    .F(n756_6),
    .I0(n756_10),
    .I1(n756_11),
    .I2(n1372_4),
    .I3(ff_vram_access_address[10]) 
);
defparam n756_s3.INIT=16'h0708;
  LUT4 n757_s2 (
    .F(n757_5),
    .I0(n757_7),
    .I1(n756_8),
    .I2(n757_11),
    .I3(n1372_4) 
);
defparam n757_s2.INIT=16'h8700;
  LUT3 n757_s3 (
    .F(n757_6),
    .I0(n1372_4),
    .I1(n757_9),
    .I2(ff_vram_access_address[9]) 
);
defparam n757_s3.INIT=8'h14;
  LUT4 n758_s2 (
    .F(n758_5),
    .I0(n758_7),
    .I1(n756_8),
    .I2(n758_10),
    .I3(n1372_4) 
);
defparam n758_s2.INIT=16'h4B00;
  LUT4 n758_s3 (
    .F(n758_6),
    .I0(ff_vram_access_address[7]),
    .I1(n756_11),
    .I2(n1372_4),
    .I3(ff_vram_access_address[8]) 
);
defparam n758_s3.INIT=16'h0708;
  LUT4 n759_s2 (
    .F(n759_5),
    .I0(n759_6),
    .I1(n758_7),
    .I2(n756_8),
    .I3(n1372_4) 
);
defparam n759_s2.INIT=16'h3C55;
  LUT4 n760_s2 (
    .F(n760_5),
    .I0(n760_6),
    .I1(ff_vram_access_address[6]),
    .I2(n760_7),
    .I3(n1372_4) 
);
defparam n760_s2.INIT=16'hAAC3;
  LUT4 n761_s2 (
    .F(n761_5),
    .I0(ff_vram_access_address[4]),
    .I1(n761_7),
    .I2(n1372_4),
    .I3(ff_vram_access_address[5]) 
);
defparam n761_s2.INIT=16'h0708;
  LUT4 n761_s3 (
    .F(n761_6),
    .I0(n761_8),
    .I1(n761_12),
    .I2(n761_10),
    .I3(n1372_4) 
);
defparam n761_s3.INIT=16'h2D00;
  LUT4 n762_s2 (
    .F(n762_5),
    .I0(n762_6),
    .I1(n761_8),
    .I2(n761_12),
    .I3(n1372_4) 
);
defparam n762_s2.INIT=16'h3C55;
  LUT4 n763_s2 (
    .F(n763_5),
    .I0(n763_6),
    .I1(n763_7),
    .I2(n763_10),
    .I3(n1372_4) 
);
defparam n763_s2.INIT=16'h3CAA;
  LUT4 n764_s2 (
    .F(n764_5),
    .I0(n764_6),
    .I1(n764_7),
    .I2(n764_10),
    .I3(n1372_4) 
);
defparam n764_s2.INIT=16'h3C55;
  LUT4 n765_s2 (
    .F(n765_5),
    .I0(n765_6),
    .I1(ff_vram_access_address[0]),
    .I2(ff_vram_access_address[1]),
    .I3(n1372_4) 
);
defparam n765_s2.INIT=16'h55C3;
  LUT3 n766_s2 (
    .F(n766_5),
    .I0(n766_6),
    .I1(ff_vram_access_address[0]),
    .I2(n1372_4) 
);
defparam n766_s2.INIT=8'h5C;
  LUT4 n781_s3 (
    .F(n781_6),
    .I0(n781_8),
    .I1(n781_9),
    .I2(n781_10),
    .I3(n781_11) 
);
defparam n781_s3.INIT=16'hF0EE;
  LUT4 n781_s4 (
    .F(n781_7),
    .I0(ff_vram_access_address[0]),
    .I1(n766_6),
    .I2(pcolorcode_7_10),
    .I3(n781_12) 
);
defparam n781_s4.INIT=16'hAF30;
  LUT4 n784_s3 (
    .F(n784_6),
    .I0(n784_9),
    .I1(n784_10),
    .I2(n781_11),
    .I3(n272_21) 
);
defparam n784_s3.INIT=16'h0305;
  LUT4 n784_s4 (
    .F(n784_7),
    .I0(w_vdpcmd_vram_address_14),
    .I1(w_vdpcmd_vram_address_13),
    .I2(pcolorcode_7_10),
    .I3(n781_11) 
);
defparam n784_s4.INIT=16'hAC00;
  LUT4 n784_s5 (
    .F(n784_8),
    .I0(ff_vram_access_address[14]),
    .I1(n784_18),
    .I2(pcolorcode_7_10),
    .I3(n784_12) 
);
defparam n784_s5.INIT=16'hAF30;
  LUT4 n785_s3 (
    .F(n785_6),
    .I0(n785_9),
    .I1(n785_10),
    .I2(n781_11),
    .I3(n272_21) 
);
defparam n785_s3.INIT=16'h0305;
  LUT4 n785_s4 (
    .F(n785_7),
    .I0(w_vdpcmd_vram_address_12),
    .I1(w_vdpcmd_vram_address_13),
    .I2(pcolorcode_7_10),
    .I3(n781_11) 
);
defparam n785_s4.INIT=16'hCA00;
  LUT4 n785_s5 (
    .F(n785_8),
    .I0(n753_17),
    .I1(ff_vram_access_address[13]),
    .I2(pcolorcode_7_10),
    .I3(n785_11) 
);
defparam n785_s5.INIT=16'h5FC0;
  LUT4 n786_s3 (
    .F(n786_6),
    .I0(n786_9),
    .I1(n786_10),
    .I2(n781_11),
    .I3(n272_21) 
);
defparam n786_s3.INIT=16'h0C05;
  LUT4 n786_s4 (
    .F(n786_7),
    .I0(w_vdpcmd_vram_address_11),
    .I1(w_vdpcmd_vram_address_12),
    .I2(pcolorcode_7_10),
    .I3(n781_11) 
);
defparam n786_s4.INIT=16'hCA00;
  LUT4 n786_s5 (
    .F(n786_8),
    .I0(ff_vram_access_address[12]),
    .I1(n754_12),
    .I2(pcolorcode_7_10),
    .I3(n786_11) 
);
defparam n786_s5.INIT=16'h30AF;
  LUT4 n787_s3 (
    .F(n787_6),
    .I0(n787_9),
    .I1(n787_10),
    .I2(n781_11),
    .I3(n272_21) 
);
defparam n787_s3.INIT=16'h0305;
  LUT4 n787_s4 (
    .F(n787_7),
    .I0(w_vdpcmd_vram_address_10),
    .I1(w_vdpcmd_vram_address_11),
    .I2(pcolorcode_7_10),
    .I3(n781_11) 
);
defparam n787_s4.INIT=16'hCA00;
  LUT4 n787_s5 (
    .F(n787_8),
    .I0(n755_10),
    .I1(ff_vram_access_address[11]),
    .I2(pcolorcode_7_10),
    .I3(n787_11) 
);
defparam n787_s5.INIT=16'h5FC0;
  LUT4 n788_s3 (
    .F(n788_6),
    .I0(n788_9),
    .I1(n788_10),
    .I2(n781_11),
    .I3(n272_21) 
);
defparam n788_s3.INIT=16'h0C05;
  LUT4 n788_s4 (
    .F(n788_7),
    .I0(w_vdpcmd_vram_address_9),
    .I1(w_vdpcmd_vram_address_10),
    .I2(pcolorcode_7_10),
    .I3(n781_11) 
);
defparam n788_s4.INIT=16'hCA00;
  LUT4 n788_s5 (
    .F(n788_8),
    .I0(ff_vram_access_address[10]),
    .I1(n756_13),
    .I2(pcolorcode_7_10),
    .I3(n788_11) 
);
defparam n788_s5.INIT=16'hAF30;
  LUT4 n789_s3 (
    .F(n789_6),
    .I0(n789_9),
    .I1(n789_10),
    .I2(n781_11),
    .I3(n272_21) 
);
defparam n789_s3.INIT=16'h0305;
  LUT4 n789_s4 (
    .F(n789_7),
    .I0(w_vdpcmd_vram_address_8),
    .I1(w_vdpcmd_vram_address_9),
    .I2(pcolorcode_7_10),
    .I3(n781_11) 
);
defparam n789_s4.INIT=16'hCA00;
  LUT4 n789_s5 (
    .F(n789_8),
    .I0(n757_11),
    .I1(ff_vram_access_address[9]),
    .I2(pcolorcode_7_10),
    .I3(n789_11) 
);
defparam n789_s5.INIT=16'h5FC0;
  LUT4 n790_s3 (
    .F(n790_6),
    .I0(n790_9),
    .I1(n790_10),
    .I2(n781_11),
    .I3(n272_21) 
);
defparam n790_s3.INIT=16'h0C05;
  LUT4 n790_s4 (
    .F(n790_7),
    .I0(w_vdpcmd_vram_address_7),
    .I1(w_vdpcmd_vram_address_8),
    .I2(pcolorcode_7_10),
    .I3(n781_11) 
);
defparam n790_s4.INIT=16'hCA00;
  LUT4 n790_s5 (
    .F(n790_8),
    .I0(ff_vram_access_address[8]),
    .I1(n758_10),
    .I2(pcolorcode_7_10),
    .I3(n790_11) 
);
defparam n790_s5.INIT=16'hAF30;
  LUT4 n791_s3 (
    .F(n791_6),
    .I0(n791_9),
    .I1(n791_10),
    .I2(n781_11),
    .I3(n272_21) 
);
defparam n791_s3.INIT=16'h0305;
  LUT4 n791_s4 (
    .F(n791_7),
    .I0(w_vdpcmd_vram_address_6),
    .I1(w_vdpcmd_vram_address_7),
    .I2(pcolorcode_7_10),
    .I3(n781_11) 
);
defparam n791_s4.INIT=16'hCA00;
  LUT4 n791_s5 (
    .F(n791_8),
    .I0(n758_7),
    .I1(ff_vram_access_address[7]),
    .I2(pcolorcode_7_10),
    .I3(n791_11) 
);
defparam n791_s5.INIT=16'h5FC0;
  LUT4 n792_s3 (
    .F(n792_6),
    .I0(n792_9),
    .I1(n792_10),
    .I2(n781_11),
    .I3(n272_21) 
);
defparam n792_s3.INIT=16'h0C05;
  LUT4 n792_s4 (
    .F(n792_7),
    .I0(w_vdpcmd_vram_address_5),
    .I1(w_vdpcmd_vram_address_6),
    .I2(pcolorcode_7_10),
    .I3(n781_11) 
);
defparam n792_s4.INIT=16'hCA00;
  LUT4 n792_s5 (
    .F(n792_8),
    .I0(ff_vram_access_address[6]),
    .I1(n792_18),
    .I2(pcolorcode_7_10),
    .I3(n792_12) 
);
defparam n792_s5.INIT=16'hAF30;
  LUT4 n793_s3 (
    .F(n793_6),
    .I0(n793_9),
    .I1(n793_10),
    .I2(n781_11),
    .I3(n272_21) 
);
defparam n793_s3.INIT=16'h0305;
  LUT4 n793_s4 (
    .F(n793_7),
    .I0(w_vdpcmd_vram_address_4),
    .I1(w_vdpcmd_vram_address_5),
    .I2(pcolorcode_7_10),
    .I3(n781_11) 
);
defparam n793_s4.INIT=16'hCA00;
  LUT4 n793_s5 (
    .F(n793_8),
    .I0(n761_10),
    .I1(ff_vram_access_address[5]),
    .I2(pcolorcode_7_10),
    .I3(n793_11) 
);
defparam n793_s5.INIT=16'h5FC0;
  LUT4 n794_s3 (
    .F(n794_6),
    .I0(n794_9),
    .I1(n794_10),
    .I2(n781_11),
    .I3(n272_21) 
);
defparam n794_s3.INIT=16'h0305;
  LUT4 n794_s4 (
    .F(n794_7),
    .I0(w_vdpcmd_vram_address_3),
    .I1(w_vdpcmd_vram_address_4),
    .I2(pcolorcode_7_10),
    .I3(n781_11) 
);
defparam n794_s4.INIT=16'hCA00;
  LUT4 n794_s5 (
    .F(n794_8),
    .I0(n761_12),
    .I1(ff_vram_access_address[4]),
    .I2(pcolorcode_7_10),
    .I3(n794_11) 
);
defparam n794_s5.INIT=16'h5FC0;
  LUT4 n795_s3 (
    .F(n795_6),
    .I0(w_vdpcmd_vram_address_2),
    .I1(w_vdpcmd_vram_address_3),
    .I2(pcolorcode_7_10),
    .I3(n781_11) 
);
defparam n795_s3.INIT=16'hCA00;
  LUT4 n795_s4 (
    .F(n795_7),
    .I0(n795_9),
    .I1(n795_22),
    .I2(n781_11),
    .I3(n272_21) 
);
defparam n795_s4.INIT=16'h0305;
  LUT4 n795_s5 (
    .F(n795_8),
    .I0(ff_vram_access_address[3]),
    .I1(n763_10),
    .I2(pcolorcode_7_10),
    .I3(n795_11) 
);
defparam n795_s5.INIT=16'hAF30;
  LUT4 n796_s3 (
    .F(n796_6),
    .I0(n796_9),
    .I1(n796_10),
    .I2(n781_11),
    .I3(n272_21) 
);
defparam n796_s3.INIT=16'h0305;
  LUT4 n796_s4 (
    .F(n796_7),
    .I0(w_vdpcmd_vram_address_1),
    .I1(w_vdpcmd_vram_address_2),
    .I2(pcolorcode_7_10),
    .I3(n781_11) 
);
defparam n796_s4.INIT=16'hCA00;
  LUT4 n796_s5 (
    .F(n796_8),
    .I0(ff_vram_access_address[2]),
    .I1(n764_10),
    .I2(pcolorcode_7_10),
    .I3(n796_11) 
);
defparam n796_s5.INIT=16'hAF30;
  LUT4 n797_s3 (
    .F(n797_6),
    .I0(n797_9),
    .I1(n797_10),
    .I2(n781_11),
    .I3(n272_21) 
);
defparam n797_s3.INIT=16'h0C05;
  LUT4 n797_s4 (
    .F(n797_7),
    .I0(w_vdpcmd_vram_address_1),
    .I1(w_vdpcmd_vram_address_0),
    .I2(pcolorcode_7_10),
    .I3(n781_11) 
);
defparam n797_s4.INIT=16'hAC00;
  LUT4 n797_s5 (
    .F(n797_8),
    .I0(ff_vram_access_address[1]),
    .I1(n797_17),
    .I2(pcolorcode_7_10),
    .I3(n797_12) 
);
defparam n797_s5.INIT=16'hAF30;
  LUT4 n798_s1 (
    .F(n798_4),
    .I0(n798_6),
    .I1(n753_11),
    .I2(n798_12),
    .I3(n1372_4) 
);
defparam n798_s1.INIT=16'h8700;
  LUT3 n798_s2 (
    .F(n798_5),
    .I0(n1372_4),
    .I1(n798_10),
    .I2(ff_vram_access_address[16]) 
);
defparam n798_s2.INIT=8'h14;
  LUT4 n799_s1 (
    .F(n799_4),
    .I0(n799_6),
    .I1(n799_7),
    .I2(n1372_4),
    .I3(ff_vram_access_address[15]) 
);
defparam n799_s1.INIT=16'h0708;
  LUT4 n799_s2 (
    .F(n799_5),
    .I0(n753_11),
    .I1(n799_8),
    .I2(n799_12),
    .I3(n1372_4) 
);
defparam n799_s2.INIT=16'h7800;
  LUT4 n800_s1 (
    .F(n800_4),
    .I0(n800_5),
    .I1(n784_18),
    .I2(n800_6),
    .I3(n1372_4) 
);
defparam n800_s1.INIT=16'h3C55;
  LUT3 n815_s1 (
    .F(n815_4),
    .I0(n272_19),
    .I1(n1372_4),
    .I2(n815_6) 
);
defparam n815_s1.INIT=8'h80;
  LUT4 n1372_s1 (
    .F(n1372_4),
    .I0(n1372_5),
    .I1(n1372_6),
    .I2(n1372_7),
    .I3(n272_6) 
);
defparam n1372_s1.INIT=16'h00D0;
  LUT3 n1413_s1 (
    .F(n1413_4),
    .I0(n1372_6),
    .I1(ff_wait_cnt[15]),
    .I2(n272_6) 
);
defparam n1413_s1.INIT=8'h07;
  LUT2 n1473_s1 (
    .F(n1473_4),
    .I0(w_vram_addr_set_req),
    .I1(w_vram_addr_set_ack) 
);
defparam n1473_s1.INIT=4'h9;
  LUT3 ff_vram_access_address_16_s3 (
    .F(ff_vram_access_address_16_7),
    .I0(reg_r1_disp_mode[0]),
    .I1(reg_r1_disp_mode[1]),
    .I2(n753_15) 
);
defparam ff_vram_access_address_16_s3.INIT=8'h70;
  LUT4 ff_dram_address_16_s4 (
    .F(ff_dram_address_16_8),
    .I0(reg_r0_disp_mode[2]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[3]),
    .I3(ff_dram_address_16_10) 
);
defparam ff_dram_address_16_s4.INIT=16'h3107;
  LUT4 ff_dram_address_16_s5 (
    .F(ff_dram_address_16_9),
    .I0(n272_7),
    .I1(n815_6),
    .I2(n1372_4),
    .I3(n272_19) 
);
defparam ff_dram_address_16_s5.INIT=16'hEF00;
  LUT4 n272_s3 (
    .F(n272_6),
    .I0(n272_9),
    .I1(w_logical_vram_addr_nam_11_5),
    .I2(n272_10),
    .I3(n272_11) 
);
defparam n272_s3.INIT=16'h7000;
  LUT2 n272_s4 (
    .F(n272_7),
    .I0(n272_6),
    .I1(n272_12) 
);
defparam n272_s4.INIT=4'h1;
  LUT2 n753_s6 (
    .F(n753_9),
    .I0(ff_vram_access_address[13]),
    .I1(n799_6) 
);
defparam n753_s6.INIT=4'h9;
  LUT4 n753_s8 (
    .F(n753_11),
    .I0(n753_12),
    .I1(n753_13),
    .I2(n761_8),
    .I3(n756_7) 
);
defparam n753_s8.INIT=16'h8000;
  LUT2 n754_s3 (
    .F(n754_6),
    .I0(n754_9),
    .I1(ff_vram_access_address[12]) 
);
defparam n754_s3.INIT=4'h9;
  LUT4 n754_s4 (
    .F(n754_7),
    .I0(n755_10),
    .I1(n761_8),
    .I2(n756_7),
    .I3(n754_10) 
);
defparam n754_s4.INIT=16'h4000;
  LUT4 n755_s3 (
    .F(n755_6),
    .I0(ff_vram_access_address[10]),
    .I1(n756_10),
    .I2(n756_11),
    .I3(ff_vram_access_address[11]) 
);
defparam n755_s3.INIT=16'h807F;
  LUT2 n756_s4 (
    .F(n756_7),
    .I0(n757_11),
    .I1(n757_7) 
);
defparam n756_s4.INIT=4'h4;
  LUT3 n756_s5 (
    .F(n756_8),
    .I0(n753_13),
    .I1(n761_8),
    .I2(n761_12) 
);
defparam n756_s5.INIT=8'h08;
  LUT3 n756_s7 (
    .F(n756_10),
    .I0(ff_vram_access_address[9]),
    .I1(ff_vram_access_address[8]),
    .I2(ff_vram_access_address[7]) 
);
defparam n756_s7.INIT=8'h80;
  LUT4 n756_s8 (
    .F(n756_11),
    .I0(ff_vram_access_address[6]),
    .I1(ff_vram_access_address[5]),
    .I2(ff_vram_access_address[4]),
    .I3(n761_7) 
);
defparam n756_s8.INIT=16'h8000;
  LUT4 n757_s4 (
    .F(n757_7),
    .I0(w_vram_address_cpu[8]),
    .I1(ff_vram_access_address[8]),
    .I2(n1473_4),
    .I3(n758_7) 
);
defparam n757_s4.INIT=16'h00CA;
  LUT3 n757_s6 (
    .F(n757_9),
    .I0(ff_vram_access_address[8]),
    .I1(ff_vram_access_address[7]),
    .I2(n756_11) 
);
defparam n757_s6.INIT=8'h80;
  LUT4 n758_s4 (
    .F(n758_7),
    .I0(ff_vram_access_address[7]),
    .I1(w_vram_address_cpu[7]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n758_s4.INIT=16'h5335;
  LUT2 n759_s3 (
    .F(n759_6),
    .I0(ff_vram_access_address[7]),
    .I1(n756_11) 
);
defparam n759_s3.INIT=4'h6;
  LUT4 n760_s3 (
    .F(n760_6),
    .I0(n761_10),
    .I1(n761_8),
    .I2(n761_12),
    .I3(n792_18) 
);
defparam n760_s3.INIT=16'hFB04;
  LUT3 n760_s4 (
    .F(n760_7),
    .I0(ff_vram_access_address[5]),
    .I1(ff_vram_access_address[4]),
    .I2(n761_7) 
);
defparam n760_s4.INIT=8'h80;
  LUT4 n761_s4 (
    .F(n761_7),
    .I0(ff_vram_access_address[0]),
    .I1(ff_vram_access_address[3]),
    .I2(ff_vram_access_address[2]),
    .I3(ff_vram_access_address[1]) 
);
defparam n761_s4.INIT=16'h8000;
  LUT3 n761_s5 (
    .F(n761_8),
    .I0(n764_7),
    .I1(n763_10),
    .I2(n764_10) 
);
defparam n761_s5.INIT=8'h02;
  LUT4 n761_s7 (
    .F(n761_10),
    .I0(ff_vram_access_address[5]),
    .I1(w_vram_address_cpu[5]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n761_s7.INIT=16'h5335;
  LUT2 n762_s3 (
    .F(n762_6),
    .I0(ff_vram_access_address[4]),
    .I1(n761_7) 
);
defparam n762_s3.INIT=4'h6;
  LUT4 n763_s3 (
    .F(n763_6),
    .I0(ff_vram_access_address[0]),
    .I1(ff_vram_access_address[2]),
    .I2(ff_vram_access_address[1]),
    .I3(ff_vram_access_address[3]) 
);
defparam n763_s3.INIT=16'h807F;
  LUT2 n763_s4 (
    .F(n763_7),
    .I0(n764_7),
    .I1(n764_10) 
);
defparam n763_s4.INIT=4'h2;
  LUT3 n764_s3 (
    .F(n764_6),
    .I0(ff_vram_access_address[0]),
    .I1(ff_vram_access_address[1]),
    .I2(ff_vram_access_address[2]) 
);
defparam n764_s3.INIT=8'h78;
  LUT4 n764_s4 (
    .F(n764_7),
    .I0(w_vram_address_cpu[1]),
    .I1(ff_vram_access_address[1]),
    .I2(n1473_4),
    .I3(n766_6) 
);
defparam n764_s4.INIT=16'h00CA;
  LUT2 n765_s3 (
    .F(n765_6),
    .I0(n766_6),
    .I1(n797_17) 
);
defparam n765_s3.INIT=4'h6;
  LUT4 n766_s3 (
    .F(n766_6),
    .I0(ff_vram_access_address[0]),
    .I1(w_vram_address_cpu[0]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n766_s3.INIT=16'h5335;
  LUT4 n781_s5 (
    .F(n781_8),
    .I0(w_vram_address_text12_16),
    .I1(n781_17),
    .I2(n272_21),
    .I3(n225_9) 
);
defparam n781_s5.INIT=16'h0A03;
  LUT4 n781_s6 (
    .F(n781_9),
    .I0(ff_preread_address_0),
    .I1(pcolorcode_7_6),
    .I2(n781_14),
    .I3(n272_21) 
);
defparam n781_s6.INIT=16'h0B00;
  LUT3 n781_s7 (
    .F(n781_10),
    .I0(w_vdpcmd_vram_address_0),
    .I1(w_vdpcmd_vram_address_16),
    .I2(pcolorcode_7_10) 
);
defparam n781_s7.INIT=8'hAC;
  LUT3 n781_s8 (
    .F(n781_11),
    .I0(n1372_4),
    .I1(n1413_4),
    .I2(n272_19) 
);
defparam n781_s8.INIT=8'h60;
  LUT4 n781_s9 (
    .F(n781_12),
    .I0(ff_vram_access_address[16]),
    .I1(n798_12),
    .I2(pcolorcode_7_10),
    .I3(n1372_4) 
);
defparam n781_s9.INIT=16'h03FA;
  LUT3 n784_s6 (
    .F(n784_9),
    .I0(w_vram_address_text12_13),
    .I1(n784_16),
    .I2(n225_9) 
);
defparam n784_s6.INIT=8'h53;
  LUT4 n784_s7 (
    .F(n784_10),
    .I0(ff_y_test_address_14),
    .I1(ff_preread_address_14),
    .I2(pcolorcode_7_6),
    .I3(n784_14) 
);
defparam n784_s7.INIT=16'h305F;
  LUT4 n784_s9 (
    .F(n784_12),
    .I0(ff_vram_access_address[13]),
    .I1(n753_17),
    .I2(pcolorcode_7_10),
    .I3(n1372_4) 
);
defparam n784_s9.INIT=16'h03FA;
  LUT3 n785_s6 (
    .F(n785_9),
    .I0(w_vram_address_text12_12),
    .I1(n785_15),
    .I2(n225_9) 
);
defparam n785_s6.INIT=8'h53;
  LUT4 n785_s7 (
    .F(n785_10),
    .I0(ff_y_test_address_13),
    .I1(ff_preread_address_13),
    .I2(pcolorcode_7_6),
    .I3(n785_13) 
);
defparam n785_s7.INIT=16'h305F;
  LUT4 n785_s8 (
    .F(n785_11),
    .I0(n754_12),
    .I1(ff_vram_access_address[12]),
    .I2(pcolorcode_7_10),
    .I3(n1372_4) 
);
defparam n785_s8.INIT=16'hF50C;
  LUT3 n786_s6 (
    .F(n786_9),
    .I0(w_vram_address_text12_11),
    .I1(n786_15),
    .I2(n225_9) 
);
defparam n786_s6.INIT=8'h5C;
  LUT4 n786_s7 (
    .F(n786_10),
    .I0(ff_preread_address_12),
    .I1(ff_y_test_address_12),
    .I2(pcolorcode_7_6),
    .I3(n786_13) 
);
defparam n786_s7.INIT=16'hC0AF;
  LUT4 n786_s8 (
    .F(n786_11),
    .I0(n755_10),
    .I1(ff_vram_access_address[11]),
    .I2(pcolorcode_7_10),
    .I3(n1372_4) 
);
defparam n786_s8.INIT=16'hFA03;
  LUT3 n787_s6 (
    .F(n787_9),
    .I0(w_vram_address_text12_10),
    .I1(n787_15),
    .I2(n225_9) 
);
defparam n787_s6.INIT=8'h53;
  LUT4 n787_s7 (
    .F(n787_10),
    .I0(ff_y_test_address_11),
    .I1(ff_preread_address_11),
    .I2(pcolorcode_7_6),
    .I3(n787_13) 
);
defparam n787_s7.INIT=16'h305F;
  LUT4 n787_s8 (
    .F(n787_11),
    .I0(n756_13),
    .I1(ff_vram_access_address[10]),
    .I2(pcolorcode_7_10),
    .I3(n1372_4) 
);
defparam n787_s8.INIT=16'hF50C;
  LUT3 n788_s6 (
    .F(n788_9),
    .I0(w_vram_address_text12_9),
    .I1(n788_15),
    .I2(n225_9) 
);
defparam n788_s6.INIT=8'h53;
  LUT4 n788_s7 (
    .F(n788_10),
    .I0(ff_preread_address_10),
    .I1(ff_y_test_address_10),
    .I2(pcolorcode_7_6),
    .I3(n788_13) 
);
defparam n788_s7.INIT=16'hAFC0;
  LUT4 n788_s8 (
    .F(n788_11),
    .I0(ff_vram_access_address[9]),
    .I1(n757_11),
    .I2(pcolorcode_7_10),
    .I3(n1372_4) 
);
defparam n788_s8.INIT=16'h03FA;
  LUT3 n789_s6 (
    .F(n789_9),
    .I0(w_vram_address_text12_8),
    .I1(n789_15),
    .I2(n225_9) 
);
defparam n789_s6.INIT=8'h53;
  LUT4 n789_s7 (
    .F(n789_10),
    .I0(ff_y_test_address_9),
    .I1(ff_preread_address_9),
    .I2(pcolorcode_7_6),
    .I3(n789_13) 
);
defparam n789_s7.INIT=16'h305F;
  LUT4 n789_s8 (
    .F(n789_11),
    .I0(n758_10),
    .I1(ff_vram_access_address[8]),
    .I2(pcolorcode_7_10),
    .I3(n1372_4) 
);
defparam n789_s8.INIT=16'hF50C;
  LUT3 n790_s6 (
    .F(n790_9),
    .I0(w_vram_address_text12_7),
    .I1(n790_15),
    .I2(n225_9) 
);
defparam n790_s6.INIT=8'h53;
  LUT4 n790_s7 (
    .F(n790_10),
    .I0(ff_preread_address_8),
    .I1(ff_y_test_address_8),
    .I2(pcolorcode_7_6),
    .I3(n790_13) 
);
defparam n790_s7.INIT=16'hAFC0;
  LUT4 n790_s8 (
    .F(n790_11),
    .I0(ff_vram_access_address[7]),
    .I1(n758_7),
    .I2(pcolorcode_7_10),
    .I3(n1372_4) 
);
defparam n790_s8.INIT=16'h03FA;
  LUT3 n791_s6 (
    .F(n791_9),
    .I0(w_vram_address_text12_6),
    .I1(n791_15),
    .I2(n225_9) 
);
defparam n791_s6.INIT=8'h53;
  LUT4 n791_s7 (
    .F(n791_10),
    .I0(ff_y_test_address_7),
    .I1(ff_preread_address_7),
    .I2(pcolorcode_7_6),
    .I3(n791_13) 
);
defparam n791_s7.INIT=16'h305F;
  LUT4 n791_s8 (
    .F(n791_11),
    .I0(n792_18),
    .I1(ff_vram_access_address[6]),
    .I2(pcolorcode_7_10),
    .I3(n1372_4) 
);
defparam n791_s8.INIT=16'hF50C;
  LUT3 n792_s6 (
    .F(n792_9),
    .I0(w_vram_address_text12_5),
    .I1(n792_16),
    .I2(n225_9) 
);
defparam n792_s6.INIT=8'h53;
  LUT4 n792_s7 (
    .F(n792_10),
    .I0(ff_preread_address_6),
    .I1(ff_y_test_address_6),
    .I2(pcolorcode_7_6),
    .I3(n792_14) 
);
defparam n792_s7.INIT=16'hAFC0;
  LUT4 n792_s9 (
    .F(n792_12),
    .I0(ff_vram_access_address[5]),
    .I1(n761_10),
    .I2(pcolorcode_7_10),
    .I3(n1372_4) 
);
defparam n792_s9.INIT=16'h03FA;
  LUT3 n793_s6 (
    .F(n793_9),
    .I0(w_vram_address_text12_4),
    .I1(n793_15),
    .I2(n225_9) 
);
defparam n793_s6.INIT=8'h53;
  LUT4 n793_s7 (
    .F(n793_10),
    .I0(ff_y_test_address_5),
    .I1(ff_preread_address_5),
    .I2(pcolorcode_7_6),
    .I3(n793_13) 
);
defparam n793_s7.INIT=16'h305F;
  LUT4 n793_s8 (
    .F(n793_11),
    .I0(n761_12),
    .I1(ff_vram_access_address[4]),
    .I2(pcolorcode_7_10),
    .I3(n1372_4) 
);
defparam n793_s8.INIT=16'hF50C;
  LUT3 n794_s6 (
    .F(n794_9),
    .I0(w_vram_address_text12_3),
    .I1(n794_15),
    .I2(n225_9) 
);
defparam n794_s6.INIT=8'h53;
  LUT4 n794_s7 (
    .F(n794_10),
    .I0(ff_y_test_address_4),
    .I1(ff_preread_address_4),
    .I2(pcolorcode_7_6),
    .I3(n794_13) 
);
defparam n794_s7.INIT=16'h305F;
  LUT4 n794_s8 (
    .F(n794_11),
    .I0(n763_10),
    .I1(ff_vram_access_address[3]),
    .I2(pcolorcode_7_10),
    .I3(n1372_4) 
);
defparam n794_s8.INIT=16'hF50C;
  LUT3 n795_s6 (
    .F(n795_9),
    .I0(w_vram_address_text12_2),
    .I1(n795_16),
    .I2(n225_9) 
);
defparam n795_s6.INIT=8'h53;
  LUT4 n795_s8 (
    .F(n795_11),
    .I0(ff_vram_access_address[2]),
    .I1(n764_10),
    .I2(pcolorcode_7_10),
    .I3(n1372_4) 
);
defparam n795_s8.INIT=16'h03FA;
  LUT3 n796_s6 (
    .F(n796_9),
    .I0(w_vram_address_text12_1),
    .I1(n796_14),
    .I2(n225_9) 
);
defparam n796_s6.INIT=8'h53;
  LUT4 n796_s7 (
    .F(n796_10),
    .I0(n295_21),
    .I1(ff_preread_address_1),
    .I2(n795_20),
    .I3(pcolorcode_7_6) 
);
defparam n796_s7.INIT=16'hF0BB;
  LUT4 n796_s8 (
    .F(n796_11),
    .I0(ff_vram_access_address[1]),
    .I1(n797_17),
    .I2(pcolorcode_7_10),
    .I3(n1372_4) 
);
defparam n796_s8.INIT=16'h03FA;
  LUT3 n797_s6 (
    .F(n797_9),
    .I0(w_vram_address_text12_0),
    .I1(n797_15),
    .I2(n225_9) 
);
defparam n797_s6.INIT=8'h53;
  LUT4 n797_s7 (
    .F(n797_10),
    .I0(ff_preread_address_1),
    .I1(ff_preread_address_0),
    .I2(n295_21),
    .I3(pcolorcode_7_6) 
);
defparam n797_s7.INIT=16'h0A0C;
  LUT4 n797_s9 (
    .F(n797_12),
    .I0(ff_vram_access_address[0]),
    .I1(n766_6),
    .I2(pcolorcode_7_10),
    .I3(n1372_4) 
);
defparam n797_s9.INIT=16'h03FA;
  LUT4 n798_s3 (
    .F(n798_6),
    .I0(w_vram_address_cpu[15]),
    .I1(ff_vram_access_address[15]),
    .I2(n1473_4),
    .I3(n799_8) 
);
defparam n798_s3.INIT=16'hCA00;
  LUT4 n799_s3 (
    .F(n799_6),
    .I0(n799_10),
    .I1(ff_vram_access_address[12]),
    .I2(ff_vram_access_address[11]),
    .I3(n760_7) 
);
defparam n799_s3.INIT=16'h8000;
  LUT2 n799_s4 (
    .F(n799_7),
    .I0(ff_vram_access_address[13]),
    .I1(ff_vram_access_address[14]) 
);
defparam n799_s4.INIT=4'h8;
  LUT2 n799_s5 (
    .F(n799_8),
    .I0(n753_17),
    .I1(n784_18) 
);
defparam n799_s5.INIT=4'h1;
  LUT3 n800_s2 (
    .F(n800_5),
    .I0(ff_vram_access_address[13]),
    .I1(n799_6),
    .I2(ff_vram_access_address[14]) 
);
defparam n800_s2.INIT=8'h78;
  LUT4 n800_s3 (
    .F(n800_6),
    .I0(n800_7),
    .I1(n753_17),
    .I2(n761_8),
    .I3(n800_8) 
);
defparam n800_s3.INIT=16'h2000;
  LUT3 n815_s3 (
    .F(n815_6),
    .I0(ff_wait_cnt[15]),
    .I1(n272_12),
    .I2(n1372_6) 
);
defparam n815_s3.INIT=8'h80;
  LUT4 n1372_s2 (
    .F(n1372_5),
    .I0(w_vram_rd_req),
    .I1(w_vram_rd_ack),
    .I2(ff_wait_cnt[15]),
    .I3(ff_state_0_15) 
);
defparam n1372_s2.INIT=16'h0090;
  LUT4 n1372_s3 (
    .F(n1372_6),
    .I0(w_vdp_mode_is_highres),
    .I1(n1786_7),
    .I2(reg_r25_cmd_Z),
    .I3(ff_state_1_16) 
);
defparam n1372_s3.INIT=16'h00FE;
  LUT2 n1372_s4 (
    .F(n1372_7),
    .I0(w_vram_write_req),
    .I1(w_vram_write_ack) 
);
defparam n1372_s4.INIT=4'h9;
  LUT4 ff_dram_address_16_s6 (
    .F(ff_dram_address_16_10),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r1_disp_mode[1]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam ff_dram_address_16_s6.INIT=16'h0BB0;
  LUT4 n272_s6 (
    .F(n272_9),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[2]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n272_s6.INIT=16'h001F;
  LUT4 n272_s7 (
    .F(n272_10),
    .I0(w_eight_dot_state[0]),
    .I1(ff_prewindow_x),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[2]) 
);
defparam n272_s7.INIT=16'h0B33;
  LUT2 n272_s8 (
    .F(n272_11),
    .I0(w_prewindow_y_sp),
    .I1(w_sp_vram_accessing) 
);
defparam n272_s8.INIT=4'h8;
  LUT4 n272_s9 (
    .F(n272_12),
    .I0(w_vram_write_req),
    .I1(w_vram_write_ack),
    .I2(w_vram_rd_req),
    .I3(w_vram_rd_ack) 
);
defparam n272_s9.INIT=16'h9009;
  LUT3 n272_s10 (
    .F(n272_13),
    .I0(w_prewindow_y),
    .I1(ff_prewindow_x),
    .I2(reg_r1_disp_on_Z) 
);
defparam n272_s10.INIT=8'h80;
  LUT4 n272_s11 (
    .F(n272_14),
    .I0(w_logical_vram_addr_nam_11_5),
    .I1(n272_15),
    .I2(n570_4),
    .I3(w_eight_dot_state[2]) 
);
defparam n272_s11.INIT=16'h0700;
  LUT4 n753_s9 (
    .F(n753_12),
    .I0(n754_12),
    .I1(n756_13),
    .I2(n755_10),
    .I3(n761_12) 
);
defparam n753_s9.INIT=16'h0001;
  LUT4 n753_s10 (
    .F(n753_13),
    .I0(w_vram_address_cpu[6]),
    .I1(ff_vram_access_address[6]),
    .I2(n1473_4),
    .I3(n761_10) 
);
defparam n753_s10.INIT=16'h00CA;
  LUT4 n754_s6 (
    .F(n754_9),
    .I0(ff_vram_access_address[11]),
    .I1(ff_vram_access_address[10]),
    .I2(n756_10),
    .I3(n756_11) 
);
defparam n754_s6.INIT=16'h8000;
  LUT3 n754_s7 (
    .F(n754_10),
    .I0(n753_13),
    .I1(n756_13),
    .I2(n761_12) 
);
defparam n754_s7.INIT=8'h02;
  LUT4 n781_s11 (
    .F(n781_14),
    .I0(ff_y_test_address_16),
    .I1(ff_preread_address_16),
    .I2(pcolorcode_7_6),
    .I3(n295_21) 
);
defparam n781_s11.INIT=16'hF503;
  LUT4 n784_s11 (
    .F(n784_14),
    .I0(ff_preread_address_13),
    .I1(ff_y_test_address_13),
    .I2(pcolorcode_7_6),
    .I3(n295_21) 
);
defparam n784_s11.INIT=16'h0CFA;
  LUT4 n785_s10 (
    .F(n785_13),
    .I0(ff_preread_address_12),
    .I1(ff_y_test_address_12),
    .I2(pcolorcode_7_6),
    .I3(n295_21) 
);
defparam n785_s10.INIT=16'h0CFA;
  LUT4 n786_s10 (
    .F(n786_13),
    .I0(ff_y_test_address_11),
    .I1(ff_preread_address_11),
    .I2(pcolorcode_7_6),
    .I3(n295_21) 
);
defparam n786_s10.INIT=16'hF503;
  LUT4 n787_s10 (
    .F(n787_13),
    .I0(ff_preread_address_10),
    .I1(ff_y_test_address_10),
    .I2(pcolorcode_7_6),
    .I3(n295_21) 
);
defparam n787_s10.INIT=16'h0CFA;
  LUT4 n788_s10 (
    .F(n788_13),
    .I0(ff_preread_address_9),
    .I1(ff_y_test_address_9),
    .I2(pcolorcode_7_6),
    .I3(n295_21) 
);
defparam n788_s10.INIT=16'h0CFA;
  LUT4 n789_s10 (
    .F(n789_13),
    .I0(ff_preread_address_8),
    .I1(ff_y_test_address_8),
    .I2(pcolorcode_7_6),
    .I3(n295_21) 
);
defparam n789_s10.INIT=16'h0CFA;
  LUT4 n790_s10 (
    .F(n790_13),
    .I0(ff_preread_address_7),
    .I1(ff_y_test_address_7),
    .I2(pcolorcode_7_6),
    .I3(n295_21) 
);
defparam n790_s10.INIT=16'h0CFA;
  LUT4 n791_s10 (
    .F(n791_13),
    .I0(ff_preread_address_6),
    .I1(ff_y_test_address_6),
    .I2(pcolorcode_7_6),
    .I3(n295_21) 
);
defparam n791_s10.INIT=16'h0CFA;
  LUT4 n792_s11 (
    .F(n792_14),
    .I0(ff_preread_address_5),
    .I1(ff_y_test_address_5),
    .I2(pcolorcode_7_6),
    .I3(n295_21) 
);
defparam n792_s11.INIT=16'h0CFA;
  LUT4 n793_s10 (
    .F(n793_13),
    .I0(ff_preread_address_4),
    .I1(ff_y_test_address_4),
    .I2(pcolorcode_7_6),
    .I3(n295_21) 
);
defparam n793_s10.INIT=16'h0CFA;
  LUT4 n794_s10 (
    .F(n794_13),
    .I0(ff_preread_address_3),
    .I1(ff_y_test_address_3),
    .I2(pcolorcode_7_6),
    .I3(n295_21) 
);
defparam n794_s10.INIT=16'h0CFA;
  LUT3 n799_s7 (
    .F(n799_10),
    .I0(ff_vram_access_address[10]),
    .I1(ff_vram_access_address[6]),
    .I2(n756_10) 
);
defparam n799_s7.INIT=8'h80;
  LUT3 n800_s4 (
    .F(n800_7),
    .I0(n753_13),
    .I1(n761_12),
    .I2(n757_11) 
);
defparam n800_s4.INIT=8'h02;
  LUT4 n800_s5 (
    .F(n800_8),
    .I0(n754_12),
    .I1(n756_13),
    .I2(n755_10),
    .I3(n757_7) 
);
defparam n800_s5.INIT=16'h0100;
  LUT4 n272_s12 (
    .F(n272_15),
    .I0(ff_tx_vram_read_en2),
    .I1(ff_tx_vram_read_en),
    .I2(reg_r0_disp_mode[1]),
    .I3(reg_r0_disp_mode[2]) 
);
defparam n272_s12.INIT=16'h0ECC;
  LUT4 n798_s6 (
    .F(n798_10),
    .I0(ff_vram_access_address[15]),
    .I1(n799_6),
    .I2(ff_vram_access_address[13]),
    .I3(ff_vram_access_address[14]) 
);
defparam n798_s6.INIT=16'h8000;
  LUT3 n753_s11 (
    .F(n753_15),
    .I0(n272_6),
    .I1(n272_12),
    .I2(n272_19) 
);
defparam n753_s11.INIT=8'h10;
  LUT3 n272_s13 (
    .F(n272_17),
    .I0(n272_6),
    .I1(n272_12),
    .I2(n272_19) 
);
defparam n272_s13.INIT=8'hE0;
  LUT4 n272_s14 (
    .F(n272_19),
    .I0(n272_13),
    .I1(n272_14),
    .I2(w_dot_state[0]),
    .I3(w_dot_state[1]) 
);
defparam n272_s14.INIT=16'h0D00;
  LUT3 n272_s15 (
    .F(n272_21),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(n272_6) 
);
defparam n272_s15.INIT=8'h40;
  LUT4 n823_s2 (
    .F(n823_8),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(n815_4),
    .I3(n815_8) 
);
defparam n823_s2.INIT=16'hFFFB;
  LUT4 n824_s3 (
    .F(n824_9),
    .I0(n272_19),
    .I1(n1372_4),
    .I2(n815_6),
    .I3(n815_8) 
);
defparam n824_s3.INIT=16'h007F;
  LUT4 n1411_s1 (
    .F(n1411_5),
    .I0(w_vdp_enable),
    .I1(n272_19),
    .I2(n1372_4),
    .I3(n815_6) 
);
defparam n1411_s1.INIT=16'h8000;
  LUT4 n797_s11 (
    .F(n797_15),
    .I0(w_vram_address_graphic123m_0),
    .I1(w_vram_address_graphic4567_0),
    .I2(reg_r1_disp_mode[1]),
    .I3(n272_9) 
);
defparam n797_s11.INIT=16'hCACC;
  LUT4 n796_s10 (
    .F(n796_14),
    .I0(w_vram_address_graphic123m_1),
    .I1(w_vram_address_graphic4567_1),
    .I2(reg_r1_disp_mode[1]),
    .I3(n272_9) 
);
defparam n796_s10.INIT=16'hCACC;
  LUT4 n795_s12 (
    .F(n795_16),
    .I0(w_vram_address_graphic123m_2),
    .I1(w_vram_address_graphic4567_2),
    .I2(reg_r1_disp_mode[1]),
    .I3(n272_9) 
);
defparam n795_s12.INIT=16'hCACC;
  LUT4 n794_s11 (
    .F(n794_15),
    .I0(w_vram_address_graphic123m_3),
    .I1(w_vram_address_graphic4567_3),
    .I2(reg_r1_disp_mode[1]),
    .I3(n272_9) 
);
defparam n794_s11.INIT=16'hCACC;
  LUT4 n793_s11 (
    .F(n793_15),
    .I0(w_vram_address_graphic123m_4),
    .I1(w_vram_address_graphic4567_4),
    .I2(reg_r1_disp_mode[1]),
    .I3(n272_9) 
);
defparam n793_s11.INIT=16'hCACC;
  LUT4 n792_s12 (
    .F(n792_16),
    .I0(w_vram_address_graphic123m_5),
    .I1(w_vram_address_graphic4567_5),
    .I2(reg_r1_disp_mode[1]),
    .I3(n272_9) 
);
defparam n792_s12.INIT=16'hCACC;
  LUT4 n791_s11 (
    .F(n791_15),
    .I0(w_vram_address_graphic123m_6),
    .I1(w_vram_address_graphic4567_6),
    .I2(reg_r1_disp_mode[1]),
    .I3(n272_9) 
);
defparam n791_s11.INIT=16'hCACC;
  LUT4 n790_s11 (
    .F(n790_15),
    .I0(w_vram_address_graphic123m_7),
    .I1(w_vram_address_graphic4567_7),
    .I2(reg_r1_disp_mode[1]),
    .I3(n272_9) 
);
defparam n790_s11.INIT=16'hCACC;
  LUT4 n789_s11 (
    .F(n789_15),
    .I0(w_vram_address_graphic123m_8),
    .I1(w_vram_address_graphic4567_8),
    .I2(reg_r1_disp_mode[1]),
    .I3(n272_9) 
);
defparam n789_s11.INIT=16'hCACC;
  LUT4 n788_s11 (
    .F(n788_15),
    .I0(w_vram_address_graphic123m_9),
    .I1(w_vram_address_graphic4567_9),
    .I2(reg_r1_disp_mode[1]),
    .I3(n272_9) 
);
defparam n788_s11.INIT=16'hCACC;
  LUT4 n787_s11 (
    .F(n787_15),
    .I0(w_vram_address_graphic123m_10),
    .I1(w_vram_address_graphic4567_10),
    .I2(reg_r1_disp_mode[1]),
    .I3(n272_9) 
);
defparam n787_s11.INIT=16'hCACC;
  LUT4 n786_s11 (
    .F(n786_15),
    .I0(w_vram_address_graphic123m_11),
    .I1(w_vram_address_graphic4567_11),
    .I2(reg_r1_disp_mode[1]),
    .I3(n272_9) 
);
defparam n786_s11.INIT=16'h3533;
  LUT4 n785_s11 (
    .F(n785_15),
    .I0(w_vram_address_graphic123m_12),
    .I1(w_vram_address_graphic4567_12),
    .I2(reg_r1_disp_mode[1]),
    .I3(n272_9) 
);
defparam n785_s11.INIT=16'hCACC;
  LUT4 n784_s12 (
    .F(n784_16),
    .I0(w_vram_address_graphic123m_13),
    .I1(w_vram_address_graphic4567_13),
    .I2(reg_r1_disp_mode[1]),
    .I3(n272_9) 
);
defparam n784_s12.INIT=16'hCACC;
  LUT4 n781_s13 (
    .F(n781_17),
    .I0(w_vram_address_graphic123m_16),
    .I1(w_vram_address_graphic4567_16),
    .I2(reg_r1_disp_mode[1]),
    .I3(n272_9) 
);
defparam n781_s13.INIT=16'h3533;
  LUT4 n799_s8 (
    .F(n799_12),
    .I0(w_vram_address_cpu[15]),
    .I1(ff_vram_access_address[15]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n799_s8.INIT=16'hCAAC;
  LUT4 n798_s7 (
    .F(n798_12),
    .I0(w_vram_address_cpu[16]),
    .I1(ff_vram_access_address[16]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n798_s7.INIT=16'h3553;
  LUT4 n797_s12 (
    .F(n797_17),
    .I0(w_vram_address_cpu[1]),
    .I1(ff_vram_access_address[1]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n797_s12.INIT=16'h3553;
  LUT4 n792_s13 (
    .F(n792_18),
    .I0(w_vram_address_cpu[6]),
    .I1(ff_vram_access_address[6]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n792_s13.INIT=16'h3553;
  LUT4 n784_s13 (
    .F(n784_18),
    .I0(w_vram_address_cpu[14]),
    .I1(ff_vram_access_address[14]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n784_s13.INIT=16'h3553;
  LUT4 n764_s6 (
    .F(n764_10),
    .I0(w_vram_address_cpu[2]),
    .I1(ff_vram_access_address[2]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n764_s6.INIT=16'h3553;
  LUT4 n763_s6 (
    .F(n763_10),
    .I0(w_vram_address_cpu[3]),
    .I1(ff_vram_access_address[3]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n763_s6.INIT=16'h3553;
  LUT4 n761_s8 (
    .F(n761_12),
    .I0(w_vram_address_cpu[4]),
    .I1(ff_vram_access_address[4]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n761_s8.INIT=16'h3553;
  LUT4 n758_s6 (
    .F(n758_10),
    .I0(w_vram_address_cpu[8]),
    .I1(ff_vram_access_address[8]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n758_s6.INIT=16'h3553;
  LUT4 n757_s7 (
    .F(n757_11),
    .I0(w_vram_address_cpu[9]),
    .I1(ff_vram_access_address[9]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n757_s7.INIT=16'h3553;
  LUT4 n756_s9 (
    .F(n756_13),
    .I0(w_vram_address_cpu[10]),
    .I1(ff_vram_access_address[10]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n756_s9.INIT=16'h3553;
  LUT4 n755_s6 (
    .F(n755_10),
    .I0(w_vram_address_cpu[11]),
    .I1(ff_vram_access_address[11]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n755_s6.INIT=16'h3553;
  LUT4 n754_s8 (
    .F(n754_12),
    .I0(w_vram_address_cpu[12]),
    .I1(ff_vram_access_address[12]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n754_s8.INIT=16'h3553;
  LUT4 n753_s12 (
    .F(n753_17),
    .I0(w_vram_address_cpu[13]),
    .I1(ff_vram_access_address[13]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n753_s12.INIT=16'h3553;
  LUT4 n795_s13 (
    .F(n795_18),
    .I0(ff_preread_address_3),
    .I1(ff_y_test_address_3),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n795_s13.INIT=16'hACAA;
  LUT4 n795_s14 (
    .F(n795_20),
    .I0(ff_preread_address_2),
    .I1(ff_y_test_address_2),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n795_s14.INIT=16'h5355;
  LUT4 n795_s15 (
    .F(n795_22),
    .I0(n795_20),
    .I1(n795_18),
    .I2(reg_r0_disp_mode[1]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n795_s15.INIT=16'h3AAA;
  LUT2 n918_s3 (
    .F(n918_7),
    .I0(n1160_8),
    .I1(w_vdpcmd_vram_read_ack) 
);
defparam n918_s3.INIT=4'h6;
  LUT4 n1160_s3 (
    .F(n1160_8),
    .I0(w_dot_state[0]),
    .I1(w_vdpcmd_vram_read_ack),
    .I2(ff_vdpcmd_vram_reading_req),
    .I3(w_dot_state[1]) 
);
defparam n1160_s3.INIT=16'h1400;
  LUT3 n1372_s5 (
    .F(n1372_9),
    .I0(w_vdp_enable),
    .I1(n1372_4),
    .I2(n753_15) 
);
defparam n1372_s5.INIT=8'h80;
  LUT2 n1370_s1 (
    .F(n1370_5),
    .I0(w_vdp_enable),
    .I1(n815_8) 
);
defparam n1370_s1.INIT=4'h8;
  LUT4 n914_s6 (
    .F(n914_12),
    .I0(w_vram_addr_set_ack),
    .I1(w_vram_addr_set_req),
    .I2(n1372_9),
    .I3(n520_4) 
);
defparam n914_s6.INIT=16'hCCCA;
  LUT4 n914_s7 (
    .F(n914_15),
    .I0(w_vram_addr_set_req),
    .I1(w_vram_addr_set_ack),
    .I2(n1208_4),
    .I3(n1211_4) 
);
defparam n914_s7.INIT=16'h333A;
  LUT4 n915_s5 (
    .F(n915_11),
    .I0(w_vdp_enable),
    .I1(n1372_4),
    .I2(n753_15),
    .I3(w_vram_rd_ack) 
);
defparam n915_s5.INIT=16'h7F80;
  LUT4 n272_s16 (
    .F(n272_23),
    .I0(n272_21),
    .I1(n272_6),
    .I2(n272_12),
    .I3(n272_19) 
);
defparam n272_s16.INIT=16'h5400;
  LUT4 n755_s7 (
    .F(n755_12),
    .I0(n761_8),
    .I1(n757_11),
    .I2(n757_7),
    .I3(n754_10) 
);
defparam n755_s7.INIT=16'h2000;
  LUT4 n815_s4 (
    .F(n815_8),
    .I0(n1372_4),
    .I1(n272_6),
    .I2(n272_12),
    .I3(n272_19) 
);
defparam n815_s4.INIT=16'h0100;
  DFFRE ff_vdpcmd_vram_rdata_7_s0 (
    .Q(w_vdpcmd_vram_rdata[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_6_s0 (
    .Q(w_vdpcmd_vram_rdata[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_5_s0 (
    .Q(w_vdpcmd_vram_rdata[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_4_s0 (
    .Q(w_vdpcmd_vram_rdata[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_3_s0 (
    .Q(w_vdpcmd_vram_rdata[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_2_s0 (
    .Q(w_vdpcmd_vram_rdata[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_1_s0 (
    .Q(w_vdpcmd_vram_rdata[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_0_s0 (
    .Q(w_vdpcmd_vram_rdata[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFSE ff_dram_address_16_s0 (
    .Q(ff_dram_address[16]),
    .D(n781_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_13_s0 (
    .Q(w_dram_address[13]),
    .D(n784_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_12_s0 (
    .Q(w_dram_address[12]),
    .D(n785_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_11_s0 (
    .Q(w_dram_address[11]),
    .D(n786_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_10_s0 (
    .Q(w_dram_address[10]),
    .D(n787_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_9_s0 (
    .Q(w_dram_address[9]),
    .D(n788_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_8_s0 (
    .Q(w_dram_address[8]),
    .D(n789_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_7_s0 (
    .Q(w_dram_address[7]),
    .D(n790_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_6_s0 (
    .Q(w_dram_address[6]),
    .D(n791_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_5_s0 (
    .Q(w_dram_address[5]),
    .D(n792_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_4_s0 (
    .Q(w_dram_address[4]),
    .D(n793_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_3_s0 (
    .Q(w_dram_address[3]),
    .D(n794_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_2_s0 (
    .Q(w_dram_address[2]),
    .D(n795_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_1_s0 (
    .Q(w_dram_address[1]),
    .D(n796_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_0_s0 (
    .Q(w_dram_address[0]),
    .D(n797_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFRE ff_dram_wdata_7_s0 (
    .Q(w_dram_wdata[7]),
    .D(n815_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_6_s0 (
    .Q(w_dram_wdata[6]),
    .D(n816_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_5_s0 (
    .Q(w_dram_wdata[5]),
    .D(n817_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_4_s0 (
    .Q(w_dram_wdata[4]),
    .D(n818_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_3_s0 (
    .Q(w_dram_wdata[3]),
    .D(n819_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_2_s0 (
    .Q(w_dram_wdata[2]),
    .D(n820_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_1_s0 (
    .Q(w_dram_wdata[1]),
    .D(n821_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_0_s0 (
    .Q(w_dram_wdata[0]),
    .D(n822_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFSE ff_dram_oe_n_s0 (
    .Q(w_dram_oe_n),
    .D(n823_8),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .SET(n36_6) 
);
  DFFSE ff_dram_we_n_s0 (
    .Q(w_dram_we_n),
    .D(n824_9),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .SET(n36_6) 
);
  DFFRE ff_vram_access_address_16_s0 (
    .Q(ff_vram_access_address[16]),
    .D(n798_3),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_15_s0 (
    .Q(ff_vram_access_address[15]),
    .D(n799_3),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_14_s0 (
    .Q(ff_vram_access_address[14]),
    .D(n800_3),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_13_s0 (
    .Q(ff_vram_access_address[13]),
    .D(n753_6),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_12_s0 (
    .Q(ff_vram_access_address[12]),
    .D(n754_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_11_s0 (
    .Q(ff_vram_access_address[11]),
    .D(n755_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_10_s0 (
    .Q(ff_vram_access_address[10]),
    .D(n756_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_9_s0 (
    .Q(ff_vram_access_address[9]),
    .D(n757_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_8_s0 (
    .Q(ff_vram_access_address[8]),
    .D(n758_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_7_s0 (
    .Q(ff_vram_access_address[7]),
    .D(n759_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_6_s0 (
    .Q(ff_vram_access_address[6]),
    .D(n760_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_5_s0 (
    .Q(ff_vram_access_address[5]),
    .D(n761_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_4_s0 (
    .Q(ff_vram_access_address[4]),
    .D(n762_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_3_s0 (
    .Q(ff_vram_access_address[3]),
    .D(n763_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_2_s0 (
    .Q(ff_vram_access_address[2]),
    .D(n764_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_1_s0 (
    .Q(ff_vram_access_address[1]),
    .D(n765_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_0_s0 (
    .Q(ff_vram_access_address[0]),
    .D(n766_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_reading_req_s0 (
    .Q(ff_vdpcmd_vram_reading_req),
    .D(n918_10),
    .CLK(w_video_clk),
    .CE(n1413_3),
    .RESET(n36_6) 
);
  DFFRE ff_vdp_command_drive_s0 (
    .Q(w_vdp_command_drive),
    .D(n272_23),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_write_ack_s1 (
    .Q(w_vdpcmd_vram_write_ack),
    .D(n2386_6),
    .CLK(w_video_clk),
    .CE(n1411_5),
    .RESET(n36_6) 
);
defparam ff_vdpcmd_vram_write_ack_s1.INIT=1'b0;
  DFFR ff_vdpcmd_vram_read_ack_s2 (
    .Q(w_vdpcmd_vram_read_ack),
    .D(n918_7),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_vdpcmd_vram_read_ack_s2.INIT=1'b0;
  DFFR ff_vram_rd_ack_s2 (
    .Q(w_vram_rd_ack),
    .D(n915_11),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_vram_rd_ack_s2.INIT=1'b0;
  DFFR ff_vram_write_ack_s2 (
    .Q(w_vram_write_ack),
    .D(n1234_8),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_vram_write_ack_s2.INIT=1'b0;
  DFFR ff_vram_address_set_ack_s2 (
    .Q(w_vram_addr_set_ack),
    .D(n914_12),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_vram_address_set_ack_s2.INIT=1'b0;
  INV n918_s5 (
    .O(n918_10),
    .I(w_vdpcmd_vram_read_ack) 
);
  INV n915_s6 (
    .O(n915_12),
    .I(w_vram_rd_ack) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_bus */
module vdp_ssg (
  w_video_clk,
  w_vdp_enable,
  n36_6,
  reg_r9_pal_mode_Z,
  reg_r9_interlace_mode_Z,
  reg_r9_y_dots_Z,
  n261_13,
  slot_reset_n_d,
  n1011_7,
  n261_12,
  n76_8,
  ff_prewindow_x_7,
  reg_r25_msk_Z,
  ff_predraw_local_plane_num_2_9,
  n100_8,
  reg_r27_h_scroll_Z,
  reg_r18_adj,
  reg_r23_vstart_line_Z,
  w_window_x,
  w_prewindow_y,
  w_prewindow_y_sp,
  n1171_2,
  n1170_2,
  n1169_2,
  n1168_2,
  n1167_2,
  n1166_2,
  n1165_2,
  n1164_2,
  n1607_3,
  ff_pre_x_cnt_8_5,
  n1470_4,
  n553_4,
  n969_5,
  n973_6,
  w_vdp_hcounter,
  w_hcounter,
  w_vcounter,
  w_vdp_vcounter,
  w_dot_state,
  w_eight_dot_state,
  ff_pre_x_cnt_start1,
  w_pre_dot_counter_x,
  w_pre_dot_counter_yp_0,
  w_pre_dot_counter_yp_6,
  w_pre_dot_counter_yp_7,
  w_pre_dot_counter_yp_8,
  w_pre_dot_counter_y
)
;
input w_video_clk;
input w_vdp_enable;
input n36_6;
input reg_r9_pal_mode_Z;
input reg_r9_interlace_mode_Z;
input reg_r9_y_dots_Z;
input n261_13;
input slot_reset_n_d;
input n1011_7;
input n261_12;
input n76_8;
input ff_prewindow_x_7;
input reg_r25_msk_Z;
input ff_predraw_local_plane_num_2_9;
input n100_8;
input [2:0] reg_r27_h_scroll_Z;
input [7:0] reg_r18_adj;
input [7:0] reg_r23_vstart_line_Z;
output w_window_x;
output w_prewindow_y;
output w_prewindow_y_sp;
output n1171_2;
output n1170_2;
output n1169_2;
output n1168_2;
output n1167_2;
output n1166_2;
output n1165_2;
output n1164_2;
output n1607_3;
output ff_pre_x_cnt_8_5;
output n1470_4;
output n553_4;
output n969_5;
output n973_6;
output [10:1] w_vdp_hcounter;
output [0:0] w_hcounter;
output [10:2] w_vcounter;
output [1:0] w_vdp_vcounter;
output [1:0] w_dot_state;
output [2:0] w_eight_dot_state;
output [5:5] ff_pre_x_cnt_start1;
output [8:0] w_pre_dot_counter_x;
output w_pre_dot_counter_yp_0;
output w_pre_dot_counter_yp_6;
output w_pre_dot_counter_yp_7;
output w_pre_dot_counter_yp_8;
output [7:0] w_pre_dot_counter_y;
wire n1470_3;
wire n1472_3;
wire n1481_3;
wire n550_3;
wire n551_3;
wire n552_3;
wire n553_3;
wire n554_3;
wire n555_3;
wire n556_3;
wire n557_3;
wire n558_4;
wire n790_4;
wire n964_3;
wire n965_3;
wire n967_3;
wire n969_3;
wire n970_3;
wire n971_3;
wire n972_4;
wire n973_3;
wire n1042_3;
wire n1043_3;
wire n1044_3;
wire n1045_3;
wire n1046_3;
wire n1047_3;
wire n1048_3;
wire w_v_blanking_end;
wire n1521_3;
wire \window_y.pre_dot_counter_yp_v_8_6 ;
wire ff_window_x_5;
wire ff_pre_window_y_6;
wire ff_pre_window_y_sp_5;
wire n931_8;
wire n404_7;
wire n403_7;
wire n378_8;
wire n377_7;
wire n193_8;
wire n192_7;
wire n190_7;
wire n189_7;
wire n188_7;
wire n187_7;
wire n186_7;
wire n185_7;
wire n184_7;
wire n183_7;
wire n125_7;
wire n124_7;
wire n123_7;
wire n122_7;
wire n121_7;
wire n120_7;
wire n119_7;
wire n118_7;
wire n117_7;
wire n44_7;
wire n43_7;
wire n42_7;
wire n41_7;
wire n39_7;
wire n38_7;
wire n37_7;
wire n36_7;
wire n35_7;
wire n932_7;
wire n697_6;
wire n694_6;
wire n692_6;
wire n797_6;
wire n796_6;
wire n794_14;
wire n1470_5;
wire n1670_4;
wire n550_4;
wire n551_4;
wire n552_4;
wire n556_4;
wire n790_5;
wire n790_7;
wire n964_4;
wire n965_4;
wire n965_5;
wire n969_4;
wire n973_4;
wire n973_5;
wire w_v_blanking_end_4;
wire ff_window_x_6;
wire ff_pre_window_y_7;
wire n698_8;
wire n191_8;
wire n188_8;
wire n186_8;
wire n185_8;
wire n183_8;
wire n123_8;
wire n122_8;
wire n120_8;
wire n119_8;
wire n117_8;
wire n42_8;
wire n40_8;
wire n37_8;
wire n35_8;
wire n695_7;
wire n693_7;
wire n1470_6;
wire n1470_7;
wire n1470_8;
wire n1670_5;
wire n1670_6;
wire n1670_7;
wire n550_5;
wire n790_8;
wire n790_9;
wire n969_6;
wire n969_7;
wire w_v_blanking_end_5;
wire w_v_blanking_end_6;
wire ff_pre_window_y_8;
wire ff_pre_window_y_9;
wire n1670_8;
wire n790_10;
wire n973_7;
wire ff_pre_window_y_10;
wire n790_12;
wire n1041_5;
wire n1049_5;
wire n794_16;
wire n189_10;
wire n191_10;
wire n40_10;
wire n378_11;
wire n696_9;
wire n698_10;
wire n555_6;
wire n554_6;
wire n968_5;
wire n966_5;
wire n693_9;
wire n695_9;
wire n696_11;
wire n699_9;
wire n700_9;
wire n1472_6;
wire n126_9;
wire n1670_10;
wire n1513_5;
wire ff_pre_y_cnt_7_16;
wire n1123_13;
wire n1124_13;
wire n1125_13;
wire n1126_13;
wire n1127_13;
wire n1128_13;
wire n1129_13;
wire n1130_13;
wire n405_10;
wire ff_pal_mode;
wire ff_interlace_mode;
wire ff_field;
wire n435_2;
wire n435_3;
wire n434_2;
wire n434_3;
wire n433_2;
wire n433_3;
wire n432_2;
wire n432_3;
wire n1171_3;
wire n1170_3;
wire n1169_3;
wire n1168_3;
wire n1167_3;
wire n1166_3;
wire n1165_3;
wire n1164_0_COUT;
wire n944_2;
wire n944_3;
wire n943_2;
wire n943_3;
wire n942_2;
wire n942_3;
wire n941_2;
wire n941_3;
wire n940_2;
wire n940_3;
wire n939_2;
wire n939_3;
wire n938_2;
wire n938_3;
wire n936_2;
wire n936_0_COUT;
wire n847_1_SUM;
wire n847_3;
wire n848_1_SUM;
wire n848_3;
wire n849_1_SUM;
wire n849_3;
wire n850_1_SUM;
wire n850_3;
wire n851_1_SUM;
wire n851_3;
wire n852_1_SUM;
wire n852_3;
wire n853_1_SUM;
wire n853_3;
wire n854_1_SUM;
wire n854_3;
wire n855_1_SUM;
wire n855_3;
wire n336_5;
wire n45_9;
wire w_pre_x_cnt_start0_3_10;
wire n933_8;
wire n929_10;
wire [9:0] ff_v_cnt_in_field;
wire [4:0] ff_pre_x_cnt_start1_0;
wire [8:0] ff_x_cnt;
wire [8:0] ff_right_mask;
wire [5:1] w_pre_dot_counter_yp_1;
wire [8:0] \window_y.pre_dot_counter_yp_v ;
wire VCC;
wire GND;
  LUT4 n1470_s0 (
    .F(n1470_3),
    .I0(n1470_4),
    .I1(w_vdp_hcounter[2]),
    .I2(n1470_5),
    .I3(n1481_3) 
);
defparam n1470_s0.INIT=16'hF800;
  LUT2 n1472_s0 (
    .F(n1472_3),
    .I0(n1470_3),
    .I1(n1472_6) 
);
defparam n1472_s0.INIT=4'h8;
  LUT3 n1481_s0 (
    .F(n1481_3),
    .I0(w_vdp_enable),
    .I1(w_hcounter[0]),
    .I2(w_vdp_hcounter[1]) 
);
defparam n1481_s0.INIT=8'h80;
  LUT4 n550_s0 (
    .F(n550_3),
    .I0(ff_pre_x_cnt_start1[5]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n261_13),
    .I3(n550_4) 
);
defparam n550_s0.INIT=16'hAA3C;
  LUT4 n551_s0 (
    .F(n551_3),
    .I0(ff_pre_x_cnt_start1[5]),
    .I1(n551_4),
    .I2(w_pre_dot_counter_x[7]),
    .I3(n550_4) 
);
defparam n551_s0.INIT=16'hAA3C;
  LUT4 n552_s0 (
    .F(n552_3),
    .I0(ff_pre_x_cnt_start1[5]),
    .I1(n552_4),
    .I2(w_pre_dot_counter_x[6]),
    .I3(n550_4) 
);
defparam n552_s0.INIT=16'hAA3C;
  LUT4 n553_s0 (
    .F(n553_3),
    .I0(ff_pre_x_cnt_start1[5]),
    .I1(w_pre_dot_counter_x[5]),
    .I2(n553_4),
    .I3(n550_4) 
);
defparam n553_s0.INIT=16'hAA3C;
  LUT4 n554_s0 (
    .F(n554_3),
    .I0(ff_pre_x_cnt_start1_0[4]),
    .I1(n554_6),
    .I2(w_pre_dot_counter_x[4]),
    .I3(n550_4) 
);
defparam n554_s0.INIT=16'hAA3C;
  LUT4 n555_s0 (
    .F(n555_3),
    .I0(ff_pre_x_cnt_start1_0[3]),
    .I1(n555_6),
    .I2(w_pre_dot_counter_x[3]),
    .I3(n550_4) 
);
defparam n555_s0.INIT=16'hAA3C;
  LUT4 n556_s0 (
    .F(n556_3),
    .I0(ff_pre_x_cnt_start1_0[2]),
    .I1(w_pre_dot_counter_x[2]),
    .I2(n556_4),
    .I3(n550_4) 
);
defparam n556_s0.INIT=16'hAA3C;
  LUT4 n557_s0 (
    .F(n557_3),
    .I0(ff_pre_x_cnt_start1_0[1]),
    .I1(w_pre_dot_counter_x[0]),
    .I2(w_pre_dot_counter_x[1]),
    .I3(n550_4) 
);
defparam n557_s0.INIT=16'hAA3C;
  LUT3 n558_s1 (
    .F(n558_4),
    .I0(ff_pre_x_cnt_start1_0[0]),
    .I1(w_pre_dot_counter_x[0]),
    .I2(n550_4) 
);
defparam n558_s1.INIT=8'hA3;
  LUT4 n790_s1 (
    .F(n790_4),
    .I0(n790_5),
    .I1(ff_x_cnt[1]),
    .I2(n790_12),
    .I3(n790_7) 
);
defparam n790_s1.INIT=16'h4100;
  LUT2 n964_s0 (
    .F(n964_3),
    .I0(n964_4),
    .I1(w_pre_dot_counter_yp_8) 
);
defparam n964_s0.INIT=4'h6;
  LUT4 n965_s0 (
    .F(n965_3),
    .I0(w_pre_dot_counter_yp_6),
    .I1(n965_4),
    .I2(n965_5),
    .I3(w_pre_dot_counter_yp_7) 
);
defparam n965_s0.INIT=16'h7F80;
  LUT3 n967_s0 (
    .F(n967_3),
    .I0(w_pre_dot_counter_yp_1[4]),
    .I1(n965_4),
    .I2(w_pre_dot_counter_yp_1[5]) 
);
defparam n967_s0.INIT=8'h78;
  LUT3 n969_s0 (
    .F(n969_3),
    .I0(n969_4),
    .I1(n969_5),
    .I2(w_pre_dot_counter_yp_1[3]) 
);
defparam n969_s0.INIT=8'hB4;
  LUT4 n970_s0 (
    .F(n970_3),
    .I0(n969_4),
    .I1(w_pre_dot_counter_yp_1[1]),
    .I2(w_pre_dot_counter_yp_0),
    .I3(w_pre_dot_counter_yp_1[2]) 
);
defparam n970_s0.INIT=16'hBF40;
  LUT3 n971_s0 (
    .F(n971_3),
    .I0(n969_4),
    .I1(w_pre_dot_counter_yp_0),
    .I2(w_pre_dot_counter_yp_1[1]) 
);
defparam n971_s0.INIT=8'hB4;
  LUT2 n972_s1 (
    .F(n972_4),
    .I0(w_pre_dot_counter_yp_0),
    .I1(n969_4) 
);
defparam n972_s1.INIT=4'h9;
  LUT2 n973_s0 (
    .F(n973_3),
    .I0(n973_4),
    .I1(n973_5) 
);
defparam n973_s0.INIT=4'h1;
  LUT3 n1042_s0 (
    .F(n1042_3),
    .I0(n965_3),
    .I1(n936_2),
    .I2(w_v_blanking_end) 
);
defparam n1042_s0.INIT=8'hCA;
  LUT3 n1043_s0 (
    .F(n1043_3),
    .I0(n966_5),
    .I1(n938_2),
    .I2(w_v_blanking_end) 
);
defparam n1043_s0.INIT=8'hCA;
  LUT3 n1044_s0 (
    .F(n1044_3),
    .I0(n967_3),
    .I1(n939_2),
    .I2(w_v_blanking_end) 
);
defparam n1044_s0.INIT=8'hCA;
  LUT3 n1045_s0 (
    .F(n1045_3),
    .I0(n968_5),
    .I1(n940_2),
    .I2(w_v_blanking_end) 
);
defparam n1045_s0.INIT=8'hCA;
  LUT3 n1046_s0 (
    .F(n1046_3),
    .I0(n969_3),
    .I1(n941_2),
    .I2(w_v_blanking_end) 
);
defparam n1046_s0.INIT=8'hCA;
  LUT3 n1047_s0 (
    .F(n1047_3),
    .I0(n970_3),
    .I1(n942_2),
    .I2(w_v_blanking_end) 
);
defparam n1047_s0.INIT=8'hCA;
  LUT3 n1048_s0 (
    .F(n1048_3),
    .I0(n971_3),
    .I1(n943_2),
    .I2(w_v_blanking_end) 
);
defparam n1048_s0.INIT=8'hCA;
  LUT4 w_v_blanking_end_s0 (
    .F(w_v_blanking_end),
    .I0(ff_field),
    .I1(ff_interlace_mode),
    .I2(ff_v_cnt_in_field[0]),
    .I3(w_v_blanking_end_4) 
);
defparam w_v_blanking_end_s0.INIT=16'h8700;
  LUT2 n1521_s0 (
    .F(n1521_3),
    .I0(w_vdp_enable),
    .I1(n790_4) 
);
defparam n1521_s0.INIT=4'h8;
  LUT3 n1607_s0 (
    .F(n1607_3),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n261_13),
    .I2(ff_pre_x_cnt_8_5) 
);
defparam n1607_s0.INIT=8'h80;
  LUT3 \window_y.pre_dot_counter_yp_v_8_s2  (
    .F(\window_y.pre_dot_counter_yp_v_8_6 ),
    .I0(w_v_blanking_end),
    .I1(slot_reset_n_d),
    .I2(n1607_3) 
);
defparam \window_y.pre_dot_counter_yp_v_8_s2 .INIT=8'h40;
  LUT3 ff_pre_x_cnt_8_s2 (
    .F(ff_pre_x_cnt_8_5),
    .I0(w_hcounter[0]),
    .I1(w_vdp_enable),
    .I2(w_vdp_hcounter[1]) 
);
defparam ff_pre_x_cnt_8_s2.INIT=8'h40;
  LUT3 ff_window_x_s2 (
    .F(ff_window_x_5),
    .I0(n790_4),
    .I1(ff_window_x_6),
    .I2(w_vdp_enable) 
);
defparam ff_window_x_s2.INIT=8'hE0;
  LUT4 ff_pre_window_y_s3 (
    .F(ff_pre_window_y_6),
    .I0(ff_pre_window_y_7),
    .I1(n973_3),
    .I2(w_v_blanking_end),
    .I3(n1607_3) 
);
defparam ff_pre_window_y_s3.INIT=16'h0E00;
  LUT3 ff_pre_window_y_sp_s2 (
    .F(ff_pre_window_y_sp_5),
    .I0(ff_pre_window_y_7),
    .I1(w_v_blanking_end),
    .I2(n1607_3) 
);
defparam ff_pre_window_y_sp_s2.INIT=8'hE0;
  LUT2 n931_s3 (
    .F(n931_8),
    .I0(reg_r9_y_dots_Z),
    .I1(ff_pal_mode) 
);
defparam n931_s3.INIT=4'h4;
  LUT3 n404_s2 (
    .F(n404_7),
    .I0(n1011_7),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]) 
);
defparam n404_s2.INIT=8'h14;
  LUT4 n403_s2 (
    .F(n403_7),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(n1011_7),
    .I3(w_eight_dot_state[2]) 
);
defparam n403_s2.INIT=16'h0708;
  LUT2 n378_s3 (
    .F(n378_8),
    .I0(w_dot_state[1]),
    .I1(n378_11) 
);
defparam n378_s3.INIT=4'h1;
  LUT2 n377_s2 (
    .F(n377_7),
    .I0(n378_11),
    .I1(w_dot_state[0]) 
);
defparam n377_s2.INIT=4'h4;
  LUT2 n193_s3 (
    .F(n193_8),
    .I0(w_vdp_vcounter[0]),
    .I1(n1472_6) 
);
defparam n193_s3.INIT=4'h1;
  LUT3 n192_s2 (
    .F(n192_7),
    .I0(n1472_6),
    .I1(w_vdp_vcounter[0]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n192_s2.INIT=8'h14;
  LUT4 n190_s2 (
    .F(n190_7),
    .I0(w_vcounter[2]),
    .I1(n191_8),
    .I2(n1472_6),
    .I3(w_vcounter[3]) 
);
defparam n190_s2.INIT=16'h0708;
  LUT3 n189_s2 (
    .F(n189_7),
    .I0(n1472_6),
    .I1(n189_10),
    .I2(w_vcounter[4]) 
);
defparam n189_s2.INIT=8'h14;
  LUT3 n188_s2 (
    .F(n188_7),
    .I0(n1472_6),
    .I1(w_vcounter[5]),
    .I2(n188_8) 
);
defparam n188_s2.INIT=8'h14;
  LUT4 n187_s2 (
    .F(n187_7),
    .I0(w_vcounter[5]),
    .I1(n188_8),
    .I2(n1472_6),
    .I3(w_vcounter[6]) 
);
defparam n187_s2.INIT=16'h0708;
  LUT3 n186_s2 (
    .F(n186_7),
    .I0(n1472_6),
    .I1(n186_8),
    .I2(w_vcounter[7]) 
);
defparam n186_s2.INIT=8'h14;
  LUT3 n185_s2 (
    .F(n185_7),
    .I0(n1472_6),
    .I1(w_vcounter[8]),
    .I2(n185_8) 
);
defparam n185_s2.INIT=8'h14;
  LUT4 n184_s2 (
    .F(n184_7),
    .I0(w_vcounter[8]),
    .I1(n185_8),
    .I2(n1472_6),
    .I3(w_vcounter[9]) 
);
defparam n184_s2.INIT=16'h0708;
  LUT3 n183_s2 (
    .F(n183_7),
    .I0(n1472_6),
    .I1(n183_8),
    .I2(w_vcounter[10]) 
);
defparam n183_s2.INIT=8'h14;
  LUT3 n125_s2 (
    .F(n125_7),
    .I0(n1670_4),
    .I1(ff_v_cnt_in_field[1]),
    .I2(ff_v_cnt_in_field[0]) 
);
defparam n125_s2.INIT=8'h14;
  LUT4 n124_s2 (
    .F(n124_7),
    .I0(ff_v_cnt_in_field[1]),
    .I1(ff_v_cnt_in_field[0]),
    .I2(n1670_4),
    .I3(ff_v_cnt_in_field[2]) 
);
defparam n124_s2.INIT=16'h0708;
  LUT3 n123_s2 (
    .F(n123_7),
    .I0(n1670_4),
    .I1(n123_8),
    .I2(ff_v_cnt_in_field[3]) 
);
defparam n123_s2.INIT=8'h14;
  LUT3 n122_s2 (
    .F(n122_7),
    .I0(n1670_4),
    .I1(ff_v_cnt_in_field[4]),
    .I2(n122_8) 
);
defparam n122_s2.INIT=8'h14;
  LUT4 n121_s2 (
    .F(n121_7),
    .I0(ff_v_cnt_in_field[4]),
    .I1(n122_8),
    .I2(n1670_4),
    .I3(ff_v_cnt_in_field[5]) 
);
defparam n121_s2.INIT=16'h0708;
  LUT3 n120_s2 (
    .F(n120_7),
    .I0(n1670_4),
    .I1(n120_8),
    .I2(ff_v_cnt_in_field[6]) 
);
defparam n120_s2.INIT=8'h14;
  LUT2 n119_s2 (
    .F(n119_7),
    .I0(ff_v_cnt_in_field[7]),
    .I1(n119_8) 
);
defparam n119_s2.INIT=4'h6;
  LUT3 n118_s2 (
    .F(n118_7),
    .I0(ff_v_cnt_in_field[7]),
    .I1(n119_8),
    .I2(ff_v_cnt_in_field[8]) 
);
defparam n118_s2.INIT=8'h78;
  LUT3 n117_s2 (
    .F(n117_7),
    .I0(n1670_4),
    .I1(n117_8),
    .I2(ff_v_cnt_in_field[9]) 
);
defparam n117_s2.INIT=8'h14;
  LUT2 n44_s2 (
    .F(n44_7),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]) 
);
defparam n44_s2.INIT=4'h6;
  LUT3 n43_s2 (
    .F(n43_7),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(w_vdp_hcounter[2]) 
);
defparam n43_s2.INIT=8'h78;
  LUT3 n42_s2 (
    .F(n42_7),
    .I0(n1470_4),
    .I1(w_vdp_hcounter[3]),
    .I2(n42_8) 
);
defparam n42_s2.INIT=8'h1C;
  LUT4 n41_s2 (
    .F(n41_7),
    .I0(n1470_4),
    .I1(n42_8),
    .I2(w_vdp_hcounter[3]),
    .I3(w_vdp_hcounter[4]) 
);
defparam n41_s2.INIT=16'h3740;
  LUT4 n39_s2 (
    .F(n39_7),
    .I0(w_vdp_hcounter[5]),
    .I1(n40_8),
    .I2(n378_11),
    .I3(w_vdp_hcounter[6]) 
);
defparam n39_s2.INIT=16'h0708;
  LUT4 n38_s2 (
    .F(n38_7),
    .I0(w_vdp_hcounter[5]),
    .I1(w_vdp_hcounter[6]),
    .I2(n40_8),
    .I3(w_vdp_hcounter[7]) 
);
defparam n38_s2.INIT=16'h7F80;
  LUT3 n37_s2 (
    .F(n37_7),
    .I0(n378_11),
    .I1(w_vdp_hcounter[8]),
    .I2(n37_8) 
);
defparam n37_s2.INIT=8'h14;
  LUT3 n36_s2 (
    .F(n36_7),
    .I0(w_vdp_hcounter[8]),
    .I1(n37_8),
    .I2(w_vdp_hcounter[9]) 
);
defparam n36_s2.INIT=8'h78;
  LUT3 n35_s2 (
    .F(n35_7),
    .I0(n378_11),
    .I1(n35_8),
    .I2(w_vdp_hcounter[10]) 
);
defparam n35_s2.INIT=8'h14;
  LUT2 n932_s2 (
    .F(n932_7),
    .I0(ff_pal_mode),
    .I1(reg_r9_y_dots_Z) 
);
defparam n932_s2.INIT=4'h9;
  LUT4 n697_s1 (
    .F(n697_6),
    .I0(ff_x_cnt[2]),
    .I1(n698_8),
    .I2(n261_12),
    .I3(ff_x_cnt[3]) 
);
defparam n697_s1.INIT=16'hF7F8;
  LUT4 n694_s1 (
    .F(n694_6),
    .I0(ff_x_cnt[5]),
    .I1(n695_7),
    .I2(n261_12),
    .I3(ff_x_cnt[6]) 
);
defparam n694_s1.INIT=16'hF7F8;
  LUT4 n692_s1 (
    .F(n692_6),
    .I0(ff_x_cnt[7]),
    .I1(n693_7),
    .I2(n261_12),
    .I3(ff_x_cnt[8]) 
);
defparam n692_s1.INIT=16'hF7F8;
  LUT2 n797_s1 (
    .F(n797_6),
    .I0(reg_r27_h_scroll_Z[1]),
    .I1(reg_r27_h_scroll_Z[0]) 
);
defparam n797_s1.INIT=4'h6;
  LUT3 n796_s1 (
    .F(n796_6),
    .I0(reg_r27_h_scroll_Z[1]),
    .I1(reg_r27_h_scroll_Z[0]),
    .I2(reg_r27_h_scroll_Z[2]) 
);
defparam n796_s1.INIT=8'h1E;
  LUT3 n794_s6 (
    .F(n794_14),
    .I0(reg_r27_h_scroll_Z[2]),
    .I1(reg_r27_h_scroll_Z[1]),
    .I2(reg_r27_h_scroll_Z[0]) 
);
defparam n794_s6.INIT=8'h01;
  LUT4 n1470_s1 (
    .F(n1470_4),
    .I0(w_vdp_hcounter[3]),
    .I1(n1470_6),
    .I2(w_vdp_hcounter[4]),
    .I3(n1470_7) 
);
defparam n1470_s1.INIT=16'h4000;
  LUT4 n1470_s2 (
    .F(n1470_5),
    .I0(w_vdp_hcounter[6]),
    .I1(w_vdp_hcounter[5]),
    .I2(n1470_8),
    .I3(n76_8) 
);
defparam n1470_s2.INIT=16'h4000;
  LUT3 n1670_s1 (
    .F(n1670_4),
    .I0(n1670_5),
    .I1(n1670_6),
    .I2(n1670_7) 
);
defparam n1670_s1.INIT=8'h10;
  LUT4 n550_s1 (
    .F(n550_4),
    .I0(n550_5),
    .I1(w_hcounter[0]),
    .I2(w_vdp_hcounter[1]),
    .I3(ff_prewindow_x_7) 
);
defparam n550_s1.INIT=16'h2000;
  LUT3 n551_s1 (
    .F(n551_4),
    .I0(w_pre_dot_counter_x[5]),
    .I1(w_pre_dot_counter_x[6]),
    .I2(n553_4) 
);
defparam n551_s1.INIT=8'h80;
  LUT2 n552_s1 (
    .F(n552_4),
    .I0(w_pre_dot_counter_x[5]),
    .I1(n553_4) 
);
defparam n552_s1.INIT=4'h8;
  LUT4 n553_s1 (
    .F(n553_4),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(w_pre_dot_counter_x[4]),
    .I3(n556_4) 
);
defparam n553_s1.INIT=16'h8000;
  LUT2 n556_s1 (
    .F(n556_4),
    .I0(w_pre_dot_counter_x[0]),
    .I1(w_pre_dot_counter_x[1]) 
);
defparam n556_s1.INIT=4'h8;
  LUT4 n790_s2 (
    .F(n790_5),
    .I0(n794_14),
    .I1(ff_x_cnt[3]),
    .I2(reg_r25_msk_Z),
    .I3(n790_8) 
);
defparam n790_s2.INIT=16'hFC6F;
  LUT4 n790_s4 (
    .F(n790_7),
    .I0(reg_r27_h_scroll_Z[0]),
    .I1(reg_r25_msk_Z),
    .I2(ff_x_cnt[0]),
    .I3(n790_9) 
);
defparam n790_s4.INIT=16'h8700;
  LUT4 n964_s1 (
    .F(n964_4),
    .I0(w_pre_dot_counter_yp_7),
    .I1(w_pre_dot_counter_yp_6),
    .I2(n965_4),
    .I3(n965_5) 
);
defparam n964_s1.INIT=16'h8000;
  LUT3 n965_s1 (
    .F(n965_4),
    .I0(n969_4),
    .I1(w_pre_dot_counter_yp_1[3]),
    .I2(n969_5) 
);
defparam n965_s1.INIT=8'h40;
  LUT2 n965_s2 (
    .F(n965_5),
    .I0(w_pre_dot_counter_yp_1[5]),
    .I1(w_pre_dot_counter_yp_1[4]) 
);
defparam n965_s2.INIT=4'h8;
  LUT4 n969_s1 (
    .F(n969_4),
    .I0(n969_6),
    .I1(\window_y.pre_dot_counter_yp_v [0]),
    .I2(\window_y.pre_dot_counter_yp_v [1]),
    .I3(n969_7) 
);
defparam n969_s1.INIT=16'h8000;
  LUT3 n969_s2 (
    .F(n969_5),
    .I0(w_pre_dot_counter_yp_1[2]),
    .I1(w_pre_dot_counter_yp_1[1]),
    .I2(w_pre_dot_counter_yp_0) 
);
defparam n969_s2.INIT=8'h80;
  LUT4 n973_s1 (
    .F(n973_4),
    .I0(w_pre_dot_counter_yp_8),
    .I1(w_pre_dot_counter_yp_7),
    .I2(w_pre_dot_counter_yp_6),
    .I3(n965_5) 
);
defparam n973_s1.INIT=16'h7FFE;
  LUT4 n973_s2 (
    .F(n973_5),
    .I0(n965_5),
    .I1(n965_4),
    .I2(n969_4),
    .I3(n973_6) 
);
defparam n973_s2.INIT=16'h0777;
  LUT4 w_v_blanking_end_s1 (
    .F(w_v_blanking_end_4),
    .I0(ff_v_cnt_in_field[1]),
    .I1(ff_v_cnt_in_field[4]),
    .I2(w_v_blanking_end_5),
    .I3(w_v_blanking_end_6) 
);
defparam w_v_blanking_end_s1.INIT=16'h1000;
  LUT3 ff_window_x_s3 (
    .F(ff_window_x_6),
    .I0(w_vdp_hcounter[1]),
    .I1(n855_3),
    .I2(w_hcounter[0]) 
);
defparam ff_window_x_s3.INIT=8'h10;
  LUT4 ff_pre_window_y_s4 (
    .F(ff_pre_window_y_7),
    .I0(n973_5),
    .I1(ff_pre_window_y_8),
    .I2(reg_r9_y_dots_Z),
    .I3(ff_pre_window_y_9) 
);
defparam ff_pre_window_y_s4.INIT=16'hC500;
  LUT2 n698_s3 (
    .F(n698_8),
    .I0(ff_x_cnt[0]),
    .I1(ff_x_cnt[1]) 
);
defparam n698_s3.INIT=4'h8;
  LUT2 n191_s3 (
    .F(n191_8),
    .I0(w_vdp_vcounter[0]),
    .I1(w_vdp_vcounter[1]) 
);
defparam n191_s3.INIT=4'h8;
  LUT4 n188_s3 (
    .F(n188_8),
    .I0(w_vcounter[2]),
    .I1(w_vcounter[3]),
    .I2(w_vcounter[4]),
    .I3(n191_8) 
);
defparam n188_s3.INIT=16'h8000;
  LUT3 n186_s3 (
    .F(n186_8),
    .I0(w_vcounter[5]),
    .I1(w_vcounter[6]),
    .I2(n188_8) 
);
defparam n186_s3.INIT=8'h80;
  LUT4 n185_s3 (
    .F(n185_8),
    .I0(w_vcounter[5]),
    .I1(w_vcounter[6]),
    .I2(w_vcounter[7]),
    .I3(n188_8) 
);
defparam n185_s3.INIT=16'h8000;
  LUT3 n183_s3 (
    .F(n183_8),
    .I0(w_vcounter[8]),
    .I1(w_vcounter[9]),
    .I2(n185_8) 
);
defparam n183_s3.INIT=8'h80;
  LUT3 n123_s3 (
    .F(n123_8),
    .I0(ff_v_cnt_in_field[1]),
    .I1(ff_v_cnt_in_field[2]),
    .I2(ff_v_cnt_in_field[0]) 
);
defparam n123_s3.INIT=8'h80;
  LUT4 n122_s3 (
    .F(n122_8),
    .I0(ff_v_cnt_in_field[1]),
    .I1(ff_v_cnt_in_field[2]),
    .I2(ff_v_cnt_in_field[0]),
    .I3(ff_v_cnt_in_field[3]) 
);
defparam n122_s3.INIT=16'h8000;
  LUT3 n120_s3 (
    .F(n120_8),
    .I0(ff_v_cnt_in_field[4]),
    .I1(ff_v_cnt_in_field[5]),
    .I2(n122_8) 
);
defparam n120_s3.INIT=8'h80;
  LUT4 n119_s3 (
    .F(n119_8),
    .I0(ff_v_cnt_in_field[4]),
    .I1(ff_v_cnt_in_field[5]),
    .I2(ff_v_cnt_in_field[6]),
    .I3(n122_8) 
);
defparam n119_s3.INIT=16'h8000;
  LUT3 n117_s3 (
    .F(n117_8),
    .I0(ff_v_cnt_in_field[7]),
    .I1(ff_v_cnt_in_field[8]),
    .I2(n119_8) 
);
defparam n117_s3.INIT=8'h80;
  LUT3 n42_s3 (
    .F(n42_8),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(w_vdp_hcounter[2]) 
);
defparam n42_s3.INIT=8'h80;
  LUT3 n40_s3 (
    .F(n40_8),
    .I0(w_vdp_hcounter[3]),
    .I1(w_vdp_hcounter[4]),
    .I2(n42_8) 
);
defparam n40_s3.INIT=8'h80;
  LUT4 n37_s3 (
    .F(n37_8),
    .I0(w_vdp_hcounter[5]),
    .I1(w_vdp_hcounter[6]),
    .I2(w_vdp_hcounter[7]),
    .I3(n40_8) 
);
defparam n37_s3.INIT=16'h8000;
  LUT3 n35_s3 (
    .F(n35_8),
    .I0(w_vdp_hcounter[8]),
    .I1(w_vdp_hcounter[9]),
    .I2(n37_8) 
);
defparam n35_s3.INIT=8'h80;
  LUT4 n695_s2 (
    .F(n695_7),
    .I0(ff_x_cnt[2]),
    .I1(ff_x_cnt[3]),
    .I2(ff_x_cnt[4]),
    .I3(n698_8) 
);
defparam n695_s2.INIT=16'h8000;
  LUT3 n693_s2 (
    .F(n693_7),
    .I0(ff_x_cnt[5]),
    .I1(ff_x_cnt[6]),
    .I2(n695_7) 
);
defparam n693_s2.INIT=8'h80;
  LUT2 n1470_s3 (
    .F(n1470_6),
    .I0(w_vdp_hcounter[5]),
    .I1(w_vdp_hcounter[6]) 
);
defparam n1470_s3.INIT=4'h4;
  LUT4 n1470_s4 (
    .F(n1470_7),
    .I0(w_vdp_hcounter[7]),
    .I1(w_vdp_hcounter[9]),
    .I2(w_vdp_hcounter[8]),
    .I3(w_vdp_hcounter[10]) 
);
defparam n1470_s4.INIT=16'h1000;
  LUT4 n1470_s5 (
    .F(n1470_8),
    .I0(w_vdp_hcounter[8]),
    .I1(w_vdp_hcounter[10]),
    .I2(w_vdp_hcounter[9]),
    .I3(w_vdp_hcounter[7]) 
);
defparam n1470_s5.INIT=16'h1000;
  LUT4 n1670_s2 (
    .F(n1670_5),
    .I0(ff_interlace_mode),
    .I1(ff_pal_mode),
    .I2(ff_v_cnt_in_field[2]),
    .I3(ff_v_cnt_in_field[3]) 
);
defparam n1670_s2.INIT=16'hDEF3;
  LUT4 n1670_s3 (
    .F(n1670_6),
    .I0(ff_pal_mode),
    .I1(ff_interlace_mode),
    .I2(ff_v_cnt_in_field[1]),
    .I3(ff_v_cnt_in_field[0]) 
);
defparam n1670_s3.INIT=16'hEDF3;
  LUT4 n1670_s4 (
    .F(n1670_7),
    .I0(n1670_8),
    .I1(ff_v_cnt_in_field[7]),
    .I2(ff_v_cnt_in_field[8]),
    .I3(ff_v_cnt_in_field[9]) 
);
defparam n1670_s4.INIT=16'h0100;
  LUT2 n550_s2 (
    .F(n550_5),
    .I0(w_vdp_hcounter[2]),
    .I1(ff_pal_mode) 
);
defparam n550_s2.INIT=4'h9;
  LUT3 n790_s5 (
    .F(n790_8),
    .I0(n796_6),
    .I1(reg_r25_msk_Z),
    .I2(ff_x_cnt[2]) 
);
defparam n790_s5.INIT=8'h4B;
  LUT4 n790_s6 (
    .F(n790_9),
    .I0(w_vdp_hcounter[1]),
    .I1(ff_x_cnt[4]),
    .I2(n790_10),
    .I3(w_hcounter[0]) 
);
defparam n790_s6.INIT=16'h1000;
  LUT3 n969_s3 (
    .F(n969_6),
    .I0(\window_y.pre_dot_counter_yp_v [8]),
    .I1(\window_y.pre_dot_counter_yp_v [7]),
    .I2(\window_y.pre_dot_counter_yp_v [6]) 
);
defparam n969_s3.INIT=8'h40;
  LUT4 n969_s4 (
    .F(n969_7),
    .I0(\window_y.pre_dot_counter_yp_v [2]),
    .I1(\window_y.pre_dot_counter_yp_v [3]),
    .I2(\window_y.pre_dot_counter_yp_v [4]),
    .I3(\window_y.pre_dot_counter_yp_v [5]) 
);
defparam n969_s4.INIT=16'h8000;
  LUT4 n973_s3 (
    .F(n973_6),
    .I0(w_pre_dot_counter_yp_1[5]),
    .I1(w_pre_dot_counter_yp_1[4]),
    .I2(w_pre_dot_counter_yp_1[3]),
    .I3(n973_7) 
);
defparam n973_s3.INIT=16'h0100;
  LUT4 w_v_blanking_end_s2 (
    .F(w_v_blanking_end_5),
    .I0(ff_v_cnt_in_field[6]),
    .I1(ff_pal_mode),
    .I2(ff_v_cnt_in_field[2]),
    .I3(ff_v_cnt_in_field[3]) 
);
defparam w_v_blanking_end_s2.INIT=16'h4100;
  LUT4 w_v_blanking_end_s3 (
    .F(w_v_blanking_end_6),
    .I0(ff_v_cnt_in_field[7]),
    .I1(ff_v_cnt_in_field[8]),
    .I2(ff_v_cnt_in_field[9]),
    .I3(ff_v_cnt_in_field[5]) 
);
defparam w_v_blanking_end_s3.INIT=16'h0100;
  LUT4 ff_pre_window_y_s5 (
    .F(ff_pre_window_y_8),
    .I0(ff_pre_window_y_10),
    .I1(w_pre_dot_counter_yp_1[5]),
    .I2(w_pre_dot_counter_yp_1[3]),
    .I3(w_pre_dot_counter_yp_1[4]) 
);
defparam ff_pre_window_y_s5.INIT=16'h0100;
  LUT4 ff_pre_window_y_s6 (
    .F(ff_pre_window_y_9),
    .I0(w_pre_dot_counter_yp_8),
    .I1(w_pre_dot_counter_yp_6),
    .I2(n965_5),
    .I3(w_pre_dot_counter_yp_7) 
);
defparam ff_pre_window_y_s6.INIT=16'h1400;
  LUT4 n1670_s5 (
    .F(n1670_8),
    .I0(ff_v_cnt_in_field[4]),
    .I1(ff_pal_mode),
    .I2(ff_v_cnt_in_field[5]),
    .I3(ff_v_cnt_in_field[6]) 
);
defparam n1670_s5.INIT=16'h7FFE;
  LUT4 n790_s7 (
    .F(n790_10),
    .I0(ff_x_cnt[5]),
    .I1(ff_x_cnt[6]),
    .I2(ff_x_cnt[7]),
    .I3(ff_x_cnt[8]) 
);
defparam n790_s7.INIT=16'h0001;
  LUT3 n973_s4 (
    .F(n973_7),
    .I0(w_pre_dot_counter_yp_1[2]),
    .I1(w_pre_dot_counter_yp_1[1]),
    .I2(w_pre_dot_counter_yp_0) 
);
defparam n973_s4.INIT=8'h01;
  LUT4 ff_pre_window_y_s7 (
    .F(ff_pre_window_y_10),
    .I0(w_pre_dot_counter_yp_1[2]),
    .I1(n969_4),
    .I2(w_pre_dot_counter_yp_0),
    .I3(w_pre_dot_counter_yp_1[1]) 
);
defparam ff_pre_window_y_s7.INIT=16'hEFF7;
  LUT3 n790_s8 (
    .F(n790_12),
    .I0(reg_r25_msk_Z),
    .I1(reg_r27_h_scroll_Z[1]),
    .I2(reg_r27_h_scroll_Z[0]) 
);
defparam n790_s8.INIT=8'h28;
  LUT4 n1041_s1 (
    .F(n1041_5),
    .I0(n964_4),
    .I1(w_pre_dot_counter_yp_8),
    .I2(n936_2),
    .I3(w_v_blanking_end) 
);
defparam n1041_s1.INIT=16'hF066;
  LUT4 n1049_s1 (
    .F(n1049_5),
    .I0(w_pre_dot_counter_yp_0),
    .I1(n969_4),
    .I2(n944_2),
    .I3(w_v_blanking_end) 
);
defparam n1049_s1.INIT=16'hF099;
  LUT3 n794_s7 (
    .F(n794_16),
    .I0(reg_r27_h_scroll_Z[2]),
    .I1(reg_r27_h_scroll_Z[1]),
    .I2(reg_r27_h_scroll_Z[0]) 
);
defparam n794_s7.INIT=8'hFE;
  LUT4 n189_s4 (
    .F(n189_10),
    .I0(w_vcounter[2]),
    .I1(w_vcounter[3]),
    .I2(w_vdp_vcounter[0]),
    .I3(w_vdp_vcounter[1]) 
);
defparam n189_s4.INIT=16'h8000;
  LUT4 n191_s4 (
    .F(n191_10),
    .I0(n1472_6),
    .I1(w_vcounter[2]),
    .I2(w_vdp_vcounter[0]),
    .I3(w_vdp_vcounter[1]) 
);
defparam n191_s4.INIT=16'h1444;
  LUT4 n40_s4 (
    .F(n40_10),
    .I0(w_vdp_hcounter[5]),
    .I1(w_vdp_hcounter[3]),
    .I2(w_vdp_hcounter[4]),
    .I3(n42_8) 
);
defparam n40_s4.INIT=16'h6AAA;
  LUT4 n378_s5 (
    .F(n378_11),
    .I0(n1470_4),
    .I1(w_hcounter[0]),
    .I2(w_vdp_hcounter[1]),
    .I3(w_vdp_hcounter[2]) 
);
defparam n378_s5.INIT=16'h8000;
  LUT4 n696_s3 (
    .F(n696_9),
    .I0(ff_x_cnt[2]),
    .I1(ff_x_cnt[3]),
    .I2(ff_x_cnt[0]),
    .I3(ff_x_cnt[1]) 
);
defparam n696_s3.INIT=16'h8000;
  LUT4 n698_s4 (
    .F(n698_10),
    .I0(n261_12),
    .I1(ff_x_cnt[2]),
    .I2(ff_x_cnt[0]),
    .I3(ff_x_cnt[1]) 
);
defparam n698_s4.INIT=16'h1444;
  LUT3 n555_s2 (
    .F(n555_6),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[0]),
    .I2(w_pre_dot_counter_x[1]) 
);
defparam n555_s2.INIT=8'h80;
  LUT4 n554_s2 (
    .F(n554_6),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(w_pre_dot_counter_x[1]) 
);
defparam n554_s2.INIT=16'h8000;
  LUT4 n968_s1 (
    .F(n968_5),
    .I0(w_pre_dot_counter_yp_1[4]),
    .I1(n969_4),
    .I2(w_pre_dot_counter_yp_1[3]),
    .I3(n969_5) 
);
defparam n968_s1.INIT=16'h9AAA;
  LUT4 n966_s1 (
    .F(n966_5),
    .I0(n965_4),
    .I1(w_pre_dot_counter_yp_1[5]),
    .I2(w_pre_dot_counter_yp_1[4]),
    .I3(w_pre_dot_counter_yp_6) 
);
defparam n966_s1.INIT=16'h7F80;
  LUT4 n693_s3 (
    .F(n693_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n261_13),
    .I2(ff_x_cnt[7]),
    .I3(n693_7) 
);
defparam n693_s3.INIT=16'h8FF8;
  LUT4 n695_s3 (
    .F(n695_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n261_13),
    .I2(ff_x_cnt[5]),
    .I3(n695_7) 
);
defparam n695_s3.INIT=16'h8FF8;
  LUT4 n696_s4 (
    .F(n696_11),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n261_13),
    .I2(ff_x_cnt[4]),
    .I3(n696_9) 
);
defparam n696_s4.INIT=16'h8FF8;
  LUT4 n699_s3 (
    .F(n699_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n261_13),
    .I2(ff_x_cnt[0]),
    .I3(ff_x_cnt[1]) 
);
defparam n699_s3.INIT=16'h0770;
  LUT3 n700_s3 (
    .F(n700_9),
    .I0(ff_x_cnt[0]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n261_13) 
);
defparam n700_s3.INIT=8'h15;
  LUT4 n1472_s2 (
    .F(n1472_6),
    .I0(ff_field),
    .I1(n1670_5),
    .I2(n1670_6),
    .I3(n1670_7) 
);
defparam n1472_s2.INIT=16'h0200;
  LUT4 n126_s3 (
    .F(n126_9),
    .I0(ff_v_cnt_in_field[0]),
    .I1(n1670_5),
    .I2(n1670_6),
    .I3(n1670_7) 
);
defparam n126_s3.INIT=16'h5455;
  LUT4 n1670_s6 (
    .F(n1670_10),
    .I0(n1470_3),
    .I1(n1670_5),
    .I2(n1670_6),
    .I3(n1670_7) 
);
defparam n1670_s6.INIT=16'h0200;
  LUT4 n1513_s1 (
    .F(n1513_5),
    .I0(n550_4),
    .I1(w_hcounter[0]),
    .I2(w_vdp_enable),
    .I3(w_vdp_hcounter[1]) 
);
defparam n1513_s1.INIT=16'h1000;
  LUT2 ff_pre_y_cnt_7_s5 (
    .F(ff_pre_y_cnt_7_16),
    .I0(w_vdp_enable),
    .I1(slot_reset_n_d) 
);
defparam ff_pre_y_cnt_7_s5.INIT=4'hB;
  LUT4 n1123_s5 (
    .F(n1123_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[7]),
    .I2(w_vdp_enable),
    .I3(n1164_2) 
);
defparam n1123_s5.INIT=16'hF444;
  LUT4 n1124_s5 (
    .F(n1124_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[6]),
    .I2(w_vdp_enable),
    .I3(n1165_2) 
);
defparam n1124_s5.INIT=16'hF444;
  LUT4 n1125_s5 (
    .F(n1125_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[5]),
    .I2(w_vdp_enable),
    .I3(n1166_2) 
);
defparam n1125_s5.INIT=16'hF444;
  LUT4 n1126_s5 (
    .F(n1126_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[4]),
    .I2(w_vdp_enable),
    .I3(n1167_2) 
);
defparam n1126_s5.INIT=16'hF444;
  LUT4 n1127_s5 (
    .F(n1127_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[3]),
    .I2(w_vdp_enable),
    .I3(n1168_2) 
);
defparam n1127_s5.INIT=16'hF444;
  LUT4 n1128_s5 (
    .F(n1128_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[2]),
    .I2(w_vdp_enable),
    .I3(n1169_2) 
);
defparam n1128_s5.INIT=16'hF444;
  LUT4 n1129_s5 (
    .F(n1129_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[1]),
    .I2(w_vdp_enable),
    .I3(n1170_2) 
);
defparam n1129_s5.INIT=16'hF444;
  LUT4 n1130_s5 (
    .F(n1130_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[0]),
    .I2(w_vdp_enable),
    .I3(n1171_2) 
);
defparam n1130_s5.INIT=16'hF444;
  LUT4 n405_s4 (
    .F(n405_10),
    .I0(w_eight_dot_state[0]),
    .I1(ff_predraw_local_plane_num_2_9),
    .I2(w_pre_dot_counter_x[8]),
    .I3(n100_8) 
);
defparam n405_s4.INIT=16'h5155;
  DFFRE ff_h_cnt_9_s0 (
    .Q(w_vdp_hcounter[9]),
    .D(n36_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_8_s0 (
    .Q(w_vdp_hcounter[8]),
    .D(n37_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_7_s0 (
    .Q(w_vdp_hcounter[7]),
    .D(n38_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_6_s0 (
    .Q(w_vdp_hcounter[6]),
    .D(n39_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_5_s0 (
    .Q(w_vdp_hcounter[5]),
    .D(n40_10),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_4_s0 (
    .Q(w_vdp_hcounter[4]),
    .D(n41_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_3_s0 (
    .Q(w_vdp_hcounter[3]),
    .D(n42_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_2_s0 (
    .Q(w_vdp_hcounter[2]),
    .D(n43_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_1_s0 (
    .Q(w_vdp_hcounter[1]),
    .D(n44_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_0_s0 (
    .Q(w_hcounter[0]),
    .D(n45_9),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_9_s0 (
    .Q(ff_v_cnt_in_field[9]),
    .D(n117_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_8_s0 (
    .Q(ff_v_cnt_in_field[8]),
    .D(n118_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_7_s0 (
    .Q(ff_v_cnt_in_field[7]),
    .D(n119_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_6_s0 (
    .Q(ff_v_cnt_in_field[6]),
    .D(n120_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_5_s0 (
    .Q(ff_v_cnt_in_field[5]),
    .D(n121_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_4_s0 (
    .Q(ff_v_cnt_in_field[4]),
    .D(n122_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_3_s0 (
    .Q(ff_v_cnt_in_field[3]),
    .D(n123_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_2_s0 (
    .Q(ff_v_cnt_in_field[2]),
    .D(n124_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_1_s0 (
    .Q(ff_v_cnt_in_field[1]),
    .D(n125_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_0_s0 (
    .Q(ff_v_cnt_in_field[0]),
    .D(n126_9),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_10_s0 (
    .Q(w_vcounter[10]),
    .D(n183_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_9_s0 (
    .Q(w_vcounter[9]),
    .D(n184_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_8_s0 (
    .Q(w_vcounter[8]),
    .D(n185_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_7_s0 (
    .Q(w_vcounter[7]),
    .D(n186_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_6_s0 (
    .Q(w_vcounter[6]),
    .D(n187_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_5_s0 (
    .Q(w_vcounter[5]),
    .D(n188_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_4_s0 (
    .Q(w_vcounter[4]),
    .D(n189_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_3_s0 (
    .Q(w_vcounter[3]),
    .D(n190_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_2_s0 (
    .Q(w_vcounter[2]),
    .D(n191_10),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_1_s0 (
    .Q(w_vdp_vcounter[1]),
    .D(n192_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_0_s0 (
    .Q(w_vdp_vcounter[0]),
    .D(n193_8),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_pal_mode_s0 (
    .Q(ff_pal_mode),
    .D(reg_r9_pal_mode_Z),
    .CLK(w_video_clk),
    .CE(n1472_3),
    .RESET(n36_6) 
);
  DFFRE ff_interlace_mode_s0 (
    .Q(ff_interlace_mode),
    .D(reg_r9_interlace_mode_Z),
    .CLK(w_video_clk),
    .CE(n1472_3),
    .RESET(n36_6) 
);
  DFFRE ff_dotstate_1_s0 (
    .Q(w_dot_state[1]),
    .D(n377_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dotstate_0_s0 (
    .Q(w_dot_state[0]),
    .D(n378_8),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_eightdotstate_2_s0 (
    .Q(w_eight_dot_state[2]),
    .D(n403_7),
    .CLK(w_video_clk),
    .CE(n1481_3),
    .RESET(n36_6) 
);
  DFFRE ff_eightdotstate_1_s0 (
    .Q(w_eight_dot_state[1]),
    .D(n404_7),
    .CLK(w_video_clk),
    .CE(n1481_3),
    .RESET(n36_6) 
);
  DFFRE ff_eightdotstate_0_s0 (
    .Q(w_eight_dot_state[0]),
    .D(n405_10),
    .CLK(w_video_clk),
    .CE(n1481_3),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_start1_5_s0 (
    .Q(ff_pre_x_cnt_start1[5]),
    .D(VCC),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_start1_4_s0 (
    .Q(ff_pre_x_cnt_start1_0[4]),
    .D(n432_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_start1_3_s0 (
    .Q(ff_pre_x_cnt_start1_0[3]),
    .D(n432_2),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_start1_2_s0 (
    .Q(ff_pre_x_cnt_start1_0[2]),
    .D(n433_2),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_start1_1_s0 (
    .Q(ff_pre_x_cnt_start1_0[1]),
    .D(n434_2),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_start1_0_s0 (
    .Q(ff_pre_x_cnt_start1_0[0]),
    .D(n435_2),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_8_s0 (
    .Q(w_pre_dot_counter_x[8]),
    .D(n550_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_7_s0 (
    .Q(w_pre_dot_counter_x[7]),
    .D(n551_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_6_s0 (
    .Q(w_pre_dot_counter_x[6]),
    .D(n552_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_5_s0 (
    .Q(w_pre_dot_counter_x[5]),
    .D(n553_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_4_s0 (
    .Q(w_pre_dot_counter_x[4]),
    .D(n554_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_3_s0 (
    .Q(w_pre_dot_counter_x[3]),
    .D(n555_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_2_s0 (
    .Q(w_pre_dot_counter_x[2]),
    .D(n556_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_1_s0 (
    .Q(w_pre_dot_counter_x[1]),
    .D(n557_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_0_s0 (
    .Q(w_pre_dot_counter_x[0]),
    .D(n558_4),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_8_s0 (
    .Q(ff_x_cnt[8]),
    .D(n692_6),
    .CLK(w_video_clk),
    .CE(n1513_5),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_7_s0 (
    .Q(ff_x_cnt[7]),
    .D(n693_9),
    .CLK(w_video_clk),
    .CE(n1513_5),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_6_s0 (
    .Q(ff_x_cnt[6]),
    .D(n694_6),
    .CLK(w_video_clk),
    .CE(n1513_5),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_5_s0 (
    .Q(ff_x_cnt[5]),
    .D(n695_9),
    .CLK(w_video_clk),
    .CE(n1513_5),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_4_s0 (
    .Q(ff_x_cnt[4]),
    .D(n696_11),
    .CLK(w_video_clk),
    .CE(n1513_5),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_3_s0 (
    .Q(ff_x_cnt[3]),
    .D(n697_6),
    .CLK(w_video_clk),
    .CE(n1513_5),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_2_s0 (
    .Q(ff_x_cnt[2]),
    .D(n698_10),
    .CLK(w_video_clk),
    .CE(n1513_5),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_1_s0 (
    .Q(ff_x_cnt[1]),
    .D(n699_9),
    .CLK(w_video_clk),
    .CE(n1513_5),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_0_s0 (
    .Q(ff_x_cnt[0]),
    .D(n700_9),
    .CLK(w_video_clk),
    .CE(n1513_5),
    .RESET(n36_6) 
);
  DFFE ff_right_mask_8_s0 (
    .Q(ff_right_mask[8]),
    .D(n794_14),
    .CLK(w_video_clk),
    .CE(n1521_3) 
);
  DFFE ff_right_mask_7_s0 (
    .Q(ff_right_mask[7]),
    .D(n794_16),
    .CLK(w_video_clk),
    .CE(n1521_3) 
);
  DFFE ff_right_mask_2_s0 (
    .Q(ff_right_mask[2]),
    .D(n796_6),
    .CLK(w_video_clk),
    .CE(n1521_3) 
);
  DFFE ff_right_mask_1_s0 (
    .Q(ff_right_mask[1]),
    .D(n797_6),
    .CLK(w_video_clk),
    .CE(n1521_3) 
);
  DFFE ff_right_mask_0_s0 (
    .Q(ff_right_mask[0]),
    .D(reg_r27_h_scroll_Z[0]),
    .CLK(w_video_clk),
    .CE(n1521_3) 
);
  DFFRE ff_window_x_s0 (
    .Q(w_window_x),
    .D(n790_4),
    .CLK(w_video_clk),
    .CE(ff_window_x_5),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_8_s0 (
    .Q(w_pre_dot_counter_yp_8),
    .D(n1041_5),
    .CLK(w_video_clk),
    .CE(n1607_3),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_7_s0 (
    .Q(w_pre_dot_counter_yp_7),
    .D(n1042_3),
    .CLK(w_video_clk),
    .CE(n1607_3),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_6_s0 (
    .Q(w_pre_dot_counter_yp_6),
    .D(n1043_3),
    .CLK(w_video_clk),
    .CE(n1607_3),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_5_s0 (
    .Q(w_pre_dot_counter_yp_1[5]),
    .D(n1044_3),
    .CLK(w_video_clk),
    .CE(n1607_3),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_4_s0 (
    .Q(w_pre_dot_counter_yp_1[4]),
    .D(n1045_3),
    .CLK(w_video_clk),
    .CE(n1607_3),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_3_s0 (
    .Q(w_pre_dot_counter_yp_1[3]),
    .D(n1046_3),
    .CLK(w_video_clk),
    .CE(n1607_3),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_2_s0 (
    .Q(w_pre_dot_counter_yp_1[2]),
    .D(n1047_3),
    .CLK(w_video_clk),
    .CE(n1607_3),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_1_s0 (
    .Q(w_pre_dot_counter_yp_1[1]),
    .D(n1048_3),
    .CLK(w_video_clk),
    .CE(n1607_3),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_0_s0 (
    .Q(w_pre_dot_counter_yp_0),
    .D(n1049_5),
    .CLK(w_video_clk),
    .CE(n1607_3),
    .RESET(n36_6) 
);
  DFFRE ff_pre_window_y_s0 (
    .Q(w_prewindow_y),
    .D(n973_3),
    .CLK(w_video_clk),
    .CE(ff_pre_window_y_6),
    .RESET(n36_6) 
);
  DFFRE ff_pre_window_y_sp_s0 (
    .Q(w_prewindow_y_sp),
    .D(w_v_blanking_end),
    .CLK(w_video_clk),
    .CE(ff_pre_window_y_sp_5),
    .RESET(n36_6) 
);
  DFFE \window_y.pre_dot_counter_yp_v_8_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [8]),
    .D(n964_3),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_7_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [7]),
    .D(n965_3),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_6_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [6]),
    .D(n966_5),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_5_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [5]),
    .D(n967_3),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_4_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [4]),
    .D(n968_5),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_3_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [3]),
    .D(n969_3),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_2_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [2]),
    .D(n970_3),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_1_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [1]),
    .D(n971_3),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_0_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [0]),
    .D(n972_4),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFRE ff_h_cnt_10_s0 (
    .Q(w_vdp_hcounter[10]),
    .D(n35_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_field_s1 (
    .Q(ff_field),
    .D(n336_5),
    .CLK(w_video_clk),
    .CE(n1670_10),
    .RESET(n36_6) 
);
defparam ff_field_s1.INIT=1'b0;
  DFF ff_pre_y_cnt_7_s4 (
    .Q(w_pre_dot_counter_y[7]),
    .D(n1123_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_7_s4.INIT=1'b0;
  DFF ff_pre_y_cnt_6_s3 (
    .Q(w_pre_dot_counter_y[6]),
    .D(n1124_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_6_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_5_s3 (
    .Q(w_pre_dot_counter_y[5]),
    .D(n1125_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_5_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_4_s3 (
    .Q(w_pre_dot_counter_y[4]),
    .D(n1126_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_4_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_3_s3 (
    .Q(w_pre_dot_counter_y[3]),
    .D(n1127_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_3_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_2_s3 (
    .Q(w_pre_dot_counter_y[2]),
    .D(n1128_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_2_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_1_s3 (
    .Q(w_pre_dot_counter_y[1]),
    .D(n1129_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_1_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_0_s3 (
    .Q(w_pre_dot_counter_y[0]),
    .D(n1130_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_0_s3.INIT=1'b0;
  ALU n435_s (
    .SUM(n435_2),
    .COUT(n435_3),
    .I0(reg_r18_adj[0]),
    .I1(reg_r27_h_scroll_Z[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n435_s.ALU_MODE=1;
  ALU n434_s (
    .SUM(n434_2),
    .COUT(n434_3),
    .I0(reg_r18_adj[1]),
    .I1(reg_r27_h_scroll_Z[1]),
    .I3(GND),
    .CIN(n435_3) 
);
defparam n434_s.ALU_MODE=1;
  ALU n433_s (
    .SUM(n433_2),
    .COUT(n433_3),
    .I0(reg_r18_adj[2]),
    .I1(reg_r27_h_scroll_Z[2]),
    .I3(GND),
    .CIN(n434_3) 
);
defparam n433_s.ALU_MODE=1;
  ALU n432_s (
    .SUM(n432_2),
    .COUT(n432_3),
    .I0(w_pre_x_cnt_start0_3_10),
    .I1(GND),
    .I3(GND),
    .CIN(n433_3) 
);
defparam n432_s.ALU_MODE=1;
  ALU n1171_s (
    .SUM(n1171_2),
    .COUT(n1171_3),
    .I0(w_pre_dot_counter_yp_0),
    .I1(reg_r23_vstart_line_Z[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1171_s.ALU_MODE=0;
  ALU n1170_s (
    .SUM(n1170_2),
    .COUT(n1170_3),
    .I0(w_pre_dot_counter_yp_1[1]),
    .I1(reg_r23_vstart_line_Z[1]),
    .I3(GND),
    .CIN(n1171_3) 
);
defparam n1170_s.ALU_MODE=0;
  ALU n1169_s (
    .SUM(n1169_2),
    .COUT(n1169_3),
    .I0(w_pre_dot_counter_yp_1[2]),
    .I1(reg_r23_vstart_line_Z[2]),
    .I3(GND),
    .CIN(n1170_3) 
);
defparam n1169_s.ALU_MODE=0;
  ALU n1168_s (
    .SUM(n1168_2),
    .COUT(n1168_3),
    .I0(w_pre_dot_counter_yp_1[3]),
    .I1(reg_r23_vstart_line_Z[3]),
    .I3(GND),
    .CIN(n1169_3) 
);
defparam n1168_s.ALU_MODE=0;
  ALU n1167_s (
    .SUM(n1167_2),
    .COUT(n1167_3),
    .I0(w_pre_dot_counter_yp_1[4]),
    .I1(reg_r23_vstart_line_Z[4]),
    .I3(GND),
    .CIN(n1168_3) 
);
defparam n1167_s.ALU_MODE=0;
  ALU n1166_s (
    .SUM(n1166_2),
    .COUT(n1166_3),
    .I0(w_pre_dot_counter_yp_1[5]),
    .I1(reg_r23_vstart_line_Z[5]),
    .I3(GND),
    .CIN(n1167_3) 
);
defparam n1166_s.ALU_MODE=0;
  ALU n1165_s (
    .SUM(n1165_2),
    .COUT(n1165_3),
    .I0(w_pre_dot_counter_yp_6),
    .I1(reg_r23_vstart_line_Z[6]),
    .I3(GND),
    .CIN(n1166_3) 
);
defparam n1165_s.ALU_MODE=0;
  ALU n1164_s (
    .SUM(n1164_2),
    .COUT(n1164_0_COUT),
    .I0(w_pre_dot_counter_yp_7),
    .I1(reg_r23_vstart_line_Z[7]),
    .I3(GND),
    .CIN(n1165_3) 
);
defparam n1164_s.ALU_MODE=0;
  ALU n944_s (
    .SUM(n944_2),
    .COUT(n944_3),
    .I0(ff_pal_mode),
    .I1(reg_r18_adj[4]),
    .I3(GND),
    .CIN(GND) 
);
defparam n944_s.ALU_MODE=0;
  ALU n943_s (
    .SUM(n943_2),
    .COUT(n943_3),
    .I0(n933_8),
    .I1(reg_r18_adj[5]),
    .I3(GND),
    .CIN(n944_3) 
);
defparam n943_s.ALU_MODE=0;
  ALU n942_s (
    .SUM(n942_2),
    .COUT(n942_3),
    .I0(n932_7),
    .I1(reg_r18_adj[6]),
    .I3(GND),
    .CIN(n943_3) 
);
defparam n942_s.ALU_MODE=0;
  ALU n941_s (
    .SUM(n941_2),
    .COUT(n941_3),
    .I0(n931_8),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n942_3) 
);
defparam n941_s.ALU_MODE=0;
  ALU n940_s (
    .SUM(n940_2),
    .COUT(n940_3),
    .I0(reg_r9_y_dots_Z),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n941_3) 
);
defparam n940_s.ALU_MODE=0;
  ALU n939_s (
    .SUM(n939_2),
    .COUT(n939_3),
    .I0(n929_10),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n940_3) 
);
defparam n939_s.ALU_MODE=0;
  ALU n938_s (
    .SUM(n938_2),
    .COUT(n938_3),
    .I0(VCC),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n939_3) 
);
defparam n938_s.ALU_MODE=0;
  ALU n936_s (
    .SUM(n936_2),
    .COUT(n936_0_COUT),
    .I0(VCC),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n938_3) 
);
defparam n936_s.ALU_MODE=0;
  ALU n847_s0 (
    .SUM(n847_1_SUM),
    .COUT(n847_3),
    .I0(ff_x_cnt[0]),
    .I1(ff_right_mask[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n847_s0.ALU_MODE=3;
  ALU n848_s0 (
    .SUM(n848_1_SUM),
    .COUT(n848_3),
    .I0(ff_x_cnt[1]),
    .I1(ff_right_mask[1]),
    .I3(GND),
    .CIN(n847_3) 
);
defparam n848_s0.ALU_MODE=3;
  ALU n849_s0 (
    .SUM(n849_1_SUM),
    .COUT(n849_3),
    .I0(ff_x_cnt[2]),
    .I1(ff_right_mask[2]),
    .I3(GND),
    .CIN(n848_3) 
);
defparam n849_s0.ALU_MODE=3;
  ALU n850_s0 (
    .SUM(n850_1_SUM),
    .COUT(n850_3),
    .I0(ff_x_cnt[3]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n849_3) 
);
defparam n850_s0.ALU_MODE=3;
  ALU n851_s0 (
    .SUM(n851_1_SUM),
    .COUT(n851_3),
    .I0(ff_x_cnt[4]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n850_3) 
);
defparam n851_s0.ALU_MODE=3;
  ALU n852_s0 (
    .SUM(n852_1_SUM),
    .COUT(n852_3),
    .I0(ff_x_cnt[5]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n851_3) 
);
defparam n852_s0.ALU_MODE=3;
  ALU n853_s0 (
    .SUM(n853_1_SUM),
    .COUT(n853_3),
    .I0(ff_x_cnt[6]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n852_3) 
);
defparam n853_s0.ALU_MODE=3;
  ALU n854_s0 (
    .SUM(n854_1_SUM),
    .COUT(n854_3),
    .I0(ff_x_cnt[7]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n853_3) 
);
defparam n854_s0.ALU_MODE=3;
  ALU n855_s0 (
    .SUM(n855_1_SUM),
    .COUT(n855_3),
    .I0(ff_x_cnt[8]),
    .I1(ff_right_mask[8]),
    .I3(GND),
    .CIN(n854_3) 
);
defparam n855_s0.ALU_MODE=3;
  INV n336_s2 (
    .O(n336_5),
    .I(ff_field) 
);
  INV n45_s4 (
    .O(n45_9),
    .I(w_hcounter[0]) 
);
  INV w_pre_x_cnt_start0_3_s5 (
    .O(w_pre_x_cnt_start0_3_10),
    .I(reg_r18_adj[3]) 
);
  INV n933_s3 (
    .O(n933_8),
    .I(reg_r9_y_dots_Z) 
);
  INV n929_s4 (
    .O(n929_10),
    .I(ff_pal_mode) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ssg */
module vdp_color_decoder (
  w_video_clk,
  n36_6,
  w_sp_color_code_en,
  w_yjk_en,
  reg_r25_yjk_Z,
  n1786_7,
  reg_r8_col0_on_Z,
  w_vdp_mode_is_highres,
  w_window_x,
  w_prewindow_y,
  reg_r1_disp_on_Z,
  n272_9,
  w_logical_vram_addr_nam_11_5,
  w_vdp_enable,
  w_palette_rdata_r,
  w_palette_rdata_g,
  w_palette_rdata_b,
  w_sp_color_code,
  w_color_code_graphic4567,
  w_yjk_r,
  reg_r7_frame_col_Z,
  w_yjk_g,
  w_yjk_b,
  reg_r0_disp_mode,
  w_dot_state,
  w_color_code_text12,
  w_color_code_graphic123m,
  reg_r1_disp_mode,
  n227_7,
  n225_9,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp,
  w_palette_rd_address
)
;
input w_video_clk;
input n36_6;
input w_sp_color_code_en;
input w_yjk_en;
input reg_r25_yjk_Z;
input n1786_7;
input reg_r8_col0_on_Z;
input w_vdp_mode_is_highres;
input w_window_x;
input w_prewindow_y;
input reg_r1_disp_on_Z;
input n272_9;
input w_logical_vram_addr_nam_11_5;
input w_vdp_enable;
input [4:0] w_palette_rdata_r;
input [4:0] w_palette_rdata_g;
input [4:0] w_palette_rdata_b;
input [3:0] w_sp_color_code;
input [7:0] w_color_code_graphic4567;
input [5:0] w_yjk_r;
input [7:0] reg_r7_frame_col_Z;
input [5:0] w_yjk_g;
input [5:0] w_yjk_b;
input [3:1] reg_r0_disp_mode;
input [1:0] w_dot_state;
input [3:0] w_color_code_text12;
input [3:0] w_color_code_graphic123m;
input [1:1] reg_r1_disp_mode;
output n227_7;
output n225_9;
output [5:0] w_video_r_vdp;
output [5:0] w_video_g_vdp;
output [5:0] w_video_b_vdp;
output [3:0] w_palette_rd_address;
wire n73_3;
wire n74_3;
wire n75_3;
wire n76_3;
wire n77_3;
wire n78_3;
wire n79_3;
wire n80_3;
wire n81_3;
wire n82_3;
wire n83_3;
wire n84_3;
wire n85_3;
wire n86_3;
wire n87_3;
wire n88_3;
wire n89_3;
wire n90_3;
wire n227_3;
wire n228_3;
wire n247_3;
wire n248_3;
wire n249_3;
wire n250_3;
wire n251_3;
wire n252_3;
wire n253_3;
wire n254_3;
wire n297_3;
wire n298_3;
wire n299_3;
wire n303_3;
wire n304_3;
wire n305_3;
wire n309_3;
wire n310_3;
wire n311_3;
wire n333_3;
wire ff_yjk_r_5_6;
wire n226_7;
wire n225_7;
wire n73_4;
wire n73_5;
wire n74_4;
wire n75_4;
wire n76_4;
wire n77_4;
wire n78_4;
wire n79_4;
wire n80_4;
wire n81_4;
wire n82_4;
wire n83_4;
wire n84_4;
wire n85_4;
wire n86_4;
wire n87_4;
wire n88_4;
wire n89_4;
wire n90_4;
wire n227_4;
wire n227_5;
wire n227_6;
wire n228_4;
wire n228_5;
wire n228_6;
wire n247_4;
wire n250_4;
wire n254_4;
wire n290_4;
wire n226_8;
wire n226_9;
wire n225_8;
wire n73_6;
wire n227_8;
wire n227_9;
wire n227_10;
wire n227_11;
wire n227_12;
wire n227_13;
wire n228_7;
wire n228_8;
wire n226_10;
wire n226_11;
wire n226_12;
wire n227_14;
wire n227_15;
wire n227_16;
wire n227_17;
wire n228_9;
wire n226_13;
wire n492_5;
wire n300_8;
wire n301_8;
wire n302_8;
wire n306_8;
wire n307_8;
wire n308_8;
wire n312_8;
wire n313_8;
wire n314_8;
wire n290_6;
wire ff_sprite_color_out;
wire ff_yjk_en;
wire [4:0] ff_palette_rdata_r;
wire [4:0] ff_palette_rdata_g;
wire [4:0] ff_palette_rdata_b;
wire [7:0] ff_grp7_color_code;
wire [5:0] ff_yjk_r;
wire [5:0] ff_yjk_g;
wire [5:0] ff_yjk_b;
wire VCC;
wire GND;
  LUT3 n73_s0 (
    .F(n73_3),
    .I0(ff_yjk_r[5]),
    .I1(n73_4),
    .I2(n73_5) 
);
defparam n73_s0.INIT=8'hA3;
  LUT3 n74_s0 (
    .F(n74_3),
    .I0(ff_yjk_r[4]),
    .I1(n74_4),
    .I2(n73_5) 
);
defparam n74_s0.INIT=8'hAC;
  LUT3 n75_s0 (
    .F(n75_3),
    .I0(ff_yjk_r[3]),
    .I1(n75_4),
    .I2(n73_5) 
);
defparam n75_s0.INIT=8'hAC;
  LUT3 n76_s0 (
    .F(n76_3),
    .I0(ff_yjk_r[2]),
    .I1(n76_4),
    .I2(n73_5) 
);
defparam n76_s0.INIT=8'hAC;
  LUT3 n77_s0 (
    .F(n77_3),
    .I0(ff_yjk_r[1]),
    .I1(n77_4),
    .I2(n73_5) 
);
defparam n77_s0.INIT=8'hAC;
  LUT3 n78_s0 (
    .F(n78_3),
    .I0(ff_yjk_r[0]),
    .I1(n78_4),
    .I2(n73_5) 
);
defparam n78_s0.INIT=8'hA3;
  LUT3 n79_s0 (
    .F(n79_3),
    .I0(ff_yjk_g[5]),
    .I1(n79_4),
    .I2(n73_5) 
);
defparam n79_s0.INIT=8'hA3;
  LUT3 n80_s0 (
    .F(n80_3),
    .I0(ff_yjk_g[4]),
    .I1(n80_4),
    .I2(n73_5) 
);
defparam n80_s0.INIT=8'hAC;
  LUT3 n81_s0 (
    .F(n81_3),
    .I0(ff_yjk_g[3]),
    .I1(n81_4),
    .I2(n73_5) 
);
defparam n81_s0.INIT=8'hAC;
  LUT3 n82_s0 (
    .F(n82_3),
    .I0(ff_yjk_g[2]),
    .I1(n82_4),
    .I2(n73_5) 
);
defparam n82_s0.INIT=8'hAC;
  LUT3 n83_s0 (
    .F(n83_3),
    .I0(ff_yjk_g[1]),
    .I1(n83_4),
    .I2(n73_5) 
);
defparam n83_s0.INIT=8'hAC;
  LUT3 n84_s0 (
    .F(n84_3),
    .I0(ff_yjk_g[0]),
    .I1(n84_4),
    .I2(n73_5) 
);
defparam n84_s0.INIT=8'hA3;
  LUT3 n85_s0 (
    .F(n85_3),
    .I0(ff_yjk_b[5]),
    .I1(n85_4),
    .I2(n73_5) 
);
defparam n85_s0.INIT=8'hA3;
  LUT3 n86_s0 (
    .F(n86_3),
    .I0(ff_yjk_b[4]),
    .I1(n86_4),
    .I2(n73_5) 
);
defparam n86_s0.INIT=8'hA3;
  LUT3 n87_s0 (
    .F(n87_3),
    .I0(ff_yjk_b[3]),
    .I1(n87_4),
    .I2(n73_5) 
);
defparam n87_s0.INIT=8'hA3;
  LUT3 n88_s0 (
    .F(n88_3),
    .I0(ff_yjk_b[2]),
    .I1(n88_4),
    .I2(n73_5) 
);
defparam n88_s0.INIT=8'hA3;
  LUT3 n89_s0 (
    .F(n89_3),
    .I0(ff_yjk_b[1]),
    .I1(n89_4),
    .I2(n73_5) 
);
defparam n89_s0.INIT=8'hA3;
  LUT3 n90_s0 (
    .F(n90_3),
    .I0(ff_yjk_b[0]),
    .I1(n90_4),
    .I2(n73_5) 
);
defparam n90_s0.INIT=8'hA3;
  LUT4 n227_s0 (
    .F(n227_3),
    .I0(n227_4),
    .I1(n227_5),
    .I2(n227_6),
    .I3(n227_7) 
);
defparam n227_s0.INIT=16'hEE0F;
  LUT4 n228_s0 (
    .F(n228_3),
    .I0(n228_4),
    .I1(n228_5),
    .I2(n228_6),
    .I3(n227_7) 
);
defparam n228_s0.INIT=16'hEE0F;
  LUT4 n247_s0 (
    .F(n247_3),
    .I0(n247_4),
    .I1(w_sp_color_code[3]),
    .I2(w_color_code_graphic4567[7]),
    .I3(w_sp_color_code_en) 
);
defparam n247_s0.INIT=16'h44F0;
  LUT3 n248_s0 (
    .F(n248_3),
    .I0(w_color_code_graphic4567[6]),
    .I1(w_sp_color_code[2]),
    .I2(w_sp_color_code_en) 
);
defparam n248_s0.INIT=8'hCA;
  LUT3 n249_s0 (
    .F(n249_3),
    .I0(w_color_code_graphic4567[5]),
    .I1(w_sp_color_code[2]),
    .I2(w_sp_color_code_en) 
);
defparam n249_s0.INIT=8'hCA;
  LUT4 n250_s0 (
    .F(n250_3),
    .I0(n250_4),
    .I1(w_sp_color_code[3]),
    .I2(w_color_code_graphic4567[4]),
    .I3(w_sp_color_code_en) 
);
defparam n250_s0.INIT=16'h44F0;
  LUT3 n251_s0 (
    .F(n251_3),
    .I0(n250_4),
    .I1(w_color_code_graphic4567[3]),
    .I2(w_sp_color_code_en) 
);
defparam n251_s0.INIT=8'h5C;
  LUT3 n252_s0 (
    .F(n252_3),
    .I0(n250_4),
    .I1(w_color_code_graphic4567[2]),
    .I2(w_sp_color_code_en) 
);
defparam n252_s0.INIT=8'h5C;
  LUT4 n253_s0 (
    .F(n253_3),
    .I0(w_sp_color_code[3]),
    .I1(w_sp_color_code[0]),
    .I2(w_color_code_graphic4567[1]),
    .I3(w_sp_color_code_en) 
);
defparam n253_s0.INIT=16'h88F0;
  LUT4 n254_s0 (
    .F(n254_3),
    .I0(n254_4),
    .I1(w_sp_color_code[0]),
    .I2(w_color_code_graphic4567[0]),
    .I3(w_sp_color_code_en) 
);
defparam n254_s0.INIT=16'hEEF0;
  LUT3 n297_s0 (
    .F(n297_3),
    .I0(w_yjk_r[5]),
    .I1(reg_r7_frame_col_Z[4]),
    .I2(n290_4) 
);
defparam n297_s0.INIT=8'hAC;
  LUT3 n298_s0 (
    .F(n298_3),
    .I0(w_yjk_r[4]),
    .I1(reg_r7_frame_col_Z[3]),
    .I2(n290_4) 
);
defparam n298_s0.INIT=8'hAC;
  LUT3 n299_s0 (
    .F(n299_3),
    .I0(w_yjk_r[3]),
    .I1(reg_r7_frame_col_Z[2]),
    .I2(n290_4) 
);
defparam n299_s0.INIT=8'hAC;
  LUT3 n303_s0 (
    .F(n303_3),
    .I0(w_yjk_g[5]),
    .I1(reg_r7_frame_col_Z[7]),
    .I2(n290_4) 
);
defparam n303_s0.INIT=8'hAC;
  LUT3 n304_s0 (
    .F(n304_3),
    .I0(w_yjk_g[4]),
    .I1(reg_r7_frame_col_Z[6]),
    .I2(n290_4) 
);
defparam n304_s0.INIT=8'hAC;
  LUT3 n305_s0 (
    .F(n305_3),
    .I0(w_yjk_g[3]),
    .I1(reg_r7_frame_col_Z[5]),
    .I2(n290_4) 
);
defparam n305_s0.INIT=8'hAC;
  LUT3 n309_s0 (
    .F(n309_3),
    .I0(w_yjk_b[5]),
    .I1(reg_r7_frame_col_Z[1]),
    .I2(n290_4) 
);
defparam n309_s0.INIT=8'hAC;
  LUT3 n310_s0 (
    .F(n310_3),
    .I0(w_yjk_b[4]),
    .I1(reg_r7_frame_col_Z[0]),
    .I2(n290_4) 
);
defparam n310_s0.INIT=8'hAC;
  LUT3 n311_s0 (
    .F(n311_3),
    .I0(w_yjk_b[3]),
    .I1(reg_r7_frame_col_Z[1]),
    .I2(n290_4) 
);
defparam n311_s0.INIT=8'hAC;
  LUT3 n333_s0 (
    .F(n333_3),
    .I0(w_yjk_en),
    .I1(reg_r25_yjk_Z),
    .I2(n290_4) 
);
defparam n333_s0.INIT=8'hA3;
  LUT3 ff_yjk_r_5_s2 (
    .F(ff_yjk_r_5_6),
    .I0(n290_4),
    .I1(reg_r25_yjk_Z),
    .I2(n492_5) 
);
defparam ff_yjk_r_5_s2.INIT=8'hB0;
  LUT4 n226_s2 (
    .F(n226_7),
    .I0(n226_8),
    .I1(reg_r7_frame_col_Z[2]),
    .I2(n227_7),
    .I3(n226_9) 
);
defparam n226_s2.INIT=16'h0C0A;
  LUT4 n225_s2 (
    .F(n225_7),
    .I0(reg_r7_frame_col_Z[3]),
    .I1(n225_8),
    .I2(n227_7),
    .I3(n226_9) 
);
defparam n225_s2.INIT=16'h0A0C;
  LUT3 n73_s1 (
    .F(n73_4),
    .I0(ff_palette_rdata_r[4]),
    .I1(ff_grp7_color_code[4]),
    .I2(n73_6) 
);
defparam n73_s1.INIT=8'h35;
  LUT4 n73_s2 (
    .F(n73_5),
    .I0(ff_sprite_color_out),
    .I1(ff_yjk_en),
    .I2(reg_r0_disp_mode[3]),
    .I3(n1786_7) 
);
defparam n73_s2.INIT=16'h4000;
  LUT3 n74_s1 (
    .F(n74_4),
    .I0(ff_palette_rdata_r[3]),
    .I1(ff_grp7_color_code[3]),
    .I2(n73_6) 
);
defparam n74_s1.INIT=8'hCA;
  LUT3 n75_s1 (
    .F(n75_4),
    .I0(ff_palette_rdata_r[2]),
    .I1(ff_grp7_color_code[2]),
    .I2(n73_6) 
);
defparam n75_s1.INIT=8'hCA;
  LUT3 n76_s1 (
    .F(n76_4),
    .I0(ff_palette_rdata_r[1]),
    .I1(ff_grp7_color_code[4]),
    .I2(n73_6) 
);
defparam n76_s1.INIT=8'hCA;
  LUT3 n77_s1 (
    .F(n77_4),
    .I0(ff_palette_rdata_r[0]),
    .I1(ff_grp7_color_code[3]),
    .I2(n73_6) 
);
defparam n77_s1.INIT=8'hCA;
  LUT3 n78_s1 (
    .F(n78_4),
    .I0(ff_grp7_color_code[2]),
    .I1(ff_palette_rdata_r[4]),
    .I2(n73_6) 
);
defparam n78_s1.INIT=8'h53;
  LUT3 n79_s1 (
    .F(n79_4),
    .I0(ff_palette_rdata_g[4]),
    .I1(ff_grp7_color_code[7]),
    .I2(n73_6) 
);
defparam n79_s1.INIT=8'h35;
  LUT3 n80_s1 (
    .F(n80_4),
    .I0(ff_palette_rdata_g[3]),
    .I1(ff_grp7_color_code[6]),
    .I2(n73_6) 
);
defparam n80_s1.INIT=8'hCA;
  LUT3 n81_s1 (
    .F(n81_4),
    .I0(ff_palette_rdata_g[2]),
    .I1(ff_grp7_color_code[5]),
    .I2(n73_6) 
);
defparam n81_s1.INIT=8'hCA;
  LUT3 n82_s1 (
    .F(n82_4),
    .I0(ff_palette_rdata_g[1]),
    .I1(ff_grp7_color_code[7]),
    .I2(n73_6) 
);
defparam n82_s1.INIT=8'hCA;
  LUT3 n83_s1 (
    .F(n83_4),
    .I0(ff_palette_rdata_g[0]),
    .I1(ff_grp7_color_code[6]),
    .I2(n73_6) 
);
defparam n83_s1.INIT=8'hCA;
  LUT3 n84_s1 (
    .F(n84_4),
    .I0(ff_grp7_color_code[5]),
    .I1(ff_palette_rdata_g[4]),
    .I2(n73_6) 
);
defparam n84_s1.INIT=8'h53;
  LUT3 n85_s1 (
    .F(n85_4),
    .I0(ff_palette_rdata_b[4]),
    .I1(ff_grp7_color_code[1]),
    .I2(n73_6) 
);
defparam n85_s1.INIT=8'h35;
  LUT3 n86_s1 (
    .F(n86_4),
    .I0(ff_palette_rdata_b[3]),
    .I1(ff_grp7_color_code[0]),
    .I2(n73_6) 
);
defparam n86_s1.INIT=8'h35;
  LUT3 n87_s1 (
    .F(n87_4),
    .I0(ff_palette_rdata_b[2]),
    .I1(ff_grp7_color_code[1]),
    .I2(n73_6) 
);
defparam n87_s1.INIT=8'h35;
  LUT3 n88_s1 (
    .F(n88_4),
    .I0(ff_palette_rdata_b[1]),
    .I1(ff_grp7_color_code[0]),
    .I2(n73_6) 
);
defparam n88_s1.INIT=8'h35;
  LUT3 n89_s1 (
    .F(n89_4),
    .I0(ff_palette_rdata_b[0]),
    .I1(ff_grp7_color_code[1]),
    .I2(n73_6) 
);
defparam n89_s1.INIT=8'h35;
  LUT3 n90_s1 (
    .F(n90_4),
    .I0(ff_grp7_color_code[0]),
    .I1(ff_palette_rdata_b[4]),
    .I2(n73_6) 
);
defparam n90_s1.INIT=8'h53;
  LUT4 n227_s1 (
    .F(n227_4),
    .I0(n227_8),
    .I1(n227_9),
    .I2(w_dot_state[1]),
    .I3(n290_4) 
);
defparam n227_s1.INIT=16'h3500;
  LUT4 n227_s2 (
    .F(n227_5),
    .I0(n290_4),
    .I1(reg_r8_col0_on_Z),
    .I2(n227_10),
    .I3(n228_4) 
);
defparam n227_s2.INIT=16'h0070;
  LUT4 n227_s3 (
    .F(n227_6),
    .I0(n227_11),
    .I1(n227_12),
    .I2(reg_r7_frame_col_Z[1]),
    .I3(n227_13) 
);
defparam n227_s3.INIT=16'h00EF;
  LUT2 n227_s4 (
    .F(n227_7),
    .I0(reg_r0_disp_mode[1]),
    .I1(w_vdp_mode_is_highres) 
);
defparam n227_s4.INIT=4'h4;
  LUT4 n228_s1 (
    .F(n228_4),
    .I0(n228_7),
    .I1(n226_8),
    .I2(w_dot_state[1]),
    .I3(n290_4) 
);
defparam n228_s1.INIT=16'hC500;
  LUT4 n228_s2 (
    .F(n228_5),
    .I0(n290_4),
    .I1(reg_r8_col0_on_Z),
    .I2(n228_8),
    .I3(n227_4) 
);
defparam n228_s2.INIT=16'h0070;
  LUT4 n228_s3 (
    .F(n228_6),
    .I0(n227_11),
    .I1(n227_13),
    .I2(reg_r7_frame_col_Z[0]),
    .I3(n227_12) 
);
defparam n228_s3.INIT=16'h00EF;
  LUT3 n247_s1 (
    .F(n247_4),
    .I0(w_sp_color_code[0]),
    .I1(w_sp_color_code[1]),
    .I2(w_sp_color_code[2]) 
);
defparam n247_s1.INIT=8'h0E;
  LUT4 n250_s1 (
    .F(n250_4),
    .I0(w_sp_color_code[2]),
    .I1(w_sp_color_code[0]),
    .I2(w_sp_color_code[3]),
    .I3(w_sp_color_code[1]) 
);
defparam n250_s1.INIT=16'h00EF;
  LUT3 n254_s1 (
    .F(n254_4),
    .I0(w_sp_color_code[2]),
    .I1(w_sp_color_code[1]),
    .I2(w_sp_color_code[3]) 
);
defparam n254_s1.INIT=8'h10;
  LUT3 n290_s1 (
    .F(n290_4),
    .I0(w_window_x),
    .I1(w_prewindow_y),
    .I2(reg_r1_disp_on_Z) 
);
defparam n290_s1.INIT=8'h80;
  LUT4 n226_s3 (
    .F(n226_8),
    .I0(w_sp_color_code_en),
    .I1(n226_10),
    .I2(n226_11),
    .I3(n226_12) 
);
defparam n226_s3.INIT=16'h001F;
  LUT3 n226_s4 (
    .F(n226_9),
    .I0(n227_11),
    .I1(n227_12),
    .I2(n227_13) 
);
defparam n226_s4.INIT=8'h01;
  LUT3 n225_s3 (
    .F(n225_8),
    .I0(n227_9),
    .I1(w_color_code_text12[3]),
    .I2(n225_9) 
);
defparam n225_s3.INIT=8'hC5;
  LUT3 n73_s3 (
    .F(n73_6),
    .I0(reg_r25_yjk_Z),
    .I1(reg_r0_disp_mode[3]),
    .I2(n1786_7) 
);
defparam n73_s3.INIT=8'h40;
  LUT3 n227_s5 (
    .F(n227_8),
    .I0(w_sp_color_code[1]),
    .I1(n227_14),
    .I2(w_sp_color_code_en) 
);
defparam n227_s5.INIT=8'h5C;
  LUT3 n227_s6 (
    .F(n227_9),
    .I0(w_sp_color_code[3]),
    .I1(w_sp_color_code_en),
    .I2(n227_15) 
);
defparam n227_s6.INIT=8'h47;
  LUT3 n227_s7 (
    .F(n227_10),
    .I0(reg_r7_frame_col_Z[1]),
    .I1(reg_r7_frame_col_Z[3]),
    .I2(w_dot_state[1]) 
);
defparam n227_s7.INIT=8'hCA;
  LUT4 n227_s8 (
    .F(n227_11),
    .I0(n226_8),
    .I1(n227_16),
    .I2(n227_17),
    .I3(n290_4) 
);
defparam n227_s8.INIT=16'hEF00;
  LUT4 n227_s9 (
    .F(n227_12),
    .I0(n228_7),
    .I1(w_color_code_text12[0]),
    .I2(n225_9),
    .I3(n290_4) 
);
defparam n227_s9.INIT=16'hC500;
  LUT4 n227_s10 (
    .F(n227_13),
    .I0(n227_8),
    .I1(w_color_code_text12[1]),
    .I2(n225_9),
    .I3(n290_4) 
);
defparam n227_s10.INIT=16'hC500;
  LUT3 n228_s4 (
    .F(n228_7),
    .I0(w_sp_color_code[0]),
    .I1(n228_9),
    .I2(w_sp_color_code_en) 
);
defparam n228_s4.INIT=8'h5C;
  LUT3 n228_s5 (
    .F(n228_8),
    .I0(reg_r7_frame_col_Z[0]),
    .I1(reg_r7_frame_col_Z[2]),
    .I2(w_dot_state[1]) 
);
defparam n228_s5.INIT=8'hCA;
  LUT4 n226_s5 (
    .F(n226_10),
    .I0(w_color_code_graphic123m[2]),
    .I1(w_color_code_graphic4567[2]),
    .I2(reg_r1_disp_mode[1]),
    .I3(n272_9) 
);
defparam n226_s5.INIT=16'h3533;
  LUT4 n226_s6 (
    .F(n226_11),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[2]),
    .I2(w_logical_vram_addr_nam_11_5),
    .I3(n226_13) 
);
defparam n226_s6.INIT=16'h008F;
  LUT4 n226_s7 (
    .F(n226_12),
    .I0(reg_r0_disp_mode[2]),
    .I1(reg_r0_disp_mode[1]),
    .I2(w_color_code_text12[2]),
    .I3(w_logical_vram_addr_nam_11_5) 
);
defparam n226_s7.INIT=16'h0700;
  LUT3 n225_s4 (
    .F(n225_9),
    .I0(reg_r0_disp_mode[2]),
    .I1(reg_r0_disp_mode[1]),
    .I2(w_logical_vram_addr_nam_11_5) 
);
defparam n225_s4.INIT=8'h70;
  LUT4 n227_s11 (
    .F(n227_14),
    .I0(w_color_code_graphic123m[1]),
    .I1(w_color_code_graphic4567[1]),
    .I2(reg_r1_disp_mode[1]),
    .I3(n272_9) 
);
defparam n227_s11.INIT=16'h3533;
  LUT4 n227_s12 (
    .F(n227_15),
    .I0(w_color_code_graphic123m[3]),
    .I1(w_color_code_graphic4567[3]),
    .I2(reg_r1_disp_mode[1]),
    .I3(n272_9) 
);
defparam n227_s12.INIT=16'hCACC;
  LUT4 n227_s13 (
    .F(n227_16),
    .I0(w_sp_color_code[3]),
    .I1(n227_15),
    .I2(n225_9),
    .I3(w_sp_color_code_en) 
);
defparam n227_s13.INIT=16'h0A0C;
  LUT3 n227_s14 (
    .F(n227_17),
    .I0(n225_9),
    .I1(w_color_code_text12[3]),
    .I2(reg_r8_col0_on_Z) 
);
defparam n227_s14.INIT=8'h07;
  LUT4 n228_s6 (
    .F(n228_9),
    .I0(w_color_code_graphic123m[0]),
    .I1(w_color_code_graphic4567[0]),
    .I2(reg_r1_disp_mode[1]),
    .I3(n272_9) 
);
defparam n228_s6.INIT=16'h3533;
  LUT2 n226_s8 (
    .F(n226_13),
    .I0(w_sp_color_code_en),
    .I1(w_sp_color_code[2]) 
);
defparam n226_s8.INIT=4'h8;
  LUT3 n492_s1 (
    .F(n492_5),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(w_vdp_enable) 
);
defparam n492_s1.INIT=8'h90;
  LUT4 n300_s2 (
    .F(n300_8),
    .I0(w_yjk_r[2]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n300_s2.INIT=16'h8000;
  LUT4 n301_s2 (
    .F(n301_8),
    .I0(w_yjk_r[1]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n301_s2.INIT=16'h8000;
  LUT4 n302_s2 (
    .F(n302_8),
    .I0(w_yjk_r[0]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n302_s2.INIT=16'h8000;
  LUT4 n306_s2 (
    .F(n306_8),
    .I0(w_yjk_g[2]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n306_s2.INIT=16'h8000;
  LUT4 n307_s2 (
    .F(n307_8),
    .I0(w_yjk_g[1]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n307_s2.INIT=16'h8000;
  LUT4 n308_s2 (
    .F(n308_8),
    .I0(w_yjk_g[0]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n308_s2.INIT=16'h8000;
  LUT4 n312_s2 (
    .F(n312_8),
    .I0(w_yjk_b[2]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n312_s2.INIT=16'h8000;
  LUT4 n313_s2 (
    .F(n313_8),
    .I0(w_yjk_b[1]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n313_s2.INIT=16'h8000;
  LUT4 n314_s2 (
    .F(n314_8),
    .I0(w_yjk_b[0]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n314_s2.INIT=16'h8000;
  LUT4 n290_s2 (
    .F(n290_6),
    .I0(w_sp_color_code_en),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n290_s2.INIT=16'h8000;
  DFF ff_palette_rdata_r_3_s0 (
    .Q(ff_palette_rdata_r[3]),
    .D(w_palette_rdata_r[3]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_r_2_s0 (
    .Q(ff_palette_rdata_r[2]),
    .D(w_palette_rdata_r[2]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_r_1_s0 (
    .Q(ff_palette_rdata_r[1]),
    .D(w_palette_rdata_r[1]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_r_0_s0 (
    .Q(ff_palette_rdata_r[0]),
    .D(w_palette_rdata_r[0]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_g_4_s0 (
    .Q(ff_palette_rdata_g[4]),
    .D(w_palette_rdata_g[4]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_g_3_s0 (
    .Q(ff_palette_rdata_g[3]),
    .D(w_palette_rdata_g[3]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_g_2_s0 (
    .Q(ff_palette_rdata_g[2]),
    .D(w_palette_rdata_g[2]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_g_1_s0 (
    .Q(ff_palette_rdata_g[1]),
    .D(w_palette_rdata_g[1]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_g_0_s0 (
    .Q(ff_palette_rdata_g[0]),
    .D(w_palette_rdata_g[0]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_b_4_s0 (
    .Q(ff_palette_rdata_b[4]),
    .D(w_palette_rdata_b[4]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_b_3_s0 (
    .Q(ff_palette_rdata_b[3]),
    .D(w_palette_rdata_b[3]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_b_2_s0 (
    .Q(ff_palette_rdata_b[2]),
    .D(w_palette_rdata_b[2]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_b_1_s0 (
    .Q(ff_palette_rdata_b[1]),
    .D(w_palette_rdata_b[1]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_b_0_s0 (
    .Q(ff_palette_rdata_b[0]),
    .D(w_palette_rdata_b[0]),
    .CLK(w_video_clk) 
);
  DFFRE ff_video_r_5_s0 (
    .Q(w_video_r_vdp[5]),
    .D(n73_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_r_4_s0 (
    .Q(w_video_r_vdp[4]),
    .D(n74_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_r_3_s0 (
    .Q(w_video_r_vdp[3]),
    .D(n75_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_r_2_s0 (
    .Q(w_video_r_vdp[2]),
    .D(n76_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_r_1_s0 (
    .Q(w_video_r_vdp[1]),
    .D(n77_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_r_0_s0 (
    .Q(w_video_r_vdp[0]),
    .D(n78_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_g_5_s0 (
    .Q(w_video_g_vdp[5]),
    .D(n79_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_g_4_s0 (
    .Q(w_video_g_vdp[4]),
    .D(n80_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_g_3_s0 (
    .Q(w_video_g_vdp[3]),
    .D(n81_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_g_2_s0 (
    .Q(w_video_g_vdp[2]),
    .D(n82_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_g_1_s0 (
    .Q(w_video_g_vdp[1]),
    .D(n83_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_g_0_s0 (
    .Q(w_video_g_vdp[0]),
    .D(n84_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_b_5_s0 (
    .Q(w_video_b_vdp[5]),
    .D(n85_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_b_4_s0 (
    .Q(w_video_b_vdp[4]),
    .D(n86_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_b_3_s0 (
    .Q(w_video_b_vdp[3]),
    .D(n87_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_b_2_s0 (
    .Q(w_video_b_vdp[2]),
    .D(n88_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_b_1_s0 (
    .Q(w_video_b_vdp[1]),
    .D(n89_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_b_0_s0 (
    .Q(w_video_b_vdp[0]),
    .D(n90_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_3_s0 (
    .Q(w_palette_rd_address[3]),
    .D(n225_7),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_2_s0 (
    .Q(w_palette_rd_address[2]),
    .D(n226_7),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_1_s0 (
    .Q(w_palette_rd_address[1]),
    .D(n227_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_0_s0 (
    .Q(w_palette_rd_address[0]),
    .D(n228_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_7_s0 (
    .Q(ff_grp7_color_code[7]),
    .D(n247_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_6_s0 (
    .Q(ff_grp7_color_code[6]),
    .D(n248_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_5_s0 (
    .Q(ff_grp7_color_code[5]),
    .D(n249_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_4_s0 (
    .Q(ff_grp7_color_code[4]),
    .D(n250_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_3_s0 (
    .Q(ff_grp7_color_code[3]),
    .D(n251_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_2_s0 (
    .Q(ff_grp7_color_code[2]),
    .D(n252_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_1_s0 (
    .Q(ff_grp7_color_code[1]),
    .D(n253_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_0_s0 (
    .Q(ff_grp7_color_code[0]),
    .D(n254_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_sprite_color_out_s0 (
    .Q(ff_sprite_color_out),
    .D(n290_6),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_r_5_s0 (
    .Q(ff_yjk_r[5]),
    .D(n297_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_r_4_s0 (
    .Q(ff_yjk_r[4]),
    .D(n298_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_r_3_s0 (
    .Q(ff_yjk_r[3]),
    .D(n299_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_r_2_s0 (
    .Q(ff_yjk_r[2]),
    .D(n300_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_r_1_s0 (
    .Q(ff_yjk_r[1]),
    .D(n301_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_r_0_s0 (
    .Q(ff_yjk_r[0]),
    .D(n302_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_g_5_s0 (
    .Q(ff_yjk_g[5]),
    .D(n303_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_g_4_s0 (
    .Q(ff_yjk_g[4]),
    .D(n304_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_g_3_s0 (
    .Q(ff_yjk_g[3]),
    .D(n305_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_g_2_s0 (
    .Q(ff_yjk_g[2]),
    .D(n306_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_g_1_s0 (
    .Q(ff_yjk_g[1]),
    .D(n307_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_g_0_s0 (
    .Q(ff_yjk_g[0]),
    .D(n308_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_b_5_s0 (
    .Q(ff_yjk_b[5]),
    .D(n309_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_b_4_s0 (
    .Q(ff_yjk_b[4]),
    .D(n310_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_b_3_s0 (
    .Q(ff_yjk_b[3]),
    .D(n311_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_b_2_s0 (
    .Q(ff_yjk_b[2]),
    .D(n312_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_b_1_s0 (
    .Q(ff_yjk_b[1]),
    .D(n313_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_b_0_s0 (
    .Q(ff_yjk_b[0]),
    .D(n314_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_en_s0 (
    .Q(ff_yjk_en),
    .D(n333_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFF ff_palette_rdata_r_4_s0 (
    .Q(ff_palette_rdata_r[4]),
    .D(w_palette_rdata_r[4]),
    .CLK(w_video_clk) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_decoder */
module vdp_text12 (
  w_video_clk,
  n36_6,
  reg_r1_bl_clks_Z,
  ff_pattern_generator_7_9,
  w_vdp_enable,
  n520_4,
  n973_6,
  ff_predraw_local_plane_num_2_9,
  n969_5,
  n494_25,
  slot_reset_n_d,
  w_vram_data_Z,
  reg_r7_frame_col_Z,
  reg_r12_blink_mode_Z,
  reg_r2_pattern_name_Z_0,
  reg_r2_pattern_name_Z_1,
  reg_r2_pattern_name_Z_2,
  reg_r2_pattern_name_Z_3,
  reg_r2_pattern_name_Z_6,
  reg_r0_disp_mode,
  w_pre_dot_counter_x,
  w_dot_state,
  reg_r4_pattern_generator_Z_0,
  reg_r4_pattern_generator_Z_1,
  reg_r4_pattern_generator_Z_2,
  reg_r4_pattern_generator_Z_5,
  w_pre_dot_counter_y,
  reg_r10r3_color_Z_3,
  reg_r10r3_color_Z_4,
  reg_r10r3_color_Z_5,
  reg_r10r3_color_Z_6,
  reg_r10r3_color_Z_7,
  reg_r10r3_color_Z_10,
  w_pre_dot_counter_yp,
  reg_r1_disp_mode,
  reg_r13_blink_period_Z,
  ff_tx_vram_read_en,
  ff_tx_vram_read_en2,
  n1017_4,
  w_logical_vram_addr_nam_11_5,
  n100_6,
  n100_8,
  n1011_7,
  n1018_6,
  w_vram_address_text12_0,
  w_vram_address_text12_1,
  w_vram_address_text12_2,
  w_vram_address_text12_3,
  w_vram_address_text12_4,
  w_vram_address_text12_5,
  w_vram_address_text12_6,
  w_vram_address_text12_7,
  w_vram_address_text12_8,
  w_vram_address_text12_9,
  w_vram_address_text12_10,
  w_vram_address_text12_11,
  w_vram_address_text12_12,
  w_vram_address_text12_13,
  w_vram_address_text12_16,
  w_color_code_text12
)
;
input w_video_clk;
input n36_6;
input reg_r1_bl_clks_Z;
input ff_pattern_generator_7_9;
input w_vdp_enable;
input n520_4;
input n973_6;
input ff_predraw_local_plane_num_2_9;
input n969_5;
input n494_25;
input slot_reset_n_d;
input [7:0] w_vram_data_Z;
input [7:0] reg_r7_frame_col_Z;
input [7:0] reg_r12_blink_mode_Z;
input reg_r2_pattern_name_Z_0;
input reg_r2_pattern_name_Z_1;
input reg_r2_pattern_name_Z_2;
input reg_r2_pattern_name_Z_3;
input reg_r2_pattern_name_Z_6;
input [3:1] reg_r0_disp_mode;
input [8:0] w_pre_dot_counter_x;
input [1:0] w_dot_state;
input reg_r4_pattern_generator_Z_0;
input reg_r4_pattern_generator_Z_1;
input reg_r4_pattern_generator_Z_2;
input reg_r4_pattern_generator_Z_5;
input [2:0] w_pre_dot_counter_y;
input reg_r10r3_color_Z_3;
input reg_r10r3_color_Z_4;
input reg_r10r3_color_Z_5;
input reg_r10r3_color_Z_6;
input reg_r10r3_color_Z_7;
input reg_r10r3_color_Z_10;
input [8:6] w_pre_dot_counter_yp;
input [1:0] reg_r1_disp_mode;
input [7:0] reg_r13_blink_period_Z;
output ff_tx_vram_read_en;
output ff_tx_vram_read_en2;
output n1017_4;
output w_logical_vram_addr_nam_11_5;
output n100_6;
output n100_8;
output n1011_7;
output n1018_6;
output w_vram_address_text12_0;
output w_vram_address_text12_1;
output w_vram_address_text12_2;
output w_vram_address_text12_3;
output w_vram_address_text12_4;
output w_vram_address_text12_5;
output w_vram_address_text12_6;
output w_vram_address_text12_7;
output w_vram_address_text12_8;
output w_vram_address_text12_9;
output w_vram_address_text12_10;
output w_vram_address_text12_11;
output w_vram_address_text12_12;
output w_vram_address_text12_13;
output w_vram_address_text12_16;
output [3:0] w_color_code_text12;
wire w_tx_color_7_2;
wire w_tx_color_6_2;
wire w_tx_color_5_2;
wire w_tx_color_4_2;
wire n86_2;
wire n87_2;
wire n88_2;
wire n89_2;
wire n1011_3;
wire n74_3;
wire n83_3;
wire n967_3;
wire n166_4;
wire n682_3;
wire n683_3;
wire n684_3;
wire n685_3;
wire n686_3;
wire n687_3;
wire n688_3;
wire n236_24;
wire n239_19;
wire n240_19;
wire n243_19;
wire n244_19;
wire n245_19;
wire n246_19;
wire n247_19;
wire n248_19;
wire n249_19;
wire n250_19;
wire n251_19;
wire n252_19;
wire n708_11;
wire n709_10;
wire n710_10;
wire n711_10;
wire n712_10;
wire n713_10;
wire n714_10;
wire n500_4;
wire n733_4;
wire ff_dot_counter24_3_6;
wire ff_tx_prewindow_x_6;
wire ff_tx_window_x_6;
wire ff_pattern_num_7_6;
wire ff_tx_char_counter_start_of_line_11_6;
wire ff_prepattern_7_7;
wire ff_blink_period_cnt_3_6;
wire ff_tx_vram_read_en_6;
wire ff_tx_vram_read_en2_6;
wire ff_pattern_7_6;
wire ff_tx_char_counter_x_6_8;
wire ff_ramadr_16_7;
wire n111_7;
wire n849_7;
wire n848_7;
wire n847_7;
wire n409_14;
wire n408_14;
wire n407_14;
wire n406_14;
wire n405_14;
wire n404_14;
wire n403_14;
wire n818_7;
wire n817_7;
wire n816_7;
wire n800_6;
wire n689_6;
wire n119_7;
wire n118_7;
wire n241_22;
wire n242_22;
wire n1011_4;
wire n74_4;
wire n166_5;
wire n682_4;
wire n1016_4;
wire n236_26;
wire n708_12;
wire n500_5;
wire n500_6;
wire ff_tx_prewindow_x_7;
wire ff_tx_char_counter_start_of_line_11_8;
wire ff_blink_period_cnt_3_7;
wire ff_tx_vram_read_en_7;
wire ff_tx_vram_read_en2_8;
wire ff_pattern_7_7;
wire ff_tx_char_counter_x_6_9;
wire n847_8;
wire n406_15;
wire n405_15;
wire n403_15;
wire n800_7;
wire n800_8;
wire n241_25;
wire n1016_5;
wire n1016_6;
wire ff_tx_prewindow_x_8;
wire n1016_7;
wire n1016_8;
wire n1016_9;
wire n1016_10;
wire ff_ramadr_16_10;
wire ff_tx_vram_read_en2_10;
wire ff_prepattern_7_10;
wire n100_10;
wire ff_tx_char_counter_start_of_line_11_11;
wire ff_tx_char_counter_start_of_line_11_13;
wire n100_12;
wire n850_9;
wire n1016_12;
wire n715_15;
wire ff_is_foreground_9;
wire n252_22;
wire n251_22;
wire n250_22;
wire n249_22;
wire n248_22;
wire n247_22;
wire n246_22;
wire n245_22;
wire n244_22;
wire n243_22;
wire n240_22;
wire n239_22;
wire n236_28;
wire n242_25;
wire n112_9;
wire n120_10;
wire n361_9;
wire n360_9;
wire n359_9;
wire n358_9;
wire n357_9;
wire n356_9;
wire n355_9;
wire n354_9;
wire n353_9;
wire n352_9;
wire n351_9;
wire n350_9;
wire ff_tx_prewindow_x;
wire ff_tx_window_x;
wire ff_is_foreground;
wire ff_blink_state;
wire w_tx_char_counter_0_2;
wire w_tx_char_counter_1_2;
wire w_tx_char_counter_2_2;
wire w_tx_char_counter_3_2;
wire w_tx_char_counter_4_2;
wire w_tx_char_counter_5_2;
wire w_tx_char_counter_6_2;
wire w_tx_char_counter_7_2;
wire w_tx_char_counter_8_2;
wire w_tx_char_counter_9_2;
wire w_tx_char_counter_10_2;
wire w_tx_char_counter_11_0_COUT;
wire n241_20;
wire n242_20;
wire n819_9;
wire n446_13;
wire [11:10] w_logical_vram_addr_nam;
wire [4:0] ff_dot_counter24;
wire [7:0] ff_pattern_num;
wire [6:0] ff_tx_char_counter_x;
wire [7:0] ff_preblink;
wire [11:0] ff_tx_char_counter_start_of_line;
wire [7:0] ff_prepattern;
wire [7:0] ff_pattern;
wire [7:0] ff_blink;
wire [3:0] ff_blink_clk_cnt;
wire [3:0] ff_blink_period_cnt;
wire [11:0] w_tx_char_counter;
wire VCC;
wire GND;
  LUT3 w_color_code_text12_3_s1 (
    .F(w_tx_color_7_2),
    .I0(reg_r7_frame_col_Z[7]),
    .I1(reg_r12_blink_mode_Z[7]),
    .I2(n74_3) 
);
defparam w_color_code_text12_3_s1.INIT=8'hCA;
  LUT3 w_color_code_text12_2_s1 (
    .F(w_tx_color_6_2),
    .I0(reg_r7_frame_col_Z[6]),
    .I1(reg_r12_blink_mode_Z[6]),
    .I2(n74_3) 
);
defparam w_color_code_text12_2_s1.INIT=8'hCA;
  LUT3 w_color_code_text12_1_s1 (
    .F(w_tx_color_5_2),
    .I0(reg_r7_frame_col_Z[5]),
    .I1(reg_r12_blink_mode_Z[5]),
    .I2(n74_3) 
);
defparam w_color_code_text12_1_s1.INIT=8'hCA;
  LUT3 w_color_code_text12_0_s1 (
    .F(w_tx_color_4_2),
    .I0(reg_r7_frame_col_Z[4]),
    .I1(reg_r12_blink_mode_Z[4]),
    .I2(n74_3) 
);
defparam w_color_code_text12_0_s1.INIT=8'hCA;
  LUT3 w_color_code_text12_3_s0 (
    .F(n86_2),
    .I0(reg_r7_frame_col_Z[3]),
    .I1(reg_r12_blink_mode_Z[3]),
    .I2(n967_3) 
);
defparam w_color_code_text12_3_s0.INIT=8'hCA;
  LUT3 w_color_code_text12_2_s0 (
    .F(n87_2),
    .I0(reg_r7_frame_col_Z[2]),
    .I1(reg_r12_blink_mode_Z[2]),
    .I2(n967_3) 
);
defparam w_color_code_text12_2_s0.INIT=8'hCA;
  LUT3 w_color_code_text12_1_s0 (
    .F(n88_2),
    .I0(reg_r7_frame_col_Z[1]),
    .I1(reg_r12_blink_mode_Z[1]),
    .I2(n967_3) 
);
defparam w_color_code_text12_1_s0.INIT=8'hCA;
  LUT3 w_color_code_text12_0_s0 (
    .F(n89_2),
    .I0(reg_r7_frame_col_Z[0]),
    .I1(reg_r12_blink_mode_Z[0]),
    .I2(n967_3) 
);
defparam w_color_code_text12_0_s0.INIT=8'hCA;
  LUT4 n1011_s0 (
    .F(n1011_3),
    .I0(n1011_4),
    .I1(reg_r1_bl_clks_Z),
    .I2(n1011_7),
    .I3(ff_pattern_generator_7_9) 
);
defparam n1011_s0.INIT=16'hE000;
  LUT4 n241_s22 (
    .F(w_logical_vram_addr_nam[11]),
    .I0(reg_r2_pattern_name_Z_1),
    .I1(w_tx_char_counter[11]),
    .I2(reg_r0_disp_mode[2]),
    .I3(w_logical_vram_addr_nam_11_5) 
);
defparam n241_s22.INIT=16'hCACC;
  LUT4 n242_s21 (
    .F(w_logical_vram_addr_nam[10]),
    .I0(reg_r2_pattern_name_Z_0),
    .I1(w_tx_char_counter[10]),
    .I2(reg_r0_disp_mode[2]),
    .I3(w_logical_vram_addr_nam_11_5) 
);
defparam n242_s21.INIT=16'hCACC;
  LUT3 n74_s0 (
    .F(n74_3),
    .I0(ff_blink_state),
    .I1(ff_blink[7]),
    .I2(n74_4) 
);
defparam n74_s0.INIT=8'h80;
  LUT2 n83_s0 (
    .F(n83_3),
    .I0(ff_tx_window_x),
    .I1(ff_is_foreground) 
);
defparam n83_s0.INIT=4'h8;
  LUT3 n967_s0 (
    .F(n967_3),
    .I0(ff_is_foreground),
    .I1(ff_tx_window_x),
    .I2(n74_3) 
);
defparam n967_s0.INIT=8'h40;
  LUT3 n166_s1 (
    .F(n166_4),
    .I0(w_pre_dot_counter_x[8]),
    .I1(w_pre_dot_counter_x[4]),
    .I2(n166_5) 
);
defparam n166_s1.INIT=8'h40;
  LUT3 n682_s0 (
    .F(n682_3),
    .I0(ff_preblink[7]),
    .I1(ff_blink[6]),
    .I2(n682_4) 
);
defparam n682_s0.INIT=8'hAC;
  LUT3 n683_s0 (
    .F(n683_3),
    .I0(ff_preblink[6]),
    .I1(ff_blink[5]),
    .I2(n682_4) 
);
defparam n683_s0.INIT=8'hAC;
  LUT3 n684_s0 (
    .F(n684_3),
    .I0(ff_preblink[5]),
    .I1(ff_blink[4]),
    .I2(n682_4) 
);
defparam n684_s0.INIT=8'hAC;
  LUT3 n685_s0 (
    .F(n685_3),
    .I0(ff_preblink[4]),
    .I1(ff_blink[3]),
    .I2(n682_4) 
);
defparam n685_s0.INIT=8'hAC;
  LUT3 n686_s0 (
    .F(n686_3),
    .I0(ff_preblink[3]),
    .I1(ff_blink[2]),
    .I2(n682_4) 
);
defparam n686_s0.INIT=8'hAC;
  LUT3 n687_s0 (
    .F(n687_3),
    .I0(ff_preblink[2]),
    .I1(ff_blink[1]),
    .I2(n682_4) 
);
defparam n687_s0.INIT=8'hAC;
  LUT3 n688_s0 (
    .F(n688_3),
    .I0(ff_preblink[1]),
    .I1(ff_blink[0]),
    .I2(n682_4) 
);
defparam n688_s0.INIT=8'hAC;
  LUT3 n1017_s1 (
    .F(n1017_4),
    .I0(w_dot_state[1]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[0]) 
);
defparam n1017_s1.INIT=8'h40;
  LUT3 n236_s20 (
    .F(n236_24),
    .I0(reg_r4_pattern_generator_Z_5),
    .I1(n236_28),
    .I2(n236_26) 
);
defparam n236_s20.INIT=8'hCA;
  LUT3 n239_s15 (
    .F(n239_19),
    .I0(reg_r4_pattern_generator_Z_2),
    .I1(n239_22),
    .I2(n236_26) 
);
defparam n239_s15.INIT=8'hCA;
  LUT3 n240_s15 (
    .F(n240_19),
    .I0(reg_r4_pattern_generator_Z_1),
    .I1(n240_22),
    .I2(n236_26) 
);
defparam n240_s15.INIT=8'hCA;
  LUT3 n243_s15 (
    .F(n243_19),
    .I0(ff_pattern_num[6]),
    .I1(n243_22),
    .I2(n236_26) 
);
defparam n243_s15.INIT=8'hCA;
  LUT3 n244_s15 (
    .F(n244_19),
    .I0(ff_pattern_num[5]),
    .I1(n244_22),
    .I2(n236_26) 
);
defparam n244_s15.INIT=8'hCA;
  LUT3 n245_s15 (
    .F(n245_19),
    .I0(ff_pattern_num[4]),
    .I1(n245_22),
    .I2(n236_26) 
);
defparam n245_s15.INIT=8'hCA;
  LUT3 n246_s15 (
    .F(n246_19),
    .I0(ff_pattern_num[3]),
    .I1(n246_22),
    .I2(n236_26) 
);
defparam n246_s15.INIT=8'hCA;
  LUT3 n247_s15 (
    .F(n247_19),
    .I0(ff_pattern_num[2]),
    .I1(n247_22),
    .I2(n236_26) 
);
defparam n247_s15.INIT=8'hCA;
  LUT3 n248_s15 (
    .F(n248_19),
    .I0(ff_pattern_num[1]),
    .I1(n248_22),
    .I2(n236_26) 
);
defparam n248_s15.INIT=8'hCA;
  LUT3 n249_s15 (
    .F(n249_19),
    .I0(ff_pattern_num[0]),
    .I1(n249_22),
    .I2(n236_26) 
);
defparam n249_s15.INIT=8'hCA;
  LUT3 n250_s15 (
    .F(n250_19),
    .I0(w_pre_dot_counter_y[2]),
    .I1(n250_22),
    .I2(n236_26) 
);
defparam n250_s15.INIT=8'hCA;
  LUT3 n251_s15 (
    .F(n251_19),
    .I0(w_pre_dot_counter_y[1]),
    .I1(n251_22),
    .I2(n236_26) 
);
defparam n251_s15.INIT=8'hCA;
  LUT3 n252_s15 (
    .F(n252_19),
    .I0(w_pre_dot_counter_y[0]),
    .I1(n252_22),
    .I2(n236_26) 
);
defparam n252_s15.INIT=8'hCA;
  LUT3 n708_s7 (
    .F(n708_11),
    .I0(ff_prepattern[7]),
    .I1(ff_pattern[6]),
    .I2(n708_12) 
);
defparam n708_s7.INIT=8'hAC;
  LUT3 n709_s6 (
    .F(n709_10),
    .I0(ff_prepattern[6]),
    .I1(ff_pattern[5]),
    .I2(n708_12) 
);
defparam n709_s6.INIT=8'hAC;
  LUT3 n710_s6 (
    .F(n710_10),
    .I0(ff_prepattern[5]),
    .I1(ff_pattern[4]),
    .I2(n708_12) 
);
defparam n710_s6.INIT=8'hAC;
  LUT3 n711_s6 (
    .F(n711_10),
    .I0(ff_prepattern[4]),
    .I1(ff_pattern[3]),
    .I2(n708_12) 
);
defparam n711_s6.INIT=8'hAC;
  LUT3 n712_s6 (
    .F(n712_10),
    .I0(ff_prepattern[3]),
    .I1(ff_pattern[2]),
    .I2(n708_12) 
);
defparam n712_s6.INIT=8'hAC;
  LUT3 n713_s6 (
    .F(n713_10),
    .I0(ff_prepattern[2]),
    .I1(ff_pattern[1]),
    .I2(n708_12) 
);
defparam n713_s6.INIT=8'hAC;
  LUT3 n714_s6 (
    .F(n714_10),
    .I0(ff_prepattern[1]),
    .I1(ff_pattern[0]),
    .I2(n708_12) 
);
defparam n714_s6.INIT=8'hAC;
  LUT4 n500_s1 (
    .F(n500_4),
    .I0(ff_dot_counter24[2]),
    .I1(n1018_6),
    .I2(n500_5),
    .I3(n500_6) 
);
defparam n500_s1.INIT=16'h4000;
  LUT4 n733_s1 (
    .F(n733_4),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[2]),
    .I3(ff_pattern_generator_7_9) 
);
defparam n733_s1.INIT=16'h1400;
  LUT4 ff_dot_counter24_3_s2 (
    .F(ff_dot_counter24_3_6),
    .I0(ff_dot_counter24[2]),
    .I1(n500_6),
    .I2(n100_12),
    .I3(n1018_6) 
);
defparam ff_dot_counter24_3_s2.INIT=16'hF800;
  LUT4 ff_tx_prewindow_x_s2 (
    .F(ff_tx_prewindow_x_6),
    .I0(ff_tx_prewindow_x_7),
    .I1(n100_6),
    .I2(n1018_6),
    .I3(n100_10) 
);
defparam ff_tx_prewindow_x_s2.INIT=16'hE000;
  LUT4 ff_tx_window_x_s2 (
    .F(ff_tx_window_x_6),
    .I0(w_pre_dot_counter_x[4]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n166_5),
    .I3(n1017_4) 
);
defparam ff_tx_window_x_s2.INIT=16'h6000;
  LUT4 ff_pattern_num_7_s2 (
    .F(ff_pattern_num_7_6),
    .I0(ff_dot_counter24[0]),
    .I1(ff_dot_counter24[2]),
    .I2(ff_dot_counter24[1]),
    .I3(n1018_6) 
);
defparam ff_pattern_num_7_s2.INIT=16'h1800;
  LUT4 ff_tx_char_counter_start_of_line_11_s2 (
    .F(ff_tx_char_counter_start_of_line_11_6),
    .I0(n1011_4),
    .I1(ff_tx_char_counter_start_of_line_11_13),
    .I2(ff_tx_char_counter_start_of_line_11_8),
    .I3(n520_4) 
);
defparam ff_tx_char_counter_start_of_line_11_s2.INIT=16'hF800;
  LUT4 ff_prepattern_7_s3 (
    .F(ff_prepattern_7_7),
    .I0(n74_4),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[1]),
    .I3(ff_prepattern_7_10) 
);
defparam ff_prepattern_7_s3.INIT=16'hC200;
  LUT3 ff_blink_period_cnt_3_s2 (
    .F(ff_blink_period_cnt_3_6),
    .I0(n1016_4),
    .I1(ff_blink_period_cnt_3_7),
    .I2(n1011_3) 
);
defparam ff_blink_period_cnt_3_s2.INIT=8'hE0;
  LUT4 ff_tx_vram_read_en_s2 (
    .F(ff_tx_vram_read_en_6),
    .I0(w_dot_state[0]),
    .I1(ff_tx_vram_read_en_7),
    .I2(w_dot_state[1]),
    .I3(w_vdp_enable) 
);
defparam ff_tx_vram_read_en_s2.INIT=16'h0E00;
  LUT4 ff_tx_vram_read_en2_s2 (
    .F(ff_tx_vram_read_en2_6),
    .I0(ff_dot_counter24[2]),
    .I1(ff_tx_vram_read_en2_10),
    .I2(ff_tx_vram_read_en2_8),
    .I3(n1017_4) 
);
defparam ff_tx_vram_read_en2_s2.INIT=16'hFFE0;
  LUT4 ff_pattern_7_s2 (
    .F(ff_pattern_7_6),
    .I0(w_dot_state[1]),
    .I1(ff_pattern_7_7),
    .I2(n708_12),
    .I3(w_vdp_enable) 
);
defparam ff_pattern_7_s2.INIT=16'h4F00;
  LUT4 ff_tx_char_counter_x_6_s3 (
    .F(ff_tx_char_counter_x_6_8),
    .I0(ff_tx_char_counter_start_of_line_11_13),
    .I1(n520_4),
    .I2(ff_tx_char_counter_x_6_9),
    .I3(ff_tx_vram_read_en2_8) 
);
defparam ff_tx_char_counter_x_6_s3.INIT=16'h8F88;
  LUT3 ff_ramadr_16_s4 (
    .F(ff_ramadr_16_7),
    .I0(ff_ramadr_16_10),
    .I1(ff_tx_prewindow_x),
    .I2(ff_pattern_generator_7_9) 
);
defparam ff_ramadr_16_s4.INIT=8'h80;
  LUT3 n111_s2 (
    .F(n111_7),
    .I0(n100_12),
    .I1(ff_dot_counter24[3]),
    .I2(ff_dot_counter24[4]) 
);
defparam n111_s2.INIT=8'h14;
  LUT3 n849_s2 (
    .F(n849_7),
    .I0(ff_blink_period_cnt[0]),
    .I1(ff_blink_period_cnt[1]),
    .I2(n1016_4) 
);
defparam n849_s2.INIT=8'h06;
  LUT4 n848_s2 (
    .F(n848_7),
    .I0(ff_blink_period_cnt[0]),
    .I1(ff_blink_period_cnt[1]),
    .I2(ff_blink_period_cnt[2]),
    .I3(n1016_4) 
);
defparam n848_s2.INIT=16'h0078;
  LUT3 n847_s2 (
    .F(n847_7),
    .I0(n847_8),
    .I1(ff_blink_period_cnt[3]),
    .I2(n1016_4) 
);
defparam n847_s2.INIT=8'h06;
  LUT2 n409_s8 (
    .F(n409_14),
    .I0(w_dot_state[1]),
    .I1(ff_tx_char_counter_x[0]) 
);
defparam n409_s8.INIT=4'h1;
  LUT3 n408_s8 (
    .F(n408_14),
    .I0(w_dot_state[1]),
    .I1(ff_tx_char_counter_x[1]),
    .I2(ff_tx_char_counter_x[0]) 
);
defparam n408_s8.INIT=8'h14;
  LUT4 n407_s8 (
    .F(n407_14),
    .I0(ff_tx_char_counter_x[1]),
    .I1(ff_tx_char_counter_x[0]),
    .I2(w_dot_state[1]),
    .I3(ff_tx_char_counter_x[2]) 
);
defparam n407_s8.INIT=16'h0708;
  LUT3 n406_s8 (
    .F(n406_14),
    .I0(w_dot_state[1]),
    .I1(n406_15),
    .I2(ff_tx_char_counter_x[3]) 
);
defparam n406_s8.INIT=8'h14;
  LUT3 n405_s8 (
    .F(n405_14),
    .I0(w_dot_state[1]),
    .I1(ff_tx_char_counter_x[4]),
    .I2(n405_15) 
);
defparam n405_s8.INIT=8'h14;
  LUT4 n404_s8 (
    .F(n404_14),
    .I0(ff_tx_char_counter_x[4]),
    .I1(n405_15),
    .I2(w_dot_state[1]),
    .I3(ff_tx_char_counter_x[5]) 
);
defparam n404_s8.INIT=16'h0708;
  LUT3 n403_s8 (
    .F(n403_14),
    .I0(w_dot_state[1]),
    .I1(n403_15),
    .I2(ff_tx_char_counter_x[6]) 
);
defparam n403_s8.INIT=8'h14;
  LUT4 n818_s2 (
    .F(n818_7),
    .I0(ff_blink_clk_cnt[3]),
    .I1(ff_blink_clk_cnt[2]),
    .I2(ff_blink_clk_cnt[1]),
    .I3(ff_blink_clk_cnt[0]) 
);
defparam n818_s2.INIT=16'h0DF0;
  LUT3 n817_s2 (
    .F(n817_7),
    .I0(ff_blink_clk_cnt[0]),
    .I1(ff_blink_clk_cnt[1]),
    .I2(ff_blink_clk_cnt[2]) 
);
defparam n817_s2.INIT=8'h78;
  LUT4 n816_s2 (
    .F(n816_7),
    .I0(ff_blink_clk_cnt[0]),
    .I1(ff_blink_clk_cnt[1]),
    .I2(ff_blink_clk_cnt[2]),
    .I3(ff_blink_clk_cnt[3]) 
);
defparam n816_s2.INIT=16'h7D80;
  LUT3 n800_s1 (
    .F(n800_6),
    .I0(ff_blink_state),
    .I1(n800_7),
    .I2(n800_8) 
);
defparam n800_s1.INIT=8'h0D;
  LUT2 n689_s1 (
    .F(n689_6),
    .I0(ff_preblink[0]),
    .I1(n682_4) 
);
defparam n689_s1.INIT=4'h8;
  LUT4 n119_s2 (
    .F(n119_7),
    .I0(ff_dot_counter24[2]),
    .I1(n100_12),
    .I2(ff_dot_counter24[1]),
    .I3(ff_dot_counter24[0]) 
);
defparam n119_s2.INIT=16'h0130;
  LUT4 n118_s2 (
    .F(n118_7),
    .I0(ff_dot_counter24[1]),
    .I1(n100_12),
    .I2(ff_dot_counter24[2]),
    .I3(ff_dot_counter24[0]) 
);
defparam n118_s2.INIT=16'h0230;
  LUT3 n241_s21 (
    .F(n241_22),
    .I0(reg_r10r3_color_Z_5),
    .I1(reg_r4_pattern_generator_Z_0),
    .I2(n236_26) 
);
defparam n241_s21.INIT=8'hAC;
  LUT3 n242_s20 (
    .F(n242_22),
    .I0(ff_pattern_num[7]),
    .I1(reg_r10r3_color_Z_4),
    .I2(n236_26) 
);
defparam n242_s20.INIT=8'hCA;
  LUT4 n1011_s1 (
    .F(n1011_4),
    .I0(w_pre_dot_counter_yp[8]),
    .I1(w_pre_dot_counter_yp[7]),
    .I2(w_pre_dot_counter_yp[6]),
    .I3(n973_6) 
);
defparam n1011_s1.INIT=16'h0100;
  LUT3 w_logical_vram_addr_nam_11_s2 (
    .F(w_logical_vram_addr_nam_11_5),
    .I0(reg_r1_disp_mode[0]),
    .I1(reg_r0_disp_mode[3]),
    .I2(reg_r1_disp_mode[1]) 
);
defparam w_logical_vram_addr_nam_11_s2.INIT=8'h10;
  LUT3 n74_s1 (
    .F(n74_4),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[2]),
    .I2(w_logical_vram_addr_nam_11_5) 
);
defparam n74_s1.INIT=8'h40;
  LUT2 n100_s3 (
    .F(n100_6),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8) 
);
defparam n100_s3.INIT=4'h4;
  LUT4 n166_s2 (
    .F(n166_5),
    .I0(w_pre_dot_counter_x[5]),
    .I1(w_pre_dot_counter_x[6]),
    .I2(w_pre_dot_counter_x[7]),
    .I3(ff_predraw_local_plane_num_2_9) 
);
defparam n166_s2.INIT=16'h0100;
  LUT4 n682_s1 (
    .F(n682_4),
    .I0(ff_dot_counter24[0]),
    .I1(ff_dot_counter24[1]),
    .I2(ff_dot_counter24[2]),
    .I3(n500_5) 
);
defparam n682_s1.INIT=16'h1000;
  LUT3 n1016_s1 (
    .F(n1016_4),
    .I0(n1016_5),
    .I1(ff_blink_period_cnt[3]),
    .I2(n1016_6) 
);
defparam n1016_s1.INIT=8'hE8;
  LUT3 n236_s22 (
    .F(n236_26),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[2]) 
);
defparam n236_s22.INIT=8'h35;
  LUT3 n708_s8 (
    .F(n708_12),
    .I0(n74_4),
    .I1(w_dot_state[0]),
    .I2(w_dot_state[1]) 
);
defparam n708_s8.INIT=8'hD3;
  LUT2 n500_s2 (
    .F(n500_5),
    .I0(ff_dot_counter24[3]),
    .I1(ff_dot_counter24[4]) 
);
defparam n500_s2.INIT=4'h1;
  LUT2 n500_s3 (
    .F(n500_6),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[0]) 
);
defparam n500_s3.INIT=4'h4;
  LUT4 ff_tx_prewindow_x_s3 (
    .F(ff_tx_prewindow_x_7),
    .I0(ff_tx_prewindow_x_8),
    .I1(w_pre_dot_counter_x[4]),
    .I2(w_pre_dot_counter_x[5]),
    .I3(w_pre_dot_counter_x[6]) 
);
defparam ff_tx_prewindow_x_s3.INIT=16'h8000;
  LUT3 ff_tx_char_counter_start_of_line_11_s4 (
    .F(ff_tx_char_counter_start_of_line_11_8),
    .I0(n969_5),
    .I1(ff_tx_prewindow_x_7),
    .I2(ff_tx_char_counter_start_of_line_11_11) 
);
defparam ff_tx_char_counter_start_of_line_11_s4.INIT=8'h80;
  LUT4 ff_blink_period_cnt_3_s3 (
    .F(ff_blink_period_cnt_3_7),
    .I0(ff_blink_clk_cnt[1]),
    .I1(ff_blink_clk_cnt[2]),
    .I2(ff_blink_clk_cnt[0]),
    .I3(ff_blink_clk_cnt[3]) 
);
defparam ff_blink_period_cnt_3_s3.INIT=16'h1000;
  LUT4 ff_tx_vram_read_en_s3 (
    .F(ff_tx_vram_read_en_7),
    .I0(ff_dot_counter24[2]),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[1]),
    .I3(ff_tx_prewindow_x) 
);
defparam ff_tx_vram_read_en_s3.INIT=16'h1400;
  LUT3 ff_tx_vram_read_en2_s4 (
    .F(ff_tx_vram_read_en2_8),
    .I0(ff_dot_counter24[1]),
    .I1(ff_tx_prewindow_x),
    .I2(ff_pattern_generator_7_9) 
);
defparam ff_tx_vram_read_en2_s4.INIT=8'h40;
  LUT4 ff_pattern_7_s3 (
    .F(ff_pattern_7_7),
    .I0(n74_4),
    .I1(ff_dot_counter24[1]),
    .I2(ff_dot_counter24[2]),
    .I3(ff_dot_counter24[0]) 
);
defparam ff_pattern_7_s3.INIT=16'h0230;
  LUT3 ff_tx_char_counter_x_6_s4 (
    .F(ff_tx_char_counter_x_6_9),
    .I0(n74_4),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[2]) 
);
defparam ff_tx_char_counter_x_6_s4.INIT=8'hD3;
  LUT3 n847_s3 (
    .F(n847_8),
    .I0(ff_blink_period_cnt[0]),
    .I1(ff_blink_period_cnt[1]),
    .I2(ff_blink_period_cnt[2]) 
);
defparam n847_s3.INIT=8'h80;
  LUT3 n406_s9 (
    .F(n406_15),
    .I0(ff_tx_char_counter_x[1]),
    .I1(ff_tx_char_counter_x[0]),
    .I2(ff_tx_char_counter_x[2]) 
);
defparam n406_s9.INIT=8'h80;
  LUT4 n405_s9 (
    .F(n405_15),
    .I0(ff_tx_char_counter_x[1]),
    .I1(ff_tx_char_counter_x[0]),
    .I2(ff_tx_char_counter_x[2]),
    .I3(ff_tx_char_counter_x[3]) 
);
defparam n405_s9.INIT=16'h8000;
  LUT3 n403_s9 (
    .F(n403_15),
    .I0(ff_tx_char_counter_x[4]),
    .I1(ff_tx_char_counter_x[5]),
    .I2(n405_15) 
);
defparam n403_s9.INIT=8'h80;
  LUT4 n800_s2 (
    .F(n800_7),
    .I0(reg_r13_blink_period_Z[3]),
    .I1(reg_r13_blink_period_Z[2]),
    .I2(reg_r13_blink_period_Z[1]),
    .I3(reg_r13_blink_period_Z[0]) 
);
defparam n800_s2.INIT=16'h0001;
  LUT4 n800_s3 (
    .F(n800_8),
    .I0(reg_r13_blink_period_Z[7]),
    .I1(reg_r13_blink_period_Z[6]),
    .I2(reg_r13_blink_period_Z[5]),
    .I3(reg_r13_blink_period_Z[4]) 
);
defparam n800_s3.INIT=16'h0001;
  LUT2 n241_s20 (
    .F(n241_25),
    .I0(ff_dot_counter24[0]),
    .I1(ff_dot_counter24[2]) 
);
defparam n241_s20.INIT=4'h1;
  LUT4 n100_s5 (
    .F(n100_8),
    .I0(w_pre_dot_counter_x[4]),
    .I1(w_pre_dot_counter_x[5]),
    .I2(w_pre_dot_counter_x[6]),
    .I3(w_pre_dot_counter_x[7]) 
);
defparam n100_s5.INIT=16'h0001;
  LUT3 n1016_s2 (
    .F(n1016_5),
    .I0(reg_r13_blink_period_Z[3]),
    .I1(reg_r13_blink_period_Z[7]),
    .I2(ff_blink_state) 
);
defparam n1016_s2.INIT=8'h35;
  LUT3 n1016_s3 (
    .F(n1016_6),
    .I0(n1016_7),
    .I1(ff_blink_period_cnt[2]),
    .I2(n1016_8) 
);
defparam n1016_s3.INIT=8'hE8;
  LUT2 ff_tx_prewindow_x_s4 (
    .F(ff_tx_prewindow_x_8),
    .I0(w_pre_dot_counter_x[8]),
    .I1(w_pre_dot_counter_x[7]) 
);
defparam ff_tx_prewindow_x_s4.INIT=4'h4;
  LUT3 n1016_s4 (
    .F(n1016_7),
    .I0(reg_r13_blink_period_Z[2]),
    .I1(reg_r13_blink_period_Z[6]),
    .I2(ff_blink_state) 
);
defparam n1016_s4.INIT=8'h35;
  LUT3 n1016_s5 (
    .F(n1016_8),
    .I0(n1016_9),
    .I1(ff_blink_period_cnt[1]),
    .I2(n1016_10) 
);
defparam n1016_s5.INIT=8'h4D;
  LUT3 n1016_s6 (
    .F(n1016_9),
    .I0(reg_r13_blink_period_Z[1]),
    .I1(reg_r13_blink_period_Z[5]),
    .I2(ff_blink_state) 
);
defparam n1016_s6.INIT=8'hCA;
  LUT4 n1016_s7 (
    .F(n1016_10),
    .I0(reg_r13_blink_period_Z[0]),
    .I1(reg_r13_blink_period_Z[4]),
    .I2(ff_blink_period_cnt[0]),
    .I3(ff_blink_state) 
);
defparam n1016_s7.INIT=16'h0C0A;
  LUT4 ff_ramadr_16_s6 (
    .F(ff_ramadr_16_10),
    .I0(ff_dot_counter24[3]),
    .I1(ff_dot_counter24[4]),
    .I2(ff_dot_counter24[1]),
    .I3(n241_25) 
);
defparam ff_ramadr_16_s6.INIT=16'hF10F;
  LUT3 ff_tx_vram_read_en2_s5 (
    .F(ff_tx_vram_read_en2_10),
    .I0(ff_dot_counter24[0]),
    .I1(ff_dot_counter24[3]),
    .I2(ff_dot_counter24[4]) 
);
defparam ff_tx_vram_read_en2_s5.INIT=8'h01;
  LUT4 ff_prepattern_7_s5 (
    .F(ff_prepattern_7_10),
    .I0(ff_dot_counter24[2]),
    .I1(n494_25),
    .I2(slot_reset_n_d),
    .I3(w_vdp_enable) 
);
defparam ff_prepattern_7_s5.INIT=16'h1000;
  LUT4 n100_s6 (
    .F(n100_10),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(w_pre_dot_counter_x[1]) 
);
defparam n100_s6.INIT=16'h0008;
  LUT4 ff_tx_char_counter_start_of_line_11_s6 (
    .F(ff_tx_char_counter_start_of_line_11_11),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(w_pre_dot_counter_x[1]) 
);
defparam ff_tx_char_counter_start_of_line_11_s6.INIT=16'h4000;
  LUT3 ff_tx_char_counter_start_of_line_11_s7 (
    .F(ff_tx_char_counter_start_of_line_11_13),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(ff_tx_char_counter_start_of_line_11_11) 
);
defparam ff_tx_char_counter_start_of_line_11_s7.INIT=8'h40;
  LUT3 n1011_s3 (
    .F(n1011_7),
    .I0(ff_predraw_local_plane_num_2_9),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n100_8) 
);
defparam n1011_s3.INIT=8'h20;
  LUT3 n100_s7 (
    .F(n100_12),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(n100_10) 
);
defparam n100_s7.INIT=8'h40;
  LUT4 n850_s3 (
    .F(n850_9),
    .I0(ff_blink_period_cnt[0]),
    .I1(n1016_5),
    .I2(ff_blink_period_cnt[3]),
    .I3(n1016_6) 
);
defparam n850_s3.INIT=16'h0115;
  LUT4 n1016_s8 (
    .F(n1016_12),
    .I0(n1016_5),
    .I1(ff_blink_period_cnt[3]),
    .I2(n1016_6),
    .I3(n1011_3) 
);
defparam n1016_s8.INIT=16'hE800;
  LUT3 n1018_s2 (
    .F(n1018_6),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(w_vdp_enable) 
);
defparam n1018_s2.INIT=8'h40;
  LUT4 n715_s8 (
    .F(n715_15),
    .I0(ff_prepattern[0]),
    .I1(n74_4),
    .I2(w_dot_state[0]),
    .I3(w_dot_state[1]) 
);
defparam n715_s8.INIT=16'hA20A;
  LUT4 ff_is_foreground_s4 (
    .F(ff_is_foreground_9),
    .I0(n74_4),
    .I1(w_dot_state[0]),
    .I2(w_dot_state[1]),
    .I3(w_vdp_enable) 
);
defparam ff_is_foreground_s4.INIT=16'h2C00;
  LUT4 n252_s17 (
    .F(n252_22),
    .I0(w_tx_char_counter[0]),
    .I1(w_tx_char_counter[3]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n252_s17.INIT=16'hAAAC;
  LUT4 n251_s17 (
    .F(n251_22),
    .I0(w_tx_char_counter[1]),
    .I1(w_tx_char_counter[4]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n251_s17.INIT=16'hAAAC;
  LUT4 n250_s17 (
    .F(n250_22),
    .I0(w_tx_char_counter[2]),
    .I1(w_tx_char_counter[5]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n250_s17.INIT=16'hAAAC;
  LUT4 n249_s17 (
    .F(n249_22),
    .I0(w_tx_char_counter[3]),
    .I1(w_tx_char_counter[6]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n249_s17.INIT=16'hAAAC;
  LUT4 n248_s17 (
    .F(n248_22),
    .I0(w_tx_char_counter[4]),
    .I1(w_tx_char_counter[7]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n248_s17.INIT=16'hAAAC;
  LUT4 n247_s17 (
    .F(n247_22),
    .I0(w_tx_char_counter[5]),
    .I1(w_tx_char_counter[8]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n247_s17.INIT=16'hAAAC;
  LUT4 n246_s17 (
    .F(n246_22),
    .I0(w_tx_char_counter[6]),
    .I1(w_tx_char_counter[9]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n246_s17.INIT=16'hAAAC;
  LUT4 n245_s17 (
    .F(n245_22),
    .I0(w_tx_char_counter[7]),
    .I1(w_tx_char_counter[10]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n245_s17.INIT=16'hAAAC;
  LUT4 n244_s17 (
    .F(n244_22),
    .I0(w_tx_char_counter[8]),
    .I1(w_tx_char_counter[11]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n244_s17.INIT=16'hAAAC;
  LUT4 n243_s17 (
    .F(n243_22),
    .I0(w_tx_char_counter[9]),
    .I1(reg_r10r3_color_Z_3),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n243_s17.INIT=16'hAAAC;
  LUT4 n240_s17 (
    .F(n240_22),
    .I0(reg_r2_pattern_name_Z_2),
    .I1(reg_r10r3_color_Z_6),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n240_s17.INIT=16'hAAAC;
  LUT4 n239_s17 (
    .F(n239_22),
    .I0(reg_r2_pattern_name_Z_3),
    .I1(reg_r10r3_color_Z_7),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n239_s17.INIT=16'hAAAC;
  LUT4 n236_s23 (
    .F(n236_28),
    .I0(reg_r2_pattern_name_Z_6),
    .I1(reg_r10r3_color_Z_10),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n236_s23.INIT=16'hAAAC;
  LUT3 n242_s19 (
    .F(n242_25),
    .I0(ff_dot_counter24[0]),
    .I1(ff_dot_counter24[2]),
    .I2(n236_26) 
);
defparam n242_s19.INIT=8'hE0;
  LUT4 n112_s3 (
    .F(n112_9),
    .I0(ff_dot_counter24[3]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n100_8),
    .I3(n100_10) 
);
defparam n112_s3.INIT=16'h4555;
  LUT4 n120_s4 (
    .F(n120_10),
    .I0(ff_dot_counter24[0]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n100_8),
    .I3(n100_10) 
);
defparam n120_s4.INIT=16'h4555;
  LUT4 n361_s3 (
    .F(n361_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[0]) 
);
defparam n361_s3.INIT=16'hBF00;
  LUT4 n360_s3 (
    .F(n360_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[1]) 
);
defparam n360_s3.INIT=16'hBF00;
  LUT4 n359_s3 (
    .F(n359_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[2]) 
);
defparam n359_s3.INIT=16'hBF00;
  LUT4 n358_s3 (
    .F(n358_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[3]) 
);
defparam n358_s3.INIT=16'hBF00;
  LUT4 n357_s3 (
    .F(n357_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[4]) 
);
defparam n357_s3.INIT=16'hBF00;
  LUT4 n356_s3 (
    .F(n356_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[5]) 
);
defparam n356_s3.INIT=16'hBF00;
  LUT4 n355_s3 (
    .F(n355_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[6]) 
);
defparam n355_s3.INIT=16'hBF00;
  LUT4 n354_s3 (
    .F(n354_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[7]) 
);
defparam n354_s3.INIT=16'hBF00;
  LUT4 n353_s3 (
    .F(n353_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[8]) 
);
defparam n353_s3.INIT=16'hBF00;
  LUT4 n352_s3 (
    .F(n352_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[9]) 
);
defparam n352_s3.INIT=16'hBF00;
  LUT4 n351_s3 (
    .F(n351_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[10]) 
);
defparam n351_s3.INIT=16'hBF00;
  LUT4 n350_s3 (
    .F(n350_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[11]) 
);
defparam n350_s3.INIT=16'hBF00;
  DFFRE ff_dot_counter24_3_s0 (
    .Q(ff_dot_counter24[3]),
    .D(n112_9),
    .CLK(w_video_clk),
    .CE(ff_dot_counter24_3_6),
    .RESET(n36_6) 
);
  DFFRE ff_dot_counter24_2_s0 (
    .Q(ff_dot_counter24[2]),
    .D(n118_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_dot_counter24_1_s0 (
    .Q(ff_dot_counter24[1]),
    .D(n119_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_dot_counter24_0_s0 (
    .Q(ff_dot_counter24[0]),
    .D(n120_10),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_prewindow_x_s0 (
    .Q(ff_tx_prewindow_x),
    .D(n100_12),
    .CLK(w_video_clk),
    .CE(ff_tx_prewindow_x_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_window_x_s0 (
    .Q(ff_tx_window_x),
    .D(n166_4),
    .CLK(w_video_clk),
    .CE(ff_tx_window_x_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_7_s0 (
    .Q(ff_pattern_num[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_6_s0 (
    .Q(ff_pattern_num[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_5_s0 (
    .Q(ff_pattern_num[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_4_s0 (
    .Q(ff_pattern_num[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_3_s0 (
    .Q(ff_pattern_num[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_2_s0 (
    .Q(ff_pattern_num[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_1_s0 (
    .Q(ff_pattern_num[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_0_s0 (
    .Q(ff_pattern_num[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_16_s0 (
    .Q(w_vram_address_text12_16),
    .D(n236_24),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_13_s0 (
    .Q(w_vram_address_text12_13),
    .D(n239_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_12_s0 (
    .Q(w_vram_address_text12_12),
    .D(n240_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_11_s0 (
    .Q(w_vram_address_text12_11),
    .D(n241_20),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_10_s0 (
    .Q(w_vram_address_text12_10),
    .D(n242_20),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_9_s0 (
    .Q(w_vram_address_text12_9),
    .D(n243_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_8_s0 (
    .Q(w_vram_address_text12_8),
    .D(n244_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_7_s0 (
    .Q(w_vram_address_text12_7),
    .D(n245_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_6_s0 (
    .Q(w_vram_address_text12_6),
    .D(n246_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_5_s0 (
    .Q(w_vram_address_text12_5),
    .D(n247_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_4_s0 (
    .Q(w_vram_address_text12_4),
    .D(n248_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_3_s0 (
    .Q(w_vram_address_text12_3),
    .D(n249_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_2_s0 (
    .Q(w_vram_address_text12_2),
    .D(n250_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_1_s0 (
    .Q(w_vram_address_text12_1),
    .D(n251_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_0_s0 (
    .Q(w_vram_address_text12_0),
    .D(n252_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_tx_vram_read_en_s0 (
    .Q(ff_tx_vram_read_en),
    .D(n446_13),
    .CLK(w_video_clk),
    .CE(ff_tx_vram_read_en_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_vram_read_en2_s0 (
    .Q(ff_tx_vram_read_en2),
    .D(n446_13),
    .CLK(w_video_clk),
    .CE(ff_tx_vram_read_en2_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_6_s0 (
    .Q(ff_tx_char_counter_x[6]),
    .D(n403_14),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_5_s0 (
    .Q(ff_tx_char_counter_x[5]),
    .D(n404_14),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_4_s0 (
    .Q(ff_tx_char_counter_x[4]),
    .D(n405_14),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_3_s0 (
    .Q(ff_tx_char_counter_x[3]),
    .D(n406_14),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_2_s0 (
    .Q(ff_tx_char_counter_x[2]),
    .D(n407_14),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_1_s0 (
    .Q(ff_tx_char_counter_x[1]),
    .D(n408_14),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_0_s0 (
    .Q(ff_tx_char_counter_x[0]),
    .D(n409_14),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_7_s0 (
    .Q(ff_preblink[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(n500_4),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_6_s0 (
    .Q(ff_preblink[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(n500_4),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_5_s0 (
    .Q(ff_preblink[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(n500_4),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_4_s0 (
    .Q(ff_preblink[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(n500_4),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_3_s0 (
    .Q(ff_preblink[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(n500_4),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_2_s0 (
    .Q(ff_preblink[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(n500_4),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_1_s0 (
    .Q(ff_preblink[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(n500_4),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_0_s0 (
    .Q(ff_preblink[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(n500_4),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_11_s0 (
    .Q(ff_tx_char_counter_start_of_line[11]),
    .D(n350_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_10_s0 (
    .Q(ff_tx_char_counter_start_of_line[10]),
    .D(n351_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_9_s0 (
    .Q(ff_tx_char_counter_start_of_line[9]),
    .D(n352_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_8_s0 (
    .Q(ff_tx_char_counter_start_of_line[8]),
    .D(n353_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_7_s0 (
    .Q(ff_tx_char_counter_start_of_line[7]),
    .D(n354_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_6_s0 (
    .Q(ff_tx_char_counter_start_of_line[6]),
    .D(n355_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_5_s0 (
    .Q(ff_tx_char_counter_start_of_line[5]),
    .D(n356_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_4_s0 (
    .Q(ff_tx_char_counter_start_of_line[4]),
    .D(n357_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_3_s0 (
    .Q(ff_tx_char_counter_start_of_line[3]),
    .D(n358_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_2_s0 (
    .Q(ff_tx_char_counter_start_of_line[2]),
    .D(n359_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_1_s0 (
    .Q(ff_tx_char_counter_start_of_line[1]),
    .D(n360_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_0_s0 (
    .Q(ff_tx_char_counter_start_of_line[0]),
    .D(n361_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFE ff_prepattern_7_s0 (
    .Q(ff_prepattern[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_6_s0 (
    .Q(ff_prepattern[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_5_s0 (
    .Q(ff_prepattern[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_4_s0 (
    .Q(ff_prepattern[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_3_s0 (
    .Q(ff_prepattern[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_2_s0 (
    .Q(ff_prepattern[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_1_s0 (
    .Q(ff_prepattern[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_0_s0 (
    .Q(ff_prepattern[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFRE ff_pattern_7_s0 (
    .Q(ff_pattern[7]),
    .D(n708_11),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_6_s0 (
    .Q(ff_pattern[6]),
    .D(n709_10),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_5_s0 (
    .Q(ff_pattern[5]),
    .D(n710_10),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_4_s0 (
    .Q(ff_pattern[4]),
    .D(n711_10),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_3_s0 (
    .Q(ff_pattern[3]),
    .D(n712_10),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_2_s0 (
    .Q(ff_pattern[2]),
    .D(n713_10),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_1_s0 (
    .Q(ff_pattern[1]),
    .D(n714_10),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_0_s0 (
    .Q(ff_pattern[0]),
    .D(n715_15),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_is_foreground_s0 (
    .Q(ff_is_foreground),
    .D(ff_pattern[7]),
    .CLK(w_video_clk),
    .CE(ff_is_foreground_9),
    .RESET(n36_6) 
);
  DFFRE ff_blink_7_s0 (
    .Q(ff_blink[7]),
    .D(n682_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_6_s0 (
    .Q(ff_blink[6]),
    .D(n683_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_5_s0 (
    .Q(ff_blink[5]),
    .D(n684_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_4_s0 (
    .Q(ff_blink[4]),
    .D(n685_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_3_s0 (
    .Q(ff_blink[3]),
    .D(n686_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_2_s0 (
    .Q(ff_blink[2]),
    .D(n687_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_1_s0 (
    .Q(ff_blink[1]),
    .D(n688_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_0_s0 (
    .Q(ff_blink[0]),
    .D(n689_6),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_state_s0 (
    .Q(ff_blink_state),
    .D(n800_6),
    .CLK(w_video_clk),
    .CE(n1016_12),
    .RESET(n36_6) 
);
  DFFRE ff_blink_clk_cnt_3_s0 (
    .Q(ff_blink_clk_cnt[3]),
    .D(n816_7),
    .CLK(w_video_clk),
    .CE(n1011_3),
    .RESET(n36_6) 
);
  DFFRE ff_blink_clk_cnt_2_s0 (
    .Q(ff_blink_clk_cnt[2]),
    .D(n817_7),
    .CLK(w_video_clk),
    .CE(n1011_3),
    .RESET(n36_6) 
);
  DFFRE ff_blink_clk_cnt_1_s0 (
    .Q(ff_blink_clk_cnt[1]),
    .D(n818_7),
    .CLK(w_video_clk),
    .CE(n1011_3),
    .RESET(n36_6) 
);
  DFFRE ff_blink_clk_cnt_0_s0 (
    .Q(ff_blink_clk_cnt[0]),
    .D(n819_9),
    .CLK(w_video_clk),
    .CE(n1011_3),
    .RESET(n36_6) 
);
  DFFRE ff_blink_period_cnt_3_s0 (
    .Q(ff_blink_period_cnt[3]),
    .D(n847_7),
    .CLK(w_video_clk),
    .CE(ff_blink_period_cnt_3_6),
    .RESET(n36_6) 
);
  DFFRE ff_blink_period_cnt_2_s0 (
    .Q(ff_blink_period_cnt[2]),
    .D(n848_7),
    .CLK(w_video_clk),
    .CE(ff_blink_period_cnt_3_6),
    .RESET(n36_6) 
);
  DFFRE ff_blink_period_cnt_1_s0 (
    .Q(ff_blink_period_cnt[1]),
    .D(n849_7),
    .CLK(w_video_clk),
    .CE(ff_blink_period_cnt_3_6),
    .RESET(n36_6) 
);
  DFFRE ff_blink_period_cnt_0_s0 (
    .Q(ff_blink_period_cnt[0]),
    .D(n850_9),
    .CLK(w_video_clk),
    .CE(ff_blink_period_cnt_3_6),
    .RESET(n36_6) 
);
  DFFRE ff_dot_counter24_4_s0 (
    .Q(ff_dot_counter24[4]),
    .D(n111_7),
    .CLK(w_video_clk),
    .CE(ff_dot_counter24_3_6),
    .RESET(n36_6) 
);
  ALU w_tx_char_counter_0_s (
    .SUM(w_tx_char_counter[0]),
    .COUT(w_tx_char_counter_0_2),
    .I0(ff_tx_char_counter_start_of_line[0]),
    .I1(ff_tx_char_counter_x[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_tx_char_counter_0_s.ALU_MODE=0;
  ALU w_tx_char_counter_1_s (
    .SUM(w_tx_char_counter[1]),
    .COUT(w_tx_char_counter_1_2),
    .I0(ff_tx_char_counter_start_of_line[1]),
    .I1(ff_tx_char_counter_x[1]),
    .I3(GND),
    .CIN(w_tx_char_counter_0_2) 
);
defparam w_tx_char_counter_1_s.ALU_MODE=0;
  ALU w_tx_char_counter_2_s (
    .SUM(w_tx_char_counter[2]),
    .COUT(w_tx_char_counter_2_2),
    .I0(ff_tx_char_counter_start_of_line[2]),
    .I1(ff_tx_char_counter_x[2]),
    .I3(GND),
    .CIN(w_tx_char_counter_1_2) 
);
defparam w_tx_char_counter_2_s.ALU_MODE=0;
  ALU w_tx_char_counter_3_s (
    .SUM(w_tx_char_counter[3]),
    .COUT(w_tx_char_counter_3_2),
    .I0(ff_tx_char_counter_start_of_line[3]),
    .I1(ff_tx_char_counter_x[3]),
    .I3(GND),
    .CIN(w_tx_char_counter_2_2) 
);
defparam w_tx_char_counter_3_s.ALU_MODE=0;
  ALU w_tx_char_counter_4_s (
    .SUM(w_tx_char_counter[4]),
    .COUT(w_tx_char_counter_4_2),
    .I0(ff_tx_char_counter_start_of_line[4]),
    .I1(ff_tx_char_counter_x[4]),
    .I3(GND),
    .CIN(w_tx_char_counter_3_2) 
);
defparam w_tx_char_counter_4_s.ALU_MODE=0;
  ALU w_tx_char_counter_5_s (
    .SUM(w_tx_char_counter[5]),
    .COUT(w_tx_char_counter_5_2),
    .I0(ff_tx_char_counter_start_of_line[5]),
    .I1(ff_tx_char_counter_x[5]),
    .I3(GND),
    .CIN(w_tx_char_counter_4_2) 
);
defparam w_tx_char_counter_5_s.ALU_MODE=0;
  ALU w_tx_char_counter_6_s (
    .SUM(w_tx_char_counter[6]),
    .COUT(w_tx_char_counter_6_2),
    .I0(ff_tx_char_counter_start_of_line[6]),
    .I1(ff_tx_char_counter_x[6]),
    .I3(GND),
    .CIN(w_tx_char_counter_5_2) 
);
defparam w_tx_char_counter_6_s.ALU_MODE=0;
  ALU w_tx_char_counter_7_s (
    .SUM(w_tx_char_counter[7]),
    .COUT(w_tx_char_counter_7_2),
    .I0(ff_tx_char_counter_start_of_line[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_6_2) 
);
defparam w_tx_char_counter_7_s.ALU_MODE=0;
  ALU w_tx_char_counter_8_s (
    .SUM(w_tx_char_counter[8]),
    .COUT(w_tx_char_counter_8_2),
    .I0(ff_tx_char_counter_start_of_line[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_7_2) 
);
defparam w_tx_char_counter_8_s.ALU_MODE=0;
  ALU w_tx_char_counter_9_s (
    .SUM(w_tx_char_counter[9]),
    .COUT(w_tx_char_counter_9_2),
    .I0(ff_tx_char_counter_start_of_line[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_8_2) 
);
defparam w_tx_char_counter_9_s.ALU_MODE=0;
  ALU w_tx_char_counter_10_s (
    .SUM(w_tx_char_counter[10]),
    .COUT(w_tx_char_counter_10_2),
    .I0(ff_tx_char_counter_start_of_line[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_9_2) 
);
defparam w_tx_char_counter_10_s.ALU_MODE=0;
  ALU w_tx_char_counter_11_s (
    .SUM(w_tx_char_counter[11]),
    .COUT(w_tx_char_counter_11_0_COUT),
    .I0(ff_tx_char_counter_start_of_line[11]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_10_2) 
);
defparam w_tx_char_counter_11_s.ALU_MODE=0;
  MUX2_LUT5 w_color_code_text12_3_s (
    .O(w_color_code_text12[3]),
    .I0(n86_2),
    .I1(w_tx_color_7_2),
    .S0(n83_3) 
);
  MUX2_LUT5 w_color_code_text12_2_s (
    .O(w_color_code_text12[2]),
    .I0(n87_2),
    .I1(w_tx_color_6_2),
    .S0(n83_3) 
);
  MUX2_LUT5 w_color_code_text12_1_s (
    .O(w_color_code_text12[1]),
    .I0(n88_2),
    .I1(w_tx_color_5_2),
    .S0(n83_3) 
);
  MUX2_LUT5 w_color_code_text12_0_s (
    .O(w_color_code_text12[0]),
    .I0(n89_2),
    .I1(w_tx_color_4_2),
    .S0(n83_3) 
);
  MUX2_LUT5 n241_s17 (
    .O(n241_20),
    .I0(n241_22),
    .I1(w_logical_vram_addr_nam[11]),
    .S0(n242_25) 
);
  MUX2_LUT5 n242_s17 (
    .O(n242_20),
    .I0(n242_22),
    .I1(w_logical_vram_addr_nam[10]),
    .S0(n242_25) 
);
  INV n819_s4 (
    .O(n819_9),
    .I(ff_blink_clk_cnt[0]) 
);
  INV n446_s7 (
    .O(n446_13),
    .I(w_dot_state[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_text12 */
module vdp_graphic123m (
  w_video_clk,
  n36_6,
  n1017_4,
  n1514_4,
  w_vdp_enable,
  n1018_6,
  n1554_5,
  n313_6,
  w_vram_data_Z,
  reg_r26_h_scroll_Z,
  w_pre_dot_counter_x,
  w_dot_state,
  w_eight_dot_state,
  reg_r2_pattern_name_Z_0,
  reg_r2_pattern_name_Z_1,
  reg_r2_pattern_name_Z_2,
  reg_r2_pattern_name_Z_3,
  reg_r2_pattern_name_Z_6,
  w_pre_dot_counter_y,
  reg_r4_pattern_generator_Z_0,
  reg_r4_pattern_generator_Z_1,
  reg_r4_pattern_generator_Z_2,
  reg_r4_pattern_generator_Z_5,
  reg_r0_disp_mode,
  reg_r10r3_color_Z_0,
  reg_r10r3_color_Z_1,
  reg_r10r3_color_Z_2,
  reg_r10r3_color_Z_3,
  reg_r10r3_color_Z_4,
  reg_r10r3_color_Z_5,
  reg_r10r3_color_Z_6,
  reg_r10r3_color_Z_7,
  reg_r10r3_color_Z_10,
  reg_r1_disp_mode,
  n520_4,
  n570_4,
  ff_pattern_generator_7_7,
  n586_6,
  ff_pattern_generator_7_9,
  w_vram_address_graphic123m_0,
  w_vram_address_graphic123m_1,
  w_vram_address_graphic123m_2,
  w_vram_address_graphic123m_3,
  w_vram_address_graphic123m_4,
  w_vram_address_graphic123m_5,
  w_vram_address_graphic123m_6,
  w_vram_address_graphic123m_7,
  w_vram_address_graphic123m_8,
  w_vram_address_graphic123m_9,
  w_vram_address_graphic123m_10,
  w_vram_address_graphic123m_11,
  w_vram_address_graphic123m_12,
  w_vram_address_graphic123m_13,
  w_vram_address_graphic123m_16,
  w_color_code_graphic123m
)
;
input w_video_clk;
input n36_6;
input n1017_4;
input n1514_4;
input w_vdp_enable;
input n1018_6;
input n1554_5;
input n313_6;
input [7:0] w_vram_data_Z;
input [7:3] reg_r26_h_scroll_Z;
input [7:3] w_pre_dot_counter_x;
input [1:0] w_dot_state;
input [2:0] w_eight_dot_state;
input reg_r2_pattern_name_Z_0;
input reg_r2_pattern_name_Z_1;
input reg_r2_pattern_name_Z_2;
input reg_r2_pattern_name_Z_3;
input reg_r2_pattern_name_Z_6;
input [7:0] w_pre_dot_counter_y;
input reg_r4_pattern_generator_Z_0;
input reg_r4_pattern_generator_Z_1;
input reg_r4_pattern_generator_Z_2;
input reg_r4_pattern_generator_Z_5;
input [3:1] reg_r0_disp_mode;
input reg_r10r3_color_Z_0;
input reg_r10r3_color_Z_1;
input reg_r10r3_color_Z_2;
input reg_r10r3_color_Z_3;
input reg_r10r3_color_Z_4;
input reg_r10r3_color_Z_5;
input reg_r10r3_color_Z_6;
input reg_r10r3_color_Z_7;
input reg_r10r3_color_Z_10;
input [1:0] reg_r1_disp_mode;
output n520_4;
output n570_4;
output ff_pattern_generator_7_7;
output n586_6;
output ff_pattern_generator_7_9;
output w_vram_address_graphic123m_0;
output w_vram_address_graphic123m_1;
output w_vram_address_graphic123m_2;
output w_vram_address_graphic123m_3;
output w_vram_address_graphic123m_4;
output w_vram_address_graphic123m_5;
output w_vram_address_graphic123m_6;
output w_vram_address_graphic123m_7;
output w_vram_address_graphic123m_8;
output w_vram_address_graphic123m_9;
output w_vram_address_graphic123m_10;
output w_vram_address_graphic123m_11;
output w_vram_address_graphic123m_12;
output w_vram_address_graphic123m_13;
output w_vram_address_graphic123m_16;
output [3:0] w_color_code_graphic123m;
wire n213_3;
wire n214_3;
wire n215_3;
wire n216_3;
wire n394_3;
wire n395_3;
wire n396_3;
wire n397_3;
wire n398_3;
wire n399_3;
wire n400_3;
wire n538_3;
wire ff_vram_address_13_5;
wire n127_11;
wire n128_11;
wire n129_11;
wire n130_11;
wire n131_11;
wire n132_11;
wire n133_11;
wire n134_11;
wire n135_11;
wire n136_11;
wire n137_11;
wire n138_11;
wire n139_11;
wire n140_11;
wire n124_11;
wire n213_4;
wire n554_4;
wire n127_12;
wire n128_12;
wire n128_13;
wire n129_12;
wire n129_13;
wire n130_12;
wire n131_12;
wire n132_12;
wire n133_12;
wire n134_12;
wire n135_12;
wire n136_12;
wire n136_13;
wire n137_12;
wire n138_12;
wire n138_13;
wire n139_12;
wire n139_13;
wire n140_12;
wire n140_13;
wire n124_12;
wire n213_5;
wire n127_13;
wire n128_14;
wire n129_14;
wire n130_13;
wire n131_13;
wire n132_13;
wire n133_13;
wire n134_13;
wire n138_14;
wire n139_14;
wire n140_14;
wire n570_6;
wire n394_6;
wire n554_6;
wire n401_8;
wire n124_15;
wire w_dot_counter_x_3_2;
wire w_dot_counter_x_4_2;
wire w_dot_counter_x_5_2;
wire w_dot_counter_x_6_2;
wire w_dot_counter_x_7_0_COUT;
wire [7:0] ff_pre_pattern_num;
wire [7:0] ff_pre_pattern_generator;
wire [7:0] ff_pre_color;
wire [7:0] ff_color;
wire [7:0] ff_pattern_generator;
wire [7:3] w_dot_counter_x;
wire VCC;
wire GND;
  LUT3 n520_s1 (
    .F(n520_4),
    .I0(w_vdp_enable),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]) 
);
defparam n520_s1.INIT=8'h80;
  LUT3 n213_s0 (
    .F(n213_3),
    .I0(ff_color[7]),
    .I1(ff_color[3]),
    .I2(n213_4) 
);
defparam n213_s0.INIT=8'hCA;
  LUT3 n214_s0 (
    .F(n214_3),
    .I0(ff_color[6]),
    .I1(ff_color[2]),
    .I2(n213_4) 
);
defparam n214_s0.INIT=8'hCA;
  LUT3 n215_s0 (
    .F(n215_3),
    .I0(ff_color[5]),
    .I1(ff_color[1]),
    .I2(n213_4) 
);
defparam n215_s0.INIT=8'hCA;
  LUT3 n216_s0 (
    .F(n216_3),
    .I0(ff_color[4]),
    .I1(ff_color[0]),
    .I2(n213_4) 
);
defparam n216_s0.INIT=8'hCA;
  LUT3 n394_s0 (
    .F(n394_3),
    .I0(ff_pre_pattern_generator[7]),
    .I1(ff_pattern_generator[6]),
    .I2(n394_6) 
);
defparam n394_s0.INIT=8'hAC;
  LUT3 n395_s0 (
    .F(n395_3),
    .I0(ff_pre_pattern_generator[6]),
    .I1(ff_pattern_generator[5]),
    .I2(n394_6) 
);
defparam n395_s0.INIT=8'hAC;
  LUT3 n396_s0 (
    .F(n396_3),
    .I0(ff_pre_pattern_generator[5]),
    .I1(ff_pattern_generator[4]),
    .I2(n394_6) 
);
defparam n396_s0.INIT=8'hAC;
  LUT3 n397_s0 (
    .F(n397_3),
    .I0(ff_pre_pattern_generator[4]),
    .I1(ff_pattern_generator[3]),
    .I2(n394_6) 
);
defparam n397_s0.INIT=8'hAC;
  LUT3 n398_s0 (
    .F(n398_3),
    .I0(ff_pre_pattern_generator[3]),
    .I1(ff_pattern_generator[2]),
    .I2(n394_6) 
);
defparam n398_s0.INIT=8'hAC;
  LUT3 n399_s0 (
    .F(n399_3),
    .I0(ff_pre_pattern_generator[2]),
    .I1(ff_pattern_generator[1]),
    .I2(n394_6) 
);
defparam n399_s0.INIT=8'hAC;
  LUT3 n400_s0 (
    .F(n400_3),
    .I0(ff_pre_pattern_generator[1]),
    .I1(ff_pattern_generator[0]),
    .I2(n394_6) 
);
defparam n400_s0.INIT=8'hAC;
  LUT4 n538_s0 (
    .F(n538_3),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]),
    .I3(n1018_6) 
);
defparam n538_s0.INIT=16'h1000;
  LUT4 ff_vram_address_13_s2 (
    .F(ff_vram_address_13_5),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]),
    .I3(n520_4) 
);
defparam ff_vram_address_13_s2.INIT=16'h0B00;
  LUT3 n127_s7 (
    .F(n127_11),
    .I0(n586_6),
    .I1(reg_r2_pattern_name_Z_3),
    .I2(n127_12) 
);
defparam n127_s7.INIT=8'hF8;
  LUT4 n128_s7 (
    .F(n128_11),
    .I0(n586_6),
    .I1(reg_r2_pattern_name_Z_2),
    .I2(n128_12),
    .I3(n128_13) 
);
defparam n128_s7.INIT=16'hFFF8;
  LUT4 n129_s7 (
    .F(n129_11),
    .I0(n586_6),
    .I1(reg_r2_pattern_name_Z_1),
    .I2(n129_12),
    .I3(n129_13) 
);
defparam n129_s7.INIT=16'hFFF8;
  LUT3 n130_s7 (
    .F(n130_11),
    .I0(n586_6),
    .I1(reg_r2_pattern_name_Z_0),
    .I2(n130_12) 
);
defparam n130_s7.INIT=8'hF8;
  LUT3 n131_s7 (
    .F(n131_11),
    .I0(n586_6),
    .I1(w_pre_dot_counter_y[7]),
    .I2(n131_12) 
);
defparam n131_s7.INIT=8'hF8;
  LUT3 n132_s7 (
    .F(n132_11),
    .I0(n586_6),
    .I1(w_pre_dot_counter_y[6]),
    .I2(n132_12) 
);
defparam n132_s7.INIT=8'hF8;
  LUT3 n133_s7 (
    .F(n133_11),
    .I0(n586_6),
    .I1(w_pre_dot_counter_y[5]),
    .I2(n133_12) 
);
defparam n133_s7.INIT=8'hF8;
  LUT3 n134_s7 (
    .F(n134_11),
    .I0(n586_6),
    .I1(w_pre_dot_counter_y[4]),
    .I2(n134_12) 
);
defparam n134_s7.INIT=8'hF8;
  LUT4 n135_s7 (
    .F(n135_11),
    .I0(n135_12),
    .I1(ff_pre_pattern_num[2]),
    .I2(w_pre_dot_counter_y[3]),
    .I3(n586_6) 
);
defparam n135_s7.INIT=16'hF444;
  LUT4 n136_s7 (
    .F(n136_11),
    .I0(ff_pre_pattern_num[7]),
    .I1(n554_4),
    .I2(n136_12),
    .I3(n136_13) 
);
defparam n136_s7.INIT=16'h80FF;
  LUT4 n137_s7 (
    .F(n137_11),
    .I0(ff_pre_pattern_num[6]),
    .I1(n554_4),
    .I2(n136_12),
    .I3(n137_12) 
);
defparam n137_s7.INIT=16'h80FF;
  LUT4 n138_s7 (
    .F(n138_11),
    .I0(n138_12),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]),
    .I3(n138_13) 
);
defparam n138_s7.INIT=16'h0310;
  LUT4 n139_s7 (
    .F(n139_11),
    .I0(n139_12),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]),
    .I3(n139_13) 
);
defparam n139_s7.INIT=16'h0310;
  LUT4 n140_s7 (
    .F(n140_11),
    .I0(n140_12),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]),
    .I3(n140_13) 
);
defparam n140_s7.INIT=16'h0310;
  LUT4 n124_s7 (
    .F(n124_11),
    .I0(n1554_5),
    .I1(reg_r4_pattern_generator_Z_5),
    .I2(n124_12),
    .I3(n124_15) 
);
defparam n124_s7.INIT=16'hFFF8;
  LUT3 n213_s1 (
    .F(n213_4),
    .I0(ff_pattern_generator[7]),
    .I1(w_eight_dot_state[2]),
    .I2(n213_5) 
);
defparam n213_s1.INIT=8'hC5;
  LUT3 n554_s1 (
    .F(n554_4),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[0]) 
);
defparam n554_s1.INIT=8'h40;
  LUT2 n570_s1 (
    .F(n570_4),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]) 
);
defparam n570_s1.INIT=4'h1;
  LUT2 ff_pattern_generator_7_s3 (
    .F(ff_pattern_generator_7_7),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]) 
);
defparam ff_pattern_generator_7_s3.INIT=4'h1;
  LUT4 n127_s8 (
    .F(n127_12),
    .I0(n213_5),
    .I1(n1554_5),
    .I2(n127_13),
    .I3(reg_r4_pattern_generator_Z_2) 
);
defparam n127_s8.INIT=16'hFC50;
  LUT4 n128_s8 (
    .F(n128_12),
    .I0(n136_12),
    .I1(w_pre_dot_counter_y[7]),
    .I2(n1554_5),
    .I3(reg_r4_pattern_generator_Z_1) 
);
defparam n128_s8.INIT=16'hE000;
  LUT4 n128_s9 (
    .F(n128_13),
    .I0(reg_r4_pattern_generator_Z_1),
    .I1(n128_14),
    .I2(n213_5),
    .I3(n554_4) 
);
defparam n128_s9.INIT=16'hAC00;
  LUT4 n129_s8 (
    .F(n129_12),
    .I0(n136_12),
    .I1(w_pre_dot_counter_y[6]),
    .I2(n1554_5),
    .I3(reg_r4_pattern_generator_Z_0) 
);
defparam n129_s8.INIT=16'hE000;
  LUT4 n129_s9 (
    .F(n129_13),
    .I0(reg_r4_pattern_generator_Z_0),
    .I1(n129_14),
    .I2(n213_5),
    .I3(n554_4) 
);
defparam n129_s9.INIT=16'hAC00;
  LUT4 n130_s8 (
    .F(n130_12),
    .I0(n136_12),
    .I1(n1554_5),
    .I2(n130_13),
    .I3(ff_pre_pattern_num[7]) 
);
defparam n130_s8.INIT=16'hFCA0;
  LUT4 n131_s8 (
    .F(n131_12),
    .I0(n136_12),
    .I1(n1554_5),
    .I2(n131_13),
    .I3(ff_pre_pattern_num[6]) 
);
defparam n131_s8.INIT=16'hFCA0;
  LUT4 n132_s8 (
    .F(n132_12),
    .I0(n136_12),
    .I1(n1554_5),
    .I2(n132_13),
    .I3(ff_pre_pattern_num[5]) 
);
defparam n132_s8.INIT=16'hFCA0;
  LUT4 n133_s8 (
    .F(n133_12),
    .I0(n136_12),
    .I1(n1554_5),
    .I2(n133_13),
    .I3(ff_pre_pattern_num[4]) 
);
defparam n133_s8.INIT=16'hFCA0;
  LUT4 n134_s8 (
    .F(n134_12),
    .I0(n136_12),
    .I1(n1554_5),
    .I2(n134_13),
    .I3(ff_pre_pattern_num[3]) 
);
defparam n134_s8.INIT=16'hFCA0;
  LUT3 n135_s8 (
    .F(n135_12),
    .I0(n136_12),
    .I1(n554_4),
    .I2(n1554_5) 
);
defparam n135_s8.INIT=8'h0B;
  LUT4 n136_s8 (
    .F(n136_12),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r0_disp_mode[3]),
    .I3(n313_6) 
);
defparam n136_s8.INIT=16'h0100;
  LUT4 n136_s9 (
    .F(n136_13),
    .I0(n586_6),
    .I1(w_dot_counter_x[7]),
    .I2(n135_12),
    .I3(ff_pre_pattern_num[1]) 
);
defparam n136_s9.INIT=16'h7077;
  LUT4 n137_s8 (
    .F(n137_12),
    .I0(n586_6),
    .I1(w_dot_counter_x[6]),
    .I2(n135_12),
    .I3(ff_pre_pattern_num[0]) 
);
defparam n137_s8.INIT=16'h7077;
  LUT3 n138_s8 (
    .F(n138_12),
    .I0(w_pre_dot_counter_y[4]),
    .I1(n138_14),
    .I2(n213_5) 
);
defparam n138_s8.INIT=8'h53;
  LUT4 n138_s9 (
    .F(n138_13),
    .I0(w_dot_counter_x[5]),
    .I1(w_pre_dot_counter_y[2]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n138_s9.INIT=16'h0CFA;
  LUT3 n139_s8 (
    .F(n139_12),
    .I0(w_pre_dot_counter_y[3]),
    .I1(n139_14),
    .I2(n213_5) 
);
defparam n139_s8.INIT=8'h53;
  LUT4 n139_s9 (
    .F(n139_13),
    .I0(w_dot_counter_x[4]),
    .I1(w_pre_dot_counter_y[1]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n139_s9.INIT=16'h0CFA;
  LUT3 n140_s8 (
    .F(n140_12),
    .I0(w_pre_dot_counter_y[2]),
    .I1(n140_14),
    .I2(n213_5) 
);
defparam n140_s8.INIT=8'h53;
  LUT4 n140_s9 (
    .F(n140_13),
    .I0(w_dot_counter_x[3]),
    .I1(w_pre_dot_counter_y[0]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n140_s9.INIT=16'h0CFA;
  LUT4 n124_s8 (
    .F(n124_12),
    .I0(reg_r10r3_color_Z_10),
    .I1(reg_r4_pattern_generator_Z_5),
    .I2(n213_5),
    .I3(n554_4) 
);
defparam n124_s8.INIT=16'hCA00;
  LUT4 n213_s2 (
    .F(n213_5),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r0_disp_mode[3]),
    .I3(reg_r1_disp_mode[0]) 
);
defparam n213_s2.INIT=16'h0100;
  LUT3 n127_s9 (
    .F(n127_13),
    .I0(reg_r10r3_color_Z_7),
    .I1(n213_5),
    .I2(n554_4) 
);
defparam n127_s9.INIT=8'hE0;
  LUT3 n128_s10 (
    .F(n128_14),
    .I0(n136_12),
    .I1(w_pre_dot_counter_y[7]),
    .I2(reg_r10r3_color_Z_6) 
);
defparam n128_s10.INIT=8'hE0;
  LUT3 n129_s10 (
    .F(n129_14),
    .I0(n136_12),
    .I1(w_pre_dot_counter_y[6]),
    .I2(reg_r10r3_color_Z_5) 
);
defparam n129_s10.INIT=8'hE0;
  LUT3 n130_s9 (
    .F(n130_13),
    .I0(n213_5),
    .I1(reg_r10r3_color_Z_4),
    .I2(n554_4) 
);
defparam n130_s9.INIT=8'hE0;
  LUT3 n131_s9 (
    .F(n131_13),
    .I0(n213_5),
    .I1(reg_r10r3_color_Z_3),
    .I2(n554_4) 
);
defparam n131_s9.INIT=8'hE0;
  LUT3 n132_s9 (
    .F(n132_13),
    .I0(n213_5),
    .I1(reg_r10r3_color_Z_2),
    .I2(n554_4) 
);
defparam n132_s9.INIT=8'hE0;
  LUT3 n133_s9 (
    .F(n133_13),
    .I0(n213_5),
    .I1(reg_r10r3_color_Z_1),
    .I2(n554_4) 
);
defparam n133_s9.INIT=8'hE0;
  LUT3 n134_s9 (
    .F(n134_13),
    .I0(n213_5),
    .I1(reg_r10r3_color_Z_0),
    .I2(n554_4) 
);
defparam n134_s9.INIT=8'hE0;
  LUT3 n138_s10 (
    .F(n138_14),
    .I0(w_pre_dot_counter_y[2]),
    .I1(ff_pre_pattern_num[5]),
    .I2(n136_12) 
);
defparam n138_s10.INIT=8'hCA;
  LUT3 n139_s10 (
    .F(n139_14),
    .I0(w_pre_dot_counter_y[1]),
    .I1(ff_pre_pattern_num[4]),
    .I2(n136_12) 
);
defparam n139_s10.INIT=8'hCA;
  LUT3 n140_s10 (
    .F(n140_14),
    .I0(w_pre_dot_counter_y[0]),
    .I1(ff_pre_pattern_num[3]),
    .I2(n136_12) 
);
defparam n140_s10.INIT=8'hCA;
  LUT3 n586_s2 (
    .F(n586_6),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]) 
);
defparam n586_s2.INIT=8'h01;
  LUT4 n570_s2 (
    .F(n570_6),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]),
    .I3(n1018_6) 
);
defparam n570_s2.INIT=16'h0200;
  LUT3 n394_s2 (
    .F(n394_6),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(n586_6) 
);
defparam n394_s2.INIT=8'h10;
  LUT3 ff_pattern_generator_7_s4 (
    .F(ff_pattern_generator_7_9),
    .I0(w_vdp_enable),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]) 
);
defparam ff_pattern_generator_7_s4.INIT=8'h02;
  LUT4 n554_s2 (
    .F(n554_6),
    .I0(n1018_6),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[0]) 
);
defparam n554_s2.INIT=16'h2000;
  LUT4 n401_s2 (
    .F(n401_8),
    .I0(ff_pre_pattern_generator[0]),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]),
    .I3(n586_6) 
);
defparam n401_s2.INIT=16'h0200;
  LUT4 n124_s10 (
    .F(n124_15),
    .I0(reg_r2_pattern_name_Z_6),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n124_s10.INIT=16'h0002;
  DFFRE ff_vram_address_13_s0 (
    .Q(w_vram_address_graphic123m_13),
    .D(n127_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_12_s0 (
    .Q(w_vram_address_graphic123m_12),
    .D(n128_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_11_s0 (
    .Q(w_vram_address_graphic123m_11),
    .D(n129_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_10_s0 (
    .Q(w_vram_address_graphic123m_10),
    .D(n130_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_9_s0 (
    .Q(w_vram_address_graphic123m_9),
    .D(n131_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_8_s0 (
    .Q(w_vram_address_graphic123m_8),
    .D(n132_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_7_s0 (
    .Q(w_vram_address_graphic123m_7),
    .D(n133_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_6_s0 (
    .Q(w_vram_address_graphic123m_6),
    .D(n134_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_5_s0 (
    .Q(w_vram_address_graphic123m_5),
    .D(n135_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_4_s0 (
    .Q(w_vram_address_graphic123m_4),
    .D(n136_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_3_s0 (
    .Q(w_vram_address_graphic123m_3),
    .D(n137_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_2_s0 (
    .Q(w_vram_address_graphic123m_2),
    .D(n138_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_1_s0 (
    .Q(w_vram_address_graphic123m_1),
    .D(n139_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_0_s0 (
    .Q(w_vram_address_graphic123m_0),
    .D(n140_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_5),
    .RESET(n36_6) 
);
  DFFRE ff_color_code_3_s0 (
    .Q(w_color_code_graphic123m[3]),
    .D(n213_3),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_code_2_s0 (
    .Q(w_color_code_graphic123m[2]),
    .D(n214_3),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_code_1_s0 (
    .Q(w_color_code_graphic123m[1]),
    .D(n215_3),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_code_0_s0 (
    .Q(w_color_code_graphic123m[0]),
    .D(n216_3),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_7_s0 (
    .Q(ff_pre_pattern_num[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(n538_3),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_6_s0 (
    .Q(ff_pre_pattern_num[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(n538_3),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_5_s0 (
    .Q(ff_pre_pattern_num[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(n538_3),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_4_s0 (
    .Q(ff_pre_pattern_num[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(n538_3),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_3_s0 (
    .Q(ff_pre_pattern_num[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(n538_3),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_2_s0 (
    .Q(ff_pre_pattern_num[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(n538_3),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_1_s0 (
    .Q(ff_pre_pattern_num[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(n538_3),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_0_s0 (
    .Q(ff_pre_pattern_num[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(n538_3),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_7_s0 (
    .Q(ff_pre_pattern_generator[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(n554_6),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_6_s0 (
    .Q(ff_pre_pattern_generator[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(n554_6),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_5_s0 (
    .Q(ff_pre_pattern_generator[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(n554_6),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_4_s0 (
    .Q(ff_pre_pattern_generator[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(n554_6),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_3_s0 (
    .Q(ff_pre_pattern_generator[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(n554_6),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_2_s0 (
    .Q(ff_pre_pattern_generator[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(n554_6),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_1_s0 (
    .Q(ff_pre_pattern_generator[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(n554_6),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_0_s0 (
    .Q(ff_pre_pattern_generator[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(n554_6),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_7_s0 (
    .Q(ff_pre_color[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(n570_6),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_6_s0 (
    .Q(ff_pre_color[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(n570_6),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_5_s0 (
    .Q(ff_pre_color[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(n570_6),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_4_s0 (
    .Q(ff_pre_color[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(n570_6),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_3_s0 (
    .Q(ff_pre_color[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(n570_6),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_2_s0 (
    .Q(ff_pre_color[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(n570_6),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_1_s0 (
    .Q(ff_pre_color[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(n570_6),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_0_s0 (
    .Q(ff_pre_color[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(n570_6),
    .RESET(n36_6) 
);
  DFFRE ff_color_7_s0 (
    .Q(ff_color[7]),
    .D(ff_pre_color[7]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_6_s0 (
    .Q(ff_color[6]),
    .D(ff_pre_color[6]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_5_s0 (
    .Q(ff_color[5]),
    .D(ff_pre_color[5]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_4_s0 (
    .Q(ff_color[4]),
    .D(ff_pre_color[4]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(ff_pre_color[3]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(ff_pre_color[2]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(ff_pre_color[1]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(ff_pre_color[0]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_7_s0 (
    .Q(ff_pattern_generator[7]),
    .D(n394_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_6_s0 (
    .Q(ff_pattern_generator[6]),
    .D(n395_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_5_s0 (
    .Q(ff_pattern_generator[5]),
    .D(n396_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_4_s0 (
    .Q(ff_pattern_generator[4]),
    .D(n397_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_3_s0 (
    .Q(ff_pattern_generator[3]),
    .D(n398_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_2_s0 (
    .Q(ff_pattern_generator[2]),
    .D(n399_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_1_s0 (
    .Q(ff_pattern_generator[1]),
    .D(n400_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_0_s0 (
    .Q(ff_pattern_generator[0]),
    .D(n401_8),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_16_s0 (
    .Q(w_vram_address_graphic123m_16),
    .D(n124_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_5),
    .RESET(n36_6) 
);
  ALU w_dot_counter_x_3_s (
    .SUM(w_dot_counter_x[3]),
    .COUT(w_dot_counter_x_3_2),
    .I0(reg_r26_h_scroll_Z[3]),
    .I1(w_pre_dot_counter_x[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_dot_counter_x_3_s.ALU_MODE=0;
  ALU w_dot_counter_x_4_s (
    .SUM(w_dot_counter_x[4]),
    .COUT(w_dot_counter_x_4_2),
    .I0(reg_r26_h_scroll_Z[4]),
    .I1(w_pre_dot_counter_x[4]),
    .I3(GND),
    .CIN(w_dot_counter_x_3_2) 
);
defparam w_dot_counter_x_4_s.ALU_MODE=0;
  ALU w_dot_counter_x_5_s (
    .SUM(w_dot_counter_x[5]),
    .COUT(w_dot_counter_x_5_2),
    .I0(reg_r26_h_scroll_Z[5]),
    .I1(w_pre_dot_counter_x[5]),
    .I3(GND),
    .CIN(w_dot_counter_x_4_2) 
);
defparam w_dot_counter_x_5_s.ALU_MODE=0;
  ALU w_dot_counter_x_6_s (
    .SUM(w_dot_counter_x[6]),
    .COUT(w_dot_counter_x_6_2),
    .I0(reg_r26_h_scroll_Z[6]),
    .I1(w_pre_dot_counter_x[6]),
    .I3(GND),
    .CIN(w_dot_counter_x_5_2) 
);
defparam w_dot_counter_x_6_s.ALU_MODE=0;
  ALU w_dot_counter_x_7_s (
    .SUM(w_dot_counter_x[7]),
    .COUT(w_dot_counter_x_7_0_COUT),
    .I0(reg_r26_h_scroll_Z[7]),
    .I1(w_pre_dot_counter_x[7]),
    .I3(GND),
    .CIN(w_dot_counter_x_6_2) 
);
defparam w_dot_counter_x_7_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_graphic123m */
module vdp_ram_256byte (
  w_video_clk,
  w_vdp_enable,
  w_ram_we,
  w_fifo_address,
  w_fifo_wdata,
  n13_5,
  w_fifo_rdata
)
;
input w_video_clk;
input w_vdp_enable;
input w_ram_we;
input [7:0] w_fifo_address;
input [7:0] w_fifo_wdata;
output n13_5;
output [7:0] w_fifo_rdata;
wire ff_we;
wire [7:0] ff_address;
wire [7:0] ff_d;
wire [31:8] DO;
wire VCC;
wire GND;
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(w_fifo_address[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(w_fifo_address[5]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(w_fifo_address[4]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(w_fifo_address[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_fifo_address[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_fifo_address[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_fifo_address[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(w_ram_we),
    .CLK(w_video_clk),
    .RESET(n13_5) 
);
  DFFE ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_fifo_wdata[7]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_fifo_wdata[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_fifo_wdata[5]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_fifo_wdata[4]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_fifo_wdata[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_fifo_wdata[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_fifo_wdata[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_fifo_wdata[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(w_fifo_address[7]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  SP ff_block_ram_ff_block_ram_0_0_s (
    .DO({DO[31:8],w_fifo_rdata[7:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({GND,GND,GND,ff_address[7:0],GND,GND,GND}),
    .WRE(ff_we),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_block_ram_ff_block_ram_0_0_s.BIT_WIDTH=8;
defparam ff_block_ram_ff_block_ram_0_0_s.BLK_SEL=3'b000;
defparam ff_block_ram_ff_block_ram_0_0_s.READ_MODE=1'b0;
defparam ff_block_ram_ff_block_ram_0_0_s.RESET_MODE="SYNC";
defparam ff_block_ram_ff_block_ram_0_0_s.WRITE_MODE=2'b00;
  INV n13_s2 (
    .O(n13_5),
    .I(w_vdp_enable) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_256byte */
module vdp_graphic4567 (
  w_video_clk,
  n36_6,
  n1017_4,
  w_vdp_enable,
  ff_pattern_generator_7_7,
  n1011_7,
  n1976_9,
  n1018_6,
  n586_6,
  reg_r25_yae_Z,
  n520_4,
  reg_r25_yjk_Z,
  n100_6,
  n570_4,
  n313_6,
  ff_pattern_generator_7_9,
  slot_reset_n_d,
  reg_r2_pattern_name_Z_0,
  reg_r2_pattern_name_Z_1,
  reg_r2_pattern_name_Z_2,
  reg_r2_pattern_name_Z_3,
  reg_r2_pattern_name_Z_6,
  w_pre_dot_counter_x,
  reg_r26_h_scroll_Z,
  ff_rdata,
  ff_dram_address,
  w_dot_state,
  w_eight_dot_state,
  reg_r0_disp_mode,
  w_pre_dot_counter_y,
  reg_r1_disp_mode,
  w_yjk_en,
  pcolorcode_7_6,
  n575_15,
  pcolorcode_7_10,
  n1514_4,
  n13_5,
  w_color_code_graphic4567,
  w_yjk_r,
  w_yjk_g,
  w_yjk_b,
  w_vram_address_graphic4567_0,
  w_vram_address_graphic4567_1,
  w_vram_address_graphic4567_2,
  w_vram_address_graphic4567_3,
  w_vram_address_graphic4567_4,
  w_vram_address_graphic4567_5,
  w_vram_address_graphic4567_6,
  w_vram_address_graphic4567_7,
  w_vram_address_graphic4567_8,
  w_vram_address_graphic4567_9,
  w_vram_address_graphic4567_10,
  w_vram_address_graphic4567_11,
  w_vram_address_graphic4567_12,
  w_vram_address_graphic4567_13,
  w_vram_address_graphic4567_16
)
;
input w_video_clk;
input n36_6;
input n1017_4;
input w_vdp_enable;
input ff_pattern_generator_7_7;
input n1011_7;
input n1976_9;
input n1018_6;
input n586_6;
input reg_r25_yae_Z;
input n520_4;
input reg_r25_yjk_Z;
input n100_6;
input n570_4;
input n313_6;
input ff_pattern_generator_7_9;
input slot_reset_n_d;
input reg_r2_pattern_name_Z_0;
input reg_r2_pattern_name_Z_1;
input reg_r2_pattern_name_Z_2;
input reg_r2_pattern_name_Z_3;
input reg_r2_pattern_name_Z_6;
input [7:0] w_pre_dot_counter_x;
input [7:3] reg_r26_h_scroll_Z;
input [15:0] ff_rdata;
input [16:16] ff_dram_address;
input [1:0] w_dot_state;
input [2:0] w_eight_dot_state;
input [3:1] reg_r0_disp_mode;
input [6:0] w_pre_dot_counter_y;
input [1:0] reg_r1_disp_mode;
output w_yjk_en;
output pcolorcode_7_6;
output n575_15;
output pcolorcode_7_10;
output n1514_4;
output n13_5;
output [7:0] w_color_code_graphic4567;
output [5:0] w_yjk_r;
output [5:0] w_yjk_g;
output [5:0] w_yjk_b;
output w_vram_address_graphic4567_0;
output w_vram_address_graphic4567_1;
output w_vram_address_graphic4567_2;
output w_vram_address_graphic4567_3;
output w_vram_address_graphic4567_4;
output w_vram_address_graphic4567_5;
output w_vram_address_graphic4567_6;
output w_vram_address_graphic4567_7;
output w_vram_address_graphic4567_8;
output w_vram_address_graphic4567_9;
output w_vram_address_graphic4567_10;
output w_vram_address_graphic4567_11;
output w_vram_address_graphic4567_12;
output w_vram_address_graphic4567_13;
output w_vram_address_graphic4567_16;
wire w_ram_we;
wire n576_8;
wire n577_8;
wire n578_8;
wire n579_8;
wire n990_14;
wire n991_14;
wire n992_14;
wire n993_14;
wire n994_14;
wire n102_4;
wire n110_4;
wire n118_4;
wire ff_fifo_write_address_7_6;
wire ff_fifo_read_address_7_6;
wire pcolorcode_7_4;
wire ff_fifo_write_7;
wire n995_18;
wire n510_8;
wire n575_12;
wire n574_12;
wire n573_12;
wire n572_13;
wire n454_13;
wire n453_13;
wire n452_13;
wire n451_13;
wire n450_13;
wire n449_13;
wire n448_13;
wire n447_13;
wire n370_6;
wire n367_6;
wire n850_6;
wire n849_6;
wire n848_6;
wire n847_6;
wire n844_6;
wire n838_6;
wire w_pix_7_4;
wire w_pix_6_4;
wire w_pix_5_4;
wire w_pix_4_4;
wire w_pix_3_4;
wire w_pix_2_4;
wire w_pix_1_4;
wire w_pix_0_4;
wire n576_9;
wire n576_10;
wire n577_9;
wire n578_9;
wire n579_9;
wire n990_15;
wire n991_15;
wire n992_15;
wire n993_15;
wire n994_15;
wire ff_fifo_read_address_7_7;
wire ff_fifo_write_8;
wire n451_14;
wire n450_14;
wire n448_14;
wire n447_14;
wire n369_7;
wire n368_7;
wire n366_7;
wire n365_7;
wire w_b_0_8;
wire w_b_2_8;
wire w_b_3_8;
wire w_b_4_8;
wire w_b_5_8;
wire ff_fifo_read_address_7_10;
wire n990_18;
wire ff_local_dot_counter_x_8_8;
wire n126_7;
wire n1344_5;
wire n365_9;
wire n366_9;
wire n368_9;
wire n369_9;
wire n371_8;
wire n372_8;
wire n600_6;
wire n851_8;
wire n852_8;
wire n853_8;
wire n854_8;
wire n855_8;
wire n856_8;
wire n857_8;
wire n858_8;
wire n859_8;
wire n860_8;
wire p_vram_address_16_7;
wire n996_21;
wire ff_fifo_write;
wire w_r_yjk_0_2;
wire w_r_yjk_1_2;
wire w_r_yjk_2_2;
wire w_r_yjk_3_2;
wire w_r_yjk_4_2;
wire w_r_yjk_5_2;
wire w_r_yjk_6_0_COUT;
wire w_g_yjk_0_2;
wire w_g_yjk_1_2;
wire w_g_yjk_2_2;
wire w_g_yjk_3_2;
wire w_g_yjk_4_2;
wire w_g_yjk_5_2;
wire w_g_yjk_6_0_COUT;
wire w_b_jk_1_2;
wire w_b_jk_2_2;
wire w_b_jk_3_2;
wire w_b_jk_4_2;
wire w_b_jk_5_2;
wire w_b_jk_6_2;
wire w_b_jk_7_0_COUT;
wire w_dot_counter_x_3_2;
wire w_dot_counter_x_4_2;
wire w_dot_counter_x_5_2;
wire w_dot_counter_x_6_2;
wire w_dot_counter_x_7_0_COUT;
wire w_b_y_2_3;
wire w_b_y_3_3;
wire w_b_y_4_3;
wire w_b_y_5_3;
wire w_b_yjkp_0_3;
wire n703_2;
wire n703_3;
wire n702_2;
wire n702_3;
wire n701_2;
wire n701_3;
wire n700_2;
wire n700_3;
wire n699_2;
wire n699_3;
wire n698_2;
wire n698_3;
wire n697_2;
wire n697_3;
wire n696_2;
wire n696_0_COUT;
wire [7:0] w_fifo_address;
wire [7:0] w_fifo_wdata;
wire [7:0] w_pix;
wire [5:0] w_b;
wire [5:0] w_g;
wire [5:0] w_r;
wire [7:0] ff_fifo3;
wire [7:0] ff_fifo2;
wire [7:0] ff_fifo1;
wire [7:0] ff_fifo0;
wire [7:0] ff_pix0;
wire [7:0] ff_pix1;
wire [7:0] ff_pix2;
wire [7:0] ff_pix3;
wire [7:0] ff_fifo_write_address;
wire [7:0] ff_fifo_read_address;
wire [3:0] ff_color_data;
wire [6:0] ff_pattern_name_base_address;
wire [7:1] ff_local_dot_counter_x;
wire [6:0] w_r_yjk;
wire [6:0] w_g_yjk;
wire [7:1] w_b_jk;
wire [7:3] w_dot_counter_x;
wire [7:2] w_b_y;
wire [0:0] w_b_yjkp;
wire [7:0] w_fifo_rdata;
wire VCC;
wire GND;
  LUT3 w_fifo_address_7_s0 (
    .F(w_fifo_address[7]),
    .I0(ff_fifo_write_address[7]),
    .I1(ff_fifo_read_address[7]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_7_s0.INIT=8'hAC;
  LUT3 w_fifo_address_6_s0 (
    .F(w_fifo_address[6]),
    .I0(ff_fifo_read_address[6]),
    .I1(ff_fifo_write_address[6]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_6_s0.INIT=8'hCA;
  LUT3 w_fifo_address_5_s0 (
    .F(w_fifo_address[5]),
    .I0(ff_fifo_read_address[5]),
    .I1(ff_fifo_write_address[5]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_5_s0.INIT=8'hCA;
  LUT3 w_fifo_address_4_s0 (
    .F(w_fifo_address[4]),
    .I0(ff_fifo_read_address[4]),
    .I1(ff_fifo_write_address[4]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_4_s0.INIT=8'hCA;
  LUT3 w_fifo_address_3_s0 (
    .F(w_fifo_address[3]),
    .I0(ff_fifo_read_address[3]),
    .I1(ff_fifo_write_address[3]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_3_s0.INIT=8'hCA;
  LUT3 w_fifo_address_2_s0 (
    .F(w_fifo_address[2]),
    .I0(ff_fifo_read_address[2]),
    .I1(ff_fifo_write_address[2]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_2_s0.INIT=8'hCA;
  LUT3 w_fifo_address_1_s0 (
    .F(w_fifo_address[1]),
    .I0(ff_fifo_read_address[1]),
    .I1(ff_fifo_write_address[1]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_1_s0.INIT=8'hCA;
  LUT3 w_fifo_address_0_s0 (
    .F(w_fifo_address[0]),
    .I0(ff_fifo_read_address[0]),
    .I1(ff_fifo_write_address[0]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_0_s0.INIT=8'hCA;
  LUT4 w_fifo_wdata_7_s0 (
    .F(w_fifo_wdata[7]),
    .I0(ff_rdata[7]),
    .I1(ff_rdata[15]),
    .I2(ff_dram_address[16]),
    .I3(w_dot_state[1]) 
);
defparam w_fifo_wdata_7_s0.INIT=16'hACCA;
  LUT4 w_fifo_wdata_6_s0 (
    .F(w_fifo_wdata[6]),
    .I0(ff_rdata[6]),
    .I1(ff_rdata[14]),
    .I2(ff_dram_address[16]),
    .I3(w_dot_state[1]) 
);
defparam w_fifo_wdata_6_s0.INIT=16'hACCA;
  LUT4 w_fifo_wdata_5_s0 (
    .F(w_fifo_wdata[5]),
    .I0(ff_rdata[5]),
    .I1(ff_rdata[13]),
    .I2(ff_dram_address[16]),
    .I3(w_dot_state[1]) 
);
defparam w_fifo_wdata_5_s0.INIT=16'hACCA;
  LUT4 w_fifo_wdata_4_s0 (
    .F(w_fifo_wdata[4]),
    .I0(ff_rdata[4]),
    .I1(ff_rdata[12]),
    .I2(ff_dram_address[16]),
    .I3(w_dot_state[1]) 
);
defparam w_fifo_wdata_4_s0.INIT=16'hACCA;
  LUT4 w_fifo_wdata_3_s0 (
    .F(w_fifo_wdata[3]),
    .I0(ff_rdata[3]),
    .I1(ff_rdata[11]),
    .I2(ff_dram_address[16]),
    .I3(w_dot_state[1]) 
);
defparam w_fifo_wdata_3_s0.INIT=16'hACCA;
  LUT4 w_fifo_wdata_2_s0 (
    .F(w_fifo_wdata[2]),
    .I0(ff_rdata[2]),
    .I1(ff_rdata[10]),
    .I2(ff_dram_address[16]),
    .I3(w_dot_state[1]) 
);
defparam w_fifo_wdata_2_s0.INIT=16'hACCA;
  LUT4 w_fifo_wdata_1_s0 (
    .F(w_fifo_wdata[1]),
    .I0(ff_rdata[1]),
    .I1(ff_rdata[9]),
    .I2(ff_dram_address[16]),
    .I3(w_dot_state[1]) 
);
defparam w_fifo_wdata_1_s0.INIT=16'hACCA;
  LUT4 w_fifo_wdata_0_s0 (
    .F(w_fifo_wdata[0]),
    .I0(ff_rdata[0]),
    .I1(ff_rdata[8]),
    .I2(ff_dram_address[16]),
    .I3(w_dot_state[1]) 
);
defparam w_fifo_wdata_0_s0.INIT=16'hACCA;
  LUT2 w_ram_we_s0 (
    .F(w_ram_we),
    .I0(w_vdp_enable),
    .I1(ff_fifo_write) 
);
defparam w_ram_we_s0.INIT=4'h8;
  LUT4 w_pix_7_s0 (
    .F(w_pix[7]),
    .I0(ff_pix1[7]),
    .I1(ff_pix3[7]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_7_4) 
);
defparam w_pix_7_s0.INIT=16'hA0CF;
  LUT4 w_pix_6_s0 (
    .F(w_pix[6]),
    .I0(ff_pix1[6]),
    .I1(ff_pix3[6]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_6_4) 
);
defparam w_pix_6_s0.INIT=16'hA0CF;
  LUT4 w_pix_5_s0 (
    .F(w_pix[5]),
    .I0(ff_pix1[5]),
    .I1(ff_pix3[5]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_5_4) 
);
defparam w_pix_5_s0.INIT=16'hCFA0;
  LUT4 w_pix_4_s0 (
    .F(w_pix[4]),
    .I0(ff_pix1[4]),
    .I1(ff_pix3[4]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_4_4) 
);
defparam w_pix_4_s0.INIT=16'hA0CF;
  LUT4 w_pix_3_s0 (
    .F(w_pix[3]),
    .I0(ff_pix1[3]),
    .I1(ff_pix3[3]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_3_4) 
);
defparam w_pix_3_s0.INIT=16'hA0CF;
  LUT4 w_pix_2_s0 (
    .F(w_pix[2]),
    .I0(ff_pix1[2]),
    .I1(ff_pix3[2]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_2_4) 
);
defparam w_pix_2_s0.INIT=16'hA0CF;
  LUT4 w_pix_1_s0 (
    .F(w_pix[1]),
    .I0(ff_pix1[1]),
    .I1(ff_pix3[1]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_1_4) 
);
defparam w_pix_1_s0.INIT=16'hA0CF;
  LUT4 w_pix_0_s0 (
    .F(w_pix[0]),
    .I0(ff_pix1[0]),
    .I1(ff_pix3[0]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_0_4) 
);
defparam w_pix_0_s0.INIT=16'hA0CF;
  LUT4 n576_s4 (
    .F(n576_8),
    .I0(w_pix[7]),
    .I1(n576_9),
    .I2(n576_10),
    .I3(w_dot_state[1]) 
);
defparam n576_s4.INIT=16'h33AC;
  LUT4 n577_s4 (
    .F(n577_8),
    .I0(w_pix[6]),
    .I1(n577_9),
    .I2(n576_10),
    .I3(w_dot_state[1]) 
);
defparam n577_s4.INIT=16'h33AC;
  LUT4 n578_s4 (
    .F(n578_8),
    .I0(w_pix[5]),
    .I1(n578_9),
    .I2(n576_10),
    .I3(w_dot_state[1]) 
);
defparam n578_s4.INIT=16'h33AC;
  LUT4 n579_s4 (
    .F(n579_8),
    .I0(w_pix[4]),
    .I1(n579_9),
    .I2(n576_10),
    .I3(w_dot_state[1]) 
);
defparam n579_s4.INIT=16'h33AC;
  LUT4 n990_s10 (
    .F(n990_14),
    .I0(w_dot_counter_x[7]),
    .I1(n990_15),
    .I2(ff_local_dot_counter_x[7]),
    .I3(n990_18) 
);
defparam n990_s10.INIT=16'h3CAA;
  LUT4 n991_s10 (
    .F(n991_14),
    .I0(w_dot_counter_x[6]),
    .I1(n991_15),
    .I2(ff_local_dot_counter_x[6]),
    .I3(n990_18) 
);
defparam n991_s10.INIT=16'h3CAA;
  LUT4 n992_s10 (
    .F(n992_14),
    .I0(w_dot_counter_x[5]),
    .I1(ff_local_dot_counter_x[5]),
    .I2(n992_15),
    .I3(n990_18) 
);
defparam n992_s10.INIT=16'h3CAA;
  LUT4 n993_s10 (
    .F(n993_14),
    .I0(w_dot_counter_x[4]),
    .I1(n993_15),
    .I2(ff_local_dot_counter_x[4]),
    .I3(n990_18) 
);
defparam n993_s10.INIT=16'h3CAA;
  LUT4 n994_s10 (
    .F(n994_14),
    .I0(w_dot_counter_x[3]),
    .I1(n994_15),
    .I2(ff_local_dot_counter_x[3]),
    .I3(n990_18) 
);
defparam n994_s10.INIT=16'h3CAA;
  LUT3 n102_s1 (
    .F(n102_4),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(n1017_4) 
);
defparam n102_s1.INIT=8'h80;
  LUT3 n110_s1 (
    .F(n110_4),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(n1017_4) 
);
defparam n110_s1.INIT=8'h40;
  LUT3 n118_s1 (
    .F(n118_4),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(n1017_4) 
);
defparam n118_s1.INIT=8'h40;
  LUT4 ff_fifo_write_address_7_s2 (
    .F(ff_fifo_write_address_7_6),
    .I0(ff_pattern_generator_7_7),
    .I1(w_ram_we),
    .I2(n1011_7),
    .I3(n1514_4) 
);
defparam ff_fifo_write_address_7_s2.INIT=16'hF444;
  LUT4 ff_fifo_read_address_7_s2 (
    .F(ff_fifo_read_address_7_6),
    .I0(n1976_9),
    .I1(w_eight_dot_state[0]),
    .I2(n1017_4),
    .I3(ff_fifo_read_address_7_7) 
);
defparam ff_fifo_read_address_7_s2.INIT=16'hFFB0;
  LUT4 pcolorcode_7_s2 (
    .F(pcolorcode_7_4),
    .I0(reg_r0_disp_mode[2]),
    .I1(n1018_6),
    .I2(pcolorcode_7_10),
    .I3(n1017_4) 
);
defparam pcolorcode_7_s2.INIT=16'hFF40;
  LUT4 ff_fifo_write_s3 (
    .F(ff_fifo_write_7),
    .I0(ff_fifo_write_8),
    .I1(w_dot_state[0]),
    .I2(w_dot_state[1]),
    .I3(w_vdp_enable) 
);
defparam ff_fifo_write_s3.INIT=16'hBE00;
  LUT3 n995_s12 (
    .F(n995_18),
    .I0(n990_18),
    .I1(ff_local_dot_counter_x[2]),
    .I2(ff_local_dot_counter_x[1]) 
);
defparam n995_s12.INIT=8'h28;
  LUT3 n510_s3 (
    .F(n510_8),
    .I0(n586_6),
    .I1(w_dot_state[0]),
    .I2(w_dot_state[1]) 
);
defparam n510_s3.INIT=8'hC1;
  LUT4 n575_s6 (
    .F(n575_12),
    .I0(w_dot_state[1]),
    .I1(reg_r25_yae_Z),
    .I2(n575_15),
    .I3(w_pix[4]) 
);
defparam n575_s6.INIT=16'h0100;
  LUT4 n574_s6 (
    .F(n574_12),
    .I0(w_dot_state[1]),
    .I1(reg_r25_yae_Z),
    .I2(n575_15),
    .I3(w_pix[5]) 
);
defparam n574_s6.INIT=16'h0100;
  LUT4 n573_s6 (
    .F(n573_12),
    .I0(w_dot_state[1]),
    .I1(reg_r25_yae_Z),
    .I2(n575_15),
    .I3(w_pix[6]) 
);
defparam n573_s6.INIT=16'h0100;
  LUT4 n572_s7 (
    .F(n572_13),
    .I0(w_dot_state[1]),
    .I1(reg_r25_yae_Z),
    .I2(n575_15),
    .I3(w_pix[7]) 
);
defparam n572_s7.INIT=16'h0100;
  LUT2 n454_s7 (
    .F(n454_13),
    .I0(w_dot_state[1]),
    .I1(ff_fifo_read_address[0]) 
);
defparam n454_s7.INIT=4'h1;
  LUT3 n453_s7 (
    .F(n453_13),
    .I0(w_dot_state[1]),
    .I1(ff_fifo_read_address[1]),
    .I2(ff_fifo_read_address[0]) 
);
defparam n453_s7.INIT=8'h14;
  LUT4 n452_s7 (
    .F(n452_13),
    .I0(ff_fifo_read_address[1]),
    .I1(ff_fifo_read_address[0]),
    .I2(w_dot_state[1]),
    .I3(ff_fifo_read_address[2]) 
);
defparam n452_s7.INIT=16'h0708;
  LUT3 n451_s7 (
    .F(n451_13),
    .I0(w_dot_state[1]),
    .I1(n451_14),
    .I2(ff_fifo_read_address[3]) 
);
defparam n451_s7.INIT=8'h14;
  LUT3 n450_s7 (
    .F(n450_13),
    .I0(w_dot_state[1]),
    .I1(ff_fifo_read_address[4]),
    .I2(n450_14) 
);
defparam n450_s7.INIT=8'h14;
  LUT4 n449_s7 (
    .F(n449_13),
    .I0(ff_fifo_read_address[4]),
    .I1(n450_14),
    .I2(w_dot_state[1]),
    .I3(ff_fifo_read_address[5]) 
);
defparam n449_s7.INIT=16'h0708;
  LUT3 n448_s7 (
    .F(n448_13),
    .I0(w_dot_state[1]),
    .I1(n448_14),
    .I2(ff_fifo_read_address[6]) 
);
defparam n448_s7.INIT=8'h14;
  LUT3 n447_s7 (
    .F(n447_13),
    .I0(w_dot_state[1]),
    .I1(n447_14),
    .I2(ff_fifo_read_address[7]) 
);
defparam n447_s7.INIT=8'h14;
  LUT4 n370_s1 (
    .F(n370_6),
    .I0(ff_fifo_write_address[1]),
    .I1(ff_fifo_write_address[0]),
    .I2(ff_pattern_generator_7_7),
    .I3(ff_fifo_write_address[2]) 
);
defparam n370_s1.INIT=16'h0708;
  LUT4 n367_s1 (
    .F(n367_6),
    .I0(ff_fifo_write_address[4]),
    .I1(n368_7),
    .I2(ff_pattern_generator_7_7),
    .I3(ff_fifo_write_address[5]) 
);
defparam n367_s1.INIT=16'h0708;
  LUT3 n850_s1 (
    .F(n850_6),
    .I0(w_pre_dot_counter_y[3]),
    .I1(ff_pattern_name_base_address[0]),
    .I2(n520_4) 
);
defparam n850_s1.INIT=8'h80;
  LUT3 n849_s1 (
    .F(n849_6),
    .I0(w_pre_dot_counter_y[4]),
    .I1(ff_pattern_name_base_address[1]),
    .I2(n520_4) 
);
defparam n849_s1.INIT=8'h80;
  LUT3 n848_s1 (
    .F(n848_6),
    .I0(ff_pattern_name_base_address[2]),
    .I1(w_pre_dot_counter_y[5]),
    .I2(n520_4) 
);
defparam n848_s1.INIT=8'h80;
  LUT3 n847_s1 (
    .F(n847_6),
    .I0(w_pre_dot_counter_y[6]),
    .I1(ff_pattern_name_base_address[3]),
    .I2(n520_4) 
);
defparam n847_s1.INIT=8'h80;
  LUT3 n844_s1 (
    .F(n844_6),
    .I0(n1976_9),
    .I1(n520_4),
    .I2(ff_pattern_name_base_address[6]) 
);
defparam n844_s1.INIT=8'h40;
  LUT3 n838_s1 (
    .F(n838_6),
    .I0(w_pix[3]),
    .I1(reg_r25_yae_Z),
    .I2(reg_r25_yjk_Z) 
);
defparam n838_s1.INIT=8'h70;
  LUT2 w_b_0_s2 (
    .F(w_b[0]),
    .I0(n696_2),
    .I1(w_b_0_8) 
);
defparam w_b_0_s2.INIT=4'h1;
  LUT4 w_b_1_s2 (
    .F(w_b[1]),
    .I0(w_b_0_8),
    .I1(n702_2),
    .I2(n703_2),
    .I3(n696_2) 
);
defparam w_b_1_s2.INIT=16'h007D;
  LUT4 w_b_2_s2 (
    .F(w_b[2]),
    .I0(w_b_0_8),
    .I1(w_b_2_8),
    .I2(n701_2),
    .I3(n696_2) 
);
defparam w_b_2_s2.INIT=16'h007D;
  LUT4 w_b_3_s2 (
    .F(w_b[3]),
    .I0(w_b_0_8),
    .I1(w_b_3_8),
    .I2(n700_2),
    .I3(n696_2) 
);
defparam w_b_3_s2.INIT=16'h007D;
  LUT4 w_b_4_s2 (
    .F(w_b[4]),
    .I0(w_b_0_8),
    .I1(n699_2),
    .I2(w_b_4_8),
    .I3(n696_2) 
);
defparam w_b_4_s2.INIT=16'h007D;
  LUT4 w_b_5_s2 (
    .F(w_b[5]),
    .I0(n696_2),
    .I1(n698_2),
    .I2(n697_2),
    .I3(w_b_5_8) 
);
defparam w_b_5_s2.INIT=16'h1554;
  LUT2 w_g_0_s2 (
    .F(w_g[0]),
    .I0(w_g_yjk[6]),
    .I1(w_g_yjk[5]) 
);
defparam w_g_0_s2.INIT=4'h4;
  LUT3 w_g_1_s2 (
    .F(w_g[1]),
    .I0(w_g_yjk[0]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_1_s2.INIT=8'h0E;
  LUT3 w_g_2_s2 (
    .F(w_g[2]),
    .I0(w_g_yjk[1]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_2_s2.INIT=8'h0E;
  LUT3 w_g_3_s2 (
    .F(w_g[3]),
    .I0(w_g_yjk[2]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_3_s2.INIT=8'h0E;
  LUT3 w_g_4_s2 (
    .F(w_g[4]),
    .I0(w_g_yjk[3]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_4_s2.INIT=8'h0E;
  LUT3 w_g_5_s2 (
    .F(w_g[5]),
    .I0(w_g_yjk[4]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_5_s2.INIT=8'h0E;
  LUT2 w_r_0_s2 (
    .F(w_r[0]),
    .I0(w_r_yjk[6]),
    .I1(w_r_yjk[5]) 
);
defparam w_r_0_s2.INIT=4'h4;
  LUT3 w_r_1_s2 (
    .F(w_r[1]),
    .I0(w_r_yjk[0]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_1_s2.INIT=8'h0E;
  LUT3 w_r_2_s2 (
    .F(w_r[2]),
    .I0(w_r_yjk[1]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_2_s2.INIT=8'h0E;
  LUT3 w_r_3_s2 (
    .F(w_r[3]),
    .I0(w_r_yjk[2]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_3_s2.INIT=8'h0E;
  LUT3 w_r_4_s2 (
    .F(w_r[4]),
    .I0(w_r_yjk[3]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_4_s2.INIT=8'h0E;
  LUT3 w_r_5_s2 (
    .F(w_r[5]),
    .I0(w_r_yjk[4]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_5_s2.INIT=8'h0E;
  LUT4 w_pix_7_s1 (
    .F(w_pix_7_4),
    .I0(ff_pix0[7]),
    .I1(ff_pix2[7]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_7_s1.INIT=16'h03F5;
  LUT4 w_pix_6_s1 (
    .F(w_pix_6_4),
    .I0(ff_pix0[6]),
    .I1(ff_pix2[6]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_6_s1.INIT=16'h03F5;
  LUT4 w_pix_5_s1 (
    .F(w_pix_5_4),
    .I0(ff_pix2[5]),
    .I1(ff_pix0[5]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_5_s1.INIT=16'hFA0C;
  LUT4 w_pix_4_s1 (
    .F(w_pix_4_4),
    .I0(ff_pix0[4]),
    .I1(ff_pix2[4]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_4_s1.INIT=16'h03F5;
  LUT4 w_pix_3_s1 (
    .F(w_pix_3_4),
    .I0(ff_pix0[3]),
    .I1(ff_pix2[3]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_3_s1.INIT=16'h03F5;
  LUT4 w_pix_2_s1 (
    .F(w_pix_2_4),
    .I0(ff_pix0[2]),
    .I1(ff_pix2[2]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_2_s1.INIT=16'h03F5;
  LUT4 w_pix_1_s1 (
    .F(w_pix_1_4),
    .I0(ff_pix0[1]),
    .I1(ff_pix2[1]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_1_s1.INIT=16'h03F5;
  LUT4 w_pix_0_s1 (
    .F(w_pix_0_4),
    .I0(ff_pix0[0]),
    .I1(ff_pix2[0]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_0_s1.INIT=16'h03F5;
  LUT4 n576_s5 (
    .F(n576_9),
    .I0(w_pix[3]),
    .I1(ff_color_data[3]),
    .I2(n1976_9),
    .I3(w_dot_state[1]) 
);
defparam n576_s5.INIT=16'h33AC;
  LUT4 n576_s6 (
    .F(n576_10),
    .I0(n575_15),
    .I1(reg_r25_yae_Z),
    .I2(n1976_9),
    .I3(w_eight_dot_state[0]) 
);
defparam n576_s6.INIT=16'hE0EE;
  LUT4 n577_s5 (
    .F(n577_9),
    .I0(w_pix[2]),
    .I1(ff_color_data[2]),
    .I2(n1976_9),
    .I3(w_dot_state[1]) 
);
defparam n577_s5.INIT=16'h33AC;
  LUT4 n578_s5 (
    .F(n578_9),
    .I0(w_pix[1]),
    .I1(ff_color_data[1]),
    .I2(n1976_9),
    .I3(w_dot_state[1]) 
);
defparam n578_s5.INIT=16'h33AC;
  LUT4 n579_s5 (
    .F(n579_9),
    .I0(w_pix[0]),
    .I1(ff_color_data[0]),
    .I2(n1976_9),
    .I3(w_dot_state[1]) 
);
defparam n579_s5.INIT=16'h33AC;
  LUT3 n990_s11 (
    .F(n990_15),
    .I0(ff_local_dot_counter_x[5]),
    .I1(ff_local_dot_counter_x[6]),
    .I2(n992_15) 
);
defparam n990_s11.INIT=8'h80;
  LUT2 n991_s11 (
    .F(n991_15),
    .I0(ff_local_dot_counter_x[5]),
    .I1(n992_15) 
);
defparam n991_s11.INIT=4'h8;
  LUT4 n992_s11 (
    .F(n992_15),
    .I0(ff_local_dot_counter_x[2]),
    .I1(ff_local_dot_counter_x[1]),
    .I2(ff_local_dot_counter_x[3]),
    .I3(ff_local_dot_counter_x[4]) 
);
defparam n992_s11.INIT=16'h8000;
  LUT3 n993_s11 (
    .F(n993_15),
    .I0(ff_local_dot_counter_x[2]),
    .I1(ff_local_dot_counter_x[1]),
    .I2(ff_local_dot_counter_x[3]) 
);
defparam n993_s11.INIT=8'h80;
  LUT2 n994_s11 (
    .F(n994_15),
    .I0(ff_local_dot_counter_x[2]),
    .I1(ff_local_dot_counter_x[1]) 
);
defparam n994_s11.INIT=4'h8;
  LUT4 ff_fifo_read_address_7_s3 (
    .F(ff_fifo_read_address_7_7),
    .I0(ff_fifo_read_address_7_10),
    .I1(w_pre_dot_counter_x[2]),
    .I2(n100_6),
    .I3(n1018_6) 
);
defparam ff_fifo_read_address_7_s3.INIT=16'h8000;
  LUT4 ff_fifo_write_s4 (
    .F(ff_fifo_write_8),
    .I0(pcolorcode_7_10),
    .I1(w_eight_dot_state[2]),
    .I2(w_dot_state[0]),
    .I3(n570_4) 
);
defparam ff_fifo_write_s4.INIT=16'h8F23;
  LUT3 n451_s8 (
    .F(n451_14),
    .I0(ff_fifo_read_address[2]),
    .I1(ff_fifo_read_address[1]),
    .I2(ff_fifo_read_address[0]) 
);
defparam n451_s8.INIT=8'h80;
  LUT4 n450_s8 (
    .F(n450_14),
    .I0(ff_fifo_read_address[3]),
    .I1(ff_fifo_read_address[2]),
    .I2(ff_fifo_read_address[1]),
    .I3(ff_fifo_read_address[0]) 
);
defparam n450_s8.INIT=16'h8000;
  LUT3 n448_s8 (
    .F(n448_14),
    .I0(ff_fifo_read_address[5]),
    .I1(ff_fifo_read_address[4]),
    .I2(n450_14) 
);
defparam n448_s8.INIT=8'h80;
  LUT4 n447_s8 (
    .F(n447_14),
    .I0(ff_fifo_read_address[6]),
    .I1(ff_fifo_read_address[5]),
    .I2(ff_fifo_read_address[4]),
    .I3(n450_14) 
);
defparam n447_s8.INIT=16'h8000;
  LUT3 n369_s2 (
    .F(n369_7),
    .I0(ff_fifo_write_address[2]),
    .I1(ff_fifo_write_address[1]),
    .I2(ff_fifo_write_address[0]) 
);
defparam n369_s2.INIT=8'h80;
  LUT4 n368_s2 (
    .F(n368_7),
    .I0(ff_fifo_write_address[3]),
    .I1(ff_fifo_write_address[2]),
    .I2(ff_fifo_write_address[1]),
    .I3(ff_fifo_write_address[0]) 
);
defparam n368_s2.INIT=16'h8000;
  LUT3 n366_s2 (
    .F(n366_7),
    .I0(ff_fifo_write_address[5]),
    .I1(ff_fifo_write_address[4]),
    .I2(n368_7) 
);
defparam n366_s2.INIT=8'h80;
  LUT4 n365_s2 (
    .F(n365_7),
    .I0(ff_fifo_write_address[6]),
    .I1(ff_fifo_write_address[5]),
    .I2(ff_fifo_write_address[4]),
    .I3(n368_7) 
);
defparam n365_s2.INIT=16'h8000;
  LUT4 w_b_0_s3 (
    .F(w_b_0_8),
    .I0(n699_2),
    .I1(n698_2),
    .I2(w_b_4_8),
    .I3(n697_2) 
);
defparam w_b_0_s3.INIT=16'h807F;
  LUT2 w_b_2_s3 (
    .F(w_b_2_8),
    .I0(n702_2),
    .I1(n703_2) 
);
defparam w_b_2_s3.INIT=4'h8;
  LUT3 w_b_3_s3 (
    .F(w_b_3_8),
    .I0(n702_2),
    .I1(n703_2),
    .I2(n701_2) 
);
defparam w_b_3_s3.INIT=8'h80;
  LUT4 w_b_4_s3 (
    .F(w_b_4_8),
    .I0(n702_2),
    .I1(n703_2),
    .I2(n701_2),
    .I3(n700_2) 
);
defparam w_b_4_s3.INIT=16'h8000;
  LUT2 w_b_5_s3 (
    .F(w_b_5_8),
    .I0(n699_2),
    .I1(w_b_4_8) 
);
defparam w_b_5_s3.INIT=4'h8;
  LUT2 pcolorcode_7_s4 (
    .F(pcolorcode_7_6),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[3]) 
);
defparam pcolorcode_7_s4.INIT=4'h8;
  LUT3 ff_fifo_read_address_7_s5 (
    .F(ff_fifo_read_address_7_10),
    .I0(w_pre_dot_counter_x[3]),
    .I1(w_pre_dot_counter_x[0]),
    .I2(w_pre_dot_counter_x[1]) 
);
defparam ff_fifo_read_address_7_s5.INIT=8'h01;
  LUT4 n575_s8 (
    .F(n575_15),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[3]),
    .I2(reg_r0_disp_mode[2]),
    .I3(n313_6) 
);
defparam n575_s8.INIT=16'h2C00;
  LUT3 n990_s13 (
    .F(n990_18),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]) 
);
defparam n990_s13.INIT=8'h56;
  LUT4 ff_local_dot_counter_x_8_s3 (
    .F(ff_local_dot_counter_x_8_8),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[2]),
    .I3(ff_pattern_generator_7_9) 
);
defparam ff_local_dot_counter_x_8_s3.INIT=16'h1F00;
  LUT3 n126_s3 (
    .F(n126_7),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(n1017_4) 
);
defparam n126_s3.INIT=8'h10;
  LUT3 n1344_s1 (
    .F(n1344_5),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(ff_pattern_generator_7_9) 
);
defparam n1344_s1.INIT=8'h10;
  LUT4 n365_s3 (
    .F(n365_9),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(n365_7),
    .I3(ff_fifo_write_address[7]) 
);
defparam n365_s3.INIT=16'h0EE0;
  LUT4 n366_s3 (
    .F(n366_9),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(n366_7),
    .I3(ff_fifo_write_address[6]) 
);
defparam n366_s3.INIT=16'h0EE0;
  LUT4 n368_s3 (
    .F(n368_9),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(ff_fifo_write_address[4]),
    .I3(n368_7) 
);
defparam n368_s3.INIT=16'h0EE0;
  LUT4 n369_s3 (
    .F(n369_9),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(n369_7),
    .I3(ff_fifo_write_address[3]) 
);
defparam n369_s3.INIT=16'h0EE0;
  LUT4 n371_s2 (
    .F(n371_8),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(ff_fifo_write_address[1]),
    .I3(ff_fifo_write_address[0]) 
);
defparam n371_s2.INIT=16'h0EE0;
  LUT3 n372_s2 (
    .F(n372_8),
    .I0(ff_fifo_write_address[0]),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]) 
);
defparam n372_s2.INIT=8'h54;
  LUT4 pcolorcode_7_s6 (
    .F(pcolorcode_7_10),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[1]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam pcolorcode_7_s6.INIT=16'h1000;
  LUT4 n600_s2 (
    .F(n600_6),
    .I0(w_dot_state[1]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[0]),
    .I3(n576_10) 
);
defparam n600_s2.INIT=16'h4000;
  LUT4 n851_s2 (
    .F(n851_8),
    .I0(w_pre_dot_counter_y[2]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n851_s2.INIT=16'h8000;
  LUT4 n852_s2 (
    .F(n852_8),
    .I0(w_pre_dot_counter_y[1]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n852_s2.INIT=16'h8000;
  LUT4 n853_s2 (
    .F(n853_8),
    .I0(w_pre_dot_counter_y[0]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n853_s2.INIT=16'h8000;
  LUT4 n854_s2 (
    .F(n854_8),
    .I0(ff_local_dot_counter_x[7]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n854_s2.INIT=16'h8000;
  LUT4 n855_s2 (
    .F(n855_8),
    .I0(ff_local_dot_counter_x[6]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n855_s2.INIT=16'h8000;
  LUT4 n856_s2 (
    .F(n856_8),
    .I0(ff_local_dot_counter_x[5]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n856_s2.INIT=16'h8000;
  LUT4 n857_s2 (
    .F(n857_8),
    .I0(ff_local_dot_counter_x[4]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n857_s2.INIT=16'h8000;
  LUT4 n858_s2 (
    .F(n858_8),
    .I0(ff_local_dot_counter_x[3]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n858_s2.INIT=16'h8000;
  LUT4 n859_s2 (
    .F(n859_8),
    .I0(ff_local_dot_counter_x[2]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n859_s2.INIT=16'h8000;
  LUT4 n860_s2 (
    .F(n860_8),
    .I0(ff_local_dot_counter_x[1]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n860_s2.INIT=16'h8000;
  LUT4 p_vram_address_16_s4 (
    .F(p_vram_address_16_7),
    .I0(w_vdp_enable),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]),
    .I3(slot_reset_n_d) 
);
defparam p_vram_address_16_s4.INIT=16'h80FF;
  LUT4 n996_s14 (
    .F(n996_21),
    .I0(ff_local_dot_counter_x[1]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n996_s14.INIT=16'h1114;
  LUT4 n1514_s0 (
    .F(n1514_4),
    .I0(w_vdp_enable),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]),
    .I3(n586_6) 
);
defparam n1514_s0.INIT=16'h0200;
  DFFE ff_fifo3_6_s0 (
    .Q(ff_fifo3[6]),
    .D(w_fifo_rdata[6]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE ff_fifo3_5_s0 (
    .Q(ff_fifo3[5]),
    .D(w_fifo_rdata[5]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE ff_fifo3_4_s0 (
    .Q(ff_fifo3[4]),
    .D(w_fifo_rdata[4]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE ff_fifo3_3_s0 (
    .Q(ff_fifo3[3]),
    .D(w_fifo_rdata[3]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE ff_fifo3_2_s0 (
    .Q(ff_fifo3[2]),
    .D(w_fifo_rdata[2]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE ff_fifo3_1_s0 (
    .Q(ff_fifo3[1]),
    .D(w_fifo_rdata[1]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE ff_fifo3_0_s0 (
    .Q(ff_fifo3[0]),
    .D(w_fifo_rdata[0]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE ff_fifo2_7_s0 (
    .Q(ff_fifo2[7]),
    .D(w_fifo_rdata[7]),
    .CLK(w_video_clk),
    .CE(n110_4) 
);
  DFFE ff_fifo2_6_s0 (
    .Q(ff_fifo2[6]),
    .D(w_fifo_rdata[6]),
    .CLK(w_video_clk),
    .CE(n110_4) 
);
  DFFE ff_fifo2_5_s0 (
    .Q(ff_fifo2[5]),
    .D(w_fifo_rdata[5]),
    .CLK(w_video_clk),
    .CE(n110_4) 
);
  DFFE ff_fifo2_4_s0 (
    .Q(ff_fifo2[4]),
    .D(w_fifo_rdata[4]),
    .CLK(w_video_clk),
    .CE(n110_4) 
);
  DFFE ff_fifo2_3_s0 (
    .Q(ff_fifo2[3]),
    .D(w_fifo_rdata[3]),
    .CLK(w_video_clk),
    .CE(n110_4) 
);
  DFFE ff_fifo2_2_s0 (
    .Q(ff_fifo2[2]),
    .D(w_fifo_rdata[2]),
    .CLK(w_video_clk),
    .CE(n110_4) 
);
  DFFE ff_fifo2_1_s0 (
    .Q(ff_fifo2[1]),
    .D(w_fifo_rdata[1]),
    .CLK(w_video_clk),
    .CE(n110_4) 
);
  DFFE ff_fifo2_0_s0 (
    .Q(ff_fifo2[0]),
    .D(w_fifo_rdata[0]),
    .CLK(w_video_clk),
    .CE(n110_4) 
);
  DFFE ff_fifo1_7_s0 (
    .Q(ff_fifo1[7]),
    .D(w_fifo_rdata[7]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_6_s0 (
    .Q(ff_fifo1[6]),
    .D(w_fifo_rdata[6]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_5_s0 (
    .Q(ff_fifo1[5]),
    .D(w_fifo_rdata[5]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_4_s0 (
    .Q(ff_fifo1[4]),
    .D(w_fifo_rdata[4]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_3_s0 (
    .Q(ff_fifo1[3]),
    .D(w_fifo_rdata[3]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_2_s0 (
    .Q(ff_fifo1[2]),
    .D(w_fifo_rdata[2]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_1_s0 (
    .Q(ff_fifo1[1]),
    .D(w_fifo_rdata[1]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_0_s0 (
    .Q(ff_fifo1[0]),
    .D(w_fifo_rdata[0]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo0_7_s0 (
    .Q(ff_fifo0[7]),
    .D(w_fifo_rdata[7]),
    .CLK(w_video_clk),
    .CE(n126_7) 
);
  DFFE ff_fifo0_6_s0 (
    .Q(ff_fifo0[6]),
    .D(w_fifo_rdata[6]),
    .CLK(w_video_clk),
    .CE(n126_7) 
);
  DFFE ff_fifo0_5_s0 (
    .Q(ff_fifo0[5]),
    .D(w_fifo_rdata[5]),
    .CLK(w_video_clk),
    .CE(n126_7) 
);
  DFFE ff_fifo0_4_s0 (
    .Q(ff_fifo0[4]),
    .D(w_fifo_rdata[4]),
    .CLK(w_video_clk),
    .CE(n126_7) 
);
  DFFE ff_fifo0_3_s0 (
    .Q(ff_fifo0[3]),
    .D(w_fifo_rdata[3]),
    .CLK(w_video_clk),
    .CE(n126_7) 
);
  DFFE ff_fifo0_2_s0 (
    .Q(ff_fifo0[2]),
    .D(w_fifo_rdata[2]),
    .CLK(w_video_clk),
    .CE(n126_7) 
);
  DFFE ff_fifo0_1_s0 (
    .Q(ff_fifo0[1]),
    .D(w_fifo_rdata[1]),
    .CLK(w_video_clk),
    .CE(n126_7) 
);
  DFFE ff_fifo0_0_s0 (
    .Q(ff_fifo0[0]),
    .D(w_fifo_rdata[0]),
    .CLK(w_video_clk),
    .CE(n126_7) 
);
  DFFE ff_pix0_7_s0 (
    .Q(ff_pix0[7]),
    .D(ff_fifo0[7]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix0_6_s0 (
    .Q(ff_pix0[6]),
    .D(ff_fifo0[6]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix0_5_s0 (
    .Q(ff_pix0[5]),
    .D(ff_fifo0[5]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix0_4_s0 (
    .Q(ff_pix0[4]),
    .D(ff_fifo0[4]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix0_3_s0 (
    .Q(ff_pix0[3]),
    .D(ff_fifo0[3]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix0_2_s0 (
    .Q(ff_pix0[2]),
    .D(ff_fifo0[2]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix0_1_s0 (
    .Q(ff_pix0[1]),
    .D(ff_fifo0[1]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix0_0_s0 (
    .Q(ff_pix0[0]),
    .D(ff_fifo0[0]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix1_7_s0 (
    .Q(ff_pix1[7]),
    .D(ff_fifo1[7]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix1_6_s0 (
    .Q(ff_pix1[6]),
    .D(ff_fifo1[6]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix1_5_s0 (
    .Q(ff_pix1[5]),
    .D(ff_fifo1[5]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix1_4_s0 (
    .Q(ff_pix1[4]),
    .D(ff_fifo1[4]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix1_3_s0 (
    .Q(ff_pix1[3]),
    .D(ff_fifo1[3]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix1_2_s0 (
    .Q(ff_pix1[2]),
    .D(ff_fifo1[2]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix1_1_s0 (
    .Q(ff_pix1[1]),
    .D(ff_fifo1[1]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix1_0_s0 (
    .Q(ff_pix1[0]),
    .D(ff_fifo1[0]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix2_7_s0 (
    .Q(ff_pix2[7]),
    .D(ff_fifo2[7]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix2_6_s0 (
    .Q(ff_pix2[6]),
    .D(ff_fifo2[6]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix2_5_s0 (
    .Q(ff_pix2[5]),
    .D(ff_fifo2[5]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix2_4_s0 (
    .Q(ff_pix2[4]),
    .D(ff_fifo2[4]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix2_3_s0 (
    .Q(ff_pix2[3]),
    .D(ff_fifo2[3]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix2_2_s0 (
    .Q(ff_pix2[2]),
    .D(ff_fifo2[2]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix2_1_s0 (
    .Q(ff_pix2[1]),
    .D(ff_fifo2[1]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix2_0_s0 (
    .Q(ff_pix2[0]),
    .D(ff_fifo2[0]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix3_7_s0 (
    .Q(ff_pix3[7]),
    .D(ff_fifo3[7]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix3_6_s0 (
    .Q(ff_pix3[6]),
    .D(ff_fifo3[6]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix3_5_s0 (
    .Q(ff_pix3[5]),
    .D(ff_fifo3[5]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix3_4_s0 (
    .Q(ff_pix3[4]),
    .D(ff_fifo3[4]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix3_3_s0 (
    .Q(ff_pix3[3]),
    .D(ff_fifo3[3]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix3_2_s0 (
    .Q(ff_pix3[2]),
    .D(ff_fifo3[2]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix3_1_s0 (
    .Q(ff_pix3[1]),
    .D(ff_fifo3[1]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFE ff_pix3_0_s0 (
    .Q(ff_pix3[0]),
    .D(ff_fifo3[0]),
    .CLK(w_video_clk),
    .CE(n1344_5) 
);
  DFFRE ff_fifo_write_address_7_s0 (
    .Q(ff_fifo_write_address[7]),
    .D(n365_9),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_6_s0 (
    .Q(ff_fifo_write_address[6]),
    .D(n366_9),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_5_s0 (
    .Q(ff_fifo_write_address[5]),
    .D(n367_6),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_4_s0 (
    .Q(ff_fifo_write_address[4]),
    .D(n368_9),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_3_s0 (
    .Q(ff_fifo_write_address[3]),
    .D(n369_9),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_2_s0 (
    .Q(ff_fifo_write_address[2]),
    .D(n370_6),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_1_s0 (
    .Q(ff_fifo_write_address[1]),
    .D(n371_8),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_0_s0 (
    .Q(ff_fifo_write_address[0]),
    .D(n372_8),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_7_s0 (
    .Q(ff_fifo_read_address[7]),
    .D(n447_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_6_s0 (
    .Q(ff_fifo_read_address[6]),
    .D(n448_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_5_s0 (
    .Q(ff_fifo_read_address[5]),
    .D(n449_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_4_s0 (
    .Q(ff_fifo_read_address[4]),
    .D(n450_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_3_s0 (
    .Q(ff_fifo_read_address[3]),
    .D(n451_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_2_s0 (
    .Q(ff_fifo_read_address[2]),
    .D(n452_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_1_s0 (
    .Q(ff_fifo_read_address[1]),
    .D(n453_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_0_s0 (
    .Q(ff_fifo_read_address[0]),
    .D(n454_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_s0 (
    .Q(ff_fifo_write),
    .D(n510_8),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_7),
    .RESET(n36_6) 
);
  DFFRE ff_color_data_3_s0 (
    .Q(ff_color_data[3]),
    .D(w_pix[3]),
    .CLK(w_video_clk),
    .CE(n600_6),
    .RESET(n36_6) 
);
  DFFRE ff_color_data_2_s0 (
    .Q(ff_color_data[2]),
    .D(w_pix[2]),
    .CLK(w_video_clk),
    .CE(n600_6),
    .RESET(n36_6) 
);
  DFFRE ff_color_data_1_s0 (
    .Q(ff_color_data[1]),
    .D(w_pix[1]),
    .CLK(w_video_clk),
    .CE(n600_6),
    .RESET(n36_6) 
);
  DFFRE ff_color_data_0_s0 (
    .Q(ff_color_data[0]),
    .D(w_pix[0]),
    .CLK(w_video_clk),
    .CE(n600_6),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_7_s0 (
    .Q(w_color_code_graphic4567[7]),
    .D(n572_13),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_6_s0 (
    .Q(w_color_code_graphic4567[6]),
    .D(n573_12),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_5_s0 (
    .Q(w_color_code_graphic4567[5]),
    .D(n574_12),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_4_s0 (
    .Q(w_color_code_graphic4567[4]),
    .D(n575_12),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_3_s0 (
    .Q(w_color_code_graphic4567[3]),
    .D(n576_8),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_2_s0 (
    .Q(w_color_code_graphic4567[2]),
    .D(n577_8),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_1_s0 (
    .Q(w_color_code_graphic4567[1]),
    .D(n578_8),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_0_s0 (
    .Q(w_color_code_graphic4567[0]),
    .D(n579_8),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_r_5_s0 (
    .Q(w_yjk_r[5]),
    .D(w_r[5]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_r_4_s0 (
    .Q(w_yjk_r[4]),
    .D(w_r[4]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_r_3_s0 (
    .Q(w_yjk_r[3]),
    .D(w_r[3]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_r_2_s0 (
    .Q(w_yjk_r[2]),
    .D(w_r[2]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_r_1_s0 (
    .Q(w_yjk_r[1]),
    .D(w_r[1]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_r_0_s0 (
    .Q(w_yjk_r[0]),
    .D(w_r[0]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_g_5_s0 (
    .Q(w_yjk_g[5]),
    .D(w_g[5]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_g_4_s0 (
    .Q(w_yjk_g[4]),
    .D(w_g[4]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_g_3_s0 (
    .Q(w_yjk_g[3]),
    .D(w_g[3]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_g_2_s0 (
    .Q(w_yjk_g[2]),
    .D(w_g[2]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_g_1_s0 (
    .Q(w_yjk_g[1]),
    .D(w_g[1]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_g_0_s0 (
    .Q(w_yjk_g[0]),
    .D(w_g[0]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_b_5_s0 (
    .Q(w_yjk_b[5]),
    .D(w_b[5]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_b_4_s0 (
    .Q(w_yjk_b[4]),
    .D(w_b[4]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_b_3_s0 (
    .Q(w_yjk_b[3]),
    .D(w_b[3]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_b_2_s0 (
    .Q(w_yjk_b[2]),
    .D(w_b[2]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_b_1_s0 (
    .Q(w_yjk_b[1]),
    .D(w_b[1]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_b_0_s0 (
    .Q(w_yjk_b[0]),
    .D(w_b[0]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_en_s0 (
    .Q(w_yjk_en),
    .D(n838_6),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_name_base_address_6_s0 (
    .Q(ff_pattern_name_base_address[6]),
    .D(reg_r2_pattern_name_Z_6),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_name_base_address_3_s0 (
    .Q(ff_pattern_name_base_address[3]),
    .D(reg_r2_pattern_name_Z_3),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_name_base_address_2_s0 (
    .Q(ff_pattern_name_base_address[2]),
    .D(reg_r2_pattern_name_Z_2),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_name_base_address_1_s0 (
    .Q(ff_pattern_name_base_address[1]),
    .D(reg_r2_pattern_name_Z_1),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_name_base_address_0_s0 (
    .Q(ff_pattern_name_base_address[0]),
    .D(reg_r2_pattern_name_Z_0),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_7_s0 (
    .Q(ff_local_dot_counter_x[7]),
    .D(n990_14),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_8),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_6_s0 (
    .Q(ff_local_dot_counter_x[6]),
    .D(n991_14),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_8),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_5_s0 (
    .Q(ff_local_dot_counter_x[5]),
    .D(n992_14),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_8),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_4_s0 (
    .Q(ff_local_dot_counter_x[4]),
    .D(n993_14),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_8),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_3_s0 (
    .Q(ff_local_dot_counter_x[3]),
    .D(n994_14),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_8),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_2_s0 (
    .Q(ff_local_dot_counter_x[2]),
    .D(n995_18),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_8),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_1_s0 (
    .Q(ff_local_dot_counter_x[1]),
    .D(n996_21),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_8),
    .RESET(n36_6) 
);
  DFFE ff_fifo3_7_s0 (
    .Q(ff_fifo3[7]),
    .D(w_fifo_rdata[7]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE p_vram_address_16_s1 (
    .Q(w_vram_address_graphic4567_16),
    .D(n844_6),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_16_s1.INIT=1'b0;
  DFFE p_vram_address_13_s1 (
    .Q(w_vram_address_graphic4567_13),
    .D(n847_6),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_13_s1.INIT=1'b0;
  DFFE p_vram_address_12_s1 (
    .Q(w_vram_address_graphic4567_12),
    .D(n848_6),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_12_s1.INIT=1'b0;
  DFFE p_vram_address_11_s1 (
    .Q(w_vram_address_graphic4567_11),
    .D(n849_6),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_11_s1.INIT=1'b0;
  DFFE p_vram_address_10_s1 (
    .Q(w_vram_address_graphic4567_10),
    .D(n850_6),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_10_s1.INIT=1'b0;
  DFFE p_vram_address_9_s1 (
    .Q(w_vram_address_graphic4567_9),
    .D(n851_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_9_s1.INIT=1'b0;
  DFFE p_vram_address_8_s1 (
    .Q(w_vram_address_graphic4567_8),
    .D(n852_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_8_s1.INIT=1'b0;
  DFFE p_vram_address_7_s1 (
    .Q(w_vram_address_graphic4567_7),
    .D(n853_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_7_s1.INIT=1'b0;
  DFFE p_vram_address_6_s1 (
    .Q(w_vram_address_graphic4567_6),
    .D(n854_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_6_s1.INIT=1'b0;
  DFFE p_vram_address_5_s1 (
    .Q(w_vram_address_graphic4567_5),
    .D(n855_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_5_s1.INIT=1'b0;
  DFFE p_vram_address_4_s1 (
    .Q(w_vram_address_graphic4567_4),
    .D(n856_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_4_s1.INIT=1'b0;
  DFFE p_vram_address_3_s1 (
    .Q(w_vram_address_graphic4567_3),
    .D(n857_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_3_s1.INIT=1'b0;
  DFFE p_vram_address_2_s1 (
    .Q(w_vram_address_graphic4567_2),
    .D(n858_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_2_s1.INIT=1'b0;
  DFFE p_vram_address_1_s1 (
    .Q(w_vram_address_graphic4567_1),
    .D(n859_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_1_s1.INIT=1'b0;
  DFFE p_vram_address_0_s1 (
    .Q(w_vram_address_graphic4567_0),
    .D(n860_8),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_0_s1.INIT=1'b0;
  ALU w_r_yjk_0_s (
    .SUM(w_r_yjk[0]),
    .COUT(w_r_yjk_0_2),
    .I0(w_pix[3]),
    .I1(ff_pix2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_r_yjk_0_s.ALU_MODE=0;
  ALU w_r_yjk_1_s (
    .SUM(w_r_yjk[1]),
    .COUT(w_r_yjk_1_2),
    .I0(w_pix[4]),
    .I1(ff_pix2[1]),
    .I3(GND),
    .CIN(w_r_yjk_0_2) 
);
defparam w_r_yjk_1_s.ALU_MODE=0;
  ALU w_r_yjk_2_s (
    .SUM(w_r_yjk[2]),
    .COUT(w_r_yjk_2_2),
    .I0(w_pix[5]),
    .I1(ff_pix2[2]),
    .I3(GND),
    .CIN(w_r_yjk_1_2) 
);
defparam w_r_yjk_2_s.ALU_MODE=0;
  ALU w_r_yjk_3_s (
    .SUM(w_r_yjk[3]),
    .COUT(w_r_yjk_3_2),
    .I0(w_pix[6]),
    .I1(ff_pix3[0]),
    .I3(GND),
    .CIN(w_r_yjk_2_2) 
);
defparam w_r_yjk_3_s.ALU_MODE=0;
  ALU w_r_yjk_4_s (
    .SUM(w_r_yjk[4]),
    .COUT(w_r_yjk_4_2),
    .I0(w_pix[7]),
    .I1(ff_pix3[1]),
    .I3(GND),
    .CIN(w_r_yjk_3_2) 
);
defparam w_r_yjk_4_s.ALU_MODE=0;
  ALU w_r_yjk_5_s (
    .SUM(w_r_yjk[5]),
    .COUT(w_r_yjk_5_2),
    .I0(GND),
    .I1(ff_pix3[2]),
    .I3(GND),
    .CIN(w_r_yjk_4_2) 
);
defparam w_r_yjk_5_s.ALU_MODE=0;
  ALU w_r_yjk_6_s (
    .SUM(w_r_yjk[6]),
    .COUT(w_r_yjk_6_0_COUT),
    .I0(GND),
    .I1(ff_pix3[2]),
    .I3(GND),
    .CIN(w_r_yjk_5_2) 
);
defparam w_r_yjk_6_s.ALU_MODE=0;
  ALU w_g_yjk_0_s (
    .SUM(w_g_yjk[0]),
    .COUT(w_g_yjk_0_2),
    .I0(w_pix[3]),
    .I1(ff_pix0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_g_yjk_0_s.ALU_MODE=0;
  ALU w_g_yjk_1_s (
    .SUM(w_g_yjk[1]),
    .COUT(w_g_yjk_1_2),
    .I0(w_pix[4]),
    .I1(ff_pix0[1]),
    .I3(GND),
    .CIN(w_g_yjk_0_2) 
);
defparam w_g_yjk_1_s.ALU_MODE=0;
  ALU w_g_yjk_2_s (
    .SUM(w_g_yjk[2]),
    .COUT(w_g_yjk_2_2),
    .I0(w_pix[5]),
    .I1(ff_pix0[2]),
    .I3(GND),
    .CIN(w_g_yjk_1_2) 
);
defparam w_g_yjk_2_s.ALU_MODE=0;
  ALU w_g_yjk_3_s (
    .SUM(w_g_yjk[3]),
    .COUT(w_g_yjk_3_2),
    .I0(w_pix[6]),
    .I1(ff_pix1[0]),
    .I3(GND),
    .CIN(w_g_yjk_2_2) 
);
defparam w_g_yjk_3_s.ALU_MODE=0;
  ALU w_g_yjk_4_s (
    .SUM(w_g_yjk[4]),
    .COUT(w_g_yjk_4_2),
    .I0(w_pix[7]),
    .I1(ff_pix1[1]),
    .I3(GND),
    .CIN(w_g_yjk_3_2) 
);
defparam w_g_yjk_4_s.ALU_MODE=0;
  ALU w_g_yjk_5_s (
    .SUM(w_g_yjk[5]),
    .COUT(w_g_yjk_5_2),
    .I0(GND),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_g_yjk_4_2) 
);
defparam w_g_yjk_5_s.ALU_MODE=0;
  ALU w_g_yjk_6_s (
    .SUM(w_g_yjk[6]),
    .COUT(w_g_yjk_6_0_COUT),
    .I0(GND),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_g_yjk_5_2) 
);
defparam w_g_yjk_6_s.ALU_MODE=0;
  ALU w_b_jk_1_s (
    .SUM(w_b_jk[1]),
    .COUT(w_b_jk_1_2),
    .I0(ff_pix2[0]),
    .I1(ff_pix0[1]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_b_jk_1_s.ALU_MODE=0;
  ALU w_b_jk_2_s (
    .SUM(w_b_jk[2]),
    .COUT(w_b_jk_2_2),
    .I0(ff_pix2[1]),
    .I1(ff_pix0[2]),
    .I3(GND),
    .CIN(w_b_jk_1_2) 
);
defparam w_b_jk_2_s.ALU_MODE=0;
  ALU w_b_jk_3_s (
    .SUM(w_b_jk[3]),
    .COUT(w_b_jk_3_2),
    .I0(ff_pix2[2]),
    .I1(ff_pix1[0]),
    .I3(GND),
    .CIN(w_b_jk_2_2) 
);
defparam w_b_jk_3_s.ALU_MODE=0;
  ALU w_b_jk_4_s (
    .SUM(w_b_jk[4]),
    .COUT(w_b_jk_4_2),
    .I0(ff_pix3[0]),
    .I1(ff_pix1[1]),
    .I3(GND),
    .CIN(w_b_jk_3_2) 
);
defparam w_b_jk_4_s.ALU_MODE=0;
  ALU w_b_jk_5_s (
    .SUM(w_b_jk[5]),
    .COUT(w_b_jk_5_2),
    .I0(ff_pix3[1]),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_b_jk_4_2) 
);
defparam w_b_jk_5_s.ALU_MODE=0;
  ALU w_b_jk_6_s (
    .SUM(w_b_jk[6]),
    .COUT(w_b_jk_6_2),
    .I0(ff_pix3[2]),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_b_jk_5_2) 
);
defparam w_b_jk_6_s.ALU_MODE=0;
  ALU w_b_jk_7_s (
    .SUM(w_b_jk[7]),
    .COUT(w_b_jk_7_0_COUT),
    .I0(ff_pix3[2]),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_b_jk_6_2) 
);
defparam w_b_jk_7_s.ALU_MODE=0;
  ALU w_dot_counter_x_3_s (
    .SUM(w_dot_counter_x[3]),
    .COUT(w_dot_counter_x_3_2),
    .I0(w_pre_dot_counter_x[3]),
    .I1(reg_r26_h_scroll_Z[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_dot_counter_x_3_s.ALU_MODE=0;
  ALU w_dot_counter_x_4_s (
    .SUM(w_dot_counter_x[4]),
    .COUT(w_dot_counter_x_4_2),
    .I0(w_pre_dot_counter_x[4]),
    .I1(reg_r26_h_scroll_Z[4]),
    .I3(GND),
    .CIN(w_dot_counter_x_3_2) 
);
defparam w_dot_counter_x_4_s.ALU_MODE=0;
  ALU w_dot_counter_x_5_s (
    .SUM(w_dot_counter_x[5]),
    .COUT(w_dot_counter_x_5_2),
    .I0(w_pre_dot_counter_x[5]),
    .I1(reg_r26_h_scroll_Z[5]),
    .I3(GND),
    .CIN(w_dot_counter_x_4_2) 
);
defparam w_dot_counter_x_5_s.ALU_MODE=0;
  ALU w_dot_counter_x_6_s (
    .SUM(w_dot_counter_x[6]),
    .COUT(w_dot_counter_x_6_2),
    .I0(w_pre_dot_counter_x[6]),
    .I1(reg_r26_h_scroll_Z[6]),
    .I3(GND),
    .CIN(w_dot_counter_x_5_2) 
);
defparam w_dot_counter_x_6_s.ALU_MODE=0;
  ALU w_dot_counter_x_7_s (
    .SUM(w_dot_counter_x[7]),
    .COUT(w_dot_counter_x_7_0_COUT),
    .I0(w_pre_dot_counter_x[7]),
    .I1(reg_r26_h_scroll_Z[7]),
    .I3(GND),
    .CIN(w_dot_counter_x_6_2) 
);
defparam w_dot_counter_x_7_s.ALU_MODE=0;
  ALU w_b_y_2_s (
    .SUM(w_b_y[2]),
    .COUT(w_b_y_2_3),
    .I0(w_pix[3]),
    .I1(w_pix[5]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_b_y_2_s.ALU_MODE=0;
  ALU w_b_y_3_s (
    .SUM(w_b_y[3]),
    .COUT(w_b_y_3_3),
    .I0(w_pix[4]),
    .I1(w_pix[6]),
    .I3(GND),
    .CIN(w_b_y_2_3) 
);
defparam w_b_y_3_s.ALU_MODE=0;
  ALU w_b_y_4_s (
    .SUM(w_b_y[4]),
    .COUT(w_b_y_4_3),
    .I0(w_pix[5]),
    .I1(w_pix[7]),
    .I3(GND),
    .CIN(w_b_y_3_3) 
);
defparam w_b_y_4_s.ALU_MODE=0;
  ALU w_b_y_5_s (
    .SUM(w_b_y[5]),
    .COUT(w_b_y_5_3),
    .I0(w_pix[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_b_y_4_3) 
);
defparam w_b_y_5_s.ALU_MODE=0;
  ALU w_b_y_6_s (
    .SUM(w_b_y[6]),
    .COUT(w_b_y[7]),
    .I0(w_pix[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_b_y_5_3) 
);
defparam w_b_y_6_s.ALU_MODE=0;
  ALU w_b_yjkp_0_s (
    .SUM(w_b_yjkp[0]),
    .COUT(w_b_yjkp_0_3),
    .I0(w_pix[3]),
    .I1(ff_pix0[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_b_yjkp_0_s.ALU_MODE=1;
  ALU n703_s (
    .SUM(n703_2),
    .COUT(n703_3),
    .I0(w_pix[4]),
    .I1(w_b_jk[1]),
    .I3(GND),
    .CIN(w_b_yjkp_0_3) 
);
defparam n703_s.ALU_MODE=1;
  ALU n702_s (
    .SUM(n702_2),
    .COUT(n702_3),
    .I0(w_b_y[2]),
    .I1(w_b_jk[2]),
    .I3(GND),
    .CIN(n703_3) 
);
defparam n702_s.ALU_MODE=1;
  ALU n701_s (
    .SUM(n701_2),
    .COUT(n701_3),
    .I0(w_b_y[3]),
    .I1(w_b_jk[3]),
    .I3(GND),
    .CIN(n702_3) 
);
defparam n701_s.ALU_MODE=1;
  ALU n700_s (
    .SUM(n700_2),
    .COUT(n700_3),
    .I0(w_b_y[4]),
    .I1(w_b_jk[4]),
    .I3(GND),
    .CIN(n701_3) 
);
defparam n700_s.ALU_MODE=1;
  ALU n699_s (
    .SUM(n699_2),
    .COUT(n699_3),
    .I0(w_b_y[5]),
    .I1(w_b_jk[5]),
    .I3(GND),
    .CIN(n700_3) 
);
defparam n699_s.ALU_MODE=1;
  ALU n698_s (
    .SUM(n698_2),
    .COUT(n698_3),
    .I0(w_b_y[6]),
    .I1(w_b_jk[6]),
    .I3(GND),
    .CIN(n699_3) 
);
defparam n698_s.ALU_MODE=1;
  ALU n697_s (
    .SUM(n697_2),
    .COUT(n697_3),
    .I0(w_b_y[7]),
    .I1(w_b_jk[7]),
    .I3(GND),
    .CIN(n698_3) 
);
defparam n697_s.ALU_MODE=1;
  ALU n696_s (
    .SUM(n696_2),
    .COUT(n696_0_COUT),
    .I0(GND),
    .I1(w_b_jk[7]),
    .I3(GND),
    .CIN(n697_3) 
);
defparam n696_s.ALU_MODE=1;
  vdp_ram_256byte u_fifo_ram (
    .w_video_clk(w_video_clk),
    .w_vdp_enable(w_vdp_enable),
    .w_ram_we(w_ram_we),
    .w_fifo_address(w_fifo_address[7:0]),
    .w_fifo_wdata(w_fifo_wdata[7:0]),
    .n13_5(n13_5),
    .w_fifo_rdata(w_fifo_rdata[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_graphic4567 */
module vdp_spinforam (
  w_video_clk,
  w_vdp_enable,
  ff_info_ic,
  ff_info_cc,
  ff_info_ram_we,
  w_info_address,
  ff_info_color,
  ff_info_pattern,
  ff_info_x,
  w_info_rdata_Z,
  w_info_rdata
)
;
input w_video_clk;
input w_vdp_enable;
input ff_info_ic;
input ff_info_cc;
input ff_info_ram_we;
input [2:0] w_info_address;
input [3:0] ff_info_color;
input [15:0] ff_info_pattern;
input [8:0] ff_info_x;
output [0:0] w_info_rdata_Z;
output [30:1] w_info_rdata;
wire n6_6;
wire [2:0] ff_address;
wire [3:3] DO;
wire VCC;
wire GND;
  LUT2 n6_s1 (
    .F(n6_6),
    .I0(w_vdp_enable),
    .I1(ff_info_ram_we) 
);
defparam n6_s1.INIT=4'h8;
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_info_address[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_info_address[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_info_address[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  RAM16SDP4 ff_memory_ff_memory_0_0_s (
    .DO({w_info_rdata[3:1],w_info_rdata_Z[0]}),
    .DI({ff_info_color[1:0],ff_info_cc,ff_info_ic}),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_1_s (
    .DO(w_info_rdata[7:4]),
    .DI({ff_info_pattern[1:0],ff_info_color[3:2]}),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_2_s (
    .DO(w_info_rdata[11:8]),
    .DI(ff_info_pattern[5:2]),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_3_s (
    .DO(w_info_rdata[15:12]),
    .DI(ff_info_pattern[9:6]),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_4_s (
    .DO(w_info_rdata[19:16]),
    .DI(ff_info_pattern[13:10]),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_5_s (
    .DO(w_info_rdata[23:20]),
    .DI({ff_info_x[1:0],ff_info_pattern[15:14]}),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_6_s (
    .DO(w_info_rdata[27:24]),
    .DI(ff_info_x[5:2]),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_7_s (
    .DO({DO[3],w_info_rdata[30:28]}),
    .DI({GND,ff_info_x[8:6]}),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_spinforam */
module vdp_ram_256byte_0 (
  w_video_clk,
  w_vdp_enable,
  w_ram_even_we,
  n13_5,
  w_line_buf_wdata_even_7_5,
  w_line_buf_address_even,
  ff_line_buf_draw_color,
  w_line_buf_rdata_even
)
;
input w_video_clk;
input w_vdp_enable;
input w_ram_even_we;
input n13_5;
input w_line_buf_wdata_even_7_5;
input [7:0] w_line_buf_address_even;
input [7:0] ff_line_buf_draw_color;
output [7:0] w_line_buf_rdata_even;
wire ff_we;
wire [7:0] ff_address;
wire [7:0] ff_d;
wire [31:8] DO;
wire VCC;
wire GND;
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(w_line_buf_address_even[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(w_line_buf_address_even[5]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(w_line_buf_address_even[4]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(w_line_buf_address_even[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_line_buf_address_even[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_line_buf_address_even[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_line_buf_address_even[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(w_ram_even_we),
    .CLK(w_video_clk),
    .RESET(n13_5) 
);
  DFFRE ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(ff_line_buf_draw_color[7]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(ff_line_buf_draw_color[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(ff_line_buf_draw_color[5]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(ff_line_buf_draw_color[4]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(ff_line_buf_draw_color[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(ff_line_buf_draw_color[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(ff_line_buf_draw_color[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(ff_line_buf_draw_color[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(w_line_buf_address_even[7]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  SP ff_block_ram_ff_block_ram_0_0_s (
    .DO({DO[31:8],w_line_buf_rdata_even[7:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({GND,GND,GND,ff_address[7:0],GND,GND,GND}),
    .WRE(ff_we),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_block_ram_ff_block_ram_0_0_s.BIT_WIDTH=8;
defparam ff_block_ram_ff_block_ram_0_0_s.BLK_SEL=3'b000;
defparam ff_block_ram_ff_block_ram_0_0_s.READ_MODE=1'b0;
defparam ff_block_ram_ff_block_ram_0_0_s.RESET_MODE="SYNC";
defparam ff_block_ram_ff_block_ram_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_256byte_0 */
module vdp_ram_256byte_1 (
  w_video_clk,
  w_vdp_enable,
  w_ram_odd_we,
  n13_5,
  w_line_buf_wdata_odd_7_4,
  w_line_buf_address_odd,
  ff_line_buf_draw_color,
  w_line_buf_rdata_odd
)
;
input w_video_clk;
input w_vdp_enable;
input w_ram_odd_we;
input n13_5;
input w_line_buf_wdata_odd_7_4;
input [7:0] w_line_buf_address_odd;
input [7:0] ff_line_buf_draw_color;
output [7:0] w_line_buf_rdata_odd;
wire ff_we;
wire [7:0] ff_address;
wire [7:0] ff_d;
wire [31:8] DO;
wire VCC;
wire GND;
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(w_line_buf_address_odd[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(w_line_buf_address_odd[5]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(w_line_buf_address_odd[4]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(w_line_buf_address_odd[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_line_buf_address_odd[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_line_buf_address_odd[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_line_buf_address_odd[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(w_ram_odd_we),
    .CLK(w_video_clk),
    .RESET(n13_5) 
);
  DFFRE ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(ff_line_buf_draw_color[7]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(ff_line_buf_draw_color[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(ff_line_buf_draw_color[5]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(ff_line_buf_draw_color[4]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(ff_line_buf_draw_color[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(ff_line_buf_draw_color[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(ff_line_buf_draw_color[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(ff_line_buf_draw_color[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(w_line_buf_address_odd[7]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  SP ff_block_ram_ff_block_ram_0_0_s (
    .DO({DO[31:8],w_line_buf_rdata_odd[7:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({GND,GND,GND,ff_address[7:0],GND,GND,GND}),
    .WRE(ff_we),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_block_ram_ff_block_ram_0_0_s.BIT_WIDTH=8;
defparam ff_block_ram_ff_block_ram_0_0_s.BLK_SEL=3'b000;
defparam ff_block_ram_ff_block_ram_0_0_s.READ_MODE=1'b0;
defparam ff_block_ram_ff_block_ram_0_0_s.RESET_MODE="SYNC";
defparam ff_block_ram_ff_block_ram_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_256byte_1 */
module vdp_sprite (
  w_video_clk,
  n520_4,
  n36_6,
  ff_bwindow_y,
  n1018_6,
  n494_25,
  n1017_4,
  reg_r1_sp_size_Z,
  w_vdp_enable,
  reg_r1_sp_zoom_Z,
  n100_6,
  n1011_7,
  n586_6,
  slot_reset_n_d,
  n1170_2,
  n1171_2,
  n1169_2,
  n1168_2,
  n1167_2,
  n1166_2,
  n1165_2,
  n1164_2,
  reg_r8_sp_off_Z,
  n100_8,
  reg_r8_col0_on_Z,
  ff_pattern_generator_7_9,
  n13_5,
  w_vram_data_Z,
  reg_r6_sp_gen_addr_Z_0,
  reg_r6_sp_gen_addr_Z_1,
  reg_r6_sp_gen_addr_Z_2,
  reg_r6_sp_gen_addr_Z_3,
  reg_r6_sp_gen_addr_Z_5,
  reg_r11r5_sp_atr_addr_Z_0,
  reg_r11r5_sp_atr_addr_Z_1,
  reg_r11r5_sp_atr_addr_Z_2,
  reg_r11r5_sp_atr_addr_Z_3,
  reg_r11r5_sp_atr_addr_Z_4,
  reg_r11r5_sp_atr_addr_Z_5,
  reg_r11r5_sp_atr_addr_Z_6,
  reg_r11r5_sp_atr_addr_Z_7,
  reg_r11r5_sp_atr_addr_Z_9,
  w_dot_state,
  w_pre_dot_counter_yp,
  w_pre_dot_counter_x_0,
  w_pre_dot_counter_x_1,
  w_pre_dot_counter_x_2,
  w_pre_dot_counter_x_3,
  w_pre_dot_counter_x_4,
  w_pre_dot_counter_x_8,
  reg_r27_h_scroll_Z,
  w_eight_dot_state,
  reg_r0_disp_mode,
  reg_r1_disp_mode,
  w_sp_vram_accessing,
  w_sp_color_code_en,
  n295_21,
  n1554_5,
  ff_predraw_local_plane_num_2_9,
  ff_main_state,
  ff_y_test_address_2,
  ff_y_test_address_3,
  ff_y_test_address_4,
  ff_y_test_address_5,
  ff_y_test_address_6,
  ff_y_test_address_7,
  ff_y_test_address_8,
  ff_y_test_address_9,
  ff_y_test_address_10,
  ff_y_test_address_11,
  ff_y_test_address_12,
  ff_y_test_address_13,
  ff_y_test_address_14,
  ff_y_test_address_16,
  ff_preread_address_0,
  ff_preread_address_1,
  ff_preread_address_2,
  ff_preread_address_3,
  ff_preread_address_4,
  ff_preread_address_5,
  ff_preread_address_6,
  ff_preread_address_7,
  ff_preread_address_8,
  ff_preread_address_9,
  ff_preread_address_10,
  ff_preread_address_11,
  ff_preread_address_12,
  ff_preread_address_13,
  ff_preread_address_14,
  ff_preread_address_16,
  w_sp_color_code
)
;
input w_video_clk;
input n520_4;
input n36_6;
input ff_bwindow_y;
input n1018_6;
input n494_25;
input n1017_4;
input reg_r1_sp_size_Z;
input w_vdp_enable;
input reg_r1_sp_zoom_Z;
input n100_6;
input n1011_7;
input n586_6;
input slot_reset_n_d;
input n1170_2;
input n1171_2;
input n1169_2;
input n1168_2;
input n1167_2;
input n1166_2;
input n1165_2;
input n1164_2;
input reg_r8_sp_off_Z;
input n100_8;
input reg_r8_col0_on_Z;
input ff_pattern_generator_7_9;
input n13_5;
input [7:0] w_vram_data_Z;
input reg_r6_sp_gen_addr_Z_0;
input reg_r6_sp_gen_addr_Z_1;
input reg_r6_sp_gen_addr_Z_2;
input reg_r6_sp_gen_addr_Z_3;
input reg_r6_sp_gen_addr_Z_5;
input reg_r11r5_sp_atr_addr_Z_0;
input reg_r11r5_sp_atr_addr_Z_1;
input reg_r11r5_sp_atr_addr_Z_2;
input reg_r11r5_sp_atr_addr_Z_3;
input reg_r11r5_sp_atr_addr_Z_4;
input reg_r11r5_sp_atr_addr_Z_5;
input reg_r11r5_sp_atr_addr_Z_6;
input reg_r11r5_sp_atr_addr_Z_7;
input reg_r11r5_sp_atr_addr_Z_9;
input [1:0] w_dot_state;
input [0:0] w_pre_dot_counter_yp;
input w_pre_dot_counter_x_0;
input w_pre_dot_counter_x_1;
input w_pre_dot_counter_x_2;
input w_pre_dot_counter_x_3;
input w_pre_dot_counter_x_4;
input w_pre_dot_counter_x_8;
input [2:0] reg_r27_h_scroll_Z;
input [2:0] w_eight_dot_state;
input [3:2] reg_r0_disp_mode;
input [1:0] reg_r1_disp_mode;
output w_sp_vram_accessing;
output w_sp_color_code_en;
output n295_21;
output n1554_5;
output ff_predraw_local_plane_num_2_9;
output [1:0] ff_main_state;
output ff_y_test_address_2;
output ff_y_test_address_3;
output ff_y_test_address_4;
output ff_y_test_address_5;
output ff_y_test_address_6;
output ff_y_test_address_7;
output ff_y_test_address_8;
output ff_y_test_address_9;
output ff_y_test_address_10;
output ff_y_test_address_11;
output ff_y_test_address_12;
output ff_y_test_address_13;
output ff_y_test_address_14;
output ff_y_test_address_16;
output ff_preread_address_0;
output ff_preread_address_1;
output ff_preread_address_2;
output ff_preread_address_3;
output ff_preread_address_4;
output ff_preread_address_5;
output ff_preread_address_6;
output ff_preread_address_7;
output ff_preread_address_8;
output ff_preread_address_9;
output ff_preread_address_10;
output ff_preread_address_11;
output ff_preread_address_12;
output ff_preread_address_13;
output ff_preread_address_14;
output ff_preread_address_16;
output [3:0] w_sp_color_code;
wire w_read_pattern_address_3_2;
wire n1627_10;
wire n1627_11;
wire n1627_12;
wire n1627_13;
wire n1628_10;
wire n1628_11;
wire n1628_12;
wire n1628_13;
wire n1629_10;
wire n1629_11;
wire n1629_12;
wire n1629_13;
wire n1630_10;
wire n1630_11;
wire n1630_12;
wire n1630_13;
wire n1631_10;
wire n1631_11;
wire n1631_12;
wire n1631_13;
wire w_ram_even_we;
wire w_ram_odd_we;
wire n1252_3;
wire n1253_3;
wire n1254_3;
wire n1255_3;
wire n1266_3;
wire n1681_3;
wire n1682_3;
wire n1683_3;
wire n1684_3;
wire n1685_3;
wire n1686_3;
wire n1687_3;
wire n1688_3;
wire n1689_3;
wire n1690_3;
wire n1691_3;
wire n1692_3;
wire n1693_3;
wire n1694_3;
wire n1695_3;
wire n1723_3;
wire n1724_3;
wire n1725_3;
wire n1726_3;
wire n1727_3;
wire n1728_3;
wire n1729_3;
wire n1730_3;
wire n1731_3;
wire n1733_3;
wire n1734_3;
wire n1735_3;
wire n1804_3;
wire n1805_3;
wire n1806_3;
wire n1807_4;
wire n1808_4;
wire n1809_4;
wire n1810_4;
wire n2420_4;
wire n2435_3;
wire n2436_3;
wire n2437_4;
wire n3163_3;
wire n3173_3;
wire n3183_3;
wire n3193_3;
wire n3203_3;
wire n3213_3;
wire n3223_3;
wire n3233_3;
wire n1161_13;
wire n1163_13;
wire n1164_13;
wire n1165_13;
wire n1166_13;
wire n1167_13;
wire n1169_15;
wire n1170_15;
wire n1171_15;
wire n1172_15;
wire n1173_15;
wire n1175_15;
wire n1176_24;
wire n1177_23;
wire n1342_14;
wire n1343_14;
wire n1344_14;
wire n1558_4;
wire n336_4;
wire n1265_5;
wire n1908_4;
wire w_line_buf_wdata_even_7_5;
wire w_line_buf_wdata_odd_7_4;
wire ff_y_test_en_6;
wire ff_y_test_sp_num_4_6;
wire ff_preread_address_16_6;
wire ff_info_x_8_6;
wire ff_info_pattern_15_6;
wire ff_info_pattern_7_6;
wire ff_line_buf_draw_we_6;
wire ff_draw_pattern_15_6;
wire ff_line_buf_draw_color_3_5;
wire ff_predraw_local_plane_num_2_6;
wire ff_window_x_6;
wire ff_line_buf_disp_we_6;
wire n1625_7;
wire n1624_5;
wire n334_8;
wire n333_8;
wire n332_8;
wire n331_8;
wire n330_8;
wire n329_8;
wire n328_6;
wire ff_main_state_1_7;
wire n1696_6;
wire n556_7;
wire n555_7;
wire n554_7;
wire n500_7;
wire n498_7;
wire n497_7;
wire n1357_16;
wire n1356_16;
wire n1355_16;
wire n1354_16;
wire n1353_16;
wire n1352_16;
wire n1351_16;
wire n1350_16;
wire n1341_18;
wire n2513_6;
wire n2512_6;
wire n2511_6;
wire n2510_6;
wire n2509_6;
wire n2434_7;
wire n2433_7;
wire n2432_7;
wire n2431_7;
wire n2430_7;
wire n1915_7;
wire n297_17;
wire n296_21;
wire n1334_11;
wire n1803_6;
wire ff_info_ram_we_7;
wire n1168_16;
wire n1168_18;
wire n1891_4;
wire n1890_4;
wire n1681_4;
wire n1723_4;
wire n1724_4;
wire n1725_4;
wire n1726_4;
wire n1727_4;
wire n1728_4;
wire n1729_4;
wire n1804_4;
wire n1807_5;
wire n1807_6;
wire n1808_5;
wire n1809_5;
wire n1810_5;
wire n2420_5;
wire n2435_4;
wire n3163_4;
wire n3173_4;
wire n3203_4;
wire n3203_5;
wire n3223_4;
wire n1161_16;
wire n1173_17;
wire n1177_24;
wire n1342_15;
wire n1523_5;
wire ff_y_test_en_7;
wire ff_y_test_sp_num_4_7;
wire ff_prepare_local_plane_num_2_7;
wire ff_prepare_end_7;
wire ff_info_pattern_15_7;
wire ff_line_buf_draw_we_7;
wire ff_sp_predraw_end_7;
wire ff_window_x_7;
wire n331_9;
wire n328_7;
wire ff_main_state_1_8;
wire ff_main_state_1_9;
wire n554_8;
wire n499_8;
wire n2431_8;
wire n297_18;
wire n1803_7;
wire ff_info_ram_we_8;
wire n1681_5;
wire n3203_6;
wire n3203_7;
wire n3203_8;
wire ff_line_buf_draw_we_9;
wire ff_sp_predraw_end_8;
wire ff_main_state_1_10;
wire n3203_9;
wire n3203_10;
wire ff_line_buf_draw_we_10;
wire n3203_11;
wire n1358_19;
wire n1359_18;
wire n1360_18;
wire n1361_18;
wire n1362_18;
wire n1363_18;
wire n1364_18;
wire n1365_18;
wire n1161_18;
wire n1912_9;
wire n1913_9;
wire n1914_9;
wire n2433_10;
wire ff_prepare_end_10;
wire n1175_18;
wire ff_y_test_sp_num_4_10;
wire n1523_8;
wire ff_line_buf_draw_color_7_9;
wire n497_10;
wire n499_10;
wire n1523_10;
wire n1331_12;
wire n1554_7;
wire w_read_color_address_9_7;
wire n1533_6;
wire n1332_14;
wire n3336_9;
wire n1333_13;
wire ff_prepare_end_12;
wire ff_prepare_plane_num_4_7;
wire n1636_5;
wire n1635_5;
wire n1634_5;
wire n1633_5;
wire n1632_5;
wire ff_line_buf_draw_we_12;
wire n2120_7;
wire n2116_7;
wire n2080_6;
wire n2931_5;
wire n557_11;
wire ff_y_test_listup_addr_3_8;
wire ff_info_pattern_15_11;
wire n1173_19;
wire n1172_18;
wire n1171_18;
wire n1170_18;
wire n1169_20;
wire n1174_17;
wire ff_sp_predraw_end_10;
wire n2237_7;
wire n557_15;
wire n501_10;
wire n496_8;
wire n1907_9;
wire ff_sp_en;
wire ff_y_test_en;
wire ff_prepare_end;
wire ff_info_cc;
wire ff_info_ic;
wire ff_info_ram_we;
wire ff_line_buf_draw_we;
wire ff_sp_predraw_end;
wire \u_drawing_to_line_buffer.ff_cc0_found ;
wire ff_window_x;
wire ff_line_buf_disp_we;
wire n1299_9_SUM;
wire n1299_12;
wire n1299_10_SUM;
wire n1299_14;
wire w_listup_y_0_3;
wire w_listup_y_1_3;
wire w_listup_y_2_3;
wire w_listup_y_3_3;
wire w_listup_y_4_3;
wire w_listup_y_5_3;
wire w_listup_y_6_3;
wire w_listup_y_7_0_COUT;
wire n1747_1_SUM;
wire n1747_3;
wire n1748_1_SUM;
wire n1748_3;
wire n1749_1_SUM;
wire n1749_3;
wire n1174_15;
wire n1627_15;
wire n1627_17;
wire n1628_15;
wire n1628_17;
wire n1629_15;
wire n1629_17;
wire n1630_15;
wire n1630_17;
wire n1631_15;
wire n1631_17;
wire n1627_19;
wire n1628_19;
wire n1629_19;
wire n1630_19;
wire n1631_19;
wire n1168_14;
wire n335_11;
wire n1892_6;
wire [7:0] w_line_buf_address_even;
wire [7:0] w_line_buf_address_odd;
wire [6:4] w_line_buf_draw_data;
wire [9:9] w_read_color_address;
wire [2:0] w_info_address;
wire [7:0] ff_vram_rdata;
wire [7:0] ff_cur_y;
wire [5:0] ff_pattern_gen_base_address;
wire [9:0] ff_attribute_base_address;
wire [4:0] ff_y_test_sp_num;
wire [3:0] ff_y_test_listup_addr;
wire [4:0] \ff_render_planes[0] ;
wire [4:0] \ff_render_planes[1] ;
wire [4:0] \ff_render_planes[2] ;
wire [4:0] \ff_render_planes[3] ;
wire [4:0] \ff_render_planes[4] ;
wire [4:0] \ff_render_planes[5] ;
wire [4:0] \ff_render_planes[6] ;
wire [4:0] \ff_render_planes[7] ;
wire [2:0] ff_prepare_local_plane_num;
wire [3:0] ff_info_color;
wire [8:0] ff_info_x;
wire [15:0] ff_info_pattern;
wire [3:0] ff_prepare_line_num;
wire [7:0] ff_prepare_pattern_num;
wire [4:0] ff_prepare_plane_num;
wire [15:0] ff_draw_pattern;
wire [7:0] ff_line_buf_draw_color;
wire [7:0] ff_line_buf_draw_x;
wire [3:0] ff_draw_color;
wire [2:0] \u_drawing_to_line_buffer.ff_last_cc0_local_plane_num ;
wire [2:0] ff_predraw_local_plane_num;
wire [8:0] ff_draw_x;
wire [7:0] ff_line_buf_disp_x;
wire [7:0] w_listup_y;
wire [0:0] w_info_rdata_Z;
wire [30:1] w_info_rdata;
wire [7:0] w_line_buf_rdata_even;
wire [7:0] w_line_buf_rdata_odd;
wire VCC;
wire GND;
  LUT3 n1174_s13 (
    .F(w_read_pattern_address_3_2),
    .I0(ff_prepare_pattern_num[0]),
    .I1(ff_prepare_line_num[3]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1174_s13.INIT=8'hCA;
  LUT3 n1627_s16 (
    .F(n1627_10),
    .I0(\ff_render_planes[1] [4]),
    .I1(\ff_render_planes[0] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1627_s16.INIT=8'hCA;
  LUT3 n1627_s17 (
    .F(n1627_11),
    .I0(\ff_render_planes[3] [4]),
    .I1(\ff_render_planes[2] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1627_s17.INIT=8'hCA;
  LUT3 n1627_s18 (
    .F(n1627_12),
    .I0(\ff_render_planes[5] [4]),
    .I1(\ff_render_planes[4] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1627_s18.INIT=8'hCA;
  LUT3 n1627_s19 (
    .F(n1627_13),
    .I0(\ff_render_planes[7] [4]),
    .I1(\ff_render_planes[6] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1627_s19.INIT=8'hCA;
  LUT3 n1628_s16 (
    .F(n1628_10),
    .I0(\ff_render_planes[1] [3]),
    .I1(\ff_render_planes[0] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1628_s16.INIT=8'hCA;
  LUT3 n1628_s17 (
    .F(n1628_11),
    .I0(\ff_render_planes[3] [3]),
    .I1(\ff_render_planes[2] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1628_s17.INIT=8'hCA;
  LUT3 n1628_s18 (
    .F(n1628_12),
    .I0(\ff_render_planes[5] [3]),
    .I1(\ff_render_planes[4] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1628_s18.INIT=8'hCA;
  LUT3 n1628_s19 (
    .F(n1628_13),
    .I0(\ff_render_planes[7] [3]),
    .I1(\ff_render_planes[6] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1628_s19.INIT=8'hCA;
  LUT3 n1629_s16 (
    .F(n1629_10),
    .I0(\ff_render_planes[1] [2]),
    .I1(\ff_render_planes[0] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1629_s16.INIT=8'hCA;
  LUT3 n1629_s17 (
    .F(n1629_11),
    .I0(\ff_render_planes[3] [2]),
    .I1(\ff_render_planes[2] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1629_s17.INIT=8'hCA;
  LUT3 n1629_s18 (
    .F(n1629_12),
    .I0(\ff_render_planes[5] [2]),
    .I1(\ff_render_planes[4] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1629_s18.INIT=8'hCA;
  LUT3 n1629_s19 (
    .F(n1629_13),
    .I0(\ff_render_planes[7] [2]),
    .I1(\ff_render_planes[6] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1629_s19.INIT=8'hCA;
  LUT3 n1630_s16 (
    .F(n1630_10),
    .I0(\ff_render_planes[1] [1]),
    .I1(\ff_render_planes[0] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1630_s16.INIT=8'hCA;
  LUT3 n1630_s17 (
    .F(n1630_11),
    .I0(\ff_render_planes[3] [1]),
    .I1(\ff_render_planes[2] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1630_s17.INIT=8'hCA;
  LUT3 n1630_s18 (
    .F(n1630_12),
    .I0(\ff_render_planes[5] [1]),
    .I1(\ff_render_planes[4] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1630_s18.INIT=8'hCA;
  LUT3 n1630_s19 (
    .F(n1630_13),
    .I0(\ff_render_planes[7] [1]),
    .I1(\ff_render_planes[6] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1630_s19.INIT=8'hCA;
  LUT3 n1631_s16 (
    .F(n1631_10),
    .I0(\ff_render_planes[1] [0]),
    .I1(\ff_render_planes[0] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1631_s16.INIT=8'hCA;
  LUT3 n1631_s17 (
    .F(n1631_11),
    .I0(\ff_render_planes[3] [0]),
    .I1(\ff_render_planes[2] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1631_s17.INIT=8'hCA;
  LUT3 n1631_s18 (
    .F(n1631_12),
    .I0(\ff_render_planes[5] [0]),
    .I1(\ff_render_planes[4] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1631_s18.INIT=8'hCA;
  LUT3 n1631_s19 (
    .F(n1631_13),
    .I0(\ff_render_planes[7] [0]),
    .I1(\ff_render_planes[6] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1631_s19.INIT=8'hCA;
  LUT3 w_line_buf_address_even_7_s0 (
    .F(w_line_buf_address_even[7]),
    .I0(ff_line_buf_disp_x[7]),
    .I1(ff_line_buf_draw_x[7]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_7_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_6_s0 (
    .F(w_line_buf_address_even[6]),
    .I0(ff_line_buf_disp_x[6]),
    .I1(ff_line_buf_draw_x[6]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_6_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_5_s0 (
    .F(w_line_buf_address_even[5]),
    .I0(ff_line_buf_disp_x[5]),
    .I1(ff_line_buf_draw_x[5]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_5_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_4_s0 (
    .F(w_line_buf_address_even[4]),
    .I0(ff_line_buf_disp_x[4]),
    .I1(ff_line_buf_draw_x[4]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_4_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_3_s0 (
    .F(w_line_buf_address_even[3]),
    .I0(ff_line_buf_disp_x[3]),
    .I1(ff_line_buf_draw_x[3]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_3_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_2_s0 (
    .F(w_line_buf_address_even[2]),
    .I0(ff_line_buf_disp_x[2]),
    .I1(ff_line_buf_draw_x[2]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_2_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_1_s0 (
    .F(w_line_buf_address_even[1]),
    .I0(ff_line_buf_disp_x[1]),
    .I1(ff_line_buf_draw_x[1]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_1_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_0_s0 (
    .F(w_line_buf_address_even[0]),
    .I0(ff_line_buf_disp_x[0]),
    .I1(ff_line_buf_draw_x[0]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_0_s0.INIT=8'hCA;
  LUT4 w_ram_even_we_s0 (
    .F(w_ram_even_we),
    .I0(ff_line_buf_disp_we),
    .I1(ff_line_buf_draw_we),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(w_vdp_enable) 
);
defparam w_ram_even_we_s0.INIT=16'hCA00;
  LUT3 w_line_buf_address_odd_7_s0 (
    .F(w_line_buf_address_odd[7]),
    .I0(ff_line_buf_draw_x[7]),
    .I1(ff_line_buf_disp_x[7]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_7_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_6_s0 (
    .F(w_line_buf_address_odd[6]),
    .I0(ff_line_buf_draw_x[6]),
    .I1(ff_line_buf_disp_x[6]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_6_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_5_s0 (
    .F(w_line_buf_address_odd[5]),
    .I0(ff_line_buf_draw_x[5]),
    .I1(ff_line_buf_disp_x[5]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_5_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_4_s0 (
    .F(w_line_buf_address_odd[4]),
    .I0(ff_line_buf_draw_x[4]),
    .I1(ff_line_buf_disp_x[4]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_4_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_3_s0 (
    .F(w_line_buf_address_odd[3]),
    .I0(ff_line_buf_draw_x[3]),
    .I1(ff_line_buf_disp_x[3]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_3_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_2_s0 (
    .F(w_line_buf_address_odd[2]),
    .I0(ff_line_buf_draw_x[2]),
    .I1(ff_line_buf_disp_x[2]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_2_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_1_s0 (
    .F(w_line_buf_address_odd[1]),
    .I0(ff_line_buf_draw_x[1]),
    .I1(ff_line_buf_disp_x[1]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_1_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_0_s0 (
    .F(w_line_buf_address_odd[0]),
    .I0(ff_line_buf_draw_x[0]),
    .I1(ff_line_buf_disp_x[0]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_0_s0.INIT=8'hCA;
  LUT3 w_line_buf_draw_data_6_s0 (
    .F(w_line_buf_draw_data[6]),
    .I0(w_line_buf_rdata_odd[6]),
    .I1(w_line_buf_rdata_even[6]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_draw_data_6_s0.INIT=8'hCA;
  LUT3 w_line_buf_draw_data_5_s0 (
    .F(w_line_buf_draw_data[5]),
    .I0(w_line_buf_rdata_odd[5]),
    .I1(w_line_buf_rdata_even[5]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_draw_data_5_s0.INIT=8'hCA;
  LUT3 w_line_buf_draw_data_4_s0 (
    .F(w_line_buf_draw_data[4]),
    .I0(w_line_buf_rdata_odd[4]),
    .I1(w_line_buf_rdata_even[4]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_draw_data_4_s0.INIT=8'hCA;
  LUT4 w_ram_odd_we_s0 (
    .F(w_ram_odd_we),
    .I0(ff_line_buf_draw_we),
    .I1(ff_line_buf_disp_we),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(w_vdp_enable) 
);
defparam w_ram_odd_we_s0.INIT=16'hCA00;
  LUT2 n1168_s15 (
    .F(w_read_color_address[9]),
    .I0(ff_attribute_base_address[2]),
    .I1(w_read_color_address_9_7) 
);
defparam n1168_s15.INIT=4'h6;
  LUT3 n1252_s0 (
    .F(n1252_3),
    .I0(w_listup_y[4]),
    .I1(w_listup_y[3]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1252_s0.INIT=8'hAC;
  LUT3 n1253_s0 (
    .F(n1253_3),
    .I0(w_listup_y[2]),
    .I1(w_listup_y[3]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1253_s0.INIT=8'hCA;
  LUT3 n1254_s0 (
    .F(n1254_3),
    .I0(w_listup_y[1]),
    .I1(w_listup_y[2]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1254_s0.INIT=8'hCA;
  LUT3 n1255_s0 (
    .F(n1255_3),
    .I0(w_listup_y[0]),
    .I1(w_listup_y[1]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1255_s0.INIT=8'hCA;
  LUT2 n1266_s0 (
    .F(n1266_3),
    .I0(ff_vram_rdata[5]),
    .I1(w_read_color_address_9_7) 
);
defparam n1266_s0.INIT=4'h8;
  LUT3 n1681_s0 (
    .F(n1681_3),
    .I0(w_info_rdata[21]),
    .I1(ff_draw_pattern[14]),
    .I2(n1681_4) 
);
defparam n1681_s0.INIT=8'hAC;
  LUT3 n1682_s0 (
    .F(n1682_3),
    .I0(w_info_rdata[20]),
    .I1(ff_draw_pattern[13]),
    .I2(n1681_4) 
);
defparam n1682_s0.INIT=8'hAC;
  LUT3 n1683_s0 (
    .F(n1683_3),
    .I0(w_info_rdata[19]),
    .I1(ff_draw_pattern[12]),
    .I2(n1681_4) 
);
defparam n1683_s0.INIT=8'hAC;
  LUT3 n1684_s0 (
    .F(n1684_3),
    .I0(w_info_rdata[18]),
    .I1(ff_draw_pattern[11]),
    .I2(n1681_4) 
);
defparam n1684_s0.INIT=8'hAC;
  LUT3 n1685_s0 (
    .F(n1685_3),
    .I0(w_info_rdata[17]),
    .I1(ff_draw_pattern[10]),
    .I2(n1681_4) 
);
defparam n1685_s0.INIT=8'hAC;
  LUT3 n1686_s0 (
    .F(n1686_3),
    .I0(w_info_rdata[16]),
    .I1(ff_draw_pattern[9]),
    .I2(n1681_4) 
);
defparam n1686_s0.INIT=8'hAC;
  LUT3 n1687_s0 (
    .F(n1687_3),
    .I0(w_info_rdata[15]),
    .I1(ff_draw_pattern[8]),
    .I2(n1681_4) 
);
defparam n1687_s0.INIT=8'hAC;
  LUT3 n1688_s0 (
    .F(n1688_3),
    .I0(w_info_rdata[14]),
    .I1(ff_draw_pattern[7]),
    .I2(n1681_4) 
);
defparam n1688_s0.INIT=8'hAC;
  LUT3 n1689_s0 (
    .F(n1689_3),
    .I0(w_info_rdata[13]),
    .I1(ff_draw_pattern[6]),
    .I2(n1681_4) 
);
defparam n1689_s0.INIT=8'hAC;
  LUT3 n1690_s0 (
    .F(n1690_3),
    .I0(w_info_rdata[12]),
    .I1(ff_draw_pattern[5]),
    .I2(n1681_4) 
);
defparam n1690_s0.INIT=8'hAC;
  LUT3 n1691_s0 (
    .F(n1691_3),
    .I0(w_info_rdata[11]),
    .I1(ff_draw_pattern[4]),
    .I2(n1681_4) 
);
defparam n1691_s0.INIT=8'hAC;
  LUT3 n1692_s0 (
    .F(n1692_3),
    .I0(w_info_rdata[10]),
    .I1(ff_draw_pattern[3]),
    .I2(n1681_4) 
);
defparam n1692_s0.INIT=8'hAC;
  LUT3 n1693_s0 (
    .F(n1693_3),
    .I0(w_info_rdata[9]),
    .I1(ff_draw_pattern[2]),
    .I2(n1681_4) 
);
defparam n1693_s0.INIT=8'hAC;
  LUT3 n1694_s0 (
    .F(n1694_3),
    .I0(w_info_rdata[8]),
    .I1(ff_draw_pattern[1]),
    .I2(n1681_4) 
);
defparam n1694_s0.INIT=8'hAC;
  LUT3 n1695_s0 (
    .F(n1695_3),
    .I0(w_info_rdata[7]),
    .I1(ff_draw_pattern[0]),
    .I2(n1681_4) 
);
defparam n1695_s0.INIT=8'hAC;
  LUT4 n1723_s0 (
    .F(n1723_3),
    .I0(w_info_rdata[30]),
    .I1(n1723_4),
    .I2(ff_draw_x[8]),
    .I3(n1681_4) 
);
defparam n1723_s0.INIT=16'hAA3C;
  LUT4 n1724_s0 (
    .F(n1724_3),
    .I0(w_info_rdata[29]),
    .I1(ff_draw_x[7]),
    .I2(n1724_4),
    .I3(n1681_4) 
);
defparam n1724_s0.INIT=16'hAA3C;
  LUT4 n1725_s0 (
    .F(n1725_3),
    .I0(w_info_rdata[28]),
    .I1(n1725_4),
    .I2(ff_draw_x[6]),
    .I3(n1681_4) 
);
defparam n1725_s0.INIT=16'hAA3C;
  LUT4 n1726_s0 (
    .F(n1726_3),
    .I0(w_info_rdata[27]),
    .I1(n1726_4),
    .I2(ff_draw_x[5]),
    .I3(n1681_4) 
);
defparam n1726_s0.INIT=16'hAA3C;
  LUT4 n1727_s0 (
    .F(n1727_3),
    .I0(w_info_rdata[26]),
    .I1(ff_draw_x[4]),
    .I2(n1727_4),
    .I3(n1681_4) 
);
defparam n1727_s0.INIT=16'hAA3C;
  LUT4 n1728_s0 (
    .F(n1728_3),
    .I0(w_info_rdata[25]),
    .I1(n1728_4),
    .I2(ff_draw_x[3]),
    .I3(n1681_4) 
);
defparam n1728_s0.INIT=16'hAA3C;
  LUT4 n1729_s0 (
    .F(n1729_3),
    .I0(w_info_rdata[24]),
    .I1(n1729_4),
    .I2(ff_draw_x[2]),
    .I3(n1681_4) 
);
defparam n1729_s0.INIT=16'hAA3C;
  LUT4 n1730_s0 (
    .F(n1730_3),
    .I0(w_info_rdata[23]),
    .I1(ff_draw_x[0]),
    .I2(ff_draw_x[1]),
    .I3(n1681_4) 
);
defparam n1730_s0.INIT=16'hAA3C;
  LUT3 n1731_s0 (
    .F(n1731_3),
    .I0(w_info_rdata[22]),
    .I1(ff_draw_x[0]),
    .I2(n1681_4) 
);
defparam n1731_s0.INIT=8'hA3;
  LUT3 n1733_s0 (
    .F(n1733_3),
    .I0(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [2]),
    .I1(ff_predraw_local_plane_num[2]),
    .I2(w_info_rdata[1]) 
);
defparam n1733_s0.INIT=8'hAC;
  LUT3 n1734_s0 (
    .F(n1734_3),
    .I0(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [1]),
    .I1(ff_predraw_local_plane_num[1]),
    .I2(w_info_rdata[1]) 
);
defparam n1734_s0.INIT=8'hAC;
  LUT3 n1735_s0 (
    .F(n1735_3),
    .I0(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [0]),
    .I1(ff_predraw_local_plane_num[0]),
    .I2(w_info_rdata[1]) 
);
defparam n1735_s0.INIT=8'hAC;
  LUT3 n1804_s0 (
    .F(n1804_3),
    .I0(n1733_3),
    .I1(w_line_buf_draw_data[6]),
    .I2(n1804_4) 
);
defparam n1804_s0.INIT=8'hAC;
  LUT3 n1805_s0 (
    .F(n1805_3),
    .I0(n1734_3),
    .I1(w_line_buf_draw_data[5]),
    .I2(n1804_4) 
);
defparam n1805_s0.INIT=8'hAC;
  LUT3 n1806_s0 (
    .F(n1806_3),
    .I0(n1735_3),
    .I1(w_line_buf_draw_data[4]),
    .I2(n1804_4) 
);
defparam n1806_s0.INIT=8'hAC;
  LUT4 n1807_s1 (
    .F(n1807_4),
    .I0(ff_draw_color[3]),
    .I1(n1807_5),
    .I2(n1807_6),
    .I3(n1804_4) 
);
defparam n1807_s1.INIT=16'h22F2;
  LUT4 n1808_s1 (
    .F(n1808_4),
    .I0(ff_draw_color[2]),
    .I1(n1807_5),
    .I2(n1808_5),
    .I3(n1804_4) 
);
defparam n1808_s1.INIT=16'h22F2;
  LUT4 n1809_s1 (
    .F(n1809_4),
    .I0(ff_draw_color[1]),
    .I1(n1807_5),
    .I2(n1809_5),
    .I3(n1804_4) 
);
defparam n1809_s1.INIT=16'h22F2;
  LUT4 n1810_s1 (
    .F(n1810_4),
    .I0(ff_draw_color[0]),
    .I1(n1807_5),
    .I2(n1810_5),
    .I3(n1804_4) 
);
defparam n1810_s1.INIT=16'h22F2;
  LUT4 n2420_s1 (
    .F(n2420_4),
    .I0(w_pre_dot_counter_x_2),
    .I1(w_pre_dot_counter_x_3),
    .I2(n2420_5),
    .I3(n100_6) 
);
defparam n2420_s1.INIT=16'h4000;
  LUT4 n2435_s0 (
    .F(n2435_3),
    .I0(reg_r27_h_scroll_Z[2]),
    .I1(ff_line_buf_disp_x[2]),
    .I2(n2435_4),
    .I3(n2420_4) 
);
defparam n2435_s0.INIT=16'hAA3C;
  LUT4 n2436_s0 (
    .F(n2436_3),
    .I0(reg_r27_h_scroll_Z[1]),
    .I1(ff_line_buf_disp_x[1]),
    .I2(ff_line_buf_disp_x[0]),
    .I3(n2420_4) 
);
defparam n2436_s0.INIT=16'hAA3C;
  LUT3 n2437_s1 (
    .F(n2437_4),
    .I0(reg_r27_h_scroll_Z[0]),
    .I1(ff_line_buf_disp_x[0]),
    .I2(n2420_4) 
);
defparam n2437_s1.INIT=8'hA3;
  LUT3 n3163_s0 (
    .F(n3163_3),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n3163_4) 
);
defparam n3163_s0.INIT=8'h10;
  LUT4 n3173_s0 (
    .F(n3173_3),
    .I0(ff_y_test_listup_addr[2]),
    .I1(n1011_7),
    .I2(n1018_6),
    .I3(n3173_4) 
);
defparam n3173_s0.INIT=16'h1000;
  LUT3 n3183_s0 (
    .F(n3183_3),
    .I0(ff_y_test_listup_addr[0]),
    .I1(ff_y_test_listup_addr[1]),
    .I2(n3163_4) 
);
defparam n3183_s0.INIT=8'h40;
  LUT3 n3193_s0 (
    .F(n3193_3),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n3163_4) 
);
defparam n3193_s0.INIT=8'h80;
  LUT4 n3203_s0 (
    .F(n3203_3),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[2]),
    .I2(n3203_4),
    .I3(n3203_5) 
);
defparam n3203_s0.INIT=16'h4000;
  LUT4 n3213_s0 (
    .F(n3213_3),
    .I0(n1011_7),
    .I1(ff_y_test_listup_addr[2]),
    .I2(n1018_6),
    .I3(n3173_4) 
);
defparam n3213_s0.INIT=16'h4000;
  LUT3 n3223_s0 (
    .F(n3223_3),
    .I0(ff_y_test_listup_addr[0]),
    .I1(ff_y_test_listup_addr[1]),
    .I2(n3223_4) 
);
defparam n3223_s0.INIT=8'h40;
  LUT3 n3233_s0 (
    .F(n3233_3),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n3223_4) 
);
defparam n3233_s0.INIT=8'h80;
  LUT3 n1161_s9 (
    .F(n1161_13),
    .I0(ff_attribute_base_address[9]),
    .I1(ff_pattern_gen_base_address[5]),
    .I2(n1161_18) 
);
defparam n1161_s9.INIT=8'hAC;
  LUT3 n1163_s9 (
    .F(n1163_13),
    .I0(ff_attribute_base_address[7]),
    .I1(ff_pattern_gen_base_address[3]),
    .I2(n1161_18) 
);
defparam n1163_s9.INIT=8'hAC;
  LUT3 n1164_s9 (
    .F(n1164_13),
    .I0(ff_attribute_base_address[6]),
    .I1(ff_pattern_gen_base_address[2]),
    .I2(n1161_18) 
);
defparam n1164_s9.INIT=8'hAC;
  LUT3 n1165_s9 (
    .F(n1165_13),
    .I0(ff_attribute_base_address[5]),
    .I1(ff_pattern_gen_base_address[1]),
    .I2(n1161_18) 
);
defparam n1165_s9.INIT=8'hAC;
  LUT3 n1166_s9 (
    .F(n1166_13),
    .I0(ff_attribute_base_address[4]),
    .I1(ff_pattern_gen_base_address[0]),
    .I2(n1161_18) 
);
defparam n1166_s9.INIT=8'hAC;
  LUT3 n1167_s9 (
    .F(n1167_13),
    .I0(ff_attribute_base_address[3]),
    .I1(ff_prepare_pattern_num[7]),
    .I2(n1161_18) 
);
defparam n1167_s9.INIT=8'hAC;
  LUT3 n1169_s11 (
    .F(n1169_15),
    .I0(ff_prepare_pattern_num[5]),
    .I1(n1169_20),
    .I2(n1161_18) 
);
defparam n1169_s11.INIT=8'hCA;
  LUT3 n1170_s11 (
    .F(n1170_15),
    .I0(ff_prepare_pattern_num[4]),
    .I1(n1170_18),
    .I2(n1161_18) 
);
defparam n1170_s11.INIT=8'hCA;
  LUT3 n1171_s11 (
    .F(n1171_15),
    .I0(ff_prepare_pattern_num[3]),
    .I1(n1171_18),
    .I2(n1161_18) 
);
defparam n1171_s11.INIT=8'hCA;
  LUT3 n1172_s11 (
    .F(n1172_15),
    .I0(ff_prepare_pattern_num[2]),
    .I1(n1172_18),
    .I2(n1161_18) 
);
defparam n1172_s11.INIT=8'hCA;
  LUT3 n1173_s11 (
    .F(n1173_15),
    .I0(n1173_19),
    .I1(n1173_17),
    .I2(n1161_18) 
);
defparam n1173_s11.INIT=8'h5C;
  LUT4 n1175_s11 (
    .F(n1175_15),
    .I0(ff_prepare_line_num[2]),
    .I1(ff_prepare_plane_num[0]),
    .I2(n1161_16),
    .I3(n1175_18) 
);
defparam n1175_s11.INIT=16'hCCCA;
  LUT4 n1176_s14 (
    .F(n1176_24),
    .I0(n1161_16),
    .I1(ff_prepare_line_num[1]),
    .I2(n586_6),
    .I3(n1175_18) 
);
defparam n1176_s14.INIT=16'hFFF4;
  LUT4 n1177_s13 (
    .F(n1177_23),
    .I0(w_read_color_address_9_7),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]),
    .I3(n1177_24) 
);
defparam n1177_s13.INIT=16'hFF40;
  LUT4 n1342_s10 (
    .F(n1342_14),
    .I0(ff_vram_rdata[7]),
    .I1(ff_info_x[7]),
    .I2(n1342_15),
    .I3(w_eight_dot_state[2]) 
);
defparam n1342_s10.INIT=16'h3CAA;
  LUT4 n1343_s10 (
    .F(n1343_14),
    .I0(ff_vram_rdata[6]),
    .I1(ff_info_x[5]),
    .I2(ff_info_x[6]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1343_s10.INIT=16'hC3AA;
  LUT3 n1344_s10 (
    .F(n1344_14),
    .I0(ff_vram_rdata[5]),
    .I1(ff_info_x[5]),
    .I2(w_eight_dot_state[2]) 
);
defparam n1344_s10.INIT=8'h3A;
  LUT4 n1558_s1 (
    .F(n1558_4),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]),
    .I3(n1523_10) 
);
defparam n1558_s1.INIT=16'h1000;
  LUT2 n336_s1 (
    .F(n336_4),
    .I0(n2931_5),
    .I1(w_read_color_address_9_7) 
);
defparam n336_s1.INIT=4'h8;
  LUT2 n1265_s2 (
    .F(n1265_5),
    .I0(w_read_color_address_9_7),
    .I1(n1523_8) 
);
defparam n1265_s2.INIT=4'h4;
  LUT3 n1908_s1 (
    .F(n1908_4),
    .I0(slot_reset_n_d),
    .I1(n1011_7),
    .I2(n2080_6) 
);
defparam n1908_s1.INIT=8'h80;
  LUT2 w_line_buf_wdata_even_7_s2 (
    .F(w_line_buf_wdata_even_7_5),
    .I0(w_pre_dot_counter_yp[0]),
    .I1(w_vdp_enable) 
);
defparam w_line_buf_wdata_even_7_s2.INIT=4'h4;
  LUT2 w_line_buf_wdata_odd_7_s1 (
    .F(w_line_buf_wdata_odd_7_4),
    .I0(w_vdp_enable),
    .I1(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_wdata_odd_7_s1.INIT=4'h8;
  LUT4 ff_y_test_en_s2 (
    .F(ff_y_test_en_6),
    .I0(ff_y_test_en_7),
    .I1(n1523_5),
    .I2(n1011_7),
    .I3(n1017_4) 
);
defparam ff_y_test_en_s2.INIT=16'hF400;
  LUT4 ff_y_test_sp_num_4_s2 (
    .F(ff_y_test_sp_num_4_6),
    .I0(ff_y_test_sp_num_4_7),
    .I1(ff_y_test_sp_num_4_10),
    .I2(n1011_7),
    .I3(n1017_4) 
);
defparam ff_y_test_sp_num_4_s2.INIT=16'hF400;
  LUT3 ff_preread_address_16_s2 (
    .F(ff_preread_address_16_6),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[1]),
    .I2(n520_4) 
);
defparam ff_preread_address_16_s2.INIT=8'h70;
  LUT3 ff_info_x_8_s2 (
    .F(ff_info_x_8_6),
    .I0(n1523_8),
    .I1(ff_vram_rdata[7]),
    .I2(n1533_6) 
);
defparam ff_info_x_8_s2.INIT=8'hF8;
  LUT2 ff_info_pattern_15_s2 (
    .F(ff_info_pattern_15_6),
    .I0(w_eight_dot_state[0]),
    .I1(ff_info_pattern_15_7) 
);
defparam ff_info_pattern_15_s2.INIT=4'h4;
  LUT3 ff_info_pattern_7_s2 (
    .F(ff_info_pattern_7_6),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(ff_info_pattern_15_7) 
);
defparam ff_info_pattern_7_s2.INIT=8'h60;
  LUT4 ff_line_buf_draw_we_s2 (
    .F(ff_line_buf_draw_we_6),
    .I0(n1807_5),
    .I1(ff_line_buf_draw_we_7),
    .I2(w_dot_state[0]),
    .I3(ff_line_buf_draw_we_12) 
);
defparam ff_line_buf_draw_we_s2.INIT=16'h4F00;
  LUT3 ff_draw_pattern_15_s2 (
    .F(ff_draw_pattern_15_6),
    .I0(reg_r1_sp_zoom_Z),
    .I1(w_pre_dot_counter_x_0),
    .I2(n2120_7) 
);
defparam ff_draw_pattern_15_s2.INIT=8'hD0;
  LUT4 ff_line_buf_draw_color_7_s2 (
    .F(ff_line_buf_draw_color_3_5),
    .I0(n1807_5),
    .I1(ff_line_buf_draw_color_7_9),
    .I2(n2080_6),
    .I3(ff_line_buf_draw_we_7) 
);
defparam ff_line_buf_draw_color_7_s2.INIT=16'hD000;
  LUT4 ff_predraw_local_plane_num_2_s2 (
    .F(ff_predraw_local_plane_num_2_6),
    .I0(w_pre_dot_counter_x_4),
    .I1(slot_reset_n_d),
    .I2(ff_predraw_local_plane_num_2_9),
    .I3(n2080_6) 
);
defparam ff_predraw_local_plane_num_2_s2.INIT=16'h4000;
  LUT4 ff_window_x_s2 (
    .F(ff_window_x_6),
    .I0(ff_line_buf_disp_x[7]),
    .I1(ff_window_x_7),
    .I2(n2420_4),
    .I3(n1018_6) 
);
defparam ff_window_x_s2.INIT=16'hF800;
  LUT4 ff_line_buf_disp_we_s2 (
    .F(ff_line_buf_disp_we_6),
    .I0(w_dot_state[0]),
    .I1(ff_window_x),
    .I2(w_vdp_enable),
    .I3(w_dot_state[1]) 
);
defparam ff_line_buf_disp_we_s2.INIT=16'hD000;
  LUT2 n1625_s3 (
    .F(n1625_7),
    .I0(ff_prepare_local_plane_num[1]),
    .I1(ff_prepare_local_plane_num[0]) 
);
defparam n1625_s3.INIT=4'h6;
  LUT3 n1624_s2 (
    .F(n1624_5),
    .I0(ff_prepare_local_plane_num[1]),
    .I1(ff_prepare_local_plane_num[0]),
    .I2(ff_prepare_local_plane_num[2]) 
);
defparam n1624_s2.INIT=8'h78;
  LUT2 n334_s3 (
    .F(n334_8),
    .I0(n1170_2),
    .I1(n1171_2) 
);
defparam n334_s3.INIT=4'h6;
  LUT3 n333_s3 (
    .F(n333_8),
    .I0(n1170_2),
    .I1(n1171_2),
    .I2(n1169_2) 
);
defparam n333_s3.INIT=8'h78;
  LUT4 n332_s3 (
    .F(n332_8),
    .I0(n1170_2),
    .I1(n1171_2),
    .I2(n1169_2),
    .I3(n1168_2) 
);
defparam n332_s3.INIT=16'h7F80;
  LUT2 n331_s3 (
    .F(n331_8),
    .I0(n1167_2),
    .I1(n331_9) 
);
defparam n331_s3.INIT=4'h6;
  LUT3 n330_s3 (
    .F(n330_8),
    .I0(n1167_2),
    .I1(n331_9),
    .I2(n1166_2) 
);
defparam n330_s3.INIT=8'h78;
  LUT4 n329_s3 (
    .F(n329_8),
    .I0(n1167_2),
    .I1(n1166_2),
    .I2(n331_9),
    .I3(n1165_2) 
);
defparam n329_s3.INIT=16'h7F80;
  LUT2 n328_s2 (
    .F(n328_6),
    .I0(n328_7),
    .I1(n1164_2) 
);
defparam n328_s2.INIT=4'h6;
  LUT4 ff_main_state_1_s3 (
    .F(ff_main_state_1_7),
    .I0(ff_main_state[0]),
    .I1(ff_main_state_1_8),
    .I2(ff_main_state_1_9),
    .I3(n1018_6) 
);
defparam ff_main_state_1_s3.INIT=16'h8F00;
  LUT2 n1696_s1 (
    .F(n1696_6),
    .I0(w_info_rdata[6]),
    .I1(n1681_4) 
);
defparam n1696_s1.INIT=4'h8;
  LUT3 n556_s2 (
    .F(n556_7),
    .I0(n1011_7),
    .I1(ff_y_test_listup_addr[1]),
    .I2(ff_y_test_listup_addr[0]) 
);
defparam n556_s2.INIT=8'h14;
  LUT4 n555_s2 (
    .F(n555_7),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n1011_7),
    .I3(ff_y_test_listup_addr[2]) 
);
defparam n555_s2.INIT=16'h0708;
  LUT3 n554_s2 (
    .F(n554_7),
    .I0(n1011_7),
    .I1(n554_8),
    .I2(ff_y_test_listup_addr[3]) 
);
defparam n554_s2.INIT=8'h14;
  LUT3 n500_s2 (
    .F(n500_7),
    .I0(n1011_7),
    .I1(ff_y_test_sp_num[0]),
    .I2(ff_y_test_sp_num[1]) 
);
defparam n500_s2.INIT=8'h14;
  LUT4 n498_s2 (
    .F(n498_7),
    .I0(ff_y_test_sp_num[2]),
    .I1(n499_8),
    .I2(n1011_7),
    .I3(ff_y_test_sp_num[3]) 
);
defparam n498_s2.INIT=16'h0708;
  LUT3 n497_s2 (
    .F(n497_7),
    .I0(n1011_7),
    .I1(n497_10),
    .I2(ff_y_test_sp_num[4]) 
);
defparam n497_s2.INIT=8'h14;
  LUT2 n1357_s10 (
    .F(n1357_16),
    .I0(w_eight_dot_state[1]),
    .I1(ff_vram_rdata[0]) 
);
defparam n1357_s10.INIT=4'h4;
  LUT2 n1356_s10 (
    .F(n1356_16),
    .I0(w_eight_dot_state[1]),
    .I1(ff_vram_rdata[1]) 
);
defparam n1356_s10.INIT=4'h4;
  LUT2 n1355_s10 (
    .F(n1355_16),
    .I0(w_eight_dot_state[1]),
    .I1(ff_vram_rdata[2]) 
);
defparam n1355_s10.INIT=4'h4;
  LUT2 n1354_s10 (
    .F(n1354_16),
    .I0(w_eight_dot_state[1]),
    .I1(ff_vram_rdata[3]) 
);
defparam n1354_s10.INIT=4'h4;
  LUT2 n1353_s10 (
    .F(n1353_16),
    .I0(w_eight_dot_state[1]),
    .I1(ff_vram_rdata[4]) 
);
defparam n1353_s10.INIT=4'h4;
  LUT2 n1352_s10 (
    .F(n1352_16),
    .I0(w_eight_dot_state[1]),
    .I1(ff_vram_rdata[5]) 
);
defparam n1352_s10.INIT=4'h4;
  LUT2 n1351_s10 (
    .F(n1351_16),
    .I0(w_eight_dot_state[1]),
    .I1(ff_vram_rdata[6]) 
);
defparam n1351_s10.INIT=4'h4;
  LUT2 n1350_s10 (
    .F(n1350_16),
    .I0(w_eight_dot_state[1]),
    .I1(ff_vram_rdata[7]) 
);
defparam n1350_s10.INIT=4'h4;
  LUT4 n1341_s12 (
    .F(n1341_18),
    .I0(ff_info_x[7]),
    .I1(n1342_15),
    .I2(ff_info_x[8]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1341_s12.INIT=16'hB400;
  LUT4 n2513_s1 (
    .F(n2513_6),
    .I0(w_line_buf_rdata_even[0]),
    .I1(w_line_buf_rdata_odd[0]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2513_s1.INIT=16'hCA00;
  LUT4 n2512_s1 (
    .F(n2512_6),
    .I0(w_line_buf_rdata_even[1]),
    .I1(w_line_buf_rdata_odd[1]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2512_s1.INIT=16'hCA00;
  LUT4 n2511_s1 (
    .F(n2511_6),
    .I0(w_line_buf_rdata_even[2]),
    .I1(w_line_buf_rdata_odd[2]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2511_s1.INIT=16'hCA00;
  LUT4 n2510_s1 (
    .F(n2510_6),
    .I0(w_line_buf_rdata_even[3]),
    .I1(w_line_buf_rdata_odd[3]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2510_s1.INIT=16'hCA00;
  LUT4 n2509_s1 (
    .F(n2509_6),
    .I0(w_line_buf_rdata_even[7]),
    .I1(w_line_buf_rdata_odd[7]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2509_s1.INIT=16'hCA00;
  LUT4 n2434_s2 (
    .F(n2434_7),
    .I0(ff_line_buf_disp_x[2]),
    .I1(n2435_4),
    .I2(n2420_4),
    .I3(ff_line_buf_disp_x[3]) 
);
defparam n2434_s2.INIT=16'h0708;
  LUT3 n2433_s2 (
    .F(n2433_7),
    .I0(n2420_4),
    .I1(ff_line_buf_disp_x[4]),
    .I2(n2433_10) 
);
defparam n2433_s2.INIT=8'h14;
  LUT4 n2432_s2 (
    .F(n2432_7),
    .I0(ff_line_buf_disp_x[4]),
    .I1(n2433_10),
    .I2(n2420_4),
    .I3(ff_line_buf_disp_x[5]) 
);
defparam n2432_s2.INIT=16'h0708;
  LUT3 n2431_s2 (
    .F(n2431_7),
    .I0(n2420_4),
    .I1(n2431_8),
    .I2(ff_line_buf_disp_x[6]) 
);
defparam n2431_s2.INIT=8'h14;
  LUT3 n2430_s2 (
    .F(n2430_7),
    .I0(n2420_4),
    .I1(ff_line_buf_disp_x[7]),
    .I2(ff_window_x_7) 
);
defparam n2430_s2.INIT=8'h14;
  LUT3 n1915_s2 (
    .F(n1915_7),
    .I0(\u_drawing_to_line_buffer.ff_cc0_found ),
    .I1(w_info_rdata[1]),
    .I2(n1011_7) 
);
defparam n1915_s2.INIT=8'h0B;
  LUT3 n297_s9 (
    .F(n297_17),
    .I0(reg_r8_sp_off_Z),
    .I1(ff_main_state[1]),
    .I2(n297_18) 
);
defparam n297_s9.INIT=8'h01;
  LUT2 n296_s11 (
    .F(n296_21),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n296_s11.INIT=4'h1;
  LUT2 n295_s11 (
    .F(n295_21),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]) 
);
defparam n295_s11.INIT=4'h4;
  LUT2 n1334_s5 (
    .F(n1334_11),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n1334_s5.INIT=4'h4;
  LUT3 n1803_s1 (
    .F(n1803_6),
    .I0(\u_drawing_to_line_buffer.ff_cc0_found ),
    .I1(n1803_7),
    .I2(w_info_rdata[1]) 
);
defparam n1803_s1.INIT=8'hBF;
  LUT4 ff_info_ram_we_s3 (
    .F(ff_info_ram_we_7),
    .I0(n1523_5),
    .I1(n1334_11),
    .I2(w_dot_state[1]),
    .I3(ff_info_ram_we_8) 
);
defparam ff_info_ram_we_s3.INIT=16'hBF00;
  LUT3 n1168_s14 (
    .F(n1168_16),
    .I0(ff_prepare_pattern_num[6]),
    .I1(ff_attribute_base_address[2]),
    .I2(n1161_18) 
);
defparam n1168_s14.INIT=8'hCA;
  LUT2 n1168_s13 (
    .F(n1168_18),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[2]) 
);
defparam n1168_s13.INIT=4'h8;
  LUT2 n1891_s0 (
    .F(n1891_4),
    .I0(ff_predraw_local_plane_num[1]),
    .I1(ff_predraw_local_plane_num[0]) 
);
defparam n1891_s0.INIT=4'h6;
  LUT3 n1890_s0 (
    .F(n1890_4),
    .I0(ff_predraw_local_plane_num[1]),
    .I1(ff_predraw_local_plane_num[0]),
    .I2(ff_predraw_local_plane_num[2]) 
);
defparam n1890_s0.INIT=8'h78;
  LUT4 n1681_s1 (
    .F(n1681_4),
    .I0(w_pre_dot_counter_x_1),
    .I1(w_pre_dot_counter_x_2),
    .I2(n1681_5),
    .I3(w_pre_dot_counter_x_0) 
);
defparam n1681_s1.INIT=16'h1000;
  LUT2 n1723_s1 (
    .F(n1723_4),
    .I0(ff_draw_x[7]),
    .I1(n1724_4) 
);
defparam n1723_s1.INIT=4'h8;
  LUT4 n1724_s1 (
    .F(n1724_4),
    .I0(ff_draw_x[4]),
    .I1(ff_draw_x[5]),
    .I2(ff_draw_x[6]),
    .I3(n1727_4) 
);
defparam n1724_s1.INIT=16'h8000;
  LUT3 n1725_s1 (
    .F(n1725_4),
    .I0(ff_draw_x[4]),
    .I1(ff_draw_x[5]),
    .I2(n1727_4) 
);
defparam n1725_s1.INIT=8'h80;
  LUT2 n1726_s1 (
    .F(n1726_4),
    .I0(ff_draw_x[4]),
    .I1(n1727_4) 
);
defparam n1726_s1.INIT=4'h8;
  LUT4 n1727_s1 (
    .F(n1727_4),
    .I0(ff_draw_x[0]),
    .I1(ff_draw_x[1]),
    .I2(ff_draw_x[2]),
    .I3(ff_draw_x[3]) 
);
defparam n1727_s1.INIT=16'h8000;
  LUT3 n1728_s1 (
    .F(n1728_4),
    .I0(ff_draw_x[0]),
    .I1(ff_draw_x[1]),
    .I2(ff_draw_x[2]) 
);
defparam n1728_s1.INIT=8'h80;
  LUT2 n1729_s1 (
    .F(n1729_4),
    .I0(ff_draw_x[0]),
    .I1(ff_draw_x[1]) 
);
defparam n1729_s1.INIT=4'h8;
  LUT3 n1804_s1 (
    .F(n1804_4),
    .I0(\u_drawing_to_line_buffer.ff_cc0_found ),
    .I1(w_info_rdata[1]),
    .I2(n1803_7) 
);
defparam n1804_s1.INIT=8'hB0;
  LUT4 n1807_s2 (
    .F(n1807_5),
    .I0(n1749_3),
    .I1(\u_drawing_to_line_buffer.ff_cc0_found ),
    .I2(w_info_rdata[1]),
    .I3(n1803_7) 
);
defparam n1807_s2.INIT=16'h30AF;
  LUT3 n1807_s3 (
    .F(n1807_6),
    .I0(w_line_buf_rdata_odd[3]),
    .I1(w_line_buf_rdata_even[3]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1807_s3.INIT=8'hCA;
  LUT3 n1808_s2 (
    .F(n1808_5),
    .I0(w_line_buf_rdata_odd[2]),
    .I1(w_line_buf_rdata_even[2]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1808_s2.INIT=8'hCA;
  LUT3 n1809_s2 (
    .F(n1809_5),
    .I0(w_line_buf_rdata_odd[1]),
    .I1(w_line_buf_rdata_even[1]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1809_s2.INIT=8'hCA;
  LUT3 n1810_s2 (
    .F(n1810_5),
    .I0(w_line_buf_rdata_odd[0]),
    .I1(w_line_buf_rdata_even[0]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1810_s2.INIT=8'hCA;
  LUT2 n2420_s2 (
    .F(n2420_5),
    .I0(w_pre_dot_counter_x_0),
    .I1(w_pre_dot_counter_x_1) 
);
defparam n2420_s2.INIT=4'h1;
  LUT2 n2435_s1 (
    .F(n2435_4),
    .I0(ff_line_buf_disp_x[1]),
    .I1(ff_line_buf_disp_x[0]) 
);
defparam n2435_s1.INIT=4'h8;
  LUT4 n3163_s1 (
    .F(n3163_4),
    .I0(ff_y_test_listup_addr[2]),
    .I1(n1011_7),
    .I2(n1018_6),
    .I3(n3203_5) 
);
defparam n3163_s1.INIT=16'h1000;
  LUT3 n3173_s1 (
    .F(n3173_4),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n3203_5) 
);
defparam n3173_s1.INIT=8'h40;
  LUT3 n3203_s1 (
    .F(n3203_4),
    .I0(ff_y_test_listup_addr[0]),
    .I1(n1011_7),
    .I2(n1018_6) 
);
defparam n3203_s1.INIT=8'h10;
  LUT4 n3203_s2 (
    .F(n3203_5),
    .I0(n3203_6),
    .I1(n3203_7),
    .I2(ff_y_test_sp_num_4_10),
    .I3(n3203_8) 
);
defparam n3203_s2.INIT=16'h4000;
  LUT4 n3223_s1 (
    .F(n3223_4),
    .I0(n1011_7),
    .I1(ff_y_test_listup_addr[2]),
    .I2(n1018_6),
    .I3(n3203_5) 
);
defparam n3223_s1.INIT=16'h4000;
  LUT3 n1161_s11 (
    .F(n1161_16),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]) 
);
defparam n1161_s11.INIT=8'h07;
  LUT3 n1173_s13 (
    .F(n1173_17),
    .I0(ff_prepare_pattern_num[1]),
    .I1(w_eight_dot_state[1]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1173_s13.INIT=8'h3A;
  LUT4 n1177_s14 (
    .F(n1177_24),
    .I0(w_eight_dot_state[0]),
    .I1(ff_prepare_line_num[0]),
    .I2(w_eight_dot_state[2]),
    .I3(w_eight_dot_state[1]) 
);
defparam n1177_s14.INIT=16'hCDC0;
  LUT2 n1342_s11 (
    .F(n1342_15),
    .I0(ff_info_x[5]),
    .I1(ff_info_x[6]) 
);
defparam n1342_s11.INIT=4'h1;
  LUT3 n1523_s2 (
    .F(n1523_5),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[2]) 
);
defparam n1523_s2.INIT=8'h40;
  LUT3 n1554_s2 (
    .F(n1554_5),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[1]) 
);
defparam n1554_s2.INIT=8'h10;
  LUT4 ff_y_test_en_s3 (
    .F(ff_y_test_en_7),
    .I0(n3203_8),
    .I1(n3203_7),
    .I2(n3203_6),
    .I3(ff_y_test_sp_num_4_7) 
);
defparam ff_y_test_en_s3.INIT=16'h000B;
  LUT4 ff_y_test_sp_num_4_s3 (
    .F(ff_y_test_sp_num_4_7),
    .I0(ff_y_test_sp_num[2]),
    .I1(ff_y_test_sp_num[3]),
    .I2(ff_y_test_sp_num[4]),
    .I3(n499_8) 
);
defparam ff_y_test_sp_num_4_s3.INIT=16'h8000;
  LUT3 ff_prepare_local_plane_num_2_s3 (
    .F(ff_prepare_local_plane_num_2_7),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[2]) 
);
defparam ff_prepare_local_plane_num_2_s3.INIT=8'h80;
  LUT4 ff_prepare_end_s3 (
    .F(ff_prepare_end_7),
    .I0(w_read_color_address_9_7),
    .I1(ff_prepare_local_plane_num[2]),
    .I2(ff_prepare_end_10),
    .I3(w_eight_dot_state[1]) 
);
defparam ff_prepare_end_s3.INIT=16'hD000;
  LUT4 ff_info_pattern_15_s3 (
    .F(ff_info_pattern_15_7),
    .I0(w_eight_dot_state[1]),
    .I1(ff_info_pattern_15_11),
    .I2(w_eight_dot_state[2]),
    .I3(n1523_10) 
);
defparam ff_info_pattern_15_s3.INIT=16'hD000;
  LUT4 ff_line_buf_draw_we_s3 (
    .F(ff_line_buf_draw_we_7),
    .I0(ff_draw_x[8]),
    .I1(ff_sp_predraw_end),
    .I2(ff_line_buf_draw_we_9),
    .I3(ff_draw_pattern[15]) 
);
defparam ff_line_buf_draw_we_s3.INIT=16'h0100;
  LUT4 ff_sp_predraw_end_s3 (
    .F(ff_sp_predraw_end_7),
    .I0(w_pre_dot_counter_x_4),
    .I1(ff_predraw_local_plane_num[1]),
    .I2(ff_sp_predraw_end_8),
    .I3(n1011_7) 
);
defparam ff_sp_predraw_end_s3.INIT=16'h00BF;
  LUT4 ff_window_x_s3 (
    .F(ff_window_x_7),
    .I0(ff_line_buf_disp_x[6]),
    .I1(ff_line_buf_disp_x[5]),
    .I2(ff_line_buf_disp_x[4]),
    .I3(n2433_10) 
);
defparam ff_window_x_s3.INIT=16'h8000;
  LUT4 n331_s4 (
    .F(n331_9),
    .I0(n1170_2),
    .I1(n1171_2),
    .I2(n1169_2),
    .I3(n1168_2) 
);
defparam n331_s4.INIT=16'h8000;
  LUT4 n328_s3 (
    .F(n328_7),
    .I0(n1167_2),
    .I1(n1166_2),
    .I2(n1165_2),
    .I3(n331_9) 
);
defparam n328_s3.INIT=16'h8000;
  LUT4 ff_main_state_1_s4 (
    .F(ff_main_state_1_8),
    .I0(w_pre_dot_counter_x_2),
    .I1(ff_main_state_1_10),
    .I2(n2420_5),
    .I3(n100_8) 
);
defparam ff_main_state_1_s4.INIT=16'h4000;
  LUT4 ff_main_state_1_s5 (
    .F(ff_main_state_1_9),
    .I0(n1011_7),
    .I1(ff_prepare_end),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam ff_main_state_1_s5.INIT=16'h03F5;
  LUT3 n554_s3 (
    .F(n554_8),
    .I0(ff_y_test_listup_addr[2]),
    .I1(ff_y_test_listup_addr[1]),
    .I2(ff_y_test_listup_addr[0]) 
);
defparam n554_s3.INIT=8'h80;
  LUT2 n499_s3 (
    .F(n499_8),
    .I0(ff_y_test_sp_num[0]),
    .I1(ff_y_test_sp_num[1]) 
);
defparam n499_s3.INIT=4'h8;
  LUT3 n2431_s3 (
    .F(n2431_8),
    .I0(ff_line_buf_disp_x[5]),
    .I1(ff_line_buf_disp_x[4]),
    .I2(n2433_10) 
);
defparam n2431_s3.INIT=8'h80;
  LUT3 n297_s10 (
    .F(n297_18),
    .I0(ff_sp_en),
    .I1(ff_bwindow_y),
    .I2(ff_main_state[0]) 
);
defparam n297_s10.INIT=8'h53;
  LUT3 n1803_s2 (
    .F(n1803_7),
    .I0(w_line_buf_rdata_odd[7]),
    .I1(w_line_buf_rdata_even[7]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1803_s2.INIT=8'h35;
  LUT2 ff_info_ram_we_s4 (
    .F(ff_info_ram_we_8),
    .I0(w_dot_state[0]),
    .I1(w_vdp_enable) 
);
defparam ff_info_ram_we_s4.INIT=4'h4;
  LUT2 n1681_s2 (
    .F(n1681_5),
    .I0(w_pre_dot_counter_x_3),
    .I1(w_pre_dot_counter_x_4) 
);
defparam n1681_s2.INIT=4'h1;
  LUT3 n3203_s3 (
    .F(n3203_6),
    .I0(ff_vram_rdata[3]),
    .I1(w_read_color_address_9_7),
    .I2(n3203_9) 
);
defparam n3203_s3.INIT=8'h90;
  LUT4 n3203_s4 (
    .F(n3203_7),
    .I0(w_listup_y[5]),
    .I1(w_listup_y[6]),
    .I2(w_listup_y[7]),
    .I3(n3203_10) 
);
defparam n3203_s4.INIT=16'h0100;
  LUT3 n3203_s5 (
    .F(n3203_8),
    .I0(w_read_color_address_9_7),
    .I1(ff_y_test_listup_addr[2]),
    .I2(ff_y_test_listup_addr[3]) 
);
defparam n3203_s5.INIT=8'h0B;
  LUT4 ff_line_buf_draw_we_s5 (
    .F(ff_line_buf_draw_we_9),
    .I0(reg_r8_col0_on_Z),
    .I1(ff_draw_color[0]),
    .I2(ff_draw_color[1]),
    .I3(ff_line_buf_draw_we_10) 
);
defparam ff_line_buf_draw_we_s5.INIT=16'h0100;
  LUT4 ff_sp_predraw_end_s4 (
    .F(ff_sp_predraw_end_8),
    .I0(w_read_color_address_9_7),
    .I1(ff_predraw_local_plane_num[2]),
    .I2(ff_predraw_local_plane_num_2_9),
    .I3(ff_predraw_local_plane_num[0]) 
);
defparam ff_sp_predraw_end_s4.INIT=16'hD000;
  LUT2 ff_main_state_1_s6 (
    .F(ff_main_state_1_10),
    .I0(w_pre_dot_counter_x_3),
    .I1(w_pre_dot_counter_x_8) 
);
defparam ff_main_state_1_s6.INIT=4'h8;
  LUT4 n3203_s6 (
    .F(n3203_9),
    .I0(ff_vram_rdata[0]),
    .I1(ff_vram_rdata[1]),
    .I2(ff_vram_rdata[2]),
    .I3(n3203_11) 
);
defparam n3203_s6.INIT=16'h0100;
  LUT4 n3203_s7 (
    .F(n3203_10),
    .I0(w_listup_y[3]),
    .I1(w_listup_y[4]),
    .I2(reg_r1_sp_size_Z),
    .I3(reg_r1_sp_zoom_Z) 
);
defparam n3203_s7.INIT=16'hF331;
  LUT2 ff_line_buf_draw_we_s6 (
    .F(ff_line_buf_draw_we_10),
    .I0(ff_draw_color[2]),
    .I1(ff_draw_color[3]) 
);
defparam ff_line_buf_draw_we_s6.INIT=4'h1;
  LUT4 n3203_s8 (
    .F(n3203_11),
    .I0(ff_vram_rdata[5]),
    .I1(ff_vram_rdata[4]),
    .I2(ff_vram_rdata[6]),
    .I3(ff_vram_rdata[7]) 
);
defparam n3203_s8.INIT=16'h4000;
  LUT3 n1358_s12 (
    .F(n1358_19),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_vram_rdata[7]) 
);
defparam n1358_s12.INIT=8'h20;
  LUT3 n1359_s11 (
    .F(n1359_18),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_vram_rdata[6]) 
);
defparam n1359_s11.INIT=8'h20;
  LUT3 n1360_s11 (
    .F(n1360_18),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_vram_rdata[5]) 
);
defparam n1360_s11.INIT=8'h20;
  LUT3 n1361_s11 (
    .F(n1361_18),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_vram_rdata[4]) 
);
defparam n1361_s11.INIT=8'h20;
  LUT3 n1362_s11 (
    .F(n1362_18),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_vram_rdata[3]) 
);
defparam n1362_s11.INIT=8'h20;
  LUT3 n1363_s11 (
    .F(n1363_18),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_vram_rdata[2]) 
);
defparam n1363_s11.INIT=8'h20;
  LUT3 n1364_s11 (
    .F(n1364_18),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_vram_rdata[1]) 
);
defparam n1364_s11.INIT=8'h20;
  LUT3 n1365_s11 (
    .F(n1365_18),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_vram_rdata[0]) 
);
defparam n1365_s11.INIT=8'h20;
  LUT4 n1161_s12 (
    .F(n1161_18),
    .I0(n1168_18),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1161_s12.INIT=16'hAABF;
  LUT4 n1912_s3 (
    .F(n1912_9),
    .I0(n1011_7),
    .I1(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [2]),
    .I2(ff_predraw_local_plane_num[2]),
    .I3(w_info_rdata[1]) 
);
defparam n1912_s3.INIT=16'h4450;
  LUT4 n1913_s3 (
    .F(n1913_9),
    .I0(n1011_7),
    .I1(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [1]),
    .I2(ff_predraw_local_plane_num[1]),
    .I3(w_info_rdata[1]) 
);
defparam n1913_s3.INIT=16'h4450;
  LUT4 n1914_s3 (
    .F(n1914_9),
    .I0(n1011_7),
    .I1(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [0]),
    .I2(ff_predraw_local_plane_num[0]),
    .I3(w_info_rdata[1]) 
);
defparam n1914_s3.INIT=16'h4450;
  LUT4 n2433_s4 (
    .F(n2433_10),
    .I0(ff_line_buf_disp_x[3]),
    .I1(ff_line_buf_disp_x[2]),
    .I2(ff_line_buf_disp_x[1]),
    .I3(ff_line_buf_disp_x[0]) 
);
defparam n2433_s4.INIT=16'h8000;
  LUT4 ff_prepare_end_s5 (
    .F(ff_prepare_end_10),
    .I0(ff_prepare_local_plane_num[1]),
    .I1(ff_prepare_local_plane_num[0]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[2]) 
);
defparam ff_prepare_end_s5.INIT=16'h8000;
  LUT3 n1175_s13 (
    .F(n1175_18),
    .I0(w_read_color_address_9_7),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]) 
);
defparam n1175_s13.INIT=8'h40;
  LUT4 ff_y_test_sp_num_4_s5 (
    .F(ff_y_test_sp_num_4_10),
    .I0(ff_y_test_en),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[2]) 
);
defparam ff_y_test_sp_num_4_s5.INIT=16'h2000;
  LUT4 n1523_s4 (
    .F(n1523_8),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[2]),
    .I3(n1523_10) 
);
defparam n1523_s4.INIT=16'h4000;
  LUT4 ff_line_buf_draw_color_7_s4 (
    .F(ff_line_buf_draw_color_7_9),
    .I0(w_info_rdata_Z[0]),
    .I1(w_line_buf_rdata_odd[7]),
    .I2(w_line_buf_rdata_even[7]),
    .I3(w_pre_dot_counter_yp[0]) 
);
defparam ff_line_buf_draw_color_7_s4.INIT=16'h5044;
  LUT4 n497_s4 (
    .F(n497_10),
    .I0(ff_y_test_sp_num[2]),
    .I1(ff_y_test_sp_num[3]),
    .I2(ff_y_test_sp_num[0]),
    .I3(ff_y_test_sp_num[1]) 
);
defparam n497_s4.INIT=16'h8000;
  LUT4 n499_s4 (
    .F(n499_10),
    .I0(n1011_7),
    .I1(ff_y_test_sp_num[2]),
    .I2(ff_y_test_sp_num[0]),
    .I3(ff_y_test_sp_num[1]) 
);
defparam n499_s4.INIT=16'h1444;
  LUT3 n1523_s5 (
    .F(n1523_10),
    .I0(n3336_9),
    .I1(slot_reset_n_d),
    .I2(w_vdp_enable) 
);
defparam n1523_s5.INIT=8'h80;
  LUT4 ff_predraw_local_plane_num_2_s4 (
    .F(ff_predraw_local_plane_num_2_9),
    .I0(w_pre_dot_counter_x_2),
    .I1(w_pre_dot_counter_x_3),
    .I2(w_pre_dot_counter_x_0),
    .I3(w_pre_dot_counter_x_1) 
);
defparam ff_predraw_local_plane_num_2_s4.INIT=16'h0001;
  LUT4 n1331_s5 (
    .F(n1331_12),
    .I0(n1334_11),
    .I1(ff_prepare_local_plane_num[1]),
    .I2(ff_prepare_local_plane_num[0]),
    .I3(ff_prepare_local_plane_num[2]) 
);
defparam n1331_s5.INIT=16'h2A80;
  LUT4 n1554_s3 (
    .F(n1554_7),
    .I0(n1523_10),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]),
    .I3(w_eight_dot_state[1]) 
);
defparam n1554_s3.INIT=16'h0200;
  LUT4 w_read_color_address_9_s3 (
    .F(w_read_color_address_9_7),
    .I0(reg_r0_disp_mode[3]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r1_disp_mode[1]),
    .I3(reg_r1_disp_mode[0]) 
);
defparam w_read_color_address_9_s3.INIT=16'h000E;
  LUT4 n1533_s2 (
    .F(n1533_6),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[0]),
    .I3(n1523_10) 
);
defparam n1533_s2.INIT=16'h4000;
  LUT4 n1332_s6 (
    .F(n1332_14),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_prepare_local_plane_num[1]),
    .I3(ff_prepare_local_plane_num[0]) 
);
defparam n1332_s6.INIT=16'h0440;
  LUT4 n3336_s4 (
    .F(n3336_9),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n3336_s4.INIT=16'h0400;
  LUT3 n1333_s6 (
    .F(n1333_13),
    .I0(ff_prepare_local_plane_num[0]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]) 
);
defparam n1333_s6.INIT=8'h10;
  LUT4 ff_prepare_end_s6 (
    .F(ff_prepare_end_12),
    .I0(ff_prepare_end_7),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]),
    .I3(n1018_6) 
);
defparam ff_prepare_end_s6.INIT=16'hEF00;
  LUT4 ff_prepare_plane_num_4_s2 (
    .F(ff_prepare_plane_num_4_7),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_prepare_local_plane_num_2_7),
    .I3(n1018_6) 
);
defparam ff_prepare_plane_num_4_s2.INIT=16'hFB00;
  LUT4 n1636_s1 (
    .F(n1636_5),
    .I0(\ff_render_planes[0] [0]),
    .I1(n1631_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1636_s1.INIT=16'hACAA;
  LUT4 n1635_s1 (
    .F(n1635_5),
    .I0(\ff_render_planes[0] [1]),
    .I1(n1630_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1635_s1.INIT=16'hACAA;
  LUT4 n1634_s1 (
    .F(n1634_5),
    .I0(\ff_render_planes[0] [2]),
    .I1(n1629_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1634_s1.INIT=16'hACAA;
  LUT4 n1633_s1 (
    .F(n1633_5),
    .I0(\ff_render_planes[0] [3]),
    .I1(n1628_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1633_s1.INIT=16'hACAA;
  LUT4 n1632_s1 (
    .F(n1632_5),
    .I0(\ff_render_planes[0] [4]),
    .I1(n1627_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1632_s1.INIT=16'hACAA;
  LUT4 w_info_address_0_s2 (
    .F(w_info_address[0]),
    .I0(ff_predraw_local_plane_num[0]),
    .I1(ff_prepare_local_plane_num[0]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam w_info_address_0_s2.INIT=16'hACAA;
  LUT4 w_info_address_1_s2 (
    .F(w_info_address[1]),
    .I0(ff_predraw_local_plane_num[1]),
    .I1(ff_prepare_local_plane_num[1]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam w_info_address_1_s2.INIT=16'hACAA;
  LUT4 w_info_address_2_s2 (
    .F(w_info_address[2]),
    .I0(ff_predraw_local_plane_num[2]),
    .I1(ff_prepare_local_plane_num[2]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam w_info_address_2_s2.INIT=16'hACAA;
  LUT4 ff_line_buf_draw_we_s7 (
    .F(ff_line_buf_draw_we_12),
    .I0(w_vdp_enable),
    .I1(w_dot_state[1]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam ff_line_buf_draw_we_s7.INIT=16'h0800;
  LUT3 n2120_s3 (
    .F(n2120_7),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(ff_pattern_generator_7_9) 
);
defparam n2120_s3.INIT=8'h40;
  LUT3 n2116_s3 (
    .F(n2116_7),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(n1017_4) 
);
defparam n2116_s3.INIT=8'h40;
  LUT3 n2080_s2 (
    .F(n2080_6),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(n520_4) 
);
defparam n2080_s2.INIT=8'h40;
  LUT4 n2931_s1 (
    .F(n2931_5),
    .I0(n1011_7),
    .I1(w_dot_state[1]),
    .I2(w_vdp_enable),
    .I3(w_dot_state[0]) 
);
defparam n2931_s1.INIT=16'h2000;
  LUT3 n557_s5 (
    .F(n557_11),
    .I0(ff_y_test_listup_addr[0]),
    .I1(n557_15),
    .I2(ff_y_test_listup_addr_3_8) 
);
defparam n557_s5.INIT=8'hCA;
  LUT3 ff_y_test_listup_addr_3_s3 (
    .F(ff_y_test_listup_addr_3_8),
    .I0(n3203_5),
    .I1(n1011_7),
    .I2(n1018_6) 
);
defparam ff_y_test_listup_addr_3_s3.INIT=8'hE0;
  LUT4 ff_info_pattern_15_s5 (
    .F(ff_info_pattern_15_11),
    .I0(ff_prepare_local_plane_num[2]),
    .I1(ff_y_test_listup_addr[2]),
    .I2(n1299_14),
    .I3(ff_y_test_listup_addr[3]) 
);
defparam ff_info_pattern_15_s5.INIT=16'h00B2;
  LUT4 n1173_s14 (
    .F(n1173_19),
    .I0(ff_prepare_plane_num[0]),
    .I1(ff_prepare_plane_num[2]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_7) 
);
defparam n1173_s14.INIT=16'h5333;
  LUT4 n1172_s13 (
    .F(n1172_18),
    .I0(ff_prepare_plane_num[1]),
    .I1(ff_prepare_plane_num[3]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_7) 
);
defparam n1172_s13.INIT=16'hACCC;
  LUT4 n1171_s13 (
    .F(n1171_18),
    .I0(ff_prepare_plane_num[2]),
    .I1(ff_prepare_plane_num[4]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_7) 
);
defparam n1171_s13.INIT=16'hACCC;
  LUT4 n1170_s13 (
    .F(n1170_18),
    .I0(ff_prepare_plane_num[3]),
    .I1(ff_attribute_base_address[0]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_7) 
);
defparam n1170_s13.INIT=16'hACCC;
  LUT4 n1169_s14 (
    .F(n1169_20),
    .I0(ff_prepare_plane_num[4]),
    .I1(ff_attribute_base_address[1]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_7) 
);
defparam n1169_s14.INIT=16'hACCC;
  LUT4 n1174_s14 (
    .F(n1174_17),
    .I0(ff_prepare_plane_num[1]),
    .I1(ff_prepare_line_num[3]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_7) 
);
defparam n1174_s14.INIT=16'hCAAA;
  LUT4 ff_sp_predraw_end_s5 (
    .F(ff_sp_predraw_end_10),
    .I0(ff_sp_predraw_end_7),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[0]),
    .I3(n520_4) 
);
defparam ff_sp_predraw_end_s5.INIT=16'h1000;
  LUT4 n2237_s3 (
    .F(n2237_7),
    .I0(slot_reset_n_d),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[0]),
    .I3(ff_pattern_generator_7_9) 
);
defparam n2237_s3.INIT=16'h2000;
  LUT4 n557_s7 (
    .F(n557_15),
    .I0(ff_y_test_listup_addr[0]),
    .I1(ff_predraw_local_plane_num_2_9),
    .I2(w_pre_dot_counter_x_8),
    .I3(n100_8) 
);
defparam n557_s7.INIT=16'h5155;
  LUT4 n501_s4 (
    .F(n501_10),
    .I0(ff_y_test_sp_num[0]),
    .I1(ff_predraw_local_plane_num_2_9),
    .I2(w_pre_dot_counter_x_8),
    .I3(n100_8) 
);
defparam n501_s4.INIT=16'h5155;
  LUT4 n496_s2 (
    .F(n496_8),
    .I0(ff_sp_en),
    .I1(ff_predraw_local_plane_num_2_9),
    .I2(w_pre_dot_counter_x_8),
    .I3(n100_8) 
);
defparam n496_s2.INIT=16'h0800;
  LUT4 n1907_s3 (
    .F(n1907_9),
    .I0(reg_r8_sp_off_Z),
    .I1(ff_predraw_local_plane_num_2_9),
    .I2(w_pre_dot_counter_x_8),
    .I3(n100_8) 
);
defparam n1907_s3.INIT=16'hFBFF;
  DFFRE ff_vram_rdata_6_s0 (
    .Q(ff_vram_rdata[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_vram_rdata_5_s0 (
    .Q(ff_vram_rdata[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_vram_rdata_4_s0 (
    .Q(ff_vram_rdata[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_vram_rdata_3_s0 (
    .Q(ff_vram_rdata[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_vram_rdata_2_s0 (
    .Q(ff_vram_rdata[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_vram_rdata_1_s0 (
    .Q(ff_vram_rdata[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_vram_rdata_0_s0 (
    .Q(ff_vram_rdata[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_sp_en_s0 (
    .Q(ff_sp_en),
    .D(ff_bwindow_y),
    .CLK(w_video_clk),
    .CE(n2931_5),
    .RESET(n36_6) 
);
  DFFRE ff_main_state_1_s0 (
    .Q(ff_main_state[1]),
    .D(n295_21),
    .CLK(w_video_clk),
    .CE(ff_main_state_1_7),
    .RESET(n36_6) 
);
  DFFRE ff_main_state_0_s0 (
    .Q(ff_main_state[0]),
    .D(n296_21),
    .CLK(w_video_clk),
    .CE(ff_main_state_1_7),
    .RESET(n36_6) 
);
  DFFRE sp_vram_accessing_s0 (
    .Q(w_sp_vram_accessing),
    .D(n297_17),
    .CLK(w_video_clk),
    .CE(ff_main_state_1_7),
    .RESET(n36_6) 
);
  DFFE ff_cur_y_7_s0 (
    .Q(ff_cur_y[7]),
    .D(n328_6),
    .CLK(w_video_clk),
    .CE(n2931_5) 
);
  DFFE ff_cur_y_6_s0 (
    .Q(ff_cur_y[6]),
    .D(n329_8),
    .CLK(w_video_clk),
    .CE(n2931_5) 
);
  DFFE ff_cur_y_5_s0 (
    .Q(ff_cur_y[5]),
    .D(n330_8),
    .CLK(w_video_clk),
    .CE(n2931_5) 
);
  DFFE ff_cur_y_4_s0 (
    .Q(ff_cur_y[4]),
    .D(n331_8),
    .CLK(w_video_clk),
    .CE(n2931_5) 
);
  DFFE ff_cur_y_3_s0 (
    .Q(ff_cur_y[3]),
    .D(n332_8),
    .CLK(w_video_clk),
    .CE(n2931_5) 
);
  DFFE ff_cur_y_2_s0 (
    .Q(ff_cur_y[2]),
    .D(n333_8),
    .CLK(w_video_clk),
    .CE(n2931_5) 
);
  DFFE ff_cur_y_1_s0 (
    .Q(ff_cur_y[1]),
    .D(n334_8),
    .CLK(w_video_clk),
    .CE(n2931_5) 
);
  DFFE ff_cur_y_0_s0 (
    .Q(ff_cur_y[0]),
    .D(n335_11),
    .CLK(w_video_clk),
    .CE(n2931_5) 
);
  DFFE ff_pattern_gen_base_address_5_s0 (
    .Q(ff_pattern_gen_base_address[5]),
    .D(reg_r6_sp_gen_addr_Z_5),
    .CLK(w_video_clk),
    .CE(n2931_5) 
);
  DFFE ff_pattern_gen_base_address_3_s0 (
    .Q(ff_pattern_gen_base_address[3]),
    .D(reg_r6_sp_gen_addr_Z_3),
    .CLK(w_video_clk),
    .CE(n2931_5) 
);
  DFFE ff_pattern_gen_base_address_2_s0 (
    .Q(ff_pattern_gen_base_address[2]),
    .D(reg_r6_sp_gen_addr_Z_2),
    .CLK(w_video_clk),
    .CE(n2931_5) 
);
  DFFE ff_pattern_gen_base_address_1_s0 (
    .Q(ff_pattern_gen_base_address[1]),
    .D(reg_r6_sp_gen_addr_Z_1),
    .CLK(w_video_clk),
    .CE(n2931_5) 
);
  DFFE ff_pattern_gen_base_address_0_s0 (
    .Q(ff_pattern_gen_base_address[0]),
    .D(reg_r6_sp_gen_addr_Z_0),
    .CLK(w_video_clk),
    .CE(n2931_5) 
);
  DFFE ff_attribute_base_address_9_s0 (
    .Q(ff_attribute_base_address[9]),
    .D(reg_r11r5_sp_atr_addr_Z_9),
    .CLK(w_video_clk),
    .CE(n2931_5) 
);
  DFFE ff_attribute_base_address_7_s0 (
    .Q(ff_attribute_base_address[7]),
    .D(reg_r11r5_sp_atr_addr_Z_7),
    .CLK(w_video_clk),
    .CE(n2931_5) 
);
  DFFE ff_attribute_base_address_6_s0 (
    .Q(ff_attribute_base_address[6]),
    .D(reg_r11r5_sp_atr_addr_Z_6),
    .CLK(w_video_clk),
    .CE(n2931_5) 
);
  DFFE ff_attribute_base_address_5_s0 (
    .Q(ff_attribute_base_address[5]),
    .D(reg_r11r5_sp_atr_addr_Z_5),
    .CLK(w_video_clk),
    .CE(n2931_5) 
);
  DFFE ff_attribute_base_address_4_s0 (
    .Q(ff_attribute_base_address[4]),
    .D(reg_r11r5_sp_atr_addr_Z_4),
    .CLK(w_video_clk),
    .CE(n2931_5) 
);
  DFFE ff_attribute_base_address_3_s0 (
    .Q(ff_attribute_base_address[3]),
    .D(reg_r11r5_sp_atr_addr_Z_3),
    .CLK(w_video_clk),
    .CE(n2931_5) 
);
  DFFE ff_attribute_base_address_2_s0 (
    .Q(ff_attribute_base_address[2]),
    .D(reg_r11r5_sp_atr_addr_Z_2),
    .CLK(w_video_clk),
    .CE(n2931_5) 
);
  DFFRE ff_attribute_base_address_1_s0 (
    .Q(ff_attribute_base_address[1]),
    .D(reg_r11r5_sp_atr_addr_Z_1),
    .CLK(w_video_clk),
    .CE(n2931_5),
    .RESET(n336_4) 
);
  DFFRE ff_attribute_base_address_0_s0 (
    .Q(ff_attribute_base_address[0]),
    .D(reg_r11r5_sp_atr_addr_Z_0),
    .CLK(w_video_clk),
    .CE(n2931_5),
    .RESET(n336_4) 
);
  DFFRE ff_y_test_en_s0 (
    .Q(ff_y_test_en),
    .D(n496_8),
    .CLK(w_video_clk),
    .CE(ff_y_test_en_6),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_sp_num_4_s0 (
    .Q(ff_y_test_sp_num[4]),
    .D(n497_7),
    .CLK(w_video_clk),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_sp_num_3_s0 (
    .Q(ff_y_test_sp_num[3]),
    .D(n498_7),
    .CLK(w_video_clk),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_sp_num_2_s0 (
    .Q(ff_y_test_sp_num[2]),
    .D(n499_10),
    .CLK(w_video_clk),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_sp_num_1_s0 (
    .Q(ff_y_test_sp_num[1]),
    .D(n500_7),
    .CLK(w_video_clk),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_sp_num_0_s0 (
    .Q(ff_y_test_sp_num[0]),
    .D(n501_10),
    .CLK(w_video_clk),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_listup_addr_3_s0 (
    .Q(ff_y_test_listup_addr[3]),
    .D(n554_7),
    .CLK(w_video_clk),
    .CE(ff_y_test_listup_addr_3_8),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_listup_addr_2_s0 (
    .Q(ff_y_test_listup_addr[2]),
    .D(n555_7),
    .CLK(w_video_clk),
    .CE(ff_y_test_listup_addr_3_8),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_listup_addr_1_s0 (
    .Q(ff_y_test_listup_addr[1]),
    .D(n556_7),
    .CLK(w_video_clk),
    .CE(ff_y_test_listup_addr_3_8),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[0]_4_s0  (
    .Q(\ff_render_planes[0] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3163_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[0]_3_s0  (
    .Q(\ff_render_planes[0] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3163_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[0]_2_s0  (
    .Q(\ff_render_planes[0] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3163_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[0]_1_s0  (
    .Q(\ff_render_planes[0] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3163_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[0]_0_s0  (
    .Q(\ff_render_planes[0] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3163_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[1]_4_s0  (
    .Q(\ff_render_planes[1] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3173_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[1]_3_s0  (
    .Q(\ff_render_planes[1] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3173_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[1]_2_s0  (
    .Q(\ff_render_planes[1] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3173_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[1]_1_s0  (
    .Q(\ff_render_planes[1] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3173_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[1]_0_s0  (
    .Q(\ff_render_planes[1] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3173_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[2]_4_s0  (
    .Q(\ff_render_planes[2] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3183_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[2]_3_s0  (
    .Q(\ff_render_planes[2] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3183_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[2]_2_s0  (
    .Q(\ff_render_planes[2] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3183_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[2]_1_s0  (
    .Q(\ff_render_planes[2] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3183_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[2]_0_s0  (
    .Q(\ff_render_planes[2] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3183_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[3]_4_s0  (
    .Q(\ff_render_planes[3] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3193_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[3]_3_s0  (
    .Q(\ff_render_planes[3] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3193_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[3]_2_s0  (
    .Q(\ff_render_planes[3] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3193_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[3]_1_s0  (
    .Q(\ff_render_planes[3] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3193_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[3]_0_s0  (
    .Q(\ff_render_planes[3] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3193_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[4]_4_s0  (
    .Q(\ff_render_planes[4] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3203_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[4]_3_s0  (
    .Q(\ff_render_planes[4] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3203_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[4]_2_s0  (
    .Q(\ff_render_planes[4] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3203_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[4]_1_s0  (
    .Q(\ff_render_planes[4] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3203_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[4]_0_s0  (
    .Q(\ff_render_planes[4] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3203_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[5]_4_s0  (
    .Q(\ff_render_planes[5] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3213_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[5]_3_s0  (
    .Q(\ff_render_planes[5] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3213_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[5]_2_s0  (
    .Q(\ff_render_planes[5] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3213_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[5]_1_s0  (
    .Q(\ff_render_planes[5] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3213_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[5]_0_s0  (
    .Q(\ff_render_planes[5] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3213_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[6]_4_s0  (
    .Q(\ff_render_planes[6] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3223_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[6]_3_s0  (
    .Q(\ff_render_planes[6] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3223_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[6]_2_s0  (
    .Q(\ff_render_planes[6] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3223_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[6]_1_s0  (
    .Q(\ff_render_planes[6] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3223_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[6]_0_s0  (
    .Q(\ff_render_planes[6] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3223_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[7]_4_s0  (
    .Q(\ff_render_planes[7] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3233_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[7]_3_s0  (
    .Q(\ff_render_planes[7] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3233_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[7]_2_s0  (
    .Q(\ff_render_planes[7] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3233_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[7]_1_s0  (
    .Q(\ff_render_planes[7] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3233_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[7]_0_s0  (
    .Q(\ff_render_planes[7] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3233_3),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_16_s0 (
    .Q(ff_y_test_address_16),
    .D(ff_attribute_base_address[9]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_14_s0 (
    .Q(ff_y_test_address_14),
    .D(ff_attribute_base_address[7]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_13_s0 (
    .Q(ff_y_test_address_13),
    .D(ff_attribute_base_address[6]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_12_s0 (
    .Q(ff_y_test_address_12),
    .D(ff_attribute_base_address[5]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_11_s0 (
    .Q(ff_y_test_address_11),
    .D(ff_attribute_base_address[4]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_10_s0 (
    .Q(ff_y_test_address_10),
    .D(ff_attribute_base_address[3]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_9_s0 (
    .Q(ff_y_test_address_9),
    .D(ff_attribute_base_address[2]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_8_s0 (
    .Q(ff_y_test_address_8),
    .D(ff_attribute_base_address[1]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_7_s0 (
    .Q(ff_y_test_address_7),
    .D(ff_attribute_base_address[0]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_6_s0 (
    .Q(ff_y_test_address_6),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_5_s0 (
    .Q(ff_y_test_address_5),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_4_s0 (
    .Q(ff_y_test_address_4),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_3_s0 (
    .Q(ff_y_test_address_3),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_2_s0 (
    .Q(ff_y_test_address_2),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_16_s0 (
    .Q(ff_preread_address_16),
    .D(n1161_13),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_14_s0 (
    .Q(ff_preread_address_14),
    .D(n1163_13),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_13_s0 (
    .Q(ff_preread_address_13),
    .D(n1164_13),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_12_s0 (
    .Q(ff_preread_address_12),
    .D(n1165_13),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_11_s0 (
    .Q(ff_preread_address_11),
    .D(n1166_13),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_10_s0 (
    .Q(ff_preread_address_10),
    .D(n1167_13),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_9_s0 (
    .Q(ff_preread_address_9),
    .D(n1168_14),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_8_s0 (
    .Q(ff_preread_address_8),
    .D(n1169_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_7_s0 (
    .Q(ff_preread_address_7),
    .D(n1170_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_6_s0 (
    .Q(ff_preread_address_6),
    .D(n1171_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_5_s0 (
    .Q(ff_preread_address_5),
    .D(n1172_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_4_s0 (
    .Q(ff_preread_address_4),
    .D(n1173_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_3_s0 (
    .Q(ff_preread_address_3),
    .D(n1174_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_2_s0 (
    .Q(ff_preread_address_2),
    .D(n1175_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_1_s0 (
    .Q(ff_preread_address_1),
    .D(n1176_24),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_0_s0 (
    .Q(ff_preread_address_0),
    .D(n1177_23),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_prepare_local_plane_num_2_s0 (
    .Q(ff_prepare_local_plane_num[2]),
    .D(n1331_12),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_7),
    .RESET(n36_6) 
);
  DFFRE ff_prepare_local_plane_num_1_s0 (
    .Q(ff_prepare_local_plane_num[1]),
    .D(n1332_14),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_7),
    .RESET(n36_6) 
);
  DFFRE ff_prepare_local_plane_num_0_s0 (
    .Q(ff_prepare_local_plane_num[0]),
    .D(n1333_13),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_7),
    .RESET(n36_6) 
);
  DFFRE ff_prepare_end_s0 (
    .Q(ff_prepare_end),
    .D(n1334_11),
    .CLK(w_video_clk),
    .CE(ff_prepare_end_12),
    .RESET(n36_6) 
);
  DFFE ff_info_color_3_s0 (
    .Q(ff_info_color[3]),
    .D(ff_vram_rdata[3]),
    .CLK(w_video_clk),
    .CE(n1523_8) 
);
  DFFE ff_info_color_2_s0 (
    .Q(ff_info_color[2]),
    .D(ff_vram_rdata[2]),
    .CLK(w_video_clk),
    .CE(n1523_8) 
);
  DFFE ff_info_color_1_s0 (
    .Q(ff_info_color[1]),
    .D(ff_vram_rdata[1]),
    .CLK(w_video_clk),
    .CE(n1523_8) 
);
  DFFE ff_info_color_0_s0 (
    .Q(ff_info_color[0]),
    .D(ff_vram_rdata[0]),
    .CLK(w_video_clk),
    .CE(n1523_8) 
);
  DFFRE ff_info_cc_s0 (
    .Q(ff_info_cc),
    .D(ff_vram_rdata[6]),
    .CLK(w_video_clk),
    .CE(n1523_8),
    .RESET(n1265_5) 
);
  DFFE ff_info_ic_s0 (
    .Q(ff_info_ic),
    .D(n1266_3),
    .CLK(w_video_clk),
    .CE(n1523_8) 
);
  DFFE ff_info_x_8_s0 (
    .Q(ff_info_x[8]),
    .D(n1341_18),
    .CLK(w_video_clk),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_7_s0 (
    .Q(ff_info_x[7]),
    .D(n1342_14),
    .CLK(w_video_clk),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_6_s0 (
    .Q(ff_info_x[6]),
    .D(n1343_14),
    .CLK(w_video_clk),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_5_s0 (
    .Q(ff_info_x[5]),
    .D(n1344_14),
    .CLK(w_video_clk),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_4_s0 (
    .Q(ff_info_x[4]),
    .D(ff_vram_rdata[4]),
    .CLK(w_video_clk),
    .CE(n1533_6) 
);
  DFFE ff_info_x_3_s0 (
    .Q(ff_info_x[3]),
    .D(ff_vram_rdata[3]),
    .CLK(w_video_clk),
    .CE(n1533_6) 
);
  DFFE ff_info_x_2_s0 (
    .Q(ff_info_x[2]),
    .D(ff_vram_rdata[2]),
    .CLK(w_video_clk),
    .CE(n1533_6) 
);
  DFFE ff_info_x_1_s0 (
    .Q(ff_info_x[1]),
    .D(ff_vram_rdata[1]),
    .CLK(w_video_clk),
    .CE(n1533_6) 
);
  DFFE ff_info_x_0_s0 (
    .Q(ff_info_x[0]),
    .D(ff_vram_rdata[0]),
    .CLK(w_video_clk),
    .CE(n1533_6) 
);
  DFFE ff_info_pattern_15_s0 (
    .Q(ff_info_pattern[15]),
    .D(n1350_16),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_14_s0 (
    .Q(ff_info_pattern[14]),
    .D(n1351_16),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_13_s0 (
    .Q(ff_info_pattern[13]),
    .D(n1352_16),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_12_s0 (
    .Q(ff_info_pattern[12]),
    .D(n1353_16),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_11_s0 (
    .Q(ff_info_pattern[11]),
    .D(n1354_16),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_10_s0 (
    .Q(ff_info_pattern[10]),
    .D(n1355_16),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_9_s0 (
    .Q(ff_info_pattern[9]),
    .D(n1356_16),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_8_s0 (
    .Q(ff_info_pattern[8]),
    .D(n1357_16),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_7_s0 (
    .Q(ff_info_pattern[7]),
    .D(n1358_19),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_6_s0 (
    .Q(ff_info_pattern[6]),
    .D(n1359_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_5_s0 (
    .Q(ff_info_pattern[5]),
    .D(n1360_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_4_s0 (
    .Q(ff_info_pattern[4]),
    .D(n1361_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_3_s0 (
    .Q(ff_info_pattern[3]),
    .D(n1362_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_2_s0 (
    .Q(ff_info_pattern[2]),
    .D(n1363_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_1_s0 (
    .Q(ff_info_pattern[1]),
    .D(n1364_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_0_s0 (
    .Q(ff_info_pattern[0]),
    .D(n1365_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_prepare_line_num_3_s0 (
    .Q(ff_prepare_line_num[3]),
    .D(n1252_3),
    .CLK(w_video_clk),
    .CE(n1554_7) 
);
  DFFE ff_prepare_line_num_2_s0 (
    .Q(ff_prepare_line_num[2]),
    .D(n1253_3),
    .CLK(w_video_clk),
    .CE(n1554_7) 
);
  DFFE ff_prepare_line_num_1_s0 (
    .Q(ff_prepare_line_num[1]),
    .D(n1254_3),
    .CLK(w_video_clk),
    .CE(n1554_7) 
);
  DFFE ff_prepare_line_num_0_s0 (
    .Q(ff_prepare_line_num[0]),
    .D(n1255_3),
    .CLK(w_video_clk),
    .CE(n1554_7) 
);
  DFFE ff_prepare_pattern_num_7_s0 (
    .Q(ff_prepare_pattern_num[7]),
    .D(ff_vram_rdata[7]),
    .CLK(w_video_clk),
    .CE(n1558_4) 
);
  DFFE ff_prepare_pattern_num_6_s0 (
    .Q(ff_prepare_pattern_num[6]),
    .D(ff_vram_rdata[6]),
    .CLK(w_video_clk),
    .CE(n1558_4) 
);
  DFFE ff_prepare_pattern_num_5_s0 (
    .Q(ff_prepare_pattern_num[5]),
    .D(ff_vram_rdata[5]),
    .CLK(w_video_clk),
    .CE(n1558_4) 
);
  DFFE ff_prepare_pattern_num_4_s0 (
    .Q(ff_prepare_pattern_num[4]),
    .D(ff_vram_rdata[4]),
    .CLK(w_video_clk),
    .CE(n1558_4) 
);
  DFFE ff_prepare_pattern_num_3_s0 (
    .Q(ff_prepare_pattern_num[3]),
    .D(ff_vram_rdata[3]),
    .CLK(w_video_clk),
    .CE(n1558_4) 
);
  DFFE ff_prepare_pattern_num_2_s0 (
    .Q(ff_prepare_pattern_num[2]),
    .D(ff_vram_rdata[2]),
    .CLK(w_video_clk),
    .CE(n1558_4) 
);
  DFFE ff_prepare_pattern_num_1_s0 (
    .Q(ff_prepare_pattern_num[1]),
    .D(ff_vram_rdata[1]),
    .CLK(w_video_clk),
    .CE(n1558_4) 
);
  DFFE ff_prepare_pattern_num_0_s0 (
    .Q(ff_prepare_pattern_num[0]),
    .D(ff_vram_rdata[0]),
    .CLK(w_video_clk),
    .CE(n1558_4) 
);
  DFFE ff_prepare_plane_num_4_s0 (
    .Q(ff_prepare_plane_num[4]),
    .D(n1632_5),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_7) 
);
  DFFE ff_prepare_plane_num_3_s0 (
    .Q(ff_prepare_plane_num[3]),
    .D(n1633_5),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_7) 
);
  DFFE ff_prepare_plane_num_2_s0 (
    .Q(ff_prepare_plane_num[2]),
    .D(n1634_5),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_7) 
);
  DFFE ff_prepare_plane_num_1_s0 (
    .Q(ff_prepare_plane_num[1]),
    .D(n1635_5),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_7) 
);
  DFFE ff_prepare_plane_num_0_s0 (
    .Q(ff_prepare_plane_num[0]),
    .D(n1636_5),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_7) 
);
  DFFE ff_info_ram_we_s0 (
    .Q(ff_info_ram_we),
    .D(n3336_9),
    .CLK(w_video_clk),
    .CE(ff_info_ram_we_7) 
);
  DFFRE ff_line_buf_draw_we_s0 (
    .Q(ff_line_buf_draw_we),
    .D(w_dot_state[0]),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_we_6),
    .RESET(n36_6) 
);
  DFFRE ff_sp_predraw_end_s0 (
    .Q(ff_sp_predraw_end),
    .D(n1907_9),
    .CLK(w_video_clk),
    .CE(ff_sp_predraw_end_10),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_15_s0 (
    .Q(ff_draw_pattern[15]),
    .D(n1681_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_14_s0 (
    .Q(ff_draw_pattern[14]),
    .D(n1682_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_13_s0 (
    .Q(ff_draw_pattern[13]),
    .D(n1683_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_12_s0 (
    .Q(ff_draw_pattern[12]),
    .D(n1684_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_11_s0 (
    .Q(ff_draw_pattern[11]),
    .D(n1685_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_10_s0 (
    .Q(ff_draw_pattern[10]),
    .D(n1686_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_9_s0 (
    .Q(ff_draw_pattern[9]),
    .D(n1687_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_8_s0 (
    .Q(ff_draw_pattern[8]),
    .D(n1688_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_7_s0 (
    .Q(ff_draw_pattern[7]),
    .D(n1689_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_6_s0 (
    .Q(ff_draw_pattern[6]),
    .D(n1690_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_5_s0 (
    .Q(ff_draw_pattern[5]),
    .D(n1691_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_4_s0 (
    .Q(ff_draw_pattern[4]),
    .D(n1692_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_3_s0 (
    .Q(ff_draw_pattern[3]),
    .D(n1693_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_2_s0 (
    .Q(ff_draw_pattern[2]),
    .D(n1694_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_1_s0 (
    .Q(ff_draw_pattern[1]),
    .D(n1695_3),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_0_s0 (
    .Q(ff_draw_pattern[0]),
    .D(n1696_6),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_7_s0 (
    .Q(ff_line_buf_draw_color[7]),
    .D(n1803_6),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_6_s0 (
    .Q(ff_line_buf_draw_color[6]),
    .D(n1804_3),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_5_s0 (
    .Q(ff_line_buf_draw_color[5]),
    .D(n1805_3),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_4_s0 (
    .Q(ff_line_buf_draw_color[4]),
    .D(n1806_3),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_3_s0 (
    .Q(ff_line_buf_draw_color[3]),
    .D(n1807_4),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_2_s0 (
    .Q(ff_line_buf_draw_color[2]),
    .D(n1808_4),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_1_s0 (
    .Q(ff_line_buf_draw_color[1]),
    .D(n1809_4),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_0_s0 (
    .Q(ff_line_buf_draw_color[0]),
    .D(n1810_4),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_7_s0 (
    .Q(ff_line_buf_draw_x[7]),
    .D(n1724_3),
    .CLK(w_video_clk),
    .CE(n2120_7),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_6_s0 (
    .Q(ff_line_buf_draw_x[6]),
    .D(n1725_3),
    .CLK(w_video_clk),
    .CE(n2120_7),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_5_s0 (
    .Q(ff_line_buf_draw_x[5]),
    .D(n1726_3),
    .CLK(w_video_clk),
    .CE(n2120_7),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_4_s0 (
    .Q(ff_line_buf_draw_x[4]),
    .D(n1727_3),
    .CLK(w_video_clk),
    .CE(n2120_7),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_3_s0 (
    .Q(ff_line_buf_draw_x[3]),
    .D(n1728_3),
    .CLK(w_video_clk),
    .CE(n2120_7),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_2_s0 (
    .Q(ff_line_buf_draw_x[2]),
    .D(n1729_3),
    .CLK(w_video_clk),
    .CE(n2120_7),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_1_s0 (
    .Q(ff_line_buf_draw_x[1]),
    .D(n1730_3),
    .CLK(w_video_clk),
    .CE(n2120_7),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_0_s0 (
    .Q(ff_line_buf_draw_x[0]),
    .D(n1731_3),
    .CLK(w_video_clk),
    .CE(n2120_7),
    .RESET(n36_6) 
);
  DFFRE ff_draw_color_3_s0 (
    .Q(ff_draw_color[3]),
    .D(w_info_rdata[5]),
    .CLK(w_video_clk),
    .CE(n2116_7),
    .RESET(n36_6) 
);
  DFFRE ff_draw_color_2_s0 (
    .Q(ff_draw_color[2]),
    .D(w_info_rdata[4]),
    .CLK(w_video_clk),
    .CE(n2116_7),
    .RESET(n36_6) 
);
  DFFRE ff_draw_color_1_s0 (
    .Q(ff_draw_color[1]),
    .D(w_info_rdata[3]),
    .CLK(w_video_clk),
    .CE(n2116_7),
    .RESET(n36_6) 
);
  DFFRE ff_draw_color_0_s0 (
    .Q(ff_draw_color[0]),
    .D(w_info_rdata[2]),
    .CLK(w_video_clk),
    .CE(n2116_7),
    .RESET(n36_6) 
);
  DFFRE \u_drawing_to_line_buffer.ff_cc0_found_s0  (
    .Q(\u_drawing_to_line_buffer.ff_cc0_found ),
    .D(n1915_7),
    .CLK(w_video_clk),
    .CE(n2080_6),
    .RESET(n36_6) 
);
  DFFRE \u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_2_s0  (
    .Q(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [2]),
    .D(n1912_9),
    .CLK(w_video_clk),
    .CE(n2080_6),
    .RESET(n36_6) 
);
  DFFRE \u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_1_s0  (
    .Q(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [1]),
    .D(n1913_9),
    .CLK(w_video_clk),
    .CE(n2080_6),
    .RESET(n36_6) 
);
  DFFRE \u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_0_s0  (
    .Q(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [0]),
    .D(n1914_9),
    .CLK(w_video_clk),
    .CE(n2080_6),
    .RESET(n36_6) 
);
  DFFRE ff_predraw_local_plane_num_2_s0 (
    .Q(ff_predraw_local_plane_num[2]),
    .D(n1890_4),
    .CLK(w_video_clk),
    .CE(ff_predraw_local_plane_num_2_6),
    .RESET(n1908_4) 
);
  DFFRE ff_predraw_local_plane_num_1_s0 (
    .Q(ff_predraw_local_plane_num[1]),
    .D(n1891_4),
    .CLK(w_video_clk),
    .CE(ff_predraw_local_plane_num_2_6),
    .RESET(n1908_4) 
);
  DFFRE ff_predraw_local_plane_num_0_s0 (
    .Q(ff_predraw_local_plane_num[0]),
    .D(n1892_6),
    .CLK(w_video_clk),
    .CE(ff_predraw_local_plane_num_2_6),
    .RESET(n1908_4) 
);
  DFFE ff_draw_x_8_s0 (
    .Q(ff_draw_x[8]),
    .D(n1723_3),
    .CLK(w_video_clk),
    .CE(n2237_7) 
);
  DFFE ff_draw_x_7_s0 (
    .Q(ff_draw_x[7]),
    .D(n1724_3),
    .CLK(w_video_clk),
    .CE(n2237_7) 
);
  DFFE ff_draw_x_6_s0 (
    .Q(ff_draw_x[6]),
    .D(n1725_3),
    .CLK(w_video_clk),
    .CE(n2237_7) 
);
  DFFE ff_draw_x_5_s0 (
    .Q(ff_draw_x[5]),
    .D(n1726_3),
    .CLK(w_video_clk),
    .CE(n2237_7) 
);
  DFFE ff_draw_x_4_s0 (
    .Q(ff_draw_x[4]),
    .D(n1727_3),
    .CLK(w_video_clk),
    .CE(n2237_7) 
);
  DFFE ff_draw_x_3_s0 (
    .Q(ff_draw_x[3]),
    .D(n1728_3),
    .CLK(w_video_clk),
    .CE(n2237_7) 
);
  DFFE ff_draw_x_2_s0 (
    .Q(ff_draw_x[2]),
    .D(n1729_3),
    .CLK(w_video_clk),
    .CE(n2237_7) 
);
  DFFE ff_draw_x_1_s0 (
    .Q(ff_draw_x[1]),
    .D(n1730_3),
    .CLK(w_video_clk),
    .CE(n2237_7) 
);
  DFFE ff_draw_x_0_s0 (
    .Q(ff_draw_x[0]),
    .D(n1731_3),
    .CLK(w_video_clk),
    .CE(n2237_7) 
);
  DFFRE ff_line_buf_disp_x_7_s0 (
    .Q(ff_line_buf_disp_x[7]),
    .D(n2430_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_6_s0 (
    .Q(ff_line_buf_disp_x[6]),
    .D(n2431_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_5_s0 (
    .Q(ff_line_buf_disp_x[5]),
    .D(n2432_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_4_s0 (
    .Q(ff_line_buf_disp_x[4]),
    .D(n2433_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_3_s0 (
    .Q(ff_line_buf_disp_x[3]),
    .D(n2434_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_2_s0 (
    .Q(ff_line_buf_disp_x[2]),
    .D(n2435_3),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_1_s0 (
    .Q(ff_line_buf_disp_x[1]),
    .D(n2436_3),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_0_s0 (
    .Q(ff_line_buf_disp_x[0]),
    .D(n2437_4),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_window_x_s0 (
    .Q(ff_window_x),
    .D(n2420_4),
    .CLK(w_video_clk),
    .CE(ff_window_x_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_we_s0 (
    .Q(ff_line_buf_disp_we),
    .D(n494_25),
    .CLK(w_video_clk),
    .CE(ff_line_buf_disp_we_6),
    .RESET(n36_6) 
);
  DFFRE sp_color_code_en_s0 (
    .Q(w_sp_color_code_en),
    .D(n2509_6),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE sp_color_code_3_s0 (
    .Q(w_sp_color_code[3]),
    .D(n2510_6),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE sp_color_code_2_s0 (
    .Q(w_sp_color_code[2]),
    .D(n2511_6),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE sp_color_code_1_s0 (
    .Q(w_sp_color_code[1]),
    .D(n2512_6),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE sp_color_code_0_s0 (
    .Q(w_sp_color_code[0]),
    .D(n2513_6),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE ff_vram_rdata_7_s0 (
    .Q(ff_vram_rdata[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(n520_4),
    .RESET(n36_6) 
);
  DFFR ff_y_test_listup_addr_0_s2 (
    .Q(ff_y_test_listup_addr[0]),
    .D(n557_11),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_y_test_listup_addr_0_s2.INIT=1'b0;
  ALU n1299_s8 (
    .SUM(n1299_9_SUM),
    .COUT(n1299_12),
    .I0(VCC),
    .I1(ff_y_test_listup_addr[0]),
    .I3(GND),
    .CIN(ff_prepare_local_plane_num[0]) 
);
defparam n1299_s8.ALU_MODE=1;
  ALU n1299_s9 (
    .SUM(n1299_10_SUM),
    .COUT(n1299_14),
    .I0(ff_prepare_local_plane_num[1]),
    .I1(ff_y_test_listup_addr[1]),
    .I3(GND),
    .CIN(n1299_12) 
);
defparam n1299_s9.ALU_MODE=1;
  ALU w_listup_y_0_s (
    .SUM(w_listup_y[0]),
    .COUT(w_listup_y_0_3),
    .I0(ff_cur_y[0]),
    .I1(ff_vram_rdata[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_listup_y_0_s.ALU_MODE=1;
  ALU w_listup_y_1_s (
    .SUM(w_listup_y[1]),
    .COUT(w_listup_y_1_3),
    .I0(ff_cur_y[1]),
    .I1(ff_vram_rdata[1]),
    .I3(GND),
    .CIN(w_listup_y_0_3) 
);
defparam w_listup_y_1_s.ALU_MODE=1;
  ALU w_listup_y_2_s (
    .SUM(w_listup_y[2]),
    .COUT(w_listup_y_2_3),
    .I0(ff_cur_y[2]),
    .I1(ff_vram_rdata[2]),
    .I3(GND),
    .CIN(w_listup_y_1_3) 
);
defparam w_listup_y_2_s.ALU_MODE=1;
  ALU w_listup_y_3_s (
    .SUM(w_listup_y[3]),
    .COUT(w_listup_y_3_3),
    .I0(ff_cur_y[3]),
    .I1(ff_vram_rdata[3]),
    .I3(GND),
    .CIN(w_listup_y_2_3) 
);
defparam w_listup_y_3_s.ALU_MODE=1;
  ALU w_listup_y_4_s (
    .SUM(w_listup_y[4]),
    .COUT(w_listup_y_4_3),
    .I0(ff_cur_y[4]),
    .I1(ff_vram_rdata[4]),
    .I3(GND),
    .CIN(w_listup_y_3_3) 
);
defparam w_listup_y_4_s.ALU_MODE=1;
  ALU w_listup_y_5_s (
    .SUM(w_listup_y[5]),
    .COUT(w_listup_y_5_3),
    .I0(ff_cur_y[5]),
    .I1(ff_vram_rdata[5]),
    .I3(GND),
    .CIN(w_listup_y_4_3) 
);
defparam w_listup_y_5_s.ALU_MODE=1;
  ALU w_listup_y_6_s (
    .SUM(w_listup_y[6]),
    .COUT(w_listup_y_6_3),
    .I0(ff_cur_y[6]),
    .I1(ff_vram_rdata[6]),
    .I3(GND),
    .CIN(w_listup_y_5_3) 
);
defparam w_listup_y_6_s.ALU_MODE=1;
  ALU w_listup_y_7_s (
    .SUM(w_listup_y[7]),
    .COUT(w_listup_y_7_0_COUT),
    .I0(ff_cur_y[7]),
    .I1(ff_vram_rdata[7]),
    .I3(GND),
    .CIN(w_listup_y_6_3) 
);
defparam w_listup_y_7_s.ALU_MODE=1;
  ALU n1747_s0 (
    .SUM(n1747_1_SUM),
    .COUT(n1747_3),
    .I0(w_line_buf_draw_data[4]),
    .I1(n1735_3),
    .I3(GND),
    .CIN(GND) 
);
defparam n1747_s0.ALU_MODE=3;
  ALU n1748_s0 (
    .SUM(n1748_1_SUM),
    .COUT(n1748_3),
    .I0(w_line_buf_draw_data[5]),
    .I1(n1734_3),
    .I3(GND),
    .CIN(n1747_3) 
);
defparam n1748_s0.ALU_MODE=3;
  ALU n1749_s0 (
    .SUM(n1749_1_SUM),
    .COUT(n1749_3),
    .I0(w_line_buf_draw_data[6]),
    .I1(n1733_3),
    .I3(GND),
    .CIN(n1748_3) 
);
defparam n1749_s0.ALU_MODE=3;
  MUX2_LUT5 n1174_s11 (
    .O(n1174_15),
    .I0(w_read_pattern_address_3_2),
    .I1(n1174_17),
    .S0(n1161_18) 
);
  MUX2_LUT5 n1627_s14 (
    .O(n1627_15),
    .I0(n1627_10),
    .I1(n1627_11),
    .S0(n1625_7) 
);
  MUX2_LUT5 n1627_s15 (
    .O(n1627_17),
    .I0(n1627_12),
    .I1(n1627_13),
    .S0(n1625_7) 
);
  MUX2_LUT5 n1628_s14 (
    .O(n1628_15),
    .I0(n1628_10),
    .I1(n1628_11),
    .S0(n1625_7) 
);
  MUX2_LUT5 n1628_s15 (
    .O(n1628_17),
    .I0(n1628_12),
    .I1(n1628_13),
    .S0(n1625_7) 
);
  MUX2_LUT5 n1629_s14 (
    .O(n1629_15),
    .I0(n1629_10),
    .I1(n1629_11),
    .S0(n1625_7) 
);
  MUX2_LUT5 n1629_s15 (
    .O(n1629_17),
    .I0(n1629_12),
    .I1(n1629_13),
    .S0(n1625_7) 
);
  MUX2_LUT5 n1630_s14 (
    .O(n1630_15),
    .I0(n1630_10),
    .I1(n1630_11),
    .S0(n1625_7) 
);
  MUX2_LUT5 n1630_s15 (
    .O(n1630_17),
    .I0(n1630_12),
    .I1(n1630_13),
    .S0(n1625_7) 
);
  MUX2_LUT5 n1631_s14 (
    .O(n1631_15),
    .I0(n1631_10),
    .I1(n1631_11),
    .S0(n1625_7) 
);
  MUX2_LUT5 n1631_s15 (
    .O(n1631_17),
    .I0(n1631_12),
    .I1(n1631_13),
    .S0(n1625_7) 
);
  MUX2_LUT6 n1627_s13 (
    .O(n1627_19),
    .I0(n1627_15),
    .I1(n1627_17),
    .S0(n1624_5) 
);
  MUX2_LUT6 n1628_s13 (
    .O(n1628_19),
    .I0(n1628_15),
    .I1(n1628_17),
    .S0(n1624_5) 
);
  MUX2_LUT6 n1629_s13 (
    .O(n1629_19),
    .I0(n1629_15),
    .I1(n1629_17),
    .S0(n1624_5) 
);
  MUX2_LUT6 n1630_s13 (
    .O(n1630_19),
    .I0(n1630_15),
    .I1(n1630_17),
    .S0(n1624_5) 
);
  MUX2_LUT6 n1631_s13 (
    .O(n1631_19),
    .I0(n1631_15),
    .I1(n1631_17),
    .S0(n1624_5) 
);
  MUX2_LUT5 n1168_s11 (
    .O(n1168_14),
    .I0(n1168_16),
    .I1(w_read_color_address[9]),
    .S0(n1168_18) 
);
  INV n335_s5 (
    .O(n335_11),
    .I(n1171_2) 
);
  INV n1892_s2 (
    .O(n1892_6),
    .I(ff_predraw_local_plane_num[0]) 
);
  vdp_spinforam u_sprite_info_ram (
    .w_video_clk(w_video_clk),
    .w_vdp_enable(w_vdp_enable),
    .ff_info_ic(ff_info_ic),
    .ff_info_cc(ff_info_cc),
    .ff_info_ram_we(ff_info_ram_we),
    .w_info_address(w_info_address[2:0]),
    .ff_info_color(ff_info_color[3:0]),
    .ff_info_pattern(ff_info_pattern[15:0]),
    .ff_info_x(ff_info_x[8:0]),
    .w_info_rdata_Z(w_info_rdata_Z[0]),
    .w_info_rdata(w_info_rdata[30:1])
);
  vdp_ram_256byte_0 u_even_line_buf (
    .w_video_clk(w_video_clk),
    .w_vdp_enable(w_vdp_enable),
    .w_ram_even_we(w_ram_even_we),
    .n13_5(n13_5),
    .w_line_buf_wdata_even_7_5(w_line_buf_wdata_even_7_5),
    .w_line_buf_address_even(w_line_buf_address_even[7:0]),
    .ff_line_buf_draw_color(ff_line_buf_draw_color[7:0]),
    .w_line_buf_rdata_even(w_line_buf_rdata_even[7:0])
);
  vdp_ram_256byte_1 u_odd_line_buf (
    .w_video_clk(w_video_clk),
    .w_vdp_enable(w_vdp_enable),
    .w_ram_odd_we(w_ram_odd_we),
    .n13_5(n13_5),
    .w_line_buf_wdata_odd_7_4(w_line_buf_wdata_odd_7_4),
    .w_line_buf_address_odd(w_line_buf_address_odd[7:0]),
    .ff_line_buf_draw_color(ff_line_buf_draw_color[7:0]),
    .w_line_buf_rdata_odd(w_line_buf_rdata_odd[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite */
module vdp_ram_palette (
  w_video_clk,
  n36_6,
  w_vdp_enable,
  w_palette_we,
  w_palette_wdata_r,
  w_palette_wdata_g,
  w_palette_wdata_b,
  w_palette_wr_address,
  w_palette_rd_address,
  w_palette_rdata_r,
  w_palette_rdata_g,
  w_palette_rdata_b
)
;
input w_video_clk;
input n36_6;
input w_vdp_enable;
input w_palette_we;
input [4:2] w_palette_wdata_r;
input [4:2] w_palette_wdata_g;
input [4:2] w_palette_wdata_b;
input [3:0] w_palette_wr_address;
input [3:0] w_palette_rd_address;
output [4:0] w_palette_rdata_r;
output [4:0] w_palette_rdata_g;
output [4:0] w_palette_rdata_b;
wire n29_21;
wire n30_21;
wire n31_21;
wire n32_21;
wire n33_21;
wire n34_21;
wire n35_21;
wire n36_21;
wire n37_21;
wire n105_3;
wire n106_3;
wire n107_3;
wire n108_3;
wire n110_3;
wire n111_3;
wire n112_3;
wire n115_3;
wire n116_3;
wire n117_3;
wire n120_3;
wire n121_3;
wire n122_3;
wire ff_q_r_4_6;
wire n166_6;
wire n109_6;
wire n105_4;
wire n106_4;
wire n107_4;
wire n108_4;
wire n11_8;
wire ff_address_3_15;
wire n113_14;
wire n114_14;
wire n118_14;
wire n119_14;
wire n123_14;
wire n124_14;
wire ff_enable1;
wire ff_enable2;
wire ff_enable3;
wire ff_we;
wire n180_2;
wire n181_2;
wire n182_2;
wire n183_3;
wire n171_3;
wire n172_3;
wire n173_4;
wire n179_3;
wire n177_3;
wire n178_3;
wire n169_4;
wire n170_3;
wire n174_4;
wire n175_3;
wire n176_3;
wire n10_1;
wire n10_2;
wire n9_1;
wire n9_2;
wire n8_1;
wire n8_2;
wire n7_1;
wire n7_0_COUT;
wire n129_5;
wire ff_palette_initial_state_3_9;
wire [4:0] ff_palette_initial_state;
wire [2:0] ff_palette_r;
wire [2:0] ff_palette_g;
wire [2:0] ff_palette_b;
wire [4:0] ff_delay_state;
wire [4:0] ff_q_r;
wire [4:0] ff_q_g;
wire [4:0] ff_q_b;
wire [3:0] ff_address;
wire [4:0] ff_d_r;
wire [4:0] ff_d_g;
wire [4:0] ff_d_b;
wire [3:3] DO;
wire VCC;
wire GND;
  LUT4 n29_s16 (
    .F(n29_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n29_s16.INIT=16'hEF40;
  LUT4 n30_s16 (
    .F(n30_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n30_s16.INIT=16'hAFA8;
  LUT4 n31_s16 (
    .F(n31_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n31_s16.INIT=16'hD35C;
  LUT4 n32_s16 (
    .F(n32_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n32_s16.INIT=16'hDC8C;
  LUT4 n33_s16 (
    .F(n33_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n33_s16.INIT=16'hAEAC;
  LUT4 n34_s16 (
    .F(n34_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n34_s16.INIT=16'hC378;
  LUT4 n35_s16 (
    .F(n35_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n35_s16.INIT=16'hE8B0;
  LUT4 n36_s16 (
    .F(n36_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n36_s16.INIT=16'h82B8;
  LUT4 n37_s16 (
    .F(n37_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n37_s16.INIT=16'hF7FC;
  LUT3 n105_s0 (
    .F(n105_3),
    .I0(ff_delay_state[3]),
    .I1(n105_4),
    .I2(ff_delay_state[4]) 
);
defparam n105_s0.INIT=8'hCA;
  LUT3 n106_s0 (
    .F(n106_3),
    .I0(ff_delay_state[2]),
    .I1(n106_4),
    .I2(ff_delay_state[4]) 
);
defparam n106_s0.INIT=8'hCA;
  LUT3 n107_s0 (
    .F(n107_3),
    .I0(ff_delay_state[1]),
    .I1(n107_4),
    .I2(ff_delay_state[4]) 
);
defparam n107_s0.INIT=8'hCA;
  LUT3 n108_s0 (
    .F(n108_3),
    .I0(ff_delay_state[0]),
    .I1(n108_4),
    .I2(ff_delay_state[4]) 
);
defparam n108_s0.INIT=8'hCA;
  LUT3 n110_s0 (
    .F(n110_3),
    .I0(ff_palette_r[2]),
    .I1(w_palette_wdata_r[4]),
    .I2(ff_delay_state[4]) 
);
defparam n110_s0.INIT=8'hCA;
  LUT3 n111_s0 (
    .F(n111_3),
    .I0(ff_palette_r[1]),
    .I1(w_palette_wdata_r[3]),
    .I2(ff_delay_state[4]) 
);
defparam n111_s0.INIT=8'hCA;
  LUT3 n112_s0 (
    .F(n112_3),
    .I0(ff_palette_r[0]),
    .I1(w_palette_wdata_r[2]),
    .I2(ff_delay_state[4]) 
);
defparam n112_s0.INIT=8'hCA;
  LUT3 n115_s0 (
    .F(n115_3),
    .I0(ff_palette_g[2]),
    .I1(w_palette_wdata_g[4]),
    .I2(ff_delay_state[4]) 
);
defparam n115_s0.INIT=8'hCA;
  LUT3 n116_s0 (
    .F(n116_3),
    .I0(ff_palette_g[1]),
    .I1(w_palette_wdata_g[3]),
    .I2(ff_delay_state[4]) 
);
defparam n116_s0.INIT=8'hCA;
  LUT3 n117_s0 (
    .F(n117_3),
    .I0(ff_palette_g[0]),
    .I1(w_palette_wdata_g[2]),
    .I2(ff_delay_state[4]) 
);
defparam n117_s0.INIT=8'hCA;
  LUT3 n120_s0 (
    .F(n120_3),
    .I0(ff_palette_b[2]),
    .I1(w_palette_wdata_b[4]),
    .I2(ff_delay_state[4]) 
);
defparam n120_s0.INIT=8'hCA;
  LUT3 n121_s0 (
    .F(n121_3),
    .I0(ff_palette_b[1]),
    .I1(w_palette_wdata_b[3]),
    .I2(ff_delay_state[4]) 
);
defparam n121_s0.INIT=8'hCA;
  LUT3 n122_s0 (
    .F(n122_3),
    .I0(ff_palette_b[0]),
    .I1(w_palette_wdata_b[2]),
    .I2(ff_delay_state[4]) 
);
defparam n122_s0.INIT=8'hCA;
  LUT2 ff_q_r_4_s2 (
    .F(ff_q_r_4_6),
    .I0(ff_we),
    .I1(ff_enable1) 
);
defparam ff_q_r_4_s2.INIT=4'h4;
  LUT2 n166_s1 (
    .F(n166_6),
    .I0(ff_enable1),
    .I1(ff_we) 
);
defparam n166_s1.INIT=4'h8;
  LUT2 n109_s1 (
    .F(n109_6),
    .I0(w_vdp_enable),
    .I1(w_palette_we) 
);
defparam n109_s1.INIT=4'h8;
  LUT3 n105_s1 (
    .F(n105_4),
    .I0(w_palette_wr_address[3]),
    .I1(w_palette_rd_address[3]),
    .I2(w_palette_we) 
);
defparam n105_s1.INIT=8'hAC;
  LUT3 n106_s1 (
    .F(n106_4),
    .I0(w_palette_rd_address[2]),
    .I1(w_palette_wr_address[2]),
    .I2(w_palette_we) 
);
defparam n106_s1.INIT=8'hCA;
  LUT3 n107_s1 (
    .F(n107_4),
    .I0(w_palette_rd_address[1]),
    .I1(w_palette_wr_address[1]),
    .I2(w_palette_we) 
);
defparam n107_s1.INIT=8'hCA;
  LUT3 n108_s1 (
    .F(n108_4),
    .I0(w_palette_rd_address[0]),
    .I1(w_palette_wr_address[0]),
    .I2(w_palette_we) 
);
defparam n108_s1.INIT=8'hCA;
  LUT2 n11_s3 (
    .F(n11_8),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[4]) 
);
defparam n11_s3.INIT=4'h9;
  LUT2 ff_address_3_s4 (
    .F(ff_address_3_15),
    .I0(w_vdp_enable),
    .I1(ff_delay_state[4]) 
);
defparam ff_address_3_s4.INIT=4'hB;
  LUT4 n113_s6 (
    .F(n113_14),
    .I0(ff_address_3_15),
    .I1(ff_d_r[1]),
    .I2(ff_delay_state[4]),
    .I3(ff_palette_r[2]) 
);
defparam n113_s6.INIT=16'h4F44;
  LUT4 n114_s6 (
    .F(n114_14),
    .I0(ff_address_3_15),
    .I1(ff_d_r[0]),
    .I2(ff_delay_state[4]),
    .I3(ff_palette_r[1]) 
);
defparam n114_s6.INIT=16'h4F44;
  LUT4 n118_s6 (
    .F(n118_14),
    .I0(ff_address_3_15),
    .I1(ff_d_g[1]),
    .I2(ff_delay_state[4]),
    .I3(ff_palette_g[2]) 
);
defparam n118_s6.INIT=16'h4F44;
  LUT4 n119_s6 (
    .F(n119_14),
    .I0(ff_address_3_15),
    .I1(ff_d_g[0]),
    .I2(ff_delay_state[4]),
    .I3(ff_palette_g[1]) 
);
defparam n119_s6.INIT=16'h4F44;
  LUT4 n123_s6 (
    .F(n123_14),
    .I0(ff_address_3_15),
    .I1(ff_d_b[1]),
    .I2(ff_delay_state[4]),
    .I3(ff_palette_b[2]) 
);
defparam n123_s6.INIT=16'h4F44;
  LUT4 n124_s6 (
    .F(n124_14),
    .I0(ff_address_3_15),
    .I1(ff_d_b[0]),
    .I2(ff_delay_state[4]),
    .I3(ff_palette_b[1]) 
);
defparam n124_s6.INIT=16'h4F44;
  DFFRE ff_palette_initial_state_3_s0 (
    .Q(ff_palette_initial_state[3]),
    .D(n8_1),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_initial_state_2_s0 (
    .Q(ff_palette_initial_state[2]),
    .D(n9_1),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_initial_state_1_s0 (
    .Q(ff_palette_initial_state[1]),
    .D(n10_1),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_r_2_s0 (
    .Q(ff_palette_r[2]),
    .D(n29_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_r_1_s0 (
    .Q(ff_palette_r[1]),
    .D(n30_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_r_0_s0 (
    .Q(ff_palette_r[0]),
    .D(n31_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_g_2_s0 (
    .Q(ff_palette_g[2]),
    .D(n32_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_g_1_s0 (
    .Q(ff_palette_g[1]),
    .D(n33_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_g_0_s0 (
    .Q(ff_palette_g[0]),
    .D(n34_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_b_2_s0 (
    .Q(ff_palette_b[2]),
    .D(n35_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_b_1_s0 (
    .Q(ff_palette_b[1]),
    .D(n36_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_b_0_s0 (
    .Q(ff_palette_b[0]),
    .D(n37_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFR ff_delay_state_4_s0 (
    .Q(ff_delay_state[4]),
    .D(ff_palette_initial_state[4]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_delay_state_3_s0 (
    .Q(ff_delay_state[3]),
    .D(ff_palette_initial_state[3]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_delay_state_2_s0 (
    .Q(ff_delay_state[2]),
    .D(ff_palette_initial_state[2]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_delay_state_1_s0 (
    .Q(ff_delay_state[1]),
    .D(ff_palette_initial_state[1]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_delay_state_0_s0 (
    .Q(ff_delay_state[0]),
    .D(ff_palette_initial_state[0]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_enable1_s0 (
    .Q(ff_enable1),
    .D(ff_address_3_15),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_enable2_s0 (
    .Q(ff_enable2),
    .D(ff_enable1),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_enable3_s0 (
    .Q(ff_enable3),
    .D(ff_enable2),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFS ff_we_s0 (
    .Q(ff_we),
    .D(n109_6),
    .CLK(w_video_clk),
    .SET(n129_5) 
);
  DFFE ff_q_r_4_s0 (
    .Q(ff_q_r[4]),
    .D(n169_4),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_r_3_s0 (
    .Q(ff_q_r[3]),
    .D(n170_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_r_2_s0 (
    .Q(ff_q_r[2]),
    .D(n171_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_r_1_s0 (
    .Q(ff_q_r[1]),
    .D(n172_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_r_0_s0 (
    .Q(ff_q_r[0]),
    .D(n173_4),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_g_4_s0 (
    .Q(ff_q_g[4]),
    .D(n174_4),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_g_3_s0 (
    .Q(ff_q_g[3]),
    .D(n175_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_g_2_s0 (
    .Q(ff_q_g[2]),
    .D(n176_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_g_1_s0 (
    .Q(ff_q_g[1]),
    .D(n177_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_g_0_s0 (
    .Q(ff_q_g[0]),
    .D(n178_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_b_4_s0 (
    .Q(ff_q_b[4]),
    .D(n179_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_b_3_s0 (
    .Q(ff_q_b[3]),
    .D(n180_2),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_b_2_s0 (
    .Q(ff_q_b[2]),
    .D(n181_2),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_b_1_s0 (
    .Q(ff_q_b[1]),
    .D(n182_2),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_b_0_s0 (
    .Q(ff_q_b[0]),
    .D(n183_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_r_out_4_s0 (
    .Q(w_palette_rdata_r[4]),
    .D(ff_q_r[4]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_r_out_3_s0 (
    .Q(w_palette_rdata_r[3]),
    .D(ff_q_r[3]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_r_out_2_s0 (
    .Q(w_palette_rdata_r[2]),
    .D(ff_q_r[2]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_r_out_1_s0 (
    .Q(w_palette_rdata_r[1]),
    .D(ff_q_r[1]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_r_out_0_s0 (
    .Q(w_palette_rdata_r[0]),
    .D(ff_q_r[0]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_g_out_4_s0 (
    .Q(w_palette_rdata_g[4]),
    .D(ff_q_g[4]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_g_out_3_s0 (
    .Q(w_palette_rdata_g[3]),
    .D(ff_q_g[3]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_g_out_2_s0 (
    .Q(w_palette_rdata_g[2]),
    .D(ff_q_g[2]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_g_out_1_s0 (
    .Q(w_palette_rdata_g[1]),
    .D(ff_q_g[1]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_g_out_0_s0 (
    .Q(w_palette_rdata_g[0]),
    .D(ff_q_g[0]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_b_out_4_s0 (
    .Q(w_palette_rdata_b[4]),
    .D(ff_q_b[4]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_b_out_3_s0 (
    .Q(w_palette_rdata_b[3]),
    .D(ff_q_b[3]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_b_out_2_s0 (
    .Q(w_palette_rdata_b[2]),
    .D(ff_q_b[2]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_b_out_1_s0 (
    .Q(w_palette_rdata_b[1]),
    .D(ff_q_b[1]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_b_out_0_s0 (
    .Q(w_palette_rdata_b[0]),
    .D(ff_q_b[0]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_address_3_s1 (
    .Q(ff_address[3]),
    .D(n105_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_address_3_s1.INIT=1'b0;
  DFFE ff_address_2_s1 (
    .Q(ff_address[2]),
    .D(n106_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_address_2_s1.INIT=1'b0;
  DFFE ff_address_1_s1 (
    .Q(ff_address[1]),
    .D(n107_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_address_1_s1.INIT=1'b0;
  DFFE ff_address_0_s1 (
    .Q(ff_address[0]),
    .D(n108_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_address_0_s1.INIT=1'b0;
  DFFE ff_d_r_4_s1 (
    .Q(ff_d_r[4]),
    .D(n110_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_r_4_s1.INIT=1'b0;
  DFFE ff_d_r_3_s1 (
    .Q(ff_d_r[3]),
    .D(n111_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_r_3_s1.INIT=1'b0;
  DFFE ff_d_r_2_s1 (
    .Q(ff_d_r[2]),
    .D(n112_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_r_2_s1.INIT=1'b0;
  DFFE ff_d_g_4_s1 (
    .Q(ff_d_g[4]),
    .D(n115_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_g_4_s1.INIT=1'b0;
  DFFE ff_d_g_3_s1 (
    .Q(ff_d_g[3]),
    .D(n116_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_g_3_s1.INIT=1'b0;
  DFFE ff_d_g_2_s1 (
    .Q(ff_d_g[2]),
    .D(n117_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_g_2_s1.INIT=1'b0;
  DFFE ff_d_b_4_s1 (
    .Q(ff_d_b[4]),
    .D(n120_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_b_4_s1.INIT=1'b0;
  DFFE ff_d_b_3_s1 (
    .Q(ff_d_b[3]),
    .D(n121_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_b_3_s1.INIT=1'b0;
  DFFE ff_d_b_2_s1 (
    .Q(ff_d_b[2]),
    .D(n122_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_b_2_s1.INIT=1'b0;
  DFFRE ff_palette_initial_state_4_s1 (
    .Q(ff_palette_initial_state[4]),
    .D(VCC),
    .CLK(w_video_clk),
    .CE(n7_1),
    .RESET(n36_6) 
);
defparam ff_palette_initial_state_4_s1.INIT=1'b0;
  DFFR ff_palette_initial_state_0_s2 (
    .Q(ff_palette_initial_state[0]),
    .D(n11_8),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_palette_initial_state_0_s2.INIT=1'b0;
  DFF ff_d_r_1_s3 (
    .Q(ff_d_r[1]),
    .D(n113_14),
    .CLK(w_video_clk) 
);
defparam ff_d_r_1_s3.INIT=1'b0;
  DFF ff_d_r_0_s3 (
    .Q(ff_d_r[0]),
    .D(n114_14),
    .CLK(w_video_clk) 
);
defparam ff_d_r_0_s3.INIT=1'b0;
  DFF ff_d_g_1_s3 (
    .Q(ff_d_g[1]),
    .D(n118_14),
    .CLK(w_video_clk) 
);
defparam ff_d_g_1_s3.INIT=1'b0;
  DFF ff_d_g_0_s3 (
    .Q(ff_d_g[0]),
    .D(n119_14),
    .CLK(w_video_clk) 
);
defparam ff_d_g_0_s3.INIT=1'b0;
  DFF ff_d_b_1_s3 (
    .Q(ff_d_b[1]),
    .D(n123_14),
    .CLK(w_video_clk) 
);
defparam ff_d_b_1_s3.INIT=1'b0;
  DFF ff_d_b_0_s3 (
    .Q(ff_d_b[0]),
    .D(n124_14),
    .CLK(w_video_clk) 
);
defparam ff_d_b_0_s3.INIT=1'b0;
  RAM16S4 ff_block_ram_b_ff_block_ram_b_0_0_s (
    .DO({n180_2,n181_2,n182_2,n183_3}),
    .DI(ff_d_b[3:0]),
    .AD(ff_address[3:0]),
    .WRE(n166_6),
    .CLK(w_video_clk) 
);
  RAM16S4 ff_block_ram_b_ff_block_ram_b_0_1_s (
    .DO({n171_3,n172_3,n173_4,n179_3}),
    .DI({ff_d_r[2:0],ff_d_b[4]}),
    .AD(ff_address[3:0]),
    .WRE(n166_6),
    .CLK(w_video_clk) 
);
  RAM16S4 ff_block_ram_b_ff_block_ram_b_0_2_s (
    .DO({n177_3,n178_3,n169_4,n170_3}),
    .DI({ff_d_g[1:0],ff_d_r[4:3]}),
    .AD(ff_address[3:0]),
    .WRE(n166_6),
    .CLK(w_video_clk) 
);
  RAM16S4 ff_block_ram_b_ff_block_ram_b_0_3_s (
    .DO({DO[3],n174_4,n175_3,n176_3}),
    .DI({GND,ff_d_g[4:2]}),
    .AD(ff_address[3:0]),
    .WRE(n166_6),
    .CLK(w_video_clk) 
);
  ALU n10_s (
    .SUM(n10_1),
    .COUT(n10_2),
    .I0(ff_palette_initial_state[1]),
    .I1(ff_palette_initial_state[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n10_s.ALU_MODE=0;
  ALU n9_s (
    .SUM(n9_1),
    .COUT(n9_2),
    .I0(ff_palette_initial_state[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n10_2) 
);
defparam n9_s.ALU_MODE=0;
  ALU n8_s (
    .SUM(n8_1),
    .COUT(n8_2),
    .I0(ff_palette_initial_state[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n9_2) 
);
defparam n8_s.ALU_MODE=0;
  ALU n7_s (
    .SUM(n7_1),
    .COUT(n7_0_COUT),
    .I0(ff_palette_initial_state[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n8_2) 
);
defparam n7_s.ALU_MODE=0;
  INV n129_s2 (
    .O(n129_5),
    .I(ff_delay_state[4]) 
);
  INV ff_palette_initial_state_3_s4 (
    .O(ff_palette_initial_state_3_9),
    .I(ff_palette_initial_state[4]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_palette */
module vdp_register (
  w_video_clk,
  n1607_3,
  n36_6,
  w_vdp_enable,
  w_write,
  w_read,
  n915_12,
  slot_reset_n_d,
  w_bus_write,
  w_write_4,
  n914_15,
  n1370_5,
  w_vram_write_ack,
  n3500_5,
  w_vdpcmd_tr_clr_ack,
  w_vdpcmd_reg_write_ack,
  w_bus_wdata,
  w_bus_address,
  w_dot_state,
  w_bus_vdp_rdata_en,
  reg_r1_disp_on_Z,
  w_palette_we,
  w_vram_write_req,
  reg_r1_sp_size_Z,
  reg_r1_sp_zoom_Z,
  reg_r1_bl_clks_Z,
  reg_r8_sp_off_Z,
  reg_r8_col0_on_Z,
  reg_r9_pal_mode_Z,
  reg_r9_interlace_mode_Z,
  reg_r9_y_dots_Z,
  reg_r25_cmd_Z,
  reg_r25_yae_Z,
  reg_r25_yjk_Z,
  reg_r25_msk_Z,
  w_vdpcmd_reg_write_req,
  w_vdpcmd_tr_clr_req,
  w_vram_rd_req,
  w_vdp_mode_is_highres,
  n1208_4,
  n1211_4,
  w_vram_addr_set_req,
  n1234_8,
  n1167_7,
  n1371_11,
  reg_r0_disp_mode,
  reg_r1_disp_mode,
  reg_r26_h_scroll_Z,
  reg_r2_pattern_name_Z_0,
  reg_r2_pattern_name_Z_1,
  reg_r2_pattern_name_Z_2,
  reg_r2_pattern_name_Z_3,
  reg_r2_pattern_name_Z_6,
  w_vram_address_cpu,
  w_vram_wdata_cpu,
  reg_r4_pattern_generator_Z_0,
  reg_r4_pattern_generator_Z_1,
  reg_r4_pattern_generator_Z_2,
  reg_r4_pattern_generator_Z_5,
  reg_r12_blink_mode_Z,
  reg_r13_blink_period_Z,
  reg_r6_sp_gen_addr_Z_0,
  reg_r6_sp_gen_addr_Z_1,
  reg_r6_sp_gen_addr_Z_2,
  reg_r6_sp_gen_addr_Z_3,
  reg_r6_sp_gen_addr_Z_5,
  reg_r7_frame_col_Z,
  reg_r10r3_color_Z_0,
  reg_r10r3_color_Z_1,
  reg_r10r3_color_Z_2,
  reg_r10r3_color_Z_3,
  reg_r10r3_color_Z_4,
  reg_r10r3_color_Z_5,
  reg_r10r3_color_Z_6,
  reg_r10r3_color_Z_7,
  reg_r10r3_color_Z_10,
  reg_r11r5_sp_atr_addr_Z_0,
  reg_r11r5_sp_atr_addr_Z_1,
  reg_r11r5_sp_atr_addr_Z_2,
  reg_r11r5_sp_atr_addr_Z_3,
  reg_r11r5_sp_atr_addr_Z_4,
  reg_r11r5_sp_atr_addr_Z_5,
  reg_r11r5_sp_atr_addr_Z_6,
  reg_r11r5_sp_atr_addr_Z_7,
  reg_r11r5_sp_atr_addr_Z_9,
  reg_r18_adj,
  reg_r23_vstart_line_Z,
  reg_r27_h_scroll_Z,
  w_vdpcmd_reg_num,
  w_vdpcmd_reg_data,
  w_palette_wdata_r,
  w_palette_wdata_b,
  w_palette_wdata_g,
  w_palette_wr_address
)
;
input w_video_clk;
input n1607_3;
input n36_6;
input w_vdp_enable;
input w_write;
input w_read;
input n915_12;
input slot_reset_n_d;
input w_bus_write;
input w_write_4;
input n914_15;
input n1370_5;
input w_vram_write_ack;
input n3500_5;
input w_vdpcmd_tr_clr_ack;
input w_vdpcmd_reg_write_ack;
input [7:0] w_bus_wdata;
input [1:0] w_bus_address;
input [1:0] w_dot_state;
output w_bus_vdp_rdata_en;
output reg_r1_disp_on_Z;
output w_palette_we;
output w_vram_write_req;
output reg_r1_sp_size_Z;
output reg_r1_sp_zoom_Z;
output reg_r1_bl_clks_Z;
output reg_r8_sp_off_Z;
output reg_r8_col0_on_Z;
output reg_r9_pal_mode_Z;
output reg_r9_interlace_mode_Z;
output reg_r9_y_dots_Z;
output reg_r25_cmd_Z;
output reg_r25_yae_Z;
output reg_r25_yjk_Z;
output reg_r25_msk_Z;
output w_vdpcmd_reg_write_req;
output w_vdpcmd_tr_clr_req;
output w_vram_rd_req;
output w_vdp_mode_is_highres;
output n1208_4;
output n1211_4;
output w_vram_addr_set_req;
output n1234_8;
output n1167_7;
output n1371_11;
output [3:1] reg_r0_disp_mode;
output [1:0] reg_r1_disp_mode;
output [7:3] reg_r26_h_scroll_Z;
output reg_r2_pattern_name_Z_0;
output reg_r2_pattern_name_Z_1;
output reg_r2_pattern_name_Z_2;
output reg_r2_pattern_name_Z_3;
output reg_r2_pattern_name_Z_6;
output [16:0] w_vram_address_cpu;
output [7:0] w_vram_wdata_cpu;
output reg_r4_pattern_generator_Z_0;
output reg_r4_pattern_generator_Z_1;
output reg_r4_pattern_generator_Z_2;
output reg_r4_pattern_generator_Z_5;
output [7:0] reg_r12_blink_mode_Z;
output [7:0] reg_r13_blink_period_Z;
output reg_r6_sp_gen_addr_Z_0;
output reg_r6_sp_gen_addr_Z_1;
output reg_r6_sp_gen_addr_Z_2;
output reg_r6_sp_gen_addr_Z_3;
output reg_r6_sp_gen_addr_Z_5;
output [7:0] reg_r7_frame_col_Z;
output reg_r10r3_color_Z_0;
output reg_r10r3_color_Z_1;
output reg_r10r3_color_Z_2;
output reg_r10r3_color_Z_3;
output reg_r10r3_color_Z_4;
output reg_r10r3_color_Z_5;
output reg_r10r3_color_Z_6;
output reg_r10r3_color_Z_7;
output reg_r10r3_color_Z_10;
output reg_r11r5_sp_atr_addr_Z_0;
output reg_r11r5_sp_atr_addr_Z_1;
output reg_r11r5_sp_atr_addr_Z_2;
output reg_r11r5_sp_atr_addr_Z_3;
output reg_r11r5_sp_atr_addr_Z_4;
output reg_r11r5_sp_atr_addr_Z_5;
output reg_r11r5_sp_atr_addr_Z_6;
output reg_r11r5_sp_atr_addr_Z_7;
output reg_r11r5_sp_atr_addr_Z_9;
output [7:0] reg_r18_adj;
output [7:0] reg_r23_vstart_line_Z;
output [2:0] reg_r27_h_scroll_Z;
output [3:0] w_vdpcmd_reg_num;
output [7:0] w_vdpcmd_reg_data;
output [4:2] w_palette_wdata_r;
output [4:2] w_palette_wdata_b;
output [4:2] w_palette_wdata_g;
output [3:0] w_palette_wr_address;
wire n2034_4;
wire n972_3;
wire n973_3;
wire n974_3;
wire n975_3;
wire n976_3;
wire n993_3;
wire n994_3;
wire n995_3;
wire n2563_3;
wire n2921_4;
wire n438_8;
wire n439_8;
wire n440_8;
wire n441_8;
wire n442_8;
wire n443_8;
wire n1235_4;
wire n1238_4;
wire n1244_4;
wire n1249_4;
wire n1265_4;
wire n1273_5;
wire n1274_4;
wire n1278_4;
wire n1286_4;
wire n1294_4;
wire n1296_4;
wire n1304_4;
wire n1307_4;
wire n1315_4;
wire n1319_4;
wire n1321_4;
wire n1329_4;
wire n1335_4;
wire n1341_4;
wire n1348_4;
wire n1355_4;
wire n1189_4;
wire n1196_4;
wire ff_rdata_en1_8;
wire ff_palette_we_5;
wire vdp_p1_data_7_6;
wire vdpregwrpulse_8;
wire vdp_vram_rd_req_5;
wire vdp_r16_pal_num_3_8;
wire vdp_r17_reg_num_5_8;
wire vdp_p2_is_1st_byte_10;
wire n174_7;
wire n972_4;
wire n975_4;
wire n993_4;
wire n994_4;
wire n2563_4;
wire n1235_5;
wire n1249_5;
wire n1274_5;
wire n1296_5;
wire n1211_5;
wire vdpregwrpulse_9;
wire vdpregwrpulse_10;
wire vdp_r16_pal_num_3_9;
wire vdp_r17_reg_num_5_9;
wire n1235_6;
wire n1274_6;
wire vdpregwrpulse_11;
wire vdp_p1_is_1st_byte_10;
wire vdp_vram_rd_req_8;
wire n1164_10;
wire n974_6;
wire n973_6;
wire n70_6;
wire n984_13;
wire vdp_reg_ptr_5_8;
wire n1226_6;
wire n996_5;
wire n977_6;
wire n1203_8;
wire n2949_5;
wire vdp_p2_is_1st_byte;
wire vdpregwrpulse;
wire ff_r1_disp_on;
wire vdp_r17_inc_reg_num;
wire ff_palette_wr_req;
wire ff_rdata_en;
wire ff_rdata_en1;
wire vdp_p1_is_1st_byte;
wire ff_palette_wr_ack;
wire n1273_8;
wire n1234_11;
wire n1203_11;
wire n1371_12;
wire n1167_10;
wire [7:0] vdp_p1_data;
wire [5:0] vdp_reg_ptr;
wire [3:1] ff_r0_disp_mode;
wire [1:0] ff_r1_disp_mode;
wire [6:0] ff_r2_pt_nam_addr;
wire [3:0] vdp_r15_status_reg_num;
wire [3:0] vdp_r16_pal_num;
wire [5:0] vdp_r17_reg_num;
wire [7:3] ff_r26_h_scroll;
wire VCC;
wire GND;
  LUT4 w_vdp_mode_is_highres_s (
    .F(w_vdp_mode_is_highres),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[2]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam w_vdp_mode_is_highres_s.INIT=16'h0100;
  LUT2 n2034_s1 (
    .F(n2034_4),
    .I0(ff_rdata_en),
    .I1(slot_reset_n_d) 
);
defparam n2034_s1.INIT=4'hB;
  LUT4 n972_s0 (
    .F(n972_3),
    .I0(vdp_p1_data[5]),
    .I1(n972_4),
    .I2(vdp_r17_reg_num[5]),
    .I3(w_write) 
);
defparam n972_s0.INIT=16'h3CAA;
  LUT4 n973_s0 (
    .F(n973_3),
    .I0(vdp_p1_data[4]),
    .I1(n973_6),
    .I2(vdp_r17_reg_num[4]),
    .I3(w_write) 
);
defparam n973_s0.INIT=16'h3CAA;
  LUT4 n974_s0 (
    .F(n974_3),
    .I0(vdp_p1_data[3]),
    .I1(n974_6),
    .I2(vdp_r17_reg_num[3]),
    .I3(w_write) 
);
defparam n974_s0.INIT=16'h3CAA;
  LUT4 n975_s0 (
    .F(n975_3),
    .I0(vdp_p1_data[2]),
    .I1(vdp_r17_reg_num[2]),
    .I2(n975_4),
    .I3(w_write) 
);
defparam n975_s0.INIT=16'h3CAA;
  LUT4 n976_s0 (
    .F(n976_3),
    .I0(vdp_p1_data[1]),
    .I1(vdp_r17_reg_num[0]),
    .I2(vdp_r17_reg_num[1]),
    .I3(w_write) 
);
defparam n976_s0.INIT=16'h3CAA;
  LUT4 n993_s0 (
    .F(n993_3),
    .I0(vdp_p1_data[3]),
    .I1(n993_4),
    .I2(vdp_r16_pal_num[3]),
    .I3(w_write) 
);
defparam n993_s0.INIT=16'h3CAA;
  LUT4 n994_s0 (
    .F(n994_3),
    .I0(vdp_p1_data[2]),
    .I1(n994_4),
    .I2(vdp_r16_pal_num[2]),
    .I3(w_write) 
);
defparam n994_s0.INIT=16'h3CAA;
  LUT4 n995_s0 (
    .F(n995_3),
    .I0(vdp_p1_data[1]),
    .I1(vdp_r16_pal_num[0]),
    .I2(vdp_r16_pal_num[1]),
    .I3(w_write) 
);
defparam n995_s0.INIT=16'h3CAA;
  LUT4 n2563_s0 (
    .F(n2563_3),
    .I0(w_bus_write),
    .I1(n2563_4),
    .I2(vdp_r15_status_reg_num[0]),
    .I3(vdp_p1_is_1st_byte_10) 
);
defparam n2563_s0.INIT=16'h4000;
  LUT4 n2921_s1 (
    .F(n2921_4),
    .I0(vdp_reg_ptr[4]),
    .I1(w_write_4),
    .I2(vdpregwrpulse),
    .I3(vdp_reg_ptr[5]) 
);
defparam n2921_s1.INIT=16'h1000;
  LUT3 n438_s4 (
    .F(n438_8),
    .I0(w_bus_wdata[5]),
    .I1(vdp_r17_reg_num[5]),
    .I2(w_bus_address[1]) 
);
defparam n438_s4.INIT=8'hCA;
  LUT3 n439_s4 (
    .F(n439_8),
    .I0(w_bus_wdata[4]),
    .I1(vdp_r17_reg_num[4]),
    .I2(w_bus_address[1]) 
);
defparam n439_s4.INIT=8'hCA;
  LUT3 n440_s4 (
    .F(n440_8),
    .I0(w_bus_wdata[3]),
    .I1(vdp_r17_reg_num[3]),
    .I2(w_bus_address[1]) 
);
defparam n440_s4.INIT=8'hCA;
  LUT3 n441_s4 (
    .F(n441_8),
    .I0(w_bus_wdata[2]),
    .I1(vdp_r17_reg_num[2]),
    .I2(w_bus_address[1]) 
);
defparam n441_s4.INIT=8'hCA;
  LUT3 n442_s4 (
    .F(n442_8),
    .I0(w_bus_wdata[1]),
    .I1(vdp_r17_reg_num[1]),
    .I2(w_bus_address[1]) 
);
defparam n442_s4.INIT=8'hCA;
  LUT3 n443_s4 (
    .F(n443_8),
    .I0(w_bus_wdata[0]),
    .I1(vdp_r17_reg_num[0]),
    .I2(w_bus_address[1]) 
);
defparam n443_s4.INIT=8'hCA;
  LUT4 n1235_s1 (
    .F(n1235_4),
    .I0(vdp_reg_ptr[2]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1235_5) 
);
defparam n1235_s1.INIT=16'h4000;
  LUT4 n1238_s1 (
    .F(n1238_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[1]),
    .I3(n1235_5) 
);
defparam n1238_s1.INIT=16'h1000;
  LUT4 n1244_s1 (
    .F(n1244_4),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1235_5) 
);
defparam n1244_s1.INIT=16'h1000;
  LUT4 n1249_s1 (
    .F(n1249_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1249_5) 
);
defparam n1249_s1.INIT=16'h8000;
  LUT4 n1265_s1 (
    .F(n1265_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[1]),
    .I3(n1249_5) 
);
defparam n1265_s1.INIT=16'h1000;
  LUT4 n1273_s2 (
    .F(n1273_5),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1249_5) 
);
defparam n1273_s2.INIT=16'h1000;
  LUT4 n1274_s1 (
    .F(n1274_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1274_5) 
);
defparam n1274_s1.INIT=16'h8000;
  LUT4 n1208_s1 (
    .F(n1208_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1274_5) 
);
defparam n1208_s1.INIT=16'h4000;
  LUT4 n1278_s1 (
    .F(n1278_4),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[0]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1274_5) 
);
defparam n1278_s1.INIT=16'h4000;
  LUT4 n1286_s1 (
    .F(n1286_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1274_5) 
);
defparam n1286_s1.INIT=16'h1000;
  LUT4 n1294_s1 (
    .F(n1294_4),
    .I0(vdp_reg_ptr[2]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1274_5) 
);
defparam n1294_s1.INIT=16'h4000;
  LUT4 n1296_s1 (
    .F(n1296_4),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[0]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1296_5) 
);
defparam n1296_s1.INIT=16'h4000;
  LUT4 n1304_s1 (
    .F(n1304_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[1]),
    .I3(n1274_5) 
);
defparam n1304_s1.INIT=16'h1000;
  LUT4 n1307_s1 (
    .F(n1307_4),
    .I0(vdp_reg_ptr[2]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1296_5) 
);
defparam n1307_s1.INIT=16'h4000;
  LUT4 n1315_s1 (
    .F(n1315_4),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1274_5) 
);
defparam n1315_s1.INIT=16'h1000;
  LUT4 n1319_s1 (
    .F(n1319_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1274_5) 
);
defparam n1319_s1.INIT=16'h0100;
  LUT4 n1321_s1 (
    .F(n1321_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1296_5) 
);
defparam n1321_s1.INIT=16'h8000;
  LUT4 n1329_s1 (
    .F(n1329_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1296_5) 
);
defparam n1329_s1.INIT=16'h4000;
  LUT4 n1335_s1 (
    .F(n1335_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1296_5) 
);
defparam n1335_s1.INIT=16'h1000;
  LUT4 n1341_s1 (
    .F(n1341_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[1]),
    .I3(n1296_5) 
);
defparam n1341_s1.INIT=16'h1000;
  LUT4 n1348_s1 (
    .F(n1348_4),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1296_5) 
);
defparam n1348_s1.INIT=16'h1000;
  LUT4 n1355_s1 (
    .F(n1355_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1296_5) 
);
defparam n1355_s1.INIT=16'h0100;
  LUT4 n1189_s1 (
    .F(n1189_4),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]),
    .I2(vdp_p2_is_1st_byte),
    .I3(w_write) 
);
defparam n1189_s1.INIT=16'h4000;
  LUT4 n1196_s1 (
    .F(n1196_4),
    .I0(w_bus_address[0]),
    .I1(vdp_p2_is_1st_byte),
    .I2(w_bus_address[1]),
    .I3(w_write) 
);
defparam n1196_s1.INIT=16'h1000;
  LUT4 n1211_s1 (
    .F(n1211_4),
    .I0(vdp_p1_is_1st_byte),
    .I1(w_bus_wdata[7]),
    .I2(n1211_5),
    .I3(w_write) 
);
defparam n1211_s1.INIT=16'h1000;
  LUT2 ff_rdata_en1_s3 (
    .F(ff_rdata_en1_8),
    .I0(w_vdp_enable),
    .I1(ff_rdata_en) 
);
defparam ff_rdata_en1_s3.INIT=4'hE;
  LUT4 ff_palette_we_s2 (
    .F(ff_palette_we_5),
    .I0(n174_7),
    .I1(ff_palette_wr_req),
    .I2(ff_palette_wr_ack),
    .I3(w_vdp_enable) 
);
defparam ff_palette_we_s2.INIT=16'h7D00;
  LUT4 vdp_p1_data_7_s2 (
    .F(vdp_p1_data_7_6),
    .I0(vdp_p1_is_1st_byte),
    .I1(w_bus_address[1]),
    .I2(w_bus_address[0]),
    .I3(w_write) 
);
defparam vdp_p1_data_7_s2.INIT=16'hE000;
  LUT4 vdpregwrpulse_s4 (
    .F(vdpregwrpulse_8),
    .I0(vdpregwrpulse_9),
    .I1(vdpregwrpulse_10),
    .I2(w_bus_write),
    .I3(w_write_4) 
);
defparam vdpregwrpulse_s4.INIT=16'h40FF;
  LUT3 vdp_vram_rd_req_s3 (
    .F(vdp_vram_rd_req_5),
    .I0(w_bus_wdata[6]),
    .I1(n1211_4),
    .I2(vdp_vram_rd_req_8) 
);
defparam vdp_vram_rd_req_s3.INIT=8'hF4;
  LUT2 vdp_r16_pal_num_3_s4 (
    .F(vdp_r16_pal_num_3_8),
    .I0(n1196_4),
    .I1(vdp_r16_pal_num_3_9) 
);
defparam vdp_r16_pal_num_3_s4.INIT=4'hE;
  LUT2 vdp_r17_reg_num_5_s4 (
    .F(vdp_r17_reg_num_5_8),
    .I0(vdp_r17_reg_num_5_9),
    .I1(n1273_5) 
);
defparam vdp_r17_reg_num_5_s4.INIT=4'hE;
  LUT4 vdp_p2_is_1st_byte_s5 (
    .F(vdp_p2_is_1st_byte_10),
    .I0(w_bus_address[0]),
    .I1(w_write),
    .I2(w_bus_address[1]),
    .I3(vdp_r16_pal_num_3_9) 
);
defparam vdp_p2_is_1st_byte_s5.INIT=16'hFF40;
  LUT2 n174_s2 (
    .F(n174_7),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]) 
);
defparam n174_s2.INIT=4'h6;
  LUT4 n972_s1 (
    .F(n972_4),
    .I0(vdp_r17_reg_num[2]),
    .I1(vdp_r17_reg_num[3]),
    .I2(vdp_r17_reg_num[4]),
    .I3(n975_4) 
);
defparam n972_s1.INIT=16'h8000;
  LUT2 n975_s1 (
    .F(n975_4),
    .I0(vdp_r17_reg_num[0]),
    .I1(vdp_r17_reg_num[1]) 
);
defparam n975_s1.INIT=4'h8;
  LUT3 n993_s1 (
    .F(n993_4),
    .I0(vdp_r16_pal_num[0]),
    .I1(vdp_r16_pal_num[1]),
    .I2(vdp_r16_pal_num[2]) 
);
defparam n993_s1.INIT=8'h80;
  LUT2 n994_s1 (
    .F(n994_4),
    .I0(vdp_r16_pal_num[0]),
    .I1(vdp_r16_pal_num[1]) 
);
defparam n994_s1.INIT=4'h8;
  LUT3 n2563_s1 (
    .F(n2563_4),
    .I0(vdp_r15_status_reg_num[3]),
    .I1(vdp_r15_status_reg_num[2]),
    .I2(vdp_r15_status_reg_num[1]) 
);
defparam n2563_s1.INIT=8'h40;
  LUT3 n1235_s2 (
    .F(n1235_5),
    .I0(w_write_4),
    .I1(vdp_reg_ptr[3]),
    .I2(n1235_6) 
);
defparam n1235_s2.INIT=8'h40;
  LUT3 n1249_s2 (
    .F(n1249_5),
    .I0(vdp_reg_ptr[3]),
    .I1(w_write_4),
    .I2(n1235_6) 
);
defparam n1249_s2.INIT=8'h10;
  LUT3 n1274_s2 (
    .F(n1274_5),
    .I0(w_write_4),
    .I1(vdp_reg_ptr[3]),
    .I2(n1274_6) 
);
defparam n1274_s2.INIT=8'h40;
  LUT3 n1296_s2 (
    .F(n1296_5),
    .I0(vdp_reg_ptr[3]),
    .I1(w_write_4),
    .I2(n1274_6) 
);
defparam n1296_s2.INIT=8'h10;
  LUT2 n1211_s2 (
    .F(n1211_5),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n1211_s2.INIT=4'h4;
  LUT4 vdpregwrpulse_s5 (
    .F(vdpregwrpulse_9),
    .I0(vdp_r17_reg_num[1]),
    .I1(w_bus_address[1]),
    .I2(vdp_r17_reg_num[0]),
    .I3(vdpregwrpulse_11) 
);
defparam vdpregwrpulse_s5.INIT=16'h4000;
  LUT4 vdpregwrpulse_s6 (
    .F(vdpregwrpulse_10),
    .I0(vdp_p1_is_1st_byte),
    .I1(w_bus_wdata[7]),
    .I2(w_bus_address[1]),
    .I3(w_bus_address[0]) 
);
defparam vdpregwrpulse_s6.INIT=16'hF400;
  LUT4 vdp_r16_pal_num_3_s5 (
    .F(vdp_r16_pal_num_3_9),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1249_5) 
);
defparam vdp_r16_pal_num_3_s5.INIT=16'h0100;
  LUT4 vdp_r17_reg_num_5_s5 (
    .F(vdp_r17_reg_num_5_9),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]),
    .I2(vdp_r17_inc_reg_num),
    .I3(w_write) 
);
defparam vdp_r17_reg_num_5_s5.INIT=16'h8000;
  LUT3 n1235_s3 (
    .F(n1235_6),
    .I0(vdp_reg_ptr[5]),
    .I1(vdp_reg_ptr[4]),
    .I2(vdpregwrpulse) 
);
defparam n1235_s3.INIT=8'h40;
  LUT3 n1274_s3 (
    .F(n1274_6),
    .I0(vdp_reg_ptr[5]),
    .I1(vdp_reg_ptr[4]),
    .I2(vdpregwrpulse) 
);
defparam n1274_s3.INIT=8'h10;
  LUT4 vdpregwrpulse_s7 (
    .F(vdpregwrpulse_11),
    .I0(vdp_r17_reg_num[2]),
    .I1(vdp_r17_reg_num[3]),
    .I2(vdp_r17_reg_num[5]),
    .I3(vdp_r17_reg_num[4]) 
);
defparam vdpregwrpulse_s7.INIT=16'h0100;
  LUT3 vdp_p1_is_1st_byte_s4 (
    .F(vdp_p1_is_1st_byte_10),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]),
    .I2(w_write_4) 
);
defparam vdp_p1_is_1st_byte_s4.INIT=8'h40;
  LUT4 vdp_vram_rd_req_s5 (
    .F(vdp_vram_rd_req_8),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]),
    .I2(w_bus_write),
    .I3(w_write_4) 
);
defparam vdp_vram_rd_req_s5.INIT=16'h0100;
  LUT3 n1164_s4 (
    .F(n1164_10),
    .I0(w_bus_write),
    .I1(w_write_4),
    .I2(vdp_p1_is_1st_byte) 
);
defparam n1164_s4.INIT=8'h4F;
  LUT3 n974_s2 (
    .F(n974_6),
    .I0(vdp_r17_reg_num[2]),
    .I1(vdp_r17_reg_num[0]),
    .I2(vdp_r17_reg_num[1]) 
);
defparam n974_s2.INIT=8'h80;
  LUT4 n973_s2 (
    .F(n973_6),
    .I0(vdp_r17_reg_num[2]),
    .I1(vdp_r17_reg_num[3]),
    .I2(vdp_r17_reg_num[0]),
    .I3(vdp_r17_reg_num[1]) 
);
defparam n973_s2.INIT=16'h8000;
  LUT2 n70_s2 (
    .F(n70_6),
    .I0(slot_reset_n_d),
    .I1(w_vdp_enable) 
);
defparam n70_s2.INIT=4'h7;
  LUT3 n984_s7 (
    .F(n984_13),
    .I0(vdp_p2_is_1st_byte),
    .I1(w_bus_write),
    .I2(w_write_4) 
);
defparam n984_s7.INIT=8'h7F;
  LUT3 vdp_reg_ptr_5_s3 (
    .F(vdp_reg_ptr_5_8),
    .I0(w_bus_write),
    .I1(w_write_4),
    .I2(vdpregwrpulse_10) 
);
defparam vdp_reg_ptr_5_s3.INIT=8'h80;
  LUT4 n1226_s2 (
    .F(n1226_6),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]),
    .I2(w_bus_write),
    .I3(w_write_4) 
);
defparam n1226_s2.INIT=16'h1000;
  LUT4 n996_s1 (
    .F(n996_5),
    .I0(vdp_r16_pal_num[0]),
    .I1(vdp_p1_data[0]),
    .I2(w_bus_write),
    .I3(w_write_4) 
);
defparam n996_s1.INIT=16'h5CCC;
  LUT4 n977_s2 (
    .F(n977_6),
    .I0(vdp_p1_data[0]),
    .I1(vdp_r17_reg_num[0]),
    .I2(w_bus_write),
    .I3(w_write_4) 
);
defparam n977_s2.INIT=16'h3AAA;
  LUT2 n1234_s4 (
    .F(n1234_8),
    .I0(n1370_5),
    .I1(w_vram_write_ack) 
);
defparam n1234_s4.INIT=4'h6;
  LUT2 n1203_s4 (
    .F(n1203_8),
    .I0(n2949_5),
    .I1(ff_palette_wr_ack) 
);
defparam n1203_s4.INIT=4'h6;
  LUT4 n2949_s1 (
    .F(n2949_5),
    .I0(ff_palette_wr_ack),
    .I1(ff_palette_wr_req),
    .I2(w_vdp_enable),
    .I3(n174_7) 
);
defparam n2949_s1.INIT=16'h6000;
  LUT2 n1167_s3 (
    .F(n1167_7),
    .I0(n3500_5),
    .I1(w_vdpcmd_tr_clr_ack) 
);
defparam n1167_s3.INIT=4'h6;
  LUT4 n1371_s5 (
    .F(n1371_11),
    .I0(w_vdpcmd_reg_write_ack),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdp_enable),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1371_s5.INIT=16'h9F60;
  DFFR ff_rdata_en2_s0 (
    .Q(w_bus_vdp_rdata_en),
    .D(ff_rdata_en1),
    .CLK(w_video_clk),
    .RESET(n70_6) 
);
  DFFRE reg_r1_disp_on_s0 (
    .Q(reg_r1_disp_on_Z),
    .D(ff_r1_disp_on),
    .CLK(w_video_clk),
    .CE(n1607_3),
    .RESET(n36_6) 
);
  DFFRE reg_r0_disp_mode_3_s0 (
    .Q(reg_r0_disp_mode[3]),
    .D(ff_r0_disp_mode[3]),
    .CLK(w_video_clk),
    .CE(n1607_3),
    .RESET(n36_6) 
);
  DFFRE reg_r0_disp_mode_2_s0 (
    .Q(reg_r0_disp_mode[2]),
    .D(ff_r0_disp_mode[2]),
    .CLK(w_video_clk),
    .CE(n1607_3),
    .RESET(n36_6) 
);
  DFFRE reg_r0_disp_mode_1_s0 (
    .Q(reg_r0_disp_mode[1]),
    .D(ff_r0_disp_mode[1]),
    .CLK(w_video_clk),
    .CE(n1607_3),
    .RESET(n36_6) 
);
  DFFRE reg_r1_disp_mode_1_s0 (
    .Q(reg_r1_disp_mode[1]),
    .D(ff_r1_disp_mode[1]),
    .CLK(w_video_clk),
    .CE(n1607_3),
    .RESET(n36_6) 
);
  DFFRE reg_r1_disp_mode_0_s0 (
    .Q(reg_r1_disp_mode[0]),
    .D(ff_r1_disp_mode[0]),
    .CLK(w_video_clk),
    .CE(n1607_3),
    .RESET(n36_6) 
);
  DFFRE reg_r26_h_scroll_7_s0 (
    .Q(reg_r26_h_scroll_Z[7]),
    .D(ff_r26_h_scroll[7]),
    .CLK(w_video_clk),
    .CE(n1607_3),
    .RESET(n36_6) 
);
  DFFRE reg_r26_h_scroll_6_s0 (
    .Q(reg_r26_h_scroll_Z[6]),
    .D(ff_r26_h_scroll[6]),
    .CLK(w_video_clk),
    .CE(n1607_3),
    .RESET(n36_6) 
);
  DFFRE reg_r26_h_scroll_5_s0 (
    .Q(reg_r26_h_scroll_Z[5]),
    .D(ff_r26_h_scroll[5]),
    .CLK(w_video_clk),
    .CE(n1607_3),
    .RESET(n36_6) 
);
  DFFRE reg_r26_h_scroll_4_s0 (
    .Q(reg_r26_h_scroll_Z[4]),
    .D(ff_r26_h_scroll[4]),
    .CLK(w_video_clk),
    .CE(n1607_3),
    .RESET(n36_6) 
);
  DFFRE reg_r26_h_scroll_3_s0 (
    .Q(reg_r26_h_scroll_Z[3]),
    .D(ff_r26_h_scroll[3]),
    .CLK(w_video_clk),
    .CE(n1607_3),
    .RESET(n36_6) 
);
  DFFRE reg_r2_pattern_name_6_s0 (
    .Q(reg_r2_pattern_name_Z_6),
    .D(ff_r2_pt_nam_addr[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE reg_r2_pattern_name_3_s0 (
    .Q(reg_r2_pattern_name_Z_3),
    .D(ff_r2_pt_nam_addr[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE reg_r2_pattern_name_2_s0 (
    .Q(reg_r2_pattern_name_Z_2),
    .D(ff_r2_pt_nam_addr[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE reg_r2_pattern_name_1_s0 (
    .Q(reg_r2_pattern_name_Z_1),
    .D(ff_r2_pt_nam_addr[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE reg_r2_pattern_name_0_s0 (
    .Q(reg_r2_pattern_name_Z_0),
    .D(ff_r2_pt_nam_addr[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_palette_we_s0 (
    .Q(w_palette_we),
    .D(n174_7),
    .CLK(w_video_clk),
    .CE(ff_palette_we_5),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_7_s0 (
    .Q(vdp_p1_data[7]),
    .D(w_bus_wdata[7]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_6_s0 (
    .Q(vdp_p1_data[6]),
    .D(w_bus_wdata[6]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_5_s0 (
    .Q(vdp_p1_data[5]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_4_s0 (
    .Q(vdp_p1_data[4]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_3_s0 (
    .Q(vdp_p1_data[3]),
    .D(w_bus_wdata[3]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_2_s0 (
    .Q(vdp_p1_data[2]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_1_s0 (
    .Q(vdp_p1_data[1]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_0_s0 (
    .Q(vdp_p1_data[0]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFSE vdp_p2_is_1st_byte_s0 (
    .Q(vdp_p2_is_1st_byte),
    .D(n984_13),
    .CLK(w_video_clk),
    .CE(vdp_p2_is_1st_byte_10),
    .SET(n36_6) 
);
  DFFRE vdpregwrpulse_s0 (
    .Q(vdpregwrpulse),
    .D(w_write),
    .CLK(w_video_clk),
    .CE(vdpregwrpulse_8),
    .RESET(n36_6) 
);
  DFFRE vdp_reg_ptr_5_s0 (
    .Q(vdp_reg_ptr[5]),
    .D(n438_8),
    .CLK(w_video_clk),
    .CE(vdp_reg_ptr_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_reg_ptr_4_s0 (
    .Q(vdp_reg_ptr[4]),
    .D(n439_8),
    .CLK(w_video_clk),
    .CE(vdp_reg_ptr_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_reg_ptr_3_s0 (
    .Q(vdp_reg_ptr[3]),
    .D(n440_8),
    .CLK(w_video_clk),
    .CE(vdp_reg_ptr_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_reg_ptr_2_s0 (
    .Q(vdp_reg_ptr[2]),
    .D(n441_8),
    .CLK(w_video_clk),
    .CE(vdp_reg_ptr_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_reg_ptr_1_s0 (
    .Q(vdp_reg_ptr[1]),
    .D(n442_8),
    .CLK(w_video_clk),
    .CE(vdp_reg_ptr_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_reg_ptr_0_s0 (
    .Q(vdp_reg_ptr[0]),
    .D(n443_8),
    .CLK(w_video_clk),
    .CE(vdp_reg_ptr_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wr_req_s0 (
    .Q(w_vram_write_req),
    .D(n1234_11),
    .CLK(w_video_clk),
    .CE(n1226_6),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_16_s0 (
    .Q(w_vram_address_cpu[16]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1208_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_15_s0 (
    .Q(w_vram_address_cpu[15]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1208_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_14_s0 (
    .Q(w_vram_address_cpu[14]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1208_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_13_s0 (
    .Q(w_vram_address_cpu[13]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_12_s0 (
    .Q(w_vram_address_cpu[12]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_11_s0 (
    .Q(w_vram_address_cpu[11]),
    .D(w_bus_wdata[3]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_10_s0 (
    .Q(w_vram_address_cpu[10]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_9_s0 (
    .Q(w_vram_address_cpu[9]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_8_s0 (
    .Q(w_vram_address_cpu[8]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_7_s0 (
    .Q(w_vram_address_cpu[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_6_s0 (
    .Q(w_vram_address_cpu[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_5_s0 (
    .Q(w_vram_address_cpu[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_4_s0 (
    .Q(w_vram_address_cpu[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_3_s0 (
    .Q(w_vram_address_cpu[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_2_s0 (
    .Q(w_vram_address_cpu[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_1_s0 (
    .Q(w_vram_address_cpu[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_0_s0 (
    .Q(w_vram_address_cpu[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_7_s0 (
    .Q(w_vram_wdata_cpu[7]),
    .D(w_bus_wdata[7]),
    .CLK(w_video_clk),
    .CE(n1226_6),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_6_s0 (
    .Q(w_vram_wdata_cpu[6]),
    .D(w_bus_wdata[6]),
    .CLK(w_video_clk),
    .CE(n1226_6),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_5_s0 (
    .Q(w_vram_wdata_cpu[5]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(n1226_6),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_4_s0 (
    .Q(w_vram_wdata_cpu[4]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(n1226_6),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_3_s0 (
    .Q(w_vram_wdata_cpu[3]),
    .D(w_bus_wdata[3]),
    .CLK(w_video_clk),
    .CE(n1226_6),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_2_s0 (
    .Q(w_vram_wdata_cpu[2]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n1226_6),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_1_s0 (
    .Q(w_vram_wdata_cpu[1]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n1226_6),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_0_s0 (
    .Q(w_vram_wdata_cpu[0]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n1226_6),
    .RESET(n36_6) 
);
  DFFRE ff_r0_disp_mode_3_s0 (
    .Q(ff_r0_disp_mode[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1355_4),
    .RESET(n36_6) 
);
  DFFRE ff_r0_disp_mode_2_s0 (
    .Q(ff_r0_disp_mode[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1355_4),
    .RESET(n36_6) 
);
  DFFRE ff_r0_disp_mode_1_s0 (
    .Q(ff_r0_disp_mode[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1355_4),
    .RESET(n36_6) 
);
  DFFRE ff_r1_disp_mode_1_s0 (
    .Q(ff_r1_disp_mode[1]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1348_4),
    .RESET(n36_6) 
);
  DFFRE ff_r1_disp_mode_0_s0 (
    .Q(ff_r1_disp_mode[0]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1348_4),
    .RESET(n36_6) 
);
  DFFRE reg_r1_sp_size_s0 (
    .Q(reg_r1_sp_size_Z),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1348_4),
    .RESET(n36_6) 
);
  DFFRE reg_r1_sp_zoom_s0 (
    .Q(reg_r1_sp_zoom_Z),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1348_4),
    .RESET(n36_6) 
);
  DFFRE reg_r1_bl_clks_s0 (
    .Q(reg_r1_bl_clks_Z),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1348_4),
    .RESET(n36_6) 
);
  DFFRE ff_r1_disp_on_s0 (
    .Q(ff_r1_disp_on),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1348_4),
    .RESET(n36_6) 
);
  DFFRE ff_r2_pt_nam_addr_6_s0 (
    .Q(ff_r2_pt_nam_addr[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1341_4),
    .RESET(n36_6) 
);
  DFFRE ff_r2_pt_nam_addr_3_s0 (
    .Q(ff_r2_pt_nam_addr[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1341_4),
    .RESET(n36_6) 
);
  DFFRE ff_r2_pt_nam_addr_2_s0 (
    .Q(ff_r2_pt_nam_addr[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1341_4),
    .RESET(n36_6) 
);
  DFFRE ff_r2_pt_nam_addr_1_s0 (
    .Q(ff_r2_pt_nam_addr[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1341_4),
    .RESET(n36_6) 
);
  DFFRE ff_r2_pt_nam_addr_0_s0 (
    .Q(ff_r2_pt_nam_addr[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1341_4),
    .RESET(n36_6) 
);
  DFFRE reg_r4_pattern_generator_5_s0 (
    .Q(reg_r4_pattern_generator_Z_5),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1335_4),
    .RESET(n36_6) 
);
  DFFRE reg_r4_pattern_generator_2_s0 (
    .Q(reg_r4_pattern_generator_Z_2),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1335_4),
    .RESET(n36_6) 
);
  DFFRE reg_r4_pattern_generator_1_s0 (
    .Q(reg_r4_pattern_generator_Z_1),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1335_4),
    .RESET(n36_6) 
);
  DFFRE reg_r4_pattern_generator_0_s0 (
    .Q(reg_r4_pattern_generator_Z_0),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1335_4),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_7_s0 (
    .Q(reg_r12_blink_mode_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1286_4),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_6_s0 (
    .Q(reg_r12_blink_mode_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1286_4),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_5_s0 (
    .Q(reg_r12_blink_mode_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1286_4),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_4_s0 (
    .Q(reg_r12_blink_mode_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1286_4),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_3_s0 (
    .Q(reg_r12_blink_mode_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1286_4),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_2_s0 (
    .Q(reg_r12_blink_mode_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1286_4),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_1_s0 (
    .Q(reg_r12_blink_mode_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1286_4),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_0_s0 (
    .Q(reg_r12_blink_mode_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1286_4),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_7_s0 (
    .Q(reg_r13_blink_period_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1278_4),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_6_s0 (
    .Q(reg_r13_blink_period_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1278_4),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_5_s0 (
    .Q(reg_r13_blink_period_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1278_4),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_4_s0 (
    .Q(reg_r13_blink_period_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1278_4),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_3_s0 (
    .Q(reg_r13_blink_period_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1278_4),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_2_s0 (
    .Q(reg_r13_blink_period_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1278_4),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_1_s0 (
    .Q(reg_r13_blink_period_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1278_4),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_0_s0 (
    .Q(reg_r13_blink_period_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1278_4),
    .RESET(n36_6) 
);
  DFFRE reg_r6_sp_gen_addr_5_s0 (
    .Q(reg_r6_sp_gen_addr_Z_5),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1329_4),
    .RESET(n36_6) 
);
  DFFRE reg_r6_sp_gen_addr_3_s0 (
    .Q(reg_r6_sp_gen_addr_Z_3),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1329_4),
    .RESET(n36_6) 
);
  DFFRE reg_r6_sp_gen_addr_2_s0 (
    .Q(reg_r6_sp_gen_addr_Z_2),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1329_4),
    .RESET(n36_6) 
);
  DFFRE reg_r6_sp_gen_addr_1_s0 (
    .Q(reg_r6_sp_gen_addr_Z_1),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1329_4),
    .RESET(n36_6) 
);
  DFFRE reg_r6_sp_gen_addr_0_s0 (
    .Q(reg_r6_sp_gen_addr_Z_0),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1329_4),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_7_s0 (
    .Q(reg_r7_frame_col_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1321_4),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_6_s0 (
    .Q(reg_r7_frame_col_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1321_4),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_5_s0 (
    .Q(reg_r7_frame_col_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1321_4),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_4_s0 (
    .Q(reg_r7_frame_col_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1321_4),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_3_s0 (
    .Q(reg_r7_frame_col_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1321_4),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_2_s0 (
    .Q(reg_r7_frame_col_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1321_4),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_1_s0 (
    .Q(reg_r7_frame_col_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1321_4),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_0_s0 (
    .Q(reg_r7_frame_col_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1321_4),
    .RESET(n36_6) 
);
  DFFRE reg_r8_sp_off_s0 (
    .Q(reg_r8_sp_off_Z),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1319_4),
    .RESET(n36_6) 
);
  DFFRE reg_r8_col0_on_s0 (
    .Q(reg_r8_col0_on_Z),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1319_4),
    .RESET(n36_6) 
);
  DFFRE reg_r9_pal_mode_s0 (
    .Q(reg_r9_pal_mode_Z),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1315_4),
    .RESET(n36_6) 
);
  DFFRE reg_r9_interlace_mode_s0 (
    .Q(reg_r9_interlace_mode_Z),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1315_4),
    .RESET(n36_6) 
);
  DFFRE reg_r9_y_dots_s0 (
    .Q(reg_r9_y_dots_Z),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1315_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_10_s0 (
    .Q(reg_r10r3_color_Z_10),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1304_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_7_s0 (
    .Q(reg_r10r3_color_Z_7),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1307_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_6_s0 (
    .Q(reg_r10r3_color_Z_6),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1307_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_5_s0 (
    .Q(reg_r10r3_color_Z_5),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1307_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_4_s0 (
    .Q(reg_r10r3_color_Z_4),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1307_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_3_s0 (
    .Q(reg_r10r3_color_Z_3),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1307_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_2_s0 (
    .Q(reg_r10r3_color_Z_2),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1307_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_1_s0 (
    .Q(reg_r10r3_color_Z_1),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1307_4),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_0_s0 (
    .Q(reg_r10r3_color_Z_0),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1307_4),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_9_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_9),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1294_4),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_7_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_7),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1296_4),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_6_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_6),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1296_4),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_5_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_5),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1296_4),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_4_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_4),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1296_4),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_3_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_3),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1296_4),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_2_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_2),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1296_4),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_1_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_1),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1296_4),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_0_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_0),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1296_4),
    .RESET(n36_6) 
);
  DFFRE vdp_r15_status_reg_num_3_s0 (
    .Q(vdp_r15_status_reg_num[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1274_4),
    .RESET(n36_6) 
);
  DFFRE vdp_r15_status_reg_num_2_s0 (
    .Q(vdp_r15_status_reg_num[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1274_4),
    .RESET(n36_6) 
);
  DFFRE vdp_r15_status_reg_num_1_s0 (
    .Q(vdp_r15_status_reg_num[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1274_4),
    .RESET(n36_6) 
);
  DFFRE vdp_r15_status_reg_num_0_s0 (
    .Q(vdp_r15_status_reg_num[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1274_4),
    .RESET(n36_6) 
);
  DFFRE vdp_r16_pal_num_3_s0 (
    .Q(vdp_r16_pal_num[3]),
    .D(n993_3),
    .CLK(w_video_clk),
    .CE(vdp_r16_pal_num_3_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r16_pal_num_2_s0 (
    .Q(vdp_r16_pal_num[2]),
    .D(n994_3),
    .CLK(w_video_clk),
    .CE(vdp_r16_pal_num_3_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r16_pal_num_1_s0 (
    .Q(vdp_r16_pal_num[1]),
    .D(n995_3),
    .CLK(w_video_clk),
    .CE(vdp_r16_pal_num_3_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r16_pal_num_0_s0 (
    .Q(vdp_r16_pal_num[0]),
    .D(n996_5),
    .CLK(w_video_clk),
    .CE(vdp_r16_pal_num_3_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_reg_num_5_s0 (
    .Q(vdp_r17_reg_num[5]),
    .D(n972_3),
    .CLK(w_video_clk),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_reg_num_4_s0 (
    .Q(vdp_r17_reg_num[4]),
    .D(n973_3),
    .CLK(w_video_clk),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_reg_num_3_s0 (
    .Q(vdp_r17_reg_num[3]),
    .D(n974_3),
    .CLK(w_video_clk),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_reg_num_2_s0 (
    .Q(vdp_r17_reg_num[2]),
    .D(n975_3),
    .CLK(w_video_clk),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_reg_num_1_s0 (
    .Q(vdp_r17_reg_num[1]),
    .D(n976_3),
    .CLK(w_video_clk),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_reg_num_0_s0 (
    .Q(vdp_r17_reg_num[0]),
    .D(n977_6),
    .CLK(w_video_clk),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_inc_reg_num_s0 (
    .Q(vdp_r17_inc_reg_num),
    .D(n1273_8),
    .CLK(w_video_clk),
    .CE(n1273_5),
    .RESET(n36_6) 
);
  DFFRE reg_r18_vert_3_s0 (
    .Q(reg_r18_adj[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1265_4),
    .RESET(n36_6) 
);
  DFFRE reg_r18_vert_2_s0 (
    .Q(reg_r18_adj[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1265_4),
    .RESET(n36_6) 
);
  DFFRE reg_r18_vert_1_s0 (
    .Q(reg_r18_adj[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1265_4),
    .RESET(n36_6) 
);
  DFFRE reg_r18_vert_0_s0 (
    .Q(reg_r18_adj[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1265_4),
    .RESET(n36_6) 
);
  DFFRE reg_r18_horz_3_s0 (
    .Q(reg_r18_adj[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1265_4),
    .RESET(n36_6) 
);
  DFFRE reg_r18_horz_2_s0 (
    .Q(reg_r18_adj[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1265_4),
    .RESET(n36_6) 
);
  DFFRE reg_r18_horz_1_s0 (
    .Q(reg_r18_adj[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1265_4),
    .RESET(n36_6) 
);
  DFFRE reg_r18_horz_0_s0 (
    .Q(reg_r18_adj[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1265_4),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_7_s0 (
    .Q(reg_r23_vstart_line_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1249_4),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_6_s0 (
    .Q(reg_r23_vstart_line_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1249_4),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_5_s0 (
    .Q(reg_r23_vstart_line_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1249_4),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_4_s0 (
    .Q(reg_r23_vstart_line_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1249_4),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_3_s0 (
    .Q(reg_r23_vstart_line_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1249_4),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_2_s0 (
    .Q(reg_r23_vstart_line_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1249_4),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_1_s0 (
    .Q(reg_r23_vstart_line_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1249_4),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_0_s0 (
    .Q(reg_r23_vstart_line_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1249_4),
    .RESET(n36_6) 
);
  DFFRE reg_r25_cmd_s0 (
    .Q(reg_r25_cmd_Z),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1244_4),
    .RESET(n36_6) 
);
  DFFRE reg_r25_yae_s0 (
    .Q(reg_r25_yae_Z),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1244_4),
    .RESET(n36_6) 
);
  DFFRE reg_r25_yjk_s0 (
    .Q(reg_r25_yjk_Z),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1244_4),
    .RESET(n36_6) 
);
  DFFRE reg_r25_msk_s0 (
    .Q(reg_r25_msk_Z),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1244_4),
    .RESET(n36_6) 
);
  DFFRE ff_r26_h_scroll_7_s0 (
    .Q(ff_r26_h_scroll[7]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1238_4),
    .RESET(n36_6) 
);
  DFFRE ff_r26_h_scroll_6_s0 (
    .Q(ff_r26_h_scroll[6]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1238_4),
    .RESET(n36_6) 
);
  DFFRE ff_r26_h_scroll_5_s0 (
    .Q(ff_r26_h_scroll[5]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1238_4),
    .RESET(n36_6) 
);
  DFFRE ff_r26_h_scroll_4_s0 (
    .Q(ff_r26_h_scroll[4]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1238_4),
    .RESET(n36_6) 
);
  DFFRE ff_r26_h_scroll_3_s0 (
    .Q(ff_r26_h_scroll[3]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1238_4),
    .RESET(n36_6) 
);
  DFFRE reg_r27_h_scroll_2_s0 (
    .Q(reg_r27_h_scroll_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1235_4),
    .RESET(n36_6) 
);
  DFFRE reg_r27_h_scroll_1_s0 (
    .Q(reg_r27_h_scroll_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1235_4),
    .RESET(n36_6) 
);
  DFFRE reg_r27_h_scroll_0_s0 (
    .Q(reg_r27_h_scroll_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1235_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_num_3_s0 (
    .Q(w_vdpcmd_reg_num[3]),
    .D(vdp_reg_ptr[3]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_num_2_s0 (
    .Q(w_vdpcmd_reg_num[2]),
    .D(vdp_reg_ptr[2]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_num_1_s0 (
    .Q(w_vdpcmd_reg_num[1]),
    .D(vdp_reg_ptr[1]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_num_0_s0 (
    .Q(w_vdpcmd_reg_num[0]),
    .D(vdp_reg_ptr[0]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_7_s0 (
    .Q(w_vdpcmd_reg_data[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_6_s0 (
    .Q(w_vdpcmd_reg_data[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_5_s0 (
    .Q(w_vdpcmd_reg_data[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_4_s0 (
    .Q(w_vdpcmd_reg_data[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_3_s0 (
    .Q(w_vdpcmd_reg_data[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_2_s0 (
    .Q(w_vdpcmd_reg_data[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_1_s0 (
    .Q(w_vdpcmd_reg_data[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_0_s0 (
    .Q(w_vdpcmd_reg_data[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_wr_req_s0 (
    .Q(w_vdpcmd_reg_write_req),
    .D(n1371_12),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_tr_clr_req_s0 (
    .Q(w_vdpcmd_tr_clr_req),
    .D(n1167_10),
    .CLK(w_video_clk),
    .CE(n2563_3),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_r_2_s0 (
    .Q(w_palette_wdata_r[4]),
    .D(w_bus_wdata[6]),
    .CLK(w_video_clk),
    .CE(n1189_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_r_1_s0 (
    .Q(w_palette_wdata_r[3]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(n1189_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_r_0_s0 (
    .Q(w_palette_wdata_r[2]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(n1189_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_b_2_s0 (
    .Q(w_palette_wdata_b[4]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n1189_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_b_1_s0 (
    .Q(w_palette_wdata_b[3]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n1189_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_b_0_s0 (
    .Q(w_palette_wdata_b[2]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n1189_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_g_2_s0 (
    .Q(w_palette_wdata_g[4]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_g_1_s0 (
    .Q(w_palette_wdata_g[3]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_g_0_s0 (
    .Q(w_palette_wdata_g[2]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_wr_req_s0 (
    .Q(ff_palette_wr_req),
    .D(n1203_11),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_3_s0 (
    .Q(w_palette_wr_address[3]),
    .D(vdp_r16_pal_num[3]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_2_s0 (
    .Q(w_palette_wr_address[2]),
    .D(vdp_r16_pal_num[2]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_1_s0 (
    .Q(w_palette_wr_address[1]),
    .D(vdp_r16_pal_num[1]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_0_s0 (
    .Q(w_palette_wr_address[0]),
    .D(vdp_r16_pal_num[0]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_en_s0 (
    .Q(ff_rdata_en),
    .D(VCC),
    .CLK(w_video_clk),
    .CE(w_read),
    .RESET(n2034_4) 
);
  DFFRE ff_rdata_en1_s1 (
    .Q(ff_rdata_en1),
    .D(ff_rdata_en),
    .CLK(w_video_clk),
    .CE(ff_rdata_en1_8),
    .RESET(n36_6) 
);
defparam ff_rdata_en1_s1.INIT=1'b0;
  DFFRE vdp_vram_rd_req_s1 (
    .Q(w_vram_rd_req),
    .D(n915_12),
    .CLK(w_video_clk),
    .CE(vdp_vram_rd_req_5),
    .RESET(n36_6) 
);
defparam vdp_vram_rd_req_s1.INIT=1'b0;
  DFFSE vdp_p1_is_1st_byte_s1 (
    .Q(vdp_p1_is_1st_byte),
    .D(n1164_10),
    .CLK(w_video_clk),
    .CE(vdp_p1_is_1st_byte_10),
    .SET(n36_6) 
);
  DFFR vdp_vram_addr_set_req_s5 (
    .Q(w_vram_addr_set_req),
    .D(n914_15),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam vdp_vram_addr_set_req_s5.INIT=1'b0;
  DFFR ff_palette_wr_ack_s2 (
    .Q(ff_palette_wr_ack),
    .D(n1203_8),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_palette_wr_ack_s2.INIT=1'b0;
  INV n1273_s4 (
    .O(n1273_8),
    .I(vdp_p1_data[7]) 
);
  INV n1234_s6 (
    .O(n1234_11),
    .I(w_vram_write_ack) 
);
  INV n1203_s6 (
    .O(n1203_11),
    .I(ff_palette_wr_ack) 
);
  INV n1371_s6 (
    .O(n1371_12),
    .I(w_vdpcmd_reg_write_ack) 
);
  INV n1167_s5 (
    .O(n1167_10),
    .I(w_vdpcmd_tr_clr_ack) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_register */
module vdp_command (
  w_video_clk,
  n36_6,
  n918_10,
  w_vdp_enable,
  w_vdp_mode_is_highres,
  n227_7,
  slot_reset_n_d,
  reg_r25_cmd_Z,
  n575_15,
  w_vdpcmd_tr_clr_req,
  w_vdpcmd_reg_write_req,
  w_vdpcmd_vram_write_ack,
  w_vdpcmd_vram_read_ack,
  n1371_11,
  n1167_7,
  w_vdpcmd_reg_data,
  w_vdpcmd_vram_rdata,
  reg_r0_disp_mode,
  w_vdpcmd_reg_num,
  ff_pre_x_cnt_start1,
  reg_r1_disp_mode,
  n313_6,
  n1786_7,
  ff_state_1_16,
  ff_state_0_15,
  n1976_9,
  w_vdpcmd_reg_write_ack,
  w_vdpcmd_tr_clr_ack,
  n3500_5,
  n2386_6,
  w_vdpcmd_vram_wdata,
  w_vdpcmd_vram_address_0,
  w_vdpcmd_vram_address_1,
  w_vdpcmd_vram_address_2,
  w_vdpcmd_vram_address_3,
  w_vdpcmd_vram_address_4,
  w_vdpcmd_vram_address_5,
  w_vdpcmd_vram_address_6,
  w_vdpcmd_vram_address_7,
  w_vdpcmd_vram_address_8,
  w_vdpcmd_vram_address_9,
  w_vdpcmd_vram_address_10,
  w_vdpcmd_vram_address_11,
  w_vdpcmd_vram_address_12,
  w_vdpcmd_vram_address_13,
  w_vdpcmd_vram_address_14,
  w_vdpcmd_vram_address_16,
  w_current_vdp_command_c
)
;
input w_video_clk;
input n36_6;
input n918_10;
input w_vdp_enable;
input w_vdp_mode_is_highres;
input n227_7;
input slot_reset_n_d;
input reg_r25_cmd_Z;
input n575_15;
input w_vdpcmd_tr_clr_req;
input w_vdpcmd_reg_write_req;
input w_vdpcmd_vram_write_ack;
input w_vdpcmd_vram_read_ack;
input n1371_11;
input n1167_7;
input [7:0] w_vdpcmd_reg_data;
input [7:0] w_vdpcmd_vram_rdata;
input [3:1] reg_r0_disp_mode;
input [3:0] w_vdpcmd_reg_num;
input [5:5] ff_pre_x_cnt_start1;
input [1:0] reg_r1_disp_mode;
output n313_6;
output n1786_7;
output ff_state_1_16;
output ff_state_0_15;
output n1976_9;
output w_vdpcmd_reg_write_ack;
output w_vdpcmd_tr_clr_ack;
output n3500_5;
output n2386_6;
output [7:0] w_vdpcmd_vram_wdata;
output w_vdpcmd_vram_address_0;
output w_vdpcmd_vram_address_1;
output w_vdpcmd_vram_address_2;
output w_vdpcmd_vram_address_3;
output w_vdpcmd_vram_address_4;
output w_vdpcmd_vram_address_5;
output w_vdpcmd_vram_address_6;
output w_vdpcmd_vram_address_7;
output w_vdpcmd_vram_address_8;
output w_vdpcmd_vram_address_9;
output w_vdpcmd_vram_address_10;
output w_vdpcmd_vram_address_11;
output w_vdpcmd_vram_address_12;
output w_vdpcmd_vram_address_13;
output w_vdpcmd_vram_address_14;
output w_vdpcmd_vram_address_16;
output [7:4] w_current_vdp_command_c;
wire n1331_21;
wire n305_6;
wire n305_7;
wire n306_6;
wire n306_7;
wire n172_3;
wire n173_3;
wire n174_3;
wire n175_3;
wire n176_3;
wire n177_3;
wire n178_3;
wire n179_3;
wire n180_3;
wire n190_3;
wire n215_3;
wire n216_3;
wire n217_3;
wire n218_3;
wire n246_3;
wire n311_3;
wire n312_3;
wire n313_3;
wire n314_3;
wire n1804_3;
wire n1805_3;
wire n1806_3;
wire n1807_3;
wire n1808_3;
wire n1809_3;
wire n1810_3;
wire n1811_3;
wire n1812_3;
wire n1967_3;
wire n1969_3;
wire n1970_3;
wire n1971_3;
wire n1972_3;
wire n1973_3;
wire n1974_3;
wire n1975_3;
wire n1976_3;
wire n1978_3;
wire n1979_3;
wire n1980_3;
wire n1981_3;
wire n1982_3;
wire n1983_3;
wire n1527_33;
wire n1528_28;
wire n1529_28;
wire n1530_28;
wire n1531_28;
wire n1532_28;
wire n1533_28;
wire n1534_28;
wire n1535_32;
wire n1536_30;
wire n1537_30;
wire n1538_30;
wire n1539_30;
wire n1540_30;
wire n1541_30;
wire n1542_30;
wire n1543_32;
wire n1544_30;
wire n1545_30;
wire n1546_30;
wire n1547_30;
wire n1548_30;
wire n1549_30;
wire n1550_30;
wire n1551_30;
wire n1552_31;
wire n1553_40;
wire n1554_34;
wire n1555_30;
wire n1556_29;
wire n1557_29;
wire n1558_29;
wire n1559_29;
wire n1560_29;
wire n1561_29;
wire n1562_29;
wire n1563_30;
wire n1575_25;
wire n1576_25;
wire n1577_25;
wire n1578_25;
wire n1579_25;
wire n1580_25;
wire n1581_25;
wire n1582_25;
wire n1583_25;
wire n1584_23;
wire n1585_22;
wire n1586_22;
wire n1587_22;
wire n1588_22;
wire n1589_22;
wire n1590_22;
wire n1591_22;
wire n1592_22;
wire n1593_22;
wire n1594_22;
wire n1595_22;
wire n1596_22;
wire n1597_22;
wire n1598_22;
wire n1599_22;
wire n1600_22;
wire n1601_22;
wire n1602_22;
wire n2255_4;
wire n2278_4;
wire n2280_4;
wire n2298_4;
wire n2299_4;
wire n2317_4;
wire n2318_4;
wire \vdp_command_processor.maxxmask_1_6 ;
wire ff_r34r35_sy_9_6;
wire ff_r34r35_sy_7_6;
wire ff_r42r43_ny_9_6;
wire ff_r42r43_ny_7_6;
wire ff_r46_cmr_7_5;
wire ff_vdpcmd_start_6;
wire ff_vram_rd_req_7;
wire ff_s2_ce_8;
wire ff_s2_tr_6;
wire ff_r38r39_dy_9_8;
wire ff_r38r39_dy_7_8;
wire ff_s8s9_sx_tmp_10_10;
wire ff_s8s9_sx_tmp_9_10;
wire ff_dx_tmp_9_10;
wire ff_vram_wdata_7_8;
wire ff_state_3_10;
wire ff_state_0_12;
wire ff_state_2_12;
wire n1788_16;
wire n1574_29;
wire n1518_27;
wire n1790_12;
wire n1789_11;
wire n1787_11;
wire n1786_6;
wire n317_7;
wire n1646_8;
wire n225_6;
wire ff_r44_clr_7_10;
wire ff_r44_clr_3_10;
wire ff_r44_clr_1_10;
wire n3494_4;
wire n190_4;
wire n190_5;
wire n311_4;
wire n313_4;
wire n313_5;
wire n314_4;
wire n1804_4;
wire n1805_4;
wire n1808_4;
wire n1811_4;
wire n1967_4;
wire n1967_5;
wire n1969_4;
wire n1970_4;
wire n1971_4;
wire n1972_4;
wire n1973_4;
wire n1974_4;
wire n1975_4;
wire n1976_4;
wire n1976_5;
wire n1977_4;
wire n1977_5;
wire n1978_4;
wire n1978_5;
wire n1979_4;
wire n1979_5;
wire n1980_4;
wire n1980_5;
wire n1981_4;
wire n1981_5;
wire n1982_4;
wire n1982_5;
wire n1983_4;
wire n1983_5;
wire n1527_35;
wire n1531_29;
wire n1535_33;
wire n1535_34;
wire n1535_35;
wire n1536_31;
wire n1536_32;
wire n1536_33;
wire n1536_34;
wire n1537_31;
wire n1537_32;
wire n1537_33;
wire n1537_34;
wire n1538_31;
wire n1538_32;
wire n1538_34;
wire n1539_31;
wire n1539_33;
wire n1540_31;
wire n1540_33;
wire n1541_31;
wire n1541_32;
wire n1542_31;
wire n1542_32;
wire n1543_33;
wire n1543_34;
wire n1543_35;
wire n1544_31;
wire n1544_32;
wire n1544_33;
wire n1545_31;
wire n1545_32;
wire n1546_31;
wire n1546_32;
wire n1546_33;
wire n1547_31;
wire n1547_32;
wire n1547_33;
wire n1548_31;
wire n1548_32;
wire n1549_31;
wire n1549_32;
wire n1550_31;
wire n1551_31;
wire n1551_32;
wire n1552_32;
wire n1554_35;
wire n1555_32;
wire n1556_30;
wire n1556_31;
wire n1557_30;
wire n1557_31;
wire n1558_31;
wire n1559_30;
wire n1559_31;
wire n1560_30;
wire n1560_31;
wire n1561_31;
wire n1562_30;
wire n1562_31;
wire n1563_31;
wire n1563_32;
wire n1575_26;
wire n1576_26;
wire n1577_26;
wire n1578_26;
wire n1579_26;
wire n1580_26;
wire n1581_26;
wire n1582_26;
wire n1583_26;
wire n2255_5;
wire n2280_5;
wire ff_vram_wr_req_7;
wire ff_vram_wr_req_8;
wire ff_r34r35_sy_9_7;
wire ff_r34r35_sy_9_8;
wire ff_r34r35_sy_7_7;
wire ff_r42r43_ny_9_7;
wire ff_r42r43_ny_9_8;
wire ff_r42r43_ny_9_9;
wire ff_r42r43_ny_7_7;
wire ff_r46_cmr_7_6;
wire ff_s2_ce_9;
wire ff_s2_ce_10;
wire \vdp_command_processor.ff_initializing_8 ;
wire ff_r38r39_dy_9_10;
wire ff_r38r39_dy_7_9;
wire ff_s8s9_sx_tmp_10_11;
wire ff_s8s9_sx_tmp_9_11;
wire ff_dx_tmp_9_11;
wire ff_nx_tmp_9_12;
wire ff_vram_wdata_7_9;
wire ff_vram_wdata_7_10;
wire ff_state_1_12;
wire ff_state_1_13;
wire ff_state_1_14;
wire n1788_17;
wire n1788_18;
wire n1574_30;
wire n1790_13;
wire n1790_14;
wire n1790_15;
wire n1789_12;
wire n1789_13;
wire n1789_14;
wire n1787_12;
wire n1787_13;
wire n1787_14;
wire n318_8;
wire ff_r44_clr_7_11;
wire ff_r44_clr_7_12;
wire ff_r44_clr_7_13;
wire ff_r44_clr_3_11;
wire n1806_5;
wire n1967_6;
wire n1976_7;
wire n1982_6;
wire n1527_36;
wire n1535_36;
wire n1535_37;
wire n1535_38;
wire n1535_39;
wire n1535_40;
wire n1535_41;
wire n1535_42;
wire n1536_35;
wire n1536_36;
wire n1536_37;
wire n1536_38;
wire n1536_40;
wire n1536_41;
wire n1536_42;
wire n1537_35;
wire n1537_37;
wire n1537_38;
wire n1538_35;
wire n1538_36;
wire n1538_38;
wire n1538_39;
wire n1539_34;
wire n1539_35;
wire n1539_36;
wire n1539_37;
wire n1540_34;
wire n1541_33;
wire n1541_34;
wire n1542_33;
wire n1543_36;
wire n1543_37;
wire n1544_34;
wire n1544_35;
wire n1546_34;
wire n1546_35;
wire n1546_36;
wire n1547_35;
wire n1555_33;
wire n1555_34;
wire n1556_32;
wire n1556_33;
wire n1557_32;
wire n1557_33;
wire n1558_32;
wire n1558_33;
wire n1559_32;
wire n1559_33;
wire n1560_32;
wire n1560_33;
wire n1561_32;
wire n1561_33;
wire n1562_32;
wire n1562_33;
wire n1563_33;
wire ff_r34r35_sy_9_9;
wire ff_r34r35_sy_9_10;
wire ff_r38r39_dy_9_11;
wire ff_r38r39_dy_9_12;
wire ff_r38r39_dy_9_13;
wire ff_r38r39_dy_7_10;
wire ff_s8s9_sx_tmp_10_13;
wire ff_s8s9_sx_tmp_10_14;
wire ff_s8s9_sx_tmp_9_13;
wire ff_nx_tmp_9_14;
wire ff_vram_wdata_7_11;
wire ff_vram_wdata_7_12;
wire ff_vram_wdata_7_13;
wire ff_state_1_15;
wire ff_state_1_17;
wire ff_state_0_14;
wire n1788_19;
wire n1788_21;
wire n1574_31;
wire n1790_16;
wire n1790_18;
wire n1790_19;
wire n1789_15;
wire n1789_16;
wire n1789_17;
wire n1787_15;
wire n1787_17;
wire n1787_18;
wire ff_r44_clr_7_14;
wire n1535_43;
wire n1535_44;
wire n1535_45;
wire n1535_46;
wire n1535_47;
wire n1536_44;
wire n1536_45;
wire n1536_46;
wire n1536_47;
wire n1536_48;
wire n1536_49;
wire n1536_50;
wire n1536_51;
wire n1537_39;
wire n1538_40;
wire n1539_38;
wire n1539_39;
wire n1539_40;
wire n1539_41;
wire n1540_35;
wire n1541_35;
wire n1542_34;
wire ff_r34r35_sy_9_12;
wire ff_r34r35_sy_9_13;
wire ff_r34r35_sy_9_14;
wire ff_r38r39_dy_9_15;
wire ff_vram_wdata_7_14;
wire ff_vram_wdata_7_15;
wire ff_vram_wdata_7_16;
wire n1790_20;
wire n1790_21;
wire n1790_22;
wire n1789_18;
wire n1789_19;
wire n1789_20;
wire ff_r44_clr_7_16;
wire n1535_49;
wire n1535_50;
wire n1536_52;
wire n1536_53;
wire n1536_54;
wire n1536_55;
wire n1536_56;
wire n1536_57;
wire n1537_40;
wire n1538_41;
wire ff_r34r35_sy_9_15;
wire ff_r34r35_sy_9_16;
wire ff_r34r35_sy_9_17;
wire ff_r34r35_sy_9_18;
wire ff_r34r35_sy_9_19;
wire ff_r34r35_sy_9_20;
wire ff_vram_wdata_7_18;
wire ff_vram_wdata_7_19;
wire ff_vram_wdata_7_20;
wire ff_vram_wdata_7_21;
wire ff_vram_wdata_7_22;
wire ff_vram_wdata_7_23;
wire n1789_21;
wire n1535_51;
wire n1538_42;
wire ff_r34r35_sy_9_21;
wire ff_r34r35_sy_9_22;
wire ff_vram_wdata_7_24;
wire ff_vram_wdata_7_25;
wire ff_vram_wdata_7_26;
wire ff_vram_wdata_7_27;
wire ff_s8s9_sx_tmp_9_15;
wire n1536_60;
wire n1536_62;
wire n1538_44;
wire n1537_42;
wire ff_dx_tmp_9_14;
wire ff_s8s9_sx_tmp_10_17;
wire n1646_11;
wire ff_nx_tmp_9_16;
wire ff_s2_tr_11;
wire ff_vram_wr_req_10;
wire n1810_6;
wire n1809_6;
wire n1807_6;
wire n1806_7;
wire n1536_64;
wire n1535_53;
wire n1533_31;
wire ff_r46_cmr_7_9;
wire n1787_20;
wire ff_s2_tr_13;
wire ff_r38r39_dy_9_17;
wire n1555_37;
wire n172_6;
wire n189_8;
wire n191_8;
wire n192_9;
wire ff_nx_tmp_9_20;
wire n1790_24;
wire ff_s8s9_sx_tmp_10_19;
wire n1788_23;
wire ff_state_0_17;
wire n1540_37;
wire n1539_43;
wire n1538_46;
wire n1550_34;
wire n1548_35;
wire n1545_35;
wire n2632_7;
wire ff_r42r43_ny_9_15;
wire ff_vdpcmd_start_11;
wire ff_state_2_15;
wire ff_nx_tmp_9_22;
wire n312_6;
wire n315_9;
wire n316_9;
wire n318_10;
wire n196_11;
wire n1977_7;
wire n1547_37;
wire n1561_35;
wire n1558_35;
wire n1555_39;
wire \vdp_command_processor.ff_current_y_9_9 ;
wire ff_r44_clr_7_18;
wire ff_r38r39_dy_9_19;
wire ff_r42r43_ny_9_17;
wire ff_r34r35_sy_9_24;
wire ff_r44_clr_1_14;
wire ff_s2_tr_15;
wire ff_vdpcmd_start_13;
wire n1527_38;
wire n1778_8;
wire n1779_8;
wire n1780_8;
wire n1781_8;
wire n1782_8;
wire n1783_8;
wire n1784_8;
wire n1785_8;
wire n1852_5;
wire n1851_5;
wire n1850_5;
wire n1849_5;
wire n1848_5;
wire n1847_5;
wire n1846_5;
wire n1845_5;
wire n1844_5;
wire n1843_5;
wire n1833_6;
wire n1832_6;
wire n1831_6;
wire n1830_6;
wire n1829_6;
wire n1828_6;
wire n1827_6;
wire n1826_6;
wire n1825_6;
wire n1824_6;
wire n1813_6;
wire n650_10;
wire n3494_8;
wire \vdp_command_processor.ff_initializing_14 ;
wire ff_vdpcmd_start_15;
wire ff_vram_wdata_7_29;
wire ff_r44_clr_1_16;
wire n171_8;
wire ff_r45_mm;
wire ff_r45_eq;
wire ff_r45_dix;
wire ff_r45_diy;
wire ff_vdpcmd_start;
wire ff_vram_wr_req;
wire w_vdpcmd_vram_read_req;
wire ff_s2_tr;
wire ff_s2_ce;
wire \vdp_command_processor.ff_initializing ;
wire n725_1;
wire n725_2;
wire n724_1;
wire n724_2;
wire n723_1;
wire n723_2;
wire n722_1;
wire n722_2;
wire n721_1;
wire n721_2;
wire n720_1;
wire n720_2;
wire n719_1;
wire n719_2;
wire n718_1;
wire n718_2;
wire n717_1;
wire n717_2;
wire n716_1;
wire n716_2;
wire n715_1;
wire n715_0_COUT;
wire n966_1;
wire n966_2;
wire n965_1;
wire n965_2;
wire n964_1;
wire n964_2;
wire n963_1;
wire n963_2;
wire n962_1;
wire n962_2;
wire n961_1;
wire n961_2;
wire n960_1;
wire n960_2;
wire n959_1;
wire n959_2;
wire n958_1;
wire n958_2;
wire n957_1;
wire n957_0_COUT;
wire n977_1;
wire n977_2;
wire n976_1;
wire n976_2;
wire n975_1;
wire n975_2;
wire n974_1;
wire n974_2;
wire n973_1;
wire n973_2;
wire n972_1;
wire n972_2;
wire n971_1;
wire n971_2;
wire n970_1;
wire n970_2;
wire n969_1;
wire n969_2;
wire n968_1;
wire n968_0_COUT;
wire n1150_1;
wire n1150_2;
wire n1149_1;
wire n1149_2;
wire n1148_1;
wire n1148_2;
wire n1147_1;
wire n1147_2;
wire n1146_1;
wire n1146_2;
wire n1145_1;
wire n1145_2;
wire n1144_1;
wire n1144_2;
wire n1143_1;
wire n1143_2;
wire n1142_1;
wire n1142_2;
wire n1141_1;
wire n1141_0_COUT;
wire n1419_1;
wire n1419_2;
wire n1418_1;
wire n1418_2;
wire n1417_1;
wire n1417_2;
wire n1416_1;
wire n1416_2;
wire n1415_1;
wire n1415_2;
wire n1414_1;
wire n1414_2;
wire n1413_1;
wire n1413_2;
wire n1412_1;
wire n1412_2;
wire n1411_1;
wire n1411_2;
wire n1410_1;
wire n1410_0_COUT;
wire n954_2;
wire n954_3;
wire n953_2;
wire n953_3;
wire n952_2;
wire n952_3;
wire n951_2;
wire n951_3;
wire n950_2;
wire n950_3;
wire n949_2;
wire n949_3;
wire n948_2;
wire n948_3;
wire n947_2;
wire n947_3;
wire n946_2;
wire n946_3;
wire n945_2;
wire n945_3;
wire n944_2;
wire n944_0_COUT;
wire n702_1_SUM;
wire n702_3;
wire n703_1_SUM;
wire n703_3;
wire n704_1_SUM;
wire n704_3;
wire n705_1_SUM;
wire n705_3;
wire n706_1_SUM;
wire n706_3;
wire n707_1_SUM;
wire n707_3;
wire n708_1_SUM;
wire n708_3;
wire n709_1_SUM;
wire n709_3;
wire n1225_1_SUM;
wire n1225_3;
wire n1226_1_SUM;
wire n1226_3;
wire n1227_1_SUM;
wire n1227_3;
wire n1228_1_SUM;
wire n1228_3;
wire n1229_1_SUM;
wire n1229_3;
wire n1230_1_SUM;
wire n1230_3;
wire n1231_1_SUM;
wire n1231_3;
wire n1232_1_SUM;
wire n1232_3;
wire n1233_1_SUM;
wire n1233_3;
wire n1234_1_SUM;
wire n1234_3;
wire n305_9;
wire n306_9;
wire [3:0] ff_state;
wire [8:0] ff_r32r33_sx;
wire [9:0] ff_r34r35_sy;
wire [8:0] ff_r36r37_dx;
wire [9:0] ff_r38r39_dy;
wire [9:0] ff_r40r41_nx;
wire [9:0] ff_r42r43_ny;
wire [7:0] ff_r44_clr;
wire [7:4] w_current_vdp_command;
wire [3:0] ff_r46_cmr;
wire [10:0] ff_s8s9_sx_tmp;
wire [9:0] ff_dx_tmp;
wire [9:0] ff_nx_tmp;
wire [9:0] \vdp_command_processor.ff_nx_count ;
wire [10:0] \vdp_command_processor.ff_x_count_delta ;
wire [9:9] \vdp_command_processor.ff_y_count_delta ;
wire [7:3] \vdp_command_processor.ff_col_mask ;
wire [1:0] \vdp_command_processor.ff_read_x_low ;
wire [9:0] \vdp_command_processor.ff_current_y ;
wire [8:0] \vdp_command_processor.ff_current_x ;
wire [1:0] \vdp_command_processor.maxxmask ;
wire VCC;
wire GND;
  LUT4 n1331_s16 (
    .F(n1331_21),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[6]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1331_s16.INIT=16'h040F;
  LUT3 n305_s6 (
    .F(n305_6),
    .I0(w_vdpcmd_vram_rdata[7]),
    .I1(w_vdpcmd_vram_rdata[5]),
    .I2(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n305_s6.INIT=8'hCA;
  LUT3 n305_s7 (
    .F(n305_7),
    .I0(w_vdpcmd_vram_rdata[3]),
    .I1(w_vdpcmd_vram_rdata[1]),
    .I2(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n305_s7.INIT=8'hCA;
  LUT3 n306_s6 (
    .F(n306_6),
    .I0(w_vdpcmd_vram_rdata[6]),
    .I1(w_vdpcmd_vram_rdata[4]),
    .I2(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n306_s6.INIT=8'hCA;
  LUT3 n306_s7 (
    .F(n306_7),
    .I0(w_vdpcmd_vram_rdata[2]),
    .I1(w_vdpcmd_vram_rdata[0]),
    .I2(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n306_s7.INIT=8'hCA;
  LUT4 n172_s0 (
    .F(n172_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[8]),
    .I2(ff_r40r41_nx[9]),
    .I3(n172_6) 
);
defparam n172_s0.INIT=16'hF888;
  LUT4 n173_s0 (
    .F(n173_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[7]),
    .I2(ff_r40r41_nx[8]),
    .I3(n172_6) 
);
defparam n173_s0.INIT=16'hF888;
  LUT4 n174_s0 (
    .F(n174_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[6]),
    .I2(ff_r40r41_nx[7]),
    .I3(n172_6) 
);
defparam n174_s0.INIT=16'hF888;
  LUT4 n175_s0 (
    .F(n175_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[5]),
    .I2(ff_r40r41_nx[6]),
    .I3(n172_6) 
);
defparam n175_s0.INIT=16'hF888;
  LUT4 n176_s0 (
    .F(n176_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[4]),
    .I2(ff_r40r41_nx[5]),
    .I3(n172_6) 
);
defparam n176_s0.INIT=16'hF888;
  LUT4 n177_s0 (
    .F(n177_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[3]),
    .I2(ff_r40r41_nx[4]),
    .I3(n172_6) 
);
defparam n177_s0.INIT=16'hF888;
  LUT4 n178_s0 (
    .F(n178_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[2]),
    .I2(ff_r40r41_nx[3]),
    .I3(n172_6) 
);
defparam n178_s0.INIT=16'hF888;
  LUT4 n179_s0 (
    .F(n179_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[1]),
    .I2(ff_r40r41_nx[2]),
    .I3(n172_6) 
);
defparam n179_s0.INIT=16'hF888;
  LUT4 n180_s0 (
    .F(n180_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[0]),
    .I2(ff_r40r41_nx[1]),
    .I3(n172_6) 
);
defparam n180_s0.INIT=16'hF888;
  LUT4 n190_s0 (
    .F(n190_3),
    .I0(n190_4),
    .I1(n227_7),
    .I2(ff_r45_dix),
    .I3(n190_5) 
);
defparam n190_s0.INIT=16'hBAF0;
  LUT3 n215_s0 (
    .F(n215_3),
    .I0(\vdp_command_processor.ff_x_count_delta [10]),
    .I1(ff_r45_dix),
    .I2(w_vdp_enable) 
);
defparam n215_s0.INIT=8'hCA;
  LUT3 n216_s0 (
    .F(n216_3),
    .I0(\vdp_command_processor.ff_x_count_delta [2]),
    .I1(n189_8),
    .I2(w_vdp_enable) 
);
defparam n216_s0.INIT=8'hCA;
  LUT3 n217_s0 (
    .F(n217_3),
    .I0(\vdp_command_processor.ff_x_count_delta [1]),
    .I1(n190_3),
    .I2(w_vdp_enable) 
);
defparam n217_s0.INIT=8'hCA;
  LUT3 n218_s0 (
    .F(n218_3),
    .I0(\vdp_command_processor.ff_x_count_delta [0]),
    .I1(n191_8),
    .I2(w_vdp_enable) 
);
defparam n218_s0.INIT=8'hCA;
  LUT3 n246_s0 (
    .F(n246_3),
    .I0(\vdp_command_processor.ff_y_count_delta [9]),
    .I1(ff_r45_diy),
    .I2(w_vdp_enable) 
);
defparam n246_s0.INIT=8'hCA;
  LUT4 n311_s0 (
    .F(n311_3),
    .I0(n227_7),
    .I1(w_vdpcmd_vram_rdata[3]),
    .I2(w_vdpcmd_vram_rdata[7]),
    .I3(n311_4) 
);
defparam n311_s0.INIT=16'hF044;
  LUT4 n312_s0 (
    .F(n312_3),
    .I0(reg_r0_disp_mode[1]),
    .I1(w_vdpcmd_vram_rdata[6]),
    .I2(w_vdpcmd_vram_rdata[2]),
    .I3(n312_6) 
);
defparam n312_s0.INIT=16'h88F0;
  LUT4 n313_s0 (
    .F(n313_3),
    .I0(n313_4),
    .I1(w_vdpcmd_vram_rdata[1]),
    .I2(n313_5),
    .I3(n313_6) 
);
defparam n313_s0.INIT=16'hCACC;
  LUT4 n314_s0 (
    .F(n314_3),
    .I0(n314_4),
    .I1(w_vdpcmd_vram_rdata[0]),
    .I2(n313_5),
    .I3(n313_6) 
);
defparam n314_s0.INIT=16'hCACC;
  LUT4 n1804_s0 (
    .F(n1804_3),
    .I0(w_vdpcmd_reg_data[1]),
    .I1(n1804_4),
    .I2(ff_r42r43_ny[9]),
    .I3(n3494_4) 
);
defparam n1804_s0.INIT=16'h3CAA;
  LUT4 n1805_s0 (
    .F(n1805_3),
    .I0(w_vdpcmd_reg_data[0]),
    .I1(n1805_4),
    .I2(ff_r42r43_ny[8]),
    .I3(n3494_4) 
);
defparam n1805_s0.INIT=16'h3CAA;
  LUT4 n1806_s0 (
    .F(n1806_3),
    .I0(w_vdpcmd_reg_data[7]),
    .I1(ff_r42r43_ny[7]),
    .I2(n1806_7),
    .I3(n3494_4) 
);
defparam n1806_s0.INIT=16'h3CAA;
  LUT4 n1807_s0 (
    .F(n1807_3),
    .I0(w_vdpcmd_reg_data[6]),
    .I1(n1807_6),
    .I2(ff_r42r43_ny[6]),
    .I3(n3494_4) 
);
defparam n1807_s0.INIT=16'h3CAA;
  LUT4 n1808_s0 (
    .F(n1808_3),
    .I0(w_vdpcmd_reg_data[5]),
    .I1(n1808_4),
    .I2(ff_r42r43_ny[5]),
    .I3(n3494_4) 
);
defparam n1808_s0.INIT=16'h3CAA;
  LUT4 n1809_s0 (
    .F(n1809_3),
    .I0(w_vdpcmd_reg_data[4]),
    .I1(n1809_6),
    .I2(ff_r42r43_ny[4]),
    .I3(n3494_4) 
);
defparam n1809_s0.INIT=16'h3CAA;
  LUT4 n1810_s0 (
    .F(n1810_3),
    .I0(w_vdpcmd_reg_data[3]),
    .I1(n1810_6),
    .I2(ff_r42r43_ny[3]),
    .I3(n3494_4) 
);
defparam n1810_s0.INIT=16'h3CAA;
  LUT4 n1811_s0 (
    .F(n1811_3),
    .I0(w_vdpcmd_reg_data[2]),
    .I1(ff_r42r43_ny[2]),
    .I2(n1811_4),
    .I3(n3494_4) 
);
defparam n1811_s0.INIT=16'h3CAA;
  LUT4 n1812_s0 (
    .F(n1812_3),
    .I0(w_vdpcmd_reg_data[1]),
    .I1(ff_r42r43_ny[0]),
    .I2(ff_r42r43_ny[1]),
    .I3(n3494_4) 
);
defparam n1812_s0.INIT=16'hC3AA;
  LUT4 n1967_s0 (
    .F(n1967_3),
    .I0(n1584_23),
    .I1(n1585_22),
    .I2(n1967_4),
    .I3(n1967_5) 
);
defparam n1967_s0.INIT=16'hCFA0;
  LUT4 n1969_s0 (
    .F(n1969_3),
    .I0(n1586_22),
    .I1(n1587_22),
    .I2(n1967_4),
    .I3(n1969_4) 
);
defparam n1969_s0.INIT=16'hCFA0;
  LUT4 n1970_s0 (
    .F(n1970_3),
    .I0(n1587_22),
    .I1(n1588_22),
    .I2(n1967_4),
    .I3(n1970_4) 
);
defparam n1970_s0.INIT=16'hCFA0;
  LUT4 n1971_s0 (
    .F(n1971_3),
    .I0(n1588_22),
    .I1(n1589_22),
    .I2(n1967_4),
    .I3(n1971_4) 
);
defparam n1971_s0.INIT=16'hCFA0;
  LUT4 n1972_s0 (
    .F(n1972_3),
    .I0(n1589_22),
    .I1(n1590_22),
    .I2(n1967_4),
    .I3(n1972_4) 
);
defparam n1972_s0.INIT=16'hCFA0;
  LUT4 n1973_s0 (
    .F(n1973_3),
    .I0(n1590_22),
    .I1(n1591_22),
    .I2(n1967_4),
    .I3(n1973_4) 
);
defparam n1973_s0.INIT=16'hCFA0;
  LUT4 n1974_s0 (
    .F(n1974_3),
    .I0(n1591_22),
    .I1(n1592_22),
    .I2(n1967_4),
    .I3(n1974_4) 
);
defparam n1974_s0.INIT=16'hCFA0;
  LUT4 n1975_s0 (
    .F(n1975_3),
    .I0(n1593_22),
    .I1(n1592_22),
    .I2(n1967_4),
    .I3(n1975_4) 
);
defparam n1975_s0.INIT=16'hCFA0;
  LUT3 n1976_s0 (
    .F(n1976_3),
    .I0(n1976_4),
    .I1(n1976_5),
    .I2(n1976_9) 
);
defparam n1976_s0.INIT=8'h5C;
  LUT3 n1978_s0 (
    .F(n1978_3),
    .I0(n190_4),
    .I1(n1978_4),
    .I2(n1978_5) 
);
defparam n1978_s0.INIT=8'h2F;
  LUT3 n1979_s0 (
    .F(n1979_3),
    .I0(n190_4),
    .I1(n1979_4),
    .I2(n1979_5) 
);
defparam n1979_s0.INIT=8'h2F;
  LUT3 n1980_s0 (
    .F(n1980_3),
    .I0(n190_4),
    .I1(n1980_4),
    .I2(n1980_5) 
);
defparam n1980_s0.INIT=8'h2F;
  LUT3 n1981_s0 (
    .F(n1981_3),
    .I0(n190_4),
    .I1(n1981_4),
    .I2(n1981_5) 
);
defparam n1981_s0.INIT=8'h2F;
  LUT3 n1982_s0 (
    .F(n1982_3),
    .I0(n1982_4),
    .I1(n190_4),
    .I2(n1982_5) 
);
defparam n1982_s0.INIT=8'h4F;
  LUT4 n1983_s0 (
    .F(n1983_3),
    .I0(n1982_4),
    .I1(n227_7),
    .I2(n1983_4),
    .I3(n1983_5) 
);
defparam n1983_s0.INIT=16'hFFF4;
  LUT4 n1527_s29 (
    .F(n1527_33),
    .I0(n1527_38),
    .I1(n315_9),
    .I2(n1527_35),
    .I3(n1778_8) 
);
defparam n1527_s29.INIT=16'h8F88;
  LUT4 n1528_s24 (
    .F(n1528_28),
    .I0(n1527_38),
    .I1(n316_9),
    .I2(n1527_35),
    .I3(n1779_8) 
);
defparam n1528_s24.INIT=16'h8F88;
  LUT4 n1529_s24 (
    .F(n1529_28),
    .I0(n1527_38),
    .I1(n317_7),
    .I2(n1527_35),
    .I3(n1780_8) 
);
defparam n1529_s24.INIT=16'h8F88;
  LUT4 n1530_s24 (
    .F(n1530_28),
    .I0(n1527_38),
    .I1(n318_10),
    .I2(n1527_35),
    .I3(n1781_8) 
);
defparam n1530_s24.INIT=16'h8F88;
  LUT4 n1531_s24 (
    .F(n1531_28),
    .I0(n1531_29),
    .I1(n1782_8),
    .I2(n311_3),
    .I3(n1527_38) 
);
defparam n1531_s24.INIT=16'hF444;
  LUT4 n1532_s24 (
    .F(n1532_28),
    .I0(n1531_29),
    .I1(n1783_8),
    .I2(n312_3),
    .I3(n1527_38) 
);
defparam n1532_s24.INIT=16'hF444;
  LUT4 n1533_s24 (
    .F(n1533_28),
    .I0(n1533_31),
    .I1(n1784_8),
    .I2(n313_3),
    .I3(n1527_38) 
);
defparam n1533_s24.INIT=16'hF444;
  LUT4 n1534_s24 (
    .F(n1534_28),
    .I0(n1533_31),
    .I1(n1785_8),
    .I2(n314_3),
    .I3(n1527_38) 
);
defparam n1534_s24.INIT=16'hF444;
  LUT4 n1535_s28 (
    .F(n1535_32),
    .I0(n227_7),
    .I1(n1535_33),
    .I2(n1535_34),
    .I3(n1535_35) 
);
defparam n1535_s28.INIT=16'h70FF;
  LUT4 n1536_s26 (
    .F(n1536_30),
    .I0(n1536_31),
    .I1(n1536_32),
    .I2(n1536_33),
    .I3(n1536_34) 
);
defparam n1536_s26.INIT=16'h10FF;
  LUT4 n1537_s26 (
    .F(n1537_30),
    .I0(n1537_31),
    .I1(n1537_32),
    .I2(n1537_33),
    .I3(n1537_34) 
);
defparam n1537_s26.INIT=16'h40FF;
  LUT4 n1538_s26 (
    .F(n1538_30),
    .I0(n1538_31),
    .I1(n1538_32),
    .I2(n1538_46),
    .I3(n1538_34) 
);
defparam n1538_s26.INIT=16'h10FF;
  LUT4 n1539_s26 (
    .F(n1539_30),
    .I0(n312_6),
    .I1(n1539_31),
    .I2(n1539_43),
    .I3(n1539_33) 
);
defparam n1539_s26.INIT=16'h70FF;
  LUT4 n1540_s26 (
    .F(n1540_30),
    .I0(n312_6),
    .I1(n1540_31),
    .I2(n1540_37),
    .I3(n1540_33) 
);
defparam n1540_s26.INIT=16'h70FF;
  LUT4 n1541_s26 (
    .F(n1541_30),
    .I0(n1541_31),
    .I1(ff_state[3]),
    .I2(n1541_32),
    .I3(ff_state[2]) 
);
defparam n1541_s26.INIT=16'hF007;
  LUT4 n1542_s26 (
    .F(n1542_30),
    .I0(n1542_31),
    .I1(n1542_32),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1542_s26.INIT=16'hC5CC;
  LUT4 n1543_s26 (
    .F(n1543_32),
    .I0(n1543_33),
    .I1(n1543_34),
    .I2(ff_state[3]),
    .I3(n1543_35) 
);
defparam n1543_s26.INIT=16'h3ACC;
  LUT4 n1544_s24 (
    .F(n1544_30),
    .I0(n1544_31),
    .I1(ff_nx_tmp[8]),
    .I2(n1544_32),
    .I3(n1544_33) 
);
defparam n1544_s24.INIT=16'hAAC3;
  LUT4 n1545_s24 (
    .F(n1545_30),
    .I0(ff_state[3]),
    .I1(n1545_31),
    .I2(n1545_32),
    .I3(n1545_35) 
);
defparam n1545_s24.INIT=16'h00F4;
  LUT4 n1546_s24 (
    .F(n1546_30),
    .I0(n1546_31),
    .I1(n1546_32),
    .I2(n1546_33),
    .I3(n1544_33) 
);
defparam n1546_s24.INIT=16'h110F;
  LUT4 n1547_s24 (
    .F(n1547_30),
    .I0(n1547_31),
    .I1(n1547_32),
    .I2(n1547_33),
    .I3(n1543_35) 
);
defparam n1547_s24.INIT=16'hEE0F;
  LUT4 n1548_s24 (
    .F(n1548_30),
    .I0(ff_state[3]),
    .I1(n1548_31),
    .I2(n1548_32),
    .I3(n1548_35) 
);
defparam n1548_s24.INIT=16'h00F4;
  LUT4 n1549_s24 (
    .F(n1549_30),
    .I0(n1549_31),
    .I1(ff_nx_tmp[3]),
    .I2(n1549_32),
    .I3(n1544_33) 
);
defparam n1549_s24.INIT=16'hAAC3;
  LUT4 n1550_s24 (
    .F(n1550_30),
    .I0(n1550_31),
    .I1(ff_nx_tmp[2]),
    .I2(n1550_34),
    .I3(n1544_33) 
);
defparam n1550_s24.INIT=16'hAAC3;
  LUT4 n1551_s24 (
    .F(n1551_30),
    .I0(n1551_31),
    .I1(n1551_32),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1551_s24.INIT=16'h3CCA;
  LUT4 n1552_s25 (
    .F(n1552_31),
    .I0(n1546_31),
    .I1(n1552_32),
    .I2(ff_nx_tmp[0]),
    .I3(n1544_33) 
);
defparam n1552_s25.INIT=16'h110F;
  LUT4 n1553_s30 (
    .F(n1553_40),
    .I0(n944_2),
    .I1(n715_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1553_s30.INIT=16'h0AC0;
  LUT4 n1554_s28 (
    .F(n1554_34),
    .I0(n716_1),
    .I1(n1554_35),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1554_s28.INIT=16'hCA30;
  LUT4 n1555_s26 (
    .F(n1555_30),
    .I0(n1555_39),
    .I1(n946_2),
    .I2(ff_state[2]),
    .I3(n1555_32) 
);
defparam n1555_s26.INIT=16'h05FC;
  LUT4 n1556_s25 (
    .F(n1556_29),
    .I0(n1556_30),
    .I1(n947_2),
    .I2(ff_state[2]),
    .I3(n1556_31) 
);
defparam n1556_s25.INIT=16'h05FC;
  LUT4 n1557_s25 (
    .F(n1557_29),
    .I0(n948_2),
    .I1(n1557_30),
    .I2(ff_state[2]),
    .I3(n1557_31) 
);
defparam n1557_s25.INIT=16'h0AF3;
  LUT4 n1558_s25 (
    .F(n1558_29),
    .I0(n949_2),
    .I1(n1558_35),
    .I2(ff_state[2]),
    .I3(n1558_31) 
);
defparam n1558_s25.INIT=16'h0AF3;
  LUT4 n1559_s25 (
    .F(n1559_29),
    .I0(n950_2),
    .I1(n1559_30),
    .I2(ff_state[2]),
    .I3(n1559_31) 
);
defparam n1559_s25.INIT=16'h0AF3;
  LUT4 n1560_s25 (
    .F(n1560_29),
    .I0(n951_2),
    .I1(n1560_30),
    .I2(ff_state[2]),
    .I3(n1560_31) 
);
defparam n1560_s25.INIT=16'h0AF3;
  LUT4 n1561_s25 (
    .F(n1561_29),
    .I0(n952_2),
    .I1(n1561_35),
    .I2(ff_state[2]),
    .I3(n1561_31) 
);
defparam n1561_s25.INIT=16'h0AF3;
  LUT4 n1562_s25 (
    .F(n1562_29),
    .I0(n953_2),
    .I1(n1562_30),
    .I2(ff_state[2]),
    .I3(n1562_31) 
);
defparam n1562_s25.INIT=16'h0AF3;
  LUT4 n1563_s26 (
    .F(n1563_30),
    .I0(n954_2),
    .I1(n1563_31),
    .I2(ff_state[2]),
    .I3(n1563_32) 
);
defparam n1563_s26.INIT=16'h0AF3;
  LUT3 n1575_s21 (
    .F(n1575_25),
    .I0(ff_r36r37_dx[8]),
    .I1(n1575_26),
    .I2(ff_state[3]) 
);
defparam n1575_s21.INIT=8'hCA;
  LUT3 n1576_s21 (
    .F(n1576_25),
    .I0(ff_r36r37_dx[7]),
    .I1(n1576_26),
    .I2(ff_state[3]) 
);
defparam n1576_s21.INIT=8'hCA;
  LUT3 n1577_s21 (
    .F(n1577_25),
    .I0(ff_r36r37_dx[6]),
    .I1(n1577_26),
    .I2(ff_state[3]) 
);
defparam n1577_s21.INIT=8'hCA;
  LUT3 n1578_s21 (
    .F(n1578_25),
    .I0(ff_r36r37_dx[5]),
    .I1(n1578_26),
    .I2(ff_state[3]) 
);
defparam n1578_s21.INIT=8'hCA;
  LUT3 n1579_s21 (
    .F(n1579_25),
    .I0(ff_r36r37_dx[4]),
    .I1(n1579_26),
    .I2(ff_state[3]) 
);
defparam n1579_s21.INIT=8'hCA;
  LUT3 n1580_s21 (
    .F(n1580_25),
    .I0(ff_r36r37_dx[3]),
    .I1(n1580_26),
    .I2(ff_state[3]) 
);
defparam n1580_s21.INIT=8'hCA;
  LUT3 n1581_s21 (
    .F(n1581_25),
    .I0(ff_r36r37_dx[2]),
    .I1(n1581_26),
    .I2(ff_state[3]) 
);
defparam n1581_s21.INIT=8'hCA;
  LUT3 n1582_s21 (
    .F(n1582_25),
    .I0(ff_r36r37_dx[1]),
    .I1(n1582_26),
    .I2(ff_state[3]) 
);
defparam n1582_s21.INIT=8'hCA;
  LUT3 n1583_s21 (
    .F(n1583_25),
    .I0(ff_r36r37_dx[0]),
    .I1(n1583_26),
    .I2(ff_state[3]) 
);
defparam n1583_s21.INIT=8'hCA;
  LUT3 n1584_s19 (
    .F(n1584_23),
    .I0(ff_r34r35_sy[9]),
    .I1(ff_r38r39_dy[9]),
    .I2(ff_state[3]) 
);
defparam n1584_s19.INIT=8'hCA;
  LUT3 n1585_s18 (
    .F(n1585_22),
    .I0(ff_r34r35_sy[8]),
    .I1(ff_r38r39_dy[8]),
    .I2(ff_state[3]) 
);
defparam n1585_s18.INIT=8'hCA;
  LUT3 n1586_s18 (
    .F(n1586_22),
    .I0(ff_r34r35_sy[7]),
    .I1(ff_r38r39_dy[7]),
    .I2(ff_state[3]) 
);
defparam n1586_s18.INIT=8'hCA;
  LUT3 n1587_s18 (
    .F(n1587_22),
    .I0(ff_r34r35_sy[6]),
    .I1(ff_r38r39_dy[6]),
    .I2(ff_state[3]) 
);
defparam n1587_s18.INIT=8'hCA;
  LUT3 n1588_s18 (
    .F(n1588_22),
    .I0(ff_r34r35_sy[5]),
    .I1(ff_r38r39_dy[5]),
    .I2(ff_state[3]) 
);
defparam n1588_s18.INIT=8'hCA;
  LUT3 n1589_s18 (
    .F(n1589_22),
    .I0(ff_r34r35_sy[4]),
    .I1(ff_r38r39_dy[4]),
    .I2(ff_state[3]) 
);
defparam n1589_s18.INIT=8'hCA;
  LUT3 n1590_s18 (
    .F(n1590_22),
    .I0(ff_r34r35_sy[3]),
    .I1(ff_r38r39_dy[3]),
    .I2(ff_state[3]) 
);
defparam n1590_s18.INIT=8'hCA;
  LUT3 n1591_s18 (
    .F(n1591_22),
    .I0(ff_r34r35_sy[2]),
    .I1(ff_r38r39_dy[2]),
    .I2(ff_state[3]) 
);
defparam n1591_s18.INIT=8'hCA;
  LUT3 n1592_s18 (
    .F(n1592_22),
    .I0(ff_r34r35_sy[1]),
    .I1(ff_r38r39_dy[1]),
    .I2(ff_state[3]) 
);
defparam n1592_s18.INIT=8'hCA;
  LUT3 n1593_s18 (
    .F(n1593_22),
    .I0(ff_r34r35_sy[0]),
    .I1(ff_r38r39_dy[0]),
    .I2(ff_state[3]) 
);
defparam n1593_s18.INIT=8'hCA;
  LUT3 n1594_s18 (
    .F(n1594_22),
    .I0(ff_s8s9_sx_tmp[8]),
    .I1(ff_dx_tmp[8]),
    .I2(ff_state[3]) 
);
defparam n1594_s18.INIT=8'hCA;
  LUT3 n1595_s18 (
    .F(n1595_22),
    .I0(ff_s8s9_sx_tmp[7]),
    .I1(ff_dx_tmp[7]),
    .I2(ff_state[3]) 
);
defparam n1595_s18.INIT=8'hCA;
  LUT3 n1596_s18 (
    .F(n1596_22),
    .I0(ff_s8s9_sx_tmp[6]),
    .I1(ff_dx_tmp[6]),
    .I2(ff_state[3]) 
);
defparam n1596_s18.INIT=8'hCA;
  LUT3 n1597_s18 (
    .F(n1597_22),
    .I0(ff_s8s9_sx_tmp[5]),
    .I1(ff_dx_tmp[5]),
    .I2(ff_state[3]) 
);
defparam n1597_s18.INIT=8'hCA;
  LUT3 n1598_s18 (
    .F(n1598_22),
    .I0(ff_s8s9_sx_tmp[4]),
    .I1(ff_dx_tmp[4]),
    .I2(ff_state[3]) 
);
defparam n1598_s18.INIT=8'hCA;
  LUT3 n1599_s18 (
    .F(n1599_22),
    .I0(ff_s8s9_sx_tmp[3]),
    .I1(ff_dx_tmp[3]),
    .I2(ff_state[3]) 
);
defparam n1599_s18.INIT=8'hCA;
  LUT3 n1600_s18 (
    .F(n1600_22),
    .I0(ff_s8s9_sx_tmp[2]),
    .I1(ff_dx_tmp[2]),
    .I2(ff_state[3]) 
);
defparam n1600_s18.INIT=8'hCA;
  LUT3 n1601_s18 (
    .F(n1601_22),
    .I0(ff_s8s9_sx_tmp[1]),
    .I1(ff_dx_tmp[1]),
    .I2(ff_state[3]) 
);
defparam n1601_s18.INIT=8'hCA;
  LUT3 n1602_s18 (
    .F(n1602_22),
    .I0(ff_s8s9_sx_tmp[0]),
    .I1(ff_dx_tmp[0]),
    .I2(ff_state[3]) 
);
defparam n1602_s18.INIT=8'hCA;
  LUT3 n2255_s1 (
    .F(n2255_4),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(n2255_5) 
);
defparam n2255_s1.INIT=8'h80;
  LUT3 n2278_s1 (
    .F(n2278_4),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(n2255_5) 
);
defparam n2278_s1.INIT=8'h40;
  LUT4 n2280_s1 (
    .F(n2280_4),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(n3494_8),
    .I3(n2280_5) 
);
defparam n2280_s1.INIT=16'h4000;
  LUT3 n2298_s1 (
    .F(n2298_4),
    .I0(w_vdpcmd_reg_num[3]),
    .I1(w_vdpcmd_reg_num[2]),
    .I2(n2255_5) 
);
defparam n2298_s1.INIT=8'h40;
  LUT4 n2299_s1 (
    .F(n2299_4),
    .I0(w_vdpcmd_reg_num[3]),
    .I1(w_vdpcmd_reg_num[2]),
    .I2(n3494_8),
    .I3(n2280_5) 
);
defparam n2299_s1.INIT=16'h4000;
  LUT3 n2317_s1 (
    .F(n2317_4),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(n2255_5) 
);
defparam n2317_s1.INIT=8'h10;
  LUT4 n2318_s1 (
    .F(n2318_4),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(n3494_8),
    .I3(n2280_5) 
);
defparam n2318_s1.INIT=16'h1000;
  LUT2 \vdp_command_processor.maxxmask_1_s2  (
    .F(\vdp_command_processor.maxxmask_1_6 ),
    .I0(slot_reset_n_d),
    .I1(w_vdp_enable) 
);
defparam \vdp_command_processor.maxxmask_1_s2 .INIT=4'h8;
  LUT3 ff_r34r35_sy_9_s2 (
    .F(ff_r34r35_sy_9_6),
    .I0(ff_r34r35_sy_9_7),
    .I1(ff_r34r35_sy_9_8),
    .I2(w_vdp_enable) 
);
defparam ff_r34r35_sy_9_s2.INIT=8'hE0;
  LUT3 ff_r34r35_sy_7_s2 (
    .F(ff_r34r35_sy_7_6),
    .I0(ff_r34r35_sy_9_7),
    .I1(ff_r34r35_sy_7_7),
    .I2(w_vdp_enable) 
);
defparam ff_r34r35_sy_7_s2.INIT=8'hE0;
  LUT4 ff_r42r43_ny_9_s2 (
    .F(ff_r42r43_ny_9_6),
    .I0(ff_r42r43_ny_9_7),
    .I1(ff_r42r43_ny_9_8),
    .I2(ff_r42r43_ny_9_9),
    .I3(w_vdp_enable) 
);
defparam ff_r42r43_ny_9_s2.INIT=16'hF800;
  LUT4 ff_r42r43_ny_7_s2 (
    .F(ff_r42r43_ny_7_6),
    .I0(ff_r42r43_ny_9_7),
    .I1(ff_r42r43_ny_9_8),
    .I2(ff_r42r43_ny_7_7),
    .I3(w_vdp_enable) 
);
defparam ff_r42r43_ny_7_s2.INIT=16'hF800;
  LUT3 ff_r46_cmr_7_s3 (
    .F(ff_r46_cmr_7_5),
    .I0(ff_r46_cmr_7_6),
    .I1(ff_r46_cmr_7_9),
    .I2(w_vdp_enable) 
);
defparam ff_r46_cmr_7_s3.INIT=8'hE0;
  LUT4 ff_vdpcmd_start_s2 (
    .F(ff_vdpcmd_start_6),
    .I0(ff_vdpcmd_start_13),
    .I1(ff_vdpcmd_start_15),
    .I2(ff_r46_cmr_7_6),
    .I3(w_vdp_enable) 
);
defparam ff_vdpcmd_start_s2.INIT=16'hF800;
  LUT4 ff_vram_rd_req_s4 (
    .F(ff_vram_rd_req_7),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n1543_35),
    .I3(ff_vram_wr_req_7) 
);
defparam ff_vram_rd_req_s4.INIT=16'h0100;
  LUT4 ff_s2_ce_s4 (
    .F(ff_s2_ce_8),
    .I0(ff_s2_ce_9),
    .I1(ff_s2_ce_10),
    .I2(ff_vdpcmd_start_15),
    .I3(ff_vram_wr_req_7) 
);
defparam ff_s2_ce_s4.INIT=16'hF800;
  LUT4 ff_s2_tr_s2 (
    .F(ff_s2_tr_6),
    .I0(ff_s2_tr_11),
    .I1(ff_s2_tr_15),
    .I2(n1646_8),
    .I3(w_vdp_enable) 
);
defparam ff_s2_tr_s2.INIT=16'h8F00;
  LUT4 ff_r38r39_dy_9_s3 (
    .F(ff_r38r39_dy_9_8),
    .I0(ff_r42r43_ny_9_8),
    .I1(ff_r38r39_dy_9_17),
    .I2(ff_s2_tr_15),
    .I3(ff_r38r39_dy_9_10) 
);
defparam ff_r38r39_dy_9_s3.INIT=16'h8F00;
  LUT4 ff_r38r39_dy_7_s3 (
    .F(ff_r38r39_dy_7_8),
    .I0(ff_r42r43_ny_9_8),
    .I1(ff_r38r39_dy_9_17),
    .I2(ff_s2_tr_15),
    .I3(ff_r38r39_dy_7_9) 
);
defparam ff_r38r39_dy_7_s3.INIT=16'h8F00;
  LUT4 ff_s8s9_sx_tmp_10_s5 (
    .F(ff_s8s9_sx_tmp_10_10),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_s2_ce_10),
    .I3(ff_s8s9_sx_tmp_10_11) 
);
defparam ff_s8s9_sx_tmp_10_s5.INIT=16'h1F00;
  LUT4 ff_s8s9_sx_tmp_9_s5 (
    .F(ff_s8s9_sx_tmp_9_10),
    .I0(ff_s8s9_sx_tmp_9_11),
    .I1(n1544_33),
    .I2(ff_s8s9_sx_tmp_9_15),
    .I3(ff_s8s9_sx_tmp_10_11) 
);
defparam ff_s8s9_sx_tmp_9_s5.INIT=16'h0700;
  LUT4 ff_dx_tmp_9_s5 (
    .F(ff_dx_tmp_9_10),
    .I0(ff_s8s9_sx_tmp_9_11),
    .I1(\vdp_command_processor.ff_initializing_8 ),
    .I2(ff_dx_tmp_9_11),
    .I3(ff_vram_wr_req_7) 
);
defparam ff_dx_tmp_9_s5.INIT=16'h4F00;
  LUT4 ff_vram_wdata_7_s5 (
    .F(ff_vram_wdata_7_8),
    .I0(ff_s2_tr),
    .I1(ff_vram_wr_req_8),
    .I2(ff_vram_wdata_7_9),
    .I3(ff_vram_wdata_7_10) 
);
defparam ff_vram_wdata_7_s5.INIT=16'h4F00;
  LUT3 ff_state_1_s6 (
    .F(ff_state_3_10),
    .I0(ff_state_1_12),
    .I1(ff_state_1_13),
    .I2(ff_state_1_14) 
);
defparam ff_state_1_s6.INIT=8'h10;
  LUT3 ff_state_0_s7 (
    .F(ff_state_0_12),
    .I0(ff_state_1_13),
    .I1(ff_state_0_17),
    .I2(ff_state_1_14) 
);
defparam ff_state_0_s7.INIT=8'h10;
  LUT4 ff_state_2_s8 (
    .F(ff_state_2_12),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state_2_15),
    .I3(ff_state_0_12) 
);
defparam ff_state_2_s8.INIT=16'hEF00;
  LUT4 n1788_s11 (
    .F(n1788_16),
    .I0(n1788_17),
    .I1(ff_nx_tmp_9_22),
    .I2(n1788_18),
    .I3(n3494_4) 
);
defparam n1788_s11.INIT=16'h4F00;
  LUT4 n1574_s23 (
    .F(n1574_29),
    .I0(n957_1),
    .I1(ff_dx_tmp[9]),
    .I2(n1574_30),
    .I3(ff_state[3]) 
);
defparam n1574_s23.INIT=16'hCA00;
  LUT4 w_current_vdp_command_c_7_s0 (
    .F(w_current_vdp_command_c[7]),
    .I0(n1778_8),
    .I1(w_current_vdp_command[7]),
    .I2(ff_r46_cmr_7_5),
    .I3(slot_reset_n_d) 
);
defparam w_current_vdp_command_c_7_s0.INIT=16'hAC00;
  LUT4 w_current_vdp_command_c_6_s0 (
    .F(w_current_vdp_command_c[6]),
    .I0(n1779_8),
    .I1(w_current_vdp_command[6]),
    .I2(ff_r46_cmr_7_5),
    .I3(slot_reset_n_d) 
);
defparam w_current_vdp_command_c_6_s0.INIT=16'hAC00;
  LUT4 w_current_vdp_command_c_5_s0 (
    .F(w_current_vdp_command_c[5]),
    .I0(n1780_8),
    .I1(w_current_vdp_command[5]),
    .I2(ff_r46_cmr_7_5),
    .I3(slot_reset_n_d) 
);
defparam w_current_vdp_command_c_5_s0.INIT=16'hAC00;
  LUT4 w_current_vdp_command_c_4_s0 (
    .F(w_current_vdp_command_c[4]),
    .I0(n1781_8),
    .I1(w_current_vdp_command[4]),
    .I2(ff_r46_cmr_7_5),
    .I3(slot_reset_n_d) 
);
defparam w_current_vdp_command_c_4_s0.INIT=16'hAC00;
  LUT2 n1518_s21 (
    .F(n1518_27),
    .I0(ff_state[3]),
    .I1(ff_vdpcmd_start) 
);
defparam n1518_s21.INIT=4'h4;
  LUT4 n1790_s7 (
    .F(n1790_12),
    .I0(n1790_13),
    .I1(n1790_14),
    .I2(n1790_15),
    .I3(n3494_4) 
);
defparam n1790_s7.INIT=16'hEF00;
  LUT4 n1789_s6 (
    .F(n1789_11),
    .I0(n1789_12),
    .I1(n1789_13),
    .I2(n1789_14),
    .I3(n3494_4) 
);
defparam n1789_s6.INIT=16'h4F00;
  LUT4 n1787_s6 (
    .F(n1787_11),
    .I0(n1787_12),
    .I1(n1787_13),
    .I2(n3494_4),
    .I3(n1787_14) 
);
defparam n1787_s6.INIT=16'hB000;
  LUT4 n1786_s1 (
    .F(n1786_6),
    .I0(w_vdp_mode_is_highres),
    .I1(n1786_7),
    .I2(reg_r25_cmd_Z),
    .I3(n3494_4) 
);
defparam n1786_s1.INIT=16'h00FE;
  LUT2 n317_s2 (
    .F(n317_7),
    .I0(n575_15),
    .I1(w_vdpcmd_vram_rdata[5]) 
);
defparam n317_s2.INIT=4'h4;
  LUT4 n1646_s3 (
    .F(n1646_8),
    .I0(n3494_4),
    .I1(w_vdpcmd_tr_clr_ack),
    .I2(w_vdpcmd_tr_clr_req),
    .I3(n1646_11) 
);
defparam n1646_s3.INIT=16'h00D7;
  LUT2 n225_s1 (
    .F(n225_6),
    .I0(w_vdp_enable),
    .I1(ff_pre_x_cnt_start1[5]) 
);
defparam n225_s1.INIT=4'hE;
  LUT4 ff_r44_clr_7_s5 (
    .F(ff_r44_clr_7_10),
    .I0(ff_r44_clr_7_11),
    .I1(ff_r44_clr_7_12),
    .I2(ff_r44_clr_7_13),
    .I3(w_vdp_enable) 
);
defparam ff_r44_clr_7_s5.INIT=16'h1000;
  LUT4 ff_r44_clr_3_s5 (
    .F(ff_r44_clr_3_10),
    .I0(ff_r44_clr_7_11),
    .I1(ff_r44_clr_7_12),
    .I2(ff_r44_clr_3_11),
    .I3(w_vdp_enable) 
);
defparam ff_r44_clr_3_s5.INIT=16'h1000;
  LUT3 ff_r44_clr_1_s5 (
    .F(ff_r44_clr_1_10),
    .I0(ff_r44_clr_1_16),
    .I1(ff_r44_clr_1_14),
    .I2(ff_r44_clr_7_11) 
);
defparam ff_r44_clr_1_s5.INIT=8'h01;
  LUT2 n3494_s1 (
    .F(n3494_4),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack) 
);
defparam n3494_s1.INIT=4'h9;
  LUT4 n190_s1 (
    .F(n190_4),
    .I0(reg_r0_disp_mode[2]),
    .I1(reg_r0_disp_mode[3]),
    .I2(reg_r0_disp_mode[1]),
    .I3(n313_6) 
);
defparam n190_s1.INIT=16'h6000;
  LUT2 n190_s2 (
    .F(n190_5),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[7]) 
);
defparam n190_s2.INIT=4'h8;
  LUT4 n311_s1 (
    .F(n311_4),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(n318_8),
    .I2(n313_6),
    .I3(reg_r0_disp_mode[1]) 
);
defparam n311_s1.INIT=16'h1000;
  LUT3 n313_s1 (
    .F(n313_4),
    .I0(n305_9),
    .I1(w_vdpcmd_vram_rdata[5]),
    .I2(reg_r0_disp_mode[1]) 
);
defparam n313_s1.INIT=8'hCA;
  LUT4 n313_s2 (
    .F(n313_5),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(reg_r0_disp_mode[1]),
    .I2(reg_r0_disp_mode[3]),
    .I3(reg_r0_disp_mode[2]) 
);
defparam n313_s2.INIT=16'hFB8F;
  LUT2 n313_s3 (
    .F(n313_6),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]) 
);
defparam n313_s3.INIT=4'h1;
  LUT3 n314_s1 (
    .F(n314_4),
    .I0(n306_9),
    .I1(w_vdpcmd_vram_rdata[4]),
    .I2(reg_r0_disp_mode[1]) 
);
defparam n314_s1.INIT=8'hCA;
  LUT3 n1804_s1 (
    .F(n1804_4),
    .I0(ff_r42r43_ny[7]),
    .I1(ff_r42r43_ny[8]),
    .I2(n1806_7) 
);
defparam n1804_s1.INIT=8'h10;
  LUT2 n1805_s1 (
    .F(n1805_4),
    .I0(ff_r42r43_ny[7]),
    .I1(n1806_7) 
);
defparam n1805_s1.INIT=4'h4;
  LUT4 n1808_s1 (
    .F(n1808_4),
    .I0(ff_r42r43_ny[2]),
    .I1(ff_r42r43_ny[3]),
    .I2(ff_r42r43_ny[4]),
    .I3(n1811_4) 
);
defparam n1808_s1.INIT=16'h0100;
  LUT2 n1811_s1 (
    .F(n1811_4),
    .I0(ff_r42r43_ny[0]),
    .I1(ff_r42r43_ny[1]) 
);
defparam n1811_s1.INIT=4'h1;
  LUT3 n1967_s1 (
    .F(n1967_4),
    .I0(n1967_6),
    .I1(ff_state[0]),
    .I2(ff_vdpcmd_start_13) 
);
defparam n1967_s1.INIT=8'h10;
  LUT4 n1967_s2 (
    .F(n1967_5),
    .I0(\vdp_command_processor.ff_current_y [8]),
    .I1(\vdp_command_processor.ff_current_y [9]),
    .I2(n1967_4),
    .I3(n1976_9) 
);
defparam n1967_s2.INIT=16'hFA0C;
  LUT4 n1969_s1 (
    .F(n1969_4),
    .I0(\vdp_command_processor.ff_current_y [6]),
    .I1(\vdp_command_processor.ff_current_y [7]),
    .I2(n1967_4),
    .I3(n1976_9) 
);
defparam n1969_s1.INIT=16'hFA0C;
  LUT4 n1970_s1 (
    .F(n1970_4),
    .I0(\vdp_command_processor.ff_current_y [5]),
    .I1(\vdp_command_processor.ff_current_y [6]),
    .I2(n1967_4),
    .I3(n1976_9) 
);
defparam n1970_s1.INIT=16'hFA0C;
  LUT4 n1971_s1 (
    .F(n1971_4),
    .I0(\vdp_command_processor.ff_current_y [4]),
    .I1(\vdp_command_processor.ff_current_y [5]),
    .I2(n1967_4),
    .I3(n1976_9) 
);
defparam n1971_s1.INIT=16'hFA0C;
  LUT4 n1972_s1 (
    .F(n1972_4),
    .I0(\vdp_command_processor.ff_current_y [3]),
    .I1(\vdp_command_processor.ff_current_y [4]),
    .I2(n1967_4),
    .I3(n1976_9) 
);
defparam n1972_s1.INIT=16'hFA0C;
  LUT4 n1973_s1 (
    .F(n1973_4),
    .I0(\vdp_command_processor.ff_current_y [2]),
    .I1(\vdp_command_processor.ff_current_y [3]),
    .I2(n1967_4),
    .I3(n1976_9) 
);
defparam n1973_s1.INIT=16'hFA0C;
  LUT4 n1974_s1 (
    .F(n1974_4),
    .I0(\vdp_command_processor.ff_current_y [1]),
    .I1(\vdp_command_processor.ff_current_y [2]),
    .I2(n1967_4),
    .I3(n1976_9) 
);
defparam n1974_s1.INIT=16'hFA0C;
  LUT4 n1975_s1 (
    .F(n1975_4),
    .I0(\vdp_command_processor.ff_current_y [1]),
    .I1(\vdp_command_processor.ff_current_y [0]),
    .I2(n1967_4),
    .I3(n1976_9) 
);
defparam n1975_s1.INIT=16'h0CFA;
  LUT3 n1976_s1 (
    .F(n1976_4),
    .I0(n1976_7),
    .I1(n1977_4),
    .I2(w_vdp_mode_is_highres) 
);
defparam n1976_s1.INIT=8'hCA;
  LUT3 n1976_s2 (
    .F(n1976_5),
    .I0(n1593_22),
    .I1(\vdp_command_processor.ff_current_y [0]),
    .I2(n1967_4) 
);
defparam n1976_s2.INIT=8'hAC;
  LUT3 n1977_s1 (
    .F(n1977_4),
    .I0(n1594_22),
    .I1(\vdp_command_processor.ff_current_x [8]),
    .I2(n1967_4) 
);
defparam n1977_s1.INIT=8'h53;
  LUT4 n1977_s2 (
    .F(n1977_5),
    .I0(n1976_7),
    .I1(n190_4),
    .I2(n575_15),
    .I3(n1978_4) 
);
defparam n1977_s2.INIT=16'hBBB0;
  LUT3 n1978_s1 (
    .F(n1978_4),
    .I0(n1596_22),
    .I1(\vdp_command_processor.ff_current_x [6]),
    .I2(n1967_4) 
);
defparam n1978_s1.INIT=8'h53;
  LUT4 n1978_s2 (
    .F(n1978_5),
    .I0(reg_r0_disp_mode[1]),
    .I1(n1976_7),
    .I2(n1979_4),
    .I3(n575_15) 
);
defparam n1978_s2.INIT=16'hEEF0;
  LUT3 n1979_s1 (
    .F(n1979_4),
    .I0(n1597_22),
    .I1(\vdp_command_processor.ff_current_x [5]),
    .I2(n1967_4) 
);
defparam n1979_s1.INIT=8'h53;
  LUT4 n1979_s2 (
    .F(n1979_5),
    .I0(n575_15),
    .I1(n1980_4),
    .I2(n227_7),
    .I3(n1978_4) 
);
defparam n1979_s2.INIT=16'hEE0E;
  LUT3 n1980_s1 (
    .F(n1980_4),
    .I0(n1598_22),
    .I1(\vdp_command_processor.ff_current_x [4]),
    .I2(n1967_4) 
);
defparam n1980_s1.INIT=8'h53;
  LUT4 n1980_s2 (
    .F(n1980_5),
    .I0(n575_15),
    .I1(n1981_4),
    .I2(n227_7),
    .I3(n1979_4) 
);
defparam n1980_s2.INIT=16'hEE0E;
  LUT3 n1981_s1 (
    .F(n1981_4),
    .I0(n1599_22),
    .I1(\vdp_command_processor.ff_current_x [3]),
    .I2(n1967_4) 
);
defparam n1981_s1.INIT=8'h53;
  LUT4 n1981_s2 (
    .F(n1981_5),
    .I0(n575_15),
    .I1(n1982_4),
    .I2(n227_7),
    .I3(n1980_4) 
);
defparam n1981_s2.INIT=16'hEE0E;
  LUT3 n1982_s1 (
    .F(n1982_4),
    .I0(n1600_22),
    .I1(\vdp_command_processor.ff_current_x [2]),
    .I2(n1967_4) 
);
defparam n1982_s1.INIT=8'h53;
  LUT4 n1982_s2 (
    .F(n1982_5),
    .I0(n227_7),
    .I1(n1981_4),
    .I2(n1982_6),
    .I3(n575_15) 
);
defparam n1982_s2.INIT=16'hDD0D;
  LUT4 n1983_s1 (
    .F(n1983_4),
    .I0(n1601_22),
    .I1(\vdp_command_processor.ff_current_x [1]),
    .I2(n1967_4),
    .I3(n190_4) 
);
defparam n1983_s1.INIT=16'hAC00;
  LUT4 n1983_s2 (
    .F(n1983_5),
    .I0(n1602_22),
    .I1(\vdp_command_processor.ff_current_x [0]),
    .I2(n575_15),
    .I3(n1967_4) 
);
defparam n1983_s2.INIT=16'h0A0C;
  LUT4 n1527_s31 (
    .F(n1527_35),
    .I0(\vdp_command_processor.ff_col_mask [7]),
    .I1(w_vdp_enable),
    .I2(n1527_36),
    .I3(ff_s2_ce) 
);
defparam n1527_s31.INIT=16'hF100;
  LUT4 n1531_s25 (
    .F(n1531_29),
    .I0(\vdp_command_processor.ff_col_mask [3]),
    .I1(n196_11),
    .I2(w_vdp_enable),
    .I3(ff_s2_ce) 
);
defparam n1531_s25.INIT=16'h3500;
  LUT4 n1535_s29 (
    .F(n1535_33),
    .I0(n1535_36),
    .I1(n1535_37),
    .I2(w_vdpcmd_vram_rdata[7]),
    .I3(n1535_38) 
);
defparam n1535_s29.INIT=16'hBB0F;
  LUT4 n1535_s30 (
    .F(n1535_34),
    .I0(n1535_39),
    .I1(n1535_40),
    .I2(n1535_41),
    .I3(n1537_32) 
);
defparam n1535_s30.INIT=16'h0100;
  LUT4 n1535_s31 (
    .F(n1535_35),
    .I0(n1535_42),
    .I1(ff_r44_clr[7]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1535_s31.INIT=16'h3AF3;
  LUT4 n1536_s27 (
    .F(n1536_31),
    .I0(w_vdpcmd_vram_rdata[6]),
    .I1(n1536_35),
    .I2(n575_15),
    .I3(n1536_36) 
);
defparam n1536_s27.INIT=16'h0503;
  LUT4 n1536_s28 (
    .F(n1536_32),
    .I0(n1536_37),
    .I1(n1536_38),
    .I2(n1535_38),
    .I3(n1536_60) 
);
defparam n1536_s28.INIT=16'hBF00;
  LUT4 n1536_s29 (
    .F(n1536_33),
    .I0(n1536_40),
    .I1(n311_4),
    .I2(n1536_41),
    .I3(n1537_32) 
);
defparam n1536_s29.INIT=16'h0700;
  LUT4 n1536_s30 (
    .F(n1536_34),
    .I0(n1536_42),
    .I1(ff_r44_clr[6]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1536_s30.INIT=16'h3AF3;
  LUT3 n1537_s27 (
    .F(n1537_31),
    .I0(n575_15),
    .I1(n1536_36),
    .I2(n1537_35) 
);
defparam n1537_s27.INIT=8'h01;
  LUT2 n1537_s28 (
    .F(n1537_32),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n1537_s28.INIT=4'h4;
  LUT4 n1537_s29 (
    .F(n1537_33),
    .I0(n1535_36),
    .I1(n1535_37),
    .I2(n1537_42),
    .I3(n1537_37) 
);
defparam n1537_s29.INIT=16'h00F4;
  LUT4 n1537_s30 (
    .F(n1537_34),
    .I0(n1537_38),
    .I1(ff_r44_clr[5]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1537_s30.INIT=16'h3AF3;
  LUT4 n1538_s27 (
    .F(n1538_31),
    .I0(n1536_37),
    .I1(\vdp_command_processor.ff_read_x_low [0]),
    .I2(n1536_38),
    .I3(n1538_35) 
);
defparam n1538_s27.INIT=16'hEF00;
  LUT4 n1538_s28 (
    .F(n1538_32),
    .I0(n1536_37),
    .I1(n1538_36),
    .I2(n1536_38),
    .I3(n1538_44) 
);
defparam n1538_s28.INIT=16'hBF00;
  LUT4 n1538_s30 (
    .F(n1538_34),
    .I0(n1538_39),
    .I1(ff_r44_clr[4]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1538_s30.INIT=16'h3AF3;
  LUT4 n1539_s27 (
    .F(n1539_31),
    .I0(n1535_36),
    .I1(n1535_37),
    .I2(w_vdpcmd_vram_rdata[3]),
    .I3(n1539_34) 
);
defparam n1539_s27.INIT=16'hBB0F;
  LUT4 n1539_s29 (
    .F(n1539_33),
    .I0(n1539_37),
    .I1(ff_r44_clr[3]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1539_s29.INIT=16'h3AF3;
  LUT4 n1540_s27 (
    .F(n1540_31),
    .I0(n1536_37),
    .I1(n1536_38),
    .I2(w_vdpcmd_vram_rdata[2]),
    .I3(n1539_34) 
);
defparam n1540_s27.INIT=16'hBB0F;
  LUT4 n1540_s29 (
    .F(n1540_33),
    .I0(n1540_34),
    .I1(ff_r44_clr[2]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1540_s29.INIT=16'h35F3;
  LUT4 n1541_s27 (
    .F(n1541_31),
    .I0(n1535_36),
    .I1(n1535_37),
    .I2(w_vdpcmd_vram_rdata[1]),
    .I3(n1541_33) 
);
defparam n1541_s27.INIT=16'h0FBB;
  LUT4 n1541_s28 (
    .F(n1541_32),
    .I0(n1541_34),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_r44_clr[1]) 
);
defparam n1541_s28.INIT=16'hC407;
  LUT4 n1542_s27 (
    .F(n1542_31),
    .I0(n1536_37),
    .I1(n1536_38),
    .I2(w_vdpcmd_vram_rdata[0]),
    .I3(n1541_33) 
);
defparam n1542_s27.INIT=16'h0FBB;
  LUT4 n1542_s28 (
    .F(n1542_32),
    .I0(ff_state[2]),
    .I1(ff_r44_clr[0]),
    .I2(ff_state[3]),
    .I3(n1542_33) 
);
defparam n1542_s28.INIT=16'hD48E;
  LUT4 n1543_s27 (
    .F(n1543_33),
    .I0(\vdp_command_processor.ff_nx_count [9]),
    .I1(n171_8),
    .I2(n1546_31),
    .I3(w_vdp_enable) 
);
defparam n1543_s27.INIT=16'h0C0A;
  LUT4 n1543_s28 (
    .F(n1543_34),
    .I0(n1543_36),
    .I1(n1543_37),
    .I2(n1543_35),
    .I3(ff_nx_tmp[9]) 
);
defparam n1543_s28.INIT=16'hC53A;
  LUT2 n1543_s29 (
    .F(n1543_35),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n1543_s29.INIT=4'h9;
  LUT4 n1544_s25 (
    .F(n1544_31),
    .I0(\vdp_command_processor.ff_nx_count [8]),
    .I1(n172_3),
    .I2(n1546_31),
    .I3(w_vdp_enable) 
);
defparam n1544_s25.INIT=16'h0C0A;
  LUT4 n1544_s26 (
    .F(n1544_32),
    .I0(n1544_34),
    .I1(n1544_35),
    .I2(ff_nx_tmp[7]),
    .I3(n1543_35) 
);
defparam n1544_s26.INIT=16'h3FF5;
  LUT2 n1544_s27 (
    .F(n1544_33),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n1544_s27.INIT=4'h1;
  LUT4 n1545_s25 (
    .F(n1545_31),
    .I0(\vdp_command_processor.ff_nx_count [7]),
    .I1(n173_3),
    .I2(n1546_31),
    .I3(w_vdp_enable) 
);
defparam n1545_s25.INIT=16'h0C0A;
  LUT4 n1545_s26 (
    .F(n1545_32),
    .I0(ff_nx_tmp[7]),
    .I1(n1544_35),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1545_s26.INIT=16'h6FF0;
  LUT2 n1546_s25 (
    .F(n1546_31),
    .I0(ff_state[0]),
    .I1(n1546_34) 
);
defparam n1546_s25.INIT=4'h4;
  LUT3 n1546_s26 (
    .F(n1546_32),
    .I0(\vdp_command_processor.ff_nx_count [6]),
    .I1(n174_3),
    .I2(w_vdp_enable) 
);
defparam n1546_s26.INIT=8'h35;
  LUT4 n1546_s27 (
    .F(n1546_33),
    .I0(n1546_35),
    .I1(n1546_36),
    .I2(ff_nx_tmp[6]),
    .I3(ff_nx_tmp[5]) 
);
defparam n1546_s27.INIT=16'h873C;
  LUT4 n1547_s25 (
    .F(n1547_31),
    .I0(ff_nx_tmp[4]),
    .I1(n1546_35),
    .I2(ff_nx_tmp[5]),
    .I3(ff_state[3]) 
);
defparam n1547_s25.INIT=16'h7800;
  LUT4 n1547_s26 (
    .F(n1547_32),
    .I0(\vdp_command_processor.ff_nx_count [5]),
    .I1(n175_3),
    .I2(w_vdp_enable),
    .I3(n1547_37) 
);
defparam n1547_s26.INIT=16'hCA00;
  LUT3 n1547_s27 (
    .F(n1547_33),
    .I0(ff_nx_tmp[4]),
    .I1(n1547_35),
    .I2(ff_nx_tmp[5]) 
);
defparam n1547_s27.INIT=8'h4B;
  LUT4 n1548_s25 (
    .F(n1548_31),
    .I0(\vdp_command_processor.ff_nx_count [4]),
    .I1(n176_3),
    .I2(n1546_31),
    .I3(w_vdp_enable) 
);
defparam n1548_s25.INIT=16'h0C0A;
  LUT4 n1548_s26 (
    .F(n1548_32),
    .I0(ff_nx_tmp[4]),
    .I1(n1546_35),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1548_s26.INIT=16'h6FF0;
  LUT4 n1549_s25 (
    .F(n1549_31),
    .I0(\vdp_command_processor.ff_nx_count [3]),
    .I1(n177_3),
    .I2(n1546_31),
    .I3(w_vdp_enable) 
);
defparam n1549_s25.INIT=16'h0C0A;
  LUT4 n1549_s26 (
    .F(n1549_32),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]),
    .I2(ff_nx_tmp[2]),
    .I3(n1543_35) 
);
defparam n1549_s26.INIT=16'h7FFE;
  LUT4 n1550_s25 (
    .F(n1550_31),
    .I0(\vdp_command_processor.ff_nx_count [2]),
    .I1(n178_3),
    .I2(n1546_31),
    .I3(w_vdp_enable) 
);
defparam n1550_s25.INIT=16'h0C0A;
  LUT4 n1551_s25 (
    .F(n1551_31),
    .I0(\vdp_command_processor.ff_nx_count [1]),
    .I1(n179_3),
    .I2(n1546_31),
    .I3(w_vdp_enable) 
);
defparam n1551_s25.INIT=16'h0C0A;
  LUT2 n1551_s26 (
    .F(n1551_32),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]) 
);
defparam n1551_s26.INIT=4'h9;
  LUT3 n1552_s26 (
    .F(n1552_32),
    .I0(\vdp_command_processor.ff_nx_count [0]),
    .I1(n180_3),
    .I2(w_vdp_enable) 
);
defparam n1552_s26.INIT=8'h35;
  LUT3 n1554_s29 (
    .F(n1554_35),
    .I0(n945_2),
    .I1(n1141_1),
    .I2(ff_state[2]) 
);
defparam n1554_s29.INIT=8'hC5;
  LUT4 n1555_s28 (
    .F(n1555_32),
    .I0(n717_1),
    .I1(n1142_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1555_s28.INIT=16'h305F;
  LUT4 n1556_s26 (
    .F(n1556_30),
    .I0(n1556_32),
    .I1(n1556_33),
    .I2(ff_r40r41_nx[8]),
    .I3(n1546_31) 
);
defparam n1556_s26.INIT=16'hC3AA;
  LUT4 n1556_s27 (
    .F(n1556_31),
    .I0(n718_1),
    .I1(n1143_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1556_s27.INIT=16'h305F;
  LUT4 n1557_s26 (
    .F(n1557_30),
    .I0(n1557_32),
    .I1(ff_r40r41_nx[7]),
    .I2(n1557_33),
    .I3(n1546_31) 
);
defparam n1557_s26.INIT=16'hC355;
  LUT4 n1557_s27 (
    .F(n1557_31),
    .I0(n1144_1),
    .I1(n719_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1557_s27.INIT=16'h5F30;
  LUT4 n1558_s27 (
    .F(n1558_31),
    .I0(n1145_1),
    .I1(n720_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1558_s27.INIT=16'h5F30;
  LUT4 n1559_s26 (
    .F(n1559_30),
    .I0(n1559_32),
    .I1(n1559_33),
    .I2(ff_r40r41_nx[5]),
    .I3(n1546_31) 
);
defparam n1559_s26.INIT=16'hC3AA;
  LUT4 n1559_s27 (
    .F(n1559_31),
    .I0(n1146_1),
    .I1(n721_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1559_s27.INIT=16'h5F30;
  LUT4 n1560_s26 (
    .F(n1560_30),
    .I0(n1560_32),
    .I1(ff_r40r41_nx[4]),
    .I2(n1560_33),
    .I3(n1546_31) 
);
defparam n1560_s26.INIT=16'hC355;
  LUT4 n1560_s27 (
    .F(n1560_31),
    .I0(n1147_1),
    .I1(n722_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1560_s27.INIT=16'h5F30;
  LUT4 n1561_s27 (
    .F(n1561_31),
    .I0(n1148_1),
    .I1(n723_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1561_s27.INIT=16'h5F30;
  LUT4 n1562_s26 (
    .F(n1562_30),
    .I0(n1562_32),
    .I1(n1562_33),
    .I2(ff_r40r41_nx[2]),
    .I3(n1546_31) 
);
defparam n1562_s26.INIT=16'hC3AA;
  LUT4 n1562_s27 (
    .F(n1562_31),
    .I0(n1149_1),
    .I1(n724_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1562_s27.INIT=16'h5F30;
  LUT4 n1563_s27 (
    .F(n1563_31),
    .I0(n1563_33),
    .I1(ff_r40r41_nx[1]),
    .I2(ff_r40r41_nx[0]),
    .I3(n1546_31) 
);
defparam n1563_s27.INIT=16'h3C55;
  LUT4 n1563_s28 (
    .F(n1563_32),
    .I0(n1150_1),
    .I1(n725_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1563_s28.INIT=16'h5F30;
  LUT3 n1575_s22 (
    .F(n1575_26),
    .I0(n958_1),
    .I1(ff_dx_tmp[8]),
    .I2(n1574_30) 
);
defparam n1575_s22.INIT=8'hCA;
  LUT3 n1576_s22 (
    .F(n1576_26),
    .I0(ff_dx_tmp[7]),
    .I1(n959_1),
    .I2(n1574_30) 
);
defparam n1576_s22.INIT=8'hAC;
  LUT3 n1577_s22 (
    .F(n1577_26),
    .I0(ff_dx_tmp[6]),
    .I1(n960_1),
    .I2(n1574_30) 
);
defparam n1577_s22.INIT=8'hAC;
  LUT3 n1578_s22 (
    .F(n1578_26),
    .I0(ff_dx_tmp[5]),
    .I1(n961_1),
    .I2(n1574_30) 
);
defparam n1578_s22.INIT=8'hAC;
  LUT3 n1579_s22 (
    .F(n1579_26),
    .I0(ff_dx_tmp[4]),
    .I1(n962_1),
    .I2(n1574_30) 
);
defparam n1579_s22.INIT=8'hAC;
  LUT3 n1580_s22 (
    .F(n1580_26),
    .I0(ff_dx_tmp[3]),
    .I1(n963_1),
    .I2(n1574_30) 
);
defparam n1580_s22.INIT=8'hAC;
  LUT3 n1581_s22 (
    .F(n1581_26),
    .I0(ff_dx_tmp[2]),
    .I1(n964_1),
    .I2(n1574_30) 
);
defparam n1581_s22.INIT=8'hAC;
  LUT3 n1582_s22 (
    .F(n1582_26),
    .I0(ff_dx_tmp[1]),
    .I1(n965_1),
    .I2(n1574_30) 
);
defparam n1582_s22.INIT=8'hAC;
  LUT3 n1583_s22 (
    .F(n1583_26),
    .I0(ff_dx_tmp[0]),
    .I1(n966_1),
    .I2(n1574_30) 
);
defparam n1583_s22.INIT=8'hAC;
  LUT3 n2255_s2 (
    .F(n2255_5),
    .I0(w_vdpcmd_reg_num[1]),
    .I1(w_vdpcmd_reg_num[0]),
    .I2(n3494_8) 
);
defparam n2255_s2.INIT=8'h40;
  LUT2 n2280_s2 (
    .F(n2280_5),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]) 
);
defparam n2280_s2.INIT=4'h1;
  LUT2 ff_vram_wr_req_s3 (
    .F(ff_vram_wr_req_7),
    .I0(w_vdp_enable),
    .I1(ff_vdpcmd_start_13) 
);
defparam ff_vram_wr_req_s3.INIT=4'h8;
  LUT2 ff_vram_wr_req_s4 (
    .F(ff_vram_wr_req_8),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam ff_vram_wr_req_s4.INIT=4'h4;
  LUT4 ff_r34r35_sy_9_s3 (
    .F(ff_r34r35_sy_9_7),
    .I0(ff_r34r35_sy_9_9),
    .I1(\vdp_command_processor.ff_initializing ),
    .I2(ff_r34r35_sy_9_10),
    .I3(ff_r42r43_ny_9_7) 
);
defparam ff_r34r35_sy_9_s3.INIT=16'h0200;
  LUT4 ff_r34r35_sy_9_s4 (
    .F(ff_r34r35_sy_9_8),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[1]),
    .I2(w_vdpcmd_reg_num[0]),
    .I3(ff_r34r35_sy_9_24) 
);
defparam ff_r34r35_sy_9_s4.INIT=16'h4000;
  LUT4 ff_r34r35_sy_7_s3 (
    .F(ff_r34r35_sy_7_7),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[2]),
    .I2(w_vdpcmd_reg_num[1]),
    .I3(ff_r34r35_sy_9_24) 
);
defparam ff_r34r35_sy_7_s3.INIT=16'h1000;
  LUT2 ff_r42r43_ny_9_s3 (
    .F(ff_r42r43_ny_9_7),
    .I0(ff_vdpcmd_start_13),
    .I1(ff_r42r43_ny_9_15) 
);
defparam ff_r42r43_ny_9_s3.INIT=4'h8;
  LUT2 ff_r42r43_ny_9_s4 (
    .F(ff_r42r43_ny_9_8),
    .I0(\vdp_command_processor.ff_initializing ),
    .I1(ff_r34r35_sy_9_10) 
);
defparam ff_r42r43_ny_9_s4.INIT=4'h1;
  LUT4 ff_r42r43_ny_9_s5 (
    .F(ff_r42r43_ny_9_9),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[1]),
    .I2(w_vdpcmd_reg_num[0]),
    .I3(ff_r42r43_ny_9_17) 
);
defparam ff_r42r43_ny_9_s5.INIT=16'h4000;
  LUT4 ff_r42r43_ny_7_s3 (
    .F(ff_r42r43_ny_7_7),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[2]),
    .I2(w_vdpcmd_reg_num[1]),
    .I3(ff_r42r43_ny_9_17) 
);
defparam ff_r42r43_ny_7_s3.INIT=16'h1000;
  LUT4 ff_r46_cmr_7_s4 (
    .F(ff_r46_cmr_7_6),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]),
    .I2(w_vdpcmd_reg_num[2]),
    .I3(ff_r42r43_ny_9_17) 
);
defparam ff_r46_cmr_7_s4.INIT=16'h4000;
  LUT2 ff_s2_ce_s5 (
    .F(ff_s2_ce_9),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam ff_s2_ce_s5.INIT=4'h8;
  LUT2 ff_s2_ce_s6 (
    .F(ff_s2_ce_10),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam ff_s2_ce_s6.INIT=4'h8;
  LUT3 \vdp_command_processor.ff_initializing_s4  (
    .F(\vdp_command_processor.ff_initializing_8 ),
    .I0(ff_vdpcmd_start),
    .I1(ff_state[0]),
    .I2(ff_vdpcmd_start_11) 
);
defparam \vdp_command_processor.ff_initializing_s4 .INIT=8'hE0;
  LUT4 ff_r38r39_dy_9_s5 (
    .F(ff_r38r39_dy_9_10),
    .I0(w_vdp_enable),
    .I1(ff_r38r39_dy_9_13),
    .I2(ff_vram_wr_req_7),
    .I3(ff_r38r39_dy_9_19) 
);
defparam ff_r38r39_dy_9_s5.INIT=16'h00F8;
  LUT4 ff_r38r39_dy_7_s4 (
    .F(ff_r38r39_dy_7_9),
    .I0(w_vdp_enable),
    .I1(ff_r38r39_dy_7_10),
    .I2(ff_vram_wr_req_7),
    .I3(ff_r38r39_dy_9_19) 
);
defparam ff_r38r39_dy_7_s4.INIT=16'h00F8;
  LUT4 ff_s8s9_sx_tmp_10_s6 (
    .F(ff_s8s9_sx_tmp_10_11),
    .I0(ff_s8s9_sx_tmp_10_17),
    .I1(ff_state[3]),
    .I2(ff_s8s9_sx_tmp_10_13),
    .I3(ff_s8s9_sx_tmp_10_14) 
);
defparam ff_s8s9_sx_tmp_10_s6.INIT=16'hBC00;
  LUT3 ff_s8s9_sx_tmp_9_s6 (
    .F(ff_s8s9_sx_tmp_9_11),
    .I0(ff_r34r35_sy_9_10),
    .I1(\vdp_command_processor.ff_initializing ),
    .I2(ff_state[0]) 
);
defparam ff_s8s9_sx_tmp_9_s6.INIT=8'hE0;
  LUT4 ff_dx_tmp_9_s6 (
    .F(ff_dx_tmp_9_11),
    .I0(ff_s2_ce_10),
    .I1(ff_s8s9_sx_tmp_9_13),
    .I2(ff_r45_mm),
    .I3(ff_dx_tmp_9_14) 
);
defparam ff_dx_tmp_9_s6.INIT=16'h007F;
  LUT4 ff_nx_tmp_9_s7 (
    .F(ff_nx_tmp_9_12),
    .I0(ff_vdpcmd_start_11),
    .I1(ff_nx_tmp_9_20),
    .I2(ff_nx_tmp_9_14),
    .I3(ff_s8s9_sx_tmp_10_14) 
);
defparam ff_nx_tmp_9_s7.INIT=16'hEF00;
  LUT4 ff_vram_wdata_7_s6 (
    .F(ff_vram_wdata_7_9),
    .I0(ff_r34r35_sy_9_10),
    .I1(ff_vram_wdata_7_11),
    .I2(ff_r38r39_dy_9_12),
    .I3(n1544_33) 
);
defparam ff_vram_wdata_7_s6.INIT=16'h4F00;
  LUT4 ff_vram_wdata_7_s7 (
    .F(ff_vram_wdata_7_10),
    .I0(ff_vram_wdata_7_12),
    .I1(ff_s2_ce_10),
    .I2(ff_vram_wr_req_7),
    .I3(ff_vram_wdata_7_13) 
);
defparam ff_vram_wdata_7_s7.INIT=16'hB000;
  LUT4 ff_state_1_s7 (
    .F(ff_state_1_12),
    .I0(ff_state[1]),
    .I1(ff_state[3]),
    .I2(n3494_4),
    .I3(ff_state_1_15) 
);
defparam ff_state_1_s7.INIT=16'h0010;
  LUT4 ff_state_1_s8 (
    .F(ff_state_1_13),
    .I0(n3494_4),
    .I1(ff_state_1_16),
    .I2(n1537_32),
    .I3(ff_s2_ce_9) 
);
defparam ff_state_1_s8.INIT=16'h2000;
  LUT4 ff_state_1_s9 (
    .F(ff_state_1_14),
    .I0(ff_r46_cmr_7_6),
    .I1(ff_vdpcmd_start_13),
    .I2(ff_state_1_17),
    .I3(w_vdp_enable) 
);
defparam ff_state_1_s9.INIT=16'h0E00;
  LUT4 n1788_s12 (
    .F(n1788_17),
    .I0(ff_vram_wdata_7_11),
    .I1(ff_r34r35_sy_9_10),
    .I2(ff_state[1]),
    .I3(n1788_19) 
);
defparam n1788_s12.INIT=16'h0D00;
  LUT4 n1788_s13 (
    .F(n1788_18),
    .I0(n1788_23),
    .I1(n1788_21),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1788_s13.INIT=16'hCA3F;
  LUT4 n1574_s24 (
    .F(n1574_30),
    .I0(w_current_vdp_command[5]),
    .I1(ff_r45_mm),
    .I2(ff_state[2]),
    .I3(n1574_31) 
);
defparam n1574_s24.INIT=16'h0D00;
  LUT4 n1790_s8 (
    .F(n1790_13),
    .I0(ff_r34r35_sy_9_10),
    .I1(ff_vram_wdata_7_11),
    .I2(n1790_16),
    .I3(\vdp_command_processor.ff_initializing_8 ) 
);
defparam n1790_s8.INIT=16'h4F00;
  LUT4 n1790_s9 (
    .F(n1790_14),
    .I0(ff_state[0]),
    .I1(ff_r34r35_sy_9_10),
    .I2(ff_state[1]),
    .I3(n1790_24) 
);
defparam n1790_s9.INIT=16'h1F00;
  LUT4 n1790_s10 (
    .F(n1790_15),
    .I0(n1790_18),
    .I1(n1790_19),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1790_s10.INIT=16'hFACF;
  LUT4 n1789_s7 (
    .F(n1789_12),
    .I0(ff_vram_wdata_7_11),
    .I1(ff_r34r35_sy_9_10),
    .I2(n1789_15),
    .I3(n1789_16) 
);
defparam n1789_s7.INIT=16'h0D00;
  LUT4 n1789_s8 (
    .F(n1789_13),
    .I0(ff_state[2]),
    .I1(ff_r38r39_dy_9_12),
    .I2(n1789_16),
    .I3(ff_state[3]) 
);
defparam n1789_s8.INIT=16'h004F;
  LUT4 n1789_s9 (
    .F(n1789_14),
    .I0(ff_r34r35_sy_9_10),
    .I1(ff_vram_wr_req_8),
    .I2(ff_s2_ce_10),
    .I3(n1789_17) 
);
defparam n1789_s9.INIT=16'hBF00;
  LUT4 n1787_s7 (
    .F(n1787_12),
    .I0(ff_r34r35_sy_9_10),
    .I1(ff_vram_wdata_7_11),
    .I2(n1787_15),
    .I3(n1787_20) 
);
defparam n1787_s7.INIT=16'h4F00;
  LUT4 n1787_s8 (
    .F(n1787_13),
    .I0(ff_state[1]),
    .I1(ff_r38r39_dy_9_11),
    .I2(n1787_17),
    .I3(ff_state[3]) 
);
defparam n1787_s8.INIT=16'h004F;
  LUT4 n1787_s9 (
    .F(n1787_14),
    .I0(ff_s2_ce_10),
    .I1(ff_r34r35_sy_9_10),
    .I2(ff_state[1]),
    .I3(n1787_18) 
);
defparam n1787_s9.INIT=16'h007F;
  LUT4 n1786_s2 (
    .F(n1786_7),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[1]),
    .I3(reg_r0_disp_mode[2]) 
);
defparam n1786_s2.INIT=16'h1000;
  LUT3 n318_s3 (
    .F(n318_8),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[3]),
    .I2(reg_r0_disp_mode[2]) 
);
defparam n318_s3.INIT=8'hD3;
  LUT4 ff_r44_clr_7_s6 (
    .F(ff_r44_clr_7_11),
    .I0(ff_r34r35_sy_9_10),
    .I1(ff_vram_wdata_7_11),
    .I2(ff_r42r43_ny_9_15),
    .I3(ff_r44_clr_7_14) 
);
defparam ff_r44_clr_7_s6.INIT=16'h4F00;
  LUT4 ff_r44_clr_7_s7 (
    .F(ff_r44_clr_7_12),
    .I0(ff_r34r35_sy_9_10),
    .I1(ff_vram_wr_req_8),
    .I2(ff_vram_wdata_7_12),
    .I3(ff_r44_clr_7_18) 
);
defparam ff_r44_clr_7_s7.INIT=16'h0700;
  LUT4 ff_r44_clr_7_s8 (
    .F(ff_r44_clr_7_13),
    .I0(n1527_36),
    .I1(ff_r44_clr_1_14),
    .I2(ff_vdpcmd_start_13),
    .I3(n1646_11) 
);
defparam ff_r44_clr_7_s8.INIT=16'hBBB0;
  LUT4 ff_r44_clr_3_s6 (
    .F(ff_r44_clr_3_11),
    .I0(n196_11),
    .I1(ff_r44_clr_1_14),
    .I2(ff_vdpcmd_start_13),
    .I3(n1646_11) 
);
defparam ff_r44_clr_3_s6.INIT=16'h7770;
  LUT4 n1806_s2 (
    .F(n1806_5),
    .I0(ff_r42r43_ny[2]),
    .I1(ff_r42r43_ny[3]),
    .I2(ff_r42r43_ny[4]),
    .I3(ff_r42r43_ny[5]) 
);
defparam n1806_s2.INIT=16'h0001;
  LUT3 n1967_s3 (
    .F(n1967_6),
    .I0(ff_state[1]),
    .I1(ff_state[3]),
    .I2(ff_state[2]) 
);
defparam n1967_s3.INIT=8'hE3;
  LUT3 n1976_s4 (
    .F(n1976_7),
    .I0(n1595_22),
    .I1(\vdp_command_processor.ff_current_x [7]),
    .I2(n1967_4) 
);
defparam n1976_s4.INIT=8'h53;
  LUT3 n1982_s3 (
    .F(n1982_6),
    .I0(n1601_22),
    .I1(\vdp_command_processor.ff_current_x [1]),
    .I2(n1967_4) 
);
defparam n1982_s3.INIT=8'hAC;
  LUT4 n1527_s32 (
    .F(n1527_36),
    .I0(n318_8),
    .I1(n190_5),
    .I2(w_vdp_enable),
    .I3(n313_6) 
);
defparam n1527_s32.INIT=16'h1000;
  LUT3 n1535_s32 (
    .F(n1535_36),
    .I0(n1535_43),
    .I1(ff_r46_cmr[2]),
    .I2(n1536_36) 
);
defparam n1535_s32.INIT=8'h02;
  LUT4 n1535_s33 (
    .F(n1535_37),
    .I0(n313_3),
    .I1(n1536_36),
    .I2(n1535_44),
    .I3(ff_r46_cmr[2]) 
);
defparam n1535_s33.INIT=16'hB0BB;
  LUT2 n1535_s34 (
    .F(n1535_38),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(\vdp_command_processor.ff_read_x_low [1]) 
);
defparam n1535_s34.INIT=4'h1;
  LUT3 n1535_s35 (
    .F(n1535_39),
    .I0(w_vdpcmd_vram_rdata[7]),
    .I1(\vdp_command_processor.ff_read_x_low [0]),
    .I2(n190_4) 
);
defparam n1535_s35.INIT=8'h40;
  LUT4 n1535_s36 (
    .F(n1535_40),
    .I0(w_vdpcmd_vram_rdata[7]),
    .I1(n1535_45),
    .I2(n1536_36),
    .I3(n311_4) 
);
defparam n1535_s36.INIT=16'h5300;
  LUT4 n1535_s37 (
    .F(n1535_41),
    .I0(n1535_46),
    .I1(w_vdpcmd_vram_rdata[7]),
    .I2(n575_15),
    .I3(n1536_36) 
);
defparam n1535_s37.INIT=16'h030A;
  LUT4 n1535_s38 (
    .F(n1535_42),
    .I0(w_vdpcmd_vram_rdata[7]),
    .I1(n1535_47),
    .I2(w_vdpcmd_vram_wdata[7]),
    .I3(ff_r38r39_dy_9_11) 
);
defparam n1535_s38.INIT=16'h0777;
  LUT4 n1536_s31 (
    .F(n1536_35),
    .I0(n1536_62),
    .I1(n1536_44),
    .I2(ff_r46_cmr[0]),
    .I3(ff_r46_cmr[1]) 
);
defparam n1536_s31.INIT=16'h3335;
  LUT4 n1536_s32 (
    .F(n1536_36),
    .I0(n1536_45),
    .I1(n1527_36),
    .I2(n1536_46),
    .I3(n1536_47) 
);
defparam n1536_s32.INIT=16'h0D00;
  LUT3 n1536_s33 (
    .F(n1536_37),
    .I0(ff_r46_cmr[2]),
    .I1(n1536_36),
    .I2(n1536_48) 
);
defparam n1536_s33.INIT=8'h01;
  LUT4 n1536_s34 (
    .F(n1536_38),
    .I0(n314_3),
    .I1(n1536_36),
    .I2(n1536_49),
    .I3(ff_r46_cmr[2]) 
);
defparam n1536_s34.INIT=16'h0BBB;
  LUT4 n1536_s36 (
    .F(n1536_40),
    .I0(n1536_50),
    .I1(n1536_51),
    .I2(n1536_36),
    .I3(n312_3) 
);
defparam n1536_s36.INIT=16'h03FA;
  LUT3 n1536_s37 (
    .F(n1536_41),
    .I0(w_vdpcmd_vram_rdata[6]),
    .I1(\vdp_command_processor.ff_read_x_low [0]),
    .I2(n190_4) 
);
defparam n1536_s37.INIT=8'h40;
  LUT4 n1536_s38 (
    .F(n1536_42),
    .I0(w_vdpcmd_vram_rdata[6]),
    .I1(n1535_47),
    .I2(w_vdpcmd_vram_wdata[6]),
    .I3(ff_r38r39_dy_9_11) 
);
defparam n1536_s38.INIT=16'h0777;
  LUT4 n1537_s31 (
    .F(n1537_35),
    .I0(ff_r46_cmr[1]),
    .I1(n317_7),
    .I2(ff_r46_cmr[0]),
    .I3(n1537_39) 
);
defparam n1537_s31.INIT=16'h28CF;
  LUT4 n1537_s33 (
    .F(n1537_37),
    .I0(n575_15),
    .I1(n1536_36),
    .I2(w_vdpcmd_vram_rdata[5]),
    .I3(n1537_42) 
);
defparam n1537_s33.INIT=16'h0E04;
  LUT4 n1537_s34 (
    .F(n1537_38),
    .I0(ff_r38r39_dy_9_11),
    .I1(w_vdpcmd_vram_wdata[5]),
    .I2(w_vdpcmd_vram_rdata[5]),
    .I3(n1535_47) 
);
defparam n1537_s34.INIT=16'h0777;
  LUT3 n1538_s31 (
    .F(n1538_35),
    .I0(w_vdpcmd_vram_rdata[4]),
    .I1(\vdp_command_processor.ff_read_x_low [0]),
    .I2(n190_4) 
);
defparam n1538_s31.INIT=8'h70;
  LUT2 n1538_s32 (
    .F(n1538_36),
    .I0(\vdp_command_processor.ff_read_x_low [1]),
    .I1(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n1538_s32.INIT=4'h4;
  LUT3 n1538_s34 (
    .F(n1538_38),
    .I0(n1538_40),
    .I1(w_vdpcmd_vram_rdata[4]),
    .I2(n1536_36) 
);
defparam n1538_s34.INIT=8'hCA;
  LUT4 n1538_s35 (
    .F(n1538_39),
    .I0(ff_r38r39_dy_9_11),
    .I1(w_vdpcmd_vram_wdata[4]),
    .I2(w_vdpcmd_vram_rdata[4]),
    .I3(n1535_47) 
);
defparam n1538_s35.INIT=16'h0777;
  LUT3 n1539_s30 (
    .F(n1539_34),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(n190_4),
    .I2(\vdp_command_processor.ff_read_x_low [1]) 
);
defparam n1539_s30.INIT=8'h10;
  LUT4 n1539_s31 (
    .F(n1539_35),
    .I0(n1539_38),
    .I1(n1536_36),
    .I2(n311_3),
    .I3(n312_6) 
);
defparam n1539_s31.INIT=16'h001F;
  LUT3 n1539_s32 (
    .F(n1539_36),
    .I0(n311_3),
    .I1(n1539_39),
    .I2(n1536_36) 
);
defparam n1539_s32.INIT=8'h01;
  LUT3 n1539_s33 (
    .F(n1539_37),
    .I0(n311_3),
    .I1(n1539_40),
    .I2(n1539_41) 
);
defparam n1539_s33.INIT=8'h53;
  LUT3 n1540_s30 (
    .F(n1540_34),
    .I0(n1540_35),
    .I1(n312_3),
    .I2(n1539_41) 
);
defparam n1540_s30.INIT=8'hCA;
  LUT3 n1541_s29 (
    .F(n1541_33),
    .I0(\vdp_command_processor.ff_read_x_low [1]),
    .I1(\vdp_command_processor.ff_read_x_low [0]),
    .I2(n312_6) 
);
defparam n1541_s29.INIT=8'h70;
  LUT3 n1541_s30 (
    .F(n1541_34),
    .I0(n313_3),
    .I1(n1541_35),
    .I2(n1539_41) 
);
defparam n1541_s30.INIT=8'h53;
  LUT3 n1542_s29 (
    .F(n1542_33),
    .I0(n314_3),
    .I1(n1542_34),
    .I2(n1539_41) 
);
defparam n1542_s29.INIT=8'h53;
  LUT3 n1543_s30 (
    .F(n1543_36),
    .I0(ff_nx_tmp[7]),
    .I1(ff_nx_tmp[8]),
    .I2(n1544_34) 
);
defparam n1543_s30.INIT=8'h10;
  LUT3 n1543_s31 (
    .F(n1543_37),
    .I0(ff_nx_tmp[7]),
    .I1(ff_nx_tmp[8]),
    .I2(n1544_35) 
);
defparam n1543_s31.INIT=8'h80;
  LUT4 n1544_s28 (
    .F(n1544_34),
    .I0(ff_nx_tmp[4]),
    .I1(ff_nx_tmp[5]),
    .I2(ff_nx_tmp[6]),
    .I3(n1547_35) 
);
defparam n1544_s28.INIT=16'h0100;
  LUT4 n1544_s29 (
    .F(n1544_35),
    .I0(ff_nx_tmp[4]),
    .I1(ff_nx_tmp[5]),
    .I2(ff_nx_tmp[6]),
    .I3(n1546_35) 
);
defparam n1544_s29.INIT=16'h8000;
  LUT4 n1546_s28 (
    .F(n1546_34),
    .I0(w_current_vdp_command[7]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[6]),
    .I3(w_current_vdp_command[4]) 
);
defparam n1546_s28.INIT=16'h4000;
  LUT4 n1546_s29 (
    .F(n1546_35),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]),
    .I2(ff_nx_tmp[2]),
    .I3(ff_nx_tmp[3]) 
);
defparam n1546_s29.INIT=16'h8000;
  LUT4 n1546_s30 (
    .F(n1546_36),
    .I0(n1547_35),
    .I1(ff_nx_tmp[5]),
    .I2(ff_nx_tmp[4]),
    .I3(n1543_35) 
);
defparam n1546_s30.INIT=16'hF331;
  LUT4 n1547_s29 (
    .F(n1547_35),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]),
    .I2(ff_nx_tmp[2]),
    .I3(ff_nx_tmp[3]) 
);
defparam n1547_s29.INIT=16'h0001;
  LUT4 n1555_s29 (
    .F(n1555_33),
    .I0(ff_r40r41_nx[8]),
    .I1(ff_r40r41_nx[7]),
    .I2(n1557_33),
    .I3(ff_r40r41_nx[9]) 
);
defparam n1555_s29.INIT=16'h10EF;
  LUT3 n1555_s30 (
    .F(n1555_34),
    .I0(ff_r36r37_dx[8]),
    .I1(ff_r32r33_sx[8]),
    .I2(n1555_37) 
);
defparam n1555_s30.INIT=8'h53;
  LUT3 n1556_s28 (
    .F(n1556_32),
    .I0(ff_r36r37_dx[7]),
    .I1(ff_r32r33_sx[7]),
    .I2(n1555_37) 
);
defparam n1556_s28.INIT=8'h53;
  LUT2 n1556_s29 (
    .F(n1556_33),
    .I0(ff_r40r41_nx[7]),
    .I1(n1557_33) 
);
defparam n1556_s29.INIT=4'h4;
  LUT3 n1557_s28 (
    .F(n1557_32),
    .I0(ff_r36r37_dx[6]),
    .I1(ff_r32r33_sx[6]),
    .I2(n1555_37) 
);
defparam n1557_s28.INIT=8'hAC;
  LUT4 n1557_s29 (
    .F(n1557_33),
    .I0(ff_r40r41_nx[6]),
    .I1(ff_r40r41_nx[5]),
    .I2(ff_r40r41_nx[4]),
    .I3(n1560_33) 
);
defparam n1557_s29.INIT=16'h0100;
  LUT4 n1558_s28 (
    .F(n1558_32),
    .I0(ff_r40r41_nx[5]),
    .I1(ff_r40r41_nx[4]),
    .I2(n1560_33),
    .I3(ff_r40r41_nx[6]) 
);
defparam n1558_s28.INIT=16'h10EF;
  LUT3 n1558_s29 (
    .F(n1558_33),
    .I0(ff_r36r37_dx[5]),
    .I1(ff_r32r33_sx[5]),
    .I2(n1555_37) 
);
defparam n1558_s29.INIT=8'hAC;
  LUT3 n1559_s28 (
    .F(n1559_32),
    .I0(ff_r36r37_dx[4]),
    .I1(ff_r32r33_sx[4]),
    .I2(n1555_37) 
);
defparam n1559_s28.INIT=8'h53;
  LUT2 n1559_s29 (
    .F(n1559_33),
    .I0(ff_r40r41_nx[4]),
    .I1(n1560_33) 
);
defparam n1559_s29.INIT=4'h4;
  LUT3 n1560_s28 (
    .F(n1560_32),
    .I0(ff_r36r37_dx[3]),
    .I1(ff_r32r33_sx[3]),
    .I2(n1555_37) 
);
defparam n1560_s28.INIT=8'hAC;
  LUT4 n1560_s29 (
    .F(n1560_33),
    .I0(ff_r40r41_nx[3]),
    .I1(ff_r40r41_nx[2]),
    .I2(ff_r40r41_nx[1]),
    .I3(ff_r40r41_nx[0]) 
);
defparam n1560_s29.INIT=16'h0001;
  LUT4 n1561_s28 (
    .F(n1561_32),
    .I0(ff_r40r41_nx[2]),
    .I1(ff_r40r41_nx[1]),
    .I2(ff_r40r41_nx[0]),
    .I3(ff_r40r41_nx[3]) 
);
defparam n1561_s28.INIT=16'h01FE;
  LUT3 n1561_s29 (
    .F(n1561_33),
    .I0(ff_r36r37_dx[2]),
    .I1(ff_r32r33_sx[2]),
    .I2(n1555_37) 
);
defparam n1561_s29.INIT=8'hAC;
  LUT3 n1562_s28 (
    .F(n1562_32),
    .I0(ff_r36r37_dx[1]),
    .I1(ff_r32r33_sx[1]),
    .I2(n1555_37) 
);
defparam n1562_s28.INIT=8'h53;
  LUT2 n1562_s29 (
    .F(n1562_33),
    .I0(ff_r40r41_nx[1]),
    .I1(ff_r40r41_nx[0]) 
);
defparam n1562_s29.INIT=4'h1;
  LUT3 n1563_s29 (
    .F(n1563_33),
    .I0(ff_r36r37_dx[0]),
    .I1(ff_r32r33_sx[0]),
    .I2(n1555_37) 
);
defparam n1563_s29.INIT=8'hAC;
  LUT2 ff_r34r35_sy_9_s5 (
    .F(ff_r34r35_sy_9_9),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[5]) 
);
defparam ff_r34r35_sy_9_s5.INIT=4'h6;
  LUT4 ff_r34r35_sy_9_s6 (
    .F(ff_r34r35_sy_9_10),
    .I0(w_current_vdp_command[4]),
    .I1(ff_r34r35_sy_9_12),
    .I2(ff_r34r35_sy_9_13),
    .I3(ff_r34r35_sy_9_14) 
);
defparam ff_r34r35_sy_9_s6.INIT=16'h7303;
  LUT4 ff_r38r39_dy_9_s6 (
    .F(ff_r38r39_dy_9_11),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[5]),
    .I3(w_current_vdp_command[7]) 
);
defparam ff_r38r39_dy_9_s6.INIT=16'h1000;
  LUT2 ff_r38r39_dy_9_s7 (
    .F(ff_r38r39_dy_9_12),
    .I0(ff_state[1]),
    .I1(ff_state[0]) 
);
defparam ff_r38r39_dy_9_s7.INIT=4'h4;
  LUT4 ff_r38r39_dy_9_s8 (
    .F(ff_r38r39_dy_9_13),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]),
    .I2(w_vdpcmd_reg_num[2]),
    .I3(ff_r34r35_sy_9_24) 
);
defparam ff_r38r39_dy_9_s8.INIT=16'h8000;
  LUT4 ff_r38r39_dy_7_s5 (
    .F(ff_r38r39_dy_7_10),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]),
    .I2(w_vdpcmd_reg_num[2]),
    .I3(ff_r34r35_sy_9_24) 
);
defparam ff_r38r39_dy_7_s5.INIT=16'h4000;
  LUT4 ff_s8s9_sx_tmp_10_s8 (
    .F(ff_s8s9_sx_tmp_10_13),
    .I0(ff_state[1]),
    .I1(ff_s8s9_sx_tmp_10_19),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam ff_s8s9_sx_tmp_10_s8.INIT=16'h0CF5;
  LUT4 ff_s8s9_sx_tmp_10_s9 (
    .F(ff_s8s9_sx_tmp_10_14),
    .I0(ff_vdpcmd_start),
    .I1(ff_state[0]),
    .I2(n1544_33),
    .I3(ff_vram_wr_req_7) 
);
defparam ff_s8s9_sx_tmp_10_s9.INIT=16'hEF00;
  LUT3 ff_s8s9_sx_tmp_9_s8 (
    .F(ff_s8s9_sx_tmp_9_13),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_s8s9_sx_tmp[10]) 
);
defparam ff_s8s9_sx_tmp_9_s8.INIT=8'h10;
  LUT4 ff_nx_tmp_9_s9 (
    .F(ff_nx_tmp_9_14),
    .I0(n1574_31),
    .I1(ff_dx_tmp_9_14),
    .I2(ff_state[2]),
    .I3(ff_s2_tr_13) 
);
defparam ff_nx_tmp_9_s9.INIT=16'h0BBB;
  LUT4 ff_vram_wdata_7_s8 (
    .F(ff_vram_wdata_7_11),
    .I0(ff_vram_wdata_7_14),
    .I1(ff_r45_diy),
    .I2(ff_vram_wdata_7_15),
    .I3(\vdp_command_processor.ff_initializing ) 
);
defparam ff_vram_wdata_7_s8.INIT=16'h00F4;
  LUT2 ff_vram_wdata_7_s9 (
    .F(ff_vram_wdata_7_12),
    .I0(ff_state[1]),
    .I1(ff_vram_wdata_7_16) 
);
defparam ff_vram_wdata_7_s9.INIT=4'h4;
  LUT4 ff_vram_wdata_7_s10 (
    .F(ff_vram_wdata_7_13),
    .I0(ff_state_0_15),
    .I1(ff_r38r39_dy_9_12),
    .I2(n1543_35),
    .I3(ff_vram_wdata_7_29) 
);
defparam ff_vram_wdata_7_s10.INIT=16'h00F8;
  LUT4 ff_state_1_s10 (
    .F(ff_state_1_15),
    .I0(ff_vdpcmd_start),
    .I1(ff_state_0_15),
    .I2(ff_state[2]),
    .I3(ff_state[0]) 
);
defparam ff_state_1_s10.INIT=16'hCFFA;
  LUT2 ff_state_1_s11 (
    .F(ff_state_1_16),
    .I0(w_vdpcmd_vram_write_ack),
    .I1(ff_vram_wr_req) 
);
defparam ff_state_1_s11.INIT=4'h9;
  LUT4 ff_state_1_s12 (
    .F(ff_state_1_17),
    .I0(n3494_4),
    .I1(ff_s2_tr),
    .I2(ff_state[1]),
    .I3(n1544_33) 
);
defparam ff_state_1_s12.INIT=16'h8000;
  LUT4 ff_state_0_s9 (
    .F(ff_state_0_14),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam ff_state_0_s9.INIT=16'hFB1F;
  LUT2 ff_state_0_s10 (
    .F(ff_state_0_15),
    .I0(w_vdpcmd_vram_read_ack),
    .I1(w_vdpcmd_vram_read_req) 
);
defparam ff_state_0_s10.INIT=4'h9;
  LUT4 n1788_s14 (
    .F(n1788_19),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[4]),
    .I2(w_current_vdp_command[5]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1788_s14.INIT=16'hD388;
  LUT4 n1788_s16 (
    .F(n1788_21),
    .I0(ff_vram_wdata_7_16),
    .I1(n1574_31),
    .I2(ff_state[2]),
    .I3(ff_s2_ce_9) 
);
defparam n1788_s16.INIT=16'hFCA0;
  LUT3 n1574_s25 (
    .F(n1574_31),
    .I0(w_current_vdp_command[7]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[4]) 
);
defparam n1574_s25.INIT=8'h40;
  LUT2 n1790_s11 (
    .F(n1790_16),
    .I0(n1331_21),
    .I1(ff_state[0]) 
);
defparam n1790_s11.INIT=4'h4;
  LUT3 n1790_s13 (
    .F(n1790_18),
    .I0(n1790_20),
    .I1(n1790_21),
    .I2(n1790_22) 
);
defparam n1790_s13.INIT=8'h10;
  LUT3 n1790_s14 (
    .F(n1790_19),
    .I0(n1546_34),
    .I1(ff_state[1]),
    .I2(ff_state[0]) 
);
defparam n1790_s14.INIT=8'hB0;
  LUT4 n1789_s10 (
    .F(n1789_15),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[5]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1789_s10.INIT=16'hB433;
  LUT4 n1789_s11 (
    .F(n1789_16),
    .I0(n1790_21),
    .I1(n1789_18),
    .I2(ff_state[2]),
    .I3(n1789_19) 
);
defparam n1789_s11.INIT=16'h00BF;
  LUT4 n1789_s12 (
    .F(n1789_17),
    .I0(ff_r34r35_sy_9_12),
    .I1(n1234_3),
    .I2(ff_nx_tmp_9_20),
    .I3(n1789_20) 
);
defparam n1789_s12.INIT=16'h004F;
  LUT4 n1787_s10 (
    .F(n1787_15),
    .I0(w_current_vdp_command[5]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[4]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1787_s10.INIT=16'hFA0C;
  LUT4 n1787_s12 (
    .F(n1787_17),
    .I0(ff_state_0_15),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1787_s12.INIT=16'hAC30;
  LUT4 n1787_s13 (
    .F(n1787_18),
    .I0(n1574_31),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_s2_ce_9) 
);
defparam n1787_s13.INIT=16'hD000;
  LUT4 ff_r44_clr_7_s9 (
    .F(ff_r44_clr_7_14),
    .I0(ff_r44_clr_7_16),
    .I1(ff_state[3]),
    .I2(ff_state[2]),
    .I3(n3494_4) 
);
defparam ff_r44_clr_7_s9.INIT=16'h1F00;
  LUT4 n1535_s39 (
    .F(n1535_43),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]),
    .I2(n313_3),
    .I3(n1535_53) 
);
defparam n1535_s39.INIT=16'h823F;
  LUT4 n1535_s40 (
    .F(n1535_44),
    .I0(n1535_53),
    .I1(n313_3),
    .I2(ff_r46_cmr[0]),
    .I3(ff_r46_cmr[1]) 
);
defparam n1535_s40.INIT=16'hCCC5;
  LUT4 n1535_s41 (
    .F(n1535_45),
    .I0(ff_r46_cmr[1]),
    .I1(w_vdpcmd_vram_rdata[7]),
    .I2(ff_r46_cmr[0]),
    .I3(n1535_49) 
);
defparam n1535_s41.INIT=16'h28CF;
  LUT4 n1535_s42 (
    .F(n1535_46),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]),
    .I2(n315_9),
    .I3(n1535_50) 
);
defparam n1535_s42.INIT=16'h823F;
  LUT3 n1535_s43 (
    .F(n1535_47),
    .I0(n1539_41),
    .I1(n575_15),
    .I2(ff_r38r39_dy_9_11) 
);
defparam n1535_s43.INIT=8'h07;
  LUT4 n1536_s40 (
    .F(n1536_44),
    .I0(n1536_52),
    .I1(n1536_53),
    .I2(ff_r46_cmr[0]),
    .I3(n316_9) 
);
defparam n1536_s40.INIT=16'hC073;
  LUT3 n1536_s41 (
    .F(n1536_45),
    .I0(\vdp_command_processor.ff_col_mask [7]),
    .I1(w_vdp_enable),
    .I2(n1536_54) 
);
defparam n1536_s41.INIT=8'h0E;
  LUT4 n1536_s42 (
    .F(n1536_46),
    .I0(n1536_55),
    .I1(n1536_56),
    .I2(n1536_57),
    .I3(w_vdp_mode_is_highres) 
);
defparam n1536_s42.INIT=16'h0EEE;
  LUT4 n1536_s43 (
    .F(n1536_47),
    .I0(w_vdpcmd_vram_wdata[1]),
    .I1(w_vdpcmd_vram_wdata[0]),
    .I2(n225_6),
    .I3(ff_r46_cmr[3]) 
);
defparam n1536_s43.INIT=16'h1F00;
  LUT4 n1536_s44 (
    .F(n1536_48),
    .I0(ff_r46_cmr[0]),
    .I1(n1536_64),
    .I2(ff_r46_cmr[1]),
    .I3(n314_3) 
);
defparam n1536_s44.INIT=16'h7CC4;
  LUT4 n1536_s45 (
    .F(n1536_49),
    .I0(n1536_64),
    .I1(n314_3),
    .I2(ff_r46_cmr[0]),
    .I3(ff_r46_cmr[1]) 
);
defparam n1536_s45.INIT=16'h333A;
  LUT4 n1536_s46 (
    .F(n1536_50),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]),
    .I2(n1536_56),
    .I3(ff_r46_cmr[2]) 
);
defparam n1536_s46.INIT=16'hFE2F;
  LUT4 n1536_s47 (
    .F(n1536_51),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]),
    .I2(ff_r46_cmr[2]),
    .I3(n1536_56) 
);
defparam n1536_s47.INIT=16'hE7FC;
  LUT4 n1537_s35 (
    .F(n1537_39),
    .I0(ff_r46_cmr[2]),
    .I1(ff_r46_cmr[0]),
    .I2(ff_r46_cmr[1]),
    .I3(n1537_40) 
);
defparam n1537_s35.INIT=16'h6235;
  LUT4 n1538_s36 (
    .F(n1538_40),
    .I0(ff_r46_cmr[1]),
    .I1(n318_10),
    .I2(ff_r46_cmr[0]),
    .I3(n1538_41) 
);
defparam n1538_s36.INIT=16'h28CF;
  LUT4 n1539_s34 (
    .F(n1539_38),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]),
    .I2(ff_r46_cmr[2]),
    .I3(n1536_55) 
);
defparam n1539_s34.INIT=16'hE7FC;
  LUT4 n1539_s35 (
    .F(n1539_39),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]),
    .I2(n1536_55),
    .I3(ff_r46_cmr[2]) 
);
defparam n1539_s35.INIT=16'hFE2F;
  LUT3 n1539_s36 (
    .F(n1539_40),
    .I0(w_vdpcmd_vram_wdata[3]),
    .I1(w_vdpcmd_vram_rdata[3]),
    .I2(ff_r38r39_dy_9_11) 
);
defparam n1539_s36.INIT=8'hAC;
  LUT4 n1539_s37 (
    .F(n1539_41),
    .I0(w_current_vdp_command[5]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[4]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1539_s37.INIT=16'h1000;
  LUT3 n1540_s31 (
    .F(n1540_35),
    .I0(w_vdpcmd_vram_rdata[2]),
    .I1(w_vdpcmd_vram_wdata[2]),
    .I2(ff_r38r39_dy_9_11) 
);
defparam n1540_s31.INIT=8'hCA;
  LUT3 n1541_s31 (
    .F(n1541_35),
    .I0(w_vdpcmd_vram_wdata[1]),
    .I1(w_vdpcmd_vram_rdata[1]),
    .I2(ff_r38r39_dy_9_11) 
);
defparam n1541_s31.INIT=8'hAC;
  LUT3 n1542_s30 (
    .F(n1542_34),
    .I0(w_vdpcmd_vram_wdata[0]),
    .I1(w_vdpcmd_vram_rdata[0]),
    .I2(ff_r38r39_dy_9_11) 
);
defparam n1542_s30.INIT=8'hAC;
  LUT3 ff_r34r35_sy_9_s8 (
    .F(ff_r34r35_sy_9_12),
    .I0(ff_dx_tmp[8]),
    .I1(ff_r34r35_sy_9_15),
    .I2(ff_r34r35_sy_9_16) 
);
defparam ff_r34r35_sy_9_s8.INIT=8'h0B;
  LUT4 ff_r34r35_sy_9_s9 (
    .F(ff_r34r35_sy_9_13),
    .I0(n190_5),
    .I1(ff_r34r35_sy_9_17),
    .I2(w_current_vdp_command[4]),
    .I3(w_current_vdp_command[5]) 
);
defparam ff_r34r35_sy_9_s9.INIT=16'h35F3;
  LUT4 ff_r34r35_sy_9_s10 (
    .F(ff_r34r35_sy_9_14),
    .I0(ff_r34r35_sy_9_18),
    .I1(ff_r34r35_sy_9_19),
    .I2(ff_r34r35_sy_9_20),
    .I3(ff_r34r35_sy_9_17) 
);
defparam ff_r34r35_sy_9_s10.INIT=16'hEEE0;
  LUT4 ff_r38r39_dy_9_s10 (
    .F(ff_r38r39_dy_9_15),
    .I0(ff_s8s9_sx_tmp_9_13),
    .I1(ff_s8s9_sx_tmp_10_17),
    .I2(ff_r45_mm),
    .I3(ff_state[2]) 
);
defparam ff_r38r39_dy_9_s10.INIT=16'hF53F;
  LUT4 ff_vram_wdata_7_s11 (
    .F(ff_vram_wdata_7_14),
    .I0(ff_r38r39_dy[2]),
    .I1(ff_vram_wdata_7_18),
    .I2(ff_vram_wdata_7_19),
    .I3(ff_vram_wdata_7_20) 
);
defparam ff_vram_wdata_7_s11.INIT=16'h00BF;
  LUT4 ff_vram_wdata_7_s12 (
    .F(ff_vram_wdata_7_15),
    .I0(ff_r42r43_ny[1]),
    .I1(ff_r42r43_ny[0]),
    .I2(ff_vram_wdata_7_21),
    .I3(n1806_5) 
);
defparam ff_vram_wdata_7_s12.INIT=16'h4000;
  LUT4 ff_vram_wdata_7_s13 (
    .F(ff_vram_wdata_7_16),
    .I0(ff_r34r35_sy_9_16),
    .I1(ff_vram_wdata_7_22),
    .I2(n1234_3),
    .I3(ff_state[0]) 
);
defparam ff_vram_wdata_7_s13.INIT=16'hE000;
  LUT3 n1790_s15 (
    .F(n1790_20),
    .I0(ff_r45_eq),
    .I1(n709_3),
    .I2(ff_state[1]) 
);
defparam n1790_s15.INIT=8'h90;
  LUT4 n1790_s16 (
    .F(n1790_21),
    .I0(w_current_vdp_command[7]),
    .I1(w_current_vdp_command[4]),
    .I2(w_current_vdp_command[6]),
    .I3(ff_state[0]) 
);
defparam n1790_s16.INIT=16'h00EF;
  LUT4 n1790_s17 (
    .F(n1790_22),
    .I0(w_current_vdp_command[5]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_r38r39_dy_9_11) 
);
defparam n1790_s17.INIT=16'hC0CD;
  LUT2 n1789_s13 (
    .F(n1789_18),
    .I0(n1539_41),
    .I1(ff_r38r39_dy_9_11) 
);
defparam n1789_s13.INIT=4'h1;
  LUT4 n1789_s14 (
    .F(n1789_19),
    .I0(ff_state[0]),
    .I1(w_current_vdp_command[6]),
    .I2(ff_state[2]),
    .I3(ff_state[1]) 
);
defparam n1789_s14.INIT=16'hF400;
  LUT4 n1789_s15 (
    .F(n1789_20),
    .I0(ff_state_0_15),
    .I1(ff_state[1]),
    .I2(n1789_21),
    .I3(n1537_32) 
);
defparam n1789_s15.INIT=16'h2C00;
  LUT4 ff_r44_clr_7_s11 (
    .F(ff_r44_clr_7_16),
    .I0(ff_r38r39_dy_9_11),
    .I1(ff_state_0_15),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam ff_r44_clr_7_s11.INIT=16'h08C0;
  LUT4 n1535_s45 (
    .F(n1535_49),
    .I0(ff_r46_cmr[2]),
    .I1(ff_r46_cmr[0]),
    .I2(ff_r46_cmr[1]),
    .I3(n1536_55) 
);
defparam n1535_s45.INIT=16'h6235;
  LUT4 n1535_s46 (
    .F(n1535_50),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]),
    .I2(ff_r46_cmr[2]),
    .I3(n1535_51) 
);
defparam n1535_s46.INIT=16'h2F30;
  LUT3 n1536_s48 (
    .F(n1536_52),
    .I0(\vdp_command_processor.ff_col_mask [7]),
    .I1(w_vdp_enable),
    .I2(w_vdpcmd_vram_wdata[6]) 
);
defparam n1536_s48.INIT=8'hE0;
  LUT3 n1536_s49 (
    .F(n1536_53),
    .I0(ff_r46_cmr[2]),
    .I1(ff_r46_cmr[1]),
    .I2(n1536_52) 
);
defparam n1536_s49.INIT=8'h41;
  LUT4 n1536_s50 (
    .F(n1536_54),
    .I0(w_vdpcmd_vram_wdata[4]),
    .I1(w_vdpcmd_vram_wdata[5]),
    .I2(w_vdpcmd_vram_wdata[6]),
    .I3(w_vdpcmd_vram_wdata[7]) 
);
defparam n1536_s50.INIT=16'h0001;
  LUT3 n1536_s51 (
    .F(n1536_55),
    .I0(\vdp_command_processor.ff_col_mask [3]),
    .I1(w_vdp_enable),
    .I2(w_vdpcmd_vram_wdata[3]) 
);
defparam n1536_s51.INIT=8'hE0;
  LUT3 n1536_s52 (
    .F(n1536_56),
    .I0(\vdp_command_processor.ff_col_mask [3]),
    .I1(w_vdp_enable),
    .I2(w_vdpcmd_vram_wdata[2]) 
);
defparam n1536_s52.INIT=8'hE0;
  LUT4 n1536_s53 (
    .F(n1536_57),
    .I0(w_current_vdp_command[7]),
    .I1(w_current_vdp_command[6]),
    .I2(reg_r0_disp_mode[1]),
    .I3(w_vdp_enable) 
);
defparam n1536_s53.INIT=16'h0700;
  LUT3 n1537_s36 (
    .F(n1537_40),
    .I0(\vdp_command_processor.ff_col_mask [7]),
    .I1(w_vdp_enable),
    .I2(w_vdpcmd_vram_wdata[5]) 
);
defparam n1537_s36.INIT=8'hE0;
  LUT4 n1538_s37 (
    .F(n1538_41),
    .I0(ff_r46_cmr[2]),
    .I1(ff_r46_cmr[0]),
    .I2(ff_r46_cmr[1]),
    .I3(n1538_42) 
);
defparam n1538_s37.INIT=16'h6235;
  LUT3 ff_r34r35_sy_9_s11 (
    .F(ff_r34r35_sy_9_15),
    .I0(\vdp_command_processor.maxxmask [0]),
    .I1(w_vdp_mode_is_highres),
    .I2(w_vdp_enable) 
);
defparam ff_r34r35_sy_9_s11.INIT=8'h3A;
  LUT4 ff_r34r35_sy_9_s12 (
    .F(ff_r34r35_sy_9_16),
    .I0(\vdp_command_processor.maxxmask [1]),
    .I1(w_vdp_mode_is_highres),
    .I2(ff_dx_tmp[9]),
    .I3(w_vdp_enable) 
);
defparam ff_r34r35_sy_9_s12.INIT=16'h0C0A;
  LUT4 ff_r34r35_sy_9_s13 (
    .F(ff_r34r35_sy_9_17),
    .I0(ff_r34r35_sy_9_21),
    .I1(n1547_35),
    .I2(ff_r34r35_sy_9_22),
    .I3(w_current_vdp_command[7]) 
);
defparam ff_r34r35_sy_9_s13.INIT=16'h7F00;
  LUT4 ff_r34r35_sy_9_s14 (
    .F(ff_r34r35_sy_9_18),
    .I0(\vdp_command_processor.maxxmask [0]),
    .I1(w_vdp_mode_is_highres),
    .I2(ff_s8s9_sx_tmp[8]),
    .I3(w_vdp_enable) 
);
defparam ff_r34r35_sy_9_s14.INIT=16'h030A;
  LUT4 ff_r34r35_sy_9_s15 (
    .F(ff_r34r35_sy_9_19),
    .I0(\vdp_command_processor.maxxmask [1]),
    .I1(w_vdp_mode_is_highres),
    .I2(ff_s8s9_sx_tmp[9]),
    .I3(w_vdp_enable) 
);
defparam ff_r34r35_sy_9_s15.INIT=16'h0C0A;
  LUT3 ff_r34r35_sy_9_s16 (
    .F(ff_r34r35_sy_9_20),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[6]) 
);
defparam ff_r34r35_sy_9_s16.INIT=8'h40;
  LUT4 ff_vram_wdata_7_s15 (
    .F(ff_vram_wdata_7_18),
    .I0(ff_r38r39_dy[0]),
    .I1(ff_r38r39_dy[1]),
    .I2(ff_r38r39_dy[6]),
    .I3(ff_vram_wdata_7_24) 
);
defparam ff_vram_wdata_7_s15.INIT=16'h0100;
  LUT4 ff_vram_wdata_7_s16 (
    .F(ff_vram_wdata_7_19),
    .I0(ff_r38r39_dy[3]),
    .I1(ff_r38r39_dy[4]),
    .I2(ff_r38r39_dy[5]),
    .I3(ff_r38r39_dy_9_11) 
);
defparam ff_vram_wdata_7_s16.INIT=16'h0001;
  LUT4 ff_vram_wdata_7_s17 (
    .F(ff_vram_wdata_7_20),
    .I0(ff_r34r35_sy[6]),
    .I1(ff_vram_wdata_7_25),
    .I2(ff_vram_wdata_7_26),
    .I3(ff_vram_wdata_7_27) 
);
defparam ff_vram_wdata_7_s17.INIT=16'h4000;
  LUT4 ff_vram_wdata_7_s18 (
    .F(ff_vram_wdata_7_21),
    .I0(ff_r42r43_ny[6]),
    .I1(ff_r42r43_ny[7]),
    .I2(ff_r42r43_ny[8]),
    .I3(ff_r42r43_ny[9]) 
);
defparam ff_vram_wdata_7_s18.INIT=16'h0001;
  LUT4 ff_vram_wdata_7_s19 (
    .F(ff_vram_wdata_7_22),
    .I0(\vdp_command_processor.maxxmask [0]),
    .I1(w_vdp_mode_is_highres),
    .I2(ff_dx_tmp[8]),
    .I3(w_vdp_enable) 
);
defparam ff_vram_wdata_7_s19.INIT=16'h030A;
  LUT4 ff_vram_wdata_7_s20 (
    .F(ff_vram_wdata_7_23),
    .I0(w_current_vdp_command[5]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[4]),
    .I3(w_current_vdp_command[7]) 
);
defparam ff_vram_wdata_7_s20.INIT=16'hFA3F;
  LUT4 n1789_s16 (
    .F(n1789_21),
    .I0(w_current_vdp_command[5]),
    .I1(ff_state[1]),
    .I2(n1574_31),
    .I3(ff_state[0]) 
);
defparam n1789_s16.INIT=16'hBF00;
  LUT3 n1535_s47 (
    .F(n1535_51),
    .I0(\vdp_command_processor.ff_col_mask [7]),
    .I1(w_vdp_enable),
    .I2(w_vdpcmd_vram_wdata[7]) 
);
defparam n1535_s47.INIT=8'hE0;
  LUT3 n1538_s38 (
    .F(n1538_42),
    .I0(\vdp_command_processor.ff_col_mask [7]),
    .I1(w_vdp_enable),
    .I2(w_vdpcmd_vram_wdata[4]) 
);
defparam n1538_s38.INIT=8'hE0;
  LUT3 ff_r34r35_sy_9_s17 (
    .F(ff_r34r35_sy_9_21),
    .I0(ff_nx_tmp[4]),
    .I1(ff_nx_tmp[5]),
    .I2(ff_nx_tmp[6]) 
);
defparam ff_r34r35_sy_9_s17.INIT=8'h01;
  LUT3 ff_r34r35_sy_9_s18 (
    .F(ff_r34r35_sy_9_22),
    .I0(ff_nx_tmp[7]),
    .I1(ff_nx_tmp[8]),
    .I2(ff_nx_tmp[9]) 
);
defparam ff_r34r35_sy_9_s18.INIT=8'h01;
  LUT3 ff_vram_wdata_7_s21 (
    .F(ff_vram_wdata_7_24),
    .I0(ff_r38r39_dy[7]),
    .I1(ff_r38r39_dy[8]),
    .I2(ff_r38r39_dy[9]) 
);
defparam ff_vram_wdata_7_s21.INIT=8'h01;
  LUT3 ff_vram_wdata_7_s22 (
    .F(ff_vram_wdata_7_25),
    .I0(ff_r34r35_sy[7]),
    .I1(ff_r34r35_sy[8]),
    .I2(ff_r34r35_sy[9]) 
);
defparam ff_vram_wdata_7_s22.INIT=8'h01;
  LUT4 ff_vram_wdata_7_s23 (
    .F(ff_vram_wdata_7_26),
    .I0(ff_r34r35_sy[2]),
    .I1(ff_r34r35_sy[3]),
    .I2(ff_r34r35_sy[4]),
    .I3(ff_r34r35_sy[5]) 
);
defparam ff_vram_wdata_7_s23.INIT=16'h0001;
  LUT4 ff_vram_wdata_7_s24 (
    .F(ff_vram_wdata_7_27),
    .I0(ff_r34r35_sy[0]),
    .I1(ff_r34r35_sy[1]),
    .I2(w_current_vdp_command[4]),
    .I3(w_current_vdp_command[5]) 
);
defparam ff_vram_wdata_7_s24.INIT=16'h0110;
  LUT4 ff_s8s9_sx_tmp_9_s9 (
    .F(ff_s8s9_sx_tmp_9_15),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_s8s9_sx_tmp[10]),
    .I3(ff_s2_ce_10) 
);
defparam ff_s8s9_sx_tmp_9_s9.INIT=16'hEF00;
  LUT4 n1536_s55 (
    .F(n1536_60),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(\vdp_command_processor.ff_read_x_low [1]),
    .I2(w_vdpcmd_vram_rdata[6]),
    .I3(n227_7) 
);
defparam n1536_s55.INIT=16'h1F00;
  LUT4 n1536_s56 (
    .F(n1536_62),
    .I0(ff_r46_cmr[2]),
    .I1(\vdp_command_processor.ff_col_mask [7]),
    .I2(w_vdp_enable),
    .I3(w_vdpcmd_vram_wdata[6]) 
);
defparam n1536_s56.INIT=16'hA955;
  LUT4 n1538_s39 (
    .F(n1538_44),
    .I0(\vdp_command_processor.ff_read_x_low [1]),
    .I1(\vdp_command_processor.ff_read_x_low [0]),
    .I2(w_vdpcmd_vram_rdata[4]),
    .I3(n227_7) 
);
defparam n1538_s39.INIT=16'h4F00;
  LUT4 n1537_s37 (
    .F(n1537_42),
    .I0(\vdp_command_processor.ff_read_x_low [1]),
    .I1(\vdp_command_processor.ff_read_x_low [0]),
    .I2(n227_7),
    .I3(n311_4) 
);
defparam n1537_s37.INIT=16'h00BF;
  LUT4 ff_dx_tmp_9_s8 (
    .F(ff_dx_tmp_9_14),
    .I0(w_vdpcmd_vram_write_ack),
    .I1(ff_vram_wr_req),
    .I2(n1537_32),
    .I3(ff_s2_ce_9) 
);
defparam ff_dx_tmp_9_s8.INIT=16'h9000;
  LUT4 ff_s8s9_sx_tmp_10_s11 (
    .F(ff_s8s9_sx_tmp_10_17),
    .I0(w_vdpcmd_vram_write_ack),
    .I1(ff_vram_wr_req),
    .I2(n1546_34),
    .I3(ff_s2_ce_9) 
);
defparam ff_s8s9_sx_tmp_10_s11.INIT=16'h9000;
  LUT4 n1646_s5 (
    .F(n1646_11),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[0]),
    .I2(w_vdpcmd_reg_num[1]),
    .I3(ff_r42r43_ny_9_17) 
);
defparam n1646_s5.INIT=16'h0200;
  LUT4 ff_nx_tmp_9_s10 (
    .F(ff_nx_tmp_9_16),
    .I0(ff_nx_tmp_9_22),
    .I1(\vdp_command_processor.ff_initializing ),
    .I2(ff_r34r35_sy_9_10),
    .I3(ff_nx_tmp_9_12) 
);
defparam ff_nx_tmp_9_s10.INIT=16'h5700;
  LUT4 ff_s2_tr_s6 (
    .F(ff_s2_tr_11),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_s2_tr_13),
    .I3(ff_state[2]) 
);
defparam ff_s2_tr_s6.INIT=16'hF044;
  LUT4 ff_vram_wr_req_s5 (
    .F(ff_vram_wr_req_10),
    .I0(n1537_32),
    .I1(ff_vram_wr_req_7),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_vram_wr_req_s5.INIT=16'h0800;
  LUT3 n1810_s2 (
    .F(n1810_6),
    .I0(ff_r42r43_ny[2]),
    .I1(ff_r42r43_ny[0]),
    .I2(ff_r42r43_ny[1]) 
);
defparam n1810_s2.INIT=8'h01;
  LUT4 n1809_s2 (
    .F(n1809_6),
    .I0(ff_r42r43_ny[2]),
    .I1(ff_r42r43_ny[3]),
    .I2(ff_r42r43_ny[0]),
    .I3(ff_r42r43_ny[1]) 
);
defparam n1809_s2.INIT=16'h0001;
  LUT3 n1807_s2 (
    .F(n1807_6),
    .I0(ff_r42r43_ny[0]),
    .I1(ff_r42r43_ny[1]),
    .I2(n1806_5) 
);
defparam n1807_s2.INIT=8'h10;
  LUT4 n1806_s3 (
    .F(n1806_7),
    .I0(ff_r42r43_ny[6]),
    .I1(ff_r42r43_ny[0]),
    .I2(ff_r42r43_ny[1]),
    .I3(n1806_5) 
);
defparam n1806_s3.INIT=16'h0100;
  LUT3 n1536_s57 (
    .F(n1536_64),
    .I0(w_vdpcmd_vram_wdata[0]),
    .I1(w_vdp_enable),
    .I2(ff_pre_x_cnt_start1[5]) 
);
defparam n1536_s57.INIT=8'hA8;
  LUT3 n1535_s48 (
    .F(n1535_53),
    .I0(w_vdpcmd_vram_wdata[1]),
    .I1(w_vdp_enable),
    .I2(ff_pre_x_cnt_start1[5]) 
);
defparam n1535_s48.INIT=8'hA8;
  LUT3 n1533_s26 (
    .F(n1533_31),
    .I0(w_vdp_enable),
    .I1(ff_pre_x_cnt_start1[5]),
    .I2(ff_s2_ce) 
);
defparam n1533_s26.INIT=8'h10;
  LUT4 ff_r46_cmr_7_s6 (
    .F(ff_r46_cmr_7_9),
    .I0(ff_vdpcmd_start_13),
    .I1(ff_s2_ce_10),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_r46_cmr_7_s6.INIT=16'h8000;
  LUT3 n1787_s14 (
    .F(n1787_20),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]) 
);
defparam n1787_s14.INIT=8'h10;
  LUT4 ff_s2_tr_s7 (
    .F(ff_s2_tr_13),
    .I0(ff_state_0_15),
    .I1(ff_r38r39_dy_9_11),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam ff_s2_tr_s7.INIT=16'h0800;
  LUT4 ff_r38r39_dy_9_s11 (
    .F(ff_r38r39_dy_9_17),
    .I0(ff_state[2]),
    .I1(ff_r38r39_dy_9_11),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam ff_r38r39_dy_9_s11.INIT=16'h0100;
  LUT4 n1555_s32 (
    .F(n1555_37),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[6]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1555_s32.INIT=16'h4000;
  LUT3 n172_s2 (
    .F(n172_6),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[7]),
    .I2(n190_4) 
);
defparam n172_s2.INIT=8'h80;
  LUT4 n189_s2 (
    .F(n189_8),
    .I0(n227_7),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[7]),
    .I3(ff_r45_dix) 
);
defparam n189_s2.INIT=16'hFF80;
  LUT3 n191_s2 (
    .F(n191_8),
    .I0(n575_15),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[7]) 
);
defparam n191_s2.INIT=8'h7F;
  LUT3 n192_s3 (
    .F(n192_9),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[7]),
    .I2(n575_15) 
);
defparam n192_s3.INIT=8'h8F;
  LUT4 ff_nx_tmp_9_s12 (
    .F(ff_nx_tmp_9_20),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam ff_nx_tmp_9_s12.INIT=16'h0800;
  LUT3 n1790_s18 (
    .F(n1790_24),
    .I0(ff_vram_wdata_7_16),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam n1790_s18.INIT=8'h40;
  LUT4 ff_s8s9_sx_tmp_10_s12 (
    .F(ff_s8s9_sx_tmp_10_19),
    .I0(w_vdpcmd_vram_read_ack),
    .I1(w_vdpcmd_vram_read_req),
    .I2(n1790_20),
    .I3(ff_state[0]) 
);
defparam ff_s8s9_sx_tmp_10_s12.INIT=16'h0900;
  LUT4 n1788_s17 (
    .F(n1788_23),
    .I0(w_vdpcmd_vram_read_ack),
    .I1(w_vdpcmd_vram_read_req),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1788_s17.INIT=16'h66F0;
  LUT4 ff_state_0_s11 (
    .F(ff_state_0_17),
    .I0(ff_state_0_14),
    .I1(n3494_4),
    .I2(w_vdpcmd_vram_read_ack),
    .I3(w_vdpcmd_vram_read_req) 
);
defparam ff_state_0_s11.INIT=16'h0440;
  LUT4 n1540_s32 (
    .F(n1540_37),
    .I0(n1536_40),
    .I1(n312_6),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1540_s32.INIT=16'h0D00;
  LUT4 n1539_s38 (
    .F(n1539_43),
    .I0(n1539_35),
    .I1(n1539_36),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1539_s38.INIT=16'h0D00;
  LUT4 n1538_s40 (
    .F(n1538_46),
    .I0(n575_15),
    .I1(n1538_38),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1538_s40.INIT=16'h0E00;
  LUT4 n1550_s27 (
    .F(n1550_34),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1550_s27.INIT=16'h7EE7;
  LUT4 n1548_s28 (
    .F(n1548_35),
    .I0(ff_nx_tmp[4]),
    .I1(n1547_35),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1548_s28.INIT=16'h0990;
  LUT4 n1545_s28 (
    .F(n1545_35),
    .I0(ff_nx_tmp[7]),
    .I1(n1544_34),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1545_s28.INIT=16'h0990;
  LUT4 n2632_s3 (
    .F(n2632_7),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[2]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n2632_s3.INIT=16'hFEFF;
  LUT4 ff_r42r43_ny_9_s9 (
    .F(ff_r42r43_ny_9_15),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam ff_r42r43_ny_9_s9.INIT=16'h0100;
  LUT3 ff_vdpcmd_start_s6 (
    .F(ff_vdpcmd_start_11),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam ff_vdpcmd_start_s6.INIT=8'h01;
  LUT4 ff_state_2_s10 (
    .F(ff_state_2_15),
    .I0(ff_vdpcmd_start),
    .I1(n3494_4),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam ff_state_2_s10.INIT=16'h0004;
  LUT3 ff_nx_tmp_9_s13 (
    .F(ff_nx_tmp_9_22),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam ff_nx_tmp_9_s13.INIT=8'h02;
  LUT3 n312_s2 (
    .F(n312_6),
    .I0(n313_5),
    .I1(reg_r1_disp_mode[1]),
    .I2(reg_r1_disp_mode[0]) 
);
defparam n312_s2.INIT=8'h01;
  LUT4 n315_s3 (
    .F(n315_9),
    .I0(n318_8),
    .I1(reg_r1_disp_mode[1]),
    .I2(reg_r1_disp_mode[0]),
    .I3(w_vdpcmd_vram_rdata[7]) 
);
defparam n315_s3.INIT=16'hFE00;
  LUT4 n316_s3 (
    .F(n316_9),
    .I0(n318_8),
    .I1(reg_r1_disp_mode[1]),
    .I2(reg_r1_disp_mode[0]),
    .I3(w_vdpcmd_vram_rdata[6]) 
);
defparam n316_s3.INIT=16'hFE00;
  LUT4 n318_s4 (
    .F(n318_10),
    .I0(n318_8),
    .I1(reg_r1_disp_mode[1]),
    .I2(reg_r1_disp_mode[0]),
    .I3(w_vdpcmd_vram_rdata[4]) 
);
defparam n318_s4.INIT=16'hFE00;
  LUT4 n196_s4 (
    .F(n196_11),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[7]),
    .I2(reg_r0_disp_mode[1]),
    .I3(w_vdp_mode_is_highres) 
);
defparam n196_s4.INIT=16'hF8FF;
  LUT4 n1976_s5 (
    .F(n1976_9),
    .I0(n1786_7),
    .I1(reg_r0_disp_mode[3]),
    .I2(reg_r0_disp_mode[1]),
    .I3(w_vdp_mode_is_highres) 
);
defparam n1976_s5.INIT=16'hD0DD;
  LUT4 n1977_s3 (
    .F(n1977_7),
    .I0(reg_r0_disp_mode[1]),
    .I1(w_vdp_mode_is_highres),
    .I2(n1977_4),
    .I3(n1977_5) 
);
defparam n1977_s3.INIT=16'h04FF;
  LUT3 n1547_s30 (
    .F(n1547_37),
    .I0(ff_state[3]),
    .I1(ff_state[0]),
    .I2(n1546_34) 
);
defparam n1547_s30.INIT=8'h45;
  LUT4 n1561_s30 (
    .F(n1561_35),
    .I0(n1561_32),
    .I1(n1561_33),
    .I2(ff_state[0]),
    .I3(n1546_34) 
);
defparam n1561_s30.INIT=16'h3A33;
  LUT4 n1558_s30 (
    .F(n1558_35),
    .I0(n1558_32),
    .I1(n1558_33),
    .I2(ff_state[0]),
    .I3(n1546_34) 
);
defparam n1558_s30.INIT=16'h3A33;
  LUT4 n1555_s33 (
    .F(n1555_39),
    .I0(n1555_33),
    .I1(n1555_34),
    .I2(ff_state[0]),
    .I3(n1546_34) 
);
defparam n1555_s33.INIT=16'hCACC;
  LUT4 \vdp_command_processor.ff_current_y_9_s3  (
    .F(\vdp_command_processor.ff_current_y_9_9 ),
    .I0(w_vdp_enable),
    .I1(n1967_6),
    .I2(ff_state[0]),
    .I3(ff_vdpcmd_start_13) 
);
defparam \vdp_command_processor.ff_current_y_9_s3 .INIT=16'h0200;
  LUT3 ff_r44_clr_7_s12 (
    .F(ff_r44_clr_7_18),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(ff_state[3]) 
);
defparam ff_r44_clr_7_s12.INIT=8'h90;
  LUT4 ff_r38r39_dy_9_s12 (
    .F(ff_r38r39_dy_9_19),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(ff_state[3]),
    .I3(ff_r38r39_dy_9_15) 
);
defparam ff_r38r39_dy_9_s12.INIT=16'h9000;
  LUT3 ff_r42r43_ny_9_s10 (
    .F(ff_r42r43_ny_9_17),
    .I0(w_vdpcmd_reg_num[3]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam ff_r42r43_ny_9_s10.INIT=8'h28;
  LUT3 ff_r34r35_sy_9_s19 (
    .F(ff_r34r35_sy_9_24),
    .I0(w_vdpcmd_reg_num[3]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam ff_r34r35_sy_9_s19.INIT=8'h14;
  LUT4 ff_r44_clr_1_s8 (
    .F(ff_r44_clr_1_14),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam ff_r44_clr_1_s8.INIT=16'hB00B;
  LUT3 ff_s2_tr_s8 (
    .F(ff_s2_tr_15),
    .I0(ff_state[3]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam ff_s2_tr_s8.INIT=8'h41;
  LUT4 ff_vdpcmd_start_s7 (
    .F(ff_vdpcmd_start_13),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(w_vdpcmd_tr_clr_ack),
    .I3(w_vdpcmd_tr_clr_req) 
);
defparam ff_vdpcmd_start_s7.INIT=16'h9009;
  LUT4 n1527_s33 (
    .F(n1527_38),
    .I0(ff_state[3]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack),
    .I3(ff_state[2]) 
);
defparam n1527_s33.INIT=16'h4100;
  LUT3 n1778_s2 (
    .F(n1778_8),
    .I0(w_vdpcmd_reg_data[7]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1778_s2.INIT=8'h28;
  LUT3 n1779_s2 (
    .F(n1779_8),
    .I0(w_vdpcmd_reg_data[6]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1779_s2.INIT=8'h28;
  LUT3 n1780_s2 (
    .F(n1780_8),
    .I0(w_vdpcmd_reg_data[5]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1780_s2.INIT=8'h28;
  LUT3 n1781_s2 (
    .F(n1781_8),
    .I0(w_vdpcmd_reg_data[4]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1781_s2.INIT=8'h28;
  LUT3 n1782_s2 (
    .F(n1782_8),
    .I0(w_vdpcmd_reg_data[3]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1782_s2.INIT=8'h28;
  LUT3 n1783_s2 (
    .F(n1783_8),
    .I0(w_vdpcmd_reg_data[2]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1783_s2.INIT=8'h28;
  LUT3 n1784_s2 (
    .F(n1784_8),
    .I0(w_vdpcmd_reg_data[1]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1784_s2.INIT=8'h28;
  LUT3 n1785_s2 (
    .F(n1785_8),
    .I0(w_vdpcmd_reg_data[0]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1785_s2.INIT=8'h28;
  LUT4 n1852_s1 (
    .F(n1852_5),
    .I0(n1419_1),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1852_s1.INIT=16'hACCA;
  LUT4 n1851_s1 (
    .F(n1851_5),
    .I0(n1418_1),
    .I1(w_vdpcmd_reg_data[1]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1851_s1.INIT=16'hACCA;
  LUT4 n1850_s1 (
    .F(n1850_5),
    .I0(n1417_1),
    .I1(w_vdpcmd_reg_data[2]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1850_s1.INIT=16'hACCA;
  LUT4 n1849_s1 (
    .F(n1849_5),
    .I0(n1416_1),
    .I1(w_vdpcmd_reg_data[3]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1849_s1.INIT=16'hACCA;
  LUT4 n1848_s1 (
    .F(n1848_5),
    .I0(n1415_1),
    .I1(w_vdpcmd_reg_data[4]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1848_s1.INIT=16'hACCA;
  LUT4 n1847_s1 (
    .F(n1847_5),
    .I0(n1414_1),
    .I1(w_vdpcmd_reg_data[5]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1847_s1.INIT=16'hACCA;
  LUT4 n1846_s1 (
    .F(n1846_5),
    .I0(n1413_1),
    .I1(w_vdpcmd_reg_data[6]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1846_s1.INIT=16'hACCA;
  LUT4 n1845_s1 (
    .F(n1845_5),
    .I0(n1412_1),
    .I1(w_vdpcmd_reg_data[7]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1845_s1.INIT=16'hACCA;
  LUT4 n1844_s1 (
    .F(n1844_5),
    .I0(n1411_1),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1844_s1.INIT=16'hACCA;
  LUT4 n1843_s1 (
    .F(n1843_5),
    .I0(n1410_1),
    .I1(w_vdpcmd_reg_data[1]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1843_s1.INIT=16'hACCA;
  LUT4 n1833_s2 (
    .F(n1833_6),
    .I0(n977_1),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1833_s2.INIT=16'hACCA;
  LUT4 n1832_s2 (
    .F(n1832_6),
    .I0(n976_1),
    .I1(w_vdpcmd_reg_data[1]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1832_s2.INIT=16'hACCA;
  LUT4 n1831_s2 (
    .F(n1831_6),
    .I0(n975_1),
    .I1(w_vdpcmd_reg_data[2]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1831_s2.INIT=16'hACCA;
  LUT4 n1830_s2 (
    .F(n1830_6),
    .I0(n974_1),
    .I1(w_vdpcmd_reg_data[3]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1830_s2.INIT=16'hACCA;
  LUT4 n1829_s2 (
    .F(n1829_6),
    .I0(n973_1),
    .I1(w_vdpcmd_reg_data[4]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1829_s2.INIT=16'hACCA;
  LUT4 n1828_s2 (
    .F(n1828_6),
    .I0(n972_1),
    .I1(w_vdpcmd_reg_data[5]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1828_s2.INIT=16'hACCA;
  LUT4 n1827_s2 (
    .F(n1827_6),
    .I0(n971_1),
    .I1(w_vdpcmd_reg_data[6]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1827_s2.INIT=16'hACCA;
  LUT4 n1826_s2 (
    .F(n1826_6),
    .I0(n970_1),
    .I1(w_vdpcmd_reg_data[7]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1826_s2.INIT=16'hACCA;
  LUT4 n1825_s2 (
    .F(n1825_6),
    .I0(n969_1),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1825_s2.INIT=16'hACCA;
  LUT4 n1824_s2 (
    .F(n1824_6),
    .I0(n968_1),
    .I1(w_vdpcmd_reg_data[1]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1824_s2.INIT=16'hACCA;
  LUT4 n1813_s2 (
    .F(n1813_6),
    .I0(ff_r42r43_ny[0]),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1813_s2.INIT=16'h5CC5;
  LUT3 n650_s4 (
    .F(n650_10),
    .I0(\vdp_command_processor.ff_initializing ),
    .I1(ff_state[0]),
    .I2(\vdp_command_processor.ff_initializing_14 ) 
);
defparam n650_s4.INIT=8'h3A;
  LUT3 n3494_s3 (
    .F(n3494_8),
    .I0(w_vdpcmd_reg_write_ack),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdp_enable) 
);
defparam n3494_s3.INIT=8'h60;
  LUT4 n3500_s1 (
    .F(n3500_5),
    .I0(w_vdpcmd_tr_clr_ack),
    .I1(w_vdpcmd_tr_clr_req),
    .I2(n3494_4),
    .I3(w_vdp_enable) 
);
defparam n3500_s1.INIT=16'h6000;
  LUT4 \vdp_command_processor.ff_initializing_s7  (
    .F(\vdp_command_processor.ff_initializing_14 ),
    .I0(ff_vram_wr_req_7),
    .I1(ff_vdpcmd_start),
    .I2(ff_state[0]),
    .I3(ff_vdpcmd_start_11) 
);
defparam \vdp_command_processor.ff_initializing_s7 .INIT=16'hA800;
  LUT4 ff_vdpcmd_start_s8 (
    .F(ff_vdpcmd_start_15),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam ff_vdpcmd_start_s8.INIT=16'h0001;
  LUT4 ff_vram_wdata_7_s25 (
    .F(ff_vram_wdata_7_29),
    .I0(ff_vram_wdata_7_23),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam ff_vram_wdata_7_s25.INIT=16'h0002;
  LUT4 ff_r44_clr_1_s9 (
    .F(ff_r44_clr_1_16),
    .I0(n1646_11),
    .I1(w_vdp_enable),
    .I2(w_vdp_enable),
    .I3(ff_vdpcmd_start_13) 
);
defparam ff_r44_clr_1_s9.INIT=16'h0777;
  LUT4 n171_s2 (
    .F(n171_8),
    .I0(ff_r40r41_nx[9]),
    .I1(n575_15),
    .I2(w_current_vdp_command[6]),
    .I3(w_current_vdp_command[7]) 
);
defparam n171_s2.INIT=16'h2AAA;
  DFFRE ff_state_2_s0 (
    .Q(ff_state[2]),
    .D(n1788_16),
    .CLK(w_video_clk),
    .CE(ff_state_2_12),
    .RESET(n36_6) 
);
  DFFRE ff_state_1_s0 (
    .Q(ff_state[1]),
    .D(n1789_11),
    .CLK(w_video_clk),
    .CE(ff_state_3_10),
    .RESET(n36_6) 
);
  DFFRE ff_state_0_s0 (
    .Q(ff_state[0]),
    .D(n1790_12),
    .CLK(w_video_clk),
    .CE(ff_state_0_12),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_8_s0 (
    .Q(ff_r32r33_sx[8]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2317_4),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_7_s0 (
    .Q(ff_r32r33_sx[7]),
    .D(w_vdpcmd_reg_data[7]),
    .CLK(w_video_clk),
    .CE(n2318_4),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_6_s0 (
    .Q(ff_r32r33_sx[6]),
    .D(w_vdpcmd_reg_data[6]),
    .CLK(w_video_clk),
    .CE(n2318_4),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_5_s0 (
    .Q(ff_r32r33_sx[5]),
    .D(w_vdpcmd_reg_data[5]),
    .CLK(w_video_clk),
    .CE(n2318_4),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_4_s0 (
    .Q(ff_r32r33_sx[4]),
    .D(w_vdpcmd_reg_data[4]),
    .CLK(w_video_clk),
    .CE(n2318_4),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_3_s0 (
    .Q(ff_r32r33_sx[3]),
    .D(w_vdpcmd_reg_data[3]),
    .CLK(w_video_clk),
    .CE(n2318_4),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_2_s0 (
    .Q(ff_r32r33_sx[2]),
    .D(w_vdpcmd_reg_data[2]),
    .CLK(w_video_clk),
    .CE(n2318_4),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_1_s0 (
    .Q(ff_r32r33_sx[1]),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(w_video_clk),
    .CE(n2318_4),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_0_s0 (
    .Q(ff_r32r33_sx[0]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2318_4),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_9_s0 (
    .Q(ff_r34r35_sy[9]),
    .D(n1843_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_9_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_8_s0 (
    .Q(ff_r34r35_sy[8]),
    .D(n1844_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_9_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_7_s0 (
    .Q(ff_r34r35_sy[7]),
    .D(n1845_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_6_s0 (
    .Q(ff_r34r35_sy[6]),
    .D(n1846_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_5_s0 (
    .Q(ff_r34r35_sy[5]),
    .D(n1847_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_4_s0 (
    .Q(ff_r34r35_sy[4]),
    .D(n1848_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_3_s0 (
    .Q(ff_r34r35_sy[3]),
    .D(n1849_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_2_s0 (
    .Q(ff_r34r35_sy[2]),
    .D(n1850_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_1_s0 (
    .Q(ff_r34r35_sy[1]),
    .D(n1851_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_0_s0 (
    .Q(ff_r34r35_sy[0]),
    .D(n1852_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_8_s0 (
    .Q(ff_r36r37_dx[8]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2298_4),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_7_s0 (
    .Q(ff_r36r37_dx[7]),
    .D(w_vdpcmd_reg_data[7]),
    .CLK(w_video_clk),
    .CE(n2299_4),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_6_s0 (
    .Q(ff_r36r37_dx[6]),
    .D(w_vdpcmd_reg_data[6]),
    .CLK(w_video_clk),
    .CE(n2299_4),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_5_s0 (
    .Q(ff_r36r37_dx[5]),
    .D(w_vdpcmd_reg_data[5]),
    .CLK(w_video_clk),
    .CE(n2299_4),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_4_s0 (
    .Q(ff_r36r37_dx[4]),
    .D(w_vdpcmd_reg_data[4]),
    .CLK(w_video_clk),
    .CE(n2299_4),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_3_s0 (
    .Q(ff_r36r37_dx[3]),
    .D(w_vdpcmd_reg_data[3]),
    .CLK(w_video_clk),
    .CE(n2299_4),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_2_s0 (
    .Q(ff_r36r37_dx[2]),
    .D(w_vdpcmd_reg_data[2]),
    .CLK(w_video_clk),
    .CE(n2299_4),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_1_s0 (
    .Q(ff_r36r37_dx[1]),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(w_video_clk),
    .CE(n2299_4),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_0_s0 (
    .Q(ff_r36r37_dx[0]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2299_4),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_9_s0 (
    .Q(ff_r38r39_dy[9]),
    .D(n1824_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_9_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_8_s0 (
    .Q(ff_r38r39_dy[8]),
    .D(n1825_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_9_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_7_s0 (
    .Q(ff_r38r39_dy[7]),
    .D(n1826_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_6_s0 (
    .Q(ff_r38r39_dy[6]),
    .D(n1827_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_5_s0 (
    .Q(ff_r38r39_dy[5]),
    .D(n1828_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_4_s0 (
    .Q(ff_r38r39_dy[4]),
    .D(n1829_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_3_s0 (
    .Q(ff_r38r39_dy[3]),
    .D(n1830_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_2_s0 (
    .Q(ff_r38r39_dy[2]),
    .D(n1831_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_1_s0 (
    .Q(ff_r38r39_dy[1]),
    .D(n1832_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_0_s0 (
    .Q(ff_r38r39_dy[0]),
    .D(n1833_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_9_s0 (
    .Q(ff_r40r41_nx[9]),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(w_video_clk),
    .CE(n2278_4),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_8_s0 (
    .Q(ff_r40r41_nx[8]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2278_4),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_7_s0 (
    .Q(ff_r40r41_nx[7]),
    .D(w_vdpcmd_reg_data[7]),
    .CLK(w_video_clk),
    .CE(n2280_4),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_6_s0 (
    .Q(ff_r40r41_nx[6]),
    .D(w_vdpcmd_reg_data[6]),
    .CLK(w_video_clk),
    .CE(n2280_4),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_5_s0 (
    .Q(ff_r40r41_nx[5]),
    .D(w_vdpcmd_reg_data[5]),
    .CLK(w_video_clk),
    .CE(n2280_4),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_4_s0 (
    .Q(ff_r40r41_nx[4]),
    .D(w_vdpcmd_reg_data[4]),
    .CLK(w_video_clk),
    .CE(n2280_4),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_3_s0 (
    .Q(ff_r40r41_nx[3]),
    .D(w_vdpcmd_reg_data[3]),
    .CLK(w_video_clk),
    .CE(n2280_4),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_2_s0 (
    .Q(ff_r40r41_nx[2]),
    .D(w_vdpcmd_reg_data[2]),
    .CLK(w_video_clk),
    .CE(n2280_4),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_1_s0 (
    .Q(ff_r40r41_nx[1]),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(w_video_clk),
    .CE(n2280_4),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_0_s0 (
    .Q(ff_r40r41_nx[0]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2280_4),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_9_s0 (
    .Q(ff_r42r43_ny[9]),
    .D(n1804_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_9_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_8_s0 (
    .Q(ff_r42r43_ny[8]),
    .D(n1805_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_9_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_7_s0 (
    .Q(ff_r42r43_ny[7]),
    .D(n1806_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_6_s0 (
    .Q(ff_r42r43_ny[6]),
    .D(n1807_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_5_s0 (
    .Q(ff_r42r43_ny[5]),
    .D(n1808_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_4_s0 (
    .Q(ff_r42r43_ny[4]),
    .D(n1809_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_3_s0 (
    .Q(ff_r42r43_ny[3]),
    .D(n1810_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_2_s0 (
    .Q(ff_r42r43_ny[2]),
    .D(n1811_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_1_s0 (
    .Q(ff_r42r43_ny[1]),
    .D(n1812_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_0_s0 (
    .Q(ff_r42r43_ny[0]),
    .D(n1813_6),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_7_s0 (
    .Q(ff_r44_clr[7]),
    .D(n1527_33),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_7_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_6_s0 (
    .Q(ff_r44_clr[6]),
    .D(n1528_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_7_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_5_s0 (
    .Q(ff_r44_clr[5]),
    .D(n1529_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_7_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_4_s0 (
    .Q(ff_r44_clr[4]),
    .D(n1530_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_7_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_3_s0 (
    .Q(ff_r44_clr[3]),
    .D(n1531_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_3_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_2_s0 (
    .Q(ff_r44_clr[2]),
    .D(n1532_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_3_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_1_s0 (
    .Q(ff_r44_clr[1]),
    .D(n1533_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_1_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_0_s0 (
    .Q(ff_r44_clr[0]),
    .D(n1534_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_1_10),
    .RESET(n36_6) 
);
  DFFRE ff_r45_mm_s0 (
    .Q(ff_r45_mm),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2255_4),
    .RESET(n36_6) 
);
  DFFRE ff_r45_eq_s0 (
    .Q(ff_r45_eq),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(w_video_clk),
    .CE(n2255_4),
    .RESET(n36_6) 
);
  DFFRE ff_r45_dix_s0 (
    .Q(ff_r45_dix),
    .D(w_vdpcmd_reg_data[2]),
    .CLK(w_video_clk),
    .CE(n2255_4),
    .RESET(n36_6) 
);
  DFFRE ff_r45_diy_s0 (
    .Q(ff_r45_diy),
    .D(w_vdpcmd_reg_data[3]),
    .CLK(w_video_clk),
    .CE(n2255_4),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_7_s0 (
    .Q(w_current_vdp_command[7]),
    .D(n1778_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_6_s0 (
    .Q(w_current_vdp_command[6]),
    .D(n1779_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_5_s0 (
    .Q(w_current_vdp_command[5]),
    .D(n1780_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_4_s0 (
    .Q(w_current_vdp_command[4]),
    .D(n1781_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_3_s0 (
    .Q(ff_r46_cmr[3]),
    .D(n1782_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_2_s0 (
    .Q(ff_r46_cmr[2]),
    .D(n1783_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_1_s0 (
    .Q(ff_r46_cmr[1]),
    .D(n1784_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_0_s0 (
    .Q(ff_r46_cmr[0]),
    .D(n1785_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_10_s0 (
    .Q(ff_s8s9_sx_tmp[10]),
    .D(n1553_40),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_10_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_9_s0 (
    .Q(ff_s8s9_sx_tmp[9]),
    .D(n1554_34),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_8_s0 (
    .Q(ff_s8s9_sx_tmp[8]),
    .D(n1555_30),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_7_s0 (
    .Q(ff_s8s9_sx_tmp[7]),
    .D(n1556_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_6_s0 (
    .Q(ff_s8s9_sx_tmp[6]),
    .D(n1557_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_5_s0 (
    .Q(ff_s8s9_sx_tmp[5]),
    .D(n1558_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_4_s0 (
    .Q(ff_s8s9_sx_tmp[4]),
    .D(n1559_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_3_s0 (
    .Q(ff_s8s9_sx_tmp[3]),
    .D(n1560_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_2_s0 (
    .Q(ff_s8s9_sx_tmp[2]),
    .D(n1561_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_1_s0 (
    .Q(ff_s8s9_sx_tmp[1]),
    .D(n1562_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_0_s0 (
    .Q(ff_s8s9_sx_tmp[0]),
    .D(n1563_30),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_9_s0 (
    .Q(ff_dx_tmp[9]),
    .D(n1574_29),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_8_s0 (
    .Q(ff_dx_tmp[8]),
    .D(n1575_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_7_s0 (
    .Q(ff_dx_tmp[7]),
    .D(n1576_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_6_s0 (
    .Q(ff_dx_tmp[6]),
    .D(n1577_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_5_s0 (
    .Q(ff_dx_tmp[5]),
    .D(n1578_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_4_s0 (
    .Q(ff_dx_tmp[4]),
    .D(n1579_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_3_s0 (
    .Q(ff_dx_tmp[3]),
    .D(n1580_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_2_s0 (
    .Q(ff_dx_tmp[2]),
    .D(n1581_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_1_s0 (
    .Q(ff_dx_tmp[1]),
    .D(n1582_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_0_s0 (
    .Q(ff_dx_tmp[0]),
    .D(n1583_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_9_s0 (
    .Q(ff_nx_tmp[9]),
    .D(n1543_32),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_16),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_8_s0 (
    .Q(ff_nx_tmp[8]),
    .D(n1544_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_16),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_7_s0 (
    .Q(ff_nx_tmp[7]),
    .D(n1545_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_16),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_6_s0 (
    .Q(ff_nx_tmp[6]),
    .D(n1546_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_16),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_5_s0 (
    .Q(ff_nx_tmp[5]),
    .D(n1547_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_16),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_4_s0 (
    .Q(ff_nx_tmp[4]),
    .D(n1548_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_16),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_3_s0 (
    .Q(ff_nx_tmp[3]),
    .D(n1549_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_16),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_2_s0 (
    .Q(ff_nx_tmp[2]),
    .D(n1550_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_16),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_1_s0 (
    .Q(ff_nx_tmp[1]),
    .D(n1551_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_16),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_0_s0 (
    .Q(ff_nx_tmp[0]),
    .D(n1552_31),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_16),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_start_s0 (
    .Q(ff_vdpcmd_start),
    .D(n1786_6),
    .CLK(w_video_clk),
    .CE(ff_vdpcmd_start_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wr_req_s0 (
    .Q(ff_vram_wr_req),
    .D(n2386_6),
    .CLK(w_video_clk),
    .CE(ff_vram_wr_req_10),
    .RESET(n36_6) 
);
  DFFRE ff_vram_rd_req_s0 (
    .Q(w_vdpcmd_vram_read_req),
    .D(n918_10),
    .CLK(w_video_clk),
    .CE(ff_vram_rd_req_7),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_7_s0 (
    .Q(w_vdpcmd_vram_wdata[7]),
    .D(n1535_32),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_6_s0 (
    .Q(w_vdpcmd_vram_wdata[6]),
    .D(n1536_30),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_5_s0 (
    .Q(w_vdpcmd_vram_wdata[5]),
    .D(n1537_30),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_4_s0 (
    .Q(w_vdpcmd_vram_wdata[4]),
    .D(n1538_30),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_3_s0 (
    .Q(w_vdpcmd_vram_wdata[3]),
    .D(n1539_30),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_2_s0 (
    .Q(w_vdpcmd_vram_wdata[2]),
    .D(n1540_30),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_1_s0 (
    .Q(w_vdpcmd_vram_wdata[1]),
    .D(n1541_30),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_0_s0 (
    .Q(w_vdpcmd_vram_wdata[0]),
    .D(n1542_30),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFSE ff_s2_tr_s0 (
    .Q(ff_s2_tr),
    .D(n1646_8),
    .CLK(w_video_clk),
    .CE(ff_s2_tr_6),
    .SET(n36_6) 
);
  DFFRE ff_s2_ce_s0 (
    .Q(ff_s2_ce),
    .D(n1518_27),
    .CLK(w_video_clk),
    .CE(ff_s2_ce_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_16_s0 (
    .Q(w_vdpcmd_vram_address_16),
    .D(n1967_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_14_s0 (
    .Q(w_vdpcmd_vram_address_14),
    .D(n1969_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_13_s0 (
    .Q(w_vdpcmd_vram_address_13),
    .D(n1970_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_12_s0 (
    .Q(w_vdpcmd_vram_address_12),
    .D(n1971_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_11_s0 (
    .Q(w_vdpcmd_vram_address_11),
    .D(n1972_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_10_s0 (
    .Q(w_vdpcmd_vram_address_10),
    .D(n1973_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_9_s0 (
    .Q(w_vdpcmd_vram_address_9),
    .D(n1974_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_8_s0 (
    .Q(w_vdpcmd_vram_address_8),
    .D(n1975_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_7_s0 (
    .Q(w_vdpcmd_vram_address_7),
    .D(n1976_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_6_s0 (
    .Q(w_vdpcmd_vram_address_6),
    .D(n1977_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_5_s0 (
    .Q(w_vdpcmd_vram_address_5),
    .D(n1978_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_4_s0 (
    .Q(w_vdpcmd_vram_address_4),
    .D(n1979_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_3_s0 (
    .Q(w_vdpcmd_vram_address_3),
    .D(n1980_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_2_s0 (
    .Q(w_vdpcmd_vram_address_2),
    .D(n1981_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_1_s0 (
    .Q(w_vdpcmd_vram_address_1),
    .D(n1982_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_0_s0 (
    .Q(w_vdpcmd_vram_address_0),
    .D(n1983_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_9_s0  (
    .Q(\vdp_command_processor.ff_nx_count [9]),
    .D(n171_8),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_8_s0  (
    .Q(\vdp_command_processor.ff_nx_count [8]),
    .D(n172_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_7_s0  (
    .Q(\vdp_command_processor.ff_nx_count [7]),
    .D(n173_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_6_s0  (
    .Q(\vdp_command_processor.ff_nx_count [6]),
    .D(n174_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_5_s0  (
    .Q(\vdp_command_processor.ff_nx_count [5]),
    .D(n175_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_4_s0  (
    .Q(\vdp_command_processor.ff_nx_count [4]),
    .D(n176_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_3_s0  (
    .Q(\vdp_command_processor.ff_nx_count [3]),
    .D(n177_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_2_s0  (
    .Q(\vdp_command_processor.ff_nx_count [2]),
    .D(n178_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_1_s0  (
    .Q(\vdp_command_processor.ff_nx_count [1]),
    .D(n179_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_0_s0  (
    .Q(\vdp_command_processor.ff_nx_count [0]),
    .D(n180_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_x_count_delta_10_s0  (
    .Q(\vdp_command_processor.ff_x_count_delta [10]),
    .D(ff_r45_dix),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_x_count_delta_2_s0  (
    .Q(\vdp_command_processor.ff_x_count_delta [2]),
    .D(n189_8),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_x_count_delta_1_s0  (
    .Q(\vdp_command_processor.ff_x_count_delta [1]),
    .D(n190_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_x_count_delta_0_s0  (
    .Q(\vdp_command_processor.ff_x_count_delta [0]),
    .D(n191_8),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_y_count_delta_9_s0  (
    .Q(\vdp_command_processor.ff_y_count_delta [9]),
    .D(ff_r45_diy),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_col_mask_7_s0  (
    .Q(\vdp_command_processor.ff_col_mask [7]),
    .D(n192_9),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_col_mask_3_s0  (
    .Q(\vdp_command_processor.ff_col_mask [3]),
    .D(n196_11),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_read_x_low_1_s0  (
    .Q(\vdp_command_processor.ff_read_x_low [1]),
    .D(n1601_22),
    .CLK(w_video_clk),
    .CE(ff_vram_rd_req_7),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_read_x_low_0_s0  (
    .Q(\vdp_command_processor.ff_read_x_low [0]),
    .D(n1602_22),
    .CLK(w_video_clk),
    .CE(ff_vram_rd_req_7),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_9_s0  (
    .Q(\vdp_command_processor.ff_current_y [9]),
    .D(n1584_23),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_8_s0  (
    .Q(\vdp_command_processor.ff_current_y [8]),
    .D(n1585_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_7_s0  (
    .Q(\vdp_command_processor.ff_current_y [7]),
    .D(n1586_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_6_s0  (
    .Q(\vdp_command_processor.ff_current_y [6]),
    .D(n1587_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_5_s0  (
    .Q(\vdp_command_processor.ff_current_y [5]),
    .D(n1588_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_4_s0  (
    .Q(\vdp_command_processor.ff_current_y [4]),
    .D(n1589_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_3_s0  (
    .Q(\vdp_command_processor.ff_current_y [3]),
    .D(n1590_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_2_s0  (
    .Q(\vdp_command_processor.ff_current_y [2]),
    .D(n1591_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_1_s0  (
    .Q(\vdp_command_processor.ff_current_y [1]),
    .D(n1592_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_0_s0  (
    .Q(\vdp_command_processor.ff_current_y [0]),
    .D(n1593_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_8_s0  (
    .Q(\vdp_command_processor.ff_current_x [8]),
    .D(n1594_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_7_s0  (
    .Q(\vdp_command_processor.ff_current_x [7]),
    .D(n1595_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_6_s0  (
    .Q(\vdp_command_processor.ff_current_x [6]),
    .D(n1596_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_5_s0  (
    .Q(\vdp_command_processor.ff_current_x [5]),
    .D(n1597_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_4_s0  (
    .Q(\vdp_command_processor.ff_current_x [4]),
    .D(n1598_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_3_s0  (
    .Q(\vdp_command_processor.ff_current_x [3]),
    .D(n1599_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_2_s0  (
    .Q(\vdp_command_processor.ff_current_x [2]),
    .D(n1600_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_1_s0  (
    .Q(\vdp_command_processor.ff_current_x [1]),
    .D(n1601_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_0_s0  (
    .Q(\vdp_command_processor.ff_current_x [0]),
    .D(n1602_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n36_6) 
);
  DFFE \vdp_command_processor.maxxmask_1_s0  (
    .Q(\vdp_command_processor.maxxmask [1]),
    .D(w_vdp_mode_is_highres),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.maxxmask_1_6 ) 
);
  DFFE \vdp_command_processor.maxxmask_0_s0  (
    .Q(\vdp_command_processor.maxxmask [0]),
    .D(n2632_7),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.maxxmask_1_6 ) 
);
  DFFRE ff_state_3_s0 (
    .Q(ff_state[3]),
    .D(n1787_11),
    .CLK(w_video_clk),
    .CE(ff_state_3_10),
    .RESET(n36_6) 
);
  DFFR \vdp_command_processor.ff_initializing_s5  (
    .Q(\vdp_command_processor.ff_initializing ),
    .D(n650_10),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam \vdp_command_processor.ff_initializing_s5 .INIT=1'b0;
  DFFR ff_reg_wr_ack_s2 (
    .Q(w_vdpcmd_reg_write_ack),
    .D(n1371_11),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_reg_wr_ack_s2.INIT=1'b0;
  DFFR ff_tr_clr_ack_s2 (
    .Q(w_vdpcmd_tr_clr_ack),
    .D(n1167_7),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_tr_clr_ack_s2.INIT=1'b0;
  ALU n725_s (
    .SUM(n725_1),
    .COUT(n725_2),
    .I0(ff_s8s9_sx_tmp[0]),
    .I1(n218_3),
    .I3(GND),
    .CIN(GND) 
);
defparam n725_s.ALU_MODE=0;
  ALU n724_s (
    .SUM(n724_1),
    .COUT(n724_2),
    .I0(ff_s8s9_sx_tmp[1]),
    .I1(n217_3),
    .I3(GND),
    .CIN(n725_2) 
);
defparam n724_s.ALU_MODE=0;
  ALU n723_s (
    .SUM(n723_1),
    .COUT(n723_2),
    .I0(ff_s8s9_sx_tmp[2]),
    .I1(n216_3),
    .I3(GND),
    .CIN(n724_2) 
);
defparam n723_s.ALU_MODE=0;
  ALU n722_s (
    .SUM(n722_1),
    .COUT(n722_2),
    .I0(ff_s8s9_sx_tmp[3]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n723_2) 
);
defparam n722_s.ALU_MODE=0;
  ALU n721_s (
    .SUM(n721_1),
    .COUT(n721_2),
    .I0(ff_s8s9_sx_tmp[4]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n722_2) 
);
defparam n721_s.ALU_MODE=0;
  ALU n720_s (
    .SUM(n720_1),
    .COUT(n720_2),
    .I0(ff_s8s9_sx_tmp[5]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n721_2) 
);
defparam n720_s.ALU_MODE=0;
  ALU n719_s (
    .SUM(n719_1),
    .COUT(n719_2),
    .I0(ff_s8s9_sx_tmp[6]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n720_2) 
);
defparam n719_s.ALU_MODE=0;
  ALU n718_s (
    .SUM(n718_1),
    .COUT(n718_2),
    .I0(ff_s8s9_sx_tmp[7]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n719_2) 
);
defparam n718_s.ALU_MODE=0;
  ALU n717_s (
    .SUM(n717_1),
    .COUT(n717_2),
    .I0(ff_s8s9_sx_tmp[8]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n718_2) 
);
defparam n717_s.ALU_MODE=0;
  ALU n716_s (
    .SUM(n716_1),
    .COUT(n716_2),
    .I0(ff_s8s9_sx_tmp[9]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n717_2) 
);
defparam n716_s.ALU_MODE=0;
  ALU n715_s (
    .SUM(n715_1),
    .COUT(n715_0_COUT),
    .I0(ff_s8s9_sx_tmp[10]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n716_2) 
);
defparam n715_s.ALU_MODE=0;
  ALU n966_s (
    .SUM(n966_1),
    .COUT(n966_2),
    .I0(ff_dx_tmp[0]),
    .I1(n218_3),
    .I3(GND),
    .CIN(GND) 
);
defparam n966_s.ALU_MODE=0;
  ALU n965_s (
    .SUM(n965_1),
    .COUT(n965_2),
    .I0(ff_dx_tmp[1]),
    .I1(n217_3),
    .I3(GND),
    .CIN(n966_2) 
);
defparam n965_s.ALU_MODE=0;
  ALU n964_s (
    .SUM(n964_1),
    .COUT(n964_2),
    .I0(ff_dx_tmp[2]),
    .I1(n216_3),
    .I3(GND),
    .CIN(n965_2) 
);
defparam n964_s.ALU_MODE=0;
  ALU n963_s (
    .SUM(n963_1),
    .COUT(n963_2),
    .I0(ff_dx_tmp[3]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n964_2) 
);
defparam n963_s.ALU_MODE=0;
  ALU n962_s (
    .SUM(n962_1),
    .COUT(n962_2),
    .I0(ff_dx_tmp[4]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n963_2) 
);
defparam n962_s.ALU_MODE=0;
  ALU n961_s (
    .SUM(n961_1),
    .COUT(n961_2),
    .I0(ff_dx_tmp[5]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n962_2) 
);
defparam n961_s.ALU_MODE=0;
  ALU n960_s (
    .SUM(n960_1),
    .COUT(n960_2),
    .I0(ff_dx_tmp[6]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n961_2) 
);
defparam n960_s.ALU_MODE=0;
  ALU n959_s (
    .SUM(n959_1),
    .COUT(n959_2),
    .I0(ff_dx_tmp[7]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n960_2) 
);
defparam n959_s.ALU_MODE=0;
  ALU n958_s (
    .SUM(n958_1),
    .COUT(n958_2),
    .I0(ff_dx_tmp[8]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n959_2) 
);
defparam n958_s.ALU_MODE=0;
  ALU n957_s (
    .SUM(n957_1),
    .COUT(n957_0_COUT),
    .I0(ff_dx_tmp[9]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n958_2) 
);
defparam n957_s.ALU_MODE=0;
  ALU n977_s (
    .SUM(n977_1),
    .COUT(n977_2),
    .I0(ff_r38r39_dy[0]),
    .I1(n225_6),
    .I3(GND),
    .CIN(GND) 
);
defparam n977_s.ALU_MODE=0;
  ALU n976_s (
    .SUM(n976_1),
    .COUT(n976_2),
    .I0(ff_r38r39_dy[1]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n977_2) 
);
defparam n976_s.ALU_MODE=0;
  ALU n975_s (
    .SUM(n975_1),
    .COUT(n975_2),
    .I0(ff_r38r39_dy[2]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n976_2) 
);
defparam n975_s.ALU_MODE=0;
  ALU n974_s (
    .SUM(n974_1),
    .COUT(n974_2),
    .I0(ff_r38r39_dy[3]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n975_2) 
);
defparam n974_s.ALU_MODE=0;
  ALU n973_s (
    .SUM(n973_1),
    .COUT(n973_2),
    .I0(ff_r38r39_dy[4]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n974_2) 
);
defparam n973_s.ALU_MODE=0;
  ALU n972_s (
    .SUM(n972_1),
    .COUT(n972_2),
    .I0(ff_r38r39_dy[5]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n973_2) 
);
defparam n972_s.ALU_MODE=0;
  ALU n971_s (
    .SUM(n971_1),
    .COUT(n971_2),
    .I0(ff_r38r39_dy[6]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n972_2) 
);
defparam n971_s.ALU_MODE=0;
  ALU n970_s (
    .SUM(n970_1),
    .COUT(n970_2),
    .I0(ff_r38r39_dy[7]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n971_2) 
);
defparam n970_s.ALU_MODE=0;
  ALU n969_s (
    .SUM(n969_1),
    .COUT(n969_2),
    .I0(ff_r38r39_dy[8]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n970_2) 
);
defparam n969_s.ALU_MODE=0;
  ALU n968_s (
    .SUM(n968_1),
    .COUT(n968_0_COUT),
    .I0(ff_r38r39_dy[9]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n969_2) 
);
defparam n968_s.ALU_MODE=0;
  ALU n1150_s (
    .SUM(n1150_1),
    .COUT(n1150_2),
    .I0(ff_s8s9_sx_tmp[0]),
    .I1(ff_r40r41_nx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1150_s.ALU_MODE=0;
  ALU n1149_s (
    .SUM(n1149_1),
    .COUT(n1149_2),
    .I0(ff_s8s9_sx_tmp[1]),
    .I1(ff_r40r41_nx[1]),
    .I3(GND),
    .CIN(n1150_2) 
);
defparam n1149_s.ALU_MODE=0;
  ALU n1148_s (
    .SUM(n1148_1),
    .COUT(n1148_2),
    .I0(ff_s8s9_sx_tmp[2]),
    .I1(ff_r40r41_nx[2]),
    .I3(GND),
    .CIN(n1149_2) 
);
defparam n1148_s.ALU_MODE=0;
  ALU n1147_s (
    .SUM(n1147_1),
    .COUT(n1147_2),
    .I0(ff_s8s9_sx_tmp[3]),
    .I1(ff_r40r41_nx[3]),
    .I3(GND),
    .CIN(n1148_2) 
);
defparam n1147_s.ALU_MODE=0;
  ALU n1146_s (
    .SUM(n1146_1),
    .COUT(n1146_2),
    .I0(ff_s8s9_sx_tmp[4]),
    .I1(ff_r40r41_nx[4]),
    .I3(GND),
    .CIN(n1147_2) 
);
defparam n1146_s.ALU_MODE=0;
  ALU n1145_s (
    .SUM(n1145_1),
    .COUT(n1145_2),
    .I0(ff_s8s9_sx_tmp[5]),
    .I1(ff_r40r41_nx[5]),
    .I3(GND),
    .CIN(n1146_2) 
);
defparam n1145_s.ALU_MODE=0;
  ALU n1144_s (
    .SUM(n1144_1),
    .COUT(n1144_2),
    .I0(ff_s8s9_sx_tmp[6]),
    .I1(ff_r40r41_nx[6]),
    .I3(GND),
    .CIN(n1145_2) 
);
defparam n1144_s.ALU_MODE=0;
  ALU n1143_s (
    .SUM(n1143_1),
    .COUT(n1143_2),
    .I0(ff_s8s9_sx_tmp[7]),
    .I1(ff_r40r41_nx[7]),
    .I3(GND),
    .CIN(n1144_2) 
);
defparam n1143_s.ALU_MODE=0;
  ALU n1142_s (
    .SUM(n1142_1),
    .COUT(n1142_2),
    .I0(ff_s8s9_sx_tmp[8]),
    .I1(ff_r40r41_nx[8]),
    .I3(GND),
    .CIN(n1143_2) 
);
defparam n1142_s.ALU_MODE=0;
  ALU n1141_s (
    .SUM(n1141_1),
    .COUT(n1141_0_COUT),
    .I0(ff_s8s9_sx_tmp[9]),
    .I1(ff_r40r41_nx[9]),
    .I3(GND),
    .CIN(n1142_2) 
);
defparam n1141_s.ALU_MODE=0;
  ALU n1419_s (
    .SUM(n1419_1),
    .COUT(n1419_2),
    .I0(ff_r34r35_sy[0]),
    .I1(n225_6),
    .I3(GND),
    .CIN(GND) 
);
defparam n1419_s.ALU_MODE=0;
  ALU n1418_s (
    .SUM(n1418_1),
    .COUT(n1418_2),
    .I0(ff_r34r35_sy[1]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1419_2) 
);
defparam n1418_s.ALU_MODE=0;
  ALU n1417_s (
    .SUM(n1417_1),
    .COUT(n1417_2),
    .I0(ff_r34r35_sy[2]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1418_2) 
);
defparam n1417_s.ALU_MODE=0;
  ALU n1416_s (
    .SUM(n1416_1),
    .COUT(n1416_2),
    .I0(ff_r34r35_sy[3]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1417_2) 
);
defparam n1416_s.ALU_MODE=0;
  ALU n1415_s (
    .SUM(n1415_1),
    .COUT(n1415_2),
    .I0(ff_r34r35_sy[4]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1416_2) 
);
defparam n1415_s.ALU_MODE=0;
  ALU n1414_s (
    .SUM(n1414_1),
    .COUT(n1414_2),
    .I0(ff_r34r35_sy[5]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1415_2) 
);
defparam n1414_s.ALU_MODE=0;
  ALU n1413_s (
    .SUM(n1413_1),
    .COUT(n1413_2),
    .I0(ff_r34r35_sy[6]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1414_2) 
);
defparam n1413_s.ALU_MODE=0;
  ALU n1412_s (
    .SUM(n1412_1),
    .COUT(n1412_2),
    .I0(ff_r34r35_sy[7]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1413_2) 
);
defparam n1412_s.ALU_MODE=0;
  ALU n1411_s (
    .SUM(n1411_1),
    .COUT(n1411_2),
    .I0(ff_r34r35_sy[8]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1412_2) 
);
defparam n1411_s.ALU_MODE=0;
  ALU n1410_s (
    .SUM(n1410_1),
    .COUT(n1410_0_COUT),
    .I0(ff_r34r35_sy[9]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1411_2) 
);
defparam n1410_s.ALU_MODE=0;
  ALU n954_s (
    .SUM(n954_2),
    .COUT(n954_3),
    .I0(ff_s8s9_sx_tmp[0]),
    .I1(ff_r42r43_ny[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n954_s.ALU_MODE=1;
  ALU n953_s (
    .SUM(n953_2),
    .COUT(n953_3),
    .I0(ff_s8s9_sx_tmp[1]),
    .I1(ff_r42r43_ny[1]),
    .I3(GND),
    .CIN(n954_3) 
);
defparam n953_s.ALU_MODE=1;
  ALU n952_s (
    .SUM(n952_2),
    .COUT(n952_3),
    .I0(ff_s8s9_sx_tmp[2]),
    .I1(ff_r42r43_ny[2]),
    .I3(GND),
    .CIN(n953_3) 
);
defparam n952_s.ALU_MODE=1;
  ALU n951_s (
    .SUM(n951_2),
    .COUT(n951_3),
    .I0(ff_s8s9_sx_tmp[3]),
    .I1(ff_r42r43_ny[3]),
    .I3(GND),
    .CIN(n952_3) 
);
defparam n951_s.ALU_MODE=1;
  ALU n950_s (
    .SUM(n950_2),
    .COUT(n950_3),
    .I0(ff_s8s9_sx_tmp[4]),
    .I1(ff_r42r43_ny[4]),
    .I3(GND),
    .CIN(n951_3) 
);
defparam n950_s.ALU_MODE=1;
  ALU n949_s (
    .SUM(n949_2),
    .COUT(n949_3),
    .I0(ff_s8s9_sx_tmp[5]),
    .I1(ff_r42r43_ny[5]),
    .I3(GND),
    .CIN(n950_3) 
);
defparam n949_s.ALU_MODE=1;
  ALU n948_s (
    .SUM(n948_2),
    .COUT(n948_3),
    .I0(ff_s8s9_sx_tmp[6]),
    .I1(ff_r42r43_ny[6]),
    .I3(GND),
    .CIN(n949_3) 
);
defparam n948_s.ALU_MODE=1;
  ALU n947_s (
    .SUM(n947_2),
    .COUT(n947_3),
    .I0(ff_s8s9_sx_tmp[7]),
    .I1(ff_r42r43_ny[7]),
    .I3(GND),
    .CIN(n948_3) 
);
defparam n947_s.ALU_MODE=1;
  ALU n946_s (
    .SUM(n946_2),
    .COUT(n946_3),
    .I0(ff_s8s9_sx_tmp[8]),
    .I1(ff_r42r43_ny[8]),
    .I3(GND),
    .CIN(n947_3) 
);
defparam n946_s.ALU_MODE=1;
  ALU n945_s (
    .SUM(n945_2),
    .COUT(n945_3),
    .I0(ff_s8s9_sx_tmp[9]),
    .I1(ff_r42r43_ny[9]),
    .I3(GND),
    .CIN(n946_3) 
);
defparam n945_s.ALU_MODE=1;
  ALU n944_s (
    .SUM(n944_2),
    .COUT(n944_0_COUT),
    .I0(ff_s8s9_sx_tmp[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n945_3) 
);
defparam n944_s.ALU_MODE=1;
  ALU n702_s0 (
    .SUM(n702_1_SUM),
    .COUT(n702_3),
    .I0(n314_3),
    .I1(ff_r44_clr[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n702_s0.ALU_MODE=3;
  ALU n703_s0 (
    .SUM(n703_1_SUM),
    .COUT(n703_3),
    .I0(n313_3),
    .I1(ff_r44_clr[1]),
    .I3(GND),
    .CIN(n702_3) 
);
defparam n703_s0.ALU_MODE=3;
  ALU n704_s0 (
    .SUM(n704_1_SUM),
    .COUT(n704_3),
    .I0(n312_3),
    .I1(ff_r44_clr[2]),
    .I3(GND),
    .CIN(n703_3) 
);
defparam n704_s0.ALU_MODE=3;
  ALU n705_s0 (
    .SUM(n705_1_SUM),
    .COUT(n705_3),
    .I0(n311_3),
    .I1(ff_r44_clr[3]),
    .I3(GND),
    .CIN(n704_3) 
);
defparam n705_s0.ALU_MODE=3;
  ALU n706_s0 (
    .SUM(n706_1_SUM),
    .COUT(n706_3),
    .I0(n318_10),
    .I1(ff_r44_clr[4]),
    .I3(GND),
    .CIN(n705_3) 
);
defparam n706_s0.ALU_MODE=3;
  ALU n707_s0 (
    .SUM(n707_1_SUM),
    .COUT(n707_3),
    .I0(n317_7),
    .I1(ff_r44_clr[5]),
    .I3(GND),
    .CIN(n706_3) 
);
defparam n707_s0.ALU_MODE=3;
  ALU n708_s0 (
    .SUM(n708_1_SUM),
    .COUT(n708_3),
    .I0(n316_9),
    .I1(ff_r44_clr[6]),
    .I3(GND),
    .CIN(n707_3) 
);
defparam n708_s0.ALU_MODE=3;
  ALU n709_s0 (
    .SUM(n709_1_SUM),
    .COUT(n709_3),
    .I0(n315_9),
    .I1(ff_r44_clr[7]),
    .I3(GND),
    .CIN(n708_3) 
);
defparam n709_s0.ALU_MODE=3;
  ALU n1225_s0 (
    .SUM(n1225_1_SUM),
    .COUT(n1225_3),
    .I0(ff_nx_tmp[0]),
    .I1(ff_r40r41_nx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1225_s0.ALU_MODE=3;
  ALU n1226_s0 (
    .SUM(n1226_1_SUM),
    .COUT(n1226_3),
    .I0(ff_nx_tmp[1]),
    .I1(ff_r40r41_nx[1]),
    .I3(GND),
    .CIN(n1225_3) 
);
defparam n1226_s0.ALU_MODE=3;
  ALU n1227_s0 (
    .SUM(n1227_1_SUM),
    .COUT(n1227_3),
    .I0(ff_nx_tmp[2]),
    .I1(ff_r40r41_nx[2]),
    .I3(GND),
    .CIN(n1226_3) 
);
defparam n1227_s0.ALU_MODE=3;
  ALU n1228_s0 (
    .SUM(n1228_1_SUM),
    .COUT(n1228_3),
    .I0(ff_nx_tmp[3]),
    .I1(ff_r40r41_nx[3]),
    .I3(GND),
    .CIN(n1227_3) 
);
defparam n1228_s0.ALU_MODE=3;
  ALU n1229_s0 (
    .SUM(n1229_1_SUM),
    .COUT(n1229_3),
    .I0(ff_nx_tmp[4]),
    .I1(ff_r40r41_nx[4]),
    .I3(GND),
    .CIN(n1228_3) 
);
defparam n1229_s0.ALU_MODE=3;
  ALU n1230_s0 (
    .SUM(n1230_1_SUM),
    .COUT(n1230_3),
    .I0(ff_nx_tmp[5]),
    .I1(ff_r40r41_nx[5]),
    .I3(GND),
    .CIN(n1229_3) 
);
defparam n1230_s0.ALU_MODE=3;
  ALU n1231_s0 (
    .SUM(n1231_1_SUM),
    .COUT(n1231_3),
    .I0(ff_nx_tmp[6]),
    .I1(ff_r40r41_nx[6]),
    .I3(GND),
    .CIN(n1230_3) 
);
defparam n1231_s0.ALU_MODE=3;
  ALU n1232_s0 (
    .SUM(n1232_1_SUM),
    .COUT(n1232_3),
    .I0(ff_nx_tmp[7]),
    .I1(ff_r40r41_nx[7]),
    .I3(GND),
    .CIN(n1231_3) 
);
defparam n1232_s0.ALU_MODE=3;
  ALU n1233_s0 (
    .SUM(n1233_1_SUM),
    .COUT(n1233_3),
    .I0(ff_nx_tmp[8]),
    .I1(ff_r40r41_nx[8]),
    .I3(GND),
    .CIN(n1232_3) 
);
defparam n1233_s0.ALU_MODE=3;
  ALU n1234_s0 (
    .SUM(n1234_1_SUM),
    .COUT(n1234_3),
    .I0(ff_nx_tmp[9]),
    .I1(ff_r40r41_nx[9]),
    .I3(GND),
    .CIN(n1233_3) 
);
defparam n1234_s0.ALU_MODE=3;
  MUX2_LUT5 n305_s5 (
    .O(n305_9),
    .I0(n305_6),
    .I1(n305_7),
    .S0(\vdp_command_processor.ff_read_x_low [1]) 
);
  MUX2_LUT5 n306_s5 (
    .O(n306_9),
    .I0(n306_6),
    .I1(n306_7),
    .S0(\vdp_command_processor.ff_read_x_low [1]) 
);
  INV n2386_s3 (
    .O(n2386_6),
    .I(w_vdpcmd_vram_write_ack) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command */
module vdp_wait_control (
  w_video_clk,
  n36_6,
  reg_r9_y_dots_Z,
  reg_r8_sp_off_Z,
  w_vdp_enable,
  w_vdp_command_drive,
  reg_r1_disp_on_Z,
  reg_r9_pal_mode_Z,
  w_current_vdp_command_c,
  ff_wait_cnt
)
;
input w_video_clk;
input n36_6;
input reg_r9_y_dots_Z;
input reg_r8_sp_off_Z;
input w_vdp_enable;
input w_vdp_command_drive;
input reg_r1_disp_on_Z;
input reg_r9_pal_mode_Z;
input [7:4] w_current_vdp_command_c;
output [15:15] ff_wait_cnt;
wire n74_2;
wire n75_2;
wire n76_2;
wire n77_2;
wire n78_2;
wire n79_2;
wire n80_2;
wire n81_2;
wire n82_2;
wire n83_2;
wire n84_2;
wire n85_2;
wire n86_2;
wire n156_2;
wire n157_2;
wire n158_2;
wire n159_2;
wire n160_2;
wire n161_2;
wire n162_2;
wire n163_2;
wire n164_2;
wire n165_2;
wire n166_2;
wire n167_2;
wire n168_2;
wire n287_2;
wire n288_2;
wire n289_2;
wire n290_2;
wire n291_2;
wire n292_2;
wire n293_2;
wire n294_2;
wire n295_2;
wire n296_2;
wire n297_2;
wire n298_2;
wire n299_2;
wire n369_2;
wire n370_2;
wire n371_2;
wire n372_2;
wire n373_2;
wire n374_2;
wire n375_2;
wire n376_2;
wire n377_2;
wire n378_2;
wire n379_2;
wire n380_2;
wire n381_2;
wire n549_3;
wire n449_3;
wire n450_3;
wire n451_3;
wire n452_3;
wire n453_3;
wire n454_3;
wire n455_3;
wire n456_3;
wire n457_3;
wire n458_3;
wire n459_3;
wire n460_3;
wire n461_3;
wire n462_3;
wire n449_4;
wire n450_4;
wire n451_4;
wire n452_4;
wire n453_4;
wire n454_4;
wire n455_4;
wire n456_4;
wire n457_4;
wire n458_4;
wire n459_4;
wire n460_4;
wire n461_4;
wire n462_4;
wire n73_5;
wire n155_5;
wire n286_5;
wire n368_5;
wire n73_6;
wire n73_7;
wire n155_6;
wire n155_7;
wire n286_6;
wire n286_7;
wire n368_6;
wire n368_7;
wire n259_5;
wire n260_5;
wire n261_5;
wire n262_5;
wire n263_5;
wire n264_5;
wire n265_5;
wire n266_6;
wire n220_7;
wire n223_5;
wire n224_5;
wire n225_5;
wire n226_5;
wire n227_5;
wire n228_5;
wire n229_5;
wire n230_5;
wire n231_5;
wire n232_5;
wire n233_5;
wire n187_7;
wire n190_5;
wire n191_5;
wire n192_5;
wire n193_5;
wire n194_5;
wire n195_5;
wire n196_5;
wire n197_5;
wire n198_5;
wire n199_5;
wire n200_8;
wire n410_5;
wire n411_5;
wire n412_5;
wire n413_5;
wire n335_7;
wire n338_5;
wire n339_5;
wire n340_5;
wire n341_5;
wire n342_5;
wire n343_5;
wire n344_5;
wire n345_5;
wire n346_5;
wire n347_5;
wire n348_7;
wire n302_7;
wire n305_5;
wire n306_5;
wire n307_5;
wire n308_5;
wire n309_5;
wire n310_5;
wire n311_5;
wire n312_5;
wire n313_5;
wire n314_5;
wire n315_5;
wire n253_7;
wire n256_5;
wire n257_5;
wire n258_5;
wire n40_8;
wire n43_6;
wire n44_6;
wire n45_6;
wire n46_6;
wire n47_6;
wire n48_6;
wire n49_6;
wire n50_6;
wire n51_6;
wire n52_6;
wire n53_6;
wire n7_8;
wire n10_6;
wire n11_6;
wire n12_6;
wire n13_6;
wire n14_6;
wire n15_6;
wire n16_6;
wire n17_6;
wire n18_6;
wire n19_6;
wire n20_8;
wire n400_7;
wire n403_5;
wire n404_5;
wire n405_5;
wire n406_5;
wire n407_5;
wire n408_5;
wire n409_5;
wire n122_8;
wire n125_6;
wire n126_6;
wire n127_6;
wire n128_6;
wire n129_6;
wire n130_6;
wire n131_6;
wire n132_6;
wire n133_6;
wire n134_6;
wire n135_6;
wire n89_8;
wire n92_6;
wire n93_6;
wire n94_6;
wire n95_6;
wire n96_6;
wire n97_6;
wire n98_6;
wire n99_6;
wire n100_6;
wire n101_6;
wire n102_7;
wire n37_1;
wire n37_2;
wire n36_1;
wire n36_2;
wire n35_1;
wire n35_2;
wire n34_1;
wire n34_2;
wire n33_1;
wire n33_2;
wire n32_1;
wire n32_2;
wire n31_1;
wire n31_2;
wire n30_1;
wire n30_2;
wire n29_1;
wire n29_2;
wire n28_1;
wire n28_2;
wire n27_1;
wire n27_2;
wire n26_1;
wire n26_2;
wire n25_1;
wire n25_2;
wire n70_1;
wire n70_2;
wire n69_1;
wire n69_2;
wire n68_1;
wire n68_2;
wire n67_1;
wire n67_2;
wire n66_1;
wire n66_2;
wire n65_1;
wire n65_2;
wire n64_1;
wire n64_2;
wire n63_1;
wire n63_2;
wire n62_1;
wire n62_2;
wire n61_1;
wire n61_2;
wire n60_1;
wire n60_2;
wire n59_1;
wire n59_2;
wire n58_1;
wire n58_2;
wire n119_1;
wire n119_2;
wire n118_1;
wire n118_2;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n152_1;
wire n152_2;
wire n151_1;
wire n151_2;
wire n150_1;
wire n150_2;
wire n149_1;
wire n149_2;
wire n148_1;
wire n148_2;
wire n147_1;
wire n147_2;
wire n146_1;
wire n146_2;
wire n145_1;
wire n145_2;
wire n144_1;
wire n144_2;
wire n143_1;
wire n143_2;
wire n142_1;
wire n142_2;
wire n141_1;
wire n141_2;
wire n140_1;
wire n140_2;
wire n250_1;
wire n250_2;
wire n249_1;
wire n249_2;
wire n248_1;
wire n248_2;
wire n247_1;
wire n247_2;
wire n246_1;
wire n246_2;
wire n245_1;
wire n245_2;
wire n244_1;
wire n244_2;
wire n243_1;
wire n243_2;
wire n242_1;
wire n242_2;
wire n241_1;
wire n241_2;
wire n240_1;
wire n240_2;
wire n239_1;
wire n239_2;
wire n238_1;
wire n238_2;
wire n283_1;
wire n283_2;
wire n282_1;
wire n282_2;
wire n281_1;
wire n281_2;
wire n280_1;
wire n280_2;
wire n279_1;
wire n279_2;
wire n278_1;
wire n278_2;
wire n277_1;
wire n277_2;
wire n276_1;
wire n276_2;
wire n275_1;
wire n275_2;
wire n274_1;
wire n274_2;
wire n273_1;
wire n273_2;
wire n272_1;
wire n272_2;
wire n271_1;
wire n271_2;
wire n332_1;
wire n332_2;
wire n331_1;
wire n331_2;
wire n330_1;
wire n330_2;
wire n329_1;
wire n329_2;
wire n328_1;
wire n328_2;
wire n327_1;
wire n327_2;
wire n326_1;
wire n326_2;
wire n325_1;
wire n325_2;
wire n324_1;
wire n324_2;
wire n323_1;
wire n323_2;
wire n322_1;
wire n322_2;
wire n321_1;
wire n321_2;
wire n320_1;
wire n320_2;
wire n365_1;
wire n365_2;
wire n364_1;
wire n364_2;
wire n363_1;
wire n363_2;
wire n362_1;
wire n362_2;
wire n361_1;
wire n361_2;
wire n360_1;
wire n360_2;
wire n359_1;
wire n359_2;
wire n358_1;
wire n358_2;
wire n357_1;
wire n357_2;
wire n356_1;
wire n356_2;
wire n355_1;
wire n355_2;
wire n354_1;
wire n354_2;
wire n353_1;
wire n353_2;
wire n430_1;
wire n430_2;
wire n429_1;
wire n429_2;
wire n428_1;
wire n428_2;
wire n427_1;
wire n427_2;
wire n426_1;
wire n426_2;
wire n425_1;
wire n425_2;
wire n424_1;
wire n424_2;
wire n423_1;
wire n423_2;
wire n422_1;
wire n422_2;
wire n421_1;
wire n421_2;
wire n420_1;
wire n420_2;
wire n419_1;
wire n419_2;
wire n418_1;
wire n418_2;
wire n417_1;
wire n417_0_COUT;
wire n171_3;
wire n172_3;
wire n173_3;
wire n174_3;
wire n175_3;
wire n176_3;
wire n177_3;
wire n178_3;
wire n179_3;
wire n180_3;
wire n181_3;
wire n182_3;
wire n183_3;
wire n184_3;
wire n384_3;
wire n385_3;
wire n386_3;
wire n387_3;
wire n388_3;
wire n389_3;
wire n390_3;
wire n391_3;
wire n392_3;
wire n393_3;
wire n394_3;
wire n395_3;
wire n396_3;
wire n397_3;
wire [14:2] ff_wait_cnt_0;
wire [31:24] DO;
wire VCC;
wire GND;
  LUT3 n172_s1 (
    .F(n74_2),
    .I0(n58_1),
    .I1(n25_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n172_s1.INIT=8'hCA;
  LUT3 n173_s1 (
    .F(n75_2),
    .I0(n59_1),
    .I1(n26_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n173_s1.INIT=8'hCA;
  LUT3 n174_s1 (
    .F(n76_2),
    .I0(n60_1),
    .I1(n27_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n174_s1.INIT=8'hCA;
  LUT3 n175_s1 (
    .F(n77_2),
    .I0(n61_1),
    .I1(n28_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n175_s1.INIT=8'hCA;
  LUT3 n176_s1 (
    .F(n78_2),
    .I0(n62_1),
    .I1(n29_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n176_s1.INIT=8'hCA;
  LUT3 n177_s1 (
    .F(n79_2),
    .I0(n63_1),
    .I1(n30_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n177_s1.INIT=8'hCA;
  LUT3 n178_s1 (
    .F(n80_2),
    .I0(n64_1),
    .I1(n31_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n178_s1.INIT=8'hCA;
  LUT3 n179_s1 (
    .F(n81_2),
    .I0(n65_1),
    .I1(n32_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n179_s1.INIT=8'hCA;
  LUT3 n180_s1 (
    .F(n82_2),
    .I0(n66_1),
    .I1(n33_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n180_s1.INIT=8'hCA;
  LUT3 n181_s1 (
    .F(n83_2),
    .I0(n67_1),
    .I1(n34_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n181_s1.INIT=8'hCA;
  LUT3 n182_s1 (
    .F(n84_2),
    .I0(n68_1),
    .I1(n35_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n182_s1.INIT=8'hCA;
  LUT3 n183_s1 (
    .F(n85_2),
    .I0(n69_1),
    .I1(n36_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n183_s1.INIT=8'hCA;
  LUT3 n184_s1 (
    .F(n86_2),
    .I0(n70_1),
    .I1(n37_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n184_s1.INIT=8'hCA;
  LUT3 n172_s2 (
    .F(n156_2),
    .I0(n140_1),
    .I1(n107_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n172_s2.INIT=8'hCA;
  LUT3 n173_s2 (
    .F(n157_2),
    .I0(n141_1),
    .I1(n108_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n173_s2.INIT=8'hCA;
  LUT3 n174_s2 (
    .F(n158_2),
    .I0(n142_1),
    .I1(n109_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n174_s2.INIT=8'hCA;
  LUT3 n175_s2 (
    .F(n159_2),
    .I0(n143_1),
    .I1(n110_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n175_s2.INIT=8'hCA;
  LUT3 n176_s2 (
    .F(n160_2),
    .I0(n144_1),
    .I1(n111_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n176_s2.INIT=8'hCA;
  LUT3 n177_s2 (
    .F(n161_2),
    .I0(n145_1),
    .I1(n112_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n177_s2.INIT=8'hCA;
  LUT3 n178_s2 (
    .F(n162_2),
    .I0(n146_1),
    .I1(n113_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n178_s2.INIT=8'hCA;
  LUT3 n179_s2 (
    .F(n163_2),
    .I0(n147_1),
    .I1(n114_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n179_s2.INIT=8'hCA;
  LUT3 n180_s2 (
    .F(n164_2),
    .I0(n148_1),
    .I1(n115_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n180_s2.INIT=8'hCA;
  LUT3 n181_s2 (
    .F(n165_2),
    .I0(n149_1),
    .I1(n116_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n181_s2.INIT=8'hCA;
  LUT3 n182_s2 (
    .F(n166_2),
    .I0(n150_1),
    .I1(n117_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n182_s2.INIT=8'hCA;
  LUT3 n183_s2 (
    .F(n167_2),
    .I0(n151_1),
    .I1(n118_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n183_s2.INIT=8'hCA;
  LUT3 n184_s2 (
    .F(n168_2),
    .I0(n152_1),
    .I1(n119_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n184_s2.INIT=8'hCA;
  LUT3 n385_s1 (
    .F(n287_2),
    .I0(n271_1),
    .I1(n238_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n385_s1.INIT=8'hCA;
  LUT3 n386_s1 (
    .F(n288_2),
    .I0(n272_1),
    .I1(n239_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n386_s1.INIT=8'hCA;
  LUT3 n387_s1 (
    .F(n289_2),
    .I0(n273_1),
    .I1(n240_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n387_s1.INIT=8'hCA;
  LUT3 n388_s1 (
    .F(n290_2),
    .I0(n274_1),
    .I1(n241_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n388_s1.INIT=8'hCA;
  LUT3 n389_s1 (
    .F(n291_2),
    .I0(n275_1),
    .I1(n242_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n389_s1.INIT=8'hCA;
  LUT3 n390_s1 (
    .F(n292_2),
    .I0(n276_1),
    .I1(n243_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n390_s1.INIT=8'hCA;
  LUT3 n391_s1 (
    .F(n293_2),
    .I0(n277_1),
    .I1(n244_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n391_s1.INIT=8'hCA;
  LUT3 n392_s1 (
    .F(n294_2),
    .I0(n278_1),
    .I1(n245_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n392_s1.INIT=8'hCA;
  LUT3 n393_s1 (
    .F(n295_2),
    .I0(n279_1),
    .I1(n246_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n393_s1.INIT=8'hCA;
  LUT3 n394_s1 (
    .F(n296_2),
    .I0(n280_1),
    .I1(n247_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n394_s1.INIT=8'hCA;
  LUT3 n395_s1 (
    .F(n297_2),
    .I0(n281_1),
    .I1(n248_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n395_s1.INIT=8'hCA;
  LUT3 n396_s1 (
    .F(n298_2),
    .I0(n282_1),
    .I1(n249_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n396_s1.INIT=8'hCA;
  LUT3 n397_s1 (
    .F(n299_2),
    .I0(n283_1),
    .I1(n250_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n397_s1.INIT=8'hCA;
  LUT3 n385_s2 (
    .F(n369_2),
    .I0(n353_1),
    .I1(n320_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n385_s2.INIT=8'hCA;
  LUT3 n386_s2 (
    .F(n370_2),
    .I0(n354_1),
    .I1(n321_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n386_s2.INIT=8'hCA;
  LUT3 n387_s2 (
    .F(n371_2),
    .I0(n355_1),
    .I1(n322_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n387_s2.INIT=8'hCA;
  LUT3 n388_s2 (
    .F(n372_2),
    .I0(n356_1),
    .I1(n323_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n388_s2.INIT=8'hCA;
  LUT3 n389_s2 (
    .F(n373_2),
    .I0(n357_1),
    .I1(n324_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n389_s2.INIT=8'hCA;
  LUT3 n390_s2 (
    .F(n374_2),
    .I0(n358_1),
    .I1(n325_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n390_s2.INIT=8'hCA;
  LUT3 n391_s2 (
    .F(n375_2),
    .I0(n359_1),
    .I1(n326_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n391_s2.INIT=8'hCA;
  LUT3 n392_s2 (
    .F(n376_2),
    .I0(n360_1),
    .I1(n327_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n392_s2.INIT=8'hCA;
  LUT3 n393_s2 (
    .F(n377_2),
    .I0(n361_1),
    .I1(n328_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n393_s2.INIT=8'hCA;
  LUT3 n394_s2 (
    .F(n378_2),
    .I0(n362_1),
    .I1(n329_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n394_s2.INIT=8'hCA;
  LUT3 n395_s2 (
    .F(n379_2),
    .I0(n363_1),
    .I1(n330_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n395_s2.INIT=8'hCA;
  LUT3 n396_s2 (
    .F(n380_2),
    .I0(n364_1),
    .I1(n331_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n396_s2.INIT=8'hCA;
  LUT3 n397_s2 (
    .F(n381_2),
    .I0(n365_1),
    .I1(n332_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n397_s2.INIT=8'hCA;
  LUT2 n549_s0 (
    .F(n549_3),
    .I0(w_vdp_enable),
    .I1(w_vdp_command_drive) 
);
defparam n549_s0.INIT=4'h8;
  LUT4 n449_s0 (
    .F(n449_3),
    .I0(n171_3),
    .I1(n384_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n449_4) 
);
defparam n449_s0.INIT=16'hCFA0;
  LUT4 n450_s0 (
    .F(n450_3),
    .I0(reg_r1_disp_on_Z),
    .I1(n172_3),
    .I2(n450_4),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n450_s0.INIT=16'h88F0;
  LUT4 n451_s0 (
    .F(n451_3),
    .I0(reg_r1_disp_on_Z),
    .I1(n173_3),
    .I2(n451_4),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n451_s0.INIT=16'h88F0;
  LUT4 n452_s0 (
    .F(n452_3),
    .I0(n387_3),
    .I1(n174_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n452_4) 
);
defparam n452_s0.INIT=16'hCFA0;
  LUT4 n453_s0 (
    .F(n453_3),
    .I0(n388_3),
    .I1(n175_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n453_4) 
);
defparam n453_s0.INIT=16'hCFA0;
  LUT4 n454_s0 (
    .F(n454_3),
    .I0(n389_3),
    .I1(n176_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n454_4) 
);
defparam n454_s0.INIT=16'hCFA0;
  LUT4 n455_s0 (
    .F(n455_3),
    .I0(n390_3),
    .I1(n177_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n455_4) 
);
defparam n455_s0.INIT=16'hCFA0;
  LUT4 n456_s0 (
    .F(n456_3),
    .I0(n391_3),
    .I1(n178_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n456_4) 
);
defparam n456_s0.INIT=16'hCFA0;
  LUT4 n457_s0 (
    .F(n457_3),
    .I0(n392_3),
    .I1(n179_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n457_4) 
);
defparam n457_s0.INIT=16'hCFA0;
  LUT4 n458_s0 (
    .F(n458_3),
    .I0(n393_3),
    .I1(n180_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n458_4) 
);
defparam n458_s0.INIT=16'hCFA0;
  LUT4 n459_s0 (
    .F(n459_3),
    .I0(n394_3),
    .I1(n181_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n459_4) 
);
defparam n459_s0.INIT=16'hCFA0;
  LUT4 n460_s0 (
    .F(n460_3),
    .I0(n395_3),
    .I1(n182_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n460_4) 
);
defparam n460_s0.INIT=16'hCFA0;
  LUT4 n461_s0 (
    .F(n461_3),
    .I0(n396_3),
    .I1(n183_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n461_4) 
);
defparam n461_s0.INIT=16'hCFA0;
  LUT4 n462_s0 (
    .F(n462_3),
    .I0(n397_3),
    .I1(n184_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n462_4) 
);
defparam n462_s0.INIT=16'hCFA0;
  LUT4 n449_s1 (
    .F(n449_4),
    .I0(n417_1),
    .I1(n187_7),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n449_s1.INIT=16'h0CFA;
  LUT3 n450_s1 (
    .F(n450_4),
    .I0(n418_1),
    .I1(n385_3),
    .I2(reg_r1_disp_on_Z) 
);
defparam n450_s1.INIT=8'hCA;
  LUT3 n451_s1 (
    .F(n451_4),
    .I0(n419_1),
    .I1(n386_3),
    .I2(reg_r1_disp_on_Z) 
);
defparam n451_s1.INIT=8'hCA;
  LUT4 n452_s1 (
    .F(n452_4),
    .I0(n190_5),
    .I1(n420_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n452_s1.INIT=16'hFA0C;
  LUT4 n453_s1 (
    .F(n453_4),
    .I0(n191_5),
    .I1(n421_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n453_s1.INIT=16'hFA0C;
  LUT4 n454_s1 (
    .F(n454_4),
    .I0(n192_5),
    .I1(n422_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n454_s1.INIT=16'hFA0C;
  LUT4 n455_s1 (
    .F(n455_4),
    .I0(n193_5),
    .I1(n423_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n455_s1.INIT=16'hFA0C;
  LUT4 n456_s1 (
    .F(n456_4),
    .I0(n194_5),
    .I1(n424_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n456_s1.INIT=16'hFA0C;
  LUT4 n457_s1 (
    .F(n457_4),
    .I0(n195_5),
    .I1(n425_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n457_s1.INIT=16'hFA0C;
  LUT4 n458_s1 (
    .F(n458_4),
    .I0(n196_5),
    .I1(n426_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n458_s1.INIT=16'hFA0C;
  LUT4 n459_s1 (
    .F(n459_4),
    .I0(n197_5),
    .I1(n427_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n459_s1.INIT=16'hFA0C;
  LUT4 n460_s1 (
    .F(n460_4),
    .I0(n198_5),
    .I1(n428_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n460_s1.INIT=16'hFA0C;
  LUT4 n461_s1 (
    .F(n461_4),
    .I0(n199_5),
    .I1(n429_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n461_s1.INIT=16'hFA0C;
  LUT4 n462_s1 (
    .F(n462_4),
    .I0(n200_8),
    .I1(n430_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n462_s1.INIT=16'hFA0C;
  LUT4 n171_s1 (
    .F(n73_5),
    .I0(n73_6),
    .I1(n73_7),
    .I2(reg_r9_y_dots_Z),
    .I3(GND) 
);
defparam n171_s1.INIT=16'hAC53;
  LUT4 n171_s2 (
    .F(n155_5),
    .I0(n155_6),
    .I1(n155_7),
    .I2(reg_r9_y_dots_Z),
    .I3(GND) 
);
defparam n171_s2.INIT=16'hAC53;
  LUT4 n384_s1 (
    .F(n286_5),
    .I0(n286_6),
    .I1(n286_7),
    .I2(reg_r9_y_dots_Z),
    .I3(GND) 
);
defparam n384_s1.INIT=16'hAC53;
  LUT4 n384_s2 (
    .F(n368_5),
    .I0(n368_6),
    .I1(n368_7),
    .I2(reg_r9_y_dots_Z),
    .I3(GND) 
);
defparam n384_s2.INIT=16'hAC53;
  LUT2 n73_s2 (
    .F(n73_6),
    .I0(n7_8),
    .I1(n25_2) 
);
defparam n73_s2.INIT=4'h9;
  LUT2 n73_s3 (
    .F(n73_7),
    .I0(n40_8),
    .I1(n58_2) 
);
defparam n73_s3.INIT=4'h9;
  LUT2 n155_s2 (
    .F(n155_6),
    .I0(n89_8),
    .I1(n107_2) 
);
defparam n155_s2.INIT=4'h9;
  LUT2 n155_s3 (
    .F(n155_7),
    .I0(n122_8),
    .I1(n140_2) 
);
defparam n155_s3.INIT=4'h9;
  LUT2 n286_s2 (
    .F(n286_6),
    .I0(n220_7),
    .I1(n238_2) 
);
defparam n286_s2.INIT=4'h9;
  LUT2 n286_s3 (
    .F(n286_7),
    .I0(n253_7),
    .I1(n271_2) 
);
defparam n286_s3.INIT=4'h9;
  LUT2 n368_s2 (
    .F(n368_6),
    .I0(n302_7),
    .I1(n320_2) 
);
defparam n368_s2.INIT=4'h9;
  LUT2 n368_s3 (
    .F(n368_7),
    .I0(n335_7),
    .I1(n353_2) 
);
defparam n368_s3.INIT=4'h9;
  DFFRE ff_wait_cnt_14_s0 (
    .Q(ff_wait_cnt_0[14]),
    .D(n450_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_13_s0 (
    .Q(ff_wait_cnt_0[13]),
    .D(n451_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_12_s0 (
    .Q(ff_wait_cnt_0[12]),
    .D(n452_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_11_s0 (
    .Q(ff_wait_cnt_0[11]),
    .D(n453_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_10_s0 (
    .Q(ff_wait_cnt_0[10]),
    .D(n454_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_9_s0 (
    .Q(ff_wait_cnt_0[9]),
    .D(n455_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_8_s0 (
    .Q(ff_wait_cnt_0[8]),
    .D(n456_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_7_s0 (
    .Q(ff_wait_cnt_0[7]),
    .D(n457_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_6_s0 (
    .Q(ff_wait_cnt_0[6]),
    .D(n458_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_5_s0 (
    .Q(ff_wait_cnt_0[5]),
    .D(n459_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_4_s0 (
    .Q(ff_wait_cnt_0[4]),
    .D(n460_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_3_s0 (
    .Q(ff_wait_cnt_0[3]),
    .D(n461_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_2_s0 (
    .Q(ff_wait_cnt_0[2]),
    .D(n462_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_15_s0 (
    .Q(ff_wait_cnt[15]),
    .D(n449_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  pROM c_wait_table_505_c_wait_table_505_0_0_s (
    .DO({n259_5,n260_5,n261_5,n262_5,n263_5,n264_5,n265_5,n266_6,n220_7,n223_5,n224_5,n225_5,n226_5,n227_5,n228_5,n229_5,n230_5,n231_5,n232_5,n233_5,n187_7,n190_5,n191_5,n192_5,n193_5,n194_5,n195_5,n196_5,n197_5,n198_5,n199_5,n200_8}),
    .AD({GND,GND,GND,GND,GND,w_current_vdp_command_c[7:4],GND,VCC,VCC,VCC,VCC}),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam c_wait_table_505_c_wait_table_505_0_0_s.BIT_WIDTH=32;
defparam c_wait_table_505_c_wait_table_505_0_0_s.INIT_RAM_00=256'hF043C235396B14F1008008000080080000800800008008000080080000800800;
defparam c_wait_table_505_c_wait_table_505_0_0_s.INIT_RAM_01=256'h00800800BF60B4B7196914E1C653332B00800800008008000956D39A9D4F7331;
defparam c_wait_table_505_c_wait_table_505_0_0_s.READ_MODE=1'b0;
defparam c_wait_table_505_c_wait_table_505_0_0_s.RESET_MODE="SYNC";
  pROM c_wait_table_505_c_wait_table_505_0_1_s (
    .DO({n410_5,n411_5,n412_5,n413_5,n335_7,n338_5,n339_5,n340_5,n341_5,n342_5,n343_5,n344_5,n345_5,n346_5,n347_5,n348_7,n302_7,n305_5,n306_5,n307_5,n308_5,n309_5,n310_5,n311_5,n312_5,n313_5,n314_5,n315_5,n253_7,n256_5,n257_5,n258_5}),
    .AD({GND,GND,GND,GND,GND,w_current_vdp_command_c[7:4],GND,VCC,VCC,VCC,VCC}),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam c_wait_table_505_c_wait_table_505_0_1_s.BIT_WIDTH=32;
defparam c_wait_table_505_c_wait_table_505_0_1_s.INIT_RAM_00=256'hC2902AC3E55959D6080080080800800808008008080080080800800808008008;
defparam c_wait_table_505_c_wait_table_505_0_1_s.INIT_RAM_01=256'h08008008559F5ED5E53957D6E35637F40800800808008008F46B4AD5635F3894;
defparam c_wait_table_505_c_wait_table_505_0_1_s.READ_MODE=1'b0;
defparam c_wait_table_505_c_wait_table_505_0_1_s.RESET_MODE="SYNC";
  pROM c_wait_table_505_c_wait_table_505_0_2_s (
    .DO({n40_8,n43_6,n44_6,n45_6,n46_6,n47_6,n48_6,n49_6,n50_6,n51_6,n52_6,n53_6,n7_8,n10_6,n11_6,n12_6,n13_6,n14_6,n15_6,n16_6,n17_6,n18_6,n19_6,n20_8,n400_7,n403_5,n404_5,n405_5,n406_5,n407_5,n408_5,n409_5}),
    .AD({GND,GND,GND,GND,GND,w_current_vdp_command_c[7:4],GND,VCC,VCC,VCC,VCC}),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam c_wait_table_505_c_wait_table_505_0_2_s.BIT_WIDTH=32;
defparam c_wait_table_505_c_wait_table_505_0_2_s.INIT_RAM_00=256'h3A03CC2363267949800800808008008080080080800800808008008080080080;
defparam c_wait_table_505_c_wait_table_505_0_2_s.INIT_RAM_01=256'h800800805455644F6126594742C46734800800808008008046D4A23B40643E35;
defparam c_wait_table_505_c_wait_table_505_0_2_s.READ_MODE=1'b0;
defparam c_wait_table_505_c_wait_table_505_0_2_s.RESET_MODE="SYNC";
  pROM c_wait_table_505_c_wait_table_505_0_3_s (
    .DO({DO[31:24],n122_8,n125_6,n126_6,n127_6,n128_6,n129_6,n130_6,n131_6,n132_6,n133_6,n134_6,n135_6,n89_8,n92_6,n93_6,n94_6,n95_6,n96_6,n97_6,n98_6,n99_6,n100_6,n101_6,n102_7}),
    .AD({GND,GND,GND,GND,GND,w_current_vdp_command_c[7:4],GND,VCC,VCC,VCC,VCC}),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam c_wait_table_505_c_wait_table_505_0_3_s.BIT_WIDTH=32;
defparam c_wait_table_505_c_wait_table_505_0_3_s.INIT_RAM_00=256'h002802840056E59E008008000080080000800800008008000080080000800800;
defparam c_wait_table_505_c_wait_table_505_0_3_s.INIT_RAM_01=256'h00800800005135480054E57E0031732A0080080000800800003FF42B0031E339;
defparam c_wait_table_505_c_wait_table_505_0_3_s.READ_MODE=1'b0;
defparam c_wait_table_505_c_wait_table_505_0_3_s.RESET_MODE="SYNC";
  ALU n37_s (
    .SUM(n37_1),
    .COUT(n37_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n20_8),
    .I3(GND),
    .CIN(GND) 
);
defparam n37_s.ALU_MODE=0;
  ALU n36_s (
    .SUM(n36_1),
    .COUT(n36_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n19_6),
    .I3(GND),
    .CIN(n37_2) 
);
defparam n36_s.ALU_MODE=0;
  ALU n35_s (
    .SUM(n35_1),
    .COUT(n35_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n18_6),
    .I3(GND),
    .CIN(n36_2) 
);
defparam n35_s.ALU_MODE=0;
  ALU n34_s (
    .SUM(n34_1),
    .COUT(n34_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n17_6),
    .I3(GND),
    .CIN(n35_2) 
);
defparam n34_s.ALU_MODE=0;
  ALU n33_s (
    .SUM(n33_1),
    .COUT(n33_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n16_6),
    .I3(GND),
    .CIN(n34_2) 
);
defparam n33_s.ALU_MODE=0;
  ALU n32_s (
    .SUM(n32_1),
    .COUT(n32_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n15_6),
    .I3(GND),
    .CIN(n33_2) 
);
defparam n32_s.ALU_MODE=0;
  ALU n31_s (
    .SUM(n31_1),
    .COUT(n31_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n14_6),
    .I3(GND),
    .CIN(n32_2) 
);
defparam n31_s.ALU_MODE=0;
  ALU n30_s (
    .SUM(n30_1),
    .COUT(n30_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n13_6),
    .I3(GND),
    .CIN(n31_2) 
);
defparam n30_s.ALU_MODE=0;
  ALU n29_s (
    .SUM(n29_1),
    .COUT(n29_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n12_6),
    .I3(GND),
    .CIN(n30_2) 
);
defparam n29_s.ALU_MODE=0;
  ALU n28_s (
    .SUM(n28_1),
    .COUT(n28_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n11_6),
    .I3(GND),
    .CIN(n29_2) 
);
defparam n28_s.ALU_MODE=0;
  ALU n27_s (
    .SUM(n27_1),
    .COUT(n27_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n10_6),
    .I3(GND),
    .CIN(n28_2) 
);
defparam n27_s.ALU_MODE=0;
  ALU n26_s (
    .SUM(n26_1),
    .COUT(n26_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n27_2) 
);
defparam n26_s.ALU_MODE=0;
  ALU n25_s (
    .SUM(n25_1),
    .COUT(n25_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n26_2) 
);
defparam n25_s.ALU_MODE=0;
  ALU n70_s (
    .SUM(n70_1),
    .COUT(n70_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n53_6),
    .I3(GND),
    .CIN(GND) 
);
defparam n70_s.ALU_MODE=0;
  ALU n69_s (
    .SUM(n69_1),
    .COUT(n69_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n52_6),
    .I3(GND),
    .CIN(n70_2) 
);
defparam n69_s.ALU_MODE=0;
  ALU n68_s (
    .SUM(n68_1),
    .COUT(n68_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n51_6),
    .I3(GND),
    .CIN(n69_2) 
);
defparam n68_s.ALU_MODE=0;
  ALU n67_s (
    .SUM(n67_1),
    .COUT(n67_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n50_6),
    .I3(GND),
    .CIN(n68_2) 
);
defparam n67_s.ALU_MODE=0;
  ALU n66_s (
    .SUM(n66_1),
    .COUT(n66_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n49_6),
    .I3(GND),
    .CIN(n67_2) 
);
defparam n66_s.ALU_MODE=0;
  ALU n65_s (
    .SUM(n65_1),
    .COUT(n65_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n48_6),
    .I3(GND),
    .CIN(n66_2) 
);
defparam n65_s.ALU_MODE=0;
  ALU n64_s (
    .SUM(n64_1),
    .COUT(n64_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n47_6),
    .I3(GND),
    .CIN(n65_2) 
);
defparam n64_s.ALU_MODE=0;
  ALU n63_s (
    .SUM(n63_1),
    .COUT(n63_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n46_6),
    .I3(GND),
    .CIN(n64_2) 
);
defparam n63_s.ALU_MODE=0;
  ALU n62_s (
    .SUM(n62_1),
    .COUT(n62_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n45_6),
    .I3(GND),
    .CIN(n63_2) 
);
defparam n62_s.ALU_MODE=0;
  ALU n61_s (
    .SUM(n61_1),
    .COUT(n61_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n44_6),
    .I3(GND),
    .CIN(n62_2) 
);
defparam n61_s.ALU_MODE=0;
  ALU n60_s (
    .SUM(n60_1),
    .COUT(n60_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n43_6),
    .I3(GND),
    .CIN(n61_2) 
);
defparam n60_s.ALU_MODE=0;
  ALU n59_s (
    .SUM(n59_1),
    .COUT(n59_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n60_2) 
);
defparam n59_s.ALU_MODE=0;
  ALU n58_s (
    .SUM(n58_1),
    .COUT(n58_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n59_2) 
);
defparam n58_s.ALU_MODE=0;
  ALU n119_s (
    .SUM(n119_1),
    .COUT(n119_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n102_7),
    .I3(GND),
    .CIN(GND) 
);
defparam n119_s.ALU_MODE=0;
  ALU n118_s (
    .SUM(n118_1),
    .COUT(n118_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n101_6),
    .I3(GND),
    .CIN(n119_2) 
);
defparam n118_s.ALU_MODE=0;
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n100_6),
    .I3(GND),
    .CIN(n118_2) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n99_6),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n98_6),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n97_6),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n96_6),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n95_6),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n94_6),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n93_6),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n92_6),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n152_s (
    .SUM(n152_1),
    .COUT(n152_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n135_6),
    .I3(GND),
    .CIN(GND) 
);
defparam n152_s.ALU_MODE=0;
  ALU n151_s (
    .SUM(n151_1),
    .COUT(n151_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n134_6),
    .I3(GND),
    .CIN(n152_2) 
);
defparam n151_s.ALU_MODE=0;
  ALU n150_s (
    .SUM(n150_1),
    .COUT(n150_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n133_6),
    .I3(GND),
    .CIN(n151_2) 
);
defparam n150_s.ALU_MODE=0;
  ALU n149_s (
    .SUM(n149_1),
    .COUT(n149_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n132_6),
    .I3(GND),
    .CIN(n150_2) 
);
defparam n149_s.ALU_MODE=0;
  ALU n148_s (
    .SUM(n148_1),
    .COUT(n148_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n131_6),
    .I3(GND),
    .CIN(n149_2) 
);
defparam n148_s.ALU_MODE=0;
  ALU n147_s (
    .SUM(n147_1),
    .COUT(n147_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n130_6),
    .I3(GND),
    .CIN(n148_2) 
);
defparam n147_s.ALU_MODE=0;
  ALU n146_s (
    .SUM(n146_1),
    .COUT(n146_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n129_6),
    .I3(GND),
    .CIN(n147_2) 
);
defparam n146_s.ALU_MODE=0;
  ALU n145_s (
    .SUM(n145_1),
    .COUT(n145_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n128_6),
    .I3(GND),
    .CIN(n146_2) 
);
defparam n145_s.ALU_MODE=0;
  ALU n144_s (
    .SUM(n144_1),
    .COUT(n144_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n127_6),
    .I3(GND),
    .CIN(n145_2) 
);
defparam n144_s.ALU_MODE=0;
  ALU n143_s (
    .SUM(n143_1),
    .COUT(n143_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n126_6),
    .I3(GND),
    .CIN(n144_2) 
);
defparam n143_s.ALU_MODE=0;
  ALU n142_s (
    .SUM(n142_1),
    .COUT(n142_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n125_6),
    .I3(GND),
    .CIN(n143_2) 
);
defparam n142_s.ALU_MODE=0;
  ALU n141_s (
    .SUM(n141_1),
    .COUT(n141_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n142_2) 
);
defparam n141_s.ALU_MODE=0;
  ALU n140_s (
    .SUM(n140_1),
    .COUT(n140_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n141_2) 
);
defparam n140_s.ALU_MODE=0;
  ALU n250_s (
    .SUM(n250_1),
    .COUT(n250_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n233_5),
    .I3(GND),
    .CIN(GND) 
);
defparam n250_s.ALU_MODE=0;
  ALU n249_s (
    .SUM(n249_1),
    .COUT(n249_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n232_5),
    .I3(GND),
    .CIN(n250_2) 
);
defparam n249_s.ALU_MODE=0;
  ALU n248_s (
    .SUM(n248_1),
    .COUT(n248_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n231_5),
    .I3(GND),
    .CIN(n249_2) 
);
defparam n248_s.ALU_MODE=0;
  ALU n247_s (
    .SUM(n247_1),
    .COUT(n247_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n230_5),
    .I3(GND),
    .CIN(n248_2) 
);
defparam n247_s.ALU_MODE=0;
  ALU n246_s (
    .SUM(n246_1),
    .COUT(n246_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n229_5),
    .I3(GND),
    .CIN(n247_2) 
);
defparam n246_s.ALU_MODE=0;
  ALU n245_s (
    .SUM(n245_1),
    .COUT(n245_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n228_5),
    .I3(GND),
    .CIN(n246_2) 
);
defparam n245_s.ALU_MODE=0;
  ALU n244_s (
    .SUM(n244_1),
    .COUT(n244_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n227_5),
    .I3(GND),
    .CIN(n245_2) 
);
defparam n244_s.ALU_MODE=0;
  ALU n243_s (
    .SUM(n243_1),
    .COUT(n243_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n226_5),
    .I3(GND),
    .CIN(n244_2) 
);
defparam n243_s.ALU_MODE=0;
  ALU n242_s (
    .SUM(n242_1),
    .COUT(n242_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n225_5),
    .I3(GND),
    .CIN(n243_2) 
);
defparam n242_s.ALU_MODE=0;
  ALU n241_s (
    .SUM(n241_1),
    .COUT(n241_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n224_5),
    .I3(GND),
    .CIN(n242_2) 
);
defparam n241_s.ALU_MODE=0;
  ALU n240_s (
    .SUM(n240_1),
    .COUT(n240_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n223_5),
    .I3(GND),
    .CIN(n241_2) 
);
defparam n240_s.ALU_MODE=0;
  ALU n239_s (
    .SUM(n239_1),
    .COUT(n239_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n240_2) 
);
defparam n239_s.ALU_MODE=0;
  ALU n238_s (
    .SUM(n238_1),
    .COUT(n238_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n239_2) 
);
defparam n238_s.ALU_MODE=0;
  ALU n283_s (
    .SUM(n283_1),
    .COUT(n283_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n266_6),
    .I3(GND),
    .CIN(GND) 
);
defparam n283_s.ALU_MODE=0;
  ALU n282_s (
    .SUM(n282_1),
    .COUT(n282_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n265_5),
    .I3(GND),
    .CIN(n283_2) 
);
defparam n282_s.ALU_MODE=0;
  ALU n281_s (
    .SUM(n281_1),
    .COUT(n281_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n264_5),
    .I3(GND),
    .CIN(n282_2) 
);
defparam n281_s.ALU_MODE=0;
  ALU n280_s (
    .SUM(n280_1),
    .COUT(n280_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n263_5),
    .I3(GND),
    .CIN(n281_2) 
);
defparam n280_s.ALU_MODE=0;
  ALU n279_s (
    .SUM(n279_1),
    .COUT(n279_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n262_5),
    .I3(GND),
    .CIN(n280_2) 
);
defparam n279_s.ALU_MODE=0;
  ALU n278_s (
    .SUM(n278_1),
    .COUT(n278_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n261_5),
    .I3(GND),
    .CIN(n279_2) 
);
defparam n278_s.ALU_MODE=0;
  ALU n277_s (
    .SUM(n277_1),
    .COUT(n277_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n260_5),
    .I3(GND),
    .CIN(n278_2) 
);
defparam n277_s.ALU_MODE=0;
  ALU n276_s (
    .SUM(n276_1),
    .COUT(n276_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n259_5),
    .I3(GND),
    .CIN(n277_2) 
);
defparam n276_s.ALU_MODE=0;
  ALU n275_s (
    .SUM(n275_1),
    .COUT(n275_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n258_5),
    .I3(GND),
    .CIN(n276_2) 
);
defparam n275_s.ALU_MODE=0;
  ALU n274_s (
    .SUM(n274_1),
    .COUT(n274_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n257_5),
    .I3(GND),
    .CIN(n275_2) 
);
defparam n274_s.ALU_MODE=0;
  ALU n273_s (
    .SUM(n273_1),
    .COUT(n273_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n256_5),
    .I3(GND),
    .CIN(n274_2) 
);
defparam n273_s.ALU_MODE=0;
  ALU n272_s (
    .SUM(n272_1),
    .COUT(n272_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n273_2) 
);
defparam n272_s.ALU_MODE=0;
  ALU n271_s (
    .SUM(n271_1),
    .COUT(n271_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n272_2) 
);
defparam n271_s.ALU_MODE=0;
  ALU n332_s (
    .SUM(n332_1),
    .COUT(n332_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n315_5),
    .I3(GND),
    .CIN(GND) 
);
defparam n332_s.ALU_MODE=0;
  ALU n331_s (
    .SUM(n331_1),
    .COUT(n331_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n314_5),
    .I3(GND),
    .CIN(n332_2) 
);
defparam n331_s.ALU_MODE=0;
  ALU n330_s (
    .SUM(n330_1),
    .COUT(n330_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n313_5),
    .I3(GND),
    .CIN(n331_2) 
);
defparam n330_s.ALU_MODE=0;
  ALU n329_s (
    .SUM(n329_1),
    .COUT(n329_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n312_5),
    .I3(GND),
    .CIN(n330_2) 
);
defparam n329_s.ALU_MODE=0;
  ALU n328_s (
    .SUM(n328_1),
    .COUT(n328_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n311_5),
    .I3(GND),
    .CIN(n329_2) 
);
defparam n328_s.ALU_MODE=0;
  ALU n327_s (
    .SUM(n327_1),
    .COUT(n327_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n310_5),
    .I3(GND),
    .CIN(n328_2) 
);
defparam n327_s.ALU_MODE=0;
  ALU n326_s (
    .SUM(n326_1),
    .COUT(n326_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n309_5),
    .I3(GND),
    .CIN(n327_2) 
);
defparam n326_s.ALU_MODE=0;
  ALU n325_s (
    .SUM(n325_1),
    .COUT(n325_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n308_5),
    .I3(GND),
    .CIN(n326_2) 
);
defparam n325_s.ALU_MODE=0;
  ALU n324_s (
    .SUM(n324_1),
    .COUT(n324_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n307_5),
    .I3(GND),
    .CIN(n325_2) 
);
defparam n324_s.ALU_MODE=0;
  ALU n323_s (
    .SUM(n323_1),
    .COUT(n323_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n306_5),
    .I3(GND),
    .CIN(n324_2) 
);
defparam n323_s.ALU_MODE=0;
  ALU n322_s (
    .SUM(n322_1),
    .COUT(n322_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n305_5),
    .I3(GND),
    .CIN(n323_2) 
);
defparam n322_s.ALU_MODE=0;
  ALU n321_s (
    .SUM(n321_1),
    .COUT(n321_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n322_2) 
);
defparam n321_s.ALU_MODE=0;
  ALU n320_s (
    .SUM(n320_1),
    .COUT(n320_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n321_2) 
);
defparam n320_s.ALU_MODE=0;
  ALU n365_s (
    .SUM(n365_1),
    .COUT(n365_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n348_7),
    .I3(GND),
    .CIN(GND) 
);
defparam n365_s.ALU_MODE=0;
  ALU n364_s (
    .SUM(n364_1),
    .COUT(n364_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n347_5),
    .I3(GND),
    .CIN(n365_2) 
);
defparam n364_s.ALU_MODE=0;
  ALU n363_s (
    .SUM(n363_1),
    .COUT(n363_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n346_5),
    .I3(GND),
    .CIN(n364_2) 
);
defparam n363_s.ALU_MODE=0;
  ALU n362_s (
    .SUM(n362_1),
    .COUT(n362_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n345_5),
    .I3(GND),
    .CIN(n363_2) 
);
defparam n362_s.ALU_MODE=0;
  ALU n361_s (
    .SUM(n361_1),
    .COUT(n361_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n344_5),
    .I3(GND),
    .CIN(n362_2) 
);
defparam n361_s.ALU_MODE=0;
  ALU n360_s (
    .SUM(n360_1),
    .COUT(n360_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n343_5),
    .I3(GND),
    .CIN(n361_2) 
);
defparam n360_s.ALU_MODE=0;
  ALU n359_s (
    .SUM(n359_1),
    .COUT(n359_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n342_5),
    .I3(GND),
    .CIN(n360_2) 
);
defparam n359_s.ALU_MODE=0;
  ALU n358_s (
    .SUM(n358_1),
    .COUT(n358_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n341_5),
    .I3(GND),
    .CIN(n359_2) 
);
defparam n358_s.ALU_MODE=0;
  ALU n357_s (
    .SUM(n357_1),
    .COUT(n357_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n340_5),
    .I3(GND),
    .CIN(n358_2) 
);
defparam n357_s.ALU_MODE=0;
  ALU n356_s (
    .SUM(n356_1),
    .COUT(n356_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n339_5),
    .I3(GND),
    .CIN(n357_2) 
);
defparam n356_s.ALU_MODE=0;
  ALU n355_s (
    .SUM(n355_1),
    .COUT(n355_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n338_5),
    .I3(GND),
    .CIN(n356_2) 
);
defparam n355_s.ALU_MODE=0;
  ALU n354_s (
    .SUM(n354_1),
    .COUT(n354_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n355_2) 
);
defparam n354_s.ALU_MODE=0;
  ALU n353_s (
    .SUM(n353_1),
    .COUT(n353_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n354_2) 
);
defparam n353_s.ALU_MODE=0;
  ALU n430_s (
    .SUM(n430_1),
    .COUT(n430_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n413_5),
    .I3(GND),
    .CIN(GND) 
);
defparam n430_s.ALU_MODE=0;
  ALU n429_s (
    .SUM(n429_1),
    .COUT(n429_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n412_5),
    .I3(GND),
    .CIN(n430_2) 
);
defparam n429_s.ALU_MODE=0;
  ALU n428_s (
    .SUM(n428_1),
    .COUT(n428_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n411_5),
    .I3(GND),
    .CIN(n429_2) 
);
defparam n428_s.ALU_MODE=0;
  ALU n427_s (
    .SUM(n427_1),
    .COUT(n427_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n410_5),
    .I3(GND),
    .CIN(n428_2) 
);
defparam n427_s.ALU_MODE=0;
  ALU n426_s (
    .SUM(n426_1),
    .COUT(n426_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n409_5),
    .I3(GND),
    .CIN(n427_2) 
);
defparam n426_s.ALU_MODE=0;
  ALU n425_s (
    .SUM(n425_1),
    .COUT(n425_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n408_5),
    .I3(GND),
    .CIN(n426_2) 
);
defparam n425_s.ALU_MODE=0;
  ALU n424_s (
    .SUM(n424_1),
    .COUT(n424_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n407_5),
    .I3(GND),
    .CIN(n425_2) 
);
defparam n424_s.ALU_MODE=0;
  ALU n423_s (
    .SUM(n423_1),
    .COUT(n423_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n406_5),
    .I3(GND),
    .CIN(n424_2) 
);
defparam n423_s.ALU_MODE=0;
  ALU n422_s (
    .SUM(n422_1),
    .COUT(n422_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n405_5),
    .I3(GND),
    .CIN(n423_2) 
);
defparam n422_s.ALU_MODE=0;
  ALU n421_s (
    .SUM(n421_1),
    .COUT(n421_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n404_5),
    .I3(GND),
    .CIN(n422_2) 
);
defparam n421_s.ALU_MODE=0;
  ALU n420_s (
    .SUM(n420_1),
    .COUT(n420_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n403_5),
    .I3(GND),
    .CIN(n421_2) 
);
defparam n420_s.ALU_MODE=0;
  ALU n419_s (
    .SUM(n419_1),
    .COUT(n419_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n420_2) 
);
defparam n419_s.ALU_MODE=0;
  ALU n418_s (
    .SUM(n418_1),
    .COUT(n418_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n419_2) 
);
defparam n418_s.ALU_MODE=0;
  ALU n417_s (
    .SUM(n417_1),
    .COUT(n417_0_COUT),
    .I0(GND),
    .I1(n400_7),
    .I3(GND),
    .CIN(n418_2) 
);
defparam n417_s.ALU_MODE=0;
  MUX2_LUT5 n171_s0 (
    .O(n171_3),
    .I0(n73_5),
    .I1(n155_5),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n172_s0 (
    .O(n172_3),
    .I0(n74_2),
    .I1(n156_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n173_s0 (
    .O(n173_3),
    .I0(n75_2),
    .I1(n157_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n174_s0 (
    .O(n174_3),
    .I0(n76_2),
    .I1(n158_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n175_s0 (
    .O(n175_3),
    .I0(n77_2),
    .I1(n159_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n176_s0 (
    .O(n176_3),
    .I0(n78_2),
    .I1(n160_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n177_s0 (
    .O(n177_3),
    .I0(n79_2),
    .I1(n161_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n178_s0 (
    .O(n178_3),
    .I0(n80_2),
    .I1(n162_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n179_s0 (
    .O(n179_3),
    .I0(n81_2),
    .I1(n163_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n180_s0 (
    .O(n180_3),
    .I0(n82_2),
    .I1(n164_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n181_s0 (
    .O(n181_3),
    .I0(n83_2),
    .I1(n165_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n182_s0 (
    .O(n182_3),
    .I0(n84_2),
    .I1(n166_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n183_s0 (
    .O(n183_3),
    .I0(n85_2),
    .I1(n167_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n184_s0 (
    .O(n184_3),
    .I0(n86_2),
    .I1(n168_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n384_s0 (
    .O(n384_3),
    .I0(n286_5),
    .I1(n368_5),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n385_s0 (
    .O(n385_3),
    .I0(n287_2),
    .I1(n369_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n386_s0 (
    .O(n386_3),
    .I0(n288_2),
    .I1(n370_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n387_s0 (
    .O(n387_3),
    .I0(n289_2),
    .I1(n371_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n388_s0 (
    .O(n388_3),
    .I0(n290_2),
    .I1(n372_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n389_s0 (
    .O(n389_3),
    .I0(n291_2),
    .I1(n373_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n390_s0 (
    .O(n390_3),
    .I0(n292_2),
    .I1(n374_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n391_s0 (
    .O(n391_3),
    .I0(n293_2),
    .I1(n375_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n392_s0 (
    .O(n392_3),
    .I0(n294_2),
    .I1(n376_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n393_s0 (
    .O(n393_3),
    .I0(n295_2),
    .I1(n377_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n394_s0 (
    .O(n394_3),
    .I0(n296_2),
    .I1(n378_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n395_s0 (
    .O(n395_3),
    .I0(n297_2),
    .I1(n379_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n396_s0 (
    .O(n396_3),
    .I0(n298_2),
    .I1(n380_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n397_s0 (
    .O(n397_3),
    .I0(n299_2),
    .I1(n381_2),
    .S0(reg_r8_sp_off_Z) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_wait_control */
module vdp (
  w_video_clk,
  n36_6,
  w_vdp_enable,
  w_bus_write,
  w_bus_valid,
  slot_reset_n_d,
  w_bus_address_0,
  w_bus_address_1,
  w_bus_address_2,
  w_bus_address_3,
  w_bus_address_5,
  w_bus_address_6,
  w_bus_address_7,
  ff_rdata,
  w_bus_wdata,
  p_vdp_r_5_4,
  w_dram_oe_n,
  w_dram_we_n,
  w_bus_vdp_rdata_en,
  w_dram_address,
  w_dram_wdata,
  w_vdp_hcounter,
  w_vdp_vcounter,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp
)
;
input w_video_clk;
input n36_6;
input w_vdp_enable;
input w_bus_write;
input w_bus_valid;
input slot_reset_n_d;
input w_bus_address_0;
input w_bus_address_1;
input w_bus_address_2;
input w_bus_address_3;
input w_bus_address_5;
input w_bus_address_6;
input w_bus_address_7;
input [15:0] ff_rdata;
input [7:0] w_bus_wdata;
output p_vdp_r_5_4;
output w_dram_oe_n;
output w_dram_we_n;
output w_bus_vdp_rdata_en;
output [13:0] w_dram_address;
output [7:0] w_dram_wdata;
output [10:1] w_vdp_hcounter;
output [1:0] w_vdp_vcounter;
output [5:0] w_video_r_vdp;
output [5:0] w_video_g_vdp;
output [5:0] w_video_b_vdp;
wire w_write;
wire w_read;
wire n76_6;
wire n168_3;
wire n175_3;
wire n261_12;
wire ff_bwindow_x_6;
wire ff_prewindow_x_6;
wire ff_bwindow_y_7;
wire w_write_4;
wire n76_7;
wire n76_8;
wire n76_9;
wire n168_4;
wire n168_5;
wire n168_6;
wire n261_13;
wire ff_bwindow_x_7;
wire ff_prewindow_x_7;
wire ff_prewindow_x_8;
wire ff_bwindow_y_8;
wire ff_bwindow_y_9;
wire w_write_5;
wire n168_7;
wire n168_8;
wire n168_9;
wire n168_10;
wire ff_prewindow_x_9;
wire ff_bwindow_y_10;
wire ff_bwindow_y_11;
wire n168_11;
wire n168_12;
wire n168_13;
wire ff_bwindow_y_12;
wire ff_bwindow_x;
wire ff_bwindow_y;
wire ff_bwindow;
wire ff_prewindow_x;
wire w_vdp_command_drive;
wire w_vdpcmd_vram_write_ack;
wire n494_25;
wire n272_9;
wire w_vdpcmd_vram_read_ack;
wire w_vram_write_ack;
wire n1370_5;
wire n914_15;
wire n918_10;
wire n915_12;
wire w_window_x;
wire w_prewindow_y;
wire w_prewindow_y_sp;
wire n1171_2;
wire n1170_2;
wire n1169_2;
wire n1168_2;
wire n1167_2;
wire n1166_2;
wire n1165_2;
wire n1164_2;
wire n1607_3;
wire ff_pre_x_cnt_8_5;
wire n1470_4;
wire n553_4;
wire n969_5;
wire n973_6;
wire n227_7;
wire n225_9;
wire ff_tx_vram_read_en;
wire ff_tx_vram_read_en2;
wire n1017_4;
wire w_logical_vram_addr_nam_11_5;
wire n100_6;
wire n100_8;
wire n1011_7;
wire n1018_6;
wire n520_4;
wire n570_4;
wire ff_pattern_generator_7_7;
wire n586_6;
wire ff_pattern_generator_7_9;
wire w_yjk_en;
wire pcolorcode_7_6;
wire n575_15;
wire pcolorcode_7_10;
wire n1514_4;
wire n13_5;
wire w_sp_vram_accessing;
wire w_sp_color_code_en;
wire n295_21;
wire n1554_5;
wire ff_predraw_local_plane_num_2_9;
wire reg_r1_disp_on_Z;
wire w_palette_we;
wire w_vram_write_req;
wire reg_r1_sp_size_Z;
wire reg_r1_sp_zoom_Z;
wire reg_r1_bl_clks_Z;
wire reg_r8_sp_off_Z;
wire reg_r8_col0_on_Z;
wire reg_r9_pal_mode_Z;
wire reg_r9_interlace_mode_Z;
wire reg_r9_y_dots_Z;
wire reg_r25_cmd_Z;
wire reg_r25_yae_Z;
wire reg_r25_yjk_Z;
wire reg_r25_msk_Z;
wire w_vdpcmd_reg_write_req;
wire w_vdpcmd_tr_clr_req;
wire w_vram_rd_req;
wire w_vdp_mode_is_highres;
wire n1208_4;
wire n1211_4;
wire w_vram_addr_set_req;
wire n1234_8;
wire n1167_7;
wire n1371_11;
wire n313_6;
wire n1786_7;
wire ff_state_1_16;
wire ff_state_0_15;
wire n1976_9;
wire w_vdpcmd_reg_write_ack;
wire w_vdpcmd_tr_clr_ack;
wire n3500_5;
wire n2386_6;
wire [7:0] w_vdpcmd_vram_rdata;
wire [16:16] ff_dram_address;
wire [7:0] w_vram_data_Z;
wire [0:0] w_hcounter;
wire [10:2] w_vcounter;
wire [1:0] w_dot_state;
wire [2:0] w_eight_dot_state;
wire [5:5] ff_pre_x_cnt_start1;
wire [8:0] w_pre_dot_counter_x;
wire [8:0] w_pre_dot_counter_yp;
wire [7:0] w_pre_dot_counter_y;
wire [3:0] w_palette_rd_address;
wire [16:0] w_vram_address_text12;
wire [3:0] w_color_code_text12;
wire [16:0] w_vram_address_graphic123m;
wire [3:0] w_color_code_graphic123m;
wire [7:0] w_color_code_graphic4567;
wire [5:0] w_yjk_r;
wire [5:0] w_yjk_g;
wire [5:0] w_yjk_b;
wire [16:0] w_vram_address_graphic4567;
wire [1:0] ff_main_state;
wire [16:2] ff_y_test_address;
wire [16:0] ff_preread_address;
wire [3:0] w_sp_color_code;
wire [4:0] w_palette_rdata_r;
wire [4:0] w_palette_rdata_g;
wire [4:0] w_palette_rdata_b;
wire [3:1] reg_r0_disp_mode;
wire [1:0] reg_r1_disp_mode;
wire [7:3] reg_r26_h_scroll_Z;
wire [6:0] reg_r2_pattern_name_Z;
wire [16:0] w_vram_address_cpu;
wire [7:0] w_vram_wdata_cpu;
wire [5:0] reg_r4_pattern_generator_Z;
wire [7:0] reg_r12_blink_mode_Z;
wire [7:0] reg_r13_blink_period_Z;
wire [5:0] reg_r6_sp_gen_addr_Z;
wire [7:0] reg_r7_frame_col_Z;
wire [10:0] reg_r10r3_color_Z;
wire [9:0] reg_r11r5_sp_atr_addr_Z;
wire [7:0] reg_r18_adj;
wire [7:0] reg_r23_vstart_line_Z;
wire [2:0] reg_r27_h_scroll_Z;
wire [3:0] w_vdpcmd_reg_num;
wire [7:0] w_vdpcmd_reg_data;
wire [4:2] w_palette_wdata_r;
wire [4:2] w_palette_wdata_b;
wire [4:2] w_palette_wdata_g;
wire [3:0] w_palette_wr_address;
wire [7:0] w_vdpcmd_vram_wdata;
wire [16:0] w_vdpcmd_vram_address;
wire [7:4] w_current_vdp_command_c;
wire [15:15] ff_wait_cnt;
wire VCC;
wire GND;
  LUT2 w_write_s0 (
    .F(w_write),
    .I0(w_bus_write),
    .I1(w_write_4) 
);
defparam w_write_s0.INIT=4'h8;
  LUT2 w_read_s0 (
    .F(w_read),
    .I0(w_bus_write),
    .I1(w_write_4) 
);
defparam w_read_s0.INIT=4'h4;
  LUT4 n76_s3 (
    .F(n76_6),
    .I0(w_hcounter[0]),
    .I1(n76_7),
    .I2(n76_8),
    .I3(n76_9) 
);
defparam n76_s3.INIT=16'h4000;
  LUT4 n168_s0 (
    .F(n168_3),
    .I0(n168_4),
    .I1(w_vcounter[4]),
    .I2(n168_5),
    .I3(n168_6) 
);
defparam n168_s0.INIT=16'h0B00;
  LUT2 n175_s0 (
    .F(n175_3),
    .I0(ff_bwindow_x),
    .I1(ff_bwindow_y) 
);
defparam n175_s0.INIT=4'h8;
  LUT2 n261_s9 (
    .F(n261_12),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n261_13) 
);
defparam n261_s9.INIT=4'h8;
  LUT3 ff_bwindow_x_s2 (
    .F(ff_bwindow_x_6),
    .I0(n76_6),
    .I1(ff_bwindow_x_7),
    .I2(w_vdp_enable) 
);
defparam ff_bwindow_x_s2.INIT=8'hE0;
  LUT4 ff_prewindow_x_s2 (
    .F(ff_prewindow_x_6),
    .I0(ff_prewindow_x_7),
    .I1(ff_prewindow_x_8),
    .I2(n261_13),
    .I3(ff_pre_x_cnt_8_5) 
);
defparam ff_prewindow_x_s2.INIT=16'h7000;
  LUT4 ff_bwindow_y_s3 (
    .F(ff_bwindow_y_7),
    .I0(ff_bwindow_y_8),
    .I1(ff_bwindow_y_9),
    .I2(n168_3),
    .I3(w_vdp_enable) 
);
defparam ff_bwindow_y_s3.INIT=16'hF200;
  LUT4 w_write_s1 (
    .F(w_write_4),
    .I0(w_bus_address_2),
    .I1(w_bus_valid),
    .I2(w_write_5),
    .I3(w_bus_address_3) 
);
defparam w_write_s1.INIT=16'h4000;
  LUT3 n76_s4 (
    .F(n76_7),
    .I0(w_vdp_hcounter[1]),
    .I1(w_vdp_hcounter[5]),
    .I2(w_vdp_hcounter[6]) 
);
defparam n76_s4.INIT=8'h10;
  LUT3 n76_s5 (
    .F(n76_8),
    .I0(w_vdp_hcounter[2]),
    .I1(w_vdp_hcounter[4]),
    .I2(w_vdp_hcounter[3]) 
);
defparam n76_s5.INIT=8'h10;
  LUT4 n76_s6 (
    .F(n76_9),
    .I0(w_vdp_hcounter[8]),
    .I1(w_vdp_hcounter[9]),
    .I2(w_vdp_hcounter[10]),
    .I3(w_vdp_hcounter[7]) 
);
defparam n76_s6.INIT=16'h0100;
  LUT3 n168_s1 (
    .F(n168_4),
    .I0(w_vdp_vcounter[0]),
    .I1(w_vcounter[6]),
    .I2(n168_7) 
);
defparam n168_s1.INIT=8'h10;
  LUT4 n168_s2 (
    .F(n168_5),
    .I0(n168_8),
    .I1(w_vcounter[3]),
    .I2(w_vcounter[5]),
    .I3(w_vcounter[4]) 
);
defparam n168_s2.INIT=16'hC07F;
  LUT4 n168_s3 (
    .F(n168_6),
    .I0(n168_9),
    .I1(w_vcounter[3]),
    .I2(n168_10),
    .I3(w_vcounter[5]) 
);
defparam n168_s3.INIT=16'hCDC0;
  LUT4 n261_s10 (
    .F(n261_13),
    .I0(w_pre_dot_counter_x[5]),
    .I1(w_pre_dot_counter_x[6]),
    .I2(w_pre_dot_counter_x[7]),
    .I3(n553_4) 
);
defparam n261_s10.INIT=16'h8000;
  LUT4 ff_bwindow_x_s3 (
    .F(ff_bwindow_x_7),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(w_vdp_hcounter[2]),
    .I3(n1470_4) 
);
defparam ff_bwindow_x_s3.INIT=16'h4000;
  LUT3 ff_prewindow_x_s3 (
    .F(ff_prewindow_x_7),
    .I0(ff_prewindow_x_9),
    .I1(w_vdp_hcounter[3]),
    .I2(n76_9) 
);
defparam ff_prewindow_x_s3.INIT=8'h40;
  LUT2 ff_prewindow_x_s4 (
    .F(ff_prewindow_x_8),
    .I0(w_vdp_hcounter[2]),
    .I1(reg_r9_pal_mode_Z) 
);
defparam ff_prewindow_x_s4.INIT=4'h9;
  LUT4 ff_bwindow_y_s4 (
    .F(ff_bwindow_y_8),
    .I0(n168_8),
    .I1(ff_bwindow_y_10),
    .I2(w_vcounter[3]),
    .I3(w_vcounter[4]) 
);
defparam ff_bwindow_y_s4.INIT=16'hCCCA;
  LUT4 ff_bwindow_y_s5 (
    .F(ff_bwindow_y_9),
    .I0(w_vcounter[3]),
    .I1(ff_bwindow_y_11),
    .I2(w_vcounter[5]),
    .I3(w_vcounter[4]) 
);
defparam ff_bwindow_y_s5.INIT=16'hEFF2;
  LUT3 w_write_s2 (
    .F(w_write_5),
    .I0(w_bus_address_5),
    .I1(w_bus_address_6),
    .I2(w_bus_address_7) 
);
defparam w_write_s2.INIT=8'h10;
  LUT4 n168_s4 (
    .F(n168_7),
    .I0(n168_11),
    .I1(w_vcounter[8]),
    .I2(w_vcounter[10]),
    .I3(w_vcounter[9]) 
);
defparam n168_s4.INIT=16'h0100;
  LUT4 n168_s5 (
    .F(n168_8),
    .I0(w_vcounter[7]),
    .I1(w_vcounter[8]),
    .I2(n168_12),
    .I3(n168_13) 
);
defparam n168_s5.INIT=16'h1000;
  LUT2 n168_s6 (
    .F(n168_9),
    .I0(reg_r9_interlace_mode_Z),
    .I1(w_vdp_vcounter[1]) 
);
defparam n168_s6.INIT=4'h4;
  LUT4 n168_s7 (
    .F(n168_10),
    .I0(w_vcounter[7]),
    .I1(reg_r9_pal_mode_Z),
    .I2(w_vcounter[2]),
    .I3(w_vcounter[5]) 
);
defparam n168_s7.INIT=16'hEF08;
  LUT4 ff_prewindow_x_s5 (
    .F(ff_prewindow_x_9),
    .I0(w_vdp_hcounter[4]),
    .I1(w_vdp_hcounter[5]),
    .I2(w_vdp_hcounter[6]),
    .I3(reg_r25_yjk_Z) 
);
defparam ff_prewindow_x_s5.INIT=16'hEFF7;
  LUT4 ff_bwindow_y_s6 (
    .F(ff_bwindow_y_10),
    .I0(w_vdp_vcounter[1]),
    .I1(w_vcounter[7]),
    .I2(ff_bwindow_y_12),
    .I3(w_vdp_vcounter[0]) 
);
defparam ff_bwindow_y_s6.INIT=16'h1000;
  LUT4 ff_bwindow_y_s7 (
    .F(ff_bwindow_y_11),
    .I0(w_vcounter[2]),
    .I1(w_vcounter[6]),
    .I2(reg_r9_pal_mode_Z),
    .I3(w_vcounter[5]) 
);
defparam ff_bwindow_y_s7.INIT=16'hBF02;
  LUT3 n168_s8 (
    .F(n168_11),
    .I0(reg_r9_interlace_mode_Z),
    .I1(w_vcounter[5]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n168_s8.INIT=8'h0B;
  LUT2 n168_s9 (
    .F(n168_12),
    .I0(w_vcounter[9]),
    .I1(w_vcounter[10]) 
);
defparam n168_s9.INIT=4'h1;
  LUT4 n168_s10 (
    .F(n168_13),
    .I0(w_vdp_vcounter[0]),
    .I1(w_vdp_vcounter[1]),
    .I2(w_vcounter[2]),
    .I3(w_vcounter[6]) 
);
defparam n168_s10.INIT=16'h0001;
  LUT4 ff_bwindow_y_s8 (
    .F(ff_bwindow_y_12),
    .I0(w_vcounter[8]),
    .I1(w_vcounter[10]),
    .I2(w_vcounter[9]),
    .I3(reg_r9_interlace_mode_Z) 
);
defparam ff_bwindow_y_s8.INIT=16'h1000;
  DFFRE ff_bwindow_x_s0 (
    .Q(ff_bwindow_x),
    .D(n76_6),
    .CLK(w_video_clk),
    .CE(ff_bwindow_x_6),
    .RESET(n36_6) 
);
  DFFRE ff_bwindow_y_s0 (
    .Q(ff_bwindow_y),
    .D(n168_3),
    .CLK(w_video_clk),
    .CE(ff_bwindow_y_7),
    .RESET(n36_6) 
);
  DFFRE ff_bwindow_s0 (
    .Q(ff_bwindow),
    .D(n175_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_prewindow_x_s0 (
    .Q(ff_prewindow_x),
    .D(n261_12),
    .CLK(w_video_clk),
    .CE(ff_prewindow_x_6),
    .RESET(n36_6) 
);
  INV p_vdp_r_5_s2 (
    .O(p_vdp_r_5_4),
    .I(ff_bwindow) 
);
  vdp_color_bus u_vdp_color_bus (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_vdp_enable(w_vdp_enable),
    .n2386_6(n2386_6),
    .n520_4(n520_4),
    .pcolorcode_7_10(pcolorcode_7_10),
    .w_vram_addr_set_req(w_vram_addr_set_req),
    .w_logical_vram_addr_nam_11_5(w_logical_vram_addr_nam_11_5),
    .n225_9(n225_9),
    .pcolorcode_7_6(pcolorcode_7_6),
    .n295_21(n295_21),
    .w_vram_rd_req(w_vram_rd_req),
    .ff_state_0_15(ff_state_0_15),
    .w_vdp_mode_is_highres(w_vdp_mode_is_highres),
    .n1786_7(n1786_7),
    .reg_r25_cmd_Z(reg_r25_cmd_Z),
    .ff_state_1_16(ff_state_1_16),
    .w_vram_write_req(w_vram_write_req),
    .ff_prewindow_x(ff_prewindow_x),
    .w_prewindow_y_sp(w_prewindow_y_sp),
    .w_sp_vram_accessing(w_sp_vram_accessing),
    .w_prewindow_y(w_prewindow_y),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .n570_4(n570_4),
    .ff_tx_vram_read_en2(ff_tx_vram_read_en2),
    .ff_tx_vram_read_en(ff_tx_vram_read_en),
    .n1234_8(n1234_8),
    .n1208_4(n1208_4),
    .n1211_4(n1211_4),
    .ff_rdata(ff_rdata[15:0]),
    .w_vram_address_cpu(w_vram_address_cpu[16:0]),
    .w_vdpcmd_vram_wdata(w_vdpcmd_vram_wdata[7:0]),
    .w_vram_wdata_cpu(w_vram_wdata_cpu[7:0]),
    .w_dot_state(w_dot_state[1:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .w_vdpcmd_vram_address_0(w_vdpcmd_vram_address[0]),
    .w_vdpcmd_vram_address_1(w_vdpcmd_vram_address[1]),
    .w_vdpcmd_vram_address_2(w_vdpcmd_vram_address[2]),
    .w_vdpcmd_vram_address_3(w_vdpcmd_vram_address[3]),
    .w_vdpcmd_vram_address_4(w_vdpcmd_vram_address[4]),
    .w_vdpcmd_vram_address_5(w_vdpcmd_vram_address[5]),
    .w_vdpcmd_vram_address_6(w_vdpcmd_vram_address[6]),
    .w_vdpcmd_vram_address_7(w_vdpcmd_vram_address[7]),
    .w_vdpcmd_vram_address_8(w_vdpcmd_vram_address[8]),
    .w_vdpcmd_vram_address_9(w_vdpcmd_vram_address[9]),
    .w_vdpcmd_vram_address_10(w_vdpcmd_vram_address[10]),
    .w_vdpcmd_vram_address_11(w_vdpcmd_vram_address[11]),
    .w_vdpcmd_vram_address_12(w_vdpcmd_vram_address[12]),
    .w_vdpcmd_vram_address_13(w_vdpcmd_vram_address[13]),
    .w_vdpcmd_vram_address_14(w_vdpcmd_vram_address[14]),
    .w_vdpcmd_vram_address_16(w_vdpcmd_vram_address[16]),
    .ff_wait_cnt(ff_wait_cnt[15]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .w_vram_address_text12_0(w_vram_address_text12[0]),
    .w_vram_address_text12_1(w_vram_address_text12[1]),
    .w_vram_address_text12_2(w_vram_address_text12[2]),
    .w_vram_address_text12_3(w_vram_address_text12[3]),
    .w_vram_address_text12_4(w_vram_address_text12[4]),
    .w_vram_address_text12_5(w_vram_address_text12[5]),
    .w_vram_address_text12_6(w_vram_address_text12[6]),
    .w_vram_address_text12_7(w_vram_address_text12[7]),
    .w_vram_address_text12_8(w_vram_address_text12[8]),
    .w_vram_address_text12_9(w_vram_address_text12[9]),
    .w_vram_address_text12_10(w_vram_address_text12[10]),
    .w_vram_address_text12_11(w_vram_address_text12[11]),
    .w_vram_address_text12_12(w_vram_address_text12[12]),
    .w_vram_address_text12_13(w_vram_address_text12[13]),
    .w_vram_address_text12_16(w_vram_address_text12[16]),
    .ff_preread_address_0(ff_preread_address[0]),
    .ff_preread_address_1(ff_preread_address[1]),
    .ff_preread_address_2(ff_preread_address[2]),
    .ff_preread_address_3(ff_preread_address[3]),
    .ff_preread_address_4(ff_preread_address[4]),
    .ff_preread_address_5(ff_preread_address[5]),
    .ff_preread_address_6(ff_preread_address[6]),
    .ff_preread_address_7(ff_preread_address[7]),
    .ff_preread_address_8(ff_preread_address[8]),
    .ff_preread_address_9(ff_preread_address[9]),
    .ff_preread_address_10(ff_preread_address[10]),
    .ff_preread_address_11(ff_preread_address[11]),
    .ff_preread_address_12(ff_preread_address[12]),
    .ff_preread_address_13(ff_preread_address[13]),
    .ff_preread_address_14(ff_preread_address[14]),
    .ff_preread_address_16(ff_preread_address[16]),
    .ff_y_test_address_2(ff_y_test_address[2]),
    .ff_y_test_address_3(ff_y_test_address[3]),
    .ff_y_test_address_4(ff_y_test_address[4]),
    .ff_y_test_address_5(ff_y_test_address[5]),
    .ff_y_test_address_6(ff_y_test_address[6]),
    .ff_y_test_address_7(ff_y_test_address[7]),
    .ff_y_test_address_8(ff_y_test_address[8]),
    .ff_y_test_address_9(ff_y_test_address[9]),
    .ff_y_test_address_10(ff_y_test_address[10]),
    .ff_y_test_address_11(ff_y_test_address[11]),
    .ff_y_test_address_12(ff_y_test_address[12]),
    .ff_y_test_address_13(ff_y_test_address[13]),
    .ff_y_test_address_14(ff_y_test_address[14]),
    .ff_y_test_address_16(ff_y_test_address[16]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .w_vram_address_graphic123m_0(w_vram_address_graphic123m[0]),
    .w_vram_address_graphic123m_1(w_vram_address_graphic123m[1]),
    .w_vram_address_graphic123m_2(w_vram_address_graphic123m[2]),
    .w_vram_address_graphic123m_3(w_vram_address_graphic123m[3]),
    .w_vram_address_graphic123m_4(w_vram_address_graphic123m[4]),
    .w_vram_address_graphic123m_5(w_vram_address_graphic123m[5]),
    .w_vram_address_graphic123m_6(w_vram_address_graphic123m[6]),
    .w_vram_address_graphic123m_7(w_vram_address_graphic123m[7]),
    .w_vram_address_graphic123m_8(w_vram_address_graphic123m[8]),
    .w_vram_address_graphic123m_9(w_vram_address_graphic123m[9]),
    .w_vram_address_graphic123m_10(w_vram_address_graphic123m[10]),
    .w_vram_address_graphic123m_11(w_vram_address_graphic123m[11]),
    .w_vram_address_graphic123m_12(w_vram_address_graphic123m[12]),
    .w_vram_address_graphic123m_13(w_vram_address_graphic123m[13]),
    .w_vram_address_graphic123m_16(w_vram_address_graphic123m[16]),
    .w_vram_address_graphic4567_0(w_vram_address_graphic4567[0]),
    .w_vram_address_graphic4567_1(w_vram_address_graphic4567[1]),
    .w_vram_address_graphic4567_2(w_vram_address_graphic4567[2]),
    .w_vram_address_graphic4567_3(w_vram_address_graphic4567[3]),
    .w_vram_address_graphic4567_4(w_vram_address_graphic4567[4]),
    .w_vram_address_graphic4567_5(w_vram_address_graphic4567[5]),
    .w_vram_address_graphic4567_6(w_vram_address_graphic4567[6]),
    .w_vram_address_graphic4567_7(w_vram_address_graphic4567[7]),
    .w_vram_address_graphic4567_8(w_vram_address_graphic4567[8]),
    .w_vram_address_graphic4567_9(w_vram_address_graphic4567[9]),
    .w_vram_address_graphic4567_10(w_vram_address_graphic4567[10]),
    .w_vram_address_graphic4567_11(w_vram_address_graphic4567[11]),
    .w_vram_address_graphic4567_12(w_vram_address_graphic4567[12]),
    .w_vram_address_graphic4567_13(w_vram_address_graphic4567[13]),
    .w_vram_address_graphic4567_16(w_vram_address_graphic4567[16]),
    .ff_main_state(ff_main_state[1:0]),
    .w_dram_oe_n(w_dram_oe_n),
    .w_dram_we_n(w_dram_we_n),
    .w_vdp_command_drive(w_vdp_command_drive),
    .w_vdpcmd_vram_write_ack(w_vdpcmd_vram_write_ack),
    .n494_25(n494_25),
    .n272_9(n272_9),
    .w_vdpcmd_vram_read_ack(w_vdpcmd_vram_read_ack),
    .w_vram_write_ack(w_vram_write_ack),
    .n1370_5(n1370_5),
    .n914_15(n914_15),
    .n918_10(n918_10),
    .n915_12(n915_12),
    .w_vdpcmd_vram_rdata(w_vdpcmd_vram_rdata[7:0]),
    .ff_dram_address(ff_dram_address[16]),
    .w_dram_address(w_dram_address[13:0]),
    .w_dram_wdata(w_dram_wdata[7:0]),
    .w_vram_data_Z(w_vram_data_Z[7:0])
);
  vdp_ssg u_vdp_ssg (
    .w_video_clk(w_video_clk),
    .w_vdp_enable(w_vdp_enable),
    .n36_6(n36_6),
    .reg_r9_pal_mode_Z(reg_r9_pal_mode_Z),
    .reg_r9_interlace_mode_Z(reg_r9_interlace_mode_Z),
    .reg_r9_y_dots_Z(reg_r9_y_dots_Z),
    .n261_13(n261_13),
    .slot_reset_n_d(slot_reset_n_d),
    .n1011_7(n1011_7),
    .n261_12(n261_12),
    .n76_8(n76_8),
    .ff_prewindow_x_7(ff_prewindow_x_7),
    .reg_r25_msk_Z(reg_r25_msk_Z),
    .ff_predraw_local_plane_num_2_9(ff_predraw_local_plane_num_2_9),
    .n100_8(n100_8),
    .reg_r27_h_scroll_Z(reg_r27_h_scroll_Z[2:0]),
    .reg_r18_adj(reg_r18_adj[7:0]),
    .reg_r23_vstart_line_Z(reg_r23_vstart_line_Z[7:0]),
    .w_window_x(w_window_x),
    .w_prewindow_y(w_prewindow_y),
    .w_prewindow_y_sp(w_prewindow_y_sp),
    .n1171_2(n1171_2),
    .n1170_2(n1170_2),
    .n1169_2(n1169_2),
    .n1168_2(n1168_2),
    .n1167_2(n1167_2),
    .n1166_2(n1166_2),
    .n1165_2(n1165_2),
    .n1164_2(n1164_2),
    .n1607_3(n1607_3),
    .ff_pre_x_cnt_8_5(ff_pre_x_cnt_8_5),
    .n1470_4(n1470_4),
    .n553_4(n553_4),
    .n969_5(n969_5),
    .n973_6(n973_6),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_hcounter(w_hcounter[0]),
    .w_vcounter(w_vcounter[10:2]),
    .w_vdp_vcounter(w_vdp_vcounter[1:0]),
    .w_dot_state(w_dot_state[1:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .ff_pre_x_cnt_start1(ff_pre_x_cnt_start1[5]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[8:0]),
    .w_pre_dot_counter_yp_0(w_pre_dot_counter_yp[0]),
    .w_pre_dot_counter_yp_6(w_pre_dot_counter_yp[6]),
    .w_pre_dot_counter_yp_7(w_pre_dot_counter_yp[7]),
    .w_pre_dot_counter_yp_8(w_pre_dot_counter_yp[8]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[7:0])
);
  vdp_color_decoder u_vdp_color_decoder (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_sp_color_code_en(w_sp_color_code_en),
    .w_yjk_en(w_yjk_en),
    .reg_r25_yjk_Z(reg_r25_yjk_Z),
    .n1786_7(n1786_7),
    .reg_r8_col0_on_Z(reg_r8_col0_on_Z),
    .w_vdp_mode_is_highres(w_vdp_mode_is_highres),
    .w_window_x(w_window_x),
    .w_prewindow_y(w_prewindow_y),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .n272_9(n272_9),
    .w_logical_vram_addr_nam_11_5(w_logical_vram_addr_nam_11_5),
    .w_vdp_enable(w_vdp_enable),
    .w_palette_rdata_r(w_palette_rdata_r[4:0]),
    .w_palette_rdata_g(w_palette_rdata_g[4:0]),
    .w_palette_rdata_b(w_palette_rdata_b[4:0]),
    .w_sp_color_code(w_sp_color_code[3:0]),
    .w_color_code_graphic4567(w_color_code_graphic4567[7:0]),
    .w_yjk_r(w_yjk_r[5:0]),
    .reg_r7_frame_col_Z(reg_r7_frame_col_Z[7:0]),
    .w_yjk_g(w_yjk_g[5:0]),
    .w_yjk_b(w_yjk_b[5:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .w_dot_state(w_dot_state[1:0]),
    .w_color_code_text12(w_color_code_text12[3:0]),
    .w_color_code_graphic123m(w_color_code_graphic123m[3:0]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1]),
    .n227_7(n227_7),
    .n225_9(n225_9),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0]),
    .w_palette_rd_address(w_palette_rd_address[3:0])
);
  vdp_text12 u_vdp_text12 (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .reg_r1_bl_clks_Z(reg_r1_bl_clks_Z),
    .ff_pattern_generator_7_9(ff_pattern_generator_7_9),
    .w_vdp_enable(w_vdp_enable),
    .n520_4(n520_4),
    .n973_6(n973_6),
    .ff_predraw_local_plane_num_2_9(ff_predraw_local_plane_num_2_9),
    .n969_5(n969_5),
    .n494_25(n494_25),
    .slot_reset_n_d(slot_reset_n_d),
    .w_vram_data_Z(w_vram_data_Z[7:0]),
    .reg_r7_frame_col_Z(reg_r7_frame_col_Z[7:0]),
    .reg_r12_blink_mode_Z(reg_r12_blink_mode_Z[7:0]),
    .reg_r2_pattern_name_Z_0(reg_r2_pattern_name_Z[0]),
    .reg_r2_pattern_name_Z_1(reg_r2_pattern_name_Z[1]),
    .reg_r2_pattern_name_Z_2(reg_r2_pattern_name_Z[2]),
    .reg_r2_pattern_name_Z_3(reg_r2_pattern_name_Z[3]),
    .reg_r2_pattern_name_Z_6(reg_r2_pattern_name_Z[6]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[8:0]),
    .w_dot_state(w_dot_state[1:0]),
    .reg_r4_pattern_generator_Z_0(reg_r4_pattern_generator_Z[0]),
    .reg_r4_pattern_generator_Z_1(reg_r4_pattern_generator_Z[1]),
    .reg_r4_pattern_generator_Z_2(reg_r4_pattern_generator_Z[2]),
    .reg_r4_pattern_generator_Z_5(reg_r4_pattern_generator_Z[5]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[2:0]),
    .reg_r10r3_color_Z_3(reg_r10r3_color_Z[3]),
    .reg_r10r3_color_Z_4(reg_r10r3_color_Z[4]),
    .reg_r10r3_color_Z_5(reg_r10r3_color_Z[5]),
    .reg_r10r3_color_Z_6(reg_r10r3_color_Z[6]),
    .reg_r10r3_color_Z_7(reg_r10r3_color_Z[7]),
    .reg_r10r3_color_Z_10(reg_r10r3_color_Z[10]),
    .w_pre_dot_counter_yp(w_pre_dot_counter_yp[8:6]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .reg_r13_blink_period_Z(reg_r13_blink_period_Z[7:0]),
    .ff_tx_vram_read_en(ff_tx_vram_read_en),
    .ff_tx_vram_read_en2(ff_tx_vram_read_en2),
    .n1017_4(n1017_4),
    .w_logical_vram_addr_nam_11_5(w_logical_vram_addr_nam_11_5),
    .n100_6(n100_6),
    .n100_8(n100_8),
    .n1011_7(n1011_7),
    .n1018_6(n1018_6),
    .w_vram_address_text12_0(w_vram_address_text12[0]),
    .w_vram_address_text12_1(w_vram_address_text12[1]),
    .w_vram_address_text12_2(w_vram_address_text12[2]),
    .w_vram_address_text12_3(w_vram_address_text12[3]),
    .w_vram_address_text12_4(w_vram_address_text12[4]),
    .w_vram_address_text12_5(w_vram_address_text12[5]),
    .w_vram_address_text12_6(w_vram_address_text12[6]),
    .w_vram_address_text12_7(w_vram_address_text12[7]),
    .w_vram_address_text12_8(w_vram_address_text12[8]),
    .w_vram_address_text12_9(w_vram_address_text12[9]),
    .w_vram_address_text12_10(w_vram_address_text12[10]),
    .w_vram_address_text12_11(w_vram_address_text12[11]),
    .w_vram_address_text12_12(w_vram_address_text12[12]),
    .w_vram_address_text12_13(w_vram_address_text12[13]),
    .w_vram_address_text12_16(w_vram_address_text12[16]),
    .w_color_code_text12(w_color_code_text12[3:0])
);
  vdp_graphic123m u_vdp_graphic123m (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .n1017_4(n1017_4),
    .n1514_4(n1514_4),
    .w_vdp_enable(w_vdp_enable),
    .n1018_6(n1018_6),
    .n1554_5(n1554_5),
    .n313_6(n313_6),
    .w_vram_data_Z(w_vram_data_Z[7:0]),
    .reg_r26_h_scroll_Z(reg_r26_h_scroll_Z[7:3]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[7:3]),
    .w_dot_state(w_dot_state[1:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .reg_r2_pattern_name_Z_0(reg_r2_pattern_name_Z[0]),
    .reg_r2_pattern_name_Z_1(reg_r2_pattern_name_Z[1]),
    .reg_r2_pattern_name_Z_2(reg_r2_pattern_name_Z[2]),
    .reg_r2_pattern_name_Z_3(reg_r2_pattern_name_Z[3]),
    .reg_r2_pattern_name_Z_6(reg_r2_pattern_name_Z[6]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[7:0]),
    .reg_r4_pattern_generator_Z_0(reg_r4_pattern_generator_Z[0]),
    .reg_r4_pattern_generator_Z_1(reg_r4_pattern_generator_Z[1]),
    .reg_r4_pattern_generator_Z_2(reg_r4_pattern_generator_Z[2]),
    .reg_r4_pattern_generator_Z_5(reg_r4_pattern_generator_Z[5]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .reg_r10r3_color_Z_0(reg_r10r3_color_Z[0]),
    .reg_r10r3_color_Z_1(reg_r10r3_color_Z[1]),
    .reg_r10r3_color_Z_2(reg_r10r3_color_Z[2]),
    .reg_r10r3_color_Z_3(reg_r10r3_color_Z[3]),
    .reg_r10r3_color_Z_4(reg_r10r3_color_Z[4]),
    .reg_r10r3_color_Z_5(reg_r10r3_color_Z[5]),
    .reg_r10r3_color_Z_6(reg_r10r3_color_Z[6]),
    .reg_r10r3_color_Z_7(reg_r10r3_color_Z[7]),
    .reg_r10r3_color_Z_10(reg_r10r3_color_Z[10]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .n520_4(n520_4),
    .n570_4(n570_4),
    .ff_pattern_generator_7_7(ff_pattern_generator_7_7),
    .n586_6(n586_6),
    .ff_pattern_generator_7_9(ff_pattern_generator_7_9),
    .w_vram_address_graphic123m_0(w_vram_address_graphic123m[0]),
    .w_vram_address_graphic123m_1(w_vram_address_graphic123m[1]),
    .w_vram_address_graphic123m_2(w_vram_address_graphic123m[2]),
    .w_vram_address_graphic123m_3(w_vram_address_graphic123m[3]),
    .w_vram_address_graphic123m_4(w_vram_address_graphic123m[4]),
    .w_vram_address_graphic123m_5(w_vram_address_graphic123m[5]),
    .w_vram_address_graphic123m_6(w_vram_address_graphic123m[6]),
    .w_vram_address_graphic123m_7(w_vram_address_graphic123m[7]),
    .w_vram_address_graphic123m_8(w_vram_address_graphic123m[8]),
    .w_vram_address_graphic123m_9(w_vram_address_graphic123m[9]),
    .w_vram_address_graphic123m_10(w_vram_address_graphic123m[10]),
    .w_vram_address_graphic123m_11(w_vram_address_graphic123m[11]),
    .w_vram_address_graphic123m_12(w_vram_address_graphic123m[12]),
    .w_vram_address_graphic123m_13(w_vram_address_graphic123m[13]),
    .w_vram_address_graphic123m_16(w_vram_address_graphic123m[16]),
    .w_color_code_graphic123m(w_color_code_graphic123m[3:0])
);
  vdp_graphic4567 u_vdp_graphic4567 (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .n1017_4(n1017_4),
    .w_vdp_enable(w_vdp_enable),
    .ff_pattern_generator_7_7(ff_pattern_generator_7_7),
    .n1011_7(n1011_7),
    .n1976_9(n1976_9),
    .n1018_6(n1018_6),
    .n586_6(n586_6),
    .reg_r25_yae_Z(reg_r25_yae_Z),
    .n520_4(n520_4),
    .reg_r25_yjk_Z(reg_r25_yjk_Z),
    .n100_6(n100_6),
    .n570_4(n570_4),
    .n313_6(n313_6),
    .ff_pattern_generator_7_9(ff_pattern_generator_7_9),
    .slot_reset_n_d(slot_reset_n_d),
    .reg_r2_pattern_name_Z_0(reg_r2_pattern_name_Z[0]),
    .reg_r2_pattern_name_Z_1(reg_r2_pattern_name_Z[1]),
    .reg_r2_pattern_name_Z_2(reg_r2_pattern_name_Z[2]),
    .reg_r2_pattern_name_Z_3(reg_r2_pattern_name_Z[3]),
    .reg_r2_pattern_name_Z_6(reg_r2_pattern_name_Z[6]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[7:0]),
    .reg_r26_h_scroll_Z(reg_r26_h_scroll_Z[7:3]),
    .ff_rdata(ff_rdata[15:0]),
    .ff_dram_address(ff_dram_address[16]),
    .w_dot_state(w_dot_state[1:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[6:0]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .w_yjk_en(w_yjk_en),
    .pcolorcode_7_6(pcolorcode_7_6),
    .n575_15(n575_15),
    .pcolorcode_7_10(pcolorcode_7_10),
    .n1514_4(n1514_4),
    .n13_5(n13_5),
    .w_color_code_graphic4567(w_color_code_graphic4567[7:0]),
    .w_yjk_r(w_yjk_r[5:0]),
    .w_yjk_g(w_yjk_g[5:0]),
    .w_yjk_b(w_yjk_b[5:0]),
    .w_vram_address_graphic4567_0(w_vram_address_graphic4567[0]),
    .w_vram_address_graphic4567_1(w_vram_address_graphic4567[1]),
    .w_vram_address_graphic4567_2(w_vram_address_graphic4567[2]),
    .w_vram_address_graphic4567_3(w_vram_address_graphic4567[3]),
    .w_vram_address_graphic4567_4(w_vram_address_graphic4567[4]),
    .w_vram_address_graphic4567_5(w_vram_address_graphic4567[5]),
    .w_vram_address_graphic4567_6(w_vram_address_graphic4567[6]),
    .w_vram_address_graphic4567_7(w_vram_address_graphic4567[7]),
    .w_vram_address_graphic4567_8(w_vram_address_graphic4567[8]),
    .w_vram_address_graphic4567_9(w_vram_address_graphic4567[9]),
    .w_vram_address_graphic4567_10(w_vram_address_graphic4567[10]),
    .w_vram_address_graphic4567_11(w_vram_address_graphic4567[11]),
    .w_vram_address_graphic4567_12(w_vram_address_graphic4567[12]),
    .w_vram_address_graphic4567_13(w_vram_address_graphic4567[13]),
    .w_vram_address_graphic4567_16(w_vram_address_graphic4567[16])
);
  vdp_sprite u_vdp_sprite (
    .w_video_clk(w_video_clk),
    .n520_4(n520_4),
    .n36_6(n36_6),
    .ff_bwindow_y(ff_bwindow_y),
    .n1018_6(n1018_6),
    .n494_25(n494_25),
    .n1017_4(n1017_4),
    .reg_r1_sp_size_Z(reg_r1_sp_size_Z),
    .w_vdp_enable(w_vdp_enable),
    .reg_r1_sp_zoom_Z(reg_r1_sp_zoom_Z),
    .n100_6(n100_6),
    .n1011_7(n1011_7),
    .n586_6(n586_6),
    .slot_reset_n_d(slot_reset_n_d),
    .n1170_2(n1170_2),
    .n1171_2(n1171_2),
    .n1169_2(n1169_2),
    .n1168_2(n1168_2),
    .n1167_2(n1167_2),
    .n1166_2(n1166_2),
    .n1165_2(n1165_2),
    .n1164_2(n1164_2),
    .reg_r8_sp_off_Z(reg_r8_sp_off_Z),
    .n100_8(n100_8),
    .reg_r8_col0_on_Z(reg_r8_col0_on_Z),
    .ff_pattern_generator_7_9(ff_pattern_generator_7_9),
    .n13_5(n13_5),
    .w_vram_data_Z(w_vram_data_Z[7:0]),
    .reg_r6_sp_gen_addr_Z_0(reg_r6_sp_gen_addr_Z[0]),
    .reg_r6_sp_gen_addr_Z_1(reg_r6_sp_gen_addr_Z[1]),
    .reg_r6_sp_gen_addr_Z_2(reg_r6_sp_gen_addr_Z[2]),
    .reg_r6_sp_gen_addr_Z_3(reg_r6_sp_gen_addr_Z[3]),
    .reg_r6_sp_gen_addr_Z_5(reg_r6_sp_gen_addr_Z[5]),
    .reg_r11r5_sp_atr_addr_Z_0(reg_r11r5_sp_atr_addr_Z[0]),
    .reg_r11r5_sp_atr_addr_Z_1(reg_r11r5_sp_atr_addr_Z[1]),
    .reg_r11r5_sp_atr_addr_Z_2(reg_r11r5_sp_atr_addr_Z[2]),
    .reg_r11r5_sp_atr_addr_Z_3(reg_r11r5_sp_atr_addr_Z[3]),
    .reg_r11r5_sp_atr_addr_Z_4(reg_r11r5_sp_atr_addr_Z[4]),
    .reg_r11r5_sp_atr_addr_Z_5(reg_r11r5_sp_atr_addr_Z[5]),
    .reg_r11r5_sp_atr_addr_Z_6(reg_r11r5_sp_atr_addr_Z[6]),
    .reg_r11r5_sp_atr_addr_Z_7(reg_r11r5_sp_atr_addr_Z[7]),
    .reg_r11r5_sp_atr_addr_Z_9(reg_r11r5_sp_atr_addr_Z[9]),
    .w_dot_state(w_dot_state[1:0]),
    .w_pre_dot_counter_yp(w_pre_dot_counter_yp[0]),
    .w_pre_dot_counter_x_0(w_pre_dot_counter_x[0]),
    .w_pre_dot_counter_x_1(w_pre_dot_counter_x[1]),
    .w_pre_dot_counter_x_2(w_pre_dot_counter_x[2]),
    .w_pre_dot_counter_x_3(w_pre_dot_counter_x[3]),
    .w_pre_dot_counter_x_4(w_pre_dot_counter_x[4]),
    .w_pre_dot_counter_x_8(w_pre_dot_counter_x[8]),
    .reg_r27_h_scroll_Z(reg_r27_h_scroll_Z[2:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:2]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .w_sp_vram_accessing(w_sp_vram_accessing),
    .w_sp_color_code_en(w_sp_color_code_en),
    .n295_21(n295_21),
    .n1554_5(n1554_5),
    .ff_predraw_local_plane_num_2_9(ff_predraw_local_plane_num_2_9),
    .ff_main_state(ff_main_state[1:0]),
    .ff_y_test_address_2(ff_y_test_address[2]),
    .ff_y_test_address_3(ff_y_test_address[3]),
    .ff_y_test_address_4(ff_y_test_address[4]),
    .ff_y_test_address_5(ff_y_test_address[5]),
    .ff_y_test_address_6(ff_y_test_address[6]),
    .ff_y_test_address_7(ff_y_test_address[7]),
    .ff_y_test_address_8(ff_y_test_address[8]),
    .ff_y_test_address_9(ff_y_test_address[9]),
    .ff_y_test_address_10(ff_y_test_address[10]),
    .ff_y_test_address_11(ff_y_test_address[11]),
    .ff_y_test_address_12(ff_y_test_address[12]),
    .ff_y_test_address_13(ff_y_test_address[13]),
    .ff_y_test_address_14(ff_y_test_address[14]),
    .ff_y_test_address_16(ff_y_test_address[16]),
    .ff_preread_address_0(ff_preread_address[0]),
    .ff_preread_address_1(ff_preread_address[1]),
    .ff_preread_address_2(ff_preread_address[2]),
    .ff_preread_address_3(ff_preread_address[3]),
    .ff_preread_address_4(ff_preread_address[4]),
    .ff_preread_address_5(ff_preread_address[5]),
    .ff_preread_address_6(ff_preread_address[6]),
    .ff_preread_address_7(ff_preread_address[7]),
    .ff_preread_address_8(ff_preread_address[8]),
    .ff_preread_address_9(ff_preread_address[9]),
    .ff_preread_address_10(ff_preread_address[10]),
    .ff_preread_address_11(ff_preread_address[11]),
    .ff_preread_address_12(ff_preread_address[12]),
    .ff_preread_address_13(ff_preread_address[13]),
    .ff_preread_address_14(ff_preread_address[14]),
    .ff_preread_address_16(ff_preread_address[16]),
    .w_sp_color_code(w_sp_color_code[3:0])
);
  vdp_ram_palette u_vdp_palette_ram (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_vdp_enable(w_vdp_enable),
    .w_palette_we(w_palette_we),
    .w_palette_wdata_r(w_palette_wdata_r[4:2]),
    .w_palette_wdata_g(w_palette_wdata_g[4:2]),
    .w_palette_wdata_b(w_palette_wdata_b[4:2]),
    .w_palette_wr_address(w_palette_wr_address[3:0]),
    .w_palette_rd_address(w_palette_rd_address[3:0]),
    .w_palette_rdata_r(w_palette_rdata_r[4:0]),
    .w_palette_rdata_g(w_palette_rdata_g[4:0]),
    .w_palette_rdata_b(w_palette_rdata_b[4:0])
);
  vdp_register u_vdp_register (
    .w_video_clk(w_video_clk),
    .n1607_3(n1607_3),
    .n36_6(n36_6),
    .w_vdp_enable(w_vdp_enable),
    .w_write(w_write),
    .w_read(w_read),
    .n915_12(n915_12),
    .slot_reset_n_d(slot_reset_n_d),
    .w_bus_write(w_bus_write),
    .w_write_4(w_write_4),
    .n914_15(n914_15),
    .n1370_5(n1370_5),
    .w_vram_write_ack(w_vram_write_ack),
    .n3500_5(n3500_5),
    .w_vdpcmd_tr_clr_ack(w_vdpcmd_tr_clr_ack),
    .w_vdpcmd_reg_write_ack(w_vdpcmd_reg_write_ack),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address({w_bus_address_1,w_bus_address_0}),
    .w_dot_state(w_dot_state[1:0]),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .w_palette_we(w_palette_we),
    .w_vram_write_req(w_vram_write_req),
    .reg_r1_sp_size_Z(reg_r1_sp_size_Z),
    .reg_r1_sp_zoom_Z(reg_r1_sp_zoom_Z),
    .reg_r1_bl_clks_Z(reg_r1_bl_clks_Z),
    .reg_r8_sp_off_Z(reg_r8_sp_off_Z),
    .reg_r8_col0_on_Z(reg_r8_col0_on_Z),
    .reg_r9_pal_mode_Z(reg_r9_pal_mode_Z),
    .reg_r9_interlace_mode_Z(reg_r9_interlace_mode_Z),
    .reg_r9_y_dots_Z(reg_r9_y_dots_Z),
    .reg_r25_cmd_Z(reg_r25_cmd_Z),
    .reg_r25_yae_Z(reg_r25_yae_Z),
    .reg_r25_yjk_Z(reg_r25_yjk_Z),
    .reg_r25_msk_Z(reg_r25_msk_Z),
    .w_vdpcmd_reg_write_req(w_vdpcmd_reg_write_req),
    .w_vdpcmd_tr_clr_req(w_vdpcmd_tr_clr_req),
    .w_vram_rd_req(w_vram_rd_req),
    .w_vdp_mode_is_highres(w_vdp_mode_is_highres),
    .n1208_4(n1208_4),
    .n1211_4(n1211_4),
    .w_vram_addr_set_req(w_vram_addr_set_req),
    .n1234_8(n1234_8),
    .n1167_7(n1167_7),
    .n1371_11(n1371_11),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .reg_r26_h_scroll_Z(reg_r26_h_scroll_Z[7:3]),
    .reg_r2_pattern_name_Z_0(reg_r2_pattern_name_Z[0]),
    .reg_r2_pattern_name_Z_1(reg_r2_pattern_name_Z[1]),
    .reg_r2_pattern_name_Z_2(reg_r2_pattern_name_Z[2]),
    .reg_r2_pattern_name_Z_3(reg_r2_pattern_name_Z[3]),
    .reg_r2_pattern_name_Z_6(reg_r2_pattern_name_Z[6]),
    .w_vram_address_cpu(w_vram_address_cpu[16:0]),
    .w_vram_wdata_cpu(w_vram_wdata_cpu[7:0]),
    .reg_r4_pattern_generator_Z_0(reg_r4_pattern_generator_Z[0]),
    .reg_r4_pattern_generator_Z_1(reg_r4_pattern_generator_Z[1]),
    .reg_r4_pattern_generator_Z_2(reg_r4_pattern_generator_Z[2]),
    .reg_r4_pattern_generator_Z_5(reg_r4_pattern_generator_Z[5]),
    .reg_r12_blink_mode_Z(reg_r12_blink_mode_Z[7:0]),
    .reg_r13_blink_period_Z(reg_r13_blink_period_Z[7:0]),
    .reg_r6_sp_gen_addr_Z_0(reg_r6_sp_gen_addr_Z[0]),
    .reg_r6_sp_gen_addr_Z_1(reg_r6_sp_gen_addr_Z[1]),
    .reg_r6_sp_gen_addr_Z_2(reg_r6_sp_gen_addr_Z[2]),
    .reg_r6_sp_gen_addr_Z_3(reg_r6_sp_gen_addr_Z[3]),
    .reg_r6_sp_gen_addr_Z_5(reg_r6_sp_gen_addr_Z[5]),
    .reg_r7_frame_col_Z(reg_r7_frame_col_Z[7:0]),
    .reg_r10r3_color_Z_0(reg_r10r3_color_Z[0]),
    .reg_r10r3_color_Z_1(reg_r10r3_color_Z[1]),
    .reg_r10r3_color_Z_2(reg_r10r3_color_Z[2]),
    .reg_r10r3_color_Z_3(reg_r10r3_color_Z[3]),
    .reg_r10r3_color_Z_4(reg_r10r3_color_Z[4]),
    .reg_r10r3_color_Z_5(reg_r10r3_color_Z[5]),
    .reg_r10r3_color_Z_6(reg_r10r3_color_Z[6]),
    .reg_r10r3_color_Z_7(reg_r10r3_color_Z[7]),
    .reg_r10r3_color_Z_10(reg_r10r3_color_Z[10]),
    .reg_r11r5_sp_atr_addr_Z_0(reg_r11r5_sp_atr_addr_Z[0]),
    .reg_r11r5_sp_atr_addr_Z_1(reg_r11r5_sp_atr_addr_Z[1]),
    .reg_r11r5_sp_atr_addr_Z_2(reg_r11r5_sp_atr_addr_Z[2]),
    .reg_r11r5_sp_atr_addr_Z_3(reg_r11r5_sp_atr_addr_Z[3]),
    .reg_r11r5_sp_atr_addr_Z_4(reg_r11r5_sp_atr_addr_Z[4]),
    .reg_r11r5_sp_atr_addr_Z_5(reg_r11r5_sp_atr_addr_Z[5]),
    .reg_r11r5_sp_atr_addr_Z_6(reg_r11r5_sp_atr_addr_Z[6]),
    .reg_r11r5_sp_atr_addr_Z_7(reg_r11r5_sp_atr_addr_Z[7]),
    .reg_r11r5_sp_atr_addr_Z_9(reg_r11r5_sp_atr_addr_Z[9]),
    .reg_r18_adj(reg_r18_adj[7:0]),
    .reg_r23_vstart_line_Z(reg_r23_vstart_line_Z[7:0]),
    .reg_r27_h_scroll_Z(reg_r27_h_scroll_Z[2:0]),
    .w_vdpcmd_reg_num(w_vdpcmd_reg_num[3:0]),
    .w_vdpcmd_reg_data(w_vdpcmd_reg_data[7:0]),
    .w_palette_wdata_r(w_palette_wdata_r[4:2]),
    .w_palette_wdata_b(w_palette_wdata_b[4:2]),
    .w_palette_wdata_g(w_palette_wdata_g[4:2]),
    .w_palette_wr_address(w_palette_wr_address[3:0])
);
  vdp_command u_vdp_command (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .n918_10(n918_10),
    .w_vdp_enable(w_vdp_enable),
    .w_vdp_mode_is_highres(w_vdp_mode_is_highres),
    .n227_7(n227_7),
    .slot_reset_n_d(slot_reset_n_d),
    .reg_r25_cmd_Z(reg_r25_cmd_Z),
    .n575_15(n575_15),
    .w_vdpcmd_tr_clr_req(w_vdpcmd_tr_clr_req),
    .w_vdpcmd_reg_write_req(w_vdpcmd_reg_write_req),
    .w_vdpcmd_vram_write_ack(w_vdpcmd_vram_write_ack),
    .w_vdpcmd_vram_read_ack(w_vdpcmd_vram_read_ack),
    .n1371_11(n1371_11),
    .n1167_7(n1167_7),
    .w_vdpcmd_reg_data(w_vdpcmd_reg_data[7:0]),
    .w_vdpcmd_vram_rdata(w_vdpcmd_vram_rdata[7:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .w_vdpcmd_reg_num(w_vdpcmd_reg_num[3:0]),
    .ff_pre_x_cnt_start1(ff_pre_x_cnt_start1[5]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .n313_6(n313_6),
    .n1786_7(n1786_7),
    .ff_state_1_16(ff_state_1_16),
    .ff_state_0_15(ff_state_0_15),
    .n1976_9(n1976_9),
    .w_vdpcmd_reg_write_ack(w_vdpcmd_reg_write_ack),
    .w_vdpcmd_tr_clr_ack(w_vdpcmd_tr_clr_ack),
    .n3500_5(n3500_5),
    .n2386_6(n2386_6),
    .w_vdpcmd_vram_wdata(w_vdpcmd_vram_wdata[7:0]),
    .w_vdpcmd_vram_address_0(w_vdpcmd_vram_address[0]),
    .w_vdpcmd_vram_address_1(w_vdpcmd_vram_address[1]),
    .w_vdpcmd_vram_address_2(w_vdpcmd_vram_address[2]),
    .w_vdpcmd_vram_address_3(w_vdpcmd_vram_address[3]),
    .w_vdpcmd_vram_address_4(w_vdpcmd_vram_address[4]),
    .w_vdpcmd_vram_address_5(w_vdpcmd_vram_address[5]),
    .w_vdpcmd_vram_address_6(w_vdpcmd_vram_address[6]),
    .w_vdpcmd_vram_address_7(w_vdpcmd_vram_address[7]),
    .w_vdpcmd_vram_address_8(w_vdpcmd_vram_address[8]),
    .w_vdpcmd_vram_address_9(w_vdpcmd_vram_address[9]),
    .w_vdpcmd_vram_address_10(w_vdpcmd_vram_address[10]),
    .w_vdpcmd_vram_address_11(w_vdpcmd_vram_address[11]),
    .w_vdpcmd_vram_address_12(w_vdpcmd_vram_address[12]),
    .w_vdpcmd_vram_address_13(w_vdpcmd_vram_address[13]),
    .w_vdpcmd_vram_address_14(w_vdpcmd_vram_address[14]),
    .w_vdpcmd_vram_address_16(w_vdpcmd_vram_address[16]),
    .w_current_vdp_command_c(w_current_vdp_command_c[7:4])
);
  vdp_wait_control u_vdp_wait_control (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .reg_r9_y_dots_Z(reg_r9_y_dots_Z),
    .reg_r8_sp_off_Z(reg_r8_sp_off_Z),
    .w_vdp_enable(w_vdp_enable),
    .w_vdp_command_drive(w_vdp_command_drive),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .reg_r9_pal_mode_Z(reg_r9_pal_mode_Z),
    .w_current_vdp_command_c(w_current_vdp_command_c[7:4]),
    .ff_wait_cnt(ff_wait_cnt[15])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp */
module vdp_inst (
  w_video_clk,
  n36_6,
  w_sdram_rdata_en,
  ff_sdr_ready,
  slot_reset_n_d,
  w_bus_write,
  w_bus_valid,
  w_sdram_rdata,
  w_bus_address_0,
  w_bus_address_1,
  w_bus_address_2,
  w_bus_address_3,
  w_bus_address_5,
  w_bus_address_6,
  w_bus_address_7,
  w_bus_wdata,
  w_sdram_write,
  w_sdram_valid,
  w_vdp_enable,
  p_vdp_r_5_4,
  w_bus_vdp_rdata_en,
  w_sdram_address,
  w_sdram_wdata,
  w_vdp_hcounter,
  w_vdp_vcounter,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp
)
;
input w_video_clk;
input n36_6;
input w_sdram_rdata_en;
input ff_sdr_ready;
input slot_reset_n_d;
input w_bus_write;
input w_bus_valid;
input [31:0] w_sdram_rdata;
input w_bus_address_0;
input w_bus_address_1;
input w_bus_address_2;
input w_bus_address_3;
input w_bus_address_5;
input w_bus_address_6;
input w_bus_address_7;
input [7:0] w_bus_wdata;
output w_sdram_write;
output w_sdram_valid;
output w_vdp_enable;
output p_vdp_r_5_4;
output w_bus_vdp_rdata_en;
output [13:0] w_sdram_address;
output [7:0] w_sdram_wdata;
output [10:1] w_vdp_hcounter;
output [1:0] w_vdp_vcounter;
output [5:0] w_video_r_vdp;
output [5:0] w_video_g_vdp;
output [5:0] w_video_b_vdp;
wire n200_8;
wire n208_7;
wire n201_7;
wire n209_7;
wire n202_7;
wire n210_7;
wire n203_7;
wire n211_7;
wire n204_7;
wire n212_7;
wire n205_7;
wire n213_7;
wire n206_7;
wire n214_7;
wire n207_7;
wire n215_7;
wire n200_9;
wire n208_8;
wire n201_8;
wire n209_8;
wire n202_8;
wire n210_8;
wire n203_8;
wire n211_8;
wire n204_8;
wire n212_8;
wire n205_8;
wire n213_8;
wire n206_8;
wire n214_8;
wire n207_8;
wire n215_8;
wire n392_5;
wire n475_4;
wire n167_4;
wire n460_4;
wire n22_9;
wire ff_write_8;
wire ff_initial_busy;
wire w_dram_oe_n;
wire w_dram_we_n;
wire [1:0] ff_data_sel;
wire [15:0] ff_rdata;
wire [13:0] w_dram_address;
wire [7:0] w_dram_wdata;
wire VCC;
wire GND;
  LUT4 n200_s3 (
    .F(n200_8),
    .I0(w_sdram_rdata[31]),
    .I1(w_sdram_rdata[23]),
    .I2(ff_data_sel[1]),
    .I3(n200_9) 
);
defparam n200_s3.INIT=16'hCFA0;
  LUT4 n208_s3 (
    .F(n208_7),
    .I0(w_sdram_rdata[31]),
    .I1(w_sdram_rdata[15]),
    .I2(ff_data_sel[0]),
    .I3(n208_8) 
);
defparam n208_s3.INIT=16'hCFA0;
  LUT4 n201_s3 (
    .F(n201_7),
    .I0(w_sdram_rdata[22]),
    .I1(w_sdram_rdata[6]),
    .I2(ff_data_sel[0]),
    .I3(n201_8) 
);
defparam n201_s3.INIT=16'hCFA0;
  LUT4 n209_s3 (
    .F(n209_7),
    .I0(w_sdram_rdata[30]),
    .I1(w_sdram_rdata[22]),
    .I2(ff_data_sel[1]),
    .I3(n209_8) 
);
defparam n209_s3.INIT=16'hCFA0;
  LUT4 n202_s3 (
    .F(n202_7),
    .I0(w_sdram_rdata[21]),
    .I1(w_sdram_rdata[5]),
    .I2(ff_data_sel[0]),
    .I3(n202_8) 
);
defparam n202_s3.INIT=16'hCFA0;
  LUT4 n210_s3 (
    .F(n210_7),
    .I0(w_sdram_rdata[29]),
    .I1(w_sdram_rdata[21]),
    .I2(ff_data_sel[1]),
    .I3(n210_8) 
);
defparam n210_s3.INIT=16'hCFA0;
  LUT4 n203_s3 (
    .F(n203_7),
    .I0(w_sdram_rdata[20]),
    .I1(w_sdram_rdata[4]),
    .I2(ff_data_sel[0]),
    .I3(n203_8) 
);
defparam n203_s3.INIT=16'hCFA0;
  LUT4 n211_s3 (
    .F(n211_7),
    .I0(w_sdram_rdata[28]),
    .I1(w_sdram_rdata[20]),
    .I2(ff_data_sel[1]),
    .I3(n211_8) 
);
defparam n211_s3.INIT=16'hA0CF;
  LUT4 n204_s3 (
    .F(n204_7),
    .I0(w_sdram_rdata[3]),
    .I1(w_sdram_rdata[19]),
    .I2(ff_data_sel[0]),
    .I3(n204_8) 
);
defparam n204_s3.INIT=16'hCFA0;
  LUT4 n212_s3 (
    .F(n212_7),
    .I0(w_sdram_rdata[27]),
    .I1(w_sdram_rdata[19]),
    .I2(ff_data_sel[1]),
    .I3(n212_8) 
);
defparam n212_s3.INIT=16'hA0CF;
  LUT4 n205_s3 (
    .F(n205_7),
    .I0(w_sdram_rdata[2]),
    .I1(w_sdram_rdata[18]),
    .I2(ff_data_sel[0]),
    .I3(n205_8) 
);
defparam n205_s3.INIT=16'hCFA0;
  LUT4 n213_s3 (
    .F(n213_7),
    .I0(w_sdram_rdata[26]),
    .I1(w_sdram_rdata[18]),
    .I2(ff_data_sel[1]),
    .I3(n213_8) 
);
defparam n213_s3.INIT=16'hA0CF;
  LUT4 n206_s3 (
    .F(n206_7),
    .I0(w_sdram_rdata[1]),
    .I1(w_sdram_rdata[17]),
    .I2(ff_data_sel[0]),
    .I3(n206_8) 
);
defparam n206_s3.INIT=16'hCFA0;
  LUT4 n214_s3 (
    .F(n214_7),
    .I0(w_sdram_rdata[25]),
    .I1(w_sdram_rdata[17]),
    .I2(ff_data_sel[1]),
    .I3(n214_8) 
);
defparam n214_s3.INIT=16'hA0CF;
  LUT4 n207_s3 (
    .F(n207_7),
    .I0(w_sdram_rdata[0]),
    .I1(w_sdram_rdata[16]),
    .I2(ff_data_sel[0]),
    .I3(n207_8) 
);
defparam n207_s3.INIT=16'hCFA0;
  LUT4 n215_s3 (
    .F(n215_7),
    .I0(w_sdram_rdata[24]),
    .I1(w_sdram_rdata[16]),
    .I2(ff_data_sel[1]),
    .I3(n215_8) 
);
defparam n215_s3.INIT=16'hA0CF;
  LUT4 n200_s4 (
    .F(n200_9),
    .I0(w_sdram_rdata[7]),
    .I1(w_sdram_rdata[15]),
    .I2(ff_data_sel[1]),
    .I3(ff_data_sel[0]) 
);
defparam n200_s4.INIT=16'hFA0C;
  LUT4 n208_s4 (
    .F(n208_8),
    .I0(w_sdram_rdata[7]),
    .I1(w_sdram_rdata[23]),
    .I2(ff_data_sel[0]),
    .I3(ff_data_sel[1]) 
);
defparam n208_s4.INIT=16'h0CFA;
  LUT4 n201_s4 (
    .F(n201_8),
    .I0(w_sdram_rdata[14]),
    .I1(w_sdram_rdata[30]),
    .I2(ff_data_sel[0]),
    .I3(ff_data_sel[1]) 
);
defparam n201_s4.INIT=16'h0CFA;
  LUT4 n209_s4 (
    .F(n209_8),
    .I0(w_sdram_rdata[6]),
    .I1(w_sdram_rdata[14]),
    .I2(ff_data_sel[1]),
    .I3(ff_data_sel[0]) 
);
defparam n209_s4.INIT=16'h0CFA;
  LUT4 n202_s4 (
    .F(n202_8),
    .I0(w_sdram_rdata[13]),
    .I1(w_sdram_rdata[29]),
    .I2(ff_data_sel[0]),
    .I3(ff_data_sel[1]) 
);
defparam n202_s4.INIT=16'h0CFA;
  LUT4 n210_s4 (
    .F(n210_8),
    .I0(w_sdram_rdata[5]),
    .I1(w_sdram_rdata[13]),
    .I2(ff_data_sel[1]),
    .I3(ff_data_sel[0]) 
);
defparam n210_s4.INIT=16'h0CFA;
  LUT4 n203_s4 (
    .F(n203_8),
    .I0(w_sdram_rdata[12]),
    .I1(w_sdram_rdata[28]),
    .I2(ff_data_sel[0]),
    .I3(ff_data_sel[1]) 
);
defparam n203_s4.INIT=16'h0CFA;
  LUT4 n211_s4 (
    .F(n211_8),
    .I0(w_sdram_rdata[12]),
    .I1(w_sdram_rdata[4]),
    .I2(ff_data_sel[1]),
    .I3(ff_data_sel[0]) 
);
defparam n211_s4.INIT=16'hF503;
  LUT4 n204_s4 (
    .F(n204_8),
    .I0(w_sdram_rdata[27]),
    .I1(w_sdram_rdata[11]),
    .I2(ff_data_sel[0]),
    .I3(ff_data_sel[1]) 
);
defparam n204_s4.INIT=16'hFA0C;
  LUT4 n212_s4 (
    .F(n212_8),
    .I0(w_sdram_rdata[11]),
    .I1(w_sdram_rdata[3]),
    .I2(ff_data_sel[1]),
    .I3(ff_data_sel[0]) 
);
defparam n212_s4.INIT=16'hF503;
  LUT4 n205_s4 (
    .F(n205_8),
    .I0(w_sdram_rdata[26]),
    .I1(w_sdram_rdata[10]),
    .I2(ff_data_sel[0]),
    .I3(ff_data_sel[1]) 
);
defparam n205_s4.INIT=16'hFA0C;
  LUT4 n213_s4 (
    .F(n213_8),
    .I0(w_sdram_rdata[10]),
    .I1(w_sdram_rdata[2]),
    .I2(ff_data_sel[1]),
    .I3(ff_data_sel[0]) 
);
defparam n213_s4.INIT=16'hF503;
  LUT4 n206_s4 (
    .F(n206_8),
    .I0(w_sdram_rdata[25]),
    .I1(w_sdram_rdata[9]),
    .I2(ff_data_sel[0]),
    .I3(ff_data_sel[1]) 
);
defparam n206_s4.INIT=16'hFA0C;
  LUT4 n214_s4 (
    .F(n214_8),
    .I0(w_sdram_rdata[9]),
    .I1(w_sdram_rdata[1]),
    .I2(ff_data_sel[1]),
    .I3(ff_data_sel[0]) 
);
defparam n214_s4.INIT=16'hF503;
  LUT4 n207_s4 (
    .F(n207_8),
    .I0(w_sdram_rdata[24]),
    .I1(w_sdram_rdata[8]),
    .I2(ff_data_sel[0]),
    .I3(ff_data_sel[1]) 
);
defparam n207_s4.INIT=16'hFA0C;
  LUT4 n215_s4 (
    .F(n215_8),
    .I0(w_sdram_rdata[8]),
    .I1(w_sdram_rdata[0]),
    .I2(ff_data_sel[1]),
    .I3(ff_data_sel[0]) 
);
defparam n215_s4.INIT=16'hF503;
  LUT2 n392_s2 (
    .F(n392_5),
    .I0(w_dram_oe_n),
    .I1(w_dram_we_n) 
);
defparam n392_s2.INIT=4'h7;
  LUT2 n475_s1 (
    .F(n475_4),
    .I0(w_sdram_valid),
    .I1(slot_reset_n_d) 
);
defparam n475_s1.INIT=4'hB;
  LUT2 n167_s1 (
    .F(n167_4),
    .I0(w_dram_oe_n),
    .I1(w_vdp_enable) 
);
defparam n167_s1.INIT=4'h4;
  LUT3 n460_s1 (
    .F(n460_4),
    .I0(w_dram_we_n),
    .I1(w_sdram_valid),
    .I2(w_dram_oe_n) 
);
defparam n460_s1.INIT=8'h10;
  LUT2 n22_s4 (
    .F(n22_9),
    .I0(ff_initial_busy),
    .I1(slot_reset_n_d) 
);
defparam n22_s4.INIT=4'h4;
  LUT3 ff_write_s4 (
    .F(ff_write_8),
    .I0(w_sdram_valid),
    .I1(w_dram_oe_n),
    .I2(w_dram_we_n) 
);
defparam ff_write_s4.INIT=8'h15;
  DFFRE ff_address_13_s0 (
    .Q(w_sdram_address[13]),
    .D(w_dram_address[13]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_12_s0 (
    .Q(w_sdram_address[12]),
    .D(w_dram_address[12]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_11_s0 (
    .Q(w_sdram_address[11]),
    .D(w_dram_address[11]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_10_s0 (
    .Q(w_sdram_address[10]),
    .D(w_dram_address[10]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_9_s0 (
    .Q(w_sdram_address[9]),
    .D(w_dram_address[9]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_8_s0 (
    .Q(w_sdram_address[8]),
    .D(w_dram_address[8]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_7_s0 (
    .Q(w_sdram_address[7]),
    .D(w_dram_address[7]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_6_s0 (
    .Q(w_sdram_address[6]),
    .D(w_dram_address[6]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_5_s0 (
    .Q(w_sdram_address[5]),
    .D(w_dram_address[5]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_4_s0 (
    .Q(w_sdram_address[4]),
    .D(w_dram_address[4]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_3_s0 (
    .Q(w_sdram_address[3]),
    .D(w_dram_address[3]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_2_s0 (
    .Q(w_sdram_address[2]),
    .D(w_dram_address[2]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_1_s0 (
    .Q(w_sdram_address[1]),
    .D(w_dram_address[1]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_0_s0 (
    .Q(w_sdram_address[0]),
    .D(w_dram_address[0]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_write_s0 (
    .Q(w_sdram_write),
    .D(w_dram_oe_n),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_valid_s0 (
    .Q(w_sdram_valid),
    .D(VCC),
    .CLK(w_video_clk),
    .CE(n392_5),
    .RESET(n475_4) 
);
  DFFRE ff_wdata_7_s0 (
    .Q(w_sdram_wdata[7]),
    .D(w_dram_wdata[7]),
    .CLK(w_video_clk),
    .CE(n460_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(w_sdram_wdata[6]),
    .D(w_dram_wdata[6]),
    .CLK(w_video_clk),
    .CE(n460_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(w_sdram_wdata[5]),
    .D(w_dram_wdata[5]),
    .CLK(w_video_clk),
    .CE(n460_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(w_sdram_wdata[4]),
    .D(w_dram_wdata[4]),
    .CLK(w_video_clk),
    .CE(n460_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(w_sdram_wdata[3]),
    .D(w_dram_wdata[3]),
    .CLK(w_video_clk),
    .CE(n460_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(w_sdram_wdata[2]),
    .D(w_dram_wdata[2]),
    .CLK(w_video_clk),
    .CE(n460_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(w_sdram_wdata[1]),
    .D(w_dram_wdata[1]),
    .CLK(w_video_clk),
    .CE(n460_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(w_sdram_wdata[0]),
    .D(w_dram_wdata[0]),
    .CLK(w_video_clk),
    .CE(n460_4),
    .RESET(n36_6) 
);
  DFFRE ff_data_sel_1_s0 (
    .Q(ff_data_sel[1]),
    .D(w_sdram_address[1]),
    .CLK(w_video_clk),
    .CE(n167_4),
    .RESET(n36_6) 
);
  DFFRE ff_data_sel_0_s0 (
    .Q(ff_data_sel[0]),
    .D(w_sdram_address[0]),
    .CLK(w_video_clk),
    .CE(n167_4),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_15_s0 (
    .Q(ff_rdata[15]),
    .D(n200_8),
    .CLK(w_video_clk),
    .CE(w_sdram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_14_s0 (
    .Q(ff_rdata[14]),
    .D(n201_7),
    .CLK(w_video_clk),
    .CE(w_sdram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_13_s0 (
    .Q(ff_rdata[13]),
    .D(n202_7),
    .CLK(w_video_clk),
    .CE(w_sdram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_12_s0 (
    .Q(ff_rdata[12]),
    .D(n203_7),
    .CLK(w_video_clk),
    .CE(w_sdram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_11_s0 (
    .Q(ff_rdata[11]),
    .D(n204_7),
    .CLK(w_video_clk),
    .CE(w_sdram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_10_s0 (
    .Q(ff_rdata[10]),
    .D(n205_7),
    .CLK(w_video_clk),
    .CE(w_sdram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_9_s0 (
    .Q(ff_rdata[9]),
    .D(n206_7),
    .CLK(w_video_clk),
    .CE(w_sdram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_8_s0 (
    .Q(ff_rdata[8]),
    .D(n207_7),
    .CLK(w_video_clk),
    .CE(w_sdram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(n208_7),
    .CLK(w_video_clk),
    .CE(w_sdram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(n209_7),
    .CLK(w_video_clk),
    .CE(w_sdram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(n210_7),
    .CLK(w_video_clk),
    .CE(w_sdram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(n211_7),
    .CLK(w_video_clk),
    .CE(w_sdram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(n212_7),
    .CLK(w_video_clk),
    .CE(w_sdram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(n213_7),
    .CLK(w_video_clk),
    .CE(w_sdram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(n214_7),
    .CLK(w_video_clk),
    .CE(w_sdram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(n215_7),
    .CLK(w_video_clk),
    .CE(w_sdram_rdata_en),
    .RESET(n36_6) 
);
  DFFSE ff_initial_busy_s0 (
    .Q(ff_initial_busy),
    .D(GND),
    .CLK(w_video_clk),
    .CE(ff_sdr_ready),
    .SET(n36_6) 
);
  DFFR ff_enable_s1 (
    .Q(w_vdp_enable),
    .D(n22_9),
    .CLK(w_video_clk),
    .RESET(w_vdp_enable) 
);
  vdp u_v9958_core (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_vdp_enable(w_vdp_enable),
    .w_bus_write(w_bus_write),
    .w_bus_valid(w_bus_valid),
    .slot_reset_n_d(slot_reset_n_d),
    .w_bus_address_0(w_bus_address_0),
    .w_bus_address_1(w_bus_address_1),
    .w_bus_address_2(w_bus_address_2),
    .w_bus_address_3(w_bus_address_3),
    .w_bus_address_5(w_bus_address_5),
    .w_bus_address_6(w_bus_address_6),
    .w_bus_address_7(w_bus_address_7),
    .ff_rdata(ff_rdata[15:0]),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .p_vdp_r_5_4(p_vdp_r_5_4),
    .w_dram_oe_n(w_dram_oe_n),
    .w_dram_we_n(w_dram_we_n),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .w_dram_address(w_dram_address[13:0]),
    .w_dram_wdata(w_dram_wdata[7:0]),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_vdp_vcounter(w_vdp_vcounter[1:0]),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_inst */
module video_ram_line_buffer (
  w_video_clk,
  w_even_enable,
  ff_we_e,
  ff_re,
  w_vdp_enable,
  ff_addr_e,
  ff_d,
  w_vdp_vcounter,
  ff_re_0,
  out_e
)
;
input w_video_clk;
input w_even_enable;
input ff_we_e;
input ff_re;
input w_vdp_enable;
input [9:0] ff_addr_e;
input [17:0] ff_d;
input [1:1] w_vdp_vcounter;
output ff_re_0;
output [17:0] out_e;
wire n15_4;
wire n85_9;
wire ff_we;
wire ff_q_0_77;
wire [17:0] ff_q;
wire [9:0] ff_address;
wire [17:0] ff_d_0;
wire [17:0] ff_q_b;
wire [35:18] DO;
wire VCC;
wire GND;
  LUT2 n15_s1 (
    .F(n15_4),
    .I0(w_vdp_enable),
    .I1(w_vdp_vcounter[1]) 
);
defparam n15_s1.INIT=4'h1;
  LUT2 ff_q_17_s2 (
    .F(ff_q[17]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[17]) 
);
defparam ff_q_17_s2.INIT=4'h4;
  LUT2 ff_q_16_s2 (
    .F(ff_q[16]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[16]) 
);
defparam ff_q_16_s2.INIT=4'h4;
  LUT2 ff_q_15_s2 (
    .F(ff_q[15]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[15]) 
);
defparam ff_q_15_s2.INIT=4'h4;
  LUT2 ff_q_14_s2 (
    .F(ff_q[14]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[14]) 
);
defparam ff_q_14_s2.INIT=4'h4;
  LUT2 ff_q_13_s2 (
    .F(ff_q[13]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[13]) 
);
defparam ff_q_13_s2.INIT=4'h4;
  LUT2 ff_q_12_s2 (
    .F(ff_q[12]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[12]) 
);
defparam ff_q_12_s2.INIT=4'h4;
  LUT2 ff_q_11_s2 (
    .F(ff_q[11]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[11]) 
);
defparam ff_q_11_s2.INIT=4'h4;
  LUT2 ff_q_10_s2 (
    .F(ff_q[10]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[10]) 
);
defparam ff_q_10_s2.INIT=4'h4;
  LUT2 ff_q_9_s2 (
    .F(ff_q[9]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[9]) 
);
defparam ff_q_9_s2.INIT=4'h4;
  LUT2 ff_q_8_s2 (
    .F(ff_q[8]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[8]) 
);
defparam ff_q_8_s2.INIT=4'h4;
  LUT2 ff_q_7_s2 (
    .F(ff_q[7]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[7]) 
);
defparam ff_q_7_s2.INIT=4'h4;
  LUT2 ff_q_6_s2 (
    .F(ff_q[6]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[6]) 
);
defparam ff_q_6_s2.INIT=4'h4;
  LUT2 ff_q_5_s2 (
    .F(ff_q[5]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[5]) 
);
defparam ff_q_5_s2.INIT=4'h4;
  LUT2 ff_q_4_s2 (
    .F(ff_q[4]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[4]) 
);
defparam ff_q_4_s2.INIT=4'h4;
  LUT2 ff_q_3_s2 (
    .F(ff_q[3]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[3]) 
);
defparam ff_q_3_s2.INIT=4'h4;
  LUT2 ff_q_2_s2 (
    .F(ff_q[2]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[2]) 
);
defparam ff_q_2_s2.INIT=4'h4;
  LUT2 ff_q_1_s2 (
    .F(ff_q[1]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[1]) 
);
defparam ff_q_1_s2.INIT=4'h4;
  LUT2 ff_q_0_s65 (
    .F(ff_q[0]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[0]) 
);
defparam ff_q_0_s65.INIT=4'h4;
  LUT3 n85_s5 (
    .F(n85_9),
    .I0(ff_re_0),
    .I1(ff_q_0_77),
    .I2(ff_we) 
);
defparam n85_s5.INIT=8'hC5;
  DFFE ff_address_8_s0 (
    .Q(ff_address[8]),
    .D(ff_addr_e[8]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(ff_addr_e[7]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(ff_addr_e[6]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(ff_addr_e[5]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(ff_addr_e[4]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(ff_addr_e[3]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(ff_addr_e[2]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(ff_addr_e[1]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(ff_addr_e[0]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(ff_we_e),
    .CLK(w_video_clk),
    .RESET(n15_4) 
);
  DFFE ff_d_17_s0 (
    .Q(ff_d_0[17]),
    .D(ff_d[17]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_16_s0 (
    .Q(ff_d_0[16]),
    .D(ff_d[16]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_15_s0 (
    .Q(ff_d_0[15]),
    .D(ff_d[15]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_14_s0 (
    .Q(ff_d_0[14]),
    .D(ff_d[14]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_13_s0 (
    .Q(ff_d_0[13]),
    .D(ff_d[13]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_12_s0 (
    .Q(ff_d_0[12]),
    .D(ff_d[12]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_11_s0 (
    .Q(ff_d_0[11]),
    .D(ff_d[11]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_10_s0 (
    .Q(ff_d_0[10]),
    .D(ff_d[10]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_9_s0 (
    .Q(ff_d_0[9]),
    .D(ff_d[9]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_8_s0 (
    .Q(ff_d_0[8]),
    .D(ff_d[8]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_7_s0 (
    .Q(ff_d_0[7]),
    .D(ff_d[7]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_6_s0 (
    .Q(ff_d_0[6]),
    .D(ff_d[6]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_5_s0 (
    .Q(ff_d_0[5]),
    .D(ff_d[5]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_4_s0 (
    .Q(ff_d_0[4]),
    .D(ff_d[4]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_3_s0 (
    .Q(ff_d_0[3]),
    .D(ff_d[3]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_2_s0 (
    .Q(ff_d_0[2]),
    .D(ff_d[2]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_1_s0 (
    .Q(ff_d_0[1]),
    .D(ff_d[1]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_0_s0 (
    .Q(ff_d_0[0]),
    .D(ff_d[0]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFF ff_re_s0 (
    .Q(ff_re_0),
    .D(ff_re),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_e[17]),
    .D(ff_q[17]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_e[16]),
    .D(ff_q[16]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_e[15]),
    .D(ff_q[15]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_e[14]),
    .D(ff_q[14]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_e[13]),
    .D(ff_q[13]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_e[12]),
    .D(ff_q[12]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_e[11]),
    .D(ff_q[11]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_e[10]),
    .D(ff_q[10]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_e[9]),
    .D(ff_q[9]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_e[8]),
    .D(ff_q[8]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_e[7]),
    .D(ff_q[7]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_e[6]),
    .D(ff_q[6]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_e[5]),
    .D(ff_q[5]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_e[4]),
    .D(ff_q[4]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_e[3]),
    .D(ff_q[3]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_e[2]),
    .D(ff_q[2]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_e[1]),
    .D(ff_q[1]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_e[0]),
    .D(ff_q[0]),
    .CLK(w_video_clk) 
);
  DFFE ff_address_9_s0 (
    .Q(ff_address[9]),
    .D(ff_addr_e[9]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFF ff_q_0_s66 (
    .Q(ff_q_0_77),
    .D(n85_9),
    .CLK(w_video_clk) 
);
defparam ff_q_0_s66.INIT=1'b0;
  SPX9 ff_imem_ff_imem_0_0_s (
    .DO({DO[35:18],ff_q_b[17:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d_0[17:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({ff_address[9:0],GND,GND,VCC,VCC}),
    .WRE(ff_we),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=18;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_ram_line_buffer */
module video_ram_line_buffer_0 (
  w_video_clk,
  w_odd_enable,
  ff_we_o,
  w_vdp_enable,
  ff_re,
  ff_addr_o,
  ff_d,
  w_vdp_vcounter,
  out_o
)
;
input w_video_clk;
input w_odd_enable;
input ff_we_o;
input w_vdp_enable;
input ff_re;
input [9:0] ff_addr_o;
input [17:0] ff_d;
input [1:1] w_vdp_vcounter;
output [17:0] out_o;
wire n15_4;
wire n85_9;
wire ff_we;
wire ff_q_0_77;
wire [17:0] ff_q;
wire [9:0] ff_address;
wire [17:0] ff_d_0;
wire [17:0] ff_q_b;
wire [35:18] DO;
wire VCC;
wire GND;
  LUT2 n15_s1 (
    .F(n15_4),
    .I0(w_vdp_enable),
    .I1(w_vdp_vcounter[1]) 
);
defparam n15_s1.INIT=4'h4;
  LUT2 ff_q_17_s2 (
    .F(ff_q[17]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[17]) 
);
defparam ff_q_17_s2.INIT=4'h4;
  LUT2 ff_q_16_s2 (
    .F(ff_q[16]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[16]) 
);
defparam ff_q_16_s2.INIT=4'h4;
  LUT2 ff_q_15_s2 (
    .F(ff_q[15]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[15]) 
);
defparam ff_q_15_s2.INIT=4'h4;
  LUT2 ff_q_14_s2 (
    .F(ff_q[14]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[14]) 
);
defparam ff_q_14_s2.INIT=4'h4;
  LUT2 ff_q_13_s2 (
    .F(ff_q[13]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[13]) 
);
defparam ff_q_13_s2.INIT=4'h4;
  LUT2 ff_q_12_s2 (
    .F(ff_q[12]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[12]) 
);
defparam ff_q_12_s2.INIT=4'h4;
  LUT2 ff_q_11_s2 (
    .F(ff_q[11]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[11]) 
);
defparam ff_q_11_s2.INIT=4'h4;
  LUT2 ff_q_10_s2 (
    .F(ff_q[10]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[10]) 
);
defparam ff_q_10_s2.INIT=4'h4;
  LUT2 ff_q_9_s2 (
    .F(ff_q[9]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[9]) 
);
defparam ff_q_9_s2.INIT=4'h4;
  LUT2 ff_q_8_s2 (
    .F(ff_q[8]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[8]) 
);
defparam ff_q_8_s2.INIT=4'h4;
  LUT2 ff_q_7_s2 (
    .F(ff_q[7]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[7]) 
);
defparam ff_q_7_s2.INIT=4'h4;
  LUT2 ff_q_6_s2 (
    .F(ff_q[6]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[6]) 
);
defparam ff_q_6_s2.INIT=4'h4;
  LUT2 ff_q_5_s2 (
    .F(ff_q[5]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[5]) 
);
defparam ff_q_5_s2.INIT=4'h4;
  LUT2 ff_q_4_s2 (
    .F(ff_q[4]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[4]) 
);
defparam ff_q_4_s2.INIT=4'h4;
  LUT2 ff_q_3_s2 (
    .F(ff_q[3]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[3]) 
);
defparam ff_q_3_s2.INIT=4'h4;
  LUT2 ff_q_2_s2 (
    .F(ff_q[2]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[2]) 
);
defparam ff_q_2_s2.INIT=4'h4;
  LUT2 ff_q_1_s2 (
    .F(ff_q[1]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[1]) 
);
defparam ff_q_1_s2.INIT=4'h4;
  LUT2 ff_q_0_s65 (
    .F(ff_q[0]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[0]) 
);
defparam ff_q_0_s65.INIT=4'h4;
  LUT3 n85_s5 (
    .F(n85_9),
    .I0(ff_q_0_77),
    .I1(ff_re),
    .I2(ff_we) 
);
defparam n85_s5.INIT=8'hA3;
  DFFE ff_address_8_s0 (
    .Q(ff_address[8]),
    .D(ff_addr_o[8]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(ff_addr_o[7]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(ff_addr_o[6]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(ff_addr_o[5]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(ff_addr_o[4]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(ff_addr_o[3]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(ff_addr_o[2]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(ff_addr_o[1]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(ff_addr_o[0]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(ff_we_o),
    .CLK(w_video_clk),
    .RESET(n15_4) 
);
  DFFE ff_d_17_s0 (
    .Q(ff_d_0[17]),
    .D(ff_d[17]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_16_s0 (
    .Q(ff_d_0[16]),
    .D(ff_d[16]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_15_s0 (
    .Q(ff_d_0[15]),
    .D(ff_d[15]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_14_s0 (
    .Q(ff_d_0[14]),
    .D(ff_d[14]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_13_s0 (
    .Q(ff_d_0[13]),
    .D(ff_d[13]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_12_s0 (
    .Q(ff_d_0[12]),
    .D(ff_d[12]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_11_s0 (
    .Q(ff_d_0[11]),
    .D(ff_d[11]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_10_s0 (
    .Q(ff_d_0[10]),
    .D(ff_d[10]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_9_s0 (
    .Q(ff_d_0[9]),
    .D(ff_d[9]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_8_s0 (
    .Q(ff_d_0[8]),
    .D(ff_d[8]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_7_s0 (
    .Q(ff_d_0[7]),
    .D(ff_d[7]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_6_s0 (
    .Q(ff_d_0[6]),
    .D(ff_d[6]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_5_s0 (
    .Q(ff_d_0[5]),
    .D(ff_d[5]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_4_s0 (
    .Q(ff_d_0[4]),
    .D(ff_d[4]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_3_s0 (
    .Q(ff_d_0[3]),
    .D(ff_d[3]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_2_s0 (
    .Q(ff_d_0[2]),
    .D(ff_d[2]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_1_s0 (
    .Q(ff_d_0[1]),
    .D(ff_d[1]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_0_s0 (
    .Q(ff_d_0[0]),
    .D(ff_d[0]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_o[17]),
    .D(ff_q[17]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_o[16]),
    .D(ff_q[16]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_o[15]),
    .D(ff_q[15]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_o[14]),
    .D(ff_q[14]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_o[13]),
    .D(ff_q[13]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_o[12]),
    .D(ff_q[12]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_o[11]),
    .D(ff_q[11]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_o[10]),
    .D(ff_q[10]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_o[9]),
    .D(ff_q[9]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_o[8]),
    .D(ff_q[8]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_o[7]),
    .D(ff_q[7]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_o[6]),
    .D(ff_q[6]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_o[5]),
    .D(ff_q[5]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_o[4]),
    .D(ff_q[4]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_o[3]),
    .D(ff_q[3]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_o[2]),
    .D(ff_q[2]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_o[1]),
    .D(ff_q[1]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_o[0]),
    .D(ff_q[0]),
    .CLK(w_video_clk) 
);
  DFFE ff_address_9_s0 (
    .Q(ff_address[9]),
    .D(ff_addr_o[9]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFF ff_q_0_s66 (
    .Q(ff_q_0_77),
    .D(n85_9),
    .CLK(w_video_clk) 
);
defparam ff_q_0_s66.INIT=1'b0;
  SPX9 ff_imem_ff_imem_0_0_s (
    .DO({DO[35:18],ff_q_b[17:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d_0[17:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({ff_address[9:0],GND,GND,VCC,VCC}),
    .WRE(ff_we),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=18;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_ram_line_buffer_0 */
module video_double_buffer (
  w_we_buf,
  w_video_clk,
  p_vdp_r_5_4,
  ff_active,
  w_vdp_enable,
  w_vdp_vcounter,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp,
  ff_x_position_r,
  w_vdp_hcounter,
  n93_6,
  w_pixel_r,
  w_pixel_g,
  w_pixel_b
)
;
input w_we_buf;
input w_video_clk;
input p_vdp_r_5_4;
input ff_active;
input w_vdp_enable;
input [1:1] w_vdp_vcounter;
input [5:0] w_video_r_vdp;
input [5:0] w_video_g_vdp;
input [5:0] w_video_b_vdp;
input [9:0] ff_x_position_r;
input [10:1] w_vdp_hcounter;
output n93_6;
output [5:0] w_pixel_r;
output [5:0] w_pixel_g;
output [5:0] w_pixel_b;
wire n89_3;
wire n90_3;
wire n91_3;
wire n92_3;
wire n93_3;
wire n94_3;
wire n95_3;
wire n96_3;
wire n97_4;
wire n98_3;
wire n99_3;
wire n100_3;
wire n101_3;
wire n102_3;
wire n103_3;
wire n104_3;
wire n105_3;
wire n106_3;
wire n107_4;
wire n108_3;
wire n109_3;
wire n110_3;
wire n111_3;
wire n112_3;
wire n113_3;
wire n114_3;
wire n115_3;
wire n116_3;
wire n117_3;
wire n118_3;
wire n119_3;
wire n120_3;
wire n121_3;
wire n122_3;
wire n123_3;
wire n124_3;
wire n125_3;
wire n126_3;
wire n89_4;
wire n90_4;
wire n92_4;
wire n95_4;
wire w_even_enable;
wire w_odd_enable;
wire n94_6;
wire n91_6;
wire ff_we_e;
wire ff_we_o;
wire ff_re;
wire n67_5;
wire ff_re_1;
wire [17:0] ff_d;
wire [9:0] ff_addr_e;
wire [9:0] ff_addr_o;
wire [17:0] out_e;
wire [17:0] out_o;
wire VCC;
wire GND;
  LUT4 n89_s0 (
    .F(n89_3),
    .I0(ff_x_position_r[9]),
    .I1(w_vdp_hcounter[10]),
    .I2(n89_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n89_s0.INIT=16'hAA3C;
  LUT4 n90_s0 (
    .F(n90_3),
    .I0(ff_x_position_r[8]),
    .I1(w_vdp_hcounter[9]),
    .I2(n90_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n90_s0.INIT=16'hAA3C;
  LUT4 n91_s0 (
    .F(n91_3),
    .I0(ff_x_position_r[7]),
    .I1(w_vdp_hcounter[8]),
    .I2(n91_6),
    .I3(w_vdp_vcounter[1]) 
);
defparam n91_s0.INIT=16'hAAC3;
  LUT4 n92_s0 (
    .F(n92_3),
    .I0(ff_x_position_r[6]),
    .I1(w_vdp_hcounter[7]),
    .I2(n92_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n92_s0.INIT=16'hAA3C;
  LUT4 n93_s0 (
    .F(n93_3),
    .I0(ff_x_position_r[5]),
    .I1(w_vdp_hcounter[6]),
    .I2(n93_6),
    .I3(w_vdp_vcounter[1]) 
);
defparam n93_s0.INIT=16'hAAC3;
  LUT3 n94_s0 (
    .F(n94_3),
    .I0(n94_6),
    .I1(ff_x_position_r[4]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n94_s0.INIT=8'hC5;
  LUT4 n95_s0 (
    .F(n95_3),
    .I0(ff_x_position_r[3]),
    .I1(w_vdp_hcounter[4]),
    .I2(n95_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n95_s0.INIT=16'hAA3C;
  LUT4 n96_s0 (
    .F(n96_3),
    .I0(ff_x_position_r[2]),
    .I1(w_vdp_hcounter[3]),
    .I2(w_vdp_hcounter[2]),
    .I3(w_vdp_vcounter[1]) 
);
defparam n96_s0.INIT=16'hAAC3;
  LUT3 n97_s1 (
    .F(n97_4),
    .I0(ff_x_position_r[1]),
    .I1(w_vdp_hcounter[2]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n97_s1.INIT=8'hA3;
  LUT3 n98_s0 (
    .F(n98_3),
    .I0(ff_x_position_r[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n98_s0.INIT=8'hAC;
  LUT4 n99_s0 (
    .F(n99_3),
    .I0(ff_x_position_r[9]),
    .I1(w_vdp_hcounter[10]),
    .I2(n89_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n99_s0.INIT=16'h3CAA;
  LUT4 n100_s0 (
    .F(n100_3),
    .I0(ff_x_position_r[8]),
    .I1(w_vdp_hcounter[9]),
    .I2(n90_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n100_s0.INIT=16'h3CAA;
  LUT4 n101_s0 (
    .F(n101_3),
    .I0(ff_x_position_r[7]),
    .I1(w_vdp_hcounter[8]),
    .I2(n91_6),
    .I3(w_vdp_vcounter[1]) 
);
defparam n101_s0.INIT=16'hC3AA;
  LUT4 n102_s0 (
    .F(n102_3),
    .I0(ff_x_position_r[6]),
    .I1(w_vdp_hcounter[7]),
    .I2(n92_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n102_s0.INIT=16'h3CAA;
  LUT4 n103_s0 (
    .F(n103_3),
    .I0(ff_x_position_r[5]),
    .I1(w_vdp_hcounter[6]),
    .I2(n93_6),
    .I3(w_vdp_vcounter[1]) 
);
defparam n103_s0.INIT=16'hC3AA;
  LUT3 n104_s0 (
    .F(n104_3),
    .I0(ff_x_position_r[4]),
    .I1(n94_6),
    .I2(w_vdp_vcounter[1]) 
);
defparam n104_s0.INIT=8'h3A;
  LUT4 n105_s0 (
    .F(n105_3),
    .I0(ff_x_position_r[3]),
    .I1(w_vdp_hcounter[4]),
    .I2(n95_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n105_s0.INIT=16'h3CAA;
  LUT4 n106_s0 (
    .F(n106_3),
    .I0(ff_x_position_r[2]),
    .I1(w_vdp_hcounter[3]),
    .I2(w_vdp_hcounter[2]),
    .I3(w_vdp_vcounter[1]) 
);
defparam n106_s0.INIT=16'hC3AA;
  LUT3 n107_s1 (
    .F(n107_4),
    .I0(ff_x_position_r[1]),
    .I1(w_vdp_hcounter[2]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n107_s1.INIT=8'h3A;
  LUT3 n108_s0 (
    .F(n108_3),
    .I0(ff_x_position_r[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n108_s0.INIT=8'hCA;
  LUT3 n109_s0 (
    .F(n109_3),
    .I0(out_o[17]),
    .I1(out_e[17]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n109_s0.INIT=8'hCA;
  LUT3 n110_s0 (
    .F(n110_3),
    .I0(out_o[16]),
    .I1(out_e[16]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n110_s0.INIT=8'hCA;
  LUT3 n111_s0 (
    .F(n111_3),
    .I0(out_o[15]),
    .I1(out_e[15]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n111_s0.INIT=8'hCA;
  LUT3 n112_s0 (
    .F(n112_3),
    .I0(out_o[14]),
    .I1(out_e[14]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n112_s0.INIT=8'hCA;
  LUT3 n113_s0 (
    .F(n113_3),
    .I0(out_o[13]),
    .I1(out_e[13]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n113_s0.INIT=8'hCA;
  LUT3 n114_s0 (
    .F(n114_3),
    .I0(out_o[12]),
    .I1(out_e[12]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n114_s0.INIT=8'hCA;
  LUT3 n115_s0 (
    .F(n115_3),
    .I0(out_o[11]),
    .I1(out_e[11]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n115_s0.INIT=8'hCA;
  LUT3 n116_s0 (
    .F(n116_3),
    .I0(out_o[10]),
    .I1(out_e[10]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n116_s0.INIT=8'hCA;
  LUT3 n117_s0 (
    .F(n117_3),
    .I0(out_o[9]),
    .I1(out_e[9]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n117_s0.INIT=8'hCA;
  LUT3 n118_s0 (
    .F(n118_3),
    .I0(out_o[8]),
    .I1(out_e[8]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n118_s0.INIT=8'hCA;
  LUT3 n119_s0 (
    .F(n119_3),
    .I0(out_o[7]),
    .I1(out_e[7]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n119_s0.INIT=8'hCA;
  LUT3 n120_s0 (
    .F(n120_3),
    .I0(out_o[6]),
    .I1(out_e[6]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n120_s0.INIT=8'hCA;
  LUT3 n121_s0 (
    .F(n121_3),
    .I0(out_o[5]),
    .I1(out_e[5]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n121_s0.INIT=8'hCA;
  LUT3 n122_s0 (
    .F(n122_3),
    .I0(out_o[4]),
    .I1(out_e[4]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n122_s0.INIT=8'hCA;
  LUT3 n123_s0 (
    .F(n123_3),
    .I0(out_o[3]),
    .I1(out_e[3]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n123_s0.INIT=8'hCA;
  LUT3 n124_s0 (
    .F(n124_3),
    .I0(out_o[2]),
    .I1(out_e[2]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n124_s0.INIT=8'hCA;
  LUT3 n125_s0 (
    .F(n125_3),
    .I0(out_o[1]),
    .I1(out_e[1]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n125_s0.INIT=8'hCA;
  LUT3 n126_s0 (
    .F(n126_3),
    .I0(out_o[0]),
    .I1(out_e[0]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n126_s0.INIT=8'hCA;
  LUT3 n89_s1 (
    .F(n89_4),
    .I0(w_vdp_hcounter[8]),
    .I1(w_vdp_hcounter[9]),
    .I2(n91_6) 
);
defparam n89_s1.INIT=8'h01;
  LUT2 n90_s1 (
    .F(n90_4),
    .I0(w_vdp_hcounter[8]),
    .I1(n91_6) 
);
defparam n90_s1.INIT=4'h1;
  LUT2 n92_s1 (
    .F(n92_4),
    .I0(n93_6),
    .I1(w_vdp_hcounter[6]) 
);
defparam n92_s1.INIT=4'h4;
  LUT2 n95_s1 (
    .F(n95_4),
    .I0(w_vdp_hcounter[2]),
    .I1(w_vdp_hcounter[3]) 
);
defparam n95_s1.INIT=4'h1;
  LUT2 w_even_enable_s2 (
    .F(w_even_enable),
    .I0(w_vdp_enable),
    .I1(w_vdp_vcounter[1]) 
);
defparam w_even_enable_s2.INIT=4'hE;
  LUT2 w_odd_enable_s3 (
    .F(w_odd_enable),
    .I0(w_vdp_enable),
    .I1(w_vdp_vcounter[1]) 
);
defparam w_odd_enable_s3.INIT=4'hB;
  LUT4 n94_s2 (
    .F(n94_6),
    .I0(w_vdp_hcounter[4]),
    .I1(w_vdp_hcounter[2]),
    .I2(w_vdp_hcounter[3]),
    .I3(w_vdp_hcounter[5]) 
);
defparam n94_s2.INIT=16'h01FE;
  LUT4 n93_s2 (
    .F(n93_6),
    .I0(w_vdp_hcounter[4]),
    .I1(w_vdp_hcounter[5]),
    .I2(w_vdp_hcounter[2]),
    .I3(w_vdp_hcounter[3]) 
);
defparam n93_s2.INIT=16'h0001;
  LUT3 n91_s2 (
    .F(n91_6),
    .I0(w_vdp_hcounter[7]),
    .I1(n93_6),
    .I2(w_vdp_hcounter[6]) 
);
defparam n91_s2.INIT=8'h20;
  DFFR ff_we_e_s0 (
    .Q(ff_we_e),
    .D(w_we_buf),
    .CLK(w_video_clk),
    .RESET(w_vdp_vcounter[1]) 
);
  DFFR ff_we_o_s0 (
    .Q(ff_we_o),
    .D(w_we_buf),
    .CLK(w_video_clk),
    .RESET(n67_5) 
);
  DFFR ff_d_17_s0 (
    .Q(ff_d[17]),
    .D(w_video_r_vdp[5]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_16_s0 (
    .Q(ff_d[16]),
    .D(w_video_r_vdp[4]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_15_s0 (
    .Q(ff_d[15]),
    .D(w_video_r_vdp[3]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_14_s0 (
    .Q(ff_d[14]),
    .D(w_video_r_vdp[2]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_13_s0 (
    .Q(ff_d[13]),
    .D(w_video_r_vdp[1]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_12_s0 (
    .Q(ff_d[12]),
    .D(w_video_r_vdp[0]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_11_s0 (
    .Q(ff_d[11]),
    .D(w_video_g_vdp[5]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_10_s0 (
    .Q(ff_d[10]),
    .D(w_video_g_vdp[4]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_9_s0 (
    .Q(ff_d[9]),
    .D(w_video_g_vdp[3]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_8_s0 (
    .Q(ff_d[8]),
    .D(w_video_g_vdp[2]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_video_g_vdp[1]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_video_g_vdp[0]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_video_b_vdp[5]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_video_b_vdp[4]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_video_b_vdp[3]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_video_b_vdp[2]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_video_b_vdp[1]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_video_b_vdp[0]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFF ff_re_s0 (
    .Q(ff_re),
    .D(ff_active),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_9_s0 (
    .Q(ff_addr_e[9]),
    .D(n89_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_8_s0 (
    .Q(ff_addr_e[8]),
    .D(n90_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_7_s0 (
    .Q(ff_addr_e[7]),
    .D(n91_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_6_s0 (
    .Q(ff_addr_e[6]),
    .D(n92_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_5_s0 (
    .Q(ff_addr_e[5]),
    .D(n93_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_4_s0 (
    .Q(ff_addr_e[4]),
    .D(n94_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_3_s0 (
    .Q(ff_addr_e[3]),
    .D(n95_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_2_s0 (
    .Q(ff_addr_e[2]),
    .D(n96_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_1_s0 (
    .Q(ff_addr_e[1]),
    .D(n97_4),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_0_s0 (
    .Q(ff_addr_e[0]),
    .D(n98_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_9_s0 (
    .Q(ff_addr_o[9]),
    .D(n99_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_8_s0 (
    .Q(ff_addr_o[8]),
    .D(n100_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_7_s0 (
    .Q(ff_addr_o[7]),
    .D(n101_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_6_s0 (
    .Q(ff_addr_o[6]),
    .D(n102_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_5_s0 (
    .Q(ff_addr_o[5]),
    .D(n103_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_4_s0 (
    .Q(ff_addr_o[4]),
    .D(n104_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_3_s0 (
    .Q(ff_addr_o[3]),
    .D(n105_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_2_s0 (
    .Q(ff_addr_o[2]),
    .D(n106_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_1_s0 (
    .Q(ff_addr_o[1]),
    .D(n107_4),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_0_s0 (
    .Q(ff_addr_o[0]),
    .D(n108_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_r_5_s0 (
    .Q(w_pixel_r[5]),
    .D(n109_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_r_4_s0 (
    .Q(w_pixel_r[4]),
    .D(n110_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_r_3_s0 (
    .Q(w_pixel_r[3]),
    .D(n111_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_r_2_s0 (
    .Q(w_pixel_r[2]),
    .D(n112_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_r_1_s0 (
    .Q(w_pixel_r[1]),
    .D(n113_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_r_0_s0 (
    .Q(w_pixel_r[0]),
    .D(n114_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_g_5_s0 (
    .Q(w_pixel_g[5]),
    .D(n115_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_g_4_s0 (
    .Q(w_pixel_g[4]),
    .D(n116_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_g_3_s0 (
    .Q(w_pixel_g[3]),
    .D(n117_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_g_2_s0 (
    .Q(w_pixel_g[2]),
    .D(n118_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_g_1_s0 (
    .Q(w_pixel_g[1]),
    .D(n119_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_g_0_s0 (
    .Q(w_pixel_g[0]),
    .D(n120_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_b_5_s0 (
    .Q(w_pixel_b[5]),
    .D(n121_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_b_4_s0 (
    .Q(w_pixel_b[4]),
    .D(n122_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_b_3_s0 (
    .Q(w_pixel_b[3]),
    .D(n123_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_b_2_s0 (
    .Q(w_pixel_b[2]),
    .D(n124_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_b_1_s0 (
    .Q(w_pixel_b[1]),
    .D(n125_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_b_0_s0 (
    .Q(w_pixel_b[0]),
    .D(n126_3),
    .CLK(w_video_clk) 
);
  INV n67_s2 (
    .O(n67_5),
    .I(w_vdp_vcounter[1]) 
);
  video_ram_line_buffer u_buf_even (
    .w_video_clk(w_video_clk),
    .w_even_enable(w_even_enable),
    .ff_we_e(ff_we_e),
    .ff_re(ff_re),
    .w_vdp_enable(w_vdp_enable),
    .ff_addr_e(ff_addr_e[9:0]),
    .ff_d(ff_d[17:0]),
    .w_vdp_vcounter(w_vdp_vcounter[1]),
    .ff_re_0(ff_re_1),
    .out_e(out_e[17:0])
);
  video_ram_line_buffer_0 u_buf_odd (
    .w_video_clk(w_video_clk),
    .w_odd_enable(w_odd_enable),
    .ff_we_o(ff_we_o),
    .w_vdp_enable(w_vdp_enable),
    .ff_re(ff_re_1),
    .ff_addr_o(ff_addr_o[9:0]),
    .ff_d(ff_d[17:0]),
    .w_vdp_vcounter(w_vdp_vcounter[1]),
    .out_o(out_o[17:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_double_buffer */
module video_out_bilinear (
  w_video_clk,
  ff_tap1_r,
  ff_coeff3,
  ff_tap0_r,
  w_video_r
)
;
input w_video_clk;
input [5:0] ff_tap1_r;
input [4:0] ff_coeff3;
input [5:0] ff_tap0_r;
output [7:0] w_video_r;
wire n27_8;
wire n27_7;
wire w_add_2_3;
wire w_add_3_3;
wire w_add_4_3;
wire w_add_5_3;
wire w_add_6_3;
wire w_add_7_0_COUT;
wire [5:0] ff_tap1_delay;
wire [7:0] ff_mul;
wire [8:8] n273_Z_Z;
wire [5:0] w_sub;
wire [7:2] w_add;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  DFF ff_tap1_delay_4_s0 (
    .Q(ff_tap1_delay[4]),
    .D(ff_tap1_r[4]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_3_s0 (
    .Q(ff_tap1_delay[3]),
    .D(ff_tap1_r[3]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_2_s0 (
    .Q(ff_tap1_delay[2]),
    .D(ff_tap1_r[2]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_1_s0 (
    .Q(ff_tap1_delay[1]),
    .D(ff_tap1_r[1]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_0_s0 (
    .Q(ff_tap1_delay[0]),
    .D(ff_tap1_r[0]),
    .CLK(w_video_clk) 
);
  DFF ff_out_7_s0 (
    .Q(w_video_r[7]),
    .D(w_add[7]),
    .CLK(w_video_clk) 
);
  DFF ff_out_6_s0 (
    .Q(w_video_r[6]),
    .D(w_add[6]),
    .CLK(w_video_clk) 
);
  DFF ff_out_5_s0 (
    .Q(w_video_r[5]),
    .D(w_add[5]),
    .CLK(w_video_clk) 
);
  DFF ff_out_4_s0 (
    .Q(w_video_r[4]),
    .D(w_add[4]),
    .CLK(w_video_clk) 
);
  DFF ff_out_3_s0 (
    .Q(w_video_r[3]),
    .D(w_add[3]),
    .CLK(w_video_clk) 
);
  DFF ff_out_2_s0 (
    .Q(w_video_r[2]),
    .D(w_add[2]),
    .CLK(w_video_clk) 
);
  DFF ff_out_1_s0 (
    .Q(w_video_r[1]),
    .D(ff_mul[1]),
    .CLK(w_video_clk) 
);
  DFF ff_out_0_s0 (
    .Q(w_video_r[0]),
    .D(ff_mul[0]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_5_s0 (
    .Q(ff_tap1_delay[5]),
    .D(ff_tap1_r[5]),
    .CLK(w_video_clk) 
);
  MULT9X9 w_mul_13_s2 (
    .DOUT({DOUT[17:12],ff_mul[7:0],DOUT[3:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({n273_Z_Z[8],n27_8,w_sub[5:0],n27_7}),
    .B({GND,GND,GND,GND,ff_coeff3[4:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_mul_13_s2.AREG=1'b0;
defparam w_mul_13_s2.ASIGN_REG=1'b0;
defparam w_mul_13_s2.BREG=1'b1;
defparam w_mul_13_s2.BSIGN_REG=1'b0;
defparam w_mul_13_s2.MULT_RESET_MODE="SYNC";
defparam w_mul_13_s2.OUT_REG=1'b1;
defparam w_mul_13_s2.PIPE_REG=1'b0;
defparam w_mul_13_s2.SOA_REG=1'b0;
  PADD9 n27_s3 (
    .DOUT({n273_Z_Z[8],n27_8,w_sub[5:0],n27_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,GND,GND,ff_tap0_r[5:0]}),
    .B({GND,GND,GND,ff_tap1_r[5:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam n27_s3.ADD_SUB=1'b1;
defparam n27_s3.AREG=1'b0;
defparam n27_s3.BREG=1'b0;
defparam n27_s3.BSEL_MODE=1'b0;
defparam n27_s3.PADD_RESET_MODE="SYNC";
defparam n27_s3.SOREG=1'b0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_3),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_3),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_2_3) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_3),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_3_3) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_3),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_4_3) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_3),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_5_3) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_0_COUT),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_6_3) 
);
defparam w_add_7_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_out_bilinear */
module video_out_bilinear_0 (
  w_video_clk,
  ff_tap1_g,
  ff_coeff3,
  ff_tap0_g,
  w_video_g
)
;
input w_video_clk;
input [5:0] ff_tap1_g;
input [4:0] ff_coeff3;
input [5:0] ff_tap0_g;
output [7:0] w_video_g;
wire n27_8;
wire n27_7;
wire w_add_2_3;
wire w_add_3_3;
wire w_add_4_3;
wire w_add_5_3;
wire w_add_6_3;
wire w_add_7_0_COUT;
wire [5:0] ff_tap1_delay;
wire [7:0] ff_mul;
wire [8:8] n273_Z_Z;
wire [5:0] w_sub;
wire [7:2] w_add;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  DFF ff_tap1_delay_4_s0 (
    .Q(ff_tap1_delay[4]),
    .D(ff_tap1_g[4]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_3_s0 (
    .Q(ff_tap1_delay[3]),
    .D(ff_tap1_g[3]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_2_s0 (
    .Q(ff_tap1_delay[2]),
    .D(ff_tap1_g[2]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_1_s0 (
    .Q(ff_tap1_delay[1]),
    .D(ff_tap1_g[1]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_0_s0 (
    .Q(ff_tap1_delay[0]),
    .D(ff_tap1_g[0]),
    .CLK(w_video_clk) 
);
  DFF ff_out_7_s0 (
    .Q(w_video_g[7]),
    .D(w_add[7]),
    .CLK(w_video_clk) 
);
  DFF ff_out_6_s0 (
    .Q(w_video_g[6]),
    .D(w_add[6]),
    .CLK(w_video_clk) 
);
  DFF ff_out_5_s0 (
    .Q(w_video_g[5]),
    .D(w_add[5]),
    .CLK(w_video_clk) 
);
  DFF ff_out_4_s0 (
    .Q(w_video_g[4]),
    .D(w_add[4]),
    .CLK(w_video_clk) 
);
  DFF ff_out_3_s0 (
    .Q(w_video_g[3]),
    .D(w_add[3]),
    .CLK(w_video_clk) 
);
  DFF ff_out_2_s0 (
    .Q(w_video_g[2]),
    .D(w_add[2]),
    .CLK(w_video_clk) 
);
  DFF ff_out_1_s0 (
    .Q(w_video_g[1]),
    .D(ff_mul[1]),
    .CLK(w_video_clk) 
);
  DFF ff_out_0_s0 (
    .Q(w_video_g[0]),
    .D(ff_mul[0]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_5_s0 (
    .Q(ff_tap1_delay[5]),
    .D(ff_tap1_g[5]),
    .CLK(w_video_clk) 
);
  MULT9X9 w_mul_13_s2 (
    .DOUT({DOUT[17:12],ff_mul[7:0],DOUT[3:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({n273_Z_Z[8],n27_8,w_sub[5:0],n27_7}),
    .B({GND,GND,GND,GND,ff_coeff3[4:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_mul_13_s2.AREG=1'b0;
defparam w_mul_13_s2.ASIGN_REG=1'b0;
defparam w_mul_13_s2.BREG=1'b1;
defparam w_mul_13_s2.BSIGN_REG=1'b0;
defparam w_mul_13_s2.MULT_RESET_MODE="SYNC";
defparam w_mul_13_s2.OUT_REG=1'b1;
defparam w_mul_13_s2.PIPE_REG=1'b0;
defparam w_mul_13_s2.SOA_REG=1'b0;
  PADD9 n27_s3 (
    .DOUT({n273_Z_Z[8],n27_8,w_sub[5:0],n27_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,GND,GND,ff_tap0_g[5:0]}),
    .B({GND,GND,GND,ff_tap1_g[5:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam n27_s3.ADD_SUB=1'b1;
defparam n27_s3.AREG=1'b0;
defparam n27_s3.BREG=1'b0;
defparam n27_s3.BSEL_MODE=1'b0;
defparam n27_s3.PADD_RESET_MODE="SYNC";
defparam n27_s3.SOREG=1'b0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_3),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_3),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_2_3) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_3),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_3_3) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_3),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_4_3) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_3),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_5_3) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_0_COUT),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_6_3) 
);
defparam w_add_7_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_out_bilinear_0 */
module video_out_bilinear_1 (
  w_video_clk,
  ff_tap1_b,
  ff_coeff3,
  ff_tap0_b,
  w_video_b
)
;
input w_video_clk;
input [5:0] ff_tap1_b;
input [4:0] ff_coeff3;
input [5:0] ff_tap0_b;
output [7:0] w_video_b;
wire n27_8;
wire n27_7;
wire w_add_2_3;
wire w_add_3_3;
wire w_add_4_3;
wire w_add_5_3;
wire w_add_6_3;
wire w_add_7_0_COUT;
wire [5:0] ff_tap1_delay;
wire [7:0] ff_mul;
wire [8:8] n273_Z_Z;
wire [5:0] w_sub;
wire [7:2] w_add;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  DFF ff_tap1_delay_4_s0 (
    .Q(ff_tap1_delay[4]),
    .D(ff_tap1_b[4]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_3_s0 (
    .Q(ff_tap1_delay[3]),
    .D(ff_tap1_b[3]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_2_s0 (
    .Q(ff_tap1_delay[2]),
    .D(ff_tap1_b[2]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_1_s0 (
    .Q(ff_tap1_delay[1]),
    .D(ff_tap1_b[1]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_0_s0 (
    .Q(ff_tap1_delay[0]),
    .D(ff_tap1_b[0]),
    .CLK(w_video_clk) 
);
  DFF ff_out_7_s0 (
    .Q(w_video_b[7]),
    .D(w_add[7]),
    .CLK(w_video_clk) 
);
  DFF ff_out_6_s0 (
    .Q(w_video_b[6]),
    .D(w_add[6]),
    .CLK(w_video_clk) 
);
  DFF ff_out_5_s0 (
    .Q(w_video_b[5]),
    .D(w_add[5]),
    .CLK(w_video_clk) 
);
  DFF ff_out_4_s0 (
    .Q(w_video_b[4]),
    .D(w_add[4]),
    .CLK(w_video_clk) 
);
  DFF ff_out_3_s0 (
    .Q(w_video_b[3]),
    .D(w_add[3]),
    .CLK(w_video_clk) 
);
  DFF ff_out_2_s0 (
    .Q(w_video_b[2]),
    .D(w_add[2]),
    .CLK(w_video_clk) 
);
  DFF ff_out_1_s0 (
    .Q(w_video_b[1]),
    .D(ff_mul[1]),
    .CLK(w_video_clk) 
);
  DFF ff_out_0_s0 (
    .Q(w_video_b[0]),
    .D(ff_mul[0]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_5_s0 (
    .Q(ff_tap1_delay[5]),
    .D(ff_tap1_b[5]),
    .CLK(w_video_clk) 
);
  MULT9X9 w_mul_13_s2 (
    .DOUT({DOUT[17:12],ff_mul[7:0],DOUT[3:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({n273_Z_Z[8],n27_8,w_sub[5:0],n27_7}),
    .B({GND,GND,GND,GND,ff_coeff3[4:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_mul_13_s2.AREG=1'b0;
defparam w_mul_13_s2.ASIGN_REG=1'b0;
defparam w_mul_13_s2.BREG=1'b1;
defparam w_mul_13_s2.BSIGN_REG=1'b0;
defparam w_mul_13_s2.MULT_RESET_MODE="SYNC";
defparam w_mul_13_s2.OUT_REG=1'b1;
defparam w_mul_13_s2.PIPE_REG=1'b0;
defparam w_mul_13_s2.SOA_REG=1'b0;
  PADD9 n27_s3 (
    .DOUT({n273_Z_Z[8],n27_8,w_sub[5:0],n27_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,GND,GND,ff_tap0_b[5:0]}),
    .B({GND,GND,GND,ff_tap1_b[5:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam n27_s3.ADD_SUB=1'b1;
defparam n27_s3.AREG=1'b0;
defparam n27_s3.BREG=1'b0;
defparam n27_s3.BSEL_MODE=1'b0;
defparam n27_s3.PADD_RESET_MODE="SYNC";
defparam n27_s3.SOREG=1'b0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_3),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_3),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_2_3) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_3),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_3_3) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_3),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_4_3) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_3),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_5_3) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_0_COUT),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_6_3) 
);
defparam w_add_7_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_out_bilinear_1 */
module video_out_hmag (
  w_video_clk,
  n723_3,
  n36_6,
  slot_reset_n_d,
  w_h_back_porch_end_10,
  p_vdp_r_5_4,
  w_vdp_enable,
  ff_h_cnt,
  w_vdp_hcounter,
  w_vdp_vcounter,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp,
  w_data_r_out,
  w_data_g_out,
  w_data_b_out
)
;
input w_video_clk;
input n723_3;
input n36_6;
input slot_reset_n_d;
input w_h_back_porch_end_10;
input p_vdp_r_5_4;
input w_vdp_enable;
input [4:0] ff_h_cnt;
input [10:1] w_vdp_hcounter;
input [1:0] w_vdp_vcounter;
input [5:0] w_video_r_vdp;
input [5:0] w_video_g_vdp;
input [5:0] w_video_b_vdp;
output [7:0] w_data_r_out;
output [7:0] w_data_g_out;
output [7:0] w_data_b_out;
wire n733_4;
wire n102_3;
wire n103_3;
wire n104_3;
wire n105_4;
wire n749_4;
wire w_active_start;
wire w_we_buf;
wire ff_coeff1_addr_tmp_18;
wire n102_4;
wire n103_4;
wire n749_5;
wire w_active_start_8;
wire n749_6;
wire n749_7;
wire ff_coeff1_0_25;
wire ff_x_position_r_8_7;
wire w_we_buf_39;
wire ff_hold0;
wire ff_hold1;
wire ff_hold2;
wire ff_hold3;
wire ff_hold4;
wire ff_active;
wire ff_coeff1_0_5;
wire ff_coeff1_0_9;
wire n48_1;
wire n48_2;
wire n47_1;
wire n47_2;
wire n46_1;
wire n46_2;
wire n45_1;
wire n45_2;
wire n44_1;
wire n44_2;
wire n43_1;
wire n43_2;
wire n42_1;
wire n42_2;
wire n41_1;
wire n41_2;
wire n40_1;
wire n40_0_COUT;
wire w_odd_gain_0_2;
wire w_odd_gain_0_3;
wire w_odd_gain_1_2;
wire w_odd_gain_1_3;
wire w_odd_gain_2_2;
wire w_odd_gain_2_3;
wire w_odd_gain_3_2;
wire w_odd_gain_3_3;
wire w_odd_gain_4_2;
wire w_odd_gain_4_3;
wire w_odd_gain_5_2;
wire w_odd_gain_5_3;
wire w_odd_gain_6_2;
wire w_odd_gain_6_3;
wire w_odd_gain_7_2;
wire w_odd_gain_8_6;
wire w_odd_gain_0_5;
wire w_odd_gain_1_5;
wire w_odd_gain_2_5;
wire w_odd_gain_3_5;
wire w_odd_gain_4_5;
wire w_odd_gain_5_5;
wire w_odd_gain_6_5;
wire w_odd_gain_7_5;
wire w_normalized_numerator_8_5;
wire w_normalized_numerator_9_5;
wire w_normalized_numerator_10_5;
wire w_normalized_numerator_11_5;
wire w_gain2_7_7;
wire ff_hold0_7;
wire ff_tap0_r_5_7;
wire w_sub_numerator_3_12;
wire ff_coeff1_0_26;
wire n49_6;
wire n93_6;
wire [8:8] w_sub_numerator;
wire [9:0] ff_x_position_r;
wire [7:3] ff_numerator;
wire [4:0] ff_coeff;
wire [5:0] ff_tap0_r;
wire [5:0] ff_tap0_g;
wire [5:0] ff_tap0_b;
wire [5:0] ff_tap1_r;
wire [5:0] ff_tap1_g;
wire [5:0] ff_tap1_b;
wire [7:0] ff_gain;
wire [4:0] ff_coeff3;
wire [9:0] w_odd_gain;
wire [13:8] w_normalized_numerator;
wire [5:0] w_pixel_r;
wire [5:0] w_pixel_g;
wire [5:0] w_pixel_b;
wire [7:0] w_video_r;
wire [7:0] w_video_g;
wire [7:0] w_video_b;
wire [3:1] DO;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [17:0] DOUT_0;
wire [8:0] SOA_0;
wire [8:0] SOB_0;
wire [17:0] DOUT_1;
wire [8:0] SOA_1;
wire [8:0] SOB_1;
wire VCC;
wire GND;
  LUT2 n733_s1 (
    .F(n733_4),
    .I0(w_active_start),
    .I1(slot_reset_n_d) 
);
defparam n733_s1.INIT=4'hB;
  LUT3 n102_s0 (
    .F(n102_3),
    .I0(ff_numerator[6]),
    .I1(n102_4),
    .I2(ff_numerator[7]) 
);
defparam n102_s0.INIT=8'hE1;
  LUT4 n103_s0 (
    .F(n103_3),
    .I0(ff_numerator[7]),
    .I1(ff_numerator[3]),
    .I2(ff_numerator[6]),
    .I3(n103_4) 
);
defparam n103_s0.INIT=16'hC30A;
  LUT4 n104_s0 (
    .F(n104_3),
    .I0(ff_numerator[3]),
    .I1(w_sub_numerator[8]),
    .I2(ff_numerator[4]),
    .I3(ff_numerator[5]) 
);
defparam n104_s0.INIT=16'h1FE0;
  LUT3 n105_s1 (
    .F(n105_4),
    .I0(ff_numerator[3]),
    .I1(w_sub_numerator[8]),
    .I2(ff_numerator[4]) 
);
defparam n105_s1.INIT=8'h1E;
  LUT4 n749_s1 (
    .F(n749_4),
    .I0(ff_x_position_r[2]),
    .I1(ff_x_position_r[3]),
    .I2(n749_5),
    .I3(n723_3) 
);
defparam n749_s1.INIT=16'hFF80;
  LUT4 w_active_start_s4 (
    .F(w_active_start),
    .I0(ff_h_cnt[0]),
    .I1(ff_h_cnt[1]),
    .I2(w_active_start_8),
    .I3(w_h_back_porch_end_10) 
);
defparam w_active_start_s4.INIT=16'h1000;
  LUT4 w_we_buf_s24 (
    .F(w_we_buf),
    .I0(w_vdp_hcounter[9]),
    .I1(w_vdp_hcounter[8]),
    .I2(w_we_buf_39),
    .I3(w_vdp_hcounter[10]) 
);
defparam w_we_buf_s24.INIT=16'h51EF;
  LUT3 w_sub_numerator_8_s4 (
    .F(w_sub_numerator[8]),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[7]),
    .I2(n102_4) 
);
defparam w_sub_numerator_8_s4.INIT=8'h01;
  LUT2 ff_coeff1_addr_tmp_s9 (
    .F(ff_coeff1_addr_tmp_18),
    .I0(ff_coeff1_0_5),
    .I1(ff_coeff1_0_9) 
);
defparam ff_coeff1_addr_tmp_s9.INIT=4'h9;
  LUT3 n102_s1 (
    .F(n102_4),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]),
    .I2(ff_numerator[3]) 
);
defparam n102_s1.INIT=8'h80;
  LUT2 n103_s1 (
    .F(n103_4),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]) 
);
defparam n103_s1.INIT=4'h8;
  LUT3 n749_s2 (
    .F(n749_5),
    .I0(ff_x_position_r[4]),
    .I1(ff_x_position_r[5]),
    .I2(n749_6) 
);
defparam n749_s2.INIT=8'h80;
  LUT3 w_active_start_s5 (
    .F(w_active_start_8),
    .I0(ff_h_cnt[2]),
    .I1(ff_h_cnt[4]),
    .I2(ff_h_cnt[3]) 
);
defparam w_active_start_s5.INIT=8'h10;
  LUT4 n749_s3 (
    .F(n749_6),
    .I0(ff_x_position_r[6]),
    .I1(ff_x_position_r[0]),
    .I2(ff_x_position_r[1]),
    .I3(n749_7) 
);
defparam n749_s3.INIT=16'h4000;
  LUT3 n749_s4 (
    .F(n749_7),
    .I0(ff_x_position_r[7]),
    .I1(ff_x_position_r[8]),
    .I2(ff_x_position_r[9]) 
);
defparam n749_s4.INIT=8'h10;
  LUT2 ff_coeff1_0_s13 (
    .F(ff_coeff1_0_25),
    .I0(ff_coeff1_0_5),
    .I1(ff_coeff1_0_9) 
);
defparam ff_coeff1_0_s13.INIT=4'h6;
  LUT4 ff_x_position_r_8_s2 (
    .F(ff_x_position_r_8_7),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[7]),
    .I2(n102_4),
    .I3(ff_active) 
);
defparam ff_x_position_r_8_s2.INIT=16'hFE00;
  LUT4 w_we_buf_s26 (
    .F(w_we_buf_39),
    .I0(w_vdp_hcounter[8]),
    .I1(w_vdp_hcounter[7]),
    .I2(n93_6),
    .I3(w_vdp_hcounter[6]) 
);
defparam w_we_buf_s26.INIT=16'h7177;
  DFFRE ff_x_position_r_8_s0 (
    .Q(ff_x_position_r[8]),
    .D(n41_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFFRE ff_x_position_r_7_s0 (
    .Q(ff_x_position_r[7]),
    .D(n42_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFFRE ff_x_position_r_6_s0 (
    .Q(ff_x_position_r[6]),
    .D(n43_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFFRE ff_x_position_r_5_s0 (
    .Q(ff_x_position_r[5]),
    .D(n44_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFFRE ff_x_position_r_4_s0 (
    .Q(ff_x_position_r[4]),
    .D(n45_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFFRE ff_x_position_r_3_s0 (
    .Q(ff_x_position_r[3]),
    .D(n46_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFFRE ff_x_position_r_2_s0 (
    .Q(ff_x_position_r[2]),
    .D(n47_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFFRE ff_x_position_r_1_s0 (
    .Q(ff_x_position_r[1]),
    .D(n48_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFFRE ff_x_position_r_0_s0 (
    .Q(ff_x_position_r[0]),
    .D(n49_6),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFFRE ff_numerator_7_s0 (
    .Q(ff_numerator[7]),
    .D(n102_3),
    .CLK(w_video_clk),
    .CE(ff_active),
    .RESET(n733_4) 
);
  DFFRE ff_numerator_6_s0 (
    .Q(ff_numerator[6]),
    .D(n103_3),
    .CLK(w_video_clk),
    .CE(ff_active),
    .RESET(n733_4) 
);
  DFFRE ff_numerator_5_s0 (
    .Q(ff_numerator[5]),
    .D(n104_3),
    .CLK(w_video_clk),
    .CE(ff_active),
    .RESET(n733_4) 
);
  DFFRE ff_numerator_4_s0 (
    .Q(ff_numerator[4]),
    .D(n105_4),
    .CLK(w_video_clk),
    .CE(ff_active),
    .RESET(n733_4) 
);
  DFFRE ff_numerator_3_s0 (
    .Q(ff_numerator[3]),
    .D(w_sub_numerator_3_12),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n733_4) 
);
  DFFR ff_hold0_s0 (
    .Q(ff_hold0),
    .D(w_sub_numerator[8]),
    .CLK(w_video_clk),
    .RESET(ff_hold0_7) 
);
  DFF ff_hold1_s0 (
    .Q(ff_hold1),
    .D(ff_hold0),
    .CLK(w_video_clk) 
);
  DFF ff_hold2_s0 (
    .Q(ff_hold2),
    .D(ff_hold1),
    .CLK(w_video_clk) 
);
  DFF ff_hold3_s0 (
    .Q(ff_hold3),
    .D(ff_hold2),
    .CLK(w_video_clk) 
);
  DFF ff_hold4_s0 (
    .Q(ff_hold4),
    .D(ff_hold3),
    .CLK(w_video_clk) 
);
  DFFR ff_coeff_4_s0 (
    .Q(ff_coeff[4]),
    .D(w_normalized_numerator[13]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_coeff_3_s0 (
    .Q(ff_coeff[3]),
    .D(w_normalized_numerator[12]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_coeff_2_s0 (
    .Q(ff_coeff[2]),
    .D(w_normalized_numerator[11]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_coeff_1_s0 (
    .Q(ff_coeff[1]),
    .D(w_normalized_numerator[10]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_coeff_0_s0 (
    .Q(ff_coeff[0]),
    .D(w_normalized_numerator[9]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFRE ff_active_s0 (
    .Q(ff_active),
    .D(VCC),
    .CLK(w_video_clk),
    .CE(w_active_start),
    .RESET(n749_4) 
);
  DFFE ff_tap0_r_5_s0 (
    .Q(ff_tap0_r[5]),
    .D(w_pixel_r[5]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_r_4_s0 (
    .Q(ff_tap0_r[4]),
    .D(w_pixel_r[4]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_r_3_s0 (
    .Q(ff_tap0_r[3]),
    .D(w_pixel_r[3]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_r_2_s0 (
    .Q(ff_tap0_r[2]),
    .D(w_pixel_r[2]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_r_1_s0 (
    .Q(ff_tap0_r[1]),
    .D(w_pixel_r[1]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_r_0_s0 (
    .Q(ff_tap0_r[0]),
    .D(w_pixel_r[0]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_g_5_s0 (
    .Q(ff_tap0_g[5]),
    .D(w_pixel_g[5]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_g_4_s0 (
    .Q(ff_tap0_g[4]),
    .D(w_pixel_g[4]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_g_3_s0 (
    .Q(ff_tap0_g[3]),
    .D(w_pixel_g[3]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_g_2_s0 (
    .Q(ff_tap0_g[2]),
    .D(w_pixel_g[2]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_g_1_s0 (
    .Q(ff_tap0_g[1]),
    .D(w_pixel_g[1]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_g_0_s0 (
    .Q(ff_tap0_g[0]),
    .D(w_pixel_g[0]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_b_5_s0 (
    .Q(ff_tap0_b[5]),
    .D(w_pixel_b[5]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_b_4_s0 (
    .Q(ff_tap0_b[4]),
    .D(w_pixel_b[4]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_b_3_s0 (
    .Q(ff_tap0_b[3]),
    .D(w_pixel_b[3]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_b_2_s0 (
    .Q(ff_tap0_b[2]),
    .D(w_pixel_b[2]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_b_1_s0 (
    .Q(ff_tap0_b[1]),
    .D(w_pixel_b[1]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_b_0_s0 (
    .Q(ff_tap0_b[0]),
    .D(w_pixel_b[0]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_r_5_s0 (
    .Q(ff_tap1_r[5]),
    .D(ff_tap0_r[5]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_r_4_s0 (
    .Q(ff_tap1_r[4]),
    .D(ff_tap0_r[4]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_r_3_s0 (
    .Q(ff_tap1_r[3]),
    .D(ff_tap0_r[3]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_r_2_s0 (
    .Q(ff_tap1_r[2]),
    .D(ff_tap0_r[2]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_r_1_s0 (
    .Q(ff_tap1_r[1]),
    .D(ff_tap0_r[1]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_r_0_s0 (
    .Q(ff_tap1_r[0]),
    .D(ff_tap0_r[0]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_g_5_s0 (
    .Q(ff_tap1_g[5]),
    .D(ff_tap0_g[5]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_g_4_s0 (
    .Q(ff_tap1_g[4]),
    .D(ff_tap0_g[4]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_g_3_s0 (
    .Q(ff_tap1_g[3]),
    .D(ff_tap0_g[3]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_g_2_s0 (
    .Q(ff_tap1_g[2]),
    .D(ff_tap0_g[2]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_g_1_s0 (
    .Q(ff_tap1_g[1]),
    .D(ff_tap0_g[1]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_g_0_s0 (
    .Q(ff_tap1_g[0]),
    .D(ff_tap0_g[0]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_b_5_s0 (
    .Q(ff_tap1_b[5]),
    .D(ff_tap0_b[5]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_b_4_s0 (
    .Q(ff_tap1_b[4]),
    .D(ff_tap0_b[4]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_b_3_s0 (
    .Q(ff_tap1_b[3]),
    .D(ff_tap0_b[3]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_b_2_s0 (
    .Q(ff_tap1_b[2]),
    .D(ff_tap0_b[2]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_b_1_s0 (
    .Q(ff_tap1_b[1]),
    .D(ff_tap0_b[1]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_b_0_s0 (
    .Q(ff_tap1_b[0]),
    .D(ff_tap0_b[0]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFF ff_gain_7_s0 (
    .Q(ff_gain[7]),
    .D(w_gain2_7_7),
    .CLK(w_video_clk) 
);
  DFFR ff_gain_6_s0 (
    .Q(ff_gain[6]),
    .D(w_odd_gain[9]),
    .CLK(w_video_clk),
    .RESET(w_gain2_7_7) 
);
  DFFR ff_gain_5_s0 (
    .Q(ff_gain[5]),
    .D(w_odd_gain[8]),
    .CLK(w_video_clk),
    .RESET(w_gain2_7_7) 
);
  DFFR ff_gain_4_s0 (
    .Q(ff_gain[4]),
    .D(w_odd_gain[7]),
    .CLK(w_video_clk),
    .RESET(w_gain2_7_7) 
);
  DFFR ff_gain_3_s0 (
    .Q(ff_gain[3]),
    .D(w_odd_gain[6]),
    .CLK(w_video_clk),
    .RESET(w_gain2_7_7) 
);
  DFFR ff_gain_2_s0 (
    .Q(ff_gain[2]),
    .D(w_odd_gain[5]),
    .CLK(w_video_clk),
    .RESET(w_gain2_7_7) 
);
  DFFR ff_gain_1_s0 (
    .Q(ff_gain[1]),
    .D(w_odd_gain[4]),
    .CLK(w_video_clk),
    .RESET(w_gain2_7_7) 
);
  DFFR ff_gain_0_s0 (
    .Q(ff_gain[0]),
    .D(w_odd_gain[3]),
    .CLK(w_video_clk),
    .RESET(w_gain2_7_7) 
);
  DFFRE ff_x_position_r_9_s0 (
    .Q(ff_x_position_r[9]),
    .D(n40_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFF ff_coeff1_0_s2 (
    .Q(ff_coeff1_0_5),
    .D(ff_coeff1_0_26),
    .CLK(w_video_clk) 
);
  DFF ff_coeff1_0_s4 (
    .Q(ff_coeff1_0_9),
    .D(ff_coeff1_0_25),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_coeff1_0_s5 (
    .DO(ff_coeff3[3:0]),
    .DI(ff_coeff[3:0]),
    .WAD({GND,GND,ff_coeff1_addr_tmp_18,ff_coeff1_0_26}),
    .RAD({GND,GND,ff_coeff1_0_9,ff_coeff1_0_5}),
    .WRE(VCC),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_coeff1_0_s6 (
    .DO({DO[3:1],ff_coeff3[4]}),
    .DI({GND,GND,GND,ff_coeff[4]}),
    .WAD({GND,GND,ff_coeff1_addr_tmp_18,ff_coeff1_0_26}),
    .RAD({GND,GND,ff_coeff1_0_9,ff_coeff1_0_5}),
    .WRE(VCC),
    .CLK(w_video_clk) 
);
  MULT9X9 w_gain_r_15_s2 (
    .DOUT({DOUT[17:15],w_data_r_out[7:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({GND,w_video_r[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_gain_r_15_s2.AREG=1'b1;
defparam w_gain_r_15_s2.ASIGN_REG=1'b0;
defparam w_gain_r_15_s2.BREG=1'b0;
defparam w_gain_r_15_s2.BSIGN_REG=1'b0;
defparam w_gain_r_15_s2.MULT_RESET_MODE="SYNC";
defparam w_gain_r_15_s2.OUT_REG=1'b1;
defparam w_gain_r_15_s2.PIPE_REG=1'b0;
defparam w_gain_r_15_s2.SOA_REG=1'b0;
  MULT9X9 w_gain_g_15_s2 (
    .DOUT({DOUT_0[17:15],w_data_g_out[7:0],DOUT_0[6:0]}),
    .SOA(SOA_0[8:0]),
    .SOB(SOB_0[8:0]),
    .A({GND,w_video_g[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_gain_g_15_s2.AREG=1'b1;
defparam w_gain_g_15_s2.ASIGN_REG=1'b0;
defparam w_gain_g_15_s2.BREG=1'b0;
defparam w_gain_g_15_s2.BSIGN_REG=1'b0;
defparam w_gain_g_15_s2.MULT_RESET_MODE="SYNC";
defparam w_gain_g_15_s2.OUT_REG=1'b1;
defparam w_gain_g_15_s2.PIPE_REG=1'b0;
defparam w_gain_g_15_s2.SOA_REG=1'b0;
  MULT9X9 w_gain_b_15_s2 (
    .DOUT({DOUT_1[17:15],w_data_b_out[7:0],DOUT_1[6:0]}),
    .SOA(SOA_1[8:0]),
    .SOB(SOB_1[8:0]),
    .A({GND,w_video_b[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_gain_b_15_s2.AREG=1'b1;
defparam w_gain_b_15_s2.ASIGN_REG=1'b0;
defparam w_gain_b_15_s2.BREG=1'b0;
defparam w_gain_b_15_s2.BSIGN_REG=1'b0;
defparam w_gain_b_15_s2.MULT_RESET_MODE="SYNC";
defparam w_gain_b_15_s2.OUT_REG=1'b1;
defparam w_gain_b_15_s2.PIPE_REG=1'b0;
defparam w_gain_b_15_s2.SOA_REG=1'b0;
  ALU n48_s (
    .SUM(n48_1),
    .COUT(n48_2),
    .I0(ff_x_position_r[1]),
    .I1(ff_x_position_r[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n48_s.ALU_MODE=0;
  ALU n47_s (
    .SUM(n47_1),
    .COUT(n47_2),
    .I0(ff_x_position_r[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n48_2) 
);
defparam n47_s.ALU_MODE=0;
  ALU n46_s (
    .SUM(n46_1),
    .COUT(n46_2),
    .I0(ff_x_position_r[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n47_2) 
);
defparam n46_s.ALU_MODE=0;
  ALU n45_s (
    .SUM(n45_1),
    .COUT(n45_2),
    .I0(ff_x_position_r[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n46_2) 
);
defparam n45_s.ALU_MODE=0;
  ALU n44_s (
    .SUM(n44_1),
    .COUT(n44_2),
    .I0(ff_x_position_r[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n45_2) 
);
defparam n44_s.ALU_MODE=0;
  ALU n43_s (
    .SUM(n43_1),
    .COUT(n43_2),
    .I0(ff_x_position_r[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n44_2) 
);
defparam n43_s.ALU_MODE=0;
  ALU n42_s (
    .SUM(n42_1),
    .COUT(n42_2),
    .I0(ff_x_position_r[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n43_2) 
);
defparam n42_s.ALU_MODE=0;
  ALU n41_s (
    .SUM(n41_1),
    .COUT(n41_2),
    .I0(ff_x_position_r[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n42_2) 
);
defparam n41_s.ALU_MODE=0;
  ALU n40_s (
    .SUM(n40_1),
    .COUT(n40_0_COUT),
    .I0(ff_x_position_r[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n41_2) 
);
defparam n40_s.ALU_MODE=0;
  ALU w_odd_gain_0_s (
    .SUM(w_odd_gain_0_2),
    .COUT(w_odd_gain_0_3),
    .I0(w_video_r[0]),
    .I1(w_video_g[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_odd_gain_0_s.ALU_MODE=0;
  ALU w_odd_gain_1_s (
    .SUM(w_odd_gain_1_2),
    .COUT(w_odd_gain_1_3),
    .I0(w_video_r[1]),
    .I1(w_video_g[1]),
    .I3(GND),
    .CIN(w_odd_gain_0_3) 
);
defparam w_odd_gain_1_s.ALU_MODE=0;
  ALU w_odd_gain_2_s (
    .SUM(w_odd_gain_2_2),
    .COUT(w_odd_gain_2_3),
    .I0(w_video_r[2]),
    .I1(w_video_g[2]),
    .I3(GND),
    .CIN(w_odd_gain_1_3) 
);
defparam w_odd_gain_2_s.ALU_MODE=0;
  ALU w_odd_gain_3_s (
    .SUM(w_odd_gain_3_2),
    .COUT(w_odd_gain_3_3),
    .I0(w_video_r[3]),
    .I1(w_video_g[3]),
    .I3(GND),
    .CIN(w_odd_gain_2_3) 
);
defparam w_odd_gain_3_s.ALU_MODE=0;
  ALU w_odd_gain_4_s (
    .SUM(w_odd_gain_4_2),
    .COUT(w_odd_gain_4_3),
    .I0(w_video_r[4]),
    .I1(w_video_g[4]),
    .I3(GND),
    .CIN(w_odd_gain_3_3) 
);
defparam w_odd_gain_4_s.ALU_MODE=0;
  ALU w_odd_gain_5_s (
    .SUM(w_odd_gain_5_2),
    .COUT(w_odd_gain_5_3),
    .I0(w_video_r[5]),
    .I1(w_video_g[5]),
    .I3(GND),
    .CIN(w_odd_gain_4_3) 
);
defparam w_odd_gain_5_s.ALU_MODE=0;
  ALU w_odd_gain_6_s (
    .SUM(w_odd_gain_6_2),
    .COUT(w_odd_gain_6_3),
    .I0(w_video_r[6]),
    .I1(w_video_g[6]),
    .I3(GND),
    .CIN(w_odd_gain_5_3) 
);
defparam w_odd_gain_6_s.ALU_MODE=0;
  ALU w_odd_gain_7_s (
    .SUM(w_odd_gain_7_2),
    .COUT(w_odd_gain_8_6),
    .I0(w_video_r[7]),
    .I1(w_video_g[7]),
    .I3(GND),
    .CIN(w_odd_gain_6_3) 
);
defparam w_odd_gain_7_s.ALU_MODE=0;
  ALU w_odd_gain_0_s0 (
    .SUM(w_odd_gain[0]),
    .COUT(w_odd_gain_0_5),
    .I0(w_odd_gain_0_2),
    .I1(w_video_b[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_odd_gain_0_s0.ALU_MODE=0;
  ALU w_odd_gain_1_s0 (
    .SUM(w_odd_gain[1]),
    .COUT(w_odd_gain_1_5),
    .I0(w_odd_gain_1_2),
    .I1(w_video_b[1]),
    .I3(GND),
    .CIN(w_odd_gain_0_5) 
);
defparam w_odd_gain_1_s0.ALU_MODE=0;
  ALU w_odd_gain_2_s0 (
    .SUM(w_odd_gain[2]),
    .COUT(w_odd_gain_2_5),
    .I0(w_odd_gain_2_2),
    .I1(w_video_b[2]),
    .I3(GND),
    .CIN(w_odd_gain_1_5) 
);
defparam w_odd_gain_2_s0.ALU_MODE=0;
  ALU w_odd_gain_3_s0 (
    .SUM(w_odd_gain[3]),
    .COUT(w_odd_gain_3_5),
    .I0(w_odd_gain_3_2),
    .I1(w_video_b[3]),
    .I3(GND),
    .CIN(w_odd_gain_2_5) 
);
defparam w_odd_gain_3_s0.ALU_MODE=0;
  ALU w_odd_gain_4_s0 (
    .SUM(w_odd_gain[4]),
    .COUT(w_odd_gain_4_5),
    .I0(w_odd_gain_4_2),
    .I1(w_video_b[4]),
    .I3(GND),
    .CIN(w_odd_gain_3_5) 
);
defparam w_odd_gain_4_s0.ALU_MODE=0;
  ALU w_odd_gain_5_s0 (
    .SUM(w_odd_gain[5]),
    .COUT(w_odd_gain_5_5),
    .I0(w_odd_gain_5_2),
    .I1(w_video_b[5]),
    .I3(GND),
    .CIN(w_odd_gain_4_5) 
);
defparam w_odd_gain_5_s0.ALU_MODE=0;
  ALU w_odd_gain_6_s0 (
    .SUM(w_odd_gain[6]),
    .COUT(w_odd_gain_6_5),
    .I0(w_odd_gain_6_2),
    .I1(w_video_b[6]),
    .I3(GND),
    .CIN(w_odd_gain_5_5) 
);
defparam w_odd_gain_6_s0.ALU_MODE=0;
  ALU w_odd_gain_7_s0 (
    .SUM(w_odd_gain[7]),
    .COUT(w_odd_gain_7_5),
    .I0(w_odd_gain_7_2),
    .I1(w_video_b[7]),
    .I3(GND),
    .CIN(w_odd_gain_6_5) 
);
defparam w_odd_gain_7_s0.ALU_MODE=0;
  ALU w_odd_gain_8_s0 (
    .SUM(w_odd_gain[8]),
    .COUT(w_odd_gain[9]),
    .I0(w_odd_gain_8_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_odd_gain_7_5) 
);
defparam w_odd_gain_8_s0.ALU_MODE=0;
  ALU w_normalized_numerator_8_s (
    .SUM(w_normalized_numerator[8]),
    .COUT(w_normalized_numerator_8_5),
    .I0(ff_numerator[5]),
    .I1(ff_numerator[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_normalized_numerator_8_s.ALU_MODE=0;
  ALU w_normalized_numerator_9_s (
    .SUM(w_normalized_numerator[9]),
    .COUT(w_normalized_numerator_9_5),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[4]),
    .I3(GND),
    .CIN(w_normalized_numerator_8_5) 
);
defparam w_normalized_numerator_9_s.ALU_MODE=0;
  ALU w_normalized_numerator_10_s (
    .SUM(w_normalized_numerator[10]),
    .COUT(w_normalized_numerator_10_5),
    .I0(ff_numerator[7]),
    .I1(ff_numerator[5]),
    .I3(GND),
    .CIN(w_normalized_numerator_9_5) 
);
defparam w_normalized_numerator_10_s.ALU_MODE=0;
  ALU w_normalized_numerator_11_s (
    .SUM(w_normalized_numerator[11]),
    .COUT(w_normalized_numerator_11_5),
    .I0(GND),
    .I1(ff_numerator[6]),
    .I3(GND),
    .CIN(w_normalized_numerator_10_5) 
);
defparam w_normalized_numerator_11_s.ALU_MODE=0;
  ALU w_normalized_numerator_12_s (
    .SUM(w_normalized_numerator[12]),
    .COUT(w_normalized_numerator[13]),
    .I0(GND),
    .I1(ff_numerator[7]),
    .I3(GND),
    .CIN(w_normalized_numerator_11_5) 
);
defparam w_normalized_numerator_12_s.ALU_MODE=0;
  INV w_gain2_7_s3 (
    .O(w_gain2_7_7),
    .I(w_vdp_vcounter[0]) 
);
  INV ff_hold0_s3 (
    .O(ff_hold0_7),
    .I(ff_active) 
);
  INV ff_tap0_r_5_s3 (
    .O(ff_tap0_r_5_7),
    .I(ff_hold4) 
);
  INV w_sub_numerator_3_s6 (
    .O(w_sub_numerator_3_12),
    .I(ff_numerator[3]) 
);
  INV ff_coeff1_0_s14 (
    .O(ff_coeff1_0_26),
    .I(ff_coeff1_0_5) 
);
  INV n49_s2 (
    .O(n49_6),
    .I(ff_x_position_r[0]) 
);
  video_double_buffer u_double_buffer (
    .w_we_buf(w_we_buf),
    .w_video_clk(w_video_clk),
    .p_vdp_r_5_4(p_vdp_r_5_4),
    .ff_active(ff_active),
    .w_vdp_enable(w_vdp_enable),
    .w_vdp_vcounter(w_vdp_vcounter[1]),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0]),
    .ff_x_position_r(ff_x_position_r[9:0]),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .n93_6(n93_6),
    .w_pixel_r(w_pixel_r[5:0]),
    .w_pixel_g(w_pixel_g[5:0]),
    .w_pixel_b(w_pixel_b[5:0])
);
  video_out_bilinear u_bilinear_r (
    .w_video_clk(w_video_clk),
    .ff_tap1_r(ff_tap1_r[5:0]),
    .ff_coeff3(ff_coeff3[4:0]),
    .ff_tap0_r(ff_tap0_r[5:0]),
    .w_video_r(w_video_r[7:0])
);
  video_out_bilinear_0 u_bilinear_g (
    .w_video_clk(w_video_clk),
    .ff_tap1_g(ff_tap1_g[5:0]),
    .ff_coeff3(ff_coeff3[4:0]),
    .ff_tap0_g(ff_tap0_g[5:0]),
    .w_video_g(w_video_g[7:0])
);
  video_out_bilinear_1 u_bilinear_b (
    .w_video_clk(w_video_clk),
    .ff_tap1_b(ff_tap1_b[5:0]),
    .ff_coeff3(ff_coeff3[4:0]),
    .ff_tap0_b(ff_tap0_b[5:0]),
    .w_video_b(w_video_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_out_hmag */
module video_out (
  w_video_clk,
  n36_6,
  slot_reset_n_d,
  p_vdp_r_5_4,
  w_vdp_enable,
  w_vdp_hcounter,
  w_vdp_vcounter,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp,
  w_video_hs,
  w_video_de,
  w_video_vs,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input w_video_clk;
input n36_6;
input slot_reset_n_d;
input p_vdp_r_5_4;
input w_vdp_enable;
input [10:1] w_vdp_hcounter;
input [1:0] w_vdp_vcounter;
input [5:0] w_video_r_vdp;
input [5:0] w_video_g_vdp;
input [5:0] w_video_b_vdp;
output w_video_hs;
output w_video_de;
output w_video_vs;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire w_h_back_porch_end;
wire w_h_line_end;
wire w_v_back_porch_end;
wire n723_3;
wire n274_4;
wire ff_h_sync_6;
wire ff_v_active_6;
wire n138_7;
wire n136_7;
wire n135_7;
wire n134_7;
wire n133_7;
wire n132_7;
wire n131_7;
wire n130_7;
wire w_h_back_porch_end_10;
wire w_h_back_porch_end_11;
wire w_h_line_end_11;
wire w_h_line_end_12;
wire w_v_back_porch_end_5;
wire n274_5;
wire n274_6;
wire ff_h_sync_7;
wire ff_h_sync_8;
wire ff_v_sync_6;
wire n137_8;
wire n137_9;
wire n132_8;
wire n130_8;
wire w_v_back_porch_end_6;
wire ff_h_sync_9;
wire ff_v_sync_7;
wire ff_v_sync_8;
wire w_v_back_porch_end_7;
wire n135_10;
wire n137_11;
wire n107_9;
wire n203_14;
wire ff_h_active;
wire ff_v_active;
wire n70_1;
wire n70_2;
wire n69_1;
wire n69_2;
wire n68_1;
wire n68_2;
wire n67_1;
wire n67_2;
wire n66_1;
wire n66_2;
wire n65_1;
wire n65_2;
wire n64_1;
wire n64_2;
wire n63_1;
wire n63_2;
wire n62_1;
wire n62_2;
wire n61_1;
wire n61_0_COUT;
wire n139_9;
wire n71_6;
wire [10:0] ff_h_cnt;
wire [9:0] ff_v_cnt;
wire [7:0] w_data_r_out;
wire [7:0] w_data_g_out;
wire [7:0] w_data_b_out;
wire VCC;
wire GND;
  LUT4 w_h_back_porch_end_s6 (
    .F(w_h_back_porch_end),
    .I0(ff_h_cnt[0]),
    .I1(ff_h_cnt[1]),
    .I2(w_h_back_porch_end_10),
    .I3(w_h_back_porch_end_11) 
);
defparam w_h_back_porch_end_s6.INIT=16'h4000;
  LUT4 w_h_line_end_s7 (
    .F(w_h_line_end),
    .I0(ff_h_cnt[5]),
    .I1(w_h_line_end_11),
    .I2(w_h_back_porch_end_11),
    .I3(w_h_line_end_12) 
);
defparam w_h_line_end_s7.INIT=16'h4000;
  LUT3 w_v_back_porch_end_s1 (
    .F(w_v_back_porch_end),
    .I0(ff_v_cnt[9]),
    .I1(ff_v_cnt[5]),
    .I2(w_v_back_porch_end_5) 
);
defparam w_v_back_porch_end_s1.INIT=8'h40;
  LUT2 n263_s1 (
    .F(n723_3),
    .I0(w_h_line_end),
    .I1(slot_reset_n_d) 
);
defparam n263_s1.INIT=4'hB;
  LUT4 n274_s1 (
    .F(n274_4),
    .I0(n274_5),
    .I1(w_h_back_porch_end_11),
    .I2(n274_6),
    .I3(slot_reset_n_d) 
);
defparam n274_s1.INIT=16'h80FF;
  LUT2 w_video_de_s (
    .F(w_video_de),
    .I0(ff_h_active),
    .I1(ff_v_active) 
);
defparam w_video_de_s.INIT=4'h8;
  LUT4 ff_h_sync_s3 (
    .F(ff_h_sync_6),
    .I0(ff_h_sync_7),
    .I1(ff_h_cnt[4]),
    .I2(ff_h_sync_8),
    .I3(w_h_line_end) 
);
defparam ff_h_sync_s3.INIT=16'hFF80;
  LUT4 ff_v_active_s2 (
    .F(ff_v_active_6),
    .I0(ff_v_cnt[5]),
    .I1(ff_v_cnt[9]),
    .I2(w_h_line_end),
    .I3(w_v_back_porch_end_5) 
);
defparam ff_v_active_s2.INIT=16'h6000;
  LUT2 n138_s2 (
    .F(n138_7),
    .I0(ff_v_cnt[0]),
    .I1(ff_v_cnt[1]) 
);
defparam n138_s2.INIT=4'h6;
  LUT4 n136_s2 (
    .F(n136_7),
    .I0(ff_v_cnt[2]),
    .I1(n137_9),
    .I2(n137_8),
    .I3(ff_v_cnt[3]) 
);
defparam n136_s2.INIT=16'h0788;
  LUT2 n135_s2 (
    .F(n135_7),
    .I0(ff_v_cnt[4]),
    .I1(n135_10) 
);
defparam n135_s2.INIT=4'h6;
  LUT3 n134_s2 (
    .F(n134_7),
    .I0(ff_v_cnt[4]),
    .I1(n135_10),
    .I2(ff_v_cnt[5]) 
);
defparam n134_s2.INIT=8'h78;
  LUT4 n133_s2 (
    .F(n133_7),
    .I0(ff_v_cnt[4]),
    .I1(ff_v_cnt[5]),
    .I2(n135_10),
    .I3(ff_v_cnt[6]) 
);
defparam n133_s2.INIT=16'h7F80;
  LUT2 n132_s2 (
    .F(n132_7),
    .I0(ff_v_cnt[7]),
    .I1(n132_8) 
);
defparam n132_s2.INIT=4'h6;
  LUT3 n131_s2 (
    .F(n131_7),
    .I0(ff_v_cnt[7]),
    .I1(n132_8),
    .I2(ff_v_cnt[8]) 
);
defparam n131_s2.INIT=8'h78;
  LUT4 n130_s2 (
    .F(n130_7),
    .I0(ff_v_cnt[2]),
    .I1(n137_8),
    .I2(ff_v_cnt[9]),
    .I3(n130_8) 
);
defparam n130_s2.INIT=16'h0BB0;
  LUT3 w_h_back_porch_end_s7 (
    .F(w_h_back_porch_end_10),
    .I0(ff_h_cnt[5]),
    .I1(ff_h_cnt[6]),
    .I2(ff_h_sync_7) 
);
defparam w_h_back_porch_end_s7.INIT=8'h80;
  LUT3 w_h_back_porch_end_s8 (
    .F(w_h_back_porch_end_11),
    .I0(ff_h_cnt[3]),
    .I1(ff_h_cnt[2]),
    .I2(ff_h_cnt[4]) 
);
defparam w_h_back_porch_end_s8.INIT=8'h40;
  LUT3 w_h_line_end_s8 (
    .F(w_h_line_end_11),
    .I0(ff_h_cnt[7]),
    .I1(ff_h_cnt[6]),
    .I2(ff_h_cnt[8]) 
);
defparam w_h_line_end_s8.INIT=8'h40;
  LUT4 w_h_line_end_s9 (
    .F(w_h_line_end_12),
    .I0(ff_h_cnt[9]),
    .I1(ff_h_cnt[1]),
    .I2(ff_h_cnt[0]),
    .I3(ff_h_cnt[10]) 
);
defparam w_h_line_end_s9.INIT=16'h4000;
  LUT4 w_v_back_porch_end_s2 (
    .F(w_v_back_porch_end_5),
    .I0(ff_v_cnt[0]),
    .I1(ff_v_cnt[1]),
    .I2(ff_v_cnt[2]),
    .I3(w_v_back_porch_end_6) 
);
defparam w_v_back_porch_end_s2.INIT=16'h0100;
  LUT4 n274_s2 (
    .F(n274_5),
    .I0(ff_h_cnt[0]),
    .I1(ff_h_cnt[5]),
    .I2(ff_h_cnt[6]),
    .I3(ff_h_cnt[1]) 
);
defparam n274_s2.INIT=16'h0100;
  LUT4 n274_s3 (
    .F(n274_6),
    .I0(ff_h_cnt[8]),
    .I1(ff_h_cnt[9]),
    .I2(ff_h_cnt[7]),
    .I3(ff_h_cnt[10]) 
);
defparam n274_s3.INIT=16'h1000;
  LUT4 ff_h_sync_s4 (
    .F(ff_h_sync_7),
    .I0(ff_h_cnt[7]),
    .I1(ff_h_cnt[9]),
    .I2(ff_h_cnt[10]),
    .I3(ff_h_cnt[8]) 
);
defparam ff_h_sync_s4.INIT=16'h0100;
  LUT4 ff_h_sync_s5 (
    .F(ff_h_sync_8),
    .I0(ff_h_cnt[2]),
    .I1(ff_h_cnt[0]),
    .I2(ff_h_cnt[1]),
    .I3(ff_h_sync_9) 
);
defparam ff_h_sync_s5.INIT=16'h4000;
  LUT4 ff_v_sync_s3 (
    .F(ff_v_sync_6),
    .I0(ff_v_cnt[5]),
    .I1(ff_v_sync_7),
    .I2(ff_v_sync_8),
    .I3(ff_v_cnt[0]) 
);
defparam ff_v_sync_s3.INIT=16'h1000;
  LUT4 n137_s3 (
    .F(n137_8),
    .I0(ff_v_cnt[5]),
    .I1(ff_v_cnt[9]),
    .I2(w_v_back_porch_end_6),
    .I3(n137_9) 
);
defparam n137_s3.INIT=16'h4000;
  LUT2 n137_s4 (
    .F(n137_9),
    .I0(ff_v_cnt[0]),
    .I1(ff_v_cnt[1]) 
);
defparam n137_s4.INIT=4'h8;
  LUT4 n132_s3 (
    .F(n132_8),
    .I0(ff_v_cnt[4]),
    .I1(ff_v_cnt[5]),
    .I2(ff_v_cnt[6]),
    .I3(n135_10) 
);
defparam n132_s3.INIT=16'h8000;
  LUT3 n130_s3 (
    .F(n130_8),
    .I0(ff_v_cnt[7]),
    .I1(ff_v_cnt[8]),
    .I2(n132_8) 
);
defparam n130_s3.INIT=8'h80;
  LUT4 w_v_back_porch_end_s3 (
    .F(w_v_back_porch_end_6),
    .I0(ff_v_cnt[4]),
    .I1(ff_v_cnt[6]),
    .I2(w_v_back_porch_end_7),
    .I3(ff_v_cnt[3]) 
);
defparam w_v_back_porch_end_s3.INIT=16'h1000;
  LUT3 ff_h_sync_s6 (
    .F(ff_h_sync_9),
    .I0(ff_h_cnt[5]),
    .I1(ff_h_cnt[6]),
    .I2(ff_h_cnt[3]) 
);
defparam ff_h_sync_s6.INIT=8'h10;
  LUT4 ff_v_sync_s4 (
    .F(ff_v_sync_7),
    .I0(ff_v_cnt[1]),
    .I1(ff_v_cnt[4]),
    .I2(ff_v_cnt[3]),
    .I3(ff_v_cnt[2]) 
);
defparam ff_v_sync_s4.INIT=16'hEFF7;
  LUT4 ff_v_sync_s5 (
    .F(ff_v_sync_8),
    .I0(ff_v_cnt[6]),
    .I1(ff_v_cnt[7]),
    .I2(ff_v_cnt[8]),
    .I3(ff_v_cnt[9]) 
);
defparam ff_v_sync_s5.INIT=16'h0001;
  LUT2 w_v_back_porch_end_s4 (
    .F(w_v_back_porch_end_7),
    .I0(ff_v_cnt[7]),
    .I1(ff_v_cnt[8]) 
);
defparam w_v_back_porch_end_s4.INIT=4'h1;
  LUT4 n135_s4 (
    .F(n135_10),
    .I0(ff_v_cnt[2]),
    .I1(ff_v_cnt[3]),
    .I2(ff_v_cnt[0]),
    .I3(ff_v_cnt[1]) 
);
defparam n135_s4.INIT=16'h8000;
  LUT4 n137_s5 (
    .F(n137_11),
    .I0(n137_8),
    .I1(ff_v_cnt[2]),
    .I2(ff_v_cnt[0]),
    .I3(ff_v_cnt[1]) 
);
defparam n137_s5.INIT=16'h1444;
  LUT4 n107_s3 (
    .F(n107_9),
    .I0(ff_h_cnt[5]),
    .I1(w_h_line_end_11),
    .I2(w_h_back_porch_end_11),
    .I3(w_h_line_end_12) 
);
defparam n107_s3.INIT=16'hBFFF;
  LUT3 w_video_r_7_s0 (
    .F(w_video_r[7]),
    .I0(w_data_r_out[7]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_7_s0.INIT=8'h80;
  LUT3 w_video_r_6_s0 (
    .F(w_video_r[6]),
    .I0(w_data_r_out[6]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_6_s0.INIT=8'h80;
  LUT3 w_video_r_5_s0 (
    .F(w_video_r[5]),
    .I0(w_data_r_out[5]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_5_s0.INIT=8'h80;
  LUT3 w_video_r_4_s0 (
    .F(w_video_r[4]),
    .I0(w_data_r_out[4]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_4_s0.INIT=8'h80;
  LUT3 w_video_r_3_s0 (
    .F(w_video_r[3]),
    .I0(w_data_r_out[3]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_3_s0.INIT=8'h80;
  LUT3 w_video_r_2_s0 (
    .F(w_video_r[2]),
    .I0(w_data_r_out[2]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_2_s0.INIT=8'h80;
  LUT3 w_video_r_1_s0 (
    .F(w_video_r[1]),
    .I0(w_data_r_out[1]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_1_s0.INIT=8'h80;
  LUT3 w_video_r_0_s0 (
    .F(w_video_r[0]),
    .I0(w_data_r_out[0]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_0_s0.INIT=8'h80;
  LUT3 w_video_g_7_s0 (
    .F(w_video_g[7]),
    .I0(w_data_g_out[7]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_7_s0.INIT=8'h80;
  LUT3 w_video_g_6_s0 (
    .F(w_video_g[6]),
    .I0(w_data_g_out[6]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_6_s0.INIT=8'h80;
  LUT3 w_video_g_5_s0 (
    .F(w_video_g[5]),
    .I0(w_data_g_out[5]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_5_s0.INIT=8'h80;
  LUT3 w_video_g_4_s0 (
    .F(w_video_g[4]),
    .I0(w_data_g_out[4]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_4_s0.INIT=8'h80;
  LUT3 w_video_g_3_s0 (
    .F(w_video_g[3]),
    .I0(w_data_g_out[3]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_3_s0.INIT=8'h80;
  LUT3 w_video_g_2_s0 (
    .F(w_video_g[2]),
    .I0(w_data_g_out[2]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_2_s0.INIT=8'h80;
  LUT3 w_video_g_1_s0 (
    .F(w_video_g[1]),
    .I0(w_data_g_out[1]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_1_s0.INIT=8'h80;
  LUT3 w_video_g_0_s0 (
    .F(w_video_g[0]),
    .I0(w_data_g_out[0]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_0_s0.INIT=8'h80;
  LUT3 w_video_b_7_s0 (
    .F(w_video_b[7]),
    .I0(w_data_b_out[7]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_7_s0.INIT=8'h80;
  LUT3 w_video_b_6_s0 (
    .F(w_video_b[6]),
    .I0(w_data_b_out[6]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_6_s0.INIT=8'h80;
  LUT3 w_video_b_5_s0 (
    .F(w_video_b[5]),
    .I0(w_data_b_out[5]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_5_s0.INIT=8'h80;
  LUT3 w_video_b_4_s0 (
    .F(w_video_b[4]),
    .I0(w_data_b_out[4]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_4_s0.INIT=8'h80;
  LUT3 w_video_b_3_s0 (
    .F(w_video_b[3]),
    .I0(w_data_b_out[3]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_3_s0.INIT=8'h80;
  LUT3 w_video_b_2_s0 (
    .F(w_video_b[2]),
    .I0(w_data_b_out[2]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_2_s0.INIT=8'h80;
  LUT3 w_video_b_1_s0 (
    .F(w_video_b[1]),
    .I0(w_data_b_out[1]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_1_s0.INIT=8'h80;
  LUT3 w_video_b_0_s0 (
    .F(w_video_b[0]),
    .I0(w_data_b_out[0]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_0_s0.INIT=8'h80;
  LUT4 n203_s6 (
    .F(n203_14),
    .I0(w_video_vs),
    .I1(ff_v_cnt[1]),
    .I2(ff_v_sync_6),
    .I3(w_h_line_end) 
);
defparam n203_s6.INIT=16'hCAAA;
  DFFR ff_h_cnt_9_s0 (
    .Q(ff_h_cnt[9]),
    .D(n62_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFR ff_h_cnt_8_s0 (
    .Q(ff_h_cnt[8]),
    .D(n63_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFR ff_h_cnt_7_s0 (
    .Q(ff_h_cnt[7]),
    .D(n64_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFR ff_h_cnt_6_s0 (
    .Q(ff_h_cnt[6]),
    .D(n65_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFR ff_h_cnt_5_s0 (
    .Q(ff_h_cnt[5]),
    .D(n66_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFR ff_h_cnt_4_s0 (
    .Q(ff_h_cnt[4]),
    .D(n67_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFR ff_h_cnt_3_s0 (
    .Q(ff_h_cnt[3]),
    .D(n68_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFR ff_h_cnt_2_s0 (
    .Q(ff_h_cnt[2]),
    .D(n69_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFR ff_h_cnt_1_s0 (
    .Q(ff_h_cnt[1]),
    .D(n70_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFR ff_h_cnt_0_s0 (
    .Q(ff_h_cnt[0]),
    .D(n71_6),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFRE ff_h_active_s0 (
    .Q(ff_h_active),
    .D(VCC),
    .CLK(w_video_clk),
    .CE(w_h_back_porch_end),
    .RESET(n274_4) 
);
  DFFRE ff_v_cnt_9_s0 (
    .Q(ff_v_cnt[9]),
    .D(n130_7),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_8_s0 (
    .Q(ff_v_cnt[8]),
    .D(n131_7),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_7_s0 (
    .Q(ff_v_cnt[7]),
    .D(n132_7),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_6_s0 (
    .Q(ff_v_cnt[6]),
    .D(n133_7),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_5_s0 (
    .Q(ff_v_cnt[5]),
    .D(n134_7),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_4_s0 (
    .Q(ff_v_cnt[4]),
    .D(n135_7),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_3_s0 (
    .Q(ff_v_cnt[3]),
    .D(n136_7),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_2_s0 (
    .Q(ff_v_cnt[2]),
    .D(n137_11),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_1_s0 (
    .Q(ff_v_cnt[1]),
    .D(n138_7),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_0_s0 (
    .Q(ff_v_cnt[0]),
    .D(n139_9),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_active_s0 (
    .Q(ff_v_active),
    .D(w_v_back_porch_end),
    .CLK(w_video_clk),
    .CE(ff_v_active_6),
    .RESET(n36_6) 
);
  DFFR ff_h_cnt_10_s0 (
    .Q(ff_h_cnt[10]),
    .D(n61_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFSE ff_h_sync_s1 (
    .Q(w_video_hs),
    .D(n107_9),
    .CLK(w_video_clk),
    .CE(ff_h_sync_6),
    .SET(n36_6) 
);
defparam ff_h_sync_s1.INIT=1'b1;
  DFFR ff_v_sync_s6 (
    .Q(w_video_vs),
    .D(n203_14),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_v_sync_s6.INIT=1'b0;
  ALU n70_s (
    .SUM(n70_1),
    .COUT(n70_2),
    .I0(ff_h_cnt[1]),
    .I1(ff_h_cnt[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n70_s.ALU_MODE=0;
  ALU n69_s (
    .SUM(n69_1),
    .COUT(n69_2),
    .I0(ff_h_cnt[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n70_2) 
);
defparam n69_s.ALU_MODE=0;
  ALU n68_s (
    .SUM(n68_1),
    .COUT(n68_2),
    .I0(ff_h_cnt[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n69_2) 
);
defparam n68_s.ALU_MODE=0;
  ALU n67_s (
    .SUM(n67_1),
    .COUT(n67_2),
    .I0(ff_h_cnt[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n68_2) 
);
defparam n67_s.ALU_MODE=0;
  ALU n66_s (
    .SUM(n66_1),
    .COUT(n66_2),
    .I0(ff_h_cnt[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n67_2) 
);
defparam n66_s.ALU_MODE=0;
  ALU n65_s (
    .SUM(n65_1),
    .COUT(n65_2),
    .I0(ff_h_cnt[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n66_2) 
);
defparam n65_s.ALU_MODE=0;
  ALU n64_s (
    .SUM(n64_1),
    .COUT(n64_2),
    .I0(ff_h_cnt[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n65_2) 
);
defparam n64_s.ALU_MODE=0;
  ALU n63_s (
    .SUM(n63_1),
    .COUT(n63_2),
    .I0(ff_h_cnt[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n64_2) 
);
defparam n63_s.ALU_MODE=0;
  ALU n62_s (
    .SUM(n62_1),
    .COUT(n62_2),
    .I0(ff_h_cnt[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n63_2) 
);
defparam n62_s.ALU_MODE=0;
  ALU n61_s (
    .SUM(n61_1),
    .COUT(n61_0_COUT),
    .I0(ff_h_cnt[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n62_2) 
);
defparam n61_s.ALU_MODE=0;
  INV n139_s4 (
    .O(n139_9),
    .I(ff_v_cnt[0]) 
);
  INV n71_s2 (
    .O(n71_6),
    .I(ff_h_cnt[0]) 
);
  video_out_hmag u_hmag (
    .w_video_clk(w_video_clk),
    .n723_3(n723_3),
    .n36_6(n36_6),
    .slot_reset_n_d(slot_reset_n_d),
    .w_h_back_porch_end_10(w_h_back_porch_end_10),
    .p_vdp_r_5_4(p_vdp_r_5_4),
    .w_vdp_enable(w_vdp_enable),
    .ff_h_cnt(ff_h_cnt[4:0]),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_vdp_vcounter(w_vdp_vcounter[1:0]),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0]),
    .w_data_r_out(w_data_r_out[7:0]),
    .w_data_g_out(w_data_g_out[7:0]),
    .w_data_b_out(w_data_b_out[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_out */
`pragma protect begin_protected
`pragma protect version="2.3"
`pragma protect author="default"
`pragma protect author_info="default"
`pragma protect encrypt_agent="GOWIN"
`pragma protect encrypt_agent_info="GOWIN Encrypt Version 2.3"

`pragma protect encoding=(enctype="base64", line_length=76, bytes=256)
`pragma protect key_keyowner="GOWIN",key_keyname="GWK2023-09",key_method="rsa"
`pragma protect key_block
Ha485jnZeVXvoTxNjgl/vXvZO9yUWR/0dzWlXzJb+H/hidn0QP1f6nY6eEeDO9wPXFMCoS1qVDgR
HlTRFmiDsdfiVTEPnXUADLJAID2TICc12U6VcR6MljFe8GmrRV1V0UWU9Ngm4kXKDRWaPrwuJJ8p
+LwbUPvyrFBCaDNWDDqUAU8hBDGoKrhnT7vi1HZlm0yAWbHff/Rr+J9HoJHvn+vh6S97rwLLFjPQ
VQbY1kv3EdeQ52ssHtebdscbecFpwsxEmMAbdkLqaGVEa35uY+Q4p+ezpsaorKwGeryMv/1+C4uI
wYmBRDQVJWHZfKKdbX1jcGm5TnFvC+as5QM9Fg==

`pragma protect encoding=(enctype="base64", line_length=76, bytes=59648)
`pragma protect data_keyowner="default-ip-vendor"
`pragma protect data_keyname="default-ip-key"
`pragma protect data_method="aes128-cfb"
`pragma protect data_block
Rk30Nnx8OjRXqq0h+8CmxyPsOzodsHexUSa82DJDv4LK7ZA3mV6qmQ2rTscAgsWzzuegh5mW88TG
WRkdPC+9ZolJovxaUgDHQZzxKltwZHOyBhL7xa/YzryuavLnaewH+GmcZQlqlMt97anXSKCLWJaz
Opg7aSZN1iGmhfb7uFpkeCK+VmtmHuhWjQjnzvQ1vcEVRyaO2m1Mx61UQ2gfZKCbRaVu1WnIHj9+
JjLlc2N1QhiuIB2d6hVNGxy6f4GB9Klh0ea2FvIj8rN7hYnNOJ6fZQtsA9PWlmvYSnyyrM5swIzA
782YC6yTH86C06gOy3mXgfrDqdxVEVJxeP3atE23mYePA295RwwAW2TkhXqcnKdgBGpZIngs+4/f
APf7th2Zz58M9nXs+/x7JfTIKYga0w5EzC1W33xgT4SuvPvVyPeGgImbMMPfs5jf27Xo1Sr4N+69
Kldf+QvgQTW9vn7oKuXVETZlOo4u55lZ2CjhVrmRN+v/PYRbajqqVzBZzP7DaTFoUp/eJN0cZibX
JfdTyZ7J6Q3EGOQAmA4VkK3KRcLJJM1wKNv2k5acaCNpexz8zSaAdBZEEddwHNABX+HeUbt/uPAT
I0zqbVxjw2bdr7P/eHblt87s1mMj+RrarasBHnh3LRr5D9dseYcmIq1KNnD63whv9Xk7BRM9rioT
kNJNkphrpsIR0bErpPk530nBICxihMzYY6y/G++VaOW8YZ5YgevCOX+Mk2Tn4x6y/UydcHDyIRVy
ZMaMl+W/xHB4g2iIQZ6KvfRdA3aD71DVD5T+CUBsncLGPQ2lcK2ldQ9EOeS9uFsDdy95yIi3tTrx
X4tiPukEj/ikFOfWy/PW33VX0ZKThxHKLFQcA0+DEY12A5YupVOnkEd7PtEDwjlqX9UbLOrsk3to
Y4f0bgUltBK+rcIoTV62VzOY9fbE5DCfpdoaM5Splh2ycUJE/LS4nJC0Nbh/rtV6R+xeIXwAos2P
3hfSd+9mtyWLKmGwxX019FobSiUQ0b9/iviyVofEYdJwLmRACwWyp5hEjzKSS0J8Xpbaf9peS5Dj
v2MvvJ0/IV3qVBU6l4OEtbKOedMKy1bwq1g6B9IZM3riZ+U4KQg99YGEY6Gt/TjYy4TM0+zA6+vf
13jFontUNcFtgcghmwXNw+TTUGX5di87Rrl0o8m5ua3nlEW/oOcI5C6UYGBFclKk+0Rs8EYyqIg1
Gy8tQQ6qLRaANJQeyVA9neMn2XqUAJ6Cc/2VpyvgP1yHMzKvX03vCJsLNI2LhCasd6bGzK3n0kJ0
So84MJ70Sti+5TTKtKG2CLVYhbcTk11UuXHKubxUKxtMY8G2N+7ghCdGnQm/nqNLKvKYLB0Ol39A
/8jbO20sjGmKXPt5H543MJ5s+fhpjnQrvj3sb9KIYtClyLxDg1jBUGZp4n43F6ksG9x6TGjSSvUw
Un7uK/vaXma6kKKqI0q3o9MkIWIgcIIL2DC0oOKj7out27rRLdBjZOlJi5oPKCh0FXKLE6J91rTf
rV+YIydV4TgFn+DSwxCYBa0OG9g8ujOfWyBW2fk27d2XQGMdx2BR+8PhT7nWTS2NGKJZHW/97xNm
MirrqLjJcWaa89rwkMgTWs1ZQTEI2b3jeT360T2vjyVICV5cr2bM6FB9BlUa+moQNACJXxOZYELI
c5NrV3BbWdqIOFstraFwYyTwkH5XZJOUG+A/EyPCbaPrSfXjIr5PCcb4adwC/IODf3MslBX6oL47
VUCt0KmCG0t0mVJyGi8ZN1x8Yfw4op1IFxJFNCumSOM091OcLSIfWat2UHDh3qOlO7QSYPXtGp4W
if7sr0A5awtwZk3auvaOrHoAuvfcxxnSJ+tnfXAfhAbwAEk8N85m0yPF8RS8DicZY4txBu1r8GFn
3Rmb0qQ7mq7SR137HKlMDjLHFoQzJ7kkhdK6IzKsUXfwvdJ/qKPBE5AviZnpKWj16CSnwrUhKhPY
FSyOP5E6hdoWYvutyh789LRRwnCZeJX0fQ/ZyEw3WICV5X3B3FFJ35ODiajVtq9XcE7mMWWsHf+o
Mo0C3OCZ6n2UavAIRV4VIGTaKnm6g1JfnFBjJswD+8D8/JvTjA0E9xYIy78Qajm0VjU3/6VEOE4y
1WACxSO8BUZ/lBDn6IkObl+xS1ex6EWo9swndhDbKLdStXESljtzekNQaYKLCM7byLHFZnYAypR3
AYEC+UoYZD8AGIRvB/Hxs+o0L86TtESA6j14+H4v0Xv9hcEC6bLmBCphQoxvYcW9v2akCFVQB8p8
ldRUJ27iD41N0X7RlpX2D2QGm5lriHyhcmSUGHrnYJjSL0Gzabm9NSKCApsv0si9BK/26CCYcaUJ
imDuGfWBzkY4vZOSs2ylMLNOnh6bq7Zcs1WSNWb//hooEBZTuh8ZvN9kZNOX5nS9nuujWD+u2QWr
n3n+9ZvJTSP4vR93s1K4wQKWBxPztzUYFpKli/qiukBnXbfaeBChTV8Dmha7A4yz0zDYhzhRSD5t
TAVehqPGOk1FtcJoVM/uRmFQECNw8HhjRGg5QuPVVowRyAXA1b9SDXr22Keiqxwv4X47bHhI0yYS
SLQ5btritpdHJwwmsmAmTNdL8oz6Lj3v2nEiLmlClvRx0RjZ66AN8Vrp7NNWl93LgI1iGFUfmWpe
TkH59EwcbgKkrKEh2kTz8HuwBpwad4R5lYR0dlwW4ptzH9ZWpzKGbn6HMhLo40qq/+Cud3Yn75kC
L4KxZwmcFdqsVTwMwQKsIkeictzUYUV8JrWfdZ6w4VnzaX9ULvB2SpFNfGe6IXf2ebxc/6NJbfyi
MDPZrUfKx42o49ua99gBIuBEF1V67y+wLP+W2BX8Y8oX8LWY/cI/OPuMVSNztO+tni/bUiu/ykFr
AsyRTVrS3kxnWLvBLtM4JsQ6kCZSv7l1sF3o4NfatpQSmkv0YRs+EgrIDyIXkpr7pK87iB9INxz8
N5a9OiC8EN0BdAer/NX/EuMYxbt2NB/taJqZX7zrrJVrPu5It/qm/J/JviB3OsLddt32WH3dA8lD
9iUy6k3vgfMxansh5O6Puz1YZrWLeAWEksVKyYNrN4nIKPPGqi1mjUxkDKCL5lrr/W05cocLa219
4udtDpTMdYRlymqrVjcAY8ZDogBh/YoW6FtB8Kb77A9hApImnMw78rKf3w8lUrJ03OYvvSNLLVmt
Okf0D5N7fUW8UHwJCFBL8KoT6QexAzKVumwUTUDGQFZ2pmUOBLHXLYJc/o0m7/uq5e9ChixwU/pE
y5FodxG/H8l3Uia6vGtlBvbD4vgcZRMXgHnq01eujIYRcox/qhJsQhMxCLnMm5YL+Hki29u8a+fg
H1PnY3mm9d0pWRvL7nhzDe3hiDOYID9jsQyaZ3VcFv8H9qMKKQmueX6wlJ+Hx0nznoJ6tCDi+mdU
9oB6iRA+QBbn7xpTTGABhmtP1lyFBRnK/R4aAkMkfF2ChYU7phSJ37c/CGp+qThTmZafhHuPw4Z1
U41lENzrvEbbZbAiQ0Ihn7UIhJpS9w+2wGNqGgoRAUn0kOqjtvU+XKzhWhCs2YV29M/e1upqYx//
/mqV91t6sDCrvcakJ+SUfCF6w8hS0CP+V373sXzkLYj+764MwTtI4UqNJl8JQOD0FeBalJUTQClD
hjyIhdKN45hO/wFDPs1IQmZeI1cVzfbUibZFER/pS79yOXumGMPml5Fu40+CJD6GVFSSzVX34+po
2BoZcZ++oLK5Ifbre8Pup5AZIAywBbrMn2h5i4wpv2Kti9uax7Ivno03s9wbjzTjUGJC69W9hUY7
bVM2YReGLJyL3q18xv8H7qipZaaUp5tfC0KzNyBrGCWxUg4kZNxLpIXQ7sEtv8NWgL3Rk6ekeP4r
vgZ6AgeQieGnO8Few19PZo8iehFkE6BN9QWAFzkyEZq2mMKlu7hKiVXl16HJeJrk/b/k0THNY1Ez
hINS4xfU/09AOfb3gyZ2c2x0fIK1fDKJfA55rqc7yJlnvfZLC0602yD6+AZEOWfaoP4oRCWK78L5
nWepvqqBUb837hSysr4Tmnk02WzakVY+ju+hHG7pG/Q/pakZksCkqy1RPO2tYl/y7dfpuVPvhUnN
rbqlTsgYD2XhtDYcisrLZLvYpIhQmhCt44IMg5TpnN7RMTNZ6lQvbnM6/4g2WNMVyK6B+vN3lvAR
y7qjdkZ/x3GMkWJYAiuAefyX4Xkb8TC0f0nZFHIaDrCbvW/S64PmZ2OKSXTihsA/dVO9gZdFedfJ
Wuph4hDZVCLU2Z3T8OnJQfnK6RO4WyyawSC4n68EXsh12MhYVN3HyMyS1ZvcDfeOQsp6nB7za4AZ
MUuwYamErmKXhnwVFXj8AN7tt2xzfk8bBy93k8NHLlEazBtLzTetwJ13+ekjhLtRF94bsvKSCd0o
ewIdT4/rB5mviZjj+ECqton/7GCJvZaPqR7G9JsBFJJP5IOy4GdNQABoIwKg800n593wlfC4PPKT
JDl9VIRLEXhv6vaG3Fjuw7mt6rwsnJnK3jBxr6gNk14sR4RseDhG5aGZGgkHjGCY/huaKF394Lo5
4mIKDuywSdQxXr4B1oYmDCC1FkKmNigT9xP2FtOuN+gmv/ido97RnvI1xKyIKFejkH9HNVS44Pwa
0WG3v7ftlLNRAtqvNPhv3prhNjrslJTU3I94xiveOuQkzFzyVpM2pt2Bj4/uQh6eC66bGQk1clQN
0HbcmU8gca8TPPJ0QlbJ4XBLoLbpi3x+KMZVT735gvPMsVwZWdslQaBXithqBJcQE0b0CZZ5Yd2t
rcU0Piq2bpUOBoc4PDbEO0gEyDvES1NcS3hhRXxC7DhBJKlwa5D/Hvk6PWp8F9EBulN/TKJUDG9m
zVeqZfFZ5pQrBH6m5FzH5WXUXap11DouL4xLEKDxeKWFiy3VaRrVHHCAORGfQ51cDzQ8+qBiSZYH
ohncBZarnSAUgfta6HOAHkA/+CGjUrLc2IpTSseGoLYd4HODLor/Cjr+F1dHf/c5KfEqDINkM6Gu
JiEJdpKy/QgAqGIljjBu9QMlEUPab8GspZuyu2LLwZDHyIbqwGpUpfWdUesQT7YqOSvpBFfUF+7D
pHQWMcU3n8j/+QWH9RwqYHdb78jLcNkpGzUcRLAhmpybBIybPpauiNOAMiSv/fdHfP0E5R8MgS9g
Ps//6Sol13zxjEFsD/e8/JAoFiHRR3V5fw9M4zewge6BE0u4Sdfjz7QQ0sjIKZKa1pYTvF6jWrNR
pIiyJtzYv0aJGvZKyyfksqprrVH8rKpQDu8dFrrLpD9Nq/2vRccgH/feJG0e4RhT7AMA1szdPYBE
VDqko8b8X6NDKKxXbDxSByyqMmWmCOlES3j7ZRhA2+z9zaFGSNKzG4vnVvashOS20dWcThzsBobi
TcYdButq6HdGJ7bBLxsXqQoXtvcYicdno9r4398zapjmio+uf0jhzMqaI4xxt2x5AG5nrg3t1xnx
8Ru20VWBXa1WTahVYglNjzCKj8yHI4bIV/AXO6UJmqHd8sLL24SZZhbC6D5pA42avhLA43zeSLH+
9dMW7kWGzDxgYncWUBhfwEn4oyPwaQ1mqQRjMXnVVC/u7N2ILW7zS/TgUTnSgEd1ngHTlsQv6msa
E6NeAIMi/wZQYhzPd6YOXIg89RRyzd3w1Vv+YJ4duwy24qhOu0kq6UDBTlzu8XCjFVz/7HHfLWAn
o/zvUFL9z8FzIJUmyfXs04Re7wcLzUVShuE7WARKZ/yEHIlh8D2rnPYEtToZZHRfuTtmoPNEDTkb
w1Zwt1cN8C8pbWWcMyFd5YGUM3myWnAU5LF/vqcMi3cz3TOSGnhhW0PfBraq9Pr2jHaWoeJkW/3k
qdthZhDPu5hic7BRi+WpP0R3E2CsZFPxUVRJF6N5KbmSkt/KQWXHYABqBh24MMTecIhHrvgkFTXp
rUXZXUz3smDotFd/3am18Si4iKnxLQDx/uEgM/9kbsR3p9D0gKwqaWsys4bmyj/ULii53fhTxznG
MFUuXv/siiUe83Rd0u3riDHSRKg+G5fKurgExvEjz8D1yQGFXsDdhwXYEa7nR0QLV30b2pHgzM1h
xloLMS4csJSTxwb8zLyGv/UvtLSK7ZRwgdwZDGXFpSGyqEVR5hO9aHwNCwt07UpoYpOG+Id9hgW6
a5eKkqg5RfSxf4BX0NV3y7zZFR8qIjgNeNS5wluDwxdYJhUunjFqWiH37x0ckt3HCOpIafS1iOvv
uzSZfNVUHdw6nU3QCpr6PDmOjwQLmeL7XW9V4ET0tROi3PJ5DgPd6Idl0OcG4+s1mYocn5fCaeHT
hqVhHboqScrC774RhEfaHoXg7btO1vW/FL/m24Xr83Xm7dWu850E7hJx/RmdbM9gAp7o+XyEU0hu
5tV0MCkfkSHj/tzmDO22OWBla+/RkPaQlxx4drhg1OFGmCvmFziNiRM6geg/bBqFXLtmfwa2MhBO
SqkI+QyPdKcIztEqA7/mbm7D2SKbJ9gjnS2YlKplhIIYqbljlSYNQfl/p6UiKHxKvGPeHfTsBvtx
+Tgf6O9FfHsFJN/UiHl7P7AimQpYq7uTUzeIaFO+bqmJ/SDP7cbnynIy6xufxAsKfqlCYo2fT1hq
9HRDSjOc/lkEt7g7fmBcyP5kpXuWXuoF/bJqSYPT7UlyxRRlJmNUJUOWm4EyR3rgA1U0E9Zkv+Rn
LczoSwKwp0EKGGhYODT1HFADsz/7qY0EtJqfNVvE3ru8Pyq3xXGmAHUqqFBjL8SQ3OcafLq78aN+
SbDBhX5ZEHN2RPL5OtKQQlzJA/oZ5chB5TFOp291jT8Gw+nEdzMS92gt+qehz94+Tvp8O2evsoqr
7VTkd+S2kICTiRdphePtk4VolQlTZO6ldItvtwa0zHaafB9kPgPOwEDOX8xKOfgcEjBAvS64fFff
Hzw2QQJsuk51fgQN1aGpHJ/OXbCcIGgWyceJtz8wUPkacnP7zb4gVso8yYXhM3jVnEDQsvrWlp2+
6K9V/3TMiKAg0cKGM+xkIyXZllOGlU8/3BZgjYJCp1oCINLIl50m7B0adFwkV18xvCsqq06yuoe2
MAPZSE1L1xYVYzLfolqXndIGYwA2QPw/u3kKYKQTx6nTxKbppu/349o+jw9bEw2caspXpVE9JQuy
FLzwVkBgjAFTwyVtqHd5fE5jR3+nNFpqTNt+UzNNLtb+WcU0073JIId1BisUHKETJ8BqKzCsfdSb
n9NjtP3bXNQRxVGqLKpjepF0YTEDGRPMKhrEtg+/wYyQA3RRVdR1g9F0Vjn2pufz8iPy30Z8rzsJ
aeZSdUeqy9WF6dhKQeEInSTkctJWGYLeaPBd3zv65YQyadwk2GaU0o7HpoZhYHCtuJxh2+SPOB82
YANrioQz0rjAUNhEuXG5dj4ndFBTb2oF28XbLMDHVBtCsj1tRWawkw96UAoIUQpwA/xcHPjUdGef
6KlYZpBLlbJqZ51PgT6ZeCMZLXWjjSMjzd1VQrxf7EGCHaACaOcac4+oI3FC3EL6rRrkUFODrzoE
vmUWJ1MUkIv36h3Ji2xgdJC6FxNG87BXHksNp8LubG7X+GM75urPCsAiSUPeHlMj2oNPvpPovNP8
vl2pngV83nC33/VhUxxC+24ncAaByQbdhIsZmEDG8tfpE3y5czkQaZOpGnhSzhTDeSlipkKRYq4+
ySI/s6gCXXOw7WczT4ZNnkMq9a9dhHtWEuFmFa0TXqEe/Hb2u0fO0/GDiJiaQRoT+j6JbYqQ1Gvx
skG3r4/X51iDYNnq98GZ3LL/B4D0CBehlZIZFoBzwGrI5z0DJxKPc1Jnro/jx3+/3vwoqzD11iu0
xELVVT5J82MeaXVDHW87E1CFDngXP0TuI5ETW91vGJFW9dzGirgdOSETf7Lz6vDT/V1NfeWA9E18
3ln9Xgt3uRkRTDvrqpMc0qgjkP9KENJiSP/GSE3mjzFhDoTjeXbgbhTQMdPIAbJC1Sk59hHui7DL
aki/3OZHMPKHkQAAi9JoUnZh4Q96v2CFQ7CdZudAXJXrpFNJetNJyGqUM5VGD/hdvHC5TygrbjOd
OrqC4ZALXdcJWa2TxyMIhRsUYVxzoznw++Ro65LhBY6PgmU0EyOGdweGYkftmlp3vBSW+sM4Xx3G
MUJDeEJfSqaV8FyRG00DPBxzLdbHLGyIMiXPnhlmpAxc6difSaxcAdAX5SxeaT4lBgLeXxoXt9y7
BLpKu3a1br4WAl/BgHpp2gC/wBlscg5X0088WK0Mf2Udq/0TAWKV3yezgdesUw4MindwHr2qwADD
ibtS2Q8d6HRTk46KZWw8wJxMgRH1WxqECHMSnFPFKSGd2PtfrM1LvzmQEo1MgxsmVDJ6FJ5enLZy
qlH+8G/RijJxzpF+S1uMcaPaxFbU1AzMD2VWAgwMbuIIhFh8Kf824tOdN3eOekqWRcoM1db9GNSI
lOYYUK6GtmUBQYsw8zaUa4yIMDirzhaCNluRYqP+Yh/dX9JvGSwyjYLZeUg/nPOfOUjSfoh8SU9Q
stILuhV5WNbnHw6alcIgctL2Ni2paV60LALFNDZBad3hOrnj8lFib4lWHpNDw0x96xvm4PTY6eLK
Yg+g81/fQuhw4R26PbM8UQfECt3fB+flMRvIBGGZgi7iGqUM1MoQZ2yKhCjaLMoU/XS0ar1D+a4a
rf8zjRSVWWr7TnhaxG4YS+qVGc0fj5KBO9v5SzbrG70rMsPrLEmCGzP/lFWJFh7zruVdVIxMUNMd
SoM14EcoMefRsD8gaoUNb4OZ01ClRt9IvlgxxMnrYnayZba6mURpJYgdcsYUd4J+fgpw8o9PU+6n
NNYbfM+Bd9TWCwmWGb25cr30ntrM1QC6xjJX0Ph3mKDG5J/5Zd84QhD6KQ1a7un+2mkfophuZ+82
iO/x2JXOKRHFI6R99yu1k+SzKbOOB+oihSjSEWTpqBwmkCQK1SKMQYEexepXuDFdLVsE5du7ehQd
QwzbpEO1V9Z4RKixQf9w+zh41veynv51NXvvbrpeZUysxB/qOMkwm/xkNN6BFHFjGZ6p2kTTwKwC
b9uQv7qKz3kptevtK85GhoDQAl2M5I+1aQjpSq/TCxD52N+w+TfR61HfqhjjWcbCTDpswJLkk3qR
XaD/nEVBaius3fcaMB59F7mbbvdBLcGRct7147ccllfFOPbpvdXp4i7IGEdkPCFqmpRFs7julcrP
7DRWOpcDaKMwQSI3pRE0olo3OBm/iHoH16SjLrMu5ExbYWS4kKHpxGxlgOyVMTpcbT1Ti1ojRHcE
fgIRd1tOGJUe5ciXjrn6yazSlcuJ65rSUZRaXP3C0dQOcZsWmZdtjq0tDerKnQR/A7aht7KLL3Gn
rp/wKO3l+BtiRMvAfFnaCfNT2xaoWo7cnmKzT5dbylRaQI2Kr0S3uAhxoB3moA0GLS76RmKXvc3O
V0k1CBZptrbmEW4EySZN7hpYTn69swHk2Jw+Dmev68x4TGE+PUcNkDfLICHD7ho/jynvcg6JmEgS
fxeEWMUi1xaNJ7oVVLYlAI7Ms1yiuY8qBtt3d7v84G9s8Pe35F8IIzzYhiYuumiQv8PBXNa/+bC1
jqoet0GkX/yw9tlkkakHl5eggCJKdkY+Cn8catTdB/pg7sRM7hAxHJUinT9By3Bp2gKyzRo3KLw4
w0GiSrZHA9/QyvjuzeAJrzs3QxRkCWYuU06Hbs5fgJCnEkgVKD84vKQpC2XZGk4AGGyHmKQ6S9Qe
AYr2QSuKKGT0aruVCQzsu0IT+mJoPKztNZyera6EN6YsqnhhpdQ4+egJLozf/JUjkgg5wKCG2IqX
WFlytA1wp9y7mmLjgzEkcPD0sFsL3ZnqhX+HZNnyx4PWKj+HSlwi7wLFg7KDsOfHq2QcOQFYegvD
Ga3FxOdNcpf+kmy4SZFKzn4jv0eAsGIVGIwf33ik7SpCm4M5LFZyBTJfoVlc08SEnXFfjHOatRfM
5LlqEe8/N8JkGTrIg61w1rtTS/CQ8Q/jRV2jyLfTP12HgHPArFRaEPluYyI5TALZbqE29CJH7ZIF
d+RC89uvL/JWZIYDUEkKvlN0fto4onMI9W1bw8ozfRnKRwKMdjaH2dujK75ubN5yil5j31mOaeSm
6lVh3bnLVb87kiVCDfP1TCarILtRMm5mckFuzqHAyWF5dfnWzGh72HBi2fU++531tCVZz5QvaeSn
APx5Prs0haBvzP+NuHfgqsYnrRiKwGmYmyrIuEtO4M6gL31y60f69F3zA5868heEdOyX3HMjdQS9
gUTJ+nhrUM364e6yhSpKZlBhcotr0xbMS3FWeqW5DyqC54KwdgDekadokwLQ270LLz5mWiKvlsT/
LDYJxXEHdVyaV/GpebhKEhxfkfqgbn+XzYpKMV8BkgApVRamgJVzzWfbW28YHc87QKdQw4y+/HAm
yHAlzuyflgYVMZVwIpNfgcTk/ypqN2WZy2IIJonyH+hSZuS29CJ6SXLZc+EGjeMIAGjMtPiPjuPi
eZCKpCNA511AiFXNWwQh8+2iLsrBP1P+0EnWwUbIqnZKE7+SOPirNTOjVFwis62WsjaUrVoU1Rq4
MLbeaKjLqW0Aw696+SRRyBH3VfEv3SJCXjuLXkdjsVtKNDPaTYL7O/+MgBrG4+67iLhb+T62dIgG
Dn5zv8nQGuvJRRZct29LvAPhqtT2T/YDVL6AgKhGz+6F6lK+0OhFloHKtthwUwh+31O7NmdDRPGG
IsmjMiCRmisnHaBAneyY3IRXbftmFEF4gvPHXmuF6Q4oiCXM0WISGtUPuaBJoh2HIXnqZN3ojfLU
poyQ4kDWEdKrzk3pZbGEvYxeEznZy1U+eRSFjeg7ZKCMaEUGfpLKxvPhA1PhXd74EA6cMFj/yqwG
xQPVaTOrCHi9OAsLHGxZNIc+tvXFVFRdJYfZNuSAsrBjecaVOvGBgj9n3pHq+ItYOjho+LLBgEAz
UzCNP96NH/a1R/Sh0I5g9U7cAwtzE++/qSGahtDsOJpGKvTHFrxQd+yKrXKDohOKEIXW2+COK7ew
r/1veu9ePnF0d7P/rfJVnQxgNYjLiEtGIDfERPtnlFzJXQ8TRIG85SKqWGn6twqeXSEos6rtO4RJ
6vCY7+gk8JkSYcXOG4GjsjXcpZlG7Hq00K6Sia3eDHLgfLvF8af8OY0jG24p0nnhdtIwGR7Gz2LM
B48ahWNYHI9LMvIqwxa7DBBduAfV7d48EOWItcM3pkNKiC06ELzqgJMcZuDzKcz0kw5j6WhyUqyN
EDd/3t8UTtTiWvDaeI7MaJww40kKElbgtuOu9GwMXwYB8MbSVs4OXz419rbsq6IZ1zW8jY8LHFgg
DcpMmdTZzRh6yPcvB9AayOg7Lp4KDGo1KflAD3BP9ytioIE5rhhsnAtDme/dFdvPyalttm3Z6+FG
33Ll7YDxsBUG32jyGZ6MLMa28UAzGyYxi8qaJ/d3t37iTEbFyCRSiLkPV7SQDkSCK95OvhepOR/m
1w17XJfzV+06sAm8nNhgwevzYOEmc5pqvEG2TiRoW7SjQzXCUYfqhZDKAhTQ/Y3iwaNg/JyE/u72
EC4xiI/UpohASI+xh4L9xLzbz6dP81OEro7wLz5fCHkOsuwNtpcLG5/FemYCeUF9J0tmEK2c5n0G
+V5eQYflEvCk7mXSHnhsxAcGPIRo9/oIfmIoxVQVJpGz4xCwLwald0pX3T//X4HKWvK9FVQLlafo
CzscV7BY5LPaLdO7JlbE7X+YwplQIb0y4+7ZJoMmWERykTAMSCzoogn+aus0Rd55QSHOPeeOI3XH
lk5f+p/WiH5BTSIleZdIsQFQ02YjAYJzBD5YOIzium7BTCiCZhzGBVOAeScp93JyLC5qtbpleyTa
fJUI2v5HYQhPwjajrfyFGUgC/vHI9fz5zKdHHhchx/+KTik00uIwzfY6skTBeEAFlmd7WIaQDDng
fU1MREoUmbcO/V8ZlVzP9ekeh/s0VJmQgYmJhKpWVx1ix17VbcXkyKwXYkHoEMn0ABYP3K+C7i+V
dxnr9GTLwiW72sERg3z71tHdJwK4HFFbOe6WZ79YQoZkGXVjfMuwWkpm5FKpTm8bdsY4A6RMQ7xo
6xyjLfb27xKKSeP4AifD9WaIJ2Hdkufon6G717bFVLGZ9Rf5DxfWBfuUC8zLZ82UFaVGfTIJyL4k
mLEc8lLxM5YG7BCQsAYzbobxNtt2t5dcrd5f/6WU6zC8e6fDPfJNoOawtdYBl3HxyG+fwbxgqous
CzVfwlfBBKSV/CRW/709VrMD4jDCC2ZH7u7dQLGFHQH5ebRemXxhR4gYAW9fofhYIvCo1boYlOi0
y6yBWH7zDv2nh2lYLVbLJ8iLmc2NOEorKBiY2/FE3du41Jkn6x1gqbBGASD1i5rg96Cps0VFchwI
+zwtFiLmsuDNHW4XSrepVji8yhRGHFM2C6VKZjsaOOdlAjdz+8XZMxcjElX7xP3iUHyKb03qjVSr
o+fi1KqObTZopRujWy3cgYzWb8cKukpYoHQ6xekROVsoLHOeSuLps1JS1K6I42F/lxW1ase9HAE8
jDIJQMJ8/U0r8sLY2ARghsQPNTLyse4A9zg/X+l1J+CT5MSgD6q3rqUmENux3AQadz6fpFC9fa6S
EwTD0UpkcvmlWInbsdrHI4ZKh7NpQfTCzdDB8Tp/mN3LxEubqEFg8+OaveonEI1xNzB24GmLXhBl
d5tRIB4c5b6PNRfBVM2mWGtq1uGAhCVUwQPhgaL4rS4p56KK+35sNipFJLM17Q1JAxrLJA83xG9N
YWy6G2kbJMDF3UCOZTNlC07pylM5kiA7qqog1ij7S9+U4xzZQFV80TVoN+K1ASRJ58Ui4TNz1/Cw
vZ5xxBTuXOSFfYTfcf8ZVITMT7yJa9hT0L8+wkmbyGtcwCVah7NNFuHV+adKhvIzyLM/RqYifoim
7raCVqiLBsjClvxVkTQwLUE3fTOYIYvY6L9rDZkNBfDT5j25p1TS5Gd9hr9zHNkrYnzioYAIFvJ3
EdGv0GPCnBMrfRkqvCTjuuSyLmS7t92yndkLwdxuapJ1sjOwcJDaxWjv3xJJQuhJDV/9kwJLyjMJ
s72Rf0L8cVx4s6b1Fg8q9Zw9H9bJlRgQtTXTsLLCTw/4+WtLsu/ZQptUor722bQkC6WlxG27RwrU
RSh82+bPxyqZTJXqg0ZfiOSmQcYxX0SMxufn5QH5+ifwhm+07SSgShaAG91lXS7Joe8hfil6MP6G
fLhzG5+1KtViCjnwI0k7hISVe8yzO7hutuv50fUhzevCHdPl1qzNJGaC64XB91Lq5YuB18MyUanz
m08ycuKr4PDtvIrnTuIiUdg8y6Mx51lic4tclo2V1goAMffx3jsKo6zLIorMXMYjMtI6eM/KRyDc
9VT0UUEbPrZLq1+ezl+402lmBFsRNZa0/CTb6JvaLobLb+LJyTpjx1V77oBRVn+WDsWsgKL7107R
uprVGObAt6JKuMgWd/wm0dpWE4RxyjROLpj8hyhYmFP7qJKvtUkyWlZcMM4KxGTkHfB382OawHOg
cHXqdI65Xu7xAW2v+AQ4axe80ka+DafKZqnlOnodxZbkmLROG9kSSTuui8dO8SdREgLaUzCR2wte
CbXrQqXxgBK/HNMLQCtcLaO1WBY8k+YAGIeZ64AWqdckn9NccDo5o/0OPExVq9TsH/l/4IBIcUH1
M+gMP85VzAJORA80d0u3AJ/XdV0AQU2XrzaBzUpZ0p6UvrGSmJN7RqwlNmzNguUlJ/bTUEvidvXL
T2RPZp62Wda1K+WLPk8JVDm1EcH5IAcFiTr8OG+sZeU1Fzs9JbccjhiozqxovtAvr0zwlXJOu1WF
mjdpBWtiS+4K5sF1fUs1zWSjb0XcuB6rfEP10Lx3G1udbq0QM4wWkECarXIXi4pdKXETzheDkbsy
wvgG0mJ3Tlpq14NlMZ/TnLvslVXjcM6IU/Jnb10qtsWLS6NsamJCbbsyqxWLNezz/OpDYCdH75YN
b449MZZbeITecFLgtEsTgCDf3R00MWZn0VqWd27YB22xzqzHG3HiMxzfoRX/Linr8yNSjsU2zF1I
BjQSbmfcfkNQs+xA+lFWVi7RDcauGCVwMJVfu9PiH5Z/URRFdJ/s9CyXH7cS9jQ420R/bLJkwzXw
6H/XHqsEHvQ7gbZG1TjavNdLRJD1AdIwsFw9JOPQrr55T60BiOFIbNIpV2L5fMW2nvZViDeJ1IP1
GQ+Ww4mgIKkZmpXrgARXnsaxSAnfH5iBSLsOhLtHlolaqaSRfBzVoV19+vAW1/uuFDOvQ7k29mLb
lBY4rWG7ZBz2ip9Ul9BFFfystxrik1p1ijVlQgZe+feqzgBLK8HbWKq7LINmhfz+et6UB5unQVpE
vqRInGbw7BZ2q+oax2a6YY2GdkU+8q1R05RO3oays0rl4E4reAb4M1qof0PbjFD+mekiEpHcItmw
mo/o1452WfJM0zIlNLXK/6NJeeA+eN2UdCyj7uIqHezYt9qFizzUfSFw0on/AsMpQv0bFkOyB7tW
MAcXGupWH4/owCmGG8MNJewdL6oi0R4HFHrW77e8OOdEDSglh+qe4AKvUM+991CnGTP+MZVNvBol
8vc8VRdRD7qFwQACd5W3HvxDZH+T3mdBw+ZsfIvftrCKwDOnzCa4s3G9SJCoBlmuNSHZuW2QeXOG
8tDclnqbiDAkFQEd7MjIk+s3RP8fvYvkrPbO8g3S+lp7VuHPU3QlZ2IwFQAyDnKDiGeK6CRN25px
FVdH6sqWLpL8fVFXg+yXOu2clv7DMhKHJAJKAqlnoWzu1nxQk9Bdynj0uxGi4BsDtT+LnO7j9+r5
bsYLcQcOuX08TPjmuQGTZgWFXN7Sl5yY6QPNUVd0FZP3Iggf1l0fgY551uH8RxobBJx7A2t7DIj8
BaknfW63d95nqFD/dH0h+CdkwlIGNkBQe9jKIkxkVTRG1wbAYle6kQBn9mYW1Bv3Q6oCcyZhFEH9
mcnxhzdcZN3nQAy6WGnWZpSuZTlqw6F6gnyrCQnN36l6zhLaibviGs2/m/XcLZxz/miy+TBi+u9h
YO8BNMYM3nH7g/4scUJEMqhrN5jXdsMKj4d0KKXLkx35QScGXyDjAqGNuh/XXQDitmYfnmsX5Vd3
kv5xFbrjgp5qtuzMAdeaC1bqIb4Dl7EIDP1SeXVsC3hD7sIKwBXsZWUQPTyvj2wJhFb+uqzccuzW
kJOTCONzD5X8hLd4yPFPd6HuNoMqEWwhVMuWcDySrxkkboKniCRfa65X3X4bMXBW2gia5cj6Zmxy
lIzG2tMNiorYENIwAzth6qhw0xMpq23yTlkRYEvtDFupCyK48b4q5NspMnpN3JwIuEjkjFHOokG5
JpiL58B/oZZPPdAKd7hsfSb10AzRmOfibP8O93upohm4BaJSK4ZRJrZQ3dyPd2HCjgDauPuxCkdw
zlRz2e/2VuG32PkjUuvCr/E25bj0ErRozR5nUNRum2G2SfJU5i/I+coUkFebRqK204I89eehUADQ
/wzRGFduf1sVny9BSF9iubGA9/coXM4rrmX8+VpWUZMkeRZXdHCPGHpLarnd7MyePyUtAvOdqXPV
N0MCi2tBVRE0Si5b8rzyWvSoVuEjwe9D+CTYnLJKQZdY2ypndHL1JNwMbkee2Tz9XdwbAk1axRB+
Y4v7A1Sjc2e9+mfmJC2r1CSSHu7tdsEZoGTj1aSJ0dp/UFL2kHyJbWys4cSdHJUvdBx5Y875MHpx
Ga6V8ZacRjmacpIiEe1+e101GA2/38DU+FmGGHSGUs6KlUTEzAtAqw4YgIj+pAdHEv9HtUyAjkUI
sz4q28TXhHowwF3rAzO/yqxlNRe3cflK/c6+NQ0YtAWUnIwNOa/TyR92Y27/axz+6/RhF9VAZ1BL
ZKK2K5/qDZOwfE/qwiNw18nLDmwAJwF54UhCo8Gn2cBIHeu5L9T7uTCQaDoDSCNa5uuuE8VdiRCo
js0mQxcMK33DqKKDbozO1BTMYAvWud5FvwAyDX9eKvn0V8yqSLjt8xDcv3PmBX4HQcX/62vWclHu
S4mKfH3mDQ98NT9vfP7Z0tfWRjjLb+sdR6B9+CENqMvSUWoA0nrcvrhiBY8XOzsasb4JrJq87v1y
VaGqZuoC8BrR8zMFW35oj/2DcQiR85kBlfz41Jj3o9JwfdyH/ffDeakhYZWrLW4jqFRsk17yQFO8
ilrlxjoZXCJl7Ys2KqiVMZ+lQGXtOoBMAuqHMSetWdz8EmyVR64q/SGSRBMBIBCny9HWRPz1XZDo
a4SxIG8PgMz4y2WTst0V06eFnZ6SAvqx+xHAuDzEN1sJy9iOVDHU9udEAEkohMjFhBN3evquniTR
QydsvTiz32YZ5lcZSwhno6xmf7D9vLK0kNT4s0SQTNkwsyGIafi+XBGCJ3OHmx/2DUCQE3rqPC2s
YRHFvRte3E8opFVMgQ3+yWsKAHMAggiAlLzq+eE5tKiEtdqIUKtRpMVa5P93XQRbLzf7AThhJw9D
ZTARFnGpVMc41Co5+RdIdPme0AOU+ok+I0ObXZ1pprOQuy+pAy+HIyQJtVHqNp45mAjd3MqTNbE5
8/mtDMdxef/OF6P9k3CgM5/yuVjeqZt4RJB3blCR2iMXu3esZsyisIlVNab+RRDfOZ0/wjfRO69w
n0LNSQib2OKdBoM9naazIU1HeBa/PMkw96I4XiYVSd7O3Z5pEYg6s3yiwgo6sX+oralmN9pGNWEz
/xdAAobh+bG0dC2/wP6EAqkrt7riGfgqNkfKiQCXVeBW9TV4z1Dm+Ptyk/BrqvYwS3QEH3YU/30e
1lzlwE+JSgMzZWbEaGqzbFpzqSpD5IxOEBW16zeSPN7W8VJh7s0IkxUlHGsGHRuH/4esuxscgom8
0dz30sq/86x0adVu+2BdnOUFiZPwjLY8CIkzv1IaKw3vf2Q/dnbu2WsuWLiKZKiKiHld51sYK1h5
IW3fdD2m6taMiRC+fwTQszJQ0Oonl2oeYowJuq5+DyUTVhv5Mj5VTzytr7usGxVfaMwWzfeBMy44
azIjKcRpAr8Qgb5keA/9b6M8htgPfkp5j2FFIx6HeYBFJpztkwgmxkliSEyjqOLRgsmstwZY0VU8
EYmoLI5EE2gH3Z7yJpvtjAOGnZDQW616Hqs7QY8iWzHtaJ0SJmPxOSg2eqMQnuCcdfciynVScUOJ
j+2qCN0UreZjRdxDtHQD6qq5WM/8Jx9YqNmjO8Bq66vg1m+ymsvsikqbNRTNKhZylHScubxVBXkH
/bhfZq2Q5YVJwvARaEzlX5XmsGZzwuMC1Y2fJinF0fADiY+hslfIgRcqbVUABNlKmtUqIdhtIqzm
0wzFAY0Uodkcffobkd5Yd22dL+URy6D381p3pfJXSLIYGMtKU4Yp6lRvHJ99IvFCmIiFvnZzdDxB
u/I3eUZpQbon7kEiJ3T3YKowPMvB2vPbJXMlraUQ9z7bNCBnZ1FXT6ruOT911yQOGfHzp31L2g/8
5gIuxxXa+2CgVRWL/8p4msbxsDfBR1kQq6kX7Y6RNhA1TJ5OXsk/eDpN93pJEjqalkW0VDkZk2w2
0dgpT7/HlL3WtlqKvy6jOhjdZXdiwzJ33AUXDquxUTAxH9MSTsyr0ORMTvbxeDgtmfgAHNtp4NKr
RNTf6rx8mSdjIutfG4ZbR/uNetbCUNYFKrOvHX00YfODQvrjEBgDZQm4zaNdgRX/DczKh5bPgJ1T
ezMzWBrzksMEjykrO1Xb3DYeK5Hsjrm8gXyGRSt8DZwLyDQ2IGRw8mgkxJ1LMHP02pFhRrL4mclj
ZQzfqiqlMFbQktUcqPcxQtEbG0Omjdx2wr1YYn6hxfyp3Rt3Wh6+V2mmyBaOhYEbgBeJZJ93xkbK
aLOjjXe7Cw9EfUUYEZK0NhwN8Oz6zjGWRueO1FLsZwhDCfLe5P2noiN7vYAsUiE8OM54/D618cnN
it3D/pWBQBTxbIJ+dbZhaT5Sef/HYkU+wwjEWsozNTf5H+HKXzHq5w/McYgUWefYonnTtHByp6qH
DYQqnUEs+O6Lb1N3aahoRMS1R9z2vtpOj05twWTgie1hNf0EvAseH9c3HZRHUgcQYRPokuMSFHdL
zLYs1kD5KU+Wwz4NwngvQXcE8wGWlZ7REN3Ef6RyLH6CYH4kwaq5MZB3zjTZ5pFAyK3JhsHuHW3U
HKfqAPiAxWf864I0AtjsWDseHdViitpyY0zJmPQin0GxGi9EKvCuQ8ZbbfKuWPMbRaum77rezBps
LfwrYUazrqHeey0luY4A7/lS54DBZt/jW5D6v+1s51jyufdj9gLSX5v28V4gAHXAbMFJvUs1AXj8
xyv0e2nXh+aDogsX+7/ll4mW2ubpn60x/BeGJffo/Z/k9jZGmgUxGP9bAebe29oWOLXj3kE+jUmp
FItme5YhA5FmSkTZTbywk52ny6RIgMpSlpK10JBp8q9pT6v1Mnqzqj5SLBoxvMhYP/W0p+XW/XGF
6clx6aRZGsDVPMiYS7jFkc/Ervo2x+szh+mjoMika+EgB96PhlOe+P13KhMrvaDxJRRYT0XTCsQh
G6tzQnk8LV40lAgkcYYuelLBOd/JNOWaZqSP66AJmMk4DaSySwR4K+IEhD9tQsoBvqgmX1gY4+h1
qnvA0mUHiYzDbEp+eMr3hWOuLAF1RBgYSKgqKwxNuGtl1q44NsJc6fl4RBeEV1JomGbLcYIKmJyK
rLCFnE7gxPLdY+PE0uHuyQLDXbLh3gUCQwdCWUM39jwm0S8DS2MhXgKvVBeIZ8DRqCWatfhyYKgP
yxXxFUK30GRhA6kCBKQdiuw0W3/yNrwiMW3Dm2JZCrD8AeF3sHkyJXBYRIDRMEzPRX4JAGakC2od
t8A8S7/CZg7YoRqCrSp3sX7at40dVIfOV0a/C82jMHDKrPip7n3omWny1yWHt2JOWBtgZ0Ttdx0t
s8aBv/2qKBk1hNBViDig3DJD/yIFLWkFy6KUGCkwWT+LseVglIrIJ/GKzXrOLcu73lzrO74r+R38
FnUB4E5HYnjn3wpjfBs/nK2MiuJ6k1dyyw9Byz0XN3jrTQZJ2RFU34pJz5T8vR6JyWpw21rCEdgf
ZH5ZO1MXWs2uiePaql4yhrIrlxEn6gsVS2xg51hNfXOcKLOwRKAJJfSTejCq081lsfuejoxl0tJ9
v1zrs7+OFNLM4o+g8dV2N6fnCnC0J8gsRDzLNLXZoAz0LnUcg+WAqmId1UfI1AbBrOho3gbQY9Iw
xjRxwOXZkETj85v7ALfenHG5a76euMZE8PF39pPdP9mEz7gHVm3INfJunszaCqVfXwFT59euGjRz
aoe19Po0oW6kXdQ5ZaW5ACOOgyiXN1tEw5x4hjKc5pUXPYtOSqzMCq2kTW6Pp3MmPZrnW4AEbnTx
nKNlNYRId1Z2b4NfN8OPhnCOS7iNCRvswSq6FD3RhJVllz+fNI6YdYKhq0uSnjJrVDLVAFfUsREt
AfQ7z744qKrm8nEuK5TEik2fF90/F356to6gbaEbGX80zVj3WseI1AJuMt3tzSePxeDVOLSslgT2
PFE1+5NO0Nebt9W4vkJorQlqEqvD0nl/CWmPufnL8oB5sjTRSCMVUc3UVKa9SJGGStwY/w3DdRfh
2IlKt/bah4YOo1pGXn9BJdB8GOg7K4zbmvuSLlztgaUO9eiuwxtW91rft3Vecm/DOqRCffsPfcvQ
tCDVyP2q5gSlUmnStx1R1DVAY91lMmpN8HE1K6V5A8fZwgFkYD4ZDQMU7G+hREgLuTT2zL8iwFNS
2C5yRm/9OL0rMUAUt2ffRJgWu+vzBg2SFX9spcx4pparQoJ1fslkoWyv+l4s/lXrFDJIzXHKohWa
DF87xus+QvWQvJiM+7Wzpry1+LiRV+zPzyWbEPuMFDq3oDzHCEYvikOi96KerLiCfioImlE7RH+k
BZyR9ZbNq5vClSrPG2Lpd4gRcS7uW2foo4BjouhMDnbkAYElGyCmAi4tmzfzrW3RumqRKxoiedtG
iSA62GklSL6OMha24iA8y2hz8594z03UgizAB9ixyzuE6aNm66u2SEbuqcBdJF9loKZpJt6oTWtR
L/bs3hLmXdL5caKlssYExO0MmqvrTaYQOLlPDXZC+RTXXeGm8IkV+z9B2uTwtFrJB4b9+dW3UC2+
hnZ9PZulU1KqaEChBTa3vNSjsPr72zgwD5N7eg4O2EAuzLiClapOtJaHwGA4s8GddDplxBY/qe7d
vlPS+38Baxja6fbcC1eo3ovZqnVU/99GDB29Xd6IP2FP0wYEZSjK9lHrd6tBSnJ/3baqUUJEKcTy
/z9rSvwYR9bVfgt7FboTU8NCvVGKtXipq9KTq7+nWhu6bUyDvlnOSM+XkzaICprp3kW+o4cI5n9t
APH3Ci0K/OuDFyLLOANRSpcP+LQT3t18HaFTZBRSp4yDy8kQDTL9g4O3bzeo91OZygSuNv7vuMVO
OkOh6WDFfhsoqi58pipPYmyg29Fc1/I7DJvoC+6XFFkDQ6Qd3QQBiBApyu5Tu3o/4YqYx0/X2Kwm
fdgbB/P0kjdaD8/aU3eaIsB0qgkcdNuCKysnnDvitJq9MO1gaFzBRyToyky1Y85tOMxES3FPU6YL
x/WB9pcTbANljoMrqeuXUuTy8xnpU8ZDS0CYuvVZDThgX4tfMhHt0X5EuS7100Jsir7JXXJMFg3a
EZAE4/0JTnr2DJNRPIs8A7feHluHSGT7bj9T7upA3X6lJXDGuSb0QqXnQyCHjBebrTUsCLMKOWVO
Z89z7drwTQvS8J26JTFtOmosu0V5q/a8ML25byEyO4ybubcBZhxwx2ew43jtSPcK/ejVN0pIckLK
tSpX3Qkin6UBv3NtZcAWzJeDlUfYLKWV/TQC9sYa1EC7NoIjFqUaDZi1LpZTi8w3VHk5zAPkJXLz
cP/lckoQFZ8ERL4vSefDW3+F9uVeBPmZrT55rIhk/HWTVXWH6QhmbGyUgJvcG8uhIh54eEOj0qxl
FsJbiSWNKd9+O+VVLFoV2hBaDGQ0HrPEcM+j1djxlqFzzguJAfiwg9hrkrt4tEINWG3rcKn5+KNR
3UCJMeYa1g/bmIvWJwiwtagc/OM2f5Fp6UP6Mj8tKRN/qwYEyABGhnW61Pkx3In9bIUrur5cxZqs
7nDBGUWogrncFMTeocNEdecOKYZdx8GlhqGTmEdUomE6m98RnCUpWDGLJe7sOIw7rbCCnfzVd5te
bJa+HwAFOr6BoVdJYfCIjjtCOOJuWQnYkjSq2V9gL/QWmxexvP0K5cxMqBnwAAwNzsaA+qLElFrT
7vwzYl4+w5IQueQagsuHCGfB8yz0ZLc928nskfecs/h61tJXF+grZt0a8KOQjJTU901iGfCLS0dp
WTxiv/FCZEakms89OPnfoXY9nm2+wyXmtyczX54kX+WDCw7UplB7X244ac8MAmCxzmSbFwuhmccd
WzeJvG9puErBDdwd2Z9jD4edrLoajrsGxRyIgbIl7yycFxrxJ2VGSMVi3JGmr0N+ms4RiUcYbKBk
y1mnn7427Um1kd62sTIiYrvBhZsHnlbSdgXRaX8CFt1k/k/whDRZfIA72yT2H1wbM8wTfVp4Eati
wyG6OphgLQZ24xhF1Qs5e2K1Nn6d2KVawqipnNa276ZTLogYkk5WRwSdKJZzJohnGW8ALFu1CCyq
p7Kpe2HVE9dBcdGT/iPIzrZK6ncrF/RET0wX/3qZ6WKj6B2CG7I8anjNz5m0VlPj0b1pAk6UfnXE
Lo6N4gDnGnt8wEqLKLuDn5DaXlcnw5+Lm5iGS7DNosuYmCsT/4KViImXWQ71ivWCYOuFz9fidt0h
ny7c1awbjyElM34hUcIl0Q/azzVa69YYtco1byz3rjTxqf+LFvx0JfCQBNP5I91NiwdB/heRzs3r
rr5xzv2opzpQOJILtUZ2Kry+yy/+rmM+codCr9btiSr0EEMiXcfbIPLgEolJ53/OlscHDeM3SGD6
0sa518utjxNH0slc6/UXWGPGEujWy6vM9+M700sSla9SGgJxlQvW9388agifcKe8fIaRDcen8Bbq
KqypDJERHYEDFjVv+qUdCHtfRTPkEhJoWRGxVKloNDbXEwY/nIDPwQjSlXSAuYi1NK3ekjIT1YH6
Dwr6opNEC/S0ZdMHHXfa5qGQgXYfzM6AsknDDfDE7HhZ2+QGlQ+m3QT9XLrSYcjAYmK35GRcITqB
hNMO0avyoy4E1JySJgExc3SX5xBkMU7TMWrLzu2J4+VMxIeZPHH6oiugFNNtLN4o0o1ZfIv3kanc
00mnhhmN+p9CEVAanuMd6qaL/NEolrLsyMsfMmldDwXr6aqVNJR+vVF19NiY+Il9iAmOrSafVGX8
LpPqgrZOVTLMVfhGlprp9AIRiMEPiQRTQfR80ACL47yemzvZJathqzLTQoAgFZMQNV6cLlmjNjEr
fhhFomcjPUHPlSvgTJLLkeey1gjS5e8LifM88XjTHwwKhXLru46070pqmbUf/pm4/jbQHyVa2uWW
ITu/CoLDVGeuQaO3JcmNsjgDqZ9SKmeKh3QIsHzFseTI7mTwLOlSsHt3DJHZuq3vTfkgyb7/fwdx
BSz1mVRH+XG50GUyM03xA5JayV3Ru9qrBOO1nZCnI9jKSu5AbwY3AYx1H04/iH9KqdQRdndMz1nE
/KN6iwnhI8F1/9Zu9CtkKDaNleaymvykN2GuuzQqRkJMmgliR8qAArJ9jK57YRq9FayZ7sp+FWiy
j2O3ZNLuYTotvC+9ldTK1wWENUv8/q+1QOf9LHavmM5rFWiXUEsprnaQHUvx8+XewplN1kwCNonF
9UN2MO6Zpe5PyIN78yfOc6/xjiBs6Ok6a5BaJjD6K3w56BBsjuIr3AtEgggPfIgR4mq1dNe3PVme
iPfFwyke6OE0ubWPArF+WIEoY/ONHmMB7ZcPMx1kRUcy+PTA5Od6MgCsazgjknKew45/gmpU35qH
oDf6Qv9+wigzne3UCXTfcNZ4B9qFTVwXjgUbJrPobenQGOn0SrmEAuWxHDxPn8daT8vY+YnLP/QE
TLPtJJCZ8cRxjoaFzT1QCrgYhvDKJYBoWKGk/cXzoXr/a0U4SaoYXe1kG6L8CpMjjtbjGdGwY7PX
jK09kw77rGFZbZ11+vOKwW1QL9S8mn3/4HygGvAzghSbOJevsdG58b5D0W0q23BN1zYjhaYan6fp
nPxLDF/fN6WHdtwAgCdEN4v86rPmDoskPVsEXsJG6c8Z4fwvyWNXF8HsUFpTc/fSbuByX1Alhsa6
SNqRGntbEI60iIj7FEz8eFItbgAjJgHFzjbwKRbI8gaPoB1jmxg48Anh0Oc3UW1aT6w68fAumBmU
RuWvEvNxPpsIGkTbWp9G6LeRs2sx9kPg11iSQa4nZ6r2CwGxiiQPZE5hRCIkbuPgDCM7r+jZ7hxg
8kir3onSFLS/YIFvsoGkjDYXgaKEQblroeLQEzSAZK5ZfXAe5xeMyyhmvAAVN7SmBkaTQQNP1JNg
u2+c+O+8yLrX5kZlbT3pYtNKQkuO8XaDk2hMBqCc5utJqyhOiEmaGXgNWJ0LRsDlA44hPXXL3z4m
axtWUN4PuGr6CYJw6rp+FDrfg+gljcfh1UL+nIXsOjrZx5vojXltpDsDO40oUx6C/Jf5g927fpNC
7oCpkBNLkjr/hRXkBbzkszHDdGB6OW6ctD2VURuak5eSq7FN9rtL0NZfaP1pPf7MXo1OTjfLgH61
7UifOVxlVTyREAjPuaztxq8n1hNbTaQADy6P+xjPW9wRZpFqGzLSCuaAmat93xYEMWvQeb240Rmc
nW437mcm5LkpOHKMd4WE/AB1zZbEJkNSRuQw6kmBO0eyY+OSHtE4G10XcIH6t8CwmJ5tF4FJKsWg
+zMv9BHThG1NKgWzH/WT2qRJnDs+lIAUYki72DupBK3ti9cHrFrqRcR30MUIeYmHx6TMyJixkEBn
7SS7k2Q9CCfrjkLEJm69/C5hCkFl3oFDvGH4zxA2E2062qaFgDT2MGz7mbsUnc/lUqjeNdEGroUY
LawkciO6Lg6zkGwpSt2s22AOnQvd5K6pSBgH8i+FQZEvRHxz579IXTKlCDdFrkD5z7uMHHgTnGNt
QSonciCZkCNPHvpiFDMZV4ZSt/Hy2IMAjgIC87Cx2ITyfvZgvrUt5FOSNU1O/b48+jRfjHLAUelb
tbLNQjaoo77MMbazMv7KrJfQX0b/595QK2gh/qttkhVHfVSXE4Pw44nlcLUy1eI63rkSac3fkO6o
pK9febnw1BviyMPGtyuGYxcuyCDYjPELg89sIhdrcMmlfIWtLxAZEBdTIH+PWCTdWMKOt8kIYmvW
/mVs4+b02wS29HmQMaswKEUUaTCGlHY+o+dzDzkPeKJMuQv3qIa4bLEjEO8TxTS6DMeaq6YKV6GL
/t228m7MFHWOfYH9zbklDk6HM5yUH9m0QR29fHf1mrq++lkblc8LLU3acOmgBjcAVIBqYoYNG/1a
1GAoIZppZiyIsB3MwcwzPJe9q7A518vwpAFznord9sqs2y3wBvc8b2qqmTmcI0jkunaxL8isy2ts
QITeAW6Y+fbzuAvGVsw1PH9vOaMmGhXfJGXaXvXUTMB6pD54in8jyUKaNEL6r4ML6/3K7XgGaREz
mRoyBFCH39ZTmxl48EggK5EbdXa28308rkrgaM0Ot28cWxjOS3ufo1d6X+R5PIdbh9SxJZ3OKh6O
PzZMaWiG2L3/05oG+L9rt7Cr0eELQc3qBrfFCQmyQlBfnBE+tmbjywO2sw8p+JJ0pQ9iNaEwj4hX
y7nlIcdI0ESZEpv5VvbLWwXml4AEsjgbxkFpTP4PcR961mqw7hEeREJgaRVQFur9DrcYO8eWGo7M
WqBja3YcRCG1rrxJJUlW7ZME7nLuXJ79kPDc+TChPTTSk+l0CB//Ccqu/KvUQMmfpDm0x4NCW6Sj
6yy8hAR534MgJ8muYL6Kga5bVTuBng9DakDaB34vnlIfaD5VJXS2ZWg3vh+z8T/swcy/76nuxcLp
jrvJuFd2XERy7FApMnt2pYnq9YDap2gnRfYJlfVw70R6sMP4oRuvxH5qscw8hahKqi4JZi36jEER
mY15pd0FlAWzQsEt0MQ0t1/c1bdukGn6Um6WmuV7xE0DEpQpUlVsdz/J0ov9jRLnY61cGN+o6KTo
rCo6YjNk2kuPURYssPdIJfTa68t/+sLlQgHfqz3edqgpTNz6MlPX1/jc5g7as4EsyFXuJ36XiIcu
N/mnXaQQzV/5v9X4EyyLFdT1u/sZUgJ+z3rANBR8B4gV4WUh1oxOeS7vR5GMzIsgRDmxw7XCB7jC
yscvgOLQxlDfOg74H92w7EMIf7HLCmiPS+RXSk6hqmzCLmfUnCOG4J6/xN+kkzG5UVAALbIrrX/b
/4prKLDSQH/5xDmniwUc0mEh2JQTUI5I5kpu01QeDE9IHWX1tDQsJYltC9+XOC6jgsU4mMy4yeLG
Qi5tBpPxt1fTV3oFPaRn97g+0IIDx5WdpZeU22zRqjGXjCbhi+60WtX7Zp9u3pP0ytmhVutNIDb1
Fssj7VAAKvHgYE5fZbkM0QxWBQZVnZkGTLu0C7/ycIMxgGLVCSNFwK0pVswy56FVxCqUUWyVZckK
dM9tzp9r4AInwjuqjFQRuNquQXFDLXbRBpqW+UyRIB9alA51/+UWBQDv9pEqWtuGsafcK5t/sDbr
0v4GEIh01gsEvAGIN6Aj4H6u4RlKYXQBXjZc3NQIiLL2jjYfoD5zsujz0QazJ1279r8ieChjXgCG
Isa5Y5YHKeFH273nczfgZTUmG80ZJCzAzNj+9cU0SOhCkcsfzkycsgwnaF+PulhIifpC3uHGd/No
/Nbv9+7JPoZG7Cyaf7Y1cs75HXXPVJ4IVyj/UhX54d9GB/YaL1A73lhtsD6cxPWs5C/NLBZ+lBtf
cm9EJE7WRQdDbrgUa5RHAGE++FxaK787R8oTdo5GYWc63dVrR2L0oSriiZBvDXZPKwOnp4Pbp1Py
5orJj5tA8Apw2eufc5GFoiaGItbtADeGoa4reLBR4w2RWrlIr0J/p3ia3fZCaBQwAgtsFFVP8yoN
e0gPeC9bpjLZNLE3zC1XhIRFrww6hv4OaID5q/gZE3pjhlpVGdMe6yipS70na3yr9AE6SpDVeu09
C46Quc/ZmtCqIUDZmcqvQbo8ZjGL1bNJLxCvDvLFzDyjWRfqGQKvI2MBaHZxMTw0PI5NjIq2V5d4
/fGl2K7UVT6IORFocAjexz/pQVw4oD7YVp3qbV4APk2hj1IPVkU/WbtWkdLrarjquIRmwTuH366c
DZEeGaWoVGLhtDT+/UGW24xbGLAT1S9v/8J+eaDxfrmnGr98TzCk5LRWBEsFg1+ZEX2Vv1NNHhID
HijZmbTlvxlhzggYHeyOrLvB6Qk+bGRbpVRaE1zme8MKcybGAuvToFtLXkFWpBTFPXTsXFnZ9ZPH
K7XH1fjmIPrvjwg/JmXRdi0lyN9x0Of0C+oHcMD3vt4+q1nXzehGhKHiOltNxcLnwy59PjUfYh8c
oYKA6zsphu7X+2wwizpAJQl7G4qnaTCltSg89HGzI2cznN90d3RD4KZqhYFiR2F4BY/y9mYCj3hB
fMa5gMLW+6NTbnzVQTtApEg7+Px74JkVOgtqXltpDLauP4jnntvdx/ltzJzMIa36q9/hr+2wBXZ8
41FqKOhvA4ruIbtBNcp/9c58ZkRi1sJegyEXTxnlVe4mDDvFmak8r0WUt42xBXV0jOp4tTuzm2SS
UeKAICryXopxMjX8EbpOd0BlwGgxoNBDcwnTADtXL1Tved2kDgCiW17p6KYPM+BK4Wue+gx8wKA/
KC8ZPSylfVGdnCGQVyfryUphXvxTRTjuab4okecNsQZTvaL0jS6AKSYdvGWZBNY3jgXR160jJ0sU
jfztWnVDouzeTz7RcfRB16saJWGRnFGMkXoMIpjEst7UUnBe38wko+wImAA9+9YTcpfN9n8NdxVK
WLMThaXGX/iLOrroOQW52YFB5MmYEunKq6tjJn+lBWuomA6fLGFLSnT2lSLBjlGXlbD3V+NbuvC6
OyNXhuQLImUdiVyAuX1lGfyOyLsM0q5iaggFR8qHB4QW9gG3YDL0M6/s8DFofpD7/px7FdsMW0hl
G5ntYY7zl94FdloLs/vOgozDxiclgVq/2wP+//WEbMA2SoYd/SwNOAZXIsVm99FlgetwjtE3mDy0
9sldAEl9Nrlrlb15n6LwOsgyXYQFQe9o1BNYx2QRQ9xCUpz/1n+Vrhd1hIg9+AN+ms06uCuoUZXp
UXpsc8prrn1ldrQwLb3VnXIecU4qbyD4DKgUkWATiQ5Shxlk2TvyqcVGtD40suex6oc3ENUb0LSL
Fv0KQUaN8yM9EvgGRnPm0DCtZlFQmmvZFMkArd5+alyxq/KqTY4Kn58bBt9TGeN/5LoEXpOsRG3C
esKJqnP2yeTx/hk8J7kw9H/4w2VrWqqsMiLPWb2Pz8LyGWWaKh2YhfoXbjzIvbV//XbRrNIkL/eW
LINBC5NwkJSWzJoJ7h307LHc4idO9Xqner4P1BIDGwHMS4nv9vYPIbwhe/ToEMyZOSpPg50TfNX7
Hu6NP5oQ+bA8p00LTBRGhY+NA4+fjlPRmlJep15T0CUjlTts72l/tPfREU5WM6Gc+bmgr6U307ux
saN2al7nqcQmh1/8ov224ylIsGO17FgYtP8W65aFj1Blpxvm/SSrc2OAC4UUVYtTp7ICZCECsJDx
8vfRpnIAyLDjs4BMuprvVhadjZtQlhqhl94rPdLgp1kNySvr3f9tHwLtJAfTG24kGXuYQQRSxkoL
Di7TiZmwZ6r/gLr/leIQlE2Bszu8HNgm8WmbIVQlXGkYZi0d++h/M/baxhzvaQkUFG8xBRifORJp
nWx1nQyGh46pkarif8uvDIEmMSohbSupP10wYUcthYLMh9/DdH5btAgW/QpwGmKv8dnfJnRHbtwX
YqQYcqr5l8RFrmJmfsnQwowE56tSrCRIiMIWIkyZC19SFEkunu7iY2Qk+LKuNqtzwWE9PQe+CUb2
806d4tY7xfG1NVPpmeeSuAsHkHTOLiVyTk2m41hzGtBB/V25Yv08Mg8jfD8TKM857q4fbgtENnVj
UWnAed2h5cyJWqCWZ1VJNktJlp9HNiEAhG+tJuhmYvRLZL791wDkmgfpNIdQZQd8Sujsg7RltoRO
5QjEfhvGOH8/72ctRSdbP2LBK38k3qiEv8I6sFuH28vSYEd5GbAeVTqm+tiFZ6Z/U8qZ3XNE2bZN
qQBIqfgzQVpFID70K1WaJuQ3dA497WZZse1XQ1LGmZ6eSjrLcO6FF87OEyUPrJOC/9urvVtnt/G1
VNIBZ8l/7GwXd2K47t0Vse7l04CqyDRkCPCmIcrUd9PLr3QE7JhYdaNKpTgMphLDGzXS8ZDFxNOR
6fy+PcOwMpydSsyJ32BW8O69cSiYV8XFRCIcUZOui3htXeW6m/dBaXJyG4uXcgtTOJE0ndMZrecK
HDmEeJ8ntGdpIfHpfdZjTQ/spP6cUUb2qZwpCJBxf3R7hba+V+f+qePig3qpQ8q/N9rtQQx3ISrF
L6z2L02CtIid4oVc3sroaHMpeopA49kYw4kWs1t2s/rXcIshA6nR100aHqWuu0nxn+i+G/Idh/yL
Ev8ijF4RvlQ7lSF0Fnj9+ssjkS2R5lO8Nqbv9rsCcNO3mfPKarOCPIsuEXMO14n5X3ILKRvre1OB
1XP1DR3DWdS7EcNfoElAFu323/UJldD2hIOrG8EMEFA+MDWcTY4U9bBf4a74oBUbIe8V6TZhkASF
VB7uhkDhlJpMMCcZ3BUfMUC8GWUXgy3SkPLubFMR1m1DRlWXxzqeinOCzL/gJ2MrZVgmxP19pije
wmfyqlHzXshVr0AeTcHiJxdX1mTuBJAymT+i+6XW4/EoiGrCeZVyE+w9hU63v+Ca3fYM6SKw0fqE
yS2f1sYl4Cm2Oa3Cp2Ty9+OUPSPNJKfy4HNCZVh/TYH3g+vcuWyys9HkM1hrOE+tZUuQrctcsgjl
1iPe1NVSyFwjvORiC7gP31Cd3dL3rqvDTZyWTCeM0AaVF6T9J5SfkJM7KZC0fv0CS+IgvOkfdLfX
ftOktze/1GKQ7nYsHvpBNXQj3CEGDiQuLQ1s6FT58oVVYMl98a2pLA98kupgZPVxIGH8f6alPlo/
yhyRsjDh5cLnc1i3m8SYWJ0hIRtZk+GhUoJZOowIhTKWSmDcygv+OdOgnoNuEzzLmDwEGGdwrGZo
11+ce+OocWzDU6uE03Jodc/gD5cHYg+VoPmEkVaolKJFB5XJI8clj0U229yO1BsLlfvMcFsXbGsi
rZqMhrELafaRfDVVzJqpFUVXJZq5bCmYpZgdpfMpROfGnA94IhERuMWQdQ3ECJdcPe21TDOVWsmH
C21cHq1cOD5ticknKsQtiU4dkjg0NCiP039dTAqGK4org3xdLMbMXRcmw5KpP5eQwhWOjaUiTCi6
5+nCMFPTwH/J5IQ13Iw5kx8AdOv1cbfpEs9qIZ/FxhWYz4Zu+aUCt88xdf0oGCgeJAgHFVaC+yNk
4oSRr/HEnJantfC19V8WpzRFhC1XttyRKWBy0AVh83QKeZ9MGgbAWM5Bl4Vd6h38a1lX98SOIlAJ
9pL1dS8h//JEghKCoQDGtSr7JKiRqwpaTLCLqXGYtB+xbs9GnvWwurUaF8ENW4/uO9GzO2bjO4AA
xLBh6WY26mZ9ERWCcux5uQrsefndM9s/leMxPICekHXpZROzBK3mY6s2W2wt6YmQJ8L9IqJ+dXn9
H/EgSbpLgwgydiqjrftL8bqUu8gOqqMHw9fkH+VEN/iRH7lZded/foH/uqCuBpFPvWsIv2Ql5Vbg
/f5W7ZAr9SE/fOmD6MhxXfpYSfVU+A2vYTgu2N/RaZT+RMnGuMScNrlK04iuIWeWeZBr8+UGkffm
YjOJ1ySdkrCTV/mkNBArSmxLG1Pj0wL/Gprp9exhmNIcQX7l3Ok44cIZiDm0SlvYvOLFd4dRsfh7
Z4dL5hmVJqSjnaPS00ZNOw2JudKZdYQZE5g6RBYjg4Ag6wFGcfPWbocioY1+XRYnvFAUt6CbANbS
Hbv0cstJGMP57jD64T2qn9pY6gdNl0vvkx6U8XgOcyvS5kt9+4tC6E4loyUQWwiaNib9EtGEvBvK
s6O0ccpOmaX8//+jAVOeI86E6c3QVqQPpYo1xtZI97vmVhJ4ckYwFSQQMJNNzJwnCM1B0BzecUSh
UyG4Y3Hxx71QI7Lqm3V5WPZG/nW5ygJ0qey/h0W3N/DT36QTSK74NqYOLD9SgKmSDBZeK49ONaf+
USgkH8vYu6BKbQnM1qB/T2MYbBvm+ZnQ4YJfOdZ8qW4yv1epH1xHzXXB9UHh8oJcdXISfdxlvcPm
B4pTuK54sp5aNQvPSwjnnEIKqUQnqx8ILSf9naYX7WQEi5dkU6uj5EiVwYpue1CkwH2jLabrtb/r
64vng1z/smE88DegoFcm7fR1rpd7kD4rUvpQlI+fOl8raBgmxPVVPSZA3OMClxLXhoBLyzFOV7RG
MJMZWLnWdfAQoDqNxZ7CbFhZ3T3k3KhMnTrrfU1ZaxcrUfdFP9LT42OpGLWN8F5RaQDtq6fomtLk
BcgQwv0wphiB+iqUVxF7IeFfXgZA+0g33hD6vW45+D1KLIEkLh+w86o//hUUtsmnLFsNsY4Bz48p
wI9BtbdgD7KhB2uqJjZItQyyD1dSdHiKs65oZUJW8DvkQZByzuDE61NNZwwbdHCIx6v8cqfcZmFm
HrkGLXin+0Q6BrPgEXqWzn/4Ive1xTXRzw8LnnQ1+YML5Kof4AtXqTIhnOgh2CE7p5fvptmgIzY9
VnvR8zav37SYbZGNiIwRIbDDb6R1cjFVJJEZaooAlB+JBgC6a5XYctmZBEwSc13z0ocWder4cM27
cAaAQ0nI8cbjc1qrtg01lQnmn1s/VHg+Tb+JUn9t0Un9L5dFirvHRpKABmP2Bw4kucdphSGF03OE
4icUmQt51BONpZyEQGjW2YukCbUUP1fie8zMQ5b9wOUeVltu0zRbMRWF5qNRdJg847u0wIOxfRhu
fjgbPzD41hYuY4PntBGi013c4h1KDHsTUuvECntfvNzY7xursFR/+hp8zha0d3ablHr6/9d4uc5c
NcrSgZhCZlhjt4Rf4aWWlZJRY6iSDBJnU3LI+iuOGQdpFWOzVJuiAnqHFXJAPk4Ii7us9pTqZHRL
ERhckavvjAGjmnEo6g0HygWvdnb8W3snPR7WAWHAM7GTaGmCZRqyKWi+pRaptJ9oUpTZ/vugqP+2
kKCS0QuJLIp5h+/nk4YMp1tc/uBWzuBo4VzUvJ22FH8x54UQ/27Ye1skGNPU+0rphcNbgPVZ5EV9
c/9ZpTucMJbWTdIdsTLEHAhmPlaSNrlIXUItBm8o3WW4qH0bAhWK5iSjZaDP3RSlvW4HmlbO37vM
d//IB132IhbyY9YZ/wx5JL/dEqF8F3BoAqlhC2xhHv9GtmJfZIdTDKF2DfFzMubPSGupJM4FsXFv
VNFFYvjTM0oW5mIELjNldvxtx+ED+Is/igvsW5B+m/HkkU9H8az7oJyi7PBRr0MM6mcbdc56ED8p
tO5oyzMReqrImAKgtYgiblgKNDUOjQLP0h/SlrDVx3Z9D5Skn3ji/N+oLOi78cuXXxQhaBW9yekU
V1yXLzIPd+IWwl6m93Svc/CrPL+keEhsb4U0Ou9jqbaIdUZ9wm3NPN7Ncd+W3WQ5MzkAzztCKb4m
c3jGv0GG3I30JONWfXHHySLLawGR5KraJc4rzHLTcOdx4qP8wpMzOn8e3EeYk6cE34jLstXbDrmv
RaZNoNXpZCIl0bgopUgXn1Aw813ZEPcWo2TpfzjwvdLmcTdbcuOnyvo9K/eH+0cHseKXuZwzJDFV
Eg6jWb/ocdWuWH23AJuP+QjfkWa/BC8nlOAZebVrQbvWtb699eNe9r2tbayoJgwcgX7R58CgTaCM
ypbmXMACKllePx9jpa+JAc6Mmq+tRTLPkaHucGG1S5kIOA6BXhMQghf3Wp0Px/OGa7G45eR7m01i
KGR/crG5GSu1nqOmzqORfH2eTRta/OoqHTu4BMpOTWIsWndQmQx3cnAAcpzG0x95DKlyQ1CnaGAt
4yBDhcjw/zWkE881aqeUIiMoShPHzWNk4nYKxqfDXWV1DJ/IDfSjFp2S5xhGNe71tRKRQyhOtupp
/kYnP09lDY2A6+8GQvJ+b1N9pEe31Y29Fy4oeENZH2IcBY0wSRLjWbqbUjBe4HySd0X1n2Intt83
rPvEYW76e9uwLSi4fymQJ1R8lMZpdB8ulcIdmfv+s3rL24qVn6A7M9koXzgJmf/5kdzqz8fOwwbI
MAMnkbeH+1tEopOMYgBmQo1iZLXhvh0x9P4LCpW9EB16fpQKS+ij934uA11AbY/XDkKCIvOScFAv
xQwM30UsEgKW7wxkmOX7ylAwV/83tqF5ZVsOnKwUJ1aagIozkNdR7vFLbN5TOSS5z2SY/f2GLbhs
Jz2BaYnu2Va2P8i56iS+4i/sjf3lKqM6CN7BZCbaRSMkqKEbi++H0l5Be2oX9ZOU8swcLTX5FupQ
3nOz/PTUKaNj8EoVWuC466lXrSxcCxj73PTZ6kh9yhBQoQsHwyLjOc+YhBltes8umaJlNffa8n4K
EGN25u8pQA+8q4XIo6D3VTWbZLFY68dMAvJ6UVis+cs6f47hOBUEkBoer2R5ScUyQc993lzzMZ3B
W8jRS7rUgaCNtDp8E548q3v/dxCdP8hQA/dbREGN/mPRWnoi/xKacstCzzTbUa2RP3tiLMOCEEak
kHT9bVDk7F+I5KCNhUiFdgWYutF53o+J6gl7rN3jto8DJaCocimY+dE/h0gMQpPbejqpxR/cHeCM
UQgmLZ71LP0MKTHb3H3hXo/yTmXp8jIgVeTrsoZD8ivV4UG4bJp5iTCIxtSUhcOyqrsxsGHhneLg
qi3SrBrLkUhTLayma1p0xt1OnaxmfzoNmA/2pdas87sWv3dQd4fKCyxo2/EugC4iUgBsxUmJdxCl
ANkr+8uII+mXzKjMkFyIwk2d3QAePnHP5V1WAkrHNpQwruBykTCiPHqgr4mH6ZrGXvrjTThmcqVY
bbczZH9NXjdIvgZJKPoGSSUIwTu35y8qMGTQJAlT5960QzOjFuNGiyPO8M9Vhf+cFdWsAAZujtHe
QCcOim7omPNgNmo/StDABFqBOCvk0S0vYNnldpVqLToBSXA/zlmBXvgzYuCAU0c8s0TLK8Kv97/z
NiYF4fel00CuzaeuZ7l2fbmth4l3bYqaSTNjlzfbUGgdwk+lUU/ustxey0q2HNRNai0RYpOSzlwA
xpEuhHY59OyFtPfYVKCVLVARtFTGz9FIhCYzGJ/Ro2U6yfQP9RSifqXyHVpN1vq6vv+D606LgSk4
hybHbW+BGeXetmXXC0adyLYpW1NBzU3omqTc80zHUkA18uCB83J/aRcfK3n6Jwfhah5z0TsCSnjp
GKNKWpShFmG6rxPWBou8CmETdZEd73871JKZPt4vv4GanLX9cZVHTYczU2A1Aa7K57RX4ITd12rr
wFsGnynbtzVGJpWou0q6KpaDVKuxJH+JwJkXCwZK9VOkQWBTp7XycYpCvFL7D2+g/Odb7yCchxPg
RpeOCnup2WgbdYAnX7RD2WKPaMRtH3QOxUnmFglJLi2CNbW4CfyAcYyk2pWs0r36Ind876UNIjQO
DNcPVQbQSg0jdRyfbaTMU2+adWAiKfRiofOBtkaNYHfMt92I8xsKBxB5KDxSITiPqjEl6X8E9NU2
pUe9sJ76+IW9qsqx7VrlRKQkDjTAq2DDY1J9ZD1mGw69GiC3KkvHgWzp3tljOanP64wt8jR9JOND
t4rciVO2R9jg65naAzgmyoufsBkBpNJlm/LRR8XmnLsinqQmeIDA06taKvzjlcgBlavetjFdC+pJ
QxIy5VKyzCZguYtQ+s236RJWdiokrHmWg8SrRuqsURHuv/pvRPGWU71/AM9gnmWyjuXQfMWvuYlz
jglXEcILoqjOLJ+K6kEP0TJJ/CMQF8Jk/pprr59h87cN5yWhBb6pphCsTSBLxswrJ3N2kyMq86mR
89zICmIJtG2uBMh5ctn4UKciJievs+mjkF8LeQhIUNiJ/+mpsopgXNMpX15FXvQ1zLI6pCvOjKIr
pNIQb9U41prBgfvZfmFEvCrMEfW+D3Psr0tKAnBBUyd5fHblP06vflw6QebpIFSFqcd5FsQ902mk
9A7gsLvhroQGcOdE1PDylbyZ9ZqZ5nB0dqmHfcBu6oHEG8t+BPdiMIhG7B8xQnDQ6mcFG/H0M+19
9uNQdU+h+FjnfVLC/eLU5x3MOmCLMpdedhcR3IQEFXOT2hSIvdi+WUIEIVXTruzkPXXH94sfHNfd
aDTwZuS5JqaOeMYDnItpJ3HBvNoAmuDBloRGp0mZeDIL0f1qsWkvrXe8FPJN3qheQY4QTfjDV4e3
qDdzz0PbaFgqwO/K5iwVGlVu2UKGx0RLEwvrYVffQe/0K8K5cdUNNT3rks/iBJSiYG+hr46S+kzd
1pIsqZEf7lmEh7L6jiLhY+o5AsXXXI1USeKpVgZhgJYxqk/MTU+P8i9rfzNAvArHnEctzg2ESezG
8nFKCe3GC6bK7j5vPkV3Fivy05dxaSj1jK0GA5cOIPh2E/9y3hssNgP/IcHfkqT991u2laXGDPIp
v01vMa3YFyBnBCSxz1Cg7/4vVg9Uv1k/Na0EGcLV3ujlCbgB5jQ2wD6shCgeFYUrP+P14pcb8/Dm
x/EkAiKQDJ7LZa+SR+A19YvUoVZokiSu9kgZ2e+9qnHx8j1/kOTaIuJHb3yptHfU7spvZ8jGYobS
PuTjBkMz800r7uSIojcXw3NtXD5HslIGPa78Yh0GCRk9HHahXPIk1Xhn3ewBYpfl5G4NH5A8azou
p3kDG1V3OnXDO4CI000bLfA2J2xdjc04rkYD4AMnaZg3iCAPifsbEpez2Yi/HoomArjDLt3nXlaP
4VBRQmspYGGbuXdCdQa7yQwX9X2EG6b1A9VwSSJTfUxQ6e/bhBaDil7WOjblU9aKBp1NauTcHlUC
O3/+7aBJjIQtkipupSJX6WtD0hzLyvRQy52BJT4LFyRgSiJfJ7e3hXe4cUvw/EZRdN8Y6vDMCkb6
ol08YWfLHciDDJbH5EhGb11tjoB5lww1f82I+nIEB3WpHhVjqA20DHFCxgHYIqhR9JYKrgjh8UML
keIeO39jDP7utzHDFwt0a84EroG3027/3kVnZZXPrrr9kaKNOTrMzsUAqC5a/V82+uh8SY9A5VkF
slBrrEMjdcI5kZtE5BVEECSTOBq/yiGVoL8fNaVTykQL8t/QZFvWrUKMmtg1I5bRoX+v6GAL+DkI
udPUGM9RCmMnFN6yDtW3FfNS+Xf+2szWPJs56KUXbjrr/g2Rdn1Holyls1JJull8ilBA+ht10NCy
AkyLXI58YAtY9lCjBjaBhC9pzudK6sTIQHkHpz1tonXZwljAyIVXTGpCvdfS27DMI1ULAnUY26T5
TvvMb5XFiH8Lq4XU4dgYMg1erubGzWGygfNLvhg1GqeNsI6UhDZcfPxnfpGnSPeZJqlAh/veq1e0
IFNb6w/qkVB40+gdpsBX34hoSEuMY4soSipST2Cz0CiVQYU2HsoGR8ANxZhBXjLtzgLxV+/3j131
zPweAwZD7FYSNt+KPYLhnNwM+BmzrAgmkdDoHkGTyamGSodttyU0Drt3vZ9RoyHQ5Dqo9cnwD88F
gfb3YXGLhy7QHjytHeJw3EobaSmSMQRMXO+BDgN+Y79E5nc3kLE4MRuKiWf9pxU+LD9QIKz1AMB2
dwvpa3k5vtN4Hf77JftU9GfjGC3dDyLCiramtHD7LGYVdFQJM8Nqz60Ik+ATtTvohaedgyOHlXoZ
FftF9wa78J+hMNVA/eNrfG7NeP3ZJjWwpY/jY4Y3XpKItqLcd4MOw2+YoFvvqlP0TVy69c1WdDPv
1DDCL7WhcsixnSmsIvKdaiDJV1CbW/ytpCnBOrC2ctkgCc/S8iYAVIdEDR0VNg9L2TCYlbfV7Mln
VJ6mPOtk5xr+d6yv0R2m8y8IV+SCTt5lzUCMGy8IpsPI8H7hfV7H3NZqwDEU8ISwszib7Ks/S2Os
GV6m0DGNhjILNQUNzGAY6o/o+2dSA1D/Ej7w2oObgE3sei3DMiy3Qgzt8mVCNqw34G+gvNPO2Z8k
KXsnF2VDko7F3vvgZNPnwXB+9jxFG9LPX3UmSHPB0gW7sS72x7QB8Y9BkJYfmXEQVM/bkHMc1ldp
ibLv6+aZnFOgJp2nYmvYRjdGVca88ly+KJJ1kOLOrXLHO8xX11iGIbtxbd3GNZnohct6FKKDT4Ob
1RPFaE2dSxmX126yME/eSxIpiCaGPq/cgXJhcYVlIhLxt5hYu39iCLx6cgf4eD/9NlqRF2uC+98a
eYlliu5vKSbWCKTQLv0v5nHg8yGYNdQvzCpq3JjGDMXowG3Yld4w1g9W+PBQuy9ktIqIaGzgx8mz
h9DymNOudHa5e/y1rt9tViFFZuS0fiZL36Qql5b/TPy0gi7iqOU4mSAS+GDPNb6/g0XY2KPRYZsa
CPL8PaTYRBb5P6+eL0PsYb7EJg1HTmsYtscCs5q1TFmvly538u3Iwfiqold/qmRmBbW9S072lfS3
oVyBNSCAq8mlKNYmymM7Zei2niqa+wcR2InAIo0rEOe0AIy0GLshYwTUnv13KAeb6tH6je3FKF4Y
fiEaaSDZ9ERv00hvwBECljI6HnxIvw9MzqESWs6UEQEPaC6KQ/mAFsN24qx5O0Ztvsc+rgYeTwSN
vHHC5sNyIjM+exlF9Y0dI6v4bWxSQxUnLbc/UREdIfvGawURo8HeVt7xLFZh/lRRqdp9YYMinwM5
wqPUPDhdsUBXac0d3d+q7zjDNbJ//tVLkcvc+Yg1bzYTlRVX3bP7R/+ciOw4BWMeQj7jOcL3xkme
OJy8jB++NjKsk7CgXuH7YhQCrOfH85HOhHwrpOQ4mVU3N7UEIxG3esKwyp2cBeHgABKIC3F8RayN
uXdyExJBG9wF/pR5OqI8oh2CAWTB7oUypetbQEvXEn7QtJ+Pqngi+pBXGbMyOQzvjq9lzzZWLHYd
1KV4NhpLa8Zm5bexI7/BwSjTbPamWA8TB5lbvsNafwvgS8ZfIqC2zLm8PCmUjszNDE2e4tPaztPs
KWs6wkgIZb1Qp4sZzMd0i4QFCc9ntpJrXwT2j2nS15sfDwLHfC89h7HOSdzpHmIMuRcqYHO9k5Ca
oWo7l7cURVTdsqs4nQeahbFyj2uXmAmtxunLGQfyrTyiUGHY9F25yZ+vK3+H7LlqLgQ19TgoAvPT
wB8OwK0pN/sblwbaSggTLGj17hvl1pCWwoLJhoHOkFNrV83Y4BL72W3VGdk9+sK0Ls46C+mgMbVs
02EmluR/8uslDiJN53erlPqg6z7mp9iF9ab2CIeyFyuMBDcxRHEOqo1Azxznn1lV9z33bcBCcyqT
M+v2eQcXL3Lq/rB7rnh3/EXGfo43CIqP8gEnN2hJDRx55Njy0PoEakv0jmj+n+dx5SEqvwLtYUnI
qbadcuVCpsiRp6PK21tk+Ube93UWyXbtlJF6XdwIEcR4iIy/HgGxlWjtjf6bXRSYr2ATHvkfProG
ltybyoHFo8k8wGgExqojvoQW0fC/35SV3RJ2qmuTYEudjDJZN0uebHxczvkBL9gBlULHBrpz107+
dgeAH8UJHO56OuMEN4f6ahhcksn9Mxo1PJmzbbVkv2ukRaIO6GoQeRF6Almniz0o3j0wM20qrlRi
UhBn/eQqKvDrEa1JO829/qsp8q/xWo/en7jhTfVV3C5yjbC7Z/Kn5O5izvxZHPJdlBp4UaOidWuu
KDHz20BrOZn1RWMxYBiZxkLwZACUSs1GzSP2zHjoorV2N8ZNoMmGQRiRE8YehgX7otR4Jwg3z7vB
aFFw7W3w63AgLqEVcxrJotw/dhQ/HnFmRbO+/bWt7Xlqy0yGp92A1K2sJ1efy/JEAqm41GXagNQC
5wXAVm/Z22K6HT+HZhEKSr4yjJRqkp2hSFmIzCSCERwXAxhhe1b91GdxSqfTXfna7ChHYKK1S1KX
Rl50yvuZPkupGFg+BAHLkdzSjHPE88mXw85oEo/hOiBic2f+h8uc1F9b0FcxH1z5O1G0Wm+zOZk/
+nEa7fovZJ3ZuKJmKSfe3mQERQkL8bRRSQsnZv44ds9nuMHeVLvOx+oEkcbjdRABXcLUWAs1ikz5
rUxfsM5H2L3amPq1xh98kpHcK+qBYmIWyWt8yZN1IqqP6aImbABoW9Zt50k46AXl+rW3cch/t37J
AT4SYWnLxPqhHtt/2OFxYAXyNMMYw8lleetwuMbni9Rm5a7AfBHgx5ptlKPqrJu54czz4w/Akfb1
F+ffwfFTgo65BdknwZX8msJQDMj/TRnqUZhbmaAjMRYlxzzJAM+dTx08Dr4cQ+U8q+pzlpY0Aq2t
O78/5bbcl6iTrfFbAqVRhb0kdrxStDoTD5qSTrdYbEPvrZWh4v7ZnwY+hgxbLxfvUGhC+JcO4EsQ
WfxFoSTt6rGTjogcvbO1rZ1fjkbE4EILumpGF+/IWj8J77CP0nN625JCwinXs+O1PkhVrj2IEdvX
3Sk9g1OLW4ueNrp3kVjS9WUusB/FRYLeEYEwGb71h0PJOk46Cjz5uywUiD99d0YVMfp24ccZhFW3
lH/bRp6hF/OSq3IF5qaMobwZpRSu2aaqjAzmK6G2ymdfjmsfYxaw12Ei2nYumZIXCVgRVS24DGw7
0KxyUmOxp5RUNKclfs3O1mBuKPQqmkrc5AO1SKxhdnnM3Xi2T6rIoKJjHvmND5PvGrT/KojLPdFI
yxyGfAKprUiA3EnqFz00/dR3luyectS8aySTjc78JQFtSeXxVZvl+B/GuJBfsl6PXU+p5DlD0L7Y
xmayk9z77oqI6/hkNTvqqOvomhQAwL1v7wTSSKTyjm8FgoHxNnr4FEaJBH75LcRiS0H2Jwvm+Bfi
P5Jx+/WoSHsjasx/F1sU4pfoQvQrQ+PQPzVloUZejJ8SgcXK0r22XhfuD0P8gsjzoqx4y4yi0Jey
mP3+T+2v0suxtZloTyzSSx8ipY1T5zZLTsP3JIdr5TxcdOSEggoFlaNtEmiDpF5PI1ldlwofD2Qi
/+HnNMOuBk7pQv50m2ixEQFRky85I+cZiZ0fTNDieR1wlzd534vThQc8F1vI8eZsbFyIrQ2oX4s0
NkYp8ihG9V67odmGYh3caQdvrhV6r4CHlRU9EGTWabAx1faQ0+k77Tb2/3uoEIUfUB5rxBAbcuJg
TfuBuy8Dq5PDm9oEZIabz+77DKzJQ3bvgeFaW1/M5J3ejNeUtFFdk8KqgWSvhDBegL4FajDwBMim
QpI9qXOXDOUVgXzP2tD+bmKwI/UyfzBWVLCPdYL+ZSRhvY4/dY/7TETe5uY3AIL1cI/SAcqKGrq4
Lxf9V+EYsUA7icPY7czIX/Cdc0sb1XhdnIwBJh8JfrK+PAN2qLJfQmS1nSws2QdfGrLAilys2CGl
WKYf0ET+W/0zXONnUFkClw+lqg/aUkUVlhG4nWhvzXNbN30ETPsB+6PJSccEzAuaDZ3fqAgoVtL9
WHZaypK8oysPU+wr53sIDugytYgH2rKwEyoeZj0SwftP4E2Te85YvrvZpThcitavymRaIMe0zIcB
kSU1FfRmh1CNScKe9oNUw1gx0CIRwih7pz93u4t1uQRVapN9RFAElIpW/2sD4wni9ryZv/N5gVm6
zj7R7NBPwLIICJ1fADYdFI3Pxh4tFMN0kjKA5a7PxXSOGXqkpi5fT+8L6cLHUBQad52UN8E0IVtz
noZ1OwjZq22lhm6PMF3/GUQyoTl755pCvmgam7temYaupDMaSFTIYi5DMmsLCvMr8Mtv1y5C4G6U
NQjMEBGUYzDOMaU7zGk0OAfFqS2EqSq16t5+xlKKzgfPpO2WgyRb6OnvHWYhTaygE7QQWXdGPo/J
B4bK1hLmncOc9/BBr+0RUW/3HmvVMSF+4wL7AkDan17GghkkrKVAe5ZQbbwzvo1dLaIzSmy+F4mB
6Rx/ZnYrWLgSt9ERyBeIUVluTv+38cqZertTpk8dFNhIiPxOgd8tJKZFlJ+Jk1wsOwa2SYw3+SK5
KYcqtPGYrWveBZzvsNRIS5oT1TKOAxK2Lnup6L3J4/QekkWKz8GTDefKQ+pLrs61f293NPUbKKAn
2luTHLTrGlPBDVPGngGGesjrKap32JED18Qn333nhwOHGHP16hhZHc6KK699W/6HHxi419lkNKaY
soZMV4Gz4kjGvvNWpUxLH0kxOmwZnXlFYqkUY7TzLSwhO2lAhBNVnvgIgEdfn5VBK+x+5slmW7ag
WzIGhGaep+Ab3oPryFJNq3thanK1XjyhPsHK0PgNUyBciluOgzgk0e8ZHdtHtwUlXQry+l3ElC0v
fP9Xuu36R5JvTRtEn9G9YG5kxuC1cTnlNvBfLlNQWU98DcsJLmPpFFm1ANfsrmQYjlBT+vwcfCB2
f2SzuYGmDErC7kTD5QsY8byxpv+kAWaGNGktWafTtjEPEZFDGMJ56X3FZogmLdbGa3mze1nwLu7N
zWltWevdQ3Lr8oTexdQBviQlQMU0S0dUnBmb61QZtk0ACnJrZgFKUIa8V+nKU3E/7GTK1jP2aeKD
1VCBR3ZDlaNNE1OnhXB13TxNkdf3I+IaB/Q+5SL9xn6TYKDloJyd86AyBrw/JoaT833GmAlUT4vb
L1GrJzaNN+ZeE3tfIlRcNnHcidWvpz6oAaKEgRv3LUNO3VlU/sMY0jFYpeSAOUCZIDIw59nWDrmV
8IuvWGPf6HPLA61LYURWgxQ+hTEfwZ0Jxxk5vRNAHA/EeLW9IN6KiVkEzsFoU+VYjJIu9oESuefT
5LWpsYSnL0zntXN6VJ7RKBHq9qynsaFdjXG3dHLcKQV5ughnlEMMBqFWzeVCiXdd9ZVETICdeNvg
0ZyKBNDPpdWElPO3RxFp97WEV13Iuq92SiREQdtNA1o14a6QNI1TZ3Ou2+tdNrAOL3xSQCgyAVbe
6a2skORYP6XHDXTh+9CE86bvIyUfbFKWF1vxgOnX9lAVgwBsOgWyVoreGlJhyGvd69RDoXLQ58DW
m2+OqtAveYU/R0lhPVDXYCGdgUr0kgwSsPbHZcuHlwxKUCqf2F+AbfZqnh6A7eoXczCxUeTmZcRW
yVcWM7FZvBguuBiQem6m+mL17dY6LMYRxH4RbEyjE4TEiKW2oAjBBz+QvYKQsZvOFKWWjxKfXQZ7
KS6DmRjmsomOgtBvUUsypAdQmIRQ4gh5D7YmzN5XeJthur0rMmixPSYA+1eAJpdN4aBVZxXZm9dH
atsVvFLyU+FIIy+TFu6bo1jIafvHkYK3S12sxq1fKrgrdj6tO12VlOmbjo4hecDhUnALHPYM5WTY
Uv8olv2OQYB+LLcojvtAh8Z+1x2GxeRmiXcg4LaCp3jZBZfUwYQP2gJwgV68tWpy8+CA0RnAp0mD
8NS8TPb64r8vguIKBqM/ywsB8j8+68YIXXKTynzJTkHDAFiW8nZsDgPLH2oKKE99ELUr19BvI75C
VISl9HS7oGXw7o0q87YHBog7WID50clvoXO8lcUPZGShkBybTvYChjCG+YpfRkS6ln6SaLeshBi4
QyoY52UzePcUFxZyGPS2fkmgI6/Fmw34a0l9bLmQInvuUDvn2I32acTOt7ynXsIewBxpW5abh36C
0tUjCaKn4kbLpBqkzpEga0AROAjSPGe+bynDEBd9YBcf1gbCp8rBw39GpSv5NMQ3eMjIoIwLa4qA
4JjLht1nAib+ndSTa65c84TmAGvSPdaiycIKBb4SSeKA1lG2IuOH5YiOcou2QyIuKr7TfFyp89Pc
NSwswQLKfYhKf2FnOq9zpVchX28IfdSIsd8/uJTR/6xIKZ5hNYB2I236Su6AKp9llCDDWz4XF2Oe
De7ezn2itb135TwQx6gwRZQts3n5iLOWBIr3/VWIZC0rula8WXC8Vx6z/chipnMNC8uBK/nn8Seo
q1V/eTJSfe3unKsF0ozUqUzUBAuqz6niiHOe7E53mJXqWAJKQUUpoTof+wFEKwdjqCt++1DL3P+A
scd2RCFDrW8G1nDDtl/AWtWqPfCZtrYJF2xSEUnevVqFDecVAitJ4/0rphPE2B5AxqGSCmbTh1Ui
a7MPhHP5TWjm0PZ5drMJC7X2Ezpc+r/7/QoeI15hCrqc+HxoTOYmJX4yGAIorZhphVGAxvGMOz4+
NvVN+hLh3ZrUrufq2UjibkHdUwwxn9L4+2Gnx7gc/jPPsE16daBe6M4dW5li0x2yYJmhKVIui/IL
B3in6u6Yxn3st0aNiMU/gYGu2JoLh+ZEYHn23MhmeOLWJo3F5RWEk7aG/PR6RR3IuX7REOjN6Pwz
dhmZiCc/VkOquq6MjtDpF+QScbHPCF/6aFrvpEwbvAYUrlhGwMVWybNHvKVl3AQBvG0Ebon3MZjq
yBLsBG8EcOshfqjrlwQR3HSjomHm9HWgZZ8r5CCfF8m4j39izugq7Ke1cDkIMMIFefyMgouyVAkK
5kyfeIjVUZ7UC13pxOMW3K0QySq0hTrqM7rQkK+EhGkQe3QY8yFjf0j4kmREG4565Tqmj5QPGzRH
f7D77cXJB5LQ6iaO6/GhlK1szlQFJjhYzreQwoLAl5KIM2ERwGDTRLLxUsCezcAKlY9QvMuQ29rl
3YinUXC2ygPyrCo12Jwvowt7BDEm7H+1nB/HOfK2AjOHLSnUp4833ZdejxMYrLNZzIsZ/W9DG93D
t7KNmvpFzwtxfI2ydMHemMxAe+Chu4xYnjakBniW56BSBeBaTfbGOZ5AQd6j4CywRAhyLXQNTRSX
rAamo3FAajXNF6unQ3ooU1xs9qGgeMI+6x1nKLZV/R+WuZgnzCMIpmLYPVnO4zywCvTNR5ReVoLE
Oi+TJuEx0XamLvMWH3mjYpNRkXma+NmCUqaY2Y06IupNHXZeZ6Javdy7/OOkJ0RirLKd4oNyrKsz
vaxJdsib3CncXZnCfUXsdxwbrgABNr6hWvgvjZfJIRCXg1stO3X1CeoFakk4r0TyCVjUfeFMADJG
gA3FdJyWA30Z9BND0Gdny43LQxQIGxOI/30iWHp77LjwGdQytnrOT4sqRyCmsM6I+l342U9pxnmI
+XVkIG5VZndNytJ+rLe9r6DLMCwBBi6KzhzBv2A3rlv4wmD+VilftvvqEh8/Sl7hFUWdWX1XhYt/
KuOPauj1HnTj7N7aokBYsmwUPi4hd7G63eIMxtXEigZKY7D0r8k4DfKwmNYX+H6j+X6a1Nt/BUMU
KcZBVoEL2BX3Xd1CxhvgzmsBrYGrKik8If6c1LuW8xVr+pCiBI+eFuyIu3saS0CzB94YKDjcqcHd
cjMhVUzFPfFgUHSFgQhLYkmKh+f1NYQOB6JtUCgUHijDsdtRQ5KE8fkysTz7Ui52GTIke4i9APse
tufNn1bOwPVSuJ30mehmJyReGYoIywvrvjR60Kj8zn3ApXEGskaniDbX9lzzQSzJRURDvaL6PjUc
yaqO8FiyuSPUls2laAc9mYLH8amWmj7RziIA1FjdpIRqVKwUQb16VqnqPQX3GwDvIWcb6i1AtDhJ
W1uaZDO85g2Bn+6xPFCxajY+nhEDnMTIz3+gSxZhKukVtNTElykkcWbyF9jxje4BR92f0Dyazu0s
DPv6Hwxqgq+1Ogbbc71sDMlXDT1rIAMJ/5i3I2zxiCObyGF4LlVV94prv1lfL6Uj2v6hYCvs7tAc
NuB0fGx1cAw/y07fYqcwSbS+YdVyM5Xflkw03X6u9Zpf5GPIm8xHYmRmTwoUpK8gTF7bKOnziqX+
V1TflWc7JhI1na9hCr3qLreYAg0ilhY0EPo7YzU7PVzaq7ZQi6JDCSmfhmb2gAS38/sHKsGdo73S
aqYAZvxQTYN9O5IStu+8Gl7OABLrc7EXMqz1XC0inb+AcZ33rDufEeeFRrEPfEzqc33/t6Nl3sMx
2ddGFPtvCfudtycDV6zwex0sAPP4XeQMjr4caOu8/PBDv7BzYpQZfVj3FdGtnasxdzkfXiUr4DkY
o3ADgco2S5iNUa1LxkVvHzf+grY95hnDe55d36Ue4dTPJLhkaw0elC/U5uL0yeBJunrYkKkcZs/L
yWQOmYnNYawdzlwH8yzoaV87vUTUtuHGMOaBLdYyBDUaII1GtjHWo9PDrnYSlrLSsWsqbxftlVsC
sbGrDWxXUwySTouY9MlDa/MH+rIZh0uH6gHvm8OhAjhqbtkYn0gl0L++bw1DR9QI7SuHEmftkoja
TxEAnfbTo/UvkaBCCb9fj7qAGW9ktjyyk2Pm0MmQiIiw8Lf05NRuHvSWbdcf6t8N5HIv2uNopomV
TZejxepDKM3V44rfIA3aGocE4HzB+H0NlQlOoFT4ZCZ402rDitCUPLp8LC185aifTnhdRjIWsuyg
ql+CFfX/vRHVcO6STmFRgWsuBgJjsrERMMMCQciLt3cteKfManR8SReLqcYIaU09RDHy5QU2/HrQ
8CXYz9ee6TDAdFzYE6guRaeGUqbXVHH96m4fPQonNW4cFSNgA8KaddCN354moiZgGUaoes6gA81o
My+r6ZhIK0wyPYchvBdaJRgB5/iK7RyHXNsvoHMdS4q+o6bKwXk+QAsVtoZEnAW2F1Yl+yOav3yJ
RxVJQ2L3WjfY7m1GanrZ2QyKUMeiQfg5y99qU6EnQUnkAIyUcWQ1wT6ZOQ1681CAlt4aSLSJa2iR
2fPcEifG4SI7i04A012wUP1w0nYHyn3zmF4QDtKPWrqXmq6YBbwQYiHM8Kn3OV8ZOOq+Pzzl++qo
31M0D3rFXZ+k43kAKhfvQhD+NDClYzh5CA53Cc+juJoVcdI3jQ5IWN6HCtVPuw/dhnQpaUulvihO
6HTkUiQEfLwYPJQrsBP+Xxph9e/44R49rQQof7jO2GBN8rsKSNujtcwAM9UnFN9O+VDJ5pYGlb0N
1s7d2m36bwNpoAxNPVS2YNiuIkNL7wrv/+Ej93EGjqm4sYxrgB9aIISmpBPF8onXl6qJwHfd7XM8
ijbmVKMqgLujxOrZZEVk/lS9hwOnQjhuAPE7o5sQddeahKdlNs4/qyEi8K7/c63rJrBgSPWCN7je
D4quyYbvmTrVX37y+DNw5NhR4R1TKUtrqOxH+tiwk2IMxArJmg+H5Crd7rZ1Bpmc//qAaMLgOEtz
bwXL0Xnjiw6PxgZa1aQkfaYdGLeuIeGu6kymCivTcjTaV+7uiOJIlDXs/rkC01sDzEO4TSB839AZ
6njxKVdW1/gNMd2koqxxTi+QFIBncadoWeG4bmt6znNmfKRe8y7ddhCuGc6cY2WG0o6NfSE6WXpr
wfUIS03N9WyoTSVnv88t8gAlvoLg9WwxW4Kp57ru8J12ysF9XDjsSiVxGYuP84uM90RUYliR0Ju4
KVCAFeHfrseS3d5dO6RW9XxI+sKZvlu8ubSo/vegjL0YJ7j4JJI9P7P5CmFaR42/EcQGHHCjgIvJ
TBBOiG3tIJ4wa0luTAKILNdGJYFZBWDCa6vhyyOZp4jKqhu1JG/qe4xlbqaGNNlfzdbA8keOqv/8
UbLbGUdxOpoJUlHBc1XflcuujVcxl4sAIVE8ROs1l6haYm7bBvFUEkmgmsfzeDDKOwLqS9OSVera
N5FFIkHkwHAHBu2ZCLcfAC8DbBI2ObrbliMR5DUpQn6H9DP4sStCO4QVENUznnq6WJY5xTLkQ7mD
PO/1mtNmS9wsTSCl8RbrlF3IRIzPmiXczKxpswmE281fGjU2bBQjsOKDrDrsTuzKYB4FbR2aaCN1
tIfu4XNZ0GreghUTm3wotQwNqSOnWsNnI3c3kG//v7wNG6bR1FY65ceI8zFNHL3IRddd9lEk6aKJ
NrZjOHMl4hZKzMUFL2tA3FlTLp2oXmbOmHjaQBjYz4CeIMAlCVUZYvG9GQ5jwfGJ1oezy/+0NKdf
F75bqnipHmDTOaq/Ffy0pCksMuUZGGQXz9T1tejtovJTKBXzUmhywpPBYdxSMVtCj2RCakVKvteB
WHmi4wqo3OQNNIQPycibsiSzLmzjfvPGY1mZJ733wYslOTtkcxyS2FVgLM22cnfwGx8e1Xuwhj7w
UghXFYOIMxRMcdP68fvq2LH4CKBfjlAnb0QEi5Il31VRLFTA2r9B8Dti12uAMSrD6BX55T4IHNNW
3Ht0wuwV5pQEq1urXE9vMT7Oc3AK0+8zPCggZ6eG80fWH2ol73Bu4u/jzLC6ibPOVvxDbl/LHIht
+p1pEg0ytgRZbWEK3K8ebMEazh+BCodJeHanVNAAdefBmUQCFC6nv3REWG6eXcrqHvZaXUxFUSju
8yMUY0KRq1LM9LTdR777twOmpFXtB6iu0cCB0HLILRMsxw3LrE/eOI2/xAw4sEvwL7hedj3acWRG
hGH6e4lGsDYmtZk2PjQirnP3eJ5uAC0G+4QWPa0ObU0/wWsAdoSg18oXoWjtdNNCfr+9o9z5GjO/
9sk9TKSS7om0EgcUQh35oxG52IPquHQw2W7MG/m4oMLfRyef4+lTssAEQQzQ1Dgm8IN2HkJFJ5UI
P7SPA44/CxZ6rrqOaBhI5tPyKpGa+zYXGvb8wcSq3OxFFx5sh4lnU0NJlsBFMXORhoKCCDoOvyKn
hbEtLmLCIFdVBnnoDPy8YvTHPWWsWazA+e7AY9q4DbAFXxhrgmid76As7apd9sWdoaE7qJBlbJVf
/1jmCJBy9NZQS0dAhlTDaGXFejCXuWNJgH9HJmcaf5jgtRaU7r9zU+ZC82KXD52Gz5ZHLX0l7Q2b
mwAu4Ri/RE7aVNcGsazfXi7BpYpJMulFPba37IgzywUW9+vd4RusH5jpiV94vrijbSisNe2OzDQ0
sCgjJCstcd+eRlN3C312jKATtlyU/4O8QPQlq9mwttyKhoTloq/ZtsNAVNy6Na8zNzbkfHKGihBX
r40ffb0GmYDK01mxx6yk21qQ7RRE/C9sn02qmXNRVlTgXOw8AUAHgkg/D/WyCX5YQQWnef3IKVb2
I5ke7coVSAt1eIKC8ospvnKAqmMsEruwesU+Q7RvY7w0LHjqseIrXlxhwkf4yeWYbIkkRMrr+E5d
Ov3hsFmrx4nJlYKF3xsO3sXVZKxfVpjoY3FmsXDTzOj/ME+cpYZ9YXsDgO2XAW5W3nZevJQ0CEyc
9Ex0iY3bE/OHWIlx3UF1136d0P28RndKeJYSUJt0HXyXjy0LcZnAbkLvjh0Y5WxS5USCmvUkZCR0
iQBWJwQzLRDLUret7iDIoImfton+3Yx7NwSFrxq0cgQBDAdlZkQhuqkOdyL3CbQhYhyJusUZtN58
o1uaJhJ9VZuZ30yrH58PEMsWo3BxYHtNSj9C5MJv1O4eRQXizp4iBmqDLCN/8peP1ubRQ+rN+olK
Af28fmgMuKukUC938pgtkCqko5YP3tp7vP7/PXIqX5KE4vEB/2sy/VxR1Aa/cA98ggRj+VUsho5L
f/0QKZadWIq6qQNe/DOxlA/h4wXU8HiWChPd36fWDgF43FdkzcJ3e+zn+tjyhQCJJS+i64hRh6OH
GjcxDcGbbt9LjD1+9LPV72n8zApmUq06NbPwEWsW+WGrDK/73UBFcphPmtx+0PclyVOXoah6893G
LefQsvMcRebq8wnK6nyV+Q8H5NxEb22tZ1q+OpOd7qI6BkdvMb3wXz+CttHA1VLAI68xfOe24//3
z6mclhG/8qdAKN2VW9Ly9AykPcvottZdF0asnzrSMo8bjvihzXPxqS0ba+FQDbPS1gPeSnBBvtUV
vfyw1Vb/cO2Em2r1O6rv5ayBQoxAQ0vGxxA3JCYsa8vf6Y7B/zG+SH/IFOs6JIDTdRzWQ39ZoNO0
/kz+2dv7HAoAwacq20kcwSJSEowT5elyqtlV0m2g1ba3tNmDssBiVpkeGaZW7Vqn0c3F/DoKAz4g
1Ir1UPnvNkGdOr2YfL71VRTTaA5b+Uh0gkxlUyQFNNnBAyBKB5q428P1IL5bw0jO+F5tnbLP3V6R
m7M+sLXblL0tD8WBfR69CaDkPM0WCNaz+8Aoha2QrwVSx/biRVLo1HfP8O5rW5YqUuoDWgre5Rf7
bHOMykbIh/AAMEUscpmKEUF1D8MILdknwW07xpej8KNw0jP0uAHz6235tJrz1CWGycCDZVoZ2mQV
CxwhEtxqXM8u3S9Lbr1dkC/9M7GPmZImu0QNLbWufABUh9c7kK7zlOPGgfGnkkKazQMCst9DyI0s
8DbKUKXZ/J4p2oPM05UFp7/hEPALKek7wssnmW+VacaXngbUoDFoEAOlqUOZGnGGncj4Lj4x0lg4
ur5wCcVfJmD1uRomtTXhxBwnRFtkbUpi8QMG0csHDTXZ+jSRX8JPYPX1Rox+cFN1uBnOIDzJV2aq
IkcNOO+tVBQ/mnQuE4e81yRxNOVuMduW/3aD+XC1HOqNtwAkqYPnyGJYxsLUbh96zfQS9KgF8xW8
wOqvuu4mowcuFUck7XEo5x87HRH2xEA0gfNtTWwVYgfVcEVaKiWzkWBM+Trf6pto7OaqyulhDMdP
HRNI9LePm/mJ2TGr6uIHrFZG/s8rkTjaN4pkKBDHGj3OSnEEU2wCr+o0Z2yegT/Ho26zmi/WtaHp
+8kEFl2t+3cOjAXgVWCzO6t/6ByHob6ygawKSiuwf3/Ff3grTpR+p59XLT7PQ+DZdM3Gkpwbm/l5
qIRie60qPje2bcUY9bRVDtvigucIU+DW1Zv20gCLLHU9WhuVZqZbeHAbG5ldsozi0NvvEQG0c+wp
8u1zlNz/ffP2PQDlkuQ6WTRoIPk42esA0TfHezQzU/qWiEesRaixO/YFBZUen3hhhJAyq3JGt1yM
638D/MDXU05fGSxm49qIi9QdclzOw//joUVnuDJy6B2BDTln7DwCCyGn1/nNLQAZwlaMUkKCASIS
9MQO8+C/TLZU/6OuEN7v5HyYW2Y/PBbmQKzkCtafwJfDIPdiRVVDEz+vroTTYMgdBJ4OP1Bbd4JN
uQng+wAsOtCufIkXtQ3H+9RcRVH3ACqI0lazoKNfbz4jMDvbZs2aw8CiLluN8vFvVd+jR2VY1AOL
Pvnrr/HMCl649cyMhRuHY1BHEXxRXqsshbR5KqzjHpmYen5XJllubhbuw7pwyzLaKceRXVZ/qwoE
xzF01bR3VhgfSiotzUi7VpB/Vj5XUxCWc/CZKAW8+OsPm1f2LSABsHpSpd9y8/y4+zLW3E6w8maa
kUhAjzaK4J85KgNOL5oWxJ8Mby/uH/KQPOaiv6tYKcp794JOQKADkpn34RHa20St2ITVL8NdCyg6
vozbEB8ex+bxa6kG2LZaEslZmB2/AUqTQOcwbGJfKkymUCoaK2dlciN6M8ZcYNDH0TG+cjRPaz8v
SdKihg+54lOE+z7KOihTNPdGMSSsl1N9AMCQr5ubEQvyj5qvneLDmQFjtZgF4rr3komkYyMaBKGZ
k3UuFmw8MsHoPM8p+8zXm+a4frANAf4Q5kNuIae4d2JMUVeC50WZhZj1S53JfJZFLnuPvVEtKF87
eyqxcYc9nQ1t1+4TJeAzYqCPVJu1buDlcZ2kyNwe5Gx/28hs2qxzdEYtI0KZi9fi0DA1QonoeSyq
ZbthXQ/5fM+sFbvSULD4NmCkLTfisWvCJsrp8SR5sIMKoKEtBcVCLDaa1xeFK7ze15DxvzcsdV0E
Vu4N096vv4b2ftlTFurvj0ZZ0VqO/xOm5UP0/ne3LDanagSCyQLC0x1ES8uqucN535wh94rK2acD
htJav7FzG8AreGLgWYjgIWQcDR0Nr3Tzx9q217TthO8KCEPQ+tbfAdH3XXb10bcinSvfR5xDoUjH
p2yzsczrfgz22YigaK9AMvRfoMmaUgQx/dMKA8g2pQfqwmtyV/wd26CagSbqDef8978avlQmHaL4
7Id2YgDT8e+JUsSapy5EqZunQEBnuMSJYN/52FvV7sP9cnLye0FpqGYwM+HkhcQu4B6jgFRQBpjt
n8vbemX8MGj2YfH/tlraKfRC3eFXJR3YANU4g3Chi+yFoOEoAnjSbxbDigxfY0E28JMnzrGU17cK
kl8GDboZuyALzVcYv8UQ9FCmhgTC/AiXDnXnxLyZ9k0dUftU/DUb/wxxB5k+vdt08S5OUKbEbmJI
ERD36I0OXP3Bn/AcBERe8y2DvsNToLL8oObujg1Pu8cYf2yg5ukF/rh5/fcwjAe0NEnKg9rdG+BH
N1Us5Vp6oiQoEl0vYr2zjtKBkw0QAtLP9elLdedh6NBpY/bHIJT35VljF5G1fhB4a1B583xBQAU3
2r95eXariv2p/xbknQgDa3wioWRPVKLswbIJat4r6t+7wx6n5vuIJUbUDVRryzNn38PqURIbwz4e
n209yftj+IXpE5oZtcGSswytkKcAGtP/R5I77nRnv2x4KuvkpqINxZHGoRCPgow58p9bOYZYo2jk
d1+7MTloTiS9K+eJHFnNp4Tg6dn/33R2po1LOhs3dZlqEOCNS47GaGKC/EwLhazMyM620MN55JZb
cEEbGZn9GAfba3FJomHPs5VpVSeh7+xtOkBszESDraKDji1X1u2BtKBXYFGfhh2wb16kJZ8RO4ic
Rj3T29rs90+XSykz5JMoAlsgUhxmWgbh2yAaBz8B3CKQKetEID/4t5ucW7p0jBD14GRscRHhYJlj
JEjvHpk1uM+2q9QEFHfE0h14A/gJfrCTtxQafjOFcvq33eKKMgewBU5cio9CmTtgHJn+jqUE5uPd
vG8CeWJ6ShgA8Nsn8FrLnuUmdM/waUXvFgO6TOPDm/og/OTzFgud1IRq+WE0mmAhXUNPFIUqeEX2
ibDLP29pwxmHMTt+Xkp5wsrD9ZreMI4idmLCz8Qmd8iU7B4QFTuhWXOwWTQq4/Rp3UdmIPLTvBez
xZHoDmq9lbP592d/POb5GrRJszi8yGQXH7xOeyLsONHQCYp9mOoC98GFwa+0QoZ7IfXn6jSw3AVt
SSxlYQxkQhVtia66NRWsqVxo2NKZaZUHG+lxYITyttY8dzEaSUhxDuUWyOL6JkoTTqOwXjMhZiGC
C8y225E3hUhXidpw4nsKXnZK1xviZJeU7tebxW1SipkvOsJCeqSwB8hFoBU35Zm7IAMrGMEkZmy5
80ZRvDuN1zfUowJm4C9b7L1bh61VQX01/at11Y3BBtZaObw66v+78sTRBPpg3NCmXJmVljsEfgh+
Af4JaDN88MYyejMKGVK3sQs2gnGq329bgQIyK91ZFBAMJilN30Hm8e/6VKzKho4QMxjjuDrQDZG3
4p28gJD0UNY+NTI+ZYyaRwIIgpRxtb+/UusPa60yj4pjuj/b76m3HLMsm+itmWAVDiXEi4XRewvt
1LI41Hcxj7ZzMuVa0DVIa+rcdSJsiAaCVA0rAUbmEmgOHYeBqBa05BxzVBQGTs1Af7L92Pg1EEpC
RSNPcyJ+zYjdIpbHHAZLZuJpVJfL8xKmB21D/TDzAGb4WZAef76QjvnXlzIt5I9trJAipridhmWh
SgZU/zQITTDXdYhtq3+wgUbQFRaocNgfJdAG3lDq1BuXlILeeqPVzmjLt3F+xxijNmV5BvbeR7gL
7UwnhrGNs8gOVWOOzEHRnqnYCqzYBYNFMMEb/LqN+hsqn6ege6wbtHpsNYEyC6aiEZHYmj5xu8JZ
oAssJQtOVqscrMqrNPlvwH/rNvSYrpA3tOUM2ZZdN6qn96AYkUtOCefDEY8yYQd1HokrRgM12Uyf
1YXJAdK8yMlhDeaeBfZdY++HavTU/+k7OOHqlndzgvTGWQJ4iJYs6m6dLljd1nhNoR2qpD1JniaX
wlukSfzyPhFTBoSL7iGtZFdGxZ4UsuEL3+Bq2BFSaiT+CnL79NA/XdLctjfawKt0O02LjP8py8G0
6p3n/7+fuvb8AXvGw7pCe7iK4giqXaCyGcfPS/I86MF3k2sZl987P8LPn7k4xsQyBfiKqx1H0mur
v4F2TXWDNoUfUmrfCKhVHDin2nKs4WJ5mpWrC4Z4K/vigN+byo4qSGAH7JsuNkp2TD3KYlS5LQyn
r0XPjkGqzsQsauMtT5HZvCTCGUUx9MRx/QV5xG11cCGIuzihQj0lzGtR8z4gqKHmeLUq/o3Qs485
93Kwq5nrAEbnpKCQnCuCdHVN6Ay72yzk3G1bRz0NDfnqb6xYKfP7x+2hc++5WUV4GtSitGKFExNq
L8/Lyd5uXz6MvdHsEv0V0t3X7pwKPFH1Mw7k2WruH16LsnKuUoeV7TClwXJr9EthRMwRisr0y7BQ
q9UzMKHii6/sYVMSQGgxWFh6F+6h6jq0eflLgyoFQLkw0dYZKagn0ma6r0mG3TZfX8sVwyRmrTho
FDg//qo7IrM0vMzeFVfQWCwIUJsKdXM7+fY5LYyV/LD4MvRpApaJB9ju9N789txlp0QDFuVyBrtL
Dtw1JkKZDZi0E2JR/eLvU0e5+EEIU6N4O6sW8MaqUazS+BD/ntisNXB1Z2XIfV13dMUDadBWFb/D
zLGGq++Jk0XfFKxe4cH42fr2h7dCYBrW/xJREtGUp4G06DhhClw+MM8UpAEOE0D8AcGquL9I9zdi
Bme0MidzMvch+7g4q+vr+AZJs2vk6BdNCew1Pqqo4YHTxuoBozQg9SxaX+/wC7PpiVtCWxsQAPDN
ufUcHAYJF6i63KkUQE2OvrjNlYvo30p9t3fhTx5EM1sr2fEKOoiVHUvue4gm8QcdtWMli6tK2wgz
gQLqvOEWYcgILD4BjlZ1RhDcYYuknMmTNuQoa6ojoIpVYeP979N34zwYvaTwCjoKEXnOSLA+nk1c
aqQ6nWPg06deEo69ActAFueKSDhuI/UIQdClajsORPFX2mdv0rbNMhqzZ5rDcjOHuIwxVdcLQ+mH
QQZZRI1QGjhyhvvk/F6bofN+VSBFVn5WRR1LvGWxrpmyCkOHvTmycw3OMwkRhy8qdqrooy3dkLbz
WwvzIBxob2YA7X3N88MIyOJ545Xr4I4Fq+7VG0vDkk8YYbwPGtHT3xCAK+Xd5jv5S+G0pJQcbfD/
E0ycE8llOLnh94bi2CcTw3Zyidpo2/K/Od5dMCPeNjy0+RYYqTaerwoFnvnFjOYyicGq+1rNidhG
kx9dsLrX4Rn5jiFCGgvA9p0slS0iUWD3x+hI68F5L+a5bZUlsNMKERkhpvwh0wAWz7fF6MSyDK+K
R0NQdSJKFsbMieRJx92t8Q6ylUDu/RKGCMUkIwIfCGbTk53Hx4TWrecNppQfbMJg/pRmtwgsTD4F
p0//agCzuL20hjPbhLZU6HzXk/Bxk+rsCThtcr7iD7HLlPm+om8OltCzWrfaZ9tJYWasH45AHUWn
m7jGDF6JZcK0PILqvNCpS9h6WQ/zvJEgirnG9fWsX87ZjcZNY+Dw8a17SV9e18H/1tND9L4mFW4V
qXz8VqOeAC4ljkMHhA3bOkSjC7vFjvyPzlTMqym+Y3k83YJTpy0LFzvs3QFcPhe6lbSglTY+d8X9
jEUNEtyRZQfr8IEb9eE348H25U8ls0GMhTRRAMeareXPkymB/dndOA9QMvcYxzAoAlxE4ro8WT1V
uT2qbrt/Ok8x3HXEn6yeVIZo2m8mXJytZo1EoIzPJCwVmso4044GASulnfh2XVtTwvqjpUFF7UJ0
QYEZRuJ4sDB0TvjN5d6st09xhrmeffV/9Q8a3CZIcE/k2jg7dPPHglZhF/T2SJVU7HT8Slb7C8BK
Rgxqva0syqRCvLcpxfEGg8ap94RwLePO0ud7IWllQe7K3AGpeFuLHL+rKC9lVoV2fLVKXCrxa8SL
hdTWk2/XfFvTLIbePcpj0GYOUMOypjJADcJKUA7BOncABiML95NgcoIrb5mdmifiBgesiJ5Axiuo
V0u32N8FkWftRc8yKzjmlPjIS4+Nxslc7A4OPkCg0P3VwjmLG5+YskOIxdkhefxyq9yM4nl+D5Mb
5Mzw5qpaSYpBRP+LoGvQxPghcAl04Pt+5+XrlQa8Y0uG4grc3P8agVQhXjk1femdscRZbEEWuuhJ
UciTx3u7ipMekTWAxdcHhF/IDQ5A2PIv6Sl3YrGRE+xeHPZl8radVnyzMplKzqipsFMr8iJvQcUI
QOdH5Nrf4Kitm3B781h3eoZ2Vi3CAtjKIpYSugtL97gXAlTiss06nvLOPozTc4ObfyiL6S3uX+pU
3gu8kPaLLuodr6LM5Ch6iRlLDMdjfR1QQkaayaJaWdWa9HUx2pYPkC4+MvnB+Yc2z8sEg1bK+3fy
NAa2txCmBMrFzUFODdf9UwfTzKhFOMnUFIzqaKf5imV2/gjr0ACp3ATtisONJ1tsyaxdTb2y+fAZ
Ra77Z5pkO6894DxVYcUAJqrbILniHQ8Xo984RksDz8xEaLIINtdmqRtOzIdU0+n8GxqOCrp/MNDH
t5FGyN0Ngkj1SQDoi6NozkAMhS27j9OciBBTWjXZ3+Lzbc4mL7X5AdJIS2EBeGojpFGOQIJb+X9L
pLgBtAzHhW/7llZz5dzI7EHg/5ux9A/34p9LKcmAuxuV56CC8Jik0+R0pCG1q3a8tEixEuD2rvJ9
uA0w9ajBDw+HNvowQXLnHw+H9y7+Jrr1V3bU5D4o4b2K9KbErsd7TBi6bBpAaoQVcqWte3RhAC2L
OLgeX0q5GxUYP8wfFNi3lWyd9oHh0Zu6lOFwnaujtN3KO1Odh/KbV43M2k23wmM5iHYOvDKb7Ei8
pntPAxzrO0I6/LngghnyhfRHg/oPGX3ZU0MivAj6ZOIkmTemw+oI8FnZpovtIF5/UwZIVcPSXHxl
AAnrN87nCoBp2XpHxF1X74k1hcNcYbJSX5OWezlfoxqTaoVVvfQbt5ZEyLZisn1ZRTRPNsoyb5t2
ZcvLSnM2GL7kRP3KtW5mO7smkoY1xRTNfazz/kNOGxmVDrBxfz7W+u6NgJOUhiRjEdvyFnchtU7a
uJsDhFH3hTk2uUeGGQHElpbOZyRmJiqYHnZ2kbzA6F1ehHr8Mj0wg9xZ1q+xz2lPZAnvreSbx5b7
f8zazxngHdLEoaNMfU65DhqK4lPEiCNfbHtj7Gm1o1ZwrquK+0lhP+oHOYOHgHgh9aayCNwJAXeq
2YHwzI0rolKTim57JuDYb8x9HXqk/sC0/q8BS11tJme8iPP0tJN9DOorhB2p062UqIvcqqAX4iSB
qc1AV6RUxNFiK6P6bhee5nDrcugzj2uYxSJ08Y+Nsqt8IpksKSVkQPNW+YGGrU8pTl6mFi3KcWMM
LWp+ndllatdb62zGskmiqfaugx8t6RyJXBqHlLIBWxVzUOEY8bLvowhuvbe5c6kEAJNvy3UuH948
XXQk1rTCmIXj8eL1hbh9kQNzqCHSuaEXhG1OSPMisIpXxVCCjNRrpR+ntmSqz/8/E6JMZuhswVGb
3IcC+iNOFHanDG7H8uJctwufwLsHGF+Mf1MfntXIvWmJ8cIFQ6IyeRPYKVcB2oLfYwGm5GHfuT5T
iBFuuR5ujNmbt+S/XhArCZ6qOlQeL6A7SH1wpHhZRXdQAGVAQDzUwltmcpQnsXvzOiRmrKW9+lqu
Un2kM8Uhdgol4wGRN1WNoU5QugMOEazyte2wBrs+BHTz63hNeDTqgrw51RwOq4KcQ/uWx0lSmeHX
RqCG6gVyVc47LnPgueRwRSsicvjNUnpEFSC/dKfNRkTFaUjpa+/3NKA12JAkAA2pZzdoyH1BX/v3
+r1dyTMy1nEKhbApPO6ly2xq+cT+/P7pU+Ee4MymOn0lIPWnjDkSHv0lhzBtxF5OQN/A9lm3OICP
6od5i3aN7wE3G4DoWAsCWZ5WQ15mzdm8Yx2hMHqaJtlQgzOBKGh0/ydpgClzlvmwj8eYUz9kEdyS
PfDBQ0c9FfWuwjmGMoADY2B93NyOO2ne0IN0wlN5t/zOJ9LYZVNqpHOkDW9hB3mLuJtNi+BBQES/
LLOI16s2ulIl9A/g9YukYn+4mPLZi5tIkPIQnEVdzJIvQ6c+QIj+c/cZPcpUxopL2JTM0VCrdVXv
39lDxN4EBB5scIiQRg9NsEopwqGPwnD092ft1B35VBuFiZv8ztu1g1urDnFB8ZrOYTzKK6BA1Y9y
N9pB9DccOvZKX0i5NnAGzeAoZAGcx06giiJMXCfJd+HCJ2LPckB17viNor5DJuCpaYTfNuwzkljW
lR9goa1gbX3Tbmzf8I4fUTmL9PTGhzglpuxddaFRwvXH7yzjFxt7ynSvoRAoMxIF8+9YJkiRGVmj
1l5ItMVXfaMU0XlRrz+465eI3xSPwpUgWvN3wsqUwbbZTP3Bwxbxr588ZpHdQCbB0FmOahujxvcc
raltWYTaqL+1czpJcvGQ8dfvCfZqmAb6vNnRo0uj2T9121izauTejuuBhf4ND/jVGe8erqixp7YL
ykbBpqOtiO7sSwTDJIKzv7dwspnZ3KRbjXudkcxwIaGCd2mYiGU4ymnJOLQt7BLFvYFG7v1fovvU
fyYbx2OSd8yfLW/knZWRVH4W7+9Grht7Ws+dqUXxInxty/N69EtcNIZIPcOrdxl9JnvyDaHXwihb
vKq5IkmN8MilURi1En2d4VyhHWnr13seT8aJV/MK1iRJzagKNDrBOzG+xS3FVZL/8CO/cHVvlUwk
ucyD2T8XSeagXgQpCAgbWpWZKpdazkx7D+jC9xqgI3ocWkBq125+zGJdvfiKK7P9E765CJdSnMaZ
Fd0i4f+Uw+cHKl6opNh9Q9/MEHn4XNEIHxqAaxyo5nJZ9dQTMq48qtC0eXPpItPDLXvqM1CSjFBh
pvSx6JbyygT5irqU7Q7RWSUsX1oRPSauRkwOqtU9vKiSskHm+MD/x/HB77tuHYrmqBDOZj1FQmRe
eGk3J6J1ZjBLEl5rt3s8xnEVpcOIKkB/5DVLJ3/sXSqAB9Qee/7wrxR3I/ZJeHZHgvqmnAbTl3QJ
6Pmfec/qzCbc1DIC0wXCeMcPxcHNknMYmrKUd6W3sZOWT4nWGrJf20GBGW623bIUFSppouxlLZ+O
n1jnRebb/iKbsWaQMySbwLiR7R3krRAExnMFHWIIMMn7/sKHRlaCUuhJGbPqSShxG/kl7C44JrhB
3S4UIkSkwXiQ+yFhtDNWuVxN5TGdIQsO4fN+w8hR+bCXuTVq+daDX++vIvYLSfG6f6/dIYrdpVGC
8dY5nYxeb4u1dM0fgKeFLcmIpSCGndfMiS5crCn70yURI6U2gOE5cpgX7n4z4RjYiNb4Ws7eC0lf
oQBIr+sLFcHu2H6suJZ9Qpsinp072jn7a1lyBlwa/fgRPicSvrL33HDrqIsAs2e9DFN2JZUH9E5X
2l+DQUtJi+HBwmeBpYMjvUt/25aYDXMHp7znxIq/Ro+GWlBztjBLUO6YtFZwuxEytORTA8L+pTN5
eR5Q/btQ7sXPOkMdaPnYWVh2HEN0nNNjM617zgcwZX368C6Odc05JjCaZJqgvkXshSLt+hyie0LO
GXDUWVJwsPW5CcEOXub0oYN4fsdShRcLIbhOPq6qRV8KbTzHiWu1sP7PqY/cGTgDXOXmZVGc1sL/
JR8ODJPeygK9Il7Whs1LrKV0/obZm6LOQJNJqfxjQICYALnxnKN31DfcZ/mPh1H5AYbzMUzlT0sM
ewimT/1aNQPl2cD9jvSbJFI0CcDinVk7pU07xNHK6MyK0jvf9RIKdjaDaa2L4JMbybyE0an8XJ7A
pBhtUHnj0zsTXH8rCIIYQKbSYMhBDh4zB0uYKT7qZl5EIMXiV/DfqHs378hV+ZLgsjDV52sqs4WS
6x1FQqOQpdk5C9yWLWZYXQ5vCEOE6918n5ZgTccn19+hZBiH+/owLH0/fca8Dgi5DPrG5uV3mhTh
XL/zliViaw/aabXlD768ZvcZPYRkYHXU+ggBuOO5ntI2OHPSUYYOWShW3DiQjY36g7hoEGj1iKGv
d2O5znMC1pbgVfLa7kclAm34BfsZJw+Q0AewEszxgjb5gvpPFAPeWWeb+UTUoWDiOW0/e8Esfgoa
VWoOx7Rdy9/FOfpiTCQbnOZf2qQSLGqAn0fG1qdRjajRJA/JDvZMwypPvFnWVY2SHESkBHe3LIXP
EIn2XYcOwsLJ01U2Ne9LZB67gCUeHaC+MAlWwZsFFvs9gKQXIdmCc5z7hetZVVAEfUiqqFqatKlo
d2cPIaCV5YFSDoFfDbWzzht70ozYida5jSDjXiwUaq8hoDwM5B62p1isI/JgL/KbLVH3dZTLqeZY
g8oKddcdQWJEXEDiXeJUCU7t6RdcogLw83BzoBSeyxg+Btl3IItMwFBPqdeuR2VqXUb3mbEAM5dY
SXPR1j/kPuLruaqhM+TaJTqihpvNXkOYk+SxyUfU6BkBP9XMTw2k286yMlmz1GFZuc7TdtNZb619
qP3GvuZAAxy9+VZcWt/rAVYBc6e7XRpQCRan5OHw7EPPSHSZ3IVCRHcfTPoFT/zhH8By8ZpJIQE1
9xAnNv14NdN2yyKcfSJnvEKoVLrM4DrPBLZhy2Zyff0W6vqTnyrUyYGPKJq41KgJ5SseYNuv3bZS
n90UciqmH6b4S5ywsLXC53cmYqs3kFaZGTXAElLK3uRWfMz/UkOGMdfxQuhhj2JBE09UZ/eWkRdQ
64NJIPbWBZmmhGTwjWK4qsa64HutjiNglT7stUReyBd7pKGmVIONnVBexMomYFY0sGyANQV8b7wl
4kDHZPUlJxUD5iFaE45pAjZrM1qMYOGpIm7iY0QUfY8tOcbXrbS6gU6FA7HL3tu8fZDd1H7f1kD4
x5oLzx/aVf12ZuXzY2hOBAUN5d5puC/1WxsGis5UJegHMAwwSof5sjkTar4APbm1bXPsLHVnwjsS
04Ul4xEOgu6pi95Srj2jrf3qez1C8ipYAtDSgZn6GHl6kmMxyBLMtyf5yt6LAZYeWSTjgrdNVa1h
Ofmu/XyU7mTAqTN40fc8XW60VOLaz3AXQfWAyRYyjeDs4R1bCPcoy/2XgGhol094llqy8vmpOwAu
WiJMUtXP/d96CHCyzz61WsWaHfFEo306fcW4/krrXUNGfp0R1Tj7+i0f3w+rdcAoJasD9U4ynycl
tc29IahE0xjYcc61rUIjjAzmYdWxxhEW0SAASZmVnnOerWalEAxM9WrK42OYmVzMt7hrAiOzX+yZ
1RCeuxmLDbTKrSsqjt6U7pBX3kmwef3qXSTDEieuiWXGf4Tn9A7euXpDcSJ0FQTnb+HIQLDmsVPh
Jig0vtnrQm3TZIyVNi/FwYv0ua56r7eKNvEZmNCVFL//ANSxwRpouj3YqAPaKa8+f6pEvyA45rWg
gRUVBxNfsnq1E0u8v4ymKMO1a9yPrG/HZvaODlCY5qxA+Ubld9OYrTF3N9XaA7PA8aB4MWSiTz1c
JBcMuSSTE3YLpe9I561oQXKIsMt8BEnlK/jiS5GexVm4XGAl8SwoiAWBw5oh6Wkq18ff/JqLpYAe
E1CBzbwxV7wikqjzHcbyi4FziEUMMQo3kd93roU/SVMErUv2NVQgBClFe1GGLqR/ZgvuQSSs/mQu
qRs72VNkB0Ivm8OxT6nIJtxfaOueSlAiKH1UQIVjV+lpj/Em3GUALHPDu+B/e5FsF/0MdPylBxvM
83H2aEKWAd29hlUkMABIgFUNgrPMO3HzVOqg7iG3gHI+bvRogRgFgipVpFlk4EqWS9Ms13iS8hn1
jtvfsQIGCZMw39lKuY4IOUxzTKGp1kXVLbwyfPq31zLw+h2yxE/fmifvkx7qHcKlbO/ldza0QixG
m7MgUXnUWCCMhl7ETLswPvj0eDaVqhVQPzbIZIfxMOP32nKJLKLKq7J9TNByKJglaY2CMPPLmYsS
YopagiX8H3JLf0FCAwDHjKwn/GSPaPkrYd03aMB3KRY0cLgHvLX0KuOTe3AR9uvqYI/4n67iCGwl
Ycmvi0XGlhT99tRzF7tpVsmH6iTOCUGH9BXWBfXn4BOp65vecOVmdljY7PSaw5sC65kfSF7rlPcd
cDhFlJxehCLx4JVgeZV4RGwicvN2FgWUXJpXn72hQlQK1xvAXoU47I3QAM6a2OvOujntx76ee8fX
C9fJWLF2W3sP+/hlV3d48xZ5NDQZ4GI/8YoBoz23WV0SaSJQEYHWTJWkNkWVQFYoHFdbbnBsx8D3
cHEvgIrLOLDgRKncyC39u5vxoAIZWBcvL8Ma9FnyajJYgDsVYfuMW4Qj6nRSDrJ+ctv9zwkfpK0t
QDgP4Chp2ln/M9ZvvPwOWlTI+6PzVwMLwSXpyTZioCDGReR/bkNoeGVGk6CdYfbxnHLmG9irJKPt
zJTv47d1yzteoXcpd/iHnDJbOFt8RcdzusK594Niq0i6MXQ5aAfHv6oJ4m+EK/GnDOn1hlTvPwkP
0RoI8pEnWrOyA/DMfmpa22NtwN/6pwvXZDp73vME8bUN+ciWSeIEDXii9bTLLCiViL1WwwOTj7aR
QLaXeD2SB4QJrfDdogwHtN+8w9K3Y6sZqve26hNfg6+O2DVLaD1x3mcnr4ETxhLpta5IrMVb5fm+
FvBGNFsDp6dVxbZJVi6YQbpfj9Ff7k6HEkF9fwVYAed1Ufa59h2b4iIP6B/3pC4AFMr4A+uP/8Ps
xJO+GrVTbqUyVN8UmSRbud7+lSbf/rk6dO+KkfuU/ym2B+s9F227YpPr0If7ph7J+/QMynx9zfhr
+l6uySsIs1Igir9o1M8D+SWNylb1tcTBwlv/Y8tcFLOjlF4C6833DQNrxXROqGz1vit5h/h8RkQP
QEByMhqTtasN0bw5nqiSNgw801xZduEF4w80HtK3s4WeLlKyR+T6fOblQvDeODxwGCvhng+HMGJs
67P/JbvUkD/z4jo29c8yJ9wXKqIZePrsfJ58Ri3ABC/E4b2WrbQS2iGBELtZNWV7LAPx2g4nATjS
1lVpjZkN56Zz4vQrlOBRY7/3UiASnglkilfk1nnpwUlhXUgQn8/HGdwCmSzBZ3rN+Tg/eqoAmECd
GwnxYJ27libXWwTJg4dfpYLqop903t7y8JBGbXBBuyHcZzJkX/dClraqsjY3kBvznImj6mx4lL2/
fga0qAbs2RC/DM78/6cPSk1fOQDDR4+rkTRx/7uUAcFjBOL48dF5Uptyu7wb0O3G9n24fTiAgUTX
PlRxTN+VeisWsSXkXnSIqHxJuxyRKxdUc1YQwoxF6ul/q67e/azjyZSu7LT8A/1ljv7huCYMQ7G+
HoTXGhIwBm8bQl+5s8FB1ezHMFvTmUXvOB3EUyV8BDzO/VhXv5fzeN7x1WlmTqzqMeDuOx3h7Hh6
01pFGdtkDOkWUzUytKCQhD/7iZb0eNpe228FxOZl5iHajLgLc3t+OGat+NWrDpEbcszR1bLlN4Qm
DAuXmMxd36RlWTFQ8AMX3jKGvR15b4DFNeAMgi25ywSX1G6/sKPzd/65y1rW4z5O7WKc2XoR8FdR
ZENKOlaQZmkbfJ9/nsIdJzoxDbejaUg8gTh5VYsU9jh1nY3+sSSVn5oaRcED6FeQtOlCJKBq9N4i
xSfl7Nb/C991PN4Xz9rW3ZFhGbl/AFPdZ1xiHWoJeIStSbkXDRJ6ZsDSPCOIgy/FgbJx1FRa79VL
N5eGea/St+t8shHdUiHwlNiTSjKYUO85XW3G5SgabEW7pIKoPxVnZHqvylsFHtVQbdXSO64dpJkF
KD81dETppp8Vgo9AvjRugNjdbxQVFzrJS0CtC7fC00Q8X67n2/+ZrR2aDUDq+Qn4CaNELCF9h8QA
gKTJrRrsT0nSqpBCHxHPN24Abds3dA85GR76D75SHjPVtlZBAgFwX9bHgVLtXq9cgctnetaqP+nA
qlxxaQxrYwJFrZZyg1+joU0zqo4csAzV6COCU+z+htRc1C6OBYbDiMPKHUlQuAEysaDG9XpmipgA
JimVcACpXDgAyjdlLKUwnBW3oPobHRgXlKtQZaZva3DSDuE7f1YMRLMnXZ80zGVITJtfsom1j2yz
f6P+BHgMS9rIseeyQqees99rpdHb/cWV0ohvXvBXU+IMeAa/1T1w3IH4qeDtebYY8ChL0Ba2vuEw
5+iGSPPahIA+GJP/oA6IaKMKMmKnDSKW3vPBHXDpZqQQ6/3j5LoC7qlujxsGHtmIX1mNsg6pWzJP
1Kw37RSljCfQYEtmo/bAdiFmokqHSfBfDRBiLWAjfPiAvTMkhwhcr3QmbLAdEC+YKJewLg1R5kgb
jxMfZKFRZ8M9xhSZhHpOOV6R811P7/4YJugo7SfaegXVmj2QjxAeVgVMkGgk4XkpypL7d3uqpkJg
+hw4ZZ9MsUhX7fBceXseeXaG/eR+jPQcmA1VZphL74FldZSI/7j4MVwnJQ2mSKVm5O0cELpHnnRL
JYax7h6vXnRFT+0U4yTB7aRi/L0y49Xa5NR7H7aoRxrrJHqWqKd4jMQR7Di1FatSgxmjQnIPKpXq
UyCP501Lp5himlHu6/tRr7R7hqwojlmQ30UUtYbPwYaq2sXAiAytCum7tPLM2eXwTpmUL3HseAKy
PiHLjo6Gc7OAgWYjcaPbPDHcGntkcDSGgOVvW8+Pydbtkz250E3yKxtJFEkLhaf8jfy42tCUbMnX
v9iRIKh0lcUOavWf2Lg7+X1BD2maWQ+pcAtBXrdP7H4wK86oOx9hGMC4mLrwjbska9+l5F22e4fE
GZ6m4A8Tu3WbflrcAzzuB3KwYCFe5fBEv6iFtA8HtTKV1dUYWsXIP5/alzhRC+kttoEw/Y9Rr2aw
WsvQuCE9Isx0f0nrQyqpcEVjqpp3t38+L4qdkp7NEH/id19eRFNtioIpQ3ZePtkFW+8EqdlsN18O
Z7FSgwNlCn2pCD8K/6DeOsGJdU7kiYY7ZpXkGQrNWyh689/EoBRFDIRos95q3M7iQUfbNmFKmBhn
eZ1NZE0GAPSP4Eq10LzyQ6iC8GJ9wXSM63ksSW70SToGpxuC+pqPSZpuY/CeUyqprT1TtKJNNXRA
e7F6L9GSs9Rw7L5TwFrh/s9YOPg5OHzelDeuqaTphNuhrOJGVqUgX3/cEkBtSXuYNENeUH1mzsPh
7MathVa54OxCRd9oPBVuD0QukwO6oWaUK3QhYdsWVKH7xTeRU7N6wKazKROMXfLpXW30WIzlHKD9
rHXbw9CYdyjkmMXnNR+d1zfJwECKrCIZtglpUvfbMem3pIMdq9axi4LfRS2Fxix9gQujWAEKpdEO
7Vq8ImEkGCRR9HAnX/BjLrNzHFTq7Nf1HzVHNPu2q/xUDedU9MrWedn4+kYOWY4CXYLHHRCDnPlH
h/zPpv0Tx4fGOPFbQPxhPZHGd13UyzE7cMLG50v0IAMwutepLRjH5fryNkmSdCiXaIMasfYswCfl
c7w/U2VxnODBeoth352BVFT2QjvF1p2g05IhHrboSWs7h9S7z4ZXGdzaV4HGUh0D62yRlCKoQ+xb
g0UaEfXlOihqbNQw46BCLYSguyUvoVCjVE2GxRL+3EeImoYI38qaQe6RNZ7YnsltlcOKJqn7Dr1r
YPyXnKsaoRATEk5cxX+jKXAG7PfJNomVYS06YDj9geT0Mygmk1XP557bHojDPBkoaqgBfQ2h03l7
oWgvifB1zgbNO2k+wdDBsEfsFcyONdRf3vSdSoP3bR67mTEzGmpv8fyxB8IlXSszU+PyLfJOlF3H
lfxRZ8z4EgAVVmR93QpoVNFgQdpgadO1MuOSyx9ABo0nf9ty1VGPaabOLN21kAnAGblTptrbaeZo
tW7Ruj8CGS2N20SNyODgurKn4SMROpiMv7dslZUMWwrsfa44GWy79Nk2mxwlk3YWUPdN6pAOcjbR
WKYDrl0hWLOA+mBzVtLZsRdEKhCMTSVb2jMyWfXcdcpaWLvmscqGj9d6iPzsV9VUlswnV5u5Gvxh
AOTeX5i/vOgpWZhKZrJmy4FYDfxIo8fP1+nCMv5YMmCMp71DipJcn9FT7wrprOMwHWdTtiNBcrAR
9FfYujnTkyBvXyjEl0RaS78I1TDp47O16GbrA4sx7IYIcRd/KWTK4PG35/yqE0AZLEsl1nYO3dgb
lVfzEukoc2UE/AlqvcOZ7CnNDUmqwfCnlGLmpbzy1q0kVGw1x6QupcErrXIQVaWm+3GRbUtnib2W
cbkbIjIHFcCzk+re6L0ED0xwlSlXK4+nAIez9Ez+RHkKYlwWKC8NZZ/SDq1c1O3DampqtD3Vk4qD
zAnqHUkcVHGg8BpBFXcB2/6ahGSNnEEUl3Sg4lcepOX+HR+o5oa2ymB6z7ouhq48SnLXDiw4eKQa
IyyptVd9KtnXD2ziYL17IxFE35YYHa9dSoKylD7FPBSsNEMPeMAO08FTHT6/X76IGJbW73OWYyog
GLeqK3ZTGG1YO6MQqQbWRzVPGHdiGBb5naoVo1yeKiRaBzDwwEtfSSIV1EjsTa08laAhenssVbjm
Cyeoty3YcpkUKXBBQQ0wnuEd6gibqGBpDoI3O2Z/VzMOMRXLvhXK9Eo5IRxoCzpcrYotlGdH0HY2
LcKpwvACLSK1UoDsTSGZyw47b8eeZND7AQ1rvwRlL3gqrwRfoga1NnuoFK3c+dSNoG0Xpmb83+CE
pQIvK2E6PPQqig6A6cjG7srNJpWHKb8jTDJMQjKjY/7qDoCeYu7XGhD6qvDdlx/25iFIsFuoGOre
Rx9prmnzNGt6Pan1TBj3+CCMhcjV2laWv3ehFTIx7DoHmefPw/K84nte2Q0giKNVGFN+thBV2IZz
3tmAxlkWvB3s2yx6N75WjQEBGFJGjjytG7QzeFVmkfrxRvTGFz/3eVfj+e5VQNySiGYrvVqMPkC1
jsw8gtVKJ4PrctX3i/K9GKMgbYVZkLBVvw11+PEuCmAm39WhaneQ9EPLljlmEW3IyUliKZzw09Yr
mk2401a431x7KkVUr90EOgjbbHbzSi7NFrLOq48XfL+xHutTd4vUkrlnYzFOZqO7LeSblGAmqAF4
rZnjiZgLOcInoho7FXpQGgyRElY1qXlwbfzHltlB4/+QhOD71ZSk4/VPEdy46lUKwtiQDsxvRrfA
o7efFH/WYD/v2duEjdu8Ph4trB1malCyyWuMp6UzLeYvSKVMIiTmNrv/iwhFqHTaJGzw7RVqjUbm
lWn7zEpT6W5vtrwWxvPAyAm47pjsCDYDUKrzcWBTXGFGPVESXTJvGC/xbLIE4tSrMpEpWJxdlUuR
UV9MoApJjcbXUy47qhziN44iyPB4gHwGvH3RBZ1jz/AtEgj2RyGlUR3u7Jcu/Q+a4DioY5k3sxqF
zxgvs0k7XFFk4NR9RIpB5MDVHaofiVNe/auuEvzYweVTakIMDSPwnW4K4o0vne3lTU7WQkrvCHC1
nu+SoxELYFxbywBM1nZ5oabJp4uD5NbhRDEe0DsIs7rLixaH39AOjAjoK7yYFzVakouJVaEOjyNl
2yICzBE0m1ApVpvL3+CMdT1IeNKW1pm/A4qovCL/g05hL/ok8PylJVuiWWHUKudYjjaitguaUhrd
7dHwa+WsilHMZTRwydZApdCcX/X1ZSLNQKftzalfjs+fj3RaCLWJJIdugY2YaHtfgUg9kjSAF16L
4wcftBMS1YGvFWCP3pNMeolePpMJVlcDOqJ+4hDW0x2M6jpAi1cwt/7KaeWqUJuRZLMgpDh9Lyas
xWN8dpXVpKP9Bl4sDIMsCcaTEyjGyX0GM1367vi1gclmMYTWcKZ5iiOTFbEYXzN3e//Dlpd2y1PW
qfmwRFwsTRovXzN6vkT51Ul0C28a6v6/NJ46VLY+rIxolYgppZArux01jFPPx75dGSz+p0B7UvRe
pA63Kt9xz9nORgRFs26Yz9aO5p47VWPPrJ5Zy9RXNNZ9kkQOYCInix4Bbs8aOLNnuZT6UhVTJXPp
V1uvzCssqZxtTkW1OQtrj0W97IFalvVq0w3sg7s5rgr/amWyxvYwv9i31T65Rm95ub5T1N0WvrLc
+pWwsPVQaY0l1Q/KQLuQcN/UIXQXaR3m8SpQ8TCxhCMj9GW5YlbCERa9FIVQO+UcdzKmK8LlJWFP
2chPWdyOM8QmDyIONrE36tO3zUzZJlyHKt9uWf9zyFJ03/rJdjInDvGCfDyyMEOl7GzfkpTuwOHW
f0oYv57vJZcTG8NyAeRuCp2fT35jy3ni+syYSmCd1CTnFoHtHEu30wsf3/+XAtPhssRmga250xmW
uQpmImH6S24h87R9mjQdsARjzwoQZRL6HMRhrJduTaWdDMbQsdEip9wtepIWq7PqUdsC6kYARmN3
lOVCRLcrnFUNbLritSlAY8w4V+vA5JY5mMdAbLuQlDgbpCoLtaNg5GBqeLy3HLRgfM0Up68zvbFg
aB24z6OxYnz+cienxtV3/poyUsNJnCge6McELNhlYjTO6H5tksbcL+JJhQJ2HHeU0KGGQB+Vqw5K
13RGvP9gzbIRGhvBD//onzlIGCRMB66cYKQ4rsjXFxYU/7rKrAusFWfyST7I3BBhlu9iYW5D695c
l/Q7MVjExqfWllVWHckDNzO3JIt3Jcl3UuqvLwk3Ezeh9VdnyIJJyvS5C5PTkiV2gNtW5bZHlEVn
PkqioUf2uG6zrGSy/b1exjiKNcN9cSh76CZxqdCa2m/zXLhhCGaxg+zV5jUHKLRTbtf1j9xwpmpN
CgRFlI4vyOzQHBqVA0p42TgcuKvQjyMREY4asKZMgbcNGYInlo4z4WuuAURqWvWShJvq4x0RSUAD
+DwfwdsHF5XewCfBWnhnfJE/Y6pt1vrEq4cwszZxNysG9yV0VQYPc54OqCJH1RRg57s65iS6zyYj
NuzWQXiMNBUdUGz9g4RK3zJaKS/ZagXpX2UWq1kpdMk41m7toRCbjn39c+H6+Vwh9iKSLHjrSXA5
FzpC75XFZEmIFef3ZIQyJsuz1NeaMYyBstZmzhPGeONxsYjB5yzbsuRsEtCFsQMBrGTLKmx/t7Qs
4elirIOFBaIhw+vKLu7U5RjMztE77DllSgk7iAtHV9qXLm/2ld6G99hIo0UgpUidNOcT2lzU1Ezg
+dCyHpj0KFTWqqujNtD61MfMlge8A1dEycGUfi4iMj14zxBZL3WHd2wrt6U3oIO0oFGGNp4RHpPi
BcB9IiAAsSJLozto4+7EEaviFGcGI1yasl7MHDiQtxlZp+dFjg9brXre4QiQt7Xg47p9Wy7VMMkx
PN/iO0e7/GKRHluHAGgD8dVBjCBbxV88wNNbMq4zTC+tt5ZLJffnKOz4WP3HSKOpVPwWvB7bKXRn
NMEdhnh25E72EnNhoqEFtlvWzDtgF/HiEZUUNamsld/iYkLRcevJGucdwSTThKZLfRkd8Ir8ZDhv
NR3D/k4PvD2fXlFzCDx8ZwCEUsL/DoH/L3X9R+tVmiJl/d9egWTYF0AytwhpMP/FBuePEv6xwWM+
dI0G+D+/EUXhMkoBByPMiTOusFKaS/JzVQJjzPDL+7EklTM9b662M127lhBDlgWCihJLWdBUo8lD
k4gNEJC7qMKUgM7hduHHzvuQDTrIJUzMpxr2OM/lqRQKnMwFk2lb+EA360aQW8RkE4KtTs7KbA2I
z0tG2hBHet18YjLu680VT1Ga2ilfOM8CGTHDj8mjY1Q+rOSGTQFQff3TLvw9/KaY5FNR0cmkUdGo
do79BgaNIXpdR6GgPVJjBIabAxmhCFO24XvQf6VMmb+lvuV6V/7sSFheUHip7o8UHILW4SFWi01K
Q5cN3qbcsVHuI26YBTxg4fDNHbdDQ3NOWkEy/9U3YXyaPihaVZcN/fLAw3JSRb9CVKAwOl6WOrnN
DKJAG6CGTvvroDKybHACnwpjeP99JdlZ9YYqckv0p5lpsUMmWm/7/sGK7xGrmbsNPR2Q/9qdeBfk
UNxE7gFzUwGyYEq+o1mLdye8Ftrx89ophPqEwNh+lZHn4eFd+5B8Gi2pRvB6OtuQsxdDmNHKPcQV
ycavtrVKlOGXxvItXeZLxDSvj6e9E93rVV6z1KHTjx4wM/845naeXiR2qG63XJesm1joxCtuEp7Q
MXS76CbduWGF3SrOj7Ar0z0Ntj4/FOyDvf14yc+07fNkQ57ing2hx6TF0AgrjJYGPKRs2/lon9ZV
2MNboNunebSnvpjsw9mAg1WBogI7Ow3dYTALjCmHLYTrJ3ELV5KzGbUaywOhhJ3/oiZLpbtwYBD9
Vp9TSkG8AZt1q/CMMHnPKduRK9guO9cKVeeOdvARECrb86WO1Vrp29vnG0bOou4LW6+0m4Ld3WJ1
Ldvt4FnrrTl5RvS+HSoRYpgIfvzegaCQv+Znsfe2RmuGiGaLgpvnsrw/Xb3WDqR1StPmE2YBnZvP
AR7s3b1xvNZGXMN1lEWrPhfw+DuTMnGbkyBJP6tF4RI46PRnt57zgXJ+l+Vle/9ifRV0WkPdSJ7y
bwe+WqnhNfaGGC+PcQFtJ+fo5nPBWhtaHfzuAofA5rcGL10afmCU4c3xiU1CRKrQRLji/dlxlPEm
/Q8qsUV7N7jwqt2kzdG58wB81QG1Vdpcpv4pd4+MzcQel+Dsvu5xjH4rL78eAd/n7GiLZNCc1maE
aVg0xzNWiRcifC89/cBdMipuA46OI+ssI4dq/utZHrGKcRjUtVn3pey5x9UNN9/dqjCbFr+Zz1H2
PESaw5v1pQjUVFff7kuZF2WGJj6dTUfWBXZb0W+vwhf2vhYn73R4VWvC/+yrayWgI0s9kvSgnW10
zAFIeeZLh++lk6dhF6IkZ9EJgfKcC51ID9EKuNd3ByChU4pP+ZSK0ZjYUDZQig4gZEbIarl83Kon
fd+9Po5MjF5X70SOmxvoyO6r3eEd79xar4mDD2KOrwCA8J8HfoN7QGXhBSMB+HjXzo1dRcQ/yDdI
kkb3GthO93I+JHKOoiKKEFhMYjHIOqc6RXpIyLt2HOpgJjCdKDQj+dG1gAX6oeg2dIoZSbdPH/Ri
aLhQS7hqb4vwrF/6UifkxjW038i0+57SMGLouQ7xvBa0e/RCEccNcm36e29+d5wEW9Ud4Nn0RobT
33gDNGZyx2vtXGN6NRSJo1MUzRpWSEYiCgRETtI8v8+eBUoWT9Hwap8LrwHVVvSGy1mQAvH4KIJy
rgcR1ChRwezFbAnJoXd7rrlaFs1vUum8qvAnCz3n7imE/Ktlh8C1s51vPc5+uVFlYFbNAyKTT5fL
Sfu5Ytt7IWcjWMYfC99dSR9oCT+NRzFqAzzu9E1M3VyvcCznnYsWNzl6OdrGbN6p4F7JvChuQ4CO
RlPW9nkAbYc7VURsbVzmKqvkQmEr1VwW4gZ91OZ68BSA14Gzpl64/Ko5UqIm0kooVpQinMi0A675
TELIvT5TBdmhzBqQoTVARCpLq7eca115ZmYI3oQ0JxOajhUhBFPVkXstdlP+RVHOdGTOlMD6t+Et
4NzDH63FCsYvwPeDsSO2lWq8LBuAo/eLgYao5JLJrcc0s1TFIptbzFNya6Uijve4/1lFcCMf7dzN
+ey5r7yv51H/MIa9VAvZ3PmPN7zHJRU8riRiG4a9jvydXWFweo2UsNr7LLQ9u9onDHrUiCXRB9qr
r3Xc1+JyPPJrc8HfhQFUAp9Fe7oW55vIuCyCFjR0iW92DFrMhXSu07bipRNAJoivywAKt68bivit
8zvaQjCUCET57ivluMDFK0nFEdpLTOBOPyFHOrmHYH0t9N4v2ZxfEH762n4D4ngSIcnJpElczatM
+zPjLo903542HudSMkFUPX8HL2emPEXSE31W/p9ngfvl+yY6O6yOo3kM5VnnsmJVQa+Iopfa83KS
pOOHq8/oH64N8aGrvdJpN8HRB1PyLZh4AFs/tU5AfXZtTG3BE3YBtf6cPkfJgWxCHX3EWSNwOXe/
Bfb5oD9z7Y0KXIHdMbURMl3A0PdI8wpl23H5Qw5gTm3GA/MMkSdWth80H7AKwyxbgOSBQaI41IJG
pjrysePwzJ6GxQbEx0pNCVsTPpsue6FIEDCE4ko1FMPHJMV+3Wzy2APLQh9jaWMmi//uNGVPgTHa
q9ZL3DjTDSVBQOkpSDL61yxlI4x3ayz/sBpzLrzfAC3R8aEXulsHe6X5gLXNPJrWbsKsuT7godPy
qS2LTIvoOtLPGUFZXtkgNRsKu4XNWvCSb4tbzQXIh7xj1t6d6cUTIP7zuCars21BBQyhaY93bRnl
OBcVxbMb1P8Z4fdQVHl9iOL0itRODM7g6BSwebloYqVLhQhpV/lVYlqLZHDX6UXFD+660BYuYPwK
Cuxdpb2rHhIqF9M8hr8Q27kG+4Ef7Ps65HuHjfq7FcsmFqG9Sdt6saDw5zJGWq5j5ATdNZjsx+Hk
am+RjhsyJLb3Tqwh7//UdDAjr/XI+EANuEJiwPge3EGRwanIucvvLiOkfbwSaq5JpW7IbhdSxuyD
L6dkz5MBHsmODg3R9Sb8iBcxzP4B2wZcMKzQgaVZboEgAlDL7y74yntRt+iETCmtSG5iaBvYxm0w
l68p6bvM7l+yfRpGlXAnBvQpJT12vjz+QEiDjL2aUAE/w8srs0t+EzN/6LmrzP8jV/yC1fAD2Zfy
sCsMwZRbO1e15IAkmk1kIFPR3IJi3xIKX6KRQAuxCqbL8JvxG4O6dzCbNUuSvjED4bA0yWoJxK1v
EgmY33Hstj/kcS5ju92PAu2Z4JNufBUvplsakKZeQ/jSSOZbve46iMv9Eqyj/kt1kOvo3i1ya67B
0nWL/sWtU9fbB6RZ8ePmxvEJGLtYWA853E9yv3ZRsAAYqW20kVrTUTGaTErldGaBudDRo+Rjdm5A
OOZ67PUjPbUYAigUoyU28D2tYvlwTHBFs6X9oy5UTcQG9zDilFI1RZQwQi9xxfkJyK//KY0XXPke
u+3rFPkSQFOFG79XhrMth5PMRFWjI9blxU8Kft/j9euXuMwyDydDOtVf2N/jwJs4s1nAGfiws4ic
8ZqgVd4Ars35un8464mpCZeSY3mctg/JVmzrtlhhmSgDYaJGpfjmBZiYNXkzZihv70/E+B2gsiv2
tq146vkUtgw5TveBwmgeJT+PFNoGKjuq39w5BB3gWAvnUjuceSKdSIb17GpETZplHX4Xk67b9XBY
eMjP/E2C8Pw7WU0esF018aNdoL3nY8RVjW9Vgwrp75KK3G3UzaiBrbhisrIG0KiRpaiCqZLvRJ19
6eylFsRzwEtzMQBYIUbhyfGXPKOVJS9D5tYcmZoQ2xaiIV5Eej4Ti4uvjOTEHfqSiwXUuKfl06ba
3gbBbL6KHY8sz/IMePQYe23oocb76vlQc42MjuosP396RhhiRkfSy/1yCDjLlBKeJIr3S14oD8lM
pOV7I5WlNS6pkglMqT41naXp/adKb0hsHhdA3kVdl5tCCC/3unZy0AX2yYvE51vQLT2H0JRjjwnL
Azcj5Kz8nl0CH+HF3aIa5tBdqVttLIy7RjXgL4xFozT3vie0+sVqG68sUkDMScSQtDA22WEmcRau
I8WzjScLhCvKw3p87XV+eL4XO9aYShkAeIaU8uk00hZIoPR/2dQYb4oUeqNOup5hJ0aBptbiOo7h
LCDU7t8VnmVBFkibDvLfrbvKxN5bZ4uiRNwefbeaA73tWb+2xKvSYB+YoqUtjfuwjmY00IQt9E4C
PiMFyGbPCkrt/ig02pSaRqIBOko9mX6vjw0SU1sRiaVvxPDe2tuX2hle6fL5z+heRvWLdKDdUBXJ
uU+8ama3JtSFV++f0/I54IZZYu/aYFrcG/auxeZTK6UWBbOpIelcupmA1noCh5xL1p3WNcXBBP//
kIdOgZ5r2DrDfRUIXoJ4LFpUIy0zmrd/KL7cz1H9Nh8YPbOffD1uoEg6fMgh+GQ+88BBmqcnc/uF
0r7r3Y9y8+lQLs8uYaL5Fol36iWrCQMWRytjtnnyjzh7vUUQ8cTqlZjIlEoazFUNeZv7via4u7zM
yOWanMOlLmZw8paUh8suteNyvH9hseKOCJA3/VjmxvuirIf7TMoUzn16t0RyTUJuTIUI6mz6c9QV
yougUVmeRygGYKmPAlB/GcTX4rf4kqipTFQrmqJls7DSSNgPJYNcXkts6SBLJ/6YcSqHhe+x4uQ+
jY0JakMqNSiNAtD5Cy3zz71W6byujGHg0Kixro9o1e3feVdf0lCvngyJ6WYLQGVu1XdIx45an0gj
0eAhBYvLAdwtFaSf48aOorAVxAy5yFM0MInitE/HQGLv8RHrpaPUeFF/btCmKLeMAibAc0C86kw3
CdwdJRItjW5N0WoHem9MHxUTGWFAKElksXTEQuujkFXnv/sdms5v2mGnblk+jZfu98iDBTsh4mOe
7nGbJsH+U0+4BJJ2P7UDgt8xvTcuStOmKpnftVhsZaXXCI1wlstJUjKEHQK09/H2r+Z9+dCY8/OK
x13wFPyNcsHlSbF/Pw/i6ftzqdKCubzGvRytB7Kb0P5MXwTMi9UU44XKfnDcgkzgbeX413B/YgE7
MUFm9MfYPbKzCTuRJ9+3mUcmnfuYxNKSGBuVpTdrxBtEMQaWQ34DbQEiszOpRzFEZSGKy2PA/3fX
lQSDycMYOABUhl/B7DLjchopbEcbQxyfDqK6CAohUvV35aOYTTCaVY965kbfo3moJhacTl2q67q9
WAFpLisZl/ZhP7kFgBko8794HmOXIts/0xcVGaASGTs1unCBh1Y2+CgW1p+romg2kUp7nVmEtAyn
MOdADC0qJ0zzebWJf/cedIi6nq3NBk6Zk8+qhvq/XvOh/WLbzrwN7DcnptGuSfGXFwmRiLxoSEOg
ET8PLvaBH7RHhDZL57VZnoeMWuv2CSHAl/qErF4Sh1OfdaYvZBw+Q56CEydBmaDcOROPD0CbOJXh
Zu0Aejqbq5l42FuV4KJ/Cj0TsiKhmFA9COiZGEtdpAxsYSABbcpwk/3BueZ8JObhWeM7mhqErjGk
wofv7uZ0egwQOeRzqCYwNwD4J/L17uMnJz1eKIasSY/cUQv1jn0qEvQwK7CJX2F2GCmZTWiG8NGc
o5wHgk+bkbv2dYR4u9YTSkR+Rhjd0eaMuHTp9c/ENRLoz+DHSB1wuWcXfzh2bduiZCBRAgD5xhBk
mdLtSn9bfgtzVvHotQNE3Fi3geepsaMAL1jwPyidsHSWZvFOi/Ilu4wtY2WMm4mnTmCUkL4N/wf2
5X2woN9qLJ3rwgbNZ95GvqZg/29okpOZUKe+yao9E7qr2si1hEe6UejunWTjzSavlYfnzUjehHiK
HMYh73bAlV1EpC7hgIZ0WrOd/hprhhb2byNv5SYn7L1rFH2WgwRYnY1Ff/5ZYouR7q3sboHvFd8f
BL3C+exFtyTKC+oN/i1LEIEJJcxg+Iwczp1t4E4XUJD8unjqUc2UMxqW+JzJsLZY/ZbOwO+FXQHa
mhbsCeHyqs9aQfP68PfdiywwPvR9oQVvX80zoQoY6sUNGclO9I8Xozp21khsuvYkEzXq8H5v3ggB
BRz8m1tUTGzdFCjJQgWd29/Ti1P1ey6wisMLyNb0Ki/OFm+0ZY/FSmXjqLnO+hHOZq4R9kK6ftUz
FBJz29adIDF+Jdr0pjcZ/5CTKMcZOwYy9wLT0Z+EODU0oXaqWB54Iszd5GcLWTy0AwgG5lK7eurm
2j0RNOmPaklhjZYYrHcsd8MDPdWyakBwXSjrKWlCMXzxW55fEybbU3u861VmVY5NP+U9eXePHR0X
/vpmcGq+dDLAslkh0NX84E5LFviTn9UxH3KqivpYHnHEKpWvyW6m8qqP+FAFP7A1Y5dOlq/ZSwjO
955b0sfqzG/+ErohSEYWROKEcP4gaaoaDmvjUAuSfi9zUjmcrdlEvjKLV8vyVDk2sv1lcWd7Hnb8
jLg+Vntg82hw3OEe2kxNNc6PLA0W5DnoDib8gxNT45tRrSMMDb4NzSwJ4CiW9ESG1R7PaOvGu7nq
yJ9zsUCycHYkxAOVYuSOel3QsBy7Af3mlE42N8YosKMgDGFYxJkPPfjkJD3yLUqJppQzPEJx51Hk
IWWTZzBGN3z2e16nm/XFtTStYTHqxLWwNmlbhgIe1qsU0UeVPfVLIhgDLoy295zR8iOFXpTlHJ9j
uQe96t2yX3/SVoUOeXuehY9mA42nKNTXJL7x8cpQh64NBof0Ai3rOKA6LNahDDNOZFfz/IVhPT1x
sRFzErQ9xw78iG+jkw3FfBsNwc7w1HzRkaLHobbTKIG7siKWyd9kyxVDG0W8FRBMECvha1T1s0jR
xItDS+dzW8w251hHgBtbMgLhyuN8QT/dAmwuFBS0mvmDheF6Af/4vTjBdcNMfK8X5qrKP2Wm1XL/
IzA0C9Aa00Ri7uT9ol4i/UUoXA49rjCaDAjqUZ6TVdopaQzNDp7PngTFowoaK0Ne3fMxpXPOa2wh
hcCWTmWrSKTdqX6MCzhRgj+zXK0mudPHp/608rB5OWjzM+zbMLB9kmRiydQ3T8Gq+mQoaMnGtBtb
IYl2fEZQOInS29SJetiS8R7hnt1bmMeBGYf4CCEgyQ0vSNS2a1kDtYfJvwYBiUODqWjQPiMfiaHk
DbEZ+/GJuuaEsDwp5WAQSBymLZEwfPDLPu3Ra/sIoHaXNrRq6LG2ssZ7Bso8RGJ2gQaAdbxwJSO3
F/Y5SY3T1oBJIwjpHGW5gdFPcy9R8aBHBYAQXn38A5TNqK3HzDjtZnygAbjiHl4rfmBi/X88w87/
UAzWiQiaoHktDuDb8RYUH9pt2+FbdLaULFStK62i2+2PufKhraQF5RDT64sHsBtMXy6eQjT/E8YR
O8IAxQWJgFqiLojLLBVLkw9hWEiyffNMW1rA38BAzAtcjBM2acvX9apzh8DrpJLnerIky9eAAHYN
lgsLD8nJDoPKRWOLSnaf5iGjExc9Iw7CJiF4D8LnOpgAFj6NnaW2toy1J8fPYDl0KU7YPuYS8Vi8
elYYyM+rVUiXcX71Q2H4Ynu9NlnNlStrswNuV32enzB2rea2qaEFYrKzYeXPIWFhHvnmXLHG8O1Y
BvQyQ0KHhEbogTOAmuHYUriotx7mAHTk64zgjkqo3qOc7/HDDb+j9oxbozwJaMB0iYRAlnW/8s9f
NG7/zpunnn5aLVk4QT213XtBmvNGtf3RISRnIpFce7vY6HbHNasOf/cypYZZpt8rEAxVV9SLTJ1x
G5tMjSeHZ5mmVUwt1t2OhStj4nw/peu2OyhcZ7SQeQQFNfIIuJN2BFJVXzpjEiiEJKFZ1u46qv4c
YupIZLsVMyNOGhSTDPztJWNO78CC5IINeUbmZRMM/DxKdRPGCt+EarvJ+SXUvQU2VHte2On3Z25P
02d7UKfi80YsmPI0z62xOwHNF8Mu168p5DNa+XoSnPSmiO6mDifEgLW2oNCorzskEKRZodX36+9+
CjrGeKWSN8JbKMFWkjBGcSU0flo2bqZaWsVRnsr84RvdK5nPbH8tJ6bwQfcxdeDQLEwMmcehO4s+
o7MDFvBbOTSVP9vRCu9T2oKb5ke9T7pfpKExV9p9/vX92fxOtHoIqG5PAANVHHshFV9/R++DibBj
XXP9q7Sio+ia/kvtYPiiQkxD2uxT2jgwv4++isRg3vVlGfz0rDOkmgDQTE3bn+7rch0GRgWPgdcY
cngkLF/O1RMQFNjcrG4f6INQzvHK5FPS2vdSt5zomH8KWjAcYZ7pUPGhd0Rav+pphLcc7pWIgBkz
twpgGJM7wBi2hsQS0OdAdFDNmc6MnebdeIc1jYnQPYRMpwQ+scD5LjH2YmqPSeN6qqVtpkVRrg03
tHWe+jEPEnQdpr9vqQDCpId8OrdckzJo9INpMzr6dJqaMa5zI5+k3NSdsKP+0WViTeVio/OaEISH
HM0pq8HvFtStTwd5MygJU0a2f9OCQlLYIFYIBXZdmB71lty4rFRpJhF+R8LxmASO5T3utje+RreM
grX5bqCvWM3F/gbc3B4GmJsnqtNsNg294ss12cObs+6A/3HXi4vpVCiT45pPJvD1t1csRxIXR6Kq
yY9KuaTtjhpIGASTje8XVSSB9OLYrOJFnR35uVfMoorhmDWTodumv5prRTo7422zHGVd0wxJskH+
KgqbHUfPcb9otxfWheml3Nu9cylBUnO9vELiQBg8/a/uXQnVEebGOoacY5DyXH/kVhhYgU5PPS97
n5C/DMzpEZCRkSTFJAWJzqF1yCMlRjSvPR3gAsrymSIs62pKFEXYoGgyvFyAw3ccWQiEvAZ2wzqF
NPb+/vpz8sJFbaBfkEWGn2RKWz6o8CWzRz1kXojyh8E2Lvrr1HmhxZopMtbi+V35JoDjC7rIM+dm
4q+k/iBxcdYOidQ1S0qXhxg8vScFho0x0onqXi33fDgzzEbP6awLBP/xDT6jKU0fvt76RXQayo5q
HcMA8Ld9SjsamtU3PaNtvlvKmZ0U4AD7XOP/revxtaS2bQTHBqw9hNhoR97UxKrJmQpHuEVfhJyu
r4/R3acCPl3KaJ2QOIOFbJ0gcS0MlEd7NBB8ihI28wjhCSRvJaGwdz1MMpxFeWfzWd4sEy+e8zxh
Boq4aRQUpBWDRN4GI1/Xjw4p07RZWdsyZKboGOZjT2Ejq+uDxd3yZabXISQX4LeT0lBaSMli4Op0
rfDgbJAhC/Mx6VhsQFPS5roEM6j/kZRiFxN14+XHLW0qitWtTD2vmJkbUlEnjCxgwPSc6kevTj5S
gMXZUQCeheIwiEejUagCapBoi9aq53Jh+UnDr/UcPwO1kw0OslPsMDYFoQCAdY5JL7wTf7IkeFDf
VV3YMBXTfbU9Robjxl3MyaO8XIGLyAxSs9Bb7f5/863ET8BP+3TNrjKp3QKfbQGdc5EaL/ZkpzBb
/nq0NuShKl0Jnps7FSwxIc6pFOyivoc+P2t1+1RkX+DGGkyGDLriixQpkUxgD/UZ2KofnT4bXscw
mKmFLEnPrnQHxwq01dYGTLYRskFzX6LTbvizwA1zWr2EpEKDFffCBNBZiDu907RXOkxyuux9No3q
Nm53klV13v5ajm4W9un2nEqTIJmX9PKLRvMLfz1fGQUMzWxCJUUOd+RSHJc8D1OznTg+3Rbgb0jj
hMY0zuqpa05iIzofXVZFFHxN+I+PRakiHmRgBxkhcbOguLi0gTQviJU8t222RfDNJ289kWJaFo1i
isAoqxOs0Lnn0zL7LcxR34/UE54yDTGeWkcvreaBaGfVfiRhM/7tMwLJsoyBACRoGYcN7LHIDM/u
bjPwaG3bkcVDB+p+fjn/HMCnh6MSoL0Z5UkSovCNTBgYf6j2pu+0v6v7vuu8eLlCZXd2SdsZ7XLd
TgPkRoWyXPX6c87K+Q2WGy335wZNmD+cTAs21EG6alqBsJ6FlQo2pGDJsUwo0WtUEy/uHjHnM3lQ
9Bxv+NVDBbn0dPqLLYUhWxUzE1R8CSDINReePiLZcE2BzZfC+H21oD7pu0/64TEzbf5wh253/OuA
3/xX0hd4y5eSo+3OVDtYoAJJxhPcS68w0SUM0DPhqotQ94PAdxRwaCWshdXdtEctIgXBRTds1Z0K
/W8OEiD7pfv7grwTIu6LWt4PM18UWBhHYO0LDgd0EOXuozoNAkuaz75AcnKA2a9aPkfQz/Ef5Klz
4bPG432ojbgVSr7rqTE9jAqI60ysuNnzlKzMu3ahBo1cHTTLac/MXGj2m2LtpKgQK0ehEhFX+69f
x1Sa5LYWx49YYXtlZBzeLMsrqT9484mftTL7o2cZtGLRYthVsQqs6xWUewt5tZVqADlQaiXhWvIw
9FTRYaAiJbu3GedbYXBCaNYKze5oPKsV8AGfAKvF/A0OKRk24Ys81O4Qyzf5jMyCjksvF7Qcv5+S
T4BKRaJXz27UiAV3h4UYWDKQZdnHHW6bgT1jAL+F2FiwT2cNKuDyHlbnIRsl6pIUj/qBUycle3pi
KGgh/dG+kgiKsYp67KUon7+854K3obF0cSU3ec6PiD36C8b/SMfgyYqwJjiH3BgMI6HVyuyMNcnn
vOxaa3q9pr5IdceH6E7ex4eu4E+lH9t67/f91MQzw+HJF+qqmJxd5zSGglfTAoROFBfmY0gskClb
AYiuQ3CUX/s02fciLg2JceOn5Vo0zIa2gTifo9MMLn0oTlKnCSnr5eliMdTKK8Qwt/57l/QCjMlN
58wg6BYPuIr0eK68zmsm0dzG1GWCXEaPAVExeJwwWLo4uP99te4cjBtvqiFr4htVH8vmiViIjtmI
QcCm+ycrEnkHrHKnwJSfSosf12kGwJOBBj5MNH57mS4avR1s8PhQ9y9zjTtuM06GSK7urqPn5xDT
MGLjVZXIApHhgzvA/y9Pxr0olmQlgClmg6LMhQtnyMNnTIVk32KqNHdrzR/6HvOkbN4TzQvr/QEy
5yTI+mEj+nk3QNXP8siVrjPZVSKMoU/88avHdHWvn2SLzcaAIJB+Y0Jjdmeqwk2heZBc32rPAhqk
RnaKDoEbf1Cw7q4EaSGgr2EWd1Zz73wJI7sH5jSVo2Oc7WQZs2Q+dwPX7OEVJZNrh7HrwxCcaFMr
IzJxqBXHS61+GObFNB1Vyl2+oQgHledsgRXwa5vYjTP568ke54aVQQ+WxVw5zOV0yA22cpKObxSL
bKPfuDjKfMQG4tGajelmMsiezNFRqvsAeduJX78CUaDn5Q2sdyLaOYPlgxWCC/PySRMld/aDh1iM
krA+Xn5B8M8eSIsGg6L1tcJQ6HQGTLmJBgdGOXWJ5hUhmucJ6D+ZaWB+0qyQe6ekUIyQejs3qW69
rGysLJHnCWIQ2yhkxEb1D5FliiEVH2gK3AOyTo0OFRkQ1XrnYuYCxxzkovx18Od+z1te9oHlFXVV
7ie6zr5AcvXlISXO7U/Xn8IVA1RY/sfIkfMAlzKGCpeBlVJ+H594zX8fNbJf8TK8eFJDwXSrMiQy
SJzOrYyPXhs/44Onmwp4sOdBzo7WOVVWObO6Xq8BxQHtH2Ek9aMFR0nv4/0Ll+YC1ujrT0IQrgNg
XPdfS3IyxQbs2zAqM66Nc8IsEL1l8bcfUQqBUGEoqwlLocSTJFhE/psAef3MkM2vx8a8WH/SuEOz
iWYBFewuTqlvI6OK9r33wbxAMT3lVzu2OcVJYuW87EjwnyYl/KEGRfx+t59xraURElOrZfT4T5ML
d9sLGVjYpiTtKVZu5LDxeswvn+F3QBIQ6SvXVSn9AUDSLyu7BE5QREjWtY1p+vShvKT9Dv/O5JQk
ctIwpTg0uY2IZKwu70QBTuqaAm853uCPFhXl/0DKtkJA4/so1IL6jBb7E1K+XjMYUsT9LKTGoiue
rbLfvPc57yEA8z6paIoyyLdxWISHTvAVTDQtlRLtUPpmJ5eDvgRlaubZEQ9ltCWoBvjew1nBV8uH
jGbM/GvmSCmX8xI45lCn4SMHaJBxu4PO9Ee8ydQOm7CDqMATzrN1N7kMHhBjJpnahhLtzR4mdYro
AzhgC1EcHCVCfc/4QKa7jY/sP1DJ94SKuFVgLKv3fLHtPJ0mV+sLZjvoWo9+XYPyx3095pmVCc4j
+ELkkBho92BDH56VaYiAabuROivh2zrFJyb+pb54W5pucyf7xOp4gNXfKamwwEJFtgKhimp1DrXT
kKTw5RWjzO4R54RZYEqNGiP8W9adk3E2oTg=
`pragma protect end_protected
module DVI_TX_Top (
  w_video_clk,
  clk215m,
  slot_reset_n_d,
  w_video_de,
  w_video_vs,
  w_video_hs,
  w_video_r,
  w_video_g,
  w_video_b,
  tmds_clk_p,
  tmds_clk_n,
  n36_6,
  tmds_d_p,
  tmds_d_n
)
;
input w_video_clk;
input clk215m;
input slot_reset_n_d;
input w_video_de;
input w_video_vs;
input w_video_hs;
input [7:0] w_video_r;
input [7:0] w_video_g;
input [7:0] w_video_b;
output tmds_clk_p;
output tmds_clk_n;
output n36_6;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
wire VCC;
wire GND;
  \~rgb2dvi.DVI_TX_Top  rgb2dvi_inst (
    .w_video_clk(w_video_clk),
    .clk215m(clk215m),
    .slot_reset_n_d(slot_reset_n_d),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* DVI_TX_Top */
module ip_sdram (
  O_sdram_clk_d,
  n36_6,
  slot_reset_n_d,
  w_sdram_valid,
  w_sdram_write,
  w_sdram_wdata,
  w_sdram_address,
  IO_sdram_dq_in,
  ff_sdr_ready,
  O_sdram_ras_n_d,
  O_sdram_cas_n_d,
  O_sdram_wen_n_d,
  n649_3,
  n650_3,
  n651_3,
  n652_3,
  n653_3,
  n654_3,
  n655_3,
  n656_3,
  n683_4,
  w_sdram_rdata_en,
  slot_wait_d_4,
  w_sdram_rdata,
  O_sdram_dqm_d,
  O_sdram_addr_d_0,
  O_sdram_addr_d_1,
  O_sdram_addr_d_2,
  O_sdram_addr_d_3,
  O_sdram_addr_d_4,
  O_sdram_addr_d_5,
  O_sdram_addr_d_6,
  O_sdram_addr_d_7,
  O_sdram_addr_d_9,
  O_sdram_addr_d_10
)
;
input O_sdram_clk_d;
input n36_6;
input slot_reset_n_d;
input w_sdram_valid;
input w_sdram_write;
input [7:0] w_sdram_wdata;
input [13:0] w_sdram_address;
input [31:0] IO_sdram_dq_in;
output ff_sdr_ready;
output O_sdram_ras_n_d;
output O_sdram_cas_n_d;
output O_sdram_wen_n_d;
output n649_3;
output n650_3;
output n651_3;
output n652_3;
output n653_3;
output n654_3;
output n655_3;
output n656_3;
output n683_4;
output w_sdram_rdata_en;
output slot_wait_d_4;
output [31:0] w_sdram_rdata;
output [3:0] O_sdram_dqm_d;
output O_sdram_addr_d_0;
output O_sdram_addr_d_1;
output O_sdram_addr_d_2;
output O_sdram_addr_d_3;
output O_sdram_addr_d_4;
output O_sdram_addr_d_5;
output O_sdram_addr_d_6;
output O_sdram_addr_d_7;
output O_sdram_addr_d_9;
output O_sdram_addr_d_10;
wire n10_3;
wire n813_5;
wire n302_3;
wire n200_6;
wire n215_3;
wire n249_3;
wire n334_3;
wire n1283_5;
wire n552_3;
wire n315_4;
wire ff_write_8;
wire ff_wait_8;
wire n229_9;
wire n217_12;
wire n220_12;
wire n223_11;
wire n226_12;
wire n337_11;
wire n214_13;
wire n414_10;
wire n417_10;
wire n420_10;
wire n423_10;
wire n426_10;
wire n503_11;
wire n504_11;
wire n505_11;
wire n506_11;
wire n54_6;
wire n409_6;
wire n265_10;
wire n264_10;
wire n262_10;
wire n258_10;
wire n496_17;
wire ff_sdr_address_5_5;
wire n299_6;
wire n290_6;
wire n10_4;
wire n813_6;
wire n552_4;
wire ff_main_timer_12_7;
wire ff_main_timer_12_8;
wire ff_write_9;
wire n217_13;
wire n220_13;
wire n223_12;
wire n226_13;
wire n414_11;
wire n414_12;
wire n417_11;
wire n420_11;
wire n423_11;
wire n426_11;
wire n265_11;
wire n262_11;
wire n298_7;
wire n292_7;
wire n288_7;
wire n217_14;
wire n220_14;
wire n503_14;
wire n493_26;
wire n497_15;
wire n328_6;
wire n328_8;
wire n501_19;
wire n411_12;
wire n502_11;
wire n500_11;
wire n499_11;
wire ff_main_timer_12_10;
wire ff_sdr_read_data_en_9;
wire n288_10;
wire ff_main_timer_13_20;
wire n292_10;
wire n294_9;
wire n297_9;
wire n298_10;
wire n300_9;
wire n260_17;
wire n820_14;
wire ff_write;
wire ff_wait;
wire ff_do_main_state;
wire [7:0] ff_wdata;
wire [13:0] ff_address;
wire [4:0] ff_main_state;
wire [13:0] ff_main_timer;
wire VCC;
wire GND;
  LUT4 n10_s0 (
    .F(n10_3),
    .I0(ff_main_state[0]),
    .I1(w_sdram_valid),
    .I2(ff_main_state[1]),
    .I3(n10_4) 
);
defparam n10_s0.INIT=16'h4000;
  LUT4 n813_s2 (
    .F(n813_5),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(n813_6) 
);
defparam n813_s2.INIT=16'h0010;
  LUT3 n302_s0 (
    .F(n302_3),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n215_3) 
);
defparam n302_s0.INIT=8'h10;
  LUT3 n200_s3 (
    .F(n200_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(n10_4) 
);
defparam n200_s3.INIT=8'h80;
  LUT3 n215_s0 (
    .F(n215_3),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]) 
);
defparam n215_s0.INIT=8'h01;
  LUT4 n249_s0 (
    .F(n249_3),
    .I0(ff_main_state[1]),
    .I1(ff_main_timer_12_10),
    .I2(n10_4),
    .I3(ff_main_state[0]) 
);
defparam n249_s0.INIT=16'h1000;
  LUT4 n334_s0 (
    .F(n334_3),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(n10_4),
    .I3(n328_6) 
);
defparam n334_s0.INIT=16'hFF10;
  LUT2 n1283_s2 (
    .F(n1283_5),
    .I0(slot_reset_n_d),
    .I1(ff_sdr_ready) 
);
defparam n1283_s2.INIT=4'h7;
  LUT2 n552_s0 (
    .F(n552_3),
    .I0(ff_sdr_ready),
    .I1(n552_4) 
);
defparam n552_s0.INIT=4'h8;
  LUT4 n315_s1 (
    .F(n315_4),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(n10_4),
    .I3(n215_3) 
);
defparam n315_s1.INIT=16'hFF10;
  LUT3 ff_write_s3 (
    .F(ff_write_8),
    .I0(ff_write_9),
    .I1(ff_main_state[4]),
    .I2(n10_3) 
);
defparam ff_write_s3.INIT=8'hF4;
  LUT2 ff_wait_s3 (
    .F(ff_wait_8),
    .I0(w_sdram_rdata_en),
    .I1(n813_5) 
);
defparam ff_wait_s3.INIT=4'hE;
  LUT3 n229_s5 (
    .F(n229_9),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[0]),
    .I2(ff_write_9) 
);
defparam n229_s5.INIT=8'h0D;
  LUT3 n217_s8 (
    .F(n217_12),
    .I0(ff_main_state[3]),
    .I1(n217_13),
    .I2(ff_write_9) 
);
defparam n217_s8.INIT=8'h6F;
  LUT4 n220_s8 (
    .F(n220_12),
    .I0(ff_write_9),
    .I1(n493_26),
    .I2(n220_13),
    .I3(ff_main_state[2]) 
);
defparam n220_s8.INIT=16'hCEFC;
  LUT4 n223_s7 (
    .F(n223_11),
    .I0(n223_12),
    .I1(ff_write_9),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n223_s7.INIT=16'h8F70;
  LUT4 n226_s8 (
    .F(n226_12),
    .I0(n226_13),
    .I1(ff_main_state[0]),
    .I2(n223_12),
    .I3(ff_write_9) 
);
defparam n226_s8.INIT=16'hD755;
  LUT3 n337_s6 (
    .F(n337_11),
    .I0(ff_main_timer[0]),
    .I1(n315_4),
    .I2(ff_main_timer_12_10) 
);
defparam n337_s6.INIT=8'h10;
  LUT4 n214_s8 (
    .F(n214_13),
    .I0(ff_main_state[3]),
    .I1(n217_13),
    .I2(ff_main_state[4]),
    .I3(ff_write_9) 
);
defparam n214_s8.INIT=16'h7800;
  LUT4 n414_s5 (
    .F(n414_10),
    .I0(n552_3),
    .I1(ff_write),
    .I2(n414_11),
    .I3(n414_12) 
);
defparam n414_s5.INIT=16'h0007;
  LUT4 n417_s5 (
    .F(n417_10),
    .I0(n417_11),
    .I1(ff_write),
    .I2(n552_3),
    .I3(n328_6) 
);
defparam n417_s5.INIT=16'h004F;
  LUT4 n420_s5 (
    .F(n420_10),
    .I0(n420_11),
    .I1(ff_write),
    .I2(n552_3),
    .I3(n328_6) 
);
defparam n420_s5.INIT=16'h004F;
  LUT4 n423_s5 (
    .F(n423_10),
    .I0(n423_11),
    .I1(ff_write),
    .I2(n552_3),
    .I3(n328_6) 
);
defparam n423_s5.INIT=16'h004F;
  LUT4 n426_s5 (
    .F(n426_10),
    .I0(n426_11),
    .I1(ff_write),
    .I2(n552_3),
    .I3(n328_6) 
);
defparam n426_s5.INIT=16'h004F;
  LUT4 n503_s6 (
    .F(n503_11),
    .I0(ff_address[13]),
    .I1(n503_14),
    .I2(ff_address[5]),
    .I3(n552_3) 
);
defparam n503_s6.INIT=16'hF888;
  LUT4 n504_s6 (
    .F(n504_11),
    .I0(ff_address[12]),
    .I1(n503_14),
    .I2(ff_address[4]),
    .I3(n552_3) 
);
defparam n504_s6.INIT=16'hF888;
  LUT4 n505_s6 (
    .F(n505_11),
    .I0(ff_address[11]),
    .I1(n503_14),
    .I2(ff_address[3]),
    .I3(n552_3) 
);
defparam n505_s6.INIT=16'hF888;
  LUT4 n506_s6 (
    .F(n506_11),
    .I0(ff_address[10]),
    .I1(n503_14),
    .I2(ff_address[2]),
    .I3(n552_3) 
);
defparam n506_s6.INIT=16'hF888;
  LUT2 n54_s1 (
    .F(n54_6),
    .I0(w_sdram_write),
    .I1(n10_3) 
);
defparam n54_s1.INIT=4'h8;
  LUT3 n409_s1 (
    .F(n409_6),
    .I0(n334_3),
    .I1(n414_12),
    .I2(n503_14) 
);
defparam n409_s1.INIT=8'h01;
  LUT3 n265_s4 (
    .F(n265_10),
    .I0(ff_main_timer[4]),
    .I1(n265_11),
    .I2(ff_main_timer[5]) 
);
defparam n265_s4.INIT=8'hB4;
  LUT4 n264_s4 (
    .F(n264_10),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(n265_11),
    .I3(ff_main_timer[6]) 
);
defparam n264_s4.INIT=16'hEF10;
  LUT3 n262_s4 (
    .F(n262_10),
    .I0(ff_main_timer[7]),
    .I1(n262_11),
    .I2(ff_main_timer[8]) 
);
defparam n262_s4.INIT=8'hB4;
  LUT4 n258_s4 (
    .F(n258_10),
    .I0(ff_main_timer[10]),
    .I1(ff_main_timer[11]),
    .I2(ff_main_timer_12_8),
    .I3(ff_main_timer[12]) 
);
defparam n258_s4.INIT=16'hEF10;
  LUT3 n496_s10 (
    .F(n496_17),
    .I0(n414_12),
    .I1(n552_4),
    .I2(ff_sdr_ready) 
);
defparam n496_s10.INIT=8'hCA;
  LUT2 ff_sdr_address_10_s3 (
    .F(ff_sdr_address_5_5),
    .I0(n493_26),
    .I1(ff_sdr_ready) 
);
defparam ff_sdr_address_10_s3.INIT=4'hB;
  LUT4 n299_s1 (
    .F(n299_6),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(n315_4),
    .I3(ff_main_timer[2]) 
);
defparam n299_s1.INIT=16'h0E01;
  LUT4 n290_s1 (
    .F(n290_6),
    .I0(ff_main_timer[10]),
    .I1(ff_main_timer_12_8),
    .I2(n315_4),
    .I3(ff_main_timer[11]) 
);
defparam n290_s1.INIT=16'h0B04;
  LUT3 n10_s1 (
    .F(n10_4),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]) 
);
defparam n10_s1.INIT=8'h10;
  LUT3 n813_s3 (
    .F(n813_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]) 
);
defparam n813_s3.INIT=8'h4D;
  LUT4 n552_s1 (
    .F(n552_4),
    .I0(ff_main_state[4]),
    .I1(n813_6),
    .I2(ff_main_state[2]),
    .I3(ff_main_state[3]) 
);
defparam n552_s1.INIT=16'h4000;
  LUT2 ff_main_timer_12_s3 (
    .F(ff_main_timer_12_7),
    .I0(ff_main_timer[12]),
    .I1(ff_main_timer[13]) 
);
defparam ff_main_timer_12_s3.INIT=4'h1;
  LUT4 ff_main_timer_12_s4 (
    .F(ff_main_timer_12_8),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(ff_main_timer[9]),
    .I3(n262_11) 
);
defparam ff_main_timer_12_s4.INIT=16'h0100;
  LUT4 ff_write_s4 (
    .F(ff_write_9),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[3]),
    .I2(n813_6),
    .I3(ff_main_state[4]) 
);
defparam ff_write_s4.INIT=16'hDE3F;
  LUT4 n217_s9 (
    .F(n217_13),
    .I0(ff_main_timer_12_10),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready),
    .I3(n217_14) 
);
defparam n217_s9.INIT=16'hC500;
  LUT4 n220_s9 (
    .F(n220_13),
    .I0(ff_main_timer_12_10),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready),
    .I3(n220_14) 
);
defparam n220_s9.INIT=16'hC500;
  LUT3 n223_s8 (
    .F(n223_12),
    .I0(ff_main_timer_12_10),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready) 
);
defparam n223_s8.INIT=8'h3A;
  LUT3 n226_s9 (
    .F(n226_13),
    .I0(n10_3),
    .I1(n552_4),
    .I2(n315_4) 
);
defparam n226_s9.INIT=8'h01;
  LUT3 n414_s6 (
    .F(n414_11),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(n10_4) 
);
defparam n414_s6.INIT=8'h10;
  LUT3 n414_s7 (
    .F(n414_12),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(n215_3) 
);
defparam n414_s7.INIT=8'h40;
  LUT2 n417_s6 (
    .F(n417_11),
    .I0(ff_address[1]),
    .I1(ff_address[0]) 
);
defparam n417_s6.INIT=4'h8;
  LUT2 n420_s6 (
    .F(n420_11),
    .I0(ff_address[0]),
    .I1(ff_address[1]) 
);
defparam n420_s6.INIT=4'h4;
  LUT2 n423_s6 (
    .F(n423_11),
    .I0(ff_address[1]),
    .I1(ff_address[0]) 
);
defparam n423_s6.INIT=4'h4;
  LUT2 n426_s6 (
    .F(n426_11),
    .I0(ff_address[1]),
    .I1(ff_address[0]) 
);
defparam n426_s6.INIT=4'h1;
  LUT4 n265_s5 (
    .F(n265_11),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]),
    .I3(ff_main_timer[3]) 
);
defparam n265_s5.INIT=16'h0001;
  LUT4 n262_s5 (
    .F(n262_11),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(ff_main_timer[6]),
    .I3(n265_11) 
);
defparam n262_s5.INIT=16'h0100;
  LUT3 n298_s2 (
    .F(n298_7),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]) 
);
defparam n298_s2.INIT=8'h01;
  LUT3 n292_s2 (
    .F(n292_7),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(n262_11) 
);
defparam n292_s2.INIT=8'h10;
  LUT4 n288_s2 (
    .F(n288_7),
    .I0(ff_main_timer[10]),
    .I1(ff_main_timer[11]),
    .I2(ff_main_timer[12]),
    .I3(ff_main_timer_12_8) 
);
defparam n288_s2.INIT=16'h0100;
  LUT3 n217_s10 (
    .F(n217_14),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]) 
);
defparam n217_s10.INIT=8'h80;
  LUT2 n220_s10 (
    .F(n220_14),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n220_s10.INIT=4'h8;
  LUT4 n503_s8 (
    .F(n503_14),
    .I0(ff_sdr_ready),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]),
    .I3(n10_4) 
);
defparam n503_s8.INIT=16'h8000;
  LUT4 n493_s21 (
    .F(n493_26),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(n10_4),
    .I3(n552_4) 
);
defparam n493_s21.INIT=16'hFF80;
  LUT4 n497_s8 (
    .F(n497_15),
    .I0(ff_sdr_ready),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(n215_3) 
);
defparam n497_s8.INIT=16'h4555;
  LUT4 n328_s2 (
    .F(n328_6),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n328_s2.INIT=16'h0002;
  LUT4 n328_s3 (
    .F(n328_8),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n215_3),
    .I3(n328_6) 
);
defparam n328_s3.INIT=16'hFF10;
  LUT4 n501_s11 (
    .F(n501_19),
    .I0(ff_sdr_ready),
    .I1(n552_4),
    .I2(ff_address[7]),
    .I3(n497_15) 
);
defparam n501_s11.INIT=16'hFF80;
  LUT3 n411_s6 (
    .F(n411_12),
    .I0(n334_3),
    .I1(ff_sdr_ready),
    .I2(n552_4) 
);
defparam n411_s6.INIT=8'h15;
  LUT3 n502_s6 (
    .F(n502_11),
    .I0(ff_address[6]),
    .I1(ff_sdr_ready),
    .I2(n552_4) 
);
defparam n502_s6.INIT=8'h80;
  LUT3 n500_s6 (
    .F(n500_11),
    .I0(ff_address[8]),
    .I1(ff_sdr_ready),
    .I2(n552_4) 
);
defparam n500_s6.INIT=8'h80;
  LUT3 n499_s6 (
    .F(n499_11),
    .I0(ff_address[9]),
    .I1(ff_sdr_ready),
    .I2(n552_4) 
);
defparam n499_s6.INIT=8'h80;
  LUT4 ff_main_timer_12_s5 (
    .F(ff_main_timer_12_10),
    .I0(ff_main_timer[10]),
    .I1(ff_main_timer[11]),
    .I2(ff_main_timer_12_8),
    .I3(ff_main_timer_12_7) 
);
defparam ff_main_timer_12_s5.INIT=16'hEFFF;
  LUT3 ff_sdr_read_data_en_s5 (
    .F(ff_sdr_read_data_en_9),
    .I0(ff_wait),
    .I1(w_sdram_rdata_en),
    .I2(n813_5) 
);
defparam ff_sdr_read_data_en_s5.INIT=8'hF4;
  LUT4 n288_s4 (
    .F(n288_10),
    .I0(ff_main_timer_12_10),
    .I1(n288_7),
    .I2(n315_4),
    .I3(ff_main_timer[13]) 
);
defparam n288_s4.INIT=16'h0708;
  LUT2 ff_main_timer_13_s7 (
    .F(ff_main_timer_13_20),
    .I0(ff_main_timer_12_10),
    .I1(n315_4) 
);
defparam ff_main_timer_13_s7.INIT=4'hE;
  LUT4 n292_s4 (
    .F(n292_10),
    .I0(ff_main_timer_12_10),
    .I1(n292_7),
    .I2(n315_4),
    .I3(ff_main_timer[9]) 
);
defparam n292_s4.INIT=16'h0708;
  LUT4 n294_s3 (
    .F(n294_9),
    .I0(ff_main_timer_12_10),
    .I1(n262_11),
    .I2(n315_4),
    .I3(ff_main_timer[7]) 
);
defparam n294_s3.INIT=16'h0708;
  LUT4 n297_s3 (
    .F(n297_9),
    .I0(ff_main_timer_12_10),
    .I1(n265_11),
    .I2(n315_4),
    .I3(ff_main_timer[4]) 
);
defparam n297_s3.INIT=16'h0708;
  LUT4 n298_s4 (
    .F(n298_10),
    .I0(ff_main_timer_12_10),
    .I1(n298_7),
    .I2(n315_4),
    .I3(ff_main_timer[3]) 
);
defparam n298_s4.INIT=16'h0708;
  LUT4 n300_s3 (
    .F(n300_9),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer_12_10),
    .I2(n315_4),
    .I3(ff_main_timer[1]) 
);
defparam n300_s3.INIT=16'h0B04;
  LUT3 n260_s8 (
    .F(n260_17),
    .I0(ff_main_timer[10]),
    .I1(ff_main_timer_12_8),
    .I2(ff_main_timer_12_10) 
);
defparam n260_s8.INIT=8'h60;
  LUT4 n820_s6 (
    .F(n820_14),
    .I0(ff_sdr_read_data_en_9),
    .I1(w_sdram_rdata_en),
    .I2(ff_write),
    .I3(n813_5) 
);
defparam n820_s6.INIT=16'h4F44;
  DFFRE ff_wdata_7_s0 (
    .Q(ff_wdata[7]),
    .D(w_sdram_wdata[7]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(ff_wdata[6]),
    .D(w_sdram_wdata[6]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(ff_wdata[5]),
    .D(w_sdram_wdata[5]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(ff_wdata[4]),
    .D(w_sdram_wdata[4]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(ff_wdata[3]),
    .D(w_sdram_wdata[3]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(ff_wdata[2]),
    .D(w_sdram_wdata[2]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(ff_wdata[1]),
    .D(w_sdram_wdata[1]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(ff_wdata[0]),
    .D(w_sdram_wdata[0]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_13_s0 (
    .Q(ff_address[13]),
    .D(w_sdram_address[13]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_12_s0 (
    .Q(ff_address[12]),
    .D(w_sdram_address[12]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_11_s0 (
    .Q(ff_address[11]),
    .D(w_sdram_address[11]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_10_s0 (
    .Q(ff_address[10]),
    .D(w_sdram_address[10]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_9_s0 (
    .Q(ff_address[9]),
    .D(w_sdram_address[9]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_8_s0 (
    .Q(ff_address[8]),
    .D(w_sdram_address[8]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(w_sdram_address[7]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(w_sdram_address[6]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(w_sdram_address[5]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(w_sdram_address[4]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(w_sdram_address[3]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_sdram_address[2]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_sdram_address[1]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_sdram_address[0]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFR ff_main_state_4_s0 (
    .Q(ff_main_state[4]),
    .D(n214_13),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFR ff_main_state_3_s0 (
    .Q(ff_main_state[3]),
    .D(n217_12),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFR ff_main_state_2_s0 (
    .Q(ff_main_state[2]),
    .D(n220_12),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFR ff_main_state_1_s0 (
    .Q(ff_main_state[1]),
    .D(n223_11),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFR ff_main_state_0_s0 (
    .Q(ff_main_state[0]),
    .D(n226_12),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_ready_s0 (
    .Q(ff_sdr_ready),
    .D(VCC),
    .CLK(O_sdram_clk_d),
    .CE(n249_3),
    .RESET(n36_6) 
);
  DFFRE ff_main_timer_12_s0 (
    .Q(ff_main_timer[12]),
    .D(n258_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_10),
    .RESET(n315_4) 
);
  DFFRE ff_main_timer_8_s0 (
    .Q(ff_main_timer[8]),
    .D(n262_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_10),
    .RESET(n315_4) 
);
  DFFRE ff_main_timer_6_s0 (
    .Q(ff_main_timer[6]),
    .D(n264_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_10),
    .RESET(n315_4) 
);
  DFFRE ff_main_timer_5_s0 (
    .Q(ff_main_timer[5]),
    .D(n265_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_10),
    .RESET(n315_4) 
);
  DFFS ff_sdr_command_2_s0 (
    .Q(O_sdram_ras_n_d),
    .D(n409_6),
    .CLK(O_sdram_clk_d),
    .SET(n36_6) 
);
defparam ff_sdr_command_2_s0.INIT=1'b1;
  DFFS ff_sdr_command_1_s0 (
    .Q(O_sdram_cas_n_d),
    .D(n411_12),
    .CLK(O_sdram_clk_d),
    .SET(n36_6) 
);
defparam ff_sdr_command_1_s0.INIT=1'b1;
  DFFS ff_sdr_command_0_s0 (
    .Q(O_sdram_wen_n_d),
    .D(n414_10),
    .CLK(O_sdram_clk_d),
    .SET(n36_6) 
);
defparam ff_sdr_command_0_s0.INIT=1'b1;
  DFFR n649_s0 (
    .Q(n649_3),
    .D(ff_wdata[7]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n650_s0 (
    .Q(n650_3),
    .D(ff_wdata[6]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n651_s0 (
    .Q(n651_3),
    .D(ff_wdata[5]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n652_s0 (
    .Q(n652_3),
    .D(ff_wdata[4]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n653_s0 (
    .Q(n653_3),
    .D(ff_wdata[3]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n654_s0 (
    .Q(n654_3),
    .D(ff_wdata[2]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n655_s0 (
    .Q(n655_3),
    .D(ff_wdata[1]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n656_s0 (
    .Q(n656_3),
    .D(ff_wdata[0]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n683_s0 (
    .Q(n683_4),
    .D(n552_3),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_31_s0 (
    .Q(w_sdram_rdata[31]),
    .D(IO_sdram_dq_in[31]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_30_s0 (
    .Q(w_sdram_rdata[30]),
    .D(IO_sdram_dq_in[30]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_29_s0 (
    .Q(w_sdram_rdata[29]),
    .D(IO_sdram_dq_in[29]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_28_s0 (
    .Q(w_sdram_rdata[28]),
    .D(IO_sdram_dq_in[28]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_27_s0 (
    .Q(w_sdram_rdata[27]),
    .D(IO_sdram_dq_in[27]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_26_s0 (
    .Q(w_sdram_rdata[26]),
    .D(IO_sdram_dq_in[26]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_25_s0 (
    .Q(w_sdram_rdata[25]),
    .D(IO_sdram_dq_in[25]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_24_s0 (
    .Q(w_sdram_rdata[24]),
    .D(IO_sdram_dq_in[24]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_23_s0 (
    .Q(w_sdram_rdata[23]),
    .D(IO_sdram_dq_in[23]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_22_s0 (
    .Q(w_sdram_rdata[22]),
    .D(IO_sdram_dq_in[22]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_21_s0 (
    .Q(w_sdram_rdata[21]),
    .D(IO_sdram_dq_in[21]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_20_s0 (
    .Q(w_sdram_rdata[20]),
    .D(IO_sdram_dq_in[20]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_19_s0 (
    .Q(w_sdram_rdata[19]),
    .D(IO_sdram_dq_in[19]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_18_s0 (
    .Q(w_sdram_rdata[18]),
    .D(IO_sdram_dq_in[18]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_17_s0 (
    .Q(w_sdram_rdata[17]),
    .D(IO_sdram_dq_in[17]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_16_s0 (
    .Q(w_sdram_rdata[16]),
    .D(IO_sdram_dq_in[16]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_15_s0 (
    .Q(w_sdram_rdata[15]),
    .D(IO_sdram_dq_in[15]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_14_s0 (
    .Q(w_sdram_rdata[14]),
    .D(IO_sdram_dq_in[14]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_13_s0 (
    .Q(w_sdram_rdata[13]),
    .D(IO_sdram_dq_in[13]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_12_s0 (
    .Q(w_sdram_rdata[12]),
    .D(IO_sdram_dq_in[12]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_11_s0 (
    .Q(w_sdram_rdata[11]),
    .D(IO_sdram_dq_in[11]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_10_s0 (
    .Q(w_sdram_rdata[10]),
    .D(IO_sdram_dq_in[10]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_9_s0 (
    .Q(w_sdram_rdata[9]),
    .D(IO_sdram_dq_in[9]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_8_s0 (
    .Q(w_sdram_rdata[8]),
    .D(IO_sdram_dq_in[8]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_7_s0 (
    .Q(w_sdram_rdata[7]),
    .D(IO_sdram_dq_in[7]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_6_s0 (
    .Q(w_sdram_rdata[6]),
    .D(IO_sdram_dq_in[6]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_5_s0 (
    .Q(w_sdram_rdata[5]),
    .D(IO_sdram_dq_in[5]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_4_s0 (
    .Q(w_sdram_rdata[4]),
    .D(IO_sdram_dq_in[4]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_3_s0 (
    .Q(w_sdram_rdata[3]),
    .D(IO_sdram_dq_in[3]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_2_s0 (
    .Q(w_sdram_rdata[2]),
    .D(IO_sdram_dq_in[2]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_1_s0 (
    .Q(w_sdram_rdata[1]),
    .D(IO_sdram_dq_in[1]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_0_s0 (
    .Q(w_sdram_rdata[0]),
    .D(IO_sdram_dq_in[0]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFSE ff_sdr_dq_mask_0_s1 (
    .Q(O_sdram_dqm_d[0]),
    .D(n426_10),
    .CLK(O_sdram_clk_d),
    .CE(slot_reset_n_d),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_0_s1.INIT=1'b1;
  DFFSE ff_sdr_dq_mask_1_s1 (
    .Q(O_sdram_dqm_d[1]),
    .D(n423_10),
    .CLK(O_sdram_clk_d),
    .CE(slot_reset_n_d),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_1_s1.INIT=1'b1;
  DFFSE ff_sdr_dq_mask_2_s1 (
    .Q(O_sdram_dqm_d[2]),
    .D(n420_10),
    .CLK(O_sdram_clk_d),
    .CE(slot_reset_n_d),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_2_s1.INIT=1'b1;
  DFFSE ff_sdr_dq_mask_3_s1 (
    .Q(O_sdram_dqm_d[3]),
    .D(n417_10),
    .CLK(O_sdram_clk_d),
    .CE(slot_reset_n_d),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_3_s1.INIT=1'b1;
  DFFRE ff_write_s1 (
    .Q(ff_write),
    .D(n54_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
defparam ff_write_s1.INIT=1'b0;
  DFFRE ff_wait_s1 (
    .Q(ff_wait),
    .D(n813_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_wait_8),
    .RESET(n36_6) 
);
defparam ff_wait_s1.INIT=1'b0;
  DFFRE ff_do_main_state_s1 (
    .Q(ff_do_main_state),
    .D(n200_6),
    .CLK(O_sdram_clk_d),
    .CE(n229_9),
    .RESET(n36_6) 
);
defparam ff_do_main_state_s1.INIT=1'b0;
  DFFRE ff_sdr_address_7_s1 (
    .Q(O_sdram_addr_d_7),
    .D(n499_11),
    .CLK(O_sdram_clk_d),
    .CE(n493_26),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_7_s1.INIT=1'b0;
  DFFRE ff_sdr_address_6_s1 (
    .Q(O_sdram_addr_d_6),
    .D(n500_11),
    .CLK(O_sdram_clk_d),
    .CE(n493_26),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_6_s1.INIT=1'b0;
  DFFRE ff_sdr_address_4_s1 (
    .Q(O_sdram_addr_d_4),
    .D(n502_11),
    .CLK(O_sdram_clk_d),
    .CE(n493_26),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_4_s1.INIT=1'b0;
  DFFRE ff_sdr_address_3_s1 (
    .Q(O_sdram_addr_d_3),
    .D(n503_11),
    .CLK(O_sdram_clk_d),
    .CE(n493_26),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_3_s1.INIT=1'b0;
  DFFRE ff_sdr_address_2_s1 (
    .Q(O_sdram_addr_d_2),
    .D(n504_11),
    .CLK(O_sdram_clk_d),
    .CE(n493_26),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_2_s1.INIT=1'b0;
  DFFRE ff_sdr_address_1_s1 (
    .Q(O_sdram_addr_d_1),
    .D(n505_11),
    .CLK(O_sdram_clk_d),
    .CE(n493_26),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_1_s1.INIT=1'b0;
  DFFRE ff_sdr_address_0_s1 (
    .Q(O_sdram_addr_d_0),
    .D(n506_11),
    .CLK(O_sdram_clk_d),
    .CE(n493_26),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_0_s1.INIT=1'b0;
  DFFS ff_main_timer_0_s2 (
    .Q(ff_main_timer[0]),
    .D(n337_11),
    .CLK(O_sdram_clk_d),
    .SET(n215_3) 
);
  DFFRE ff_sdr_address_10_s1 (
    .Q(O_sdram_addr_d_10),
    .D(n496_17),
    .CLK(O_sdram_clk_d),
    .CE(ff_sdr_address_5_5),
    .RESET(n36_6) 
);
defparam ff_sdr_address_10_s1.INIT=1'b0;
  DFFRE ff_sdr_address_9_s1 (
    .Q(O_sdram_addr_d_9),
    .D(n497_15),
    .CLK(O_sdram_clk_d),
    .CE(ff_sdr_address_5_5),
    .RESET(n36_6) 
);
defparam ff_sdr_address_9_s1.INIT=1'b0;
  DFFRE ff_sdr_address_5_s1 (
    .Q(O_sdram_addr_d_5),
    .D(n501_19),
    .CLK(O_sdram_clk_d),
    .CE(ff_sdr_address_5_5),
    .RESET(n36_6) 
);
defparam ff_sdr_address_5_s1.INIT=1'b0;
  DFFSE ff_main_timer_11_s3 (
    .Q(ff_main_timer[11]),
    .D(n290_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_13_20),
    .SET(n302_3) 
);
defparam ff_main_timer_11_s3.INIT=1'b1;
  DFFSE ff_main_timer_2_s3 (
    .Q(ff_main_timer[2]),
    .D(n299_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_13_20),
    .SET(n215_3) 
);
defparam ff_main_timer_2_s3.INIT=1'b1;
  DFFR ff_main_timer_10_s2 (
    .Q(ff_main_timer[10]),
    .D(n260_17),
    .CLK(O_sdram_clk_d),
    .RESET(n315_4) 
);
defparam ff_main_timer_10_s2.INIT=1'b0;
  DFFR ff_sdr_read_data_en_s4 (
    .Q(w_sdram_rdata_en),
    .D(n820_14),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
defparam ff_sdr_read_data_en_s4.INIT=1'b0;
  DFFS ff_main_timer_13_s6 (
    .Q(ff_main_timer[13]),
    .D(n288_10),
    .CLK(O_sdram_clk_d),
    .SET(n302_3) 
);
defparam ff_main_timer_13_s6.INIT=1'b1;
  DFFS ff_main_timer_9_s5 (
    .Q(ff_main_timer[9]),
    .D(n292_10),
    .CLK(O_sdram_clk_d),
    .SET(n302_3) 
);
defparam ff_main_timer_9_s5.INIT=1'b1;
  DFFS ff_main_timer_7_s5 (
    .Q(ff_main_timer[7]),
    .D(n294_9),
    .CLK(O_sdram_clk_d),
    .SET(n302_3) 
);
defparam ff_main_timer_7_s5.INIT=1'b1;
  DFFS ff_main_timer_4_s5 (
    .Q(ff_main_timer[4]),
    .D(n297_9),
    .CLK(O_sdram_clk_d),
    .SET(n302_3) 
);
defparam ff_main_timer_4_s5.INIT=1'b1;
  DFFS ff_main_timer_3_s5 (
    .Q(ff_main_timer[3]),
    .D(n298_10),
    .CLK(O_sdram_clk_d),
    .SET(n328_8) 
);
defparam ff_main_timer_3_s5.INIT=1'b1;
  DFFS ff_main_timer_1_s5 (
    .Q(ff_main_timer[1]),
    .D(n300_9),
    .CLK(O_sdram_clk_d),
    .SET(n334_3) 
);
defparam ff_main_timer_1_s5.INIT=1'b1;
  INV slot_wait_d_s0 (
    .O(slot_wait_d_4),
    .I(ff_sdr_ready) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_sdram */
module tangnano20k_vdp_cartridge (
  clk,
  clk14m,
  slot_reset_n,
  slot_iorq_n,
  slot_rd_n,
  slot_wr_n,
  slot_wait,
  slot_intr,
  slot_data_dir,
  slot_a,
  slot_d,
  busdir,
  oe_n,
  dipsw,
  ws2812_led,
  button,
  tmds_clk_p,
  tmds_clk_n,
  tmds_d_p,
  tmds_d_n,
  O_sdram_clk,
  O_sdram_cke,
  O_sdram_cs_n,
  O_sdram_ras_n,
  O_sdram_cas_n,
  O_sdram_wen_n,
  IO_sdram_dq,
  O_sdram_addr,
  O_sdram_ba,
  O_sdram_dqm
)
;
input clk;
input clk14m;
input slot_reset_n;
input slot_iorq_n;
input slot_rd_n;
input slot_wr_n;
output slot_wait;
output slot_intr;
output slot_data_dir;
input [7:0] slot_a;
inout [7:0] slot_d;
output busdir;
output oe_n;
input dipsw;
output ws2812_led;
input [1:0] button;
output tmds_clk_p;
output tmds_clk_n;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
output O_sdram_clk;
output O_sdram_cke;
output O_sdram_cs_n;
output O_sdram_ras_n;
output O_sdram_cas_n;
output O_sdram_wen_n;
inout [31:0] IO_sdram_dq;
output [10:0] O_sdram_addr;
output [1:0] O_sdram_ba;
output [3:0] O_sdram_dqm;
wire clk14m_d;
wire slot_reset_n_d;
wire slot_iorq_n_d;
wire slot_rd_n_d;
wire slot_wr_n_d;
wire busdir_d;
wire busdir_d_5;
wire IO_sdram_dq_31_101;
wire clk215m;
wire pll_lock;
wire O_sdram_clk_d;
wire w_video_clk;
wire w_bus_valid;
wire w_iorq_rd;
wire w_bus_ioreq;
wire w_bus_write;
wire slot_data_dir_d_4;
wire w_bus_gpio_rdata_en;
wire w_led_wr;
wire ws2812_led_d;
wire w_sdram_write;
wire w_sdram_valid;
wire w_vdp_enable;
wire p_vdp_r_5_4;
wire w_bus_vdp_rdata_en;
wire w_video_hs;
wire w_video_de;
wire w_video_vs;
wire n36_6;
wire ff_sdr_ready;
wire O_sdram_ras_n_d;
wire O_sdram_cas_n_d;
wire O_sdram_wen_n_d;
wire n649_3;
wire n650_3;
wire n651_3;
wire n652_3;
wire n653_3;
wire n654_3;
wire n655_3;
wire n656_3;
wire n683_4;
wire w_sdram_rdata_en;
wire slot_wait_d_4;
wire [7:0] slot_a_d;
wire [7:0] slot_d_in;
wire [31:0] IO_sdram_dq_in;
wire [7:0] w_bus_rdata;
wire [7:0] w_bus_address;
wire [7:0] w_bus_wdata;
wire [7:0] ff_rdata;
wire [7:0] w_led_red;
wire [7:0] w_led_green;
wire [7:0] w_led_blue;
wire [7:0] w_bus_gpio_rdata;
wire [13:0] w_sdram_address;
wire [7:0] w_sdram_wdata;
wire [10:1] w_vdp_hcounter;
wire [1:0] w_vdp_vcounter;
wire [5:0] w_video_r_vdp;
wire [5:0] w_video_g_vdp;
wire [5:0] w_video_b_vdp;
wire [7:0] w_video_r;
wire [7:0] w_video_g;
wire [7:0] w_video_b;
wire [31:0] w_sdram_rdata;
wire [3:0] O_sdram_dqm_d;
wire [10:0] O_sdram_addr_d;
wire VCC;
wire GND;
  IBUF clk14m_ibuf (
    .O(clk14m_d),
    .I(clk14m) 
);
  IBUF slot_reset_n_ibuf (
    .O(slot_reset_n_d),
    .I(slot_reset_n) 
);
  IBUF slot_iorq_n_ibuf (
    .O(slot_iorq_n_d),
    .I(slot_iorq_n) 
);
  IBUF slot_rd_n_ibuf (
    .O(slot_rd_n_d),
    .I(slot_rd_n) 
);
  IBUF slot_wr_n_ibuf (
    .O(slot_wr_n_d),
    .I(slot_wr_n) 
);
  IBUF slot_a_0_ibuf (
    .O(slot_a_d[0]),
    .I(slot_a[0]) 
);
  IBUF slot_a_1_ibuf (
    .O(slot_a_d[1]),
    .I(slot_a[1]) 
);
  IBUF slot_a_2_ibuf (
    .O(slot_a_d[2]),
    .I(slot_a[2]) 
);
  IBUF slot_a_3_ibuf (
    .O(slot_a_d[3]),
    .I(slot_a[3]) 
);
  IBUF slot_a_4_ibuf (
    .O(slot_a_d[4]),
    .I(slot_a[4]) 
);
  IBUF slot_a_5_ibuf (
    .O(slot_a_d[5]),
    .I(slot_a[5]) 
);
  IBUF slot_a_6_ibuf (
    .O(slot_a_d[6]),
    .I(slot_a[6]) 
);
  IBUF slot_a_7_ibuf (
    .O(slot_a_d[7]),
    .I(slot_a[7]) 
);
  IOBUF slot_d_0_iobuf (
    .O(slot_d_in[0]),
    .IO(slot_d[0]),
    .I(ff_rdata[0]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_1_iobuf (
    .O(slot_d_in[1]),
    .IO(slot_d[1]),
    .I(ff_rdata[1]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_2_iobuf (
    .O(slot_d_in[2]),
    .IO(slot_d[2]),
    .I(ff_rdata[2]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_3_iobuf (
    .O(slot_d_in[3]),
    .IO(slot_d[3]),
    .I(ff_rdata[3]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_4_iobuf (
    .O(slot_d_in[4]),
    .IO(slot_d[4]),
    .I(ff_rdata[4]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_5_iobuf (
    .O(slot_d_in[5]),
    .IO(slot_d[5]),
    .I(ff_rdata[5]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_6_iobuf (
    .O(slot_d_in[6]),
    .IO(slot_d[6]),
    .I(ff_rdata[6]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_7_iobuf (
    .O(slot_d_in[7]),
    .IO(slot_d[7]),
    .I(ff_rdata[7]),
    .OEN(w_bus_write) 
);
  IOBUF IO_sdram_dq_0_iobuf (
    .O(IO_sdram_dq_in[0]),
    .IO(IO_sdram_dq[0]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_1_iobuf (
    .O(IO_sdram_dq_in[1]),
    .IO(IO_sdram_dq[1]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_2_iobuf (
    .O(IO_sdram_dq_in[2]),
    .IO(IO_sdram_dq[2]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_3_iobuf (
    .O(IO_sdram_dq_in[3]),
    .IO(IO_sdram_dq[3]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_4_iobuf (
    .O(IO_sdram_dq_in[4]),
    .IO(IO_sdram_dq[4]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_5_iobuf (
    .O(IO_sdram_dq_in[5]),
    .IO(IO_sdram_dq[5]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_6_iobuf (
    .O(IO_sdram_dq_in[6]),
    .IO(IO_sdram_dq[6]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_7_iobuf (
    .O(IO_sdram_dq_in[7]),
    .IO(IO_sdram_dq[7]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_8_iobuf (
    .O(IO_sdram_dq_in[8]),
    .IO(IO_sdram_dq[8]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_9_iobuf (
    .O(IO_sdram_dq_in[9]),
    .IO(IO_sdram_dq[9]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_10_iobuf (
    .O(IO_sdram_dq_in[10]),
    .IO(IO_sdram_dq[10]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_11_iobuf (
    .O(IO_sdram_dq_in[11]),
    .IO(IO_sdram_dq[11]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_12_iobuf (
    .O(IO_sdram_dq_in[12]),
    .IO(IO_sdram_dq[12]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_13_iobuf (
    .O(IO_sdram_dq_in[13]),
    .IO(IO_sdram_dq[13]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_14_iobuf (
    .O(IO_sdram_dq_in[14]),
    .IO(IO_sdram_dq[14]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_15_iobuf (
    .O(IO_sdram_dq_in[15]),
    .IO(IO_sdram_dq[15]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_16_iobuf (
    .O(IO_sdram_dq_in[16]),
    .IO(IO_sdram_dq[16]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_17_iobuf (
    .O(IO_sdram_dq_in[17]),
    .IO(IO_sdram_dq[17]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_18_iobuf (
    .O(IO_sdram_dq_in[18]),
    .IO(IO_sdram_dq[18]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_19_iobuf (
    .O(IO_sdram_dq_in[19]),
    .IO(IO_sdram_dq[19]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_20_iobuf (
    .O(IO_sdram_dq_in[20]),
    .IO(IO_sdram_dq[20]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_21_iobuf (
    .O(IO_sdram_dq_in[21]),
    .IO(IO_sdram_dq[21]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_22_iobuf (
    .O(IO_sdram_dq_in[22]),
    .IO(IO_sdram_dq[22]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_23_iobuf (
    .O(IO_sdram_dq_in[23]),
    .IO(IO_sdram_dq[23]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_24_iobuf (
    .O(IO_sdram_dq_in[24]),
    .IO(IO_sdram_dq[24]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_25_iobuf (
    .O(IO_sdram_dq_in[25]),
    .IO(IO_sdram_dq[25]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_26_iobuf (
    .O(IO_sdram_dq_in[26]),
    .IO(IO_sdram_dq[26]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_27_iobuf (
    .O(IO_sdram_dq_in[27]),
    .IO(IO_sdram_dq[27]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_28_iobuf (
    .O(IO_sdram_dq_in[28]),
    .IO(IO_sdram_dq[28]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_29_iobuf (
    .O(IO_sdram_dq_in[29]),
    .IO(IO_sdram_dq[29]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_30_iobuf (
    .O(IO_sdram_dq_in[30]),
    .IO(IO_sdram_dq[30]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_31_iobuf (
    .O(IO_sdram_dq_in[31]),
    .IO(IO_sdram_dq[31]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  OBUF slot_wait_obuf (
    .O(slot_wait),
    .I(slot_wait_d_4) 
);
  OBUF slot_intr_obuf (
    .O(slot_intr),
    .I(GND) 
);
  OBUF slot_data_dir_obuf (
    .O(slot_data_dir),
    .I(slot_data_dir_d_4) 
);
  OBUF busdir_obuf (
    .O(busdir),
    .I(busdir_d) 
);
  OBUF oe_n_obuf (
    .O(oe_n),
    .I(GND) 
);
  OBUF ws2812_led_obuf (
    .O(ws2812_led),
    .I(ws2812_led_d) 
);
  OBUF O_sdram_clk_obuf (
    .O(O_sdram_clk),
    .I(O_sdram_clk_d) 
);
  OBUF O_sdram_cke_obuf (
    .O(O_sdram_cke),
    .I(VCC) 
);
  OBUF O_sdram_cs_n_obuf (
    .O(O_sdram_cs_n),
    .I(GND) 
);
  OBUF O_sdram_ras_n_obuf (
    .O(O_sdram_ras_n),
    .I(O_sdram_ras_n_d) 
);
  OBUF O_sdram_cas_n_obuf (
    .O(O_sdram_cas_n),
    .I(O_sdram_cas_n_d) 
);
  OBUF O_sdram_wen_n_obuf (
    .O(O_sdram_wen_n),
    .I(O_sdram_wen_n_d) 
);
  OBUF O_sdram_addr_0_obuf (
    .O(O_sdram_addr[0]),
    .I(O_sdram_addr_d[0]) 
);
  OBUF O_sdram_addr_1_obuf (
    .O(O_sdram_addr[1]),
    .I(O_sdram_addr_d[1]) 
);
  OBUF O_sdram_addr_2_obuf (
    .O(O_sdram_addr[2]),
    .I(O_sdram_addr_d[2]) 
);
  OBUF O_sdram_addr_3_obuf (
    .O(O_sdram_addr[3]),
    .I(O_sdram_addr_d[3]) 
);
  OBUF O_sdram_addr_4_obuf (
    .O(O_sdram_addr[4]),
    .I(O_sdram_addr_d[4]) 
);
  OBUF O_sdram_addr_5_obuf (
    .O(O_sdram_addr[5]),
    .I(O_sdram_addr_d[5]) 
);
  OBUF O_sdram_addr_6_obuf (
    .O(O_sdram_addr[6]),
    .I(O_sdram_addr_d[6]) 
);
  OBUF O_sdram_addr_7_obuf (
    .O(O_sdram_addr[7]),
    .I(O_sdram_addr_d[7]) 
);
  OBUF O_sdram_addr_8_obuf (
    .O(O_sdram_addr[8]),
    .I(GND) 
);
  OBUF O_sdram_addr_9_obuf (
    .O(O_sdram_addr[9]),
    .I(O_sdram_addr_d[9]) 
);
  OBUF O_sdram_addr_10_obuf (
    .O(O_sdram_addr[10]),
    .I(O_sdram_addr_d[10]) 
);
  OBUF O_sdram_ba_0_obuf (
    .O(O_sdram_ba[0]),
    .I(GND) 
);
  OBUF O_sdram_ba_1_obuf (
    .O(O_sdram_ba[1]),
    .I(GND) 
);
  OBUF O_sdram_dqm_0_obuf (
    .O(O_sdram_dqm[0]),
    .I(O_sdram_dqm_d[0]) 
);
  OBUF O_sdram_dqm_1_obuf (
    .O(O_sdram_dqm[1]),
    .I(O_sdram_dqm_d[1]) 
);
  OBUF O_sdram_dqm_2_obuf (
    .O(O_sdram_dqm[2]),
    .I(O_sdram_dqm_d[2]) 
);
  OBUF O_sdram_dqm_3_obuf (
    .O(O_sdram_dqm[3]),
    .I(O_sdram_dqm_d[3]) 
);
  LUT4 busdir_d_s (
    .F(busdir_d),
    .I0(slot_a_d[2]),
    .I1(slot_a_d[3]),
    .I2(busdir_d_5),
    .I3(w_iorq_rd) 
);
defparam busdir_d_s.INIT=16'h1000;
  LUT3 w_bus_rdata_0_s3 (
    .F(w_bus_rdata[0]),
    .I0(w_bus_gpio_rdata_en),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata[0]) 
);
defparam w_bus_rdata_0_s3.INIT=8'hF1;
  LUT3 w_bus_rdata_1_s3 (
    .F(w_bus_rdata[1]),
    .I0(w_bus_gpio_rdata_en),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata[1]) 
);
defparam w_bus_rdata_1_s3.INIT=8'hF1;
  LUT3 w_bus_rdata_2_s3 (
    .F(w_bus_rdata[2]),
    .I0(w_bus_gpio_rdata_en),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata[2]) 
);
defparam w_bus_rdata_2_s3.INIT=8'hF1;
  LUT3 w_bus_rdata_3_s3 (
    .F(w_bus_rdata[3]),
    .I0(w_bus_gpio_rdata_en),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata[3]) 
);
defparam w_bus_rdata_3_s3.INIT=8'hF1;
  LUT3 w_bus_rdata_4_s3 (
    .F(w_bus_rdata[4]),
    .I0(w_bus_gpio_rdata_en),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata[4]) 
);
defparam w_bus_rdata_4_s3.INIT=8'hF1;
  LUT3 w_bus_rdata_5_s3 (
    .F(w_bus_rdata[5]),
    .I0(w_bus_gpio_rdata_en),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata[5]) 
);
defparam w_bus_rdata_5_s3.INIT=8'hF1;
  LUT3 w_bus_rdata_6_s3 (
    .F(w_bus_rdata[6]),
    .I0(w_bus_gpio_rdata_en),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata[6]) 
);
defparam w_bus_rdata_6_s3.INIT=8'hF1;
  LUT3 w_bus_rdata_7_s3 (
    .F(w_bus_rdata[7]),
    .I0(w_bus_gpio_rdata_en),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata[7]) 
);
defparam w_bus_rdata_7_s3.INIT=8'hF1;
  LUT4 busdir_d_s0 (
    .F(busdir_d_5),
    .I0(slot_a_d[5]),
    .I1(slot_a_d[6]),
    .I2(slot_a_d[7]),
    .I3(slot_a_d[4]) 
);
defparam busdir_d_s0.INIT=16'h0100;
  INV IO_sdram_dq_31_s66 (
    .O(IO_sdram_dq_31_101),
    .I(n683_4) 
);
  Gowin_rPLL u_pll (
    .clk14m_d(clk14m_d),
    .clk215m(clk215m),
    .pll_lock(pll_lock)
);
  Gowin_rPLL2 u_pll2 (
    .clk14m_d(clk14m_d),
    .O_sdram_clk_d(O_sdram_clk_d)
);
  Gowin_CLKDIV u_clkdiv (
    .clk215m(clk215m),
    .pll_lock(pll_lock),
    .w_video_clk(w_video_clk)
);
  msx_slot u_msx_slot (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_bus_gpio_rdata_en(w_bus_gpio_rdata_en),
    .slot_iorq_n_d(slot_iorq_n_d),
    .slot_wr_n_d(slot_wr_n_d),
    .slot_rd_n_d(slot_rd_n_d),
    .slot_a_d(slot_a_d[7:0]),
    .slot_d_in(slot_d_in[7:0]),
    .w_bus_rdata(w_bus_rdata[7:0]),
    .w_bus_valid(w_bus_valid),
    .w_iorq_rd(w_iorq_rd),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_write(w_bus_write),
    .slot_data_dir_d_4(slot_data_dir_d_4),
    .w_bus_address(w_bus_address[7:0]),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .ff_rdata(ff_rdata[7:0])
);
  ip_gpio u_gpio (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_write(w_bus_write),
    .w_bus_valid(w_bus_valid),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[7:0]),
    .w_bus_gpio_rdata_en(w_bus_gpio_rdata_en),
    .w_led_wr(w_led_wr),
    .w_led_red(w_led_red[7:0]),
    .w_led_green(w_led_green[7:0]),
    .w_led_blue(w_led_blue[7:0]),
    .w_bus_gpio_rdata(w_bus_gpio_rdata[7:0])
);
  ip_ws2812_led u_fullcolor_led (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_led_wr(w_led_wr),
    .w_led_blue(w_led_blue[7:0]),
    .w_led_red(w_led_red[7:0]),
    .w_led_green(w_led_green[7:0]),
    .ws2812_led_d(ws2812_led_d)
);
  vdp_inst u_v9958 (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .ff_sdr_ready(ff_sdr_ready),
    .slot_reset_n_d(slot_reset_n_d),
    .w_bus_write(w_bus_write),
    .w_bus_valid(w_bus_valid),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_bus_address_0(w_bus_address[0]),
    .w_bus_address_1(w_bus_address[1]),
    .w_bus_address_2(w_bus_address[2]),
    .w_bus_address_3(w_bus_address[3]),
    .w_bus_address_5(w_bus_address[5]),
    .w_bus_address_6(w_bus_address[6]),
    .w_bus_address_7(w_bus_address[7]),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_sdram_write(w_sdram_write),
    .w_sdram_valid(w_sdram_valid),
    .w_vdp_enable(w_vdp_enable),
    .p_vdp_r_5_4(p_vdp_r_5_4),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .w_sdram_address(w_sdram_address[13:0]),
    .w_sdram_wdata(w_sdram_wdata[7:0]),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_vdp_vcounter(w_vdp_vcounter[1:0]),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0])
);
  video_out u_video_out (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .slot_reset_n_d(slot_reset_n_d),
    .p_vdp_r_5_4(p_vdp_r_5_4),
    .w_vdp_enable(w_vdp_enable),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_vdp_vcounter(w_vdp_vcounter[1:0]),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0]),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  DVI_TX_Top u_dvi (
    .w_video_clk(w_video_clk),
    .clk215m(clk215m),
    .slot_reset_n_d(slot_reset_n_d),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  ip_sdram u_sdram (
    .O_sdram_clk_d(O_sdram_clk_d),
    .n36_6(n36_6),
    .slot_reset_n_d(slot_reset_n_d),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_write(w_sdram_write),
    .w_sdram_wdata(w_sdram_wdata[7:0]),
    .w_sdram_address(w_sdram_address[13:0]),
    .IO_sdram_dq_in(IO_sdram_dq_in[31:0]),
    .ff_sdr_ready(ff_sdr_ready),
    .O_sdram_ras_n_d(O_sdram_ras_n_d),
    .O_sdram_cas_n_d(O_sdram_cas_n_d),
    .O_sdram_wen_n_d(O_sdram_wen_n_d),
    .n649_3(n649_3),
    .n650_3(n650_3),
    .n651_3(n651_3),
    .n652_3(n652_3),
    .n653_3(n653_3),
    .n654_3(n654_3),
    .n655_3(n655_3),
    .n656_3(n656_3),
    .n683_4(n683_4),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .O_sdram_dqm_d(O_sdram_dqm_d[3:0]),
    .O_sdram_addr_d_0(O_sdram_addr_d[0]),
    .O_sdram_addr_d_1(O_sdram_addr_d[1]),
    .O_sdram_addr_d_2(O_sdram_addr_d[2]),
    .O_sdram_addr_d_3(O_sdram_addr_d[3]),
    .O_sdram_addr_d_4(O_sdram_addr_d[4]),
    .O_sdram_addr_d_5(O_sdram_addr_d[5]),
    .O_sdram_addr_d_6(O_sdram_addr_d[6]),
    .O_sdram_addr_d_7(O_sdram_addr_d[7]),
    .O_sdram_addr_d_9(O_sdram_addr_d[9]),
    .O_sdram_addr_d_10(O_sdram_addr_d[10])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tangnano20k_vdp_cartridge */
