Nitro Memory Cache core
=======================

This is a N-way associative cache designed to interface with either
the QPI or HyperBus controller and present them as memory mapped
area of memory to either a picorv or a Vex (or any other softcore
provided the appropriate bus glue)


License
-------

The cores in this repository are licensed under the
"CERN Open Hardware Licence Version 2 - Permissive" license.

See LICENSE file for full text.
