

================================================================
== Vitis HLS Report for 'relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config15_s'
================================================================
* Date:           Mon May 20 13:45:20 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  25.00 ns|  3.898 ns|     6.75 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      394|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       36|     -|
|Register             |        -|      -|        3|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|        3|      430|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |icmp_ln51_10_fu_349_p2   |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln51_11_fu_397_p2   |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln51_12_fu_445_p2   |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln51_7_fu_205_p2    |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln51_8_fu_253_p2    |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln51_9_fu_301_p2    |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln51_fu_163_p2      |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln52_10_fu_375_p2   |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln52_11_fu_423_p2   |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln52_12_fu_471_p2   |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln52_7_fu_231_p2    |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln52_8_fu_279_p2    |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln52_9_fu_327_p2    |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln52_fu_183_p2      |      icmp|   0|  0|  13|           6|           1|
    |ap_block_state1          |        or|   0|  0|   2|           1|           1|
    |select_ln51_3_fu_245_p3  |    select|   0|  0|  10|           1|          10|
    |select_ln51_4_fu_293_p3  |    select|   0|  0|  10|           1|          10|
    |select_ln51_5_fu_341_p3  |    select|   0|  0|  10|           1|          10|
    |select_ln51_6_fu_389_p3  |    select|   0|  0|  10|           1|          10|
    |select_ln51_7_fu_437_p3  |    select|   0|  0|  10|           1|          10|
    |select_ln51_8_fu_485_p3  |    select|   0|  0|  10|           1|          10|
    |select_ln51_fu_197_p3    |    select|   0|  0|  10|           1|          10|
    |select_ln52_3_fu_237_p3  |    select|   0|  0|  10|           1|           2|
    |select_ln52_4_fu_285_p3  |    select|   0|  0|  10|           1|           2|
    |select_ln52_5_fu_333_p3  |    select|   0|  0|  10|           1|           2|
    |select_ln52_6_fu_381_p3  |    select|   0|  0|  10|           1|           2|
    |select_ln52_7_fu_429_p3  |    select|   0|  0|  10|           1|           2|
    |select_ln52_8_fu_477_p3  |    select|   0|  0|  10|           1|           2|
    |select_ln52_fu_189_p3    |    select|   0|  0|  10|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 394|         169|          99|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_done            |   9|          2|    1|          2|
    |layer13_out_blk_n  |   9|          2|    1|          2|
    |layer15_out_blk_n  |   9|          2|    1|          2|
    |real_start         |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|    4|          8|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+----------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,7u>,array<ap_ufixed<10,0,4,0,0>,7u>,relu_config15>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,7u>,array<ap_ufixed<10,0,4,0,0>,7u>,relu_config15>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,7u>,array<ap_ufixed<10,0,4,0,0>,7u>,relu_config15>|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,7u>,array<ap_ufixed<10,0,4,0,0>,7u>,relu_config15>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,7u>,array<ap_ufixed<10,0,4,0,0>,7u>,relu_config15>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,7u>,array<ap_ufixed<10,0,4,0,0>,7u>,relu_config15>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,7u>,array<ap_ufixed<10,0,4,0,0>,7u>,relu_config15>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,7u>,array<ap_ufixed<10,0,4,0,0>,7u>,relu_config15>|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,7u>,array<ap_ufixed<10,0,4,0,0>,7u>,relu_config15>|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,7u>,array<ap_ufixed<10,0,4,0,0>,7u>,relu_config15>|  return value|
|layer13_out_dout            |   in|  112|     ap_fifo|                                                             layer13_out|       pointer|
|layer13_out_num_data_valid  |   in|    2|     ap_fifo|                                                             layer13_out|       pointer|
|layer13_out_fifo_cap        |   in|    2|     ap_fifo|                                                             layer13_out|       pointer|
|layer13_out_empty_n         |   in|    1|     ap_fifo|                                                             layer13_out|       pointer|
|layer13_out_read            |  out|    1|     ap_fifo|                                                             layer13_out|       pointer|
|layer15_out_din             |  out|   70|     ap_fifo|                                                             layer15_out|       pointer|
|layer15_out_num_data_valid  |   in|    2|     ap_fifo|                                                             layer15_out|       pointer|
|layer15_out_fifo_cap        |   in|    2|     ap_fifo|                                                             layer15_out|       pointer|
|layer15_out_full_n          |   in|    1|     ap_fifo|                                                             layer15_out|       pointer|
|layer15_out_write           |  out|    1|     ap_fifo|                                                             layer15_out|       pointer|
+----------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

