// Seed: 1469353187
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = id_3;
  wire id_4, id_5;
  uwire id_6 = id_1;
  wire  id_7;
  supply1 id_8, id_9, id_10 = (1), id_11, id_12, id_13 = 1'b0;
  wire id_14, id_15;
  assign id_6 = 1;
endmodule
module module_1 (
    input tri id_0,
    output wire id_1,
    input wire id_2,
    input tri0 id_3,
    input supply1 id_4,
    input wire id_5,
    input wire id_6,
    output wire id_7,
    input tri1 id_8,
    output tri1 id_9,
    output tri id_10
);
  wire id_12;
  module_0(
      id_12, id_12, id_12
  );
endmodule
