Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Sat Apr 28 00:57:13 2018
| Host         : atishya-HP-Pavilion-Notebook running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file mainBus_timing_summary_routed.rpt -rpx mainBus_timing_summary_routed.rpx
| Design       : mainBus
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: startProc (HIGH)

 There are 246 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/CONTROL/FSM/state_reg[0]/Q (HIGH)

 There are 246 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/CONTROL/FSM/state_reg[1]/Q (HIGH)

 There are 246 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/CONTROL/FSM/state_reg[2]/Q (HIGH)

 There are 246 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/CONTROL/FSM/state_reg[3]/Q (HIGH)

 There are 246 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/CONTROL/FSM/state_reg[4]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[10]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[11]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[20]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[24]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[25]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[26]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[27]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[6]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[7]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[8]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: SSDSLave/hreadyout_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 263 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.461     -373.066                     33                 1924        0.058        0.000                      0                 1924        4.500        0.000                       0                   903  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -11.461     -373.066                     33                 1924        0.058        0.000                      0                 1924        4.500        0.000                       0                   903  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           33  Failing Endpoints,  Worst Slack      -11.461ns,  Total Violation     -373.066ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.461ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.996ns  (logic 10.792ns (51.399%)  route 10.204ns (48.601%))
  Logic Levels:           32  (CARRY4=21 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.560     5.081    clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  counter_reg[1]/Q
                         net (fo=20, routed)          0.967     6.504    counter_reg[1]
    SLICE_X36Y29         LUT2 (Prop_lut2_I0_O)        0.124     6.628 r  counter[0]_i_121/O
                         net (fo=1, routed)           0.000     6.628    counter[0]_i_121_n_1
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.160 r  counter_reg[0]_i_102/CO[3]
                         net (fo=1, routed)           0.000     7.160    counter_reg[0]_i_102_n_1
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.274 r  counter_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.000     7.274    counter_reg[0]_i_84_n_1
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.388 r  counter_reg[0]_i_63/CO[3]
                         net (fo=1, routed)           0.000     7.388    counter_reg[0]_i_63_n_1
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  counter_reg[0]_i_42/CO[3]
                         net (fo=223, routed)         1.159     8.661    tmpDispClk7
    SLICE_X33Y32         LUT3 (Prop_lut3_I1_O)        0.124     8.785 r  tmpDispClk_i_417/O
                         net (fo=10, routed)          0.895     9.681    tmpDispClk5[2]
    SLICE_X35Y31         LUT6 (Prop_lut6_I1_O)        0.124     9.805 r  tmpDispClk_i_444/O
                         net (fo=1, routed)           0.000     9.805    tmpDispClk_i_444_n_1
    SLICE_X35Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.355 r  tmpDispClk_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    10.355    tmpDispClk_reg_i_423_n_1
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.469 r  tmpDispClk_reg_i_389/CO[3]
                         net (fo=1, routed)           0.000    10.469    tmpDispClk_reg_i_389_n_1
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.583 r  tmpDispClk_reg_i_416/CO[3]
                         net (fo=1, routed)           0.000    10.583    tmpDispClk_reg_i_416_n_1
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.896 r  tmpDispClk_reg_i_374/O[3]
                         net (fo=3, routed)           0.657    11.553    tmpDispClk_reg_i_374_n_5
    SLICE_X32Y35         LUT6 (Prop_lut6_I5_O)        0.306    11.859 r  tmpDispClk_i_314/O
                         net (fo=1, routed)           0.189    12.048    tmpDispClk_i_314_n_1
    SLICE_X33Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.574 r  tmpDispClk_reg_i_242/CO[3]
                         net (fo=1, routed)           0.000    12.574    tmpDispClk_reg_i_242_n_1
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.908 r  tmpDispClk_reg_i_184/O[1]
                         net (fo=3, routed)           0.668    13.576    tmpDispClk_reg_i_184_n_7
    SLICE_X33Y31         LUT3 (Prop_lut3_I2_O)        0.303    13.879 r  tmpDispClk_i_116/O
                         net (fo=1, routed)           0.481    14.361    tmpDispClk_i_116_n_1
    SLICE_X37Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.868 r  tmpDispClk_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    14.868    tmpDispClk_reg_i_86_n_1
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.202 r  tmpDispClk_reg_i_66/O[1]
                         net (fo=9, routed)           0.703    15.905    tmpDispClk_reg_i_66_n_7
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    16.740 r  tmpDispClk_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.740    tmpDispClk_reg_i_47_n_1
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.074 r  tmpDispClk_reg_i_85/O[1]
                         net (fo=1, routed)           0.639    17.712    tmpDispClk_reg_i_85_n_7
    SLICE_X40Y37         LUT2 (Prop_lut2_I1_O)        0.303    18.015 r  tmpDispClk_i_68/O
                         net (fo=1, routed)           0.000    18.015    tmpDispClk_i_68_n_1
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.413 r  tmpDispClk_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000    18.413    tmpDispClk_reg_i_46_n_1
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.652 r  tmpDispClk_reg_i_45/O[2]
                         net (fo=1, routed)           0.646    19.298    tmpDispClk_reg_i_45_n_6
    SLICE_X43Y39         LUT4 (Prop_lut4_I3_O)        0.302    19.600 r  counter[0]_i_57/O
                         net (fo=1, routed)           0.000    19.600    counter[0]_i_57_n_1
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.150 r  counter_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.150    counter_reg[0]_i_40_n_1
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.372 r  tmpDispClk_reg_i_42/O[0]
                         net (fo=4, routed)           0.524    20.896    tmpDispClk_reg_i_42_n_8
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.757    21.653 r  tmpDispClk_reg_i_9/CO[1]
                         net (fo=30, routed)          0.703    22.356    tmpDispClk_reg_i_9_n_3
    SLICE_X41Y39         LUT3 (Prop_lut3_I1_O)        0.332    22.688 r  counter[0]_i_35/O
                         net (fo=1, routed)           0.000    22.688    tmpDispClk4[6]
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.238 r  counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.238    counter_reg[0]_i_6_n_1
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.551 f  counter_reg[0]_i_4/O[3]
                         net (fo=1, routed)           0.603    24.154    data0[12]
    SLICE_X38Y40         LUT4 (Prop_lut4_I2_O)        0.306    24.460 f  counter[0]_i_37/O
                         net (fo=1, routed)           0.162    24.622    counter[0]_i_37_n_1
    SLICE_X38Y40         LUT5 (Prop_lut5_I4_O)        0.124    24.746 f  counter[0]_i_7/O
                         net (fo=2, routed)           0.466    25.212    counter[0]_i_7_n_1
    SLICE_X39Y40         LUT6 (Prop_lut6_I4_O)        0.124    25.336 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.741    26.078    tmpDispClk
    SLICE_X36Y35         FDSE                                         r  counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X36Y35         FDSE                                         r  counter_reg[0]/C
                         clock pessimism              0.300    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X36Y35         FDSE (Setup_fdse_C_S)       -0.429    14.617    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                         -26.078    
  -------------------------------------------------------------------
                         slack                                -11.461    

Slack (VIOLATED) :        -11.461ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.996ns  (logic 10.792ns (51.399%)  route 10.204ns (48.601%))
  Logic Levels:           32  (CARRY4=21 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.560     5.081    clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  counter_reg[1]/Q
                         net (fo=20, routed)          0.967     6.504    counter_reg[1]
    SLICE_X36Y29         LUT2 (Prop_lut2_I0_O)        0.124     6.628 r  counter[0]_i_121/O
                         net (fo=1, routed)           0.000     6.628    counter[0]_i_121_n_1
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.160 r  counter_reg[0]_i_102/CO[3]
                         net (fo=1, routed)           0.000     7.160    counter_reg[0]_i_102_n_1
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.274 r  counter_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.000     7.274    counter_reg[0]_i_84_n_1
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.388 r  counter_reg[0]_i_63/CO[3]
                         net (fo=1, routed)           0.000     7.388    counter_reg[0]_i_63_n_1
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  counter_reg[0]_i_42/CO[3]
                         net (fo=223, routed)         1.159     8.661    tmpDispClk7
    SLICE_X33Y32         LUT3 (Prop_lut3_I1_O)        0.124     8.785 r  tmpDispClk_i_417/O
                         net (fo=10, routed)          0.895     9.681    tmpDispClk5[2]
    SLICE_X35Y31         LUT6 (Prop_lut6_I1_O)        0.124     9.805 r  tmpDispClk_i_444/O
                         net (fo=1, routed)           0.000     9.805    tmpDispClk_i_444_n_1
    SLICE_X35Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.355 r  tmpDispClk_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    10.355    tmpDispClk_reg_i_423_n_1
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.469 r  tmpDispClk_reg_i_389/CO[3]
                         net (fo=1, routed)           0.000    10.469    tmpDispClk_reg_i_389_n_1
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.583 r  tmpDispClk_reg_i_416/CO[3]
                         net (fo=1, routed)           0.000    10.583    tmpDispClk_reg_i_416_n_1
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.896 r  tmpDispClk_reg_i_374/O[3]
                         net (fo=3, routed)           0.657    11.553    tmpDispClk_reg_i_374_n_5
    SLICE_X32Y35         LUT6 (Prop_lut6_I5_O)        0.306    11.859 r  tmpDispClk_i_314/O
                         net (fo=1, routed)           0.189    12.048    tmpDispClk_i_314_n_1
    SLICE_X33Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.574 r  tmpDispClk_reg_i_242/CO[3]
                         net (fo=1, routed)           0.000    12.574    tmpDispClk_reg_i_242_n_1
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.908 r  tmpDispClk_reg_i_184/O[1]
                         net (fo=3, routed)           0.668    13.576    tmpDispClk_reg_i_184_n_7
    SLICE_X33Y31         LUT3 (Prop_lut3_I2_O)        0.303    13.879 r  tmpDispClk_i_116/O
                         net (fo=1, routed)           0.481    14.361    tmpDispClk_i_116_n_1
    SLICE_X37Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.868 r  tmpDispClk_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    14.868    tmpDispClk_reg_i_86_n_1
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.202 r  tmpDispClk_reg_i_66/O[1]
                         net (fo=9, routed)           0.703    15.905    tmpDispClk_reg_i_66_n_7
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    16.740 r  tmpDispClk_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.740    tmpDispClk_reg_i_47_n_1
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.074 r  tmpDispClk_reg_i_85/O[1]
                         net (fo=1, routed)           0.639    17.712    tmpDispClk_reg_i_85_n_7
    SLICE_X40Y37         LUT2 (Prop_lut2_I1_O)        0.303    18.015 r  tmpDispClk_i_68/O
                         net (fo=1, routed)           0.000    18.015    tmpDispClk_i_68_n_1
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.413 r  tmpDispClk_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000    18.413    tmpDispClk_reg_i_46_n_1
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.652 r  tmpDispClk_reg_i_45/O[2]
                         net (fo=1, routed)           0.646    19.298    tmpDispClk_reg_i_45_n_6
    SLICE_X43Y39         LUT4 (Prop_lut4_I3_O)        0.302    19.600 r  counter[0]_i_57/O
                         net (fo=1, routed)           0.000    19.600    counter[0]_i_57_n_1
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.150 r  counter_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.150    counter_reg[0]_i_40_n_1
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.372 r  tmpDispClk_reg_i_42/O[0]
                         net (fo=4, routed)           0.524    20.896    tmpDispClk_reg_i_42_n_8
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.757    21.653 r  tmpDispClk_reg_i_9/CO[1]
                         net (fo=30, routed)          0.703    22.356    tmpDispClk_reg_i_9_n_3
    SLICE_X41Y39         LUT3 (Prop_lut3_I1_O)        0.332    22.688 r  counter[0]_i_35/O
                         net (fo=1, routed)           0.000    22.688    tmpDispClk4[6]
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.238 r  counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.238    counter_reg[0]_i_6_n_1
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.551 f  counter_reg[0]_i_4/O[3]
                         net (fo=1, routed)           0.603    24.154    data0[12]
    SLICE_X38Y40         LUT4 (Prop_lut4_I2_O)        0.306    24.460 f  counter[0]_i_37/O
                         net (fo=1, routed)           0.162    24.622    counter[0]_i_37_n_1
    SLICE_X38Y40         LUT5 (Prop_lut5_I4_O)        0.124    24.746 f  counter[0]_i_7/O
                         net (fo=2, routed)           0.466    25.212    counter[0]_i_7_n_1
    SLICE_X39Y40         LUT6 (Prop_lut6_I4_O)        0.124    25.336 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.741    26.078    tmpDispClk
    SLICE_X36Y35         FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.300    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X36Y35         FDRE (Setup_fdre_C_R)       -0.429    14.617    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                         -26.078    
  -------------------------------------------------------------------
                         slack                                -11.461    

Slack (VIOLATED) :        -11.461ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.996ns  (logic 10.792ns (51.399%)  route 10.204ns (48.601%))
  Logic Levels:           32  (CARRY4=21 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.560     5.081    clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  counter_reg[1]/Q
                         net (fo=20, routed)          0.967     6.504    counter_reg[1]
    SLICE_X36Y29         LUT2 (Prop_lut2_I0_O)        0.124     6.628 r  counter[0]_i_121/O
                         net (fo=1, routed)           0.000     6.628    counter[0]_i_121_n_1
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.160 r  counter_reg[0]_i_102/CO[3]
                         net (fo=1, routed)           0.000     7.160    counter_reg[0]_i_102_n_1
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.274 r  counter_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.000     7.274    counter_reg[0]_i_84_n_1
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.388 r  counter_reg[0]_i_63/CO[3]
                         net (fo=1, routed)           0.000     7.388    counter_reg[0]_i_63_n_1
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  counter_reg[0]_i_42/CO[3]
                         net (fo=223, routed)         1.159     8.661    tmpDispClk7
    SLICE_X33Y32         LUT3 (Prop_lut3_I1_O)        0.124     8.785 r  tmpDispClk_i_417/O
                         net (fo=10, routed)          0.895     9.681    tmpDispClk5[2]
    SLICE_X35Y31         LUT6 (Prop_lut6_I1_O)        0.124     9.805 r  tmpDispClk_i_444/O
                         net (fo=1, routed)           0.000     9.805    tmpDispClk_i_444_n_1
    SLICE_X35Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.355 r  tmpDispClk_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    10.355    tmpDispClk_reg_i_423_n_1
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.469 r  tmpDispClk_reg_i_389/CO[3]
                         net (fo=1, routed)           0.000    10.469    tmpDispClk_reg_i_389_n_1
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.583 r  tmpDispClk_reg_i_416/CO[3]
                         net (fo=1, routed)           0.000    10.583    tmpDispClk_reg_i_416_n_1
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.896 r  tmpDispClk_reg_i_374/O[3]
                         net (fo=3, routed)           0.657    11.553    tmpDispClk_reg_i_374_n_5
    SLICE_X32Y35         LUT6 (Prop_lut6_I5_O)        0.306    11.859 r  tmpDispClk_i_314/O
                         net (fo=1, routed)           0.189    12.048    tmpDispClk_i_314_n_1
    SLICE_X33Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.574 r  tmpDispClk_reg_i_242/CO[3]
                         net (fo=1, routed)           0.000    12.574    tmpDispClk_reg_i_242_n_1
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.908 r  tmpDispClk_reg_i_184/O[1]
                         net (fo=3, routed)           0.668    13.576    tmpDispClk_reg_i_184_n_7
    SLICE_X33Y31         LUT3 (Prop_lut3_I2_O)        0.303    13.879 r  tmpDispClk_i_116/O
                         net (fo=1, routed)           0.481    14.361    tmpDispClk_i_116_n_1
    SLICE_X37Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.868 r  tmpDispClk_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    14.868    tmpDispClk_reg_i_86_n_1
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.202 r  tmpDispClk_reg_i_66/O[1]
                         net (fo=9, routed)           0.703    15.905    tmpDispClk_reg_i_66_n_7
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    16.740 r  tmpDispClk_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.740    tmpDispClk_reg_i_47_n_1
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.074 r  tmpDispClk_reg_i_85/O[1]
                         net (fo=1, routed)           0.639    17.712    tmpDispClk_reg_i_85_n_7
    SLICE_X40Y37         LUT2 (Prop_lut2_I1_O)        0.303    18.015 r  tmpDispClk_i_68/O
                         net (fo=1, routed)           0.000    18.015    tmpDispClk_i_68_n_1
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.413 r  tmpDispClk_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000    18.413    tmpDispClk_reg_i_46_n_1
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.652 r  tmpDispClk_reg_i_45/O[2]
                         net (fo=1, routed)           0.646    19.298    tmpDispClk_reg_i_45_n_6
    SLICE_X43Y39         LUT4 (Prop_lut4_I3_O)        0.302    19.600 r  counter[0]_i_57/O
                         net (fo=1, routed)           0.000    19.600    counter[0]_i_57_n_1
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.150 r  counter_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.150    counter_reg[0]_i_40_n_1
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.372 r  tmpDispClk_reg_i_42/O[0]
                         net (fo=4, routed)           0.524    20.896    tmpDispClk_reg_i_42_n_8
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.757    21.653 r  tmpDispClk_reg_i_9/CO[1]
                         net (fo=30, routed)          0.703    22.356    tmpDispClk_reg_i_9_n_3
    SLICE_X41Y39         LUT3 (Prop_lut3_I1_O)        0.332    22.688 r  counter[0]_i_35/O
                         net (fo=1, routed)           0.000    22.688    tmpDispClk4[6]
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.238 r  counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.238    counter_reg[0]_i_6_n_1
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.551 f  counter_reg[0]_i_4/O[3]
                         net (fo=1, routed)           0.603    24.154    data0[12]
    SLICE_X38Y40         LUT4 (Prop_lut4_I2_O)        0.306    24.460 f  counter[0]_i_37/O
                         net (fo=1, routed)           0.162    24.622    counter[0]_i_37_n_1
    SLICE_X38Y40         LUT5 (Prop_lut5_I4_O)        0.124    24.746 f  counter[0]_i_7/O
                         net (fo=2, routed)           0.466    25.212    counter[0]_i_7_n_1
    SLICE_X39Y40         LUT6 (Prop_lut6_I4_O)        0.124    25.336 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.741    26.078    tmpDispClk
    SLICE_X36Y35         FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.300    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X36Y35         FDRE (Setup_fdre_C_R)       -0.429    14.617    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                         -26.078    
  -------------------------------------------------------------------
                         slack                                -11.461    

Slack (VIOLATED) :        -11.461ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.996ns  (logic 10.792ns (51.399%)  route 10.204ns (48.601%))
  Logic Levels:           32  (CARRY4=21 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.560     5.081    clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  counter_reg[1]/Q
                         net (fo=20, routed)          0.967     6.504    counter_reg[1]
    SLICE_X36Y29         LUT2 (Prop_lut2_I0_O)        0.124     6.628 r  counter[0]_i_121/O
                         net (fo=1, routed)           0.000     6.628    counter[0]_i_121_n_1
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.160 r  counter_reg[0]_i_102/CO[3]
                         net (fo=1, routed)           0.000     7.160    counter_reg[0]_i_102_n_1
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.274 r  counter_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.000     7.274    counter_reg[0]_i_84_n_1
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.388 r  counter_reg[0]_i_63/CO[3]
                         net (fo=1, routed)           0.000     7.388    counter_reg[0]_i_63_n_1
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  counter_reg[0]_i_42/CO[3]
                         net (fo=223, routed)         1.159     8.661    tmpDispClk7
    SLICE_X33Y32         LUT3 (Prop_lut3_I1_O)        0.124     8.785 r  tmpDispClk_i_417/O
                         net (fo=10, routed)          0.895     9.681    tmpDispClk5[2]
    SLICE_X35Y31         LUT6 (Prop_lut6_I1_O)        0.124     9.805 r  tmpDispClk_i_444/O
                         net (fo=1, routed)           0.000     9.805    tmpDispClk_i_444_n_1
    SLICE_X35Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.355 r  tmpDispClk_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    10.355    tmpDispClk_reg_i_423_n_1
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.469 r  tmpDispClk_reg_i_389/CO[3]
                         net (fo=1, routed)           0.000    10.469    tmpDispClk_reg_i_389_n_1
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.583 r  tmpDispClk_reg_i_416/CO[3]
                         net (fo=1, routed)           0.000    10.583    tmpDispClk_reg_i_416_n_1
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.896 r  tmpDispClk_reg_i_374/O[3]
                         net (fo=3, routed)           0.657    11.553    tmpDispClk_reg_i_374_n_5
    SLICE_X32Y35         LUT6 (Prop_lut6_I5_O)        0.306    11.859 r  tmpDispClk_i_314/O
                         net (fo=1, routed)           0.189    12.048    tmpDispClk_i_314_n_1
    SLICE_X33Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.574 r  tmpDispClk_reg_i_242/CO[3]
                         net (fo=1, routed)           0.000    12.574    tmpDispClk_reg_i_242_n_1
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.908 r  tmpDispClk_reg_i_184/O[1]
                         net (fo=3, routed)           0.668    13.576    tmpDispClk_reg_i_184_n_7
    SLICE_X33Y31         LUT3 (Prop_lut3_I2_O)        0.303    13.879 r  tmpDispClk_i_116/O
                         net (fo=1, routed)           0.481    14.361    tmpDispClk_i_116_n_1
    SLICE_X37Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.868 r  tmpDispClk_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    14.868    tmpDispClk_reg_i_86_n_1
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.202 r  tmpDispClk_reg_i_66/O[1]
                         net (fo=9, routed)           0.703    15.905    tmpDispClk_reg_i_66_n_7
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    16.740 r  tmpDispClk_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.740    tmpDispClk_reg_i_47_n_1
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.074 r  tmpDispClk_reg_i_85/O[1]
                         net (fo=1, routed)           0.639    17.712    tmpDispClk_reg_i_85_n_7
    SLICE_X40Y37         LUT2 (Prop_lut2_I1_O)        0.303    18.015 r  tmpDispClk_i_68/O
                         net (fo=1, routed)           0.000    18.015    tmpDispClk_i_68_n_1
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.413 r  tmpDispClk_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000    18.413    tmpDispClk_reg_i_46_n_1
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.652 r  tmpDispClk_reg_i_45/O[2]
                         net (fo=1, routed)           0.646    19.298    tmpDispClk_reg_i_45_n_6
    SLICE_X43Y39         LUT4 (Prop_lut4_I3_O)        0.302    19.600 r  counter[0]_i_57/O
                         net (fo=1, routed)           0.000    19.600    counter[0]_i_57_n_1
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.150 r  counter_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.150    counter_reg[0]_i_40_n_1
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.372 r  tmpDispClk_reg_i_42/O[0]
                         net (fo=4, routed)           0.524    20.896    tmpDispClk_reg_i_42_n_8
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.757    21.653 r  tmpDispClk_reg_i_9/CO[1]
                         net (fo=30, routed)          0.703    22.356    tmpDispClk_reg_i_9_n_3
    SLICE_X41Y39         LUT3 (Prop_lut3_I1_O)        0.332    22.688 r  counter[0]_i_35/O
                         net (fo=1, routed)           0.000    22.688    tmpDispClk4[6]
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.238 r  counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.238    counter_reg[0]_i_6_n_1
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.551 f  counter_reg[0]_i_4/O[3]
                         net (fo=1, routed)           0.603    24.154    data0[12]
    SLICE_X38Y40         LUT4 (Prop_lut4_I2_O)        0.306    24.460 f  counter[0]_i_37/O
                         net (fo=1, routed)           0.162    24.622    counter[0]_i_37_n_1
    SLICE_X38Y40         LUT5 (Prop_lut5_I4_O)        0.124    24.746 f  counter[0]_i_7/O
                         net (fo=2, routed)           0.466    25.212    counter[0]_i_7_n_1
    SLICE_X39Y40         LUT6 (Prop_lut6_I4_O)        0.124    25.336 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.741    26.078    tmpDispClk
    SLICE_X36Y35         FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.300    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X36Y35         FDRE (Setup_fdre_C_R)       -0.429    14.617    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                         -26.078    
  -------------------------------------------------------------------
                         slack                                -11.461    

Slack (VIOLATED) :        -11.439ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.951ns  (logic 10.792ns (51.511%)  route 10.159ns (48.489%))
  Logic Levels:           32  (CARRY4=21 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.560     5.081    clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  counter_reg[1]/Q
                         net (fo=20, routed)          0.967     6.504    counter_reg[1]
    SLICE_X36Y29         LUT2 (Prop_lut2_I0_O)        0.124     6.628 r  counter[0]_i_121/O
                         net (fo=1, routed)           0.000     6.628    counter[0]_i_121_n_1
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.160 r  counter_reg[0]_i_102/CO[3]
                         net (fo=1, routed)           0.000     7.160    counter_reg[0]_i_102_n_1
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.274 r  counter_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.000     7.274    counter_reg[0]_i_84_n_1
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.388 r  counter_reg[0]_i_63/CO[3]
                         net (fo=1, routed)           0.000     7.388    counter_reg[0]_i_63_n_1
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  counter_reg[0]_i_42/CO[3]
                         net (fo=223, routed)         1.159     8.661    tmpDispClk7
    SLICE_X33Y32         LUT3 (Prop_lut3_I1_O)        0.124     8.785 r  tmpDispClk_i_417/O
                         net (fo=10, routed)          0.895     9.681    tmpDispClk5[2]
    SLICE_X35Y31         LUT6 (Prop_lut6_I1_O)        0.124     9.805 r  tmpDispClk_i_444/O
                         net (fo=1, routed)           0.000     9.805    tmpDispClk_i_444_n_1
    SLICE_X35Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.355 r  tmpDispClk_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    10.355    tmpDispClk_reg_i_423_n_1
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.469 r  tmpDispClk_reg_i_389/CO[3]
                         net (fo=1, routed)           0.000    10.469    tmpDispClk_reg_i_389_n_1
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.583 r  tmpDispClk_reg_i_416/CO[3]
                         net (fo=1, routed)           0.000    10.583    tmpDispClk_reg_i_416_n_1
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.896 r  tmpDispClk_reg_i_374/O[3]
                         net (fo=3, routed)           0.657    11.553    tmpDispClk_reg_i_374_n_5
    SLICE_X32Y35         LUT6 (Prop_lut6_I5_O)        0.306    11.859 r  tmpDispClk_i_314/O
                         net (fo=1, routed)           0.189    12.048    tmpDispClk_i_314_n_1
    SLICE_X33Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.574 r  tmpDispClk_reg_i_242/CO[3]
                         net (fo=1, routed)           0.000    12.574    tmpDispClk_reg_i_242_n_1
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.908 r  tmpDispClk_reg_i_184/O[1]
                         net (fo=3, routed)           0.668    13.576    tmpDispClk_reg_i_184_n_7
    SLICE_X33Y31         LUT3 (Prop_lut3_I2_O)        0.303    13.879 r  tmpDispClk_i_116/O
                         net (fo=1, routed)           0.481    14.361    tmpDispClk_i_116_n_1
    SLICE_X37Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.868 r  tmpDispClk_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    14.868    tmpDispClk_reg_i_86_n_1
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.202 r  tmpDispClk_reg_i_66/O[1]
                         net (fo=9, routed)           0.703    15.905    tmpDispClk_reg_i_66_n_7
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    16.740 r  tmpDispClk_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.740    tmpDispClk_reg_i_47_n_1
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.074 r  tmpDispClk_reg_i_85/O[1]
                         net (fo=1, routed)           0.639    17.712    tmpDispClk_reg_i_85_n_7
    SLICE_X40Y37         LUT2 (Prop_lut2_I1_O)        0.303    18.015 r  tmpDispClk_i_68/O
                         net (fo=1, routed)           0.000    18.015    tmpDispClk_i_68_n_1
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.413 r  tmpDispClk_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000    18.413    tmpDispClk_reg_i_46_n_1
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.652 r  tmpDispClk_reg_i_45/O[2]
                         net (fo=1, routed)           0.646    19.298    tmpDispClk_reg_i_45_n_6
    SLICE_X43Y39         LUT4 (Prop_lut4_I3_O)        0.302    19.600 r  counter[0]_i_57/O
                         net (fo=1, routed)           0.000    19.600    counter[0]_i_57_n_1
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.150 r  counter_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.150    counter_reg[0]_i_40_n_1
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.372 r  tmpDispClk_reg_i_42/O[0]
                         net (fo=4, routed)           0.524    20.896    tmpDispClk_reg_i_42_n_8
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.757    21.653 r  tmpDispClk_reg_i_9/CO[1]
                         net (fo=30, routed)          0.703    22.356    tmpDispClk_reg_i_9_n_3
    SLICE_X41Y39         LUT3 (Prop_lut3_I1_O)        0.332    22.688 r  counter[0]_i_35/O
                         net (fo=1, routed)           0.000    22.688    tmpDispClk4[6]
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.238 r  counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.238    counter_reg[0]_i_6_n_1
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.551 f  counter_reg[0]_i_4/O[3]
                         net (fo=1, routed)           0.603    24.154    data0[12]
    SLICE_X38Y40         LUT4 (Prop_lut4_I2_O)        0.306    24.460 f  counter[0]_i_37/O
                         net (fo=1, routed)           0.162    24.622    counter[0]_i_37_n_1
    SLICE_X38Y40         LUT5 (Prop_lut5_I4_O)        0.124    24.746 f  counter[0]_i_7/O
                         net (fo=2, routed)           0.466    25.212    counter[0]_i_7_n_1
    SLICE_X39Y40         LUT6 (Prop_lut6_I4_O)        0.124    25.336 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.696    26.032    tmpDispClk
    SLICE_X36Y37         FDRE                                         r  counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.441    14.782    clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  counter_reg[10]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X36Y37         FDRE (Setup_fdre_C_R)       -0.429    14.593    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -26.032    
  -------------------------------------------------------------------
                         slack                                -11.439    

Slack (VIOLATED) :        -11.439ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.951ns  (logic 10.792ns (51.511%)  route 10.159ns (48.489%))
  Logic Levels:           32  (CARRY4=21 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.560     5.081    clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  counter_reg[1]/Q
                         net (fo=20, routed)          0.967     6.504    counter_reg[1]
    SLICE_X36Y29         LUT2 (Prop_lut2_I0_O)        0.124     6.628 r  counter[0]_i_121/O
                         net (fo=1, routed)           0.000     6.628    counter[0]_i_121_n_1
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.160 r  counter_reg[0]_i_102/CO[3]
                         net (fo=1, routed)           0.000     7.160    counter_reg[0]_i_102_n_1
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.274 r  counter_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.000     7.274    counter_reg[0]_i_84_n_1
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.388 r  counter_reg[0]_i_63/CO[3]
                         net (fo=1, routed)           0.000     7.388    counter_reg[0]_i_63_n_1
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  counter_reg[0]_i_42/CO[3]
                         net (fo=223, routed)         1.159     8.661    tmpDispClk7
    SLICE_X33Y32         LUT3 (Prop_lut3_I1_O)        0.124     8.785 r  tmpDispClk_i_417/O
                         net (fo=10, routed)          0.895     9.681    tmpDispClk5[2]
    SLICE_X35Y31         LUT6 (Prop_lut6_I1_O)        0.124     9.805 r  tmpDispClk_i_444/O
                         net (fo=1, routed)           0.000     9.805    tmpDispClk_i_444_n_1
    SLICE_X35Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.355 r  tmpDispClk_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    10.355    tmpDispClk_reg_i_423_n_1
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.469 r  tmpDispClk_reg_i_389/CO[3]
                         net (fo=1, routed)           0.000    10.469    tmpDispClk_reg_i_389_n_1
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.583 r  tmpDispClk_reg_i_416/CO[3]
                         net (fo=1, routed)           0.000    10.583    tmpDispClk_reg_i_416_n_1
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.896 r  tmpDispClk_reg_i_374/O[3]
                         net (fo=3, routed)           0.657    11.553    tmpDispClk_reg_i_374_n_5
    SLICE_X32Y35         LUT6 (Prop_lut6_I5_O)        0.306    11.859 r  tmpDispClk_i_314/O
                         net (fo=1, routed)           0.189    12.048    tmpDispClk_i_314_n_1
    SLICE_X33Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.574 r  tmpDispClk_reg_i_242/CO[3]
                         net (fo=1, routed)           0.000    12.574    tmpDispClk_reg_i_242_n_1
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.908 r  tmpDispClk_reg_i_184/O[1]
                         net (fo=3, routed)           0.668    13.576    tmpDispClk_reg_i_184_n_7
    SLICE_X33Y31         LUT3 (Prop_lut3_I2_O)        0.303    13.879 r  tmpDispClk_i_116/O
                         net (fo=1, routed)           0.481    14.361    tmpDispClk_i_116_n_1
    SLICE_X37Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.868 r  tmpDispClk_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    14.868    tmpDispClk_reg_i_86_n_1
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.202 r  tmpDispClk_reg_i_66/O[1]
                         net (fo=9, routed)           0.703    15.905    tmpDispClk_reg_i_66_n_7
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    16.740 r  tmpDispClk_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.740    tmpDispClk_reg_i_47_n_1
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.074 r  tmpDispClk_reg_i_85/O[1]
                         net (fo=1, routed)           0.639    17.712    tmpDispClk_reg_i_85_n_7
    SLICE_X40Y37         LUT2 (Prop_lut2_I1_O)        0.303    18.015 r  tmpDispClk_i_68/O
                         net (fo=1, routed)           0.000    18.015    tmpDispClk_i_68_n_1
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.413 r  tmpDispClk_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000    18.413    tmpDispClk_reg_i_46_n_1
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.652 r  tmpDispClk_reg_i_45/O[2]
                         net (fo=1, routed)           0.646    19.298    tmpDispClk_reg_i_45_n_6
    SLICE_X43Y39         LUT4 (Prop_lut4_I3_O)        0.302    19.600 r  counter[0]_i_57/O
                         net (fo=1, routed)           0.000    19.600    counter[0]_i_57_n_1
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.150 r  counter_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.150    counter_reg[0]_i_40_n_1
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.372 r  tmpDispClk_reg_i_42/O[0]
                         net (fo=4, routed)           0.524    20.896    tmpDispClk_reg_i_42_n_8
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.757    21.653 r  tmpDispClk_reg_i_9/CO[1]
                         net (fo=30, routed)          0.703    22.356    tmpDispClk_reg_i_9_n_3
    SLICE_X41Y39         LUT3 (Prop_lut3_I1_O)        0.332    22.688 r  counter[0]_i_35/O
                         net (fo=1, routed)           0.000    22.688    tmpDispClk4[6]
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.238 r  counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.238    counter_reg[0]_i_6_n_1
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.551 f  counter_reg[0]_i_4/O[3]
                         net (fo=1, routed)           0.603    24.154    data0[12]
    SLICE_X38Y40         LUT4 (Prop_lut4_I2_O)        0.306    24.460 f  counter[0]_i_37/O
                         net (fo=1, routed)           0.162    24.622    counter[0]_i_37_n_1
    SLICE_X38Y40         LUT5 (Prop_lut5_I4_O)        0.124    24.746 f  counter[0]_i_7/O
                         net (fo=2, routed)           0.466    25.212    counter[0]_i_7_n_1
    SLICE_X39Y40         LUT6 (Prop_lut6_I4_O)        0.124    25.336 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.696    26.032    tmpDispClk
    SLICE_X36Y37         FDRE                                         r  counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.441    14.782    clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  counter_reg[11]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X36Y37         FDRE (Setup_fdre_C_R)       -0.429    14.593    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -26.032    
  -------------------------------------------------------------------
                         slack                                -11.439    

Slack (VIOLATED) :        -11.439ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.951ns  (logic 10.792ns (51.511%)  route 10.159ns (48.489%))
  Logic Levels:           32  (CARRY4=21 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.560     5.081    clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  counter_reg[1]/Q
                         net (fo=20, routed)          0.967     6.504    counter_reg[1]
    SLICE_X36Y29         LUT2 (Prop_lut2_I0_O)        0.124     6.628 r  counter[0]_i_121/O
                         net (fo=1, routed)           0.000     6.628    counter[0]_i_121_n_1
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.160 r  counter_reg[0]_i_102/CO[3]
                         net (fo=1, routed)           0.000     7.160    counter_reg[0]_i_102_n_1
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.274 r  counter_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.000     7.274    counter_reg[0]_i_84_n_1
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.388 r  counter_reg[0]_i_63/CO[3]
                         net (fo=1, routed)           0.000     7.388    counter_reg[0]_i_63_n_1
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  counter_reg[0]_i_42/CO[3]
                         net (fo=223, routed)         1.159     8.661    tmpDispClk7
    SLICE_X33Y32         LUT3 (Prop_lut3_I1_O)        0.124     8.785 r  tmpDispClk_i_417/O
                         net (fo=10, routed)          0.895     9.681    tmpDispClk5[2]
    SLICE_X35Y31         LUT6 (Prop_lut6_I1_O)        0.124     9.805 r  tmpDispClk_i_444/O
                         net (fo=1, routed)           0.000     9.805    tmpDispClk_i_444_n_1
    SLICE_X35Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.355 r  tmpDispClk_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    10.355    tmpDispClk_reg_i_423_n_1
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.469 r  tmpDispClk_reg_i_389/CO[3]
                         net (fo=1, routed)           0.000    10.469    tmpDispClk_reg_i_389_n_1
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.583 r  tmpDispClk_reg_i_416/CO[3]
                         net (fo=1, routed)           0.000    10.583    tmpDispClk_reg_i_416_n_1
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.896 r  tmpDispClk_reg_i_374/O[3]
                         net (fo=3, routed)           0.657    11.553    tmpDispClk_reg_i_374_n_5
    SLICE_X32Y35         LUT6 (Prop_lut6_I5_O)        0.306    11.859 r  tmpDispClk_i_314/O
                         net (fo=1, routed)           0.189    12.048    tmpDispClk_i_314_n_1
    SLICE_X33Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.574 r  tmpDispClk_reg_i_242/CO[3]
                         net (fo=1, routed)           0.000    12.574    tmpDispClk_reg_i_242_n_1
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.908 r  tmpDispClk_reg_i_184/O[1]
                         net (fo=3, routed)           0.668    13.576    tmpDispClk_reg_i_184_n_7
    SLICE_X33Y31         LUT3 (Prop_lut3_I2_O)        0.303    13.879 r  tmpDispClk_i_116/O
                         net (fo=1, routed)           0.481    14.361    tmpDispClk_i_116_n_1
    SLICE_X37Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.868 r  tmpDispClk_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    14.868    tmpDispClk_reg_i_86_n_1
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.202 r  tmpDispClk_reg_i_66/O[1]
                         net (fo=9, routed)           0.703    15.905    tmpDispClk_reg_i_66_n_7
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    16.740 r  tmpDispClk_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.740    tmpDispClk_reg_i_47_n_1
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.074 r  tmpDispClk_reg_i_85/O[1]
                         net (fo=1, routed)           0.639    17.712    tmpDispClk_reg_i_85_n_7
    SLICE_X40Y37         LUT2 (Prop_lut2_I1_O)        0.303    18.015 r  tmpDispClk_i_68/O
                         net (fo=1, routed)           0.000    18.015    tmpDispClk_i_68_n_1
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.413 r  tmpDispClk_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000    18.413    tmpDispClk_reg_i_46_n_1
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.652 r  tmpDispClk_reg_i_45/O[2]
                         net (fo=1, routed)           0.646    19.298    tmpDispClk_reg_i_45_n_6
    SLICE_X43Y39         LUT4 (Prop_lut4_I3_O)        0.302    19.600 r  counter[0]_i_57/O
                         net (fo=1, routed)           0.000    19.600    counter[0]_i_57_n_1
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.150 r  counter_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.150    counter_reg[0]_i_40_n_1
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.372 r  tmpDispClk_reg_i_42/O[0]
                         net (fo=4, routed)           0.524    20.896    tmpDispClk_reg_i_42_n_8
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.757    21.653 r  tmpDispClk_reg_i_9/CO[1]
                         net (fo=30, routed)          0.703    22.356    tmpDispClk_reg_i_9_n_3
    SLICE_X41Y39         LUT3 (Prop_lut3_I1_O)        0.332    22.688 r  counter[0]_i_35/O
                         net (fo=1, routed)           0.000    22.688    tmpDispClk4[6]
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.238 r  counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.238    counter_reg[0]_i_6_n_1
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.551 f  counter_reg[0]_i_4/O[3]
                         net (fo=1, routed)           0.603    24.154    data0[12]
    SLICE_X38Y40         LUT4 (Prop_lut4_I2_O)        0.306    24.460 f  counter[0]_i_37/O
                         net (fo=1, routed)           0.162    24.622    counter[0]_i_37_n_1
    SLICE_X38Y40         LUT5 (Prop_lut5_I4_O)        0.124    24.746 f  counter[0]_i_7/O
                         net (fo=2, routed)           0.466    25.212    counter[0]_i_7_n_1
    SLICE_X39Y40         LUT6 (Prop_lut6_I4_O)        0.124    25.336 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.696    26.032    tmpDispClk
    SLICE_X36Y37         FDRE                                         r  counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.441    14.782    clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  counter_reg[8]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X36Y37         FDRE (Setup_fdre_C_R)       -0.429    14.593    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -26.032    
  -------------------------------------------------------------------
                         slack                                -11.439    

Slack (VIOLATED) :        -11.439ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.951ns  (logic 10.792ns (51.511%)  route 10.159ns (48.489%))
  Logic Levels:           32  (CARRY4=21 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.560     5.081    clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  counter_reg[1]/Q
                         net (fo=20, routed)          0.967     6.504    counter_reg[1]
    SLICE_X36Y29         LUT2 (Prop_lut2_I0_O)        0.124     6.628 r  counter[0]_i_121/O
                         net (fo=1, routed)           0.000     6.628    counter[0]_i_121_n_1
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.160 r  counter_reg[0]_i_102/CO[3]
                         net (fo=1, routed)           0.000     7.160    counter_reg[0]_i_102_n_1
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.274 r  counter_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.000     7.274    counter_reg[0]_i_84_n_1
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.388 r  counter_reg[0]_i_63/CO[3]
                         net (fo=1, routed)           0.000     7.388    counter_reg[0]_i_63_n_1
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  counter_reg[0]_i_42/CO[3]
                         net (fo=223, routed)         1.159     8.661    tmpDispClk7
    SLICE_X33Y32         LUT3 (Prop_lut3_I1_O)        0.124     8.785 r  tmpDispClk_i_417/O
                         net (fo=10, routed)          0.895     9.681    tmpDispClk5[2]
    SLICE_X35Y31         LUT6 (Prop_lut6_I1_O)        0.124     9.805 r  tmpDispClk_i_444/O
                         net (fo=1, routed)           0.000     9.805    tmpDispClk_i_444_n_1
    SLICE_X35Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.355 r  tmpDispClk_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    10.355    tmpDispClk_reg_i_423_n_1
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.469 r  tmpDispClk_reg_i_389/CO[3]
                         net (fo=1, routed)           0.000    10.469    tmpDispClk_reg_i_389_n_1
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.583 r  tmpDispClk_reg_i_416/CO[3]
                         net (fo=1, routed)           0.000    10.583    tmpDispClk_reg_i_416_n_1
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.896 r  tmpDispClk_reg_i_374/O[3]
                         net (fo=3, routed)           0.657    11.553    tmpDispClk_reg_i_374_n_5
    SLICE_X32Y35         LUT6 (Prop_lut6_I5_O)        0.306    11.859 r  tmpDispClk_i_314/O
                         net (fo=1, routed)           0.189    12.048    tmpDispClk_i_314_n_1
    SLICE_X33Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.574 r  tmpDispClk_reg_i_242/CO[3]
                         net (fo=1, routed)           0.000    12.574    tmpDispClk_reg_i_242_n_1
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.908 r  tmpDispClk_reg_i_184/O[1]
                         net (fo=3, routed)           0.668    13.576    tmpDispClk_reg_i_184_n_7
    SLICE_X33Y31         LUT3 (Prop_lut3_I2_O)        0.303    13.879 r  tmpDispClk_i_116/O
                         net (fo=1, routed)           0.481    14.361    tmpDispClk_i_116_n_1
    SLICE_X37Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.868 r  tmpDispClk_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    14.868    tmpDispClk_reg_i_86_n_1
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.202 r  tmpDispClk_reg_i_66/O[1]
                         net (fo=9, routed)           0.703    15.905    tmpDispClk_reg_i_66_n_7
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    16.740 r  tmpDispClk_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.740    tmpDispClk_reg_i_47_n_1
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.074 r  tmpDispClk_reg_i_85/O[1]
                         net (fo=1, routed)           0.639    17.712    tmpDispClk_reg_i_85_n_7
    SLICE_X40Y37         LUT2 (Prop_lut2_I1_O)        0.303    18.015 r  tmpDispClk_i_68/O
                         net (fo=1, routed)           0.000    18.015    tmpDispClk_i_68_n_1
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.413 r  tmpDispClk_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000    18.413    tmpDispClk_reg_i_46_n_1
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.652 r  tmpDispClk_reg_i_45/O[2]
                         net (fo=1, routed)           0.646    19.298    tmpDispClk_reg_i_45_n_6
    SLICE_X43Y39         LUT4 (Prop_lut4_I3_O)        0.302    19.600 r  counter[0]_i_57/O
                         net (fo=1, routed)           0.000    19.600    counter[0]_i_57_n_1
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.150 r  counter_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.150    counter_reg[0]_i_40_n_1
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.372 r  tmpDispClk_reg_i_42/O[0]
                         net (fo=4, routed)           0.524    20.896    tmpDispClk_reg_i_42_n_8
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.757    21.653 r  tmpDispClk_reg_i_9/CO[1]
                         net (fo=30, routed)          0.703    22.356    tmpDispClk_reg_i_9_n_3
    SLICE_X41Y39         LUT3 (Prop_lut3_I1_O)        0.332    22.688 r  counter[0]_i_35/O
                         net (fo=1, routed)           0.000    22.688    tmpDispClk4[6]
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.238 r  counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.238    counter_reg[0]_i_6_n_1
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.551 f  counter_reg[0]_i_4/O[3]
                         net (fo=1, routed)           0.603    24.154    data0[12]
    SLICE_X38Y40         LUT4 (Prop_lut4_I2_O)        0.306    24.460 f  counter[0]_i_37/O
                         net (fo=1, routed)           0.162    24.622    counter[0]_i_37_n_1
    SLICE_X38Y40         LUT5 (Prop_lut5_I4_O)        0.124    24.746 f  counter[0]_i_7/O
                         net (fo=2, routed)           0.466    25.212    counter[0]_i_7_n_1
    SLICE_X39Y40         LUT6 (Prop_lut6_I4_O)        0.124    25.336 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.696    26.032    tmpDispClk
    SLICE_X36Y37         FDRE                                         r  counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.441    14.782    clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  counter_reg[9]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X36Y37         FDRE (Setup_fdre_C_R)       -0.429    14.593    counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -26.032    
  -------------------------------------------------------------------
                         slack                                -11.439    

Slack (VIOLATED) :        -11.345ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.855ns  (logic 10.792ns (51.747%)  route 10.063ns (48.253%))
  Logic Levels:           32  (CARRY4=21 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.560     5.081    clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  counter_reg[1]/Q
                         net (fo=20, routed)          0.967     6.504    counter_reg[1]
    SLICE_X36Y29         LUT2 (Prop_lut2_I0_O)        0.124     6.628 r  counter[0]_i_121/O
                         net (fo=1, routed)           0.000     6.628    counter[0]_i_121_n_1
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.160 r  counter_reg[0]_i_102/CO[3]
                         net (fo=1, routed)           0.000     7.160    counter_reg[0]_i_102_n_1
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.274 r  counter_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.000     7.274    counter_reg[0]_i_84_n_1
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.388 r  counter_reg[0]_i_63/CO[3]
                         net (fo=1, routed)           0.000     7.388    counter_reg[0]_i_63_n_1
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  counter_reg[0]_i_42/CO[3]
                         net (fo=223, routed)         1.159     8.661    tmpDispClk7
    SLICE_X33Y32         LUT3 (Prop_lut3_I1_O)        0.124     8.785 r  tmpDispClk_i_417/O
                         net (fo=10, routed)          0.895     9.681    tmpDispClk5[2]
    SLICE_X35Y31         LUT6 (Prop_lut6_I1_O)        0.124     9.805 r  tmpDispClk_i_444/O
                         net (fo=1, routed)           0.000     9.805    tmpDispClk_i_444_n_1
    SLICE_X35Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.355 r  tmpDispClk_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    10.355    tmpDispClk_reg_i_423_n_1
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.469 r  tmpDispClk_reg_i_389/CO[3]
                         net (fo=1, routed)           0.000    10.469    tmpDispClk_reg_i_389_n_1
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.583 r  tmpDispClk_reg_i_416/CO[3]
                         net (fo=1, routed)           0.000    10.583    tmpDispClk_reg_i_416_n_1
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.896 r  tmpDispClk_reg_i_374/O[3]
                         net (fo=3, routed)           0.657    11.553    tmpDispClk_reg_i_374_n_5
    SLICE_X32Y35         LUT6 (Prop_lut6_I5_O)        0.306    11.859 r  tmpDispClk_i_314/O
                         net (fo=1, routed)           0.189    12.048    tmpDispClk_i_314_n_1
    SLICE_X33Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.574 r  tmpDispClk_reg_i_242/CO[3]
                         net (fo=1, routed)           0.000    12.574    tmpDispClk_reg_i_242_n_1
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.908 r  tmpDispClk_reg_i_184/O[1]
                         net (fo=3, routed)           0.668    13.576    tmpDispClk_reg_i_184_n_7
    SLICE_X33Y31         LUT3 (Prop_lut3_I2_O)        0.303    13.879 r  tmpDispClk_i_116/O
                         net (fo=1, routed)           0.481    14.361    tmpDispClk_i_116_n_1
    SLICE_X37Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.868 r  tmpDispClk_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    14.868    tmpDispClk_reg_i_86_n_1
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.202 r  tmpDispClk_reg_i_66/O[1]
                         net (fo=9, routed)           0.703    15.905    tmpDispClk_reg_i_66_n_7
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    16.740 r  tmpDispClk_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.740    tmpDispClk_reg_i_47_n_1
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.074 r  tmpDispClk_reg_i_85/O[1]
                         net (fo=1, routed)           0.639    17.712    tmpDispClk_reg_i_85_n_7
    SLICE_X40Y37         LUT2 (Prop_lut2_I1_O)        0.303    18.015 r  tmpDispClk_i_68/O
                         net (fo=1, routed)           0.000    18.015    tmpDispClk_i_68_n_1
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.413 r  tmpDispClk_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000    18.413    tmpDispClk_reg_i_46_n_1
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.652 r  tmpDispClk_reg_i_45/O[2]
                         net (fo=1, routed)           0.646    19.298    tmpDispClk_reg_i_45_n_6
    SLICE_X43Y39         LUT4 (Prop_lut4_I3_O)        0.302    19.600 r  counter[0]_i_57/O
                         net (fo=1, routed)           0.000    19.600    counter[0]_i_57_n_1
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.150 r  counter_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.150    counter_reg[0]_i_40_n_1
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.372 r  tmpDispClk_reg_i_42/O[0]
                         net (fo=4, routed)           0.524    20.896    tmpDispClk_reg_i_42_n_8
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.757    21.653 r  tmpDispClk_reg_i_9/CO[1]
                         net (fo=30, routed)          0.703    22.356    tmpDispClk_reg_i_9_n_3
    SLICE_X41Y39         LUT3 (Prop_lut3_I1_O)        0.332    22.688 r  counter[0]_i_35/O
                         net (fo=1, routed)           0.000    22.688    tmpDispClk4[6]
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.238 r  counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.238    counter_reg[0]_i_6_n_1
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.551 f  counter_reg[0]_i_4/O[3]
                         net (fo=1, routed)           0.603    24.154    data0[12]
    SLICE_X38Y40         LUT4 (Prop_lut4_I2_O)        0.306    24.460 f  counter[0]_i_37/O
                         net (fo=1, routed)           0.162    24.622    counter[0]_i_37_n_1
    SLICE_X38Y40         LUT5 (Prop_lut5_I4_O)        0.124    24.746 f  counter[0]_i_7/O
                         net (fo=2, routed)           0.466    25.212    counter[0]_i_7_n_1
    SLICE_X39Y40         LUT6 (Prop_lut6_I4_O)        0.124    25.336 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.601    25.937    tmpDispClk
    SLICE_X36Y36         FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X36Y36         FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X36Y36         FDRE (Setup_fdre_C_R)       -0.429    14.592    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -25.937    
  -------------------------------------------------------------------
                         slack                                -11.345    

Slack (VIOLATED) :        -11.345ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.855ns  (logic 10.792ns (51.747%)  route 10.063ns (48.253%))
  Logic Levels:           32  (CARRY4=21 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.560     5.081    clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  counter_reg[1]/Q
                         net (fo=20, routed)          0.967     6.504    counter_reg[1]
    SLICE_X36Y29         LUT2 (Prop_lut2_I0_O)        0.124     6.628 r  counter[0]_i_121/O
                         net (fo=1, routed)           0.000     6.628    counter[0]_i_121_n_1
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.160 r  counter_reg[0]_i_102/CO[3]
                         net (fo=1, routed)           0.000     7.160    counter_reg[0]_i_102_n_1
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.274 r  counter_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.000     7.274    counter_reg[0]_i_84_n_1
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.388 r  counter_reg[0]_i_63/CO[3]
                         net (fo=1, routed)           0.000     7.388    counter_reg[0]_i_63_n_1
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  counter_reg[0]_i_42/CO[3]
                         net (fo=223, routed)         1.159     8.661    tmpDispClk7
    SLICE_X33Y32         LUT3 (Prop_lut3_I1_O)        0.124     8.785 r  tmpDispClk_i_417/O
                         net (fo=10, routed)          0.895     9.681    tmpDispClk5[2]
    SLICE_X35Y31         LUT6 (Prop_lut6_I1_O)        0.124     9.805 r  tmpDispClk_i_444/O
                         net (fo=1, routed)           0.000     9.805    tmpDispClk_i_444_n_1
    SLICE_X35Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.355 r  tmpDispClk_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    10.355    tmpDispClk_reg_i_423_n_1
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.469 r  tmpDispClk_reg_i_389/CO[3]
                         net (fo=1, routed)           0.000    10.469    tmpDispClk_reg_i_389_n_1
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.583 r  tmpDispClk_reg_i_416/CO[3]
                         net (fo=1, routed)           0.000    10.583    tmpDispClk_reg_i_416_n_1
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.896 r  tmpDispClk_reg_i_374/O[3]
                         net (fo=3, routed)           0.657    11.553    tmpDispClk_reg_i_374_n_5
    SLICE_X32Y35         LUT6 (Prop_lut6_I5_O)        0.306    11.859 r  tmpDispClk_i_314/O
                         net (fo=1, routed)           0.189    12.048    tmpDispClk_i_314_n_1
    SLICE_X33Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.574 r  tmpDispClk_reg_i_242/CO[3]
                         net (fo=1, routed)           0.000    12.574    tmpDispClk_reg_i_242_n_1
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.908 r  tmpDispClk_reg_i_184/O[1]
                         net (fo=3, routed)           0.668    13.576    tmpDispClk_reg_i_184_n_7
    SLICE_X33Y31         LUT3 (Prop_lut3_I2_O)        0.303    13.879 r  tmpDispClk_i_116/O
                         net (fo=1, routed)           0.481    14.361    tmpDispClk_i_116_n_1
    SLICE_X37Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.868 r  tmpDispClk_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    14.868    tmpDispClk_reg_i_86_n_1
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.202 r  tmpDispClk_reg_i_66/O[1]
                         net (fo=9, routed)           0.703    15.905    tmpDispClk_reg_i_66_n_7
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    16.740 r  tmpDispClk_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.740    tmpDispClk_reg_i_47_n_1
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.074 r  tmpDispClk_reg_i_85/O[1]
                         net (fo=1, routed)           0.639    17.712    tmpDispClk_reg_i_85_n_7
    SLICE_X40Y37         LUT2 (Prop_lut2_I1_O)        0.303    18.015 r  tmpDispClk_i_68/O
                         net (fo=1, routed)           0.000    18.015    tmpDispClk_i_68_n_1
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.413 r  tmpDispClk_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000    18.413    tmpDispClk_reg_i_46_n_1
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.652 r  tmpDispClk_reg_i_45/O[2]
                         net (fo=1, routed)           0.646    19.298    tmpDispClk_reg_i_45_n_6
    SLICE_X43Y39         LUT4 (Prop_lut4_I3_O)        0.302    19.600 r  counter[0]_i_57/O
                         net (fo=1, routed)           0.000    19.600    counter[0]_i_57_n_1
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.150 r  counter_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.150    counter_reg[0]_i_40_n_1
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.372 r  tmpDispClk_reg_i_42/O[0]
                         net (fo=4, routed)           0.524    20.896    tmpDispClk_reg_i_42_n_8
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.757    21.653 r  tmpDispClk_reg_i_9/CO[1]
                         net (fo=30, routed)          0.703    22.356    tmpDispClk_reg_i_9_n_3
    SLICE_X41Y39         LUT3 (Prop_lut3_I1_O)        0.332    22.688 r  counter[0]_i_35/O
                         net (fo=1, routed)           0.000    22.688    tmpDispClk4[6]
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.238 r  counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.238    counter_reg[0]_i_6_n_1
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.551 f  counter_reg[0]_i_4/O[3]
                         net (fo=1, routed)           0.603    24.154    data0[12]
    SLICE_X38Y40         LUT4 (Prop_lut4_I2_O)        0.306    24.460 f  counter[0]_i_37/O
                         net (fo=1, routed)           0.162    24.622    counter[0]_i_37_n_1
    SLICE_X38Y40         LUT5 (Prop_lut5_I4_O)        0.124    24.746 f  counter[0]_i_7/O
                         net (fo=2, routed)           0.466    25.212    counter[0]_i_7_n_1
    SLICE_X39Y40         LUT6 (Prop_lut6_I4_O)        0.124    25.336 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.601    25.937    tmpDispClk
    SLICE_X36Y36         FDRE                                         r  counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X36Y36         FDRE                                         r  counter_reg[5]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X36Y36         FDRE (Setup_fdre_C_R)       -0.429    14.592    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -25.937    
  -------------------------------------------------------------------
                         slack                                -11.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 MemorySlave/dataToReturn_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ProcessorMaster/dataout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.496ns  (logic 0.187ns (12.497%)  route 1.309ns (87.503%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.070ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.564     1.447    MemorySlave/clk_IBUF_BUFG
    SLICE_X47Y5          FDRE                                         r  MemorySlave/dataToReturn_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y5          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  MemorySlave/dataToReturn_reg[6]/Q
                         net (fo=1, routed)           0.746     2.334    ProcessorMaster/dataToReturn_reg[15][6]
    SLICE_X37Y6          LUT4 (Prop_lut4_I3_O)        0.046     2.380 r  ProcessorMaster/dataout[6]_i_1/O
                         net (fo=1, routed)           0.563     2.944    ProcessorMaster/toProcData[6]
    SLICE_X37Y6          FDRE                                         r  ProcessorMaster/dataout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.500     1.914    clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.970 r  procClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.239     2.209    procClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.238 r  procClk_BUFG_inst/O
                         net (fo=88, routed)          0.832     3.070    ProcessorMaster/procClk_BUFG
    SLICE_X37Y6          FDRE                                         r  ProcessorMaster/dataout_reg[6]/C
                         clock pessimism             -0.188     2.882    
    SLICE_X37Y6          FDRE (Hold_fdre_C_D)         0.004     2.886    ProcessorMaster/dataout_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.886    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 MemorySlave/hreadyout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ProcessorMaster/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.231ns (14.174%)  route 1.399ns (85.826%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.069ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.563     1.446    MemorySlave/clk_IBUF_BUFG
    SLICE_X37Y5          FDRE                                         r  MemorySlave/hreadyout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.141     1.587 f  MemorySlave/hreadyout_reg/Q
                         net (fo=2, routed)           0.657     2.245    ProcessorMaster/memReady
    SLICE_X37Y5          LUT5 (Prop_lut5_I3_O)        0.045     2.290 f  ProcessorMaster/FSM_sequential_state[2]_i_2/O
                         net (fo=6, routed)           0.741     3.031    ProcessorMaster/Processor/CONTROL/FSM/readyForProc
    SLICE_X37Y8          LUT5 (Prop_lut5_I1_O)        0.045     3.076 r  ProcessorMaster/Processor/CONTROL/FSM/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.076    ProcessorMaster/Processor_n_33
    SLICE_X37Y8          FDRE                                         r  ProcessorMaster/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.500     1.914    clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.970 r  procClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.239     2.209    procClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.238 r  procClk_BUFG_inst/O
                         net (fo=88, routed)          0.831     3.069    ProcessorMaster/procClk_BUFG
    SLICE_X37Y8          FDRE                                         r  ProcessorMaster/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.188     2.881    
    SLICE_X37Y8          FDRE (Hold_fdre_C_D)         0.091     2.972    ProcessorMaster/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.972    
                         arrival time                           3.076    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 MemorySlave/hreadyout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ProcessorMaster/tempclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.637ns  (logic 0.231ns (14.112%)  route 1.406ns (85.888%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.069ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.563     1.446    MemorySlave/clk_IBUF_BUFG
    SLICE_X37Y5          FDRE                                         r  MemorySlave/hreadyout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.141     1.587 f  MemorySlave/hreadyout_reg/Q
                         net (fo=2, routed)           0.657     2.245    ProcessorMaster/memReady
    SLICE_X37Y5          LUT5 (Prop_lut5_I3_O)        0.045     2.290 f  ProcessorMaster/FSM_sequential_state[2]_i_2/O
                         net (fo=6, routed)           0.749     3.038    ProcessorMaster/Processor/CONTROL/FSM/readyForProc
    SLICE_X37Y9          LUT6 (Prop_lut6_I2_O)        0.045     3.083 r  ProcessorMaster/Processor/CONTROL/FSM/tempclk_i_1/O
                         net (fo=1, routed)           0.000     3.083    ProcessorMaster/Processor_n_42
    SLICE_X37Y9          FDRE                                         r  ProcessorMaster/tempclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.500     1.914    clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.970 r  procClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.239     2.209    procClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.238 r  procClk_BUFG_inst/O
                         net (fo=88, routed)          0.831     3.069    ProcessorMaster/procClk_BUFG
    SLICE_X37Y9          FDRE                                         r  ProcessorMaster/tempclk_reg/C
                         clock pessimism             -0.188     2.881    
    SLICE_X37Y9          FDRE (Hold_fdre_C_D)         0.092     2.973    ProcessorMaster/tempclk_reg
  -------------------------------------------------------------------
                         required time                         -2.973    
                         arrival time                           3.083    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 SSDSLave/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDSLave/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.556     1.439    SSDSLave/clk_IBUF_BUFG
    SLICE_X53Y21         FDRE                                         r  SSDSLave/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  SSDSLave/FSM_sequential_state_reg[2]/Q
                         net (fo=5, routed)           0.121     1.702    SSDSLave/state[2]
    SLICE_X52Y21         LUT3 (Prop_lut3_I2_O)        0.045     1.747 r  SSDSLave/FSM_sequential_state[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.747    SSDSLave/FSM_sequential_state[1]_i_1__1_n_1
    SLICE_X52Y21         FDRE                                         r  SSDSLave/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.825     1.952    SSDSLave/clk_IBUF_BUFG
    SLICE_X52Y21         FDRE                                         r  SSDSLave/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.500     1.452    
    SLICE_X52Y21         FDRE (Hold_fdre_C_D)         0.120     1.572    SSDSLave/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 MemorySlave/tempHwdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MemorySlave/dataToReturn_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.457%)  route 0.126ns (37.543%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.563     1.446    MemorySlave/clk_IBUF_BUFG
    SLICE_X46Y8          FDRE                                         r  MemorySlave/tempHwdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y8          FDRE (Prop_fdre_C_Q)         0.164     1.610 r  MemorySlave/tempHwdata_reg[28]/Q
                         net (fo=2, routed)           0.126     1.736    MemorySlave/Memory/BRAM/tempHwdata_reg[31][28]
    SLICE_X42Y8          LUT5 (Prop_lut5_I3_O)        0.045     1.781 r  MemorySlave/Memory/BRAM/dataToReturn[28]_i_1/O
                         net (fo=1, routed)           0.000     1.781    MemorySlave/tempDataToReturn[28]
    SLICE_X42Y8          FDRE                                         r  MemorySlave/dataToReturn_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.832     1.959    MemorySlave/clk_IBUF_BUFG
    SLICE_X42Y8          FDRE                                         r  MemorySlave/dataToReturn_reg[28]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X42Y8          FDRE (Hold_fdre_C_D)         0.121     1.602    MemorySlave/dataToReturn_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 MemorySlave/hreadyout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ProcessorMaster/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.708ns  (logic 0.231ns (13.528%)  route 1.477ns (86.472%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.070ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.563     1.446    MemorySlave/clk_IBUF_BUFG
    SLICE_X37Y5          FDRE                                         r  MemorySlave/hreadyout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.141     1.587 f  MemorySlave/hreadyout_reg/Q
                         net (fo=2, routed)           0.657     2.245    ProcessorMaster/memReady
    SLICE_X37Y5          LUT5 (Prop_lut5_I3_O)        0.045     2.290 f  ProcessorMaster/FSM_sequential_state[2]_i_2/O
                         net (fo=6, routed)           0.819     3.109    ProcessorMaster/readyForProc
    SLICE_X39Y6          LUT4 (Prop_lut4_I0_O)        0.045     3.154 r  ProcessorMaster/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     3.154    ProcessorMaster/FSM_sequential_state[2]_i_1_n_1
    SLICE_X39Y6          FDRE                                         r  ProcessorMaster/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.500     1.914    clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.970 r  procClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.239     2.209    procClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.238 r  procClk_BUFG_inst/O
                         net (fo=88, routed)          0.832     3.070    ProcessorMaster/procClk_BUFG
    SLICE_X39Y6          FDRE                                         r  ProcessorMaster/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.188     2.882    
    SLICE_X39Y6          FDRE (Hold_fdre_C_D)         0.091     2.973    ProcessorMaster/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.973    
                         arrival time                           3.154    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 MemorySlave/tempHwdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.209ns (36.809%)  route 0.359ns (63.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.562     1.445    MemorySlave/clk_IBUF_BUFG
    SLICE_X46Y11         FDRE                                         r  MemorySlave/tempHwdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  MemorySlave/tempHwdata_reg[13]/Q
                         net (fo=3, routed)           0.159     1.768    MemorySlave/Memory/BRAM/tempHwdata_reg[31][13]
    SLICE_X46Y9          LUT6 (Prop_lut6_I3_O)        0.045     1.813 r  MemorySlave/Memory/BRAM/BRAM_i_i_19/O
                         net (fo=1, routed)           0.200     2.013    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[13]
    RAMB36_X1Y1          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.877     2.005    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.527    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.296     1.823    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 MemorySlave/MemInputAd_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.564%)  route 0.320ns (69.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.563     1.446    MemorySlave/clk_IBUF_BUFG
    SLICE_X41Y5          FDRE                                         r  MemorySlave/MemInputAd_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  MemorySlave/MemInputAd_reg[12]/Q
                         net (fo=2, routed)           0.320     1.907    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y0          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.878     2.006    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.528    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.711    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 MemorySlave/tempHwdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MemorySlave/dataToReturn_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.473%)  route 0.137ns (39.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.562     1.445    MemorySlave/clk_IBUF_BUFG
    SLICE_X46Y11         FDRE                                         r  MemorySlave/tempHwdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  MemorySlave/tempHwdata_reg[11]/Q
                         net (fo=3, routed)           0.137     1.746    MemorySlave/Memory/BRAM/tempHwdata_reg[31][11]
    SLICE_X46Y9          LUT6 (Prop_lut6_I4_O)        0.045     1.791 r  MemorySlave/Memory/BRAM/dataToReturn[11]_i_1/O
                         net (fo=1, routed)           0.000     1.791    MemorySlave/Memory_n_30
    SLICE_X46Y9          FDSE                                         r  MemorySlave/dataToReturn_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.833     1.960    MemorySlave/clk_IBUF_BUFG
    SLICE_X46Y9          FDSE                                         r  MemorySlave/dataToReturn_reg[11]/C
                         clock pessimism             -0.498     1.462    
    SLICE_X46Y9          FDSE (Hold_fdse_C_D)         0.120     1.582    MemorySlave/dataToReturn_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 SlaveInterfaceLed/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlaveInterfaceLed/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.843%)  route 0.130ns (41.157%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.563     1.446    SlaveInterfaceLed/clk_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  SlaveInterfaceLed/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  SlaveInterfaceLed/FSM_sequential_state_reg[1]/Q
                         net (fo=5, routed)           0.130     1.717    SlaveInterfaceLed/state[1]
    SLICE_X33Y5          LUT4 (Prop_lut4_I2_O)        0.045     1.762 r  SlaveInterfaceLed/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.762    SlaveInterfaceLed/FSM_sequential_state[0]_i_1__0_n_1
    SLICE_X33Y5          FDRE                                         r  SlaveInterfaceLed/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.832     1.959    SlaveInterfaceLed/clk_IBUF_BUFG
    SLICE_X33Y5          FDRE                                         r  SlaveInterfaceLed/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X33Y5          FDRE (Hold_fdre_C_D)         0.091     1.550    SlaveInterfaceLed/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  n_0_2559_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  procClk_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y26   Displaying/anode_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y26   Displaying/anode_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y26   Displaying/anode_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y9    ProcessorMaster/dataout_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y9    ProcessorMaster/dataout_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y9    ProcessorMaster/dataout_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y9    ProcessorMaster/dataout_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y10   ProcessorMaster/hwdata_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y10   ProcessorMaster/hwdata_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y10   ProcessorMaster/hwdata_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y10   ProcessorMaster/hwdata_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y8    ProcessorMaster/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y8    ProcessorMaster/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y3    ProcessorMaster/Processor/Data/RFile/registers_reg[0][13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y3    ProcessorMaster/Processor/Data/RFile/registers_reg[0][8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y17   ProcessorMaster/Processor/Data/RFile/registers_reg[10][31]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y1    ProcessorMaster/Processor/Data/RFile/registers_reg[10][8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y1    ProcessorMaster/Processor/Data/RFile/registers_reg[11][10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y17   ProcessorMaster/Processor/Data/RFile/registers_reg[11][31]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y1    ProcessorMaster/Processor/Data/RFile/registers_reg[11][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y1    ProcessorMaster/Processor/Data/RFile/registers_reg[11][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y2    ProcessorMaster/Processor/Data/RFile/registers_reg[13][13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y17   ProcessorMaster/Processor/Data/RFile/registers_reg[13][24]/C



