set MSIP_PROJ_ROOT $env(MSIP_PROJ_ROOT)
set PROJ_HOME $MSIP_PROJ_ROOT/$projectType/$projectName/$releaseName
set extractNetlistDir $PROJ_HOME/design/$metalStack/netlist/extract/$cellName/rcxt
set defaultP4Dir "$MSIP_PROJ_ROOT/$projectType/$projectName/$releaseName/design/$metalStack"
set tech tsmc3ff-12

## PVT information for technology tsmc3ff-12 and project d911

set cornerData(ffg0p825vn40c) {VDD 0.825,VAA 1.98,VDDQ 1.21,VDDQ_VDD2H 1.21,VDA 0.825,VSH 0.3542,TEMP -40,mos mos_fdry_ffg,bjt bip_f,cap cap_h,diode dio_f,moscap_hv nmoscaphv_fdry_ff,moscap nmoscap_fdry_ff,mos_elvt moselvt_fdry_ffg,mos_hv moshv_fdry_ffg,mos_lvt moslvt_fdry_ffg,mos_ulvt mosulvt_fdry_ffg,mos_eflvt moseflvt_fdry_ffg,mos_efsvt mosefsvt_fdry_ffg,res res_h,xType rcc,beol typical,scPvt ffg0p825vn40c}
set cornerData(ffg0p825v0c) {VDD 0.825,VAA 1.98,VDDQ 1.21,VDDQ_VDD2H 1.21,VDA 0.825,VSH 0.3542,TEMP 0,mos mos_fdry_ffg,bjt bip_f,cap cap_h,diode dio_f,moscap_hv nmoscaphv_fdry_ff,moscap nmoscap_fdry_ff,mos_elvt moselvt_fdry_ffg,mos_hv moshv_fdry_ffg,mos_lvt moslvt_fdry_ffg,mos_ulvt mosulvt_fdry_ffg,mos_eflvt moseflvt_fdry_ffg,mos_efsvt mosefsvt_fdry_ffg,res res_h,xType rcc,beol typical,scPvt ffg0p825v0c}
set cornerData(ffg0p825v125c) {VDD 0.825,VAA 1.98,VDDQ 1.21,VDDQ_VDD2H 1.21,VDA 0.825,VSH 0.3542,TEMP 125,mos mos_fdry_ffg,bjt bip_f,cap cap_h,diode dio_f,moscap_hv nmoscaphv_fdry_ff,moscap nmoscap_fdry_ff,mos_elvt moselvt_fdry_ffg,mos_hv moshv_fdry_ffg,mos_lvt moslvt_fdry_ffg,mos_ulvt mosulvt_fdry_ffg,mos_eflvt moseflvt_fdry_ffg,mos_efsvt mosefsvt_fdry_ffg,res res_h,xType rcc,beol typical,scPvt ffg0p825v125c}

set pvtCorners {ffg0p825vn40c ffg0p825v0c ffg0p825v125c }
set modelLibs {mos bjt cap diode moscap_hv moscap mos_eflvt mos_elvt mos_hv mos_efsvt mos_lvt mos_ulvt res}


##############################################
set supplyPins {VDD VDDQ VAA VDDQ_VDDQ2H VDA}
set groundPins {VSS}
set pininfoRelatedPowerAuto {^VIO_ VDDQ}
set pininfoRelatedPowerAuto {^VAA_ VAA}
set defaultRelatedPower VDD
set defaultRelatedGround VSS
##  Common nt source files. Probably under p4 control
set ntSourceDir $PROJ_HOME/design/macro/$cellName/nt
set ntConstraintsFile $ntSourceDir/constraints.tcl
set ntExceptionsFile $ntSourceDir/exceptions.tcl
set ntPrecheckFile $ntSourceDir/precheck.tcl
set ntPrecheckTopoFile $ntSourceDir/prechecktopo.tcl
set ntPrematchTopoFile $ntSourceDir/prematchtopo.tcl
set ntUserSettingFile $ntSourceDir/user_setting.tcl
set equivFile $ntSourceDir/$cellName.equiv
set pininfoFile $ntSourceDir/$cellName.pininfoNT
##  Munge config for fixing up non-pg lib.
##  These will default if not provided.
#set ntMungeConfig $ntSourceDir/$cellName.mungeCfg
#set ntMungeConfigPG $ntSourceDir/$cellName.pg.mungeCfg
set scriptDir $PROJ_HOME/design/timing/nt/ntFiles
set modelDir  $PROJ_HOME/cad/models/hspice
##  Assumed that for each of these, there will be a PVT.db
## Updated 7/5/2016, jdc
## temporary update until AM04->US01 sync completes--jsf
# Pointing to right location

lappend stdCellLibList /remote/proj/ddr5/d911-ddr5-tsmc3ff-12/stdcell/IRL98119_TSMC_N3_0P9PDK_DDRPHY_H169_Phase2_ELVT_LVT_Base_POK_libraries_Release_CQv1p1/ts03nxpllogl03hdd045f/liberty/logic_synth_nt/ts03nxpllogl03hdd045f
lappend stdCellLibList /remote/proj/ddr5/d911-ddr5-tsmc3ff-12/stdcell/IRL98121_TSMC_N3_0P9PDK_DDRPHY_H169_Phase2_SVT_Base_POK_libraries_Release_CQv1p1/ts03nxpslogl03hdd045f/liberty/logic_synth_nt/ts03nxpslogl03hdd045f
lappend stdCellLibList /remote/proj/ddr5/d911-ddr5-tsmc3ff-12/stdcell/IRL98120_TSMC_N3_0P9PDK_DDRPHY_H169_Phase2_ULVT_ULVTLL_Base_POK_libraries_Release_CQv1p1/ts03nxpvlogl03hdd045f/liberty/logic_synth_nt/ts03nxpvlogl03hdd045f
lappend stdCellLibList /remote/proj/ddr5/d911-ddr5-tsmc3ff-12/stdcell/IRL98120_TSMC_N3_0P9PDK_DDRPHY_H169_Phase2_ULVT_ULVTLL_Base_POK_libraries_Release_CQv1p1/ts03nxpwlogl03hdd045f/liberty/logic_synth_nt/ts03nxpwlogl03hdd045f


set mungeScript $MSIP_PROJ_ROOT/alpha/alpha_common/bin/Munge_nanotime.pl
set ntMungeConfigHdr $PROJ_HOME/design/timing/nt/ntFiles/ntMungeConfigHdr.txt
set extraDeviceModels $PROJ_HOME/design/timing/nt/ntFiles/extraDeviceModels.sp
set spiceNetlist $PROJ_HOME/design/$metalStack/netlist/$libName/$cellName/sim/${cellName}_$tech.sp
##  By default, pbsa is on for internal timing, off for etm
set ntEnablePbsa_internal true
set ntEnablePbsa_etm false
##  Used to fix value for oc_global_voltage in NT.  Typically VDD, unless there is no VDD.
set oc_global_supply VDD
## NT version (Updated to NT 2016.12-SP2-1 release onwards to support CERBERUS environment)
set ntVersion nt/2021.06
