// Seed: 13201319
module module_0 ();
  wor id_1;
  reg id_2;
  initial begin : LABEL_0
    if (1) id_2 <= ~id_1;
  end
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    input  logic   id_0,
    output logic   id_1,
    input  uwire   id_2,
    output supply0 id_3
);
  assign id_1 = id_2 ? id_0 : id_0;
  module_0 modCall_1 ();
  always @(1) $display(id_2);
  always @(id_2) begin : LABEL_0
    if (id_0) id_1 <= id_0 == 1'd0;
  end
endmodule
