{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1515467098338 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1515467098338 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cps2_digiav EP4CE15E22C8 " "Selected device EP4CE15E22C8 for design \"cps2_digiav\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1515467098367 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1515467098397 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1515467098398 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "i2s_upsampler:upsampler0\|pll_i2s:pll_i2s_inst\|altpll:altpll_component\|pll_i2s_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"i2s_upsampler:upsampler0\|pll_i2s:pll_i2s_inst\|altpll:altpll_component\|pll_i2s_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "i2s_upsampler:upsampler0\|pll_i2s:pll_i2s_inst\|altpll:altpll_component\|pll_i2s_altpll:auto_generated\|wire_pll1_clk\[0\] 4 5 0 0 " "Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for i2s_upsampler:upsampler0\|pll_i2s:pll_i2s_inst\|altpll:altpll_component\|pll_i2s_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_i2s_altpll.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/pll_i2s_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 430 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1515467098447 ""}  } { { "db/pll_i2s_altpll.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/pll_i2s_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 430 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1515467098447 ""}
{ "Info" "ICUT_CUT_PLL_SOURCE_SYNC_NO_INPUT_COMPENSATE_SET" "pll_pclk:pll_pclk_inst\|altpll:altpll_component\|pll_pclk_altpll:auto_generated\|pll1 " "None of the inputs fed by the compensated output clock of PLL \"pll_pclk:pll_pclk_inst\|altpll:altpll_component\|pll_pclk_altpll:auto_generated\|pll1\" in Source Synchronous mode are set as the compensated input" { { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll_pclk:pll_pclk_inst\|altpll:altpll_component\|pll_pclk_altpll:auto_generated\|pll1 BTN_volminus " "Input \"BTN_volminus\" that is fed by the compensated output clock of PLL \"pll_pclk:pll_pclk_inst\|altpll:altpll_component\|pll_pclk_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "rtl/cps2_digiav.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/cps2_digiav.v" 33 0 0 } } { "db/pll_pclk_altpll.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/pll_pclk_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "rtl/pll_pclk.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/pll_pclk.v" 99 0 0 } } { "rtl/cps2_digiav.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/cps2_digiav.v" 170 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1515467098448 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll_pclk:pll_pclk_inst\|altpll:altpll_component\|pll_pclk_altpll:auto_generated\|pll1 BTN_volplus " "Input \"BTN_volplus\" that is fed by the compensated output clock of PLL \"pll_pclk:pll_pclk_inst\|altpll:altpll_component\|pll_pclk_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "rtl/cps2_digiav.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/cps2_digiav.v" 34 0 0 } } { "db/pll_pclk_altpll.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/pll_pclk_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "rtl/pll_pclk.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/pll_pclk.v" 99 0 0 } } { "rtl/cps2_digiav.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/cps2_digiav.v" 170 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1515467098448 ""}  } { { "db/pll_pclk_altpll.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/pll_pclk_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "rtl/pll_pclk.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/pll_pclk.v" 99 0 0 } } { "rtl/cps2_digiav.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/cps2_digiav.v" 170 0 0 } }  } 0 15575 "None of the inputs fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode are set as the compensated input" 0 0 "Fitter" 0 -1 1515467098448 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "pll_pclk:pll_pclk_inst\|altpll:altpll_component\|pll_pclk_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_pclk:pll_pclk_inst\|altpll:altpll_component\|pll_pclk_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_PLL_ACTUAL_BANDWIDTH_NOT_IN_TYPE_RANGE" "High greater than 2.000 Mhz 0.45 MHz to 0.98 MHz " "Can't achieve requested High bandwidth type; current PLL requires a bandwidth value of greater than 2.000 Mhz -- achieved bandwidth of 0.45 MHz to 0.98 MHz" {  } { { "db/pll_pclk_altpll.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/pll_pclk_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 591 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15567 "Can't achieve requested %1!s! bandwidth type; current PLL requires a bandwidth value of %2!s! -- achieved bandwidth of %3!s!" 0 0 "Design Software" 0 -1 1515467098450 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_pclk:pll_pclk_inst\|altpll:altpll_component\|pll_pclk_altpll:auto_generated\|wire_pll1_clk\[0\] 25 16 0 0 " "Implementing clock multiplication of 25, clock division of 16, and phase shift of 0 degrees (0 ps) for pll_pclk:pll_pclk_inst\|altpll:altpll_component\|pll_pclk_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_pclk_altpll.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/pll_pclk_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 591 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1515467098450 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_pclk:pll_pclk_inst\|altpll:altpll_component\|pll_pclk_altpll:auto_generated\|wire_pll1_clk\[1\] 5 1 0 0 " "Implementing clock multiplication of 5, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_pclk:pll_pclk_inst\|altpll:altpll_component\|pll_pclk_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_pclk_altpll.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/pll_pclk_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 592 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1515467098450 ""}  } { { "db/pll_pclk_altpll.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/pll_pclk_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 591 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1515467098450 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1515467098639 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1515467098645 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1515467098808 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1515467098808 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1515467098808 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1515467098808 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1515467098826 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1515467098826 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1515467098826 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1515467098826 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1515467098830 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1515467099138 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "i2s_upsampler:upsampler0\|pll_i2s:pll_i2s_inst\|altpll:altpll_component\|pll_i2s_altpll:auto_generated\|pll1 0 Pin_55 " "PLL \"i2s_upsampler:upsampler0\|pll_i2s:pll_i2s_inst\|altpll:altpll_component\|pll_i2s_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_55\"" {  } { { "rtl/cps2_digiav.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/cps2_digiav.v" 203 0 0 } } { "db/pll_i2s_altpll.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/pll_i2s_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 430 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1515467099513 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1515467100187 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1515467100187 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1515467100187 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1515467100187 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1515467100187 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1515467100187 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1515467100187 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1515467100187 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1515467100187 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1515467100187 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1515467100187 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1515467100187 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1515467100187 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1515467100187 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1515467100187 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1515467100187 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1515467100187 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1515467100187 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1515467100187 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1515467100187 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1515467100187 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1515467100187 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1515467100187 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1515467100187 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1515467100187 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1515467100187 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1515467100187 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1515467100187 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1515467100187 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1515467100187 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1515467100187 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1515467100187 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1515467100187 ""}
{ "Info" "ISTA_SDC_FOUND" "cps2_digiav.sdc " "Reading SDC File: 'cps2_digiav.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1515467100243 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1515467100244 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay cps2_digiav.sdc 23 Positional argument <targets> with value \[get_ports \{sda scl HDMI_TX_INT_N BTN*\}\]: Port scl is not an input port. " "Assignment set_input_delay is accepted but has some problems at cps2_digiav.sdc(23): Positional argument <targets> with value \[get_ports \{sda scl HDMI_TX_INT_N BTN*\}\]: Port scl is not an input port." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock clk16 0 \[get_ports \{sda scl HDMI_TX_INT_N BTN*\}\] " "set_input_delay -clock clk16 0 \[get_ports \{sda scl HDMI_TX_INT_N BTN*\}\]" {  } { { "/home/andrew/FAB/cps2_digiav/cps2_digiav.sdc" "" { Text "/home/andrew/FAB/cps2_digiav/cps2_digiav.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1515467100245 ""}  } { { "/home/andrew/FAB/cps2_digiav/cps2_digiav.sdc" "" { Text "/home/andrew/FAB/cps2_digiav/cps2_digiav.sdc" 23 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1515467100245 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1515467100247 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.sdc " "Reading SDC File: '/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/sys_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1515467100259 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1515467100359 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1515467100360 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1515467100361 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1515467100361 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1515467100361 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 200.000         clk5 " " 200.000         clk5" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1515467100361 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  62.500        clk16 " "  62.500        clk16" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1515467100361 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000        clk25 " "  40.000        clk25" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1515467100361 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 250.000   i2s_clkout " " 250.000   i2s_clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1515467100361 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.500      pclk_5x " "  12.500      pclk_5x" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1515467100361 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1515467100361 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2S_BCK~input (placed in PIN 55 (CLK12, DIFFCLK_7n)) " "Automatically promoted node I2S_BCK~input (placed in PIN 55 (CLK12, DIFFCLK_7n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1515467101252 ""}  } { { "rtl/cps2_digiav.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/cps2_digiav.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 10708 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1515467101252 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2s_upsampler:upsampler0\|pll_i2s:pll_i2s_inst\|altpll:altpll_component\|pll_i2s_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node i2s_upsampler:upsampler0\|pll_i2s:pll_i2s_inst\|altpll:altpll_component\|pll_i2s_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1515467101252 ""}  } { { "db/pll_i2s_altpll.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/pll_i2s_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 430 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1515467101252 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PCLK2x_in~input (placed in PIN 52 (CLK15, DIFFCLK_6p)) " "Automatically promoted node PCLK2x_in~input (placed in PIN 52 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1515467101252 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "scanconverter:scanconverter_inst\|V_MULTMODE.100 " "Destination node scanconverter:scanconverter_inst\|V_MULTMODE.100" {  } { { "rtl/scanconverter.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/scanconverter.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 1004 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1515467101252 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "scanconverter:scanconverter_inst\|V_MULTMODE.000 " "Destination node scanconverter:scanconverter_inst\|V_MULTMODE.000" {  } { { "rtl/scanconverter.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/scanconverter.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 1003 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1515467101252 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "scanconverter:scanconverter_inst\|pclk_1x_prev5x " "Destination node scanconverter:scanconverter_inst\|pclk_1x_prev5x" {  } { { "rtl/scanconverter.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/scanconverter.v" 117 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 1017 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1515467101252 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1515467101252 ""}  } { { "rtl/cps2_digiav.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/cps2_digiav.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 10709 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1515467101252 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_pclk:pll_pclk_inst\|altpll:altpll_component\|pll_pclk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node pll_pclk:pll_pclk_inst\|altpll:altpll_component\|pll_pclk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1515467101252 ""}  } { { "db/pll_pclk_altpll.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/pll_pclk_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 591 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1515467101252 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_pclk:pll_pclk_inst\|altpll:altpll_component\|pll_pclk_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node pll_pclk:pll_pclk_inst\|altpll:altpll_component\|pll_pclk_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1515467101252 ""}  } { { "db/pll_pclk_altpll.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/pll_pclk_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 591 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1515467101252 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1515467101252 ""}  } { { "temporary_test_loc" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 10227 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1515467101252 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "scanconverter:scanconverter_inst\|Selector38  " "Automatically promoted node scanconverter:scanconverter_inst\|Selector38 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1515467101252 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HDMI_TX_PCLK~output " "Destination node HDMI_TX_PCLK~output" {  } { { "rtl/cps2_digiav.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/cps2_digiav.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 10700 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1515467101252 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1515467101252 ""}  } { { "rtl/scanconverter.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/scanconverter.v" 189 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 980 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1515467101252 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "scanconverter:scanconverter_inst\|Selector3  " "Automatically promoted node scanconverter:scanconverter_inst\|Selector3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1515467101252 ""}  } { { "rtl/scanconverter.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/scanconverter.v" 189 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 945 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1515467101252 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys:sys_inst\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node sys:sys_inst\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1515467101252 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sys:sys_inst\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|al " "Destination node sys:sys_inst\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|al" {  } { { "db/ip/sys/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/i2c_master_bit_ctrl.v" 150 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 2694 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1515467101252 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sys:sys_inst\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|clk_en " "Destination node sys:sys_inst\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|clk_en" {  } { { "db/ip/sys/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/i2c_master_bit_ctrl.v" 175 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 2684 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1515467101252 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sys:sys_inst\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sto_condition " "Destination node sys:sys_inst\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sto_condition" {  } { { "db/ip/sys/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/i2c_master_bit_ctrl.v" 228 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 2691 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1515467101252 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sys:sys_inst\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|cmd_stop " "Destination node sys:sys_inst\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|cmd_stop" {  } { { "db/ip/sys/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/i2c_master_bit_ctrl.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 2693 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1515467101252 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sys:sys_inst\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|sr\[7\] " "Destination node sys:sys_inst\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|sr\[7\]" {  } { { "db/ip/sys/submodules/i2c_master_byte_ctrl.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/i2c_master_byte_ctrl.v" 176 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 2721 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1515467101252 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sys:sys_inst\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|cr\[3\] " "Destination node sys:sys_inst\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|cr\[3\]" {  } { { "db/ip/sys/submodules/i2c_master_top.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/i2c_master_top.v" 200 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 2795 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1515467101252 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sys:sys_inst\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|wb_inta_o " "Destination node sys:sys_inst\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|wb_inta_o" {  } { { "db/ip/sys/submodules/i2c_master_top.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/i2c_master_top.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 2816 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1515467101252 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sys:sys_inst\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|sr\[6\] " "Destination node sys:sys_inst\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|sr\[6\]" {  } { { "db/ip/sys/submodules/i2c_master_byte_ctrl.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/i2c_master_byte_ctrl.v" 176 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 2722 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1515467101252 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sys:sys_inst\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|irq_flag " "Destination node sys:sys_inst\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|irq_flag" {  } { { "db/ip/sys/submodules/i2c_master_top.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/i2c_master_top.v" 264 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 2820 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1515467101252 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sys:sys_inst\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|sr\[5\] " "Destination node sys:sys_inst\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|sr\[5\]" {  } { { "db/ip/sys/submodules/i2c_master_byte_ctrl.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/i2c_master_byte_ctrl.v" 176 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 2723 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1515467101252 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1515467101252 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1515467101252 ""}  } { { "db/ip/sys/submodules/altera_reset_controller.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/ip/sys/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 1053 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1515467101252 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1515467102009 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1515467102019 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1515467102020 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1515467102033 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1515467102052 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1515467102071 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1515467102071 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1515467102080 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1515467102420 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1515467102430 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1515467102430 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1515467102776 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1515467102793 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1515467103751 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1515467104750 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1515467104806 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1515467106246 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1515467106246 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1515467107377 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X10_Y10 X20_Y19 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19" {  } { { "loc" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} { { 12 { 0 ""} 10 10 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1515467110625 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1515467110625 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1515467111201 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1515467111201 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1515467111201 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1515467111202 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.74 " "Total time spent on timing analysis during the Fitter is 2.74 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1515467111448 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1515467111496 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1515467112087 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1515467112091 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1515467112891 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1515467114545 ""}
{ "Warning" "WCUT_PLL_SOURCE_SYNC_COMP_CLK_NOT_TO_INPUT_REG" "pll_pclk:pll_pclk_inst\|altpll:altpll_component\|pll_pclk_altpll:auto_generated\|pll1 0 " "PLL \"pll_pclk:pll_pclk_inst\|altpll:altpll_component\|pll_pclk_altpll:auto_generated\|pll1\" in Source Synchronous mode with compensated output clock set to clk\[0\] is not fully compensated because it does not feed an I/O input register" {  } { { "db/pll_pclk_altpll.v" "" { Text "/home/andrew/FAB/cps2_digiav/db/pll_pclk_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "rtl/pll_pclk.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/pll_pclk.v" 99 0 0 } } { "rtl/cps2_digiav.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/cps2_digiav.v" 170 0 0 } }  } 0 15062 "PLL \"%1!s!\" in Source Synchronous mode with compensated output clock set to clk\[%2!d!\] is not fully compensated because it does not feed an I/O input register" 0 0 "Fitter" 0 -1 1515467114930 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "26 Cyclone IV E " "26 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_TX_INT_N 3.3-V LVTTL 86 " "Pin HDMI_TX_INT_N uses I/O standard 3.3-V LVTTL at 86" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { HDMI_TX_INT_N } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_INT_N" } } } } { "rtl/cps2_digiav.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/cps2_digiav.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 336 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1515467115012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sda 3.3-V LVTTL 30 " "Pin sda uses I/O standard 3.3-V LVTTL at 30" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { sda } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sda" } } } } { "rtl/cps2_digiav.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/cps2_digiav.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 329 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1515467115012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2S_WS 3.3-V LVTTL 58 " "Pin I2S_WS uses I/O standard 3.3-V LVTTL at 58" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { I2S_WS } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2S_WS" } } } } { "rtl/cps2_digiav.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/cps2_digiav.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 325 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1515467115012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2S_BCK 3.3-V LVTTL 55 " "Pin I2S_BCK uses I/O standard 3.3-V LVTTL at 55" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { I2S_BCK } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2S_BCK" } } } } { "rtl/cps2_digiav.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/cps2_digiav.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 324 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1515467115012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PCLK2x_in 3.3-V LVTTL 52 " "Pin PCLK2x_in uses I/O standard 3.3-V LVTTL at 52" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { PCLK2x_in } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCLK2x_in" } } } } { "rtl/cps2_digiav.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/cps2_digiav.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 323 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1515467115012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2S_DATA 3.3-V LVTTL 59 " "Pin I2S_DATA uses I/O standard 3.3-V LVTTL at 59" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { I2S_DATA } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2S_DATA" } } } } { "rtl/cps2_digiav.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/cps2_digiav.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 326 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1515467115012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VSYNC_in 3.3-V LVTTL 53 " "Pin VSYNC_in uses I/O standard 3.3-V LVTTL at 53" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { VSYNC_in } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VSYNC_in" } } } } { "rtl/cps2_digiav.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/cps2_digiav.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 321 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1515467115012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSYNC_in 3.3-V LVTTL 54 " "Pin HSYNC_in uses I/O standard 3.3-V LVTTL at 54" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { HSYNC_in } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSYNC_in" } } } } { "rtl/cps2_digiav.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/cps2_digiav.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 322 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1515467115012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "R_in\[1\] 3.3-V LVTTL 42 " "Pin R_in\[1\] uses I/O standard 3.3-V LVTTL at 42" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { R_in[1] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "R_in\[1\]" } } } } { "rtl/cps2_digiav.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/cps2_digiav.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 282 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1515467115012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "R_in\[3\] 3.3-V LVTTL 44 " "Pin R_in\[3\] uses I/O standard 3.3-V LVTTL at 44" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { R_in[3] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "R_in\[3\]" } } } } { "rtl/cps2_digiav.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/cps2_digiav.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 284 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1515467115012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "R_in\[2\] 3.3-V LVTTL 43 " "Pin R_in\[2\] uses I/O standard 3.3-V LVTTL at 43" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { R_in[2] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "R_in\[2\]" } } } } { "rtl/cps2_digiav.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/cps2_digiav.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 283 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1515467115012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "G_in\[1\] 3.3-V LVTTL 49 " "Pin G_in\[1\] uses I/O standard 3.3-V LVTTL at 49" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { G_in[1] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "G_in\[1\]" } } } } { "rtl/cps2_digiav.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/cps2_digiav.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 286 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1515467115012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "G_in\[3\] 3.3-V LVTTL 51 " "Pin G_in\[3\] uses I/O standard 3.3-V LVTTL at 51" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { G_in[3] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "G_in\[3\]" } } } } { "rtl/cps2_digiav.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/cps2_digiav.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 288 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1515467115012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "G_in\[2\] 3.3-V LVTTL 50 " "Pin G_in\[2\] uses I/O standard 3.3-V LVTTL at 50" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { G_in[2] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "G_in\[2\]" } } } } { "rtl/cps2_digiav.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/cps2_digiav.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 287 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1515467115012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B_in\[1\] 3.3-V LVTTL 65 " "Pin B_in\[1\] uses I/O standard 3.3-V LVTTL at 65" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { B_in[1] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "B_in\[1\]" } } } } { "rtl/cps2_digiav.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/cps2_digiav.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 290 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1515467115012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B_in\[3\] 3.3-V LVTTL 67 " "Pin B_in\[3\] uses I/O standard 3.3-V LVTTL at 67" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { B_in[3] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "B_in\[3\]" } } } } { "rtl/cps2_digiav.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/cps2_digiav.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 292 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1515467115012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B_in\[2\] 3.3-V LVTTL 66 " "Pin B_in\[2\] uses I/O standard 3.3-V LVTTL at 66" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { B_in[2] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "B_in\[2\]" } } } } { "rtl/cps2_digiav.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/cps2_digiav.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 291 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1515467115012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "R_in\[0\] 3.3-V LVTTL 39 " "Pin R_in\[0\] uses I/O standard 3.3-V LVTTL at 39" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { R_in[0] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "R_in\[0\]" } } } } { "rtl/cps2_digiav.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/cps2_digiav.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 281 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1515467115012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_in\[0\] 3.3-V LVTTL 68 " "Pin F_in\[0\] uses I/O standard 3.3-V LVTTL at 68" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { F_in[0] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "F_in\[0\]" } } } } { "rtl/cps2_digiav.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/cps2_digiav.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 293 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1515467115012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_in\[3\] 3.3-V LVTTL 72 " "Pin F_in\[3\] uses I/O standard 3.3-V LVTTL at 72" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { F_in[3] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "F_in\[3\]" } } } } { "rtl/cps2_digiav.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/cps2_digiav.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 296 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1515467115012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_in\[1\] 3.3-V LVTTL 69 " "Pin F_in\[1\] uses I/O standard 3.3-V LVTTL at 69" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { F_in[1] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "F_in\[1\]" } } } } { "rtl/cps2_digiav.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/cps2_digiav.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 294 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1515467115012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "F_in\[2\] 3.3-V LVTTL 71 " "Pin F_in\[2\] uses I/O standard 3.3-V LVTTL at 71" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { F_in[2] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "F_in\[2\]" } } } } { "rtl/cps2_digiav.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/cps2_digiav.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 295 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1515467115012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "G_in\[0\] 3.3-V LVTTL 46 " "Pin G_in\[0\] uses I/O standard 3.3-V LVTTL at 46" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { G_in[0] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "G_in\[0\]" } } } } { "rtl/cps2_digiav.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/cps2_digiav.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 285 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1515467115012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B_in\[0\] 3.3-V LVTTL 64 " "Pin B_in\[0\] uses I/O standard 3.3-V LVTTL at 64" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { B_in[0] } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "B_in\[0\]" } } } } { "rtl/cps2_digiav.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/cps2_digiav.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 289 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1515467115012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BTN_volminus 3.3-V LVTTL 61 " "Pin BTN_volminus uses I/O standard 3.3-V LVTTL at 61" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { BTN_volminus } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BTN_volminus" } } } } { "rtl/cps2_digiav.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/cps2_digiav.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 327 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1515467115012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BTN_volplus 3.3-V LVTTL 60 " "Pin BTN_volplus uses I/O standard 3.3-V LVTTL at 60" {  } { { "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { BTN_volplus } } } { "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BTN_volplus" } } } } { "rtl/cps2_digiav.v" "" { Text "/home/andrew/FAB/cps2_digiav/rtl/cps2_digiav.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrew/FAB/cps2_digiav/" { { 0 { 0 ""} 0 328 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1515467115012 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1515467115012 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/andrew/FAB/cps2_digiav/output_files/cps2_digiav.fit.smsg " "Generated suppressed messages file /home/andrew/FAB/cps2_digiav/output_files/cps2_digiav.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1515467115382 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1276 " "Peak virtual memory: 1276 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1515467116486 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan  8 19:05:16 2018 " "Processing ended: Mon Jan  8 19:05:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1515467116486 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1515467116486 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1515467116486 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1515467116486 ""}
