INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/AddSub1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub1b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/AddSub4b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub4b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sources_1/imports/circuit/Adder1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder1b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/AddSub4b/AddSub4b.srcs/sim_1/new/AddSub4b_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub4b_tb
