<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="79" />
   <irq preferredWidth="34" />
   <name preferredWidth="238" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Project,Library/University Program,Library/Basic Functions/Clocks; PLLs and Resets,Library,Library/Interface Protocols,Library/Basic Functions,Library/University Program/Clock,Library/Basic Functions/Clocks; PLLs and Resets/PLL,Library/Interface Protocols/Transceiver PLL" />
 <window width="1853" height="1055" x="67" y="1105" />
 <hdlexample language="VERILOG" />
 <generation block_symbol_file="0" />
</preferences>
