Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : MyDesign
Version: T-2022.03-SP4
Date   : Wed Oct 30 18:05:53 2024
****************************************

Operating Conditions: fast   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_fast_nldm
Wire Load Model Mode: top

  Startpoint: c_end_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_end_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  c_end_reg[12]/CK (DFF_X1)              0.0000     0.0000 r
  c_end_reg[12]/QN (DFF_X1)              0.0553     0.0553 f
  U688/ZN (OAI21_X2)                     0.0307     0.0860 r
  c_end_reg[12]/D (DFF_X1)               0.0000     0.0860 r
  data arrival time                                 0.0860

  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  clock uncertainty                      0.0500     0.0500
  c_end_reg[12]/CK (DFF_X1)              0.0000     0.0500 r
  library hold time                     -0.0166     0.0334
  data required time                                0.0334
  -----------------------------------------------------------
  data required time                                0.0334
  data arrival time                                -0.0860
  -----------------------------------------------------------
  slack (MET)                                       0.0525


1
