# ğŸ› ï¸ Behavioral-Based Automatic Asset Detection Tool (v0.1)

This tool statically analyzes individual Verilog/SystemVerilog files to **automatically detect potential hardware security assets** based on behavioral patterns. It outputs the findings into a structured CSV file, aiding hardware security verification and design auditing processes.


## ğŸš€ 1. Getting Started

### âœ… Step 1: Run the Tool

Start the tool by executing the `main.py` script:

```bash
python main.py

```

---


### âœ… Step 2: Enter Directory Path

The script will prompt:

`Enter the IP/File Directory Here:`

![Step 2: Enter Directory Path](images/2.JPG)

### âœ… Step 3: Submit the Path

Paste an IP or File directory path and hit `Enter`.
(I have uploaded an example IP for testing; in this case, I used the example IP directory. You can use your own.)

![Step 3: Paste path and hit enter](images/3.JPG)


### âœ… Step 4: File Access

The tool scans all `.sv` and `.v` files in the specified folder.

![Step 4: IP directory structure](images/4.JPG)

### âœ… Step 5: CSV Generation

A new file named `asset_list.csv` is generated in the same folder.

![Step 5: asset_list.csv generated](images/5.JPG)

### âœ… Step 6: Locate the CSV

The generated `asset_list.csv` appears in the provided directory.

![Step 6: CSV file present](images/6.JPG)


## ğŸ“Š 2. View CSV Content

The CSV contains the following columns:

| Column        | Description                                           |
|---------------|-------------------------------------------------------|
| `Filename`     | Name of the RTL file containing the asset            |
| `Asset`        | Name of the detected asset signal                    |
| `width`        | Bit-width of the signal                              |
| `Signal_type`  | Behavioral Type of signal                            |
| `Appeared_in`  | Part or block where the asset appears                |
| `CIA`          | Security tag: Confidentiality, Integrity, Availability |

![Step 7: CSV content](images/7.JPG)



## ğŸ“ 3.  Example Directory Structure
### Test_IP\aes_core_latest\rtl\verilog/
### â”œâ”€â”€ aes_cipher_top.v
### â”œâ”€â”€ aes_inv_cipher_top.v
### â”œâ”€â”€ aes_inv_sbox.v
### â”œâ”€â”€ aes_sbox.v
### â”œâ”€â”€ aes_rcon.v
### â”œâ”€â”€ aes_key_expand_128.v
### â”œâ”€â”€ timescale.v
### â””â”€â”€ asset_list.csv â† (generated)

## ğŸ“¦ 4. Dependencies

- **Python version**: 3.11
- **Standard libraries used**:
  - `os`
  - `re`
  - `pathlib`

> âœ… No third-party libraries required.


## ğŸ“Œ 5.  Notes

- Version: `v0.1`
- Supports **single-file-based analysis**
- Designed for use in early-stage RTL hardware security workflows



## ğŸ“„ 6. License

This project is licensed under the MIT License.  
See the [LICENSE](LICENSE) file for details.



## ğŸ¤ 7. Contributions

Feedback, suggestions, and pull requests are welcome!  
Let's make RTL security automation betterâ€”together.
