INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-1/project_1/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-1/project_1/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module shiftdec
INFO: [VRFC 10-311] analyzing module jrdoc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-1/project_1/mipsmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-1/project_1/mipsparts.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
