

================================================================
== Vitis HLS Report for 'matrixmult_Pipeline_VITIS_LOOP_320_34'
================================================================
* Date:           Mon Aug 12 18:56:16 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        matrixmult
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.988 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    90124|    90124|  0.451 ms|  0.451 ms|  90124|  90124|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_320_34  |    90122|    90122|        22|         11|          1|  8192|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    185|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    133|    -|
|Register         |        -|    -|     242|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     242|    318|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln320_fu_135_p2     |         +|   0|  0|  17|          14|           1|
    |add_ln321_fu_145_p2     |         +|   0|  0|  14|          13|          13|
    |and_ln323_1_fu_232_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln323_fu_223_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln320_fu_129_p2    |      icmp|   0|  0|  20|          14|          15|
    |icmp_ln323_1_fu_184_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln323_2_fu_207_p2  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln323_3_fu_213_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln323_fu_178_p2    |      icmp|   0|  0|  15|           8|           2|
    |or_ln323_1_fu_228_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln323_2_fu_237_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln323_fu_219_p2      |        or|   0|  0|   2|           1|           1|
    |s_1_9_fu_247_p3         |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 185|         110|          74|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  65|         12|    1|         12|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j       |   9|          2|   14|         28|
    |grp_fu_107_p0            |  14|          3|   32|         96|
    |j_16_fu_56               |   9|          2|   14|         28|
    |s_1_fu_52                |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 133|         27|   96|        234|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln321_reg_280                 |  13|   0|   13|          0|
    |ap_CS_fsm                         |  11|   0|   11|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |icmp_ln320_reg_276                |   1|   0|    1|          0|
    |icmp_ln323_1_reg_314              |   1|   0|    1|          0|
    |icmp_ln323_2_reg_319              |   1|   0|    1|          0|
    |icmp_ln323_3_reg_324              |   1|   0|    1|          0|
    |icmp_ln323_reg_309                |   1|   0|    1|          0|
    |j_16_fu_56                        |  14|   0|   14|          0|
    |mul_reg_344                       |  32|   0|   32|          0|
    |or_ln323_2_reg_339                |   1|   0|    1|          0|
    |or_ln323_2_reg_339_pp0_iter1_reg  |   1|   0|    1|          0|
    |s_1_8_reg_355                     |  32|   0|   32|          0|
    |s_1_fu_52                         |  32|   0|   32|          0|
    |s_1_load_5_reg_349                |  32|   0|   32|          0|
    |temp_a_reg_295                    |  32|   0|   32|          0|
    |temp_b_reg_302                    |  32|   0|   32|          0|
    |tmp_64_reg_329                    |   1|   0|    1|          0|
    |tmp_66_reg_334                    |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 242|   0|  242|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+----------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_320_34|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_320_34|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_320_34|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_320_34|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_320_34|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_320_34|  return value|
|grp_fu_3484_p_din0    |  out|   32|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_320_34|  return value|
|grp_fu_3484_p_din1    |  out|   32|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_320_34|  return value|
|grp_fu_3484_p_dout0   |   in|   32|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_320_34|  return value|
|grp_fu_3484_p_ce      |  out|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_320_34|  return value|
|grp_fu_3488_p_din0    |  out|   32|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_320_34|  return value|
|grp_fu_3488_p_din1    |  out|   32|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_320_34|  return value|
|grp_fu_3488_p_opcode  |  out|    5|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_320_34|  return value|
|grp_fu_3488_p_dout0   |   in|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_320_34|  return value|
|grp_fu_3488_p_ce      |  out|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_320_34|  return value|
|grp_fu_3492_p_din0    |  out|   32|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_320_34|  return value|
|grp_fu_3492_p_din1    |  out|   32|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_320_34|  return value|
|grp_fu_3492_p_opcode  |  out|    2|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_320_34|  return value|
|grp_fu_3492_p_dout0   |   in|   32|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_320_34|  return value|
|grp_fu_3492_p_ce      |  out|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_320_34|  return value|
|zext_ln312_1          |   in|    5|     ap_none|                           zext_ln312_1|        scalar|
|A_1_address0          |  out|   13|   ap_memory|                                    A_1|         array|
|A_1_ce0               |  out|    1|   ap_memory|                                    A_1|         array|
|A_1_q0                |   in|   32|   ap_memory|                                    A_1|         array|
|B_4_address0          |  out|   13|   ap_memory|                                    B_4|         array|
|B_4_ce0               |  out|    1|   ap_memory|                                    B_4|         array|
|B_4_q0                |   in|   32|   ap_memory|                                    B_4|         array|
|s_1_12_out            |  out|   32|      ap_vld|                             s_1_12_out|       pointer|
|s_1_12_out_ap_vld     |  out|    1|      ap_vld|                             s_1_12_out|       pointer|
+----------------------+-----+-----+------------+---------------------------------------+--------------+

