0.6
2018.3
Dec  7 2018
00:33:28
D:/NEW/TYUT/FPGA/Project/led_ctrl_3/led_ctrl_3.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/NEW/TYUT/FPGA/Project/led_ctrl_3/led_ctrl_3.srcs/sim_1/new/led_ctrl_3_tb.v,1709805649,verilog,,,,led_ctrl_3_tb,,,,,,,,
D:/NEW/TYUT/FPGA/Project/led_ctrl_3/led_ctrl_3.srcs/sources_1/new/led_ctrl_3.v,1709802879,verilog,,D:/NEW/TYUT/FPGA/Project/led_ctrl_3/led_ctrl_3.srcs/sim_1/new/led_ctrl_3_tb.v,,led_ctrl_3,,,,,,,,
