read -sv run_verilog_mid/adder_32b_7_81_5309afb6f8f01eda0fefabf26fd92729.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_7_81_5309afb6f8f01eda0fefabf26fd92729_yosys.v
