#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000002d28e0d9130 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002d28e0d92c0 .scope module, "tb" "tb" 3 44;
 .timescale -12 -12;
L_000002d28e0eaad0 .functor NOT 1, L_000002d28e14e550, C4<0>, C4<0>, C4<0>;
L_000002d28e0ea6e0 .functor XOR 10, L_000002d28e14d330, L_000002d28e14e410, C4<0000000000>, C4<0000000000>;
L_000002d28e0eb1d0 .functor XOR 10, L_000002d28e0ea6e0, L_000002d28e14e4b0, C4<0000000000>, C4<0000000000>;
v000002d28e14d0b0_0 .net *"_ivl_10", 9 0, L_000002d28e14e4b0;  1 drivers
v000002d28e14dd30_0 .net *"_ivl_12", 9 0, L_000002d28e0eb1d0;  1 drivers
v000002d28e14dbf0_0 .net *"_ivl_2", 9 0, L_000002d28e14e2d0;  1 drivers
v000002d28e14eb90_0 .net *"_ivl_4", 9 0, L_000002d28e14d330;  1 drivers
v000002d28e14d150_0 .net *"_ivl_6", 9 0, L_000002d28e14e410;  1 drivers
v000002d28e14d5b0_0 .net *"_ivl_8", 9 0, L_000002d28e0ea6e0;  1 drivers
v000002d28e14e050_0 .net "a", 2 0, v000002d28e14de70_0;  1 drivers
v000002d28e14ee10_0 .net "b", 2 0, v000002d28e14e910_0;  1 drivers
v000002d28e14ec30_0 .var "clk", 0 0;
v000002d28e14da10_0 .net "out_not_dut", 5 0, L_000002d28e14dab0;  1 drivers
v000002d28e14d650_0 .net "out_not_ref", 5 0, L_000002d28e14d790;  1 drivers
v000002d28e14e870_0 .net "out_or_bitwise_dut", 2 0, L_000002d28e0eb240;  1 drivers
v000002d28e14db50_0 .net "out_or_bitwise_ref", 2 0, L_000002d28e0ea8a0;  1 drivers
v000002d28e14d290_0 .net "out_or_logical_dut", 0 0, L_000002d28e0eb400;  1 drivers
v000002d28e14ef50_0 .net "out_or_logical_ref", 0 0, L_000002d28e0eaf30;  1 drivers
v000002d28e14d1f0_0 .var/2u "stats1", 287 0;
v000002d28e14d6f0_0 .var/2u "strobe", 0 0;
v000002d28e14e0f0_0 .net "tb_match", 0 0, L_000002d28e14e550;  1 drivers
v000002d28e14d3d0_0 .net "tb_mismatch", 0 0, L_000002d28e0eaad0;  1 drivers
v000002d28e14e690_0 .net "wavedrom_enable", 0 0, v000002d28e14dc90_0;  1 drivers
v000002d28e14d470_0 .net "wavedrom_title", 511 0, v000002d28e14ed70_0;  1 drivers
L_000002d28e14e2d0 .concat [ 6 1 3 0], L_000002d28e14d790, L_000002d28e0eaf30, L_000002d28e0ea8a0;
L_000002d28e14d330 .concat [ 6 1 3 0], L_000002d28e14d790, L_000002d28e0eaf30, L_000002d28e0ea8a0;
L_000002d28e14e410 .concat [ 6 1 3 0], L_000002d28e14dab0, L_000002d28e0eb400, L_000002d28e0eb240;
L_000002d28e14e4b0 .concat [ 6 1 3 0], L_000002d28e14d790, L_000002d28e0eaf30, L_000002d28e0ea8a0;
L_000002d28e14e550 .cmp/eeq 10, L_000002d28e14e2d0, L_000002d28e0eb1d0;
S_000002d28e0d9450 .scope module, "good1" "RefModule" 3 93, 4 2 0, S_000002d28e0d92c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /OUTPUT 3 "out_or_bitwise";
    .port_info 3 /OUTPUT 1 "out_or_logical";
    .port_info 4 /OUTPUT 6 "out_not";
L_000002d28e0ea8a0 .functor OR 3, v000002d28e14de70_0, v000002d28e14e910_0, C4<000>, C4<000>;
L_000002d28e0eaf30 .functor OR 1, L_000002d28e14e190, L_000002d28e14e230, C4<0>, C4<0>;
L_000002d28e0eb010 .functor NOT 3, v000002d28e14e910_0, C4<000>, C4<000>, C4<000>;
L_000002d28e0ea600 .functor NOT 3, v000002d28e14de70_0, C4<000>, C4<000>, C4<000>;
v000002d28e0cb140_0 .net *"_ivl_12", 2 0, L_000002d28e0eb010;  1 drivers
v000002d28e0cb3c0_0 .net *"_ivl_14", 2 0, L_000002d28e0ea600;  1 drivers
L_000002d28e4d0088 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002d28e0cbbe0_0 .net/2u *"_ivl_2", 2 0, L_000002d28e4d0088;  1 drivers
v000002d28e0cb8c0_0 .net *"_ivl_4", 0 0, L_000002d28e14e190;  1 drivers
L_000002d28e4d00d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002d28e0cbe60_0 .net/2u *"_ivl_6", 2 0, L_000002d28e4d00d0;  1 drivers
v000002d28e0cb280_0 .net *"_ivl_8", 0 0, L_000002d28e14e230;  1 drivers
v000002d28e0cbfa0_0 .net "a", 2 0, v000002d28e14de70_0;  alias, 1 drivers
v000002d28e0cb6e0_0 .net "b", 2 0, v000002d28e14e910_0;  alias, 1 drivers
v000002d28e0cbd20_0 .net "out_not", 5 0, L_000002d28e14d790;  alias, 1 drivers
v000002d28e0cb320_0 .net "out_or_bitwise", 2 0, L_000002d28e0ea8a0;  alias, 1 drivers
v000002d28e0cb780_0 .net "out_or_logical", 0 0, L_000002d28e0eaf30;  alias, 1 drivers
L_000002d28e14e190 .cmp/ne 3, v000002d28e14de70_0, L_000002d28e4d0088;
L_000002d28e14e230 .cmp/ne 3, v000002d28e14e910_0, L_000002d28e4d00d0;
L_000002d28e14d790 .concat [ 3 3 0 0], L_000002d28e0ea600, L_000002d28e0eb010;
S_000002d28e0e97a0 .scope module, "stim1" "stimulus_gen" 3 88, 3 6 0, S_000002d28e0d92c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 3 "a";
    .port_info 2 /OUTPUT 3 "b";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v000002d28e14de70_0 .var "a", 2 0;
v000002d28e14e910_0 .var "b", 2 0;
v000002d28e14e370_0 .net "clk", 0 0, v000002d28e14ec30_0;  1 drivers
v000002d28e14dc90_0 .var "wavedrom_enable", 0 0;
v000002d28e14ed70_0 .var "wavedrom_title", 511 0;
S_000002d28e0e9930 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 27, 3 27 0, S_000002d28e0e97a0;
 .timescale -12 -12;
v000002d28e0cb0a0_0 .var/2s "count", 31 0;
E_000002d28e0f3c50/0 .event negedge, v000002d28e14e370_0;
E_000002d28e0f3c50/1 .event posedge, v000002d28e14e370_0;
E_000002d28e0f3c50 .event/or E_000002d28e0f3c50/0, E_000002d28e0f3c50/1;
E_000002d28e0f3c90 .event posedge, v000002d28e14e370_0;
E_000002d28e0f4050 .event negedge, v000002d28e14e370_0;
S_000002d28e0e9ac0 .scope task, "wavedrom_start" "wavedrom_start" 3 18, 3 18 0, S_000002d28e0e97a0;
 .timescale -12 -12;
v000002d28e0cba00_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_000002d28e0ef8e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 21, 3 21 0, S_000002d28e0e97a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_000002d28e0efa70 .scope module, "top_module1" "TopModule" 3 100, 5 3 0, S_000002d28e0d92c0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /OUTPUT 3 "out_or_bitwise";
    .port_info 3 /OUTPUT 1 "out_or_logical";
    .port_info 4 /OUTPUT 6 "out_not";
L_000002d28e0eb240 .functor OR 3, v000002d28e14de70_0, v000002d28e14e910_0, C4<000>, C4<000>;
L_000002d28e0eb400 .functor OR 1, L_000002d28e14d970, L_000002d28e14eeb0, C4<0>, C4<0>;
L_000002d28e0eb080 .functor NOT 3, v000002d28e14e910_0, C4<000>, C4<000>, C4<000>;
L_000002d28e0eb0f0 .functor NOT 3, v000002d28e14de70_0, C4<000>, C4<000>, C4<000>;
v000002d28e14df10_0 .net *"_ivl_14", 2 0, L_000002d28e0eb080;  1 drivers
v000002d28e14eaf0_0 .net *"_ivl_19", 2 0, L_000002d28e0eb0f0;  1 drivers
L_000002d28e4d0118 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002d28e14ea50_0 .net/2u *"_ivl_2", 2 0, L_000002d28e4d0118;  1 drivers
v000002d28e14dfb0_0 .net *"_ivl_4", 0 0, L_000002d28e14d970;  1 drivers
L_000002d28e4d0160 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002d28e14d830_0 .net/2u *"_ivl_6", 2 0, L_000002d28e4d0160;  1 drivers
v000002d28e14ddd0_0 .net *"_ivl_8", 0 0, L_000002d28e14eeb0;  1 drivers
v000002d28e14d8d0_0 .net "a", 2 0, v000002d28e14de70_0;  alias, 1 drivers
v000002d28e14e9b0_0 .net "b", 2 0, v000002d28e14e910_0;  alias, 1 drivers
v000002d28e14d510_0 .net "out_not", 5 0, L_000002d28e14dab0;  alias, 1 drivers
v000002d28e14ecd0_0 .net "out_or_bitwise", 2 0, L_000002d28e0eb240;  alias, 1 drivers
v000002d28e14e5f0_0 .net "out_or_logical", 0 0, L_000002d28e0eb400;  alias, 1 drivers
L_000002d28e14d970 .cmp/ne 3, v000002d28e14de70_0, L_000002d28e4d0118;
L_000002d28e14eeb0 .cmp/ne 3, v000002d28e14e910_0, L_000002d28e4d0160;
L_000002d28e14dab0 .concat8 [ 3 3 0 0], L_000002d28e0eb0f0, L_000002d28e0eb080;
S_000002d28e0efc00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_000002d28e0d92c0;
 .timescale -12 -12;
E_000002d28e0f42d0 .event edge, v000002d28e14d6f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000002d28e14d6f0_0;
    %nor/r;
    %assign/vec4 v000002d28e14d6f0_0, 0;
    %wait E_000002d28e0f42d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_000002d28e0e97a0;
T_3 ;
    %fork t_1, S_000002d28e0e9930;
    %jmp t_0;
    .scope S_000002d28e0e9930;
t_1 ;
    %pushi/vec4 56, 0, 32;
    %store/vec4 v000002d28e0cb0a0_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %split/vec4 3;
    %assign/vec4 v000002d28e14de70_0, 0;
    %assign/vec4 v000002d28e14e910_0, 0;
    %wait E_000002d28e0f4050;
    %pushi/vec4 30, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002d28e0f3c90;
    %load/vec4 v000002d28e0cb0a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000002d28e0cb0a0_0, 0, 32;
    %pad/s 6;
    %split/vec4 3;
    %assign/vec4 v000002d28e14de70_0, 0;
    %assign/vec4 v000002d28e14e910_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_000002d28e0ef8e0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002d28e0f3c50;
    %vpi_func 3 37 "$random" 32 {0 0 0};
    %pad/s 6;
    %split/vec4 3;
    %assign/vec4 v000002d28e14de70_0, 0;
    %assign/vec4 v000002d28e14e910_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 39 "$finish" {0 0 0};
    %end;
    .scope S_000002d28e0e97a0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_000002d28e0d92c0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d28e14ec30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d28e14d6f0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_000002d28e0d92c0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v000002d28e14ec30_0;
    %inv;
    %store/vec4 v000002d28e14ec30_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_000002d28e0d92c0;
T_6 ;
    %vpi_call/w 3 80 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 81 "$dumpvars", 32'sb00000000000000000000000000000001, v000002d28e14e370_0, v000002d28e14d3d0_0, v000002d28e14e050_0, v000002d28e14ee10_0, v000002d28e14db50_0, v000002d28e14e870_0, v000002d28e14ef50_0, v000002d28e14d290_0, v000002d28e14d650_0, v000002d28e14da10_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000002d28e0d92c0;
T_7 ;
    %load/vec4 v000002d28e14d1f0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_or_bitwise", &PV<v000002d28e14d1f0_0, 192, 32>, &PV<v000002d28e14d1f0_0, 160, 32> {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "out_or_bitwise" {0 0 0};
T_7.1 ;
    %load/vec4 v000002d28e14d1f0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_call/w 3 120 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_or_logical", &PV<v000002d28e14d1f0_0, 128, 32>, &PV<v000002d28e14d1f0_0, 96, 32> {0 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 121 "$display", "Hint: Output '%s' has no mismatches.", "out_or_logical" {0 0 0};
T_7.3 ;
    %load/vec4 v000002d28e14d1f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_not", &PV<v000002d28e14d1f0_0, 64, 32>, &PV<v000002d28e14d1f0_0, 32, 32> {0 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "out_not" {0 0 0};
T_7.5 ;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000002d28e14d1f0_0, 256, 32>, &PV<v000002d28e14d1f0_0, 0, 32> {0 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", &PV<v000002d28e14d1f0_0, 256, 32>, &PV<v000002d28e14d1f0_0, 0, 32> {0 0 0};
    %end;
    .thread T_7, $final;
    .scope S_000002d28e0d92c0;
T_8 ;
    %wait E_000002d28e0f3c50;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002d28e14d1f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002d28e14d1f0_0, 4, 32;
    %load/vec4 v000002d28e14e0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000002d28e14d1f0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002d28e14d1f0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002d28e14d1f0_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002d28e14d1f0_0, 4, 32;
T_8.0 ;
    %load/vec4 v000002d28e14db50_0;
    %load/vec4 v000002d28e14db50_0;
    %load/vec4 v000002d28e14e870_0;
    %xor;
    %load/vec4 v000002d28e14db50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v000002d28e14d1f0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002d28e14d1f0_0, 4, 32;
T_8.6 ;
    %load/vec4 v000002d28e14d1f0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002d28e14d1f0_0, 4, 32;
T_8.4 ;
    %load/vec4 v000002d28e14ef50_0;
    %load/vec4 v000002d28e14ef50_0;
    %load/vec4 v000002d28e14d290_0;
    %xor;
    %load/vec4 v000002d28e14ef50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v000002d28e14d1f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 145 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002d28e14d1f0_0, 4, 32;
T_8.10 ;
    %load/vec4 v000002d28e14d1f0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002d28e14d1f0_0, 4, 32;
T_8.8 ;
    %load/vec4 v000002d28e14d650_0;
    %load/vec4 v000002d28e14d650_0;
    %load/vec4 v000002d28e14da10_0;
    %xor;
    %load/vec4 v000002d28e14d650_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v000002d28e14d1f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 148 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002d28e14d1f0_0, 4, 32;
T_8.14 ;
    %load/vec4 v000002d28e14d1f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002d28e14d1f0_0, 4, 32;
T_8.12 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002d28e0d92c0;
T_9 ;
    %delay 1000000, 0;
    %vpi_call/w 3 156 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 157 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob044_vectorgates_test.sv";
    "dataset_code-complete-iccad2023/Prob044_vectorgates_ref.sv";
    "results\phi4_14b_0shot_temp0.0\Prob044_vectorgates/Prob044_vectorgates_sample01.sv";
