// Seed: 1659132558
module module_0 (
    input uwire id_0,
    input wor id_1,
    input uwire id_2,
    output supply0 id_3,
    input uwire id_4,
    input supply0 id_5,
    input wand id_6
);
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1
    , id_5,
    output supply1 id_2,
    output tri id_3
);
  wire id_6;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_3,
      id_0,
      id_1,
      id_1
  );
  assign modCall_1.id_5 = 0;
endmodule
module module_2 #(
    parameter id_0 = 32'd87,
    parameter id_3 = 32'd0
) (
    output uwire _id_0,
    output tri   id_1,
    input  tri1  id_2,
    input  uwire _id_3,
    output uwire id_4
);
  wire [-1  ==  1  *  id_3  -  1 : -1] id_6;
  logic [1 : -1] id_7;
  logic [id_0 : -1] id_8;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_5 = 0;
endmodule
