ARM GAS  /tmp/ccCPAA49.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"system_stm32f1xx.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.global	SystemCoreClock
  19              		.section	.data.SystemCoreClock,"aw",%progbits
  20              		.align	2
  23              	SystemCoreClock:
  24 0000 00A24A04 		.word	72000000
  25              		.global	AHBPrescTable
  26              		.section	.rodata.AHBPrescTable,"a",%progbits
  27              		.align	2
  30              	AHBPrescTable:
  31 0000 00       		.byte	0
  32 0001 00       		.byte	0
  33 0002 00       		.byte	0
  34 0003 00       		.byte	0
  35 0004 00       		.byte	0
  36 0005 00       		.byte	0
  37 0006 00       		.byte	0
  38 0007 00       		.byte	0
  39 0008 01       		.byte	1
  40 0009 02       		.byte	2
  41 000a 03       		.byte	3
  42 000b 04       		.byte	4
  43 000c 06       		.byte	6
  44 000d 07       		.byte	7
  45 000e 08       		.byte	8
  46 000f 09       		.byte	9
  47              		.section	.text.SystemInit,"ax",%progbits
  48              		.align	2
  49              		.global	SystemInit
  50              		.thumb
  51              		.thumb_func
  53              	SystemInit:
  54              	.LFB63:
  55              		.file 1 "Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c"
   1:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** /**
   2:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   ******************************************************************************
   3:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   * @file    system_stm32f1xx.c
   4:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   * @author  MCD Application Team
   5:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   * @version V4.0.2
   6:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   * @date    18-December-2015
   7:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   * @brief   CMSIS Cortex-M3 Device Peripheral Access Layer System Source File.
ARM GAS  /tmp/ccCPAA49.s 			page 2


   8:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   * 
   9:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   * 1.  This file provides two functions and one global variable to be called from 
  10:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *     user application:
  11:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *      - SystemInit(): Setups the system clock (System clock source, PLL Multiplier
  12:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *                      factors, AHB/APBx prescalers and Flash settings). 
  13:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *                      This function is called at startup just after reset and 
  14:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *                      before branch to main program. This call is made inside
  15:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *                      the "startup_stm32f1xx_xx.s" file.
  16:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *
  17:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  18:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *                                  by the user application to setup the SysTick 
  19:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *                                  timer or configure other parameters.
  20:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *                                     
  21:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  22:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *                                 be called whenever the core clock is changed
  23:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *                                 during program execution.
  24:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *
  25:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   * 2. After each device reset the HSI (8 MHz) is used as system clock source.
  26:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *    Then SystemInit() function is called, in "startup_stm32f1xx_xx.s" file, to
  27:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *    configure the system clock before to branch to main program.
  28:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *
  29:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   * 4. The default value of HSE crystal is set to 8 MHz (or 25 MHz, depending on
  30:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *    the product used), refer to "HSE_VALUE". 
  31:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *    When HSE is used as system clock source, directly or through PLL, and you
  32:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *    are using different crystal you have to adapt the HSE value to your own
  33:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *    configuration.
  34:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *        
  35:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   ******************************************************************************
  36:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   * @attention
  37:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *
  38:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   * <h2><center>&copy; COPYRIGHT(c) 2015 STMicroelectronics</center></h2>
  39:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *
  40:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   * Redistribution and use in source and binary forms, with or without modification,
  41:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   * are permitted provided that the following conditions are met:
  42:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  43:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *      this list of conditions and the following disclaimer.
  44:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  45:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *      this list of conditions and the following disclaimer in the documentation
  46:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *      and/or other materials provided with the distribution.
  47:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  48:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *      may be used to endorse or promote products derived from this software
  49:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *      without specific prior written permission.
  50:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *
  51:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  52:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  53:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  54:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  55:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  56:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  57:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  58:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  59:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  60:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  61:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *
  62:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   ******************************************************************************
  63:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   */
  64:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** 
ARM GAS  /tmp/ccCPAA49.s 			page 3


  65:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** /** @addtogroup CMSIS
  66:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   * @{
  67:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   */
  68:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** 
  69:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** /** @addtogroup stm32f1xx_system
  70:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   * @{
  71:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   */  
  72:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   
  73:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** /** @addtogroup STM32F1xx_System_Private_Includes
  74:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   * @{
  75:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   */
  76:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** 
  77:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** #include "stm32f1xx.h"
  78:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** 
  79:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** /**
  80:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   * @}
  81:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   */
  82:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** 
  83:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** /** @addtogroup STM32F1xx_System_Private_TypesDefinitions
  84:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   * @{
  85:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   */
  86:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** 
  87:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** /**
  88:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   * @}
  89:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   */
  90:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** 
  91:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** /** @addtogroup STM32F1xx_System_Private_Defines
  92:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   * @{
  93:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   */
  94:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** 
  95:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** #if !defined  (HSE_VALUE) 
  96:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   #define HSE_VALUE    ((uint32_t)8000000) /*!< Default value of the External oscillator in Hz.
  97:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****                                                 This value can be provided and adapted by the user 
  98:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** #endif /* HSE_VALUE */
  99:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** 
 100:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** #if !defined  (HSI_VALUE)
 101:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   #define HSI_VALUE    ((uint32_t)8000000) /*!< Default value of the Internal oscillator in Hz.
 102:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****                                                 This value can be provided and adapted by the user 
 103:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** #endif /* HSI_VALUE */
 104:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** 
 105:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** /*!< Uncomment the following line if you need to use external SRAM  */ 
 106:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** #if defined(STM32F100xE) || defined(STM32F101xE) || defined(STM32F101xG) || defined(STM32F103xE) ||
 107:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** /* #define DATA_IN_ExtSRAM */
 108:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** #endif /* STM32F100xE || STM32F101xE || STM32F101xG || STM32F103xE || STM32F103xG */
 109:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** 
 110:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table in
 111:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****      Internal SRAM. */ 
 112:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** /* #define VECT_TAB_SRAM */
 113:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** #define VECT_TAB_OFFSET  0x0 /*!< Vector Table base offset field. 
 114:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****                                   This value must be a multiple of 0x200. */
 115:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** 
 116:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** 
 117:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** /**
 118:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   * @}
 119:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   */
 120:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** 
 121:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** /** @addtogroup STM32F1xx_System_Private_Macros
ARM GAS  /tmp/ccCPAA49.s 			page 4


 122:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   * @{
 123:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   */
 124:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** 
 125:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** /**
 126:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   * @}
 127:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   */
 128:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** 
 129:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** /** @addtogroup STM32F1xx_System_Private_Variables
 130:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   * @{
 131:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   */
 132:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** 
 133:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** /*******************************************************************************
 134:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** *  Clock Definitions
 135:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** *******************************************************************************/
 136:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** #if defined(STM32F100xB) ||defined(STM32F100xE)
 137:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   uint32_t SystemCoreClock         = 24000000;        /*!< System Clock Frequency (Core Clock) */
 138:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** #else /*!< HSI Selected as System Clock source */
 139:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   uint32_t SystemCoreClock         = 72000000;        /*!< System Clock Frequency (Core Clock) */
 140:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** #endif
 141:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** 
 142:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** const uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 143:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** /**
 144:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   * @}
 145:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   */
 146:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** 
 147:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** /** @addtogroup STM32F1xx_System_Private_FunctionPrototypes
 148:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   * @{
 149:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   */
 150:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** 
 151:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** #if defined(STM32F100xE) || defined(STM32F101xE) || defined(STM32F101xG) || defined(STM32F103xE) ||
 152:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** #ifdef DATA_IN_ExtSRAM
 153:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   static void SystemInit_ExtMemCtl(void); 
 154:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** #endif /* DATA_IN_ExtSRAM */
 155:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** #endif /* STM32F100xE || STM32F101xE || STM32F101xG || STM32F103xE || STM32F103xG */
 156:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** 
 157:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** /**
 158:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   * @}
 159:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   */
 160:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** 
 161:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** /** @addtogroup STM32F1xx_System_Private_Functions
 162:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   * @{
 163:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   */
 164:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** 
 165:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** /**
 166:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   * @brief  Setup the microcontroller system
 167:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *         Initialize the Embedded Flash Interface, the PLL and update the 
 168:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *         SystemCoreClock variable.
 169:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   * @note   This function should be used only after reset.
 170:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   * @param  None
 171:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   * @retval None
 172:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   */
 173:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** void SystemInit (void)
 174:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** {
  56              		.loc 1 174 0
  57              		.cfi_startproc
  58              		@ args = 0, pretend = 0, frame = 0
  59              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  /tmp/ccCPAA49.s 			page 5


  60              		@ link register save eliminated.
  61 0000 80B4     		push	{r7}
  62              	.LCFI0:
  63              		.cfi_def_cfa_offset 4
  64              		.cfi_offset 7, -4
  65 0002 00AF     		add	r7, sp, #0
  66              	.LCFI1:
  67              		.cfi_def_cfa_register 7
 175:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
 176:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   /* Set HSION bit */
 177:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   RCC->CR |= (uint32_t)0x00000001;
  68              		.loc 1 177 0
  69 0004 154A     		ldr	r2, .L2
  70 0006 154B     		ldr	r3, .L2
  71 0008 1B68     		ldr	r3, [r3]
  72 000a 43F00103 		orr	r3, r3, #1
  73 000e 1360     		str	r3, [r2]
 178:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** 
 179:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
 180:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** #if !defined(STM32F105xC) && !defined(STM32F107xC)
 181:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   RCC->CFGR &= (uint32_t)0xF8FF0000;
  74              		.loc 1 181 0
  75 0010 1249     		ldr	r1, .L2
  76 0012 124B     		ldr	r3, .L2
  77 0014 5A68     		ldr	r2, [r3, #4]
  78 0016 124B     		ldr	r3, .L2+4
  79 0018 1340     		ands	r3, r3, r2
  80 001a 4B60     		str	r3, [r1, #4]
 182:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** #else
 183:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   RCC->CFGR &= (uint32_t)0xF0FF0000;
 184:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** #endif /* STM32F105xC */   
 185:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   
 186:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   /* Reset HSEON, CSSON and PLLON bits */
 187:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
  81              		.loc 1 187 0
  82 001c 0F4A     		ldr	r2, .L2
  83 001e 0F4B     		ldr	r3, .L2
  84 0020 1B68     		ldr	r3, [r3]
  85 0022 23F08473 		bic	r3, r3, #17301504
  86 0026 23F48033 		bic	r3, r3, #65536
  87 002a 1360     		str	r3, [r2]
 188:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** 
 189:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   /* Reset HSEBYP bit */
 190:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
  88              		.loc 1 190 0
  89 002c 0B4A     		ldr	r2, .L2
  90 002e 0B4B     		ldr	r3, .L2
  91 0030 1B68     		ldr	r3, [r3]
  92 0032 23F48023 		bic	r3, r3, #262144
  93 0036 1360     		str	r3, [r2]
 191:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** 
 192:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
 193:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   RCC->CFGR &= (uint32_t)0xFF80FFFF;
  94              		.loc 1 193 0
  95 0038 084A     		ldr	r2, .L2
  96 003a 084B     		ldr	r3, .L2
  97 003c 5B68     		ldr	r3, [r3, #4]
ARM GAS  /tmp/ccCPAA49.s 			page 6


  98 003e 23F4FE03 		bic	r3, r3, #8323072
  99 0042 5360     		str	r3, [r2, #4]
 194:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** 
 195:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** #if defined(STM32F105xC) || defined(STM32F107xC)
 196:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   /* Reset PLL2ON and PLL3ON bits */
 197:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   RCC->CR &= (uint32_t)0xEBFFFFFF;
 198:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** 
 199:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   /* Disable all interrupts and clear pending bits  */
 200:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   RCC->CIR = 0x00FF0000;
 201:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** 
 202:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   /* Reset CFGR2 register */
 203:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   RCC->CFGR2 = 0x00000000;
 204:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** #elif defined(STM32F100xB) || defined(STM32F100xE)
 205:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   /* Disable all interrupts and clear pending bits  */
 206:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   RCC->CIR = 0x009F0000;
 207:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** 
 208:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   /* Reset CFGR2 register */
 209:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   RCC->CFGR2 = 0x00000000;      
 210:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** #else
 211:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   /* Disable all interrupts and clear pending bits  */
 212:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   RCC->CIR = 0x009F0000;
 100              		.loc 1 212 0
 101 0044 054B     		ldr	r3, .L2
 102 0046 4FF41F02 		mov	r2, #10420224
 103 004a 9A60     		str	r2, [r3, #8]
 213:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** #endif /* STM32F105xC */
 214:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****     
 215:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** #if defined(STM32F100xE) || defined(STM32F101xE) || defined(STM32F101xG) || defined(STM32F103xE) ||
 216:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   #ifdef DATA_IN_ExtSRAM
 217:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****     SystemInit_ExtMemCtl(); 
 218:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   #endif /* DATA_IN_ExtSRAM */
 219:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** #endif 
 220:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** 
 221:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** #ifdef VECT_TAB_SRAM
 222:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
 223:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** #else
 224:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 104              		.loc 1 224 0
 105 004c 054B     		ldr	r3, .L2+8
 106 004e 4FF00062 		mov	r2, #134217728
 107 0052 9A60     		str	r2, [r3, #8]
 225:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** #endif 
 226:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** }
 108              		.loc 1 226 0
 109 0054 BD46     		mov	sp, r7
 110              	.LCFI2:
 111              		.cfi_def_cfa_register 13
 112              		@ sp needed
 113 0056 5DF8047B 		ldr	r7, [sp], #4
 114              	.LCFI3:
 115              		.cfi_restore 7
 116              		.cfi_def_cfa_offset 0
 117 005a 7047     		bx	lr
 118              	.L3:
 119              		.align	2
 120              	.L2:
 121 005c 00100240 		.word	1073876992
ARM GAS  /tmp/ccCPAA49.s 			page 7


 122 0060 0000FFF8 		.word	-117506048
 123 0064 00ED00E0 		.word	-536810240
 124              		.cfi_endproc
 125              	.LFE63:
 127              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
 128              		.align	2
 129              		.global	SystemCoreClockUpdate
 130              		.thumb
 131              		.thumb_func
 133              	SystemCoreClockUpdate:
 134              	.LFB64:
 227:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** 
 228:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** /**
 229:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   * @brief  Update SystemCoreClock variable according to Clock Register Values.
 230:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 231:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 232:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *         other parameters.
 233:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *           
 234:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 235:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 236:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *         based on this variable will be incorrect.         
 237:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *     
 238:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   * @note   - The system frequency computed by this function is not the real 
 239:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *           frequency in the chip. It is calculated based on the predefined 
 240:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *           constant and the selected clock source:
 241:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *             
 242:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 243:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *                                              
 244:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 245:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *                          
 246:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
 247:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *             or HSI_VALUE(*) multiplied by the PLL factors.
 248:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *         
 249:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *         (*) HSI_VALUE is a constant defined in stm32f1xx.h file (default value
 250:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *             8 MHz) but the real value may vary depending on the variations
 251:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *             in voltage and temperature.   
 252:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *    
 253:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *         (**) HSE_VALUE is a constant defined in stm32f1xx.h file (default value
 254:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *              8 MHz or 25 MHz, depending on the product used), user has to ensure
 255:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *              that HSE_VALUE is same as the real frequency of the crystal used.
 256:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *              Otherwise, this function may have wrong result.
 257:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *                
 258:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *         - The result of this function could be not correct when using fractional
 259:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   *           value for HSE crystal.
 260:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   * @param  None
 261:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   * @retval None
 262:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   */
 263:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** void SystemCoreClockUpdate (void)
 264:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** {
 135              		.loc 1 264 0
 136              		.cfi_startproc
 137              		@ args = 0, pretend = 0, frame = 16
 138              		@ frame_needed = 1, uses_anonymous_args = 0
 139              		@ link register save eliminated.
 140 0000 80B4     		push	{r7}
 141              	.LCFI4:
 142              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/ccCPAA49.s 			page 8


 143              		.cfi_offset 7, -4
 144 0002 85B0     		sub	sp, sp, #20
 145              	.LCFI5:
 146              		.cfi_def_cfa_offset 24
 147 0004 00AF     		add	r7, sp, #0
 148              	.LCFI6:
 149              		.cfi_def_cfa_register 7
 265:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 150              		.loc 1 265 0
 151 0006 0023     		movs	r3, #0
 152 0008 FB60     		str	r3, [r7, #12]
 153 000a 0023     		movs	r3, #0
 154 000c BB60     		str	r3, [r7, #8]
 155 000e 0023     		movs	r3, #0
 156 0010 7B60     		str	r3, [r7, #4]
 266:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** 
 267:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** #if defined(STM32F105xC) || defined(STM32F107xC)
 268:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   uint32_t prediv1source = 0, prediv1factor = 0, prediv2factor = 0, pll2mull = 0;
 269:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** #endif /* STM32F105xC */
 270:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** 
 271:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** #if defined(STM32F100xB) || defined(STM32F100xE)
 272:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   uint32_t prediv1factor = 0;
 273:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** #endif /* STM32F100xB or STM32F100xE */
 274:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****     
 275:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 276:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 157              		.loc 1 276 0
 158 0012 2C4B     		ldr	r3, .L14
 159 0014 5B68     		ldr	r3, [r3, #4]
 160 0016 03F00C03 		and	r3, r3, #12
 161 001a FB60     		str	r3, [r7, #12]
 277:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   
 278:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   switch (tmp)
 162              		.loc 1 278 0
 163 001c FB68     		ldr	r3, [r7, #12]
 164 001e 042B     		cmp	r3, #4
 165 0020 07D0     		beq	.L6
 166 0022 082B     		cmp	r3, #8
 167 0024 09D0     		beq	.L7
 168 0026 002B     		cmp	r3, #0
 169 0028 34D1     		bne	.L13
 279:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   {
 280:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****     case 0x00:  /* HSI used as system clock */
 281:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****       SystemCoreClock = HSI_VALUE;
 170              		.loc 1 281 0
 171 002a 274B     		ldr	r3, .L14+4
 172 002c 274A     		ldr	r2, .L14+8
 173 002e 1A60     		str	r2, [r3]
 282:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****       break;
 174              		.loc 1 282 0
 175 0030 34E0     		b	.L9
 176              	.L6:
 283:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****     case 0x04:  /* HSE used as system clock */
 284:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****       SystemCoreClock = HSE_VALUE;
 177              		.loc 1 284 0
 178 0032 254B     		ldr	r3, .L14+4
 179 0034 254A     		ldr	r2, .L14+8
ARM GAS  /tmp/ccCPAA49.s 			page 9


 180 0036 1A60     		str	r2, [r3]
 285:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****       break;
 181              		.loc 1 285 0
 182 0038 30E0     		b	.L9
 183              	.L7:
 286:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****     case 0x08:  /* PLL used as system clock */
 287:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** 
 288:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****       /* Get PLL clock source and multiplication factor ----------------------*/
 289:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****       pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 184              		.loc 1 289 0
 185 003a 224B     		ldr	r3, .L14
 186 003c 5B68     		ldr	r3, [r3, #4]
 187 003e 03F47013 		and	r3, r3, #3932160
 188 0042 BB60     		str	r3, [r7, #8]
 290:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 189              		.loc 1 290 0
 190 0044 1F4B     		ldr	r3, .L14
 191 0046 5B68     		ldr	r3, [r3, #4]
 192 0048 03F48033 		and	r3, r3, #65536
 193 004c 7B60     		str	r3, [r7, #4]
 291:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****       
 292:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** #if !defined(STM32F105xC) && !defined(STM32F107xC)      
 293:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****       pllmull = ( pllmull >> 18) + 2;
 194              		.loc 1 293 0
 195 004e BB68     		ldr	r3, [r7, #8]
 196 0050 9B0C     		lsrs	r3, r3, #18
 197 0052 0233     		adds	r3, r3, #2
 198 0054 BB60     		str	r3, [r7, #8]
 294:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****       
 295:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****       if (pllsource == 0x00)
 199              		.loc 1 295 0
 200 0056 7B68     		ldr	r3, [r7, #4]
 201 0058 002B     		cmp	r3, #0
 202 005a 06D1     		bne	.L10
 296:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****       {
 297:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****         /* HSI oscillator clock divided by 2 selected as PLL clock entry */
 298:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****         SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 203              		.loc 1 298 0
 204 005c BB68     		ldr	r3, [r7, #8]
 205 005e 1C4A     		ldr	r2, .L14+12
 206 0060 02FB03F3 		mul	r3, r2, r3
 207 0064 184A     		ldr	r2, .L14+4
 208 0066 1360     		str	r3, [r2]
 209 0068 13E0     		b	.L11
 210              	.L10:
 299:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****       }
 300:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****       else
 301:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****       {
 302:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****  #if defined(STM32F100xB) || defined(STM32F100xE)
 303:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 304:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****        /* HSE oscillator clock selected as PREDIV1 clock entry */
 305:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****        SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull; 
 306:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****  #else
 307:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****         /* HSE selected as PLL clock entry */
 308:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****         if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 211              		.loc 1 308 0
 212 006a 164B     		ldr	r3, .L14
ARM GAS  /tmp/ccCPAA49.s 			page 10


 213 006c 5B68     		ldr	r3, [r3, #4]
 214 006e 03F40033 		and	r3, r3, #131072
 215 0072 002B     		cmp	r3, #0
 216 0074 06D0     		beq	.L12
 309:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****         {/* HSE oscillator clock divided by 2 */
 310:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****           SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 217              		.loc 1 310 0
 218 0076 BB68     		ldr	r3, [r7, #8]
 219 0078 154A     		ldr	r2, .L14+12
 220 007a 02FB03F3 		mul	r3, r2, r3
 221 007e 124A     		ldr	r2, .L14+4
 222 0080 1360     		str	r3, [r2]
 223 0082 06E0     		b	.L11
 224              	.L12:
 311:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****         }
 312:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****         else
 313:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****         {
 314:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****           SystemCoreClock = HSE_VALUE * pllmull;
 225              		.loc 1 314 0
 226 0084 BB68     		ldr	r3, [r7, #8]
 227 0086 114A     		ldr	r2, .L14+8
 228 0088 02FB03F3 		mul	r3, r2, r3
 229 008c 0E4A     		ldr	r2, .L14+4
 230 008e 1360     		str	r3, [r2]
 315:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****         }
 316:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****  #endif
 317:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****       }
 318:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** #else
 319:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****       pllmull = pllmull >> 18;
 320:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****       
 321:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****       if (pllmull != 0x0D)
 322:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****       {
 323:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****          pllmull += 2;
 324:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****       }
 325:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****       else
 326:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****       { /* PLL multiplication factor = PLL input clock * 6.5 */
 327:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****         pllmull = 13 / 2; 
 328:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****       }
 329:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****             
 330:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****       if (pllsource == 0x00)
 331:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****       {
 332:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****         /* HSI oscillator clock divided by 2 selected as PLL clock entry */
 333:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****         SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 334:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****       }
 335:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****       else
 336:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****       {/* PREDIV1 selected as PLL clock entry */
 337:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****         
 338:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****         /* Get PREDIV1 clock source and division factor */
 339:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****         prediv1source = RCC->CFGR2 & RCC_CFGR2_PREDIV1SRC;
 340:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****         prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 341:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****         
 342:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****         if (prediv1source == 0)
 343:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****         { 
 344:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****           /* HSE oscillator clock selected as PREDIV1 clock entry */
 345:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****           SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull;          
 346:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****         }
 347:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****         else
ARM GAS  /tmp/ccCPAA49.s 			page 11


 348:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****         {/* PLL2 clock selected as PREDIV1 clock entry */
 349:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****           
 350:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****           /* Get PREDIV2 division factor and PLL2 multiplication factor */
 351:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****           prediv2factor = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> 4) + 1;
 352:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****           pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
 353:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****           SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;  
 354:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****         }
 355:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****       }
 356:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** #endif /* STM32F105xC */ 
 357:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****       break;
 231              		.loc 1 357 0
 232 0090 04E0     		b	.L9
 233              	.L11:
 234 0092 03E0     		b	.L9
 235              	.L13:
 358:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** 
 359:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****     default:
 360:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****       SystemCoreClock = HSI_VALUE;
 236              		.loc 1 360 0
 237 0094 0C4B     		ldr	r3, .L14+4
 238 0096 0D4A     		ldr	r2, .L14+8
 239 0098 1A60     		str	r2, [r3]
 361:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****       break;
 240              		.loc 1 361 0
 241 009a 00BF     		nop
 242              	.L9:
 362:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   }
 363:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   
 364:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   /* Compute HCLK clock frequency ----------------*/
 365:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   /* Get HCLK prescaler */
 366:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 243              		.loc 1 366 0
 244 009c 094B     		ldr	r3, .L14
 245 009e 5B68     		ldr	r3, [r3, #4]
 246 00a0 03F0F003 		and	r3, r3, #240
 247 00a4 1B09     		lsrs	r3, r3, #4
 248 00a6 0B4A     		ldr	r2, .L14+16
 249 00a8 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 250 00aa FB60     		str	r3, [r7, #12]
 367:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   /* HCLK clock frequency */
 368:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c ****   SystemCoreClock >>= tmp;  
 251              		.loc 1 368 0
 252 00ac 064B     		ldr	r3, .L14+4
 253 00ae 1A68     		ldr	r2, [r3]
 254 00b0 FB68     		ldr	r3, [r7, #12]
 255 00b2 22FA03F3 		lsr	r3, r2, r3
 256 00b6 044A     		ldr	r2, .L14+4
 257 00b8 1360     		str	r3, [r2]
 369:Drivers/CMSIS/Device/ST/STM32F1xx/Source/Templates/system_stm32f1xx.c **** }
 258              		.loc 1 369 0
 259 00ba 1437     		adds	r7, r7, #20
 260              	.LCFI7:
 261              		.cfi_def_cfa_offset 4
 262 00bc BD46     		mov	sp, r7
 263              	.LCFI8:
 264              		.cfi_def_cfa_register 13
 265              		@ sp needed
ARM GAS  /tmp/ccCPAA49.s 			page 12


 266 00be 5DF8047B 		ldr	r7, [sp], #4
 267              	.LCFI9:
 268              		.cfi_restore 7
 269              		.cfi_def_cfa_offset 0
 270 00c2 7047     		bx	lr
 271              	.L15:
 272              		.align	2
 273              	.L14:
 274 00c4 00100240 		.word	1073876992
 275 00c8 00000000 		.word	SystemCoreClock
 276 00cc 00127A00 		.word	8000000
 277 00d0 00093D00 		.word	4000000
 278 00d4 00000000 		.word	AHBPrescTable
 279              		.cfi_endproc
 280              	.LFE64:
 282              		.text
 283              	.Letext0:
 284              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 285              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 286              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 287              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 288              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
ARM GAS  /tmp/ccCPAA49.s 			page 13


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_stm32f1xx.c
     /tmp/ccCPAA49.s:23     .data.SystemCoreClock:0000000000000000 SystemCoreClock
     /tmp/ccCPAA49.s:20     .data.SystemCoreClock:0000000000000000 $d
     /tmp/ccCPAA49.s:30     .rodata.AHBPrescTable:0000000000000000 AHBPrescTable
     /tmp/ccCPAA49.s:27     .rodata.AHBPrescTable:0000000000000000 $d
     /tmp/ccCPAA49.s:48     .text.SystemInit:0000000000000000 $t
     /tmp/ccCPAA49.s:53     .text.SystemInit:0000000000000000 SystemInit
     /tmp/ccCPAA49.s:121    .text.SystemInit:000000000000005c $d
     /tmp/ccCPAA49.s:128    .text.SystemCoreClockUpdate:0000000000000000 $t
     /tmp/ccCPAA49.s:133    .text.SystemCoreClockUpdate:0000000000000000 SystemCoreClockUpdate
     /tmp/ccCPAA49.s:274    .text.SystemCoreClockUpdate:00000000000000c4 $d
                     .debug_frame:0000000000000010 $d

NO UNDEFINED SYMBOLS
