Running: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Marco/Dropbox/School/Wynter 2017/161L/Tutorial/TB_Tutorial_isim_beh.exe -prj C:/Users/Marco/Dropbox/School/Wynter 2017/161L/Tutorial/TB_Tutorial_beh.prj work.TB_Tutorial work.glbl 
ISim P.15xf (signature 0xc3576ebc)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Marco/Dropbox/School/Wynter 2017/161L/Tutorial/fulladder.v" into library work
Analyzing Verilog file "C:/Users/Marco/Dropbox/School/Wynter 2017/161L/Tutorial/TB_Tutorial.v" into library work
Analyzing Verilog file "C:/Xilinx/14.1/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module fulladder
Compiling module TB_Tutorial
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable C:/Users/Marco/Dropbox/School/Wynter 2017/161L/Tutorial/TB_Tutorial_isim_beh.exe
Fuse Memory Usage: 28080 KB
Fuse CPU Usage: 374 ms
