# Generated by Yosys 0.8+17 (git sha1 11c8a9e, clang 3.8.0-2ubuntu4 -fPIC -Os)

.model natalius_processor
.inputs clk rst data_in[0] data_in[1] data_in[2] data_in[3] data_in[4] data_in[5] data_in[6] data_in[7]
.outputs port_addr[0] port_addr[1] port_addr[2] port_addr[3] port_addr[4] port_addr[5] port_addr[6] port_addr[7] read_e write_e data_out[0] data_out[1] data_out[2] data_out[3] data_out[4] data_out[5] data_out[6] data_out[7]
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$abc$3951$n761 I1=data_path_i.LIFOi.addr[2] I2=$abc$3951$n228 I3=$abc$3951$n225 O=$abc$3951$n6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110111111111111
.gate SB_LUT4 I0=rst I1=$abc$3951$n760 I2=$false I3=$false O=$abc$3951$n761
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$3951$n223 I1=$abc$3951$n775 I2=$abc$3951$n216 I3=$false O=$abc$3951$n760
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$3951$n599 I1=$abc$3951$n219 I2=$false I3=$false O=$abc$3951$n216
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=control_unit_i.state[6] I1=control_unit_i.state[25] I2=data_path_i.z I3=$abc$3951$n218 O=$abc$3951$n599
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=control_unit_i.state[14] I1=control_unit_i.state[21] I2=control_unit_i.state[2] I3=data_path_i.c O=$abc$3951$n218
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$abc$3951$n220 I1=$abc$3951$n221 I2=$abc$3951$n222 I3=$abc$3951$n773 O=$abc$3951$n219
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=inst_mem.instruction[12] I1=inst_mem.instruction[11] I2=$false I3=$false O=$abc$3951$n220
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=inst_mem.instruction[13] I1=inst_mem.instruction[14] I2=$false I3=$false O=$abc$3951$n221
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=inst_mem.instruction[15] I1=control_unit_i.state[0] I2=$false I3=$false O=$abc$3951$n222
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$3951$n788 I1=data_path_i.LIFOi.addr[2] I2=$abc$3951$n599 I3=$abc$3951$n224 O=$abc$3951$n223
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$3951$n786 I1=$abc$3951$n221 I2=$abc$3951$n222 I3=$abc$3951$n220 O=$abc$3951$n224
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$3951$n763 I1=data_path_i.LIFOi.addr[3] I2=$false I3=$false O=$abc$3951$n225
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=$abc$3951$n227 I1=$abc$3951$n776 I2=rst I3=$abc$3951$n216 O=$abc$3951$n763
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$3951$n789 I1=data_path_i.LIFOi.addr[3] I2=$abc$3951$n599 I3=$abc$3951$n224 O=$abc$3951$n227
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$3951$n757 I1=data_path_i.LIFOi.addr[0] I2=$abc$3951$n231 I3=$false O=$abc$3951$n228
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010000
.gate SB_LUT4 I0=$abc$3951$n230 I1=$abc$3951$n772 I2=rst I3=$abc$3951$n216 O=$abc$3951$n757
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$3951$n785 I1=data_path_i.LIFOi.addr[0] I2=$abc$3951$n599 I3=$abc$3951$n224 O=$abc$3951$n230
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=data_path_i.LIFOi.addr[1] I1=$abc$3951$n232 I2=rst I3=$false O=$abc$3951$n231
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$3951$n219 I1=$abc$3951$n224 I2=$abc$3951$n599 I3=data_path_i.LIFOi.addr[0] O=$abc$3951$n232
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101011000000
.gate SB_LUT4 I0=$abc$3951$n234 I1=$abc$3951$n239 I2=$abc$3951$n242 I3=$abc$3951$n244 O=$abc$3951$n59
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111111111111
.gate SB_LUT4 I0=$abc$3951$n235 I1=$abc$3951$n237 I2=$abc$3951$n238 I3=$false O=$abc$3951$n234
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=write_e I1=control_unit_i.state[2] I2=control_unit_i.ldflag I3=$abc$3951$n236 O=$abc$3951$n235
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=control_unit_i.state[14] I1=control_unit_i.selk I2=control_unit_i.state[7] I3=control_unit_i.state[6] O=$abc$3951$n236
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=control_unit_i.state[18] I1=control_unit_i.state[17] I2=control_unit_i.state[16] I3=control_unit_i.state[15] O=$abc$3951$n237
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=control_unit_i.state[25] I1=read_e I2=control_unit_i.state[22] I3=control_unit_i.state[21] O=$abc$3951$n238
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=control_unit_i.state[28] I1=control_unit_i.state[11] I2=$abc$3951$n240 I3=$abc$3951$n241 O=$abc$3951$n239
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=control_unit_i.state[8] I1=control_unit_i.state[19] I2=$false I3=$false O=$abc$3951$n240
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=control_unit_i.state[4] I1=control_unit_i.state[12] I2=$false I3=$false O=$abc$3951$n241
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=control_unit_i.state[13] I1=control_unit_i.selimm I2=$abc$3951$n243 I3=$false O=$abc$3951$n242
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=control_unit_i.state[23] I1=control_unit_i.state[3] I2=$false I3=$false O=$abc$3951$n243
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=control_unit_i.state[30] I1=control_unit_i.state[29] I2=control_unit_i.state[27] I3=control_unit_i.state[26] O=$abc$3951$n244
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=control_unit_i.state[1] I1=control_unit_i.state[0] I2=$false I3=$false O=$abc$3951$n519
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=data_path_i.PC[0] I1=$abc$3951$n247 I2=$abc$3951$n519 I3=$false O=$abc$3951$n520
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=control_unit_i.state[17] I1=$abc$3951$n410 I2=$false I3=$false O=$abc$3951$n247
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$3951$n253 I1=$abc$3951$n273 I2=$false I3=$false O=data_path_i.zero
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$3951$n254 I1=$abc$3951$n265 I2=$abc$3951$n267 I3=$abc$3951$n270 O=$abc$3951$n253
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$3951$n869 I1=$abc$3951$n255 I2=$abc$3951$n261 I3=$false O=$abc$3951$n254
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=control_unit_i.state[18] I1=$abc$3951$n257 I2=$abc$3951$n260 I3=$false O=$abc$3951$n255
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=control_unit_i.state[28] I1=control_unit_i.state[13] I2=control_unit_i.selimm I3=control_unit_i.ldflag O=$abc$3951$n257
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=control_unit_i.state[28] I1=control_unit_i.state[18] I2=control_unit_i.ldflag I3=control_unit_i.state[11] O=$abc$3951$n258
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=control_unit_i.state[13] I1=control_unit_i.selimm I2=control_unit_i.state[3] I3=$false O=$abc$3951$n260
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$3951$n817 I1=$abc$3951$n262 I2=$abc$3951$n263 I3=$false O=$abc$3951$n261
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$3951$n257 I1=$abc$3951$n258 I2=$false I3=$false O=$abc$3951$n262
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$3951$n243 I1=$abc$3951$n258 I2=$abc$3951$n260 I3=$false O=$abc$3951$n263
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=control_unit_i.selimm I1=inst_mem.instruction[6] I2=$false I3=$false O=$abc$3951$n817
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$3951$n815 I1=$abc$3951$n262 I2=$abc$3951$n255 I3=$abc$3951$n867 O=$abc$3951$n265
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=control_unit_i.selimm I1=inst_mem.instruction[4] I2=$false I3=$false O=$abc$3951$n815
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$3951$n870 I1=$abc$3951$n255 I2=$abc$3951$n268 I3=$false O=$abc$3951$n267
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$3951$n818 I1=$abc$3951$n262 I2=$abc$3951$n263 I3=$false O=$abc$3951$n268
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=control_unit_i.selimm I1=inst_mem.instruction[7] I2=$false I3=$false O=$abc$3951$n818
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$3951$n865 I1=$abc$3951$n255 I2=$abc$3951$n271 I3=$false O=$abc$3951$n270
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$3951$n813 I1=$abc$3951$n262 I2=$abc$3951$n263 I3=$false O=$abc$3951$n271
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=control_unit_i.selimm I1=inst_mem.instruction[2] I2=$false I3=$false O=$abc$3951$n813
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$3951$n412 I1=$abc$3951$n279 I2=$abc$3951$n282 I3=$abc$3951$n350 O=$abc$3951$n273
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=control_unit_i.selimm I1=inst_mem.instruction[3] I2=$false I3=$false O=$abc$3951$n814
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$3951$n868 I1=$abc$3951$n255 I2=$abc$3951$n280 I3=$false O=$abc$3951$n279
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$3951$n816 I1=$abc$3951$n262 I2=$abc$3951$n263 I3=$false O=$abc$3951$n280
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=control_unit_i.selimm I1=inst_mem.instruction[5] I2=$false I3=$false O=$abc$3951$n816
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$3951$n811 I1=$abc$3951$n262 I2=$abc$3951$n263 I3=$false O=$abc$3951$n282
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=control_unit_i.selimm I1=inst_mem.instruction[1] I2=$false I3=$false O=$abc$3951$n811
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=control_unit_i.state[17] I1=control_unit_i.stack_addr[0] I2=$abc$3951$n285 I3=$false O=$abc$3951$n604
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=control_unit_i.state[17] I1=$abc$3951$n602 I2=inst_mem.instruction[0] I3=$abc$3951$n410 O=$abc$3951$n285
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$3951$n287 I1=data_path_i.fifo_out[1] I2=data_path_i.fifo_out[0] I3=control_unit_i.state[17] O=$abc$3951$n607
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111110101010101
.gate SB_LUT4 I0=control_unit_i.state[17] I1=data_path_i.PC[1] I2=inst_mem.instruction[1] I3=$abc$3951$n410 O=$abc$3951$n287
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=$abc$3951$n679 I1=$abc$3951$n680 I2=$abc$3951$n653 I3=$false O=data_path_i.fifo_out[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$3951$n682 I1=$abc$3951$n683 I2=$abc$3951$n653 I3=$false O=data_path_i.fifo_out[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=control_unit_i.state[17] I1=control_unit_i.stack_addr[2] I2=$abc$3951$n291 I3=$false O=$abc$3951$n610
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=control_unit_i.state[17] I1=$abc$3951$n608 I2=inst_mem.instruction[2] I3=$abc$3951$n410 O=$abc$3951$n291
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=control_unit_i.state[17] I1=control_unit_i.stack_addr[3] I2=$abc$3951$n293 I3=$false O=$abc$3951$n613
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=control_unit_i.state[17] I1=$abc$3951$n611 I2=inst_mem.instruction[3] I3=$abc$3951$n410 O=$abc$3951$n293
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=control_unit_i.state[17] I1=control_unit_i.stack_addr[4] I2=$abc$3951$n295 I3=$false O=$abc$3951$n616
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=control_unit_i.state[17] I1=$abc$3951$n614 I2=inst_mem.instruction[4] I3=$abc$3951$n410 O=$abc$3951$n295
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=control_unit_i.state[17] I1=control_unit_i.stack_addr[5] I2=$abc$3951$n297 I3=$false O=$abc$3951$n619
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=control_unit_i.state[17] I1=$abc$3951$n617 I2=inst_mem.instruction[5] I3=$abc$3951$n410 O=$abc$3951$n297
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=control_unit_i.state[17] I1=control_unit_i.stack_addr[6] I2=$abc$3951$n299 I3=$false O=$abc$3951$n622
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=control_unit_i.state[17] I1=$abc$3951$n620 I2=inst_mem.instruction[6] I3=$abc$3951$n410 O=$abc$3951$n299
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$3951$n247 I1=$abc$3951$n623 I2=$abc$3951$n301 I3=$false O=$abc$3951$n625
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=control_unit_i.state[17] I1=control_unit_i.stack_addr[7] I2=$abc$3951$n410 I3=inst_mem.instruction[7] O=$abc$3951$n301
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=control_unit_i.state[17] I1=control_unit_i.stack_addr[8] I2=$abc$3951$n303 I3=$false O=$abc$3951$n628
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=control_unit_i.state[17] I1=$abc$3951$n626 I2=inst_mem.instruction[8] I3=$abc$3951$n410 O=$abc$3951$n303
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$3951$n247 I1=$abc$3951$n629 I2=$abc$3951$n305 I3=$false O=$abc$3951$n631
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=control_unit_i.state[17] I1=control_unit_i.stack_addr[9] I2=$abc$3951$n410 I3=inst_mem.instruction[9] O=$abc$3951$n305
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$3951$n247 I1=$abc$3951$n632 I2=$abc$3951$n307 I3=$false O=$abc$3951$n634
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=control_unit_i.state[17] I1=control_unit_i.stack_addr[10] I2=$abc$3951$n410 I3=inst_mem.instruction[10] O=$abc$3951$n307
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=control_unit_i.selimm I1=inst_mem.instruction[0] I2=$false I3=$false O=data_path_i.alui.b[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$3951$n652 I1=$abc$3951$n651 I2=$abc$3951$n653 I3=$false O=data_path_i.fifo_out[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$3951$n655 I1=$abc$3951$n656 I2=$abc$3951$n653 I3=$false O=data_path_i.fifo_out[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$3951$n658 I1=$abc$3951$n659 I2=$abc$3951$n653 I3=$false O=data_path_i.fifo_out[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$3951$n661 I1=$abc$3951$n662 I2=$abc$3951$n653 I3=$false O=data_path_i.fifo_out[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$3951$n664 I1=$abc$3951$n665 I2=$abc$3951$n653 I3=$false O=data_path_i.fifo_out[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$3951$n667 I1=$abc$3951$n668 I2=$abc$3951$n653 I3=$false O=data_path_i.fifo_out[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$3951$n670 I1=$abc$3951$n671 I2=$abc$3951$n653 I3=$false O=data_path_i.fifo_out[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$3951$n673 I1=$abc$3951$n674 I2=$abc$3951$n653 I3=$false O=data_path_i.fifo_out[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$3951$n676 I1=$abc$3951$n677 I2=$abc$3951$n653 I3=$false O=data_path_i.fifo_out[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$3951$n230 I1=$abc$3951$n772 I2=$abc$3951$n216 I3=$false O=$abc$3951$n755
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$3951$n232 I1=data_path_i.LIFOi.addr[1] I2=$false I3=$false O=$abc$3951$n758
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=rst I1=$abc$3951$n758 I2=$false I3=$false O=$abc$3951$n759
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$3951$n227 I1=$abc$3951$n776 I2=$abc$3951$n216 I3=$false O=$abc$3951$n762
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$3951$n323 I1=inst_mem.instruction[0] I2=$false I3=$false O=port_addr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$3951$n832 I1=$abc$3951$n851 I2=read_e I3=write_e O=$abc$3951$n323
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$3951$n221 I1=$abc$3951$n325 I2=$abc$3951$n326 I3=$false O=$abc$3951$n832
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=inst_mem.instruction[11] I1=inst_mem.instruction[12] I2=$false I3=$false O=$abc$3951$n325
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=inst_mem.instruction[15] I1=control_unit_i.state[0] I2=$false I3=$false O=$abc$3951$n326
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=inst_mem.instruction[14] I1=$abc$3951$n328 I2=inst_mem.instruction[13] I3=$abc$3951$n326 O=$abc$3951$n851
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=inst_mem.instruction[11] I1=inst_mem.instruction[12] I2=$false I3=$false O=$abc$3951$n328
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$3951$n323 I1=inst_mem.instruction[1] I2=$false I3=$false O=port_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$3951$n323 I1=inst_mem.instruction[2] I2=$false I3=$false O=port_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$3951$n323 I1=inst_mem.instruction[3] I2=$false I3=$false O=port_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$3951$n323 I1=inst_mem.instruction[4] I2=$false I3=$false O=port_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$3951$n323 I1=inst_mem.instruction[5] I2=$false I3=$false O=port_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$3951$n323 I1=inst_mem.instruction[6] I2=$false I3=$false O=port_addr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$3951$n323 I1=inst_mem.instruction[7] I2=$false I3=$false O=port_addr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$3951$n344 I1=$abc$3951$n267 I2=$abc$3951$n345 I3=$abc$3951$n337 O=data_out[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=$abc$3951$n282 I1=$abc$3951$n342 I2=$abc$3951$n412 I3=$abc$3951$n338 O=$abc$3951$n337
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$3951$n339 I1=$abc$3951$n341 I2=$false I3=$false O=$abc$3951$n338
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=control_unit_i.state[29] I1=$abc$3951$n240 I2=$abc$3951$n241 I3=$false O=$abc$3951$n339
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=control_unit_i.state[27] I1=control_unit_i.state[4] I2=$false I3=$false O=$abc$3951$n340
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=control_unit_i.state[19] I1=control_unit_i.state[12] I2=control_unit_i.state[8] I3=$abc$3951$n340 O=$abc$3951$n341
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000111111110
.gate SB_LUT4 I0=control_unit_i.state[4] I1=$abc$3951$n343 I2=$abc$3951$n240 I3=control_unit_i.state[12] O=$abc$3951$n342
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110000001101
.gate SB_LUT4 I0=control_unit_i.state[8] I1=$abc$3951$n340 I2=$false I3=$false O=$abc$3951$n343
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$3951$n340 I1=control_unit_i.state[4] I2=control_unit_i.state[12] I3=$abc$3951$n240 O=$abc$3951$n344
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=control_unit_i.state[12] I1=control_unit_i.state[4] I2=$abc$3951$n240 I3=$false O=$abc$3951$n345
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$3951$n412 I1=$abc$3951$n344 I2=$abc$3951$n347 I3=$false O=data_out[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$3951$n282 I1=$abc$3951$n338 I2=$abc$3951$n270 I3=$abc$3951$n342 O=$abc$3951$n347
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$3951$n282 I1=$abc$3951$n344 I2=$abc$3951$n349 I3=$false O=data_out[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$3951$n350 I1=$abc$3951$n342 I2=$abc$3951$n270 I3=$abc$3951$n338 O=$abc$3951$n349
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$3951$n866 I1=$abc$3951$n255 I2=$abc$3951$n351 I3=$false O=$abc$3951$n350
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$3951$n814 I1=$abc$3951$n262 I2=$abc$3951$n263 I3=$false O=$abc$3951$n351
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$3951$n353 I1=$abc$3951$n342 I2=$abc$3951$n354 I3=$false O=data_out[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$3951$n263 I1=$abc$3951$n265 I2=$false I3=$false O=$abc$3951$n353
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$3951$n350 I1=$abc$3951$n338 I2=$abc$3951$n270 I3=$abc$3951$n344 O=$abc$3951$n354
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$3951$n353 I1=$abc$3951$n338 I2=$abc$3951$n356 I3=$false O=data_out[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$3951$n350 I1=$abc$3951$n344 I2=$abc$3951$n279 I3=$abc$3951$n342 O=$abc$3951$n356
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$3951$n344 I1=$abc$3951$n353 I2=$abc$3951$n359 I3=$abc$3951$n358 O=data_out[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$3951$n279 I1=$abc$3951$n338 I2=$false I3=$false O=$abc$3951$n358
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$3951$n254 I1=$abc$3951$n342 I2=$false I3=$false O=$abc$3951$n359
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$3951$n254 I1=$abc$3951$n338 I2=$abc$3951$n361 I3=$false O=data_out[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$3951$n267 I1=$abc$3951$n342 I2=$abc$3951$n279 I3=$abc$3951$n344 O=$abc$3951$n361
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$3951$n267 I1=$abc$3951$n338 I2=$abc$3951$n254 I3=$abc$3951$n344 O=$abc$3951$n364
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$3951$n367 I1=$abc$3951$n368 I2=$false I3=$false O=data_path_i.alui.carry
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=data_path_i.alui.b[0] I1=$abc$3951$n815 I2=$abc$3951$n813 I3=$abc$3951$n817 O=$abc$3951$n367
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$3951$n814 I1=$abc$3951$n811 I2=$abc$3951$n816 I3=$abc$3951$n818 O=$abc$3951$n368
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=inst_mem.instruction[13] I1=$abc$3951$n328 I2=$abc$3951$n222 I3=inst_mem.instruction[14] O=$abc$3951$n824
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$3951$n326 I1=$abc$3951$n328 I2=inst_mem.instruction[13] I3=inst_mem.instruction[14] O=$abc$3951$n825
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$3951$n325 I1=$abc$3951$n326 I2=inst_mem.instruction[13] I3=inst_mem.instruction[14] O=$abc$3951$n826
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=inst_mem.instruction[14] I1=$abc$3951$n325 I2=inst_mem.instruction[13] I3=$abc$3951$n222 O=$abc$3951$n827
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=inst_mem.instruction[14] I1=$abc$3951$n326 I2=inst_mem.instruction[13] I3=$abc$3951$n325 O=$abc$3951$n828
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=inst_mem.instruction[13] I1=$abc$3951$n325 I2=$abc$3951$n222 I3=inst_mem.instruction[14] O=$abc$3951$n829
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=inst_mem.instruction[13] I1=$abc$3951$n326 I2=$abc$3951$n325 I3=inst_mem.instruction[14] O=$abc$3951$n830
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$3951$n221 I1=$abc$3951$n222 I2=$abc$3951$n325 I3=$false O=$abc$3951$n831
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$3951$n220 I1=$abc$3951$n222 I2=inst_mem.instruction[13] I3=inst_mem.instruction[14] O=$abc$3951$n833
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$3951$n220 I1=$abc$3951$n326 I2=inst_mem.instruction[13] I3=inst_mem.instruction[14] O=$abc$3951$n834
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=inst_mem.instruction[14] I1=$abc$3951$n222 I2=inst_mem.instruction[13] I3=$abc$3951$n220 O=$abc$3951$n835
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=inst_mem.instruction[14] I1=$abc$3951$n326 I2=inst_mem.instruction[13] I3=$abc$3951$n220 O=$abc$3951$n836
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=inst_mem.instruction[13] I1=$abc$3951$n222 I2=$abc$3951$n220 I3=inst_mem.instruction[14] O=$abc$3951$n837
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=inst_mem.instruction[13] I1=$abc$3951$n326 I2=$abc$3951$n220 I3=inst_mem.instruction[14] O=$abc$3951$n838
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$3951$n221 I1=$abc$3951$n222 I2=$abc$3951$n328 I3=$false O=$abc$3951$n839
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=inst_mem.instruction[13] I1=$abc$3951$n328 I2=$abc$3951$n326 I3=inst_mem.instruction[14] O=$abc$3951$n840
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$3951$n220 I1=$abc$3951$n221 I2=$abc$3951$n222 I3=$false O=$abc$3951$n841
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$3951$n326 I1=$abc$3951$n393 I2=inst_mem.instruction[13] I3=inst_mem.instruction[14] O=$abc$3951$n843
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=inst_mem.instruction[11] I1=inst_mem.instruction[12] I2=$false I3=$false O=$abc$3951$n393
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=inst_mem.instruction[14] I1=$abc$3951$n393 I2=inst_mem.instruction[13] I3=$abc$3951$n222 O=$abc$3951$n844
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=inst_mem.instruction[14] I1=$abc$3951$n393 I2=inst_mem.instruction[13] I3=$abc$3951$n326 O=$abc$3951$n845
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=inst_mem.instruction[13] I1=$abc$3951$n393 I2=$abc$3951$n222 I3=inst_mem.instruction[14] O=$abc$3951$n846
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=inst_mem.instruction[13] I1=$abc$3951$n393 I2=$abc$3951$n326 I3=inst_mem.instruction[14] O=$abc$3951$n847
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$3951$n221 I1=$abc$3951$n222 I2=$abc$3951$n393 I3=$false O=$abc$3951$n848
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$3951$n221 I1=$abc$3951$n326 I2=$abc$3951$n393 I3=$false O=$abc$3951$n849
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$3951$n222 I1=$abc$3951$n328 I2=inst_mem.instruction[13] I3=inst_mem.instruction[14] O=$abc$3951$n850
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=inst_mem.instruction[14] I1=$abc$3951$n328 I2=inst_mem.instruction[13] I3=$abc$3951$n222 O=$abc$3951$n852
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$3951$n599 I1=$false I2=$false I3=$false O=data_path_i.LIFOi.wr_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=data_path_i.LIFOi.addr[1] I1=$false I2=$false I3=$false O=$abc$3951$n810
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=data_path_i.LIFOi.addr[3] I1=$false I2=$false I3=$false O=$abc$3951$n820
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=data_path_i.LIFOi.addr[0] I1=$false I2=$false I3=$false O=$abc$3951$n821
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=data_path_i.LIFOi.addr[2] I1=$false I2=$false I3=$false O=$abc$3951$n822
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=data_path_i.alui.b[0] I1=$false I2=$false I3=$false O=$abc$3951$n823
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=control_unit_i.state[15] I1=control_unit_i.state[30] I2=control_unit_i.state[26] I3=data_path_i.c O=$abc$3951$n408
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=control_unit_i.state[7] I1=control_unit_i.state[22] I2=data_path_i.z I3=$abc$3951$n408 O=$abc$3951$n409
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$3951$n409 I1=$abc$3951$n599 I2=$false I3=$false O=$abc$3951$n410
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$3951$n863 I1=$abc$3951$n864 I2=$abc$3951$n258 I3=$abc$3951$n260 O=$abc$3951$n411
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001001101010000
.gate SB_LUT4 I0=control_unit_i.state[18] I1=$abc$3951$n411 I2=$abc$3951$n257 I3=$abc$3951$n263 O=$abc$3951$n412
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$abc$3951$n240 I1=$abc$3951$n412 I2=$abc$3951$n241 I3=$false O=$abc$3951$n413
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$3951$n413 I1=control_unit_i.state[12] I2=$abc$3951$n343 I3=$abc$3951$n364 O=data_out[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=inst_mem.instruction[15] I1=inst_mem.instruction[13] I2=inst_mem.instruction[12] I3=inst_mem.instruction[14] O=$abc$3951$n415
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000001
.gate SB_LUT4 I0=$abc$3951$n415 I1=control_unit_i.state[0] I2=$false I3=$false O=$abc$3951$n842
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_CARRY CI=data_path_i.LIFOi.addr[0] CO=$auto$alumacc.cc:474:replace_alu$859.C[2] I0=data_path_i.LIFOi.addr[1] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:59|../Sources/hdl/LIFO.v:44|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$859.C[2] CO=$auto$alumacc.cc:474:replace_alu$859.C[3] I0=data_path_i.LIFOi.addr[2] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:59|../Sources/hdl/LIFO.v:44|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$859.C[3] CO=$abc$3951$n773 I0=data_path_i.LIFOi.addr[3] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:59|../Sources/hdl/LIFO.v:44|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$3951$n821 CO=$auto$alumacc.cc:474:replace_alu$864.C[2] I0=$false I1=$abc$3951$n810
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:59|../Sources/hdl/LIFO.v:41|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$864.C[2] CO=$auto$alumacc.cc:474:replace_alu$864.C[3] I0=$false I1=$abc$3951$n822
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:59|../Sources/hdl/LIFO.v:41|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$864.C[3] CO=$abc$3951$n786 I0=$false I1=$abc$3951$n820
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:59|../Sources/hdl/LIFO.v:41|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=data_path_i.fifo_out[0] I3=$false O=control_unit_i.stack_addr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=data_path_i.fifo_out[10] I3=$auto$alumacc.cc:474:replace_alu$869.C[10] O=control_unit_i.stack_addr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=data_path_i.fifo_out[0] CO=$auto$alumacc.cc:474:replace_alu$869.C[2] I0=$false I1=data_path_i.fifo_out[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=data_path_i.fifo_out[2] I3=$auto$alumacc.cc:474:replace_alu$869.C[2] O=control_unit_i.stack_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$869.C[2] CO=$auto$alumacc.cc:474:replace_alu$869.C[3] I0=$false I1=data_path_i.fifo_out[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=data_path_i.fifo_out[3] I3=$auto$alumacc.cc:474:replace_alu$869.C[3] O=control_unit_i.stack_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$869.C[3] CO=$auto$alumacc.cc:474:replace_alu$869.C[4] I0=$false I1=data_path_i.fifo_out[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=data_path_i.fifo_out[4] I3=$auto$alumacc.cc:474:replace_alu$869.C[4] O=control_unit_i.stack_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$869.C[4] CO=$auto$alumacc.cc:474:replace_alu$869.C[5] I0=$false I1=data_path_i.fifo_out[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=data_path_i.fifo_out[5] I3=$auto$alumacc.cc:474:replace_alu$869.C[5] O=control_unit_i.stack_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$869.C[5] CO=$auto$alumacc.cc:474:replace_alu$869.C[6] I0=$false I1=data_path_i.fifo_out[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=data_path_i.fifo_out[6] I3=$auto$alumacc.cc:474:replace_alu$869.C[6] O=control_unit_i.stack_addr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$869.C[6] CO=$auto$alumacc.cc:474:replace_alu$869.C[7] I0=$false I1=data_path_i.fifo_out[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=data_path_i.fifo_out[7] I3=$auto$alumacc.cc:474:replace_alu$869.C[7] O=control_unit_i.stack_addr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$869.C[7] CO=$auto$alumacc.cc:474:replace_alu$869.C[8] I0=$false I1=data_path_i.fifo_out[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=data_path_i.fifo_out[8] I3=$auto$alumacc.cc:474:replace_alu$869.C[8] O=control_unit_i.stack_addr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$869.C[8] CO=$auto$alumacc.cc:474:replace_alu$869.C[9] I0=$false I1=data_path_i.fifo_out[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=data_path_i.fifo_out[9] I3=$auto$alumacc.cc:474:replace_alu$869.C[9] O=control_unit_i.stack_addr[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$869.C[9] CO=$auto$alumacc.cc:474:replace_alu$869.C[10] I0=$false I1=data_path_i.fifo_out[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:61|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=data_path_i.PC[0] I3=$false O=$abc$3951$n602
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=data_path_i.PC[10] I3=$auto$alumacc.cc:474:replace_alu$872.C[10] O=$abc$3951$n632
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=data_path_i.PC[0] CO=$auto$alumacc.cc:474:replace_alu$872.C[2] I0=$false I1=data_path_i.PC[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=data_path_i.PC[2] I3=$auto$alumacc.cc:474:replace_alu$872.C[2] O=$abc$3951$n608
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$872.C[2] CO=$auto$alumacc.cc:474:replace_alu$872.C[3] I0=$false I1=data_path_i.PC[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=data_path_i.PC[3] I3=$auto$alumacc.cc:474:replace_alu$872.C[3] O=$abc$3951$n611
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$872.C[3] CO=$auto$alumacc.cc:474:replace_alu$872.C[4] I0=$false I1=data_path_i.PC[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=data_path_i.PC[4] I3=$auto$alumacc.cc:474:replace_alu$872.C[4] O=$abc$3951$n614
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$872.C[4] CO=$auto$alumacc.cc:474:replace_alu$872.C[5] I0=$false I1=data_path_i.PC[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=data_path_i.PC[5] I3=$auto$alumacc.cc:474:replace_alu$872.C[5] O=$abc$3951$n617
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$872.C[5] CO=$auto$alumacc.cc:474:replace_alu$872.C[6] I0=$false I1=data_path_i.PC[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=data_path_i.PC[6] I3=$auto$alumacc.cc:474:replace_alu$872.C[6] O=$abc$3951$n620
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$872.C[6] CO=$auto$alumacc.cc:474:replace_alu$872.C[7] I0=$false I1=data_path_i.PC[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=data_path_i.PC[7] I3=$auto$alumacc.cc:474:replace_alu$872.C[7] O=$abc$3951$n623
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$872.C[7] CO=$auto$alumacc.cc:474:replace_alu$872.C[8] I0=$false I1=data_path_i.PC[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=data_path_i.PC[8] I3=$auto$alumacc.cc:474:replace_alu$872.C[8] O=$abc$3951$n626
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$872.C[8] CO=$auto$alumacc.cc:474:replace_alu$872.C[9] I0=$false I1=data_path_i.PC[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=data_path_i.PC[9] I3=$auto$alumacc.cc:474:replace_alu$872.C[9] O=$abc$3951$n629
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$872.C[9] CO=$auto$alumacc.cc:474:replace_alu$872.C[10] I0=$false I1=data_path_i.PC[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=data_path_i.LIFOi.addr[0] I3=$false O=$abc$3951$n772
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:59|../Sources/hdl/LIFO.v:45|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=data_path_i.LIFOi.addr[0] CO=$auto$alumacc.cc:474:replace_alu$875.C[2] I0=$false I1=data_path_i.LIFOi.addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:59|../Sources/hdl/LIFO.v:45|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=data_path_i.LIFOi.addr[2] I3=$auto$alumacc.cc:474:replace_alu$875.C[2] O=$abc$3951$n775
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:59|../Sources/hdl/LIFO.v:45|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$875.C[2] CO=$auto$alumacc.cc:474:replace_alu$875.C[3] I0=$false I1=data_path_i.LIFOi.addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:59|../Sources/hdl/LIFO.v:45|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=data_path_i.LIFOi.addr[3] I3=$auto$alumacc.cc:474:replace_alu$875.C[3] O=$abc$3951$n776
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:59|../Sources/hdl/LIFO.v:45|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=data_path_i.LIFOi.addr[0] I2=$false I3=$true O=$abc$3951$n785
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:59|../Sources/hdl/LIFO.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=data_path_i.LIFOi.addr[0] CO=$auto$alumacc.cc:474:replace_alu$878.C[2] I0=data_path_i.LIFOi.addr[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:59|../Sources/hdl/LIFO.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=data_path_i.LIFOi.addr[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$878.C[2] O=$abc$3951$n788
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:59|../Sources/hdl/LIFO.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$878.C[2] CO=$auto$alumacc.cc:474:replace_alu$878.C[3] I0=data_path_i.LIFOi.addr[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:59|../Sources/hdl/LIFO.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=data_path_i.LIFOi.addr[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$878.C[3] O=$abc$3951$n789
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:59|../Sources/hdl/LIFO.v:42|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=data_path_i.alui.b[0] I2=$false I3=$false O=$abc$3951$n863
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:57|../Sources/hdl/ALU.v:38|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$3951$n823 I3=$true O=$abc$3951$n864
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:57|../Sources/hdl/ALU.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$abc$3951$n823 CO=$auto$alumacc.cc:474:replace_alu$898.C[2] I0=$false I1=$abc$3951$n811
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:57|../Sources/hdl/ALU.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$3951$n813 I3=$auto$alumacc.cc:474:replace_alu$898.C[2] O=$abc$3951$n865
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:57|../Sources/hdl/ALU.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$898.C[2] CO=$auto$alumacc.cc:474:replace_alu$898.C[3] I0=$false I1=$abc$3951$n813
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:57|../Sources/hdl/ALU.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$3951$n814 I3=$auto$alumacc.cc:474:replace_alu$898.C[3] O=$abc$3951$n866
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:57|../Sources/hdl/ALU.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$898.C[3] CO=$auto$alumacc.cc:474:replace_alu$898.C[4] I0=$false I1=$abc$3951$n814
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:57|../Sources/hdl/ALU.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$3951$n815 I3=$auto$alumacc.cc:474:replace_alu$898.C[4] O=$abc$3951$n867
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:57|../Sources/hdl/ALU.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$898.C[4] CO=$auto$alumacc.cc:474:replace_alu$898.C[5] I0=$false I1=$abc$3951$n815
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:57|../Sources/hdl/ALU.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$3951$n816 I3=$auto$alumacc.cc:474:replace_alu$898.C[5] O=$abc$3951$n868
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:57|../Sources/hdl/ALU.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$898.C[5] CO=$auto$alumacc.cc:474:replace_alu$898.C[6] I0=$false I1=$abc$3951$n816
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:57|../Sources/hdl/ALU.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$3951$n817 I3=$auto$alumacc.cc:474:replace_alu$898.C[6] O=$abc$3951$n869
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:57|../Sources/hdl/ALU.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$898.C[6] CO=$auto$alumacc.cc:474:replace_alu$898.C[7] I0=$false I1=$abc$3951$n817
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:57|../Sources/hdl/ALU.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$3951$n818 I3=$auto$alumacc.cc:474:replace_alu$898.C[7] O=$abc$3951$n870
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:57|../Sources/hdl/ALU.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=clk D=data_path_i.LIFOi.wr_en Q=$abc$3951$n653 R=$abc$3951$n6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3951$n755 Q=data_path_i.LIFOi.addr[0] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:59|../Sources/hdl/LIFO.v:35|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3951$n758 Q=data_path_i.LIFOi.addr[1] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:59|../Sources/hdl/LIFO.v:35|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3951$n760 Q=data_path_i.LIFOi.addr[2] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:59|../Sources/hdl/LIFO.v:35|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$3951$n762 Q=data_path_i.LIFOi.addr[3] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:59|../Sources/hdl/LIFO.v:35|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=data_path_i.PC[0] Q=$abc$3951$n683
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=data_path_i.PC[1] Q=$abc$3951$n680
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=data_path_i.PC[2] Q=$abc$3951$n677
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=data_path_i.PC[3] Q=$abc$3951$n674
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=data_path_i.PC[4] Q=$abc$3951$n671
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=data_path_i.PC[5] Q=$abc$3951$n668
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=data_path_i.PC[6] Q=$abc$3951$n665
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=data_path_i.PC[7] Q=$abc$3951$n662
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=data_path_i.PC[8] Q=$abc$3951$n659
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=data_path_i.PC[9] Q=$abc$3951$n656
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=data_path_i.PC[10] Q=$abc$3951$n652
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFER C=clk D=data_path_i.zero E=control_unit_i.ldflag Q=data_path_i.z R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=clk D=data_path_i.alui.carry E=control_unit_i.ldflag Q=data_path_i.c R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=clk D=$abc$3951$n604 E=$abc$3951$n519 Q=data_path_i.PC[0] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=clk D=$abc$3951$n607 E=$abc$3951$n520 Q=data_path_i.PC[1] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=clk D=$abc$3951$n610 E=$abc$3951$n519 Q=data_path_i.PC[2] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=clk D=$abc$3951$n613 E=$abc$3951$n519 Q=data_path_i.PC[3] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=clk D=$abc$3951$n616 E=$abc$3951$n519 Q=data_path_i.PC[4] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=clk D=$abc$3951$n619 E=$abc$3951$n519 Q=data_path_i.PC[5] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=clk D=$abc$3951$n622 E=$abc$3951$n519 Q=data_path_i.PC[6] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=clk D=$abc$3951$n625 E=$abc$3951$n519 Q=data_path_i.PC[7] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=clk D=$abc$3951$n628 E=$abc$3951$n519 Q=data_path_i.PC[8] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=clk D=$abc$3951$n631 E=$abc$3951$n519 Q=data_path_i.PC[9] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=clk D=$abc$3951$n634 E=$abc$3951$n519 Q=data_path_i.PC[10] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "../Sources/hdl/natalius_processor.v:53|../Sources/hdl/data_path.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFS C=clk D=control_unit_i.state[1] Q=control_unit_i.state[0] S=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:18"
.gate SB_DFFR C=clk D=$abc$3951$n59 Q=control_unit_i.state[1] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=clk D=$abc$3951$n839 Q=control_unit_i.state[2] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=clk D=$abc$3951$n840 Q=control_unit_i.state[3] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=clk D=$abc$3951$n824 Q=control_unit_i.state[4] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=clk D=$abc$3951$n851 Q=write_e R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=clk D=$abc$3951$n852 Q=control_unit_i.state[6] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=clk D=$abc$3951$n825 Q=control_unit_i.state[7] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=clk D=$abc$3951$n850 Q=control_unit_i.state[8] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=clk D=$abc$3951$n849 Q=control_unit_i.selk R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=clk D=$abc$3951$n848 Q=control_unit_i.selimm R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=clk D=$abc$3951$n847 Q=control_unit_i.state[11] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=clk D=$abc$3951$n846 Q=control_unit_i.state[12] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=clk D=$abc$3951$n845 Q=control_unit_i.state[13] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=clk D=$abc$3951$n844 Q=control_unit_i.state[14] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=clk D=$abc$3951$n843 Q=control_unit_i.state[15] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=clk D=$abc$3951$n842 Q=control_unit_i.state[16] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=clk D=$abc$3951$n841 Q=control_unit_i.state[17] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=clk D=$abc$3951$n838 Q=control_unit_i.state[18] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=clk D=$abc$3951$n837 Q=control_unit_i.state[19] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=clk D=$abc$3951$n836 Q=control_unit_i.ldflag R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=clk D=$abc$3951$n835 Q=control_unit_i.state[21] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=clk D=$abc$3951$n834 Q=control_unit_i.state[22] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=clk D=$abc$3951$n833 Q=control_unit_i.state[23] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=clk D=$abc$3951$n832 Q=read_e R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=clk D=$abc$3951$n831 Q=control_unit_i.state[25] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=clk D=$abc$3951$n830 Q=control_unit_i.state[26] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=clk D=$abc$3951$n829 Q=control_unit_i.state[27] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=clk D=$abc$3951$n828 Q=control_unit_i.state[28] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=clk D=$abc$3951$n827 Q=control_unit_i.state[29] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=clk D=$abc$3951$n826 Q=control_unit_i.state[30] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_RAM40_4K MASK[0]=$abc$3951$n599 MASK[1]=$abc$3951$n599 MASK[2]=$abc$3951$n599 MASK[3]=$abc$3951$n599 MASK[4]=$abc$3951$n599 MASK[5]=$abc$3951$n599 MASK[6]=$abc$3951$n599 MASK[7]=$abc$3951$n599 MASK[8]=$abc$3951$n599 MASK[9]=$abc$3951$n599 MASK[10]=$abc$3951$n599 MASK[11]=$true MASK[12]=$true MASK[13]=$true MASK[14]=$true MASK[15]=$true RADDR[0]=$abc$3951$n757 RADDR[1]=$abc$3951$n759 RADDR[2]=$abc$3951$n761 RADDR[3]=$abc$3951$n763 RADDR[4]=$false RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=$abc$3951$n682 RDATA[1]=$abc$3951$n679 RDATA[2]=$abc$3951$n676 RDATA[3]=$abc$3951$n673 RDATA[4]=$abc$3951$n670 RDATA[5]=$abc$3951$n667 RDATA[6]=$abc$3951$n664 RDATA[7]=$abc$3951$n661 RDATA[8]=$abc$3951$n658 RDATA[9]=$abc$3951$n655 RDATA[10]=$abc$3951$n651 RDATA[11]=$auto$memory_bram.cc:897:replace_cell$1064[11] RDATA[12]=$auto$memory_bram.cc:897:replace_cell$1064[12] RDATA[13]=$auto$memory_bram.cc:897:replace_cell$1064[13] RDATA[14]=$auto$memory_bram.cc:897:replace_cell$1064[14] RDATA[15]=$auto$memory_bram.cc:897:replace_cell$1064[15] RE=$true WADDR[0]=data_path_i.LIFOi.addr[0] WADDR[1]=data_path_i.LIFOi.addr[1] WADDR[2]=data_path_i.LIFOi.addr[2] WADDR[3]=data_path_i.LIFOi.addr[3] WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk WCLKE=data_path_i.LIFOi.wr_en WDATA[0]=data_path_i.PC[0] WDATA[1]=data_path_i.PC[1] WDATA[2]=data_path_i.PC[2] WDATA[3]=data_path_i.PC[3] WDATA[4]=data_path_i.PC[4] WDATA[5]=data_path_i.PC[5] WDATA[6]=data_path_i.PC[6] WDATA[7]=data_path_i.PC[7] WDATA[8]=data_path_i.PC[8] WDATA[9]=data_path_i.PC[9] WDATA[10]=data_path_i.PC[10] WDATA[11]=$false WDATA[12]=$false WDATA[13]=$false WDATA[14]=$false WDATA[15]=$false WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:191|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000000
.param WRITE_MODE 00000000000000000000000000000000
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=data_path_i.PC[0] RADDR[1]=data_path_i.PC[1] RADDR[2]=data_path_i.PC[2] RADDR[3]=data_path_i.PC[3] RADDR[4]=data_path_i.PC[4] RADDR[5]=data_path_i.PC[5] RADDR[6]=data_path_i.PC[6] RADDR[7]=data_path_i.PC[7] RADDR[8]=data_path_i.PC[8] RADDR[9]=data_path_i.PC[9] RADDR[10]=data_path_i.PC[10] RCLK=clk RCLKE=$true RDATA[0]=$techmap1122\inst_mem.rom.0.0.0.A1DATA_16[0] RDATA[1]=$techmap1122\inst_mem.rom.0.0.0.A1DATA_16[1] RDATA[2]=$techmap1122\inst_mem.rom.0.0.0.A1DATA_16[2] RDATA[3]=inst_mem.instruction[0] RDATA[4]=$techmap1122\inst_mem.rom.0.0.0.A1DATA_16[4] RDATA[5]=$techmap1122\inst_mem.rom.0.0.0.A1DATA_16[5] RDATA[6]=$techmap1122\inst_mem.rom.0.0.0.A1DATA_16[6] RDATA[7]=$techmap1122\inst_mem.rom.0.0.0.A1DATA_16[7] RDATA[8]=$techmap1122\inst_mem.rom.0.0.0.A1DATA_16[8] RDATA[9]=$techmap1122\inst_mem.rom.0.0.0.A1DATA_16[9] RDATA[10]=$techmap1122\inst_mem.rom.0.0.0.A1DATA_16[10] RDATA[11]=inst_mem.instruction[1] RDATA[12]=$techmap1122\inst_mem.rom.0.0.0.A1DATA_16[12] RDATA[13]=$techmap1122\inst_mem.rom.0.0.0.A1DATA_16[13] RDATA[14]=$techmap1122\inst_mem.rom.0.0.0.A1DATA_16[14] RDATA[15]=$techmap1122\inst_mem.rom.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$false WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$false WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000011
.param WRITE_MODE 00000000000000000000000000000011
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=data_path_i.PC[0] RADDR[1]=data_path_i.PC[1] RADDR[2]=data_path_i.PC[2] RADDR[3]=data_path_i.PC[3] RADDR[4]=data_path_i.PC[4] RADDR[5]=data_path_i.PC[5] RADDR[6]=data_path_i.PC[6] RADDR[7]=data_path_i.PC[7] RADDR[8]=data_path_i.PC[8] RADDR[9]=data_path_i.PC[9] RADDR[10]=data_path_i.PC[10] RCLK=clk RCLKE=$true RDATA[0]=$techmap1121\inst_mem.rom.1.0.0.A1DATA_16[0] RDATA[1]=$techmap1121\inst_mem.rom.1.0.0.A1DATA_16[1] RDATA[2]=$techmap1121\inst_mem.rom.1.0.0.A1DATA_16[2] RDATA[3]=inst_mem.instruction[2] RDATA[4]=$techmap1121\inst_mem.rom.1.0.0.A1DATA_16[4] RDATA[5]=$techmap1121\inst_mem.rom.1.0.0.A1DATA_16[5] RDATA[6]=$techmap1121\inst_mem.rom.1.0.0.A1DATA_16[6] RDATA[7]=$techmap1121\inst_mem.rom.1.0.0.A1DATA_16[7] RDATA[8]=$techmap1121\inst_mem.rom.1.0.0.A1DATA_16[8] RDATA[9]=$techmap1121\inst_mem.rom.1.0.0.A1DATA_16[9] RDATA[10]=$techmap1121\inst_mem.rom.1.0.0.A1DATA_16[10] RDATA[11]=inst_mem.instruction[3] RDATA[12]=$techmap1121\inst_mem.rom.1.0.0.A1DATA_16[12] RDATA[13]=$techmap1121\inst_mem.rom.1.0.0.A1DATA_16[13] RDATA[14]=$techmap1121\inst_mem.rom.1.0.0.A1DATA_16[14] RDATA[15]=$techmap1121\inst_mem.rom.1.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$false WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$false WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000011
.param WRITE_MODE 00000000000000000000000000000011
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=data_path_i.PC[0] RADDR[1]=data_path_i.PC[1] RADDR[2]=data_path_i.PC[2] RADDR[3]=data_path_i.PC[3] RADDR[4]=data_path_i.PC[4] RADDR[5]=data_path_i.PC[5] RADDR[6]=data_path_i.PC[6] RADDR[7]=data_path_i.PC[7] RADDR[8]=data_path_i.PC[8] RADDR[9]=data_path_i.PC[9] RADDR[10]=data_path_i.PC[10] RCLK=clk RCLKE=$true RDATA[0]=$techmap1120\inst_mem.rom.2.0.0.A1DATA_16[0] RDATA[1]=$techmap1120\inst_mem.rom.2.0.0.A1DATA_16[1] RDATA[2]=$techmap1120\inst_mem.rom.2.0.0.A1DATA_16[2] RDATA[3]=inst_mem.instruction[4] RDATA[4]=$techmap1120\inst_mem.rom.2.0.0.A1DATA_16[4] RDATA[5]=$techmap1120\inst_mem.rom.2.0.0.A1DATA_16[5] RDATA[6]=$techmap1120\inst_mem.rom.2.0.0.A1DATA_16[6] RDATA[7]=$techmap1120\inst_mem.rom.2.0.0.A1DATA_16[7] RDATA[8]=$techmap1120\inst_mem.rom.2.0.0.A1DATA_16[8] RDATA[9]=$techmap1120\inst_mem.rom.2.0.0.A1DATA_16[9] RDATA[10]=$techmap1120\inst_mem.rom.2.0.0.A1DATA_16[10] RDATA[11]=inst_mem.instruction[5] RDATA[12]=$techmap1120\inst_mem.rom.2.0.0.A1DATA_16[12] RDATA[13]=$techmap1120\inst_mem.rom.2.0.0.A1DATA_16[13] RDATA[14]=$techmap1120\inst_mem.rom.2.0.0.A1DATA_16[14] RDATA[15]=$techmap1120\inst_mem.rom.2.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$false WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$false WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000011
.param WRITE_MODE 00000000000000000000000000000011
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=data_path_i.PC[0] RADDR[1]=data_path_i.PC[1] RADDR[2]=data_path_i.PC[2] RADDR[3]=data_path_i.PC[3] RADDR[4]=data_path_i.PC[4] RADDR[5]=data_path_i.PC[5] RADDR[6]=data_path_i.PC[6] RADDR[7]=data_path_i.PC[7] RADDR[8]=data_path_i.PC[8] RADDR[9]=data_path_i.PC[9] RADDR[10]=data_path_i.PC[10] RCLK=clk RCLKE=$true RDATA[0]=$techmap1119\inst_mem.rom.3.0.0.A1DATA_16[0] RDATA[1]=$techmap1119\inst_mem.rom.3.0.0.A1DATA_16[1] RDATA[2]=$techmap1119\inst_mem.rom.3.0.0.A1DATA_16[2] RDATA[3]=inst_mem.instruction[6] RDATA[4]=$techmap1119\inst_mem.rom.3.0.0.A1DATA_16[4] RDATA[5]=$techmap1119\inst_mem.rom.3.0.0.A1DATA_16[5] RDATA[6]=$techmap1119\inst_mem.rom.3.0.0.A1DATA_16[6] RDATA[7]=$techmap1119\inst_mem.rom.3.0.0.A1DATA_16[7] RDATA[8]=$techmap1119\inst_mem.rom.3.0.0.A1DATA_16[8] RDATA[9]=$techmap1119\inst_mem.rom.3.0.0.A1DATA_16[9] RDATA[10]=$techmap1119\inst_mem.rom.3.0.0.A1DATA_16[10] RDATA[11]=inst_mem.instruction[7] RDATA[12]=$techmap1119\inst_mem.rom.3.0.0.A1DATA_16[12] RDATA[13]=$techmap1119\inst_mem.rom.3.0.0.A1DATA_16[13] RDATA[14]=$techmap1119\inst_mem.rom.3.0.0.A1DATA_16[14] RDATA[15]=$techmap1119\inst_mem.rom.3.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$false WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$false WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000011
.param WRITE_MODE 00000000000000000000000000000011
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=data_path_i.PC[0] RADDR[1]=data_path_i.PC[1] RADDR[2]=data_path_i.PC[2] RADDR[3]=data_path_i.PC[3] RADDR[4]=data_path_i.PC[4] RADDR[5]=data_path_i.PC[5] RADDR[6]=data_path_i.PC[6] RADDR[7]=data_path_i.PC[7] RADDR[8]=data_path_i.PC[8] RADDR[9]=data_path_i.PC[9] RADDR[10]=data_path_i.PC[10] RCLK=clk RCLKE=$true RDATA[0]=$techmap1118\inst_mem.rom.4.0.0.A1DATA_16[0] RDATA[1]=$techmap1118\inst_mem.rom.4.0.0.A1DATA_16[1] RDATA[2]=$techmap1118\inst_mem.rom.4.0.0.A1DATA_16[2] RDATA[3]=inst_mem.instruction[8] RDATA[4]=$techmap1118\inst_mem.rom.4.0.0.A1DATA_16[4] RDATA[5]=$techmap1118\inst_mem.rom.4.0.0.A1DATA_16[5] RDATA[6]=$techmap1118\inst_mem.rom.4.0.0.A1DATA_16[6] RDATA[7]=$techmap1118\inst_mem.rom.4.0.0.A1DATA_16[7] RDATA[8]=$techmap1118\inst_mem.rom.4.0.0.A1DATA_16[8] RDATA[9]=$techmap1118\inst_mem.rom.4.0.0.A1DATA_16[9] RDATA[10]=$techmap1118\inst_mem.rom.4.0.0.A1DATA_16[10] RDATA[11]=inst_mem.instruction[9] RDATA[12]=$techmap1118\inst_mem.rom.4.0.0.A1DATA_16[12] RDATA[13]=$techmap1118\inst_mem.rom.4.0.0.A1DATA_16[13] RDATA[14]=$techmap1118\inst_mem.rom.4.0.0.A1DATA_16[14] RDATA[15]=$techmap1118\inst_mem.rom.4.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$false WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$false WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000011
.param WRITE_MODE 00000000000000000000000000000011
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=data_path_i.PC[0] RADDR[1]=data_path_i.PC[1] RADDR[2]=data_path_i.PC[2] RADDR[3]=data_path_i.PC[3] RADDR[4]=data_path_i.PC[4] RADDR[5]=data_path_i.PC[5] RADDR[6]=data_path_i.PC[6] RADDR[7]=data_path_i.PC[7] RADDR[8]=data_path_i.PC[8] RADDR[9]=data_path_i.PC[9] RADDR[10]=data_path_i.PC[10] RCLK=clk RCLKE=$true RDATA[0]=$techmap1117\inst_mem.rom.5.0.0.A1DATA_16[0] RDATA[1]=$techmap1117\inst_mem.rom.5.0.0.A1DATA_16[1] RDATA[2]=$techmap1117\inst_mem.rom.5.0.0.A1DATA_16[2] RDATA[3]=inst_mem.instruction[10] RDATA[4]=$techmap1117\inst_mem.rom.5.0.0.A1DATA_16[4] RDATA[5]=$techmap1117\inst_mem.rom.5.0.0.A1DATA_16[5] RDATA[6]=$techmap1117\inst_mem.rom.5.0.0.A1DATA_16[6] RDATA[7]=$techmap1117\inst_mem.rom.5.0.0.A1DATA_16[7] RDATA[8]=$techmap1117\inst_mem.rom.5.0.0.A1DATA_16[8] RDATA[9]=$techmap1117\inst_mem.rom.5.0.0.A1DATA_16[9] RDATA[10]=$techmap1117\inst_mem.rom.5.0.0.A1DATA_16[10] RDATA[11]=inst_mem.instruction[11] RDATA[12]=$techmap1117\inst_mem.rom.5.0.0.A1DATA_16[12] RDATA[13]=$techmap1117\inst_mem.rom.5.0.0.A1DATA_16[13] RDATA[14]=$techmap1117\inst_mem.rom.5.0.0.A1DATA_16[14] RDATA[15]=$techmap1117\inst_mem.rom.5.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$false WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$false WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000011
.param WRITE_MODE 00000000000000000000000000000011
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=data_path_i.PC[0] RADDR[1]=data_path_i.PC[1] RADDR[2]=data_path_i.PC[2] RADDR[3]=data_path_i.PC[3] RADDR[4]=data_path_i.PC[4] RADDR[5]=data_path_i.PC[5] RADDR[6]=data_path_i.PC[6] RADDR[7]=data_path_i.PC[7] RADDR[8]=data_path_i.PC[8] RADDR[9]=data_path_i.PC[9] RADDR[10]=data_path_i.PC[10] RCLK=clk RCLKE=$true RDATA[0]=$techmap1116\inst_mem.rom.6.0.0.A1DATA_16[0] RDATA[1]=$techmap1116\inst_mem.rom.6.0.0.A1DATA_16[1] RDATA[2]=$techmap1116\inst_mem.rom.6.0.0.A1DATA_16[2] RDATA[3]=inst_mem.instruction[12] RDATA[4]=$techmap1116\inst_mem.rom.6.0.0.A1DATA_16[4] RDATA[5]=$techmap1116\inst_mem.rom.6.0.0.A1DATA_16[5] RDATA[6]=$techmap1116\inst_mem.rom.6.0.0.A1DATA_16[6] RDATA[7]=$techmap1116\inst_mem.rom.6.0.0.A1DATA_16[7] RDATA[8]=$techmap1116\inst_mem.rom.6.0.0.A1DATA_16[8] RDATA[9]=$techmap1116\inst_mem.rom.6.0.0.A1DATA_16[9] RDATA[10]=$techmap1116\inst_mem.rom.6.0.0.A1DATA_16[10] RDATA[11]=inst_mem.instruction[13] RDATA[12]=$techmap1116\inst_mem.rom.6.0.0.A1DATA_16[12] RDATA[13]=$techmap1116\inst_mem.rom.6.0.0.A1DATA_16[13] RDATA[14]=$techmap1116\inst_mem.rom.6.0.0.A1DATA_16[14] RDATA[15]=$techmap1116\inst_mem.rom.6.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$false WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$false WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000011
.param WRITE_MODE 00000000000000000000000000000011
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=data_path_i.PC[0] RADDR[1]=data_path_i.PC[1] RADDR[2]=data_path_i.PC[2] RADDR[3]=data_path_i.PC[3] RADDR[4]=data_path_i.PC[4] RADDR[5]=data_path_i.PC[5] RADDR[6]=data_path_i.PC[6] RADDR[7]=data_path_i.PC[7] RADDR[8]=data_path_i.PC[8] RADDR[9]=data_path_i.PC[9] RADDR[10]=data_path_i.PC[10] RCLK=clk RCLKE=$true RDATA[0]=$techmap1115\inst_mem.rom.7.0.0.A1DATA_16[0] RDATA[1]=$techmap1115\inst_mem.rom.7.0.0.A1DATA_16[1] RDATA[2]=$techmap1115\inst_mem.rom.7.0.0.A1DATA_16[2] RDATA[3]=inst_mem.instruction[14] RDATA[4]=$techmap1115\inst_mem.rom.7.0.0.A1DATA_16[4] RDATA[5]=$techmap1115\inst_mem.rom.7.0.0.A1DATA_16[5] RDATA[6]=$techmap1115\inst_mem.rom.7.0.0.A1DATA_16[6] RDATA[7]=$techmap1115\inst_mem.rom.7.0.0.A1DATA_16[7] RDATA[8]=$techmap1115\inst_mem.rom.7.0.0.A1DATA_16[8] RDATA[9]=$techmap1115\inst_mem.rom.7.0.0.A1DATA_16[9] RDATA[10]=$techmap1115\inst_mem.rom.7.0.0.A1DATA_16[10] RDATA[11]=inst_mem.instruction[15] RDATA[12]=$techmap1115\inst_mem.rom.7.0.0.A1DATA_16[12] RDATA[13]=$techmap1115\inst_mem.rom.7.0.0.A1DATA_16[13] RDATA[14]=$techmap1115\inst_mem.rom.7.0.0.A1DATA_16[14] RDATA[15]=$techmap1115\inst_mem.rom.7.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$false WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$false WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000011
.param WRITE_MODE 00000000000000000000000000000011
.names inst_mem.instruction[0] KTE[0]
1 1
.names inst_mem.instruction[1] KTE[1]
1 1
.names inst_mem.instruction[2] KTE[2]
1 1
.names inst_mem.instruction[3] KTE[3]
1 1
.names inst_mem.instruction[4] KTE[4]
1 1
.names inst_mem.instruction[5] KTE[5]
1 1
.names inst_mem.instruction[6] KTE[6]
1 1
.names inst_mem.instruction[7] KTE[7]
1 1
.names data_path_i.c c
1 1
.names inst_mem.instruction[0] control_unit_i.KTE[0]
1 1
.names inst_mem.instruction[1] control_unit_i.KTE[1]
1 1
.names inst_mem.instruction[2] control_unit_i.KTE[2]
1 1
.names inst_mem.instruction[3] control_unit_i.KTE[3]
1 1
.names inst_mem.instruction[4] control_unit_i.KTE[4]
1 1
.names inst_mem.instruction[5] control_unit_i.KTE[5]
1 1
.names inst_mem.instruction[6] control_unit_i.KTE[6]
1 1
.names inst_mem.instruction[7] control_unit_i.KTE[7]
1 1
.names data_path_i.c control_unit_i.c
1 1
.names clk control_unit_i.clk
1 1
.names inst_mem.instruction[0] control_unit_i.imm[0]
1 1
.names inst_mem.instruction[1] control_unit_i.imm[1]
1 1
.names inst_mem.instruction[2] control_unit_i.imm[2]
1 1
.names inst_mem.instruction[3] control_unit_i.imm[3]
1 1
.names inst_mem.instruction[4] control_unit_i.imm[4]
1 1
.names inst_mem.instruction[5] control_unit_i.imm[5]
1 1
.names inst_mem.instruction[6] control_unit_i.imm[6]
1 1
.names inst_mem.instruction[7] control_unit_i.imm[7]
1 1
.names inst_mem.instruction[0] control_unit_i.instruction[0]
1 1
.names inst_mem.instruction[1] control_unit_i.instruction[1]
1 1
.names inst_mem.instruction[2] control_unit_i.instruction[2]
1 1
.names inst_mem.instruction[3] control_unit_i.instruction[3]
1 1
.names inst_mem.instruction[4] control_unit_i.instruction[4]
1 1
.names inst_mem.instruction[5] control_unit_i.instruction[5]
1 1
.names inst_mem.instruction[6] control_unit_i.instruction[6]
1 1
.names inst_mem.instruction[7] control_unit_i.instruction[7]
1 1
.names inst_mem.instruction[8] control_unit_i.instruction[8]
1 1
.names inst_mem.instruction[9] control_unit_i.instruction[9]
1 1
.names inst_mem.instruction[10] control_unit_i.instruction[10]
1 1
.names inst_mem.instruction[11] control_unit_i.instruction[11]
1 1
.names inst_mem.instruction[12] control_unit_i.instruction[12]
1 1
.names inst_mem.instruction[13] control_unit_i.instruction[13]
1 1
.names inst_mem.instruction[14] control_unit_i.instruction[14]
1 1
.names inst_mem.instruction[15] control_unit_i.instruction[15]
1 1
.names inst_mem.instruction[11] control_unit_i.opcode[0]
1 1
.names inst_mem.instruction[12] control_unit_i.opcode[1]
1 1
.names inst_mem.instruction[13] control_unit_i.opcode[2]
1 1
.names inst_mem.instruction[14] control_unit_i.opcode[3]
1 1
.names inst_mem.instruction[15] control_unit_i.opcode[4]
1 1
.names port_addr[0] control_unit_i.port_addr[0]
1 1
.names port_addr[1] control_unit_i.port_addr[1]
1 1
.names port_addr[2] control_unit_i.port_addr[2]
1 1
.names port_addr[3] control_unit_i.port_addr[3]
1 1
.names port_addr[4] control_unit_i.port_addr[4]
1 1
.names port_addr[5] control_unit_i.port_addr[5]
1 1
.names port_addr[6] control_unit_i.port_addr[6]
1 1
.names port_addr[7] control_unit_i.port_addr[7]
1 1
.names read_e control_unit_i.read_e
1 1
.names rst control_unit_i.rst
1 1
.names write_e control_unit_i.state[5]
1 1
.names control_unit_i.selk control_unit_i.state[9]
1 1
.names control_unit_i.selimm control_unit_i.state[10]
1 1
.names control_unit_i.ldflag control_unit_i.state[20]
1 1
.names read_e control_unit_i.state[24]
1 1
.names data_path_i.LIFOi.wr_en control_unit_i.wr_en
1 1
.names write_e control_unit_i.write_e
1 1
.names data_path_i.z control_unit_i.z
1 1
.names clk data_path_i.LIFOi.clk
1 1
.names data_path_i.PC[0] data_path_i.LIFOi.din[0]
1 1
.names data_path_i.PC[1] data_path_i.LIFOi.din[1]
1 1
.names data_path_i.PC[2] data_path_i.LIFOi.din[2]
1 1
.names data_path_i.PC[3] data_path_i.LIFOi.din[3]
1 1
.names data_path_i.PC[4] data_path_i.LIFOi.din[4]
1 1
.names data_path_i.PC[5] data_path_i.LIFOi.din[5]
1 1
.names data_path_i.PC[6] data_path_i.LIFOi.din[6]
1 1
.names data_path_i.PC[7] data_path_i.LIFOi.din[7]
1 1
.names data_path_i.PC[8] data_path_i.LIFOi.din[8]
1 1
.names data_path_i.PC[9] data_path_i.LIFOi.din[9]
1 1
.names data_path_i.PC[10] data_path_i.LIFOi.din[10]
1 1
.names data_path_i.fifo_out[0] data_path_i.LIFOi.dout[0]
1 1
.names data_path_i.fifo_out[1] data_path_i.LIFOi.dout[1]
1 1
.names data_path_i.fifo_out[2] data_path_i.LIFOi.dout[2]
1 1
.names data_path_i.fifo_out[3] data_path_i.LIFOi.dout[3]
1 1
.names data_path_i.fifo_out[4] data_path_i.LIFOi.dout[4]
1 1
.names data_path_i.fifo_out[5] data_path_i.LIFOi.dout[5]
1 1
.names data_path_i.fifo_out[6] data_path_i.LIFOi.dout[6]
1 1
.names data_path_i.fifo_out[7] data_path_i.LIFOi.dout[7]
1 1
.names data_path_i.fifo_out[8] data_path_i.LIFOi.dout[8]
1 1
.names data_path_i.fifo_out[9] data_path_i.LIFOi.dout[9]
1 1
.names data_path_i.fifo_out[10] data_path_i.LIFOi.dout[10]
1 1
.names rst data_path_i.LIFOi.rst
1 1
.names data_path_i.zero data_path_i.alui.zero
1 1
.names data_path_i.alui.carry data_path_i.carry
1 1
.names clk data_path_i.clk
1 1
.names data_in[0] data_path_i.data_in[0]
1 1
.names data_in[1] data_path_i.data_in[1]
1 1
.names data_in[2] data_path_i.data_in[2]
1 1
.names data_in[3] data_path_i.data_in[3]
1 1
.names data_in[4] data_path_i.data_in[4]
1 1
.names data_in[5] data_path_i.data_in[5]
1 1
.names data_in[6] data_path_i.data_in[6]
1 1
.names data_in[7] data_path_i.data_in[7]
1 1
.names data_out[0] data_path_i.data_out[0]
1 1
.names data_out[1] data_path_i.data_out[1]
1 1
.names data_out[2] data_path_i.data_out[2]
1 1
.names data_out[3] data_path_i.data_out[3]
1 1
.names data_out[4] data_path_i.data_out[4]
1 1
.names data_out[5] data_path_i.data_out[5]
1 1
.names data_out[6] data_path_i.data_out[6]
1 1
.names data_out[7] data_path_i.data_out[7]
1 1
.names inst_mem.instruction[0] data_path_i.imm[0]
1 1
.names inst_mem.instruction[1] data_path_i.imm[1]
1 1
.names inst_mem.instruction[2] data_path_i.imm[2]
1 1
.names inst_mem.instruction[3] data_path_i.imm[3]
1 1
.names inst_mem.instruction[4] data_path_i.imm[4]
1 1
.names inst_mem.instruction[5] data_path_i.imm[5]
1 1
.names inst_mem.instruction[6] data_path_i.imm[6]
1 1
.names inst_mem.instruction[7] data_path_i.imm[7]
1 1
.names data_path_i.PC[0] data_path_i.inst_addr[0]
1 1
.names data_path_i.PC[1] data_path_i.inst_addr[1]
1 1
.names data_path_i.PC[2] data_path_i.inst_addr[2]
1 1
.names data_path_i.PC[3] data_path_i.inst_addr[3]
1 1
.names data_path_i.PC[4] data_path_i.inst_addr[4]
1 1
.names data_path_i.PC[5] data_path_i.inst_addr[5]
1 1
.names data_path_i.PC[6] data_path_i.inst_addr[6]
1 1
.names data_path_i.PC[7] data_path_i.inst_addr[7]
1 1
.names data_path_i.PC[8] data_path_i.inst_addr[8]
1 1
.names data_path_i.PC[9] data_path_i.inst_addr[9]
1 1
.names data_path_i.PC[10] data_path_i.inst_addr[10]
1 1
.names inst_mem.instruction[0] data_path_i.kte[0]
1 1
.names inst_mem.instruction[1] data_path_i.kte[1]
1 1
.names inst_mem.instruction[2] data_path_i.kte[2]
1 1
.names inst_mem.instruction[3] data_path_i.kte[3]
1 1
.names inst_mem.instruction[4] data_path_i.kte[4]
1 1
.names inst_mem.instruction[5] data_path_i.kte[5]
1 1
.names inst_mem.instruction[6] data_path_i.kte[6]
1 1
.names inst_mem.instruction[7] data_path_i.kte[7]
1 1
.names control_unit_i.ldflag data_path_i.ldflag
1 1
.names data_path_i.alui.b[0] data_path_i.muximm[0]
1 1
.names data_path_i.alui.b[1] data_path_i.muximm[1]
1 1
.names data_path_i.alui.b[2] data_path_i.muximm[2]
1 1
.names data_path_i.alui.b[3] data_path_i.muximm[3]
1 1
.names data_path_i.alui.b[4] data_path_i.muximm[4]
1 1
.names data_path_i.alui.b[5] data_path_i.muximm[5]
1 1
.names data_path_i.alui.b[6] data_path_i.muximm[6]
1 1
.names data_path_i.alui.b[7] data_path_i.muximm[7]
1 1
.names clk data_path_i.registros.clk
1 1
.names rst data_path_i.rst
1 1
.names control_unit_i.selimm data_path_i.selimm
1 1
.names control_unit_i.selk data_path_i.selk
1 1
.names data_out[0] data_path_i.shif_reg.dshift[0]
1 1
.names data_out[1] data_path_i.shif_reg.dshift[1]
1 1
.names data_out[2] data_path_i.shif_reg.dshift[2]
1 1
.names data_out[3] data_path_i.shif_reg.dshift[3]
1 1
.names data_out[4] data_path_i.shif_reg.dshift[4]
1 1
.names data_out[5] data_path_i.shif_reg.dshift[5]
1 1
.names data_out[6] data_path_i.shif_reg.dshift[6]
1 1
.names data_out[7] data_path_i.shif_reg.dshift[7]
1 1
.names data_out[0] data_path_i.shiftout[0]
1 1
.names data_out[1] data_path_i.shiftout[1]
1 1
.names data_out[2] data_path_i.shiftout[2]
1 1
.names data_out[3] data_path_i.shiftout[3]
1 1
.names data_out[4] data_path_i.shiftout[4]
1 1
.names data_out[5] data_path_i.shiftout[5]
1 1
.names data_out[6] data_path_i.shiftout[6]
1 1
.names data_out[7] data_path_i.shiftout[7]
1 1
.names control_unit_i.stack_addr[0] data_path_i.stack_addr[0]
1 1
.names control_unit_i.stack_addr[1] data_path_i.stack_addr[1]
1 1
.names control_unit_i.stack_addr[2] data_path_i.stack_addr[2]
1 1
.names control_unit_i.stack_addr[3] data_path_i.stack_addr[3]
1 1
.names control_unit_i.stack_addr[4] data_path_i.stack_addr[4]
1 1
.names control_unit_i.stack_addr[5] data_path_i.stack_addr[5]
1 1
.names control_unit_i.stack_addr[6] data_path_i.stack_addr[6]
1 1
.names control_unit_i.stack_addr[7] data_path_i.stack_addr[7]
1 1
.names control_unit_i.stack_addr[8] data_path_i.stack_addr[8]
1 1
.names control_unit_i.stack_addr[9] data_path_i.stack_addr[9]
1 1
.names control_unit_i.stack_addr[10] data_path_i.stack_addr[10]
1 1
.names data_path_i.LIFOi.wr_en data_path_i.wr_en
1 1
.names inst_mem.instruction[0] imm[0]
1 1
.names inst_mem.instruction[1] imm[1]
1 1
.names inst_mem.instruction[2] imm[2]
1 1
.names inst_mem.instruction[3] imm[3]
1 1
.names inst_mem.instruction[4] imm[4]
1 1
.names inst_mem.instruction[5] imm[5]
1 1
.names inst_mem.instruction[6] imm[6]
1 1
.names inst_mem.instruction[7] imm[7]
1 1
.names data_path_i.PC[0] inst_addr[0]
1 1
.names data_path_i.PC[1] inst_addr[1]
1 1
.names data_path_i.PC[2] inst_addr[2]
1 1
.names data_path_i.PC[3] inst_addr[3]
1 1
.names data_path_i.PC[4] inst_addr[4]
1 1
.names data_path_i.PC[5] inst_addr[5]
1 1
.names data_path_i.PC[6] inst_addr[6]
1 1
.names data_path_i.PC[7] inst_addr[7]
1 1
.names data_path_i.PC[8] inst_addr[8]
1 1
.names data_path_i.PC[9] inst_addr[9]
1 1
.names data_path_i.PC[10] inst_addr[10]
1 1
.names data_path_i.PC[0] inst_mem.address[0]
1 1
.names data_path_i.PC[1] inst_mem.address[1]
1 1
.names data_path_i.PC[2] inst_mem.address[2]
1 1
.names data_path_i.PC[3] inst_mem.address[3]
1 1
.names data_path_i.PC[4] inst_mem.address[4]
1 1
.names data_path_i.PC[5] inst_mem.address[5]
1 1
.names data_path_i.PC[6] inst_mem.address[6]
1 1
.names data_path_i.PC[7] inst_mem.address[7]
1 1
.names data_path_i.PC[8] inst_mem.address[8]
1 1
.names data_path_i.PC[9] inst_mem.address[9]
1 1
.names data_path_i.PC[10] inst_mem.address[10]
1 1
.names clk inst_mem.clk
1 1
.names inst_mem.instruction[0] instruction[0]
1 1
.names inst_mem.instruction[1] instruction[1]
1 1
.names inst_mem.instruction[2] instruction[2]
1 1
.names inst_mem.instruction[3] instruction[3]
1 1
.names inst_mem.instruction[4] instruction[4]
1 1
.names inst_mem.instruction[5] instruction[5]
1 1
.names inst_mem.instruction[6] instruction[6]
1 1
.names inst_mem.instruction[7] instruction[7]
1 1
.names inst_mem.instruction[8] instruction[8]
1 1
.names inst_mem.instruction[9] instruction[9]
1 1
.names inst_mem.instruction[10] instruction[10]
1 1
.names inst_mem.instruction[11] instruction[11]
1 1
.names inst_mem.instruction[12] instruction[12]
1 1
.names inst_mem.instruction[13] instruction[13]
1 1
.names inst_mem.instruction[14] instruction[14]
1 1
.names inst_mem.instruction[15] instruction[15]
1 1
.names control_unit_i.ldflag ldflag
1 1
.names control_unit_i.selimm selimm
1 1
.names control_unit_i.selk selk
1 1
.names control_unit_i.stack_addr[0] stack_addr[0]
1 1
.names control_unit_i.stack_addr[1] stack_addr[1]
1 1
.names control_unit_i.stack_addr[2] stack_addr[2]
1 1
.names control_unit_i.stack_addr[3] stack_addr[3]
1 1
.names control_unit_i.stack_addr[4] stack_addr[4]
1 1
.names control_unit_i.stack_addr[5] stack_addr[5]
1 1
.names control_unit_i.stack_addr[6] stack_addr[6]
1 1
.names control_unit_i.stack_addr[7] stack_addr[7]
1 1
.names control_unit_i.stack_addr[8] stack_addr[8]
1 1
.names control_unit_i.stack_addr[9] stack_addr[9]
1 1
.names control_unit_i.stack_addr[10] stack_addr[10]
1 1
.names data_path_i.LIFOi.wr_en wr_en
1 1
.names data_path_i.z z
1 1
.end
