<?xml version="1.0" ?>
<Presentation>
  <div class="page">
    <p>A Realistic Evaluation of Memory Hardware Errors and Software System Susceptibility</p>
    <p>Xin Li1 Michael Huang1 Kai Shen2 Lingkun Chu3</p>
    <p>Li, Huang, Shen, Chu (Rochester, Ask.com) Realistic Eval of Mem Errors USENIX ATC10 1 / 29</p>
  </div>
  <div class="page">
    <p>Motivation</p>
    <p>Memory Hardware Errors: Transient vs Non-transient</p>
    <p>Transient: Completely due to environmental factors Dont cause permanent hardware damage</p>
    <p>Non-transient: Hardware fault plays a role May recur over time</p>
    <p>Li, Huang, Shen, Chu (Rochester, Ask.com) Realistic Eval of Mem Errors USENIX ATC10 2 / 29</p>
  </div>
  <div class="page">
    <p>Motivation</p>
    <p>Asymetrical Understanding of Memory Errors</p>
    <p>Transient analysis: Baumann 2004 Normand 1996 Ziegler et al. 1996 OGorman et al. 1996 Li et al. 2007</p>
    <p>Non-transient error studies: Schroeder et al. 2009 Constantinescu 2003 No specifics regarding error locations</p>
    <p>Li, Huang, Shen, Chu (Rochester, Ask.com) Realistic Eval of Mem Errors USENIX ATC10 3 / 29</p>
  </div>
  <div class="page">
    <p>Motivation</p>
    <p>Importance of Understanding Non-transient Memory Errors</p>
    <p>Non-transient errors Intermittent errors may not be obviously easy to detect System maintenance is not perfect May combine with transient errors to make impact</p>
    <p>The lack of a comprehensive understanding of memory errors High-level studies assume transient errors or resort to synthetic non-transient errors Non-transient errors do happen in practice</p>
    <p>Li, Huang, Shen, Chu (Rochester, Ask.com) Realistic Eval of Mem Errors USENIX ATC10 4 / 29</p>
  </div>
  <div class="page">
    <p>Motivation</p>
    <p>A Realistic Evaluation from All Angles</p>
    <p>Collect non-accelerated errors on production computers Detailed per-error address and syndrome</p>
    <p>Simulate how they would manifest with different hardware correction mechanisms Observe the end results of software running with these errors</p>
    <p>Li, Huang, Shen, Chu (Rochester, Ask.com) Realistic Eval of Mem Errors USENIX ATC10 5 / 29</p>
  </div>
  <div class="page">
    <p>Motivation</p>
    <p>Outline</p>
    <p>Li, Huang, Shen, Chu (Rochester, Ask.com) Realistic Eval of Mem Errors USENIX ATC10 6 / 29</p>
  </div>
  <div class="page">
    <p>Realistic Raw Error Data</p>
    <p>Outline</p>
    <p>Li, Huang, Shen, Chu (Rochester, Ask.com) Realistic Eval of Mem Errors USENIX ATC10 7 / 29</p>
  </div>
  <div class="page">
    <p>Realistic Raw Error Data</p>
    <p>Methodology</p>
    <p>Data primarily from 212 production servers with ECC Monitored for about 9 months Total of 800 GB memory Read error info from ECC registers Enabled hardware scrubbing to help expose errors</p>
    <p>Two other environments are examined 70 PlanetLab geographically distributed testbeds 20 U of Rochester desktops Results reported for transient errors only in USENIX07</p>
    <p>Li, Huang, Shen, Chu (Rochester, Ask.com) Realistic Eval of Mem Errors USENIX ATC10 8 / 29</p>
  </div>
  <div class="page">
    <p>Realistic Raw Error Data Results</p>
    <p>Results  Time-line</p>
    <p>Li, Huang, Shen, Chu (Rochester, Ask.com) Realistic Eval of Mem Errors USENIX ATC10 9 / 29</p>
  </div>
  <div class="page">
    <p>Realistic Raw Error Data Results</p>
    <p>Results  Selected Patterns</p>
    <p>Error Pattern</p>
    <p>Column Address</p>
    <p>R o w</p>
    <p>A d d re</p>
    <p>s s</p>
    <p>Column Address R</p>
    <p>o w</p>
    <p>A d d re</p>
    <p>s s</p>
    <p>Column Address</p>
    <p>R o w</p>
    <p>A d d re</p>
    <p>s s</p>
    <p>Error Pattern</p>
    <p>Column Address</p>
    <p>R o w</p>
    <p>A d d re</p>
    <p>s s</p>
    <p>Column Address</p>
    <p>R o w</p>
    <p>A d d re</p>
    <p>s s</p>
    <p>Column Address</p>
    <p>R o w</p>
    <p>A d d re</p>
    <p>s s</p>
    <p>Li, Huang, Shen, Chu (Rochester, Ask.com) Realistic Eval of Mem Errors USENIX ATC10 10 / 29</p>
  </div>
  <div class="page">
    <p>Realistic Raw Error Data Results</p>
    <p>Results  Patterns</p>
    <p>Summary: 5 cells 3 rows 1 column 1 row-column 2 chip</p>
    <p>Raw data available on our project website http://www.cs.rochester.edu/research/os/memerror</p>
    <p>Li, Huang, Shen, Chu (Rochester, Ask.com) Realistic Eval of Mem Errors USENIX ATC10 11 / 29</p>
  </div>
  <div class="page">
    <p>Manifestation</p>
    <p>Outline</p>
    <p>Li, Huang, Shen, Chu (Rochester, Ask.com) Realistic Eval of Mem Errors USENIX ATC10 12 / 29</p>
  </div>
  <div class="page">
    <p>Manifestation Overview</p>
    <p>Manifestation Overview</p>
    <p>Countermeasures confine errors inside the memory system ECC correction Preventive maintenance</p>
    <p>Countermeasures at a cost ECC demands extra bits and extra logic Chipkill ECC even requires lock-stepping between channels</p>
    <p>Efficacy is in question</p>
    <p>Li, Huang, Shen, Chu (Rochester, Ask.com) Realistic Eval of Mem Errors USENIX ATC10 13 / 29</p>
  </div>
  <div class="page">
    <p>Manifestation Manifestation</p>
    <p>Methodology</p>
    <p>Event-driven Monte Carlo simulation Calculate manifestation rates given:</p>
    <p>Error model (patterns and rates) Countermeasures</p>
    <p>Li, Huang, Shen, Chu (Rochester, Ask.com) Realistic Eval of Mem Errors USENIX ATC10 14 / 29</p>
  </div>
  <div class="page">
    <p>Manifestation Manifestation</p>
    <p>Assumptions</p>
    <p>Transient errors Single bit patterns Constant error rates Exponential distribution</p>
    <p>Non-transient errors Patterns based on templates Common belief: bathtub curve Wear-out neglected Weibull distribution (shape parameter &lt; 1) Parameters derived from the raw data</p>
    <p>Li, Huang, Shen, Chu (Rochester, Ask.com) Realistic Eval of Mem Errors USENIX ATC10 15 / 29</p>
  </div>
  <div class="page">
    <p>Manifestation Manifestation</p>
    <p>Assumptions Cont</p>
    <p>ECC SECDED: single bit correction, double bit detection (in a word) Chipkill: correct a whole chip</p>
    <p>Preventive maintenance Not effective in our model Excluded from the results</p>
    <p>Li, Huang, Shen, Chu (Rochester, Ask.com) Realistic Eval of Mem Errors USENIX ATC10 16 / 29</p>
  </div>
  <div class="page">
    <p>Manifestation Base Results</p>
    <p>Base Results</p>
    <p>No ECC Transient and non-transient both significant Transient 2000 FIT FIT  Failure In Time (114 FIT  1000 years MTTF) Non-transient 5000 - 2000 FIT</p>
    <p>Operational Duration (years) C</p>
    <p>u m</p>
    <p>u la</p>
    <p>ti v e</p>
    <p>F a</p>
    <p>il u</p>
    <p>re R</p>
    <p>a te</p>
    <p>( in</p>
    <p>F IT</p>
    <p>)</p>
    <p>(A) No ECC</p>
    <p>Transient Cell Row Column Rowcolumn Chip</p>
    <p>Li, Huang, Shen, Chu (Rochester, Ask.com) Realistic Eval of Mem Errors USENIX ATC10 17 / 29</p>
  </div>
  <div class="page">
    <p>Manifestation Base Results</p>
    <p>Base Results (cont)</p>
    <p>SECDED Single-bit errors corrected Eliminated transient / majority of non-transient</p>
    <p>Chipkill No uncorrectable error observed</p>
    <p>Operational Duration (years) C</p>
    <p>u m</p>
    <p>u la</p>
    <p>ti v e</p>
    <p>F a</p>
    <p>il u</p>
    <p>re R</p>
    <p>a te</p>
    <p>( in</p>
    <p>F IT</p>
    <p>)</p>
    <p>(B) SECDED ECC</p>
    <p>Row Rowcolumn Chip</p>
    <p>Li, Huang, Shen, Chu (Rochester, Ask.com) Realistic Eval of Mem Errors USENIX ATC10 18 / 29</p>
  </div>
  <div class="page">
    <p>Manifestation Statistical Bounds</p>
    <p>Bound Estimation and Results</p>
    <p>Estimate rate bounds using statistical methods No-ECC and SECDED</p>
    <p>Non-transient: about 2X difference Chipkill</p>
    <p>Small number of uncorrected errors showing up All caused by transient errors hitting chip error</p>
    <p>Li, Huang, Shen, Chu (Rochester, Ask.com) Realistic Eval of Mem Errors USENIX ATC10 19 / 29</p>
  </div>
  <div class="page">
    <p>Susceptibility</p>
    <p>Outline</p>
    <p>Li, Huang, Shen, Chu (Rochester, Ask.com) Realistic Eval of Mem Errors USENIX ATC10 20 / 29</p>
  </div>
  <div class="page">
    <p>Susceptibility Overview</p>
    <p>Overview</p>
    <p>Software may not be affected by the exposed memory errors An investigation of software susceptibility to memory errors Root in the realism in the data Validate/question conclusions of prior studies</p>
    <p>Li, Huang, Shen, Chu (Rochester, Ask.com) Realistic Eval of Mem Errors USENIX ATC10 21 / 29</p>
  </div>
  <div class="page">
    <p>Susceptibility Methodology</p>
    <p>Infrastructure of Injection</p>
    <p>Virtual machine based injection Goals</p>
    <p>Read from faulty locations supplied with erroneous values Write to faulty locations dont overwrite erroneous bits Bookkeeping accesses to faulty locations</p>
    <p>Key challenge: tracking memory accesses</p>
    <p>Li, Huang, Shen, Chu (Rochester, Ask.com) Realistic Eval of Mem Errors USENIX ATC10 22 / 29</p>
  </div>
  <div class="page">
    <p>Susceptibility Methodology</p>
    <p>Conventional Tracking Methods</p>
    <p>Hardware watchpoint Code instrumentation Page access control</p>
    <p>Li, Huang, Shen, Chu (Rochester, Ask.com) Realistic Eval of Mem Errors USENIX ATC10 23 / 29</p>
  </div>
  <div class="page">
    <p>Susceptibility Methodology</p>
    <p>Novel Tracking Method</p>
    <p>Observations Error bits spread into different pages Spurious page faults</p>
    <p>Hotspot Watchpoint On access to an error, unprotect the page Set up hardware watchpoint on the error Successive accesses to the error tracked by hardware watchpoints Protect this page again when errors on other pages are accessed</p>
    <p>Li, Huang, Shen, Chu (Rochester, Ask.com) Realistic Eval of Mem Errors USENIX ATC10 24 / 29</p>
  </div>
  <div class="page">
    <p>Susceptibility Results</p>
    <p>Hotspot Watchpoint Speedup</p>
    <p>Error Pattern</p>
    <p>Column Address</p>
    <p>R o w</p>
    <p>A d d re</p>
    <p>s s</p>
    <p>Web server MCF Kernel build</p>
    <p>N o rm</p>
    <p>a li z e d e</p>
    <p>x e c u ti o n t im</p>
    <p>e</p>
    <p>Overhead of memory access tracking</p>
    <p>Original (no tracking) Hotspot watchpoints Page access control</p>
    <p>Li, Huang, Shen, Chu (Rochester, Ask.com) Realistic Eval of Mem Errors USENIX ATC10 25 / 29</p>
  </div>
  <div class="page">
    <p>Susceptibility Results</p>
    <p>Evaluation  Non-transient Error Susceptibility</p>
    <p>Application Web server MCF Kernel build No ECC</p>
    <p>M1 (row-col error) WO AC AC M2 (row error) OK M3 (bit error) OK M4 (chip error) KC WO AC M5 (row error) WO WO M6 (row error) OK M7 (bit error) OK M8 (bit error) M9 (col error) WO</p>
    <p>SECDED ECC M1 (row-col error) WO WO AC M5 (row error) WO WO</p>
    <p>Table: KCkernel crash; ACapplication crash; WOwrong output; OKprogram runs correctly; blanknot accessed.</p>
    <p>Li, Huang, Shen, Chu (Rochester, Ask.com) Realistic Eval of Mem Errors USENIX ATC10 26 / 29</p>
  </div>
  <div class="page">
    <p>Susceptibility Results</p>
    <p>Non-transient made transient</p>
    <p>Application Web server MCF Kernel build No ECC</p>
    <p>M1 (row-col error) WO AC OK M2 (row error) OK M3 (bit error) OK M4 (chip error) KC OK OK M5 (row error) WO OK M6 (row error) OK M7 (bit error) OK M8 (bit error) M9 (col error) WO</p>
    <p>SECDED ECC M1 (row-col error) WO OK OK M5 (row error) WO OK</p>
    <p>Table: KCkernel crash; ACapplication crash; WOwrong output; OKprogram runs correctly; blanknot accessed.</p>
    <p>Li, Huang, Shen, Chu (Rochester, Ask.com) Realistic Eval of Mem Errors USENIX ATC10 27 / 29</p>
  </div>
  <div class="page">
    <p>Susceptibility Results</p>
    <p>Additional Discussions</p>
    <p>Miscellaneous validations of prior research in the paper</p>
    <p>Li, Huang, Shen, Chu (Rochester, Ask.com) Realistic Eval of Mem Errors USENIX ATC10 28 / 29</p>
  </div>
  <div class="page">
    <p>Conclusions</p>
    <p>Contributions</p>
    <p>Memory error data from production systems 212 servers, 800 GB memory, 9 months Detailed information on error addresses and syndromes Substantial non-transient errors (row/column mostly)</p>
    <p>Monte Carlo simulation on error manifestation Simulation on realistic data Significant non-transient errors among manifested Chipkill ECC very effective</p>
    <p>Software susceptibility study A non-transient error injection tool A novel memory tracking approach  Hotspot Watchpoint Software much more susceptible against non-transient</p>
    <p>http://www.cs.rochester.edu/research/os/memerror</p>
    <p>Li, Huang, Shen, Chu (Rochester, Ask.com) Realistic Eval of Mem Errors USENIX ATC10 29 / 29</p>
  </div>
</Presentation>
