/*******************************************************************************
*                Copyright 2001, Marvell International Ltd.
* This code contains confidential information of Marvell semiconductor, inc.
* no rights are granted herein under any patent, mask work right or copyright
* of Marvell or any third party.
* Marvell reserves the right at its sole discretion to request that this code
* be immediately returned to Marvell. This code is provided "as is".
* Marvell makes no warranties, express, implied or otherwise, regarding its
* accuracy, completeness or performance.
********************************************************************************
*/
/**
********************************************************************************
* @file mvHwsAc5pMtiExtRegDb.h
*
* @brief AC5X port interface header file
*
* @version   1
********************************************************************************
*/
#ifndef __mvHwsAc5xMtiExtRegDb_H
#define __mvHwsAc5xMtiExtRegDb_H

#ifdef __cplusplus
extern "C" {
#endif

typedef enum {
  /*0*/  PHOENIX_MTIP_EXT_UNITS_CONTROL_P0_TX_LOC_FAULT_E,
  /*1*/  PHOENIX_MTIP_EXT_UNITS_CONTROL_P0_TX_REM_FAULT_E,
  /*2*/  PHOENIX_MTIP_EXT_UNITS_CONTROL_P0_TX_LI_FAULT_E,
  /*3*/  PHOENIX_MTIP_EXT_UNITS_CONTROL_P0_TOD_SELECT_E,
  /*4*/  PHOENIX_MTIP_EXT_UNITS_CONTROL_P0_RX_PAUSE_CONTROL_E,
  /*5*/  PHOENIX_MTIP_EXT_UNITS_CONTROL_P0_RX_PAUSE_OW_VAL_E,
  /*6*/  PHOENIX_MTIP_EXT_UNITS_CONTROL_P0_PAUSE_802_3_REFLECT_E,
  /*7*/  PHOENIX_MTIP_EXT_UNITS_CONTROL_P0_LOOP_ENA_E,
  /*8*/  PHOENIX_MTIP_EXT_UNITS_CONTROL_P0_FF_TX_CRC_E,
  /*9*/  PHOENIX_MTIP_EXT_UNITS_CONTROL_P0_MASK_SW_RESET_OUT_E,
  /*10*/  PHOENIX_MTIP_EXT_UNITS_CONTROL_P0_LED_PORT_NUM_E,
  /*11*/  PHOENIX_MTIP_EXT_UNITS_CONTROL_P0_LED_PORT_EN_E,
  /*12*/  PHOENIX_MTIP_EXT_UNITS_CONTROL_P0_LOOP_RX_BLOCK_OUT_E,
  /*13*/  PHOENIX_MTIP_EXT_UNITS_CONTROL_P0_LOOP_TX_RDY_OUT_E,
  /*14*/  PHOENIX_MTIP_EXT_UNITS_CONTROL_P0_PORT_RES_SPEED_E,
  /*15*/  PHOENIX_MTIP_EXT_UNITS_CONTROL_P0_PORT_RES_SPEED_FROM_HW_E,
  /*16*/  PHOENIX_MTIP_EXT_UNITS_STATUS_P0_LINK_OK_E,
  /*17*/  PHOENIX_MTIP_EXT_UNITS_STATUS_P0_LINK_STATUS_E,
  /*18*/  PHOENIX_MTIP_EXT_UNITS_STATUS_P0_LPCS_LINK_STATUS_E,
  /*19*/  PHOENIX_MTIP_EXT_UNITS_STATUS_P0_LPCS_RX_SYNC_E,
  /*20*/  PHOENIX_MTIP_EXT_UNITS_STATUS_P0_LPCS_AN_DONE_E,
  /*21*/  PHOENIX_MTIP_EXT_UNITS_STATUS_P0_MAC_RES_SPEED_E,
  /*22*/  PHOENIX_MTIP_EXT_UNITS_STATUS_P0_XL_HI_BER_E,
  /*23*/  PHOENIX_MTIP_EXT_UNITS_STATUS_P0_RSFEC_ALIGNED_E,
  /*24*/  PHOENIX_MTIP_EXT_UNITS_STATUS_P0_RX_TRAFFIC_IND_E,
  /*25*/  PHOENIX_MTIP_EXT_UNITS_STATUS_P0_TX_TRAFFIC_IND_E,
  /*26*/  PHOENIX_MTIP_EXT_UNITS_STATUS_P0_MAC_TX_EMPTY_E,
  /*27*/  PHOENIX_MTIP_EXT_UNITS_STATUS_P0_MAC_TX_ISIDLE_E,
  /*28*/  PHOENIX_MTIP_EXT_UNITS_STATUS_P0_MAC_TX_TS_FRM_OUT_E,
  /*29*/  PHOENIX_MTIP_EXT_UNITS_STATUS_P0_PFC_MODE_E,
  /*30*/  PHOENIX_MTIP_EXT_UNITS_STATUS_P0_FF_TX_SEPTY_E,
  /*31*/  PHOENIX_MTIP_EXT_UNITS_STATUS_P0_FF_RX_EMPTY_E,
  /*32*/  PHOENIX_MTIP_EXT_UNITS_STATUS_P0_FF_RX_DSAV_E,
  /*33*/  PHOENIX_MTIP_EXT_UNITS_STATUS_P0_LINK_OK_CLEAN_E,
  /*34*/  PHOENIX_MTIP_EXT_UNITS_STATUS_P0_LINK_STATUS_CLEAN_E,
  /*35*/  PHOENIX_MTIP_EXT_UNITS_STATUS_P0_LPCS_LINK_STATUS_CLEAN_E,
  /*36*/  PHOENIX_MTIP_EXT_UNITS_MARKER_STATUS_P0_MARKER_INS_CNT_E,
  /*37*/  PHOENIX_MTIP_EXT_UNITS_MARKER_STATUS_P0_MARKER_INS_CNT_100_E,
  /*38*/  PHOENIX_MTIP_EXT_UNITS_INTERRUPT_CAUSE_PORT0_INTERRUPT_CAUSE_INT_SUM_E,
  /*39*/  PHOENIX_MTIP_EXT_UNITS_INTERRUPT_CAUSE_P0_LINK_OK_CHANGE_E,
  /*40*/  PHOENIX_MTIP_EXT_UNITS_INTERRUPT_CAUSE_P0_LINK_STATUS_CHANGE_E,
  /*41*/  PHOENIX_MTIP_EXT_UNITS_INTERRUPT_CAUSE_P0_LPCS_LINK_STATUS_CHANGE_E,
  /*42*/  PHOENIX_MTIP_EXT_UNITS_INTERRUPT_CAUSE_P0_MAC_LOC_FAULT_E,
  /*43*/  PHOENIX_MTIP_EXT_UNITS_INTERRUPT_CAUSE_P0_MAC_REM_FAULT_E,
  /*44*/  PHOENIX_MTIP_EXT_UNITS_INTERRUPT_CAUSE_P0_MAC_LI_FAULT_E,
  /*45*/  PHOENIX_MTIP_EXT_UNITS_INTERRUPT_CAUSE_P0_MAC_TX_UNDERFLOW_E,
  /*46*/  PHOENIX_MTIP_EXT_UNITS_INTERRUPT_CAUSE_P0_MAC_TX_OVR_ERR_E,
  /*47*/  PHOENIX_MTIP_EXT_UNITS_INTERRUPT_CAUSE_P0_RX_OVERRUN_E,
  /*48*/  PHOENIX_MTIP_EXT_UNITS_INTERRUPT_CAUSE_P0_HI_BER_E,
  /*49*/  PHOENIX_MTIP_EXT_UNITS_INTERRUPT_CAUSE_P0_FF_RX_RDY_E,
  /*50*/  PHOENIX_MTIP_EXT_UNITS_INTERRUPT_CAUSE_P0_TSU_RX_DFF_ERR_E,
  /*51*/  PHOENIX_MTIP_EXT_UNITS_INTERRUPT_CAUSE_P0_TSU_RX_AM_ERR_E,
  /*52*/  PHOENIX_MTIP_EXT_UNITS_INTERRUPT_CAUSE_P0_TSU_TX_SYNC_ERR_E,
  /*53*/  PHOENIX_MTIP_EXT_UNITS_INTERRUPT_CAUSE_P0_TSD_NON_ACCURATE_PTP_E,
  /*54*/  PHOENIX_MTIP_EXT_UNITS_INTERRUPT_MASK_P0_INTERRUPT_MASK_E,
  /*55*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_PMA_CONTROL_GC_SD_N2_E,
  /*56*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_FEC_CONTROL_GC_FEC_ENA_E,
  /*57*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_FEC_CONTROL_GC_FEC_ERR_ENA_E,
  /*58*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_FEC_CONTROL_GC_FEC91_ENA_IN_E,
  /*59*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_FEC_CONTROL_GC_KP_MODE_IN_E,
  /*60*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_CHANNEL_CONTROL_GC_MODE40_ENA_IN_E,
  /*61*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_CHANNEL_CONTROL_GC_PCS100_ENA_IN_E,
  /*62*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_CHANNEL_CONTROL_GC_FEC91_1LANE_IN0_E,
  /*63*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_CHANNEL_CONTROL_GC_FEC91_1LANE_IN2_E,
  /*64*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_CHANNEL_CONTROL_GC_RXLAUI_ENA_IN0_E,
  /*65*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_CHANNEL_CONTROL_GC_RXLAUI_ENA_IN2_E,
  /*66*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_CHANNEL_CONTROL_GC_MLG_ENA_IN_E,
  /*67*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_CHANNEL_CONTROL_GC_SCRAMBLER_BYPASS_100G_E,
  /*68*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_CHANNEL_CONTROL_GC_DESCR_BYPASS_100G_E,
  /*69*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_CHANNEL_CONTROL_BER_TIMER_SHORT_E,
  /*70*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_CHANNEL_CONTROL_MAC_ABU_WATCHDOG_ENA_E,
  /*71*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_CHANNEL_CONTROL_PCS_ABU_WATCHDOG_ENA_E,
  /*72*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_CHANNEL_CONTROL_CYC_TO_STRETCH_MAC2APP_E,
  /*73*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_CHANNEL_CONTROL_CYC_TO_STRETCH_MAC2REG_E,
  /*74*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_CHANNEL_CONTROL_CYC_TO_STRETCH_APP2REG_E,
  /*75*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_CLOCK_CONTROL_GC_FAST_1LANE_MODE_E,
  /*76*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_CLOCK_CONTROL_GC_PACER_10G_E,
  /*77*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_AMPS_LOCK_STATUS_AMPS_LOCK_E,
  /*78*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_FEC_STATUS_FEC_LOCKED_E,
  /*79*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_FEC_ERROR_STATUS_FEC_CERR_E,
  /*80*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_FEC_ERROR_STATUS_FEC_NCERR_E,
  /*81*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_BLOCK_LOCK_STATUS0_BLOCK_LOCK0_E,
  /*82*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_BLOCK_LOCK_STATUS0_BLOCK_LOCK1_E,
  /*83*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_BLOCK_LOCK_STATUS0_BLOCK_LOCK2_E,
  /*84*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_BLOCK_LOCK_STATUS0_BLOCK_LOCK3_E,
  /*85*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_BLOCK_LOCK_STATUS0_BLOCK_LOCK4_E,
  /*86*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_BLOCK_LOCK_STATUS0_BLOCK_LOCK5_E,
  /*87*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_BLOCK_LOCK_STATUS0_BLOCK_LOCK6_E,
  /*88*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_BLOCK_LOCK_STATUS0_BLOCK_LOCK7_E,
  /*89*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_BLOCK_LOCK_STATUS0_BLOCK_LOCK8_E,
  /*90*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_BLOCK_LOCK_STATUS0_BLOCK_LOCK9_E,
  /*91*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_BLOCK_LOCK_STATUS0_BLOCK_LOCK10_E,
  /*92*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_BLOCK_LOCK_STATUS0_BLOCK_LOCK11_E,
  /*93*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_BLOCK_LOCK_STATUS0_BLOCK_LOCK12_E,
  /*94*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_BLOCK_LOCK_STATUS0_BLOCK_LOCK13_E,
  /*95*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_BLOCK_LOCK_STATUS0_BLOCK_LOCK14_E,
  /*96*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_BLOCK_LOCK_STATUS0_BLOCK_LOCK15_E,
  /*97*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_BLOCK_LOCK_STATUS0_BLOCK_LOCK16_E,
  /*98*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_BLOCK_LOCK_STATUS0_BLOCK_LOCK17_E,
  /*99*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_BLOCK_LOCK_STATUS0_BLOCK_LOCK18_E,
  /*100*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_BLOCK_LOCK_STATUS0_BLOCK_LOCK19_E,
  /*101*/  PHOENIX_MTIP_EXT_UNITS_LAST_VIOLATION_LAST_VIOLATION_E,
  /*102*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_INTERRUPT_MASK_GLOBAL_INTERRUPT_MASK_E,
  /*103*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_INTERRUPT_CAUSE_GLOBAL_INTERRUPT_CAUSE_INT_SUM_E,
  /*104*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_INTERRUPT_CAUSE_ILLEGAL_ADDRESS_ACCESS_E,
  /*105*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_MAC_METAL_FIX_MAC_METAL_FIX_E,
  /*106*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_INTERRUPT_SUMMARY_CAUSE_GLOBAL_INTERRUPT_SUMMARY_INT_SUM_E,
  /*107*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_INTERRUPT_SUMMARY_CAUSE_P0_INT_SUM_E,
  /*108*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_INTERRUPT_SUMMARY_CAUSE_P1_INT_SUM_E,
  /*109*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_INTERRUPT_SUMMARY_CAUSE_P2_INT_SUM_E,
  /*110*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_INTERRUPT_SUMMARY_CAUSE_P3_INT_SUM_E,
  /*111*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_INTERRUPT_SUMMARY_CAUSE_GLOBAL_INT_SUM_E,
  /*112*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_INTERRUPT_SUMMARY_CAUSE_FEC_CE_INT_SUM_E,
  /*113*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_INTERRUPT_SUMMARY_CAUSE_FEC_NCE_INT_SUM_E,
  /*114*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_INTERRUPT_SUMMARY_MASK_GLOBAL_INTERRUPT_SUMMARY_MASK_E,
  /*115*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_RESET_CONTROL_GC_SD_RX_RESET__E,
  /*116*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_RESET_CONTROL_GC_SD_TX_RESET__E,
  /*117*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_RESET_CONTROL_GC_PORT_RESET__E,
  /*118*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_RESET_CONTROL_GC_XPCS_RESET__E,
  /*119*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_RESET_CONTROL_GC_F91_RESET__E,
  /*120*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_RESET_CONTROL_GC_SG_RESET__E,
  /*121*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_FEC_CE_INTERRUPT_MASK_FEC_CE_INTERRUPT_MASK_E,
  /*122*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_FEC_CE_INTERRUPT_CAUSE_FEC_CE_INTERRUPT_CAUSE_INT_SUM_E,
  /*123*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_FEC_CE_INTERRUPT_CAUSE_FEC_CE_0_E,
  /*124*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_FEC_CE_INTERRUPT_CAUSE_FEC_CE_1_E,
  /*125*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_FEC_CE_INTERRUPT_CAUSE_FEC_CE_2_E,
  /*126*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_FEC_CE_INTERRUPT_CAUSE_FEC_CE_3_E,
  /*127*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_FEC_CE_INTERRUPT_CAUSE_FEC_CE_4_E,
  /*128*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_FEC_CE_INTERRUPT_CAUSE_FEC_CE_5_E,
  /*129*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_FEC_CE_INTERRUPT_CAUSE_FEC_CE_6_E,
  /*130*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_FEC_CE_INTERRUPT_CAUSE_FEC_CE_7_E,
  /*131*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_FEC_NCE_INTERRUPT_MASK_FEC_NCE_INTERRUPT_MASK_E,
  /*132*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_FEC_NCE_INTERRUPT_CAUSE_FEC_NCE_INTERRUPT_CAUSE_INT_SUM_E,
  /*133*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_FEC_NCE_INTERRUPT_CAUSE_FEC_NCE_0_E,
  /*134*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_FEC_NCE_INTERRUPT_CAUSE_FEC_NCE_1_E,
  /*135*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_FEC_NCE_INTERRUPT_CAUSE_FEC_NCE_2_E,
  /*136*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_FEC_NCE_INTERRUPT_CAUSE_FEC_NCE_3_E,
  /*137*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_FEC_NCE_INTERRUPT_CAUSE_FEC_NCE_4_E,
  /*138*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_FEC_NCE_INTERRUPT_CAUSE_FEC_NCE_5_E,
  /*139*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_FEC_NCE_INTERRUPT_CAUSE_FEC_NCE_6_E,
  /*140*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_FEC_NCE_INTERRUPT_CAUSE_FEC_NCE_7_E,
  /*141*/  PHOENIX_MTIP_EXT_UNITS_PORT_0_PAUSE_AND_ERR_STAT_P0_PAUSE_ON_E,
  /*142*/  PHOENIX_MTIP_EXT_UNITS_PORT_0_PAUSE_AND_ERR_STAT_P0_FF_RX_ERR_STAT_E,
  /*143*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_CLOCK_ENABLE_MAC_CLK_EN_E,
  /*144*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_CLOCK_ENABLE_MAC_CMN_CLK_EN_E,
  /*145*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_CLOCK_ENABLE_FEC91_CLK_EN_E,
  /*146*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_CLOCK_ENABLE_XPCS_CLK_EN_E,
  /*147*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_CLOCK_ENABLE_PCS000_CLK_EN_E,
  /*148*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_CLOCK_ENABLE_SGREF_CLK_EN_E,
  /*149*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_CLOCK_ENABLE_MAC_MAC_CMN_CLK_EN_E,
  /*150*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_CLOCK_ENABLE_MAC_APP_CMN_CLK_EN_E,
  /*151*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_RESET_CONTROL2_GC_MAC_MAC_CMN_RESET__E,
  /*152*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_RESET_CONTROL2_GC_MAC_APP_CMN_RESET__E,
  /*153*/  PHOENIX_MTIP_EXT_UNITS_PEER_DELAY_P0_PEER_DELAY_E,
  /*154*/  PHOENIX_MTIP_EXT_UNITS_PEER_DELAY_P0_PEER_DELAY_VALID_E,
  /*155*/  PHOENIX_MTIP_EXT_UNITS_XOFF_STATUS_P0_XOFF_STATUS_E,
  /*156*/  PHOENIX_MTIP_EXT_UNITS_PAUSE_OVERRIDE_P0_PAUSE_OVERRIDE_CTRL_E,
  /*157*/  PHOENIX_MTIP_EXT_UNITS_PAUSE_OVERRIDE_P0_PAUSE_OVERRIDE_VAL_E,
  /*158*/  PHOENIX_MTIP_EXT_UNITS_XOFF_OVERRIDE_P0_XOFF_OVERRIDE_CTRL_E,
  /*159*/  PHOENIX_MTIP_EXT_UNITS_XOFF_OVERRIDE_P0_XOFF_OVERRIDE_VAL_E,
  /*160*/  PHOENIX_MTIP_EXT_UNITS_GLOBAL_PCS_METAL_FIX_PCS_METAL_FIX_E,
  /*161*/  PHOENIX_MTIP_EXT_UNITS_CONTROL1_P0_FORCE_LINK_STATUS_EN_E,
  /*162*/  PHOENIX_MTIP_EXT_UNITS_CONTROL1_P0_FORCE_LINK_STATUS_DIS_E,
  /*163*/  PHOENIX_MTIP_EXT_UNITS_CONTROL1_P0_FORCE_LPCS_LINK_STATUS_EN_E,
  /*164*/  PHOENIX_MTIP_EXT_UNITS_CONTROL1_P0_FORCE_LPCS_LINK_STATUS_DIS_E,
  /*165*/  PHOENIX_MTIP_EXT_UNITS_CONTROL1_P0_FORCE_XL_LINK_STATUS_EN_E,
  /*166*/  PHOENIX_MTIP_EXT_UNITS_CONTROL1_P0_FORCE_XL_LINK_STATUS_DIS_E,
  /*167*/  PHOENIX_MTIP_EXT_UNITS_CONTROL1_P0_FORCE_LINK_OK_EN_E,
  /*168*/  PHOENIX_MTIP_EXT_UNITS_CONTROL1_P0_FORCE_LINK_OK_DIS_E,
  /*169*/  PHOENIX_MTIP_EXT_UNITS_CONTROL1_P0_FORCE_TS_IF_CF_EN_E,
  /*170*/  PHOENIX_MTIP_EXT_UNITS_CONTROL1_P0_FORCE_TS_IF_CF_DIS_E,
  /*171*/  PHOENIX_MTIP_EXT_UNITS_CONTROL1_P0_FORCE_TS_IF_TSTF_EN_E,
  /*172*/  PHOENIX_MTIP_EXT_UNITS_CONTROL1_P0_FORCE_TS_IF_TSTF_DIS_E,
  /*173*/  PHOENIX_MTIP_EXT_UNITS_TSU_MODULO_RX_P0_TSU_MODULO_RX_E,
  /*174*/  PHOENIX_MTIP_EXT_UNITS_TSU_CONTROL_0_P0_TSU_RX_MODE_E,
  /*175*/  PHOENIX_MTIP_EXT_UNITS_TSU_CONTROL_0_P0_TSU_TX_MODE_E,
  /*176*/  PHOENIX_MTIP_EXT_UNITS_TSU_CONTROL_0_P0_TSU_DESKEW_E,
  /*177*/  PHOENIX_MTIP_EXT_UNITS_TSU_CONTROL_0_P0_TSU_MII_MK_DLY_E,
  /*178*/  PHOENIX_MTIP_EXT_UNITS_TSU_CONTROL_0_P0_TSU_MII_CW_DLY_E,
  /*179*/  PHOENIX_MTIP_EXT_UNITS_TSU_CONTROL_0_P0_TSU_MII_TX_MK_CYC_DLY_E,
  /*180*/  PHOENIX_MTIP_EXT_UNITS_TSU_CONTROL_0_P0_TSU_MII_TX_CW_CYC_DLY_E,
  /*181*/  PHOENIX_MTIP_EXT_UNITS_PORT_0_TSU_CONTROL_2_P0_C_RX_MODE_OW_E,
  /*182*/  PHOENIX_MTIP_EXT_UNITS_PORT_0_TSU_CONTROL_2_P0_C_TX_MODE_OW_E,
  /*183*/  PHOENIX_MTIP_EXT_UNITS_PORT_0_TSU_CONTROL_2_P0_C_BLKS_PER_CLK_OW_E,
  /*184*/  PHOENIX_MTIP_EXT_UNITS_PORT_0_TSU_CONTROL_2_P0_C_MII_CW_DLY_OW_E,
  /*185*/  PHOENIX_MTIP_EXT_UNITS_PORT_0_TSU_CONTROL_2_P0_C_MII_MK_DLY_OW_E,
  /*186*/  PHOENIX_MTIP_EXT_UNITS_PORT_0_TSU_CONTROL_2_P0_C_DESKEW_OW_E,
  /*187*/  PHOENIX_MTIP_EXT_UNITS_PORT_0_TSU_CONTROL_2_P0_C_MODULO_RX_OW_E,
  /*188*/  PHOENIX_MTIP_EXT_UNITS_PORT_0_TSU_CONTROL_2_P0_C_MODULO_TX_OW_E,
  /*189*/  PHOENIX_MTIP_EXT_UNITS_PORT_0_TSU_CONTROL_2_P0_C_BLOCKTIME_INT_OW_E,
  /*190*/  PHOENIX_MTIP_EXT_UNITS_PORT_0_TSU_CONTROL_2_P0_C_BLOCKTIME_DEC_OW_E,
  /*191*/  PHOENIX_MTIP_EXT_UNITS_PORT_0_TSU_CONTROL_2_P0_C_MARKERTIME_INT_OW_E,
  /*192*/  PHOENIX_MTIP_EXT_UNITS_PORT_0_TSU_CONTROL_2_P0_C_MARKERTIME_DEC_OW_E,
  /*193*/  PHOENIX_MTIP_EXT_UNITS_PORT_0_TSU_CONTROL_2_P0_C_MII_TX_MK_CYC_DLY_OW_E,
  /*194*/  PHOENIX_MTIP_EXT_UNITS_PORT_0_TSU_CONTROL_2_P0_C_MII_TX_CW_CYC_DLY_OW_E,
  /*195*/  PHOENIX_MTIP_EXT_UNITS_PORT_0_TSU_CONTROL_2_P0_C_TSU_TX_SD_PERIOD_OW_E,
  /*196*/  PHOENIX_MTIP_EXT_UNITS_TSU_STATUS_P0_TSU_RX_READY_E,
  /*197*/  PHOENIX_MTIP_EXT_UNITS_TSU_STATUS_P0_TSU_TX_READY_E,
  /*198*/  PHOENIX_MTIP_EXT_UNITS_TIME_STAMP_DISPATCHER_CONTROL_1_P0_AMD_CNT_LOW_E,
  /*199*/  PHOENIX_MTIP_EXT_UNITS_TIME_STAMP_DISPATCHER_CONTROL_1_P0_AMD_CNT_HIGH_E,
  /*200*/  PHOENIX_MTIP_EXT_UNITS_TSU_MODULO_TX_P0_TSU_MODULO_TX_E,
  /*201*/  PHOENIX_MTIP_EXT_UNITS_PORT_0_TSU_CONTROL_3_P0_C_TSU_TX_SD_PERIOD_S_E,
  /*202*/  PHOENIX_MTIP_EXT_UNITS_STATUS_2_P0_SD_BIT_SLIP_E,
  /*203*/  PHOENIX_MTIP_EXT_UNITS_TIME_STAMP_DISPATCHER_CONTROL_0_P0_FSU_ENABLE_E,
  /*204*/  PHOENIX_MTIP_EXT_UNITS_TIME_STAMP_DISPATCHER_CONTROL_0_P0_AMD_ENABLE_E,
  /*205*/  PHOENIX_MTIP_EXT_UNITS_TIME_STAMP_DISPATCHER_CONTROL_0_P0_FSU_OFFSET_E,
  /*206*/  PHOENIX_MTIP_EXT_UNITS_TIME_STAMP_DISPATCHER_CONTROL_0_P0_FSU_RND_DELTA_E,
  /*207*/  PHOENIX_MTIP_EXT_UNITS_TIME_STAMP_DISPATCHER_CONTROL_0_P0_AMD_CNT_TYPE_SEL_E,
  /*208*/  PHOENIX_MTIP_EXT_UNITS_TIME_STAMP_DISPATCHER_CONTROL_0_P0_MINIMAL_TX_STOP_TOGGLE_E,
  /*209*/  PHOENIX_MTIP_EXT_UNITS_TSU_CONTROL_1_P0_TSU_BLOCKTIME_E,
  /*210*/  PHOENIX_MTIP_EXT_UNITS_TSU_CONTROL_1_P0_TSU_BLOCKTIME_DEC_E,
  /*211*/  PHOENIX_MTIP_EXT_UNITS_TSU_CONTROL_1_P0_TSU_MARKERTIME_E,
  /*212*/  PHOENIX_MTIP_EXT_UNITS_TSU_CONTROL_1_P0_TSU_MARKERTIME_DEC_E,
  /*213*/  PHOENIX_MTIP_EXT_UNITS_TSU_CONTROL_1_P0_TSU_BLKS_PER_CLK_E,
  /*214*/  PHOENIX_MTIP_EXT_UNITS_TIME_STAMP_DISPATCHER_CONTROL_2_P0_MINIMAL_EMPTY_FOR_STOP_TX_E,
    PHOENIX_MTIP_EXT_UNITS_REGISTER_LAST_E /* should be last */
} MV_HWS_PHOENIX_MTIP_EXT_UNIT_FIELDS_E;


#ifdef __cplusplus
}
#endif

#endif /* __mvHwsAc5pMtiExtRegDb_H */

