

================================================================
== Vitis HLS Report for 'operator_1_Pipeline_VITIS_LOOP_791_1'
================================================================
* Date:           Tue Feb  8 11:01:59 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.130 us|  0.130 us|   13|   13|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_791_1  |       11|       11|        11|          1|          1|     2|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.97>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_5 = alloca i32 1"   --->   Operation 14 'alloca' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%b_norm_2 = alloca i32 1"   --->   Operation 15 'alloca' 'b_norm_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%b_norm_2_5 = alloca i32 1"   --->   Operation 16 'alloca' 'b_norm_2_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%b_norm_2_6 = alloca i32 1"   --->   Operation 17 'alloca' 'b_norm_2_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%b_norm_2_03 = alloca i32 1"   --->   Operation 18 'alloca' 'b_norm_2_03' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_10 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read"   --->   Operation 19 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read52 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read5"   --->   Operation 20 'read' 'p_read52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read41 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read4"   --->   Operation 21 'read' 'p_read41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 1, i2 %i_5"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN3BanC2EiPKfb.21.exit"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i = load i2 %i_5" [../src/ban.cpp:791]   --->   Operation 24 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.44ns)   --->   "%icmp_ln791 = icmp_eq  i2 %i, i2 3" [../src/ban.cpp:791]   --->   Operation 26 'icmp' 'icmp_ln791' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln791 = br i1 %icmp_ln791, void %.split17_ifconv, void %.preheader1.preheader.exitStub" [../src/ban.cpp:791]   --->   Operation 28 'br' 'br_ln791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.44ns)   --->   "%icmp_ln792 = icmp_eq  i2 %i, i2 1" [../src/ban.cpp:792]   --->   Operation 29 'icmp' 'icmp_ln792' <Predicate = (!icmp_ln791)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node xor_ln792)   --->   "%select_ln792 = select i1 %icmp_ln792, i32 %p_read41, i32 %p_read52" [../src/ban.cpp:792]   --->   Operation 30 'select' 'select_ln792' <Predicate = (!icmp_ln791)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node xor_ln792)   --->   "%bitcast_ln792 = bitcast i32 %select_ln792" [../src/ban.cpp:792]   --->   Operation 31 'bitcast' 'bitcast_ln792' <Predicate = (!icmp_ln791)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.44ns) (out node of the LUT)   --->   "%xor_ln792 = xor i32 %bitcast_ln792, i32 2147483648" [../src/ban.cpp:792]   --->   Operation 32 'xor' 'xor_ln792' <Predicate = (!icmp_ln791)> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.54ns)   --->   "%add_ln791 = add i2 %i, i2 1" [../src/ban.cpp:791]   --->   Operation 33 'add' 'add_ln791' <Predicate = (!icmp_ln791)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln791 = store i2 %add_ln791, i2 %i_5" [../src/ban.cpp:791]   --->   Operation 34 'store' 'store_ln791' <Predicate = (!icmp_ln791)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.05>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%bitcast_ln792_1 = bitcast i32 %xor_ln792" [../src/ban.cpp:792]   --->   Operation 35 'bitcast' 'bitcast_ln792_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [9/9] (7.05ns)   --->   "%b_norm_1 = fdiv i32 %bitcast_ln792_1, i32 %p_read_10" [../src/ban.cpp:792]   --->   Operation 36 'fdiv' 'b_norm_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.05>
ST_3 : Operation 37 [8/9] (7.05ns)   --->   "%b_norm_1 = fdiv i32 %bitcast_ln792_1, i32 %p_read_10" [../src/ban.cpp:792]   --->   Operation 37 'fdiv' 'b_norm_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.05>
ST_4 : Operation 38 [7/9] (7.05ns)   --->   "%b_norm_1 = fdiv i32 %bitcast_ln792_1, i32 %p_read_10" [../src/ban.cpp:792]   --->   Operation 38 'fdiv' 'b_norm_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.05>
ST_5 : Operation 39 [6/9] (7.05ns)   --->   "%b_norm_1 = fdiv i32 %bitcast_ln792_1, i32 %p_read_10" [../src/ban.cpp:792]   --->   Operation 39 'fdiv' 'b_norm_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.05>
ST_6 : Operation 40 [5/9] (7.05ns)   --->   "%b_norm_1 = fdiv i32 %bitcast_ln792_1, i32 %p_read_10" [../src/ban.cpp:792]   --->   Operation 40 'fdiv' 'b_norm_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.05>
ST_7 : Operation 41 [4/9] (7.05ns)   --->   "%b_norm_1 = fdiv i32 %bitcast_ln792_1, i32 %p_read_10" [../src/ban.cpp:792]   --->   Operation 41 'fdiv' 'b_norm_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.05>
ST_8 : Operation 42 [3/9] (7.05ns)   --->   "%b_norm_1 = fdiv i32 %bitcast_ln792_1, i32 %p_read_10" [../src/ban.cpp:792]   --->   Operation 42 'fdiv' 'b_norm_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.05>
ST_9 : Operation 43 [2/9] (7.05ns)   --->   "%b_norm_1 = fdiv i32 %bitcast_ln792_1, i32 %p_read_10" [../src/ban.cpp:792]   --->   Operation 43 'fdiv' 'b_norm_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.05>
ST_10 : Operation 44 [1/9] (7.05ns)   --->   "%b_norm_1 = fdiv i32 %bitcast_ln792_1, i32 %p_read_10" [../src/ban.cpp:792]   --->   Operation 44 'fdiv' 'b_norm_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%b_norm_2_load = load i32 %b_norm_2"   --->   Operation 59 'load' 'b_norm_2_load' <Predicate = (icmp_ln791)> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%b_norm_2_5_load = load i32 %b_norm_2_5"   --->   Operation 60 'load' 'b_norm_2_5_load' <Predicate = (icmp_ln791)> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%b_norm_2_6_load = load i32 %b_norm_2_6"   --->   Operation 61 'load' 'b_norm_2_6_load' <Predicate = (icmp_ln791)> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%b_norm_2_03_load = load i32 %b_norm_2_03"   --->   Operation 62 'load' 'b_norm_2_03_load' <Predicate = (icmp_ln791)> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %b_norm_2_03_out, i32 %b_norm_2_03_load"   --->   Operation 63 'write' 'write_ln0' <Predicate = (icmp_ln791)> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %b_norm_1_02_out, i32 %b_norm_2_6_load"   --->   Operation 64 'write' 'write_ln0' <Predicate = (icmp_ln791)> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %b_norm_load_1_out, i32 %b_norm_2_5_load"   --->   Operation 65 'write' 'write_ln0' <Predicate = (icmp_ln791)> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %b_norm_load_out, i32 %b_norm_2_load"   --->   Operation 66 'write' 'write_ln0' <Predicate = (icmp_ln791)> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 67 'ret' 'ret_ln0' <Predicate = (icmp_ln791)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 0.44>
ST_11 : Operation 45 [1/1] (0.00ns)   --->   "%b_norm_2_load_1 = load i32 %b_norm_2" [../src/ban.cpp:792]   --->   Operation 45 'load' 'b_norm_2_load_1' <Predicate = (!icmp_ln792)> <Delay = 0.00>
ST_11 : Operation 46 [1/1] (0.00ns)   --->   "%b_norm_2_5_load_1 = load i32 %b_norm_2_5" [../src/ban.cpp:792]   --->   Operation 46 'load' 'b_norm_2_5_load_1' <Predicate = (icmp_ln792)> <Delay = 0.00>
ST_11 : Operation 47 [1/1] (0.00ns)   --->   "%b_norm_2_6_load_1 = load i32 %b_norm_2_6" [../src/ban.cpp:792]   --->   Operation 47 'load' 'b_norm_2_6_load_1' <Predicate = (!icmp_ln792)> <Delay = 0.00>
ST_11 : Operation 48 [1/1] (0.00ns)   --->   "%b_norm_2_03_load_1 = load i32 %b_norm_2_03" [../src/ban.cpp:792]   --->   Operation 48 'load' 'b_norm_2_03_load_1' <Predicate = (icmp_ln792)> <Delay = 0.00>
ST_11 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln791 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [../src/ban.cpp:791]   --->   Operation 49 'specloopname' 'specloopname_ln791' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 50 [1/1] (0.44ns)   --->   "%b_norm_2_8 = select i1 %icmp_ln792, i32 %b_norm_2_03_load_1, i32 %b_norm_1" [../src/ban.cpp:792]   --->   Operation 50 'select' 'b_norm_2_8' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 51 [1/1] (0.44ns)   --->   "%b_norm_2_9 = select i1 %icmp_ln792, i32 %b_norm_1, i32 %b_norm_2_6_load_1" [../src/ban.cpp:792]   --->   Operation 51 'select' 'b_norm_2_9' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 52 [1/1] (0.44ns)   --->   "%b_norm_2_10 = select i1 %icmp_ln792, i32 %b_norm_2_5_load_1, i32 %b_norm_1" [../src/ban.cpp:792]   --->   Operation 52 'select' 'b_norm_2_10' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 53 [1/1] (0.44ns)   --->   "%b_norm_2_11 = select i1 %icmp_ln792, i32 %b_norm_1, i32 %b_norm_2_load_1" [../src/ban.cpp:792]   --->   Operation 53 'select' 'b_norm_2_11' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 54 [1/1] (0.00ns)   --->   "%store_ln792 = store i32 %b_norm_2_8, i32 %b_norm_2_03" [../src/ban.cpp:792]   --->   Operation 54 'store' 'store_ln792' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "%store_ln792 = store i32 %b_norm_2_9, i32 %b_norm_2_6" [../src/ban.cpp:792]   --->   Operation 55 'store' 'store_ln792' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%store_ln792 = store i32 %b_norm_2_10, i32 %b_norm_2_5" [../src/ban.cpp:792]   --->   Operation 56 'store' 'store_ln792' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "%store_ln792 = store i32 %b_norm_2_11, i32 %b_norm_2" [../src/ban.cpp:792]   --->   Operation 57 'store' 'store_ln792' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN3BanC2EiPKfb.21.exit"   --->   Operation 58 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.975ns
The critical path consists of the following:
	'alloca' operation ('i') [8]  (0 ns)
	'load' operation ('i', ../src/ban.cpp:791) on local variable 'i' [19]  (0 ns)
	'add' operation ('add_ln791', ../src/ban.cpp:791) [40]  (0.548 ns)
	'store' operation ('store_ln791', ../src/ban.cpp:791) of variable 'add_ln791', ../src/ban.cpp:791 on local variable 'i' [45]  (0.427 ns)

 <State 2>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('b_norm[1]', ../src/ban.cpp:792) [35]  (7.06 ns)

 <State 3>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('b_norm[1]', ../src/ban.cpp:792) [35]  (7.06 ns)

 <State 4>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('b_norm[1]', ../src/ban.cpp:792) [35]  (7.06 ns)

 <State 5>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('b_norm[1]', ../src/ban.cpp:792) [35]  (7.06 ns)

 <State 6>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('b_norm[1]', ../src/ban.cpp:792) [35]  (7.06 ns)

 <State 7>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('b_norm[1]', ../src/ban.cpp:792) [35]  (7.06 ns)

 <State 8>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('b_norm[1]', ../src/ban.cpp:792) [35]  (7.06 ns)

 <State 9>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('b_norm[1]', ../src/ban.cpp:792) [35]  (7.06 ns)

 <State 10>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('b_norm[1]', ../src/ban.cpp:792) [35]  (7.06 ns)

 <State 11>: 0.449ns
The critical path consists of the following:
	'load' operation ('b_norm_2_03_load_1', ../src/ban.cpp:792) on local variable 'b_norm[2]' [28]  (0 ns)
	'select' operation ('b_norm[2]', ../src/ban.cpp:792) [36]  (0.449 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
