{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1403516839112 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1403516839112 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 23 10:47:18 2014 " "Processing started: Mon Jun 23 10:47:18 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1403516839112 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1403516839112 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SubSimulation -c AdderControl " "Command: quartus_map --read_settings_files=on --write_settings_files=off SubSimulation -c AdderControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1403516839112 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1403516839530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subsimulation.v 1 1 " "Found 1 design units, including 1 entities, in source file subsimulation.v" { { "Info" "ISGN_ENTITY_NAME" "1 SubSimulation " "Found entity 1: SubSimulation" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403516839591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1403516839591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "online_adder_r4.v 1 1 " "Found 1 design units, including 1 entities, in source file online_adder_r4.v" { { "Info" "ISGN_ENTITY_NAME" "1 online_adder_r4 " "Found entity 1: online_adder_r4" {  } { { "online_adder_r4.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/online_adder_r4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403516839594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1403516839594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file button_debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_debouncer " "Found entity 1: button_debouncer" {  } { { "button_debouncer.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/button_debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403516839598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1403516839598 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 SEG7_LUT.v(29) " "Verilog HDL Expression warning at SEG7_LUT.v(29): truncated literal to match 6 bits" {  } { { "SEG7_LUT.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SEG7_LUT.v" 29 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1403516839603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "SEG7_LUT.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403516839603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1403516839603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tester_r4.v 1 1 " "Found 1 design units, including 1 entities, in source file tester_r4.v" { { "Info" "ISGN_ENTITY_NAME" "1 tester_r4 " "Found entity 1: tester_r4" {  } { { "tester_r4.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/tester_r4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403516839608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1403516839608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "online_sub_r4.v 1 1 " "Found 1 design units, including 1 entities, in source file online_sub_r4.v" { { "Info" "ISGN_ENTITY_NAME" "1 online_sub_r4 " "Found entity 1: online_sub_r4" {  } { { "online_sub_r4.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/online_sub_r4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403516839613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1403516839613 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SubSimulation " "Elaborating entity \"SubSimulation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1403516839652 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Test # 0 SubSimulation.v(84) " "Verilog HDL Display System Task info at SubSimulation.v(84): Test # 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 84 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839654 "|SubSimulation"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "SubSimulation.v(85) " "Verilog HDL warning at SubSimulation.v(85): ignoring unsupported system task" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 85 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1403516839654 "|SubSimulation"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "SubSimulation.v(134) " "Verilog HDL warning at SubSimulation.v(134): ignoring unsupported system task" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 134 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1403516839655 "|SubSimulation"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "SubSimulation.v(86) " "Verilog HDL warning at SubSimulation.v(86): ignoring unsupported system task" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 86 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1403516839655 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" " SubSimulation.v(87) " "Verilog HDL Display System Task info at SubSimulation.v(87): " {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 87 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839656 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839657 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839657 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839657 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839658 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839658 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839658 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839659 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839659 "|SubSimulation"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "SubSimulation.v(113) " "Verilog HDL warning at SubSimulation.v(113): ignoring unsupported system task" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 113 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1403516839659 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" " SubSimulation.v(114) " "Verilog HDL Display System Task info at SubSimulation.v(114): " {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 114 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839660 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Correct\\n SubSimulation.v(115) " "Verilog HDL Display System Task info at SubSimulation.v(115): Correct\\n" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 115 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839660 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Error\\n SubSimulation.v(116) " "Verilog HDL Display System Task info at SubSimulation.v(116): Error\\n" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 116 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839660 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Test # 1 SubSimulation.v(84) " "Verilog HDL Display System Task info at SubSimulation.v(84): Test # 1" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 84 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839660 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" " SubSimulation.v(87) " "Verilog HDL Display System Task info at SubSimulation.v(87): " {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 87 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839662 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839662 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839662 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839663 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839663 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839664 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839664 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839664 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839664 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" " SubSimulation.v(114) " "Verilog HDL Display System Task info at SubSimulation.v(114): " {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 114 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839665 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Correct\\n SubSimulation.v(115) " "Verilog HDL Display System Task info at SubSimulation.v(115): Correct\\n" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 115 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839665 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Error\\n SubSimulation.v(116) " "Verilog HDL Display System Task info at SubSimulation.v(116): Error\\n" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 116 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839665 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Test # 2 SubSimulation.v(84) " "Verilog HDL Display System Task info at SubSimulation.v(84): Test # 2" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 84 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839666 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" " SubSimulation.v(87) " "Verilog HDL Display System Task info at SubSimulation.v(87): " {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 87 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839667 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839667 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839668 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839668 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839668 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839669 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839669 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839669 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839670 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" " SubSimulation.v(114) " "Verilog HDL Display System Task info at SubSimulation.v(114): " {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 114 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839671 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Correct\\n SubSimulation.v(115) " "Verilog HDL Display System Task info at SubSimulation.v(115): Correct\\n" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 115 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839671 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Error\\n SubSimulation.v(116) " "Verilog HDL Display System Task info at SubSimulation.v(116): Error\\n" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 116 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839671 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Test # 3 SubSimulation.v(84) " "Verilog HDL Display System Task info at SubSimulation.v(84): Test # 3" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 84 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839671 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" " SubSimulation.v(87) " "Verilog HDL Display System Task info at SubSimulation.v(87): " {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 87 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839672 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839673 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839673 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839673 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839674 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839674 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839674 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839675 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839675 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" " SubSimulation.v(114) " "Verilog HDL Display System Task info at SubSimulation.v(114): " {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 114 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839676 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Correct\\n SubSimulation.v(115) " "Verilog HDL Display System Task info at SubSimulation.v(115): Correct\\n" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 115 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839676 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Error\\n SubSimulation.v(116) " "Verilog HDL Display System Task info at SubSimulation.v(116): Error\\n" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 116 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839676 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Test # 4 SubSimulation.v(84) " "Verilog HDL Display System Task info at SubSimulation.v(84): Test # 4" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 84 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839676 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" " SubSimulation.v(87) " "Verilog HDL Display System Task info at SubSimulation.v(87): " {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 87 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839678 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839678 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839678 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839679 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839679 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839679 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839680 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839680 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839680 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" " SubSimulation.v(114) " "Verilog HDL Display System Task info at SubSimulation.v(114): " {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 114 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839681 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Correct\\n SubSimulation.v(115) " "Verilog HDL Display System Task info at SubSimulation.v(115): Correct\\n" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 115 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839681 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Error\\n SubSimulation.v(116) " "Verilog HDL Display System Task info at SubSimulation.v(116): Error\\n" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 116 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839681 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Test # 5 SubSimulation.v(84) " "Verilog HDL Display System Task info at SubSimulation.v(84): Test # 5" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 84 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839681 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" " SubSimulation.v(87) " "Verilog HDL Display System Task info at SubSimulation.v(87): " {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 87 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839683 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839683 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839684 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839684 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839685 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839685 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839685 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839685 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839686 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" " SubSimulation.v(114) " "Verilog HDL Display System Task info at SubSimulation.v(114): " {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 114 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839687 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Correct\\n SubSimulation.v(115) " "Verilog HDL Display System Task info at SubSimulation.v(115): Correct\\n" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 115 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839687 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Error\\n SubSimulation.v(116) " "Verilog HDL Display System Task info at SubSimulation.v(116): Error\\n" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 116 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839687 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Test # 6 SubSimulation.v(84) " "Verilog HDL Display System Task info at SubSimulation.v(84): Test # 6" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 84 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839687 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" " SubSimulation.v(87) " "Verilog HDL Display System Task info at SubSimulation.v(87): " {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 87 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839688 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839689 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839689 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839690 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839690 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839690 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839691 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839691 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839691 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" " SubSimulation.v(114) " "Verilog HDL Display System Task info at SubSimulation.v(114): " {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 114 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839692 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Correct\\n SubSimulation.v(115) " "Verilog HDL Display System Task info at SubSimulation.v(115): Correct\\n" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 115 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839692 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Error\\n SubSimulation.v(116) " "Verilog HDL Display System Task info at SubSimulation.v(116): Error\\n" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 116 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839692 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Test # 7 SubSimulation.v(84) " "Verilog HDL Display System Task info at SubSimulation.v(84): Test # 7" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 84 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839692 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" " SubSimulation.v(87) " "Verilog HDL Display System Task info at SubSimulation.v(87): " {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 87 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839694 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839694 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839695 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839695 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839695 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839696 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839696 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839696 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839697 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" " SubSimulation.v(114) " "Verilog HDL Display System Task info at SubSimulation.v(114): " {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 114 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839697 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Correct\\n SubSimulation.v(115) " "Verilog HDL Display System Task info at SubSimulation.v(115): Correct\\n" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 115 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839698 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Error\\n SubSimulation.v(116) " "Verilog HDL Display System Task info at SubSimulation.v(116): Error\\n" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 116 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839698 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Test # 8 SubSimulation.v(84) " "Verilog HDL Display System Task info at SubSimulation.v(84): Test # 8" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 84 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839698 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" " SubSimulation.v(87) " "Verilog HDL Display System Task info at SubSimulation.v(87): " {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 87 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839699 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839700 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839700 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839700 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839701 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839701 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839701 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839702 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "xi = 0, yi = 0, zi = 0 SubSimulation.v(109) " "Verilog HDL Display System Task info at SubSimulation.v(109): xi = 0, yi = 0, zi = 0" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839702 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" " SubSimulation.v(114) " "Verilog HDL Display System Task info at SubSimulation.v(114): " {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 114 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839703 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Correct\\n SubSimulation.v(115) " "Verilog HDL Display System Task info at SubSimulation.v(115): Correct\\n" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 115 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839703 "|SubSimulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Error\\n SubSimulation.v(116) " "Verilog HDL Display System Task info at SubSimulation.v(116): Error\\n" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 116 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1403516839703 "|SubSimulation"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "SubSimulation.v(123) " "Verilog HDL warning at SubSimulation.v(123): ignoring unsupported system task" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 123 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1403516839703 "|SubSimulation"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "result SubSimulation.v(64) " "Verilog HDL warning at SubSimulation.v(64): initial value for variable result should be constant" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 64 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1403516839703 "|SubSimulation"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "online_sub_r4 online_sub_r4:uut " "Elaborating entity \"online_sub_r4\" for hierarchy \"online_sub_r4:uut\"" {  } { { "SubSimulation.v" "uut" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1403516839716 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 online_sub_r4.v(38) " "Verilog HDL assignment warning at online_sub_r4.v(38): truncated value with size 4 to match size of target (3)" {  } { { "online_sub_r4.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/online_sub_r4.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1403516839717 "|SubSimulation|online_sub_r4:uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 online_sub_r4.v(39) " "Verilog HDL assignment warning at online_sub_r4.v(39): truncated value with size 32 to match size of target (4)" {  } { { "online_sub_r4.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/online_sub_r4.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1403516839717 "|SubSimulation|online_sub_r4:uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 online_sub_r4.v(42) " "Verilog HDL assignment warning at online_sub_r4.v(42): truncated value with size 4 to match size of target (3)" {  } { { "online_sub_r4.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/online_sub_r4.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1403516839717 "|SubSimulation|online_sub_r4:uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 online_sub_r4.v(43) " "Verilog HDL assignment warning at online_sub_r4.v(43): truncated value with size 32 to match size of target (4)" {  } { { "online_sub_r4.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/online_sub_r4.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1403516839717 "|SubSimulation|online_sub_r4:uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 online_sub_r4.v(46) " "Verilog HDL assignment warning at online_sub_r4.v(46): truncated value with size 4 to match size of target (3)" {  } { { "online_sub_r4.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/online_sub_r4.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1403516839717 "|SubSimulation|online_sub_r4:uut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tester_r4 tester_r4:subTest " "Elaborating entity \"tester_r4\" for hierarchy \"tester_r4:subTest\"" {  } { { "SubSimulation.v" "subTest" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1403516839718 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1403516840366 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1403516840366 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "SubSimulation.v" "" { Text "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/SubSimulation.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1403516840400 "|SubSimulation|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1403516840400 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1403516840400 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1403516840400 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1403516840400 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "479 " "Peak virtual memory: 479 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1403516840439 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 23 10:47:20 2014 " "Processing ended: Mon Jun 23 10:47:20 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1403516840439 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1403516840439 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1403516840439 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1403516840439 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1403516842670 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1403516842671 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 23 10:47:22 2014 " "Processing started: Mon Jun 23 10:47:22 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1403516842671 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1403516842671 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SubSimulation -c AdderControl " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SubSimulation -c AdderControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1403516842671 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1403516842787 ""}
{ "Info" "0" "" "Project  = SubSimulation" {  } {  } 0 0 "Project  = SubSimulation" 0 0 "Fitter" 0 0 1403516842788 ""}
{ "Info" "0" "" "Revision = AdderControl" {  } {  } 0 0 "Revision = AdderControl" 0 0 "Fitter" 0 0 1403516842788 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1403516842892 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "AdderControl EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"AdderControl\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1403516842909 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1403516842980 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1403516842981 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1403516842981 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1403516843066 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1403516843080 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1403516843351 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1403516843351 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1403516843351 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1403516843351 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1403516843353 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1403516843353 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1403516843353 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1403516843353 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1403516843353 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1403516843353 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AdderControl.sdc " "Synopsys Design Constraints File file not found: 'AdderControl.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1403516844734 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1403516844735 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1403516844735 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1403516844735 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1403516844736 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1403516844736 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1403516844737 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1403516844738 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1403516844738 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1403516844738 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1403516844739 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1403516844739 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1403516844740 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1403516844740 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1403516844740 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1403516844740 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1403516844740 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1403516844740 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_DP " "Node \"HEX0_DP\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_DP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403516844749 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_D\[0\] " "Node \"HEX0_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403516844749 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_D\[1\] " "Node \"HEX0_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403516844749 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_D\[2\] " "Node \"HEX0_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403516844749 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_D\[3\] " "Node \"HEX0_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403516844749 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_D\[4\] " "Node \"HEX0_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403516844749 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_D\[5\] " "Node \"HEX0_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403516844749 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_D\[6\] " "Node \"HEX0_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403516844749 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_DP " "Node \"HEX1_DP\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_DP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403516844749 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_D\[0\] " "Node \"HEX1_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403516844749 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_D\[1\] " "Node \"HEX1_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403516844749 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_D\[2\] " "Node \"HEX1_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403516844749 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_D\[3\] " "Node \"HEX1_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403516844749 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_D\[4\] " "Node \"HEX1_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403516844749 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_D\[5\] " "Node \"HEX1_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403516844749 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_D\[6\] " "Node \"HEX1_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403516844749 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_DP " "Node \"HEX2_DP\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_DP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403516844749 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_D\[0\] " "Node \"HEX2_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403516844749 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_D\[1\] " "Node \"HEX2_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403516844749 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_D\[2\] " "Node \"HEX2_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403516844749 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_D\[3\] " "Node \"HEX2_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403516844749 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_D\[4\] " "Node \"HEX2_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403516844749 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_D\[5\] " "Node \"HEX2_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403516844749 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_D\[6\] " "Node \"HEX2_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403516844749 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_DP " "Node \"HEX3_DP\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_DP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403516844749 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_D\[0\] " "Node \"HEX3_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403516844749 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_D\[1\] " "Node \"HEX3_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403516844749 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_D\[2\] " "Node \"HEX3_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403516844749 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_D\[3\] " "Node \"HEX3_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403516844749 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_D\[4\] " "Node \"HEX3_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403516844749 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_D\[5\] " "Node \"HEX3_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403516844749 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_D\[6\] " "Node \"HEX3_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403516844749 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403516844749 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403516844749 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403516844749 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403516844749 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403516844749 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403516844749 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403516844749 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403516844749 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403516844749 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[9\] " "Node \"LEDG\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403516844749 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ORG_BUTTON\[0\] " "Node \"ORG_BUTTON\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ORG_BUTTON\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403516844749 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ORG_BUTTON\[1\] " "Node \"ORG_BUTTON\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ORG_BUTTON\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403516844749 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ORG_BUTTON\[2\] " "Node \"ORG_BUTTON\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ORG_BUTTON\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403516844749 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403516844749 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403516844749 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403516844749 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403516844749 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403516844749 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403516844749 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403516844749 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403516844749 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403516844749 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403516844749 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1403516844749 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1403516844755 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1403516845613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1403516845669 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1403516845680 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1403516845756 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1403516845756 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1403516845924 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y20 X9_Y29 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29" {  } { { "loc" "" { Generic "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29"} 0 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1403516846503 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1403516846503 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1403516846601 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1403516846601 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1403516846601 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1403516846601 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.05 " "Total time spent on timing analysis during the Fitter is 0.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1403516846609 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1403516846663 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1403516846978 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1403516847019 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1403516847380 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1403516847784 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1403516848937 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/output_files/AdderControl.fit.smsg " "Generated suppressed messages file C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/output_files/AdderControl.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1403516849002 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 60 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "880 " "Peak virtual memory: 880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1403516849309 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 23 10:47:29 2014 " "Processing ended: Mon Jun 23 10:47:29 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1403516849309 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1403516849309 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1403516849309 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1403516849309 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1403516851405 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1403516851406 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 23 10:47:31 2014 " "Processing started: Mon Jun 23 10:47:31 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1403516851406 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1403516851406 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SubSimulation -c AdderControl " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SubSimulation -c AdderControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1403516851406 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1403516852408 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1403516852437 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "463 " "Peak virtual memory: 463 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1403516852831 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 23 10:47:32 2014 " "Processing ended: Mon Jun 23 10:47:32 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1403516852831 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1403516852831 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1403516852831 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1403516852831 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1403516853481 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1403516855034 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1403516855035 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 23 10:47:34 2014 " "Processing started: Mon Jun 23 10:47:34 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1403516855035 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1403516855035 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SubSimulation -c AdderControl " "Command: quartus_sta SubSimulation -c AdderControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1403516855035 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1403516855156 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1403516855349 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1403516855350 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1403516855429 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1403516855429 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AdderControl.sdc " "Synopsys Design Constraints File file not found: 'AdderControl.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1403516855646 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1403516855647 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1403516855647 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1403516855648 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1403516855648 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1403516855648 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1403516855649 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1403516855677 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1403516855679 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1403516855681 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1403516855695 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1403516855698 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1403516855702 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1403516855706 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1403516855709 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1403516855724 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1403516855753 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1403516856312 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1403516856349 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1403516856349 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1403516856350 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1403516856350 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1403516856351 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1403516856357 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1403516856361 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1403516856365 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1403516856368 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1403516856372 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1403516856383 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1403516856473 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1403516856473 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1403516856473 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1403516856474 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1403516856477 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1403516856481 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1403516856484 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1403516856488 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1403516856492 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1403516856656 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1403516856656 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "494 " "Peak virtual memory: 494 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1403516856723 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 23 10:47:36 2014 " "Processing ended: Mon Jun 23 10:47:36 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1403516856723 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1403516856723 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1403516856723 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1403516856723 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1403516858760 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1403516858761 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 23 10:47:38 2014 " "Processing started: Mon Jun 23 10:47:38 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1403516858761 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1403516858761 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SubSimulation -c AdderControl " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SubSimulation -c AdderControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1403516858761 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AdderControl_6_1200mv_85c_slow.vo C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/simulation/modelsim/ simulation " "Generated file AdderControl_6_1200mv_85c_slow.vo in folder \"C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1403516859207 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AdderControl_6_1200mv_0c_slow.vo C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/simulation/modelsim/ simulation " "Generated file AdderControl_6_1200mv_0c_slow.vo in folder \"C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1403516859228 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AdderControl_min_1200mv_0c_fast.vo C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/simulation/modelsim/ simulation " "Generated file AdderControl_min_1200mv_0c_fast.vo in folder \"C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1403516859249 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AdderControl.vo C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/simulation/modelsim/ simulation " "Generated file AdderControl.vo in folder \"C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1403516859273 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AdderControl_6_1200mv_85c_v_slow.sdo C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/simulation/modelsim/ simulation " "Generated file AdderControl_6_1200mv_85c_v_slow.sdo in folder \"C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1403516859296 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AdderControl_6_1200mv_0c_v_slow.sdo C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/simulation/modelsim/ simulation " "Generated file AdderControl_6_1200mv_0c_v_slow.sdo in folder \"C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1403516859315 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AdderControl_min_1200mv_0c_v_fast.sdo C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/simulation/modelsim/ simulation " "Generated file AdderControl_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1403516859335 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AdderControl_v.sdo C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/simulation/modelsim/ simulation " "Generated file AdderControl_v.sdo in folder \"C:/Users/Charles/Dropbox/Imperial College/Final Year Project/OnlineArithmetic/7. SubSimulation_r4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1403516859355 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "415 " "Peak virtual memory: 415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1403516859426 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 23 10:47:39 2014 " "Processing ended: Mon Jun 23 10:47:39 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1403516859426 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1403516859426 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1403516859426 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1403516859426 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 78 s " "Quartus II Full Compilation was successful. 0 errors, 78 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1403516860083 ""}
