# Wallace tree

<div align="center">
  <img src="https://user-images.githubusercontent.com/30231731/69404774-68c50880-0d41-11ea-95f2-6117b44957e0.png">
</div>

## Description

This is a 4-bit signed [wallace tree](https://en.wikipedia.org/wiki/Wallace_tree) multiplier circuit by Verilog HDL.

- input:
  - `A[3..0]`, `B[3..0]`
- output:
  - `P[7..0]`

The development enviroment is Quartus II.

## License

[MIT License](LICENSE)
