Analysis & Synthesis report for Cyclone10_SDRAMTest
Mon Mar 09 23:29:47 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 11. State Machine - |top|controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_next
 12. State Machine - |top|controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state
 13. State Machine - |top|controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_next
 14. State Machine - |top|controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state
 15. Registers Protected by Synthesis
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0
 22. Source assignments for controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram
 23. Source assignments for controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram
 24. Source assignments for controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_register_bank_a_module:controller_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated
 25. Source assignments for controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_register_bank_b_module:controller_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated
 26. Source assignments for controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 27. Source assignments for controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem|controller_nios2_gen2_0_cpu_ociram_sp_ram_module:controller_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated
 28. Source assignments for controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 29. Source assignments for controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 30. Source assignments for controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_sysclk:the_controller_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 31. Source assignments for controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_sysclk:the_controller_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 32. Source assignments for controller:u0|controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tfh1:auto_generated
 33. Source assignments for controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_demux:cmd_demux
 34. Source assignments for controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 35. Source assignments for controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_rsp_demux:rsp_demux
 36. Source assignments for controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_rsp_demux:rsp_demux_001
 37. Source assignments for controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_demux_001:rsp_demux_002
 38. Source assignments for controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_demux_001:rsp_demux_003
 39. Source assignments for controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_rsp_demux:rsp_demux_004
 40. Source assignments for controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 41. Source assignments for controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 42. Source assignments for controller:u0|altera_reset_controller:rst_controller_001
 43. Source assignments for controller:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 44. Source assignments for controller:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 45. Source assignments for sld_signaltap:auto_signaltap_0
 46. Parameter Settings for User Entity Instance: controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo
 47. Parameter Settings for User Entity Instance: controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo
 48. Parameter Settings for User Entity Instance: controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_register_bank_a_module:controller_nios2_gen2_0_cpu_register_bank_a
 49. Parameter Settings for User Entity Instance: controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_register_bank_a_module:controller_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
 50. Parameter Settings for User Entity Instance: controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_register_bank_b_module:controller_nios2_gen2_0_cpu_register_bank_b
 51. Parameter Settings for User Entity Instance: controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_register_bank_b_module:controller_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
 52. Parameter Settings for User Entity Instance: controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 53. Parameter Settings for User Entity Instance: controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem|controller_nios2_gen2_0_cpu_ociram_sp_ram_module:controller_nios2_gen2_0_cpu_ociram_sp_ram
 54. Parameter Settings for User Entity Instance: controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem|controller_nios2_gen2_0_cpu_ociram_sp_ram_module:controller_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 55. Parameter Settings for User Entity Instance: controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 56. Parameter Settings for User Entity Instance: controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 57. Parameter Settings for User Entity Instance: controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_sysclk:the_controller_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 58. Parameter Settings for User Entity Instance: controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_sysclk:the_controller_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 59. Parameter Settings for User Entity Instance: controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:controller_nios2_gen2_0_cpu_debug_slave_phy
 60. Parameter Settings for User Entity Instance: controller:u0|controller_onchip_memory2_0:onchip_memory2_0
 61. Parameter Settings for User Entity Instance: controller:u0|controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 62. Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 63. Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 64. Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 65. Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_translator
 66. Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 67. Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 68. Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator
 69. Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
 70. Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
 71. Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
 72. Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 73. Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
 74. Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent
 75. Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 76. Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo
 77. Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
 78. Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 79. Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
 80. Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
 81. Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 82. Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
 83. Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent
 84. Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 85. Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo
 86. Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_router:router|controller_mm_interconnect_0_router_default_decode:the_default_decode
 87. Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_router_001:router_001|controller_mm_interconnect_0_router_001_default_decode:the_default_decode
 88. Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_router_002:router_002|controller_mm_interconnect_0_router_002_default_decode:the_default_decode
 89. Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_router_003:router_003|controller_mm_interconnect_0_router_003_default_decode:the_default_decode
 90. Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_router_004:router_004|controller_mm_interconnect_0_router_004_default_decode:the_default_decode
 91. Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_router_004:router_005|controller_mm_interconnect_0_router_004_default_decode:the_default_decode
 92. Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_router_002:router_006|controller_mm_interconnect_0_router_002_default_decode:the_default_decode
 93. Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_burst_adapter
 94. Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
 95. Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb
 96. Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 97. Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb
 98. Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 99. Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
100. Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
101. Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
102. Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
103. Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter
104. Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
105. Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter
106. Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
107. Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001
108. Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
109. Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
110. Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
111. Parameter Settings for User Entity Instance: controller:u0|altera_reset_controller:rst_controller
112. Parameter Settings for User Entity Instance: controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
113. Parameter Settings for User Entity Instance: controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
114. Parameter Settings for User Entity Instance: controller:u0|altera_reset_controller:rst_controller_001
115. Parameter Settings for User Entity Instance: controller:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
116. Parameter Settings for User Entity Instance: controller:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
117. Parameter Settings for User Entity Instance: pll0:pll0_inst|altpll:altpll_component
118. Parameter Settings for User Entity Instance: smg_interface:smg_interface_inst|smg_control_module:U1
119. Parameter Settings for User Entity Instance: smg_interface:smg_interface_inst|smg_encode_module:U2
120. Parameter Settings for User Entity Instance: smg_interface:smg_interface_inst|smg_scan_module:U3
121. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
122. scfifo Parameter Settings by Entity Instance
123. altsyncram Parameter Settings by Entity Instance
124. altpll Parameter Settings by Entity Instance
125. Port Connectivity Checks: "smg_interface:smg_interface_inst"
126. Port Connectivity Checks: "c10_clkctrl:c10_clkctrl_inst|c10_clkctrl_altclkctrl_0:altclkctrl_0|c10_clkctrl_altclkctrl_0_sub:c10_clkctrl_altclkctrl_0_sub_component"
127. Port Connectivity Checks: "controller:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
128. Port Connectivity Checks: "controller:u0|altera_reset_controller:rst_controller_001"
129. Port Connectivity Checks: "controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
130. Port Connectivity Checks: "controller:u0|altera_reset_controller:rst_controller"
131. Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter"
132. Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
133. Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter"
134. Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
135. Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
136. Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
137. Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_router_004:router_004|controller_mm_interconnect_0_router_004_default_decode:the_default_decode"
138. Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_router_003:router_003|controller_mm_interconnect_0_router_003_default_decode:the_default_decode"
139. Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_router_002:router_002|controller_mm_interconnect_0_router_002_default_decode:the_default_decode"
140. Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_router_001:router_001|controller_mm_interconnect_0_router_001_default_decode:the_default_decode"
141. Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_router:router|controller_mm_interconnect_0_router_default_decode:the_default_decode"
142. Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo"
143. Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent"
144. Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
145. Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
146. Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
147. Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
148. Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo"
149. Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent"
150. Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
151. Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
152. Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
153. Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
154. Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator"
155. Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
156. Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
157. Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_translator"
158. Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
159. Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
160. Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
161. Port Connectivity Checks: "controller:u0|controller_onchip_memory2_0:onchip_memory2_0"
162. Port Connectivity Checks: "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:controller_nios2_gen2_0_cpu_debug_slave_phy"
163. Port Connectivity Checks: "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_sysclk:the_controller_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
164. Port Connectivity Checks: "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_sysclk:the_controller_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
165. Port Connectivity Checks: "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_pib:the_controller_nios2_gen2_0_cpu_nios2_oci_pib"
166. Port Connectivity Checks: "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_fifo:the_controller_nios2_gen2_0_cpu_nios2_oci_fifo|controller_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_controller_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
167. Port Connectivity Checks: "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_dtrace:the_controller_nios2_gen2_0_cpu_nios2_oci_dtrace|controller_nios2_gen2_0_cpu_nios2_oci_td_mode:controller_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
168. Port Connectivity Checks: "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_itrace:the_controller_nios2_gen2_0_cpu_nios2_oci_itrace"
169. Port Connectivity Checks: "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_dbrk:the_controller_nios2_gen2_0_cpu_nios2_oci_dbrk"
170. Port Connectivity Checks: "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_xbrk:the_controller_nios2_gen2_0_cpu_nios2_oci_xbrk"
171. Port Connectivity Checks: "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug"
172. Port Connectivity Checks: "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci"
173. Port Connectivity Checks: "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_test_bench:the_controller_nios2_gen2_0_cpu_test_bench"
174. Port Connectivity Checks: "controller:u0|controller_nios2_gen2_0:nios2_gen2_0"
175. Port Connectivity Checks: "controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic"
176. Port Connectivity Checks: "controller:u0|controller_jtag_uart_0:jtag_uart_0"
177. Port Connectivity Checks: "controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module"
178. Signal Tap Logic Analyzer Settings
179. Post-Synthesis Netlist Statistics for Top Partition
180. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
181. Elapsed Time Per Partition
182. Connections to In-System Debugging Instance "auto_signaltap_0"
183. Analysis & Synthesis Messages
184. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Mar 09 23:29:46 2020       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Cyclone10_SDRAMTest                         ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone 10 LP                               ;
; Total logic elements               ; 7,247                                       ;
;     Total combinational functions  ; 3,514                                       ;
;     Dedicated logic registers      ; 5,644                                       ;
; Total registers                    ; 5644                                        ;
; Total pins                         ; 54                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 229,376                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                               ;
+------------------------------------------------------------------+--------------------+---------------------+
; Option                                                           ; Setting            ; Default Value       ;
+------------------------------------------------------------------+--------------------+---------------------+
; Device                                                           ; 10CL016YU484C8G    ;                     ;
; Top-level entity name                                            ; top                ; Cyclone10_SDRAMTest ;
; Family name                                                      ; Cyclone 10 LP      ; Cyclone V           ;
; Use smart compilation                                            ; Off                ; Off                 ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                  ;
; Enable compact report table                                      ; Off                ; Off                 ;
; Restructure Multiplexers                                         ; Auto               ; Auto                ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                 ;
; Preserve fewer node names                                        ; On                 ; On                  ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable              ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001        ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993           ;
; State Machine Processing                                         ; Auto               ; Auto                ;
; Safe State Machine                                               ; Off                ; Off                 ;
; Extract Verilog State Machines                                   ; On                 ; On                  ;
; Extract VHDL State Machines                                      ; On                 ; On                  ;
; Ignore Verilog initial constructs                                ; Off                ; Off                 ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000                ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                  ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                  ;
; Parallel Synthesis                                               ; On                 ; On                  ;
; DSP Block Balancing                                              ; Auto               ; Auto                ;
; NOT Gate Push-Back                                               ; On                 ; On                  ;
; Power-Up Don't Care                                              ; On                 ; On                  ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                 ;
; Remove Duplicate Registers                                       ; On                 ; On                  ;
; Ignore CARRY Buffers                                             ; Off                ; Off                 ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                 ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                 ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                 ;
; Ignore LCELL Buffers                                             ; Off                ; Off                 ;
; Ignore SOFT Buffers                                              ; On                 ; On                  ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                 ;
; Optimization Technique                                           ; Balanced           ; Balanced            ;
; Carry Chain Length                                               ; 70                 ; 70                  ;
; Auto Carry Chains                                                ; On                 ; On                  ;
; Auto Open-Drain Pins                                             ; On                 ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                 ;
; Auto ROM Replacement                                             ; On                 ; On                  ;
; Auto RAM Replacement                                             ; On                 ; On                  ;
; Auto DSP Block Replacement                                       ; On                 ; On                  ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto                ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto                ;
; Auto Clock Enable Replacement                                    ; On                 ; On                  ;
; Strict RAM Replacement                                           ; Off                ; Off                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                  ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                 ;
; Auto RAM Block Balancing                                         ; On                 ; On                  ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                 ;
; Auto Resource Sharing                                            ; Off                ; Off                 ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                 ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                 ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                 ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                  ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                 ;
; Timing-Driven Synthesis                                          ; On                 ; On                  ;
; Report Parameter Settings                                        ; On                 ; On                  ;
; Report Source Assignments                                        ; On                 ; On                  ;
; Report Connectivity Checks                                       ; On                 ; On                  ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                 ;
; Synchronization Register Chain Length                            ; 2                  ; 2                   ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation  ;
; HDL message level                                                ; Level2             ; Level2              ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                 ;
; Clock MUX Protection                                             ; On                 ; On                  ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                 ;
; Block Design Naming                                              ; Auto               ; Auto                ;
; SDC constraint protection                                        ; Off                ; Off                 ;
; Synthesis Effort                                                 ; Auto               ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                  ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium              ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto                ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                  ;
+------------------------------------------------------------------+--------------------+---------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.2%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                      ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                  ; Library     ;
+-------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; smg_scan_module.v                                                                                     ; yes             ; User Verilog HDL File                        ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/smg_scan_module.v                                                                                     ;             ;
; smg_interface.v                                                                                       ; yes             ; User Verilog HDL File                        ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/smg_interface.v                                                                                       ;             ;
; smg_encode_module.v                                                                                   ; yes             ; User Verilog HDL File                        ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/smg_encode_module.v                                                                                   ;             ;
; smg_control_module.v                                                                                  ; yes             ; User Verilog HDL File                        ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/smg_control_module.v                                                                                  ;             ;
; controller/synthesis/c10_clkctrl.v                                                                    ; yes             ; User Verilog HDL File                        ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/c10_clkctrl.v                                                                    ; c10_clkctrl ;
; controller/synthesis/submodules/c10_clkctrl_altclkctrl_0.v                                            ; yes             ; User Verilog HDL File                        ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/c10_clkctrl_altclkctrl_0.v                                            ; c10_clkctrl ;
; controller/synthesis/controller.v                                                                     ; yes             ; User Verilog HDL File                        ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/controller.v                                                                     ; controller  ;
; controller/synthesis/submodules/altera_reset_controller.v                                             ; yes             ; User Verilog HDL File                        ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_reset_controller.v                                             ; controller  ;
; controller/synthesis/submodules/altera_reset_synchronizer.v                                           ; yes             ; User Verilog HDL File                        ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_reset_synchronizer.v                                           ; controller  ;
; controller/synthesis/submodules/controller_irq_mapper.sv                                              ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_irq_mapper.sv                                              ; controller  ;
; controller/synthesis/submodules/controller_mm_interconnect_0.v                                        ; yes             ; User Verilog HDL File                        ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v                                        ; controller  ;
; controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter_001.v                  ; yes             ; User Verilog HDL File                        ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter_001.v                  ; controller  ;
; controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; controller  ;
; controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File                        ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter.v                      ; controller  ;
; controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; controller  ;
; controller/synthesis/submodules/altera_merlin_width_adapter.sv                                        ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_width_adapter.sv                                        ; controller  ;
; controller/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                   ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                   ; controller  ;
; controller/synthesis/submodules/controller_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_rsp_mux_001.sv                           ; controller  ;
; controller/synthesis/submodules/altera_merlin_arbitrator.sv                                           ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_arbitrator.sv                                           ; controller  ;
; controller/synthesis/submodules/controller_mm_interconnect_0_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_rsp_mux.sv                               ; controller  ;
; controller/synthesis/submodules/controller_mm_interconnect_0_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_rsp_demux.sv                             ; controller  ;
; controller/synthesis/submodules/controller_mm_interconnect_0_cmd_mux_002.sv                           ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_cmd_mux_002.sv                           ; controller  ;
; controller/synthesis/submodules/controller_mm_interconnect_0_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_cmd_mux.sv                               ; controller  ;
; controller/synthesis/submodules/controller_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_cmd_demux_001.sv                         ; controller  ;
; controller/synthesis/submodules/controller_mm_interconnect_0_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_cmd_demux.sv                             ; controller  ;
; controller/synthesis/submodules/altera_merlin_burst_adapter.sv                                        ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_burst_adapter.sv                                        ; controller  ;
; controller/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                 ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                 ; controller  ;
; controller/synthesis/submodules/controller_mm_interconnect_0_router_004.sv                            ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_004.sv                            ; controller  ;
; controller/synthesis/submodules/controller_mm_interconnect_0_router_003.sv                            ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_003.sv                            ; controller  ;
; controller/synthesis/submodules/controller_mm_interconnect_0_router_002.sv                            ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_002.sv                            ; controller  ;
; controller/synthesis/submodules/controller_mm_interconnect_0_router_001.sv                            ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_001.sv                            ; controller  ;
; controller/synthesis/submodules/controller_mm_interconnect_0_router.sv                                ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router.sv                                ; controller  ;
; controller/synthesis/submodules/altera_avalon_sc_fifo.v                                               ; yes             ; User Verilog HDL File                        ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_avalon_sc_fifo.v                                               ; controller  ;
; controller/synthesis/submodules/altera_merlin_slave_agent.sv                                          ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_slave_agent.sv                                          ; controller  ;
; controller/synthesis/submodules/altera_merlin_master_agent.sv                                         ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_master_agent.sv                                         ; controller  ;
; controller/synthesis/submodules/altera_merlin_slave_translator.sv                                     ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_slave_translator.sv                                     ; controller  ;
; controller/synthesis/submodules/altera_merlin_master_translator.sv                                    ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_master_translator.sv                                    ; controller  ;
; controller/synthesis/submodules/controller_pio_0.v                                                    ; yes             ; User Verilog HDL File                        ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_pio_0.v                                                    ; controller  ;
; controller/synthesis/submodules/controller_onchip_memory2_0.hex                                       ; yes             ; User Hexadecimal (Intel-Format) File         ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_onchip_memory2_0.hex                                       ; controller  ;
; controller/synthesis/submodules/controller_onchip_memory2_0.v                                         ; yes             ; User Verilog HDL File                        ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_onchip_memory2_0.v                                         ; controller  ;
; controller/synthesis/submodules/controller_nios2_gen2_0.v                                             ; yes             ; User Verilog HDL File                        ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0.v                                             ; controller  ;
; controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v                                         ; yes             ; User Verilog HDL File                        ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v                                         ; controller  ;
; controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; yes             ; User Verilog HDL File                        ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; controller  ;
; controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_tck.v                         ; yes             ; User Verilog HDL File                        ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_tck.v                         ; controller  ;
; controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; yes             ; User Verilog HDL File                        ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; controller  ;
; controller/synthesis/submodules/controller_nios2_gen2_0_cpu_test_bench.v                              ; yes             ; User Verilog HDL File                        ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu_test_bench.v                              ; controller  ;
; controller/synthesis/submodules/controller_jtag_uart_0.v                                              ; yes             ; User Verilog HDL File                        ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_jtag_uart_0.v                                              ; controller  ;
; controller/synthesis/submodules/W9825G6KH_SDRAMController_100MHz_CL3.v                                ; yes             ; User Verilog HDL File                        ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/W9825G6KH_SDRAMController_100MHz_CL3.v                                ; controller  ;
; top.v                                                                                                 ; yes             ; User Verilog HDL File                        ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/top.v                                                                                                 ;             ;
; pll0.v                                                                                                ; yes             ; User Wizard-Generated File                   ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/pll0.v                                                                                                ;             ;
; RAMdataIF.v                                                                                           ; yes             ; User Wizard-Generated File                   ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/RAMdataIF.v                                                                                           ;             ;
; scfifo.tdf                                                                                            ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                             ;             ;
; a_regfifo.inc                                                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                          ;             ;
; a_dpfifo.inc                                                                                          ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                           ;             ;
; a_i2fifo.inc                                                                                          ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                           ;             ;
; a_fffifo.inc                                                                                          ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                           ;             ;
; a_f2fifo.inc                                                                                          ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                           ;             ;
; aglobal181.inc                                                                                        ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                         ;             ;
; db/scfifo_cr21.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/scfifo_cr21.tdf                                                                                    ;             ;
; db/a_dpfifo_e011.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/a_dpfifo_e011.tdf                                                                                  ;             ;
; db/a_fefifo_7cf.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/a_fefifo_7cf.tdf                                                                                   ;             ;
; db/cntr_6o7.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/cntr_6o7.tdf                                                                                       ;             ;
; db/altsyncram_gio1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/altsyncram_gio1.tdf                                                                                ;             ;
; db/cntr_qnb.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/cntr_qnb.tdf                                                                                       ;             ;
; alt_jtag_atlantic.v                                                                                   ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                         ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                          ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                     ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                      ;             ;
; altsyncram.tdf                                                                                        ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                         ;             ;
; stratix_ram_block.inc                                                                                 ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                  ;             ;
; lpm_mux.inc                                                                                           ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                            ;             ;
; lpm_decode.inc                                                                                        ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                         ;             ;
; a_rdenreg.inc                                                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                          ;             ;
; altrom.inc                                                                                            ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                             ;             ;
; altram.inc                                                                                            ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                                             ;             ;
; altdpram.inc                                                                                          ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                           ;             ;
; db/altsyncram_vlc1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/altsyncram_vlc1.tdf                                                                                ;             ;
; altera_std_synchronizer.v                                                                             ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                              ;             ;
; db/altsyncram_3c71.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/altsyncram_3c71.tdf                                                                                ;             ;
; sld_virtual_jtag_basic.v                                                                              ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                               ;             ;
; db/altsyncram_tfh1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/altsyncram_tfh1.tdf                                                                                ;             ;
; altpll.tdf                                                                                            ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                                                                                             ;             ;
; stratix_pll.inc                                                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                                        ;             ;
; stratixii_pll.inc                                                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                      ;             ;
; cycloneii_pll.inc                                                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                      ;             ;
; db/pll0_altpll.v                                                                                      ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/pll0_altpll.v                                                                                      ;             ;
; sld_signaltap.vhd                                                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                      ;             ;
; sld_signaltap_impl.vhd                                                                                ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                 ;             ;
; sld_ela_control.vhd                                                                                   ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                    ;             ;
; lpm_shiftreg.tdf                                                                                      ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                       ;             ;
; lpm_constant.inc                                                                                      ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                       ;             ;
; dffeea.inc                                                                                            ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffeea.inc                                                                                             ;             ;
; sld_mbpmg.vhd                                                                                         ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                          ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                                          ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                           ;             ;
; sld_buffer_manager.vhd                                                                                ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                 ;             ;
; db/altsyncram_3824.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/altsyncram_3824.tdf                                                                                ;             ;
; altdpram.tdf                                                                                          ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                           ;             ;
; memmodes.inc                                                                                          ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                         ;             ;
; a_hdffe.inc                                                                                           ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                            ;             ;
; alt_le_rden_reg.inc                                                                                   ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                    ;             ;
; altsyncram.inc                                                                                        ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                         ;             ;
; lpm_mux.tdf                                                                                           ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                            ;             ;
; muxlut.inc                                                                                            ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muxlut.inc                                                                                             ;             ;
; bypassff.inc                                                                                          ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                                           ;             ;
; altshift.inc                                                                                          ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                                                           ;             ;
; db/mux_nsc.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/mux_nsc.tdf                                                                                        ;             ;
; lpm_decode.tdf                                                                                        ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                         ;             ;
; declut.inc                                                                                            ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/declut.inc                                                                                             ;             ;
; lpm_compare.inc                                                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                        ;             ;
; db/decode_6vf.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/decode_6vf.tdf                                                                                     ;             ;
; lpm_counter.tdf                                                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                        ;             ;
; lpm_add_sub.inc                                                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                        ;             ;
; cmpconst.inc                                                                                          ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                           ;             ;
; lpm_counter.inc                                                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                        ;             ;
; alt_counter_stratix.inc                                                                               ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                ;             ;
; db/cntr_1ii.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/cntr_1ii.tdf                                                                                       ;             ;
; db/cmpr_ogc.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/cmpr_ogc.tdf                                                                                       ;             ;
; db/cntr_e6j.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/cntr_e6j.tdf                                                                                       ;             ;
; db/cntr_agi.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/cntr_agi.tdf                                                                                       ;             ;
; db/cmpr_kgc.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/cmpr_kgc.tdf                                                                                       ;             ;
; db/cntr_r2j.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/cntr_r2j.tdf                                                                                       ;             ;
; db/cmpr_ggc.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/cmpr_ggc.tdf                                                                                       ;             ;
; sld_rom_sr.vhd                                                                                        ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                         ;             ;
; sld_hub.vhd                                                                                           ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                            ; altera_sld  ;
; db/ip/sld214b27f5/alt_sld_fab.v                                                                       ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/ip/sld214b27f5/alt_sld_fab.v                                                                       ; alt_sld_fab ;
; db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab.v                                                ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab.v                                                ; alt_sld_fab ;
; db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                         ; alt_sld_fab ;
; db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                      ; alt_sld_fab ;
; db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                    ; yes             ; Encrypted Auto-Found VHDL File               ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                    ; alt_sld_fab ;
; db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                      ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                      ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                       ;             ;
+-------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                                                               ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                                       ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 7,247                                                                                                                                                       ;
;                                             ;                                                                                                                                                             ;
; Total combinational functions               ; 3514                                                                                                                                                        ;
; Logic element usage by number of LUT inputs ;                                                                                                                                                             ;
;     -- 4 input functions                    ; 1963                                                                                                                                                        ;
;     -- 3 input functions                    ; 1010                                                                                                                                                        ;
;     -- <=2 input functions                  ; 541                                                                                                                                                         ;
;                                             ;                                                                                                                                                             ;
; Logic elements by mode                      ;                                                                                                                                                             ;
;     -- normal mode                          ; 3290                                                                                                                                                        ;
;     -- arithmetic mode                      ; 224                                                                                                                                                         ;
;                                             ;                                                                                                                                                             ;
; Total registers                             ; 5644                                                                                                                                                        ;
;     -- Dedicated logic registers            ; 5644                                                                                                                                                        ;
;     -- I/O registers                        ; 0                                                                                                                                                           ;
;                                             ;                                                                                                                                                             ;
; I/O pins                                    ; 54                                                                                                                                                          ;
; Total memory bits                           ; 229376                                                                                                                                                      ;
;                                             ;                                                                                                                                                             ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                                                                           ;
;                                             ;                                                                                                                                                             ;
; Total PLLs                                  ; 1                                                                                                                                                           ;
;     -- PLLs                                 ; 1                                                                                                                                                           ;
;                                             ;                                                                                                                                                             ;
; Maximum fan-out node                        ; c10_clkctrl:c10_clkctrl_inst|c10_clkctrl_altclkctrl_0:altclkctrl_0|c10_clkctrl_altclkctrl_0_sub:c10_clkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk ;
; Maximum fan-out                             ; 4360                                                                                                                                                        ;
; Total fan-out                               ; 37190                                                                                                                                                       ;
; Average fan-out                             ; 3.80                                                                                                                                                        ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                ; Entity Name                                          ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+
; |top                                                                                                                                    ; 3514 (1)            ; 5644 (0)                  ; 229376      ; 0            ; 0       ; 0         ; 54   ; 0            ; |top                                                                                                                                                                                                                                                                                                                                                                                                                               ; top                                                  ; work         ;
;    |c10_clkctrl:c10_clkctrl_inst|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|c10_clkctrl:c10_clkctrl_inst                                                                                                                                                                                                                                                                                                                                                                                                  ; c10_clkctrl                                          ; c10_clkctrl  ;
;       |c10_clkctrl_altclkctrl_0:altclkctrl_0|                                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|c10_clkctrl:c10_clkctrl_inst|c10_clkctrl_altclkctrl_0:altclkctrl_0                                                                                                                                                                                                                                                                                                                                                            ; c10_clkctrl_altclkctrl_0                             ; c10_clkctrl  ;
;          |c10_clkctrl_altclkctrl_0_sub:c10_clkctrl_altclkctrl_0_sub_component|                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|c10_clkctrl:c10_clkctrl_inst|c10_clkctrl_altclkctrl_0:altclkctrl_0|c10_clkctrl_altclkctrl_0_sub:c10_clkctrl_altclkctrl_0_sub_component                                                                                                                                                                                                                                                                                        ; c10_clkctrl_altclkctrl_0_sub                         ; c10_clkctrl  ;
;    |controller:u0|                                                                                                                      ; 1841 (0)            ; 1131 (0)                  ; 142336      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0                                                                                                                                                                                                                                                                                                                                                                                                                 ; controller                                           ; controller   ;
;       |W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|                                                     ; 310 (252)           ; 249 (159)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0                                                                                                                                                                                                                                                                                                                                     ; W9825G6KH_SDRAMController_100MHz_CL3                 ; controller   ;
;          |RAMdataIF:RAMdataIF_inst|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|RAMdataIF:RAMdataIF_inst                                                                                                                                                                                                                                                                                                            ; RAMdataIF                                            ; work         ;
;             |RAMdataIF_iobuf_bidir_i1p:RAMdataIF_iobuf_bidir_i1p_component|                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|RAMdataIF:RAMdataIF_inst|RAMdataIF_iobuf_bidir_i1p:RAMdataIF_iobuf_bidir_i1p_component                                                                                                                                                                                                                                              ; RAMdataIF_iobuf_bidir_i1p                            ; work         ;
;          |controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|                ; 58 (58)             ; 90 (90)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module                                                                                                                                                                                                                       ; controller_new_sdram_controller_0_input_efifo_module ; controller   ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 7 (6)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                              ; controller   ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                            ; controller   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                            ; controller   ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                              ; controller   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                            ; controller   ;
;       |controller_jtag_uart_0:jtag_uart_0|                                                                                              ; 138 (35)            ; 113 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                              ; controller_jtag_uart_0                               ; controller   ;
;          |alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|                                                                   ; 52 (52)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                   ; alt_jtag_atlantic                                    ; work         ;
;          |controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|                                                          ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                          ; controller_jtag_uart_0_scfifo_r                      ; controller   ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                             ; scfifo                                               ; work         ;
;                |scfifo_cr21:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated                                                                                                                                                                                                                                                                  ; scfifo_cr21                                          ; work         ;
;                   |a_dpfifo_e011:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo                                                                                                                                                                                                                                             ; a_dpfifo_e011                                        ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                     ; a_fefifo_7cf                                         ; work         ;
;                         |cntr_6o7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|cntr_6o7:count_usedw                                                                                                                                                                                                ; cntr_6o7                                             ; work         ;
;                      |altsyncram_gio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram                                                                                                                                                                                                                     ; altsyncram_gio1                                      ; work         ;
;                      |cntr_qnb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:rd_ptr_count                                                                                                                                                                                                                       ; cntr_qnb                                             ; work         ;
;                      |cntr_qnb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr                                                                                                                                                                                                                             ; cntr_qnb                                             ; work         ;
;          |controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|                                                          ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                          ; controller_jtag_uart_0_scfifo_w                      ; controller   ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                             ; scfifo                                               ; work         ;
;                |scfifo_cr21:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated                                                                                                                                                                                                                                                                  ; scfifo_cr21                                          ; work         ;
;                   |a_dpfifo_e011:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo                                                                                                                                                                                                                                             ; a_dpfifo_e011                                        ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                     ; a_fefifo_7cf                                         ; work         ;
;                         |cntr_6o7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|cntr_6o7:count_usedw                                                                                                                                                                                                ; cntr_6o7                                             ; work         ;
;                      |altsyncram_gio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram                                                                                                                                                                                                                     ; altsyncram_gio1                                      ; work         ;
;                      |cntr_qnb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:rd_ptr_count                                                                                                                                                                                                                       ; cntr_qnb                                             ; work         ;
;                      |cntr_qnb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr                                                                                                                                                                                                                             ; cntr_qnb                                             ; work         ;
;       |controller_mm_interconnect_0:mm_interconnect_0|                                                                                  ; 379 (0)             ; 165 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                  ; controller_mm_interconnect_0                         ; controller   ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                ; controller   ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                ; controller   ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                ; controller   ;
;          |altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|                                                                                ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                ; controller   ;
;          |altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|                                   ; 12 (12)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                ; controller   ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                        ; altera_merlin_master_agent                           ; controller   ;
;          |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                                                 ; altera_merlin_master_agent                           ; controller   ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                              ; altera_merlin_master_translator                      ; controller   ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                                       ; altera_merlin_master_translator                      ; controller   ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                            ; controller   ;
;          |altera_merlin_slave_agent:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent|                                        ; 15 (9)              ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                            ; controller   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 6 (6)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                              ; altera_merlin_burst_uncompressor                     ; controller   ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 11 (11)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                       ; controller   ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                       ; controller   ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                       ; controller   ;
;          |altera_merlin_slave_translator:pio_0_s1_translator|                                                                           ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                       ; controller   ;
;          |altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|                          ; 67 (67)             ; 45 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter                                                                                                                                                                                                                                                              ; altera_merlin_width_adapter                          ; controller   ;
;          |altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|                          ; 18 (18)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter                                                                                                                                                                                                                                                              ; altera_merlin_width_adapter                          ; controller   ;
;          |controller_mm_interconnect_0_cmd_demux:cmd_demux|                                                                             ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                 ; controller_mm_interconnect_0_cmd_demux               ; controller   ;
;          |controller_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                         ; controller_mm_interconnect_0_cmd_demux_001           ; controller   ;
;          |controller_mm_interconnect_0_cmd_demux_001:rsp_demux_002|                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                                                         ; controller_mm_interconnect_0_cmd_demux_001           ; controller   ;
;          |controller_mm_interconnect_0_cmd_demux_001:rsp_demux_003|                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_demux_001:rsp_demux_003                                                                                                                                                                                                                                                                                                         ; controller_mm_interconnect_0_cmd_demux_001           ; controller   ;
;          |controller_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                         ; 54 (50)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                                                                                             ; controller_mm_interconnect_0_cmd_mux_002             ; controller   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                             ; controller   ;
;          |controller_mm_interconnect_0_cmd_mux_002:cmd_mux_003|                                                                         ; 56 (52)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                                                                                                                                                             ; controller_mm_interconnect_0_cmd_mux_002             ; controller   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                             ; controller   ;
;          |controller_mm_interconnect_0_router:router|                                                                                   ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                       ; controller_mm_interconnect_0_router                  ; controller   ;
;          |controller_mm_interconnect_0_router_001:router_001|                                                                           ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                               ; controller_mm_interconnect_0_router_001              ; controller   ;
;          |controller_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                 ; 56 (56)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                     ; controller_mm_interconnect_0_rsp_mux                 ; controller   ;
;          |controller_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                         ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                             ; controller_mm_interconnect_0_rsp_mux_001             ; controller   ;
;       |controller_nios2_gen2_0:nios2_gen2_0|                                                                                            ; 999 (0)             ; 584 (0)                   ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                            ; controller_nios2_gen2_0                              ; controller   ;
;          |controller_nios2_gen2_0_cpu:cpu|                                                                                              ; 999 (710)           ; 584 (315)                 ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                            ; controller_nios2_gen2_0_cpu                          ; controller   ;
;             |controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|                                           ; 289 (34)            ; 269 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                            ; controller_nios2_gen2_0_cpu_nios2_oci                ; controller   ;
;                |controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|                    ; 92 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                        ; controller_nios2_gen2_0_cpu_debug_slave_wrapper      ; controller   ;
;                   |controller_nios2_gen2_0_cpu_debug_slave_sysclk:the_controller_nios2_gen2_0_cpu_debug_slave_sysclk|                   ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_sysclk:the_controller_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; controller_nios2_gen2_0_cpu_debug_slave_sysclk       ; controller   ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_sysclk:the_controller_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                              ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_sysclk:the_controller_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                              ; work         ;
;                   |controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck|                         ; 82 (82)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck                                                            ; controller_nios2_gen2_0_cpu_debug_slave_tck          ; controller   ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                              ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                              ; work         ;
;                   |sld_virtual_jtag_basic:controller_nios2_gen2_0_cpu_debug_slave_phy|                                                  ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:controller_nios2_gen2_0_cpu_debug_slave_phy                                                                                     ; sld_virtual_jtag_basic                               ; work         ;
;                |controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|                          ; 9 (9)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                              ; controller_nios2_gen2_0_cpu_nios2_avalon_reg         ; controller   ;
;                |controller_nios2_gen2_0_cpu_nios2_oci_break:the_controller_nios2_gen2_0_cpu_nios2_oci_break|                            ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_break:the_controller_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                                ; controller_nios2_gen2_0_cpu_nios2_oci_break          ; controller   ;
;                |controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug|                            ; 8 (8)               ; 9 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                                ; controller_nios2_gen2_0_cpu_nios2_oci_debug          ; controller   ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                            ; altera_std_synchronizer                              ; work         ;
;                |controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem|                                  ; 113 (113)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                      ; controller_nios2_gen2_0_cpu_nios2_ocimem             ; controller   ;
;                   |controller_nios2_gen2_0_cpu_ociram_sp_ram_module:controller_nios2_gen2_0_cpu_ociram_sp_ram|                          ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem|controller_nios2_gen2_0_cpu_ociram_sp_ram_module:controller_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; controller_nios2_gen2_0_cpu_ociram_sp_ram_module     ; controller   ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem|controller_nios2_gen2_0_cpu_ociram_sp_ram_module:controller_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                           ; work         ;
;                         |altsyncram_3c71:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem|controller_nios2_gen2_0_cpu_ociram_sp_ram_module:controller_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated                  ; altsyncram_3c71                                      ; work         ;
;             |controller_nios2_gen2_0_cpu_register_bank_a_module:controller_nios2_gen2_0_cpu_register_bank_a|                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_register_bank_a_module:controller_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                             ; controller_nios2_gen2_0_cpu_register_bank_a_module   ; controller   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_register_bank_a_module:controller_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                           ; work         ;
;                   |altsyncram_vlc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_register_bank_a_module:controller_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated                                                                                                                                                                                    ; altsyncram_vlc1                                      ; work         ;
;             |controller_nios2_gen2_0_cpu_register_bank_b_module:controller_nios2_gen2_0_cpu_register_bank_b|                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_register_bank_b_module:controller_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                             ; controller_nios2_gen2_0_cpu_register_bank_b_module   ; controller   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_register_bank_b_module:controller_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                           ; work         ;
;                   |altsyncram_vlc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_register_bank_b_module:controller_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated                                                                                                                                                                                    ; altsyncram_vlc1                                      ; work         ;
;       |controller_onchip_memory2_0:onchip_memory2_0|                                                                                    ; 1 (1)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                    ; controller_onchip_memory2_0                          ; controller   ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                          ; altsyncram                                           ; work         ;
;             |altsyncram_tfh1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tfh1:auto_generated                                                                                                                                                                                                                                                                                                           ; altsyncram_tfh1                                      ; work         ;
;       |controller_pio_0:pio_0|                                                                                                          ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controller:u0|controller_pio_0:pio_0                                                                                                                                                                                                                                                                                                                                                                                          ; controller_pio_0                                     ; controller   ;
;    |pll0:pll0_inst|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll0:pll0_inst                                                                                                                                                                                                                                                                                                                                                                                                                ; pll0                                                 ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll0:pll0_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                                        ; altpll                                               ; work         ;
;          |pll0_altpll:auto_generated|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll0:pll0_inst|altpll:altpll_component|pll0_altpll:auto_generated                                                                                                                                                                                                                                                                                                                                                             ; pll0_altpll                                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 187 (1)             ; 112 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                              ; sld_hub                                              ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 186 (0)             ; 112 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                              ; alt_sld_fab_with_jtag_input                          ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 186 (0)             ; 112 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                           ; alt_sld_fab                                          ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 186 (1)             ; 112 (7)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                       ; alt_sld_fab_alt_sld_fab                              ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 185 (0)             ; 105 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                           ; alt_sld_fab_alt_sld_fab_sldfabric                    ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 185 (142)           ; 105 (76)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                              ; sld_jtag_hub                                         ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 25 (25)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                      ; sld_rom_sr                                           ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                    ; sld_shadow_jsm                                       ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 1448 (2)            ; 4376 (680)                ; 87040       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                ; sld_signaltap                                        ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 1446 (0)            ; 3696 (0)                  ; 87040       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                                                          ; sld_signaltap_impl                                   ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 1446 (88)           ; 3696 (1436)               ; 87040       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                                                   ; sld_signaltap_implb                                  ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 19 (0)              ; 52 (52)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                                                    ; altdpram                                             ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                                                                ; lpm_decode                                           ; work         ;
;                   |decode_6vf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_6vf:auto_generated                                                                                                                                                                                                      ; decode_6vf                                           ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                                                                        ; lpm_mux                                              ; work         ;
;                   |mux_nsc:auto_generated|                                                                                              ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_nsc:auto_generated                                                                                                                                                                                                                 ; mux_nsc                                              ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 87040       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                                                   ; altsyncram                                           ; work         ;
;                |altsyncram_3824:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 87040       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated                                                                                                                                                                                                                                    ; altsyncram_3824                                      ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                                                    ; lpm_shiftreg                                         ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                                                      ; lpm_shiftreg                                         ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                                                           ; serial_crc_16                                        ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 69 (69)             ; 49 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                                                        ; sld_buffer_manager                                   ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 795 (1)             ; 1716 (1)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                                                       ; sld_ela_control                                      ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                                               ; lpm_shiftreg                                         ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 680 (0)             ; 1700 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                                                                                ; sld_ela_basic_multi_level_trigger                    ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 1020 (1020)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                                                                                     ; lpm_shiftreg                                         ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 680 (0)             ; 680 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                                                                                 ; sld_mbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1                                                                                         ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1                                                                                          ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                                                                                           ; sld_sbpmg                                            ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 114 (114)           ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                                                         ; sld_ela_trigger_flow_mgr                             ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                                         ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 414 (11)            ; 397 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                                                  ; sld_offload_buffer_mgr                               ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 11 (0)              ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                                                        ; lpm_counter                                          ; work         ;
;                   |cntr_1ii:auto_generated|                                                                                             ; 11 (11)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_1ii:auto_generated                                                                                                                                                ; cntr_1ii                                             ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 8 (0)               ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                                                                 ; lpm_counter                                          ; work         ;
;                   |cntr_e6j:auto_generated|                                                                                             ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_e6j:auto_generated                                                                                                                                                                         ; cntr_e6j                                             ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                                                       ; lpm_counter                                          ; work         ;
;                   |cntr_agi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_agi:auto_generated                                                                                                                                                               ; cntr_agi                                             ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                                                          ; lpm_counter                                          ; work         ;
;                   |cntr_r2j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_r2j:auto_generated                                                                                                                                                                  ; cntr_r2j                                             ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                                                                 ; lpm_shiftreg                                         ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 340 (340)           ; 340 (340)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                                                  ; lpm_shiftreg                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                                                               ; lpm_shiftreg                                         ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                                                             ; sld_rom_sr                                           ; work         ;
;    |smg_interface:smg_interface_inst|                                                                                                   ; 37 (0)              ; 25 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|smg_interface:smg_interface_inst                                                                                                                                                                                                                                                                                                                                                                                              ; smg_interface                                        ; work         ;
;       |smg_control_module:U1|                                                                                                           ; 26 (26)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|smg_interface:smg_interface_inst|smg_control_module:U1                                                                                                                                                                                                                                                                                                                                                                        ; smg_control_module                                   ; work         ;
;       |smg_encode_module:U2|                                                                                                            ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|smg_interface:smg_interface_inst|smg_encode_module:U2                                                                                                                                                                                                                                                                                                                                                                         ; smg_encode_module                                    ; work         ;
;       |smg_scan_module:U3|                                                                                                              ; 10 (10)             ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|smg_interface:smg_interface_inst|smg_scan_module:U3                                                                                                                                                                                                                                                                                                                                                                           ; smg_scan_module                                      ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+
; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                            ;
; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                            ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem|controller_nios2_gen2_0_cpu_ociram_sp_ram_module:controller_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                            ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_register_bank_a_module:controller_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                            ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_register_bank_b_module:controller_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                            ;
; controller:u0|controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tfh1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                          ; AUTO ; Single Port      ; 4096         ; 32           ; --           ; --           ; 131072 ; controller_onchip_memory2_0.hex ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3824:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 256          ; 340          ; 256          ; 340          ; 87040  ; None                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File  ;
+--------+---------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                  ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                  ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                  ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                  ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                  ;
; N/A    ; altclkctrl                      ; 18.1    ; N/A          ; N/A          ; |top|c10_clkctrl:c10_clkctrl_inst                                                                                                                                                                                                                                        ; c10_clkctrl.qsys ;
; Altera ; ALTPLL                          ; 18.1    ; N/A          ; N/A          ; |top|pll0:pll0_inst                                                                                                                                                                                                                                                      ; pll0.v           ;
; N/A    ; Qsys                            ; 18.1    ; N/A          ; N/A          ; |top|controller:u0                                                                                                                                                                                                                                                       ; controller.qsys  ;
; Altera ; altera_irq_mapper               ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_irq_mapper:irq_mapper                                                                                                                                                                                                                      ; controller.qsys  ;
; Altera ; altera_avalon_jtag_uart         ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                    ; controller.qsys  ;
; Altera ; altera_mm_interconnect          ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                        ; controller.qsys  ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                       ; controller.qsys  ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; controller.qsys  ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001                                                                                                                               ; controller.qsys  ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|controller_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                            ; controller.qsys  ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                   ; controller.qsys  ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                    ; controller.qsys  ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                   ; controller.qsys  ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                    ; controller.qsys  ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                   ; controller.qsys  ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                    ; controller.qsys  ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                       ; controller.qsys  ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                               ; controller.qsys  ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                           ; controller.qsys  ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                       ; controller.qsys  ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                   ; controller.qsys  ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                   ; controller.qsys  ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                       ; controller.qsys  ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                          ; controller.qsys  ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                     ; controller.qsys  ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                ; controller.qsys  ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                              ; controller.qsys  ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                    ; controller.qsys  ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                           ; controller.qsys  ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                      ; controller.qsys  ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                 ; controller.qsys  ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                       ; controller.qsys  ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                             ; controller.qsys  ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                    ; controller.qsys  ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                               ; controller.qsys  ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                          ; controller.qsys  ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent                                                                                                                                                               ; controller.qsys  ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                                                                          ; controller.qsys  ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                                     ; controller.qsys  ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_router:router                                                                                                                                                             ; controller.qsys  ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_router_001:router_001                                                                                                                                                     ; controller.qsys  ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_router_002:router_002                                                                                                                                                     ; controller.qsys  ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_router_003:router_003                                                                                                                                                     ; controller.qsys  ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_router_004:router_004                                                                                                                                                     ; controller.qsys  ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_router_004:router_005                                                                                                                                                     ; controller.qsys  ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_router_002:router_006                                                                                                                                                     ; controller.qsys  ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                       ; controller.qsys  ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                   ; controller.qsys  ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                               ; controller.qsys  ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_demux_001:rsp_demux_003                                                                                                                                               ; controller.qsys  ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                   ; controller.qsys  ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                           ; controller.qsys  ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                   ; controller.qsys  ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent                                                                                                                  ; controller.qsys  ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo                                                                                                             ; controller.qsys  ;
; Altera ; altera_merlin_burst_adapter     ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_burst_adapter                                                                                                        ; controller.qsys  ;
; Altera ; altera_merlin_width_adapter     ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter                                                                                                    ; controller.qsys  ;
; Altera ; altera_merlin_width_adapter     ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter                                                                                                    ; controller.qsys  ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_translator                                                                                                        ; controller.qsys  ;
; Altera ; altera_nios2_gen2               ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                  ; controller.qsys  ;
; Altera ; altera_nios2_gen2_unit          ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu                                                                                                                                                                                  ; controller.qsys  ;
; Altera ; altera_avalon_onchip_memory2    ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                          ; controller.qsys  ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|controller_pio_0:pio_0                                                                                                                                                                                                                                ; controller.qsys  ;
; Altera ; altera_reset_controller         ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                ; controller.qsys  ;
; Altera ; altera_reset_controller         ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                            ; controller.qsys  ;
; Altera ; ALTIOBUF                        ; 18.1    ; N/A          ; N/A          ; |top|controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|RAMdataIF:RAMdataIF_inst                                                                                                                                                  ; RAMdataIF.v      ;
+--------+---------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                       ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                                ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                                ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                                ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_next ;
+--------------------------+--------------------------+-------------------+------------------+--------------------------+
; Name                     ; m_next.MAIN_AUTO_REFRESH ; m_next.MAIN_WRITE ; m_next.MAIN_READ ; m_next.MAIN_IDLE         ;
+--------------------------+--------------------------+-------------------+------------------+--------------------------+
; m_next.MAIN_IDLE         ; 0                        ; 0                 ; 0                ; 0                        ;
; m_next.MAIN_READ         ; 0                        ; 0                 ; 1                ; 1                        ;
; m_next.MAIN_WRITE        ; 0                        ; 1                 ; 0                ; 1                        ;
; m_next.MAIN_AUTO_REFRESH ; 1                        ; 0                 ; 0                ; 1                        ;
+--------------------------+--------------------------+-------------------+------------------+--------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state                                                                                                                                                                                   ;
+----------------------------------------+----------------------------------------+---------------------------+-----------------------------+-------------------------------------+--------------------+-------------------+------------------------------+----------------------------+-------------------+
; Name                                   ; m_state.MAIN_SPIN_OFF_READ_WRITE_CYCLE ; m_state.MAIN_AUTO_REFRESH ; m_state.MAIN_BANK_CLOSE_ALL ; m_state.MAIN_PREPARE_BANK_CLOSE_ALL ; m_state.MAIN_WRITE ; m_state.MAIN_READ ; m_state.MAIN_WAIT_UNTIL_SAFE ; m_state.MAIN_BANK_ACTIVATE ; m_state.MAIN_IDLE ;
+----------------------------------------+----------------------------------------+---------------------------+-----------------------------+-------------------------------------+--------------------+-------------------+------------------------------+----------------------------+-------------------+
; m_state.MAIN_IDLE                      ; 0                                      ; 0                         ; 0                           ; 0                                   ; 0                  ; 0                 ; 0                            ; 0                          ; 0                 ;
; m_state.MAIN_BANK_ACTIVATE             ; 0                                      ; 0                         ; 0                           ; 0                                   ; 0                  ; 0                 ; 0                            ; 1                          ; 1                 ;
; m_state.MAIN_WAIT_UNTIL_SAFE           ; 0                                      ; 0                         ; 0                           ; 0                                   ; 0                  ; 0                 ; 1                            ; 0                          ; 1                 ;
; m_state.MAIN_READ                      ; 0                                      ; 0                         ; 0                           ; 0                                   ; 0                  ; 1                 ; 0                            ; 0                          ; 1                 ;
; m_state.MAIN_WRITE                     ; 0                                      ; 0                         ; 0                           ; 0                                   ; 1                  ; 0                 ; 0                            ; 0                          ; 1                 ;
; m_state.MAIN_PREPARE_BANK_CLOSE_ALL    ; 0                                      ; 0                         ; 0                           ; 1                                   ; 0                  ; 0                 ; 0                            ; 0                          ; 1                 ;
; m_state.MAIN_BANK_CLOSE_ALL            ; 0                                      ; 0                         ; 1                           ; 0                                   ; 0                  ; 0                 ; 0                            ; 0                          ; 1                 ;
; m_state.MAIN_AUTO_REFRESH              ; 0                                      ; 1                         ; 0                           ; 0                                   ; 0                  ; 0                 ; 0                            ; 0                          ; 1                 ;
; m_state.MAIN_SPIN_OFF_READ_WRITE_CYCLE ; 1                                      ; 0                         ; 0                           ; 0                                   ; 0                  ; 0                 ; 0                            ; 0                          ; 1                 ;
+----------------------------------------+----------------------------------------+---------------------------+-----------------------------+-------------------------------------+--------------------+-------------------+------------------------------+----------------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_next                  ;
+-------------------------------+-------------------------------+------------------------+-------------------------+---------------------+
; Name                          ; i_next.INIT_MODE_REGISTER_SET ; i_next.INIT_TERMINATED ; i_next.INIT_AUTOREFRESH ; i_next.INIT_POWERUP ;
+-------------------------------+-------------------------------+------------------------+-------------------------+---------------------+
; i_next.INIT_POWERUP           ; 0                             ; 0                      ; 0                       ; 0                   ;
; i_next.INIT_AUTOREFRESH       ; 0                             ; 0                      ; 1                       ; 1                   ;
; i_next.INIT_TERMINATED        ; 0                             ; 1                      ; 0                       ; 1                   ;
; i_next.INIT_MODE_REGISTER_SET ; 1                             ; 0                      ; 0                       ; 1                   ;
+-------------------------------+-------------------------------+------------------------+-------------------------+---------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state                                                                              ;
+--------------------------------+--------------------------------+-------------------------+------------------------------+--------------------------+------------------------+----------------------+
; Name                           ; i_state.INIT_MODE_REGISTER_SET ; i_state.INIT_TERMINATED ; i_state.INIT_WAIT_UNTIL_SAFE ; i_state.INIT_AUTOREFRESH ; i_state.INIT_PRECHARGE ; i_state.INIT_POWERUP ;
+--------------------------------+--------------------------------+-------------------------+------------------------------+--------------------------+------------------------+----------------------+
; i_state.INIT_POWERUP           ; 0                              ; 0                       ; 0                            ; 0                        ; 0                      ; 0                    ;
; i_state.INIT_PRECHARGE         ; 0                              ; 0                       ; 0                            ; 0                        ; 1                      ; 1                    ;
; i_state.INIT_AUTOREFRESH       ; 0                              ; 0                       ; 0                            ; 1                        ; 0                      ; 1                    ;
; i_state.INIT_WAIT_UNTIL_SAFE   ; 0                              ; 0                       ; 1                            ; 0                        ; 0                      ; 1                    ;
; i_state.INIT_TERMINATED        ; 0                              ; 1                       ; 0                            ; 0                        ; 0                      ; 1                    ;
; i_state.INIT_MODE_REGISTER_SET ; 1                              ; 0                       ; 0                            ; 0                        ; 0                      ; 1                    ;
+--------------------------------+--------------------------------+-------------------------+------------------------------+--------------------------+------------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; controller:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; controller:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; controller:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                            ; yes                                                              ; yes                                        ;
; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; controller:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                             ; yes                                                              ; yes                                        ;
; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; controller:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; controller:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_sysclk:the_controller_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_sysclk:the_controller_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; controller:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_sysclk:the_controller_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_sysclk:the_controller_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; controller:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; controller:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Total number of protected registers is 46                                                                                                                                                                                                                                                                                                                                                                                             ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                 ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; smg_interface:smg_interface_inst|smg_encode_module:U2|rSMG[7]                                                                                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_mux_002:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_mux_002:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_translator|av_chipselect_pre                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_ienable_reg[0,2..31]                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_ipending_reg[0,2..31]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_im:the_controller_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_im:the_controller_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_dbrk:the_controller_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_dbrk:the_controller_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_dbrk:the_controller_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_xbrk:the_controller_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_addr[4,5]                                                                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_control_rd_data[2..31]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|p0_reg_channel[0]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                               ; Merged with controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                               ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                               ; Merged with controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                               ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                               ; Merged with controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                               ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                               ; Merged with controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                               ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                               ; Merged with controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                               ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                               ; Merged with controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                               ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                               ; Merged with controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                               ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                               ; Merged with controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                              ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                              ; Merged with controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                              ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                              ; Merged with controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                              ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                              ; Merged with controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                              ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                              ; Merged with controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                              ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                              ; Merged with controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                              ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                              ; Merged with controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                              ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                              ; Merged with controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                              ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                              ; Merged with controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                              ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                              ; Merged with controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                              ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                              ; Merged with controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                              ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                              ; Merged with controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                              ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                              ; Merged with controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                              ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                              ; Merged with controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                              ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                              ; Merged with controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                              ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                              ; Merged with controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                              ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                              ; Merged with controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                              ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                              ; Merged with controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                              ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                              ; Merged with controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                              ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                              ; Merged with controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                              ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                              ; Merged with controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                              ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                              ; Merged with controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                               ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                               ; Merged with controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                              ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|byteen_reg[2]                                                                                                                                                                                                ; Merged with controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                         ; Merged with controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                         ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                         ; Merged with controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                         ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                              ; Merged with controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                              ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                              ; Merged with controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                              ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                              ; Merged with controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                              ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                              ; Merged with controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                              ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                     ; Merged with controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                     ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                     ; Merged with controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                     ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                     ; Merged with controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                     ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                     ; Merged with controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                     ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                            ; Merged with controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                            ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                            ; Merged with controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                            ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                            ; Merged with controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                            ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                            ; Merged with controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                            ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                            ; Merged with controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                            ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                            ; Merged with controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                            ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                            ; Merged with controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                            ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                                            ; Merged with controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                            ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                            ; Merged with controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                            ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                    ; Merged with controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                    ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                    ; Merged with controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                    ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                  ; Merged with controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_addr[12]                                                                                                                                                                                                                                                                          ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                       ; Merged with controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                                ; Merged with controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                               ; Merged with controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                ; Merged with controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                         ; Merged with controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                    ; Merged with controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[2,3]                                                                                                                                                                                                                                                                                                           ; Merged with smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0]                                                                                                                                                                                                                                                                                                             ;
; smg_interface:smg_interface_inst|smg_scan_module:U3|C1[15]                                                                                                                                                                                                                                                                                                                    ; Merged with smg_interface:smg_interface_inst|smg_control_module:U1|C1[15]                                                                                                                                                                                                                                                                                                                 ;
; smg_interface:smg_interface_inst|smg_scan_module:U3|C1[14]                                                                                                                                                                                                                                                                                                                    ; Merged with smg_interface:smg_interface_inst|smg_control_module:U1|C1[14]                                                                                                                                                                                                                                                                                                                 ;
; smg_interface:smg_interface_inst|smg_scan_module:U3|C1[9]                                                                                                                                                                                                                                                                                                                     ; Merged with smg_interface:smg_interface_inst|smg_control_module:U1|C1[9]                                                                                                                                                                                                                                                                                                                  ;
; smg_interface:smg_interface_inst|smg_scan_module:U3|C1[8]                                                                                                                                                                                                                                                                                                                     ; Merged with smg_interface:smg_interface_inst|smg_control_module:U1|C1[8]                                                                                                                                                                                                                                                                                                                  ;
; smg_interface:smg_interface_inst|smg_scan_module:U3|C1[6]                                                                                                                                                                                                                                                                                                                     ; Merged with smg_interface:smg_interface_inst|smg_control_module:U1|C1[6]                                                                                                                                                                                                                                                                                                                  ;
; smg_interface:smg_interface_inst|smg_scan_module:U3|C1[3]                                                                                                                                                                                                                                                                                                                     ; Merged with smg_interface:smg_interface_inst|smg_control_module:U1|C1[3]                                                                                                                                                                                                                                                                                                                  ;
; smg_interface:smg_interface_inst|smg_scan_module:U3|C1[2]                                                                                                                                                                                                                                                                                                                     ; Merged with smg_interface:smg_interface_inst|smg_control_module:U1|C1[2]                                                                                                                                                                                                                                                                                                                  ;
; smg_interface:smg_interface_inst|smg_scan_module:U3|C1[1]                                                                                                                                                                                                                                                                                                                     ; Merged with smg_interface:smg_interface_inst|smg_control_module:U1|C1[1]                                                                                                                                                                                                                                                                                                                  ;
; smg_interface:smg_interface_inst|smg_scan_module:U3|C1[0]                                                                                                                                                                                                                                                                                                                     ; Merged with smg_interface:smg_interface_inst|smg_control_module:U1|C1[0]                                                                                                                                                                                                                                                                                                                  ;
; smg_interface:smg_interface_inst|smg_scan_module:U3|C1[13]                                                                                                                                                                                                                                                                                                                    ; Merged with smg_interface:smg_interface_inst|smg_control_module:U1|C1[13]                                                                                                                                                                                                                                                                                                                 ;
; smg_interface:smg_interface_inst|smg_scan_module:U3|C1[12]                                                                                                                                                                                                                                                                                                                    ; Merged with smg_interface:smg_interface_inst|smg_control_module:U1|C1[12]                                                                                                                                                                                                                                                                                                                 ;
; smg_interface:smg_interface_inst|smg_scan_module:U3|C1[11]                                                                                                                                                                                                                                                                                                                    ; Merged with smg_interface:smg_interface_inst|smg_control_module:U1|C1[11]                                                                                                                                                                                                                                                                                                                 ;
; smg_interface:smg_interface_inst|smg_scan_module:U3|C1[10]                                                                                                                                                                                                                                                                                                                    ; Merged with smg_interface:smg_interface_inst|smg_control_module:U1|C1[10]                                                                                                                                                                                                                                                                                                                 ;
; smg_interface:smg_interface_inst|smg_scan_module:U3|C1[7]                                                                                                                                                                                                                                                                                                                     ; Merged with smg_interface:smg_interface_inst|smg_control_module:U1|C1[7]                                                                                                                                                                                                                                                                                                                  ;
; smg_interface:smg_interface_inst|smg_scan_module:U3|C1[5]                                                                                                                                                                                                                                                                                                                     ; Merged with smg_interface:smg_interface_inst|smg_control_module:U1|C1[5]                                                                                                                                                                                                                                                                                                                  ;
; smg_interface:smg_interface_inst|smg_scan_module:U3|C1[4]                                                                                                                                                                                                                                                                                                                     ; Merged with smg_interface:smg_interface_inst|smg_control_module:U1|C1[4]                                                                                                                                                                                                                                                                                                                  ;
; smg_interface:smg_interface_inst|smg_control_module:U1|i[3]                                                                                                                                                                                                                                                                                                                   ; Merged with smg_interface:smg_interface_inst|smg_control_module:U1|i[2]                                                                                                                                                                                                                                                                                                                   ;
; smg_interface:smg_interface_inst|smg_scan_module:U3|i[2,3]                                                                                                                                                                                                                                                                                                                    ; Merged with smg_interface:smg_interface_inst|smg_control_module:U1|i[2]                                                                                                                                                                                                                                                                                                                   ;
; smg_interface:smg_interface_inst|smg_scan_module:U3|i[1]                                                                                                                                                                                                                                                                                                                      ; Merged with smg_interface:smg_interface_inst|smg_control_module:U1|i[1]                                                                                                                                                                                                                                                                                                                   ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                     ; Merged with controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                     ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                     ; Merged with controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                     ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                     ; Merged with controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                     ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                     ; Merged with controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                     ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                              ; Merged with controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                              ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                              ; Merged with controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                              ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                              ; Merged with controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                              ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                              ; Merged with controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                              ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                            ; Merged with controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                            ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                            ; Merged with controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                            ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                            ; Merged with controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                            ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                            ; Merged with controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                            ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                            ; Merged with controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                            ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                            ; Merged with controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                            ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                            ; Merged with controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                            ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                            ; Merged with controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                            ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                            ; Merged with controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                            ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                         ; Merged with controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                         ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                         ; Merged with controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                         ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                    ; Merged with controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                    ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                    ; Merged with controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                    ;
; smg_interface:smg_interface_inst|smg_scan_module:U3|i[0]                                                                                                                                                                                                                                                                                                                      ; Merged with smg_interface:smg_interface_inst|smg_control_module:U1|i[0]                                                                                                                                                                                                                                                                                                                   ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[0]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_break:the_controller_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_dbrk:the_controller_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_break:the_controller_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; smg_interface:smg_interface_inst|smg_encode_module:U2|rSMG[1,3,4]                                                                                                                                                                                                                                                                                                             ; Merged with smg_interface:smg_interface_inst|smg_encode_module:U2|rSMG[0]                                                                                                                                                                                                                                                                                                                 ;
; smg_interface:smg_interface_inst|smg_encode_module:U2|rSMG[2]                                                                                                                                                                                                                                                                                                                 ; Merged with smg_interface:smg_interface_inst|smg_encode_module:U2|rSMG[5]                                                                                                                                                                                                                                                                                                                 ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                            ; Merged with controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                            ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                            ; Merged with controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                            ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_next~9                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_next~10                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_next~13                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_next~14                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_next~16                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_next~4                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_next~5                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_next~6                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state~14                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state~15                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state~16                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; smg_interface:smg_interface_inst|smg_control_module:U1|rNumber[0]                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[25]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                               ;
; smg_interface:smg_interface_inst|smg_control_module:U1|i[2]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                    ;
; Total Number of Removed Registers = 491                                                                                                                                                                                                                                                                                                                                       ;                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                               ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                      ; Stuck at GND                   ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][43],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][40],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][39],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][38],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][37],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][35],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][34],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][33],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[25],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][39],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][38],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                                            ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                 ; Stuck at GND                   ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][44],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][18],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                            ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][62],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                          ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                            ; Stuck at GND                   ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][62],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                   ; Stuck at GND                   ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][62],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                      ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                  ; Stuck at GND                   ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][62],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                     ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                        ; Stuck at GND                   ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port clock_enable ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ;                                ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                               ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_dbrk:the_controller_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                               ; Stuck at GND                   ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_dbrk:the_controller_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_break:the_controller_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                    ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_dbrk:the_controller_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                     ; Stuck at GND                   ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_break:the_controller_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                              ; Stuck at GND                   ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                       ; Lost Fanouts                   ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                         ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                       ; Lost Fanouts                   ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                         ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                                       ; Lost Fanouts                   ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                         ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                          ; Lost Fanouts                   ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                            ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                          ; Lost Fanouts                   ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                            ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                          ; Lost Fanouts                   ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                            ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                  ; Lost Fanouts                   ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                    ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                  ; Lost Fanouts                   ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                    ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|address_reg[0]                                                                                                                                                                                             ; Stuck at GND                   ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                  ; Lost Fanouts                   ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                    ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                                                 ; Stuck at GND                   ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                                                  ; Stuck at GND                   ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                                                           ; Stuck at GND                   ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC                   ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC                   ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                               ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5644  ;
; Number of registers using Synchronous Clear  ; 103   ;
; Number of registers using Synchronous Load   ; 241   ;
; Number of registers using Asynchronous Clear ; 2261  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1886  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; smg_interface:smg_interface_inst|smg_encode_module:U2|rSMG[0]                                                                                                                                                                                                                                                                   ; 4       ;
; smg_interface:smg_interface_inst|smg_encode_module:U2|rSMG[5]                                                                                                                                                                                                                                                                   ; 2       ;
; smg_interface:smg_interface_inst|smg_encode_module:U2|rSMG[6]                                                                                                                                                                                                                                                                   ; 1       ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[1]                                                                                                                                                                                                                              ; 3       ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[3]                                                                                                                                                                                                                              ; 2       ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[2]                                                                                                                                                                                                                              ; 3       ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[0]                                                                                                                                                                                                                              ; 3       ;
; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                ; 15      ;
; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                         ; 200     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_addr[12]                                                                                                                                                                                                                            ; 12      ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[0]                                                                                                                                                                                                                              ; 3       ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[1]                                                                                                                                                                                                                              ; 3       ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[2]                                                                                                                                                                                                                              ; 3       ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[3]                                                                                                                                                                                                                              ; 3       ;
; controller:u0|controller_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                 ; 6       ;
; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                          ; 1       ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|refresh_counter[14]                                                                                                                                                                                                                   ; 2       ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|refresh_counter[11]                                                                                                                                                                                                                   ; 2       ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|refresh_counter[10]                                                                                                                                                                                                                   ; 2       ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|refresh_counter[9]                                                                                                                                                                                                                    ; 2       ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|refresh_counter[5]                                                                                                                                                                                                                    ; 2       ;
; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                                                    ; 1       ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|F_pc[12]                                                                                                                                                                                                                                     ; 2       ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                               ; 9       ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                       ; 6       ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|F_pc[23]                                                                                                                                                                                                                                     ; 2       ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                              ; 2       ;
; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                              ; 2       ;
; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                          ; 1       ;
; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                            ; 11      ;
; controller:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                 ; 1       ;
; controller:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                 ; 4       ;
; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                                    ; 2       ;
; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                 ; 2       ;
; controller:u0|controller_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                          ; 3       ;
; controller:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                 ; 1       ;
; controller:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                                                    ; 1       ;
; controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                ; 3       ;
; controller:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                 ; 1       ;
; controller:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                     ; 1       ;
; controller:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                      ; 1       ;
; controller:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 53                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                   ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|data_reg[11]                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_byteenable[0]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|E_src2[4]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|E_shift_rot_result[7]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|D_iw[0]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[4]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|readdata[3]                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_writedata[26]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_alu_result[11]                                                                                                                                                                                                                                                                       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|E_src2[12]                                                                                                                                                                                                                                                                             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                   ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]                                                                                                      ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_break:the_controller_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]                                                                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_data[2]                                                                                                                                                                                                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck|sr[5]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |top|controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                   ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|F_pc[20]                                                                                                                                                                                                                                                                               ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8]                                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |top|controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entries[0]                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_bank[0]                                                                                                                                                                                                                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                                                                        ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[12]                                                                                                                                                                                                                                                                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |top|controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[5]                                                                                                                                                                                                                                                                       ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |top|controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                                                                                                                                                                       ;
; 7:1                ; 43 bits   ; 172 LEs       ; 0 LEs                ; 172 LEs                ; Yes        ; |top|controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|active_addr[10]                                                                                                                                                                                                                                                                 ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; Yes        ; |top|controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_count[0]                                                                                                                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|smg_interface:smg_interface_inst|smg_encode_module:U2|rSMG[5]                                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|F_pc[23]                                                                                                                                                                                                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|E_logic_result[29]                                                                                                                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_router:router|src_channel[1]                                                                                                                                                                                                                                                    ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|W_rf_wr_data[6]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]                                                                                                                                                                                                                                                                        ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |top|controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|Selector36                                                                                                                                                                                                                                                                      ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |top|controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|Selector28                                                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                               ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                                              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                       ;
; 36:1               ; 4 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0 ;
+-----------------------------+-------+------+---------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                  ;
+-----------------------------+-------+------+---------------------------------------------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                                                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                                                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                                                     ;
+-----------------------------+-------+------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_register_bank_a_module:controller_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_register_bank_b_module:controller_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem|controller_nios2_gen2_0_cpu_ociram_sp_ram_module:controller_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_sysclk:the_controller_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_sysclk:the_controller_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:u0|controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tfh1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_demux_001:rsp_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_demux_001:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for controller:u0|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+----------------------------------------------+
; Assignment        ; Value ; From ; To                                           ;
+-------------------+-------+------+----------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]       ;
+-------------------+-------+------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                                                                                 ;
+-------------------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                                                                       ;
; lpm_width               ; 8             ; Signed Integer                                                                                                                       ;
; LPM_NUMWORDS            ; 64            ; Signed Integer                                                                                                                       ;
; LPM_WIDTHU              ; 6             ; Signed Integer                                                                                                                       ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                                                                              ;
; UNDERFLOW_CHECKING      ; OFF           ; Untyped                                                                                                                              ;
; OVERFLOW_CHECKING       ; OFF           ; Untyped                                                                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF           ; Untyped                                                                                                                              ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                                                                              ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                                                                              ;
; USE_EAB                 ; ON            ; Untyped                                                                                                                              ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                              ;
; DEVICE_FAMILY           ; Cyclone 10 LP ; Untyped                                                                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                                                                              ;
; CBXI_PARAMETER          ; scfifo_cr21   ; Untyped                                                                                                                              ;
+-------------------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                                                                                 ;
+-------------------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                                                                       ;
; lpm_width               ; 8             ; Signed Integer                                                                                                                       ;
; LPM_NUMWORDS            ; 64            ; Signed Integer                                                                                                                       ;
; LPM_WIDTHU              ; 6             ; Signed Integer                                                                                                                       ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                                                                              ;
; UNDERFLOW_CHECKING      ; OFF           ; Untyped                                                                                                                              ;
; OVERFLOW_CHECKING       ; OFF           ; Untyped                                                                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF           ; Untyped                                                                                                                              ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                                                                              ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                                                                              ;
; USE_EAB                 ; ON            ; Untyped                                                                                                                              ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                              ;
; DEVICE_FAMILY           ; Cyclone 10 LP ; Untyped                                                                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                                                                              ;
; CBXI_PARAMETER          ; scfifo_cr21   ; Untyped                                                                                                                              ;
+-------------------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_register_bank_a_module:controller_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                               ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_register_bank_a_module:controller_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                               ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                               ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                               ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                               ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_vlc1      ; Untyped                                                                                                                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_register_bank_b_module:controller_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                               ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_register_bank_b_module:controller_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                               ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                               ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                               ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                               ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_vlc1      ; Untyped                                                                                                                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem|controller_nios2_gen2_0_cpu_ociram_sp_ram_module:controller_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem|controller_nios2_gen2_0_cpu_ociram_sp_ram_module:controller_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_3c71      ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_sysclk:the_controller_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_sysclk:the_controller_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:controller_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                                              ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                                              ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                                              ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_onchip_memory2_0:onchip_memory2_0 ;
+----------------+---------------------------------+------------------------------------------------------+
; Parameter Name ; Value                           ; Type                                                 ;
+----------------+---------------------------------+------------------------------------------------------+
; INIT_FILE      ; controller_onchip_memory2_0.hex ; String                                               ;
+----------------+---------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                       ;
+------------------------------------+---------------------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT                     ; Untyped                                                    ;
; WIDTH_A                            ; 32                              ; Signed Integer                                             ;
; WIDTHAD_A                          ; 12                              ; Signed Integer                                             ;
; NUMWORDS_A                         ; 4096                            ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                    ;
; WIDTH_B                            ; 1                               ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                               ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                               ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 4                               ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                               ; Signed Integer                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                       ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                    ;
; INIT_FILE                          ; controller_onchip_memory2_0.hex ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 4096                            ; Signed Integer                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone 10 LP                   ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_tfh1                 ; Untyped                                                    ;
+------------------------------------+---------------------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 26    ; Signed Integer                                                                                                                          ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W               ; 26    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                          ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                          ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                          ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                          ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                          ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                          ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                          ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                          ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                           ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 26    ; Signed Integer                                                                                                                                 ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                 ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                 ;
; UAV_ADDRESS_W               ; 26    ; Signed Integer                                                                                                                                 ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                 ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                 ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                 ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                 ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                 ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                 ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 24    ; Signed Integer                                                                                                                                                   ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                   ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                   ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                                                                   ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                                                                   ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 12    ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 82    ; Signed Integer                                                                                                                  ;
; PKT_QOS_L                 ; 82    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_H       ; 79    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_L       ; 79    ; Signed Integer                                                                                                                  ;
; PKT_CACHE_H               ; 96    ; Signed Integer                                                                                                                  ;
; PKT_CACHE_L               ; 93    ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_H           ; 89    ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_L           ; 89    ; Signed Integer                                                                                                                  ;
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 78    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 77    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_EXCLUSIVE       ; 67    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                  ;
; ID                        ; 0     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                  ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                  ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                  ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_ADDR_W                ; 26    ; Signed Integer                                                                                                                  ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 82    ; Signed Integer                                                                                                                         ;
; PKT_QOS_L                 ; 82    ; Signed Integer                                                                                                                         ;
; PKT_DATA_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                                         ;
; PKT_DATA_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_SIDEBAND_H       ; 79    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_SIDEBAND_L       ; 79    ; Signed Integer                                                                                                                         ;
; PKT_CACHE_H               ; 96    ; Signed Integer                                                                                                                         ;
; PKT_CACHE_L               ; 93    ; Signed Integer                                                                                                                         ;
; PKT_THREAD_ID_H           ; 89    ; Signed Integer                                                                                                                         ;
; PKT_THREAD_ID_L           ; 89    ; Signed Integer                                                                                                                         ;
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                         ;
; PKT_BURST_TYPE_H          ; 78    ; Signed Integer                                                                                                                         ;
; PKT_BURST_TYPE_L          ; 77    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_EXCLUSIVE       ; 67    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                         ;
; ID                        ; 1     ; Signed Integer                                                                                                                         ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                         ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                         ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                         ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                         ;
; PKT_ADDR_W                ; 26    ; Signed Integer                                                                                                                         ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                      ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                      ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                 ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                                                                              ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                              ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                              ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                              ;
; PKT_ADDR_H                ; 43    ; Signed Integer                                                                                                                                              ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_LOCK            ; 48    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 44    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_POSTED          ; 45    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_WRITE           ; 46    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_READ            ; 47    ; Signed Integer                                                                                                                                              ;
; PKT_SRC_ID_H              ; 67    ; Signed Integer                                                                                                                                              ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                                                                              ;
; PKT_DEST_ID_H             ; 70    ; Signed Integer                                                                                                                                              ;
; PKT_DEST_ID_L             ; 68    ; Signed Integer                                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 53    ; Signed Integer                                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 50    ; Signed Integer                                                                                                                                              ;
; PKT_PROTECTION_H          ; 74    ; Signed Integer                                                                                                                                              ;
; PKT_PROTECTION_L          ; 72    ; Signed Integer                                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 80    ; Signed Integer                                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 79    ; Signed Integer                                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 81    ; Signed Integer                                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 83    ; Signed Integer                                                                                                                                              ;
; ST_DATA_W                 ; 84    ; Signed Integer                                                                                                                                              ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                              ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                                                              ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                              ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                              ;
; FIFO_DATA_W               ; 85    ; Signed Integer                                                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 85    ; Signed Integer                                                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                         ;
; DATA_WIDTH          ; 85    ; Signed Integer                                                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                     ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                     ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_router:router|controller_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_router_001:router_001|controller_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_router_002:router_002|controller_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_router_003:router_003|controller_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_router_004:router_004|controller_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_router_004:router_005|controller_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_router_002:router_006|controller_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                                                ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                                                        ;
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                                                                                        ;
; PKT_ADDR_H                ; 43    ; Signed Integer                                                                                                                                                        ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 50    ; Signed Integer                                                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 53    ; Signed Integer                                                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 44    ; Signed Integer                                                                                                                                                        ;
; PKT_TRANS_WRITE           ; 46    ; Signed Integer                                                                                                                                                        ;
; PKT_TRANS_READ            ; 47    ; Signed Integer                                                                                                                                                        ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                                        ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 60    ; Signed Integer                                                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 59    ; Signed Integer                                                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                                                                                        ;
; ST_DATA_W                 ; 84    ; Signed Integer                                                                                                                                                        ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                                        ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                        ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                        ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_CONST_MASK      ; 7     ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_CONST_VALUE     ; 7     ; Signed Integer                                                                                                                                                        ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                        ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                        ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                        ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                        ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                        ;
; OUT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                                                                                        ;
; OUT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 52    ; Signed Integer                                                                                                                                                                                                                                                                             ;
; PKT_BYTE_CNT_L ; 50    ; Signed Integer                                                                                                                                                                                                                                                                             ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                                                             ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                                                             ;
; ST_DATA_W      ; 84    ; Signed Integer                                                                                                                                                                                                                                                                             ;
; ST_CHANNEL_W   ; 5     ; Signed Integer                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                                                                            ;
; SCHEME         ; no-arb ; String                                                                                                                                                    ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                    ;
; SCHEME         ; no-arb ; String                                                                                                                                                            ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                    ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                  ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_ADDR_H                 ; 43    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                        ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 44    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_BYTE_CNT_L             ; 50    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_BYTE_CNT_H             ; 52    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_BURSTWRAP_L            ; 53    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_BURSTWRAP_H            ; 55    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_BURST_SIZE_L           ; 56    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_BURST_SIZE_H           ; 58    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_L      ; 79    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_H      ; 80    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_TRANS_EXCLUSIVE        ; 49    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_BURST_TYPE_L           ; 59    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_BURST_TYPE_H           ; 60    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_L       ; 81    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_H       ; 83    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_TRANS_WRITE            ; 46    ; Signed Integer                                                                                                                                                        ;
; IN_ST_DATA_W                  ; 84    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 67    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_BURST_TYPE_L          ; 77    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_BURST_TYPE_H          ; 78    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                                                        ;
; OUT_ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                                                        ;
; ST_CHANNEL_W                  ; 5     ; Signed Integer                                                                                                                                                        ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                                                        ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                                        ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                                        ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                                        ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                                        ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                  ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_ADDR_H                 ; 61    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                        ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 62    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_BYTE_CNT_L             ; 68    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_BYTE_CNT_H             ; 70    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_BURSTWRAP_L            ; 71    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_BURSTWRAP_H            ; 73    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_BURST_SIZE_L           ; 74    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_BURST_SIZE_H           ; 76    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_L      ; 97    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_H      ; 98    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_TRANS_EXCLUSIVE        ; 67    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_BURST_TYPE_L           ; 77    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_BURST_TYPE_H           ; 78    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_L       ; 99    ; Signed Integer                                                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_H       ; 101   ; Signed Integer                                                                                                                                                        ;
; IN_PKT_TRANS_WRITE            ; 64    ; Signed Integer                                                                                                                                                        ;
; IN_ST_DATA_W                  ; 102   ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_ADDR_H                ; 43    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 44    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_BYTE_CNT_L            ; 50    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_L     ; 79    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_H     ; 80    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 49    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_BURST_TYPE_L          ; 59    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_BURST_TYPE_H          ; 60    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 81    ; Signed Integer                                                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 83    ; Signed Integer                                                                                                                                                        ;
; OUT_ST_DATA_W                 ; 84    ; Signed Integer                                                                                                                                                        ;
; ST_CHANNEL_W                  ; 5     ; Signed Integer                                                                                                                                                        ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                                        ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                                        ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                                        ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                                        ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                                        ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                           ;
+---------------------------+----------+----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                 ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                 ;
+---------------------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll0:pll0_inst|altpll:altpll_component ;
+-------------------------------+------------------------+----------------------------+
; Parameter Name                ; Value                  ; Type                       ;
+-------------------------------+------------------------+----------------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped                    ;
; PLL_TYPE                      ; AUTO                   ; Untyped                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll0 ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped                    ;
; SCAN_CHAIN                    ; LONG                   ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped                    ;
; LOCK_HIGH                     ; 1                      ; Untyped                    ;
; LOCK_LOW                      ; 1                      ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped                    ;
; SKIP_VCO                      ; OFF                    ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped                    ;
; BANDWIDTH                     ; 0                      ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped                    ;
; DOWN_SPREAD                   ; 0                      ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped                    ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped                    ;
; CLK2_MULTIPLY_BY              ; 1                      ; Untyped                    ;
; CLK1_MULTIPLY_BY              ; 2                      ; Signed Integer             ;
; CLK0_MULTIPLY_BY              ; 2                      ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped                    ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped                    ;
; CLK2_DIVIDE_BY                ; 1                      ; Untyped                    ;
; CLK1_DIVIDE_BY                ; 1                      ; Signed Integer             ;
; CLK0_DIVIDE_BY                ; 1                      ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; 5000                   ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK2_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK1_DUTY_CYCLE               ; 50                     ; Signed Integer             ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped                    ;
; DPA_DIVIDER                   ; 0                      ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped                    ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped                    ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped                    ;
; VCO_MIN                       ; 0                      ; Untyped                    ;
; VCO_MAX                       ; 0                      ; Untyped                    ;
; VCO_CENTER                    ; 0                      ; Untyped                    ;
; PFD_MIN                       ; 0                      ; Untyped                    ;
; PFD_MAX                       ; 0                      ; Untyped                    ;
; M_INITIAL                     ; 0                      ; Untyped                    ;
; M                             ; 0                      ; Untyped                    ;
; N                             ; 1                      ; Untyped                    ;
; M2                            ; 1                      ; Untyped                    ;
; N2                            ; 1                      ; Untyped                    ;
; SS                            ; 1                      ; Untyped                    ;
; C0_HIGH                       ; 0                      ; Untyped                    ;
; C1_HIGH                       ; 0                      ; Untyped                    ;
; C2_HIGH                       ; 0                      ; Untyped                    ;
; C3_HIGH                       ; 0                      ; Untyped                    ;
; C4_HIGH                       ; 0                      ; Untyped                    ;
; C5_HIGH                       ; 0                      ; Untyped                    ;
; C6_HIGH                       ; 0                      ; Untyped                    ;
; C7_HIGH                       ; 0                      ; Untyped                    ;
; C8_HIGH                       ; 0                      ; Untyped                    ;
; C9_HIGH                       ; 0                      ; Untyped                    ;
; C0_LOW                        ; 0                      ; Untyped                    ;
; C1_LOW                        ; 0                      ; Untyped                    ;
; C2_LOW                        ; 0                      ; Untyped                    ;
; C3_LOW                        ; 0                      ; Untyped                    ;
; C4_LOW                        ; 0                      ; Untyped                    ;
; C5_LOW                        ; 0                      ; Untyped                    ;
; C6_LOW                        ; 0                      ; Untyped                    ;
; C7_LOW                        ; 0                      ; Untyped                    ;
; C8_LOW                        ; 0                      ; Untyped                    ;
; C9_LOW                        ; 0                      ; Untyped                    ;
; C0_INITIAL                    ; 0                      ; Untyped                    ;
; C1_INITIAL                    ; 0                      ; Untyped                    ;
; C2_INITIAL                    ; 0                      ; Untyped                    ;
; C3_INITIAL                    ; 0                      ; Untyped                    ;
; C4_INITIAL                    ; 0                      ; Untyped                    ;
; C5_INITIAL                    ; 0                      ; Untyped                    ;
; C6_INITIAL                    ; 0                      ; Untyped                    ;
; C7_INITIAL                    ; 0                      ; Untyped                    ;
; C8_INITIAL                    ; 0                      ; Untyped                    ;
; C9_INITIAL                    ; 0                      ; Untyped                    ;
; C0_MODE                       ; BYPASS                 ; Untyped                    ;
; C1_MODE                       ; BYPASS                 ; Untyped                    ;
; C2_MODE                       ; BYPASS                 ; Untyped                    ;
; C3_MODE                       ; BYPASS                 ; Untyped                    ;
; C4_MODE                       ; BYPASS                 ; Untyped                    ;
; C5_MODE                       ; BYPASS                 ; Untyped                    ;
; C6_MODE                       ; BYPASS                 ; Untyped                    ;
; C7_MODE                       ; BYPASS                 ; Untyped                    ;
; C8_MODE                       ; BYPASS                 ; Untyped                    ;
; C9_MODE                       ; BYPASS                 ; Untyped                    ;
; C0_PH                         ; 0                      ; Untyped                    ;
; C1_PH                         ; 0                      ; Untyped                    ;
; C2_PH                         ; 0                      ; Untyped                    ;
; C3_PH                         ; 0                      ; Untyped                    ;
; C4_PH                         ; 0                      ; Untyped                    ;
; C5_PH                         ; 0                      ; Untyped                    ;
; C6_PH                         ; 0                      ; Untyped                    ;
; C7_PH                         ; 0                      ; Untyped                    ;
; C8_PH                         ; 0                      ; Untyped                    ;
; C9_PH                         ; 0                      ; Untyped                    ;
; L0_HIGH                       ; 1                      ; Untyped                    ;
; L1_HIGH                       ; 1                      ; Untyped                    ;
; G0_HIGH                       ; 1                      ; Untyped                    ;
; G1_HIGH                       ; 1                      ; Untyped                    ;
; G2_HIGH                       ; 1                      ; Untyped                    ;
; G3_HIGH                       ; 1                      ; Untyped                    ;
; E0_HIGH                       ; 1                      ; Untyped                    ;
; E1_HIGH                       ; 1                      ; Untyped                    ;
; E2_HIGH                       ; 1                      ; Untyped                    ;
; E3_HIGH                       ; 1                      ; Untyped                    ;
; L0_LOW                        ; 1                      ; Untyped                    ;
; L1_LOW                        ; 1                      ; Untyped                    ;
; G0_LOW                        ; 1                      ; Untyped                    ;
; G1_LOW                        ; 1                      ; Untyped                    ;
; G2_LOW                        ; 1                      ; Untyped                    ;
; G3_LOW                        ; 1                      ; Untyped                    ;
; E0_LOW                        ; 1                      ; Untyped                    ;
; E1_LOW                        ; 1                      ; Untyped                    ;
; E2_LOW                        ; 1                      ; Untyped                    ;
; E3_LOW                        ; 1                      ; Untyped                    ;
; L0_INITIAL                    ; 1                      ; Untyped                    ;
; L1_INITIAL                    ; 1                      ; Untyped                    ;
; G0_INITIAL                    ; 1                      ; Untyped                    ;
; G1_INITIAL                    ; 1                      ; Untyped                    ;
; G2_INITIAL                    ; 1                      ; Untyped                    ;
; G3_INITIAL                    ; 1                      ; Untyped                    ;
; E0_INITIAL                    ; 1                      ; Untyped                    ;
; E1_INITIAL                    ; 1                      ; Untyped                    ;
; E2_INITIAL                    ; 1                      ; Untyped                    ;
; E3_INITIAL                    ; 1                      ; Untyped                    ;
; L0_MODE                       ; BYPASS                 ; Untyped                    ;
; L1_MODE                       ; BYPASS                 ; Untyped                    ;
; G0_MODE                       ; BYPASS                 ; Untyped                    ;
; G1_MODE                       ; BYPASS                 ; Untyped                    ;
; G2_MODE                       ; BYPASS                 ; Untyped                    ;
; G3_MODE                       ; BYPASS                 ; Untyped                    ;
; E0_MODE                       ; BYPASS                 ; Untyped                    ;
; E1_MODE                       ; BYPASS                 ; Untyped                    ;
; E2_MODE                       ; BYPASS                 ; Untyped                    ;
; E3_MODE                       ; BYPASS                 ; Untyped                    ;
; L0_PH                         ; 0                      ; Untyped                    ;
; L1_PH                         ; 0                      ; Untyped                    ;
; G0_PH                         ; 0                      ; Untyped                    ;
; G1_PH                         ; 0                      ; Untyped                    ;
; G2_PH                         ; 0                      ; Untyped                    ;
; G3_PH                         ; 0                      ; Untyped                    ;
; E0_PH                         ; 0                      ; Untyped                    ;
; E1_PH                         ; 0                      ; Untyped                    ;
; E2_PH                         ; 0                      ; Untyped                    ;
; E3_PH                         ; 0                      ; Untyped                    ;
; M_PH                          ; 0                      ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; CLK0_COUNTER                  ; G0                     ; Untyped                    ;
; CLK1_COUNTER                  ; G0                     ; Untyped                    ;
; CLK2_COUNTER                  ; G0                     ; Untyped                    ;
; CLK3_COUNTER                  ; G0                     ; Untyped                    ;
; CLK4_COUNTER                  ; G0                     ; Untyped                    ;
; CLK5_COUNTER                  ; G0                     ; Untyped                    ;
; CLK6_COUNTER                  ; E0                     ; Untyped                    ;
; CLK7_COUNTER                  ; E1                     ; Untyped                    ;
; CLK8_COUNTER                  ; E2                     ; Untyped                    ;
; CLK9_COUNTER                  ; E3                     ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                      ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                      ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                      ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                      ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                      ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                      ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                      ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                      ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                      ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                      ; Untyped                    ;
; M_TIME_DELAY                  ; 0                      ; Untyped                    ;
; N_TIME_DELAY                  ; 0                      ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                     ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                     ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                      ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped                    ;
; VCO_POST_SCALE                ; 0                      ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone 10 LP          ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED              ; Untyped                    ;
; PORT_CLK1                     ; PORT_USED              ; Untyped                    ;
; PORT_CLK2                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped                    ;
; PORT_ARESET                   ; PORT_UNUSED            ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_LOCKED                   ; PORT_UNUSED            ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                      ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                      ; Untyped                    ;
; CBXI_PARAMETER                ; pll0_altpll            ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped                    ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped                    ;
; DEVICE_FAMILY                 ; Cyclone 10 LP          ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE             ;
+-------------------------------+------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: smg_interface:smg_interface_inst|smg_control_module:U1 ;
+----------------+------------------+-----------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                            ;
+----------------+------------------+-----------------------------------------------------------------+
; T1MS           ; 1100001101001111 ; Unsigned Binary                                                 ;
+----------------+------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: smg_interface:smg_interface_inst|smg_encode_module:U2 ;
+----------------+----------+------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                   ;
+----------------+----------+------------------------------------------------------------------------+
; _0             ; 11000000 ; Unsigned Binary                                                        ;
; _1             ; 11111001 ; Unsigned Binary                                                        ;
; _2             ; 10100100 ; Unsigned Binary                                                        ;
; _3             ; 10110000 ; Unsigned Binary                                                        ;
; _4             ; 10011001 ; Unsigned Binary                                                        ;
; _5             ; 10010010 ; Unsigned Binary                                                        ;
; _6             ; 10000010 ; Unsigned Binary                                                        ;
; _7             ; 11111000 ; Unsigned Binary                                                        ;
; _8             ; 10000000 ; Unsigned Binary                                                        ;
; _9             ; 10010000 ; Unsigned Binary                                                        ;
+----------------+----------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: smg_interface:smg_interface_inst|smg_scan_module:U3 ;
+----------------+------------------+--------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                         ;
+----------------+------------------+--------------------------------------------------------------+
; T1MS           ; 1100001101001111 ; Unsigned Binary                                              ;
+----------------+------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_data_bits                                   ; 340                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_bits                                ; 340                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_sample_depth                                ; 256                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_segment_size                                ; 256                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; sld_inversion_mask_length                       ; 1042                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_storage_qualifier_bits                      ; 340                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                   ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                             ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                 ;
; Entity Instance            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                      ;
;     -- lpm_width           ; 8                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                ;
; Entity Instance            ; controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                      ;
;     -- lpm_width           ; 8                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_register_bank_a_module:controller_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_register_bank_b_module:controller_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem|controller_nios2_gen2_0_cpu_ociram_sp_ram_module:controller_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; controller:u0|controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                           ;
+-------------------------------+----------------------------------------+
; Name                          ; Value                                  ;
+-------------------------------+----------------------------------------+
; Number of entity instances    ; 1                                      ;
; Entity Instance               ; pll0:pll0_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                 ;
;     -- PLL_TYPE               ; AUTO                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                      ;
+-------------------------------+----------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "smg_interface:smg_interface_inst" ;
+-------------------+-------+----------+-----------------------+
; Port              ; Type  ; Severity ; Details               ;
+-------------------+-------+----------+-----------------------+
; Number_Sig[11..6] ; Input ; Info     ; Stuck at GND          ;
; Number_Sig[4..2]  ; Input ; Info     ; Stuck at GND          ;
; Number_Sig[0]     ; Input ; Info     ; Stuck at GND          ;
+-------------------+-------+----------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "c10_clkctrl:c10_clkctrl_inst|c10_clkctrl_altclkctrl_0:altclkctrl_0|c10_clkctrl_altclkctrl_0_sub:c10_clkctrl_altclkctrl_0_sub_component" ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                           ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; ena         ; Input ; Info     ; Stuck at VCC                                                                                                                      ;
; inclk[3..1] ; Input ; Info     ; Stuck at GND                                                                                                                      ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                               ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                          ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:u0|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+--------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                          ;
+----------------+-------+----------+--------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                     ;
+----------------+-------+----------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                           ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                      ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+---------------------------------------------+
; Port           ; Type   ; Severity ; Details                                     ;
+----------------+--------+----------+---------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                      ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                ;
+----------------+--------+----------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                            ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                                       ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                                         ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                    ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                    ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                    ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                    ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                          ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                          ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                          ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                            ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                                       ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                               ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                               ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                            ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                       ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                       ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                     ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_router_004:router_004|controller_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_router_003:router_003|controller_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_router_002:router_002|controller_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_router_001:router_001|controller_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                      ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_router:router|controller_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                          ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                            ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                    ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                               ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                             ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                        ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                     ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                       ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                           ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                           ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                           ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:u0|controller_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                    ;
+--------+-------+----------+------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                               ;
+--------+-------+----------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:controller_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_sysclk:the_controller_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_sysclk:the_controller_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_pib:the_controller_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_fifo:the_controller_nios2_gen2_0_cpu_nios2_oci_fifo|controller_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_controller_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                               ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_dtrace:the_controller_nios2_gen2_0_cpu_nios2_oci_dtrace|controller_nios2_gen2_0_cpu_nios2_oci_td_mode:controller_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_itrace:the_controller_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                            ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_dbrk:the_controller_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_xbrk:the_controller_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                                      ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                 ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                               ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
; oci_ienable[0]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_test_bench:the_controller_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                    ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:u0|controller_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+--------------------------------------------+
; Port          ; Type   ; Severity ; Details                                    ;
+---------------+--------+----------+--------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected                     ;
+---------------+--------+----------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic"                                           ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:u0|controller_jtag_uart_0:jtag_uart_0"                                                                 ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                          ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                           ;
; almost_full  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                           ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 340                 ; 340              ; 256          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 434                         ;
; cycloneiii_clkctrl    ; 1                           ;
; cycloneiii_ff         ; 1156                        ;
;     CLR               ; 327                         ;
;     CLR SCLR          ; 2                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 85                          ;
;     ENA               ; 272                         ;
;     ENA CLR           ; 260                         ;
;     ENA CLR SCLR      ; 5                           ;
;     ENA CLR SLD       ; 17                          ;
;     ENA SLD           ; 12                          ;
;     SLD               ; 10                          ;
;     plain             ; 119                         ;
; cycloneiii_io_ibuf    ; 16                          ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 1882                        ;
;     arith             ; 140                         ;
;         2 data inputs ; 96                          ;
;         3 data inputs ; 44                          ;
;     normal            ; 1742                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 54                          ;
;         2 data inputs ; 233                         ;
;         3 data inputs ; 482                         ;
;         4 data inputs ; 970                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 144                         ;
;                       ;                             ;
; Max LUT depth         ; 12.00                       ;
; Average LUT depth     ; 3.06                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 239                                      ;
; cycloneiii_ff         ; 112                                      ;
;     CLR               ; 6                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 50                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     ENA SCLR          ; 6                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 187                                      ;
;     arith             ; 9                                        ;
;         2 data inputs ; 9                                        ;
;     normal            ; 178                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 24                                       ;
;         3 data inputs ; 59                                       ;
;         4 data inputs ; 88                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.99                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:04     ;
; sld_hub:auto_hub ; 00:00:01     ;
+------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                                                                                         ; Details ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|ack_refresh_request                                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|ack_refresh_request                                                                                                             ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|ack_refresh_request                                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|ack_refresh_request                                                                                                             ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|active_cs_n                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|active_cs_n                                                                                                                     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|active_cs_n                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|active_cs_n                                                                                                                     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|active_rnw                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|active_rnw                                                                                                                      ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|active_rnw                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|active_rnw                                                                                                                      ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_addr[0]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[19]~0                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_addr[0]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[19]~0                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_addr[10]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[29]~1                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_addr[10]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[29]~1                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_addr[11]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[30]~2                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_addr[11]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[30]~2                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_addr[12]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[31]~3                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_addr[12]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[31]~3                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_addr[13]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[32]~4                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_addr[13]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[32]~4                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_addr[14]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[33]~5                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_addr[14]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[33]~5                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_addr[15]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[34]~6                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_addr[15]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[34]~6                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_addr[16]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[35]~7                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_addr[16]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[35]~7                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_addr[17]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[36]~8                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_addr[17]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[36]~8                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_addr[18]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[37]~9                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_addr[18]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[37]~9                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_addr[19]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[38]~10                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_addr[19]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[38]~10                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_addr[1]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[20]~11                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_addr[1]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[20]~11                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_addr[20]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[39]~12                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_addr[20]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[39]~12                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_addr[21]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[40]~13                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_addr[21]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[40]~13                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_addr[22]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[41]~14                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_addr[22]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[41]~14                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_addr[23]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[42]~15                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_addr[23]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[42]~15                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_addr[2]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[21]~16                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_addr[2]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[21]~16                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_addr[3]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[22]~17                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_addr[3]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[22]~17                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_addr[4]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[23]~18                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_addr[4]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[23]~18                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_addr[5]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[24]~19                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_addr[5]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[24]~19                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_addr[6]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[25]~20                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_addr[6]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[25]~20                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_addr[7]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[26]~21                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_addr[7]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[26]~21                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_addr[8]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[27]~22                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_addr[8]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[27]~22                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_addr[9]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[28]~23                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_addr[9]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[28]~23                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_be_n[0]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[16]~24_wirecell                                 ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_be_n[0]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[16]~24_wirecell                                 ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_be_n[1]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[17]~25_wirecell                                 ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_be_n[1]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[17]~25_wirecell                                 ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_cs                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|comb~6                                                                                                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_cs                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|comb~6                                                                                                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_data[0]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[0]~26                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_data[0]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[0]~26                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_data[10]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[10]~27                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_data[10]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[10]~27                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_data[11]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[11]~28                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_data[11]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[11]~28                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_data[12]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[12]~29                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_data[12]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[12]~29                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_data[13]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[13]~30                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_data[13]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[13]~30                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_data[14]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[14]~31                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_data[14]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[14]~31                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_data[15]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[15]~32                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_data[15]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[15]~32                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_data[1]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[1]~33                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_data[1]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[1]~33                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_data[2]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[2]~34                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_data[2]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[2]~34                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_data[3]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[3]~35                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_data[3]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[3]~35                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_data[4]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[4]~36                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_data[4]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[4]~36                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_data[5]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[5]~37                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_data[5]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[5]~37                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_data[6]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[6]~38                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_data[6]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[6]~38                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_data[7]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[7]~39                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_data[7]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[7]~39                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_data[8]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[8]~40                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_data[8]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[8]~40                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_data[9]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[9]~41                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_data[9]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[9]~41                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_rd_n                                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent|m0_read~0_wirecell                                                     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_rd_n                                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent|m0_read~0_wirecell                                                     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_wr_n                                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent|m0_write~0_wirecell                                                    ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|az_wr_n                                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent|m0_write~0_wirecell                                                    ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|empty       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|Equal1~0_wirecell ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|empty       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|Equal1~0_wirecell ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entries[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entries[0]        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entries[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entries[0]        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entries[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entries[1]        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entries[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entries[1]        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[0]        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[0]        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[10]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[10]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[11]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[11]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[12]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[12]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[13]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[13]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[14]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[14]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[15]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[15]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[16]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[16]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[17]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[17]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[18]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[18]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[19]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[19]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[1]        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[1]        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[20]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[20]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[21]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[21]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[22]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[22]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[23]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[23]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[24]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[24]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[25]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[25]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[26]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[26]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[27]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[27]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[28]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[28]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[29]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[29]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[2]        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[2]        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[30]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[30]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[31]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[31]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[32] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[32]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[32] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[32]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[33] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[33]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[33] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[33]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[34] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[34]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[34] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[34]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[35] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[35]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[35] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[35]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[36] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[36]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[36] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[36]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[37] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[37]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[37] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[37]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[38] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[38]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[38] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[38]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[39]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[3]        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[3]        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[40] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[40]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[40] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[40]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[41] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[41]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[41] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[41]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[42] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[42]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[42] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[42]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[4]        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[4]        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[5]        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[5]        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[6]        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[6]        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[7]        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[7]        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[8]        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[8]        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[9]        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_0[9]        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[0]        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[0]        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[10]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[10]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[11]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[11]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[12]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[12]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[13]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[13]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[14]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[14]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[15]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[15]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[16]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[16]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[17]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[17]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[18]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[18]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[19]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[19]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[1]        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[1]        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[20]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[20]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[21]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[21]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[22]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[22]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[23]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[23]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[24]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[24]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[25]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[25]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[26]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[26]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[27]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[27]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[28]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[28]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[29]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[29]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[2]        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[2]        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[30]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[30]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[31]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[31]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[32] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[32]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[32] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[32]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[33] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[33]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[33] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[33]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[34] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[34]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[34] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[34]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[35] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[35]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[35] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[35]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[36] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[36]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[36] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[36]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[37] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[37]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[37] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[37]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[38] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[38]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[38] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[38]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[39] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[39]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[39] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[39]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[3]        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[3]        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[40] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[40]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[40] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[40]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[41] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[41]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[41] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[41]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[42] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[42]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[42] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[42]       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[4]        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[4]        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[5]        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[5]        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[6]        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[6]        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[7]        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[7]        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[8]        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[8]        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[9]        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|entry_1[9]        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|full        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|Equal0~0          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|full        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|Equal0~0          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|f_select                                                                                                                        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|f_select                                                                                                                        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_address        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[0]~16     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[0]~16     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[10]~17    ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[10]~17    ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[11]~18    ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[11]~18    ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[12]~19    ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[12]~19    ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[13]~20    ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[13]~20    ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[14]~21    ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[14]~21    ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[15]~22    ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[15]~22    ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[16]~23    ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[16]~23    ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[17]~24    ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[17]~24    ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[18]~25    ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[18]~25    ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[19]~26    ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[19]~26    ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[1]~27     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[1]~27     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[20]~28    ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[20]~28    ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[21]~29    ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[21]~29    ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[22]~30    ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[22]~30    ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[23]~31    ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[23]~31    ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[24]~32    ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[24]~32    ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[25]~33    ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[25]~33    ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[26]~34    ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[26]~34    ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[27]~0     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[27]~0     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[28]~2     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[28]~2     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[29]~5     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[29]~5     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[2]~35     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[2]~35     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[30]~4     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[30]~4     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[31]~7     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[31]~7     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[32] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[32]~6     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[32] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[32]~6     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[33] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[33]~9     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[33] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[33]~9     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[34] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[34]~8     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[34] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[34]~8     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[35] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[35]~11    ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[35] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[35]~11    ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[36] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[36]~10    ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[36] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[36]~10    ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[37] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[37]~13    ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[37] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[37]~13    ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[38] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[38]~12    ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[38] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[38]~12    ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[39] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[39]~15    ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[39] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[39]~15    ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[3]~36     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[3]~36     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[40] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[40]~14    ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[40] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[40]~14    ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[41] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[41]~3     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[41] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[41]~3     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[42] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[42]~1     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[42] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[42]~1     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[4]~37     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[4]~37     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[5]~38     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[5]~38     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[6]~39     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[6]~39     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[7]~40     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[7]~40     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[8]~41     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[8]~41     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[9]~42     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|rd_data[9]~42     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|reset_n     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                   ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|reset_n     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                   ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|comb~7                                                                                                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|comb~7                                                                                                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_address  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_address        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_address  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_address        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[0]~26                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[0]~26                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[10]~27                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[10]~27                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[11]~28                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[11]~28                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[12]~29                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[12]~29                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[13]~30                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[13]~30                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[14]~31                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[14]~31                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[15]~32                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[15]~32                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|comb~8_wirecell                                                                                                                 ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|comb~8_wirecell                                                                                                                 ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|comb~9_wirecell                                                                                                                 ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|comb~9_wirecell                                                                                                                 ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[19]~0                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[19]~0                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[20]~11                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[20]~11                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[1]~33                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[1]~33                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[21]~16                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[21]~16                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[22]~17                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[22]~17                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[23]~18                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[23]~18                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[24]~19                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[24]~19                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[25]~20                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[25]~20                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[26]~21                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[26]~21                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[27]~22                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[27]~22                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[28]~23                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[28]~23                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[29]~1                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[29]~1                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[30]~2                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[30]~2                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[2]~34                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[2]~34                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[31]~3                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[31]~3                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[32]~4                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[32]~4                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[32] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[33]~5                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[32] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[33]~5                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[33] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[34]~6                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[33] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[34]~6                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[34] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[35]~7                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[34] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[35]~7                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[35] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[36]~8                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[35] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[36]~8                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[36] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[37]~9                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[36] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[37]~9                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[37] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[38]~10                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[37] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[38]~10                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[38] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[39]~12                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[38] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[39]~12                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[39] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[40]~13                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[39] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[40]~13                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[3]~35                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[3]~35                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[40] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[41]~14                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[40] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[41]~14                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[41] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[42]~15                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[41] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[42]~15                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[42] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent|m0_write~0_wirecell                                                    ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[42] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent|m0_write~0_wirecell                                                    ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[4]~36                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[4]~36                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[5]~37                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[5]~37                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[6]~38                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[6]~38                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[7]~39                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[7]~39                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[8]~40                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[8]~40                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[9]~41                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|wr_data[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter|out_data[9]~41                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|cs_n                                                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|active_cs_n                                                                                                                     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|cs_n                                                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|active_cs_n                                                                                                                     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|f_pop                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|f_pop                                                                                                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|f_pop                                                                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|f_pop                                                                                                                           ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|f_select                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|f_select                                                                                                                        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|f_select                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|f_select                                                                                                                        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_addr[0]                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_addr[12]~_wirecell                                                                                                            ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_addr[0]                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_addr[12]~_wirecell                                                                                                            ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_addr[10]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_addr[12]~_wirecell                                                                                                            ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_addr[10]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_addr[12]~_wirecell                                                                                                            ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_addr[11]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_addr[12]~_wirecell                                                                                                            ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_addr[11]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_addr[12]~_wirecell                                                                                                            ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_addr[12]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_addr[12]~_wirecell                                                                                                            ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_addr[12]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_addr[12]~_wirecell                                                                                                            ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_addr[1]                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_addr[12]~_wirecell                                                                                                            ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_addr[1]                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_addr[12]~_wirecell                                                                                                            ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_addr[2]                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_addr[12]~_wirecell                                                                                                            ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_addr[2]                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_addr[12]~_wirecell                                                                                                            ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_addr[3]                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_addr[12]~_wirecell                                                                                                            ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_addr[3]                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_addr[12]~_wirecell                                                                                                            ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_addr[4]                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                                       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_addr[4]                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                                       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_addr[5]                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                                       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_addr[5]                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                                       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_addr[6]                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_addr[12]~_wirecell                                                                                                            ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_addr[6]                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_addr[12]~_wirecell                                                                                                            ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_addr[7]                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_addr[12]~_wirecell                                                                                                            ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_addr[7]                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_addr[12]~_wirecell                                                                                                            ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_addr[8]                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_addr[12]~_wirecell                                                                                                            ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_addr[8]                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_addr[12]~_wirecell                                                                                                            ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_addr[9]                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_addr[12]~_wirecell                                                                                                            ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_addr[9]                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_addr[12]~_wirecell                                                                                                            ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[0]                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[0]~_wirecell                                                                                                              ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[0]                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[0]~_wirecell                                                                                                              ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[1]                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[1]~_wirecell                                                                                                              ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[1]                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[1]~_wirecell                                                                                                              ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[2]                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[2]~_wirecell                                                                                                              ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[2]                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[2]~_wirecell                                                                                                              ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[3]                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[3]~_wirecell                                                                                                              ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[3]                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_cmd[3]~_wirecell                                                                                                              ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_count[0]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_count[0]                                                                                                                      ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_count[0]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_count[0]                                                                                                                      ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_count[1]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_count[1]                                                                                                                      ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_count[1]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_count[1]                                                                                                                      ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_count[2]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_count[2]                                                                                                                      ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_count[2]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_count[2]                                                                                                                      ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_next.INIT_AUTOREFRESH                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_next.INIT_AUTOREFRESH                                                                                                         ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_next.INIT_AUTOREFRESH                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_next.INIT_AUTOREFRESH                                                                                                         ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_next.INIT_MODE_REGISTER_SET                                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_next.INIT_MODE_REGISTER_SET                                                                                                   ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_next.INIT_MODE_REGISTER_SET                                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_next.INIT_MODE_REGISTER_SET                                                                                                   ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_next.INIT_POWERUP                                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_next.INIT_POWERUP~_wirecell                                                                                                   ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_next.INIT_POWERUP                                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_next.INIT_POWERUP~_wirecell                                                                                                   ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_next.INIT_TERMINATED                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_next.INIT_TERMINATED                                                                                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_next.INIT_TERMINATED                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_next.INIT_TERMINATED                                                                                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[0]                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[0]                                                                                                                       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[0]                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[0]                                                                                                                       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[1]                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[1]                                                                                                                       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[1]                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[1]                                                                                                                       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[2]                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[2]                                                                                                                       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[2]                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[2]                                                                                                                       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[3]                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[3]                                                                                                                       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[3]                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_refs[3]                                                                                                                       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_AUTOREFRESH                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_AUTOREFRESH                                                                                                        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_AUTOREFRESH                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_AUTOREFRESH                                                                                                        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_MODE_REGISTER_SET                                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_MODE_REGISTER_SET                                                                                                  ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_MODE_REGISTER_SET                                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_MODE_REGISTER_SET                                                                                                  ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_POWERUP                                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_POWERUP~_wirecell                                                                                                  ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_POWERUP                                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_POWERUP~_wirecell                                                                                                  ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_PRECHARGE                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_PRECHARGE                                                                                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_PRECHARGE                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_PRECHARGE                                                                                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_TERMINATED                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_TERMINATED                                                                                                         ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_TERMINATED                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_TERMINATED                                                                                                         ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_WAIT_UNTIL_SAFE                                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_WAIT_UNTIL_SAFE                                                                                                    ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_WAIT_UNTIL_SAFE                                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|i_state.INIT_WAIT_UNTIL_SAFE                                                                                                    ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|init_done                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|init_done                                                                                                                       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|init_done                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|init_done                                                                                                                       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_next.MAIN_AUTO_REFRESH                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_next.MAIN_AUTO_REFRESH                                                                                                        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_next.MAIN_AUTO_REFRESH                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_next.MAIN_AUTO_REFRESH                                                                                                        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_next.MAIN_IDLE                                                                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_next.MAIN_IDLE~_wirecell                                                                                                      ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_next.MAIN_IDLE                                                                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_next.MAIN_IDLE~_wirecell                                                                                                      ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_next.MAIN_READ                                                                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_next.MAIN_READ                                                                                                                ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_next.MAIN_READ                                                                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_next.MAIN_READ                                                                                                                ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_next.MAIN_WRITE                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_next.MAIN_WRITE                                                                                                               ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_next.MAIN_WRITE                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_next.MAIN_WRITE                                                                                                               ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_AUTO_REFRESH                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_AUTO_REFRESH                                                                                                       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_AUTO_REFRESH                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_AUTO_REFRESH                                                                                                       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_BANK_ACTIVATE                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_BANK_ACTIVATE                                                                                                      ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_BANK_ACTIVATE                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_BANK_ACTIVATE                                                                                                      ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_BANK_CLOSE_ALL                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_BANK_CLOSE_ALL                                                                                                     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_BANK_CLOSE_ALL                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_BANK_CLOSE_ALL                                                                                                     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_IDLE                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_IDLE~_wirecell                                                                                                     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_IDLE                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_IDLE~_wirecell                                                                                                     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_PREPARE_BANK_CLOSE_ALL                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_PREPARE_BANK_CLOSE_ALL                                                                                             ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_PREPARE_BANK_CLOSE_ALL                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_PREPARE_BANK_CLOSE_ALL                                                                                             ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_READ                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_READ                                                                                                               ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_READ                                                                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_READ                                                                                                               ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_SPIN_OFF_READ_WRITE_CYCLE                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_SPIN_OFF_READ_WRITE_CYCLE                                                                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_SPIN_OFF_READ_WRITE_CYCLE                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_SPIN_OFF_READ_WRITE_CYCLE                                                                                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_WAIT_UNTIL_SAFE                                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_WAIT_UNTIL_SAFE                                                                                                    ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_WAIT_UNTIL_SAFE                                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_WAIT_UNTIL_SAFE                                                                                                    ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_WRITE                                                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_WRITE                                                                                                              ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_WRITE                                                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_state.MAIN_WRITE                                                                                                              ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe                                                                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe                                                                                                                              ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe                                                                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|oe                                                                                                                              ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|pending                                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|active_cs_n~0                                                                                                                   ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|pending                                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|active_cs_n~0                                                                                                                   ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|refresh_request                                                                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|refresh_request                                                                                                                 ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|refresh_request                                                                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|refresh_request                                                                                                                 ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|reset_n                                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                   ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|reset_n                                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                   ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[0]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[0]                                                                                                                      ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[0]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[0]                                                                                                                      ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[10]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[10]                                                                                                                     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[10]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[10]                                                                                                                     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[11]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[11]                                                                                                                     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[11]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[11]                                                                                                                     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[12]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[12]                                                                                                                     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[12]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[12]                                                                                                                     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[13]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[13]                                                                                                                     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[13]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[13]                                                                                                                     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[14]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[14]                                                                                                                     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[14]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[14]                                                                                                                     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[15]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[15]                                                                                                                     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[15]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[15]                                                                                                                     ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[1]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[1]                                                                                                                      ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[1]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[1]                                                                                                                      ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[2]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[2]                                                                                                                      ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[2]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[2]                                                                                                                      ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[3]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[3]                                                                                                                      ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[3]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[3]                                                                                                                      ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[4]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[4]                                                                                                                      ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[4]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[4]                                                                                                                      ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[5]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[5]                                                                                                                      ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[5]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[5]                                                                                                                      ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[6]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[6]                                                                                                                      ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[6]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[6]                                                                                                                      ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[7]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[7]                                                                                                                      ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[7]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[7]                                                                                                                      ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[8]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[8]                                                                                                                      ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[8]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[8]                                                                                                                      ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[9]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[9]                                                                                                                      ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[9]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_data[9]                                                                                                                      ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_valid                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_valid                                                                                                                        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_valid                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_valid                                                                                                                        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_waitrequest                                                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|Equal0~0          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|za_waitrequest                                                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module|Equal0~0          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_addr[0]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[0]                                                                                                                       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_addr[0]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[0]                                                                                                                       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_addr[10]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[10]                                                                                                                      ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_addr[10]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[10]                                                                                                                      ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_addr[11]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[11]                                                                                                                      ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_addr[11]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[11]                                                                                                                      ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_addr[12]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[12]                                                                                                                      ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_addr[12]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[12]                                                                                                                      ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_addr[1]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[1]                                                                                                                       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_addr[1]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[1]                                                                                                                       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_addr[2]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[2]                                                                                                                       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_addr[2]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[2]                                                                                                                       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_addr[3]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[3]                                                                                                                       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_addr[3]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[3]                                                                                                                       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_addr[4]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[4]                                                                                                                       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_addr[4]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[4]                                                                                                                       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_addr[5]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[5]                                                                                                                       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_addr[5]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[5]                                                                                                                       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_addr[6]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_addr[6]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[6]                                                                                                                       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_addr[7]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[7]                                                                                                                       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_addr[7]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[7]                                                                                                                       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_addr[8]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[8]                                                                                                                       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_addr[8]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[8]                                                                                                                       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_addr[9]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[9]                                                                                                                       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_addr[9]                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_addr[9]                                                                                                                       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_ba[0]                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_bank[0]                                                                                                                       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_ba[0]                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_bank[0]                                                                                                                       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_ba[1]                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_bank[1]                                                                                                                       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_ba[1]                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_bank[1]                                                                                                                       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_cas_n                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[1]~_wirecell                                                                                                              ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_cas_n                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[1]~_wirecell                                                                                                              ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_cke                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                                       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_cke                                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                                                       ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_cs_n                                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[3]~_wirecell                                                                                                              ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_cs_n                                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[3]~_wirecell                                                                                                              ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_dq[0]                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|RAMdataIF:RAMdataIF_inst|RAMdataIF_iobuf_bidir_i1p:RAMdataIF_iobuf_bidir_i1p_component|wire_ibufa_o[0]                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_dq[0]                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|RAMdataIF:RAMdataIF_inst|RAMdataIF_iobuf_bidir_i1p:RAMdataIF_iobuf_bidir_i1p_component|wire_ibufa_o[0]                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_dq[10]                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|RAMdataIF:RAMdataIF_inst|RAMdataIF_iobuf_bidir_i1p:RAMdataIF_iobuf_bidir_i1p_component|wire_ibufa_o[10]                         ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_dq[10]                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|RAMdataIF:RAMdataIF_inst|RAMdataIF_iobuf_bidir_i1p:RAMdataIF_iobuf_bidir_i1p_component|wire_ibufa_o[10]                         ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_dq[11]                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|RAMdataIF:RAMdataIF_inst|RAMdataIF_iobuf_bidir_i1p:RAMdataIF_iobuf_bidir_i1p_component|wire_ibufa_o[11]                         ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_dq[11]                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|RAMdataIF:RAMdataIF_inst|RAMdataIF_iobuf_bidir_i1p:RAMdataIF_iobuf_bidir_i1p_component|wire_ibufa_o[11]                         ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_dq[12]                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|RAMdataIF:RAMdataIF_inst|RAMdataIF_iobuf_bidir_i1p:RAMdataIF_iobuf_bidir_i1p_component|wire_ibufa_o[12]                         ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_dq[12]                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|RAMdataIF:RAMdataIF_inst|RAMdataIF_iobuf_bidir_i1p:RAMdataIF_iobuf_bidir_i1p_component|wire_ibufa_o[12]                         ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_dq[13]                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|RAMdataIF:RAMdataIF_inst|RAMdataIF_iobuf_bidir_i1p:RAMdataIF_iobuf_bidir_i1p_component|wire_ibufa_o[13]                         ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_dq[13]                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|RAMdataIF:RAMdataIF_inst|RAMdataIF_iobuf_bidir_i1p:RAMdataIF_iobuf_bidir_i1p_component|wire_ibufa_o[13]                         ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_dq[14]                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|RAMdataIF:RAMdataIF_inst|RAMdataIF_iobuf_bidir_i1p:RAMdataIF_iobuf_bidir_i1p_component|wire_ibufa_o[14]                         ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_dq[14]                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|RAMdataIF:RAMdataIF_inst|RAMdataIF_iobuf_bidir_i1p:RAMdataIF_iobuf_bidir_i1p_component|wire_ibufa_o[14]                         ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_dq[15]                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|RAMdataIF:RAMdataIF_inst|RAMdataIF_iobuf_bidir_i1p:RAMdataIF_iobuf_bidir_i1p_component|wire_ibufa_o[15]                         ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_dq[15]                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|RAMdataIF:RAMdataIF_inst|RAMdataIF_iobuf_bidir_i1p:RAMdataIF_iobuf_bidir_i1p_component|wire_ibufa_o[15]                         ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_dq[1]                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|RAMdataIF:RAMdataIF_inst|RAMdataIF_iobuf_bidir_i1p:RAMdataIF_iobuf_bidir_i1p_component|wire_ibufa_o[1]                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_dq[1]                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|RAMdataIF:RAMdataIF_inst|RAMdataIF_iobuf_bidir_i1p:RAMdataIF_iobuf_bidir_i1p_component|wire_ibufa_o[1]                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_dq[2]                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|RAMdataIF:RAMdataIF_inst|RAMdataIF_iobuf_bidir_i1p:RAMdataIF_iobuf_bidir_i1p_component|wire_ibufa_o[2]                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_dq[2]                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|RAMdataIF:RAMdataIF_inst|RAMdataIF_iobuf_bidir_i1p:RAMdataIF_iobuf_bidir_i1p_component|wire_ibufa_o[2]                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_dq[3]                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|RAMdataIF:RAMdataIF_inst|RAMdataIF_iobuf_bidir_i1p:RAMdataIF_iobuf_bidir_i1p_component|wire_ibufa_o[3]                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_dq[3]                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|RAMdataIF:RAMdataIF_inst|RAMdataIF_iobuf_bidir_i1p:RAMdataIF_iobuf_bidir_i1p_component|wire_ibufa_o[3]                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_dq[4]                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|RAMdataIF:RAMdataIF_inst|RAMdataIF_iobuf_bidir_i1p:RAMdataIF_iobuf_bidir_i1p_component|wire_ibufa_o[4]                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_dq[4]                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|RAMdataIF:RAMdataIF_inst|RAMdataIF_iobuf_bidir_i1p:RAMdataIF_iobuf_bidir_i1p_component|wire_ibufa_o[4]                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_dq[5]                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|RAMdataIF:RAMdataIF_inst|RAMdataIF_iobuf_bidir_i1p:RAMdataIF_iobuf_bidir_i1p_component|wire_ibufa_o[5]                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_dq[5]                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|RAMdataIF:RAMdataIF_inst|RAMdataIF_iobuf_bidir_i1p:RAMdataIF_iobuf_bidir_i1p_component|wire_ibufa_o[5]                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_dq[6]                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|RAMdataIF:RAMdataIF_inst|RAMdataIF_iobuf_bidir_i1p:RAMdataIF_iobuf_bidir_i1p_component|wire_ibufa_o[6]                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_dq[6]                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|RAMdataIF:RAMdataIF_inst|RAMdataIF_iobuf_bidir_i1p:RAMdataIF_iobuf_bidir_i1p_component|wire_ibufa_o[6]                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_dq[7]                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|RAMdataIF:RAMdataIF_inst|RAMdataIF_iobuf_bidir_i1p:RAMdataIF_iobuf_bidir_i1p_component|wire_ibufa_o[7]                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_dq[7]                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|RAMdataIF:RAMdataIF_inst|RAMdataIF_iobuf_bidir_i1p:RAMdataIF_iobuf_bidir_i1p_component|wire_ibufa_o[7]                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_dq[8]                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|RAMdataIF:RAMdataIF_inst|RAMdataIF_iobuf_bidir_i1p:RAMdataIF_iobuf_bidir_i1p_component|wire_ibufa_o[8]                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_dq[8]                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|RAMdataIF:RAMdataIF_inst|RAMdataIF_iobuf_bidir_i1p:RAMdataIF_iobuf_bidir_i1p_component|wire_ibufa_o[8]                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_dq[9]                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|RAMdataIF:RAMdataIF_inst|RAMdataIF_iobuf_bidir_i1p:RAMdataIF_iobuf_bidir_i1p_component|wire_ibufa_o[9]                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_dq[9]                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|RAMdataIF:RAMdataIF_inst|RAMdataIF_iobuf_bidir_i1p:RAMdataIF_iobuf_bidir_i1p_component|wire_ibufa_o[9]                          ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_dqm[0]                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_dqm[0]                                                                                                                        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_dqm[0]                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_dqm[0]                                                                                                                        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_dqm[1]                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_dqm[1]                                                                                                                        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_dqm[1]                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_dqm[1]                                                                                                                        ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_ras_n                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[2]~_wirecell                                                                                                              ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_ras_n                                                                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[2]~_wirecell                                                                                                              ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_we_n                                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[0]~_wirecell                                                                                                              ; N/A     ;
; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|zs_we_n                                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|m_cmd[0]~_wirecell                                                                                                              ; N/A     ;
; controller:u0|clk_clk                                                                                                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; c10_clkctrl:c10_clkctrl_inst|c10_clkctrl_altclkctrl_0:altclkctrl_0|c10_clkctrl_altclkctrl_0_sub:c10_clkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                       ; N/A     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Mar 09 23:28:59 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Cyclone10_SDRAMTest -c Cyclone10_SDRAMTest
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file smg_scan_module.v
    Info (12023): Found entity 1: smg_scan_module File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/smg_scan_module.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file smg_interface.v
    Info (12023): Found entity 1: smg_interface File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/smg_interface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file smg_encode_module.v
    Info (12023): Found entity 1: smg_encode_module File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/smg_encode_module.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file smg_control_module.v
    Info (12023): Found entity 1: smg_control_module File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/smg_control_module.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/c10_clkctrl.v
    Info (12023): Found entity 1: c10_clkctrl File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/c10_clkctrl.v Line: 6
Info (12021): Found 2 design units, including 2 entities, in source file controller/synthesis/submodules/c10_clkctrl_altclkctrl_0.v
    Info (12023): Found entity 1: c10_clkctrl_altclkctrl_0_sub File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/c10_clkctrl_altclkctrl_0.v Line: 28
    Info (12023): Found entity 2: c10_clkctrl_altclkctrl_0 File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/c10_clkctrl_altclkctrl_0.v Line: 89
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/controller.v
    Info (12023): Found entity 1: controller File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/controller.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_irq_mapper.sv
    Info (12023): Found entity 1: controller_irq_mapper File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0.v
    Info (12023): Found entity 1: controller_mm_interconnect_0 File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter_001.v
    Info (12023): Found entity 1: controller_mm_interconnect_0_avalon_st_adapter_001 File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter_001.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
    Info (12023): Found entity 1: controller_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: controller_mm_interconnect_0_avalon_st_adapter File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: controller_mm_interconnect_0_rsp_mux_001 File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file controller/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: controller_mm_interconnect_0_rsp_mux File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: controller_mm_interconnect_0_rsp_demux File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: controller_mm_interconnect_0_cmd_mux_002 File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: controller_mm_interconnect_0_cmd_mux File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: controller_mm_interconnect_0_cmd_demux_001 File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: controller_mm_interconnect_0_cmd_demux File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file controller/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: controller_mm_interconnect_0_router_004_default_decode File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: controller_mm_interconnect_0_router_004 File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: controller_mm_interconnect_0_router_003_default_decode File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: controller_mm_interconnect_0_router_003 File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: controller_mm_interconnect_0_router_002_default_decode File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: controller_mm_interconnect_0_router_002 File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: controller_mm_interconnect_0_router_001_default_decode File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: controller_mm_interconnect_0_router_001 File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file controller/synthesis/submodules/controller_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: controller_mm_interconnect_0_router_default_decode File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: controller_mm_interconnect_0_router File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_pio_0.v
    Info (12023): Found entity 1: controller_pio_0 File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_pio_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_onchip_memory2_0.v
    Info (12023): Found entity 1: controller_onchip_memory2_0 File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_nios2_gen2_0.v
    Info (12023): Found entity 1: controller_nios2_gen2_0 File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: controller_nios2_gen2_0_cpu_register_bank_a_module File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: controller_nios2_gen2_0_cpu_register_bank_b_module File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: controller_nios2_gen2_0_cpu_nios2_oci_debug File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: controller_nios2_gen2_0_cpu_nios2_oci_break File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: controller_nios2_gen2_0_cpu_nios2_oci_xbrk File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: controller_nios2_gen2_0_cpu_nios2_oci_dbrk File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: controller_nios2_gen2_0_cpu_nios2_oci_itrace File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: controller_nios2_gen2_0_cpu_nios2_oci_td_mode File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: controller_nios2_gen2_0_cpu_nios2_oci_dtrace File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: controller_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: controller_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: controller_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: controller_nios2_gen2_0_cpu_nios2_oci_fifo File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: controller_nios2_gen2_0_cpu_nios2_oci_pib File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: controller_nios2_gen2_0_cpu_nios2_oci_im File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: controller_nios2_gen2_0_cpu_nios2_performance_monitors File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: controller_nios2_gen2_0_cpu_nios2_avalon_reg File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: controller_nios2_gen2_0_cpu_ociram_sp_ram_module File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: controller_nios2_gen2_0_cpu_nios2_ocimem File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: controller_nios2_gen2_0_cpu_nios2_oci File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: controller_nios2_gen2_0_cpu File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: controller_nios2_gen2_0_cpu_debug_slave_sysclk File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: controller_nios2_gen2_0_cpu_debug_slave_tck File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: controller_nios2_gen2_0_cpu_debug_slave_wrapper File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file controller/synthesis/submodules/controller_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: controller_nios2_gen2_0_cpu_test_bench File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file controller/synthesis/submodules/controller_jtag_uart_0.v
    Info (12023): Found entity 1: controller_jtag_uart_0_sim_scfifo_w File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: controller_jtag_uart_0_scfifo_w File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: controller_jtag_uart_0_sim_scfifo_r File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: controller_jtag_uart_0_scfifo_r File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: controller_jtag_uart_0 File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_jtag_uart_0.v Line: 331
Info (12021): Found 2 design units, including 2 entities, in source file controller/synthesis/submodules/w9825g6kh_sdramcontroller_100mhz_cl3.v
    Info (12023): Found entity 1: controller_new_sdram_controller_0_input_efifo_module File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/W9825G6KH_SDRAMController_100MHz_CL3.v Line: 21
    Info (12023): Found entity 2: W9825G6KH_SDRAMController_100MHz_CL3 File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/W9825G6KH_SDRAMController_100MHz_CL3.v Line: 164
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll0.v
    Info (12023): Found entity 1: pll0 File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/pll0.v Line: 39
Info (12021): Found 2 design units, including 2 entities, in source file w9825g6kh_sdramcontroller_100mhz_cl3.v
    Info (12023): Found entity 1: controller_new_sdram_controller_0_input_efifo_module File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/W9825G6KH_SDRAMController_100MHz_CL3.v Line: 21
    Info (12023): Found entity 2: W9825G6KH_SDRAMController_100MHz_CL3 File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/W9825G6KH_SDRAMController_100MHz_CL3.v Line: 164
Info (12021): Found 1 design units, including 1 entities, in source file shallow_fifo.v
    Info (12023): Found entity 1: shallow_fifo File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/shallow_fifo.v Line: 39
Info (12021): Found 2 design units, including 2 entities, in source file ramdataif.v
    Info (12023): Found entity 1: RAMdataIF_iobuf_bidir_i1p File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/RAMdataIF.v Line: 46
    Info (12023): Found entity 2: RAMdataIF File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/RAMdataIF.v Line: 718
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "controller" for hierarchy "controller:u0" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/top.v Line: 46
Info (12128): Elaborating entity "W9825G6KH_SDRAMController_100MHz_CL3" for hierarchy "controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/controller.v Line: 97
Info (12128): Elaborating entity "controller_new_sdram_controller_0_input_efifo_module" for hierarchy "controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|controller_new_sdram_controller_0_input_efifo_module:the_controller_new_sdram_controller_0_input_efifo_module" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/W9825G6KH_SDRAMController_100MHz_CL3.v Line: 325
Info (12128): Elaborating entity "RAMdataIF" for hierarchy "controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|RAMdataIF:RAMdataIF_inst" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/W9825G6KH_SDRAMController_100MHz_CL3.v Line: 344
Info (12128): Elaborating entity "RAMdataIF_iobuf_bidir_i1p" for hierarchy "controller:u0|W9825G6KH_SDRAMController_100MHz_CL3:w9825g6kh_sdramcontroller_100mhz_cl3_0|RAMdataIF:RAMdataIF_inst|RAMdataIF_iobuf_bidir_i1p:RAMdataIF_iobuf_bidir_i1p_component" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/RAMdataIF.v Line: 736
Info (12128): Elaborating entity "controller_jtag_uart_0" for hierarchy "controller:u0|controller_jtag_uart_0:jtag_uart_0" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/controller.v Line: 110
Info (12128): Elaborating entity "controller_jtag_uart_0_scfifo_w" for hierarchy "controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_cr21.tdf
    Info (12023): Found entity 1: scfifo_cr21 File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/scfifo_cr21.tdf Line: 24
Info (12128): Elaborating entity "scfifo_cr21" for hierarchy "controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_e011.tdf
    Info (12023): Found entity 1: a_dpfifo_e011 File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/a_dpfifo_e011.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_e011" for hierarchy "controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/scfifo_cr21.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/a_dpfifo_e011.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6o7.tdf
    Info (12023): Found entity 1: cntr_6o7 File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/cntr_6o7.tdf Line: 25
Info (12128): Elaborating entity "cntr_6o7" for hierarchy "controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|cntr_6o7:count_usedw" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gio1.tdf
    Info (12023): Found entity 1: altsyncram_gio1 File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/altsyncram_gio1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_gio1" for hierarchy "controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/a_dpfifo_e011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qnb.tdf
    Info (12023): Found entity 1: cntr_qnb File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/cntr_qnb.tdf Line: 25
Info (12128): Elaborating entity "cntr_qnb" for hierarchy "controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_w:the_controller_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:rd_ptr_count" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/a_dpfifo_e011.tdf Line: 44
Info (12128): Elaborating entity "controller_jtag_uart_0_scfifo_r" for hierarchy "controller:u0|controller_jtag_uart_0:jtag_uart_0|controller_jtag_uart_0_scfifo_r:the_controller_jtag_uart_0_scfifo_r" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "controller:u0|controller_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:controller_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "controller_nios2_gen2_0" for hierarchy "controller:u0|controller_nios2_gen2_0:nios2_gen2_0" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/controller.v Line: 139
Info (12128): Elaborating entity "controller_nios2_gen2_0_cpu" for hierarchy "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "controller_nios2_gen2_0_cpu_test_bench" for hierarchy "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_test_bench:the_controller_nios2_gen2_0_cpu_test_bench" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v Line: 3545
Info (12128): Elaborating entity "controller_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_register_bank_a_module:controller_nios2_gen2_0_cpu_register_bank_a" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_register_bank_a_module:controller_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_register_bank_a_module:controller_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_register_bank_a_module:controller_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vlc1.tdf
    Info (12023): Found entity 1: altsyncram_vlc1 File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/altsyncram_vlc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_vlc1" for hierarchy "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_register_bank_a_module:controller_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "controller_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_register_bank_b_module:controller_nios2_gen2_0_cpu_register_bank_b" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v Line: 4079
Info (12128): Elaborating entity "controller_nios2_gen2_0_cpu_nios2_oci" for hierarchy "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v Line: 4575
Info (12128): Elaborating entity "controller_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v Line: 220
Info (12133): Instantiated megafunction "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_debug:the_controller_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "controller_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_break:the_controller_nios2_gen2_0_cpu_nios2_oci_break" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v Line: 2561
Info (12128): Elaborating entity "controller_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_xbrk:the_controller_nios2_gen2_0_cpu_nios2_oci_xbrk" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "controller_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_dbrk:the_controller_nios2_gen2_0_cpu_nios2_oci_dbrk" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v Line: 2608
Info (12128): Elaborating entity "controller_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_itrace:the_controller_nios2_gen2_0_cpu_nios2_oci_itrace" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v Line: 2624
Info (12128): Elaborating entity "controller_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_dtrace:the_controller_nios2_gen2_0_cpu_nios2_oci_dtrace" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v Line: 2639
Info (12128): Elaborating entity "controller_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_dtrace:the_controller_nios2_gen2_0_cpu_nios2_oci_dtrace|controller_nios2_gen2_0_cpu_nios2_oci_td_mode:controller_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v Line: 1233
Info (12128): Elaborating entity "controller_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_fifo:the_controller_nios2_gen2_0_cpu_nios2_oci_fifo" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v Line: 2654
Info (12128): Elaborating entity "controller_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_fifo:the_controller_nios2_gen2_0_cpu_nios2_oci_fifo|controller_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_controller_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v Line: 1546
Info (12128): Elaborating entity "controller_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_fifo:the_controller_nios2_gen2_0_cpu_nios2_oci_fifo|controller_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_controller_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v Line: 1555
Info (12128): Elaborating entity "controller_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_fifo:the_controller_nios2_gen2_0_cpu_nios2_oci_fifo|controller_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_controller_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v Line: 1564
Info (12128): Elaborating entity "controller_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_pib:the_controller_nios2_gen2_0_cpu_nios2_oci_pib" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v Line: 2659
Info (12128): Elaborating entity "controller_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_oci_im:the_controller_nios2_gen2_0_cpu_nios2_oci_im" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v Line: 2673
Info (12128): Elaborating entity "controller_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_avalon_reg:the_controller_nios2_gen2_0_cpu_nios2_avalon_reg" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v Line: 2692
Info (12128): Elaborating entity "controller_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v Line: 2712
Info (12128): Elaborating entity "controller_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem|controller_nios2_gen2_0_cpu_ociram_sp_ram_module:controller_nios2_gen2_0_cpu_ociram_sp_ram" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem|controller_nios2_gen2_0_cpu_ociram_sp_ram_module:controller_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem|controller_nios2_gen2_0_cpu_ociram_sp_ram_module:controller_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem|controller_nios2_gen2_0_cpu_ociram_sp_ram_module:controller_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3c71.tdf
    Info (12023): Found entity 1: altsyncram_3c71 File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/altsyncram_3c71.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_3c71" for hierarchy "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_nios2_ocimem:the_controller_nios2_gen2_0_cpu_nios2_ocimem|controller_nios2_gen2_0_cpu_ociram_sp_ram_module:controller_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "controller_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu.v Line: 2814
Info (12128): Elaborating entity "controller_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_tck:the_controller_nios2_gen2_0_cpu_debug_slave_tck" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "controller_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|controller_nios2_gen2_0_cpu_debug_slave_sysclk:the_controller_nios2_gen2_0_cpu_debug_slave_sysclk" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:controller_nios2_gen2_0_cpu_debug_slave_phy" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:controller_nios2_gen2_0_cpu_debug_slave_phy" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:controller_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:controller_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:controller_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:controller_nios2_gen2_0_cpu_debug_slave_phy" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:controller_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "controller:u0|controller_nios2_gen2_0:nios2_gen2_0|controller_nios2_gen2_0_cpu:cpu|controller_nios2_gen2_0_cpu_nios2_oci:the_controller_nios2_gen2_0_cpu_nios2_oci|controller_nios2_gen2_0_cpu_debug_slave_wrapper:the_controller_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:controller_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "controller_onchip_memory2_0" for hierarchy "controller:u0|controller_onchip_memory2_0:onchip_memory2_0" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/controller.v Line: 153
Info (12128): Elaborating entity "altsyncram" for hierarchy "controller:u0|controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "controller:u0|controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "controller:u0|controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "controller_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4096"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tfh1.tdf
    Info (12023): Found entity 1: altsyncram_tfh1 File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/altsyncram_tfh1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_tfh1" for hierarchy "controller:u0|controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tfh1:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "controller_pio_0" for hierarchy "controller:u0|controller_pio_0:pio_0" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/controller.v Line: 164
Info (12128): Elaborating entity "controller_mm_interconnect_0" for hierarchy "controller:u0|controller_mm_interconnect_0:mm_interconnect_0" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/controller.v Line: 218
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v Line: 505
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v Line: 565
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v Line: 629
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_translator" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v Line: 693
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v Line: 757
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v Line: 821
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v Line: 885
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v Line: 966
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v Line: 1047
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v Line: 1131
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v Line: 1172
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v Line: 1256
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_agent_rsp_fifo" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v Line: 1297
Info (12128): Elaborating entity "controller_mm_interconnect_0_router" for hierarchy "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_router:router" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v Line: 1688
Info (12128): Elaborating entity "controller_mm_interconnect_0_router_default_decode" for hierarchy "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_router:router|controller_mm_interconnect_0_router_default_decode:the_default_decode" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router.sv Line: 183
Info (12128): Elaborating entity "controller_mm_interconnect_0_router_001" for hierarchy "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_router_001:router_001" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v Line: 1704
Info (12128): Elaborating entity "controller_mm_interconnect_0_router_001_default_decode" for hierarchy "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_router_001:router_001|controller_mm_interconnect_0_router_001_default_decode:the_default_decode" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "controller_mm_interconnect_0_router_002" for hierarchy "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_router_002:router_002" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v Line: 1720
Info (12128): Elaborating entity "controller_mm_interconnect_0_router_002_default_decode" for hierarchy "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_router_002:router_002|controller_mm_interconnect_0_router_002_default_decode:the_default_decode" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "controller_mm_interconnect_0_router_003" for hierarchy "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_router_003:router_003" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v Line: 1736
Info (12128): Elaborating entity "controller_mm_interconnect_0_router_003_default_decode" for hierarchy "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_router_003:router_003|controller_mm_interconnect_0_router_003_default_decode:the_default_decode" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_003.sv Line: 173
Info (12128): Elaborating entity "controller_mm_interconnect_0_router_004" for hierarchy "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_router_004:router_004" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v Line: 1752
Info (12128): Elaborating entity "controller_mm_interconnect_0_router_004_default_decode" for hierarchy "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_router_004:router_004|controller_mm_interconnect_0_router_004_default_decode:the_default_decode" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_router_004.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_burst_adapter" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v Line: 1834
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "controller_mm_interconnect_0_cmd_demux" for hierarchy "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_demux:cmd_demux" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v Line: 1875
Info (12128): Elaborating entity "controller_mm_interconnect_0_cmd_demux_001" for hierarchy "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v Line: 1898
Info (12128): Elaborating entity "controller_mm_interconnect_0_cmd_mux" for hierarchy "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_mux:cmd_mux" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v Line: 1915
Info (12128): Elaborating entity "controller_mm_interconnect_0_cmd_mux_002" for hierarchy "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_mux_002:cmd_mux_002" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v Line: 1955
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_cmd_mux_002.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "controller_mm_interconnect_0_rsp_demux" for hierarchy "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_rsp_demux:rsp_demux" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v Line: 2012
Info (12128): Elaborating entity "controller_mm_interconnect_0_rsp_mux" for hierarchy "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_rsp_mux:rsp_mux" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v Line: 2133
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_rsp_mux.sv Line: 358
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "controller_mm_interconnect_0_rsp_mux_001" for hierarchy "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v Line: 2156
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_rsp_width_adapter" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v Line: 2222
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:w9825g6kh_sdramcontroller_100mhz_cl3_0_avalon_slave_0_cmd_width_adapter" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v Line: 2288
Info (12128): Elaborating entity "controller_mm_interconnect_0_avalon_st_adapter" for hierarchy "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v Line: 2317
Info (12128): Elaborating entity "controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "controller_mm_interconnect_0_avalon_st_adapter_001" for hierarchy "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0.v Line: 2346
Info (12128): Elaborating entity "controller_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" for hierarchy "controller:u0|controller_mm_interconnect_0:mm_interconnect_0|controller_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|controller_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/controller_mm_interconnect_0_avalon_st_adapter_001.v Line: 200
Info (12128): Elaborating entity "controller_irq_mapper" for hierarchy "controller:u0|controller_irq_mapper:irq_mapper" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/controller.v Line: 225
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "controller:u0|altera_reset_controller:rst_controller" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/controller.v Line: 288
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "controller:u0|altera_reset_controller:rst_controller_001" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/controller.v Line: 351
Info (12128): Elaborating entity "pll0" for hierarchy "pll0:pll0_inst" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/top.v Line: 55
Info (12128): Elaborating entity "altpll" for hierarchy "pll0:pll0_inst|altpll:altpll_component" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/pll0.v Line: 94
Info (12130): Elaborated megafunction instantiation "pll0:pll0_inst|altpll:altpll_component" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/pll0.v Line: 94
Info (12133): Instantiated megafunction "pll0:pll0_inst|altpll:altpll_component" with the following parameter: File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/pll0.v Line: 94
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "5000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll0"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll0_altpll.v
    Info (12023): Found entity 1: pll0_altpll File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/pll0_altpll.v Line: 29
Info (12128): Elaborating entity "pll0_altpll" for hierarchy "pll0:pll0_inst|altpll:altpll_component|pll0_altpll:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "c10_clkctrl" for hierarchy "c10_clkctrl:c10_clkctrl_inst" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/top.v Line: 60
Info (12128): Elaborating entity "c10_clkctrl_altclkctrl_0" for hierarchy "c10_clkctrl:c10_clkctrl_inst|c10_clkctrl_altclkctrl_0:altclkctrl_0" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/c10_clkctrl.v Line: 14
Info (12128): Elaborating entity "c10_clkctrl_altclkctrl_0_sub" for hierarchy "c10_clkctrl:c10_clkctrl_inst|c10_clkctrl_altclkctrl_0:altclkctrl_0|c10_clkctrl_altclkctrl_0_sub:c10_clkctrl_altclkctrl_0_sub_component" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/controller/synthesis/submodules/c10_clkctrl_altclkctrl_0.v Line: 112
Info (12128): Elaborating entity "smg_interface" for hierarchy "smg_interface:smg_interface_inst" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/top.v Line: 68
Info (12128): Elaborating entity "smg_control_module" for hierarchy "smg_interface:smg_interface_inst|smg_control_module:U1" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/smg_interface.v Line: 24
Info (12128): Elaborating entity "smg_encode_module" for hierarchy "smg_interface:smg_interface_inst|smg_encode_module:U2" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/smg_interface.v Line: 34
Info (12128): Elaborating entity "smg_scan_module" for hierarchy "smg_interface:smg_interface_inst|smg_scan_module:U3" File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/smg_interface.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3824.tdf
    Info (12023): Found entity 1: altsyncram_3824 File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/altsyncram_3824.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_nsc.tdf
    Info (12023): Found entity 1: mux_nsc File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/mux_nsc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_6vf.tdf
    Info (12023): Found entity 1: decode_6vf File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/decode_6vf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ii.tdf
    Info (12023): Found entity 1: cntr_1ii File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/cntr_1ii.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/cmpr_ogc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_e6j.tdf
    Info (12023): Found entity 1: cntr_e6j File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/cntr_e6j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_agi.tdf
    Info (12023): Found entity 1: cntr_agi File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/cntr_agi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_kgc.tdf
    Info (12023): Found entity 1: cmpr_kgc File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/cmpr_kgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_r2j.tdf
    Info (12023): Found entity 1: cntr_r2j File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/cntr_r2j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ggc.tdf
    Info (12023): Found entity 1: cmpr_ggc File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/cmpr_ggc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.03.09.23:29:24 Progress: Loading sld214b27f5/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld214b27f5/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/ip/sld214b27f5/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/db/ip/sld214b27f5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/smg_encode_module.v Line: 29
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SMG_Data[7]" is stuck at VCC File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/top.v Line: 8
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/top.v Line: 15
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 112 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/output_files/Cyclone10_SDRAMTest.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 713 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 7949 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 36 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 7404 logic cells
    Info (21064): Implemented 484 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 4994 megabytes
    Info: Processing ended: Mon Mar 09 23:29:47 2020
    Info: Elapsed time: 00:00:48
    Info: Total CPU time (on all processors): 00:01:09


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_SDRAMTest/output_files/Cyclone10_SDRAMTest.map.smsg.


