$date
	Sun Nov  9 03:33:07 2014
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module mux2_1_tb $end
$var wire 1 ! test_out $end
$var reg 1 " test_a $end
$var reg 1 # test_b $end
$var reg 1 $ test_c $end
$var reg 1 % test_d $end
$var reg 2 & test_s [1:0] $end
$scope module multiplexor4_1 $end
$var wire 1 ' a $end
$var wire 1 ( a0o $end
$var wire 1 ) a1o $end
$var wire 1 * a2o $end
$var wire 1 + a3o $end
$var wire 1 , b $end
$var wire 1 - c $end
$var wire 1 . d $end
$var wire 1 / n0o $end
$var wire 1 0 n1o $end
$var wire 1 ! out $end
$var wire 2 1 s [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 1
10
0/
0.
0-
1,
0+
0*
1)
0(
0'
b1 &
0%
0$
1#
0"
1!
$end
#2000
0!
0)
1%
1.
1$
1-
0#
0,
1"
1'
#4000
1!
1*
1/
00
b10 &
b10 1
