 
****************************************
Report : qor
Design : FP_MULTIPLIER
Version: G-2012.06-SP2
Date   : Sat Dec 24 22:33:31 2016
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              64.00
  Critical Path Length:          4.27
  Critical Path Slack:           0.00
  Critical Path Clk Period:      4.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        380
  Leaf Cell Count:               1884
  Buf/Inv Cell Count:             194
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1852
  Sequential Cell Count:           32
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     3568.656004
  Noncombinational Area:   170.240005
  Buf/Inv Area:            129.807999
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              3738.896009
  Design Area:            3738.896009


  Design Rules
  -----------------------------------
  Total Number of Nets:          2471
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: localhost.localdomain

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    1.17
  Logic Optimization:                  1.22
  Mapping Optimization:                5.90
  -----------------------------------------
  Overall Compile Time:                8.73
  Overall Compile Wall Clock Time:     8.97

1
