/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [10:0] _02_;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [10:0] celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire [34:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  wire [7:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [69:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = ~(celloutsig_0_7z & celloutsig_0_3z[2]);
  assign celloutsig_0_13z = ~(_00_ & celloutsig_0_5z[0]);
  assign celloutsig_0_15z = ~(celloutsig_0_7z & _01_);
  assign celloutsig_0_1z = ~(_00_ & in_data[90]);
  assign celloutsig_0_11z = ~celloutsig_0_9z;
  assign celloutsig_1_10z = ~celloutsig_1_4z[2];
  assign celloutsig_1_5z = ~((in_data[114] | celloutsig_1_1z[0]) & celloutsig_1_0z);
  assign celloutsig_1_7z = ~((celloutsig_1_3z[3] | celloutsig_1_0z) & celloutsig_1_4z[2]);
  assign celloutsig_1_0z = in_data[121] | ~(in_data[188]);
  reg [10:0] _12_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _12_ <= 11'h000;
    else _12_ <= in_data[37:27];
  assign { _00_, _02_[9:4], _01_, _02_[2:0] } = _12_;
  assign celloutsig_0_7z = celloutsig_0_2z[32:30] === celloutsig_0_4z[4:2];
  assign celloutsig_0_9z = { in_data[61:47], celloutsig_0_7z } === { celloutsig_0_3z[4:1], celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_1_18z = celloutsig_1_12z[37:28] <= { celloutsig_1_12z[10:7], celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_5z };
  assign celloutsig_0_4z = in_data[90:84] % { 1'h1, in_data[90:85] };
  assign celloutsig_1_2z = { in_data[177:172], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, in_data[126:119] };
  assign celloutsig_1_13z = celloutsig_1_9z[2:0] % { 1'h1, celloutsig_1_10z, celloutsig_1_7z };
  assign celloutsig_1_6z = { in_data[140:139], celloutsig_1_0z } * celloutsig_1_1z[3:1];
  assign celloutsig_1_4z = ~ celloutsig_1_2z[7:4];
  assign celloutsig_1_12z = ~ { in_data[187:124], celloutsig_1_3z };
  assign celloutsig_0_5z = { in_data[61:55], celloutsig_0_1z } | in_data[12:5];
  assign celloutsig_0_6z = { celloutsig_0_3z[3:1], celloutsig_0_1z } | celloutsig_0_3z[3:0];
  assign celloutsig_1_1z = { in_data[124:114], celloutsig_1_0z } | in_data[112:101];
  assign celloutsig_1_19z = { celloutsig_1_4z[2:0], celloutsig_1_13z } >> in_data[187:182];
  assign celloutsig_1_3z = celloutsig_1_2z[7:2] >> in_data[118:113];
  assign celloutsig_1_9z = { celloutsig_1_6z, celloutsig_1_7z } >> celloutsig_1_4z;
  assign celloutsig_0_2z = { in_data[72:60], _00_, _02_[9:4], _01_, _02_[2:0], _00_, _02_[9:4], _01_, _02_[2:0] } >> { _00_, _02_[9:4], _01_, _02_[2:0], _00_, _02_[9:4], _01_, _02_[2:0], celloutsig_0_1z, _00_, _02_[9:4], _01_, _02_[2:0], celloutsig_0_1z };
  assign celloutsig_0_14z = { in_data[14:13], celloutsig_0_7z, celloutsig_0_11z } >>> celloutsig_0_10z[4:1];
  assign celloutsig_0_10z = { celloutsig_0_5z[4:2], celloutsig_0_9z, celloutsig_0_8z } - celloutsig_0_2z[25:21];
  assign celloutsig_0_3z = { _02_[7:4], _01_ } ^ celloutsig_0_2z[31:27];
  assign celloutsig_0_16z = { celloutsig_0_10z[4], celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_13z } ^ { celloutsig_0_2z[22:19], celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_3z };
  assign { _02_[10], _02_[3] } = { _00_, _01_ };
  assign { out_data[128], out_data[101:96], out_data[32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
